
Moj_projekat_robot.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006534  08000198  08000198  00001198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000420  080066cc  080066cc  000076cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006aec  08006aec  0000805c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08006aec  08006aec  00007aec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006af4  08006af4  0000805c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006af4  08006af4  00007af4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006af8  08006af8  00007af8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08006afc  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003d4  2000005c  08006b58  0000805c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000430  08006b58  00008430  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000805c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000115e8  00000000  00000000  0000808c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002cc9  00000000  00000000  00019674  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001038  00000000  00000000  0001c340  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000cae  00000000  00000000  0001d378  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001781e  00000000  00000000  0001e026  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000163a9  00000000  00000000  00035844  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009055f  00000000  00000000  0004bbed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000dc14c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004890  00000000  00000000  000dc190  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006d  00000000  00000000  000e0a20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	@ (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	@ (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	2000005c 	.word	0x2000005c
 80001b4:	00000000 	.word	0x00000000
 80001b8:	080066b4 	.word	0x080066b4

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	@ (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	@ (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	@ (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000060 	.word	0x20000060
 80001d4:	080066b4 	.word	0x080066b4

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	@ 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	3c01      	subs	r4, #1
 8000314:	bf28      	it	cs
 8000316:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800031a:	d2e9      	bcs.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_dmul>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000556:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800055a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055e:	bf1d      	ittte	ne
 8000560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000564:	ea94 0f0c 	teqne	r4, ip
 8000568:	ea95 0f0c 	teqne	r5, ip
 800056c:	f000 f8de 	bleq	800072c <__aeabi_dmul+0x1dc>
 8000570:	442c      	add	r4, r5
 8000572:	ea81 0603 	eor.w	r6, r1, r3
 8000576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000582:	bf18      	it	ne
 8000584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000588:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800058c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000590:	d038      	beq.n	8000604 <__aeabi_dmul+0xb4>
 8000592:	fba0 ce02 	umull	ip, lr, r0, r2
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a6:	f04f 0600 	mov.w	r6, #0
 80005aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ae:	f09c 0f00 	teq	ip, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005bc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005c0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005c4:	d204      	bcs.n	80005d0 <__aeabi_dmul+0x80>
 80005c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ca:	416d      	adcs	r5, r5
 80005cc:	eb46 0606 	adc.w	r6, r6, r6
 80005d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80005e8:	bf88      	it	hi
 80005ea:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80005ee:	d81e      	bhi.n	800062e <__aeabi_dmul+0xde>
 80005f0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80005f4:	bf08      	it	eq
 80005f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fa:	f150 0000 	adcs.w	r0, r0, #0
 80005fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000608:	ea46 0101 	orr.w	r1, r6, r1
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	ea81 0103 	eor.w	r1, r1, r3
 8000614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000618:	bfc2      	ittt	gt
 800061a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000622:	bd70      	popgt	{r4, r5, r6, pc}
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000628:	f04f 0e00 	mov.w	lr, #0
 800062c:	3c01      	subs	r4, #1
 800062e:	f300 80ab 	bgt.w	8000788 <__aeabi_dmul+0x238>
 8000632:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000636:	bfde      	ittt	le
 8000638:	2000      	movle	r0, #0
 800063a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800063e:	bd70      	pople	{r4, r5, r6, pc}
 8000640:	f1c4 0400 	rsb	r4, r4, #0
 8000644:	3c20      	subs	r4, #32
 8000646:	da35      	bge.n	80006b4 <__aeabi_dmul+0x164>
 8000648:	340c      	adds	r4, #12
 800064a:	dc1b      	bgt.n	8000684 <__aeabi_dmul+0x134>
 800064c:	f104 0414 	add.w	r4, r4, #20
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f305 	lsl.w	r3, r0, r5
 8000658:	fa20 f004 	lsr.w	r0, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea40 0002 	orr.w	r0, r0, r2
 8000664:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000668:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	fa21 f604 	lsr.w	r6, r1, r4
 8000674:	eb42 0106 	adc.w	r1, r2, r6
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f1c4 040c 	rsb	r4, r4, #12
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f304 	lsl.w	r3, r0, r4
 8000690:	fa20 f005 	lsr.w	r0, r0, r5
 8000694:	fa01 f204 	lsl.w	r2, r1, r4
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a4:	f141 0100 	adc.w	r1, r1, #0
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f205 	lsl.w	r2, r0, r5
 80006bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c0:	fa20 f304 	lsr.w	r3, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea43 0302 	orr.w	r3, r3, r2
 80006cc:	fa21 f004 	lsr.w	r0, r1, r4
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d4:	fa21 f204 	lsr.w	r2, r1, r4
 80006d8:	ea20 0002 	bic.w	r0, r0, r2
 80006dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f094 0f00 	teq	r4, #0
 80006f0:	d10f      	bne.n	8000712 <__aeabi_dmul+0x1c2>
 80006f2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80006f6:	0040      	lsls	r0, r0, #1
 80006f8:	eb41 0101 	adc.w	r1, r1, r1
 80006fc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000700:	bf08      	it	eq
 8000702:	3c01      	subeq	r4, #1
 8000704:	d0f7      	beq.n	80006f6 <__aeabi_dmul+0x1a6>
 8000706:	ea41 0106 	orr.w	r1, r1, r6
 800070a:	f095 0f00 	teq	r5, #0
 800070e:	bf18      	it	ne
 8000710:	4770      	bxne	lr
 8000712:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	eb43 0303 	adc.w	r3, r3, r3
 800071c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000720:	bf08      	it	eq
 8000722:	3d01      	subeq	r5, #1
 8000724:	d0f7      	beq.n	8000716 <__aeabi_dmul+0x1c6>
 8000726:	ea43 0306 	orr.w	r3, r3, r6
 800072a:	4770      	bx	lr
 800072c:	ea94 0f0c 	teq	r4, ip
 8000730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000734:	bf18      	it	ne
 8000736:	ea95 0f0c 	teqne	r5, ip
 800073a:	d00c      	beq.n	8000756 <__aeabi_dmul+0x206>
 800073c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000746:	d1d1      	bne.n	80006ec <__aeabi_dmul+0x19c>
 8000748:	ea81 0103 	eor.w	r1, r1, r3
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075a:	bf06      	itte	eq
 800075c:	4610      	moveq	r0, r2
 800075e:	4619      	moveq	r1, r3
 8000760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000764:	d019      	beq.n	800079a <__aeabi_dmul+0x24a>
 8000766:	ea94 0f0c 	teq	r4, ip
 800076a:	d102      	bne.n	8000772 <__aeabi_dmul+0x222>
 800076c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000770:	d113      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000772:	ea95 0f0c 	teq	r5, ip
 8000776:	d105      	bne.n	8000784 <__aeabi_dmul+0x234>
 8000778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800077c:	bf1c      	itt	ne
 800077e:	4610      	movne	r0, r2
 8000780:	4619      	movne	r1, r3
 8000782:	d10a      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000784:	ea81 0103 	eor.w	r1, r1, r3
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000790:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800079e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007a2:	bd70      	pop	{r4, r5, r6, pc}

080007a4 <__aeabi_ddiv>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007aa:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b2:	bf1d      	ittte	ne
 80007b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b8:	ea94 0f0c 	teqne	r4, ip
 80007bc:	ea95 0f0c 	teqne	r5, ip
 80007c0:	f000 f8a7 	bleq	8000912 <__aeabi_ddiv+0x16e>
 80007c4:	eba4 0405 	sub.w	r4, r4, r5
 80007c8:	ea81 0e03 	eor.w	lr, r1, r3
 80007cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d4:	f000 8088 	beq.w	80008e8 <__aeabi_ddiv+0x144>
 80007d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007dc:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80007e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80007fc:	429d      	cmp	r5, r3
 80007fe:	bf08      	it	eq
 8000800:	4296      	cmpeq	r6, r2
 8000802:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000806:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800080a:	d202      	bcs.n	8000812 <__aeabi_ddiv+0x6e>
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	1ab6      	subs	r6, r6, r2
 8000814:	eb65 0503 	sbc.w	r5, r5, r3
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000822:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 000c 	orrcs.w	r0, r0, ip
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000880:	ea55 0e06 	orrs.w	lr, r5, r6
 8000884:	d018      	beq.n	80008b8 <__aeabi_ddiv+0x114>
 8000886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a2:	d1c0      	bne.n	8000826 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_ddiv+0x11e>
 80008aa:	ea41 0100 	orr.w	r1, r1, r0
 80008ae:	f04f 0000 	mov.w	r0, #0
 80008b2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008b6:	e7b6      	b.n	8000826 <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008bc:	bf04      	itt	eq
 80008be:	4301      	orreq	r1, r0
 80008c0:	2000      	moveq	r0, #0
 80008c2:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008c6:	bf88      	it	hi
 80008c8:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008cc:	f63f aeaf 	bhi.w	800062e <__aeabi_dmul+0xde>
 80008d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d4:	bf04      	itt	eq
 80008d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008de:	f150 0000 	adcs.w	r0, r0, #0
 80008e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80008ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f4:	bfc2      	ittt	gt
 80008f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000904:	f04f 0e00 	mov.w	lr, #0
 8000908:	3c01      	subs	r4, #1
 800090a:	e690      	b.n	800062e <__aeabi_dmul+0xde>
 800090c:	ea45 0e06 	orr.w	lr, r5, r6
 8000910:	e68d      	b.n	800062e <__aeabi_dmul+0xde>
 8000912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000916:	ea94 0f0c 	teq	r4, ip
 800091a:	bf08      	it	eq
 800091c:	ea95 0f0c 	teqeq	r5, ip
 8000920:	f43f af3b 	beq.w	800079a <__aeabi_dmul+0x24a>
 8000924:	ea94 0f0c 	teq	r4, ip
 8000928:	d10a      	bne.n	8000940 <__aeabi_ddiv+0x19c>
 800092a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092e:	f47f af34 	bne.w	800079a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	f47f af25 	bne.w	8000784 <__aeabi_dmul+0x234>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e72c      	b.n	800079a <__aeabi_dmul+0x24a>
 8000940:	ea95 0f0c 	teq	r5, ip
 8000944:	d106      	bne.n	8000954 <__aeabi_ddiv+0x1b0>
 8000946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094a:	f43f aefd 	beq.w	8000748 <__aeabi_dmul+0x1f8>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e722      	b.n	800079a <__aeabi_dmul+0x24a>
 8000954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000958:	bf18      	it	ne
 800095a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095e:	f47f aec5 	bne.w	80006ec <__aeabi_dmul+0x19c>
 8000962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000966:	f47f af0d 	bne.w	8000784 <__aeabi_dmul+0x234>
 800096a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096e:	f47f aeeb 	bne.w	8000748 <__aeabi_dmul+0x1f8>
 8000972:	e712      	b.n	800079a <__aeabi_dmul+0x24a>

08000974 <__gedf2>:
 8000974:	f04f 3cff 	mov.w	ip, #4294967295
 8000978:	e006      	b.n	8000988 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__ledf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	e002      	b.n	8000988 <__cmpdf2+0x4>
 8000982:	bf00      	nop

08000984 <__cmpdf2>:
 8000984:	f04f 0c01 	mov.w	ip, #1
 8000988:	f84d cd04 	str.w	ip, [sp, #-4]!
 800098c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000990:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000994:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800099e:	d01b      	beq.n	80009d8 <__cmpdf2+0x54>
 80009a0:	b001      	add	sp, #4
 80009a2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009a6:	bf0c      	ite	eq
 80009a8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ac:	ea91 0f03 	teqne	r1, r3
 80009b0:	bf02      	ittt	eq
 80009b2:	ea90 0f02 	teqeq	r0, r2
 80009b6:	2000      	moveq	r0, #0
 80009b8:	4770      	bxeq	lr
 80009ba:	f110 0f00 	cmn.w	r0, #0
 80009be:	ea91 0f03 	teq	r1, r3
 80009c2:	bf58      	it	pl
 80009c4:	4299      	cmppl	r1, r3
 80009c6:	bf08      	it	eq
 80009c8:	4290      	cmpeq	r0, r2
 80009ca:	bf2c      	ite	cs
 80009cc:	17d8      	asrcs	r0, r3, #31
 80009ce:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009d2:	f040 0001 	orr.w	r0, r0, #1
 80009d6:	4770      	bx	lr
 80009d8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d102      	bne.n	80009e8 <__cmpdf2+0x64>
 80009e2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009e6:	d107      	bne.n	80009f8 <__cmpdf2+0x74>
 80009e8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f0:	d1d6      	bne.n	80009a0 <__cmpdf2+0x1c>
 80009f2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009f6:	d0d3      	beq.n	80009a0 <__cmpdf2+0x1c>
 80009f8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdrcmple>:
 8000a00:	4684      	mov	ip, r0
 8000a02:	4610      	mov	r0, r2
 8000a04:	4662      	mov	r2, ip
 8000a06:	468c      	mov	ip, r1
 8000a08:	4619      	mov	r1, r3
 8000a0a:	4663      	mov	r3, ip
 8000a0c:	e000      	b.n	8000a10 <__aeabi_cdcmpeq>
 8000a0e:	bf00      	nop

08000a10 <__aeabi_cdcmpeq>:
 8000a10:	b501      	push	{r0, lr}
 8000a12:	f7ff ffb7 	bl	8000984 <__cmpdf2>
 8000a16:	2800      	cmp	r0, #0
 8000a18:	bf48      	it	mi
 8000a1a:	f110 0f00 	cmnmi.w	r0, #0
 8000a1e:	bd01      	pop	{r0, pc}

08000a20 <__aeabi_dcmpeq>:
 8000a20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a24:	f7ff fff4 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a28:	bf0c      	ite	eq
 8000a2a:	2001      	moveq	r0, #1
 8000a2c:	2000      	movne	r0, #0
 8000a2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a32:	bf00      	nop

08000a34 <__aeabi_dcmplt>:
 8000a34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a38:	f7ff ffea 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a3c:	bf34      	ite	cc
 8000a3e:	2001      	movcc	r0, #1
 8000a40:	2000      	movcs	r0, #0
 8000a42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a46:	bf00      	nop

08000a48 <__aeabi_dcmple>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff ffe0 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a50:	bf94      	ite	ls
 8000a52:	2001      	movls	r0, #1
 8000a54:	2000      	movhi	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmpge>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffce 	bl	8000a00 <__aeabi_cdrcmple>
 8000a64:	bf94      	ite	ls
 8000a66:	2001      	movls	r0, #1
 8000a68:	2000      	movhi	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmpgt>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffc4 	bl	8000a00 <__aeabi_cdrcmple>
 8000a78:	bf34      	ite	cc
 8000a7a:	2001      	movcc	r0, #1
 8000a7c:	2000      	movcs	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_d2uiz>:
 8000a84:	004a      	lsls	r2, r1, #1
 8000a86:	d211      	bcs.n	8000aac <__aeabi_d2uiz+0x28>
 8000a88:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a8c:	d211      	bcs.n	8000ab2 <__aeabi_d2uiz+0x2e>
 8000a8e:	d50d      	bpl.n	8000aac <__aeabi_d2uiz+0x28>
 8000a90:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a94:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a98:	d40e      	bmi.n	8000ab8 <__aeabi_d2uiz+0x34>
 8000a9a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a9e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000aa2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aa6:	fa23 f002 	lsr.w	r0, r3, r2
 8000aaa:	4770      	bx	lr
 8000aac:	f04f 0000 	mov.w	r0, #0
 8000ab0:	4770      	bx	lr
 8000ab2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ab6:	d102      	bne.n	8000abe <__aeabi_d2uiz+0x3a>
 8000ab8:	f04f 30ff 	mov.w	r0, #4294967295
 8000abc:	4770      	bx	lr
 8000abe:	f04f 0000 	mov.w	r0, #0
 8000ac2:	4770      	bx	lr

08000ac4 <__aeabi_d2f>:
 8000ac4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ac8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000acc:	bf24      	itt	cs
 8000ace:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000ad2:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000ad6:	d90d      	bls.n	8000af4 <__aeabi_d2f+0x30>
 8000ad8:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000adc:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae0:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae4:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000ae8:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000aec:	bf08      	it	eq
 8000aee:	f020 0001 	biceq.w	r0, r0, #1
 8000af2:	4770      	bx	lr
 8000af4:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000af8:	d121      	bne.n	8000b3e <__aeabi_d2f+0x7a>
 8000afa:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000afe:	bfbc      	itt	lt
 8000b00:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b04:	4770      	bxlt	lr
 8000b06:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b0a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b0e:	f1c2 0218 	rsb	r2, r2, #24
 8000b12:	f1c2 0c20 	rsb	ip, r2, #32
 8000b16:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1a:	fa20 f002 	lsr.w	r0, r0, r2
 8000b1e:	bf18      	it	ne
 8000b20:	f040 0001 	orrne.w	r0, r0, #1
 8000b24:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b28:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b2c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b30:	ea40 000c 	orr.w	r0, r0, ip
 8000b34:	fa23 f302 	lsr.w	r3, r3, r2
 8000b38:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b3c:	e7cc      	b.n	8000ad8 <__aeabi_d2f+0x14>
 8000b3e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b42:	d107      	bne.n	8000b54 <__aeabi_d2f+0x90>
 8000b44:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b48:	bf1e      	ittt	ne
 8000b4a:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b4e:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b52:	4770      	bxne	lr
 8000b54:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b58:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b5c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b60:	4770      	bx	lr
 8000b62:	bf00      	nop

08000b64 <__aeabi_uldivmod>:
 8000b64:	b953      	cbnz	r3, 8000b7c <__aeabi_uldivmod+0x18>
 8000b66:	b94a      	cbnz	r2, 8000b7c <__aeabi_uldivmod+0x18>
 8000b68:	2900      	cmp	r1, #0
 8000b6a:	bf08      	it	eq
 8000b6c:	2800      	cmpeq	r0, #0
 8000b6e:	bf1c      	itt	ne
 8000b70:	f04f 31ff 	movne.w	r1, #4294967295
 8000b74:	f04f 30ff 	movne.w	r0, #4294967295
 8000b78:	f000 b988 	b.w	8000e8c <__aeabi_idiv0>
 8000b7c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b80:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b84:	f000 f806 	bl	8000b94 <__udivmoddi4>
 8000b88:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b8c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b90:	b004      	add	sp, #16
 8000b92:	4770      	bx	lr

08000b94 <__udivmoddi4>:
 8000b94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b98:	9d08      	ldr	r5, [sp, #32]
 8000b9a:	468e      	mov	lr, r1
 8000b9c:	4604      	mov	r4, r0
 8000b9e:	4688      	mov	r8, r1
 8000ba0:	2b00      	cmp	r3, #0
 8000ba2:	d14a      	bne.n	8000c3a <__udivmoddi4+0xa6>
 8000ba4:	428a      	cmp	r2, r1
 8000ba6:	4617      	mov	r7, r2
 8000ba8:	d962      	bls.n	8000c70 <__udivmoddi4+0xdc>
 8000baa:	fab2 f682 	clz	r6, r2
 8000bae:	b14e      	cbz	r6, 8000bc4 <__udivmoddi4+0x30>
 8000bb0:	f1c6 0320 	rsb	r3, r6, #32
 8000bb4:	fa01 f806 	lsl.w	r8, r1, r6
 8000bb8:	fa20 f303 	lsr.w	r3, r0, r3
 8000bbc:	40b7      	lsls	r7, r6
 8000bbe:	ea43 0808 	orr.w	r8, r3, r8
 8000bc2:	40b4      	lsls	r4, r6
 8000bc4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000bc8:	fa1f fc87 	uxth.w	ip, r7
 8000bcc:	fbb8 f1fe 	udiv	r1, r8, lr
 8000bd0:	0c23      	lsrs	r3, r4, #16
 8000bd2:	fb0e 8811 	mls	r8, lr, r1, r8
 8000bd6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000bda:	fb01 f20c 	mul.w	r2, r1, ip
 8000bde:	429a      	cmp	r2, r3
 8000be0:	d909      	bls.n	8000bf6 <__udivmoddi4+0x62>
 8000be2:	18fb      	adds	r3, r7, r3
 8000be4:	f101 30ff 	add.w	r0, r1, #4294967295
 8000be8:	f080 80ea 	bcs.w	8000dc0 <__udivmoddi4+0x22c>
 8000bec:	429a      	cmp	r2, r3
 8000bee:	f240 80e7 	bls.w	8000dc0 <__udivmoddi4+0x22c>
 8000bf2:	3902      	subs	r1, #2
 8000bf4:	443b      	add	r3, r7
 8000bf6:	1a9a      	subs	r2, r3, r2
 8000bf8:	b2a3      	uxth	r3, r4
 8000bfa:	fbb2 f0fe 	udiv	r0, r2, lr
 8000bfe:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c02:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c06:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c0a:	459c      	cmp	ip, r3
 8000c0c:	d909      	bls.n	8000c22 <__udivmoddi4+0x8e>
 8000c0e:	18fb      	adds	r3, r7, r3
 8000c10:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c14:	f080 80d6 	bcs.w	8000dc4 <__udivmoddi4+0x230>
 8000c18:	459c      	cmp	ip, r3
 8000c1a:	f240 80d3 	bls.w	8000dc4 <__udivmoddi4+0x230>
 8000c1e:	443b      	add	r3, r7
 8000c20:	3802      	subs	r0, #2
 8000c22:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c26:	eba3 030c 	sub.w	r3, r3, ip
 8000c2a:	2100      	movs	r1, #0
 8000c2c:	b11d      	cbz	r5, 8000c36 <__udivmoddi4+0xa2>
 8000c2e:	40f3      	lsrs	r3, r6
 8000c30:	2200      	movs	r2, #0
 8000c32:	e9c5 3200 	strd	r3, r2, [r5]
 8000c36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c3a:	428b      	cmp	r3, r1
 8000c3c:	d905      	bls.n	8000c4a <__udivmoddi4+0xb6>
 8000c3e:	b10d      	cbz	r5, 8000c44 <__udivmoddi4+0xb0>
 8000c40:	e9c5 0100 	strd	r0, r1, [r5]
 8000c44:	2100      	movs	r1, #0
 8000c46:	4608      	mov	r0, r1
 8000c48:	e7f5      	b.n	8000c36 <__udivmoddi4+0xa2>
 8000c4a:	fab3 f183 	clz	r1, r3
 8000c4e:	2900      	cmp	r1, #0
 8000c50:	d146      	bne.n	8000ce0 <__udivmoddi4+0x14c>
 8000c52:	4573      	cmp	r3, lr
 8000c54:	d302      	bcc.n	8000c5c <__udivmoddi4+0xc8>
 8000c56:	4282      	cmp	r2, r0
 8000c58:	f200 8105 	bhi.w	8000e66 <__udivmoddi4+0x2d2>
 8000c5c:	1a84      	subs	r4, r0, r2
 8000c5e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000c62:	2001      	movs	r0, #1
 8000c64:	4690      	mov	r8, r2
 8000c66:	2d00      	cmp	r5, #0
 8000c68:	d0e5      	beq.n	8000c36 <__udivmoddi4+0xa2>
 8000c6a:	e9c5 4800 	strd	r4, r8, [r5]
 8000c6e:	e7e2      	b.n	8000c36 <__udivmoddi4+0xa2>
 8000c70:	2a00      	cmp	r2, #0
 8000c72:	f000 8090 	beq.w	8000d96 <__udivmoddi4+0x202>
 8000c76:	fab2 f682 	clz	r6, r2
 8000c7a:	2e00      	cmp	r6, #0
 8000c7c:	f040 80a4 	bne.w	8000dc8 <__udivmoddi4+0x234>
 8000c80:	1a8a      	subs	r2, r1, r2
 8000c82:	0c03      	lsrs	r3, r0, #16
 8000c84:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c88:	b280      	uxth	r0, r0
 8000c8a:	b2bc      	uxth	r4, r7
 8000c8c:	2101      	movs	r1, #1
 8000c8e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000c92:	fb0e 221c 	mls	r2, lr, ip, r2
 8000c96:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c9a:	fb04 f20c 	mul.w	r2, r4, ip
 8000c9e:	429a      	cmp	r2, r3
 8000ca0:	d907      	bls.n	8000cb2 <__udivmoddi4+0x11e>
 8000ca2:	18fb      	adds	r3, r7, r3
 8000ca4:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000ca8:	d202      	bcs.n	8000cb0 <__udivmoddi4+0x11c>
 8000caa:	429a      	cmp	r2, r3
 8000cac:	f200 80e0 	bhi.w	8000e70 <__udivmoddi4+0x2dc>
 8000cb0:	46c4      	mov	ip, r8
 8000cb2:	1a9b      	subs	r3, r3, r2
 8000cb4:	fbb3 f2fe 	udiv	r2, r3, lr
 8000cb8:	fb0e 3312 	mls	r3, lr, r2, r3
 8000cbc:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000cc0:	fb02 f404 	mul.w	r4, r2, r4
 8000cc4:	429c      	cmp	r4, r3
 8000cc6:	d907      	bls.n	8000cd8 <__udivmoddi4+0x144>
 8000cc8:	18fb      	adds	r3, r7, r3
 8000cca:	f102 30ff 	add.w	r0, r2, #4294967295
 8000cce:	d202      	bcs.n	8000cd6 <__udivmoddi4+0x142>
 8000cd0:	429c      	cmp	r4, r3
 8000cd2:	f200 80ca 	bhi.w	8000e6a <__udivmoddi4+0x2d6>
 8000cd6:	4602      	mov	r2, r0
 8000cd8:	1b1b      	subs	r3, r3, r4
 8000cda:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000cde:	e7a5      	b.n	8000c2c <__udivmoddi4+0x98>
 8000ce0:	f1c1 0620 	rsb	r6, r1, #32
 8000ce4:	408b      	lsls	r3, r1
 8000ce6:	fa22 f706 	lsr.w	r7, r2, r6
 8000cea:	431f      	orrs	r7, r3
 8000cec:	fa0e f401 	lsl.w	r4, lr, r1
 8000cf0:	fa20 f306 	lsr.w	r3, r0, r6
 8000cf4:	fa2e fe06 	lsr.w	lr, lr, r6
 8000cf8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000cfc:	4323      	orrs	r3, r4
 8000cfe:	fa00 f801 	lsl.w	r8, r0, r1
 8000d02:	fa1f fc87 	uxth.w	ip, r7
 8000d06:	fbbe f0f9 	udiv	r0, lr, r9
 8000d0a:	0c1c      	lsrs	r4, r3, #16
 8000d0c:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d10:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d14:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d18:	45a6      	cmp	lr, r4
 8000d1a:	fa02 f201 	lsl.w	r2, r2, r1
 8000d1e:	d909      	bls.n	8000d34 <__udivmoddi4+0x1a0>
 8000d20:	193c      	adds	r4, r7, r4
 8000d22:	f100 3aff 	add.w	sl, r0, #4294967295
 8000d26:	f080 809c 	bcs.w	8000e62 <__udivmoddi4+0x2ce>
 8000d2a:	45a6      	cmp	lr, r4
 8000d2c:	f240 8099 	bls.w	8000e62 <__udivmoddi4+0x2ce>
 8000d30:	3802      	subs	r0, #2
 8000d32:	443c      	add	r4, r7
 8000d34:	eba4 040e 	sub.w	r4, r4, lr
 8000d38:	fa1f fe83 	uxth.w	lr, r3
 8000d3c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d40:	fb09 4413 	mls	r4, r9, r3, r4
 8000d44:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000d48:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d4c:	45a4      	cmp	ip, r4
 8000d4e:	d908      	bls.n	8000d62 <__udivmoddi4+0x1ce>
 8000d50:	193c      	adds	r4, r7, r4
 8000d52:	f103 3eff 	add.w	lr, r3, #4294967295
 8000d56:	f080 8082 	bcs.w	8000e5e <__udivmoddi4+0x2ca>
 8000d5a:	45a4      	cmp	ip, r4
 8000d5c:	d97f      	bls.n	8000e5e <__udivmoddi4+0x2ca>
 8000d5e:	3b02      	subs	r3, #2
 8000d60:	443c      	add	r4, r7
 8000d62:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000d66:	eba4 040c 	sub.w	r4, r4, ip
 8000d6a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000d6e:	4564      	cmp	r4, ip
 8000d70:	4673      	mov	r3, lr
 8000d72:	46e1      	mov	r9, ip
 8000d74:	d362      	bcc.n	8000e3c <__udivmoddi4+0x2a8>
 8000d76:	d05f      	beq.n	8000e38 <__udivmoddi4+0x2a4>
 8000d78:	b15d      	cbz	r5, 8000d92 <__udivmoddi4+0x1fe>
 8000d7a:	ebb8 0203 	subs.w	r2, r8, r3
 8000d7e:	eb64 0409 	sbc.w	r4, r4, r9
 8000d82:	fa04 f606 	lsl.w	r6, r4, r6
 8000d86:	fa22 f301 	lsr.w	r3, r2, r1
 8000d8a:	431e      	orrs	r6, r3
 8000d8c:	40cc      	lsrs	r4, r1
 8000d8e:	e9c5 6400 	strd	r6, r4, [r5]
 8000d92:	2100      	movs	r1, #0
 8000d94:	e74f      	b.n	8000c36 <__udivmoddi4+0xa2>
 8000d96:	fbb1 fcf2 	udiv	ip, r1, r2
 8000d9a:	0c01      	lsrs	r1, r0, #16
 8000d9c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000da0:	b280      	uxth	r0, r0
 8000da2:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000da6:	463b      	mov	r3, r7
 8000da8:	4638      	mov	r0, r7
 8000daa:	463c      	mov	r4, r7
 8000dac:	46b8      	mov	r8, r7
 8000dae:	46be      	mov	lr, r7
 8000db0:	2620      	movs	r6, #32
 8000db2:	fbb1 f1f7 	udiv	r1, r1, r7
 8000db6:	eba2 0208 	sub.w	r2, r2, r8
 8000dba:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000dbe:	e766      	b.n	8000c8e <__udivmoddi4+0xfa>
 8000dc0:	4601      	mov	r1, r0
 8000dc2:	e718      	b.n	8000bf6 <__udivmoddi4+0x62>
 8000dc4:	4610      	mov	r0, r2
 8000dc6:	e72c      	b.n	8000c22 <__udivmoddi4+0x8e>
 8000dc8:	f1c6 0220 	rsb	r2, r6, #32
 8000dcc:	fa2e f302 	lsr.w	r3, lr, r2
 8000dd0:	40b7      	lsls	r7, r6
 8000dd2:	40b1      	lsls	r1, r6
 8000dd4:	fa20 f202 	lsr.w	r2, r0, r2
 8000dd8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ddc:	430a      	orrs	r2, r1
 8000dde:	fbb3 f8fe 	udiv	r8, r3, lr
 8000de2:	b2bc      	uxth	r4, r7
 8000de4:	fb0e 3318 	mls	r3, lr, r8, r3
 8000de8:	0c11      	lsrs	r1, r2, #16
 8000dea:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000dee:	fb08 f904 	mul.w	r9, r8, r4
 8000df2:	40b0      	lsls	r0, r6
 8000df4:	4589      	cmp	r9, r1
 8000df6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000dfa:	b280      	uxth	r0, r0
 8000dfc:	d93e      	bls.n	8000e7c <__udivmoddi4+0x2e8>
 8000dfe:	1879      	adds	r1, r7, r1
 8000e00:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e04:	d201      	bcs.n	8000e0a <__udivmoddi4+0x276>
 8000e06:	4589      	cmp	r9, r1
 8000e08:	d81f      	bhi.n	8000e4a <__udivmoddi4+0x2b6>
 8000e0a:	eba1 0109 	sub.w	r1, r1, r9
 8000e0e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e12:	fb09 f804 	mul.w	r8, r9, r4
 8000e16:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e1a:	b292      	uxth	r2, r2
 8000e1c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e20:	4542      	cmp	r2, r8
 8000e22:	d229      	bcs.n	8000e78 <__udivmoddi4+0x2e4>
 8000e24:	18ba      	adds	r2, r7, r2
 8000e26:	f109 31ff 	add.w	r1, r9, #4294967295
 8000e2a:	d2c4      	bcs.n	8000db6 <__udivmoddi4+0x222>
 8000e2c:	4542      	cmp	r2, r8
 8000e2e:	d2c2      	bcs.n	8000db6 <__udivmoddi4+0x222>
 8000e30:	f1a9 0102 	sub.w	r1, r9, #2
 8000e34:	443a      	add	r2, r7
 8000e36:	e7be      	b.n	8000db6 <__udivmoddi4+0x222>
 8000e38:	45f0      	cmp	r8, lr
 8000e3a:	d29d      	bcs.n	8000d78 <__udivmoddi4+0x1e4>
 8000e3c:	ebbe 0302 	subs.w	r3, lr, r2
 8000e40:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e44:	3801      	subs	r0, #1
 8000e46:	46e1      	mov	r9, ip
 8000e48:	e796      	b.n	8000d78 <__udivmoddi4+0x1e4>
 8000e4a:	eba7 0909 	sub.w	r9, r7, r9
 8000e4e:	4449      	add	r1, r9
 8000e50:	f1a8 0c02 	sub.w	ip, r8, #2
 8000e54:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e58:	fb09 f804 	mul.w	r8, r9, r4
 8000e5c:	e7db      	b.n	8000e16 <__udivmoddi4+0x282>
 8000e5e:	4673      	mov	r3, lr
 8000e60:	e77f      	b.n	8000d62 <__udivmoddi4+0x1ce>
 8000e62:	4650      	mov	r0, sl
 8000e64:	e766      	b.n	8000d34 <__udivmoddi4+0x1a0>
 8000e66:	4608      	mov	r0, r1
 8000e68:	e6fd      	b.n	8000c66 <__udivmoddi4+0xd2>
 8000e6a:	443b      	add	r3, r7
 8000e6c:	3a02      	subs	r2, #2
 8000e6e:	e733      	b.n	8000cd8 <__udivmoddi4+0x144>
 8000e70:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e74:	443b      	add	r3, r7
 8000e76:	e71c      	b.n	8000cb2 <__udivmoddi4+0x11e>
 8000e78:	4649      	mov	r1, r9
 8000e7a:	e79c      	b.n	8000db6 <__udivmoddi4+0x222>
 8000e7c:	eba1 0109 	sub.w	r1, r1, r9
 8000e80:	46c4      	mov	ip, r8
 8000e82:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e86:	fb09 f804 	mul.w	r8, r9, r4
 8000e8a:	e7c4      	b.n	8000e16 <__udivmoddi4+0x282>

08000e8c <__aeabi_idiv0>:
 8000e8c:	4770      	bx	lr
 8000e8e:	bf00      	nop

08000e90 <MX_GPIO_Init>:
        * EVENT_OUT
        * EXTI
     PA3   ------> USART2_RX
*/
void MX_GPIO_Init(void)
{
 8000e90:	b580      	push	{r7, lr}
 8000e92:	b08a      	sub	sp, #40	@ 0x28
 8000e94:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e96:	f107 0314 	add.w	r3, r7, #20
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	601a      	str	r2, [r3, #0]
 8000e9e:	605a      	str	r2, [r3, #4]
 8000ea0:	609a      	str	r2, [r3, #8]
 8000ea2:	60da      	str	r2, [r3, #12]
 8000ea4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ea6:	2300      	movs	r3, #0
 8000ea8:	613b      	str	r3, [r7, #16]
 8000eaa:	4b5e      	ldr	r3, [pc, #376]	@ (8001024 <MX_GPIO_Init+0x194>)
 8000eac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000eae:	4a5d      	ldr	r2, [pc, #372]	@ (8001024 <MX_GPIO_Init+0x194>)
 8000eb0:	f043 0304 	orr.w	r3, r3, #4
 8000eb4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000eb6:	4b5b      	ldr	r3, [pc, #364]	@ (8001024 <MX_GPIO_Init+0x194>)
 8000eb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000eba:	f003 0304 	and.w	r3, r3, #4
 8000ebe:	613b      	str	r3, [r7, #16]
 8000ec0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000ec2:	2300      	movs	r3, #0
 8000ec4:	60fb      	str	r3, [r7, #12]
 8000ec6:	4b57      	ldr	r3, [pc, #348]	@ (8001024 <MX_GPIO_Init+0x194>)
 8000ec8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000eca:	4a56      	ldr	r2, [pc, #344]	@ (8001024 <MX_GPIO_Init+0x194>)
 8000ecc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000ed0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ed2:	4b54      	ldr	r3, [pc, #336]	@ (8001024 <MX_GPIO_Init+0x194>)
 8000ed4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ed6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000eda:	60fb      	str	r3, [r7, #12]
 8000edc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ede:	2300      	movs	r3, #0
 8000ee0:	60bb      	str	r3, [r7, #8]
 8000ee2:	4b50      	ldr	r3, [pc, #320]	@ (8001024 <MX_GPIO_Init+0x194>)
 8000ee4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ee6:	4a4f      	ldr	r2, [pc, #316]	@ (8001024 <MX_GPIO_Init+0x194>)
 8000ee8:	f043 0301 	orr.w	r3, r3, #1
 8000eec:	6313      	str	r3, [r2, #48]	@ 0x30
 8000eee:	4b4d      	ldr	r3, [pc, #308]	@ (8001024 <MX_GPIO_Init+0x194>)
 8000ef0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ef2:	f003 0301 	and.w	r3, r3, #1
 8000ef6:	60bb      	str	r3, [r7, #8]
 8000ef8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000efa:	2300      	movs	r3, #0
 8000efc:	607b      	str	r3, [r7, #4]
 8000efe:	4b49      	ldr	r3, [pc, #292]	@ (8001024 <MX_GPIO_Init+0x194>)
 8000f00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f02:	4a48      	ldr	r2, [pc, #288]	@ (8001024 <MX_GPIO_Init+0x194>)
 8000f04:	f043 0302 	orr.w	r3, r3, #2
 8000f08:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f0a:	4b46      	ldr	r3, [pc, #280]	@ (8001024 <MX_GPIO_Init+0x194>)
 8000f0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f0e:	f003 0302 	and.w	r3, r3, #2
 8000f12:	607b      	str	r3, [r7, #4]
 8000f14:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, RESET_Pin|P_Pin|A0_Pin|A2_Pin, GPIO_PIN_RESET);
 8000f16:	2200      	movs	r2, #0
 8000f18:	f241 6104 	movw	r1, #5636	@ 0x1604
 8000f1c:	4842      	ldr	r0, [pc, #264]	@ (8001028 <MX_GPIO_Init+0x198>)
 8000f1e:	f002 f999 	bl	8003254 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, M1_DIR_Pin|A1_Pin, GPIO_PIN_RESET);
 8000f22:	2200      	movs	r2, #0
 8000f24:	f44f 6190 	mov.w	r1, #1152	@ 0x480
 8000f28:	4840      	ldr	r0, [pc, #256]	@ (800102c <MX_GPIO_Init+0x19c>)
 8000f2a:	f002 f993 	bl	8003254 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, M1DIR_Pin|M2DIR_Pin, GPIO_PIN_RESET);
 8000f2e:	2200      	movs	r2, #0
 8000f30:	f44f 7140 	mov.w	r1, #768	@ 0x300
 8000f34:	483e      	ldr	r0, [pc, #248]	@ (8001030 <MX_GPIO_Init+0x1a0>)
 8000f36:	f002 f98d 	bl	8003254 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000f3a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000f3e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000f40:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000f44:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f46:	2300      	movs	r3, #0
 8000f48:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000f4a:	f107 0314 	add.w	r3, r7, #20
 8000f4e:	4619      	mov	r1, r3
 8000f50:	4835      	ldr	r0, [pc, #212]	@ (8001028 <MX_GPIO_Init+0x198>)
 8000f52:	f001 fffb 	bl	8002f4c <HAL_GPIO_Init>

  /*Configure GPIO pins : RESET_Pin P_Pin A0_Pin A2_Pin */
  GPIO_InitStruct.Pin = RESET_Pin|P_Pin|A0_Pin|A2_Pin;
 8000f56:	f241 6304 	movw	r3, #5636	@ 0x1604
 8000f5a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f5c:	2301      	movs	r3, #1
 8000f5e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f60:	2300      	movs	r3, #0
 8000f62:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f64:	2300      	movs	r3, #0
 8000f66:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f68:	f107 0314 	add.w	r3, r7, #20
 8000f6c:	4619      	mov	r1, r3
 8000f6e:	482e      	ldr	r0, [pc, #184]	@ (8001028 <MX_GPIO_Init+0x198>)
 8000f70:	f001 ffec 	bl	8002f4c <HAL_GPIO_Init>

  /*Configure GPIO pin : USART_RX_Pin */
  GPIO_InitStruct.Pin = USART_RX_Pin;
 8000f74:	2308      	movs	r3, #8
 8000f76:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f78:	2302      	movs	r3, #2
 8000f7a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f7c:	2300      	movs	r3, #0
 8000f7e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f80:	2300      	movs	r3, #0
 8000f82:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000f84:	2307      	movs	r3, #7
 8000f86:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USART_RX_GPIO_Port, &GPIO_InitStruct);
 8000f88:	f107 0314 	add.w	r3, r7, #20
 8000f8c:	4619      	mov	r1, r3
 8000f8e:	4828      	ldr	r0, [pc, #160]	@ (8001030 <MX_GPIO_Init+0x1a0>)
 8000f90:	f001 ffdc 	bl	8002f4c <HAL_GPIO_Init>

  /*Configure GPIO pin : SZD_Pin */
  GPIO_InitStruct.Pin = SZD_Pin;
 8000f94:	2310      	movs	r3, #16
 8000f96:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f98:	2300      	movs	r3, #0
 8000f9a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SZD_GPIO_Port, &GPIO_InitStruct);
 8000fa0:	f107 0314 	add.w	r3, r7, #20
 8000fa4:	4619      	mov	r1, r3
 8000fa6:	4820      	ldr	r0, [pc, #128]	@ (8001028 <MX_GPIO_Init+0x198>)
 8000fa8:	f001 ffd0 	bl	8002f4c <HAL_GPIO_Init>

  /*Configure GPIO pins : M1_DIR_Pin A1_Pin */
  GPIO_InitStruct.Pin = M1_DIR_Pin|A1_Pin;
 8000fac:	f44f 6390 	mov.w	r3, #1152	@ 0x480
 8000fb0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fb2:	2301      	movs	r3, #1
 8000fb4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fba:	2300      	movs	r3, #0
 8000fbc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fbe:	f107 0314 	add.w	r3, r7, #20
 8000fc2:	4619      	mov	r1, r3
 8000fc4:	4819      	ldr	r0, [pc, #100]	@ (800102c <MX_GPIO_Init+0x19c>)
 8000fc6:	f001 ffc1 	bl	8002f4c <HAL_GPIO_Init>

  /*Configure GPIO pins : SPD_Pin SPL_Pin SZL_Pin */
  GPIO_InitStruct.Pin = SPD_Pin|SPL_Pin|SZL_Pin;
 8000fca:	f44f 43e0 	mov.w	r3, #28672	@ 0x7000
 8000fce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fd4:	2300      	movs	r3, #0
 8000fd6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fd8:	f107 0314 	add.w	r3, r7, #20
 8000fdc:	4619      	mov	r1, r3
 8000fde:	4813      	ldr	r0, [pc, #76]	@ (800102c <MX_GPIO_Init+0x19c>)
 8000fe0:	f001 ffb4 	bl	8002f4c <HAL_GPIO_Init>

  /*Configure GPIO pins : M1DIR_Pin M2DIR_Pin */
  GPIO_InitStruct.Pin = M1DIR_Pin|M2DIR_Pin;
 8000fe4:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000fe8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fea:	2301      	movs	r3, #1
 8000fec:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fee:	2300      	movs	r3, #0
 8000ff0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ff6:	f107 0314 	add.w	r3, r7, #20
 8000ffa:	4619      	mov	r1, r3
 8000ffc:	480c      	ldr	r0, [pc, #48]	@ (8001030 <MX_GPIO_Init+0x1a0>)
 8000ffe:	f001 ffa5 	bl	8002f4c <HAL_GPIO_Init>

  /*Configure GPIO pin : START_Pin */
  GPIO_InitStruct.Pin = START_Pin;
 8001002:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001006:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001008:	2300      	movs	r3, #0
 800100a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800100c:	2300      	movs	r3, #0
 800100e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(START_GPIO_Port, &GPIO_InitStruct);
 8001010:	f107 0314 	add.w	r3, r7, #20
 8001014:	4619      	mov	r1, r3
 8001016:	4806      	ldr	r0, [pc, #24]	@ (8001030 <MX_GPIO_Init+0x1a0>)
 8001018:	f001 ff98 	bl	8002f4c <HAL_GPIO_Init>

}
 800101c:	bf00      	nop
 800101e:	3728      	adds	r7, #40	@ 0x28
 8001020:	46bd      	mov	sp, r7
 8001022:	bd80      	pop	{r7, pc}
 8001024:	40023800 	.word	0x40023800
 8001028:	40020800 	.word	0x40020800
 800102c:	40020400 	.word	0x40020400
 8001030:	40020000 	.word	0x40020000

08001034 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001038:	4b12      	ldr	r3, [pc, #72]	@ (8001084 <MX_I2C1_Init+0x50>)
 800103a:	4a13      	ldr	r2, [pc, #76]	@ (8001088 <MX_I2C1_Init+0x54>)
 800103c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800103e:	4b11      	ldr	r3, [pc, #68]	@ (8001084 <MX_I2C1_Init+0x50>)
 8001040:	4a12      	ldr	r2, [pc, #72]	@ (800108c <MX_I2C1_Init+0x58>)
 8001042:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001044:	4b0f      	ldr	r3, [pc, #60]	@ (8001084 <MX_I2C1_Init+0x50>)
 8001046:	2200      	movs	r2, #0
 8001048:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800104a:	4b0e      	ldr	r3, [pc, #56]	@ (8001084 <MX_I2C1_Init+0x50>)
 800104c:	2200      	movs	r2, #0
 800104e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001050:	4b0c      	ldr	r3, [pc, #48]	@ (8001084 <MX_I2C1_Init+0x50>)
 8001052:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001056:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001058:	4b0a      	ldr	r3, [pc, #40]	@ (8001084 <MX_I2C1_Init+0x50>)
 800105a:	2200      	movs	r2, #0
 800105c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800105e:	4b09      	ldr	r3, [pc, #36]	@ (8001084 <MX_I2C1_Init+0x50>)
 8001060:	2200      	movs	r2, #0
 8001062:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001064:	4b07      	ldr	r3, [pc, #28]	@ (8001084 <MX_I2C1_Init+0x50>)
 8001066:	2200      	movs	r2, #0
 8001068:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800106a:	4b06      	ldr	r3, [pc, #24]	@ (8001084 <MX_I2C1_Init+0x50>)
 800106c:	2200      	movs	r2, #0
 800106e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001070:	4804      	ldr	r0, [pc, #16]	@ (8001084 <MX_I2C1_Init+0x50>)
 8001072:	f002 f909 	bl	8003288 <HAL_I2C_Init>
 8001076:	4603      	mov	r3, r0
 8001078:	2b00      	cmp	r3, #0
 800107a:	d001      	beq.n	8001080 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800107c:	f000 f8d4 	bl	8001228 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001080:	bf00      	nop
 8001082:	bd80      	pop	{r7, pc}
 8001084:	20000078 	.word	0x20000078
 8001088:	40005400 	.word	0x40005400
 800108c:	000186a0 	.word	0x000186a0

08001090 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	b08a      	sub	sp, #40	@ 0x28
 8001094:	af00      	add	r7, sp, #0
 8001096:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001098:	f107 0314 	add.w	r3, r7, #20
 800109c:	2200      	movs	r2, #0
 800109e:	601a      	str	r2, [r3, #0]
 80010a0:	605a      	str	r2, [r3, #4]
 80010a2:	609a      	str	r2, [r3, #8]
 80010a4:	60da      	str	r2, [r3, #12]
 80010a6:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	4a19      	ldr	r2, [pc, #100]	@ (8001114 <HAL_I2C_MspInit+0x84>)
 80010ae:	4293      	cmp	r3, r2
 80010b0:	d12c      	bne.n	800110c <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80010b2:	2300      	movs	r3, #0
 80010b4:	613b      	str	r3, [r7, #16]
 80010b6:	4b18      	ldr	r3, [pc, #96]	@ (8001118 <HAL_I2C_MspInit+0x88>)
 80010b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010ba:	4a17      	ldr	r2, [pc, #92]	@ (8001118 <HAL_I2C_MspInit+0x88>)
 80010bc:	f043 0302 	orr.w	r3, r3, #2
 80010c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80010c2:	4b15      	ldr	r3, [pc, #84]	@ (8001118 <HAL_I2C_MspInit+0x88>)
 80010c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010c6:	f003 0302 	and.w	r3, r3, #2
 80010ca:	613b      	str	r3, [r7, #16]
 80010cc:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = SCL_Pin|SDA_Pin;
 80010ce:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80010d2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80010d4:	2312      	movs	r3, #18
 80010d6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80010d8:	2301      	movs	r3, #1
 80010da:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010dc:	2303      	movs	r3, #3
 80010de:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80010e0:	2304      	movs	r3, #4
 80010e2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010e4:	f107 0314 	add.w	r3, r7, #20
 80010e8:	4619      	mov	r1, r3
 80010ea:	480c      	ldr	r0, [pc, #48]	@ (800111c <HAL_I2C_MspInit+0x8c>)
 80010ec:	f001 ff2e 	bl	8002f4c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80010f0:	2300      	movs	r3, #0
 80010f2:	60fb      	str	r3, [r7, #12]
 80010f4:	4b08      	ldr	r3, [pc, #32]	@ (8001118 <HAL_I2C_MspInit+0x88>)
 80010f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010f8:	4a07      	ldr	r2, [pc, #28]	@ (8001118 <HAL_I2C_MspInit+0x88>)
 80010fa:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80010fe:	6413      	str	r3, [r2, #64]	@ 0x40
 8001100:	4b05      	ldr	r3, [pc, #20]	@ (8001118 <HAL_I2C_MspInit+0x88>)
 8001102:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001104:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001108:	60fb      	str	r3, [r7, #12]
 800110a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800110c:	bf00      	nop
 800110e:	3728      	adds	r7, #40	@ 0x28
 8001110:	46bd      	mov	sp, r7
 8001112:	bd80      	pop	{r7, pc}
 8001114:	40005400 	.word	0x40005400
 8001118:	40023800 	.word	0x40023800
 800111c:	40020400 	.word	0x40020400

08001120 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001124:	f001 fd6a 	bl	8002bfc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001128:	f000 f814 	bl	8001154 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800112c:	f7ff feb0 	bl	8000e90 <MX_GPIO_Init>
  MX_TIM2_Init();
 8001130:	f000 f944 	bl	80013bc <MX_TIM2_Init>
  MX_TIM3_Init();
 8001134:	f000 f996 	bl	8001464 <MX_TIM3_Init>
  MX_TIM4_Init();
 8001138:	f000 f9ee 	bl	8001518 <MX_TIM4_Init>
  MX_TIM5_Init();
 800113c:	f000 fa46 	bl	80015cc <MX_TIM5_Init>
  MX_I2C1_Init();
 8001140:	f7ff ff78 	bl	8001034 <MX_I2C1_Init>
  MX_USART6_UART_Init();
 8001144:	f000 fc20 	bl	8001988 <MX_USART6_UART_Init>
  MX_TIM1_Init();
 8001148:	f000 f8e8 	bl	800131c <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  user_main();
 800114c:	f000 fc8e 	bl	8001a6c <user_main>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001150:	bf00      	nop
 8001152:	e7fd      	b.n	8001150 <main+0x30>

08001154 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	b094      	sub	sp, #80	@ 0x50
 8001158:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800115a:	f107 0320 	add.w	r3, r7, #32
 800115e:	2230      	movs	r2, #48	@ 0x30
 8001160:	2100      	movs	r1, #0
 8001162:	4618      	mov	r0, r3
 8001164:	f004 fb5c 	bl	8005820 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001168:	f107 030c 	add.w	r3, r7, #12
 800116c:	2200      	movs	r2, #0
 800116e:	601a      	str	r2, [r3, #0]
 8001170:	605a      	str	r2, [r3, #4]
 8001172:	609a      	str	r2, [r3, #8]
 8001174:	60da      	str	r2, [r3, #12]
 8001176:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001178:	2300      	movs	r3, #0
 800117a:	60bb      	str	r3, [r7, #8]
 800117c:	4b28      	ldr	r3, [pc, #160]	@ (8001220 <SystemClock_Config+0xcc>)
 800117e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001180:	4a27      	ldr	r2, [pc, #156]	@ (8001220 <SystemClock_Config+0xcc>)
 8001182:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001186:	6413      	str	r3, [r2, #64]	@ 0x40
 8001188:	4b25      	ldr	r3, [pc, #148]	@ (8001220 <SystemClock_Config+0xcc>)
 800118a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800118c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001190:	60bb      	str	r3, [r7, #8]
 8001192:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001194:	2300      	movs	r3, #0
 8001196:	607b      	str	r3, [r7, #4]
 8001198:	4b22      	ldr	r3, [pc, #136]	@ (8001224 <SystemClock_Config+0xd0>)
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80011a0:	4a20      	ldr	r2, [pc, #128]	@ (8001224 <SystemClock_Config+0xd0>)
 80011a2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80011a6:	6013      	str	r3, [r2, #0]
 80011a8:	4b1e      	ldr	r3, [pc, #120]	@ (8001224 <SystemClock_Config+0xd0>)
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80011b0:	607b      	str	r3, [r7, #4]
 80011b2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80011b4:	2301      	movs	r3, #1
 80011b6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80011b8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80011bc:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80011be:	2302      	movs	r3, #2
 80011c0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80011c2:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80011c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80011c8:	2304      	movs	r3, #4
 80011ca:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 84;
 80011cc:	2354      	movs	r3, #84	@ 0x54
 80011ce:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80011d0:	2302      	movs	r3, #2
 80011d2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80011d4:	2307      	movs	r3, #7
 80011d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011d8:	f107 0320 	add.w	r3, r7, #32
 80011dc:	4618      	mov	r0, r3
 80011de:	f002 f997 	bl	8003510 <HAL_RCC_OscConfig>
 80011e2:	4603      	mov	r3, r0
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d001      	beq.n	80011ec <SystemClock_Config+0x98>
  {
    Error_Handler();
 80011e8:	f000 f81e 	bl	8001228 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80011ec:	230f      	movs	r3, #15
 80011ee:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80011f0:	2302      	movs	r3, #2
 80011f2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80011f4:	2300      	movs	r3, #0
 80011f6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80011f8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80011fc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80011fe:	2300      	movs	r3, #0
 8001200:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001202:	f107 030c 	add.w	r3, r7, #12
 8001206:	2102      	movs	r1, #2
 8001208:	4618      	mov	r0, r3
 800120a:	f002 fbf9 	bl	8003a00 <HAL_RCC_ClockConfig>
 800120e:	4603      	mov	r3, r0
 8001210:	2b00      	cmp	r3, #0
 8001212:	d001      	beq.n	8001218 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001214:	f000 f808 	bl	8001228 <Error_Handler>
  }
}
 8001218:	bf00      	nop
 800121a:	3750      	adds	r7, #80	@ 0x50
 800121c:	46bd      	mov	sp, r7
 800121e:	bd80      	pop	{r7, pc}
 8001220:	40023800 	.word	0x40023800
 8001224:	40007000 	.word	0x40007000

08001228 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001228:	b480      	push	{r7}
 800122a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800122c:	b672      	cpsid	i
}
 800122e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001230:	bf00      	nop
 8001232:	e7fd      	b.n	8001230 <Error_Handler+0x8>

08001234 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	b082      	sub	sp, #8
 8001238:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800123a:	2300      	movs	r3, #0
 800123c:	607b      	str	r3, [r7, #4]
 800123e:	4b10      	ldr	r3, [pc, #64]	@ (8001280 <HAL_MspInit+0x4c>)
 8001240:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001242:	4a0f      	ldr	r2, [pc, #60]	@ (8001280 <HAL_MspInit+0x4c>)
 8001244:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001248:	6453      	str	r3, [r2, #68]	@ 0x44
 800124a:	4b0d      	ldr	r3, [pc, #52]	@ (8001280 <HAL_MspInit+0x4c>)
 800124c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800124e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001252:	607b      	str	r3, [r7, #4]
 8001254:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001256:	2300      	movs	r3, #0
 8001258:	603b      	str	r3, [r7, #0]
 800125a:	4b09      	ldr	r3, [pc, #36]	@ (8001280 <HAL_MspInit+0x4c>)
 800125c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800125e:	4a08      	ldr	r2, [pc, #32]	@ (8001280 <HAL_MspInit+0x4c>)
 8001260:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001264:	6413      	str	r3, [r2, #64]	@ 0x40
 8001266:	4b06      	ldr	r3, [pc, #24]	@ (8001280 <HAL_MspInit+0x4c>)
 8001268:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800126a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800126e:	603b      	str	r3, [r7, #0]
 8001270:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001272:	2007      	movs	r0, #7
 8001274:	f001 fe28 	bl	8002ec8 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001278:	bf00      	nop
 800127a:	3708      	adds	r7, #8
 800127c:	46bd      	mov	sp, r7
 800127e:	bd80      	pop	{r7, pc}
 8001280:	40023800 	.word	0x40023800

08001284 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001284:	b480      	push	{r7}
 8001286:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001288:	bf00      	nop
 800128a:	e7fd      	b.n	8001288 <NMI_Handler+0x4>

0800128c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800128c:	b480      	push	{r7}
 800128e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001290:	bf00      	nop
 8001292:	e7fd      	b.n	8001290 <HardFault_Handler+0x4>

08001294 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001294:	b480      	push	{r7}
 8001296:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001298:	bf00      	nop
 800129a:	e7fd      	b.n	8001298 <MemManage_Handler+0x4>

0800129c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800129c:	b480      	push	{r7}
 800129e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80012a0:	bf00      	nop
 80012a2:	e7fd      	b.n	80012a0 <BusFault_Handler+0x4>

080012a4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80012a4:	b480      	push	{r7}
 80012a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80012a8:	bf00      	nop
 80012aa:	e7fd      	b.n	80012a8 <UsageFault_Handler+0x4>

080012ac <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80012ac:	b480      	push	{r7}
 80012ae:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80012b0:	bf00      	nop
 80012b2:	46bd      	mov	sp, r7
 80012b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b8:	4770      	bx	lr

080012ba <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80012ba:	b480      	push	{r7}
 80012bc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80012be:	bf00      	nop
 80012c0:	46bd      	mov	sp, r7
 80012c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c6:	4770      	bx	lr

080012c8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80012c8:	b480      	push	{r7}
 80012ca:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80012cc:	bf00      	nop
 80012ce:	46bd      	mov	sp, r7
 80012d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d4:	4770      	bx	lr

080012d6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80012d6:	b580      	push	{r7, lr}
 80012d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80012da:	f001 fce1 	bl	8002ca0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80012de:	bf00      	nop
 80012e0:	bd80      	pop	{r7, pc}
	...

080012e4 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80012e4:	b580      	push	{r7, lr}
 80012e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80012e8:	4802      	ldr	r0, [pc, #8]	@ (80012f4 <TIM1_UP_TIM10_IRQHandler+0x10>)
 80012ea:	f003 f88f 	bl	800440c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80012ee:	bf00      	nop
 80012f0:	bd80      	pop	{r7, pc}
 80012f2:	bf00      	nop
 80012f4:	200000cc 	.word	0x200000cc

080012f8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80012f8:	b480      	push	{r7}
 80012fa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80012fc:	4b06      	ldr	r3, [pc, #24]	@ (8001318 <SystemInit+0x20>)
 80012fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001302:	4a05      	ldr	r2, [pc, #20]	@ (8001318 <SystemInit+0x20>)
 8001304:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001308:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800130c:	bf00      	nop
 800130e:	46bd      	mov	sp, r7
 8001310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001314:	4770      	bx	lr
 8001316:	bf00      	nop
 8001318:	e000ed00 	.word	0xe000ed00

0800131c <MX_TIM1_Init>:
TIM_HandleTypeDef htim4;
TIM_HandleTypeDef htim5;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 800131c:	b580      	push	{r7, lr}
 800131e:	b086      	sub	sp, #24
 8001320:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001322:	f107 0308 	add.w	r3, r7, #8
 8001326:	2200      	movs	r2, #0
 8001328:	601a      	str	r2, [r3, #0]
 800132a:	605a      	str	r2, [r3, #4]
 800132c:	609a      	str	r2, [r3, #8]
 800132e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001330:	463b      	mov	r3, r7
 8001332:	2200      	movs	r2, #0
 8001334:	601a      	str	r2, [r3, #0]
 8001336:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001338:	4b1e      	ldr	r3, [pc, #120]	@ (80013b4 <MX_TIM1_Init+0x98>)
 800133a:	4a1f      	ldr	r2, [pc, #124]	@ (80013b8 <MX_TIM1_Init+0x9c>)
 800133c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 83;
 800133e:	4b1d      	ldr	r3, [pc, #116]	@ (80013b4 <MX_TIM1_Init+0x98>)
 8001340:	2253      	movs	r2, #83	@ 0x53
 8001342:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001344:	4b1b      	ldr	r3, [pc, #108]	@ (80013b4 <MX_TIM1_Init+0x98>)
 8001346:	2200      	movs	r2, #0
 8001348:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 999;
 800134a:	4b1a      	ldr	r3, [pc, #104]	@ (80013b4 <MX_TIM1_Init+0x98>)
 800134c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001350:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001352:	4b18      	ldr	r3, [pc, #96]	@ (80013b4 <MX_TIM1_Init+0x98>)
 8001354:	2200      	movs	r2, #0
 8001356:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001358:	4b16      	ldr	r3, [pc, #88]	@ (80013b4 <MX_TIM1_Init+0x98>)
 800135a:	2200      	movs	r2, #0
 800135c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800135e:	4b15      	ldr	r3, [pc, #84]	@ (80013b4 <MX_TIM1_Init+0x98>)
 8001360:	2200      	movs	r2, #0
 8001362:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001364:	4813      	ldr	r0, [pc, #76]	@ (80013b4 <MX_TIM1_Init+0x98>)
 8001366:	f002 fd6b 	bl	8003e40 <HAL_TIM_Base_Init>
 800136a:	4603      	mov	r3, r0
 800136c:	2b00      	cmp	r3, #0
 800136e:	d001      	beq.n	8001374 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8001370:	f7ff ff5a 	bl	8001228 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001374:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001378:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800137a:	f107 0308 	add.w	r3, r7, #8
 800137e:	4619      	mov	r1, r3
 8001380:	480c      	ldr	r0, [pc, #48]	@ (80013b4 <MX_TIM1_Init+0x98>)
 8001382:	f003 f9f5 	bl	8004770 <HAL_TIM_ConfigClockSource>
 8001386:	4603      	mov	r3, r0
 8001388:	2b00      	cmp	r3, #0
 800138a:	d001      	beq.n	8001390 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 800138c:	f7ff ff4c 	bl	8001228 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001390:	2300      	movs	r3, #0
 8001392:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001394:	2300      	movs	r3, #0
 8001396:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001398:	463b      	mov	r3, r7
 800139a:	4619      	mov	r1, r3
 800139c:	4805      	ldr	r0, [pc, #20]	@ (80013b4 <MX_TIM1_Init+0x98>)
 800139e:	f003 fda9 	bl	8004ef4 <HAL_TIMEx_MasterConfigSynchronization>
 80013a2:	4603      	mov	r3, r0
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	d001      	beq.n	80013ac <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 80013a8:	f7ff ff3e 	bl	8001228 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80013ac:	bf00      	nop
 80013ae:	3718      	adds	r7, #24
 80013b0:	46bd      	mov	sp, r7
 80013b2:	bd80      	pop	{r7, pc}
 80013b4:	200000cc 	.word	0x200000cc
 80013b8:	40010000 	.word	0x40010000

080013bc <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80013bc:	b580      	push	{r7, lr}
 80013be:	b08c      	sub	sp, #48	@ 0x30
 80013c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80013c2:	f107 030c 	add.w	r3, r7, #12
 80013c6:	2224      	movs	r2, #36	@ 0x24
 80013c8:	2100      	movs	r1, #0
 80013ca:	4618      	mov	r0, r3
 80013cc:	f004 fa28 	bl	8005820 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013d0:	1d3b      	adds	r3, r7, #4
 80013d2:	2200      	movs	r2, #0
 80013d4:	601a      	str	r2, [r3, #0]
 80013d6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80013d8:	4b21      	ldr	r3, [pc, #132]	@ (8001460 <MX_TIM2_Init+0xa4>)
 80013da:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80013de:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80013e0:	4b1f      	ldr	r3, [pc, #124]	@ (8001460 <MX_TIM2_Init+0xa4>)
 80013e2:	2200      	movs	r2, #0
 80013e4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013e6:	4b1e      	ldr	r3, [pc, #120]	@ (8001460 <MX_TIM2_Init+0xa4>)
 80013e8:	2200      	movs	r2, #0
 80013ea:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80013ec:	4b1c      	ldr	r3, [pc, #112]	@ (8001460 <MX_TIM2_Init+0xa4>)
 80013ee:	f04f 32ff 	mov.w	r2, #4294967295
 80013f2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013f4:	4b1a      	ldr	r3, [pc, #104]	@ (8001460 <MX_TIM2_Init+0xa4>)
 80013f6:	2200      	movs	r2, #0
 80013f8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013fa:	4b19      	ldr	r3, [pc, #100]	@ (8001460 <MX_TIM2_Init+0xa4>)
 80013fc:	2200      	movs	r2, #0
 80013fe:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001400:	2301      	movs	r3, #1
 8001402:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001404:	2300      	movs	r3, #0
 8001406:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001408:	2301      	movs	r3, #1
 800140a:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800140c:	2300      	movs	r3, #0
 800140e:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001410:	2300      	movs	r3, #0
 8001412:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001414:	2300      	movs	r3, #0
 8001416:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001418:	2301      	movs	r3, #1
 800141a:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800141c:	2300      	movs	r3, #0
 800141e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001420:	2300      	movs	r3, #0
 8001422:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8001424:	f107 030c 	add.w	r3, r7, #12
 8001428:	4619      	mov	r1, r3
 800142a:	480d      	ldr	r0, [pc, #52]	@ (8001460 <MX_TIM2_Init+0xa4>)
 800142c:	f002 feba 	bl	80041a4 <HAL_TIM_Encoder_Init>
 8001430:	4603      	mov	r3, r0
 8001432:	2b00      	cmp	r3, #0
 8001434:	d001      	beq.n	800143a <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8001436:	f7ff fef7 	bl	8001228 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800143a:	2300      	movs	r3, #0
 800143c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800143e:	2300      	movs	r3, #0
 8001440:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001442:	1d3b      	adds	r3, r7, #4
 8001444:	4619      	mov	r1, r3
 8001446:	4806      	ldr	r0, [pc, #24]	@ (8001460 <MX_TIM2_Init+0xa4>)
 8001448:	f003 fd54 	bl	8004ef4 <HAL_TIMEx_MasterConfigSynchronization>
 800144c:	4603      	mov	r3, r0
 800144e:	2b00      	cmp	r3, #0
 8001450:	d001      	beq.n	8001456 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8001452:	f7ff fee9 	bl	8001228 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001456:	bf00      	nop
 8001458:	3730      	adds	r7, #48	@ 0x30
 800145a:	46bd      	mov	sp, r7
 800145c:	bd80      	pop	{r7, pc}
 800145e:	bf00      	nop
 8001460:	20000114 	.word	0x20000114

08001464 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001464:	b580      	push	{r7, lr}
 8001466:	b08a      	sub	sp, #40	@ 0x28
 8001468:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800146a:	f107 0320 	add.w	r3, r7, #32
 800146e:	2200      	movs	r2, #0
 8001470:	601a      	str	r2, [r3, #0]
 8001472:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001474:	1d3b      	adds	r3, r7, #4
 8001476:	2200      	movs	r2, #0
 8001478:	601a      	str	r2, [r3, #0]
 800147a:	605a      	str	r2, [r3, #4]
 800147c:	609a      	str	r2, [r3, #8]
 800147e:	60da      	str	r2, [r3, #12]
 8001480:	611a      	str	r2, [r3, #16]
 8001482:	615a      	str	r2, [r3, #20]
 8001484:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001486:	4b22      	ldr	r3, [pc, #136]	@ (8001510 <MX_TIM3_Init+0xac>)
 8001488:	4a22      	ldr	r2, [pc, #136]	@ (8001514 <MX_TIM3_Init+0xb0>)
 800148a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800148c:	4b20      	ldr	r3, [pc, #128]	@ (8001510 <MX_TIM3_Init+0xac>)
 800148e:	2200      	movs	r2, #0
 8001490:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001492:	4b1f      	ldr	r3, [pc, #124]	@ (8001510 <MX_TIM3_Init+0xac>)
 8001494:	2200      	movs	r2, #0
 8001496:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 2099;
 8001498:	4b1d      	ldr	r3, [pc, #116]	@ (8001510 <MX_TIM3_Init+0xac>)
 800149a:	f640 0233 	movw	r2, #2099	@ 0x833
 800149e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014a0:	4b1b      	ldr	r3, [pc, #108]	@ (8001510 <MX_TIM3_Init+0xac>)
 80014a2:	2200      	movs	r2, #0
 80014a4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80014a6:	4b1a      	ldr	r3, [pc, #104]	@ (8001510 <MX_TIM3_Init+0xac>)
 80014a8:	2200      	movs	r2, #0
 80014aa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80014ac:	4818      	ldr	r0, [pc, #96]	@ (8001510 <MX_TIM3_Init+0xac>)
 80014ae:	f002 fd79 	bl	8003fa4 <HAL_TIM_PWM_Init>
 80014b2:	4603      	mov	r3, r0
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d001      	beq.n	80014bc <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 80014b8:	f7ff feb6 	bl	8001228 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014bc:	2300      	movs	r3, #0
 80014be:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014c0:	2300      	movs	r3, #0
 80014c2:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80014c4:	f107 0320 	add.w	r3, r7, #32
 80014c8:	4619      	mov	r1, r3
 80014ca:	4811      	ldr	r0, [pc, #68]	@ (8001510 <MX_TIM3_Init+0xac>)
 80014cc:	f003 fd12 	bl	8004ef4 <HAL_TIMEx_MasterConfigSynchronization>
 80014d0:	4603      	mov	r3, r0
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d001      	beq.n	80014da <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 80014d6:	f7ff fea7 	bl	8001228 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80014da:	2360      	movs	r3, #96	@ 0x60
 80014dc:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80014de:	2300      	movs	r3, #0
 80014e0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80014e2:	2300      	movs	r3, #0
 80014e4:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80014e6:	2300      	movs	r3, #0
 80014e8:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80014ea:	1d3b      	adds	r3, r7, #4
 80014ec:	2204      	movs	r2, #4
 80014ee:	4619      	mov	r1, r3
 80014f0:	4807      	ldr	r0, [pc, #28]	@ (8001510 <MX_TIM3_Init+0xac>)
 80014f2:	f003 f87b 	bl	80045ec <HAL_TIM_PWM_ConfigChannel>
 80014f6:	4603      	mov	r3, r0
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d001      	beq.n	8001500 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 80014fc:	f7ff fe94 	bl	8001228 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001500:	4803      	ldr	r0, [pc, #12]	@ (8001510 <MX_TIM3_Init+0xac>)
 8001502:	f000 f9b1 	bl	8001868 <HAL_TIM_MspPostInit>

}
 8001506:	bf00      	nop
 8001508:	3728      	adds	r7, #40	@ 0x28
 800150a:	46bd      	mov	sp, r7
 800150c:	bd80      	pop	{r7, pc}
 800150e:	bf00      	nop
 8001510:	2000015c 	.word	0x2000015c
 8001514:	40000400 	.word	0x40000400

08001518 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	b08a      	sub	sp, #40	@ 0x28
 800151c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800151e:	f107 0320 	add.w	r3, r7, #32
 8001522:	2200      	movs	r2, #0
 8001524:	601a      	str	r2, [r3, #0]
 8001526:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001528:	1d3b      	adds	r3, r7, #4
 800152a:	2200      	movs	r2, #0
 800152c:	601a      	str	r2, [r3, #0]
 800152e:	605a      	str	r2, [r3, #4]
 8001530:	609a      	str	r2, [r3, #8]
 8001532:	60da      	str	r2, [r3, #12]
 8001534:	611a      	str	r2, [r3, #16]
 8001536:	615a      	str	r2, [r3, #20]
 8001538:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800153a:	4b22      	ldr	r3, [pc, #136]	@ (80015c4 <MX_TIM4_Init+0xac>)
 800153c:	4a22      	ldr	r2, [pc, #136]	@ (80015c8 <MX_TIM4_Init+0xb0>)
 800153e:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001540:	4b20      	ldr	r3, [pc, #128]	@ (80015c4 <MX_TIM4_Init+0xac>)
 8001542:	2200      	movs	r2, #0
 8001544:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001546:	4b1f      	ldr	r3, [pc, #124]	@ (80015c4 <MX_TIM4_Init+0xac>)
 8001548:	2200      	movs	r2, #0
 800154a:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 2099;
 800154c:	4b1d      	ldr	r3, [pc, #116]	@ (80015c4 <MX_TIM4_Init+0xac>)
 800154e:	f640 0233 	movw	r2, #2099	@ 0x833
 8001552:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001554:	4b1b      	ldr	r3, [pc, #108]	@ (80015c4 <MX_TIM4_Init+0xac>)
 8001556:	2200      	movs	r2, #0
 8001558:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800155a:	4b1a      	ldr	r3, [pc, #104]	@ (80015c4 <MX_TIM4_Init+0xac>)
 800155c:	2200      	movs	r2, #0
 800155e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001560:	4818      	ldr	r0, [pc, #96]	@ (80015c4 <MX_TIM4_Init+0xac>)
 8001562:	f002 fd1f 	bl	8003fa4 <HAL_TIM_PWM_Init>
 8001566:	4603      	mov	r3, r0
 8001568:	2b00      	cmp	r3, #0
 800156a:	d001      	beq.n	8001570 <MX_TIM4_Init+0x58>
  {
    Error_Handler();
 800156c:	f7ff fe5c 	bl	8001228 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001570:	2300      	movs	r3, #0
 8001572:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001574:	2300      	movs	r3, #0
 8001576:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001578:	f107 0320 	add.w	r3, r7, #32
 800157c:	4619      	mov	r1, r3
 800157e:	4811      	ldr	r0, [pc, #68]	@ (80015c4 <MX_TIM4_Init+0xac>)
 8001580:	f003 fcb8 	bl	8004ef4 <HAL_TIMEx_MasterConfigSynchronization>
 8001584:	4603      	mov	r3, r0
 8001586:	2b00      	cmp	r3, #0
 8001588:	d001      	beq.n	800158e <MX_TIM4_Init+0x76>
  {
    Error_Handler();
 800158a:	f7ff fe4d 	bl	8001228 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800158e:	2360      	movs	r3, #96	@ 0x60
 8001590:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001592:	2300      	movs	r3, #0
 8001594:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001596:	2300      	movs	r3, #0
 8001598:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800159a:	2300      	movs	r3, #0
 800159c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800159e:	1d3b      	adds	r3, r7, #4
 80015a0:	2200      	movs	r2, #0
 80015a2:	4619      	mov	r1, r3
 80015a4:	4807      	ldr	r0, [pc, #28]	@ (80015c4 <MX_TIM4_Init+0xac>)
 80015a6:	f003 f821 	bl	80045ec <HAL_TIM_PWM_ConfigChannel>
 80015aa:	4603      	mov	r3, r0
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d001      	beq.n	80015b4 <MX_TIM4_Init+0x9c>
  {
    Error_Handler();
 80015b0:	f7ff fe3a 	bl	8001228 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 80015b4:	4803      	ldr	r0, [pc, #12]	@ (80015c4 <MX_TIM4_Init+0xac>)
 80015b6:	f000 f957 	bl	8001868 <HAL_TIM_MspPostInit>

}
 80015ba:	bf00      	nop
 80015bc:	3728      	adds	r7, #40	@ 0x28
 80015be:	46bd      	mov	sp, r7
 80015c0:	bd80      	pop	{r7, pc}
 80015c2:	bf00      	nop
 80015c4:	200001a4 	.word	0x200001a4
 80015c8:	40000800 	.word	0x40000800

080015cc <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	b08c      	sub	sp, #48	@ 0x30
 80015d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80015d2:	f107 030c 	add.w	r3, r7, #12
 80015d6:	2224      	movs	r2, #36	@ 0x24
 80015d8:	2100      	movs	r1, #0
 80015da:	4618      	mov	r0, r3
 80015dc:	f004 f920 	bl	8005820 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015e0:	1d3b      	adds	r3, r7, #4
 80015e2:	2200      	movs	r2, #0
 80015e4:	601a      	str	r2, [r3, #0]
 80015e6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80015e8:	4b20      	ldr	r3, [pc, #128]	@ (800166c <MX_TIM5_Init+0xa0>)
 80015ea:	4a21      	ldr	r2, [pc, #132]	@ (8001670 <MX_TIM5_Init+0xa4>)
 80015ec:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 80015ee:	4b1f      	ldr	r3, [pc, #124]	@ (800166c <MX_TIM5_Init+0xa0>)
 80015f0:	2200      	movs	r2, #0
 80015f2:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015f4:	4b1d      	ldr	r3, [pc, #116]	@ (800166c <MX_TIM5_Init+0xa0>)
 80015f6:	2200      	movs	r2, #0
 80015f8:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 80015fa:	4b1c      	ldr	r3, [pc, #112]	@ (800166c <MX_TIM5_Init+0xa0>)
 80015fc:	f04f 32ff 	mov.w	r2, #4294967295
 8001600:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001602:	4b1a      	ldr	r3, [pc, #104]	@ (800166c <MX_TIM5_Init+0xa0>)
 8001604:	2200      	movs	r2, #0
 8001606:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001608:	4b18      	ldr	r3, [pc, #96]	@ (800166c <MX_TIM5_Init+0xa0>)
 800160a:	2200      	movs	r2, #0
 800160c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 800160e:	2301      	movs	r3, #1
 8001610:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001612:	2300      	movs	r3, #0
 8001614:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001616:	2301      	movs	r3, #1
 8001618:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800161a:	2300      	movs	r3, #0
 800161c:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800161e:	2300      	movs	r3, #0
 8001620:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001622:	2300      	movs	r3, #0
 8001624:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001626:	2301      	movs	r3, #1
 8001628:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800162a:	2300      	movs	r3, #0
 800162c:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 800162e:	2300      	movs	r3, #0
 8001630:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 8001632:	f107 030c 	add.w	r3, r7, #12
 8001636:	4619      	mov	r1, r3
 8001638:	480c      	ldr	r0, [pc, #48]	@ (800166c <MX_TIM5_Init+0xa0>)
 800163a:	f002 fdb3 	bl	80041a4 <HAL_TIM_Encoder_Init>
 800163e:	4603      	mov	r3, r0
 8001640:	2b00      	cmp	r3, #0
 8001642:	d001      	beq.n	8001648 <MX_TIM5_Init+0x7c>
  {
    Error_Handler();
 8001644:	f7ff fdf0 	bl	8001228 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001648:	2300      	movs	r3, #0
 800164a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800164c:	2300      	movs	r3, #0
 800164e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001650:	1d3b      	adds	r3, r7, #4
 8001652:	4619      	mov	r1, r3
 8001654:	4805      	ldr	r0, [pc, #20]	@ (800166c <MX_TIM5_Init+0xa0>)
 8001656:	f003 fc4d 	bl	8004ef4 <HAL_TIMEx_MasterConfigSynchronization>
 800165a:	4603      	mov	r3, r0
 800165c:	2b00      	cmp	r3, #0
 800165e:	d001      	beq.n	8001664 <MX_TIM5_Init+0x98>
  {
    Error_Handler();
 8001660:	f7ff fde2 	bl	8001228 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8001664:	bf00      	nop
 8001666:	3730      	adds	r7, #48	@ 0x30
 8001668:	46bd      	mov	sp, r7
 800166a:	bd80      	pop	{r7, pc}
 800166c:	200001ec 	.word	0x200001ec
 8001670:	40000c00 	.word	0x40000c00

08001674 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	b084      	sub	sp, #16
 8001678:	af00      	add	r7, sp, #0
 800167a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	4a0e      	ldr	r2, [pc, #56]	@ (80016bc <HAL_TIM_Base_MspInit+0x48>)
 8001682:	4293      	cmp	r3, r2
 8001684:	d115      	bne.n	80016b2 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001686:	2300      	movs	r3, #0
 8001688:	60fb      	str	r3, [r7, #12]
 800168a:	4b0d      	ldr	r3, [pc, #52]	@ (80016c0 <HAL_TIM_Base_MspInit+0x4c>)
 800168c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800168e:	4a0c      	ldr	r2, [pc, #48]	@ (80016c0 <HAL_TIM_Base_MspInit+0x4c>)
 8001690:	f043 0301 	orr.w	r3, r3, #1
 8001694:	6453      	str	r3, [r2, #68]	@ 0x44
 8001696:	4b0a      	ldr	r3, [pc, #40]	@ (80016c0 <HAL_TIM_Base_MspInit+0x4c>)
 8001698:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800169a:	f003 0301 	and.w	r3, r3, #1
 800169e:	60fb      	str	r3, [r7, #12]
 80016a0:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 80016a2:	2200      	movs	r2, #0
 80016a4:	2100      	movs	r1, #0
 80016a6:	2019      	movs	r0, #25
 80016a8:	f001 fc19 	bl	8002ede <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80016ac:	2019      	movs	r0, #25
 80016ae:	f001 fc32 	bl	8002f16 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 80016b2:	bf00      	nop
 80016b4:	3710      	adds	r7, #16
 80016b6:	46bd      	mov	sp, r7
 80016b8:	bd80      	pop	{r7, pc}
 80016ba:	bf00      	nop
 80016bc:	40010000 	.word	0x40010000
 80016c0:	40023800 	.word	0x40023800

080016c4 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b08c      	sub	sp, #48	@ 0x30
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016cc:	f107 031c 	add.w	r3, r7, #28
 80016d0:	2200      	movs	r2, #0
 80016d2:	601a      	str	r2, [r3, #0]
 80016d4:	605a      	str	r2, [r3, #4]
 80016d6:	609a      	str	r2, [r3, #8]
 80016d8:	60da      	str	r2, [r3, #12]
 80016da:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM2)
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80016e4:	d14a      	bne.n	800177c <HAL_TIM_Encoder_MspInit+0xb8>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80016e6:	2300      	movs	r3, #0
 80016e8:	61bb      	str	r3, [r7, #24]
 80016ea:	4b3f      	ldr	r3, [pc, #252]	@ (80017e8 <HAL_TIM_Encoder_MspInit+0x124>)
 80016ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016ee:	4a3e      	ldr	r2, [pc, #248]	@ (80017e8 <HAL_TIM_Encoder_MspInit+0x124>)
 80016f0:	f043 0301 	orr.w	r3, r3, #1
 80016f4:	6413      	str	r3, [r2, #64]	@ 0x40
 80016f6:	4b3c      	ldr	r3, [pc, #240]	@ (80017e8 <HAL_TIM_Encoder_MspInit+0x124>)
 80016f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016fa:	f003 0301 	and.w	r3, r3, #1
 80016fe:	61bb      	str	r3, [r7, #24]
 8001700:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001702:	2300      	movs	r3, #0
 8001704:	617b      	str	r3, [r7, #20]
 8001706:	4b38      	ldr	r3, [pc, #224]	@ (80017e8 <HAL_TIM_Encoder_MspInit+0x124>)
 8001708:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800170a:	4a37      	ldr	r2, [pc, #220]	@ (80017e8 <HAL_TIM_Encoder_MspInit+0x124>)
 800170c:	f043 0301 	orr.w	r3, r3, #1
 8001710:	6313      	str	r3, [r2, #48]	@ 0x30
 8001712:	4b35      	ldr	r3, [pc, #212]	@ (80017e8 <HAL_TIM_Encoder_MspInit+0x124>)
 8001714:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001716:	f003 0301 	and.w	r3, r3, #1
 800171a:	617b      	str	r3, [r7, #20]
 800171c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800171e:	2300      	movs	r3, #0
 8001720:	613b      	str	r3, [r7, #16]
 8001722:	4b31      	ldr	r3, [pc, #196]	@ (80017e8 <HAL_TIM_Encoder_MspInit+0x124>)
 8001724:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001726:	4a30      	ldr	r2, [pc, #192]	@ (80017e8 <HAL_TIM_Encoder_MspInit+0x124>)
 8001728:	f043 0302 	orr.w	r3, r3, #2
 800172c:	6313      	str	r3, [r2, #48]	@ 0x30
 800172e:	4b2e      	ldr	r3, [pc, #184]	@ (80017e8 <HAL_TIM_Encoder_MspInit+0x124>)
 8001730:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001732:	f003 0302 	and.w	r3, r3, #2
 8001736:	613b      	str	r3, [r7, #16]
 8001738:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = ENCDA_Pin;
 800173a:	2320      	movs	r3, #32
 800173c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800173e:	2302      	movs	r3, #2
 8001740:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001742:	2300      	movs	r3, #0
 8001744:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001746:	2300      	movs	r3, #0
 8001748:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800174a:	2301      	movs	r3, #1
 800174c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ENCDA_GPIO_Port, &GPIO_InitStruct);
 800174e:	f107 031c 	add.w	r3, r7, #28
 8001752:	4619      	mov	r1, r3
 8001754:	4825      	ldr	r0, [pc, #148]	@ (80017ec <HAL_TIM_Encoder_MspInit+0x128>)
 8001756:	f001 fbf9 	bl	8002f4c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ENCDB_Pin;
 800175a:	2308      	movs	r3, #8
 800175c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800175e:	2302      	movs	r3, #2
 8001760:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001762:	2300      	movs	r3, #0
 8001764:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001766:	2300      	movs	r3, #0
 8001768:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800176a:	2301      	movs	r3, #1
 800176c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ENCDB_GPIO_Port, &GPIO_InitStruct);
 800176e:	f107 031c 	add.w	r3, r7, #28
 8001772:	4619      	mov	r1, r3
 8001774:	481e      	ldr	r0, [pc, #120]	@ (80017f0 <HAL_TIM_Encoder_MspInit+0x12c>)
 8001776:	f001 fbe9 	bl	8002f4c <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 800177a:	e030      	b.n	80017de <HAL_TIM_Encoder_MspInit+0x11a>
  else if(tim_encoderHandle->Instance==TIM5)
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	4a1c      	ldr	r2, [pc, #112]	@ (80017f4 <HAL_TIM_Encoder_MspInit+0x130>)
 8001782:	4293      	cmp	r3, r2
 8001784:	d12b      	bne.n	80017de <HAL_TIM_Encoder_MspInit+0x11a>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8001786:	2300      	movs	r3, #0
 8001788:	60fb      	str	r3, [r7, #12]
 800178a:	4b17      	ldr	r3, [pc, #92]	@ (80017e8 <HAL_TIM_Encoder_MspInit+0x124>)
 800178c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800178e:	4a16      	ldr	r2, [pc, #88]	@ (80017e8 <HAL_TIM_Encoder_MspInit+0x124>)
 8001790:	f043 0308 	orr.w	r3, r3, #8
 8001794:	6413      	str	r3, [r2, #64]	@ 0x40
 8001796:	4b14      	ldr	r3, [pc, #80]	@ (80017e8 <HAL_TIM_Encoder_MspInit+0x124>)
 8001798:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800179a:	f003 0308 	and.w	r3, r3, #8
 800179e:	60fb      	str	r3, [r7, #12]
 80017a0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017a2:	2300      	movs	r3, #0
 80017a4:	60bb      	str	r3, [r7, #8]
 80017a6:	4b10      	ldr	r3, [pc, #64]	@ (80017e8 <HAL_TIM_Encoder_MspInit+0x124>)
 80017a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017aa:	4a0f      	ldr	r2, [pc, #60]	@ (80017e8 <HAL_TIM_Encoder_MspInit+0x124>)
 80017ac:	f043 0301 	orr.w	r3, r3, #1
 80017b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80017b2:	4b0d      	ldr	r3, [pc, #52]	@ (80017e8 <HAL_TIM_Encoder_MspInit+0x124>)
 80017b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017b6:	f003 0301 	and.w	r3, r3, #1
 80017ba:	60bb      	str	r3, [r7, #8]
 80017bc:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = ENCLA_Pin|ENCLB_Pin;
 80017be:	2303      	movs	r3, #3
 80017c0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017c2:	2302      	movs	r3, #2
 80017c4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017c6:	2300      	movs	r3, #0
 80017c8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017ca:	2300      	movs	r3, #0
 80017cc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 80017ce:	2302      	movs	r3, #2
 80017d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017d2:	f107 031c 	add.w	r3, r7, #28
 80017d6:	4619      	mov	r1, r3
 80017d8:	4804      	ldr	r0, [pc, #16]	@ (80017ec <HAL_TIM_Encoder_MspInit+0x128>)
 80017da:	f001 fbb7 	bl	8002f4c <HAL_GPIO_Init>
}
 80017de:	bf00      	nop
 80017e0:	3730      	adds	r7, #48	@ 0x30
 80017e2:	46bd      	mov	sp, r7
 80017e4:	bd80      	pop	{r7, pc}
 80017e6:	bf00      	nop
 80017e8:	40023800 	.word	0x40023800
 80017ec:	40020000 	.word	0x40020000
 80017f0:	40020400 	.word	0x40020400
 80017f4:	40000c00 	.word	0x40000c00

080017f8 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 80017f8:	b480      	push	{r7}
 80017fa:	b085      	sub	sp, #20
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM3)
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	4a15      	ldr	r2, [pc, #84]	@ (800185c <HAL_TIM_PWM_MspInit+0x64>)
 8001806:	4293      	cmp	r3, r2
 8001808:	d10e      	bne.n	8001828 <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800180a:	2300      	movs	r3, #0
 800180c:	60fb      	str	r3, [r7, #12]
 800180e:	4b14      	ldr	r3, [pc, #80]	@ (8001860 <HAL_TIM_PWM_MspInit+0x68>)
 8001810:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001812:	4a13      	ldr	r2, [pc, #76]	@ (8001860 <HAL_TIM_PWM_MspInit+0x68>)
 8001814:	f043 0302 	orr.w	r3, r3, #2
 8001818:	6413      	str	r3, [r2, #64]	@ 0x40
 800181a:	4b11      	ldr	r3, [pc, #68]	@ (8001860 <HAL_TIM_PWM_MspInit+0x68>)
 800181c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800181e:	f003 0302 	and.w	r3, r3, #2
 8001822:	60fb      	str	r3, [r7, #12]
 8001824:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM4_CLK_ENABLE();
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8001826:	e012      	b.n	800184e <HAL_TIM_PWM_MspInit+0x56>
  else if(tim_pwmHandle->Instance==TIM4)
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	4a0d      	ldr	r2, [pc, #52]	@ (8001864 <HAL_TIM_PWM_MspInit+0x6c>)
 800182e:	4293      	cmp	r3, r2
 8001830:	d10d      	bne.n	800184e <HAL_TIM_PWM_MspInit+0x56>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001832:	2300      	movs	r3, #0
 8001834:	60bb      	str	r3, [r7, #8]
 8001836:	4b0a      	ldr	r3, [pc, #40]	@ (8001860 <HAL_TIM_PWM_MspInit+0x68>)
 8001838:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800183a:	4a09      	ldr	r2, [pc, #36]	@ (8001860 <HAL_TIM_PWM_MspInit+0x68>)
 800183c:	f043 0304 	orr.w	r3, r3, #4
 8001840:	6413      	str	r3, [r2, #64]	@ 0x40
 8001842:	4b07      	ldr	r3, [pc, #28]	@ (8001860 <HAL_TIM_PWM_MspInit+0x68>)
 8001844:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001846:	f003 0304 	and.w	r3, r3, #4
 800184a:	60bb      	str	r3, [r7, #8]
 800184c:	68bb      	ldr	r3, [r7, #8]
}
 800184e:	bf00      	nop
 8001850:	3714      	adds	r7, #20
 8001852:	46bd      	mov	sp, r7
 8001854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001858:	4770      	bx	lr
 800185a:	bf00      	nop
 800185c:	40000400 	.word	0x40000400
 8001860:	40023800 	.word	0x40023800
 8001864:	40000800 	.word	0x40000800

08001868 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001868:	b580      	push	{r7, lr}
 800186a:	b08a      	sub	sp, #40	@ 0x28
 800186c:	af00      	add	r7, sp, #0
 800186e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001870:	f107 0314 	add.w	r3, r7, #20
 8001874:	2200      	movs	r2, #0
 8001876:	601a      	str	r2, [r3, #0]
 8001878:	605a      	str	r2, [r3, #4]
 800187a:	609a      	str	r2, [r3, #8]
 800187c:	60da      	str	r2, [r3, #12]
 800187e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	4a24      	ldr	r2, [pc, #144]	@ (8001918 <HAL_TIM_MspPostInit+0xb0>)
 8001886:	4293      	cmp	r3, r2
 8001888:	d11e      	bne.n	80018c8 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800188a:	2300      	movs	r3, #0
 800188c:	613b      	str	r3, [r7, #16]
 800188e:	4b23      	ldr	r3, [pc, #140]	@ (800191c <HAL_TIM_MspPostInit+0xb4>)
 8001890:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001892:	4a22      	ldr	r2, [pc, #136]	@ (800191c <HAL_TIM_MspPostInit+0xb4>)
 8001894:	f043 0304 	orr.w	r3, r3, #4
 8001898:	6313      	str	r3, [r2, #48]	@ 0x30
 800189a:	4b20      	ldr	r3, [pc, #128]	@ (800191c <HAL_TIM_MspPostInit+0xb4>)
 800189c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800189e:	f003 0304 	and.w	r3, r3, #4
 80018a2:	613b      	str	r3, [r7, #16]
 80018a4:	693b      	ldr	r3, [r7, #16]
    /**TIM3 GPIO Configuration
    PC7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = M1PWM_Pin;
 80018a6:	2380      	movs	r3, #128	@ 0x80
 80018a8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018aa:	2302      	movs	r3, #2
 80018ac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ae:	2300      	movs	r3, #0
 80018b0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018b2:	2300      	movs	r3, #0
 80018b4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80018b6:	2302      	movs	r3, #2
 80018b8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(M1PWM_GPIO_Port, &GPIO_InitStruct);
 80018ba:	f107 0314 	add.w	r3, r7, #20
 80018be:	4619      	mov	r1, r3
 80018c0:	4817      	ldr	r0, [pc, #92]	@ (8001920 <HAL_TIM_MspPostInit+0xb8>)
 80018c2:	f001 fb43 	bl	8002f4c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 80018c6:	e022      	b.n	800190e <HAL_TIM_MspPostInit+0xa6>
  else if(timHandle->Instance==TIM4)
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	4a15      	ldr	r2, [pc, #84]	@ (8001924 <HAL_TIM_MspPostInit+0xbc>)
 80018ce:	4293      	cmp	r3, r2
 80018d0:	d11d      	bne.n	800190e <HAL_TIM_MspPostInit+0xa6>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018d2:	2300      	movs	r3, #0
 80018d4:	60fb      	str	r3, [r7, #12]
 80018d6:	4b11      	ldr	r3, [pc, #68]	@ (800191c <HAL_TIM_MspPostInit+0xb4>)
 80018d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018da:	4a10      	ldr	r2, [pc, #64]	@ (800191c <HAL_TIM_MspPostInit+0xb4>)
 80018dc:	f043 0302 	orr.w	r3, r3, #2
 80018e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80018e2:	4b0e      	ldr	r3, [pc, #56]	@ (800191c <HAL_TIM_MspPostInit+0xb4>)
 80018e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018e6:	f003 0302 	and.w	r3, r3, #2
 80018ea:	60fb      	str	r3, [r7, #12]
 80018ec:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = M2PWM_Pin;
 80018ee:	2340      	movs	r3, #64	@ 0x40
 80018f0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018f2:	2302      	movs	r3, #2
 80018f4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018f6:	2300      	movs	r3, #0
 80018f8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018fa:	2300      	movs	r3, #0
 80018fc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80018fe:	2302      	movs	r3, #2
 8001900:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(M2PWM_GPIO_Port, &GPIO_InitStruct);
 8001902:	f107 0314 	add.w	r3, r7, #20
 8001906:	4619      	mov	r1, r3
 8001908:	4807      	ldr	r0, [pc, #28]	@ (8001928 <HAL_TIM_MspPostInit+0xc0>)
 800190a:	f001 fb1f 	bl	8002f4c <HAL_GPIO_Init>
}
 800190e:	bf00      	nop
 8001910:	3728      	adds	r7, #40	@ 0x28
 8001912:	46bd      	mov	sp, r7
 8001914:	bd80      	pop	{r7, pc}
 8001916:	bf00      	nop
 8001918:	40000400 	.word	0x40000400
 800191c:	40023800 	.word	0x40023800
 8001920:	40020800 	.word	0x40020800
 8001924:	40000800 	.word	0x40000800
 8001928:	40020400 	.word	0x40020400

0800192c <HAL_TIM_PeriodElapsedCallback>:
#include "void_moduli/position.h"

uint32_t sys_ms=0;

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800192c:	b580      	push	{r7, lr}
 800192e:	b082      	sub	sp, #8
 8001930:	af00      	add	r7, sp, #0
 8001932:	6078      	str	r0, [r7, #4]
	if(htim->Instance==TIM1)
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	4a11      	ldr	r2, [pc, #68]	@ (8001980 <HAL_TIM_PeriodElapsedCallback+0x54>)
 800193a:	4293      	cmp	r3, r2
 800193c:	d11c      	bne.n	8001978 <HAL_TIM_PeriodElapsedCallback+0x4c>
	{
		sys_ms++;
 800193e:	4b11      	ldr	r3, [pc, #68]	@ (8001984 <HAL_TIM_PeriodElapsedCallback+0x58>)
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	3301      	adds	r3, #1
 8001944:	4a0f      	ldr	r2, [pc, #60]	@ (8001984 <HAL_TIM_PeriodElapsedCallback+0x58>)
 8001946:	6013      	str	r3, [r2, #0]
		if(sys_ms%ODOM_MS==0)
 8001948:	4b0e      	ldr	r3, [pc, #56]	@ (8001984 <HAL_TIM_PeriodElapsedCallback+0x58>)
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	f003 0301 	and.w	r3, r3, #1
 8001950:	2b00      	cmp	r3, #0
 8001952:	d101      	bne.n	8001958 <HAL_TIM_PeriodElapsedCallback+0x2c>
		{
			odom_loop();
 8001954:	f000 f954 	bl	8001c00 <odom_loop>
		}
		if(sys_ms%ODOM_MS==0)
 8001958:	4b0a      	ldr	r3, [pc, #40]	@ (8001984 <HAL_TIM_PeriodElapsedCallback+0x58>)
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	f003 0301 	and.w	r3, r3, #1
 8001960:	2b00      	cmp	r3, #0
 8001962:	d101      	bne.n	8001968 <HAL_TIM_PeriodElapsedCallback+0x3c>
		{
			bdc_loop();
 8001964:	f000 fef8 	bl	8002758 <bdc_loop>
		}
		if(sys_ms%4==0)
 8001968:	4b06      	ldr	r3, [pc, #24]	@ (8001984 <HAL_TIM_PeriodElapsedCallback+0x58>)
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	f003 0303 	and.w	r3, r3, #3
 8001970:	2b00      	cmp	r3, #0
 8001972:	d101      	bne.n	8001978 <HAL_TIM_PeriodElapsedCallback+0x4c>
		{
			position_loop();
 8001974:	f000 fce4 	bl	8002340 <position_loop>
		}
	}
}
 8001978:	bf00      	nop
 800197a:	3708      	adds	r7, #8
 800197c:	46bd      	mov	sp, r7
 800197e:	bd80      	pop	{r7, pc}
 8001980:	40010000 	.word	0x40010000
 8001984:	20000234 	.word	0x20000234

08001988 <MX_USART6_UART_Init>:
UART_HandleTypeDef huart6;

/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 800198c:	4b11      	ldr	r3, [pc, #68]	@ (80019d4 <MX_USART6_UART_Init+0x4c>)
 800198e:	4a12      	ldr	r2, [pc, #72]	@ (80019d8 <MX_USART6_UART_Init+0x50>)
 8001990:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 9600;
 8001992:	4b10      	ldr	r3, [pc, #64]	@ (80019d4 <MX_USART6_UART_Init+0x4c>)
 8001994:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001998:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 800199a:	4b0e      	ldr	r3, [pc, #56]	@ (80019d4 <MX_USART6_UART_Init+0x4c>)
 800199c:	2200      	movs	r2, #0
 800199e:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 80019a0:	4b0c      	ldr	r3, [pc, #48]	@ (80019d4 <MX_USART6_UART_Init+0x4c>)
 80019a2:	2200      	movs	r2, #0
 80019a4:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 80019a6:	4b0b      	ldr	r3, [pc, #44]	@ (80019d4 <MX_USART6_UART_Init+0x4c>)
 80019a8:	2200      	movs	r2, #0
 80019aa:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 80019ac:	4b09      	ldr	r3, [pc, #36]	@ (80019d4 <MX_USART6_UART_Init+0x4c>)
 80019ae:	220c      	movs	r2, #12
 80019b0:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80019b2:	4b08      	ldr	r3, [pc, #32]	@ (80019d4 <MX_USART6_UART_Init+0x4c>)
 80019b4:	2200      	movs	r2, #0
 80019b6:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80019b8:	4b06      	ldr	r3, [pc, #24]	@ (80019d4 <MX_USART6_UART_Init+0x4c>)
 80019ba:	2200      	movs	r2, #0
 80019bc:	61da      	str	r2, [r3, #28]
  if (HAL_HalfDuplex_Init(&huart6) != HAL_OK)
 80019be:	4805      	ldr	r0, [pc, #20]	@ (80019d4 <MX_USART6_UART_Init+0x4c>)
 80019c0:	f003 fb1a 	bl	8004ff8 <HAL_HalfDuplex_Init>
 80019c4:	4603      	mov	r3, r0
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d001      	beq.n	80019ce <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 80019ca:	f7ff fc2d 	bl	8001228 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 80019ce:	bf00      	nop
 80019d0:	bd80      	pop	{r7, pc}
 80019d2:	bf00      	nop
 80019d4:	20000238 	.word	0x20000238
 80019d8:	40011400 	.word	0x40011400

080019dc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	b08a      	sub	sp, #40	@ 0x28
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019e4:	f107 0314 	add.w	r3, r7, #20
 80019e8:	2200      	movs	r2, #0
 80019ea:	601a      	str	r2, [r3, #0]
 80019ec:	605a      	str	r2, [r3, #4]
 80019ee:	609a      	str	r2, [r3, #8]
 80019f0:	60da      	str	r2, [r3, #12]
 80019f2:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART6)
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	4a19      	ldr	r2, [pc, #100]	@ (8001a60 <HAL_UART_MspInit+0x84>)
 80019fa:	4293      	cmp	r3, r2
 80019fc:	d12b      	bne.n	8001a56 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART6_MspInit 0 */

  /* USER CODE END USART6_MspInit 0 */
    /* USART6 clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 80019fe:	2300      	movs	r3, #0
 8001a00:	613b      	str	r3, [r7, #16]
 8001a02:	4b18      	ldr	r3, [pc, #96]	@ (8001a64 <HAL_UART_MspInit+0x88>)
 8001a04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a06:	4a17      	ldr	r2, [pc, #92]	@ (8001a64 <HAL_UART_MspInit+0x88>)
 8001a08:	f043 0320 	orr.w	r3, r3, #32
 8001a0c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001a0e:	4b15      	ldr	r3, [pc, #84]	@ (8001a64 <HAL_UART_MspInit+0x88>)
 8001a10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a12:	f003 0320 	and.w	r3, r3, #32
 8001a16:	613b      	str	r3, [r7, #16]
 8001a18:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	60fb      	str	r3, [r7, #12]
 8001a1e:	4b11      	ldr	r3, [pc, #68]	@ (8001a64 <HAL_UART_MspInit+0x88>)
 8001a20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a22:	4a10      	ldr	r2, [pc, #64]	@ (8001a64 <HAL_UART_MspInit+0x88>)
 8001a24:	f043 0304 	orr.w	r3, r3, #4
 8001a28:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a2a:	4b0e      	ldr	r3, [pc, #56]	@ (8001a64 <HAL_UART_MspInit+0x88>)
 8001a2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a2e:	f003 0304 	and.w	r3, r3, #4
 8001a32:	60fb      	str	r3, [r7, #12]
 8001a34:	68fb      	ldr	r3, [r7, #12]
    /**USART6 GPIO Configuration
    PC6     ------> USART6_TX
    */
    GPIO_InitStruct.Pin = AX3V3_Pin;
 8001a36:	2340      	movs	r3, #64	@ 0x40
 8001a38:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001a3a:	2312      	movs	r3, #18
 8001a3c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001a3e:	2301      	movs	r3, #1
 8001a40:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a42:	2303      	movs	r3, #3
 8001a44:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8001a46:	2308      	movs	r3, #8
 8001a48:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(AX3V3_GPIO_Port, &GPIO_InitStruct);
 8001a4a:	f107 0314 	add.w	r3, r7, #20
 8001a4e:	4619      	mov	r1, r3
 8001a50:	4805      	ldr	r0, [pc, #20]	@ (8001a68 <HAL_UART_MspInit+0x8c>)
 8001a52:	f001 fa7b 	bl	8002f4c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 8001a56:	bf00      	nop
 8001a58:	3728      	adds	r7, #40	@ 0x28
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	bd80      	pop	{r7, pc}
 8001a5e:	bf00      	nop
 8001a60:	40011400 	.word	0x40011400
 8001a64:	40023800 	.word	0x40023800
 8001a68:	40020800 	.word	0x40020800

08001a6c <user_main>:
#include "stm32f4xx_hal.h"
#include "void_moduli/pwm.h"
#include "void_moduli/position.h"
#include "void_moduli/ax12.h"

void user_main() {
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	af00      	add	r7, sp, #0

	HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);
 8001a70:	213c      	movs	r1, #60	@ 0x3c
 8001a72:	4815      	ldr	r0, [pc, #84]	@ (8001ac8 <user_main+0x5c>)
 8001a74:	f002 fc3c 	bl	80042f0 <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim5, TIM_CHANNEL_ALL);
 8001a78:	213c      	movs	r1, #60	@ 0x3c
 8001a7a:	4814      	ldr	r0, [pc, #80]	@ (8001acc <user_main+0x60>)
 8001a7c:	f002 fc38 	bl	80042f0 <HAL_TIM_Encoder_Start>

	encoders_init();
 8001a80:	f000 f880 	bl	8001b84 <encoders_init>

	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8001a84:	2104      	movs	r1, #4
 8001a86:	4812      	ldr	r0, [pc, #72]	@ (8001ad0 <user_main+0x64>)
 8001a88:	f002 fadc 	bl	8004044 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 8001a8c:	2100      	movs	r1, #0
 8001a8e:	4811      	ldr	r0, [pc, #68]	@ (8001ad4 <user_main+0x68>)
 8001a90:	f002 fad8 	bl	8004044 <HAL_TIM_PWM_Start>

	HAL_TIM_Base_Start_IT(&htim1); //Pokreni interrupt tajmer
 8001a94:	4810      	ldr	r0, [pc, #64]	@ (8001ad8 <user_main+0x6c>)
 8001a96:	f002 fa23 	bl	8003ee0 <HAL_TIM_Base_Start_IT>

//	set_ref_velocity(-0.2, 0);
    set_ref_position(0.5, 0.5, 0);
 8001a9a:	ed9f 1a10 	vldr	s2, [pc, #64]	@ 8001adc <user_main+0x70>
 8001a9e:	eef6 0a00 	vmov.f32	s1, #96	@ 0x3f000000  0.5
 8001aa2:	eeb6 0a00 	vmov.f32	s0, #96	@ 0x3f000000  0.5
 8001aa6:	f000 faab 	bl	8002000 <set_ref_position>



		ax12_rack_down();
 8001aaa:	f000 f859 	bl	8001b60 <ax12_rack_down>
		HAL_Delay(1000);
 8001aae:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001ab2:	f001 f915 	bl	8002ce0 <HAL_Delay>
		ax12_rack_up();
 8001ab6:	f000 f85b 	bl	8001b70 <ax12_rack_up>
		HAL_Delay(1000);
 8001aba:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001abe:	f001 f90f 	bl	8002ce0 <HAL_Delay>
}
 8001ac2:	bf00      	nop
 8001ac4:	bd80      	pop	{r7, pc}
 8001ac6:	bf00      	nop
 8001ac8:	20000114 	.word	0x20000114
 8001acc:	200001ec 	.word	0x200001ec
 8001ad0:	2000015c 	.word	0x2000015c
 8001ad4:	200001a4 	.word	0x200001a4
 8001ad8:	200000cc 	.word	0x200000cc
 8001adc:	00000000 	.word	0x00000000

08001ae0 <ax12_set_position>:
 */

#include "void_moduli/ax12.h"
#include "usart.h"

void ax12_set_position(uint8_t id, uint16_t position) {
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	b088      	sub	sp, #32
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	4603      	mov	r3, r0
 8001ae8:	460a      	mov	r2, r1
 8001aea:	71fb      	strb	r3, [r7, #7]
 8001aec:	4613      	mov	r3, r2
 8001aee:	80bb      	strh	r3, [r7, #4]
	uint8_t packet[9];
	uint8_t checksum = 0;
 8001af0:	2300      	movs	r3, #0
 8001af2:	77fb      	strb	r3, [r7, #31]

	packet[0] = 0xFF;
 8001af4:	23ff      	movs	r3, #255	@ 0xff
 8001af6:	733b      	strb	r3, [r7, #12]
	packet[1] = 0xFF;
 8001af8:	23ff      	movs	r3, #255	@ 0xff
 8001afa:	737b      	strb	r3, [r7, #13]
	packet[2] = id;
 8001afc:	79fb      	ldrb	r3, [r7, #7]
 8001afe:	73bb      	strb	r3, [r7, #14]
	packet[3] = 5;
 8001b00:	2305      	movs	r3, #5
 8001b02:	73fb      	strb	r3, [r7, #15]
	packet[4] = INSTRUCTION_WRITE;
 8001b04:	2303      	movs	r3, #3
 8001b06:	743b      	strb	r3, [r7, #16]
	packet[5] = AX12_GOAL_POSITION;
 8001b08:	231e      	movs	r3, #30
 8001b0a:	747b      	strb	r3, [r7, #17]
	packet[6] = position & 0xFF;
 8001b0c:	88bb      	ldrh	r3, [r7, #4]
 8001b0e:	b2db      	uxtb	r3, r3
 8001b10:	74bb      	strb	r3, [r7, #18]
	packet[7] = (position >> 8) & 0xFF;
 8001b12:	88bb      	ldrh	r3, [r7, #4]
 8001b14:	0a1b      	lsrs	r3, r3, #8
 8001b16:	b29b      	uxth	r3, r3
 8001b18:	b2db      	uxtb	r3, r3
 8001b1a:	74fb      	strb	r3, [r7, #19]

	for (int i = 2; i < 8; i++)
 8001b1c:	2302      	movs	r3, #2
 8001b1e:	61bb      	str	r3, [r7, #24]
 8001b20:	e00a      	b.n	8001b38 <ax12_set_position+0x58>
		checksum += packet[i];
 8001b22:	f107 020c 	add.w	r2, r7, #12
 8001b26:	69bb      	ldr	r3, [r7, #24]
 8001b28:	4413      	add	r3, r2
 8001b2a:	781a      	ldrb	r2, [r3, #0]
 8001b2c:	7ffb      	ldrb	r3, [r7, #31]
 8001b2e:	4413      	add	r3, r2
 8001b30:	77fb      	strb	r3, [r7, #31]
	for (int i = 2; i < 8; i++)
 8001b32:	69bb      	ldr	r3, [r7, #24]
 8001b34:	3301      	adds	r3, #1
 8001b36:	61bb      	str	r3, [r7, #24]
 8001b38:	69bb      	ldr	r3, [r7, #24]
 8001b3a:	2b07      	cmp	r3, #7
 8001b3c:	ddf1      	ble.n	8001b22 <ax12_set_position+0x42>

	packet[8] = ~checksum;
 8001b3e:	7ffb      	ldrb	r3, [r7, #31]
 8001b40:	43db      	mvns	r3, r3
 8001b42:	b2db      	uxtb	r3, r3
 8001b44:	753b      	strb	r3, [r7, #20]

	HAL_UART_Transmit(&huart6, packet, 9, 100);
 8001b46:	f107 010c 	add.w	r1, r7, #12
 8001b4a:	2364      	movs	r3, #100	@ 0x64
 8001b4c:	2209      	movs	r2, #9
 8001b4e:	4803      	ldr	r0, [pc, #12]	@ (8001b5c <ax12_set_position+0x7c>)
 8001b50:	f003 faaa 	bl	80050a8 <HAL_UART_Transmit>
}
 8001b54:	bf00      	nop
 8001b56:	3720      	adds	r7, #32
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	bd80      	pop	{r7, pc}
 8001b5c:	20000238 	.word	0x20000238

08001b60 <ax12_rack_down>:
void ax12_rack_down(void) {
 8001b60:	b580      	push	{r7, lr}
 8001b62:	af00      	add	r7, sp, #0
	ax12_set_position(AX12_ID, AX12_RACK_DOWN);
 8001b64:	2164      	movs	r1, #100	@ 0x64
 8001b66:	2006      	movs	r0, #6
 8001b68:	f7ff ffba 	bl	8001ae0 <ax12_set_position>
}
 8001b6c:	bf00      	nop
 8001b6e:	bd80      	pop	{r7, pc}

08001b70 <ax12_rack_up>:

void ax12_rack_up(void) {
 8001b70:	b580      	push	{r7, lr}
 8001b72:	af00      	add	r7, sp, #0
	ax12_set_position(AX12_ID, AX12_RACK_UP);
 8001b74:	f240 31b6 	movw	r1, #950	@ 0x3b6
 8001b78:	2006      	movs	r0, #6
 8001b7a:	f7ff ffb1 	bl	8001ae0 <ax12_set_position>
}
 8001b7e:	bf00      	nop
 8001b80:	bd80      	pop	{r7, pc}
	...

08001b84 <encoders_init>:
 */

#include "void_moduli/enc.h"

void encoders_init()
{
 8001b84:	b480      	push	{r7}
 8001b86:	af00      	add	r7, sp, #0
	TIM2->CNT = ENC_START_INC;
 8001b88:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001b8c:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 8001b90:	625a      	str	r2, [r3, #36]	@ 0x24
	TIM5->CNT = ENC_START_INC;
 8001b92:	4b04      	ldr	r3, [pc, #16]	@ (8001ba4 <encoders_init+0x20>)
 8001b94:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 8001b98:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8001b9a:	bf00      	nop
 8001b9c:	46bd      	mov	sp, r7
 8001b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba2:	4770      	bx	lr
 8001ba4:	40000c00 	.word	0x40000c00

08001ba8 <enc1_get_delta_inc>:

int32_t enc1_get_delta_inc()
{
 8001ba8:	b480      	push	{r7}
 8001baa:	b083      	sub	sp, #12
 8001bac:	af00      	add	r7, sp, #0
	int32_t tmp = (TIM2->CNT - ENC_START_INC);
 8001bae:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001bb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001bb4:	f5a3 43ff 	sub.w	r3, r3, #32640	@ 0x7f80
 8001bb8:	3b7f      	subs	r3, #127	@ 0x7f
 8001bba:	607b      	str	r3, [r7, #4]
	TIM2->CNT = ENC_START_INC;
 8001bbc:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001bc0:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 8001bc4:	625a      	str	r2, [r3, #36]	@ 0x24
	return tmp;
 8001bc6:	687b      	ldr	r3, [r7, #4]
}
 8001bc8:	4618      	mov	r0, r3
 8001bca:	370c      	adds	r7, #12
 8001bcc:	46bd      	mov	sp, r7
 8001bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd2:	4770      	bx	lr

08001bd4 <enc2_get_delta_inc>:

int32_t enc2_get_delta_inc()
{
 8001bd4:	b480      	push	{r7}
 8001bd6:	b083      	sub	sp, #12
 8001bd8:	af00      	add	r7, sp, #0
	int32_t tmp = (TIM5->CNT - ENC_START_INC);
 8001bda:	4b08      	ldr	r3, [pc, #32]	@ (8001bfc <enc2_get_delta_inc+0x28>)
 8001bdc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001bde:	f5a3 43ff 	sub.w	r3, r3, #32640	@ 0x7f80
 8001be2:	3b7f      	subs	r3, #127	@ 0x7f
 8001be4:	607b      	str	r3, [r7, #4]
	TIM5->CNT = ENC_START_INC;
 8001be6:	4b05      	ldr	r3, [pc, #20]	@ (8001bfc <enc2_get_delta_inc+0x28>)
 8001be8:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 8001bec:	625a      	str	r2, [r3, #36]	@ 0x24
	return tmp;
 8001bee:	687b      	ldr	r3, [r7, #4]
}
 8001bf0:	4618      	mov	r0, r3
 8001bf2:	370c      	adds	r7, #12
 8001bf4:	46bd      	mov	sp, r7
 8001bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bfa:	4770      	bx	lr
 8001bfc:	40000c00 	.word	0x40000c00

08001c00 <odom_loop>:
const float C_INC2RAD = 0.00076699039; 	// [rad/inc]
const float radius_tocka = 0.0775 / 2; 	// [m]
const float rastojanje_tockova = 0.255; // [m]
volatile float x = 0, y = 0, theta = 0, v_l = 0, v_r = 0, w = 0, v = 0;

void odom_loop() {
 8001c00:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001c04:	af00      	add	r7, sp, #0
	v_r = enc2_get_delta_inc() * C_INC2RAD * radius_tocka / DT;
 8001c06:	f7ff ffe5 	bl	8001bd4 <enc2_get_delta_inc>
 8001c0a:	ee07 0a90 	vmov	s15, r0
 8001c0e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c12:	ed9f 7ac7 	vldr	s14, [pc, #796]	@ 8001f30 <odom_loop+0x330>
 8001c16:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c1a:	ed9f 7ac6 	vldr	s14, [pc, #792]	@ 8001f34 <odom_loop+0x334>
 8001c1e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c22:	ee17 0a90 	vmov	r0, s15
 8001c26:	f7fe fc3b 	bl	80004a0 <__aeabi_f2d>
 8001c2a:	a3bd      	add	r3, pc, #756	@ (adr r3, 8001f20 <odom_loop+0x320>)
 8001c2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c30:	f7fe fdb8 	bl	80007a4 <__aeabi_ddiv>
 8001c34:	4602      	mov	r2, r0
 8001c36:	460b      	mov	r3, r1
 8001c38:	4610      	mov	r0, r2
 8001c3a:	4619      	mov	r1, r3
 8001c3c:	f7fe ff42 	bl	8000ac4 <__aeabi_d2f>
 8001c40:	4603      	mov	r3, r0
 8001c42:	4abd      	ldr	r2, [pc, #756]	@ (8001f38 <odom_loop+0x338>)
 8001c44:	6013      	str	r3, [r2, #0]
	v_l = -enc1_get_delta_inc() * C_INC2RAD * radius_tocka / DT;
 8001c46:	f7ff ffaf 	bl	8001ba8 <enc1_get_delta_inc>
 8001c4a:	4603      	mov	r3, r0
 8001c4c:	425b      	negs	r3, r3
 8001c4e:	ee07 3a90 	vmov	s15, r3
 8001c52:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c56:	ed9f 7ab6 	vldr	s14, [pc, #728]	@ 8001f30 <odom_loop+0x330>
 8001c5a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c5e:	ed9f 7ab5 	vldr	s14, [pc, #724]	@ 8001f34 <odom_loop+0x334>
 8001c62:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c66:	ee17 0a90 	vmov	r0, s15
 8001c6a:	f7fe fc19 	bl	80004a0 <__aeabi_f2d>
 8001c6e:	a3ac      	add	r3, pc, #688	@ (adr r3, 8001f20 <odom_loop+0x320>)
 8001c70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c74:	f7fe fd96 	bl	80007a4 <__aeabi_ddiv>
 8001c78:	4602      	mov	r2, r0
 8001c7a:	460b      	mov	r3, r1
 8001c7c:	4610      	mov	r0, r2
 8001c7e:	4619      	mov	r1, r3
 8001c80:	f7fe ff20 	bl	8000ac4 <__aeabi_d2f>
 8001c84:	4603      	mov	r3, r0
 8001c86:	4aad      	ldr	r2, [pc, #692]	@ (8001f3c <odom_loop+0x33c>)
 8001c88:	6013      	str	r3, [r2, #0]
	v = (v_r + v_l) / 2;
 8001c8a:	4bab      	ldr	r3, [pc, #684]	@ (8001f38 <odom_loop+0x338>)
 8001c8c:	ed93 7a00 	vldr	s14, [r3]
 8001c90:	4baa      	ldr	r3, [pc, #680]	@ (8001f3c <odom_loop+0x33c>)
 8001c92:	edd3 7a00 	vldr	s15, [r3]
 8001c96:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001c9a:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8001c9e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001ca2:	4ba7      	ldr	r3, [pc, #668]	@ (8001f40 <odom_loop+0x340>)
 8001ca4:	edc3 7a00 	vstr	s15, [r3]
	w = (v_r - v_l) / rastojanje_tockova;
 8001ca8:	4ba3      	ldr	r3, [pc, #652]	@ (8001f38 <odom_loop+0x338>)
 8001caa:	ed93 7a00 	vldr	s14, [r3]
 8001cae:	4ba3      	ldr	r3, [pc, #652]	@ (8001f3c <odom_loop+0x33c>)
 8001cb0:	edd3 7a00 	vldr	s15, [r3]
 8001cb4:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001cb8:	eddf 6aa2 	vldr	s13, [pc, #648]	@ 8001f44 <odom_loop+0x344>
 8001cbc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001cc0:	4ba1      	ldr	r3, [pc, #644]	@ (8001f48 <odom_loop+0x348>)
 8001cc2:	edc3 7a00 	vstr	s15, [r3]
	v_r_measured = v + w * HALF_SEPARATION_WHEEL;
 8001cc6:	4b9e      	ldr	r3, [pc, #632]	@ (8001f40 <odom_loop+0x340>)
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	4618      	mov	r0, r3
 8001ccc:	f7fe fbe8 	bl	80004a0 <__aeabi_f2d>
 8001cd0:	4604      	mov	r4, r0
 8001cd2:	460d      	mov	r5, r1
 8001cd4:	4b9c      	ldr	r3, [pc, #624]	@ (8001f48 <odom_loop+0x348>)
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	4618      	mov	r0, r3
 8001cda:	f7fe fbe1 	bl	80004a0 <__aeabi_f2d>
 8001cde:	a392      	add	r3, pc, #584	@ (adr r3, 8001f28 <odom_loop+0x328>)
 8001ce0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ce4:	f7fe fc34 	bl	8000550 <__aeabi_dmul>
 8001ce8:	4602      	mov	r2, r0
 8001cea:	460b      	mov	r3, r1
 8001cec:	4620      	mov	r0, r4
 8001cee:	4629      	mov	r1, r5
 8001cf0:	f7fe fa78 	bl	80001e4 <__adddf3>
 8001cf4:	4602      	mov	r2, r0
 8001cf6:	460b      	mov	r3, r1
 8001cf8:	4610      	mov	r0, r2
 8001cfa:	4619      	mov	r1, r3
 8001cfc:	f7fe fee2 	bl	8000ac4 <__aeabi_d2f>
 8001d00:	4603      	mov	r3, r0
 8001d02:	4a92      	ldr	r2, [pc, #584]	@ (8001f4c <odom_loop+0x34c>)
 8001d04:	6013      	str	r3, [r2, #0]
	v_l_measured = v - w * HALF_SEPARATION_WHEEL;
 8001d06:	4b8e      	ldr	r3, [pc, #568]	@ (8001f40 <odom_loop+0x340>)
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	4618      	mov	r0, r3
 8001d0c:	f7fe fbc8 	bl	80004a0 <__aeabi_f2d>
 8001d10:	4604      	mov	r4, r0
 8001d12:	460d      	mov	r5, r1
 8001d14:	4b8c      	ldr	r3, [pc, #560]	@ (8001f48 <odom_loop+0x348>)
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	4618      	mov	r0, r3
 8001d1a:	f7fe fbc1 	bl	80004a0 <__aeabi_f2d>
 8001d1e:	a382      	add	r3, pc, #520	@ (adr r3, 8001f28 <odom_loop+0x328>)
 8001d20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d24:	f7fe fc14 	bl	8000550 <__aeabi_dmul>
 8001d28:	4602      	mov	r2, r0
 8001d2a:	460b      	mov	r3, r1
 8001d2c:	4620      	mov	r0, r4
 8001d2e:	4629      	mov	r1, r5
 8001d30:	f7fe fa56 	bl	80001e0 <__aeabi_dsub>
 8001d34:	4602      	mov	r2, r0
 8001d36:	460b      	mov	r3, r1
 8001d38:	4610      	mov	r0, r2
 8001d3a:	4619      	mov	r1, r3
 8001d3c:	f7fe fec2 	bl	8000ac4 <__aeabi_d2f>
 8001d40:	4603      	mov	r3, r0
 8001d42:	4a83      	ldr	r2, [pc, #524]	@ (8001f50 <odom_loop+0x350>)
 8001d44:	6013      	str	r3, [r2, #0]

	x += v * DT * cosf(theta + w * DT / 2.0);
 8001d46:	4b7e      	ldr	r3, [pc, #504]	@ (8001f40 <odom_loop+0x340>)
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	4618      	mov	r0, r3
 8001d4c:	f7fe fba8 	bl	80004a0 <__aeabi_f2d>
 8001d50:	a373      	add	r3, pc, #460	@ (adr r3, 8001f20 <odom_loop+0x320>)
 8001d52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d56:	f7fe fbfb 	bl	8000550 <__aeabi_dmul>
 8001d5a:	4602      	mov	r2, r0
 8001d5c:	460b      	mov	r3, r1
 8001d5e:	4690      	mov	r8, r2
 8001d60:	4699      	mov	r9, r3
 8001d62:	4b7c      	ldr	r3, [pc, #496]	@ (8001f54 <odom_loop+0x354>)
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	4618      	mov	r0, r3
 8001d68:	f7fe fb9a 	bl	80004a0 <__aeabi_f2d>
 8001d6c:	4604      	mov	r4, r0
 8001d6e:	460d      	mov	r5, r1
 8001d70:	4b75      	ldr	r3, [pc, #468]	@ (8001f48 <odom_loop+0x348>)
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	4618      	mov	r0, r3
 8001d76:	f7fe fb93 	bl	80004a0 <__aeabi_f2d>
 8001d7a:	a369      	add	r3, pc, #420	@ (adr r3, 8001f20 <odom_loop+0x320>)
 8001d7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d80:	f7fe fbe6 	bl	8000550 <__aeabi_dmul>
 8001d84:	4602      	mov	r2, r0
 8001d86:	460b      	mov	r3, r1
 8001d88:	4610      	mov	r0, r2
 8001d8a:	4619      	mov	r1, r3
 8001d8c:	f04f 0200 	mov.w	r2, #0
 8001d90:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001d94:	f7fe fd06 	bl	80007a4 <__aeabi_ddiv>
 8001d98:	4602      	mov	r2, r0
 8001d9a:	460b      	mov	r3, r1
 8001d9c:	4620      	mov	r0, r4
 8001d9e:	4629      	mov	r1, r5
 8001da0:	f7fe fa20 	bl	80001e4 <__adddf3>
 8001da4:	4602      	mov	r2, r0
 8001da6:	460b      	mov	r3, r1
 8001da8:	4610      	mov	r0, r2
 8001daa:	4619      	mov	r1, r3
 8001dac:	f7fe fe8a 	bl	8000ac4 <__aeabi_d2f>
 8001db0:	4603      	mov	r3, r0
 8001db2:	ee00 3a10 	vmov	s0, r3
 8001db6:	f003 fd91 	bl	80058dc <cosf>
 8001dba:	ee10 3a10 	vmov	r3, s0
 8001dbe:	4618      	mov	r0, r3
 8001dc0:	f7fe fb6e 	bl	80004a0 <__aeabi_f2d>
 8001dc4:	4602      	mov	r2, r0
 8001dc6:	460b      	mov	r3, r1
 8001dc8:	4640      	mov	r0, r8
 8001dca:	4649      	mov	r1, r9
 8001dcc:	f7fe fbc0 	bl	8000550 <__aeabi_dmul>
 8001dd0:	4602      	mov	r2, r0
 8001dd2:	460b      	mov	r3, r1
 8001dd4:	4614      	mov	r4, r2
 8001dd6:	461d      	mov	r5, r3
 8001dd8:	4b5f      	ldr	r3, [pc, #380]	@ (8001f58 <odom_loop+0x358>)
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	4618      	mov	r0, r3
 8001dde:	f7fe fb5f 	bl	80004a0 <__aeabi_f2d>
 8001de2:	4602      	mov	r2, r0
 8001de4:	460b      	mov	r3, r1
 8001de6:	4620      	mov	r0, r4
 8001de8:	4629      	mov	r1, r5
 8001dea:	f7fe f9fb 	bl	80001e4 <__adddf3>
 8001dee:	4602      	mov	r2, r0
 8001df0:	460b      	mov	r3, r1
 8001df2:	4610      	mov	r0, r2
 8001df4:	4619      	mov	r1, r3
 8001df6:	f7fe fe65 	bl	8000ac4 <__aeabi_d2f>
 8001dfa:	4603      	mov	r3, r0
 8001dfc:	4a56      	ldr	r2, [pc, #344]	@ (8001f58 <odom_loop+0x358>)
 8001dfe:	6013      	str	r3, [r2, #0]
	y += v * DT * sinf(theta + w * DT / 2.0);
 8001e00:	4b4f      	ldr	r3, [pc, #316]	@ (8001f40 <odom_loop+0x340>)
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	4618      	mov	r0, r3
 8001e06:	f7fe fb4b 	bl	80004a0 <__aeabi_f2d>
 8001e0a:	a345      	add	r3, pc, #276	@ (adr r3, 8001f20 <odom_loop+0x320>)
 8001e0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e10:	f7fe fb9e 	bl	8000550 <__aeabi_dmul>
 8001e14:	4602      	mov	r2, r0
 8001e16:	460b      	mov	r3, r1
 8001e18:	4690      	mov	r8, r2
 8001e1a:	4699      	mov	r9, r3
 8001e1c:	4b4d      	ldr	r3, [pc, #308]	@ (8001f54 <odom_loop+0x354>)
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	4618      	mov	r0, r3
 8001e22:	f7fe fb3d 	bl	80004a0 <__aeabi_f2d>
 8001e26:	4604      	mov	r4, r0
 8001e28:	460d      	mov	r5, r1
 8001e2a:	4b47      	ldr	r3, [pc, #284]	@ (8001f48 <odom_loop+0x348>)
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	4618      	mov	r0, r3
 8001e30:	f7fe fb36 	bl	80004a0 <__aeabi_f2d>
 8001e34:	a33a      	add	r3, pc, #232	@ (adr r3, 8001f20 <odom_loop+0x320>)
 8001e36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e3a:	f7fe fb89 	bl	8000550 <__aeabi_dmul>
 8001e3e:	4602      	mov	r2, r0
 8001e40:	460b      	mov	r3, r1
 8001e42:	4610      	mov	r0, r2
 8001e44:	4619      	mov	r1, r3
 8001e46:	f04f 0200 	mov.w	r2, #0
 8001e4a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001e4e:	f7fe fca9 	bl	80007a4 <__aeabi_ddiv>
 8001e52:	4602      	mov	r2, r0
 8001e54:	460b      	mov	r3, r1
 8001e56:	4620      	mov	r0, r4
 8001e58:	4629      	mov	r1, r5
 8001e5a:	f7fe f9c3 	bl	80001e4 <__adddf3>
 8001e5e:	4602      	mov	r2, r0
 8001e60:	460b      	mov	r3, r1
 8001e62:	4610      	mov	r0, r2
 8001e64:	4619      	mov	r1, r3
 8001e66:	f7fe fe2d 	bl	8000ac4 <__aeabi_d2f>
 8001e6a:	4603      	mov	r3, r0
 8001e6c:	ee00 3a10 	vmov	s0, r3
 8001e70:	f003 fd78 	bl	8005964 <sinf>
 8001e74:	ee10 3a10 	vmov	r3, s0
 8001e78:	4618      	mov	r0, r3
 8001e7a:	f7fe fb11 	bl	80004a0 <__aeabi_f2d>
 8001e7e:	4602      	mov	r2, r0
 8001e80:	460b      	mov	r3, r1
 8001e82:	4640      	mov	r0, r8
 8001e84:	4649      	mov	r1, r9
 8001e86:	f7fe fb63 	bl	8000550 <__aeabi_dmul>
 8001e8a:	4602      	mov	r2, r0
 8001e8c:	460b      	mov	r3, r1
 8001e8e:	4614      	mov	r4, r2
 8001e90:	461d      	mov	r5, r3
 8001e92:	4b32      	ldr	r3, [pc, #200]	@ (8001f5c <odom_loop+0x35c>)
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	4618      	mov	r0, r3
 8001e98:	f7fe fb02 	bl	80004a0 <__aeabi_f2d>
 8001e9c:	4602      	mov	r2, r0
 8001e9e:	460b      	mov	r3, r1
 8001ea0:	4620      	mov	r0, r4
 8001ea2:	4629      	mov	r1, r5
 8001ea4:	f7fe f99e 	bl	80001e4 <__adddf3>
 8001ea8:	4602      	mov	r2, r0
 8001eaa:	460b      	mov	r3, r1
 8001eac:	4610      	mov	r0, r2
 8001eae:	4619      	mov	r1, r3
 8001eb0:	f7fe fe08 	bl	8000ac4 <__aeabi_d2f>
 8001eb4:	4603      	mov	r3, r0
 8001eb6:	4a29      	ldr	r2, [pc, #164]	@ (8001f5c <odom_loop+0x35c>)
 8001eb8:	6013      	str	r3, [r2, #0]
	theta += w * DT;
 8001eba:	4b23      	ldr	r3, [pc, #140]	@ (8001f48 <odom_loop+0x348>)
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	4618      	mov	r0, r3
 8001ec0:	f7fe faee 	bl	80004a0 <__aeabi_f2d>
 8001ec4:	a316      	add	r3, pc, #88	@ (adr r3, 8001f20 <odom_loop+0x320>)
 8001ec6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001eca:	f7fe fb41 	bl	8000550 <__aeabi_dmul>
 8001ece:	4602      	mov	r2, r0
 8001ed0:	460b      	mov	r3, r1
 8001ed2:	4614      	mov	r4, r2
 8001ed4:	461d      	mov	r5, r3
 8001ed6:	4b1f      	ldr	r3, [pc, #124]	@ (8001f54 <odom_loop+0x354>)
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	4618      	mov	r0, r3
 8001edc:	f7fe fae0 	bl	80004a0 <__aeabi_f2d>
 8001ee0:	4602      	mov	r2, r0
 8001ee2:	460b      	mov	r3, r1
 8001ee4:	4620      	mov	r0, r4
 8001ee6:	4629      	mov	r1, r5
 8001ee8:	f7fe f97c 	bl	80001e4 <__adddf3>
 8001eec:	4602      	mov	r2, r0
 8001eee:	460b      	mov	r3, r1
 8001ef0:	4610      	mov	r0, r2
 8001ef2:	4619      	mov	r1, r3
 8001ef4:	f7fe fde6 	bl	8000ac4 <__aeabi_d2f>
 8001ef8:	4603      	mov	r3, r0
 8001efa:	4a16      	ldr	r2, [pc, #88]	@ (8001f54 <odom_loop+0x354>)
 8001efc:	6013      	str	r3, [r2, #0]
	theta = normalize_rad_angle(theta);
 8001efe:	4b15      	ldr	r3, [pc, #84]	@ (8001f54 <odom_loop+0x354>)
 8001f00:	edd3 7a00 	vldr	s15, [r3]
 8001f04:	eeb0 0a67 	vmov.f32	s0, s15
 8001f08:	f000 f82a 	bl	8001f60 <normalize_rad_angle>
 8001f0c:	eef0 7a40 	vmov.f32	s15, s0
 8001f10:	4b10      	ldr	r3, [pc, #64]	@ (8001f54 <odom_loop+0x354>)
 8001f12:	edc3 7a00 	vstr	s15, [r3]

}
 8001f16:	bf00      	nop
 8001f18:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001f1c:	f3af 8000 	nop.w
 8001f20:	d2f1a9fc 	.word	0xd2f1a9fc
 8001f24:	3f60624d 	.word	0x3f60624d
 8001f28:	5e353f7d 	.word	0x5e353f7d
 8001f2c:	3fb449ba 	.word	0x3fb449ba
 8001f30:	3a490fdb 	.word	0x3a490fdb
 8001f34:	3d1eb852 	.word	0x3d1eb852
 8001f38:	20000290 	.word	0x20000290
 8001f3c:	2000028c 	.word	0x2000028c
 8001f40:	20000298 	.word	0x20000298
 8001f44:	3e828f5c 	.word	0x3e828f5c
 8001f48:	20000294 	.word	0x20000294
 8001f4c:	200002d0 	.word	0x200002d0
 8001f50:	200002cc 	.word	0x200002cc
 8001f54:	20000288 	.word	0x20000288
 8001f58:	20000280 	.word	0x20000280
 8001f5c:	20000284 	.word	0x20000284

08001f60 <normalize_rad_angle>:

float normalize_rad_angle(float angle) //ovo je samo ogranicenje da se ugao nalzi izmedju minu pi i pi
{
 8001f60:	b580      	push	{r7, lr}
 8001f62:	b082      	sub	sp, #8
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	ed87 0a01 	vstr	s0, [r7, #4]
	if (angle > M_PI) {
 8001f6a:	6878      	ldr	r0, [r7, #4]
 8001f6c:	f7fe fa98 	bl	80004a0 <__aeabi_f2d>
 8001f70:	a31d      	add	r3, pc, #116	@ (adr r3, 8001fe8 <normalize_rad_angle+0x88>)
 8001f72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f76:	f7fe fd7b 	bl	8000a70 <__aeabi_dcmpgt>
 8001f7a:	4603      	mov	r3, r0
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d00f      	beq.n	8001fa0 <normalize_rad_angle+0x40>
		return angle - 2 * M_PI;
 8001f80:	6878      	ldr	r0, [r7, #4]
 8001f82:	f7fe fa8d 	bl	80004a0 <__aeabi_f2d>
 8001f86:	a31a      	add	r3, pc, #104	@ (adr r3, 8001ff0 <normalize_rad_angle+0x90>)
 8001f88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f8c:	f7fe f928 	bl	80001e0 <__aeabi_dsub>
 8001f90:	4602      	mov	r2, r0
 8001f92:	460b      	mov	r3, r1
 8001f94:	4610      	mov	r0, r2
 8001f96:	4619      	mov	r1, r3
 8001f98:	f7fe fd94 	bl	8000ac4 <__aeabi_d2f>
 8001f9c:	4603      	mov	r3, r0
 8001f9e:	e01b      	b.n	8001fd8 <normalize_rad_angle+0x78>
	}
	if (angle < -M_PI) {
 8001fa0:	6878      	ldr	r0, [r7, #4]
 8001fa2:	f7fe fa7d 	bl	80004a0 <__aeabi_f2d>
 8001fa6:	a314      	add	r3, pc, #80	@ (adr r3, 8001ff8 <normalize_rad_angle+0x98>)
 8001fa8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fac:	f7fe fd42 	bl	8000a34 <__aeabi_dcmplt>
 8001fb0:	4603      	mov	r3, r0
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d00f      	beq.n	8001fd6 <normalize_rad_angle+0x76>
		return angle + 2 * M_PI;
 8001fb6:	6878      	ldr	r0, [r7, #4]
 8001fb8:	f7fe fa72 	bl	80004a0 <__aeabi_f2d>
 8001fbc:	a30c      	add	r3, pc, #48	@ (adr r3, 8001ff0 <normalize_rad_angle+0x90>)
 8001fbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fc2:	f7fe f90f 	bl	80001e4 <__adddf3>
 8001fc6:	4602      	mov	r2, r0
 8001fc8:	460b      	mov	r3, r1
 8001fca:	4610      	mov	r0, r2
 8001fcc:	4619      	mov	r1, r3
 8001fce:	f7fe fd79 	bl	8000ac4 <__aeabi_d2f>
 8001fd2:	4603      	mov	r3, r0
 8001fd4:	e000      	b.n	8001fd8 <normalize_rad_angle+0x78>
	}

	return angle;
 8001fd6:	687b      	ldr	r3, [r7, #4]
}
 8001fd8:	ee07 3a90 	vmov	s15, r3
 8001fdc:	eeb0 0a67 	vmov.f32	s0, s15
 8001fe0:	3708      	adds	r7, #8
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	bd80      	pop	{r7, pc}
 8001fe6:	bf00      	nop
 8001fe8:	54442d18 	.word	0x54442d18
 8001fec:	400921fb 	.word	0x400921fb
 8001ff0:	54442d18 	.word	0x54442d18
 8001ff4:	401921fb 	.word	0x401921fb
 8001ff8:	54442d18 	.word	0x54442d18
 8001ffc:	c00921fb 	.word	0xc00921fb

08002000 <set_ref_position>:
static float th_total; //ukupni ugao
static float th1, th2, th3;

Motion_state_t current_state = IDLE;

void set_ref_position(float x_goal, float y_goal, float theta_goal) {
 8002000:	b580      	push	{r7, lr}
 8002002:	b086      	sub	sp, #24
 8002004:	af00      	add	r7, sp, #0
 8002006:	ed87 0a03 	vstr	s0, [r7, #12]
 800200a:	edc7 0a02 	vstr	s1, [r7, #8]
 800200e:	ed87 1a01 	vstr	s2, [r7, #4]
	if (current_state == IDLE) {
 8002012:	4b3a      	ldr	r3, [pc, #232]	@ (80020fc <set_ref_position+0xfc>)
 8002014:	781b      	ldrb	r3, [r3, #0]
 8002016:	2b00      	cmp	r3, #0
 8002018:	d16c      	bne.n	80020f4 <set_ref_position+0xf4>
		x_ref = x_goal;
 800201a:	4a39      	ldr	r2, [pc, #228]	@ (8002100 <set_ref_position+0x100>)
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	6013      	str	r3, [r2, #0]
		y_ref = y_goal;
 8002020:	4a38      	ldr	r2, [pc, #224]	@ (8002104 <set_ref_position+0x104>)
 8002022:	68bb      	ldr	r3, [r7, #8]
 8002024:	6013      	str	r3, [r2, #0]
		theta_ref = theta_goal;
 8002026:	4a38      	ldr	r2, [pc, #224]	@ (8002108 <set_ref_position+0x108>)
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	6013      	str	r3, [r2, #0]

		float dx = x_ref - x;
 800202c:	4b34      	ldr	r3, [pc, #208]	@ (8002100 <set_ref_position+0x100>)
 800202e:	ed93 7a00 	vldr	s14, [r3]
 8002032:	4b36      	ldr	r3, [pc, #216]	@ (800210c <set_ref_position+0x10c>)
 8002034:	edd3 7a00 	vldr	s15, [r3]
 8002038:	ee77 7a67 	vsub.f32	s15, s14, s15
 800203c:	edc7 7a05 	vstr	s15, [r7, #20]
		float dy = y_ref - y;
 8002040:	4b30      	ldr	r3, [pc, #192]	@ (8002104 <set_ref_position+0x104>)
 8002042:	ed93 7a00 	vldr	s14, [r3]
 8002046:	4b32      	ldr	r3, [pc, #200]	@ (8002110 <set_ref_position+0x110>)
 8002048:	edd3 7a00 	vldr	s15, [r3]
 800204c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002050:	edc7 7a04 	vstr	s15, [r7, #16]

		s_total = sqrtf(dx * dx + dy * dy);
 8002054:	edd7 7a05 	vldr	s15, [r7, #20]
 8002058:	ee27 7aa7 	vmul.f32	s14, s15, s15
 800205c:	edd7 7a04 	vldr	s15, [r7, #16]
 8002060:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002064:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002068:	eeb0 0a67 	vmov.f32	s0, s15
 800206c:	f003 fc18 	bl	80058a0 <sqrtf>
 8002070:	eef0 7a40 	vmov.f32	s15, s0
 8002074:	4b27      	ldr	r3, [pc, #156]	@ (8002114 <set_ref_position+0x114>)
 8002076:	edc3 7a00 	vstr	s15, [r3]

		//Sad izracunamo s1, s2 i s3 na osnovu svega
		//mozemo s1, jer je v0 na pocetku 0
		s1 = (v_max * v_max) / (2 * a_max);
 800207a:	ed9f 7a27 	vldr	s14, [pc, #156]	@ 8002118 <set_ref_position+0x118>
 800207e:	eddf 7a26 	vldr	s15, [pc, #152]	@ 8002118 <set_ref_position+0x118>
 8002082:	ee67 6a27 	vmul.f32	s13, s14, s15
 8002086:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800208a:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800208e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002092:	4b22      	ldr	r3, [pc, #136]	@ (800211c <set_ref_position+0x11c>)
 8002094:	edc3 7a00 	vstr	s15, [r3]
		s3 = s1;
 8002098:	4b20      	ldr	r3, [pc, #128]	@ (800211c <set_ref_position+0x11c>)
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	4a20      	ldr	r2, [pc, #128]	@ (8002120 <set_ref_position+0x120>)
 800209e:	6013      	str	r3, [r2, #0]
		s2 = s_total - 2 * s1;
 80020a0:	4b1c      	ldr	r3, [pc, #112]	@ (8002114 <set_ref_position+0x114>)
 80020a2:	ed93 7a00 	vldr	s14, [r3]
 80020a6:	4b1d      	ldr	r3, [pc, #116]	@ (800211c <set_ref_position+0x11c>)
 80020a8:	edd3 7a00 	vldr	s15, [r3]
 80020ac:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80020b0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80020b4:	4b1b      	ldr	r3, [pc, #108]	@ (8002124 <set_ref_position+0x124>)
 80020b6:	edc3 7a00 	vstr	s15, [r3]
		//Ako je put bas kratak, trougaoni profil, nikad se ne dostize vmax
		if (s2<0)
 80020ba:	4b1a      	ldr	r3, [pc, #104]	@ (8002124 <set_ref_position+0x124>)
 80020bc:	edd3 7a00 	vldr	s15, [r3]
 80020c0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80020c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020c8:	d511      	bpl.n	80020ee <set_ref_position+0xee>
		{
			s1 = s_total / 2;
 80020ca:	4b12      	ldr	r3, [pc, #72]	@ (8002114 <set_ref_position+0x114>)
 80020cc:	ed93 7a00 	vldr	s14, [r3]
 80020d0:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 80020d4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80020d8:	4b10      	ldr	r3, [pc, #64]	@ (800211c <set_ref_position+0x11c>)
 80020da:	edc3 7a00 	vstr	s15, [r3]
			s2 = 0;
 80020de:	4b11      	ldr	r3, [pc, #68]	@ (8002124 <set_ref_position+0x124>)
 80020e0:	f04f 0200 	mov.w	r2, #0
 80020e4:	601a      	str	r2, [r3, #0]
			s3 = s1;
 80020e6:	4b0d      	ldr	r3, [pc, #52]	@ (800211c <set_ref_position+0x11c>)
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	4a0d      	ldr	r2, [pc, #52]	@ (8002120 <set_ref_position+0x120>)
 80020ec:	6013      	str	r3, [r2, #0]
		}
		current_state = HEADING_POSE;
 80020ee:	4b03      	ldr	r3, [pc, #12]	@ (80020fc <set_ref_position+0xfc>)
 80020f0:	2201      	movs	r2, #1
 80020f2:	701a      	strb	r2, [r3, #0]
	}


}
 80020f4:	bf00      	nop
 80020f6:	3718      	adds	r7, #24
 80020f8:	46bd      	mov	sp, r7
 80020fa:	bd80      	pop	{r7, pc}
 80020fc:	200002c8 	.word	0x200002c8
 8002100:	2000029c 	.word	0x2000029c
 8002104:	200002a0 	.word	0x200002a0
 8002108:	200002a4 	.word	0x200002a4
 800210c:	20000280 	.word	0x20000280
 8002110:	20000284 	.word	0x20000284
 8002114:	200002a8 	.word	0x200002a8
 8002118:	3e99999a 	.word	0x3e99999a
 800211c:	200002ac 	.word	0x200002ac
 8002120:	200002b4 	.word	0x200002b4
 8002124:	200002b0 	.word	0x200002b0

08002128 <trajectory_v>:

static float trajectory_v(float s) {
 8002128:	b580      	push	{r7, lr}
 800212a:	b082      	sub	sp, #8
 800212c:	af00      	add	r7, sp, #0
 800212e:	ed87 0a01 	vstr	s0, [r7, #4]
	if (s < s1)
 8002132:	4b3b      	ldr	r3, [pc, #236]	@ (8002220 <trajectory_v+0xf8>)
 8002134:	edd3 7a00 	vldr	s15, [r3]
 8002138:	ed97 7a01 	vldr	s14, [r7, #4]
 800213c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002140:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002144:	d50e      	bpl.n	8002164 <trajectory_v+0x3c>
		return sqrtf(2.0f * a_max * s);
 8002146:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800214a:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800214e:	edd7 7a01 	vldr	s15, [r7, #4]
 8002152:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002156:	eeb0 0a67 	vmov.f32	s0, s15
 800215a:	f003 fba1 	bl	80058a0 <sqrtf>
 800215e:	eef0 7a40 	vmov.f32	s15, s0
 8002162:	e057      	b.n	8002214 <trajectory_v+0xec>
	else if(s > s1 && s <= (s1 + s2))
 8002164:	4b2e      	ldr	r3, [pc, #184]	@ (8002220 <trajectory_v+0xf8>)
 8002166:	edd3 7a00 	vldr	s15, [r3]
 800216a:	ed97 7a01 	vldr	s14, [r7, #4]
 800216e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002172:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002176:	dd11      	ble.n	800219c <trajectory_v+0x74>
 8002178:	4b29      	ldr	r3, [pc, #164]	@ (8002220 <trajectory_v+0xf8>)
 800217a:	ed93 7a00 	vldr	s14, [r3]
 800217e:	4b29      	ldr	r3, [pc, #164]	@ (8002224 <trajectory_v+0xfc>)
 8002180:	edd3 7a00 	vldr	s15, [r3]
 8002184:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002188:	ed97 7a01 	vldr	s14, [r7, #4]
 800218c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002190:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002194:	d802      	bhi.n	800219c <trajectory_v+0x74>
	{
				return v_max;
 8002196:	eddf 7a24 	vldr	s15, [pc, #144]	@ 8002228 <trajectory_v+0x100>
 800219a:	e03b      	b.n	8002214 <trajectory_v+0xec>
	}
	else if (s > (s1 + s2) && s <= s_total)
 800219c:	4b20      	ldr	r3, [pc, #128]	@ (8002220 <trajectory_v+0xf8>)
 800219e:	ed93 7a00 	vldr	s14, [r3]
 80021a2:	4b20      	ldr	r3, [pc, #128]	@ (8002224 <trajectory_v+0xfc>)
 80021a4:	edd3 7a00 	vldr	s15, [r3]
 80021a8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80021ac:	ed97 7a01 	vldr	s14, [r7, #4]
 80021b0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80021b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80021b8:	dd2a      	ble.n	8002210 <trajectory_v+0xe8>
 80021ba:	4b1c      	ldr	r3, [pc, #112]	@ (800222c <trajectory_v+0x104>)
 80021bc:	edd3 7a00 	vldr	s15, [r3]
 80021c0:	ed97 7a01 	vldr	s14, [r7, #4]
 80021c4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80021c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80021cc:	d820      	bhi.n	8002210 <trajectory_v+0xe8>
	{
		return sqrtf(v_max * v_max - 2 * a_max * (s - s1 - s2));
 80021ce:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 8002228 <trajectory_v+0x100>
 80021d2:	eddf 7a15 	vldr	s15, [pc, #84]	@ 8002228 <trajectory_v+0x100>
 80021d6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80021da:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 80021de:	ee77 6aa7 	vadd.f32	s13, s15, s15
 80021e2:	4b0f      	ldr	r3, [pc, #60]	@ (8002220 <trajectory_v+0xf8>)
 80021e4:	edd3 7a00 	vldr	s15, [r3]
 80021e8:	ed97 6a01 	vldr	s12, [r7, #4]
 80021ec:	ee36 6a67 	vsub.f32	s12, s12, s15
 80021f0:	4b0c      	ldr	r3, [pc, #48]	@ (8002224 <trajectory_v+0xfc>)
 80021f2:	edd3 7a00 	vldr	s15, [r3]
 80021f6:	ee76 7a67 	vsub.f32	s15, s12, s15
 80021fa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80021fe:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002202:	eeb0 0a67 	vmov.f32	s0, s15
 8002206:	f003 fb4b 	bl	80058a0 <sqrtf>
 800220a:	eef0 7a40 	vmov.f32	s15, s0
 800220e:	e001      	b.n	8002214 <trajectory_v+0xec>
	}
	else
		return 0.0f;
 8002210:	eddf 7a07 	vldr	s15, [pc, #28]	@ 8002230 <trajectory_v+0x108>
}
 8002214:	eeb0 0a67 	vmov.f32	s0, s15
 8002218:	3708      	adds	r7, #8
 800221a:	46bd      	mov	sp, r7
 800221c:	bd80      	pop	{r7, pc}
 800221e:	bf00      	nop
 8002220:	200002ac 	.word	0x200002ac
 8002224:	200002b0 	.word	0x200002b0
 8002228:	3e99999a 	.word	0x3e99999a
 800222c:	200002a8 	.word	0x200002a8
 8002230:	00000000 	.word	0x00000000

08002234 <trajectory_w>:

static float trajectory_w(float th) {
 8002234:	b580      	push	{r7, lr}
 8002236:	b082      	sub	sp, #8
 8002238:	af00      	add	r7, sp, #0
 800223a:	ed87 0a01 	vstr	s0, [r7, #4]
	if (th < th1)
 800223e:	4b3b      	ldr	r3, [pc, #236]	@ (800232c <trajectory_w+0xf8>)
 8002240:	edd3 7a00 	vldr	s15, [r3]
 8002244:	ed97 7a01 	vldr	s14, [r7, #4]
 8002248:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800224c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002250:	d50e      	bpl.n	8002270 <trajectory_w+0x3c>
	{
		return sqrtf(2.0f * alpha_max * th);
 8002252:	eef0 7a08 	vmov.f32	s15, #8	@ 0x40400000  3.0
 8002256:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800225a:	edd7 7a01 	vldr	s15, [r7, #4]
 800225e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002262:	eeb0 0a67 	vmov.f32	s0, s15
 8002266:	f003 fb1b 	bl	80058a0 <sqrtf>
 800226a:	eef0 7a40 	vmov.f32	s15, s0
 800226e:	e057      	b.n	8002320 <trajectory_w+0xec>
	}

	else if (th > th1 && th < (th1 + th2))
 8002270:	4b2e      	ldr	r3, [pc, #184]	@ (800232c <trajectory_w+0xf8>)
 8002272:	edd3 7a00 	vldr	s15, [r3]
 8002276:	ed97 7a01 	vldr	s14, [r7, #4]
 800227a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800227e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002282:	dd11      	ble.n	80022a8 <trajectory_w+0x74>
 8002284:	4b29      	ldr	r3, [pc, #164]	@ (800232c <trajectory_w+0xf8>)
 8002286:	ed93 7a00 	vldr	s14, [r3]
 800228a:	4b29      	ldr	r3, [pc, #164]	@ (8002330 <trajectory_w+0xfc>)
 800228c:	edd3 7a00 	vldr	s15, [r3]
 8002290:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002294:	ed97 7a01 	vldr	s14, [r7, #4]
 8002298:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800229c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80022a0:	d502      	bpl.n	80022a8 <trajectory_w+0x74>
	{
		return w_max;
 80022a2:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 80022a6:	e03b      	b.n	8002320 <trajectory_w+0xec>
	}

	else if (th > (th1 + th2) && th <= th_total)
 80022a8:	4b20      	ldr	r3, [pc, #128]	@ (800232c <trajectory_w+0xf8>)
 80022aa:	ed93 7a00 	vldr	s14, [r3]
 80022ae:	4b20      	ldr	r3, [pc, #128]	@ (8002330 <trajectory_w+0xfc>)
 80022b0:	edd3 7a00 	vldr	s15, [r3]
 80022b4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80022b8:	ed97 7a01 	vldr	s14, [r7, #4]
 80022bc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80022c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80022c4:	dd2a      	ble.n	800231c <trajectory_w+0xe8>
 80022c6:	4b1b      	ldr	r3, [pc, #108]	@ (8002334 <trajectory_w+0x100>)
 80022c8:	edd3 7a00 	vldr	s15, [r3]
 80022cc:	ed97 7a01 	vldr	s14, [r7, #4]
 80022d0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80022d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80022d8:	d820      	bhi.n	800231c <trajectory_w+0xe8>
	{
		return sqrtf((w_max * w_max) - 2 * alpha_max * (th - th1 - th2));
 80022da:	eeb7 7a08 	vmov.f32	s14, #120	@ 0x3fc00000  1.5
 80022de:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 80022e2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80022e6:	eef0 7a08 	vmov.f32	s15, #8	@ 0x40400000  3.0
 80022ea:	ee77 6aa7 	vadd.f32	s13, s15, s15
 80022ee:	4b0f      	ldr	r3, [pc, #60]	@ (800232c <trajectory_w+0xf8>)
 80022f0:	edd3 7a00 	vldr	s15, [r3]
 80022f4:	ed97 6a01 	vldr	s12, [r7, #4]
 80022f8:	ee36 6a67 	vsub.f32	s12, s12, s15
 80022fc:	4b0c      	ldr	r3, [pc, #48]	@ (8002330 <trajectory_w+0xfc>)
 80022fe:	edd3 7a00 	vldr	s15, [r3]
 8002302:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002306:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800230a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800230e:	eeb0 0a67 	vmov.f32	s0, s15
 8002312:	f003 fac5 	bl	80058a0 <sqrtf>
 8002316:	eef0 7a40 	vmov.f32	s15, s0
 800231a:	e001      	b.n	8002320 <trajectory_w+0xec>
	} else
	{
		return 0.0f;
 800231c:	eddf 7a06 	vldr	s15, [pc, #24]	@ 8002338 <trajectory_w+0x104>
	}

}
 8002320:	eeb0 0a67 	vmov.f32	s0, s15
 8002324:	3708      	adds	r7, #8
 8002326:	46bd      	mov	sp, r7
 8002328:	bd80      	pop	{r7, pc}
 800232a:	bf00      	nop
 800232c:	200002bc 	.word	0x200002bc
 8002330:	200002c0 	.word	0x200002c0
 8002334:	200002b8 	.word	0x200002b8
	...

08002340 <position_loop>:

void position_loop() {
 8002340:	b580      	push	{r7, lr}
 8002342:	b08c      	sub	sp, #48	@ 0x30
 8002344:	af00      	add	r7, sp, #0
	float v_ref = 0;
 8002346:	f04f 0300 	mov.w	r3, #0
 800234a:	62fb      	str	r3, [r7, #44]	@ 0x2c
	float w_ref = 0;
 800234c:	f04f 0300 	mov.w	r3, #0
 8002350:	62bb      	str	r3, [r7, #40]	@ 0x28

	float dx = x_ref - x; //x zeljeno minus trenutno x, dobijemo x koje treba da predjemo
 8002352:	4bcf      	ldr	r3, [pc, #828]	@ (8002690 <position_loop+0x350>)
 8002354:	ed93 7a00 	vldr	s14, [r3]
 8002358:	4bce      	ldr	r3, [pc, #824]	@ (8002694 <position_loop+0x354>)
 800235a:	edd3 7a00 	vldr	s15, [r3]
 800235e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002362:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
	float dy = y_ref - y;
 8002366:	4bcc      	ldr	r3, [pc, #816]	@ (8002698 <position_loop+0x358>)
 8002368:	ed93 7a00 	vldr	s14, [r3]
 800236c:	4bcb      	ldr	r3, [pc, #812]	@ (800269c <position_loop+0x35c>)
 800236e:	edd3 7a00 	vldr	s15, [r3]
 8002372:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002376:	edc7 7a08 	vstr	s15, [r7, #32]

	float distance_error = sqrtf(dx * dx + dy * dy); //pitagorina teorema
 800237a:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800237e:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8002382:	edd7 7a08 	vldr	s15, [r7, #32]
 8002386:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800238a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800238e:	eeb0 0a67 	vmov.f32	s0, s15
 8002392:	f003 fa85 	bl	80058a0 <sqrtf>
 8002396:	ed87 0a07 	vstr	s0, [r7, #28]
	float heading_angle = atan2f(dy, dx);
 800239a:	edd7 0a09 	vldr	s1, [r7, #36]	@ 0x24
 800239e:	ed97 0a08 	vldr	s0, [r7, #32]
 80023a2:	f003 fa7a 	bl	800589a <atan2f>
 80023a6:	ed87 0a06 	vstr	s0, [r7, #24]

	float heading_error = normalize_rad_angle(heading_angle - theta); //imamo 3 faze, pa zato imamo i tri greske, prva faza je rotacija ka zeljenom pravcu, druga faza je translaciji, treca faza je rotacija ka cilju
 80023aa:	4bbd      	ldr	r3, [pc, #756]	@ (80026a0 <position_loop+0x360>)
 80023ac:	edd3 7a00 	vldr	s15, [r3]
 80023b0:	ed97 7a06 	vldr	s14, [r7, #24]
 80023b4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80023b8:	eeb0 0a67 	vmov.f32	s0, s15
 80023bc:	f7ff fdd0 	bl	8001f60 <normalize_rad_angle>
 80023c0:	ed87 0a05 	vstr	s0, [r7, #20]
	float theta_error = normalize_rad_angle(theta_ref - theta);
 80023c4:	4bb7      	ldr	r3, [pc, #732]	@ (80026a4 <position_loop+0x364>)
 80023c6:	ed93 7a00 	vldr	s14, [r3]
 80023ca:	4bb5      	ldr	r3, [pc, #724]	@ (80026a0 <position_loop+0x360>)
 80023cc:	edd3 7a00 	vldr	s15, [r3]
 80023d0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80023d4:	eeb0 0a67 	vmov.f32	s0, s15
 80023d8:	f7ff fdc2 	bl	8001f60 <normalize_rad_angle>
 80023dc:	ed87 0a04 	vstr	s0, [r7, #16]

	float th=0.0;
 80023e0:	f04f 0300 	mov.w	r3, #0
 80023e4:	60fb      	str	r3, [r7, #12]
	float w_ref_done=0.0;
 80023e6:	f04f 0300 	mov.w	r3, #0
 80023ea:	60bb      	str	r3, [r7, #8]

	switch (current_state) {
 80023ec:	4bae      	ldr	r3, [pc, #696]	@ (80026a8 <position_loop+0x368>)
 80023ee:	781b      	ldrb	r3, [r3, #0]
 80023f0:	3b01      	subs	r3, #1
 80023f2:	2b03      	cmp	r3, #3
 80023f4:	f200 817f 	bhi.w	80026f6 <position_loop+0x3b6>
 80023f8:	a201      	add	r2, pc, #4	@ (adr r2, 8002400 <position_loop+0xc0>)
 80023fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80023fe:	bf00      	nop
 8002400:	08002411 	.word	0x08002411
 8002404:	0800250f 	.word	0x0800250f
 8002408:	0800258d 	.word	0x0800258d
 800240c:	080026e9 	.word	0x080026e9
	case HEADING_POSE:
		v_ref = 0;
 8002410:	f04f 0300 	mov.w	r3, #0
 8002414:	62fb      	str	r3, [r7, #44]	@ 0x2c
		th_total = fabsf(heading_angle - theta); //ukupan ugao za koji robot treba da se okrene
 8002416:	4ba2      	ldr	r3, [pc, #648]	@ (80026a0 <position_loop+0x360>)
 8002418:	edd3 7a00 	vldr	s15, [r3]
 800241c:	ed97 7a06 	vldr	s14, [r7, #24]
 8002420:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002424:	eef0 7ae7 	vabs.f32	s15, s15
 8002428:	4ba0      	ldr	r3, [pc, #640]	@ (80026ac <position_loop+0x36c>)
 800242a:	edc3 7a00 	vstr	s15, [r3]
		th1 = (w_max * w_max) / (2.0f * alpha_max);
 800242e:	eeb7 7a08 	vmov.f32	s14, #120	@ 0x3fc00000  1.5
 8002432:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 8002436:	ee67 6a27 	vmul.f32	s13, s14, s15
 800243a:	eef0 7a08 	vmov.f32	s15, #8	@ 0x40400000  3.0
 800243e:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8002442:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002446:	4b9a      	ldr	r3, [pc, #616]	@ (80026b0 <position_loop+0x370>)
 8002448:	edc3 7a00 	vstr	s15, [r3]
		th3 = th1;
 800244c:	4b98      	ldr	r3, [pc, #608]	@ (80026b0 <position_loop+0x370>)
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	4a98      	ldr	r2, [pc, #608]	@ (80026b4 <position_loop+0x374>)
 8002452:	6013      	str	r3, [r2, #0]
		th2 = th_total - 2.0f * th1;
 8002454:	4b95      	ldr	r3, [pc, #596]	@ (80026ac <position_loop+0x36c>)
 8002456:	ed93 7a00 	vldr	s14, [r3]
 800245a:	4b95      	ldr	r3, [pc, #596]	@ (80026b0 <position_loop+0x370>)
 800245c:	edd3 7a00 	vldr	s15, [r3]
 8002460:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002464:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002468:	4b93      	ldr	r3, [pc, #588]	@ (80026b8 <position_loop+0x378>)
 800246a:	edc3 7a00 	vstr	s15, [r3]

		if (th2<0.0f)
 800246e:	4b92      	ldr	r3, [pc, #584]	@ (80026b8 <position_loop+0x378>)
 8002470:	edd3 7a00 	vldr	s15, [r3]
 8002474:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002478:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800247c:	d511      	bpl.n	80024a2 <position_loop+0x162>
		{
			th1 = th_total / 2.0f;
 800247e:	4b8b      	ldr	r3, [pc, #556]	@ (80026ac <position_loop+0x36c>)
 8002480:	ed93 7a00 	vldr	s14, [r3]
 8002484:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8002488:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800248c:	4b88      	ldr	r3, [pc, #544]	@ (80026b0 <position_loop+0x370>)
 800248e:	edc3 7a00 	vstr	s15, [r3]
			th2 = 0.0f;
 8002492:	4b89      	ldr	r3, [pc, #548]	@ (80026b8 <position_loop+0x378>)
 8002494:	f04f 0200 	mov.w	r2, #0
 8002498:	601a      	str	r2, [r3, #0]
			th3 = th1;
 800249a:	4b85      	ldr	r3, [pc, #532]	@ (80026b0 <position_loop+0x370>)
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	4a85      	ldr	r2, [pc, #532]	@ (80026b4 <position_loop+0x374>)
 80024a0:	6013      	str	r3, [r2, #0]
		}

		 th = th_total - fabsf(heading_error); //koliko se zapravo robot okrenuo do sada
 80024a2:	4b82      	ldr	r3, [pc, #520]	@ (80026ac <position_loop+0x36c>)
 80024a4:	ed93 7a00 	vldr	s14, [r3]
 80024a8:	edd7 7a05 	vldr	s15, [r7, #20]
 80024ac:	eef0 7ae7 	vabs.f32	s15, s15
 80024b0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80024b4:	edc7 7a03 	vstr	s15, [r7, #12]
		 w_ref_done = trajectory_w(th);
 80024b8:	ed97 0a03 	vldr	s0, [r7, #12]
 80024bc:	f7ff feba 	bl	8002234 <trajectory_w>
 80024c0:	ed87 0a02 	vstr	s0, [r7, #8]

		w_ref = copysignf(w_ref_done, heading_error); //ovo znaci da uzme vrednost w, ali znak heading_error
 80024c4:	edd7 0a05 	vldr	s1, [r7, #20]
 80024c8:	ed97 0a02 	vldr	s0, [r7, #8]
 80024cc:	f003 f9da 	bl	8005884 <copysignf>
 80024d0:	ed87 0a0a 	vstr	s0, [r7, #40]	@ 0x28

		if (fabsf(heading_error) < eps_theta && fabsf(w) < 0.01f) {
 80024d4:	edd7 7a05 	vldr	s15, [r7, #20]
 80024d8:	eef0 7ae7 	vabs.f32	s15, s15
 80024dc:	ed9f 7a77 	vldr	s14, [pc, #476]	@ 80026bc <position_loop+0x37c>
 80024e0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80024e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024e8:	d400      	bmi.n	80024ec <position_loop+0x1ac>
			current_state = TRANSLATE_TO_GOAL;
		}
		break;
 80024ea:	e104      	b.n	80026f6 <position_loop+0x3b6>
		if (fabsf(heading_error) < eps_theta && fabsf(w) < 0.01f) {
 80024ec:	4b74      	ldr	r3, [pc, #464]	@ (80026c0 <position_loop+0x380>)
 80024ee:	edd3 7a00 	vldr	s15, [r3]
 80024f2:	eef0 7ae7 	vabs.f32	s15, s15
 80024f6:	ed9f 7a73 	vldr	s14, [pc, #460]	@ 80026c4 <position_loop+0x384>
 80024fa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80024fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002502:	d400      	bmi.n	8002506 <position_loop+0x1c6>
		break;
 8002504:	e0f7      	b.n	80026f6 <position_loop+0x3b6>
			current_state = TRANSLATE_TO_GOAL;
 8002506:	4b68      	ldr	r3, [pc, #416]	@ (80026a8 <position_loop+0x368>)
 8002508:	2202      	movs	r2, #2
 800250a:	701a      	strb	r2, [r3, #0]
		break;
 800250c:	e0f3      	b.n	80026f6 <position_loop+0x3b6>
	case TRANSLATE_TO_GOAL:
		float s = s_total - distance_error; //koliko smo presli do sada ka cilju
 800250e:	4b6e      	ldr	r3, [pc, #440]	@ (80026c8 <position_loop+0x388>)
 8002510:	ed93 7a00 	vldr	s14, [r3]
 8002514:	edd7 7a07 	vldr	s15, [r7, #28]
 8002518:	ee77 7a67 	vsub.f32	s15, s14, s15
 800251c:	edc7 7a01 	vstr	s15, [r7, #4]

		v_ref = trajectory_v(s);
 8002520:	ed97 0a01 	vldr	s0, [r7, #4]
 8002524:	f7ff fe00 	bl	8002128 <trajectory_v>
 8002528:	ed87 0a0b 	vstr	s0, [r7, #44]	@ 0x2c

		// P-korekcija pravca (BEZ sinteze)
		w_ref = Kp_w * heading_error;
 800252c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002530:	edd7 7a05 	vldr	s15, [r7, #20]
 8002534:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002538:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28

		if (distance_error < eps_dist && fabsf(v) < 0.01f && fabsf(w) < 0.01f) {
 800253c:	ed9f 7a63 	vldr	s14, [pc, #396]	@ 80026cc <position_loop+0x38c>
 8002540:	edd7 7a07 	vldr	s15, [r7, #28]
 8002544:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002548:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800254c:	d400      	bmi.n	8002550 <position_loop+0x210>

			current_state = ROTATE_TO_GOAL;
		}
		break;
 800254e:	e0d2      	b.n	80026f6 <position_loop+0x3b6>
		if (distance_error < eps_dist && fabsf(v) < 0.01f && fabsf(w) < 0.01f) {
 8002550:	4b5f      	ldr	r3, [pc, #380]	@ (80026d0 <position_loop+0x390>)
 8002552:	edd3 7a00 	vldr	s15, [r3]
 8002556:	eef0 7ae7 	vabs.f32	s15, s15
 800255a:	ed9f 7a5a 	vldr	s14, [pc, #360]	@ 80026c4 <position_loop+0x384>
 800255e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002562:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002566:	d400      	bmi.n	800256a <position_loop+0x22a>
		break;
 8002568:	e0c5      	b.n	80026f6 <position_loop+0x3b6>
		if (distance_error < eps_dist && fabsf(v) < 0.01f && fabsf(w) < 0.01f) {
 800256a:	4b55      	ldr	r3, [pc, #340]	@ (80026c0 <position_loop+0x380>)
 800256c:	edd3 7a00 	vldr	s15, [r3]
 8002570:	eef0 7ae7 	vabs.f32	s15, s15
 8002574:	ed9f 7a53 	vldr	s14, [pc, #332]	@ 80026c4 <position_loop+0x384>
 8002578:	eef4 7ac7 	vcmpe.f32	s15, s14
 800257c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002580:	d400      	bmi.n	8002584 <position_loop+0x244>
		break;
 8002582:	e0b8      	b.n	80026f6 <position_loop+0x3b6>
			current_state = ROTATE_TO_GOAL;
 8002584:	4b48      	ldr	r3, [pc, #288]	@ (80026a8 <position_loop+0x368>)
 8002586:	2203      	movs	r2, #3
 8002588:	701a      	strb	r2, [r3, #0]
		break;
 800258a:	e0b4      	b.n	80026f6 <position_loop+0x3b6>

	case ROTATE_TO_GOAL:
		v_ref = 0;
 800258c:	f04f 0300 	mov.w	r3, #0
 8002590:	62fb      	str	r3, [r7, #44]	@ 0x2c
		// sinteza rotacije prema KONACNOM UGLU
		th_total = fabsf(theta_error);
 8002592:	edd7 7a04 	vldr	s15, [r7, #16]
 8002596:	eef0 7ae7 	vabs.f32	s15, s15
 800259a:	4b44      	ldr	r3, [pc, #272]	@ (80026ac <position_loop+0x36c>)
 800259c:	edc3 7a00 	vstr	s15, [r3]

		th1 = (w_max * w_max) / (2.0f * alpha_max);
 80025a0:	eeb7 7a08 	vmov.f32	s14, #120	@ 0x3fc00000  1.5
 80025a4:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 80025a8:	ee67 6a27 	vmul.f32	s13, s14, s15
 80025ac:	eef0 7a08 	vmov.f32	s15, #8	@ 0x40400000  3.0
 80025b0:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80025b4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80025b8:	4b3d      	ldr	r3, [pc, #244]	@ (80026b0 <position_loop+0x370>)
 80025ba:	edc3 7a00 	vstr	s15, [r3]
		th3 = th1;
 80025be:	4b3c      	ldr	r3, [pc, #240]	@ (80026b0 <position_loop+0x370>)
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	4a3c      	ldr	r2, [pc, #240]	@ (80026b4 <position_loop+0x374>)
 80025c4:	6013      	str	r3, [r2, #0]
		th2 = th_total - 2.0f  * th1;
 80025c6:	4b39      	ldr	r3, [pc, #228]	@ (80026ac <position_loop+0x36c>)
 80025c8:	ed93 7a00 	vldr	s14, [r3]
 80025cc:	4b38      	ldr	r3, [pc, #224]	@ (80026b0 <position_loop+0x370>)
 80025ce:	edd3 7a00 	vldr	s15, [r3]
 80025d2:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80025d6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80025da:	4b37      	ldr	r3, [pc, #220]	@ (80026b8 <position_loop+0x378>)
 80025dc:	edc3 7a00 	vstr	s15, [r3]

		if (th2<0) {
 80025e0:	4b35      	ldr	r3, [pc, #212]	@ (80026b8 <position_loop+0x378>)
 80025e2:	edd3 7a00 	vldr	s15, [r3]
 80025e6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80025ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025ee:	d511      	bpl.n	8002614 <position_loop+0x2d4>
			th1 = th_total / 2.0f;
 80025f0:	4b2e      	ldr	r3, [pc, #184]	@ (80026ac <position_loop+0x36c>)
 80025f2:	ed93 7a00 	vldr	s14, [r3]
 80025f6:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 80025fa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80025fe:	4b2c      	ldr	r3, [pc, #176]	@ (80026b0 <position_loop+0x370>)
 8002600:	edc3 7a00 	vstr	s15, [r3]
			th2 = 0.0f;
 8002604:	4b2c      	ldr	r3, [pc, #176]	@ (80026b8 <position_loop+0x378>)
 8002606:	f04f 0200 	mov.w	r2, #0
 800260a:	601a      	str	r2, [r3, #0]
			th3 = th1;
 800260c:	4b28      	ldr	r3, [pc, #160]	@ (80026b0 <position_loop+0x370>)
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	4a28      	ldr	r2, [pc, #160]	@ (80026b4 <position_loop+0x374>)
 8002612:	6013      	str	r3, [r2, #0]
		}
		 th = th_total - fabsf(theta_error); //znaci koliko se robot okrenuo do sada
 8002614:	4b25      	ldr	r3, [pc, #148]	@ (80026ac <position_loop+0x36c>)
 8002616:	ed93 7a00 	vldr	s14, [r3]
 800261a:	edd7 7a04 	vldr	s15, [r7, #16]
 800261e:	eef0 7ae7 	vabs.f32	s15, s15
 8002622:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002626:	edc7 7a03 	vstr	s15, [r7, #12]
		 w_ref_done = trajectory_w(th);
 800262a:	ed97 0a03 	vldr	s0, [r7, #12]
 800262e:	f7ff fe01 	bl	8002234 <trajectory_w>
 8002632:	ed87 0a02 	vstr	s0, [r7, #8]
		w_ref = copysignf(w_ref_done, theta_error);
 8002636:	edd7 0a04 	vldr	s1, [r7, #16]
 800263a:	ed97 0a02 	vldr	s0, [r7, #8]
 800263e:	f003 f921 	bl	8005884 <copysignf>
 8002642:	ed87 0a0a 	vstr	s0, [r7, #40]	@ 0x28

		if (fabsf(theta_error) < eps_theta && fabsf(w) <= 0.01) {
 8002646:	edd7 7a04 	vldr	s15, [r7, #16]
 800264a:	eef0 7ae7 	vabs.f32	s15, s15
 800264e:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 80026bc <position_loop+0x37c>
 8002652:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002656:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800265a:	d400      	bmi.n	800265e <position_loop+0x31e>
			current_state = GOAL_POSITION;
			w_ref = 0.0;
			v_ref = 0.0;
		}
		break;
 800265c:	e04b      	b.n	80026f6 <position_loop+0x3b6>
		if (fabsf(theta_error) < eps_theta && fabsf(w) <= 0.01) {
 800265e:	4b18      	ldr	r3, [pc, #96]	@ (80026c0 <position_loop+0x380>)
 8002660:	edd3 7a00 	vldr	s15, [r3]
 8002664:	eef0 7ae7 	vabs.f32	s15, s15
 8002668:	ee17 0a90 	vmov	r0, s15
 800266c:	f7fd ff18 	bl	80004a0 <__aeabi_f2d>
 8002670:	a305      	add	r3, pc, #20	@ (adr r3, 8002688 <position_loop+0x348>)
 8002672:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002676:	f7fe f9e7 	bl	8000a48 <__aeabi_dcmple>
 800267a:	4603      	mov	r3, r0
 800267c:	2b00      	cmp	r3, #0
 800267e:	d129      	bne.n	80026d4 <position_loop+0x394>
		break;
 8002680:	e039      	b.n	80026f6 <position_loop+0x3b6>
 8002682:	bf00      	nop
 8002684:	f3af 8000 	nop.w
 8002688:	47ae147b 	.word	0x47ae147b
 800268c:	3f847ae1 	.word	0x3f847ae1
 8002690:	2000029c 	.word	0x2000029c
 8002694:	20000280 	.word	0x20000280
 8002698:	200002a0 	.word	0x200002a0
 800269c:	20000284 	.word	0x20000284
 80026a0:	20000288 	.word	0x20000288
 80026a4:	200002a4 	.word	0x200002a4
 80026a8:	200002c8 	.word	0x200002c8
 80026ac:	200002b8 	.word	0x200002b8
 80026b0:	200002bc 	.word	0x200002bc
 80026b4:	200002c4 	.word	0x200002c4
 80026b8:	200002c0 	.word	0x200002c0
 80026bc:	3c8ef34d 	.word	0x3c8ef34d
 80026c0:	20000294 	.word	0x20000294
 80026c4:	3c23d70a 	.word	0x3c23d70a
 80026c8:	200002a8 	.word	0x200002a8
 80026cc:	3d4ccccd 	.word	0x3d4ccccd
 80026d0:	20000298 	.word	0x20000298
			current_state = GOAL_POSITION;
 80026d4:	4b0a      	ldr	r3, [pc, #40]	@ (8002700 <position_loop+0x3c0>)
 80026d6:	2204      	movs	r2, #4
 80026d8:	701a      	strb	r2, [r3, #0]
			w_ref = 0.0;
 80026da:	f04f 0300 	mov.w	r3, #0
 80026de:	62bb      	str	r3, [r7, #40]	@ 0x28
			v_ref = 0.0;
 80026e0:	f04f 0300 	mov.w	r3, #0
 80026e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
		break;
 80026e6:	e006      	b.n	80026f6 <position_loop+0x3b6>

	case GOAL_POSITION:
		v_ref = 0.0;
 80026e8:	f04f 0300 	mov.w	r3, #0
 80026ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
		w_ref = 0.0;
 80026ee:	f04f 0300 	mov.w	r3, #0
 80026f2:	62bb      	str	r3, [r7, #40]	@ 0x28
		break;
 80026f4:	bf00      	nop
	}
}
 80026f6:	bf00      	nop
 80026f8:	3730      	adds	r7, #48	@ 0x30
 80026fa:	46bd      	mov	sp, r7
 80026fc:	bd80      	pop	{r7, pc}
 80026fe:	bf00      	nop
 8002700:	200002c8 	.word	0x200002c8

08002704 <saturate>:
const float Ki_l = 5, Ki_r = 5;
volatile float prev_error_l = 0; //prethodna greska
volatile float prev_error_r = 0;

static inline float saturate(float x, float max, float min) //Funkcija koju pravim za ogranicenje napona, smanjen kod
{
 8002704:	b480      	push	{r7}
 8002706:	b085      	sub	sp, #20
 8002708:	af00      	add	r7, sp, #0
 800270a:	ed87 0a03 	vstr	s0, [r7, #12]
 800270e:	edc7 0a02 	vstr	s1, [r7, #8]
 8002712:	ed87 1a01 	vstr	s2, [r7, #4]
	if (x > max)
 8002716:	ed97 7a03 	vldr	s14, [r7, #12]
 800271a:	edd7 7a02 	vldr	s15, [r7, #8]
 800271e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002722:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002726:	dd01      	ble.n	800272c <saturate+0x28>
		return max;
 8002728:	68bb      	ldr	r3, [r7, #8]
 800272a:	e00b      	b.n	8002744 <saturate+0x40>
	if (x < min)
 800272c:	ed97 7a03 	vldr	s14, [r7, #12]
 8002730:	edd7 7a01 	vldr	s15, [r7, #4]
 8002734:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002738:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800273c:	d501      	bpl.n	8002742 <saturate+0x3e>
		return min;
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	e000      	b.n	8002744 <saturate+0x40>
	return x;
 8002742:	68fb      	ldr	r3, [r7, #12]
}
 8002744:	ee07 3a90 	vmov	s15, r3
 8002748:	eeb0 0a67 	vmov.f32	s0, s15
 800274c:	3714      	adds	r7, #20
 800274e:	46bd      	mov	sp, r7
 8002750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002754:	4770      	bx	lr
	...

08002758 <bdc_loop>:
	v_l_ref = saturate(v_l_ref, v_l_max, -v_l_max);
	v_r_ref = saturate(v_r_ref, v_r_max, -v_r_max);

}

void bdc_loop() {
 8002758:	b580      	push	{r7, lr}
 800275a:	b086      	sub	sp, #24
 800275c:	af00      	add	r7, sp, #0
	float step = acc_max * DT; //ovo je zapravo promjena brzine(maksimalna odjednom)
 800275e:	f04f 537a 	mov.w	r3, #1048576000	@ 0x3e800000
 8002762:	4618      	mov	r0, r3
 8002764:	f7fd fe9c 	bl	80004a0 <__aeabi_f2d>
 8002768:	a37c      	add	r3, pc, #496	@ (adr r3, 800295c <bdc_loop+0x204>)
 800276a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800276e:	f7fd feef 	bl	8000550 <__aeabi_dmul>
 8002772:	4602      	mov	r2, r0
 8002774:	460b      	mov	r3, r1
 8002776:	4610      	mov	r0, r2
 8002778:	4619      	mov	r1, r3
 800277a:	f7fe f9a3 	bl	8000ac4 <__aeabi_d2f>
 800277e:	4603      	mov	r3, r0
 8002780:	617b      	str	r3, [r7, #20]
	float diff_l = v_l_ref - v_l_trapez; //koliko jos treba da dostignem brzinu //ako je diff negativno, brzina je velika, treba usporiti
 8002782:	4b6b      	ldr	r3, [pc, #428]	@ (8002930 <bdc_loop+0x1d8>)
 8002784:	ed93 7a00 	vldr	s14, [r3]
 8002788:	4b6a      	ldr	r3, [pc, #424]	@ (8002934 <bdc_loop+0x1dc>)
 800278a:	edd3 7a00 	vldr	s15, [r3]
 800278e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002792:	edc7 7a04 	vstr	s15, [r7, #16]
	if (fabsf(diff_l) > step) //znaci ako je veca razlika od toga koliko smijem promijeniti brzinu odjednom
 8002796:	edd7 7a04 	vldr	s15, [r7, #16]
 800279a:	eef0 7ae7 	vabs.f32	s15, s15
 800279e:	ed97 7a05 	vldr	s14, [r7, #20]
 80027a2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80027a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80027aa:	d510      	bpl.n	80027ce <bdc_loop+0x76>
			{
		v_l_trapez += copysignf(step, diff_l); //ova funkcija kaze, uzmi vrednost step, ali znak od diff_r
 80027ac:	edd7 0a04 	vldr	s1, [r7, #16]
 80027b0:	ed97 0a05 	vldr	s0, [r7, #20]
 80027b4:	f003 f866 	bl	8005884 <copysignf>
 80027b8:	eeb0 7a40 	vmov.f32	s14, s0
 80027bc:	4b5d      	ldr	r3, [pc, #372]	@ (8002934 <bdc_loop+0x1dc>)
 80027be:	edd3 7a00 	vldr	s15, [r3]
 80027c2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80027c6:	4b5b      	ldr	r3, [pc, #364]	@ (8002934 <bdc_loop+0x1dc>)
 80027c8:	edc3 7a00 	vstr	s15, [r3]
 80027cc:	e003      	b.n	80027d6 <bdc_loop+0x7e>
	} else //ako sam bas blizu od ciljane brzine
	{
		v_l_trapez = v_l_ref;
 80027ce:	4b58      	ldr	r3, [pc, #352]	@ (8002930 <bdc_loop+0x1d8>)
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	4a58      	ldr	r2, [pc, #352]	@ (8002934 <bdc_loop+0x1dc>)
 80027d4:	6013      	str	r3, [r2, #0]
	}
	//ovo je zapravo promjena brzine(maksimalna odjednom)
	float diff_r = v_r_ref - v_r_trapez; //koliko jos treba da dostignem brzinu
 80027d6:	4b58      	ldr	r3, [pc, #352]	@ (8002938 <bdc_loop+0x1e0>)
 80027d8:	ed93 7a00 	vldr	s14, [r3]
 80027dc:	4b57      	ldr	r3, [pc, #348]	@ (800293c <bdc_loop+0x1e4>)
 80027de:	edd3 7a00 	vldr	s15, [r3]
 80027e2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80027e6:	edc7 7a03 	vstr	s15, [r7, #12]
	if (fabsf(diff_r) > step) //znaci ako je veca razlika od toga koliko smijem promijeniti brzinu odjednom
 80027ea:	edd7 7a03 	vldr	s15, [r7, #12]
 80027ee:	eef0 7ae7 	vabs.f32	s15, s15
 80027f2:	ed97 7a05 	vldr	s14, [r7, #20]
 80027f6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80027fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80027fe:	d510      	bpl.n	8002822 <bdc_loop+0xca>
			{
		v_r_trapez += copysignf(step, diff_r); //ova funkcija kaze, uzmi vrednost step, ali znak od diff_r
 8002800:	edd7 0a03 	vldr	s1, [r7, #12]
 8002804:	ed97 0a05 	vldr	s0, [r7, #20]
 8002808:	f003 f83c 	bl	8005884 <copysignf>
 800280c:	eeb0 7a40 	vmov.f32	s14, s0
 8002810:	4b4a      	ldr	r3, [pc, #296]	@ (800293c <bdc_loop+0x1e4>)
 8002812:	edd3 7a00 	vldr	s15, [r3]
 8002816:	ee77 7a27 	vadd.f32	s15, s14, s15
 800281a:	4b48      	ldr	r3, [pc, #288]	@ (800293c <bdc_loop+0x1e4>)
 800281c:	edc3 7a00 	vstr	s15, [r3]
 8002820:	e003      	b.n	800282a <bdc_loop+0xd2>
	} else  //ako sam bas blizu od ciljane brzine
	{
		v_r_trapez = v_r_ref;
 8002822:	4b45      	ldr	r3, [pc, #276]	@ (8002938 <bdc_loop+0x1e0>)
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	4a45      	ldr	r2, [pc, #276]	@ (800293c <bdc_loop+0x1e4>)
 8002828:	6013      	str	r3, [r2, #0]
	}

	//PI REGULACIJA

	float error_r = v_r_trapez - v_r_measured; //brzina koja nam treba minus mjerena, trapezna brzina je izracunata brzina koja nam treba
 800282a:	4b44      	ldr	r3, [pc, #272]	@ (800293c <bdc_loop+0x1e4>)
 800282c:	ed93 7a00 	vldr	s14, [r3]
 8002830:	4b43      	ldr	r3, [pc, #268]	@ (8002940 <bdc_loop+0x1e8>)
 8002832:	edd3 7a00 	vldr	s15, [r3]
 8002836:	ee77 7a67 	vsub.f32	s15, s14, s15
 800283a:	edc7 7a02 	vstr	s15, [r7, #8]
	float error_l = v_l_trapez - v_l_measured;
 800283e:	4b3d      	ldr	r3, [pc, #244]	@ (8002934 <bdc_loop+0x1dc>)
 8002840:	ed93 7a00 	vldr	s14, [r3]
 8002844:	4b3f      	ldr	r3, [pc, #252]	@ (8002944 <bdc_loop+0x1ec>)
 8002846:	edd3 7a00 	vldr	s15, [r3]
 800284a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800284e:	edc7 7a01 	vstr	s15, [r7, #4]

	motor_output_r += Kp_r * (error_r - prev_error_r) + Ki_r * error_r;
 8002852:	4b3d      	ldr	r3, [pc, #244]	@ (8002948 <bdc_loop+0x1f0>)
 8002854:	edd3 7a00 	vldr	s15, [r3]
 8002858:	ed97 7a02 	vldr	s14, [r7, #8]
 800285c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002860:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 800294c <bdc_loop+0x1f4>
 8002864:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002868:	eef1 6a04 	vmov.f32	s13, #20	@ 0x40a00000  5.0
 800286c:	edd7 7a02 	vldr	s15, [r7, #8]
 8002870:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002874:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002878:	4b35      	ldr	r3, [pc, #212]	@ (8002950 <bdc_loop+0x1f8>)
 800287a:	edd3 7a00 	vldr	s15, [r3]
 800287e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002882:	4b33      	ldr	r3, [pc, #204]	@ (8002950 <bdc_loop+0x1f8>)
 8002884:	edc3 7a00 	vstr	s15, [r3]
	motor_output_l += Kp_l * (error_l - prev_error_l) + Ki_l * error_l;
 8002888:	4b32      	ldr	r3, [pc, #200]	@ (8002954 <bdc_loop+0x1fc>)
 800288a:	edd3 7a00 	vldr	s15, [r3]
 800288e:	ed97 7a01 	vldr	s14, [r7, #4]
 8002892:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002896:	ed9f 7a2d 	vldr	s14, [pc, #180]	@ 800294c <bdc_loop+0x1f4>
 800289a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800289e:	eef1 6a04 	vmov.f32	s13, #20	@ 0x40a00000  5.0
 80028a2:	edd7 7a01 	vldr	s15, [r7, #4]
 80028a6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80028aa:	ee37 7a27 	vadd.f32	s14, s14, s15
 80028ae:	4b2a      	ldr	r3, [pc, #168]	@ (8002958 <bdc_loop+0x200>)
 80028b0:	edd3 7a00 	vldr	s15, [r3]
 80028b4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80028b8:	4b27      	ldr	r3, [pc, #156]	@ (8002958 <bdc_loop+0x200>)
 80028ba:	edc3 7a00 	vstr	s15, [r3]

	prev_error_r = error_r;
 80028be:	4a22      	ldr	r2, [pc, #136]	@ (8002948 <bdc_loop+0x1f0>)
 80028c0:	68bb      	ldr	r3, [r7, #8]
 80028c2:	6013      	str	r3, [r2, #0]
	prev_error_l = error_l;
 80028c4:	4a23      	ldr	r2, [pc, #140]	@ (8002954 <bdc_loop+0x1fc>)
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	6013      	str	r3, [r2, #0]

	motor_output_r = saturate(motor_output_r, MAX_VOLTAGE, -MAX_VOLTAGE);
 80028ca:	4b21      	ldr	r3, [pc, #132]	@ (8002950 <bdc_loop+0x1f8>)
 80028cc:	edd3 7a00 	vldr	s15, [r3]
 80028d0:	eeba 1a08 	vmov.f32	s2, #168	@ 0xc1400000 -12.0
 80028d4:	eef2 0a08 	vmov.f32	s1, #40	@ 0x41400000  12.0
 80028d8:	eeb0 0a67 	vmov.f32	s0, s15
 80028dc:	f7ff ff12 	bl	8002704 <saturate>
 80028e0:	eef0 7a40 	vmov.f32	s15, s0
 80028e4:	4b1a      	ldr	r3, [pc, #104]	@ (8002950 <bdc_loop+0x1f8>)
 80028e6:	edc3 7a00 	vstr	s15, [r3]
	motor_output_l = saturate(motor_output_l, MAX_VOLTAGE, -MAX_VOLTAGE); //opet da ogranicimo ako je izlazni napon iz regulatora veci ili manji od maksimalnog napona koji mozemo dovesti na motor
 80028ea:	4b1b      	ldr	r3, [pc, #108]	@ (8002958 <bdc_loop+0x200>)
 80028ec:	edd3 7a00 	vldr	s15, [r3]
 80028f0:	eeba 1a08 	vmov.f32	s2, #168	@ 0xc1400000 -12.0
 80028f4:	eef2 0a08 	vmov.f32	s1, #40	@ 0x41400000  12.0
 80028f8:	eeb0 0a67 	vmov.f32	s0, s15
 80028fc:	f7ff ff02 	bl	8002704 <saturate>
 8002900:	eef0 7a40 	vmov.f32	s15, s0
 8002904:	4b14      	ldr	r3, [pc, #80]	@ (8002958 <bdc_loop+0x200>)
 8002906:	edc3 7a00 	vstr	s15, [r3]
//Medjutim, takav napon ne mozemo dovesti na drajver, treba nam smjer i pwm signal
	set_m_left_voltage(motor_output_l);
 800290a:	4b13      	ldr	r3, [pc, #76]	@ (8002958 <bdc_loop+0x200>)
 800290c:	edd3 7a00 	vldr	s15, [r3]
 8002910:	eeb0 0a67 	vmov.f32	s0, s15
 8002914:	f000 f898 	bl	8002a48 <set_m_left_voltage>
	set_m_right_voltage(motor_output_r); //znaci odredili smo i smjer i ccr registar
 8002918:	4b0d      	ldr	r3, [pc, #52]	@ (8002950 <bdc_loop+0x1f8>)
 800291a:	edd3 7a00 	vldr	s15, [r3]
 800291e:	eeb0 0a67 	vmov.f32	s0, s15
 8002922:	f000 f821 	bl	8002968 <set_m_right_voltage>

}
 8002926:	bf00      	nop
 8002928:	3718      	adds	r7, #24
 800292a:	46bd      	mov	sp, r7
 800292c:	bd80      	pop	{r7, pc}
 800292e:	bf00      	nop
 8002930:	200002d8 	.word	0x200002d8
 8002934:	200002e0 	.word	0x200002e0
 8002938:	200002d4 	.word	0x200002d4
 800293c:	200002dc 	.word	0x200002dc
 8002940:	200002d0 	.word	0x200002d0
 8002944:	200002cc 	.word	0x200002cc
 8002948:	200002f0 	.word	0x200002f0
 800294c:	42c80000 	.word	0x42c80000
 8002950:	200002e8 	.word	0x200002e8
 8002954:	200002ec 	.word	0x200002ec
 8002958:	200002e4 	.word	0x200002e4
 800295c:	d2f1a9fc 	.word	0xd2f1a9fc
 8002960:	3f60624d 	.word	0x3f60624d
 8002964:	00000000 	.word	0x00000000

08002968 <set_m_right_voltage>:

void set_m_right_voltage(float voltage) //voltage je zapravo izlaz pi regulatora
{
 8002968:	b590      	push	{r4, r7, lr}
 800296a:	b083      	sub	sp, #12
 800296c:	af00      	add	r7, sp, #0
 800296e:	ed87 0a01 	vstr	s0, [r7, #4]
	voltage = saturate(voltage, MAX_VOLTAGE, -MAX_VOLTAGE);
 8002972:	eeba 1a08 	vmov.f32	s2, #168	@ 0xc1400000 -12.0
 8002976:	eef2 0a08 	vmov.f32	s1, #40	@ 0x41400000  12.0
 800297a:	ed97 0a01 	vldr	s0, [r7, #4]
 800297e:	f7ff fec1 	bl	8002704 <saturate>
 8002982:	ed87 0a01 	vstr	s0, [r7, #4]
	if (voltage > 0) {
 8002986:	edd7 7a01 	vldr	s15, [r7, #4]
 800298a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800298e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002992:	dd1d      	ble.n	80029d0 <set_m_right_voltage+0x68>
		set_dir_m_right(FORWARD); //smer
 8002994:	2000      	movs	r0, #0
 8002996:	f000 f8c7 	bl	8002b28 <set_dir_m_right>
		TIM3->CCR2 = (uint32_t) ((voltage / MAX_VOLTAGE) * ARR_MAX); //koliki je pwm signal
 800299a:	6878      	ldr	r0, [r7, #4]
 800299c:	f7fd fd80 	bl	80004a0 <__aeabi_f2d>
 80029a0:	f04f 0200 	mov.w	r2, #0
 80029a4:	4b26      	ldr	r3, [pc, #152]	@ (8002a40 <set_m_right_voltage+0xd8>)
 80029a6:	f7fd fefd 	bl	80007a4 <__aeabi_ddiv>
 80029aa:	4602      	mov	r2, r0
 80029ac:	460b      	mov	r3, r1
 80029ae:	4610      	mov	r0, r2
 80029b0:	4619      	mov	r1, r3
 80029b2:	a321      	add	r3, pc, #132	@ (adr r3, 8002a38 <set_m_right_voltage+0xd0>)
 80029b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029b8:	f7fd fdca 	bl	8000550 <__aeabi_dmul>
 80029bc:	4602      	mov	r2, r0
 80029be:	460b      	mov	r3, r1
 80029c0:	4c20      	ldr	r4, [pc, #128]	@ (8002a44 <set_m_right_voltage+0xdc>)
 80029c2:	4610      	mov	r0, r2
 80029c4:	4619      	mov	r1, r3
 80029c6:	f7fe f85d 	bl	8000a84 <__aeabi_d2uiz>
 80029ca:	4603      	mov	r3, r0
 80029cc:	63a3      	str	r3, [r4, #56]	@ 0x38
		TIM3->CCR2 = (uint32_t) ((-voltage / MAX_VOLTAGE) * ARR_MAX);
	} else {
		TIM3->CCR2 = 0;
	}

}
 80029ce:	e02d      	b.n	8002a2c <set_m_right_voltage+0xc4>
	} else if (voltage < 0) {
 80029d0:	edd7 7a01 	vldr	s15, [r7, #4]
 80029d4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80029d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80029dc:	d523      	bpl.n	8002a26 <set_m_right_voltage+0xbe>
		set_dir_m_right(BACKWARD);
 80029de:	2001      	movs	r0, #1
 80029e0:	f000 f8a2 	bl	8002b28 <set_dir_m_right>
		TIM3->CCR2 = (uint32_t) ((-voltage / MAX_VOLTAGE) * ARR_MAX);
 80029e4:	edd7 7a01 	vldr	s15, [r7, #4]
 80029e8:	eef1 7a67 	vneg.f32	s15, s15
 80029ec:	ee17 3a90 	vmov	r3, s15
 80029f0:	4618      	mov	r0, r3
 80029f2:	f7fd fd55 	bl	80004a0 <__aeabi_f2d>
 80029f6:	f04f 0200 	mov.w	r2, #0
 80029fa:	4b11      	ldr	r3, [pc, #68]	@ (8002a40 <set_m_right_voltage+0xd8>)
 80029fc:	f7fd fed2 	bl	80007a4 <__aeabi_ddiv>
 8002a00:	4602      	mov	r2, r0
 8002a02:	460b      	mov	r3, r1
 8002a04:	4610      	mov	r0, r2
 8002a06:	4619      	mov	r1, r3
 8002a08:	a30b      	add	r3, pc, #44	@ (adr r3, 8002a38 <set_m_right_voltage+0xd0>)
 8002a0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a0e:	f7fd fd9f 	bl	8000550 <__aeabi_dmul>
 8002a12:	4602      	mov	r2, r0
 8002a14:	460b      	mov	r3, r1
 8002a16:	4c0b      	ldr	r4, [pc, #44]	@ (8002a44 <set_m_right_voltage+0xdc>)
 8002a18:	4610      	mov	r0, r2
 8002a1a:	4619      	mov	r1, r3
 8002a1c:	f7fe f832 	bl	8000a84 <__aeabi_d2uiz>
 8002a20:	4603      	mov	r3, r0
 8002a22:	63a3      	str	r3, [r4, #56]	@ 0x38
}
 8002a24:	e002      	b.n	8002a2c <set_m_right_voltage+0xc4>
		TIM3->CCR2 = 0;
 8002a26:	4b07      	ldr	r3, [pc, #28]	@ (8002a44 <set_m_right_voltage+0xdc>)
 8002a28:	2200      	movs	r2, #0
 8002a2a:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8002a2c:	bf00      	nop
 8002a2e:	370c      	adds	r7, #12
 8002a30:	46bd      	mov	sp, r7
 8002a32:	bd90      	pop	{r4, r7, pc}
 8002a34:	f3af 8000 	nop.w
 8002a38:	00000000 	.word	0x00000000
 8002a3c:	40a06600 	.word	0x40a06600
 8002a40:	40280000 	.word	0x40280000
 8002a44:	40000400 	.word	0x40000400

08002a48 <set_m_left_voltage>:

void set_m_left_voltage(float voltage) //voltage je zapravo izlaz pi regulatora
{
 8002a48:	b590      	push	{r4, r7, lr}
 8002a4a:	b083      	sub	sp, #12
 8002a4c:	af00      	add	r7, sp, #0
 8002a4e:	ed87 0a01 	vstr	s0, [r7, #4]
	voltage = saturate(voltage, MAX_VOLTAGE, -MAX_VOLTAGE);
 8002a52:	eeba 1a08 	vmov.f32	s2, #168	@ 0xc1400000 -12.0
 8002a56:	eef2 0a08 	vmov.f32	s1, #40	@ 0x41400000  12.0
 8002a5a:	ed97 0a01 	vldr	s0, [r7, #4]
 8002a5e:	f7ff fe51 	bl	8002704 <saturate>
 8002a62:	ed87 0a01 	vstr	s0, [r7, #4]
	if (voltage > 0) {
 8002a66:	edd7 7a01 	vldr	s15, [r7, #4]
 8002a6a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002a6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a72:	dd1d      	ble.n	8002ab0 <set_m_left_voltage+0x68>
		set_dir_m_left(FORWARD); //smer
 8002a74:	2000      	movs	r0, #0
 8002a76:	f000 f877 	bl	8002b68 <set_dir_m_left>
		TIM4->CCR1 = (uint32_t) ((voltage / MAX_VOLTAGE) * ARR_MAX); //koliki je pwm signal
 8002a7a:	6878      	ldr	r0, [r7, #4]
 8002a7c:	f7fd fd10 	bl	80004a0 <__aeabi_f2d>
 8002a80:	f04f 0200 	mov.w	r2, #0
 8002a84:	4b26      	ldr	r3, [pc, #152]	@ (8002b20 <set_m_left_voltage+0xd8>)
 8002a86:	f7fd fe8d 	bl	80007a4 <__aeabi_ddiv>
 8002a8a:	4602      	mov	r2, r0
 8002a8c:	460b      	mov	r3, r1
 8002a8e:	4610      	mov	r0, r2
 8002a90:	4619      	mov	r1, r3
 8002a92:	a321      	add	r3, pc, #132	@ (adr r3, 8002b18 <set_m_left_voltage+0xd0>)
 8002a94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a98:	f7fd fd5a 	bl	8000550 <__aeabi_dmul>
 8002a9c:	4602      	mov	r2, r0
 8002a9e:	460b      	mov	r3, r1
 8002aa0:	4c20      	ldr	r4, [pc, #128]	@ (8002b24 <set_m_left_voltage+0xdc>)
 8002aa2:	4610      	mov	r0, r2
 8002aa4:	4619      	mov	r1, r3
 8002aa6:	f7fd ffed 	bl	8000a84 <__aeabi_d2uiz>
 8002aaa:	4603      	mov	r3, r0
 8002aac:	6363      	str	r3, [r4, #52]	@ 0x34
		TIM4->CCR1 = (uint32_t) ((-voltage / MAX_VOLTAGE) * ARR_MAX);
	} else {
		TIM4->CCR1 = 0;
	}

}
 8002aae:	e02d      	b.n	8002b0c <set_m_left_voltage+0xc4>
	} else if (voltage < 0) {
 8002ab0:	edd7 7a01 	vldr	s15, [r7, #4]
 8002ab4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002ab8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002abc:	d523      	bpl.n	8002b06 <set_m_left_voltage+0xbe>
		set_dir_m_left(BACKWARD);
 8002abe:	2001      	movs	r0, #1
 8002ac0:	f000 f852 	bl	8002b68 <set_dir_m_left>
		TIM4->CCR1 = (uint32_t) ((-voltage / MAX_VOLTAGE) * ARR_MAX);
 8002ac4:	edd7 7a01 	vldr	s15, [r7, #4]
 8002ac8:	eef1 7a67 	vneg.f32	s15, s15
 8002acc:	ee17 3a90 	vmov	r3, s15
 8002ad0:	4618      	mov	r0, r3
 8002ad2:	f7fd fce5 	bl	80004a0 <__aeabi_f2d>
 8002ad6:	f04f 0200 	mov.w	r2, #0
 8002ada:	4b11      	ldr	r3, [pc, #68]	@ (8002b20 <set_m_left_voltage+0xd8>)
 8002adc:	f7fd fe62 	bl	80007a4 <__aeabi_ddiv>
 8002ae0:	4602      	mov	r2, r0
 8002ae2:	460b      	mov	r3, r1
 8002ae4:	4610      	mov	r0, r2
 8002ae6:	4619      	mov	r1, r3
 8002ae8:	a30b      	add	r3, pc, #44	@ (adr r3, 8002b18 <set_m_left_voltage+0xd0>)
 8002aea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002aee:	f7fd fd2f 	bl	8000550 <__aeabi_dmul>
 8002af2:	4602      	mov	r2, r0
 8002af4:	460b      	mov	r3, r1
 8002af6:	4c0b      	ldr	r4, [pc, #44]	@ (8002b24 <set_m_left_voltage+0xdc>)
 8002af8:	4610      	mov	r0, r2
 8002afa:	4619      	mov	r1, r3
 8002afc:	f7fd ffc2 	bl	8000a84 <__aeabi_d2uiz>
 8002b00:	4603      	mov	r3, r0
 8002b02:	6363      	str	r3, [r4, #52]	@ 0x34
}
 8002b04:	e002      	b.n	8002b0c <set_m_left_voltage+0xc4>
		TIM4->CCR1 = 0;
 8002b06:	4b07      	ldr	r3, [pc, #28]	@ (8002b24 <set_m_left_voltage+0xdc>)
 8002b08:	2200      	movs	r2, #0
 8002b0a:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8002b0c:	bf00      	nop
 8002b0e:	370c      	adds	r7, #12
 8002b10:	46bd      	mov	sp, r7
 8002b12:	bd90      	pop	{r4, r7, pc}
 8002b14:	f3af 8000 	nop.w
 8002b18:	00000000 	.word	0x00000000
 8002b1c:	40a06600 	.word	0x40a06600
 8002b20:	40280000 	.word	0x40280000
 8002b24:	40000800 	.word	0x40000800

08002b28 <set_dir_m_right>:

void set_dir_m_right(Dir_t dir) {
 8002b28:	b580      	push	{r7, lr}
 8002b2a:	b082      	sub	sp, #8
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	4603      	mov	r3, r0
 8002b30:	71fb      	strb	r3, [r7, #7]
	switch (dir) {
 8002b32:	79fb      	ldrb	r3, [r7, #7]
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d002      	beq.n	8002b3e <set_dir_m_right+0x16>
 8002b38:	2b01      	cmp	r3, #1
 8002b3a:	d008      	beq.n	8002b4e <set_dir_m_right+0x26>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET); //na nuli kad ide napred
		break;
	case BACKWARD:
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
	}
}
 8002b3c:	e00d      	b.n	8002b5a <set_dir_m_right+0x32>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET); //na nuli kad ide napred
 8002b3e:	2200      	movs	r2, #0
 8002b40:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002b44:	4807      	ldr	r0, [pc, #28]	@ (8002b64 <set_dir_m_right+0x3c>)
 8002b46:	f000 fb85 	bl	8003254 <HAL_GPIO_WritePin>
		break;
 8002b4a:	bf00      	nop
}
 8002b4c:	e005      	b.n	8002b5a <set_dir_m_right+0x32>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 8002b4e:	2201      	movs	r2, #1
 8002b50:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002b54:	4803      	ldr	r0, [pc, #12]	@ (8002b64 <set_dir_m_right+0x3c>)
 8002b56:	f000 fb7d 	bl	8003254 <HAL_GPIO_WritePin>
}
 8002b5a:	bf00      	nop
 8002b5c:	3708      	adds	r7, #8
 8002b5e:	46bd      	mov	sp, r7
 8002b60:	bd80      	pop	{r7, pc}
 8002b62:	bf00      	nop
 8002b64:	40020000 	.word	0x40020000

08002b68 <set_dir_m_left>:

void set_dir_m_left(Dir_t dir) {
 8002b68:	b580      	push	{r7, lr}
 8002b6a:	b082      	sub	sp, #8
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	4603      	mov	r3, r0
 8002b70:	71fb      	strb	r3, [r7, #7]
	switch (dir) {
 8002b72:	79fb      	ldrb	r3, [r7, #7]
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d002      	beq.n	8002b7e <set_dir_m_left+0x16>
 8002b78:	2b01      	cmp	r3, #1
 8002b7a:	d007      	beq.n	8002b8c <set_dir_m_left+0x24>
		break;
	case BACKWARD:
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_SET);
		break;
	}
}
 8002b7c:	e00d      	b.n	8002b9a <set_dir_m_left+0x32>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET); //na nuli kad ide napred
 8002b7e:	2200      	movs	r2, #0
 8002b80:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002b84:	4807      	ldr	r0, [pc, #28]	@ (8002ba4 <set_dir_m_left+0x3c>)
 8002b86:	f000 fb65 	bl	8003254 <HAL_GPIO_WritePin>
		break;
 8002b8a:	e006      	b.n	8002b9a <set_dir_m_left+0x32>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_SET);
 8002b8c:	2201      	movs	r2, #1
 8002b8e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002b92:	4804      	ldr	r0, [pc, #16]	@ (8002ba4 <set_dir_m_left+0x3c>)
 8002b94:	f000 fb5e 	bl	8003254 <HAL_GPIO_WritePin>
		break;
 8002b98:	bf00      	nop
}
 8002b9a:	bf00      	nop
 8002b9c:	3708      	adds	r7, #8
 8002b9e:	46bd      	mov	sp, r7
 8002ba0:	bd80      	pop	{r7, pc}
 8002ba2:	bf00      	nop
 8002ba4:	40020000 	.word	0x40020000

08002ba8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002ba8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002be0 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002bac:	f7fe fba4 	bl	80012f8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002bb0:	480c      	ldr	r0, [pc, #48]	@ (8002be4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002bb2:	490d      	ldr	r1, [pc, #52]	@ (8002be8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002bb4:	4a0d      	ldr	r2, [pc, #52]	@ (8002bec <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002bb6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002bb8:	e002      	b.n	8002bc0 <LoopCopyDataInit>

08002bba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002bba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002bbc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002bbe:	3304      	adds	r3, #4

08002bc0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002bc0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002bc2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002bc4:	d3f9      	bcc.n	8002bba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002bc6:	4a0a      	ldr	r2, [pc, #40]	@ (8002bf0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002bc8:	4c0a      	ldr	r4, [pc, #40]	@ (8002bf4 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002bca:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002bcc:	e001      	b.n	8002bd2 <LoopFillZerobss>

08002bce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002bce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002bd0:	3204      	adds	r2, #4

08002bd2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002bd2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002bd4:	d3fb      	bcc.n	8002bce <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8002bd6:	f002 fe31 	bl	800583c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002bda:	f7fe faa1 	bl	8001120 <main>
  bx  lr    
 8002bde:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002be0:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8002be4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002be8:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8002bec:	08006afc 	.word	0x08006afc
  ldr r2, =_sbss
 8002bf0:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8002bf4:	20000430 	.word	0x20000430

08002bf8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002bf8:	e7fe      	b.n	8002bf8 <ADC_IRQHandler>
	...

08002bfc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002bfc:	b580      	push	{r7, lr}
 8002bfe:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002c00:	4b0e      	ldr	r3, [pc, #56]	@ (8002c3c <HAL_Init+0x40>)
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	4a0d      	ldr	r2, [pc, #52]	@ (8002c3c <HAL_Init+0x40>)
 8002c06:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002c0a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002c0c:	4b0b      	ldr	r3, [pc, #44]	@ (8002c3c <HAL_Init+0x40>)
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	4a0a      	ldr	r2, [pc, #40]	@ (8002c3c <HAL_Init+0x40>)
 8002c12:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002c16:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002c18:	4b08      	ldr	r3, [pc, #32]	@ (8002c3c <HAL_Init+0x40>)
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	4a07      	ldr	r2, [pc, #28]	@ (8002c3c <HAL_Init+0x40>)
 8002c1e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002c22:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002c24:	2003      	movs	r0, #3
 8002c26:	f000 f94f 	bl	8002ec8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002c2a:	2000      	movs	r0, #0
 8002c2c:	f000 f808 	bl	8002c40 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002c30:	f7fe fb00 	bl	8001234 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002c34:	2300      	movs	r3, #0
}
 8002c36:	4618      	mov	r0, r3
 8002c38:	bd80      	pop	{r7, pc}
 8002c3a:	bf00      	nop
 8002c3c:	40023c00 	.word	0x40023c00

08002c40 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002c40:	b580      	push	{r7, lr}
 8002c42:	b082      	sub	sp, #8
 8002c44:	af00      	add	r7, sp, #0
 8002c46:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002c48:	4b12      	ldr	r3, [pc, #72]	@ (8002c94 <HAL_InitTick+0x54>)
 8002c4a:	681a      	ldr	r2, [r3, #0]
 8002c4c:	4b12      	ldr	r3, [pc, #72]	@ (8002c98 <HAL_InitTick+0x58>)
 8002c4e:	781b      	ldrb	r3, [r3, #0]
 8002c50:	4619      	mov	r1, r3
 8002c52:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002c56:	fbb3 f3f1 	udiv	r3, r3, r1
 8002c5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c5e:	4618      	mov	r0, r3
 8002c60:	f000 f967 	bl	8002f32 <HAL_SYSTICK_Config>
 8002c64:	4603      	mov	r3, r0
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d001      	beq.n	8002c6e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002c6a:	2301      	movs	r3, #1
 8002c6c:	e00e      	b.n	8002c8c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	2b0f      	cmp	r3, #15
 8002c72:	d80a      	bhi.n	8002c8a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002c74:	2200      	movs	r2, #0
 8002c76:	6879      	ldr	r1, [r7, #4]
 8002c78:	f04f 30ff 	mov.w	r0, #4294967295
 8002c7c:	f000 f92f 	bl	8002ede <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002c80:	4a06      	ldr	r2, [pc, #24]	@ (8002c9c <HAL_InitTick+0x5c>)
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002c86:	2300      	movs	r3, #0
 8002c88:	e000      	b.n	8002c8c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002c8a:	2301      	movs	r3, #1
}
 8002c8c:	4618      	mov	r0, r3
 8002c8e:	3708      	adds	r7, #8
 8002c90:	46bd      	mov	sp, r7
 8002c92:	bd80      	pop	{r7, pc}
 8002c94:	20000000 	.word	0x20000000
 8002c98:	20000008 	.word	0x20000008
 8002c9c:	20000004 	.word	0x20000004

08002ca0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002ca0:	b480      	push	{r7}
 8002ca2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002ca4:	4b06      	ldr	r3, [pc, #24]	@ (8002cc0 <HAL_IncTick+0x20>)
 8002ca6:	781b      	ldrb	r3, [r3, #0]
 8002ca8:	461a      	mov	r2, r3
 8002caa:	4b06      	ldr	r3, [pc, #24]	@ (8002cc4 <HAL_IncTick+0x24>)
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	4413      	add	r3, r2
 8002cb0:	4a04      	ldr	r2, [pc, #16]	@ (8002cc4 <HAL_IncTick+0x24>)
 8002cb2:	6013      	str	r3, [r2, #0]
}
 8002cb4:	bf00      	nop
 8002cb6:	46bd      	mov	sp, r7
 8002cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cbc:	4770      	bx	lr
 8002cbe:	bf00      	nop
 8002cc0:	20000008 	.word	0x20000008
 8002cc4:	200002f4 	.word	0x200002f4

08002cc8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002cc8:	b480      	push	{r7}
 8002cca:	af00      	add	r7, sp, #0
  return uwTick;
 8002ccc:	4b03      	ldr	r3, [pc, #12]	@ (8002cdc <HAL_GetTick+0x14>)
 8002cce:	681b      	ldr	r3, [r3, #0]
}
 8002cd0:	4618      	mov	r0, r3
 8002cd2:	46bd      	mov	sp, r7
 8002cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd8:	4770      	bx	lr
 8002cda:	bf00      	nop
 8002cdc:	200002f4 	.word	0x200002f4

08002ce0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002ce0:	b580      	push	{r7, lr}
 8002ce2:	b084      	sub	sp, #16
 8002ce4:	af00      	add	r7, sp, #0
 8002ce6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002ce8:	f7ff ffee 	bl	8002cc8 <HAL_GetTick>
 8002cec:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002cf8:	d005      	beq.n	8002d06 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002cfa:	4b0a      	ldr	r3, [pc, #40]	@ (8002d24 <HAL_Delay+0x44>)
 8002cfc:	781b      	ldrb	r3, [r3, #0]
 8002cfe:	461a      	mov	r2, r3
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	4413      	add	r3, r2
 8002d04:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002d06:	bf00      	nop
 8002d08:	f7ff ffde 	bl	8002cc8 <HAL_GetTick>
 8002d0c:	4602      	mov	r2, r0
 8002d0e:	68bb      	ldr	r3, [r7, #8]
 8002d10:	1ad3      	subs	r3, r2, r3
 8002d12:	68fa      	ldr	r2, [r7, #12]
 8002d14:	429a      	cmp	r2, r3
 8002d16:	d8f7      	bhi.n	8002d08 <HAL_Delay+0x28>
  {
  }
}
 8002d18:	bf00      	nop
 8002d1a:	bf00      	nop
 8002d1c:	3710      	adds	r7, #16
 8002d1e:	46bd      	mov	sp, r7
 8002d20:	bd80      	pop	{r7, pc}
 8002d22:	bf00      	nop
 8002d24:	20000008 	.word	0x20000008

08002d28 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d28:	b480      	push	{r7}
 8002d2a:	b085      	sub	sp, #20
 8002d2c:	af00      	add	r7, sp, #0
 8002d2e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	f003 0307 	and.w	r3, r3, #7
 8002d36:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002d38:	4b0c      	ldr	r3, [pc, #48]	@ (8002d6c <__NVIC_SetPriorityGrouping+0x44>)
 8002d3a:	68db      	ldr	r3, [r3, #12]
 8002d3c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002d3e:	68ba      	ldr	r2, [r7, #8]
 8002d40:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002d44:	4013      	ands	r3, r2
 8002d46:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002d4c:	68bb      	ldr	r3, [r7, #8]
 8002d4e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002d50:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002d54:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002d58:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002d5a:	4a04      	ldr	r2, [pc, #16]	@ (8002d6c <__NVIC_SetPriorityGrouping+0x44>)
 8002d5c:	68bb      	ldr	r3, [r7, #8]
 8002d5e:	60d3      	str	r3, [r2, #12]
}
 8002d60:	bf00      	nop
 8002d62:	3714      	adds	r7, #20
 8002d64:	46bd      	mov	sp, r7
 8002d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d6a:	4770      	bx	lr
 8002d6c:	e000ed00 	.word	0xe000ed00

08002d70 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002d70:	b480      	push	{r7}
 8002d72:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002d74:	4b04      	ldr	r3, [pc, #16]	@ (8002d88 <__NVIC_GetPriorityGrouping+0x18>)
 8002d76:	68db      	ldr	r3, [r3, #12]
 8002d78:	0a1b      	lsrs	r3, r3, #8
 8002d7a:	f003 0307 	and.w	r3, r3, #7
}
 8002d7e:	4618      	mov	r0, r3
 8002d80:	46bd      	mov	sp, r7
 8002d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d86:	4770      	bx	lr
 8002d88:	e000ed00 	.word	0xe000ed00

08002d8c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d8c:	b480      	push	{r7}
 8002d8e:	b083      	sub	sp, #12
 8002d90:	af00      	add	r7, sp, #0
 8002d92:	4603      	mov	r3, r0
 8002d94:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	db0b      	blt.n	8002db6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002d9e:	79fb      	ldrb	r3, [r7, #7]
 8002da0:	f003 021f 	and.w	r2, r3, #31
 8002da4:	4907      	ldr	r1, [pc, #28]	@ (8002dc4 <__NVIC_EnableIRQ+0x38>)
 8002da6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002daa:	095b      	lsrs	r3, r3, #5
 8002dac:	2001      	movs	r0, #1
 8002dae:	fa00 f202 	lsl.w	r2, r0, r2
 8002db2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002db6:	bf00      	nop
 8002db8:	370c      	adds	r7, #12
 8002dba:	46bd      	mov	sp, r7
 8002dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc0:	4770      	bx	lr
 8002dc2:	bf00      	nop
 8002dc4:	e000e100 	.word	0xe000e100

08002dc8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002dc8:	b480      	push	{r7}
 8002dca:	b083      	sub	sp, #12
 8002dcc:	af00      	add	r7, sp, #0
 8002dce:	4603      	mov	r3, r0
 8002dd0:	6039      	str	r1, [r7, #0]
 8002dd2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002dd4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	db0a      	blt.n	8002df2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ddc:	683b      	ldr	r3, [r7, #0]
 8002dde:	b2da      	uxtb	r2, r3
 8002de0:	490c      	ldr	r1, [pc, #48]	@ (8002e14 <__NVIC_SetPriority+0x4c>)
 8002de2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002de6:	0112      	lsls	r2, r2, #4
 8002de8:	b2d2      	uxtb	r2, r2
 8002dea:	440b      	add	r3, r1
 8002dec:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002df0:	e00a      	b.n	8002e08 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002df2:	683b      	ldr	r3, [r7, #0]
 8002df4:	b2da      	uxtb	r2, r3
 8002df6:	4908      	ldr	r1, [pc, #32]	@ (8002e18 <__NVIC_SetPriority+0x50>)
 8002df8:	79fb      	ldrb	r3, [r7, #7]
 8002dfa:	f003 030f 	and.w	r3, r3, #15
 8002dfe:	3b04      	subs	r3, #4
 8002e00:	0112      	lsls	r2, r2, #4
 8002e02:	b2d2      	uxtb	r2, r2
 8002e04:	440b      	add	r3, r1
 8002e06:	761a      	strb	r2, [r3, #24]
}
 8002e08:	bf00      	nop
 8002e0a:	370c      	adds	r7, #12
 8002e0c:	46bd      	mov	sp, r7
 8002e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e12:	4770      	bx	lr
 8002e14:	e000e100 	.word	0xe000e100
 8002e18:	e000ed00 	.word	0xe000ed00

08002e1c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002e1c:	b480      	push	{r7}
 8002e1e:	b089      	sub	sp, #36	@ 0x24
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	60f8      	str	r0, [r7, #12]
 8002e24:	60b9      	str	r1, [r7, #8]
 8002e26:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	f003 0307 	and.w	r3, r3, #7
 8002e2e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002e30:	69fb      	ldr	r3, [r7, #28]
 8002e32:	f1c3 0307 	rsb	r3, r3, #7
 8002e36:	2b04      	cmp	r3, #4
 8002e38:	bf28      	it	cs
 8002e3a:	2304      	movcs	r3, #4
 8002e3c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002e3e:	69fb      	ldr	r3, [r7, #28]
 8002e40:	3304      	adds	r3, #4
 8002e42:	2b06      	cmp	r3, #6
 8002e44:	d902      	bls.n	8002e4c <NVIC_EncodePriority+0x30>
 8002e46:	69fb      	ldr	r3, [r7, #28]
 8002e48:	3b03      	subs	r3, #3
 8002e4a:	e000      	b.n	8002e4e <NVIC_EncodePriority+0x32>
 8002e4c:	2300      	movs	r3, #0
 8002e4e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e50:	f04f 32ff 	mov.w	r2, #4294967295
 8002e54:	69bb      	ldr	r3, [r7, #24]
 8002e56:	fa02 f303 	lsl.w	r3, r2, r3
 8002e5a:	43da      	mvns	r2, r3
 8002e5c:	68bb      	ldr	r3, [r7, #8]
 8002e5e:	401a      	ands	r2, r3
 8002e60:	697b      	ldr	r3, [r7, #20]
 8002e62:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002e64:	f04f 31ff 	mov.w	r1, #4294967295
 8002e68:	697b      	ldr	r3, [r7, #20]
 8002e6a:	fa01 f303 	lsl.w	r3, r1, r3
 8002e6e:	43d9      	mvns	r1, r3
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e74:	4313      	orrs	r3, r2
         );
}
 8002e76:	4618      	mov	r0, r3
 8002e78:	3724      	adds	r7, #36	@ 0x24
 8002e7a:	46bd      	mov	sp, r7
 8002e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e80:	4770      	bx	lr
	...

08002e84 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002e84:	b580      	push	{r7, lr}
 8002e86:	b082      	sub	sp, #8
 8002e88:	af00      	add	r7, sp, #0
 8002e8a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	3b01      	subs	r3, #1
 8002e90:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002e94:	d301      	bcc.n	8002e9a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002e96:	2301      	movs	r3, #1
 8002e98:	e00f      	b.n	8002eba <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002e9a:	4a0a      	ldr	r2, [pc, #40]	@ (8002ec4 <SysTick_Config+0x40>)
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	3b01      	subs	r3, #1
 8002ea0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002ea2:	210f      	movs	r1, #15
 8002ea4:	f04f 30ff 	mov.w	r0, #4294967295
 8002ea8:	f7ff ff8e 	bl	8002dc8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002eac:	4b05      	ldr	r3, [pc, #20]	@ (8002ec4 <SysTick_Config+0x40>)
 8002eae:	2200      	movs	r2, #0
 8002eb0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002eb2:	4b04      	ldr	r3, [pc, #16]	@ (8002ec4 <SysTick_Config+0x40>)
 8002eb4:	2207      	movs	r2, #7
 8002eb6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002eb8:	2300      	movs	r3, #0
}
 8002eba:	4618      	mov	r0, r3
 8002ebc:	3708      	adds	r7, #8
 8002ebe:	46bd      	mov	sp, r7
 8002ec0:	bd80      	pop	{r7, pc}
 8002ec2:	bf00      	nop
 8002ec4:	e000e010 	.word	0xe000e010

08002ec8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ec8:	b580      	push	{r7, lr}
 8002eca:	b082      	sub	sp, #8
 8002ecc:	af00      	add	r7, sp, #0
 8002ece:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002ed0:	6878      	ldr	r0, [r7, #4]
 8002ed2:	f7ff ff29 	bl	8002d28 <__NVIC_SetPriorityGrouping>
}
 8002ed6:	bf00      	nop
 8002ed8:	3708      	adds	r7, #8
 8002eda:	46bd      	mov	sp, r7
 8002edc:	bd80      	pop	{r7, pc}

08002ede <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002ede:	b580      	push	{r7, lr}
 8002ee0:	b086      	sub	sp, #24
 8002ee2:	af00      	add	r7, sp, #0
 8002ee4:	4603      	mov	r3, r0
 8002ee6:	60b9      	str	r1, [r7, #8]
 8002ee8:	607a      	str	r2, [r7, #4]
 8002eea:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002eec:	2300      	movs	r3, #0
 8002eee:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002ef0:	f7ff ff3e 	bl	8002d70 <__NVIC_GetPriorityGrouping>
 8002ef4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002ef6:	687a      	ldr	r2, [r7, #4]
 8002ef8:	68b9      	ldr	r1, [r7, #8]
 8002efa:	6978      	ldr	r0, [r7, #20]
 8002efc:	f7ff ff8e 	bl	8002e1c <NVIC_EncodePriority>
 8002f00:	4602      	mov	r2, r0
 8002f02:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002f06:	4611      	mov	r1, r2
 8002f08:	4618      	mov	r0, r3
 8002f0a:	f7ff ff5d 	bl	8002dc8 <__NVIC_SetPriority>
}
 8002f0e:	bf00      	nop
 8002f10:	3718      	adds	r7, #24
 8002f12:	46bd      	mov	sp, r7
 8002f14:	bd80      	pop	{r7, pc}

08002f16 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f16:	b580      	push	{r7, lr}
 8002f18:	b082      	sub	sp, #8
 8002f1a:	af00      	add	r7, sp, #0
 8002f1c:	4603      	mov	r3, r0
 8002f1e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002f20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f24:	4618      	mov	r0, r3
 8002f26:	f7ff ff31 	bl	8002d8c <__NVIC_EnableIRQ>
}
 8002f2a:	bf00      	nop
 8002f2c:	3708      	adds	r7, #8
 8002f2e:	46bd      	mov	sp, r7
 8002f30:	bd80      	pop	{r7, pc}

08002f32 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002f32:	b580      	push	{r7, lr}
 8002f34:	b082      	sub	sp, #8
 8002f36:	af00      	add	r7, sp, #0
 8002f38:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002f3a:	6878      	ldr	r0, [r7, #4]
 8002f3c:	f7ff ffa2 	bl	8002e84 <SysTick_Config>
 8002f40:	4603      	mov	r3, r0
}
 8002f42:	4618      	mov	r0, r3
 8002f44:	3708      	adds	r7, #8
 8002f46:	46bd      	mov	sp, r7
 8002f48:	bd80      	pop	{r7, pc}
	...

08002f4c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002f4c:	b480      	push	{r7}
 8002f4e:	b089      	sub	sp, #36	@ 0x24
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	6078      	str	r0, [r7, #4]
 8002f54:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002f56:	2300      	movs	r3, #0
 8002f58:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002f5a:	2300      	movs	r3, #0
 8002f5c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002f5e:	2300      	movs	r3, #0
 8002f60:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002f62:	2300      	movs	r3, #0
 8002f64:	61fb      	str	r3, [r7, #28]
 8002f66:	e159      	b.n	800321c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002f68:	2201      	movs	r2, #1
 8002f6a:	69fb      	ldr	r3, [r7, #28]
 8002f6c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f70:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002f72:	683b      	ldr	r3, [r7, #0]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	697a      	ldr	r2, [r7, #20]
 8002f78:	4013      	ands	r3, r2
 8002f7a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002f7c:	693a      	ldr	r2, [r7, #16]
 8002f7e:	697b      	ldr	r3, [r7, #20]
 8002f80:	429a      	cmp	r2, r3
 8002f82:	f040 8148 	bne.w	8003216 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002f86:	683b      	ldr	r3, [r7, #0]
 8002f88:	685b      	ldr	r3, [r3, #4]
 8002f8a:	f003 0303 	and.w	r3, r3, #3
 8002f8e:	2b01      	cmp	r3, #1
 8002f90:	d005      	beq.n	8002f9e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002f92:	683b      	ldr	r3, [r7, #0]
 8002f94:	685b      	ldr	r3, [r3, #4]
 8002f96:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002f9a:	2b02      	cmp	r3, #2
 8002f9c:	d130      	bne.n	8003000 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	689b      	ldr	r3, [r3, #8]
 8002fa2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002fa4:	69fb      	ldr	r3, [r7, #28]
 8002fa6:	005b      	lsls	r3, r3, #1
 8002fa8:	2203      	movs	r2, #3
 8002faa:	fa02 f303 	lsl.w	r3, r2, r3
 8002fae:	43db      	mvns	r3, r3
 8002fb0:	69ba      	ldr	r2, [r7, #24]
 8002fb2:	4013      	ands	r3, r2
 8002fb4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002fb6:	683b      	ldr	r3, [r7, #0]
 8002fb8:	68da      	ldr	r2, [r3, #12]
 8002fba:	69fb      	ldr	r3, [r7, #28]
 8002fbc:	005b      	lsls	r3, r3, #1
 8002fbe:	fa02 f303 	lsl.w	r3, r2, r3
 8002fc2:	69ba      	ldr	r2, [r7, #24]
 8002fc4:	4313      	orrs	r3, r2
 8002fc6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	69ba      	ldr	r2, [r7, #24]
 8002fcc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	685b      	ldr	r3, [r3, #4]
 8002fd2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002fd4:	2201      	movs	r2, #1
 8002fd6:	69fb      	ldr	r3, [r7, #28]
 8002fd8:	fa02 f303 	lsl.w	r3, r2, r3
 8002fdc:	43db      	mvns	r3, r3
 8002fde:	69ba      	ldr	r2, [r7, #24]
 8002fe0:	4013      	ands	r3, r2
 8002fe2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002fe4:	683b      	ldr	r3, [r7, #0]
 8002fe6:	685b      	ldr	r3, [r3, #4]
 8002fe8:	091b      	lsrs	r3, r3, #4
 8002fea:	f003 0201 	and.w	r2, r3, #1
 8002fee:	69fb      	ldr	r3, [r7, #28]
 8002ff0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ff4:	69ba      	ldr	r2, [r7, #24]
 8002ff6:	4313      	orrs	r3, r2
 8002ff8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	69ba      	ldr	r2, [r7, #24]
 8002ffe:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003000:	683b      	ldr	r3, [r7, #0]
 8003002:	685b      	ldr	r3, [r3, #4]
 8003004:	f003 0303 	and.w	r3, r3, #3
 8003008:	2b03      	cmp	r3, #3
 800300a:	d017      	beq.n	800303c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	68db      	ldr	r3, [r3, #12]
 8003010:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003012:	69fb      	ldr	r3, [r7, #28]
 8003014:	005b      	lsls	r3, r3, #1
 8003016:	2203      	movs	r2, #3
 8003018:	fa02 f303 	lsl.w	r3, r2, r3
 800301c:	43db      	mvns	r3, r3
 800301e:	69ba      	ldr	r2, [r7, #24]
 8003020:	4013      	ands	r3, r2
 8003022:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003024:	683b      	ldr	r3, [r7, #0]
 8003026:	689a      	ldr	r2, [r3, #8]
 8003028:	69fb      	ldr	r3, [r7, #28]
 800302a:	005b      	lsls	r3, r3, #1
 800302c:	fa02 f303 	lsl.w	r3, r2, r3
 8003030:	69ba      	ldr	r2, [r7, #24]
 8003032:	4313      	orrs	r3, r2
 8003034:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	69ba      	ldr	r2, [r7, #24]
 800303a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800303c:	683b      	ldr	r3, [r7, #0]
 800303e:	685b      	ldr	r3, [r3, #4]
 8003040:	f003 0303 	and.w	r3, r3, #3
 8003044:	2b02      	cmp	r3, #2
 8003046:	d123      	bne.n	8003090 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003048:	69fb      	ldr	r3, [r7, #28]
 800304a:	08da      	lsrs	r2, r3, #3
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	3208      	adds	r2, #8
 8003050:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003054:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003056:	69fb      	ldr	r3, [r7, #28]
 8003058:	f003 0307 	and.w	r3, r3, #7
 800305c:	009b      	lsls	r3, r3, #2
 800305e:	220f      	movs	r2, #15
 8003060:	fa02 f303 	lsl.w	r3, r2, r3
 8003064:	43db      	mvns	r3, r3
 8003066:	69ba      	ldr	r2, [r7, #24]
 8003068:	4013      	ands	r3, r2
 800306a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800306c:	683b      	ldr	r3, [r7, #0]
 800306e:	691a      	ldr	r2, [r3, #16]
 8003070:	69fb      	ldr	r3, [r7, #28]
 8003072:	f003 0307 	and.w	r3, r3, #7
 8003076:	009b      	lsls	r3, r3, #2
 8003078:	fa02 f303 	lsl.w	r3, r2, r3
 800307c:	69ba      	ldr	r2, [r7, #24]
 800307e:	4313      	orrs	r3, r2
 8003080:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003082:	69fb      	ldr	r3, [r7, #28]
 8003084:	08da      	lsrs	r2, r3, #3
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	3208      	adds	r2, #8
 800308a:	69b9      	ldr	r1, [r7, #24]
 800308c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003096:	69fb      	ldr	r3, [r7, #28]
 8003098:	005b      	lsls	r3, r3, #1
 800309a:	2203      	movs	r2, #3
 800309c:	fa02 f303 	lsl.w	r3, r2, r3
 80030a0:	43db      	mvns	r3, r3
 80030a2:	69ba      	ldr	r2, [r7, #24]
 80030a4:	4013      	ands	r3, r2
 80030a6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80030a8:	683b      	ldr	r3, [r7, #0]
 80030aa:	685b      	ldr	r3, [r3, #4]
 80030ac:	f003 0203 	and.w	r2, r3, #3
 80030b0:	69fb      	ldr	r3, [r7, #28]
 80030b2:	005b      	lsls	r3, r3, #1
 80030b4:	fa02 f303 	lsl.w	r3, r2, r3
 80030b8:	69ba      	ldr	r2, [r7, #24]
 80030ba:	4313      	orrs	r3, r2
 80030bc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	69ba      	ldr	r2, [r7, #24]
 80030c2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80030c4:	683b      	ldr	r3, [r7, #0]
 80030c6:	685b      	ldr	r3, [r3, #4]
 80030c8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	f000 80a2 	beq.w	8003216 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80030d2:	2300      	movs	r3, #0
 80030d4:	60fb      	str	r3, [r7, #12]
 80030d6:	4b57      	ldr	r3, [pc, #348]	@ (8003234 <HAL_GPIO_Init+0x2e8>)
 80030d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030da:	4a56      	ldr	r2, [pc, #344]	@ (8003234 <HAL_GPIO_Init+0x2e8>)
 80030dc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80030e0:	6453      	str	r3, [r2, #68]	@ 0x44
 80030e2:	4b54      	ldr	r3, [pc, #336]	@ (8003234 <HAL_GPIO_Init+0x2e8>)
 80030e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030e6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80030ea:	60fb      	str	r3, [r7, #12]
 80030ec:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80030ee:	4a52      	ldr	r2, [pc, #328]	@ (8003238 <HAL_GPIO_Init+0x2ec>)
 80030f0:	69fb      	ldr	r3, [r7, #28]
 80030f2:	089b      	lsrs	r3, r3, #2
 80030f4:	3302      	adds	r3, #2
 80030f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80030fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80030fc:	69fb      	ldr	r3, [r7, #28]
 80030fe:	f003 0303 	and.w	r3, r3, #3
 8003102:	009b      	lsls	r3, r3, #2
 8003104:	220f      	movs	r2, #15
 8003106:	fa02 f303 	lsl.w	r3, r2, r3
 800310a:	43db      	mvns	r3, r3
 800310c:	69ba      	ldr	r2, [r7, #24]
 800310e:	4013      	ands	r3, r2
 8003110:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	4a49      	ldr	r2, [pc, #292]	@ (800323c <HAL_GPIO_Init+0x2f0>)
 8003116:	4293      	cmp	r3, r2
 8003118:	d019      	beq.n	800314e <HAL_GPIO_Init+0x202>
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	4a48      	ldr	r2, [pc, #288]	@ (8003240 <HAL_GPIO_Init+0x2f4>)
 800311e:	4293      	cmp	r3, r2
 8003120:	d013      	beq.n	800314a <HAL_GPIO_Init+0x1fe>
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	4a47      	ldr	r2, [pc, #284]	@ (8003244 <HAL_GPIO_Init+0x2f8>)
 8003126:	4293      	cmp	r3, r2
 8003128:	d00d      	beq.n	8003146 <HAL_GPIO_Init+0x1fa>
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	4a46      	ldr	r2, [pc, #280]	@ (8003248 <HAL_GPIO_Init+0x2fc>)
 800312e:	4293      	cmp	r3, r2
 8003130:	d007      	beq.n	8003142 <HAL_GPIO_Init+0x1f6>
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	4a45      	ldr	r2, [pc, #276]	@ (800324c <HAL_GPIO_Init+0x300>)
 8003136:	4293      	cmp	r3, r2
 8003138:	d101      	bne.n	800313e <HAL_GPIO_Init+0x1f2>
 800313a:	2304      	movs	r3, #4
 800313c:	e008      	b.n	8003150 <HAL_GPIO_Init+0x204>
 800313e:	2307      	movs	r3, #7
 8003140:	e006      	b.n	8003150 <HAL_GPIO_Init+0x204>
 8003142:	2303      	movs	r3, #3
 8003144:	e004      	b.n	8003150 <HAL_GPIO_Init+0x204>
 8003146:	2302      	movs	r3, #2
 8003148:	e002      	b.n	8003150 <HAL_GPIO_Init+0x204>
 800314a:	2301      	movs	r3, #1
 800314c:	e000      	b.n	8003150 <HAL_GPIO_Init+0x204>
 800314e:	2300      	movs	r3, #0
 8003150:	69fa      	ldr	r2, [r7, #28]
 8003152:	f002 0203 	and.w	r2, r2, #3
 8003156:	0092      	lsls	r2, r2, #2
 8003158:	4093      	lsls	r3, r2
 800315a:	69ba      	ldr	r2, [r7, #24]
 800315c:	4313      	orrs	r3, r2
 800315e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003160:	4935      	ldr	r1, [pc, #212]	@ (8003238 <HAL_GPIO_Init+0x2ec>)
 8003162:	69fb      	ldr	r3, [r7, #28]
 8003164:	089b      	lsrs	r3, r3, #2
 8003166:	3302      	adds	r3, #2
 8003168:	69ba      	ldr	r2, [r7, #24]
 800316a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800316e:	4b38      	ldr	r3, [pc, #224]	@ (8003250 <HAL_GPIO_Init+0x304>)
 8003170:	689b      	ldr	r3, [r3, #8]
 8003172:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003174:	693b      	ldr	r3, [r7, #16]
 8003176:	43db      	mvns	r3, r3
 8003178:	69ba      	ldr	r2, [r7, #24]
 800317a:	4013      	ands	r3, r2
 800317c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800317e:	683b      	ldr	r3, [r7, #0]
 8003180:	685b      	ldr	r3, [r3, #4]
 8003182:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003186:	2b00      	cmp	r3, #0
 8003188:	d003      	beq.n	8003192 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800318a:	69ba      	ldr	r2, [r7, #24]
 800318c:	693b      	ldr	r3, [r7, #16]
 800318e:	4313      	orrs	r3, r2
 8003190:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003192:	4a2f      	ldr	r2, [pc, #188]	@ (8003250 <HAL_GPIO_Init+0x304>)
 8003194:	69bb      	ldr	r3, [r7, #24]
 8003196:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003198:	4b2d      	ldr	r3, [pc, #180]	@ (8003250 <HAL_GPIO_Init+0x304>)
 800319a:	68db      	ldr	r3, [r3, #12]
 800319c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800319e:	693b      	ldr	r3, [r7, #16]
 80031a0:	43db      	mvns	r3, r3
 80031a2:	69ba      	ldr	r2, [r7, #24]
 80031a4:	4013      	ands	r3, r2
 80031a6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80031a8:	683b      	ldr	r3, [r7, #0]
 80031aa:	685b      	ldr	r3, [r3, #4]
 80031ac:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d003      	beq.n	80031bc <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80031b4:	69ba      	ldr	r2, [r7, #24]
 80031b6:	693b      	ldr	r3, [r7, #16]
 80031b8:	4313      	orrs	r3, r2
 80031ba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80031bc:	4a24      	ldr	r2, [pc, #144]	@ (8003250 <HAL_GPIO_Init+0x304>)
 80031be:	69bb      	ldr	r3, [r7, #24]
 80031c0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80031c2:	4b23      	ldr	r3, [pc, #140]	@ (8003250 <HAL_GPIO_Init+0x304>)
 80031c4:	685b      	ldr	r3, [r3, #4]
 80031c6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80031c8:	693b      	ldr	r3, [r7, #16]
 80031ca:	43db      	mvns	r3, r3
 80031cc:	69ba      	ldr	r2, [r7, #24]
 80031ce:	4013      	ands	r3, r2
 80031d0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80031d2:	683b      	ldr	r3, [r7, #0]
 80031d4:	685b      	ldr	r3, [r3, #4]
 80031d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d003      	beq.n	80031e6 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80031de:	69ba      	ldr	r2, [r7, #24]
 80031e0:	693b      	ldr	r3, [r7, #16]
 80031e2:	4313      	orrs	r3, r2
 80031e4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80031e6:	4a1a      	ldr	r2, [pc, #104]	@ (8003250 <HAL_GPIO_Init+0x304>)
 80031e8:	69bb      	ldr	r3, [r7, #24]
 80031ea:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80031ec:	4b18      	ldr	r3, [pc, #96]	@ (8003250 <HAL_GPIO_Init+0x304>)
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80031f2:	693b      	ldr	r3, [r7, #16]
 80031f4:	43db      	mvns	r3, r3
 80031f6:	69ba      	ldr	r2, [r7, #24]
 80031f8:	4013      	ands	r3, r2
 80031fa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80031fc:	683b      	ldr	r3, [r7, #0]
 80031fe:	685b      	ldr	r3, [r3, #4]
 8003200:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003204:	2b00      	cmp	r3, #0
 8003206:	d003      	beq.n	8003210 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003208:	69ba      	ldr	r2, [r7, #24]
 800320a:	693b      	ldr	r3, [r7, #16]
 800320c:	4313      	orrs	r3, r2
 800320e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003210:	4a0f      	ldr	r2, [pc, #60]	@ (8003250 <HAL_GPIO_Init+0x304>)
 8003212:	69bb      	ldr	r3, [r7, #24]
 8003214:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003216:	69fb      	ldr	r3, [r7, #28]
 8003218:	3301      	adds	r3, #1
 800321a:	61fb      	str	r3, [r7, #28]
 800321c:	69fb      	ldr	r3, [r7, #28]
 800321e:	2b0f      	cmp	r3, #15
 8003220:	f67f aea2 	bls.w	8002f68 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003224:	bf00      	nop
 8003226:	bf00      	nop
 8003228:	3724      	adds	r7, #36	@ 0x24
 800322a:	46bd      	mov	sp, r7
 800322c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003230:	4770      	bx	lr
 8003232:	bf00      	nop
 8003234:	40023800 	.word	0x40023800
 8003238:	40013800 	.word	0x40013800
 800323c:	40020000 	.word	0x40020000
 8003240:	40020400 	.word	0x40020400
 8003244:	40020800 	.word	0x40020800
 8003248:	40020c00 	.word	0x40020c00
 800324c:	40021000 	.word	0x40021000
 8003250:	40013c00 	.word	0x40013c00

08003254 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003254:	b480      	push	{r7}
 8003256:	b083      	sub	sp, #12
 8003258:	af00      	add	r7, sp, #0
 800325a:	6078      	str	r0, [r7, #4]
 800325c:	460b      	mov	r3, r1
 800325e:	807b      	strh	r3, [r7, #2]
 8003260:	4613      	mov	r3, r2
 8003262:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003264:	787b      	ldrb	r3, [r7, #1]
 8003266:	2b00      	cmp	r3, #0
 8003268:	d003      	beq.n	8003272 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800326a:	887a      	ldrh	r2, [r7, #2]
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003270:	e003      	b.n	800327a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003272:	887b      	ldrh	r3, [r7, #2]
 8003274:	041a      	lsls	r2, r3, #16
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	619a      	str	r2, [r3, #24]
}
 800327a:	bf00      	nop
 800327c:	370c      	adds	r7, #12
 800327e:	46bd      	mov	sp, r7
 8003280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003284:	4770      	bx	lr
	...

08003288 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003288:	b580      	push	{r7, lr}
 800328a:	b084      	sub	sp, #16
 800328c:	af00      	add	r7, sp, #0
 800328e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	2b00      	cmp	r3, #0
 8003294:	d101      	bne.n	800329a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003296:	2301      	movs	r3, #1
 8003298:	e12b      	b.n	80034f2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80032a0:	b2db      	uxtb	r3, r3
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d106      	bne.n	80032b4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	2200      	movs	r2, #0
 80032aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80032ae:	6878      	ldr	r0, [r7, #4]
 80032b0:	f7fd feee 	bl	8001090 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	2224      	movs	r2, #36	@ 0x24
 80032b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	681a      	ldr	r2, [r3, #0]
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	f022 0201 	bic.w	r2, r2, #1
 80032ca:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	681a      	ldr	r2, [r3, #0]
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80032da:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	681a      	ldr	r2, [r3, #0]
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80032ea:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80032ec:	f000 fd80 	bl	8003df0 <HAL_RCC_GetPCLK1Freq>
 80032f0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	685b      	ldr	r3, [r3, #4]
 80032f6:	4a81      	ldr	r2, [pc, #516]	@ (80034fc <HAL_I2C_Init+0x274>)
 80032f8:	4293      	cmp	r3, r2
 80032fa:	d807      	bhi.n	800330c <HAL_I2C_Init+0x84>
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	4a80      	ldr	r2, [pc, #512]	@ (8003500 <HAL_I2C_Init+0x278>)
 8003300:	4293      	cmp	r3, r2
 8003302:	bf94      	ite	ls
 8003304:	2301      	movls	r3, #1
 8003306:	2300      	movhi	r3, #0
 8003308:	b2db      	uxtb	r3, r3
 800330a:	e006      	b.n	800331a <HAL_I2C_Init+0x92>
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	4a7d      	ldr	r2, [pc, #500]	@ (8003504 <HAL_I2C_Init+0x27c>)
 8003310:	4293      	cmp	r3, r2
 8003312:	bf94      	ite	ls
 8003314:	2301      	movls	r3, #1
 8003316:	2300      	movhi	r3, #0
 8003318:	b2db      	uxtb	r3, r3
 800331a:	2b00      	cmp	r3, #0
 800331c:	d001      	beq.n	8003322 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800331e:	2301      	movs	r3, #1
 8003320:	e0e7      	b.n	80034f2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	4a78      	ldr	r2, [pc, #480]	@ (8003508 <HAL_I2C_Init+0x280>)
 8003326:	fba2 2303 	umull	r2, r3, r2, r3
 800332a:	0c9b      	lsrs	r3, r3, #18
 800332c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	685b      	ldr	r3, [r3, #4]
 8003334:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	68ba      	ldr	r2, [r7, #8]
 800333e:	430a      	orrs	r2, r1
 8003340:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	6a1b      	ldr	r3, [r3, #32]
 8003348:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	685b      	ldr	r3, [r3, #4]
 8003350:	4a6a      	ldr	r2, [pc, #424]	@ (80034fc <HAL_I2C_Init+0x274>)
 8003352:	4293      	cmp	r3, r2
 8003354:	d802      	bhi.n	800335c <HAL_I2C_Init+0xd4>
 8003356:	68bb      	ldr	r3, [r7, #8]
 8003358:	3301      	adds	r3, #1
 800335a:	e009      	b.n	8003370 <HAL_I2C_Init+0xe8>
 800335c:	68bb      	ldr	r3, [r7, #8]
 800335e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003362:	fb02 f303 	mul.w	r3, r2, r3
 8003366:	4a69      	ldr	r2, [pc, #420]	@ (800350c <HAL_I2C_Init+0x284>)
 8003368:	fba2 2303 	umull	r2, r3, r2, r3
 800336c:	099b      	lsrs	r3, r3, #6
 800336e:	3301      	adds	r3, #1
 8003370:	687a      	ldr	r2, [r7, #4]
 8003372:	6812      	ldr	r2, [r2, #0]
 8003374:	430b      	orrs	r3, r1
 8003376:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	69db      	ldr	r3, [r3, #28]
 800337e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003382:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	685b      	ldr	r3, [r3, #4]
 800338a:	495c      	ldr	r1, [pc, #368]	@ (80034fc <HAL_I2C_Init+0x274>)
 800338c:	428b      	cmp	r3, r1
 800338e:	d819      	bhi.n	80033c4 <HAL_I2C_Init+0x13c>
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	1e59      	subs	r1, r3, #1
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	685b      	ldr	r3, [r3, #4]
 8003398:	005b      	lsls	r3, r3, #1
 800339a:	fbb1 f3f3 	udiv	r3, r1, r3
 800339e:	1c59      	adds	r1, r3, #1
 80033a0:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80033a4:	400b      	ands	r3, r1
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d00a      	beq.n	80033c0 <HAL_I2C_Init+0x138>
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	1e59      	subs	r1, r3, #1
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	685b      	ldr	r3, [r3, #4]
 80033b2:	005b      	lsls	r3, r3, #1
 80033b4:	fbb1 f3f3 	udiv	r3, r1, r3
 80033b8:	3301      	adds	r3, #1
 80033ba:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80033be:	e051      	b.n	8003464 <HAL_I2C_Init+0x1dc>
 80033c0:	2304      	movs	r3, #4
 80033c2:	e04f      	b.n	8003464 <HAL_I2C_Init+0x1dc>
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	689b      	ldr	r3, [r3, #8]
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d111      	bne.n	80033f0 <HAL_I2C_Init+0x168>
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	1e58      	subs	r0, r3, #1
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	6859      	ldr	r1, [r3, #4]
 80033d4:	460b      	mov	r3, r1
 80033d6:	005b      	lsls	r3, r3, #1
 80033d8:	440b      	add	r3, r1
 80033da:	fbb0 f3f3 	udiv	r3, r0, r3
 80033de:	3301      	adds	r3, #1
 80033e0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	bf0c      	ite	eq
 80033e8:	2301      	moveq	r3, #1
 80033ea:	2300      	movne	r3, #0
 80033ec:	b2db      	uxtb	r3, r3
 80033ee:	e012      	b.n	8003416 <HAL_I2C_Init+0x18e>
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	1e58      	subs	r0, r3, #1
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	6859      	ldr	r1, [r3, #4]
 80033f8:	460b      	mov	r3, r1
 80033fa:	009b      	lsls	r3, r3, #2
 80033fc:	440b      	add	r3, r1
 80033fe:	0099      	lsls	r1, r3, #2
 8003400:	440b      	add	r3, r1
 8003402:	fbb0 f3f3 	udiv	r3, r0, r3
 8003406:	3301      	adds	r3, #1
 8003408:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800340c:	2b00      	cmp	r3, #0
 800340e:	bf0c      	ite	eq
 8003410:	2301      	moveq	r3, #1
 8003412:	2300      	movne	r3, #0
 8003414:	b2db      	uxtb	r3, r3
 8003416:	2b00      	cmp	r3, #0
 8003418:	d001      	beq.n	800341e <HAL_I2C_Init+0x196>
 800341a:	2301      	movs	r3, #1
 800341c:	e022      	b.n	8003464 <HAL_I2C_Init+0x1dc>
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	689b      	ldr	r3, [r3, #8]
 8003422:	2b00      	cmp	r3, #0
 8003424:	d10e      	bne.n	8003444 <HAL_I2C_Init+0x1bc>
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	1e58      	subs	r0, r3, #1
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	6859      	ldr	r1, [r3, #4]
 800342e:	460b      	mov	r3, r1
 8003430:	005b      	lsls	r3, r3, #1
 8003432:	440b      	add	r3, r1
 8003434:	fbb0 f3f3 	udiv	r3, r0, r3
 8003438:	3301      	adds	r3, #1
 800343a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800343e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003442:	e00f      	b.n	8003464 <HAL_I2C_Init+0x1dc>
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	1e58      	subs	r0, r3, #1
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	6859      	ldr	r1, [r3, #4]
 800344c:	460b      	mov	r3, r1
 800344e:	009b      	lsls	r3, r3, #2
 8003450:	440b      	add	r3, r1
 8003452:	0099      	lsls	r1, r3, #2
 8003454:	440b      	add	r3, r1
 8003456:	fbb0 f3f3 	udiv	r3, r0, r3
 800345a:	3301      	adds	r3, #1
 800345c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003460:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003464:	6879      	ldr	r1, [r7, #4]
 8003466:	6809      	ldr	r1, [r1, #0]
 8003468:	4313      	orrs	r3, r2
 800346a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	69da      	ldr	r2, [r3, #28]
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	6a1b      	ldr	r3, [r3, #32]
 800347e:	431a      	orrs	r2, r3
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	430a      	orrs	r2, r1
 8003486:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	689b      	ldr	r3, [r3, #8]
 800348e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003492:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003496:	687a      	ldr	r2, [r7, #4]
 8003498:	6911      	ldr	r1, [r2, #16]
 800349a:	687a      	ldr	r2, [r7, #4]
 800349c:	68d2      	ldr	r2, [r2, #12]
 800349e:	4311      	orrs	r1, r2
 80034a0:	687a      	ldr	r2, [r7, #4]
 80034a2:	6812      	ldr	r2, [r2, #0]
 80034a4:	430b      	orrs	r3, r1
 80034a6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	68db      	ldr	r3, [r3, #12]
 80034ae:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	695a      	ldr	r2, [r3, #20]
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	699b      	ldr	r3, [r3, #24]
 80034ba:	431a      	orrs	r2, r3
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	430a      	orrs	r2, r1
 80034c2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	681a      	ldr	r2, [r3, #0]
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	f042 0201 	orr.w	r2, r2, #1
 80034d2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	2200      	movs	r2, #0
 80034d8:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	2220      	movs	r2, #32
 80034de:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	2200      	movs	r2, #0
 80034e6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	2200      	movs	r2, #0
 80034ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80034f0:	2300      	movs	r3, #0
}
 80034f2:	4618      	mov	r0, r3
 80034f4:	3710      	adds	r7, #16
 80034f6:	46bd      	mov	sp, r7
 80034f8:	bd80      	pop	{r7, pc}
 80034fa:	bf00      	nop
 80034fc:	000186a0 	.word	0x000186a0
 8003500:	001e847f 	.word	0x001e847f
 8003504:	003d08ff 	.word	0x003d08ff
 8003508:	431bde83 	.word	0x431bde83
 800350c:	10624dd3 	.word	0x10624dd3

08003510 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003510:	b580      	push	{r7, lr}
 8003512:	b086      	sub	sp, #24
 8003514:	af00      	add	r7, sp, #0
 8003516:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	2b00      	cmp	r3, #0
 800351c:	d101      	bne.n	8003522 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800351e:	2301      	movs	r3, #1
 8003520:	e267      	b.n	80039f2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	f003 0301 	and.w	r3, r3, #1
 800352a:	2b00      	cmp	r3, #0
 800352c:	d075      	beq.n	800361a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800352e:	4b88      	ldr	r3, [pc, #544]	@ (8003750 <HAL_RCC_OscConfig+0x240>)
 8003530:	689b      	ldr	r3, [r3, #8]
 8003532:	f003 030c 	and.w	r3, r3, #12
 8003536:	2b04      	cmp	r3, #4
 8003538:	d00c      	beq.n	8003554 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800353a:	4b85      	ldr	r3, [pc, #532]	@ (8003750 <HAL_RCC_OscConfig+0x240>)
 800353c:	689b      	ldr	r3, [r3, #8]
 800353e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003542:	2b08      	cmp	r3, #8
 8003544:	d112      	bne.n	800356c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003546:	4b82      	ldr	r3, [pc, #520]	@ (8003750 <HAL_RCC_OscConfig+0x240>)
 8003548:	685b      	ldr	r3, [r3, #4]
 800354a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800354e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003552:	d10b      	bne.n	800356c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003554:	4b7e      	ldr	r3, [pc, #504]	@ (8003750 <HAL_RCC_OscConfig+0x240>)
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800355c:	2b00      	cmp	r3, #0
 800355e:	d05b      	beq.n	8003618 <HAL_RCC_OscConfig+0x108>
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	685b      	ldr	r3, [r3, #4]
 8003564:	2b00      	cmp	r3, #0
 8003566:	d157      	bne.n	8003618 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003568:	2301      	movs	r3, #1
 800356a:	e242      	b.n	80039f2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	685b      	ldr	r3, [r3, #4]
 8003570:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003574:	d106      	bne.n	8003584 <HAL_RCC_OscConfig+0x74>
 8003576:	4b76      	ldr	r3, [pc, #472]	@ (8003750 <HAL_RCC_OscConfig+0x240>)
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	4a75      	ldr	r2, [pc, #468]	@ (8003750 <HAL_RCC_OscConfig+0x240>)
 800357c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003580:	6013      	str	r3, [r2, #0]
 8003582:	e01d      	b.n	80035c0 <HAL_RCC_OscConfig+0xb0>
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	685b      	ldr	r3, [r3, #4]
 8003588:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800358c:	d10c      	bne.n	80035a8 <HAL_RCC_OscConfig+0x98>
 800358e:	4b70      	ldr	r3, [pc, #448]	@ (8003750 <HAL_RCC_OscConfig+0x240>)
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	4a6f      	ldr	r2, [pc, #444]	@ (8003750 <HAL_RCC_OscConfig+0x240>)
 8003594:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003598:	6013      	str	r3, [r2, #0]
 800359a:	4b6d      	ldr	r3, [pc, #436]	@ (8003750 <HAL_RCC_OscConfig+0x240>)
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	4a6c      	ldr	r2, [pc, #432]	@ (8003750 <HAL_RCC_OscConfig+0x240>)
 80035a0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80035a4:	6013      	str	r3, [r2, #0]
 80035a6:	e00b      	b.n	80035c0 <HAL_RCC_OscConfig+0xb0>
 80035a8:	4b69      	ldr	r3, [pc, #420]	@ (8003750 <HAL_RCC_OscConfig+0x240>)
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	4a68      	ldr	r2, [pc, #416]	@ (8003750 <HAL_RCC_OscConfig+0x240>)
 80035ae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80035b2:	6013      	str	r3, [r2, #0]
 80035b4:	4b66      	ldr	r3, [pc, #408]	@ (8003750 <HAL_RCC_OscConfig+0x240>)
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	4a65      	ldr	r2, [pc, #404]	@ (8003750 <HAL_RCC_OscConfig+0x240>)
 80035ba:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80035be:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	685b      	ldr	r3, [r3, #4]
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d013      	beq.n	80035f0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035c8:	f7ff fb7e 	bl	8002cc8 <HAL_GetTick>
 80035cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80035ce:	e008      	b.n	80035e2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80035d0:	f7ff fb7a 	bl	8002cc8 <HAL_GetTick>
 80035d4:	4602      	mov	r2, r0
 80035d6:	693b      	ldr	r3, [r7, #16]
 80035d8:	1ad3      	subs	r3, r2, r3
 80035da:	2b64      	cmp	r3, #100	@ 0x64
 80035dc:	d901      	bls.n	80035e2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80035de:	2303      	movs	r3, #3
 80035e0:	e207      	b.n	80039f2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80035e2:	4b5b      	ldr	r3, [pc, #364]	@ (8003750 <HAL_RCC_OscConfig+0x240>)
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d0f0      	beq.n	80035d0 <HAL_RCC_OscConfig+0xc0>
 80035ee:	e014      	b.n	800361a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035f0:	f7ff fb6a 	bl	8002cc8 <HAL_GetTick>
 80035f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80035f6:	e008      	b.n	800360a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80035f8:	f7ff fb66 	bl	8002cc8 <HAL_GetTick>
 80035fc:	4602      	mov	r2, r0
 80035fe:	693b      	ldr	r3, [r7, #16]
 8003600:	1ad3      	subs	r3, r2, r3
 8003602:	2b64      	cmp	r3, #100	@ 0x64
 8003604:	d901      	bls.n	800360a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003606:	2303      	movs	r3, #3
 8003608:	e1f3      	b.n	80039f2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800360a:	4b51      	ldr	r3, [pc, #324]	@ (8003750 <HAL_RCC_OscConfig+0x240>)
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003612:	2b00      	cmp	r3, #0
 8003614:	d1f0      	bne.n	80035f8 <HAL_RCC_OscConfig+0xe8>
 8003616:	e000      	b.n	800361a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003618:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	f003 0302 	and.w	r3, r3, #2
 8003622:	2b00      	cmp	r3, #0
 8003624:	d063      	beq.n	80036ee <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003626:	4b4a      	ldr	r3, [pc, #296]	@ (8003750 <HAL_RCC_OscConfig+0x240>)
 8003628:	689b      	ldr	r3, [r3, #8]
 800362a:	f003 030c 	and.w	r3, r3, #12
 800362e:	2b00      	cmp	r3, #0
 8003630:	d00b      	beq.n	800364a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003632:	4b47      	ldr	r3, [pc, #284]	@ (8003750 <HAL_RCC_OscConfig+0x240>)
 8003634:	689b      	ldr	r3, [r3, #8]
 8003636:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800363a:	2b08      	cmp	r3, #8
 800363c:	d11c      	bne.n	8003678 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800363e:	4b44      	ldr	r3, [pc, #272]	@ (8003750 <HAL_RCC_OscConfig+0x240>)
 8003640:	685b      	ldr	r3, [r3, #4]
 8003642:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003646:	2b00      	cmp	r3, #0
 8003648:	d116      	bne.n	8003678 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800364a:	4b41      	ldr	r3, [pc, #260]	@ (8003750 <HAL_RCC_OscConfig+0x240>)
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	f003 0302 	and.w	r3, r3, #2
 8003652:	2b00      	cmp	r3, #0
 8003654:	d005      	beq.n	8003662 <HAL_RCC_OscConfig+0x152>
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	68db      	ldr	r3, [r3, #12]
 800365a:	2b01      	cmp	r3, #1
 800365c:	d001      	beq.n	8003662 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800365e:	2301      	movs	r3, #1
 8003660:	e1c7      	b.n	80039f2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003662:	4b3b      	ldr	r3, [pc, #236]	@ (8003750 <HAL_RCC_OscConfig+0x240>)
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	691b      	ldr	r3, [r3, #16]
 800366e:	00db      	lsls	r3, r3, #3
 8003670:	4937      	ldr	r1, [pc, #220]	@ (8003750 <HAL_RCC_OscConfig+0x240>)
 8003672:	4313      	orrs	r3, r2
 8003674:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003676:	e03a      	b.n	80036ee <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	68db      	ldr	r3, [r3, #12]
 800367c:	2b00      	cmp	r3, #0
 800367e:	d020      	beq.n	80036c2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003680:	4b34      	ldr	r3, [pc, #208]	@ (8003754 <HAL_RCC_OscConfig+0x244>)
 8003682:	2201      	movs	r2, #1
 8003684:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003686:	f7ff fb1f 	bl	8002cc8 <HAL_GetTick>
 800368a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800368c:	e008      	b.n	80036a0 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800368e:	f7ff fb1b 	bl	8002cc8 <HAL_GetTick>
 8003692:	4602      	mov	r2, r0
 8003694:	693b      	ldr	r3, [r7, #16]
 8003696:	1ad3      	subs	r3, r2, r3
 8003698:	2b02      	cmp	r3, #2
 800369a:	d901      	bls.n	80036a0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800369c:	2303      	movs	r3, #3
 800369e:	e1a8      	b.n	80039f2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80036a0:	4b2b      	ldr	r3, [pc, #172]	@ (8003750 <HAL_RCC_OscConfig+0x240>)
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	f003 0302 	and.w	r3, r3, #2
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d0f0      	beq.n	800368e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80036ac:	4b28      	ldr	r3, [pc, #160]	@ (8003750 <HAL_RCC_OscConfig+0x240>)
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	691b      	ldr	r3, [r3, #16]
 80036b8:	00db      	lsls	r3, r3, #3
 80036ba:	4925      	ldr	r1, [pc, #148]	@ (8003750 <HAL_RCC_OscConfig+0x240>)
 80036bc:	4313      	orrs	r3, r2
 80036be:	600b      	str	r3, [r1, #0]
 80036c0:	e015      	b.n	80036ee <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80036c2:	4b24      	ldr	r3, [pc, #144]	@ (8003754 <HAL_RCC_OscConfig+0x244>)
 80036c4:	2200      	movs	r2, #0
 80036c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036c8:	f7ff fafe 	bl	8002cc8 <HAL_GetTick>
 80036cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80036ce:	e008      	b.n	80036e2 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80036d0:	f7ff fafa 	bl	8002cc8 <HAL_GetTick>
 80036d4:	4602      	mov	r2, r0
 80036d6:	693b      	ldr	r3, [r7, #16]
 80036d8:	1ad3      	subs	r3, r2, r3
 80036da:	2b02      	cmp	r3, #2
 80036dc:	d901      	bls.n	80036e2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80036de:	2303      	movs	r3, #3
 80036e0:	e187      	b.n	80039f2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80036e2:	4b1b      	ldr	r3, [pc, #108]	@ (8003750 <HAL_RCC_OscConfig+0x240>)
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	f003 0302 	and.w	r3, r3, #2
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d1f0      	bne.n	80036d0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	f003 0308 	and.w	r3, r3, #8
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d036      	beq.n	8003768 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	695b      	ldr	r3, [r3, #20]
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d016      	beq.n	8003730 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003702:	4b15      	ldr	r3, [pc, #84]	@ (8003758 <HAL_RCC_OscConfig+0x248>)
 8003704:	2201      	movs	r2, #1
 8003706:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003708:	f7ff fade 	bl	8002cc8 <HAL_GetTick>
 800370c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800370e:	e008      	b.n	8003722 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003710:	f7ff fada 	bl	8002cc8 <HAL_GetTick>
 8003714:	4602      	mov	r2, r0
 8003716:	693b      	ldr	r3, [r7, #16]
 8003718:	1ad3      	subs	r3, r2, r3
 800371a:	2b02      	cmp	r3, #2
 800371c:	d901      	bls.n	8003722 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800371e:	2303      	movs	r3, #3
 8003720:	e167      	b.n	80039f2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003722:	4b0b      	ldr	r3, [pc, #44]	@ (8003750 <HAL_RCC_OscConfig+0x240>)
 8003724:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003726:	f003 0302 	and.w	r3, r3, #2
 800372a:	2b00      	cmp	r3, #0
 800372c:	d0f0      	beq.n	8003710 <HAL_RCC_OscConfig+0x200>
 800372e:	e01b      	b.n	8003768 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003730:	4b09      	ldr	r3, [pc, #36]	@ (8003758 <HAL_RCC_OscConfig+0x248>)
 8003732:	2200      	movs	r2, #0
 8003734:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003736:	f7ff fac7 	bl	8002cc8 <HAL_GetTick>
 800373a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800373c:	e00e      	b.n	800375c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800373e:	f7ff fac3 	bl	8002cc8 <HAL_GetTick>
 8003742:	4602      	mov	r2, r0
 8003744:	693b      	ldr	r3, [r7, #16]
 8003746:	1ad3      	subs	r3, r2, r3
 8003748:	2b02      	cmp	r3, #2
 800374a:	d907      	bls.n	800375c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800374c:	2303      	movs	r3, #3
 800374e:	e150      	b.n	80039f2 <HAL_RCC_OscConfig+0x4e2>
 8003750:	40023800 	.word	0x40023800
 8003754:	42470000 	.word	0x42470000
 8003758:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800375c:	4b88      	ldr	r3, [pc, #544]	@ (8003980 <HAL_RCC_OscConfig+0x470>)
 800375e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003760:	f003 0302 	and.w	r3, r3, #2
 8003764:	2b00      	cmp	r3, #0
 8003766:	d1ea      	bne.n	800373e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	f003 0304 	and.w	r3, r3, #4
 8003770:	2b00      	cmp	r3, #0
 8003772:	f000 8097 	beq.w	80038a4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003776:	2300      	movs	r3, #0
 8003778:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800377a:	4b81      	ldr	r3, [pc, #516]	@ (8003980 <HAL_RCC_OscConfig+0x470>)
 800377c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800377e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003782:	2b00      	cmp	r3, #0
 8003784:	d10f      	bne.n	80037a6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003786:	2300      	movs	r3, #0
 8003788:	60bb      	str	r3, [r7, #8]
 800378a:	4b7d      	ldr	r3, [pc, #500]	@ (8003980 <HAL_RCC_OscConfig+0x470>)
 800378c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800378e:	4a7c      	ldr	r2, [pc, #496]	@ (8003980 <HAL_RCC_OscConfig+0x470>)
 8003790:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003794:	6413      	str	r3, [r2, #64]	@ 0x40
 8003796:	4b7a      	ldr	r3, [pc, #488]	@ (8003980 <HAL_RCC_OscConfig+0x470>)
 8003798:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800379a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800379e:	60bb      	str	r3, [r7, #8]
 80037a0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80037a2:	2301      	movs	r3, #1
 80037a4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037a6:	4b77      	ldr	r3, [pc, #476]	@ (8003984 <HAL_RCC_OscConfig+0x474>)
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d118      	bne.n	80037e4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80037b2:	4b74      	ldr	r3, [pc, #464]	@ (8003984 <HAL_RCC_OscConfig+0x474>)
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	4a73      	ldr	r2, [pc, #460]	@ (8003984 <HAL_RCC_OscConfig+0x474>)
 80037b8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80037bc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80037be:	f7ff fa83 	bl	8002cc8 <HAL_GetTick>
 80037c2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037c4:	e008      	b.n	80037d8 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80037c6:	f7ff fa7f 	bl	8002cc8 <HAL_GetTick>
 80037ca:	4602      	mov	r2, r0
 80037cc:	693b      	ldr	r3, [r7, #16]
 80037ce:	1ad3      	subs	r3, r2, r3
 80037d0:	2b02      	cmp	r3, #2
 80037d2:	d901      	bls.n	80037d8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80037d4:	2303      	movs	r3, #3
 80037d6:	e10c      	b.n	80039f2 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037d8:	4b6a      	ldr	r3, [pc, #424]	@ (8003984 <HAL_RCC_OscConfig+0x474>)
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d0f0      	beq.n	80037c6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	689b      	ldr	r3, [r3, #8]
 80037e8:	2b01      	cmp	r3, #1
 80037ea:	d106      	bne.n	80037fa <HAL_RCC_OscConfig+0x2ea>
 80037ec:	4b64      	ldr	r3, [pc, #400]	@ (8003980 <HAL_RCC_OscConfig+0x470>)
 80037ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80037f0:	4a63      	ldr	r2, [pc, #396]	@ (8003980 <HAL_RCC_OscConfig+0x470>)
 80037f2:	f043 0301 	orr.w	r3, r3, #1
 80037f6:	6713      	str	r3, [r2, #112]	@ 0x70
 80037f8:	e01c      	b.n	8003834 <HAL_RCC_OscConfig+0x324>
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	689b      	ldr	r3, [r3, #8]
 80037fe:	2b05      	cmp	r3, #5
 8003800:	d10c      	bne.n	800381c <HAL_RCC_OscConfig+0x30c>
 8003802:	4b5f      	ldr	r3, [pc, #380]	@ (8003980 <HAL_RCC_OscConfig+0x470>)
 8003804:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003806:	4a5e      	ldr	r2, [pc, #376]	@ (8003980 <HAL_RCC_OscConfig+0x470>)
 8003808:	f043 0304 	orr.w	r3, r3, #4
 800380c:	6713      	str	r3, [r2, #112]	@ 0x70
 800380e:	4b5c      	ldr	r3, [pc, #368]	@ (8003980 <HAL_RCC_OscConfig+0x470>)
 8003810:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003812:	4a5b      	ldr	r2, [pc, #364]	@ (8003980 <HAL_RCC_OscConfig+0x470>)
 8003814:	f043 0301 	orr.w	r3, r3, #1
 8003818:	6713      	str	r3, [r2, #112]	@ 0x70
 800381a:	e00b      	b.n	8003834 <HAL_RCC_OscConfig+0x324>
 800381c:	4b58      	ldr	r3, [pc, #352]	@ (8003980 <HAL_RCC_OscConfig+0x470>)
 800381e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003820:	4a57      	ldr	r2, [pc, #348]	@ (8003980 <HAL_RCC_OscConfig+0x470>)
 8003822:	f023 0301 	bic.w	r3, r3, #1
 8003826:	6713      	str	r3, [r2, #112]	@ 0x70
 8003828:	4b55      	ldr	r3, [pc, #340]	@ (8003980 <HAL_RCC_OscConfig+0x470>)
 800382a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800382c:	4a54      	ldr	r2, [pc, #336]	@ (8003980 <HAL_RCC_OscConfig+0x470>)
 800382e:	f023 0304 	bic.w	r3, r3, #4
 8003832:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	689b      	ldr	r3, [r3, #8]
 8003838:	2b00      	cmp	r3, #0
 800383a:	d015      	beq.n	8003868 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800383c:	f7ff fa44 	bl	8002cc8 <HAL_GetTick>
 8003840:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003842:	e00a      	b.n	800385a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003844:	f7ff fa40 	bl	8002cc8 <HAL_GetTick>
 8003848:	4602      	mov	r2, r0
 800384a:	693b      	ldr	r3, [r7, #16]
 800384c:	1ad3      	subs	r3, r2, r3
 800384e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003852:	4293      	cmp	r3, r2
 8003854:	d901      	bls.n	800385a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003856:	2303      	movs	r3, #3
 8003858:	e0cb      	b.n	80039f2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800385a:	4b49      	ldr	r3, [pc, #292]	@ (8003980 <HAL_RCC_OscConfig+0x470>)
 800385c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800385e:	f003 0302 	and.w	r3, r3, #2
 8003862:	2b00      	cmp	r3, #0
 8003864:	d0ee      	beq.n	8003844 <HAL_RCC_OscConfig+0x334>
 8003866:	e014      	b.n	8003892 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003868:	f7ff fa2e 	bl	8002cc8 <HAL_GetTick>
 800386c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800386e:	e00a      	b.n	8003886 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003870:	f7ff fa2a 	bl	8002cc8 <HAL_GetTick>
 8003874:	4602      	mov	r2, r0
 8003876:	693b      	ldr	r3, [r7, #16]
 8003878:	1ad3      	subs	r3, r2, r3
 800387a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800387e:	4293      	cmp	r3, r2
 8003880:	d901      	bls.n	8003886 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003882:	2303      	movs	r3, #3
 8003884:	e0b5      	b.n	80039f2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003886:	4b3e      	ldr	r3, [pc, #248]	@ (8003980 <HAL_RCC_OscConfig+0x470>)
 8003888:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800388a:	f003 0302 	and.w	r3, r3, #2
 800388e:	2b00      	cmp	r3, #0
 8003890:	d1ee      	bne.n	8003870 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003892:	7dfb      	ldrb	r3, [r7, #23]
 8003894:	2b01      	cmp	r3, #1
 8003896:	d105      	bne.n	80038a4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003898:	4b39      	ldr	r3, [pc, #228]	@ (8003980 <HAL_RCC_OscConfig+0x470>)
 800389a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800389c:	4a38      	ldr	r2, [pc, #224]	@ (8003980 <HAL_RCC_OscConfig+0x470>)
 800389e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80038a2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	699b      	ldr	r3, [r3, #24]
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	f000 80a1 	beq.w	80039f0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80038ae:	4b34      	ldr	r3, [pc, #208]	@ (8003980 <HAL_RCC_OscConfig+0x470>)
 80038b0:	689b      	ldr	r3, [r3, #8]
 80038b2:	f003 030c 	and.w	r3, r3, #12
 80038b6:	2b08      	cmp	r3, #8
 80038b8:	d05c      	beq.n	8003974 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	699b      	ldr	r3, [r3, #24]
 80038be:	2b02      	cmp	r3, #2
 80038c0:	d141      	bne.n	8003946 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80038c2:	4b31      	ldr	r3, [pc, #196]	@ (8003988 <HAL_RCC_OscConfig+0x478>)
 80038c4:	2200      	movs	r2, #0
 80038c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038c8:	f7ff f9fe 	bl	8002cc8 <HAL_GetTick>
 80038cc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80038ce:	e008      	b.n	80038e2 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80038d0:	f7ff f9fa 	bl	8002cc8 <HAL_GetTick>
 80038d4:	4602      	mov	r2, r0
 80038d6:	693b      	ldr	r3, [r7, #16]
 80038d8:	1ad3      	subs	r3, r2, r3
 80038da:	2b02      	cmp	r3, #2
 80038dc:	d901      	bls.n	80038e2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80038de:	2303      	movs	r3, #3
 80038e0:	e087      	b.n	80039f2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80038e2:	4b27      	ldr	r3, [pc, #156]	@ (8003980 <HAL_RCC_OscConfig+0x470>)
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d1f0      	bne.n	80038d0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	69da      	ldr	r2, [r3, #28]
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	6a1b      	ldr	r3, [r3, #32]
 80038f6:	431a      	orrs	r2, r3
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038fc:	019b      	lsls	r3, r3, #6
 80038fe:	431a      	orrs	r2, r3
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003904:	085b      	lsrs	r3, r3, #1
 8003906:	3b01      	subs	r3, #1
 8003908:	041b      	lsls	r3, r3, #16
 800390a:	431a      	orrs	r2, r3
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003910:	061b      	lsls	r3, r3, #24
 8003912:	491b      	ldr	r1, [pc, #108]	@ (8003980 <HAL_RCC_OscConfig+0x470>)
 8003914:	4313      	orrs	r3, r2
 8003916:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003918:	4b1b      	ldr	r3, [pc, #108]	@ (8003988 <HAL_RCC_OscConfig+0x478>)
 800391a:	2201      	movs	r2, #1
 800391c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800391e:	f7ff f9d3 	bl	8002cc8 <HAL_GetTick>
 8003922:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003924:	e008      	b.n	8003938 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003926:	f7ff f9cf 	bl	8002cc8 <HAL_GetTick>
 800392a:	4602      	mov	r2, r0
 800392c:	693b      	ldr	r3, [r7, #16]
 800392e:	1ad3      	subs	r3, r2, r3
 8003930:	2b02      	cmp	r3, #2
 8003932:	d901      	bls.n	8003938 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003934:	2303      	movs	r3, #3
 8003936:	e05c      	b.n	80039f2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003938:	4b11      	ldr	r3, [pc, #68]	@ (8003980 <HAL_RCC_OscConfig+0x470>)
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003940:	2b00      	cmp	r3, #0
 8003942:	d0f0      	beq.n	8003926 <HAL_RCC_OscConfig+0x416>
 8003944:	e054      	b.n	80039f0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003946:	4b10      	ldr	r3, [pc, #64]	@ (8003988 <HAL_RCC_OscConfig+0x478>)
 8003948:	2200      	movs	r2, #0
 800394a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800394c:	f7ff f9bc 	bl	8002cc8 <HAL_GetTick>
 8003950:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003952:	e008      	b.n	8003966 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003954:	f7ff f9b8 	bl	8002cc8 <HAL_GetTick>
 8003958:	4602      	mov	r2, r0
 800395a:	693b      	ldr	r3, [r7, #16]
 800395c:	1ad3      	subs	r3, r2, r3
 800395e:	2b02      	cmp	r3, #2
 8003960:	d901      	bls.n	8003966 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003962:	2303      	movs	r3, #3
 8003964:	e045      	b.n	80039f2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003966:	4b06      	ldr	r3, [pc, #24]	@ (8003980 <HAL_RCC_OscConfig+0x470>)
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800396e:	2b00      	cmp	r3, #0
 8003970:	d1f0      	bne.n	8003954 <HAL_RCC_OscConfig+0x444>
 8003972:	e03d      	b.n	80039f0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	699b      	ldr	r3, [r3, #24]
 8003978:	2b01      	cmp	r3, #1
 800397a:	d107      	bne.n	800398c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800397c:	2301      	movs	r3, #1
 800397e:	e038      	b.n	80039f2 <HAL_RCC_OscConfig+0x4e2>
 8003980:	40023800 	.word	0x40023800
 8003984:	40007000 	.word	0x40007000
 8003988:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800398c:	4b1b      	ldr	r3, [pc, #108]	@ (80039fc <HAL_RCC_OscConfig+0x4ec>)
 800398e:	685b      	ldr	r3, [r3, #4]
 8003990:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	699b      	ldr	r3, [r3, #24]
 8003996:	2b01      	cmp	r3, #1
 8003998:	d028      	beq.n	80039ec <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80039a4:	429a      	cmp	r2, r3
 80039a6:	d121      	bne.n	80039ec <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80039b2:	429a      	cmp	r2, r3
 80039b4:	d11a      	bne.n	80039ec <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80039b6:	68fa      	ldr	r2, [r7, #12]
 80039b8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80039bc:	4013      	ands	r3, r2
 80039be:	687a      	ldr	r2, [r7, #4]
 80039c0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80039c2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80039c4:	4293      	cmp	r3, r2
 80039c6:	d111      	bne.n	80039ec <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039d2:	085b      	lsrs	r3, r3, #1
 80039d4:	3b01      	subs	r3, #1
 80039d6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80039d8:	429a      	cmp	r2, r3
 80039da:	d107      	bne.n	80039ec <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039e6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80039e8:	429a      	cmp	r2, r3
 80039ea:	d001      	beq.n	80039f0 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80039ec:	2301      	movs	r3, #1
 80039ee:	e000      	b.n	80039f2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80039f0:	2300      	movs	r3, #0
}
 80039f2:	4618      	mov	r0, r3
 80039f4:	3718      	adds	r7, #24
 80039f6:	46bd      	mov	sp, r7
 80039f8:	bd80      	pop	{r7, pc}
 80039fa:	bf00      	nop
 80039fc:	40023800 	.word	0x40023800

08003a00 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003a00:	b580      	push	{r7, lr}
 8003a02:	b084      	sub	sp, #16
 8003a04:	af00      	add	r7, sp, #0
 8003a06:	6078      	str	r0, [r7, #4]
 8003a08:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d101      	bne.n	8003a14 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003a10:	2301      	movs	r3, #1
 8003a12:	e0cc      	b.n	8003bae <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003a14:	4b68      	ldr	r3, [pc, #416]	@ (8003bb8 <HAL_RCC_ClockConfig+0x1b8>)
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	f003 0307 	and.w	r3, r3, #7
 8003a1c:	683a      	ldr	r2, [r7, #0]
 8003a1e:	429a      	cmp	r2, r3
 8003a20:	d90c      	bls.n	8003a3c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a22:	4b65      	ldr	r3, [pc, #404]	@ (8003bb8 <HAL_RCC_ClockConfig+0x1b8>)
 8003a24:	683a      	ldr	r2, [r7, #0]
 8003a26:	b2d2      	uxtb	r2, r2
 8003a28:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a2a:	4b63      	ldr	r3, [pc, #396]	@ (8003bb8 <HAL_RCC_ClockConfig+0x1b8>)
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	f003 0307 	and.w	r3, r3, #7
 8003a32:	683a      	ldr	r2, [r7, #0]
 8003a34:	429a      	cmp	r2, r3
 8003a36:	d001      	beq.n	8003a3c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003a38:	2301      	movs	r3, #1
 8003a3a:	e0b8      	b.n	8003bae <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	f003 0302 	and.w	r3, r3, #2
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d020      	beq.n	8003a8a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	f003 0304 	and.w	r3, r3, #4
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d005      	beq.n	8003a60 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003a54:	4b59      	ldr	r3, [pc, #356]	@ (8003bbc <HAL_RCC_ClockConfig+0x1bc>)
 8003a56:	689b      	ldr	r3, [r3, #8]
 8003a58:	4a58      	ldr	r2, [pc, #352]	@ (8003bbc <HAL_RCC_ClockConfig+0x1bc>)
 8003a5a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003a5e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	f003 0308 	and.w	r3, r3, #8
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d005      	beq.n	8003a78 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003a6c:	4b53      	ldr	r3, [pc, #332]	@ (8003bbc <HAL_RCC_ClockConfig+0x1bc>)
 8003a6e:	689b      	ldr	r3, [r3, #8]
 8003a70:	4a52      	ldr	r2, [pc, #328]	@ (8003bbc <HAL_RCC_ClockConfig+0x1bc>)
 8003a72:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003a76:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003a78:	4b50      	ldr	r3, [pc, #320]	@ (8003bbc <HAL_RCC_ClockConfig+0x1bc>)
 8003a7a:	689b      	ldr	r3, [r3, #8]
 8003a7c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	689b      	ldr	r3, [r3, #8]
 8003a84:	494d      	ldr	r1, [pc, #308]	@ (8003bbc <HAL_RCC_ClockConfig+0x1bc>)
 8003a86:	4313      	orrs	r3, r2
 8003a88:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	f003 0301 	and.w	r3, r3, #1
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d044      	beq.n	8003b20 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	685b      	ldr	r3, [r3, #4]
 8003a9a:	2b01      	cmp	r3, #1
 8003a9c:	d107      	bne.n	8003aae <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a9e:	4b47      	ldr	r3, [pc, #284]	@ (8003bbc <HAL_RCC_ClockConfig+0x1bc>)
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d119      	bne.n	8003ade <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003aaa:	2301      	movs	r3, #1
 8003aac:	e07f      	b.n	8003bae <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	685b      	ldr	r3, [r3, #4]
 8003ab2:	2b02      	cmp	r3, #2
 8003ab4:	d003      	beq.n	8003abe <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003aba:	2b03      	cmp	r3, #3
 8003abc:	d107      	bne.n	8003ace <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003abe:	4b3f      	ldr	r3, [pc, #252]	@ (8003bbc <HAL_RCC_ClockConfig+0x1bc>)
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d109      	bne.n	8003ade <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003aca:	2301      	movs	r3, #1
 8003acc:	e06f      	b.n	8003bae <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ace:	4b3b      	ldr	r3, [pc, #236]	@ (8003bbc <HAL_RCC_ClockConfig+0x1bc>)
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	f003 0302 	and.w	r3, r3, #2
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d101      	bne.n	8003ade <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003ada:	2301      	movs	r3, #1
 8003adc:	e067      	b.n	8003bae <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003ade:	4b37      	ldr	r3, [pc, #220]	@ (8003bbc <HAL_RCC_ClockConfig+0x1bc>)
 8003ae0:	689b      	ldr	r3, [r3, #8]
 8003ae2:	f023 0203 	bic.w	r2, r3, #3
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	685b      	ldr	r3, [r3, #4]
 8003aea:	4934      	ldr	r1, [pc, #208]	@ (8003bbc <HAL_RCC_ClockConfig+0x1bc>)
 8003aec:	4313      	orrs	r3, r2
 8003aee:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003af0:	f7ff f8ea 	bl	8002cc8 <HAL_GetTick>
 8003af4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003af6:	e00a      	b.n	8003b0e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003af8:	f7ff f8e6 	bl	8002cc8 <HAL_GetTick>
 8003afc:	4602      	mov	r2, r0
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	1ad3      	subs	r3, r2, r3
 8003b02:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b06:	4293      	cmp	r3, r2
 8003b08:	d901      	bls.n	8003b0e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003b0a:	2303      	movs	r3, #3
 8003b0c:	e04f      	b.n	8003bae <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b0e:	4b2b      	ldr	r3, [pc, #172]	@ (8003bbc <HAL_RCC_ClockConfig+0x1bc>)
 8003b10:	689b      	ldr	r3, [r3, #8]
 8003b12:	f003 020c 	and.w	r2, r3, #12
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	685b      	ldr	r3, [r3, #4]
 8003b1a:	009b      	lsls	r3, r3, #2
 8003b1c:	429a      	cmp	r2, r3
 8003b1e:	d1eb      	bne.n	8003af8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003b20:	4b25      	ldr	r3, [pc, #148]	@ (8003bb8 <HAL_RCC_ClockConfig+0x1b8>)
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	f003 0307 	and.w	r3, r3, #7
 8003b28:	683a      	ldr	r2, [r7, #0]
 8003b2a:	429a      	cmp	r2, r3
 8003b2c:	d20c      	bcs.n	8003b48 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b2e:	4b22      	ldr	r3, [pc, #136]	@ (8003bb8 <HAL_RCC_ClockConfig+0x1b8>)
 8003b30:	683a      	ldr	r2, [r7, #0]
 8003b32:	b2d2      	uxtb	r2, r2
 8003b34:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b36:	4b20      	ldr	r3, [pc, #128]	@ (8003bb8 <HAL_RCC_ClockConfig+0x1b8>)
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	f003 0307 	and.w	r3, r3, #7
 8003b3e:	683a      	ldr	r2, [r7, #0]
 8003b40:	429a      	cmp	r2, r3
 8003b42:	d001      	beq.n	8003b48 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003b44:	2301      	movs	r3, #1
 8003b46:	e032      	b.n	8003bae <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	f003 0304 	and.w	r3, r3, #4
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d008      	beq.n	8003b66 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003b54:	4b19      	ldr	r3, [pc, #100]	@ (8003bbc <HAL_RCC_ClockConfig+0x1bc>)
 8003b56:	689b      	ldr	r3, [r3, #8]
 8003b58:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	68db      	ldr	r3, [r3, #12]
 8003b60:	4916      	ldr	r1, [pc, #88]	@ (8003bbc <HAL_RCC_ClockConfig+0x1bc>)
 8003b62:	4313      	orrs	r3, r2
 8003b64:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	f003 0308 	and.w	r3, r3, #8
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d009      	beq.n	8003b86 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003b72:	4b12      	ldr	r3, [pc, #72]	@ (8003bbc <HAL_RCC_ClockConfig+0x1bc>)
 8003b74:	689b      	ldr	r3, [r3, #8]
 8003b76:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	691b      	ldr	r3, [r3, #16]
 8003b7e:	00db      	lsls	r3, r3, #3
 8003b80:	490e      	ldr	r1, [pc, #56]	@ (8003bbc <HAL_RCC_ClockConfig+0x1bc>)
 8003b82:	4313      	orrs	r3, r2
 8003b84:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003b86:	f000 f821 	bl	8003bcc <HAL_RCC_GetSysClockFreq>
 8003b8a:	4602      	mov	r2, r0
 8003b8c:	4b0b      	ldr	r3, [pc, #44]	@ (8003bbc <HAL_RCC_ClockConfig+0x1bc>)
 8003b8e:	689b      	ldr	r3, [r3, #8]
 8003b90:	091b      	lsrs	r3, r3, #4
 8003b92:	f003 030f 	and.w	r3, r3, #15
 8003b96:	490a      	ldr	r1, [pc, #40]	@ (8003bc0 <HAL_RCC_ClockConfig+0x1c0>)
 8003b98:	5ccb      	ldrb	r3, [r1, r3]
 8003b9a:	fa22 f303 	lsr.w	r3, r2, r3
 8003b9e:	4a09      	ldr	r2, [pc, #36]	@ (8003bc4 <HAL_RCC_ClockConfig+0x1c4>)
 8003ba0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003ba2:	4b09      	ldr	r3, [pc, #36]	@ (8003bc8 <HAL_RCC_ClockConfig+0x1c8>)
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	4618      	mov	r0, r3
 8003ba8:	f7ff f84a 	bl	8002c40 <HAL_InitTick>

  return HAL_OK;
 8003bac:	2300      	movs	r3, #0
}
 8003bae:	4618      	mov	r0, r3
 8003bb0:	3710      	adds	r7, #16
 8003bb2:	46bd      	mov	sp, r7
 8003bb4:	bd80      	pop	{r7, pc}
 8003bb6:	bf00      	nop
 8003bb8:	40023c00 	.word	0x40023c00
 8003bbc:	40023800 	.word	0x40023800
 8003bc0:	080066cc 	.word	0x080066cc
 8003bc4:	20000000 	.word	0x20000000
 8003bc8:	20000004 	.word	0x20000004

08003bcc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003bcc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003bd0:	b094      	sub	sp, #80	@ 0x50
 8003bd2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003bd4:	2300      	movs	r3, #0
 8003bd6:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8003bd8:	2300      	movs	r3, #0
 8003bda:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8003bdc:	2300      	movs	r3, #0
 8003bde:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8003be0:	2300      	movs	r3, #0
 8003be2:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003be4:	4b79      	ldr	r3, [pc, #484]	@ (8003dcc <HAL_RCC_GetSysClockFreq+0x200>)
 8003be6:	689b      	ldr	r3, [r3, #8]
 8003be8:	f003 030c 	and.w	r3, r3, #12
 8003bec:	2b08      	cmp	r3, #8
 8003bee:	d00d      	beq.n	8003c0c <HAL_RCC_GetSysClockFreq+0x40>
 8003bf0:	2b08      	cmp	r3, #8
 8003bf2:	f200 80e1 	bhi.w	8003db8 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d002      	beq.n	8003c00 <HAL_RCC_GetSysClockFreq+0x34>
 8003bfa:	2b04      	cmp	r3, #4
 8003bfc:	d003      	beq.n	8003c06 <HAL_RCC_GetSysClockFreq+0x3a>
 8003bfe:	e0db      	b.n	8003db8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003c00:	4b73      	ldr	r3, [pc, #460]	@ (8003dd0 <HAL_RCC_GetSysClockFreq+0x204>)
 8003c02:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003c04:	e0db      	b.n	8003dbe <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003c06:	4b73      	ldr	r3, [pc, #460]	@ (8003dd4 <HAL_RCC_GetSysClockFreq+0x208>)
 8003c08:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003c0a:	e0d8      	b.n	8003dbe <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003c0c:	4b6f      	ldr	r3, [pc, #444]	@ (8003dcc <HAL_RCC_GetSysClockFreq+0x200>)
 8003c0e:	685b      	ldr	r3, [r3, #4]
 8003c10:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003c14:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003c16:	4b6d      	ldr	r3, [pc, #436]	@ (8003dcc <HAL_RCC_GetSysClockFreq+0x200>)
 8003c18:	685b      	ldr	r3, [r3, #4]
 8003c1a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d063      	beq.n	8003cea <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003c22:	4b6a      	ldr	r3, [pc, #424]	@ (8003dcc <HAL_RCC_GetSysClockFreq+0x200>)
 8003c24:	685b      	ldr	r3, [r3, #4]
 8003c26:	099b      	lsrs	r3, r3, #6
 8003c28:	2200      	movs	r2, #0
 8003c2a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003c2c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003c2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c30:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003c34:	633b      	str	r3, [r7, #48]	@ 0x30
 8003c36:	2300      	movs	r3, #0
 8003c38:	637b      	str	r3, [r7, #52]	@ 0x34
 8003c3a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003c3e:	4622      	mov	r2, r4
 8003c40:	462b      	mov	r3, r5
 8003c42:	f04f 0000 	mov.w	r0, #0
 8003c46:	f04f 0100 	mov.w	r1, #0
 8003c4a:	0159      	lsls	r1, r3, #5
 8003c4c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003c50:	0150      	lsls	r0, r2, #5
 8003c52:	4602      	mov	r2, r0
 8003c54:	460b      	mov	r3, r1
 8003c56:	4621      	mov	r1, r4
 8003c58:	1a51      	subs	r1, r2, r1
 8003c5a:	6139      	str	r1, [r7, #16]
 8003c5c:	4629      	mov	r1, r5
 8003c5e:	eb63 0301 	sbc.w	r3, r3, r1
 8003c62:	617b      	str	r3, [r7, #20]
 8003c64:	f04f 0200 	mov.w	r2, #0
 8003c68:	f04f 0300 	mov.w	r3, #0
 8003c6c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003c70:	4659      	mov	r1, fp
 8003c72:	018b      	lsls	r3, r1, #6
 8003c74:	4651      	mov	r1, sl
 8003c76:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003c7a:	4651      	mov	r1, sl
 8003c7c:	018a      	lsls	r2, r1, #6
 8003c7e:	4651      	mov	r1, sl
 8003c80:	ebb2 0801 	subs.w	r8, r2, r1
 8003c84:	4659      	mov	r1, fp
 8003c86:	eb63 0901 	sbc.w	r9, r3, r1
 8003c8a:	f04f 0200 	mov.w	r2, #0
 8003c8e:	f04f 0300 	mov.w	r3, #0
 8003c92:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003c96:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003c9a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003c9e:	4690      	mov	r8, r2
 8003ca0:	4699      	mov	r9, r3
 8003ca2:	4623      	mov	r3, r4
 8003ca4:	eb18 0303 	adds.w	r3, r8, r3
 8003ca8:	60bb      	str	r3, [r7, #8]
 8003caa:	462b      	mov	r3, r5
 8003cac:	eb49 0303 	adc.w	r3, r9, r3
 8003cb0:	60fb      	str	r3, [r7, #12]
 8003cb2:	f04f 0200 	mov.w	r2, #0
 8003cb6:	f04f 0300 	mov.w	r3, #0
 8003cba:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003cbe:	4629      	mov	r1, r5
 8003cc0:	024b      	lsls	r3, r1, #9
 8003cc2:	4621      	mov	r1, r4
 8003cc4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003cc8:	4621      	mov	r1, r4
 8003cca:	024a      	lsls	r2, r1, #9
 8003ccc:	4610      	mov	r0, r2
 8003cce:	4619      	mov	r1, r3
 8003cd0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003cd2:	2200      	movs	r2, #0
 8003cd4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003cd6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003cd8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003cdc:	f7fc ff42 	bl	8000b64 <__aeabi_uldivmod>
 8003ce0:	4602      	mov	r2, r0
 8003ce2:	460b      	mov	r3, r1
 8003ce4:	4613      	mov	r3, r2
 8003ce6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003ce8:	e058      	b.n	8003d9c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003cea:	4b38      	ldr	r3, [pc, #224]	@ (8003dcc <HAL_RCC_GetSysClockFreq+0x200>)
 8003cec:	685b      	ldr	r3, [r3, #4]
 8003cee:	099b      	lsrs	r3, r3, #6
 8003cf0:	2200      	movs	r2, #0
 8003cf2:	4618      	mov	r0, r3
 8003cf4:	4611      	mov	r1, r2
 8003cf6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003cfa:	623b      	str	r3, [r7, #32]
 8003cfc:	2300      	movs	r3, #0
 8003cfe:	627b      	str	r3, [r7, #36]	@ 0x24
 8003d00:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003d04:	4642      	mov	r2, r8
 8003d06:	464b      	mov	r3, r9
 8003d08:	f04f 0000 	mov.w	r0, #0
 8003d0c:	f04f 0100 	mov.w	r1, #0
 8003d10:	0159      	lsls	r1, r3, #5
 8003d12:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003d16:	0150      	lsls	r0, r2, #5
 8003d18:	4602      	mov	r2, r0
 8003d1a:	460b      	mov	r3, r1
 8003d1c:	4641      	mov	r1, r8
 8003d1e:	ebb2 0a01 	subs.w	sl, r2, r1
 8003d22:	4649      	mov	r1, r9
 8003d24:	eb63 0b01 	sbc.w	fp, r3, r1
 8003d28:	f04f 0200 	mov.w	r2, #0
 8003d2c:	f04f 0300 	mov.w	r3, #0
 8003d30:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003d34:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003d38:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003d3c:	ebb2 040a 	subs.w	r4, r2, sl
 8003d40:	eb63 050b 	sbc.w	r5, r3, fp
 8003d44:	f04f 0200 	mov.w	r2, #0
 8003d48:	f04f 0300 	mov.w	r3, #0
 8003d4c:	00eb      	lsls	r3, r5, #3
 8003d4e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003d52:	00e2      	lsls	r2, r4, #3
 8003d54:	4614      	mov	r4, r2
 8003d56:	461d      	mov	r5, r3
 8003d58:	4643      	mov	r3, r8
 8003d5a:	18e3      	adds	r3, r4, r3
 8003d5c:	603b      	str	r3, [r7, #0]
 8003d5e:	464b      	mov	r3, r9
 8003d60:	eb45 0303 	adc.w	r3, r5, r3
 8003d64:	607b      	str	r3, [r7, #4]
 8003d66:	f04f 0200 	mov.w	r2, #0
 8003d6a:	f04f 0300 	mov.w	r3, #0
 8003d6e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003d72:	4629      	mov	r1, r5
 8003d74:	028b      	lsls	r3, r1, #10
 8003d76:	4621      	mov	r1, r4
 8003d78:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003d7c:	4621      	mov	r1, r4
 8003d7e:	028a      	lsls	r2, r1, #10
 8003d80:	4610      	mov	r0, r2
 8003d82:	4619      	mov	r1, r3
 8003d84:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003d86:	2200      	movs	r2, #0
 8003d88:	61bb      	str	r3, [r7, #24]
 8003d8a:	61fa      	str	r2, [r7, #28]
 8003d8c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003d90:	f7fc fee8 	bl	8000b64 <__aeabi_uldivmod>
 8003d94:	4602      	mov	r2, r0
 8003d96:	460b      	mov	r3, r1
 8003d98:	4613      	mov	r3, r2
 8003d9a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003d9c:	4b0b      	ldr	r3, [pc, #44]	@ (8003dcc <HAL_RCC_GetSysClockFreq+0x200>)
 8003d9e:	685b      	ldr	r3, [r3, #4]
 8003da0:	0c1b      	lsrs	r3, r3, #16
 8003da2:	f003 0303 	and.w	r3, r3, #3
 8003da6:	3301      	adds	r3, #1
 8003da8:	005b      	lsls	r3, r3, #1
 8003daa:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8003dac:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003dae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003db0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003db4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003db6:	e002      	b.n	8003dbe <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003db8:	4b05      	ldr	r3, [pc, #20]	@ (8003dd0 <HAL_RCC_GetSysClockFreq+0x204>)
 8003dba:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003dbc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003dbe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8003dc0:	4618      	mov	r0, r3
 8003dc2:	3750      	adds	r7, #80	@ 0x50
 8003dc4:	46bd      	mov	sp, r7
 8003dc6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003dca:	bf00      	nop
 8003dcc:	40023800 	.word	0x40023800
 8003dd0:	00f42400 	.word	0x00f42400
 8003dd4:	007a1200 	.word	0x007a1200

08003dd8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003dd8:	b480      	push	{r7}
 8003dda:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003ddc:	4b03      	ldr	r3, [pc, #12]	@ (8003dec <HAL_RCC_GetHCLKFreq+0x14>)
 8003dde:	681b      	ldr	r3, [r3, #0]
}
 8003de0:	4618      	mov	r0, r3
 8003de2:	46bd      	mov	sp, r7
 8003de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de8:	4770      	bx	lr
 8003dea:	bf00      	nop
 8003dec:	20000000 	.word	0x20000000

08003df0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003df0:	b580      	push	{r7, lr}
 8003df2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003df4:	f7ff fff0 	bl	8003dd8 <HAL_RCC_GetHCLKFreq>
 8003df8:	4602      	mov	r2, r0
 8003dfa:	4b05      	ldr	r3, [pc, #20]	@ (8003e10 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003dfc:	689b      	ldr	r3, [r3, #8]
 8003dfe:	0a9b      	lsrs	r3, r3, #10
 8003e00:	f003 0307 	and.w	r3, r3, #7
 8003e04:	4903      	ldr	r1, [pc, #12]	@ (8003e14 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003e06:	5ccb      	ldrb	r3, [r1, r3]
 8003e08:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003e0c:	4618      	mov	r0, r3
 8003e0e:	bd80      	pop	{r7, pc}
 8003e10:	40023800 	.word	0x40023800
 8003e14:	080066dc 	.word	0x080066dc

08003e18 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003e18:	b580      	push	{r7, lr}
 8003e1a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003e1c:	f7ff ffdc 	bl	8003dd8 <HAL_RCC_GetHCLKFreq>
 8003e20:	4602      	mov	r2, r0
 8003e22:	4b05      	ldr	r3, [pc, #20]	@ (8003e38 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003e24:	689b      	ldr	r3, [r3, #8]
 8003e26:	0b5b      	lsrs	r3, r3, #13
 8003e28:	f003 0307 	and.w	r3, r3, #7
 8003e2c:	4903      	ldr	r1, [pc, #12]	@ (8003e3c <HAL_RCC_GetPCLK2Freq+0x24>)
 8003e2e:	5ccb      	ldrb	r3, [r1, r3]
 8003e30:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003e34:	4618      	mov	r0, r3
 8003e36:	bd80      	pop	{r7, pc}
 8003e38:	40023800 	.word	0x40023800
 8003e3c:	080066dc 	.word	0x080066dc

08003e40 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003e40:	b580      	push	{r7, lr}
 8003e42:	b082      	sub	sp, #8
 8003e44:	af00      	add	r7, sp, #0
 8003e46:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d101      	bne.n	8003e52 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003e4e:	2301      	movs	r3, #1
 8003e50:	e041      	b.n	8003ed6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003e58:	b2db      	uxtb	r3, r3
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d106      	bne.n	8003e6c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	2200      	movs	r2, #0
 8003e62:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003e66:	6878      	ldr	r0, [r7, #4]
 8003e68:	f7fd fc04 	bl	8001674 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	2202      	movs	r2, #2
 8003e70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681a      	ldr	r2, [r3, #0]
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	3304      	adds	r3, #4
 8003e7c:	4619      	mov	r1, r3
 8003e7e:	4610      	mov	r0, r2
 8003e80:	f000 fd66 	bl	8004950 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	2201      	movs	r2, #1
 8003e88:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	2201      	movs	r2, #1
 8003e90:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	2201      	movs	r2, #1
 8003e98:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	2201      	movs	r2, #1
 8003ea0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	2201      	movs	r2, #1
 8003ea8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	2201      	movs	r2, #1
 8003eb0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	2201      	movs	r2, #1
 8003eb8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	2201      	movs	r2, #1
 8003ec0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	2201      	movs	r2, #1
 8003ec8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	2201      	movs	r2, #1
 8003ed0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003ed4:	2300      	movs	r3, #0
}
 8003ed6:	4618      	mov	r0, r3
 8003ed8:	3708      	adds	r7, #8
 8003eda:	46bd      	mov	sp, r7
 8003edc:	bd80      	pop	{r7, pc}
	...

08003ee0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003ee0:	b480      	push	{r7}
 8003ee2:	b085      	sub	sp, #20
 8003ee4:	af00      	add	r7, sp, #0
 8003ee6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003eee:	b2db      	uxtb	r3, r3
 8003ef0:	2b01      	cmp	r3, #1
 8003ef2:	d001      	beq.n	8003ef8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003ef4:	2301      	movs	r3, #1
 8003ef6:	e044      	b.n	8003f82 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	2202      	movs	r2, #2
 8003efc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	68da      	ldr	r2, [r3, #12]
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	f042 0201 	orr.w	r2, r2, #1
 8003f0e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	4a1e      	ldr	r2, [pc, #120]	@ (8003f90 <HAL_TIM_Base_Start_IT+0xb0>)
 8003f16:	4293      	cmp	r3, r2
 8003f18:	d018      	beq.n	8003f4c <HAL_TIM_Base_Start_IT+0x6c>
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003f22:	d013      	beq.n	8003f4c <HAL_TIM_Base_Start_IT+0x6c>
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	4a1a      	ldr	r2, [pc, #104]	@ (8003f94 <HAL_TIM_Base_Start_IT+0xb4>)
 8003f2a:	4293      	cmp	r3, r2
 8003f2c:	d00e      	beq.n	8003f4c <HAL_TIM_Base_Start_IT+0x6c>
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	4a19      	ldr	r2, [pc, #100]	@ (8003f98 <HAL_TIM_Base_Start_IT+0xb8>)
 8003f34:	4293      	cmp	r3, r2
 8003f36:	d009      	beq.n	8003f4c <HAL_TIM_Base_Start_IT+0x6c>
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	4a17      	ldr	r2, [pc, #92]	@ (8003f9c <HAL_TIM_Base_Start_IT+0xbc>)
 8003f3e:	4293      	cmp	r3, r2
 8003f40:	d004      	beq.n	8003f4c <HAL_TIM_Base_Start_IT+0x6c>
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	4a16      	ldr	r2, [pc, #88]	@ (8003fa0 <HAL_TIM_Base_Start_IT+0xc0>)
 8003f48:	4293      	cmp	r3, r2
 8003f4a:	d111      	bne.n	8003f70 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	689b      	ldr	r3, [r3, #8]
 8003f52:	f003 0307 	and.w	r3, r3, #7
 8003f56:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	2b06      	cmp	r3, #6
 8003f5c:	d010      	beq.n	8003f80 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	681a      	ldr	r2, [r3, #0]
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	f042 0201 	orr.w	r2, r2, #1
 8003f6c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003f6e:	e007      	b.n	8003f80 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	681a      	ldr	r2, [r3, #0]
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	f042 0201 	orr.w	r2, r2, #1
 8003f7e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003f80:	2300      	movs	r3, #0
}
 8003f82:	4618      	mov	r0, r3
 8003f84:	3714      	adds	r7, #20
 8003f86:	46bd      	mov	sp, r7
 8003f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f8c:	4770      	bx	lr
 8003f8e:	bf00      	nop
 8003f90:	40010000 	.word	0x40010000
 8003f94:	40000400 	.word	0x40000400
 8003f98:	40000800 	.word	0x40000800
 8003f9c:	40000c00 	.word	0x40000c00
 8003fa0:	40014000 	.word	0x40014000

08003fa4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003fa4:	b580      	push	{r7, lr}
 8003fa6:	b082      	sub	sp, #8
 8003fa8:	af00      	add	r7, sp, #0
 8003faa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d101      	bne.n	8003fb6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003fb2:	2301      	movs	r3, #1
 8003fb4:	e041      	b.n	800403a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003fbc:	b2db      	uxtb	r3, r3
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d106      	bne.n	8003fd0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	2200      	movs	r2, #0
 8003fc6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003fca:	6878      	ldr	r0, [r7, #4]
 8003fcc:	f7fd fc14 	bl	80017f8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	2202      	movs	r2, #2
 8003fd4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681a      	ldr	r2, [r3, #0]
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	3304      	adds	r3, #4
 8003fe0:	4619      	mov	r1, r3
 8003fe2:	4610      	mov	r0, r2
 8003fe4:	f000 fcb4 	bl	8004950 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	2201      	movs	r2, #1
 8003fec:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	2201      	movs	r2, #1
 8003ff4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	2201      	movs	r2, #1
 8003ffc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	2201      	movs	r2, #1
 8004004:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	2201      	movs	r2, #1
 800400c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	2201      	movs	r2, #1
 8004014:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	2201      	movs	r2, #1
 800401c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	2201      	movs	r2, #1
 8004024:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	2201      	movs	r2, #1
 800402c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	2201      	movs	r2, #1
 8004034:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004038:	2300      	movs	r3, #0
}
 800403a:	4618      	mov	r0, r3
 800403c:	3708      	adds	r7, #8
 800403e:	46bd      	mov	sp, r7
 8004040:	bd80      	pop	{r7, pc}
	...

08004044 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004044:	b580      	push	{r7, lr}
 8004046:	b084      	sub	sp, #16
 8004048:	af00      	add	r7, sp, #0
 800404a:	6078      	str	r0, [r7, #4]
 800404c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800404e:	683b      	ldr	r3, [r7, #0]
 8004050:	2b00      	cmp	r3, #0
 8004052:	d109      	bne.n	8004068 <HAL_TIM_PWM_Start+0x24>
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800405a:	b2db      	uxtb	r3, r3
 800405c:	2b01      	cmp	r3, #1
 800405e:	bf14      	ite	ne
 8004060:	2301      	movne	r3, #1
 8004062:	2300      	moveq	r3, #0
 8004064:	b2db      	uxtb	r3, r3
 8004066:	e022      	b.n	80040ae <HAL_TIM_PWM_Start+0x6a>
 8004068:	683b      	ldr	r3, [r7, #0]
 800406a:	2b04      	cmp	r3, #4
 800406c:	d109      	bne.n	8004082 <HAL_TIM_PWM_Start+0x3e>
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004074:	b2db      	uxtb	r3, r3
 8004076:	2b01      	cmp	r3, #1
 8004078:	bf14      	ite	ne
 800407a:	2301      	movne	r3, #1
 800407c:	2300      	moveq	r3, #0
 800407e:	b2db      	uxtb	r3, r3
 8004080:	e015      	b.n	80040ae <HAL_TIM_PWM_Start+0x6a>
 8004082:	683b      	ldr	r3, [r7, #0]
 8004084:	2b08      	cmp	r3, #8
 8004086:	d109      	bne.n	800409c <HAL_TIM_PWM_Start+0x58>
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800408e:	b2db      	uxtb	r3, r3
 8004090:	2b01      	cmp	r3, #1
 8004092:	bf14      	ite	ne
 8004094:	2301      	movne	r3, #1
 8004096:	2300      	moveq	r3, #0
 8004098:	b2db      	uxtb	r3, r3
 800409a:	e008      	b.n	80040ae <HAL_TIM_PWM_Start+0x6a>
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80040a2:	b2db      	uxtb	r3, r3
 80040a4:	2b01      	cmp	r3, #1
 80040a6:	bf14      	ite	ne
 80040a8:	2301      	movne	r3, #1
 80040aa:	2300      	moveq	r3, #0
 80040ac:	b2db      	uxtb	r3, r3
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d001      	beq.n	80040b6 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80040b2:	2301      	movs	r3, #1
 80040b4:	e068      	b.n	8004188 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80040b6:	683b      	ldr	r3, [r7, #0]
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d104      	bne.n	80040c6 <HAL_TIM_PWM_Start+0x82>
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	2202      	movs	r2, #2
 80040c0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80040c4:	e013      	b.n	80040ee <HAL_TIM_PWM_Start+0xaa>
 80040c6:	683b      	ldr	r3, [r7, #0]
 80040c8:	2b04      	cmp	r3, #4
 80040ca:	d104      	bne.n	80040d6 <HAL_TIM_PWM_Start+0x92>
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	2202      	movs	r2, #2
 80040d0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80040d4:	e00b      	b.n	80040ee <HAL_TIM_PWM_Start+0xaa>
 80040d6:	683b      	ldr	r3, [r7, #0]
 80040d8:	2b08      	cmp	r3, #8
 80040da:	d104      	bne.n	80040e6 <HAL_TIM_PWM_Start+0xa2>
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	2202      	movs	r2, #2
 80040e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80040e4:	e003      	b.n	80040ee <HAL_TIM_PWM_Start+0xaa>
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	2202      	movs	r2, #2
 80040ea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	2201      	movs	r2, #1
 80040f4:	6839      	ldr	r1, [r7, #0]
 80040f6:	4618      	mov	r0, r3
 80040f8:	f000 fed6 	bl	8004ea8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	4a23      	ldr	r2, [pc, #140]	@ (8004190 <HAL_TIM_PWM_Start+0x14c>)
 8004102:	4293      	cmp	r3, r2
 8004104:	d107      	bne.n	8004116 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004114:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	4a1d      	ldr	r2, [pc, #116]	@ (8004190 <HAL_TIM_PWM_Start+0x14c>)
 800411c:	4293      	cmp	r3, r2
 800411e:	d018      	beq.n	8004152 <HAL_TIM_PWM_Start+0x10e>
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004128:	d013      	beq.n	8004152 <HAL_TIM_PWM_Start+0x10e>
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	4a19      	ldr	r2, [pc, #100]	@ (8004194 <HAL_TIM_PWM_Start+0x150>)
 8004130:	4293      	cmp	r3, r2
 8004132:	d00e      	beq.n	8004152 <HAL_TIM_PWM_Start+0x10e>
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	4a17      	ldr	r2, [pc, #92]	@ (8004198 <HAL_TIM_PWM_Start+0x154>)
 800413a:	4293      	cmp	r3, r2
 800413c:	d009      	beq.n	8004152 <HAL_TIM_PWM_Start+0x10e>
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	4a16      	ldr	r2, [pc, #88]	@ (800419c <HAL_TIM_PWM_Start+0x158>)
 8004144:	4293      	cmp	r3, r2
 8004146:	d004      	beq.n	8004152 <HAL_TIM_PWM_Start+0x10e>
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	4a14      	ldr	r2, [pc, #80]	@ (80041a0 <HAL_TIM_PWM_Start+0x15c>)
 800414e:	4293      	cmp	r3, r2
 8004150:	d111      	bne.n	8004176 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	689b      	ldr	r3, [r3, #8]
 8004158:	f003 0307 	and.w	r3, r3, #7
 800415c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	2b06      	cmp	r3, #6
 8004162:	d010      	beq.n	8004186 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	681a      	ldr	r2, [r3, #0]
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	f042 0201 	orr.w	r2, r2, #1
 8004172:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004174:	e007      	b.n	8004186 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	681a      	ldr	r2, [r3, #0]
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	f042 0201 	orr.w	r2, r2, #1
 8004184:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004186:	2300      	movs	r3, #0
}
 8004188:	4618      	mov	r0, r3
 800418a:	3710      	adds	r7, #16
 800418c:	46bd      	mov	sp, r7
 800418e:	bd80      	pop	{r7, pc}
 8004190:	40010000 	.word	0x40010000
 8004194:	40000400 	.word	0x40000400
 8004198:	40000800 	.word	0x40000800
 800419c:	40000c00 	.word	0x40000c00
 80041a0:	40014000 	.word	0x40014000

080041a4 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 80041a4:	b580      	push	{r7, lr}
 80041a6:	b086      	sub	sp, #24
 80041a8:	af00      	add	r7, sp, #0
 80041aa:	6078      	str	r0, [r7, #4]
 80041ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d101      	bne.n	80041b8 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80041b4:	2301      	movs	r3, #1
 80041b6:	e097      	b.n	80042e8 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80041be:	b2db      	uxtb	r3, r3
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d106      	bne.n	80041d2 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	2200      	movs	r2, #0
 80041c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80041cc:	6878      	ldr	r0, [r7, #4]
 80041ce:	f7fd fa79 	bl	80016c4 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	2202      	movs	r2, #2
 80041d6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	689b      	ldr	r3, [r3, #8]
 80041e0:	687a      	ldr	r2, [r7, #4]
 80041e2:	6812      	ldr	r2, [r2, #0]
 80041e4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80041e8:	f023 0307 	bic.w	r3, r3, #7
 80041ec:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681a      	ldr	r2, [r3, #0]
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	3304      	adds	r3, #4
 80041f6:	4619      	mov	r1, r3
 80041f8:	4610      	mov	r0, r2
 80041fa:	f000 fba9 	bl	8004950 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	689b      	ldr	r3, [r3, #8]
 8004204:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	699b      	ldr	r3, [r3, #24]
 800420c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	6a1b      	ldr	r3, [r3, #32]
 8004214:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8004216:	683b      	ldr	r3, [r7, #0]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	697a      	ldr	r2, [r7, #20]
 800421c:	4313      	orrs	r3, r2
 800421e:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8004220:	693b      	ldr	r3, [r7, #16]
 8004222:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004226:	f023 0303 	bic.w	r3, r3, #3
 800422a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800422c:	683b      	ldr	r3, [r7, #0]
 800422e:	689a      	ldr	r2, [r3, #8]
 8004230:	683b      	ldr	r3, [r7, #0]
 8004232:	699b      	ldr	r3, [r3, #24]
 8004234:	021b      	lsls	r3, r3, #8
 8004236:	4313      	orrs	r3, r2
 8004238:	693a      	ldr	r2, [r7, #16]
 800423a:	4313      	orrs	r3, r2
 800423c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800423e:	693b      	ldr	r3, [r7, #16]
 8004240:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8004244:	f023 030c 	bic.w	r3, r3, #12
 8004248:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800424a:	693b      	ldr	r3, [r7, #16]
 800424c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004250:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004254:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8004256:	683b      	ldr	r3, [r7, #0]
 8004258:	68da      	ldr	r2, [r3, #12]
 800425a:	683b      	ldr	r3, [r7, #0]
 800425c:	69db      	ldr	r3, [r3, #28]
 800425e:	021b      	lsls	r3, r3, #8
 8004260:	4313      	orrs	r3, r2
 8004262:	693a      	ldr	r2, [r7, #16]
 8004264:	4313      	orrs	r3, r2
 8004266:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8004268:	683b      	ldr	r3, [r7, #0]
 800426a:	691b      	ldr	r3, [r3, #16]
 800426c:	011a      	lsls	r2, r3, #4
 800426e:	683b      	ldr	r3, [r7, #0]
 8004270:	6a1b      	ldr	r3, [r3, #32]
 8004272:	031b      	lsls	r3, r3, #12
 8004274:	4313      	orrs	r3, r2
 8004276:	693a      	ldr	r2, [r7, #16]
 8004278:	4313      	orrs	r3, r2
 800427a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8004282:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 800428a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800428c:	683b      	ldr	r3, [r7, #0]
 800428e:	685a      	ldr	r2, [r3, #4]
 8004290:	683b      	ldr	r3, [r7, #0]
 8004292:	695b      	ldr	r3, [r3, #20]
 8004294:	011b      	lsls	r3, r3, #4
 8004296:	4313      	orrs	r3, r2
 8004298:	68fa      	ldr	r2, [r7, #12]
 800429a:	4313      	orrs	r3, r2
 800429c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	697a      	ldr	r2, [r7, #20]
 80042a4:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	693a      	ldr	r2, [r7, #16]
 80042ac:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	68fa      	ldr	r2, [r7, #12]
 80042b4:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	2201      	movs	r2, #1
 80042ba:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	2201      	movs	r2, #1
 80042c2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	2201      	movs	r2, #1
 80042ca:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	2201      	movs	r2, #1
 80042d2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	2201      	movs	r2, #1
 80042da:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	2201      	movs	r2, #1
 80042e2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80042e6:	2300      	movs	r3, #0
}
 80042e8:	4618      	mov	r0, r3
 80042ea:	3718      	adds	r7, #24
 80042ec:	46bd      	mov	sp, r7
 80042ee:	bd80      	pop	{r7, pc}

080042f0 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80042f0:	b580      	push	{r7, lr}
 80042f2:	b084      	sub	sp, #16
 80042f4:	af00      	add	r7, sp, #0
 80042f6:	6078      	str	r0, [r7, #4]
 80042f8:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004300:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004308:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004310:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8004318:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800431a:	683b      	ldr	r3, [r7, #0]
 800431c:	2b00      	cmp	r3, #0
 800431e:	d110      	bne.n	8004342 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004320:	7bfb      	ldrb	r3, [r7, #15]
 8004322:	2b01      	cmp	r3, #1
 8004324:	d102      	bne.n	800432c <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8004326:	7b7b      	ldrb	r3, [r7, #13]
 8004328:	2b01      	cmp	r3, #1
 800432a:	d001      	beq.n	8004330 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 800432c:	2301      	movs	r3, #1
 800432e:	e069      	b.n	8004404 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	2202      	movs	r2, #2
 8004334:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	2202      	movs	r2, #2
 800433c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004340:	e031      	b.n	80043a6 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8004342:	683b      	ldr	r3, [r7, #0]
 8004344:	2b04      	cmp	r3, #4
 8004346:	d110      	bne.n	800436a <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004348:	7bbb      	ldrb	r3, [r7, #14]
 800434a:	2b01      	cmp	r3, #1
 800434c:	d102      	bne.n	8004354 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800434e:	7b3b      	ldrb	r3, [r7, #12]
 8004350:	2b01      	cmp	r3, #1
 8004352:	d001      	beq.n	8004358 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8004354:	2301      	movs	r3, #1
 8004356:	e055      	b.n	8004404 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	2202      	movs	r2, #2
 800435c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	2202      	movs	r2, #2
 8004364:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004368:	e01d      	b.n	80043a6 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800436a:	7bfb      	ldrb	r3, [r7, #15]
 800436c:	2b01      	cmp	r3, #1
 800436e:	d108      	bne.n	8004382 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004370:	7bbb      	ldrb	r3, [r7, #14]
 8004372:	2b01      	cmp	r3, #1
 8004374:	d105      	bne.n	8004382 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004376:	7b7b      	ldrb	r3, [r7, #13]
 8004378:	2b01      	cmp	r3, #1
 800437a:	d102      	bne.n	8004382 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800437c:	7b3b      	ldrb	r3, [r7, #12]
 800437e:	2b01      	cmp	r3, #1
 8004380:	d001      	beq.n	8004386 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8004382:	2301      	movs	r3, #1
 8004384:	e03e      	b.n	8004404 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	2202      	movs	r2, #2
 800438a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	2202      	movs	r2, #2
 8004392:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	2202      	movs	r2, #2
 800439a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	2202      	movs	r2, #2
 80043a2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 80043a6:	683b      	ldr	r3, [r7, #0]
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d003      	beq.n	80043b4 <HAL_TIM_Encoder_Start+0xc4>
 80043ac:	683b      	ldr	r3, [r7, #0]
 80043ae:	2b04      	cmp	r3, #4
 80043b0:	d008      	beq.n	80043c4 <HAL_TIM_Encoder_Start+0xd4>
 80043b2:	e00f      	b.n	80043d4 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	2201      	movs	r2, #1
 80043ba:	2100      	movs	r1, #0
 80043bc:	4618      	mov	r0, r3
 80043be:	f000 fd73 	bl	8004ea8 <TIM_CCxChannelCmd>
      break;
 80043c2:	e016      	b.n	80043f2 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	2201      	movs	r2, #1
 80043ca:	2104      	movs	r1, #4
 80043cc:	4618      	mov	r0, r3
 80043ce:	f000 fd6b 	bl	8004ea8 <TIM_CCxChannelCmd>
      break;
 80043d2:	e00e      	b.n	80043f2 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	2201      	movs	r2, #1
 80043da:	2100      	movs	r1, #0
 80043dc:	4618      	mov	r0, r3
 80043de:	f000 fd63 	bl	8004ea8 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	2201      	movs	r2, #1
 80043e8:	2104      	movs	r1, #4
 80043ea:	4618      	mov	r0, r3
 80043ec:	f000 fd5c 	bl	8004ea8 <TIM_CCxChannelCmd>
      break;
 80043f0:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	681a      	ldr	r2, [r3, #0]
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	f042 0201 	orr.w	r2, r2, #1
 8004400:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8004402:	2300      	movs	r3, #0
}
 8004404:	4618      	mov	r0, r3
 8004406:	3710      	adds	r7, #16
 8004408:	46bd      	mov	sp, r7
 800440a:	bd80      	pop	{r7, pc}

0800440c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800440c:	b580      	push	{r7, lr}
 800440e:	b084      	sub	sp, #16
 8004410:	af00      	add	r7, sp, #0
 8004412:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	68db      	ldr	r3, [r3, #12]
 800441a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	691b      	ldr	r3, [r3, #16]
 8004422:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004424:	68bb      	ldr	r3, [r7, #8]
 8004426:	f003 0302 	and.w	r3, r3, #2
 800442a:	2b00      	cmp	r3, #0
 800442c:	d020      	beq.n	8004470 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	f003 0302 	and.w	r3, r3, #2
 8004434:	2b00      	cmp	r3, #0
 8004436:	d01b      	beq.n	8004470 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	f06f 0202 	mvn.w	r2, #2
 8004440:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	2201      	movs	r2, #1
 8004446:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	699b      	ldr	r3, [r3, #24]
 800444e:	f003 0303 	and.w	r3, r3, #3
 8004452:	2b00      	cmp	r3, #0
 8004454:	d003      	beq.n	800445e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004456:	6878      	ldr	r0, [r7, #4]
 8004458:	f000 fa5b 	bl	8004912 <HAL_TIM_IC_CaptureCallback>
 800445c:	e005      	b.n	800446a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800445e:	6878      	ldr	r0, [r7, #4]
 8004460:	f000 fa4d 	bl	80048fe <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004464:	6878      	ldr	r0, [r7, #4]
 8004466:	f000 fa5e 	bl	8004926 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	2200      	movs	r2, #0
 800446e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004470:	68bb      	ldr	r3, [r7, #8]
 8004472:	f003 0304 	and.w	r3, r3, #4
 8004476:	2b00      	cmp	r3, #0
 8004478:	d020      	beq.n	80044bc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	f003 0304 	and.w	r3, r3, #4
 8004480:	2b00      	cmp	r3, #0
 8004482:	d01b      	beq.n	80044bc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	f06f 0204 	mvn.w	r2, #4
 800448c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	2202      	movs	r2, #2
 8004492:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	699b      	ldr	r3, [r3, #24]
 800449a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d003      	beq.n	80044aa <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80044a2:	6878      	ldr	r0, [r7, #4]
 80044a4:	f000 fa35 	bl	8004912 <HAL_TIM_IC_CaptureCallback>
 80044a8:	e005      	b.n	80044b6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80044aa:	6878      	ldr	r0, [r7, #4]
 80044ac:	f000 fa27 	bl	80048fe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80044b0:	6878      	ldr	r0, [r7, #4]
 80044b2:	f000 fa38 	bl	8004926 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	2200      	movs	r2, #0
 80044ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80044bc:	68bb      	ldr	r3, [r7, #8]
 80044be:	f003 0308 	and.w	r3, r3, #8
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d020      	beq.n	8004508 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	f003 0308 	and.w	r3, r3, #8
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d01b      	beq.n	8004508 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	f06f 0208 	mvn.w	r2, #8
 80044d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	2204      	movs	r2, #4
 80044de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	69db      	ldr	r3, [r3, #28]
 80044e6:	f003 0303 	and.w	r3, r3, #3
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d003      	beq.n	80044f6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80044ee:	6878      	ldr	r0, [r7, #4]
 80044f0:	f000 fa0f 	bl	8004912 <HAL_TIM_IC_CaptureCallback>
 80044f4:	e005      	b.n	8004502 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80044f6:	6878      	ldr	r0, [r7, #4]
 80044f8:	f000 fa01 	bl	80048fe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80044fc:	6878      	ldr	r0, [r7, #4]
 80044fe:	f000 fa12 	bl	8004926 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	2200      	movs	r2, #0
 8004506:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004508:	68bb      	ldr	r3, [r7, #8]
 800450a:	f003 0310 	and.w	r3, r3, #16
 800450e:	2b00      	cmp	r3, #0
 8004510:	d020      	beq.n	8004554 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	f003 0310 	and.w	r3, r3, #16
 8004518:	2b00      	cmp	r3, #0
 800451a:	d01b      	beq.n	8004554 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	f06f 0210 	mvn.w	r2, #16
 8004524:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	2208      	movs	r2, #8
 800452a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	69db      	ldr	r3, [r3, #28]
 8004532:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004536:	2b00      	cmp	r3, #0
 8004538:	d003      	beq.n	8004542 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800453a:	6878      	ldr	r0, [r7, #4]
 800453c:	f000 f9e9 	bl	8004912 <HAL_TIM_IC_CaptureCallback>
 8004540:	e005      	b.n	800454e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004542:	6878      	ldr	r0, [r7, #4]
 8004544:	f000 f9db 	bl	80048fe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004548:	6878      	ldr	r0, [r7, #4]
 800454a:	f000 f9ec 	bl	8004926 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	2200      	movs	r2, #0
 8004552:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004554:	68bb      	ldr	r3, [r7, #8]
 8004556:	f003 0301 	and.w	r3, r3, #1
 800455a:	2b00      	cmp	r3, #0
 800455c:	d00c      	beq.n	8004578 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	f003 0301 	and.w	r3, r3, #1
 8004564:	2b00      	cmp	r3, #0
 8004566:	d007      	beq.n	8004578 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	f06f 0201 	mvn.w	r2, #1
 8004570:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004572:	6878      	ldr	r0, [r7, #4]
 8004574:	f7fd f9da 	bl	800192c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004578:	68bb      	ldr	r3, [r7, #8]
 800457a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800457e:	2b00      	cmp	r3, #0
 8004580:	d00c      	beq.n	800459c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004588:	2b00      	cmp	r3, #0
 800458a:	d007      	beq.n	800459c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004594:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004596:	6878      	ldr	r0, [r7, #4]
 8004598:	f000 fd24 	bl	8004fe4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800459c:	68bb      	ldr	r3, [r7, #8]
 800459e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d00c      	beq.n	80045c0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d007      	beq.n	80045c0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80045b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80045ba:	6878      	ldr	r0, [r7, #4]
 80045bc:	f000 f9bd 	bl	800493a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80045c0:	68bb      	ldr	r3, [r7, #8]
 80045c2:	f003 0320 	and.w	r3, r3, #32
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d00c      	beq.n	80045e4 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	f003 0320 	and.w	r3, r3, #32
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d007      	beq.n	80045e4 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	f06f 0220 	mvn.w	r2, #32
 80045dc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80045de:	6878      	ldr	r0, [r7, #4]
 80045e0:	f000 fcf6 	bl	8004fd0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80045e4:	bf00      	nop
 80045e6:	3710      	adds	r7, #16
 80045e8:	46bd      	mov	sp, r7
 80045ea:	bd80      	pop	{r7, pc}

080045ec <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80045ec:	b580      	push	{r7, lr}
 80045ee:	b086      	sub	sp, #24
 80045f0:	af00      	add	r7, sp, #0
 80045f2:	60f8      	str	r0, [r7, #12]
 80045f4:	60b9      	str	r1, [r7, #8]
 80045f6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80045f8:	2300      	movs	r3, #0
 80045fa:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004602:	2b01      	cmp	r3, #1
 8004604:	d101      	bne.n	800460a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004606:	2302      	movs	r3, #2
 8004608:	e0ae      	b.n	8004768 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	2201      	movs	r2, #1
 800460e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	2b0c      	cmp	r3, #12
 8004616:	f200 809f 	bhi.w	8004758 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800461a:	a201      	add	r2, pc, #4	@ (adr r2, 8004620 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800461c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004620:	08004655 	.word	0x08004655
 8004624:	08004759 	.word	0x08004759
 8004628:	08004759 	.word	0x08004759
 800462c:	08004759 	.word	0x08004759
 8004630:	08004695 	.word	0x08004695
 8004634:	08004759 	.word	0x08004759
 8004638:	08004759 	.word	0x08004759
 800463c:	08004759 	.word	0x08004759
 8004640:	080046d7 	.word	0x080046d7
 8004644:	08004759 	.word	0x08004759
 8004648:	08004759 	.word	0x08004759
 800464c:	08004759 	.word	0x08004759
 8004650:	08004717 	.word	0x08004717
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	68b9      	ldr	r1, [r7, #8]
 800465a:	4618      	mov	r0, r3
 800465c:	f000 f9fe 	bl	8004a5c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	699a      	ldr	r2, [r3, #24]
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	f042 0208 	orr.w	r2, r2, #8
 800466e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	699a      	ldr	r2, [r3, #24]
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	f022 0204 	bic.w	r2, r2, #4
 800467e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	6999      	ldr	r1, [r3, #24]
 8004686:	68bb      	ldr	r3, [r7, #8]
 8004688:	691a      	ldr	r2, [r3, #16]
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	430a      	orrs	r2, r1
 8004690:	619a      	str	r2, [r3, #24]
      break;
 8004692:	e064      	b.n	800475e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	68b9      	ldr	r1, [r7, #8]
 800469a:	4618      	mov	r0, r3
 800469c:	f000 fa44 	bl	8004b28 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	699a      	ldr	r2, [r3, #24]
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80046ae:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	699a      	ldr	r2, [r3, #24]
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80046be:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	6999      	ldr	r1, [r3, #24]
 80046c6:	68bb      	ldr	r3, [r7, #8]
 80046c8:	691b      	ldr	r3, [r3, #16]
 80046ca:	021a      	lsls	r2, r3, #8
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	430a      	orrs	r2, r1
 80046d2:	619a      	str	r2, [r3, #24]
      break;
 80046d4:	e043      	b.n	800475e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	68b9      	ldr	r1, [r7, #8]
 80046dc:	4618      	mov	r0, r3
 80046de:	f000 fa8f 	bl	8004c00 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	69da      	ldr	r2, [r3, #28]
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	f042 0208 	orr.w	r2, r2, #8
 80046f0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	69da      	ldr	r2, [r3, #28]
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	f022 0204 	bic.w	r2, r2, #4
 8004700:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	69d9      	ldr	r1, [r3, #28]
 8004708:	68bb      	ldr	r3, [r7, #8]
 800470a:	691a      	ldr	r2, [r3, #16]
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	430a      	orrs	r2, r1
 8004712:	61da      	str	r2, [r3, #28]
      break;
 8004714:	e023      	b.n	800475e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	68b9      	ldr	r1, [r7, #8]
 800471c:	4618      	mov	r0, r3
 800471e:	f000 fad9 	bl	8004cd4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	69da      	ldr	r2, [r3, #28]
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004730:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	69da      	ldr	r2, [r3, #28]
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004740:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	69d9      	ldr	r1, [r3, #28]
 8004748:	68bb      	ldr	r3, [r7, #8]
 800474a:	691b      	ldr	r3, [r3, #16]
 800474c:	021a      	lsls	r2, r3, #8
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	430a      	orrs	r2, r1
 8004754:	61da      	str	r2, [r3, #28]
      break;
 8004756:	e002      	b.n	800475e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004758:	2301      	movs	r3, #1
 800475a:	75fb      	strb	r3, [r7, #23]
      break;
 800475c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	2200      	movs	r2, #0
 8004762:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004766:	7dfb      	ldrb	r3, [r7, #23]
}
 8004768:	4618      	mov	r0, r3
 800476a:	3718      	adds	r7, #24
 800476c:	46bd      	mov	sp, r7
 800476e:	bd80      	pop	{r7, pc}

08004770 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004770:	b580      	push	{r7, lr}
 8004772:	b084      	sub	sp, #16
 8004774:	af00      	add	r7, sp, #0
 8004776:	6078      	str	r0, [r7, #4]
 8004778:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800477a:	2300      	movs	r3, #0
 800477c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004784:	2b01      	cmp	r3, #1
 8004786:	d101      	bne.n	800478c <HAL_TIM_ConfigClockSource+0x1c>
 8004788:	2302      	movs	r3, #2
 800478a:	e0b4      	b.n	80048f6 <HAL_TIM_ConfigClockSource+0x186>
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	2201      	movs	r2, #1
 8004790:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	2202      	movs	r2, #2
 8004798:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	689b      	ldr	r3, [r3, #8]
 80047a2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80047a4:	68bb      	ldr	r3, [r7, #8]
 80047a6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80047aa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80047ac:	68bb      	ldr	r3, [r7, #8]
 80047ae:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80047b2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	68ba      	ldr	r2, [r7, #8]
 80047ba:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80047bc:	683b      	ldr	r3, [r7, #0]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80047c4:	d03e      	beq.n	8004844 <HAL_TIM_ConfigClockSource+0xd4>
 80047c6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80047ca:	f200 8087 	bhi.w	80048dc <HAL_TIM_ConfigClockSource+0x16c>
 80047ce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80047d2:	f000 8086 	beq.w	80048e2 <HAL_TIM_ConfigClockSource+0x172>
 80047d6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80047da:	d87f      	bhi.n	80048dc <HAL_TIM_ConfigClockSource+0x16c>
 80047dc:	2b70      	cmp	r3, #112	@ 0x70
 80047de:	d01a      	beq.n	8004816 <HAL_TIM_ConfigClockSource+0xa6>
 80047e0:	2b70      	cmp	r3, #112	@ 0x70
 80047e2:	d87b      	bhi.n	80048dc <HAL_TIM_ConfigClockSource+0x16c>
 80047e4:	2b60      	cmp	r3, #96	@ 0x60
 80047e6:	d050      	beq.n	800488a <HAL_TIM_ConfigClockSource+0x11a>
 80047e8:	2b60      	cmp	r3, #96	@ 0x60
 80047ea:	d877      	bhi.n	80048dc <HAL_TIM_ConfigClockSource+0x16c>
 80047ec:	2b50      	cmp	r3, #80	@ 0x50
 80047ee:	d03c      	beq.n	800486a <HAL_TIM_ConfigClockSource+0xfa>
 80047f0:	2b50      	cmp	r3, #80	@ 0x50
 80047f2:	d873      	bhi.n	80048dc <HAL_TIM_ConfigClockSource+0x16c>
 80047f4:	2b40      	cmp	r3, #64	@ 0x40
 80047f6:	d058      	beq.n	80048aa <HAL_TIM_ConfigClockSource+0x13a>
 80047f8:	2b40      	cmp	r3, #64	@ 0x40
 80047fa:	d86f      	bhi.n	80048dc <HAL_TIM_ConfigClockSource+0x16c>
 80047fc:	2b30      	cmp	r3, #48	@ 0x30
 80047fe:	d064      	beq.n	80048ca <HAL_TIM_ConfigClockSource+0x15a>
 8004800:	2b30      	cmp	r3, #48	@ 0x30
 8004802:	d86b      	bhi.n	80048dc <HAL_TIM_ConfigClockSource+0x16c>
 8004804:	2b20      	cmp	r3, #32
 8004806:	d060      	beq.n	80048ca <HAL_TIM_ConfigClockSource+0x15a>
 8004808:	2b20      	cmp	r3, #32
 800480a:	d867      	bhi.n	80048dc <HAL_TIM_ConfigClockSource+0x16c>
 800480c:	2b00      	cmp	r3, #0
 800480e:	d05c      	beq.n	80048ca <HAL_TIM_ConfigClockSource+0x15a>
 8004810:	2b10      	cmp	r3, #16
 8004812:	d05a      	beq.n	80048ca <HAL_TIM_ConfigClockSource+0x15a>
 8004814:	e062      	b.n	80048dc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800481a:	683b      	ldr	r3, [r7, #0]
 800481c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800481e:	683b      	ldr	r3, [r7, #0]
 8004820:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004822:	683b      	ldr	r3, [r7, #0]
 8004824:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004826:	f000 fb1f 	bl	8004e68 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	689b      	ldr	r3, [r3, #8]
 8004830:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004832:	68bb      	ldr	r3, [r7, #8]
 8004834:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004838:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	68ba      	ldr	r2, [r7, #8]
 8004840:	609a      	str	r2, [r3, #8]
      break;
 8004842:	e04f      	b.n	80048e4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004848:	683b      	ldr	r3, [r7, #0]
 800484a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800484c:	683b      	ldr	r3, [r7, #0]
 800484e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004850:	683b      	ldr	r3, [r7, #0]
 8004852:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004854:	f000 fb08 	bl	8004e68 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	689a      	ldr	r2, [r3, #8]
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004866:	609a      	str	r2, [r3, #8]
      break;
 8004868:	e03c      	b.n	80048e4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800486e:	683b      	ldr	r3, [r7, #0]
 8004870:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004872:	683b      	ldr	r3, [r7, #0]
 8004874:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004876:	461a      	mov	r2, r3
 8004878:	f000 fa7c 	bl	8004d74 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	2150      	movs	r1, #80	@ 0x50
 8004882:	4618      	mov	r0, r3
 8004884:	f000 fad5 	bl	8004e32 <TIM_ITRx_SetConfig>
      break;
 8004888:	e02c      	b.n	80048e4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800488e:	683b      	ldr	r3, [r7, #0]
 8004890:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004892:	683b      	ldr	r3, [r7, #0]
 8004894:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004896:	461a      	mov	r2, r3
 8004898:	f000 fa9b 	bl	8004dd2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	2160      	movs	r1, #96	@ 0x60
 80048a2:	4618      	mov	r0, r3
 80048a4:	f000 fac5 	bl	8004e32 <TIM_ITRx_SetConfig>
      break;
 80048a8:	e01c      	b.n	80048e4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80048ae:	683b      	ldr	r3, [r7, #0]
 80048b0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80048b2:	683b      	ldr	r3, [r7, #0]
 80048b4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80048b6:	461a      	mov	r2, r3
 80048b8:	f000 fa5c 	bl	8004d74 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	2140      	movs	r1, #64	@ 0x40
 80048c2:	4618      	mov	r0, r3
 80048c4:	f000 fab5 	bl	8004e32 <TIM_ITRx_SetConfig>
      break;
 80048c8:	e00c      	b.n	80048e4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681a      	ldr	r2, [r3, #0]
 80048ce:	683b      	ldr	r3, [r7, #0]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	4619      	mov	r1, r3
 80048d4:	4610      	mov	r0, r2
 80048d6:	f000 faac 	bl	8004e32 <TIM_ITRx_SetConfig>
      break;
 80048da:	e003      	b.n	80048e4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80048dc:	2301      	movs	r3, #1
 80048de:	73fb      	strb	r3, [r7, #15]
      break;
 80048e0:	e000      	b.n	80048e4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80048e2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	2201      	movs	r2, #1
 80048e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	2200      	movs	r2, #0
 80048f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80048f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80048f6:	4618      	mov	r0, r3
 80048f8:	3710      	adds	r7, #16
 80048fa:	46bd      	mov	sp, r7
 80048fc:	bd80      	pop	{r7, pc}

080048fe <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80048fe:	b480      	push	{r7}
 8004900:	b083      	sub	sp, #12
 8004902:	af00      	add	r7, sp, #0
 8004904:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004906:	bf00      	nop
 8004908:	370c      	adds	r7, #12
 800490a:	46bd      	mov	sp, r7
 800490c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004910:	4770      	bx	lr

08004912 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004912:	b480      	push	{r7}
 8004914:	b083      	sub	sp, #12
 8004916:	af00      	add	r7, sp, #0
 8004918:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800491a:	bf00      	nop
 800491c:	370c      	adds	r7, #12
 800491e:	46bd      	mov	sp, r7
 8004920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004924:	4770      	bx	lr

08004926 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004926:	b480      	push	{r7}
 8004928:	b083      	sub	sp, #12
 800492a:	af00      	add	r7, sp, #0
 800492c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800492e:	bf00      	nop
 8004930:	370c      	adds	r7, #12
 8004932:	46bd      	mov	sp, r7
 8004934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004938:	4770      	bx	lr

0800493a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800493a:	b480      	push	{r7}
 800493c:	b083      	sub	sp, #12
 800493e:	af00      	add	r7, sp, #0
 8004940:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004942:	bf00      	nop
 8004944:	370c      	adds	r7, #12
 8004946:	46bd      	mov	sp, r7
 8004948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800494c:	4770      	bx	lr
	...

08004950 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004950:	b480      	push	{r7}
 8004952:	b085      	sub	sp, #20
 8004954:	af00      	add	r7, sp, #0
 8004956:	6078      	str	r0, [r7, #4]
 8004958:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	4a37      	ldr	r2, [pc, #220]	@ (8004a40 <TIM_Base_SetConfig+0xf0>)
 8004964:	4293      	cmp	r3, r2
 8004966:	d00f      	beq.n	8004988 <TIM_Base_SetConfig+0x38>
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800496e:	d00b      	beq.n	8004988 <TIM_Base_SetConfig+0x38>
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	4a34      	ldr	r2, [pc, #208]	@ (8004a44 <TIM_Base_SetConfig+0xf4>)
 8004974:	4293      	cmp	r3, r2
 8004976:	d007      	beq.n	8004988 <TIM_Base_SetConfig+0x38>
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	4a33      	ldr	r2, [pc, #204]	@ (8004a48 <TIM_Base_SetConfig+0xf8>)
 800497c:	4293      	cmp	r3, r2
 800497e:	d003      	beq.n	8004988 <TIM_Base_SetConfig+0x38>
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	4a32      	ldr	r2, [pc, #200]	@ (8004a4c <TIM_Base_SetConfig+0xfc>)
 8004984:	4293      	cmp	r3, r2
 8004986:	d108      	bne.n	800499a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800498e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004990:	683b      	ldr	r3, [r7, #0]
 8004992:	685b      	ldr	r3, [r3, #4]
 8004994:	68fa      	ldr	r2, [r7, #12]
 8004996:	4313      	orrs	r3, r2
 8004998:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	4a28      	ldr	r2, [pc, #160]	@ (8004a40 <TIM_Base_SetConfig+0xf0>)
 800499e:	4293      	cmp	r3, r2
 80049a0:	d01b      	beq.n	80049da <TIM_Base_SetConfig+0x8a>
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80049a8:	d017      	beq.n	80049da <TIM_Base_SetConfig+0x8a>
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	4a25      	ldr	r2, [pc, #148]	@ (8004a44 <TIM_Base_SetConfig+0xf4>)
 80049ae:	4293      	cmp	r3, r2
 80049b0:	d013      	beq.n	80049da <TIM_Base_SetConfig+0x8a>
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	4a24      	ldr	r2, [pc, #144]	@ (8004a48 <TIM_Base_SetConfig+0xf8>)
 80049b6:	4293      	cmp	r3, r2
 80049b8:	d00f      	beq.n	80049da <TIM_Base_SetConfig+0x8a>
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	4a23      	ldr	r2, [pc, #140]	@ (8004a4c <TIM_Base_SetConfig+0xfc>)
 80049be:	4293      	cmp	r3, r2
 80049c0:	d00b      	beq.n	80049da <TIM_Base_SetConfig+0x8a>
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	4a22      	ldr	r2, [pc, #136]	@ (8004a50 <TIM_Base_SetConfig+0x100>)
 80049c6:	4293      	cmp	r3, r2
 80049c8:	d007      	beq.n	80049da <TIM_Base_SetConfig+0x8a>
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	4a21      	ldr	r2, [pc, #132]	@ (8004a54 <TIM_Base_SetConfig+0x104>)
 80049ce:	4293      	cmp	r3, r2
 80049d0:	d003      	beq.n	80049da <TIM_Base_SetConfig+0x8a>
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	4a20      	ldr	r2, [pc, #128]	@ (8004a58 <TIM_Base_SetConfig+0x108>)
 80049d6:	4293      	cmp	r3, r2
 80049d8:	d108      	bne.n	80049ec <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80049e0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80049e2:	683b      	ldr	r3, [r7, #0]
 80049e4:	68db      	ldr	r3, [r3, #12]
 80049e6:	68fa      	ldr	r2, [r7, #12]
 80049e8:	4313      	orrs	r3, r2
 80049ea:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80049f2:	683b      	ldr	r3, [r7, #0]
 80049f4:	695b      	ldr	r3, [r3, #20]
 80049f6:	4313      	orrs	r3, r2
 80049f8:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80049fa:	683b      	ldr	r3, [r7, #0]
 80049fc:	689a      	ldr	r2, [r3, #8]
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004a02:	683b      	ldr	r3, [r7, #0]
 8004a04:	681a      	ldr	r2, [r3, #0]
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	4a0c      	ldr	r2, [pc, #48]	@ (8004a40 <TIM_Base_SetConfig+0xf0>)
 8004a0e:	4293      	cmp	r3, r2
 8004a10:	d103      	bne.n	8004a1a <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004a12:	683b      	ldr	r3, [r7, #0]
 8004a14:	691a      	ldr	r2, [r3, #16]
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	f043 0204 	orr.w	r2, r3, #4
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	2201      	movs	r2, #1
 8004a2a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	68fa      	ldr	r2, [r7, #12]
 8004a30:	601a      	str	r2, [r3, #0]
}
 8004a32:	bf00      	nop
 8004a34:	3714      	adds	r7, #20
 8004a36:	46bd      	mov	sp, r7
 8004a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a3c:	4770      	bx	lr
 8004a3e:	bf00      	nop
 8004a40:	40010000 	.word	0x40010000
 8004a44:	40000400 	.word	0x40000400
 8004a48:	40000800 	.word	0x40000800
 8004a4c:	40000c00 	.word	0x40000c00
 8004a50:	40014000 	.word	0x40014000
 8004a54:	40014400 	.word	0x40014400
 8004a58:	40014800 	.word	0x40014800

08004a5c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004a5c:	b480      	push	{r7}
 8004a5e:	b087      	sub	sp, #28
 8004a60:	af00      	add	r7, sp, #0
 8004a62:	6078      	str	r0, [r7, #4]
 8004a64:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	6a1b      	ldr	r3, [r3, #32]
 8004a6a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	6a1b      	ldr	r3, [r3, #32]
 8004a70:	f023 0201 	bic.w	r2, r3, #1
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	685b      	ldr	r3, [r3, #4]
 8004a7c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	699b      	ldr	r3, [r3, #24]
 8004a82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004a8a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	f023 0303 	bic.w	r3, r3, #3
 8004a92:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004a94:	683b      	ldr	r3, [r7, #0]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	68fa      	ldr	r2, [r7, #12]
 8004a9a:	4313      	orrs	r3, r2
 8004a9c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004a9e:	697b      	ldr	r3, [r7, #20]
 8004aa0:	f023 0302 	bic.w	r3, r3, #2
 8004aa4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004aa6:	683b      	ldr	r3, [r7, #0]
 8004aa8:	689b      	ldr	r3, [r3, #8]
 8004aaa:	697a      	ldr	r2, [r7, #20]
 8004aac:	4313      	orrs	r3, r2
 8004aae:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	4a1c      	ldr	r2, [pc, #112]	@ (8004b24 <TIM_OC1_SetConfig+0xc8>)
 8004ab4:	4293      	cmp	r3, r2
 8004ab6:	d10c      	bne.n	8004ad2 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004ab8:	697b      	ldr	r3, [r7, #20]
 8004aba:	f023 0308 	bic.w	r3, r3, #8
 8004abe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004ac0:	683b      	ldr	r3, [r7, #0]
 8004ac2:	68db      	ldr	r3, [r3, #12]
 8004ac4:	697a      	ldr	r2, [r7, #20]
 8004ac6:	4313      	orrs	r3, r2
 8004ac8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004aca:	697b      	ldr	r3, [r7, #20]
 8004acc:	f023 0304 	bic.w	r3, r3, #4
 8004ad0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	4a13      	ldr	r2, [pc, #76]	@ (8004b24 <TIM_OC1_SetConfig+0xc8>)
 8004ad6:	4293      	cmp	r3, r2
 8004ad8:	d111      	bne.n	8004afe <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004ada:	693b      	ldr	r3, [r7, #16]
 8004adc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004ae0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004ae2:	693b      	ldr	r3, [r7, #16]
 8004ae4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004ae8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004aea:	683b      	ldr	r3, [r7, #0]
 8004aec:	695b      	ldr	r3, [r3, #20]
 8004aee:	693a      	ldr	r2, [r7, #16]
 8004af0:	4313      	orrs	r3, r2
 8004af2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004af4:	683b      	ldr	r3, [r7, #0]
 8004af6:	699b      	ldr	r3, [r3, #24]
 8004af8:	693a      	ldr	r2, [r7, #16]
 8004afa:	4313      	orrs	r3, r2
 8004afc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	693a      	ldr	r2, [r7, #16]
 8004b02:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	68fa      	ldr	r2, [r7, #12]
 8004b08:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004b0a:	683b      	ldr	r3, [r7, #0]
 8004b0c:	685a      	ldr	r2, [r3, #4]
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	697a      	ldr	r2, [r7, #20]
 8004b16:	621a      	str	r2, [r3, #32]
}
 8004b18:	bf00      	nop
 8004b1a:	371c      	adds	r7, #28
 8004b1c:	46bd      	mov	sp, r7
 8004b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b22:	4770      	bx	lr
 8004b24:	40010000 	.word	0x40010000

08004b28 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004b28:	b480      	push	{r7}
 8004b2a:	b087      	sub	sp, #28
 8004b2c:	af00      	add	r7, sp, #0
 8004b2e:	6078      	str	r0, [r7, #4]
 8004b30:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	6a1b      	ldr	r3, [r3, #32]
 8004b36:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	6a1b      	ldr	r3, [r3, #32]
 8004b3c:	f023 0210 	bic.w	r2, r3, #16
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	685b      	ldr	r3, [r3, #4]
 8004b48:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	699b      	ldr	r3, [r3, #24]
 8004b4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004b56:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004b5e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004b60:	683b      	ldr	r3, [r7, #0]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	021b      	lsls	r3, r3, #8
 8004b66:	68fa      	ldr	r2, [r7, #12]
 8004b68:	4313      	orrs	r3, r2
 8004b6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004b6c:	697b      	ldr	r3, [r7, #20]
 8004b6e:	f023 0320 	bic.w	r3, r3, #32
 8004b72:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004b74:	683b      	ldr	r3, [r7, #0]
 8004b76:	689b      	ldr	r3, [r3, #8]
 8004b78:	011b      	lsls	r3, r3, #4
 8004b7a:	697a      	ldr	r2, [r7, #20]
 8004b7c:	4313      	orrs	r3, r2
 8004b7e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	4a1e      	ldr	r2, [pc, #120]	@ (8004bfc <TIM_OC2_SetConfig+0xd4>)
 8004b84:	4293      	cmp	r3, r2
 8004b86:	d10d      	bne.n	8004ba4 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004b88:	697b      	ldr	r3, [r7, #20]
 8004b8a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004b8e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004b90:	683b      	ldr	r3, [r7, #0]
 8004b92:	68db      	ldr	r3, [r3, #12]
 8004b94:	011b      	lsls	r3, r3, #4
 8004b96:	697a      	ldr	r2, [r7, #20]
 8004b98:	4313      	orrs	r3, r2
 8004b9a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004b9c:	697b      	ldr	r3, [r7, #20]
 8004b9e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004ba2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	4a15      	ldr	r2, [pc, #84]	@ (8004bfc <TIM_OC2_SetConfig+0xd4>)
 8004ba8:	4293      	cmp	r3, r2
 8004baa:	d113      	bne.n	8004bd4 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004bac:	693b      	ldr	r3, [r7, #16]
 8004bae:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004bb2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004bb4:	693b      	ldr	r3, [r7, #16]
 8004bb6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004bba:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004bbc:	683b      	ldr	r3, [r7, #0]
 8004bbe:	695b      	ldr	r3, [r3, #20]
 8004bc0:	009b      	lsls	r3, r3, #2
 8004bc2:	693a      	ldr	r2, [r7, #16]
 8004bc4:	4313      	orrs	r3, r2
 8004bc6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004bc8:	683b      	ldr	r3, [r7, #0]
 8004bca:	699b      	ldr	r3, [r3, #24]
 8004bcc:	009b      	lsls	r3, r3, #2
 8004bce:	693a      	ldr	r2, [r7, #16]
 8004bd0:	4313      	orrs	r3, r2
 8004bd2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	693a      	ldr	r2, [r7, #16]
 8004bd8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	68fa      	ldr	r2, [r7, #12]
 8004bde:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004be0:	683b      	ldr	r3, [r7, #0]
 8004be2:	685a      	ldr	r2, [r3, #4]
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	697a      	ldr	r2, [r7, #20]
 8004bec:	621a      	str	r2, [r3, #32]
}
 8004bee:	bf00      	nop
 8004bf0:	371c      	adds	r7, #28
 8004bf2:	46bd      	mov	sp, r7
 8004bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bf8:	4770      	bx	lr
 8004bfa:	bf00      	nop
 8004bfc:	40010000 	.word	0x40010000

08004c00 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004c00:	b480      	push	{r7}
 8004c02:	b087      	sub	sp, #28
 8004c04:	af00      	add	r7, sp, #0
 8004c06:	6078      	str	r0, [r7, #4]
 8004c08:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	6a1b      	ldr	r3, [r3, #32]
 8004c0e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	6a1b      	ldr	r3, [r3, #32]
 8004c14:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	685b      	ldr	r3, [r3, #4]
 8004c20:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	69db      	ldr	r3, [r3, #28]
 8004c26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004c2e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	f023 0303 	bic.w	r3, r3, #3
 8004c36:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004c38:	683b      	ldr	r3, [r7, #0]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	68fa      	ldr	r2, [r7, #12]
 8004c3e:	4313      	orrs	r3, r2
 8004c40:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004c42:	697b      	ldr	r3, [r7, #20]
 8004c44:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004c48:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004c4a:	683b      	ldr	r3, [r7, #0]
 8004c4c:	689b      	ldr	r3, [r3, #8]
 8004c4e:	021b      	lsls	r3, r3, #8
 8004c50:	697a      	ldr	r2, [r7, #20]
 8004c52:	4313      	orrs	r3, r2
 8004c54:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	4a1d      	ldr	r2, [pc, #116]	@ (8004cd0 <TIM_OC3_SetConfig+0xd0>)
 8004c5a:	4293      	cmp	r3, r2
 8004c5c:	d10d      	bne.n	8004c7a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004c5e:	697b      	ldr	r3, [r7, #20]
 8004c60:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004c64:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004c66:	683b      	ldr	r3, [r7, #0]
 8004c68:	68db      	ldr	r3, [r3, #12]
 8004c6a:	021b      	lsls	r3, r3, #8
 8004c6c:	697a      	ldr	r2, [r7, #20]
 8004c6e:	4313      	orrs	r3, r2
 8004c70:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004c72:	697b      	ldr	r3, [r7, #20]
 8004c74:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004c78:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	4a14      	ldr	r2, [pc, #80]	@ (8004cd0 <TIM_OC3_SetConfig+0xd0>)
 8004c7e:	4293      	cmp	r3, r2
 8004c80:	d113      	bne.n	8004caa <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004c82:	693b      	ldr	r3, [r7, #16]
 8004c84:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004c88:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004c8a:	693b      	ldr	r3, [r7, #16]
 8004c8c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004c90:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004c92:	683b      	ldr	r3, [r7, #0]
 8004c94:	695b      	ldr	r3, [r3, #20]
 8004c96:	011b      	lsls	r3, r3, #4
 8004c98:	693a      	ldr	r2, [r7, #16]
 8004c9a:	4313      	orrs	r3, r2
 8004c9c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004c9e:	683b      	ldr	r3, [r7, #0]
 8004ca0:	699b      	ldr	r3, [r3, #24]
 8004ca2:	011b      	lsls	r3, r3, #4
 8004ca4:	693a      	ldr	r2, [r7, #16]
 8004ca6:	4313      	orrs	r3, r2
 8004ca8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	693a      	ldr	r2, [r7, #16]
 8004cae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	68fa      	ldr	r2, [r7, #12]
 8004cb4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004cb6:	683b      	ldr	r3, [r7, #0]
 8004cb8:	685a      	ldr	r2, [r3, #4]
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	697a      	ldr	r2, [r7, #20]
 8004cc2:	621a      	str	r2, [r3, #32]
}
 8004cc4:	bf00      	nop
 8004cc6:	371c      	adds	r7, #28
 8004cc8:	46bd      	mov	sp, r7
 8004cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cce:	4770      	bx	lr
 8004cd0:	40010000 	.word	0x40010000

08004cd4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004cd4:	b480      	push	{r7}
 8004cd6:	b087      	sub	sp, #28
 8004cd8:	af00      	add	r7, sp, #0
 8004cda:	6078      	str	r0, [r7, #4]
 8004cdc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	6a1b      	ldr	r3, [r3, #32]
 8004ce2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	6a1b      	ldr	r3, [r3, #32]
 8004ce8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	685b      	ldr	r3, [r3, #4]
 8004cf4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	69db      	ldr	r3, [r3, #28]
 8004cfa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004d02:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004d0a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004d0c:	683b      	ldr	r3, [r7, #0]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	021b      	lsls	r3, r3, #8
 8004d12:	68fa      	ldr	r2, [r7, #12]
 8004d14:	4313      	orrs	r3, r2
 8004d16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004d18:	693b      	ldr	r3, [r7, #16]
 8004d1a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004d1e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004d20:	683b      	ldr	r3, [r7, #0]
 8004d22:	689b      	ldr	r3, [r3, #8]
 8004d24:	031b      	lsls	r3, r3, #12
 8004d26:	693a      	ldr	r2, [r7, #16]
 8004d28:	4313      	orrs	r3, r2
 8004d2a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	4a10      	ldr	r2, [pc, #64]	@ (8004d70 <TIM_OC4_SetConfig+0x9c>)
 8004d30:	4293      	cmp	r3, r2
 8004d32:	d109      	bne.n	8004d48 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004d34:	697b      	ldr	r3, [r7, #20]
 8004d36:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004d3a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004d3c:	683b      	ldr	r3, [r7, #0]
 8004d3e:	695b      	ldr	r3, [r3, #20]
 8004d40:	019b      	lsls	r3, r3, #6
 8004d42:	697a      	ldr	r2, [r7, #20]
 8004d44:	4313      	orrs	r3, r2
 8004d46:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	697a      	ldr	r2, [r7, #20]
 8004d4c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	68fa      	ldr	r2, [r7, #12]
 8004d52:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004d54:	683b      	ldr	r3, [r7, #0]
 8004d56:	685a      	ldr	r2, [r3, #4]
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	693a      	ldr	r2, [r7, #16]
 8004d60:	621a      	str	r2, [r3, #32]
}
 8004d62:	bf00      	nop
 8004d64:	371c      	adds	r7, #28
 8004d66:	46bd      	mov	sp, r7
 8004d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d6c:	4770      	bx	lr
 8004d6e:	bf00      	nop
 8004d70:	40010000 	.word	0x40010000

08004d74 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004d74:	b480      	push	{r7}
 8004d76:	b087      	sub	sp, #28
 8004d78:	af00      	add	r7, sp, #0
 8004d7a:	60f8      	str	r0, [r7, #12]
 8004d7c:	60b9      	str	r1, [r7, #8]
 8004d7e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	6a1b      	ldr	r3, [r3, #32]
 8004d84:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	6a1b      	ldr	r3, [r3, #32]
 8004d8a:	f023 0201 	bic.w	r2, r3, #1
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	699b      	ldr	r3, [r3, #24]
 8004d96:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004d98:	693b      	ldr	r3, [r7, #16]
 8004d9a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004d9e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	011b      	lsls	r3, r3, #4
 8004da4:	693a      	ldr	r2, [r7, #16]
 8004da6:	4313      	orrs	r3, r2
 8004da8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004daa:	697b      	ldr	r3, [r7, #20]
 8004dac:	f023 030a 	bic.w	r3, r3, #10
 8004db0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004db2:	697a      	ldr	r2, [r7, #20]
 8004db4:	68bb      	ldr	r3, [r7, #8]
 8004db6:	4313      	orrs	r3, r2
 8004db8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	693a      	ldr	r2, [r7, #16]
 8004dbe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	697a      	ldr	r2, [r7, #20]
 8004dc4:	621a      	str	r2, [r3, #32]
}
 8004dc6:	bf00      	nop
 8004dc8:	371c      	adds	r7, #28
 8004dca:	46bd      	mov	sp, r7
 8004dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dd0:	4770      	bx	lr

08004dd2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004dd2:	b480      	push	{r7}
 8004dd4:	b087      	sub	sp, #28
 8004dd6:	af00      	add	r7, sp, #0
 8004dd8:	60f8      	str	r0, [r7, #12]
 8004dda:	60b9      	str	r1, [r7, #8]
 8004ddc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	6a1b      	ldr	r3, [r3, #32]
 8004de2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	6a1b      	ldr	r3, [r3, #32]
 8004de8:	f023 0210 	bic.w	r2, r3, #16
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	699b      	ldr	r3, [r3, #24]
 8004df4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004df6:	693b      	ldr	r3, [r7, #16]
 8004df8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004dfc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	031b      	lsls	r3, r3, #12
 8004e02:	693a      	ldr	r2, [r7, #16]
 8004e04:	4313      	orrs	r3, r2
 8004e06:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004e08:	697b      	ldr	r3, [r7, #20]
 8004e0a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004e0e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004e10:	68bb      	ldr	r3, [r7, #8]
 8004e12:	011b      	lsls	r3, r3, #4
 8004e14:	697a      	ldr	r2, [r7, #20]
 8004e16:	4313      	orrs	r3, r2
 8004e18:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	693a      	ldr	r2, [r7, #16]
 8004e1e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	697a      	ldr	r2, [r7, #20]
 8004e24:	621a      	str	r2, [r3, #32]
}
 8004e26:	bf00      	nop
 8004e28:	371c      	adds	r7, #28
 8004e2a:	46bd      	mov	sp, r7
 8004e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e30:	4770      	bx	lr

08004e32 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004e32:	b480      	push	{r7}
 8004e34:	b085      	sub	sp, #20
 8004e36:	af00      	add	r7, sp, #0
 8004e38:	6078      	str	r0, [r7, #4]
 8004e3a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	689b      	ldr	r3, [r3, #8]
 8004e40:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004e48:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004e4a:	683a      	ldr	r2, [r7, #0]
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	4313      	orrs	r3, r2
 8004e50:	f043 0307 	orr.w	r3, r3, #7
 8004e54:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	68fa      	ldr	r2, [r7, #12]
 8004e5a:	609a      	str	r2, [r3, #8]
}
 8004e5c:	bf00      	nop
 8004e5e:	3714      	adds	r7, #20
 8004e60:	46bd      	mov	sp, r7
 8004e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e66:	4770      	bx	lr

08004e68 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004e68:	b480      	push	{r7}
 8004e6a:	b087      	sub	sp, #28
 8004e6c:	af00      	add	r7, sp, #0
 8004e6e:	60f8      	str	r0, [r7, #12]
 8004e70:	60b9      	str	r1, [r7, #8]
 8004e72:	607a      	str	r2, [r7, #4]
 8004e74:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	689b      	ldr	r3, [r3, #8]
 8004e7a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004e7c:	697b      	ldr	r3, [r7, #20]
 8004e7e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004e82:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004e84:	683b      	ldr	r3, [r7, #0]
 8004e86:	021a      	lsls	r2, r3, #8
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	431a      	orrs	r2, r3
 8004e8c:	68bb      	ldr	r3, [r7, #8]
 8004e8e:	4313      	orrs	r3, r2
 8004e90:	697a      	ldr	r2, [r7, #20]
 8004e92:	4313      	orrs	r3, r2
 8004e94:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	697a      	ldr	r2, [r7, #20]
 8004e9a:	609a      	str	r2, [r3, #8]
}
 8004e9c:	bf00      	nop
 8004e9e:	371c      	adds	r7, #28
 8004ea0:	46bd      	mov	sp, r7
 8004ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ea6:	4770      	bx	lr

08004ea8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004ea8:	b480      	push	{r7}
 8004eaa:	b087      	sub	sp, #28
 8004eac:	af00      	add	r7, sp, #0
 8004eae:	60f8      	str	r0, [r7, #12]
 8004eb0:	60b9      	str	r1, [r7, #8]
 8004eb2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004eb4:	68bb      	ldr	r3, [r7, #8]
 8004eb6:	f003 031f 	and.w	r3, r3, #31
 8004eba:	2201      	movs	r2, #1
 8004ebc:	fa02 f303 	lsl.w	r3, r2, r3
 8004ec0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	6a1a      	ldr	r2, [r3, #32]
 8004ec6:	697b      	ldr	r3, [r7, #20]
 8004ec8:	43db      	mvns	r3, r3
 8004eca:	401a      	ands	r2, r3
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	6a1a      	ldr	r2, [r3, #32]
 8004ed4:	68bb      	ldr	r3, [r7, #8]
 8004ed6:	f003 031f 	and.w	r3, r3, #31
 8004eda:	6879      	ldr	r1, [r7, #4]
 8004edc:	fa01 f303 	lsl.w	r3, r1, r3
 8004ee0:	431a      	orrs	r2, r3
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	621a      	str	r2, [r3, #32]
}
 8004ee6:	bf00      	nop
 8004ee8:	371c      	adds	r7, #28
 8004eea:	46bd      	mov	sp, r7
 8004eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ef0:	4770      	bx	lr
	...

08004ef4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004ef4:	b480      	push	{r7}
 8004ef6:	b085      	sub	sp, #20
 8004ef8:	af00      	add	r7, sp, #0
 8004efa:	6078      	str	r0, [r7, #4]
 8004efc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004f04:	2b01      	cmp	r3, #1
 8004f06:	d101      	bne.n	8004f0c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004f08:	2302      	movs	r3, #2
 8004f0a:	e050      	b.n	8004fae <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	2201      	movs	r2, #1
 8004f10:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	2202      	movs	r2, #2
 8004f18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	685b      	ldr	r3, [r3, #4]
 8004f22:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	689b      	ldr	r3, [r3, #8]
 8004f2a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004f32:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004f34:	683b      	ldr	r3, [r7, #0]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	68fa      	ldr	r2, [r7, #12]
 8004f3a:	4313      	orrs	r3, r2
 8004f3c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	68fa      	ldr	r2, [r7, #12]
 8004f44:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	4a1c      	ldr	r2, [pc, #112]	@ (8004fbc <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004f4c:	4293      	cmp	r3, r2
 8004f4e:	d018      	beq.n	8004f82 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004f58:	d013      	beq.n	8004f82 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	4a18      	ldr	r2, [pc, #96]	@ (8004fc0 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8004f60:	4293      	cmp	r3, r2
 8004f62:	d00e      	beq.n	8004f82 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	4a16      	ldr	r2, [pc, #88]	@ (8004fc4 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004f6a:	4293      	cmp	r3, r2
 8004f6c:	d009      	beq.n	8004f82 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	4a15      	ldr	r2, [pc, #84]	@ (8004fc8 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8004f74:	4293      	cmp	r3, r2
 8004f76:	d004      	beq.n	8004f82 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	4a13      	ldr	r2, [pc, #76]	@ (8004fcc <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8004f7e:	4293      	cmp	r3, r2
 8004f80:	d10c      	bne.n	8004f9c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004f82:	68bb      	ldr	r3, [r7, #8]
 8004f84:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004f88:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004f8a:	683b      	ldr	r3, [r7, #0]
 8004f8c:	685b      	ldr	r3, [r3, #4]
 8004f8e:	68ba      	ldr	r2, [r7, #8]
 8004f90:	4313      	orrs	r3, r2
 8004f92:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	68ba      	ldr	r2, [r7, #8]
 8004f9a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	2201      	movs	r2, #1
 8004fa0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	2200      	movs	r2, #0
 8004fa8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004fac:	2300      	movs	r3, #0
}
 8004fae:	4618      	mov	r0, r3
 8004fb0:	3714      	adds	r7, #20
 8004fb2:	46bd      	mov	sp, r7
 8004fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fb8:	4770      	bx	lr
 8004fba:	bf00      	nop
 8004fbc:	40010000 	.word	0x40010000
 8004fc0:	40000400 	.word	0x40000400
 8004fc4:	40000800 	.word	0x40000800
 8004fc8:	40000c00 	.word	0x40000c00
 8004fcc:	40014000 	.word	0x40014000

08004fd0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004fd0:	b480      	push	{r7}
 8004fd2:	b083      	sub	sp, #12
 8004fd4:	af00      	add	r7, sp, #0
 8004fd6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004fd8:	bf00      	nop
 8004fda:	370c      	adds	r7, #12
 8004fdc:	46bd      	mov	sp, r7
 8004fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fe2:	4770      	bx	lr

08004fe4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004fe4:	b480      	push	{r7}
 8004fe6:	b083      	sub	sp, #12
 8004fe8:	af00      	add	r7, sp, #0
 8004fea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004fec:	bf00      	nop
 8004fee:	370c      	adds	r7, #12
 8004ff0:	46bd      	mov	sp, r7
 8004ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff6:	4770      	bx	lr

08004ff8 <HAL_HalfDuplex_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart)
{
 8004ff8:	b580      	push	{r7, lr}
 8004ffa:	b082      	sub	sp, #8
 8004ffc:	af00      	add	r7, sp, #0
 8004ffe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	2b00      	cmp	r3, #0
 8005004:	d101      	bne.n	800500a <HAL_HalfDuplex_Init+0x12>
  {
    return HAL_ERROR;
 8005006:	2301      	movs	r3, #1
 8005008:	e04a      	b.n	80050a0 <HAL_HalfDuplex_Init+0xa8>
  /* Check the parameters */
  assert_param(IS_UART_HALFDUPLEX_INSTANCE(huart->Instance));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005010:	b2db      	uxtb	r3, r3
 8005012:	2b00      	cmp	r3, #0
 8005014:	d106      	bne.n	8005024 <HAL_HalfDuplex_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	2200      	movs	r2, #0
 800501a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800501e:	6878      	ldr	r0, [r7, #4]
 8005020:	f7fc fcdc 	bl	80019dc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	2224      	movs	r2, #36	@ 0x24
 8005028:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	68da      	ldr	r2, [r3, #12]
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800503a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800503c:	6878      	ldr	r0, [r7, #4]
 800503e:	f000 f97b 	bl	8005338 <UART_SetConfig>

  /* In half-duplex mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	691a      	ldr	r2, [r3, #16]
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005050:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	695a      	ldr	r2, [r3, #20]
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	f022 0222 	bic.w	r2, r2, #34	@ 0x22
 8005060:	615a      	str	r2, [r3, #20]

  /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	695a      	ldr	r2, [r3, #20]
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	f042 0208 	orr.w	r2, r2, #8
 8005070:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	68da      	ldr	r2, [r3, #12]
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005080:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state*/
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	2200      	movs	r2, #0
 8005086:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	2220      	movs	r2, #32
 800508c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	2220      	movs	r2, #32
 8005094:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	2200      	movs	r2, #0
 800509c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800509e:	2300      	movs	r3, #0
}
 80050a0:	4618      	mov	r0, r3
 80050a2:	3708      	adds	r7, #8
 80050a4:	46bd      	mov	sp, r7
 80050a6:	bd80      	pop	{r7, pc}

080050a8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80050a8:	b580      	push	{r7, lr}
 80050aa:	b08a      	sub	sp, #40	@ 0x28
 80050ac:	af02      	add	r7, sp, #8
 80050ae:	60f8      	str	r0, [r7, #12]
 80050b0:	60b9      	str	r1, [r7, #8]
 80050b2:	603b      	str	r3, [r7, #0]
 80050b4:	4613      	mov	r3, r2
 80050b6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80050b8:	2300      	movs	r3, #0
 80050ba:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80050c2:	b2db      	uxtb	r3, r3
 80050c4:	2b20      	cmp	r3, #32
 80050c6:	d175      	bne.n	80051b4 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80050c8:	68bb      	ldr	r3, [r7, #8]
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d002      	beq.n	80050d4 <HAL_UART_Transmit+0x2c>
 80050ce:	88fb      	ldrh	r3, [r7, #6]
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d101      	bne.n	80050d8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80050d4:	2301      	movs	r3, #1
 80050d6:	e06e      	b.n	80051b6 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	2200      	movs	r2, #0
 80050dc:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	2221      	movs	r2, #33	@ 0x21
 80050e2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80050e6:	f7fd fdef 	bl	8002cc8 <HAL_GetTick>
 80050ea:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	88fa      	ldrh	r2, [r7, #6]
 80050f0:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	88fa      	ldrh	r2, [r7, #6]
 80050f6:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	689b      	ldr	r3, [r3, #8]
 80050fc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005100:	d108      	bne.n	8005114 <HAL_UART_Transmit+0x6c>
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	691b      	ldr	r3, [r3, #16]
 8005106:	2b00      	cmp	r3, #0
 8005108:	d104      	bne.n	8005114 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800510a:	2300      	movs	r3, #0
 800510c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800510e:	68bb      	ldr	r3, [r7, #8]
 8005110:	61bb      	str	r3, [r7, #24]
 8005112:	e003      	b.n	800511c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005114:	68bb      	ldr	r3, [r7, #8]
 8005116:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005118:	2300      	movs	r3, #0
 800511a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800511c:	e02e      	b.n	800517c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800511e:	683b      	ldr	r3, [r7, #0]
 8005120:	9300      	str	r3, [sp, #0]
 8005122:	697b      	ldr	r3, [r7, #20]
 8005124:	2200      	movs	r2, #0
 8005126:	2180      	movs	r1, #128	@ 0x80
 8005128:	68f8      	ldr	r0, [r7, #12]
 800512a:	f000 f848 	bl	80051be <UART_WaitOnFlagUntilTimeout>
 800512e:	4603      	mov	r3, r0
 8005130:	2b00      	cmp	r3, #0
 8005132:	d005      	beq.n	8005140 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	2220      	movs	r2, #32
 8005138:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800513c:	2303      	movs	r3, #3
 800513e:	e03a      	b.n	80051b6 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8005140:	69fb      	ldr	r3, [r7, #28]
 8005142:	2b00      	cmp	r3, #0
 8005144:	d10b      	bne.n	800515e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005146:	69bb      	ldr	r3, [r7, #24]
 8005148:	881b      	ldrh	r3, [r3, #0]
 800514a:	461a      	mov	r2, r3
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005154:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005156:	69bb      	ldr	r3, [r7, #24]
 8005158:	3302      	adds	r3, #2
 800515a:	61bb      	str	r3, [r7, #24]
 800515c:	e007      	b.n	800516e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800515e:	69fb      	ldr	r3, [r7, #28]
 8005160:	781a      	ldrb	r2, [r3, #0]
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005168:	69fb      	ldr	r3, [r7, #28]
 800516a:	3301      	adds	r3, #1
 800516c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005172:	b29b      	uxth	r3, r3
 8005174:	3b01      	subs	r3, #1
 8005176:	b29a      	uxth	r2, r3
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005180:	b29b      	uxth	r3, r3
 8005182:	2b00      	cmp	r3, #0
 8005184:	d1cb      	bne.n	800511e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005186:	683b      	ldr	r3, [r7, #0]
 8005188:	9300      	str	r3, [sp, #0]
 800518a:	697b      	ldr	r3, [r7, #20]
 800518c:	2200      	movs	r2, #0
 800518e:	2140      	movs	r1, #64	@ 0x40
 8005190:	68f8      	ldr	r0, [r7, #12]
 8005192:	f000 f814 	bl	80051be <UART_WaitOnFlagUntilTimeout>
 8005196:	4603      	mov	r3, r0
 8005198:	2b00      	cmp	r3, #0
 800519a:	d005      	beq.n	80051a8 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	2220      	movs	r2, #32
 80051a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80051a4:	2303      	movs	r3, #3
 80051a6:	e006      	b.n	80051b6 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	2220      	movs	r2, #32
 80051ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80051b0:	2300      	movs	r3, #0
 80051b2:	e000      	b.n	80051b6 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80051b4:	2302      	movs	r3, #2
  }
}
 80051b6:	4618      	mov	r0, r3
 80051b8:	3720      	adds	r7, #32
 80051ba:	46bd      	mov	sp, r7
 80051bc:	bd80      	pop	{r7, pc}

080051be <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80051be:	b580      	push	{r7, lr}
 80051c0:	b086      	sub	sp, #24
 80051c2:	af00      	add	r7, sp, #0
 80051c4:	60f8      	str	r0, [r7, #12]
 80051c6:	60b9      	str	r1, [r7, #8]
 80051c8:	603b      	str	r3, [r7, #0]
 80051ca:	4613      	mov	r3, r2
 80051cc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80051ce:	e03b      	b.n	8005248 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80051d0:	6a3b      	ldr	r3, [r7, #32]
 80051d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051d6:	d037      	beq.n	8005248 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80051d8:	f7fd fd76 	bl	8002cc8 <HAL_GetTick>
 80051dc:	4602      	mov	r2, r0
 80051de:	683b      	ldr	r3, [r7, #0]
 80051e0:	1ad3      	subs	r3, r2, r3
 80051e2:	6a3a      	ldr	r2, [r7, #32]
 80051e4:	429a      	cmp	r2, r3
 80051e6:	d302      	bcc.n	80051ee <UART_WaitOnFlagUntilTimeout+0x30>
 80051e8:	6a3b      	ldr	r3, [r7, #32]
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d101      	bne.n	80051f2 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80051ee:	2303      	movs	r3, #3
 80051f0:	e03a      	b.n	8005268 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	68db      	ldr	r3, [r3, #12]
 80051f8:	f003 0304 	and.w	r3, r3, #4
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d023      	beq.n	8005248 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005200:	68bb      	ldr	r3, [r7, #8]
 8005202:	2b80      	cmp	r3, #128	@ 0x80
 8005204:	d020      	beq.n	8005248 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005206:	68bb      	ldr	r3, [r7, #8]
 8005208:	2b40      	cmp	r3, #64	@ 0x40
 800520a:	d01d      	beq.n	8005248 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	f003 0308 	and.w	r3, r3, #8
 8005216:	2b08      	cmp	r3, #8
 8005218:	d116      	bne.n	8005248 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800521a:	2300      	movs	r3, #0
 800521c:	617b      	str	r3, [r7, #20]
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	617b      	str	r3, [r7, #20]
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	685b      	ldr	r3, [r3, #4]
 800522c:	617b      	str	r3, [r7, #20]
 800522e:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005230:	68f8      	ldr	r0, [r7, #12]
 8005232:	f000 f81d 	bl	8005270 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	2208      	movs	r2, #8
 800523a:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	2200      	movs	r2, #0
 8005240:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005244:	2301      	movs	r3, #1
 8005246:	e00f      	b.n	8005268 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	681a      	ldr	r2, [r3, #0]
 800524e:	68bb      	ldr	r3, [r7, #8]
 8005250:	4013      	ands	r3, r2
 8005252:	68ba      	ldr	r2, [r7, #8]
 8005254:	429a      	cmp	r2, r3
 8005256:	bf0c      	ite	eq
 8005258:	2301      	moveq	r3, #1
 800525a:	2300      	movne	r3, #0
 800525c:	b2db      	uxtb	r3, r3
 800525e:	461a      	mov	r2, r3
 8005260:	79fb      	ldrb	r3, [r7, #7]
 8005262:	429a      	cmp	r2, r3
 8005264:	d0b4      	beq.n	80051d0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005266:	2300      	movs	r3, #0
}
 8005268:	4618      	mov	r0, r3
 800526a:	3718      	adds	r7, #24
 800526c:	46bd      	mov	sp, r7
 800526e:	bd80      	pop	{r7, pc}

08005270 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005270:	b480      	push	{r7}
 8005272:	b095      	sub	sp, #84	@ 0x54
 8005274:	af00      	add	r7, sp, #0
 8005276:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	330c      	adds	r3, #12
 800527e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005280:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005282:	e853 3f00 	ldrex	r3, [r3]
 8005286:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005288:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800528a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800528e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	330c      	adds	r3, #12
 8005296:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005298:	643a      	str	r2, [r7, #64]	@ 0x40
 800529a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800529c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800529e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80052a0:	e841 2300 	strex	r3, r2, [r1]
 80052a4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80052a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d1e5      	bne.n	8005278 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	3314      	adds	r3, #20
 80052b2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052b4:	6a3b      	ldr	r3, [r7, #32]
 80052b6:	e853 3f00 	ldrex	r3, [r3]
 80052ba:	61fb      	str	r3, [r7, #28]
   return(result);
 80052bc:	69fb      	ldr	r3, [r7, #28]
 80052be:	f023 0301 	bic.w	r3, r3, #1
 80052c2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	3314      	adds	r3, #20
 80052ca:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80052cc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80052ce:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052d0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80052d2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80052d4:	e841 2300 	strex	r3, r2, [r1]
 80052d8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80052da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d1e5      	bne.n	80052ac <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80052e4:	2b01      	cmp	r3, #1
 80052e6:	d119      	bne.n	800531c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	330c      	adds	r3, #12
 80052ee:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	e853 3f00 	ldrex	r3, [r3]
 80052f6:	60bb      	str	r3, [r7, #8]
   return(result);
 80052f8:	68bb      	ldr	r3, [r7, #8]
 80052fa:	f023 0310 	bic.w	r3, r3, #16
 80052fe:	647b      	str	r3, [r7, #68]	@ 0x44
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	330c      	adds	r3, #12
 8005306:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005308:	61ba      	str	r2, [r7, #24]
 800530a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800530c:	6979      	ldr	r1, [r7, #20]
 800530e:	69ba      	ldr	r2, [r7, #24]
 8005310:	e841 2300 	strex	r3, r2, [r1]
 8005314:	613b      	str	r3, [r7, #16]
   return(result);
 8005316:	693b      	ldr	r3, [r7, #16]
 8005318:	2b00      	cmp	r3, #0
 800531a:	d1e5      	bne.n	80052e8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	2220      	movs	r2, #32
 8005320:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	2200      	movs	r2, #0
 8005328:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800532a:	bf00      	nop
 800532c:	3754      	adds	r7, #84	@ 0x54
 800532e:	46bd      	mov	sp, r7
 8005330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005334:	4770      	bx	lr
	...

08005338 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005338:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800533c:	b0c0      	sub	sp, #256	@ 0x100
 800533e:	af00      	add	r7, sp, #0
 8005340:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005344:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	691b      	ldr	r3, [r3, #16]
 800534c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005350:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005354:	68d9      	ldr	r1, [r3, #12]
 8005356:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800535a:	681a      	ldr	r2, [r3, #0]
 800535c:	ea40 0301 	orr.w	r3, r0, r1
 8005360:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005362:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005366:	689a      	ldr	r2, [r3, #8]
 8005368:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800536c:	691b      	ldr	r3, [r3, #16]
 800536e:	431a      	orrs	r2, r3
 8005370:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005374:	695b      	ldr	r3, [r3, #20]
 8005376:	431a      	orrs	r2, r3
 8005378:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800537c:	69db      	ldr	r3, [r3, #28]
 800537e:	4313      	orrs	r3, r2
 8005380:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005384:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	68db      	ldr	r3, [r3, #12]
 800538c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005390:	f021 010c 	bic.w	r1, r1, #12
 8005394:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005398:	681a      	ldr	r2, [r3, #0]
 800539a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800539e:	430b      	orrs	r3, r1
 80053a0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80053a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	695b      	ldr	r3, [r3, #20]
 80053aa:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80053ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80053b2:	6999      	ldr	r1, [r3, #24]
 80053b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80053b8:	681a      	ldr	r2, [r3, #0]
 80053ba:	ea40 0301 	orr.w	r3, r0, r1
 80053be:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80053c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80053c4:	681a      	ldr	r2, [r3, #0]
 80053c6:	4b8f      	ldr	r3, [pc, #572]	@ (8005604 <UART_SetConfig+0x2cc>)
 80053c8:	429a      	cmp	r2, r3
 80053ca:	d005      	beq.n	80053d8 <UART_SetConfig+0xa0>
 80053cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80053d0:	681a      	ldr	r2, [r3, #0]
 80053d2:	4b8d      	ldr	r3, [pc, #564]	@ (8005608 <UART_SetConfig+0x2d0>)
 80053d4:	429a      	cmp	r2, r3
 80053d6:	d104      	bne.n	80053e2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80053d8:	f7fe fd1e 	bl	8003e18 <HAL_RCC_GetPCLK2Freq>
 80053dc:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80053e0:	e003      	b.n	80053ea <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80053e2:	f7fe fd05 	bl	8003df0 <HAL_RCC_GetPCLK1Freq>
 80053e6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80053ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80053ee:	69db      	ldr	r3, [r3, #28]
 80053f0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80053f4:	f040 810c 	bne.w	8005610 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80053f8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80053fc:	2200      	movs	r2, #0
 80053fe:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005402:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8005406:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800540a:	4622      	mov	r2, r4
 800540c:	462b      	mov	r3, r5
 800540e:	1891      	adds	r1, r2, r2
 8005410:	65b9      	str	r1, [r7, #88]	@ 0x58
 8005412:	415b      	adcs	r3, r3
 8005414:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005416:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800541a:	4621      	mov	r1, r4
 800541c:	eb12 0801 	adds.w	r8, r2, r1
 8005420:	4629      	mov	r1, r5
 8005422:	eb43 0901 	adc.w	r9, r3, r1
 8005426:	f04f 0200 	mov.w	r2, #0
 800542a:	f04f 0300 	mov.w	r3, #0
 800542e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005432:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005436:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800543a:	4690      	mov	r8, r2
 800543c:	4699      	mov	r9, r3
 800543e:	4623      	mov	r3, r4
 8005440:	eb18 0303 	adds.w	r3, r8, r3
 8005444:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005448:	462b      	mov	r3, r5
 800544a:	eb49 0303 	adc.w	r3, r9, r3
 800544e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005452:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005456:	685b      	ldr	r3, [r3, #4]
 8005458:	2200      	movs	r2, #0
 800545a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800545e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8005462:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005466:	460b      	mov	r3, r1
 8005468:	18db      	adds	r3, r3, r3
 800546a:	653b      	str	r3, [r7, #80]	@ 0x50
 800546c:	4613      	mov	r3, r2
 800546e:	eb42 0303 	adc.w	r3, r2, r3
 8005472:	657b      	str	r3, [r7, #84]	@ 0x54
 8005474:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005478:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800547c:	f7fb fb72 	bl	8000b64 <__aeabi_uldivmod>
 8005480:	4602      	mov	r2, r0
 8005482:	460b      	mov	r3, r1
 8005484:	4b61      	ldr	r3, [pc, #388]	@ (800560c <UART_SetConfig+0x2d4>)
 8005486:	fba3 2302 	umull	r2, r3, r3, r2
 800548a:	095b      	lsrs	r3, r3, #5
 800548c:	011c      	lsls	r4, r3, #4
 800548e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005492:	2200      	movs	r2, #0
 8005494:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005498:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800549c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80054a0:	4642      	mov	r2, r8
 80054a2:	464b      	mov	r3, r9
 80054a4:	1891      	adds	r1, r2, r2
 80054a6:	64b9      	str	r1, [r7, #72]	@ 0x48
 80054a8:	415b      	adcs	r3, r3
 80054aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80054ac:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80054b0:	4641      	mov	r1, r8
 80054b2:	eb12 0a01 	adds.w	sl, r2, r1
 80054b6:	4649      	mov	r1, r9
 80054b8:	eb43 0b01 	adc.w	fp, r3, r1
 80054bc:	f04f 0200 	mov.w	r2, #0
 80054c0:	f04f 0300 	mov.w	r3, #0
 80054c4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80054c8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80054cc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80054d0:	4692      	mov	sl, r2
 80054d2:	469b      	mov	fp, r3
 80054d4:	4643      	mov	r3, r8
 80054d6:	eb1a 0303 	adds.w	r3, sl, r3
 80054da:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80054de:	464b      	mov	r3, r9
 80054e0:	eb4b 0303 	adc.w	r3, fp, r3
 80054e4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80054e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80054ec:	685b      	ldr	r3, [r3, #4]
 80054ee:	2200      	movs	r2, #0
 80054f0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80054f4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80054f8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80054fc:	460b      	mov	r3, r1
 80054fe:	18db      	adds	r3, r3, r3
 8005500:	643b      	str	r3, [r7, #64]	@ 0x40
 8005502:	4613      	mov	r3, r2
 8005504:	eb42 0303 	adc.w	r3, r2, r3
 8005508:	647b      	str	r3, [r7, #68]	@ 0x44
 800550a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800550e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8005512:	f7fb fb27 	bl	8000b64 <__aeabi_uldivmod>
 8005516:	4602      	mov	r2, r0
 8005518:	460b      	mov	r3, r1
 800551a:	4611      	mov	r1, r2
 800551c:	4b3b      	ldr	r3, [pc, #236]	@ (800560c <UART_SetConfig+0x2d4>)
 800551e:	fba3 2301 	umull	r2, r3, r3, r1
 8005522:	095b      	lsrs	r3, r3, #5
 8005524:	2264      	movs	r2, #100	@ 0x64
 8005526:	fb02 f303 	mul.w	r3, r2, r3
 800552a:	1acb      	subs	r3, r1, r3
 800552c:	00db      	lsls	r3, r3, #3
 800552e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8005532:	4b36      	ldr	r3, [pc, #216]	@ (800560c <UART_SetConfig+0x2d4>)
 8005534:	fba3 2302 	umull	r2, r3, r3, r2
 8005538:	095b      	lsrs	r3, r3, #5
 800553a:	005b      	lsls	r3, r3, #1
 800553c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005540:	441c      	add	r4, r3
 8005542:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005546:	2200      	movs	r2, #0
 8005548:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800554c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005550:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005554:	4642      	mov	r2, r8
 8005556:	464b      	mov	r3, r9
 8005558:	1891      	adds	r1, r2, r2
 800555a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800555c:	415b      	adcs	r3, r3
 800555e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005560:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005564:	4641      	mov	r1, r8
 8005566:	1851      	adds	r1, r2, r1
 8005568:	6339      	str	r1, [r7, #48]	@ 0x30
 800556a:	4649      	mov	r1, r9
 800556c:	414b      	adcs	r3, r1
 800556e:	637b      	str	r3, [r7, #52]	@ 0x34
 8005570:	f04f 0200 	mov.w	r2, #0
 8005574:	f04f 0300 	mov.w	r3, #0
 8005578:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800557c:	4659      	mov	r1, fp
 800557e:	00cb      	lsls	r3, r1, #3
 8005580:	4651      	mov	r1, sl
 8005582:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005586:	4651      	mov	r1, sl
 8005588:	00ca      	lsls	r2, r1, #3
 800558a:	4610      	mov	r0, r2
 800558c:	4619      	mov	r1, r3
 800558e:	4603      	mov	r3, r0
 8005590:	4642      	mov	r2, r8
 8005592:	189b      	adds	r3, r3, r2
 8005594:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005598:	464b      	mov	r3, r9
 800559a:	460a      	mov	r2, r1
 800559c:	eb42 0303 	adc.w	r3, r2, r3
 80055a0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80055a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80055a8:	685b      	ldr	r3, [r3, #4]
 80055aa:	2200      	movs	r2, #0
 80055ac:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80055b0:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80055b4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80055b8:	460b      	mov	r3, r1
 80055ba:	18db      	adds	r3, r3, r3
 80055bc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80055be:	4613      	mov	r3, r2
 80055c0:	eb42 0303 	adc.w	r3, r2, r3
 80055c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80055c6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80055ca:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80055ce:	f7fb fac9 	bl	8000b64 <__aeabi_uldivmod>
 80055d2:	4602      	mov	r2, r0
 80055d4:	460b      	mov	r3, r1
 80055d6:	4b0d      	ldr	r3, [pc, #52]	@ (800560c <UART_SetConfig+0x2d4>)
 80055d8:	fba3 1302 	umull	r1, r3, r3, r2
 80055dc:	095b      	lsrs	r3, r3, #5
 80055de:	2164      	movs	r1, #100	@ 0x64
 80055e0:	fb01 f303 	mul.w	r3, r1, r3
 80055e4:	1ad3      	subs	r3, r2, r3
 80055e6:	00db      	lsls	r3, r3, #3
 80055e8:	3332      	adds	r3, #50	@ 0x32
 80055ea:	4a08      	ldr	r2, [pc, #32]	@ (800560c <UART_SetConfig+0x2d4>)
 80055ec:	fba2 2303 	umull	r2, r3, r2, r3
 80055f0:	095b      	lsrs	r3, r3, #5
 80055f2:	f003 0207 	and.w	r2, r3, #7
 80055f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	4422      	add	r2, r4
 80055fe:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005600:	e106      	b.n	8005810 <UART_SetConfig+0x4d8>
 8005602:	bf00      	nop
 8005604:	40011000 	.word	0x40011000
 8005608:	40011400 	.word	0x40011400
 800560c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005610:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005614:	2200      	movs	r2, #0
 8005616:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800561a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800561e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8005622:	4642      	mov	r2, r8
 8005624:	464b      	mov	r3, r9
 8005626:	1891      	adds	r1, r2, r2
 8005628:	6239      	str	r1, [r7, #32]
 800562a:	415b      	adcs	r3, r3
 800562c:	627b      	str	r3, [r7, #36]	@ 0x24
 800562e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005632:	4641      	mov	r1, r8
 8005634:	1854      	adds	r4, r2, r1
 8005636:	4649      	mov	r1, r9
 8005638:	eb43 0501 	adc.w	r5, r3, r1
 800563c:	f04f 0200 	mov.w	r2, #0
 8005640:	f04f 0300 	mov.w	r3, #0
 8005644:	00eb      	lsls	r3, r5, #3
 8005646:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800564a:	00e2      	lsls	r2, r4, #3
 800564c:	4614      	mov	r4, r2
 800564e:	461d      	mov	r5, r3
 8005650:	4643      	mov	r3, r8
 8005652:	18e3      	adds	r3, r4, r3
 8005654:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005658:	464b      	mov	r3, r9
 800565a:	eb45 0303 	adc.w	r3, r5, r3
 800565e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005662:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005666:	685b      	ldr	r3, [r3, #4]
 8005668:	2200      	movs	r2, #0
 800566a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800566e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005672:	f04f 0200 	mov.w	r2, #0
 8005676:	f04f 0300 	mov.w	r3, #0
 800567a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800567e:	4629      	mov	r1, r5
 8005680:	008b      	lsls	r3, r1, #2
 8005682:	4621      	mov	r1, r4
 8005684:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005688:	4621      	mov	r1, r4
 800568a:	008a      	lsls	r2, r1, #2
 800568c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005690:	f7fb fa68 	bl	8000b64 <__aeabi_uldivmod>
 8005694:	4602      	mov	r2, r0
 8005696:	460b      	mov	r3, r1
 8005698:	4b60      	ldr	r3, [pc, #384]	@ (800581c <UART_SetConfig+0x4e4>)
 800569a:	fba3 2302 	umull	r2, r3, r3, r2
 800569e:	095b      	lsrs	r3, r3, #5
 80056a0:	011c      	lsls	r4, r3, #4
 80056a2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80056a6:	2200      	movs	r2, #0
 80056a8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80056ac:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80056b0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80056b4:	4642      	mov	r2, r8
 80056b6:	464b      	mov	r3, r9
 80056b8:	1891      	adds	r1, r2, r2
 80056ba:	61b9      	str	r1, [r7, #24]
 80056bc:	415b      	adcs	r3, r3
 80056be:	61fb      	str	r3, [r7, #28]
 80056c0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80056c4:	4641      	mov	r1, r8
 80056c6:	1851      	adds	r1, r2, r1
 80056c8:	6139      	str	r1, [r7, #16]
 80056ca:	4649      	mov	r1, r9
 80056cc:	414b      	adcs	r3, r1
 80056ce:	617b      	str	r3, [r7, #20]
 80056d0:	f04f 0200 	mov.w	r2, #0
 80056d4:	f04f 0300 	mov.w	r3, #0
 80056d8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80056dc:	4659      	mov	r1, fp
 80056de:	00cb      	lsls	r3, r1, #3
 80056e0:	4651      	mov	r1, sl
 80056e2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80056e6:	4651      	mov	r1, sl
 80056e8:	00ca      	lsls	r2, r1, #3
 80056ea:	4610      	mov	r0, r2
 80056ec:	4619      	mov	r1, r3
 80056ee:	4603      	mov	r3, r0
 80056f0:	4642      	mov	r2, r8
 80056f2:	189b      	adds	r3, r3, r2
 80056f4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80056f8:	464b      	mov	r3, r9
 80056fa:	460a      	mov	r2, r1
 80056fc:	eb42 0303 	adc.w	r3, r2, r3
 8005700:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005704:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005708:	685b      	ldr	r3, [r3, #4]
 800570a:	2200      	movs	r2, #0
 800570c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800570e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005710:	f04f 0200 	mov.w	r2, #0
 8005714:	f04f 0300 	mov.w	r3, #0
 8005718:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800571c:	4649      	mov	r1, r9
 800571e:	008b      	lsls	r3, r1, #2
 8005720:	4641      	mov	r1, r8
 8005722:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005726:	4641      	mov	r1, r8
 8005728:	008a      	lsls	r2, r1, #2
 800572a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800572e:	f7fb fa19 	bl	8000b64 <__aeabi_uldivmod>
 8005732:	4602      	mov	r2, r0
 8005734:	460b      	mov	r3, r1
 8005736:	4611      	mov	r1, r2
 8005738:	4b38      	ldr	r3, [pc, #224]	@ (800581c <UART_SetConfig+0x4e4>)
 800573a:	fba3 2301 	umull	r2, r3, r3, r1
 800573e:	095b      	lsrs	r3, r3, #5
 8005740:	2264      	movs	r2, #100	@ 0x64
 8005742:	fb02 f303 	mul.w	r3, r2, r3
 8005746:	1acb      	subs	r3, r1, r3
 8005748:	011b      	lsls	r3, r3, #4
 800574a:	3332      	adds	r3, #50	@ 0x32
 800574c:	4a33      	ldr	r2, [pc, #204]	@ (800581c <UART_SetConfig+0x4e4>)
 800574e:	fba2 2303 	umull	r2, r3, r2, r3
 8005752:	095b      	lsrs	r3, r3, #5
 8005754:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005758:	441c      	add	r4, r3
 800575a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800575e:	2200      	movs	r2, #0
 8005760:	673b      	str	r3, [r7, #112]	@ 0x70
 8005762:	677a      	str	r2, [r7, #116]	@ 0x74
 8005764:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005768:	4642      	mov	r2, r8
 800576a:	464b      	mov	r3, r9
 800576c:	1891      	adds	r1, r2, r2
 800576e:	60b9      	str	r1, [r7, #8]
 8005770:	415b      	adcs	r3, r3
 8005772:	60fb      	str	r3, [r7, #12]
 8005774:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005778:	4641      	mov	r1, r8
 800577a:	1851      	adds	r1, r2, r1
 800577c:	6039      	str	r1, [r7, #0]
 800577e:	4649      	mov	r1, r9
 8005780:	414b      	adcs	r3, r1
 8005782:	607b      	str	r3, [r7, #4]
 8005784:	f04f 0200 	mov.w	r2, #0
 8005788:	f04f 0300 	mov.w	r3, #0
 800578c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005790:	4659      	mov	r1, fp
 8005792:	00cb      	lsls	r3, r1, #3
 8005794:	4651      	mov	r1, sl
 8005796:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800579a:	4651      	mov	r1, sl
 800579c:	00ca      	lsls	r2, r1, #3
 800579e:	4610      	mov	r0, r2
 80057a0:	4619      	mov	r1, r3
 80057a2:	4603      	mov	r3, r0
 80057a4:	4642      	mov	r2, r8
 80057a6:	189b      	adds	r3, r3, r2
 80057a8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80057aa:	464b      	mov	r3, r9
 80057ac:	460a      	mov	r2, r1
 80057ae:	eb42 0303 	adc.w	r3, r2, r3
 80057b2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80057b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80057b8:	685b      	ldr	r3, [r3, #4]
 80057ba:	2200      	movs	r2, #0
 80057bc:	663b      	str	r3, [r7, #96]	@ 0x60
 80057be:	667a      	str	r2, [r7, #100]	@ 0x64
 80057c0:	f04f 0200 	mov.w	r2, #0
 80057c4:	f04f 0300 	mov.w	r3, #0
 80057c8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80057cc:	4649      	mov	r1, r9
 80057ce:	008b      	lsls	r3, r1, #2
 80057d0:	4641      	mov	r1, r8
 80057d2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80057d6:	4641      	mov	r1, r8
 80057d8:	008a      	lsls	r2, r1, #2
 80057da:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80057de:	f7fb f9c1 	bl	8000b64 <__aeabi_uldivmod>
 80057e2:	4602      	mov	r2, r0
 80057e4:	460b      	mov	r3, r1
 80057e6:	4b0d      	ldr	r3, [pc, #52]	@ (800581c <UART_SetConfig+0x4e4>)
 80057e8:	fba3 1302 	umull	r1, r3, r3, r2
 80057ec:	095b      	lsrs	r3, r3, #5
 80057ee:	2164      	movs	r1, #100	@ 0x64
 80057f0:	fb01 f303 	mul.w	r3, r1, r3
 80057f4:	1ad3      	subs	r3, r2, r3
 80057f6:	011b      	lsls	r3, r3, #4
 80057f8:	3332      	adds	r3, #50	@ 0x32
 80057fa:	4a08      	ldr	r2, [pc, #32]	@ (800581c <UART_SetConfig+0x4e4>)
 80057fc:	fba2 2303 	umull	r2, r3, r2, r3
 8005800:	095b      	lsrs	r3, r3, #5
 8005802:	f003 020f 	and.w	r2, r3, #15
 8005806:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	4422      	add	r2, r4
 800580e:	609a      	str	r2, [r3, #8]
}
 8005810:	bf00      	nop
 8005812:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8005816:	46bd      	mov	sp, r7
 8005818:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800581c:	51eb851f 	.word	0x51eb851f

08005820 <memset>:
 8005820:	4402      	add	r2, r0
 8005822:	4603      	mov	r3, r0
 8005824:	4293      	cmp	r3, r2
 8005826:	d100      	bne.n	800582a <memset+0xa>
 8005828:	4770      	bx	lr
 800582a:	f803 1b01 	strb.w	r1, [r3], #1
 800582e:	e7f9      	b.n	8005824 <memset+0x4>

08005830 <__errno>:
 8005830:	4b01      	ldr	r3, [pc, #4]	@ (8005838 <__errno+0x8>)
 8005832:	6818      	ldr	r0, [r3, #0]
 8005834:	4770      	bx	lr
 8005836:	bf00      	nop
 8005838:	2000000c 	.word	0x2000000c

0800583c <__libc_init_array>:
 800583c:	b570      	push	{r4, r5, r6, lr}
 800583e:	4d0d      	ldr	r5, [pc, #52]	@ (8005874 <__libc_init_array+0x38>)
 8005840:	4c0d      	ldr	r4, [pc, #52]	@ (8005878 <__libc_init_array+0x3c>)
 8005842:	1b64      	subs	r4, r4, r5
 8005844:	10a4      	asrs	r4, r4, #2
 8005846:	2600      	movs	r6, #0
 8005848:	42a6      	cmp	r6, r4
 800584a:	d109      	bne.n	8005860 <__libc_init_array+0x24>
 800584c:	4d0b      	ldr	r5, [pc, #44]	@ (800587c <__libc_init_array+0x40>)
 800584e:	4c0c      	ldr	r4, [pc, #48]	@ (8005880 <__libc_init_array+0x44>)
 8005850:	f000 ff30 	bl	80066b4 <_init>
 8005854:	1b64      	subs	r4, r4, r5
 8005856:	10a4      	asrs	r4, r4, #2
 8005858:	2600      	movs	r6, #0
 800585a:	42a6      	cmp	r6, r4
 800585c:	d105      	bne.n	800586a <__libc_init_array+0x2e>
 800585e:	bd70      	pop	{r4, r5, r6, pc}
 8005860:	f855 3b04 	ldr.w	r3, [r5], #4
 8005864:	4798      	blx	r3
 8005866:	3601      	adds	r6, #1
 8005868:	e7ee      	b.n	8005848 <__libc_init_array+0xc>
 800586a:	f855 3b04 	ldr.w	r3, [r5], #4
 800586e:	4798      	blx	r3
 8005870:	3601      	adds	r6, #1
 8005872:	e7f2      	b.n	800585a <__libc_init_array+0x1e>
 8005874:	08006af4 	.word	0x08006af4
 8005878:	08006af4 	.word	0x08006af4
 800587c:	08006af4 	.word	0x08006af4
 8005880:	08006af8 	.word	0x08006af8

08005884 <copysignf>:
 8005884:	ee10 2a10 	vmov	r2, s0
 8005888:	ee10 3a90 	vmov	r3, s1
 800588c:	f362 031e 	bfi	r3, r2, #0, #31
 8005890:	ee00 3a90 	vmov	s1, r3
 8005894:	eeb0 0a60 	vmov.f32	s0, s1
 8005898:	4770      	bx	lr

0800589a <atan2f>:
 800589a:	f000 b94d 	b.w	8005b38 <__ieee754_atan2f>
	...

080058a0 <sqrtf>:
 80058a0:	b508      	push	{r3, lr}
 80058a2:	ed2d 8b02 	vpush	{d8}
 80058a6:	eeb0 8a40 	vmov.f32	s16, s0
 80058aa:	f000 f8a1 	bl	80059f0 <__ieee754_sqrtf>
 80058ae:	eeb4 8a48 	vcmp.f32	s16, s16
 80058b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80058b6:	d60c      	bvs.n	80058d2 <sqrtf+0x32>
 80058b8:	eddf 8a07 	vldr	s17, [pc, #28]	@ 80058d8 <sqrtf+0x38>
 80058bc:	eeb4 8ae8 	vcmpe.f32	s16, s17
 80058c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80058c4:	d505      	bpl.n	80058d2 <sqrtf+0x32>
 80058c6:	f7ff ffb3 	bl	8005830 <__errno>
 80058ca:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 80058ce:	2321      	movs	r3, #33	@ 0x21
 80058d0:	6003      	str	r3, [r0, #0]
 80058d2:	ecbd 8b02 	vpop	{d8}
 80058d6:	bd08      	pop	{r3, pc}
 80058d8:	00000000 	.word	0x00000000

080058dc <cosf>:
 80058dc:	ee10 3a10 	vmov	r3, s0
 80058e0:	b507      	push	{r0, r1, r2, lr}
 80058e2:	4a1e      	ldr	r2, [pc, #120]	@ (800595c <cosf+0x80>)
 80058e4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80058e8:	4293      	cmp	r3, r2
 80058ea:	d806      	bhi.n	80058fa <cosf+0x1e>
 80058ec:	eddf 0a1c 	vldr	s1, [pc, #112]	@ 8005960 <cosf+0x84>
 80058f0:	b003      	add	sp, #12
 80058f2:	f85d eb04 	ldr.w	lr, [sp], #4
 80058f6:	f000 b87f 	b.w	80059f8 <__kernel_cosf>
 80058fa:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80058fe:	d304      	bcc.n	800590a <cosf+0x2e>
 8005900:	ee30 0a40 	vsub.f32	s0, s0, s0
 8005904:	b003      	add	sp, #12
 8005906:	f85d fb04 	ldr.w	pc, [sp], #4
 800590a:	4668      	mov	r0, sp
 800590c:	f000 f9b4 	bl	8005c78 <__ieee754_rem_pio2f>
 8005910:	f000 0003 	and.w	r0, r0, #3
 8005914:	2801      	cmp	r0, #1
 8005916:	d009      	beq.n	800592c <cosf+0x50>
 8005918:	2802      	cmp	r0, #2
 800591a:	d010      	beq.n	800593e <cosf+0x62>
 800591c:	b9b0      	cbnz	r0, 800594c <cosf+0x70>
 800591e:	eddd 0a01 	vldr	s1, [sp, #4]
 8005922:	ed9d 0a00 	vldr	s0, [sp]
 8005926:	f000 f867 	bl	80059f8 <__kernel_cosf>
 800592a:	e7eb      	b.n	8005904 <cosf+0x28>
 800592c:	eddd 0a01 	vldr	s1, [sp, #4]
 8005930:	ed9d 0a00 	vldr	s0, [sp]
 8005934:	f000 f8b8 	bl	8005aa8 <__kernel_sinf>
 8005938:	eeb1 0a40 	vneg.f32	s0, s0
 800593c:	e7e2      	b.n	8005904 <cosf+0x28>
 800593e:	eddd 0a01 	vldr	s1, [sp, #4]
 8005942:	ed9d 0a00 	vldr	s0, [sp]
 8005946:	f000 f857 	bl	80059f8 <__kernel_cosf>
 800594a:	e7f5      	b.n	8005938 <cosf+0x5c>
 800594c:	eddd 0a01 	vldr	s1, [sp, #4]
 8005950:	ed9d 0a00 	vldr	s0, [sp]
 8005954:	2001      	movs	r0, #1
 8005956:	f000 f8a7 	bl	8005aa8 <__kernel_sinf>
 800595a:	e7d3      	b.n	8005904 <cosf+0x28>
 800595c:	3f490fd8 	.word	0x3f490fd8
 8005960:	00000000 	.word	0x00000000

08005964 <sinf>:
 8005964:	ee10 3a10 	vmov	r3, s0
 8005968:	b507      	push	{r0, r1, r2, lr}
 800596a:	4a1f      	ldr	r2, [pc, #124]	@ (80059e8 <sinf+0x84>)
 800596c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005970:	4293      	cmp	r3, r2
 8005972:	d807      	bhi.n	8005984 <sinf+0x20>
 8005974:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 80059ec <sinf+0x88>
 8005978:	2000      	movs	r0, #0
 800597a:	b003      	add	sp, #12
 800597c:	f85d eb04 	ldr.w	lr, [sp], #4
 8005980:	f000 b892 	b.w	8005aa8 <__kernel_sinf>
 8005984:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8005988:	d304      	bcc.n	8005994 <sinf+0x30>
 800598a:	ee30 0a40 	vsub.f32	s0, s0, s0
 800598e:	b003      	add	sp, #12
 8005990:	f85d fb04 	ldr.w	pc, [sp], #4
 8005994:	4668      	mov	r0, sp
 8005996:	f000 f96f 	bl	8005c78 <__ieee754_rem_pio2f>
 800599a:	f000 0003 	and.w	r0, r0, #3
 800599e:	2801      	cmp	r0, #1
 80059a0:	d00a      	beq.n	80059b8 <sinf+0x54>
 80059a2:	2802      	cmp	r0, #2
 80059a4:	d00f      	beq.n	80059c6 <sinf+0x62>
 80059a6:	b9c0      	cbnz	r0, 80059da <sinf+0x76>
 80059a8:	eddd 0a01 	vldr	s1, [sp, #4]
 80059ac:	ed9d 0a00 	vldr	s0, [sp]
 80059b0:	2001      	movs	r0, #1
 80059b2:	f000 f879 	bl	8005aa8 <__kernel_sinf>
 80059b6:	e7ea      	b.n	800598e <sinf+0x2a>
 80059b8:	eddd 0a01 	vldr	s1, [sp, #4]
 80059bc:	ed9d 0a00 	vldr	s0, [sp]
 80059c0:	f000 f81a 	bl	80059f8 <__kernel_cosf>
 80059c4:	e7e3      	b.n	800598e <sinf+0x2a>
 80059c6:	eddd 0a01 	vldr	s1, [sp, #4]
 80059ca:	ed9d 0a00 	vldr	s0, [sp]
 80059ce:	2001      	movs	r0, #1
 80059d0:	f000 f86a 	bl	8005aa8 <__kernel_sinf>
 80059d4:	eeb1 0a40 	vneg.f32	s0, s0
 80059d8:	e7d9      	b.n	800598e <sinf+0x2a>
 80059da:	eddd 0a01 	vldr	s1, [sp, #4]
 80059de:	ed9d 0a00 	vldr	s0, [sp]
 80059e2:	f000 f809 	bl	80059f8 <__kernel_cosf>
 80059e6:	e7f5      	b.n	80059d4 <sinf+0x70>
 80059e8:	3f490fd8 	.word	0x3f490fd8
 80059ec:	00000000 	.word	0x00000000

080059f0 <__ieee754_sqrtf>:
 80059f0:	eeb1 0ac0 	vsqrt.f32	s0, s0
 80059f4:	4770      	bx	lr
	...

080059f8 <__kernel_cosf>:
 80059f8:	ee10 3a10 	vmov	r3, s0
 80059fc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005a00:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8005a04:	eef0 6a40 	vmov.f32	s13, s0
 8005a08:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8005a0c:	d204      	bcs.n	8005a18 <__kernel_cosf+0x20>
 8005a0e:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 8005a12:	ee17 2a90 	vmov	r2, s15
 8005a16:	b342      	cbz	r2, 8005a6a <__kernel_cosf+0x72>
 8005a18:	ee26 7aa6 	vmul.f32	s14, s13, s13
 8005a1c:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 8005a88 <__kernel_cosf+0x90>
 8005a20:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 8005a8c <__kernel_cosf+0x94>
 8005a24:	4a1a      	ldr	r2, [pc, #104]	@ (8005a90 <__kernel_cosf+0x98>)
 8005a26:	eea7 6a27 	vfma.f32	s12, s14, s15
 8005a2a:	4293      	cmp	r3, r2
 8005a2c:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8005a94 <__kernel_cosf+0x9c>
 8005a30:	eee6 7a07 	vfma.f32	s15, s12, s14
 8005a34:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 8005a98 <__kernel_cosf+0xa0>
 8005a38:	eea7 6a87 	vfma.f32	s12, s15, s14
 8005a3c:	eddf 7a17 	vldr	s15, [pc, #92]	@ 8005a9c <__kernel_cosf+0xa4>
 8005a40:	eee6 7a07 	vfma.f32	s15, s12, s14
 8005a44:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 8005aa0 <__kernel_cosf+0xa8>
 8005a48:	eea7 6a87 	vfma.f32	s12, s15, s14
 8005a4c:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 8005a50:	ee26 6a07 	vmul.f32	s12, s12, s14
 8005a54:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8005a58:	eee7 0a06 	vfma.f32	s1, s14, s12
 8005a5c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005a60:	d804      	bhi.n	8005a6c <__kernel_cosf+0x74>
 8005a62:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8005a66:	ee30 0a67 	vsub.f32	s0, s0, s15
 8005a6a:	4770      	bx	lr
 8005a6c:	4a0d      	ldr	r2, [pc, #52]	@ (8005aa4 <__kernel_cosf+0xac>)
 8005a6e:	4293      	cmp	r3, r2
 8005a70:	bf9a      	itte	ls
 8005a72:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 8005a76:	ee07 3a10 	vmovls	s14, r3
 8005a7a:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 8005a7e:	ee30 0a47 	vsub.f32	s0, s0, s14
 8005a82:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005a86:	e7ec      	b.n	8005a62 <__kernel_cosf+0x6a>
 8005a88:	ad47d74e 	.word	0xad47d74e
 8005a8c:	310f74f6 	.word	0x310f74f6
 8005a90:	3e999999 	.word	0x3e999999
 8005a94:	b493f27c 	.word	0xb493f27c
 8005a98:	37d00d01 	.word	0x37d00d01
 8005a9c:	bab60b61 	.word	0xbab60b61
 8005aa0:	3d2aaaab 	.word	0x3d2aaaab
 8005aa4:	3f480000 	.word	0x3f480000

08005aa8 <__kernel_sinf>:
 8005aa8:	ee10 3a10 	vmov	r3, s0
 8005aac:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005ab0:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8005ab4:	d204      	bcs.n	8005ac0 <__kernel_sinf+0x18>
 8005ab6:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8005aba:	ee17 3a90 	vmov	r3, s15
 8005abe:	b35b      	cbz	r3, 8005b18 <__kernel_sinf+0x70>
 8005ac0:	ee20 7a00 	vmul.f32	s14, s0, s0
 8005ac4:	eddf 7a15 	vldr	s15, [pc, #84]	@ 8005b1c <__kernel_sinf+0x74>
 8005ac8:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 8005b20 <__kernel_sinf+0x78>
 8005acc:	eea7 6a27 	vfma.f32	s12, s14, s15
 8005ad0:	eddf 7a14 	vldr	s15, [pc, #80]	@ 8005b24 <__kernel_sinf+0x7c>
 8005ad4:	eee6 7a07 	vfma.f32	s15, s12, s14
 8005ad8:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 8005b28 <__kernel_sinf+0x80>
 8005adc:	eea7 6a87 	vfma.f32	s12, s15, s14
 8005ae0:	eddf 7a12 	vldr	s15, [pc, #72]	@ 8005b2c <__kernel_sinf+0x84>
 8005ae4:	ee60 6a07 	vmul.f32	s13, s0, s14
 8005ae8:	eee6 7a07 	vfma.f32	s15, s12, s14
 8005aec:	b930      	cbnz	r0, 8005afc <__kernel_sinf+0x54>
 8005aee:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 8005b30 <__kernel_sinf+0x88>
 8005af2:	eea7 6a27 	vfma.f32	s12, s14, s15
 8005af6:	eea6 0a26 	vfma.f32	s0, s12, s13
 8005afa:	4770      	bx	lr
 8005afc:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8005b00:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 8005b04:	eee0 7a86 	vfma.f32	s15, s1, s12
 8005b08:	eed7 0a87 	vfnms.f32	s1, s15, s14
 8005b0c:	eddf 7a09 	vldr	s15, [pc, #36]	@ 8005b34 <__kernel_sinf+0x8c>
 8005b10:	eee6 0aa7 	vfma.f32	s1, s13, s15
 8005b14:	ee30 0a60 	vsub.f32	s0, s0, s1
 8005b18:	4770      	bx	lr
 8005b1a:	bf00      	nop
 8005b1c:	2f2ec9d3 	.word	0x2f2ec9d3
 8005b20:	b2d72f34 	.word	0xb2d72f34
 8005b24:	3638ef1b 	.word	0x3638ef1b
 8005b28:	b9500d01 	.word	0xb9500d01
 8005b2c:	3c088889 	.word	0x3c088889
 8005b30:	be2aaaab 	.word	0xbe2aaaab
 8005b34:	3e2aaaab 	.word	0x3e2aaaab

08005b38 <__ieee754_atan2f>:
 8005b38:	ee10 2a90 	vmov	r2, s1
 8005b3c:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 8005b40:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8005b44:	b510      	push	{r4, lr}
 8005b46:	eef0 7a40 	vmov.f32	s15, s0
 8005b4a:	d806      	bhi.n	8005b5a <__ieee754_atan2f+0x22>
 8005b4c:	ee10 0a10 	vmov	r0, s0
 8005b50:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 8005b54:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8005b58:	d904      	bls.n	8005b64 <__ieee754_atan2f+0x2c>
 8005b5a:	ee77 7aa0 	vadd.f32	s15, s15, s1
 8005b5e:	eeb0 0a67 	vmov.f32	s0, s15
 8005b62:	bd10      	pop	{r4, pc}
 8005b64:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 8005b68:	d103      	bne.n	8005b72 <__ieee754_atan2f+0x3a>
 8005b6a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005b6e:	f000 b9b3 	b.w	8005ed8 <atanf>
 8005b72:	1794      	asrs	r4, r2, #30
 8005b74:	f004 0402 	and.w	r4, r4, #2
 8005b78:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 8005b7c:	b943      	cbnz	r3, 8005b90 <__ieee754_atan2f+0x58>
 8005b7e:	2c02      	cmp	r4, #2
 8005b80:	d05e      	beq.n	8005c40 <__ieee754_atan2f+0x108>
 8005b82:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8005c54 <__ieee754_atan2f+0x11c>
 8005b86:	2c03      	cmp	r4, #3
 8005b88:	bf08      	it	eq
 8005b8a:	eef0 7a47 	vmoveq.f32	s15, s14
 8005b8e:	e7e6      	b.n	8005b5e <__ieee754_atan2f+0x26>
 8005b90:	b941      	cbnz	r1, 8005ba4 <__ieee754_atan2f+0x6c>
 8005b92:	eddf 7a31 	vldr	s15, [pc, #196]	@ 8005c58 <__ieee754_atan2f+0x120>
 8005b96:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8005c5c <__ieee754_atan2f+0x124>
 8005b9a:	2800      	cmp	r0, #0
 8005b9c:	bfa8      	it	ge
 8005b9e:	eef0 7a47 	vmovge.f32	s15, s14
 8005ba2:	e7dc      	b.n	8005b5e <__ieee754_atan2f+0x26>
 8005ba4:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8005ba8:	d110      	bne.n	8005bcc <__ieee754_atan2f+0x94>
 8005baa:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8005bae:	f104 34ff 	add.w	r4, r4, #4294967295
 8005bb2:	d107      	bne.n	8005bc4 <__ieee754_atan2f+0x8c>
 8005bb4:	2c02      	cmp	r4, #2
 8005bb6:	d846      	bhi.n	8005c46 <__ieee754_atan2f+0x10e>
 8005bb8:	4b29      	ldr	r3, [pc, #164]	@ (8005c60 <__ieee754_atan2f+0x128>)
 8005bba:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8005bbe:	edd3 7a00 	vldr	s15, [r3]
 8005bc2:	e7cc      	b.n	8005b5e <__ieee754_atan2f+0x26>
 8005bc4:	2c02      	cmp	r4, #2
 8005bc6:	d841      	bhi.n	8005c4c <__ieee754_atan2f+0x114>
 8005bc8:	4b26      	ldr	r3, [pc, #152]	@ (8005c64 <__ieee754_atan2f+0x12c>)
 8005bca:	e7f6      	b.n	8005bba <__ieee754_atan2f+0x82>
 8005bcc:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8005bd0:	d0df      	beq.n	8005b92 <__ieee754_atan2f+0x5a>
 8005bd2:	1a5b      	subs	r3, r3, r1
 8005bd4:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 8005bd8:	ea4f 51e3 	mov.w	r1, r3, asr #23
 8005bdc:	da1a      	bge.n	8005c14 <__ieee754_atan2f+0xdc>
 8005bde:	2a00      	cmp	r2, #0
 8005be0:	da01      	bge.n	8005be6 <__ieee754_atan2f+0xae>
 8005be2:	313c      	adds	r1, #60	@ 0x3c
 8005be4:	db19      	blt.n	8005c1a <__ieee754_atan2f+0xe2>
 8005be6:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 8005bea:	f000 fa49 	bl	8006080 <fabsf>
 8005bee:	f000 f973 	bl	8005ed8 <atanf>
 8005bf2:	eef0 7a40 	vmov.f32	s15, s0
 8005bf6:	2c01      	cmp	r4, #1
 8005bf8:	d012      	beq.n	8005c20 <__ieee754_atan2f+0xe8>
 8005bfa:	2c02      	cmp	r4, #2
 8005bfc:	d017      	beq.n	8005c2e <__ieee754_atan2f+0xf6>
 8005bfe:	2c00      	cmp	r4, #0
 8005c00:	d0ad      	beq.n	8005b5e <__ieee754_atan2f+0x26>
 8005c02:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8005c68 <__ieee754_atan2f+0x130>
 8005c06:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005c0a:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8005c6c <__ieee754_atan2f+0x134>
 8005c0e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005c12:	e7a4      	b.n	8005b5e <__ieee754_atan2f+0x26>
 8005c14:	eddf 7a11 	vldr	s15, [pc, #68]	@ 8005c5c <__ieee754_atan2f+0x124>
 8005c18:	e7ed      	b.n	8005bf6 <__ieee754_atan2f+0xbe>
 8005c1a:	eddf 7a15 	vldr	s15, [pc, #84]	@ 8005c70 <__ieee754_atan2f+0x138>
 8005c1e:	e7ea      	b.n	8005bf6 <__ieee754_atan2f+0xbe>
 8005c20:	ee17 3a90 	vmov	r3, s15
 8005c24:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8005c28:	ee07 3a90 	vmov	s15, r3
 8005c2c:	e797      	b.n	8005b5e <__ieee754_atan2f+0x26>
 8005c2e:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8005c68 <__ieee754_atan2f+0x130>
 8005c32:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005c36:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 8005c6c <__ieee754_atan2f+0x134>
 8005c3a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005c3e:	e78e      	b.n	8005b5e <__ieee754_atan2f+0x26>
 8005c40:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 8005c6c <__ieee754_atan2f+0x134>
 8005c44:	e78b      	b.n	8005b5e <__ieee754_atan2f+0x26>
 8005c46:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 8005c74 <__ieee754_atan2f+0x13c>
 8005c4a:	e788      	b.n	8005b5e <__ieee754_atan2f+0x26>
 8005c4c:	eddf 7a08 	vldr	s15, [pc, #32]	@ 8005c70 <__ieee754_atan2f+0x138>
 8005c50:	e785      	b.n	8005b5e <__ieee754_atan2f+0x26>
 8005c52:	bf00      	nop
 8005c54:	c0490fdb 	.word	0xc0490fdb
 8005c58:	bfc90fdb 	.word	0xbfc90fdb
 8005c5c:	3fc90fdb 	.word	0x3fc90fdb
 8005c60:	080066f0 	.word	0x080066f0
 8005c64:	080066e4 	.word	0x080066e4
 8005c68:	33bbbd2e 	.word	0x33bbbd2e
 8005c6c:	40490fdb 	.word	0x40490fdb
 8005c70:	00000000 	.word	0x00000000
 8005c74:	3f490fdb 	.word	0x3f490fdb

08005c78 <__ieee754_rem_pio2f>:
 8005c78:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005c7a:	ee10 6a10 	vmov	r6, s0
 8005c7e:	4b88      	ldr	r3, [pc, #544]	@ (8005ea0 <__ieee754_rem_pio2f+0x228>)
 8005c80:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 8005c84:	429d      	cmp	r5, r3
 8005c86:	b087      	sub	sp, #28
 8005c88:	4604      	mov	r4, r0
 8005c8a:	d805      	bhi.n	8005c98 <__ieee754_rem_pio2f+0x20>
 8005c8c:	2300      	movs	r3, #0
 8005c8e:	ed80 0a00 	vstr	s0, [r0]
 8005c92:	6043      	str	r3, [r0, #4]
 8005c94:	2000      	movs	r0, #0
 8005c96:	e022      	b.n	8005cde <__ieee754_rem_pio2f+0x66>
 8005c98:	4b82      	ldr	r3, [pc, #520]	@ (8005ea4 <__ieee754_rem_pio2f+0x22c>)
 8005c9a:	429d      	cmp	r5, r3
 8005c9c:	d83a      	bhi.n	8005d14 <__ieee754_rem_pio2f+0x9c>
 8005c9e:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 8005ca2:	2e00      	cmp	r6, #0
 8005ca4:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 8005ea8 <__ieee754_rem_pio2f+0x230>
 8005ca8:	4a80      	ldr	r2, [pc, #512]	@ (8005eac <__ieee754_rem_pio2f+0x234>)
 8005caa:	f023 030f 	bic.w	r3, r3, #15
 8005cae:	dd18      	ble.n	8005ce2 <__ieee754_rem_pio2f+0x6a>
 8005cb0:	4293      	cmp	r3, r2
 8005cb2:	ee70 7a47 	vsub.f32	s15, s0, s14
 8005cb6:	bf09      	itett	eq
 8005cb8:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 8005eb0 <__ieee754_rem_pio2f+0x238>
 8005cbc:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 8005eb4 <__ieee754_rem_pio2f+0x23c>
 8005cc0:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 8005eb8 <__ieee754_rem_pio2f+0x240>
 8005cc4:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 8005cc8:	ee37 7ae6 	vsub.f32	s14, s15, s13
 8005ccc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005cd0:	ed80 7a00 	vstr	s14, [r0]
 8005cd4:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8005cd8:	edc0 7a01 	vstr	s15, [r0, #4]
 8005cdc:	2001      	movs	r0, #1
 8005cde:	b007      	add	sp, #28
 8005ce0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005ce2:	4293      	cmp	r3, r2
 8005ce4:	ee70 7a07 	vadd.f32	s15, s0, s14
 8005ce8:	bf09      	itett	eq
 8005cea:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 8005eb0 <__ieee754_rem_pio2f+0x238>
 8005cee:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 8005eb4 <__ieee754_rem_pio2f+0x23c>
 8005cf2:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 8005eb8 <__ieee754_rem_pio2f+0x240>
 8005cf6:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 8005cfa:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8005cfe:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005d02:	ed80 7a00 	vstr	s14, [r0]
 8005d06:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005d0a:	edc0 7a01 	vstr	s15, [r0, #4]
 8005d0e:	f04f 30ff 	mov.w	r0, #4294967295
 8005d12:	e7e4      	b.n	8005cde <__ieee754_rem_pio2f+0x66>
 8005d14:	4b69      	ldr	r3, [pc, #420]	@ (8005ebc <__ieee754_rem_pio2f+0x244>)
 8005d16:	429d      	cmp	r5, r3
 8005d18:	d873      	bhi.n	8005e02 <__ieee754_rem_pio2f+0x18a>
 8005d1a:	f000 f9b1 	bl	8006080 <fabsf>
 8005d1e:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 8005ec0 <__ieee754_rem_pio2f+0x248>
 8005d22:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8005d26:	eee0 7a07 	vfma.f32	s15, s0, s14
 8005d2a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005d2e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005d32:	ee17 0a90 	vmov	r0, s15
 8005d36:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8005ea8 <__ieee754_rem_pio2f+0x230>
 8005d3a:	eea7 0a67 	vfms.f32	s0, s14, s15
 8005d3e:	281f      	cmp	r0, #31
 8005d40:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8005eb4 <__ieee754_rem_pio2f+0x23c>
 8005d44:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005d48:	eeb1 6a47 	vneg.f32	s12, s14
 8005d4c:	ee70 6a67 	vsub.f32	s13, s0, s15
 8005d50:	ee16 1a90 	vmov	r1, s13
 8005d54:	dc09      	bgt.n	8005d6a <__ieee754_rem_pio2f+0xf2>
 8005d56:	4a5b      	ldr	r2, [pc, #364]	@ (8005ec4 <__ieee754_rem_pio2f+0x24c>)
 8005d58:	1e47      	subs	r7, r0, #1
 8005d5a:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 8005d5e:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 8005d62:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8005d66:	4293      	cmp	r3, r2
 8005d68:	d107      	bne.n	8005d7a <__ieee754_rem_pio2f+0x102>
 8005d6a:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 8005d6e:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 8005d72:	2a08      	cmp	r2, #8
 8005d74:	ea4f 53e5 	mov.w	r3, r5, asr #23
 8005d78:	dc14      	bgt.n	8005da4 <__ieee754_rem_pio2f+0x12c>
 8005d7a:	6021      	str	r1, [r4, #0]
 8005d7c:	ed94 7a00 	vldr	s14, [r4]
 8005d80:	ee30 0a47 	vsub.f32	s0, s0, s14
 8005d84:	2e00      	cmp	r6, #0
 8005d86:	ee30 0a67 	vsub.f32	s0, s0, s15
 8005d8a:	ed84 0a01 	vstr	s0, [r4, #4]
 8005d8e:	daa6      	bge.n	8005cde <__ieee754_rem_pio2f+0x66>
 8005d90:	eeb1 7a47 	vneg.f32	s14, s14
 8005d94:	eeb1 0a40 	vneg.f32	s0, s0
 8005d98:	ed84 7a00 	vstr	s14, [r4]
 8005d9c:	ed84 0a01 	vstr	s0, [r4, #4]
 8005da0:	4240      	negs	r0, r0
 8005da2:	e79c      	b.n	8005cde <__ieee754_rem_pio2f+0x66>
 8005da4:	eddf 5a42 	vldr	s11, [pc, #264]	@ 8005eb0 <__ieee754_rem_pio2f+0x238>
 8005da8:	eef0 6a40 	vmov.f32	s13, s0
 8005dac:	eee6 6a25 	vfma.f32	s13, s12, s11
 8005db0:	ee70 7a66 	vsub.f32	s15, s0, s13
 8005db4:	eee6 7a25 	vfma.f32	s15, s12, s11
 8005db8:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8005eb8 <__ieee754_rem_pio2f+0x240>
 8005dbc:	eed7 7a25 	vfnms.f32	s15, s14, s11
 8005dc0:	ee76 5ae7 	vsub.f32	s11, s13, s15
 8005dc4:	ee15 2a90 	vmov	r2, s11
 8005dc8:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 8005dcc:	1a5b      	subs	r3, r3, r1
 8005dce:	2b19      	cmp	r3, #25
 8005dd0:	dc04      	bgt.n	8005ddc <__ieee754_rem_pio2f+0x164>
 8005dd2:	edc4 5a00 	vstr	s11, [r4]
 8005dd6:	eeb0 0a66 	vmov.f32	s0, s13
 8005dda:	e7cf      	b.n	8005d7c <__ieee754_rem_pio2f+0x104>
 8005ddc:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 8005ec8 <__ieee754_rem_pio2f+0x250>
 8005de0:	eeb0 0a66 	vmov.f32	s0, s13
 8005de4:	eea6 0a25 	vfma.f32	s0, s12, s11
 8005de8:	ee76 7ac0 	vsub.f32	s15, s13, s0
 8005dec:	eddf 6a37 	vldr	s13, [pc, #220]	@ 8005ecc <__ieee754_rem_pio2f+0x254>
 8005df0:	eee6 7a25 	vfma.f32	s15, s12, s11
 8005df4:	eed7 7a26 	vfnms.f32	s15, s14, s13
 8005df8:	ee30 7a67 	vsub.f32	s14, s0, s15
 8005dfc:	ed84 7a00 	vstr	s14, [r4]
 8005e00:	e7bc      	b.n	8005d7c <__ieee754_rem_pio2f+0x104>
 8005e02:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 8005e06:	d306      	bcc.n	8005e16 <__ieee754_rem_pio2f+0x19e>
 8005e08:	ee70 7a40 	vsub.f32	s15, s0, s0
 8005e0c:	edc0 7a01 	vstr	s15, [r0, #4]
 8005e10:	edc0 7a00 	vstr	s15, [r0]
 8005e14:	e73e      	b.n	8005c94 <__ieee754_rem_pio2f+0x1c>
 8005e16:	15ea      	asrs	r2, r5, #23
 8005e18:	3a86      	subs	r2, #134	@ 0x86
 8005e1a:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 8005e1e:	ee07 3a90 	vmov	s15, r3
 8005e22:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8005e26:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 8005ed0 <__ieee754_rem_pio2f+0x258>
 8005e2a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8005e2e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005e32:	ed8d 7a03 	vstr	s14, [sp, #12]
 8005e36:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8005e3a:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8005e3e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8005e42:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005e46:	ed8d 7a04 	vstr	s14, [sp, #16]
 8005e4a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8005e4e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8005e52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005e56:	edcd 7a05 	vstr	s15, [sp, #20]
 8005e5a:	d11e      	bne.n	8005e9a <__ieee754_rem_pio2f+0x222>
 8005e5c:	eeb5 7a40 	vcmp.f32	s14, #0.0
 8005e60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005e64:	bf0c      	ite	eq
 8005e66:	2301      	moveq	r3, #1
 8005e68:	2302      	movne	r3, #2
 8005e6a:	491a      	ldr	r1, [pc, #104]	@ (8005ed4 <__ieee754_rem_pio2f+0x25c>)
 8005e6c:	9101      	str	r1, [sp, #4]
 8005e6e:	2102      	movs	r1, #2
 8005e70:	9100      	str	r1, [sp, #0]
 8005e72:	a803      	add	r0, sp, #12
 8005e74:	4621      	mov	r1, r4
 8005e76:	f000 f90b 	bl	8006090 <__kernel_rem_pio2f>
 8005e7a:	2e00      	cmp	r6, #0
 8005e7c:	f6bf af2f 	bge.w	8005cde <__ieee754_rem_pio2f+0x66>
 8005e80:	edd4 7a00 	vldr	s15, [r4]
 8005e84:	eef1 7a67 	vneg.f32	s15, s15
 8005e88:	edc4 7a00 	vstr	s15, [r4]
 8005e8c:	edd4 7a01 	vldr	s15, [r4, #4]
 8005e90:	eef1 7a67 	vneg.f32	s15, s15
 8005e94:	edc4 7a01 	vstr	s15, [r4, #4]
 8005e98:	e782      	b.n	8005da0 <__ieee754_rem_pio2f+0x128>
 8005e9a:	2303      	movs	r3, #3
 8005e9c:	e7e5      	b.n	8005e6a <__ieee754_rem_pio2f+0x1f2>
 8005e9e:	bf00      	nop
 8005ea0:	3f490fd8 	.word	0x3f490fd8
 8005ea4:	4016cbe3 	.word	0x4016cbe3
 8005ea8:	3fc90f80 	.word	0x3fc90f80
 8005eac:	3fc90fd0 	.word	0x3fc90fd0
 8005eb0:	37354400 	.word	0x37354400
 8005eb4:	37354443 	.word	0x37354443
 8005eb8:	2e85a308 	.word	0x2e85a308
 8005ebc:	43490f80 	.word	0x43490f80
 8005ec0:	3f22f984 	.word	0x3f22f984
 8005ec4:	080066fc 	.word	0x080066fc
 8005ec8:	2e85a300 	.word	0x2e85a300
 8005ecc:	248d3132 	.word	0x248d3132
 8005ed0:	43800000 	.word	0x43800000
 8005ed4:	0800677c 	.word	0x0800677c

08005ed8 <atanf>:
 8005ed8:	b538      	push	{r3, r4, r5, lr}
 8005eda:	ee10 5a10 	vmov	r5, s0
 8005ede:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 8005ee2:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 8005ee6:	eef0 7a40 	vmov.f32	s15, s0
 8005eea:	d310      	bcc.n	8005f0e <atanf+0x36>
 8005eec:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 8005ef0:	d904      	bls.n	8005efc <atanf+0x24>
 8005ef2:	ee70 7a00 	vadd.f32	s15, s0, s0
 8005ef6:	eeb0 0a67 	vmov.f32	s0, s15
 8005efa:	bd38      	pop	{r3, r4, r5, pc}
 8005efc:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 8006034 <atanf+0x15c>
 8005f00:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 8006038 <atanf+0x160>
 8005f04:	2d00      	cmp	r5, #0
 8005f06:	bfc8      	it	gt
 8005f08:	eef0 7a47 	vmovgt.f32	s15, s14
 8005f0c:	e7f3      	b.n	8005ef6 <atanf+0x1e>
 8005f0e:	4b4b      	ldr	r3, [pc, #300]	@ (800603c <atanf+0x164>)
 8005f10:	429c      	cmp	r4, r3
 8005f12:	d810      	bhi.n	8005f36 <atanf+0x5e>
 8005f14:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 8005f18:	d20a      	bcs.n	8005f30 <atanf+0x58>
 8005f1a:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8006040 <atanf+0x168>
 8005f1e:	ee30 7a07 	vadd.f32	s14, s0, s14
 8005f22:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005f26:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8005f2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005f2e:	dce2      	bgt.n	8005ef6 <atanf+0x1e>
 8005f30:	f04f 33ff 	mov.w	r3, #4294967295
 8005f34:	e013      	b.n	8005f5e <atanf+0x86>
 8005f36:	f000 f8a3 	bl	8006080 <fabsf>
 8005f3a:	4b42      	ldr	r3, [pc, #264]	@ (8006044 <atanf+0x16c>)
 8005f3c:	429c      	cmp	r4, r3
 8005f3e:	d84f      	bhi.n	8005fe0 <atanf+0x108>
 8005f40:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 8005f44:	429c      	cmp	r4, r3
 8005f46:	d841      	bhi.n	8005fcc <atanf+0xf4>
 8005f48:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 8005f4c:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8005f50:	eea0 7a27 	vfma.f32	s14, s0, s15
 8005f54:	2300      	movs	r3, #0
 8005f56:	ee30 0a27 	vadd.f32	s0, s0, s15
 8005f5a:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8005f5e:	1c5a      	adds	r2, r3, #1
 8005f60:	ee27 6aa7 	vmul.f32	s12, s15, s15
 8005f64:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 8006048 <atanf+0x170>
 8005f68:	eddf 5a38 	vldr	s11, [pc, #224]	@ 800604c <atanf+0x174>
 8005f6c:	ed9f 5a38 	vldr	s10, [pc, #224]	@ 8006050 <atanf+0x178>
 8005f70:	ee66 6a06 	vmul.f32	s13, s12, s12
 8005f74:	eee6 5a87 	vfma.f32	s11, s13, s14
 8005f78:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 8006054 <atanf+0x17c>
 8005f7c:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8005f80:	eddf 5a35 	vldr	s11, [pc, #212]	@ 8006058 <atanf+0x180>
 8005f84:	eee7 5a26 	vfma.f32	s11, s14, s13
 8005f88:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 800605c <atanf+0x184>
 8005f8c:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8005f90:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8006060 <atanf+0x188>
 8005f94:	eee7 5a26 	vfma.f32	s11, s14, s13
 8005f98:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8006064 <atanf+0x18c>
 8005f9c:	eea6 5a87 	vfma.f32	s10, s13, s14
 8005fa0:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8006068 <atanf+0x190>
 8005fa4:	eea5 7a26 	vfma.f32	s14, s10, s13
 8005fa8:	ed9f 5a30 	vldr	s10, [pc, #192]	@ 800606c <atanf+0x194>
 8005fac:	eea7 5a26 	vfma.f32	s10, s14, s13
 8005fb0:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8006070 <atanf+0x198>
 8005fb4:	eea5 7a26 	vfma.f32	s14, s10, s13
 8005fb8:	ee27 7a26 	vmul.f32	s14, s14, s13
 8005fbc:	eea5 7a86 	vfma.f32	s14, s11, s12
 8005fc0:	ee27 7a87 	vmul.f32	s14, s15, s14
 8005fc4:	d121      	bne.n	800600a <atanf+0x132>
 8005fc6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005fca:	e794      	b.n	8005ef6 <atanf+0x1e>
 8005fcc:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8005fd0:	ee30 7a67 	vsub.f32	s14, s0, s15
 8005fd4:	ee30 0a27 	vadd.f32	s0, s0, s15
 8005fd8:	2301      	movs	r3, #1
 8005fda:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8005fde:	e7be      	b.n	8005f5e <atanf+0x86>
 8005fe0:	4b24      	ldr	r3, [pc, #144]	@ (8006074 <atanf+0x19c>)
 8005fe2:	429c      	cmp	r4, r3
 8005fe4:	d80b      	bhi.n	8005ffe <atanf+0x126>
 8005fe6:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 8005fea:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005fee:	eea0 7a27 	vfma.f32	s14, s0, s15
 8005ff2:	2302      	movs	r3, #2
 8005ff4:	ee70 6a67 	vsub.f32	s13, s0, s15
 8005ff8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005ffc:	e7af      	b.n	8005f5e <atanf+0x86>
 8005ffe:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8006002:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8006006:	2303      	movs	r3, #3
 8006008:	e7a9      	b.n	8005f5e <atanf+0x86>
 800600a:	4a1b      	ldr	r2, [pc, #108]	@ (8006078 <atanf+0x1a0>)
 800600c:	491b      	ldr	r1, [pc, #108]	@ (800607c <atanf+0x1a4>)
 800600e:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8006012:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8006016:	edd3 6a00 	vldr	s13, [r3]
 800601a:	ee37 7a66 	vsub.f32	s14, s14, s13
 800601e:	2d00      	cmp	r5, #0
 8006020:	ee37 7a67 	vsub.f32	s14, s14, s15
 8006024:	edd2 7a00 	vldr	s15, [r2]
 8006028:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800602c:	bfb8      	it	lt
 800602e:	eef1 7a67 	vneglt.f32	s15, s15
 8006032:	e760      	b.n	8005ef6 <atanf+0x1e>
 8006034:	bfc90fdb 	.word	0xbfc90fdb
 8006038:	3fc90fdb 	.word	0x3fc90fdb
 800603c:	3edfffff 	.word	0x3edfffff
 8006040:	7149f2ca 	.word	0x7149f2ca
 8006044:	3f97ffff 	.word	0x3f97ffff
 8006048:	3c8569d7 	.word	0x3c8569d7
 800604c:	3d4bda59 	.word	0x3d4bda59
 8006050:	bd6ef16b 	.word	0xbd6ef16b
 8006054:	3d886b35 	.word	0x3d886b35
 8006058:	3dba2e6e 	.word	0x3dba2e6e
 800605c:	3e124925 	.word	0x3e124925
 8006060:	3eaaaaab 	.word	0x3eaaaaab
 8006064:	bd15a221 	.word	0xbd15a221
 8006068:	bd9d8795 	.word	0xbd9d8795
 800606c:	bde38e38 	.word	0xbde38e38
 8006070:	be4ccccd 	.word	0xbe4ccccd
 8006074:	401bffff 	.word	0x401bffff
 8006078:	08006aa4 	.word	0x08006aa4
 800607c:	08006a94 	.word	0x08006a94

08006080 <fabsf>:
 8006080:	ee10 3a10 	vmov	r3, s0
 8006084:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006088:	ee00 3a10 	vmov	s0, r3
 800608c:	4770      	bx	lr
	...

08006090 <__kernel_rem_pio2f>:
 8006090:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006094:	ed2d 8b04 	vpush	{d8-d9}
 8006098:	b0d9      	sub	sp, #356	@ 0x164
 800609a:	4690      	mov	r8, r2
 800609c:	9001      	str	r0, [sp, #4]
 800609e:	4ab6      	ldr	r2, [pc, #728]	@ (8006378 <__kernel_rem_pio2f+0x2e8>)
 80060a0:	9866      	ldr	r0, [sp, #408]	@ 0x198
 80060a2:	f118 0f04 	cmn.w	r8, #4
 80060a6:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 80060aa:	460f      	mov	r7, r1
 80060ac:	f103 3bff 	add.w	fp, r3, #4294967295
 80060b0:	db26      	blt.n	8006100 <__kernel_rem_pio2f+0x70>
 80060b2:	f1b8 0203 	subs.w	r2, r8, #3
 80060b6:	bf48      	it	mi
 80060b8:	f108 0204 	addmi.w	r2, r8, #4
 80060bc:	10d2      	asrs	r2, r2, #3
 80060be:	1c55      	adds	r5, r2, #1
 80060c0:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 80060c2:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 8006388 <__kernel_rem_pio2f+0x2f8>
 80060c6:	00e8      	lsls	r0, r5, #3
 80060c8:	eba2 060b 	sub.w	r6, r2, fp
 80060cc:	9002      	str	r0, [sp, #8]
 80060ce:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 80060d2:	eb0a 0c0b 	add.w	ip, sl, fp
 80060d6:	ac1c      	add	r4, sp, #112	@ 0x70
 80060d8:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 80060dc:	2000      	movs	r0, #0
 80060de:	4560      	cmp	r0, ip
 80060e0:	dd10      	ble.n	8006104 <__kernel_rem_pio2f+0x74>
 80060e2:	a91c      	add	r1, sp, #112	@ 0x70
 80060e4:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 80060e8:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 80060ec:	2600      	movs	r6, #0
 80060ee:	4556      	cmp	r6, sl
 80060f0:	dc24      	bgt.n	800613c <__kernel_rem_pio2f+0xac>
 80060f2:	f8dd e004 	ldr.w	lr, [sp, #4]
 80060f6:	eddf 7aa4 	vldr	s15, [pc, #656]	@ 8006388 <__kernel_rem_pio2f+0x2f8>
 80060fa:	4684      	mov	ip, r0
 80060fc:	2400      	movs	r4, #0
 80060fe:	e016      	b.n	800612e <__kernel_rem_pio2f+0x9e>
 8006100:	2200      	movs	r2, #0
 8006102:	e7dc      	b.n	80060be <__kernel_rem_pio2f+0x2e>
 8006104:	42c6      	cmn	r6, r0
 8006106:	bf5d      	ittte	pl
 8006108:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 800610c:	ee07 1a90 	vmovpl	s15, r1
 8006110:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 8006114:	eef0 7a47 	vmovmi.f32	s15, s14
 8006118:	ece4 7a01 	vstmia	r4!, {s15}
 800611c:	3001      	adds	r0, #1
 800611e:	e7de      	b.n	80060de <__kernel_rem_pio2f+0x4e>
 8006120:	ecfe 6a01 	vldmia	lr!, {s13}
 8006124:	ed3c 7a01 	vldmdb	ip!, {s14}
 8006128:	eee6 7a87 	vfma.f32	s15, s13, s14
 800612c:	3401      	adds	r4, #1
 800612e:	455c      	cmp	r4, fp
 8006130:	ddf6      	ble.n	8006120 <__kernel_rem_pio2f+0x90>
 8006132:	ece9 7a01 	vstmia	r9!, {s15}
 8006136:	3601      	adds	r6, #1
 8006138:	3004      	adds	r0, #4
 800613a:	e7d8      	b.n	80060ee <__kernel_rem_pio2f+0x5e>
 800613c:	a908      	add	r1, sp, #32
 800613e:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006142:	9104      	str	r1, [sp, #16]
 8006144:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 8006146:	eddf 8a8f 	vldr	s17, [pc, #572]	@ 8006384 <__kernel_rem_pio2f+0x2f4>
 800614a:	ed9f 9a8d 	vldr	s18, [pc, #564]	@ 8006380 <__kernel_rem_pio2f+0x2f0>
 800614e:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 8006152:	9203      	str	r2, [sp, #12]
 8006154:	4654      	mov	r4, sl
 8006156:	00a2      	lsls	r2, r4, #2
 8006158:	9205      	str	r2, [sp, #20]
 800615a:	aa58      	add	r2, sp, #352	@ 0x160
 800615c:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 8006160:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 8006164:	a944      	add	r1, sp, #272	@ 0x110
 8006166:	aa08      	add	r2, sp, #32
 8006168:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 800616c:	4694      	mov	ip, r2
 800616e:	4626      	mov	r6, r4
 8006170:	2e00      	cmp	r6, #0
 8006172:	dc4c      	bgt.n	800620e <__kernel_rem_pio2f+0x17e>
 8006174:	4628      	mov	r0, r5
 8006176:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800617a:	f000 f9f1 	bl	8006560 <scalbnf>
 800617e:	eeb0 8a40 	vmov.f32	s16, s0
 8006182:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 8006186:	ee28 0a00 	vmul.f32	s0, s16, s0
 800618a:	f000 fa4f 	bl	800662c <floorf>
 800618e:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 8006192:	eea0 8a67 	vfms.f32	s16, s0, s15
 8006196:	2d00      	cmp	r5, #0
 8006198:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800619c:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 80061a0:	ee17 9a90 	vmov	r9, s15
 80061a4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80061a8:	ee38 8a67 	vsub.f32	s16, s16, s15
 80061ac:	dd41      	ble.n	8006232 <__kernel_rem_pio2f+0x1a2>
 80061ae:	f104 3cff 	add.w	ip, r4, #4294967295
 80061b2:	a908      	add	r1, sp, #32
 80061b4:	f1c5 0e08 	rsb	lr, r5, #8
 80061b8:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 80061bc:	fa46 f00e 	asr.w	r0, r6, lr
 80061c0:	4481      	add	r9, r0
 80061c2:	fa00 f00e 	lsl.w	r0, r0, lr
 80061c6:	1a36      	subs	r6, r6, r0
 80061c8:	f1c5 0007 	rsb	r0, r5, #7
 80061cc:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 80061d0:	4106      	asrs	r6, r0
 80061d2:	2e00      	cmp	r6, #0
 80061d4:	dd3c      	ble.n	8006250 <__kernel_rem_pio2f+0x1c0>
 80061d6:	f04f 0e00 	mov.w	lr, #0
 80061da:	f109 0901 	add.w	r9, r9, #1
 80061de:	4670      	mov	r0, lr
 80061e0:	4574      	cmp	r4, lr
 80061e2:	dc68      	bgt.n	80062b6 <__kernel_rem_pio2f+0x226>
 80061e4:	2d00      	cmp	r5, #0
 80061e6:	dd03      	ble.n	80061f0 <__kernel_rem_pio2f+0x160>
 80061e8:	2d01      	cmp	r5, #1
 80061ea:	d074      	beq.n	80062d6 <__kernel_rem_pio2f+0x246>
 80061ec:	2d02      	cmp	r5, #2
 80061ee:	d07d      	beq.n	80062ec <__kernel_rem_pio2f+0x25c>
 80061f0:	2e02      	cmp	r6, #2
 80061f2:	d12d      	bne.n	8006250 <__kernel_rem_pio2f+0x1c0>
 80061f4:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 80061f8:	ee30 8a48 	vsub.f32	s16, s0, s16
 80061fc:	b340      	cbz	r0, 8006250 <__kernel_rem_pio2f+0x1c0>
 80061fe:	4628      	mov	r0, r5
 8006200:	9306      	str	r3, [sp, #24]
 8006202:	f000 f9ad 	bl	8006560 <scalbnf>
 8006206:	9b06      	ldr	r3, [sp, #24]
 8006208:	ee38 8a40 	vsub.f32	s16, s16, s0
 800620c:	e020      	b.n	8006250 <__kernel_rem_pio2f+0x1c0>
 800620e:	ee60 7a28 	vmul.f32	s15, s0, s17
 8006212:	3e01      	subs	r6, #1
 8006214:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006218:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800621c:	eea7 0ac9 	vfms.f32	s0, s15, s18
 8006220:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8006224:	ecac 0a01 	vstmia	ip!, {s0}
 8006228:	ed30 0a01 	vldmdb	r0!, {s0}
 800622c:	ee37 0a80 	vadd.f32	s0, s15, s0
 8006230:	e79e      	b.n	8006170 <__kernel_rem_pio2f+0xe0>
 8006232:	d105      	bne.n	8006240 <__kernel_rem_pio2f+0x1b0>
 8006234:	1e60      	subs	r0, r4, #1
 8006236:	a908      	add	r1, sp, #32
 8006238:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 800623c:	11f6      	asrs	r6, r6, #7
 800623e:	e7c8      	b.n	80061d2 <__kernel_rem_pio2f+0x142>
 8006240:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8006244:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8006248:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800624c:	da31      	bge.n	80062b2 <__kernel_rem_pio2f+0x222>
 800624e:	2600      	movs	r6, #0
 8006250:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8006254:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006258:	f040 8098 	bne.w	800638c <__kernel_rem_pio2f+0x2fc>
 800625c:	1e60      	subs	r0, r4, #1
 800625e:	2200      	movs	r2, #0
 8006260:	4550      	cmp	r0, sl
 8006262:	da4b      	bge.n	80062fc <__kernel_rem_pio2f+0x26c>
 8006264:	2a00      	cmp	r2, #0
 8006266:	d065      	beq.n	8006334 <__kernel_rem_pio2f+0x2a4>
 8006268:	3c01      	subs	r4, #1
 800626a:	ab08      	add	r3, sp, #32
 800626c:	3d08      	subs	r5, #8
 800626e:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8006272:	2b00      	cmp	r3, #0
 8006274:	d0f8      	beq.n	8006268 <__kernel_rem_pio2f+0x1d8>
 8006276:	4628      	mov	r0, r5
 8006278:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800627c:	f000 f970 	bl	8006560 <scalbnf>
 8006280:	1c63      	adds	r3, r4, #1
 8006282:	aa44      	add	r2, sp, #272	@ 0x110
 8006284:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 8006384 <__kernel_rem_pio2f+0x2f4>
 8006288:	0099      	lsls	r1, r3, #2
 800628a:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800628e:	4623      	mov	r3, r4
 8006290:	2b00      	cmp	r3, #0
 8006292:	f280 80a9 	bge.w	80063e8 <__kernel_rem_pio2f+0x358>
 8006296:	4623      	mov	r3, r4
 8006298:	2b00      	cmp	r3, #0
 800629a:	f2c0 80c7 	blt.w	800642c <__kernel_rem_pio2f+0x39c>
 800629e:	aa44      	add	r2, sp, #272	@ 0x110
 80062a0:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 80062a4:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 800637c <__kernel_rem_pio2f+0x2ec>
 80062a8:	eddf 7a37 	vldr	s15, [pc, #220]	@ 8006388 <__kernel_rem_pio2f+0x2f8>
 80062ac:	2000      	movs	r0, #0
 80062ae:	1ae2      	subs	r2, r4, r3
 80062b0:	e0b1      	b.n	8006416 <__kernel_rem_pio2f+0x386>
 80062b2:	2602      	movs	r6, #2
 80062b4:	e78f      	b.n	80061d6 <__kernel_rem_pio2f+0x146>
 80062b6:	f852 1b04 	ldr.w	r1, [r2], #4
 80062ba:	b948      	cbnz	r0, 80062d0 <__kernel_rem_pio2f+0x240>
 80062bc:	b121      	cbz	r1, 80062c8 <__kernel_rem_pio2f+0x238>
 80062be:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 80062c2:	f842 1c04 	str.w	r1, [r2, #-4]
 80062c6:	2101      	movs	r1, #1
 80062c8:	f10e 0e01 	add.w	lr, lr, #1
 80062cc:	4608      	mov	r0, r1
 80062ce:	e787      	b.n	80061e0 <__kernel_rem_pio2f+0x150>
 80062d0:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 80062d4:	e7f5      	b.n	80062c2 <__kernel_rem_pio2f+0x232>
 80062d6:	f104 3cff 	add.w	ip, r4, #4294967295
 80062da:	aa08      	add	r2, sp, #32
 80062dc:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 80062e0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80062e4:	a908      	add	r1, sp, #32
 80062e6:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 80062ea:	e781      	b.n	80061f0 <__kernel_rem_pio2f+0x160>
 80062ec:	f104 3cff 	add.w	ip, r4, #4294967295
 80062f0:	aa08      	add	r2, sp, #32
 80062f2:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 80062f6:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 80062fa:	e7f3      	b.n	80062e4 <__kernel_rem_pio2f+0x254>
 80062fc:	a908      	add	r1, sp, #32
 80062fe:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8006302:	3801      	subs	r0, #1
 8006304:	430a      	orrs	r2, r1
 8006306:	e7ab      	b.n	8006260 <__kernel_rem_pio2f+0x1d0>
 8006308:	3201      	adds	r2, #1
 800630a:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 800630e:	2e00      	cmp	r6, #0
 8006310:	d0fa      	beq.n	8006308 <__kernel_rem_pio2f+0x278>
 8006312:	9905      	ldr	r1, [sp, #20]
 8006314:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 8006318:	eb0d 0001 	add.w	r0, sp, r1
 800631c:	18e6      	adds	r6, r4, r3
 800631e:	a91c      	add	r1, sp, #112	@ 0x70
 8006320:	f104 0c01 	add.w	ip, r4, #1
 8006324:	384c      	subs	r0, #76	@ 0x4c
 8006326:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 800632a:	4422      	add	r2, r4
 800632c:	4562      	cmp	r2, ip
 800632e:	da04      	bge.n	800633a <__kernel_rem_pio2f+0x2aa>
 8006330:	4614      	mov	r4, r2
 8006332:	e710      	b.n	8006156 <__kernel_rem_pio2f+0xc6>
 8006334:	9804      	ldr	r0, [sp, #16]
 8006336:	2201      	movs	r2, #1
 8006338:	e7e7      	b.n	800630a <__kernel_rem_pio2f+0x27a>
 800633a:	9903      	ldr	r1, [sp, #12]
 800633c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8006340:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 8006344:	9105      	str	r1, [sp, #20]
 8006346:	ee07 1a90 	vmov	s15, r1
 800634a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800634e:	2400      	movs	r4, #0
 8006350:	ece6 7a01 	vstmia	r6!, {s15}
 8006354:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 8006388 <__kernel_rem_pio2f+0x2f8>
 8006358:	46b1      	mov	r9, r6
 800635a:	455c      	cmp	r4, fp
 800635c:	dd04      	ble.n	8006368 <__kernel_rem_pio2f+0x2d8>
 800635e:	ece0 7a01 	vstmia	r0!, {s15}
 8006362:	f10c 0c01 	add.w	ip, ip, #1
 8006366:	e7e1      	b.n	800632c <__kernel_rem_pio2f+0x29c>
 8006368:	ecfe 6a01 	vldmia	lr!, {s13}
 800636c:	ed39 7a01 	vldmdb	r9!, {s14}
 8006370:	3401      	adds	r4, #1
 8006372:	eee6 7a87 	vfma.f32	s15, s13, s14
 8006376:	e7f0      	b.n	800635a <__kernel_rem_pio2f+0x2ca>
 8006378:	08006ae0 	.word	0x08006ae0
 800637c:	08006ab4 	.word	0x08006ab4
 8006380:	43800000 	.word	0x43800000
 8006384:	3b800000 	.word	0x3b800000
 8006388:	00000000 	.word	0x00000000
 800638c:	9b02      	ldr	r3, [sp, #8]
 800638e:	eeb0 0a48 	vmov.f32	s0, s16
 8006392:	eba3 0008 	sub.w	r0, r3, r8
 8006396:	f000 f8e3 	bl	8006560 <scalbnf>
 800639a:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 8006380 <__kernel_rem_pio2f+0x2f0>
 800639e:	eeb4 0ac7 	vcmpe.f32	s0, s14
 80063a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80063a6:	db19      	blt.n	80063dc <__kernel_rem_pio2f+0x34c>
 80063a8:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 8006384 <__kernel_rem_pio2f+0x2f4>
 80063ac:	ee60 7a27 	vmul.f32	s15, s0, s15
 80063b0:	aa08      	add	r2, sp, #32
 80063b2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80063b6:	3508      	adds	r5, #8
 80063b8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80063bc:	eea7 0ac7 	vfms.f32	s0, s15, s14
 80063c0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80063c4:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 80063c8:	ee10 3a10 	vmov	r3, s0
 80063cc:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 80063d0:	ee17 3a90 	vmov	r3, s15
 80063d4:	3401      	adds	r4, #1
 80063d6:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 80063da:	e74c      	b.n	8006276 <__kernel_rem_pio2f+0x1e6>
 80063dc:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 80063e0:	aa08      	add	r2, sp, #32
 80063e2:	ee10 3a10 	vmov	r3, s0
 80063e6:	e7f6      	b.n	80063d6 <__kernel_rem_pio2f+0x346>
 80063e8:	a808      	add	r0, sp, #32
 80063ea:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 80063ee:	9001      	str	r0, [sp, #4]
 80063f0:	ee07 0a90 	vmov	s15, r0
 80063f4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80063f8:	3b01      	subs	r3, #1
 80063fa:	ee67 7a80 	vmul.f32	s15, s15, s0
 80063fe:	ee20 0a07 	vmul.f32	s0, s0, s14
 8006402:	ed62 7a01 	vstmdb	r2!, {s15}
 8006406:	e743      	b.n	8006290 <__kernel_rem_pio2f+0x200>
 8006408:	ecfc 6a01 	vldmia	ip!, {s13}
 800640c:	ecb5 7a01 	vldmia	r5!, {s14}
 8006410:	eee6 7a87 	vfma.f32	s15, s13, s14
 8006414:	3001      	adds	r0, #1
 8006416:	4550      	cmp	r0, sl
 8006418:	dc01      	bgt.n	800641e <__kernel_rem_pio2f+0x38e>
 800641a:	4290      	cmp	r0, r2
 800641c:	ddf4      	ble.n	8006408 <__kernel_rem_pio2f+0x378>
 800641e:	a858      	add	r0, sp, #352	@ 0x160
 8006420:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8006424:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 8006428:	3b01      	subs	r3, #1
 800642a:	e735      	b.n	8006298 <__kernel_rem_pio2f+0x208>
 800642c:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800642e:	2b02      	cmp	r3, #2
 8006430:	dc09      	bgt.n	8006446 <__kernel_rem_pio2f+0x3b6>
 8006432:	2b00      	cmp	r3, #0
 8006434:	dc27      	bgt.n	8006486 <__kernel_rem_pio2f+0x3f6>
 8006436:	d040      	beq.n	80064ba <__kernel_rem_pio2f+0x42a>
 8006438:	f009 0007 	and.w	r0, r9, #7
 800643c:	b059      	add	sp, #356	@ 0x164
 800643e:	ecbd 8b04 	vpop	{d8-d9}
 8006442:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006446:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 8006448:	2b03      	cmp	r3, #3
 800644a:	d1f5      	bne.n	8006438 <__kernel_rem_pio2f+0x3a8>
 800644c:	aa30      	add	r2, sp, #192	@ 0xc0
 800644e:	1f0b      	subs	r3, r1, #4
 8006450:	4413      	add	r3, r2
 8006452:	461a      	mov	r2, r3
 8006454:	4620      	mov	r0, r4
 8006456:	2800      	cmp	r0, #0
 8006458:	dc50      	bgt.n	80064fc <__kernel_rem_pio2f+0x46c>
 800645a:	4622      	mov	r2, r4
 800645c:	2a01      	cmp	r2, #1
 800645e:	dc5d      	bgt.n	800651c <__kernel_rem_pio2f+0x48c>
 8006460:	ab30      	add	r3, sp, #192	@ 0xc0
 8006462:	ed5f 7a37 	vldr	s15, [pc, #-220]	@ 8006388 <__kernel_rem_pio2f+0x2f8>
 8006466:	440b      	add	r3, r1
 8006468:	2c01      	cmp	r4, #1
 800646a:	dc67      	bgt.n	800653c <__kernel_rem_pio2f+0x4ac>
 800646c:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 8006470:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 8006474:	2e00      	cmp	r6, #0
 8006476:	d167      	bne.n	8006548 <__kernel_rem_pio2f+0x4b8>
 8006478:	edc7 6a00 	vstr	s13, [r7]
 800647c:	ed87 7a01 	vstr	s14, [r7, #4]
 8006480:	edc7 7a02 	vstr	s15, [r7, #8]
 8006484:	e7d8      	b.n	8006438 <__kernel_rem_pio2f+0x3a8>
 8006486:	ab30      	add	r3, sp, #192	@ 0xc0
 8006488:	ed1f 7a41 	vldr	s14, [pc, #-260]	@ 8006388 <__kernel_rem_pio2f+0x2f8>
 800648c:	440b      	add	r3, r1
 800648e:	4622      	mov	r2, r4
 8006490:	2a00      	cmp	r2, #0
 8006492:	da24      	bge.n	80064de <__kernel_rem_pio2f+0x44e>
 8006494:	b34e      	cbz	r6, 80064ea <__kernel_rem_pio2f+0x45a>
 8006496:	eef1 7a47 	vneg.f32	s15, s14
 800649a:	edc7 7a00 	vstr	s15, [r7]
 800649e:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 80064a2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80064a6:	aa31      	add	r2, sp, #196	@ 0xc4
 80064a8:	2301      	movs	r3, #1
 80064aa:	429c      	cmp	r4, r3
 80064ac:	da20      	bge.n	80064f0 <__kernel_rem_pio2f+0x460>
 80064ae:	b10e      	cbz	r6, 80064b4 <__kernel_rem_pio2f+0x424>
 80064b0:	eef1 7a67 	vneg.f32	s15, s15
 80064b4:	edc7 7a01 	vstr	s15, [r7, #4]
 80064b8:	e7be      	b.n	8006438 <__kernel_rem_pio2f+0x3a8>
 80064ba:	ab30      	add	r3, sp, #192	@ 0xc0
 80064bc:	ed5f 7a4e 	vldr	s15, [pc, #-312]	@ 8006388 <__kernel_rem_pio2f+0x2f8>
 80064c0:	440b      	add	r3, r1
 80064c2:	2c00      	cmp	r4, #0
 80064c4:	da05      	bge.n	80064d2 <__kernel_rem_pio2f+0x442>
 80064c6:	b10e      	cbz	r6, 80064cc <__kernel_rem_pio2f+0x43c>
 80064c8:	eef1 7a67 	vneg.f32	s15, s15
 80064cc:	edc7 7a00 	vstr	s15, [r7]
 80064d0:	e7b2      	b.n	8006438 <__kernel_rem_pio2f+0x3a8>
 80064d2:	ed33 7a01 	vldmdb	r3!, {s14}
 80064d6:	3c01      	subs	r4, #1
 80064d8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80064dc:	e7f1      	b.n	80064c2 <__kernel_rem_pio2f+0x432>
 80064de:	ed73 7a01 	vldmdb	r3!, {s15}
 80064e2:	3a01      	subs	r2, #1
 80064e4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80064e8:	e7d2      	b.n	8006490 <__kernel_rem_pio2f+0x400>
 80064ea:	eef0 7a47 	vmov.f32	s15, s14
 80064ee:	e7d4      	b.n	800649a <__kernel_rem_pio2f+0x40a>
 80064f0:	ecb2 7a01 	vldmia	r2!, {s14}
 80064f4:	3301      	adds	r3, #1
 80064f6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80064fa:	e7d6      	b.n	80064aa <__kernel_rem_pio2f+0x41a>
 80064fc:	ed72 7a01 	vldmdb	r2!, {s15}
 8006500:	edd2 6a01 	vldr	s13, [r2, #4]
 8006504:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8006508:	3801      	subs	r0, #1
 800650a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800650e:	ed82 7a00 	vstr	s14, [r2]
 8006512:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006516:	edc2 7a01 	vstr	s15, [r2, #4]
 800651a:	e79c      	b.n	8006456 <__kernel_rem_pio2f+0x3c6>
 800651c:	ed73 7a01 	vldmdb	r3!, {s15}
 8006520:	edd3 6a01 	vldr	s13, [r3, #4]
 8006524:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8006528:	3a01      	subs	r2, #1
 800652a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800652e:	ed83 7a00 	vstr	s14, [r3]
 8006532:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006536:	edc3 7a01 	vstr	s15, [r3, #4]
 800653a:	e78f      	b.n	800645c <__kernel_rem_pio2f+0x3cc>
 800653c:	ed33 7a01 	vldmdb	r3!, {s14}
 8006540:	3c01      	subs	r4, #1
 8006542:	ee77 7a87 	vadd.f32	s15, s15, s14
 8006546:	e78f      	b.n	8006468 <__kernel_rem_pio2f+0x3d8>
 8006548:	eef1 6a66 	vneg.f32	s13, s13
 800654c:	eeb1 7a47 	vneg.f32	s14, s14
 8006550:	edc7 6a00 	vstr	s13, [r7]
 8006554:	ed87 7a01 	vstr	s14, [r7, #4]
 8006558:	eef1 7a67 	vneg.f32	s15, s15
 800655c:	e790      	b.n	8006480 <__kernel_rem_pio2f+0x3f0>
 800655e:	bf00      	nop

08006560 <scalbnf>:
 8006560:	ee10 3a10 	vmov	r3, s0
 8006564:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 8006568:	d02b      	beq.n	80065c2 <scalbnf+0x62>
 800656a:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800656e:	d302      	bcc.n	8006576 <scalbnf+0x16>
 8006570:	ee30 0a00 	vadd.f32	s0, s0, s0
 8006574:	4770      	bx	lr
 8006576:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 800657a:	d123      	bne.n	80065c4 <scalbnf+0x64>
 800657c:	4b24      	ldr	r3, [pc, #144]	@ (8006610 <scalbnf+0xb0>)
 800657e:	eddf 7a25 	vldr	s15, [pc, #148]	@ 8006614 <scalbnf+0xb4>
 8006582:	4298      	cmp	r0, r3
 8006584:	ee20 0a27 	vmul.f32	s0, s0, s15
 8006588:	db17      	blt.n	80065ba <scalbnf+0x5a>
 800658a:	ee10 3a10 	vmov	r3, s0
 800658e:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8006592:	3a19      	subs	r2, #25
 8006594:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8006598:	4288      	cmp	r0, r1
 800659a:	dd15      	ble.n	80065c8 <scalbnf+0x68>
 800659c:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 8006618 <scalbnf+0xb8>
 80065a0:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 800661c <scalbnf+0xbc>
 80065a4:	ee10 3a10 	vmov	r3, s0
 80065a8:	eeb0 7a67 	vmov.f32	s14, s15
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	bfb8      	it	lt
 80065b0:	eef0 7a66 	vmovlt.f32	s15, s13
 80065b4:	ee27 0a87 	vmul.f32	s0, s15, s14
 80065b8:	4770      	bx	lr
 80065ba:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8006620 <scalbnf+0xc0>
 80065be:	ee27 0a80 	vmul.f32	s0, s15, s0
 80065c2:	4770      	bx	lr
 80065c4:	0dd2      	lsrs	r2, r2, #23
 80065c6:	e7e5      	b.n	8006594 <scalbnf+0x34>
 80065c8:	4410      	add	r0, r2
 80065ca:	28fe      	cmp	r0, #254	@ 0xfe
 80065cc:	dce6      	bgt.n	800659c <scalbnf+0x3c>
 80065ce:	2800      	cmp	r0, #0
 80065d0:	dd06      	ble.n	80065e0 <scalbnf+0x80>
 80065d2:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 80065d6:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 80065da:	ee00 3a10 	vmov	s0, r3
 80065de:	4770      	bx	lr
 80065e0:	f110 0f16 	cmn.w	r0, #22
 80065e4:	da09      	bge.n	80065fa <scalbnf+0x9a>
 80065e6:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 8006620 <scalbnf+0xc0>
 80065ea:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8006624 <scalbnf+0xc4>
 80065ee:	ee10 3a10 	vmov	r3, s0
 80065f2:	eeb0 7a67 	vmov.f32	s14, s15
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	e7d9      	b.n	80065ae <scalbnf+0x4e>
 80065fa:	3019      	adds	r0, #25
 80065fc:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8006600:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8006604:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 8006628 <scalbnf+0xc8>
 8006608:	ee07 3a90 	vmov	s15, r3
 800660c:	e7d7      	b.n	80065be <scalbnf+0x5e>
 800660e:	bf00      	nop
 8006610:	ffff3cb0 	.word	0xffff3cb0
 8006614:	4c000000 	.word	0x4c000000
 8006618:	7149f2ca 	.word	0x7149f2ca
 800661c:	f149f2ca 	.word	0xf149f2ca
 8006620:	0da24260 	.word	0x0da24260
 8006624:	8da24260 	.word	0x8da24260
 8006628:	33000000 	.word	0x33000000

0800662c <floorf>:
 800662c:	ee10 3a10 	vmov	r3, s0
 8006630:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8006634:	3a7f      	subs	r2, #127	@ 0x7f
 8006636:	2a16      	cmp	r2, #22
 8006638:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800663c:	dc2b      	bgt.n	8006696 <floorf+0x6a>
 800663e:	2a00      	cmp	r2, #0
 8006640:	da12      	bge.n	8006668 <floorf+0x3c>
 8006642:	eddf 7a19 	vldr	s15, [pc, #100]	@ 80066a8 <floorf+0x7c>
 8006646:	ee30 0a27 	vadd.f32	s0, s0, s15
 800664a:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800664e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006652:	dd06      	ble.n	8006662 <floorf+0x36>
 8006654:	2b00      	cmp	r3, #0
 8006656:	da24      	bge.n	80066a2 <floorf+0x76>
 8006658:	2900      	cmp	r1, #0
 800665a:	4b14      	ldr	r3, [pc, #80]	@ (80066ac <floorf+0x80>)
 800665c:	bf08      	it	eq
 800665e:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 8006662:	ee00 3a10 	vmov	s0, r3
 8006666:	4770      	bx	lr
 8006668:	4911      	ldr	r1, [pc, #68]	@ (80066b0 <floorf+0x84>)
 800666a:	4111      	asrs	r1, r2
 800666c:	420b      	tst	r3, r1
 800666e:	d0fa      	beq.n	8006666 <floorf+0x3a>
 8006670:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 80066a8 <floorf+0x7c>
 8006674:	ee30 0a27 	vadd.f32	s0, s0, s15
 8006678:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800667c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006680:	ddef      	ble.n	8006662 <floorf+0x36>
 8006682:	2b00      	cmp	r3, #0
 8006684:	bfbe      	ittt	lt
 8006686:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 800668a:	fa40 f202 	asrlt.w	r2, r0, r2
 800668e:	189b      	addlt	r3, r3, r2
 8006690:	ea23 0301 	bic.w	r3, r3, r1
 8006694:	e7e5      	b.n	8006662 <floorf+0x36>
 8006696:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800669a:	d3e4      	bcc.n	8006666 <floorf+0x3a>
 800669c:	ee30 0a00 	vadd.f32	s0, s0, s0
 80066a0:	4770      	bx	lr
 80066a2:	2300      	movs	r3, #0
 80066a4:	e7dd      	b.n	8006662 <floorf+0x36>
 80066a6:	bf00      	nop
 80066a8:	7149f2ca 	.word	0x7149f2ca
 80066ac:	bf800000 	.word	0xbf800000
 80066b0:	007fffff 	.word	0x007fffff

080066b4 <_init>:
 80066b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80066b6:	bf00      	nop
 80066b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80066ba:	bc08      	pop	{r3}
 80066bc:	469e      	mov	lr, r3
 80066be:	4770      	bx	lr

080066c0 <_fini>:
 80066c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80066c2:	bf00      	nop
 80066c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80066c6:	bc08      	pop	{r3}
 80066c8:	469e      	mov	lr, r3
 80066ca:	4770      	bx	lr
