# Yamaha YM6xxx, F7GA, FDGA
## Inverter/Buffer Family
### INV
Inverter
<p align=center><img alt="Yamaha double row series inverter" src="./assets_yamaha_dr/YM6063_INV.svg" height="240"></p>

### INVP
Inverter with high drive power(parallel p-ch transistors)
<p align=center><img alt="Yamaha double row series inverter with high drive power" src="./assets_yamaha_dr/YM6063_INVP.jpg" height="240"> <img alt="Yamaha double row series inverter with high drive power" src="./assets_yamaha_dr/YM6063_INVP.svg" height="240"></p>


## Tri-state Inverter/Buffer Family
### TSB4NE
Quad tri-state buffer with negative output enable
<p align=center><img alt="Yamaha double row series quad tri-state buffer with negative output enable" src="./assets_yamaha_dr/R800_TSB4NE.svg" height="240"></p>

### TSB8NE
Octal tri-state buffer with negative output enable
<p align=center><img alt="Yamaha double row series octal tri-state buffer with negative output enable" src="./assets_yamaha_dr/R800_TSB8NE.jpg" height="240"></br><img alt="Yamaha double row series octal tri-state buffer with negative output enable" src="./assets_yamaha_dr/R800_TSB8NE.svg" height="240"></p>

### TSBP8NE
Octal tri-state buffer with negative output enable and high drive power(parallel p-ch transistors)
<p align=center><img alt="Yamaha double row series octal tri-state buffer with negative output enable and high drive power" src="./assets_yamaha_dr/R800_TSBP8NE.jpg" height="240"></p>


## AND/OR Family
### AND8P
8-input AND with high drive power(parallel p-ch transistors)
<p align=center><img alt="Yamaha double row series 8-input AND with high drive power" src="./assets_yamaha_dr/R800_AND8P.jpg" height="240"> <img alt="Yamaha double row series 8-input AND with high drive power" src="./assets_yamaha_dr/YM6063_AND8P.jpg" height="240"></br>R800(1.2um) / YM6063(1.5um)</p>

### OR8
8-input OR
<p align=center><img alt="Yamaha double row series 8-input AND with high drive power" src="./assets_yamaha_dr/YM6063_OR8.svg" height="240"></p>

## AND-OR Family
### OAI21
2-wide 1-2 input OR into NAND
<p align=center><img alt="Yamaha double row series 2-wide 1-2 input OR into NAND gate" src="./assets_yamaha_dr/R800_OAI21.jpg" height="240"></p>


## Decoder Family
### DEC24
2-to-4 decoder
<p align=center><img alt="Yamaha double row series 2-to-4 decoder" src="./assets_yamaha_dr/GA20_DEC24.jpg" height="240"> <img alt="Yamaha double row series 2-to-4 decoder" src="./assets_yamaha_dr/GA20_DEC24.svg" height="240"></p>

### DEC38
3-to-8 decoder
<p align=center><img alt="Yamaha double row series 3-to-8 decoder" src="./assets_yamaha_dr/GA20_DEC38.jpg" height="240"> <img alt="Yamaha double row series 3-to-8 decoder" src="./assets_yamaha_dr/GA20_DEC38.svg" height="240"></p>


## Multiplexer Family
### MUX41
4-to-1 multiplexer
<p align=center><img alt="Yamaha double row series 4-to-1 multiplexer" src="./assets_yamaha_dr/R800_MUX41.jpg" height="240"> <img alt="Yamaha double row series 4-to-1 multiplexer" src="./assets_yamaha_dr/R800_MUX41.svg" height="240"></p>

### MUX214
Quad 2-to-1 multiplexer; Y = S ? IN1 : IN0
<p align=center><img alt="Yamaha double row series quad 2-to-1 multiplexer" src="./assets_yamaha_dr/YM6063_MUX214.svg" height="240"></p>


## Adder Family
### FA4
4-bit full adder
<p align=center><img alt="Yamaha double row series 4-bit full adder" src="./assets_yamaha_dr/YM6063_FA4.jpg" height="240"></br><img alt="Yamaha double row series 4-bit full adder" src="./assets_yamaha_dr/YM6063_FA4.svg" height="240"></p>


## Latch Family
### DL4PE
D latch with positive enable
<p align=center><img alt="Yamaha double row series D latch with positive enable" src="./assets_yamaha_dr/R800_DL4PE.jpg" height="240"> <img alt="Yamaha double row series D latch with positive enable" src="./assets_yamaha_dr/R800_DL4PE.svg" height="240"></p>
<p align=center><i>not delayered, best guess</i></p>


## Flip-flop Family
### DFFPLNOE
D flip-flop with positive load and negative output enable, **inverted output only**
<p align=center><img alt="Yamaha double row series D flip-flop with positive load and negative output enable" src="./assets_yamaha_dr/R800_DFFPLNOE.jpg" height="240"> <img alt="Yamaha double row series D flip-flop with positive load and negative output enable" src="./assets_yamaha_dr/R800_DFFPLNOE.svg" height="240"></p>
<p align=center><i>not delayered, best guess</i></p>

### DFFPL
D flip-flop with positive load
<p align=center><img alt="Yamaha double row series D flip-flop with positive load" src="./assets_yamaha_dr/R800_DFFPL.jpg" height="240"> <img alt="Yamaha double row series D flip-flop with positive load" src="./assets_yamaha_dr/R800_DFFPL.svg" height="240"></p>
<p align=center><i>not delayered, best guess</i></p>

### DFFPSRPL
D flip-flop with positive **synchronous reset** and positive load
<p align=center><img alt="Yamaha double row series D flip-flop with positive synchronous reset and positive load" src="./assets_yamaha_dr/R800_DFFPSRPL.jpg" height="240"> <img alt="Yamaha double row series D flip-flop with positive synchronous reset and positive load" src="./assets_yamaha_dr/R800_DFFPSRPL.svg" height="240"></p>
<p align=center><i>not delayered, best guess</i></p>

### DFF8NRNOE
Octal D flip-flop with negative reset and negative output enable
<p align=center><img alt="Yamaha double row series octal D flip-flop with negative reset and negative output enable" src="./assets_yamaha_dr/R800_DFF8NRNOE.jpg" height="240"></br><img alt="Yamaha double row series octal D flip-flop with negative reset and negative output enable" src="./assets_yamaha_dr/R800_DFF8NRNOE.svg" height="240"></p>


## Shift Register Family
### SR4NR
4-bit shift register with negative reset
<p align=center><img alt="Yamaha double row series 4-bit shift register with negative reset" src="./assets_yamaha_dr/YM6063_SR4NR.svg" height="240"></p>


## Counter Family
### CNTR1PR
Cascadable 1-bit counter with positive reset
<p align=center><img alt="Yamaha double row series cascadable 1-bit counter with positive reset" src="./assets_yamaha_dr/YM6063_CNTR1PR.svg" height="240"></p>

### ACC1PR
Cascadable 1-bit accumulator with positive reset
<p align=center><img alt="Yamaha double row series cascadable 1-bit accumulator with positive reset" src="./assets_yamaha_dr/YM6063_ACC1PR.svg" height="240"></p>

### ACC1NL
Cascadable 1-bit accumulator with negative load; D port to preload data, A port for accumulation
<p align=center><img alt="Yamaha double row series cascadable 1-bit accumulator with negative load" src="./assets_yamaha_dr/R800_ACC1NL.jpg" height="240"> <img alt="Yamaha double row series cascadable 1-bit accumulator with negative load" src="./assets_yamaha_dr/R800_ACC1NL.svg" height="240"></p>

## Miscellaneous
### PG8PBE
8-bit odd parity generator/checker with bit enables; Y = ^{D[7:0] & BE[7:0]}
<p align=center><img alt="Yamaha double row series 8-bit odd parity generator/checker with bit enables" src="./assets_yamaha_dr/R800_PG8PBE.jpg" height="240"></p>