============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.25 - v14.20-s046_1
  Generated on:           Aug 29 2017  11:57:23 am
  Module:                 fet_dec
  Technology library:     ac18_CORELIB_WC revision 2.0
  Operating conditions:   worst (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                 Pin                        Type       Fanout  Load Slew Delay Arrival   
                                                               (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------------
(clock in[0])                             launch                                125000 F 
(create_clock_delay_domain_1_in[0]_F_0)   ext delay                         +0  125000 F 
in[0]                                     in port           3  21.8  407  +287  125287 F 
sll_18_12/SH[0] 
  g352/A                                                                    +0  125287   
  g352/Q                                  INVXL             2  17.1  797  +772  126059 R 
  g349/A                                                                    +0  126059   
  g349/Q                                  NAND2X3           8  60.2  483  +513  126572 F 
  g327/A                                                                    +0  126572   
  g327/Q                                  NOR2X3            1 255.4 3246 +2506  129079 R 
sll_18_12/Z[0] 
out[0]                                    out port                          +2  129080 R 
(fet_dec.sdc_line_10_35_1)                ext delay                      +4000  133080 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock in[0])                             capture                               250000 R 
                                          uncertainty                     -100  249900 R 
-----------------------------------------------------------------------------------------
Cost Group   : 'in[0]' (path_group 'in[0]')
Timing slack :  116820ps 
Start-point  : in[0]
End-point    : out[0]
