/***************************************************************************
 *     Copyright (c) 1999-2011, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_thd_intr2b.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 5/5/11 11:47a $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Thu May  5 11:23:38 2011
 *                 MD5 Checksum         9989cc87dbf3a85de8aa1d7c29dab260
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/3461/rdb/b0/bchp_thd_intr2b.h $
 * 
 * Hydra_Software_Devel/1   5/5/11 11:47a farshidf
 * SW3461-4: add the b0 RDB files
 *
 ***************************************************************************/

#ifndef BCHP_THD_INTR2B_H__
#define BCHP_THD_INTR2B_H__

/***************************************************************************
 *THD_INTR2B - THD L2 Interrupt Control Registers Bank B
 ***************************************************************************/
#define BCHP_THD_INTR2B_CPU_STATUS               0x000ed000 /* CPU interrupt Status Register */
#define BCHP_THD_INTR2B_CPU_SET                  0x000ed004 /* CPU interrupt Set Register */
#define BCHP_THD_INTR2B_CPU_CLEAR                0x000ed008 /* CPU interrupt Clear Register */
#define BCHP_THD_INTR2B_CPU_MASK_STATUS          0x000ed00c /* CPU interrupt Mask Status Register */
#define BCHP_THD_INTR2B_CPU_MASK_SET             0x000ed010 /* CPU interrupt Mask Set Register */
#define BCHP_THD_INTR2B_CPU_MASK_CLEAR           0x000ed014 /* CPU interrupt Mask Clear Register */
#define BCHP_THD_INTR2B_PCI_STATUS               0x000ed018 /* PCI interrupt Status Register */
#define BCHP_THD_INTR2B_PCI_SET                  0x000ed01c /* PCI interrupt Set Register */
#define BCHP_THD_INTR2B_PCI_CLEAR                0x000ed020 /* PCI interrupt Clear Register */
#define BCHP_THD_INTR2B_PCI_MASK_STATUS          0x000ed024 /* PCI interrupt Mask Status Register */
#define BCHP_THD_INTR2B_PCI_MASK_SET             0x000ed028 /* PCI interrupt Mask Set Register */
#define BCHP_THD_INTR2B_PCI_MASK_CLEAR           0x000ed02c /* PCI interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - CPU interrupt Status Register
 ***************************************************************************/
/* THD_INTR2B :: CPU_STATUS :: reserved0 [31:18] */
#define BCHP_THD_INTR2B_CPU_STATUS_reserved0_MASK                  0xfffc0000
#define BCHP_THD_INTR2B_CPU_STATUS_reserved0_SHIFT                 18

/* THD_INTR2B :: CPU_STATUS :: RS_UBERC_C_SAT_INTR [17:17] */
#define BCHP_THD_INTR2B_CPU_STATUS_RS_UBERC_C_SAT_INTR_MASK        0x00020000
#define BCHP_THD_INTR2B_CPU_STATUS_RS_UBERC_C_SAT_INTR_SHIFT       17
#define BCHP_THD_INTR2B_CPU_STATUS_RS_UBERC_C_SAT_INTR_DEFAULT     0

/* THD_INTR2B :: CPU_STATUS :: RS_CBERC_C_SAT_INTR [16:16] */
#define BCHP_THD_INTR2B_CPU_STATUS_RS_CBERC_C_SAT_INTR_MASK        0x00010000
#define BCHP_THD_INTR2B_CPU_STATUS_RS_CBERC_C_SAT_INTR_SHIFT       16
#define BCHP_THD_INTR2B_CPU_STATUS_RS_CBERC_C_SAT_INTR_DEFAULT     0

/* THD_INTR2B :: CPU_STATUS :: RS_NBERC_C_SAT_INTR [15:15] */
#define BCHP_THD_INTR2B_CPU_STATUS_RS_NBERC_C_SAT_INTR_MASK        0x00008000
#define BCHP_THD_INTR2B_CPU_STATUS_RS_NBERC_C_SAT_INTR_SHIFT       15
#define BCHP_THD_INTR2B_CPU_STATUS_RS_NBERC_C_SAT_INTR_DEFAULT     0

/* THD_INTR2B :: CPU_STATUS :: RS_CERC_C_SAT_INTR [14:14] */
#define BCHP_THD_INTR2B_CPU_STATUS_RS_CERC_C_SAT_INTR_MASK         0x00004000
#define BCHP_THD_INTR2B_CPU_STATUS_RS_CERC_C_SAT_INTR_SHIFT        14
#define BCHP_THD_INTR2B_CPU_STATUS_RS_CERC_C_SAT_INTR_DEFAULT      0

/* THD_INTR2B :: CPU_STATUS :: RS_UBERC_B_SAT_INTR [13:13] */
#define BCHP_THD_INTR2B_CPU_STATUS_RS_UBERC_B_SAT_INTR_MASK        0x00002000
#define BCHP_THD_INTR2B_CPU_STATUS_RS_UBERC_B_SAT_INTR_SHIFT       13
#define BCHP_THD_INTR2B_CPU_STATUS_RS_UBERC_B_SAT_INTR_DEFAULT     0

/* THD_INTR2B :: CPU_STATUS :: RS_CBERC_B_SAT_INTR [12:12] */
#define BCHP_THD_INTR2B_CPU_STATUS_RS_CBERC_B_SAT_INTR_MASK        0x00001000
#define BCHP_THD_INTR2B_CPU_STATUS_RS_CBERC_B_SAT_INTR_SHIFT       12
#define BCHP_THD_INTR2B_CPU_STATUS_RS_CBERC_B_SAT_INTR_DEFAULT     0

/* THD_INTR2B :: CPU_STATUS :: RS_NBERC_B_SAT_INTR [11:11] */
#define BCHP_THD_INTR2B_CPU_STATUS_RS_NBERC_B_SAT_INTR_MASK        0x00000800
#define BCHP_THD_INTR2B_CPU_STATUS_RS_NBERC_B_SAT_INTR_SHIFT       11
#define BCHP_THD_INTR2B_CPU_STATUS_RS_NBERC_B_SAT_INTR_DEFAULT     0

/* THD_INTR2B :: CPU_STATUS :: RS_CERC_B_SAT_INTR [10:10] */
#define BCHP_THD_INTR2B_CPU_STATUS_RS_CERC_B_SAT_INTR_MASK         0x00000400
#define BCHP_THD_INTR2B_CPU_STATUS_RS_CERC_B_SAT_INTR_SHIFT        10
#define BCHP_THD_INTR2B_CPU_STATUS_RS_CERC_B_SAT_INTR_DEFAULT      0

/* THD_INTR2B :: CPU_STATUS :: RS_UBERC_SAT_INTR [09:09] */
#define BCHP_THD_INTR2B_CPU_STATUS_RS_UBERC_SAT_INTR_MASK          0x00000200
#define BCHP_THD_INTR2B_CPU_STATUS_RS_UBERC_SAT_INTR_SHIFT         9
#define BCHP_THD_INTR2B_CPU_STATUS_RS_UBERC_SAT_INTR_DEFAULT       0

/* THD_INTR2B :: CPU_STATUS :: RS_CBERC_SAT_INTR [08:08] */
#define BCHP_THD_INTR2B_CPU_STATUS_RS_CBERC_SAT_INTR_MASK          0x00000100
#define BCHP_THD_INTR2B_CPU_STATUS_RS_CBERC_SAT_INTR_SHIFT         8
#define BCHP_THD_INTR2B_CPU_STATUS_RS_CBERC_SAT_INTR_DEFAULT       0

/* THD_INTR2B :: CPU_STATUS :: RS_NBERC_SAT_INTR [07:07] */
#define BCHP_THD_INTR2B_CPU_STATUS_RS_NBERC_SAT_INTR_MASK          0x00000080
#define BCHP_THD_INTR2B_CPU_STATUS_RS_NBERC_SAT_INTR_SHIFT         7
#define BCHP_THD_INTR2B_CPU_STATUS_RS_NBERC_SAT_INTR_DEFAULT       0

/* THD_INTR2B :: CPU_STATUS :: RS_CERC_SAT_INTR [06:06] */
#define BCHP_THD_INTR2B_CPU_STATUS_RS_CERC_SAT_INTR_MASK           0x00000040
#define BCHP_THD_INTR2B_CPU_STATUS_RS_CERC_SAT_INTR_SHIFT          6
#define BCHP_THD_INTR2B_CPU_STATUS_RS_CERC_SAT_INTR_DEFAULT        0

/* THD_INTR2B :: CPU_STATUS :: RS_SYNC_LOSS_C_INTR [05:05] */
#define BCHP_THD_INTR2B_CPU_STATUS_RS_SYNC_LOSS_C_INTR_MASK        0x00000020
#define BCHP_THD_INTR2B_CPU_STATUS_RS_SYNC_LOSS_C_INTR_SHIFT       5
#define BCHP_THD_INTR2B_CPU_STATUS_RS_SYNC_LOSS_C_INTR_DEFAULT     0

/* THD_INTR2B :: CPU_STATUS :: RS_SYNC_C_INTR [04:04] */
#define BCHP_THD_INTR2B_CPU_STATUS_RS_SYNC_C_INTR_MASK             0x00000010
#define BCHP_THD_INTR2B_CPU_STATUS_RS_SYNC_C_INTR_SHIFT            4
#define BCHP_THD_INTR2B_CPU_STATUS_RS_SYNC_C_INTR_DEFAULT          0

/* THD_INTR2B :: CPU_STATUS :: RS_SYNC_LOSS_B_INTR [03:03] */
#define BCHP_THD_INTR2B_CPU_STATUS_RS_SYNC_LOSS_B_INTR_MASK        0x00000008
#define BCHP_THD_INTR2B_CPU_STATUS_RS_SYNC_LOSS_B_INTR_SHIFT       3
#define BCHP_THD_INTR2B_CPU_STATUS_RS_SYNC_LOSS_B_INTR_DEFAULT     0

/* THD_INTR2B :: CPU_STATUS :: RS_SYNC_B_INTR [02:02] */
#define BCHP_THD_INTR2B_CPU_STATUS_RS_SYNC_B_INTR_MASK             0x00000004
#define BCHP_THD_INTR2B_CPU_STATUS_RS_SYNC_B_INTR_SHIFT            2
#define BCHP_THD_INTR2B_CPU_STATUS_RS_SYNC_B_INTR_DEFAULT          0

/* THD_INTR2B :: CPU_STATUS :: RS_SYNC_LOSS_INTR [01:01] */
#define BCHP_THD_INTR2B_CPU_STATUS_RS_SYNC_LOSS_INTR_MASK          0x00000002
#define BCHP_THD_INTR2B_CPU_STATUS_RS_SYNC_LOSS_INTR_SHIFT         1
#define BCHP_THD_INTR2B_CPU_STATUS_RS_SYNC_LOSS_INTR_DEFAULT       0

/* THD_INTR2B :: CPU_STATUS :: RS_SYNC_INTR [00:00] */
#define BCHP_THD_INTR2B_CPU_STATUS_RS_SYNC_INTR_MASK               0x00000001
#define BCHP_THD_INTR2B_CPU_STATUS_RS_SYNC_INTR_SHIFT              0
#define BCHP_THD_INTR2B_CPU_STATUS_RS_SYNC_INTR_DEFAULT            0

/***************************************************************************
 *CPU_SET - CPU interrupt Set Register
 ***************************************************************************/
/* THD_INTR2B :: CPU_SET :: reserved0 [31:18] */
#define BCHP_THD_INTR2B_CPU_SET_reserved0_MASK                     0xfffc0000
#define BCHP_THD_INTR2B_CPU_SET_reserved0_SHIFT                    18

/* THD_INTR2B :: CPU_SET :: RS_UBERC_C_SAT_INTR [17:17] */
#define BCHP_THD_INTR2B_CPU_SET_RS_UBERC_C_SAT_INTR_MASK           0x00020000
#define BCHP_THD_INTR2B_CPU_SET_RS_UBERC_C_SAT_INTR_SHIFT          17
#define BCHP_THD_INTR2B_CPU_SET_RS_UBERC_C_SAT_INTR_DEFAULT        0

/* THD_INTR2B :: CPU_SET :: RS_CBERC_C_SAT_INTR [16:16] */
#define BCHP_THD_INTR2B_CPU_SET_RS_CBERC_C_SAT_INTR_MASK           0x00010000
#define BCHP_THD_INTR2B_CPU_SET_RS_CBERC_C_SAT_INTR_SHIFT          16
#define BCHP_THD_INTR2B_CPU_SET_RS_CBERC_C_SAT_INTR_DEFAULT        0

/* THD_INTR2B :: CPU_SET :: RS_NBERC_C_SAT_INTR [15:15] */
#define BCHP_THD_INTR2B_CPU_SET_RS_NBERC_C_SAT_INTR_MASK           0x00008000
#define BCHP_THD_INTR2B_CPU_SET_RS_NBERC_C_SAT_INTR_SHIFT          15
#define BCHP_THD_INTR2B_CPU_SET_RS_NBERC_C_SAT_INTR_DEFAULT        0

/* THD_INTR2B :: CPU_SET :: RS_CERC_C_SAT_INTR [14:14] */
#define BCHP_THD_INTR2B_CPU_SET_RS_CERC_C_SAT_INTR_MASK            0x00004000
#define BCHP_THD_INTR2B_CPU_SET_RS_CERC_C_SAT_INTR_SHIFT           14
#define BCHP_THD_INTR2B_CPU_SET_RS_CERC_C_SAT_INTR_DEFAULT         0

/* THD_INTR2B :: CPU_SET :: RS_UBERC_B_SAT_INTR [13:13] */
#define BCHP_THD_INTR2B_CPU_SET_RS_UBERC_B_SAT_INTR_MASK           0x00002000
#define BCHP_THD_INTR2B_CPU_SET_RS_UBERC_B_SAT_INTR_SHIFT          13
#define BCHP_THD_INTR2B_CPU_SET_RS_UBERC_B_SAT_INTR_DEFAULT        0

/* THD_INTR2B :: CPU_SET :: RS_CBERC_B_SAT_INTR [12:12] */
#define BCHP_THD_INTR2B_CPU_SET_RS_CBERC_B_SAT_INTR_MASK           0x00001000
#define BCHP_THD_INTR2B_CPU_SET_RS_CBERC_B_SAT_INTR_SHIFT          12
#define BCHP_THD_INTR2B_CPU_SET_RS_CBERC_B_SAT_INTR_DEFAULT        0

/* THD_INTR2B :: CPU_SET :: RS_NBERC_B_SAT_INTR [11:11] */
#define BCHP_THD_INTR2B_CPU_SET_RS_NBERC_B_SAT_INTR_MASK           0x00000800
#define BCHP_THD_INTR2B_CPU_SET_RS_NBERC_B_SAT_INTR_SHIFT          11
#define BCHP_THD_INTR2B_CPU_SET_RS_NBERC_B_SAT_INTR_DEFAULT        0

/* THD_INTR2B :: CPU_SET :: RS_CERC_B_SAT_INTR [10:10] */
#define BCHP_THD_INTR2B_CPU_SET_RS_CERC_B_SAT_INTR_MASK            0x00000400
#define BCHP_THD_INTR2B_CPU_SET_RS_CERC_B_SAT_INTR_SHIFT           10
#define BCHP_THD_INTR2B_CPU_SET_RS_CERC_B_SAT_INTR_DEFAULT         0

/* THD_INTR2B :: CPU_SET :: RS_UBERC_SAT_INTR [09:09] */
#define BCHP_THD_INTR2B_CPU_SET_RS_UBERC_SAT_INTR_MASK             0x00000200
#define BCHP_THD_INTR2B_CPU_SET_RS_UBERC_SAT_INTR_SHIFT            9
#define BCHP_THD_INTR2B_CPU_SET_RS_UBERC_SAT_INTR_DEFAULT          0

/* THD_INTR2B :: CPU_SET :: RS_CBERC_SAT_INTR [08:08] */
#define BCHP_THD_INTR2B_CPU_SET_RS_CBERC_SAT_INTR_MASK             0x00000100
#define BCHP_THD_INTR2B_CPU_SET_RS_CBERC_SAT_INTR_SHIFT            8
#define BCHP_THD_INTR2B_CPU_SET_RS_CBERC_SAT_INTR_DEFAULT          0

/* THD_INTR2B :: CPU_SET :: RS_NBERC_SAT_INTR [07:07] */
#define BCHP_THD_INTR2B_CPU_SET_RS_NBERC_SAT_INTR_MASK             0x00000080
#define BCHP_THD_INTR2B_CPU_SET_RS_NBERC_SAT_INTR_SHIFT            7
#define BCHP_THD_INTR2B_CPU_SET_RS_NBERC_SAT_INTR_DEFAULT          0

/* THD_INTR2B :: CPU_SET :: RS_CERC_SAT_INTR [06:06] */
#define BCHP_THD_INTR2B_CPU_SET_RS_CERC_SAT_INTR_MASK              0x00000040
#define BCHP_THD_INTR2B_CPU_SET_RS_CERC_SAT_INTR_SHIFT             6
#define BCHP_THD_INTR2B_CPU_SET_RS_CERC_SAT_INTR_DEFAULT           0

/* THD_INTR2B :: CPU_SET :: RS_SYNC_LOSS_C_INTR [05:05] */
#define BCHP_THD_INTR2B_CPU_SET_RS_SYNC_LOSS_C_INTR_MASK           0x00000020
#define BCHP_THD_INTR2B_CPU_SET_RS_SYNC_LOSS_C_INTR_SHIFT          5
#define BCHP_THD_INTR2B_CPU_SET_RS_SYNC_LOSS_C_INTR_DEFAULT        0

/* THD_INTR2B :: CPU_SET :: RS_SYNC_C_INTR [04:04] */
#define BCHP_THD_INTR2B_CPU_SET_RS_SYNC_C_INTR_MASK                0x00000010
#define BCHP_THD_INTR2B_CPU_SET_RS_SYNC_C_INTR_SHIFT               4
#define BCHP_THD_INTR2B_CPU_SET_RS_SYNC_C_INTR_DEFAULT             0

/* THD_INTR2B :: CPU_SET :: RS_SYNC_LOSS_B_INTR [03:03] */
#define BCHP_THD_INTR2B_CPU_SET_RS_SYNC_LOSS_B_INTR_MASK           0x00000008
#define BCHP_THD_INTR2B_CPU_SET_RS_SYNC_LOSS_B_INTR_SHIFT          3
#define BCHP_THD_INTR2B_CPU_SET_RS_SYNC_LOSS_B_INTR_DEFAULT        0

/* THD_INTR2B :: CPU_SET :: RS_SYNC_B_INTR [02:02] */
#define BCHP_THD_INTR2B_CPU_SET_RS_SYNC_B_INTR_MASK                0x00000004
#define BCHP_THD_INTR2B_CPU_SET_RS_SYNC_B_INTR_SHIFT               2
#define BCHP_THD_INTR2B_CPU_SET_RS_SYNC_B_INTR_DEFAULT             0

/* THD_INTR2B :: CPU_SET :: RS_SYNC_LOSS_INTR [01:01] */
#define BCHP_THD_INTR2B_CPU_SET_RS_SYNC_LOSS_INTR_MASK             0x00000002
#define BCHP_THD_INTR2B_CPU_SET_RS_SYNC_LOSS_INTR_SHIFT            1
#define BCHP_THD_INTR2B_CPU_SET_RS_SYNC_LOSS_INTR_DEFAULT          0

/* THD_INTR2B :: CPU_SET :: RS_SYNC_INTR [00:00] */
#define BCHP_THD_INTR2B_CPU_SET_RS_SYNC_INTR_MASK                  0x00000001
#define BCHP_THD_INTR2B_CPU_SET_RS_SYNC_INTR_SHIFT                 0
#define BCHP_THD_INTR2B_CPU_SET_RS_SYNC_INTR_DEFAULT               0

/***************************************************************************
 *CPU_CLEAR - CPU interrupt Clear Register
 ***************************************************************************/
/* THD_INTR2B :: CPU_CLEAR :: reserved0 [31:18] */
#define BCHP_THD_INTR2B_CPU_CLEAR_reserved0_MASK                   0xfffc0000
#define BCHP_THD_INTR2B_CPU_CLEAR_reserved0_SHIFT                  18

/* THD_INTR2B :: CPU_CLEAR :: RS_UBERC_C_SAT_INTR [17:17] */
#define BCHP_THD_INTR2B_CPU_CLEAR_RS_UBERC_C_SAT_INTR_MASK         0x00020000
#define BCHP_THD_INTR2B_CPU_CLEAR_RS_UBERC_C_SAT_INTR_SHIFT        17
#define BCHP_THD_INTR2B_CPU_CLEAR_RS_UBERC_C_SAT_INTR_DEFAULT      0

/* THD_INTR2B :: CPU_CLEAR :: RS_CBERC_C_SAT_INTR [16:16] */
#define BCHP_THD_INTR2B_CPU_CLEAR_RS_CBERC_C_SAT_INTR_MASK         0x00010000
#define BCHP_THD_INTR2B_CPU_CLEAR_RS_CBERC_C_SAT_INTR_SHIFT        16
#define BCHP_THD_INTR2B_CPU_CLEAR_RS_CBERC_C_SAT_INTR_DEFAULT      0

/* THD_INTR2B :: CPU_CLEAR :: RS_NBERC_C_SAT_INTR [15:15] */
#define BCHP_THD_INTR2B_CPU_CLEAR_RS_NBERC_C_SAT_INTR_MASK         0x00008000
#define BCHP_THD_INTR2B_CPU_CLEAR_RS_NBERC_C_SAT_INTR_SHIFT        15
#define BCHP_THD_INTR2B_CPU_CLEAR_RS_NBERC_C_SAT_INTR_DEFAULT      0

/* THD_INTR2B :: CPU_CLEAR :: RS_CERC_C_SAT_INTR [14:14] */
#define BCHP_THD_INTR2B_CPU_CLEAR_RS_CERC_C_SAT_INTR_MASK          0x00004000
#define BCHP_THD_INTR2B_CPU_CLEAR_RS_CERC_C_SAT_INTR_SHIFT         14
#define BCHP_THD_INTR2B_CPU_CLEAR_RS_CERC_C_SAT_INTR_DEFAULT       0

/* THD_INTR2B :: CPU_CLEAR :: RS_UBERC_B_SAT_INTR [13:13] */
#define BCHP_THD_INTR2B_CPU_CLEAR_RS_UBERC_B_SAT_INTR_MASK         0x00002000
#define BCHP_THD_INTR2B_CPU_CLEAR_RS_UBERC_B_SAT_INTR_SHIFT        13
#define BCHP_THD_INTR2B_CPU_CLEAR_RS_UBERC_B_SAT_INTR_DEFAULT      0

/* THD_INTR2B :: CPU_CLEAR :: RS_CBERC_B_SAT_INTR [12:12] */
#define BCHP_THD_INTR2B_CPU_CLEAR_RS_CBERC_B_SAT_INTR_MASK         0x00001000
#define BCHP_THD_INTR2B_CPU_CLEAR_RS_CBERC_B_SAT_INTR_SHIFT        12
#define BCHP_THD_INTR2B_CPU_CLEAR_RS_CBERC_B_SAT_INTR_DEFAULT      0

/* THD_INTR2B :: CPU_CLEAR :: RS_NBERC_B_SAT_INTR [11:11] */
#define BCHP_THD_INTR2B_CPU_CLEAR_RS_NBERC_B_SAT_INTR_MASK         0x00000800
#define BCHP_THD_INTR2B_CPU_CLEAR_RS_NBERC_B_SAT_INTR_SHIFT        11
#define BCHP_THD_INTR2B_CPU_CLEAR_RS_NBERC_B_SAT_INTR_DEFAULT      0

/* THD_INTR2B :: CPU_CLEAR :: RS_CERC_B_SAT_INTR [10:10] */
#define BCHP_THD_INTR2B_CPU_CLEAR_RS_CERC_B_SAT_INTR_MASK          0x00000400
#define BCHP_THD_INTR2B_CPU_CLEAR_RS_CERC_B_SAT_INTR_SHIFT         10
#define BCHP_THD_INTR2B_CPU_CLEAR_RS_CERC_B_SAT_INTR_DEFAULT       0

/* THD_INTR2B :: CPU_CLEAR :: RS_UBERC_SAT_INTR [09:09] */
#define BCHP_THD_INTR2B_CPU_CLEAR_RS_UBERC_SAT_INTR_MASK           0x00000200
#define BCHP_THD_INTR2B_CPU_CLEAR_RS_UBERC_SAT_INTR_SHIFT          9
#define BCHP_THD_INTR2B_CPU_CLEAR_RS_UBERC_SAT_INTR_DEFAULT        0

/* THD_INTR2B :: CPU_CLEAR :: RS_CBERC_SAT_INTR [08:08] */
#define BCHP_THD_INTR2B_CPU_CLEAR_RS_CBERC_SAT_INTR_MASK           0x00000100
#define BCHP_THD_INTR2B_CPU_CLEAR_RS_CBERC_SAT_INTR_SHIFT          8
#define BCHP_THD_INTR2B_CPU_CLEAR_RS_CBERC_SAT_INTR_DEFAULT        0

/* THD_INTR2B :: CPU_CLEAR :: RS_NBERC_SAT_INTR [07:07] */
#define BCHP_THD_INTR2B_CPU_CLEAR_RS_NBERC_SAT_INTR_MASK           0x00000080
#define BCHP_THD_INTR2B_CPU_CLEAR_RS_NBERC_SAT_INTR_SHIFT          7
#define BCHP_THD_INTR2B_CPU_CLEAR_RS_NBERC_SAT_INTR_DEFAULT        0

/* THD_INTR2B :: CPU_CLEAR :: RS_CERC_SAT_INTR [06:06] */
#define BCHP_THD_INTR2B_CPU_CLEAR_RS_CERC_SAT_INTR_MASK            0x00000040
#define BCHP_THD_INTR2B_CPU_CLEAR_RS_CERC_SAT_INTR_SHIFT           6
#define BCHP_THD_INTR2B_CPU_CLEAR_RS_CERC_SAT_INTR_DEFAULT         0

/* THD_INTR2B :: CPU_CLEAR :: RS_SYNC_LOSS_C_INTR [05:05] */
#define BCHP_THD_INTR2B_CPU_CLEAR_RS_SYNC_LOSS_C_INTR_MASK         0x00000020
#define BCHP_THD_INTR2B_CPU_CLEAR_RS_SYNC_LOSS_C_INTR_SHIFT        5
#define BCHP_THD_INTR2B_CPU_CLEAR_RS_SYNC_LOSS_C_INTR_DEFAULT      0

/* THD_INTR2B :: CPU_CLEAR :: RS_SYNC_C_INTR [04:04] */
#define BCHP_THD_INTR2B_CPU_CLEAR_RS_SYNC_C_INTR_MASK              0x00000010
#define BCHP_THD_INTR2B_CPU_CLEAR_RS_SYNC_C_INTR_SHIFT             4
#define BCHP_THD_INTR2B_CPU_CLEAR_RS_SYNC_C_INTR_DEFAULT           0

/* THD_INTR2B :: CPU_CLEAR :: RS_SYNC_LOSS_B_INTR [03:03] */
#define BCHP_THD_INTR2B_CPU_CLEAR_RS_SYNC_LOSS_B_INTR_MASK         0x00000008
#define BCHP_THD_INTR2B_CPU_CLEAR_RS_SYNC_LOSS_B_INTR_SHIFT        3
#define BCHP_THD_INTR2B_CPU_CLEAR_RS_SYNC_LOSS_B_INTR_DEFAULT      0

/* THD_INTR2B :: CPU_CLEAR :: RS_SYNC_B_INTR [02:02] */
#define BCHP_THD_INTR2B_CPU_CLEAR_RS_SYNC_B_INTR_MASK              0x00000004
#define BCHP_THD_INTR2B_CPU_CLEAR_RS_SYNC_B_INTR_SHIFT             2
#define BCHP_THD_INTR2B_CPU_CLEAR_RS_SYNC_B_INTR_DEFAULT           0

/* THD_INTR2B :: CPU_CLEAR :: RS_SYNC_LOSS_INTR [01:01] */
#define BCHP_THD_INTR2B_CPU_CLEAR_RS_SYNC_LOSS_INTR_MASK           0x00000002
#define BCHP_THD_INTR2B_CPU_CLEAR_RS_SYNC_LOSS_INTR_SHIFT          1
#define BCHP_THD_INTR2B_CPU_CLEAR_RS_SYNC_LOSS_INTR_DEFAULT        0

/* THD_INTR2B :: CPU_CLEAR :: RS_SYNC_INTR [00:00] */
#define BCHP_THD_INTR2B_CPU_CLEAR_RS_SYNC_INTR_MASK                0x00000001
#define BCHP_THD_INTR2B_CPU_CLEAR_RS_SYNC_INTR_SHIFT               0
#define BCHP_THD_INTR2B_CPU_CLEAR_RS_SYNC_INTR_DEFAULT             0

/***************************************************************************
 *CPU_MASK_STATUS - CPU interrupt Mask Status Register
 ***************************************************************************/
/* THD_INTR2B :: CPU_MASK_STATUS :: reserved0 [31:18] */
#define BCHP_THD_INTR2B_CPU_MASK_STATUS_reserved0_MASK             0xfffc0000
#define BCHP_THD_INTR2B_CPU_MASK_STATUS_reserved0_SHIFT            18

/* THD_INTR2B :: CPU_MASK_STATUS :: RS_UBERC_C_SAT_INTR [17:17] */
#define BCHP_THD_INTR2B_CPU_MASK_STATUS_RS_UBERC_C_SAT_INTR_MASK   0x00020000
#define BCHP_THD_INTR2B_CPU_MASK_STATUS_RS_UBERC_C_SAT_INTR_SHIFT  17
#define BCHP_THD_INTR2B_CPU_MASK_STATUS_RS_UBERC_C_SAT_INTR_DEFAULT 1

/* THD_INTR2B :: CPU_MASK_STATUS :: RS_CBERC_C_SAT_INTR [16:16] */
#define BCHP_THD_INTR2B_CPU_MASK_STATUS_RS_CBERC_C_SAT_INTR_MASK   0x00010000
#define BCHP_THD_INTR2B_CPU_MASK_STATUS_RS_CBERC_C_SAT_INTR_SHIFT  16
#define BCHP_THD_INTR2B_CPU_MASK_STATUS_RS_CBERC_C_SAT_INTR_DEFAULT 1

/* THD_INTR2B :: CPU_MASK_STATUS :: RS_NBERC_C_SAT_INTR [15:15] */
#define BCHP_THD_INTR2B_CPU_MASK_STATUS_RS_NBERC_C_SAT_INTR_MASK   0x00008000
#define BCHP_THD_INTR2B_CPU_MASK_STATUS_RS_NBERC_C_SAT_INTR_SHIFT  15
#define BCHP_THD_INTR2B_CPU_MASK_STATUS_RS_NBERC_C_SAT_INTR_DEFAULT 1

/* THD_INTR2B :: CPU_MASK_STATUS :: RS_CERC_C_SAT_INTR [14:14] */
#define BCHP_THD_INTR2B_CPU_MASK_STATUS_RS_CERC_C_SAT_INTR_MASK    0x00004000
#define BCHP_THD_INTR2B_CPU_MASK_STATUS_RS_CERC_C_SAT_INTR_SHIFT   14
#define BCHP_THD_INTR2B_CPU_MASK_STATUS_RS_CERC_C_SAT_INTR_DEFAULT 1

/* THD_INTR2B :: CPU_MASK_STATUS :: RS_UBERC_B_SAT_INTR [13:13] */
#define BCHP_THD_INTR2B_CPU_MASK_STATUS_RS_UBERC_B_SAT_INTR_MASK   0x00002000
#define BCHP_THD_INTR2B_CPU_MASK_STATUS_RS_UBERC_B_SAT_INTR_SHIFT  13
#define BCHP_THD_INTR2B_CPU_MASK_STATUS_RS_UBERC_B_SAT_INTR_DEFAULT 1

/* THD_INTR2B :: CPU_MASK_STATUS :: RS_CBERC_B_SAT_INTR [12:12] */
#define BCHP_THD_INTR2B_CPU_MASK_STATUS_RS_CBERC_B_SAT_INTR_MASK   0x00001000
#define BCHP_THD_INTR2B_CPU_MASK_STATUS_RS_CBERC_B_SAT_INTR_SHIFT  12
#define BCHP_THD_INTR2B_CPU_MASK_STATUS_RS_CBERC_B_SAT_INTR_DEFAULT 1

/* THD_INTR2B :: CPU_MASK_STATUS :: RS_NBERC_B_SAT_INTR [11:11] */
#define BCHP_THD_INTR2B_CPU_MASK_STATUS_RS_NBERC_B_SAT_INTR_MASK   0x00000800
#define BCHP_THD_INTR2B_CPU_MASK_STATUS_RS_NBERC_B_SAT_INTR_SHIFT  11
#define BCHP_THD_INTR2B_CPU_MASK_STATUS_RS_NBERC_B_SAT_INTR_DEFAULT 1

/* THD_INTR2B :: CPU_MASK_STATUS :: RS_CERC_B_SAT_INTR [10:10] */
#define BCHP_THD_INTR2B_CPU_MASK_STATUS_RS_CERC_B_SAT_INTR_MASK    0x00000400
#define BCHP_THD_INTR2B_CPU_MASK_STATUS_RS_CERC_B_SAT_INTR_SHIFT   10
#define BCHP_THD_INTR2B_CPU_MASK_STATUS_RS_CERC_B_SAT_INTR_DEFAULT 1

/* THD_INTR2B :: CPU_MASK_STATUS :: RS_UBERC_SAT_INTR [09:09] */
#define BCHP_THD_INTR2B_CPU_MASK_STATUS_RS_UBERC_SAT_INTR_MASK     0x00000200
#define BCHP_THD_INTR2B_CPU_MASK_STATUS_RS_UBERC_SAT_INTR_SHIFT    9
#define BCHP_THD_INTR2B_CPU_MASK_STATUS_RS_UBERC_SAT_INTR_DEFAULT  1

/* THD_INTR2B :: CPU_MASK_STATUS :: RS_CBERC_SAT_INTR [08:08] */
#define BCHP_THD_INTR2B_CPU_MASK_STATUS_RS_CBERC_SAT_INTR_MASK     0x00000100
#define BCHP_THD_INTR2B_CPU_MASK_STATUS_RS_CBERC_SAT_INTR_SHIFT    8
#define BCHP_THD_INTR2B_CPU_MASK_STATUS_RS_CBERC_SAT_INTR_DEFAULT  1

/* THD_INTR2B :: CPU_MASK_STATUS :: RS_NBERC_SAT_INTR [07:07] */
#define BCHP_THD_INTR2B_CPU_MASK_STATUS_RS_NBERC_SAT_INTR_MASK     0x00000080
#define BCHP_THD_INTR2B_CPU_MASK_STATUS_RS_NBERC_SAT_INTR_SHIFT    7
#define BCHP_THD_INTR2B_CPU_MASK_STATUS_RS_NBERC_SAT_INTR_DEFAULT  1

/* THD_INTR2B :: CPU_MASK_STATUS :: RS_CERC_SAT_INTR [06:06] */
#define BCHP_THD_INTR2B_CPU_MASK_STATUS_RS_CERC_SAT_INTR_MASK      0x00000040
#define BCHP_THD_INTR2B_CPU_MASK_STATUS_RS_CERC_SAT_INTR_SHIFT     6
#define BCHP_THD_INTR2B_CPU_MASK_STATUS_RS_CERC_SAT_INTR_DEFAULT   1

/* THD_INTR2B :: CPU_MASK_STATUS :: RS_SYNC_LOSS_C_INTR [05:05] */
#define BCHP_THD_INTR2B_CPU_MASK_STATUS_RS_SYNC_LOSS_C_INTR_MASK   0x00000020
#define BCHP_THD_INTR2B_CPU_MASK_STATUS_RS_SYNC_LOSS_C_INTR_SHIFT  5
#define BCHP_THD_INTR2B_CPU_MASK_STATUS_RS_SYNC_LOSS_C_INTR_DEFAULT 1

/* THD_INTR2B :: CPU_MASK_STATUS :: RS_SYNC_C_INTR [04:04] */
#define BCHP_THD_INTR2B_CPU_MASK_STATUS_RS_SYNC_C_INTR_MASK        0x00000010
#define BCHP_THD_INTR2B_CPU_MASK_STATUS_RS_SYNC_C_INTR_SHIFT       4
#define BCHP_THD_INTR2B_CPU_MASK_STATUS_RS_SYNC_C_INTR_DEFAULT     1

/* THD_INTR2B :: CPU_MASK_STATUS :: RS_SYNC_LOSS_B_INTR [03:03] */
#define BCHP_THD_INTR2B_CPU_MASK_STATUS_RS_SYNC_LOSS_B_INTR_MASK   0x00000008
#define BCHP_THD_INTR2B_CPU_MASK_STATUS_RS_SYNC_LOSS_B_INTR_SHIFT  3
#define BCHP_THD_INTR2B_CPU_MASK_STATUS_RS_SYNC_LOSS_B_INTR_DEFAULT 1

/* THD_INTR2B :: CPU_MASK_STATUS :: RS_SYNC_B_INTR [02:02] */
#define BCHP_THD_INTR2B_CPU_MASK_STATUS_RS_SYNC_B_INTR_MASK        0x00000004
#define BCHP_THD_INTR2B_CPU_MASK_STATUS_RS_SYNC_B_INTR_SHIFT       2
#define BCHP_THD_INTR2B_CPU_MASK_STATUS_RS_SYNC_B_INTR_DEFAULT     1

/* THD_INTR2B :: CPU_MASK_STATUS :: RS_SYNC_LOSS_INTR [01:01] */
#define BCHP_THD_INTR2B_CPU_MASK_STATUS_RS_SYNC_LOSS_INTR_MASK     0x00000002
#define BCHP_THD_INTR2B_CPU_MASK_STATUS_RS_SYNC_LOSS_INTR_SHIFT    1
#define BCHP_THD_INTR2B_CPU_MASK_STATUS_RS_SYNC_LOSS_INTR_DEFAULT  1

/* THD_INTR2B :: CPU_MASK_STATUS :: RS_SYNC_INTR [00:00] */
#define BCHP_THD_INTR2B_CPU_MASK_STATUS_RS_SYNC_INTR_MASK          0x00000001
#define BCHP_THD_INTR2B_CPU_MASK_STATUS_RS_SYNC_INTR_SHIFT         0
#define BCHP_THD_INTR2B_CPU_MASK_STATUS_RS_SYNC_INTR_DEFAULT       1

/***************************************************************************
 *CPU_MASK_SET - CPU interrupt Mask Set Register
 ***************************************************************************/
/* THD_INTR2B :: CPU_MASK_SET :: reserved0 [31:18] */
#define BCHP_THD_INTR2B_CPU_MASK_SET_reserved0_MASK                0xfffc0000
#define BCHP_THD_INTR2B_CPU_MASK_SET_reserved0_SHIFT               18

/* THD_INTR2B :: CPU_MASK_SET :: RS_UBERC_C_SAT_INTR [17:17] */
#define BCHP_THD_INTR2B_CPU_MASK_SET_RS_UBERC_C_SAT_INTR_MASK      0x00020000
#define BCHP_THD_INTR2B_CPU_MASK_SET_RS_UBERC_C_SAT_INTR_SHIFT     17
#define BCHP_THD_INTR2B_CPU_MASK_SET_RS_UBERC_C_SAT_INTR_DEFAULT   1

/* THD_INTR2B :: CPU_MASK_SET :: RS_CBERC_C_SAT_INTR [16:16] */
#define BCHP_THD_INTR2B_CPU_MASK_SET_RS_CBERC_C_SAT_INTR_MASK      0x00010000
#define BCHP_THD_INTR2B_CPU_MASK_SET_RS_CBERC_C_SAT_INTR_SHIFT     16
#define BCHP_THD_INTR2B_CPU_MASK_SET_RS_CBERC_C_SAT_INTR_DEFAULT   1

/* THD_INTR2B :: CPU_MASK_SET :: RS_NBERC_C_SAT_INTR [15:15] */
#define BCHP_THD_INTR2B_CPU_MASK_SET_RS_NBERC_C_SAT_INTR_MASK      0x00008000
#define BCHP_THD_INTR2B_CPU_MASK_SET_RS_NBERC_C_SAT_INTR_SHIFT     15
#define BCHP_THD_INTR2B_CPU_MASK_SET_RS_NBERC_C_SAT_INTR_DEFAULT   1

/* THD_INTR2B :: CPU_MASK_SET :: RS_CERC_C_SAT_INTR [14:14] */
#define BCHP_THD_INTR2B_CPU_MASK_SET_RS_CERC_C_SAT_INTR_MASK       0x00004000
#define BCHP_THD_INTR2B_CPU_MASK_SET_RS_CERC_C_SAT_INTR_SHIFT      14
#define BCHP_THD_INTR2B_CPU_MASK_SET_RS_CERC_C_SAT_INTR_DEFAULT    1

/* THD_INTR2B :: CPU_MASK_SET :: RS_UBERC_B_SAT_INTR [13:13] */
#define BCHP_THD_INTR2B_CPU_MASK_SET_RS_UBERC_B_SAT_INTR_MASK      0x00002000
#define BCHP_THD_INTR2B_CPU_MASK_SET_RS_UBERC_B_SAT_INTR_SHIFT     13
#define BCHP_THD_INTR2B_CPU_MASK_SET_RS_UBERC_B_SAT_INTR_DEFAULT   1

/* THD_INTR2B :: CPU_MASK_SET :: RS_CBERC_B_SAT_INTR [12:12] */
#define BCHP_THD_INTR2B_CPU_MASK_SET_RS_CBERC_B_SAT_INTR_MASK      0x00001000
#define BCHP_THD_INTR2B_CPU_MASK_SET_RS_CBERC_B_SAT_INTR_SHIFT     12
#define BCHP_THD_INTR2B_CPU_MASK_SET_RS_CBERC_B_SAT_INTR_DEFAULT   1

/* THD_INTR2B :: CPU_MASK_SET :: RS_NBERC_B_SAT_INTR [11:11] */
#define BCHP_THD_INTR2B_CPU_MASK_SET_RS_NBERC_B_SAT_INTR_MASK      0x00000800
#define BCHP_THD_INTR2B_CPU_MASK_SET_RS_NBERC_B_SAT_INTR_SHIFT     11
#define BCHP_THD_INTR2B_CPU_MASK_SET_RS_NBERC_B_SAT_INTR_DEFAULT   1

/* THD_INTR2B :: CPU_MASK_SET :: RS_CERC_B_SAT_INTR [10:10] */
#define BCHP_THD_INTR2B_CPU_MASK_SET_RS_CERC_B_SAT_INTR_MASK       0x00000400
#define BCHP_THD_INTR2B_CPU_MASK_SET_RS_CERC_B_SAT_INTR_SHIFT      10
#define BCHP_THD_INTR2B_CPU_MASK_SET_RS_CERC_B_SAT_INTR_DEFAULT    1

/* THD_INTR2B :: CPU_MASK_SET :: RS_UBERC_SAT_INTR [09:09] */
#define BCHP_THD_INTR2B_CPU_MASK_SET_RS_UBERC_SAT_INTR_MASK        0x00000200
#define BCHP_THD_INTR2B_CPU_MASK_SET_RS_UBERC_SAT_INTR_SHIFT       9
#define BCHP_THD_INTR2B_CPU_MASK_SET_RS_UBERC_SAT_INTR_DEFAULT     1

/* THD_INTR2B :: CPU_MASK_SET :: RS_CBERC_SAT_INTR [08:08] */
#define BCHP_THD_INTR2B_CPU_MASK_SET_RS_CBERC_SAT_INTR_MASK        0x00000100
#define BCHP_THD_INTR2B_CPU_MASK_SET_RS_CBERC_SAT_INTR_SHIFT       8
#define BCHP_THD_INTR2B_CPU_MASK_SET_RS_CBERC_SAT_INTR_DEFAULT     1

/* THD_INTR2B :: CPU_MASK_SET :: RS_NBERC_SAT_INTR [07:07] */
#define BCHP_THD_INTR2B_CPU_MASK_SET_RS_NBERC_SAT_INTR_MASK        0x00000080
#define BCHP_THD_INTR2B_CPU_MASK_SET_RS_NBERC_SAT_INTR_SHIFT       7
#define BCHP_THD_INTR2B_CPU_MASK_SET_RS_NBERC_SAT_INTR_DEFAULT     1

/* THD_INTR2B :: CPU_MASK_SET :: RS_CERC_SAT_INTR [06:06] */
#define BCHP_THD_INTR2B_CPU_MASK_SET_RS_CERC_SAT_INTR_MASK         0x00000040
#define BCHP_THD_INTR2B_CPU_MASK_SET_RS_CERC_SAT_INTR_SHIFT        6
#define BCHP_THD_INTR2B_CPU_MASK_SET_RS_CERC_SAT_INTR_DEFAULT      1

/* THD_INTR2B :: CPU_MASK_SET :: RS_SYNC_LOSS_C_INTR [05:05] */
#define BCHP_THD_INTR2B_CPU_MASK_SET_RS_SYNC_LOSS_C_INTR_MASK      0x00000020
#define BCHP_THD_INTR2B_CPU_MASK_SET_RS_SYNC_LOSS_C_INTR_SHIFT     5
#define BCHP_THD_INTR2B_CPU_MASK_SET_RS_SYNC_LOSS_C_INTR_DEFAULT   1

/* THD_INTR2B :: CPU_MASK_SET :: RS_SYNC_C_INTR [04:04] */
#define BCHP_THD_INTR2B_CPU_MASK_SET_RS_SYNC_C_INTR_MASK           0x00000010
#define BCHP_THD_INTR2B_CPU_MASK_SET_RS_SYNC_C_INTR_SHIFT          4
#define BCHP_THD_INTR2B_CPU_MASK_SET_RS_SYNC_C_INTR_DEFAULT        1

/* THD_INTR2B :: CPU_MASK_SET :: RS_SYNC_LOSS_B_INTR [03:03] */
#define BCHP_THD_INTR2B_CPU_MASK_SET_RS_SYNC_LOSS_B_INTR_MASK      0x00000008
#define BCHP_THD_INTR2B_CPU_MASK_SET_RS_SYNC_LOSS_B_INTR_SHIFT     3
#define BCHP_THD_INTR2B_CPU_MASK_SET_RS_SYNC_LOSS_B_INTR_DEFAULT   1

/* THD_INTR2B :: CPU_MASK_SET :: RS_SYNC_B_INTR [02:02] */
#define BCHP_THD_INTR2B_CPU_MASK_SET_RS_SYNC_B_INTR_MASK           0x00000004
#define BCHP_THD_INTR2B_CPU_MASK_SET_RS_SYNC_B_INTR_SHIFT          2
#define BCHP_THD_INTR2B_CPU_MASK_SET_RS_SYNC_B_INTR_DEFAULT        1

/* THD_INTR2B :: CPU_MASK_SET :: RS_SYNC_LOSS_INTR [01:01] */
#define BCHP_THD_INTR2B_CPU_MASK_SET_RS_SYNC_LOSS_INTR_MASK        0x00000002
#define BCHP_THD_INTR2B_CPU_MASK_SET_RS_SYNC_LOSS_INTR_SHIFT       1
#define BCHP_THD_INTR2B_CPU_MASK_SET_RS_SYNC_LOSS_INTR_DEFAULT     1

/* THD_INTR2B :: CPU_MASK_SET :: RS_SYNC_INTR [00:00] */
#define BCHP_THD_INTR2B_CPU_MASK_SET_RS_SYNC_INTR_MASK             0x00000001
#define BCHP_THD_INTR2B_CPU_MASK_SET_RS_SYNC_INTR_SHIFT            0
#define BCHP_THD_INTR2B_CPU_MASK_SET_RS_SYNC_INTR_DEFAULT          1

/***************************************************************************
 *CPU_MASK_CLEAR - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* THD_INTR2B :: CPU_MASK_CLEAR :: reserved0 [31:18] */
#define BCHP_THD_INTR2B_CPU_MASK_CLEAR_reserved0_MASK              0xfffc0000
#define BCHP_THD_INTR2B_CPU_MASK_CLEAR_reserved0_SHIFT             18

/* THD_INTR2B :: CPU_MASK_CLEAR :: RS_UBERC_C_SAT_INTR [17:17] */
#define BCHP_THD_INTR2B_CPU_MASK_CLEAR_RS_UBERC_C_SAT_INTR_MASK    0x00020000
#define BCHP_THD_INTR2B_CPU_MASK_CLEAR_RS_UBERC_C_SAT_INTR_SHIFT   17
#define BCHP_THD_INTR2B_CPU_MASK_CLEAR_RS_UBERC_C_SAT_INTR_DEFAULT 1

/* THD_INTR2B :: CPU_MASK_CLEAR :: RS_CBERC_C_SAT_INTR [16:16] */
#define BCHP_THD_INTR2B_CPU_MASK_CLEAR_RS_CBERC_C_SAT_INTR_MASK    0x00010000
#define BCHP_THD_INTR2B_CPU_MASK_CLEAR_RS_CBERC_C_SAT_INTR_SHIFT   16
#define BCHP_THD_INTR2B_CPU_MASK_CLEAR_RS_CBERC_C_SAT_INTR_DEFAULT 1

/* THD_INTR2B :: CPU_MASK_CLEAR :: RS_NBERC_C_SAT_INTR [15:15] */
#define BCHP_THD_INTR2B_CPU_MASK_CLEAR_RS_NBERC_C_SAT_INTR_MASK    0x00008000
#define BCHP_THD_INTR2B_CPU_MASK_CLEAR_RS_NBERC_C_SAT_INTR_SHIFT   15
#define BCHP_THD_INTR2B_CPU_MASK_CLEAR_RS_NBERC_C_SAT_INTR_DEFAULT 1

/* THD_INTR2B :: CPU_MASK_CLEAR :: RS_CERC_C_SAT_INTR [14:14] */
#define BCHP_THD_INTR2B_CPU_MASK_CLEAR_RS_CERC_C_SAT_INTR_MASK     0x00004000
#define BCHP_THD_INTR2B_CPU_MASK_CLEAR_RS_CERC_C_SAT_INTR_SHIFT    14
#define BCHP_THD_INTR2B_CPU_MASK_CLEAR_RS_CERC_C_SAT_INTR_DEFAULT  1

/* THD_INTR2B :: CPU_MASK_CLEAR :: RS_UBERC_B_SAT_INTR [13:13] */
#define BCHP_THD_INTR2B_CPU_MASK_CLEAR_RS_UBERC_B_SAT_INTR_MASK    0x00002000
#define BCHP_THD_INTR2B_CPU_MASK_CLEAR_RS_UBERC_B_SAT_INTR_SHIFT   13
#define BCHP_THD_INTR2B_CPU_MASK_CLEAR_RS_UBERC_B_SAT_INTR_DEFAULT 1

/* THD_INTR2B :: CPU_MASK_CLEAR :: RS_CBERC_B_SAT_INTR [12:12] */
#define BCHP_THD_INTR2B_CPU_MASK_CLEAR_RS_CBERC_B_SAT_INTR_MASK    0x00001000
#define BCHP_THD_INTR2B_CPU_MASK_CLEAR_RS_CBERC_B_SAT_INTR_SHIFT   12
#define BCHP_THD_INTR2B_CPU_MASK_CLEAR_RS_CBERC_B_SAT_INTR_DEFAULT 1

/* THD_INTR2B :: CPU_MASK_CLEAR :: RS_NBERC_B_SAT_INTR [11:11] */
#define BCHP_THD_INTR2B_CPU_MASK_CLEAR_RS_NBERC_B_SAT_INTR_MASK    0x00000800
#define BCHP_THD_INTR2B_CPU_MASK_CLEAR_RS_NBERC_B_SAT_INTR_SHIFT   11
#define BCHP_THD_INTR2B_CPU_MASK_CLEAR_RS_NBERC_B_SAT_INTR_DEFAULT 1

/* THD_INTR2B :: CPU_MASK_CLEAR :: RS_CERC_B_SAT_INTR [10:10] */
#define BCHP_THD_INTR2B_CPU_MASK_CLEAR_RS_CERC_B_SAT_INTR_MASK     0x00000400
#define BCHP_THD_INTR2B_CPU_MASK_CLEAR_RS_CERC_B_SAT_INTR_SHIFT    10
#define BCHP_THD_INTR2B_CPU_MASK_CLEAR_RS_CERC_B_SAT_INTR_DEFAULT  1

/* THD_INTR2B :: CPU_MASK_CLEAR :: RS_UBERC_SAT_INTR [09:09] */
#define BCHP_THD_INTR2B_CPU_MASK_CLEAR_RS_UBERC_SAT_INTR_MASK      0x00000200
#define BCHP_THD_INTR2B_CPU_MASK_CLEAR_RS_UBERC_SAT_INTR_SHIFT     9
#define BCHP_THD_INTR2B_CPU_MASK_CLEAR_RS_UBERC_SAT_INTR_DEFAULT   1

/* THD_INTR2B :: CPU_MASK_CLEAR :: RS_CBERC_SAT_INTR [08:08] */
#define BCHP_THD_INTR2B_CPU_MASK_CLEAR_RS_CBERC_SAT_INTR_MASK      0x00000100
#define BCHP_THD_INTR2B_CPU_MASK_CLEAR_RS_CBERC_SAT_INTR_SHIFT     8
#define BCHP_THD_INTR2B_CPU_MASK_CLEAR_RS_CBERC_SAT_INTR_DEFAULT   1

/* THD_INTR2B :: CPU_MASK_CLEAR :: RS_NBERC_SAT_INTR [07:07] */
#define BCHP_THD_INTR2B_CPU_MASK_CLEAR_RS_NBERC_SAT_INTR_MASK      0x00000080
#define BCHP_THD_INTR2B_CPU_MASK_CLEAR_RS_NBERC_SAT_INTR_SHIFT     7
#define BCHP_THD_INTR2B_CPU_MASK_CLEAR_RS_NBERC_SAT_INTR_DEFAULT   1

/* THD_INTR2B :: CPU_MASK_CLEAR :: RS_CERC_SAT_INTR [06:06] */
#define BCHP_THD_INTR2B_CPU_MASK_CLEAR_RS_CERC_SAT_INTR_MASK       0x00000040
#define BCHP_THD_INTR2B_CPU_MASK_CLEAR_RS_CERC_SAT_INTR_SHIFT      6
#define BCHP_THD_INTR2B_CPU_MASK_CLEAR_RS_CERC_SAT_INTR_DEFAULT    1

/* THD_INTR2B :: CPU_MASK_CLEAR :: RS_SYNC_LOSS_C_INTR [05:05] */
#define BCHP_THD_INTR2B_CPU_MASK_CLEAR_RS_SYNC_LOSS_C_INTR_MASK    0x00000020
#define BCHP_THD_INTR2B_CPU_MASK_CLEAR_RS_SYNC_LOSS_C_INTR_SHIFT   5
#define BCHP_THD_INTR2B_CPU_MASK_CLEAR_RS_SYNC_LOSS_C_INTR_DEFAULT 1

/* THD_INTR2B :: CPU_MASK_CLEAR :: RS_SYNC_C_INTR [04:04] */
#define BCHP_THD_INTR2B_CPU_MASK_CLEAR_RS_SYNC_C_INTR_MASK         0x00000010
#define BCHP_THD_INTR2B_CPU_MASK_CLEAR_RS_SYNC_C_INTR_SHIFT        4
#define BCHP_THD_INTR2B_CPU_MASK_CLEAR_RS_SYNC_C_INTR_DEFAULT      1

/* THD_INTR2B :: CPU_MASK_CLEAR :: RS_SYNC_LOSS_B_INTR [03:03] */
#define BCHP_THD_INTR2B_CPU_MASK_CLEAR_RS_SYNC_LOSS_B_INTR_MASK    0x00000008
#define BCHP_THD_INTR2B_CPU_MASK_CLEAR_RS_SYNC_LOSS_B_INTR_SHIFT   3
#define BCHP_THD_INTR2B_CPU_MASK_CLEAR_RS_SYNC_LOSS_B_INTR_DEFAULT 1

/* THD_INTR2B :: CPU_MASK_CLEAR :: RS_SYNC_B_INTR [02:02] */
#define BCHP_THD_INTR2B_CPU_MASK_CLEAR_RS_SYNC_B_INTR_MASK         0x00000004
#define BCHP_THD_INTR2B_CPU_MASK_CLEAR_RS_SYNC_B_INTR_SHIFT        2
#define BCHP_THD_INTR2B_CPU_MASK_CLEAR_RS_SYNC_B_INTR_DEFAULT      1

/* THD_INTR2B :: CPU_MASK_CLEAR :: RS_SYNC_LOSS_INTR [01:01] */
#define BCHP_THD_INTR2B_CPU_MASK_CLEAR_RS_SYNC_LOSS_INTR_MASK      0x00000002
#define BCHP_THD_INTR2B_CPU_MASK_CLEAR_RS_SYNC_LOSS_INTR_SHIFT     1
#define BCHP_THD_INTR2B_CPU_MASK_CLEAR_RS_SYNC_LOSS_INTR_DEFAULT   1

/* THD_INTR2B :: CPU_MASK_CLEAR :: RS_SYNC_INTR [00:00] */
#define BCHP_THD_INTR2B_CPU_MASK_CLEAR_RS_SYNC_INTR_MASK           0x00000001
#define BCHP_THD_INTR2B_CPU_MASK_CLEAR_RS_SYNC_INTR_SHIFT          0
#define BCHP_THD_INTR2B_CPU_MASK_CLEAR_RS_SYNC_INTR_DEFAULT        1

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* THD_INTR2B :: PCI_STATUS :: reserved0 [31:18] */
#define BCHP_THD_INTR2B_PCI_STATUS_reserved0_MASK                  0xfffc0000
#define BCHP_THD_INTR2B_PCI_STATUS_reserved0_SHIFT                 18

/* THD_INTR2B :: PCI_STATUS :: RS_UBERC_C_SAT_INTR [17:17] */
#define BCHP_THD_INTR2B_PCI_STATUS_RS_UBERC_C_SAT_INTR_MASK        0x00020000
#define BCHP_THD_INTR2B_PCI_STATUS_RS_UBERC_C_SAT_INTR_SHIFT       17
#define BCHP_THD_INTR2B_PCI_STATUS_RS_UBERC_C_SAT_INTR_DEFAULT     0

/* THD_INTR2B :: PCI_STATUS :: RS_CBERC_C_SAT_INTR [16:16] */
#define BCHP_THD_INTR2B_PCI_STATUS_RS_CBERC_C_SAT_INTR_MASK        0x00010000
#define BCHP_THD_INTR2B_PCI_STATUS_RS_CBERC_C_SAT_INTR_SHIFT       16
#define BCHP_THD_INTR2B_PCI_STATUS_RS_CBERC_C_SAT_INTR_DEFAULT     0

/* THD_INTR2B :: PCI_STATUS :: RS_NBERC_C_SAT_INTR [15:15] */
#define BCHP_THD_INTR2B_PCI_STATUS_RS_NBERC_C_SAT_INTR_MASK        0x00008000
#define BCHP_THD_INTR2B_PCI_STATUS_RS_NBERC_C_SAT_INTR_SHIFT       15
#define BCHP_THD_INTR2B_PCI_STATUS_RS_NBERC_C_SAT_INTR_DEFAULT     0

/* THD_INTR2B :: PCI_STATUS :: RS_CERC_C_SAT_INTR [14:14] */
#define BCHP_THD_INTR2B_PCI_STATUS_RS_CERC_C_SAT_INTR_MASK         0x00004000
#define BCHP_THD_INTR2B_PCI_STATUS_RS_CERC_C_SAT_INTR_SHIFT        14
#define BCHP_THD_INTR2B_PCI_STATUS_RS_CERC_C_SAT_INTR_DEFAULT      0

/* THD_INTR2B :: PCI_STATUS :: RS_UBERC_B_SAT_INTR [13:13] */
#define BCHP_THD_INTR2B_PCI_STATUS_RS_UBERC_B_SAT_INTR_MASK        0x00002000
#define BCHP_THD_INTR2B_PCI_STATUS_RS_UBERC_B_SAT_INTR_SHIFT       13
#define BCHP_THD_INTR2B_PCI_STATUS_RS_UBERC_B_SAT_INTR_DEFAULT     0

/* THD_INTR2B :: PCI_STATUS :: RS_CBERC_B_SAT_INTR [12:12] */
#define BCHP_THD_INTR2B_PCI_STATUS_RS_CBERC_B_SAT_INTR_MASK        0x00001000
#define BCHP_THD_INTR2B_PCI_STATUS_RS_CBERC_B_SAT_INTR_SHIFT       12
#define BCHP_THD_INTR2B_PCI_STATUS_RS_CBERC_B_SAT_INTR_DEFAULT     0

/* THD_INTR2B :: PCI_STATUS :: RS_NBERC_B_SAT_INTR [11:11] */
#define BCHP_THD_INTR2B_PCI_STATUS_RS_NBERC_B_SAT_INTR_MASK        0x00000800
#define BCHP_THD_INTR2B_PCI_STATUS_RS_NBERC_B_SAT_INTR_SHIFT       11
#define BCHP_THD_INTR2B_PCI_STATUS_RS_NBERC_B_SAT_INTR_DEFAULT     0

/* THD_INTR2B :: PCI_STATUS :: RS_CERC_B_SAT_INTR [10:10] */
#define BCHP_THD_INTR2B_PCI_STATUS_RS_CERC_B_SAT_INTR_MASK         0x00000400
#define BCHP_THD_INTR2B_PCI_STATUS_RS_CERC_B_SAT_INTR_SHIFT        10
#define BCHP_THD_INTR2B_PCI_STATUS_RS_CERC_B_SAT_INTR_DEFAULT      0

/* THD_INTR2B :: PCI_STATUS :: RS_UBERC_SAT_INTR [09:09] */
#define BCHP_THD_INTR2B_PCI_STATUS_RS_UBERC_SAT_INTR_MASK          0x00000200
#define BCHP_THD_INTR2B_PCI_STATUS_RS_UBERC_SAT_INTR_SHIFT         9
#define BCHP_THD_INTR2B_PCI_STATUS_RS_UBERC_SAT_INTR_DEFAULT       0

/* THD_INTR2B :: PCI_STATUS :: RS_CBERC_SAT_INTR [08:08] */
#define BCHP_THD_INTR2B_PCI_STATUS_RS_CBERC_SAT_INTR_MASK          0x00000100
#define BCHP_THD_INTR2B_PCI_STATUS_RS_CBERC_SAT_INTR_SHIFT         8
#define BCHP_THD_INTR2B_PCI_STATUS_RS_CBERC_SAT_INTR_DEFAULT       0

/* THD_INTR2B :: PCI_STATUS :: RS_NBERC_SAT_INTR [07:07] */
#define BCHP_THD_INTR2B_PCI_STATUS_RS_NBERC_SAT_INTR_MASK          0x00000080
#define BCHP_THD_INTR2B_PCI_STATUS_RS_NBERC_SAT_INTR_SHIFT         7
#define BCHP_THD_INTR2B_PCI_STATUS_RS_NBERC_SAT_INTR_DEFAULT       0

/* THD_INTR2B :: PCI_STATUS :: RS_CERC_SAT_INTR [06:06] */
#define BCHP_THD_INTR2B_PCI_STATUS_RS_CERC_SAT_INTR_MASK           0x00000040
#define BCHP_THD_INTR2B_PCI_STATUS_RS_CERC_SAT_INTR_SHIFT          6
#define BCHP_THD_INTR2B_PCI_STATUS_RS_CERC_SAT_INTR_DEFAULT        0

/* THD_INTR2B :: PCI_STATUS :: RS_SYNC_LOSS_C_INTR [05:05] */
#define BCHP_THD_INTR2B_PCI_STATUS_RS_SYNC_LOSS_C_INTR_MASK        0x00000020
#define BCHP_THD_INTR2B_PCI_STATUS_RS_SYNC_LOSS_C_INTR_SHIFT       5
#define BCHP_THD_INTR2B_PCI_STATUS_RS_SYNC_LOSS_C_INTR_DEFAULT     0

/* THD_INTR2B :: PCI_STATUS :: RS_SYNC_C_INTR [04:04] */
#define BCHP_THD_INTR2B_PCI_STATUS_RS_SYNC_C_INTR_MASK             0x00000010
#define BCHP_THD_INTR2B_PCI_STATUS_RS_SYNC_C_INTR_SHIFT            4
#define BCHP_THD_INTR2B_PCI_STATUS_RS_SYNC_C_INTR_DEFAULT          0

/* THD_INTR2B :: PCI_STATUS :: RS_SYNC_LOSS_B_INTR [03:03] */
#define BCHP_THD_INTR2B_PCI_STATUS_RS_SYNC_LOSS_B_INTR_MASK        0x00000008
#define BCHP_THD_INTR2B_PCI_STATUS_RS_SYNC_LOSS_B_INTR_SHIFT       3
#define BCHP_THD_INTR2B_PCI_STATUS_RS_SYNC_LOSS_B_INTR_DEFAULT     0

/* THD_INTR2B :: PCI_STATUS :: RS_SYNC_B_INTR [02:02] */
#define BCHP_THD_INTR2B_PCI_STATUS_RS_SYNC_B_INTR_MASK             0x00000004
#define BCHP_THD_INTR2B_PCI_STATUS_RS_SYNC_B_INTR_SHIFT            2
#define BCHP_THD_INTR2B_PCI_STATUS_RS_SYNC_B_INTR_DEFAULT          0

/* THD_INTR2B :: PCI_STATUS :: RS_SYNC_LOSS_INTR [01:01] */
#define BCHP_THD_INTR2B_PCI_STATUS_RS_SYNC_LOSS_INTR_MASK          0x00000002
#define BCHP_THD_INTR2B_PCI_STATUS_RS_SYNC_LOSS_INTR_SHIFT         1
#define BCHP_THD_INTR2B_PCI_STATUS_RS_SYNC_LOSS_INTR_DEFAULT       0

/* THD_INTR2B :: PCI_STATUS :: RS_SYNC_INTR [00:00] */
#define BCHP_THD_INTR2B_PCI_STATUS_RS_SYNC_INTR_MASK               0x00000001
#define BCHP_THD_INTR2B_PCI_STATUS_RS_SYNC_INTR_SHIFT              0
#define BCHP_THD_INTR2B_PCI_STATUS_RS_SYNC_INTR_DEFAULT            0

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* THD_INTR2B :: PCI_SET :: reserved0 [31:18] */
#define BCHP_THD_INTR2B_PCI_SET_reserved0_MASK                     0xfffc0000
#define BCHP_THD_INTR2B_PCI_SET_reserved0_SHIFT                    18

/* THD_INTR2B :: PCI_SET :: RS_UBERC_C_SAT_INTR [17:17] */
#define BCHP_THD_INTR2B_PCI_SET_RS_UBERC_C_SAT_INTR_MASK           0x00020000
#define BCHP_THD_INTR2B_PCI_SET_RS_UBERC_C_SAT_INTR_SHIFT          17
#define BCHP_THD_INTR2B_PCI_SET_RS_UBERC_C_SAT_INTR_DEFAULT        0

/* THD_INTR2B :: PCI_SET :: RS_CBERC_C_SAT_INTR [16:16] */
#define BCHP_THD_INTR2B_PCI_SET_RS_CBERC_C_SAT_INTR_MASK           0x00010000
#define BCHP_THD_INTR2B_PCI_SET_RS_CBERC_C_SAT_INTR_SHIFT          16
#define BCHP_THD_INTR2B_PCI_SET_RS_CBERC_C_SAT_INTR_DEFAULT        0

/* THD_INTR2B :: PCI_SET :: RS_NBERC_C_SAT_INTR [15:15] */
#define BCHP_THD_INTR2B_PCI_SET_RS_NBERC_C_SAT_INTR_MASK           0x00008000
#define BCHP_THD_INTR2B_PCI_SET_RS_NBERC_C_SAT_INTR_SHIFT          15
#define BCHP_THD_INTR2B_PCI_SET_RS_NBERC_C_SAT_INTR_DEFAULT        0

/* THD_INTR2B :: PCI_SET :: RS_CERC_C_SAT_INTR [14:14] */
#define BCHP_THD_INTR2B_PCI_SET_RS_CERC_C_SAT_INTR_MASK            0x00004000
#define BCHP_THD_INTR2B_PCI_SET_RS_CERC_C_SAT_INTR_SHIFT           14
#define BCHP_THD_INTR2B_PCI_SET_RS_CERC_C_SAT_INTR_DEFAULT         0

/* THD_INTR2B :: PCI_SET :: RS_UBERC_B_SAT_INTR [13:13] */
#define BCHP_THD_INTR2B_PCI_SET_RS_UBERC_B_SAT_INTR_MASK           0x00002000
#define BCHP_THD_INTR2B_PCI_SET_RS_UBERC_B_SAT_INTR_SHIFT          13
#define BCHP_THD_INTR2B_PCI_SET_RS_UBERC_B_SAT_INTR_DEFAULT        0

/* THD_INTR2B :: PCI_SET :: RS_CBERC_B_SAT_INTR [12:12] */
#define BCHP_THD_INTR2B_PCI_SET_RS_CBERC_B_SAT_INTR_MASK           0x00001000
#define BCHP_THD_INTR2B_PCI_SET_RS_CBERC_B_SAT_INTR_SHIFT          12
#define BCHP_THD_INTR2B_PCI_SET_RS_CBERC_B_SAT_INTR_DEFAULT        0

/* THD_INTR2B :: PCI_SET :: RS_NBERC_B_SAT_INTR [11:11] */
#define BCHP_THD_INTR2B_PCI_SET_RS_NBERC_B_SAT_INTR_MASK           0x00000800
#define BCHP_THD_INTR2B_PCI_SET_RS_NBERC_B_SAT_INTR_SHIFT          11
#define BCHP_THD_INTR2B_PCI_SET_RS_NBERC_B_SAT_INTR_DEFAULT        0

/* THD_INTR2B :: PCI_SET :: RS_CERC_B_SAT_INTR [10:10] */
#define BCHP_THD_INTR2B_PCI_SET_RS_CERC_B_SAT_INTR_MASK            0x00000400
#define BCHP_THD_INTR2B_PCI_SET_RS_CERC_B_SAT_INTR_SHIFT           10
#define BCHP_THD_INTR2B_PCI_SET_RS_CERC_B_SAT_INTR_DEFAULT         0

/* THD_INTR2B :: PCI_SET :: RS_UBERC_SAT_INTR [09:09] */
#define BCHP_THD_INTR2B_PCI_SET_RS_UBERC_SAT_INTR_MASK             0x00000200
#define BCHP_THD_INTR2B_PCI_SET_RS_UBERC_SAT_INTR_SHIFT            9
#define BCHP_THD_INTR2B_PCI_SET_RS_UBERC_SAT_INTR_DEFAULT          0

/* THD_INTR2B :: PCI_SET :: RS_CBERC_SAT_INTR [08:08] */
#define BCHP_THD_INTR2B_PCI_SET_RS_CBERC_SAT_INTR_MASK             0x00000100
#define BCHP_THD_INTR2B_PCI_SET_RS_CBERC_SAT_INTR_SHIFT            8
#define BCHP_THD_INTR2B_PCI_SET_RS_CBERC_SAT_INTR_DEFAULT          0

/* THD_INTR2B :: PCI_SET :: RS_NBERC_SAT_INTR [07:07] */
#define BCHP_THD_INTR2B_PCI_SET_RS_NBERC_SAT_INTR_MASK             0x00000080
#define BCHP_THD_INTR2B_PCI_SET_RS_NBERC_SAT_INTR_SHIFT            7
#define BCHP_THD_INTR2B_PCI_SET_RS_NBERC_SAT_INTR_DEFAULT          0

/* THD_INTR2B :: PCI_SET :: RS_CERC_SAT_INTR [06:06] */
#define BCHP_THD_INTR2B_PCI_SET_RS_CERC_SAT_INTR_MASK              0x00000040
#define BCHP_THD_INTR2B_PCI_SET_RS_CERC_SAT_INTR_SHIFT             6
#define BCHP_THD_INTR2B_PCI_SET_RS_CERC_SAT_INTR_DEFAULT           0

/* THD_INTR2B :: PCI_SET :: RS_SYNC_LOSS_C_INTR [05:05] */
#define BCHP_THD_INTR2B_PCI_SET_RS_SYNC_LOSS_C_INTR_MASK           0x00000020
#define BCHP_THD_INTR2B_PCI_SET_RS_SYNC_LOSS_C_INTR_SHIFT          5
#define BCHP_THD_INTR2B_PCI_SET_RS_SYNC_LOSS_C_INTR_DEFAULT        0

/* THD_INTR2B :: PCI_SET :: RS_SYNC_C_INTR [04:04] */
#define BCHP_THD_INTR2B_PCI_SET_RS_SYNC_C_INTR_MASK                0x00000010
#define BCHP_THD_INTR2B_PCI_SET_RS_SYNC_C_INTR_SHIFT               4
#define BCHP_THD_INTR2B_PCI_SET_RS_SYNC_C_INTR_DEFAULT             0

/* THD_INTR2B :: PCI_SET :: RS_SYNC_LOSS_B_INTR [03:03] */
#define BCHP_THD_INTR2B_PCI_SET_RS_SYNC_LOSS_B_INTR_MASK           0x00000008
#define BCHP_THD_INTR2B_PCI_SET_RS_SYNC_LOSS_B_INTR_SHIFT          3
#define BCHP_THD_INTR2B_PCI_SET_RS_SYNC_LOSS_B_INTR_DEFAULT        0

/* THD_INTR2B :: PCI_SET :: RS_SYNC_B_INTR [02:02] */
#define BCHP_THD_INTR2B_PCI_SET_RS_SYNC_B_INTR_MASK                0x00000004
#define BCHP_THD_INTR2B_PCI_SET_RS_SYNC_B_INTR_SHIFT               2
#define BCHP_THD_INTR2B_PCI_SET_RS_SYNC_B_INTR_DEFAULT             0

/* THD_INTR2B :: PCI_SET :: RS_SYNC_LOSS_INTR [01:01] */
#define BCHP_THD_INTR2B_PCI_SET_RS_SYNC_LOSS_INTR_MASK             0x00000002
#define BCHP_THD_INTR2B_PCI_SET_RS_SYNC_LOSS_INTR_SHIFT            1
#define BCHP_THD_INTR2B_PCI_SET_RS_SYNC_LOSS_INTR_DEFAULT          0

/* THD_INTR2B :: PCI_SET :: RS_SYNC_INTR [00:00] */
#define BCHP_THD_INTR2B_PCI_SET_RS_SYNC_INTR_MASK                  0x00000001
#define BCHP_THD_INTR2B_PCI_SET_RS_SYNC_INTR_SHIFT                 0
#define BCHP_THD_INTR2B_PCI_SET_RS_SYNC_INTR_DEFAULT               0

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* THD_INTR2B :: PCI_CLEAR :: reserved0 [31:18] */
#define BCHP_THD_INTR2B_PCI_CLEAR_reserved0_MASK                   0xfffc0000
#define BCHP_THD_INTR2B_PCI_CLEAR_reserved0_SHIFT                  18

/* THD_INTR2B :: PCI_CLEAR :: RS_UBERC_C_SAT_INTR [17:17] */
#define BCHP_THD_INTR2B_PCI_CLEAR_RS_UBERC_C_SAT_INTR_MASK         0x00020000
#define BCHP_THD_INTR2B_PCI_CLEAR_RS_UBERC_C_SAT_INTR_SHIFT        17
#define BCHP_THD_INTR2B_PCI_CLEAR_RS_UBERC_C_SAT_INTR_DEFAULT      0

/* THD_INTR2B :: PCI_CLEAR :: RS_CBERC_C_SAT_INTR [16:16] */
#define BCHP_THD_INTR2B_PCI_CLEAR_RS_CBERC_C_SAT_INTR_MASK         0x00010000
#define BCHP_THD_INTR2B_PCI_CLEAR_RS_CBERC_C_SAT_INTR_SHIFT        16
#define BCHP_THD_INTR2B_PCI_CLEAR_RS_CBERC_C_SAT_INTR_DEFAULT      0

/* THD_INTR2B :: PCI_CLEAR :: RS_NBERC_C_SAT_INTR [15:15] */
#define BCHP_THD_INTR2B_PCI_CLEAR_RS_NBERC_C_SAT_INTR_MASK         0x00008000
#define BCHP_THD_INTR2B_PCI_CLEAR_RS_NBERC_C_SAT_INTR_SHIFT        15
#define BCHP_THD_INTR2B_PCI_CLEAR_RS_NBERC_C_SAT_INTR_DEFAULT      0

/* THD_INTR2B :: PCI_CLEAR :: RS_CERC_C_SAT_INTR [14:14] */
#define BCHP_THD_INTR2B_PCI_CLEAR_RS_CERC_C_SAT_INTR_MASK          0x00004000
#define BCHP_THD_INTR2B_PCI_CLEAR_RS_CERC_C_SAT_INTR_SHIFT         14
#define BCHP_THD_INTR2B_PCI_CLEAR_RS_CERC_C_SAT_INTR_DEFAULT       0

/* THD_INTR2B :: PCI_CLEAR :: RS_UBERC_B_SAT_INTR [13:13] */
#define BCHP_THD_INTR2B_PCI_CLEAR_RS_UBERC_B_SAT_INTR_MASK         0x00002000
#define BCHP_THD_INTR2B_PCI_CLEAR_RS_UBERC_B_SAT_INTR_SHIFT        13
#define BCHP_THD_INTR2B_PCI_CLEAR_RS_UBERC_B_SAT_INTR_DEFAULT      0

/* THD_INTR2B :: PCI_CLEAR :: RS_CBERC_B_SAT_INTR [12:12] */
#define BCHP_THD_INTR2B_PCI_CLEAR_RS_CBERC_B_SAT_INTR_MASK         0x00001000
#define BCHP_THD_INTR2B_PCI_CLEAR_RS_CBERC_B_SAT_INTR_SHIFT        12
#define BCHP_THD_INTR2B_PCI_CLEAR_RS_CBERC_B_SAT_INTR_DEFAULT      0

/* THD_INTR2B :: PCI_CLEAR :: RS_NBERC_B_SAT_INTR [11:11] */
#define BCHP_THD_INTR2B_PCI_CLEAR_RS_NBERC_B_SAT_INTR_MASK         0x00000800
#define BCHP_THD_INTR2B_PCI_CLEAR_RS_NBERC_B_SAT_INTR_SHIFT        11
#define BCHP_THD_INTR2B_PCI_CLEAR_RS_NBERC_B_SAT_INTR_DEFAULT      0

/* THD_INTR2B :: PCI_CLEAR :: RS_CERC_B_SAT_INTR [10:10] */
#define BCHP_THD_INTR2B_PCI_CLEAR_RS_CERC_B_SAT_INTR_MASK          0x00000400
#define BCHP_THD_INTR2B_PCI_CLEAR_RS_CERC_B_SAT_INTR_SHIFT         10
#define BCHP_THD_INTR2B_PCI_CLEAR_RS_CERC_B_SAT_INTR_DEFAULT       0

/* THD_INTR2B :: PCI_CLEAR :: RS_UBERC_SAT_INTR [09:09] */
#define BCHP_THD_INTR2B_PCI_CLEAR_RS_UBERC_SAT_INTR_MASK           0x00000200
#define BCHP_THD_INTR2B_PCI_CLEAR_RS_UBERC_SAT_INTR_SHIFT          9
#define BCHP_THD_INTR2B_PCI_CLEAR_RS_UBERC_SAT_INTR_DEFAULT        0

/* THD_INTR2B :: PCI_CLEAR :: RS_CBERC_SAT_INTR [08:08] */
#define BCHP_THD_INTR2B_PCI_CLEAR_RS_CBERC_SAT_INTR_MASK           0x00000100
#define BCHP_THD_INTR2B_PCI_CLEAR_RS_CBERC_SAT_INTR_SHIFT          8
#define BCHP_THD_INTR2B_PCI_CLEAR_RS_CBERC_SAT_INTR_DEFAULT        0

/* THD_INTR2B :: PCI_CLEAR :: RS_NBERC_SAT_INTR [07:07] */
#define BCHP_THD_INTR2B_PCI_CLEAR_RS_NBERC_SAT_INTR_MASK           0x00000080
#define BCHP_THD_INTR2B_PCI_CLEAR_RS_NBERC_SAT_INTR_SHIFT          7
#define BCHP_THD_INTR2B_PCI_CLEAR_RS_NBERC_SAT_INTR_DEFAULT        0

/* THD_INTR2B :: PCI_CLEAR :: RS_CERC_SAT_INTR [06:06] */
#define BCHP_THD_INTR2B_PCI_CLEAR_RS_CERC_SAT_INTR_MASK            0x00000040
#define BCHP_THD_INTR2B_PCI_CLEAR_RS_CERC_SAT_INTR_SHIFT           6
#define BCHP_THD_INTR2B_PCI_CLEAR_RS_CERC_SAT_INTR_DEFAULT         0

/* THD_INTR2B :: PCI_CLEAR :: RS_SYNC_LOSS_C_INTR [05:05] */
#define BCHP_THD_INTR2B_PCI_CLEAR_RS_SYNC_LOSS_C_INTR_MASK         0x00000020
#define BCHP_THD_INTR2B_PCI_CLEAR_RS_SYNC_LOSS_C_INTR_SHIFT        5
#define BCHP_THD_INTR2B_PCI_CLEAR_RS_SYNC_LOSS_C_INTR_DEFAULT      0

/* THD_INTR2B :: PCI_CLEAR :: RS_SYNC_C_INTR [04:04] */
#define BCHP_THD_INTR2B_PCI_CLEAR_RS_SYNC_C_INTR_MASK              0x00000010
#define BCHP_THD_INTR2B_PCI_CLEAR_RS_SYNC_C_INTR_SHIFT             4
#define BCHP_THD_INTR2B_PCI_CLEAR_RS_SYNC_C_INTR_DEFAULT           0

/* THD_INTR2B :: PCI_CLEAR :: RS_SYNC_LOSS_B_INTR [03:03] */
#define BCHP_THD_INTR2B_PCI_CLEAR_RS_SYNC_LOSS_B_INTR_MASK         0x00000008
#define BCHP_THD_INTR2B_PCI_CLEAR_RS_SYNC_LOSS_B_INTR_SHIFT        3
#define BCHP_THD_INTR2B_PCI_CLEAR_RS_SYNC_LOSS_B_INTR_DEFAULT      0

/* THD_INTR2B :: PCI_CLEAR :: RS_SYNC_B_INTR [02:02] */
#define BCHP_THD_INTR2B_PCI_CLEAR_RS_SYNC_B_INTR_MASK              0x00000004
#define BCHP_THD_INTR2B_PCI_CLEAR_RS_SYNC_B_INTR_SHIFT             2
#define BCHP_THD_INTR2B_PCI_CLEAR_RS_SYNC_B_INTR_DEFAULT           0

/* THD_INTR2B :: PCI_CLEAR :: RS_SYNC_LOSS_INTR [01:01] */
#define BCHP_THD_INTR2B_PCI_CLEAR_RS_SYNC_LOSS_INTR_MASK           0x00000002
#define BCHP_THD_INTR2B_PCI_CLEAR_RS_SYNC_LOSS_INTR_SHIFT          1
#define BCHP_THD_INTR2B_PCI_CLEAR_RS_SYNC_LOSS_INTR_DEFAULT        0

/* THD_INTR2B :: PCI_CLEAR :: RS_SYNC_INTR [00:00] */
#define BCHP_THD_INTR2B_PCI_CLEAR_RS_SYNC_INTR_MASK                0x00000001
#define BCHP_THD_INTR2B_PCI_CLEAR_RS_SYNC_INTR_SHIFT               0
#define BCHP_THD_INTR2B_PCI_CLEAR_RS_SYNC_INTR_DEFAULT             0

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* THD_INTR2B :: PCI_MASK_STATUS :: reserved0 [31:18] */
#define BCHP_THD_INTR2B_PCI_MASK_STATUS_reserved0_MASK             0xfffc0000
#define BCHP_THD_INTR2B_PCI_MASK_STATUS_reserved0_SHIFT            18

/* THD_INTR2B :: PCI_MASK_STATUS :: RS_UBERC_C_SAT_INTR [17:17] */
#define BCHP_THD_INTR2B_PCI_MASK_STATUS_RS_UBERC_C_SAT_INTR_MASK   0x00020000
#define BCHP_THD_INTR2B_PCI_MASK_STATUS_RS_UBERC_C_SAT_INTR_SHIFT  17
#define BCHP_THD_INTR2B_PCI_MASK_STATUS_RS_UBERC_C_SAT_INTR_DEFAULT 1

/* THD_INTR2B :: PCI_MASK_STATUS :: RS_CBERC_C_SAT_INTR [16:16] */
#define BCHP_THD_INTR2B_PCI_MASK_STATUS_RS_CBERC_C_SAT_INTR_MASK   0x00010000
#define BCHP_THD_INTR2B_PCI_MASK_STATUS_RS_CBERC_C_SAT_INTR_SHIFT  16
#define BCHP_THD_INTR2B_PCI_MASK_STATUS_RS_CBERC_C_SAT_INTR_DEFAULT 1

/* THD_INTR2B :: PCI_MASK_STATUS :: RS_NBERC_C_SAT_INTR [15:15] */
#define BCHP_THD_INTR2B_PCI_MASK_STATUS_RS_NBERC_C_SAT_INTR_MASK   0x00008000
#define BCHP_THD_INTR2B_PCI_MASK_STATUS_RS_NBERC_C_SAT_INTR_SHIFT  15
#define BCHP_THD_INTR2B_PCI_MASK_STATUS_RS_NBERC_C_SAT_INTR_DEFAULT 1

/* THD_INTR2B :: PCI_MASK_STATUS :: RS_CERC_C_SAT_INTR [14:14] */
#define BCHP_THD_INTR2B_PCI_MASK_STATUS_RS_CERC_C_SAT_INTR_MASK    0x00004000
#define BCHP_THD_INTR2B_PCI_MASK_STATUS_RS_CERC_C_SAT_INTR_SHIFT   14
#define BCHP_THD_INTR2B_PCI_MASK_STATUS_RS_CERC_C_SAT_INTR_DEFAULT 1

/* THD_INTR2B :: PCI_MASK_STATUS :: RS_UBERC_B_SAT_INTR [13:13] */
#define BCHP_THD_INTR2B_PCI_MASK_STATUS_RS_UBERC_B_SAT_INTR_MASK   0x00002000
#define BCHP_THD_INTR2B_PCI_MASK_STATUS_RS_UBERC_B_SAT_INTR_SHIFT  13
#define BCHP_THD_INTR2B_PCI_MASK_STATUS_RS_UBERC_B_SAT_INTR_DEFAULT 1

/* THD_INTR2B :: PCI_MASK_STATUS :: RS_CBERC_B_SAT_INTR [12:12] */
#define BCHP_THD_INTR2B_PCI_MASK_STATUS_RS_CBERC_B_SAT_INTR_MASK   0x00001000
#define BCHP_THD_INTR2B_PCI_MASK_STATUS_RS_CBERC_B_SAT_INTR_SHIFT  12
#define BCHP_THD_INTR2B_PCI_MASK_STATUS_RS_CBERC_B_SAT_INTR_DEFAULT 1

/* THD_INTR2B :: PCI_MASK_STATUS :: RS_NBERC_B_SAT_INTR [11:11] */
#define BCHP_THD_INTR2B_PCI_MASK_STATUS_RS_NBERC_B_SAT_INTR_MASK   0x00000800
#define BCHP_THD_INTR2B_PCI_MASK_STATUS_RS_NBERC_B_SAT_INTR_SHIFT  11
#define BCHP_THD_INTR2B_PCI_MASK_STATUS_RS_NBERC_B_SAT_INTR_DEFAULT 1

/* THD_INTR2B :: PCI_MASK_STATUS :: RS_CERC_B_SAT_INTR [10:10] */
#define BCHP_THD_INTR2B_PCI_MASK_STATUS_RS_CERC_B_SAT_INTR_MASK    0x00000400
#define BCHP_THD_INTR2B_PCI_MASK_STATUS_RS_CERC_B_SAT_INTR_SHIFT   10
#define BCHP_THD_INTR2B_PCI_MASK_STATUS_RS_CERC_B_SAT_INTR_DEFAULT 1

/* THD_INTR2B :: PCI_MASK_STATUS :: RS_UBERC_SAT_INTR [09:09] */
#define BCHP_THD_INTR2B_PCI_MASK_STATUS_RS_UBERC_SAT_INTR_MASK     0x00000200
#define BCHP_THD_INTR2B_PCI_MASK_STATUS_RS_UBERC_SAT_INTR_SHIFT    9
#define BCHP_THD_INTR2B_PCI_MASK_STATUS_RS_UBERC_SAT_INTR_DEFAULT  1

/* THD_INTR2B :: PCI_MASK_STATUS :: RS_CBERC_SAT_INTR [08:08] */
#define BCHP_THD_INTR2B_PCI_MASK_STATUS_RS_CBERC_SAT_INTR_MASK     0x00000100
#define BCHP_THD_INTR2B_PCI_MASK_STATUS_RS_CBERC_SAT_INTR_SHIFT    8
#define BCHP_THD_INTR2B_PCI_MASK_STATUS_RS_CBERC_SAT_INTR_DEFAULT  1

/* THD_INTR2B :: PCI_MASK_STATUS :: RS_NBERC_SAT_INTR [07:07] */
#define BCHP_THD_INTR2B_PCI_MASK_STATUS_RS_NBERC_SAT_INTR_MASK     0x00000080
#define BCHP_THD_INTR2B_PCI_MASK_STATUS_RS_NBERC_SAT_INTR_SHIFT    7
#define BCHP_THD_INTR2B_PCI_MASK_STATUS_RS_NBERC_SAT_INTR_DEFAULT  1

/* THD_INTR2B :: PCI_MASK_STATUS :: RS_CERC_SAT_INTR [06:06] */
#define BCHP_THD_INTR2B_PCI_MASK_STATUS_RS_CERC_SAT_INTR_MASK      0x00000040
#define BCHP_THD_INTR2B_PCI_MASK_STATUS_RS_CERC_SAT_INTR_SHIFT     6
#define BCHP_THD_INTR2B_PCI_MASK_STATUS_RS_CERC_SAT_INTR_DEFAULT   1

/* THD_INTR2B :: PCI_MASK_STATUS :: RS_SYNC_LOSS_C_INTR [05:05] */
#define BCHP_THD_INTR2B_PCI_MASK_STATUS_RS_SYNC_LOSS_C_INTR_MASK   0x00000020
#define BCHP_THD_INTR2B_PCI_MASK_STATUS_RS_SYNC_LOSS_C_INTR_SHIFT  5
#define BCHP_THD_INTR2B_PCI_MASK_STATUS_RS_SYNC_LOSS_C_INTR_DEFAULT 1

/* THD_INTR2B :: PCI_MASK_STATUS :: RS_SYNC_C_INTR [04:04] */
#define BCHP_THD_INTR2B_PCI_MASK_STATUS_RS_SYNC_C_INTR_MASK        0x00000010
#define BCHP_THD_INTR2B_PCI_MASK_STATUS_RS_SYNC_C_INTR_SHIFT       4
#define BCHP_THD_INTR2B_PCI_MASK_STATUS_RS_SYNC_C_INTR_DEFAULT     1

/* THD_INTR2B :: PCI_MASK_STATUS :: RS_SYNC_LOSS_B_INTR [03:03] */
#define BCHP_THD_INTR2B_PCI_MASK_STATUS_RS_SYNC_LOSS_B_INTR_MASK   0x00000008
#define BCHP_THD_INTR2B_PCI_MASK_STATUS_RS_SYNC_LOSS_B_INTR_SHIFT  3
#define BCHP_THD_INTR2B_PCI_MASK_STATUS_RS_SYNC_LOSS_B_INTR_DEFAULT 1

/* THD_INTR2B :: PCI_MASK_STATUS :: RS_SYNC_B_INTR [02:02] */
#define BCHP_THD_INTR2B_PCI_MASK_STATUS_RS_SYNC_B_INTR_MASK        0x00000004
#define BCHP_THD_INTR2B_PCI_MASK_STATUS_RS_SYNC_B_INTR_SHIFT       2
#define BCHP_THD_INTR2B_PCI_MASK_STATUS_RS_SYNC_B_INTR_DEFAULT     1

/* THD_INTR2B :: PCI_MASK_STATUS :: RS_SYNC_LOSS_INTR [01:01] */
#define BCHP_THD_INTR2B_PCI_MASK_STATUS_RS_SYNC_LOSS_INTR_MASK     0x00000002
#define BCHP_THD_INTR2B_PCI_MASK_STATUS_RS_SYNC_LOSS_INTR_SHIFT    1
#define BCHP_THD_INTR2B_PCI_MASK_STATUS_RS_SYNC_LOSS_INTR_DEFAULT  1

/* THD_INTR2B :: PCI_MASK_STATUS :: RS_SYNC_INTR [00:00] */
#define BCHP_THD_INTR2B_PCI_MASK_STATUS_RS_SYNC_INTR_MASK          0x00000001
#define BCHP_THD_INTR2B_PCI_MASK_STATUS_RS_SYNC_INTR_SHIFT         0
#define BCHP_THD_INTR2B_PCI_MASK_STATUS_RS_SYNC_INTR_DEFAULT       1

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* THD_INTR2B :: PCI_MASK_SET :: reserved0 [31:18] */
#define BCHP_THD_INTR2B_PCI_MASK_SET_reserved0_MASK                0xfffc0000
#define BCHP_THD_INTR2B_PCI_MASK_SET_reserved0_SHIFT               18

/* THD_INTR2B :: PCI_MASK_SET :: RS_UBERC_C_SAT_INTR [17:17] */
#define BCHP_THD_INTR2B_PCI_MASK_SET_RS_UBERC_C_SAT_INTR_MASK      0x00020000
#define BCHP_THD_INTR2B_PCI_MASK_SET_RS_UBERC_C_SAT_INTR_SHIFT     17
#define BCHP_THD_INTR2B_PCI_MASK_SET_RS_UBERC_C_SAT_INTR_DEFAULT   1

/* THD_INTR2B :: PCI_MASK_SET :: RS_CBERC_C_SAT_INTR [16:16] */
#define BCHP_THD_INTR2B_PCI_MASK_SET_RS_CBERC_C_SAT_INTR_MASK      0x00010000
#define BCHP_THD_INTR2B_PCI_MASK_SET_RS_CBERC_C_SAT_INTR_SHIFT     16
#define BCHP_THD_INTR2B_PCI_MASK_SET_RS_CBERC_C_SAT_INTR_DEFAULT   1

/* THD_INTR2B :: PCI_MASK_SET :: RS_NBERC_C_SAT_INTR [15:15] */
#define BCHP_THD_INTR2B_PCI_MASK_SET_RS_NBERC_C_SAT_INTR_MASK      0x00008000
#define BCHP_THD_INTR2B_PCI_MASK_SET_RS_NBERC_C_SAT_INTR_SHIFT     15
#define BCHP_THD_INTR2B_PCI_MASK_SET_RS_NBERC_C_SAT_INTR_DEFAULT   1

/* THD_INTR2B :: PCI_MASK_SET :: RS_CERC_C_SAT_INTR [14:14] */
#define BCHP_THD_INTR2B_PCI_MASK_SET_RS_CERC_C_SAT_INTR_MASK       0x00004000
#define BCHP_THD_INTR2B_PCI_MASK_SET_RS_CERC_C_SAT_INTR_SHIFT      14
#define BCHP_THD_INTR2B_PCI_MASK_SET_RS_CERC_C_SAT_INTR_DEFAULT    1

/* THD_INTR2B :: PCI_MASK_SET :: RS_UBERC_B_SAT_INTR [13:13] */
#define BCHP_THD_INTR2B_PCI_MASK_SET_RS_UBERC_B_SAT_INTR_MASK      0x00002000
#define BCHP_THD_INTR2B_PCI_MASK_SET_RS_UBERC_B_SAT_INTR_SHIFT     13
#define BCHP_THD_INTR2B_PCI_MASK_SET_RS_UBERC_B_SAT_INTR_DEFAULT   1

/* THD_INTR2B :: PCI_MASK_SET :: RS_CBERC_B_SAT_INTR [12:12] */
#define BCHP_THD_INTR2B_PCI_MASK_SET_RS_CBERC_B_SAT_INTR_MASK      0x00001000
#define BCHP_THD_INTR2B_PCI_MASK_SET_RS_CBERC_B_SAT_INTR_SHIFT     12
#define BCHP_THD_INTR2B_PCI_MASK_SET_RS_CBERC_B_SAT_INTR_DEFAULT   1

/* THD_INTR2B :: PCI_MASK_SET :: RS_NBERC_B_SAT_INTR [11:11] */
#define BCHP_THD_INTR2B_PCI_MASK_SET_RS_NBERC_B_SAT_INTR_MASK      0x00000800
#define BCHP_THD_INTR2B_PCI_MASK_SET_RS_NBERC_B_SAT_INTR_SHIFT     11
#define BCHP_THD_INTR2B_PCI_MASK_SET_RS_NBERC_B_SAT_INTR_DEFAULT   1

/* THD_INTR2B :: PCI_MASK_SET :: RS_CERC_B_SAT_INTR [10:10] */
#define BCHP_THD_INTR2B_PCI_MASK_SET_RS_CERC_B_SAT_INTR_MASK       0x00000400
#define BCHP_THD_INTR2B_PCI_MASK_SET_RS_CERC_B_SAT_INTR_SHIFT      10
#define BCHP_THD_INTR2B_PCI_MASK_SET_RS_CERC_B_SAT_INTR_DEFAULT    1

/* THD_INTR2B :: PCI_MASK_SET :: RS_UBERC_SAT_INTR [09:09] */
#define BCHP_THD_INTR2B_PCI_MASK_SET_RS_UBERC_SAT_INTR_MASK        0x00000200
#define BCHP_THD_INTR2B_PCI_MASK_SET_RS_UBERC_SAT_INTR_SHIFT       9
#define BCHP_THD_INTR2B_PCI_MASK_SET_RS_UBERC_SAT_INTR_DEFAULT     1

/* THD_INTR2B :: PCI_MASK_SET :: RS_CBERC_SAT_INTR [08:08] */
#define BCHP_THD_INTR2B_PCI_MASK_SET_RS_CBERC_SAT_INTR_MASK        0x00000100
#define BCHP_THD_INTR2B_PCI_MASK_SET_RS_CBERC_SAT_INTR_SHIFT       8
#define BCHP_THD_INTR2B_PCI_MASK_SET_RS_CBERC_SAT_INTR_DEFAULT     1

/* THD_INTR2B :: PCI_MASK_SET :: RS_NBERC_SAT_INTR [07:07] */
#define BCHP_THD_INTR2B_PCI_MASK_SET_RS_NBERC_SAT_INTR_MASK        0x00000080
#define BCHP_THD_INTR2B_PCI_MASK_SET_RS_NBERC_SAT_INTR_SHIFT       7
#define BCHP_THD_INTR2B_PCI_MASK_SET_RS_NBERC_SAT_INTR_DEFAULT     1

/* THD_INTR2B :: PCI_MASK_SET :: RS_CERC_SAT_INTR [06:06] */
#define BCHP_THD_INTR2B_PCI_MASK_SET_RS_CERC_SAT_INTR_MASK         0x00000040
#define BCHP_THD_INTR2B_PCI_MASK_SET_RS_CERC_SAT_INTR_SHIFT        6
#define BCHP_THD_INTR2B_PCI_MASK_SET_RS_CERC_SAT_INTR_DEFAULT      1

/* THD_INTR2B :: PCI_MASK_SET :: RS_SYNC_LOSS_C_INTR [05:05] */
#define BCHP_THD_INTR2B_PCI_MASK_SET_RS_SYNC_LOSS_C_INTR_MASK      0x00000020
#define BCHP_THD_INTR2B_PCI_MASK_SET_RS_SYNC_LOSS_C_INTR_SHIFT     5
#define BCHP_THD_INTR2B_PCI_MASK_SET_RS_SYNC_LOSS_C_INTR_DEFAULT   1

/* THD_INTR2B :: PCI_MASK_SET :: RS_SYNC_C_INTR [04:04] */
#define BCHP_THD_INTR2B_PCI_MASK_SET_RS_SYNC_C_INTR_MASK           0x00000010
#define BCHP_THD_INTR2B_PCI_MASK_SET_RS_SYNC_C_INTR_SHIFT          4
#define BCHP_THD_INTR2B_PCI_MASK_SET_RS_SYNC_C_INTR_DEFAULT        1

/* THD_INTR2B :: PCI_MASK_SET :: RS_SYNC_LOSS_B_INTR [03:03] */
#define BCHP_THD_INTR2B_PCI_MASK_SET_RS_SYNC_LOSS_B_INTR_MASK      0x00000008
#define BCHP_THD_INTR2B_PCI_MASK_SET_RS_SYNC_LOSS_B_INTR_SHIFT     3
#define BCHP_THD_INTR2B_PCI_MASK_SET_RS_SYNC_LOSS_B_INTR_DEFAULT   1

/* THD_INTR2B :: PCI_MASK_SET :: RS_SYNC_B_INTR [02:02] */
#define BCHP_THD_INTR2B_PCI_MASK_SET_RS_SYNC_B_INTR_MASK           0x00000004
#define BCHP_THD_INTR2B_PCI_MASK_SET_RS_SYNC_B_INTR_SHIFT          2
#define BCHP_THD_INTR2B_PCI_MASK_SET_RS_SYNC_B_INTR_DEFAULT        1

/* THD_INTR2B :: PCI_MASK_SET :: RS_SYNC_LOSS_INTR [01:01] */
#define BCHP_THD_INTR2B_PCI_MASK_SET_RS_SYNC_LOSS_INTR_MASK        0x00000002
#define BCHP_THD_INTR2B_PCI_MASK_SET_RS_SYNC_LOSS_INTR_SHIFT       1
#define BCHP_THD_INTR2B_PCI_MASK_SET_RS_SYNC_LOSS_INTR_DEFAULT     1

/* THD_INTR2B :: PCI_MASK_SET :: RS_SYNC_INTR [00:00] */
#define BCHP_THD_INTR2B_PCI_MASK_SET_RS_SYNC_INTR_MASK             0x00000001
#define BCHP_THD_INTR2B_PCI_MASK_SET_RS_SYNC_INTR_SHIFT            0
#define BCHP_THD_INTR2B_PCI_MASK_SET_RS_SYNC_INTR_DEFAULT          1

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* THD_INTR2B :: PCI_MASK_CLEAR :: reserved0 [31:18] */
#define BCHP_THD_INTR2B_PCI_MASK_CLEAR_reserved0_MASK              0xfffc0000
#define BCHP_THD_INTR2B_PCI_MASK_CLEAR_reserved0_SHIFT             18

/* THD_INTR2B :: PCI_MASK_CLEAR :: RS_UBERC_C_SAT_INTR [17:17] */
#define BCHP_THD_INTR2B_PCI_MASK_CLEAR_RS_UBERC_C_SAT_INTR_MASK    0x00020000
#define BCHP_THD_INTR2B_PCI_MASK_CLEAR_RS_UBERC_C_SAT_INTR_SHIFT   17
#define BCHP_THD_INTR2B_PCI_MASK_CLEAR_RS_UBERC_C_SAT_INTR_DEFAULT 1

/* THD_INTR2B :: PCI_MASK_CLEAR :: RS_CBERC_C_SAT_INTR [16:16] */
#define BCHP_THD_INTR2B_PCI_MASK_CLEAR_RS_CBERC_C_SAT_INTR_MASK    0x00010000
#define BCHP_THD_INTR2B_PCI_MASK_CLEAR_RS_CBERC_C_SAT_INTR_SHIFT   16
#define BCHP_THD_INTR2B_PCI_MASK_CLEAR_RS_CBERC_C_SAT_INTR_DEFAULT 1

/* THD_INTR2B :: PCI_MASK_CLEAR :: RS_NBERC_C_SAT_INTR [15:15] */
#define BCHP_THD_INTR2B_PCI_MASK_CLEAR_RS_NBERC_C_SAT_INTR_MASK    0x00008000
#define BCHP_THD_INTR2B_PCI_MASK_CLEAR_RS_NBERC_C_SAT_INTR_SHIFT   15
#define BCHP_THD_INTR2B_PCI_MASK_CLEAR_RS_NBERC_C_SAT_INTR_DEFAULT 1

/* THD_INTR2B :: PCI_MASK_CLEAR :: RS_CERC_C_SAT_INTR [14:14] */
#define BCHP_THD_INTR2B_PCI_MASK_CLEAR_RS_CERC_C_SAT_INTR_MASK     0x00004000
#define BCHP_THD_INTR2B_PCI_MASK_CLEAR_RS_CERC_C_SAT_INTR_SHIFT    14
#define BCHP_THD_INTR2B_PCI_MASK_CLEAR_RS_CERC_C_SAT_INTR_DEFAULT  1

/* THD_INTR2B :: PCI_MASK_CLEAR :: RS_UBERC_B_SAT_INTR [13:13] */
#define BCHP_THD_INTR2B_PCI_MASK_CLEAR_RS_UBERC_B_SAT_INTR_MASK    0x00002000
#define BCHP_THD_INTR2B_PCI_MASK_CLEAR_RS_UBERC_B_SAT_INTR_SHIFT   13
#define BCHP_THD_INTR2B_PCI_MASK_CLEAR_RS_UBERC_B_SAT_INTR_DEFAULT 1

/* THD_INTR2B :: PCI_MASK_CLEAR :: RS_CBERC_B_SAT_INTR [12:12] */
#define BCHP_THD_INTR2B_PCI_MASK_CLEAR_RS_CBERC_B_SAT_INTR_MASK    0x00001000
#define BCHP_THD_INTR2B_PCI_MASK_CLEAR_RS_CBERC_B_SAT_INTR_SHIFT   12
#define BCHP_THD_INTR2B_PCI_MASK_CLEAR_RS_CBERC_B_SAT_INTR_DEFAULT 1

/* THD_INTR2B :: PCI_MASK_CLEAR :: RS_NBERC_B_SAT_INTR [11:11] */
#define BCHP_THD_INTR2B_PCI_MASK_CLEAR_RS_NBERC_B_SAT_INTR_MASK    0x00000800
#define BCHP_THD_INTR2B_PCI_MASK_CLEAR_RS_NBERC_B_SAT_INTR_SHIFT   11
#define BCHP_THD_INTR2B_PCI_MASK_CLEAR_RS_NBERC_B_SAT_INTR_DEFAULT 1

/* THD_INTR2B :: PCI_MASK_CLEAR :: RS_CERC_B_SAT_INTR [10:10] */
#define BCHP_THD_INTR2B_PCI_MASK_CLEAR_RS_CERC_B_SAT_INTR_MASK     0x00000400
#define BCHP_THD_INTR2B_PCI_MASK_CLEAR_RS_CERC_B_SAT_INTR_SHIFT    10
#define BCHP_THD_INTR2B_PCI_MASK_CLEAR_RS_CERC_B_SAT_INTR_DEFAULT  1

/* THD_INTR2B :: PCI_MASK_CLEAR :: RS_UBERC_SAT_INTR [09:09] */
#define BCHP_THD_INTR2B_PCI_MASK_CLEAR_RS_UBERC_SAT_INTR_MASK      0x00000200
#define BCHP_THD_INTR2B_PCI_MASK_CLEAR_RS_UBERC_SAT_INTR_SHIFT     9
#define BCHP_THD_INTR2B_PCI_MASK_CLEAR_RS_UBERC_SAT_INTR_DEFAULT   1

/* THD_INTR2B :: PCI_MASK_CLEAR :: RS_CBERC_SAT_INTR [08:08] */
#define BCHP_THD_INTR2B_PCI_MASK_CLEAR_RS_CBERC_SAT_INTR_MASK      0x00000100
#define BCHP_THD_INTR2B_PCI_MASK_CLEAR_RS_CBERC_SAT_INTR_SHIFT     8
#define BCHP_THD_INTR2B_PCI_MASK_CLEAR_RS_CBERC_SAT_INTR_DEFAULT   1

/* THD_INTR2B :: PCI_MASK_CLEAR :: RS_NBERC_SAT_INTR [07:07] */
#define BCHP_THD_INTR2B_PCI_MASK_CLEAR_RS_NBERC_SAT_INTR_MASK      0x00000080
#define BCHP_THD_INTR2B_PCI_MASK_CLEAR_RS_NBERC_SAT_INTR_SHIFT     7
#define BCHP_THD_INTR2B_PCI_MASK_CLEAR_RS_NBERC_SAT_INTR_DEFAULT   1

/* THD_INTR2B :: PCI_MASK_CLEAR :: RS_CERC_SAT_INTR [06:06] */
#define BCHP_THD_INTR2B_PCI_MASK_CLEAR_RS_CERC_SAT_INTR_MASK       0x00000040
#define BCHP_THD_INTR2B_PCI_MASK_CLEAR_RS_CERC_SAT_INTR_SHIFT      6
#define BCHP_THD_INTR2B_PCI_MASK_CLEAR_RS_CERC_SAT_INTR_DEFAULT    1

/* THD_INTR2B :: PCI_MASK_CLEAR :: RS_SYNC_LOSS_C_INTR [05:05] */
#define BCHP_THD_INTR2B_PCI_MASK_CLEAR_RS_SYNC_LOSS_C_INTR_MASK    0x00000020
#define BCHP_THD_INTR2B_PCI_MASK_CLEAR_RS_SYNC_LOSS_C_INTR_SHIFT   5
#define BCHP_THD_INTR2B_PCI_MASK_CLEAR_RS_SYNC_LOSS_C_INTR_DEFAULT 1

/* THD_INTR2B :: PCI_MASK_CLEAR :: RS_SYNC_C_INTR [04:04] */
#define BCHP_THD_INTR2B_PCI_MASK_CLEAR_RS_SYNC_C_INTR_MASK         0x00000010
#define BCHP_THD_INTR2B_PCI_MASK_CLEAR_RS_SYNC_C_INTR_SHIFT        4
#define BCHP_THD_INTR2B_PCI_MASK_CLEAR_RS_SYNC_C_INTR_DEFAULT      1

/* THD_INTR2B :: PCI_MASK_CLEAR :: RS_SYNC_LOSS_B_INTR [03:03] */
#define BCHP_THD_INTR2B_PCI_MASK_CLEAR_RS_SYNC_LOSS_B_INTR_MASK    0x00000008
#define BCHP_THD_INTR2B_PCI_MASK_CLEAR_RS_SYNC_LOSS_B_INTR_SHIFT   3
#define BCHP_THD_INTR2B_PCI_MASK_CLEAR_RS_SYNC_LOSS_B_INTR_DEFAULT 1

/* THD_INTR2B :: PCI_MASK_CLEAR :: RS_SYNC_B_INTR [02:02] */
#define BCHP_THD_INTR2B_PCI_MASK_CLEAR_RS_SYNC_B_INTR_MASK         0x00000004
#define BCHP_THD_INTR2B_PCI_MASK_CLEAR_RS_SYNC_B_INTR_SHIFT        2
#define BCHP_THD_INTR2B_PCI_MASK_CLEAR_RS_SYNC_B_INTR_DEFAULT      1

/* THD_INTR2B :: PCI_MASK_CLEAR :: RS_SYNC_LOSS_INTR [01:01] */
#define BCHP_THD_INTR2B_PCI_MASK_CLEAR_RS_SYNC_LOSS_INTR_MASK      0x00000002
#define BCHP_THD_INTR2B_PCI_MASK_CLEAR_RS_SYNC_LOSS_INTR_SHIFT     1
#define BCHP_THD_INTR2B_PCI_MASK_CLEAR_RS_SYNC_LOSS_INTR_DEFAULT   1

/* THD_INTR2B :: PCI_MASK_CLEAR :: RS_SYNC_INTR [00:00] */
#define BCHP_THD_INTR2B_PCI_MASK_CLEAR_RS_SYNC_INTR_MASK           0x00000001
#define BCHP_THD_INTR2B_PCI_MASK_CLEAR_RS_SYNC_INTR_SHIFT          0
#define BCHP_THD_INTR2B_PCI_MASK_CLEAR_RS_SYNC_INTR_DEFAULT        1

#endif /* #ifndef BCHP_THD_INTR2B_H__ */

/* End of File */
