<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.7"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Demo 1: include/MCAL/DMA.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">Demo 1<span id="projectnumber">&#160;1.0</span>
   </div>
   <div id="projectbrief">Dual STM32F401CC based system with UART communication and LCD interface for controlling and displaying date, time, and stopwatch functionalities.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.7 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_365e275eadfd2617c2a1919475d994b0.html">MCAL</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">DMA.h File Reference</div></div>
</div><!--header-->
<div class="contents">

<p>Provides functions and definitions for Direct Memory Access (DMA) control on STM32F401CC.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &lt;stddef.h&gt;</code><br />
<code>#include &lt;stdint.h&gt;</code><br />
</div>
<p><a href="_d_m_a_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___init__t.html">DMA_Init_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA initialization structure.  <a href="struct_d_m_a___init__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___handle__t.html">DMA_Handle_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA channel handle structure.  <a href="struct_d_m_a___handle__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ac9b6e1601b8fe4d4315dabeb21d87871"><td class="memItemLeft" align="right" valign="top"><a id="ac9b6e1601b8fe4d4315dabeb21d87871" name="ac9b6e1601b8fe4d4315dabeb21d87871"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SxCR_PFCTRL_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ac9b6e1601b8fe4d4315dabeb21d87871"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a357843e16a0a338d4fd1ce1bc9c34db9"><td class="memItemLeft" align="right" valign="top"><a id="a357843e16a0a338d4fd1ce1bc9c34db9" name="a357843e16a0a338d4fd1ce1bc9c34db9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SxCR_FLOWCTRL_0</b>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; DMA_SxCR_PFCTRL_Pos))</td></tr>
<tr class="separator:a357843e16a0a338d4fd1ce1bc9c34db9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8302200753a3788a5b45462513a84b6b"><td class="memItemLeft" align="right" valign="top"><a id="a8302200753a3788a5b45462513a84b6b" name="a8302200753a3788a5b45462513a84b6b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SxCR_DIR_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:a8302200753a3788a5b45462513a84b6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adca9547536f3d2f76577275964b4875e"><td class="memItemLeft" align="right" valign="top"><a id="adca9547536f3d2f76577275964b4875e" name="adca9547536f3d2f76577275964b4875e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SxCR_DIR_0</b>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; DMA_SxCR_DIR_Pos))</td></tr>
<tr class="separator:adca9547536f3d2f76577275964b4875e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac52c8d6ecad03bfe531867fa7457f2ae"><td class="memItemLeft" align="right" valign="top"><a id="ac52c8d6ecad03bfe531867fa7457f2ae" name="ac52c8d6ecad03bfe531867fa7457f2ae"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SxCR_DIR_1</b>&#160;&#160;&#160;((uint32_t)(0x2UL &lt;&lt; DMA_SxCR_DIR_Pos))</td></tr>
<tr class="separator:ac52c8d6ecad03bfe531867fa7457f2ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34774d3e38a7f910c9eb723208457a83"><td class="memItemLeft" align="right" valign="top"><a id="a34774d3e38a7f910c9eb723208457a83" name="a34774d3e38a7f910c9eb723208457a83"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SxCR_CIRC_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:a34774d3e38a7f910c9eb723208457a83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cae589bfbf7a90b0c292576baf87411"><td class="memItemLeft" align="right" valign="top"><a id="a4cae589bfbf7a90b0c292576baf87411" name="a4cae589bfbf7a90b0c292576baf87411"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SxCR_CIRC_0</b>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; DMA_SxCR_CIRC_Pos))</td></tr>
<tr class="separator:a4cae589bfbf7a90b0c292576baf87411"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f2a2143daf87c92d37da6503762f7c5"><td class="memItemLeft" align="right" valign="top"><a id="a6f2a2143daf87c92d37da6503762f7c5" name="a6f2a2143daf87c92d37da6503762f7c5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SxCR_PINC_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:a6f2a2143daf87c92d37da6503762f7c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a005902ddd2833243b725cf4b45394e"><td class="memItemLeft" align="right" valign="top"><a id="a2a005902ddd2833243b725cf4b45394e" name="a2a005902ddd2833243b725cf4b45394e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SxCR_PINC_0</b>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; DMA_SxCR_PINC_Pos))</td></tr>
<tr class="separator:a2a005902ddd2833243b725cf4b45394e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11d90925c956a5196f58cf3fc89aa56f"><td class="memItemLeft" align="right" valign="top"><a id="a11d90925c956a5196f58cf3fc89aa56f" name="a11d90925c956a5196f58cf3fc89aa56f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SxCR_MINC_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:a11d90925c956a5196f58cf3fc89aa56f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1081c014fdae286ce1d4735aed62edc5"><td class="memItemLeft" align="right" valign="top"><a id="a1081c014fdae286ce1d4735aed62edc5" name="a1081c014fdae286ce1d4735aed62edc5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SxCR_MINC_0</b>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; DMA_SxCR_MINC_Pos))</td></tr>
<tr class="separator:a1081c014fdae286ce1d4735aed62edc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56479851c087f5fe7ea9656862ad35e1"><td class="memItemLeft" align="right" valign="top"><a id="a56479851c087f5fe7ea9656862ad35e1" name="a56479851c087f5fe7ea9656862ad35e1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SxCR_PSIZE_Pos</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:a56479851c087f5fe7ea9656862ad35e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab05cf3e3f7c9edae5c70d59b3b75b14f"><td class="memItemLeft" align="right" valign="top"><a id="ab05cf3e3f7c9edae5c70d59b3b75b14f" name="ab05cf3e3f7c9edae5c70d59b3b75b14f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SxCR_PSIZE_0</b>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; DMA_SxCR_PSIZE_Pos))</td></tr>
<tr class="separator:ab05cf3e3f7c9edae5c70d59b3b75b14f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f376d0900380a3045cbeadd6a037302"><td class="memItemLeft" align="right" valign="top"><a id="a8f376d0900380a3045cbeadd6a037302" name="a8f376d0900380a3045cbeadd6a037302"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SxCR_PSIZE_1</b>&#160;&#160;&#160;((uint32_t)(0x2UL &lt;&lt; DMA_SxCR_PSIZE_Pos))</td></tr>
<tr class="separator:a8f376d0900380a3045cbeadd6a037302"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55693651f2994a1c09f7b47455638a6a"><td class="memItemLeft" align="right" valign="top"><a id="a55693651f2994a1c09f7b47455638a6a" name="a55693651f2994a1c09f7b47455638a6a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SxCR_MSIZE_Pos</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:a55693651f2994a1c09f7b47455638a6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39adb60b3394b61366691b45b8c2b80f"><td class="memItemLeft" align="right" valign="top"><a id="a39adb60b3394b61366691b45b8c2b80f" name="a39adb60b3394b61366691b45b8c2b80f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SxCR_MSIZE_0</b>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; DMA_SxCR_MSIZE_Pos))</td></tr>
<tr class="separator:a39adb60b3394b61366691b45b8c2b80f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5c2ef08ab52de52b4e1fd785f60e263"><td class="memItemLeft" align="right" valign="top"><a id="aa5c2ef08ab52de52b4e1fd785f60e263" name="aa5c2ef08ab52de52b4e1fd785f60e263"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SxCR_MSIZE_1</b>&#160;&#160;&#160;((uint32_t)(0x2UL &lt;&lt; DMA_SxCR_MSIZE_Pos))</td></tr>
<tr class="separator:aa5c2ef08ab52de52b4e1fd785f60e263"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0df2c0e1e3fa3614d74ee91cefa8173"><td class="memItemLeft" align="right" valign="top"><a id="af0df2c0e1e3fa3614d74ee91cefa8173" name="af0df2c0e1e3fa3614d74ee91cefa8173"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SxCR_PL_Pos</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:af0df2c0e1e3fa3614d74ee91cefa8173"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41b1b2f7bd6f0af932ff0fb7df9336b6"><td class="memItemLeft" align="right" valign="top"><a id="a41b1b2f7bd6f0af932ff0fb7df9336b6" name="a41b1b2f7bd6f0af932ff0fb7df9336b6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SxCR_PL_0</b>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; DMA_SxCR_PL_Pos))</td></tr>
<tr class="separator:a41b1b2f7bd6f0af932ff0fb7df9336b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81817adc8c0ee54dea0f67a1a9e8eb77"><td class="memItemLeft" align="right" valign="top"><a id="a81817adc8c0ee54dea0f67a1a9e8eb77" name="a81817adc8c0ee54dea0f67a1a9e8eb77"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SxCR_PL_1</b>&#160;&#160;&#160;((uint32_t)(0x2UL &lt;&lt; DMA_SxCR_PL_Pos))</td></tr>
<tr class="separator:a81817adc8c0ee54dea0f67a1a9e8eb77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab771a3397b0e9de9eb50330ea6eef1dd"><td class="memItemLeft" align="right" valign="top"><a id="ab771a3397b0e9de9eb50330ea6eef1dd" name="ab771a3397b0e9de9eb50330ea6eef1dd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SxCR_PL_2</b>&#160;&#160;&#160;((uint32_t)(0x3UL &lt;&lt; DMA_SxCR_PL_Pos))</td></tr>
<tr class="separator:ab771a3397b0e9de9eb50330ea6eef1dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a596bbd1719434d9b94dc57641788484e"><td class="memItemLeft" align="right" valign="top"><a id="a596bbd1719434d9b94dc57641788484e" name="a596bbd1719434d9b94dc57641788484e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SxCR_PBURST_Pos</b>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:a596bbd1719434d9b94dc57641788484e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf0eee1ad1788868a194f95107057a16"><td class="memItemLeft" align="right" valign="top"><a id="adf0eee1ad1788868a194f95107057a16" name="adf0eee1ad1788868a194f95107057a16"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SxCR_PBURST_0</b>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; DMA_SxCR_PBURST_Pos))</td></tr>
<tr class="separator:adf0eee1ad1788868a194f95107057a16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a061207b2c654a0dd62e40187c9557eda"><td class="memItemLeft" align="right" valign="top"><a id="a061207b2c654a0dd62e40187c9557eda" name="a061207b2c654a0dd62e40187c9557eda"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SxCR_PBURST_1</b>&#160;&#160;&#160;((uint32_t)(0x2UL &lt;&lt; DMA_SxCR_PBURST_Pos))</td></tr>
<tr class="separator:a061207b2c654a0dd62e40187c9557eda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4691aa57ae4098a7ac3f5133f3213b19"><td class="memItemLeft" align="right" valign="top"><a id="a4691aa57ae4098a7ac3f5133f3213b19" name="a4691aa57ae4098a7ac3f5133f3213b19"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SxCR_PBURST_2</b>&#160;&#160;&#160;((uint32_t)(0x3UL &lt;&lt; DMA_SxCR_PBURST_Pos))</td></tr>
<tr class="separator:a4691aa57ae4098a7ac3f5133f3213b19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9bf6407dc86ae23902425ed20d90421"><td class="memItemLeft" align="right" valign="top"><a id="af9bf6407dc86ae23902425ed20d90421" name="af9bf6407dc86ae23902425ed20d90421"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SxCR_MBURST_Pos</b>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:af9bf6407dc86ae23902425ed20d90421"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e3931a8f14ffe008b8717e1b3232fca"><td class="memItemLeft" align="right" valign="top"><a id="a1e3931a8f14ffe008b8717e1b3232fca" name="a1e3931a8f14ffe008b8717e1b3232fca"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SxCR_MBURST_0</b>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; DMA_SxCR_MBURST_Pos))</td></tr>
<tr class="separator:a1e3931a8f14ffe008b8717e1b3232fca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af28eac7212392083bbf1b3d475022b74"><td class="memItemLeft" align="right" valign="top"><a id="af28eac7212392083bbf1b3d475022b74" name="af28eac7212392083bbf1b3d475022b74"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SxCR_MBURST_1</b>&#160;&#160;&#160;((uint32_t)(0x2UL &lt;&lt; DMA_SxCR_MBURST_Pos))</td></tr>
<tr class="separator:af28eac7212392083bbf1b3d475022b74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71f114953fb2f4706a8d4dd9beb3bb45"><td class="memItemLeft" align="right" valign="top"><a id="a71f114953fb2f4706a8d4dd9beb3bb45" name="a71f114953fb2f4706a8d4dd9beb3bb45"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SxCR_MBURST_2</b>&#160;&#160;&#160;((uint32_t)(0x3UL &lt;&lt; DMA_SxCR_MBURST_Pos))</td></tr>
<tr class="separator:a71f114953fb2f4706a8d4dd9beb3bb45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad569f0ab4c48c79330d07e2c09dcce0b"><td class="memItemLeft" align="right" valign="top"><a id="ad569f0ab4c48c79330d07e2c09dcce0b" name="ad569f0ab4c48c79330d07e2c09dcce0b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SxFCE_DMDIS_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ad569f0ab4c48c79330d07e2c09dcce0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae98a48ae58d0c6eed5e9ffe63e13c7f"><td class="memItemLeft" align="right" valign="top"><a id="aae98a48ae58d0c6eed5e9ffe63e13c7f" name="aae98a48ae58d0c6eed5e9ffe63e13c7f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SxFCR_DMDIS_0</b>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; DMA_SxFCE_DMDIS_Pos))</td></tr>
<tr class="separator:aae98a48ae58d0c6eed5e9ffe63e13c7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6876e8621d30962774d2b72dbc720ec"><td class="memItemLeft" align="right" valign="top"><a id="ae6876e8621d30962774d2b72dbc720ec" name="ae6876e8621d30962774d2b72dbc720ec"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SxFCR_FTH_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ae6876e8621d30962774d2b72dbc720ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63716e11d34bca95927671055aa63fe8"><td class="memItemLeft" align="right" valign="top"><a id="a63716e11d34bca95927671055aa63fe8" name="a63716e11d34bca95927671055aa63fe8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SxFCR_FTH_0</b>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; DMA_SxFCR_FTH_Pos))</td></tr>
<tr class="separator:a63716e11d34bca95927671055aa63fe8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3d780fc1222a183071c73e62a0524a1"><td class="memItemLeft" align="right" valign="top"><a id="ae3d780fc1222a183071c73e62a0524a1" name="ae3d780fc1222a183071c73e62a0524a1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SxFCR_FTH_1</b>&#160;&#160;&#160;((uint32_t)(0x2UL &lt;&lt; DMA_SxFCR_FTH_Pos))</td></tr>
<tr class="separator:ae3d780fc1222a183071c73e62a0524a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7cd590ccc1f8d4e9eeffd81261c80efb"><td class="memItemLeft" align="right" valign="top"><a id="a7cd590ccc1f8d4e9eeffd81261c80efb" name="a7cd590ccc1f8d4e9eeffd81261c80efb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SxFCR_FTH_2</b>&#160;&#160;&#160;((uint32_t)(0x3UL &lt;&lt; DMA_SxFCR_FTH_Pos))</td></tr>
<tr class="separator:a7cd590ccc1f8d4e9eeffd81261c80efb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04d5934cc3988e035dcb1bf40f6e755a"><td class="memItemLeft" align="right" valign="top"><a id="a04d5934cc3988e035dcb1bf40f6e755a" name="a04d5934cc3988e035dcb1bf40f6e755a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SxCR_TCIE_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:a04d5934cc3988e035dcb1bf40f6e755a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86e6592b451e33103e1d6d119046a5e3"><td class="memItemLeft" align="right" valign="top"><a id="a86e6592b451e33103e1d6d119046a5e3" name="a86e6592b451e33103e1d6d119046a5e3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SxCR_TCIE_Msk</b>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_SxCR_TCIE_Pos)</td></tr>
<tr class="separator:a86e6592b451e33103e1d6d119046a5e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ae47cc2cd2e985d29cb6b0bb65da1d7"><td class="memItemLeft" align="right" valign="top"><a id="a6ae47cc2cd2e985d29cb6b0bb65da1d7" name="a6ae47cc2cd2e985d29cb6b0bb65da1d7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SxCR_TCIE</b>&#160;&#160;&#160;DMA_SxCR_TCIE_Msk</td></tr>
<tr class="separator:a6ae47cc2cd2e985d29cb6b0bb65da1d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ed0223ba349ffb6e55d16415be0a92e"><td class="memItemLeft" align="right" valign="top"><a id="a7ed0223ba349ffb6e55d16415be0a92e" name="a7ed0223ba349ffb6e55d16415be0a92e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SxCR_HTIE_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:a7ed0223ba349ffb6e55d16415be0a92e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b2b5b47a0da93f112effd85edf7e27b"><td class="memItemLeft" align="right" valign="top"><a id="a1b2b5b47a0da93f112effd85edf7e27b" name="a1b2b5b47a0da93f112effd85edf7e27b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SxCR_HTIE_Msk</b>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_SxCR_HTIE_Pos)</td></tr>
<tr class="separator:a1b2b5b47a0da93f112effd85edf7e27b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13a7fe097608bc5031d42ba69effed20"><td class="memItemLeft" align="right" valign="top"><a id="a13a7fe097608bc5031d42ba69effed20" name="a13a7fe097608bc5031d42ba69effed20"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SxCR_HTIE</b>&#160;&#160;&#160;DMA_SxCR_HTIE_Msk</td></tr>
<tr class="separator:a13a7fe097608bc5031d42ba69effed20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3416da006a6a698c8f95f91e0b9b4b5f"><td class="memItemLeft" align="right" valign="top"><a id="a3416da006a6a698c8f95f91e0b9b4b5f" name="a3416da006a6a698c8f95f91e0b9b4b5f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SxCR_TEIE_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:a3416da006a6a698c8f95f91e0b9b4b5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e7331240fc8545d3dba92568b243039"><td class="memItemLeft" align="right" valign="top"><a id="a7e7331240fc8545d3dba92568b243039" name="a7e7331240fc8545d3dba92568b243039"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SxCR_TEIE_Msk</b>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_SxCR_TEIE_Pos)</td></tr>
<tr class="separator:a7e7331240fc8545d3dba92568b243039"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeee99c36ba3ea56cdb4f73a0b01fb602"><td class="memItemLeft" align="right" valign="top"><a id="aeee99c36ba3ea56cdb4f73a0b01fb602" name="aeee99c36ba3ea56cdb4f73a0b01fb602"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SxCR_TEIE</b>&#160;&#160;&#160;DMA_SxCR_TEIE_Msk</td></tr>
<tr class="separator:aeee99c36ba3ea56cdb4f73a0b01fb602"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90d77b99e19ffb0ce8533726db577011"><td class="memItemLeft" align="right" valign="top"><a id="a90d77b99e19ffb0ce8533726db577011" name="a90d77b99e19ffb0ce8533726db577011"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SxCR_DMEIE_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:a90d77b99e19ffb0ce8533726db577011"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a640f196b45fc4e81ac468cbc3503148b"><td class="memItemLeft" align="right" valign="top"><a id="a640f196b45fc4e81ac468cbc3503148b" name="a640f196b45fc4e81ac468cbc3503148b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SxCR_DMEIE_Msk</b>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_SxCR_DMEIE_Pos)</td></tr>
<tr class="separator:a640f196b45fc4e81ac468cbc3503148b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acaecc56f94a9af756d077cf7df1b6c41"><td class="memItemLeft" align="right" valign="top"><a id="acaecc56f94a9af756d077cf7df1b6c41" name="acaecc56f94a9af756d077cf7df1b6c41"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SxCR_DMEIE</b>&#160;&#160;&#160;DMA_SxCR_DMEIE_Msk</td></tr>
<tr class="separator:acaecc56f94a9af756d077cf7df1b6c41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a562b4b1bcd309931c42bfe7793044e91"><td class="memItemLeft" align="right" valign="top"><a id="a562b4b1bcd309931c42bfe7793044e91" name="a562b4b1bcd309931c42bfe7793044e91"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SxFCR_DMDIS_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:a562b4b1bcd309931c42bfe7793044e91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adedd400be2f182737e484d52be6b80c1"><td class="memItemLeft" align="right" valign="top"><a id="adedd400be2f182737e484d52be6b80c1" name="adedd400be2f182737e484d52be6b80c1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SxFCR_DMDIS_Msk</b>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_SxFCR_DMDIS_Pos)</td></tr>
<tr class="separator:adedd400be2f182737e484d52be6b80c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89406bb954742665691c0ac2f8d95ec9"><td class="memItemLeft" align="right" valign="top"><a id="a89406bb954742665691c0ac2f8d95ec9" name="a89406bb954742665691c0ac2f8d95ec9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SxFCR_DMDIS</b>&#160;&#160;&#160;DMA_SxFCR_DMDIS_Msk</td></tr>
<tr class="separator:a89406bb954742665691c0ac2f8d95ec9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc16d2a5937f7585320a98f7f6b578f9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA1</b>&#160;&#160;&#160;((void*)0x40026000)</td></tr>
<tr class="separator:gacc16d2a5937f7585320a98f7f6b578f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga506520140eec1708bc7570c49bdf972d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA2</b>&#160;&#160;&#160;((void*)0x40026400)</td></tr>
<tr class="separator:ga506520140eec1708bc7570c49bdf972d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2e7d426853f013c1640d82e8e4b82b6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_STREAM_0</b>&#160;&#160;&#160;0x100U</td></tr>
<tr class="separator:gac2e7d426853f013c1640d82e8e4b82b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga447ff64a93ff349de8e69f677b11671e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_STREAM_1</b>&#160;&#160;&#160;0x281U</td></tr>
<tr class="separator:ga447ff64a93ff349de8e69f677b11671e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa397e1f7a602bb33db0c853639e88a1a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_STREAM_2</b>&#160;&#160;&#160;0x402U</td></tr>
<tr class="separator:gaa397e1f7a602bb33db0c853639e88a1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6e414cb12721a0620819f0021c9b5ba"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_STREAM_3</b>&#160;&#160;&#160;0x583U</td></tr>
<tr class="separator:gaa6e414cb12721a0620819f0021c9b5ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dedc70f4d1b3ef45d6f5ba02aea2dcc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_STREAM_4</b>&#160;&#160;&#160;0x704U</td></tr>
<tr class="separator:ga4dedc70f4d1b3ef45d6f5ba02aea2dcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga950683618df33337d9c68a758ecc262d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_STREAM_5</b>&#160;&#160;&#160;0x885U</td></tr>
<tr class="separator:ga950683618df33337d9c68a758ecc262d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabaebafe649ed2b17ca7e13f6199afb2d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_STREAM_6</b>&#160;&#160;&#160;0xA06U</td></tr>
<tr class="separator:gabaebafe649ed2b17ca7e13f6199afb2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaeccb9f8a03ea7e28eff3b09143584bb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_STREAM_7</b>&#160;&#160;&#160;0xB87U</td></tr>
<tr class="separator:gaaeccb9f8a03ea7e28eff3b09143584bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd7de138931e93a90fc6c4eab5916bbe"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CHANNEL_0</b>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:gabd7de138931e93a90fc6c4eab5916bbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga283364370e9876af6406b9fa70e2944f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CHANNEL_1</b>&#160;&#160;&#160;0x02000000U</td></tr>
<tr class="separator:ga283364370e9876af6406b9fa70e2944f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9688f3e78cbc2109d214b7ca049e22df"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CHANNEL_2</b>&#160;&#160;&#160;0x04000000U</td></tr>
<tr class="separator:ga9688f3e78cbc2109d214b7ca049e22df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac689673fec4d72ede49a0d657e3a7e70"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CHANNEL_3</b>&#160;&#160;&#160;0x06000000U</td></tr>
<tr class="separator:gac689673fec4d72ede49a0d657e3a7e70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51b51f5b39e23b28ad99520ad5be596f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CHANNEL_4</b>&#160;&#160;&#160;0x08000000U</td></tr>
<tr class="separator:ga51b51f5b39e23b28ad99520ad5be596f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbaa82f3cff89858e50363c04ed0cca0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CHANNEL_5</b>&#160;&#160;&#160;0x0A000000U</td></tr>
<tr class="separator:gafbaa82f3cff89858e50363c04ed0cca0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad23679661d8da3bc1aaacc62f99821f7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CHANNEL_6</b>&#160;&#160;&#160;0x0C000000U</td></tr>
<tr class="separator:gad23679661d8da3bc1aaacc62f99821f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77ff4e8675a3991feb20e385242f34ab"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CHANNEL_7</b>&#160;&#160;&#160;0x0E000000U</td></tr>
<tr class="separator:ga77ff4e8675a3991feb20e385242f34ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb2cbf03ecae6804ae4a6f60a3e37c12"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_PERIPH_TO_MEMORY</b>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:gacb2cbf03ecae6804ae4a6f60a3e37c12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e76fc559a2d5c766c969e6e921b1ee9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_MEMORY_TO_PERIPH</b>&#160;&#160;&#160;DMA_SxCR_DIR_0</td></tr>
<tr class="separator:ga9e76fc559a2d5c766c969e6e921b1ee9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0695035d725855ccf64d2d8452a33810"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_MEMORY_TO_MEMORY</b>&#160;&#160;&#160;DMA_SxCR_DIR_1</td></tr>
<tr class="separator:ga0695035d725855ccf64d2d8452a33810"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04941acfbbdefc53e1e08133cffa3b8a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_NORMAL</b>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga04941acfbbdefc53e1e08133cffa3b8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c4f425cba13edffb3c831c036c91e01"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CIRCULAR</b>&#160;&#160;&#160;DMA_SxCR_CIRC_0</td></tr>
<tr class="separator:ga4c4f425cba13edffb3c831c036c91e01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7974ee645c8e275a2297cf37eec9e022"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_PFCTRL</b>&#160;&#160;&#160;DMA_SxCR_FLOWCTRL_0</td></tr>
<tr class="separator:ga7974ee645c8e275a2297cf37eec9e022"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga187cfa4963135305ed909965c429a7c5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_PERIPHERAL_INCREMENT_DISABLED</b>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga187cfa4963135305ed909965c429a7c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c84521dc6c1505c7987417b77a12b35"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_PERIPHERAL_INCREMENT_ENABLED</b>&#160;&#160;&#160;DMA_SxCR_CIRC_0</td></tr>
<tr class="separator:ga1c84521dc6c1505c7987417b77a12b35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1eee01e794e0e717fe79c508eb881357"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_MEMORY_INCREMENT_DISABLED</b>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga1eee01e794e0e717fe79c508eb881357"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82a3cee890194e648e8f175dfbfc4e37"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_MEMORY_INCREMENT_ENABLED</b>&#160;&#160;&#160;DMA_SxCR_MINC_0</td></tr>
<tr class="separator:ga82a3cee890194e648e8f175dfbfc4e37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55b8c8f5ec95f10d26d6c5b1c9136730"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_PDATAALIGN_BYTE</b>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga55b8c8f5ec95f10d26d6c5b1c9136730"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac08bfd907442dba5358830b247135bcc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_PDATAALIGN_HALFWORD</b>&#160;&#160;&#160;DMA_SxCR_PSIZE_0</td></tr>
<tr class="separator:gac08bfd907442dba5358830b247135bcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad50e97cbc4a726660db9c3f42ac93b0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_PDATAALIGN_WORD</b>&#160;&#160;&#160;DMA_SxCR_PSIZE_1</td></tr>
<tr class="separator:gaad50e97cbc4a726660db9c3f42ac93b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ed07bddf736298eba11508382ea4d51"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_MDATAALIGN_BYTE</b>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga9ed07bddf736298eba11508382ea4d51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c7355971c0da34a7ffe50ec87403071"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_MDATAALIGN_HALFWORD</b>&#160;&#160;&#160;DMA_SxCR_MSIZE_0</td></tr>
<tr class="separator:ga2c7355971c0da34a7ffe50ec87403071"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8812da819f18c873249074f3920220b2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_MDATAALIGN_WORD</b>&#160;&#160;&#160;DMA_SxCR_MSIZE_1</td></tr>
<tr class="separator:ga8812da819f18c873249074f3920220b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d1ed2bc9229ba3c953002bcf3a72130"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_PRIORITY_LOW</b>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga0d1ed2bc9229ba3c953002bcf3a72130"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6fbeee76fd4a02cbed64365bb4c1781"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_PRIORITY_MEDIUM</b>&#160;&#160;&#160;DMA_SxCR_PL_0</td></tr>
<tr class="separator:gad6fbeee76fd4a02cbed64365bb4c1781"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b2f5c5e22895f8b4bd52a27ec6cae2a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_PRIORITY_HIGH</b>&#160;&#160;&#160;DMA_SxCR_PL_1</td></tr>
<tr class="separator:ga6b2f5c5e22895f8b4bd52a27ec6cae2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed0542331a4d875d1d8d5b2878e9372c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_PRIORITY_VERY_HIGH</b>&#160;&#160;&#160;DMA_SxCR_PL_2</td></tr>
<tr class="separator:gaed0542331a4d875d1d8d5b2878e9372c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e94b7250e6a4f53d702b42b15796953"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_MBURST_SINGLE</b>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga4e94b7250e6a4f53d702b42b15796953"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9efcb13b2f0a715edb931dde213c000"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_MBURST_INC4</b>&#160;&#160;&#160;DMA_SxCR_MBURST_0</td></tr>
<tr class="separator:gac9efcb13b2f0a715edb931dde213c000"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b8834930bb3b93cd3fcf04660b6933d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_MBURST_INC8</b>&#160;&#160;&#160;DMA_SxCR_MBURST_1</td></tr>
<tr class="separator:ga4b8834930bb3b93cd3fcf04660b6933d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7812aea620b09c4f4281d614d86e6094"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_MBURST_INC16</b>&#160;&#160;&#160;DMA_SxCR_MBURST_2</td></tr>
<tr class="separator:ga7812aea620b09c4f4281d614d86e6094"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ee9cf4dc1c8bfc5ab6dfb95a00f81ff"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_PBURST_SINGLE</b>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga1ee9cf4dc1c8bfc5ab6dfb95a00f81ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc54efc746528ed9e0173dad956f7caf"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_PBURST_INC4</b>&#160;&#160;&#160;DMA_SxCR_PBURST_0</td></tr>
<tr class="separator:gacc54efc746528ed9e0173dad956f7caf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf76dd9b208c8606e8c5ae7abf8c26532"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_PBURST_INC8</b>&#160;&#160;&#160;DMA_SxCR_PBURST_1</td></tr>
<tr class="separator:gaf76dd9b208c8606e8c5ae7abf8c26532"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga705a631ea96b34aa5afa7fed06a487e0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_PBURST_INC16</b>&#160;&#160;&#160;DMA_SxCR_PBURST_2</td></tr>
<tr class="separator:ga705a631ea96b34aa5afa7fed06a487e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec22b199f9da9214bf908d7edbcd83e8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_FIFOMODE_DISABLE</b>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:gaec22b199f9da9214bf908d7edbcd83e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18709570bed6b9112520701c482fbe4b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_FIFOMODE_ENABLE</b>&#160;&#160;&#160;DMA_SxFCR_DMDIS_0</td></tr>
<tr class="separator:ga18709570bed6b9112520701c482fbe4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4debbd5733190b61b2115613d4b3658b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_FIFO_THRESHOLD_1QUARTERFULL</b>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga4debbd5733190b61b2115613d4b3658b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2b071aa3a3bfc936017f12fb956c56f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_FIFO_THRESHOLD_HALFFULL</b>&#160;&#160;&#160;DMA_SxFCR_FTH_0</td></tr>
<tr class="separator:gad2b071aa3a3bfc936017f12fb956c56f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1e4ba12bae8440421e6672795d71223"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_FIFO_THRESHOLD_3QUARTERSFULL</b>&#160;&#160;&#160;DMA_SxFCR_FTH_1</td></tr>
<tr class="separator:gae1e4ba12bae8440421e6672795d71223"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5de463bb24dc12fe7bbb300e1e4493f7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_FIFO_THRESHOLD_FULL</b>&#160;&#160;&#160;DMA_SxFCR_FTH_2</td></tr>
<tr class="separator:ga5de463bb24dc12fe7bbb300e1e4493f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06e83dd277e0d3e5635cf8ce8dfd6e16"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_IT_TC</b>&#160;&#160;&#160;((uint32_t)DMA_SxCR_TCIE)</td></tr>
<tr class="separator:ga06e83dd277e0d3e5635cf8ce8dfd6e16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9d92649d2a0146f663ff253d8f3b59e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_IT_TE</b>&#160;&#160;&#160;((uint32_t)DMA_SxCR_TEIE)</td></tr>
<tr class="separator:gaf9d92649d2a0146f663ff253d8f3b59e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71137443f7bdced1ee80697596e9ea98"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_IT_DME</b>&#160;&#160;&#160;((uint32_t)DMA_SxCR_DMEIE)</td></tr>
<tr class="separator:ga71137443f7bdced1ee80697596e9ea98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf11c572b9797e04a14b105fdc2e5f66"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_IT_HT</b>&#160;&#160;&#160;((uint32_t)DMA_SxCR_HTIE)</td></tr>
<tr class="separator:gadf11c572b9797e04a14b105fdc2e5f66"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="enum-members" name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:a85e2e84972b9a541688fdf72dc476cb9"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_d_m_a_8h.html#a85e2e84972b9a541688fdf72dc476cb9">DMA_ErrorStatus_t</a> { <a class="el" href="_d_m_a_8h.html#a85e2e84972b9a541688fdf72dc476cb9a926135e0bfd578a34e093790f7637415">DMA_OK</a>
, <a class="el" href="_d_m_a_8h.html#a85e2e84972b9a541688fdf72dc476cb9a864f3936f41533a2fef44a17fa1acaa2">DMA_BUSY</a>
, <a class="el" href="_d_m_a_8h.html#a85e2e84972b9a541688fdf72dc476cb9a84120fbc33c1119fb0eedb999cf7b44d">DMA_ERROR</a>
, <b>DMA_TIMEOUT</b>
 }</td></tr>
<tr class="memdesc:a85e2e84972b9a541688fdf72dc476cb9"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA transfer status enumeration.  <a href="_d_m_a_8h.html#a85e2e84972b9a541688fdf72dc476cb9">More...</a><br /></td></tr>
<tr class="separator:a85e2e84972b9a541688fdf72dc476cb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa860f148f84798519ec36d40c9a2338"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_d_m_a_8h.html#aaa860f148f84798519ec36d40c9a2338">DMA_InterruptId</a> { <a class="el" href="_d_m_a_8h.html#aaa860f148f84798519ec36d40c9a2338a090e1d9d1e59c876a6fd6987fd7b03e9">HALF_TRANSFER_CALLBACK</a>
, <a class="el" href="_d_m_a_8h.html#aaa860f148f84798519ec36d40c9a2338aa2c9954c05abbaa3297008f46d9e30c3">COMPLETE_TRANSFER_CALLBACK</a>
, <a class="el" href="_d_m_a_8h.html#aaa860f148f84798519ec36d40c9a2338a8ef7bca606f0406608159b30024179ef">ERROR_TRANSFER_CALLBACK</a>
 }</td></tr>
<tr class="memdesc:aaa860f148f84798519ec36d40c9a2338"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA interrupt identifier enumeration.  <a href="_d_m_a_8h.html#aaa860f148f84798519ec36d40c9a2338">More...</a><br /></td></tr>
<tr class="separator:aaa860f148f84798519ec36d40c9a2338"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfcf4066466e059fc8b6e3d619f3bdd7"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_d_m_a_8h.html#adfcf4066466e059fc8b6e3d619f3bdd7">DMA_States_t</a> { <a class="el" href="_d_m_a_8h.html#adfcf4066466e059fc8b6e3d619f3bdd7afd11bf6a0b24202d3438471c32cb8657">DMA_STATE_RESET</a>
, <a class="el" href="_d_m_a_8h.html#adfcf4066466e059fc8b6e3d619f3bdd7a3df5a6416a8b9a9ba886f502682733b5">DMA_STATE_READY</a>
, <a class="el" href="_d_m_a_8h.html#adfcf4066466e059fc8b6e3d619f3bdd7a068b793e730c56312910f61e594a4e36">DMA_STATE_BUSY</a>
 }</td></tr>
<tr class="memdesc:adfcf4066466e059fc8b6e3d619f3bdd7"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA channel state enumeration.  <a href="_d_m_a_8h.html#adfcf4066466e059fc8b6e3d619f3bdd7">More...</a><br /></td></tr>
<tr class="separator:adfcf4066466e059fc8b6e3d619f3bdd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:af8ea2274524a36caf0d36fa2d8564df5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_d_m_a_8h.html#a85e2e84972b9a541688fdf72dc476cb9">DMA_ErrorStatus_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_d_m_a_8h.html#af8ea2274524a36caf0d36fa2d8564df5">DMA_Init</a> (<a class="el" href="struct_d_m_a___handle__t.html">DMA_Handle_t</a> *pHandleDMA, uint32_t TimeOut)</td></tr>
<tr class="memdesc:af8ea2274524a36caf0d36fa2d8564df5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initializes a DMA channel handle.  <br /></td></tr>
<tr class="separator:af8ea2274524a36caf0d36fa2d8564df5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a268b990d352d0dd010740d8cc7356446"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_d_m_a_8h.html#a85e2e84972b9a541688fdf72dc476cb9">DMA_ErrorStatus_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_d_m_a_8h.html#a268b990d352d0dd010740d8cc7356446">DMA_StartInterrupt</a> (<a class="el" href="struct_d_m_a___handle__t.html">DMA_Handle_t</a> *pHandleDMA, void *srcAddress, void *destAddress, uint32_t DataLength)</td></tr>
<tr class="memdesc:a268b990d352d0dd010740d8cc7356446"><td class="mdescLeft">&#160;</td><td class="mdescRight">Starts a DMA transfer.  <br /></td></tr>
<tr class="separator:a268b990d352d0dd010740d8cc7356446"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1688ff8f1f83af4e5195ea4e29ec572c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_d_m_a_8h.html#a85e2e84972b9a541688fdf72dc476cb9">DMA_ErrorStatus_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_d_m_a_8h.html#a1688ff8f1f83af4e5195ea4e29ec572c">DMA_RegisterCallBack</a> (<a class="el" href="struct_d_m_a___handle__t.html">DMA_Handle_t</a> *pHandleDMA, <a class="el" href="_d_m_a_8h.html#aaa860f148f84798519ec36d40c9a2338">DMA_InterruptId</a> IntId, void(*CallBack)(void))</td></tr>
<tr class="memdesc:a1688ff8f1f83af4e5195ea4e29ec572c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Registers a callback function for a specific DMA interrupt.  <br /></td></tr>
<tr class="separator:a1688ff8f1f83af4e5195ea4e29ec572c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c61d7192e99d262603d27c9bfeea75a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_d_m_a_8h.html#a85e2e84972b9a541688fdf72dc476cb9">DMA_ErrorStatus_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_d_m_a_8h.html#a5c61d7192e99d262603d27c9bfeea75a">DMA_UnRegisterCallBack</a> (<a class="el" href="struct_d_m_a___handle__t.html">DMA_Handle_t</a> *pHandleDMA, <a class="el" href="_d_m_a_8h.html#aaa860f148f84798519ec36d40c9a2338">DMA_InterruptId</a> IntId)</td></tr>
<tr class="memdesc:a5c61d7192e99d262603d27c9bfeea75a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Unregisters a callback function for a specific DMA interrupt.  <br /></td></tr>
<tr class="separator:a5c61d7192e99d262603d27c9bfeea75a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2347b9ab6c312dfdac40843afacba25a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_d_m_a_8h.html#a85e2e84972b9a541688fdf72dc476cb9">DMA_ErrorStatus_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_d_m_a_8h.html#a2347b9ab6c312dfdac40843afacba25a">DMA_GetState</a> (<a class="el" href="struct_d_m_a___handle__t.html">DMA_Handle_t</a> *pHandleDMA, <a class="el" href="_d_m_a_8h.html#adfcf4066466e059fc8b6e3d619f3bdd7">DMA_States_t</a> *state)</td></tr>
<tr class="memdesc:a2347b9ab6c312dfdac40843afacba25a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the current state of a DMA channel.  <br /></td></tr>
<tr class="separator:a2347b9ab6c312dfdac40843afacba25a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Provides functions and definitions for Direct Memory Access (DMA) control on STM32F401CC. </p>
<dl class="section user"><dt>Project Name</dt><dd>stm32f401xx drivers</dd></dl>
<dl class="section user"><dt>Code Language</dt><dd>C</dd></dl>
<dl class="section user"><dt>Description</dt><dd>This header file defines functions and macros for initializing, configuring, and using the DMA controller on the STM32F401CC microcontroller. It provides a layer of abstraction over the low-level register access specific to this microcontroller, making it easier to perform DMA transfers in your code.</dd></dl>
<dl class="section user"><dt>Author</dt><dd>Mahmoud Abou-Hawis</dd></dl>
<dl class="section date"><dt>Date</dt><dd>[25/3/2024] <br  />
 </dd></dl>
</div><h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="a85e2e84972b9a541688fdf72dc476cb9" name="a85e2e84972b9a541688fdf72dc476cb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85e2e84972b9a541688fdf72dc476cb9">&#9670;&#160;</a></span>DMA_ErrorStatus_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="_d_m_a_8h.html#a85e2e84972b9a541688fdf72dc476cb9">DMA_ErrorStatus_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA transfer status enumeration. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a85e2e84972b9a541688fdf72dc476cb9a926135e0bfd578a34e093790f7637415" name="a85e2e84972b9a541688fdf72dc476cb9a926135e0bfd578a34e093790f7637415"></a>DMA_OK&#160;</td><td class="fielddoc"><p>Transfer completed successfully. </p>
</td></tr>
<tr><td class="fieldname"><a id="a85e2e84972b9a541688fdf72dc476cb9a864f3936f41533a2fef44a17fa1acaa2" name="a85e2e84972b9a541688fdf72dc476cb9a864f3936f41533a2fef44a17fa1acaa2"></a>DMA_BUSY&#160;</td><td class="fielddoc"><p>The DMA controller is currently busy with another transfer. </p>
</td></tr>
<tr><td class="fieldname"><a id="a85e2e84972b9a541688fdf72dc476cb9a84120fbc33c1119fb0eedb999cf7b44d" name="a85e2e84972b9a541688fdf72dc476cb9a84120fbc33c1119fb0eedb999cf7b44d"></a>DMA_ERROR&#160;</td><td class="fielddoc"><p>An error occurred during the transfer. </p>
</td></tr>
</table>

</div>
</div>
<a id="aaa860f148f84798519ec36d40c9a2338" name="aaa860f148f84798519ec36d40c9a2338"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa860f148f84798519ec36d40c9a2338">&#9670;&#160;</a></span>DMA_InterruptId</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="_d_m_a_8h.html#aaa860f148f84798519ec36d40c9a2338">DMA_InterruptId</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA interrupt identifier enumeration. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="aaa860f148f84798519ec36d40c9a2338a090e1d9d1e59c876a6fd6987fd7b03e9" name="aaa860f148f84798519ec36d40c9a2338a090e1d9d1e59c876a6fd6987fd7b03e9"></a>HALF_TRANSFER_CALLBACK&#160;</td><td class="fielddoc"><p>Interrupt triggered when the DMA transfer reaches half completion. </p>
</td></tr>
<tr><td class="fieldname"><a id="aaa860f148f84798519ec36d40c9a2338aa2c9954c05abbaa3297008f46d9e30c3" name="aaa860f148f84798519ec36d40c9a2338aa2c9954c05abbaa3297008f46d9e30c3"></a>COMPLETE_TRANSFER_CALLBACK&#160;</td><td class="fielddoc"><p>Interrupt triggered when the DMA transfer is complete. </p>
</td></tr>
<tr><td class="fieldname"><a id="aaa860f148f84798519ec36d40c9a2338a8ef7bca606f0406608159b30024179ef" name="aaa860f148f84798519ec36d40c9a2338a8ef7bca606f0406608159b30024179ef"></a>ERROR_TRANSFER_CALLBACK&#160;</td><td class="fielddoc"><p>Interrupt triggered when an error occurs during the DMA transfer. </p>
</td></tr>
</table>

</div>
</div>
<a id="adfcf4066466e059fc8b6e3d619f3bdd7" name="adfcf4066466e059fc8b6e3d619f3bdd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adfcf4066466e059fc8b6e3d619f3bdd7">&#9670;&#160;</a></span>DMA_States_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="_d_m_a_8h.html#adfcf4066466e059fc8b6e3d619f3bdd7">DMA_States_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA channel state enumeration. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="adfcf4066466e059fc8b6e3d619f3bdd7afd11bf6a0b24202d3438471c32cb8657" name="adfcf4066466e059fc8b6e3d619f3bdd7afd11bf6a0b24202d3438471c32cb8657"></a>DMA_STATE_RESET&#160;</td><td class="fielddoc"><p>DMA channel is in reset state (not initialized or undergoing reset). </p>
</td></tr>
<tr><td class="fieldname"><a id="adfcf4066466e059fc8b6e3d619f3bdd7a3df5a6416a8b9a9ba886f502682733b5" name="adfcf4066466e059fc8b6e3d619f3bdd7a3df5a6416a8b9a9ba886f502682733b5"></a>DMA_STATE_READY&#160;</td><td class="fielddoc"><p>DMA channel is ready for a new transfer (initialization complete, no ongoing transfer). </p>
</td></tr>
<tr><td class="fieldname"><a id="adfcf4066466e059fc8b6e3d619f3bdd7a068b793e730c56312910f61e594a4e36" name="adfcf4066466e059fc8b6e3d619f3bdd7a068b793e730c56312910f61e594a4e36"></a>DMA_STATE_BUSY&#160;</td><td class="fielddoc"><p>DMA channel is currently busy with a transfer operation. </p>
</td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="a2347b9ab6c312dfdac40843afacba25a" name="a2347b9ab6c312dfdac40843afacba25a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2347b9ab6c312dfdac40843afacba25a">&#9670;&#160;</a></span>DMA_GetState()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_d_m_a_8h.html#a85e2e84972b9a541688fdf72dc476cb9">DMA_ErrorStatus_t</a> DMA_GetState </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___handle__t.html">DMA_Handle_t</a> *&#160;</td>
          <td class="paramname"><em>pHandleDMA</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="_d_m_a_8h.html#adfcf4066466e059fc8b6e3d619f3bdd7">DMA_States_t</a> *&#160;</td>
          <td class="paramname"><em>state</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Gets the current state of a DMA channel. </p>
<p>This function retrieves the current state of the DMA channel represented by the provided handle. The specific details of the returned state information may vary depending on the DMA controller implementation.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">pHandleDMA</td><td>Pointer to a DMA handle structure (<code><a class="el" href="struct_d_m_a___handle__t.html" title="DMA channel handle structure.">DMA_Handle_t</a></code>).</td></tr>
    <tr><td class="paramdir">[in,out]</td><td class="paramname">state</td><td>pointer to DMA state.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>DMA_ErrorStatus_t indicating the status of the callback unregistration:<ul>
<li>DMA_OK: Callback unregistered successfully.</li>
<li>DMA_ERROR: An error occurred during callback unregistration. </li>
</ul>
</dd></dl>

</div>
</div>
<a id="af8ea2274524a36caf0d36fa2d8564df5" name="af8ea2274524a36caf0d36fa2d8564df5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8ea2274524a36caf0d36fa2d8564df5">&#9670;&#160;</a></span>DMA_Init()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_d_m_a_8h.html#a85e2e84972b9a541688fdf72dc476cb9">DMA_ErrorStatus_t</a> DMA_Init </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___handle__t.html">DMA_Handle_t</a> *&#160;</td>
          <td class="paramname"><em>pHandleDMA</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>TimeOut</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Initializes a DMA channel handle. </p>
<p>This function configures a DMA channel based on the settings provided in the <code>pHandleDMA</code> structure's <code>Initialization</code> member.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">pHandleDMA</td><td>Pointer to a DMA handle structure (<code><a class="el" href="struct_d_m_a___handle__t.html" title="DMA channel handle structure.">DMA_Handle_t</a></code>). This structure must be filled with the desired DMA channel configuration before calling this function.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>DMA_ErrorStatus_t indicating the status of the initialization:<ul>
<li>DMA_OK: Initialization successful.</li>
<li>DMA_ERROR: An error occurred during initialization.</li>
<li>DMA_BUSY: The DMA channel is currently busy.</li>
</ul>
</dd></dl>
<dl class="section note"><dt>Note</dt><dd>This function must be called before using any other DMA functions on the specified channel. </dd></dl>
<p>Check if the parameters are valid</p>
<p>get the stream which will configured</p>
<p>Check if the stram not busy</p>
<p>Clear last configuration</p>
<p>set the new configuration</p>

</div>
</div>
<a id="a1688ff8f1f83af4e5195ea4e29ec572c" name="a1688ff8f1f83af4e5195ea4e29ec572c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1688ff8f1f83af4e5195ea4e29ec572c">&#9670;&#160;</a></span>DMA_RegisterCallBack()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_d_m_a_8h.html#a85e2e84972b9a541688fdf72dc476cb9">DMA_ErrorStatus_t</a> DMA_RegisterCallBack </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___handle__t.html">DMA_Handle_t</a> *&#160;</td>
          <td class="paramname"><em>pHandleDMA</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="_d_m_a_8h.html#aaa860f148f84798519ec36d40c9a2338">DMA_InterruptId</a>&#160;</td>
          <td class="paramname"><em>IntId</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">void(*)(void)&#160;</td>
          <td class="paramname"><em>CallBack</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Registers a callback function for a specific DMA interrupt. </p>
<p>This function associates a callback function with a particular DMA interrupt (half-transfer, complete transfer, or error) for the specified channel.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">pHandleDMA</td><td>Pointer to a DMA handle structure (<code><a class="el" href="struct_d_m_a___handle__t.html" title="DMA channel handle structure.">DMA_Handle_t</a></code>). </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">IntId</td><td>Interrupt identifier (<code>DMA_InterruptId</code>). </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">CallBack</td><td>Pointer to the callback function to be invoked upon the specified interrupt.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>DMA_ErrorStatus_t indicating the status of the callback registration:<ul>
<li>DMA_OK: Callback registered successfully.</li>
<li>DMA_ERROR: An error occurred during callback registration. </li>
</ul>
</dd></dl>

</div>
</div>
<a id="a268b990d352d0dd010740d8cc7356446" name="a268b990d352d0dd010740d8cc7356446"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a268b990d352d0dd010740d8cc7356446">&#9670;&#160;</a></span>DMA_StartInterrupt()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_d_m_a_8h.html#a85e2e84972b9a541688fdf72dc476cb9">DMA_ErrorStatus_t</a> DMA_StartInterrupt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___handle__t.html">DMA_Handle_t</a> *&#160;</td>
          <td class="paramname"><em>pHandleDMA</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"><em>srcAddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"><em>destAddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>DataLength</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Starts a DMA transfer. </p>
<p>This function initiates a DMA transfer between the specified source and destination addresses with the provided data length.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">pHandleDMA</td><td>Pointer to a DMA handle structure (<code><a class="el" href="struct_d_m_a___handle__t.html" title="DMA channel handle structure.">DMA_Handle_t</a></code>). The channel and configuration for the transfer should be set in this structure before calling this function. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">srcAddress</td><td>Source address for the data transfer. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">destAddress</td><td>Destination address for the data transfer. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">DataLength</td><td>Number of bytes to be transferred.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>DMA_ErrorStatus_t indicating the status of the transfer start:<ul>
<li>DMA_OK: Transfer started successfully.</li>
<li>DMA_ERROR: An error occurred during transfer start.</li>
<li>DMA_BUSY: The DMA channel is currently busy. </li>
</ul>
</dd></dl>

</div>
</div>
<a id="a5c61d7192e99d262603d27c9bfeea75a" name="a5c61d7192e99d262603d27c9bfeea75a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c61d7192e99d262603d27c9bfeea75a">&#9670;&#160;</a></span>DMA_UnRegisterCallBack()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_d_m_a_8h.html#a85e2e84972b9a541688fdf72dc476cb9">DMA_ErrorStatus_t</a> DMA_UnRegisterCallBack </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___handle__t.html">DMA_Handle_t</a> *&#160;</td>
          <td class="paramname"><em>pHandleDMA</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="_d_m_a_8h.html#aaa860f148f84798519ec36d40c9a2338">DMA_InterruptId</a>&#160;</td>
          <td class="paramname"><em>IntId</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Unregisters a callback function for a specific DMA interrupt. </p>
<p>This function removes a previously registered callback function associated with a particular DMA interrupt (half-transfer, complete transfer, or error) for the specified channel.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">pHandleDMA</td><td>Pointer to a DMA handle structure (<code><a class="el" href="struct_d_m_a___handle__t.html" title="DMA channel handle structure.">DMA_Handle_t</a></code>). </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">IntId</td><td>Interrupt identifier (<code>DMA_InterruptId</code>).</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>DMA_ErrorStatus_t indicating the status of the callback unregistration:<ul>
<li>DMA_OK: Callback unregistered successfully.</li>
<li>DMA_ERROR: An error occurred during callback unregistration. </li>
</ul>
</dd></dl>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.7
</small></address>
</body>
</html>
