#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sun Apr 27 14:17:50 2025
# Process ID         : 21844
# Current directory  : C:/Users/11248/Desktop/FPGA/wyj_test_3-1/wyj_test_3-1.sim/sim_1/behav/xsim
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent13172 C:\Users\11248\Desktop\FPGA\wyj_test_3-1\wyj_test_3-1.sim\sim_1\behav\xsim\wyj_test_3_1_wrapper_behav.wdb
# Log file           : C:/Users/11248/Desktop/FPGA/wyj_test_3-1/wyj_test_3-1.sim/sim_1/behav/xsim/vivado.log
# Journal file       : C:/Users/11248/Desktop/FPGA/wyj_test_3-1/wyj_test_3-1.sim/sim_1/behav/xsim\vivado.jou
# Running On         : DESKTOP-LEIGION
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 22631
# Processor Detail   : 12th Gen Intel(R) Core(TM) i7-12700H
# CPU Frequency      : 2688 MHz
# CPU Physical cores : 14
# CPU Logical cores  : 20
# Host memory        : 16962 MB
# Swap memory        : 3489 MB
# Total Virtual      : 20451 MB
# Available Virtual  : 6801 MB
#-----------------------------------------------------------
start_gui
open_wave_database {C:\Users\11248\Desktop\FPGA\wyj_test_3-1\wyj_test_3-1.sim\sim_1\behav\xsim\wyj_test_3_1_wrapper_behav.wdb}
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at E:/design/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at E:/design/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at E:/design/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/design/Vivado/2024.2/data/ip'.
current_fileset: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1619.141 ; gain = 347.992
open_wave_database: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1621.355 ; gain = 350.207
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Apr 27 14:18:29 2025...
