\hypertarget{classBaseCache_1_1BaseCache}{
\section{クラス BaseCache}
\label{classBaseCache_1_1BaseCache}\index{BaseCache::BaseCache@{BaseCache::BaseCache}}
}
BaseCacheに対する継承グラフ:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=5cm]{classBaseCache_1_1BaseCache}
\end{center}
\end{figure}
\subsection*{Static Public 変数}
\begin{DoxyCompactItemize}
\item 
string \hyperlink{classBaseCache_1_1BaseCache_acce15679d830831b0bbe8ebc2a60b2ca}{type} = '\hyperlink{classBaseCache_1_1BaseCache}{BaseCache}'
\item 
string \hyperlink{classBaseCache_1_1BaseCache_a17da7064bc5c518791f0c891eff05fda}{cxx\_\-header} = \char`\"{}mem/cache/base.hh\char`\"{}
\item 
tuple \hyperlink{classBaseCache_1_1BaseCache_a19c16ab1fbe2e2d958dbfd7213149cfc}{assoc} = Param.Int(\char`\"{}associativity\char`\"{})
\item 
tuple \hyperlink{classBaseCache_1_1BaseCache_a436a0fbcd55f5b33c39cb0e4b6898d0e}{hit\_\-latency} = Param.Cycles(\char`\"{}The hit latency for this cache\char`\"{})
\item 
tuple \hyperlink{classBaseCache_1_1BaseCache_a429316ef45dd1f50afd6893d69df14ff}{response\_\-latency}
\item 
tuple \hyperlink{classBaseCache_1_1BaseCache_a51e99500c857b9a43def7df123f04211}{max\_\-miss\_\-count}
\item 
tuple \hyperlink{classBaseCache_1_1BaseCache_a9654d86897b3fa84b4ce812f955467a5}{mshrs} = Param.Int(\char`\"{}number of MSHRs (max outstanding requests)\char`\"{})
\item 
tuple \hyperlink{classBaseCache_1_1BaseCache_a377e5da8df1f89c5468c8b8cd07eac89}{size} = Param.MemorySize(\char`\"{}capacity in bytes\char`\"{})
\item 
tuple \hyperlink{classBaseCache_1_1BaseCache_a76c2c133c0ca2454e00f406cd8368eeb}{forward\_\-snoops}
\item 
tuple \hyperlink{classBaseCache_1_1BaseCache_ad7fc27036bf98b9b662ad9992833b458}{is\_\-top\_\-level} = Param.Bool(False, \char`\"{}Is this cache at the top level (e.g. L1)\char`\"{})
\item 
tuple \hyperlink{classBaseCache_1_1BaseCache_ad5c12e446f263e196690cea7686311e6}{tgts\_\-per\_\-mshr} = Param.Int(\char`\"{}max number of \hyperlink{group__CacheStatistics_gaa45ed75982de310df369d8bfa4b8896f}{accesses} per \hyperlink{classMSHR}{MSHR}\char`\"{})
\item 
tuple \hyperlink{classBaseCache_1_1BaseCache_a113d3ca0f38b0118d2e0c606bc1d742d}{two\_\-queue}
\item 
tuple \hyperlink{classBaseCache_1_1BaseCache_a890200fe0ea63598dec56b553da3bfb1}{write\_\-buffers} = Param.Int(8, \char`\"{}number of write buffers\char`\"{})
\item 
tuple \hyperlink{classBaseCache_1_1BaseCache_a53a99d890ac829666ac272f59ceabdff}{prefetch\_\-on\_\-access}
\item 
tuple \hyperlink{classBaseCache_1_1BaseCache_a7fc8a097fde225fa0218465029ad22d5}{prefetcher} = Param.BasePrefetcher(NULL,\char`\"{}Prefetcher attached to cache\char`\"{})
\item 
tuple \hyperlink{classBaseCache_1_1BaseCache_aba2a6f360ad513aac2a909e979db565c}{cpu\_\-side} = \hyperlink{classSlavePort}{SlavePort}(\char`\"{}Port on side closer to CPU\char`\"{})
\item 
tuple \hyperlink{classBaseCache_1_1BaseCache_a4753243a6eb570c8aca99d06979cddee}{mem\_\-side} = \hyperlink{classMasterPort}{MasterPort}(\char`\"{}Port on side closer to MEM\char`\"{})
\item 
tuple \hyperlink{classBaseCache_1_1BaseCache_aa330ef4ab6a08f4d5d28427274cd4f68}{addr\_\-ranges} = VectorParam.AddrRange(\mbox{[}AllMemory\mbox{]}, \char`\"{}The address range for the CPU-\/side port\char`\"{})
\item 
tuple \hyperlink{classBaseCache_1_1BaseCache_ab737471139f5a296e5b26e8a0e1b0744}{system} = Param.System(Parent.any, \char`\"{}System we belong to\char`\"{})
\item 
tuple \hyperlink{classBaseCache_1_1BaseCache_a0545f3dc4d67873176d4d70d4618e078}{sequential\_\-access}
\item 
tuple \hyperlink{classBaseCache_1_1BaseCache_ae056df42c3ab581ce6db9f061a5695f0}{tags} = Param.BaseTags(\hyperlink{classLRU}{LRU}(), \char`\"{}Tag Store for \hyperlink{classLRU}{LRU} caches\char`\"{})
\end{DoxyCompactItemize}


\subsection{変数}
\hypertarget{classBaseCache_1_1BaseCache_aa330ef4ab6a08f4d5d28427274cd4f68}{
\index{BaseCache::BaseCache@{BaseCache::BaseCache}!addr\_\-ranges@{addr\_\-ranges}}
\index{addr\_\-ranges@{addr\_\-ranges}!BaseCache::BaseCache@{BaseCache::BaseCache}}
\subsubsection[{addr\_\-ranges}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf addr\_\-ranges} = VectorParam.AddrRange(\mbox{[}AllMemory\mbox{]}, \char`\"{}The address range for the CPU-\/side port\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classBaseCache_1_1BaseCache_aa330ef4ab6a08f4d5d28427274cd4f68}
\hypertarget{classBaseCache_1_1BaseCache_a19c16ab1fbe2e2d958dbfd7213149cfc}{
\index{BaseCache::BaseCache@{BaseCache::BaseCache}!assoc@{assoc}}
\index{assoc@{assoc}!BaseCache::BaseCache@{BaseCache::BaseCache}}
\subsubsection[{assoc}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf assoc} = Param.Int(\char`\"{}associativity\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classBaseCache_1_1BaseCache_a19c16ab1fbe2e2d958dbfd7213149cfc}
\hypertarget{classBaseCache_1_1BaseCache_aba2a6f360ad513aac2a909e979db565c}{
\index{BaseCache::BaseCache@{BaseCache::BaseCache}!cpu\_\-side@{cpu\_\-side}}
\index{cpu\_\-side@{cpu\_\-side}!BaseCache::BaseCache@{BaseCache::BaseCache}}
\subsubsection[{cpu\_\-side}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf cpu\_\-side} = {\bf SlavePort}(\char`\"{}Port on side closer to CPU\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classBaseCache_1_1BaseCache_aba2a6f360ad513aac2a909e979db565c}
\hypertarget{classBaseCache_1_1BaseCache_a17da7064bc5c518791f0c891eff05fda}{
\index{BaseCache::BaseCache@{BaseCache::BaseCache}!cxx\_\-header@{cxx\_\-header}}
\index{cxx\_\-header@{cxx\_\-header}!BaseCache::BaseCache@{BaseCache::BaseCache}}
\subsubsection[{cxx\_\-header}]{\setlength{\rightskip}{0pt plus 5cm}string {\bf cxx\_\-header} = \char`\"{}mem/cache/base.hh\char`\"{}\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classBaseCache_1_1BaseCache_a17da7064bc5c518791f0c891eff05fda}


\hyperlink{classMemObject_1_1MemObject_a17da7064bc5c518791f0c891eff05fda}{MemObject}を再定義しています。\hypertarget{classBaseCache_1_1BaseCache_a76c2c133c0ca2454e00f406cd8368eeb}{
\index{BaseCache::BaseCache@{BaseCache::BaseCache}!forward\_\-snoops@{forward\_\-snoops}}
\index{forward\_\-snoops@{forward\_\-snoops}!BaseCache::BaseCache@{BaseCache::BaseCache}}
\subsubsection[{forward\_\-snoops}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf forward\_\-snoops}\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classBaseCache_1_1BaseCache_a76c2c133c0ca2454e00f406cd8368eeb}
{\bfseries 初期値:}
\begin{DoxyCode}
Param.Bool(True,
        "forward snoops from mem side to cpu side")
\end{DoxyCode}
\hypertarget{classBaseCache_1_1BaseCache_a436a0fbcd55f5b33c39cb0e4b6898d0e}{
\index{BaseCache::BaseCache@{BaseCache::BaseCache}!hit\_\-latency@{hit\_\-latency}}
\index{hit\_\-latency@{hit\_\-latency}!BaseCache::BaseCache@{BaseCache::BaseCache}}
\subsubsection[{hit\_\-latency}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf hit\_\-latency} = Param.Cycles(\char`\"{}The hit latency for this cache\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classBaseCache_1_1BaseCache_a436a0fbcd55f5b33c39cb0e4b6898d0e}
\hypertarget{classBaseCache_1_1BaseCache_ad7fc27036bf98b9b662ad9992833b458}{
\index{BaseCache::BaseCache@{BaseCache::BaseCache}!is\_\-top\_\-level@{is\_\-top\_\-level}}
\index{is\_\-top\_\-level@{is\_\-top\_\-level}!BaseCache::BaseCache@{BaseCache::BaseCache}}
\subsubsection[{is\_\-top\_\-level}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf is\_\-top\_\-level} = Param.Bool(False, \char`\"{}Is this cache at the top level (e.g. L1)\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classBaseCache_1_1BaseCache_ad7fc27036bf98b9b662ad9992833b458}
\hypertarget{classBaseCache_1_1BaseCache_a51e99500c857b9a43def7df123f04211}{
\index{BaseCache::BaseCache@{BaseCache::BaseCache}!max\_\-miss\_\-count@{max\_\-miss\_\-count}}
\index{max\_\-miss\_\-count@{max\_\-miss\_\-count}!BaseCache::BaseCache@{BaseCache::BaseCache}}
\subsubsection[{max\_\-miss\_\-count}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf max\_\-miss\_\-count}\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classBaseCache_1_1BaseCache_a51e99500c857b9a43def7df123f04211}
{\bfseries 初期値:}
\begin{DoxyCode}
Param.Counter(0,
        "number of misses to handle before calling exit")
\end{DoxyCode}
\hypertarget{classBaseCache_1_1BaseCache_a4753243a6eb570c8aca99d06979cddee}{
\index{BaseCache::BaseCache@{BaseCache::BaseCache}!mem\_\-side@{mem\_\-side}}
\index{mem\_\-side@{mem\_\-side}!BaseCache::BaseCache@{BaseCache::BaseCache}}
\subsubsection[{mem\_\-side}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf mem\_\-side} = {\bf MasterPort}(\char`\"{}Port on side closer to MEM\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classBaseCache_1_1BaseCache_a4753243a6eb570c8aca99d06979cddee}
\hypertarget{classBaseCache_1_1BaseCache_a9654d86897b3fa84b4ce812f955467a5}{
\index{BaseCache::BaseCache@{BaseCache::BaseCache}!mshrs@{mshrs}}
\index{mshrs@{mshrs}!BaseCache::BaseCache@{BaseCache::BaseCache}}
\subsubsection[{mshrs}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf mshrs} = Param.Int(\char`\"{}number of MSHRs (max outstanding requests)\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classBaseCache_1_1BaseCache_a9654d86897b3fa84b4ce812f955467a5}
\hypertarget{classBaseCache_1_1BaseCache_a53a99d890ac829666ac272f59ceabdff}{
\index{BaseCache::BaseCache@{BaseCache::BaseCache}!prefetch\_\-on\_\-access@{prefetch\_\-on\_\-access}}
\index{prefetch\_\-on\_\-access@{prefetch\_\-on\_\-access}!BaseCache::BaseCache@{BaseCache::BaseCache}}
\subsubsection[{prefetch\_\-on\_\-access}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf prefetch\_\-on\_\-access}\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classBaseCache_1_1BaseCache_a53a99d890ac829666ac272f59ceabdff}
{\bfseries 初期値:}
\begin{DoxyCode}
Param.Bool(False,
         "notify the hardware prefetcher on every access (not just misses)")
\end{DoxyCode}
\hypertarget{classBaseCache_1_1BaseCache_a7fc8a097fde225fa0218465029ad22d5}{
\index{BaseCache::BaseCache@{BaseCache::BaseCache}!prefetcher@{prefetcher}}
\index{prefetcher@{prefetcher}!BaseCache::BaseCache@{BaseCache::BaseCache}}
\subsubsection[{prefetcher}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf prefetcher} = Param.BasePrefetcher(NULL,\char`\"{}Prefetcher attached to cache\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classBaseCache_1_1BaseCache_a7fc8a097fde225fa0218465029ad22d5}
\hypertarget{classBaseCache_1_1BaseCache_a429316ef45dd1f50afd6893d69df14ff}{
\index{BaseCache::BaseCache@{BaseCache::BaseCache}!response\_\-latency@{response\_\-latency}}
\index{response\_\-latency@{response\_\-latency}!BaseCache::BaseCache@{BaseCache::BaseCache}}
\subsubsection[{response\_\-latency}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf response\_\-latency}\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classBaseCache_1_1BaseCache_a429316ef45dd1f50afd6893d69df14ff}
{\bfseries 初期値:}
\begin{DoxyCode}
Param.Cycles(
            "Additional cache latency for the return path to core on a miss")
\end{DoxyCode}
\hypertarget{classBaseCache_1_1BaseCache_a0545f3dc4d67873176d4d70d4618e078}{
\index{BaseCache::BaseCache@{BaseCache::BaseCache}!sequential\_\-access@{sequential\_\-access}}
\index{sequential\_\-access@{sequential\_\-access}!BaseCache::BaseCache@{BaseCache::BaseCache}}
\subsubsection[{sequential\_\-access}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf sequential\_\-access}\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classBaseCache_1_1BaseCache_a0545f3dc4d67873176d4d70d4618e078}
{\bfseries 初期値:}
\begin{DoxyCode}
Param.Bool(False,
        "Whether to access tags and data sequentially")
\end{DoxyCode}
\hypertarget{classBaseCache_1_1BaseCache_a377e5da8df1f89c5468c8b8cd07eac89}{
\index{BaseCache::BaseCache@{BaseCache::BaseCache}!size@{size}}
\index{size@{size}!BaseCache::BaseCache@{BaseCache::BaseCache}}
\subsubsection[{size}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf size} = Param.MemorySize(\char`\"{}capacity in bytes\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classBaseCache_1_1BaseCache_a377e5da8df1f89c5468c8b8cd07eac89}
\hypertarget{classBaseCache_1_1BaseCache_ab737471139f5a296e5b26e8a0e1b0744}{
\index{BaseCache::BaseCache@{BaseCache::BaseCache}!system@{system}}
\index{system@{system}!BaseCache::BaseCache@{BaseCache::BaseCache}}
\subsubsection[{system}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf system} = Param.System(Parent.any, \char`\"{}System we belong to\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classBaseCache_1_1BaseCache_ab737471139f5a296e5b26e8a0e1b0744}
\hypertarget{classBaseCache_1_1BaseCache_ae056df42c3ab581ce6db9f061a5695f0}{
\index{BaseCache::BaseCache@{BaseCache::BaseCache}!tags@{tags}}
\index{tags@{tags}!BaseCache::BaseCache@{BaseCache::BaseCache}}
\subsubsection[{tags}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf tags} = Param.BaseTags({\bf LRU}(), \char`\"{}Tag Store for {\bf LRU} caches\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classBaseCache_1_1BaseCache_ae056df42c3ab581ce6db9f061a5695f0}
\hypertarget{classBaseCache_1_1BaseCache_ad5c12e446f263e196690cea7686311e6}{
\index{BaseCache::BaseCache@{BaseCache::BaseCache}!tgts\_\-per\_\-mshr@{tgts\_\-per\_\-mshr}}
\index{tgts\_\-per\_\-mshr@{tgts\_\-per\_\-mshr}!BaseCache::BaseCache@{BaseCache::BaseCache}}
\subsubsection[{tgts\_\-per\_\-mshr}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf tgts\_\-per\_\-mshr} = Param.Int(\char`\"{}max number of {\bf accesses} per {\bf MSHR}\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classBaseCache_1_1BaseCache_ad5c12e446f263e196690cea7686311e6}
\hypertarget{classBaseCache_1_1BaseCache_a113d3ca0f38b0118d2e0c606bc1d742d}{
\index{BaseCache::BaseCache@{BaseCache::BaseCache}!two\_\-queue@{two\_\-queue}}
\index{two\_\-queue@{two\_\-queue}!BaseCache::BaseCache@{BaseCache::BaseCache}}
\subsubsection[{two\_\-queue}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf two\_\-queue}\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classBaseCache_1_1BaseCache_a113d3ca0f38b0118d2e0c606bc1d742d}
{\bfseries 初期値:}
\begin{DoxyCode}
Param.Bool(False,
        "whether the lifo should have two queue replacement")
\end{DoxyCode}
\hypertarget{classBaseCache_1_1BaseCache_acce15679d830831b0bbe8ebc2a60b2ca}{
\index{BaseCache::BaseCache@{BaseCache::BaseCache}!type@{type}}
\index{type@{type}!BaseCache::BaseCache@{BaseCache::BaseCache}}
\subsubsection[{type}]{\setlength{\rightskip}{0pt plus 5cm}string {\bf type} = '{\bf BaseCache}'\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classBaseCache_1_1BaseCache_acce15679d830831b0bbe8ebc2a60b2ca}


\hyperlink{classMemObject_1_1MemObject_acce15679d830831b0bbe8ebc2a60b2ca}{MemObject}を再定義しています。\hypertarget{classBaseCache_1_1BaseCache_a890200fe0ea63598dec56b553da3bfb1}{
\index{BaseCache::BaseCache@{BaseCache::BaseCache}!write\_\-buffers@{write\_\-buffers}}
\index{write\_\-buffers@{write\_\-buffers}!BaseCache::BaseCache@{BaseCache::BaseCache}}
\subsubsection[{write\_\-buffers}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf write\_\-buffers} = Param.Int(8, \char`\"{}number of write buffers\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classBaseCache_1_1BaseCache_a890200fe0ea63598dec56b553da3bfb1}


このクラスの説明は次のファイルから生成されました:\begin{DoxyCompactItemize}
\item 
mem/cache/\hyperlink{BaseCache_8py}{BaseCache.py}\end{DoxyCompactItemize}
