/*
 * Copyright (C) 2018 Unigroup Spreadtrum & RDA Technologies Co., Ltd.
 *
 * This file is dual-licensed: you can use it either under the terms
 * of the GPL or the X11 license, at your option. Note that this dual
 * licensing only applies to this file, and not this project as a
 * whole.
 *
 ********************************************************************
 * Auto generated c code from ASIC Documentation, PLEASE DONOT EDIT *
 ********************************************************************
 */

/*
 * SVN URL      : http://shsvn06/svn/CHIP/Interface/SharkL6Pro/Autoreg/RTL0.9/SharkL6Pro_doc_DE_top_0635_cq_goodcode_202010131505/reg/aon/top_dvfs_reg.xlsx;SharkL6Pro DVFS APB Control Register
 *     Revision : 248562
 *     Author   : {author}
 *     Date     : {date}
 */

#ifndef __TOP_DVFS_APB_H____
#define __TOP_DVFS_APB_H____

/* Some defs, in case these are not defined elsewhere */
#ifndef SCI_IOMAP
#define SCI_IOMAP(_b_) ( (_b_) )
#endif

#ifndef SCI_ADDR
#define SCI_ADDR(_b_, _o_) ( (_b_) + (_o_) )
#endif

#ifndef CTL_TOP_DVFS_APB_BASE
#define CTL_TOP_DVFS_APB_BASE           SCI_IOMAP(0x64940000)
#endif

/* registers definitions for CTL_TOP_DVFS_APB, 0x64940000 */
#define REG_TOP_DVFS_APB_DCDC_CPU0_FIX_VOLTAGE_CTRL         SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0000)
#define REG_TOP_DVFS_APB_DCDC_CPU0_DVFS_WAIT_WINDOW_CFG     SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0004)
#define REG_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_UP_DELAY_CFG0    SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0008)
#define REG_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_UP_DELAY_CFG1    SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x000C)
#define REG_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_UP_DELAY_CFG2    SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0010)
#define REG_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_UP_DELAY_CFG3    SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0014)
#define REG_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_UP_DELAY_CFG4    SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0018)
#define REG_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_UP_DELAY_CFG5    SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x001C)
#define REG_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_UP_DELAY_CFG6    SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0020)
#define REG_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_UP_DELAY_CFG7    SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0024)
#define REG_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_DOWN_DELAY_CFG0  SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0028)
#define REG_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_DOWN_DELAY_CFG1  SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x002C)
#define REG_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_DOWN_DELAY_CFG2  SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0030)
#define REG_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_DOWN_DELAY_CFG3  SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0034)
#define REG_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_DOWN_DELAY_CFG4  SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0038)
#define REG_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_DOWN_DELAY_CFG5  SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x003C)
#define REG_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_DOWN_DELAY_CFG6  SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0040)
#define REG_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_DOWN_DELAY_CFG7  SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0044)
#define REG_TOP_DVFS_APB_DCDC_CPU0_SW_DVFS_CTRL             SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0048)
#define REG_TOP_DVFS_APB_DCDC_CPU0_SW_DVFS_CTRL_ADI         SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x004C)
#define REG_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_JUDGE_BYPASS     SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0058)
#define REG_TOP_DVFS_APB_DCDC_CPU0_VOL_TUNE_UP_CFG0         SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x005C)
#define REG_TOP_DVFS_APB_DCDC_CPU0_VOL_TUNE_UP_CFG1         SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0060)
#define REG_TOP_DVFS_APB_DCDC_CPU0_VOL_TUNE_UP_CFG2         SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0064)
#define REG_TOP_DVFS_APB_DCDC_CPU0_VOL_TUNE_UP_CFG3         SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0068)
#define REG_TOP_DVFS_APB_DCDC_CPU0_VOL_TUNE_DOWN_CFG0       SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x006C)
#define REG_TOP_DVFS_APB_DCDC_CPU0_VOL_TUNE_DOWN_CFG1       SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0070)
#define REG_TOP_DVFS_APB_DCDC_CPU0_VOL_TUNE_DOWN_CFG2       SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0074)
#define REG_TOP_DVFS_APB_DCDC_CPU0_VOL_TUNE_DOWN_CFG3       SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0078)
#define REG_TOP_DVFS_APB_DCDC_CPU0_DVFS_VOLTAGE_VALUE0      SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x007C)
#define REG_TOP_DVFS_APB_DCDC_CPU0_DVFS_VOLTAGE_VALUE1      SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0080)
#define REG_TOP_DVFS_APB_DCDC_CPU0_DVFS_VOLTAGE_VALUE2      SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0084)
#define REG_TOP_DVFS_APB_DCDC_CPU0_DVFS_VOLTAGE_VALUE3      SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0088)
#define REG_TOP_DVFS_APB_DCDC_CPU0_DVFS_VOLTAGE_VALUE4      SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x008C)
#define REG_TOP_DVFS_APB_DCDC_CPU0_DVFS_VOLTAGE_VALUE5      SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0090)
#define REG_TOP_DVFS_APB_DCDC_CPU0_DVFS_VOLTAGE_VALUE6      SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0094)
#define REG_TOP_DVFS_APB_DCDC_CPU0_DVFS_VOLTAGE_VALUE7      SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0098)
#define REG_TOP_DVFS_APB_DCDC_CPU0_SW_DVFS_POLL0            SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x009C)
#define REG_TOP_DVFS_APB_DCDC_CPU0_SW_DVFS_POLL1            SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x00A0)
#define REG_TOP_DVFS_APB_DCDC_CPU0_DVFS_STATE_DBG0          SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x00A4)
#define REG_TOP_DVFS_APB_DCDC_CPU0_DVFS_STATE_DBG1          SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x00A8)
#define REG_TOP_DVFS_APB_DCDC_CPU0_DVFS_STATE_DBG2          SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x00AC)
#define REG_TOP_DVFS_APB_DCDC_CPU0_STEP_TUNE_CFG            SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0114)
#define REG_TOP_DVFS_APB_DCDC_CPU0_DVFS_CNT                 SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0118)
#define REG_TOP_DVFS_APB_DCDC_CPU1_FIX_VOLTAGE_CTRL         SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x011C)
#define REG_TOP_DVFS_APB_DCDC_CPU1_DVFS_WAIT_WINDOW_CFG     SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0120)
#define REG_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_UP_DELAY_CFG0    SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0124)
#define REG_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_UP_DELAY_CFG1    SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0128)
#define REG_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_UP_DELAY_CFG2    SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x012C)
#define REG_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_UP_DELAY_CFG3    SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0130)
#define REG_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_UP_DELAY_CFG4    SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0134)
#define REG_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_UP_DELAY_CFG5    SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0138)
#define REG_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_UP_DELAY_CFG6    SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x013C)
#define REG_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_UP_DELAY_CFG7    SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0140)
#define REG_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_DOWN_DELAY_CFG0  SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0144)
#define REG_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_DOWN_DELAY_CFG1  SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0148)
#define REG_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_DOWN_DELAY_CFG2  SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x014C)
#define REG_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_DOWN_DELAY_CFG3  SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0150)
#define REG_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_DOWN_DELAY_CFG4  SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0154)
#define REG_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_DOWN_DELAY_CFG5  SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0158)
#define REG_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_DOWN_DELAY_CFG6  SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x015C)
#define REG_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_DOWN_DELAY_CFG7  SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0160)
#define REG_TOP_DVFS_APB_DCDC_CPU1_SW_DVFS_CTRL             SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0164)
#define REG_TOP_DVFS_APB_DCDC_CPU1_SW_DVFS_CTRL_ADI         SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0168)
#define REG_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_JUDGE_BYPASS     SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0174)
#define REG_TOP_DVFS_APB_DCDC_CPU1_VOL_TUNE_UP_CFG0         SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0178)
#define REG_TOP_DVFS_APB_DCDC_CPU1_VOL_TUNE_UP_CFG1         SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x017C)
#define REG_TOP_DVFS_APB_DCDC_CPU1_VOL_TUNE_UP_CFG2         SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0180)
#define REG_TOP_DVFS_APB_DCDC_CPU1_VOL_TUNE_UP_CFG3         SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0184)
#define REG_TOP_DVFS_APB_DCDC_CPU1_VOL_TUNE_DOWN_CFG0       SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0188)
#define REG_TOP_DVFS_APB_DCDC_CPU1_VOL_TUNE_DOWN_CFG1       SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x018C)
#define REG_TOP_DVFS_APB_DCDC_CPU1_VOL_TUNE_DOWN_CFG2       SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0190)
#define REG_TOP_DVFS_APB_DCDC_CPU1_VOL_TUNE_DOWN_CFG3       SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0194)
#define REG_TOP_DVFS_APB_DCDC_CPU1_DVFS_VOLTAGE_VALUE0      SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0198)
#define REG_TOP_DVFS_APB_DCDC_CPU1_DVFS_VOLTAGE_VALUE1      SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x019C)
#define REG_TOP_DVFS_APB_DCDC_CPU1_DVFS_VOLTAGE_VALUE2      SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x01A0)
#define REG_TOP_DVFS_APB_DCDC_CPU1_DVFS_VOLTAGE_VALUE3      SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x01A4)
#define REG_TOP_DVFS_APB_DCDC_CPU1_DVFS_VOLTAGE_VALUE4      SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x01A8)
#define REG_TOP_DVFS_APB_DCDC_CPU1_DVFS_VOLTAGE_VALUE5      SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x01AC)
#define REG_TOP_DVFS_APB_DCDC_CPU1_DVFS_VOLTAGE_VALUE6      SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x01B0)
#define REG_TOP_DVFS_APB_DCDC_CPU1_DVFS_VOLTAGE_VALUE7      SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x01B4)
#define REG_TOP_DVFS_APB_DCDC_CPU1_SW_DVFS_POLL0            SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x01B8)
#define REG_TOP_DVFS_APB_DCDC_CPU1_SW_DVFS_POLL1            SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x01BC)
#define REG_TOP_DVFS_APB_DCDC_CPU1_DVFS_STATE_DBG0          SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x01C0)
#define REG_TOP_DVFS_APB_DCDC_CPU1_DVFS_STATE_DBG1          SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x01C4)
#define REG_TOP_DVFS_APB_DCDC_CPU1_DVFS_STATE_DBG2          SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x01C8)
#define REG_TOP_DVFS_APB_DCDC_CPU1_STEP_TUNE_CFG            SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0230)
#define REG_TOP_DVFS_APB_DCDC_CPU1_DVFS_CNT                 SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0234)
#define REG_TOP_DVFS_APB_DCDC_CPU2_FIX_VOLTAGE_CTRL         SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0238)
#define REG_TOP_DVFS_APB_DCDC_CPU2_DVFS_WAIT_WINDOW_CFG     SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x023C)
#define REG_TOP_DVFS_APB_DCDC_CPU2_VOLTAGE_UP_DELAY_CFG0    SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0240)
#define REG_TOP_DVFS_APB_DCDC_CPU2_VOLTAGE_UP_DELAY_CFG1    SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0244)
#define REG_TOP_DVFS_APB_DCDC_CPU2_VOLTAGE_UP_DELAY_CFG2    SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0248)
#define REG_TOP_DVFS_APB_DCDC_CPU2_VOLTAGE_UP_DELAY_CFG3    SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x024C)
#define REG_TOP_DVFS_APB_DCDC_CPU2_VOLTAGE_UP_DELAY_CFG4    SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0250)
#define REG_TOP_DVFS_APB_DCDC_CPU2_VOLTAGE_UP_DELAY_CFG5    SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0254)
#define REG_TOP_DVFS_APB_DCDC_CPU2_VOLTAGE_UP_DELAY_CFG6    SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0258)
#define REG_TOP_DVFS_APB_DCDC_CPU2_VOLTAGE_UP_DELAY_CFG7    SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x025C)
#define REG_TOP_DVFS_APB_DCDC_CPU2_VOLTAGE_DOWN_DELAY_CFG0  SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0260)
#define REG_TOP_DVFS_APB_DCDC_CPU2_VOLTAGE_DOWN_DELAY_CFG1  SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0264)
#define REG_TOP_DVFS_APB_DCDC_CPU2_VOLTAGE_DOWN_DELAY_CFG2  SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0268)
#define REG_TOP_DVFS_APB_DCDC_CPU2_VOLTAGE_DOWN_DELAY_CFG3  SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x026C)
#define REG_TOP_DVFS_APB_DCDC_CPU2_VOLTAGE_DOWN_DELAY_CFG4  SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0270)
#define REG_TOP_DVFS_APB_DCDC_CPU2_VOLTAGE_DOWN_DELAY_CFG5  SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0274)
#define REG_TOP_DVFS_APB_DCDC_CPU2_VOLTAGE_DOWN_DELAY_CFG6  SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0278)
#define REG_TOP_DVFS_APB_DCDC_CPU2_VOLTAGE_DOWN_DELAY_CFG7  SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x027C)
#define REG_TOP_DVFS_APB_DCDC_CPU2_SW_DVFS_CTRL             SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0280)
#define REG_TOP_DVFS_APB_DCDC_CPU2_SW_DVFS_CTRL_ADI         SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0284)
#define REG_TOP_DVFS_APB_DCDC_CPU2_VOLTAGE_JUDGE_BYPASS     SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0290)
#define REG_TOP_DVFS_APB_DCDC_CPU2_VOL_TUNE_UP_CFG0         SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0294)
#define REG_TOP_DVFS_APB_DCDC_CPU2_VOL_TUNE_UP_CFG1         SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0298)
#define REG_TOP_DVFS_APB_DCDC_CPU2_VOL_TUNE_UP_CFG2         SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x029C)
#define REG_TOP_DVFS_APB_DCDC_CPU2_VOL_TUNE_UP_CFG3         SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x02A0)
#define REG_TOP_DVFS_APB_DCDC_CPU2_VOL_TUNE_DOWN_CFG0       SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x02A4)
#define REG_TOP_DVFS_APB_DCDC_CPU2_VOL_TUNE_DOWN_CFG1       SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x02A8)
#define REG_TOP_DVFS_APB_DCDC_CPU2_VOL_TUNE_DOWN_CFG2       SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x02AC)
#define REG_TOP_DVFS_APB_DCDC_CPU2_VOL_TUNE_DOWN_CFG3       SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x02B0)
#define REG_TOP_DVFS_APB_DCDC_CPU2_DVFS_VOLTAGE_VALUE0      SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x02B4)
#define REG_TOP_DVFS_APB_DCDC_CPU2_DVFS_VOLTAGE_VALUE1      SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x02B8)
#define REG_TOP_DVFS_APB_DCDC_CPU2_DVFS_VOLTAGE_VALUE2      SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x02BC)
#define REG_TOP_DVFS_APB_DCDC_CPU2_DVFS_VOLTAGE_VALUE3      SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x02C0)
#define REG_TOP_DVFS_APB_DCDC_CPU2_DVFS_VOLTAGE_VALUE4      SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x02C4)
#define REG_TOP_DVFS_APB_DCDC_CPU2_DVFS_VOLTAGE_VALUE5      SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x02C8)
#define REG_TOP_DVFS_APB_DCDC_CPU2_DVFS_VOLTAGE_VALUE6      SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x02CC)
#define REG_TOP_DVFS_APB_DCDC_CPU2_DVFS_VOLTAGE_VALUE7      SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x02D0)
#define REG_TOP_DVFS_APB_DCDC_CPU2_SW_DVFS_POLL0            SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x02D4)
#define REG_TOP_DVFS_APB_DCDC_CPU2_SW_DVFS_POLL1            SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x02D8)
#define REG_TOP_DVFS_APB_DCDC_CPU2_DVFS_STATE_DBG0          SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x02DC)
#define REG_TOP_DVFS_APB_DCDC_CPU2_DVFS_STATE_DBG1          SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x02E0)
#define REG_TOP_DVFS_APB_DCDC_CPU2_DVFS_STATE_DBG2          SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x02E4)
#define REG_TOP_DVFS_APB_DCDC_CPU2_STEP_TUNE_CFG            SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x034C)
#define REG_TOP_DVFS_APB_DCDC_CPU2_DVFS_CNT                 SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0350)
#define REG_TOP_DVFS_APB_DCDC_MM_FIX_VOLTAGE_CTRL           SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0354)
#define REG_TOP_DVFS_APB_DCDC_MM_DVFS_WAIT_WINDOW_CFG       SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0358)
#define REG_TOP_DVFS_APB_DCDC_MM_VOLTAGE_UP_DELAY_CFG0      SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x035C)
#define REG_TOP_DVFS_APB_DCDC_MM_VOLTAGE_UP_DELAY_CFG1      SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0360)
#define REG_TOP_DVFS_APB_DCDC_MM_VOLTAGE_UP_DELAY_CFG2      SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0364)
#define REG_TOP_DVFS_APB_DCDC_MM_VOLTAGE_UP_DELAY_CFG3      SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0368)
#define REG_TOP_DVFS_APB_DCDC_MM_VOLTAGE_UP_DELAY_CFG4      SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x036C)
#define REG_TOP_DVFS_APB_DCDC_MM_VOLTAGE_UP_DELAY_CFG5      SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0370)
#define REG_TOP_DVFS_APB_DCDC_MM_VOLTAGE_UP_DELAY_CFG6      SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0374)
#define REG_TOP_DVFS_APB_DCDC_MM_VOLTAGE_UP_DELAY_CFG7      SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0378)
#define REG_TOP_DVFS_APB_DCDC_MM_VOLTAGE_DOWN_DELAY_CFG0    SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x037C)
#define REG_TOP_DVFS_APB_DCDC_MM_VOLTAGE_DOWN_DELAY_CFG1    SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0380)
#define REG_TOP_DVFS_APB_DCDC_MM_VOLTAGE_DOWN_DELAY_CFG2    SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0384)
#define REG_TOP_DVFS_APB_DCDC_MM_VOLTAGE_DOWN_DELAY_CFG3    SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0388)
#define REG_TOP_DVFS_APB_DCDC_MM_VOLTAGE_DOWN_DELAY_CFG4    SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x038C)
#define REG_TOP_DVFS_APB_DCDC_MM_VOLTAGE_DOWN_DELAY_CFG5    SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0390)
#define REG_TOP_DVFS_APB_DCDC_MM_VOLTAGE_DOWN_DELAY_CFG6    SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0394)
#define REG_TOP_DVFS_APB_DCDC_MM_VOLTAGE_DOWN_DELAY_CFG7    SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0398)
#define REG_TOP_DVFS_APB_DCDC_MM_SW_DVFS_CTRL               SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x039C)
#define REG_TOP_DVFS_APB_DCDC_MM_SW_DVFS_CTRL_ADI           SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x03A0)
#define REG_TOP_DVFS_APB_DCDC_MM_VOLTAGE_JUDGE_BYPASS       SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x03AC)
#define REG_TOP_DVFS_APB_DCDC_MM_VOL_TUNE_UP_CFG0           SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x03B0)
#define REG_TOP_DVFS_APB_DCDC_MM_VOL_TUNE_UP_CFG1           SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x03B4)
#define REG_TOP_DVFS_APB_DCDC_MM_VOL_TUNE_UP_CFG2           SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x03B8)
#define REG_TOP_DVFS_APB_DCDC_MM_VOL_TUNE_UP_CFG3           SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x03BC)
#define REG_TOP_DVFS_APB_DCDC_MM_VOL_TUNE_DOWN_CFG0         SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x03C0)
#define REG_TOP_DVFS_APB_DCDC_MM_VOL_TUNE_DOWN_CFG1         SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x03C4)
#define REG_TOP_DVFS_APB_DCDC_MM_VOL_TUNE_DOWN_CFG2         SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x03C8)
#define REG_TOP_DVFS_APB_DCDC_MM_VOL_TUNE_DOWN_CFG3         SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x03CC)
#define REG_TOP_DVFS_APB_DCDC_MM_DVFS_VOLTAGE_VALUE0        SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x03D0)
#define REG_TOP_DVFS_APB_DCDC_MM_DVFS_VOLTAGE_VALUE1        SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x03D4)
#define REG_TOP_DVFS_APB_DCDC_MM_DVFS_VOLTAGE_VALUE2        SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x03D8)
#define REG_TOP_DVFS_APB_DCDC_MM_DVFS_VOLTAGE_VALUE3        SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x03DC)
#define REG_TOP_DVFS_APB_DCDC_MM_DVFS_VOLTAGE_VALUE4        SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x03E0)
#define REG_TOP_DVFS_APB_DCDC_MM_DVFS_VOLTAGE_VALUE5        SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x03E4)
#define REG_TOP_DVFS_APB_DCDC_MM_DVFS_VOLTAGE_VALUE6        SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x03E8)
#define REG_TOP_DVFS_APB_DCDC_MM_DVFS_VOLTAGE_VALUE7        SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x03EC)
#define REG_TOP_DVFS_APB_DCDC_MM_SW_DVFS_POLL0              SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x03F0)
#define REG_TOP_DVFS_APB_DCDC_MM_SW_DVFS_POLL1              SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x03F4)
#define REG_TOP_DVFS_APB_DCDC_MM_DVFS_STATE_DBG0            SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x03F8)
#define REG_TOP_DVFS_APB_DCDC_MM_DVFS_STATE_DBG1            SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x03FC)
#define REG_TOP_DVFS_APB_DCDC_MM_DVFS_STATE_DBG2            SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0400)
#define REG_TOP_DVFS_APB_DCDC_MM_STEP_TUNE_CFG              SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0468)
#define REG_TOP_DVFS_APB_DCDC_MM_DVFS_CNT                   SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x046C)
#define REG_TOP_DVFS_APB_DCDC_GPU_FIX_VOLTAGE_CTRL          SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0470)
#define REG_TOP_DVFS_APB_DCDC_GPU_DVFS_WAIT_WINDOW_CFG      SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0474)
#define REG_TOP_DVFS_APB_DCDC_GPU_VOLTAGE_UP_DELAY_CFG0     SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0478)
#define REG_TOP_DVFS_APB_DCDC_GPU_VOLTAGE_UP_DELAY_CFG1     SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x047C)
#define REG_TOP_DVFS_APB_DCDC_GPU_VOLTAGE_UP_DELAY_CFG2     SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0480)
#define REG_TOP_DVFS_APB_DCDC_GPU_VOLTAGE_UP_DELAY_CFG3     SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0484)
#define REG_TOP_DVFS_APB_DCDC_GPU_VOLTAGE_UP_DELAY_CFG4     SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0488)
#define REG_TOP_DVFS_APB_DCDC_GPU_VOLTAGE_UP_DELAY_CFG5     SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x048C)
#define REG_TOP_DVFS_APB_DCDC_GPU_VOLTAGE_UP_DELAY_CFG6     SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0490)
#define REG_TOP_DVFS_APB_DCDC_GPU_VOLTAGE_UP_DELAY_CFG7     SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0494)
#define REG_TOP_DVFS_APB_DCDC_GPU_VOLTAGE_DOWN_DELAY_CFG0   SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0498)
#define REG_TOP_DVFS_APB_DCDC_GPU_VOLTAGE_DOWN_DELAY_CFG1   SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x049C)
#define REG_TOP_DVFS_APB_DCDC_GPU_VOLTAGE_DOWN_DELAY_CFG2   SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x04A0)
#define REG_TOP_DVFS_APB_DCDC_GPU_VOLTAGE_DOWN_DELAY_CFG3   SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x04A4)
#define REG_TOP_DVFS_APB_DCDC_GPU_VOLTAGE_DOWN_DELAY_CFG4   SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x04A8)
#define REG_TOP_DVFS_APB_DCDC_GPU_VOLTAGE_DOWN_DELAY_CFG5   SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x04AC)
#define REG_TOP_DVFS_APB_DCDC_GPU_VOLTAGE_DOWN_DELAY_CFG6   SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x04B0)
#define REG_TOP_DVFS_APB_DCDC_GPU_VOLTAGE_DOWN_DELAY_CFG7   SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x04B4)
#define REG_TOP_DVFS_APB_DCDC_GPU_SW_DVFS_CTRL              SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x04B8)
#define REG_TOP_DVFS_APB_DCDC_GPU_SW_DVFS_CTRL_ADI          SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x04BC)
#define REG_TOP_DVFS_APB_DCDC_GPU_VOLTAGE_JUDGE_BYPASS      SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x04C8)
#define REG_TOP_DVFS_APB_DCDC_GPU_VOL_TUNE_UP_CFG0          SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x04CC)
#define REG_TOP_DVFS_APB_DCDC_GPU_VOL_TUNE_UP_CFG1          SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x04D0)
#define REG_TOP_DVFS_APB_DCDC_GPU_VOL_TUNE_UP_CFG2          SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x04D4)
#define REG_TOP_DVFS_APB_DCDC_GPU_VOL_TUNE_UP_CFG3          SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x04D8)
#define REG_TOP_DVFS_APB_DCDC_GPU_VOL_TUNE_DOWN_CFG0        SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x04DC)
#define REG_TOP_DVFS_APB_DCDC_GPU_VOL_TUNE_DOWN_CFG1        SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x04E0)
#define REG_TOP_DVFS_APB_DCDC_GPU_VOL_TUNE_DOWN_CFG2        SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x04E4)
#define REG_TOP_DVFS_APB_DCDC_GPU_VOL_TUNE_DOWN_CFG3        SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x04E8)
#define REG_TOP_DVFS_APB_DCDC_GPU_DVFS_VOLTAGE_VALUE0       SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x04EC)
#define REG_TOP_DVFS_APB_DCDC_GPU_DVFS_VOLTAGE_VALUE1       SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x04F0)
#define REG_TOP_DVFS_APB_DCDC_GPU_DVFS_VOLTAGE_VALUE2       SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x04F4)
#define REG_TOP_DVFS_APB_DCDC_GPU_DVFS_VOLTAGE_VALUE3       SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x04F8)
#define REG_TOP_DVFS_APB_DCDC_GPU_DVFS_VOLTAGE_VALUE4       SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x04FC)
#define REG_TOP_DVFS_APB_DCDC_GPU_DVFS_VOLTAGE_VALUE5       SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0500)
#define REG_TOP_DVFS_APB_DCDC_GPU_DVFS_VOLTAGE_VALUE6       SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0504)
#define REG_TOP_DVFS_APB_DCDC_GPU_DVFS_VOLTAGE_VALUE7       SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0508)
#define REG_TOP_DVFS_APB_DCDC_GPU_SW_DVFS_POLL0             SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x050C)
#define REG_TOP_DVFS_APB_DCDC_GPU_SW_DVFS_POLL1             SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0510)
#define REG_TOP_DVFS_APB_DCDC_GPU_DVFS_STATE_DBG0           SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0514)
#define REG_TOP_DVFS_APB_DCDC_GPU_DVFS_STATE_DBG1           SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0518)
#define REG_TOP_DVFS_APB_DCDC_GPU_DVFS_STATE_DBG2           SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x051C)
#define REG_TOP_DVFS_APB_DCDC_GPU_STEP_TUNE_CFG             SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0584)
#define REG_TOP_DVFS_APB_DCDC_GPU_DVFS_CNT                  SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0588)
#define REG_TOP_DVFS_APB_DCDC_AI_FIX_VOLTAGE_CTRL           SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x058C)
#define REG_TOP_DVFS_APB_DCDC_AI_DVFS_WAIT_WINDOW_CFG       SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0590)
#define REG_TOP_DVFS_APB_DCDC_AI_VOLTAGE_UP_DELAY_CFG0      SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0594)
#define REG_TOP_DVFS_APB_DCDC_AI_VOLTAGE_UP_DELAY_CFG1      SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0598)
#define REG_TOP_DVFS_APB_DCDC_AI_VOLTAGE_UP_DELAY_CFG2      SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x059C)
#define REG_TOP_DVFS_APB_DCDC_AI_VOLTAGE_UP_DELAY_CFG3      SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x05A0)
#define REG_TOP_DVFS_APB_DCDC_AI_VOLTAGE_UP_DELAY_CFG4      SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x05A4)
#define REG_TOP_DVFS_APB_DCDC_AI_VOLTAGE_UP_DELAY_CFG5      SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x05A8)
#define REG_TOP_DVFS_APB_DCDC_AI_VOLTAGE_UP_DELAY_CFG6      SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x05AC)
#define REG_TOP_DVFS_APB_DCDC_AI_VOLTAGE_UP_DELAY_CFG7      SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x05B0)
#define REG_TOP_DVFS_APB_DCDC_AI_VOLTAGE_DOWN_DELAY_CFG0    SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x05B4)
#define REG_TOP_DVFS_APB_DCDC_AI_VOLTAGE_DOWN_DELAY_CFG1    SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x05B8)
#define REG_TOP_DVFS_APB_DCDC_AI_VOLTAGE_DOWN_DELAY_CFG2    SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x05BC)
#define REG_TOP_DVFS_APB_DCDC_AI_VOLTAGE_DOWN_DELAY_CFG3    SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x05C0)
#define REG_TOP_DVFS_APB_DCDC_AI_VOLTAGE_DOWN_DELAY_CFG4    SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x05C4)
#define REG_TOP_DVFS_APB_DCDC_AI_VOLTAGE_DOWN_DELAY_CFG5    SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x05C8)
#define REG_TOP_DVFS_APB_DCDC_AI_VOLTAGE_DOWN_DELAY_CFG6    SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x05CC)
#define REG_TOP_DVFS_APB_DCDC_AI_VOLTAGE_DOWN_DELAY_CFG7    SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x05D0)
#define REG_TOP_DVFS_APB_DCDC_AI_SW_DVFS_CTRL               SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x05D4)
#define REG_TOP_DVFS_APB_DCDC_AI_SW_DVFS_CTRL_ADI           SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x05D8)
#define REG_TOP_DVFS_APB_DCDC_AI_VOLTAGE_JUDGE_BYPASS       SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x05E4)
#define REG_TOP_DVFS_APB_DCDC_AI_VOL_TUNE_UP_CFG0           SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x05E8)
#define REG_TOP_DVFS_APB_DCDC_AI_VOL_TUNE_UP_CFG1           SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x05EC)
#define REG_TOP_DVFS_APB_DCDC_AI_VOL_TUNE_UP_CFG2           SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x05F0)
#define REG_TOP_DVFS_APB_DCDC_AI_VOL_TUNE_UP_CFG3           SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x05F4)
#define REG_TOP_DVFS_APB_DCDC_AI_VOL_TUNE_DOWN_CFG0         SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x05F8)
#define REG_TOP_DVFS_APB_DCDC_AI_VOL_TUNE_DOWN_CFG1         SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x05FC)
#define REG_TOP_DVFS_APB_DCDC_AI_VOL_TUNE_DOWN_CFG2         SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0600)
#define REG_TOP_DVFS_APB_DCDC_AI_VOL_TUNE_DOWN_CFG3         SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0604)
#define REG_TOP_DVFS_APB_DCDC_AI_DVFS_VOLTAGE_VALUE0        SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0608)
#define REG_TOP_DVFS_APB_DCDC_AI_DVFS_VOLTAGE_VALUE1        SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x060C)
#define REG_TOP_DVFS_APB_DCDC_AI_DVFS_VOLTAGE_VALUE2        SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0610)
#define REG_TOP_DVFS_APB_DCDC_AI_DVFS_VOLTAGE_VALUE3        SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0614)
#define REG_TOP_DVFS_APB_DCDC_AI_DVFS_VOLTAGE_VALUE4        SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0618)
#define REG_TOP_DVFS_APB_DCDC_AI_DVFS_VOLTAGE_VALUE5        SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x061C)
#define REG_TOP_DVFS_APB_DCDC_AI_DVFS_VOLTAGE_VALUE6        SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0620)
#define REG_TOP_DVFS_APB_DCDC_AI_DVFS_VOLTAGE_VALUE7        SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0624)
#define REG_TOP_DVFS_APB_DCDC_AI_SW_DVFS_POLL0              SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0628)
#define REG_TOP_DVFS_APB_DCDC_AI_SW_DVFS_POLL1              SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x062C)
#define REG_TOP_DVFS_APB_DCDC_AI_DVFS_STATE_DBG0            SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0630)
#define REG_TOP_DVFS_APB_DCDC_AI_DVFS_STATE_DBG1            SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0634)
#define REG_TOP_DVFS_APB_DCDC_AI_DVFS_STATE_DBG2            SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0638)
#define REG_TOP_DVFS_APB_DCDC_AI_STEP_TUNE_CFG              SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x06A0)
#define REG_TOP_DVFS_APB_DCDC_AI_DVFS_CNT                   SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x06A4)
#define REG_TOP_DVFS_APB_DCDC_MODEM_FIX_VOLTAGE_CTRL        SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x06A8)
#define REG_TOP_DVFS_APB_DCDC_MODEM_DVFS_WAIT_WINDOW_CFG    SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x06AC)
#define REG_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE_UP_DELAY_CFG0   SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x06B0)
#define REG_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE_UP_DELAY_CFG1   SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x06B4)
#define REG_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE_UP_DELAY_CFG2   SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x06B8)
#define REG_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE_UP_DELAY_CFG3   SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x06BC)
#define REG_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE_UP_DELAY_CFG4   SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x06C0)
#define REG_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE_UP_DELAY_CFG5   SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x06C4)
#define REG_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE_UP_DELAY_CFG6   SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x06C8)
#define REG_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE_UP_DELAY_CFG7   SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x06CC)
#define REG_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE_DOWN_DELAY_CFG0 SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x06D0)
#define REG_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE_DOWN_DELAY_CFG1 SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x06D4)
#define REG_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE_DOWN_DELAY_CFG2 SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x06D8)
#define REG_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE_DOWN_DELAY_CFG3 SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x06DC)
#define REG_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE_DOWN_DELAY_CFG4 SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x06E0)
#define REG_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE_DOWN_DELAY_CFG5 SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x06E4)
#define REG_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE_DOWN_DELAY_CFG6 SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x06E8)
#define REG_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE_DOWN_DELAY_CFG7 SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x06EC)
#define REG_TOP_DVFS_APB_DCDC_MODEM_SW_DVFS_CTRL            SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x06F0)
#define REG_TOP_DVFS_APB_DCDC_MODEM_SW_DVFS_CTRL_ADI        SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x06F4)
#define REG_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE_JUDGE_BYPASS    SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0700)
#define REG_TOP_DVFS_APB_DCDC_MODEM_VOL_TUNE_UP_CFG0        SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0704)
#define REG_TOP_DVFS_APB_DCDC_MODEM_VOL_TUNE_UP_CFG1        SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0708)
#define REG_TOP_DVFS_APB_DCDC_MODEM_VOL_TUNE_UP_CFG2        SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x070C)
#define REG_TOP_DVFS_APB_DCDC_MODEM_VOL_TUNE_UP_CFG3        SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0710)
#define REG_TOP_DVFS_APB_DCDC_MODEM_VOL_TUNE_DOWN_CFG0      SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0714)
#define REG_TOP_DVFS_APB_DCDC_MODEM_VOL_TUNE_DOWN_CFG1      SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0718)
#define REG_TOP_DVFS_APB_DCDC_MODEM_VOL_TUNE_DOWN_CFG2      SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x071C)
#define REG_TOP_DVFS_APB_DCDC_MODEM_VOL_TUNE_DOWN_CFG3      SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0720)
#define REG_TOP_DVFS_APB_DCDC_MODEM_DVFS_VOLTAGE_VALUE0     SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0724)
#define REG_TOP_DVFS_APB_DCDC_MODEM_DVFS_VOLTAGE_VALUE1     SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0728)
#define REG_TOP_DVFS_APB_DCDC_MODEM_DVFS_VOLTAGE_VALUE2     SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x072C)
#define REG_TOP_DVFS_APB_DCDC_MODEM_DVFS_VOLTAGE_VALUE3     SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0730)
#define REG_TOP_DVFS_APB_DCDC_MODEM_DVFS_VOLTAGE_VALUE4     SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0734)
#define REG_TOP_DVFS_APB_DCDC_MODEM_DVFS_VOLTAGE_VALUE5     SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0738)
#define REG_TOP_DVFS_APB_DCDC_MODEM_DVFS_VOLTAGE_VALUE6     SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x073C)
#define REG_TOP_DVFS_APB_DCDC_MODEM_DVFS_VOLTAGE_VALUE7     SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0740)
#define REG_TOP_DVFS_APB_DCDC_MODEM_SW_DVFS_POLL0           SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0744)
#define REG_TOP_DVFS_APB_DCDC_MODEM_SW_DVFS_POLL1           SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0748)
#define REG_TOP_DVFS_APB_DCDC_MODEM_DVFS_STATE_DBG0         SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x074C)
#define REG_TOP_DVFS_APB_DCDC_MODEM_DVFS_STATE_DBG1         SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0750)
#define REG_TOP_DVFS_APB_DCDC_MODEM_DVFS_STATE_DBG2         SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0754)
#define REG_TOP_DVFS_APB_DCDC_MODEM_STEP_TUNE_CFG           SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x07BC)
#define REG_TOP_DVFS_APB_DCDC_MODEM_DVFS_CNT                SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x07C0)
#define REG_TOP_DVFS_APB_DCDC_PUB_FIX_VOLTAGE_CTRL          SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x07C4)
#define REG_TOP_DVFS_APB_DCDC_PUB_DVFS_WAIT_WINDOW_CFG      SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x07C8)
#define REG_TOP_DVFS_APB_DCDC_PUB_VOLTAGE_UP_DELAY_CFG0     SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x07CC)
#define REG_TOP_DVFS_APB_DCDC_PUB_VOLTAGE_UP_DELAY_CFG1     SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x07D0)
#define REG_TOP_DVFS_APB_DCDC_PUB_VOLTAGE_UP_DELAY_CFG2     SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x07D4)
#define REG_TOP_DVFS_APB_DCDC_PUB_VOLTAGE_UP_DELAY_CFG3     SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x07D8)
#define REG_TOP_DVFS_APB_DCDC_PUB_VOLTAGE_UP_DELAY_CFG4     SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x07DC)
#define REG_TOP_DVFS_APB_DCDC_PUB_VOLTAGE_UP_DELAY_CFG5     SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x07E0)
#define REG_TOP_DVFS_APB_DCDC_PUB_VOLTAGE_UP_DELAY_CFG6     SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x07E4)
#define REG_TOP_DVFS_APB_DCDC_PUB_VOLTAGE_UP_DELAY_CFG7     SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x07E8)
#define REG_TOP_DVFS_APB_DCDC_PUB_VOLTAGE_DOWN_DELAY_CFG0   SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x07EC)
#define REG_TOP_DVFS_APB_DCDC_PUB_VOLTAGE_DOWN_DELAY_CFG1   SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x07F0)
#define REG_TOP_DVFS_APB_DCDC_PUB_VOLTAGE_DOWN_DELAY_CFG2   SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x07F4)
#define REG_TOP_DVFS_APB_DCDC_PUB_VOLTAGE_DOWN_DELAY_CFG3   SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x07F8)
#define REG_TOP_DVFS_APB_DCDC_PUB_VOLTAGE_DOWN_DELAY_CFG4   SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x07FC)
#define REG_TOP_DVFS_APB_DCDC_PUB_VOLTAGE_DOWN_DELAY_CFG5   SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0800)
#define REG_TOP_DVFS_APB_DCDC_PUB_VOLTAGE_DOWN_DELAY_CFG6   SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0804)
#define REG_TOP_DVFS_APB_DCDC_PUB_VOLTAGE_DOWN_DELAY_CFG7   SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0808)
#define REG_TOP_DVFS_APB_DCDC_PUB_SW_DVFS_CTRL              SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x080C)
#define REG_TOP_DVFS_APB_DCDC_PUB_SW_DVFS_CTRL_ADI          SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0810)
#define REG_TOP_DVFS_APB_DCDC_PUB_VOLTAGE_JUDGE_BYPASS      SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x081C)
#define REG_TOP_DVFS_APB_DCDC_PUB_VOL_TUNE_UP_CFG0          SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0820)
#define REG_TOP_DVFS_APB_DCDC_PUB_VOL_TUNE_UP_CFG1          SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0824)
#define REG_TOP_DVFS_APB_DCDC_PUB_VOL_TUNE_UP_CFG2          SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0828)
#define REG_TOP_DVFS_APB_DCDC_PUB_VOL_TUNE_UP_CFG3          SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x082C)
#define REG_TOP_DVFS_APB_DCDC_PUB_VOL_TUNE_DOWN_CFG0        SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0830)
#define REG_TOP_DVFS_APB_DCDC_PUB_VOL_TUNE_DOWN_CFG1        SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0834)
#define REG_TOP_DVFS_APB_DCDC_PUB_VOL_TUNE_DOWN_CFG2        SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0838)
#define REG_TOP_DVFS_APB_DCDC_PUB_VOL_TUNE_DOWN_CFG3        SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x083C)
#define REG_TOP_DVFS_APB_DCDC_PUB_DVFS_VOLTAGE_VALUE0       SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0840)
#define REG_TOP_DVFS_APB_DCDC_PUB_DVFS_VOLTAGE_VALUE1       SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0844)
#define REG_TOP_DVFS_APB_DCDC_PUB_DVFS_VOLTAGE_VALUE2       SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0848)
#define REG_TOP_DVFS_APB_DCDC_PUB_DVFS_VOLTAGE_VALUE3       SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x084C)
#define REG_TOP_DVFS_APB_DCDC_PUB_DVFS_VOLTAGE_VALUE4       SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0850)
#define REG_TOP_DVFS_APB_DCDC_PUB_DVFS_VOLTAGE_VALUE5       SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0854)
#define REG_TOP_DVFS_APB_DCDC_PUB_DVFS_VOLTAGE_VALUE6       SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0858)
#define REG_TOP_DVFS_APB_DCDC_PUB_DVFS_VOLTAGE_VALUE7       SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x085C)
#define REG_TOP_DVFS_APB_DCDC_PUB_SW_DVFS_POLL0             SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0860)
#define REG_TOP_DVFS_APB_DCDC_PUB_SW_DVFS_POLL1             SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0864)
#define REG_TOP_DVFS_APB_DCDC_PUB_DVFS_STATE_DBG0           SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0868)
#define REG_TOP_DVFS_APB_DCDC_PUB_DVFS_STATE_DBG1           SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x086C)
#define REG_TOP_DVFS_APB_DCDC_PUB_DVFS_STATE_DBG2           SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0870)
#define REG_TOP_DVFS_APB_DCDC_PUB_STEP_TUNE_CFG             SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x08D8)
#define REG_TOP_DVFS_APB_DCDC_PUB_DVFS_CNT                  SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x08DC)
#define REG_TOP_DVFS_APB_SUBSYS_SW_DVFS_EN_CFG              SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0D84)
#define REG_TOP_DVFS_APB_SUBSYS_DVFS_URGENCY_CFG            SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0D88)
#define REG_TOP_DVFS_APB_DCDC_DVFS_CNT_CFG                  SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0D8C)
#define REG_TOP_DVFS_APB_TOP_DVFS_CLK_CTRL                  SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0D90)
#define REG_TOP_DVFS_APB_DVFS_IDLE_VOL_CFG0                 SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0D94)
#define REG_TOP_DVFS_APB_DVFS_IDLE_VOL_CFG1                 SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0D98)
#define REG_TOP_DVFS_APB_MAX_VOLTAGE_MAGIC_WORD             SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0DA4)
#define REG_TOP_DVFS_APB_MAX_VOLTAGE_CFG0                   SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0DA8)
#define REG_TOP_DVFS_APB_MAX_VOLTAGE_CFG1                   SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0DAC)
#define REG_TOP_DVFS_APB_MAX_VOLTAGE_CFG2                   SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0DB0)
#define REG_TOP_DVFS_APB_MAX_VOLTAGE_CFG3                   SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0DB4)
#define REG_TOP_DVFS_APB_MAX_VOLTAGE_CFG4                   SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0DB8)
#define REG_TOP_DVFS_APB_MAX_VOLTAGE_EN_CFG                 SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0DBC)
#define REG_TOP_DVFS_APB_TOP_DVFS_IRQ_CLR_CFG               SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0E00)
#define REG_TOP_DVFS_APB_TOP_DVFS_IRQ_EN_CFG                SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0E04)
#define REG_TOP_DVFS_APB_TOP_DVFS_RESERVED_REG_CFG0         SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0E08)
#define REG_TOP_DVFS_APB_TOP_DVFS_RESERVED_REG_CFG1         SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0E0C)
#define REG_TOP_DVFS_APB_TOP_DVFS_RESERVED_REG_CFG2         SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0E10)
#define REG_TOP_DVFS_APB_TOP_DVFS_RESERVED_REG_CFG3         SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0E14)
#define REG_TOP_DVFS_APB_CPU0OVER_VOL_INT_RAW               SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0E18)
#define REG_TOP_DVFS_APB_CPU1OVER_VOL_INT_RAW               SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0E1C)
#define REG_TOP_DVFS_APB_CPU2OVER_VOL_INT_RAW               SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0E20)
#define REG_TOP_DVFS_APB_MMOVER_VOL_INT_RAW                 SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0E24)
#define REG_TOP_DVFS_APB_GPUOVER_VOL_INT_RAW                SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0E28)
#define REG_TOP_DVFS_APB_AIOVER_VOL_INT_RAW                 SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0E2C)
#define REG_TOP_DVFS_APB_MODEMOVER_VOL_INT_RAW              SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0E30)
#define REG_TOP_DVFS_APB_PUBOVER_VOL_INT_RAW                SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0E34)
#define REG_TOP_DVFS_APB_CPU0_INT_REQ_DVFS_TOP_RAW          SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0E38)
#define REG_TOP_DVFS_APB_CPU1_INT_REQ_DVFS_TOP_RAW          SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0E3C)
#define REG_TOP_DVFS_APB_CPU2_INT_REQ_DVFS_TOP_RAW          SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0E40)
#define REG_TOP_DVFS_APB_MM_INT_REQ_DVFS_TOP_RAW            SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0E44)
#define REG_TOP_DVFS_APB_GPU_INT_REQ_DVFS_TOP_RAW           SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0E48)
#define REG_TOP_DVFS_APB_AI_INT_REQ_DVFS_TOP_RAW            SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0E4C)
#define REG_TOP_DVFS_APB_MODEM_INT_REQ_DVFS_TOP_RAW         SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0E50)
#define REG_TOP_DVFS_APB_PUB_INT_REQ_DVFS_TOP_RAW           SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0E54)
#define REG_TOP_DVFS_APB_SYS_DVFS_IDLE_VOLTAGE_ENABLE       SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0E58)
#define REG_TOP_DVFS_APB_DCDC_SRAM2_FIX_VOLTAGE_CTRL        SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0E5C)
#define REG_TOP_DVFS_APB_DCDC_SRAM2_DVFS_WAIT_WINDOW_CFG    SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0E60)
#define REG_TOP_DVFS_APB_DCDC_SRAM2_VOLTAGE_UP_DELAY_CFG0   SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0E64)
#define REG_TOP_DVFS_APB_DCDC_SRAM2_VOLTAGE_UP_DELAY_CFG1   SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0E68)
#define REG_TOP_DVFS_APB_DCDC_SRAM2_VOLTAGE_UP_DELAY_CFG2   SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0E6C)
#define REG_TOP_DVFS_APB_DCDC_SRAM2_VOLTAGE_UP_DELAY_CFG3   SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0E70)
#define REG_TOP_DVFS_APB_DCDC_SRAM2_VOLTAGE_UP_DELAY_CFG4   SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0E74)
#define REG_TOP_DVFS_APB_DCDC_SRAM2_VOLTAGE_UP_DELAY_CFG5   SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0E78)
#define REG_TOP_DVFS_APB_DCDC_SRAM2_VOLTAGE_UP_DELAY_CFG6   SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0E7C)
#define REG_TOP_DVFS_APB_DCDC_SRAM2_VOLTAGE_UP_DELAY_CFG7   SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0E80)
#define REG_TOP_DVFS_APB_DCDC_SRAM2_VOLTAGE_DOWN_DELAY_CFG0 SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0E84)
#define REG_TOP_DVFS_APB_DCDC_SRAM2_VOLTAGE_DOWN_DELAY_CFG1 SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0E88)
#define REG_TOP_DVFS_APB_DCDC_SRAM2_VOLTAGE_DOWN_DELAY_CFG2 SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0E8C)
#define REG_TOP_DVFS_APB_DCDC_SRAM2_VOLTAGE_DOWN_DELAY_CFG3 SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0E90)
#define REG_TOP_DVFS_APB_DCDC_SRAM2_VOLTAGE_DOWN_DELAY_CFG4 SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0E94)
#define REG_TOP_DVFS_APB_DCDC_SRAM2_VOLTAGE_DOWN_DELAY_CFG5 SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0E98)
#define REG_TOP_DVFS_APB_DCDC_SRAM2_VOLTAGE_DOWN_DELAY_CFG6 SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0EA0)
#define REG_TOP_DVFS_APB_DCDC_SRAM2_VOLTAGE_DOWN_DELAY_CFG7 SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0EA4)
#define REG_TOP_DVFS_APB_DCDC_SRAM2_SW_DVFS_CTRL            SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0EA8)
#define REG_TOP_DVFS_APB_DCDC_SRAM2_SW_DVFS_CTRL_ADI        SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0EAC)
#define REG_TOP_DVFS_APB_DCDC_SRAM2_VOLTAGE_JUDGE_BYPASS    SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0EB0)
#define REG_TOP_DVFS_APB_DCDC_SRAM2_VOL_TUNE_UP_CFG0        SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0EB4)
#define REG_TOP_DVFS_APB_DCDC_SRAM2_VOL_TUNE_UP_CFG1        SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0EB8)
#define REG_TOP_DVFS_APB_DCDC_SRAM2_VOL_TUNE_UP_CFG2        SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0EBC)
#define REG_TOP_DVFS_APB_DCDC_SRAM2_VOL_TUNE_UP_CFG3        SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0EC0)
#define REG_TOP_DVFS_APB_DCDC_SRAM2_VOL_TUNE_DOWN_CFG0      SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0EC4)
#define REG_TOP_DVFS_APB_DCDC_SRAM2_VOL_TUNE_DOWN_CFG1      SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0EC8)
#define REG_TOP_DVFS_APB_DCDC_SRAM2_VOL_TUNE_DOWN_CFG2      SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0ECC)
#define REG_TOP_DVFS_APB_DCDC_SRAM2_VOL_TUNE_DOWN_CFG3      SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0ED0)
#define REG_TOP_DVFS_APB_DCDC_SRAM2_DVFS_VOLTAGE_VALUE0     SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0ED4)
#define REG_TOP_DVFS_APB_DCDC_SRAM2_DVFS_VOLTAGE_VALUE1     SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0ED8)
#define REG_TOP_DVFS_APB_DCDC_SRAM2_DVFS_VOLTAGE_VALUE2     SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0EDC)
#define REG_TOP_DVFS_APB_DCDC_SRAM2_DVFS_VOLTAGE_VALUE3     SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0EE0)
#define REG_TOP_DVFS_APB_DCDC_SRAM2_DVFS_VOLTAGE_VALUE4     SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0EE4)
#define REG_TOP_DVFS_APB_DCDC_SRAM2_DVFS_VOLTAGE_VALUE5     SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0EE8)
#define REG_TOP_DVFS_APB_DCDC_SRAM2_DVFS_VOLTAGE_VALUE6     SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0EEC)
#define REG_TOP_DVFS_APB_DCDC_SRAM2_DVFS_VOLTAGE_VALUE7     SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0EF0)
#define REG_TOP_DVFS_APB_DCDC_SRAM2_SW_DVFS_POLL0           SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0EF4)
#define REG_TOP_DVFS_APB_DCDC_SRAM2_SW_DVFS_POLL1           SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0EF8)
#define REG_TOP_DVFS_APB_DCDC_SRAM2_DVFS_STATE_DBG0         SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0EFC)
#define REG_TOP_DVFS_APB_DCDC_SRAM2_DVFS_STATE_DBG1         SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0F00)
#define REG_TOP_DVFS_APB_DCDC_SRAM2_DVFS_STATE_DBG2         SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0F04)
#define REG_TOP_DVFS_APB_DCDC_SRAM2_STEP_TUNE_CFG           SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0F08)
#define REG_TOP_DVFS_APB_DCDC_SRAM2_DVFS_CNT                SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0F0C)
#define REG_TOP_DVFS_APB_SRAM2OVER_VOL_INT_RAW              SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0F10)
#define REG_TOP_DVFS_APB_SRAM2_INT_REQ_DVFS_TOP_RAW         SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0F14)
#define REG_TOP_DVFS_APB_DCDC_SRAM1_FIX_VOLTAGE_CTRL        SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0F18)
#define REG_TOP_DVFS_APB_DCDC_SRAM1_DVFS_WAIT_WINDOW_CFG    SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0F1C)
#define REG_TOP_DVFS_APB_DCDC_SRAM1_VOLTAGE_UP_DELAY_CFG0   SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0F20)
#define REG_TOP_DVFS_APB_DCDC_SRAM1_VOLTAGE_UP_DELAY_CFG1   SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0F24)
#define REG_TOP_DVFS_APB_DCDC_SRAM1_VOLTAGE_UP_DELAY_CFG2   SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0F28)
#define REG_TOP_DVFS_APB_DCDC_SRAM1_VOLTAGE_UP_DELAY_CFG3   SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0F2C)
#define REG_TOP_DVFS_APB_DCDC_SRAM1_VOLTAGE_UP_DELAY_CFG4   SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0F30)
#define REG_TOP_DVFS_APB_DCDC_SRAM1_VOLTAGE_UP_DELAY_CFG5   SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0F34)
#define REG_TOP_DVFS_APB_DCDC_SRAM1_VOLTAGE_UP_DELAY_CFG6   SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0F38)
#define REG_TOP_DVFS_APB_DCDC_SRAM1_VOLTAGE_UP_DELAY_CFG7   SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0F3C)
#define REG_TOP_DVFS_APB_DCDC_SRAM1_VOLTAGE_DOWN_DELAY_CFG0 SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0F40)
#define REG_TOP_DVFS_APB_DCDC_SRAM1_VOLTAGE_DOWN_DELAY_CFG1 SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0F44)
#define REG_TOP_DVFS_APB_DCDC_SRAM1_VOLTAGE_DOWN_DELAY_CFG2 SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0F48)
#define REG_TOP_DVFS_APB_DCDC_SRAM1_VOLTAGE_DOWN_DELAY_CFG3 SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0F4C)
#define REG_TOP_DVFS_APB_DCDC_SRAM1_VOLTAGE_DOWN_DELAY_CFG4 SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0F50)
#define REG_TOP_DVFS_APB_DCDC_SRAM1_VOLTAGE_DOWN_DELAY_CFG5 SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0F5C)
#define REG_TOP_DVFS_APB_DCDC_SRAM1_VOLTAGE_DOWN_DELAY_CFG6 SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0F60)
#define REG_TOP_DVFS_APB_DCDC_SRAM1_VOLTAGE_DOWN_DELAY_CFG7 SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0F64)
#define REG_TOP_DVFS_APB_DCDC_SRAM1_SW_DVFS_CTRL            SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0F68)
#define REG_TOP_DVFS_APB_DCDC_SRAM1_SW_DVFS_CTRL_ADI        SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0F6C)
#define REG_TOP_DVFS_APB_DCDC_SRAM1_VOLTAGE_JUDGE_BYPASS    SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0F70)
#define REG_TOP_DVFS_APB_DCDC_SRAM1_VOL_TUNE_UP_CFG0        SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0F74)
#define REG_TOP_DVFS_APB_DCDC_SRAM1_VOL_TUNE_UP_CFG1        SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0F78)
#define REG_TOP_DVFS_APB_DCDC_SRAM1_VOL_TUNE_UP_CFG2        SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0F7C)
#define REG_TOP_DVFS_APB_DCDC_SRAM1_VOL_TUNE_UP_CFG3        SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0F80)
#define REG_TOP_DVFS_APB_DCDC_SRAM1_VOL_TUNE_DOWN_CFG0      SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0F84)
#define REG_TOP_DVFS_APB_DCDC_SRAM1_VOL_TUNE_DOWN_CFG1      SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0F88)
#define REG_TOP_DVFS_APB_DCDC_SRAM1_VOL_TUNE_DOWN_CFG2      SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0F8C)
#define REG_TOP_DVFS_APB_DCDC_SRAM1_VOL_TUNE_DOWN_CFG3      SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0F90)
#define REG_TOP_DVFS_APB_DCDC_SRAM1_DVFS_VOLTAGE_VALUE0     SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0F94)
#define REG_TOP_DVFS_APB_DCDC_SRAM1_DVFS_VOLTAGE_VALUE1     SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0F98)
#define REG_TOP_DVFS_APB_DCDC_SRAM1_DVFS_VOLTAGE_VALUE2     SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0F9C)
#define REG_TOP_DVFS_APB_DCDC_SRAM1_DVFS_VOLTAGE_VALUE3     SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0FA0)
#define REG_TOP_DVFS_APB_DCDC_SRAM1_DVFS_VOLTAGE_VALUE4     SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0FA4)
#define REG_TOP_DVFS_APB_DCDC_SRAM1_DVFS_VOLTAGE_VALUE5     SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0FA8)
#define REG_TOP_DVFS_APB_DCDC_SRAM1_DVFS_VOLTAGE_VALUE6     SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0FAC)
#define REG_TOP_DVFS_APB_DCDC_SRAM1_DVFS_VOLTAGE_VALUE7     SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0FB0)
#define REG_TOP_DVFS_APB_DCDC_SRAM1_SW_DVFS_POLL0           SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0FB4)
#define REG_TOP_DVFS_APB_DCDC_SRAM1_SW_DVFS_POLL1           SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0FB8)
#define REG_TOP_DVFS_APB_DCDC_SRAM1_DVFS_STATE_DBG0         SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0FBC)
#define REG_TOP_DVFS_APB_DCDC_SRAM1_DVFS_STATE_DBG1         SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0FC0)
#define REG_TOP_DVFS_APB_DCDC_SRAM1_DVFS_STATE_DBG2         SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0FC4)
#define REG_TOP_DVFS_APB_DCDC_SRAM1_STEP_TUNE_CFG           SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0FC8)
#define REG_TOP_DVFS_APB_DCDC_SRAM1_DVFS_CNT                SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0FCC)
#define REG_TOP_DVFS_APB_SRAM1OVER_VOL_INT_RAW              SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0FD0)
#define REG_TOP_DVFS_APB_SRAM1_INT_REQ_DVFS_TOP_RAW         SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0FD4)
#define REG_TOP_DVFS_APB_TOP_DVFS_CLK_APCPU_CGM_EN_CFG      SCI_ADDR(CTL_TOP_DVFS_APB_BASE, 0x0FD8)

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU0_FIX_VOLTAGE_CTRL, [0x64940000] */
#define BIT_TOP_DVFS_APB_DCDC_CPU0_FIX_VOLTAGE_EN           ( BIT(4) )
#define BIT_TOP_DVFS_APB_DCDC_CPU0_FIX_VOLTAGE(x)           ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU0_DVFS_WAIT_WINDOW_CFG, [0x64940004] */
#define BIT_TOP_DVFS_APB_DCDC_CPU0_DVFS_UP_WINDOW(x)        ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_CPU0_DVFS_DOWN_WINDOW(x)      ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_UP_DELAY_CFG0, [0x64940008] */
#define BIT_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_UP_DELAY1(x)     ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_UP_DELAY0(x)     ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_UP_DELAY_CFG1, [0x6494000C] */
#define BIT_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_UP_DELAY3(x)     ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_UP_DELAY2(x)     ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_UP_DELAY_CFG2, [0x64940010] */
#define BIT_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_UP_DELAY5(x)     ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_UP_DELAY4(x)     ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_UP_DELAY_CFG3, [0x64940014] */
#define BIT_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_UP_DELAY7(x)     ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_UP_DELAY6(x)     ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_UP_DELAY_CFG4, [0x64940018] */
#define BIT_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_UP_DELAY9(x)     ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_UP_DELAY8(x)     ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_UP_DELAY_CFG5, [0x6494001C] */
#define BIT_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_UP_DELAY11(x)    ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_UP_DELAY10(x)    ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_UP_DELAY_CFG6, [0x64940020] */
#define BIT_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_UP_DELAY13(x)    ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_UP_DELAY12(x)    ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_UP_DELAY_CFG7, [0x64940024] */
#define BIT_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_UP_DELAY15(x)    ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_UP_DELAY14(x)    ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_DOWN_DELAY_CFG0, [0x64940028] */
#define BIT_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_DOWN_DELAY1(x)   ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_DOWN_DELAY0(x)   ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_DOWN_DELAY_CFG1, [0x6494002C] */
#define BIT_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_DOWN_DELAY3(x)   ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_DOWN_DELAY2(x)   ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_DOWN_DELAY_CFG2, [0x64940030] */
#define BIT_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_DOWN_DELAY5(x)   ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_DOWN_DELAY4(x)   ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_DOWN_DELAY_CFG3, [0x64940034] */
#define BIT_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_DOWN_DELAY7(x)   ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_DOWN_DELAY6(x)   ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_DOWN_DELAY_CFG4, [0x64940038] */
#define BIT_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_DOWN_DELAY9(x)   ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_DOWN_DELAY8(x)   ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_DOWN_DELAY_CFG5, [0x6494003C] */
#define BIT_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_DOWN_DELAY11(x)  ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_DOWN_DELAY10(x)  ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_DOWN_DELAY_CFG6, [0x64940040] */
#define BIT_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_DOWN_DELAY13(x)  ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_DOWN_DELAY12(x)  ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_DOWN_DELAY_CFG7, [0x64940044] */
#define BIT_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_DOWN_DELAY15(x)  ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_DOWN_DELAY14(x)  ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU0_SW_DVFS_CTRL, [0x64940048] */
#define BIT_TOP_DVFS_APB_DCDC_CPU0_SW_TUNE_EN               ( BIT(0) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU0_SW_DVFS_CTRL_ADI, [0x6494004C] */
#define BIT_TOP_DVFS_APB_DCDC_CPU0_TUNE_REQ_SW              ( BIT(21) )
#define BIT_TOP_DVFS_APB_DCDC_CPU0_TUNE_ACK                 ( BIT(20) )
#define BIT_TOP_DVFS_APB_DCDC_CPU0_TUNE_VOLTAGE_SW(x)       ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)|BIT(16)|BIT(17)|BIT(18)|BIT(19)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU0_JUDGE_VOLTAGE_SW(x)      ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_JUDGE_BYPASS, [0x64940058] */
#define BIT_TOP_DVFS_APB_REG_CPU0_VOLTAGE_MEET_BYP          ( BIT(0) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU0_VOL_TUNE_UP_CFG0, [0x6494005C] */
#define BIT_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_UP_CFG3(x)       ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_UP_CFG2(x)       ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_UP_CFG1(x)       ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_UP_CFG0(x)       ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU0_VOL_TUNE_UP_CFG1, [0x64940060] */
#define BIT_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_UP_CFG7(x)       ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_UP_CFG6(x)       ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_UP_CFG5(x)       ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_UP_CFG4(x)       ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU0_VOL_TUNE_UP_CFG2, [0x64940064] */
#define BIT_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_UP_CFG11(x)      ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_UP_CFG10(x)      ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_UP_CFG9(x)       ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_UP_CFG8(x)       ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU0_VOL_TUNE_UP_CFG3, [0x64940068] */
#define BIT_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_UP_CFG15(x)      ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_UP_CFG14(x)      ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_UP_CFG13(x)      ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_UP_CFG12(x)      ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU0_VOL_TUNE_DOWN_CFG0, [0x6494006C] */
#define BIT_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_DOWN_CFG3(x)     ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_DOWN_CFG2(x)     ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_DOWN_CFG1(x)     ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_DOWN_CFG0(x)     ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU0_VOL_TUNE_DOWN_CFG1, [0x64940070] */
#define BIT_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_DOWN_CFG7(x)     ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_DOWN_CFG6(x)     ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_DOWN_CFG5(x)     ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_DOWN_CFG4(x)     ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU0_VOL_TUNE_DOWN_CFG2, [0x64940074] */
#define BIT_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_DOWN_CFG11(x)    ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_DOWN_CFG10(x)    ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_DOWN_CFG9(x)     ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_DOWN_CFG8(x)     ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU0_VOL_TUNE_DOWN_CFG3, [0x64940078] */
#define BIT_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_DOWN_CFG15(x)    ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_DOWN_CFG14(x)    ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_DOWN_CFG13(x)    ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE_DOWN_CFG12(x)    ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU0_DVFS_VOLTAGE_VALUE0, [0x6494007C] */
#define BIT_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE1(x)              ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE0(x)              ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU0_DVFS_VOLTAGE_VALUE1, [0x64940080] */
#define BIT_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE3(x)              ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE2(x)              ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU0_DVFS_VOLTAGE_VALUE2, [0x64940084] */
#define BIT_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE5(x)              ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE4(x)              ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU0_DVFS_VOLTAGE_VALUE3, [0x64940088] */
#define BIT_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE7(x)              ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE6(x)              ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU0_DVFS_VOLTAGE_VALUE4, [0x6494008C] */
#define BIT_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE9(x)              ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE8(x)              ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU0_DVFS_VOLTAGE_VALUE5, [0x64940090] */
#define BIT_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE11(x)             ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE10(x)             ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU0_DVFS_VOLTAGE_VALUE6, [0x64940094] */
#define BIT_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE13(x)             ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE12(x)             ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU0_DVFS_VOLTAGE_VALUE7, [0x64940098] */
#define BIT_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE15(x)             ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU0_VOLTAGE14(x)             ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU0_SW_DVFS_POLL0, [0x6494009C] */
#define BIT_TOP_DVFS_APB_DCDC_CPU0_SW_DVFS_POLL7(x)         ( (x) << 28 & (BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU0_SW_DVFS_POLL6(x)         ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU0_SW_DVFS_POLL5(x)         ( (x) << 20 & (BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU0_SW_DVFS_POLL4(x)         ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU0_SW_DVFS_POLL3(x)         ( (x) << 12 & (BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU0_SW_DVFS_POLL2(x)         ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU0_SW_DVFS_POLL1(x)         ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU0_SW_DVFS_POLL0(x)         ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU0_SW_DVFS_POLL1, [0x649400A0] */
#define BIT_TOP_DVFS_APB_DCDC_CPU0_SW_DVFS_POLL15(x)        ( (x) << 28 & (BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU0_SW_DVFS_POLL14(x)        ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU0_SW_DVFS_POLL13(x)        ( (x) << 20 & (BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU0_SW_DVFS_POLL12(x)        ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU0_SW_DVFS_POLL11(x)        ( (x) << 12 & (BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU0_SW_DVFS_POLL10(x)        ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU0_SW_DVFS_POLL9(x)         ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU0_SW_DVFS_POLL8(x)         ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU0_DVFS_STATE_DBG0, [0x649400A4] */
#define BIT_TOP_DVFS_APB_DCDC_CPU0_JUDGE_VOLTAGE(x)         ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU0_CURRENT_VOLTAGE(x)       ( (x) << 20 & (BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU0_DVFS_CNT(x)              ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)|BIT(16)|BIT(17)|BIT(18)|BIT(19)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU0_DVFS_STATE(x)            ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU0_DVFS_STATE_DBG1, [0x649400A8] */
#define BIT_TOP_DVFS_APB_DCDC_CPU0_TUNE_VOLTAGE(x)          ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_CPU0_PRE_CURRENT_VOLTAGE(x)   ( (x) << 12 & (BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU0_DVFS_VOLTAGE(x)          ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU0_PRE_VOTE_VOLTAGE(x)      ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU0_VOTE_VOLTAGE(x)          ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU0_DVFS_STATE_DBG2, [0x649400AC] */
#define BIT_TOP_DVFS_APB_CPU0_VOLTAGE_MEET                  ( BIT(0) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU0_STEP_TUNE_CFG, [0x64940114] */
#define BIT_TOP_DVFS_APB_DCDC_CPU0_STEP_TUNE_EN             ( BIT(4) )
#define BIT_TOP_DVFS_APB_DCDC_CPU0_STEP_VOLTAGE(x)          ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU0_DVFS_CNT, [0x64940118] */
#define BIT_TOP_DVFS_APB_DCDC_CPU0_TUNE_CNT(x)              ( (x) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU1_FIX_VOLTAGE_CTRL, [0x6494011C] */
#define BIT_TOP_DVFS_APB_DCDC_CPU1_FIX_VOLTAGE_EN           ( BIT(4) )
#define BIT_TOP_DVFS_APB_DCDC_CPU1_FIX_VOLTAGE(x)           ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU1_DVFS_WAIT_WINDOW_CFG, [0x64940120] */
#define BIT_TOP_DVFS_APB_DCDC_CPU1_DVFS_UP_WINDOW(x)        ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_CPU1_DVFS_DOWN_WINDOW(x)      ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_UP_DELAY_CFG0, [0x64940124] */
#define BIT_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_UP_DELAY1(x)     ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_UP_DELAY0(x)     ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_UP_DELAY_CFG1, [0x64940128] */
#define BIT_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_UP_DELAY3(x)     ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_UP_DELAY2(x)     ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_UP_DELAY_CFG2, [0x6494012C] */
#define BIT_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_UP_DELAY5(x)     ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_UP_DELAY4(x)     ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_UP_DELAY_CFG3, [0x64940130] */
#define BIT_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_UP_DELAY7(x)     ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_UP_DELAY6(x)     ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_UP_DELAY_CFG4, [0x64940134] */
#define BIT_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_UP_DELAY9(x)     ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_UP_DELAY8(x)     ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_UP_DELAY_CFG5, [0x64940138] */
#define BIT_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_UP_DELAY11(x)    ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_UP_DELAY10(x)    ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_UP_DELAY_CFG6, [0x6494013C] */
#define BIT_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_UP_DELAY13(x)    ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_UP_DELAY12(x)    ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_UP_DELAY_CFG7, [0x64940140] */
#define BIT_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_UP_DELAY15(x)    ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_UP_DELAY14(x)    ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_DOWN_DELAY_CFG0, [0x64940144] */
#define BIT_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_DOWN_DELAY1(x)   ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_DOWN_DELAY0(x)   ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_DOWN_DELAY_CFG1, [0x64940148] */
#define BIT_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_DOWN_DELAY3(x)   ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_DOWN_DELAY2(x)   ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_DOWN_DELAY_CFG2, [0x6494014C] */
#define BIT_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_DOWN_DELAY5(x)   ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_DOWN_DELAY4(x)   ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_DOWN_DELAY_CFG3, [0x64940150] */
#define BIT_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_DOWN_DELAY7(x)   ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_DOWN_DELAY6(x)   ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_DOWN_DELAY_CFG4, [0x64940154] */
#define BIT_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_DOWN_DELAY9(x)   ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_DOWN_DELAY8(x)   ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_DOWN_DELAY_CFG5, [0x64940158] */
#define BIT_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_DOWN_DELAY11(x)  ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_DOWN_DELAY10(x)  ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_DOWN_DELAY_CFG6, [0x6494015C] */
#define BIT_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_DOWN_DELAY13(x)  ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_DOWN_DELAY12(x)  ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_DOWN_DELAY_CFG7, [0x64940160] */
#define BIT_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_DOWN_DELAY15(x)  ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_DOWN_DELAY14(x)  ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU1_SW_DVFS_CTRL, [0x64940164] */
#define BIT_TOP_DVFS_APB_DCDC_CPU1_SW_TUNE_EN               ( BIT(0) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU1_SW_DVFS_CTRL_ADI, [0x64940168] */
#define BIT_TOP_DVFS_APB_DCDC_CPU1_TUNE_REQ_SW              ( BIT(21) )
#define BIT_TOP_DVFS_APB_DCDC_CPU1_TUNE_ACK                 ( BIT(20) )
#define BIT_TOP_DVFS_APB_DCDC_CPU1_TUNE_VOLTAGE_SW(x)       ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)|BIT(16)|BIT(17)|BIT(18)|BIT(19)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU1_JUDGE_VOLTAGE_SW(x)      ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_JUDGE_BYPASS, [0x64940174] */
#define BIT_TOP_DVFS_APB_REG_CPU1_VOLTAGE_MEET_BYP          ( BIT(0) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU1_VOL_TUNE_UP_CFG0, [0x64940178] */
#define BIT_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_UP_CFG3(x)       ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_UP_CFG2(x)       ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_UP_CFG1(x)       ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_UP_CFG0(x)       ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU1_VOL_TUNE_UP_CFG1, [0x6494017C] */
#define BIT_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_UP_CFG7(x)       ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_UP_CFG6(x)       ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_UP_CFG5(x)       ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_UP_CFG4(x)       ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU1_VOL_TUNE_UP_CFG2, [0x64940180] */
#define BIT_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_UP_CFG11(x)      ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_UP_CFG10(x)      ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_UP_CFG9(x)       ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_UP_CFG8(x)       ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU1_VOL_TUNE_UP_CFG3, [0x64940184] */
#define BIT_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_UP_CFG15(x)      ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_UP_CFG14(x)      ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_UP_CFG13(x)      ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_UP_CFG12(x)      ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU1_VOL_TUNE_DOWN_CFG0, [0x64940188] */
#define BIT_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_DOWN_CFG3(x)     ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_DOWN_CFG2(x)     ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_DOWN_CFG1(x)     ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_DOWN_CFG0(x)     ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU1_VOL_TUNE_DOWN_CFG1, [0x6494018C] */
#define BIT_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_DOWN_CFG7(x)     ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_DOWN_CFG6(x)     ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_DOWN_CFG5(x)     ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_DOWN_CFG4(x)     ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU1_VOL_TUNE_DOWN_CFG2, [0x64940190] */
#define BIT_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_DOWN_CFG11(x)    ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_DOWN_CFG10(x)    ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_DOWN_CFG9(x)     ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_DOWN_CFG8(x)     ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU1_VOL_TUNE_DOWN_CFG3, [0x64940194] */
#define BIT_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_DOWN_CFG15(x)    ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_DOWN_CFG14(x)    ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_DOWN_CFG13(x)    ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE_DOWN_CFG12(x)    ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU1_DVFS_VOLTAGE_VALUE0, [0x64940198] */
#define BIT_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE1(x)              ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE0(x)              ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU1_DVFS_VOLTAGE_VALUE1, [0x6494019C] */
#define BIT_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE3(x)              ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE2(x)              ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU1_DVFS_VOLTAGE_VALUE2, [0x649401A0] */
#define BIT_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE5(x)              ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE4(x)              ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU1_DVFS_VOLTAGE_VALUE3, [0x649401A4] */
#define BIT_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE7(x)              ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE6(x)              ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU1_DVFS_VOLTAGE_VALUE4, [0x649401A8] */
#define BIT_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE9(x)              ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE8(x)              ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU1_DVFS_VOLTAGE_VALUE5, [0x649401AC] */
#define BIT_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE11(x)             ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE10(x)             ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU1_DVFS_VOLTAGE_VALUE6, [0x649401B0] */
#define BIT_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE13(x)             ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE12(x)             ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU1_DVFS_VOLTAGE_VALUE7, [0x649401B4] */
#define BIT_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE15(x)             ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU1_VOLTAGE14(x)             ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU1_SW_DVFS_POLL0, [0x649401B8] */
#define BIT_TOP_DVFS_APB_DCDC_CPU1_SW_DVFS_POLL7(x)         ( (x) << 28 & (BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU1_SW_DVFS_POLL6(x)         ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU1_SW_DVFS_POLL5(x)         ( (x) << 20 & (BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU1_SW_DVFS_POLL4(x)         ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU1_SW_DVFS_POLL3(x)         ( (x) << 12 & (BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU1_SW_DVFS_POLL2(x)         ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU1_SW_DVFS_POLL1(x)         ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU1_SW_DVFS_POLL0(x)         ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU1_SW_DVFS_POLL1, [0x649401BC] */
#define BIT_TOP_DVFS_APB_DCDC_CPU1_SW_DVFS_POLL15(x)        ( (x) << 28 & (BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU1_SW_DVFS_POLL14(x)        ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU1_SW_DVFS_POLL13(x)        ( (x) << 20 & (BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU1_SW_DVFS_POLL12(x)        ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU1_SW_DVFS_POLL11(x)        ( (x) << 12 & (BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU1_SW_DVFS_POLL10(x)        ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU1_SW_DVFS_POLL9(x)         ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU1_SW_DVFS_POLL8(x)         ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU1_DVFS_STATE_DBG0, [0x649401C0] */
#define BIT_TOP_DVFS_APB_DCDC_CPU1_JUDGE_VOLTAGE(x)         ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU1_CURRENT_VOLTAGE(x)       ( (x) << 20 & (BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU1_DVFS_CNT(x)              ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)|BIT(16)|BIT(17)|BIT(18)|BIT(19)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU1_DVFS_STATE(x)            ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU1_DVFS_STATE_DBG1, [0x649401C4] */
#define BIT_TOP_DVFS_APB_DCDC_CPU1_TUNE_VOLTAGE(x)          ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_CPU1_PRE_CURRENT_VOLTAGE(x)   ( (x) << 12 & (BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU1_DVFS_VOLTAGE(x)          ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU1_PRE_VOTE_VOLTAGE(x)      ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU1_VOTE_VOLTAGE(x)          ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU1_DVFS_STATE_DBG2, [0x649401C8] */
#define BIT_TOP_DVFS_APB_CPU1_VOLTAGE_MEET                  ( BIT(0) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU1_STEP_TUNE_CFG, [0x64940230] */
#define BIT_TOP_DVFS_APB_DCDC_CPU1_STEP_TUNE_EN             ( BIT(4) )
#define BIT_TOP_DVFS_APB_DCDC_CPU1_STEP_VOLTAGE(x)          ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU1_DVFS_CNT, [0x64940234] */
#define BIT_TOP_DVFS_APB_DCDC_CPU1_TUNE_CNT(x)              ( (x) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU2_FIX_VOLTAGE_CTRL, [0x64940238] */
#define BIT_TOP_DVFS_APB_DCDC_CPU2_FIX_VOLTAGE_EN           ( BIT(4) )
#define BIT_TOP_DVFS_APB_DCDC_CPU2_FIX_VOLTAGE(x)           ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU2_DVFS_WAIT_WINDOW_CFG, [0x6494023C] */
#define BIT_TOP_DVFS_APB_DCDC_CPU2_DVFS_UP_WINDOW(x)        ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_CPU2_DVFS_DOWN_WINDOW(x)      ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU2_VOLTAGE_UP_DELAY_CFG0, [0x64940240] */
#define BIT_TOP_DVFS_APB_DCDC_CPU2_VOLTAGE_UP_DELAY1(x)     ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_CPU2_VOLTAGE_UP_DELAY0(x)     ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU2_VOLTAGE_UP_DELAY_CFG1, [0x64940244] */
#define BIT_TOP_DVFS_APB_DCDC_CPU2_VOLTAGE_UP_DELAY3(x)     ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_CPU2_VOLTAGE_UP_DELAY2(x)     ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU2_VOLTAGE_UP_DELAY_CFG2, [0x64940248] */
#define BIT_TOP_DVFS_APB_DCDC_CPU2_VOLTAGE_UP_DELAY5(x)     ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_CPU2_VOLTAGE_UP_DELAY4(x)     ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU2_VOLTAGE_UP_DELAY_CFG3, [0x6494024C] */
#define BIT_TOP_DVFS_APB_DCDC_CPU2_VOLTAGE_UP_DELAY7(x)     ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_CPU2_VOLTAGE_UP_DELAY6(x)     ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU2_VOLTAGE_UP_DELAY_CFG4, [0x64940250] */
#define BIT_TOP_DVFS_APB_DCDC_CPU2_VOLTAGE_UP_DELAY9(x)     ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_CPU2_VOLTAGE_UP_DELAY8(x)     ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU2_VOLTAGE_UP_DELAY_CFG5, [0x64940254] */
#define BIT_TOP_DVFS_APB_DCDC_CPU2_VOLTAGE_UP_DELAY11(x)    ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_CPU2_VOLTAGE_UP_DELAY10(x)    ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU2_VOLTAGE_UP_DELAY_CFG6, [0x64940258] */
#define BIT_TOP_DVFS_APB_DCDC_CPU2_VOLTAGE_UP_DELAY13(x)    ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_CPU2_VOLTAGE_UP_DELAY12(x)    ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU2_VOLTAGE_UP_DELAY_CFG7, [0x6494025C] */
#define BIT_TOP_DVFS_APB_DCDC_CPU2_VOLTAGE_UP_DELAY15(x)    ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_CPU2_VOLTAGE_UP_DELAY14(x)    ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU2_VOLTAGE_DOWN_DELAY_CFG0, [0x64940260] */
#define BIT_TOP_DVFS_APB_DCDC_CPU2_VOLTAGE_DOWN_DELAY1(x)   ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_CPU2_VOLTAGE_DOWN_DELAY0(x)   ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU2_VOLTAGE_DOWN_DELAY_CFG1, [0x64940264] */
#define BIT_TOP_DVFS_APB_DCDC_CPU2_VOLTAGE_DOWN_DELAY3(x)   ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_CPU2_VOLTAGE_DOWN_DELAY2(x)   ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU2_VOLTAGE_DOWN_DELAY_CFG2, [0x64940268] */
#define BIT_TOP_DVFS_APB_DCDC_CPU2_VOLTAGE_DOWN_DELAY5(x)   ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_CPU2_VOLTAGE_DOWN_DELAY4(x)   ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU2_VOLTAGE_DOWN_DELAY_CFG3, [0x6494026C] */
#define BIT_TOP_DVFS_APB_DCDC_CPU2_VOLTAGE_DOWN_DELAY7(x)   ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_CPU2_VOLTAGE_DOWN_DELAY6(x)   ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU2_VOLTAGE_DOWN_DELAY_CFG4, [0x64940270] */
#define BIT_TOP_DVFS_APB_DCDC_CPU2_VOLTAGE_DOWN_DELAY9(x)   ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_CPU2_VOLTAGE_DOWN_DELAY8(x)   ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU2_VOLTAGE_DOWN_DELAY_CFG5, [0x64940274] */
#define BIT_TOP_DVFS_APB_DCDC_CPU2_VOLTAGE_DOWN_DELAY11(x)  ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_CPU2_VOLTAGE_DOWN_DELAY10(x)  ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU2_VOLTAGE_DOWN_DELAY_CFG6, [0x64940278] */
#define BIT_TOP_DVFS_APB_DCDC_CPU2_VOLTAGE_DOWN_DELAY13(x)  ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_CPU2_VOLTAGE_DOWN_DELAY12(x)  ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU2_VOLTAGE_DOWN_DELAY_CFG7, [0x6494027C] */
#define BIT_TOP_DVFS_APB_DCDC_CPU2_VOLTAGE_DOWN_DELAY15(x)  ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_CPU2_VOLTAGE_DOWN_DELAY14(x)  ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU2_SW_DVFS_CTRL, [0x64940280] */
#define BIT_TOP_DVFS_APB_DCDC_CPU2_SW_TUNE_EN               ( BIT(0) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU2_SW_DVFS_CTRL_ADI, [0x64940284] */
#define BIT_TOP_DVFS_APB_DCDC_CPU2_TUNE_REQ_SW              ( BIT(21) )
#define BIT_TOP_DVFS_APB_DCDC_CPU2_TUNE_ACK                 ( BIT(20) )
#define BIT_TOP_DVFS_APB_DCDC_CPU2_TUNE_VOLTAGE_SW(x)       ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)|BIT(16)|BIT(17)|BIT(18)|BIT(19)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU2_JUDGE_VOLTAGE_SW(x)      ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU2_VOLTAGE_JUDGE_BYPASS, [0x64940290] */
#define BIT_TOP_DVFS_APB_REG_CPU2_VOLTAGE_MEET_BYP          ( BIT(0) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU2_VOL_TUNE_UP_CFG0, [0x64940294] */
#define BIT_TOP_DVFS_APB_DCDC_CPU2_VOLTAGE_UP_CFG3(x)       ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU2_VOLTAGE_UP_CFG2(x)       ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU2_VOLTAGE_UP_CFG1(x)       ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU2_VOLTAGE_UP_CFG0(x)       ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU2_VOL_TUNE_UP_CFG1, [0x64940298] */
#define BIT_TOP_DVFS_APB_DCDC_CPU2_VOLTAGE_UP_CFG7(x)       ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU2_VOLTAGE_UP_CFG6(x)       ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU2_VOLTAGE_UP_CFG5(x)       ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU2_VOLTAGE_UP_CFG4(x)       ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU2_VOL_TUNE_UP_CFG2, [0x6494029C] */
#define BIT_TOP_DVFS_APB_DCDC_CPU2_VOLTAGE_UP_CFG11(x)      ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU2_VOLTAGE_UP_CFG10(x)      ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU2_VOLTAGE_UP_CFG9(x)       ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU2_VOLTAGE_UP_CFG8(x)       ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU2_VOL_TUNE_UP_CFG3, [0x649402A0] */
#define BIT_TOP_DVFS_APB_DCDC_CPU2_VOLTAGE_UP_CFG15(x)      ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU2_VOLTAGE_UP_CFG14(x)      ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU2_VOLTAGE_UP_CFG13(x)      ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU2_VOLTAGE_UP_CFG12(x)      ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU2_VOL_TUNE_DOWN_CFG0, [0x649402A4] */
#define BIT_TOP_DVFS_APB_DCDC_CPU2_VOLTAGE_DOWN_CFG3(x)     ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU2_VOLTAGE_DOWN_CFG2(x)     ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU2_VOLTAGE_DOWN_CFG1(x)     ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU2_VOLTAGE_DOWN_CFG0(x)     ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU2_VOL_TUNE_DOWN_CFG1, [0x649402A8] */
#define BIT_TOP_DVFS_APB_DCDC_CPU2_VOLTAGE_DOWN_CFG7(x)     ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU2_VOLTAGE_DOWN_CFG6(x)     ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU2_VOLTAGE_DOWN_CFG5(x)     ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU2_VOLTAGE_DOWN_CFG4(x)     ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU2_VOL_TUNE_DOWN_CFG2, [0x649402AC] */
#define BIT_TOP_DVFS_APB_DCDC_CPU2_VOLTAGE_DOWN_CFG11(x)    ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU2_VOLTAGE_DOWN_CFG10(x)    ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU2_VOLTAGE_DOWN_CFG9(x)     ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU2_VOLTAGE_DOWN_CFG8(x)     ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU2_VOL_TUNE_DOWN_CFG3, [0x649402B0] */
#define BIT_TOP_DVFS_APB_DCDC_CPU2_VOLTAGE_DOWN_CFG15(x)    ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU2_VOLTAGE_DOWN_CFG14(x)    ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU2_VOLTAGE_DOWN_CFG13(x)    ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU2_VOLTAGE_DOWN_CFG12(x)    ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU2_DVFS_VOLTAGE_VALUE0, [0x649402B4] */
#define BIT_TOP_DVFS_APB_DCDC_CPU2_VOLTAGE1(x)              ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU2_VOLTAGE0(x)              ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU2_DVFS_VOLTAGE_VALUE1, [0x649402B8] */
#define BIT_TOP_DVFS_APB_DCDC_CPU2_VOLTAGE3(x)              ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU2_VOLTAGE2(x)              ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU2_DVFS_VOLTAGE_VALUE2, [0x649402BC] */
#define BIT_TOP_DVFS_APB_DCDC_CPU2_VOLTAGE5(x)              ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU2_VOLTAGE4(x)              ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU2_DVFS_VOLTAGE_VALUE3, [0x649402C0] */
#define BIT_TOP_DVFS_APB_DCDC_CPU2_VOLTAGE7(x)              ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU2_VOLTAGE6(x)              ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU2_DVFS_VOLTAGE_VALUE4, [0x649402C4] */
#define BIT_TOP_DVFS_APB_DCDC_CPU2_VOLTAGE9(x)              ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU2_VOLTAGE8(x)              ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU2_DVFS_VOLTAGE_VALUE5, [0x649402C8] */
#define BIT_TOP_DVFS_APB_DCDC_CPU2_VOLTAGE11(x)             ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU2_VOLTAGE10(x)             ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU2_DVFS_VOLTAGE_VALUE6, [0x649402CC] */
#define BIT_TOP_DVFS_APB_DCDC_CPU2_VOLTAGE13(x)             ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU2_VOLTAGE12(x)             ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU2_DVFS_VOLTAGE_VALUE7, [0x649402D0] */
#define BIT_TOP_DVFS_APB_DCDC_CPU2_VOLTAGE15(x)             ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU2_VOLTAGE14(x)             ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU2_SW_DVFS_POLL0, [0x649402D4] */
#define BIT_TOP_DVFS_APB_DCDC_CPU2_SW_DVFS_POLL7(x)         ( (x) << 28 & (BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU2_SW_DVFS_POLL6(x)         ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU2_SW_DVFS_POLL5(x)         ( (x) << 20 & (BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU2_SW_DVFS_POLL4(x)         ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU2_SW_DVFS_POLL3(x)         ( (x) << 12 & (BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU2_SW_DVFS_POLL2(x)         ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU2_SW_DVFS_POLL1(x)         ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU2_SW_DVFS_POLL0(x)         ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU2_SW_DVFS_POLL1, [0x649402D8] */
#define BIT_TOP_DVFS_APB_DCDC_CPU2_SW_DVFS_POLL15(x)        ( (x) << 28 & (BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU2_SW_DVFS_POLL14(x)        ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU2_SW_DVFS_POLL13(x)        ( (x) << 20 & (BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU2_SW_DVFS_POLL12(x)        ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU2_SW_DVFS_POLL11(x)        ( (x) << 12 & (BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU2_SW_DVFS_POLL10(x)        ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU2_SW_DVFS_POLL9(x)         ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU2_SW_DVFS_POLL8(x)         ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU2_DVFS_STATE_DBG0, [0x649402DC] */
#define BIT_TOP_DVFS_APB_DCDC_CPU2_JUDGE_VOLTAGE(x)         ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU2_CURRENT_VOLTAGE(x)       ( (x) << 20 & (BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU2_DVFS_CNT(x)              ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)|BIT(16)|BIT(17)|BIT(18)|BIT(19)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU2_DVFS_STATE(x)            ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU2_DVFS_STATE_DBG1, [0x649402E0] */
#define BIT_TOP_DVFS_APB_DCDC_CPU2_TUNE_VOLTAGE(x)          ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_CPU2_PRE_CURRENT_VOLTAGE(x)   ( (x) << 12 & (BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU2_DVFS_VOLTAGE(x)          ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU2_PRE_VOTE_VOLTAGE(x)      ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU2_VOTE_VOLTAGE(x)          ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU2_DVFS_STATE_DBG2, [0x649402E4] */
#define BIT_TOP_DVFS_APB_CPU2_VOLTAGE_MEET                  ( BIT(0) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU2_STEP_TUNE_CFG, [0x6494034C] */
#define BIT_TOP_DVFS_APB_DCDC_CPU2_STEP_TUNE_EN             ( BIT(4) )
#define BIT_TOP_DVFS_APB_DCDC_CPU2_STEP_VOLTAGE(x)          ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_CPU2_DVFS_CNT, [0x64940350] */
#define BIT_TOP_DVFS_APB_DCDC_CPU2_TUNE_CNT(x)              ( (x) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_MM_FIX_VOLTAGE_CTRL, [0x64940354] */
#define BIT_TOP_DVFS_APB_DCDC_MM_FIX_VOLTAGE_EN             ( BIT(4) )
#define BIT_TOP_DVFS_APB_DCDC_MM_FIX_VOLTAGE(x)             ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_MM_DVFS_WAIT_WINDOW_CFG, [0x64940358] */
#define BIT_TOP_DVFS_APB_DCDC_MM_DVFS_UP_WINDOW(x)          ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_MM_DVFS_DOWN_WINDOW(x)        ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_MM_VOLTAGE_UP_DELAY_CFG0, [0x6494035C] */
#define BIT_TOP_DVFS_APB_DCDC_MM_VOLTAGE_UP_DELAY1(x)       ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_MM_VOLTAGE_UP_DELAY0(x)       ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_MM_VOLTAGE_UP_DELAY_CFG1, [0x64940360] */
#define BIT_TOP_DVFS_APB_DCDC_MM_VOLTAGE_UP_DELAY3(x)       ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_MM_VOLTAGE_UP_DELAY2(x)       ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_MM_VOLTAGE_UP_DELAY_CFG2, [0x64940364] */
#define BIT_TOP_DVFS_APB_DCDC_MM_VOLTAGE_UP_DELAY5(x)       ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_MM_VOLTAGE_UP_DELAY4(x)       ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_MM_VOLTAGE_UP_DELAY_CFG3, [0x64940368] */
#define BIT_TOP_DVFS_APB_DCDC_MM_VOLTAGE_UP_DELAY7(x)       ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_MM_VOLTAGE_UP_DELAY6(x)       ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_MM_VOLTAGE_UP_DELAY_CFG4, [0x6494036C] */
#define BIT_TOP_DVFS_APB_DCDC_MM_VOLTAGE_UP_DELAY9(x)       ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_MM_VOLTAGE_UP_DELAY8(x)       ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_MM_VOLTAGE_UP_DELAY_CFG5, [0x64940370] */
#define BIT_TOP_DVFS_APB_DCDC_MM_VOLTAGE_UP_DELAY11(x)      ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_MM_VOLTAGE_UP_DELAY10(x)      ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_MM_VOLTAGE_UP_DELAY_CFG6, [0x64940374] */
#define BIT_TOP_DVFS_APB_DCDC_MM_VOLTAGE_UP_DELAY13(x)      ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_MM_VOLTAGE_UP_DELAY12(x)      ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_MM_VOLTAGE_UP_DELAY_CFG7, [0x64940378] */
#define BIT_TOP_DVFS_APB_DCDC_MM_VOLTAGE_UP_DELAY15(x)      ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_MM_VOLTAGE_UP_DELAY14(x)      ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_MM_VOLTAGE_DOWN_DELAY_CFG0, [0x6494037C] */
#define BIT_TOP_DVFS_APB_DCDC_MM_VOLTAGE_DOWN_DELAY1(x)     ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_MM_VOLTAGE_DOWN_DELAY0(x)     ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_MM_VOLTAGE_DOWN_DELAY_CFG1, [0x64940380] */
#define BIT_TOP_DVFS_APB_DCDC_MM_VOLTAGE_DOWN_DELAY3(x)     ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_MM_VOLTAGE_DOWN_DELAY2(x)     ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_MM_VOLTAGE_DOWN_DELAY_CFG2, [0x64940384] */
#define BIT_TOP_DVFS_APB_DCDC_MM_VOLTAGE_DOWN_DELAY5(x)     ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_MM_VOLTAGE_DOWN_DELAY4(x)     ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_MM_VOLTAGE_DOWN_DELAY_CFG3, [0x64940388] */
#define BIT_TOP_DVFS_APB_DCDC_MM_VOLTAGE_DOWN_DELAY7(x)     ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_MM_VOLTAGE_DOWN_DELAY6(x)     ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_MM_VOLTAGE_DOWN_DELAY_CFG4, [0x6494038C] */
#define BIT_TOP_DVFS_APB_DCDC_MM_VOLTAGE_DOWN_DELAY9(x)     ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_MM_VOLTAGE_DOWN_DELAY8(x)     ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_MM_VOLTAGE_DOWN_DELAY_CFG5, [0x64940390] */
#define BIT_TOP_DVFS_APB_DCDC_MM_VOLTAGE_DOWN_DELAY11(x)    ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_MM_VOLTAGE_DOWN_DELAY10(x)    ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_MM_VOLTAGE_DOWN_DELAY_CFG6, [0x64940394] */
#define BIT_TOP_DVFS_APB_DCDC_MM_VOLTAGE_DOWN_DELAY13(x)    ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_MM_VOLTAGE_DOWN_DELAY12(x)    ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_MM_VOLTAGE_DOWN_DELAY_CFG7, [0x64940398] */
#define BIT_TOP_DVFS_APB_DCDC_MM_VOLTAGE_DOWN_DELAY15(x)    ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_MM_VOLTAGE_DOWN_DELAY14(x)    ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_MM_SW_DVFS_CTRL, [0x6494039C] */
#define BIT_TOP_DVFS_APB_DCDC_MM_SW_TUNE_EN                 ( BIT(0) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_MM_SW_DVFS_CTRL_ADI, [0x649403A0] */
#define BIT_TOP_DVFS_APB_DCDC_MM_TUNE_REQ_SW                ( BIT(21) )
#define BIT_TOP_DVFS_APB_DCDC_MM_TUNE_ACK                   ( BIT(20) )
#define BIT_TOP_DVFS_APB_DCDC_MM_TUNE_VOLTAGE_SW(x)         ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)|BIT(16)|BIT(17)|BIT(18)|BIT(19)) )
#define BIT_TOP_DVFS_APB_DCDC_MM_JUDGE_VOLTAGE_SW(x)        ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_MM_VOLTAGE_JUDGE_BYPASS, [0x649403AC] */
#define BIT_TOP_DVFS_APB_REG_MM_VOLTAGE_MEET_BYP            ( BIT(2) )
#define BIT_TOP_DVFS_APB_REG_DPU_VSP_VOLTAGE_MEET_BYP       ( BIT(1) )
#define BIT_TOP_DVFS_APB_REG_AUD_CP_VOLTAGE_MEET_BYP        ( BIT(0) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_MM_VOL_TUNE_UP_CFG0, [0x649403B0] */
#define BIT_TOP_DVFS_APB_DCDC_MM_VOLTAGE_UP_CFG3(x)         ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)) )
#define BIT_TOP_DVFS_APB_DCDC_MM_VOLTAGE_UP_CFG2(x)         ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)) )
#define BIT_TOP_DVFS_APB_DCDC_MM_VOLTAGE_UP_CFG1(x)         ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)) )
#define BIT_TOP_DVFS_APB_DCDC_MM_VOLTAGE_UP_CFG0(x)         ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_MM_VOL_TUNE_UP_CFG1, [0x649403B4] */
#define BIT_TOP_DVFS_APB_DCDC_MM_VOLTAGE_UP_CFG7(x)         ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)) )
#define BIT_TOP_DVFS_APB_DCDC_MM_VOLTAGE_UP_CFG6(x)         ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)) )
#define BIT_TOP_DVFS_APB_DCDC_MM_VOLTAGE_UP_CFG5(x)         ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)) )
#define BIT_TOP_DVFS_APB_DCDC_MM_VOLTAGE_UP_CFG4(x)         ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_MM_VOL_TUNE_UP_CFG2, [0x649403B8] */
#define BIT_TOP_DVFS_APB_DCDC_MM_VOLTAGE_UP_CFG11(x)        ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)) )
#define BIT_TOP_DVFS_APB_DCDC_MM_VOLTAGE_UP_CFG10(x)        ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)) )
#define BIT_TOP_DVFS_APB_DCDC_MM_VOLTAGE_UP_CFG9(x)         ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)) )
#define BIT_TOP_DVFS_APB_DCDC_MM_VOLTAGE_UP_CFG8(x)         ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_MM_VOL_TUNE_UP_CFG3, [0x649403BC] */
#define BIT_TOP_DVFS_APB_DCDC_MM_VOLTAGE_UP_CFG15(x)        ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)) )
#define BIT_TOP_DVFS_APB_DCDC_MM_VOLTAGE_UP_CFG14(x)        ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)) )
#define BIT_TOP_DVFS_APB_DCDC_MM_VOLTAGE_UP_CFG13(x)        ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)) )
#define BIT_TOP_DVFS_APB_DCDC_MM_VOLTAGE_UP_CFG12(x)        ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_MM_VOL_TUNE_DOWN_CFG0, [0x649403C0] */
#define BIT_TOP_DVFS_APB_DCDC_MM_VOLTAGE_DOWN_CFG3(x)       ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)) )
#define BIT_TOP_DVFS_APB_DCDC_MM_VOLTAGE_DOWN_CFG2(x)       ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)) )
#define BIT_TOP_DVFS_APB_DCDC_MM_VOLTAGE_DOWN_CFG1(x)       ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)) )
#define BIT_TOP_DVFS_APB_DCDC_MM_VOLTAGE_DOWN_CFG0(x)       ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_MM_VOL_TUNE_DOWN_CFG1, [0x649403C4] */
#define BIT_TOP_DVFS_APB_DCDC_MM_VOLTAGE_DOWN_CFG7(x)       ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)) )
#define BIT_TOP_DVFS_APB_DCDC_MM_VOLTAGE_DOWN_CFG6(x)       ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)) )
#define BIT_TOP_DVFS_APB_DCDC_MM_VOLTAGE_DOWN_CFG5(x)       ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)) )
#define BIT_TOP_DVFS_APB_DCDC_MM_VOLTAGE_DOWN_CFG4(x)       ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_MM_VOL_TUNE_DOWN_CFG2, [0x649403C8] */
#define BIT_TOP_DVFS_APB_DCDC_MM_VOLTAGE_DOWN_CFG11(x)      ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)) )
#define BIT_TOP_DVFS_APB_DCDC_MM_VOLTAGE_DOWN_CFG10(x)      ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)) )
#define BIT_TOP_DVFS_APB_DCDC_MM_VOLTAGE_DOWN_CFG9(x)       ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)) )
#define BIT_TOP_DVFS_APB_DCDC_MM_VOLTAGE_DOWN_CFG8(x)       ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_MM_VOL_TUNE_DOWN_CFG3, [0x649403CC] */
#define BIT_TOP_DVFS_APB_DCDC_MM_VOLTAGE_DOWN_CFG15(x)      ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)) )
#define BIT_TOP_DVFS_APB_DCDC_MM_VOLTAGE_DOWN_CFG14(x)      ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)) )
#define BIT_TOP_DVFS_APB_DCDC_MM_VOLTAGE_DOWN_CFG13(x)      ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)) )
#define BIT_TOP_DVFS_APB_DCDC_MM_VOLTAGE_DOWN_CFG12(x)      ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_MM_DVFS_VOLTAGE_VALUE0, [0x649403D0] */
#define BIT_TOP_DVFS_APB_DCDC_MM_VOLTAGE1(x)                ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)) )
#define BIT_TOP_DVFS_APB_DCDC_MM_VOLTAGE0(x)                ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_MM_DVFS_VOLTAGE_VALUE1, [0x649403D4] */
#define BIT_TOP_DVFS_APB_DCDC_MM_VOLTAGE3(x)                ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)) )
#define BIT_TOP_DVFS_APB_DCDC_MM_VOLTAGE2(x)                ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_MM_DVFS_VOLTAGE_VALUE2, [0x649403D8] */
#define BIT_TOP_DVFS_APB_DCDC_MM_VOLTAGE5(x)                ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)) )
#define BIT_TOP_DVFS_APB_DCDC_MM_VOLTAGE4(x)                ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_MM_DVFS_VOLTAGE_VALUE3, [0x649403DC] */
#define BIT_TOP_DVFS_APB_DCDC_MM_VOLTAGE7(x)                ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)) )
#define BIT_TOP_DVFS_APB_DCDC_MM_VOLTAGE6(x)                ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_MM_DVFS_VOLTAGE_VALUE4, [0x649403E0] */
#define BIT_TOP_DVFS_APB_DCDC_MM_VOLTAGE9(x)                ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)) )
#define BIT_TOP_DVFS_APB_DCDC_MM_VOLTAGE8(x)                ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_MM_DVFS_VOLTAGE_VALUE5, [0x649403E4] */
#define BIT_TOP_DVFS_APB_DCDC_MM_VOLTAGE11(x)               ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)) )
#define BIT_TOP_DVFS_APB_DCDC_MM_VOLTAGE10(x)               ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_MM_DVFS_VOLTAGE_VALUE6, [0x649403E8] */
#define BIT_TOP_DVFS_APB_DCDC_MM_VOLTAGE13(x)               ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)) )
#define BIT_TOP_DVFS_APB_DCDC_MM_VOLTAGE12(x)               ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_MM_DVFS_VOLTAGE_VALUE7, [0x649403EC] */
#define BIT_TOP_DVFS_APB_DCDC_MM_VOLTAGE15(x)               ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)) )
#define BIT_TOP_DVFS_APB_DCDC_MM_VOLTAGE14(x)               ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_MM_SW_DVFS_POLL0, [0x649403F0] */
#define BIT_TOP_DVFS_APB_DCDC_MM_SW_DVFS_POLL7(x)           ( (x) << 28 & (BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_TOP_DVFS_APB_DCDC_MM_SW_DVFS_POLL6(x)           ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)) )
#define BIT_TOP_DVFS_APB_DCDC_MM_SW_DVFS_POLL5(x)           ( (x) << 20 & (BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_TOP_DVFS_APB_DCDC_MM_SW_DVFS_POLL4(x)           ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)) )
#define BIT_TOP_DVFS_APB_DCDC_MM_SW_DVFS_POLL3(x)           ( (x) << 12 & (BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_TOP_DVFS_APB_DCDC_MM_SW_DVFS_POLL2(x)           ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BIT_TOP_DVFS_APB_DCDC_MM_SW_DVFS_POLL1(x)           ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_TOP_DVFS_APB_DCDC_MM_SW_DVFS_POLL0(x)           ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_MM_SW_DVFS_POLL1, [0x649403F4] */
#define BIT_TOP_DVFS_APB_DCDC_MM_SW_DVFS_POLL15(x)          ( (x) << 28 & (BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_TOP_DVFS_APB_DCDC_MM_SW_DVFS_POLL14(x)          ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)) )
#define BIT_TOP_DVFS_APB_DCDC_MM_SW_DVFS_POLL13(x)          ( (x) << 20 & (BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_TOP_DVFS_APB_DCDC_MM_SW_DVFS_POLL12(x)          ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)) )
#define BIT_TOP_DVFS_APB_DCDC_MM_SW_DVFS_POLL11(x)          ( (x) << 12 & (BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_TOP_DVFS_APB_DCDC_MM_SW_DVFS_POLL10(x)          ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BIT_TOP_DVFS_APB_DCDC_MM_SW_DVFS_POLL9(x)           ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_TOP_DVFS_APB_DCDC_MM_SW_DVFS_POLL8(x)           ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_MM_DVFS_STATE_DBG0, [0x649403F8] */
#define BIT_TOP_DVFS_APB_DCDC_MM_JUDGE_VOLTAGE(x)           ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)) )
#define BIT_TOP_DVFS_APB_DCDC_MM_CURRENT_VOLTAGE(x)         ( (x) << 20 & (BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_TOP_DVFS_APB_DCDC_MM_DVFS_CNT(x)                ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)|BIT(16)|BIT(17)|BIT(18)|BIT(19)) )
#define BIT_TOP_DVFS_APB_DCDC_MM_DVFS_STATE(x)              ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_MM_DVFS_STATE_DBG1, [0x649403FC] */
#define BIT_TOP_DVFS_APB_DCDC_MM_TUNE_VOLTAGE(x)            ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_MM_PRE_CURRENT_VOLTAGE(x)     ( (x) << 12 & (BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_TOP_DVFS_APB_DCDC_MM_DVFS_VOLTAGE(x)            ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BIT_TOP_DVFS_APB_DCDC_MM_PRE_VOTE_VOLTAGE(x)        ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_TOP_DVFS_APB_DCDC_MM_VOTE_VOLTAGE(x)            ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_MM_DVFS_STATE_DBG2, [0x64940400] */
#define BIT_TOP_DVFS_APB_MM_VOLTAGE_MEET                    ( BIT(2) )
#define BIT_TOP_DVFS_APB_DPU_VSP_VOLTAGE_MEET               ( BIT(1) )
#define BIT_TOP_DVFS_APB_AUD_CP_VOLTAGE_MEET                ( BIT(0) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_MM_STEP_TUNE_CFG, [0x64940468] */
#define BIT_TOP_DVFS_APB_DCDC_MM_STEP_TUNE_EN               ( BIT(4) )
#define BIT_TOP_DVFS_APB_DCDC_MM_STEP_VOLTAGE(x)            ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_MM_DVFS_CNT, [0x6494046C] */
#define BIT_TOP_DVFS_APB_DCDC_MM_TUNE_CNT(x)                ( (x) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_GPU_FIX_VOLTAGE_CTRL, [0x64940470] */
#define BIT_TOP_DVFS_APB_DCDC_GPU_FIX_VOLTAGE_EN            ( BIT(4) )
#define BIT_TOP_DVFS_APB_DCDC_GPU_FIX_VOLTAGE(x)            ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_GPU_DVFS_WAIT_WINDOW_CFG, [0x64940474] */
#define BIT_TOP_DVFS_APB_DCDC_GPU_DVFS_UP_WINDOW(x)         ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_GPU_DVFS_DOWN_WINDOW(x)       ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_GPU_VOLTAGE_UP_DELAY_CFG0, [0x64940478] */
#define BIT_TOP_DVFS_APB_DCDC_GPU_VOLTAGE_UP_DELAY1(x)      ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_GPU_VOLTAGE_UP_DELAY0(x)      ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_GPU_VOLTAGE_UP_DELAY_CFG1, [0x6494047C] */
#define BIT_TOP_DVFS_APB_DCDC_GPU_VOLTAGE_UP_DELAY3(x)      ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_GPU_VOLTAGE_UP_DELAY2(x)      ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_GPU_VOLTAGE_UP_DELAY_CFG2, [0x64940480] */
#define BIT_TOP_DVFS_APB_DCDC_GPU_VOLTAGE_UP_DELAY5(x)      ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_GPU_VOLTAGE_UP_DELAY4(x)      ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_GPU_VOLTAGE_UP_DELAY_CFG3, [0x64940484] */
#define BIT_TOP_DVFS_APB_DCDC_GPU_VOLTAGE_UP_DELAY7(x)      ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_GPU_VOLTAGE_UP_DELAY6(x)      ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_GPU_VOLTAGE_UP_DELAY_CFG4, [0x64940488] */
#define BIT_TOP_DVFS_APB_DCDC_GPU_VOLTAGE_UP_DELAY9(x)      ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_GPU_VOLTAGE_UP_DELAY8(x)      ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_GPU_VOLTAGE_UP_DELAY_CFG5, [0x6494048C] */
#define BIT_TOP_DVFS_APB_DCDC_GPU_VOLTAGE_UP_DELAY11(x)     ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_GPU_VOLTAGE_UP_DELAY10(x)     ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_GPU_VOLTAGE_UP_DELAY_CFG6, [0x64940490] */
#define BIT_TOP_DVFS_APB_DCDC_GPU_VOLTAGE_UP_DELAY13(x)     ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_GPU_VOLTAGE_UP_DELAY12(x)     ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_GPU_VOLTAGE_UP_DELAY_CFG7, [0x64940494] */
#define BIT_TOP_DVFS_APB_DCDC_GPU_VOLTAGE_UP_DELAY15(x)     ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_GPU_VOLTAGE_UP_DELAY14(x)     ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_GPU_VOLTAGE_DOWN_DELAY_CFG0, [0x64940498] */
#define BIT_TOP_DVFS_APB_DCDC_GPU_VOLTAGE_DOWN_DELAY1(x)    ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_GPU_VOLTAGE_DOWN_DELAY0(x)    ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_GPU_VOLTAGE_DOWN_DELAY_CFG1, [0x6494049C] */
#define BIT_TOP_DVFS_APB_DCDC_GPU_VOLTAGE_DOWN_DELAY3(x)    ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_GPU_VOLTAGE_DOWN_DELAY2(x)    ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_GPU_VOLTAGE_DOWN_DELAY_CFG2, [0x649404A0] */
#define BIT_TOP_DVFS_APB_DCDC_GPU_VOLTAGE_DOWN_DELAY5(x)    ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_GPU_VOLTAGE_DOWN_DELAY4(x)    ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_GPU_VOLTAGE_DOWN_DELAY_CFG3, [0x649404A4] */
#define BIT_TOP_DVFS_APB_DCDC_GPU_VOLTAGE_DOWN_DELAY7(x)    ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_GPU_VOLTAGE_DOWN_DELAY6(x)    ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_GPU_VOLTAGE_DOWN_DELAY_CFG4, [0x649404A8] */
#define BIT_TOP_DVFS_APB_DCDC_GPU_VOLTAGE_DOWN_DELAY9(x)    ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_GPU_VOLTAGE_DOWN_DELAY8(x)    ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_GPU_VOLTAGE_DOWN_DELAY_CFG5, [0x649404AC] */
#define BIT_TOP_DVFS_APB_DCDC_GPU_VOLTAGE_DOWN_DELAY11(x)   ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_GPU_VOLTAGE_DOWN_DELAY10(x)   ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_GPU_VOLTAGE_DOWN_DELAY_CFG6, [0x649404B0] */
#define BIT_TOP_DVFS_APB_DCDC_GPU_VOLTAGE_DOWN_DELAY13(x)   ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_GPU_VOLTAGE_DOWN_DELAY12(x)   ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_GPU_VOLTAGE_DOWN_DELAY_CFG7, [0x649404B4] */
#define BIT_TOP_DVFS_APB_DCDC_GPU_VOLTAGE_DOWN_DELAY15(x)   ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_GPU_VOLTAGE_DOWN_DELAY14(x)   ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_GPU_SW_DVFS_CTRL, [0x649404B8] */
#define BIT_TOP_DVFS_APB_DCDC_GPU_SW_TUNE_EN                ( BIT(0) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_GPU_SW_DVFS_CTRL_ADI, [0x649404BC] */
#define BIT_TOP_DVFS_APB_DCDC_GPU_TUNE_REQ_SW               ( BIT(21) )
#define BIT_TOP_DVFS_APB_DCDC_GPU_TUNE_ACK                  ( BIT(20) )
#define BIT_TOP_DVFS_APB_DCDC_GPU_TUNE_VOLTAGE_SW(x)        ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)|BIT(16)|BIT(17)|BIT(18)|BIT(19)) )
#define BIT_TOP_DVFS_APB_DCDC_GPU_JUDGE_VOLTAGE_SW(x)       ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_GPU_VOLTAGE_JUDGE_BYPASS, [0x649404C8] */
#define BIT_TOP_DVFS_APB_REG_GPU_VOLTAGE_MEET_BYP           ( BIT(0) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_GPU_VOL_TUNE_UP_CFG0, [0x649404CC] */
#define BIT_TOP_DVFS_APB_DCDC_GPU_VOLTAGE_UP_CFG3(x)        ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)) )
#define BIT_TOP_DVFS_APB_DCDC_GPU_VOLTAGE_UP_CFG2(x)        ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)) )
#define BIT_TOP_DVFS_APB_DCDC_GPU_VOLTAGE_UP_CFG1(x)        ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)) )
#define BIT_TOP_DVFS_APB_DCDC_GPU_VOLTAGE_UP_CFG0(x)        ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_GPU_VOL_TUNE_UP_CFG1, [0x649404D0] */
#define BIT_TOP_DVFS_APB_DCDC_GPU_VOLTAGE_UP_CFG7(x)        ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)) )
#define BIT_TOP_DVFS_APB_DCDC_GPU_VOLTAGE_UP_CFG6(x)        ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)) )
#define BIT_TOP_DVFS_APB_DCDC_GPU_VOLTAGE_UP_CFG5(x)        ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)) )
#define BIT_TOP_DVFS_APB_DCDC_GPU_VOLTAGE_UP_CFG4(x)        ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_GPU_VOL_TUNE_UP_CFG2, [0x649404D4] */
#define BIT_TOP_DVFS_APB_DCDC_GPU_VOLTAGE_UP_CFG11(x)       ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)) )
#define BIT_TOP_DVFS_APB_DCDC_GPU_VOLTAGE_UP_CFG10(x)       ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)) )
#define BIT_TOP_DVFS_APB_DCDC_GPU_VOLTAGE_UP_CFG9(x)        ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)) )
#define BIT_TOP_DVFS_APB_DCDC_GPU_VOLTAGE_UP_CFG8(x)        ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_GPU_VOL_TUNE_UP_CFG3, [0x649404D8] */
#define BIT_TOP_DVFS_APB_DCDC_GPU_VOLTAGE_UP_CFG15(x)       ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)) )
#define BIT_TOP_DVFS_APB_DCDC_GPU_VOLTAGE_UP_CFG14(x)       ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)) )
#define BIT_TOP_DVFS_APB_DCDC_GPU_VOLTAGE_UP_CFG13(x)       ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)) )
#define BIT_TOP_DVFS_APB_DCDC_GPU_VOLTAGE_UP_CFG12(x)       ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_GPU_VOL_TUNE_DOWN_CFG0, [0x649404DC] */
#define BIT_TOP_DVFS_APB_DCDC_GPU_VOLTAGE_DOWN_CFG3(x)      ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)) )
#define BIT_TOP_DVFS_APB_DCDC_GPU_VOLTAGE_DOWN_CFG2(x)      ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)) )
#define BIT_TOP_DVFS_APB_DCDC_GPU_VOLTAGE_DOWN_CFG1(x)      ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)) )
#define BIT_TOP_DVFS_APB_DCDC_GPU_VOLTAGE_DOWN_CFG0(x)      ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_GPU_VOL_TUNE_DOWN_CFG1, [0x649404E0] */
#define BIT_TOP_DVFS_APB_DCDC_GPU_VOLTAGE_DOWN_CFG7(x)      ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)) )
#define BIT_TOP_DVFS_APB_DCDC_GPU_VOLTAGE_DOWN_CFG6(x)      ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)) )
#define BIT_TOP_DVFS_APB_DCDC_GPU_VOLTAGE_DOWN_CFG5(x)      ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)) )
#define BIT_TOP_DVFS_APB_DCDC_GPU_VOLTAGE_DOWN_CFG4(x)      ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_GPU_VOL_TUNE_DOWN_CFG2, [0x649404E4] */
#define BIT_TOP_DVFS_APB_DCDC_GPU_VOLTAGE_DOWN_CFG11(x)     ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)) )
#define BIT_TOP_DVFS_APB_DCDC_GPU_VOLTAGE_DOWN_CFG10(x)     ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)) )
#define BIT_TOP_DVFS_APB_DCDC_GPU_VOLTAGE_DOWN_CFG9(x)      ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)) )
#define BIT_TOP_DVFS_APB_DCDC_GPU_VOLTAGE_DOWN_CFG8(x)      ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_GPU_VOL_TUNE_DOWN_CFG3, [0x649404E8] */
#define BIT_TOP_DVFS_APB_DCDC_GPU_VOLTAGE_DOWN_CFG15(x)     ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)) )
#define BIT_TOP_DVFS_APB_DCDC_GPU_VOLTAGE_DOWN_CFG14(x)     ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)) )
#define BIT_TOP_DVFS_APB_DCDC_GPU_VOLTAGE_DOWN_CFG13(x)     ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)) )
#define BIT_TOP_DVFS_APB_DCDC_GPU_VOLTAGE_DOWN_CFG12(x)     ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_GPU_DVFS_VOLTAGE_VALUE0, [0x649404EC] */
#define BIT_TOP_DVFS_APB_DCDC_GPU_VOLTAGE1(x)               ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)) )
#define BIT_TOP_DVFS_APB_DCDC_GPU_VOLTAGE0(x)               ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_GPU_DVFS_VOLTAGE_VALUE1, [0x649404F0] */
#define BIT_TOP_DVFS_APB_DCDC_GPU_VOLTAGE3(x)               ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)) )
#define BIT_TOP_DVFS_APB_DCDC_GPU_VOLTAGE2(x)               ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_GPU_DVFS_VOLTAGE_VALUE2, [0x649404F4] */
#define BIT_TOP_DVFS_APB_DCDC_GPU_VOLTAGE5(x)               ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)) )
#define BIT_TOP_DVFS_APB_DCDC_GPU_VOLTAGE4(x)               ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_GPU_DVFS_VOLTAGE_VALUE3, [0x649404F8] */
#define BIT_TOP_DVFS_APB_DCDC_GPU_VOLTAGE7(x)               ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)) )
#define BIT_TOP_DVFS_APB_DCDC_GPU_VOLTAGE6(x)               ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_GPU_DVFS_VOLTAGE_VALUE4, [0x649404FC] */
#define BIT_TOP_DVFS_APB_DCDC_GPU_VOLTAGE9(x)               ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)) )
#define BIT_TOP_DVFS_APB_DCDC_GPU_VOLTAGE8(x)               ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_GPU_DVFS_VOLTAGE_VALUE5, [0x64940500] */
#define BIT_TOP_DVFS_APB_DCDC_GPU_VOLTAGE11(x)              ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)) )
#define BIT_TOP_DVFS_APB_DCDC_GPU_VOLTAGE10(x)              ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_GPU_DVFS_VOLTAGE_VALUE6, [0x64940504] */
#define BIT_TOP_DVFS_APB_DCDC_GPU_VOLTAGE13(x)              ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)) )
#define BIT_TOP_DVFS_APB_DCDC_GPU_VOLTAGE12(x)              ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_GPU_DVFS_VOLTAGE_VALUE7, [0x64940508] */
#define BIT_TOP_DVFS_APB_DCDC_GPU_VOLTAGE15(x)              ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)) )
#define BIT_TOP_DVFS_APB_DCDC_GPU_VOLTAGE14(x)              ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_GPU_SW_DVFS_POLL0, [0x6494050C] */
#define BIT_TOP_DVFS_APB_DCDC_GPU_SW_DVFS_POLL7(x)          ( (x) << 28 & (BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_TOP_DVFS_APB_DCDC_GPU_SW_DVFS_POLL6(x)          ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)) )
#define BIT_TOP_DVFS_APB_DCDC_GPU_SW_DVFS_POLL5(x)          ( (x) << 20 & (BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_TOP_DVFS_APB_DCDC_GPU_SW_DVFS_POLL4(x)          ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)) )
#define BIT_TOP_DVFS_APB_DCDC_GPU_SW_DVFS_POLL3(x)          ( (x) << 12 & (BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_TOP_DVFS_APB_DCDC_GPU_SW_DVFS_POLL2(x)          ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BIT_TOP_DVFS_APB_DCDC_GPU_SW_DVFS_POLL1(x)          ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_TOP_DVFS_APB_DCDC_GPU_SW_DVFS_POLL0(x)          ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_GPU_SW_DVFS_POLL1, [0x64940510] */
#define BIT_TOP_DVFS_APB_DCDC_GPU_SW_DVFS_POLL15(x)         ( (x) << 28 & (BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_TOP_DVFS_APB_DCDC_GPU_SW_DVFS_POLL14(x)         ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)) )
#define BIT_TOP_DVFS_APB_DCDC_GPU_SW_DVFS_POLL13(x)         ( (x) << 20 & (BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_TOP_DVFS_APB_DCDC_GPU_SW_DVFS_POLL12(x)         ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)) )
#define BIT_TOP_DVFS_APB_DCDC_GPU_SW_DVFS_POLL11(x)         ( (x) << 12 & (BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_TOP_DVFS_APB_DCDC_GPU_SW_DVFS_POLL10(x)         ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BIT_TOP_DVFS_APB_DCDC_GPU_SW_DVFS_POLL9(x)          ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_TOP_DVFS_APB_DCDC_GPU_SW_DVFS_POLL8(x)          ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_GPU_DVFS_STATE_DBG0, [0x64940514] */
#define BIT_TOP_DVFS_APB_DCDC_GPU_JUDGE_VOLTAGE(x)          ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)) )
#define BIT_TOP_DVFS_APB_DCDC_GPU_CURRENT_VOLTAGE(x)        ( (x) << 20 & (BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_TOP_DVFS_APB_DCDC_GPU_DVFS_CNT(x)               ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)|BIT(16)|BIT(17)|BIT(18)|BIT(19)) )
#define BIT_TOP_DVFS_APB_DCDC_GPU_DVFS_STATE(x)             ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_GPU_DVFS_STATE_DBG1, [0x64940518] */
#define BIT_TOP_DVFS_APB_DCDC_GPU_TUNE_VOLTAGE(x)           ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_GPU_PRE_CURRENT_VOLTAGE(x)    ( (x) << 12 & (BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_TOP_DVFS_APB_DCDC_GPU_DVFS_VOLTAGE(x)           ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BIT_TOP_DVFS_APB_DCDC_GPU_PRE_VOTE_VOLTAGE(x)       ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_TOP_DVFS_APB_DCDC_GPU_VOTE_VOLTAGE(x)           ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_GPU_DVFS_STATE_DBG2, [0x6494051C] */
#define BIT_TOP_DVFS_APB_GPU_VOLTAGE_MEET                   ( BIT(0) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_GPU_STEP_TUNE_CFG, [0x64940584] */
#define BIT_TOP_DVFS_APB_DCDC_GPU_STEP_TUNE_EN              ( BIT(4) )
#define BIT_TOP_DVFS_APB_DCDC_GPU_STEP_VOLTAGE(x)           ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_GPU_DVFS_CNT, [0x64940588] */
#define BIT_TOP_DVFS_APB_DCDC_GPU_TUNE_CNT(x)               ( (x) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_AI_FIX_VOLTAGE_CTRL, [0x6494058C] */
#define BIT_TOP_DVFS_APB_DCDC_AI_FIX_VOLTAGE_EN             ( BIT(4) )
#define BIT_TOP_DVFS_APB_DCDC_AI_FIX_VOLTAGE(x)             ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_AI_DVFS_WAIT_WINDOW_CFG, [0x64940590] */
#define BIT_TOP_DVFS_APB_DCDC_AI_DVFS_UP_WINDOW(x)          ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_AI_DVFS_DOWN_WINDOW(x)        ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_AI_VOLTAGE_UP_DELAY_CFG0, [0x64940594] */
#define BIT_TOP_DVFS_APB_DCDC_AI_VOLTAGE_UP_DELAY1(x)       ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_AI_VOLTAGE_UP_DELAY0(x)       ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_AI_VOLTAGE_UP_DELAY_CFG1, [0x64940598] */
#define BIT_TOP_DVFS_APB_DCDC_AI_VOLTAGE_UP_DELAY3(x)       ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_AI_VOLTAGE_UP_DELAY2(x)       ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_AI_VOLTAGE_UP_DELAY_CFG2, [0x6494059C] */
#define BIT_TOP_DVFS_APB_DCDC_AI_VOLTAGE_UP_DELAY5(x)       ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_AI_VOLTAGE_UP_DELAY4(x)       ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_AI_VOLTAGE_UP_DELAY_CFG3, [0x649405A0] */
#define BIT_TOP_DVFS_APB_DCDC_AI_VOLTAGE_UP_DELAY7(x)       ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_AI_VOLTAGE_UP_DELAY6(x)       ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_AI_VOLTAGE_UP_DELAY_CFG4, [0x649405A4] */
#define BIT_TOP_DVFS_APB_DCDC_AI_VOLTAGE_UP_DELAY9(x)       ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_AI_VOLTAGE_UP_DELAY8(x)       ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_AI_VOLTAGE_UP_DELAY_CFG5, [0x649405A8] */
#define BIT_TOP_DVFS_APB_DCDC_AI_VOLTAGE_UP_DELAY11(x)      ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_AI_VOLTAGE_UP_DELAY10(x)      ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_AI_VOLTAGE_UP_DELAY_CFG6, [0x649405AC] */
#define BIT_TOP_DVFS_APB_DCDC_AI_VOLTAGE_UP_DELAY13(x)      ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_AI_VOLTAGE_UP_DELAY12(x)      ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_AI_VOLTAGE_UP_DELAY_CFG7, [0x649405B0] */
#define BIT_TOP_DVFS_APB_DCDC_AI_VOLTAGE_UP_DELAY15(x)      ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_AI_VOLTAGE_UP_DELAY14(x)      ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_AI_VOLTAGE_DOWN_DELAY_CFG0, [0x649405B4] */
#define BIT_TOP_DVFS_APB_DCDC_AI_VOLTAGE_DOWN_DELAY1(x)     ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_AI_VOLTAGE_DOWN_DELAY0(x)     ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_AI_VOLTAGE_DOWN_DELAY_CFG1, [0x649405B8] */
#define BIT_TOP_DVFS_APB_DCDC_AI_VOLTAGE_DOWN_DELAY3(x)     ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_AI_VOLTAGE_DOWN_DELAY2(x)     ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_AI_VOLTAGE_DOWN_DELAY_CFG2, [0x649405BC] */
#define BIT_TOP_DVFS_APB_DCDC_AI_VOLTAGE_DOWN_DELAY5(x)     ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_AI_VOLTAGE_DOWN_DELAY4(x)     ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_AI_VOLTAGE_DOWN_DELAY_CFG3, [0x649405C0] */
#define BIT_TOP_DVFS_APB_DCDC_AI_VOLTAGE_DOWN_DELAY7(x)     ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_AI_VOLTAGE_DOWN_DELAY6(x)     ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_AI_VOLTAGE_DOWN_DELAY_CFG4, [0x649405C4] */
#define BIT_TOP_DVFS_APB_DCDC_AI_VOLTAGE_DOWN_DELAY9(x)     ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_AI_VOLTAGE_DOWN_DELAY8(x)     ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_AI_VOLTAGE_DOWN_DELAY_CFG5, [0x649405C8] */
#define BIT_TOP_DVFS_APB_DCDC_AI_VOLTAGE_DOWN_DELAY11(x)    ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_AI_VOLTAGE_DOWN_DELAY10(x)    ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_AI_VOLTAGE_DOWN_DELAY_CFG6, [0x649405CC] */
#define BIT_TOP_DVFS_APB_DCDC_AI_VOLTAGE_DOWN_DELAY13(x)    ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_AI_VOLTAGE_DOWN_DELAY12(x)    ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_AI_VOLTAGE_DOWN_DELAY_CFG7, [0x649405D0] */
#define BIT_TOP_DVFS_APB_DCDC_AI_VOLTAGE_DOWN_DELAY15(x)    ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_AI_VOLTAGE_DOWN_DELAY14(x)    ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_AI_SW_DVFS_CTRL, [0x649405D4] */
#define BIT_TOP_DVFS_APB_DCDC_AI_SW_TUNE_EN                 ( BIT(0) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_AI_SW_DVFS_CTRL_ADI, [0x649405D8] */
#define BIT_TOP_DVFS_APB_DCDC_AI_TUNE_REQ_SW                ( BIT(21) )
#define BIT_TOP_DVFS_APB_DCDC_AI_TUNE_ACK                   ( BIT(20) )
#define BIT_TOP_DVFS_APB_DCDC_AI_TUNE_VOLTAGE_SW(x)         ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)|BIT(16)|BIT(17)|BIT(18)|BIT(19)) )
#define BIT_TOP_DVFS_APB_DCDC_AI_JUDGE_VOLTAGE_SW(x)        ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_AI_VOLTAGE_JUDGE_BYPASS, [0x649405E4] */
#define BIT_TOP_DVFS_APB_REG_AI_VOLTAGE_MEET_BYP            ( BIT(0) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_AI_VOL_TUNE_UP_CFG0, [0x649405E8] */
#define BIT_TOP_DVFS_APB_DCDC_AI_VOLTAGE_UP_CFG3(x)         ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)) )
#define BIT_TOP_DVFS_APB_DCDC_AI_VOLTAGE_UP_CFG2(x)         ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)) )
#define BIT_TOP_DVFS_APB_DCDC_AI_VOLTAGE_UP_CFG1(x)         ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)) )
#define BIT_TOP_DVFS_APB_DCDC_AI_VOLTAGE_UP_CFG0(x)         ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_AI_VOL_TUNE_UP_CFG1, [0x649405EC] */
#define BIT_TOP_DVFS_APB_DCDC_AI_VOLTAGE_UP_CFG7(x)         ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)) )
#define BIT_TOP_DVFS_APB_DCDC_AI_VOLTAGE_UP_CFG6(x)         ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)) )
#define BIT_TOP_DVFS_APB_DCDC_AI_VOLTAGE_UP_CFG5(x)         ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)) )
#define BIT_TOP_DVFS_APB_DCDC_AI_VOLTAGE_UP_CFG4(x)         ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_AI_VOL_TUNE_UP_CFG2, [0x649405F0] */
#define BIT_TOP_DVFS_APB_DCDC_AI_VOLTAGE_UP_CFG11(x)        ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)) )
#define BIT_TOP_DVFS_APB_DCDC_AI_VOLTAGE_UP_CFG10(x)        ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)) )
#define BIT_TOP_DVFS_APB_DCDC_AI_VOLTAGE_UP_CFG9(x)         ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)) )
#define BIT_TOP_DVFS_APB_DCDC_AI_VOLTAGE_UP_CFG8(x)         ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_AI_VOL_TUNE_UP_CFG3, [0x649405F4] */
#define BIT_TOP_DVFS_APB_DCDC_AI_VOLTAGE_UP_CFG15(x)        ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)) )
#define BIT_TOP_DVFS_APB_DCDC_AI_VOLTAGE_UP_CFG14(x)        ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)) )
#define BIT_TOP_DVFS_APB_DCDC_AI_VOLTAGE_UP_CFG13(x)        ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)) )
#define BIT_TOP_DVFS_APB_DCDC_AI_VOLTAGE_UP_CFG12(x)        ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_AI_VOL_TUNE_DOWN_CFG0, [0x649405F8] */
#define BIT_TOP_DVFS_APB_DCDC_AI_VOLTAGE_DOWN_CFG3(x)       ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)) )
#define BIT_TOP_DVFS_APB_DCDC_AI_VOLTAGE_DOWN_CFG2(x)       ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)) )
#define BIT_TOP_DVFS_APB_DCDC_AI_VOLTAGE_DOWN_CFG1(x)       ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)) )
#define BIT_TOP_DVFS_APB_DCDC_AI_VOLTAGE_DOWN_CFG0(x)       ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_AI_VOL_TUNE_DOWN_CFG1, [0x649405FC] */
#define BIT_TOP_DVFS_APB_DCDC_AI_VOLTAGE_DOWN_CFG7(x)       ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)) )
#define BIT_TOP_DVFS_APB_DCDC_AI_VOLTAGE_DOWN_CFG6(x)       ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)) )
#define BIT_TOP_DVFS_APB_DCDC_AI_VOLTAGE_DOWN_CFG5(x)       ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)) )
#define BIT_TOP_DVFS_APB_DCDC_AI_VOLTAGE_DOWN_CFG4(x)       ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_AI_VOL_TUNE_DOWN_CFG2, [0x64940600] */
#define BIT_TOP_DVFS_APB_DCDC_AI_VOLTAGE_DOWN_CFG11(x)      ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)) )
#define BIT_TOP_DVFS_APB_DCDC_AI_VOLTAGE_DOWN_CFG10(x)      ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)) )
#define BIT_TOP_DVFS_APB_DCDC_AI_VOLTAGE_DOWN_CFG9(x)       ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)) )
#define BIT_TOP_DVFS_APB_DCDC_AI_VOLTAGE_DOWN_CFG8(x)       ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_AI_VOL_TUNE_DOWN_CFG3, [0x64940604] */
#define BIT_TOP_DVFS_APB_DCDC_AI_VOLTAGE_DOWN_CFG15(x)      ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)) )
#define BIT_TOP_DVFS_APB_DCDC_AI_VOLTAGE_DOWN_CFG14(x)      ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)) )
#define BIT_TOP_DVFS_APB_DCDC_AI_VOLTAGE_DOWN_CFG13(x)      ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)) )
#define BIT_TOP_DVFS_APB_DCDC_AI_VOLTAGE_DOWN_CFG12(x)      ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_AI_DVFS_VOLTAGE_VALUE0, [0x64940608] */
#define BIT_TOP_DVFS_APB_DCDC_AI_VOLTAGE1(x)                ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)) )
#define BIT_TOP_DVFS_APB_DCDC_AI_VOLTAGE0(x)                ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_AI_DVFS_VOLTAGE_VALUE1, [0x6494060C] */
#define BIT_TOP_DVFS_APB_DCDC_AI_VOLTAGE3(x)                ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)) )
#define BIT_TOP_DVFS_APB_DCDC_AI_VOLTAGE2(x)                ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_AI_DVFS_VOLTAGE_VALUE2, [0x64940610] */
#define BIT_TOP_DVFS_APB_DCDC_AI_VOLTAGE5(x)                ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)) )
#define BIT_TOP_DVFS_APB_DCDC_AI_VOLTAGE4(x)                ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_AI_DVFS_VOLTAGE_VALUE3, [0x64940614] */
#define BIT_TOP_DVFS_APB_DCDC_AI_VOLTAGE7(x)                ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)) )
#define BIT_TOP_DVFS_APB_DCDC_AI_VOLTAGE6(x)                ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_AI_DVFS_VOLTAGE_VALUE4, [0x64940618] */
#define BIT_TOP_DVFS_APB_DCDC_AI_VOLTAGE9(x)                ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)) )
#define BIT_TOP_DVFS_APB_DCDC_AI_VOLTAGE8(x)                ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_AI_DVFS_VOLTAGE_VALUE5, [0x6494061C] */
#define BIT_TOP_DVFS_APB_DCDC_AI_VOLTAGE11(x)               ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)) )
#define BIT_TOP_DVFS_APB_DCDC_AI_VOLTAGE10(x)               ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_AI_DVFS_VOLTAGE_VALUE6, [0x64940620] */
#define BIT_TOP_DVFS_APB_DCDC_AI_VOLTAGE13(x)               ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)) )
#define BIT_TOP_DVFS_APB_DCDC_AI_VOLTAGE12(x)               ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_AI_DVFS_VOLTAGE_VALUE7, [0x64940624] */
#define BIT_TOP_DVFS_APB_DCDC_AI_VOLTAGE15(x)               ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)) )
#define BIT_TOP_DVFS_APB_DCDC_AI_VOLTAGE14(x)               ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_AI_SW_DVFS_POLL0, [0x64940628] */
#define BIT_TOP_DVFS_APB_DCDC_AI_SW_DVFS_POLL7(x)           ( (x) << 28 & (BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_TOP_DVFS_APB_DCDC_AI_SW_DVFS_POLL6(x)           ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)) )
#define BIT_TOP_DVFS_APB_DCDC_AI_SW_DVFS_POLL5(x)           ( (x) << 20 & (BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_TOP_DVFS_APB_DCDC_AI_SW_DVFS_POLL4(x)           ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)) )
#define BIT_TOP_DVFS_APB_DCDC_AI_SW_DVFS_POLL3(x)           ( (x) << 12 & (BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_TOP_DVFS_APB_DCDC_AI_SW_DVFS_POLL2(x)           ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BIT_TOP_DVFS_APB_DCDC_AI_SW_DVFS_POLL1(x)           ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_TOP_DVFS_APB_DCDC_AI_SW_DVFS_POLL0(x)           ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_AI_SW_DVFS_POLL1, [0x6494062C] */
#define BIT_TOP_DVFS_APB_DCDC_AI_SW_DVFS_POLL15(x)          ( (x) << 28 & (BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_TOP_DVFS_APB_DCDC_AI_SW_DVFS_POLL14(x)          ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)) )
#define BIT_TOP_DVFS_APB_DCDC_AI_SW_DVFS_POLL13(x)          ( (x) << 20 & (BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_TOP_DVFS_APB_DCDC_AI_SW_DVFS_POLL12(x)          ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)) )
#define BIT_TOP_DVFS_APB_DCDC_AI_SW_DVFS_POLL11(x)          ( (x) << 12 & (BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_TOP_DVFS_APB_DCDC_AI_SW_DVFS_POLL10(x)          ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BIT_TOP_DVFS_APB_DCDC_AI_SW_DVFS_POLL9(x)           ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_TOP_DVFS_APB_DCDC_AI_SW_DVFS_POLL8(x)           ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_AI_DVFS_STATE_DBG0, [0x64940630] */
#define BIT_TOP_DVFS_APB_DCDC_AI_JUDGE_VOLTAGE(x)           ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)) )
#define BIT_TOP_DVFS_APB_DCDC_AI_CURRENT_VOLTAGE(x)         ( (x) << 20 & (BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_TOP_DVFS_APB_DCDC_AI_DVFS_CNT(x)                ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)|BIT(16)|BIT(17)|BIT(18)|BIT(19)) )
#define BIT_TOP_DVFS_APB_DCDC_AI_DVFS_STATE(x)              ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_AI_DVFS_STATE_DBG1, [0x64940634] */
#define BIT_TOP_DVFS_APB_DCDC_AI_TUNE_VOLTAGE(x)            ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_AI_PRE_CURRENT_VOLTAGE(x)     ( (x) << 12 & (BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_TOP_DVFS_APB_DCDC_AI_DVFS_VOLTAGE(x)            ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BIT_TOP_DVFS_APB_DCDC_AI_PRE_VOTE_VOLTAGE(x)        ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_TOP_DVFS_APB_DCDC_AI_VOTE_VOLTAGE(x)            ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_AI_DVFS_STATE_DBG2, [0x64940638] */
#define BIT_TOP_DVFS_APB_AI_VOLTAGE_MEET                    ( BIT(0) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_AI_STEP_TUNE_CFG, [0x649406A0] */
#define BIT_TOP_DVFS_APB_DCDC_AI_STEP_TUNE_EN               ( BIT(4) )
#define BIT_TOP_DVFS_APB_DCDC_AI_STEP_VOLTAGE(x)            ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_AI_DVFS_CNT, [0x649406A4] */
#define BIT_TOP_DVFS_APB_DCDC_AI_TUNE_CNT(x)                ( (x) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_MODEM_FIX_VOLTAGE_CTRL, [0x649406A8] */
#define BIT_TOP_DVFS_APB_DCDC_MODEM_FIX_VOLTAGE_EN          ( BIT(4) )
#define BIT_TOP_DVFS_APB_DCDC_MODEM_FIX_VOLTAGE(x)          ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_MODEM_DVFS_WAIT_WINDOW_CFG, [0x649406AC] */
#define BIT_TOP_DVFS_APB_DCDC_MODEM_DVFS_UP_WINDOW(x)       ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_MODEM_DVFS_DOWN_WINDOW(x)     ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE_UP_DELAY_CFG0, [0x649406B0] */
#define BIT_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE_UP_DELAY1(x)    ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE_UP_DELAY0(x)    ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE_UP_DELAY_CFG1, [0x649406B4] */
#define BIT_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE_UP_DELAY3(x)    ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE_UP_DELAY2(x)    ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE_UP_DELAY_CFG2, [0x649406B8] */
#define BIT_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE_UP_DELAY5(x)    ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE_UP_DELAY4(x)    ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE_UP_DELAY_CFG3, [0x649406BC] */
#define BIT_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE_UP_DELAY7(x)    ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE_UP_DELAY6(x)    ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE_UP_DELAY_CFG4, [0x649406C0] */
#define BIT_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE_UP_DELAY9(x)    ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE_UP_DELAY8(x)    ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE_UP_DELAY_CFG5, [0x649406C4] */
#define BIT_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE_UP_DELAY11(x)   ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE_UP_DELAY10(x)   ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE_UP_DELAY_CFG6, [0x649406C8] */
#define BIT_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE_UP_DELAY13(x)   ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE_UP_DELAY12(x)   ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE_UP_DELAY_CFG7, [0x649406CC] */
#define BIT_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE_UP_DELAY15(x)   ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE_UP_DELAY14(x)   ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE_DOWN_DELAY_CFG0, [0x649406D0] */
#define BIT_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE_DOWN_DELAY1(x)  ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE_DOWN_DELAY0(x)  ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE_DOWN_DELAY_CFG1, [0x649406D4] */
#define BIT_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE_DOWN_DELAY3(x)  ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE_DOWN_DELAY2(x)  ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE_DOWN_DELAY_CFG2, [0x649406D8] */
#define BIT_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE_DOWN_DELAY5(x)  ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE_DOWN_DELAY4(x)  ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE_DOWN_DELAY_CFG3, [0x649406DC] */
#define BIT_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE_DOWN_DELAY7(x)  ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE_DOWN_DELAY6(x)  ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE_DOWN_DELAY_CFG4, [0x649406E0] */
#define BIT_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE_DOWN_DELAY9(x)  ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE_DOWN_DELAY8(x)  ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE_DOWN_DELAY_CFG5, [0x649406E4] */
#define BIT_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE_DOWN_DELAY11(x) ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE_DOWN_DELAY10(x) ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE_DOWN_DELAY_CFG6, [0x649406E8] */
#define BIT_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE_DOWN_DELAY13(x) ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE_DOWN_DELAY12(x) ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE_DOWN_DELAY_CFG7, [0x649406EC] */
#define BIT_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE_DOWN_DELAY15(x) ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE_DOWN_DELAY14(x) ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_MODEM_SW_DVFS_CTRL, [0x649406F0] */
#define BIT_TOP_DVFS_APB_DCDC_MODEM_SW_TUNE_EN              ( BIT(0) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_MODEM_SW_DVFS_CTRL_ADI, [0x649406F4] */
#define BIT_TOP_DVFS_APB_DCDC_MODEM_TUNE_REQ_SW             ( BIT(21) )
#define BIT_TOP_DVFS_APB_DCDC_MODEM_TUNE_ACK                ( BIT(20) )
#define BIT_TOP_DVFS_APB_DCDC_MODEM_TUNE_VOLTAGE_SW(x)      ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)|BIT(16)|BIT(17)|BIT(18)|BIT(19)) )
#define BIT_TOP_DVFS_APB_DCDC_MODEM_JUDGE_VOLTAGE_SW(x)     ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE_JUDGE_BYPASS, [0x64940700] */
#define BIT_TOP_DVFS_APB_REG_PHY_CP_VOLTAGE_MEET_BYP        ( BIT(1) )
#define BIT_TOP_DVFS_APB_REG_PS_CP_VOLTAGE_MEET_BYP         ( BIT(0) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_MODEM_VOL_TUNE_UP_CFG0, [0x64940704] */
#define BIT_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE_UP_CFG3(x)      ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)) )
#define BIT_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE_UP_CFG2(x)      ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)) )
#define BIT_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE_UP_CFG1(x)      ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)) )
#define BIT_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE_UP_CFG0(x)      ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_MODEM_VOL_TUNE_UP_CFG1, [0x64940708] */
#define BIT_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE_UP_CFG7(x)      ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)) )
#define BIT_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE_UP_CFG6(x)      ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)) )
#define BIT_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE_UP_CFG5(x)      ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)) )
#define BIT_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE_UP_CFG4(x)      ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_MODEM_VOL_TUNE_UP_CFG2, [0x6494070C] */
#define BIT_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE_UP_CFG11(x)     ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)) )
#define BIT_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE_UP_CFG10(x)     ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)) )
#define BIT_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE_UP_CFG9(x)      ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)) )
#define BIT_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE_UP_CFG8(x)      ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_MODEM_VOL_TUNE_UP_CFG3, [0x64940710] */
#define BIT_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE_UP_CFG15(x)     ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)) )
#define BIT_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE_UP_CFG14(x)     ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)) )
#define BIT_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE_UP_CFG13(x)     ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)) )
#define BIT_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE_UP_CFG12(x)     ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_MODEM_VOL_TUNE_DOWN_CFG0, [0x64940714] */
#define BIT_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE_DOWN_CFG3(x)    ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)) )
#define BIT_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE_DOWN_CFG2(x)    ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)) )
#define BIT_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE_DOWN_CFG1(x)    ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)) )
#define BIT_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE_DOWN_CFG0(x)    ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_MODEM_VOL_TUNE_DOWN_CFG1, [0x64940718] */
#define BIT_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE_DOWN_CFG7(x)    ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)) )
#define BIT_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE_DOWN_CFG6(x)    ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)) )
#define BIT_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE_DOWN_CFG5(x)    ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)) )
#define BIT_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE_DOWN_CFG4(x)    ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_MODEM_VOL_TUNE_DOWN_CFG2, [0x6494071C] */
#define BIT_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE_DOWN_CFG11(x)   ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)) )
#define BIT_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE_DOWN_CFG10(x)   ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)) )
#define BIT_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE_DOWN_CFG9(x)    ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)) )
#define BIT_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE_DOWN_CFG8(x)    ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_MODEM_VOL_TUNE_DOWN_CFG3, [0x64940720] */
#define BIT_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE_DOWN_CFG15(x)   ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)) )
#define BIT_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE_DOWN_CFG14(x)   ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)) )
#define BIT_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE_DOWN_CFG13(x)   ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)) )
#define BIT_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE_DOWN_CFG12(x)   ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_MODEM_DVFS_VOLTAGE_VALUE0, [0x64940724] */
#define BIT_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE1(x)             ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)) )
#define BIT_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE0(x)             ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_MODEM_DVFS_VOLTAGE_VALUE1, [0x64940728] */
#define BIT_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE3(x)             ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)) )
#define BIT_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE2(x)             ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_MODEM_DVFS_VOLTAGE_VALUE2, [0x6494072C] */
#define BIT_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE5(x)             ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)) )
#define BIT_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE4(x)             ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_MODEM_DVFS_VOLTAGE_VALUE3, [0x64940730] */
#define BIT_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE7(x)             ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)) )
#define BIT_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE6(x)             ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_MODEM_DVFS_VOLTAGE_VALUE4, [0x64940734] */
#define BIT_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE9(x)             ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)) )
#define BIT_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE8(x)             ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_MODEM_DVFS_VOLTAGE_VALUE5, [0x64940738] */
#define BIT_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE11(x)            ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)) )
#define BIT_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE10(x)            ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_MODEM_DVFS_VOLTAGE_VALUE6, [0x6494073C] */
#define BIT_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE13(x)            ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)) )
#define BIT_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE12(x)            ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_MODEM_DVFS_VOLTAGE_VALUE7, [0x64940740] */
#define BIT_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE15(x)            ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)) )
#define BIT_TOP_DVFS_APB_DCDC_MODEM_VOLTAGE14(x)            ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_MODEM_SW_DVFS_POLL0, [0x64940744] */
#define BIT_TOP_DVFS_APB_DCDC_MODEM_SW_DVFS_POLL7(x)        ( (x) << 28 & (BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_TOP_DVFS_APB_DCDC_MODEM_SW_DVFS_POLL6(x)        ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)) )
#define BIT_TOP_DVFS_APB_DCDC_MODEM_SW_DVFS_POLL5(x)        ( (x) << 20 & (BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_TOP_DVFS_APB_DCDC_MODEM_SW_DVFS_POLL4(x)        ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)) )
#define BIT_TOP_DVFS_APB_DCDC_MODEM_SW_DVFS_POLL3(x)        ( (x) << 12 & (BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_TOP_DVFS_APB_DCDC_MODEM_SW_DVFS_POLL2(x)        ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BIT_TOP_DVFS_APB_DCDC_MODEM_SW_DVFS_POLL1(x)        ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_TOP_DVFS_APB_DCDC_MODEM_SW_DVFS_POLL0(x)        ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_MODEM_SW_DVFS_POLL1, [0x64940748] */
#define BIT_TOP_DVFS_APB_DCDC_MODEM_SW_DVFS_POLL15(x)       ( (x) << 28 & (BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_TOP_DVFS_APB_DCDC_MODEM_SW_DVFS_POLL14(x)       ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)) )
#define BIT_TOP_DVFS_APB_DCDC_MODEM_SW_DVFS_POLL13(x)       ( (x) << 20 & (BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_TOP_DVFS_APB_DCDC_MODEM_SW_DVFS_POLL12(x)       ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)) )
#define BIT_TOP_DVFS_APB_DCDC_MODEM_SW_DVFS_POLL11(x)       ( (x) << 12 & (BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_TOP_DVFS_APB_DCDC_MODEM_SW_DVFS_POLL10(x)       ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BIT_TOP_DVFS_APB_DCDC_MODEM_SW_DVFS_POLL9(x)        ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_TOP_DVFS_APB_DCDC_MODEM_SW_DVFS_POLL8(x)        ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_MODEM_DVFS_STATE_DBG0, [0x6494074C] */
#define BIT_TOP_DVFS_APB_DCDC_MODEM_JUDGE_VOLTAGE(x)        ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)) )
#define BIT_TOP_DVFS_APB_DCDC_MODEM_CURRENT_VOLTAGE(x)      ( (x) << 20 & (BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_TOP_DVFS_APB_DCDC_MODEM_DVFS_CNT(x)             ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)|BIT(16)|BIT(17)|BIT(18)|BIT(19)) )
#define BIT_TOP_DVFS_APB_DCDC_MODEM_DVFS_STATE(x)           ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_MODEM_DVFS_STATE_DBG1, [0x64940750] */
#define BIT_TOP_DVFS_APB_DCDC_MODEM_TUNE_VOLTAGE(x)         ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_MODEM_PRE_CURRENT_VOLTAGE(x)  ( (x) << 12 & (BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_TOP_DVFS_APB_DCDC_MODEM_DVFS_VOLTAGE(x)         ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BIT_TOP_DVFS_APB_DCDC_MODEM_PRE_VOTE_VOLTAGE(x)     ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_TOP_DVFS_APB_DCDC_MODEM_VOTE_VOLTAGE(x)         ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_MODEM_DVFS_STATE_DBG2, [0x64940754] */
#define BIT_TOP_DVFS_APB_PHY_CP_VOLTAGE_MEET                ( BIT(1) )
#define BIT_TOP_DVFS_APB_PS_CP_VOLTAGE_MEET                 ( BIT(0) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_MODEM_STEP_TUNE_CFG, [0x649407BC] */
#define BIT_TOP_DVFS_APB_DCDC_MODEM_STEP_TUNE_EN            ( BIT(4) )
#define BIT_TOP_DVFS_APB_DCDC_MODEM_STEP_VOLTAGE(x)         ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_MODEM_DVFS_CNT, [0x649407C0] */
#define BIT_TOP_DVFS_APB_DCDC_MODEM_TUNE_CNT(x)             ( (x) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_PUB_FIX_VOLTAGE_CTRL, [0x649407C4] */
#define BIT_TOP_DVFS_APB_DCDC_PUB_FIX_VOLTAGE_EN            ( BIT(4) )
#define BIT_TOP_DVFS_APB_DCDC_PUB_FIX_VOLTAGE(x)            ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_PUB_DVFS_WAIT_WINDOW_CFG, [0x649407C8] */
#define BIT_TOP_DVFS_APB_DCDC_PUB_DVFS_UP_WINDOW(x)         ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_PUB_DVFS_DOWN_WINDOW(x)       ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_PUB_VOLTAGE_UP_DELAY_CFG0, [0x649407CC] */
#define BIT_TOP_DVFS_APB_DCDC_PUB_VOLTAGE_UP_DELAY1(x)      ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_PUB_VOLTAGE_UP_DELAY0(x)      ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_PUB_VOLTAGE_UP_DELAY_CFG1, [0x649407D0] */
#define BIT_TOP_DVFS_APB_DCDC_PUB_VOLTAGE_UP_DELAY3(x)      ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_PUB_VOLTAGE_UP_DELAY2(x)      ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_PUB_VOLTAGE_UP_DELAY_CFG2, [0x649407D4] */
#define BIT_TOP_DVFS_APB_DCDC_PUB_VOLTAGE_UP_DELAY5(x)      ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_PUB_VOLTAGE_UP_DELAY4(x)      ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_PUB_VOLTAGE_UP_DELAY_CFG3, [0x649407D8] */
#define BIT_TOP_DVFS_APB_DCDC_PUB_VOLTAGE_UP_DELAY7(x)      ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_PUB_VOLTAGE_UP_DELAY6(x)      ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_PUB_VOLTAGE_UP_DELAY_CFG4, [0x649407DC] */
#define BIT_TOP_DVFS_APB_DCDC_PUB_VOLTAGE_UP_DELAY9(x)      ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_PUB_VOLTAGE_UP_DELAY8(x)      ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_PUB_VOLTAGE_UP_DELAY_CFG5, [0x649407E0] */
#define BIT_TOP_DVFS_APB_DCDC_PUB_VOLTAGE_UP_DELAY11(x)     ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_PUB_VOLTAGE_UP_DELAY10(x)     ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_PUB_VOLTAGE_UP_DELAY_CFG6, [0x649407E4] */
#define BIT_TOP_DVFS_APB_DCDC_PUB_VOLTAGE_UP_DELAY13(x)     ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_PUB_VOLTAGE_UP_DELAY12(x)     ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_PUB_VOLTAGE_UP_DELAY_CFG7, [0x649407E8] */
#define BIT_TOP_DVFS_APB_DCDC_PUB_VOLTAGE_UP_DELAY15(x)     ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_PUB_VOLTAGE_UP_DELAY14(x)     ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_PUB_VOLTAGE_DOWN_DELAY_CFG0, [0x649407EC] */
#define BIT_TOP_DVFS_APB_DCDC_PUB_VOLTAGE_DOWN_DELAY1(x)    ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_PUB_VOLTAGE_DOWN_DELAY0(x)    ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_PUB_VOLTAGE_DOWN_DELAY_CFG1, [0x649407F0] */
#define BIT_TOP_DVFS_APB_DCDC_PUB_VOLTAGE_DOWN_DELAY3(x)    ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_PUB_VOLTAGE_DOWN_DELAY2(x)    ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_PUB_VOLTAGE_DOWN_DELAY_CFG2, [0x649407F4] */
#define BIT_TOP_DVFS_APB_DCDC_PUB_VOLTAGE_DOWN_DELAY5(x)    ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_PUB_VOLTAGE_DOWN_DELAY4(x)    ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_PUB_VOLTAGE_DOWN_DELAY_CFG3, [0x649407F8] */
#define BIT_TOP_DVFS_APB_DCDC_PUB_VOLTAGE_DOWN_DELAY7(x)    ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_PUB_VOLTAGE_DOWN_DELAY6(x)    ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_PUB_VOLTAGE_DOWN_DELAY_CFG4, [0x649407FC] */
#define BIT_TOP_DVFS_APB_DCDC_PUB_VOLTAGE_DOWN_DELAY9(x)    ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_PUB_VOLTAGE_DOWN_DELAY8(x)    ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_PUB_VOLTAGE_DOWN_DELAY_CFG5, [0x64940800] */
#define BIT_TOP_DVFS_APB_DCDC_PUB_VOLTAGE_DOWN_DELAY11(x)   ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_PUB_VOLTAGE_DOWN_DELAY10(x)   ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_PUB_VOLTAGE_DOWN_DELAY_CFG6, [0x64940804] */
#define BIT_TOP_DVFS_APB_DCDC_PUB_VOLTAGE_DOWN_DELAY13(x)   ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_PUB_VOLTAGE_DOWN_DELAY12(x)   ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_PUB_VOLTAGE_DOWN_DELAY_CFG7, [0x64940808] */
#define BIT_TOP_DVFS_APB_DCDC_PUB_VOLTAGE_DOWN_DELAY15(x)   ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_PUB_VOLTAGE_DOWN_DELAY14(x)   ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_PUB_SW_DVFS_CTRL, [0x6494080C] */
#define BIT_TOP_DVFS_APB_DCDC_PUB_SW_TUNE_EN                ( BIT(0) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_PUB_SW_DVFS_CTRL_ADI, [0x64940810] */
#define BIT_TOP_DVFS_APB_DCDC_PUB_TUNE_REQ_SW               ( BIT(21) )
#define BIT_TOP_DVFS_APB_DCDC_PUB_TUNE_ACK                  ( BIT(20) )
#define BIT_TOP_DVFS_APB_DCDC_PUB_TUNE_VOLTAGE_SW(x)        ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)|BIT(16)|BIT(17)|BIT(18)|BIT(19)) )
#define BIT_TOP_DVFS_APB_DCDC_PUB_JUDGE_VOLTAGE_SW(x)       ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_PUB_VOLTAGE_JUDGE_BYPASS, [0x6494081C] */
#define BIT_TOP_DVFS_APB_REG_PUB_VOLTAGE_MEET_BYP           ( BIT(0) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_PUB_VOL_TUNE_UP_CFG0, [0x64940820] */
#define BIT_TOP_DVFS_APB_DCDC_PUB_VOLTAGE_UP_CFG3(x)        ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)) )
#define BIT_TOP_DVFS_APB_DCDC_PUB_VOLTAGE_UP_CFG2(x)        ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)) )
#define BIT_TOP_DVFS_APB_DCDC_PUB_VOLTAGE_UP_CFG1(x)        ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)) )
#define BIT_TOP_DVFS_APB_DCDC_PUB_VOLTAGE_UP_CFG0(x)        ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_PUB_VOL_TUNE_UP_CFG1, [0x64940824] */
#define BIT_TOP_DVFS_APB_DCDC_PUB_VOLTAGE_UP_CFG7(x)        ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)) )
#define BIT_TOP_DVFS_APB_DCDC_PUB_VOLTAGE_UP_CFG6(x)        ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)) )
#define BIT_TOP_DVFS_APB_DCDC_PUB_VOLTAGE_UP_CFG5(x)        ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)) )
#define BIT_TOP_DVFS_APB_DCDC_PUB_VOLTAGE_UP_CFG4(x)        ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_PUB_VOL_TUNE_UP_CFG2, [0x64940828] */
#define BIT_TOP_DVFS_APB_DCDC_PUB_VOLTAGE_UP_CFG11(x)       ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)) )
#define BIT_TOP_DVFS_APB_DCDC_PUB_VOLTAGE_UP_CFG10(x)       ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)) )
#define BIT_TOP_DVFS_APB_DCDC_PUB_VOLTAGE_UP_CFG9(x)        ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)) )
#define BIT_TOP_DVFS_APB_DCDC_PUB_VOLTAGE_UP_CFG8(x)        ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_PUB_VOL_TUNE_UP_CFG3, [0x6494082C] */
#define BIT_TOP_DVFS_APB_DCDC_PUB_VOLTAGE_UP_CFG15(x)       ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)) )
#define BIT_TOP_DVFS_APB_DCDC_PUB_VOLTAGE_UP_CFG14(x)       ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)) )
#define BIT_TOP_DVFS_APB_DCDC_PUB_VOLTAGE_UP_CFG13(x)       ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)) )
#define BIT_TOP_DVFS_APB_DCDC_PUB_VOLTAGE_UP_CFG12(x)       ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_PUB_VOL_TUNE_DOWN_CFG0, [0x64940830] */
#define BIT_TOP_DVFS_APB_DCDC_PUB_VOLTAGE_DOWN_CFG3(x)      ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)) )
#define BIT_TOP_DVFS_APB_DCDC_PUB_VOLTAGE_DOWN_CFG2(x)      ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)) )
#define BIT_TOP_DVFS_APB_DCDC_PUB_VOLTAGE_DOWN_CFG1(x)      ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)) )
#define BIT_TOP_DVFS_APB_DCDC_PUB_VOLTAGE_DOWN_CFG0(x)      ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_PUB_VOL_TUNE_DOWN_CFG1, [0x64940834] */
#define BIT_TOP_DVFS_APB_DCDC_PUB_VOLTAGE_DOWN_CFG7(x)      ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)) )
#define BIT_TOP_DVFS_APB_DCDC_PUB_VOLTAGE_DOWN_CFG6(x)      ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)) )
#define BIT_TOP_DVFS_APB_DCDC_PUB_VOLTAGE_DOWN_CFG5(x)      ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)) )
#define BIT_TOP_DVFS_APB_DCDC_PUB_VOLTAGE_DOWN_CFG4(x)      ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_PUB_VOL_TUNE_DOWN_CFG2, [0x64940838] */
#define BIT_TOP_DVFS_APB_DCDC_PUB_VOLTAGE_DOWN_CFG11(x)     ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)) )
#define BIT_TOP_DVFS_APB_DCDC_PUB_VOLTAGE_DOWN_CFG10(x)     ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)) )
#define BIT_TOP_DVFS_APB_DCDC_PUB_VOLTAGE_DOWN_CFG9(x)      ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)) )
#define BIT_TOP_DVFS_APB_DCDC_PUB_VOLTAGE_DOWN_CFG8(x)      ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_PUB_VOL_TUNE_DOWN_CFG3, [0x6494083C] */
#define BIT_TOP_DVFS_APB_DCDC_PUB_VOLTAGE_DOWN_CFG15(x)     ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)) )
#define BIT_TOP_DVFS_APB_DCDC_PUB_VOLTAGE_DOWN_CFG14(x)     ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)) )
#define BIT_TOP_DVFS_APB_DCDC_PUB_VOLTAGE_DOWN_CFG13(x)     ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)) )
#define BIT_TOP_DVFS_APB_DCDC_PUB_VOLTAGE_DOWN_CFG12(x)     ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_PUB_DVFS_VOLTAGE_VALUE0, [0x64940840] */
#define BIT_TOP_DVFS_APB_DCDC_PUB_VOLTAGE1(x)               ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)) )
#define BIT_TOP_DVFS_APB_DCDC_PUB_VOLTAGE0(x)               ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_PUB_DVFS_VOLTAGE_VALUE1, [0x64940844] */
#define BIT_TOP_DVFS_APB_DCDC_PUB_VOLTAGE3(x)               ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)) )
#define BIT_TOP_DVFS_APB_DCDC_PUB_VOLTAGE2(x)               ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_PUB_DVFS_VOLTAGE_VALUE2, [0x64940848] */
#define BIT_TOP_DVFS_APB_DCDC_PUB_VOLTAGE5(x)               ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)) )
#define BIT_TOP_DVFS_APB_DCDC_PUB_VOLTAGE4(x)               ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_PUB_DVFS_VOLTAGE_VALUE3, [0x6494084C] */
#define BIT_TOP_DVFS_APB_DCDC_PUB_VOLTAGE7(x)               ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)) )
#define BIT_TOP_DVFS_APB_DCDC_PUB_VOLTAGE6(x)               ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_PUB_DVFS_VOLTAGE_VALUE4, [0x64940850] */
#define BIT_TOP_DVFS_APB_DCDC_PUB_VOLTAGE9(x)               ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)) )
#define BIT_TOP_DVFS_APB_DCDC_PUB_VOLTAGE8(x)               ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_PUB_DVFS_VOLTAGE_VALUE5, [0x64940854] */
#define BIT_TOP_DVFS_APB_DCDC_PUB_VOLTAGE11(x)              ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)) )
#define BIT_TOP_DVFS_APB_DCDC_PUB_VOLTAGE10(x)              ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_PUB_DVFS_VOLTAGE_VALUE6, [0x64940858] */
#define BIT_TOP_DVFS_APB_DCDC_PUB_VOLTAGE13(x)              ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)) )
#define BIT_TOP_DVFS_APB_DCDC_PUB_VOLTAGE12(x)              ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_PUB_DVFS_VOLTAGE_VALUE7, [0x6494085C] */
#define BIT_TOP_DVFS_APB_DCDC_PUB_VOLTAGE15(x)              ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)) )
#define BIT_TOP_DVFS_APB_DCDC_PUB_VOLTAGE14(x)              ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_PUB_SW_DVFS_POLL0, [0x64940860] */
#define BIT_TOP_DVFS_APB_DCDC_PUB_SW_DVFS_POLL7(x)          ( (x) << 28 & (BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_TOP_DVFS_APB_DCDC_PUB_SW_DVFS_POLL6(x)          ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)) )
#define BIT_TOP_DVFS_APB_DCDC_PUB_SW_DVFS_POLL5(x)          ( (x) << 20 & (BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_TOP_DVFS_APB_DCDC_PUB_SW_DVFS_POLL4(x)          ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)) )
#define BIT_TOP_DVFS_APB_DCDC_PUB_SW_DVFS_POLL3(x)          ( (x) << 12 & (BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_TOP_DVFS_APB_DCDC_PUB_SW_DVFS_POLL2(x)          ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BIT_TOP_DVFS_APB_DCDC_PUB_SW_DVFS_POLL1(x)          ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_TOP_DVFS_APB_DCDC_PUB_SW_DVFS_POLL0(x)          ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_PUB_SW_DVFS_POLL1, [0x64940864] */
#define BIT_TOP_DVFS_APB_DCDC_PUB_SW_DVFS_POLL15(x)         ( (x) << 28 & (BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_TOP_DVFS_APB_DCDC_PUB_SW_DVFS_POLL14(x)         ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)) )
#define BIT_TOP_DVFS_APB_DCDC_PUB_SW_DVFS_POLL13(x)         ( (x) << 20 & (BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_TOP_DVFS_APB_DCDC_PUB_SW_DVFS_POLL12(x)         ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)) )
#define BIT_TOP_DVFS_APB_DCDC_PUB_SW_DVFS_POLL11(x)         ( (x) << 12 & (BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_TOP_DVFS_APB_DCDC_PUB_SW_DVFS_POLL10(x)         ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BIT_TOP_DVFS_APB_DCDC_PUB_SW_DVFS_POLL9(x)          ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_TOP_DVFS_APB_DCDC_PUB_SW_DVFS_POLL8(x)          ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_PUB_DVFS_STATE_DBG0, [0x64940868] */
#define BIT_TOP_DVFS_APB_DCDC_PUB_JUDGE_VOLTAGE(x)          ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)) )
#define BIT_TOP_DVFS_APB_DCDC_PUB_CURRENT_VOLTAGE(x)        ( (x) << 20 & (BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_TOP_DVFS_APB_DCDC_PUB_DVFS_CNT(x)               ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)|BIT(16)|BIT(17)|BIT(18)|BIT(19)) )
#define BIT_TOP_DVFS_APB_DCDC_PUB_DVFS_STATE(x)             ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_PUB_DVFS_STATE_DBG1, [0x6494086C] */
#define BIT_TOP_DVFS_APB_DCDC_PUB_TUNE_VOLTAGE(x)           ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_PUB_PRE_CURRENT_VOLTAGE(x)    ( (x) << 12 & (BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_TOP_DVFS_APB_DCDC_PUB_DVFS_VOLTAGE(x)           ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BIT_TOP_DVFS_APB_DCDC_PUB_PRE_VOTE_VOLTAGE(x)       ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_TOP_DVFS_APB_DCDC_PUB_VOTE_VOLTAGE(x)           ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_PUB_DVFS_STATE_DBG2, [0x64940870] */
#define BIT_TOP_DVFS_APB_PUB_VOLTAGE_MEET                   ( BIT(0) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_PUB_STEP_TUNE_CFG, [0x649408D8] */
#define BIT_TOP_DVFS_APB_DCDC_PUB_STEP_TUNE_EN              ( BIT(4) )
#define BIT_TOP_DVFS_APB_DCDC_PUB_STEP_VOLTAGE(x)           ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_PUB_DVFS_CNT, [0x649408DC] */
#define BIT_TOP_DVFS_APB_DCDC_PUB_TUNE_CNT(x)               ( (x) )

/* bits definitions for REG_TOP_DVFS_APB_SUBSYS_SW_DVFS_EN_CFG, [0x64940D84] */
#define BIT_TOP_DVFS_APB_SRAM1_SW_DVFS_EN                   ( BIT(12) )
#define BIT_TOP_DVFS_APB_SRAM2_SW_DVFS_EN                   ( BIT(11) )
#define BIT_TOP_DVFS_APB_CPU0_SW_DVFS_EN                    ( BIT(10) )
#define BIT_TOP_DVFS_APB_CPU1_SW_DVFS_EN                    ( BIT(9) )
#define BIT_TOP_DVFS_APB_CPU2_SW_DVFS_EN                    ( BIT(8) )
#define BIT_TOP_DVFS_APB_MM_SW_DVFS_EN                      ( BIT(7) )
#define BIT_TOP_DVFS_APB_GPU_SW_DVFS_EN                     ( BIT(6) )
#define BIT_TOP_DVFS_APB_AI_SW_DVFS_EN                      ( BIT(5) )
#define BIT_TOP_DVFS_APB_PS_CP_SW_DVFS_EN                   ( BIT(4) )
#define BIT_TOP_DVFS_APB_PUB_SW_DVFS_EN                     ( BIT(3) )
#define BIT_TOP_DVFS_APB_PHY_CP_SW_DVFS_EN                  ( BIT(2) )
#define BIT_TOP_DVFS_APB_AUD_CP_SW_DVFS_EN                  ( BIT(1) )
#define BIT_TOP_DVFS_APB_DPU_VSP_SW_DVFS_EN                 ( BIT(0) )

/* bits definitions for REG_TOP_DVFS_APB_SUBSYS_DVFS_URGENCY_CFG, [0x64940D88] */
#define BIT_TOP_DVFS_APB_PHYCP_DVFS_URGENCY_EN              ( BIT(0) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_DVFS_CNT_CFG, [0x64940D8C] */
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_TUNE_CNT_CLR            ( BIT(19) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_TUNE_CNT_EN             ( BIT(18) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_TUNE_CNT_CLR            ( BIT(17) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_TUNE_CNT_EN             ( BIT(16) )
#define BIT_TOP_DVFS_APB_DCDC_CPU0_TUNE_CNT_CLR             ( BIT(15) )
#define BIT_TOP_DVFS_APB_DCDC_CPU1_TUNE_CNT_CLR             ( BIT(14) )
#define BIT_TOP_DVFS_APB_DCDC_CPU2_TUNE_CNT_CLR             ( BIT(13) )
#define BIT_TOP_DVFS_APB_DCDC_MM_TUNE_CNT_CLR               ( BIT(12) )
#define BIT_TOP_DVFS_APB_DCDC_GPU_TUNE_CNT_CLR              ( BIT(11) )
#define BIT_TOP_DVFS_APB_DCDC_AI_TUNE_CNT_CLR               ( BIT(10) )
#define BIT_TOP_DVFS_APB_DCDC_MODEM_TUNE_CNT_CLR            ( BIT(9) )
#define BIT_TOP_DVFS_APB_DCDC_PUB_TUNE_CNT_CLR              ( BIT(8) )
#define BIT_TOP_DVFS_APB_DCDC_CPU0_TUNE_CNT_EN              ( BIT(7) )
#define BIT_TOP_DVFS_APB_DCDC_CPU1_TUNE_CNT_EN              ( BIT(6) )
#define BIT_TOP_DVFS_APB_DCDC_CPU2_TUNE_CNT_EN              ( BIT(5) )
#define BIT_TOP_DVFS_APB_DCDC_MM_TUNE_CNT_EN                ( BIT(4) )
#define BIT_TOP_DVFS_APB_DCDC_GPU_TUNE_CNT_EN               ( BIT(3) )
#define BIT_TOP_DVFS_APB_DCDC_AI_TUNE_CNT_EN                ( BIT(2) )
#define BIT_TOP_DVFS_APB_DCDC_MODEM_TUNE_CNT_EN             ( BIT(1) )
#define BIT_TOP_DVFS_APB_DCDC_PUB_TUNE_CNT_EN               ( BIT(0) )

/* bits definitions for REG_TOP_DVFS_APB_TOP_DVFS_CLK_CTRL, [0x64940D90] */
#define BIT_TOP_DVFS_APB_TOP_DVFS_AUTO_SEL_RCO_EN           ( BIT(2) )
#define BIT_TOP_DVFS_APB_CGM_TOP_DVFS_FORCE_EN              ( BIT(1) )
#define BIT_TOP_DVFS_APB_CGM_TOP_DVFS_AUTO_GATE_SEL         ( BIT(0) )

/* bits definitions for REG_TOP_DVFS_APB_DVFS_IDLE_VOL_CFG0, [0x64940D94] */
#define BIT_TOP_DVFS_APB_DPU_VSP_DVFS_IDLE_VOLTAGE(x)       ( (x) << 28 & (BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_TOP_DVFS_APB_AUD_CP_DVFS_IDLE_VOLTAGE(x)        ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)) )
#define BIT_TOP_DVFS_APB_PHY_CP_DVFS_IDLE_VOLTAGE(x)        ( (x) << 20 & (BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_TOP_DVFS_APB_PUB_DVFS_IDLE_VOLTAGE(x)           ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)) )
#define BIT_TOP_DVFS_APB_PS_CP_DVFS_IDLE_VOLTAGE(x)         ( (x) << 12 & (BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_TOP_DVFS_APB_AI_DVFS_IDLE_VOLTAGE(x)            ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BIT_TOP_DVFS_APB_GPU_DVFS_IDLE_VOLTAGE(x)           ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_TOP_DVFS_APB_MM_DVFS_IDLE_VOLTAGE(x)            ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_TOP_DVFS_APB_DVFS_IDLE_VOL_CFG1, [0x64940D98] */
#define BIT_TOP_DVFS_APB_SRAM1_DVFS_IDLE_VOLTAGE(x)         ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)) )
#define BIT_TOP_DVFS_APB_SRAM2_DVFS_IDLE_VOLTAGE(x)         ( (x) << 12 & (BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_TOP_DVFS_APB_CPU2_DVFS_IDLE_VOLTAGE(x)          ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BIT_TOP_DVFS_APB_CPU1_DVFS_IDLE_VOLTAGE(x)          ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_TOP_DVFS_APB_CPU0_DVFS_IDLE_VOLTAGE(x)          ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_TOP_DVFS_APB_MAX_VOLTAGE_MAGIC_WORD, [0x64940DA4] */
#define BIT_TOP_DVFS_APB_MAX_VOLTAGE_MAGIC_WORD(x)          ( (x) )

/* bits definitions for REG_TOP_DVFS_APB_MAX_VOLTAGE_CFG0, [0x64940DA8] */
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_MAX_VOLTAGE(x)          ( (x) << 12 & (BIT(12)|BIT(13)|BIT(14)|BIT(15)|BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU0_MAX_VOLTAGE(x)           ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)) )

/* bits definitions for REG_TOP_DVFS_APB_MAX_VOLTAGE_CFG1, [0x64940DAC] */
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_MAX_VOLTAGE(x)          ( (x) << 12 & (BIT(12)|BIT(13)|BIT(14)|BIT(15)|BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU1_MAX_VOLTAGE(x)           ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)) )

/* bits definitions for REG_TOP_DVFS_APB_MAX_VOLTAGE_CFG2, [0x64940DB0] */
#define BIT_TOP_DVFS_APB_DCDC_GPU_MAX_VOLTAGE(x)            ( (x) << 12 & (BIT(12)|BIT(13)|BIT(14)|BIT(15)|BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)) )
#define BIT_TOP_DVFS_APB_DCDC_CPU2_MAX_VOLTAGE(x)           ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)) )

/* bits definitions for REG_TOP_DVFS_APB_MAX_VOLTAGE_CFG3, [0x64940DB4] */
#define BIT_TOP_DVFS_APB_DCDC_MM_MAX_VOLTAGE(x)             ( (x) << 12 & (BIT(12)|BIT(13)|BIT(14)|BIT(15)|BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)) )
#define BIT_TOP_DVFS_APB_DCDC_AI_MAX_VOLTAGE(x)             ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)) )

/* bits definitions for REG_TOP_DVFS_APB_MAX_VOLTAGE_CFG4, [0x64940DB8] */
#define BIT_TOP_DVFS_APB_DCDC_MODEM_MAX_VOLTAGE(x)          ( (x) << 12 & (BIT(12)|BIT(13)|BIT(14)|BIT(15)|BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)) )
#define BIT_TOP_DVFS_APB_DCDC_PUB_MAX_VOLTAGE(x)            ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)) )

/* bits definitions for REG_TOP_DVFS_APB_MAX_VOLTAGE_EN_CFG, [0x64940DBC] */
#define BIT_TOP_DVFS_APB_MAX_VOLTAGE_EN                     ( BIT(0) )

/* bits definitions for REG_TOP_DVFS_APB_TOP_DVFS_IRQ_CLR_CFG, [0x64940E00] */
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_NACK_IRQ_CLR            ( BIT(29) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_DONE_IRQ_CLR            ( BIT(28) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_OVER_VOL_IRQ_CLR        ( BIT(27) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_NACK_IRQ_CLR            ( BIT(26) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_DONE_IRQ_CLR            ( BIT(25) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_OVER_VOL_IRQ_CLR        ( BIT(24) )
#define BIT_TOP_DVFS_APB_DCDC_CPU0_NACK_IRQ_CLR             ( BIT(23) )
#define BIT_TOP_DVFS_APB_DCDC_CPU0_DONE_IRQ_CLR             ( BIT(22) )
#define BIT_TOP_DVFS_APB_DCDC_CPU0_OVER_VOL_IRQ_CLR         ( BIT(21) )
#define BIT_TOP_DVFS_APB_DCDC_CPU1_NACK_IRQ_CLR             ( BIT(20) )
#define BIT_TOP_DVFS_APB_DCDC_CPU1_DONE_IRQ_CLR             ( BIT(19) )
#define BIT_TOP_DVFS_APB_DCDC_CPU1_OVER_VOL_IRQ_CLR         ( BIT(18) )
#define BIT_TOP_DVFS_APB_DCDC_CPU2_NACK_IRQ_CLR             ( BIT(17) )
#define BIT_TOP_DVFS_APB_DCDC_CPU2_DONE_IRQ_CLR             ( BIT(16) )
#define BIT_TOP_DVFS_APB_DCDC_CPU2_OVER_VOL_IRQ_CLR         ( BIT(15) )
#define BIT_TOP_DVFS_APB_DCDC_MM_NACK_IRQ_CLR               ( BIT(14) )
#define BIT_TOP_DVFS_APB_DCDC_MM_DONE_IRQ_CLR               ( BIT(13) )
#define BIT_TOP_DVFS_APB_DCDC_MM_OVER_VOL_IRQ_CLR           ( BIT(12) )
#define BIT_TOP_DVFS_APB_DCDC_GPU_NACK_IRQ_CLR              ( BIT(11) )
#define BIT_TOP_DVFS_APB_DCDC_GPU_DONE_IRQ_CLR              ( BIT(10) )
#define BIT_TOP_DVFS_APB_DCDC_GPU_OVER_VOL_IRQ_CLR          ( BIT(9) )
#define BIT_TOP_DVFS_APB_DCDC_AI_NACK_IRQ_CLR               ( BIT(8) )
#define BIT_TOP_DVFS_APB_DCDC_AI_DONE_IRQ_CLR               ( BIT(7) )
#define BIT_TOP_DVFS_APB_DCDC_AI_OVER_VOL_IRQ_CLR           ( BIT(6) )
#define BIT_TOP_DVFS_APB_DCDC_MODEM_NACK_IRQ_CLR            ( BIT(5) )
#define BIT_TOP_DVFS_APB_DCDC_MODEM_DONE_IRQ_CLR            ( BIT(4) )
#define BIT_TOP_DVFS_APB_DCDC_MODEM_OVER_VOL_IRQ_CLR        ( BIT(3) )
#define BIT_TOP_DVFS_APB_DCDC_PUB_NACK_IRQ_CLR              ( BIT(2) )
#define BIT_TOP_DVFS_APB_DCDC_PUB_DONE_IRQ_CLR              ( BIT(1) )
#define BIT_TOP_DVFS_APB_DCDC_PUB_OVER_VOL_IRQ_CLR          ( BIT(0) )

/* bits definitions for REG_TOP_DVFS_APB_TOP_DVFS_IRQ_EN_CFG, [0x64940E04] */
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_NACK_IRQ_EN             ( BIT(29) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_DONE_IRQ_EN             ( BIT(28) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_OVER_VOL_IRQ_EN         ( BIT(27) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_NACK_IRQ_EN             ( BIT(26) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_DONE_IRQ_EN             ( BIT(25) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_OVER_VOL_IRQ_EN         ( BIT(24) )
#define BIT_TOP_DVFS_APB_DCDC_CPU0_NACK_IRQ_EN              ( BIT(23) )
#define BIT_TOP_DVFS_APB_DCDC_CPU0_DONE_IRQ_EN              ( BIT(22) )
#define BIT_TOP_DVFS_APB_DCDC_CPU0_OVER_VOL_IRQ_EN          ( BIT(21) )
#define BIT_TOP_DVFS_APB_DCDC_CPU1_NACK_IRQ_EN              ( BIT(20) )
#define BIT_TOP_DVFS_APB_DCDC_CPU1_DONE_IRQ_EN              ( BIT(19) )
#define BIT_TOP_DVFS_APB_DCDC_CPU1_OVER_VOL_IRQ_EN          ( BIT(18) )
#define BIT_TOP_DVFS_APB_DCDC_CPU2_NACK_IRQ_EN              ( BIT(17) )
#define BIT_TOP_DVFS_APB_DCDC_CPU2_DONE_IRQ_EN              ( BIT(16) )
#define BIT_TOP_DVFS_APB_DCDC_CPU2_OVER_VOL_IRQ_EN          ( BIT(15) )
#define BIT_TOP_DVFS_APB_DCDC_MM_NACK_IRQ_EN                ( BIT(14) )
#define BIT_TOP_DVFS_APB_DCDC_MM_DONE_IRQ_EN                ( BIT(13) )
#define BIT_TOP_DVFS_APB_DCDC_MM_OVER_VOL_IRQ_EN            ( BIT(12) )
#define BIT_TOP_DVFS_APB_DCDC_GPU_NACK_IRQ_EN               ( BIT(11) )
#define BIT_TOP_DVFS_APB_DCDC_GPU_DONE_IRQ_EN               ( BIT(10) )
#define BIT_TOP_DVFS_APB_DCDC_GPU_OVER_VOL_IRQ_EN           ( BIT(9) )
#define BIT_TOP_DVFS_APB_DCDC_AI_NACK_IRQ_EN                ( BIT(8) )
#define BIT_TOP_DVFS_APB_DCDC_AI_DONE_IRQ_EN                ( BIT(7) )
#define BIT_TOP_DVFS_APB_DCDC_AI_OVER_VOL_IRQ_EN            ( BIT(6) )
#define BIT_TOP_DVFS_APB_DCDC_MODEM_NACK_IRQ_EN             ( BIT(5) )
#define BIT_TOP_DVFS_APB_DCDC_MODEM_DONE_IRQ_EN             ( BIT(4) )
#define BIT_TOP_DVFS_APB_DCDC_MODEM_OVER_VOL_IRQ_EN         ( BIT(3) )
#define BIT_TOP_DVFS_APB_DCDC_PUB_NACK_IRQ_EN               ( BIT(2) )
#define BIT_TOP_DVFS_APB_DCDC_PUB_DONE_IRQ_EN               ( BIT(1) )
#define BIT_TOP_DVFS_APB_DCDC_PUB_OVER_VOL_IRQ_EN           ( BIT(0) )

/* bits definitions for REG_TOP_DVFS_APB_TOP_DVFS_RESERVED_REG_CFG0, [0x64940E08] */
#define BIT_TOP_DVFS_APB_CGM_APCPU_CORE0_SEL(x)      		( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)) )
#define BIT_TOP_DVFS_APB_CGM_APCPU_CORE0_DIV			( BIT(3) )
#define BIT_TOP_DVFS_APB_CGM_APCPU_CORE1_SEL(x)      		( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)) )
#define BIT_TOP_DVFS_APB_CGM_APCPU_CORE1_DIV			( BIT(7) )
#define BIT_TOP_DVFS_APB_CGM_APCPU_CORE2_SEL(x)      		( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)) )
#define BIT_TOP_DVFS_APB_CGM_APCPU_CORE2_DIV			( BIT(11) )
#define BIT_TOP_DVFS_APB_CGM_APCPU_CORE3_SEL(x)      		( (x) << 12  & (BIT(12)|BIT(13)|BIT(14)) )
#define BIT_TOP_DVFS_APB_CGM_APCPU_CORE3_DIV			( BIT(15) )
#define BIT_TOP_DVFS_APB_CGM_APCPU_CORE4_SEL(x)      		( (x) << 16  & (BIT(16)|BIT(17)|BIT(18)) )
#define BIT_TOP_DVFS_APB_CGM_APCPU_CORE4_DIV			( BIT(19) )
#define BIT_TOP_DVFS_APB_CGM_APCPU_CORE5_SEL(x)      		( (x) << 20  & (BIT(20)|BIT(21)|BIT(22)) )
#define BIT_TOP_DVFS_APB_CGM_APCPU_CORE5_DIV			( BIT(23) )
#define BIT_TOP_DVFS_APB_CGM_APCPU_CORE6_SEL(x)      		( (x) << 24  & (BIT(24)|BIT(25)|BIT(26)) )
#define BIT_TOP_DVFS_APB_CGM_APCPU_CORE6_DIV			( BIT(27) )
#define BIT_TOP_DVFS_APB_CGM_APCPU_CORE7_SEL(x)      		( (x) << 28  & (BIT(28)|BIT(29)) )
#define BIT_TOP_DVFS_APB_CGM_APCPU_CORE7_DIV			( BIT(30) )

/* bits definitions for REG_TOP_DVFS_APB_TOP_DVFS_RESERVED_REG_CFG1, [0x64940E0C] */
#define BIT_TOP_DVFS_APB_CGM_APCPU_SCU_SEL(x)			( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)) )
#define BIT_TOP_DVFS_APB_CGM_APCPU_SCU_DIV			( BIT(3) )
#define BIT_TOP_DVFS_APB_CGM_APCPU_ATB_SEL(x)			( (x) << 4  & (BIT(4)|BIT(5)) )
#define BIT_TOP_DVFS_APB_CGM_APCPU_ATB_DIV(x)			( (x) << 6  & (BIT(6)|BIT(7)|BIT(8)) )
#define BIT_TOP_DVFS_APB_CGM_APCPU_CPS_SEL(x)			( (x) << 9  & (BIT(9)|BIT(10)) )
#define BIT_TOP_DVFS_APB_CGM_APCPU_CPS_DIV(x)			( (x) << 11  & (BIT(11)|BIT(12)|BIT(13)) )
#define BIT_TOP_DVFS_APB_CGM_APCPU_GIC_SEL(x)			( (x) << 14  & (BIT(14)|BIT(15)) )
#define BIT_TOP_DVFS_APB_CGM_APCPU_GIC_DIV(x)			( (x) << 16  & (BIT(16)|BIT(17)|BIT(18)) )
#define BIT_TOP_DVFS_APB_CGM_APCPU_PERIPH_SEL(x)		( (x) << 19  & (BIT(19)|BIT(20)) )
#define BIT_TOP_DVFS_APB_CGM_APCPU_PERIPH_DIV(x)		( (x) << 21  & (BIT(21)|BIT(22)|BIT(23)) )
#define BIT_TOP_DVFS_APB_CGM_APCPU_ACE_DIV			( BIT(24) )
#define BIT_TOP_DVFS_APB_CGM_APCPU_DEBUG_APB_DIV(x)		( (x) << 25  & (BIT(25)|BIT(26)) )

/* bits definitions for REG_TOP_DVFS_APB_TOP_DVFS_RESERVED_REG_CFG2, [0x64940E10] */
#define BIT_TOP_DVFS_APB_TOP_DVFS_RESERVED_REG_CFG2(x)      ( (x) )

/* bits definitions for REG_TOP_DVFS_APB_TOP_DVFS_RESERVED_REG_CFG3, [0x64940E14] */
#define BIT_TOP_DVFS_APB_TOP_DVFS_RESERVED_REG_CFG3(x)      ( (x) )

/* bits definitions for REG_TOP_DVFS_APB_CPU0OVER_VOL_INT_RAW, [0x64940E18] */
#define BIT_TOP_DVFS_APB_DCDC_CPU0_OVER_VOL_INT_RAW(x)      ( (x) )

/* bits definitions for REG_TOP_DVFS_APB_CPU1OVER_VOL_INT_RAW, [0x64940E1C] */
#define BIT_TOP_DVFS_APB_DCDC_CPU1_OVER_VOL_INT_RAW(x)      ( (x) )

/* bits definitions for REG_TOP_DVFS_APB_CPU2OVER_VOL_INT_RAW, [0x64940E20] */
#define BIT_TOP_DVFS_APB_DCDC_CPU2_OVER_VOL_INT_RAW(x)      ( (x) )

/* bits definitions for REG_TOP_DVFS_APB_MMOVER_VOL_INT_RAW, [0x64940E24] */
#define BIT_TOP_DVFS_APB_DCDC_MM_OVER_VOL_INT_RAW(x)        ( (x) )

/* bits definitions for REG_TOP_DVFS_APB_GPUOVER_VOL_INT_RAW, [0x64940E28] */
#define BIT_TOP_DVFS_APB_DCDC_GPU_OVER_VOL_INT_RAW(x)       ( (x) )

/* bits definitions for REG_TOP_DVFS_APB_AIOVER_VOL_INT_RAW, [0x64940E2C] */
#define BIT_TOP_DVFS_APB_DCDC_AI_OVER_VOL_INT_RAW(x)        ( (x) )

/* bits definitions for REG_TOP_DVFS_APB_MODEMOVER_VOL_INT_RAW, [0x64940E30] */
#define BIT_TOP_DVFS_APB_DCDC_MODEM_OVER_VOL_INT_RAW(x)     ( (x) )

/* bits definitions for REG_TOP_DVFS_APB_PUBOVER_VOL_INT_RAW, [0x64940E34] */
#define BIT_TOP_DVFS_APB_DCDC_PUB_OVER_VOL_INT_RAW(x)       ( (x) )

/* bits definitions for REG_TOP_DVFS_APB_CPU0_INT_REQ_DVFS_TOP_RAW, [0x64940E38] */
#define BIT_TOP_DVFS_APB_DCDC_CPU0_INT_REQ_DVFS_TOP_RAW(x)  ( (x) )

/* bits definitions for REG_TOP_DVFS_APB_CPU1_INT_REQ_DVFS_TOP_RAW, [0x64940E3C] */
#define BIT_TOP_DVFS_APB_DCDC_CPU1_INT_REQ_DVFS_TOP_RAW(x)  ( (x) )

/* bits definitions for REG_TOP_DVFS_APB_CPU2_INT_REQ_DVFS_TOP_RAW, [0x64940E40] */
#define BIT_TOP_DVFS_APB_DCDC_CPU2_INT_REQ_DVFS_TOP_RAW(x)  ( (x) )

/* bits definitions for REG_TOP_DVFS_APB_MM_INT_REQ_DVFS_TOP_RAW, [0x64940E44] */
#define BIT_TOP_DVFS_APB_DCDC_MM_INT_REQ_DVFS_TOP_RAW(x)    ( (x) )

/* bits definitions for REG_TOP_DVFS_APB_GPU_INT_REQ_DVFS_TOP_RAW, [0x64940E48] */
#define BIT_TOP_DVFS_APB_DCDC_GPU_INT_REQ_DVFS_TOP_RAW(x)   ( (x) )

/* bits definitions for REG_TOP_DVFS_APB_AI_INT_REQ_DVFS_TOP_RAW, [0x64940E4C] */
#define BIT_TOP_DVFS_APB_DCDC_AI_INT_REQ_DVFS_TOP_RAW(x)    ( (x) )

/* bits definitions for REG_TOP_DVFS_APB_MODEM_INT_REQ_DVFS_TOP_RAW, [0x64940E50] */
#define BIT_TOP_DVFS_APB_DCDC_MODEM_INT_REQ_DVFS_TOP_RAW(x) ( (x) )

/* bits definitions for REG_TOP_DVFS_APB_PUB_INT_REQ_DVFS_TOP_RAW, [0x64940E54] */
#define BIT_TOP_DVFS_APB_DCDC_PUB_INT_REQ_DVFS_TOP_RAW(x)   ( (x) )

/* bits definitions for REG_TOP_DVFS_APB_SYS_DVFS_IDLE_VOLTAGE_ENABLE, [0x64940E58] */
#define BIT_TOP_DVFS_APB_SRAM1_SHUTDOWN_DEEP_EN             ( BIT(25) )
#define BIT_TOP_DVFS_APB_SRAM2_SHUTDOWN_DEEP_EN             ( BIT(24) )
#define BIT_TOP_DVFS_APB_CPU2_SHUTDOWN_DEEP_EN              ( BIT(23) )
#define BIT_TOP_DVFS_APB_CPU1_SHUTDOWN_DEEP_EN              ( BIT(22) )
#define BIT_TOP_DVFS_APB_CPU0_SHUTDOWN_DEEP_EN              ( BIT(21) )
#define BIT_TOP_DVFS_APB_PS_CP_SHUTDOWN_DEEP_EN             ( BIT(20) )
#define BIT_TOP_DVFS_APB_PHY_CP_SHUTDOWN_DEEP_EN            ( BIT(19) )
#define BIT_TOP_DVFS_APB_AUD_CP_SHUTDOWN_DEEP_EN            ( BIT(18) )
#define BIT_TOP_DVFS_APB_PUB_SHUTDOWN_DEEP_EN               ( BIT(17) )
#define BIT_TOP_DVFS_APB_DPU_VSP_SHUTDOWN_DEEP_EN           ( BIT(16) )
#define BIT_TOP_DVFS_APB_AI_SHUTDOWN_DEEP_EN                ( BIT(15) )
#define BIT_TOP_DVFS_APB_GPU_SHUTDOWN_DEEP_EN               ( BIT(14) )
#define BIT_TOP_DVFS_APB_MM_SHUTDOWN_DEEP_EN                ( BIT(13) )
#define BIT_TOP_DVFS_APB_SRAM1_DVFS_IDLE_VOLTAGE_EN         ( BIT(12) )
#define BIT_TOP_DVFS_APB_SRAM2_DVFS_IDLE_VOLTAGE_EN         ( BIT(11) )
#define BIT_TOP_DVFS_APB_CPU2_DVFS_IDLE_VOLTAGE_EN          ( BIT(10) )
#define BIT_TOP_DVFS_APB_CPU1_DVFS_IDLE_VOLTAGE_EN          ( BIT(9) )
#define BIT_TOP_DVFS_APB_CPU0_DVFS_IDLE_VOLTAGE_EN          ( BIT(8) )
#define BIT_TOP_DVFS_APB_PS_CP_DVFS_IDLE_VOLTAGE_EN         ( BIT(7) )
#define BIT_TOP_DVFS_APB_PHY_CP_DVFS_IDLE_VOLTAGE_EN        ( BIT(6) )
#define BIT_TOP_DVFS_APB_AUD_CP_DVFS_IDLE_VOLTAGE_EN        ( BIT(5) )
#define BIT_TOP_DVFS_APB_PUB_DVFS_IDLE_VOLTAGE_EN           ( BIT(4) )
#define BIT_TOP_DVFS_APB_DPU_VSP_DVFS_IDLE_VOLTAGE_EN       ( BIT(3) )
#define BIT_TOP_DVFS_APB_AI_DVFS_IDLE_VOLTAGE_EN            ( BIT(2) )
#define BIT_TOP_DVFS_APB_GPU_DVFS_IDLE_VOLTAGE_EN           ( BIT(1) )
#define BIT_TOP_DVFS_APB_MM_DVFS_IDLE_VOLTAGE_EN            ( BIT(0) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_SRAM2_FIX_VOLTAGE_CTRL, [0x64940E5C] */
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_FIX_VOLTAGE_EN          ( BIT(4) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_FIX_VOLTAGE(x)          ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_SRAM2_DVFS_WAIT_WINDOW_CFG, [0x64940E60] */
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_DVFS_UP_WINDOW(x)       ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_DVFS_DOWN_WINDOW(x)     ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_SRAM2_VOLTAGE_UP_DELAY_CFG0, [0x64940E64] */
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_VOLTAGE_UP_DELAY1(x)    ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_VOLTAGE_UP_DELAY0(x)    ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_SRAM2_VOLTAGE_UP_DELAY_CFG1, [0x64940E68] */
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_VOLTAGE_UP_DELAY3(x)    ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_VOLTAGE_UP_DELAY2(x)    ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_SRAM2_VOLTAGE_UP_DELAY_CFG2, [0x64940E6C] */
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_VOLTAGE_UP_DELAY5(x)    ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_VOLTAGE_UP_DELAY4(x)    ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_SRAM2_VOLTAGE_UP_DELAY_CFG3, [0x64940E70] */
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_VOLTAGE_UP_DELAY7(x)    ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_VOLTAGE_UP_DELAY6(x)    ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_SRAM2_VOLTAGE_UP_DELAY_CFG4, [0x64940E74] */
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_VOLTAGE_UP_DELAY9(x)    ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_VOLTAGE_UP_DELAY8(x)    ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_SRAM2_VOLTAGE_UP_DELAY_CFG5, [0x64940E78] */
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_VOLTAGE_UP_DELAY11(x)   ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_VOLTAGE_UP_DELAY10(x)   ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_SRAM2_VOLTAGE_UP_DELAY_CFG6, [0x64940E7C] */
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_VOLTAGE_UP_DELAY13(x)   ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_VOLTAGE_UP_DELAY12(x)   ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_SRAM2_VOLTAGE_UP_DELAY_CFG7, [0x64940E80] */
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_VOLTAGE_UP_DELAY15(x)   ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_VOLTAGE_UP_DELAY14(x)   ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_SRAM2_VOLTAGE_DOWN_DELAY_CFG0, [0x64940E84] */
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_VOLTAGE_DOWN_DELAY1(x)  ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_VOLTAGE_DOWN_DELAY0(x)  ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_SRAM2_VOLTAGE_DOWN_DELAY_CFG1, [0x64940E88] */
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_VOLTAGE_DOWN_DELAY3(x)  ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_VOLTAGE_DOWN_DELAY2(x)  ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_SRAM2_VOLTAGE_DOWN_DELAY_CFG2, [0x64940E8C] */
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_VOLTAGE_DOWN_DELAY5(x)  ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_VOLTAGE_DOWN_DELAY4(x)  ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_SRAM2_VOLTAGE_DOWN_DELAY_CFG3, [0x64940E90] */
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_VOLTAGE_DOWN_DELAY7(x)  ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_VOLTAGE_DOWN_DELAY6(x)  ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_SRAM2_VOLTAGE_DOWN_DELAY_CFG4, [0x64940E94] */
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_VOLTAGE_DOWN_DELAY9(x)  ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_VOLTAGE_DOWN_DELAY8(x)  ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_SRAM2_VOLTAGE_DOWN_DELAY_CFG5, [0x64940E98] */
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_VOLTAGE_DOWN_DELAY11(x) ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_VOLTAGE_DOWN_DELAY10(x) ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_SRAM2_VOLTAGE_DOWN_DELAY_CFG6, [0x64940EA0] */
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_VOLTAGE_DOWN_DELAY13(x) ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_VOLTAGE_DOWN_DELAY12(x) ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_SRAM2_VOLTAGE_DOWN_DELAY_CFG7, [0x64940EA4] */
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_VOLTAGE_DOWN_DELAY15(x) ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_VOLTAGE_DOWN_DELAY14(x) ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_SRAM2_SW_DVFS_CTRL, [0x64940EA8] */
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_SW_TUNE_EN              ( BIT(0) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_SRAM2_SW_DVFS_CTRL_ADI, [0x64940EAC] */
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_TUNE_REQ_SW             ( BIT(21) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_TUNE_ACK                ( BIT(20) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_TUNE_VOLTAGE_SW(x)      ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)|BIT(16)|BIT(17)|BIT(18)|BIT(19)) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_JUDGE_VOLTAGE_SW(x)     ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_SRAM2_VOLTAGE_JUDGE_BYPASS, [0x64940EB0] */
#define BIT_TOP_DVFS_APB_REG_SRAM2_VOLTAGE_MEET_BYP         ( BIT(0) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_SRAM2_VOL_TUNE_UP_CFG0, [0x64940EB4] */
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_VOLTAGE_UP_CFG3(x)      ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_VOLTAGE_UP_CFG2(x)      ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_VOLTAGE_UP_CFG1(x)      ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_VOLTAGE_UP_CFG0(x)      ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_SRAM2_VOL_TUNE_UP_CFG1, [0x64940EB8] */
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_VOLTAGE_UP_CFG7(x)      ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_VOLTAGE_UP_CFG6(x)      ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_VOLTAGE_UP_CFG5(x)      ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_VOLTAGE_UP_CFG4(x)      ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_SRAM2_VOL_TUNE_UP_CFG2, [0x64940EBC] */
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_VOLTAGE_UP_CFG11(x)     ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_VOLTAGE_UP_CFG10(x)     ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_VOLTAGE_UP_CFG9(x)      ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_VOLTAGE_UP_CFG8(x)      ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_SRAM2_VOL_TUNE_UP_CFG3, [0x64940EC0] */
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_VOLTAGE_UP_CFG15(x)     ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_VOLTAGE_UP_CFG14(x)     ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_VOLTAGE_UP_CFG13(x)     ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_VOLTAGE_UP_CFG12(x)     ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_SRAM2_VOL_TUNE_DOWN_CFG0, [0x64940EC4] */
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_VOLTAGE_DOWN_CFG3(x)    ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_VOLTAGE_DOWN_CFG2(x)    ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_VOLTAGE_DOWN_CFG1(x)    ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_VOLTAGE_DOWN_CFG0(x)    ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_SRAM2_VOL_TUNE_DOWN_CFG1, [0x64940EC8] */
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_VOLTAGE_DOWN_CFG7(x)    ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_VOLTAGE_DOWN_CFG6(x)    ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_VOLTAGE_DOWN_CFG5(x)    ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_VOLTAGE_DOWN_CFG4(x)    ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_SRAM2_VOL_TUNE_DOWN_CFG2, [0x64940ECC] */
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_VOLTAGE_DOWN_CFG11(x)   ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_VOLTAGE_DOWN_CFG10(x)   ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_VOLTAGE_DOWN_CFG9(x)    ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_VOLTAGE_DOWN_CFG8(x)    ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_SRAM2_VOL_TUNE_DOWN_CFG3, [0x64940ED0] */
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_VOLTAGE_DOWN_CFG15(x)   ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_VOLTAGE_DOWN_CFG14(x)   ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_VOLTAGE_DOWN_CFG13(x)   ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_VOLTAGE_DOWN_CFG12(x)   ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_SRAM2_DVFS_VOLTAGE_VALUE0, [0x64940ED4] */
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_VOLTAGE1(x)             ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_VOLTAGE0(x)             ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_SRAM2_DVFS_VOLTAGE_VALUE1, [0x64940ED8] */
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_VOLTAGE3(x)             ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_VOLTAGE2(x)             ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_SRAM2_DVFS_VOLTAGE_VALUE2, [0x64940EDC] */
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_VOLTAGE5(x)             ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_VOLTAGE4(x)             ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_SRAM2_DVFS_VOLTAGE_VALUE3, [0x64940EE0] */
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_VOLTAGE7(x)             ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_VOLTAGE6(x)             ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_SRAM2_DVFS_VOLTAGE_VALUE4, [0x64940EE4] */
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_VOLTAGE9(x)             ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_VOLTAGE8(x)             ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_SRAM2_DVFS_VOLTAGE_VALUE5, [0x64940EE8] */
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_VOLTAGE11(x)            ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_VOLTAGE10(x)            ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_SRAM2_DVFS_VOLTAGE_VALUE6, [0x64940EEC] */
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_VOLTAGE13(x)            ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_VOLTAGE12(x)            ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_SRAM2_DVFS_VOLTAGE_VALUE7, [0x64940EF0] */
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_VOLTAGE15(x)            ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_VOLTAGE14(x)            ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_SRAM2_SW_DVFS_POLL0, [0x64940EF4] */
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_SW_DVFS_POLL7(x)        ( (x) << 28 & (BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_SW_DVFS_POLL6(x)        ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_SW_DVFS_POLL5(x)        ( (x) << 20 & (BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_SW_DVFS_POLL4(x)        ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_SW_DVFS_POLL3(x)        ( (x) << 12 & (BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_SW_DVFS_POLL2(x)        ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_SW_DVFS_POLL1(x)        ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_SW_DVFS_POLL0(x)        ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_SRAM2_SW_DVFS_POLL1, [0x64940EF8] */
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_SW_DVFS_POLL15(x)       ( (x) << 28 & (BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_SW_DVFS_POLL14(x)       ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_SW_DVFS_POLL13(x)       ( (x) << 20 & (BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_SW_DVFS_POLL12(x)       ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_SW_DVFS_POLL11(x)       ( (x) << 12 & (BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_SW_DVFS_POLL10(x)       ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_SW_DVFS_POLL9(x)        ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_SW_DVFS_POLL8(x)        ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_SRAM2_DVFS_STATE_DBG0, [0x64940EFC] */
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_JUDGE_VOLTAGE(x)        ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_CURRENT_VOLTAGE(x)      ( (x) << 20 & (BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_DVFS_CNT(x)             ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)|BIT(16)|BIT(17)|BIT(18)|BIT(19)) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_DVFS_STATE(x)           ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_SRAM2_DVFS_STATE_DBG1, [0x64940F00] */
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_TUNE_VOLTAGE(x)         ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_PRE_CURRENT_VOLTAGE(x)  ( (x) << 12 & (BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_DVFS_VOLTAGE(x)         ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_PRE_VOTE_VOLTAGE(x)     ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_VOTE_VOLTAGE(x)         ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_SRAM2_DVFS_STATE_DBG2, [0x64940F04] */
#define BIT_TOP_DVFS_APB_SRAM2_VOLTAGE_MEET                 ( BIT(0) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_SRAM2_STEP_TUNE_CFG, [0x64940F08] */
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_STEP_TUNE_EN            ( BIT(4) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_STEP_VOLTAGE(x)         ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_SRAM2_DVFS_CNT, [0x64940F0C] */
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_TUNE_CNT(x)             ( (x) )

/* bits definitions for REG_TOP_DVFS_APB_SRAM2OVER_VOL_INT_RAW, [0x64940F10] */
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_OVER_VOL_INT_RAW(x)     ( (x) )

/* bits definitions for REG_TOP_DVFS_APB_SRAM2_INT_REQ_DVFS_TOP_RAW, [0x64940F14] */
#define BIT_TOP_DVFS_APB_DCDC_SRAM2_INT_REQ_DVFS_TOP_RAW(x) ( (x) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_SRAM1_FIX_VOLTAGE_CTRL, [0x64940F18] */
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_FIX_VOLTAGE_EN          ( BIT(4) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_FIX_VOLTAGE(x)          ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_SRAM1_DVFS_WAIT_WINDOW_CFG, [0x64940F1C] */
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_DVFS_UP_WINDOW(x)       ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_DVFS_DOWN_WINDOW(x)     ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_SRAM1_VOLTAGE_UP_DELAY_CFG0, [0x64940F20] */
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_VOLTAGE_UP_DELAY1(x)    ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_VOLTAGE_UP_DELAY0(x)    ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_SRAM1_VOLTAGE_UP_DELAY_CFG1, [0x64940F24] */
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_VOLTAGE_UP_DELAY3(x)    ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_VOLTAGE_UP_DELAY2(x)    ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_SRAM1_VOLTAGE_UP_DELAY_CFG2, [0x64940F28] */
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_VOLTAGE_UP_DELAY5(x)    ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_VOLTAGE_UP_DELAY4(x)    ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_SRAM1_VOLTAGE_UP_DELAY_CFG3, [0x64940F2C] */
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_VOLTAGE_UP_DELAY7(x)    ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_VOLTAGE_UP_DELAY6(x)    ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_SRAM1_VOLTAGE_UP_DELAY_CFG4, [0x64940F30] */
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_VOLTAGE_UP_DELAY9(x)    ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_VOLTAGE_UP_DELAY8(x)    ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_SRAM1_VOLTAGE_UP_DELAY_CFG5, [0x64940F34] */
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_VOLTAGE_UP_DELAY11(x)   ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_VOLTAGE_UP_DELAY10(x)   ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_SRAM1_VOLTAGE_UP_DELAY_CFG6, [0x64940F38] */
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_VOLTAGE_UP_DELAY13(x)   ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_VOLTAGE_UP_DELAY12(x)   ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_SRAM1_VOLTAGE_UP_DELAY_CFG7, [0x64940F3C] */
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_VOLTAGE_UP_DELAY15(x)   ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_VOLTAGE_UP_DELAY14(x)   ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_SRAM1_VOLTAGE_DOWN_DELAY_CFG0, [0x64940F40] */
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_VOLTAGE_DOWN_DELAY1(x)  ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_VOLTAGE_DOWN_DELAY0(x)  ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_SRAM1_VOLTAGE_DOWN_DELAY_CFG1, [0x64940F44] */
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_VOLTAGE_DOWN_DELAY3(x)  ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_VOLTAGE_DOWN_DELAY2(x)  ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_SRAM1_VOLTAGE_DOWN_DELAY_CFG2, [0x64940F48] */
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_VOLTAGE_DOWN_DELAY5(x)  ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_VOLTAGE_DOWN_DELAY4(x)  ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_SRAM1_VOLTAGE_DOWN_DELAY_CFG3, [0x64940F4C] */
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_VOLTAGE_DOWN_DELAY7(x)  ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_VOLTAGE_DOWN_DELAY6(x)  ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_SRAM1_VOLTAGE_DOWN_DELAY_CFG4, [0x64940F50] */
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_VOLTAGE_DOWN_DELAY9(x)  ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_VOLTAGE_DOWN_DELAY8(x)  ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_SRAM1_VOLTAGE_DOWN_DELAY_CFG5, [0x64940F5C] */
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_VOLTAGE_DOWN_DELAY11(x) ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_VOLTAGE_DOWN_DELAY10(x) ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_SRAM1_VOLTAGE_DOWN_DELAY_CFG6, [0x64940F60] */
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_VOLTAGE_DOWN_DELAY13(x) ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_VOLTAGE_DOWN_DELAY12(x) ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_SRAM1_VOLTAGE_DOWN_DELAY_CFG7, [0x64940F64] */
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_VOLTAGE_DOWN_DELAY15(x) ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_VOLTAGE_DOWN_DELAY14(x) ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_SRAM1_SW_DVFS_CTRL, [0x64940F68] */
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_SW_TUNE_EN              ( BIT(0) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_SRAM1_SW_DVFS_CTRL_ADI, [0x64940F6C] */
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_TUNE_REQ_SW             ( BIT(21) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_TUNE_ACK                ( BIT(20) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_TUNE_VOLTAGE_SW(x)      ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)|BIT(16)|BIT(17)|BIT(18)|BIT(19)) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_JUDGE_VOLTAGE_SW(x)     ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_SRAM1_VOLTAGE_JUDGE_BYPASS, [0x64940F70] */
#define BIT_TOP_DVFS_APB_REG_SRAM1_VOLTAGE_MEET_BYP         ( BIT(0) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_SRAM1_VOL_TUNE_UP_CFG0, [0x64940F74] */
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_VOLTAGE_UP_CFG3(x)      ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_VOLTAGE_UP_CFG2(x)      ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_VOLTAGE_UP_CFG1(x)      ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_VOLTAGE_UP_CFG0(x)      ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_SRAM1_VOL_TUNE_UP_CFG1, [0x64940F78] */
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_VOLTAGE_UP_CFG7(x)      ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_VOLTAGE_UP_CFG6(x)      ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_VOLTAGE_UP_CFG5(x)      ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_VOLTAGE_UP_CFG4(x)      ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_SRAM1_VOL_TUNE_UP_CFG2, [0x64940F7C] */
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_VOLTAGE_UP_CFG11(x)     ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_VOLTAGE_UP_CFG10(x)     ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_VOLTAGE_UP_CFG9(x)      ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_VOLTAGE_UP_CFG8(x)      ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_SRAM1_VOL_TUNE_UP_CFG3, [0x64940F80] */
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_VOLTAGE_UP_CFG15(x)     ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_VOLTAGE_UP_CFG14(x)     ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_VOLTAGE_UP_CFG13(x)     ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_VOLTAGE_UP_CFG12(x)     ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_SRAM1_VOL_TUNE_DOWN_CFG0, [0x64940F84] */
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_VOLTAGE_DOWN_CFG3(x)    ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_VOLTAGE_DOWN_CFG2(x)    ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_VOLTAGE_DOWN_CFG1(x)    ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_VOLTAGE_DOWN_CFG0(x)    ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_SRAM1_VOL_TUNE_DOWN_CFG1, [0x64940F88] */
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_VOLTAGE_DOWN_CFG7(x)    ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_VOLTAGE_DOWN_CFG6(x)    ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_VOLTAGE_DOWN_CFG5(x)    ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_VOLTAGE_DOWN_CFG4(x)    ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_SRAM1_VOL_TUNE_DOWN_CFG2, [0x64940F8C] */
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_VOLTAGE_DOWN_CFG11(x)   ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_VOLTAGE_DOWN_CFG10(x)   ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_VOLTAGE_DOWN_CFG9(x)    ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_VOLTAGE_DOWN_CFG8(x)    ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_SRAM1_VOL_TUNE_DOWN_CFG3, [0x64940F90] */
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_VOLTAGE_DOWN_CFG15(x)   ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_VOLTAGE_DOWN_CFG14(x)   ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_VOLTAGE_DOWN_CFG13(x)   ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_VOLTAGE_DOWN_CFG12(x)   ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_SRAM1_DVFS_VOLTAGE_VALUE0, [0x64940F94] */
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_VOLTAGE1(x)             ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_VOLTAGE0(x)             ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_SRAM1_DVFS_VOLTAGE_VALUE1, [0x64940F98] */
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_VOLTAGE3(x)             ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_VOLTAGE2(x)             ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_SRAM1_DVFS_VOLTAGE_VALUE2, [0x64940F9C] */
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_VOLTAGE5(x)             ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_VOLTAGE4(x)             ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_SRAM1_DVFS_VOLTAGE_VALUE3, [0x64940FA0] */
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_VOLTAGE7(x)             ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_VOLTAGE6(x)             ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_SRAM1_DVFS_VOLTAGE_VALUE4, [0x64940FA4] */
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_VOLTAGE9(x)             ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_VOLTAGE8(x)             ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_SRAM1_DVFS_VOLTAGE_VALUE5, [0x64940FA8] */
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_VOLTAGE11(x)            ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_VOLTAGE10(x)            ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_SRAM1_DVFS_VOLTAGE_VALUE6, [0x64940FAC] */
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_VOLTAGE13(x)            ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_VOLTAGE12(x)            ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_SRAM1_DVFS_VOLTAGE_VALUE7, [0x64940FB0] */
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_VOLTAGE15(x)            ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_VOLTAGE14(x)            ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_SRAM1_SW_DVFS_POLL0, [0x64940FB4] */
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_SW_DVFS_POLL7(x)        ( (x) << 28 & (BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_SW_DVFS_POLL6(x)        ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_SW_DVFS_POLL5(x)        ( (x) << 20 & (BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_SW_DVFS_POLL4(x)        ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_SW_DVFS_POLL3(x)        ( (x) << 12 & (BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_SW_DVFS_POLL2(x)        ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_SW_DVFS_POLL1(x)        ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_SW_DVFS_POLL0(x)        ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_SRAM1_SW_DVFS_POLL1, [0x64940FB8] */
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_SW_DVFS_POLL15(x)       ( (x) << 28 & (BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_SW_DVFS_POLL14(x)       ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_SW_DVFS_POLL13(x)       ( (x) << 20 & (BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_SW_DVFS_POLL12(x)       ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_SW_DVFS_POLL11(x)       ( (x) << 12 & (BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_SW_DVFS_POLL10(x)       ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_SW_DVFS_POLL9(x)        ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_SW_DVFS_POLL8(x)        ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_SRAM1_DVFS_STATE_DBG0, [0x64940FBC] */
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_JUDGE_VOLTAGE(x)        ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_CURRENT_VOLTAGE(x)      ( (x) << 20 & (BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_DVFS_CNT(x)             ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)|BIT(16)|BIT(17)|BIT(18)|BIT(19)) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_DVFS_STATE(x)           ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_SRAM1_DVFS_STATE_DBG1, [0x64940FC0] */
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_TUNE_VOLTAGE(x)         ( (x) << 16 & (0xFFFF0000) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_PRE_CURRENT_VOLTAGE(x)  ( (x) << 12 & (BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_DVFS_VOLTAGE(x)         ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_PRE_VOTE_VOLTAGE(x)     ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_VOTE_VOLTAGE(x)         ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_SRAM1_DVFS_STATE_DBG2, [0x64940FC4] */
#define BIT_TOP_DVFS_APB_SRAM1_VOLTAGE_MEET                 ( BIT(0) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_SRAM1_STEP_TUNE_CFG, [0x64940FC8] */
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_STEP_TUNE_EN            ( BIT(4) )
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_STEP_VOLTAGE(x)         ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_TOP_DVFS_APB_DCDC_SRAM1_DVFS_CNT, [0x64940FCC] */
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_TUNE_CNT(x)             ( (x) )

/* bits definitions for REG_TOP_DVFS_APB_SRAM1OVER_VOL_INT_RAW, [0x64940FD0] */
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_OVER_VOL_INT_RAW(x)     ( (x) )

/* bits definitions for REG_TOP_DVFS_APB_SRAM1_INT_REQ_DVFS_TOP_RAW, [0x64940FD4] */
#define BIT_TOP_DVFS_APB_DCDC_SRAM1_INT_REQ_DVFS_TOP_RAW(x) ( (x) )

/* bits definitions for REG_TOP_DVFS_APB_TOP_DVFS_CLK_APCPU_CGM_EN_CFG, [0x64940FD8] */
#define BIT_TOP_DVFS_APB_TOP_DVFS_CLK_APCPU_CGM_EN          ( BIT(0) )

/* vars definitions for controller CTL_TOP_DVFS_APB */


#endif /* __TOP_DVFS_APB_H____ */
