
IEEE 695 OMF Linker Version 6.25 (11121301)
Copyright (C) 1999-2008 Zilog, Inc. All Rights Reserved

LINK MAP:

DATE:      Fri Aug 29 15:35:37 2014
PROCESSOR: assembler
FILES:     C:\PROG~FBU\ZiLOG\ZDSI~ZZT.1\lib\zilog\vectors16.obj
           C:\PROG~FBU\ZiLOG\ZDSI~ZZT.1\lib\zilog\init_params_f93.obj
           C:\PROG~FBU\ZiLOG\ZDSI~ZZT.1\lib\zilog\cstartup.obj
           .\zsldevinit.obj
           .\main.obj             .\skeelib.obj          
           .\lib_ay-3-8912.obj
           .\framebuffer.obj
           C:\PROG~FBU\ZiLOG\ZDSI~ZZT.1\lib\std\chelpD.lib
           C:\PROG~FBU\ZiLOG\ZDSI~ZZT.1\lib\std\crtD.lib
           C:\PROG~FBU\ZiLOG\ZDSI~ZZT.1\lib\std\crtSD.lib
           C:\PROG~FBU\ZiLOG\ZDSI~ZZT.1\lib\std\nokernelD.lib
           C:\PROG~FBU\ZiLOG\ZDSI~ZZT.1\lib\zilog\gpioD.lib
           C:\PROG~FBU\ZiLOG\ZDSI~ZZT.1\lib\zilog\uartf93D.lib
           


COMMAND LIST:
=============
/* Linker Command File - in-ram-test Release */

/* Generated by: */
/*  ZDS II - eZ80Acclaim! 5.2.1 (Build 12102401) */
/*  IDE component: d:5.2.0:11111601 */

/* compiler options */
/* -define:NDEBUG -define:_EZ80F93 -define:_EZ80ACCLAIM! */
/* -define:ZSL_DEVINIT -define:ZSL_DEVICE_PORTD */
/* -define:_ZSL_PORT_USED -define:ZSL_DEVICE_PORTC */
/* -define:ZSL_DEVICE_UART0 -define:_ZSL_UART_USED -genprintf */
/* -NOkeepasm -keeplst -NOlist -NOlistinc -NOmodsect -optspeed */
/* -promote -NOreduceopt */
/* -stdinc:"..;C:\PROG~FBU\ZiLOG\ZDSI~ZZT.1\include\std;C:\PROG~FBU\ZiLOG\ZDSI~ZZT.1\include\zilog;$(INCLUDE)\zilog" */
/* -usrinc:"..;" -NOmultithread -padbranch -debug -cpu:eZ80F93 */
/*-asmsw:"  */
	/* -define:_EZ80ACCLAIM!=1 -define:ZSL_DEVINIT=1 */
	/* -define:ZSL_DEVICE_PORTD=1 -define:_ZSL_PORT_USED=1 */
	/* -define:ZSL_DEVICE_PORTC=1 -define:ZSL_DEVICE_UART0=1 */
	/* -define:_ZSL_UART_USED=1 */
	/* -include:"..;C:\PROG~FBU\ZiLOG\ZDSI~ZZT.1\include\std;C:\PROG~FBU\ZiLOG\ZDSI~ZZT.1\include\zilog" */
	/* -list -NOlistmac -pagelen:56 -pagewidth:80 -quiet -sdiopt -warn */
	/* -debug -NOigcase -cpu:eZ80F93" */

/* assembler options */
/* -define:_EZ80ACCLAIM!=1 -define:ZSL_DEVINIT=1 */
/* -define:ZSL_DEVICE_PORTD=1 -define:_ZSL_PORT_USED=1 */
/* -define:ZSL_DEVICE_PORTC=1 -define:ZSL_DEVICE_UART0=1 */
/* -define:_ZSL_UART_USED=1 */
/* -include:"..;C:\PROG~FBU\ZiLOG\ZDSI~ZZT.1\include\std;C:\PROG~FBU\ZiLOG\ZDSI~ZZT.1\include\zilog" */
/* -list -NOlistmac -name -pagelen:56 -pagewidth:80 -quiet -sdiopt */
/* -warn -debug -NOigcase -cpu:eZ80F93 */

-FORMAT=OMF695,INTEL32
-map -maxhexlen=64 -quiet -warnoverlap -xref -unresolved=fatal
-sort NAME=ascending -warn -debug -NOigcase

RANGE ROM $000000 : $00FFFF
RANGE RAM $B7F000 : $B7FFFF
RANGE EXTIO $000000 : $00FFFF
RANGE INTIO $000000 : $0000FF

CHANGE STRSECT is ROM

ORDER .RESET,.IVECTS,.STARTUP,CODE,DATA
COPY DATA ROM

DEFINE __low_romdata = copy base of DATA
DEFINE __low_data = base of DATA
DEFINE __len_data = length of DATA
DEFINE __low_bss = base of BSS
DEFINE __len_bss = length of BSS
DEFINE __stack = highaddr of RAM + 1
DEFINE __heaptop = highaddr of RAM
DEFINE __heapbot = top of RAM + 1
DEFINE __low_romcode = copy base of CODE
DEFINE __low_code = base of CODE
DEFINE __len_code = length of CODE
DEFINE __copy_code_to_ram = 0
DEFINE __crtl = 1
DEFINE __CS0_LBR_INIT_PARAM = $0c
DEFINE __CS0_UBR_INIT_PARAM = $0d
DEFINE __CS0_CTL_INIT_PARAM = $28
DEFINE __CS0_BMC_INIT_PARAM = $00
DEFINE __CS1_LBR_INIT_PARAM = $1c
DEFINE __CS1_UBR_INIT_PARAM = $1d
DEFINE __CS1_CTL_INIT_PARAM = $e8
DEFINE __CS1_BMC_INIT_PARAM = $00
DEFINE __CS2_LBR_INIT_PARAM = $2c
DEFINE __CS2_UBR_INIT_PARAM = $2c
DEFINE __CS2_CTL_INIT_PARAM = $e8
DEFINE __CS2_BMC_INIT_PARAM = $00
DEFINE __CS3_LBR_INIT_PARAM = $03
DEFINE __CS3_UBR_INIT_PARAM = $03
DEFINE __CS3_CTL_INIT_PARAM = $18
DEFINE __CS3_BMC_INIT_PARAM = $82
DEFINE __RAM_CTL_INIT_PARAM = $80
DEFINE __RAM_ADDR_U_INIT_PARAM = $B7
DEFINE __FLASH_CTL_INIT_PARAM = $28
DEFINE __FLASH_ADDR_U_INIT_PARAM = $00

define _SYS_CLK_FREQ = 20000000

define _zsl_g_clock_xdefine = 20000000

"Y:\archive\devo\projects\zikzak\zik80\ez80-f93-assorted-tests\Release\in-ram-test"=  C:\PROG~FBU\ZiLOG\ZDSI~ZZT.1\lib\zilog\vectors16.obj,  C:\PROG~FBU\ZiLOG\ZDSI~ZZT.1\lib\zilog\init_params_f93.obj,  C:\PROG~FBU\ZiLOG\ZDSI~ZZT.1\lib\zilog\cstartup.obj,  .\zsldevinit.obj,  .\main.obj,  .\skeelib.obj,  .\lib_ay-3-8912.obj,  .\framebuffer.obj,  C:\PROG~FBU\ZiLOG\ZDSI~ZZT.1\lib\std\chelpD.lib,  C:\PROG~FBU\ZiLOG\ZDSI~ZZT.1\lib\std\crtD.lib,  C:\PROG~FBU\ZiLOG\ZDSI~ZZT.1\lib\std\crtSD.lib,  C:\PROG~FBU\ZiLOG\ZDSI~ZZT.1\lib\std\nokernelD.lib,  C:\PROG~FBU\ZiLOG\ZDSI~ZZT.1\lib\zilog\gpioD.lib,  C:\PROG~FBU\ZiLOG\ZDSI~ZZT.1\lib\zilog\uartf93D.lib


SPACE ALLOCATION:
=================

Space                     Base         Top      Size      Used    Unused
------------------ ----------- ----------- --------- --------- ---------
RAM                   D:B7F000    D:B7F31C     1000H      31DH      CE3H
                                          (     4096       797      3299)
ROM                     C:0000      C:1C67    10000H     1BE0H     E420H
                                          (    65536      7136     58400)


SEGMENTS WITHIN SPACE:
======================

RAM                Type                Base        Top         Size
------------------ ------------------- ----------- ----------- ---------
BSS                normal data            D:B7F288    D:B7F31C       95h
DATA               normal data            D:B7F000    D:B7F1C7      1c8h
IVJMPTBL           normal data            D:B7F1C8    D:B7F287       c0h


ROM                Type                Base        Top         Size
------------------ ------------------- ----------- ----------- ---------
.IVECTS            normal data              C:0100      C:021F      120h
.RESET             normal data              C:0000      C:006A       6bh
.STARTUP           normal data              C:0220      C:03BE      19fh
CODE               normal data              C:03BF      C:1A9F     16e1h
DATA               * segment copy *         C:1AA0      C:1C67      1c8h
STRSECT            normal data              C:0076      C:0077        2h
TEXT               normal data              C:006B      C:0075        bh

SEGMENTS WITHIN MODULES:
========================

Module: ..\..\EZ80~P1U\FRAMEBUFFER.C (File: framebuffer.obj) Version: 1:0 08/29/2014 14:37:40

    Name                                        Base        Top      Size
    --------------------------------------- ----------- ----------- ---------
    Segment: CODE                                C:09BF      C:0E53      495h


Module: ..\..\EZ80~P1U\LIB_AY-3-8912.C (File: lib_ay-3-8912.obj) Version: 1:0 08/29/2014 14:37:40

    Name                                        Base        Top      Size
    --------------------------------------- ----------- ----------- ---------
    Segment: CODE                                C:0776      C:09BE      249h
    Segment: DATA                              D:B7F006    D:B7F1BF      1bah


Module: ..\..\EZ80~P1U\MAIN.C (File: main.obj) Version: 1:0 08/29/2014 15:35:37

    Name                                        Base        Top      Size
    --------------------------------------- ----------- ----------- ---------
    Segment: CODE                                C:041E      C:05FF      1e2h
    Segment: STRSECT                             C:0076      C:0077        2h


Module: ..\..\EZ80~P1U\SKEELIB.C (File: skeelib.obj) Version: 1:0 08/29/2014 14:37:39

    Name                                        Base        Top      Size
    --------------------------------------- ----------- ----------- ---------
    Segment: CODE                                C:0600      C:0775      176h
    Segment: TEXT                                C:006B      C:0075        bh


Module: ..\SRC\GPIO\COMMON\CLOSEPORTC.C (Library: gpioD.lib) Version: 1:0 10/18/2012 09:50:22

    Name                                        Base        Top      Size
    --------------------------------------- ----------- ----------- ---------
    Segment: CODE                                C:0EC3      C:0EDD       1bh


Module: ..\SRC\GPIO\COMMON\CLOSEPORTD.C (Library: gpioD.lib) Version: 1:0 10/18/2012 09:50:22

    Name                                        Base        Top      Size
    --------------------------------------- ----------- ----------- ---------
    Segment: CODE                                C:0EE4      C:0EFE       1bh


Module: ..\SRC\GPIO\COMMON\CONTROLPORTC.C (Library: gpioD.lib) Version: 1:0 10/18/2012 09:50:23

    Name                                        Base        Top      Size
    --------------------------------------- ----------- ----------- ---------
    Segment: CODE                                C:13BE      C:13F8       3bh


Module: ..\SRC\GPIO\COMMON\CONTROLPORTD.C (Library: gpioD.lib) Version: 1:0 10/18/2012 09:50:23

    Name                                        Base        Top      Size
    --------------------------------------- ----------- ----------- ---------
    Segment: CODE                                C:1436      C:1470       3bh


Module: ..\SRC\GPIO\COMMON\OPENPORTC.C (Library: gpioD.lib) Version: 1:0 10/18/2012 09:50:24

    Name                                        Base        Top      Size
    --------------------------------------- ----------- ----------- ---------
    Segment: CODE                                C:1381      C:13BD       3dh


Module: ..\SRC\GPIO\COMMON\OPENPORTD.C (Library: gpioD.lib) Version: 1:0 10/18/2012 09:50:24

    Name                                        Base        Top      Size
    --------------------------------------- ----------- ----------- ---------
    Segment: CODE                                C:13F9      C:1435       3dh


Module: ..\SRC\GPIO\COMMON\SETMODEPORTD.C (Library: gpioD.lib) Version: 1:0 10/18/2012 09:50:25

    Name                                        Base        Top      Size
    --------------------------------------- ----------- ----------- ---------
    Segment: CODE                                C:10C7      C:1345      27fh


Module: ..\SRC\UART\COMMON\CLOSEUART0.C (Library: uartf93D.lib) Version: 1:0 10/18/2012 09:51:36

    Name                                        Base        Top      Size
    --------------------------------------- ----------- ----------- ---------
    Segment: CODE                                C:1597      C:15CE       38h


Module: ..\SRC\UART\COMMON\CONTROLUART0.C (Library: uartf93D.lib) Version: 1:0 10/18/2012 09:51:36

    Name                                        Base        Top      Size
    --------------------------------------- ----------- ----------- ---------
    Segment: BSS                               D:B7F308    D:B7F31B       14h
    Segment: CODE                                C:0F66      C:10B1      14ch
    Segment: DATA                              D:B7F1C0    D:B7F1C3        4h


Module: ..\SRC\UART\COMMON\FIFOADD.C (Library: uartf93D.lib) Version: 1:0 10/18/2012 09:51:37

    Name                                        Base        Top      Size
    --------------------------------------- ----------- ----------- ---------
    Segment: CODE                                C:1741      C:179B       5bh


Module: ..\SRC\UART\COMMON\FIFOEMPTY.C (Library: uartf93D.lib) Version: 1:0 10/18/2012 09:51:37

    Name                                        Base        Top      Size
    --------------------------------------- ----------- ----------- ---------
    Segment: CODE                                C:171F      C:1740       22h


Module: ..\SRC\UART\COMMON\FIFOFULL.C (Library: uartf93D.lib) Version: 1:0 10/18/2012 09:51:37

    Name                                        Base        Top      Size
    --------------------------------------- ----------- ----------- ---------
    Segment: CODE                                C:1A4F      C:1A9F       51h


Module: ..\SRC\UART\COMMON\FIFOGET0.C (Library: uartf93D.lib) Version: 1:0 10/18/2012 09:51:37

    Name                                        Base        Top      Size
    --------------------------------------- ----------- ----------- ---------
    Segment: CODE                                C:1856      C:190F       bah


Module: ..\SRC\UART\COMMON\FLUSHUART0.C (Library: uartf93D.lib) Version: 1:0 10/18/2012 09:51:37

    Name                                        Base        Top      Size
    --------------------------------------- ----------- ----------- ---------
    Segment: CODE                                C:14C8      C:152F       68h


Module: ..\SRC\UART\COMMON\ISRUART0.C (Library: uartf93D.lib) Version: 1:0 10/18/2012 09:51:38

    Name                                        Base        Top      Size
    --------------------------------------- ----------- ----------- ---------
    Segment: BSS                               D:B7F31C    D:B7F31C        1h
    Segment: CODE                                C:15CF      C:171E      150h


Module: ..\SRC\UART\COMMON\OPENUART0.C (Library: uartf93D.lib) Version: 1:0 10/18/2012 09:51:38

    Name                                        Base        Top      Size
    --------------------------------------- ----------- ----------- ---------
    Segment: CODE                                C:0EFF      C:0F65       67h


Module: ..\SRC\UART\COMMON\WRITEUART0.C (Library: uartf93D.lib) Version: 1:0 10/18/2012 09:51:42

    Name                                        Base        Top      Size
    --------------------------------------- ----------- ----------- ---------
    Segment: CODE                                C:1918      C:19BD       a6h


Module: .\boot\common\cstartup.asm (File: cstartup.obj) Version: 1:0 10/18/2012 09:49:05

    Name                                        Base        Top      Size
    --------------------------------------- ----------- ----------- ---------
    Segment: .STARTUP                            C:0371      C:03BE       4eh
    Segment: DATA                              D:B7F000    D:B7F002        3h


Module: .\boot\common\vectors16.asm (File: vectors16.obj) Version: 1:0 10/18/2012 09:49:06

    Name                                        Base        Top      Size
    --------------------------------------- ----------- ----------- ---------
    Segment: .IVECTS                             C:0100      C:021F      120h
    Segment: .RESET                              C:0000      C:006A       6bh
    Segment: .STARTUP                            C:0220      C:028B       6ch
    Segment: IVJMPTBL                          D:B7F1C8    D:B7F287       c0h


Module: .\boot\eZ80F93\init_params_f93.asm (File: init_params_f93.obj) Version: 1:0 10/18/2012 09:49:06

    Name                                        Base        Top      Size
    --------------------------------------- ----------- ----------- ---------
    Segment: .STARTUP                            C:028C      C:0370       e5h


Module: .\rtl\common\iand.asm (Library: chelpD.lib) Version: 1:0 10/18/2012 09:49:49

    Name                                        Base        Top      Size
    --------------------------------------- ----------- ----------- ---------
    Segment: CODE                                C:19C7      C:19E1       1bh


Module: .\rtl\common\icmpzero.asm (Library: chelpD.lib) Version: 1:0 10/18/2012 09:49:54

    Name                                        Base        Top      Size
    --------------------------------------- ----------- ----------- ---------
    Segment: CODE                                C:154B      C:1556        ch


Module: .\rtl\common\idivs.asm (Library: chelpD.lib) Version: 1:0 10/18/2012 09:49:49

    Name                                        Base        Top      Size
    --------------------------------------- ----------- ----------- ---------
    Segment: CODE                                C:1557      C:158F       39h


Module: .\rtl\common\idivu.asm (Library: chelpD.lib) Version: 1:0 10/18/2012 09:49:49

    Name                                        Base        Top      Size
    --------------------------------------- ----------- ----------- ---------
    Segment: CODE                                C:1471      C:1491       21h


Module: .\rtl\common\ineg.asm (Library: chelpD.lib) Version: 1:0 10/18/2012 09:49:49

    Name                                        Base        Top      Size
    --------------------------------------- ----------- ----------- ---------
    Segment: CODE                                C:0E54      C:0E5C        9h


Module: .\rtl\common\irems.asm (Library: chelpD.lib) Version: 1:0 10/18/2012 09:49:49

    Name                                        Base        Top      Size
    --------------------------------------- ----------- ----------- ---------
    Segment: CODE                                C:0E82      C:0EB9       38h


Module: .\rtl\common\iremu.asm (Library: chelpD.lib) Version: 1:0 10/18/2012 09:49:49

    Name                                        Base        Top      Size
    --------------------------------------- ----------- ----------- ---------
    Segment: CODE                                C:0EBA      C:0EC2        9h


Module: .\rtl\common\ishl.asm (Library: chelpD.lib) Version: 1:0 10/18/2012 09:49:49

    Name                                        Base        Top      Size
    --------------------------------------- ----------- ----------- ---------
    Segment: CODE                                C:1844      C:1855       12h


Module: .\rtl\common\ishrs.asm (Library: chelpD.lib) Version: 1:0 10/18/2012 09:49:49

    Name                                        Base        Top      Size
    --------------------------------------- ----------- ----------- ---------
    Segment: CODE                                C:0E5D      C:0E81       25h


Module: .\rtl\common\itol.asm (Library: chelpD.lib) Version: 1:0 10/18/2012 09:49:49

    Name                                        Base        Top      Size
    --------------------------------------- ----------- ----------- ---------
    Segment: CODE                                C:1590      C:1596        7h


Module: .\rtl\common\ixor.asm (Library: chelpD.lib) Version: 1:0 10/18/2012 09:49:49

    Name                                        Base        Top      Size
    --------------------------------------- ----------- ----------- ---------
    Segment: CODE                                C:1530      C:154A       1bh


Module: .\rtl\common\ladd.asm (Library: chelpD.lib) Version: 1:0 10/18/2012 09:49:49

    Name                                        Base        Top      Size
    --------------------------------------- ----------- ----------- ---------
    Segment: CODE                                C:180D      C:1821       15h


Module: .\rtl\common\land.asm (Library: chelpD.lib) Version: 1:0 10/18/2012 09:49:49

    Name                                        Base        Top      Size
    --------------------------------------- ----------- ----------- ---------
    Segment: CODE                                C:19BE      C:19C6        9h


Module: .\rtl\common\lcmpu.asm (Library: chelpD.lib) Version: 1:0 10/18/2012 09:49:49

    Name                                        Base        Top      Size
    --------------------------------------- ----------- ----------- ---------
    Segment: CODE                                C:179C      C:17B1       16h


Module: .\rtl\common\ldivu.asm (Library: chelpD.lib) Version: 1:0 10/18/2012 09:49:50

    Name                                        Base        Top      Size
    --------------------------------------- ----------- ----------- ---------
    Segment: CODE                                C:1492      C:14C7       36h


Module: .\rtl\common\lmulu.asm (Library: chelpD.lib) Version: 1:0 10/18/2012 09:49:50

    Name                                        Base        Top      Size
    --------------------------------------- ----------- ----------- ---------
    Segment: CODE                                C:19E2      C:1A4E       6dh


Module: .\rtl\common\lshru.asm (Library: chelpD.lib) Version: 1:0 10/18/2012 09:49:50

    Name                                        Base        Top      Size
    --------------------------------------- ----------- ----------- ---------
    Segment: CODE                                C:1822      C:1843       22h


Module: .\RTL\COMMON\RAND.C (Library: crtD.lib) Version: 1:0 10/18/2012 09:49:11

    Name                                        Base        Top      Size
    --------------------------------------- ----------- ----------- ---------
    Segment: CODE                                C:17BF      C:180C       4eh
    Segment: DATA                              D:B7F1C4    D:B7F1C7        4h


Module: .\rtl\common\scmpzero.asm (Library: chelpD.lib) Version: 1:0 10/18/2012 09:49:54

    Name                                        Base        Top      Size
    --------------------------------------- ----------- ----------- ---------
    Segment: CODE                                C:17B2      C:17BE        dh


Module: .\rtl\common\seqcaseD.asm (Library: chelpD.lib) Version: 1:0 10/18/2012 09:49:55

    Name                                        Base        Top      Size
    --------------------------------------- ----------- ----------- ---------
    Segment: CODE                                C:1346      C:1380       3bh


Module: .\rtl\common\sshru.asm (Library: chelpD.lib) Version: 1:0 10/18/2012 09:49:51

    Name                                        Base        Top      Size
    --------------------------------------- ----------- ----------- ---------
    Segment: CODE                                C:10B2      C:10C6       15h


Module: .\rtl\common\stoi.asm (Library: chelpD.lib) Version: 1:0 10/18/2012 09:49:51

    Name                                        Base        Top      Size
    --------------------------------------- ----------- ----------- ---------
    Segment: CODE                                C:1910      C:1917        8h


Module: .\rtl\common\stoiu.asm (Library: chelpD.lib) Version: 1:0 10/18/2012 09:49:51

    Name                                        Base        Top      Size
    --------------------------------------- ----------- ----------- ---------
    Segment: CODE                                C:0EDE      C:0EE3        6h


Module: Y:\archive\devo\projects\zikzak\zik80\EZ80~P1U\zsldevinit.asm (File: zsldevinit.obj) Version: 1:0 08/29/2014 14:37:39

    Name                                        Base        Top      Size
    --------------------------------------- ----------- ----------- ---------
    Segment: BSS                               D:B7F288    D:B7F307       80h
    Segment: CODE                                C:03BF      C:041D       5fh
    Segment: DATA                              D:B7F003    D:B7F005        3h

EXTERNAL DEFINITIONS:
=====================

Symbol                             Address   Module          Segment
-------------------------------- ----------- --------------- --------------------------------
__1st_jump_table                      C:0160 vectors16       .IVECTS                         
__2nd_jump_table                    D:B7F1C8 vectors16       IVJMPTBL                        
__c_startup                           C:0371 cstartup        .STARTUP                        
__close_periphdevice                  C:0411 zsldevinit      CODE                            
__copy_code_to_ram                  00000000 (User Defined)
__crtl                              00000001 (User Defined)
__CS0_BMC_INIT_PARAM                00000000 (User Defined)
__CS0_CTL_INIT_PARAM                00000028 (User Defined)
__CS0_LBR_INIT_PARAM                0000000C (User Defined)
__CS0_UBR_INIT_PARAM                0000000D (User Defined)
__CS1_BMC_INIT_PARAM                00000000 (User Defined)
__CS1_CTL_INIT_PARAM                000000E8 (User Defined)
__CS1_LBR_INIT_PARAM                0000001C (User Defined)
__CS1_UBR_INIT_PARAM                0000001D (User Defined)
__CS2_BMC_INIT_PARAM                00000000 (User Defined)
__CS2_CTL_INIT_PARAM                000000E8 (User Defined)
__CS2_LBR_INIT_PARAM                0000002C (User Defined)
__CS2_UBR_INIT_PARAM                0000002C (User Defined)
__CS3_BMC_INIT_PARAM                00000082 (User Defined)
__CS3_CTL_INIT_PARAM                00000018 (User Defined)
__CS3_LBR_INIT_PARAM                00000003 (User Defined)
__CS3_UBR_INIT_PARAM                00000003 (User Defined)
__cstartup                            C:0001 cstartup        CODE                            
__default_mi_handler                  C:0224 vectors16       .STARTUP                        
__default_nmi_handler                 C:0222 vectors16       .STARTUP                        
__exit                                C:0367 init_params_f93 .STARTUP                        
__FLASH_ADDR_U_INIT_PARAM           00000000 (User Defined)
__FLASH_CTL_INIT_PARAM              00000028 (User Defined)
__heapbot                           00B7F31D (User Defined)
__heaptop                           00B7FFFF (User Defined)
__iand                                C:19C7 iand            CODE                            
__icmpzero                            C:154B icmpzero        CODE                            
__idivs                               C:1557 idivs           CODE                            
__idivu                               C:1471 idivu           CODE                            
__idvrmu                              C:147B idivu           CODE                            
__ineg                                C:0E54 ineg            CODE                            
__init                                C:028C init_params_f93 .STARTUP                        
__init_default_vectors                C:0227 vectors16       .STARTUP                        
__irems                               C:0E82 irems           CODE                            
__iremu                               C:0EBA iremu           CODE                            
__ishl                                C:184C ishl            CODE                            
__ishl_b                              C:1844 ishl            CODE                            
__ishrs                               C:0E65 ishrs           CODE                            
__ishrs_b                             C:0E5D ishrs           CODE                            
__itol                                C:1590 itol            CODE                            
__ixor                                C:1530 ixor            CODE                            
__ladd                                C:181C ladd            CODE                            
__ladd_b                              C:180D ladd            CODE                            
__land                                C:19BE land            CODE                            
__lcmps                               C:179C lcmpu           CODE                            
__lcmpu                               C:179C lcmpu           CODE                            
__ldivu                               C:1492 ldivu           CODE                            
__ldvrmu                              C:14A4 ldivu           CODE                            
__len_bss                           00000095 (User Defined)
__len_code                          000016E1 (User Defined)
__len_data                          000001C8 (User Defined)
__lmuls                               C:19E2 lmulu           CODE                            
__lmulu                               C:19E2 lmulu           CODE                            
__low_bss                           00B7F288 (User Defined)
__low_code                          000003BF (User Defined)
__low_data                          00B7F000 (User Defined)
__low_romcode                       00000000 (User Defined)
__low_romdata                       00001AA0 (User Defined)
__lshru                               C:1822 lshru           CODE                            
__next                              D:B7F1C4 RAND            DATA                            
__nvectors                            C:0220 vectors16       .STARTUP                        
__open_periphdevice                   C:03BF zsldevinit      CODE                            
__RAM_ADDR_U_INIT_PARAM             000000B7 (User Defined)
__RAM_CTL_INIT_PARAM                00000080 (User Defined)
__scmpzero                            C:17B2 scmpzero        CODE                            
__seqcaseD                            C:1346 seqcaseD        CODE                            
__set_vector                          C:0256 vectors16       .STARTUP                        
__sneg                                C:0E54 ineg            CODE                            
__sshru                               C:10BA sshru           CODE                            
__sshru_b                             C:10B2 sshru           CODE                            
__stack                             00B80000 (User Defined)
__stoi                                C:1910 stoi            CODE                            
__stoiu                               C:0EDE stoiu           CODE                            
__vector_table                        C:0100 vectors16       .IVECTS                         
_abort                                C:0367 init_params_f93 .STARTUP                        
_ay_set_chA                           C:08D6 LIB_AY-3-8912   CODE                            
_ay_set_chB                           C:0926 LIB_AY-3-8912   CODE                            
_ay_write                             C:0976 LIB_AY-3-8912   CODE                            
_close_periphdevice                   C:0411 zsldevinit      CODE                            
_close_PortC                          C:0EC3 CLOSEPORTC      CODE                            
_close_PortD                          C:0EE4 CLOSEPORTD      CODE                            
_close_UART0                          C:1597 CLOSEUART0      CODE                            
_control_PortC                        C:13BE CONTROLPORTC    CODE                            
_control_PortD                        C:1436 CONTROLPORTD    CODE                            
_control_UART0                        C:0F66 CONTROLUART0    CODE                            
_delay_ms_spin                        C:0718 SKEELIB         CODE                            
_errno                              D:B7F000 cstartup        DATA                            
_exit                                 C:0367 init_params_f93 .STARTUP                        
_fb_render_rect_filled                C:09E6 FRAMEBUFFER     CODE                            
_FifoAdd                              C:1741 FIFOADD         CODE                            
_FifoEmpty                            C:171F FIFOEMPTY       CODE                            
_FifoFull                             C:1A4F FIFOFULL        CODE                            
_FifoGet0                             C:1856 FIFOGET0        CODE                            
_flush_UART0                          C:14C8 FLUSHUART0      CODE                            
_g_clock0                           D:B7F1C0 CONTROLUART0    DATA                            
_g_fifosize                         D:B7F003 zsldevinit      DATA                            
_g_HWflowctl_UART0                  D:B7F31A CONTROLUART0    BSS                             
_g_mode_UART0                       D:B7F31B CONTROLUART0    BSS                             
_g_recverr0                         D:B7F31C ISRUART0        BSS                             
_g_RxBuffer_UART0                   D:B7F288 zsldevinit      BSS                             
_g_RxFIFO_UART0                     D:B7F311 CONTROLUART0    BSS                             
_g_TxBuffer_UART0                   D:B7F2C8 zsldevinit      BSS                             
_g_TxFIFO_UART0                     D:B7F308 CONTROLUART0    BSS                             
_init_default_vectors                 C:0227 vectors16       .STARTUP                        
_isr_uart0                            C:15CF ISRUART0        CODE                            
_lame_itoa                            C:0627 SKEELIB         CODE                            
_lame_randrange8                      C:0749 SKEELIB         CODE                            
_lame_strlen                          C:06E8 SKEELIB         CODE                            
_main                                 C:0445 MAIN            CODE                            
_open_periphdevice                    C:03BF zsldevinit      CODE                            
_open_PortC                           C:1381 OPENPORTC       CODE                            
_open_PortD                           C:13F9 OPENPORTD       CODE                            
_open_UART0                           C:0EFF OPENUART0       CODE                            
_rand                                 C:17BF RAND            CODE                            
_reset                                C:0000 vectors16       .RESET                          
_set_vector                           C:0256 vectors16       .STARTUP                        
_setmode_PortD                        C:10C7 SETMODEPORTD    CODE                            
_song                               D:B7F108 LIB_AY-3-8912   DATA                            
_SYS_CLK_FREQ                       01312D00 (User Defined)
_SysClkFreq                           C:036D init_params_f93 .STARTUP                        
_tp                                 D:B7F006 LIB_AY-3-8912   DATA                            
_write_UART0                          C:1918 WRITEUART0      CODE                            
_ym_play_demo                         C:079D LIB_AY-3-8912   CODE                            
_zl_render_blit32                     C:0C82 FRAMEBUFFER     CODE                            
_zl_render_blit8                      C:0D81 FRAMEBUFFER     CODE                            
_zl_render_line                       C:0A58 FRAMEBUFFER     CODE                            
_zsl_g_clock_xdefine                01312D00 (User Defined)

132 external symbol(s).

SYMBOL CROSS REFERENCE:
=======================
Name                              Use         Module
--------------------------------- ----------- -------------------------
__1st_jump_table                  Defined     .\boot\common\vectors16.asm
__2nd_jump_table                  Defined     .\boot\common\vectors16.asm
__c_startup                       Defined     .\boot\common\cstartup.asm
                                  Referenced  .\boot\eZ80F93\init_params_f93.asm
__close_periphdevice              Defined     Y:\archive\devo\projects\zikzak\zik80\EZ80~P1U\zsldevinit.asm
                                  Referenced  .\boot\eZ80F93\init_params_f93.asm
__copy_code_to_ram                Defined     LINKER
                                  Referenced  .\boot\common\cstartup.asm
__crtl                            Defined     LINKER
__CS0_BMC_INIT_PARAM              Defined     LINKER
                                  Referenced  .\boot\eZ80F93\init_params_f93.asm
__CS0_CTL_INIT_PARAM              Defined     LINKER
                                  Referenced  .\boot\eZ80F93\init_params_f93.asm
__CS0_LBR_INIT_PARAM              Defined     LINKER
                                  Referenced  .\boot\eZ80F93\init_params_f93.asm
__CS0_UBR_INIT_PARAM              Defined     LINKER
                                  Referenced  .\boot\eZ80F93\init_params_f93.asm
__CS1_BMC_INIT_PARAM              Defined     LINKER
                                  Referenced  .\boot\eZ80F93\init_params_f93.asm
__CS1_CTL_INIT_PARAM              Defined     LINKER
                                  Referenced  .\boot\eZ80F93\init_params_f93.asm
__CS1_LBR_INIT_PARAM              Defined     LINKER
                                  Referenced  .\boot\eZ80F93\init_params_f93.asm
__CS1_UBR_INIT_PARAM              Defined     LINKER
                                  Referenced  .\boot\eZ80F93\init_params_f93.asm
__CS2_BMC_INIT_PARAM              Defined     LINKER
                                  Referenced  .\boot\eZ80F93\init_params_f93.asm
__CS2_CTL_INIT_PARAM              Defined     LINKER
                                  Referenced  .\boot\eZ80F93\init_params_f93.asm
__CS2_LBR_INIT_PARAM              Defined     LINKER
                                  Referenced  .\boot\eZ80F93\init_params_f93.asm
__CS2_UBR_INIT_PARAM              Defined     LINKER
                                  Referenced  .\boot\eZ80F93\init_params_f93.asm
__CS3_BMC_INIT_PARAM              Defined     LINKER
                                  Referenced  .\boot\eZ80F93\init_params_f93.asm
__CS3_CTL_INIT_PARAM              Defined     LINKER
                                  Referenced  .\boot\eZ80F93\init_params_f93.asm
__CS3_LBR_INIT_PARAM              Defined     LINKER
                                  Referenced  .\boot\eZ80F93\init_params_f93.asm
__CS3_UBR_INIT_PARAM              Defined     LINKER
                                  Referenced  .\boot\eZ80F93\init_params_f93.asm
__cstartup                        Defined     .\boot\common\cstartup.asm
                                  Referenced  .\boot\eZ80F93\init_params_f93.asm
__default_mi_handler              Defined     .\boot\common\vectors16.asm
__default_nmi_handler             Defined     .\boot\common\vectors16.asm
__exit                            Defined     .\boot\eZ80F93\init_params_f93.asm
__FLASH_ADDR_U_INIT_PARAM         Defined     LINKER
                                  Referenced  .\boot\eZ80F93\init_params_f93.asm
__FLASH_CTL_INIT_PARAM            Defined     LINKER
                                  Referenced  .\boot\eZ80F93\init_params_f93.asm
__heapbot                         Defined     LINKER
__heaptop                         Defined     LINKER
__iand                            Defined     .\rtl\common\iand.asm
                                  Referenced  .\rtl\common\land.asm
__icmpzero                        Defined     .\rtl\common\icmpzero.asm
                                  Referenced  ..\SRC\UART\COMMON\OPENUART0.C
                                  Referenced  ..\SRC\GPIO\COMMON\OPENPORTC.C
                                  Referenced  ..\SRC\GPIO\COMMON\OPENPORTD.C
                                  Referenced  ..\SRC\UART\COMMON\WRITEUART0.C
__idivs                           Defined     .\rtl\common\idivs.asm
                                  Referenced  ..\..\EZ80~P1U\SKEELIB.C
__idivu                           Defined     .\rtl\common\idivu.asm
                                  Referenced  .\rtl\common\idivs.asm
__idvrmu                          Defined     .\rtl\common\idivu.asm
                                  Referenced  .\rtl\common\iremu.asm
__ineg                            Defined     .\rtl\common\ineg.asm
                                  Referenced  ..\..\EZ80~P1U\SKEELIB.C
__init                            Defined     .\boot\eZ80F93\init_params_f93.asm
                                  Referenced  .\boot\common\vectors16.asm
__init_default_vectors            Defined     .\boot\common\vectors16.asm
                                  Referenced  .\boot\eZ80F93\init_params_f93.asm
__irems                           Defined     .\rtl\common\irems.asm
                                  Referenced  ..\..\EZ80~P1U\SKEELIB.C
__iremu                           Defined     .\rtl\common\iremu.asm
                                  Referenced  .\rtl\common\irems.asm
__ishl                            Defined     .\rtl\common\ishl.asm
__ishl_b                          Defined     .\rtl\common\ishl.asm
                                  Referenced  ..\..\EZ80~P1U\FRAMEBUFFER.C
__ishrs                           Defined     .\rtl\common\ishrs.asm
__ishrs_b                         Defined     .\rtl\common\ishrs.asm
                                  Referenced  ..\..\EZ80~P1U\LIB_AY-3-8912.C
                                  Referenced  ..\..\EZ80~P1U\FRAMEBUFFER.C
__itol                            Defined     .\rtl\common\itol.asm
                                  Referenced  ..\SRC\UART\COMMON\CONTROLUART0.C
__ixor                            Defined     .\rtl\common\ixor.asm
                                  Referenced  ..\SRC\GPIO\COMMON\SETMODEPORTD.C
__ladd                            Defined     .\rtl\common\ladd.asm
                                  Referenced  .\RTL\COMMON\RAND.C
__ladd_b                          Defined     .\rtl\common\ladd.asm
__land                            Defined     .\rtl\common\land.asm
                                  Referenced  .\RTL\COMMON\RAND.C
__lcmps                           Defined     .\rtl\common\lcmpu.asm
__lcmpu                           Defined     .\rtl\common\lcmpu.asm
                                  Referenced  Y:\archive\devo\projects\zikzak\zik80\EZ80~P1U\zsldevinit.asm
__ldivu                           Defined     .\rtl\common\ldivu.asm
                                  Referenced  ..\SRC\UART\COMMON\CONTROLUART0.C
__ldvrmu                          Defined     .\rtl\common\ldivu.asm
__len_bss                         Defined     LINKER
                                  Referenced  .\boot\common\cstartup.asm
__len_code                        Defined     LINKER
                                  Referenced  .\boot\common\cstartup.asm
__len_data                        Defined     LINKER
                                  Referenced  .\boot\common\cstartup.asm
__lmuls                           Defined     .\rtl\common\lmulu.asm
__lmulu                           Defined     .\rtl\common\lmulu.asm
                                  Referenced  .\RTL\COMMON\RAND.C
__low_bss                         Defined     LINKER
                                  Referenced  .\boot\common\cstartup.asm
__low_code                        Defined     LINKER
                                  Referenced  .\boot\common\cstartup.asm
__low_data                        Defined     LINKER
                                  Referenced  .\boot\common\cstartup.asm
__low_romcode                     Defined     LINKER
                                  Referenced  .\boot\common\cstartup.asm
__low_romdata                     Defined     LINKER
                                  Referenced  .\boot\common\cstartup.asm
__lshru                           Defined     .\rtl\common\lshru.asm
                                  Referenced  .\RTL\COMMON\RAND.C
__next                            Defined     .\RTL\COMMON\RAND.C
__nvectors                        Defined     .\boot\common\vectors16.asm
__open_periphdevice               Defined     Y:\archive\devo\projects\zikzak\zik80\EZ80~P1U\zsldevinit.asm
                                  Referenced  .\boot\eZ80F93\init_params_f93.asm
__RAM_ADDR_U_INIT_PARAM           Defined     LINKER
                                  Referenced  .\boot\eZ80F93\init_params_f93.asm
__RAM_CTL_INIT_PARAM              Defined     LINKER
                                  Referenced  .\boot\eZ80F93\init_params_f93.asm
__scmpzero                        Defined     .\rtl\common\scmpzero.asm
                                  Referenced  ..\..\EZ80~P1U\FRAMEBUFFER.C
__seqcaseD                        Defined     .\rtl\common\seqcaseD.asm
                                  Referenced  ..\SRC\GPIO\COMMON\SETMODEPORTD.C
__set_vector                      Defined     .\boot\common\vectors16.asm
__sneg                            Defined     .\rtl\common\ineg.asm
                                  Referenced  ..\..\EZ80~P1U\FRAMEBUFFER.C
__sshru                           Defined     .\rtl\common\sshru.asm
__sshru_b                         Defined     .\rtl\common\sshru.asm
                                  Referenced  ..\SRC\UART\COMMON\CONTROLUART0.C
__stack                           Defined     LINKER
                                  Referenced  .\boot\eZ80F93\init_params_f93.asm
__stoi                            Defined     .\rtl\common\stoi.asm
                                  Referenced  ..\..\EZ80~P1U\FRAMEBUFFER.C
__stoiu                           Defined     .\rtl\common\stoiu.asm
                                  Referenced  ..\..\EZ80~P1U\MAIN.C
                                  Referenced  ..\..\EZ80~P1U\LIB_AY-3-8912.C
                                  Referenced  ..\..\EZ80~P1U\FRAMEBUFFER.C
                                  Referenced  ..\SRC\UART\COMMON\CONTROLUART0.C
                                  Referenced  ..\SRC\UART\COMMON\FIFOADD.C
                                  Referenced  ..\SRC\UART\COMMON\FIFOGET0.C
__vector_table                    Defined     .\boot\common\vectors16.asm
_abort                            Defined     .\boot\eZ80F93\init_params_f93.asm
_ay_set_chA                       Defined     ..\..\EZ80~P1U\LIB_AY-3-8912.C
_ay_set_chB                       Defined     ..\..\EZ80~P1U\LIB_AY-3-8912.C
_ay_write                         Defined     ..\..\EZ80~P1U\LIB_AY-3-8912.C
_close_periphdevice               Defined     Y:\archive\devo\projects\zikzak\zik80\EZ80~P1U\zsldevinit.asm
_close_PortC                      Defined     ..\SRC\GPIO\COMMON\CLOSEPORTC.C
                                  Referenced  Y:\archive\devo\projects\zikzak\zik80\EZ80~P1U\zsldevinit.asm
_close_PortD                      Defined     ..\SRC\GPIO\COMMON\CLOSEPORTD.C
                                  Referenced  Y:\archive\devo\projects\zikzak\zik80\EZ80~P1U\zsldevinit.asm
_close_UART0                      Defined     ..\SRC\UART\COMMON\CLOSEUART0.C
                                  Referenced  Y:\archive\devo\projects\zikzak\zik80\EZ80~P1U\zsldevinit.asm
_control_PortC                    Defined     ..\SRC\GPIO\COMMON\CONTROLPORTC.C
                                  Referenced  ..\SRC\GPIO\COMMON\OPENPORTC.C
_control_PortD                    Defined     ..\SRC\GPIO\COMMON\CONTROLPORTD.C
                                  Referenced  ..\SRC\GPIO\COMMON\OPENPORTD.C
_control_UART0                    Defined     ..\SRC\UART\COMMON\CONTROLUART0.C
                                  Referenced  ..\SRC\UART\COMMON\OPENUART0.C
_delay_ms_spin                    Defined     ..\..\EZ80~P1U\SKEELIB.C
                                  Referenced  ..\..\EZ80~P1U\MAIN.C
                                  Referenced  ..\..\EZ80~P1U\LIB_AY-3-8912.C
_errno                            Defined     .\boot\common\cstartup.asm
_exit                             Defined     .\boot\eZ80F93\init_params_f93.asm
_fb_render_rect_filled            Defined     ..\..\EZ80~P1U\FRAMEBUFFER.C
                                  Referenced  ..\..\EZ80~P1U\MAIN.C
_FifoAdd                          Defined     ..\SRC\UART\COMMON\FIFOADD.C
                                  Referenced  ..\SRC\UART\COMMON\ISRUART0.C
                                  Referenced  ..\SRC\UART\COMMON\WRITEUART0.C
_FifoEmpty                        Defined     ..\SRC\UART\COMMON\FIFOEMPTY.C
                                  Referenced  ..\SRC\UART\COMMON\ISRUART0.C
                                  Referenced  ..\SRC\UART\COMMON\FIFOGET0.C
                                  Referenced  ..\SRC\UART\COMMON\WRITEUART0.C
_FifoFull                         Defined     ..\SRC\UART\COMMON\FIFOFULL.C
                                  Referenced  ..\SRC\UART\COMMON\ISRUART0.C
                                  Referenced  ..\SRC\UART\COMMON\FIFOADD.C
_FifoGet0                         Defined     ..\SRC\UART\COMMON\FIFOGET0.C
                                  Referenced  ..\SRC\UART\COMMON\ISRUART0.C
_flush_UART0                      Defined     ..\SRC\UART\COMMON\FLUSHUART0.C
                                  Referenced  ..\SRC\UART\COMMON\CONTROLUART0.C
                                  Referenced  ..\SRC\UART\COMMON\CLOSEUART0.C
_g_clock0                         Defined     ..\SRC\UART\COMMON\CONTROLUART0.C
                                  Referenced  Y:\archive\devo\projects\zikzak\zik80\EZ80~P1U\zsldevinit.asm
_g_fifosize                       Defined     Y:\archive\devo\projects\zikzak\zik80\EZ80~P1U\zsldevinit.asm
                                  Referenced  ..\SRC\UART\COMMON\CONTROLUART0.C
_g_HWflowctl_UART0                Defined     ..\SRC\UART\COMMON\CONTROLUART0.C
_g_mode_UART0                     Defined     ..\SRC\UART\COMMON\CONTROLUART0.C
                                  Referenced  ..\SRC\UART\COMMON\WRITEUART0.C
_g_recverr0                       Defined     ..\SRC\UART\COMMON\ISRUART0.C
                                  Referenced  ..\SRC\UART\COMMON\FIFOGET0.C
_g_RxBuffer_UART0                 Defined     Y:\archive\devo\projects\zikzak\zik80\EZ80~P1U\zsldevinit.asm
                                  Referenced  ..\SRC\UART\COMMON\CONTROLUART0.C
_g_RxFIFO_UART0                   Defined     ..\SRC\UART\COMMON\CONTROLUART0.C
                                  Referenced  ..\SRC\UART\COMMON\FLUSHUART0.C
                                  Referenced  ..\SRC\UART\COMMON\ISRUART0.C
_g_TxBuffer_UART0                 Defined     Y:\archive\devo\projects\zikzak\zik80\EZ80~P1U\zsldevinit.asm
                                  Referenced  ..\SRC\UART\COMMON\CONTROLUART0.C
_g_TxFIFO_UART0                   Defined     ..\SRC\UART\COMMON\CONTROLUART0.C
                                  Referenced  ..\SRC\UART\COMMON\FLUSHUART0.C
                                  Referenced  ..\SRC\UART\COMMON\ISRUART0.C
                                  Referenced  ..\SRC\UART\COMMON\WRITEUART0.C
_init_default_vectors             Defined     .\boot\common\vectors16.asm
                                  Referenced  Y:\archive\devo\projects\zikzak\zik80\EZ80~P1U\zsldevinit.asm
_isr_uart0                        Defined     ..\SRC\UART\COMMON\ISRUART0.C
                                  Referenced  Y:\archive\devo\projects\zikzak\zik80\EZ80~P1U\zsldevinit.asm
_lame_itoa                        Defined     ..\..\EZ80~P1U\SKEELIB.C
                                  Referenced  ..\..\EZ80~P1U\MAIN.C
_lame_randrange8                  Defined     ..\..\EZ80~P1U\SKEELIB.C
                                  Referenced  ..\..\EZ80~P1U\MAIN.C
_lame_strlen                      Defined     ..\..\EZ80~P1U\SKEELIB.C
                                  Referenced  ..\..\EZ80~P1U\MAIN.C
_main                             Defined     ..\..\EZ80~P1U\MAIN.C
                                  Referenced  .\boot\eZ80F93\init_params_f93.asm
_open_periphdevice                Defined     Y:\archive\devo\projects\zikzak\zik80\EZ80~P1U\zsldevinit.asm
_open_PortC                       Defined     ..\SRC\GPIO\COMMON\OPENPORTC.C
                                  Referenced  Y:\archive\devo\projects\zikzak\zik80\EZ80~P1U\zsldevinit.asm
_open_PortD                       Defined     ..\SRC\GPIO\COMMON\OPENPORTD.C
                                  Referenced  Y:\archive\devo\projects\zikzak\zik80\EZ80~P1U\zsldevinit.asm
_open_UART0                       Defined     ..\SRC\UART\COMMON\OPENUART0.C
                                  Referenced  Y:\archive\devo\projects\zikzak\zik80\EZ80~P1U\zsldevinit.asm
                                  Referenced  ..\..\EZ80~P1U\MAIN.C
_rand                             Defined     .\RTL\COMMON\RAND.C
                                  Referenced  ..\..\EZ80~P1U\SKEELIB.C
_reset                            Defined     .\boot\common\vectors16.asm
_set_vector                       Defined     .\boot\common\vectors16.asm
                                  Referenced  Y:\archive\devo\projects\zikzak\zik80\EZ80~P1U\zsldevinit.asm
_setmode_PortD                    Defined     ..\SRC\GPIO\COMMON\SETMODEPORTD.C
                                  Referenced  ..\SRC\UART\COMMON\OPENUART0.C
                                  Referenced  ..\SRC\UART\COMMON\CLOSEUART0.C
_song                             Defined     ..\..\EZ80~P1U\LIB_AY-3-8912.C
_SYS_CLK_FREQ                     Defined     LINKER
                                  Referenced  .\boot\eZ80F93\init_params_f93.asm
_SysClkFreq                       Defined     .\boot\eZ80F93\init_params_f93.asm
_tp                               Defined     ..\..\EZ80~P1U\LIB_AY-3-8912.C
_write_UART0                      Defined     ..\SRC\UART\COMMON\WRITEUART0.C
                                  Referenced  ..\..\EZ80~P1U\MAIN.C
_ym_play_demo                     Defined     ..\..\EZ80~P1U\LIB_AY-3-8912.C
_zl_render_blit32                 Defined     ..\..\EZ80~P1U\FRAMEBUFFER.C
_zl_render_blit8                  Defined     ..\..\EZ80~P1U\FRAMEBUFFER.C
_zl_render_line                   Defined     ..\..\EZ80~P1U\FRAMEBUFFER.C
                                  Referenced  ..\..\EZ80~P1U\MAIN.C
_zsl_g_clock_xdefine              Defined     LINKER
                                  Referenced  Y:\archive\devo\projects\zikzak\zik80\EZ80~P1U\zsldevinit.asm

OUTPUT CHECKSUM
===============
in-ram-test.hex      0CCB02
in-ram-test.lod      0CCB02



END OF LINK MAP:
================
0 Errors
0 Warnings
