/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [2:0] _01_;
  wire [9:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [12:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [21:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [13:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [16:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [2:0] celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire [20:0] celloutsig_0_2z;
  wire [3:0] celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_3z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [13:0] celloutsig_1_0z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [15:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [13:0] celloutsig_1_7z;
  wire [9:0] celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_17z = !(celloutsig_1_3z ? in_data[121] : celloutsig_1_8z[5]);
  assign celloutsig_0_14z = !(celloutsig_0_0z[3] ? celloutsig_0_5z : celloutsig_0_13z[4]);
  assign celloutsig_0_21z = !(celloutsig_0_9z ? celloutsig_0_13z[6] : in_data[32]);
  assign celloutsig_0_22z = !(celloutsig_0_11z[3] ? celloutsig_0_15z[9] : _00_);
  assign celloutsig_1_18z = ~(in_data[118] | celloutsig_1_17z);
  assign celloutsig_0_7z = ~(celloutsig_0_5z | celloutsig_0_5z);
  assign celloutsig_0_8z = ~(_00_ | celloutsig_0_7z);
  assign celloutsig_0_25z = ~(celloutsig_0_22z | celloutsig_0_23z[0]);
  reg [2:0] _10_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[0])
    if (clkin_data[0]) _10_ <= 3'h0;
    else _10_ <= { celloutsig_0_2z[1:0], celloutsig_0_1z };
  assign { _00_, _01_[1:0] } = _10_;
  assign celloutsig_0_12z = { in_data[48:42], celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_6z } && { celloutsig_0_11z[9:6], celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_6z };
  assign celloutsig_0_1z = { in_data[43:21], celloutsig_0_0z } && { in_data[95:93], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_8z = { in_data[121:114], celloutsig_1_2z, celloutsig_1_1z } % { 1'h1, in_data[149:141] };
  assign celloutsig_0_11z = { celloutsig_0_2z[20:17], celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_5z } % { 1'h1, celloutsig_0_2z[18:7] };
  assign celloutsig_0_13z = { in_data[68:51], _00_, _01_[1:0], celloutsig_0_9z } % { 1'h1, celloutsig_0_11z[10:4], celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_5z };
  assign celloutsig_0_3z = celloutsig_0_2z[18:1] !== celloutsig_0_2z[20:3];
  assign celloutsig_1_3z = celloutsig_1_0z[5:0] !== celloutsig_1_0z[10:5];
  assign celloutsig_0_33z = { celloutsig_0_11z[11:10], celloutsig_0_1z, celloutsig_0_21z, celloutsig_0_8z } !== { celloutsig_0_19z[3:0], celloutsig_0_16z };
  assign celloutsig_0_0z = in_data[41:32] | in_data[79:70];
  assign celloutsig_0_2z = { in_data[67:48], celloutsig_0_1z } | { celloutsig_0_0z[1], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_1z = | in_data[120:117];
  assign celloutsig_1_2z = | { in_data[132:122], celloutsig_1_1z };
  assign celloutsig_0_6z = | in_data[55:32];
  assign celloutsig_0_32z = | { celloutsig_0_7z, celloutsig_0_30z };
  assign celloutsig_0_5z = ^ in_data[40:32];
  assign celloutsig_0_9z = ^ celloutsig_0_0z;
  assign celloutsig_0_10z = ^ { in_data[79:53], celloutsig_0_9z, celloutsig_0_6z, _00_, _01_[1:0], celloutsig_0_8z };
  assign celloutsig_0_16z = ^ { celloutsig_0_11z[6:2], celloutsig_0_1z };
  assign celloutsig_0_23z = { celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_16z } >> { _00_, _01_[1:0] };
  assign celloutsig_1_0z = in_data[141:128] ~^ in_data[149:136];
  assign celloutsig_1_7z = in_data[166:153] ~^ { in_data[123:112], celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_19z = { in_data[108:107], celloutsig_1_7z } ~^ { celloutsig_1_7z, celloutsig_1_18z, celloutsig_1_1z };
  assign celloutsig_0_15z = celloutsig_0_13z[19:6] ~^ in_data[18:5];
  assign celloutsig_0_19z = { celloutsig_0_11z[12:1], _00_, _01_[1:0], celloutsig_0_5z, celloutsig_0_14z } ~^ { celloutsig_0_13z[5:3], celloutsig_0_15z };
  assign celloutsig_0_30z = { celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_16z } ~^ { celloutsig_0_23z[1:0], celloutsig_0_25z, celloutsig_0_9z };
  assign _01_[2] = _00_;
  assign { out_data[128], out_data[111:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_32z, celloutsig_0_33z };
endmodule
