

================================================================
== Vitis HLS Report for 'Loop_HConvH_proc8'
================================================================
* Date:           Fri Feb 25 17:19:03 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        Sobel
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    | min |   max   |   Type  |
    +---------+---------+-----------+-----------+-----+---------+---------+
    |        4|  2070605|  40.000 ns|  20.706 ms|    4|  2070605|     none|
    +---------+---------+-----------+-----------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+-------------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  |     Trip    |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  |    Count    | Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+-------------+----------+
        |- HConvH_HConvW  |        0|  2070601|         2|          1|          1|  0 ~ 2070601|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+-------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    179|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|     165|     50|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    108|    -|
|Register         |        -|    -|     220|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     385|    337|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+-----+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP|  FF | LUT| URAM|
    +--------------------------+----------------------+---------+----+-----+----+-----+
    |mul_32ns_32ns_64_2_1_U10  |mul_32ns_32ns_64_2_1  |        0|   0|  165|  50|    0|
    +--------------------------+----------------------+---------+----+-----+----+-----+
    |Total                     |                      |        0|   0|  165|  50|    0|
    +--------------------------+----------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln41_fu_151_p2                |         +|   0|  0|  71|          64|           1|
    |row_1_fu_205_p2                   |         +|   0|  0|  12|          11|           1|
    |sub_ln213_fu_183_p2               |         -|   0|  0|  15|           1|           8|
    |ap_block_state4_pp0_stage0_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |icmp_ln41_fu_166_p2               |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln42_fu_161_p2               |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln51_fu_199_p2               |      icmp|   0|  0|  11|          10|           1|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1                   |        or|   0|  0|   2|           1|           1|
    |select_ln41_fu_171_p3             |    select|   0|  0|  11|           1|          11|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |       xor|   0|  0|   2|           2|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 179|         190|         125|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  31|          6|    1|          6|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |  14|          3|    1|          3|
    |h_blk_n                  |   9|          2|    1|          2|
    |hconv_blk_n              |   9|          2|    1|          2|
    |in_data_TDATA_blk_n      |   9|          2|    1|          2|
    |indvar_flatten_reg_117   |   9|          2|   64|        128|
    |row_reg_128              |   9|          2|   11|         22|
    |w_blk_n                  |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 108|         23|   82|        169|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   5|   0|    5|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |bound_reg_232            |  64|   0|   64|          0|
    |h_read_reg_211           |  32|   0|   32|          0|
    |icmp_ln51_reg_251        |   1|   0|    1|          0|
    |indvar_flatten_reg_117   |  64|   0|   64|          0|
    |row_reg_128              |  11|   0|   11|          0|
    |sub_ln213_reg_246        |   8|   0|    8|          0|
    |w_read_reg_216           |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 220|   0|  220|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+-------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+----------------+-----+-----+------------+-------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  Loop_HConvH_proc8|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  Loop_HConvH_proc8|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  Loop_HConvH_proc8|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  Loop_HConvH_proc8|  return value|
|ap_continue     |   in|    1|  ap_ctrl_hs|  Loop_HConvH_proc8|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  Loop_HConvH_proc8|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  Loop_HConvH_proc8|  return value|
|h_dout          |   in|   32|     ap_fifo|                  h|       pointer|
|h_empty_n       |   in|    1|     ap_fifo|                  h|       pointer|
|h_read          |  out|    1|     ap_fifo|                  h|       pointer|
|w_dout          |   in|   32|     ap_fifo|                  w|       pointer|
|w_empty_n       |   in|    1|     ap_fifo|                  w|       pointer|
|w_read          |  out|    1|     ap_fifo|                  w|       pointer|
|in_data_TDATA   |   in|    8|        axis|   in_data_V_data_V|       pointer|
|in_data_TVALID  |   in|    1|        axis|   in_data_V_dest_V|       pointer|
|in_data_TREADY  |  out|    1|        axis|   in_data_V_dest_V|       pointer|
|in_data_TDEST   |   in|    1|        axis|   in_data_V_dest_V|       pointer|
|in_data_TKEEP   |   in|    1|        axis|   in_data_V_keep_V|       pointer|
|in_data_TSTRB   |   in|    1|        axis|   in_data_V_strb_V|       pointer|
|in_data_TUSER   |   in|    1|        axis|   in_data_V_user_V|       pointer|
|in_data_TLAST   |   in|    1|        axis|   in_data_V_last_V|       pointer|
|in_data_TID     |   in|    1|        axis|     in_data_V_id_V|       pointer|
|hconv_din       |  out|    8|     ap_fifo|              hconv|       pointer|
|hconv_full_n    |   in|    1|     ap_fifo|              hconv|       pointer|
|hconv_write     |  out|    1|     ap_fifo|              hconv|       pointer|
+----------------+-----+-----+------------+-------------------+--------------+

