corr_accel_flow_control_loop_pipe_sequential_init
corr_accel_flow_control_loop_pipe_sequential_init
corr_accel_mux_21_16_1_1
corr_accel_flow_control_loop_pipe_sequential_init
corr_accel_hdiv_16ns_16ns_16_5_no_dsp_1
corr_accel_flow_control_loop_pipe_sequential_init
corr_accel_flow_control_loop_pipe_sequential_init
corr_accel_hadd_16ns_16ns_16_2_full_dsp_1
corr_accel_mux_164_16_1_1
corr_accel_flow_control_loop_pipe_sequential_init
corr_accel_reg_file_RAM_T2P_BRAM_1R1W
corr_accel_control_s_axi
recv_data_burst
compute_Pipeline_VITIS_LOOP_134_1
compute_Pipeline_VITIS_LOOP_142_2_VITIS_LOOP_143_3
compute_Pipeline_VITIS_LOOP_154_4
compute_Pipeline_VITIS_LOOP_162_5_VITIS_LOOP_163_6
compute
send_data_burst
corr_accel
