Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
Reading design: conv.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "conv.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "conv"
Output Format                      : NGC
Target Device                      : xc3s500e-5-fg320

---- Source Options
Top Module Name                    : conv
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "v1/sobel.v" in library work
Module <conv> compiled
No errors in compilation
Analysis of file <"conv.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <conv> in library <work> with parameters.
	kernel1 = "111111110000000011111111000000100000000011111110000000010000000011111111"
	kernel2 = "111111111111111011111111000000000000000000000000000000010000001000000001"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <conv>.
	kernel1 = 72'b111111110000000011111111000000100000000011111110000000010000000011111111
	kernel2 = 72'b111111111111111011111111000000000000000000000000000000010000001000000001
Module <conv> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <conv>.
    Related source file is "v1/sobel.v".
WARNING:Xst:647 - Input <i_pixel_data<39:32>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <convolved_data_valid> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Register <multData2<22>> equivalent to <multData1<22>> has been removed
    Register <multData2<23>> equivalent to <multData1<23>> has been removed
    Register <multData2<24>> equivalent to <multData1<24>> has been removed
    Register <multData2<25>> equivalent to <multData1<25>> has been removed
    Register <multData2<26>> equivalent to <multData1<26>> has been removed
    Register <multData2<27>> equivalent to <multData1<27>> has been removed
    Register <multData2<28>> equivalent to <multData1<28>> has been removed
    Register <multData2<29>> equivalent to <multData1<29>> has been removed
    Register <multData2<66>> equivalent to <multData1<66>> has been removed
    Register <multData2<67>> equivalent to <multData1<67>> has been removed
    Register <multData2<68>> equivalent to <multData1<68>> has been removed
    Register <multData2<69>> equivalent to <multData1<69>> has been removed
    Register <multData2<70>> equivalent to <multData1<70>> has been removed
    Register <multData2<71>> equivalent to <multData1<71>> has been removed
    Register <multData2<72>> equivalent to <multData1<72>> has been removed
    Register <multData2<73>> equivalent to <multData1<73>> has been removed
    Register <multData2<74>> equivalent to <multData1<74>> has been removed
    Register <multData2<75>> equivalent to <multData1<75>> has been removed
    Register <multData2<76>> equivalent to <multData1<76>> has been removed
    Register <multData2<88>> equivalent to <multData1<88>> has been removed
    Register <multData2<89>> equivalent to <multData1<89>> has been removed
    Register <multData2<90>> equivalent to <multData1<90>> has been removed
    Register <multData2<91>> equivalent to <multData1<91>> has been removed
    Register <multData2<92>> equivalent to <multData1<92>> has been removed
    Register <multData2<93>> equivalent to <multData1<93>> has been removed
    Register <multData2<94>> equivalent to <multData1<94>> has been removed
    Register <multData2<95>> equivalent to <multData1<95>> has been removed
    Register <multData2<96>> equivalent to <multData1<96>> has been removed
    Register <multData2<97>> equivalent to <multData1<97>> has been removed
    Register <multData2<98>> equivalent to <multData1<98>> has been removed
WARNING:Xst:643 - "v1/sobel.v" line 81: The result of a 11x11-bit multiplication is partially used. Only the 21 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "v1/sobel.v" line 82: The result of a 11x11-bit multiplication is partially used. Only the 21 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
    Found 8-bit register for signal <o_convolved_data>.
    Found 1-bit register for signal <o_convolved_data_valid>.
    Found 11-bit adder for signal <$sub0000>.
    Found 11-bit adder for signal <$sub0001>.
    Found 11-bit adder for signal <$sub0002>.
    Found 11-bit adder for signal <$sub0003>.
    Found 11-bit adder for signal <$sub0004>.
    Found 21-bit adder carry out for signal <convolved_data_int$addsub0000>.
    Found 21-bit register for signal <convolved_data_int1>.
    Found 11x11-bit multiplier for signal <convolved_data_int1$mult0001> created at line 81.
    Found 21-bit register for signal <convolved_data_int2>.
    Found 11x11-bit multiplier for signal <convolved_data_int2$mult0001> created at line 82.
    Found 1-bit register for signal <convolved_data_int_valid>.
    Found 11-bit register for signal <multData1<98:88>>.
    Found 11-bit register for signal <multData1<76:66>>.
    Found 8-bit register for signal <multData1<63:56>>.
    Found 11-bit register for signal <multData1<43:33>>.
    Found 8-bit register for signal <multData1<29:22>>.
    Found 11-bit register for signal <multData1<10:0>>.
    Found 11-bit register for signal <multData2<87:77>>.
    Found 8-bit register for signal <multData2<19:12>>.
    Found 8-bit register for signal <multData2<7:0>>.
    Found 1-bit register for signal <multDataValid>.
    Found 22-bit comparator greater for signal <o_convolved_data$cmp_gt0000> created at line 89.
    Found 11-bit register for signal <sumData1>.
    Found 11-bit register for signal <sumData2>.
    Found 11-bit adder for signal <sumDataInt1>.
    Found 11-bit adder for signal <sumDataInt2>.
    Found 1-bit register for signal <sumDataValid>.
    Summary:
	inferred 163 D-type flip-flop(s).
	inferred  22 Adder/Subtractor(s).
	inferred   2 Multiplier(s).
	inferred   1 Comparator(s).
Unit <conv> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 2
 11x11-bit multiplier                                  : 2
# Adders/Subtractors                                   : 22
 11-bit adder                                          : 21
 21-bit adder carry out                                : 1
# Registers                                            : 96
 1-bit register                                        : 91
 11-bit register                                       : 2
 21-bit register                                       : 2
 8-bit register                                        : 1
# Comparators                                          : 1
 22-bit comparator greater                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <conv>.
	Found pipelined multiplier on signal <convolved_data_int1_mult0001>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.

		- 1 pipeline level(s) found in a register on signal <sumData1>.
		Pushing register(s) into the multiplier macro.

		- 1 pipeline level(s) found in a register on signal <sumData1>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <convolved_data_int2_mult0001>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.

		- 1 pipeline level(s) found in a register on signal <sumData2>.
		Pushing register(s) into the multiplier macro.

		- 1 pipeline level(s) found in a register on signal <sumData2>.
		Pushing register(s) into the multiplier macro.
Unit <conv> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 2
 11x11-bit registered multiplier                       : 2
# Adders/Subtractors                                   : 17
 11-bit adder                                          : 11
 11-bit adder carry in                                 : 5
 21-bit adder carry out                                : 1
# Registers                                            : 99
 Flip-Flops                                            : 99
# Comparators                                          : 1
 22-bit comparator greater                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <o_convolved_data_0> in Unit <conv> is equivalent to the following 7 FFs/Latches, which will be removed : <o_convolved_data_1> <o_convolved_data_2> <o_convolved_data_3> <o_convolved_data_4> <o_convolved_data_5> <o_convolved_data_6> <o_convolved_data_7> 
WARNING:Xst:1710 - FF/Latch <multData1_33> (without init value) has a constant value of 0 in block <conv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <multData2_77> (without init value) has a constant value of 0 in block <conv>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <multData1_10> in Unit <conv> is equivalent to the following 2 FFs/Latches, which will be removed : <multData1_9> <multData1_8> 
INFO:Xst:2261 - The FF/Latch <multData2_0> in Unit <conv> is equivalent to the following FF/Latch, which will be removed : <multData1_0> 
INFO:Xst:2261 - The FF/Latch <multData2_87> in Unit <conv> is equivalent to the following FF/Latch, which will be removed : <multData2_86> 
INFO:Xst:2261 - The FF/Latch <multData1_76> in Unit <conv> is equivalent to the following 2 FFs/Latches, which will be removed : <multData1_75> <multData1_74> 
INFO:Xst:2261 - The FF/Latch <multData1_98> in Unit <conv> is equivalent to the following 2 FFs/Latches, which will be removed : <multData1_97> <multData1_96> 
INFO:Xst:2261 - The FF/Latch <multData1_42> in Unit <conv> is equivalent to the following FF/Latch, which will be removed : <multData1_43> 

Optimizing unit <conv> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block conv, actual ratio is 2.

Final Macro Processing ...

Processing Unit <conv> :
	Found 3-bit shift register for signal <convolved_data_int_valid>.
Unit <conv> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 78
 Flip-Flops                                            : 78
# Shift Registers                                      : 1
 3-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : conv.ngr
Top Level Output File Name         : conv
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 83

Cell Usage :
# BELS                             : 397
#      GND                         : 1
#      INV                         : 5
#      LUT1                        : 10
#      LUT2                        : 92
#      LUT3                        : 30
#      LUT4                        : 41
#      MUXCY                       : 108
#      MUXF5                       : 3
#      VCC                         : 1
#      XORCY                       : 106
# FlipFlops/Latches                : 79
#      FD                          : 72
#      FDE                         : 1
#      FDR                         : 1
#      FDS                         : 5
# Shift Registers                  : 1
#      SRL16                       : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 74
#      IBUF                        : 65
#      OBUF                        : 9
# MULTs                            : 2
#      MULT18X18SIO                : 2
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-5 

 Number of Slices:                      111  out of   4656     2%  
 Number of Slice Flip Flops:             79  out of   9312     0%  
 Number of 4 input LUTs:                179  out of   9312     1%  
    Number used as logic:               178
    Number used as Shift registers:       1
 Number of IOs:                          83
 Number of bonded IOBs:                  75  out of    232    32%  
 Number of MULT18X18SIOs:                 2  out of     20    10%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
i_clk                              | BUFGP                  | 82    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 12.802ns (Maximum Frequency: 78.111MHz)
   Minimum input arrival time before clock: 4.961ns
   Maximum output required time after clock: 4.326ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'i_clk'
  Clock period: 12.802ns (frequency: 78.111MHz)
  Total number of paths / destination ports: 516700 / 76
-------------------------------------------------------------------------
Delay:               12.802ns (Levels of Logic = 20)
  Source:            multData1_22 (FF)
  Destination:       Mmult_convolved_data_int1_mult0001 (MULT)
  Source Clock:      i_clk rising
  Destination Clock: i_clk rising

  Data Path: multData1_22 to Mmult_convolved_data_int1_mult0001
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.514   0.532  multData1_22 (multData1_22)
     LUT2:I0->O            1   0.612   0.000  Madd__old_sumDataInt1_3_Madd_lut<0> (Madd__old_sumDataInt1_3_Madd_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Madd__old_sumDataInt1_3_Madd_cy<0> (Madd__old_sumDataInt1_3_Madd_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  Madd__old_sumDataInt1_3_Madd_cy<1> (Madd__old_sumDataInt1_3_Madd_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Madd__old_sumDataInt1_3_Madd_cy<2> (Madd__old_sumDataInt1_3_Madd_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Madd__old_sumDataInt1_3_Madd_cy<3> (Madd__old_sumDataInt1_3_Madd_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Madd__old_sumDataInt1_3_Madd_cy<4> (Madd__old_sumDataInt1_3_Madd_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Madd__old_sumDataInt1_3_Madd_cy<5> (Madd__old_sumDataInt1_3_Madd_cy<5>)
     XORCY:CI->O           1   0.699   0.426  Madd__old_sumDataInt1_3_Madd_xor<6> (_old_sumDataInt1_3<6>)
     LUT2:I1->O            1   0.612   0.000  Madd__old_sumDataInt1_5_lut<6> (Madd__old_sumDataInt1_5_lut<6>)
     MUXCY:S->O            1   0.404   0.000  Madd__old_sumDataInt1_5_cy<6> (Madd__old_sumDataInt1_5_cy<6>)
     XORCY:CI->O           1   0.699   0.426  Madd__old_sumDataInt1_5_xor<7> (_old_sumDataInt1_5<7>)
     LUT2:I1->O            1   0.612   0.000  Madd__old_sumDataInt1_9_Madd_lut<7> (Madd__old_sumDataInt1_9_Madd_lut<7>)
     MUXCY:S->O            1   0.404   0.000  Madd__old_sumDataInt1_9_Madd_cy<7> (Madd__old_sumDataInt1_9_Madd_cy<7>)
     XORCY:CI->O           1   0.699   0.426  Madd__old_sumDataInt1_9_Madd_xor<8> (_old_sumDataInt1_9<8>)
     LUT2:I1->O            1   0.612   0.000  Madd__old_sumDataInt1_11_lut<8> (Madd__old_sumDataInt1_11_lut<8>)
     MUXCY:S->O            1   0.404   0.000  Madd__old_sumDataInt1_11_cy<8> (Madd__old_sumDataInt1_11_cy<8>)
     XORCY:CI->O           1   0.699   0.426  Madd__old_sumDataInt1_11_xor<9> (_old_sumDataInt1_11<9>)
     LUT2:I1->O            1   0.612   0.000  Madd_sumDataInt1_Madd_lut<9> (Madd_sumDataInt1_Madd_lut<9>)
     MUXCY:S->O            0   0.404   0.000  Madd_sumDataInt1_Madd_cy<9> (Madd_sumDataInt1_Madd_cy<9>)
     XORCY:CI->O          16   0.699   0.879  Madd_sumDataInt1_Madd_xor<10> (sumDataInt1<10>)
     MULT18X18SIO:B10          0.341          Mmult_convolved_data_int1_mult0001
    ----------------------------------------
    Total                     12.802ns (9.688ns logic, 3.115ns route)
                                       (75.7% logic, 24.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'i_clk'
  Total number of paths / destination ports: 255 / 82
-------------------------------------------------------------------------
Offset:              4.961ns (Levels of Logic = 4)
  Source:            i_pixel_data<24> (PAD)
  Destination:       multData1_41 (FF)
  Destination Clock: i_clk rising

  Data Path: i_pixel_data<24> to multData1_41
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.106   0.690  i_pixel_data_24_IBUF (i_pixel_data_24_IBUF)
     LUT4:I0->O            4   0.612   0.651  _sub0001<10>31 (_sub0001<10>_bdd2)
     LUT3:I0->O            2   0.612   0.410  _sub0001<10>21 (_sub0001<10>_bdd0)
     LUT3:I2->O            1   0.612   0.000  _sub0001<8>1 (_sub0001<8>)
     FD:D                      0.268          multData1_41
    ----------------------------------------
    Total                      4.961ns (3.210ns logic, 1.751ns route)
                                       (64.7% logic, 35.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'i_clk'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              4.326ns (Levels of Logic = 1)
  Source:            o_convolved_data_0 (FF)
  Destination:       o_convolved_data<7> (PAD)
  Source Clock:      i_clk rising

  Data Path: o_convolved_data_0 to o_convolved_data<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              8   0.514   0.643  o_convolved_data_0 (o_convolved_data_0)
     OBUF:I->O                 3.169          o_convolved_data_7_OBUF (o_convolved_data<7>)
    ----------------------------------------
    Total                      4.326ns (3.683ns logic, 0.643ns route)
                                       (85.1% logic, 14.9% route)

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 11.54 secs
 
--> 


Total memory usage is 617836 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    6 (   0 filtered)
Number of infos    :    7 (   0 filtered)

