// Seed: 1782110999
module module_0 (
    input wire id_0,
    input wand id_1,
    input tri id_2,
    output supply0 id_3,
    input supply1 id_4,
    input wand id_5,
    input supply1 id_6,
    output supply0 id_7,
    input wor id_8,
    output uwire id_9,
    output uwire id_10,
    input wor id_11,
    input wor id_12,
    input uwire id_13,
    input uwire id_14,
    input uwire id_15,
    id_17
);
  id_18(
      id_12
  );
  parameter id_19 = id_17;
  assign module_1.type_1 = 0;
  wire id_20, id_21;
endmodule
module module_1 (
    output uwire id_0,
    input  wor   id_1,
    input  uwire id_2,
    input  uwire id_3
);
  id_5(
      -1
  );
  wire id_6;
  logic [7:0] id_7, id_8;
  localparam id_9 = id_7[-1-(1)];
  wire id_10;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_1,
      id_0,
      id_1,
      id_2,
      id_1,
      id_0,
      id_1,
      id_0,
      id_0,
      id_2,
      id_2,
      id_1,
      id_3,
      id_3
  );
  id_11 :
  assert property (@(posedge -1 or negedge -1) -1) id_9 = -1;
endmodule
