#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x287bca0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x287be30 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x2885be0 .functor NOT 1, L_0x28afd20, C4<0>, C4<0>, C4<0>;
L_0x28afa80 .functor XOR 1, L_0x28af920, L_0x28af9e0, C4<0>, C4<0>;
L_0x28afc10 .functor XOR 1, L_0x28afa80, L_0x28afb40, C4<0>, C4<0>;
v0x28ac390_0 .net *"_ivl_10", 0 0, L_0x28afb40;  1 drivers
v0x28ac490_0 .net *"_ivl_12", 0 0, L_0x28afc10;  1 drivers
v0x28ac570_0 .net *"_ivl_2", 0 0, L_0x28af0b0;  1 drivers
v0x28ac630_0 .net *"_ivl_4", 0 0, L_0x28af920;  1 drivers
v0x28ac710_0 .net *"_ivl_6", 0 0, L_0x28af9e0;  1 drivers
v0x28ac840_0 .net *"_ivl_8", 0 0, L_0x28afa80;  1 drivers
v0x28ac920_0 .var "clk", 0 0;
v0x28ac9c0_0 .net "f_dut", 0 0, L_0x28af7c0;  1 drivers
v0x28aca60_0 .net "f_ref", 0 0, L_0x28adb40;  1 drivers
v0x28acb00_0 .var/2u "stats1", 159 0;
v0x28acba0_0 .var/2u "strobe", 0 0;
v0x28acc40_0 .net "tb_match", 0 0, L_0x28afd20;  1 drivers
v0x28acd00_0 .net "tb_mismatch", 0 0, L_0x2885be0;  1 drivers
v0x28acdc0_0 .net "wavedrom_enable", 0 0, v0x28aa090_0;  1 drivers
v0x28ace60_0 .net "wavedrom_title", 511 0, v0x28aa150_0;  1 drivers
v0x28acf30_0 .net "x1", 0 0, v0x28aa210_0;  1 drivers
v0x28acfd0_0 .net "x2", 0 0, v0x28aa2b0_0;  1 drivers
v0x28ad180_0 .net "x3", 0 0, v0x28aa3a0_0;  1 drivers
L_0x28af0b0 .concat [ 1 0 0 0], L_0x28adb40;
L_0x28af920 .concat [ 1 0 0 0], L_0x28adb40;
L_0x28af9e0 .concat [ 1 0 0 0], L_0x28af7c0;
L_0x28afb40 .concat [ 1 0 0 0], L_0x28adb40;
L_0x28afd20 .cmp/eeq 1, L_0x28af0b0, L_0x28afc10;
S_0x287bfc0 .scope module, "good1" "reference_module" 3 95, 3 4 0, S_0x287be30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x2867e70 .functor NOT 1, v0x28aa3a0_0, C4<0>, C4<0>, C4<0>;
L_0x287c6e0 .functor AND 1, L_0x2867e70, v0x28aa2b0_0, C4<1>, C4<1>;
L_0x2885c50 .functor NOT 1, v0x28aa210_0, C4<0>, C4<0>, C4<0>;
L_0x28ad420 .functor AND 1, L_0x287c6e0, L_0x2885c50, C4<1>, C4<1>;
L_0x28ad4f0 .functor NOT 1, v0x28aa3a0_0, C4<0>, C4<0>, C4<0>;
L_0x28ad560 .functor AND 1, L_0x28ad4f0, v0x28aa2b0_0, C4<1>, C4<1>;
L_0x28ad610 .functor AND 1, L_0x28ad560, v0x28aa210_0, C4<1>, C4<1>;
L_0x28ad6d0 .functor OR 1, L_0x28ad420, L_0x28ad610, C4<0>, C4<0>;
L_0x28ad830 .functor NOT 1, v0x28aa2b0_0, C4<0>, C4<0>, C4<0>;
L_0x28ad8a0 .functor AND 1, v0x28aa3a0_0, L_0x28ad830, C4<1>, C4<1>;
L_0x28ad9c0 .functor AND 1, L_0x28ad8a0, v0x28aa210_0, C4<1>, C4<1>;
L_0x28ada30 .functor OR 1, L_0x28ad6d0, L_0x28ad9c0, C4<0>, C4<0>;
L_0x28adbb0 .functor AND 1, v0x28aa3a0_0, v0x28aa2b0_0, C4<1>, C4<1>;
L_0x28adc20 .functor AND 1, L_0x28adbb0, v0x28aa210_0, C4<1>, C4<1>;
L_0x28adb40 .functor OR 1, L_0x28ada30, L_0x28adc20, C4<0>, C4<0>;
v0x2885e50_0 .net *"_ivl_0", 0 0, L_0x2867e70;  1 drivers
v0x2885ef0_0 .net *"_ivl_10", 0 0, L_0x28ad560;  1 drivers
v0x2867ee0_0 .net *"_ivl_12", 0 0, L_0x28ad610;  1 drivers
v0x28a89f0_0 .net *"_ivl_14", 0 0, L_0x28ad6d0;  1 drivers
v0x28a8ad0_0 .net *"_ivl_16", 0 0, L_0x28ad830;  1 drivers
v0x28a8c00_0 .net *"_ivl_18", 0 0, L_0x28ad8a0;  1 drivers
v0x28a8ce0_0 .net *"_ivl_2", 0 0, L_0x287c6e0;  1 drivers
v0x28a8dc0_0 .net *"_ivl_20", 0 0, L_0x28ad9c0;  1 drivers
v0x28a8ea0_0 .net *"_ivl_22", 0 0, L_0x28ada30;  1 drivers
v0x28a9010_0 .net *"_ivl_24", 0 0, L_0x28adbb0;  1 drivers
v0x28a90f0_0 .net *"_ivl_26", 0 0, L_0x28adc20;  1 drivers
v0x28a91d0_0 .net *"_ivl_4", 0 0, L_0x2885c50;  1 drivers
v0x28a92b0_0 .net *"_ivl_6", 0 0, L_0x28ad420;  1 drivers
v0x28a9390_0 .net *"_ivl_8", 0 0, L_0x28ad4f0;  1 drivers
v0x28a9470_0 .net "f", 0 0, L_0x28adb40;  alias, 1 drivers
v0x28a9530_0 .net "x1", 0 0, v0x28aa210_0;  alias, 1 drivers
v0x28a95f0_0 .net "x2", 0 0, v0x28aa2b0_0;  alias, 1 drivers
v0x28a96b0_0 .net "x3", 0 0, v0x28aa3a0_0;  alias, 1 drivers
S_0x28a97f0 .scope module, "stim1" "stimulus_gen" 3 89, 3 19 0, S_0x287be30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x3";
    .port_info 2 /OUTPUT 1 "x2";
    .port_info 3 /OUTPUT 1 "x1";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0x28a9fd0_0 .net "clk", 0 0, v0x28ac920_0;  1 drivers
v0x28aa090_0 .var "wavedrom_enable", 0 0;
v0x28aa150_0 .var "wavedrom_title", 511 0;
v0x28aa210_0 .var "x1", 0 0;
v0x28aa2b0_0 .var "x2", 0 0;
v0x28aa3a0_0 .var "x3", 0 0;
E_0x2876b40/0 .event negedge, v0x28a9fd0_0;
E_0x2876b40/1 .event posedge, v0x28a9fd0_0;
E_0x2876b40 .event/or E_0x2876b40/0, E_0x2876b40/1;
E_0x28768d0 .event negedge, v0x28a9fd0_0;
E_0x28619f0 .event posedge, v0x28a9fd0_0;
S_0x28a9ad0 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0x28a97f0;
 .timescale -12 -12;
v0x28a9cd0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x28a9dd0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0x28a97f0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x28aa4a0 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0x287be30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x28ade50 .functor NOT 1, v0x28aa3a0_0, C4<0>, C4<0>, C4<0>;
L_0x28adfd0 .functor NOT 1, v0x28aa2b0_0, C4<0>, C4<0>, C4<0>;
L_0x28ae170 .functor AND 1, L_0x28ade50, L_0x28adfd0, C4<1>, C4<1>;
L_0x28ae280 .functor NOT 1, v0x28aa210_0, C4<0>, C4<0>, C4<0>;
L_0x28ae430 .functor AND 1, L_0x28ae170, L_0x28ae280, C4<1>, C4<1>;
L_0x28ae540 .functor NOT 1, v0x28aa3a0_0, C4<0>, C4<0>, C4<0>;
L_0x28ae5f0 .functor NOT 1, v0x28aa2b0_0, C4<0>, C4<0>, C4<0>;
L_0x28ae660 .functor AND 1, L_0x28ae540, L_0x28ae5f0, C4<1>, C4<1>;
L_0x28ae7c0 .functor AND 1, L_0x28ae660, v0x28aa210_0, C4<1>, C4<1>;
L_0x28ae880 .functor OR 1, L_0x28ae430, L_0x28ae7c0, C4<0>, C4<0>;
L_0x28ae9f0 .functor NOT 1, v0x28aa3a0_0, C4<0>, C4<0>, C4<0>;
L_0x28aea60 .functor AND 1, L_0x28ae9f0, v0x28aa2b0_0, C4<1>, C4<1>;
L_0x28aeb40 .functor AND 1, L_0x28aea60, v0x28aa210_0, C4<1>, C4<1>;
L_0x28aec00 .functor OR 1, L_0x28ae880, L_0x28aeb40, C4<0>, C4<0>;
L_0x28aead0 .functor NOT 1, v0x28aa2b0_0, C4<0>, C4<0>, C4<0>;
L_0x28aed90 .functor AND 1, v0x28aa3a0_0, L_0x28aead0, C4<1>, C4<1>;
L_0x28aeee0 .functor AND 1, L_0x28aed90, v0x28aa210_0, C4<1>, C4<1>;
L_0x28aefa0 .functor OR 1, L_0x28aec00, L_0x28aeee0, C4<0>, C4<0>;
L_0x28af150 .functor AND 1, v0x28aa3a0_0, v0x28aa2b0_0, C4<1>, C4<1>;
L_0x28af1c0 .functor NOT 1, v0x28aa210_0, C4<0>, C4<0>, C4<0>;
L_0x28af2e0 .functor AND 1, L_0x28af150, L_0x28af1c0, C4<1>, C4<1>;
L_0x28af3f0 .functor OR 1, L_0x28aefa0, L_0x28af2e0, C4<0>, C4<0>;
L_0x28af5c0 .functor AND 1, v0x28aa3a0_0, v0x28aa2b0_0, C4<1>, C4<1>;
L_0x28af630 .functor AND 1, L_0x28af5c0, v0x28aa210_0, C4<1>, C4<1>;
L_0x28af7c0 .functor OR 1, L_0x28af3f0, L_0x28af630, C4<0>, C4<0>;
v0x28aa6b0_0 .net *"_ivl_0", 0 0, L_0x28ade50;  1 drivers
v0x28aa790_0 .net *"_ivl_10", 0 0, L_0x28ae540;  1 drivers
v0x28aa870_0 .net *"_ivl_12", 0 0, L_0x28ae5f0;  1 drivers
v0x28aa960_0 .net *"_ivl_14", 0 0, L_0x28ae660;  1 drivers
v0x28aaa40_0 .net *"_ivl_16", 0 0, L_0x28ae7c0;  1 drivers
v0x28aab70_0 .net *"_ivl_18", 0 0, L_0x28ae880;  1 drivers
v0x28aac50_0 .net *"_ivl_2", 0 0, L_0x28adfd0;  1 drivers
v0x28aad30_0 .net *"_ivl_20", 0 0, L_0x28ae9f0;  1 drivers
v0x28aae10_0 .net *"_ivl_22", 0 0, L_0x28aea60;  1 drivers
v0x28aaf80_0 .net *"_ivl_24", 0 0, L_0x28aeb40;  1 drivers
v0x28ab060_0 .net *"_ivl_26", 0 0, L_0x28aec00;  1 drivers
v0x28ab140_0 .net *"_ivl_28", 0 0, L_0x28aead0;  1 drivers
v0x28ab220_0 .net *"_ivl_30", 0 0, L_0x28aed90;  1 drivers
v0x28ab300_0 .net *"_ivl_32", 0 0, L_0x28aeee0;  1 drivers
v0x28ab3e0_0 .net *"_ivl_34", 0 0, L_0x28aefa0;  1 drivers
v0x28ab4c0_0 .net *"_ivl_36", 0 0, L_0x28af150;  1 drivers
v0x28ab5a0_0 .net *"_ivl_38", 0 0, L_0x28af1c0;  1 drivers
v0x28ab790_0 .net *"_ivl_4", 0 0, L_0x28ae170;  1 drivers
v0x28ab870_0 .net *"_ivl_40", 0 0, L_0x28af2e0;  1 drivers
v0x28ab950_0 .net *"_ivl_42", 0 0, L_0x28af3f0;  1 drivers
v0x28aba30_0 .net *"_ivl_44", 0 0, L_0x28af5c0;  1 drivers
v0x28abb10_0 .net *"_ivl_46", 0 0, L_0x28af630;  1 drivers
v0x28abbf0_0 .net *"_ivl_6", 0 0, L_0x28ae280;  1 drivers
v0x28abcd0_0 .net *"_ivl_8", 0 0, L_0x28ae430;  1 drivers
v0x28abdb0_0 .net "f", 0 0, L_0x28af7c0;  alias, 1 drivers
v0x28abe70_0 .net "x1", 0 0, v0x28aa210_0;  alias, 1 drivers
v0x28abf10_0 .net "x2", 0 0, v0x28aa2b0_0;  alias, 1 drivers
v0x28ac000_0 .net "x3", 0 0, v0x28aa3a0_0;  alias, 1 drivers
S_0x28ac170 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 109, 3 109 0, S_0x287be30;
 .timescale -12 -12;
E_0x2876d90 .event anyedge, v0x28acba0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x28acba0_0;
    %nor/r;
    %assign/vec4 v0x28acba0_0, 0;
    %wait E_0x2876d90;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x28a97f0;
T_3 ;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x28aa210_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28aa2b0_0, 0;
    %assign/vec4 v0x28aa3a0_0, 0;
    %wait E_0x28768d0;
    %pushi/vec4 8, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x28619f0;
    %load/vec4 v0x28aa3a0_0;
    %load/vec4 v0x28aa2b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x28aa210_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x28aa210_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28aa2b0_0, 0;
    %assign/vec4 v0x28aa3a0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x28768d0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x28a9dd0;
    %join;
    %pushi/vec4 40, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2876b40;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_func 3 46 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x28aa210_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28aa2b0_0, 0;
    %assign/vec4 v0x28aa3a0_0, 0;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x287be30;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28ac920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28acba0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x287be30;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x28ac920_0;
    %inv;
    %store/vec4 v0x28ac920_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x287be30;
T_6 ;
    %vpi_call/w 3 81 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 82 "$dumpvars", 32'sb00000000000000000000000000000001, v0x28a9fd0_0, v0x28acd00_0, v0x28ad180_0, v0x28acfd0_0, v0x28acf30_0, v0x28aca60_0, v0x28ac9c0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x287be30;
T_7 ;
    %load/vec4 v0x28acb00_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x28acb00_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x28acb00_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_7.1 ;
    %load/vec4 v0x28acb00_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x28acb00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 121 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 122 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x28acb00_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x28acb00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 123 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x287be30;
T_8 ;
    %wait E_0x2876b40;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28acb00_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28acb00_0, 4, 32;
    %load/vec4 v0x28acc40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x28acb00_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 134 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28acb00_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28acb00_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28acb00_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x28aca60_0;
    %load/vec4 v0x28aca60_0;
    %load/vec4 v0x28ac9c0_0;
    %xor;
    %load/vec4 v0x28aca60_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x28acb00_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28acb00_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x28acb00_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28acb00_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/truthtable1/truthtable1_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can5_depth1/human/truthtable1/iter1/response1/top_module.sv";
