<!DOCTYPE Robei>
<Module Code="&#x9;`define DEL 1&#xa;&#x9;&#xa;  //&#xa;&#x9;// Division is 78, which duty is 50% and frequency is 153846Hz&#xa;  // 153846 = 16 * 9600&#xa;&#x9;//&#xa;  reg [6:0] cnt;&#xa;&#xa;  always @( posedge clk or negedge rst_n ) begin&#xa;    if( ~rst_n ) begin&#xa;      cnt     &lt;= #`DEL 7'd0;&#xa;      clk_out &lt;= #`DEL 1'b0;&#xa;    end&#xa;    else if( cnt == 7'd38 ) begin&#xa;      cnt     &lt;= #`DEL cnt + 7'd1;&#xa;      clk_out &lt;= #`DEL 1'b1;&#xa;    end&#xa;    else if( cnt == 7'd77 ) begin&#xa;      cnt     &lt;= #`DEL 7'd0;&#xa;      clk_out &lt;= #`DEL 1'b0;&#xa;    end&#xa;    else begin&#xa;      cnt     &lt;= #`DEL cnt + 7'd1;&#xa;    end&#xa;  end  &#xa;" X="0" Name="generate_clk" Class="module" Parameters="" Width="900" Include="" Parent="0" Comment="" Color="#d3d3d3" Height="600" Y="0" File="Current/generate_clk.model" Type="module">
 <Port Datasize="1" Function="" X="-0.0222222" Name="clk" Inout="input" Width="20" Parent="generate_clk" Color="#0000ff" Height="20" Y="0.231667" Side="left" Datatype="wire"/>
 <Port Datasize="1" Function="" X="-0.0222222" Name="rst_n" Inout="input" Width="20" Parent="generate_clk" Color="#00ffff" Height="20" Y="0.481667" Side="left" Datatype="wire"/>
 <Port Datasize="1" Function="" X="0.977778" Name="clk_out" Inout="output" Width="20" Parent="generate_clk" Color="#dc143c" Height="20" Y="0.316667" Side="right" Datatype="reg"/>
</Module>
