Classic Timing Analyzer report for shuma
Sat Jun 09 09:45:28 2018
Quartus II Version 9.1 Build 222 10/21/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clkin'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                    ;
+------------------------------+-------+---------------+------------------------------------------------+----------------------+----------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                 ; To                   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+----------------------+----------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 1.970 ns                                       ; reset                ; division:u1|clktmp   ; --         ; clkin    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 15.431 ns                                      ; counter:u2|q_temp[2] ; clkout[6]            ; clkin      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -1.416 ns                                      ; reset                ; division:u1|clktmp   ; --         ; clkin    ; 0            ;
; Clock Setup: 'clkin'         ; N/A   ; None          ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; counter:u2|q_temp[2] ; counter:u2|q_temp[1] ; clkin      ; clkin    ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                      ;                      ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+----------------------+----------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EPM1270T144C5      ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clkin           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clkin'                                                                                                                                                                                             ;
+-------+------------------------------------------------+----------------------+----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                 ; To                   ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------+----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; counter:u2|q_temp[2] ; counter:u2|q_temp[1] ; clkin      ; clkin    ; None                        ; None                      ; 2.516 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; division:u1|tmp[2]   ; division:u1|clktmp   ; clkin      ; clkin    ; None                        ; None                      ; 2.398 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; division:u1|tmp[1]   ; division:u1|tmp[0]   ; clkin      ; clkin    ; None                        ; None                      ; 2.219 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; division:u1|tmp[1]   ; division:u1|tmp[2]   ; clkin      ; clkin    ; None                        ; None                      ; 2.215 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; division:u1|tmp[1]   ; division:u1|tmp[1]   ; clkin      ; clkin    ; None                        ; None                      ; 2.213 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; counter:u2|q_temp[3] ; counter:u2|q_temp[1] ; clkin      ; clkin    ; None                        ; None                      ; 2.186 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; counter:u2|q_temp[3] ; counter:u2|q_temp[3] ; clkin      ; clkin    ; None                        ; None                      ; 2.185 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; division:u1|clktmp   ; division:u1|clktmp   ; clkin      ; clkin    ; None                        ; None                      ; 2.177 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; division:u1|tmp[2]   ; division:u1|tmp[0]   ; clkin      ; clkin    ; None                        ; None                      ; 2.108 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; division:u1|tmp[2]   ; division:u1|tmp[2]   ; clkin      ; clkin    ; None                        ; None                      ; 2.096 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; counter:u2|q_temp[2] ; counter:u2|q_temp[3] ; clkin      ; clkin    ; None                        ; None                      ; 2.055 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; counter:u2|q_temp[2] ; counter:u2|q_temp[2] ; clkin      ; clkin    ; None                        ; None                      ; 2.052 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; counter:u2|q_temp[1] ; counter:u2|q_temp[1] ; clkin      ; clkin    ; None                        ; None                      ; 2.019 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; division:u1|tmp[0]   ; division:u1|tmp[2]   ; clkin      ; clkin    ; None                        ; None                      ; 2.019 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; division:u1|tmp[0]   ; division:u1|tmp[1]   ; clkin      ; clkin    ; None                        ; None                      ; 2.016 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; division:u1|tmp[0]   ; division:u1|clktmp   ; clkin      ; clkin    ; None                        ; None                      ; 2.009 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; division:u1|tmp[0]   ; division:u1|tmp[0]   ; clkin      ; clkin    ; None                        ; None                      ; 2.002 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; counter:u2|q_temp[1] ; counter:u2|q_temp[2] ; clkin      ; clkin    ; None                        ; None                      ; 1.996 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; division:u1|tmp[1]   ; division:u1|clktmp   ; clkin      ; clkin    ; None                        ; None                      ; 1.994 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; counter:u2|q_temp[0] ; counter:u2|q_temp[1] ; clkin      ; clkin    ; None                        ; None                      ; 1.959 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; counter:u2|q_temp[0] ; counter:u2|q_temp[3] ; clkin      ; clkin    ; None                        ; None                      ; 1.956 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; counter:u2|q_temp[0] ; counter:u2|q_temp[2] ; clkin      ; clkin    ; None                        ; None                      ; 1.867 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; counter:u2|q_temp[0] ; counter:u2|q_temp[0] ; clkin      ; clkin    ; None                        ; None                      ; 1.848 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; counter:u2|q_temp[1] ; counter:u2|q_temp[3] ; clkin      ; clkin    ; None                        ; None                      ; 1.819 ns                ;
+-------+------------------------------------------------+----------------------+----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------+
; tsu                                                                       ;
+-------+--------------+------------+-------+--------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To                 ; To Clock ;
+-------+--------------+------------+-------+--------------------+----------+
; N/A   ; None         ; 1.970 ns   ; reset ; division:u1|clktmp ; clkin    ;
+-------+--------------+------------+-------+--------------------+----------+


+-----------------------------------------------------------------------------------+
; tco                                                                               ;
+-------+--------------+------------+----------------------+-----------+------------+
; Slack ; Required tco ; Actual tco ; From                 ; To        ; From Clock ;
+-------+--------------+------------+----------------------+-----------+------------+
; N/A   ; None         ; 15.431 ns  ; counter:u2|q_temp[2] ; clkout[6] ; clkin      ;
; N/A   ; None         ; 15.402 ns  ; counter:u2|q_temp[1] ; clkout[6] ; clkin      ;
; N/A   ; None         ; 15.273 ns  ; counter:u2|q_temp[3] ; clkout[0] ; clkin      ;
; N/A   ; None         ; 15.218 ns  ; counter:u2|q_temp[0] ; clkout[6] ; clkin      ;
; N/A   ; None         ; 15.191 ns  ; counter:u2|q_temp[3] ; clkout[2] ; clkin      ;
; N/A   ; None         ; 15.190 ns  ; counter:u2|q_temp[0] ; clkout[4] ; clkin      ;
; N/A   ; None         ; 15.152 ns  ; counter:u2|q_temp[3] ; clkout[5] ; clkin      ;
; N/A   ; None         ; 15.152 ns  ; counter:u2|q_temp[3] ; clkout[3] ; clkin      ;
; N/A   ; None         ; 15.151 ns  ; counter:u2|q_temp[2] ; clkout[1] ; clkin      ;
; N/A   ; None         ; 15.147 ns  ; counter:u2|q_temp[0] ; clkout[1] ; clkin      ;
; N/A   ; None         ; 15.091 ns  ; counter:u2|q_temp[2] ; clkout[0] ; clkin      ;
; N/A   ; None         ; 15.015 ns  ; counter:u2|q_temp[2] ; clkout[4] ; clkin      ;
; N/A   ; None         ; 15.009 ns  ; counter:u2|q_temp[2] ; clkout[2] ; clkin      ;
; N/A   ; None         ; 14.971 ns  ; counter:u2|q_temp[2] ; clkout[3] ; clkin      ;
; N/A   ; None         ; 14.966 ns  ; counter:u2|q_temp[2] ; clkout[5] ; clkin      ;
; N/A   ; None         ; 14.952 ns  ; counter:u2|q_temp[1] ; clkout[1] ; clkin      ;
; N/A   ; None         ; 14.901 ns  ; counter:u2|q_temp[0] ; clkout[0] ; clkin      ;
; N/A   ; None         ; 14.884 ns  ; counter:u2|q_temp[1] ; clkout[0] ; clkin      ;
; N/A   ; None         ; 14.881 ns  ; counter:u2|q_temp[1] ; clkout[2] ; clkin      ;
; N/A   ; None         ; 14.844 ns  ; counter:u2|q_temp[0] ; clkout[2] ; clkin      ;
; N/A   ; None         ; 14.839 ns  ; counter:u2|q_temp[1] ; clkout[3] ; clkin      ;
; N/A   ; None         ; 14.837 ns  ; counter:u2|q_temp[1] ; clkout[5] ; clkin      ;
; N/A   ; None         ; 14.809 ns  ; counter:u2|q_temp[0] ; clkout[5] ; clkin      ;
; N/A   ; None         ; 14.806 ns  ; counter:u2|q_temp[1] ; clkout[4] ; clkin      ;
; N/A   ; None         ; 14.793 ns  ; counter:u2|q_temp[0] ; clkout[3] ; clkin      ;
; N/A   ; None         ; 14.739 ns  ; counter:u2|q_temp[3] ; clkout[6] ; clkin      ;
; N/A   ; None         ; 14.496 ns  ; counter:u2|q_temp[3] ; clkout[4] ; clkin      ;
; N/A   ; None         ; 14.460 ns  ; counter:u2|q_temp[3] ; clkout[1] ; clkin      ;
+-------+--------------+------------+----------------------+-----------+------------+


+---------------------------------------------------------------------------------+
; th                                                                              ;
+---------------+-------------+-----------+-------+--------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To                 ; To Clock ;
+---------------+-------------+-----------+-------+--------------------+----------+
; N/A           ; None        ; -1.416 ns ; reset ; division:u1|clktmp ; clkin    ;
+---------------+-------------+-----------+-------+--------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Full Version
    Info: Processing started: Sat Jun 09 09:45:28 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off shuma -c shuma
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clkin" is an undefined clock
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "division:u1|clktmp" as buffer
Info: Clock "clkin" Internal fmax is restricted to 304.04 MHz between source register "counter:u2|q_temp[2]" and destination register "counter:u2|q_temp[1]"
    Info: fmax restricted to clock pin edge rate 3.289 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 2.516 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X13_Y5_N2; Fanout = 10; REG Node = 'counter:u2|q_temp[2]'
            Info: 2: + IC(1.333 ns) + CELL(1.183 ns) = 2.516 ns; Loc. = LC_X13_Y5_N0; Fanout = 10; REG Node = 'counter:u2|q_temp[1]'
            Info: Total cell delay = 1.183 ns ( 47.02 % )
            Info: Total interconnect delay = 1.333 ns ( 52.98 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clkin" to destination register is 8.151 ns
                Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 4; CLK Node = 'clkin'
                Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y3_N2; Fanout = 5; REG Node = 'division:u1|clktmp'
                Info: 3: + IC(3.038 ns) + CELL(0.918 ns) = 8.151 ns; Loc. = LC_X13_Y5_N0; Fanout = 10; REG Node = 'counter:u2|q_temp[1]'
                Info: Total cell delay = 3.375 ns ( 41.41 % )
                Info: Total interconnect delay = 4.776 ns ( 58.59 % )
            Info: - Longest clock path from clock "clkin" to source register is 8.151 ns
                Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 4; CLK Node = 'clkin'
                Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y3_N2; Fanout = 5; REG Node = 'division:u1|clktmp'
                Info: 3: + IC(3.038 ns) + CELL(0.918 ns) = 8.151 ns; Loc. = LC_X13_Y5_N2; Fanout = 10; REG Node = 'counter:u2|q_temp[2]'
                Info: Total cell delay = 3.375 ns ( 41.41 % )
                Info: Total interconnect delay = 4.776 ns ( 58.59 % )
        Info: + Micro clock to output delay of source is 0.376 ns
        Info: + Micro setup delay of destination is 0.333 ns
Info: tsu for register "division:u1|clktmp" (data pin = "reset", clock pin = "clkin") is 1.970 ns
    Info: + Longest pin to register delay is 5.456 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 4; PIN Node = 'reset'
        Info: 2: + IC(3.141 ns) + CELL(1.183 ns) = 5.456 ns; Loc. = LC_X12_Y3_N2; Fanout = 5; REG Node = 'division:u1|clktmp'
        Info: Total cell delay = 2.315 ns ( 42.43 % )
        Info: Total interconnect delay = 3.141 ns ( 57.57 % )
    Info: + Micro setup delay of destination is 0.333 ns
    Info: - Shortest clock path from clock "clkin" to destination register is 3.819 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 4; CLK Node = 'clkin'
        Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X12_Y3_N2; Fanout = 5; REG Node = 'division:u1|clktmp'
        Info: Total cell delay = 2.081 ns ( 54.49 % )
        Info: Total interconnect delay = 1.738 ns ( 45.51 % )
Info: tco from clock "clkin" to destination pin "clkout[6]" through register "counter:u2|q_temp[2]" is 15.431 ns
    Info: + Longest clock path from clock "clkin" to source register is 8.151 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 4; CLK Node = 'clkin'
        Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y3_N2; Fanout = 5; REG Node = 'division:u1|clktmp'
        Info: 3: + IC(3.038 ns) + CELL(0.918 ns) = 8.151 ns; Loc. = LC_X13_Y5_N2; Fanout = 10; REG Node = 'counter:u2|q_temp[2]'
        Info: Total cell delay = 3.375 ns ( 41.41 % )
        Info: Total interconnect delay = 4.776 ns ( 58.59 % )
    Info: + Micro clock to output delay of source is 0.376 ns
    Info: + Longest register to pin delay is 6.904 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X13_Y5_N2; Fanout = 10; REG Node = 'counter:u2|q_temp[2]'
        Info: 2: + IC(1.888 ns) + CELL(0.914 ns) = 2.802 ns; Loc. = LC_X10_Y5_N2; Fanout = 1; COMB Node = 'Mux0~0'
        Info: 3: + IC(1.780 ns) + CELL(2.322 ns) = 6.904 ns; Loc. = PIN_62; Fanout = 0; PIN Node = 'clkout[6]'
        Info: Total cell delay = 3.236 ns ( 46.87 % )
        Info: Total interconnect delay = 3.668 ns ( 53.13 % )
Info: th for register "division:u1|clktmp" (data pin = "reset", clock pin = "clkin") is -1.416 ns
    Info: + Longest clock path from clock "clkin" to destination register is 3.819 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 4; CLK Node = 'clkin'
        Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X12_Y3_N2; Fanout = 5; REG Node = 'division:u1|clktmp'
        Info: Total cell delay = 2.081 ns ( 54.49 % )
        Info: Total interconnect delay = 1.738 ns ( 45.51 % )
    Info: + Micro hold delay of destination is 0.221 ns
    Info: - Shortest pin to register delay is 5.456 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 4; PIN Node = 'reset'
        Info: 2: + IC(3.141 ns) + CELL(1.183 ns) = 5.456 ns; Loc. = LC_X12_Y3_N2; Fanout = 5; REG Node = 'division:u1|clktmp'
        Info: Total cell delay = 2.315 ns ( 42.43 % )
        Info: Total interconnect delay = 3.141 ns ( 57.57 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 151 megabytes
    Info: Processing ended: Sat Jun 09 09:45:28 2018
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


