<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>i915_reg.h source code [netbsd/sys/external/bsd/drm/dist/shared-core/i915_reg.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/external/bsd/drm/dist/shared-core/i915_reg.h'; var root_path = '../../../../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../../..'>netbsd</a>/<a href='../../../../..'>sys</a>/<a href='../../../..'>external</a>/<a href='../../..'>bsd</a>/<a href='../..'>drm</a>/<a href='..'>dist</a>/<a href='./'>shared-core</a>/<a href='i915_reg.h.html'>i915_reg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* Copyright 2003 Tungsten Graphics, Inc., Cedar Park, Texas.</i></td></tr>
<tr><th id="2">2</th><td><i> * All Rights Reserved.</i></td></tr>
<tr><th id="3">3</th><td><i> *</i></td></tr>
<tr><th id="4">4</th><td><i> * Permission is hereby granted, free of charge, to any person obtaining a</i></td></tr>
<tr><th id="5">5</th><td><i> * copy of this software and associated documentation files (the</i></td></tr>
<tr><th id="6">6</th><td><i> * "Software"), to deal in the Software without restriction, including</i></td></tr>
<tr><th id="7">7</th><td><i> * without limitation the rights to use, copy, modify, merge, publish,</i></td></tr>
<tr><th id="8">8</th><td><i> * distribute, sub license, and/or sell copies of the Software, and to</i></td></tr>
<tr><th id="9">9</th><td><i> * permit persons to whom the Software is furnished to do so, subject to</i></td></tr>
<tr><th id="10">10</th><td><i> * the following conditions:</i></td></tr>
<tr><th id="11">11</th><td><i> *</i></td></tr>
<tr><th id="12">12</th><td><i> * The above copyright notice and this permission notice (including the</i></td></tr>
<tr><th id="13">13</th><td><i> * next paragraph) shall be included in all copies or substantial portions</i></td></tr>
<tr><th id="14">14</th><td><i> * of the Software.</i></td></tr>
<tr><th id="15">15</th><td><i> *</i></td></tr>
<tr><th id="16">16</th><td><i> * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS</i></td></tr>
<tr><th id="17">17</th><td><i> * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF</i></td></tr>
<tr><th id="18">18</th><td><i> * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT.</i></td></tr>
<tr><th id="19">19</th><td><i> * IN NO EVENT SHALL TUNGSTEN GRAPHICS AND/OR ITS SUPPLIERS BE LIABLE FOR</i></td></tr>
<tr><th id="20">20</th><td><i> * ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT,</i></td></tr>
<tr><th id="21">21</th><td><i> * TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE</i></td></tr>
<tr><th id="22">22</th><td><i> * SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.</i></td></tr>
<tr><th id="23">23</th><td><i> */</i></td></tr>
<tr><th id="24">24</th><td></td></tr>
<tr><th id="25">25</th><td><u>#<span data-ppcond="25">ifndef</span> <span class="macro" data-ref="_M/_I915_REG_H_">_I915_REG_H_</span></u></td></tr>
<tr><th id="26">26</th><td><u>#define <dfn class="macro" id="_M/_I915_REG_H_" data-ref="_M/_I915_REG_H_">_I915_REG_H_</dfn></u></td></tr>
<tr><th id="27">27</th><td></td></tr>
<tr><th id="28">28</th><td><i>/*</i></td></tr>
<tr><th id="29">29</th><td><i> * The Bridge device's PCI config space has information about the</i></td></tr>
<tr><th id="30">30</th><td><i> * fb aperture size and the amount of pre-reserved memory.</i></td></tr>
<tr><th id="31">31</th><td><i> */</i></td></tr>
<tr><th id="32">32</th><td><u>#define <dfn class="macro" id="_M/INTEL_GMCH_CTRL" data-ref="_M/INTEL_GMCH_CTRL">INTEL_GMCH_CTRL</dfn>		0x52</u></td></tr>
<tr><th id="33">33</th><td><u>#define <dfn class="macro" id="_M/INTEL_GMCH_ENABLED" data-ref="_M/INTEL_GMCH_ENABLED">INTEL_GMCH_ENABLED</dfn>	0x4</u></td></tr>
<tr><th id="34">34</th><td><u>#define <dfn class="macro" id="_M/INTEL_GMCH_MEM_MASK" data-ref="_M/INTEL_GMCH_MEM_MASK">INTEL_GMCH_MEM_MASK</dfn>	0x1</u></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/INTEL_GMCH_MEM_64M" data-ref="_M/INTEL_GMCH_MEM_64M">INTEL_GMCH_MEM_64M</dfn>	0x1</u></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/INTEL_GMCH_MEM_128M" data-ref="_M/INTEL_GMCH_MEM_128M">INTEL_GMCH_MEM_128M</dfn>	0</u></td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td><u>#define <dfn class="macro" id="_M/INTEL_855_GMCH_GMS_MASK" data-ref="_M/INTEL_855_GMCH_GMS_MASK">INTEL_855_GMCH_GMS_MASK</dfn>		(0x7 &lt;&lt; 4)</u></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/INTEL_855_GMCH_GMS_DISABLED" data-ref="_M/INTEL_855_GMCH_GMS_DISABLED">INTEL_855_GMCH_GMS_DISABLED</dfn>	(0x0 &lt;&lt; 4)</u></td></tr>
<tr><th id="40">40</th><td><u>#define <dfn class="macro" id="_M/INTEL_855_GMCH_GMS_STOLEN_1M" data-ref="_M/INTEL_855_GMCH_GMS_STOLEN_1M">INTEL_855_GMCH_GMS_STOLEN_1M</dfn>	(0x1 &lt;&lt; 4)</u></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/INTEL_855_GMCH_GMS_STOLEN_4M" data-ref="_M/INTEL_855_GMCH_GMS_STOLEN_4M">INTEL_855_GMCH_GMS_STOLEN_4M</dfn>	(0x2 &lt;&lt; 4)</u></td></tr>
<tr><th id="42">42</th><td><u>#define <dfn class="macro" id="_M/INTEL_855_GMCH_GMS_STOLEN_8M" data-ref="_M/INTEL_855_GMCH_GMS_STOLEN_8M">INTEL_855_GMCH_GMS_STOLEN_8M</dfn>	(0x3 &lt;&lt; 4)</u></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/INTEL_855_GMCH_GMS_STOLEN_16M" data-ref="_M/INTEL_855_GMCH_GMS_STOLEN_16M">INTEL_855_GMCH_GMS_STOLEN_16M</dfn>	(0x4 &lt;&lt; 4)</u></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/INTEL_855_GMCH_GMS_STOLEN_32M" data-ref="_M/INTEL_855_GMCH_GMS_STOLEN_32M">INTEL_855_GMCH_GMS_STOLEN_32M</dfn>	(0x5 &lt;&lt; 4)</u></td></tr>
<tr><th id="45">45</th><td></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/INTEL_915G_GMCH_GMS_STOLEN_48M" data-ref="_M/INTEL_915G_GMCH_GMS_STOLEN_48M">INTEL_915G_GMCH_GMS_STOLEN_48M</dfn>	(0x6 &lt;&lt; 4)</u></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/INTEL_915G_GMCH_GMS_STOLEN_64M" data-ref="_M/INTEL_915G_GMCH_GMS_STOLEN_64M">INTEL_915G_GMCH_GMS_STOLEN_64M</dfn>	(0x7 &lt;&lt; 4)</u></td></tr>
<tr><th id="48">48</th><td></td></tr>
<tr><th id="49">49</th><td><i>/* PCI config space */</i></td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/HPLLCC" data-ref="_M/HPLLCC">HPLLCC</dfn>	0xc0 /* 855 only */</u></td></tr>
<tr><th id="52">52</th><td><u>#define   <dfn class="macro" id="_M/GC_CLOCK_CONTROL_MASK" data-ref="_M/GC_CLOCK_CONTROL_MASK">GC_CLOCK_CONTROL_MASK</dfn>		(3 &lt;&lt; 0)</u></td></tr>
<tr><th id="53">53</th><td><u>#define   <dfn class="macro" id="_M/GC_CLOCK_133_200" data-ref="_M/GC_CLOCK_133_200">GC_CLOCK_133_200</dfn>		(0 &lt;&lt; 0)</u></td></tr>
<tr><th id="54">54</th><td><u>#define   <dfn class="macro" id="_M/GC_CLOCK_100_200" data-ref="_M/GC_CLOCK_100_200">GC_CLOCK_100_200</dfn>		(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="55">55</th><td><u>#define   <dfn class="macro" id="_M/GC_CLOCK_100_133" data-ref="_M/GC_CLOCK_100_133">GC_CLOCK_100_133</dfn>		(2 &lt;&lt; 0)</u></td></tr>
<tr><th id="56">56</th><td><u>#define   <dfn class="macro" id="_M/GC_CLOCK_166_250" data-ref="_M/GC_CLOCK_166_250">GC_CLOCK_166_250</dfn>		(3 &lt;&lt; 0)</u></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/GCFGC" data-ref="_M/GCFGC">GCFGC</dfn>	0xf0 /* 915+ only */</u></td></tr>
<tr><th id="58">58</th><td><u>#define   <dfn class="macro" id="_M/GC_LOW_FREQUENCY_ENABLE" data-ref="_M/GC_LOW_FREQUENCY_ENABLE">GC_LOW_FREQUENCY_ENABLE</dfn>	(1 &lt;&lt; 7)</u></td></tr>
<tr><th id="59">59</th><td><u>#define   <dfn class="macro" id="_M/GC_DISPLAY_CLOCK_190_200_MHZ" data-ref="_M/GC_DISPLAY_CLOCK_190_200_MHZ">GC_DISPLAY_CLOCK_190_200_MHZ</dfn>	(0 &lt;&lt; 4)</u></td></tr>
<tr><th id="60">60</th><td><u>#define   <dfn class="macro" id="_M/GC_DISPLAY_CLOCK_333_MHZ" data-ref="_M/GC_DISPLAY_CLOCK_333_MHZ">GC_DISPLAY_CLOCK_333_MHZ</dfn>	(4 &lt;&lt; 4)</u></td></tr>
<tr><th id="61">61</th><td><u>#define   <dfn class="macro" id="_M/GC_DISPLAY_CLOCK_MASK" data-ref="_M/GC_DISPLAY_CLOCK_MASK">GC_DISPLAY_CLOCK_MASK</dfn>		(7 &lt;&lt; 4)</u></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/LBB" data-ref="_M/LBB">LBB</dfn>	0xf4</u></td></tr>
<tr><th id="63">63</th><td></td></tr>
<tr><th id="64">64</th><td><i>/* VGA stuff */</i></td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/VGA_ST01_MDA" data-ref="_M/VGA_ST01_MDA">VGA_ST01_MDA</dfn> 0x3ba</u></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/VGA_ST01_CGA" data-ref="_M/VGA_ST01_CGA">VGA_ST01_CGA</dfn> 0x3da</u></td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/VGA_MSR_WRITE" data-ref="_M/VGA_MSR_WRITE">VGA_MSR_WRITE</dfn> 0x3c2</u></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/VGA_MSR_READ" data-ref="_M/VGA_MSR_READ">VGA_MSR_READ</dfn> 0x3cc</u></td></tr>
<tr><th id="71">71</th><td><u>#define   <dfn class="macro" id="_M/VGA_MSR_MEM_EN" data-ref="_M/VGA_MSR_MEM_EN">VGA_MSR_MEM_EN</dfn> (1&lt;&lt;1)</u></td></tr>
<tr><th id="72">72</th><td><u>#define   <dfn class="macro" id="_M/VGA_MSR_CGA_MODE" data-ref="_M/VGA_MSR_CGA_MODE">VGA_MSR_CGA_MODE</dfn> (1&lt;&lt;0)</u></td></tr>
<tr><th id="73">73</th><td></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/VGA_SR_INDEX" data-ref="_M/VGA_SR_INDEX">VGA_SR_INDEX</dfn> 0x3c4</u></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/VGA_SR_DATA" data-ref="_M/VGA_SR_DATA">VGA_SR_DATA</dfn> 0x3c5</u></td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/VGA_AR_INDEX" data-ref="_M/VGA_AR_INDEX">VGA_AR_INDEX</dfn> 0x3c0</u></td></tr>
<tr><th id="78">78</th><td><u>#define   <dfn class="macro" id="_M/VGA_AR_VID_EN" data-ref="_M/VGA_AR_VID_EN">VGA_AR_VID_EN</dfn> (1&lt;&lt;5)</u></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/VGA_AR_DATA_WRITE" data-ref="_M/VGA_AR_DATA_WRITE">VGA_AR_DATA_WRITE</dfn> 0x3c0</u></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/VGA_AR_DATA_READ" data-ref="_M/VGA_AR_DATA_READ">VGA_AR_DATA_READ</dfn> 0x3c1</u></td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/VGA_GR_INDEX" data-ref="_M/VGA_GR_INDEX">VGA_GR_INDEX</dfn> 0x3ce</u></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/VGA_GR_DATA" data-ref="_M/VGA_GR_DATA">VGA_GR_DATA</dfn> 0x3cf</u></td></tr>
<tr><th id="84">84</th><td><i>/* GR05 */</i></td></tr>
<tr><th id="85">85</th><td><u>#define   <dfn class="macro" id="_M/VGA_GR_MEM_READ_MODE_SHIFT" data-ref="_M/VGA_GR_MEM_READ_MODE_SHIFT">VGA_GR_MEM_READ_MODE_SHIFT</dfn> 3</u></td></tr>
<tr><th id="86">86</th><td><u>#define     <dfn class="macro" id="_M/VGA_GR_MEM_READ_MODE_PLANE" data-ref="_M/VGA_GR_MEM_READ_MODE_PLANE">VGA_GR_MEM_READ_MODE_PLANE</dfn> 1</u></td></tr>
<tr><th id="87">87</th><td><i>/* GR06 */</i></td></tr>
<tr><th id="88">88</th><td><u>#define   <dfn class="macro" id="_M/VGA_GR_MEM_MODE_MASK" data-ref="_M/VGA_GR_MEM_MODE_MASK">VGA_GR_MEM_MODE_MASK</dfn> 0xc</u></td></tr>
<tr><th id="89">89</th><td><u>#define   <dfn class="macro" id="_M/VGA_GR_MEM_MODE_SHIFT" data-ref="_M/VGA_GR_MEM_MODE_SHIFT">VGA_GR_MEM_MODE_SHIFT</dfn> 2</u></td></tr>
<tr><th id="90">90</th><td><u>#define   <dfn class="macro" id="_M/VGA_GR_MEM_A0000_AFFFF" data-ref="_M/VGA_GR_MEM_A0000_AFFFF">VGA_GR_MEM_A0000_AFFFF</dfn> 0</u></td></tr>
<tr><th id="91">91</th><td><u>#define   <dfn class="macro" id="_M/VGA_GR_MEM_A0000_BFFFF" data-ref="_M/VGA_GR_MEM_A0000_BFFFF">VGA_GR_MEM_A0000_BFFFF</dfn> 1</u></td></tr>
<tr><th id="92">92</th><td><u>#define   <dfn class="macro" id="_M/VGA_GR_MEM_B0000_B7FFF" data-ref="_M/VGA_GR_MEM_B0000_B7FFF">VGA_GR_MEM_B0000_B7FFF</dfn> 2</u></td></tr>
<tr><th id="93">93</th><td><u>#define   <dfn class="macro" id="_M/VGA_GR_MEM_B0000_BFFFF" data-ref="_M/VGA_GR_MEM_B0000_BFFFF">VGA_GR_MEM_B0000_BFFFF</dfn> 3</u></td></tr>
<tr><th id="94">94</th><td></td></tr>
<tr><th id="95">95</th><td><u>#define <dfn class="macro" id="_M/VGA_DACMASK" data-ref="_M/VGA_DACMASK">VGA_DACMASK</dfn> 0x3c6</u></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/VGA_DACRX" data-ref="_M/VGA_DACRX">VGA_DACRX</dfn> 0x3c7</u></td></tr>
<tr><th id="97">97</th><td><u>#define <dfn class="macro" id="_M/VGA_DACWX" data-ref="_M/VGA_DACWX">VGA_DACWX</dfn> 0x3c8</u></td></tr>
<tr><th id="98">98</th><td><u>#define <dfn class="macro" id="_M/VGA_DACDATA" data-ref="_M/VGA_DACDATA">VGA_DACDATA</dfn> 0x3c9</u></td></tr>
<tr><th id="99">99</th><td></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/VGA_CR_INDEX_MDA" data-ref="_M/VGA_CR_INDEX_MDA">VGA_CR_INDEX_MDA</dfn> 0x3b4</u></td></tr>
<tr><th id="101">101</th><td><u>#define <dfn class="macro" id="_M/VGA_CR_DATA_MDA" data-ref="_M/VGA_CR_DATA_MDA">VGA_CR_DATA_MDA</dfn> 0x3b5</u></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/VGA_CR_INDEX_CGA" data-ref="_M/VGA_CR_INDEX_CGA">VGA_CR_INDEX_CGA</dfn> 0x3d4</u></td></tr>
<tr><th id="103">103</th><td><u>#define <dfn class="macro" id="_M/VGA_CR_DATA_CGA" data-ref="_M/VGA_CR_DATA_CGA">VGA_CR_DATA_CGA</dfn> 0x3d5</u></td></tr>
<tr><th id="104">104</th><td></td></tr>
<tr><th id="105">105</th><td><i>/*</i></td></tr>
<tr><th id="106">106</th><td><i> * Memory interface instructions used by the kernel</i></td></tr>
<tr><th id="107">107</th><td><i> */</i></td></tr>
<tr><th id="108">108</th><td><u>#define <dfn class="macro" id="_M/MI_INSTR" data-ref="_M/MI_INSTR">MI_INSTR</dfn>(opcode, flags) (((opcode) &lt;&lt; 23) | (flags))</u></td></tr>
<tr><th id="109">109</th><td></td></tr>
<tr><th id="110">110</th><td><u>#define <dfn class="macro" id="_M/MI_NOOP" data-ref="_M/MI_NOOP">MI_NOOP</dfn>			MI_INSTR(0, 0)</u></td></tr>
<tr><th id="111">111</th><td><u>#define <dfn class="macro" id="_M/MI_USER_INTERRUPT" data-ref="_M/MI_USER_INTERRUPT">MI_USER_INTERRUPT</dfn>	MI_INSTR(0x02, 0)</u></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/MI_WAIT_FOR_EVENT" data-ref="_M/MI_WAIT_FOR_EVENT">MI_WAIT_FOR_EVENT</dfn>       MI_INSTR(0x03, 0)</u></td></tr>
<tr><th id="113">113</th><td><u>#define   <dfn class="macro" id="_M/MI_WAIT_FOR_PLANE_B_FLIP" data-ref="_M/MI_WAIT_FOR_PLANE_B_FLIP">MI_WAIT_FOR_PLANE_B_FLIP</dfn>      (1&lt;&lt;6)</u></td></tr>
<tr><th id="114">114</th><td><u>#define   <dfn class="macro" id="_M/MI_WAIT_FOR_PLANE_A_FLIP" data-ref="_M/MI_WAIT_FOR_PLANE_A_FLIP">MI_WAIT_FOR_PLANE_A_FLIP</dfn>      (1&lt;&lt;2)</u></td></tr>
<tr><th id="115">115</th><td><u>#define   <dfn class="macro" id="_M/MI_WAIT_FOR_PLANE_A_SCANLINES" data-ref="_M/MI_WAIT_FOR_PLANE_A_SCANLINES">MI_WAIT_FOR_PLANE_A_SCANLINES</dfn> (1&lt;&lt;1)</u></td></tr>
<tr><th id="116">116</th><td><u>#define <dfn class="macro" id="_M/MI_FLUSH" data-ref="_M/MI_FLUSH">MI_FLUSH</dfn>		MI_INSTR(0x04, 0)</u></td></tr>
<tr><th id="117">117</th><td><u>#define   <dfn class="macro" id="_M/MI_READ_FLUSH" data-ref="_M/MI_READ_FLUSH">MI_READ_FLUSH</dfn>		(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="118">118</th><td><u>#define   <dfn class="macro" id="_M/MI_EXE_FLUSH" data-ref="_M/MI_EXE_FLUSH">MI_EXE_FLUSH</dfn>		(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="119">119</th><td><u>#define   <dfn class="macro" id="_M/MI_NO_WRITE_FLUSH" data-ref="_M/MI_NO_WRITE_FLUSH">MI_NO_WRITE_FLUSH</dfn>	(1 &lt;&lt; 2)</u></td></tr>
<tr><th id="120">120</th><td><u>#define   <dfn class="macro" id="_M/MI_SCENE_COUNT" data-ref="_M/MI_SCENE_COUNT">MI_SCENE_COUNT</dfn>	(1 &lt;&lt; 3) /* just increment scene count */</u></td></tr>
<tr><th id="121">121</th><td><u>#define   <dfn class="macro" id="_M/MI_END_SCENE" data-ref="_M/MI_END_SCENE">MI_END_SCENE</dfn>		(1 &lt;&lt; 4) /* flush binner and incr scene count */</u></td></tr>
<tr><th id="122">122</th><td><u>#define <dfn class="macro" id="_M/MI_BATCH_BUFFER_END" data-ref="_M/MI_BATCH_BUFFER_END">MI_BATCH_BUFFER_END</dfn>	MI_INSTR(0x0a, 0)</u></td></tr>
<tr><th id="123">123</th><td><u>#define <dfn class="macro" id="_M/MI_REPORT_HEAD" data-ref="_M/MI_REPORT_HEAD">MI_REPORT_HEAD</dfn>		MI_INSTR(0x07, 0)</u></td></tr>
<tr><th id="124">124</th><td><u>#define <dfn class="macro" id="_M/MI_LOAD_SCAN_LINES_INCL" data-ref="_M/MI_LOAD_SCAN_LINES_INCL">MI_LOAD_SCAN_LINES_INCL</dfn> MI_INSTR(0x12, 0)</u></td></tr>
<tr><th id="125">125</th><td><u>#define <dfn class="macro" id="_M/MI_STORE_DWORD_IMM" data-ref="_M/MI_STORE_DWORD_IMM">MI_STORE_DWORD_IMM</dfn>	MI_INSTR(0x20, 1)</u></td></tr>
<tr><th id="126">126</th><td><u>#define   <dfn class="macro" id="_M/MI_MEM_VIRTUAL" data-ref="_M/MI_MEM_VIRTUAL">MI_MEM_VIRTUAL</dfn>	(1 &lt;&lt; 22) /* 965+ only */</u></td></tr>
<tr><th id="127">127</th><td><u>#define <dfn class="macro" id="_M/MI_STORE_DWORD_INDEX" data-ref="_M/MI_STORE_DWORD_INDEX">MI_STORE_DWORD_INDEX</dfn>	MI_INSTR(0x21, 1)</u></td></tr>
<tr><th id="128">128</th><td><u>#define   <dfn class="macro" id="_M/MI_STORE_DWORD_INDEX_SHIFT" data-ref="_M/MI_STORE_DWORD_INDEX_SHIFT">MI_STORE_DWORD_INDEX_SHIFT</dfn> 2</u></td></tr>
<tr><th id="129">129</th><td><u>#define <dfn class="macro" id="_M/MI_LOAD_REGISTER_IMM" data-ref="_M/MI_LOAD_REGISTER_IMM">MI_LOAD_REGISTER_IMM</dfn>	MI_INSTR(0x22, 1)</u></td></tr>
<tr><th id="130">130</th><td><u>#define <dfn class="macro" id="_M/MI_BATCH_BUFFER" data-ref="_M/MI_BATCH_BUFFER">MI_BATCH_BUFFER</dfn>		MI_INSTR(0x30, 1)</u></td></tr>
<tr><th id="131">131</th><td><u>#define   <dfn class="macro" id="_M/MI_BATCH_NON_SECURE" data-ref="_M/MI_BATCH_NON_SECURE">MI_BATCH_NON_SECURE</dfn>	(1)</u></td></tr>
<tr><th id="132">132</th><td><u>#define   <dfn class="macro" id="_M/MI_BATCH_NON_SECURE_I965" data-ref="_M/MI_BATCH_NON_SECURE_I965">MI_BATCH_NON_SECURE_I965</dfn> (1&lt;&lt;8)</u></td></tr>
<tr><th id="133">133</th><td><u>#define <dfn class="macro" id="_M/MI_BATCH_BUFFER_START" data-ref="_M/MI_BATCH_BUFFER_START">MI_BATCH_BUFFER_START</dfn>	MI_INSTR(0x31, 0)</u></td></tr>
<tr><th id="134">134</th><td></td></tr>
<tr><th id="135">135</th><td><i>/*</i></td></tr>
<tr><th id="136">136</th><td><i> * 3D instructions used by the kernel</i></td></tr>
<tr><th id="137">137</th><td><i> */</i></td></tr>
<tr><th id="138">138</th><td><u>#define <dfn class="macro" id="_M/GFX_INSTR" data-ref="_M/GFX_INSTR">GFX_INSTR</dfn>(opcode, flags) ((0x3 &lt;&lt; 29) | ((opcode) &lt;&lt; 24) | (flags))</u></td></tr>
<tr><th id="139">139</th><td></td></tr>
<tr><th id="140">140</th><td><u>#define <dfn class="macro" id="_M/GFX_OP_RASTER_RULES" data-ref="_M/GFX_OP_RASTER_RULES">GFX_OP_RASTER_RULES</dfn>    ((0x3&lt;&lt;29)|(0x7&lt;&lt;24))</u></td></tr>
<tr><th id="141">141</th><td><u>#define <dfn class="macro" id="_M/GFX_OP_SCISSOR" data-ref="_M/GFX_OP_SCISSOR">GFX_OP_SCISSOR</dfn>         ((0x3&lt;&lt;29)|(0x1c&lt;&lt;24)|(0x10&lt;&lt;19))</u></td></tr>
<tr><th id="142">142</th><td><u>#define   <dfn class="macro" id="_M/SC_UPDATE_SCISSOR" data-ref="_M/SC_UPDATE_SCISSOR">SC_UPDATE_SCISSOR</dfn>       (0x1&lt;&lt;1)</u></td></tr>
<tr><th id="143">143</th><td><u>#define   <dfn class="macro" id="_M/SC_ENABLE_MASK" data-ref="_M/SC_ENABLE_MASK">SC_ENABLE_MASK</dfn>          (0x1&lt;&lt;0)</u></td></tr>
<tr><th id="144">144</th><td><u>#define   <dfn class="macro" id="_M/SC_ENABLE" data-ref="_M/SC_ENABLE">SC_ENABLE</dfn>               (0x1&lt;&lt;0)</u></td></tr>
<tr><th id="145">145</th><td><u>#define <dfn class="macro" id="_M/GFX_OP_LOAD_INDIRECT" data-ref="_M/GFX_OP_LOAD_INDIRECT">GFX_OP_LOAD_INDIRECT</dfn>   ((0x3&lt;&lt;29)|(0x1d&lt;&lt;24)|(0x7&lt;&lt;16))</u></td></tr>
<tr><th id="146">146</th><td><u>#define <dfn class="macro" id="_M/GFX_OP_SCISSOR_INFO" data-ref="_M/GFX_OP_SCISSOR_INFO">GFX_OP_SCISSOR_INFO</dfn>    ((0x3&lt;&lt;29)|(0x1d&lt;&lt;24)|(0x81&lt;&lt;16)|(0x1))</u></td></tr>
<tr><th id="147">147</th><td><u>#define   <dfn class="macro" id="_M/SCI_YMIN_MASK" data-ref="_M/SCI_YMIN_MASK">SCI_YMIN_MASK</dfn>      (0xffff&lt;&lt;16)</u></td></tr>
<tr><th id="148">148</th><td><u>#define   <dfn class="macro" id="_M/SCI_XMIN_MASK" data-ref="_M/SCI_XMIN_MASK">SCI_XMIN_MASK</dfn>      (0xffff&lt;&lt;0)</u></td></tr>
<tr><th id="149">149</th><td><u>#define   <dfn class="macro" id="_M/SCI_YMAX_MASK" data-ref="_M/SCI_YMAX_MASK">SCI_YMAX_MASK</dfn>      (0xffff&lt;&lt;16)</u></td></tr>
<tr><th id="150">150</th><td><u>#define   <dfn class="macro" id="_M/SCI_XMAX_MASK" data-ref="_M/SCI_XMAX_MASK">SCI_XMAX_MASK</dfn>      (0xffff&lt;&lt;0)</u></td></tr>
<tr><th id="151">151</th><td><u>#define <dfn class="macro" id="_M/GFX_OP_SCISSOR_ENABLE" data-ref="_M/GFX_OP_SCISSOR_ENABLE">GFX_OP_SCISSOR_ENABLE</dfn>	 ((0x3&lt;&lt;29)|(0x1c&lt;&lt;24)|(0x10&lt;&lt;19))</u></td></tr>
<tr><th id="152">152</th><td><u>#define <dfn class="macro" id="_M/GFX_OP_SCISSOR_RECT" data-ref="_M/GFX_OP_SCISSOR_RECT">GFX_OP_SCISSOR_RECT</dfn>	 ((0x3&lt;&lt;29)|(0x1d&lt;&lt;24)|(0x81&lt;&lt;16)|1)</u></td></tr>
<tr><th id="153">153</th><td><u>#define <dfn class="macro" id="_M/GFX_OP_COLOR_FACTOR" data-ref="_M/GFX_OP_COLOR_FACTOR">GFX_OP_COLOR_FACTOR</dfn>      ((0x3&lt;&lt;29)|(0x1d&lt;&lt;24)|(0x1&lt;&lt;16)|0x0)</u></td></tr>
<tr><th id="154">154</th><td><u>#define <dfn class="macro" id="_M/GFX_OP_STIPPLE" data-ref="_M/GFX_OP_STIPPLE">GFX_OP_STIPPLE</dfn>           ((0x3&lt;&lt;29)|(0x1d&lt;&lt;24)|(0x83&lt;&lt;16))</u></td></tr>
<tr><th id="155">155</th><td><u>#define <dfn class="macro" id="_M/GFX_OP_MAP_INFO" data-ref="_M/GFX_OP_MAP_INFO">GFX_OP_MAP_INFO</dfn>          ((0x3&lt;&lt;29)|(0x1d&lt;&lt;24)|0x4)</u></td></tr>
<tr><th id="156">156</th><td><u>#define <dfn class="macro" id="_M/GFX_OP_DESTBUFFER_VARS" data-ref="_M/GFX_OP_DESTBUFFER_VARS">GFX_OP_DESTBUFFER_VARS</dfn>   ((0x3&lt;&lt;29)|(0x1d&lt;&lt;24)|(0x85&lt;&lt;16)|0x0)</u></td></tr>
<tr><th id="157">157</th><td><u>#define <dfn class="macro" id="_M/GFX_OP_DESTBUFFER_INFO" data-ref="_M/GFX_OP_DESTBUFFER_INFO">GFX_OP_DESTBUFFER_INFO</dfn>	 ((0x3&lt;&lt;29)|(0x1d&lt;&lt;24)|(0x8e&lt;&lt;16)|1)</u></td></tr>
<tr><th id="158">158</th><td><u>#define <dfn class="macro" id="_M/GFX_OP_DRAWRECT_INFO" data-ref="_M/GFX_OP_DRAWRECT_INFO">GFX_OP_DRAWRECT_INFO</dfn>     ((0x3&lt;&lt;29)|(0x1d&lt;&lt;24)|(0x80&lt;&lt;16)|(0x3))</u></td></tr>
<tr><th id="159">159</th><td><u>#define <dfn class="macro" id="_M/GFX_OP_DRAWRECT_INFO_I965" data-ref="_M/GFX_OP_DRAWRECT_INFO_I965">GFX_OP_DRAWRECT_INFO_I965</dfn>  ((0x7900&lt;&lt;16)|0x2)</u></td></tr>
<tr><th id="160">160</th><td><u>#define <dfn class="macro" id="_M/SRC_COPY_BLT_CMD" data-ref="_M/SRC_COPY_BLT_CMD">SRC_COPY_BLT_CMD</dfn>                ((2&lt;&lt;29)|(0x43&lt;&lt;22)|4)</u></td></tr>
<tr><th id="161">161</th><td><u>#define <dfn class="macro" id="_M/XY_SRC_COPY_BLT_CMD" data-ref="_M/XY_SRC_COPY_BLT_CMD">XY_SRC_COPY_BLT_CMD</dfn>		((2&lt;&lt;29)|(0x53&lt;&lt;22)|6)</u></td></tr>
<tr><th id="162">162</th><td><u>#define <dfn class="macro" id="_M/XY_MONO_SRC_COPY_IMM_BLT" data-ref="_M/XY_MONO_SRC_COPY_IMM_BLT">XY_MONO_SRC_COPY_IMM_BLT</dfn>	((2&lt;&lt;29)|(0x71&lt;&lt;22)|5)</u></td></tr>
<tr><th id="163">163</th><td><u>#define <dfn class="macro" id="_M/XY_SRC_COPY_BLT_WRITE_ALPHA" data-ref="_M/XY_SRC_COPY_BLT_WRITE_ALPHA">XY_SRC_COPY_BLT_WRITE_ALPHA</dfn>	(1&lt;&lt;21)</u></td></tr>
<tr><th id="164">164</th><td><u>#define <dfn class="macro" id="_M/XY_SRC_COPY_BLT_WRITE_RGB" data-ref="_M/XY_SRC_COPY_BLT_WRITE_RGB">XY_SRC_COPY_BLT_WRITE_RGB</dfn>	(1&lt;&lt;20)</u></td></tr>
<tr><th id="165">165</th><td><u>#define   <dfn class="macro" id="_M/BLT_DEPTH_8" data-ref="_M/BLT_DEPTH_8">BLT_DEPTH_8</dfn>			(0&lt;&lt;24)</u></td></tr>
<tr><th id="166">166</th><td><u>#define   <dfn class="macro" id="_M/BLT_DEPTH_16_565" data-ref="_M/BLT_DEPTH_16_565">BLT_DEPTH_16_565</dfn>		(1&lt;&lt;24)</u></td></tr>
<tr><th id="167">167</th><td><u>#define   <dfn class="macro" id="_M/BLT_DEPTH_16_1555" data-ref="_M/BLT_DEPTH_16_1555">BLT_DEPTH_16_1555</dfn>		(2&lt;&lt;24)</u></td></tr>
<tr><th id="168">168</th><td><u>#define   <dfn class="macro" id="_M/BLT_DEPTH_32" data-ref="_M/BLT_DEPTH_32">BLT_DEPTH_32</dfn>			(3&lt;&lt;24)</u></td></tr>
<tr><th id="169">169</th><td><u>#define   <dfn class="macro" id="_M/BLT_ROP_GXCOPY" data-ref="_M/BLT_ROP_GXCOPY">BLT_ROP_GXCOPY</dfn>		(0xcc&lt;&lt;16)</u></td></tr>
<tr><th id="170">170</th><td><u>#define <dfn class="macro" id="_M/XY_SRC_COPY_BLT_SRC_TILED" data-ref="_M/XY_SRC_COPY_BLT_SRC_TILED">XY_SRC_COPY_BLT_SRC_TILED</dfn>	(1&lt;&lt;15) /* 965+ only */</u></td></tr>
<tr><th id="171">171</th><td><u>#define <dfn class="macro" id="_M/XY_SRC_COPY_BLT_DST_TILED" data-ref="_M/XY_SRC_COPY_BLT_DST_TILED">XY_SRC_COPY_BLT_DST_TILED</dfn>	(1&lt;&lt;11) /* 965+ only */</u></td></tr>
<tr><th id="172">172</th><td><u>#define <dfn class="macro" id="_M/CMD_OP_DISPLAYBUFFER_INFO" data-ref="_M/CMD_OP_DISPLAYBUFFER_INFO">CMD_OP_DISPLAYBUFFER_INFO</dfn> ((0x0&lt;&lt;29)|(0x14&lt;&lt;23)|2)</u></td></tr>
<tr><th id="173">173</th><td><u>#define   <dfn class="macro" id="_M/ASYNC_FLIP" data-ref="_M/ASYNC_FLIP">ASYNC_FLIP</dfn>                (1&lt;&lt;22)</u></td></tr>
<tr><th id="174">174</th><td><u>#define   <dfn class="macro" id="_M/DISPLAY_PLANE_A" data-ref="_M/DISPLAY_PLANE_A">DISPLAY_PLANE_A</dfn>           (0&lt;&lt;20)</u></td></tr>
<tr><th id="175">175</th><td><u>#define   <dfn class="macro" id="_M/DISPLAY_PLANE_B" data-ref="_M/DISPLAY_PLANE_B">DISPLAY_PLANE_B</dfn>           (1&lt;&lt;20)</u></td></tr>
<tr><th id="176">176</th><td></td></tr>
<tr><th id="177">177</th><td><i>/*</i></td></tr>
<tr><th id="178">178</th><td><i> * Instruction and interrupt control regs</i></td></tr>
<tr><th id="179">179</th><td><i> */</i></td></tr>
<tr><th id="180">180</th><td></td></tr>
<tr><th id="181">181</th><td><u>#define <dfn class="macro" id="_M/PRB0_TAIL" data-ref="_M/PRB0_TAIL">PRB0_TAIL</dfn>	0x02030</u></td></tr>
<tr><th id="182">182</th><td><u>#define <dfn class="macro" id="_M/PRB0_HEAD" data-ref="_M/PRB0_HEAD">PRB0_HEAD</dfn>	0x02034</u></td></tr>
<tr><th id="183">183</th><td><u>#define <dfn class="macro" id="_M/PRB0_START" data-ref="_M/PRB0_START">PRB0_START</dfn>	0x02038</u></td></tr>
<tr><th id="184">184</th><td><u>#define <dfn class="macro" id="_M/PRB0_CTL" data-ref="_M/PRB0_CTL">PRB0_CTL</dfn>	0x0203c</u></td></tr>
<tr><th id="185">185</th><td><u>#define   <dfn class="macro" id="_M/TAIL_ADDR" data-ref="_M/TAIL_ADDR">TAIL_ADDR</dfn>		0x001FFFF8</u></td></tr>
<tr><th id="186">186</th><td><u>#define   <dfn class="macro" id="_M/HEAD_WRAP_COUNT" data-ref="_M/HEAD_WRAP_COUNT">HEAD_WRAP_COUNT</dfn>	0xFFE00000</u></td></tr>
<tr><th id="187">187</th><td><u>#define   <dfn class="macro" id="_M/HEAD_WRAP_ONE" data-ref="_M/HEAD_WRAP_ONE">HEAD_WRAP_ONE</dfn>		0x00200000</u></td></tr>
<tr><th id="188">188</th><td><u>#define   <dfn class="macro" id="_M/HEAD_ADDR" data-ref="_M/HEAD_ADDR">HEAD_ADDR</dfn>		0x001FFFFC</u></td></tr>
<tr><th id="189">189</th><td><u>#define   <dfn class="macro" id="_M/RING_NR_PAGES" data-ref="_M/RING_NR_PAGES">RING_NR_PAGES</dfn>		0x001FF000</u></td></tr>
<tr><th id="190">190</th><td><u>#define   <dfn class="macro" id="_M/RING_REPORT_MASK" data-ref="_M/RING_REPORT_MASK">RING_REPORT_MASK</dfn>	0x00000006</u></td></tr>
<tr><th id="191">191</th><td><u>#define   <dfn class="macro" id="_M/RING_REPORT_64K" data-ref="_M/RING_REPORT_64K">RING_REPORT_64K</dfn>	0x00000002</u></td></tr>
<tr><th id="192">192</th><td><u>#define   <dfn class="macro" id="_M/RING_REPORT_128K" data-ref="_M/RING_REPORT_128K">RING_REPORT_128K</dfn>	0x00000004</u></td></tr>
<tr><th id="193">193</th><td><u>#define   <dfn class="macro" id="_M/RING_NO_REPORT" data-ref="_M/RING_NO_REPORT">RING_NO_REPORT</dfn>	0x00000000</u></td></tr>
<tr><th id="194">194</th><td><u>#define   <dfn class="macro" id="_M/RING_VALID_MASK" data-ref="_M/RING_VALID_MASK">RING_VALID_MASK</dfn>	0x00000001</u></td></tr>
<tr><th id="195">195</th><td><u>#define   <dfn class="macro" id="_M/RING_VALID" data-ref="_M/RING_VALID">RING_VALID</dfn>		0x00000001</u></td></tr>
<tr><th id="196">196</th><td><u>#define   <dfn class="macro" id="_M/RING_INVALID" data-ref="_M/RING_INVALID">RING_INVALID</dfn>		0x00000000</u></td></tr>
<tr><th id="197">197</th><td><u>#define <dfn class="macro" id="_M/PRB1_TAIL" data-ref="_M/PRB1_TAIL">PRB1_TAIL</dfn>	0x02040 /* 915+ only */</u></td></tr>
<tr><th id="198">198</th><td><u>#define <dfn class="macro" id="_M/PRB1_HEAD" data-ref="_M/PRB1_HEAD">PRB1_HEAD</dfn>	0x02044 /* 915+ only */</u></td></tr>
<tr><th id="199">199</th><td><u>#define <dfn class="macro" id="_M/PRB1_START" data-ref="_M/PRB1_START">PRB1_START</dfn>	0x02048 /* 915+ only */</u></td></tr>
<tr><th id="200">200</th><td><u>#define <dfn class="macro" id="_M/PRB1_CTL" data-ref="_M/PRB1_CTL">PRB1_CTL</dfn>	0x0204c /* 915+ only */</u></td></tr>
<tr><th id="201">201</th><td><u>#define <dfn class="macro" id="_M/ACTHD_I965" data-ref="_M/ACTHD_I965">ACTHD_I965</dfn>	0x02074</u></td></tr>
<tr><th id="202">202</th><td><u>#define <dfn class="macro" id="_M/HWS_PGA" data-ref="_M/HWS_PGA">HWS_PGA</dfn>		0x02080</u></td></tr>
<tr><th id="203">203</th><td><u>#define <dfn class="macro" id="_M/HWS_ADDRESS_MASK" data-ref="_M/HWS_ADDRESS_MASK">HWS_ADDRESS_MASK</dfn>	0xfffff000</u></td></tr>
<tr><th id="204">204</th><td><u>#define <dfn class="macro" id="_M/HWS_START_ADDRESS_SHIFT" data-ref="_M/HWS_START_ADDRESS_SHIFT">HWS_START_ADDRESS_SHIFT</dfn>	4</u></td></tr>
<tr><th id="205">205</th><td><u>#define <dfn class="macro" id="_M/IPEIR" data-ref="_M/IPEIR">IPEIR</dfn>		0x02088</u></td></tr>
<tr><th id="206">206</th><td><u>#define <dfn class="macro" id="_M/NOPID" data-ref="_M/NOPID">NOPID</dfn>		0x02094</u></td></tr>
<tr><th id="207">207</th><td><u>#define <dfn class="macro" id="_M/HWSTAM" data-ref="_M/HWSTAM">HWSTAM</dfn>		0x02098</u></td></tr>
<tr><th id="208">208</th><td><u>#define <dfn class="macro" id="_M/SCPD0" data-ref="_M/SCPD0">SCPD0</dfn>		0x0209c /* 915+ only */</u></td></tr>
<tr><th id="209">209</th><td><u>#define <dfn class="macro" id="_M/IER" data-ref="_M/IER">IER</dfn>		0x020a0</u></td></tr>
<tr><th id="210">210</th><td><u>#define <dfn class="macro" id="_M/IIR" data-ref="_M/IIR">IIR</dfn>		0x020a4</u></td></tr>
<tr><th id="211">211</th><td><u>#define <dfn class="macro" id="_M/IMR" data-ref="_M/IMR">IMR</dfn>		0x020a8</u></td></tr>
<tr><th id="212">212</th><td><u>#define <dfn class="macro" id="_M/ISR" data-ref="_M/ISR">ISR</dfn>		0x020ac</u></td></tr>
<tr><th id="213">213</th><td><u>#define   <dfn class="macro" id="_M/I915_PIPE_CONTROL_NOTIFY_INTERRUPT" data-ref="_M/I915_PIPE_CONTROL_NOTIFY_INTERRUPT">I915_PIPE_CONTROL_NOTIFY_INTERRUPT</dfn>		(1&lt;&lt;18)</u></td></tr>
<tr><th id="214">214</th><td><u>#define   <dfn class="macro" id="_M/I915_DISPLAY_PORT_INTERRUPT" data-ref="_M/I915_DISPLAY_PORT_INTERRUPT">I915_DISPLAY_PORT_INTERRUPT</dfn>			(1&lt;&lt;17)</u></td></tr>
<tr><th id="215">215</th><td><u>#define   <dfn class="macro" id="_M/I915_RENDER_COMMAND_PARSER_ERROR_INTERRUPT" data-ref="_M/I915_RENDER_COMMAND_PARSER_ERROR_INTERRUPT">I915_RENDER_COMMAND_PARSER_ERROR_INTERRUPT</dfn>	(1&lt;&lt;15)</u></td></tr>
<tr><th id="216">216</th><td><u>#define   <dfn class="macro" id="_M/I915_GMCH_THERMAL_SENSOR_EVENT_INTERRUPT" data-ref="_M/I915_GMCH_THERMAL_SENSOR_EVENT_INTERRUPT">I915_GMCH_THERMAL_SENSOR_EVENT_INTERRUPT</dfn>	(1&lt;&lt;14)</u></td></tr>
<tr><th id="217">217</th><td><u>#define   <dfn class="macro" id="_M/I915_HWB_OOM_INTERRUPT" data-ref="_M/I915_HWB_OOM_INTERRUPT">I915_HWB_OOM_INTERRUPT</dfn>			(1&lt;&lt;13)</u></td></tr>
<tr><th id="218">218</th><td><u>#define   <dfn class="macro" id="_M/I915_SYNC_STATUS_INTERRUPT" data-ref="_M/I915_SYNC_STATUS_INTERRUPT">I915_SYNC_STATUS_INTERRUPT</dfn>			(1&lt;&lt;12)</u></td></tr>
<tr><th id="219">219</th><td><u>#define   <dfn class="macro" id="_M/I915_DISPLAY_PLANE_A_FLIP_PENDING_INTERRUPT" data-ref="_M/I915_DISPLAY_PLANE_A_FLIP_PENDING_INTERRUPT">I915_DISPLAY_PLANE_A_FLIP_PENDING_INTERRUPT</dfn>	(1&lt;&lt;11)</u></td></tr>
<tr><th id="220">220</th><td><u>#define   <dfn class="macro" id="_M/I915_DISPLAY_PLANE_B_FLIP_PENDING_INTERRUPT" data-ref="_M/I915_DISPLAY_PLANE_B_FLIP_PENDING_INTERRUPT">I915_DISPLAY_PLANE_B_FLIP_PENDING_INTERRUPT</dfn>	(1&lt;&lt;10)</u></td></tr>
<tr><th id="221">221</th><td><u>#define   <dfn class="macro" id="_M/I915_OVERLAY_PLANE_FLIP_PENDING_INTERRUPT" data-ref="_M/I915_OVERLAY_PLANE_FLIP_PENDING_INTERRUPT">I915_OVERLAY_PLANE_FLIP_PENDING_INTERRUPT</dfn>	(1&lt;&lt;9)</u></td></tr>
<tr><th id="222">222</th><td><u>#define   <dfn class="macro" id="_M/I915_DISPLAY_PLANE_C_FLIP_PENDING_INTERRUPT" data-ref="_M/I915_DISPLAY_PLANE_C_FLIP_PENDING_INTERRUPT">I915_DISPLAY_PLANE_C_FLIP_PENDING_INTERRUPT</dfn>	(1&lt;&lt;8)</u></td></tr>
<tr><th id="223">223</th><td><u>#define   <dfn class="macro" id="_M/I915_DISPLAY_PIPE_A_VBLANK_INTERRUPT" data-ref="_M/I915_DISPLAY_PIPE_A_VBLANK_INTERRUPT">I915_DISPLAY_PIPE_A_VBLANK_INTERRUPT</dfn>		(1&lt;&lt;7)</u></td></tr>
<tr><th id="224">224</th><td><u>#define   <dfn class="macro" id="_M/I915_DISPLAY_PIPE_A_EVENT_INTERRUPT" data-ref="_M/I915_DISPLAY_PIPE_A_EVENT_INTERRUPT">I915_DISPLAY_PIPE_A_EVENT_INTERRUPT</dfn>		(1&lt;&lt;6)</u></td></tr>
<tr><th id="225">225</th><td><u>#define   <dfn class="macro" id="_M/I915_DISPLAY_PIPE_B_VBLANK_INTERRUPT" data-ref="_M/I915_DISPLAY_PIPE_B_VBLANK_INTERRUPT">I915_DISPLAY_PIPE_B_VBLANK_INTERRUPT</dfn>		(1&lt;&lt;5)</u></td></tr>
<tr><th id="226">226</th><td><u>#define   <dfn class="macro" id="_M/I915_DISPLAY_PIPE_B_EVENT_INTERRUPT" data-ref="_M/I915_DISPLAY_PIPE_B_EVENT_INTERRUPT">I915_DISPLAY_PIPE_B_EVENT_INTERRUPT</dfn>		(1&lt;&lt;4)</u></td></tr>
<tr><th id="227">227</th><td><u>#define   <dfn class="macro" id="_M/I915_DEBUG_INTERRUPT" data-ref="_M/I915_DEBUG_INTERRUPT">I915_DEBUG_INTERRUPT</dfn>				(1&lt;&lt;2)</u></td></tr>
<tr><th id="228">228</th><td><u>#define   <dfn class="macro" id="_M/I915_USER_INTERRUPT" data-ref="_M/I915_USER_INTERRUPT">I915_USER_INTERRUPT</dfn>				(1&lt;&lt;1)</u></td></tr>
<tr><th id="229">229</th><td><u>#define   <dfn class="macro" id="_M/I915_ASLE_INTERRUPT" data-ref="_M/I915_ASLE_INTERRUPT">I915_ASLE_INTERRUPT</dfn>				(1&lt;&lt;0)</u></td></tr>
<tr><th id="230">230</th><td><u>#define <dfn class="macro" id="_M/EIR" data-ref="_M/EIR">EIR</dfn>		0x020b0</u></td></tr>
<tr><th id="231">231</th><td><u>#define <dfn class="macro" id="_M/EMR" data-ref="_M/EMR">EMR</dfn>		0x020b4</u></td></tr>
<tr><th id="232">232</th><td><u>#define <dfn class="macro" id="_M/ESR" data-ref="_M/ESR">ESR</dfn>		0x020b8</u></td></tr>
<tr><th id="233">233</th><td><u>#define <dfn class="macro" id="_M/INSTPM" data-ref="_M/INSTPM">INSTPM</dfn>	        0x020c0</u></td></tr>
<tr><th id="234">234</th><td><u>#define <dfn class="macro" id="_M/ACTHD" data-ref="_M/ACTHD">ACTHD</dfn>	        0x020c8</u></td></tr>
<tr><th id="235">235</th><td><u>#define <dfn class="macro" id="_M/FW_BLC" data-ref="_M/FW_BLC">FW_BLC</dfn>		0x020d8</u></td></tr>
<tr><th id="236">236</th><td><u>#define <dfn class="macro" id="_M/FW_BLC_SELF" data-ref="_M/FW_BLC_SELF">FW_BLC_SELF</dfn>	0x020e0 /* 915+ only */</u></td></tr>
<tr><th id="237">237</th><td><u>#define <dfn class="macro" id="_M/MI_ARB_STATE" data-ref="_M/MI_ARB_STATE">MI_ARB_STATE</dfn>	0x020e4 /* 915+ only */</u></td></tr>
<tr><th id="238">238</th><td><u>#define <dfn class="macro" id="_M/CACHE_MODE_0" data-ref="_M/CACHE_MODE_0">CACHE_MODE_0</dfn>	0x02120 /* 915+ only */</u></td></tr>
<tr><th id="239">239</th><td><u>#define   <dfn class="macro" id="_M/CM0_MASK_SHIFT" data-ref="_M/CM0_MASK_SHIFT">CM0_MASK_SHIFT</dfn>          16</u></td></tr>
<tr><th id="240">240</th><td><u>#define   <dfn class="macro" id="_M/CM0_IZ_OPT_DISABLE" data-ref="_M/CM0_IZ_OPT_DISABLE">CM0_IZ_OPT_DISABLE</dfn>      (1&lt;&lt;6)</u></td></tr>
<tr><th id="241">241</th><td><u>#define   <dfn class="macro" id="_M/CM0_ZR_OPT_DISABLE" data-ref="_M/CM0_ZR_OPT_DISABLE">CM0_ZR_OPT_DISABLE</dfn>      (1&lt;&lt;5)</u></td></tr>
<tr><th id="242">242</th><td><u>#define   <dfn class="macro" id="_M/CM0_DEPTH_EVICT_DISABLE" data-ref="_M/CM0_DEPTH_EVICT_DISABLE">CM0_DEPTH_EVICT_DISABLE</dfn> (1&lt;&lt;4)</u></td></tr>
<tr><th id="243">243</th><td><u>#define   <dfn class="macro" id="_M/CM0_COLOR_EVICT_DISABLE" data-ref="_M/CM0_COLOR_EVICT_DISABLE">CM0_COLOR_EVICT_DISABLE</dfn> (1&lt;&lt;3)</u></td></tr>
<tr><th id="244">244</th><td><u>#define   <dfn class="macro" id="_M/CM0_DEPTH_WRITE_DISABLE" data-ref="_M/CM0_DEPTH_WRITE_DISABLE">CM0_DEPTH_WRITE_DISABLE</dfn> (1&lt;&lt;1)</u></td></tr>
<tr><th id="245">245</th><td><u>#define   <dfn class="macro" id="_M/CM0_RC_OP_FLUSH_DISABLE" data-ref="_M/CM0_RC_OP_FLUSH_DISABLE">CM0_RC_OP_FLUSH_DISABLE</dfn> (1&lt;&lt;0)</u></td></tr>
<tr><th id="246">246</th><td><u>#define <dfn class="macro" id="_M/GFX_FLSH_CNTL" data-ref="_M/GFX_FLSH_CNTL">GFX_FLSH_CNTL</dfn>	0x02170 /* 915+ only */</u></td></tr>
<tr><th id="247">247</th><td></td></tr>
<tr><th id="248">248</th><td><i>/*</i></td></tr>
<tr><th id="249">249</th><td><i> * Framebuffer compression (915+ only)</i></td></tr>
<tr><th id="250">250</th><td><i> */</i></td></tr>
<tr><th id="251">251</th><td></td></tr>
<tr><th id="252">252</th><td><u>#define <dfn class="macro" id="_M/FBC_CFB_BASE" data-ref="_M/FBC_CFB_BASE">FBC_CFB_BASE</dfn>		0x03200 /* 4k page aligned */</u></td></tr>
<tr><th id="253">253</th><td><u>#define <dfn class="macro" id="_M/FBC_LL_BASE" data-ref="_M/FBC_LL_BASE">FBC_LL_BASE</dfn>		0x03204 /* 4k page aligned */</u></td></tr>
<tr><th id="254">254</th><td><u>#define <dfn class="macro" id="_M/FBC_CONTROL" data-ref="_M/FBC_CONTROL">FBC_CONTROL</dfn>		0x03208</u></td></tr>
<tr><th id="255">255</th><td><u>#define   <dfn class="macro" id="_M/FBC_CTL_EN" data-ref="_M/FBC_CTL_EN">FBC_CTL_EN</dfn>		(1&lt;&lt;31)</u></td></tr>
<tr><th id="256">256</th><td><u>#define   <dfn class="macro" id="_M/FBC_CTL_PERIODIC" data-ref="_M/FBC_CTL_PERIODIC">FBC_CTL_PERIODIC</dfn>	(1&lt;&lt;30)</u></td></tr>
<tr><th id="257">257</th><td><u>#define   <dfn class="macro" id="_M/FBC_CTL_INTERVAL_SHIFT" data-ref="_M/FBC_CTL_INTERVAL_SHIFT">FBC_CTL_INTERVAL_SHIFT</dfn> (16)</u></td></tr>
<tr><th id="258">258</th><td><u>#define   <dfn class="macro" id="_M/FBC_CTL_UNCOMPRESSIBLE" data-ref="_M/FBC_CTL_UNCOMPRESSIBLE">FBC_CTL_UNCOMPRESSIBLE</dfn> (1&lt;&lt;14)</u></td></tr>
<tr><th id="259">259</th><td><u>#define   <dfn class="macro" id="_M/FBC_CTL_STRIDE_SHIFT" data-ref="_M/FBC_CTL_STRIDE_SHIFT">FBC_CTL_STRIDE_SHIFT</dfn>	(5)</u></td></tr>
<tr><th id="260">260</th><td><u>#define   <dfn class="macro" id="_M/FBC_CTL_FENCENO" data-ref="_M/FBC_CTL_FENCENO">FBC_CTL_FENCENO</dfn>	(1&lt;&lt;0)</u></td></tr>
<tr><th id="261">261</th><td><u>#define <dfn class="macro" id="_M/FBC_COMMAND" data-ref="_M/FBC_COMMAND">FBC_COMMAND</dfn>		0x0320c</u></td></tr>
<tr><th id="262">262</th><td><u>#define   <dfn class="macro" id="_M/FBC_CMD_COMPRESS" data-ref="_M/FBC_CMD_COMPRESS">FBC_CMD_COMPRESS</dfn>	(1&lt;&lt;0)</u></td></tr>
<tr><th id="263">263</th><td><u>#define <dfn class="macro" id="_M/FBC_STATUS" data-ref="_M/FBC_STATUS">FBC_STATUS</dfn>		0x03210</u></td></tr>
<tr><th id="264">264</th><td><u>#define   <dfn class="macro" id="_M/FBC_STAT_COMPRESSING" data-ref="_M/FBC_STAT_COMPRESSING">FBC_STAT_COMPRESSING</dfn>	(1&lt;&lt;31)</u></td></tr>
<tr><th id="265">265</th><td><u>#define   <dfn class="macro" id="_M/FBC_STAT_COMPRESSED" data-ref="_M/FBC_STAT_COMPRESSED">FBC_STAT_COMPRESSED</dfn>	(1&lt;&lt;30)</u></td></tr>
<tr><th id="266">266</th><td><u>#define   <dfn class="macro" id="_M/FBC_STAT_MODIFIED" data-ref="_M/FBC_STAT_MODIFIED">FBC_STAT_MODIFIED</dfn>	(1&lt;&lt;29)</u></td></tr>
<tr><th id="267">267</th><td><u>#define   <dfn class="macro" id="_M/FBC_STAT_CURRENT_LINE" data-ref="_M/FBC_STAT_CURRENT_LINE">FBC_STAT_CURRENT_LINE</dfn>	(1&lt;&lt;0)</u></td></tr>
<tr><th id="268">268</th><td><u>#define <dfn class="macro" id="_M/FBC_CONTROL2" data-ref="_M/FBC_CONTROL2">FBC_CONTROL2</dfn>		0x03214</u></td></tr>
<tr><th id="269">269</th><td><u>#define   <dfn class="macro" id="_M/FBC_CTL_FENCE_DBL" data-ref="_M/FBC_CTL_FENCE_DBL">FBC_CTL_FENCE_DBL</dfn>	(0&lt;&lt;4)</u></td></tr>
<tr><th id="270">270</th><td><u>#define   <dfn class="macro" id="_M/FBC_CTL_IDLE_IMM" data-ref="_M/FBC_CTL_IDLE_IMM">FBC_CTL_IDLE_IMM</dfn>	(0&lt;&lt;2)</u></td></tr>
<tr><th id="271">271</th><td><u>#define   <dfn class="macro" id="_M/FBC_CTL_IDLE_FULL" data-ref="_M/FBC_CTL_IDLE_FULL">FBC_CTL_IDLE_FULL</dfn>	(1&lt;&lt;2)</u></td></tr>
<tr><th id="272">272</th><td><u>#define   <dfn class="macro" id="_M/FBC_CTL_IDLE_LINE" data-ref="_M/FBC_CTL_IDLE_LINE">FBC_CTL_IDLE_LINE</dfn>	(2&lt;&lt;2)</u></td></tr>
<tr><th id="273">273</th><td><u>#define   <dfn class="macro" id="_M/FBC_CTL_IDLE_DEBUG" data-ref="_M/FBC_CTL_IDLE_DEBUG">FBC_CTL_IDLE_DEBUG</dfn>	(3&lt;&lt;2)</u></td></tr>
<tr><th id="274">274</th><td><u>#define   <dfn class="macro" id="_M/FBC_CTL_CPU_FENCE" data-ref="_M/FBC_CTL_CPU_FENCE">FBC_CTL_CPU_FENCE</dfn>	(1&lt;&lt;1)</u></td></tr>
<tr><th id="275">275</th><td><u>#define   <dfn class="macro" id="_M/FBC_CTL_PLANEA" data-ref="_M/FBC_CTL_PLANEA">FBC_CTL_PLANEA</dfn>	(0&lt;&lt;0)</u></td></tr>
<tr><th id="276">276</th><td><u>#define   <dfn class="macro" id="_M/FBC_CTL_PLANEB" data-ref="_M/FBC_CTL_PLANEB">FBC_CTL_PLANEB</dfn>	(1&lt;&lt;0)</u></td></tr>
<tr><th id="277">277</th><td><u>#define <dfn class="macro" id="_M/FBC_FENCE_OFF" data-ref="_M/FBC_FENCE_OFF">FBC_FENCE_OFF</dfn>		0x0321b</u></td></tr>
<tr><th id="278">278</th><td></td></tr>
<tr><th id="279">279</th><td><u>#define <dfn class="macro" id="_M/FBC_LL_SIZE" data-ref="_M/FBC_LL_SIZE">FBC_LL_SIZE</dfn>		(1536)</u></td></tr>
<tr><th id="280">280</th><td></td></tr>
<tr><th id="281">281</th><td><i>/*</i></td></tr>
<tr><th id="282">282</th><td><i> * GPIO regs</i></td></tr>
<tr><th id="283">283</th><td><i> */</i></td></tr>
<tr><th id="284">284</th><td><u>#define <dfn class="macro" id="_M/GPIOA" data-ref="_M/GPIOA">GPIOA</dfn>			0x5010</u></td></tr>
<tr><th id="285">285</th><td><u>#define <dfn class="macro" id="_M/GPIOB" data-ref="_M/GPIOB">GPIOB</dfn>			0x5014</u></td></tr>
<tr><th id="286">286</th><td><u>#define <dfn class="macro" id="_M/GPIOC" data-ref="_M/GPIOC">GPIOC</dfn>			0x5018</u></td></tr>
<tr><th id="287">287</th><td><u>#define <dfn class="macro" id="_M/GPIOD" data-ref="_M/GPIOD">GPIOD</dfn>			0x501c</u></td></tr>
<tr><th id="288">288</th><td><u>#define <dfn class="macro" id="_M/GPIOE" data-ref="_M/GPIOE">GPIOE</dfn>			0x5020</u></td></tr>
<tr><th id="289">289</th><td><u>#define <dfn class="macro" id="_M/GPIOF" data-ref="_M/GPIOF">GPIOF</dfn>			0x5024</u></td></tr>
<tr><th id="290">290</th><td><u>#define <dfn class="macro" id="_M/GPIOG" data-ref="_M/GPIOG">GPIOG</dfn>			0x5028</u></td></tr>
<tr><th id="291">291</th><td><u>#define <dfn class="macro" id="_M/GPIOH" data-ref="_M/GPIOH">GPIOH</dfn>			0x502c</u></td></tr>
<tr><th id="292">292</th><td><u># define <dfn class="macro" id="_M/GPIO_CLOCK_DIR_MASK" data-ref="_M/GPIO_CLOCK_DIR_MASK">GPIO_CLOCK_DIR_MASK</dfn>		(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="293">293</th><td><u># define <dfn class="macro" id="_M/GPIO_CLOCK_DIR_IN" data-ref="_M/GPIO_CLOCK_DIR_IN">GPIO_CLOCK_DIR_IN</dfn>		(0 &lt;&lt; 1)</u></td></tr>
<tr><th id="294">294</th><td><u># define <dfn class="macro" id="_M/GPIO_CLOCK_DIR_OUT" data-ref="_M/GPIO_CLOCK_DIR_OUT">GPIO_CLOCK_DIR_OUT</dfn>		(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="295">295</th><td><u># define <dfn class="macro" id="_M/GPIO_CLOCK_VAL_MASK" data-ref="_M/GPIO_CLOCK_VAL_MASK">GPIO_CLOCK_VAL_MASK</dfn>		(1 &lt;&lt; 2)</u></td></tr>
<tr><th id="296">296</th><td><u># define <dfn class="macro" id="_M/GPIO_CLOCK_VAL_OUT" data-ref="_M/GPIO_CLOCK_VAL_OUT">GPIO_CLOCK_VAL_OUT</dfn>		(1 &lt;&lt; 3)</u></td></tr>
<tr><th id="297">297</th><td><u># define <dfn class="macro" id="_M/GPIO_CLOCK_VAL_IN" data-ref="_M/GPIO_CLOCK_VAL_IN">GPIO_CLOCK_VAL_IN</dfn>		(1 &lt;&lt; 4)</u></td></tr>
<tr><th id="298">298</th><td><u># define <dfn class="macro" id="_M/GPIO_CLOCK_PULLUP_DISABLE" data-ref="_M/GPIO_CLOCK_PULLUP_DISABLE">GPIO_CLOCK_PULLUP_DISABLE</dfn>	(1 &lt;&lt; 5)</u></td></tr>
<tr><th id="299">299</th><td><u># define <dfn class="macro" id="_M/GPIO_DATA_DIR_MASK" data-ref="_M/GPIO_DATA_DIR_MASK">GPIO_DATA_DIR_MASK</dfn>		(1 &lt;&lt; 8)</u></td></tr>
<tr><th id="300">300</th><td><u># define <dfn class="macro" id="_M/GPIO_DATA_DIR_IN" data-ref="_M/GPIO_DATA_DIR_IN">GPIO_DATA_DIR_IN</dfn>		(0 &lt;&lt; 9)</u></td></tr>
<tr><th id="301">301</th><td><u># define <dfn class="macro" id="_M/GPIO_DATA_DIR_OUT" data-ref="_M/GPIO_DATA_DIR_OUT">GPIO_DATA_DIR_OUT</dfn>		(1 &lt;&lt; 9)</u></td></tr>
<tr><th id="302">302</th><td><u># define <dfn class="macro" id="_M/GPIO_DATA_VAL_MASK" data-ref="_M/GPIO_DATA_VAL_MASK">GPIO_DATA_VAL_MASK</dfn>		(1 &lt;&lt; 10)</u></td></tr>
<tr><th id="303">303</th><td><u># define <dfn class="macro" id="_M/GPIO_DATA_VAL_OUT" data-ref="_M/GPIO_DATA_VAL_OUT">GPIO_DATA_VAL_OUT</dfn>		(1 &lt;&lt; 11)</u></td></tr>
<tr><th id="304">304</th><td><u># define <dfn class="macro" id="_M/GPIO_DATA_VAL_IN" data-ref="_M/GPIO_DATA_VAL_IN">GPIO_DATA_VAL_IN</dfn>		(1 &lt;&lt; 12)</u></td></tr>
<tr><th id="305">305</th><td><u># define <dfn class="macro" id="_M/GPIO_DATA_PULLUP_DISABLE" data-ref="_M/GPIO_DATA_PULLUP_DISABLE">GPIO_DATA_PULLUP_DISABLE</dfn>	(1 &lt;&lt; 13)</u></td></tr>
<tr><th id="306">306</th><td></td></tr>
<tr><th id="307">307</th><td><i>/*</i></td></tr>
<tr><th id="308">308</th><td><i> * Clock control &amp; power management</i></td></tr>
<tr><th id="309">309</th><td><i> */</i></td></tr>
<tr><th id="310">310</th><td></td></tr>
<tr><th id="311">311</th><td><u>#define <dfn class="macro" id="_M/VGA0" data-ref="_M/VGA0">VGA0</dfn>	0x6000</u></td></tr>
<tr><th id="312">312</th><td><u>#define <dfn class="macro" id="_M/VGA1" data-ref="_M/VGA1">VGA1</dfn>	0x6004</u></td></tr>
<tr><th id="313">313</th><td><u>#define <dfn class="macro" id="_M/VGA_PD" data-ref="_M/VGA_PD">VGA_PD</dfn>	0x6010</u></td></tr>
<tr><th id="314">314</th><td><u>#define   <dfn class="macro" id="_M/VGA0_PD_P2_DIV_4" data-ref="_M/VGA0_PD_P2_DIV_4">VGA0_PD_P2_DIV_4</dfn>	(1 &lt;&lt; 7)</u></td></tr>
<tr><th id="315">315</th><td><u>#define   <dfn class="macro" id="_M/VGA0_PD_P1_DIV_2" data-ref="_M/VGA0_PD_P1_DIV_2">VGA0_PD_P1_DIV_2</dfn>	(1 &lt;&lt; 5)</u></td></tr>
<tr><th id="316">316</th><td><u>#define   <dfn class="macro" id="_M/VGA0_PD_P1_SHIFT" data-ref="_M/VGA0_PD_P1_SHIFT">VGA0_PD_P1_SHIFT</dfn>	0</u></td></tr>
<tr><th id="317">317</th><td><u>#define   <dfn class="macro" id="_M/VGA0_PD_P1_MASK" data-ref="_M/VGA0_PD_P1_MASK">VGA0_PD_P1_MASK</dfn>	(0x1f &lt;&lt; 0)</u></td></tr>
<tr><th id="318">318</th><td><u>#define   <dfn class="macro" id="_M/VGA1_PD_P2_DIV_4" data-ref="_M/VGA1_PD_P2_DIV_4">VGA1_PD_P2_DIV_4</dfn>	(1 &lt;&lt; 15)</u></td></tr>
<tr><th id="319">319</th><td><u>#define   <dfn class="macro" id="_M/VGA1_PD_P1_DIV_2" data-ref="_M/VGA1_PD_P1_DIV_2">VGA1_PD_P1_DIV_2</dfn>	(1 &lt;&lt; 13)</u></td></tr>
<tr><th id="320">320</th><td><u>#define   <dfn class="macro" id="_M/VGA1_PD_P1_SHIFT" data-ref="_M/VGA1_PD_P1_SHIFT">VGA1_PD_P1_SHIFT</dfn>	8</u></td></tr>
<tr><th id="321">321</th><td><u>#define   <dfn class="macro" id="_M/VGA1_PD_P1_MASK" data-ref="_M/VGA1_PD_P1_MASK">VGA1_PD_P1_MASK</dfn>	(0x1f &lt;&lt; 8)</u></td></tr>
<tr><th id="322">322</th><td><u>#define <dfn class="macro" id="_M/DPLL_A" data-ref="_M/DPLL_A">DPLL_A</dfn>	0x06014</u></td></tr>
<tr><th id="323">323</th><td><u>#define <dfn class="macro" id="_M/DPLL_B" data-ref="_M/DPLL_B">DPLL_B</dfn>	0x06018</u></td></tr>
<tr><th id="324">324</th><td><u>#define   <dfn class="macro" id="_M/DPLL_VCO_ENABLE" data-ref="_M/DPLL_VCO_ENABLE">DPLL_VCO_ENABLE</dfn>		(1 &lt;&lt; 31)</u></td></tr>
<tr><th id="325">325</th><td><u>#define   <dfn class="macro" id="_M/DPLL_DVO_HIGH_SPEED" data-ref="_M/DPLL_DVO_HIGH_SPEED">DPLL_DVO_HIGH_SPEED</dfn>		(1 &lt;&lt; 30)</u></td></tr>
<tr><th id="326">326</th><td><u>#define   <dfn class="macro" id="_M/DPLL_SYNCLOCK_ENABLE" data-ref="_M/DPLL_SYNCLOCK_ENABLE">DPLL_SYNCLOCK_ENABLE</dfn>		(1 &lt;&lt; 29)</u></td></tr>
<tr><th id="327">327</th><td><u>#define   <dfn class="macro" id="_M/DPLL_VGA_MODE_DIS" data-ref="_M/DPLL_VGA_MODE_DIS">DPLL_VGA_MODE_DIS</dfn>		(1 &lt;&lt; 28)</u></td></tr>
<tr><th id="328">328</th><td><u>#define   <dfn class="macro" id="_M/DPLLB_MODE_DAC_SERIAL" data-ref="_M/DPLLB_MODE_DAC_SERIAL">DPLLB_MODE_DAC_SERIAL</dfn>		(1 &lt;&lt; 26) /* i915 */</u></td></tr>
<tr><th id="329">329</th><td><u>#define   <dfn class="macro" id="_M/DPLLB_MODE_LVDS" data-ref="_M/DPLLB_MODE_LVDS">DPLLB_MODE_LVDS</dfn>		(2 &lt;&lt; 26) /* i915 */</u></td></tr>
<tr><th id="330">330</th><td><u>#define   <dfn class="macro" id="_M/DPLL_MODE_MASK" data-ref="_M/DPLL_MODE_MASK">DPLL_MODE_MASK</dfn>		(3 &lt;&lt; 26)</u></td></tr>
<tr><th id="331">331</th><td><u>#define   <dfn class="macro" id="_M/DPLL_DAC_SERIAL_P2_CLOCK_DIV_10" data-ref="_M/DPLL_DAC_SERIAL_P2_CLOCK_DIV_10">DPLL_DAC_SERIAL_P2_CLOCK_DIV_10</dfn> (0 &lt;&lt; 24) /* i915 */</u></td></tr>
<tr><th id="332">332</th><td><u>#define   <dfn class="macro" id="_M/DPLL_DAC_SERIAL_P2_CLOCK_DIV_5" data-ref="_M/DPLL_DAC_SERIAL_P2_CLOCK_DIV_5">DPLL_DAC_SERIAL_P2_CLOCK_DIV_5</dfn> (1 &lt;&lt; 24) /* i915 */</u></td></tr>
<tr><th id="333">333</th><td><u>#define   <dfn class="macro" id="_M/DPLLB_LVDS_P2_CLOCK_DIV_14" data-ref="_M/DPLLB_LVDS_P2_CLOCK_DIV_14">DPLLB_LVDS_P2_CLOCK_DIV_14</dfn>	(0 &lt;&lt; 24) /* i915 */</u></td></tr>
<tr><th id="334">334</th><td><u>#define   <dfn class="macro" id="_M/DPLLB_LVDS_P2_CLOCK_DIV_7" data-ref="_M/DPLLB_LVDS_P2_CLOCK_DIV_7">DPLLB_LVDS_P2_CLOCK_DIV_7</dfn>	(1 &lt;&lt; 24) /* i915 */</u></td></tr>
<tr><th id="335">335</th><td><u>#define   <dfn class="macro" id="_M/DPLL_P2_CLOCK_DIV_MASK" data-ref="_M/DPLL_P2_CLOCK_DIV_MASK">DPLL_P2_CLOCK_DIV_MASK</dfn>	0x03000000 /* i915 */</u></td></tr>
<tr><th id="336">336</th><td><u>#define   <dfn class="macro" id="_M/DPLL_FPA01_P1_POST_DIV_MASK" data-ref="_M/DPLL_FPA01_P1_POST_DIV_MASK">DPLL_FPA01_P1_POST_DIV_MASK</dfn>	0x00ff0000 /* i915 */</u></td></tr>
<tr><th id="337">337</th><td><u>#define   <dfn class="macro" id="_M/DPLL_FPA01_P1_POST_DIV_MASK_IGD" data-ref="_M/DPLL_FPA01_P1_POST_DIV_MASK_IGD">DPLL_FPA01_P1_POST_DIV_MASK_IGD</dfn>	0x00ff8000 /* IGD */</u></td></tr>
<tr><th id="338">338</th><td></td></tr>
<tr><th id="339">339</th><td><u>#define <dfn class="macro" id="_M/I915_FIFO_UNDERRUN_STATUS" data-ref="_M/I915_FIFO_UNDERRUN_STATUS">I915_FIFO_UNDERRUN_STATUS</dfn>		(1UL&lt;&lt;31)</u></td></tr>
<tr><th id="340">340</th><td><u>#define <dfn class="macro" id="_M/I915_CRC_ERROR_ENABLE" data-ref="_M/I915_CRC_ERROR_ENABLE">I915_CRC_ERROR_ENABLE</dfn>			(1UL&lt;&lt;29)</u></td></tr>
<tr><th id="341">341</th><td><u>#define <dfn class="macro" id="_M/I915_CRC_DONE_ENABLE" data-ref="_M/I915_CRC_DONE_ENABLE">I915_CRC_DONE_ENABLE</dfn>			(1UL&lt;&lt;28)</u></td></tr>
<tr><th id="342">342</th><td><u>#define <dfn class="macro" id="_M/I915_GMBUS_EVENT_ENABLE" data-ref="_M/I915_GMBUS_EVENT_ENABLE">I915_GMBUS_EVENT_ENABLE</dfn>			(1UL&lt;&lt;27)</u></td></tr>
<tr><th id="343">343</th><td><u>#define <dfn class="macro" id="_M/I915_VSYNC_INTERRUPT_ENABLE" data-ref="_M/I915_VSYNC_INTERRUPT_ENABLE">I915_VSYNC_INTERRUPT_ENABLE</dfn>		(1UL&lt;&lt;25)</u></td></tr>
<tr><th id="344">344</th><td><u>#define <dfn class="macro" id="_M/I915_DISPLAY_LINE_COMPARE_ENABLE" data-ref="_M/I915_DISPLAY_LINE_COMPARE_ENABLE">I915_DISPLAY_LINE_COMPARE_ENABLE</dfn>	(1UL&lt;&lt;24)</u></td></tr>
<tr><th id="345">345</th><td><u>#define <dfn class="macro" id="_M/I915_DPST_EVENT_ENABLE" data-ref="_M/I915_DPST_EVENT_ENABLE">I915_DPST_EVENT_ENABLE</dfn>			(1UL&lt;&lt;23)</u></td></tr>
<tr><th id="346">346</th><td><u>#define <dfn class="macro" id="_M/I915_LEGACY_BLC_EVENT_ENABLE" data-ref="_M/I915_LEGACY_BLC_EVENT_ENABLE">I915_LEGACY_BLC_EVENT_ENABLE</dfn>		(1UL&lt;&lt;22)</u></td></tr>
<tr><th id="347">347</th><td><u>#define <dfn class="macro" id="_M/I915_ODD_FIELD_INTERRUPT_ENABLE" data-ref="_M/I915_ODD_FIELD_INTERRUPT_ENABLE">I915_ODD_FIELD_INTERRUPT_ENABLE</dfn>		(1UL&lt;&lt;21)</u></td></tr>
<tr><th id="348">348</th><td><u>#define <dfn class="macro" id="_M/I915_EVEN_FIELD_INTERRUPT_ENABLE" data-ref="_M/I915_EVEN_FIELD_INTERRUPT_ENABLE">I915_EVEN_FIELD_INTERRUPT_ENABLE</dfn>	(1UL&lt;&lt;20)</u></td></tr>
<tr><th id="349">349</th><td><u>#define <dfn class="macro" id="_M/I915_START_VBLANK_INTERRUPT_ENABLE" data-ref="_M/I915_START_VBLANK_INTERRUPT_ENABLE">I915_START_VBLANK_INTERRUPT_ENABLE</dfn>	(1UL&lt;&lt;18)	/* 965 or later */</u></td></tr>
<tr><th id="350">350</th><td><u>#define <dfn class="macro" id="_M/I915_VBLANK_INTERRUPT_ENABLE" data-ref="_M/I915_VBLANK_INTERRUPT_ENABLE">I915_VBLANK_INTERRUPT_ENABLE</dfn>		(1UL&lt;&lt;17)</u></td></tr>
<tr><th id="351">351</th><td><u>#define <dfn class="macro" id="_M/I915_OVERLAY_UPDATED_ENABLE" data-ref="_M/I915_OVERLAY_UPDATED_ENABLE">I915_OVERLAY_UPDATED_ENABLE</dfn>		(1UL&lt;&lt;16)</u></td></tr>
<tr><th id="352">352</th><td><u>#define <dfn class="macro" id="_M/I915_CRC_ERROR_INTERRUPT_STATUS" data-ref="_M/I915_CRC_ERROR_INTERRUPT_STATUS">I915_CRC_ERROR_INTERRUPT_STATUS</dfn>		(1UL&lt;&lt;13)</u></td></tr>
<tr><th id="353">353</th><td><u>#define <dfn class="macro" id="_M/I915_CRC_DONE_INTERRUPT_STATUS" data-ref="_M/I915_CRC_DONE_INTERRUPT_STATUS">I915_CRC_DONE_INTERRUPT_STATUS</dfn>		(1UL&lt;&lt;12)</u></td></tr>
<tr><th id="354">354</th><td><u>#define <dfn class="macro" id="_M/I915_GMBUS_INTERRUPT_STATUS" data-ref="_M/I915_GMBUS_INTERRUPT_STATUS">I915_GMBUS_INTERRUPT_STATUS</dfn>		(1UL&lt;&lt;11)</u></td></tr>
<tr><th id="355">355</th><td><u>#define <dfn class="macro" id="_M/I915_VSYNC_INTERRUPT_STATUS" data-ref="_M/I915_VSYNC_INTERRUPT_STATUS">I915_VSYNC_INTERRUPT_STATUS</dfn>		(1UL&lt;&lt;9)</u></td></tr>
<tr><th id="356">356</th><td><u>#define <dfn class="macro" id="_M/I915_DISPLAY_LINE_COMPARE_STATUS" data-ref="_M/I915_DISPLAY_LINE_COMPARE_STATUS">I915_DISPLAY_LINE_COMPARE_STATUS</dfn>	(1UL&lt;&lt;8)</u></td></tr>
<tr><th id="357">357</th><td><u>#define <dfn class="macro" id="_M/I915_DPST_EVENT_STATUS" data-ref="_M/I915_DPST_EVENT_STATUS">I915_DPST_EVENT_STATUS</dfn>			(1UL&lt;&lt;7)</u></td></tr>
<tr><th id="358">358</th><td><u>#define <dfn class="macro" id="_M/I915_LEGACY_BLC_EVENT_STATUS" data-ref="_M/I915_LEGACY_BLC_EVENT_STATUS">I915_LEGACY_BLC_EVENT_STATUS</dfn>		(1UL&lt;&lt;6)</u></td></tr>
<tr><th id="359">359</th><td><u>#define <dfn class="macro" id="_M/I915_ODD_FIELD_INTERRUPT_STATUS" data-ref="_M/I915_ODD_FIELD_INTERRUPT_STATUS">I915_ODD_FIELD_INTERRUPT_STATUS</dfn>		(1UL&lt;&lt;5)</u></td></tr>
<tr><th id="360">360</th><td><u>#define <dfn class="macro" id="_M/I915_EVEN_FIELD_INTERRUPT_STATUS" data-ref="_M/I915_EVEN_FIELD_INTERRUPT_STATUS">I915_EVEN_FIELD_INTERRUPT_STATUS</dfn>	(1UL&lt;&lt;4)</u></td></tr>
<tr><th id="361">361</th><td><u>#define <dfn class="macro" id="_M/I915_START_VBLANK_INTERRUPT_STATUS" data-ref="_M/I915_START_VBLANK_INTERRUPT_STATUS">I915_START_VBLANK_INTERRUPT_STATUS</dfn>	(1UL&lt;&lt;2)	/* 965 or later */</u></td></tr>
<tr><th id="362">362</th><td><u>#define <dfn class="macro" id="_M/I915_VBLANK_INTERRUPT_STATUS" data-ref="_M/I915_VBLANK_INTERRUPT_STATUS">I915_VBLANK_INTERRUPT_STATUS</dfn>		(1UL&lt;&lt;1)</u></td></tr>
<tr><th id="363">363</th><td><u>#define <dfn class="macro" id="_M/I915_OVERLAY_UPDATED_STATUS" data-ref="_M/I915_OVERLAY_UPDATED_STATUS">I915_OVERLAY_UPDATED_STATUS</dfn>		(1UL&lt;&lt;0)</u></td></tr>
<tr><th id="364">364</th><td></td></tr>
<tr><th id="365">365</th><td><u>#define <dfn class="macro" id="_M/SRX_INDEX" data-ref="_M/SRX_INDEX">SRX_INDEX</dfn>		0x3c4</u></td></tr>
<tr><th id="366">366</th><td><u>#define <dfn class="macro" id="_M/SRX_DATA" data-ref="_M/SRX_DATA">SRX_DATA</dfn>		0x3c5</u></td></tr>
<tr><th id="367">367</th><td><u>#define <dfn class="macro" id="_M/SR01" data-ref="_M/SR01">SR01</dfn>			1</u></td></tr>
<tr><th id="368">368</th><td><u>#define <dfn class="macro" id="_M/SR01_SCREEN_OFF" data-ref="_M/SR01_SCREEN_OFF">SR01_SCREEN_OFF</dfn>		(1&lt;&lt;5)</u></td></tr>
<tr><th id="369">369</th><td></td></tr>
<tr><th id="370">370</th><td><u>#define <dfn class="macro" id="_M/PPCR" data-ref="_M/PPCR">PPCR</dfn>			0x61204</u></td></tr>
<tr><th id="371">371</th><td><u>#define <dfn class="macro" id="_M/PPCR_ON" data-ref="_M/PPCR_ON">PPCR_ON</dfn>			(1&lt;&lt;0)</u></td></tr>
<tr><th id="372">372</th><td></td></tr>
<tr><th id="373">373</th><td><u>#define <dfn class="macro" id="_M/DVOB" data-ref="_M/DVOB">DVOB</dfn>			0x61140</u></td></tr>
<tr><th id="374">374</th><td><u>#define <dfn class="macro" id="_M/DVOB_ON" data-ref="_M/DVOB_ON">DVOB_ON</dfn>			(1&lt;&lt;31)</u></td></tr>
<tr><th id="375">375</th><td><u>#define <dfn class="macro" id="_M/DVOC" data-ref="_M/DVOC">DVOC</dfn>			0x61160</u></td></tr>
<tr><th id="376">376</th><td><u>#define <dfn class="macro" id="_M/DVOC_ON" data-ref="_M/DVOC_ON">DVOC_ON</dfn>			(1&lt;&lt;31)</u></td></tr>
<tr><th id="377">377</th><td><u>#define <dfn class="macro" id="_M/LVDS" data-ref="_M/LVDS">LVDS</dfn>			0x61180</u></td></tr>
<tr><th id="378">378</th><td><u>#define <dfn class="macro" id="_M/LVDS_ON" data-ref="_M/LVDS_ON">LVDS_ON</dfn>			(1&lt;&lt;31)</u></td></tr>
<tr><th id="379">379</th><td></td></tr>
<tr><th id="380">380</th><td><u>#define <dfn class="macro" id="_M/ADPA" data-ref="_M/ADPA">ADPA</dfn>			0x61100</u></td></tr>
<tr><th id="381">381</th><td><u>#define <dfn class="macro" id="_M/ADPA_DPMS_MASK" data-ref="_M/ADPA_DPMS_MASK">ADPA_DPMS_MASK</dfn>		(~(3&lt;&lt;10))</u></td></tr>
<tr><th id="382">382</th><td><u>#define <dfn class="macro" id="_M/ADPA_DPMS_ON" data-ref="_M/ADPA_DPMS_ON">ADPA_DPMS_ON</dfn>		(0&lt;&lt;10)</u></td></tr>
<tr><th id="383">383</th><td><u>#define <dfn class="macro" id="_M/ADPA_DPMS_SUSPEND" data-ref="_M/ADPA_DPMS_SUSPEND">ADPA_DPMS_SUSPEND</dfn>	(1&lt;&lt;10)</u></td></tr>
<tr><th id="384">384</th><td><u>#define <dfn class="macro" id="_M/ADPA_DPMS_STANDBY" data-ref="_M/ADPA_DPMS_STANDBY">ADPA_DPMS_STANDBY</dfn>	(2&lt;&lt;10)</u></td></tr>
<tr><th id="385">385</th><td><u>#define <dfn class="macro" id="_M/ADPA_DPMS_OFF" data-ref="_M/ADPA_DPMS_OFF">ADPA_DPMS_OFF</dfn>		(3&lt;&lt;10)</u></td></tr>
<tr><th id="386">386</th><td></td></tr>
<tr><th id="387">387</th><td><u>#define <dfn class="macro" id="_M/RING_TAIL" data-ref="_M/RING_TAIL">RING_TAIL</dfn>		0x00</u></td></tr>
<tr><th id="388">388</th><td><u>#define <dfn class="macro" id="_M/TAIL_ADDR" data-ref="_M/TAIL_ADDR">TAIL_ADDR</dfn>		0x001FFFF8</u></td></tr>
<tr><th id="389">389</th><td><u>#define <dfn class="macro" id="_M/RING_HEAD" data-ref="_M/RING_HEAD">RING_HEAD</dfn>		0x04</u></td></tr>
<tr><th id="390">390</th><td><u>#define <dfn class="macro" id="_M/HEAD_WRAP_COUNT" data-ref="_M/HEAD_WRAP_COUNT">HEAD_WRAP_COUNT</dfn>		0xFFE00000</u></td></tr>
<tr><th id="391">391</th><td><u>#define <dfn class="macro" id="_M/HEAD_WRAP_ONE" data-ref="_M/HEAD_WRAP_ONE">HEAD_WRAP_ONE</dfn>		0x00200000</u></td></tr>
<tr><th id="392">392</th><td><u>#define <dfn class="macro" id="_M/HEAD_ADDR" data-ref="_M/HEAD_ADDR">HEAD_ADDR</dfn>		0x001FFFFC</u></td></tr>
<tr><th id="393">393</th><td><u>#define <dfn class="macro" id="_M/RING_START" data-ref="_M/RING_START">RING_START</dfn>		0x08</u></td></tr>
<tr><th id="394">394</th><td><u>#define <dfn class="macro" id="_M/START_ADDR" data-ref="_M/START_ADDR">START_ADDR</dfn>		0xFFFFF000</u></td></tr>
<tr><th id="395">395</th><td><u>#define <dfn class="macro" id="_M/RING_LEN" data-ref="_M/RING_LEN">RING_LEN</dfn>		0x0C</u></td></tr>
<tr><th id="396">396</th><td><u>#define <dfn class="macro" id="_M/RING_NR_PAGES" data-ref="_M/RING_NR_PAGES">RING_NR_PAGES</dfn>		0x001FF000</u></td></tr>
<tr><th id="397">397</th><td><u>#define <dfn class="macro" id="_M/RING_REPORT_MASK" data-ref="_M/RING_REPORT_MASK">RING_REPORT_MASK</dfn>	0x00000006</u></td></tr>
<tr><th id="398">398</th><td><u>#define <dfn class="macro" id="_M/RING_REPORT_64K" data-ref="_M/RING_REPORT_64K">RING_REPORT_64K</dfn>		0x00000002</u></td></tr>
<tr><th id="399">399</th><td><u>#define <dfn class="macro" id="_M/RING_REPORT_128K" data-ref="_M/RING_REPORT_128K">RING_REPORT_128K</dfn>	0x00000004</u></td></tr>
<tr><th id="400">400</th><td><u>#define <dfn class="macro" id="_M/RING_NO_REPORT" data-ref="_M/RING_NO_REPORT">RING_NO_REPORT</dfn>		0x00000000</u></td></tr>
<tr><th id="401">401</th><td><u>#define <dfn class="macro" id="_M/RING_VALID_MASK" data-ref="_M/RING_VALID_MASK">RING_VALID_MASK</dfn>		0x00000001</u></td></tr>
<tr><th id="402">402</th><td><u>#define <dfn class="macro" id="_M/RING_VALID" data-ref="_M/RING_VALID">RING_VALID</dfn>		0x00000001</u></td></tr>
<tr><th id="403">403</th><td><u>#define <dfn class="macro" id="_M/RING_INVALID" data-ref="_M/RING_INVALID">RING_INVALID</dfn>		0x00000000</u></td></tr>
<tr><th id="404">404</th><td></td></tr>
<tr><th id="405">405</th><td><i>/* Scratch pad debug 0 reg:</i></td></tr>
<tr><th id="406">406</th><td><i> */</i></td></tr>
<tr><th id="407">407</th><td><u>#define   <dfn class="macro" id="_M/DPLL_FPA01_P1_POST_DIV_MASK_I830" data-ref="_M/DPLL_FPA01_P1_POST_DIV_MASK_I830">DPLL_FPA01_P1_POST_DIV_MASK_I830</dfn>	0x001f0000</u></td></tr>
<tr><th id="408">408</th><td><i>/*</i></td></tr>
<tr><th id="409">409</th><td><i> * The i830 generation, in LVDS mode, defines P1 as the bit number set within</i></td></tr>
<tr><th id="410">410</th><td><i> * this field (only one bit may be set).</i></td></tr>
<tr><th id="411">411</th><td><i> */</i></td></tr>
<tr><th id="412">412</th><td><u>#define   <dfn class="macro" id="_M/DPLL_FPA01_P1_POST_DIV_MASK_I830_LVDS" data-ref="_M/DPLL_FPA01_P1_POST_DIV_MASK_I830_LVDS">DPLL_FPA01_P1_POST_DIV_MASK_I830_LVDS</dfn>	0x003f0000</u></td></tr>
<tr><th id="413">413</th><td><u>#define   <dfn class="macro" id="_M/DPLL_FPA01_P1_POST_DIV_SHIFT" data-ref="_M/DPLL_FPA01_P1_POST_DIV_SHIFT">DPLL_FPA01_P1_POST_DIV_SHIFT</dfn>	16</u></td></tr>
<tr><th id="414">414</th><td><u>#define   <dfn class="macro" id="_M/DPLL_FPA01_P1_POST_DIV_SHIFT_IGD" data-ref="_M/DPLL_FPA01_P1_POST_DIV_SHIFT_IGD">DPLL_FPA01_P1_POST_DIV_SHIFT_IGD</dfn>	15</u></td></tr>
<tr><th id="415">415</th><td><i>/* i830, required in DVO non-gang */</i></td></tr>
<tr><th id="416">416</th><td><u>#define   <dfn class="macro" id="_M/PLL_P2_DIVIDE_BY_4" data-ref="_M/PLL_P2_DIVIDE_BY_4">PLL_P2_DIVIDE_BY_4</dfn>		(1 &lt;&lt; 23)</u></td></tr>
<tr><th id="417">417</th><td><u>#define   <dfn class="macro" id="_M/PLL_P1_DIVIDE_BY_TWO" data-ref="_M/PLL_P1_DIVIDE_BY_TWO">PLL_P1_DIVIDE_BY_TWO</dfn>		(1 &lt;&lt; 21) /* i830 */</u></td></tr>
<tr><th id="418">418</th><td><u>#define   <dfn class="macro" id="_M/PLL_REF_INPUT_DREFCLK" data-ref="_M/PLL_REF_INPUT_DREFCLK">PLL_REF_INPUT_DREFCLK</dfn>		(0 &lt;&lt; 13)</u></td></tr>
<tr><th id="419">419</th><td><u>#define   <dfn class="macro" id="_M/PLL_REF_INPUT_TVCLKINA" data-ref="_M/PLL_REF_INPUT_TVCLKINA">PLL_REF_INPUT_TVCLKINA</dfn>	(1 &lt;&lt; 13) /* i830 */</u></td></tr>
<tr><th id="420">420</th><td><u>#define   <dfn class="macro" id="_M/PLL_REF_INPUT_TVCLKINBC" data-ref="_M/PLL_REF_INPUT_TVCLKINBC">PLL_REF_INPUT_TVCLKINBC</dfn>	(2 &lt;&lt; 13) /* SDVO TVCLKIN */</u></td></tr>
<tr><th id="421">421</th><td><u>#define   <dfn class="macro" id="_M/PLLB_REF_INPUT_SPREADSPECTRUMIN" data-ref="_M/PLLB_REF_INPUT_SPREADSPECTRUMIN">PLLB_REF_INPUT_SPREADSPECTRUMIN</dfn> (3 &lt;&lt; 13)</u></td></tr>
<tr><th id="422">422</th><td><u>#define   <dfn class="macro" id="_M/PLL_REF_INPUT_MASK" data-ref="_M/PLL_REF_INPUT_MASK">PLL_REF_INPUT_MASK</dfn>		(3 &lt;&lt; 13)</u></td></tr>
<tr><th id="423">423</th><td><u>#define   <dfn class="macro" id="_M/PLL_LOAD_PULSE_PHASE_SHIFT" data-ref="_M/PLL_LOAD_PULSE_PHASE_SHIFT">PLL_LOAD_PULSE_PHASE_SHIFT</dfn>		9</u></td></tr>
<tr><th id="424">424</th><td><i>/*</i></td></tr>
<tr><th id="425">425</th><td><i> * Parallel to Serial Load Pulse phase selection.</i></td></tr>
<tr><th id="426">426</th><td><i> * Selects the phase for the 10X DPLL clock for the PCIe</i></td></tr>
<tr><th id="427">427</th><td><i> * digital display port. The range is 4 to 13; 10 or more</i></td></tr>
<tr><th id="428">428</th><td><i> * is just a flip delay. The default is 6</i></td></tr>
<tr><th id="429">429</th><td><i> */</i></td></tr>
<tr><th id="430">430</th><td><u>#define   <dfn class="macro" id="_M/PLL_LOAD_PULSE_PHASE_MASK" data-ref="_M/PLL_LOAD_PULSE_PHASE_MASK">PLL_LOAD_PULSE_PHASE_MASK</dfn>		(0xf &lt;&lt; PLL_LOAD_PULSE_PHASE_SHIFT)</u></td></tr>
<tr><th id="431">431</th><td><u>#define   <dfn class="macro" id="_M/DISPLAY_RATE_SELECT_FPA1" data-ref="_M/DISPLAY_RATE_SELECT_FPA1">DISPLAY_RATE_SELECT_FPA1</dfn>		(1 &lt;&lt; 8)</u></td></tr>
<tr><th id="432">432</th><td><i>/*</i></td></tr>
<tr><th id="433">433</th><td><i> * SDVO multiplier for 945G/GM. Not used on 965.</i></td></tr>
<tr><th id="434">434</th><td><i> */</i></td></tr>
<tr><th id="435">435</th><td><u>#define   <dfn class="macro" id="_M/SDVO_MULTIPLIER_MASK" data-ref="_M/SDVO_MULTIPLIER_MASK">SDVO_MULTIPLIER_MASK</dfn>			0x000000ff</u></td></tr>
<tr><th id="436">436</th><td><u>#define   <dfn class="macro" id="_M/SDVO_MULTIPLIER_SHIFT_HIRES" data-ref="_M/SDVO_MULTIPLIER_SHIFT_HIRES">SDVO_MULTIPLIER_SHIFT_HIRES</dfn>		4</u></td></tr>
<tr><th id="437">437</th><td><u>#define   <dfn class="macro" id="_M/SDVO_MULTIPLIER_SHIFT_VGA" data-ref="_M/SDVO_MULTIPLIER_SHIFT_VGA">SDVO_MULTIPLIER_SHIFT_VGA</dfn>		0</u></td></tr>
<tr><th id="438">438</th><td><u>#define <dfn class="macro" id="_M/DPLL_A_MD" data-ref="_M/DPLL_A_MD">DPLL_A_MD</dfn> 0x0601c /* 965+ only */</u></td></tr>
<tr><th id="439">439</th><td><i>/*</i></td></tr>
<tr><th id="440">440</th><td><i> * UDI pixel divider, controlling how many pixels are stuffed into a packet.</i></td></tr>
<tr><th id="441">441</th><td><i> *</i></td></tr>
<tr><th id="442">442</th><td><i> * Value is pixels minus 1.  Must be set to 1 pixel for SDVO.</i></td></tr>
<tr><th id="443">443</th><td><i> */</i></td></tr>
<tr><th id="444">444</th><td><u>#define   <dfn class="macro" id="_M/DPLL_MD_UDI_DIVIDER_MASK" data-ref="_M/DPLL_MD_UDI_DIVIDER_MASK">DPLL_MD_UDI_DIVIDER_MASK</dfn>		0x3f000000</u></td></tr>
<tr><th id="445">445</th><td><u>#define   <dfn class="macro" id="_M/DPLL_MD_UDI_DIVIDER_SHIFT" data-ref="_M/DPLL_MD_UDI_DIVIDER_SHIFT">DPLL_MD_UDI_DIVIDER_SHIFT</dfn>		24</u></td></tr>
<tr><th id="446">446</th><td><i>/* UDI pixel divider for VGA, same as DPLL_MD_UDI_DIVIDER_MASK. */</i></td></tr>
<tr><th id="447">447</th><td><u>#define   <dfn class="macro" id="_M/DPLL_MD_VGA_UDI_DIVIDER_MASK" data-ref="_M/DPLL_MD_VGA_UDI_DIVIDER_MASK">DPLL_MD_VGA_UDI_DIVIDER_MASK</dfn>		0x003f0000</u></td></tr>
<tr><th id="448">448</th><td><u>#define   <dfn class="macro" id="_M/DPLL_MD_VGA_UDI_DIVIDER_SHIFT" data-ref="_M/DPLL_MD_VGA_UDI_DIVIDER_SHIFT">DPLL_MD_VGA_UDI_DIVIDER_SHIFT</dfn>		16</u></td></tr>
<tr><th id="449">449</th><td><i>/*</i></td></tr>
<tr><th id="450">450</th><td><i> * SDVO/UDI pixel multiplier.</i></td></tr>
<tr><th id="451">451</th><td><i> *</i></td></tr>
<tr><th id="452">452</th><td><i> * SDVO requires that the bus clock rate be between 1 and 2 Ghz, and the bus</i></td></tr>
<tr><th id="453">453</th><td><i> * clock rate is 10 times the DPLL clock.  At low resolution/refresh rate</i></td></tr>
<tr><th id="454">454</th><td><i> * modes, the bus rate would be below the limits, so SDVO allows for stuffing</i></td></tr>
<tr><th id="455">455</th><td><i> * dummy bytes in the datastream at an increased clock rate, with both sides of</i></td></tr>
<tr><th id="456">456</th><td><i> * the link knowing how many bytes are fill.</i></td></tr>
<tr><th id="457">457</th><td><i> *</i></td></tr>
<tr><th id="458">458</th><td><i> * So, for a mode with a dotclock of 65Mhz, we would want to double the clock</i></td></tr>
<tr><th id="459">459</th><td><i> * rate to 130Mhz to get a bus rate of 1.30Ghz.  The DPLL clock rate would be</i></td></tr>
<tr><th id="460">460</th><td><i> * set to 130Mhz, and the SDVO multiplier set to 2x in this register and</i></td></tr>
<tr><th id="461">461</th><td><i> * through an SDVO command.</i></td></tr>
<tr><th id="462">462</th><td><i> *</i></td></tr>
<tr><th id="463">463</th><td><i> * This register field has values of multiplication factor minus 1, with</i></td></tr>
<tr><th id="464">464</th><td><i> * a maximum multiplier of 5 for SDVO.</i></td></tr>
<tr><th id="465">465</th><td><i> */</i></td></tr>
<tr><th id="466">466</th><td><u>#define   <dfn class="macro" id="_M/DPLL_MD_UDI_MULTIPLIER_MASK" data-ref="_M/DPLL_MD_UDI_MULTIPLIER_MASK">DPLL_MD_UDI_MULTIPLIER_MASK</dfn>		0x00003f00</u></td></tr>
<tr><th id="467">467</th><td><u>#define   <dfn class="macro" id="_M/DPLL_MD_UDI_MULTIPLIER_SHIFT" data-ref="_M/DPLL_MD_UDI_MULTIPLIER_SHIFT">DPLL_MD_UDI_MULTIPLIER_SHIFT</dfn>		8</u></td></tr>
<tr><th id="468">468</th><td><i>/*</i></td></tr>
<tr><th id="469">469</th><td><i> * SDVO/UDI pixel multiplier for VGA, same as DPLL_MD_UDI_MULTIPLIER_MASK.</i></td></tr>
<tr><th id="470">470</th><td><i> * This best be set to the default value (3) or the CRT won't work. No,</i></td></tr>
<tr><th id="471">471</th><td><i> * I don't entirely understand what this does...</i></td></tr>
<tr><th id="472">472</th><td><i> */</i></td></tr>
<tr><th id="473">473</th><td><u>#define   <dfn class="macro" id="_M/DPLL_MD_VGA_UDI_MULTIPLIER_MASK" data-ref="_M/DPLL_MD_VGA_UDI_MULTIPLIER_MASK">DPLL_MD_VGA_UDI_MULTIPLIER_MASK</dfn>	0x0000003f</u></td></tr>
<tr><th id="474">474</th><td><u>#define   <dfn class="macro" id="_M/DPLL_MD_VGA_UDI_MULTIPLIER_SHIFT" data-ref="_M/DPLL_MD_VGA_UDI_MULTIPLIER_SHIFT">DPLL_MD_VGA_UDI_MULTIPLIER_SHIFT</dfn>	0</u></td></tr>
<tr><th id="475">475</th><td><u>#define <dfn class="macro" id="_M/DPLL_B_MD" data-ref="_M/DPLL_B_MD">DPLL_B_MD</dfn> 0x06020 /* 965+ only */</u></td></tr>
<tr><th id="476">476</th><td><u>#define <dfn class="macro" id="_M/FPA0" data-ref="_M/FPA0">FPA0</dfn>	0x06040</u></td></tr>
<tr><th id="477">477</th><td><u>#define <dfn class="macro" id="_M/FPA1" data-ref="_M/FPA1">FPA1</dfn>	0x06044</u></td></tr>
<tr><th id="478">478</th><td><u>#define <dfn class="macro" id="_M/FPB0" data-ref="_M/FPB0">FPB0</dfn>	0x06048</u></td></tr>
<tr><th id="479">479</th><td><u>#define <dfn class="macro" id="_M/FPB1" data-ref="_M/FPB1">FPB1</dfn>	0x0604c</u></td></tr>
<tr><th id="480">480</th><td><u>#define   <dfn class="macro" id="_M/FP_N_DIV_MASK" data-ref="_M/FP_N_DIV_MASK">FP_N_DIV_MASK</dfn>		0x003f0000</u></td></tr>
<tr><th id="481">481</th><td><u>#define   <dfn class="macro" id="_M/FP_N_IGD_DIV_MASK" data-ref="_M/FP_N_IGD_DIV_MASK">FP_N_IGD_DIV_MASK</dfn>	0x00ff0000</u></td></tr>
<tr><th id="482">482</th><td><u>#define   <dfn class="macro" id="_M/FP_N_DIV_SHIFT" data-ref="_M/FP_N_DIV_SHIFT">FP_N_DIV_SHIFT</dfn>		16</u></td></tr>
<tr><th id="483">483</th><td><u>#define   <dfn class="macro" id="_M/FP_M1_DIV_MASK" data-ref="_M/FP_M1_DIV_MASK">FP_M1_DIV_MASK</dfn>	0x00003f00</u></td></tr>
<tr><th id="484">484</th><td><u>#define   <dfn class="macro" id="_M/FP_M1_DIV_SHIFT" data-ref="_M/FP_M1_DIV_SHIFT">FP_M1_DIV_SHIFT</dfn>		 8</u></td></tr>
<tr><th id="485">485</th><td><u>#define   <dfn class="macro" id="_M/FP_M2_DIV_MASK" data-ref="_M/FP_M2_DIV_MASK">FP_M2_DIV_MASK</dfn>	0x0000003f</u></td></tr>
<tr><th id="486">486</th><td><u>#define   <dfn class="macro" id="_M/FP_M2_IGD_DIV_MASK" data-ref="_M/FP_M2_IGD_DIV_MASK">FP_M2_IGD_DIV_MASK</dfn>	0x000000ff</u></td></tr>
<tr><th id="487">487</th><td><u>#define   <dfn class="macro" id="_M/FP_M2_DIV_SHIFT" data-ref="_M/FP_M2_DIV_SHIFT">FP_M2_DIV_SHIFT</dfn>		 0</u></td></tr>
<tr><th id="488">488</th><td><u>#define <dfn class="macro" id="_M/DPLL_TEST" data-ref="_M/DPLL_TEST">DPLL_TEST</dfn>	0x606c</u></td></tr>
<tr><th id="489">489</th><td><u>#define   <dfn class="macro" id="_M/DPLLB_TEST_SDVO_DIV_1" data-ref="_M/DPLLB_TEST_SDVO_DIV_1">DPLLB_TEST_SDVO_DIV_1</dfn>		(0 &lt;&lt; 22)</u></td></tr>
<tr><th id="490">490</th><td><u>#define   <dfn class="macro" id="_M/DPLLB_TEST_SDVO_DIV_2" data-ref="_M/DPLLB_TEST_SDVO_DIV_2">DPLLB_TEST_SDVO_DIV_2</dfn>		(1 &lt;&lt; 22)</u></td></tr>
<tr><th id="491">491</th><td><u>#define   <dfn class="macro" id="_M/DPLLB_TEST_SDVO_DIV_4" data-ref="_M/DPLLB_TEST_SDVO_DIV_4">DPLLB_TEST_SDVO_DIV_4</dfn>		(2 &lt;&lt; 22)</u></td></tr>
<tr><th id="492">492</th><td><u>#define   <dfn class="macro" id="_M/DPLLB_TEST_SDVO_DIV_MASK" data-ref="_M/DPLLB_TEST_SDVO_DIV_MASK">DPLLB_TEST_SDVO_DIV_MASK</dfn>	(3 &lt;&lt; 22)</u></td></tr>
<tr><th id="493">493</th><td><u>#define   <dfn class="macro" id="_M/DPLLB_TEST_N_BYPASS" data-ref="_M/DPLLB_TEST_N_BYPASS">DPLLB_TEST_N_BYPASS</dfn>		(1 &lt;&lt; 19)</u></td></tr>
<tr><th id="494">494</th><td><u>#define   <dfn class="macro" id="_M/DPLLB_TEST_M_BYPASS" data-ref="_M/DPLLB_TEST_M_BYPASS">DPLLB_TEST_M_BYPASS</dfn>		(1 &lt;&lt; 18)</u></td></tr>
<tr><th id="495">495</th><td><u>#define   <dfn class="macro" id="_M/DPLLB_INPUT_BUFFER_ENABLE" data-ref="_M/DPLLB_INPUT_BUFFER_ENABLE">DPLLB_INPUT_BUFFER_ENABLE</dfn>	(1 &lt;&lt; 16)</u></td></tr>
<tr><th id="496">496</th><td><u>#define   <dfn class="macro" id="_M/DPLLA_TEST_N_BYPASS" data-ref="_M/DPLLA_TEST_N_BYPASS">DPLLA_TEST_N_BYPASS</dfn>		(1 &lt;&lt; 3)</u></td></tr>
<tr><th id="497">497</th><td><u>#define   <dfn class="macro" id="_M/DPLLA_TEST_M_BYPASS" data-ref="_M/DPLLA_TEST_M_BYPASS">DPLLA_TEST_M_BYPASS</dfn>		(1 &lt;&lt; 2)</u></td></tr>
<tr><th id="498">498</th><td><u>#define   <dfn class="macro" id="_M/DPLLA_INPUT_BUFFER_ENABLE" data-ref="_M/DPLLA_INPUT_BUFFER_ENABLE">DPLLA_INPUT_BUFFER_ENABLE</dfn>	(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="499">499</th><td><u>#define <dfn class="macro" id="_M/D_STATE" data-ref="_M/D_STATE">D_STATE</dfn>		0x6104</u></td></tr>
<tr><th id="500">500</th><td><u>#define <dfn class="macro" id="_M/CG_2D_DIS" data-ref="_M/CG_2D_DIS">CG_2D_DIS</dfn>	0x6200</u></td></tr>
<tr><th id="501">501</th><td><u>#define <dfn class="macro" id="_M/CG_3D_DIS" data-ref="_M/CG_3D_DIS">CG_3D_DIS</dfn>	0x6204</u></td></tr>
<tr><th id="502">502</th><td></td></tr>
<tr><th id="503">503</th><td><i>/*</i></td></tr>
<tr><th id="504">504</th><td><i> * Palette regs</i></td></tr>
<tr><th id="505">505</th><td><i> */</i></td></tr>
<tr><th id="506">506</th><td></td></tr>
<tr><th id="507">507</th><td><u>#define <dfn class="macro" id="_M/PALETTE_A" data-ref="_M/PALETTE_A">PALETTE_A</dfn>		0x0a000</u></td></tr>
<tr><th id="508">508</th><td><u>#define <dfn class="macro" id="_M/PALETTE_B" data-ref="_M/PALETTE_B">PALETTE_B</dfn>		0x0a800</u></td></tr>
<tr><th id="509">509</th><td></td></tr>
<tr><th id="510">510</th><td><i>/* MCH MMIO space */</i></td></tr>
<tr><th id="511">511</th><td></td></tr>
<tr><th id="512">512</th><td><i>/*</i></td></tr>
<tr><th id="513">513</th><td><i> * MCHBAR mirror.</i></td></tr>
<tr><th id="514">514</th><td><i> *</i></td></tr>
<tr><th id="515">515</th><td><i> * This mirrors the MCHBAR MMIO space whose location is determined by</i></td></tr>
<tr><th id="516">516</th><td><i> * device 0 function 0's pci config register 0x44 or 0x48 and matches it in</i></td></tr>
<tr><th id="517">517</th><td><i> * every way.  It is not accessible from the CP register read instructions.</i></td></tr>
<tr><th id="518">518</th><td><i> *</i></td></tr>
<tr><th id="519">519</th><td><i> */</i></td></tr>
<tr><th id="520">520</th><td><u>#define <dfn class="macro" id="_M/MCHBAR_MIRROR_BASE" data-ref="_M/MCHBAR_MIRROR_BASE">MCHBAR_MIRROR_BASE</dfn>	0x10000</u></td></tr>
<tr><th id="521">521</th><td></td></tr>
<tr><th id="522">522</th><td><i class="doc">/** 915-945 and GM965 MCH register controlling DRAM channel access */</i></td></tr>
<tr><th id="523">523</th><td><u>#define <dfn class="macro" id="_M/DCC" data-ref="_M/DCC">DCC</dfn>			0x10200</u></td></tr>
<tr><th id="524">524</th><td><u>#define <dfn class="macro" id="_M/DCC_ADDRESSING_MODE_SINGLE_CHANNEL" data-ref="_M/DCC_ADDRESSING_MODE_SINGLE_CHANNEL">DCC_ADDRESSING_MODE_SINGLE_CHANNEL</dfn>		(0 &lt;&lt; 0)</u></td></tr>
<tr><th id="525">525</th><td><u>#define <dfn class="macro" id="_M/DCC_ADDRESSING_MODE_DUAL_CHANNEL_ASYMMETRIC" data-ref="_M/DCC_ADDRESSING_MODE_DUAL_CHANNEL_ASYMMETRIC">DCC_ADDRESSING_MODE_DUAL_CHANNEL_ASYMMETRIC</dfn>	(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="526">526</th><td><u>#define <dfn class="macro" id="_M/DCC_ADDRESSING_MODE_DUAL_CHANNEL_INTERLEAVED" data-ref="_M/DCC_ADDRESSING_MODE_DUAL_CHANNEL_INTERLEAVED">DCC_ADDRESSING_MODE_DUAL_CHANNEL_INTERLEAVED</dfn>	(2 &lt;&lt; 0)</u></td></tr>
<tr><th id="527">527</th><td><u>#define <dfn class="macro" id="_M/DCC_ADDRESSING_MODE_MASK" data-ref="_M/DCC_ADDRESSING_MODE_MASK">DCC_ADDRESSING_MODE_MASK</dfn>			(3 &lt;&lt; 0)</u></td></tr>
<tr><th id="528">528</th><td><u>#define <dfn class="macro" id="_M/DCC_CHANNEL_XOR_DISABLE" data-ref="_M/DCC_CHANNEL_XOR_DISABLE">DCC_CHANNEL_XOR_DISABLE</dfn>				(1 &lt;&lt; 10)</u></td></tr>
<tr><th id="529">529</th><td></td></tr>
<tr><th id="530">530</th><td><i class="doc">/** 965 MCH register controlling DRAM channel configuration */</i></td></tr>
<tr><th id="531">531</th><td><u>#define <dfn class="macro" id="_M/C0DRB3" data-ref="_M/C0DRB3">C0DRB3</dfn>			0x10206</u></td></tr>
<tr><th id="532">532</th><td><u>#define <dfn class="macro" id="_M/C1DRB3" data-ref="_M/C1DRB3">C1DRB3</dfn>			0x10606</u></td></tr>
<tr><th id="533">533</th><td></td></tr>
<tr><th id="534">534</th><td><i>/*</i></td></tr>
<tr><th id="535">535</th><td><i> * Overlay regs</i></td></tr>
<tr><th id="536">536</th><td><i> */</i></td></tr>
<tr><th id="537">537</th><td></td></tr>
<tr><th id="538">538</th><td><u>#define <dfn class="macro" id="_M/OVADD" data-ref="_M/OVADD">OVADD</dfn>			0x30000</u></td></tr>
<tr><th id="539">539</th><td><u>#define <dfn class="macro" id="_M/DOVSTA" data-ref="_M/DOVSTA">DOVSTA</dfn>			0x30008</u></td></tr>
<tr><th id="540">540</th><td><u>#define <dfn class="macro" id="_M/OC_BUF" data-ref="_M/OC_BUF">OC_BUF</dfn>			(0x3&lt;&lt;20)</u></td></tr>
<tr><th id="541">541</th><td><u>#define <dfn class="macro" id="_M/OGAMC5" data-ref="_M/OGAMC5">OGAMC5</dfn>			0x30010</u></td></tr>
<tr><th id="542">542</th><td><u>#define <dfn class="macro" id="_M/OGAMC4" data-ref="_M/OGAMC4">OGAMC4</dfn>			0x30014</u></td></tr>
<tr><th id="543">543</th><td><u>#define <dfn class="macro" id="_M/OGAMC3" data-ref="_M/OGAMC3">OGAMC3</dfn>			0x30018</u></td></tr>
<tr><th id="544">544</th><td><u>#define <dfn class="macro" id="_M/OGAMC2" data-ref="_M/OGAMC2">OGAMC2</dfn>			0x3001c</u></td></tr>
<tr><th id="545">545</th><td><u>#define <dfn class="macro" id="_M/OGAMC1" data-ref="_M/OGAMC1">OGAMC1</dfn>			0x30020</u></td></tr>
<tr><th id="546">546</th><td><u>#define <dfn class="macro" id="_M/OGAMC0" data-ref="_M/OGAMC0">OGAMC0</dfn>			0x30024</u></td></tr>
<tr><th id="547">547</th><td></td></tr>
<tr><th id="548">548</th><td><i>/*</i></td></tr>
<tr><th id="549">549</th><td><i> * Display engine regs</i></td></tr>
<tr><th id="550">550</th><td><i> */</i></td></tr>
<tr><th id="551">551</th><td></td></tr>
<tr><th id="552">552</th><td><i>/* Pipe A timing regs */</i></td></tr>
<tr><th id="553">553</th><td><u>#define <dfn class="macro" id="_M/HTOTAL_A" data-ref="_M/HTOTAL_A">HTOTAL_A</dfn>	0x60000</u></td></tr>
<tr><th id="554">554</th><td><u>#define <dfn class="macro" id="_M/HBLANK_A" data-ref="_M/HBLANK_A">HBLANK_A</dfn>	0x60004</u></td></tr>
<tr><th id="555">555</th><td><u>#define <dfn class="macro" id="_M/HSYNC_A" data-ref="_M/HSYNC_A">HSYNC_A</dfn>		0x60008</u></td></tr>
<tr><th id="556">556</th><td><u>#define <dfn class="macro" id="_M/VTOTAL_A" data-ref="_M/VTOTAL_A">VTOTAL_A</dfn>	0x6000c</u></td></tr>
<tr><th id="557">557</th><td><u>#define <dfn class="macro" id="_M/VBLANK_A" data-ref="_M/VBLANK_A">VBLANK_A</dfn>	0x60010</u></td></tr>
<tr><th id="558">558</th><td><u>#define <dfn class="macro" id="_M/VSYNC_A" data-ref="_M/VSYNC_A">VSYNC_A</dfn>		0x60014</u></td></tr>
<tr><th id="559">559</th><td><u>#define <dfn class="macro" id="_M/PIPEASRC" data-ref="_M/PIPEASRC">PIPEASRC</dfn>	0x6001c</u></td></tr>
<tr><th id="560">560</th><td><u>#define <dfn class="macro" id="_M/BCLRPAT_A" data-ref="_M/BCLRPAT_A">BCLRPAT_A</dfn>	0x60020</u></td></tr>
<tr><th id="561">561</th><td></td></tr>
<tr><th id="562">562</th><td><i>/* Pipe B timing regs */</i></td></tr>
<tr><th id="563">563</th><td><u>#define <dfn class="macro" id="_M/HTOTAL_B" data-ref="_M/HTOTAL_B">HTOTAL_B</dfn>	0x61000</u></td></tr>
<tr><th id="564">564</th><td><u>#define <dfn class="macro" id="_M/HBLANK_B" data-ref="_M/HBLANK_B">HBLANK_B</dfn>	0x61004</u></td></tr>
<tr><th id="565">565</th><td><u>#define <dfn class="macro" id="_M/HSYNC_B" data-ref="_M/HSYNC_B">HSYNC_B</dfn>		0x61008</u></td></tr>
<tr><th id="566">566</th><td><u>#define <dfn class="macro" id="_M/VTOTAL_B" data-ref="_M/VTOTAL_B">VTOTAL_B</dfn>	0x6100c</u></td></tr>
<tr><th id="567">567</th><td><u>#define <dfn class="macro" id="_M/VBLANK_B" data-ref="_M/VBLANK_B">VBLANK_B</dfn>	0x61010</u></td></tr>
<tr><th id="568">568</th><td><u>#define <dfn class="macro" id="_M/VSYNC_B" data-ref="_M/VSYNC_B">VSYNC_B</dfn>		0x61014</u></td></tr>
<tr><th id="569">569</th><td><u>#define <dfn class="macro" id="_M/PIPEBSRC" data-ref="_M/PIPEBSRC">PIPEBSRC</dfn>	0x6101c</u></td></tr>
<tr><th id="570">570</th><td><u>#define <dfn class="macro" id="_M/BCLRPAT_B" data-ref="_M/BCLRPAT_B">BCLRPAT_B</dfn>	0x61020</u></td></tr>
<tr><th id="571">571</th><td></td></tr>
<tr><th id="572">572</th><td><i>/* VGA port control */</i></td></tr>
<tr><th id="573">573</th><td><u>#define <dfn class="macro" id="_M/ADPA" data-ref="_M/ADPA">ADPA</dfn>			0x61100</u></td></tr>
<tr><th id="574">574</th><td><u>#define   <dfn class="macro" id="_M/ADPA_DAC_ENABLE" data-ref="_M/ADPA_DAC_ENABLE">ADPA_DAC_ENABLE</dfn>	(1&lt;&lt;31)</u></td></tr>
<tr><th id="575">575</th><td><u>#define   <dfn class="macro" id="_M/ADPA_DAC_DISABLE" data-ref="_M/ADPA_DAC_DISABLE">ADPA_DAC_DISABLE</dfn>	0</u></td></tr>
<tr><th id="576">576</th><td><u>#define   <dfn class="macro" id="_M/ADPA_PIPE_SELECT_MASK" data-ref="_M/ADPA_PIPE_SELECT_MASK">ADPA_PIPE_SELECT_MASK</dfn>	(1&lt;&lt;30)</u></td></tr>
<tr><th id="577">577</th><td><u>#define   <dfn class="macro" id="_M/ADPA_PIPE_A_SELECT" data-ref="_M/ADPA_PIPE_A_SELECT">ADPA_PIPE_A_SELECT</dfn>	0</u></td></tr>
<tr><th id="578">578</th><td><u>#define   <dfn class="macro" id="_M/ADPA_PIPE_B_SELECT" data-ref="_M/ADPA_PIPE_B_SELECT">ADPA_PIPE_B_SELECT</dfn>	(1&lt;&lt;30)</u></td></tr>
<tr><th id="579">579</th><td><u>#define   <dfn class="macro" id="_M/ADPA_USE_VGA_HVPOLARITY" data-ref="_M/ADPA_USE_VGA_HVPOLARITY">ADPA_USE_VGA_HVPOLARITY</dfn> (1&lt;&lt;15)</u></td></tr>
<tr><th id="580">580</th><td><u>#define   <dfn class="macro" id="_M/ADPA_SETS_HVPOLARITY" data-ref="_M/ADPA_SETS_HVPOLARITY">ADPA_SETS_HVPOLARITY</dfn>	0</u></td></tr>
<tr><th id="581">581</th><td><u>#define   <dfn class="macro" id="_M/ADPA_VSYNC_CNTL_DISABLE" data-ref="_M/ADPA_VSYNC_CNTL_DISABLE">ADPA_VSYNC_CNTL_DISABLE</dfn> (1&lt;&lt;11)</u></td></tr>
<tr><th id="582">582</th><td><u>#define   <dfn class="macro" id="_M/ADPA_VSYNC_CNTL_ENABLE" data-ref="_M/ADPA_VSYNC_CNTL_ENABLE">ADPA_VSYNC_CNTL_ENABLE</dfn> 0</u></td></tr>
<tr><th id="583">583</th><td><u>#define   <dfn class="macro" id="_M/ADPA_HSYNC_CNTL_DISABLE" data-ref="_M/ADPA_HSYNC_CNTL_DISABLE">ADPA_HSYNC_CNTL_DISABLE</dfn> (1&lt;&lt;10)</u></td></tr>
<tr><th id="584">584</th><td><u>#define   <dfn class="macro" id="_M/ADPA_HSYNC_CNTL_ENABLE" data-ref="_M/ADPA_HSYNC_CNTL_ENABLE">ADPA_HSYNC_CNTL_ENABLE</dfn> 0</u></td></tr>
<tr><th id="585">585</th><td><u>#define   <dfn class="macro" id="_M/ADPA_VSYNC_ACTIVE_HIGH" data-ref="_M/ADPA_VSYNC_ACTIVE_HIGH">ADPA_VSYNC_ACTIVE_HIGH</dfn> (1&lt;&lt;4)</u></td></tr>
<tr><th id="586">586</th><td><u>#define   <dfn class="macro" id="_M/ADPA_VSYNC_ACTIVE_LOW" data-ref="_M/ADPA_VSYNC_ACTIVE_LOW">ADPA_VSYNC_ACTIVE_LOW</dfn>	0</u></td></tr>
<tr><th id="587">587</th><td><u>#define   <dfn class="macro" id="_M/ADPA_HSYNC_ACTIVE_HIGH" data-ref="_M/ADPA_HSYNC_ACTIVE_HIGH">ADPA_HSYNC_ACTIVE_HIGH</dfn> (1&lt;&lt;3)</u></td></tr>
<tr><th id="588">588</th><td><u>#define   <dfn class="macro" id="_M/ADPA_HSYNC_ACTIVE_LOW" data-ref="_M/ADPA_HSYNC_ACTIVE_LOW">ADPA_HSYNC_ACTIVE_LOW</dfn>	0</u></td></tr>
<tr><th id="589">589</th><td><u>#define   <dfn class="macro" id="_M/ADPA_DPMS_MASK" data-ref="_M/ADPA_DPMS_MASK">ADPA_DPMS_MASK</dfn>	(~(3&lt;&lt;10))</u></td></tr>
<tr><th id="590">590</th><td><u>#define   <dfn class="macro" id="_M/ADPA_DPMS_ON" data-ref="_M/ADPA_DPMS_ON">ADPA_DPMS_ON</dfn>		(0&lt;&lt;10)</u></td></tr>
<tr><th id="591">591</th><td><u>#define   <dfn class="macro" id="_M/ADPA_DPMS_SUSPEND" data-ref="_M/ADPA_DPMS_SUSPEND">ADPA_DPMS_SUSPEND</dfn>	(1&lt;&lt;10)</u></td></tr>
<tr><th id="592">592</th><td><u>#define   <dfn class="macro" id="_M/ADPA_DPMS_STANDBY" data-ref="_M/ADPA_DPMS_STANDBY">ADPA_DPMS_STANDBY</dfn>	(2&lt;&lt;10)</u></td></tr>
<tr><th id="593">593</th><td><u>#define   <dfn class="macro" id="_M/ADPA_DPMS_OFF" data-ref="_M/ADPA_DPMS_OFF">ADPA_DPMS_OFF</dfn>		(3&lt;&lt;10)</u></td></tr>
<tr><th id="594">594</th><td></td></tr>
<tr><th id="595">595</th><td><i>/* Hotplug control (945+ only) */</i></td></tr>
<tr><th id="596">596</th><td><u>#define <dfn class="macro" id="_M/PORT_HOTPLUG_EN" data-ref="_M/PORT_HOTPLUG_EN">PORT_HOTPLUG_EN</dfn>		0x61110</u></td></tr>
<tr><th id="597">597</th><td><u>#define   <dfn class="macro" id="_M/SDVOB_HOTPLUG_INT_EN" data-ref="_M/SDVOB_HOTPLUG_INT_EN">SDVOB_HOTPLUG_INT_EN</dfn>			(1 &lt;&lt; 26)</u></td></tr>
<tr><th id="598">598</th><td><u>#define   <dfn class="macro" id="_M/SDVOC_HOTPLUG_INT_EN" data-ref="_M/SDVOC_HOTPLUG_INT_EN">SDVOC_HOTPLUG_INT_EN</dfn>			(1 &lt;&lt; 25)</u></td></tr>
<tr><th id="599">599</th><td><u>#define   <dfn class="macro" id="_M/TV_HOTPLUG_INT_EN" data-ref="_M/TV_HOTPLUG_INT_EN">TV_HOTPLUG_INT_EN</dfn>			(1 &lt;&lt; 18)</u></td></tr>
<tr><th id="600">600</th><td><u>#define   <dfn class="macro" id="_M/CRT_HOTPLUG_INT_EN" data-ref="_M/CRT_HOTPLUG_INT_EN">CRT_HOTPLUG_INT_EN</dfn>			(1 &lt;&lt; 9)</u></td></tr>
<tr><th id="601">601</th><td><u>#define   <dfn class="macro" id="_M/CRT_HOTPLUG_FORCE_DETECT" data-ref="_M/CRT_HOTPLUG_FORCE_DETECT">CRT_HOTPLUG_FORCE_DETECT</dfn>		(1 &lt;&lt; 3)</u></td></tr>
<tr><th id="602">602</th><td></td></tr>
<tr><th id="603">603</th><td><u>#define <dfn class="macro" id="_M/PORT_HOTPLUG_STAT" data-ref="_M/PORT_HOTPLUG_STAT">PORT_HOTPLUG_STAT</dfn>	0x61114</u></td></tr>
<tr><th id="604">604</th><td><u>#define   <dfn class="macro" id="_M/CRT_HOTPLUG_INT_STATUS" data-ref="_M/CRT_HOTPLUG_INT_STATUS">CRT_HOTPLUG_INT_STATUS</dfn>		(1 &lt;&lt; 11)</u></td></tr>
<tr><th id="605">605</th><td><u>#define   <dfn class="macro" id="_M/TV_HOTPLUG_INT_STATUS" data-ref="_M/TV_HOTPLUG_INT_STATUS">TV_HOTPLUG_INT_STATUS</dfn>			(1 &lt;&lt; 10)</u></td></tr>
<tr><th id="606">606</th><td><u>#define   <dfn class="macro" id="_M/CRT_HOTPLUG_MONITOR_MASK" data-ref="_M/CRT_HOTPLUG_MONITOR_MASK">CRT_HOTPLUG_MONITOR_MASK</dfn>		(3 &lt;&lt; 8)</u></td></tr>
<tr><th id="607">607</th><td><u>#define   <dfn class="macro" id="_M/CRT_HOTPLUG_MONITOR_COLOR" data-ref="_M/CRT_HOTPLUG_MONITOR_COLOR">CRT_HOTPLUG_MONITOR_COLOR</dfn>		(3 &lt;&lt; 8)</u></td></tr>
<tr><th id="608">608</th><td><u>#define   <dfn class="macro" id="_M/CRT_HOTPLUG_MONITOR_MONO" data-ref="_M/CRT_HOTPLUG_MONITOR_MONO">CRT_HOTPLUG_MONITOR_MONO</dfn>		(2 &lt;&lt; 8)</u></td></tr>
<tr><th id="609">609</th><td><u>#define   <dfn class="macro" id="_M/CRT_HOTPLUG_MONITOR_NONE" data-ref="_M/CRT_HOTPLUG_MONITOR_NONE">CRT_HOTPLUG_MONITOR_NONE</dfn>		(0 &lt;&lt; 8)</u></td></tr>
<tr><th id="610">610</th><td><u>#define   <dfn class="macro" id="_M/SDVOC_HOTPLUG_INT_STATUS" data-ref="_M/SDVOC_HOTPLUG_INT_STATUS">SDVOC_HOTPLUG_INT_STATUS</dfn>		(1 &lt;&lt; 7)</u></td></tr>
<tr><th id="611">611</th><td><u>#define   <dfn class="macro" id="_M/SDVOB_HOTPLUG_INT_STATUS" data-ref="_M/SDVOB_HOTPLUG_INT_STATUS">SDVOB_HOTPLUG_INT_STATUS</dfn>		(1 &lt;&lt; 6)</u></td></tr>
<tr><th id="612">612</th><td></td></tr>
<tr><th id="613">613</th><td><i>/* SDVO port control */</i></td></tr>
<tr><th id="614">614</th><td><u>#define <dfn class="macro" id="_M/SDVOB" data-ref="_M/SDVOB">SDVOB</dfn>			0x61140</u></td></tr>
<tr><th id="615">615</th><td><u>#define <dfn class="macro" id="_M/SDVOC" data-ref="_M/SDVOC">SDVOC</dfn>			0x61160</u></td></tr>
<tr><th id="616">616</th><td><u>#define   <dfn class="macro" id="_M/SDVO_ENABLE" data-ref="_M/SDVO_ENABLE">SDVO_ENABLE</dfn>		(1 &lt;&lt; 31)</u></td></tr>
<tr><th id="617">617</th><td><u>#define   <dfn class="macro" id="_M/SDVO_PIPE_B_SELECT" data-ref="_M/SDVO_PIPE_B_SELECT">SDVO_PIPE_B_SELECT</dfn>	(1 &lt;&lt; 30)</u></td></tr>
<tr><th id="618">618</th><td><u>#define   <dfn class="macro" id="_M/SDVO_STALL_SELECT" data-ref="_M/SDVO_STALL_SELECT">SDVO_STALL_SELECT</dfn>	(1 &lt;&lt; 29)</u></td></tr>
<tr><th id="619">619</th><td><u>#define   <dfn class="macro" id="_M/SDVO_INTERRUPT_ENABLE" data-ref="_M/SDVO_INTERRUPT_ENABLE">SDVO_INTERRUPT_ENABLE</dfn>	(1 &lt;&lt; 26)</u></td></tr>
<tr><th id="620">620</th><td><i class="doc">/**</i></td></tr>
<tr><th id="621">621</th><td><i class="doc"> * 915G/GM SDVO pixel multiplier.</i></td></tr>
<tr><th id="622">622</th><td><i class="doc"> *</i></td></tr>
<tr><th id="623">623</th><td><i class="doc"> * Programmed value is multiplier - 1, up to 5x.</i></td></tr>
<tr><th id="624">624</th><td><i class="doc"> *</i></td></tr>
<tr><th id="625">625</th><td><i class="doc"> * <span class="command">\sa</span> DPLL_MD_UDI_MULTIPLIER_MASK</i></td></tr>
<tr><th id="626">626</th><td><i class="doc"> */</i></td></tr>
<tr><th id="627">627</th><td><u>#define   <dfn class="macro" id="_M/SDVO_PORT_MULTIPLY_MASK" data-ref="_M/SDVO_PORT_MULTIPLY_MASK">SDVO_PORT_MULTIPLY_MASK</dfn>	(7 &lt;&lt; 23)</u></td></tr>
<tr><th id="628">628</th><td><u>#define   <dfn class="macro" id="_M/SDVO_PORT_MULTIPLY_SHIFT" data-ref="_M/SDVO_PORT_MULTIPLY_SHIFT">SDVO_PORT_MULTIPLY_SHIFT</dfn>		23</u></td></tr>
<tr><th id="629">629</th><td><u>#define   <dfn class="macro" id="_M/SDVO_PHASE_SELECT_MASK" data-ref="_M/SDVO_PHASE_SELECT_MASK">SDVO_PHASE_SELECT_MASK</dfn>	(15 &lt;&lt; 19)</u></td></tr>
<tr><th id="630">630</th><td><u>#define   <dfn class="macro" id="_M/SDVO_PHASE_SELECT_DEFAULT" data-ref="_M/SDVO_PHASE_SELECT_DEFAULT">SDVO_PHASE_SELECT_DEFAULT</dfn>	(6 &lt;&lt; 19)</u></td></tr>
<tr><th id="631">631</th><td><u>#define   <dfn class="macro" id="_M/SDVO_CLOCK_OUTPUT_INVERT" data-ref="_M/SDVO_CLOCK_OUTPUT_INVERT">SDVO_CLOCK_OUTPUT_INVERT</dfn>	(1 &lt;&lt; 18)</u></td></tr>
<tr><th id="632">632</th><td><u>#define   <dfn class="macro" id="_M/SDVOC_GANG_MODE" data-ref="_M/SDVOC_GANG_MODE">SDVOC_GANG_MODE</dfn>		(1 &lt;&lt; 16)</u></td></tr>
<tr><th id="633">633</th><td><u>#define   <dfn class="macro" id="_M/SDVO_BORDER_ENABLE" data-ref="_M/SDVO_BORDER_ENABLE">SDVO_BORDER_ENABLE</dfn>		(1 &lt;&lt; 7)</u></td></tr>
<tr><th id="634">634</th><td><u>#define   <dfn class="macro" id="_M/SDVOB_PCIE_CONCURRENCY" data-ref="_M/SDVOB_PCIE_CONCURRENCY">SDVOB_PCIE_CONCURRENCY</dfn>	(1 &lt;&lt; 3)</u></td></tr>
<tr><th id="635">635</th><td><u>#define   <dfn class="macro" id="_M/SDVO_DETECTED" data-ref="_M/SDVO_DETECTED">SDVO_DETECTED</dfn>			(1 &lt;&lt; 2)</u></td></tr>
<tr><th id="636">636</th><td><i>/* Bits to be preserved when writing */</i></td></tr>
<tr><th id="637">637</th><td><u>#define   <dfn class="macro" id="_M/SDVOB_PRESERVE_MASK" data-ref="_M/SDVOB_PRESERVE_MASK">SDVOB_PRESERVE_MASK</dfn> ((1 &lt;&lt; 17) | (1 &lt;&lt; 16) | (1 &lt;&lt; 14) | (1 &lt;&lt; 26))</u></td></tr>
<tr><th id="638">638</th><td><u>#define   <dfn class="macro" id="_M/SDVOC_PRESERVE_MASK" data-ref="_M/SDVOC_PRESERVE_MASK">SDVOC_PRESERVE_MASK</dfn> ((1 &lt;&lt; 17) | (1 &lt;&lt; 26))</u></td></tr>
<tr><th id="639">639</th><td></td></tr>
<tr><th id="640">640</th><td><i>/* DVO port control */</i></td></tr>
<tr><th id="641">641</th><td><u>#define <dfn class="macro" id="_M/DVOA" data-ref="_M/DVOA">DVOA</dfn>			0x61120</u></td></tr>
<tr><th id="642">642</th><td><u>#define <dfn class="macro" id="_M/DVOB" data-ref="_M/DVOB">DVOB</dfn>			0x61140</u></td></tr>
<tr><th id="643">643</th><td><u>#define <dfn class="macro" id="_M/DVOC" data-ref="_M/DVOC">DVOC</dfn>			0x61160</u></td></tr>
<tr><th id="644">644</th><td><u>#define   <dfn class="macro" id="_M/DVO_ENABLE" data-ref="_M/DVO_ENABLE">DVO_ENABLE</dfn>			(1 &lt;&lt; 31)</u></td></tr>
<tr><th id="645">645</th><td><u>#define   <dfn class="macro" id="_M/DVO_PIPE_B_SELECT" data-ref="_M/DVO_PIPE_B_SELECT">DVO_PIPE_B_SELECT</dfn>		(1 &lt;&lt; 30)</u></td></tr>
<tr><th id="646">646</th><td><u>#define   <dfn class="macro" id="_M/DVO_PIPE_STALL_UNUSED" data-ref="_M/DVO_PIPE_STALL_UNUSED">DVO_PIPE_STALL_UNUSED</dfn>		(0 &lt;&lt; 28)</u></td></tr>
<tr><th id="647">647</th><td><u>#define   <dfn class="macro" id="_M/DVO_PIPE_STALL" data-ref="_M/DVO_PIPE_STALL">DVO_PIPE_STALL</dfn>		(1 &lt;&lt; 28)</u></td></tr>
<tr><th id="648">648</th><td><u>#define   <dfn class="macro" id="_M/DVO_PIPE_STALL_TV" data-ref="_M/DVO_PIPE_STALL_TV">DVO_PIPE_STALL_TV</dfn>		(2 &lt;&lt; 28)</u></td></tr>
<tr><th id="649">649</th><td><u>#define   <dfn class="macro" id="_M/DVO_PIPE_STALL_MASK" data-ref="_M/DVO_PIPE_STALL_MASK">DVO_PIPE_STALL_MASK</dfn>		(3 &lt;&lt; 28)</u></td></tr>
<tr><th id="650">650</th><td><u>#define   <dfn class="macro" id="_M/DVO_USE_VGA_SYNC" data-ref="_M/DVO_USE_VGA_SYNC">DVO_USE_VGA_SYNC</dfn>		(1 &lt;&lt; 15)</u></td></tr>
<tr><th id="651">651</th><td><u>#define   <dfn class="macro" id="_M/DVO_DATA_ORDER_I740" data-ref="_M/DVO_DATA_ORDER_I740">DVO_DATA_ORDER_I740</dfn>		(0 &lt;&lt; 14)</u></td></tr>
<tr><th id="652">652</th><td><u>#define   <dfn class="macro" id="_M/DVO_DATA_ORDER_FP" data-ref="_M/DVO_DATA_ORDER_FP">DVO_DATA_ORDER_FP</dfn>		(1 &lt;&lt; 14)</u></td></tr>
<tr><th id="653">653</th><td><u>#define   <dfn class="macro" id="_M/DVO_VSYNC_DISABLE" data-ref="_M/DVO_VSYNC_DISABLE">DVO_VSYNC_DISABLE</dfn>		(1 &lt;&lt; 11)</u></td></tr>
<tr><th id="654">654</th><td><u>#define   <dfn class="macro" id="_M/DVO_HSYNC_DISABLE" data-ref="_M/DVO_HSYNC_DISABLE">DVO_HSYNC_DISABLE</dfn>		(1 &lt;&lt; 10)</u></td></tr>
<tr><th id="655">655</th><td><u>#define   <dfn class="macro" id="_M/DVO_VSYNC_TRISTATE" data-ref="_M/DVO_VSYNC_TRISTATE">DVO_VSYNC_TRISTATE</dfn>		(1 &lt;&lt; 9)</u></td></tr>
<tr><th id="656">656</th><td><u>#define   <dfn class="macro" id="_M/DVO_HSYNC_TRISTATE" data-ref="_M/DVO_HSYNC_TRISTATE">DVO_HSYNC_TRISTATE</dfn>		(1 &lt;&lt; 8)</u></td></tr>
<tr><th id="657">657</th><td><u>#define   <dfn class="macro" id="_M/DVO_BORDER_ENABLE" data-ref="_M/DVO_BORDER_ENABLE">DVO_BORDER_ENABLE</dfn>		(1 &lt;&lt; 7)</u></td></tr>
<tr><th id="658">658</th><td><u>#define   <dfn class="macro" id="_M/DVO_DATA_ORDER_GBRG" data-ref="_M/DVO_DATA_ORDER_GBRG">DVO_DATA_ORDER_GBRG</dfn>		(1 &lt;&lt; 6)</u></td></tr>
<tr><th id="659">659</th><td><u>#define   <dfn class="macro" id="_M/DVO_DATA_ORDER_RGGB" data-ref="_M/DVO_DATA_ORDER_RGGB">DVO_DATA_ORDER_RGGB</dfn>		(0 &lt;&lt; 6)</u></td></tr>
<tr><th id="660">660</th><td><u>#define   <dfn class="macro" id="_M/DVO_DATA_ORDER_GBRG_ERRATA" data-ref="_M/DVO_DATA_ORDER_GBRG_ERRATA">DVO_DATA_ORDER_GBRG_ERRATA</dfn>	(0 &lt;&lt; 6)</u></td></tr>
<tr><th id="661">661</th><td><u>#define   <dfn class="macro" id="_M/DVO_DATA_ORDER_RGGB_ERRATA" data-ref="_M/DVO_DATA_ORDER_RGGB_ERRATA">DVO_DATA_ORDER_RGGB_ERRATA</dfn>	(1 &lt;&lt; 6)</u></td></tr>
<tr><th id="662">662</th><td><u>#define   <dfn class="macro" id="_M/DVO_VSYNC_ACTIVE_HIGH" data-ref="_M/DVO_VSYNC_ACTIVE_HIGH">DVO_VSYNC_ACTIVE_HIGH</dfn>		(1 &lt;&lt; 4)</u></td></tr>
<tr><th id="663">663</th><td><u>#define   <dfn class="macro" id="_M/DVO_HSYNC_ACTIVE_HIGH" data-ref="_M/DVO_HSYNC_ACTIVE_HIGH">DVO_HSYNC_ACTIVE_HIGH</dfn>		(1 &lt;&lt; 3)</u></td></tr>
<tr><th id="664">664</th><td><u>#define   <dfn class="macro" id="_M/DVO_BLANK_ACTIVE_HIGH" data-ref="_M/DVO_BLANK_ACTIVE_HIGH">DVO_BLANK_ACTIVE_HIGH</dfn>		(1 &lt;&lt; 2)</u></td></tr>
<tr><th id="665">665</th><td><u>#define   <dfn class="macro" id="_M/DVO_OUTPUT_CSTATE_PIXELS" data-ref="_M/DVO_OUTPUT_CSTATE_PIXELS">DVO_OUTPUT_CSTATE_PIXELS</dfn>	(1 &lt;&lt; 1)	/* SDG only */</u></td></tr>
<tr><th id="666">666</th><td><u>#define   <dfn class="macro" id="_M/DVO_OUTPUT_SOURCE_SIZE_PIXELS" data-ref="_M/DVO_OUTPUT_SOURCE_SIZE_PIXELS">DVO_OUTPUT_SOURCE_SIZE_PIXELS</dfn>	(1 &lt;&lt; 0)	/* SDG only */</u></td></tr>
<tr><th id="667">667</th><td><u>#define   <dfn class="macro" id="_M/DVO_PRESERVE_MASK" data-ref="_M/DVO_PRESERVE_MASK">DVO_PRESERVE_MASK</dfn>		(0x7&lt;&lt;24)</u></td></tr>
<tr><th id="668">668</th><td><u>#define <dfn class="macro" id="_M/DVOA_SRCDIM" data-ref="_M/DVOA_SRCDIM">DVOA_SRCDIM</dfn>		0x61124</u></td></tr>
<tr><th id="669">669</th><td><u>#define <dfn class="macro" id="_M/DVOB_SRCDIM" data-ref="_M/DVOB_SRCDIM">DVOB_SRCDIM</dfn>		0x61144</u></td></tr>
<tr><th id="670">670</th><td><u>#define <dfn class="macro" id="_M/DVOC_SRCDIM" data-ref="_M/DVOC_SRCDIM">DVOC_SRCDIM</dfn>		0x61164</u></td></tr>
<tr><th id="671">671</th><td><u>#define   <dfn class="macro" id="_M/DVO_SRCDIM_HORIZONTAL_SHIFT" data-ref="_M/DVO_SRCDIM_HORIZONTAL_SHIFT">DVO_SRCDIM_HORIZONTAL_SHIFT</dfn>	12</u></td></tr>
<tr><th id="672">672</th><td><u>#define   <dfn class="macro" id="_M/DVO_SRCDIM_VERTICAL_SHIFT" data-ref="_M/DVO_SRCDIM_VERTICAL_SHIFT">DVO_SRCDIM_VERTICAL_SHIFT</dfn>	0</u></td></tr>
<tr><th id="673">673</th><td></td></tr>
<tr><th id="674">674</th><td><i>/* LVDS port control */</i></td></tr>
<tr><th id="675">675</th><td><u>#define <dfn class="macro" id="_M/LVDS" data-ref="_M/LVDS">LVDS</dfn>			0x61180</u></td></tr>
<tr><th id="676">676</th><td><i>/*</i></td></tr>
<tr><th id="677">677</th><td><i> * Enables the LVDS port.  This bit must be set before DPLLs are enabled, as</i></td></tr>
<tr><th id="678">678</th><td><i> * the DPLL semantics change when the LVDS is assigned to that pipe.</i></td></tr>
<tr><th id="679">679</th><td><i> */</i></td></tr>
<tr><th id="680">680</th><td><u>#define   <dfn class="macro" id="_M/LVDS_PORT_EN" data-ref="_M/LVDS_PORT_EN">LVDS_PORT_EN</dfn>			(1 &lt;&lt; 31)</u></td></tr>
<tr><th id="681">681</th><td><i>/* Selects pipe B for LVDS data.  Must be set on pre-965. */</i></td></tr>
<tr><th id="682">682</th><td><u>#define   <dfn class="macro" id="_M/LVDS_PIPEB_SELECT" data-ref="_M/LVDS_PIPEB_SELECT">LVDS_PIPEB_SELECT</dfn>		(1 &lt;&lt; 30)</u></td></tr>
<tr><th id="683">683</th><td><i>/*</i></td></tr>
<tr><th id="684">684</th><td><i> * Enables the A0-A2 data pairs and CLKA, containing 18 bits of color data per</i></td></tr>
<tr><th id="685">685</th><td><i> * pixel.</i></td></tr>
<tr><th id="686">686</th><td><i> */</i></td></tr>
<tr><th id="687">687</th><td><u>#define   <dfn class="macro" id="_M/LVDS_A0A2_CLKA_POWER_MASK" data-ref="_M/LVDS_A0A2_CLKA_POWER_MASK">LVDS_A0A2_CLKA_POWER_MASK</dfn>	(3 &lt;&lt; 8)</u></td></tr>
<tr><th id="688">688</th><td><u>#define   <dfn class="macro" id="_M/LVDS_A0A2_CLKA_POWER_DOWN" data-ref="_M/LVDS_A0A2_CLKA_POWER_DOWN">LVDS_A0A2_CLKA_POWER_DOWN</dfn>	(0 &lt;&lt; 8)</u></td></tr>
<tr><th id="689">689</th><td><u>#define   <dfn class="macro" id="_M/LVDS_A0A2_CLKA_POWER_UP" data-ref="_M/LVDS_A0A2_CLKA_POWER_UP">LVDS_A0A2_CLKA_POWER_UP</dfn>	(3 &lt;&lt; 8)</u></td></tr>
<tr><th id="690">690</th><td><i>/*</i></td></tr>
<tr><th id="691">691</th><td><i> * Controls the A3 data pair, which contains the additional LSBs for 24 bit</i></td></tr>
<tr><th id="692">692</th><td><i> * mode.  Only enabled if LVDS_A0A2_CLKA_POWER_UP also indicates it should be</i></td></tr>
<tr><th id="693">693</th><td><i> * on.</i></td></tr>
<tr><th id="694">694</th><td><i> */</i></td></tr>
<tr><th id="695">695</th><td><u>#define   <dfn class="macro" id="_M/LVDS_A3_POWER_MASK" data-ref="_M/LVDS_A3_POWER_MASK">LVDS_A3_POWER_MASK</dfn>		(3 &lt;&lt; 6)</u></td></tr>
<tr><th id="696">696</th><td><u>#define   <dfn class="macro" id="_M/LVDS_A3_POWER_DOWN" data-ref="_M/LVDS_A3_POWER_DOWN">LVDS_A3_POWER_DOWN</dfn>		(0 &lt;&lt; 6)</u></td></tr>
<tr><th id="697">697</th><td><u>#define   <dfn class="macro" id="_M/LVDS_A3_POWER_UP" data-ref="_M/LVDS_A3_POWER_UP">LVDS_A3_POWER_UP</dfn>		(3 &lt;&lt; 6)</u></td></tr>
<tr><th id="698">698</th><td><i>/*</i></td></tr>
<tr><th id="699">699</th><td><i> * Controls the CLKB pair.  This should only be set when LVDS_B0B3_POWER_UP</i></td></tr>
<tr><th id="700">700</th><td><i> * is set.</i></td></tr>
<tr><th id="701">701</th><td><i> */</i></td></tr>
<tr><th id="702">702</th><td><u>#define   <dfn class="macro" id="_M/LVDS_CLKB_POWER_MASK" data-ref="_M/LVDS_CLKB_POWER_MASK">LVDS_CLKB_POWER_MASK</dfn>		(3 &lt;&lt; 4)</u></td></tr>
<tr><th id="703">703</th><td><u>#define   <dfn class="macro" id="_M/LVDS_CLKB_POWER_DOWN" data-ref="_M/LVDS_CLKB_POWER_DOWN">LVDS_CLKB_POWER_DOWN</dfn>		(0 &lt;&lt; 4)</u></td></tr>
<tr><th id="704">704</th><td><u>#define   <dfn class="macro" id="_M/LVDS_CLKB_POWER_UP" data-ref="_M/LVDS_CLKB_POWER_UP">LVDS_CLKB_POWER_UP</dfn>		(3 &lt;&lt; 4)</u></td></tr>
<tr><th id="705">705</th><td><i>/*</i></td></tr>
<tr><th id="706">706</th><td><i> * Controls the B0-B3 data pairs.  This must be set to match the DPLL p2</i></td></tr>
<tr><th id="707">707</th><td><i> * setting for whether we are in dual-channel mode.  The B3 pair will</i></td></tr>
<tr><th id="708">708</th><td><i> * additionally only be powered up when LVDS_A3_POWER_UP is set.</i></td></tr>
<tr><th id="709">709</th><td><i> */</i></td></tr>
<tr><th id="710">710</th><td><u>#define   <dfn class="macro" id="_M/LVDS_B0B3_POWER_MASK" data-ref="_M/LVDS_B0B3_POWER_MASK">LVDS_B0B3_POWER_MASK</dfn>		(3 &lt;&lt; 2)</u></td></tr>
<tr><th id="711">711</th><td><u>#define   <dfn class="macro" id="_M/LVDS_B0B3_POWER_DOWN" data-ref="_M/LVDS_B0B3_POWER_DOWN">LVDS_B0B3_POWER_DOWN</dfn>		(0 &lt;&lt; 2)</u></td></tr>
<tr><th id="712">712</th><td><u>#define   <dfn class="macro" id="_M/LVDS_B0B3_POWER_UP" data-ref="_M/LVDS_B0B3_POWER_UP">LVDS_B0B3_POWER_UP</dfn>		(3 &lt;&lt; 2)</u></td></tr>
<tr><th id="713">713</th><td></td></tr>
<tr><th id="714">714</th><td><i>/* Panel power sequencing */</i></td></tr>
<tr><th id="715">715</th><td><u>#define <dfn class="macro" id="_M/PP_STATUS" data-ref="_M/PP_STATUS">PP_STATUS</dfn>	0x61200</u></td></tr>
<tr><th id="716">716</th><td><u>#define   <dfn class="macro" id="_M/PP_ON" data-ref="_M/PP_ON">PP_ON</dfn>		(1 &lt;&lt; 31)</u></td></tr>
<tr><th id="717">717</th><td><i>/*</i></td></tr>
<tr><th id="718">718</th><td><i> * Indicates that all dependencies of the panel are on:</i></td></tr>
<tr><th id="719">719</th><td><i> *</i></td></tr>
<tr><th id="720">720</th><td><i> * - PLL enabled</i></td></tr>
<tr><th id="721">721</th><td><i> * - pipe enabled</i></td></tr>
<tr><th id="722">722</th><td><i> * - LVDS/DVOB/DVOC on</i></td></tr>
<tr><th id="723">723</th><td><i> */</i></td></tr>
<tr><th id="724">724</th><td><u>#define   <dfn class="macro" id="_M/PP_READY" data-ref="_M/PP_READY">PP_READY</dfn>		(1 &lt;&lt; 30)</u></td></tr>
<tr><th id="725">725</th><td><u>#define   <dfn class="macro" id="_M/PP_SEQUENCE_NONE" data-ref="_M/PP_SEQUENCE_NONE">PP_SEQUENCE_NONE</dfn>	(0 &lt;&lt; 28)</u></td></tr>
<tr><th id="726">726</th><td><u>#define   <dfn class="macro" id="_M/PP_SEQUENCE_ON" data-ref="_M/PP_SEQUENCE_ON">PP_SEQUENCE_ON</dfn>	(1 &lt;&lt; 28)</u></td></tr>
<tr><th id="727">727</th><td><u>#define   <dfn class="macro" id="_M/PP_SEQUENCE_OFF" data-ref="_M/PP_SEQUENCE_OFF">PP_SEQUENCE_OFF</dfn>	(2 &lt;&lt; 28)</u></td></tr>
<tr><th id="728">728</th><td><u>#define   <dfn class="macro" id="_M/PP_SEQUENCE_MASK" data-ref="_M/PP_SEQUENCE_MASK">PP_SEQUENCE_MASK</dfn>	0x30000000</u></td></tr>
<tr><th id="729">729</th><td><u>#define <dfn class="macro" id="_M/PP_CONTROL" data-ref="_M/PP_CONTROL">PP_CONTROL</dfn>	0x61204</u></td></tr>
<tr><th id="730">730</th><td><u>#define   <dfn class="macro" id="_M/POWER_TARGET_ON" data-ref="_M/POWER_TARGET_ON">POWER_TARGET_ON</dfn>	(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="731">731</th><td><u>#define <dfn class="macro" id="_M/PP_ON_DELAYS" data-ref="_M/PP_ON_DELAYS">PP_ON_DELAYS</dfn>	0x61208</u></td></tr>
<tr><th id="732">732</th><td><u>#define <dfn class="macro" id="_M/PP_OFF_DELAYS" data-ref="_M/PP_OFF_DELAYS">PP_OFF_DELAYS</dfn>	0x6120c</u></td></tr>
<tr><th id="733">733</th><td><u>#define <dfn class="macro" id="_M/PP_DIVISOR" data-ref="_M/PP_DIVISOR">PP_DIVISOR</dfn>	0x61210</u></td></tr>
<tr><th id="734">734</th><td></td></tr>
<tr><th id="735">735</th><td><i>/* Panel fitting */</i></td></tr>
<tr><th id="736">736</th><td><u>#define <dfn class="macro" id="_M/PFIT_CONTROL" data-ref="_M/PFIT_CONTROL">PFIT_CONTROL</dfn>	0x61230</u></td></tr>
<tr><th id="737">737</th><td><u>#define   <dfn class="macro" id="_M/PFIT_ENABLE" data-ref="_M/PFIT_ENABLE">PFIT_ENABLE</dfn>		(1 &lt;&lt; 31)</u></td></tr>
<tr><th id="738">738</th><td><u>#define   <dfn class="macro" id="_M/PFIT_PIPE_MASK" data-ref="_M/PFIT_PIPE_MASK">PFIT_PIPE_MASK</dfn>	(3 &lt;&lt; 29)</u></td></tr>
<tr><th id="739">739</th><td><u>#define   <dfn class="macro" id="_M/PFIT_PIPE_SHIFT" data-ref="_M/PFIT_PIPE_SHIFT">PFIT_PIPE_SHIFT</dfn>	29</u></td></tr>
<tr><th id="740">740</th><td><u>#define   <dfn class="macro" id="_M/VERT_INTERP_DISABLE" data-ref="_M/VERT_INTERP_DISABLE">VERT_INTERP_DISABLE</dfn>	(0 &lt;&lt; 10)</u></td></tr>
<tr><th id="741">741</th><td><u>#define   <dfn class="macro" id="_M/VERT_INTERP_BILINEAR" data-ref="_M/VERT_INTERP_BILINEAR">VERT_INTERP_BILINEAR</dfn>	(1 &lt;&lt; 10)</u></td></tr>
<tr><th id="742">742</th><td><u>#define   <dfn class="macro" id="_M/VERT_INTERP_MASK" data-ref="_M/VERT_INTERP_MASK">VERT_INTERP_MASK</dfn>	(3 &lt;&lt; 10)</u></td></tr>
<tr><th id="743">743</th><td><u>#define   <dfn class="macro" id="_M/VERT_AUTO_SCALE" data-ref="_M/VERT_AUTO_SCALE">VERT_AUTO_SCALE</dfn>	(1 &lt;&lt; 9)</u></td></tr>
<tr><th id="744">744</th><td><u>#define   <dfn class="macro" id="_M/HORIZ_INTERP_DISABLE" data-ref="_M/HORIZ_INTERP_DISABLE">HORIZ_INTERP_DISABLE</dfn>	(0 &lt;&lt; 6)</u></td></tr>
<tr><th id="745">745</th><td><u>#define   <dfn class="macro" id="_M/HORIZ_INTERP_BILINEAR" data-ref="_M/HORIZ_INTERP_BILINEAR">HORIZ_INTERP_BILINEAR</dfn>	(1 &lt;&lt; 6)</u></td></tr>
<tr><th id="746">746</th><td><u>#define   <dfn class="macro" id="_M/HORIZ_INTERP_MASK" data-ref="_M/HORIZ_INTERP_MASK">HORIZ_INTERP_MASK</dfn>	(3 &lt;&lt; 6)</u></td></tr>
<tr><th id="747">747</th><td><u>#define   <dfn class="macro" id="_M/HORIZ_AUTO_SCALE" data-ref="_M/HORIZ_AUTO_SCALE">HORIZ_AUTO_SCALE</dfn>	(1 &lt;&lt; 5)</u></td></tr>
<tr><th id="748">748</th><td><u>#define   <dfn class="macro" id="_M/PANEL_8TO6_DITHER_ENABLE" data-ref="_M/PANEL_8TO6_DITHER_ENABLE">PANEL_8TO6_DITHER_ENABLE</dfn> (1 &lt;&lt; 3)</u></td></tr>
<tr><th id="749">749</th><td><u>#define <dfn class="macro" id="_M/PFIT_PGM_RATIOS" data-ref="_M/PFIT_PGM_RATIOS">PFIT_PGM_RATIOS</dfn>	0x61234</u></td></tr>
<tr><th id="750">750</th><td><u>#define   <dfn class="macro" id="_M/PFIT_VERT_SCALE_MASK" data-ref="_M/PFIT_VERT_SCALE_MASK">PFIT_VERT_SCALE_MASK</dfn>			0xfff00000</u></td></tr>
<tr><th id="751">751</th><td><u>#define   <dfn class="macro" id="_M/PFIT_HORIZ_SCALE_MASK" data-ref="_M/PFIT_HORIZ_SCALE_MASK">PFIT_HORIZ_SCALE_MASK</dfn>			0x0000fff0</u></td></tr>
<tr><th id="752">752</th><td><u>#define <dfn class="macro" id="_M/PFIT_AUTO_RATIOS" data-ref="_M/PFIT_AUTO_RATIOS">PFIT_AUTO_RATIOS</dfn> 0x61238</u></td></tr>
<tr><th id="753">753</th><td></td></tr>
<tr><th id="754">754</th><td><i>/* Backlight control */</i></td></tr>
<tr><th id="755">755</th><td><u>#define <dfn class="macro" id="_M/BLC_PWM_CTL" data-ref="_M/BLC_PWM_CTL">BLC_PWM_CTL</dfn>		0x61254</u></td></tr>
<tr><th id="756">756</th><td><u>#define   <dfn class="macro" id="_M/BACKLIGHT_MODULATION_FREQ_SHIFT" data-ref="_M/BACKLIGHT_MODULATION_FREQ_SHIFT">BACKLIGHT_MODULATION_FREQ_SHIFT</dfn>		(17)</u></td></tr>
<tr><th id="757">757</th><td><u>#define <dfn class="macro" id="_M/BLC_PWM_CTL2" data-ref="_M/BLC_PWM_CTL2">BLC_PWM_CTL2</dfn>		0x61250 /* 965+ only */</u></td></tr>
<tr><th id="758">758</th><td><u>#define   <dfn class="macro" id="_M/BLM_COMBINATION_MODE" data-ref="_M/BLM_COMBINATION_MODE">BLM_COMBINATION_MODE</dfn> (1 &lt;&lt; 30)</u></td></tr>
<tr><th id="759">759</th><td><i>/*</i></td></tr>
<tr><th id="760">760</th><td><i> * This is the most significant 15 bits of the number of backlight cycles in a</i></td></tr>
<tr><th id="761">761</th><td><i> * complete cycle of the modulated backlight control.</i></td></tr>
<tr><th id="762">762</th><td><i> *</i></td></tr>
<tr><th id="763">763</th><td><i> * The actual value is this field multiplied by two.</i></td></tr>
<tr><th id="764">764</th><td><i> */</i></td></tr>
<tr><th id="765">765</th><td><u>#define   <dfn class="macro" id="_M/BACKLIGHT_MODULATION_FREQ_MASK" data-ref="_M/BACKLIGHT_MODULATION_FREQ_MASK">BACKLIGHT_MODULATION_FREQ_MASK</dfn>		(0x7fff &lt;&lt; 17)</u></td></tr>
<tr><th id="766">766</th><td><u>#define   <dfn class="macro" id="_M/BLM_LEGACY_MODE" data-ref="_M/BLM_LEGACY_MODE">BLM_LEGACY_MODE</dfn>				(1 &lt;&lt; 16)</u></td></tr>
<tr><th id="767">767</th><td><i>/*</i></td></tr>
<tr><th id="768">768</th><td><i> * This is the number of cycles out of the backlight modulation cycle for which</i></td></tr>
<tr><th id="769">769</th><td><i> * the backlight is on.</i></td></tr>
<tr><th id="770">770</th><td><i> *</i></td></tr>
<tr><th id="771">771</th><td><i> * This field must be no greater than the number of cycles in the complete</i></td></tr>
<tr><th id="772">772</th><td><i> * backlight modulation cycle.</i></td></tr>
<tr><th id="773">773</th><td><i> */</i></td></tr>
<tr><th id="774">774</th><td><u>#define   <dfn class="macro" id="_M/BACKLIGHT_DUTY_CYCLE_SHIFT" data-ref="_M/BACKLIGHT_DUTY_CYCLE_SHIFT">BACKLIGHT_DUTY_CYCLE_SHIFT</dfn>		(0)</u></td></tr>
<tr><th id="775">775</th><td><u>#define   <dfn class="macro" id="_M/BACKLIGHT_DUTY_CYCLE_MASK" data-ref="_M/BACKLIGHT_DUTY_CYCLE_MASK">BACKLIGHT_DUTY_CYCLE_MASK</dfn>		(0xffff)</u></td></tr>
<tr><th id="776">776</th><td></td></tr>
<tr><th id="777">777</th><td><i>/* TV port control */</i></td></tr>
<tr><th id="778">778</th><td><u>#define <dfn class="macro" id="_M/TV_CTL" data-ref="_M/TV_CTL">TV_CTL</dfn>			0x68000</u></td></tr>
<tr><th id="779">779</th><td><i class="doc">/** Enables the TV encoder */</i></td></tr>
<tr><th id="780">780</th><td><u># define <dfn class="macro" id="_M/TV_ENC_ENABLE" data-ref="_M/TV_ENC_ENABLE">TV_ENC_ENABLE</dfn>			(1 &lt;&lt; 31)</u></td></tr>
<tr><th id="781">781</th><td><i class="doc">/** Sources the TV encoder input from pipe B instead of A. */</i></td></tr>
<tr><th id="782">782</th><td><u># define <dfn class="macro" id="_M/TV_ENC_PIPEB_SELECT" data-ref="_M/TV_ENC_PIPEB_SELECT">TV_ENC_PIPEB_SELECT</dfn>		(1 &lt;&lt; 30)</u></td></tr>
<tr><th id="783">783</th><td><i class="doc">/** Outputs composite video (DAC A only) */</i></td></tr>
<tr><th id="784">784</th><td><u># define <dfn class="macro" id="_M/TV_ENC_OUTPUT_COMPOSITE" data-ref="_M/TV_ENC_OUTPUT_COMPOSITE">TV_ENC_OUTPUT_COMPOSITE</dfn>	(0 &lt;&lt; 28)</u></td></tr>
<tr><th id="785">785</th><td><i class="doc">/** Outputs SVideo video (DAC B/C) */</i></td></tr>
<tr><th id="786">786</th><td><u># define <dfn class="macro" id="_M/TV_ENC_OUTPUT_SVIDEO" data-ref="_M/TV_ENC_OUTPUT_SVIDEO">TV_ENC_OUTPUT_SVIDEO</dfn>		(1 &lt;&lt; 28)</u></td></tr>
<tr><th id="787">787</th><td><i class="doc">/** Outputs Component video (DAC A/B/C) */</i></td></tr>
<tr><th id="788">788</th><td><u># define <dfn class="macro" id="_M/TV_ENC_OUTPUT_COMPONENT" data-ref="_M/TV_ENC_OUTPUT_COMPONENT">TV_ENC_OUTPUT_COMPONENT</dfn>	(2 &lt;&lt; 28)</u></td></tr>
<tr><th id="789">789</th><td><i class="doc">/** Outputs Composite and SVideo (DAC A/B/C) */</i></td></tr>
<tr><th id="790">790</th><td><u># define <dfn class="macro" id="_M/TV_ENC_OUTPUT_SVIDEO_COMPOSITE" data-ref="_M/TV_ENC_OUTPUT_SVIDEO_COMPOSITE">TV_ENC_OUTPUT_SVIDEO_COMPOSITE</dfn>	(3 &lt;&lt; 28)</u></td></tr>
<tr><th id="791">791</th><td><u># define <dfn class="macro" id="_M/TV_TRILEVEL_SYNC" data-ref="_M/TV_TRILEVEL_SYNC">TV_TRILEVEL_SYNC</dfn>		(1 &lt;&lt; 21)</u></td></tr>
<tr><th id="792">792</th><td><i class="doc">/** Enables slow sync generation (945GM only) */</i></td></tr>
<tr><th id="793">793</th><td><u># define <dfn class="macro" id="_M/TV_SLOW_SYNC" data-ref="_M/TV_SLOW_SYNC">TV_SLOW_SYNC</dfn>			(1 &lt;&lt; 20)</u></td></tr>
<tr><th id="794">794</th><td><i class="doc">/** Selects 4x oversampling for 480i and 576p */</i></td></tr>
<tr><th id="795">795</th><td><u># define <dfn class="macro" id="_M/TV_OVERSAMPLE_4X" data-ref="_M/TV_OVERSAMPLE_4X">TV_OVERSAMPLE_4X</dfn>		(0 &lt;&lt; 18)</u></td></tr>
<tr><th id="796">796</th><td><i class="doc">/** Selects 2x oversampling for 720p and 1080i */</i></td></tr>
<tr><th id="797">797</th><td><u># define <dfn class="macro" id="_M/TV_OVERSAMPLE_2X" data-ref="_M/TV_OVERSAMPLE_2X">TV_OVERSAMPLE_2X</dfn>		(1 &lt;&lt; 18)</u></td></tr>
<tr><th id="798">798</th><td><i class="doc">/** Selects no oversampling for 1080p */</i></td></tr>
<tr><th id="799">799</th><td><u># define <dfn class="macro" id="_M/TV_OVERSAMPLE_NONE" data-ref="_M/TV_OVERSAMPLE_NONE">TV_OVERSAMPLE_NONE</dfn>		(2 &lt;&lt; 18)</u></td></tr>
<tr><th id="800">800</th><td><i class="doc">/** Selects 8x oversampling */</i></td></tr>
<tr><th id="801">801</th><td><u># define <dfn class="macro" id="_M/TV_OVERSAMPLE_8X" data-ref="_M/TV_OVERSAMPLE_8X">TV_OVERSAMPLE_8X</dfn>		(3 &lt;&lt; 18)</u></td></tr>
<tr><th id="802">802</th><td><i class="doc">/** Selects progressive mode rather than interlaced */</i></td></tr>
<tr><th id="803">803</th><td><u># define <dfn class="macro" id="_M/TV_PROGRESSIVE" data-ref="_M/TV_PROGRESSIVE">TV_PROGRESSIVE</dfn>			(1 &lt;&lt; 17)</u></td></tr>
<tr><th id="804">804</th><td><i class="doc">/** Sets the colorburst to PAL mode.  Required for non-M PAL modes. */</i></td></tr>
<tr><th id="805">805</th><td><u># define <dfn class="macro" id="_M/TV_PAL_BURST" data-ref="_M/TV_PAL_BURST">TV_PAL_BURST</dfn>			(1 &lt;&lt; 16)</u></td></tr>
<tr><th id="806">806</th><td><i class="doc">/** Field for setting delay of Y compared to C */</i></td></tr>
<tr><th id="807">807</th><td><u># define <dfn class="macro" id="_M/TV_YC_SKEW_MASK" data-ref="_M/TV_YC_SKEW_MASK">TV_YC_SKEW_MASK</dfn>		(7 &lt;&lt; 12)</u></td></tr>
<tr><th id="808">808</th><td><i class="doc">/** Enables a fix for 480p/576p standard definition modes on the 915GM only */</i></td></tr>
<tr><th id="809">809</th><td><u># define <dfn class="macro" id="_M/TV_ENC_SDP_FIX" data-ref="_M/TV_ENC_SDP_FIX">TV_ENC_SDP_FIX</dfn>			(1 &lt;&lt; 11)</u></td></tr>
<tr><th id="810">810</th><td><i class="doc">/**</i></td></tr>
<tr><th id="811">811</th><td><i class="doc"> * Enables a fix for the 915GM only.</i></td></tr>
<tr><th id="812">812</th><td><i class="doc"> *</i></td></tr>
<tr><th id="813">813</th><td><i class="doc"> * Not sure what it does.</i></td></tr>
<tr><th id="814">814</th><td><i class="doc"> */</i></td></tr>
<tr><th id="815">815</th><td><u># define <dfn class="macro" id="_M/TV_ENC_C0_FIX" data-ref="_M/TV_ENC_C0_FIX">TV_ENC_C0_FIX</dfn>			(1 &lt;&lt; 10)</u></td></tr>
<tr><th id="816">816</th><td><i class="doc">/** Bits that must be preserved by software */</i></td></tr>
<tr><th id="817">817</th><td><u># define <dfn class="macro" id="_M/TV_CTL_SAVE" data-ref="_M/TV_CTL_SAVE">TV_CTL_SAVE</dfn>			((3 &lt;&lt; 8) | (3 &lt;&lt; 6))</u></td></tr>
<tr><th id="818">818</th><td><u># define <dfn class="macro" id="_M/TV_FUSE_STATE_MASK" data-ref="_M/TV_FUSE_STATE_MASK">TV_FUSE_STATE_MASK</dfn>		(3 &lt;&lt; 4)</u></td></tr>
<tr><th id="819">819</th><td><i class="doc">/** Read-only state that reports all features enabled */</i></td></tr>
<tr><th id="820">820</th><td><u># define <dfn class="macro" id="_M/TV_FUSE_STATE_ENABLED" data-ref="_M/TV_FUSE_STATE_ENABLED">TV_FUSE_STATE_ENABLED</dfn>		(0 &lt;&lt; 4)</u></td></tr>
<tr><th id="821">821</th><td><i class="doc">/** Read-only state that reports that Macrovision is disabled in hardware*/</i></td></tr>
<tr><th id="822">822</th><td><u># define <dfn class="macro" id="_M/TV_FUSE_STATE_NO_MACROVISION" data-ref="_M/TV_FUSE_STATE_NO_MACROVISION">TV_FUSE_STATE_NO_MACROVISION</dfn>	(1 &lt;&lt; 4)</u></td></tr>
<tr><th id="823">823</th><td><i class="doc">/** Read-only state that reports that TV-out is disabled in hardware. */</i></td></tr>
<tr><th id="824">824</th><td><u># define <dfn class="macro" id="_M/TV_FUSE_STATE_DISABLED" data-ref="_M/TV_FUSE_STATE_DISABLED">TV_FUSE_STATE_DISABLED</dfn>		(2 &lt;&lt; 4)</u></td></tr>
<tr><th id="825">825</th><td><i class="doc">/** Normal operation */</i></td></tr>
<tr><th id="826">826</th><td><u># define <dfn class="macro" id="_M/TV_TEST_MODE_NORMAL" data-ref="_M/TV_TEST_MODE_NORMAL">TV_TEST_MODE_NORMAL</dfn>		(0 &lt;&lt; 0)</u></td></tr>
<tr><th id="827">827</th><td><i class="doc">/** Encoder test pattern 1 - combo pattern */</i></td></tr>
<tr><th id="828">828</th><td><u># define <dfn class="macro" id="_M/TV_TEST_MODE_PATTERN_1" data-ref="_M/TV_TEST_MODE_PATTERN_1">TV_TEST_MODE_PATTERN_1</dfn>		(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="829">829</th><td><i class="doc">/** Encoder test pattern 2 - full screen vertical 75% color bars */</i></td></tr>
<tr><th id="830">830</th><td><u># define <dfn class="macro" id="_M/TV_TEST_MODE_PATTERN_2" data-ref="_M/TV_TEST_MODE_PATTERN_2">TV_TEST_MODE_PATTERN_2</dfn>		(2 &lt;&lt; 0)</u></td></tr>
<tr><th id="831">831</th><td><i class="doc">/** Encoder test pattern 3 - full screen horizontal 75% color bars */</i></td></tr>
<tr><th id="832">832</th><td><u># define <dfn class="macro" id="_M/TV_TEST_MODE_PATTERN_3" data-ref="_M/TV_TEST_MODE_PATTERN_3">TV_TEST_MODE_PATTERN_3</dfn>		(3 &lt;&lt; 0)</u></td></tr>
<tr><th id="833">833</th><td><i class="doc">/** Encoder test pattern 4 - random noise */</i></td></tr>
<tr><th id="834">834</th><td><u># define <dfn class="macro" id="_M/TV_TEST_MODE_PATTERN_4" data-ref="_M/TV_TEST_MODE_PATTERN_4">TV_TEST_MODE_PATTERN_4</dfn>		(4 &lt;&lt; 0)</u></td></tr>
<tr><th id="835">835</th><td><i class="doc">/** Encoder test pattern 5 - linear color ramps */</i></td></tr>
<tr><th id="836">836</th><td><u># define <dfn class="macro" id="_M/TV_TEST_MODE_PATTERN_5" data-ref="_M/TV_TEST_MODE_PATTERN_5">TV_TEST_MODE_PATTERN_5</dfn>		(5 &lt;&lt; 0)</u></td></tr>
<tr><th id="837">837</th><td><i class="doc">/**</i></td></tr>
<tr><th id="838">838</th><td><i class="doc"> * This test mode forces the DACs to 50% of full output.</i></td></tr>
<tr><th id="839">839</th><td><i class="doc"> *</i></td></tr>
<tr><th id="840">840</th><td><i class="doc"> * This is used for load detection in combination with TVDAC_SENSE_MASK</i></td></tr>
<tr><th id="841">841</th><td><i class="doc"> */</i></td></tr>
<tr><th id="842">842</th><td><u># define <dfn class="macro" id="_M/TV_TEST_MODE_MONITOR_DETECT" data-ref="_M/TV_TEST_MODE_MONITOR_DETECT">TV_TEST_MODE_MONITOR_DETECT</dfn>	(7 &lt;&lt; 0)</u></td></tr>
<tr><th id="843">843</th><td><u># define <dfn class="macro" id="_M/TV_TEST_MODE_MASK" data-ref="_M/TV_TEST_MODE_MASK">TV_TEST_MODE_MASK</dfn>		(7 &lt;&lt; 0)</u></td></tr>
<tr><th id="844">844</th><td></td></tr>
<tr><th id="845">845</th><td><u>#define <dfn class="macro" id="_M/TV_DAC" data-ref="_M/TV_DAC">TV_DAC</dfn>			0x68004</u></td></tr>
<tr><th id="846">846</th><td><i class="doc">/**</i></td></tr>
<tr><th id="847">847</th><td><i class="doc"> * Reports that DAC state change logic has reported change (RO).</i></td></tr>
<tr><th id="848">848</th><td><i class="doc"> *</i></td></tr>
<tr><th id="849">849</th><td><i class="doc"> * This gets cleared when TV_DAC_STATE_EN is cleared</i></td></tr>
<tr><th id="850">850</th><td><i class="doc">*/</i></td></tr>
<tr><th id="851">851</th><td><u># define <dfn class="macro" id="_M/TVDAC_STATE_CHG" data-ref="_M/TVDAC_STATE_CHG">TVDAC_STATE_CHG</dfn>		(1 &lt;&lt; 31)</u></td></tr>
<tr><th id="852">852</th><td><u># define <dfn class="macro" id="_M/TVDAC_SENSE_MASK" data-ref="_M/TVDAC_SENSE_MASK">TVDAC_SENSE_MASK</dfn>		(7 &lt;&lt; 28)</u></td></tr>
<tr><th id="853">853</th><td><i class="doc">/** Reports that DAC A voltage is above the detect threshold */</i></td></tr>
<tr><th id="854">854</th><td><u># define <dfn class="macro" id="_M/TVDAC_A_SENSE" data-ref="_M/TVDAC_A_SENSE">TVDAC_A_SENSE</dfn>			(1 &lt;&lt; 30)</u></td></tr>
<tr><th id="855">855</th><td><i class="doc">/** Reports that DAC B voltage is above the detect threshold */</i></td></tr>
<tr><th id="856">856</th><td><u># define <dfn class="macro" id="_M/TVDAC_B_SENSE" data-ref="_M/TVDAC_B_SENSE">TVDAC_B_SENSE</dfn>			(1 &lt;&lt; 29)</u></td></tr>
<tr><th id="857">857</th><td><i class="doc">/** Reports that DAC C voltage is above the detect threshold */</i></td></tr>
<tr><th id="858">858</th><td><u># define <dfn class="macro" id="_M/TVDAC_C_SENSE" data-ref="_M/TVDAC_C_SENSE">TVDAC_C_SENSE</dfn>			(1 &lt;&lt; 28)</u></td></tr>
<tr><th id="859">859</th><td><i class="doc">/**</i></td></tr>
<tr><th id="860">860</th><td><i class="doc"> * Enables DAC state detection logic, for load-based TV detection.</i></td></tr>
<tr><th id="861">861</th><td><i class="doc"> *</i></td></tr>
<tr><th id="862">862</th><td><i class="doc"> * The PLL of the chosen pipe (in TV_CTL) must be running, and the encoder set</i></td></tr>
<tr><th id="863">863</th><td><i class="doc"> * to off, for load detection to work.</i></td></tr>
<tr><th id="864">864</th><td><i class="doc"> */</i></td></tr>
<tr><th id="865">865</th><td><u># define <dfn class="macro" id="_M/TVDAC_STATE_CHG_EN" data-ref="_M/TVDAC_STATE_CHG_EN">TVDAC_STATE_CHG_EN</dfn>		(1 &lt;&lt; 27)</u></td></tr>
<tr><th id="866">866</th><td><i class="doc">/** Sets the DAC A sense value to high */</i></td></tr>
<tr><th id="867">867</th><td><u># define <dfn class="macro" id="_M/TVDAC_A_SENSE_CTL" data-ref="_M/TVDAC_A_SENSE_CTL">TVDAC_A_SENSE_CTL</dfn>		(1 &lt;&lt; 26)</u></td></tr>
<tr><th id="868">868</th><td><i class="doc">/** Sets the DAC B sense value to high */</i></td></tr>
<tr><th id="869">869</th><td><u># define <dfn class="macro" id="_M/TVDAC_B_SENSE_CTL" data-ref="_M/TVDAC_B_SENSE_CTL">TVDAC_B_SENSE_CTL</dfn>		(1 &lt;&lt; 25)</u></td></tr>
<tr><th id="870">870</th><td><i class="doc">/** Sets the DAC C sense value to high */</i></td></tr>
<tr><th id="871">871</th><td><u># define <dfn class="macro" id="_M/TVDAC_C_SENSE_CTL" data-ref="_M/TVDAC_C_SENSE_CTL">TVDAC_C_SENSE_CTL</dfn>		(1 &lt;&lt; 24)</u></td></tr>
<tr><th id="872">872</th><td><i class="doc">/** Overrides the ENC_ENABLE and DAC voltage levels */</i></td></tr>
<tr><th id="873">873</th><td><u># define <dfn class="macro" id="_M/DAC_CTL_OVERRIDE" data-ref="_M/DAC_CTL_OVERRIDE">DAC_CTL_OVERRIDE</dfn>		(1 &lt;&lt; 7)</u></td></tr>
<tr><th id="874">874</th><td><i class="doc">/** Sets the slew rate.  Must be preserved in software */</i></td></tr>
<tr><th id="875">875</th><td><u># define <dfn class="macro" id="_M/ENC_TVDAC_SLEW_FAST" data-ref="_M/ENC_TVDAC_SLEW_FAST">ENC_TVDAC_SLEW_FAST</dfn>		(1 &lt;&lt; 6)</u></td></tr>
<tr><th id="876">876</th><td><u># define <dfn class="macro" id="_M/DAC_A_1_3_V" data-ref="_M/DAC_A_1_3_V">DAC_A_1_3_V</dfn>			(0 &lt;&lt; 4)</u></td></tr>
<tr><th id="877">877</th><td><u># define <dfn class="macro" id="_M/DAC_A_1_1_V" data-ref="_M/DAC_A_1_1_V">DAC_A_1_1_V</dfn>			(1 &lt;&lt; 4)</u></td></tr>
<tr><th id="878">878</th><td><u># define <dfn class="macro" id="_M/DAC_A_0_7_V" data-ref="_M/DAC_A_0_7_V">DAC_A_0_7_V</dfn>			(2 &lt;&lt; 4)</u></td></tr>
<tr><th id="879">879</th><td><u># define <dfn class="macro" id="_M/DAC_A_OFF" data-ref="_M/DAC_A_OFF">DAC_A_OFF</dfn>			(3 &lt;&lt; 4)</u></td></tr>
<tr><th id="880">880</th><td><u># define <dfn class="macro" id="_M/DAC_B_1_3_V" data-ref="_M/DAC_B_1_3_V">DAC_B_1_3_V</dfn>			(0 &lt;&lt; 2)</u></td></tr>
<tr><th id="881">881</th><td><u># define <dfn class="macro" id="_M/DAC_B_1_1_V" data-ref="_M/DAC_B_1_1_V">DAC_B_1_1_V</dfn>			(1 &lt;&lt; 2)</u></td></tr>
<tr><th id="882">882</th><td><u># define <dfn class="macro" id="_M/DAC_B_0_7_V" data-ref="_M/DAC_B_0_7_V">DAC_B_0_7_V</dfn>			(2 &lt;&lt; 2)</u></td></tr>
<tr><th id="883">883</th><td><u># define <dfn class="macro" id="_M/DAC_B_OFF" data-ref="_M/DAC_B_OFF">DAC_B_OFF</dfn>			(3 &lt;&lt; 2)</u></td></tr>
<tr><th id="884">884</th><td><u># define <dfn class="macro" id="_M/DAC_C_1_3_V" data-ref="_M/DAC_C_1_3_V">DAC_C_1_3_V</dfn>			(0 &lt;&lt; 0)</u></td></tr>
<tr><th id="885">885</th><td><u># define <dfn class="macro" id="_M/DAC_C_1_1_V" data-ref="_M/DAC_C_1_1_V">DAC_C_1_1_V</dfn>			(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="886">886</th><td><u># define <dfn class="macro" id="_M/DAC_C_0_7_V" data-ref="_M/DAC_C_0_7_V">DAC_C_0_7_V</dfn>			(2 &lt;&lt; 0)</u></td></tr>
<tr><th id="887">887</th><td><u># define <dfn class="macro" id="_M/DAC_C_OFF" data-ref="_M/DAC_C_OFF">DAC_C_OFF</dfn>			(3 &lt;&lt; 0)</u></td></tr>
<tr><th id="888">888</th><td></td></tr>
<tr><th id="889">889</th><td><i class="doc">/**</i></td></tr>
<tr><th id="890">890</th><td><i class="doc"> * CSC coefficients are stored in a floating point format with 9 bits of</i></td></tr>
<tr><th id="891">891</th><td><i class="doc"> * mantissa and 2 or 3 bits of exponent.  The exponent is represented as 2**-n,</i></td></tr>
<tr><th id="892">892</th><td><i class="doc"> * where 2-bit exponents are unsigned n, and 3-bit exponents are signed n with</i></td></tr>
<tr><th id="893">893</th><td><i class="doc"> * -1 (0x3) being the only legal negative value.</i></td></tr>
<tr><th id="894">894</th><td><i class="doc"> */</i></td></tr>
<tr><th id="895">895</th><td><u>#define <dfn class="macro" id="_M/TV_CSC_Y" data-ref="_M/TV_CSC_Y">TV_CSC_Y</dfn>		0x68010</u></td></tr>
<tr><th id="896">896</th><td><u># define <dfn class="macro" id="_M/TV_RY_MASK" data-ref="_M/TV_RY_MASK">TV_RY_MASK</dfn>			0x07ff0000</u></td></tr>
<tr><th id="897">897</th><td><u># define <dfn class="macro" id="_M/TV_RY_SHIFT" data-ref="_M/TV_RY_SHIFT">TV_RY_SHIFT</dfn>			16</u></td></tr>
<tr><th id="898">898</th><td><u># define <dfn class="macro" id="_M/TV_GY_MASK" data-ref="_M/TV_GY_MASK">TV_GY_MASK</dfn>			0x00000fff</u></td></tr>
<tr><th id="899">899</th><td><u># define <dfn class="macro" id="_M/TV_GY_SHIFT" data-ref="_M/TV_GY_SHIFT">TV_GY_SHIFT</dfn>			0</u></td></tr>
<tr><th id="900">900</th><td></td></tr>
<tr><th id="901">901</th><td><u>#define <dfn class="macro" id="_M/TV_CSC_Y2" data-ref="_M/TV_CSC_Y2">TV_CSC_Y2</dfn>		0x68014</u></td></tr>
<tr><th id="902">902</th><td><u># define <dfn class="macro" id="_M/TV_BY_MASK" data-ref="_M/TV_BY_MASK">TV_BY_MASK</dfn>			0x07ff0000</u></td></tr>
<tr><th id="903">903</th><td><u># define <dfn class="macro" id="_M/TV_BY_SHIFT" data-ref="_M/TV_BY_SHIFT">TV_BY_SHIFT</dfn>			16</u></td></tr>
<tr><th id="904">904</th><td><i class="doc">/**</i></td></tr>
<tr><th id="905">905</th><td><i class="doc"> * Y attenuation for component video.</i></td></tr>
<tr><th id="906">906</th><td><i class="doc"> *</i></td></tr>
<tr><th id="907">907</th><td><i class="doc"> * Stored in 1.9 fixed point.</i></td></tr>
<tr><th id="908">908</th><td><i class="doc"> */</i></td></tr>
<tr><th id="909">909</th><td><u># define <dfn class="macro" id="_M/TV_AY_MASK" data-ref="_M/TV_AY_MASK">TV_AY_MASK</dfn>			0x000003ff</u></td></tr>
<tr><th id="910">910</th><td><u># define <dfn class="macro" id="_M/TV_AY_SHIFT" data-ref="_M/TV_AY_SHIFT">TV_AY_SHIFT</dfn>			0</u></td></tr>
<tr><th id="911">911</th><td></td></tr>
<tr><th id="912">912</th><td><u>#define <dfn class="macro" id="_M/TV_CSC_U" data-ref="_M/TV_CSC_U">TV_CSC_U</dfn>		0x68018</u></td></tr>
<tr><th id="913">913</th><td><u># define <dfn class="macro" id="_M/TV_RU_MASK" data-ref="_M/TV_RU_MASK">TV_RU_MASK</dfn>			0x07ff0000</u></td></tr>
<tr><th id="914">914</th><td><u># define <dfn class="macro" id="_M/TV_RU_SHIFT" data-ref="_M/TV_RU_SHIFT">TV_RU_SHIFT</dfn>			16</u></td></tr>
<tr><th id="915">915</th><td><u># define <dfn class="macro" id="_M/TV_GU_MASK" data-ref="_M/TV_GU_MASK">TV_GU_MASK</dfn>			0x000007ff</u></td></tr>
<tr><th id="916">916</th><td><u># define <dfn class="macro" id="_M/TV_GU_SHIFT" data-ref="_M/TV_GU_SHIFT">TV_GU_SHIFT</dfn>			0</u></td></tr>
<tr><th id="917">917</th><td></td></tr>
<tr><th id="918">918</th><td><u>#define <dfn class="macro" id="_M/TV_CSC_U2" data-ref="_M/TV_CSC_U2">TV_CSC_U2</dfn>		0x6801c</u></td></tr>
<tr><th id="919">919</th><td><u># define <dfn class="macro" id="_M/TV_BU_MASK" data-ref="_M/TV_BU_MASK">TV_BU_MASK</dfn>			0x07ff0000</u></td></tr>
<tr><th id="920">920</th><td><u># define <dfn class="macro" id="_M/TV_BU_SHIFT" data-ref="_M/TV_BU_SHIFT">TV_BU_SHIFT</dfn>			16</u></td></tr>
<tr><th id="921">921</th><td><i class="doc">/**</i></td></tr>
<tr><th id="922">922</th><td><i class="doc"> * U attenuation for component video.</i></td></tr>
<tr><th id="923">923</th><td><i class="doc"> *</i></td></tr>
<tr><th id="924">924</th><td><i class="doc"> * Stored in 1.9 fixed point.</i></td></tr>
<tr><th id="925">925</th><td><i class="doc"> */</i></td></tr>
<tr><th id="926">926</th><td><u># define <dfn class="macro" id="_M/TV_AU_MASK" data-ref="_M/TV_AU_MASK">TV_AU_MASK</dfn>			0x000003ff</u></td></tr>
<tr><th id="927">927</th><td><u># define <dfn class="macro" id="_M/TV_AU_SHIFT" data-ref="_M/TV_AU_SHIFT">TV_AU_SHIFT</dfn>			0</u></td></tr>
<tr><th id="928">928</th><td></td></tr>
<tr><th id="929">929</th><td><u>#define <dfn class="macro" id="_M/TV_CSC_V" data-ref="_M/TV_CSC_V">TV_CSC_V</dfn>		0x68020</u></td></tr>
<tr><th id="930">930</th><td><u># define <dfn class="macro" id="_M/TV_RV_MASK" data-ref="_M/TV_RV_MASK">TV_RV_MASK</dfn>			0x0fff0000</u></td></tr>
<tr><th id="931">931</th><td><u># define <dfn class="macro" id="_M/TV_RV_SHIFT" data-ref="_M/TV_RV_SHIFT">TV_RV_SHIFT</dfn>			16</u></td></tr>
<tr><th id="932">932</th><td><u># define <dfn class="macro" id="_M/TV_GV_MASK" data-ref="_M/TV_GV_MASK">TV_GV_MASK</dfn>			0x000007ff</u></td></tr>
<tr><th id="933">933</th><td><u># define <dfn class="macro" id="_M/TV_GV_SHIFT" data-ref="_M/TV_GV_SHIFT">TV_GV_SHIFT</dfn>			0</u></td></tr>
<tr><th id="934">934</th><td></td></tr>
<tr><th id="935">935</th><td><u>#define <dfn class="macro" id="_M/TV_CSC_V2" data-ref="_M/TV_CSC_V2">TV_CSC_V2</dfn>		0x68024</u></td></tr>
<tr><th id="936">936</th><td><u># define <dfn class="macro" id="_M/TV_BV_MASK" data-ref="_M/TV_BV_MASK">TV_BV_MASK</dfn>			0x07ff0000</u></td></tr>
<tr><th id="937">937</th><td><u># define <dfn class="macro" id="_M/TV_BV_SHIFT" data-ref="_M/TV_BV_SHIFT">TV_BV_SHIFT</dfn>			16</u></td></tr>
<tr><th id="938">938</th><td><i class="doc">/**</i></td></tr>
<tr><th id="939">939</th><td><i class="doc"> * V attenuation for component video.</i></td></tr>
<tr><th id="940">940</th><td><i class="doc"> *</i></td></tr>
<tr><th id="941">941</th><td><i class="doc"> * Stored in 1.9 fixed point.</i></td></tr>
<tr><th id="942">942</th><td><i class="doc"> */</i></td></tr>
<tr><th id="943">943</th><td><u># define <dfn class="macro" id="_M/TV_AV_MASK" data-ref="_M/TV_AV_MASK">TV_AV_MASK</dfn>			0x000007ff</u></td></tr>
<tr><th id="944">944</th><td><u># define <dfn class="macro" id="_M/TV_AV_SHIFT" data-ref="_M/TV_AV_SHIFT">TV_AV_SHIFT</dfn>			0</u></td></tr>
<tr><th id="945">945</th><td></td></tr>
<tr><th id="946">946</th><td><u>#define <dfn class="macro" id="_M/TV_CLR_KNOBS" data-ref="_M/TV_CLR_KNOBS">TV_CLR_KNOBS</dfn>		0x68028</u></td></tr>
<tr><th id="947">947</th><td><i class="doc">/** 2s-complement brightness adjustment */</i></td></tr>
<tr><th id="948">948</th><td><u># define <dfn class="macro" id="_M/TV_BRIGHTNESS_MASK" data-ref="_M/TV_BRIGHTNESS_MASK">TV_BRIGHTNESS_MASK</dfn>		0xff000000</u></td></tr>
<tr><th id="949">949</th><td><u># define <dfn class="macro" id="_M/TV_BRIGHTNESS_SHIFT" data-ref="_M/TV_BRIGHTNESS_SHIFT">TV_BRIGHTNESS_SHIFT</dfn>		24</u></td></tr>
<tr><th id="950">950</th><td><i class="doc">/** Contrast adjustment, as a 2.6 unsigned floating point number */</i></td></tr>
<tr><th id="951">951</th><td><u># define <dfn class="macro" id="_M/TV_CONTRAST_MASK" data-ref="_M/TV_CONTRAST_MASK">TV_CONTRAST_MASK</dfn>		0x00ff0000</u></td></tr>
<tr><th id="952">952</th><td><u># define <dfn class="macro" id="_M/TV_CONTRAST_SHIFT" data-ref="_M/TV_CONTRAST_SHIFT">TV_CONTRAST_SHIFT</dfn>		16</u></td></tr>
<tr><th id="953">953</th><td><i class="doc">/** Saturation adjustment, as a 2.6 unsigned floating point number */</i></td></tr>
<tr><th id="954">954</th><td><u># define <dfn class="macro" id="_M/TV_SATURATION_MASK" data-ref="_M/TV_SATURATION_MASK">TV_SATURATION_MASK</dfn>		0x0000ff00</u></td></tr>
<tr><th id="955">955</th><td><u># define <dfn class="macro" id="_M/TV_SATURATION_SHIFT" data-ref="_M/TV_SATURATION_SHIFT">TV_SATURATION_SHIFT</dfn>		8</u></td></tr>
<tr><th id="956">956</th><td><i class="doc">/** Hue adjustment, as an integer phase angle in degrees */</i></td></tr>
<tr><th id="957">957</th><td><u># define <dfn class="macro" id="_M/TV_HUE_MASK" data-ref="_M/TV_HUE_MASK">TV_HUE_MASK</dfn>			0x000000ff</u></td></tr>
<tr><th id="958">958</th><td><u># define <dfn class="macro" id="_M/TV_HUE_SHIFT" data-ref="_M/TV_HUE_SHIFT">TV_HUE_SHIFT</dfn>			0</u></td></tr>
<tr><th id="959">959</th><td></td></tr>
<tr><th id="960">960</th><td><u>#define <dfn class="macro" id="_M/TV_CLR_LEVEL" data-ref="_M/TV_CLR_LEVEL">TV_CLR_LEVEL</dfn>		0x6802c</u></td></tr>
<tr><th id="961">961</th><td><i class="doc">/** Controls the DAC level for black */</i></td></tr>
<tr><th id="962">962</th><td><u># define <dfn class="macro" id="_M/TV_BLACK_LEVEL_MASK" data-ref="_M/TV_BLACK_LEVEL_MASK">TV_BLACK_LEVEL_MASK</dfn>		0x01ff0000</u></td></tr>
<tr><th id="963">963</th><td><u># define <dfn class="macro" id="_M/TV_BLACK_LEVEL_SHIFT" data-ref="_M/TV_BLACK_LEVEL_SHIFT">TV_BLACK_LEVEL_SHIFT</dfn>		16</u></td></tr>
<tr><th id="964">964</th><td><i class="doc">/** Controls the DAC level for blanking */</i></td></tr>
<tr><th id="965">965</th><td><u># define <dfn class="macro" id="_M/TV_BLANK_LEVEL_MASK" data-ref="_M/TV_BLANK_LEVEL_MASK">TV_BLANK_LEVEL_MASK</dfn>		0x000001ff</u></td></tr>
<tr><th id="966">966</th><td><u># define <dfn class="macro" id="_M/TV_BLANK_LEVEL_SHIFT" data-ref="_M/TV_BLANK_LEVEL_SHIFT">TV_BLANK_LEVEL_SHIFT</dfn>		0</u></td></tr>
<tr><th id="967">967</th><td></td></tr>
<tr><th id="968">968</th><td><u>#define <dfn class="macro" id="_M/TV_H_CTL_1" data-ref="_M/TV_H_CTL_1">TV_H_CTL_1</dfn>		0x68030</u></td></tr>
<tr><th id="969">969</th><td><i class="doc">/** Number of pixels in the hsync. */</i></td></tr>
<tr><th id="970">970</th><td><u># define <dfn class="macro" id="_M/TV_HSYNC_END_MASK" data-ref="_M/TV_HSYNC_END_MASK">TV_HSYNC_END_MASK</dfn>		0x1fff0000</u></td></tr>
<tr><th id="971">971</th><td><u># define <dfn class="macro" id="_M/TV_HSYNC_END_SHIFT" data-ref="_M/TV_HSYNC_END_SHIFT">TV_HSYNC_END_SHIFT</dfn>		16</u></td></tr>
<tr><th id="972">972</th><td><i class="doc">/** Total number of pixels minus one in the line (display and blanking). */</i></td></tr>
<tr><th id="973">973</th><td><u># define <dfn class="macro" id="_M/TV_HTOTAL_MASK" data-ref="_M/TV_HTOTAL_MASK">TV_HTOTAL_MASK</dfn>			0x00001fff</u></td></tr>
<tr><th id="974">974</th><td><u># define <dfn class="macro" id="_M/TV_HTOTAL_SHIFT" data-ref="_M/TV_HTOTAL_SHIFT">TV_HTOTAL_SHIFT</dfn>		0</u></td></tr>
<tr><th id="975">975</th><td></td></tr>
<tr><th id="976">976</th><td><u>#define <dfn class="macro" id="_M/TV_H_CTL_2" data-ref="_M/TV_H_CTL_2">TV_H_CTL_2</dfn>		0x68034</u></td></tr>
<tr><th id="977">977</th><td><i class="doc">/** Enables the colorburst (needed for non-component color) */</i></td></tr>
<tr><th id="978">978</th><td><u># define <dfn class="macro" id="_M/TV_BURST_ENA" data-ref="_M/TV_BURST_ENA">TV_BURST_ENA</dfn>			(1 &lt;&lt; 31)</u></td></tr>
<tr><th id="979">979</th><td><i class="doc">/** Offset of the colorburst from the start of hsync, in pixels minus one. */</i></td></tr>
<tr><th id="980">980</th><td><u># define <dfn class="macro" id="_M/TV_HBURST_START_SHIFT" data-ref="_M/TV_HBURST_START_SHIFT">TV_HBURST_START_SHIFT</dfn>		16</u></td></tr>
<tr><th id="981">981</th><td><u># define <dfn class="macro" id="_M/TV_HBURST_START_MASK" data-ref="_M/TV_HBURST_START_MASK">TV_HBURST_START_MASK</dfn>		0x1fff0000</u></td></tr>
<tr><th id="982">982</th><td><i class="doc">/** Length of the colorburst */</i></td></tr>
<tr><th id="983">983</th><td><u># define <dfn class="macro" id="_M/TV_HBURST_LEN_SHIFT" data-ref="_M/TV_HBURST_LEN_SHIFT">TV_HBURST_LEN_SHIFT</dfn>		0</u></td></tr>
<tr><th id="984">984</th><td><u># define <dfn class="macro" id="_M/TV_HBURST_LEN_MASK" data-ref="_M/TV_HBURST_LEN_MASK">TV_HBURST_LEN_MASK</dfn>		0x0001fff</u></td></tr>
<tr><th id="985">985</th><td></td></tr>
<tr><th id="986">986</th><td><u>#define <dfn class="macro" id="_M/TV_H_CTL_3" data-ref="_M/TV_H_CTL_3">TV_H_CTL_3</dfn>		0x68038</u></td></tr>
<tr><th id="987">987</th><td><i class="doc">/** End of hblank, measured in pixels minus one from start of hsync */</i></td></tr>
<tr><th id="988">988</th><td><u># define <dfn class="macro" id="_M/TV_HBLANK_END_SHIFT" data-ref="_M/TV_HBLANK_END_SHIFT">TV_HBLANK_END_SHIFT</dfn>		16</u></td></tr>
<tr><th id="989">989</th><td><u># define <dfn class="macro" id="_M/TV_HBLANK_END_MASK" data-ref="_M/TV_HBLANK_END_MASK">TV_HBLANK_END_MASK</dfn>		0x1fff0000</u></td></tr>
<tr><th id="990">990</th><td><i class="doc">/** Start of hblank, measured in pixels minus one from start of hsync */</i></td></tr>
<tr><th id="991">991</th><td><u># define <dfn class="macro" id="_M/TV_HBLANK_START_SHIFT" data-ref="_M/TV_HBLANK_START_SHIFT">TV_HBLANK_START_SHIFT</dfn>		0</u></td></tr>
<tr><th id="992">992</th><td><u># define <dfn class="macro" id="_M/TV_HBLANK_START_MASK" data-ref="_M/TV_HBLANK_START_MASK">TV_HBLANK_START_MASK</dfn>		0x0001fff</u></td></tr>
<tr><th id="993">993</th><td></td></tr>
<tr><th id="994">994</th><td><u>#define <dfn class="macro" id="_M/TV_V_CTL_1" data-ref="_M/TV_V_CTL_1">TV_V_CTL_1</dfn>		0x6803c</u></td></tr>
<tr><th id="995">995</th><td><i class="doc">/** XXX */</i></td></tr>
<tr><th id="996">996</th><td><u># define <dfn class="macro" id="_M/TV_NBR_END_SHIFT" data-ref="_M/TV_NBR_END_SHIFT">TV_NBR_END_SHIFT</dfn>		16</u></td></tr>
<tr><th id="997">997</th><td><u># define <dfn class="macro" id="_M/TV_NBR_END_MASK" data-ref="_M/TV_NBR_END_MASK">TV_NBR_END_MASK</dfn>		0x07ff0000</u></td></tr>
<tr><th id="998">998</th><td><i class="doc">/** XXX */</i></td></tr>
<tr><th id="999">999</th><td><u># define <dfn class="macro" id="_M/TV_VI_END_F1_SHIFT" data-ref="_M/TV_VI_END_F1_SHIFT">TV_VI_END_F1_SHIFT</dfn>		8</u></td></tr>
<tr><th id="1000">1000</th><td><u># define <dfn class="macro" id="_M/TV_VI_END_F1_MASK" data-ref="_M/TV_VI_END_F1_MASK">TV_VI_END_F1_MASK</dfn>		0x00003f00</u></td></tr>
<tr><th id="1001">1001</th><td><i class="doc">/** XXX */</i></td></tr>
<tr><th id="1002">1002</th><td><u># define <dfn class="macro" id="_M/TV_VI_END_F2_SHIFT" data-ref="_M/TV_VI_END_F2_SHIFT">TV_VI_END_F2_SHIFT</dfn>		0</u></td></tr>
<tr><th id="1003">1003</th><td><u># define <dfn class="macro" id="_M/TV_VI_END_F2_MASK" data-ref="_M/TV_VI_END_F2_MASK">TV_VI_END_F2_MASK</dfn>		0x0000003f</u></td></tr>
<tr><th id="1004">1004</th><td></td></tr>
<tr><th id="1005">1005</th><td><u>#define <dfn class="macro" id="_M/TV_V_CTL_2" data-ref="_M/TV_V_CTL_2">TV_V_CTL_2</dfn>		0x68040</u></td></tr>
<tr><th id="1006">1006</th><td><i class="doc">/** Length of vsync, in half lines */</i></td></tr>
<tr><th id="1007">1007</th><td><u># define <dfn class="macro" id="_M/TV_VSYNC_LEN_MASK" data-ref="_M/TV_VSYNC_LEN_MASK">TV_VSYNC_LEN_MASK</dfn>		0x07ff0000</u></td></tr>
<tr><th id="1008">1008</th><td><u># define <dfn class="macro" id="_M/TV_VSYNC_LEN_SHIFT" data-ref="_M/TV_VSYNC_LEN_SHIFT">TV_VSYNC_LEN_SHIFT</dfn>		16</u></td></tr>
<tr><th id="1009">1009</th><td><i class="doc">/** Offset of the start of vsync in field 1, measured in one less than the</i></td></tr>
<tr><th id="1010">1010</th><td><i class="doc"> * number of half lines.</i></td></tr>
<tr><th id="1011">1011</th><td><i class="doc"> */</i></td></tr>
<tr><th id="1012">1012</th><td><u># define <dfn class="macro" id="_M/TV_VSYNC_START_F1_MASK" data-ref="_M/TV_VSYNC_START_F1_MASK">TV_VSYNC_START_F1_MASK</dfn>		0x00007f00</u></td></tr>
<tr><th id="1013">1013</th><td><u># define <dfn class="macro" id="_M/TV_VSYNC_START_F1_SHIFT" data-ref="_M/TV_VSYNC_START_F1_SHIFT">TV_VSYNC_START_F1_SHIFT</dfn>	8</u></td></tr>
<tr><th id="1014">1014</th><td><i class="doc">/**</i></td></tr>
<tr><th id="1015">1015</th><td><i class="doc"> * Offset of the start of vsync in field 2, measured in one less than the</i></td></tr>
<tr><th id="1016">1016</th><td><i class="doc"> * number of half lines.</i></td></tr>
<tr><th id="1017">1017</th><td><i class="doc"> */</i></td></tr>
<tr><th id="1018">1018</th><td><u># define <dfn class="macro" id="_M/TV_VSYNC_START_F2_MASK" data-ref="_M/TV_VSYNC_START_F2_MASK">TV_VSYNC_START_F2_MASK</dfn>		0x0000007f</u></td></tr>
<tr><th id="1019">1019</th><td><u># define <dfn class="macro" id="_M/TV_VSYNC_START_F2_SHIFT" data-ref="_M/TV_VSYNC_START_F2_SHIFT">TV_VSYNC_START_F2_SHIFT</dfn>	0</u></td></tr>
<tr><th id="1020">1020</th><td></td></tr>
<tr><th id="1021">1021</th><td><u>#define <dfn class="macro" id="_M/TV_V_CTL_3" data-ref="_M/TV_V_CTL_3">TV_V_CTL_3</dfn>		0x68044</u></td></tr>
<tr><th id="1022">1022</th><td><i class="doc">/** Enables generation of the equalization signal */</i></td></tr>
<tr><th id="1023">1023</th><td><u># define <dfn class="macro" id="_M/TV_EQUAL_ENA" data-ref="_M/TV_EQUAL_ENA">TV_EQUAL_ENA</dfn>			(1 &lt;&lt; 31)</u></td></tr>
<tr><th id="1024">1024</th><td><i class="doc">/** Length of vsync, in half lines */</i></td></tr>
<tr><th id="1025">1025</th><td><u># define <dfn class="macro" id="_M/TV_VEQ_LEN_MASK" data-ref="_M/TV_VEQ_LEN_MASK">TV_VEQ_LEN_MASK</dfn>		0x007f0000</u></td></tr>
<tr><th id="1026">1026</th><td><u># define <dfn class="macro" id="_M/TV_VEQ_LEN_SHIFT" data-ref="_M/TV_VEQ_LEN_SHIFT">TV_VEQ_LEN_SHIFT</dfn>		16</u></td></tr>
<tr><th id="1027">1027</th><td><i class="doc">/** Offset of the start of equalization in field 1, measured in one less than</i></td></tr>
<tr><th id="1028">1028</th><td><i class="doc"> * the number of half lines.</i></td></tr>
<tr><th id="1029">1029</th><td><i class="doc"> */</i></td></tr>
<tr><th id="1030">1030</th><td><u># define <dfn class="macro" id="_M/TV_VEQ_START_F1_MASK" data-ref="_M/TV_VEQ_START_F1_MASK">TV_VEQ_START_F1_MASK</dfn>		0x0007f00</u></td></tr>
<tr><th id="1031">1031</th><td><u># define <dfn class="macro" id="_M/TV_VEQ_START_F1_SHIFT" data-ref="_M/TV_VEQ_START_F1_SHIFT">TV_VEQ_START_F1_SHIFT</dfn>		8</u></td></tr>
<tr><th id="1032">1032</th><td><i class="doc">/**</i></td></tr>
<tr><th id="1033">1033</th><td><i class="doc"> * Offset of the start of equalization in field 2, measured in one less than</i></td></tr>
<tr><th id="1034">1034</th><td><i class="doc"> * the number of half lines.</i></td></tr>
<tr><th id="1035">1035</th><td><i class="doc"> */</i></td></tr>
<tr><th id="1036">1036</th><td><u># define <dfn class="macro" id="_M/TV_VEQ_START_F2_MASK" data-ref="_M/TV_VEQ_START_F2_MASK">TV_VEQ_START_F2_MASK</dfn>		0x000007f</u></td></tr>
<tr><th id="1037">1037</th><td><u># define <dfn class="macro" id="_M/TV_VEQ_START_F2_SHIFT" data-ref="_M/TV_VEQ_START_F2_SHIFT">TV_VEQ_START_F2_SHIFT</dfn>		0</u></td></tr>
<tr><th id="1038">1038</th><td></td></tr>
<tr><th id="1039">1039</th><td><u>#define <dfn class="macro" id="_M/TV_V_CTL_4" data-ref="_M/TV_V_CTL_4">TV_V_CTL_4</dfn>		0x68048</u></td></tr>
<tr><th id="1040">1040</th><td><i class="doc">/**</i></td></tr>
<tr><th id="1041">1041</th><td><i class="doc"> * Offset to start of vertical colorburst, measured in one less than the</i></td></tr>
<tr><th id="1042">1042</th><td><i class="doc"> * number of lines from vertical start.</i></td></tr>
<tr><th id="1043">1043</th><td><i class="doc"> */</i></td></tr>
<tr><th id="1044">1044</th><td><u># define <dfn class="macro" id="_M/TV_VBURST_START_F1_MASK" data-ref="_M/TV_VBURST_START_F1_MASK">TV_VBURST_START_F1_MASK</dfn>	0x003f0000</u></td></tr>
<tr><th id="1045">1045</th><td><u># define <dfn class="macro" id="_M/TV_VBURST_START_F1_SHIFT" data-ref="_M/TV_VBURST_START_F1_SHIFT">TV_VBURST_START_F1_SHIFT</dfn>	16</u></td></tr>
<tr><th id="1046">1046</th><td><i class="doc">/**</i></td></tr>
<tr><th id="1047">1047</th><td><i class="doc"> * Offset to the end of vertical colorburst, measured in one less than the</i></td></tr>
<tr><th id="1048">1048</th><td><i class="doc"> * number of lines from the start of NBR.</i></td></tr>
<tr><th id="1049">1049</th><td><i class="doc"> */</i></td></tr>
<tr><th id="1050">1050</th><td><u># define <dfn class="macro" id="_M/TV_VBURST_END_F1_MASK" data-ref="_M/TV_VBURST_END_F1_MASK">TV_VBURST_END_F1_MASK</dfn>		0x000000ff</u></td></tr>
<tr><th id="1051">1051</th><td><u># define <dfn class="macro" id="_M/TV_VBURST_END_F1_SHIFT" data-ref="_M/TV_VBURST_END_F1_SHIFT">TV_VBURST_END_F1_SHIFT</dfn>		0</u></td></tr>
<tr><th id="1052">1052</th><td></td></tr>
<tr><th id="1053">1053</th><td><u>#define <dfn class="macro" id="_M/TV_V_CTL_5" data-ref="_M/TV_V_CTL_5">TV_V_CTL_5</dfn>		0x6804c</u></td></tr>
<tr><th id="1054">1054</th><td><i class="doc">/**</i></td></tr>
<tr><th id="1055">1055</th><td><i class="doc"> * Offset to start of vertical colorburst, measured in one less than the</i></td></tr>
<tr><th id="1056">1056</th><td><i class="doc"> * number of lines from vertical start.</i></td></tr>
<tr><th id="1057">1057</th><td><i class="doc"> */</i></td></tr>
<tr><th id="1058">1058</th><td><u># define <dfn class="macro" id="_M/TV_VBURST_START_F2_MASK" data-ref="_M/TV_VBURST_START_F2_MASK">TV_VBURST_START_F2_MASK</dfn>	0x003f0000</u></td></tr>
<tr><th id="1059">1059</th><td><u># define <dfn class="macro" id="_M/TV_VBURST_START_F2_SHIFT" data-ref="_M/TV_VBURST_START_F2_SHIFT">TV_VBURST_START_F2_SHIFT</dfn>	16</u></td></tr>
<tr><th id="1060">1060</th><td><i class="doc">/**</i></td></tr>
<tr><th id="1061">1061</th><td><i class="doc"> * Offset to the end of vertical colorburst, measured in one less than the</i></td></tr>
<tr><th id="1062">1062</th><td><i class="doc"> * number of lines from the start of NBR.</i></td></tr>
<tr><th id="1063">1063</th><td><i class="doc"> */</i></td></tr>
<tr><th id="1064">1064</th><td><u># define <dfn class="macro" id="_M/TV_VBURST_END_F2_MASK" data-ref="_M/TV_VBURST_END_F2_MASK">TV_VBURST_END_F2_MASK</dfn>		0x000000ff</u></td></tr>
<tr><th id="1065">1065</th><td><u># define <dfn class="macro" id="_M/TV_VBURST_END_F2_SHIFT" data-ref="_M/TV_VBURST_END_F2_SHIFT">TV_VBURST_END_F2_SHIFT</dfn>		0</u></td></tr>
<tr><th id="1066">1066</th><td></td></tr>
<tr><th id="1067">1067</th><td><u>#define <dfn class="macro" id="_M/TV_V_CTL_6" data-ref="_M/TV_V_CTL_6">TV_V_CTL_6</dfn>		0x68050</u></td></tr>
<tr><th id="1068">1068</th><td><i class="doc">/**</i></td></tr>
<tr><th id="1069">1069</th><td><i class="doc"> * Offset to start of vertical colorburst, measured in one less than the</i></td></tr>
<tr><th id="1070">1070</th><td><i class="doc"> * number of lines from vertical start.</i></td></tr>
<tr><th id="1071">1071</th><td><i class="doc"> */</i></td></tr>
<tr><th id="1072">1072</th><td><u># define <dfn class="macro" id="_M/TV_VBURST_START_F3_MASK" data-ref="_M/TV_VBURST_START_F3_MASK">TV_VBURST_START_F3_MASK</dfn>	0x003f0000</u></td></tr>
<tr><th id="1073">1073</th><td><u># define <dfn class="macro" id="_M/TV_VBURST_START_F3_SHIFT" data-ref="_M/TV_VBURST_START_F3_SHIFT">TV_VBURST_START_F3_SHIFT</dfn>	16</u></td></tr>
<tr><th id="1074">1074</th><td><i class="doc">/**</i></td></tr>
<tr><th id="1075">1075</th><td><i class="doc"> * Offset to the end of vertical colorburst, measured in one less than the</i></td></tr>
<tr><th id="1076">1076</th><td><i class="doc"> * number of lines from the start of NBR.</i></td></tr>
<tr><th id="1077">1077</th><td><i class="doc"> */</i></td></tr>
<tr><th id="1078">1078</th><td><u># define <dfn class="macro" id="_M/TV_VBURST_END_F3_MASK" data-ref="_M/TV_VBURST_END_F3_MASK">TV_VBURST_END_F3_MASK</dfn>		0x000000ff</u></td></tr>
<tr><th id="1079">1079</th><td><u># define <dfn class="macro" id="_M/TV_VBURST_END_F3_SHIFT" data-ref="_M/TV_VBURST_END_F3_SHIFT">TV_VBURST_END_F3_SHIFT</dfn>		0</u></td></tr>
<tr><th id="1080">1080</th><td></td></tr>
<tr><th id="1081">1081</th><td><u>#define <dfn class="macro" id="_M/TV_V_CTL_7" data-ref="_M/TV_V_CTL_7">TV_V_CTL_7</dfn>		0x68054</u></td></tr>
<tr><th id="1082">1082</th><td><i class="doc">/**</i></td></tr>
<tr><th id="1083">1083</th><td><i class="doc"> * Offset to start of vertical colorburst, measured in one less than the</i></td></tr>
<tr><th id="1084">1084</th><td><i class="doc"> * number of lines from vertical start.</i></td></tr>
<tr><th id="1085">1085</th><td><i class="doc"> */</i></td></tr>
<tr><th id="1086">1086</th><td><u># define <dfn class="macro" id="_M/TV_VBURST_START_F4_MASK" data-ref="_M/TV_VBURST_START_F4_MASK">TV_VBURST_START_F4_MASK</dfn>	0x003f0000</u></td></tr>
<tr><th id="1087">1087</th><td><u># define <dfn class="macro" id="_M/TV_VBURST_START_F4_SHIFT" data-ref="_M/TV_VBURST_START_F4_SHIFT">TV_VBURST_START_F4_SHIFT</dfn>	16</u></td></tr>
<tr><th id="1088">1088</th><td><i class="doc">/**</i></td></tr>
<tr><th id="1089">1089</th><td><i class="doc"> * Offset to the end of vertical colorburst, measured in one less than the</i></td></tr>
<tr><th id="1090">1090</th><td><i class="doc"> * number of lines from the start of NBR.</i></td></tr>
<tr><th id="1091">1091</th><td><i class="doc"> */</i></td></tr>
<tr><th id="1092">1092</th><td><u># define <dfn class="macro" id="_M/TV_VBURST_END_F4_MASK" data-ref="_M/TV_VBURST_END_F4_MASK">TV_VBURST_END_F4_MASK</dfn>		0x000000ff</u></td></tr>
<tr><th id="1093">1093</th><td><u># define <dfn class="macro" id="_M/TV_VBURST_END_F4_SHIFT" data-ref="_M/TV_VBURST_END_F4_SHIFT">TV_VBURST_END_F4_SHIFT</dfn>		0</u></td></tr>
<tr><th id="1094">1094</th><td></td></tr>
<tr><th id="1095">1095</th><td><u>#define <dfn class="macro" id="_M/TV_SC_CTL_1" data-ref="_M/TV_SC_CTL_1">TV_SC_CTL_1</dfn>		0x68060</u></td></tr>
<tr><th id="1096">1096</th><td><i class="doc">/** Turns on the first subcarrier phase generation DDA */</i></td></tr>
<tr><th id="1097">1097</th><td><u># define <dfn class="macro" id="_M/TV_SC_DDA1_EN" data-ref="_M/TV_SC_DDA1_EN">TV_SC_DDA1_EN</dfn>			(1 &lt;&lt; 31)</u></td></tr>
<tr><th id="1098">1098</th><td><i class="doc">/** Turns on the first subcarrier phase generation DDA */</i></td></tr>
<tr><th id="1099">1099</th><td><u># define <dfn class="macro" id="_M/TV_SC_DDA2_EN" data-ref="_M/TV_SC_DDA2_EN">TV_SC_DDA2_EN</dfn>			(1 &lt;&lt; 30)</u></td></tr>
<tr><th id="1100">1100</th><td><i class="doc">/** Turns on the first subcarrier phase generation DDA */</i></td></tr>
<tr><th id="1101">1101</th><td><u># define <dfn class="macro" id="_M/TV_SC_DDA3_EN" data-ref="_M/TV_SC_DDA3_EN">TV_SC_DDA3_EN</dfn>			(1 &lt;&lt; 29)</u></td></tr>
<tr><th id="1102">1102</th><td><i class="doc">/** Sets the subcarrier DDA to reset frequency every other field */</i></td></tr>
<tr><th id="1103">1103</th><td><u># define <dfn class="macro" id="_M/TV_SC_RESET_EVERY_2" data-ref="_M/TV_SC_RESET_EVERY_2">TV_SC_RESET_EVERY_2</dfn>		(0 &lt;&lt; 24)</u></td></tr>
<tr><th id="1104">1104</th><td><i class="doc">/** Sets the subcarrier DDA to reset frequency every fourth field */</i></td></tr>
<tr><th id="1105">1105</th><td><u># define <dfn class="macro" id="_M/TV_SC_RESET_EVERY_4" data-ref="_M/TV_SC_RESET_EVERY_4">TV_SC_RESET_EVERY_4</dfn>		(1 &lt;&lt; 24)</u></td></tr>
<tr><th id="1106">1106</th><td><i class="doc">/** Sets the subcarrier DDA to reset frequency every eighth field */</i></td></tr>
<tr><th id="1107">1107</th><td><u># define <dfn class="macro" id="_M/TV_SC_RESET_EVERY_8" data-ref="_M/TV_SC_RESET_EVERY_8">TV_SC_RESET_EVERY_8</dfn>		(2 &lt;&lt; 24)</u></td></tr>
<tr><th id="1108">1108</th><td><i class="doc">/** Sets the subcarrier DDA to never reset the frequency */</i></td></tr>
<tr><th id="1109">1109</th><td><u># define <dfn class="macro" id="_M/TV_SC_RESET_NEVER" data-ref="_M/TV_SC_RESET_NEVER">TV_SC_RESET_NEVER</dfn>		(3 &lt;&lt; 24)</u></td></tr>
<tr><th id="1110">1110</th><td><i class="doc">/** Sets the peak amplitude of the colorburst.*/</i></td></tr>
<tr><th id="1111">1111</th><td><u># define <dfn class="macro" id="_M/TV_BURST_LEVEL_MASK" data-ref="_M/TV_BURST_LEVEL_MASK">TV_BURST_LEVEL_MASK</dfn>		0x00ff0000</u></td></tr>
<tr><th id="1112">1112</th><td><u># define <dfn class="macro" id="_M/TV_BURST_LEVEL_SHIFT" data-ref="_M/TV_BURST_LEVEL_SHIFT">TV_BURST_LEVEL_SHIFT</dfn>		16</u></td></tr>
<tr><th id="1113">1113</th><td><i class="doc">/** Sets the increment of the first subcarrier phase generation DDA */</i></td></tr>
<tr><th id="1114">1114</th><td><u># define <dfn class="macro" id="_M/TV_SCDDA1_INC_MASK" data-ref="_M/TV_SCDDA1_INC_MASK">TV_SCDDA1_INC_MASK</dfn>		0x00000fff</u></td></tr>
<tr><th id="1115">1115</th><td><u># define <dfn class="macro" id="_M/TV_SCDDA1_INC_SHIFT" data-ref="_M/TV_SCDDA1_INC_SHIFT">TV_SCDDA1_INC_SHIFT</dfn>		0</u></td></tr>
<tr><th id="1116">1116</th><td></td></tr>
<tr><th id="1117">1117</th><td><u>#define <dfn class="macro" id="_M/TV_SC_CTL_2" data-ref="_M/TV_SC_CTL_2">TV_SC_CTL_2</dfn>		0x68064</u></td></tr>
<tr><th id="1118">1118</th><td><i class="doc">/** Sets the rollover for the second subcarrier phase generation DDA */</i></td></tr>
<tr><th id="1119">1119</th><td><u># define <dfn class="macro" id="_M/TV_SCDDA2_SIZE_MASK" data-ref="_M/TV_SCDDA2_SIZE_MASK">TV_SCDDA2_SIZE_MASK</dfn>		0x7fff0000</u></td></tr>
<tr><th id="1120">1120</th><td><u># define <dfn class="macro" id="_M/TV_SCDDA2_SIZE_SHIFT" data-ref="_M/TV_SCDDA2_SIZE_SHIFT">TV_SCDDA2_SIZE_SHIFT</dfn>		16</u></td></tr>
<tr><th id="1121">1121</th><td><i class="doc">/** Sets the increent of the second subcarrier phase generation DDA */</i></td></tr>
<tr><th id="1122">1122</th><td><u># define <dfn class="macro" id="_M/TV_SCDDA2_INC_MASK" data-ref="_M/TV_SCDDA2_INC_MASK">TV_SCDDA2_INC_MASK</dfn>		0x00007fff</u></td></tr>
<tr><th id="1123">1123</th><td><u># define <dfn class="macro" id="_M/TV_SCDDA2_INC_SHIFT" data-ref="_M/TV_SCDDA2_INC_SHIFT">TV_SCDDA2_INC_SHIFT</dfn>		0</u></td></tr>
<tr><th id="1124">1124</th><td></td></tr>
<tr><th id="1125">1125</th><td><u>#define <dfn class="macro" id="_M/TV_SC_CTL_3" data-ref="_M/TV_SC_CTL_3">TV_SC_CTL_3</dfn>		0x68068</u></td></tr>
<tr><th id="1126">1126</th><td><i class="doc">/** Sets the rollover for the third subcarrier phase generation DDA */</i></td></tr>
<tr><th id="1127">1127</th><td><u># define <dfn class="macro" id="_M/TV_SCDDA3_SIZE_MASK" data-ref="_M/TV_SCDDA3_SIZE_MASK">TV_SCDDA3_SIZE_MASK</dfn>		0x7fff0000</u></td></tr>
<tr><th id="1128">1128</th><td><u># define <dfn class="macro" id="_M/TV_SCDDA3_SIZE_SHIFT" data-ref="_M/TV_SCDDA3_SIZE_SHIFT">TV_SCDDA3_SIZE_SHIFT</dfn>		16</u></td></tr>
<tr><th id="1129">1129</th><td><i class="doc">/** Sets the increent of the third subcarrier phase generation DDA */</i></td></tr>
<tr><th id="1130">1130</th><td><u># define <dfn class="macro" id="_M/TV_SCDDA3_INC_MASK" data-ref="_M/TV_SCDDA3_INC_MASK">TV_SCDDA3_INC_MASK</dfn>		0x00007fff</u></td></tr>
<tr><th id="1131">1131</th><td><u># define <dfn class="macro" id="_M/TV_SCDDA3_INC_SHIFT" data-ref="_M/TV_SCDDA3_INC_SHIFT">TV_SCDDA3_INC_SHIFT</dfn>		0</u></td></tr>
<tr><th id="1132">1132</th><td></td></tr>
<tr><th id="1133">1133</th><td><u>#define <dfn class="macro" id="_M/TV_WIN_POS" data-ref="_M/TV_WIN_POS">TV_WIN_POS</dfn>		0x68070</u></td></tr>
<tr><th id="1134">1134</th><td><i class="doc">/** X coordinate of the display from the start of horizontal active */</i></td></tr>
<tr><th id="1135">1135</th><td><u># define <dfn class="macro" id="_M/TV_XPOS_MASK" data-ref="_M/TV_XPOS_MASK">TV_XPOS_MASK</dfn>			0x1fff0000</u></td></tr>
<tr><th id="1136">1136</th><td><u># define <dfn class="macro" id="_M/TV_XPOS_SHIFT" data-ref="_M/TV_XPOS_SHIFT">TV_XPOS_SHIFT</dfn>			16</u></td></tr>
<tr><th id="1137">1137</th><td><i class="doc">/** Y coordinate of the display from the start of vertical active (NBR) */</i></td></tr>
<tr><th id="1138">1138</th><td><u># define <dfn class="macro" id="_M/TV_YPOS_MASK" data-ref="_M/TV_YPOS_MASK">TV_YPOS_MASK</dfn>			0x00000fff</u></td></tr>
<tr><th id="1139">1139</th><td><u># define <dfn class="macro" id="_M/TV_YPOS_SHIFT" data-ref="_M/TV_YPOS_SHIFT">TV_YPOS_SHIFT</dfn>			0</u></td></tr>
<tr><th id="1140">1140</th><td></td></tr>
<tr><th id="1141">1141</th><td><u>#define <dfn class="macro" id="_M/TV_WIN_SIZE" data-ref="_M/TV_WIN_SIZE">TV_WIN_SIZE</dfn>		0x68074</u></td></tr>
<tr><th id="1142">1142</th><td><i class="doc">/** Horizontal size of the display window, measured in pixels*/</i></td></tr>
<tr><th id="1143">1143</th><td><u># define <dfn class="macro" id="_M/TV_XSIZE_MASK" data-ref="_M/TV_XSIZE_MASK">TV_XSIZE_MASK</dfn>			0x1fff0000</u></td></tr>
<tr><th id="1144">1144</th><td><u># define <dfn class="macro" id="_M/TV_XSIZE_SHIFT" data-ref="_M/TV_XSIZE_SHIFT">TV_XSIZE_SHIFT</dfn>			16</u></td></tr>
<tr><th id="1145">1145</th><td><i class="doc">/**</i></td></tr>
<tr><th id="1146">1146</th><td><i class="doc"> * Vertical size of the display window, measured in pixels.</i></td></tr>
<tr><th id="1147">1147</th><td><i class="doc"> *</i></td></tr>
<tr><th id="1148">1148</th><td><i class="doc"> * Must be even for interlaced modes.</i></td></tr>
<tr><th id="1149">1149</th><td><i class="doc"> */</i></td></tr>
<tr><th id="1150">1150</th><td><u># define <dfn class="macro" id="_M/TV_YSIZE_MASK" data-ref="_M/TV_YSIZE_MASK">TV_YSIZE_MASK</dfn>			0x00000fff</u></td></tr>
<tr><th id="1151">1151</th><td><u># define <dfn class="macro" id="_M/TV_YSIZE_SHIFT" data-ref="_M/TV_YSIZE_SHIFT">TV_YSIZE_SHIFT</dfn>			0</u></td></tr>
<tr><th id="1152">1152</th><td></td></tr>
<tr><th id="1153">1153</th><td><u>#define <dfn class="macro" id="_M/TV_FILTER_CTL_1" data-ref="_M/TV_FILTER_CTL_1">TV_FILTER_CTL_1</dfn>		0x68080</u></td></tr>
<tr><th id="1154">1154</th><td><i class="doc">/**</i></td></tr>
<tr><th id="1155">1155</th><td><i class="doc"> * Enables automatic scaling calculation.</i></td></tr>
<tr><th id="1156">1156</th><td><i class="doc"> *</i></td></tr>
<tr><th id="1157">1157</th><td><i class="doc"> * If set, the rest of the registers are ignored, and the calculated values can</i></td></tr>
<tr><th id="1158">1158</th><td><i class="doc"> * be read back from the register.</i></td></tr>
<tr><th id="1159">1159</th><td><i class="doc"> */</i></td></tr>
<tr><th id="1160">1160</th><td><u># define <dfn class="macro" id="_M/TV_AUTO_SCALE" data-ref="_M/TV_AUTO_SCALE">TV_AUTO_SCALE</dfn>			(1 &lt;&lt; 31)</u></td></tr>
<tr><th id="1161">1161</th><td><i class="doc">/**</i></td></tr>
<tr><th id="1162">1162</th><td><i class="doc"> * Disables the vertical filter.</i></td></tr>
<tr><th id="1163">1163</th><td><i class="doc"> *</i></td></tr>
<tr><th id="1164">1164</th><td><i class="doc"> * This is required on modes more than 1024 pixels wide */</i></td></tr>
<tr><th id="1165">1165</th><td><u># define <dfn class="macro" id="_M/TV_V_FILTER_BYPASS" data-ref="_M/TV_V_FILTER_BYPASS">TV_V_FILTER_BYPASS</dfn>		(1 &lt;&lt; 29)</u></td></tr>
<tr><th id="1166">1166</th><td><i class="doc">/** Enables adaptive vertical filtering */</i></td></tr>
<tr><th id="1167">1167</th><td><u># define <dfn class="macro" id="_M/TV_VADAPT" data-ref="_M/TV_VADAPT">TV_VADAPT</dfn>			(1 &lt;&lt; 28)</u></td></tr>
<tr><th id="1168">1168</th><td><u># define <dfn class="macro" id="_M/TV_VADAPT_MODE_MASK" data-ref="_M/TV_VADAPT_MODE_MASK">TV_VADAPT_MODE_MASK</dfn>		(3 &lt;&lt; 26)</u></td></tr>
<tr><th id="1169">1169</th><td><i class="doc">/** Selects the least adaptive vertical filtering mode */</i></td></tr>
<tr><th id="1170">1170</th><td><u># define <dfn class="macro" id="_M/TV_VADAPT_MODE_LEAST" data-ref="_M/TV_VADAPT_MODE_LEAST">TV_VADAPT_MODE_LEAST</dfn>		(0 &lt;&lt; 26)</u></td></tr>
<tr><th id="1171">1171</th><td><i class="doc">/** Selects the moderately adaptive vertical filtering mode */</i></td></tr>
<tr><th id="1172">1172</th><td><u># define <dfn class="macro" id="_M/TV_VADAPT_MODE_MODERATE" data-ref="_M/TV_VADAPT_MODE_MODERATE">TV_VADAPT_MODE_MODERATE</dfn>	(1 &lt;&lt; 26)</u></td></tr>
<tr><th id="1173">1173</th><td><i class="doc">/** Selects the most adaptive vertical filtering mode */</i></td></tr>
<tr><th id="1174">1174</th><td><u># define <dfn class="macro" id="_M/TV_VADAPT_MODE_MOST" data-ref="_M/TV_VADAPT_MODE_MOST">TV_VADAPT_MODE_MOST</dfn>		(3 &lt;&lt; 26)</u></td></tr>
<tr><th id="1175">1175</th><td><i class="doc">/**</i></td></tr>
<tr><th id="1176">1176</th><td><i class="doc"> * Sets the horizontal scaling factor.</i></td></tr>
<tr><th id="1177">1177</th><td><i class="doc"> *</i></td></tr>
<tr><th id="1178">1178</th><td><i class="doc"> * This should be the fractional part of the horizontal scaling factor divided</i></td></tr>
<tr><th id="1179">1179</th><td><i class="doc"> * by the oversampling rate.  TV_HSCALE should be less than 1, and set to:</i></td></tr>
<tr><th id="1180">1180</th><td><i class="doc"> *</i></td></tr>
<tr><th id="1181">1181</th><td><i class="doc"> * (src width - 1) / ((oversample * dest width) - 1)</i></td></tr>
<tr><th id="1182">1182</th><td><i class="doc"> */</i></td></tr>
<tr><th id="1183">1183</th><td><u># define <dfn class="macro" id="_M/TV_HSCALE_FRAC_MASK" data-ref="_M/TV_HSCALE_FRAC_MASK">TV_HSCALE_FRAC_MASK</dfn>		0x00003fff</u></td></tr>
<tr><th id="1184">1184</th><td><u># define <dfn class="macro" id="_M/TV_HSCALE_FRAC_SHIFT" data-ref="_M/TV_HSCALE_FRAC_SHIFT">TV_HSCALE_FRAC_SHIFT</dfn>		0</u></td></tr>
<tr><th id="1185">1185</th><td></td></tr>
<tr><th id="1186">1186</th><td><u>#define <dfn class="macro" id="_M/TV_FILTER_CTL_2" data-ref="_M/TV_FILTER_CTL_2">TV_FILTER_CTL_2</dfn>		0x68084</u></td></tr>
<tr><th id="1187">1187</th><td><i class="doc">/**</i></td></tr>
<tr><th id="1188">1188</th><td><i class="doc"> * Sets the integer part of the 3.15 fixed-point vertical scaling factor.</i></td></tr>
<tr><th id="1189">1189</th><td><i class="doc"> *</i></td></tr>
<tr><th id="1190">1190</th><td><i class="doc"> * TV_VSCALE should be (src height - 1) / ((interlace * dest height) - 1)</i></td></tr>
<tr><th id="1191">1191</th><td><i class="doc"> */</i></td></tr>
<tr><th id="1192">1192</th><td><u># define <dfn class="macro" id="_M/TV_VSCALE_INT_MASK" data-ref="_M/TV_VSCALE_INT_MASK">TV_VSCALE_INT_MASK</dfn>		0x00038000</u></td></tr>
<tr><th id="1193">1193</th><td><u># define <dfn class="macro" id="_M/TV_VSCALE_INT_SHIFT" data-ref="_M/TV_VSCALE_INT_SHIFT">TV_VSCALE_INT_SHIFT</dfn>		15</u></td></tr>
<tr><th id="1194">1194</th><td><i class="doc">/**</i></td></tr>
<tr><th id="1195">1195</th><td><i class="doc"> * Sets the fractional part of the 3.15 fixed-point vertical scaling factor.</i></td></tr>
<tr><th id="1196">1196</th><td><i class="doc"> *</i></td></tr>
<tr><th id="1197">1197</th><td><i class="doc"> * <span class="command">\sa</span> TV_VSCALE_INT_MASK</i></td></tr>
<tr><th id="1198">1198</th><td><i class="doc"> */</i></td></tr>
<tr><th id="1199">1199</th><td><u># define <dfn class="macro" id="_M/TV_VSCALE_FRAC_MASK" data-ref="_M/TV_VSCALE_FRAC_MASK">TV_VSCALE_FRAC_MASK</dfn>		0x00007fff</u></td></tr>
<tr><th id="1200">1200</th><td><u># define <dfn class="macro" id="_M/TV_VSCALE_FRAC_SHIFT" data-ref="_M/TV_VSCALE_FRAC_SHIFT">TV_VSCALE_FRAC_SHIFT</dfn>		0</u></td></tr>
<tr><th id="1201">1201</th><td></td></tr>
<tr><th id="1202">1202</th><td><u>#define <dfn class="macro" id="_M/TV_FILTER_CTL_3" data-ref="_M/TV_FILTER_CTL_3">TV_FILTER_CTL_3</dfn>		0x68088</u></td></tr>
<tr><th id="1203">1203</th><td><i class="doc">/**</i></td></tr>
<tr><th id="1204">1204</th><td><i class="doc"> * Sets the integer part of the 3.15 fixed-point vertical scaling factor.</i></td></tr>
<tr><th id="1205">1205</th><td><i class="doc"> *</i></td></tr>
<tr><th id="1206">1206</th><td><i class="doc"> * TV_VSCALE should be (src height - 1) / (1/4 * (dest height - 1))</i></td></tr>
<tr><th id="1207">1207</th><td><i class="doc"> *</i></td></tr>
<tr><th id="1208">1208</th><td><i class="doc"> * For progressive modes, TV_VSCALE_IP_INT should be set to zeroes.</i></td></tr>
<tr><th id="1209">1209</th><td><i class="doc"> */</i></td></tr>
<tr><th id="1210">1210</th><td><u># define <dfn class="macro" id="_M/TV_VSCALE_IP_INT_MASK" data-ref="_M/TV_VSCALE_IP_INT_MASK">TV_VSCALE_IP_INT_MASK</dfn>		0x00038000</u></td></tr>
<tr><th id="1211">1211</th><td><u># define <dfn class="macro" id="_M/TV_VSCALE_IP_INT_SHIFT" data-ref="_M/TV_VSCALE_IP_INT_SHIFT">TV_VSCALE_IP_INT_SHIFT</dfn>		15</u></td></tr>
<tr><th id="1212">1212</th><td><i class="doc">/**</i></td></tr>
<tr><th id="1213">1213</th><td><i class="doc"> * Sets the fractional part of the 3.15 fixed-point vertical scaling factor.</i></td></tr>
<tr><th id="1214">1214</th><td><i class="doc"> *</i></td></tr>
<tr><th id="1215">1215</th><td><i class="doc"> * For progressive modes, TV_VSCALE_IP_INT should be set to zeroes.</i></td></tr>
<tr><th id="1216">1216</th><td><i class="doc"> *</i></td></tr>
<tr><th id="1217">1217</th><td><i class="doc"> * <span class="command">\sa</span> TV_VSCALE_IP_INT_MASK</i></td></tr>
<tr><th id="1218">1218</th><td><i class="doc"> */</i></td></tr>
<tr><th id="1219">1219</th><td><u># define <dfn class="macro" id="_M/TV_VSCALE_IP_FRAC_MASK" data-ref="_M/TV_VSCALE_IP_FRAC_MASK">TV_VSCALE_IP_FRAC_MASK</dfn>		0x00007fff</u></td></tr>
<tr><th id="1220">1220</th><td><u># define <dfn class="macro" id="_M/TV_VSCALE_IP_FRAC_SHIFT" data-ref="_M/TV_VSCALE_IP_FRAC_SHIFT">TV_VSCALE_IP_FRAC_SHIFT</dfn>		0</u></td></tr>
<tr><th id="1221">1221</th><td></td></tr>
<tr><th id="1222">1222</th><td><u>#define <dfn class="macro" id="_M/TV_CC_CONTROL" data-ref="_M/TV_CC_CONTROL">TV_CC_CONTROL</dfn>		0x68090</u></td></tr>
<tr><th id="1223">1223</th><td><u># define <dfn class="macro" id="_M/TV_CC_ENABLE" data-ref="_M/TV_CC_ENABLE">TV_CC_ENABLE</dfn>			(1 &lt;&lt; 31)</u></td></tr>
<tr><th id="1224">1224</th><td><i class="doc">/**</i></td></tr>
<tr><th id="1225">1225</th><td><i class="doc"> * Specifies which field to send the CC data in.</i></td></tr>
<tr><th id="1226">1226</th><td><i class="doc"> *</i></td></tr>
<tr><th id="1227">1227</th><td><i class="doc"> * CC data is usually sent in field 0.</i></td></tr>
<tr><th id="1228">1228</th><td><i class="doc"> */</i></td></tr>
<tr><th id="1229">1229</th><td><u># define <dfn class="macro" id="_M/TV_CC_FID_MASK" data-ref="_M/TV_CC_FID_MASK">TV_CC_FID_MASK</dfn>			(1 &lt;&lt; 27)</u></td></tr>
<tr><th id="1230">1230</th><td><u># define <dfn class="macro" id="_M/TV_CC_FID_SHIFT" data-ref="_M/TV_CC_FID_SHIFT">TV_CC_FID_SHIFT</dfn>		27</u></td></tr>
<tr><th id="1231">1231</th><td><i class="doc">/** Sets the horizontal position of the CC data.  Usually 135. */</i></td></tr>
<tr><th id="1232">1232</th><td><u># define <dfn class="macro" id="_M/TV_CC_HOFF_MASK" data-ref="_M/TV_CC_HOFF_MASK">TV_CC_HOFF_MASK</dfn>		0x03ff0000</u></td></tr>
<tr><th id="1233">1233</th><td><u># define <dfn class="macro" id="_M/TV_CC_HOFF_SHIFT" data-ref="_M/TV_CC_HOFF_SHIFT">TV_CC_HOFF_SHIFT</dfn>		16</u></td></tr>
<tr><th id="1234">1234</th><td><i class="doc">/** Sets the vertical position of the CC data.  Usually 21 */</i></td></tr>
<tr><th id="1235">1235</th><td><u># define <dfn class="macro" id="_M/TV_CC_LINE_MASK" data-ref="_M/TV_CC_LINE_MASK">TV_CC_LINE_MASK</dfn>		0x0000003f</u></td></tr>
<tr><th id="1236">1236</th><td><u># define <dfn class="macro" id="_M/TV_CC_LINE_SHIFT" data-ref="_M/TV_CC_LINE_SHIFT">TV_CC_LINE_SHIFT</dfn>		0</u></td></tr>
<tr><th id="1237">1237</th><td></td></tr>
<tr><th id="1238">1238</th><td><u>#define <dfn class="macro" id="_M/TV_CC_DATA" data-ref="_M/TV_CC_DATA">TV_CC_DATA</dfn>		0x68094</u></td></tr>
<tr><th id="1239">1239</th><td><u># define <dfn class="macro" id="_M/TV_CC_RDY" data-ref="_M/TV_CC_RDY">TV_CC_RDY</dfn>			(1 &lt;&lt; 31)</u></td></tr>
<tr><th id="1240">1240</th><td><i class="doc">/** Second word of CC data to be transmitted. */</i></td></tr>
<tr><th id="1241">1241</th><td><u># define <dfn class="macro" id="_M/TV_CC_DATA_2_MASK" data-ref="_M/TV_CC_DATA_2_MASK">TV_CC_DATA_2_MASK</dfn>		0x007f0000</u></td></tr>
<tr><th id="1242">1242</th><td><u># define <dfn class="macro" id="_M/TV_CC_DATA_2_SHIFT" data-ref="_M/TV_CC_DATA_2_SHIFT">TV_CC_DATA_2_SHIFT</dfn>		16</u></td></tr>
<tr><th id="1243">1243</th><td><i class="doc">/** First word of CC data to be transmitted. */</i></td></tr>
<tr><th id="1244">1244</th><td><u># define <dfn class="macro" id="_M/TV_CC_DATA_1_MASK" data-ref="_M/TV_CC_DATA_1_MASK">TV_CC_DATA_1_MASK</dfn>		0x0000007f</u></td></tr>
<tr><th id="1245">1245</th><td><u># define <dfn class="macro" id="_M/TV_CC_DATA_1_SHIFT" data-ref="_M/TV_CC_DATA_1_SHIFT">TV_CC_DATA_1_SHIFT</dfn>		0</u></td></tr>
<tr><th id="1246">1246</th><td></td></tr>
<tr><th id="1247">1247</th><td><u>#define <dfn class="macro" id="_M/TV_H_LUMA_0" data-ref="_M/TV_H_LUMA_0">TV_H_LUMA_0</dfn>		0x68100</u></td></tr>
<tr><th id="1248">1248</th><td><u>#define <dfn class="macro" id="_M/TV_H_LUMA_59" data-ref="_M/TV_H_LUMA_59">TV_H_LUMA_59</dfn>		0x681ec</u></td></tr>
<tr><th id="1249">1249</th><td><u>#define <dfn class="macro" id="_M/TV_H_CHROMA_0" data-ref="_M/TV_H_CHROMA_0">TV_H_CHROMA_0</dfn>		0x68200</u></td></tr>
<tr><th id="1250">1250</th><td><u>#define <dfn class="macro" id="_M/TV_H_CHROMA_59" data-ref="_M/TV_H_CHROMA_59">TV_H_CHROMA_59</dfn>		0x682ec</u></td></tr>
<tr><th id="1251">1251</th><td><u>#define <dfn class="macro" id="_M/TV_V_LUMA_0" data-ref="_M/TV_V_LUMA_0">TV_V_LUMA_0</dfn>		0x68300</u></td></tr>
<tr><th id="1252">1252</th><td><u>#define <dfn class="macro" id="_M/TV_V_LUMA_42" data-ref="_M/TV_V_LUMA_42">TV_V_LUMA_42</dfn>		0x683a8</u></td></tr>
<tr><th id="1253">1253</th><td><u>#define <dfn class="macro" id="_M/TV_V_CHROMA_0" data-ref="_M/TV_V_CHROMA_0">TV_V_CHROMA_0</dfn>		0x68400</u></td></tr>
<tr><th id="1254">1254</th><td><u>#define <dfn class="macro" id="_M/TV_V_CHROMA_42" data-ref="_M/TV_V_CHROMA_42">TV_V_CHROMA_42</dfn>		0x684a8</u></td></tr>
<tr><th id="1255">1255</th><td></td></tr>
<tr><th id="1256">1256</th><td><i>/* Display &amp; cursor control */</i></td></tr>
<tr><th id="1257">1257</th><td></td></tr>
<tr><th id="1258">1258</th><td><i>/* Pipe A */</i></td></tr>
<tr><th id="1259">1259</th><td><u>#define <dfn class="macro" id="_M/PIPEADSL" data-ref="_M/PIPEADSL">PIPEADSL</dfn>		0x70000</u></td></tr>
<tr><th id="1260">1260</th><td><u>#define <dfn class="macro" id="_M/PIPEACONF" data-ref="_M/PIPEACONF">PIPEACONF</dfn>		0x70008</u></td></tr>
<tr><th id="1261">1261</th><td><u>#define   <dfn class="macro" id="_M/PIPEACONF_ENABLE" data-ref="_M/PIPEACONF_ENABLE">PIPEACONF_ENABLE</dfn>	(1&lt;&lt;31)</u></td></tr>
<tr><th id="1262">1262</th><td><u>#define   <dfn class="macro" id="_M/PIPEACONF_DISABLE" data-ref="_M/PIPEACONF_DISABLE">PIPEACONF_DISABLE</dfn>	0</u></td></tr>
<tr><th id="1263">1263</th><td><u>#define   <dfn class="macro" id="_M/PIPEACONF_DOUBLE_WIDE" data-ref="_M/PIPEACONF_DOUBLE_WIDE">PIPEACONF_DOUBLE_WIDE</dfn>	(1&lt;&lt;30)</u></td></tr>
<tr><th id="1264">1264</th><td><u>#define   <dfn class="macro" id="_M/I965_PIPECONF_ACTIVE" data-ref="_M/I965_PIPECONF_ACTIVE">I965_PIPECONF_ACTIVE</dfn>	(1&lt;&lt;30)</u></td></tr>
<tr><th id="1265">1265</th><td><u>#define   <dfn class="macro" id="_M/PIPEACONF_SINGLE_WIDE" data-ref="_M/PIPEACONF_SINGLE_WIDE">PIPEACONF_SINGLE_WIDE</dfn>	0</u></td></tr>
<tr><th id="1266">1266</th><td><u>#define   <dfn class="macro" id="_M/PIPEACONF_PIPE_UNLOCKED" data-ref="_M/PIPEACONF_PIPE_UNLOCKED">PIPEACONF_PIPE_UNLOCKED</dfn> 0</u></td></tr>
<tr><th id="1267">1267</th><td><u>#define   <dfn class="macro" id="_M/PIPEACONF_PIPE_LOCKED" data-ref="_M/PIPEACONF_PIPE_LOCKED">PIPEACONF_PIPE_LOCKED</dfn>	(1&lt;&lt;25)</u></td></tr>
<tr><th id="1268">1268</th><td><u>#define   <dfn class="macro" id="_M/PIPEACONF_PALETTE" data-ref="_M/PIPEACONF_PALETTE">PIPEACONF_PALETTE</dfn>	0</u></td></tr>
<tr><th id="1269">1269</th><td><u>#define   <dfn class="macro" id="_M/PIPEACONF_GAMMA" data-ref="_M/PIPEACONF_GAMMA">PIPEACONF_GAMMA</dfn>		(1&lt;&lt;24)</u></td></tr>
<tr><th id="1270">1270</th><td><u>#define   <dfn class="macro" id="_M/PIPECONF_FORCE_BORDER" data-ref="_M/PIPECONF_FORCE_BORDER">PIPECONF_FORCE_BORDER</dfn>	(1&lt;&lt;25)</u></td></tr>
<tr><th id="1271">1271</th><td><u>#define   <dfn class="macro" id="_M/PIPECONF_PROGRESSIVE" data-ref="_M/PIPECONF_PROGRESSIVE">PIPECONF_PROGRESSIVE</dfn>	(0 &lt;&lt; 21)</u></td></tr>
<tr><th id="1272">1272</th><td><u>#define   <dfn class="macro" id="_M/PIPECONF_INTERLACE_W_FIELD_INDICATION" data-ref="_M/PIPECONF_INTERLACE_W_FIELD_INDICATION">PIPECONF_INTERLACE_W_FIELD_INDICATION</dfn>	(6 &lt;&lt; 21)</u></td></tr>
<tr><th id="1273">1273</th><td><u>#define   <dfn class="macro" id="_M/PIPECONF_INTERLACE_FIELD_0_ONLY" data-ref="_M/PIPECONF_INTERLACE_FIELD_0_ONLY">PIPECONF_INTERLACE_FIELD_0_ONLY</dfn>		(7 &lt;&lt; 21)</u></td></tr>
<tr><th id="1274">1274</th><td><u>#define <dfn class="macro" id="_M/PIPEASTAT" data-ref="_M/PIPEASTAT">PIPEASTAT</dfn>		0x70024</u></td></tr>
<tr><th id="1275">1275</th><td><u>#define   <dfn class="macro" id="_M/PIPE_FIFO_UNDERRUN_STATUS" data-ref="_M/PIPE_FIFO_UNDERRUN_STATUS">PIPE_FIFO_UNDERRUN_STATUS</dfn>		(1UL&lt;&lt;31)</u></td></tr>
<tr><th id="1276">1276</th><td><u>#define   <dfn class="macro" id="_M/PIPE_CRC_ERROR_ENABLE" data-ref="_M/PIPE_CRC_ERROR_ENABLE">PIPE_CRC_ERROR_ENABLE</dfn>			(1UL&lt;&lt;29)</u></td></tr>
<tr><th id="1277">1277</th><td><u>#define   <dfn class="macro" id="_M/PIPE_CRC_DONE_ENABLE" data-ref="_M/PIPE_CRC_DONE_ENABLE">PIPE_CRC_DONE_ENABLE</dfn>			(1UL&lt;&lt;28)</u></td></tr>
<tr><th id="1278">1278</th><td><u>#define   <dfn class="macro" id="_M/PIPE_GMBUS_EVENT_ENABLE" data-ref="_M/PIPE_GMBUS_EVENT_ENABLE">PIPE_GMBUS_EVENT_ENABLE</dfn>		(1UL&lt;&lt;27)</u></td></tr>
<tr><th id="1279">1279</th><td><u>#define   <dfn class="macro" id="_M/PIPE_HOTPLUG_INTERRUPT_ENABLE" data-ref="_M/PIPE_HOTPLUG_INTERRUPT_ENABLE">PIPE_HOTPLUG_INTERRUPT_ENABLE</dfn>		(1UL&lt;&lt;26)</u></td></tr>
<tr><th id="1280">1280</th><td><u>#define   <dfn class="macro" id="_M/PIPE_VSYNC_INTERRUPT_ENABLE" data-ref="_M/PIPE_VSYNC_INTERRUPT_ENABLE">PIPE_VSYNC_INTERRUPT_ENABLE</dfn>		(1UL&lt;&lt;25)</u></td></tr>
<tr><th id="1281">1281</th><td><u>#define   <dfn class="macro" id="_M/PIPE_DISPLAY_LINE_COMPARE_ENABLE" data-ref="_M/PIPE_DISPLAY_LINE_COMPARE_ENABLE">PIPE_DISPLAY_LINE_COMPARE_ENABLE</dfn>	(1UL&lt;&lt;24)</u></td></tr>
<tr><th id="1282">1282</th><td><u>#define   <dfn class="macro" id="_M/PIPE_DPST_EVENT_ENABLE" data-ref="_M/PIPE_DPST_EVENT_ENABLE">PIPE_DPST_EVENT_ENABLE</dfn>		(1UL&lt;&lt;23)</u></td></tr>
<tr><th id="1283">1283</th><td><u>#define   <dfn class="macro" id="_M/PIPE_LEGACY_BLC_EVENT_ENABLE" data-ref="_M/PIPE_LEGACY_BLC_EVENT_ENABLE">PIPE_LEGACY_BLC_EVENT_ENABLE</dfn>		(1UL&lt;&lt;22)</u></td></tr>
<tr><th id="1284">1284</th><td><u>#define   <dfn class="macro" id="_M/PIPE_ODD_FIELD_INTERRUPT_ENABLE" data-ref="_M/PIPE_ODD_FIELD_INTERRUPT_ENABLE">PIPE_ODD_FIELD_INTERRUPT_ENABLE</dfn>	(1UL&lt;&lt;21)</u></td></tr>
<tr><th id="1285">1285</th><td><u>#define   <dfn class="macro" id="_M/PIPE_EVEN_FIELD_INTERRUPT_ENABLE" data-ref="_M/PIPE_EVEN_FIELD_INTERRUPT_ENABLE">PIPE_EVEN_FIELD_INTERRUPT_ENABLE</dfn>	(1UL&lt;&lt;20)</u></td></tr>
<tr><th id="1286">1286</th><td><u>#define   <dfn class="macro" id="_M/PIPE_HOTPLUG_TV_INTERRUPT_ENABLE" data-ref="_M/PIPE_HOTPLUG_TV_INTERRUPT_ENABLE">PIPE_HOTPLUG_TV_INTERRUPT_ENABLE</dfn>	(1UL&lt;&lt;18) /* pre-965 */</u></td></tr>
<tr><th id="1287">1287</th><td><u>#define   <dfn class="macro" id="_M/PIPE_START_VBLANK_INTERRUPT_ENABLE" data-ref="_M/PIPE_START_VBLANK_INTERRUPT_ENABLE">PIPE_START_VBLANK_INTERRUPT_ENABLE</dfn>	(1UL&lt;&lt;18) /* 965 or later */</u></td></tr>
<tr><th id="1288">1288</th><td><u>#define   <dfn class="macro" id="_M/PIPE_VBLANK_INTERRUPT_ENABLE" data-ref="_M/PIPE_VBLANK_INTERRUPT_ENABLE">PIPE_VBLANK_INTERRUPT_ENABLE</dfn>		(1UL&lt;&lt;17)</u></td></tr>
<tr><th id="1289">1289</th><td><u>#define   <dfn class="macro" id="_M/PIPE_OVERLAY_UPDATED_ENABLE" data-ref="_M/PIPE_OVERLAY_UPDATED_ENABLE">PIPE_OVERLAY_UPDATED_ENABLE</dfn>		(1UL&lt;&lt;16)</u></td></tr>
<tr><th id="1290">1290</th><td><u>#define   <dfn class="macro" id="_M/PIPE_CRC_ERROR_INTERRUPT_STATUS" data-ref="_M/PIPE_CRC_ERROR_INTERRUPT_STATUS">PIPE_CRC_ERROR_INTERRUPT_STATUS</dfn>	(1UL&lt;&lt;13)</u></td></tr>
<tr><th id="1291">1291</th><td><u>#define   <dfn class="macro" id="_M/PIPE_CRC_DONE_INTERRUPT_STATUS" data-ref="_M/PIPE_CRC_DONE_INTERRUPT_STATUS">PIPE_CRC_DONE_INTERRUPT_STATUS</dfn>	(1UL&lt;&lt;12)</u></td></tr>
<tr><th id="1292">1292</th><td><u>#define   <dfn class="macro" id="_M/PIPE_GMBUS_INTERRUPT_STATUS" data-ref="_M/PIPE_GMBUS_INTERRUPT_STATUS">PIPE_GMBUS_INTERRUPT_STATUS</dfn>		(1UL&lt;&lt;11)</u></td></tr>
<tr><th id="1293">1293</th><td><u>#define   <dfn class="macro" id="_M/PIPE_HOTPLUG_INTERRUPT_STATUS" data-ref="_M/PIPE_HOTPLUG_INTERRUPT_STATUS">PIPE_HOTPLUG_INTERRUPT_STATUS</dfn>		(1UL&lt;&lt;10)</u></td></tr>
<tr><th id="1294">1294</th><td><u>#define   <dfn class="macro" id="_M/PIPE_VSYNC_INTERRUPT_STATUS" data-ref="_M/PIPE_VSYNC_INTERRUPT_STATUS">PIPE_VSYNC_INTERRUPT_STATUS</dfn>		(1UL&lt;&lt;9)</u></td></tr>
<tr><th id="1295">1295</th><td><u>#define   <dfn class="macro" id="_M/PIPE_DISPLAY_LINE_COMPARE_STATUS" data-ref="_M/PIPE_DISPLAY_LINE_COMPARE_STATUS">PIPE_DISPLAY_LINE_COMPARE_STATUS</dfn>	(1UL&lt;&lt;8)</u></td></tr>
<tr><th id="1296">1296</th><td><u>#define   <dfn class="macro" id="_M/PIPE_DPST_EVENT_STATUS" data-ref="_M/PIPE_DPST_EVENT_STATUS">PIPE_DPST_EVENT_STATUS</dfn>		(1UL&lt;&lt;7)</u></td></tr>
<tr><th id="1297">1297</th><td><u>#define   <dfn class="macro" id="_M/PIPE_LEGACY_BLC_EVENT_STATUS" data-ref="_M/PIPE_LEGACY_BLC_EVENT_STATUS">PIPE_LEGACY_BLC_EVENT_STATUS</dfn>		(1UL&lt;&lt;6)</u></td></tr>
<tr><th id="1298">1298</th><td><u>#define   <dfn class="macro" id="_M/PIPE_ODD_FIELD_INTERRUPT_STATUS" data-ref="_M/PIPE_ODD_FIELD_INTERRUPT_STATUS">PIPE_ODD_FIELD_INTERRUPT_STATUS</dfn>	(1UL&lt;&lt;5)</u></td></tr>
<tr><th id="1299">1299</th><td><u>#define   <dfn class="macro" id="_M/PIPE_EVEN_FIELD_INTERRUPT_STATUS" data-ref="_M/PIPE_EVEN_FIELD_INTERRUPT_STATUS">PIPE_EVEN_FIELD_INTERRUPT_STATUS</dfn>	(1UL&lt;&lt;4)</u></td></tr>
<tr><th id="1300">1300</th><td><u>#define   <dfn class="macro" id="_M/PIPE_HOTPLUG_TV_INTERRUPT_STATUS" data-ref="_M/PIPE_HOTPLUG_TV_INTERRUPT_STATUS">PIPE_HOTPLUG_TV_INTERRUPT_STATUS</dfn>	(1UL&lt;&lt;2) /* pre-965 */</u></td></tr>
<tr><th id="1301">1301</th><td><u>#define   <dfn class="macro" id="_M/PIPE_START_VBLANK_INTERRUPT_STATUS" data-ref="_M/PIPE_START_VBLANK_INTERRUPT_STATUS">PIPE_START_VBLANK_INTERRUPT_STATUS</dfn>	(1UL&lt;&lt;2) /* 965 or later */</u></td></tr>
<tr><th id="1302">1302</th><td><u>#define   <dfn class="macro" id="_M/PIPE_VBLANK_INTERRUPT_STATUS" data-ref="_M/PIPE_VBLANK_INTERRUPT_STATUS">PIPE_VBLANK_INTERRUPT_STATUS</dfn>		(1UL&lt;&lt;1)</u></td></tr>
<tr><th id="1303">1303</th><td><u>#define   <dfn class="macro" id="_M/PIPE_OVERLAY_UPDATED_STATUS" data-ref="_M/PIPE_OVERLAY_UPDATED_STATUS">PIPE_OVERLAY_UPDATED_STATUS</dfn>		(1UL&lt;&lt;0)</u></td></tr>
<tr><th id="1304">1304</th><td></td></tr>
<tr><th id="1305">1305</th><td><u>#define <dfn class="macro" id="_M/DSPARB" data-ref="_M/DSPARB">DSPARB</dfn>			0x70030</u></td></tr>
<tr><th id="1306">1306</th><td><u>#define   <dfn class="macro" id="_M/DSPARB_CSTART_MASK" data-ref="_M/DSPARB_CSTART_MASK">DSPARB_CSTART_MASK</dfn>	(0x7f &lt;&lt; 7)</u></td></tr>
<tr><th id="1307">1307</th><td><u>#define   <dfn class="macro" id="_M/DSPARB_CSTART_SHIFT" data-ref="_M/DSPARB_CSTART_SHIFT">DSPARB_CSTART_SHIFT</dfn>	7</u></td></tr>
<tr><th id="1308">1308</th><td><u>#define   <dfn class="macro" id="_M/DSPARB_BSTART_MASK" data-ref="_M/DSPARB_BSTART_MASK">DSPARB_BSTART_MASK</dfn>	(0x7f)</u></td></tr>
<tr><th id="1309">1309</th><td><u>#define   <dfn class="macro" id="_M/DSPARB_BSTART_SHIFT" data-ref="_M/DSPARB_BSTART_SHIFT">DSPARB_BSTART_SHIFT</dfn>	0</u></td></tr>
<tr><th id="1310">1310</th><td><i>/*</i></td></tr>
<tr><th id="1311">1311</th><td><i> * The two pipe frame counter registers are not synchronized, so</i></td></tr>
<tr><th id="1312">1312</th><td><i> * reading a stable value is somewhat tricky. The following code</i></td></tr>
<tr><th id="1313">1313</th><td><i> * should work:</i></td></tr>
<tr><th id="1314">1314</th><td><i> *</i></td></tr>
<tr><th id="1315">1315</th><td><i> *  do {</i></td></tr>
<tr><th id="1316">1316</th><td><i> *    high1 = ((INREG(PIPEAFRAMEHIGH) &amp; PIPE_FRAME_HIGH_MASK) &gt;&gt;</i></td></tr>
<tr><th id="1317">1317</th><td><i> *             PIPE_FRAME_HIGH_SHIFT;</i></td></tr>
<tr><th id="1318">1318</th><td><i> *    low1 =  ((INREG(PIPEAFRAMEPIXEL) &amp; PIPE_FRAME_LOW_MASK) &gt;&gt;</i></td></tr>
<tr><th id="1319">1319</th><td><i> *             PIPE_FRAME_LOW_SHIFT);</i></td></tr>
<tr><th id="1320">1320</th><td><i> *    high2 = ((INREG(PIPEAFRAMEHIGH) &amp; PIPE_FRAME_HIGH_MASK) &gt;&gt;</i></td></tr>
<tr><th id="1321">1321</th><td><i> *             PIPE_FRAME_HIGH_SHIFT);</i></td></tr>
<tr><th id="1322">1322</th><td><i> *  } while (high1 != high2);</i></td></tr>
<tr><th id="1323">1323</th><td><i> *  frame = (high1 &lt;&lt; 8) | low1;</i></td></tr>
<tr><th id="1324">1324</th><td><i> */</i></td></tr>
<tr><th id="1325">1325</th><td><u>#define <dfn class="macro" id="_M/PIPEAFRAMEHIGH" data-ref="_M/PIPEAFRAMEHIGH">PIPEAFRAMEHIGH</dfn>          0x70040</u></td></tr>
<tr><th id="1326">1326</th><td><u>#define   <dfn class="macro" id="_M/PIPE_FRAME_HIGH_MASK" data-ref="_M/PIPE_FRAME_HIGH_MASK">PIPE_FRAME_HIGH_MASK</dfn>    0x0000ffff</u></td></tr>
<tr><th id="1327">1327</th><td><u>#define   <dfn class="macro" id="_M/PIPE_FRAME_HIGH_SHIFT" data-ref="_M/PIPE_FRAME_HIGH_SHIFT">PIPE_FRAME_HIGH_SHIFT</dfn>   0</u></td></tr>
<tr><th id="1328">1328</th><td><u>#define <dfn class="macro" id="_M/PIPEAFRAMEPIXEL" data-ref="_M/PIPEAFRAMEPIXEL">PIPEAFRAMEPIXEL</dfn>         0x70044</u></td></tr>
<tr><th id="1329">1329</th><td><u>#define   <dfn class="macro" id="_M/PIPE_FRAME_LOW_MASK" data-ref="_M/PIPE_FRAME_LOW_MASK">PIPE_FRAME_LOW_MASK</dfn>     0xff000000</u></td></tr>
<tr><th id="1330">1330</th><td><u>#define   <dfn class="macro" id="_M/PIPE_FRAME_LOW_SHIFT" data-ref="_M/PIPE_FRAME_LOW_SHIFT">PIPE_FRAME_LOW_SHIFT</dfn>    24</u></td></tr>
<tr><th id="1331">1331</th><td><u>#define   <dfn class="macro" id="_M/PIPE_PIXEL_MASK" data-ref="_M/PIPE_PIXEL_MASK">PIPE_PIXEL_MASK</dfn>         0x00ffffff</u></td></tr>
<tr><th id="1332">1332</th><td><u>#define   <dfn class="macro" id="_M/PIPE_PIXEL_SHIFT" data-ref="_M/PIPE_PIXEL_SHIFT">PIPE_PIXEL_SHIFT</dfn>        0</u></td></tr>
<tr><th id="1333">1333</th><td><i>/* GM45+ just has to be different */</i></td></tr>
<tr><th id="1334">1334</th><td><u>#define <dfn class="macro" id="_M/PIPEA_FRMCOUNT_GM45" data-ref="_M/PIPEA_FRMCOUNT_GM45">PIPEA_FRMCOUNT_GM45</dfn>	0x70040</u></td></tr>
<tr><th id="1335">1335</th><td><u>#define <dfn class="macro" id="_M/PIPEA_FLIPCOUNT_GM45" data-ref="_M/PIPEA_FLIPCOUNT_GM45">PIPEA_FLIPCOUNT_GM45</dfn>	0x70044</u></td></tr>
<tr><th id="1336">1336</th><td></td></tr>
<tr><th id="1337">1337</th><td><i>/* Cursor A &amp; B regs */</i></td></tr>
<tr><th id="1338">1338</th><td><u>#define <dfn class="macro" id="_M/CURACNTR" data-ref="_M/CURACNTR">CURACNTR</dfn>		0x70080</u></td></tr>
<tr><th id="1339">1339</th><td><u>#define   <dfn class="macro" id="_M/CURSOR_MODE_DISABLE" data-ref="_M/CURSOR_MODE_DISABLE">CURSOR_MODE_DISABLE</dfn>   0x00</u></td></tr>
<tr><th id="1340">1340</th><td><u>#define   <dfn class="macro" id="_M/CURSOR_MODE_64_32B_AX" data-ref="_M/CURSOR_MODE_64_32B_AX">CURSOR_MODE_64_32B_AX</dfn> 0x07</u></td></tr>
<tr><th id="1341">1341</th><td><u>#define   <dfn class="macro" id="_M/CURSOR_MODE_64_ARGB_AX" data-ref="_M/CURSOR_MODE_64_ARGB_AX">CURSOR_MODE_64_ARGB_AX</dfn> ((1 &lt;&lt; 5) | CURSOR_MODE_64_32B_AX)</u></td></tr>
<tr><th id="1342">1342</th><td><u>#define   <dfn class="macro" id="_M/MCURSOR_GAMMA_ENABLE" data-ref="_M/MCURSOR_GAMMA_ENABLE">MCURSOR_GAMMA_ENABLE</dfn>  (1 &lt;&lt; 26)</u></td></tr>
<tr><th id="1343">1343</th><td><u>#define <dfn class="macro" id="_M/CURABASE" data-ref="_M/CURABASE">CURABASE</dfn>		0x70084</u></td></tr>
<tr><th id="1344">1344</th><td><u>#define <dfn class="macro" id="_M/CURAPOS" data-ref="_M/CURAPOS">CURAPOS</dfn>			0x70088</u></td></tr>
<tr><th id="1345">1345</th><td><u>#define   <dfn class="macro" id="_M/CURSOR_POS_MASK" data-ref="_M/CURSOR_POS_MASK">CURSOR_POS_MASK</dfn>       0x007FF</u></td></tr>
<tr><th id="1346">1346</th><td><u>#define   <dfn class="macro" id="_M/CURSOR_POS_SIGN" data-ref="_M/CURSOR_POS_SIGN">CURSOR_POS_SIGN</dfn>       0x8000</u></td></tr>
<tr><th id="1347">1347</th><td><u>#define   <dfn class="macro" id="_M/CURSOR_X_SHIFT" data-ref="_M/CURSOR_X_SHIFT">CURSOR_X_SHIFT</dfn>        0</u></td></tr>
<tr><th id="1348">1348</th><td><u>#define   <dfn class="macro" id="_M/CURSOR_Y_SHIFT" data-ref="_M/CURSOR_Y_SHIFT">CURSOR_Y_SHIFT</dfn>        16</u></td></tr>
<tr><th id="1349">1349</th><td><u>#define <dfn class="macro" id="_M/CURBCNTR" data-ref="_M/CURBCNTR">CURBCNTR</dfn>		0x700c0</u></td></tr>
<tr><th id="1350">1350</th><td><u>#define <dfn class="macro" id="_M/CURBBASE" data-ref="_M/CURBBASE">CURBBASE</dfn>		0x700c4</u></td></tr>
<tr><th id="1351">1351</th><td><u>#define <dfn class="macro" id="_M/CURBPOS" data-ref="_M/CURBPOS">CURBPOS</dfn>			0x700c8</u></td></tr>
<tr><th id="1352">1352</th><td></td></tr>
<tr><th id="1353">1353</th><td><i>/* Display A control */</i></td></tr>
<tr><th id="1354">1354</th><td><u>#define <dfn class="macro" id="_M/DSPACNTR" data-ref="_M/DSPACNTR">DSPACNTR</dfn>                0x70180</u></td></tr>
<tr><th id="1355">1355</th><td><u>#define   <dfn class="macro" id="_M/DISPLAY_PLANE_ENABLE" data-ref="_M/DISPLAY_PLANE_ENABLE">DISPLAY_PLANE_ENABLE</dfn>			(1&lt;&lt;31)</u></td></tr>
<tr><th id="1356">1356</th><td><u>#define   <dfn class="macro" id="_M/DISPLAY_PLANE_DISABLE" data-ref="_M/DISPLAY_PLANE_DISABLE">DISPLAY_PLANE_DISABLE</dfn>			0</u></td></tr>
<tr><th id="1357">1357</th><td><u>#define   <dfn class="macro" id="_M/DISPPLANE_GAMMA_ENABLE" data-ref="_M/DISPPLANE_GAMMA_ENABLE">DISPPLANE_GAMMA_ENABLE</dfn>		(1&lt;&lt;30)</u></td></tr>
<tr><th id="1358">1358</th><td><u>#define   <dfn class="macro" id="_M/DISPPLANE_GAMMA_DISABLE" data-ref="_M/DISPPLANE_GAMMA_DISABLE">DISPPLANE_GAMMA_DISABLE</dfn>		0</u></td></tr>
<tr><th id="1359">1359</th><td><u>#define   <dfn class="macro" id="_M/DISPPLANE_PIXFORMAT_MASK" data-ref="_M/DISPPLANE_PIXFORMAT_MASK">DISPPLANE_PIXFORMAT_MASK</dfn>		(0xf&lt;&lt;26)</u></td></tr>
<tr><th id="1360">1360</th><td><u>#define   <dfn class="macro" id="_M/DISPPLANE_8BPP" data-ref="_M/DISPPLANE_8BPP">DISPPLANE_8BPP</dfn>			(0x2&lt;&lt;26)</u></td></tr>
<tr><th id="1361">1361</th><td><u>#define   <dfn class="macro" id="_M/DISPPLANE_15_16BPP" data-ref="_M/DISPPLANE_15_16BPP">DISPPLANE_15_16BPP</dfn>			(0x4&lt;&lt;26)</u></td></tr>
<tr><th id="1362">1362</th><td><u>#define   <dfn class="macro" id="_M/DISPPLANE_16BPP" data-ref="_M/DISPPLANE_16BPP">DISPPLANE_16BPP</dfn>			(0x5&lt;&lt;26)</u></td></tr>
<tr><th id="1363">1363</th><td><u>#define   <dfn class="macro" id="_M/DISPPLANE_32BPP_NO_ALPHA" data-ref="_M/DISPPLANE_32BPP_NO_ALPHA">DISPPLANE_32BPP_NO_ALPHA</dfn>		(0x6&lt;&lt;26)</u></td></tr>
<tr><th id="1364">1364</th><td><u>#define   <dfn class="macro" id="_M/DISPPLANE_32BPP" data-ref="_M/DISPPLANE_32BPP">DISPPLANE_32BPP</dfn>			(0x7&lt;&lt;26)</u></td></tr>
<tr><th id="1365">1365</th><td><u>#define   <dfn class="macro" id="_M/DISPPLANE_STEREO_ENABLE" data-ref="_M/DISPPLANE_STEREO_ENABLE">DISPPLANE_STEREO_ENABLE</dfn>		(1&lt;&lt;25)</u></td></tr>
<tr><th id="1366">1366</th><td><u>#define   <dfn class="macro" id="_M/DISPPLANE_STEREO_DISABLE" data-ref="_M/DISPPLANE_STEREO_DISABLE">DISPPLANE_STEREO_DISABLE</dfn>		0</u></td></tr>
<tr><th id="1367">1367</th><td><u>#define   <dfn class="macro" id="_M/DISPPLANE_SEL_PIPE_MASK" data-ref="_M/DISPPLANE_SEL_PIPE_MASK">DISPPLANE_SEL_PIPE_MASK</dfn>		(1&lt;&lt;24)</u></td></tr>
<tr><th id="1368">1368</th><td><u>#define   <dfn class="macro" id="_M/DISPPLANE_SEL_PIPE_A" data-ref="_M/DISPPLANE_SEL_PIPE_A">DISPPLANE_SEL_PIPE_A</dfn>			0</u></td></tr>
<tr><th id="1369">1369</th><td><u>#define   <dfn class="macro" id="_M/DISPPLANE_SEL_PIPE_B" data-ref="_M/DISPPLANE_SEL_PIPE_B">DISPPLANE_SEL_PIPE_B</dfn>			(1&lt;&lt;24)</u></td></tr>
<tr><th id="1370">1370</th><td><u>#define   <dfn class="macro" id="_M/DISPPLANE_SRC_KEY_ENABLE" data-ref="_M/DISPPLANE_SRC_KEY_ENABLE">DISPPLANE_SRC_KEY_ENABLE</dfn>		(1&lt;&lt;22)</u></td></tr>
<tr><th id="1371">1371</th><td><u>#define   <dfn class="macro" id="_M/DISPPLANE_SRC_KEY_DISABLE" data-ref="_M/DISPPLANE_SRC_KEY_DISABLE">DISPPLANE_SRC_KEY_DISABLE</dfn>		0</u></td></tr>
<tr><th id="1372">1372</th><td><u>#define   <dfn class="macro" id="_M/DISPPLANE_LINE_DOUBLE" data-ref="_M/DISPPLANE_LINE_DOUBLE">DISPPLANE_LINE_DOUBLE</dfn>			(1&lt;&lt;20)</u></td></tr>
<tr><th id="1373">1373</th><td><u>#define   <dfn class="macro" id="_M/DISPPLANE_NO_LINE_DOUBLE" data-ref="_M/DISPPLANE_NO_LINE_DOUBLE">DISPPLANE_NO_LINE_DOUBLE</dfn>		0</u></td></tr>
<tr><th id="1374">1374</th><td><u>#define   <dfn class="macro" id="_M/DISPPLANE_STEREO_POLARITY_FIRST" data-ref="_M/DISPPLANE_STEREO_POLARITY_FIRST">DISPPLANE_STEREO_POLARITY_FIRST</dfn>	0</u></td></tr>
<tr><th id="1375">1375</th><td><u>#define   <dfn class="macro" id="_M/DISPPLANE_STEREO_POLARITY_SECOND" data-ref="_M/DISPPLANE_STEREO_POLARITY_SECOND">DISPPLANE_STEREO_POLARITY_SECOND</dfn>	(1&lt;&lt;18)</u></td></tr>
<tr><th id="1376">1376</th><td><u>#define <dfn class="macro" id="_M/DSPAADDR" data-ref="_M/DSPAADDR">DSPAADDR</dfn>		0x70184</u></td></tr>
<tr><th id="1377">1377</th><td><u>#define <dfn class="macro" id="_M/DSPASTRIDE" data-ref="_M/DSPASTRIDE">DSPASTRIDE</dfn>		0x70188</u></td></tr>
<tr><th id="1378">1378</th><td><u>#define <dfn class="macro" id="_M/DSPAPOS" data-ref="_M/DSPAPOS">DSPAPOS</dfn>			0x7018C /* reserved */</u></td></tr>
<tr><th id="1379">1379</th><td><u>#define <dfn class="macro" id="_M/DSPASIZE" data-ref="_M/DSPASIZE">DSPASIZE</dfn>		0x70190</u></td></tr>
<tr><th id="1380">1380</th><td><u>#define <dfn class="macro" id="_M/DSPASURF" data-ref="_M/DSPASURF">DSPASURF</dfn>		0x7019C /* 965+ only */</u></td></tr>
<tr><th id="1381">1381</th><td><u>#define <dfn class="macro" id="_M/DSPATILEOFF" data-ref="_M/DSPATILEOFF">DSPATILEOFF</dfn>		0x701A4 /* 965+ only */</u></td></tr>
<tr><th id="1382">1382</th><td></td></tr>
<tr><th id="1383">1383</th><td><i>/* VBIOS flags */</i></td></tr>
<tr><th id="1384">1384</th><td><u>#define <dfn class="macro" id="_M/SWF00" data-ref="_M/SWF00">SWF00</dfn>			0x71410</u></td></tr>
<tr><th id="1385">1385</th><td><u>#define <dfn class="macro" id="_M/SWF01" data-ref="_M/SWF01">SWF01</dfn>			0x71414</u></td></tr>
<tr><th id="1386">1386</th><td><u>#define <dfn class="macro" id="_M/SWF02" data-ref="_M/SWF02">SWF02</dfn>			0x71418</u></td></tr>
<tr><th id="1387">1387</th><td><u>#define <dfn class="macro" id="_M/SWF03" data-ref="_M/SWF03">SWF03</dfn>			0x7141c</u></td></tr>
<tr><th id="1388">1388</th><td><u>#define <dfn class="macro" id="_M/SWF04" data-ref="_M/SWF04">SWF04</dfn>			0x71420</u></td></tr>
<tr><th id="1389">1389</th><td><u>#define <dfn class="macro" id="_M/SWF05" data-ref="_M/SWF05">SWF05</dfn>			0x71424</u></td></tr>
<tr><th id="1390">1390</th><td><u>#define <dfn class="macro" id="_M/SWF06" data-ref="_M/SWF06">SWF06</dfn>			0x71428</u></td></tr>
<tr><th id="1391">1391</th><td><u>#define <dfn class="macro" id="_M/SWF10" data-ref="_M/SWF10">SWF10</dfn>			0x70410</u></td></tr>
<tr><th id="1392">1392</th><td><u>#define <dfn class="macro" id="_M/SWF11" data-ref="_M/SWF11">SWF11</dfn>			0x70414</u></td></tr>
<tr><th id="1393">1393</th><td><u>#define <dfn class="macro" id="_M/SWF14" data-ref="_M/SWF14">SWF14</dfn>			0x71420</u></td></tr>
<tr><th id="1394">1394</th><td><u>#define <dfn class="macro" id="_M/SWF30" data-ref="_M/SWF30">SWF30</dfn>			0x72414</u></td></tr>
<tr><th id="1395">1395</th><td><u>#define <dfn class="macro" id="_M/SWF31" data-ref="_M/SWF31">SWF31</dfn>			0x72418</u></td></tr>
<tr><th id="1396">1396</th><td><u>#define <dfn class="macro" id="_M/SWF32" data-ref="_M/SWF32">SWF32</dfn>			0x7241c</u></td></tr>
<tr><th id="1397">1397</th><td></td></tr>
<tr><th id="1398">1398</th><td><i>/* Pipe B */</i></td></tr>
<tr><th id="1399">1399</th><td><u>#define <dfn class="macro" id="_M/PIPEBDSL" data-ref="_M/PIPEBDSL">PIPEBDSL</dfn>		0x71000</u></td></tr>
<tr><th id="1400">1400</th><td><u>#define <dfn class="macro" id="_M/PIPEBCONF" data-ref="_M/PIPEBCONF">PIPEBCONF</dfn>		0x71008</u></td></tr>
<tr><th id="1401">1401</th><td><u>#define <dfn class="macro" id="_M/PIPEBSTAT" data-ref="_M/PIPEBSTAT">PIPEBSTAT</dfn>		0x71024</u></td></tr>
<tr><th id="1402">1402</th><td><u>#define <dfn class="macro" id="_M/PIPEBFRAMEHIGH" data-ref="_M/PIPEBFRAMEHIGH">PIPEBFRAMEHIGH</dfn>		0x71040</u></td></tr>
<tr><th id="1403">1403</th><td><u>#define <dfn class="macro" id="_M/PIPEBFRAMEPIXEL" data-ref="_M/PIPEBFRAMEPIXEL">PIPEBFRAMEPIXEL</dfn>		0x71044</u></td></tr>
<tr><th id="1404">1404</th><td><u>#define <dfn class="macro" id="_M/PIPEB_FRMCOUNT_GM45" data-ref="_M/PIPEB_FRMCOUNT_GM45">PIPEB_FRMCOUNT_GM45</dfn>	0x71040</u></td></tr>
<tr><th id="1405">1405</th><td><u>#define <dfn class="macro" id="_M/PIPEB_FLIPCOUNT_GM45" data-ref="_M/PIPEB_FLIPCOUNT_GM45">PIPEB_FLIPCOUNT_GM45</dfn>	0x71044</u></td></tr>
<tr><th id="1406">1406</th><td></td></tr>
<tr><th id="1407">1407</th><td><i>/* Display B control */</i></td></tr>
<tr><th id="1408">1408</th><td><u>#define <dfn class="macro" id="_M/DSPBCNTR" data-ref="_M/DSPBCNTR">DSPBCNTR</dfn>		0x71180</u></td></tr>
<tr><th id="1409">1409</th><td><u>#define   <dfn class="macro" id="_M/DISPPLANE_ALPHA_TRANS_ENABLE" data-ref="_M/DISPPLANE_ALPHA_TRANS_ENABLE">DISPPLANE_ALPHA_TRANS_ENABLE</dfn>		(1&lt;&lt;15)</u></td></tr>
<tr><th id="1410">1410</th><td><u>#define   <dfn class="macro" id="_M/DISPPLANE_ALPHA_TRANS_DISABLE" data-ref="_M/DISPPLANE_ALPHA_TRANS_DISABLE">DISPPLANE_ALPHA_TRANS_DISABLE</dfn>		0</u></td></tr>
<tr><th id="1411">1411</th><td><u>#define   <dfn class="macro" id="_M/DISPPLANE_SPRITE_ABOVE_DISPLAY" data-ref="_M/DISPPLANE_SPRITE_ABOVE_DISPLAY">DISPPLANE_SPRITE_ABOVE_DISPLAY</dfn>	0</u></td></tr>
<tr><th id="1412">1412</th><td><u>#define   <dfn class="macro" id="_M/DISPPLANE_SPRITE_ABOVE_OVERLAY" data-ref="_M/DISPPLANE_SPRITE_ABOVE_OVERLAY">DISPPLANE_SPRITE_ABOVE_OVERLAY</dfn>	(1)</u></td></tr>
<tr><th id="1413">1413</th><td><u>#define <dfn class="macro" id="_M/DSPBADDR" data-ref="_M/DSPBADDR">DSPBADDR</dfn>		0x71184</u></td></tr>
<tr><th id="1414">1414</th><td><u>#define <dfn class="macro" id="_M/DSPBSTRIDE" data-ref="_M/DSPBSTRIDE">DSPBSTRIDE</dfn>		0x71188</u></td></tr>
<tr><th id="1415">1415</th><td><u>#define <dfn class="macro" id="_M/DSPBPOS" data-ref="_M/DSPBPOS">DSPBPOS</dfn>			0x7118C</u></td></tr>
<tr><th id="1416">1416</th><td><u>#define <dfn class="macro" id="_M/DSPBSIZE" data-ref="_M/DSPBSIZE">DSPBSIZE</dfn>		0x71190</u></td></tr>
<tr><th id="1417">1417</th><td><u>#define <dfn class="macro" id="_M/DSPBSURF" data-ref="_M/DSPBSURF">DSPBSURF</dfn>		0x7119C</u></td></tr>
<tr><th id="1418">1418</th><td><u>#define <dfn class="macro" id="_M/DSPBTILEOFF" data-ref="_M/DSPBTILEOFF">DSPBTILEOFF</dfn>		0x711A4</u></td></tr>
<tr><th id="1419">1419</th><td></td></tr>
<tr><th id="1420">1420</th><td><i>/* VBIOS regs */</i></td></tr>
<tr><th id="1421">1421</th><td><u>#define <dfn class="macro" id="_M/VGACNTRL" data-ref="_M/VGACNTRL">VGACNTRL</dfn>		0x71400</u></td></tr>
<tr><th id="1422">1422</th><td><u># define <dfn class="macro" id="_M/VGA_DISP_DISABLE" data-ref="_M/VGA_DISP_DISABLE">VGA_DISP_DISABLE</dfn>			(1 &lt;&lt; 31)</u></td></tr>
<tr><th id="1423">1423</th><td><u># define <dfn class="macro" id="_M/VGA_2X_MODE" data-ref="_M/VGA_2X_MODE">VGA_2X_MODE</dfn>				(1 &lt;&lt; 30)</u></td></tr>
<tr><th id="1424">1424</th><td><u># define <dfn class="macro" id="_M/VGA_PIPE_B_SELECT" data-ref="_M/VGA_PIPE_B_SELECT">VGA_PIPE_B_SELECT</dfn>			(1 &lt;&lt; 29)</u></td></tr>
<tr><th id="1425">1425</th><td></td></tr>
<tr><th id="1426">1426</th><td><u>#<span data-ppcond="25">endif</span> /* _I915_REG_H_ */</u></td></tr>
<tr><th id="1427">1427</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../bsd-core/i915_drv.c.html'>netbsd/sys/external/bsd/drm/dist/bsd-core/i915_drv.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
