{"version":"1.1.0","info":[["/mnt/d/others/projects/hdl_bits/Verilog/Module/Adder1.v",[[[[[["top_module",[[0,0],[4,2]],[[0,7],[0,17]],[],["module"]],[10,9]],[[["a",[[1,4],[1,18]],[[1,17],[1,18]],["top_module"],["port","input"]],["b",[[2,4],[2,18]],[[2,17],[2,18]],["top_module"],["port","input"]],["sum",[[3,4],[3,21]],[[3,18],[3,21]],["top_module"],["port","output"]],["cout1",[[6,4],[6,14]],[[6,9],[6,14]],["top_module"],["variable","wire"]],["add1",[[7,4],[7,52]],[[7,10],[7,14]],["top_module"],["instance","add16"]],["add2",[[8,4],[8,55]],[[8,10],[8,14]],["top_module"],["instance","add16"]]]]]]],null,0]],["/mnt/d/others/projects/hdl_bits/Verilog/Module/Adder2.v",[[[[[["top_module",[[1,0],[5,2]],[[1,7],[1,17]],[],["module"]],[30,0]],[[["a",[[2,4],[2,18]],[[2,17],[2,18]],["top_module"],["port","input"]],["b",[[3,4],[3,18]],[[3,17],[3,18]],["top_module"],["port","input"]],["sum",[[4,4],[4,21]],[[4,18],[4,21]],["top_module"],["port","output"]],["d",[[25,4],[25,10]],[[25,9],[25,10]],["top_module"],["variable","wire"]],["a1",[[26,4],[26,46]],[[26,10],[26,12]],["top_module"],["instance","add16"]],["a2",[[27,4],[27,49]],[[27,10],[27,12]],["top_module"],["instance","add16"]]]]],[[["add1",[[31,0],[31,71]],[[31,7],[31,11]],[],["module"]],[37,9]],[[["a",[[31,14],[31,21]],[[31,20],[31,21]],["add1"],["port","input"]],["b",[[31,23],[31,30]],[[31,29],[31,30]],["add1"],["port","input"]],["cin",[[31,32],[31,41]],[[31,38],[31,41]],["add1"],["port","input"]],["sum",[[31,45],[31,55]],[[31,52],[31,55]],["add1"],["port","output"]],["cout",[[31,57],[31,68]],[[31,64],[31,68]],["add1"],["port","output"]]]]]]],null,0]],["/mnt/d/others/projects/hdl_bits/Verilog/Module/module_addsub.v",[[[[[["top_module",[[1,0],[6,2]],[[1,7],[1,17]],[],["module"]],[14,9]],[[["a",[[2,4],[2,18]],[[2,17],[2,18]],["top_module"],["port","input"]],["b",[[3,4],[3,18]],[[3,17],[3,18]],["top_module"],["port","input"]],["sub",[[4,4],[4,13]],[[4,10],[4,13]],["top_module"],["port","input"]],["sum",[[5,4],[5,21]],[[5,18],[5,21]],["top_module"],["port","output"]],["xor1",[[8,4],[8,20]],[[8,16],[8,20]],["top_module"],["variable","wire"]],["cout",[[9,4],[9,13]],[[9,9],[9,13]],["top_module"],["variable","wire"]],["a1",[[12,4],[12,51]],[[12,10],[12,12]],["top_module"],["instance","add16"]],["a2",[[13,4],[13,55]],[[13,10],[13,12]],["top_module"],["instance","add16"]]]]]]],null,0]],["/mnt/d/others/projects/hdl_bits/Verilog/Module/module_cseladd.v",[[[[[["top_module",[[0,0],[4,2]],[[0,7],[0,17]],[],["module"]],[24,9]],[[["a",[[1,4],[1,18]],[[1,17],[1,18]],["top_module"],["port","input"]],["b",[[2,4],[2,18]],[[2,17],[2,18]],["top_module"],["port","input"]],["sum",[[3,4],[3,21]],[[3,18],[3,21]],["top_module"],["port","output"]],["sel",[[6,0],[6,8]],[[6,5],[6,8]],["top_module"],["variable","wire"]],["choose",[[7,0],[7,24]],[[7,12],[7,18]],["top_module"],["variable","wire"]],["a1",[[9,0],[9,44]],[[9,6],[9,8]],["top_module"],["instance","add16"]],["a2",[[11,0],[11,47]],[[11,6],[11,8]],["top_module"],["instance","add16"]],["a3",[[13,0],[13,47]],[[13,6],[13,8]],["top_module"],["instance","add16"]]]]]]],null,0]],["/mnt/d/others/projects/hdl_bits/Verilog/Module/module_name.v",[[[[[["top_module",[[0,0],[7,2]],[[0,7],[0,17]],[],["module"]],[10,9]],[[["a",[[1,4],[1,11]],[[1,10],[1,11]],["top_module"],["port","input"]],["b",[[2,4],[2,11]],[[2,10],[2,11]],["top_module"],["port","input"]],["c",[[3,4],[3,11]],[[3,10],[3,11]],["top_module"],["port","input"]],["d",[[4,4],[4,11]],[[4,10],[4,11]],["top_module"],["port","input"]],["out1",[[5,4],[5,15]],[[5,11],[5,15]],["top_module"],["port","output"]],["out2",[[6,4],[6,15]],[[6,11],[6,15]],["top_module"],["port","output"]],["instance1",[[8,4],[8,76]],[[8,10],[8,19]],["top_module"],["instance","mod_a"]]]]]]],null,0]],["/mnt/d/others/projects/hdl_bits/Verilog/Module/module_pos.v",[[[[[["top_module",[[0,0],[7,2]],[[0,7],[0,17]],[],["module"]],[10,9]],[[["a",[[1,4],[1,11]],[[1,10],[1,11]],["top_module"],["port","input"]],["b",[[2,4],[2,11]],[[2,10],[2,11]],["top_module"],["port","input"]],["c",[[3,4],[3,11]],[[3,10],[3,11]],["top_module"],["port","input"]],["d",[[4,4],[4,11]],[[4,10],[4,11]],["top_module"],["port","input"]],["out1",[[5,4],[5,15]],[[5,11],[5,15]],["top_module"],["port","output"]],["out2",[[6,4],[6,15]],[[6,11],[6,15]],["top_module"],["port","output"]],["instance1",[[8,4],[8,38]],[[8,10],[8,19]],["top_module"],["instance","mod_a"]]]]]]],null,0]],["/mnt/d/others/projects/hdl_bits/Verilog/Module/module_shift.v",[[[[[["top_module",[[1,0],[1,51]],[[1,7],[1,17]],[],["module"]],[12,0]],[[["clk",[[1,20],[1,29]],[[1,26],[1,29]],["top_module"],["port","input"]],["d",[[1,31],[1,38]],[[1,37],[1,38]],["top_module"],["port","input"]],["q",[[1,40],[1,48]],[[1,47],[1,48]],["top_module"],["port","output"]],["quit",[[3,4],[3,19]],[[3,15],[3,19]],["top_module"],["variable","wire"]],["m1",[[5,4],[5,42]],[[5,11],[5,13]],["top_module"],["instance","my_dff"]],["m2",[[6,4],[6,48]],[[6,11],[6,13]],["top_module"],["instance","my_dff"]],["m3",[[7,4],[7,48]],[[7,11],[7,13]],["top_module"],["instance","my_dff"]]]]]]],null,0]],["/mnt/d/others/projects/hdl_bits/Verilog/Module/module_shift8.v",[[[[[["top_module",[[0,0],[5,2]],[[0,7],[0,17]],[],["module"]],[22,9]],[[["clk",[[1,4],[1,13]],[[1,10],[1,13]],["top_module"],["port","input"]],["d",[[2,4],[2,17]],[[2,16],[2,17]],["top_module"],["port","input"]],["sel",[[3,4],[3,19]],[[3,16],[3,19]],["top_module"],["port","input"]],["q",[[4,4],[4,18]],[[4,17],[4,18]],["top_module"],["port","output"]],["quit",[[7,4],[7,25]],[[7,15],[7,19]],["top_module"],["variable","wire"]],["m1",[[9,4],[9,43]],[[9,12],[9,14]],["top_module"],["instance","my_dff8"]],["m2",[[10,4],[10,49]],[[10,12],[10,14]],["top_module"],["instance","my_dff8"]],["m3",[[11,4],[11,49]],[[11,12],[11,14]],["top_module"],["instance","my_dff8"]]]]]]],null,0]],["/mnt/d/others/projects/hdl_bits/Verilog/more_verilog_features/conditional.v",[[[[[["top_module",[[1,0],[3,22]],[[1,7],[1,17]],[],["module"]],[15,9]],[[["a",[[2,4],[2,17]],[[2,16],[2,17]],["top_module"],["port","input"]],["b",[[2,19],[2,20]],[[2,19],[2,20]],["top_module"],["port","a"]],["c",[[2,22],[2,23]],[[2,22],[2,23]],["top_module"],["port","b"]],["d",[[2,25],[2,26]],[[2,25],[2,26]],["top_module"],["port","c"]],["min",[[3,4],[3,20]],[[3,17],[3,20]],["top_module"],["port","output"]],["e",[[5,2],[5,14]],[[5,13],[5,14]],["top_module"],["variable","wire"]],["f",[[6,2],[6,14]],[[6,13],[6,14]],["top_module"],["variable","wire"]],["g",[[7,2],[7,14]],[[7,13],[7,14]],["top_module"],["variable","wire"]]]]]]],null,0]],["/mnt/d/others/projects/hdl_bits/Verilog/more_verilog_features/gates100.v",[[[[[["top_module",[[0,0],[5,2]],[[0,7],[0,17]],[],["module"]],[11,9]],[[["in",[[1,4],[1,19]],[[1,17],[1,19]],["top_module"],["port","input"]],["out_and",[[2,4],[2,18]],[[2,11],[2,18]],["top_module"],["port","output"]],["out_or",[[3,4],[3,17]],[[3,11],[3,17]],["top_module"],["port","output"]],["out_xor",[[4,4],[4,18]],[[4,11],[4,18]],["top_module"],["port","output"]]]]]]],null,0]],["/mnt/d/others/projects/hdl_bits/Verilog/more_verilog_features/popcount255.v",[[[[[["top_module",[[0,0],[2,23]],[[0,7],[0,17]],[],["module"]],[17,9]],[[["in",[[1,4],[1,20]],[[1,18],[1,20]],["top_module"],["port","input"]],["out",[[2,4],[2,20]],[[2,17],[2,20]],["top_module"],["port","output"]]]]]]],null,0]],["/mnt/d/others/projects/hdl_bits/Verilog/more_verilog_features/reduction.v",[[[[[["top_module",[[0,0],[2,19]],[[0,7],[0,17]],[],["module"]],[6,9]],[[["in",[[1,4],[1,18]],[[1,16],[1,18]],["top_module"],["port","input"]],["parity",[[2,4],[2,17]],[[2,11],[2,17]],["top_module"],["port","output"]]]]]]],null,0]],["/mnt/d/others/projects/hdl_bits/Verilog/more_verilog_features/vector100r.v",[[[[[["top_module",[[1,0],[4,2]],[[1,7],[1,17]],[],["module"]],[13,9]],[[["in",[[2,4],[2,19]],[[2,17],[2,19]],["top_module"],["port","input"]],["out",[[3,4],[3,21]],[[3,18],[3,21]],["top_module"],["port","output"]]]]]]],null,0]],["/mnt/d/others/projects/hdl_bits/Verilog/Procedures/Always_case.v",[[[[[["top_module",[[1,0],[9,29]],[[1,7],[1,17]],[],["module"]],[24,9]],[[["sel",[[2,4],[2,19]],[[2,16],[2,19]],["top_module"],["port","input"]],["data0",[[3,4],[3,21]],[[3,16],[3,21]],["top_module"],["port","input"]],["data1",[[4,4],[4,21]],[[4,16],[4,21]],["top_module"],["port","input"]],["data2",[[5,4],[5,21]],[[5,16],[5,21]],["top_module"],["port","input"]],["data3",[[6,4],[6,21]],[[6,16],[6,21]],["top_module"],["port","input"]],["data4",[[7,4],[7,21]],[[7,16],[7,21]],["top_module"],["port","input"]],["data5",[[8,4],[8,21]],[[8,16],[8,21]],["top_module"],["port","input"]],["out",[[9,4],[9,24]],[[9,21],[9,24]],["top_module"],["port","reg"]]]]]]],null,0]],["/mnt/d/others/projects/hdl_bits/Verilog/Procedures/always_case2.v",[[[[[["top_module",[[1,0],[3,28]],[[1,7],[1,17]],[],["module"]],[14,9]],[[["in",[[2,4],[2,18]],[[2,16],[2,18]],["top_module"],["port","input"]],["pos",[[3,4],[3,24]],[[3,21],[3,24]],["top_module"],["port","reg"]]]]]]],null,0]],["/mnt/d/others/projects/hdl_bits/Verilog/Procedures/always_casez.v",[[[[[["top_module",[[1,0],[4,2]],[[1,7],[1,17]],[],["module"]],[20,9]],[[["in",[[2,4],[2,18]],[[2,16],[2,18]],["top_module"],["port","input"]],["pos",[[3,4],[3,24]],[[3,21],[3,24]],["top_module"],["port","reg"]]]]]]],null,0]],["/mnt/d/others/projects/hdl_bits/Verilog/Procedures/always_nolatches.v",[[[[[["top_module",[[1,0],[6,21]],[[1,7],[1,17]],[],["module"]],[18,9]],[[["scancode",[[2,4],[2,25]],[[2,17],[2,25]],["top_module"],["port","input"]],["left",[[3,4],[3,19]],[[3,15],[3,19]],["top_module"],["port","reg"]],["down",[[4,4],[4,19]],[[4,15],[4,19]],["top_module"],["port","reg"]],["right",[[5,4],[5,20]],[[5,15],[5,20]],["top_module"],["port","reg"]],["up",[[6,4],[6,17]],[[6,15],[6,17]],["top_module"],["port","reg"]]]]]]],null,0]],["/mnt/d/others/projects/hdl_bits/Verilog/Procedures/Alwaysblock1.v",[[[[[["top_module",[[1,0],[6,2]],[[1,7],[1,17]],[],["module"]],[11,9]],[[["a",[[2,4],[2,11]],[[2,10],[2,11]],["top_module"],["port","input"]],["b",[[3,4],[3,11]],[[3,10],[3,11]],["top_module"],["port","input"]],["out_assign",[[4,4],[4,26]],[[4,16],[4,26]],["top_module"],["port","wire"]],["out_alwaysblock",[[5,4],[5,30]],[[5,15],[5,30]],["top_module"],["port","reg"]]]]]]],null,0]],["/mnt/d/others/projects/hdl_bits/Verilog/Procedures/Alwaysblock2.v",[[[[[["top_module",[[0,0],[6,33]],[[0,7],[0,17]],[],["module"]],[12,9]],[[["clk",[[1,4],[1,13]],[[1,10],[1,13]],["top_module"],["port","input"]],["a",[[2,4],[2,11]],[[2,10],[2,11]],["top_module"],["port","input"]],["b",[[3,4],[3,11]],[[3,10],[3,11]],["top_module"],["port","input"]],["out_assign",[[4,4],[4,26]],[[4,16],[4,26]],["top_module"],["port","wire"]],["out_always_comb",[[5,4],[5,30]],[[5,15],[5,30]],["top_module"],["port","reg"]],["out_always_ff",[[6,4],[6,28]],[[6,15],[6,28]],["top_module"],["port","reg"]]]]]]],null,0]],["/mnt/d/others/projects/hdl_bits/Verilog/Procedures/AlwaysIf.v",[[[[[["top_module",[[0,0],[5,31]],[[0,7],[0,17]],[],["module"]],[21,9]],[[["cpu_overheated",[[1,4],[1,29]],[[1,15],[1,29]],["top_module"],["port","input"]],["shut_off_computer",[[2,4],[2,32]],[[2,15],[2,32]],["top_module"],["port","reg"]],["arrived",[[3,4],[3,22]],[[3,15],[3,22]],["top_module"],["port","input"]],["gas_tank_empty",[[4,4],[4,29]],[[4,15],[4,29]],["top_module"],["port","input"]],["keep_driving",[[5,4],[5,27]],[[5,15],[5,27]],["top_module"],["port","reg"]]]]]]],null,0]],["/mnt/d/others/projects/hdl_bits/Verilog/Vectors/Gate4.v",[[[[[["top_module",[[0,0],[5,2]],[[0,7],[0,17]],[],["module"]],[10,9]],[[["in",[[1,4],[1,18]],[[1,16],[1,18]],["top_module"],["port","input"]],["out_and",[[2,4],[2,18]],[[2,11],[2,18]],["top_module"],["port","output"]],["out_or",[[3,4],[3,17]],[[3,11],[3,17]],["top_module"],["port","output"]],["out_xor",[[4,4],[4,18]],[[4,11],[4,18]],["top_module"],["port","output"]]]]]]],null,0]],["/mnt/d/others/projects/hdl_bits/Verilog/Vectors/Vector3.v",[[[[[["top_module",[[0,0],[2,30]],[[0,7],[0,17]],[],["module"]],[7,9]],[[["a",[[1,4],[1,17]],[[1,16],[1,17]],["top_module"],["port","input"]],["b",[[1,19],[1,20]],[[1,19],[1,20]],["top_module"],["port","a"]],["c",[[1,22],[1,23]],[[1,22],[1,23]],["top_module"],["port","b"]],["d",[[1,25],[1,26]],[[1,25],[1,26]],["top_module"],["port","c"]],["e",[[1,28],[1,29]],[[1,28],[1,29]],["top_module"],["port","d"]],["f",[[1,31],[1,32]],[[1,31],[1,32]],["top_module"],["port","e"]],["w",[[2,4],[2,18]],[[2,17],[2,18]],["top_module"],["port","output"]],["x",[[2,20],[2,21]],[[2,20],[2,21]],["top_module"],["port","w"]],["y",[[2,23],[2,24]],[[2,23],[2,24]],["top_module"],["port","x"]],["z",[[2,26],[2,27]],[[2,26],[2,27]],["top_module"],["port","y"]]]]]]],null,0]],["/mnt/d/others/projects/hdl_bits/Verilog/Vectors/Vector4.v",[[[[[["top_module",[[0,0],[2,24]],[[0,7],[0,17]],[],["module"]],[7,9]],[[["in",[[1,4],[1,18]],[[1,16],[1,18]],["top_module"],["port","input"]],["out",[[2,4],[2,21]],[[2,18],[2,21]],["top_module"],["port","output"]]]]]]],null,0]],["/mnt/d/others/projects/hdl_bits/Verilog/Vectors/Vector5.v",[[[[[["top_module",[[0,0],[2,24]],[[0,7],[0,17]],[],["module"]],[9,9]],[[["a",[[1,4],[1,11]],[[1,10],[1,11]],["top_module"],["port","input"]],["b",[[1,13],[1,14]],[[1,13],[1,14]],["top_module"],["port","a"]],["c",[[1,16],[1,17]],[[1,16],[1,17]],["top_module"],["port","b"]],["d",[[1,19],[1,20]],[[1,19],[1,20]],["top_module"],["port","c"]],["e",[[1,22],[1,23]],[[1,22],[1,23]],["top_module"],["port","d"]],["out",[[2,4],[2,21]],[[2,18],[2,21]],["top_module"],["port","output"]]]]]]],null,0]],["/mnt/d/others/projects/hdl_bits/Verilog/Vectors/Vectorr.v",[[[[[["top_module",[[0,0],[3,2]],[[0,7],[0,17]],[],["module"]],[7,9]],[[["in",[[1,4],[1,18]],[[1,16],[1,18]],["top_module"],["port","input"]],["out",[[2,4],[2,20]],[[2,17],[2,20]],["top_module"],["port","output"]]]]]]],null,0]],["/mnt/d/others/projects/jichuang/CRC/CRC.sim/sim_1/behav/modelsim/glbl.v",[[[[[["glbl",[[5,0],[5,15]],[[5,7],[5,11]],[],["module"]],[70,6]],[[["ROC_WIDTH",[[7,4],[7,33]],[[7,14],[7,23]],["glbl"],["parameter"]],["TOC_WIDTH",[[8,4],[8,28]],[[8,14],[8,23]],["glbl"],["parameter"]],["GSR",[[11,4],[11,12]],[[11,9],[11,12]],["glbl"],["variable","wire"]],["GTS",[[12,4],[12,12]],[[12,9],[12,12]],["glbl"],["variable","wire"]],["GWE",[[13,4],[13,12]],[[13,9],[13,12]],["glbl"],["variable","wire"]],["PRLD",[[14,4],[14,13]],[[14,9],[14,13]],["glbl"],["variable","wire"]],["p_up_tmp",[[15,4],[15,17]],[[15,9],[15,17]],["glbl"],["variable","tri1"]],["PLL_LOCKG",[[16,4],[16,45]],[[16,25],[16,34]],["glbl"],["variable","tri"]],["PROGB_GLBL",[[18,4],[18,19]],[[18,9],[18,19]],["glbl"],["variable","wire"]],["CCLKO_GLBL",[[19,4],[19,19]],[[19,9],[19,19]],["glbl"],["variable","wire"]],["FCSBO_GLBL",[[20,4],[20,19]],[[20,9],[20,19]],["glbl"],["variable","wire"]],["DO_GLBL",[[21,4],[21,22]],[[21,15],[21,22]],["glbl"],["variable","wire"]],["DI_GLBL",[[22,4],[22,22]],[[22,15],[22,22]],["glbl"],["variable","wire"]],["GSR_int",[[24,4],[24,15]],[[24,8],[24,15]],["glbl"],["variable","reg"]],["GTS_int",[[25,4],[25,15]],[[25,8],[25,15]],["glbl"],["variable","reg"]],["PRLD_int",[[26,4],[26,16]],[[26,8],[26,16]],["glbl"],["variable","reg"]],["JTAG_TDO_GLBL",[[29,4],[29,22]],[[29,9],[29,22]],["glbl"],["variable","wire"]],["JTAG_TCK_GLBL",[[30,4],[30,22]],[[30,9],[30,22]],["glbl"],["variable","wire"]],["JTAG_TDI_GLBL",[[31,4],[31,22]],[[31,9],[31,22]],["glbl"],["variable","wire"]],["JTAG_TMS_GLBL",[[32,4],[32,22]],[[32,9],[32,22]],["glbl"],["variable","wire"]],["JTAG_TRST_GLBL",[[33,4],[33,23]],[[33,9],[33,23]],["glbl"],["variable","wire"]],["JTAG_CAPTURE_GLBL",[[35,4],[35,25]],[[35,8],[35,25]],["glbl"],["variable","reg"]],["JTAG_RESET_GLBL",[[36,4],[36,23]],[[36,8],[36,23]],["glbl"],["variable","reg"]],["JTAG_SHIFT_GLBL",[[37,4],[37,23]],[[37,8],[37,23]],["glbl"],["variable","reg"]],["JTAG_UPDATE_GLBL",[[38,4],[38,24]],[[38,8],[38,24]],["glbl"],["variable","reg"]],["JTAG_RUNTEST_GLBL",[[39,4],[39,25]],[[39,8],[39,25]],["glbl"],["variable","reg"]],["JTAG_SEL1_GLBL",[[41,4],[41,26]],[[41,8],[41,22]],["glbl"],["variable","reg"]],["JTAG_SEL2_GLBL",[[42,4],[42,26]],[[42,8],[42,22]],["glbl"],["variable","reg"]],["JTAG_SEL3_GLBL",[[43,4],[43,26]],[[43,8],[43,22]],["glbl"],["variable","reg"]],["JTAG_SEL4_GLBL",[[44,4],[44,26]],[[44,8],[44,22]],["glbl"],["variable","reg"]],["JTAG_USER_TDO1_GLBL",[[46,4],[46,34]],[[46,8],[46,27]],["glbl"],["variable","reg"]],["JTAG_USER_TDO2_GLBL",[[47,4],[47,34]],[[47,8],[47,27]],["glbl"],["variable","reg"]],["JTAG_USER_TDO3_GLBL",[[48,4],[48,34]],[[48,8],[48,27]],["glbl"],["variable","reg"]],["JTAG_USER_TDO4_GLBL",[[49,4],[49,34]],[[49,8],[49,27]],["glbl"],["variable","reg"]]]]]],null,null,null,[["GLBL",[[2,0],[3,0]],[[2,8],[2,12]],["source.systemverilog"],["macro"]]]],null,0]],["/mnt/d/others/projects/jichuang/CRC/CRC.sim/sim_1/behav/xsim/glbl.v",[[],null,0]],["/mnt/d/others/projects/jichuang/CRC/CRC.srcs/sim_1/new/tb_crc_new.v",[[[[[["tb_crc_new",[[2,0],[2,20]],[[2,7],[2,17]],[],["module"]],[117,0]],[[["clk",[[4,0],[4,11]],[[4,8],[4,11]],["tb_crc_new"],["variable","reg"]],["rst_n",[[5,0],[5,13]],[[5,8],[5,13]],["tb_crc_new"],["variable","reg"]],["data_in",[[6,0],[6,20]],[[6,13],[6,20]],["tb_crc_new"],["variable","reg"]],["wr_sop",[[7,0],[7,19]],[[7,13],[7,19]],["tb_crc_new"],["variable","reg"]],["wr_eop",[[8,0],[8,19]],[[8,13],[8,19]],["tb_crc_new"],["variable","reg"]],["wr_vld",[[9,0],[9,19]],[[9,13],[9,19]],["tb_crc_new"],["variable","reg"]],["write_arbition",[[10,0],[10,27]],[[10,13],[10,27]],["tb_crc_new"],["variable","reg"]],["memory_pick",[[11,0],[11,24]],[[11,13],[11,24]],["tb_crc_new"],["variable","reg"]],["address_ready",[[12,0],[12,26]],[[12,13],[12,26]],["tb_crc_new"],["variable","reg"]],["data_true",[[14,0],[14,22]],[[14,13],[14,22]],["tb_crc_new"],["variable","wire"]],["write_ready",[[15,0],[15,19]],[[15,8],[15,19]],["tb_crc_new"],["variable","wire"]],["data_size",[[16,0],[16,22]],[[16,13],[16,22]],["tb_crc_new"],["variable","wire"]],["dest_port",[[17,0],[17,22]],[[17,13],[17,22]],["tb_crc_new"],["variable","wire"]],["data_wait_time",[[18,0],[18,27]],[[18,13],[18,27]],["tb_crc_new"],["variable","wire"]],["data_priority",[[19,0],[19,26]],[[19,13],[19,26]],["tb_crc_new"],["variable","wire"]],["write_enable",[[20,0],[20,25]],[[20,13],[20,25]],["tb_crc_new"],["variable","wire"]],["crc_new_inst",[[95,0],[114,1]],[[95,8],[95,20]],["tb_crc_new"],["instance","crc_new"]]]]]]],null,0]],["/mnt/d/others/projects/jichuang/CRC/CRC.srcs/sim_1/new/tb_crc_top.v",[[[[[["tb_crc_top",[[2,0],[2,20]],[[2,7],[2,17]],[],["module"]],[178,9]],[[["clk",[[5,0],[5,14]],[[5,11],[5,14]],["tb_crc_top"],["variable","reg"]],["rst_n",[[6,0],[6,16]],[[6,11],[6,16]],["tb_crc_top"],["variable","reg"]],["write_data",[[8,0],[8,23]],[[8,13],[8,23]],["tb_crc_top"],["variable","reg"]],["write_en_fifo",[[9,0],[9,26]],[[9,13],[9,26]],["tb_crc_top"],["variable","reg"]],["read_en_fifo",[[10,0],[10,25]],[[10,13],[10,25]],["tb_crc_top"],["variable","reg"]],["wr_sop",[[12,0],[12,19]],[[12,13],[12,19]],["tb_crc_top"],["variable","reg"]],["wr_eop",[[13,0],[13,19]],[[13,13],[13,19]],["tb_crc_top"],["variable","reg"]],["wr_vld",[[14,0],[14,19]],[[14,13],[14,19]],["tb_crc_top"],["variable","reg"]],["write_arbition",[[15,0],[15,27]],[[15,13],[15,27]],["tb_crc_top"],["variable","reg"]],["memory_pick",[[16,0],[16,24]],[[16,13],[16,24]],["tb_crc_top"],["variable","reg"]],["address_ready",[[17,0],[17,26]],[[17,13],[17,26]],["tb_crc_top"],["variable","reg"]],["data_true",[[19,0],[19,22]],[[19,13],[19,22]],["tb_crc_top"],["variable","wire"]],["write_ready",[[20,0],[20,18]],[[20,7],[20,18]],["tb_crc_top"],["variable","wire"]],["data_size",[[21,0],[21,22]],[[21,13],[21,22]],["tb_crc_top"],["variable","wire"]],["dest_port",[[22,0],[22,22]],[[22,13],[22,22]],["tb_crc_top"],["variable","wire"]],["data_wait_time",[[23,0],[23,27]],[[23,13],[23,27]],["tb_crc_top"],["variable","wire"]],["data_priority",[[24,0],[24,26]],[[24,13],[24,26]],["tb_crc_top"],["variable","wire"]],["write_en_reg",[[25,0],[25,25]],[[25,13],[25,25]],["tb_crc_top"],["variable","wire"]],["CRC_top_inst",[[117,0],[140,1]],[[117,8],[117,20]],["tb_crc_top"],["instance","CRC_top"]]]]]]],null,0]],["/mnt/d/others/projects/jichuang/CRC/CRC.srcs/sim_1/new/tb_crc.v",[[[[[["tb_crc",[[2,0],[2,16]],[[2,7],[2,13]],[],["module"]],[116,9]],[[["clk",[[4,0],[4,11]],[[4,8],[4,11]],["tb_crc"],["variable","reg"]],["rst_n",[[5,0],[5,13]],[[5,8],[5,13]],["tb_crc"],["variable","reg"]],["data_in",[[6,0],[6,20]],[[6,13],[6,20]],["tb_crc"],["variable","reg"]],["wr_sop",[[7,0],[7,19]],[[7,13],[7,19]],["tb_crc"],["variable","reg"]],["wr_eop",[[8,0],[8,19]],[[8,13],[8,19]],["tb_crc"],["variable","reg"]],["wr_vld",[[9,0],[9,19]],[[9,13],[9,19]],["tb_crc"],["variable","reg"]],["write_arbition",[[10,0],[10,27]],[[10,13],[10,27]],["tb_crc"],["variable","reg"]],["memory_pick",[[11,0],[11,24]],[[11,13],[11,24]],["tb_crc"],["variable","reg"]],["address_ready",[[12,0],[12,26]],[[12,13],[12,26]],["tb_crc"],["variable","reg"]],["data_true",[[14,0],[14,22]],[[14,13],[14,22]],["tb_crc"],["variable","wire"]],["write_ready",[[15,0],[15,19]],[[15,8],[15,19]],["tb_crc"],["variable","wire"]],["data_size",[[16,0],[16,22]],[[16,13],[16,22]],["tb_crc"],["variable","wire"]],["dest_port",[[17,0],[17,22]],[[17,13],[17,22]],["tb_crc"],["variable","wire"]],["data_wait_time",[[18,0],[18,27]],[[18,13],[18,27]],["tb_crc"],["variable","wire"]],["data_priority",[[19,0],[19,26]],[[19,13],[19,26]],["tb_crc"],["variable","wire"]],["write_enable",[[20,0],[20,25]],[[20,13],[20,25]],["tb_crc"],["variable","wire"]],["crc_inst",[[95,0],[114,1]],[[95,4],[95,12]],["tb_crc"],["instance","crc"]]]]]]],null,0]],["/mnt/d/others/projects/jichuang/CRC/CRC.srcs/sim_1/new/tb_crc16.v",[[[[[["tb_crc16",[[2,0],[2,18]],[[2,7],[2,15]],[],["module"]],[66,9]],[[["clk",[[4,0],[4,17]],[[4,14],[4,17]],["tb_crc16"],["variable","reg"]],["rst_n",[[5,0],[5,19]],[[5,14],[5,19]],["tb_crc16"],["variable","reg"]],["data_in",[[6,0],[6,21]],[[6,14],[6,21]],["tb_crc16"],["variable","reg"]],["wr_vld",[[7,0],[7,20]],[[7,14],[7,20]],["tb_crc16"],["variable","reg"]],["wr_eop",[[8,0],[8,20]],[[8,14],[8,20]],["tb_crc16"],["variable","reg"]],["crc_out",[[9,0],[9,21]],[[9,14],[9,21]],["tb_crc16"],["variable","wire"]],["crc_finish",[[10,0],[10,24]],[[10,14],[10,24]],["tb_crc16"],["variable","wire"]],["crc16_inst",[[54,0],[63,1]],[[54,6],[54,16]],["tb_crc16"],["instance","crc16"]]]]]]],null,0]],["/mnt/d/others/projects/jichuang/CRC/CRC.srcs/sim_1/new/tb_synch_fifo.v",[[[[[["tb_synch_fifo",[[16,0],[16,21]],[[16,7],[16,20]],[],["module"]],[161,8]],[[["PERIOD",[[19,4],[19,49]],[[19,14],[19,20]],["tb_synch_fifo"],["parameter"]],["FIFO_PTR",[[20,4],[20,49]],[[20,14],[20,22]],["tb_synch_fifo"],["parameter"]],["FIFO_WIDTH",[[21,4],[21,49]],[[21,14],[21,24]],["tb_synch_fifo"],["parameter"]],["FIFO_DEPTH",[[22,4],[22,49]],[[22,14],[22,24]],["tb_synch_fifo"],["parameter"]],["clk",[[25,4],[25,39]],[[25,32],[25,35]],["tb_synch_fifo"],["variable","reg"]],["rst_n",[[26,4],[26,41]],[[26,32],[26,37]],["tb_synch_fifo"],["variable","reg"]],["write_en_fifo",[[27,4],[27,49]],[[27,32],[27,45]],["tb_synch_fifo"],["variable","reg"]],["write_data",[[28,4],[28,46]],[[28,32],[28,42]],["tb_synch_fifo"],["variable","reg"]],["read_en_fifo",[[29,4],[29,48]],[[29,32],[29,44]],["tb_synch_fifo"],["variable","reg"]],["read_data",[[32,4],[32,41]],[[32,32],[32,41]],["tb_synch_fifo"],["variable","wire"]],["full",[[33,4],[33,36]],[[33,32],[33,36]],["tb_synch_fifo"],["variable","wire"]],["empty",[[34,4],[34,37]],[[34,32],[34,37]],["tb_synch_fifo"],["variable","wire"]],["room_avail",[[35,4],[35,42]],[[35,32],[35,42]],["tb_synch_fifo"],["variable","wire"]],["data_avail",[[36,4],[36,42]],[[36,32],[36,42]],["tb_synch_fifo"],["variable","wire"]],["u_synch_fifo",[[57,4],[76,5]],[[63,4],[63,16]],["tb_synch_fifo"],["instance","synch_fifo"]]],[],[[[["read_after_write",[[81,4],[81,26]],[[81,9],[81,25]],["tb_synch_fifo"],["task"]],[101,10]],[[["idx",[[83,1],[83,25]],[[83,22],[83,25]],["tb_synch_fifo","read_after_write"],["variable","reg"]],["valW",[[84,1],[84,27]],[[84,23],[84,27]],["tb_synch_fifo","read_after_write"],["variable","reg"]],["error",[[85,1],[85,30]],[[85,25],[85,30]],["tb_synch_fifo","read_after_write"],["variable","integer"]]]]],[[["read_all_after_write_all",[[106,4],[106,34]],[[106,9],[106,33]],["tb_synch_fifo"],["task"]],[131,10]],[[["index",[[107,8],[107,37]],[[107,32],[107,37]],["tb_synch_fifo","read_all_after_write_all"],["variable","reg"]],["valW",[[108,8],[108,34]],[[108,30],[108,34]],["tb_synch_fifo","read_all_after_write_all"],["variable","reg"]],["valC",[[109,8],[109,36]],[[109,32],[109,36]],["tb_synch_fifo","read_all_after_write_all"],["variable","reg"]],["error",[[110,1],[110,16]],[[110,11],[110,16]],["tb_synch_fifo","read_all_after_write_all"],["variable","integer"]]]]],[[["write_fifo",[[136,4],[136,20]],[[136,9],[136,19]],["tb_synch_fifo"],["task"]],[145,10]],[]],[[["read_fifo",[[150,4],[150,19]],[[150,9],[150,18]],["tb_synch_fifo"],["task"]],[159,10]],[]]]]]]],null,0]],["/mnt/d/others/projects/jichuang/CRC/CRC.srcs/sources_1/new/circular_queue.v",[[[[[["circular_queue",[[2,0],[30,2]],[[2,7],[2,21]],[],["module"]],[167,0]],[[["FIFO_PTR",[[7,4],[7,39]],[[7,14],[7,22]],["circular_queue"],["parameter-port","parameter"]],["FIFO_WIDTH",[[8,4],[8,40]],[[8,14],[8,24]],["circular_queue"],["parameter-port","parameter"]],["FIFO_DEPTH",[[9,4],[9,42]],[[9,14],[9,24]],["circular_queue"],["parameter-port","parameter"]],["clk",[[15,4],[15,39]],[[15,36],[15,39]],["circular_queue"],["port","input"]],["rst_n",[[16,4],[16,41]],[[16,36],[16,41]],["circular_queue"],["port","input"]],["write_en_fifo",[[17,4],[17,49]],[[17,36],[17,49]],["circular_queue"],["port","input"]],["write_data",[[18,4],[18,46]],[[18,36],[18,46]],["circular_queue"],["port","input"]],["read_en_fifo",[[19,4],[19,48]],[[19,36],[19,48]],["circular_queue"],["port","input"]],["crc_finish",[[20,4],[20,20]],[[20,10],[20,20]],["circular_queue"],["port","input"]],["crc_true",[[21,4],[21,18]],[[21,10],[21,18]],["circular_queue"],["port","input"]],["wr_sop",[[23,4],[23,31]],[[23,25],[23,31]],["circular_queue"],["port","input"]],["wr_eop",[[24,4],[24,31]],[[24,25],[24,31]],["circular_queue"],["port","input"]],["wr_vld",[[25,4],[25,31]],[[25,25],[25,31]],["circular_queue"],["port","input"]],["read_data",[[27,4],[27,49]],[[27,40],[27,49]],["circular_queue"],["port","reg"]],["full",[[28,4],[28,37]],[[28,33],[28,37]],["circular_queue"],["port","output"]],["empty",[[29,4],[29,38]],[[29,33],[29,38]],["circular_queue"],["port","output"]],["FIFO_DEPTH_MINUS1",[[35,4],[35,58]],[[35,15],[35,32]],["circular_queue"],["localparam"]],["fifo",[[40,4],[40,51]],[[40,25],[40,29]],["circular_queue"],["variable","reg"]],["head",[[42,4],[42,40]],[[42,36],[42,40]],["circular_queue"],["variable","reg"]],["tail",[[44,4],[44,40]],[[44,36],[44,40]],["circular_queue"],["variable","reg"]],["history_tail",[[45,4],[45,48]],[[45,36],[45,48]],["circular_queue"],["variable","reg"]],["count",[[47,4],[47,26]],[[47,14],[47,19]],["circular_queue"],["variable","reg"]],["count_head",[[49,4],[49,24]],[[49,14],[49,24]],["circular_queue"],["variable","reg"]],["index_head",[[50,4],[50,24]],[[50,14],[50,24]],["circular_queue"],["variable","reg"]],["count_tail",[[52,4],[52,24]],[[52,14],[52,24]],["circular_queue"],["variable","reg"]],["i",[[108,4],[108,13]],[[108,12],[108,13]],["circular_queue"],["variable","integer"]],["j",[[108,4],[108,15]],[[108,14],[108,15]],["circular_queue"],["variable","i"]],["crc_finished",[[129,4],[129,20]],[[129,8],[129,20]],["circular_queue"],["variable","reg"]]]]]]],null,0]],["/mnt/d/others/projects/jichuang/CRC/CRC.srcs/sources_1/new/crc_new.v",[[[[[["crc_new",[[0,0],[21,2]],[[0,7],[0,14]],[],["module"]],[270,0]],[[["clk",[[2,4],[2,17]],[[2,14],[2,17]],["crc_new"],["port","input"]],["rst_n",[[3,4],[3,19]],[[3,14],[3,19]],["crc_new"],["port","input"]],["data_in",[[4,4],[4,32]],[[4,25],[4,32]],["crc_new"],["port","input"]],["wr_sop",[[5,4],[5,31]],[[5,25],[5,31]],["crc_new"],["port","input"]],["wr_eop",[[6,4],[6,31]],[[6,25],[6,31]],["crc_new"],["port","input"]],["wr_vld",[[7,4],[7,31]],[[7,25],[7,31]],["crc_new"],["port","input"]],["write_arbition",[[8,4],[8,39]],[[8,25],[8,39]],["crc_new"],["port","input"]],["memory_pick",[[9,4],[9,36]],[[9,25],[9,36]],["crc_new"],["port","input"]],["address_ready",[[10,4],[10,38]],[[10,25],[10,38]],["crc_new"],["port","input"]],["data_true",[[12,4],[12,33]],[[12,24],[12,33]],["crc_new"],["port","reg"]],["write_ready",[[13,4],[13,29]],[[13,18],[13,29]],["crc_new"],["port","reg"]],["data_size",[[14,4],[14,34]],[[14,25],[14,34]],["crc_new"],["port","reg"]],["dest_port",[[15,4],[15,34]],[[15,25],[15,34]],["crc_new"],["port","reg"]],["data_wait_time",[[16,4],[16,39]],[[16,25],[16,39]],["crc_new"],["port","reg"]],["data_priority",[[17,4],[17,38]],[[17,25],[17,38]],["crc_new"],["port","reg"]],["write_enable",[[18,4],[18,37]],[[18,25],[18,37]],["crc_new"],["port","reg"]],["crc_true",[[19,4],[19,33]],[[19,25],[19,33]],["crc_new"],["port","reg"]],["crc_finish",[[20,4],[20,35]],[[20,25],[20,35]],["crc_new"],["port","reg"]],["data_size_cnt",[[23,0],[23,27]],[[23,14],[23,27]],["crc_new"],["variable","reg"]],["wr_eop_reg",[[24,0],[24,24]],[[24,14],[24,24]],["crc_new"],["variable","reg"]],["data_out_cnt",[[25,0],[25,33]],[[25,14],[25,26]],["crc_new"],["variable","reg"]],["data_real",[[26,0],[26,23]],[[26,14],[26,23]],["crc_new"],["variable","reg"]],["crc_in",[[27,0],[27,20]],[[27,14],[27,20]],["crc_new"],["variable","reg"]],["crc_out",[[28,0],[28,21]],[[28,14],[28,21]],["crc_new"],["variable","reg"]],["crc_reg",[[29,0],[29,21]],[[29,14],[29,21]],["crc_new"],["variable","reg"]],["crc_table",[[30,0],[30,31]],[[30,14],[30,23]],["crc_new"],["variable","reg"]],["data_in_reg",[[31,0],[31,33]],[[31,14],[31,25]],["crc_new"],["variable","reg"]],["write_en",[[32,0],[32,22]],[[32,14],[32,22]],["crc_new"],["variable","reg"]],["history_memory_pick",[[33,0],[33,33]],[[33,14],[33,33]],["crc_new"],["variable","reg"]],["write_finish",[[34,0],[34,26]],[[34,14],[34,26]],["crc_new"],["variable","reg"]],["wr_idx",[[35,0],[35,24]],[[35,14],[35,20]],["crc_new"],["variable","reg"]],["rd_idx",[[36,0],[36,24]],[[36,14],[36,20]],["crc_new"],["variable","reg"]],["work_state",[[37,0],[37,32]],[[37,14],[37,24]],["crc_new"],["variable","reg"]],["dest_port_reg",[[38,0],[38,27]],[[38,14],[38,27]],["crc_new"],["variable","reg"]],["data_priority_reg",[[39,0],[39,31]],[[39,14],[39,31]],["crc_new"],["variable","reg"]],["i",[[43,0],[43,9]],[[43,8],[43,9]],["crc_new"],["variable","integer"]],["j",[[43,0],[43,11]],[[43,10],[43,11]],["crc_new"],["variable","i"]]]]]]],null,0]],["/mnt/d/others/projects/jichuang/CRC/CRC.srcs/sources_1/new/CRC_top.v",[[[[[["CRC_top",[[2,0],[25,2]],[[2,7],[2,14]],[],["module"]],[91,9]],[[["clk",[[4,4],[4,17]],[[4,14],[4,17]],["CRC_top"],["port","input"]],["rst_n",[[5,4],[5,19]],[[5,14],[5,19]],["CRC_top"],["port","input"]],["write_data",[[6,4],[6,35]],[[6,25],[6,35]],["CRC_top"],["port","input"]],["write_en_fifo",[[7,4],[7,38]],[[7,25],[7,38]],["CRC_top"],["port","input"]],["read_en_fifo",[[8,4],[8,37]],[[8,25],[8,37]],["CRC_top"],["port","input"]],["wr_sop",[[10,4],[10,31]],[[10,25],[10,31]],["CRC_top"],["port","input"]],["wr_eop",[[11,4],[11,31]],[[11,25],[11,31]],["CRC_top"],["port","input"]],["wr_vld",[[12,4],[12,31]],[[12,25],[12,31]],["CRC_top"],["port","input"]],["write_arbition",[[13,4],[13,39]],[[13,25],[13,39]],["CRC_top"],["port","input"]],["memory_pick",[[14,4],[14,36]],[[14,25],[14,36]],["CRC_top"],["port","input"]],["address_ready",[[15,4],[15,38]],[[15,25],[15,38]],["CRC_top"],["port","input"]],["data_true",[[17,4],[17,33]],[[17,24],[17,33]],["CRC_top"],["port","wire"]],["write_ready",[[18,4],[18,29]],[[18,18],[18,29]],["CRC_top"],["port","wire"]],["data_size",[[19,4],[19,34]],[[19,25],[19,34]],["CRC_top"],["port","wire"]],["dest_port",[[20,4],[20,34]],[[20,25],[20,34]],["CRC_top"],["port","wire"]],["data_wait_time",[[21,4],[21,39]],[[21,25],[21,39]],["CRC_top"],["port","wire"]],["data_priority",[[22,4],[22,38]],[[22,25],[22,38]],["CRC_top"],["port","wire"]],["write_en_reg",[[23,4],[23,37]],[[23,25],[23,37]],["CRC_top"],["port","wire"]],["read_data",[[27,0],[27,30]],[[27,21],[27,30]],["CRC_top"],["variable","wire"]],["full",[[28,0],[28,25]],[[28,21],[28,25]],["CRC_top"],["variable","wire"]],["empty",[[29,0],[29,26]],[[29,21],[29,26]],["CRC_top"],["variable","wire"]],["room_avail",[[30,0],[30,31]],[[30,21],[30,31]],["CRC_top"],["variable","wire"]],["data_avail",[[31,0],[31,31]],[[31,21],[31,31]],["CRC_top"],["variable","wire"]],["crc_true",[[32,0],[32,14]],[[32,6],[32,14]],["CRC_top"],["variable","wire"]],["fifo_inst",[[35,0],[62,1]],[[44,0],[44,9]],["CRC_top"],["instance","circular_queue"]],["crc_new_inst",[[65,0],[86,1]],[[65,8],[65,20]],["CRC_top"],["instance","crc_new"]]]]]]],null,0]],["/mnt/d/others/projects/jichuang/CRC/CRC.srcs/sources_1/new/crc.v",[[[[[["crc",[[0,0],[19,2]],[[0,7],[0,10]],[],["module"]],[269,0]],[[["clk",[[2,1],[2,14]],[[2,11],[2,14]],["crc"],["port","input"]],["rst_n",[[3,1],[3,16]],[[3,11],[3,16]],["crc"],["port","input"]],["data_in",[[4,1],[4,29]],[[4,22],[4,29]],["crc"],["port","input"]],["wr_sop",[[5,4],[5,31]],[[5,25],[5,31]],["crc"],["port","input"]],["wr_eop",[[6,4],[6,31]],[[6,25],[6,31]],["crc"],["port","input"]],["wr_vld",[[7,4],[7,31]],[[7,25],[7,31]],["crc"],["port","input"]],["write_arbition",[[8,4],[8,39]],[[8,25],[8,39]],["crc"],["port","input"]],["memory_pick",[[9,4],[9,36]],[[9,25],[9,36]],["crc"],["port","input"]],["address_ready",[[10,4],[10,38]],[[10,25],[10,38]],["crc"],["port","input"]],["data_true",[[12,1],[12,30]],[[12,21],[12,30]],["crc"],["port","reg"]],["write_ready",[[13,1],[13,26]],[[13,15],[13,26]],["crc"],["port","reg"]],["data_size",[[14,4],[14,34]],[[14,25],[14,34]],["crc"],["port","reg"]],["dest_port",[[15,4],[15,34]],[[15,25],[15,34]],["crc"],["port","reg"]],["data_wait_time",[[16,4],[16,39]],[[16,25],[16,39]],["crc"],["port","reg"]],["data_priority",[[17,4],[17,38]],[[17,25],[17,38]],["crc"],["port","reg"]],["write_enable",[[18,4],[18,37]],[[18,25],[18,37]],["crc"],["port","reg"]],["data_size_cnt",[[21,0],[21,27]],[[21,14],[21,27]],["crc"],["variable","reg"]],["wr_eop_reg",[[22,0],[22,24]],[[22,14],[22,24]],["crc"],["variable","reg"]],["data_out_cnt",[[23,0],[23,33]],[[23,14],[23,26]],["crc"],["variable","reg"]],["data_real",[[24,0],[24,23]],[[24,14],[24,23]],["crc"],["variable","reg"]],["crc_finish",[[25,0],[25,24]],[[25,14],[25,24]],["crc"],["variable","reg"]],["crc_true",[[26,0],[26,16]],[[26,8],[26,16]],["crc"],["variable","reg"]],["crc_in",[[27,0],[27,20]],[[27,14],[27,20]],["crc"],["variable","reg"]],["crc_out",[[28,0],[28,21]],[[28,14],[28,21]],["crc"],["variable","reg"]],["crc_reg",[[29,0],[29,21]],[[29,14],[29,21]],["crc"],["variable","reg"]],["crc_table",[[30,0],[30,31]],[[30,14],[30,23]],["crc"],["variable","reg"]],["data_in_reg",[[31,0],[31,33]],[[31,14],[31,25]],["crc"],["variable","reg"]],["write_en",[[32,0],[32,22]],[[32,14],[32,22]],["crc"],["variable","reg"]],["history_memory_pick",[[33,0],[33,33]],[[33,14],[33,33]],["crc"],["variable","reg"]],["write_finish",[[34,0],[34,26]],[[34,14],[34,26]],["crc"],["variable","reg"]],["wr_idx",[[35,0],[35,24]],[[35,14],[35,20]],["crc"],["variable","reg"]],["rd_idx",[[36,0],[36,24]],[[36,14],[36,20]],["crc"],["variable","reg"]],["work_state",[[37,0],[37,32]],[[37,14],[37,24]],["crc"],["variable","reg"]],["dest_port_reg",[[38,0],[38,27]],[[38,14],[38,27]],["crc"],["variable","reg"]],["data_priority_reg",[[39,0],[39,31]],[[39,14],[39,31]],["crc"],["variable","reg"]],["i",[[43,0],[43,9]],[[43,8],[43,9]],["crc"],["variable","integer"]],["j",[[43,0],[43,11]],[[43,10],[43,11]],["crc"],["variable","i"]]]]]]],null,0]],["/mnt/d/others/projects/jichuang/CRC/CRC.srcs/sources_1/new/crc16.v",[[[[[["crc16",[[2,0],[12,2]],[[2,7],[2,12]],[],["module"]],[50,9]],[[["clk",[[4,4],[4,30]],[[4,27],[4,30]],["crc16"],["port","wire"]],["rst_n",[[5,4],[5,32]],[[5,27],[5,32]],["crc16"],["port","wire"]],["data_in",[[6,4],[6,34]],[[6,27],[6,34]],["crc16"],["port","wire"]],["wr_vld",[[7,4],[7,33]],[[7,27],[7,33]],["crc16"],["port","wire"]],["wr_eop",[[8,4],[8,33]],[[8,27],[8,33]],["crc16"],["port","wire"]],["crc_out",[[10,4],[10,34]],[[10,27],[10,34]],["crc16"],["port","reg"]],["crc_finish",[[11,4],[11,37]],[[11,27],[11,37]],["crc16"],["port","reg"]],["crc_reg",[[14,0],[14,18]],[[14,11],[14,18]],["crc16"],["variable","reg"]],["crc_table",[[15,0],[15,28]],[[15,11],[15,20]],["crc16"],["variable","reg"]]]]]]],null,0]],["/mnt/d/others/projects/jichuang/CRC/CRC.srcs/sources_1/new/sram.v",[[[[[["sram",[[2,0],[19,2]],[[2,7],[2,11]],[],["module"]],[39,9]],[[["PTR",[[4,4],[4,29]],[[4,14],[4,17]],["sram"],["parameter-port","parameter"]],["FIFO_WIDTH",[[5,4],[5,30]],[[5,14],[5,24]],["sram"],["parameter-port","parameter"]],["A_MAX",[[6,4],[6,33]],[[6,14],[6,19]],["sram"],["parameter-port","parameter"]],["wrclk",[[10,4],[10,36]],[[10,31],[10,36]],["sram"],["port","input"]],["wrptr",[[11,4],[11,32]],[[11,27],[11,32]],["sram"],["port","input"]],["wrdata",[[12,4],[12,39]],[[12,33],[12,39]],["sram"],["port","input"]],["wren",[[13,4],[13,35]],[[13,31],[13,35]],["sram"],["port","input"]],["rdclk",[[15,4],[15,32]],[[15,27],[15,32]],["sram"],["port","input"]],["rdptr",[[16,4],[16,32]],[[16,27],[16,32]],["sram"],["port","input"]],["rden",[[17,4],[17,35]],[[17,31],[17,35]],["sram"],["port","input"]],["rddata",[[18,4],[18,42]],[[18,36],[18,42]],["sram"],["port","reg"]],["memory",[[21,4],[21,44]],[[21,27],[21,33]],["sram"],["variable","reg"]]]]]]],null,0]],["/mnt/d/others/projects/jichuang/CRC/CRC.srcs/sources_1/new/synch_fifo.v",[[[[[["synch_fifo",[[16,0],[39,2]],[[16,7],[16,17]],[],["module"]],[159,0]],[[["FIFO_PTR",[[21,4],[21,40]],[[21,14],[21,22]],["synch_fifo"],["parameter-port","parameter"]],["FIFO_WIDTH",[[22,4],[22,40]],[[22,14],[22,24]],["synch_fifo"],["parameter-port","parameter"]],["FIFO_DEPTH",[[23,4],[23,42]],[[23,14],[23,24]],["synch_fifo"],["parameter-port","parameter"]],["clk",[[29,4],[29,39]],[[29,36],[29,39]],["synch_fifo"],["port","input"]],["rst_n",[[30,4],[30,41]],[[30,36],[30,41]],["synch_fifo"],["port","input"]],["write_en_fifo",[[31,4],[31,49]],[[31,36],[31,49]],["synch_fifo"],["port","input"]],["write_data",[[32,4],[32,46]],[[32,36],[32,46]],["synch_fifo"],["port","input"]],["read_en_fifo",[[33,4],[33,48]],[[33,36],[33,48]],["synch_fifo"],["port","input"]],["read_data",[[34,4],[34,45]],[[34,36],[34,45]],["synch_fifo"],["port","output"]],["full",[[35,4],[35,40]],[[35,36],[35,40]],["synch_fifo"],["port","reg"]],["empty",[[36,4],[36,41]],[[36,36],[36,41]],["synch_fifo"],["port","reg"]],["room_avail",[[37,4],[37,46]],[[37,36],[37,46]],["synch_fifo"],["port","reg"]],["data_avail",[[38,4],[38,46]],[[38,36],[38,46]],["synch_fifo"],["port","output"]],["FIFO_DEPTH_MINUS1",[[44,4],[44,53]],[[44,15],[44,32]],["synch_fifo"],["localparam"]],["wr_ptr",[[49,4],[49,42]],[[49,36],[49,42]],["synch_fifo"],["variable","reg"]],["wr_ptr_nxt",[[50,4],[50,46]],[[50,36],[50,46]],["synch_fifo"],["variable","reg"]],["rd_ptr",[[52,4],[52,42]],[[52,36],[52,42]],["synch_fifo"],["variable","reg"]],["rd_ptr_nxt",[[53,4],[53,46]],[[53,36],[53,46]],["synch_fifo"],["variable","reg"]],["num_entries",[[55,4],[55,47]],[[55,36],[55,47]],["synch_fifo"],["variable","reg"]],["num_entries_nxt",[[56,4],[56,51]],[[56,36],[56,51]],["synch_fifo"],["variable","reg"]],["full_nxt",[[58,4],[58,44]],[[58,36],[58,44]],["synch_fifo"],["variable","wire"]],["empty_nxt",[[59,4],[59,45]],[[59,36],[59,45]],["synch_fifo"],["variable","wire"]],["room_avail_nxt",[[61,4],[61,50]],[[61,36],[61,50]],["synch_fifo"],["variable","wire"]]]]]]],null,0]]]}