read -sv run_verilog_mid/adder_32b_12_77_0d2d1e1ad8aeca4c1281c174513ad242.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_12_77_0d2d1e1ad8aeca4c1281c174513ad242_yosys.v
