Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/nitish/Desktop/fifo own/file_reading_and_writing/example_file_io_tb_isim_beh.exe -prj /home/nitish/Desktop/fifo own/file_reading_and_writing/example_file_io_tb_beh.prj work.example_file_io_tb 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/home/nitish/Desktop/fifo own/file_reading_and_writing/file_reading_and_writing.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 97980 KB
Fuse CPU Usage: 1340 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package textio
Compiling package std_logic_textio
Compiling architecture behave of entity example_file_io_tb
Time Resolution for simulation is 1ps.
Compiled 6 VHDL Units
Built simulation executable /home/nitish/Desktop/fifo own/file_reading_and_writing/example_file_io_tb_isim_beh.exe
Fuse Memory Usage: 674312 KB
Fuse CPU Usage: 1440 ms
GCC CPU Usage: 200 ms
