$date
	Sat Oct 22 23:53:27 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#266525
b1101 !
1"
#266526
b1101 &
b1101 %
1$
#266527
0"
#266530
b101000 &
b101000 %
#266534
b10100 &
b10100 %
#266538
b1010 &
b1010 %
#266542
b101 &
b101 %
#266546
b10000 &
b10000 %
#266550
b1000 &
b1000 %
#266554
b100 &
b100 %
#266558
b10 &
b10 %
#266562
b1 &
b1 %
1#
#266566
b0 &
0#
b0 %
0$
#1247866
b10 &
b10 %
1$
b10 !
1"
#1247867
0"
#1247870
b1 &
1#
b1 %
#1247874
b0 &
b0 %
0#
0$
#2270369
b10101 !
1"
#2270370
b10101 &
b10101 %
1$
#2270371
0"
#2270374
b1000000 &
b1000000 %
#2270378
b100000 &
b100000 %
#2270382
b10000 &
b10000 %
#2270386
b1000 &
b1000 %
#2270390
b100 &
b100 %
#2270394
b10 &
b10 %
#2270398
b1 &
1#
b1 %
#2270402
b0 &
b0 %
0#
0$
#4500012
