
---------- Begin Simulation Statistics ----------
final_tick                               1834994876625                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 721656                       # Simulator instruction rate (inst/s)
host_mem_usage                               10795784                       # Number of bytes of host memory used
host_op_rate                                  1127792                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1424.21                       # Real time elapsed on the host
host_tick_rate                             1288431203                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1027788100                       # Number of instructions simulated
sim_ops                                    1606211168                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.834995                       # Number of seconds simulated
sim_ticks                                1834994876625                       # Number of ticks simulated
system.cpu0.Branches                          2780018                       # Number of branches fetched
system.cpu0.committedInsts                   27788099                       # Number of instructions committed
system.cpu0.committedOps                     52797721                       # Number of ops (including micro ops) committed
system.cpu0.dtb.rdAccesses                   11113063                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         5446                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    5557395                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                            8                       # TLB misses on write requests
system.cpu0.idle_fraction                    0.963128                       # Percentage of idle cycles
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                   38902351                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                           46                       # TLB misses on write requests
system.cpu0.not_idle_fraction                0.036872                       # Percentage of non-idle cycles
system.cpu0.numCycles                       203181556                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles              7491657.965773                       # Number of busy cycles
system.cpu0.num_cc_register_reads            13899961                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes           16672913                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts      2779471                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                  1214                       # Number of float alu accesses
system.cpu0.num_fp_insts                         1214                       # number of float instructions
system.cpu0.num_fp_register_reads                1401                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                679                       # number of times the floating registers were written
system.cpu0.num_func_calls                        384                       # number of times a function call or return occured
system.cpu0.num_idle_cycles              195689898.034227                       # Number of idle cycles
system.cpu0.num_int_alu_accesses             52796880                       # Number of integer alu accesses
system.cpu0.num_int_insts                    52796880                       # number of integer instructions
system.cpu0.num_int_register_reads          105592520                       # number of times the integer registers were read
system.cpu0.num_int_register_writes          44459432                       # number of times the integer registers were written
system.cpu0.num_load_insts                   11113060                       # Number of load instructions
system.cpu0.num_mem_refs                     16670454                       # number of memory refs
system.cpu0.num_store_insts                   5557394                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                  336      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                 36126368     68.42%     68.42% # Class of executed instruction
system.cpu0.op_class::IntMult                       5      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::IntDiv                       28      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatAdd                    144      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAlu                     104      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdCvt                      54      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdMisc                    228      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::MemRead                11113000     21.05%     89.47% # Class of executed instruction
system.cpu0.op_class::MemWrite                5556913     10.52%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                 60      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite               481      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                  52797721                       # Class of executed instruction
system.cpu0.workload.numSyscalls                   12                       # Number of system calls
system.cpu1.Branches                        105943926                       # Number of branches fetched
system.cpu1.committedInsts                 1000000001                       # Number of instructions committed
system.cpu1.committedOps                   1553413447                       # Number of ops (including micro ops) committed
system.cpu1.dtb.rdAccesses                  298173263                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                         7447                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                  134478866                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                         2115                       # TLB misses on write requests
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                 1346437696                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          188                       # TLB misses on write requests
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                      5510495125                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                5510495125                       # Number of busy cycles
system.cpu1.num_cc_register_reads           810731249                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes          826147910                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts     63413623                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses              63978436                       # Number of float alu accesses
system.cpu1.num_fp_insts                     63978436                       # number of float instructions
system.cpu1.num_fp_register_reads            68263228                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes           54957000                       # number of times the floating registers were written
system.cpu1.num_func_calls                   40092444                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses           1494887904                       # Number of integer alu accesses
system.cpu1.num_int_insts                  1494887904                       # number of integer instructions
system.cpu1.num_int_register_reads         3379609145                       # number of times the integer registers were read
system.cpu1.num_int_register_writes        1238607035                       # number of times the integer registers were written
system.cpu1.num_load_insts                  298159878                       # Number of load instructions
system.cpu1.num_mem_refs                    432636844                       # number of memory refs
system.cpu1.num_store_insts                 134476966                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass             20529387      1.32%      1.32% # Class of executed instruction
system.cpu1.op_class::IntAlu               1049156898     67.54%     68.86% # Class of executed instruction
system.cpu1.op_class::IntMult                  268761      0.02%     68.88% # Class of executed instruction
system.cpu1.op_class::IntDiv                   237032      0.02%     68.89% # Class of executed instruction
system.cpu1.op_class::FloatAdd               16790476      1.08%     69.97% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     69.97% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     69.97% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     69.97% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     69.97% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     69.97% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     69.97% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     69.97% # Class of executed instruction
system.cpu1.op_class::SimdAdd                   20512      0.00%     69.98% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     69.98% # Class of executed instruction
system.cpu1.op_class::SimdAlu                   62606      0.00%     69.98% # Class of executed instruction
system.cpu1.op_class::SimdCmp                      18      0.00%     69.98% # Class of executed instruction
system.cpu1.op_class::SimdCvt                   11198      0.00%     69.98% # Class of executed instruction
system.cpu1.op_class::SimdMisc               33600414      2.16%     72.14% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     72.14% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     72.14% # Class of executed instruction
system.cpu1.op_class::SimdShift                 28404      0.00%     72.14% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     72.14% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     72.14% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     72.14% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd              11959      0.00%     72.15% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     72.15% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     72.15% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt              47328      0.00%     72.15% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                192      0.00%     72.15% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     72.15% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult             11418      0.00%     72.15% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     72.15% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     72.15% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     72.15% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     72.15% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     72.15% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     72.15% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     72.15% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     72.15% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     72.15% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     72.15% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     72.15% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     72.15% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     72.15% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     72.15% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     72.15% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     72.15% # Class of executed instruction
system.cpu1.op_class::MemRead               297979081     19.18%     91.33% # Class of executed instruction
system.cpu1.op_class::MemWrite              125484173      8.08%     99.41% # Class of executed instruction
system.cpu1.op_class::FloatMemRead             180797      0.01%     99.42% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite           8992793      0.58%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                1553413447                       # Class of executed instruction
system.cpu1.workload.numSyscalls                   19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       190074                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        642504                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     59466225                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          498                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    118933409                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            498                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1834994876625                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             351898                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        25721                       # Transaction distribution
system.membus.trans_dist::CleanEvict           164353                       # Transaction distribution
system.membus.trans_dist::ReadExReq            100532                       # Transaction distribution
system.membus.trans_dist::ReadExResp           100532                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        351898                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1094934                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1094934                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1094934                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     30601664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     30601664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                30601664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            452430                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  452430    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              452430                       # Request fanout histogram
system.membus.reqLayer4.occupancy          1082217091                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2419005519                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::ON   1834994876625                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1834994876625                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     38901902                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        38901902                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     38901902                       # number of overall hits
system.cpu0.icache.overall_hits::total       38901902                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst          449                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           449                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst          449                       # number of overall misses
system.cpu0.icache.overall_misses::total          449                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst     37874421                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     37874421                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst     37874421                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     37874421                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     38902351                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     38902351                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     38902351                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     38902351                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000012                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000012                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 84352.830735                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 84352.830735                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 84352.830735                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 84352.830735                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks           18                       # number of writebacks
system.cpu0.icache.writebacks::total               18                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst          449                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          449                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst          449                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          449                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst     37575387                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     37575387                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst     37575387                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     37575387                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000012                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000012                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000012                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000012                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 83686.830735                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 83686.830735                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 83686.830735                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 83686.830735                       # average overall mshr miss latency
system.cpu0.icache.replacements                    18                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     38901902                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       38901902                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst          449                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          449                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst     37874421                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     37874421                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     38902351                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     38902351                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 84352.830735                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 84352.830735                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst          449                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          449                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst     37575387                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     37575387                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 83686.830735                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 83686.830735                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1834994876625                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          427.934283                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           38902351                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              449                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         86642.207127                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            84249                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   427.934283                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.835809                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.835809                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          431                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          431                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.841797                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        311219257                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       311219257                       # Number of data accesses
system.cpu0.icache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu0.icache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu0.icache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1834994876625                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1834994876625                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1834994876625                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu0.itb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu0.itb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 1834994876625                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1834994876625                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1834994876625                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu0.dtb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu0.dtb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1834994876625                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     16322542                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16322542                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     16322542                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16322542                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       347916                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        347916                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       347916                       # number of overall misses
system.cpu0.dcache.overall_misses::total       347916                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  30842127999                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  30842127999                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  30842127999                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  30842127999                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     16670458                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16670458                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     16670458                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16670458                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.020870                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.020870                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.020870                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.020870                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 88648.202437                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 88648.202437                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 88648.202437                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 88648.202437                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks          523                       # number of writebacks
system.cpu0.dcache.writebacks::total              523                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       347916                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       347916                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       347916                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       347916                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  30610415943                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  30610415943                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  30610415943                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  30610415943                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.020870                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.020870                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.020870                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.020870                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 87982.202437                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 87982.202437                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 87982.202437                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 87982.202437                       # average overall mshr miss latency
system.cpu0.dcache.replacements                347908                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     10765403                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10765403                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       347660                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       347660                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data  30830096709                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  30830096709                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     11113063                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11113063                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.031284                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031284                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 88678.872200                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 88678.872200                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       347660                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       347660                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  30598555149                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  30598555149                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.031284                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.031284                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 88012.872200                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 88012.872200                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      5557139                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       5557139                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data          256                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          256                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data     12031290                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     12031290                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5557395                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      5557395                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.000046                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000046                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 46997.226562                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 46997.226562                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data          256                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          256                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data     11860794                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     11860794                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.000046                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000046                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 46331.226562                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 46331.226562                       # average WriteReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1834994876625                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse            7.999997                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           16670458                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           347916                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            47.915181                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           167166                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     7.999997                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     1.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        133711580                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       133711580                       # Number of data accesses
system.cpu0.dcache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu0.dcache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu0.dcache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu1.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu1.pwrStateResidencyTicks::ON   1834994876625                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1834994876625                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst   1346433652                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      1346433652                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst   1346433652                       # number of overall hits
system.cpu1.icache.overall_hits::total     1346433652                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         4044                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          4044                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         4044                       # number of overall misses
system.cpu1.icache.overall_misses::total         4044                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    225410031                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    225410031                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    225410031                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    225410031                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst   1346437696                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   1346437696                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst   1346437696                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   1346437696                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000003                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000003                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 55739.374629                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 55739.374629                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 55739.374629                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 55739.374629                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         3532                       # number of writebacks
system.cpu1.icache.writebacks::total             3532                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         4044                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         4044                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         4044                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         4044                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    222716727                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    222716727                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    222716727                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    222716727                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 55073.374629                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 55073.374629                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 55073.374629                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 55073.374629                       # average overall mshr miss latency
system.cpu1.icache.replacements                  3532                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst   1346433652                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     1346433652                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         4044                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         4044                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    225410031                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    225410031                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst   1346437696                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   1346437696                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 55739.374629                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 55739.374629                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         4044                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         4044                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    222716727                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    222716727                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 55073.374629                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 55073.374629                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1834994876625                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          510.090700                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         1346437696                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             4044                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         332947.006924                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            89244                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   510.090700                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.996271                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.996271                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          501                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses      10771505612                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses     10771505612                       # Number of data accesses
system.cpu1.icache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu1.icache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu1.icache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1834994876625                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1834994876625                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1834994876625                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu1.itb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu1.itb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 1834994876625                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1834994876625                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1834994876625                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu1.dtb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu1.dtb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1834994876625                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    373537354                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       373537354                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    373537354                       # number of overall hits
system.cpu1.dcache.overall_hits::total      373537354                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     59114775                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      59114775                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     59114775                       # number of overall misses
system.cpu1.dcache.overall_misses::total     59114775                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 689281159869                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 689281159869                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 689281159869                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 689281159869                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    432652129                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    432652129                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    432652129                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    432652129                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.136634                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.136634                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.136634                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.136634                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 11660.048776                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 11660.048776                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 11660.048776                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 11660.048776                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     43201193                       # number of writebacks
system.cpu1.dcache.writebacks::total         43201193                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     59114775                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     59114775                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     59114775                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     59114775                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 649910719719                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 649910719719                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 649910719719                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 649910719719                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.136634                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.136634                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.136634                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.136634                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 10994.048776                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 10994.048776                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 10994.048776                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 10994.048776                       # average overall mshr miss latency
system.cpu1.dcache.replacements              59114767                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    251180914                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      251180914                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     46992349                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     46992349                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 533031482286                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 533031482286                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    298173263                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    298173263                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.157601                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.157601                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 11342.941854                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 11342.941854                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     46992349                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     46992349                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 501734577852                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 501734577852                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.157601                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.157601                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 10676.941854                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 10676.941854                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data    122356440                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     122356440                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data     12122426                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total     12122426                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 156249677583                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 156249677583                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data    134478866                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    134478866                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.090144                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.090144                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 12889.307601                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 12889.307601                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data     12122426                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total     12122426                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 148176141867                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 148176141867                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.090144                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.090144                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 12223.307601                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 12223.307601                       # average WriteReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1834994876625                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse            7.999997                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          432652129                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         59114775                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             7.318849                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           172161                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     7.999997                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     1.000000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       3520331807                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      3520331807                       # Number of data accesses
system.cpu1.dcache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu1.dcache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu1.dcache.tags.repl_valid_data             0                       # Number of global replacements
system.l2.pwrStateResidencyTicks::UNDEFINED 1834994876625                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.data                 460                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1610                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data            59012684                       # number of demand (read+write) hits
system.l2.demand_hits::total                 59014754                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.data                460                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1610                       # number of overall hits
system.l2.overall_hits::.cpu1.data           59012684                       # number of overall hits
system.l2.overall_hits::total                59014754                       # number of overall hits
system.l2.demand_misses::.cpu0.inst               449                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            347456                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2434                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            102091                       # number of demand (read+write) misses
system.l2.demand_misses::total                 452430                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst              449                       # number of overall misses
system.l2.overall_misses::.cpu0.data           347456                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2434                       # number of overall misses
system.l2.overall_misses::.cpu1.data           102091                       # number of overall misses
system.l2.overall_misses::total                452430                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst     37119843                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  30253117932                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    203064732                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   8615034675                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      39108337182                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst     37119843                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  30253117932                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    203064732                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   8615034675                       # number of overall miss cycles
system.l2.overall_miss_latency::total     39108337182                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst             449                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          347916                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            4044                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        59114775                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             59467184                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst            449                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         347916                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           4044                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       59114775                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            59467184                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst              1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.998678                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.601879                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.001727                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.007608                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst             1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.998678                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.601879                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.001727                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.007608                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82672.256125                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 87070.356914                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 83428.402629                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 84385.838859                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86440.636523                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82672.256125                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 87070.356914                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 83428.402629                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 84385.838859                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86440.636523                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               25721                       # number of writebacks
system.l2.writebacks::total                     25721                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst          449                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       347456                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2434                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       102091                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            452430                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst          449                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       347456                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2434                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       102091                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           452430                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst     34054379                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  27881559791                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    186450174                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   7918174311                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  36020238655                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst     34054379                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  27881559791                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    186450174                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   7918174311                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  36020238655                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.998678                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.601879                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.001727                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.007608                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.998678                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.601879                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.001727                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.007608                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75844.942094                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 80244.864935                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 76602.372227                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 77559.964257                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79615.053500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75844.942094                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 80244.864935                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 76602.372227                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 77559.964257                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79615.053500                       # average overall mshr miss latency
system.l2.replacements                         190569                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     43201716                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         43201716                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     43201716                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     43201716                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         3550                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3550                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         3550                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3550                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            3                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             3                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data              139                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data         12022011                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total              12022150                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data            117                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         100415                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              100532                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data     10219437                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   8471824029                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    8482043466                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data          256                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data     12122426                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          12122682                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.457031                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.008283                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.008293                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 87345.615385                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 84368.112623                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84371.577866                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data          117                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       100415                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         100532                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data      9419220                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   7786405011                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7795824231                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.457031                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.008283                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.008293                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 80506.153846                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 77542.249773                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77545.699190                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu1.inst          1610                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1610                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst          449                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2434                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2883                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst     37119843                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    203064732                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    240184575                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst          449                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         4044                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           4493                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.601879                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.641665                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82672.256125                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 83428.402629                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83310.639958                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst          449                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2434                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2883                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst     34054379                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    186450174                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    220504553                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.601879                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.641665                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75844.942094                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 76602.372227                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76484.409643                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data          321                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data     46990673                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          46990994                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       347339                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         1676                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          349015                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  30242898495                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    143210646                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  30386109141                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       347660                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     46992349                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      47340009                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.999077                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.000036                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.007373                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 87070.264194                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 85447.879475                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87062.473364                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       347339                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         1676                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       349015                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  27872140571                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    131769300                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  28003909871                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.999077                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.000036                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.007373                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 80244.776921                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 78621.300716                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80236.980849                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1834994876625                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 259380.756245                       # Cycle average of tags in use
system.l2.tags.total_refs                   118933406                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    452713                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    262.712593                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      21.000269                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst      298.208283                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data    229044.468595                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst      614.086246                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data    29402.992851                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000046                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000650                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.499277                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.001339                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.064093                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.565405                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024        262144                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4       262127                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.571429                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                3330588165                       # Number of tag accesses
system.l2.tags.data_accesses               3330588165                       # Number of data accesses
system.l2.tags.repl_invalid                    262144                       # Number of initial replacements
system.l2.tags.repl_valid_tag                       0                       # Number of local replacements
system.l2.tags.repl_valid_data                 190569                       # Number of global replacements
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1834994876625                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst         28736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      22237184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        155776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       6533824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           28955520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst        28736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       155776                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        184512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1646144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1646144                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst            449                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         347456                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2434                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         102091                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              452430                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        25721                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              25721                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst            15660                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         12118390                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst            84892                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data          3560677                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              15779619                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst        15660                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst        84892                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           100552                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         897084                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               897084                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         897084                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst           15660                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        12118390                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst           84892                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data         3560677                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             16676703                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     25721.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples       449.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    347456.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2434.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    101965.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000031652                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.411005883716                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1504                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1504                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1400976                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              24172                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      452430                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      25721                       # Number of write requests accepted
system.mem_ctrls.readBursts                    452430                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    25721                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    126                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             14136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             14156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             14166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             14125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             14164                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             14125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             14126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             14140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             14120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             14168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            14172                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            14137                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            14096                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            14113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            14129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            14138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::16            14155                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::17            14152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::18            14142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::19            14143                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::20            14147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::21            14122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::22            14095                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::23            14117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::24            14133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::25            14107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::26            14132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::27            14162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::28            14113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::29            14152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::30            14114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::31            14107                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               778                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               827                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               826                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               780                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               778                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               774                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               799                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               801                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               735                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               850                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              850                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              802                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              782                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              793                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              811                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              839                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::16              796                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::17              842                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::18              793                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::19              819                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::20              820                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::21              768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::22              774                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::23              768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::24              790                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::25              791                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::26              821                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::27              825                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::28              829                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::29              807                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::30              804                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::31              795                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      55.13                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   9762913894                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1507076928                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             17674615462                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     21584.85                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39076.85                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  0.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                452430                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                25721                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  437753                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   14551                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                   1504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       477971                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean            64                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    64.000000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-71       477971    100.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       477971                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1504                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     300.715426                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    112.401089                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   6767.599537                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191         1503     99.93%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::262144-270335            1      0.07%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1504                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1504                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.065824                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.036536                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.997163                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              701     46.61%     46.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      0.20%     46.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              800     53.19%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1504                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               28947456                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    8064                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1642688                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                28955520                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1646144                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        15.78                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.90                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     15.78                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.90                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.09                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.08                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1834976234286                       # Total gap between requests
system.mem_ctrls.avgGap                    3837650.10                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst        28736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     22237184                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       155776                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      6525760                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1642688                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 15659.989227246489                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 12118390.238178521395                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 84891.790153937545                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 3556282.408811109606                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 895200.319589611725                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst          449                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       347456                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2434                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       102091                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        25721                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     15856955                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  13779185407                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     87861171                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   3791711929                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 97271088758024                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     35316.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     39657.35                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     36097.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     37140.51                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 3781777098.79                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                     0.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         372589504.559915                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         657763779.203895                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        620151032.323196                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy       30294997.152000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     159287663496.636902                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     40956371033.964523                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     570667878703.883545                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       772592712552.225342                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        421.032627                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1742029024130                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  82489050000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  10476802495                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         372747001.535916                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         658041821.942290                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        620474694.806400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       30254893.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     159287663496.636902                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     40954593229.370964                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     570669106020.758179                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       772592881162.750977                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        421.032718                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 1742032152509                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  82489050000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10473674116                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1834994876625                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          47344502                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     43227437                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3550                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        16425807                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         12122682                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        12122682                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          4493                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     47340009                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          916                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1043740                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        11620                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    177344317                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             178400593                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        29888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     22300096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       484864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   6548221952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             6571036800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          190569                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1646144                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         59657753                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000008                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.002889                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               59657255    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    498      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           59657753                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        68379532353                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.7                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       59055660557                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           4039956                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         348718132                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            449215                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
