
                                 Formality (R)

               Version L-2016.03-SP1 for linux64 - Apr 13, 2016 

                    Copyright (c) 1988 - 2016 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.

  ** Highlights of Formality (R) Version L-2016.03 **
   - New alternate verification strategies for resolving inconclusive verifications
   - Automation for deploying alternate strategies
   - New command to export the mapping of reference to implementation registers
   - New capability to combine PG and low power information from db libraries with Verilog functional models

   * Please refer to the Formality Release Notes for details and additional enhancements

Build: 4031317
Hostname: IC (RHEL64)
Current time: Thu Aug 15 17:30:27 2024

Loading db file '/opt/Synopsys/Formality2016/libraries/syn/gtech.db'
########################### Variables #############################
set SSLIB "/home/IC/Final_project/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db"
/home/IC/Final_project/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
set TTLIB "/home/IC/Final_project/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db"
/home/IC/Final_project/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
set FFLIB "/home/IC/Final_project/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db"
/home/IC/Final_project/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
############################ Guidance #############################
# Synopsys setup variable
set synopsys_auto_setup true
true
# Formality Setup File
set_svf "/home/IC/Final_project/syn/FINAL_SYS.svf"
SVF set to '/home/IC/Final_project/syn/FINAL_SYS.svf'.
1
###################### Reference Container ########################
# Read Reference Design Verilog Files
read_verilog -container Ref "/home/IC/Final_project/rtl/*.v"
No target library specified, default is WORK
Initializing DesignWare ...
Initialization Complete
Loading verilog file '/home/IC/Final_project/rtl/ALU.v'
Loading verilog file '/home/IC/Final_project/rtl/CLK_DIV.v'
Loading verilog file '/home/IC/Final_project/rtl/Clock_Gating.v'
Loading verilog file '/home/IC/Final_project/rtl/Data_Sync.v'
Loading verilog file '/home/IC/Final_project/rtl/DIV_MUX.v'
Loading verilog file '/home/IC/Final_project/rtl/FINAL_SYS.v'
Loading verilog file '/home/IC/Final_project/rtl/Pulse_GEN.v'
Loading verilog file '/home/IC/Final_project/rtl/REG_File.v'
Loading verilog file '/home/IC/Final_project/rtl/RST_Sync.v'
Loading verilog file '/home/IC/Final_project/rtl/SYS_CTRL.v'
Loading verilog file '/home/IC/Final_project/rtl/TOP_UART.v'
Created container 'Ref'
Current container set to 'Ref'
1
read_verilog -container Ref "/home/IC/Final_project/rtl/ASYNC_FIFO/*.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Final_project/rtl/ASYNC_FIFO/DF_SYNC.v'
Loading verilog file '/home/IC/Final_project/rtl/ASYNC_FIFO/FIFO_Memory.v'
Loading verilog file '/home/IC/Final_project/rtl/ASYNC_FIFO/FIFO_Rptr.v'
Loading verilog file '/home/IC/Final_project/rtl/ASYNC_FIFO/FIFO_Wptr.v'
Loading verilog file '/home/IC/Final_project/rtl/ASYNC_FIFO/TOP_ASYNC_FIFO.v'
1
read_verilog -container Ref "/home/IC/Final_project/rtl/UART_RX/*.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Final_project/rtl/UART_RX/data_sampling.v'
Loading verilog file '/home/IC/Final_project/rtl/UART_RX/deserializer.v'
Loading verilog file '/home/IC/Final_project/rtl/UART_RX/edge_bit_counter.v'
Loading verilog file '/home/IC/Final_project/rtl/UART_RX/FSM.v'
Loading verilog file '/home/IC/Final_project/rtl/UART_RX/parity_check.v'
Loading verilog file '/home/IC/Final_project/rtl/UART_RX/Start_check.v'
Loading verilog file '/home/IC/Final_project/rtl/UART_RX/Stop_check.v'
Loading verilog file '/home/IC/Final_project/rtl/UART_RX/TOP_UART_RX.v'
1
read_verilog -container Ref "/home/IC/Final_project/rtl/UART_TX/*.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Final_project/rtl/UART_TX/MUX.v'
Loading verilog file '/home/IC/Final_project/rtl/UART_TX/parity_calc.v'
Loading verilog file '/home/IC/Final_project/rtl/UART_TX/serializer.v'
Loading verilog file '/home/IC/Final_project/rtl/UART_TX/TOP_UART_TX.v'
Loading verilog file '/home/IC/Final_project/rtl/UART_TX/TX_FSM.v'
1
# Read Reference technology libraries
read_db -container Ref [list $SSLIB $TTLIB $FFLIB]
Loading db file '/home/IC/Final_project/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/Final_project/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/Final_project/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
1
# set the top Reference Design 
set_reference_design FINAL_SYS
Reference design set to 'Ref:/WORK/FINAL_SYS'
1
set_top FINAL_SYS
Setting top design to 'Ref:/WORK/FINAL_SYS'
Status:   Elaborating design FINAL_SYS   ...  
Status:   Elaborating design RST_Sync  stages=2 ...  
Information: Created design named 'RST_Sync_stages2'. (FE-LINK-13)
Status:   Elaborating design CLK_DIV   ...  
Status:   Elaborating design DIV_MUX   ...  
Status:   Elaborating design TOP_UART  WIDTH_REG=8 ...  
Information: Created design named 'TOP_UART_WIDTH_REG8'. (FE-LINK-13)
Status:   Elaborating design TOP_UART_RX   ...  
Status:   Elaborating design FSM   ...  
Status:   Elaborating design edge_bit_counter   ...  
Status:   Elaborating design data_sampling   ...  
Status:   Elaborating design deserializer   ...  
Status:   Elaborating design parity_check   ...  
Status:   Elaborating design Stop_check   ...  
Status:   Elaborating design Start_check   ...  
Status:   Elaborating design TOP_UART_TX   ...  
Status:   Elaborating design TX_FSM   ...  
Status:   Elaborating design parity_calc   ...  
Status:   Elaborating design serializer   ...  
Status:   Elaborating design MUX   ...  
Status:   Elaborating design Data_Sync  WIDTH=8, stages=2 ...  
Information: Created design named 'Data_Sync_WIDTH8_stages2'. (FE-LINK-13)
Status:   Elaborating design SYS_CTRL  WIDTH_REG=8, fun=4, ADDR=4 ...  
Information: Created design named 'SYS_CTRL_WIDTH_REG8_fun4_ADDR4'. (FE-LINK-13)
Status:   Elaborating design REG_File  WIDTH_REG=8, DEPTH_REG=16, ADDR=4 ...  
Information: Created design named 'REG_File_WIDTH_REG8_DEPTH_REG16_ADDR4'. (FE-LINK-13)
Status:   Elaborating design TOP_ASYNC_FIFO  DEPTH=16, WIDTH=8, ADDR=4, N=2 ...  
Information: Created design named 'TOP_ASYNC_FIFO_DEPTH16_WIDTH8_ADDR4_N2'. (FE-LINK-13)
Status:   Elaborating design FIFO_Memory  DEPTH=16, WIDTH=8, ADDR=4 ...  
Information: Created design named 'FIFO_Memory_DEPTH16_WIDTH8_ADDR4'. (FE-LINK-13)
Status:   Elaborating design FIFO_Wptr  ADDR=4 ...  
Information: Created design named 'FIFO_Wptr_ADDR4'. (FE-LINK-13)
Status:   Elaborating design FIFO_Rptr  ADDR=4 ...  
Information: Created design named 'FIFO_Rptr_ADDR4'. (FE-LINK-13)
Status:   Elaborating design DF_SYNC  N=2, ADDR=4 ...  
Information: Created design named 'DF_SYNC_N2_ADDR4'. (FE-LINK-13)
Status:   Elaborating design ALU   ...  
Status:   Elaborating design Clock_Gating   ...  
Status:   Elaborating design Pulse_GEN   ...  
Status:  Implementing inferred operators...

************ Library Checking Summary ************
Warning:  3 unlinked power cell(s) with unread pg pins.
        Use 'report_libraries -defects all' for more details.
**************************************************

Top design successfully set to 'Ref:/WORK/FINAL_SYS'
Reference design set to 'Ref:/WORK/FINAL_SYS'
1
#################### Implementation Container #####################
# Read Implementation Design Files
read_verilog -container Imp -netlist "/home/IC/Final_project/syn/FINAL_SYS.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Final_project/syn/FINAL_SYS.v'
Created container 'Imp'
Current container set to 'Imp'
1
# Read Implementation technology libraries
read_db -container Imp [list $SSLIB $TTLIB $FFLIB]
Loading db file '/home/IC/Final_project/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/Final_project/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/Final_project/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
1
# set the top Implementation Design
set_implementation_design FINAL_SYS
Implementation design set to 'Imp:/WORK/FINAL_SYS'
1
set_top FINAL_SYS
Setting top design to 'Imp:/WORK/FINAL_SYS'
Status:  Implementing inferred operators...

************ Library Checking Summary ************
Warning:  3 unlinked power cell(s) with unread pg pins.
        Use 'report_libraries -defects all' for more details.
**************************************************

Top design successfully set to 'Imp:/WORK/FINAL_SYS'
Implementation design set to 'Imp:/WORK/FINAL_SYS'
1
###################### Matching Compare points ####################
match
Reference design is 'Ref:/WORK/FINAL_SYS'
Implementation design is 'Imp:/WORK/FINAL_SYS'
Status:  Checking designs...
Status:  Building verification models...
Status:  Processing Guide Commands...
    Info:  Attempting to modify down-design of instance "U_CLK_DIV_1" from design "CLK_DIV_0" to design "FM_uniq_13".
    Info:  Attempting to modify down-design of instance "U_CLK_DIV_1" from design "FM_uniq_13" to design "CLK_DIV_0".

***************************** Guidance Summary *****************************
                                         Status
Command                 Accepted   Rejected  Unsupported  Unprocessed  Total
----------------------------------------------------------------------------
architecture_netlist:          3          0          0          0          3
boundary            :          3          0          0          0          3
boundary_netlist    :          3          0          0          0          3
change_names        :         17          0          0          0         17
datapath            :          3          0          0          0          3
environment         :          3          0          0          0          3
instance_map        :         29          0          0          0         29
mark                :         18          0          0          0         18
merge               :          4          0          0          0          4
multiplier          :          2          0          0          0          2
reg_constant        :          1          0          0          0          1
reg_merging         :          3          0          0          0          3
replace             :          7          0          0          0          7
ungroup             :         29          0          0          0         29
uniquify            :          6          0          0          0          6

SVF files read:
      /home/IC/Final_project/syn/FINAL_SYS.svf

SVF files produced:
  /home/IC/Final_project/fm/formality_svf/
    svf.txt
****************************************************************************

Status:  Matching...
    
*********************************** Matching Results ***********************************    
 428 Compare points matched by name    
 0 Compare points matched by signature analysis    
 0 Compare points matched by topology    
 4 Matched primary inputs, black-box outputs    
 0(0) Unmatched reference(implementation) compare points    
 0(0) Unmatched reference(implementation) primary inputs, black-box outputs    
 5(0) Unmatched reference(implementation) unread points    
****************************************************************************************

1
######################### Run Verification ########################
set successful [verify]
Reference design is 'Ref:/WORK/FINAL_SYS'
Implementation design is 'Imp:/WORK/FINAL_SYS'
    
*********************************** Matching Results ***********************************    
 428 Compare points matched by name    
 0 Compare points matched by signature analysis    
 0 Compare points matched by topology    
 4 Matched primary inputs, black-box outputs    
 0(0) Unmatched reference(implementation) compare points    
 0(0) Unmatched reference(implementation) primary inputs, black-box outputs    
 5(0) Unmatched reference(implementation) unread points    
****************************************************************************************

Status:  Verifying...

***************************** Synopsys Auto Setup Summary ******************************

!!! Synopsys Auto Setup Mode was enabled. !!!
!!! Verification results are valid assuming the following setup constraints: !!!

### RTL Interpretation Setup
   set hdlin_ignore_parallel_case false
   set hdlin_ignore_full_case false
   set hdlin_error_on_mismatch_message false
   set hdlin_ignore_embedded_configuration true

### Undriven Signal Handling Setup
   set verification_set_undriven_signals synthesis

### Test Logic Setup
   set verification_verify_directly_undriven_output false
   For details see report_dont_verify_points and report_constants


For further details on Synopsys Auto Setup Mode: Type man synopsys_auto_setup
****************************************************************************************


********************************* Verification Results *********************************
Verification SUCCEEDED
   ATTENTION: synopsys_auto_setup mode was enabled.
              See Synopsys Auto Setup Summary for details.
----------------------------------------------------------
 Reference design: Ref:/WORK/FINAL_SYS
 Implementation design: Imp:/WORK/FINAL_SYS
 428 Passing compare points
----------------------------------------------------------------------------------------
Matched Compare Points     BBPin    Loop   BBNet     Cut    Port     DFF     LAT   TOTAL
----------------------------------------------------------------------------------------
Passing (equivalent)           0       0       0       0       3     424       1     428
Failing (not equivalent)       0       0       0       0       0       0       0       0
****************************************************************************************
1
if {!$successful} {
diagnose
analyze_points -failing
}
########################### Reporting ############################# 
report_passing_points > "reports/passing_points.rpt"
report_failing_points > "reports/failing_points.rpt"
report_aborted_points > "reports/aborted_points.rpt"
report_unverified_points > "reports/unverified_points.rpt"
start_gui
     1  source -echo -verbose fm_script.tcl
1
1
fm_shell (verify)> exit

Maximum memory usage for this session: 516016 KB
CPU usage for this session: 3.84 seconds
Current time: Thu Aug 15 17:35:49 2024
Elapsed time: 332 seconds

Thank you for using Formality (R)!
