Analysis & Synthesis report for Typhoon
Thu Oct 25 17:51:52 2018
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis IP Cores Summary
  6. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component
  7. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated
  8. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p
  9. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_j5c:wrptr_g1p
 10. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|altsyncram_mb41:fifo_ram
 11. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp
 12. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp|dffpipe_tu8:dffpipe8
 13. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp
 14. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp|dffpipe_tu8:dffpipe10
 15. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component
 16. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated
 17. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p
 18. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_j5c:wrptr_g1p
 19. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|altsyncram_mb41:fifo_ram
 20. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp
 21. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp|dffpipe_tu8:dffpipe8
 22. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp
 23. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp|dffpipe_tu8:dffpipe10
 24. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component
 25. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated
 26. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p
 27. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_j5c:wrptr_g1p
 28. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|altsyncram_mb41:fifo_ram
 29. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp
 30. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp|dffpipe_tu8:dffpipe8
 31. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp
 32. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp|dffpipe_tu8:dffpipe10
 33. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component
 34. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated
 35. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p
 36. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_j5c:wrptr_g1p
 37. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|altsyncram_mb41:fifo_ram
 38. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp
 39. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp|dffpipe_tu8:dffpipe8
 40. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp
 41. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp|dffpipe_tu8:dffpipe10
 42. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component
 43. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated
 44. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p
 45. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_j5c:wrptr_g1p
 46. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|altsyncram_mb41:fifo_ram
 47. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp
 48. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp|dffpipe_tu8:dffpipe8
 49. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp
 50. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp|dffpipe_tu8:dffpipe10
 51. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component
 52. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated
 53. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p
 54. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_j5c:wrptr_g1p
 55. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|altsyncram_mb41:fifo_ram
 56. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp
 57. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp|dffpipe_tu8:dffpipe8
 58. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp
 59. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp|dffpipe_tu8:dffpipe10
 60. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component
 61. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated
 62. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p
 63. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_j5c:wrptr_g1p
 64. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|altsyncram_mb41:fifo_ram
 65. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp
 66. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp|dffpipe_tu8:dffpipe8
 67. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp
 68. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp|dffpipe_tu8:dffpipe10
 69. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component
 70. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated
 71. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p
 72. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_j5c:wrptr_g1p
 73. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|altsyncram_mb41:fifo_ram
 74. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp
 75. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp|dffpipe_tu8:dffpipe8
 76. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp
 77. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp|dffpipe_tu8:dffpipe10
 78. Parameter Settings for User Entity Instance: SysPLL:systemPLL|altpll:altpll_component
 79. Parameter Settings for User Entity Instance: VGA_controller:VGAtiming
 80. Parameter Settings for User Entity Instance: SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component
 81. Parameter Settings for User Entity Instance: SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component
 82. Parameter Settings for User Entity Instance: SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component
 83. Parameter Settings for User Entity Instance: SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component
 84. Parameter Settings for User Entity Instance: SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component
 85. Parameter Settings for User Entity Instance: SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component
 86. Parameter Settings for User Entity Instance: SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component
 87. Parameter Settings for User Entity Instance: SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component
 88. Port Connectivity Checks: "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort"
 89. Port Connectivity Checks: "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort"
 90. Port Connectivity Checks: "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort"
 91. Port Connectivity Checks: "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort"
 92. Port Connectivity Checks: "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort"
 93. Port Connectivity Checks: "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort"
 94. Port Connectivity Checks: "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort"
 95. Port Connectivity Checks: "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort"
 96. Port Connectivity Checks: "SRAM_controller:SRAM"
 97. Port Connectivity Checks: "VGA_controller:VGAtiming"
 98. Port Connectivity Checks: "SysPLL:systemPLL"
 99. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Thu Oct 25 17:51:52 2018           ;
; Quartus Prime Version              ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                      ; Typhoon                                     ;
; Top-level Entity Name              ; Typhoon                                     ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; Typhoon            ; Typhoon            ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                          ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                              ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------+-----------------+
; Altera ; FIFO         ; 18.0    ; N/A          ; N/A          ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort ; SRAM_FIFO.v     ;
; Altera ; FIFO         ; 18.0    ; N/A          ; N/A          ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort ; SRAM_FIFO.v     ;
; Altera ; FIFO         ; 18.0    ; N/A          ; N/A          ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort ; SRAM_FIFO.v     ;
; Altera ; FIFO         ; 18.0    ; N/A          ; N/A          ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort ; SRAM_FIFO.v     ;
; Altera ; FIFO         ; 18.0    ; N/A          ; N/A          ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort ; SRAM_FIFO.v     ;
; Altera ; FIFO         ; 18.0    ; N/A          ; N/A          ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort ; SRAM_FIFO.v     ;
; Altera ; FIFO         ; 18.0    ; N/A          ; N/A          ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort ; SRAM_FIFO.v     ;
; Altera ; FIFO         ; 18.0    ; N/A          ; N/A          ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort ; SRAM_FIFO.v     ;
; Altera ; ALTPLL       ; 18.0    ; N/A          ; N/A          ; |Typhoon|SysPLL:systemPLL                                                    ; SysPLL.v        ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                     ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                      ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                      ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                                                                      ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                                                                  ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                                                                  ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter1a0                                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity2                                                                                                                                   ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_j5c:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter4a0                                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity5                                                                                                                                   ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|altsyncram_mb41:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                 ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp|dffpipe_tu8:dffpipe8 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                 ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp|dffpipe_tu8:dffpipe10 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                            ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                             ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                     ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                      ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                      ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                                                                      ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                                                                  ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                                                                  ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter1a0                                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity2                                                                                                                                   ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_j5c:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter4a0                                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity5                                                                                                                                   ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|altsyncram_mb41:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                 ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp|dffpipe_tu8:dffpipe8 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                 ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp|dffpipe_tu8:dffpipe10 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                            ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                             ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                     ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                      ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                      ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                                                                      ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                                                                  ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                                                                  ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter1a0                                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity2                                                                                                                                   ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_j5c:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter4a0                                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity5                                                                                                                                   ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|altsyncram_mb41:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                 ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp|dffpipe_tu8:dffpipe8 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                 ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp|dffpipe_tu8:dffpipe10 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                            ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                             ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                     ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                      ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                      ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                                                                      ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                                                                  ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                                                                  ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter1a0                                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity2                                                                                                                                   ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_j5c:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter4a0                                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity5                                                                                                                                   ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|altsyncram_mb41:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                 ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp|dffpipe_tu8:dffpipe8 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                 ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp|dffpipe_tu8:dffpipe10 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                            ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                             ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                     ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                      ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                      ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                                                                      ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                                                                  ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                                                                  ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter1a0                                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity2                                                                                                                                   ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_j5c:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter4a0                                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity5                                                                                                                                   ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|altsyncram_mb41:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                 ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp|dffpipe_tu8:dffpipe8 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                 ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp|dffpipe_tu8:dffpipe10 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                            ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                             ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                     ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                      ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                      ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                                                                      ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                                                                  ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                                                                  ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter1a0                                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity2                                                                                                                                   ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_j5c:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter4a0                                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity5                                                                                                                                   ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|altsyncram_mb41:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                 ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp|dffpipe_tu8:dffpipe8 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                 ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp|dffpipe_tu8:dffpipe10 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                            ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                             ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                     ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                      ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                      ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                                                                      ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                                                                  ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                                                                  ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter1a0                                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity2                                                                                                                                   ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_j5c:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter4a0                                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity5                                                                                                                                   ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|altsyncram_mb41:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                 ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp|dffpipe_tu8:dffpipe8 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                 ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp|dffpipe_tu8:dffpipe10 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                            ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                             ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                     ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                      ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                      ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                                                                      ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                                                                  ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                                                                  ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter1a0                                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity2                                                                                                                                   ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_j5c:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter4a0                                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity5                                                                                                                                   ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|altsyncram_mb41:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                 ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp|dffpipe_tu8:dffpipe8 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                 ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp|dffpipe_tu8:dffpipe10 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                            ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                             ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SysPLL:systemPLL|altpll:altpll_component ;
+-------------------------------+--------------------------+----------------------------+
; Parameter Name                ; Value                    ; Type                       ;
+-------------------------------+--------------------------+----------------------------+
; OPERATION_MODE                ; SOURCE_SYNCHRONOUS       ; Untyped                    ;
; PLL_TYPE                      ; AUTO                     ; Untyped                    ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=SysPLL ; Untyped                    ;
; QUALIFY_CONF_DONE             ; OFF                      ; Untyped                    ;
; COMPENSATE_CLOCK              ; CLK0                     ; Untyped                    ;
; SCAN_CHAIN                    ; LONG                     ; Untyped                    ;
; PRIMARY_CLOCK                 ; INCLK0                   ; Untyped                    ;
; INCLK0_INPUT_FREQUENCY        ; 20000                    ; Signed Integer             ;
; INCLK1_INPUT_FREQUENCY        ; 0                        ; Untyped                    ;
; GATE_LOCK_SIGNAL              ; NO                       ; Untyped                    ;
; GATE_LOCK_COUNTER             ; 0                        ; Untyped                    ;
; LOCK_HIGH                     ; 1                        ; Untyped                    ;
; LOCK_LOW                      ; 1                        ; Untyped                    ;
; VALID_LOCK_MULTIPLIER         ; 1                        ; Untyped                    ;
; INVALID_LOCK_MULTIPLIER       ; 5                        ; Untyped                    ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                      ; Untyped                    ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                      ; Untyped                    ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                      ; Untyped                    ;
; SKIP_VCO                      ; OFF                      ; Untyped                    ;
; SWITCH_OVER_COUNTER           ; 0                        ; Untyped                    ;
; SWITCH_OVER_TYPE              ; AUTO                     ; Untyped                    ;
; FEEDBACK_SOURCE               ; EXTCLK0                  ; Untyped                    ;
; BANDWIDTH                     ; 0                        ; Untyped                    ;
; BANDWIDTH_TYPE                ; AUTO                     ; Untyped                    ;
; SPREAD_FREQUENCY              ; 0                        ; Untyped                    ;
; DOWN_SPREAD                   ; 0                        ; Untyped                    ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                      ; Untyped                    ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                      ; Untyped                    ;
; CLK9_MULTIPLY_BY              ; 0                        ; Untyped                    ;
; CLK8_MULTIPLY_BY              ; 0                        ; Untyped                    ;
; CLK7_MULTIPLY_BY              ; 0                        ; Untyped                    ;
; CLK6_MULTIPLY_BY              ; 0                        ; Untyped                    ;
; CLK5_MULTIPLY_BY              ; 1                        ; Untyped                    ;
; CLK4_MULTIPLY_BY              ; 1                        ; Untyped                    ;
; CLK3_MULTIPLY_BY              ; 1                        ; Untyped                    ;
; CLK2_MULTIPLY_BY              ; 13                       ; Signed Integer             ;
; CLK1_MULTIPLY_BY              ; 1                        ; Signed Integer             ;
; CLK0_MULTIPLY_BY              ; 2                        ; Signed Integer             ;
; CLK9_DIVIDE_BY                ; 0                        ; Untyped                    ;
; CLK8_DIVIDE_BY                ; 0                        ; Untyped                    ;
; CLK7_DIVIDE_BY                ; 0                        ; Untyped                    ;
; CLK6_DIVIDE_BY                ; 0                        ; Untyped                    ;
; CLK5_DIVIDE_BY                ; 1                        ; Untyped                    ;
; CLK4_DIVIDE_BY                ; 1                        ; Untyped                    ;
; CLK3_DIVIDE_BY                ; 1                        ; Untyped                    ;
; CLK2_DIVIDE_BY                ; 5                        ; Signed Integer             ;
; CLK1_DIVIDE_BY                ; 2                        ; Signed Integer             ;
; CLK0_DIVIDE_BY                ; 1                        ; Signed Integer             ;
; CLK9_PHASE_SHIFT              ; 0                        ; Untyped                    ;
; CLK8_PHASE_SHIFT              ; 0                        ; Untyped                    ;
; CLK7_PHASE_SHIFT              ; 0                        ; Untyped                    ;
; CLK6_PHASE_SHIFT              ; 0                        ; Untyped                    ;
; CLK5_PHASE_SHIFT              ; 0                        ; Untyped                    ;
; CLK4_PHASE_SHIFT              ; 0                        ; Untyped                    ;
; CLK3_PHASE_SHIFT              ; 0                        ; Untyped                    ;
; CLK2_PHASE_SHIFT              ; 0                        ; Untyped                    ;
; CLK1_PHASE_SHIFT              ; 0                        ; Untyped                    ;
; CLK0_PHASE_SHIFT              ; 0                        ; Untyped                    ;
; CLK5_TIME_DELAY               ; 0                        ; Untyped                    ;
; CLK4_TIME_DELAY               ; 0                        ; Untyped                    ;
; CLK3_TIME_DELAY               ; 0                        ; Untyped                    ;
; CLK2_TIME_DELAY               ; 0                        ; Untyped                    ;
; CLK1_TIME_DELAY               ; 0                        ; Untyped                    ;
; CLK0_TIME_DELAY               ; 0                        ; Untyped                    ;
; CLK9_DUTY_CYCLE               ; 50                       ; Untyped                    ;
; CLK8_DUTY_CYCLE               ; 50                       ; Untyped                    ;
; CLK7_DUTY_CYCLE               ; 50                       ; Untyped                    ;
; CLK6_DUTY_CYCLE               ; 50                       ; Untyped                    ;
; CLK5_DUTY_CYCLE               ; 50                       ; Untyped                    ;
; CLK4_DUTY_CYCLE               ; 50                       ; Untyped                    ;
; CLK3_DUTY_CYCLE               ; 50                       ; Untyped                    ;
; CLK2_DUTY_CYCLE               ; 50                       ; Signed Integer             ;
; CLK1_DUTY_CYCLE               ; 50                       ; Signed Integer             ;
; CLK0_DUTY_CYCLE               ; 50                       ; Signed Integer             ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                    ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                    ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                    ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                    ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                    ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                    ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                    ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                    ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                    ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                    ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                    ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                    ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                    ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                    ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                    ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                    ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                    ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                    ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                    ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                    ;
; LOCK_WINDOW_UI                ;  0.05                    ; Untyped                    ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                   ; Untyped                    ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                   ; Untyped                    ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                   ; Untyped                    ;
; DPA_MULTIPLY_BY               ; 0                        ; Untyped                    ;
; DPA_DIVIDE_BY                 ; 1                        ; Untyped                    ;
; DPA_DIVIDER                   ; 0                        ; Untyped                    ;
; EXTCLK3_MULTIPLY_BY           ; 1                        ; Untyped                    ;
; EXTCLK2_MULTIPLY_BY           ; 1                        ; Untyped                    ;
; EXTCLK1_MULTIPLY_BY           ; 1                        ; Untyped                    ;
; EXTCLK0_MULTIPLY_BY           ; 1                        ; Untyped                    ;
; EXTCLK3_DIVIDE_BY             ; 1                        ; Untyped                    ;
; EXTCLK2_DIVIDE_BY             ; 1                        ; Untyped                    ;
; EXTCLK1_DIVIDE_BY             ; 1                        ; Untyped                    ;
; EXTCLK0_DIVIDE_BY             ; 1                        ; Untyped                    ;
; EXTCLK3_PHASE_SHIFT           ; 0                        ; Untyped                    ;
; EXTCLK2_PHASE_SHIFT           ; 0                        ; Untyped                    ;
; EXTCLK1_PHASE_SHIFT           ; 0                        ; Untyped                    ;
; EXTCLK0_PHASE_SHIFT           ; 0                        ; Untyped                    ;
; EXTCLK3_TIME_DELAY            ; 0                        ; Untyped                    ;
; EXTCLK2_TIME_DELAY            ; 0                        ; Untyped                    ;
; EXTCLK1_TIME_DELAY            ; 0                        ; Untyped                    ;
; EXTCLK0_TIME_DELAY            ; 0                        ; Untyped                    ;
; EXTCLK3_DUTY_CYCLE            ; 50                       ; Untyped                    ;
; EXTCLK2_DUTY_CYCLE            ; 50                       ; Untyped                    ;
; EXTCLK1_DUTY_CYCLE            ; 50                       ; Untyped                    ;
; EXTCLK0_DUTY_CYCLE            ; 50                       ; Untyped                    ;
; VCO_MULTIPLY_BY               ; 0                        ; Untyped                    ;
; VCO_DIVIDE_BY                 ; 0                        ; Untyped                    ;
; SCLKOUT0_PHASE_SHIFT          ; 0                        ; Untyped                    ;
; SCLKOUT1_PHASE_SHIFT          ; 0                        ; Untyped                    ;
; VCO_MIN                       ; 0                        ; Untyped                    ;
; VCO_MAX                       ; 0                        ; Untyped                    ;
; VCO_CENTER                    ; 0                        ; Untyped                    ;
; PFD_MIN                       ; 0                        ; Untyped                    ;
; PFD_MAX                       ; 0                        ; Untyped                    ;
; M_INITIAL                     ; 0                        ; Untyped                    ;
; M                             ; 0                        ; Untyped                    ;
; N                             ; 1                        ; Untyped                    ;
; M2                            ; 1                        ; Untyped                    ;
; N2                            ; 1                        ; Untyped                    ;
; SS                            ; 1                        ; Untyped                    ;
; C0_HIGH                       ; 0                        ; Untyped                    ;
; C1_HIGH                       ; 0                        ; Untyped                    ;
; C2_HIGH                       ; 0                        ; Untyped                    ;
; C3_HIGH                       ; 0                        ; Untyped                    ;
; C4_HIGH                       ; 0                        ; Untyped                    ;
; C5_HIGH                       ; 0                        ; Untyped                    ;
; C6_HIGH                       ; 0                        ; Untyped                    ;
; C7_HIGH                       ; 0                        ; Untyped                    ;
; C8_HIGH                       ; 0                        ; Untyped                    ;
; C9_HIGH                       ; 0                        ; Untyped                    ;
; C0_LOW                        ; 0                        ; Untyped                    ;
; C1_LOW                        ; 0                        ; Untyped                    ;
; C2_LOW                        ; 0                        ; Untyped                    ;
; C3_LOW                        ; 0                        ; Untyped                    ;
; C4_LOW                        ; 0                        ; Untyped                    ;
; C5_LOW                        ; 0                        ; Untyped                    ;
; C6_LOW                        ; 0                        ; Untyped                    ;
; C7_LOW                        ; 0                        ; Untyped                    ;
; C8_LOW                        ; 0                        ; Untyped                    ;
; C9_LOW                        ; 0                        ; Untyped                    ;
; C0_INITIAL                    ; 0                        ; Untyped                    ;
; C1_INITIAL                    ; 0                        ; Untyped                    ;
; C2_INITIAL                    ; 0                        ; Untyped                    ;
; C3_INITIAL                    ; 0                        ; Untyped                    ;
; C4_INITIAL                    ; 0                        ; Untyped                    ;
; C5_INITIAL                    ; 0                        ; Untyped                    ;
; C6_INITIAL                    ; 0                        ; Untyped                    ;
; C7_INITIAL                    ; 0                        ; Untyped                    ;
; C8_INITIAL                    ; 0                        ; Untyped                    ;
; C9_INITIAL                    ; 0                        ; Untyped                    ;
; C0_MODE                       ; BYPASS                   ; Untyped                    ;
; C1_MODE                       ; BYPASS                   ; Untyped                    ;
; C2_MODE                       ; BYPASS                   ; Untyped                    ;
; C3_MODE                       ; BYPASS                   ; Untyped                    ;
; C4_MODE                       ; BYPASS                   ; Untyped                    ;
; C5_MODE                       ; BYPASS                   ; Untyped                    ;
; C6_MODE                       ; BYPASS                   ; Untyped                    ;
; C7_MODE                       ; BYPASS                   ; Untyped                    ;
; C8_MODE                       ; BYPASS                   ; Untyped                    ;
; C9_MODE                       ; BYPASS                   ; Untyped                    ;
; C0_PH                         ; 0                        ; Untyped                    ;
; C1_PH                         ; 0                        ; Untyped                    ;
; C2_PH                         ; 0                        ; Untyped                    ;
; C3_PH                         ; 0                        ; Untyped                    ;
; C4_PH                         ; 0                        ; Untyped                    ;
; C5_PH                         ; 0                        ; Untyped                    ;
; C6_PH                         ; 0                        ; Untyped                    ;
; C7_PH                         ; 0                        ; Untyped                    ;
; C8_PH                         ; 0                        ; Untyped                    ;
; C9_PH                         ; 0                        ; Untyped                    ;
; L0_HIGH                       ; 1                        ; Untyped                    ;
; L1_HIGH                       ; 1                        ; Untyped                    ;
; G0_HIGH                       ; 1                        ; Untyped                    ;
; G1_HIGH                       ; 1                        ; Untyped                    ;
; G2_HIGH                       ; 1                        ; Untyped                    ;
; G3_HIGH                       ; 1                        ; Untyped                    ;
; E0_HIGH                       ; 1                        ; Untyped                    ;
; E1_HIGH                       ; 1                        ; Untyped                    ;
; E2_HIGH                       ; 1                        ; Untyped                    ;
; E3_HIGH                       ; 1                        ; Untyped                    ;
; L0_LOW                        ; 1                        ; Untyped                    ;
; L1_LOW                        ; 1                        ; Untyped                    ;
; G0_LOW                        ; 1                        ; Untyped                    ;
; G1_LOW                        ; 1                        ; Untyped                    ;
; G2_LOW                        ; 1                        ; Untyped                    ;
; G3_LOW                        ; 1                        ; Untyped                    ;
; E0_LOW                        ; 1                        ; Untyped                    ;
; E1_LOW                        ; 1                        ; Untyped                    ;
; E2_LOW                        ; 1                        ; Untyped                    ;
; E3_LOW                        ; 1                        ; Untyped                    ;
; L0_INITIAL                    ; 1                        ; Untyped                    ;
; L1_INITIAL                    ; 1                        ; Untyped                    ;
; G0_INITIAL                    ; 1                        ; Untyped                    ;
; G1_INITIAL                    ; 1                        ; Untyped                    ;
; G2_INITIAL                    ; 1                        ; Untyped                    ;
; G3_INITIAL                    ; 1                        ; Untyped                    ;
; E0_INITIAL                    ; 1                        ; Untyped                    ;
; E1_INITIAL                    ; 1                        ; Untyped                    ;
; E2_INITIAL                    ; 1                        ; Untyped                    ;
; E3_INITIAL                    ; 1                        ; Untyped                    ;
; L0_MODE                       ; BYPASS                   ; Untyped                    ;
; L1_MODE                       ; BYPASS                   ; Untyped                    ;
; G0_MODE                       ; BYPASS                   ; Untyped                    ;
; G1_MODE                       ; BYPASS                   ; Untyped                    ;
; G2_MODE                       ; BYPASS                   ; Untyped                    ;
; G3_MODE                       ; BYPASS                   ; Untyped                    ;
; E0_MODE                       ; BYPASS                   ; Untyped                    ;
; E1_MODE                       ; BYPASS                   ; Untyped                    ;
; E2_MODE                       ; BYPASS                   ; Untyped                    ;
; E3_MODE                       ; BYPASS                   ; Untyped                    ;
; L0_PH                         ; 0                        ; Untyped                    ;
; L1_PH                         ; 0                        ; Untyped                    ;
; G0_PH                         ; 0                        ; Untyped                    ;
; G1_PH                         ; 0                        ; Untyped                    ;
; G2_PH                         ; 0                        ; Untyped                    ;
; G3_PH                         ; 0                        ; Untyped                    ;
; E0_PH                         ; 0                        ; Untyped                    ;
; E1_PH                         ; 0                        ; Untyped                    ;
; E2_PH                         ; 0                        ; Untyped                    ;
; E3_PH                         ; 0                        ; Untyped                    ;
; M_PH                          ; 0                        ; Untyped                    ;
; C1_USE_CASC_IN                ; OFF                      ; Untyped                    ;
; C2_USE_CASC_IN                ; OFF                      ; Untyped                    ;
; C3_USE_CASC_IN                ; OFF                      ; Untyped                    ;
; C4_USE_CASC_IN                ; OFF                      ; Untyped                    ;
; C5_USE_CASC_IN                ; OFF                      ; Untyped                    ;
; C6_USE_CASC_IN                ; OFF                      ; Untyped                    ;
; C7_USE_CASC_IN                ; OFF                      ; Untyped                    ;
; C8_USE_CASC_IN                ; OFF                      ; Untyped                    ;
; C9_USE_CASC_IN                ; OFF                      ; Untyped                    ;
; CLK0_COUNTER                  ; G0                       ; Untyped                    ;
; CLK1_COUNTER                  ; G0                       ; Untyped                    ;
; CLK2_COUNTER                  ; G0                       ; Untyped                    ;
; CLK3_COUNTER                  ; G0                       ; Untyped                    ;
; CLK4_COUNTER                  ; G0                       ; Untyped                    ;
; CLK5_COUNTER                  ; G0                       ; Untyped                    ;
; CLK6_COUNTER                  ; E0                       ; Untyped                    ;
; CLK7_COUNTER                  ; E1                       ; Untyped                    ;
; CLK8_COUNTER                  ; E2                       ; Untyped                    ;
; CLK9_COUNTER                  ; E3                       ; Untyped                    ;
; L0_TIME_DELAY                 ; 0                        ; Untyped                    ;
; L1_TIME_DELAY                 ; 0                        ; Untyped                    ;
; G0_TIME_DELAY                 ; 0                        ; Untyped                    ;
; G1_TIME_DELAY                 ; 0                        ; Untyped                    ;
; G2_TIME_DELAY                 ; 0                        ; Untyped                    ;
; G3_TIME_DELAY                 ; 0                        ; Untyped                    ;
; E0_TIME_DELAY                 ; 0                        ; Untyped                    ;
; E1_TIME_DELAY                 ; 0                        ; Untyped                    ;
; E2_TIME_DELAY                 ; 0                        ; Untyped                    ;
; E3_TIME_DELAY                 ; 0                        ; Untyped                    ;
; M_TIME_DELAY                  ; 0                        ; Untyped                    ;
; N_TIME_DELAY                  ; 0                        ; Untyped                    ;
; EXTCLK3_COUNTER               ; E3                       ; Untyped                    ;
; EXTCLK2_COUNTER               ; E2                       ; Untyped                    ;
; EXTCLK1_COUNTER               ; E1                       ; Untyped                    ;
; EXTCLK0_COUNTER               ; E0                       ; Untyped                    ;
; ENABLE0_COUNTER               ; L0                       ; Untyped                    ;
; ENABLE1_COUNTER               ; L0                       ; Untyped                    ;
; CHARGE_PUMP_CURRENT           ; 2                        ; Untyped                    ;
; LOOP_FILTER_R                 ;  1.000000                ; Untyped                    ;
; LOOP_FILTER_C                 ; 5                        ; Untyped                    ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                     ; Untyped                    ;
; LOOP_FILTER_R_BITS            ; 9999                     ; Untyped                    ;
; LOOP_FILTER_C_BITS            ; 9999                     ; Untyped                    ;
; VCO_POST_SCALE                ; 0                        ; Untyped                    ;
; CLK2_OUTPUT_FREQUENCY         ; 0                        ; Untyped                    ;
; CLK1_OUTPUT_FREQUENCY         ; 0                        ; Untyped                    ;
; CLK0_OUTPUT_FREQUENCY         ; 0                        ; Untyped                    ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E             ; Untyped                    ;
; PORT_CLKENA0                  ; PORT_UNUSED              ; Untyped                    ;
; PORT_CLKENA1                  ; PORT_UNUSED              ; Untyped                    ;
; PORT_CLKENA2                  ; PORT_UNUSED              ; Untyped                    ;
; PORT_CLKENA3                  ; PORT_UNUSED              ; Untyped                    ;
; PORT_CLKENA4                  ; PORT_UNUSED              ; Untyped                    ;
; PORT_CLKENA5                  ; PORT_UNUSED              ; Untyped                    ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY        ; Untyped                    ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY        ; Untyped                    ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY        ; Untyped                    ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY        ; Untyped                    ;
; PORT_EXTCLK0                  ; PORT_UNUSED              ; Untyped                    ;
; PORT_EXTCLK1                  ; PORT_UNUSED              ; Untyped                    ;
; PORT_EXTCLK2                  ; PORT_UNUSED              ; Untyped                    ;
; PORT_EXTCLK3                  ; PORT_UNUSED              ; Untyped                    ;
; PORT_CLKBAD0                  ; PORT_UNUSED              ; Untyped                    ;
; PORT_CLKBAD1                  ; PORT_UNUSED              ; Untyped                    ;
; PORT_CLK0                     ; PORT_USED                ; Untyped                    ;
; PORT_CLK1                     ; PORT_USED                ; Untyped                    ;
; PORT_CLK2                     ; PORT_USED                ; Untyped                    ;
; PORT_CLK3                     ; PORT_UNUSED              ; Untyped                    ;
; PORT_CLK4                     ; PORT_UNUSED              ; Untyped                    ;
; PORT_CLK5                     ; PORT_UNUSED              ; Untyped                    ;
; PORT_CLK6                     ; PORT_UNUSED              ; Untyped                    ;
; PORT_CLK7                     ; PORT_UNUSED              ; Untyped                    ;
; PORT_CLK8                     ; PORT_UNUSED              ; Untyped                    ;
; PORT_CLK9                     ; PORT_UNUSED              ; Untyped                    ;
; PORT_SCANDATA                 ; PORT_UNUSED              ; Untyped                    ;
; PORT_SCANDATAOUT              ; PORT_UNUSED              ; Untyped                    ;
; PORT_SCANDONE                 ; PORT_UNUSED              ; Untyped                    ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY        ; Untyped                    ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY        ; Untyped                    ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED              ; Untyped                    ;
; PORT_CLKLOSS                  ; PORT_UNUSED              ; Untyped                    ;
; PORT_INCLK1                   ; PORT_UNUSED              ; Untyped                    ;
; PORT_INCLK0                   ; PORT_USED                ; Untyped                    ;
; PORT_FBIN                     ; PORT_UNUSED              ; Untyped                    ;
; PORT_PLLENA                   ; PORT_UNUSED              ; Untyped                    ;
; PORT_CLKSWITCH                ; PORT_UNUSED              ; Untyped                    ;
; PORT_ARESET                   ; PORT_USED                ; Untyped                    ;
; PORT_PFDENA                   ; PORT_UNUSED              ; Untyped                    ;
; PORT_SCANCLK                  ; PORT_UNUSED              ; Untyped                    ;
; PORT_SCANACLR                 ; PORT_UNUSED              ; Untyped                    ;
; PORT_SCANREAD                 ; PORT_UNUSED              ; Untyped                    ;
; PORT_SCANWRITE                ; PORT_UNUSED              ; Untyped                    ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY        ; Untyped                    ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY        ; Untyped                    ;
; PORT_LOCKED                   ; PORT_USED                ; Untyped                    ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED              ; Untyped                    ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY        ; Untyped                    ;
; PORT_PHASEDONE                ; PORT_UNUSED              ; Untyped                    ;
; PORT_PHASESTEP                ; PORT_UNUSED              ; Untyped                    ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED              ; Untyped                    ;
; PORT_SCANCLKENA               ; PORT_UNUSED              ; Untyped                    ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED              ; Untyped                    ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY        ; Untyped                    ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY        ; Untyped                    ;
; M_TEST_SOURCE                 ; 5                        ; Untyped                    ;
; C0_TEST_SOURCE                ; 5                        ; Untyped                    ;
; C1_TEST_SOURCE                ; 5                        ; Untyped                    ;
; C2_TEST_SOURCE                ; 5                        ; Untyped                    ;
; C3_TEST_SOURCE                ; 5                        ; Untyped                    ;
; C4_TEST_SOURCE                ; 5                        ; Untyped                    ;
; C5_TEST_SOURCE                ; 5                        ; Untyped                    ;
; C6_TEST_SOURCE                ; 5                        ; Untyped                    ;
; C7_TEST_SOURCE                ; 5                        ; Untyped                    ;
; C8_TEST_SOURCE                ; 5                        ; Untyped                    ;
; C9_TEST_SOURCE                ; 5                        ; Untyped                    ;
; CBXI_PARAMETER                ; SysPLL_altpll            ; Untyped                    ;
; VCO_FREQUENCY_CONTROL         ; AUTO                     ; Untyped                    ;
; VCO_PHASE_SHIFT_STEP          ; 0                        ; Untyped                    ;
; WIDTH_CLOCK                   ; 5                        ; Signed Integer             ;
; WIDTH_PHASECOUNTERSELECT      ; 4                        ; Untyped                    ;
; USING_FBMIMICBIDIR_PORT       ; OFF                      ; Untyped                    ;
; DEVICE_FAMILY                 ; Cyclone IV E             ; Untyped                    ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                   ; Untyped                    ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                      ; Untyped                    ;
; AUTO_CARRY_CHAINS             ; ON                       ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS          ; OFF                      ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS           ; ON                       ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS        ; OFF                      ; IGNORE_CASCADE             ;
+-------------------------------+--------------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_controller:VGAtiming ;
+----------------+------------+-----------------------------------------+
; Parameter Name ; Value      ; Type                                    ;
+----------------+------------+-----------------------------------------+
; H_TOTAL        ; 1100100000 ; Unsigned Binary                         ;
; V_TOTAL        ; 1000001101 ; Unsigned Binary                         ;
+----------------+------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                            ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                         ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                  ;
; LPM_WIDTH               ; 32           ; Signed Integer                                                                                  ;
; LPM_NUMWORDS            ; 16           ; Signed Integer                                                                                  ;
; LPM_WIDTHU              ; 4            ; Signed Integer                                                                                  ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                         ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                         ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                         ;
; USE_EAB                 ; ON           ; Untyped                                                                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                         ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                         ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                         ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                         ;
; RDSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                  ;
; WRSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                  ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                         ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                         ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                         ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                         ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                         ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                         ;
; CBXI_PARAMETER          ; dcfifo_cjf1  ; Untyped                                                                                         ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                            ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                         ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                  ;
; LPM_WIDTH               ; 32           ; Signed Integer                                                                                  ;
; LPM_NUMWORDS            ; 16           ; Signed Integer                                                                                  ;
; LPM_WIDTHU              ; 4            ; Signed Integer                                                                                  ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                         ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                         ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                         ;
; USE_EAB                 ; ON           ; Untyped                                                                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                         ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                         ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                         ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                         ;
; RDSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                  ;
; WRSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                  ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                         ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                         ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                         ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                         ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                         ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                         ;
; CBXI_PARAMETER          ; dcfifo_cjf1  ; Untyped                                                                                         ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                            ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                         ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                  ;
; LPM_WIDTH               ; 32           ; Signed Integer                                                                                  ;
; LPM_NUMWORDS            ; 16           ; Signed Integer                                                                                  ;
; LPM_WIDTHU              ; 4            ; Signed Integer                                                                                  ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                         ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                         ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                         ;
; USE_EAB                 ; ON           ; Untyped                                                                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                         ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                         ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                         ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                         ;
; RDSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                  ;
; WRSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                  ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                         ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                         ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                         ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                         ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                         ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                         ;
; CBXI_PARAMETER          ; dcfifo_cjf1  ; Untyped                                                                                         ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                            ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                         ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                  ;
; LPM_WIDTH               ; 32           ; Signed Integer                                                                                  ;
; LPM_NUMWORDS            ; 16           ; Signed Integer                                                                                  ;
; LPM_WIDTHU              ; 4            ; Signed Integer                                                                                  ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                         ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                         ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                         ;
; USE_EAB                 ; ON           ; Untyped                                                                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                         ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                         ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                         ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                         ;
; RDSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                  ;
; WRSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                  ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                         ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                         ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                         ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                         ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                         ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                         ;
; CBXI_PARAMETER          ; dcfifo_cjf1  ; Untyped                                                                                         ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                            ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                         ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                  ;
; LPM_WIDTH               ; 32           ; Signed Integer                                                                                  ;
; LPM_NUMWORDS            ; 16           ; Signed Integer                                                                                  ;
; LPM_WIDTHU              ; 4            ; Signed Integer                                                                                  ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                         ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                         ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                         ;
; USE_EAB                 ; ON           ; Untyped                                                                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                         ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                         ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                         ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                         ;
; RDSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                  ;
; WRSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                  ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                         ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                         ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                         ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                         ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                         ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                         ;
; CBXI_PARAMETER          ; dcfifo_cjf1  ; Untyped                                                                                         ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                            ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                         ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                  ;
; LPM_WIDTH               ; 32           ; Signed Integer                                                                                  ;
; LPM_NUMWORDS            ; 16           ; Signed Integer                                                                                  ;
; LPM_WIDTHU              ; 4            ; Signed Integer                                                                                  ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                         ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                         ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                         ;
; USE_EAB                 ; ON           ; Untyped                                                                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                         ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                         ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                         ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                         ;
; RDSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                  ;
; WRSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                  ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                         ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                         ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                         ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                         ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                         ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                         ;
; CBXI_PARAMETER          ; dcfifo_cjf1  ; Untyped                                                                                         ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                            ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                         ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                  ;
; LPM_WIDTH               ; 32           ; Signed Integer                                                                                  ;
; LPM_NUMWORDS            ; 16           ; Signed Integer                                                                                  ;
; LPM_WIDTHU              ; 4            ; Signed Integer                                                                                  ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                         ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                         ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                         ;
; USE_EAB                 ; ON           ; Untyped                                                                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                         ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                         ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                         ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                         ;
; RDSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                  ;
; WRSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                  ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                         ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                         ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                         ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                         ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                         ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                         ;
; CBXI_PARAMETER          ; dcfifo_cjf1  ; Untyped                                                                                         ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                            ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                         ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                  ;
; LPM_WIDTH               ; 32           ; Signed Integer                                                                                  ;
; LPM_NUMWORDS            ; 16           ; Signed Integer                                                                                  ;
; LPM_WIDTHU              ; 4            ; Signed Integer                                                                                  ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                         ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                         ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                         ;
; USE_EAB                 ; ON           ; Untyped                                                                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                         ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                         ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                         ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                         ;
; RDSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                  ;
; WRSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                  ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                         ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                         ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                         ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                         ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                         ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                         ;
; CBXI_PARAMETER          ; dcfifo_cjf1  ; Untyped                                                                                         ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort"                                                                                                                       ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                            ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data         ; Input  ; Warning  ; Input port expression (40 bits) is wider than the input port (32 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data[31..22] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; q            ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (22 bits) it drives; bit(s) "q[31..22]" have no fanouts                                                           ;
; q[30]        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; rdempty      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; wrfull       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort"                                                                                                                       ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                            ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data         ; Input  ; Warning  ; Input port expression (40 bits) is wider than the input port (32 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data[31..22] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; q            ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (22 bits) it drives; bit(s) "q[31..22]" have no fanouts                                                           ;
; q[30]        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; rdempty      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; wrfull       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort"                                                                                                                       ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                            ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data         ; Input  ; Warning  ; Input port expression (40 bits) is wider than the input port (32 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data[31..22] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; q            ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (22 bits) it drives; bit(s) "q[31..22]" have no fanouts                                                           ;
; q[30]        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; rdempty      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; wrfull       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort"                                                                                                                       ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                            ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data         ; Input  ; Warning  ; Input port expression (40 bits) is wider than the input port (32 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data[31..22] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; q            ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (22 bits) it drives; bit(s) "q[31..22]" have no fanouts                                                           ;
; q[30]        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; rdempty      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; wrfull       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort"                                                             ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                  ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; data[31..16] ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; q            ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (16 bits) it drives; bit(s) "q[31..16]" have no fanouts ;
; wrfull       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                 ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort"                                                             ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                  ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; data[31..16] ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; q            ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (16 bits) it drives; bit(s) "q[31..16]" have no fanouts ;
; wrfull       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                 ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort"                                                             ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                  ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; data[31..16] ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; q            ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (16 bits) it drives; bit(s) "q[31..16]" have no fanouts ;
; wrfull       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                 ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort"                                                             ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                  ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; data[31..16] ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; q            ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (16 bits) it drives; bit(s) "q[31..16]" have no fanouts ;
; wrfull       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                 ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SRAM_controller:SRAM"                                                                                                                                 ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                      ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; SRAM_DQ       ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SRAM_ADDR     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SRAM_UB_N     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SRAM_LB_N     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SRAM_CE_N     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SRAM_OE_N     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SRAM_WE_N     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; DataToSRAM    ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; AddressToSRAM ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; QueueReadReq  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; QueueWriteReq ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; DataReady     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; DataFromSRAM  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SRAM_CLK      ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; BOARD_CLK     ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_controller:VGAtiming"                                                                  ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Reset       ; Input  ; Info     ; Stuck at GND                                                                        ;
; DrawX       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; DrawY       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VGA_HS      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VGA_VS      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VGA_BLANK_N ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VGA_SYNC_N  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SysPLL:systemPLL"                                                                                                                              ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                      ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; c0     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; c2     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; areset ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; locked ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Thu Oct 25 17:51:42 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Typhoon -c Typhoon
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file syspll.v
    Info (12023): Found entity 1: SysPLL File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SysPLL.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file sramclk.v
    Info (12023): Found entity 1: SRAMCLK File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAMCLK.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.sv
    Info (12023): Found entity 1: VGA_controller File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file typhoon.sv
    Info (12023): Found entity 1: Typhoon File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sram_controller.sv
    Info (12023): Found entity 1: SRAM_controller File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file sram_fifo.v
    Info (12023): Found entity 1: SRAM_FIFO File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v Line: 39
Info (12127): Elaborating entity "Typhoon" for the top level hierarchy
Warning (10030): Net "VGA_reset" at Typhoon.sv(16) has no driver or initial value, using a default initial value '0' File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 16
Warning (10034): Output port "SRAM_ADDR" at Typhoon.sv(3) has no driver File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 3
Warning (10034): Output port "SRAM_UB_N" at Typhoon.sv(4) has no driver File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 4
Warning (10034): Output port "SRAM_LB_N" at Typhoon.sv(4) has no driver File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 4
Warning (10034): Output port "SRAM_CE_N" at Typhoon.sv(4) has no driver File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 4
Warning (10034): Output port "SRAM_OE_N" at Typhoon.sv(4) has no driver File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 4
Warning (10034): Output port "SRAM_WE_N" at Typhoon.sv(4) has no driver File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 4
Info (12128): Elaborating entity "SysPLL" for hierarchy "SysPLL:systemPLL" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 22
Info (12128): Elaborating entity "altpll" for hierarchy "SysPLL:systemPLL|altpll:altpll_component" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SysPLL.v Line: 111
Info (12130): Elaborated megafunction instantiation "SysPLL:systemPLL|altpll:altpll_component" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SysPLL.v Line: 111
Info (12133): Instantiated megafunction "SysPLL:systemPLL|altpll:altpll_component" with the following parameter: File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SysPLL.v Line: 111
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "2"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "5"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "13"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=SysPLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "SOURCE_SYNCHRONOUS"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/syspll_altpll.v
    Info (12023): Found entity 1: SysPLL_altpll File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/syspll_altpll.v Line: 30
Info (12128): Elaborating entity "SysPLL_altpll" for hierarchy "SysPLL:systemPLL|altpll:altpll_component|SysPLL_altpll:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "VGA_controller" for hierarchy "VGA_controller:VGAtiming" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 25
Info (12128): Elaborating entity "SRAM_controller" for hierarchy "SRAM_controller:SRAM" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 27
Info (12128): Elaborating entity "SRAM_FIFO" for hierarchy "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv Line: 72
Info (12128): Elaborating entity "dcfifo" for hierarchy "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v Line: 79
Info (12130): Elaborated megafunction instantiation "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v Line: 79
Info (12133): Instantiated megafunction "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component" with the following parameter: File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v Line: 79
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "16"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "4"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "3"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_cjf1.tdf
    Info (12023): Found entity 1: dcfifo_cjf1 File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_cjf1.tdf Line: 40
Info (12128): Elaborating entity "dcfifo_cjf1" for hierarchy "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_nn6.tdf
    Info (12023): Found entity 1: a_graycounter_nn6 File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/a_graycounter_nn6.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_nn6" for hierarchy "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_cjf1.tdf Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_j5c.tdf
    Info (12023): Found entity 1: a_graycounter_j5c File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/a_graycounter_j5c.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_j5c" for hierarchy "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_j5c:wrptr_g1p" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_cjf1.tdf Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mb41.tdf
    Info (12023): Found entity 1: altsyncram_mb41 File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_mb41.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_mb41" for hierarchy "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|altsyncram_mb41:fifo_ram" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_cjf1.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ip7.tdf
    Info (12023): Found entity 1: alt_synch_pipe_ip7 File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/alt_synch_pipe_ip7.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_ip7" for hierarchy "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_cjf1.tdf Line: 71
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_tu8.tdf
    Info (12023): Found entity 1: dffpipe_tu8 File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dffpipe_tu8.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_tu8" for hierarchy "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp|dffpipe_tu8:dffpipe8" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/alt_synch_pipe_ip7.tdf Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_3u7.tdf
    Info (12023): Found entity 1: alt_synch_pipe_3u7 File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/alt_synch_pipe_3u7.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_3u7" for hierarchy "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_cjf1.tdf Line: 72
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_966.tdf
    Info (12023): Found entity 1: cmpr_966 File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/cmpr_966.tdf Line: 22
Info (12128): Elaborating entity "cmpr_966" for hierarchy "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|cmpr_966:rdempty_eq_comp1_lsb" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_cjf1.tdf Line: 73
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_866.tdf
    Info (12023): Found entity 1: cmpr_866 File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/cmpr_866.tdf Line: 22
Info (12128): Elaborating entity "cmpr_866" for hierarchy "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|cmpr_866:rdempty_eq_comp1_msb" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_cjf1.tdf Line: 74
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_j28.tdf
    Info (12023): Found entity 1: mux_j28 File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/mux_j28.tdf Line: 22
Info (12128): Elaborating entity "mux_j28" for hierarchy "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_cjf1.tdf Line: 81
Error (12002): Port "QueueRequest[0]" does not exist in macrofunction "SRAM" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 27
Error (12002): Port "QueueRequest[1]" does not exist in macrofunction "SRAM" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 27
Error (12002): Port "QueueRequest[2]" does not exist in macrofunction "SRAM" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 27
Error (12002): Port "QueueRequest[3]" does not exist in macrofunction "SRAM" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 27
Warning (12241): 10 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 9 warnings
    Error: Peak virtual memory: 4758 megabytes
    Error: Processing ended: Thu Oct 25 17:51:52 2018
    Error: Elapsed time: 00:00:10
    Error: Total CPU time (on all processors): 00:00:18


