{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1625588923295 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1625588923296 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 07 00:28:43 2021 " "Processing started: Wed Jul 07 00:28:43 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1625588923296 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1625588923296 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU_e2 -c CPU_e2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU_e2 -c CPU_e2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1625588923296 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1625588923661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/item/cpu_8bit/mux/mux81_clk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /item/cpu_8bit/mux/mux81_clk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux81-bhv " "Found design unit 1: mux81-bhv" {  } { { "../mux/mux81_clk.vhd" "" { Text "F:/item/CPU_8bit/mux/mux81_clk.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625588924081 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux81 " "Found entity 1: mux81" {  } { { "../mux/mux81_clk.vhd" "" { Text "F:/item/CPU_8bit/mux/mux81_clk.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625588924081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625588924081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/item/cpu_8bit/mux/mux41_clk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /item/cpu_8bit/mux/mux41_clk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux41_clk-bhv " "Found design unit 1: mux41_clk-bhv" {  } { { "../mux/mux41_clk.vhd" "" { Text "F:/item/CPU_8bit/mux/mux41_clk.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625588924084 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux41_clk " "Found entity 1: mux41_clk" {  } { { "../mux/mux41_clk.vhd" "" { Text "F:/item/CPU_8bit/mux/mux41_clk.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625588924084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625588924084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/item/cpu_8bit/mux/mux21.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /item/cpu_8bit/mux/mux21.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux21-bhv " "Found design unit 1: mux21-bhv" {  } { { "../mux/mux21.vhd" "" { Text "F:/item/CPU_8bit/mux/mux21.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625588924086 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux21 " "Found entity 1: mux21" {  } { { "../mux/mux21.vhd" "" { Text "F:/item/CPU_8bit/mux/mux21.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625588924086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625588924086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/item/cpu_8bit/data_rom/data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /item/cpu_8bit/data_rom/data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data-bhv " "Found design unit 1: data-bhv" {  } { { "../data_rom/data.vhd" "" { Text "F:/item/CPU_8bit/data_rom/data.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625588924089 ""} { "Info" "ISGN_ENTITY_NAME" "1 data " "Found entity 1: data" {  } { { "../data_rom/data.vhd" "" { Text "F:/item/CPU_8bit/data_rom/data.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625588924089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625588924089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/item/cpu_8bit/rom_ir/rom_ir_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /item/cpu_8bit/rom_ir/rom_ir_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_IR_8bit " "Found entity 1: ROM_IR_8bit" {  } { { "../ROM_IR/ROM_IR_8bit.bdf" "" { Schematic "F:/item/CPU_8bit/ROM_IR/ROM_IR_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625588924091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625588924091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/item/cpu_8bit/rom_ir/rom_ir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /item/cpu_8bit/rom_ir/rom_ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_ir-SYN " "Found design unit 1: rom_ir-SYN" {  } { { "../ROM_IR/ROM_IR.vhd" "" { Text "F:/item/CPU_8bit/ROM_IR/ROM_IR.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625588924094 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM_IR " "Found entity 1: ROM_IR" {  } { { "../ROM_IR/ROM_IR.vhd" "" { Text "F:/item/CPU_8bit/ROM_IR/ROM_IR.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625588924094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625588924094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/item/cpu_8bit/bcd_7seg/bcd_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /item/cpu_8bit/bcd_7seg/bcd_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_7seg-behavioral " "Found design unit 1: bcd_7seg-behavioral" {  } { { "../bcd_7seg/bcd_7seg.vhd" "" { Text "F:/item/CPU_8bit/bcd_7seg/bcd_7seg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625588924097 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd_7seg " "Found entity 1: bcd_7seg" {  } { { "../bcd_7seg/bcd_7seg.vhd" "" { Text "F:/item/CPU_8bit/bcd_7seg/bcd_7seg.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625588924097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625588924097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/item/cpu_8bit/hex2_7seg/hex2_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /item/cpu_8bit/hex2_7seg/hex2_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex2_7seg-bhv " "Found design unit 1: hex2_7seg-bhv" {  } { { "../HEX2_7seg/HEX2_7seg.vhd" "" { Text "F:/item/CPU_8bit/HEX2_7seg/HEX2_7seg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625588924099 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex2_7seg " "Found entity 1: hex2_7seg" {  } { { "../HEX2_7seg/HEX2_7seg.vhd" "" { Text "F:/item/CPU_8bit/HEX2_7seg/HEX2_7seg.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625588924099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625588924099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/item/cpu_8bit/pc/pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /item/cpu_8bit/pc/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-bhv " "Found design unit 1: PC-bhv" {  } { { "../PC/PC.vhd" "" { Text "F:/item/CPU_8bit/PC/PC.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625588924102 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "../PC/PC.vhd" "" { Text "F:/item/CPU_8bit/PC/PC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625588924102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625588924102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/item/cpu_8bit/ir/ir_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /item/cpu_8bit/ir/ir_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR_8bit-bhv " "Found design unit 1: IR_8bit-bhv" {  } { { "../IR/IR_8bit.vhd" "" { Text "F:/item/CPU_8bit/IR/IR_8bit.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625588924104 ""} { "Info" "ISGN_ENTITY_NAME" "1 IR_8bit " "Found entity 1: IR_8bit" {  } { { "../IR/IR_8bit.vhd" "" { Text "F:/item/CPU_8bit/IR/IR_8bit.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625588924104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625588924104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/item/cpu_8bit/dr/dr_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /item/cpu_8bit/dr/dr_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DR_8bit-bhv " "Found design unit 1: DR_8bit-bhv" {  } { { "../DR/DR_8bit.vhd" "" { Text "F:/item/CPU_8bit/DR/DR_8bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625588924107 ""} { "Info" "ISGN_ENTITY_NAME" "1 DR_8bit " "Found entity 1: DR_8bit" {  } { { "../DR/DR_8bit.vhd" "" { Text "F:/item/CPU_8bit/DR/DR_8bit.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625588924107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625588924107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/item/cpu_8bit/data_register/dr_r.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /item/cpu_8bit/data_register/dr_r.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DR_R " "Found entity 1: DR_R" {  } { { "../Data_Register/DR_R.bdf" "" { Schematic "F:/item/CPU_8bit/Data_Register/DR_R.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625588924110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625588924110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/item/cpu_8bit/data_register/data_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /item/cpu_8bit/data_register/data_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Data_Reg-bhv " "Found design unit 1: Data_Reg-bhv" {  } { { "../Data_Register/Data_Reg.vhd" "" { Text "F:/item/CPU_8bit/Data_Register/Data_Reg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625588924112 ""} { "Info" "ISGN_ENTITY_NAME" "1 Data_Reg " "Found entity 1: Data_Reg" {  } { { "../Data_Register/Data_Reg.vhd" "" { Text "F:/item/CPU_8bit/Data_Register/Data_Reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625588924112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625588924112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/item/cpu_8bit/beat_pulse/beat_pulse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /item/cpu_8bit/beat_pulse/beat_pulse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Beat_pulse-bhv " "Found design unit 1: Beat_pulse-bhv" {  } { { "../beat_pulse/beat_pulse.vhd" "" { Text "F:/item/CPU_8bit/beat_pulse/beat_pulse.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625588924115 ""} { "Info" "ISGN_ENTITY_NAME" "1 beat_pulse " "Found entity 1: beat_pulse" {  } { { "../beat_pulse/beat_pulse.vhd" "" { Text "F:/item/CPU_8bit/beat_pulse/beat_pulse.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625588924115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625588924115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/item/cpu_8bit/alu4/alu_4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /item/cpu_8bit/alu4/alu_4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_4bit-bhv " "Found design unit 1: ALU_4bit-bhv" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625588924117 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_4bit " "Found entity 1: ALU_4bit" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625588924117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625588924117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/item/cpu_8bit/cpu_simple/tri_s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /item/cpu_8bit/cpu_simple/tri_s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tri_s-bhv " "Found design unit 1: tri_s-bhv" {  } { { "../CPU_simple/TRI_S.vhd" "" { Text "F:/item/CPU_8bit/CPU_simple/TRI_S.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625588924120 ""} { "Info" "ISGN_ENTITY_NAME" "1 tri_s " "Found entity 1: tri_s" {  } { { "../CPU_simple/TRI_S.vhd" "" { Text "F:/item/CPU_8bit/CPU_simple/TRI_S.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625588924120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625588924120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/item/cpu_8bit/cpu_simple/cpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /item/cpu_8bit/cpu_simple/cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "../CPU_simple/CPU.bdf" "" { Schematic "F:/item/CPU_8bit/CPU_simple/CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625588924122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625588924122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_e2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu_e2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_e2 " "Found entity 1: CPU_e2" {  } { { "CPU_e2.bdf" "" { Schematic "F:/item/CPU_8bit/CPU_e2/CPU_e2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625588924125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625588924125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/item/cpu_8bit/mux/mux21_s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /item/cpu_8bit/mux/mux21_s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux21_S-bhv " "Found design unit 1: mux21_S-bhv" {  } { { "../mux/mux21_S.vhd" "" { Text "F:/item/CPU_8bit/mux/mux21_S.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625588924127 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux21_S " "Found entity 1: mux21_S" {  } { { "../mux/mux21_S.vhd" "" { Text "F:/item/CPU_8bit/mux/mux21_S.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625588924127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625588924127 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU_e2 " "Elaborating entity \"CPU_e2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1625588924194 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "R " "Converted elements in bus name \"R\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "R\[7..0\] R7..0 " "Converted element name(s) from \"R\[7..0\]\" to \"R7..0\"" {  } { { "CPU_e2.bdf" "" { Schematic "F:/item/CPU_8bit/CPU_e2/CPU_e2.bdf" { { -48 888 1048 64 "inst1" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588924196 ""}  } { { "CPU_e2.bdf" "" { Schematic "F:/item/CPU_8bit/CPU_e2/CPU_e2.bdf" { { -48 888 1048 64 "inst1" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1625588924196 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "R0 " "Converted elements in bus name \"R0\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "R0\[7..0\] R07..0 " "Converted element name(s) from \"R0\[7..0\]\" to \"R07..0\"" {  } { { "CPU_e2.bdf" "" { Schematic "F:/item/CPU_8bit/CPU_e2/CPU_e2.bdf" { { -48 888 1048 64 "inst1" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588924196 ""}  } { { "CPU_e2.bdf" "" { Schematic "F:/item/CPU_8bit/CPU_e2/CPU_e2.bdf" { { -48 888 1048 64 "inst1" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1625588924196 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "R1 " "Converted elements in bus name \"R1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "R1\[7..0\] R17..0 " "Converted element name(s) from \"R1\[7..0\]\" to \"R17..0\"" {  } { { "CPU_e2.bdf" "" { Schematic "F:/item/CPU_8bit/CPU_e2/CPU_e2.bdf" { { -48 888 1048 64 "inst1" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588924196 ""}  } { { "CPU_e2.bdf" "" { Schematic "F:/item/CPU_8bit/CPU_e2/CPU_e2.bdf" { { -48 888 1048 64 "inst1" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1625588924196 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "R " "Converted elements in bus name \"R\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "R\[7..0\] R7..0 " "Converted element name(s) from \"R\[7..0\]\" to \"R7..0\"" {  } { { "CPU_e2.bdf" "" { Schematic "F:/item/CPU_8bit/CPU_e2/CPU_e2.bdf" { { 64 888 1048 176 "inst3" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588924196 ""}  } { { "CPU_e2.bdf" "" { Schematic "F:/item/CPU_8bit/CPU_e2/CPU_e2.bdf" { { 64 888 1048 176 "inst3" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1625588924196 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "R0 " "Converted elements in bus name \"R0\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "R0\[7..0\] R07..0 " "Converted element name(s) from \"R0\[7..0\]\" to \"R07..0\"" {  } { { "CPU_e2.bdf" "" { Schematic "F:/item/CPU_8bit/CPU_e2/CPU_e2.bdf" { { 64 888 1048 176 "inst3" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588924196 ""}  } { { "CPU_e2.bdf" "" { Schematic "F:/item/CPU_8bit/CPU_e2/CPU_e2.bdf" { { 64 888 1048 176 "inst3" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1625588924196 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "R1 " "Converted elements in bus name \"R1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "R1\[7..0\] R17..0 " "Converted element name(s) from \"R1\[7..0\]\" to \"R17..0\"" {  } { { "CPU_e2.bdf" "" { Schematic "F:/item/CPU_8bit/CPU_e2/CPU_e2.bdf" { { 64 888 1048 176 "inst3" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588924196 ""}  } { { "CPU_e2.bdf" "" { Schematic "F:/item/CPU_8bit/CPU_e2/CPU_e2.bdf" { { 64 888 1048 176 "inst3" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1625588924196 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "R " "Converted elements in bus name \"R\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "R\[7..0\] R7..0 " "Converted element name(s) from \"R\[7..0\]\" to \"R7..0\"" {  } { { "CPU_e2.bdf" "" { Schematic "F:/item/CPU_8bit/CPU_e2/CPU_e2.bdf" { { 184 896 1056 296 "inst9" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588924196 ""}  } { { "CPU_e2.bdf" "" { Schematic "F:/item/CPU_8bit/CPU_e2/CPU_e2.bdf" { { 184 896 1056 296 "inst9" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1625588924196 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "R0 " "Converted elements in bus name \"R0\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "R0\[7..0\] R07..0 " "Converted element name(s) from \"R0\[7..0\]\" to \"R07..0\"" {  } { { "CPU_e2.bdf" "" { Schematic "F:/item/CPU_8bit/CPU_e2/CPU_e2.bdf" { { 184 896 1056 296 "inst9" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588924196 ""}  } { { "CPU_e2.bdf" "" { Schematic "F:/item/CPU_8bit/CPU_e2/CPU_e2.bdf" { { 184 896 1056 296 "inst9" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1625588924196 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "R1 " "Converted elements in bus name \"R1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "R1\[7..0\] R17..0 " "Converted element name(s) from \"R1\[7..0\]\" to \"R17..0\"" {  } { { "CPU_e2.bdf" "" { Schematic "F:/item/CPU_8bit/CPU_e2/CPU_e2.bdf" { { 184 896 1056 296 "inst9" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588924196 ""}  } { { "CPU_e2.bdf" "" { Schematic "F:/item/CPU_8bit/CPU_e2/CPU_e2.bdf" { { 184 896 1056 296 "inst9" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1625588924196 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "R " "Converted elements in bus name \"R\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "R\[7..0\] R7..0 " "Converted element name(s) from \"R\[7..0\]\" to \"R7..0\"" {  } { { "CPU_e2.bdf" "" { Schematic "F:/item/CPU_8bit/CPU_e2/CPU_e2.bdf" { { 424 904 1064 536 "inst10" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588924197 ""}  } { { "CPU_e2.bdf" "" { Schematic "F:/item/CPU_8bit/CPU_e2/CPU_e2.bdf" { { 424 904 1064 536 "inst10" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1625588924197 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "R0 " "Converted elements in bus name \"R0\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "R0\[7..0\] R07..0 " "Converted element name(s) from \"R0\[7..0\]\" to \"R07..0\"" {  } { { "CPU_e2.bdf" "" { Schematic "F:/item/CPU_8bit/CPU_e2/CPU_e2.bdf" { { 424 904 1064 536 "inst10" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588924197 ""}  } { { "CPU_e2.bdf" "" { Schematic "F:/item/CPU_8bit/CPU_e2/CPU_e2.bdf" { { 424 904 1064 536 "inst10" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1625588924197 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "R1 " "Converted elements in bus name \"R1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "R1\[7..0\] R17..0 " "Converted element name(s) from \"R1\[7..0\]\" to \"R17..0\"" {  } { { "CPU_e2.bdf" "" { Schematic "F:/item/CPU_8bit/CPU_e2/CPU_e2.bdf" { { 424 904 1064 536 "inst10" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588924197 ""}  } { { "CPU_e2.bdf" "" { Schematic "F:/item/CPU_8bit/CPU_e2/CPU_e2.bdf" { { 424 904 1064 536 "inst10" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1625588924197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:inst8 " "Elaborating entity \"CPU\" for hierarchy \"CPU:inst8\"" {  } { { "CPU_e2.bdf" "inst8" { Schematic "F:/item/CPU_8bit/CPU_e2/CPU_e2.bdf" { { 224 496 656 512 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588924198 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "R " "Converted elements in bus name \"R\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "R\[3..0\] R3..0 " "Converted element name(s) from \"R\[3..0\]\" to \"R3..0\"" {  } { { "../CPU_simple/CPU.bdf" "" { Schematic "F:/item/CPU_8bit/CPU_simple/CPU.bdf" { { 560 -40 120 672 "inst_mux21" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588924199 ""}  } { { "../CPU_simple/CPU.bdf" "" { Schematic "F:/item/CPU_8bit/CPU_simple/CPU.bdf" { { 560 -40 120 672 "inst_mux21" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1625588924199 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "R0 " "Converted elements in bus name \"R0\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "R0\[3..0\] R03..0 " "Converted element name(s) from \"R0\[3..0\]\" to \"R03..0\"" {  } { { "../CPU_simple/CPU.bdf" "" { Schematic "F:/item/CPU_8bit/CPU_simple/CPU.bdf" { { 560 -40 120 672 "inst_mux21" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588924200 ""}  } { { "../CPU_simple/CPU.bdf" "" { Schematic "F:/item/CPU_8bit/CPU_simple/CPU.bdf" { { 560 -40 120 672 "inst_mux21" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1625588924200 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "R1 " "Converted elements in bus name \"R1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "R1\[3..0\] R13..0 " "Converted element name(s) from \"R1\[3..0\]\" to \"R13..0\"" {  } { { "../CPU_simple/CPU.bdf" "" { Schematic "F:/item/CPU_8bit/CPU_simple/CPU.bdf" { { 560 -40 120 672 "inst_mux21" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588924200 ""}  } { { "../CPU_simple/CPU.bdf" "" { Schematic "F:/item/CPU_8bit/CPU_simple/CPU.bdf" { { 560 -40 120 672 "inst_mux21" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1625588924200 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "R " "Converted elements in bus name \"R\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "R\[1..0\] R1..0 " "Converted element name(s) from \"R\[1..0\]\" to \"R1..0\"" {  } { { "../CPU_simple/CPU.bdf" "" { Schematic "F:/item/CPU_8bit/CPU_simple/CPU.bdf" { { 960 -48 112 1072 "inst3_mux" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588924200 ""}  } { { "../CPU_simple/CPU.bdf" "" { Schematic "F:/item/CPU_8bit/CPU_simple/CPU.bdf" { { 960 -48 112 1072 "inst3_mux" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1625588924200 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "R0 " "Converted elements in bus name \"R0\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "R0\[1..0\] R01..0 " "Converted element name(s) from \"R0\[1..0\]\" to \"R01..0\"" {  } { { "../CPU_simple/CPU.bdf" "" { Schematic "F:/item/CPU_8bit/CPU_simple/CPU.bdf" { { 960 -48 112 1072 "inst3_mux" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588924200 ""}  } { { "../CPU_simple/CPU.bdf" "" { Schematic "F:/item/CPU_8bit/CPU_simple/CPU.bdf" { { 960 -48 112 1072 "inst3_mux" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1625588924200 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "R1 " "Converted elements in bus name \"R1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "R1\[1..0\] R11..0 " "Converted element name(s) from \"R1\[1..0\]\" to \"R11..0\"" {  } { { "../CPU_simple/CPU.bdf" "" { Schematic "F:/item/CPU_8bit/CPU_simple/CPU.bdf" { { 960 -48 112 1072 "inst3_mux" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588924200 ""}  } { { "../CPU_simple/CPU.bdf" "" { Schematic "F:/item/CPU_8bit/CPU_simple/CPU.bdf" { { 960 -48 112 1072 "inst3_mux" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1625588924200 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "R " "Converted elements in bus name \"R\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "R\[7..0\] R7..0 " "Converted element name(s) from \"R\[7..0\]\" to \"R7..0\"" {  } { { "../CPU_simple/CPU.bdf" "" { Schematic "F:/item/CPU_8bit/CPU_simple/CPU.bdf" { { 1168 -24 136 1280 "inst5" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588924200 ""}  } { { "../CPU_simple/CPU.bdf" "" { Schematic "F:/item/CPU_8bit/CPU_simple/CPU.bdf" { { 1168 -24 136 1280 "inst5" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1625588924200 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "R0 " "Converted elements in bus name \"R0\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "R0\[7..0\] R07..0 " "Converted element name(s) from \"R0\[7..0\]\" to \"R07..0\"" {  } { { "../CPU_simple/CPU.bdf" "" { Schematic "F:/item/CPU_8bit/CPU_simple/CPU.bdf" { { 1168 -24 136 1280 "inst5" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588924200 ""}  } { { "../CPU_simple/CPU.bdf" "" { Schematic "F:/item/CPU_8bit/CPU_simple/CPU.bdf" { { 1168 -24 136 1280 "inst5" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1625588924200 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "R1 " "Converted elements in bus name \"R1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "R1\[7..0\] R17..0 " "Converted element name(s) from \"R1\[7..0\]\" to \"R17..0\"" {  } { { "../CPU_simple/CPU.bdf" "" { Schematic "F:/item/CPU_8bit/CPU_simple/CPU.bdf" { { 1168 -24 136 1280 "inst5" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588924200 ""}  } { { "../CPU_simple/CPU.bdf" "" { Schematic "F:/item/CPU_8bit/CPU_simple/CPU.bdf" { { 1168 -24 136 1280 "inst5" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1625588924200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DR_8bit CPU:inst8\|DR_8bit:inst19 " "Elaborating entity \"DR_8bit\" for hierarchy \"CPU:inst8\|DR_8bit:inst19\"" {  } { { "../CPU_simple/CPU.bdf" "inst19" { Schematic "F:/item/CPU_8bit/CPU_simple/CPU.bdf" { { 992 776 936 1136 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588924202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR_8bit CPU:inst8\|IR_8bit:inst4 " "Elaborating entity \"IR_8bit\" for hierarchy \"CPU:inst8\|IR_8bit:inst4\"" {  } { { "../CPU_simple/CPU.bdf" "inst4" { Schematic "F:/item/CPU_8bit/CPU_simple/CPU.bdf" { { 792 736 896 872 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588924204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "beat_pulse CPU:inst8\|beat_pulse:inst23 " "Elaborating entity \"beat_pulse\" for hierarchy \"CPU:inst8\|beat_pulse:inst23\"" {  } { { "../CPU_simple/CPU.bdf" "inst23" { Schematic "F:/item/CPU_8bit/CPU_simple/CPU.bdf" { { 544 720 848 656 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588924207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_IR_8bit CPU:inst8\|ROM_IR_8bit:inst8 " "Elaborating entity \"ROM_IR_8bit\" for hierarchy \"CPU:inst8\|ROM_IR_8bit:inst8\"" {  } { { "../CPU_simple/CPU.bdf" "inst8" { Schematic "F:/item/CPU_8bit/CPU_simple/CPU.bdf" { { 760 488 624 856 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588924209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_IR CPU:inst8\|ROM_IR_8bit:inst8\|ROM_IR:inst1 " "Elaborating entity \"ROM_IR\" for hierarchy \"CPU:inst8\|ROM_IR_8bit:inst8\|ROM_IR:inst1\"" {  } { { "../ROM_IR/ROM_IR_8bit.bdf" "inst1" { Schematic "F:/item/CPU_8bit/ROM_IR/ROM_IR_8bit.bdf" { { 360 368 584 488 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588924212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CPU:inst8\|ROM_IR_8bit:inst8\|ROM_IR:inst1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"CPU:inst8\|ROM_IR_8bit:inst8\|ROM_IR:inst1\|altsyncram:altsyncram_component\"" {  } { { "../ROM_IR/ROM_IR.vhd" "altsyncram_component" { Text "F:/item/CPU_8bit/ROM_IR/ROM_IR.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588924252 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:inst8\|ROM_IR_8bit:inst8\|ROM_IR:inst1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"CPU:inst8\|ROM_IR_8bit:inst8\|ROM_IR:inst1\|altsyncram:altsyncram_component\"" {  } { { "../ROM_IR/ROM_IR.vhd" "" { Text "F:/item/CPU_8bit/ROM_IR/ROM_IR.vhd" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625588924254 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:inst8\|ROM_IR_8bit:inst8\|ROM_IR:inst1\|altsyncram:altsyncram_component " "Instantiated megafunction \"CPU:inst8\|ROM_IR_8bit:inst8\|ROM_IR:inst1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588924254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588924254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file app.hex " "Parameter \"init_file\" = \"app.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588924254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588924254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588924254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588924254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588924254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588924254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588924254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588924254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588924254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588924254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588924254 ""}  } { { "../ROM_IR/ROM_IR.vhd" "" { Text "F:/item/CPU_8bit/ROM_IR/ROM_IR.vhd" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1625588924254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_re71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_re71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_re71 " "Found entity 1: altsyncram_re71" {  } { { "db/altsyncram_re71.tdf" "" { Text "F:/item/CPU_8bit/CPU_e2/db/altsyncram_re71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625588924316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625588924316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_re71 CPU:inst8\|ROM_IR_8bit:inst8\|ROM_IR:inst1\|altsyncram:altsyncram_component\|altsyncram_re71:auto_generated " "Elaborating entity \"altsyncram_re71\" for hierarchy \"CPU:inst8\|ROM_IR_8bit:inst8\|ROM_IR:inst1\|altsyncram:altsyncram_component\|altsyncram_re71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588924317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC CPU:inst8\|PC:inst3 " "Elaborating entity \"PC\" for hierarchy \"CPU:inst8\|PC:inst3\"" {  } { { "../CPU_simple/CPU.bdf" "inst3" { Schematic "F:/item/CPU_8bit/CPU_simple/CPU.bdf" { { 744 264 440 856 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588924324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux21 CPU:inst8\|mux21:inst_mux21 " "Elaborating entity \"mux21\" for hierarchy \"CPU:inst8\|mux21:inst_mux21\"" {  } { { "../CPU_simple/CPU.bdf" "inst_mux21" { Schematic "F:/item/CPU_8bit/CPU_simple/CPU.bdf" { { 560 -40 120 672 "inst_mux21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588924326 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R0 mux21.vhd(17) " "VHDL Process Statement warning at mux21.vhd(17): signal \"R0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../mux/mux21.vhd" "" { Text "F:/item/CPU_8bit/mux/mux21.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588924327 "|CPU_e2|CPU:inst8|mux21:inst_mux21"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R1 mux21.vhd(18) " "VHDL Process Statement warning at mux21.vhd(18): signal \"R1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../mux/mux21.vhd" "" { Text "F:/item/CPU_8bit/mux/mux21.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588924327 "|CPU_e2|CPU:inst8|mux21:inst_mux21"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_4bit CPU:inst8\|ALU_4bit:inst1 " "Elaborating entity \"ALU_4bit\" for hierarchy \"CPU:inst8\|ALU_4bit:inst1\"" {  } { { "../CPU_simple/CPU.bdf" "inst1" { Schematic "F:/item/CPU_8bit/CPU_simple/CPU.bdf" { { 1016 528 696 1128 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588924328 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ain ALU_4bit.vhd(31) " "VHDL Process Statement warning at ALU_4bit.vhd(31): signal \"Ain\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588924330 "|CPU_e2|CPU:inst8|ALU_4bit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Bin ALU_4bit.vhd(31) " "VHDL Process Statement warning at ALU_4bit.vhd(31): signal \"Bin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588924330 "|CPU_e2|CPU:inst8|ALU_4bit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Aov ALU_4bit.vhd(32) " "VHDL Process Statement warning at ALU_4bit.vhd(32): signal \"Aov\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588924330 "|CPU_e2|CPU:inst8|ALU_4bit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Bov ALU_4bit.vhd(32) " "VHDL Process Statement warning at ALU_4bit.vhd(32): signal \"Bov\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588924330 "|CPU_e2|CPU:inst8|ALU_4bit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "F_out ALU_4bit.vhd(33) " "VHDL Process Statement warning at ALU_4bit.vhd(33): signal \"F_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588924330 "|CPU_e2|CPU:inst8|ALU_4bit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "F_out ALU_4bit.vhd(34) " "VHDL Process Statement warning at ALU_4bit.vhd(34): signal \"F_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588924330 "|CPU_e2|CPU:inst8|ALU_4bit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "F_ov ALU_4bit.vhd(35) " "VHDL Process Statement warning at ALU_4bit.vhd(35): signal \"F_ov\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588924330 "|CPU_e2|CPU:inst8|ALU_4bit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ain ALU_4bit.vhd(36) " "VHDL Process Statement warning at ALU_4bit.vhd(36): signal \"Ain\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588924330 "|CPU_e2|CPU:inst8|ALU_4bit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Bin ALU_4bit.vhd(36) " "VHDL Process Statement warning at ALU_4bit.vhd(36): signal \"Bin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588924330 "|CPU_e2|CPU:inst8|ALU_4bit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Aov ALU_4bit.vhd(37) " "VHDL Process Statement warning at ALU_4bit.vhd(37): signal \"Aov\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588924330 "|CPU_e2|CPU:inst8|ALU_4bit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Bov ALU_4bit.vhd(37) " "VHDL Process Statement warning at ALU_4bit.vhd(37): signal \"Bov\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588924330 "|CPU_e2|CPU:inst8|ALU_4bit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "F_out ALU_4bit.vhd(38) " "VHDL Process Statement warning at ALU_4bit.vhd(38): signal \"F_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588924330 "|CPU_e2|CPU:inst8|ALU_4bit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "F_out ALU_4bit.vhd(39) " "VHDL Process Statement warning at ALU_4bit.vhd(39): signal \"F_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588924330 "|CPU_e2|CPU:inst8|ALU_4bit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "F_ov ALU_4bit.vhd(40) " "VHDL Process Statement warning at ALU_4bit.vhd(40): signal \"F_ov\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588924330 "|CPU_e2|CPU:inst8|ALU_4bit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ain ALU_4bit.vhd(41) " "VHDL Process Statement warning at ALU_4bit.vhd(41): signal \"Ain\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588924330 "|CPU_e2|CPU:inst8|ALU_4bit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Bin ALU_4bit.vhd(41) " "VHDL Process Statement warning at ALU_4bit.vhd(41): signal \"Bin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588924330 "|CPU_e2|CPU:inst8|ALU_4bit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Aov ALU_4bit.vhd(42) " "VHDL Process Statement warning at ALU_4bit.vhd(42): signal \"Aov\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588924330 "|CPU_e2|CPU:inst8|ALU_4bit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Bov ALU_4bit.vhd(42) " "VHDL Process Statement warning at ALU_4bit.vhd(42): signal \"Bov\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588924330 "|CPU_e2|CPU:inst8|ALU_4bit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "F_out ALU_4bit.vhd(43) " "VHDL Process Statement warning at ALU_4bit.vhd(43): signal \"F_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588924330 "|CPU_e2|CPU:inst8|ALU_4bit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "F_out ALU_4bit.vhd(44) " "VHDL Process Statement warning at ALU_4bit.vhd(44): signal \"F_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588924331 "|CPU_e2|CPU:inst8|ALU_4bit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "F_ov ALU_4bit.vhd(45) " "VHDL Process Statement warning at ALU_4bit.vhd(45): signal \"F_ov\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588924331 "|CPU_e2|CPU:inst8|ALU_4bit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ain ALU_4bit.vhd(46) " "VHDL Process Statement warning at ALU_4bit.vhd(46): signal \"Ain\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588924331 "|CPU_e2|CPU:inst8|ALU_4bit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Bin ALU_4bit.vhd(46) " "VHDL Process Statement warning at ALU_4bit.vhd(46): signal \"Bin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588924331 "|CPU_e2|CPU:inst8|ALU_4bit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Aov ALU_4bit.vhd(47) " "VHDL Process Statement warning at ALU_4bit.vhd(47): signal \"Aov\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588924331 "|CPU_e2|CPU:inst8|ALU_4bit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Bov ALU_4bit.vhd(47) " "VHDL Process Statement warning at ALU_4bit.vhd(47): signal \"Bov\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588924331 "|CPU_e2|CPU:inst8|ALU_4bit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "F_out ALU_4bit.vhd(48) " "VHDL Process Statement warning at ALU_4bit.vhd(48): signal \"F_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588924331 "|CPU_e2|CPU:inst8|ALU_4bit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "F_out ALU_4bit.vhd(49) " "VHDL Process Statement warning at ALU_4bit.vhd(49): signal \"F_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588924331 "|CPU_e2|CPU:inst8|ALU_4bit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "F_ov ALU_4bit.vhd(50) " "VHDL Process Statement warning at ALU_4bit.vhd(50): signal \"F_ov\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588924331 "|CPU_e2|CPU:inst8|ALU_4bit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ain ALU_4bit.vhd(51) " "VHDL Process Statement warning at ALU_4bit.vhd(51): signal \"Ain\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588924331 "|CPU_e2|CPU:inst8|ALU_4bit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Aov ALU_4bit.vhd(52) " "VHDL Process Statement warning at ALU_4bit.vhd(52): signal \"Aov\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588924331 "|CPU_e2|CPU:inst8|ALU_4bit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "F_out ALU_4bit.vhd(53) " "VHDL Process Statement warning at ALU_4bit.vhd(53): signal \"F_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588924331 "|CPU_e2|CPU:inst8|ALU_4bit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "F_out ALU_4bit.vhd(54) " "VHDL Process Statement warning at ALU_4bit.vhd(54): signal \"F_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588924331 "|CPU_e2|CPU:inst8|ALU_4bit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "F_ov ALU_4bit.vhd(55) " "VHDL Process Statement warning at ALU_4bit.vhd(55): signal \"F_ov\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588924331 "|CPU_e2|CPU:inst8|ALU_4bit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ain ALU_4bit.vhd(56) " "VHDL Process Statement warning at ALU_4bit.vhd(56): signal \"Ain\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588924331 "|CPU_e2|CPU:inst8|ALU_4bit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Bin ALU_4bit.vhd(56) " "VHDL Process Statement warning at ALU_4bit.vhd(56): signal \"Bin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588924331 "|CPU_e2|CPU:inst8|ALU_4bit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Aov ALU_4bit.vhd(57) " "VHDL Process Statement warning at ALU_4bit.vhd(57): signal \"Aov\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588924331 "|CPU_e2|CPU:inst8|ALU_4bit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Bov ALU_4bit.vhd(57) " "VHDL Process Statement warning at ALU_4bit.vhd(57): signal \"Bov\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588924331 "|CPU_e2|CPU:inst8|ALU_4bit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "F_out ALU_4bit.vhd(58) " "VHDL Process Statement warning at ALU_4bit.vhd(58): signal \"F_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588924331 "|CPU_e2|CPU:inst8|ALU_4bit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "F_out ALU_4bit.vhd(59) " "VHDL Process Statement warning at ALU_4bit.vhd(59): signal \"F_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588924331 "|CPU_e2|CPU:inst8|ALU_4bit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "F_ov ALU_4bit.vhd(60) " "VHDL Process Statement warning at ALU_4bit.vhd(60): signal \"F_ov\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588924332 "|CPU_e2|CPU:inst8|ALU_4bit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ain ALU_4bit.vhd(61) " "VHDL Process Statement warning at ALU_4bit.vhd(61): signal \"Ain\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588924332 "|CPU_e2|CPU:inst8|ALU_4bit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Bin ALU_4bit.vhd(61) " "VHDL Process Statement warning at ALU_4bit.vhd(61): signal \"Bin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588924332 "|CPU_e2|CPU:inst8|ALU_4bit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Aov ALU_4bit.vhd(62) " "VHDL Process Statement warning at ALU_4bit.vhd(62): signal \"Aov\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588924332 "|CPU_e2|CPU:inst8|ALU_4bit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Bov ALU_4bit.vhd(62) " "VHDL Process Statement warning at ALU_4bit.vhd(62): signal \"Bov\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588924332 "|CPU_e2|CPU:inst8|ALU_4bit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "F_out ALU_4bit.vhd(63) " "VHDL Process Statement warning at ALU_4bit.vhd(63): signal \"F_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588924332 "|CPU_e2|CPU:inst8|ALU_4bit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "F_out ALU_4bit.vhd(64) " "VHDL Process Statement warning at ALU_4bit.vhd(64): signal \"F_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588924332 "|CPU_e2|CPU:inst8|ALU_4bit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "F_ov ALU_4bit.vhd(65) " "VHDL Process Statement warning at ALU_4bit.vhd(65): signal \"F_ov\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588924332 "|CPU_e2|CPU:inst8|ALU_4bit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ain ALU_4bit.vhd(66) " "VHDL Process Statement warning at ALU_4bit.vhd(66): signal \"Ain\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588924332 "|CPU_e2|CPU:inst8|ALU_4bit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Bin ALU_4bit.vhd(66) " "VHDL Process Statement warning at ALU_4bit.vhd(66): signal \"Bin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588924332 "|CPU_e2|CPU:inst8|ALU_4bit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Aov ALU_4bit.vhd(67) " "VHDL Process Statement warning at ALU_4bit.vhd(67): signal \"Aov\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588924332 "|CPU_e2|CPU:inst8|ALU_4bit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Bov ALU_4bit.vhd(67) " "VHDL Process Statement warning at ALU_4bit.vhd(67): signal \"Bov\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588924332 "|CPU_e2|CPU:inst8|ALU_4bit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "F_out ALU_4bit.vhd(68) " "VHDL Process Statement warning at ALU_4bit.vhd(68): signal \"F_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588924332 "|CPU_e2|CPU:inst8|ALU_4bit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "F_out ALU_4bit.vhd(69) " "VHDL Process Statement warning at ALU_4bit.vhd(69): signal \"F_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588924332 "|CPU_e2|CPU:inst8|ALU_4bit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "F_ov ALU_4bit.vhd(70) " "VHDL Process Statement warning at ALU_4bit.vhd(70): signal \"F_ov\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588924332 "|CPU_e2|CPU:inst8|ALU_4bit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A0 ALU_4bit.vhd(74) " "VHDL Process Statement warning at ALU_4bit.vhd(74): signal \"A0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588924332 "|CPU_e2|CPU:inst8|ALU_4bit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "F_out ALU_4bit.vhd(78) " "VHDL Process Statement warning at ALU_4bit.vhd(78): signal \"F_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588924332 "|CPU_e2|CPU:inst8|ALU_4bit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "F_out ALU_4bit.vhd(79) " "VHDL Process Statement warning at ALU_4bit.vhd(79): signal \"F_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588924332 "|CPU_e2|CPU:inst8|ALU_4bit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ain ALU_4bit.vhd(80) " "VHDL Process Statement warning at ALU_4bit.vhd(80): signal \"Ain\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588924332 "|CPU_e2|CPU:inst8|ALU_4bit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Bin ALU_4bit.vhd(80) " "VHDL Process Statement warning at ALU_4bit.vhd(80): signal \"Bin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588924332 "|CPU_e2|CPU:inst8|ALU_4bit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "F_out ALU_4bit.vhd(83) " "VHDL Process Statement warning at ALU_4bit.vhd(83): signal \"F_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588924332 "|CPU_e2|CPU:inst8|ALU_4bit:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "F_ov ALU_4bit.vhd(20) " "VHDL Process Statement warning at ALU_4bit.vhd(20): inferring latch(es) for signal or variable \"F_ov\", which holds its previous value in one or more paths through the process" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1625588924333 "|CPU_e2|CPU:inst8|ALU_4bit:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F_ov\[7\] ALU_4bit.vhd(20) " "Inferred latch for \"F_ov\[7\]\" at ALU_4bit.vhd(20)" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625588924333 "|CPU_e2|CPU:inst8|ALU_4bit:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F_ov\[8\] ALU_4bit.vhd(20) " "Inferred latch for \"F_ov\[8\]\" at ALU_4bit.vhd(20)" {  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625588924333 "|CPU_e2|CPU:inst8|ALU_4bit:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DR_R CPU:inst8\|DR_R:inst " "Elaborating entity \"DR_R\" for hierarchy \"CPU:inst8\|DR_R:inst\"" {  } { { "../CPU_simple/CPU.bdf" "inst" { Schematic "F:/item/CPU_8bit/CPU_simple/CPU.bdf" { { 1048 240 392 1208 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588924334 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "R " "Converted elements in bus name \"R\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "R\[7..0\] R7..0 " "Converted element name(s) from \"R\[7..0\]\" to \"R7..0\"" {  } { { "../Data_Register/DR_R.bdf" "" { Schematic "F:/item/CPU_8bit/Data_Register/DR_R.bdf" { { 168 672 832 312 "inst" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588924335 ""}  } { { "../Data_Register/DR_R.bdf" "" { Schematic "F:/item/CPU_8bit/Data_Register/DR_R.bdf" { { 168 672 832 312 "inst" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1625588924335 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "R0 " "Converted elements in bus name \"R0\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "R0\[7..0\] R07..0 " "Converted element name(s) from \"R0\[7..0\]\" to \"R07..0\"" {  } { { "../Data_Register/DR_R.bdf" "" { Schematic "F:/item/CPU_8bit/Data_Register/DR_R.bdf" { { 168 672 832 312 "inst" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588924335 ""}  } { { "../Data_Register/DR_R.bdf" "" { Schematic "F:/item/CPU_8bit/Data_Register/DR_R.bdf" { { 168 672 832 312 "inst" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1625588924335 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "R1 " "Converted elements in bus name \"R1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "R1\[7..0\] R17..0 " "Converted element name(s) from \"R1\[7..0\]\" to \"R17..0\"" {  } { { "../Data_Register/DR_R.bdf" "" { Schematic "F:/item/CPU_8bit/Data_Register/DR_R.bdf" { { 168 672 832 312 "inst" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588924335 ""}  } { { "../Data_Register/DR_R.bdf" "" { Schematic "F:/item/CPU_8bit/Data_Register/DR_R.bdf" { { 168 672 832 312 "inst" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1625588924335 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "R2 " "Converted elements in bus name \"R2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "R2\[7..0\] R27..0 " "Converted element name(s) from \"R2\[7..0\]\" to \"R27..0\"" {  } { { "../Data_Register/DR_R.bdf" "" { Schematic "F:/item/CPU_8bit/Data_Register/DR_R.bdf" { { 168 672 832 312 "inst" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588924335 ""}  } { { "../Data_Register/DR_R.bdf" "" { Schematic "F:/item/CPU_8bit/Data_Register/DR_R.bdf" { { 168 672 832 312 "inst" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1625588924335 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "R3 " "Converted elements in bus name \"R3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "R3\[7..0\] R37..0 " "Converted element name(s) from \"R3\[7..0\]\" to \"R37..0\"" {  } { { "../Data_Register/DR_R.bdf" "" { Schematic "F:/item/CPU_8bit/Data_Register/DR_R.bdf" { { 168 672 832 312 "inst" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588924335 ""}  } { { "../Data_Register/DR_R.bdf" "" { Schematic "F:/item/CPU_8bit/Data_Register/DR_R.bdf" { { 168 672 832 312 "inst" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1625588924335 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "R " "Converted elements in bus name \"R\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "R\[7..0\] R7..0 " "Converted element name(s) from \"R\[7..0\]\" to \"R7..0\"" {  } { { "../Data_Register/DR_R.bdf" "" { Schematic "F:/item/CPU_8bit/Data_Register/DR_R.bdf" { { 360 664 824 504 "inst3" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588924335 ""}  } { { "../Data_Register/DR_R.bdf" "" { Schematic "F:/item/CPU_8bit/Data_Register/DR_R.bdf" { { 360 664 824 504 "inst3" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1625588924335 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "R0 " "Converted elements in bus name \"R0\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "R0\[7..0\] R07..0 " "Converted element name(s) from \"R0\[7..0\]\" to \"R07..0\"" {  } { { "../Data_Register/DR_R.bdf" "" { Schematic "F:/item/CPU_8bit/Data_Register/DR_R.bdf" { { 360 664 824 504 "inst3" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588924335 ""}  } { { "../Data_Register/DR_R.bdf" "" { Schematic "F:/item/CPU_8bit/Data_Register/DR_R.bdf" { { 360 664 824 504 "inst3" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1625588924335 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "R1 " "Converted elements in bus name \"R1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "R1\[7..0\] R17..0 " "Converted element name(s) from \"R1\[7..0\]\" to \"R17..0\"" {  } { { "../Data_Register/DR_R.bdf" "" { Schematic "F:/item/CPU_8bit/Data_Register/DR_R.bdf" { { 360 664 824 504 "inst3" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588924336 ""}  } { { "../Data_Register/DR_R.bdf" "" { Schematic "F:/item/CPU_8bit/Data_Register/DR_R.bdf" { { 360 664 824 504 "inst3" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1625588924336 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "R2 " "Converted elements in bus name \"R2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "R2\[7..0\] R27..0 " "Converted element name(s) from \"R2\[7..0\]\" to \"R27..0\"" {  } { { "../Data_Register/DR_R.bdf" "" { Schematic "F:/item/CPU_8bit/Data_Register/DR_R.bdf" { { 360 664 824 504 "inst3" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588924336 ""}  } { { "../Data_Register/DR_R.bdf" "" { Schematic "F:/item/CPU_8bit/Data_Register/DR_R.bdf" { { 360 664 824 504 "inst3" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1625588924336 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "R3 " "Converted elements in bus name \"R3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "R3\[7..0\] R37..0 " "Converted element name(s) from \"R3\[7..0\]\" to \"R37..0\"" {  } { { "../Data_Register/DR_R.bdf" "" { Schematic "F:/item/CPU_8bit/Data_Register/DR_R.bdf" { { 360 664 824 504 "inst3" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588924336 ""}  } { { "../Data_Register/DR_R.bdf" "" { Schematic "F:/item/CPU_8bit/Data_Register/DR_R.bdf" { { 360 664 824 504 "inst3" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1625588924336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux41_clk CPU:inst8\|DR_R:inst\|mux41_clk:inst " "Elaborating entity \"mux41_clk\" for hierarchy \"CPU:inst8\|DR_R:inst\|mux41_clk:inst\"" {  } { { "../Data_Register/DR_R.bdf" "inst" { Schematic "F:/item/CPU_8bit/Data_Register/DR_R.bdf" { { 168 672 832 312 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588924337 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R0 mux41_clk.vhd(17) " "VHDL Process Statement warning at mux41_clk.vhd(17): signal \"R0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../mux/mux41_clk.vhd" "" { Text "F:/item/CPU_8bit/mux/mux41_clk.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588924339 "|CPU_e2|CPU:inst8|DR_R:inst|mux41_clk:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R1 mux41_clk.vhd(18) " "VHDL Process Statement warning at mux41_clk.vhd(18): signal \"R1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../mux/mux41_clk.vhd" "" { Text "F:/item/CPU_8bit/mux/mux41_clk.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588924339 "|CPU_e2|CPU:inst8|DR_R:inst|mux41_clk:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R2 mux41_clk.vhd(19) " "VHDL Process Statement warning at mux41_clk.vhd(19): signal \"R2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../mux/mux41_clk.vhd" "" { Text "F:/item/CPU_8bit/mux/mux41_clk.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588924339 "|CPU_e2|CPU:inst8|DR_R:inst|mux41_clk:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R3 mux41_clk.vhd(20) " "VHDL Process Statement warning at mux41_clk.vhd(20): signal \"R3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../mux/mux41_clk.vhd" "" { Text "F:/item/CPU_8bit/mux/mux41_clk.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588924339 "|CPU_e2|CPU:inst8|DR_R:inst|mux41_clk:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Reg CPU:inst8\|DR_R:inst\|Data_Reg:inst1 " "Elaborating entity \"Data_Reg\" for hierarchy \"CPU:inst8\|DR_R:inst\|Data_Reg:inst1\"" {  } { { "../Data_Register/DR_R.bdf" "inst1" { Schematic "F:/item/CPU_8bit/Data_Register/DR_R.bdf" { { 248 344 520 392 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588924359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux81 CPU:inst8\|mux81:inst5 " "Elaborating entity \"mux81\" for hierarchy \"CPU:inst8\|mux81:inst5\"" {  } { { "../CPU_simple/CPU.bdf" "inst5" { Schematic "F:/item/CPU_8bit/CPU_simple/CPU.bdf" { { 1168 -24 136 1280 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588924362 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R0 mux81_clk.vhd(17) " "VHDL Process Statement warning at mux81_clk.vhd(17): signal \"R0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../mux/mux81_clk.vhd" "" { Text "F:/item/CPU_8bit/mux/mux81_clk.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588924363 "|CPU_e2|CPU:inst8|mux81:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R1 mux81_clk.vhd(18) " "VHDL Process Statement warning at mux81_clk.vhd(18): signal \"R1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../mux/mux81_clk.vhd" "" { Text "F:/item/CPU_8bit/mux/mux81_clk.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588924363 "|CPU_e2|CPU:inst8|mux81:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data CPU:inst8\|data:inst27 " "Elaborating entity \"data\" for hierarchy \"CPU:inst8\|data:inst27\"" {  } { { "../CPU_simple/CPU.bdf" "inst27" { Schematic "F:/item/CPU_8bit/CPU_simple/CPU.bdf" { { 424 -120 40 504 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588924377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux21_S CPU:inst8\|mux21_S:inst3_mux " "Elaborating entity \"mux21_S\" for hierarchy \"CPU:inst8\|mux21_S:inst3_mux\"" {  } { { "../CPU_simple/CPU.bdf" "inst3_mux" { Schematic "F:/item/CPU_8bit/CPU_simple/CPU.bdf" { { 960 -48 112 1072 "inst3_mux" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588924379 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R0 mux21_S.vhd(17) " "VHDL Process Statement warning at mux21_S.vhd(17): signal \"R0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../mux/mux21_S.vhd" "" { Text "F:/item/CPU_8bit/mux/mux21_S.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588924380 "|CPU_e2|CPU:inst8|mux21_S:inst3_mux"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R1 mux21_S.vhd(18) " "VHDL Process Statement warning at mux21_S.vhd(18): signal \"R1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../mux/mux21_S.vhd" "" { Text "F:/item/CPU_8bit/mux/mux21_S.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1625588924380 "|CPU_e2|CPU:inst8|mux21_S:inst3_mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex2_7seg hex2_7seg:inst6 " "Elaborating entity \"hex2_7seg\" for hierarchy \"hex2_7seg:inst6\"" {  } { { "CPU_e2.bdf" "inst6" { Schematic "F:/item/CPU_8bit/CPU_e2/CPU_e2.bdf" { { -48 1120 1296 32 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588924383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_7seg hex2_7seg:inst6\|bcd_7seg:H1 " "Elaborating entity \"bcd_7seg\" for hierarchy \"hex2_7seg:inst6\|bcd_7seg:H1\"" {  } { { "../HEX2_7seg/HEX2_7seg.vhd" "H1" { Text "F:/item/CPU_8bit/HEX2_7seg/HEX2_7seg.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625588924385 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst8\|DR_R:inst\|inst2\[7\] CPU:inst8\|ALU_4bit:inst1\|F_out " "Converted the fan-out from the tri-state buffer \"CPU:inst8\|DR_R:inst\|inst2\[7\]\" to the node \"CPU:inst8\|ALU_4bit:inst1\|F_out\" into an OR gate" {  } { { "../Data_Register/DR_R.bdf" "" { Schematic "F:/item/CPU_8bit/Data_Register/DR_R.bdf" { { 184 1032 1080 216 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1625588924954 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst8\|DR_R:inst\|inst2\[6\] CPU:inst8\|ALU_4bit:inst1\|F_out " "Converted the fan-out from the tri-state buffer \"CPU:inst8\|DR_R:inst\|inst2\[6\]\" to the node \"CPU:inst8\|ALU_4bit:inst1\|F_out\" into an OR gate" {  } { { "../Data_Register/DR_R.bdf" "" { Schematic "F:/item/CPU_8bit/Data_Register/DR_R.bdf" { { 184 1032 1080 216 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1625588924954 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst8\|DR_R:inst\|inst2\[5\] CPU:inst8\|ALU_4bit:inst1\|F_out " "Converted the fan-out from the tri-state buffer \"CPU:inst8\|DR_R:inst\|inst2\[5\]\" to the node \"CPU:inst8\|ALU_4bit:inst1\|F_out\" into an OR gate" {  } { { "../Data_Register/DR_R.bdf" "" { Schematic "F:/item/CPU_8bit/Data_Register/DR_R.bdf" { { 184 1032 1080 216 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1625588924954 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst8\|DR_R:inst\|inst2\[4\] CPU:inst8\|ALU_4bit:inst1\|F_out " "Converted the fan-out from the tri-state buffer \"CPU:inst8\|DR_R:inst\|inst2\[4\]\" to the node \"CPU:inst8\|ALU_4bit:inst1\|F_out\" into an OR gate" {  } { { "../Data_Register/DR_R.bdf" "" { Schematic "F:/item/CPU_8bit/Data_Register/DR_R.bdf" { { 184 1032 1080 216 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1625588924954 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst8\|DR_R:inst\|inst2\[3\] CPU:inst8\|ALU_4bit:inst1\|F_out " "Converted the fan-out from the tri-state buffer \"CPU:inst8\|DR_R:inst\|inst2\[3\]\" to the node \"CPU:inst8\|ALU_4bit:inst1\|F_out\" into an OR gate" {  } { { "../Data_Register/DR_R.bdf" "" { Schematic "F:/item/CPU_8bit/Data_Register/DR_R.bdf" { { 184 1032 1080 216 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1625588924954 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst8\|DR_R:inst\|inst2\[2\] CPU:inst8\|ALU_4bit:inst1\|F_out " "Converted the fan-out from the tri-state buffer \"CPU:inst8\|DR_R:inst\|inst2\[2\]\" to the node \"CPU:inst8\|ALU_4bit:inst1\|F_out\" into an OR gate" {  } { { "../Data_Register/DR_R.bdf" "" { Schematic "F:/item/CPU_8bit/Data_Register/DR_R.bdf" { { 184 1032 1080 216 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1625588924954 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst8\|DR_R:inst\|inst2\[1\] CPU:inst8\|ALU_4bit:inst1\|F_out " "Converted the fan-out from the tri-state buffer \"CPU:inst8\|DR_R:inst\|inst2\[1\]\" to the node \"CPU:inst8\|ALU_4bit:inst1\|F_out\" into an OR gate" {  } { { "../Data_Register/DR_R.bdf" "" { Schematic "F:/item/CPU_8bit/Data_Register/DR_R.bdf" { { 184 1032 1080 216 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1625588924954 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst8\|DR_R:inst\|inst2\[0\] CPU:inst8\|ALU_4bit:inst1\|F_out " "Converted the fan-out from the tri-state buffer \"CPU:inst8\|DR_R:inst\|inst2\[0\]\" to the node \"CPU:inst8\|ALU_4bit:inst1\|F_out\" into an OR gate" {  } { { "../Data_Register/DR_R.bdf" "" { Schematic "F:/item/CPU_8bit/Data_Register/DR_R.bdf" { { 184 1032 1080 216 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1625588924954 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst8\|DR_R:inst\|inst4\[7\] CPU:inst8\|ALU_4bit:inst1\|F_out " "Converted the fan-out from the tri-state buffer \"CPU:inst8\|DR_R:inst\|inst4\[7\]\" to the node \"CPU:inst8\|ALU_4bit:inst1\|F_out\" into an OR gate" {  } { { "../Data_Register/DR_R.bdf" "" { Schematic "F:/item/CPU_8bit/Data_Register/DR_R.bdf" { { 376 1032 1080 408 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1625588924954 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst8\|DR_R:inst\|inst4\[6\] CPU:inst8\|ALU_4bit:inst1\|F_out " "Converted the fan-out from the tri-state buffer \"CPU:inst8\|DR_R:inst\|inst4\[6\]\" to the node \"CPU:inst8\|ALU_4bit:inst1\|F_out\" into an OR gate" {  } { { "../Data_Register/DR_R.bdf" "" { Schematic "F:/item/CPU_8bit/Data_Register/DR_R.bdf" { { 376 1032 1080 408 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1625588924954 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst8\|DR_R:inst\|inst4\[5\] CPU:inst8\|ALU_4bit:inst1\|F_out " "Converted the fan-out from the tri-state buffer \"CPU:inst8\|DR_R:inst\|inst4\[5\]\" to the node \"CPU:inst8\|ALU_4bit:inst1\|F_out\" into an OR gate" {  } { { "../Data_Register/DR_R.bdf" "" { Schematic "F:/item/CPU_8bit/Data_Register/DR_R.bdf" { { 376 1032 1080 408 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1625588924954 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst8\|DR_R:inst\|inst4\[4\] CPU:inst8\|ALU_4bit:inst1\|F_out " "Converted the fan-out from the tri-state buffer \"CPU:inst8\|DR_R:inst\|inst4\[4\]\" to the node \"CPU:inst8\|ALU_4bit:inst1\|F_out\" into an OR gate" {  } { { "../Data_Register/DR_R.bdf" "" { Schematic "F:/item/CPU_8bit/Data_Register/DR_R.bdf" { { 376 1032 1080 408 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1625588924954 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst8\|DR_R:inst\|inst4\[3\] CPU:inst8\|ALU_4bit:inst1\|F_out " "Converted the fan-out from the tri-state buffer \"CPU:inst8\|DR_R:inst\|inst4\[3\]\" to the node \"CPU:inst8\|ALU_4bit:inst1\|F_out\" into an OR gate" {  } { { "../Data_Register/DR_R.bdf" "" { Schematic "F:/item/CPU_8bit/Data_Register/DR_R.bdf" { { 376 1032 1080 408 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1625588924954 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst8\|DR_R:inst\|inst4\[2\] CPU:inst8\|ALU_4bit:inst1\|F_out " "Converted the fan-out from the tri-state buffer \"CPU:inst8\|DR_R:inst\|inst4\[2\]\" to the node \"CPU:inst8\|ALU_4bit:inst1\|F_out\" into an OR gate" {  } { { "../Data_Register/DR_R.bdf" "" { Schematic "F:/item/CPU_8bit/Data_Register/DR_R.bdf" { { 376 1032 1080 408 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1625588924954 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst8\|DR_R:inst\|inst4\[1\] CPU:inst8\|ALU_4bit:inst1\|F_out " "Converted the fan-out from the tri-state buffer \"CPU:inst8\|DR_R:inst\|inst4\[1\]\" to the node \"CPU:inst8\|ALU_4bit:inst1\|F_out\" into an OR gate" {  } { { "../Data_Register/DR_R.bdf" "" { Schematic "F:/item/CPU_8bit/Data_Register/DR_R.bdf" { { 376 1032 1080 408 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1625588924954 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst8\|DR_R:inst\|inst4\[0\] CPU:inst8\|ALU_4bit:inst1\|F_out " "Converted the fan-out from the tri-state buffer \"CPU:inst8\|DR_R:inst\|inst4\[0\]\" to the node \"CPU:inst8\|ALU_4bit:inst1\|F_out\" into an OR gate" {  } { { "../Data_Register/DR_R.bdf" "" { Schematic "F:/item/CPU_8bit/Data_Register/DR_R.bdf" { { 376 1032 1080 408 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1625588924954 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1625588924954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:inst8\|ALU_4bit:inst1\|F_ov\[8\] " "Latch CPU:inst8\|ALU_4bit:inst1\|F_ov\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst8\|IR_8bit:inst4\|Q1\[7\] " "Ports D and ENA on the latch are fed by the same signal CPU:inst8\|IR_8bit:inst4\|Q1\[7\]" {  } { { "../IR/IR_8bit.vhd" "" { Text "F:/item/CPU_8bit/IR/IR_8bit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1625588924958 ""}  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1625588924958 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:inst8\|ALU_4bit:inst1\|F_ov\[7\] " "Latch CPU:inst8\|ALU_4bit:inst1\|F_ov\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst8\|IR_8bit:inst4\|Q1\[7\] " "Ports D and ENA on the latch are fed by the same signal CPU:inst8\|IR_8bit:inst4\|Q1\[7\]" {  } { { "../IR/IR_8bit.vhd" "" { Text "F:/item/CPU_8bit/IR/IR_8bit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1625588924958 ""}  } { { "../ALU4/ALU_4bit.vhd" "" { Text "F:/item/CPU_8bit/ALU4/ALU_4bit.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1625588924958 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "CPU_e2.bdf" "" { Schematic "F:/item/CPU_8bit/CPU_e2/CPU_e2.bdf" { { 88 1352 1528 104 "HEX3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1625588925124 "|CPU_e2|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "CPU_e2.bdf" "" { Schematic "F:/item/CPU_8bit/CPU_e2/CPU_e2.bdf" { { 88 1352 1528 104 "HEX3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1625588925124 "|CPU_e2|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "CPU_e2.bdf" "" { Schematic "F:/item/CPU_8bit/CPU_e2/CPU_e2.bdf" { { 208 1384 1560 224 "HEX5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1625588925124 "|CPU_e2|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "CPU_e2.bdf" "" { Schematic "F:/item/CPU_8bit/CPU_e2/CPU_e2.bdf" { { 208 1384 1560 224 "HEX5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1625588925124 "|CPU_e2|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "CPU_e2.bdf" "" { Schematic "F:/item/CPU_8bit/CPU_e2/CPU_e2.bdf" { { 472 1344 1520 488 "HEX7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1625588925124 "|CPU_e2|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "CPU_e2.bdf" "" { Schematic "F:/item/CPU_8bit/CPU_e2/CPU_e2.bdf" { { 472 1344 1520 488 "HEX7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1625588925124 "|CPU_e2|HEX7[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1625588925124 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1625588925674 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625588925674 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "452 " "Implemented 452 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1625588925767 ""} { "Info" "ICUT_CUT_TM_OPINS" "124 " "Implemented 124 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1625588925767 ""} { "Info" "ICUT_CUT_TM_LCELLS" "309 " "Implemented 309 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1625588925767 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1625588925767 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1625588925767 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 161 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 161 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4660 " "Peak virtual memory: 4660 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1625588925820 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 07 00:28:45 2021 " "Processing ended: Wed Jul 07 00:28:45 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1625588925820 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1625588925820 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1625588925820 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1625588925820 ""}
