$date
	Fri Oct 27 10:44:57 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_bus $end
$var wire 30 ! m0_addr [29:0] $end
$var wire 1 " m0_as_ $end
$var wire 1 # m0_rw $end
$var wire 32 $ m0_wr_data [31:0] $end
$var wire 30 % m1_addr [29:0] $end
$var wire 1 & m1_as_ $end
$var wire 1 ' m1_rw $end
$var wire 32 ( m1_wr_data [31:0] $end
$var wire 30 ) m2_addr [29:0] $end
$var wire 1 * m2_as_ $end
$var wire 1 + m2_req_ $end
$var wire 1 , m2_rw $end
$var wire 32 - m2_wr_data [31:0] $end
$var wire 30 . m3_addr [29:0] $end
$var wire 1 / m3_as_ $end
$var wire 1 0 m3_req_ $end
$var wire 1 1 m3_rw $end
$var wire 32 2 m3_wr_data [31:0] $end
$var wire 32 3 s0_rd_data [31:0] $end
$var wire 1 4 s0_rdy_ $end
$var wire 32 5 s1_rd_data [31:0] $end
$var wire 1 6 s1_rdy_ $end
$var wire 32 7 s2_rd_data [31:0] $end
$var wire 1 8 s2_rdy_ $end
$var wire 32 9 s3_rd_data [31:0] $end
$var wire 1 : s3_rdy_ $end
$var wire 32 ; s4_rd_data [31:0] $end
$var wire 1 < s4_rdy_ $end
$var wire 32 = s5_rd_data [31:0] $end
$var wire 1 > s5_rdy_ $end
$var wire 32 ? s6_rd_data [31:0] $end
$var wire 1 @ s6_rdy_ $end
$var wire 32 A s7_rd_data [31:0] $end
$var wire 1 B s7_rdy_ $end
$var wire 32 C s_wr_data [31:0] $end
$var wire 1 D s_rw $end
$var wire 1 E s_as_ $end
$var wire 30 F s_addr [29:0] $end
$var wire 1 G s7_cs_ $end
$var wire 1 H s6_cs_ $end
$var wire 1 I s5_cs_ $end
$var wire 1 J s4_cs_ $end
$var wire 1 K s3_cs_ $end
$var wire 1 L s2_cs_ $end
$var wire 1 M s1_cs_ $end
$var wire 1 N s0_cs_ $end
$var wire 1 O m_rdy_ $end
$var wire 32 P m_rd_data [31:0] $end
$var wire 1 Q m3_grnt_ $end
$var wire 1 R m2_grnt_ $end
$var wire 1 S m1_grnt_ $end
$var wire 1 T m0_grnt_ $end
$var reg 1 U clk $end
$var reg 1 V m0_req_ $end
$var reg 1 W m1_req_ $end
$var reg 1 X reset $end
$scope module inst_bus $end
$var wire 1 U clk $end
$var wire 30 Y m0_addr [29:0] $end
$var wire 1 " m0_as_ $end
$var wire 1 V m0_req_ $end
$var wire 1 # m0_rw $end
$var wire 32 Z m0_wr_data [31:0] $end
$var wire 30 [ m1_addr [29:0] $end
$var wire 1 & m1_as_ $end
$var wire 1 W m1_req_ $end
$var wire 1 ' m1_rw $end
$var wire 32 \ m1_wr_data [31:0] $end
$var wire 30 ] m2_addr [29:0] $end
$var wire 1 * m2_as_ $end
$var wire 1 + m2_req_ $end
$var wire 1 , m2_rw $end
$var wire 32 ^ m2_wr_data [31:0] $end
$var wire 30 _ m3_addr [29:0] $end
$var wire 1 / m3_as_ $end
$var wire 1 0 m3_req_ $end
$var wire 1 1 m3_rw $end
$var wire 32 ` m3_wr_data [31:0] $end
$var wire 1 X reset $end
$var wire 32 a s0_rd_data [31:0] $end
$var wire 1 4 s0_rdy_ $end
$var wire 32 b s1_rd_data [31:0] $end
$var wire 1 6 s1_rdy_ $end
$var wire 32 c s2_rd_data [31:0] $end
$var wire 1 8 s2_rdy_ $end
$var wire 32 d s3_rd_data [31:0] $end
$var wire 1 : s3_rdy_ $end
$var wire 32 e s4_rd_data [31:0] $end
$var wire 1 < s4_rdy_ $end
$var wire 32 f s5_rd_data [31:0] $end
$var wire 1 > s5_rdy_ $end
$var wire 32 g s6_rd_data [31:0] $end
$var wire 1 @ s6_rdy_ $end
$var wire 32 h s7_rd_data [31:0] $end
$var wire 1 B s7_rdy_ $end
$var wire 32 i s_wr_data [31:0] $end
$var wire 1 D s_rw $end
$var wire 1 E s_as_ $end
$var wire 30 j s_addr [29:0] $end
$var wire 1 G s7_cs_ $end
$var wire 1 H s6_cs_ $end
$var wire 1 I s5_cs_ $end
$var wire 1 J s4_cs_ $end
$var wire 1 K s3_cs_ $end
$var wire 1 L s2_cs_ $end
$var wire 1 M s1_cs_ $end
$var wire 1 N s0_cs_ $end
$var wire 1 O m_rdy_ $end
$var wire 32 k m_rd_data [31:0] $end
$var wire 1 Q m3_grnt_ $end
$var wire 1 R m2_grnt_ $end
$var wire 1 S m1_grnt_ $end
$var wire 1 T m0_grnt_ $end
$scope module bus_addr_dec $end
$var wire 3 l s_index [2:0] $end
$var wire 30 m s_addr [29:0] $end
$var reg 1 N s0_cs_ $end
$var reg 1 M s1_cs_ $end
$var reg 1 L s2_cs_ $end
$var reg 1 K s3_cs_ $end
$var reg 1 J s4_cs_ $end
$var reg 1 I s5_cs_ $end
$var reg 1 H s6_cs_ $end
$var reg 1 G s7_cs_ $end
$upscope $end
$scope module bus_arbiter $end
$var wire 1 U clk $end
$var wire 1 V m0_req_ $end
$var wire 1 W m1_req_ $end
$var wire 1 + m2_req_ $end
$var wire 1 0 m3_req_ $end
$var wire 1 X reset $end
$var reg 1 T m0_grnt_ $end
$var reg 1 S m1_grnt_ $end
$var reg 1 R m2_grnt_ $end
$var reg 1 Q m3_grnt_ $end
$var reg 2 n owner [1:0] $end
$upscope $end
$scope module bus_master_mux $end
$var wire 30 o m0_addr [29:0] $end
$var wire 1 " m0_as_ $end
$var wire 1 T m0_grnt_ $end
$var wire 1 # m0_rw $end
$var wire 32 p m0_wr_data [31:0] $end
$var wire 30 q m1_addr [29:0] $end
$var wire 1 & m1_as_ $end
$var wire 1 S m1_grnt_ $end
$var wire 1 ' m1_rw $end
$var wire 32 r m1_wr_data [31:0] $end
$var wire 30 s m2_addr [29:0] $end
$var wire 1 * m2_as_ $end
$var wire 1 R m2_grnt_ $end
$var wire 1 , m2_rw $end
$var wire 32 t m2_wr_data [31:0] $end
$var wire 30 u m3_addr [29:0] $end
$var wire 1 / m3_as_ $end
$var wire 1 Q m3_grnt_ $end
$var wire 1 1 m3_rw $end
$var wire 32 v m3_wr_data [31:0] $end
$var reg 30 w s_addr [29:0] $end
$var reg 1 E s_as_ $end
$var reg 1 D s_rw $end
$var reg 32 x s_wr_data [31:0] $end
$upscope $end
$scope module bus_slave_mux $end
$var wire 1 N s0_cs_ $end
$var wire 32 y s0_rd_data [31:0] $end
$var wire 1 4 s0_rdy_ $end
$var wire 1 M s1_cs_ $end
$var wire 32 z s1_rd_data [31:0] $end
$var wire 1 6 s1_rdy_ $end
$var wire 1 L s2_cs_ $end
$var wire 32 { s2_rd_data [31:0] $end
$var wire 1 8 s2_rdy_ $end
$var wire 1 K s3_cs_ $end
$var wire 32 | s3_rd_data [31:0] $end
$var wire 1 : s3_rdy_ $end
$var wire 1 J s4_cs_ $end
$var wire 32 } s4_rd_data [31:0] $end
$var wire 1 < s4_rdy_ $end
$var wire 1 I s5_cs_ $end
$var wire 32 ~ s5_rd_data [31:0] $end
$var wire 1 > s5_rdy_ $end
$var wire 1 H s6_cs_ $end
$var wire 32 !" s6_rd_data [31:0] $end
$var wire 1 @ s6_rdy_ $end
$var wire 1 G s7_cs_ $end
$var wire 32 "" s7_rd_data [31:0] $end
$var wire 1 B s7_rdy_ $end
$var reg 32 #" m_rd_data [31:0] $end
$var reg 1 O m_rdy_ $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b111111 #"
b111 ""
b110 !"
b101 ~
b100 }
b11 |
b10 {
b1 z
b111111 y
b0 x
b0 w
b0 v
b11000000000000000000000000000 u
b0 t
b10000000000000000000000000000 s
b0 r
b1000000000000000000000000000 q
b0 p
b0 o
b0 n
b0 m
b0 l
b111111 k
b0 j
b0 i
b111 h
b110 g
b101 f
b100 e
b11 d
b10 c
b1 b
b111111 a
b0 `
b11000000000000000000000000000 _
b0 ^
b10000000000000000000000000000 ]
b0 \
b1000000000000000000000000000 [
b0 Z
b0 Y
1X
1W
1V
0U
0T
1S
1R
1Q
b111111 P
0O
0N
1M
1L
1K
1J
1I
1H
1G
b0 F
1E
0D
b0 C
0B
b111 A
0@
b110 ?
0>
b101 =
0<
b100 ;
0:
b11 9
08
b10 7
06
b1 5
04
b111111 3
b0 2
11
10
1/
b11000000000000000000000000000 .
b0 -
1,
1+
1*
b10000000000000000000000000000 )
b0 (
1'
1&
b1000000000000000000000000000 %
b0 $
0#
1"
b0 !
$end
#5000
1U
#10000
0U
0W
0V
0X
#15000
1U
#20000
0U
1V
#25000
b1 P
b1 k
b1 #"
0M
1N
b1 l
1D
b1000000000000000000000000000 F
b1000000000000000000000000000 j
b1000000000000000000000000000 m
b1000000000000000000000000000 w
0S
1T
b1 n
1U
#30000
b111111 P
b111111 k
b111111 #"
0N
1M
b0 l
0D
b0 F
b0 j
b0 m
b0 w
0T
1S
b0 n
0U
1X
#35000
1U
#40000
0U
#45000
1U
#50000
0U
#55000
1U
#60000
0U
#65000
1U
#70000
0U
#75000
1U
#80000
0U
#85000
1U
#90000
0U
#95000
1U
#100000
0U
#105000
1U
#110000
0U
#115000
1U
#120000
0U
#125000
1U
