{
  "created_at": "2021-03-04T17:43:50.645Z",
  "title": "Lion: A formally verified, 5-stage pipeline RISC-V core",
  "url": "https://github.com/standardsemiconductor/lion",
  "author": "varbhat",
  "points": 241,
  "num_comments": 62,
  "_tags": [
    "story",
    "author_varbhat",
    "story_26341055",
    "front_page"
  ],
  "objectID": "26341055",
  "original_created_at": "2021-03-04T11:17:30.000Z",
  "localize": [
    {
      "locale": "zh",
      "title": "狮。一个经过正式验证的5级流水线RISC-V核；"
    },
    {
      "locale": "zh-Hant",
      "title": "獅。一個經過正式驗證的5級流水線RISC-V核；"
    }
  ],
  "source_updated_at": 1615542592226,
  "image": "https://repository-images.githubusercontent.com/339923019/7995fe00-7936-11eb-9882-0972da27a493"
}