#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Jan 11 19:35:57 2024
# Process ID: 13580
# Current directory: D:/hardware_design/final_test/final_project/final/final.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: D:/hardware_design/final_test/final_project/final/final.runs/synth_1/top.vds
# Journal file: D:/hardware_design/final_test/final_project/final/final.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/hardware_design/final_test/final_project/Keyboard Sample Code/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2020.2/data/ip'.
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13904
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1016.992 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [D:/hardware_design/final_test/final_project/top.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [D:/hardware_design/final_test/final_project/clock_divisor.v:1]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (1#1) [D:/hardware_design/final_test/final_project/clock_divisor.v:1]
INFO: [Synth 8-6157] synthesizing module 'clk_div__parameterized0' [D:/hardware_design/final_test/final_project/clock_divisor.v:1]
	Parameter n bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_div__parameterized0' (1#1) [D:/hardware_design/final_test/final_project/clock_divisor.v:1]
INFO: [Synth 8-6157] synthesizing module 'clk_div__parameterized1' [D:/hardware_design/final_test/final_project/clock_divisor.v:1]
	Parameter n bound to: 22 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_div__parameterized1' (1#1) [D:/hardware_design/final_test/final_project/clock_divisor.v:1]
INFO: [Synth 8-6157] synthesizing module 'Keyboard_control' [D:/hardware_design/final_test/final_project/Keyboard_control.v:1]
	Parameter ENTER_CODES bound to: 9'b001011010 
	Parameter ENTER_CODES_re bound to: 9'b001011011 
	Parameter KEY_CODES_A bound to: 9'b000011100 
	Parameter KEY_CODES_D bound to: 9'b000100011 
	Parameter KEY_CODES_S bound to: 9'b000011011 
	Parameter KEY_CODES_F bound to: 9'b000101011 
INFO: [Synth 8-6155] done synthesizing module 'Keyboard_control' (2#1) [D:/hardware_design/final_test/final_project/Keyboard_control.v:1]
INFO: [Synth 8-6157] synthesizing module 'KeyboardDecoder' [D:/hardware_design/final_test/final_project/KeyboardDecoder.v:1]
	Parameter INIT bound to: 2'b00 
	Parameter WAIT_FOR_SIGNAL bound to: 2'b01 
	Parameter GET_SIGNAL_DOWN bound to: 2'b10 
	Parameter WAIT_RELEASE bound to: 2'b11 
	Parameter IS_INIT bound to: 8'b10101010 
	Parameter IS_EXTEND bound to: 8'b11100000 
	Parameter IS_BREAK bound to: 8'b11110000 
INFO: [Synth 8-6157] synthesizing module 'KeyboardCtrl_0' [D:/hardware_design/final_test/final_project/final/final.runs/synth_1/.Xil/Vivado-13580-DESKTOP-IIDP9S7/realtime/KeyboardCtrl_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'KeyboardCtrl_0' (3#1) [D:/hardware_design/final_test/final_project/final/final.runs/synth_1/.Xil/Vivado-13580-DESKTOP-IIDP9S7/realtime/KeyboardCtrl_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'OnePulse' [D:/hardware_design/final_test/final_project/onepulse.v:1]
INFO: [Synth 8-6155] done synthesizing module 'OnePulse' (4#1) [D:/hardware_design/final_test/final_project/onepulse.v:1]
INFO: [Synth 8-226] default block is never used [D:/hardware_design/final_test/final_project/KeyboardDecoder.v:69]
INFO: [Synth 8-226] default block is never used [D:/hardware_design/final_test/final_project/KeyboardDecoder.v:79]
INFO: [Synth 8-226] default block is never used [D:/hardware_design/final_test/final_project/KeyboardDecoder.v:89]
INFO: [Synth 8-226] default block is never used [D:/hardware_design/final_test/final_project/KeyboardDecoder.v:99]
INFO: [Synth 8-226] default block is never used [D:/hardware_design/final_test/final_project/KeyboardDecoder.v:109]
INFO: [Synth 8-6155] done synthesizing module 'KeyboardDecoder' (5#1) [D:/hardware_design/final_test/final_project/KeyboardDecoder.v:1]
INFO: [Synth 8-6157] synthesizing module 'player_control' [D:/hardware_design/final_test/final_project/player_control.v:3]
	Parameter size_1 bound to: 10'b0000000101 
	Parameter size_2 bound to: 10'b0000001010 
	Parameter size_3 bound to: 10'b0000001111 
	Parameter size_4 bound to: 10'b0000010100 
INFO: [Synth 8-6155] done synthesizing module 'player_control' (6#1) [D:/hardware_design/final_test/final_project/player_control.v:3]
WARNING: [Synth 8-689] width (10) of port connection 's_0' does not match port width (12) of module 'player_control' [D:/hardware_design/final_test/final_project/top.v:78]
WARNING: [Synth 8-689] width (10) of port connection 's_1' does not match port width (12) of module 'player_control' [D:/hardware_design/final_test/final_project/top.v:81]
WARNING: [Synth 8-689] width (10) of port connection 's_2' does not match port width (12) of module 'player_control' [D:/hardware_design/final_test/final_project/top.v:84]
WARNING: [Synth 8-689] width (10) of port connection 's_3' does not match port width (12) of module 'player_control' [D:/hardware_design/final_test/final_project/top.v:87]
WARNING: [Synth 8-689] width (10) of port connection 's_4' does not match port width (12) of module 'player_control' [D:/hardware_design/final_test/final_project/top.v:90]
WARNING: [Synth 8-689] width (10) of port connection 's_5' does not match port width (12) of module 'player_control' [D:/hardware_design/final_test/final_project/top.v:93]
WARNING: [Synth 8-689] width (10) of port connection 's_6' does not match port width (12) of module 'player_control' [D:/hardware_design/final_test/final_project/top.v:96]
WARNING: [Synth 8-689] width (10) of port connection 's_7' does not match port width (12) of module 'player_control' [D:/hardware_design/final_test/final_project/top.v:99]
WARNING: [Synth 8-689] width (10) of port connection 's_8' does not match port width (12) of module 'player_control' [D:/hardware_design/final_test/final_project/top.v:102]
WARNING: [Synth 8-689] width (10) of port connection 's_9' does not match port width (12) of module 'player_control' [D:/hardware_design/final_test/final_project/top.v:105]
INFO: [Synth 8-6157] synthesizing module 'mem_addr_gen' [D:/hardware_design/final_test/final_project/mem_gen.v:3]
INFO: [Synth 8-6155] done synthesizing module 'mem_addr_gen' (7#1) [D:/hardware_design/final_test/final_project/mem_gen.v:3]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [D:/hardware_design/final_test/final_project/final/final.runs/synth_1/.Xil/Vivado-13580-DESKTOP-IIDP9S7/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (8#1) [D:/hardware_design/final_test/final_project/final/final.runs/synth_1/.Xil/Vivado-13580-DESKTOP-IIDP9S7/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'vga_controller' [D:/hardware_design/final_test/final_project/vga.v:3]
INFO: [Synth 8-6155] done synthesizing module 'vga_controller' (9#1) [D:/hardware_design/final_test/final_project/vga.v:3]
INFO: [Synth 8-6157] synthesizing module 'MusicMain' [D:/hardware_design/final_test/final_project/musicmain.v:1]
	Parameter BEAT_FREQ bound to: 8 - type: integer 
	Parameter DUTY_BEST bound to: 10'b1000000000 
INFO: [Synth 8-6157] synthesizing module 'PWM_gen' [D:/hardware_design/final_test/final_project/pwm.v:1]
INFO: [Synth 8-6155] done synthesizing module 'PWM_gen' (10#1) [D:/hardware_design/final_test/final_project/pwm.v:1]
INFO: [Synth 8-6157] synthesizing module 'PlayerCtrl' [D:/hardware_design/final_test/final_project/playerctrl.v:1]
	Parameter BEATLEAGTH bound to: 127 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PlayerCtrl' (11#1) [D:/hardware_design/final_test/final_project/playerctrl.v:1]
INFO: [Synth 8-6157] synthesizing module 'Music' [D:/hardware_design/final_test/final_project/music.v:15]
INFO: [Synth 8-226] default block is never used [D:/hardware_design/final_test/final_project/music.v:21]
INFO: [Synth 8-6155] done synthesizing module 'Music' (12#1) [D:/hardware_design/final_test/final_project/music.v:15]
INFO: [Synth 8-6155] done synthesizing module 'MusicMain' (13#1) [D:/hardware_design/final_test/final_project/musicmain.v:1]
INFO: [Synth 8-6155] done synthesizing module 'top' (14#1) [D:/hardware_design/final_test/final_project/top.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1016.992 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1016.992 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1016.992 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 1016.992 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/hardware_design/final_test/final_project/final/final.gen/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0/KeyboardCtrl_0_in_context.xdc] for cell 'key_de/inst'
Finished Parsing XDC File [d:/hardware_design/final_test/final_project/final/final.gen/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0/KeyboardCtrl_0_in_context.xdc] for cell 'key_de/inst'
Parsing XDC File [d:/hardware_design/final_test/final_project/final/final.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'BMG0'
Finished Parsing XDC File [d:/hardware_design/final_test/final_project/final/final.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'BMG0'
Parsing XDC File [D:/hardware_design/final_test/final_project/Basys3_Master.xdc]
Finished Parsing XDC File [D:/hardware_design/final_test/final_project/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/hardware_design/final_test/final_project/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1080.594 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1080.594 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1080.594 ; gain = 63.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1080.594 ; gain = 63.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for PS2_CLK. (constraint file  d:/hardware_design/final_test/final_project/final/final.gen/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0/KeyboardCtrl_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for PS2_CLK. (constraint file  d:/hardware_design/final_test/final_project/final/final.gen/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0/KeyboardCtrl_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for PS2_DATA. (constraint file  d:/hardware_design/final_test/final_project/final/final.gen/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0/KeyboardCtrl_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for PS2_DATA. (constraint file  d:/hardware_design/final_test/final_project/final/final.gen/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0/KeyboardCtrl_0_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for key_de/inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for BMG0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1080.594 ; gain = 63.602
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'KeyboardDecoder'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'player_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                               00 |                               00
         WAIT_FOR_SIGNAL |                               01 |                               01
         GET_SIGNAL_DOWN |                               10 |                               10
            WAIT_RELEASE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'KeyboardDecoder'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                             0000
                 iSTATE1 |                               01 |                             0001
                 iSTATE0 |                               10 |                             0010
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'player_control'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1080.594 ; gain = 63.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   3 Input   21 Bit       Adders := 10    
	   3 Input   20 Bit       Adders := 20    
	   2 Input   20 Bit       Adders := 10    
	   3 Input   17 Bit       Adders := 10    
	   2 Input   13 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 4     
	   2 Input   10 Bit       Adders := 3     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               12 Bit    Registers := 33    
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input  512 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 22    
	   5 Input   17 Bit        Muxes := 20    
	   2 Input   12 Bit        Muxes := 1     
	   3 Input   12 Bit        Muxes := 2     
	   4 Input   10 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	  11 Input    6 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 5     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 21    
	   4 Input    1 Bit        Muxes := 7     
	   3 Input    1 Bit        Muxes := 2     
	  11 Input    1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP in_circle_11, operation Mode is: A*B.
DSP Report: operator in_circle_11 is absorbed into DSP in_circle_11.
DSP Report: Generating DSP in_circle_12, operation Mode is: A*B.
DSP Report: operator in_circle_12 is absorbed into DSP in_circle_12.
DSP Report: operator in_circle_12 is absorbed into DSP in_circle_12.
DSP Report: Generating DSP in_circle_12, operation Mode is: A*B.
DSP Report: operator in_circle_12 is absorbed into DSP in_circle_12.
DSP Report: operator in_circle_12 is absorbed into DSP in_circle_12.
DSP Report: Generating DSP in_circle_21, operation Mode is: A*B.
DSP Report: operator in_circle_21 is absorbed into DSP in_circle_21.
DSP Report: Generating DSP in_circle_22, operation Mode is: A*B.
DSP Report: operator in_circle_22 is absorbed into DSP in_circle_22.
DSP Report: operator in_circle_22 is absorbed into DSP in_circle_22.
DSP Report: Generating DSP in_circle_22, operation Mode is: A*B.
DSP Report: operator in_circle_22 is absorbed into DSP in_circle_22.
DSP Report: operator in_circle_22 is absorbed into DSP in_circle_22.
DSP Report: Generating DSP in_circle_31, operation Mode is: A*B.
DSP Report: operator in_circle_31 is absorbed into DSP in_circle_31.
DSP Report: Generating DSP in_circle_32, operation Mode is: A*B.
DSP Report: operator in_circle_32 is absorbed into DSP in_circle_32.
DSP Report: operator in_circle_32 is absorbed into DSP in_circle_32.
DSP Report: Generating DSP in_circle_32, operation Mode is: A*B.
DSP Report: operator in_circle_32 is absorbed into DSP in_circle_32.
DSP Report: operator in_circle_32 is absorbed into DSP in_circle_32.
DSP Report: Generating DSP in_circle_41, operation Mode is: A*B.
DSP Report: operator in_circle_41 is absorbed into DSP in_circle_41.
DSP Report: Generating DSP in_circle_42, operation Mode is: A*B.
DSP Report: operator in_circle_42 is absorbed into DSP in_circle_42.
DSP Report: operator in_circle_42 is absorbed into DSP in_circle_42.
DSP Report: Generating DSP in_circle_42, operation Mode is: A*B.
DSP Report: operator in_circle_42 is absorbed into DSP in_circle_42.
DSP Report: operator in_circle_42 is absorbed into DSP in_circle_42.
DSP Report: Generating DSP in_circle_51, operation Mode is: A*B.
DSP Report: operator in_circle_51 is absorbed into DSP in_circle_51.
DSP Report: Generating DSP in_circle_52, operation Mode is: A*B.
DSP Report: operator in_circle_52 is absorbed into DSP in_circle_52.
DSP Report: operator in_circle_52 is absorbed into DSP in_circle_52.
DSP Report: Generating DSP in_circle_52, operation Mode is: A*B.
DSP Report: operator in_circle_52 is absorbed into DSP in_circle_52.
DSP Report: operator in_circle_52 is absorbed into DSP in_circle_52.
DSP Report: Generating DSP in_circle_61, operation Mode is: A*B.
DSP Report: operator in_circle_61 is absorbed into DSP in_circle_61.
DSP Report: Generating DSP in_circle_62, operation Mode is: A*B.
DSP Report: operator in_circle_62 is absorbed into DSP in_circle_62.
DSP Report: operator in_circle_62 is absorbed into DSP in_circle_62.
DSP Report: Generating DSP in_circle_62, operation Mode is: A*B.
DSP Report: operator in_circle_62 is absorbed into DSP in_circle_62.
DSP Report: operator in_circle_62 is absorbed into DSP in_circle_62.
DSP Report: Generating DSP in_circle_71, operation Mode is: A*B.
DSP Report: operator in_circle_71 is absorbed into DSP in_circle_71.
DSP Report: Generating DSP in_circle_72, operation Mode is: A*B.
DSP Report: operator in_circle_72 is absorbed into DSP in_circle_72.
DSP Report: operator in_circle_72 is absorbed into DSP in_circle_72.
DSP Report: Generating DSP in_circle_72, operation Mode is: A*B.
DSP Report: operator in_circle_72 is absorbed into DSP in_circle_72.
DSP Report: operator in_circle_72 is absorbed into DSP in_circle_72.
DSP Report: Generating DSP in_circle_81, operation Mode is: A*B.
DSP Report: operator in_circle_81 is absorbed into DSP in_circle_81.
DSP Report: Generating DSP in_circle_82, operation Mode is: A*B.
DSP Report: operator in_circle_82 is absorbed into DSP in_circle_82.
DSP Report: operator in_circle_82 is absorbed into DSP in_circle_82.
DSP Report: Generating DSP in_circle_82, operation Mode is: A*B.
DSP Report: operator in_circle_82 is absorbed into DSP in_circle_82.
DSP Report: operator in_circle_82 is absorbed into DSP in_circle_82.
DSP Report: Generating DSP in_circle_91, operation Mode is: A*B.
DSP Report: operator in_circle_91 is absorbed into DSP in_circle_91.
DSP Report: Generating DSP in_circle_92, operation Mode is: A*B.
DSP Report: operator in_circle_92 is absorbed into DSP in_circle_92.
DSP Report: operator in_circle_92 is absorbed into DSP in_circle_92.
DSP Report: Generating DSP in_circle_92, operation Mode is: A*B.
DSP Report: operator in_circle_92 is absorbed into DSP in_circle_92.
DSP Report: operator in_circle_92 is absorbed into DSP in_circle_92.
DSP Report: Generating DSP in_circle_01, operation Mode is: A*B.
DSP Report: operator in_circle_01 is absorbed into DSP in_circle_01.
DSP Report: Generating DSP in_circle_02, operation Mode is: A*B.
DSP Report: operator in_circle_02 is absorbed into DSP in_circle_02.
DSP Report: operator in_circle_02 is absorbed into DSP in_circle_02.
DSP Report: Generating DSP in_circle_02, operation Mode is: A*B.
DSP Report: operator in_circle_02 is absorbed into DSP in_circle_02.
DSP Report: operator in_circle_02 is absorbed into DSP in_circle_02.
DSP Report: Generating DSP pixel_addr2, operation Mode is: A*(B:0x140).
DSP Report: operator pixel_addr2 is absorbed into DSP pixel_addr2.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+(A:0x0):B+C.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP pixel_addr2, operation Mode is: A*(B:0x140).
DSP Report: operator pixel_addr2 is absorbed into DSP pixel_addr2.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+(A:0x0):B+C.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP pixel_addr2, operation Mode is: A*(B:0x140).
DSP Report: operator pixel_addr2 is absorbed into DSP pixel_addr2.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+(A:0x0):B+C.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP pixel_addr2, operation Mode is: A*(B:0x140).
DSP Report: operator pixel_addr2 is absorbed into DSP pixel_addr2.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+(A:0x0):B+C.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP pixel_addr2, operation Mode is: A*(B:0x140).
DSP Report: operator pixel_addr2 is absorbed into DSP pixel_addr2.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+(A:0x0):B+C.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP pixel_addr2, operation Mode is: A*(B:0x140).
DSP Report: operator pixel_addr2 is absorbed into DSP pixel_addr2.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+(A:0x0):B+C.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP pixel_addr2, operation Mode is: A*(B:0x140).
DSP Report: operator pixel_addr2 is absorbed into DSP pixel_addr2.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+(A:0x0):B+C.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP pixel_addr2, operation Mode is: A*(B:0x140).
DSP Report: operator pixel_addr2 is absorbed into DSP pixel_addr2.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+(A:0x0):B+C.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP pixel_addr2, operation Mode is: A*(B:0x140).
DSP Report: operator pixel_addr2 is absorbed into DSP pixel_addr2.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+(A:0x0):B+C.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP pixel_addr2, operation Mode is: A*(B:0x140).
DSP Report: operator pixel_addr2 is absorbed into DSP pixel_addr2.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+(A:0x0):B+C.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP count_duty0, operation Mode is: A*B.
DSP Report: operator count_duty0 is absorbed into DSP count_duty0.
DSP Report: operator count_duty0 is absorbed into DSP count_duty0.
DSP Report: Generating DSP count_duty0, operation Mode is: A*B.
DSP Report: operator count_duty0 is absorbed into DSP count_duty0.
DSP Report: operator count_duty0 is absorbed into DSP count_duty0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1080.594 ; gain = 63.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|Music       | tone       | 256x12        | LUT            | 
|Music       | tone       | 256x12        | LUT            | 
+------------+------------+---------------+----------------+


DSP: Preliminary Mapping	Report (see note below)
+-------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|mem_addr_gen | A*B              | 12     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mem_addr_gen | A*B              | 21     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mem_addr_gen | A*B              | 21     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mem_addr_gen | A*B              | 12     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mem_addr_gen | A*B              | 21     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mem_addr_gen | A*B              | 21     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mem_addr_gen | A*B              | 12     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mem_addr_gen | A*B              | 21     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mem_addr_gen | A*B              | 21     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mem_addr_gen | A*B              | 12     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mem_addr_gen | A*B              | 21     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mem_addr_gen | A*B              | 21     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mem_addr_gen | A*B              | 12     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mem_addr_gen | A*B              | 21     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mem_addr_gen | A*B              | 21     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mem_addr_gen | A*B              | 12     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mem_addr_gen | A*B              | 21     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mem_addr_gen | A*B              | 21     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mem_addr_gen | A*B              | 12     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mem_addr_gen | A*B              | 21     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mem_addr_gen | A*B              | 21     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mem_addr_gen | A*B              | 12     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mem_addr_gen | A*B              | 21     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mem_addr_gen | A*B              | 21     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mem_addr_gen | A*B              | 12     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mem_addr_gen | A*B              | 21     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mem_addr_gen | A*B              | 21     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mem_addr_gen | A*B              | 12     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mem_addr_gen | A*B              | 21     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mem_addr_gen | A*B              | 21     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mem_addr_gen | A*(B:0x140)      | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mem_addr_gen | PCIN+(A:0x0):B+C | 30     | 9      | 17     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mem_addr_gen | A*(B:0x140)      | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mem_addr_gen | PCIN+(A:0x0):B+C | 30     | 9      | 17     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mem_addr_gen | A*(B:0x140)      | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mem_addr_gen | PCIN+(A:0x0):B+C | 30     | 9      | 17     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mem_addr_gen | A*(B:0x140)      | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mem_addr_gen | PCIN+(A:0x0):B+C | 30     | 9      | 17     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mem_addr_gen | A*(B:0x140)      | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mem_addr_gen | PCIN+(A:0x0):B+C | 30     | 9      | 17     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mem_addr_gen | A*(B:0x140)      | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mem_addr_gen | PCIN+(A:0x0):B+C | 30     | 9      | 17     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mem_addr_gen | A*(B:0x140)      | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mem_addr_gen | PCIN+(A:0x0):B+C | 30     | 9      | 17     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mem_addr_gen | A*(B:0x140)      | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mem_addr_gen | PCIN+(A:0x0):B+C | 30     | 9      | 17     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mem_addr_gen | A*(B:0x140)      | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mem_addr_gen | PCIN+(A:0x0):B+C | 30     | 9      | 17     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mem_addr_gen | A*(B:0x140)      | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mem_addr_gen | PCIN+(A:0x0):B+C | 30     | 9      | 17     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|PWM_gen      | A*B              | 25     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PWM_gen      | A*B              | 25     | 11     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 1104.789 ; gain = 87.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1117.633 ; gain = 100.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1148.273 ; gain = 131.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module BMG0 has unconnected pin dina[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module BMG0 has unconnected pin dina[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module BMG0 has unconnected pin dina[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module BMG0 has unconnected pin dina[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module BMG0 has unconnected pin dina[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module BMG0 has unconnected pin dina[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module BMG0 has unconnected pin dina[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module BMG0 has unconnected pin dina[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module BMG0 has unconnected pin dina[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module BMG0 has unconnected pin dina[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module BMG0 has unconnected pin dina[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module BMG0 has unconnected pin dina[0]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:00:42 . Memory (MB): peak = 1157.062 ; gain = 140.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:00:42 . Memory (MB): peak = 1157.062 ; gain = 140.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:00:43 . Memory (MB): peak = 1157.062 ; gain = 140.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:00:43 . Memory (MB): peak = 1157.062 ; gain = 140.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:00:43 . Memory (MB): peak = 1157.062 ; gain = 140.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:00:43 . Memory (MB): peak = 1157.062 ; gain = 140.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |blk_mem_gen_0  |         1|
|2     |KeyboardCtrl_0 |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |KeyboardCtrl |     1|
|2     |blk_mem_gen  |     1|
|3     |BUFG         |     2|
|4     |CARRY4       |   539|
|5     |DSP48E1      |    52|
|8     |LUT1         |   385|
|9     |LUT2         |  1146|
|10    |LUT3         |   270|
|11    |LUT4         |   215|
|12    |LUT5         |   175|
|13    |LUT6         |   393|
|14    |FDCE         |    91|
|15    |FDRE         |   255|
|16    |FDSE         |    89|
|17    |IBUF         |     5|
|18    |OBUF         |    21|
+------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:00:43 . Memory (MB): peak = 1157.062 ; gain = 140.070
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 12 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 1157.062 ; gain = 76.469
Synthesis Optimization Complete : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1157.062 ; gain = 140.070
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.076 . Memory (MB): peak = 1170.137 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 591 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1174.438 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
60 Infos, 10 Warnings, 12 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 1174.438 ; gain = 157.445
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'D:/hardware_design/final_test/final_project/final/final.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jan 11 19:36:52 2024...
