{
	"author": [
		"Daniel Ferrer",
		"Ramiro González",
		"Roberto Fleitas",
		"Julio Pérez Acle",
		"Rafael Canetti"
	],
	"booktitle": "Proceedings of the Eighth Conference on Design, Automation and Test in Europe, Designers’ Forum",
	"booktitleshort": "DATE DF",
	"crossref": "conf/date/2004",
	"dblpkey": "conf/date/FerrerGFAC04",
	"doi": "10.1109/DATE.2004.1269233",
	"ee": "http://doi.ieeecomputersociety.org/10.1109/DATE.2004.1269233",
	"pages": "218-223",
	"publisher": "IEEE Computer Society",
	"publishershort": "IEEE CS",
	"stemmed": [
		"neuro",
		"fpga",
		"implement",
		"artifici",
		"neural",
		"network",
		"on",
		"programm",
		"logic",
		"devic"
	],
	"tag": [
		"implementation",
		"logic",
		"named",
		"network",
		"programmable"
	],
	"title": "NeuroFPGA — Implementing Artificial Neural Networks on Programmable Logic Devices",
	"type": "inproceedings",
	"venue": "DATE",
	"year": 2004
}