// Seed: 1718669291
module module_0 (
    output wire id_0,
    output wor  id_1,
    output wor  id_2,
    input  tri0 id_3
);
  `define pp_5 0
endmodule
module module_1 (
    output wand id_0,
    input wor id_1,
    input supply0 id_2,
    output tri1 id_3,
    input uwire id_4,
    input wand id_5,
    output tri1 id_6,
    input wor id_7,
    input supply1 id_8,
    input wand id_9,
    input wor id_10,
    output tri id_11,
    input uwire id_12,
    input supply0 id_13
    , id_17,
    input supply0 id_14,
    input supply1 id_15
);
  wire id_18, id_19;
  module_0(
      id_0, id_6, id_6, id_5
  );
endmodule
