INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/reports/link
	Log files: /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/logs/link
INFO: [v++ 60-1548] Creating build summary session with primary output /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.xclbin.link_summary, at Fri May 19 13:19:08 2023
INFO: [v++ 60-1315] Creating rulecheck session with output '/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/reports/link/link_guidance.html', at Fri May 19 13:19:08 2023
INFO: [v++ 60-895]   Target platform: /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/zcu102_custom/export/zcu102_custom/zcu102_custom.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/zcu102_custom/export/zcu102_custom/hw/zcu102_custom_platform_hw.xsa'
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: zcu102_custom
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [13:19:08] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_kernels/Hardware/DPUCZDX8G.xo --xo /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_kernels/Hardware/sfm_xrt_top.xo -keep --config /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/int/syslinkConfig.ini --xpfm /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/zcu102_custom/export/zcu102_custom/zcu102_custom.xpfm --target hw --output_dir /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/int --temp_dir /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/sys_link
INFO: [v++ 60-1454] Run Directory: /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/run_link
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_kernels/Hardware/DPUCZDX8G.xo
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_kernels/Hardware/sfm_xrt_top.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [13:19:10] build_xd_ip_db started: /media/logictronix/ML_WORKSPACE/Xilinx/Vitis/2022.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/sys_link/zcu102_custom_platform_hw.hpfm -clkid 2 -ip /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/sys_link/iprepo/xilinx_com_RTLKernel_sfm_xrt_top_1_0,sfm_xrt_top -ip /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/sys_link/iprepo/xilinx_com_RTLKernel_DPUCZDX8G_1_0,DPUCZDX8G -o /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [13:19:13] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 448.617 ; gain = 0.000 ; free physical = 8011 ; free virtual = 28395
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [13:19:13] cfgen started: /media/logictronix/ML_WORKSPACE/Xilinx/Vitis/2022.2/bin/cfgen  -nk DPUCZDX8G:2:DPUCZDX8G_1,DPUCZDX8G_2 -nk sfm_xrt_top:1:sfm_xrt_top_1 -sp DPUCZDX8G_1.M_AXI_GP0:HPC0 -sp DPUCZDX8G_1.M_AXI_HP0:HP0 -sp DPUCZDX8G_1.M_AXI_HP2:HP1 -sp DPUCZDX8G_2.M_AXI_GP0:HPC0 -sp DPUCZDX8G_2.M_AXI_HP0:HP2 -sp DPUCZDX8G_2.M_AXI_HP2:HP3 -clock.freqHz 300000000:DPUCZDX8G_1.aclk -clock.freqHz 600000000:DPUCZDX8G_1.ap_clk_2 -clock.freqHz 300000000:DPUCZDX8G_2.aclk -clock.freqHz 600000000:DPUCZDX8G_2.ap_clk_2 -dpa_mem_offload false -dmclkid 2 -r /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: DPUCZDX8G, num: 2  {DPUCZDX8G_1 DPUCZDX8G_2}
INFO: [CFGEN 83-0]   kernel: sfm_xrt_top, num: 1  {sfm_xrt_top_1}
INFO: [CFGEN 83-0] Port Specs: 
INFO: [CFGEN 83-0]   kernel: DPUCZDX8G_1, k_port: M_AXI_GP0, sptag: HPC0
INFO: [CFGEN 83-0]   kernel: DPUCZDX8G_1, k_port: M_AXI_HP0, sptag: HP0
INFO: [CFGEN 83-0]   kernel: DPUCZDX8G_1, k_port: M_AXI_HP2, sptag: HP1
INFO: [CFGEN 83-0]   kernel: DPUCZDX8G_2, k_port: M_AXI_GP0, sptag: HPC0
INFO: [CFGEN 83-0]   kernel: DPUCZDX8G_2, k_port: M_AXI_HP0, sptag: HP2
INFO: [CFGEN 83-0]   kernel: DPUCZDX8G_2, k_port: M_AXI_HP2, sptag: HP3
INFO: [CFGEN 83-2226] Inferring mapping for argument sfm_xrt_top_1.sm_src_addr to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument sfm_xrt_top_1.sm_dst_addr to HP0
INFO: [SYSTEM_LINK 82-37] [13:19:15] cfgen finished successfully
Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 448.617 ; gain = 0.000 ; free physical = 8014 ; free virtual = 28399
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [13:19:15] cf2bd started: /media/logictronix/ML_WORKSPACE/Xilinx/Vitis/2022.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/sys_link/_sysl/.xsd --temp_dir /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/sys_link --output_dir /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/int
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -dn dr -dp /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [13:19:18] cf2bd finished successfully
Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 448.617 ; gain = 0.000 ; free physical = 8008 ; free virtual = 28399
INFO: [v++ 60-1441] [13:19:18] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 456.484 ; gain = 0.000 ; free physical = 8062 ; free virtual = 28453
INFO: [v++ 60-1443] [13:19:18] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/int/sdsl.dat -rtd /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/int/cf2sw.rtd -nofilter /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/int/cf2sw_full.rtd -xclbin /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/int/xclbin_orig.xml -o /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/run_link
INFO: [v++ 60-1441] [13:19:20] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 456.484 ; gain = 0.000 ; free physical = 8061 ; free virtual = 28454
INFO: [v++ 60-1443] [13:19:20] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/run_link
INFO: [v++ 60-1441] [13:19:20] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.06 . Memory (MB): peak = 456.484 ; gain = 0.000 ; free physical = 8060 ; free virtual = 28453
INFO: [v++ 60-1443] [13:19:20] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/zcu102_custom/export/zcu102_custom/zcu102_custom.xpfm -s --remote_ip_cache /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/.ipcache --output_dir /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/int --log_dir /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/logs/link --report_dir /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/reports/link --config /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/int/vplConfig.ini -k /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link --no-info --iprepo /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/int/xo/ip_repo/xilinx_com_RTLKernel_sfm_xrt_top_1_0 --iprepo /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/int/xo/ip_repo/xilinx_com_RTLKernel_DPUCZDX8G_1_0 --messageDb /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/run_link/vpl.pb /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/run_link

****** vpl v2022.2 (64-bit)
  **** SW Build 3671529 on 2022-10-13-17:52:11
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/int/kernel_info.dat'.
INFO: [VPL 60-423]   Target device: zcu102_custom
INFO: [VPL 60-1032] Extracting hardware platform to /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/.local/hw_platform
[13:19:30] Run vpl: Step create_project: Started
Creating Vivado project.
[13:19:40] Run vpl: Step create_project: Completed
[13:19:40] Run vpl: Step create_bd: Started
[13:20:30] Run vpl: Step create_bd: Completed
[13:20:30] Run vpl: Step update_bd: Started
[13:20:31] Run vpl: Step update_bd: Completed
[13:20:31] Run vpl: Step generate_target: Started
[13:21:21] Run vpl: Step generate_target: Completed
[13:21:21] Run vpl: Step config_hw_runs: Started
[13:21:25] Run vpl: Step config_hw_runs: Completed
[13:21:25] Run vpl: Step synth: Started
[13:22:00] Block-level synthesis in progress, 0 of 35 jobs complete, 6 jobs running.
[13:22:33] Block-level synthesis in progress, 0 of 35 jobs complete, 6 jobs running.
[13:23:19] Block-level synthesis in progress, 0 of 35 jobs complete, 6 jobs running.
[13:23:50] Block-level synthesis in progress, 6 of 35 jobs complete, 0 jobs running.
[13:24:20] Block-level synthesis in progress, 6 of 35 jobs complete, 6 jobs running.
[13:24:50] Block-level synthesis in progress, 6 of 35 jobs complete, 6 jobs running.
[13:25:22] Block-level synthesis in progress, 6 of 35 jobs complete, 6 jobs running.
[13:25:52] Block-level synthesis in progress, 12 of 35 jobs complete, 0 jobs running.
[13:26:23] Block-level synthesis in progress, 12 of 35 jobs complete, 0 jobs running.
[13:26:53] Block-level synthesis in progress, 14 of 35 jobs complete, 6 jobs running.
[13:27:29] Block-level synthesis in progress, 14 of 35 jobs complete, 6 jobs running.
[13:28:01] Block-level synthesis in progress, 17 of 35 jobs complete, 3 jobs running.
[13:28:31] Block-level synthesis in progress, 19 of 35 jobs complete, 6 jobs running.
[13:29:01] Block-level synthesis in progress, 19 of 35 jobs complete, 6 jobs running.
[13:29:34] Block-level synthesis in progress, 22 of 35 jobs complete, 3 jobs running.
[13:30:04] Block-level synthesis in progress, 25 of 35 jobs complete, 0 jobs running.
[13:30:34] Block-level synthesis in progress, 25 of 35 jobs complete, 6 jobs running.
[13:31:11] Block-level synthesis in progress, 25 of 35 jobs complete, 6 jobs running.
[13:31:41] Block-level synthesis in progress, 30 of 35 jobs complete, 1 job running.
[13:32:12] Block-level synthesis in progress, 30 of 35 jobs complete, 1 job running.
[13:32:42] Block-level synthesis in progress, 32 of 35 jobs complete, 2 jobs running.
[13:33:12] Block-level synthesis in progress, 32 of 35 jobs complete, 2 jobs running.
[13:33:42] Block-level synthesis in progress, 33 of 35 jobs complete, 1 job running.
[13:34:12] Block-level synthesis in progress, 33 of 35 jobs complete, 1 job running.
[13:34:42] Block-level synthesis in progress, 33 of 35 jobs complete, 1 job running.
[13:35:12] Block-level synthesis in progress, 33 of 35 jobs complete, 1 job running.
[13:35:43] Block-level synthesis in progress, 33 of 35 jobs complete, 1 job running.
[13:36:13] Block-level synthesis in progress, 33 of 35 jobs complete, 1 job running.
[13:36:43] Block-level synthesis in progress, 33 of 35 jobs complete, 1 job running.
[13:37:13] Block-level synthesis in progress, 33 of 35 jobs complete, 1 job running.
[13:37:43] Block-level synthesis in progress, 33 of 35 jobs complete, 1 job running.
[13:38:13] Block-level synthesis in progress, 33 of 35 jobs complete, 1 job running.
[13:38:44] Block-level synthesis in progress, 33 of 35 jobs complete, 1 job running.
[13:39:14] Block-level synthesis in progress, 33 of 35 jobs complete, 1 job running.
[13:39:44] Block-level synthesis in progress, 34 of 35 jobs complete, 1 job running.
[13:40:14] Top-level synthesis in progress.
[13:40:44] Top-level synthesis in progress.
[13:41:02] Run vpl: Step synth: Completed
[13:41:02] Run vpl: Step impl: Started
[13:45:05] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 25m 43s 

[13:45:05] Starting logic optimization..
[13:45:36] Phase 1 Retarget
[13:46:06] Phase 2 Constant propagation
[13:46:06] Phase 3 Sweep
[13:46:06] Phase 4 BUFG optimization
[13:46:06] Phase 5 Shift Register Optimization
[13:46:36] Phase 6 Post Processing Netlist
[13:49:07] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 04m 01s 

[13:49:07] Starting logic placement..
[13:49:07] Phase 1 Placer Initialization
[13:49:07] Phase 1.1 Placer Initialization Netlist Sorting
[13:49:07] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[13:50:38] Phase 1.3 Build Placer Netlist Model
[13:52:08] Phase 1.4 Constrain Clocks/Macros
[13:52:08] Phase 2 Global Placement
[13:52:08] Phase 2.1 Floorplanning
[13:52:08] Phase 2.1.1 Partition Driven Placement
[13:52:08] Phase 2.1.1.1 PBP: Partition Driven Placement
[13:54:40] Phase 2.1.1.2 PBP: Clock Region Placement
[13:54:40] Phase 2.1.1.3 PBP: Discrete Incremental
[13:54:40] Phase 2.1.1.4 PBP: Compute Congestion
[13:54:40] Phase 2.1.1.5 PBP: Macro Placement
[13:55:10] Phase 2.1.1.6 PBP: UpdateTiming
[13:55:10] Phase 2.1.1.7 PBP: Add part constraints
[13:55:10] Phase 2.2 Update Timing before SLR Path Opt
[13:55:10] Phase 2.3 Post-Processing in Floorplanning
[13:55:10] Phase 2.4 Global Placement Core
[13:58:12] Phase 2.4.1 UpdateTiming Before Physical Synthesis
[13:58:12] Phase 2.4.2 Physical Synthesis In Placer
[14:00:13] Phase 3 Detail Placement
[14:00:13] Phase 3.1 Commit Multi Column Macros
[14:00:13] Phase 3.2 Commit Most Macros & LUTRAMs
[14:01:14] Phase 3.3 Small Shape DP
[14:01:14] Phase 3.3.1 Small Shape Clustering
[14:01:14] Phase 3.3.2 Flow Legalize Slice Clusters
[14:01:14] Phase 3.3.3 Slice Area Swap
[14:01:14] Phase 3.3.3.1 Slice Area Swap Initial
[14:02:14] Phase 3.4 Re-assign LUT pins
[14:02:45] Phase 3.5 Pipeline Register Optimization
[14:02:45] Phase 3.6 Fast Optimization
[14:03:15] Phase 4 Post Placement Optimization and Clean-Up
[14:03:15] Phase 4.1 Post Commit Optimization
[14:04:46] Phase 4.1.1 Post Placement Optimization
[14:04:46] Phase 4.1.1.1 BUFG Insertion
[14:04:46] Phase 1 Physical Synthesis Initialization
[14:05:17] Phase 4.1.1.2 Post Placement Timing Optimization
[14:06:17] Phase 4.2 Post Placement Cleanup
[14:06:47] Phase 4.3 Placer Reporting
[14:06:47] Phase 4.3.1 Print Estimated Congestion
[14:06:47] Phase 4.4 Final Placement Cleanup
[14:08:19] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 00h 19m 11s 

[14:08:19] Starting logic routing..
[14:08:19] Phase 1 Build RT Design
[14:09:19] Phase 2 Router Initialization
[14:09:19] Phase 2.1 Fix Topology Constraints
[14:09:19] Phase 2.2 Pre Route Cleanup
[14:09:19] Phase 2.3 Global Clock Net Routing
[14:09:19] Phase 2.4 Update Timing
[14:11:51] Phase 2.5 Update Timing for Bus Skew
[14:11:51] Phase 2.5.1 Update Timing
[14:12:22] Phase 3 Initial Routing
[14:12:22] Phase 3.1 Global Routing
[14:13:22] Phase 4 Rip-up And Reroute
[14:13:22] Phase 4.1 Global Iteration 0
[14:40:10] Phase 4.2 Global Iteration 1
[14:41:41] Phase 4.3 Global Iteration 2
[14:42:12] Phase 5 Delay and Skew Optimization
[14:42:12] Phase 5.1 Delay CleanUp
[14:42:12] Phase 5.2 Clock Skew Optimization
[14:42:12] Phase 6 Post Hold Fix
[14:42:12] Phase 6.1 Hold Fix Iter
[14:42:12] Phase 6.1.1 Update Timing
[14:42:42] Phase 7 Route finalize
[14:42:42] Phase 8 Verifying routed nets
[14:42:42] Phase 9 Depositing Routes
[14:43:12] Phase 10 Resolve XTalk
[14:43:12] Phase 11 Post Router Timing
[14:43:43] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 35m 23s 

[14:43:43] Starting bitstream generation..
[14:47:15] Creating bitmap...
[14:48:13] Writing bitstream ./design_1_wrapper.bit...
[14:48:13] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 04m 30s 
Check VPL, containing 1 checks, has run: 0 errors
[14:48:12] Run vpl: Step impl: Completed
[14:48:13] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [14:48:15] Run run_link: Step vpl: Completed
Time (s): cpu = 00:00:47 ; elapsed = 01:28:55 . Memory (MB): peak = 456.484 ; gain = 0.000 ; free physical = 12061 ; free virtual = 25579
INFO: [v++ 60-1443] [14:48:15] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/run_link
INFO: [v++ 60-1453] Command Line: cf2sw -a /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/int/address_map.xml -sdsl /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/int/sdsl.dat -xclbin /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/int/xclbin_orig.xml -rtd /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/int/dpu.rtd -o /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/int/dpu.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
INFO: [v++ 60-1441] [14:48:19] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 456.484 ; gain = 0.000 ; free physical = 11947 ; free virtual = 25713
INFO: [v++ 60-1443] [14:48:19] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section BITSTREAM:RAW:/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/int/system.bit --force --target hw --key-value SYS:dfx_enable:false --add-section :JSON:/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/int/dpu.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/int/dpu_xml.rtd --add-section BUILD_METADATA:JSON:/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/int/dpu_build.rtd --add-section EMBEDDED_METADATA:RAW:/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/int/dpu.xml --add-section SYSTEM_METADATA:RAW:/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_zcu102_zcu102_custom_platform_0_0 --output /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.xclbin
INFO: [v++ 60-1454] Run Directory: /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/run_link
XRT Build Version: 2.14.354 (2022.2)
       Build Date: 2022-10-08 09:49:58
          Hash ID: 43926231f7183688add2dccfd391b36a1f000bea
Creating a default 'in-memory' xclbin image.

Section: 'BITSTREAM'(0) was successfully added.
Size   : 26510901 bytes
Format : RAW
File   : '/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/int/system.bit'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'
WARNING: Skipping CLOCK_FREQ_TOPOLOGY section for count size is zero.
WARNING: Section 'CLOCK_FREQ_TOPOLOGY' content is empty.  No data in the given JSON file.

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was empty.  No action taken.
Format : JSON
File   : '/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/int/dpu_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 6091 bytes
Format : JSON
File   : '/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/int/dpu_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 7336 bytes
Format : RAW
File   : '/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/int/dpu.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 36050 bytes
Format : RAW
File   : '/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/int/systemDiagramModelSlrBaseAddress.json'
Successfully wrote (26576572 bytes) to the output file: /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [14:48:19] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.19 . Memory (MB): peak = 456.484 ; gain = 0.000 ; free physical = 11894 ; free virtual = 25703
INFO: [v++ 60-1443] [14:48:19] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.xclbin.info --input /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.xclbin
INFO: [v++ 60-1454] Run Directory: /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/run_link
INFO: [v++ 60-1441] [14:48:19] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.34 . Memory (MB): peak = 456.484 ; gain = 0.000 ; free physical = 11874 ; free virtual = 25706
INFO: [v++ 60-1443] [14:48:19] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/run_link
INFO: [v++ 60-1441] [14:48:19] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 456.484 ; gain = 0.000 ; free physical = 11874 ; free virtual = 25706
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/reports/link/system_estimate_dpu.xtxt
INFO: [v++ 60-2397] Platform default or user specified output type sd_card detected but is not a supported output for v++ --link. Use the v++ --package option instead to create SD card output.
INFO: [v++ 60-586] Created dpu.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/reports/link/link_guidance.html
	Timing Report: /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/reports/link/imp/impl_1_design_1_wrapper_timing_summary_routed.rpt
	Vivado Log: /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/logs/link/vivado.log
	Steps Log File: /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 1h 29m 22s
