Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Sat Nov  1 14:17:10 2025
| Host         : fpga-02 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_utilization -hierarchical -hierarchical_depth 8 -file ./report/lz4CompressEngineRun_utilization_hierarchical_routed.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------------+
|                                         Instance                                        |                                                  Module                                                 | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | DSP Blocks |
+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------------+
| bd_0_wrapper                                                                            |                                                                                                   (top) |       2815 |       2726 |       0 |   89 | 2439 |     29 |      0 |          0 |
|   bd_0_i                                                                                |                                                                                                    bd_0 |       2815 |       2726 |       0 |   89 | 2439 |     29 |      0 |          0 |
|     hls_inst                                                                            |                                                                                         bd_0_hls_inst_0 |       2815 |       2726 |       0 |   89 | 2439 |     29 |      0 |          0 |
|       (hls_inst)                                                                        |                                                                                         bd_0_hls_inst_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          0 |
|       inst                                                                              |                                                                    bd_0_hls_inst_0_lz4CompressEngineRun |       2815 |       2726 |       0 |   89 | 2439 |     29 |      0 |          0 |
|         bestMatchStream_U                                                               |                                                      bd_0_hls_inst_0_lz4CompressEngineRun_fifo_w32_d8_S |         24 |          9 |       0 |   15 |    9 |      0 |      0 |          0 |
|           (bestMatchStream_U)                                                           |                                                      bd_0_hls_inst_0_lz4CompressEngineRun_fifo_w32_d8_S |          8 |          8 |       0 |    0 |    9 |      0 |      0 |          0 |
|           U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg                                 |                                          bd_0_hls_inst_0_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg_14 |         16 |          1 |       0 |   15 |    0 |      0 |      0 |          0 |
|         boosterStream_U                                                                 |                                                    bd_0_hls_inst_0_lz4CompressEngineRun_fifo_w32_d8_S_0 |         25 |          9 |       0 |   16 |    9 |      0 |      0 |          0 |
|           (boosterStream_U)                                                             |                                                    bd_0_hls_inst_0_lz4CompressEngineRun_fifo_w32_d8_S_0 |          9 |          9 |       0 |    0 |    9 |      0 |      0 |          0 |
|           U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg                                 |                                          bd_0_hls_inst_0_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg_13 |         16 |          0 |       0 |   16 |    0 |      0 |      0 |          0 |
|         compressdStream_U                                                               |                                                    bd_0_hls_inst_0_lz4CompressEngineRun_fifo_w32_d8_S_1 |         29 |         14 |       0 |   15 |    9 |      0 |      0 |          0 |
|           (compressdStream_U)                                                           |                                                    bd_0_hls_inst_0_lz4CompressEngineRun_fifo_w32_d8_S_1 |         11 |         11 |       0 |    0 |    9 |      0 |      0 |          0 |
|           U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg                                 |                                             bd_0_hls_inst_0_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg |         18 |          3 |       0 |   15 |    0 |      0 |      0 |          0 |
|         input_size_c1_U                                                                 |                                                    bd_0_hls_inst_0_lz4CompressEngineRun_fifo_w32_d2_S_x |         36 |         36 |       0 |    0 |   70 |      0 |      0 |          0 |
|           (input_size_c1_U)                                                             |                                                    bd_0_hls_inst_0_lz4CompressEngineRun_fifo_w32_d2_S_x |          7 |          7 |       0 |    0 |    6 |      0 |      0 |          0 |
|           U_lz4CompressEngineRun_fifo_w32_d2_S_x_ShiftReg                               |                                        bd_0_hls_inst_0_lz4CompressEngineRun_fifo_w32_d2_S_x_ShiftReg_12 |         29 |         29 |       0 |    0 |   64 |      0 |      0 |          0 |
|         input_size_c2_U                                                                 |                                                  bd_0_hls_inst_0_lz4CompressEngineRun_fifo_w32_d2_S_x_2 |         35 |         35 |       0 |    0 |   70 |      0 |      0 |          0 |
|           (input_size_c2_U)                                                             |                                                  bd_0_hls_inst_0_lz4CompressEngineRun_fifo_w32_d2_S_x_2 |          1 |          1 |       0 |    0 |    6 |      0 |      0 |          0 |
|           U_lz4CompressEngineRun_fifo_w32_d2_S_x_ShiftReg                               |                                        bd_0_hls_inst_0_lz4CompressEngineRun_fifo_w32_d2_S_x_ShiftReg_11 |         34 |         34 |       0 |    0 |   64 |      0 |      0 |          0 |
|         input_size_c_U                                                                  |                                                  bd_0_hls_inst_0_lz4CompressEngineRun_fifo_w32_d2_S_x_3 |         51 |         51 |       0 |    0 |   70 |      0 |      0 |          0 |
|           (input_size_c_U)                                                              |                                                  bd_0_hls_inst_0_lz4CompressEngineRun_fifo_w32_d2_S_x_3 |         25 |         25 |       0 |    0 |    6 |      0 |      0 |          0 |
|           U_lz4CompressEngineRun_fifo_w32_d2_S_x_ShiftReg                               |                                           bd_0_hls_inst_0_lz4CompressEngineRun_fifo_w32_d2_S_x_ShiftReg |         26 |         26 |       0 |    0 |   64 |      0 |      0 |          0 |
|         lz4Compress_4096_1_U0                                                           |                                               bd_0_hls_inst_0_lz4CompressEngineRun_lz4Compress_4096_1_s |        653 |        611 |       0 |   42 |  629 |      1 |      0 |          0 |
|           input_size_c_U                                                                |                                                      bd_0_hls_inst_0_lz4CompressEngineRun_fifo_w32_d2_S |          3 |          3 |       0 |    0 |   70 |      0 |      0 |          0 |
|             (input_size_c_U)                                                            |                                                      bd_0_hls_inst_0_lz4CompressEngineRun_fifo_w32_d2_S |          3 |          3 |       0 |    0 |    6 |      0 |      0 |          0 |
|             U_lz4CompressEngineRun_fifo_w32_d2_S_ShiftReg                               |                                             bd_0_hls_inst_0_lz4CompressEngineRun_fifo_w32_d2_S_ShiftReg |          0 |          0 |       0 |    0 |   64 |      0 |      0 |          0 |
|           lenOffset_Stream_U                                                            |                                                     bd_0_hls_inst_0_lz4CompressEngineRun_fifo_w64_d32_S |         57 |         15 |       0 |   42 |   13 |      0 |      0 |          0 |
|             (lenOffset_Stream_U)                                                        |                                                     bd_0_hls_inst_0_lz4CompressEngineRun_fifo_w64_d32_S |         15 |         15 |       0 |    0 |   13 |      0 |      0 |          0 |
|             U_lz4CompressEngineRun_fifo_w64_d32_S_ShiftReg                              |                                            bd_0_hls_inst_0_lz4CompressEngineRun_fifo_w64_d32_S_ShiftReg |         42 |          0 |       0 |   42 |    0 |      0 |      0 |          0 |
|           lit_outStream_U                                                               |                                                    bd_0_hls_inst_0_lz4CompressEngineRun_fifo_w8_d4096_A |         43 |         43 |       0 |    0 |   53 |      1 |      0 |          0 |
|             (lit_outStream_U)                                                           |                                                    bd_0_hls_inst_0_lz4CompressEngineRun_fifo_w8_d4096_A |         41 |         41 |       0 |    0 |   53 |      0 |      0 |          0 |
|             U_lz4CompressEngineRun_fifo_w8_d4096_A_ram                                  |                                                bd_0_hls_inst_0_lz4CompressEngineRun_fifo_w8_d4096_A_ram |          2 |          2 |       0 |    0 |    0 |      1 |      0 |          0 |
|           lz4CompressPart1_4096_1_U0                                                    |                                          bd_0_hls_inst_0_lz4CompressEngineRun_lz4CompressPart1_4096_1_s |        193 |        193 |       0 |    0 |  258 |      0 |      0 |          0 |
|             (lz4CompressPart1_4096_1_U0)                                                |                                          bd_0_hls_inst_0_lz4CompressEngineRun_lz4CompressPart1_4096_1_s |         37 |         37 |       0 |    0 |  105 |      0 |      0 |          0 |
|             grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138                      |                        bd_0_hls_inst_0_lz4CompressEngineRun_lz4CompressPart1_4096_1_Pipeline_lz4_divide |        156 |        156 |       0 |    0 |  153 |      0 |      0 |          0 |
|               (grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138)                  |                        bd_0_hls_inst_0_lz4CompressEngineRun_lz4CompressPart1_4096_1_Pipeline_lz4_divide |        111 |        111 |       0 |    0 |  151 |      0 |      0 |          0 |
|               flow_control_loop_pipe_sequential_init_U                                  |                          bd_0_hls_inst_0_lz4CompressEngineRun_flow_control_loop_pipe_sequential_init_10 |         46 |         46 |       0 |    0 |    2 |      0 |      0 |          0 |
|           lz4CompressPart2_U0                                                           |                                                   bd_0_hls_inst_0_lz4CompressEngineRun_lz4CompressPart2 |        351 |        351 |       0 |    0 |  231 |      0 |      0 |          0 |
|             (lz4CompressPart2_U0)                                                       |                                                   bd_0_hls_inst_0_lz4CompressEngineRun_lz4CompressPart2 |          5 |          5 |       0 |    0 |   38 |      0 |      0 |          0 |
|             grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91                            |                             bd_0_hls_inst_0_lz4CompressEngineRun_lz4CompressPart2_Pipeline_lz4_compress |        347 |        347 |       0 |    0 |  193 |      0 |      0 |          0 |
|               (grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91)                        |                             bd_0_hls_inst_0_lz4CompressEngineRun_lz4CompressPart2_Pipeline_lz4_compress |        329 |        329 |       0 |    0 |  191 |      0 |      0 |          0 |
|               flow_control_loop_pipe_sequential_init_U                                  |                           bd_0_hls_inst_0_lz4CompressEngineRun_flow_control_loop_pipe_sequential_init_9 |         19 |         19 |       0 |    0 |    2 |      0 |      0 |          0 |
|           start_for_lz4CompressPart2_U0_U                                               |                                      bd_0_hls_inst_0_lz4CompressEngineRun_start_for_lz4CompressPart2_U0 |          8 |          8 |       0 |    0 |    4 |      0 |      0 |          0 |
|         lzBestMatchFilter_6_65536_U0                                                    |                                        bd_0_hls_inst_0_lz4CompressEngineRun_lzBestMatchFilter_6_65536_s |        349 |        349 |       0 |    0 |  410 |      0 |      0 |          0 |
|           (lzBestMatchFilter_6_65536_U0)                                                |                                        bd_0_hls_inst_0_lz4CompressEngineRun_lzBestMatchFilter_6_65536_s |         10 |         10 |       0 |    0 |  210 |      0 |      0 |          0 |
|           grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135              |              bd_0_hls_inst_0_lz4CompressEngineRun_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter |        339 |        339 |       0 |    0 |  200 |      0 |      0 |          0 |
|             (grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135)          |              bd_0_hls_inst_0_lz4CompressEngineRun_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter |        104 |        104 |       0 |    0 |  197 |      0 |      0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                                    |                           bd_0_hls_inst_0_lz4CompressEngineRun_flow_control_loop_pipe_sequential_init_8 |        235 |        235 |       0 |    0 |    3 |      0 |      0 |          0 |
|         lzBooster_255_16384_64_U0                                                       |                                           bd_0_hls_inst_0_lz4CompressEngineRun_lzBooster_255_16384_64_s |        256 |        256 |       0 |    0 |  351 |      4 |      0 |          0 |
|           (lzBooster_255_16384_64_U0)                                                   |                                           bd_0_hls_inst_0_lz4CompressEngineRun_lzBooster_255_16384_64_s |         41 |         41 |       0 |    0 |   79 |      0 |      0 |          0 |
|           grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106                         |                         bd_0_hls_inst_0_lz4CompressEngineRun_lzBooster_255_16384_64_Pipeline_lz_booster |        216 |        216 |       0 |    0 |  272 |      4 |      0 |          0 |
|             (grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106)                     |                         bd_0_hls_inst_0_lz4CompressEngineRun_lzBooster_255_16384_64_Pipeline_lz_booster |         80 |         80 |       0 |    0 |  270 |      0 |      0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                                    |                           bd_0_hls_inst_0_lz4CompressEngineRun_flow_control_loop_pipe_sequential_init_7 |         65 |         65 |       0 |    0 |    2 |      0 |      0 |          0 |
|             local_mem_U                                                                 | bd_0_hls_inst_0_lz4CompressEngineRun_lzBooster_255_16384_64_Pipeline_lz_booster_local_mem_RAM_AUTO_1R1W |         73 |         73 |       0 |    0 |    0 |      4 |      0 |          0 |
|         lzCompress_6_4_65536_6_1_2048_64_U0                                             |                                 bd_0_hls_inst_0_lz4CompressEngineRun_lzCompress_6_4_65536_6_1_2048_64_s |       1346 |       1345 |       0 |    1 |  800 |     24 |      0 |          0 |
|           (lzCompress_6_4_65536_6_1_2048_64_U0)                                         |                                 bd_0_hls_inst_0_lz4CompressEngineRun_lzCompress_6_4_65536_6_1_2048_64_s |         45 |         45 |       0 |    0 |  165 |      0 |      0 |          0 |
|           dict_U                                                                        |          bd_0_hls_inst_0_lz4CompressEngineRun_lzCompress_6_4_65536_6_1_2048_64_s_dict_RAM_T2P_BRAM_1R1W |        396 |        396 |       0 |    0 |    0 |     24 |      0 |          0 |
|           grp_lzCompress_6_4_65536_6_1_2048_64_Outline_VITIS_LOOP_82_2_fu_143           |           bd_0_hls_inst_0_lz4CompressEngineRun_lzCompress_6_4_65536_6_1_2048_64_Outline_VITIS_LOOP_82_2 |         12 |         12 |       0 |    0 |   45 |      0 |      0 |          0 |
|           grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138               |               bd_0_hls_inst_0_lz4CompressEngineRun_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush |         36 |         36 |       0 |    0 |   14 |      0 |      0 |          0 |
|             (grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush_fu_138)           |               bd_0_hls_inst_0_lz4CompressEngineRun_lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush |          0 |          0 |       0 |    0 |   12 |      0 |      0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                                    |                           bd_0_hls_inst_0_lz4CompressEngineRun_flow_control_loop_pipe_sequential_init_6 |         36 |         36 |       0 |    0 |    2 |      0 |      0 |          0 |
|           grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159              |              bd_0_hls_inst_0_lz4CompressEngineRun_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress |        880 |        879 |       0 |    1 |  552 |      0 |      0 |          0 |
|             (grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159)          |              bd_0_hls_inst_0_lz4CompressEngineRun_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress |        765 |        764 |       0 |    1 |  550 |      0 |      0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                                    |                           bd_0_hls_inst_0_lz4CompressEngineRun_flow_control_loop_pipe_sequential_init_5 |        115 |        115 |       0 |    0 |    2 |      0 |      0 |          0 |
|           grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_leftover_fu_179     |     bd_0_hls_inst_0_lz4CompressEngineRun_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_leftover |         34 |         34 |       0 |    0 |   14 |      0 |      0 |          0 |
|             (grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_leftover_fu_179) |     bd_0_hls_inst_0_lz4CompressEngineRun_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_leftover |         12 |         12 |       0 |    0 |   12 |      0 |      0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                                    |                           bd_0_hls_inst_0_lz4CompressEngineRun_flow_control_loop_pipe_sequential_init_4 |         22 |         22 |       0 |    0 |    2 |      0 |      0 |          0 |
|           grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_left_bytes_fu_190            |            bd_0_hls_inst_0_lz4CompressEngineRun_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_left_bytes |         18 |         18 |       0 |    0 |   10 |      0 |      0 |          0 |
|             (grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_left_bytes_fu_190)        |            bd_0_hls_inst_0_lz4CompressEngineRun_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_left_bytes |          1 |          1 |       0 |    0 |    8 |      0 |      0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                                    |                             bd_0_hls_inst_0_lz4CompressEngineRun_flow_control_loop_pipe_sequential_init |         17 |         17 |       0 |    0 |    2 |      0 |      0 |          0 |
|         start_for_lz4Compress_4096_1_U0_U                                               |                                    bd_0_hls_inst_0_lz4CompressEngineRun_start_for_lz4Compress_4096_1_U0 |          5 |          5 |       0 |    0 |    4 |      0 |      0 |          0 |
|         start_for_lzBestMatchFilter_6_65536_U0_U                                        |                             bd_0_hls_inst_0_lz4CompressEngineRun_start_for_lzBestMatchFilter_6_65536_U0 |          5 |          5 |       0 |    0 |    4 |      0 |      0 |          0 |
|         start_for_lzBooster_255_16384_64_U0_U                                           |                                bd_0_hls_inst_0_lz4CompressEngineRun_start_for_lzBooster_255_16384_64_U0 |          5 |          5 |       0 |    0 |    4 |      0 |      0 |          0 |
+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


