<stg><name>sparce_categorical_cross_entropy<10u>_Pipeline_output_error</name>


<trans_list>

<trans id="65" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="56" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="57" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="58" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="59" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="60" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="61" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="62" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %kernel = alloca i32 1

]]></Node>
<StgValue><ssdm name="kernel"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %softmax_f_map_stream14, void @empty_9, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %softmax_output_error_stream15, void @empty_9, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:3 %label_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %label_load

]]></Node>
<StgValue><ssdm name="label_load_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i4 0, i4 %kernel

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:5 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc:0 %kernel_1 = load i4 %kernel

]]></Node>
<StgValue><ssdm name="kernel_1"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc:2 %icmp_ln21 = icmp_eq  i4 %kernel_1, i4 10

]]></Node>
<StgValue><ssdm name="icmp_ln21"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc:4 %kernel_2 = add i4 %kernel_1, i4 1

]]></Node>
<StgValue><ssdm name="kernel_2"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:5 %br_ln21 = br i1 %icmp_ln21, void %for.inc.split, void %for.end.exitStub

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="4">
<![CDATA[
for.inc.split:0 %kernel_cast = zext i4 %kernel_1

]]></Node>
<StgValue><ssdm name="kernel_cast"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:4 %icmp_ln24 = icmp_eq  i32 %kernel_cast, i32 %label_load_read

]]></Node>
<StgValue><ssdm name="icmp_ln24"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="1">
<![CDATA[
for.inc.split:5 %zext_ln24 = zext i1 %icmp_ln24

]]></Node>
<StgValue><ssdm name="zext_ln24"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="4" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:6 %conv = uitofp i32 %zext_ln24

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:10 %store_ln21 = store i4 %kernel_2, i4 %kernel

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="29" st_id="2" stage="3" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:6 %conv = uitofp i32 %zext_ln24

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="30" st_id="3" stage="2" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:6 %conv = uitofp i32 %zext_ln24

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="31" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:2 %softmax_f_map_stream14_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %softmax_f_map_stream14

]]></Node>
<StgValue><ssdm name="softmax_f_map_stream14_read"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:6 %conv = uitofp i32 %zext_ln24

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="33" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:3 %tmp = bitcast i32 %softmax_f_map_stream14_read

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="34" st_id="5" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:7 %temp_output_error = fsub i32 %tmp, i32 %conv

]]></Node>
<StgValue><ssdm name="temp_output_error"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="35" st_id="6" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:7 %temp_output_error = fsub i32 %tmp, i32 %conv

]]></Node>
<StgValue><ssdm name="temp_output_error"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="36" st_id="7" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:7 %temp_output_error = fsub i32 %tmp, i32 %conv

]]></Node>
<StgValue><ssdm name="temp_output_error"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="37" st_id="8" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:7 %temp_output_error = fsub i32 %tmp, i32 %conv

]]></Node>
<StgValue><ssdm name="temp_output_error"/></StgValue>
</operation>

<operation id="42" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0">
<![CDATA[
for.end.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="38" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="39" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:8 %bitcast_ln174 = bitcast i32 %temp_output_error

]]></Node>
<StgValue><ssdm name="bitcast_ln174"/></StgValue>
</operation>

<operation id="40" st_id="9" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:9 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %softmax_output_error_stream15, i32 %bitcast_ln174

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="41" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:11 %br_ln21 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="66" name="softmax_f_map_stream14" dir="0" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="softmax_f_map_stream14"/></StgValue>
</port>
<port id="67" name="label_load" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="label_load"/></StgValue>
</port>
<port id="68" name="softmax_output_error_stream15" dir="1" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="softmax_output_error_stream15"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="70" from="StgValue_69" to="kernel" fromId="69" toId="12">
</dataflow>
<dataflow id="72" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="71" toId="13">
</dataflow>
<dataflow id="73" from="softmax_f_map_stream14" to="specinterface_ln0" fromId="66" toId="13">
</dataflow>
<dataflow id="75" from="empty_9" to="specinterface_ln0" fromId="74" toId="13">
</dataflow>
<dataflow id="77" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="13">
</dataflow>
<dataflow id="78" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="13">
</dataflow>
<dataflow id="80" from="empty_17" to="specinterface_ln0" fromId="79" toId="13">
</dataflow>
<dataflow id="81" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="13">
</dataflow>
<dataflow id="82" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="13">
</dataflow>
<dataflow id="83" from="empty_17" to="specinterface_ln0" fromId="79" toId="13">
</dataflow>
<dataflow id="84" from="empty_17" to="specinterface_ln0" fromId="79" toId="13">
</dataflow>
<dataflow id="85" from="empty_17" to="specinterface_ln0" fromId="79" toId="13">
</dataflow>
<dataflow id="86" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="13">
</dataflow>
<dataflow id="87" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="13">
</dataflow>
<dataflow id="88" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="13">
</dataflow>
<dataflow id="89" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="13">
</dataflow>
<dataflow id="90" from="empty_17" to="specinterface_ln0" fromId="79" toId="13">
</dataflow>
<dataflow id="91" from="empty_17" to="specinterface_ln0" fromId="79" toId="13">
</dataflow>
<dataflow id="93" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="13">
</dataflow>
<dataflow id="94" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="13">
</dataflow>
<dataflow id="95" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="71" toId="14">
</dataflow>
<dataflow id="96" from="softmax_output_error_stream15" to="specinterface_ln0" fromId="68" toId="14">
</dataflow>
<dataflow id="97" from="empty_9" to="specinterface_ln0" fromId="74" toId="14">
</dataflow>
<dataflow id="98" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="14">
</dataflow>
<dataflow id="99" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="14">
</dataflow>
<dataflow id="100" from="empty_17" to="specinterface_ln0" fromId="79" toId="14">
</dataflow>
<dataflow id="101" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="14">
</dataflow>
<dataflow id="102" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="14">
</dataflow>
<dataflow id="103" from="empty_17" to="specinterface_ln0" fromId="79" toId="14">
</dataflow>
<dataflow id="104" from="empty_17" to="specinterface_ln0" fromId="79" toId="14">
</dataflow>
<dataflow id="105" from="empty_17" to="specinterface_ln0" fromId="79" toId="14">
</dataflow>
<dataflow id="106" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="14">
</dataflow>
<dataflow id="107" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="14">
</dataflow>
<dataflow id="108" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="14">
</dataflow>
<dataflow id="109" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="14">
</dataflow>
<dataflow id="110" from="empty_17" to="specinterface_ln0" fromId="79" toId="14">
</dataflow>
<dataflow id="111" from="empty_17" to="specinterface_ln0" fromId="79" toId="14">
</dataflow>
<dataflow id="112" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="14">
</dataflow>
<dataflow id="113" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="14">
</dataflow>
<dataflow id="115" from="_ssdm_op_Read.ap_auto.i32" to="label_load_read" fromId="114" toId="15">
</dataflow>
<dataflow id="116" from="label_load" to="label_load_read" fromId="67" toId="15">
</dataflow>
<dataflow id="118" from="StgValue_117" to="store_ln0" fromId="117" toId="16">
</dataflow>
<dataflow id="119" from="kernel" to="store_ln0" fromId="12" toId="16">
</dataflow>
<dataflow id="120" from="kernel" to="kernel_1" fromId="12" toId="18">
</dataflow>
<dataflow id="122" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="121" toId="19">
</dataflow>
<dataflow id="123" from="StgValue_92" to="specpipeline_ln0" fromId="92" toId="19">
</dataflow>
<dataflow id="124" from="StgValue_76" to="specpipeline_ln0" fromId="76" toId="19">
</dataflow>
<dataflow id="125" from="StgValue_69" to="specpipeline_ln0" fromId="69" toId="19">
</dataflow>
<dataflow id="126" from="StgValue_76" to="specpipeline_ln0" fromId="76" toId="19">
</dataflow>
<dataflow id="128" from="p_str" to="specpipeline_ln0" fromId="127" toId="19">
</dataflow>
<dataflow id="129" from="kernel_1" to="icmp_ln21" fromId="18" toId="20">
</dataflow>
<dataflow id="131" from="StgValue_130" to="icmp_ln21" fromId="130" toId="20">
</dataflow>
<dataflow id="133" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="132" toId="21">
</dataflow>
<dataflow id="135" from="StgValue_134" to="empty" fromId="134" toId="21">
</dataflow>
<dataflow id="136" from="StgValue_134" to="empty" fromId="134" toId="21">
</dataflow>
<dataflow id="137" from="StgValue_134" to="empty" fromId="134" toId="21">
</dataflow>
<dataflow id="138" from="kernel_1" to="kernel_2" fromId="18" toId="22">
</dataflow>
<dataflow id="140" from="StgValue_139" to="kernel_2" fromId="139" toId="22">
</dataflow>
<dataflow id="141" from="icmp_ln21" to="br_ln21" fromId="20" toId="23">
</dataflow>
<dataflow id="142" from="kernel_1" to="kernel_cast" fromId="18" toId="24">
</dataflow>
<dataflow id="143" from="kernel_cast" to="icmp_ln24" fromId="24" toId="25">
</dataflow>
<dataflow id="144" from="label_load_read" to="icmp_ln24" fromId="15" toId="25">
</dataflow>
<dataflow id="145" from="icmp_ln24" to="zext_ln24" fromId="25" toId="26">
</dataflow>
<dataflow id="146" from="zext_ln24" to="conv" fromId="26" toId="27">
</dataflow>
<dataflow id="147" from="kernel_2" to="store_ln21" fromId="22" toId="28">
</dataflow>
<dataflow id="148" from="kernel" to="store_ln21" fromId="12" toId="28">
</dataflow>
<dataflow id="149" from="zext_ln24" to="conv" fromId="26" toId="29">
</dataflow>
<dataflow id="150" from="zext_ln24" to="conv" fromId="26" toId="30">
</dataflow>
<dataflow id="152" from="_ssdm_op_Read.ap_fifo.volatile.i32P0A" to="softmax_f_map_stream14_read" fromId="151" toId="31">
</dataflow>
<dataflow id="153" from="softmax_f_map_stream14" to="softmax_f_map_stream14_read" fromId="66" toId="31">
</dataflow>
<dataflow id="154" from="zext_ln24" to="conv" fromId="26" toId="32">
</dataflow>
<dataflow id="155" from="softmax_f_map_stream14_read" to="tmp" fromId="31" toId="33">
</dataflow>
<dataflow id="156" from="tmp" to="temp_output_error" fromId="33" toId="34">
</dataflow>
<dataflow id="157" from="conv" to="temp_output_error" fromId="32" toId="34">
</dataflow>
<dataflow id="158" from="tmp" to="temp_output_error" fromId="33" toId="35">
</dataflow>
<dataflow id="159" from="conv" to="temp_output_error" fromId="32" toId="35">
</dataflow>
<dataflow id="160" from="tmp" to="temp_output_error" fromId="33" toId="36">
</dataflow>
<dataflow id="161" from="conv" to="temp_output_error" fromId="32" toId="36">
</dataflow>
<dataflow id="162" from="tmp" to="temp_output_error" fromId="33" toId="37">
</dataflow>
<dataflow id="163" from="conv" to="temp_output_error" fromId="32" toId="37">
</dataflow>
<dataflow id="165" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="164" toId="38">
</dataflow>
<dataflow id="167" from="empty_18" to="specloopname_ln0" fromId="166" toId="38">
</dataflow>
<dataflow id="168" from="temp_output_error" to="bitcast_ln174" fromId="37" toId="39">
</dataflow>
<dataflow id="170" from="_ssdm_op_Write.ap_fifo.volatile.i32P0A" to="write_ln174" fromId="169" toId="40">
</dataflow>
<dataflow id="171" from="softmax_output_error_stream15" to="write_ln174" fromId="68" toId="40">
</dataflow>
<dataflow id="172" from="bitcast_ln174" to="write_ln174" fromId="39" toId="40">
</dataflow>
<dataflow id="173" from="icmp_ln21" to="StgValue_2" fromId="20" toId="2">
</dataflow>
<dataflow id="174" from="icmp_ln21" to="StgValue_9" fromId="20" toId="9">
</dataflow>
</dataflows>


</stg>
