use std::mem::fifo;
use std::ports::read_mut_wire;
use std::ports::new_mut_wire;

struct FifoTestHarnessOut {
    w_full: bool,
    r_read: Option<int<8>>,
    r_num_elements: uint<4>
}

entity fifo_test_harness(
    write_clk: clock,
    write_rst: bool,
    read_clk: clock,
    read_rst: bool,
    write: Option<int<8>>,
    ack: bool,
) -> FifoTestHarnessOut {
    let (w, r) = inst fifo::<4, int<8>, 16>$(write_clk, write_rst, read_clk, read_rst);

    set w.write = &write;
    set r.ack = &ack;

    FifoTestHarnessOut$(
        w_full: *w.full,
        r_read: *r.read,
        r_num_elements: *r.num_elements,
    )
}
