design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/openlane/designs/adder,adder,auto_pnr,flow completed,0h0m29s0ms,0h0m20s0ms,61189.21927541993,0.0061775588,30594.609637709964,-1,55.589200000000005,504.02,127,0,0,0,0,0,0,0,0,0,0,0,3467,1015,0.0,0.0,0.0,0.0,-4.91,0.0,0.0,0.0,0.0,-26.2,2870970.0,0.0,16.68,24.17,0.96,1.96,0.0,418,418,321,321,0,0,0,164,0,50,1,0,1,19,29,4,34,17,32,186,48,0,80,189,503,3716.0640000000003,0.000405,0.000115,1.49e-06,0.00051,0.00015,1.34e-09,0.000588,0.000179,2.05e-09,3.88,11.51,86.88097306689835,6.6,1,50,14.955,15.525,0.3,1,10,0.6,0,sky130_fd_sc_hd,AREA 0
