{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1648657520262 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648657520262 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 30 12:25:20 2022 " "Processing started: Wed Mar 30 12:25:20 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1648657520262 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648657520262 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648657520262 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1648657520590 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1648657520590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep_lab4_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicalstep_lab4_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LogicalStep_Lab4_top-Circuit " "Found design unit 1: LogicalStep_Lab4_top-Circuit" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/akmin/Desktop/Lab 4 FPGA/Lab4/LogicalStep_Lab4_top.vhd" 259 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648657529391 ""} { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep_Lab4_top " "Found entity 1: LogicalStep_Lab4_top" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/akmin/Desktop/Lab 4 FPGA/Lab4/LogicalStep_Lab4_top.vhd" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648657529391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648657529391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment7_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file segment7_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 segment7_mux-syn " "Found design unit 1: segment7_mux-syn" {  } { { "segment7_mux.vhd" "" { Text "C:/Users/akmin/Desktop/Lab 4 FPGA/Lab4/segment7_mux.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648657529391 ""} { "Info" "ISGN_ENTITY_NAME" "1 segment7_mux " "Found entity 1: segment7_mux" {  } { { "segment7_mux.vhd" "" { Text "C:/Users/akmin/Desktop/Lab 4 FPGA/Lab4/segment7_mux.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648657529391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648657529391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevensegment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SevenSegment-decode_function1 " "Found design unit 1: SevenSegment-decode_function1" {  } { { "SevenSegment.vhd" "" { Text "C:/Users/akmin/Desktop/Lab 4 FPGA/Lab4/SevenSegment.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648657529406 ""} { "Info" "ISGN_ENTITY_NAME" "1 SevenSegment " "Found entity 1: SevenSegment" {  } { { "SevenSegment.vhd" "" { Text "C:/Users/akmin/Desktop/Lab 4 FPGA/Lab4/SevenSegment.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648657529406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648657529406 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Vhdl1.vhd " "Can't analyze file -- file Vhdl1.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1648657529406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bidir_shift_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bidir_shift_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bidir_shift_reg-one " "Found design unit 1: Bidir_shift_reg-one" {  } { { "Bidir_shift_reg.vhd" "" { Text "C:/Users/akmin/Desktop/Lab 4 FPGA/Lab4/Bidir_shift_reg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648657529406 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bidir_shift_reg " "Found entity 1: Bidir_shift_reg" {  } { { "Bidir_shift_reg.vhd" "" { Text "C:/Users/akmin/Desktop/Lab 4 FPGA/Lab4/Bidir_shift_reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648657529406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648657529406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "u_d_bin_counter4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file u_d_bin_counter4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 U_D_Bin_Counter4bit-one " "Found design unit 1: U_D_Bin_Counter4bit-one" {  } { { "U_D_Bin_Counter4bit.vhd" "" { Text "C:/Users/akmin/Desktop/Lab 4 FPGA/Lab4/U_D_Bin_Counter4bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648657529406 ""} { "Info" "ISGN_ENTITY_NAME" "1 U_D_Bin_Counter4bit " "Found entity 1: U_D_Bin_Counter4bit" {  } { { "U_D_Bin_Counter4bit.vhd" "" { Text "C:/Users/akmin/Desktop/Lab 4 FPGA/Lab4/U_D_Bin_Counter4bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648657529406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648657529406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xy_motion.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xy_motion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XY_Motion-E " "Found design unit 1: XY_Motion-E" {  } { { "XY_Motion.vhd" "" { Text "C:/Users/akmin/Desktop/Lab 4 FPGA/Lab4/XY_Motion.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648657529406 ""} { "Info" "ISGN_ENTITY_NAME" "1 XY_Motion " "Found entity 1: XY_Motion" {  } { { "XY_Motion.vhd" "" { Text "C:/Users/akmin/Desktop/Lab 4 FPGA/Lab4/XY_Motion.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648657529406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648657529406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "grappler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file grappler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Grappler-G " "Found design unit 1: Grappler-G" {  } { { "Grappler.vhd" "" { Text "C:/Users/akmin/Desktop/Lab 4 FPGA/Lab4/Grappler.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648657529406 ""} { "Info" "ISGN_ENTITY_NAME" "1 Grappler " "Found entity 1: Grappler" {  } { { "Grappler.vhd" "" { Text "C:/Users/akmin/Desktop/Lab 4 FPGA/Lab4/Grappler.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648657529406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648657529406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file extender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Extender-E " "Found design unit 1: Extender-E" {  } { { "Extender.vhd" "" { Text "C:/Users/akmin/Desktop/Lab 4 FPGA/Lab4/Extender.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648657529406 ""} { "Info" "ISGN_ENTITY_NAME" "1 Extender " "Found entity 1: Extender" {  } { { "Extender.vhd" "" { Text "C:/Users/akmin/Desktop/Lab 4 FPGA/Lab4/Extender.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648657529406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648657529406 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "register.vhd " "Can't analyze file -- file register.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1648657529406 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LogicalStep_Lab4_top " "Elaborating entity \"LogicalStep_Lab4_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1648657529438 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "seg7_data LogicalStep_Lab4_top.vhd(252) " "VHDL Signal Declaration warning at LogicalStep_Lab4_top.vhd(252): used implicit default value for signal \"seg7_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/akmin/Desktop/Lab 4 FPGA/Lab4/LogicalStep_Lab4_top.vhd" 252 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1648657529453 "|LogicalStep_Lab4_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "seg7_char1 LogicalStep_Lab4_top.vhd(253) " "VHDL Signal Declaration warning at LogicalStep_Lab4_top.vhd(253): used implicit default value for signal \"seg7_char1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/akmin/Desktop/Lab 4 FPGA/Lab4/LogicalStep_Lab4_top.vhd" 253 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1648657529453 "|LogicalStep_Lab4_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "seg7_char2 LogicalStep_Lab4_top.vhd(254) " "VHDL Signal Declaration warning at LogicalStep_Lab4_top.vhd(254): used implicit default value for signal \"seg7_char2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/akmin/Desktop/Lab 4 FPGA/Lab4/LogicalStep_Lab4_top.vhd" 254 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1648657529453 "|LogicalStep_Lab4_top"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "leds\[7..6\] LogicalStep_Lab4_top.vhd(246) " "Using initial value X (don't care) for net \"leds\[7..6\]\" at LogicalStep_Lab4_top.vhd(246)" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/akmin/Desktop/Lab 4 FPGA/Lab4/LogicalStep_Lab4_top.vhd" 246 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648657529453 "|LogicalStep_Lab4_top"}
{ "Warning" "WSGN_SEARCH_FILE" "clock_source.vhd 2 1 " "Using design file clock_source.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clock_Source-rtl " "Found design unit 1: Clock_Source-rtl" {  } { { "clock_source.vhd" "" { Text "C:/Users/akmin/Desktop/Lab 4 FPGA/Lab4/clock_source.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648657529453 ""} { "Info" "ISGN_ENTITY_NAME" "1 Clock_Source " "Found entity 1: Clock_Source" {  } { { "clock_source.vhd" "" { Text "C:/Users/akmin/Desktop/Lab 4 FPGA/Lab4/clock_source.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648657529453 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1648657529453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_Source Clock_Source:Clock_Selector " "Elaborating entity \"Clock_Source\" for hierarchy \"Clock_Source:Clock_Selector\"" {  } { { "LogicalStep_Lab4_top.vhd" "Clock_Selector" { Text "C:/Users/akmin/Desktop/Lab 4 FPGA/Lab4/LogicalStep_Lab4_top.vhd" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648657529453 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_input clock_source.vhd(45) " "VHDL Process Statement warning at clock_source.vhd(45): signal \"clk_input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock_source.vhd" "" { Text "C:/Users/akmin/Desktop/Lab 4 FPGA/Lab4/clock_source.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1648657529453 "|LogicalStep_Lab4_top|Clock_Source:Clock_Selector"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_2hz clock_source.vhd(47) " "VHDL Process Statement warning at clock_source.vhd(47): signal \"clk_2hz\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock_source.vhd" "" { Text "C:/Users/akmin/Desktop/Lab 4 FPGA/Lab4/clock_source.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1648657529453 "|LogicalStep_Lab4_top|Clock_Source:Clock_Selector"}
{ "Warning" "WSGN_SEARCH_FILE" "compx4.vhd 2 1 " "Using design file compx4.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Compx4-Compx4_architecture " "Found design unit 1: Compx4-Compx4_architecture" {  } { { "compx4.vhd" "" { Text "C:/Users/akmin/Desktop/Lab 4 FPGA/Lab4/compx4.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648657529469 ""} { "Info" "ISGN_ENTITY_NAME" "1 Compx4 " "Found entity 1: Compx4" {  } { { "compx4.vhd" "" { Text "C:/Users/akmin/Desktop/Lab 4 FPGA/Lab4/compx4.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648657529469 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1648657529469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Compx4 Compx4:x_comparator " "Elaborating entity \"Compx4\" for hierarchy \"Compx4:x_comparator\"" {  } { { "LogicalStep_Lab4_top.vhd" "x_comparator" { Text "C:/Users/akmin/Desktop/Lab 4 FPGA/Lab4/LogicalStep_Lab4_top.vhd" 416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648657529469 ""}
{ "Warning" "WSGN_SEARCH_FILE" "compx1.vhd 2 1 " "Using design file compx1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Compx1-Compx1_architecture " "Found design unit 1: Compx1-Compx1_architecture" {  } { { "compx1.vhd" "" { Text "C:/Users/akmin/Desktop/Lab 4 FPGA/Lab4/compx1.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648657529469 ""} { "Info" "ISGN_ENTITY_NAME" "1 Compx1 " "Found entity 1: Compx1" {  } { { "compx1.vhd" "" { Text "C:/Users/akmin/Desktop/Lab 4 FPGA/Lab4/compx1.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648657529469 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1648657529469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Compx1 Compx4:x_comparator\|Compx1:A3B3Comp " "Elaborating entity \"Compx1\" for hierarchy \"Compx4:x_comparator\|Compx1:A3B3Comp\"" {  } { { "compx4.vhd" "A3B3Comp" { Text "C:/Users/akmin/Desktop/Lab 4 FPGA/Lab4/compx4.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648657529469 ""}
{ "Warning" "WSGN_SEARCH_FILE" "inverter.vhd 2 1 " "Using design file inverter.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inverter-inverter_logic " "Found design unit 1: inverter-inverter_logic" {  } { { "inverter.vhd" "" { Text "C:/Users/akmin/Desktop/Lab 4 FPGA/Lab4/inverter.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648657529485 ""} { "Info" "ISGN_ENTITY_NAME" "1 inverter " "Found entity 1: inverter" {  } { { "inverter.vhd" "" { Text "C:/Users/akmin/Desktop/Lab 4 FPGA/Lab4/inverter.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648657529485 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1648657529485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inverter inverter:inverter_inst " "Elaborating entity \"inverter\" for hierarchy \"inverter:inverter_inst\"" {  } { { "LogicalStep_Lab4_top.vhd" "inverter_inst" { Text "C:/Users/akmin/Desktop/Lab 4 FPGA/Lab4/LogicalStep_Lab4_top.vhd" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648657529485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XY_Motion XY_Motion:xy_motion_inst " "Elaborating entity \"XY_Motion\" for hierarchy \"XY_Motion:xy_motion_inst\"" {  } { { "LogicalStep_Lab4_top.vhd" "xy_motion_inst" { Text "C:/Users/akmin/Desktop/Lab 4 FPGA/Lab4/LogicalStep_Lab4_top.vhd" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648657529485 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "error_flash XY_Motion.vhd(19) " "Verilog HDL or VHDL warning at XY_Motion.vhd(19): object \"error_flash\" assigned a value but never read" {  } { { "XY_Motion.vhd" "" { Text "C:/Users/akmin/Desktop/Lab 4 FPGA/Lab4/XY_Motion.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1648657529485 "|LogicalStep_Lab4_top|XY_Motion:xy_motion_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_state XY_Motion.vhd(52) " "VHDL Process Statement warning at XY_Motion.vhd(52): signal \"current_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XY_Motion.vhd" "" { Text "C:/Users/akmin/Desktop/Lab 4 FPGA/Lab4/XY_Motion.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1648657529485 "|LogicalStep_Lab4_top|XY_Motion:xy_motion_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_state XY_Motion.vhd(100) " "VHDL Process Statement warning at XY_Motion.vhd(100): signal \"current_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XY_Motion.vhd" "" { Text "C:/Users/akmin/Desktop/Lab 4 FPGA/Lab4/XY_Motion.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1648657529485 "|LogicalStep_Lab4_top|XY_Motion:xy_motion_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extender Extender:extender_inst " "Elaborating entity \"Extender\" for hierarchy \"Extender:extender_inst\"" {  } { { "LogicalStep_Lab4_top.vhd" "extender_inst" { Text "C:/Users/akmin/Desktop/Lab 4 FPGA/Lab4/LogicalStep_Lab4_top.vhd" 425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648657529485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Grappler Grappler:grappler_inst " "Elaborating entity \"Grappler\" for hierarchy \"Grappler:grappler_inst\"" {  } { { "LogicalStep_Lab4_top.vhd" "grappler_inst" { Text "C:/Users/akmin/Desktop/Lab 4 FPGA/Lab4/LogicalStep_Lab4_top.vhd" 428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648657529485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bidir_shift_reg Bidir_shift_reg:extender_register_inst " "Elaborating entity \"Bidir_shift_reg\" for hierarchy \"Bidir_shift_reg:extender_register_inst\"" {  } { { "LogicalStep_Lab4_top.vhd" "extender_register_inst" { Text "C:/Users/akmin/Desktop/Lab 4 FPGA/Lab4/LogicalStep_Lab4_top.vhd" 430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648657529485 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CLK_EN Bidir_shift_reg.vhd(27) " "VHDL Process Statement warning at Bidir_shift_reg.vhd(27): signal \"CLK_EN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Bidir_shift_reg.vhd" "" { Text "C:/Users/akmin/Desktop/Lab 4 FPGA/Lab4/Bidir_shift_reg.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1648657529485 "|LogicalStep_Lab4_top|Bidir_shift_reg:extender_register_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sreg Bidir_shift_reg.vhd(34) " "VHDL Process Statement warning at Bidir_shift_reg.vhd(34): signal \"sreg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Bidir_shift_reg.vhd" "" { Text "C:/Users/akmin/Desktop/Lab 4 FPGA/Lab4/Bidir_shift_reg.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1648657529485 "|LogicalStep_Lab4_top|Bidir_shift_reg:extender_register_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "U_D_Bin_Counter4bit U_D_Bin_Counter4bit:x_counter_inst " "Elaborating entity \"U_D_Bin_Counter4bit\" for hierarchy \"U_D_Bin_Counter4bit:x_counter_inst\"" {  } { { "LogicalStep_Lab4_top.vhd" "x_counter_inst" { Text "C:/Users/akmin/Desktop/Lab 4 FPGA/Lab4/LogicalStep_Lab4_top.vhd" 432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648657529485 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ud_bin_counter U_D_Bin_Counter4bit.vhd(34) " "VHDL Process Statement warning at U_D_Bin_Counter4bit.vhd(34): signal \"ud_bin_counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "U_D_Bin_Counter4bit.vhd" "" { Text "C:/Users/akmin/Desktop/Lab 4 FPGA/Lab4/U_D_Bin_Counter4bit.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1648657529485 "|LogicalStep_Lab4_top|U_D_Bin_Counter4bit:x_counter_inst"}
{ "Warning" "WSGN_SEARCH_FILE" "capture_register.vhd 2 1 " "Using design file capture_register.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 capture_register-one " "Found design unit 1: capture_register-one" {  } { { "capture_register.vhd" "" { Text "C:/Users/akmin/Desktop/Lab 4 FPGA/Lab4/capture_register.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648657529500 ""} { "Info" "ISGN_ENTITY_NAME" "1 capture_register " "Found entity 1: capture_register" {  } { { "capture_register.vhd" "" { Text "C:/Users/akmin/Desktop/Lab 4 FPGA/Lab4/capture_register.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648657529500 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1648657529500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "capture_register capture_register:x_register " "Elaborating entity \"capture_register\" for hierarchy \"capture_register:x_register\"" {  } { { "LogicalStep_Lab4_top.vhd" "x_register" { Text "C:/Users/akmin/Desktop/Lab 4 FPGA/Lab4/LogicalStep_Lab4_top.vhd" 436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648657529500 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CAPTURE capture_register.vhd(27) " "VHDL Process Statement warning at capture_register.vhd(27): signal \"CAPTURE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "capture_register.vhd" "" { Text "C:/Users/akmin/Desktop/Lab 4 FPGA/Lab4/capture_register.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1648657529500 "|LogicalStep_Lab4_top|capture_register:x_register"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sreg capture_register.vhd(30) " "VHDL Process Statement warning at capture_register.vhd(30): signal \"sreg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "capture_register.vhd" "" { Text "C:/Users/akmin/Desktop/Lab 4 FPGA/Lab4/capture_register.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1648657529500 "|LogicalStep_Lab4_top|capture_register:x_register"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[6\] GND " "Pin \"leds\[6\]\" is stuck at GND" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/akmin/Desktop/Lab 4 FPGA/Lab4/LogicalStep_Lab4_top.vhd" 246 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648657530063 "|LogicalStep_Lab4_top|leds[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[7\] GND " "Pin \"leds\[7\]\" is stuck at GND" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/akmin/Desktop/Lab 4 FPGA/Lab4/LogicalStep_Lab4_top.vhd" 246 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648657530063 "|LogicalStep_Lab4_top|leds[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_data\[0\] GND " "Pin \"seg7_data\[0\]\" is stuck at GND" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/akmin/Desktop/Lab 4 FPGA/Lab4/LogicalStep_Lab4_top.vhd" 252 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648657530063 "|LogicalStep_Lab4_top|seg7_data[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_data\[1\] GND " "Pin \"seg7_data\[1\]\" is stuck at GND" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/akmin/Desktop/Lab 4 FPGA/Lab4/LogicalStep_Lab4_top.vhd" 252 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648657530063 "|LogicalStep_Lab4_top|seg7_data[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_data\[2\] GND " "Pin \"seg7_data\[2\]\" is stuck at GND" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/akmin/Desktop/Lab 4 FPGA/Lab4/LogicalStep_Lab4_top.vhd" 252 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648657530063 "|LogicalStep_Lab4_top|seg7_data[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_data\[3\] GND " "Pin \"seg7_data\[3\]\" is stuck at GND" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/akmin/Desktop/Lab 4 FPGA/Lab4/LogicalStep_Lab4_top.vhd" 252 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648657530063 "|LogicalStep_Lab4_top|seg7_data[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_data\[4\] GND " "Pin \"seg7_data\[4\]\" is stuck at GND" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/akmin/Desktop/Lab 4 FPGA/Lab4/LogicalStep_Lab4_top.vhd" 252 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648657530063 "|LogicalStep_Lab4_top|seg7_data[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_data\[5\] GND " "Pin \"seg7_data\[5\]\" is stuck at GND" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/akmin/Desktop/Lab 4 FPGA/Lab4/LogicalStep_Lab4_top.vhd" 252 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648657530063 "|LogicalStep_Lab4_top|seg7_data[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_data\[6\] GND " "Pin \"seg7_data\[6\]\" is stuck at GND" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/akmin/Desktop/Lab 4 FPGA/Lab4/LogicalStep_Lab4_top.vhd" 252 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648657530063 "|LogicalStep_Lab4_top|seg7_data[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_char1 GND " "Pin \"seg7_char1\" is stuck at GND" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/akmin/Desktop/Lab 4 FPGA/Lab4/LogicalStep_Lab4_top.vhd" 253 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648657530063 "|LogicalStep_Lab4_top|seg7_char1"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_char2 GND " "Pin \"seg7_char2\" is stuck at GND" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/akmin/Desktop/Lab 4 FPGA/Lab4/LogicalStep_Lab4_top.vhd" 254 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648657530063 "|LogicalStep_Lab4_top|seg7_char2"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1648657530063 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1648657530109 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "24 " "24 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1648657530391 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1648657530656 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648657530656 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "109 " "Implemented 109 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1648657530734 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1648657530734 ""} { "Info" "ICUT_CUT_TM_LCELLS" "63 " "Implemented 63 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1648657530734 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1648657530734 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4792 " "Peak virtual memory: 4792 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1648657530766 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 30 12:25:30 2022 " "Processing ended: Wed Mar 30 12:25:30 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1648657530766 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1648657530766 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1648657530766 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1648657530766 ""}
