5 18 1fd81 4 3 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (exclude1.vcd) 2 -o (exclude1.cdd) 2 -v (exclude1.v) 2 -y (./lib) 2 -e (foo_module) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 exclude1.v 1 14 1 
3 1 main.u$0 "main.u$0" 0 exclude1.v 5 12 1 
