Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Aug  4 02:17:01 2023
| Host         : IC_EDA running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing_summary -max_paths 10 -file z1top_timing_summary_routed.rpt -pb z1top_timing_summary_routed.pb -rpx z1top_timing_summary_routed.rpx -warn_on_violation
| Design       : z1top
| Device       : 7a35t-fgg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.147        0.000                      0                 3323        0.099        0.000                      0                 3323        7.000        0.000                       0                   821  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)       Period(ns)      Frequency(MHz)
-----                            ------------       ----------      --------------
sys_clk_pin                      {0.000 10.000}     20.000          50.000          
  clk_out1_design_1_clk_wiz_0_1  {0.000 8.500}      17.000          58.824          
  clkfbout_design_1_clk_wiz_0_1  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                                        7.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_1        0.147        0.000                      0                 3194        0.099        0.000                      0                 3194        7.370        0.000                       0                   817  
  clkfbout_design_1_clk_wiz_0_1                                                                                                                                                   18.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     ----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**              clk_out1_design_1_clk_wiz_0_1  clk_out1_design_1_clk_wiz_0_1       10.626        0.000                      0                  129        0.824        0.000                      0                  129  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CLK_125MHZ_FPGA }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y0  clk_wiz/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        20.000      32.633     PLLE2_ADV_X0Y0  clk_wiz/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y0  clk_wiz/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y0  clk_wiz/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y0  clk_wiz/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y0  clk_wiz/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.370ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (required time - arrival time)
  Source:                 cpu/dmem/mem_reg_3_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            cpu/imem/mem_reg_0_1/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@17.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.133ns  (logic 5.352ns (33.175%)  route 10.781ns (66.825%))
  Logic Levels:           20  (CARRY4=6 LUT2=1 LUT3=3 LUT4=2 LUT5=5 LUT6=3)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 15.568 - 17.000 ) 
    Source Clock Delay      (SCD):    -1.825ns
    Clock Pessimism Removal (CPR):    -0.531ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.504    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.245    -4.742 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.319    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.238 r  clk_wiz/clkout1_buf/O
                         net (fo=815, routed)         1.413    -1.825    cpu/dmem/clk
    RAMB36_X2Y8          RAMB36E1                                     r  cpu/dmem/mem_reg_3_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.125     0.300 f  cpu/dmem/mem_reg_3_1/DOADO[0]
                         net (fo=1, routed)           1.168     1.468    cpu/exm_wb_regs_u1/read_data_reg[26]
    SLICE_X47Y38         LUT5 (Prop_lut5_I2_O)        0.105     1.573 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_24_29_i_16/O
                         net (fo=3, routed)           0.921     2.494    cpu/exm_wb_regs_u1/MEM_Out[26]
    SLICE_X41Y29         LUT6 (Prop_lut6_I2_O)        0.105     2.599 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_0_5_i_27/O
                         net (fo=1, routed)           0.401     3.001    cpu/exm_wb_regs_u1/LDX_u1/data0[2]
    SLICE_X40Y29         LUT6 (Prop_lut6_I0_O)        0.105     3.106 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_0_5_i_15/O
                         net (fo=3, routed)           0.467     3.573    cpu/exm_wb_regs_u1/midldout[2]
    SLICE_X37Y30         LUT5 (Prop_lut5_I0_O)        0.105     3.678 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_0_5_i_4/O
                         net (fo=10, routed)          0.688     4.366    cpu/exm_wb_regs_u1/d0[2]
    SLICE_X32Y30         LUT3 (Prop_lut3_I0_O)        0.105     4.471 f  cpu/exm_wb_regs_u1/Inst_o[31]_i_151/O
                         net (fo=3, routed)           0.761     5.232    cpu/exm_wb_regs_u1/Branchrs1[2]
    SLICE_X32Y33         LUT4 (Prop_lut4_I1_O)        0.105     5.337 r  cpu/exm_wb_regs_u1/Inst_o[31]_i_156/O
                         net (fo=2, routed)           0.611     5.948    cpu/exm_wb_regs_u1/Inst_o[31]_i_156_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     6.366 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_125/CO[3]
                         net (fo=1, routed)           0.000     6.366    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_125_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.464 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.464    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_73_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.562 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     6.562    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_28_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.660 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           0.887     7.547    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_10_n_0
    SLICE_X33Y42         LUT3 (Prop_lut3_I2_O)        0.105     7.652 r  cpu/exm_wb_regs_u1/Inst_o[31]_i_6/O
                         net (fo=1, routed)           0.241     7.893    cpu/id_exm_regs_u1/BrLt
    SLICE_X35Y42         LUT5 (Prop_lut5_I4_O)        0.105     7.998 r  cpu/id_exm_regs_u1/Inst_o[31]_i_4/O
                         net (fo=5, routed)           0.259     8.258    cpu/id_exm_regs_u1/Inst_o[31]_i_4_n_0
    SLICE_X34Y43         LUT5 (Prop_lut5_I4_O)        0.105     8.363 f  cpu/id_exm_regs_u1/Inst_o[31]_i_1/O
                         net (fo=73, routed)          0.467     8.830    cpu/imem/stall
    SLICE_X39Y44         LUT4 (Prop_lut4_I3_O)        0.105     8.935 r  cpu/imem/WBSel_o[0]_i_2/O
                         net (fo=22, routed)          0.731     9.666    cpu/imem/mem_reg_0_3_1
    SLICE_X39Y45         LUT5 (Prop_lut5_I3_O)        0.119     9.785 r  cpu/imem/imm_o[30]_i_2/O
                         net (fo=38, routed)          0.621    10.406    cpu/imm_gen_u1/ImmSel[1]
    SLICE_X39Y45         LUT6 (Prop_lut6_I1_O)        0.267    10.673 r  cpu/imm_gen_u1/imm_o[1]_i_1/O
                         net (fo=2, routed)           0.482    11.155    cpu/pc_reg_u1/pc_reg[31]_i_2_0[0]
    SLICE_X40Y45         LUT2 (Prop_lut2_I1_O)        0.105    11.260 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_104/O
                         net (fo=1, routed)           0.000    11.260    cpu/pc_reg_u1/read_data0_reg_reg_0_i_104_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.717 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_36/CO[3]
                         net (fo=1, routed)           0.000    11.717    cpu/pc_reg_u1/read_data0_reg_reg_0_i_36_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    11.977 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_31/O[3]
                         net (fo=1, routed)           0.460    12.438    cpu/pc_reg_u1/jal_addr[7]
    SLICE_X41Y46         LUT3 (Prop_lut3_I0_O)        0.257    12.695 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_6/O
                         net (fo=19, routed)          1.613    14.308    cpu/imem/ADDRARDADDR[5]
    RAMB36_X1Y15         RAMB36E1                                     r  cpu/imem/mem_reg_0_1/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     17.000    17.000 r  
    W19                                               0.000    17.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    17.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.357    18.357 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    19.376    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.515    12.861 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354    14.215    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    14.292 r  clk_wiz/clkout1_buf/O
                         net (fo=815, routed)         1.276    15.568    cpu/imem/clk
    RAMB36_X1Y15         RAMB36E1                                     r  cpu/imem/mem_reg_0_1/CLKARDCLK
                         clock pessimism             -0.531    15.038    
                         clock uncertainty           -0.092    14.946    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.490    14.456    cpu/imem/mem_reg_0_1
  -------------------------------------------------------------------
                         required time                         14.456    
                         arrival time                         -14.308    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.190ns  (required time - arrival time)
  Source:                 cpu/dmem/mem_reg_3_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            cpu/imem/mem_reg_2_0/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@17.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.096ns  (logic 5.352ns (33.250%)  route 10.744ns (66.750%))
  Logic Levels:           20  (CARRY4=6 LUT2=1 LUT3=3 LUT4=2 LUT5=5 LUT6=3)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 15.574 - 17.000 ) 
    Source Clock Delay      (SCD):    -1.825ns
    Clock Pessimism Removal (CPR):    -0.531ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.504    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.245    -4.742 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.319    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.238 r  clk_wiz/clkout1_buf/O
                         net (fo=815, routed)         1.413    -1.825    cpu/dmem/clk
    RAMB36_X2Y8          RAMB36E1                                     r  cpu/dmem/mem_reg_3_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.125     0.300 f  cpu/dmem/mem_reg_3_1/DOADO[0]
                         net (fo=1, routed)           1.168     1.468    cpu/exm_wb_regs_u1/read_data_reg[26]
    SLICE_X47Y38         LUT5 (Prop_lut5_I2_O)        0.105     1.573 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_24_29_i_16/O
                         net (fo=3, routed)           0.921     2.494    cpu/exm_wb_regs_u1/MEM_Out[26]
    SLICE_X41Y29         LUT6 (Prop_lut6_I2_O)        0.105     2.599 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_0_5_i_27/O
                         net (fo=1, routed)           0.401     3.001    cpu/exm_wb_regs_u1/LDX_u1/data0[2]
    SLICE_X40Y29         LUT6 (Prop_lut6_I0_O)        0.105     3.106 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_0_5_i_15/O
                         net (fo=3, routed)           0.467     3.573    cpu/exm_wb_regs_u1/midldout[2]
    SLICE_X37Y30         LUT5 (Prop_lut5_I0_O)        0.105     3.678 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_0_5_i_4/O
                         net (fo=10, routed)          0.688     4.366    cpu/exm_wb_regs_u1/d0[2]
    SLICE_X32Y30         LUT3 (Prop_lut3_I0_O)        0.105     4.471 f  cpu/exm_wb_regs_u1/Inst_o[31]_i_151/O
                         net (fo=3, routed)           0.761     5.232    cpu/exm_wb_regs_u1/Branchrs1[2]
    SLICE_X32Y33         LUT4 (Prop_lut4_I1_O)        0.105     5.337 r  cpu/exm_wb_regs_u1/Inst_o[31]_i_156/O
                         net (fo=2, routed)           0.611     5.948    cpu/exm_wb_regs_u1/Inst_o[31]_i_156_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     6.366 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_125/CO[3]
                         net (fo=1, routed)           0.000     6.366    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_125_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.464 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.464    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_73_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.562 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     6.562    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_28_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.660 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           0.887     7.547    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_10_n_0
    SLICE_X33Y42         LUT3 (Prop_lut3_I2_O)        0.105     7.652 r  cpu/exm_wb_regs_u1/Inst_o[31]_i_6/O
                         net (fo=1, routed)           0.241     7.893    cpu/id_exm_regs_u1/BrLt
    SLICE_X35Y42         LUT5 (Prop_lut5_I4_O)        0.105     7.998 r  cpu/id_exm_regs_u1/Inst_o[31]_i_4/O
                         net (fo=5, routed)           0.259     8.258    cpu/id_exm_regs_u1/Inst_o[31]_i_4_n_0
    SLICE_X34Y43         LUT5 (Prop_lut5_I4_O)        0.105     8.363 f  cpu/id_exm_regs_u1/Inst_o[31]_i_1/O
                         net (fo=73, routed)          0.467     8.830    cpu/imem/stall
    SLICE_X39Y44         LUT4 (Prop_lut4_I3_O)        0.105     8.935 r  cpu/imem/WBSel_o[0]_i_2/O
                         net (fo=22, routed)          0.731     9.666    cpu/imem/mem_reg_0_3_1
    SLICE_X39Y45         LUT5 (Prop_lut5_I3_O)        0.119     9.785 r  cpu/imem/imm_o[30]_i_2/O
                         net (fo=38, routed)          0.621    10.406    cpu/imm_gen_u1/ImmSel[1]
    SLICE_X39Y45         LUT6 (Prop_lut6_I1_O)        0.267    10.673 r  cpu/imm_gen_u1/imm_o[1]_i_1/O
                         net (fo=2, routed)           0.482    11.155    cpu/pc_reg_u1/pc_reg[31]_i_2_0[0]
    SLICE_X40Y45         LUT2 (Prop_lut2_I1_O)        0.105    11.260 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_104/O
                         net (fo=1, routed)           0.000    11.260    cpu/pc_reg_u1/read_data0_reg_reg_0_i_104_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.717 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_36/CO[3]
                         net (fo=1, routed)           0.000    11.717    cpu/pc_reg_u1/read_data0_reg_reg_0_i_36_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    11.977 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_31/O[3]
                         net (fo=1, routed)           0.460    12.438    cpu/pc_reg_u1/jal_addr[7]
    SLICE_X41Y46         LUT3 (Prop_lut3_I0_O)        0.257    12.695 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_6/O
                         net (fo=19, routed)          1.577    14.272    cpu/imem/ADDRARDADDR[5]
    RAMB36_X1Y16         RAMB36E1                                     r  cpu/imem/mem_reg_2_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     17.000    17.000 r  
    W19                                               0.000    17.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    17.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.357    18.357 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    19.376    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.515    12.861 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354    14.215    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    14.292 r  clk_wiz/clkout1_buf/O
                         net (fo=815, routed)         1.282    15.574    cpu/imem/clk
    RAMB36_X1Y16         RAMB36E1                                     r  cpu/imem/mem_reg_2_0/CLKARDCLK
                         clock pessimism             -0.531    15.044    
                         clock uncertainty           -0.092    14.952    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.490    14.462    cpu/imem/mem_reg_2_0
  -------------------------------------------------------------------
                         required time                         14.462    
                         arrival time                         -14.272    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.202ns  (required time - arrival time)
  Source:                 cpu/dmem/mem_reg_3_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            cpu/imem/mem_reg_2_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@17.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.084ns  (logic 5.450ns (33.884%)  route 10.634ns (66.116%))
  Logic Levels:           21  (CARRY4=7 LUT2=1 LUT3=3 LUT4=2 LUT5=5 LUT6=3)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 15.574 - 17.000 ) 
    Source Clock Delay      (SCD):    -1.825ns
    Clock Pessimism Removal (CPR):    -0.531ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.504    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.245    -4.742 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.319    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.238 r  clk_wiz/clkout1_buf/O
                         net (fo=815, routed)         1.413    -1.825    cpu/dmem/clk
    RAMB36_X2Y8          RAMB36E1                                     r  cpu/dmem/mem_reg_3_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.125     0.300 f  cpu/dmem/mem_reg_3_1/DOADO[0]
                         net (fo=1, routed)           1.168     1.468    cpu/exm_wb_regs_u1/read_data_reg[26]
    SLICE_X47Y38         LUT5 (Prop_lut5_I2_O)        0.105     1.573 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_24_29_i_16/O
                         net (fo=3, routed)           0.921     2.494    cpu/exm_wb_regs_u1/MEM_Out[26]
    SLICE_X41Y29         LUT6 (Prop_lut6_I2_O)        0.105     2.599 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_0_5_i_27/O
                         net (fo=1, routed)           0.401     3.001    cpu/exm_wb_regs_u1/LDX_u1/data0[2]
    SLICE_X40Y29         LUT6 (Prop_lut6_I0_O)        0.105     3.106 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_0_5_i_15/O
                         net (fo=3, routed)           0.467     3.573    cpu/exm_wb_regs_u1/midldout[2]
    SLICE_X37Y30         LUT5 (Prop_lut5_I0_O)        0.105     3.678 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_0_5_i_4/O
                         net (fo=10, routed)          0.688     4.366    cpu/exm_wb_regs_u1/d0[2]
    SLICE_X32Y30         LUT3 (Prop_lut3_I0_O)        0.105     4.471 f  cpu/exm_wb_regs_u1/Inst_o[31]_i_151/O
                         net (fo=3, routed)           0.761     5.232    cpu/exm_wb_regs_u1/Branchrs1[2]
    SLICE_X32Y33         LUT4 (Prop_lut4_I1_O)        0.105     5.337 r  cpu/exm_wb_regs_u1/Inst_o[31]_i_156/O
                         net (fo=2, routed)           0.611     5.948    cpu/exm_wb_regs_u1/Inst_o[31]_i_156_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     6.366 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_125/CO[3]
                         net (fo=1, routed)           0.000     6.366    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_125_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.464 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.464    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_73_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.562 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     6.562    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_28_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.660 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           0.887     7.547    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_10_n_0
    SLICE_X33Y42         LUT3 (Prop_lut3_I2_O)        0.105     7.652 r  cpu/exm_wb_regs_u1/Inst_o[31]_i_6/O
                         net (fo=1, routed)           0.241     7.893    cpu/id_exm_regs_u1/BrLt
    SLICE_X35Y42         LUT5 (Prop_lut5_I4_O)        0.105     7.998 r  cpu/id_exm_regs_u1/Inst_o[31]_i_4/O
                         net (fo=5, routed)           0.259     8.258    cpu/id_exm_regs_u1/Inst_o[31]_i_4_n_0
    SLICE_X34Y43         LUT5 (Prop_lut5_I4_O)        0.105     8.363 f  cpu/id_exm_regs_u1/Inst_o[31]_i_1/O
                         net (fo=73, routed)          0.467     8.830    cpu/imem/stall
    SLICE_X39Y44         LUT4 (Prop_lut4_I3_O)        0.105     8.935 r  cpu/imem/WBSel_o[0]_i_2/O
                         net (fo=22, routed)          0.731     9.666    cpu/imem/mem_reg_0_3_1
    SLICE_X39Y45         LUT5 (Prop_lut5_I3_O)        0.119     9.785 r  cpu/imem/imm_o[30]_i_2/O
                         net (fo=38, routed)          0.621    10.406    cpu/imm_gen_u1/ImmSel[1]
    SLICE_X39Y45         LUT6 (Prop_lut6_I1_O)        0.267    10.673 r  cpu/imm_gen_u1/imm_o[1]_i_1/O
                         net (fo=2, routed)           0.482    11.155    cpu/pc_reg_u1/pc_reg[31]_i_2_0[0]
    SLICE_X40Y45         LUT2 (Prop_lut2_I1_O)        0.105    11.260 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_104/O
                         net (fo=1, routed)           0.000    11.260    cpu/pc_reg_u1/read_data0_reg_reg_0_i_104_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.717 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_36/CO[3]
                         net (fo=1, routed)           0.000    11.717    cpu/pc_reg_u1/read_data0_reg_reg_0_i_36_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.815 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    11.815    cpu/pc_reg_u1/read_data0_reg_reg_0_i_31_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    12.075 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_26/O[3]
                         net (fo=1, routed)           0.229    12.304    cpu/pc_reg_u1/jal_addr[11]
    SLICE_X43Y47         LUT3 (Prop_lut3_I0_O)        0.257    12.561 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_2/O
                         net (fo=19, routed)          1.698    14.260    cpu/imem/ADDRARDADDR[9]
    RAMB36_X1Y16         RAMB36E1                                     r  cpu/imem/mem_reg_2_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     17.000    17.000 r  
    W19                                               0.000    17.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    17.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.357    18.357 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    19.376    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.515    12.861 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354    14.215    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    14.292 r  clk_wiz/clkout1_buf/O
                         net (fo=815, routed)         1.282    15.574    cpu/imem/clk
    RAMB36_X1Y16         RAMB36E1                                     r  cpu/imem/mem_reg_2_0/CLKARDCLK
                         clock pessimism             -0.531    15.044    
                         clock uncertainty           -0.092    14.952    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.490    14.462    cpu/imem/mem_reg_2_0
  -------------------------------------------------------------------
                         required time                         14.462    
                         arrival time                         -14.260    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.210ns  (required time - arrival time)
  Source:                 cpu/dmem/mem_reg_3_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            cpu/imem/mem_reg_0_1/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@17.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.070ns  (logic 5.546ns (34.511%)  route 10.524ns (65.489%))
  Logic Levels:           22  (CARRY4=8 LUT2=1 LUT3=3 LUT4=2 LUT5=5 LUT6=3)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 15.568 - 17.000 ) 
    Source Clock Delay      (SCD):    -1.825ns
    Clock Pessimism Removal (CPR):    -0.531ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.504    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.245    -4.742 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.319    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.238 r  clk_wiz/clkout1_buf/O
                         net (fo=815, routed)         1.413    -1.825    cpu/dmem/clk
    RAMB36_X2Y8          RAMB36E1                                     r  cpu/dmem/mem_reg_3_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.125     0.300 f  cpu/dmem/mem_reg_3_1/DOADO[0]
                         net (fo=1, routed)           1.168     1.468    cpu/exm_wb_regs_u1/read_data_reg[26]
    SLICE_X47Y38         LUT5 (Prop_lut5_I2_O)        0.105     1.573 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_24_29_i_16/O
                         net (fo=3, routed)           0.921     2.494    cpu/exm_wb_regs_u1/MEM_Out[26]
    SLICE_X41Y29         LUT6 (Prop_lut6_I2_O)        0.105     2.599 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_0_5_i_27/O
                         net (fo=1, routed)           0.401     3.001    cpu/exm_wb_regs_u1/LDX_u1/data0[2]
    SLICE_X40Y29         LUT6 (Prop_lut6_I0_O)        0.105     3.106 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_0_5_i_15/O
                         net (fo=3, routed)           0.467     3.573    cpu/exm_wb_regs_u1/midldout[2]
    SLICE_X37Y30         LUT5 (Prop_lut5_I0_O)        0.105     3.678 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_0_5_i_4/O
                         net (fo=10, routed)          0.688     4.366    cpu/exm_wb_regs_u1/d0[2]
    SLICE_X32Y30         LUT3 (Prop_lut3_I0_O)        0.105     4.471 f  cpu/exm_wb_regs_u1/Inst_o[31]_i_151/O
                         net (fo=3, routed)           0.761     5.232    cpu/exm_wb_regs_u1/Branchrs1[2]
    SLICE_X32Y33         LUT4 (Prop_lut4_I1_O)        0.105     5.337 r  cpu/exm_wb_regs_u1/Inst_o[31]_i_156/O
                         net (fo=2, routed)           0.611     5.948    cpu/exm_wb_regs_u1/Inst_o[31]_i_156_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     6.366 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_125/CO[3]
                         net (fo=1, routed)           0.000     6.366    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_125_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.464 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.464    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_73_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.562 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     6.562    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_28_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.660 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           0.887     7.547    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_10_n_0
    SLICE_X33Y42         LUT3 (Prop_lut3_I2_O)        0.105     7.652 r  cpu/exm_wb_regs_u1/Inst_o[31]_i_6/O
                         net (fo=1, routed)           0.241     7.893    cpu/id_exm_regs_u1/BrLt
    SLICE_X35Y42         LUT5 (Prop_lut5_I4_O)        0.105     7.998 r  cpu/id_exm_regs_u1/Inst_o[31]_i_4/O
                         net (fo=5, routed)           0.259     8.258    cpu/id_exm_regs_u1/Inst_o[31]_i_4_n_0
    SLICE_X34Y43         LUT5 (Prop_lut5_I4_O)        0.105     8.363 f  cpu/id_exm_regs_u1/Inst_o[31]_i_1/O
                         net (fo=73, routed)          0.467     8.830    cpu/imem/stall
    SLICE_X39Y44         LUT4 (Prop_lut4_I3_O)        0.105     8.935 r  cpu/imem/WBSel_o[0]_i_2/O
                         net (fo=22, routed)          0.731     9.666    cpu/imem/mem_reg_0_3_1
    SLICE_X39Y45         LUT5 (Prop_lut5_I3_O)        0.119     9.785 r  cpu/imem/imm_o[30]_i_2/O
                         net (fo=38, routed)          0.621    10.406    cpu/imm_gen_u1/ImmSel[1]
    SLICE_X39Y45         LUT6 (Prop_lut6_I1_O)        0.267    10.673 r  cpu/imm_gen_u1/imm_o[1]_i_1/O
                         net (fo=2, routed)           0.482    11.155    cpu/pc_reg_u1/pc_reg[31]_i_2_0[0]
    SLICE_X40Y45         LUT2 (Prop_lut2_I1_O)        0.105    11.260 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_104/O
                         net (fo=1, routed)           0.000    11.260    cpu/pc_reg_u1/read_data0_reg_reg_0_i_104_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.717 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_36/CO[3]
                         net (fo=1, routed)           0.000    11.717    cpu/pc_reg_u1/read_data0_reg_reg_0_i_36_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.815 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    11.815    cpu/pc_reg_u1/read_data0_reg_reg_0_i_31_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.913 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    11.913    cpu/pc_reg_u1/read_data0_reg_reg_0_i_26_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    12.178 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_23/O[1]
                         net (fo=1, routed)           0.262    12.440    cpu/pc_reg_u1/jal_addr[13]
    SLICE_X41Y48         LUT3 (Prop_lut3_I0_O)        0.250    12.690 r  cpu/pc_reg_u1/mem_reg_0_0_i_4/O
                         net (fo=17, routed)          1.555    14.246    cpu/imem/ADDRARDADDR[11]
    RAMB36_X1Y15         RAMB36E1                                     r  cpu/imem/mem_reg_0_1/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     17.000    17.000 r  
    W19                                               0.000    17.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    17.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.357    18.357 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    19.376    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.515    12.861 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354    14.215    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    14.292 r  clk_wiz/clkout1_buf/O
                         net (fo=815, routed)         1.276    15.568    cpu/imem/clk
    RAMB36_X1Y15         RAMB36E1                                     r  cpu/imem/mem_reg_0_1/CLKARDCLK
                         clock pessimism             -0.531    15.038    
                         clock uncertainty           -0.092    14.946    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.490    14.456    cpu/imem/mem_reg_0_1
  -------------------------------------------------------------------
                         required time                         14.456    
                         arrival time                         -14.246    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.214ns  (required time - arrival time)
  Source:                 cpu/dmem/mem_reg_3_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            cpu/imem/mem_reg_2_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@17.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.072ns  (logic 5.448ns (33.898%)  route 10.624ns (66.102%))
  Logic Levels:           21  (CARRY4=7 LUT2=1 LUT3=3 LUT4=2 LUT5=5 LUT6=3)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 15.574 - 17.000 ) 
    Source Clock Delay      (SCD):    -1.825ns
    Clock Pessimism Removal (CPR):    -0.531ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.504    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.245    -4.742 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.319    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.238 r  clk_wiz/clkout1_buf/O
                         net (fo=815, routed)         1.413    -1.825    cpu/dmem/clk
    RAMB36_X2Y8          RAMB36E1                                     r  cpu/dmem/mem_reg_3_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.125     0.300 f  cpu/dmem/mem_reg_3_1/DOADO[0]
                         net (fo=1, routed)           1.168     1.468    cpu/exm_wb_regs_u1/read_data_reg[26]
    SLICE_X47Y38         LUT5 (Prop_lut5_I2_O)        0.105     1.573 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_24_29_i_16/O
                         net (fo=3, routed)           0.921     2.494    cpu/exm_wb_regs_u1/MEM_Out[26]
    SLICE_X41Y29         LUT6 (Prop_lut6_I2_O)        0.105     2.599 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_0_5_i_27/O
                         net (fo=1, routed)           0.401     3.001    cpu/exm_wb_regs_u1/LDX_u1/data0[2]
    SLICE_X40Y29         LUT6 (Prop_lut6_I0_O)        0.105     3.106 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_0_5_i_15/O
                         net (fo=3, routed)           0.467     3.573    cpu/exm_wb_regs_u1/midldout[2]
    SLICE_X37Y30         LUT5 (Prop_lut5_I0_O)        0.105     3.678 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_0_5_i_4/O
                         net (fo=10, routed)          0.688     4.366    cpu/exm_wb_regs_u1/d0[2]
    SLICE_X32Y30         LUT3 (Prop_lut3_I0_O)        0.105     4.471 f  cpu/exm_wb_regs_u1/Inst_o[31]_i_151/O
                         net (fo=3, routed)           0.761     5.232    cpu/exm_wb_regs_u1/Branchrs1[2]
    SLICE_X32Y33         LUT4 (Prop_lut4_I1_O)        0.105     5.337 r  cpu/exm_wb_regs_u1/Inst_o[31]_i_156/O
                         net (fo=2, routed)           0.611     5.948    cpu/exm_wb_regs_u1/Inst_o[31]_i_156_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     6.366 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_125/CO[3]
                         net (fo=1, routed)           0.000     6.366    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_125_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.464 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.464    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_73_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.562 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     6.562    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_28_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.660 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           0.887     7.547    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_10_n_0
    SLICE_X33Y42         LUT3 (Prop_lut3_I2_O)        0.105     7.652 r  cpu/exm_wb_regs_u1/Inst_o[31]_i_6/O
                         net (fo=1, routed)           0.241     7.893    cpu/id_exm_regs_u1/BrLt
    SLICE_X35Y42         LUT5 (Prop_lut5_I4_O)        0.105     7.998 r  cpu/id_exm_regs_u1/Inst_o[31]_i_4/O
                         net (fo=5, routed)           0.259     8.258    cpu/id_exm_regs_u1/Inst_o[31]_i_4_n_0
    SLICE_X34Y43         LUT5 (Prop_lut5_I4_O)        0.105     8.363 f  cpu/id_exm_regs_u1/Inst_o[31]_i_1/O
                         net (fo=73, routed)          0.467     8.830    cpu/imem/stall
    SLICE_X39Y44         LUT4 (Prop_lut4_I3_O)        0.105     8.935 r  cpu/imem/WBSel_o[0]_i_2/O
                         net (fo=22, routed)          0.731     9.666    cpu/imem/mem_reg_0_3_1
    SLICE_X39Y45         LUT5 (Prop_lut5_I3_O)        0.119     9.785 r  cpu/imem/imm_o[30]_i_2/O
                         net (fo=38, routed)          0.621    10.406    cpu/imm_gen_u1/ImmSel[1]
    SLICE_X39Y45         LUT6 (Prop_lut6_I1_O)        0.267    10.673 r  cpu/imm_gen_u1/imm_o[1]_i_1/O
                         net (fo=2, routed)           0.482    11.155    cpu/pc_reg_u1/pc_reg[31]_i_2_0[0]
    SLICE_X40Y45         LUT2 (Prop_lut2_I1_O)        0.105    11.260 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_104/O
                         net (fo=1, routed)           0.000    11.260    cpu/pc_reg_u1/read_data0_reg_reg_0_i_104_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.717 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_36/CO[3]
                         net (fo=1, routed)           0.000    11.717    cpu/pc_reg_u1/read_data0_reg_reg_0_i_36_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.815 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    11.815    cpu/pc_reg_u1/read_data0_reg_reg_0_i_31_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    12.080 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_26/O[1]
                         net (fo=1, routed)           0.323    12.403    cpu/pc_reg_u1/jal_addr[9]
    SLICE_X41Y48         LUT3 (Prop_lut3_I0_O)        0.250    12.653 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_4/O
                         net (fo=19, routed)          1.594    14.247    cpu/imem/ADDRARDADDR[7]
    RAMB36_X1Y16         RAMB36E1                                     r  cpu/imem/mem_reg_2_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     17.000    17.000 r  
    W19                                               0.000    17.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    17.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.357    18.357 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    19.376    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.515    12.861 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354    14.215    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    14.292 r  clk_wiz/clkout1_buf/O
                         net (fo=815, routed)         1.282    15.574    cpu/imem/clk
    RAMB36_X1Y16         RAMB36E1                                     r  cpu/imem/mem_reg_2_0/CLKARDCLK
                         clock pessimism             -0.531    15.044    
                         clock uncertainty           -0.092    14.952    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.490    14.462    cpu/imem/mem_reg_2_0
  -------------------------------------------------------------------
                         required time                         14.462    
                         arrival time                         -14.247    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.234ns  (required time - arrival time)
  Source:                 cpu/dmem/mem_reg_3_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            cpu/imem/mem_reg_2_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@17.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.052ns  (logic 5.484ns (34.164%)  route 10.568ns (65.836%))
  Logic Levels:           22  (CARRY4=8 LUT2=1 LUT3=3 LUT4=2 LUT5=5 LUT6=3)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 15.574 - 17.000 ) 
    Source Clock Delay      (SCD):    -1.825ns
    Clock Pessimism Removal (CPR):    -0.531ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.504    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.245    -4.742 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.319    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.238 r  clk_wiz/clkout1_buf/O
                         net (fo=815, routed)         1.413    -1.825    cpu/dmem/clk
    RAMB36_X2Y8          RAMB36E1                                     r  cpu/dmem/mem_reg_3_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.125     0.300 f  cpu/dmem/mem_reg_3_1/DOADO[0]
                         net (fo=1, routed)           1.168     1.468    cpu/exm_wb_regs_u1/read_data_reg[26]
    SLICE_X47Y38         LUT5 (Prop_lut5_I2_O)        0.105     1.573 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_24_29_i_16/O
                         net (fo=3, routed)           0.921     2.494    cpu/exm_wb_regs_u1/MEM_Out[26]
    SLICE_X41Y29         LUT6 (Prop_lut6_I2_O)        0.105     2.599 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_0_5_i_27/O
                         net (fo=1, routed)           0.401     3.001    cpu/exm_wb_regs_u1/LDX_u1/data0[2]
    SLICE_X40Y29         LUT6 (Prop_lut6_I0_O)        0.105     3.106 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_0_5_i_15/O
                         net (fo=3, routed)           0.467     3.573    cpu/exm_wb_regs_u1/midldout[2]
    SLICE_X37Y30         LUT5 (Prop_lut5_I0_O)        0.105     3.678 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_0_5_i_4/O
                         net (fo=10, routed)          0.688     4.366    cpu/exm_wb_regs_u1/d0[2]
    SLICE_X32Y30         LUT3 (Prop_lut3_I0_O)        0.105     4.471 f  cpu/exm_wb_regs_u1/Inst_o[31]_i_151/O
                         net (fo=3, routed)           0.761     5.232    cpu/exm_wb_regs_u1/Branchrs1[2]
    SLICE_X32Y33         LUT4 (Prop_lut4_I1_O)        0.105     5.337 r  cpu/exm_wb_regs_u1/Inst_o[31]_i_156/O
                         net (fo=2, routed)           0.611     5.948    cpu/exm_wb_regs_u1/Inst_o[31]_i_156_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     6.366 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_125/CO[3]
                         net (fo=1, routed)           0.000     6.366    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_125_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.464 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.464    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_73_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.562 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     6.562    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_28_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.660 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           0.887     7.547    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_10_n_0
    SLICE_X33Y42         LUT3 (Prop_lut3_I2_O)        0.105     7.652 r  cpu/exm_wb_regs_u1/Inst_o[31]_i_6/O
                         net (fo=1, routed)           0.241     7.893    cpu/id_exm_regs_u1/BrLt
    SLICE_X35Y42         LUT5 (Prop_lut5_I4_O)        0.105     7.998 r  cpu/id_exm_regs_u1/Inst_o[31]_i_4/O
                         net (fo=5, routed)           0.259     8.258    cpu/id_exm_regs_u1/Inst_o[31]_i_4_n_0
    SLICE_X34Y43         LUT5 (Prop_lut5_I4_O)        0.105     8.363 f  cpu/id_exm_regs_u1/Inst_o[31]_i_1/O
                         net (fo=73, routed)          0.467     8.830    cpu/imem/stall
    SLICE_X39Y44         LUT4 (Prop_lut4_I3_O)        0.105     8.935 r  cpu/imem/WBSel_o[0]_i_2/O
                         net (fo=22, routed)          0.731     9.666    cpu/imem/mem_reg_0_3_1
    SLICE_X39Y45         LUT5 (Prop_lut5_I3_O)        0.119     9.785 r  cpu/imem/imm_o[30]_i_2/O
                         net (fo=38, routed)          0.621    10.406    cpu/imm_gen_u1/ImmSel[1]
    SLICE_X39Y45         LUT6 (Prop_lut6_I1_O)        0.267    10.673 r  cpu/imm_gen_u1/imm_o[1]_i_1/O
                         net (fo=2, routed)           0.482    11.155    cpu/pc_reg_u1/pc_reg[31]_i_2_0[0]
    SLICE_X40Y45         LUT2 (Prop_lut2_I1_O)        0.105    11.260 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_104/O
                         net (fo=1, routed)           0.000    11.260    cpu/pc_reg_u1/read_data0_reg_reg_0_i_104_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.717 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_36/CO[3]
                         net (fo=1, routed)           0.000    11.717    cpu/pc_reg_u1/read_data0_reg_reg_0_i_36_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.815 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    11.815    cpu/pc_reg_u1/read_data0_reg_reg_0_i_31_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.913 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    11.913    cpu/pc_reg_u1/read_data0_reg_reg_0_i_26_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    12.113 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_23/O[2]
                         net (fo=1, routed)           0.365    12.478    cpu/pc_reg_u1/jal_addr[14]
    SLICE_X37Y46         LUT3 (Prop_lut3_I0_O)        0.253    12.731 r  cpu/pc_reg_u1/mem_reg_0_0_i_3/O
                         net (fo=17, routed)          1.496    14.227    cpu/imem/ADDRARDADDR[12]
    RAMB36_X1Y16         RAMB36E1                                     r  cpu/imem/mem_reg_2_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     17.000    17.000 r  
    W19                                               0.000    17.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    17.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.357    18.357 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    19.376    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.515    12.861 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354    14.215    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    14.292 r  clk_wiz/clkout1_buf/O
                         net (fo=815, routed)         1.282    15.574    cpu/imem/clk
    RAMB36_X1Y16         RAMB36E1                                     r  cpu/imem/mem_reg_2_0/CLKARDCLK
                         clock pessimism             -0.531    15.044    
                         clock uncertainty           -0.092    14.952    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.490    14.462    cpu/imem/mem_reg_2_0
  -------------------------------------------------------------------
                         required time                         14.462    
                         arrival time                         -14.227    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.242ns  (required time - arrival time)
  Source:                 cpu/dmem/mem_reg_3_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            cpu/imem/mem_reg_2_0/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@17.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.044ns  (logic 5.264ns (32.809%)  route 10.780ns (67.191%))
  Logic Levels:           20  (CARRY4=6 LUT2=1 LUT3=3 LUT4=2 LUT5=5 LUT6=3)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 15.574 - 17.000 ) 
    Source Clock Delay      (SCD):    -1.825ns
    Clock Pessimism Removal (CPR):    -0.531ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.504    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.245    -4.742 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.319    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.238 r  clk_wiz/clkout1_buf/O
                         net (fo=815, routed)         1.413    -1.825    cpu/dmem/clk
    RAMB36_X2Y8          RAMB36E1                                     r  cpu/dmem/mem_reg_3_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.125     0.300 f  cpu/dmem/mem_reg_3_1/DOADO[0]
                         net (fo=1, routed)           1.168     1.468    cpu/exm_wb_regs_u1/read_data_reg[26]
    SLICE_X47Y38         LUT5 (Prop_lut5_I2_O)        0.105     1.573 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_24_29_i_16/O
                         net (fo=3, routed)           0.921     2.494    cpu/exm_wb_regs_u1/MEM_Out[26]
    SLICE_X41Y29         LUT6 (Prop_lut6_I2_O)        0.105     2.599 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_0_5_i_27/O
                         net (fo=1, routed)           0.401     3.001    cpu/exm_wb_regs_u1/LDX_u1/data0[2]
    SLICE_X40Y29         LUT6 (Prop_lut6_I0_O)        0.105     3.106 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_0_5_i_15/O
                         net (fo=3, routed)           0.467     3.573    cpu/exm_wb_regs_u1/midldout[2]
    SLICE_X37Y30         LUT5 (Prop_lut5_I0_O)        0.105     3.678 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_0_5_i_4/O
                         net (fo=10, routed)          0.688     4.366    cpu/exm_wb_regs_u1/d0[2]
    SLICE_X32Y30         LUT3 (Prop_lut3_I0_O)        0.105     4.471 f  cpu/exm_wb_regs_u1/Inst_o[31]_i_151/O
                         net (fo=3, routed)           0.761     5.232    cpu/exm_wb_regs_u1/Branchrs1[2]
    SLICE_X32Y33         LUT4 (Prop_lut4_I1_O)        0.105     5.337 r  cpu/exm_wb_regs_u1/Inst_o[31]_i_156/O
                         net (fo=2, routed)           0.611     5.948    cpu/exm_wb_regs_u1/Inst_o[31]_i_156_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     6.366 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_125/CO[3]
                         net (fo=1, routed)           0.000     6.366    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_125_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.464 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.464    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_73_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.562 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     6.562    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_28_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.660 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           0.887     7.547    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_10_n_0
    SLICE_X33Y42         LUT3 (Prop_lut3_I2_O)        0.105     7.652 r  cpu/exm_wb_regs_u1/Inst_o[31]_i_6/O
                         net (fo=1, routed)           0.241     7.893    cpu/id_exm_regs_u1/BrLt
    SLICE_X35Y42         LUT5 (Prop_lut5_I4_O)        0.105     7.998 r  cpu/id_exm_regs_u1/Inst_o[31]_i_4/O
                         net (fo=5, routed)           0.259     8.258    cpu/id_exm_regs_u1/Inst_o[31]_i_4_n_0
    SLICE_X34Y43         LUT5 (Prop_lut5_I4_O)        0.105     8.363 f  cpu/id_exm_regs_u1/Inst_o[31]_i_1/O
                         net (fo=73, routed)          0.467     8.830    cpu/imem/stall
    SLICE_X39Y44         LUT4 (Prop_lut4_I3_O)        0.105     8.935 r  cpu/imem/WBSel_o[0]_i_2/O
                         net (fo=22, routed)          0.731     9.666    cpu/imem/mem_reg_0_3_1
    SLICE_X39Y45         LUT5 (Prop_lut5_I3_O)        0.119     9.785 r  cpu/imem/imm_o[30]_i_2/O
                         net (fo=38, routed)          0.621    10.406    cpu/imm_gen_u1/ImmSel[1]
    SLICE_X39Y45         LUT6 (Prop_lut6_I1_O)        0.267    10.673 r  cpu/imm_gen_u1/imm_o[1]_i_1/O
                         net (fo=2, routed)           0.482    11.155    cpu/pc_reg_u1/pc_reg[31]_i_2_0[0]
    SLICE_X40Y45         LUT2 (Prop_lut2_I1_O)        0.105    11.260 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_104/O
                         net (fo=1, routed)           0.000    11.260    cpu/pc_reg_u1/read_data0_reg_reg_0_i_104_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.717 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_36/CO[3]
                         net (fo=1, routed)           0.000    11.717    cpu/pc_reg_u1/read_data0_reg_reg_0_i_36_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    11.897 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_31/O[0]
                         net (fo=1, routed)           0.338    12.235    cpu/pc_reg_u1/jal_addr[4]
    SLICE_X42Y46         LUT3 (Prop_lut3_I0_O)        0.249    12.484 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_9/O
                         net (fo=19, routed)          1.735    14.219    cpu/imem/ADDRARDADDR[2]
    RAMB36_X1Y16         RAMB36E1                                     r  cpu/imem/mem_reg_2_0/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     17.000    17.000 r  
    W19                                               0.000    17.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    17.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.357    18.357 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    19.376    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.515    12.861 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354    14.215    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    14.292 r  clk_wiz/clkout1_buf/O
                         net (fo=815, routed)         1.282    15.574    cpu/imem/clk
    RAMB36_X1Y16         RAMB36E1                                     r  cpu/imem/mem_reg_2_0/CLKARDCLK
                         clock pessimism             -0.531    15.044    
                         clock uncertainty           -0.092    14.952    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.490    14.462    cpu/imem/mem_reg_2_0
  -------------------------------------------------------------------
                         required time                         14.462    
                         arrival time                         -14.219    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.245ns  (required time - arrival time)
  Source:                 cpu/dmem/mem_reg_3_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            cpu/imem/mem_reg_2_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@17.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.042ns  (logic 5.546ns (34.572%)  route 10.496ns (65.428%))
  Logic Levels:           22  (CARRY4=8 LUT2=1 LUT3=3 LUT4=2 LUT5=5 LUT6=3)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 15.574 - 17.000 ) 
    Source Clock Delay      (SCD):    -1.825ns
    Clock Pessimism Removal (CPR):    -0.531ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.504    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.245    -4.742 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.319    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.238 r  clk_wiz/clkout1_buf/O
                         net (fo=815, routed)         1.413    -1.825    cpu/dmem/clk
    RAMB36_X2Y8          RAMB36E1                                     r  cpu/dmem/mem_reg_3_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.125     0.300 f  cpu/dmem/mem_reg_3_1/DOADO[0]
                         net (fo=1, routed)           1.168     1.468    cpu/exm_wb_regs_u1/read_data_reg[26]
    SLICE_X47Y38         LUT5 (Prop_lut5_I2_O)        0.105     1.573 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_24_29_i_16/O
                         net (fo=3, routed)           0.921     2.494    cpu/exm_wb_regs_u1/MEM_Out[26]
    SLICE_X41Y29         LUT6 (Prop_lut6_I2_O)        0.105     2.599 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_0_5_i_27/O
                         net (fo=1, routed)           0.401     3.001    cpu/exm_wb_regs_u1/LDX_u1/data0[2]
    SLICE_X40Y29         LUT6 (Prop_lut6_I0_O)        0.105     3.106 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_0_5_i_15/O
                         net (fo=3, routed)           0.467     3.573    cpu/exm_wb_regs_u1/midldout[2]
    SLICE_X37Y30         LUT5 (Prop_lut5_I0_O)        0.105     3.678 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_0_5_i_4/O
                         net (fo=10, routed)          0.688     4.366    cpu/exm_wb_regs_u1/d0[2]
    SLICE_X32Y30         LUT3 (Prop_lut3_I0_O)        0.105     4.471 f  cpu/exm_wb_regs_u1/Inst_o[31]_i_151/O
                         net (fo=3, routed)           0.761     5.232    cpu/exm_wb_regs_u1/Branchrs1[2]
    SLICE_X32Y33         LUT4 (Prop_lut4_I1_O)        0.105     5.337 r  cpu/exm_wb_regs_u1/Inst_o[31]_i_156/O
                         net (fo=2, routed)           0.611     5.948    cpu/exm_wb_regs_u1/Inst_o[31]_i_156_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     6.366 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_125/CO[3]
                         net (fo=1, routed)           0.000     6.366    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_125_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.464 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.464    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_73_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.562 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     6.562    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_28_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.660 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           0.887     7.547    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_10_n_0
    SLICE_X33Y42         LUT3 (Prop_lut3_I2_O)        0.105     7.652 r  cpu/exm_wb_regs_u1/Inst_o[31]_i_6/O
                         net (fo=1, routed)           0.241     7.893    cpu/id_exm_regs_u1/BrLt
    SLICE_X35Y42         LUT5 (Prop_lut5_I4_O)        0.105     7.998 r  cpu/id_exm_regs_u1/Inst_o[31]_i_4/O
                         net (fo=5, routed)           0.259     8.258    cpu/id_exm_regs_u1/Inst_o[31]_i_4_n_0
    SLICE_X34Y43         LUT5 (Prop_lut5_I4_O)        0.105     8.363 f  cpu/id_exm_regs_u1/Inst_o[31]_i_1/O
                         net (fo=73, routed)          0.467     8.830    cpu/imem/stall
    SLICE_X39Y44         LUT4 (Prop_lut4_I3_O)        0.105     8.935 r  cpu/imem/WBSel_o[0]_i_2/O
                         net (fo=22, routed)          0.731     9.666    cpu/imem/mem_reg_0_3_1
    SLICE_X39Y45         LUT5 (Prop_lut5_I3_O)        0.119     9.785 r  cpu/imem/imm_o[30]_i_2/O
                         net (fo=38, routed)          0.621    10.406    cpu/imm_gen_u1/ImmSel[1]
    SLICE_X39Y45         LUT6 (Prop_lut6_I1_O)        0.267    10.673 r  cpu/imm_gen_u1/imm_o[1]_i_1/O
                         net (fo=2, routed)           0.482    11.155    cpu/pc_reg_u1/pc_reg[31]_i_2_0[0]
    SLICE_X40Y45         LUT2 (Prop_lut2_I1_O)        0.105    11.260 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_104/O
                         net (fo=1, routed)           0.000    11.260    cpu/pc_reg_u1/read_data0_reg_reg_0_i_104_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.717 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_36/CO[3]
                         net (fo=1, routed)           0.000    11.717    cpu/pc_reg_u1/read_data0_reg_reg_0_i_36_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.815 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    11.815    cpu/pc_reg_u1/read_data0_reg_reg_0_i_31_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.913 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    11.913    cpu/pc_reg_u1/read_data0_reg_reg_0_i_26_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    12.178 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_23/O[1]
                         net (fo=1, routed)           0.262    12.440    cpu/pc_reg_u1/jal_addr[13]
    SLICE_X41Y48         LUT3 (Prop_lut3_I0_O)        0.250    12.690 r  cpu/pc_reg_u1/mem_reg_0_0_i_4/O
                         net (fo=17, routed)          1.527    14.217    cpu/imem/ADDRARDADDR[11]
    RAMB36_X1Y16         RAMB36E1                                     r  cpu/imem/mem_reg_2_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     17.000    17.000 r  
    W19                                               0.000    17.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    17.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.357    18.357 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    19.376    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.515    12.861 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354    14.215    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    14.292 r  clk_wiz/clkout1_buf/O
                         net (fo=815, routed)         1.282    15.574    cpu/imem/clk
    RAMB36_X1Y16         RAMB36E1                                     r  cpu/imem/mem_reg_2_0/CLKARDCLK
                         clock pessimism             -0.531    15.044    
                         clock uncertainty           -0.092    14.952    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.490    14.462    cpu/imem/mem_reg_2_0
  -------------------------------------------------------------------
                         required time                         14.462    
                         arrival time                         -14.217    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.256ns  (required time - arrival time)
  Source:                 cpu/dmem/mem_reg_3_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            cpu/imem/mem_reg_2_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@17.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.030ns  (logic 5.460ns (34.061%)  route 10.570ns (65.939%))
  Logic Levels:           22  (CARRY4=8 LUT2=1 LUT3=3 LUT4=2 LUT5=5 LUT6=3)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 15.574 - 17.000 ) 
    Source Clock Delay      (SCD):    -1.825ns
    Clock Pessimism Removal (CPR):    -0.531ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.504    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.245    -4.742 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.319    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.238 r  clk_wiz/clkout1_buf/O
                         net (fo=815, routed)         1.413    -1.825    cpu/dmem/clk
    RAMB36_X2Y8          RAMB36E1                                     r  cpu/dmem/mem_reg_3_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.125     0.300 f  cpu/dmem/mem_reg_3_1/DOADO[0]
                         net (fo=1, routed)           1.168     1.468    cpu/exm_wb_regs_u1/read_data_reg[26]
    SLICE_X47Y38         LUT5 (Prop_lut5_I2_O)        0.105     1.573 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_24_29_i_16/O
                         net (fo=3, routed)           0.921     2.494    cpu/exm_wb_regs_u1/MEM_Out[26]
    SLICE_X41Y29         LUT6 (Prop_lut6_I2_O)        0.105     2.599 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_0_5_i_27/O
                         net (fo=1, routed)           0.401     3.001    cpu/exm_wb_regs_u1/LDX_u1/data0[2]
    SLICE_X40Y29         LUT6 (Prop_lut6_I0_O)        0.105     3.106 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_0_5_i_15/O
                         net (fo=3, routed)           0.467     3.573    cpu/exm_wb_regs_u1/midldout[2]
    SLICE_X37Y30         LUT5 (Prop_lut5_I0_O)        0.105     3.678 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_0_5_i_4/O
                         net (fo=10, routed)          0.688     4.366    cpu/exm_wb_regs_u1/d0[2]
    SLICE_X32Y30         LUT3 (Prop_lut3_I0_O)        0.105     4.471 f  cpu/exm_wb_regs_u1/Inst_o[31]_i_151/O
                         net (fo=3, routed)           0.761     5.232    cpu/exm_wb_regs_u1/Branchrs1[2]
    SLICE_X32Y33         LUT4 (Prop_lut4_I1_O)        0.105     5.337 r  cpu/exm_wb_regs_u1/Inst_o[31]_i_156/O
                         net (fo=2, routed)           0.611     5.948    cpu/exm_wb_regs_u1/Inst_o[31]_i_156_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     6.366 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_125/CO[3]
                         net (fo=1, routed)           0.000     6.366    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_125_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.464 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.464    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_73_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.562 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     6.562    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_28_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.660 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           0.887     7.547    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_10_n_0
    SLICE_X33Y42         LUT3 (Prop_lut3_I2_O)        0.105     7.652 r  cpu/exm_wb_regs_u1/Inst_o[31]_i_6/O
                         net (fo=1, routed)           0.241     7.893    cpu/id_exm_regs_u1/BrLt
    SLICE_X35Y42         LUT5 (Prop_lut5_I4_O)        0.105     7.998 r  cpu/id_exm_regs_u1/Inst_o[31]_i_4/O
                         net (fo=5, routed)           0.259     8.258    cpu/id_exm_regs_u1/Inst_o[31]_i_4_n_0
    SLICE_X34Y43         LUT5 (Prop_lut5_I4_O)        0.105     8.363 f  cpu/id_exm_regs_u1/Inst_o[31]_i_1/O
                         net (fo=73, routed)          0.467     8.830    cpu/imem/stall
    SLICE_X39Y44         LUT4 (Prop_lut4_I3_O)        0.105     8.935 r  cpu/imem/WBSel_o[0]_i_2/O
                         net (fo=22, routed)          0.731     9.666    cpu/imem/mem_reg_0_3_1
    SLICE_X39Y45         LUT5 (Prop_lut5_I3_O)        0.119     9.785 r  cpu/imem/imm_o[30]_i_2/O
                         net (fo=38, routed)          0.621    10.406    cpu/imm_gen_u1/ImmSel[1]
    SLICE_X39Y45         LUT6 (Prop_lut6_I1_O)        0.267    10.673 r  cpu/imm_gen_u1/imm_o[1]_i_1/O
                         net (fo=2, routed)           0.482    11.155    cpu/pc_reg_u1/pc_reg[31]_i_2_0[0]
    SLICE_X40Y45         LUT2 (Prop_lut2_I1_O)        0.105    11.260 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_104/O
                         net (fo=1, routed)           0.000    11.260    cpu/pc_reg_u1/read_data0_reg_reg_0_i_104_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.717 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_36/CO[3]
                         net (fo=1, routed)           0.000    11.717    cpu/pc_reg_u1/read_data0_reg_reg_0_i_36_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.815 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    11.815    cpu/pc_reg_u1/read_data0_reg_reg_0_i_31_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.913 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    11.913    cpu/pc_reg_u1/read_data0_reg_reg_0_i_26_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    12.093 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_23/O[0]
                         net (fo=1, routed)           0.380    12.473    cpu/pc_reg_u1/jal_addr[12]
    SLICE_X41Y50         LUT3 (Prop_lut3_I0_O)        0.249    12.722 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_1/O
                         net (fo=19, routed)          1.483    14.205    cpu/imem/ADDRARDADDR[10]
    RAMB36_X1Y16         RAMB36E1                                     r  cpu/imem/mem_reg_2_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     17.000    17.000 r  
    W19                                               0.000    17.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    17.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.357    18.357 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    19.376    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.515    12.861 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354    14.215    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    14.292 r  clk_wiz/clkout1_buf/O
                         net (fo=815, routed)         1.282    15.574    cpu/imem/clk
    RAMB36_X1Y16         RAMB36E1                                     r  cpu/imem/mem_reg_2_0/CLKARDCLK
                         clock pessimism             -0.531    15.044    
                         clock uncertainty           -0.092    14.952    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.490    14.462    cpu/imem/mem_reg_2_0
  -------------------------------------------------------------------
                         required time                         14.462    
                         arrival time                         -14.205    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.264ns  (required time - arrival time)
  Source:                 cpu/dmem/mem_reg_3_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            cpu/imem/mem_reg_2_0/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@17.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.022ns  (logic 5.165ns (32.236%)  route 10.857ns (67.764%))
  Logic Levels:           19  (CARRY4=5 LUT2=1 LUT3=3 LUT4=2 LUT5=5 LUT6=3)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 15.574 - 17.000 ) 
    Source Clock Delay      (SCD):    -1.825ns
    Clock Pessimism Removal (CPR):    -0.531ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.504    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.245    -4.742 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.319    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.238 r  clk_wiz/clkout1_buf/O
                         net (fo=815, routed)         1.413    -1.825    cpu/dmem/clk
    RAMB36_X2Y8          RAMB36E1                                     r  cpu/dmem/mem_reg_3_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.125     0.300 f  cpu/dmem/mem_reg_3_1/DOADO[0]
                         net (fo=1, routed)           1.168     1.468    cpu/exm_wb_regs_u1/read_data_reg[26]
    SLICE_X47Y38         LUT5 (Prop_lut5_I2_O)        0.105     1.573 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_24_29_i_16/O
                         net (fo=3, routed)           0.921     2.494    cpu/exm_wb_regs_u1/MEM_Out[26]
    SLICE_X41Y29         LUT6 (Prop_lut6_I2_O)        0.105     2.599 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_0_5_i_27/O
                         net (fo=1, routed)           0.401     3.001    cpu/exm_wb_regs_u1/LDX_u1/data0[2]
    SLICE_X40Y29         LUT6 (Prop_lut6_I0_O)        0.105     3.106 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_0_5_i_15/O
                         net (fo=3, routed)           0.467     3.573    cpu/exm_wb_regs_u1/midldout[2]
    SLICE_X37Y30         LUT5 (Prop_lut5_I0_O)        0.105     3.678 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_0_5_i_4/O
                         net (fo=10, routed)          0.688     4.366    cpu/exm_wb_regs_u1/d0[2]
    SLICE_X32Y30         LUT3 (Prop_lut3_I0_O)        0.105     4.471 f  cpu/exm_wb_regs_u1/Inst_o[31]_i_151/O
                         net (fo=3, routed)           0.761     5.232    cpu/exm_wb_regs_u1/Branchrs1[2]
    SLICE_X32Y33         LUT4 (Prop_lut4_I1_O)        0.105     5.337 r  cpu/exm_wb_regs_u1/Inst_o[31]_i_156/O
                         net (fo=2, routed)           0.611     5.948    cpu/exm_wb_regs_u1/Inst_o[31]_i_156_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     6.366 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_125/CO[3]
                         net (fo=1, routed)           0.000     6.366    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_125_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.464 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.464    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_73_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.562 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     6.562    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_28_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.660 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           0.887     7.547    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_10_n_0
    SLICE_X33Y42         LUT3 (Prop_lut3_I2_O)        0.105     7.652 r  cpu/exm_wb_regs_u1/Inst_o[31]_i_6/O
                         net (fo=1, routed)           0.241     7.893    cpu/id_exm_regs_u1/BrLt
    SLICE_X35Y42         LUT5 (Prop_lut5_I4_O)        0.105     7.998 r  cpu/id_exm_regs_u1/Inst_o[31]_i_4/O
                         net (fo=5, routed)           0.259     8.258    cpu/id_exm_regs_u1/Inst_o[31]_i_4_n_0
    SLICE_X34Y43         LUT5 (Prop_lut5_I4_O)        0.105     8.363 f  cpu/id_exm_regs_u1/Inst_o[31]_i_1/O
                         net (fo=73, routed)          0.467     8.830    cpu/imem/stall
    SLICE_X39Y44         LUT4 (Prop_lut4_I3_O)        0.105     8.935 r  cpu/imem/WBSel_o[0]_i_2/O
                         net (fo=22, routed)          0.731     9.666    cpu/imem/mem_reg_0_3_1
    SLICE_X39Y45         LUT5 (Prop_lut5_I3_O)        0.119     9.785 r  cpu/imem/imm_o[30]_i_2/O
                         net (fo=38, routed)          0.621    10.406    cpu/imm_gen_u1/ImmSel[1]
    SLICE_X39Y45         LUT6 (Prop_lut6_I1_O)        0.267    10.673 r  cpu/imm_gen_u1/imm_o[1]_i_1/O
                         net (fo=2, routed)           0.482    11.155    cpu/pc_reg_u1/pc_reg[31]_i_2_0[0]
    SLICE_X40Y45         LUT2 (Prop_lut2_I1_O)        0.105    11.260 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_104/O
                         net (fo=1, routed)           0.000    11.260    cpu/pc_reg_u1/read_data0_reg_reg_0_i_104_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.530    11.790 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_36/O[3]
                         net (fo=1, routed)           0.375    12.166    cpu/pc_reg_u1/jal_addr[3]
    SLICE_X41Y45         LUT3 (Prop_lut3_I0_O)        0.257    12.423 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_10/O
                         net (fo=19, routed)          1.775    14.198    cpu/imem/ADDRARDADDR[1]
    RAMB36_X1Y16         RAMB36E1                                     r  cpu/imem/mem_reg_2_0/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     17.000    17.000 r  
    W19                                               0.000    17.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    17.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.357    18.357 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    19.376    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.515    12.861 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354    14.215    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    14.292 r  clk_wiz/clkout1_buf/O
                         net (fo=815, routed)         1.282    15.574    cpu/imem/clk
    RAMB36_X1Y16         RAMB36E1                                     r  cpu/imem/mem_reg_2_0/CLKARDCLK
                         clock pessimism             -0.531    15.044    
                         clock uncertainty           -0.092    14.952    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.490    14.462    cpu/imem/mem_reg_2_0
  -------------------------------------------------------------------
                         required time                         14.462    
                         arrival time                         -14.198    
  -------------------------------------------------------------------
                         slack                                  0.264    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 cpu/id_exm_regs_u1/pc_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            cpu/branch_predictor_u1/cache/data_reg_0_127_0_0/DP.HIGH/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.637%)  route 0.278ns (66.363%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.625 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.121    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz/clkout1_buf/O
                         net (fo=815, routed)         0.553    -0.543    cpu/id_exm_regs_u1/clk
    SLICE_X31Y27         FDRE                                         r  cpu/id_exm_regs_u1/pc_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  cpu/id_exm_regs_u1/pc_o_reg[3]/Q
                         net (fo=200, routed)         0.278    -0.123    cpu/branch_predictor_u1/cache/data_reg_0_127_0_0/A1
    SLICE_X30Y26         RAMD64E                                      r  cpu/branch_predictor_u1/cache/data_reg_0_127_0_0/DP.HIGH/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.712 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.162    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.133 r  clk_wiz/clkout1_buf/O
                         net (fo=815, routed)         0.817    -0.317    cpu/branch_predictor_u1/cache/data_reg_0_127_0_0/WCLK
    SLICE_X30Y26         RAMD64E                                      r  cpu/branch_predictor_u1/cache/data_reg_0_127_0_0/DP.HIGH/CLK
                         clock pessimism             -0.215    -0.532    
    SLICE_X30Y26         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.223    cpu/branch_predictor_u1/cache/data_reg_0_127_0_0/DP.HIGH
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 cpu/id_exm_regs_u1/pc_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            cpu/branch_predictor_u1/cache/data_reg_0_127_0_0/DP.LOW/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.637%)  route 0.278ns (66.363%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.625 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.121    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz/clkout1_buf/O
                         net (fo=815, routed)         0.553    -0.543    cpu/id_exm_regs_u1/clk
    SLICE_X31Y27         FDRE                                         r  cpu/id_exm_regs_u1/pc_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  cpu/id_exm_regs_u1/pc_o_reg[3]/Q
                         net (fo=200, routed)         0.278    -0.123    cpu/branch_predictor_u1/cache/data_reg_0_127_0_0/A1
    SLICE_X30Y26         RAMD64E                                      r  cpu/branch_predictor_u1/cache/data_reg_0_127_0_0/DP.LOW/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.712 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.162    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.133 r  clk_wiz/clkout1_buf/O
                         net (fo=815, routed)         0.817    -0.317    cpu/branch_predictor_u1/cache/data_reg_0_127_0_0/WCLK
    SLICE_X30Y26         RAMD64E                                      r  cpu/branch_predictor_u1/cache/data_reg_0_127_0_0/DP.LOW/CLK
                         clock pessimism             -0.215    -0.532    
    SLICE_X30Y26         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.223    cpu/branch_predictor_u1/cache/data_reg_0_127_0_0/DP.LOW
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 cpu/id_exm_regs_u1/pc_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            cpu/branch_predictor_u1/cache/data_reg_0_127_0_0/SP.HIGH/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.637%)  route 0.278ns (66.363%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.625 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.121    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz/clkout1_buf/O
                         net (fo=815, routed)         0.553    -0.543    cpu/id_exm_regs_u1/clk
    SLICE_X31Y27         FDRE                                         r  cpu/id_exm_regs_u1/pc_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  cpu/id_exm_regs_u1/pc_o_reg[3]/Q
                         net (fo=200, routed)         0.278    -0.123    cpu/branch_predictor_u1/cache/data_reg_0_127_0_0/A1
    SLICE_X30Y26         RAMD64E                                      r  cpu/branch_predictor_u1/cache/data_reg_0_127_0_0/SP.HIGH/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.712 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.162    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.133 r  clk_wiz/clkout1_buf/O
                         net (fo=815, routed)         0.817    -0.317    cpu/branch_predictor_u1/cache/data_reg_0_127_0_0/WCLK
    SLICE_X30Y26         RAMD64E                                      r  cpu/branch_predictor_u1/cache/data_reg_0_127_0_0/SP.HIGH/CLK
                         clock pessimism             -0.215    -0.532    
    SLICE_X30Y26         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.223    cpu/branch_predictor_u1/cache/data_reg_0_127_0_0/SP.HIGH
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 cpu/id_exm_regs_u1/pc_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            cpu/branch_predictor_u1/cache/data_reg_0_127_0_0/SP.LOW/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.637%)  route 0.278ns (66.363%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.625 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.121    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz/clkout1_buf/O
                         net (fo=815, routed)         0.553    -0.543    cpu/id_exm_regs_u1/clk
    SLICE_X31Y27         FDRE                                         r  cpu/id_exm_regs_u1/pc_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  cpu/id_exm_regs_u1/pc_o_reg[3]/Q
                         net (fo=200, routed)         0.278    -0.123    cpu/branch_predictor_u1/cache/data_reg_0_127_0_0/A1
    SLICE_X30Y26         RAMD64E                                      r  cpu/branch_predictor_u1/cache/data_reg_0_127_0_0/SP.LOW/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.712 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.162    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.133 r  clk_wiz/clkout1_buf/O
                         net (fo=815, routed)         0.817    -0.317    cpu/branch_predictor_u1/cache/data_reg_0_127_0_0/WCLK
    SLICE_X30Y26         RAMD64E                                      r  cpu/branch_predictor_u1/cache/data_reg_0_127_0_0/SP.LOW/CLK
                         clock pessimism             -0.215    -0.532    
    SLICE_X30Y26         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.223    cpu/branch_predictor_u1/cache/data_reg_0_127_0_0/SP.LOW
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 cpu/id_exm_regs_u1/pc_o_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            cpu/branch_predictor_u1/cache/tag_reg_0_127_12_12/DP.HIGH/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.433%)  route 0.226ns (61.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.196ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.625 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.121    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz/clkout1_buf/O
                         net (fo=815, routed)         0.556    -0.540    cpu/id_exm_regs_u1/clk
    SLICE_X31Y31         FDRE                                         r  cpu/id_exm_regs_u1/pc_o_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  cpu/id_exm_regs_u1/pc_o_reg[6]_rep/Q
                         net (fo=138, routed)         0.226    -0.173    cpu/branch_predictor_u1/cache/tag_reg_0_127_12_12/A4
    SLICE_X34Y32         RAMD64E                                      r  cpu/branch_predictor_u1/cache/tag_reg_0_127_12_12/DP.HIGH/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.712 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.162    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.133 r  clk_wiz/clkout1_buf/O
                         net (fo=815, routed)         0.823    -0.311    cpu/branch_predictor_u1/cache/tag_reg_0_127_12_12/WCLK
    SLICE_X34Y32         RAMD64E                                      r  cpu/branch_predictor_u1/cache/tag_reg_0_127_12_12/DP.HIGH/CLK
                         clock pessimism             -0.196    -0.507    
    SLICE_X34Y32         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200    -0.307    cpu/branch_predictor_u1/cache/tag_reg_0_127_12_12/DP.HIGH
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 cpu/id_exm_regs_u1/pc_o_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            cpu/branch_predictor_u1/cache/tag_reg_0_127_12_12/DP.LOW/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.433%)  route 0.226ns (61.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.196ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.625 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.121    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz/clkout1_buf/O
                         net (fo=815, routed)         0.556    -0.540    cpu/id_exm_regs_u1/clk
    SLICE_X31Y31         FDRE                                         r  cpu/id_exm_regs_u1/pc_o_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  cpu/id_exm_regs_u1/pc_o_reg[6]_rep/Q
                         net (fo=138, routed)         0.226    -0.173    cpu/branch_predictor_u1/cache/tag_reg_0_127_12_12/A4
    SLICE_X34Y32         RAMD64E                                      r  cpu/branch_predictor_u1/cache/tag_reg_0_127_12_12/DP.LOW/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.712 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.162    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.133 r  clk_wiz/clkout1_buf/O
                         net (fo=815, routed)         0.823    -0.311    cpu/branch_predictor_u1/cache/tag_reg_0_127_12_12/WCLK
    SLICE_X34Y32         RAMD64E                                      r  cpu/branch_predictor_u1/cache/tag_reg_0_127_12_12/DP.LOW/CLK
                         clock pessimism             -0.196    -0.507    
    SLICE_X34Y32         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200    -0.307    cpu/branch_predictor_u1/cache/tag_reg_0_127_12_12/DP.LOW
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 cpu/id_exm_regs_u1/pc_o_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            cpu/branch_predictor_u1/cache/tag_reg_0_127_12_12/SP.HIGH/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.433%)  route 0.226ns (61.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.196ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.625 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.121    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz/clkout1_buf/O
                         net (fo=815, routed)         0.556    -0.540    cpu/id_exm_regs_u1/clk
    SLICE_X31Y31         FDRE                                         r  cpu/id_exm_regs_u1/pc_o_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  cpu/id_exm_regs_u1/pc_o_reg[6]_rep/Q
                         net (fo=138, routed)         0.226    -0.173    cpu/branch_predictor_u1/cache/tag_reg_0_127_12_12/A4
    SLICE_X34Y32         RAMD64E                                      r  cpu/branch_predictor_u1/cache/tag_reg_0_127_12_12/SP.HIGH/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.712 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.162    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.133 r  clk_wiz/clkout1_buf/O
                         net (fo=815, routed)         0.823    -0.311    cpu/branch_predictor_u1/cache/tag_reg_0_127_12_12/WCLK
    SLICE_X34Y32         RAMD64E                                      r  cpu/branch_predictor_u1/cache/tag_reg_0_127_12_12/SP.HIGH/CLK
                         clock pessimism             -0.196    -0.507    
    SLICE_X34Y32         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200    -0.307    cpu/branch_predictor_u1/cache/tag_reg_0_127_12_12/SP.HIGH
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 cpu/id_exm_regs_u1/pc_o_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            cpu/branch_predictor_u1/cache/tag_reg_0_127_12_12/SP.LOW/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.433%)  route 0.226ns (61.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.196ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.625 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.121    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz/clkout1_buf/O
                         net (fo=815, routed)         0.556    -0.540    cpu/id_exm_regs_u1/clk
    SLICE_X31Y31         FDRE                                         r  cpu/id_exm_regs_u1/pc_o_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  cpu/id_exm_regs_u1/pc_o_reg[6]_rep/Q
                         net (fo=138, routed)         0.226    -0.173    cpu/branch_predictor_u1/cache/tag_reg_0_127_12_12/A4
    SLICE_X34Y32         RAMD64E                                      r  cpu/branch_predictor_u1/cache/tag_reg_0_127_12_12/SP.LOW/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.712 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.162    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.133 r  clk_wiz/clkout1_buf/O
                         net (fo=815, routed)         0.823    -0.311    cpu/branch_predictor_u1/cache/tag_reg_0_127_12_12/WCLK
    SLICE_X34Y32         RAMD64E                                      r  cpu/branch_predictor_u1/cache/tag_reg_0_127_12_12/SP.LOW/CLK
                         clock pessimism             -0.196    -0.507    
    SLICE_X34Y32         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200    -0.307    cpu/branch_predictor_u1/cache/tag_reg_0_127_12_12/SP.LOW
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 cpu/id_exm_regs_u1/pc_o_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            cpu/branch_predictor_u1/cache/tag_reg_0_127_1_1/DP.HIGH/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.200%)  route 0.228ns (61.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.196ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.625 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.121    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz/clkout1_buf/O
                         net (fo=815, routed)         0.556    -0.540    cpu/id_exm_regs_u1/clk
    SLICE_X31Y31         FDRE                                         r  cpu/id_exm_regs_u1/pc_o_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  cpu/id_exm_regs_u1/pc_o_reg[6]_rep/Q
                         net (fo=138, routed)         0.228    -0.171    cpu/branch_predictor_u1/cache/tag_reg_0_127_1_1/A4
    SLICE_X34Y30         RAMD64E                                      r  cpu/branch_predictor_u1/cache/tag_reg_0_127_1_1/DP.HIGH/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.712 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.162    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.133 r  clk_wiz/clkout1_buf/O
                         net (fo=815, routed)         0.821    -0.313    cpu/branch_predictor_u1/cache/tag_reg_0_127_1_1/WCLK
    SLICE_X34Y30         RAMD64E                                      r  cpu/branch_predictor_u1/cache/tag_reg_0_127_1_1/DP.HIGH/CLK
                         clock pessimism             -0.196    -0.509    
    SLICE_X34Y30         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200    -0.309    cpu/branch_predictor_u1/cache/tag_reg_0_127_1_1/DP.HIGH
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 cpu/id_exm_regs_u1/pc_o_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            cpu/branch_predictor_u1/cache/tag_reg_0_127_1_1/DP.LOW/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.200%)  route 0.228ns (61.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.196ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.625 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.121    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz/clkout1_buf/O
                         net (fo=815, routed)         0.556    -0.540    cpu/id_exm_regs_u1/clk
    SLICE_X31Y31         FDRE                                         r  cpu/id_exm_regs_u1/pc_o_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  cpu/id_exm_regs_u1/pc_o_reg[6]_rep/Q
                         net (fo=138, routed)         0.228    -0.171    cpu/branch_predictor_u1/cache/tag_reg_0_127_1_1/A4
    SLICE_X34Y30         RAMD64E                                      r  cpu/branch_predictor_u1/cache/tag_reg_0_127_1_1/DP.LOW/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.712 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.162    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.133 r  clk_wiz/clkout1_buf/O
                         net (fo=815, routed)         0.821    -0.313    cpu/branch_predictor_u1/cache/tag_reg_0_127_1_1/WCLK
    SLICE_X34Y30         RAMD64E                                      r  cpu/branch_predictor_u1/cache/tag_reg_0_127_1_1/DP.LOW/CLK
                         clock pessimism             -0.196    -0.509    
    SLICE_X34Y30         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200    -0.309    cpu/branch_predictor_u1/cache/tag_reg_0_127_1_1/DP.LOW
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.138    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_1
Waveform(ns):       { 0.000 8.500 }
Period(ns):         17.000
Sources:            { clk_wiz/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         17.000      14.528     RAMB36_X1Y15    cpu/imem/mem_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         17.000      14.528     RAMB36_X1Y15    cpu/imem/mem_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         17.000      14.528     RAMB36_X1Y12    cpu/imem/mem_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         17.000      14.528     RAMB36_X1Y12    cpu/imem/mem_reg_1_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         17.000      14.528     RAMB36_X2Y12    cpu/imem/mem_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         17.000      14.528     RAMB36_X2Y12    cpu/imem/mem_reg_1_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         17.000      14.528     RAMB36_X2Y9     cpu/imem/mem_reg_2_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         17.000      14.528     RAMB36_X2Y9     cpu/imem/mem_reg_2_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         17.000      14.528     RAMB36_X0Y10    cpu/imem/mem_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         17.000      14.528     RAMB36_X0Y10    cpu/imem/mem_reg_3_1/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       17.000      143.000    PLLE2_ADV_X0Y0  clk_wiz/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         8.500       7.370      SLICE_X30Y27    cpu/branch_predictor_u1/cache/data_reg_0_127_1_1/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         8.500       7.370      SLICE_X30Y27    cpu/branch_predictor_u1/cache/data_reg_0_127_1_1/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         8.500       7.370      SLICE_X30Y27    cpu/branch_predictor_u1/cache/data_reg_0_127_1_1/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         8.500       7.370      SLICE_X30Y27    cpu/branch_predictor_u1/cache/data_reg_0_127_1_1/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         8.500       7.370      SLICE_X38Y28    cpu/branch_predictor_u1/cache/tag_reg_0_127_0_0/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         8.500       7.370      SLICE_X38Y28    cpu/branch_predictor_u1/cache/tag_reg_0_127_0_0/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         8.500       7.370      SLICE_X38Y28    cpu/branch_predictor_u1/cache/tag_reg_0_127_0_0/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         8.500       7.370      SLICE_X38Y28    cpu/branch_predictor_u1/cache/tag_reg_0_127_0_0/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         8.500       7.370      SLICE_X42Y31    cpu/branch_predictor_u1/cache/tag_reg_0_127_10_10/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         8.500       7.370      SLICE_X42Y31    cpu/branch_predictor_u1/cache/tag_reg_0_127_10_10/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         8.500       7.370      SLICE_X30Y26    cpu/branch_predictor_u1/cache/data_reg_0_127_0_0/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         8.500       7.370      SLICE_X30Y26    cpu/branch_predictor_u1/cache/data_reg_0_127_0_0/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         8.500       7.370      SLICE_X30Y26    cpu/branch_predictor_u1/cache/data_reg_0_127_0_0/DP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         8.500       7.370      SLICE_X30Y26    cpu/branch_predictor_u1/cache/data_reg_0_127_0_0/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         8.500       7.370      SLICE_X30Y26    cpu/branch_predictor_u1/cache/data_reg_0_127_0_0/SP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         8.500       7.370      SLICE_X30Y26    cpu/branch_predictor_u1/cache/data_reg_0_127_0_0/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         8.500       7.370      SLICE_X30Y26    cpu/branch_predictor_u1/cache/data_reg_0_127_0_0/SP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         8.500       7.370      SLICE_X30Y26    cpu/branch_predictor_u1/cache/data_reg_0_127_0_0/SP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         8.500       7.370      SLICE_X30Y27    cpu/branch_predictor_u1/cache/data_reg_0_127_1_1/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         8.500       7.370      SLICE_X30Y27    cpu/branch_predictor_u1/cache/data_reg_0_127_1_1/DP.LOW/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_1
  To Clock:  clkfbout_design_1_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y1   clk_wiz/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y0  clk_wiz/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y0  clk_wiz/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X0Y0  clk_wiz/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y0  clk_wiz/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       10.626ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.824ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.626ns  (required time - arrival time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            cpu/pc_reg_u1/pc_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@17.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.853ns  (logic 0.538ns (9.192%)  route 5.315ns (90.808%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 15.551 - 17.000 ) 
    Source Clock Delay      (SCD):    -1.875ns
    Clock Pessimism Removal (CPR):    -0.525ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.504    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.245    -4.742 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.319    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.238 r  clk_wiz/clkout1_buf/O
                         net (fo=815, routed)         1.363    -1.875    bp/clk_out1
    SLICE_X30Y13         FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y13         FDRE (Prop_fdre_C_Q)         0.433    -1.442 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=5, routed)           1.306    -0.137    cpu/branch_predictor_u1/cache/rst
    SLICE_X46Y16         LUT1 (Prop_lut1_I0_O)        0.105    -0.032 f  cpu/branch_predictor_u1/cache/serial_out_i_3/O
                         net (fo=257, routed)         4.010     3.978    cpu/pc_reg_u1/p_0_in_0
    SLICE_X40Y48         FDCE                                         f  cpu/pc_reg_u1/pc_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     17.000    17.000 r  
    W19                                               0.000    17.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    17.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.357    18.357 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    19.376    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.515    12.861 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354    14.215    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    14.292 r  clk_wiz/clkout1_buf/O
                         net (fo=815, routed)         1.259    15.551    cpu/pc_reg_u1/clk
    SLICE_X40Y48         FDCE                                         r  cpu/pc_reg_u1/pc_reg[13]/C
                         clock pessimism             -0.525    15.027    
                         clock uncertainty           -0.092    14.935    
    SLICE_X40Y48         FDCE (Recov_fdce_C_CLR)     -0.331    14.604    cpu/pc_reg_u1/pc_reg[13]
  -------------------------------------------------------------------
                         required time                         14.604    
                         arrival time                          -3.978    
  -------------------------------------------------------------------
                         slack                                 10.626    

Slack (MET) :             10.630ns  (required time - arrival time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            cpu/pc_reg_u1/pc_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@17.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.849ns  (logic 0.538ns (9.198%)  route 5.311ns (90.802%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 15.551 - 17.000 ) 
    Source Clock Delay      (SCD):    -1.875ns
    Clock Pessimism Removal (CPR):    -0.525ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.504    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.245    -4.742 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.319    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.238 r  clk_wiz/clkout1_buf/O
                         net (fo=815, routed)         1.363    -1.875    bp/clk_out1
    SLICE_X30Y13         FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y13         FDRE (Prop_fdre_C_Q)         0.433    -1.442 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=5, routed)           1.306    -0.137    cpu/branch_predictor_u1/cache/rst
    SLICE_X46Y16         LUT1 (Prop_lut1_I0_O)        0.105    -0.032 f  cpu/branch_predictor_u1/cache/serial_out_i_3/O
                         net (fo=257, routed)         4.006     3.974    cpu/pc_reg_u1/p_0_in_0
    SLICE_X41Y48         FDCE                                         f  cpu/pc_reg_u1/pc_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     17.000    17.000 r  
    W19                                               0.000    17.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    17.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.357    18.357 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    19.376    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.515    12.861 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354    14.215    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    14.292 r  clk_wiz/clkout1_buf/O
                         net (fo=815, routed)         1.259    15.551    cpu/pc_reg_u1/clk
    SLICE_X41Y48         FDCE                                         r  cpu/pc_reg_u1/pc_reg[12]/C
                         clock pessimism             -0.525    15.027    
                         clock uncertainty           -0.092    14.935    
    SLICE_X41Y48         FDCE (Recov_fdce_C_CLR)     -0.331    14.604    cpu/pc_reg_u1/pc_reg[12]
  -------------------------------------------------------------------
                         required time                         14.604    
                         arrival time                          -3.974    
  -------------------------------------------------------------------
                         slack                                 10.630    

Slack (MET) :             10.737ns  (required time - arrival time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            cpu/pc_reg_u1/pc_reg[18]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@17.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.742ns  (logic 0.538ns (9.370%)  route 5.204ns (90.630%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 15.551 - 17.000 ) 
    Source Clock Delay      (SCD):    -1.875ns
    Clock Pessimism Removal (CPR):    -0.525ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.504    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.245    -4.742 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.319    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.238 r  clk_wiz/clkout1_buf/O
                         net (fo=815, routed)         1.363    -1.875    bp/clk_out1
    SLICE_X30Y13         FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y13         FDRE (Prop_fdre_C_Q)         0.433    -1.442 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=5, routed)           1.306    -0.137    cpu/branch_predictor_u1/cache/rst
    SLICE_X46Y16         LUT1 (Prop_lut1_I0_O)        0.105    -0.032 f  cpu/branch_predictor_u1/cache/serial_out_i_3/O
                         net (fo=257, routed)         3.898     3.866    cpu/pc_reg_u1/p_0_in_0
    SLICE_X41Y49         FDCE                                         f  cpu/pc_reg_u1/pc_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     17.000    17.000 r  
    W19                                               0.000    17.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    17.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.357    18.357 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    19.376    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.515    12.861 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354    14.215    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    14.292 r  clk_wiz/clkout1_buf/O
                         net (fo=815, routed)         1.259    15.551    cpu/pc_reg_u1/clk
    SLICE_X41Y49         FDCE                                         r  cpu/pc_reg_u1/pc_reg[18]/C
                         clock pessimism             -0.525    15.027    
                         clock uncertainty           -0.092    14.935    
    SLICE_X41Y49         FDCE (Recov_fdce_C_CLR)     -0.331    14.604    cpu/pc_reg_u1/pc_reg[18]
  -------------------------------------------------------------------
                         required time                         14.604    
                         arrival time                          -3.866    
  -------------------------------------------------------------------
                         slack                                 10.737    

Slack (MET) :             10.737ns  (required time - arrival time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            cpu/pc_reg_u1/pc_reg[19]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@17.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.742ns  (logic 0.538ns (9.370%)  route 5.204ns (90.630%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 15.551 - 17.000 ) 
    Source Clock Delay      (SCD):    -1.875ns
    Clock Pessimism Removal (CPR):    -0.525ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.504    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.245    -4.742 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.319    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.238 r  clk_wiz/clkout1_buf/O
                         net (fo=815, routed)         1.363    -1.875    bp/clk_out1
    SLICE_X30Y13         FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y13         FDRE (Prop_fdre_C_Q)         0.433    -1.442 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=5, routed)           1.306    -0.137    cpu/branch_predictor_u1/cache/rst
    SLICE_X46Y16         LUT1 (Prop_lut1_I0_O)        0.105    -0.032 f  cpu/branch_predictor_u1/cache/serial_out_i_3/O
                         net (fo=257, routed)         3.898     3.866    cpu/pc_reg_u1/p_0_in_0
    SLICE_X41Y49         FDCE                                         f  cpu/pc_reg_u1/pc_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     17.000    17.000 r  
    W19                                               0.000    17.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    17.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.357    18.357 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    19.376    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.515    12.861 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354    14.215    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    14.292 r  clk_wiz/clkout1_buf/O
                         net (fo=815, routed)         1.259    15.551    cpu/pc_reg_u1/clk
    SLICE_X41Y49         FDCE                                         r  cpu/pc_reg_u1/pc_reg[19]/C
                         clock pessimism             -0.525    15.027    
                         clock uncertainty           -0.092    14.935    
    SLICE_X41Y49         FDCE (Recov_fdce_C_CLR)     -0.331    14.604    cpu/pc_reg_u1/pc_reg[19]
  -------------------------------------------------------------------
                         required time                         14.604    
                         arrival time                          -3.866    
  -------------------------------------------------------------------
                         slack                                 10.737    

Slack (MET) :             10.749ns  (required time - arrival time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            cpu/pc_reg_u1/pc_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@17.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.730ns  (logic 0.538ns (9.389%)  route 5.192ns (90.611%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 15.551 - 17.000 ) 
    Source Clock Delay      (SCD):    -1.875ns
    Clock Pessimism Removal (CPR):    -0.525ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.504    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.245    -4.742 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.319    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.238 r  clk_wiz/clkout1_buf/O
                         net (fo=815, routed)         1.363    -1.875    bp/clk_out1
    SLICE_X30Y13         FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y13         FDRE (Prop_fdre_C_Q)         0.433    -1.442 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=5, routed)           1.306    -0.137    cpu/branch_predictor_u1/cache/rst
    SLICE_X46Y16         LUT1 (Prop_lut1_I0_O)        0.105    -0.032 f  cpu/branch_predictor_u1/cache/serial_out_i_3/O
                         net (fo=257, routed)         3.886     3.854    cpu/pc_reg_u1/p_0_in_0
    SLICE_X40Y46         FDCE                                         f  cpu/pc_reg_u1/pc_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     17.000    17.000 r  
    W19                                               0.000    17.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    17.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.357    18.357 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    19.376    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.515    12.861 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354    14.215    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    14.292 r  clk_wiz/clkout1_buf/O
                         net (fo=815, routed)         1.259    15.551    cpu/pc_reg_u1/clk
    SLICE_X40Y46         FDCE                                         r  cpu/pc_reg_u1/pc_reg[10]/C
                         clock pessimism             -0.525    15.027    
                         clock uncertainty           -0.092    14.935    
    SLICE_X40Y46         FDCE (Recov_fdce_C_CLR)     -0.331    14.604    cpu/pc_reg_u1/pc_reg[10]
  -------------------------------------------------------------------
                         required time                         14.604    
                         arrival time                          -3.854    
  -------------------------------------------------------------------
                         slack                                 10.749    

Slack (MET) :             10.753ns  (required time - arrival time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            cpu/pc_reg_u1/pc_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@17.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.726ns  (logic 0.538ns (9.396%)  route 5.188ns (90.604%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 15.551 - 17.000 ) 
    Source Clock Delay      (SCD):    -1.875ns
    Clock Pessimism Removal (CPR):    -0.525ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.504    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.245    -4.742 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.319    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.238 r  clk_wiz/clkout1_buf/O
                         net (fo=815, routed)         1.363    -1.875    bp/clk_out1
    SLICE_X30Y13         FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y13         FDRE (Prop_fdre_C_Q)         0.433    -1.442 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=5, routed)           1.306    -0.137    cpu/branch_predictor_u1/cache/rst
    SLICE_X46Y16         LUT1 (Prop_lut1_I0_O)        0.105    -0.032 f  cpu/branch_predictor_u1/cache/serial_out_i_3/O
                         net (fo=257, routed)         3.882     3.851    cpu/pc_reg_u1/p_0_in_0
    SLICE_X41Y46         FDCE                                         f  cpu/pc_reg_u1/pc_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     17.000    17.000 r  
    W19                                               0.000    17.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    17.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.357    18.357 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    19.376    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.515    12.861 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354    14.215    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    14.292 r  clk_wiz/clkout1_buf/O
                         net (fo=815, routed)         1.259    15.551    cpu/pc_reg_u1/clk
    SLICE_X41Y46         FDCE                                         r  cpu/pc_reg_u1/pc_reg[14]/C
                         clock pessimism             -0.525    15.027    
                         clock uncertainty           -0.092    14.935    
    SLICE_X41Y46         FDCE (Recov_fdce_C_CLR)     -0.331    14.604    cpu/pc_reg_u1/pc_reg[14]
  -------------------------------------------------------------------
                         required time                         14.604    
                         arrival time                          -3.851    
  -------------------------------------------------------------------
                         slack                                 10.753    

Slack (MET) :             10.753ns  (required time - arrival time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            cpu/pc_reg_u1/pc_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@17.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.726ns  (logic 0.538ns (9.396%)  route 5.188ns (90.604%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 15.551 - 17.000 ) 
    Source Clock Delay      (SCD):    -1.875ns
    Clock Pessimism Removal (CPR):    -0.525ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.504    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.245    -4.742 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.319    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.238 r  clk_wiz/clkout1_buf/O
                         net (fo=815, routed)         1.363    -1.875    bp/clk_out1
    SLICE_X30Y13         FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y13         FDRE (Prop_fdre_C_Q)         0.433    -1.442 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=5, routed)           1.306    -0.137    cpu/branch_predictor_u1/cache/rst
    SLICE_X46Y16         LUT1 (Prop_lut1_I0_O)        0.105    -0.032 f  cpu/branch_predictor_u1/cache/serial_out_i_3/O
                         net (fo=257, routed)         3.882     3.851    cpu/pc_reg_u1/p_0_in_0
    SLICE_X41Y46         FDCE                                         f  cpu/pc_reg_u1/pc_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     17.000    17.000 r  
    W19                                               0.000    17.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    17.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.357    18.357 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    19.376    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.515    12.861 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354    14.215    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    14.292 r  clk_wiz/clkout1_buf/O
                         net (fo=815, routed)         1.259    15.551    cpu/pc_reg_u1/clk
    SLICE_X41Y46         FDCE                                         r  cpu/pc_reg_u1/pc_reg[5]/C
                         clock pessimism             -0.525    15.027    
                         clock uncertainty           -0.092    14.935    
    SLICE_X41Y46         FDCE (Recov_fdce_C_CLR)     -0.331    14.604    cpu/pc_reg_u1/pc_reg[5]
  -------------------------------------------------------------------
                         required time                         14.604    
                         arrival time                          -3.851    
  -------------------------------------------------------------------
                         slack                                 10.753    

Slack (MET) :             10.814ns  (required time - arrival time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            cpu/CSR_u1/csr_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@17.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.665ns  (logic 0.538ns (9.496%)  route 5.127ns (90.504%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 15.551 - 17.000 ) 
    Source Clock Delay      (SCD):    -1.875ns
    Clock Pessimism Removal (CPR):    -0.525ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.504    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.245    -4.742 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.319    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.238 r  clk_wiz/clkout1_buf/O
                         net (fo=815, routed)         1.363    -1.875    bp/clk_out1
    SLICE_X30Y13         FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y13         FDRE (Prop_fdre_C_Q)         0.433    -1.442 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=5, routed)           1.306    -0.137    cpu/branch_predictor_u1/cache/rst
    SLICE_X46Y16         LUT1 (Prop_lut1_I0_O)        0.105    -0.032 f  cpu/branch_predictor_u1/cache/serial_out_i_3/O
                         net (fo=257, routed)         3.822     3.790    cpu/CSR_u1/p_0_in
    SLICE_X41Y43         FDCE                                         f  cpu/CSR_u1/csr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     17.000    17.000 r  
    W19                                               0.000    17.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    17.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.357    18.357 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    19.376    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.515    12.861 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354    14.215    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    14.292 r  clk_wiz/clkout1_buf/O
                         net (fo=815, routed)         1.259    15.551    cpu/CSR_u1/clk
    SLICE_X41Y43         FDCE                                         r  cpu/CSR_u1/csr_reg[0]/C
                         clock pessimism             -0.525    15.027    
                         clock uncertainty           -0.092    14.935    
    SLICE_X41Y43         FDCE (Recov_fdce_C_CLR)     -0.331    14.604    cpu/CSR_u1/csr_reg[0]
  -------------------------------------------------------------------
                         required time                         14.604    
                         arrival time                          -3.790    
  -------------------------------------------------------------------
                         slack                                 10.814    

Slack (MET) :             10.814ns  (required time - arrival time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            cpu/CSR_u1/csr_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@17.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.665ns  (logic 0.538ns (9.496%)  route 5.127ns (90.504%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 15.551 - 17.000 ) 
    Source Clock Delay      (SCD):    -1.875ns
    Clock Pessimism Removal (CPR):    -0.525ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.504    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.245    -4.742 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.319    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.238 r  clk_wiz/clkout1_buf/O
                         net (fo=815, routed)         1.363    -1.875    bp/clk_out1
    SLICE_X30Y13         FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y13         FDRE (Prop_fdre_C_Q)         0.433    -1.442 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=5, routed)           1.306    -0.137    cpu/branch_predictor_u1/cache/rst
    SLICE_X46Y16         LUT1 (Prop_lut1_I0_O)        0.105    -0.032 f  cpu/branch_predictor_u1/cache/serial_out_i_3/O
                         net (fo=257, routed)         3.822     3.790    cpu/CSR_u1/p_0_in
    SLICE_X41Y43         FDCE                                         f  cpu/CSR_u1/csr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     17.000    17.000 r  
    W19                                               0.000    17.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    17.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.357    18.357 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    19.376    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.515    12.861 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354    14.215    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    14.292 r  clk_wiz/clkout1_buf/O
                         net (fo=815, routed)         1.259    15.551    cpu/CSR_u1/clk
    SLICE_X41Y43         FDCE                                         r  cpu/CSR_u1/csr_reg[1]/C
                         clock pessimism             -0.525    15.027    
                         clock uncertainty           -0.092    14.935    
    SLICE_X41Y43         FDCE (Recov_fdce_C_CLR)     -0.331    14.604    cpu/CSR_u1/csr_reg[1]
  -------------------------------------------------------------------
                         required time                         14.604    
                         arrival time                          -3.790    
  -------------------------------------------------------------------
                         slack                                 10.814    

Slack (MET) :             10.814ns  (required time - arrival time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            cpu/CSR_u1/csr_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@17.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.665ns  (logic 0.538ns (9.496%)  route 5.127ns (90.504%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 15.551 - 17.000 ) 
    Source Clock Delay      (SCD):    -1.875ns
    Clock Pessimism Removal (CPR):    -0.525ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.504    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.245    -4.742 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.319    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.238 r  clk_wiz/clkout1_buf/O
                         net (fo=815, routed)         1.363    -1.875    bp/clk_out1
    SLICE_X30Y13         FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y13         FDRE (Prop_fdre_C_Q)         0.433    -1.442 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=5, routed)           1.306    -0.137    cpu/branch_predictor_u1/cache/rst
    SLICE_X46Y16         LUT1 (Prop_lut1_I0_O)        0.105    -0.032 f  cpu/branch_predictor_u1/cache/serial_out_i_3/O
                         net (fo=257, routed)         3.822     3.790    cpu/CSR_u1/p_0_in
    SLICE_X41Y43         FDCE                                         f  cpu/CSR_u1/csr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     17.000    17.000 r  
    W19                                               0.000    17.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    17.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.357    18.357 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    19.376    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.515    12.861 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354    14.215    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    14.292 r  clk_wiz/clkout1_buf/O
                         net (fo=815, routed)         1.259    15.551    cpu/CSR_u1/clk
    SLICE_X41Y43         FDCE                                         r  cpu/CSR_u1/csr_reg[2]/C
                         clock pessimism             -0.525    15.027    
                         clock uncertainty           -0.092    14.935    
    SLICE_X41Y43         FDCE (Recov_fdce_C_CLR)     -0.331    14.604    cpu/CSR_u1/csr_reg[2]
  -------------------------------------------------------------------
                         required time                         14.604    
                         arrival time                          -3.790    
  -------------------------------------------------------------------
                         slack                                 10.814    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.824ns  (arrival time - required time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            cpu/uart_tx/sym_counter_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.993ns  (logic 0.209ns (21.056%)  route 0.784ns (78.944%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.625 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.121    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz/clkout1_buf/O
                         net (fo=815, routed)         0.559    -0.537    bp/clk_out1
    SLICE_X30Y13         FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.373 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=5, routed)           0.560     0.187    cpu/branch_predictor_u1/cache/rst
    SLICE_X46Y16         LUT1 (Prop_lut1_I0_O)        0.045     0.232 f  cpu/branch_predictor_u1/cache/serial_out_i_3/O
                         net (fo=257, routed)         0.224     0.456    cpu/uart_tx/p_0_in
    SLICE_X45Y18         FDCE                                         f  cpu/uart_tx/sym_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.712 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.162    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.133 r  clk_wiz/clkout1_buf/O
                         net (fo=815, routed)         0.825    -0.309    cpu/uart_tx/clk
    SLICE_X45Y18         FDCE                                         r  cpu/uart_tx/sym_counter_reg[3]/C
                         clock pessimism              0.033    -0.276    
    SLICE_X45Y18         FDCE (Remov_fdce_C_CLR)     -0.092    -0.368    cpu/uart_tx/sym_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                           0.456    
  -------------------------------------------------------------------
                         slack                                  0.824    

Slack (MET) :             0.824ns  (arrival time - required time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            cpu/uart_tx/sym_counter_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.993ns  (logic 0.209ns (21.056%)  route 0.784ns (78.944%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.625 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.121    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz/clkout1_buf/O
                         net (fo=815, routed)         0.559    -0.537    bp/clk_out1
    SLICE_X30Y13         FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.373 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=5, routed)           0.560     0.187    cpu/branch_predictor_u1/cache/rst
    SLICE_X46Y16         LUT1 (Prop_lut1_I0_O)        0.045     0.232 f  cpu/branch_predictor_u1/cache/serial_out_i_3/O
                         net (fo=257, routed)         0.224     0.456    cpu/uart_tx/p_0_in
    SLICE_X45Y18         FDCE                                         f  cpu/uart_tx/sym_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.712 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.162    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.133 r  clk_wiz/clkout1_buf/O
                         net (fo=815, routed)         0.825    -0.309    cpu/uart_tx/clk
    SLICE_X45Y18         FDCE                                         r  cpu/uart_tx/sym_counter_reg[4]/C
                         clock pessimism              0.033    -0.276    
    SLICE_X45Y18         FDCE (Remov_fdce_C_CLR)     -0.092    -0.368    cpu/uart_tx/sym_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                           0.456    
  -------------------------------------------------------------------
                         slack                                  0.824    

Slack (MET) :             0.827ns  (arrival time - required time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            cpu/uart_tx/sym_counter_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.996ns  (logic 0.209ns (20.978%)  route 0.787ns (79.022%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.625 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.121    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz/clkout1_buf/O
                         net (fo=815, routed)         0.559    -0.537    bp/clk_out1
    SLICE_X30Y13         FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.373 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=5, routed)           0.560     0.187    cpu/branch_predictor_u1/cache/rst
    SLICE_X46Y16         LUT1 (Prop_lut1_I0_O)        0.045     0.232 f  cpu/branch_predictor_u1/cache/serial_out_i_3/O
                         net (fo=257, routed)         0.228     0.460    cpu/uart_tx/p_0_in
    SLICE_X44Y18         FDCE                                         f  cpu/uart_tx/sym_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.712 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.162    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.133 r  clk_wiz/clkout1_buf/O
                         net (fo=815, routed)         0.825    -0.309    cpu/uart_tx/clk
    SLICE_X44Y18         FDCE                                         r  cpu/uart_tx/sym_counter_reg[1]/C
                         clock pessimism              0.033    -0.276    
    SLICE_X44Y18         FDCE (Remov_fdce_C_CLR)     -0.092    -0.368    cpu/uart_tx/sym_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                           0.460    
  -------------------------------------------------------------------
                         slack                                  0.827    

Slack (MET) :             0.827ns  (arrival time - required time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            cpu/uart_tx/sym_counter_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.996ns  (logic 0.209ns (20.978%)  route 0.787ns (79.022%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.625 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.121    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz/clkout1_buf/O
                         net (fo=815, routed)         0.559    -0.537    bp/clk_out1
    SLICE_X30Y13         FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.373 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=5, routed)           0.560     0.187    cpu/branch_predictor_u1/cache/rst
    SLICE_X46Y16         LUT1 (Prop_lut1_I0_O)        0.045     0.232 f  cpu/branch_predictor_u1/cache/serial_out_i_3/O
                         net (fo=257, routed)         0.228     0.460    cpu/uart_tx/p_0_in
    SLICE_X44Y18         FDCE                                         f  cpu/uart_tx/sym_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.712 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.162    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.133 r  clk_wiz/clkout1_buf/O
                         net (fo=815, routed)         0.825    -0.309    cpu/uart_tx/clk
    SLICE_X44Y18         FDCE                                         r  cpu/uart_tx/sym_counter_reg[2]/C
                         clock pessimism              0.033    -0.276    
    SLICE_X44Y18         FDCE (Remov_fdce_C_CLR)     -0.092    -0.368    cpu/uart_tx/sym_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                           0.460    
  -------------------------------------------------------------------
                         slack                                  0.827    

Slack (MET) :             0.878ns  (arrival time - required time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            cpu/uart_tx/sent_bits_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.071ns  (logic 0.209ns (19.514%)  route 0.862ns (80.486%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.625 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.121    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz/clkout1_buf/O
                         net (fo=815, routed)         0.559    -0.537    bp/clk_out1
    SLICE_X30Y13         FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.373 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=5, routed)           0.560     0.187    cpu/branch_predictor_u1/cache/rst
    SLICE_X46Y16         LUT1 (Prop_lut1_I0_O)        0.045     0.232 f  cpu/branch_predictor_u1/cache/serial_out_i_3/O
                         net (fo=257, routed)         0.302     0.534    cpu/uart_tx/p_0_in
    SLICE_X42Y18         FDCE                                         f  cpu/uart_tx/sent_bits_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.712 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.162    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.133 r  clk_wiz/clkout1_buf/O
                         net (fo=815, routed)         0.824    -0.310    cpu/uart_tx/clk
    SLICE_X42Y18         FDCE                                         r  cpu/uart_tx/sent_bits_reg[0]/C
                         clock pessimism              0.033    -0.277    
    SLICE_X42Y18         FDCE (Remov_fdce_C_CLR)     -0.067    -0.344    cpu/uart_tx/sent_bits_reg[0]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                           0.534    
  -------------------------------------------------------------------
                         slack                                  0.878    

Slack (MET) :             0.878ns  (arrival time - required time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            cpu/uart_tx/sent_bits_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.071ns  (logic 0.209ns (19.514%)  route 0.862ns (80.486%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.625 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.121    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz/clkout1_buf/O
                         net (fo=815, routed)         0.559    -0.537    bp/clk_out1
    SLICE_X30Y13         FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.373 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=5, routed)           0.560     0.187    cpu/branch_predictor_u1/cache/rst
    SLICE_X46Y16         LUT1 (Prop_lut1_I0_O)        0.045     0.232 f  cpu/branch_predictor_u1/cache/serial_out_i_3/O
                         net (fo=257, routed)         0.302     0.534    cpu/uart_tx/p_0_in
    SLICE_X42Y18         FDCE                                         f  cpu/uart_tx/sent_bits_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.712 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.162    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.133 r  clk_wiz/clkout1_buf/O
                         net (fo=815, routed)         0.824    -0.310    cpu/uart_tx/clk
    SLICE_X42Y18         FDCE                                         r  cpu/uart_tx/sent_bits_reg[1]/C
                         clock pessimism              0.033    -0.277    
    SLICE_X42Y18         FDCE (Remov_fdce_C_CLR)     -0.067    -0.344    cpu/uart_tx/sent_bits_reg[1]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                           0.534    
  -------------------------------------------------------------------
                         slack                                  0.878    

Slack (MET) :             0.878ns  (arrival time - required time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            cpu/uart_tx/sent_bits_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.071ns  (logic 0.209ns (19.514%)  route 0.862ns (80.486%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.625 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.121    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz/clkout1_buf/O
                         net (fo=815, routed)         0.559    -0.537    bp/clk_out1
    SLICE_X30Y13         FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.373 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=5, routed)           0.560     0.187    cpu/branch_predictor_u1/cache/rst
    SLICE_X46Y16         LUT1 (Prop_lut1_I0_O)        0.045     0.232 f  cpu/branch_predictor_u1/cache/serial_out_i_3/O
                         net (fo=257, routed)         0.302     0.534    cpu/uart_tx/p_0_in
    SLICE_X42Y18         FDCE                                         f  cpu/uart_tx/sent_bits_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.712 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.162    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.133 r  clk_wiz/clkout1_buf/O
                         net (fo=815, routed)         0.824    -0.310    cpu/uart_tx/clk
    SLICE_X42Y18         FDCE                                         r  cpu/uart_tx/sent_bits_reg[2]/C
                         clock pessimism              0.033    -0.277    
    SLICE_X42Y18         FDCE (Remov_fdce_C_CLR)     -0.067    -0.344    cpu/uart_tx/sent_bits_reg[2]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                           0.534    
  -------------------------------------------------------------------
                         slack                                  0.878    

Slack (MET) :             0.878ns  (arrival time - required time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            cpu/uart_tx/sent_bits_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.071ns  (logic 0.209ns (19.514%)  route 0.862ns (80.486%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.625 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.121    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz/clkout1_buf/O
                         net (fo=815, routed)         0.559    -0.537    bp/clk_out1
    SLICE_X30Y13         FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.373 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=5, routed)           0.560     0.187    cpu/branch_predictor_u1/cache/rst
    SLICE_X46Y16         LUT1 (Prop_lut1_I0_O)        0.045     0.232 f  cpu/branch_predictor_u1/cache/serial_out_i_3/O
                         net (fo=257, routed)         0.302     0.534    cpu/uart_tx/p_0_in
    SLICE_X42Y18         FDCE                                         f  cpu/uart_tx/sent_bits_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.712 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.162    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.133 r  clk_wiz/clkout1_buf/O
                         net (fo=815, routed)         0.824    -0.310    cpu/uart_tx/clk
    SLICE_X42Y18         FDCE                                         r  cpu/uart_tx/sent_bits_reg[3]/C
                         clock pessimism              0.033    -0.277    
    SLICE_X42Y18         FDCE (Remov_fdce_C_CLR)     -0.067    -0.344    cpu/uart_tx/sent_bits_reg[3]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                           0.534    
  -------------------------------------------------------------------
                         slack                                  0.878    

Slack (MET) :             0.906ns  (arrival time - required time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            cpu/uart_tx/serial_out_reg/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.071ns  (logic 0.209ns (19.514%)  route 0.862ns (80.486%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.625 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.121    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz/clkout1_buf/O
                         net (fo=815, routed)         0.559    -0.537    bp/clk_out1
    SLICE_X30Y13         FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.373 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=5, routed)           0.560     0.187    cpu/branch_predictor_u1/cache/rst
    SLICE_X46Y16         LUT1 (Prop_lut1_I0_O)        0.045     0.232 f  cpu/branch_predictor_u1/cache/serial_out_i_3/O
                         net (fo=257, routed)         0.302     0.534    cpu/uart_tx/p_0_in
    SLICE_X43Y18         FDPE                                         f  cpu/uart_tx/serial_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.712 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.162    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.133 r  clk_wiz/clkout1_buf/O
                         net (fo=815, routed)         0.824    -0.310    cpu/uart_tx/clk
    SLICE_X43Y18         FDPE                                         r  cpu/uart_tx/serial_out_reg/C
                         clock pessimism              0.033    -0.277    
    SLICE_X43Y18         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.372    cpu/uart_tx/serial_out_reg
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                           0.534    
  -------------------------------------------------------------------
                         slack                                  0.906    

Slack (MET) :             0.926ns  (arrival time - required time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            cpu/uart_tx/sym_counter_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.094ns  (logic 0.209ns (19.098%)  route 0.885ns (80.902%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.625 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.121    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz/clkout1_buf/O
                         net (fo=815, routed)         0.559    -0.537    bp/clk_out1
    SLICE_X30Y13         FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.373 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=5, routed)           0.560     0.187    cpu/branch_predictor_u1/cache/rst
    SLICE_X46Y16         LUT1 (Prop_lut1_I0_O)        0.045     0.232 f  cpu/branch_predictor_u1/cache/serial_out_i_3/O
                         net (fo=257, routed)         0.326     0.558    cpu/uart_tx/p_0_in
    SLICE_X45Y19         FDCE                                         f  cpu/uart_tx/sym_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.712 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.162    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.133 r  clk_wiz/clkout1_buf/O
                         net (fo=815, routed)         0.824    -0.310    cpu/uart_tx/clk
    SLICE_X45Y19         FDCE                                         r  cpu/uart_tx/sym_counter_reg[0]/C
                         clock pessimism              0.033    -0.277    
    SLICE_X45Y19         FDCE (Remov_fdce_C_CLR)     -0.092    -0.369    cpu/uart_tx/sym_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                           0.558    
  -------------------------------------------------------------------
                         slack                                  0.926    





