<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-shmobile › clock-sh73a0.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>clock-sh73a0.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * sh73a0 clock framework support</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2010 Magnus Damm</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License as published by</span>
<span class="cm"> * the Free Software Foundation; either version 2 of the License</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this program; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/sh_clk.h&gt;</span>
<span class="cp">#include &lt;linux/clkdev.h&gt;</span>
<span class="cp">#include &lt;mach/common.h&gt;</span>

<span class="cp">#define FRQCRA		0xe6150000</span>
<span class="cp">#define FRQCRB		0xe6150004</span>
<span class="cp">#define FRQCRD		0xe61500e4</span>
<span class="cp">#define VCLKCR1		0xe6150008</span>
<span class="cp">#define VCLKCR2		0xe615000C</span>
<span class="cp">#define VCLKCR3		0xe615001C</span>
<span class="cp">#define ZBCKCR		0xe6150010</span>
<span class="cp">#define FLCKCR		0xe6150014</span>
<span class="cp">#define SD0CKCR		0xe6150074</span>
<span class="cp">#define SD1CKCR		0xe6150078</span>
<span class="cp">#define SD2CKCR		0xe615007C</span>
<span class="cp">#define FSIACKCR	0xe6150018</span>
<span class="cp">#define FSIBCKCR	0xe6150090</span>
<span class="cp">#define SUBCKCR		0xe6150080</span>
<span class="cp">#define SPUACKCR	0xe6150084</span>
<span class="cp">#define SPUVCKCR	0xe6150094</span>
<span class="cp">#define MSUCKCR		0xe6150088</span>
<span class="cp">#define HSICKCR		0xe615008C</span>
<span class="cp">#define MFCK1CR		0xe6150098</span>
<span class="cp">#define MFCK2CR		0xe615009C</span>
<span class="cp">#define DSITCKCR	0xe6150060</span>
<span class="cp">#define DSI0PCKCR	0xe6150064</span>
<span class="cp">#define DSI1PCKCR	0xe6150068</span>
<span class="cp">#define DSI0PHYCR	0xe615006C</span>
<span class="cp">#define DSI1PHYCR	0xe6150070</span>
<span class="cp">#define PLLECR		0xe61500d0</span>
<span class="cp">#define PLL0CR		0xe61500d8</span>
<span class="cp">#define PLL1CR		0xe6150028</span>
<span class="cp">#define PLL2CR		0xe615002c</span>
<span class="cp">#define PLL3CR		0xe61500dc</span>
<span class="cp">#define SMSTPCR0	0xe6150130</span>
<span class="cp">#define SMSTPCR1	0xe6150134</span>
<span class="cp">#define SMSTPCR2	0xe6150138</span>
<span class="cp">#define SMSTPCR3	0xe615013c</span>
<span class="cp">#define SMSTPCR4	0xe6150140</span>
<span class="cp">#define SMSTPCR5	0xe6150144</span>
<span class="cp">#define CKSCR		0xe61500c0</span>

<span class="cm">/* Fixed 32 KHz root clock from EXTALR pin */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">r_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">rate</span>           <span class="o">=</span> <span class="mi">32768</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * 26MHz default rate for the EXTAL1 root input clock.</span>
<span class="cm"> * If needed, reset this with clk_set_rate() from the platform code.</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">clk</span> <span class="n">sh73a0_extal1_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">rate</span>		<span class="o">=</span> <span class="mi">26000000</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * 48MHz default rate for the EXTAL2 root input clock.</span>
<span class="cm"> * If needed, reset this with clk_set_rate() from the platform code.</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">clk</span> <span class="n">sh73a0_extal2_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">rate</span>		<span class="o">=</span> <span class="mi">48000000</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* A fixed divide-by-2 block */</span>
<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">div2_recalc</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="o">-&gt;</span><span class="n">rate</span> <span class="o">/</span> <span class="mi">2</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sh_clk_ops</span> <span class="n">div2_clk_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="n">div2_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">div7_recalc</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="o">-&gt;</span><span class="n">rate</span> <span class="o">/</span> <span class="mi">7</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sh_clk_ops</span> <span class="n">div7_clk_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="n">div7_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">div13_recalc</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="o">-&gt;</span><span class="n">rate</span> <span class="o">/</span> <span class="mi">13</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sh_clk_ops</span> <span class="n">div13_clk_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="n">div13_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* Divide extal1 by two */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">extal1_div2_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">div2_clk_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">sh73a0_extal1_clk</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* Divide extal2 by two */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">extal2_div2_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">div2_clk_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">sh73a0_extal2_clk</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sh_clk_ops</span> <span class="n">main_clk_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* Main clock */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">main_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">main_clk_ops</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* Divide Main clock by two */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">main_div2_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">div2_clk_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">main_clk</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* PLL0, PLL1, PLL2, PLL3 */</span>
<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">pll_recalc</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">mult</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">__raw_readl</span><span class="p">(</span><span class="n">PLLECR</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">enable_bit</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">mult</span> <span class="o">=</span> <span class="p">(((</span><span class="n">__raw_readl</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">enable_reg</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">24</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x3f</span><span class="p">)</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>
		<span class="cm">/* handle CFG bit for PLL1 and PLL2 */</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">enable_bit</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="mi">1</span>:
		<span class="k">case</span> <span class="mi">2</span>:
			<span class="k">if</span> <span class="p">(</span><span class="n">__raw_readl</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">enable_reg</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">20</span><span class="p">))</span>
				<span class="n">mult</span> <span class="o">*=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="o">-&gt;</span><span class="n">rate</span> <span class="o">*</span> <span class="n">mult</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sh_clk_ops</span> <span class="n">pll_clk_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="n">pll_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">pll0_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">pll_clk_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">CLK_ENABLE_ON_INIT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">main_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)</span><span class="n">PLL0CR</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">pll1_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">pll_clk_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">CLK_ENABLE_ON_INIT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">main_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)</span><span class="n">PLL1CR</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">pll2_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">pll_clk_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">CLK_ENABLE_ON_INIT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">main_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)</span><span class="n">PLL2CR</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">pll3_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">pll_clk_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">CLK_ENABLE_ON_INIT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">main_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)</span><span class="n">PLL3CR</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* Divide PLL */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">pll1_div2_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">div2_clk_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">pll1_clk</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">pll1_div7_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">div7_clk_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">pll1_clk</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">pll1_div13_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">div13_clk_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">pll1_clk</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* External input clock */</span>
<span class="k">struct</span> <span class="n">clk</span> <span class="n">sh73a0_extcki_clk</span> <span class="o">=</span> <span class="p">{</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">clk</span> <span class="n">sh73a0_extalr_clk</span> <span class="o">=</span> <span class="p">{</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">main_clks</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="o">&amp;</span><span class="n">r_clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">sh73a0_extal1_clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">sh73a0_extal2_clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">extal1_div2_clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">extal2_div2_clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">main_clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">main_div2_clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">pll0_clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">pll1_clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">pll2_clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">pll3_clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">pll1_div2_clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">pll1_div7_clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">pll1_div13_clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">sh73a0_extcki_clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">sh73a0_extalr_clk</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">div4_kick</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">value</span><span class="p">;</span>

	<span class="cm">/* set KICK bit in FRQCRB to update hardware setting */</span>
	<span class="n">value</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">FRQCRB</span><span class="p">);</span>
	<span class="n">value</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">31</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">value</span><span class="p">,</span> <span class="n">FRQCRB</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">divisors</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="mi">12</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">18</span><span class="p">,</span>
			  <span class="mi">24</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">36</span><span class="p">,</span> <span class="mi">48</span><span class="p">,</span> <span class="mi">7</span> <span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk_div_mult_table</span> <span class="n">div4_div_mult_table</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">divisors</span> <span class="o">=</span> <span class="n">divisors</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nr_divisors</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">divisors</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk_div4_table</span> <span class="n">div4_table</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">div_mult_table</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">div4_div_mult_table</span><span class="p">,</span>
	<span class="p">.</span><span class="n">kick</span> <span class="o">=</span> <span class="n">div4_kick</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="p">{</span> <span class="n">DIV4_I</span><span class="p">,</span> <span class="n">DIV4_ZG</span><span class="p">,</span> <span class="n">DIV4_M3</span><span class="p">,</span> <span class="n">DIV4_B</span><span class="p">,</span> <span class="n">DIV4_M1</span><span class="p">,</span> <span class="n">DIV4_M2</span><span class="p">,</span>
	<span class="n">DIV4_Z</span><span class="p">,</span> <span class="n">DIV4_ZTR</span><span class="p">,</span> <span class="n">DIV4_ZT</span><span class="p">,</span> <span class="n">DIV4_ZX</span><span class="p">,</span> <span class="n">DIV4_HP</span><span class="p">,</span> <span class="n">DIV4_NR</span> <span class="p">};</span>

<span class="cp">#define DIV4(_reg, _bit, _mask, _flags) \</span>
<span class="cp">	SH_CLK_DIV4(&amp;pll1_clk, _reg, _bit, _mask, _flags)</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_NR</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="n">DIV4_I</span><span class="p">]</span> <span class="o">=</span> <span class="n">DIV4</span><span class="p">(</span><span class="n">FRQCRA</span><span class="p">,</span> <span class="mi">20</span><span class="p">,</span> <span class="mh">0xfff</span><span class="p">,</span> <span class="n">CLK_ENABLE_ON_INIT</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DIV4_ZG</span><span class="p">]</span> <span class="o">=</span> <span class="n">DIV4</span><span class="p">(</span><span class="n">FRQCRA</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mh">0xbff</span><span class="p">,</span> <span class="n">CLK_ENABLE_ON_INIT</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DIV4_M3</span><span class="p">]</span> <span class="o">=</span> <span class="n">DIV4</span><span class="p">(</span><span class="n">FRQCRA</span><span class="p">,</span> <span class="mi">12</span><span class="p">,</span> <span class="mh">0xfff</span><span class="p">,</span> <span class="n">CLK_ENABLE_ON_INIT</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DIV4_B</span><span class="p">]</span> <span class="o">=</span> <span class="n">DIV4</span><span class="p">(</span><span class="n">FRQCRA</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="mh">0xfff</span><span class="p">,</span> <span class="n">CLK_ENABLE_ON_INIT</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DIV4_M1</span><span class="p">]</span> <span class="o">=</span> <span class="n">DIV4</span><span class="p">(</span><span class="n">FRQCRA</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0xfff</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DIV4_M2</span><span class="p">]</span> <span class="o">=</span> <span class="n">DIV4</span><span class="p">(</span><span class="n">FRQCRA</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0xfff</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DIV4_Z</span><span class="p">]</span> <span class="o">=</span> <span class="n">DIV4</span><span class="p">(</span><span class="n">FRQCRB</span><span class="p">,</span> <span class="mi">24</span><span class="p">,</span> <span class="mh">0xbff</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DIV4_ZTR</span><span class="p">]</span> <span class="o">=</span> <span class="n">DIV4</span><span class="p">(</span><span class="n">FRQCRB</span><span class="p">,</span> <span class="mi">20</span><span class="p">,</span> <span class="mh">0xfff</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DIV4_ZT</span><span class="p">]</span> <span class="o">=</span> <span class="n">DIV4</span><span class="p">(</span><span class="n">FRQCRB</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mh">0xfff</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DIV4_ZX</span><span class="p">]</span> <span class="o">=</span> <span class="n">DIV4</span><span class="p">(</span><span class="n">FRQCRB</span><span class="p">,</span> <span class="mi">12</span><span class="p">,</span> <span class="mh">0xfff</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DIV4_HP</span><span class="p">]</span> <span class="o">=</span> <span class="n">DIV4</span><span class="p">(</span><span class="n">FRQCRB</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0xfff</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="p">{</span> <span class="n">DIV6_VCK1</span><span class="p">,</span> <span class="n">DIV6_VCK2</span><span class="p">,</span> <span class="n">DIV6_VCK3</span><span class="p">,</span> <span class="n">DIV6_ZB1</span><span class="p">,</span>
	<span class="n">DIV6_FLCTL</span><span class="p">,</span> <span class="n">DIV6_SDHI0</span><span class="p">,</span> <span class="n">DIV6_SDHI1</span><span class="p">,</span> <span class="n">DIV6_SDHI2</span><span class="p">,</span>
	<span class="n">DIV6_FSIA</span><span class="p">,</span> <span class="n">DIV6_FSIB</span><span class="p">,</span> <span class="n">DIV6_SUB</span><span class="p">,</span>
	<span class="n">DIV6_SPUA</span><span class="p">,</span> <span class="n">DIV6_SPUV</span><span class="p">,</span> <span class="n">DIV6_MSU</span><span class="p">,</span>
	<span class="n">DIV6_HSI</span><span class="p">,</span>  <span class="n">DIV6_MFG1</span><span class="p">,</span> <span class="n">DIV6_MFG2</span><span class="p">,</span>
	<span class="n">DIV6_DSIT</span><span class="p">,</span> <span class="n">DIV6_DSI0P</span><span class="p">,</span> <span class="n">DIV6_DSI1P</span><span class="p">,</span>
	<span class="n">DIV6_NR</span> <span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">vck_parent</span><span class="p">[</span><span class="mi">8</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pll1_div2_clk</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pll2_clk</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">sh73a0_extcki_clk</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">sh73a0_extal2_clk</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">main_div2_clk</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">5</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">sh73a0_extalr_clk</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">6</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">main_clk</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">pll_parent</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pll1_div2_clk</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pll2_clk</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pll1_div13_clk</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">hsi_parent</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pll1_div2_clk</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pll2_clk</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pll1_div7_clk</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">pll_extal2_parent</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pll1_div2_clk</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pll2_clk</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">sh73a0_extal2_clk</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">sh73a0_extal2_clk</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">dsi_parent</span><span class="p">[</span><span class="mi">8</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pll1_div2_clk</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pll2_clk</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">main_clk</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">sh73a0_extal2_clk</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">sh73a0_extcki_clk</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">div6_clks</span><span class="p">[</span><span class="n">DIV6_NR</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="n">DIV6_VCK1</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_DIV6_EXT</span><span class="p">(</span><span class="n">VCLKCR1</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="n">vck_parent</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">vck_parent</span><span class="p">),</span> <span class="mi">12</span><span class="p">,</span> <span class="mi">3</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DIV6_VCK2</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_DIV6_EXT</span><span class="p">(</span><span class="n">VCLKCR2</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="n">vck_parent</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">vck_parent</span><span class="p">),</span> <span class="mi">12</span><span class="p">,</span> <span class="mi">3</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DIV6_VCK3</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_DIV6_EXT</span><span class="p">(</span><span class="n">VCLKCR3</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="n">vck_parent</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">vck_parent</span><span class="p">),</span> <span class="mi">12</span><span class="p">,</span> <span class="mi">3</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DIV6_ZB1</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_DIV6_EXT</span><span class="p">(</span><span class="n">ZBCKCR</span><span class="p">,</span> <span class="n">CLK_ENABLE_ON_INIT</span><span class="p">,</span>
			<span class="n">pll_parent</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pll_parent</span><span class="p">),</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DIV6_FLCTL</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_DIV6_EXT</span><span class="p">(</span><span class="n">FLCKCR</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="n">pll_parent</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pll_parent</span><span class="p">),</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DIV6_SDHI0</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_DIV6_EXT</span><span class="p">(</span><span class="n">SD0CKCR</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="n">pll_parent</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pll_parent</span><span class="p">),</span> <span class="mi">6</span><span class="p">,</span> <span class="mi">2</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DIV6_SDHI1</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_DIV6_EXT</span><span class="p">(</span><span class="n">SD1CKCR</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="n">pll_parent</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pll_parent</span><span class="p">),</span> <span class="mi">6</span><span class="p">,</span> <span class="mi">2</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DIV6_SDHI2</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_DIV6_EXT</span><span class="p">(</span><span class="n">SD2CKCR</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="n">pll_parent</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pll_parent</span><span class="p">),</span> <span class="mi">6</span><span class="p">,</span> <span class="mi">2</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DIV6_FSIA</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_DIV6_EXT</span><span class="p">(</span><span class="n">FSIACKCR</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="n">pll_parent</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pll_parent</span><span class="p">),</span> <span class="mi">6</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DIV6_FSIB</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_DIV6_EXT</span><span class="p">(</span><span class="n">FSIBCKCR</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="n">pll_parent</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pll_parent</span><span class="p">),</span> <span class="mi">6</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DIV6_SUB</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_DIV6_EXT</span><span class="p">(</span><span class="n">SUBCKCR</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="n">pll_extal2_parent</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pll_extal2_parent</span><span class="p">),</span> <span class="mi">6</span><span class="p">,</span> <span class="mi">2</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DIV6_SPUA</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_DIV6_EXT</span><span class="p">(</span><span class="n">SPUACKCR</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="n">pll_extal2_parent</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pll_extal2_parent</span><span class="p">),</span> <span class="mi">6</span><span class="p">,</span> <span class="mi">2</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DIV6_SPUV</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_DIV6_EXT</span><span class="p">(</span><span class="n">SPUVCKCR</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="n">pll_extal2_parent</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pll_extal2_parent</span><span class="p">),</span> <span class="mi">6</span><span class="p">,</span> <span class="mi">2</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DIV6_MSU</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_DIV6_EXT</span><span class="p">(</span><span class="n">MSUCKCR</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="n">pll_parent</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pll_parent</span><span class="p">),</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DIV6_HSI</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_DIV6_EXT</span><span class="p">(</span><span class="n">HSICKCR</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="n">hsi_parent</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">hsi_parent</span><span class="p">),</span> <span class="mi">6</span><span class="p">,</span> <span class="mi">2</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DIV6_MFG1</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_DIV6_EXT</span><span class="p">(</span><span class="n">MFCK1CR</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="n">pll_parent</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pll_parent</span><span class="p">),</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DIV6_MFG2</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_DIV6_EXT</span><span class="p">(</span><span class="n">MFCK2CR</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="n">pll_parent</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pll_parent</span><span class="p">),</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DIV6_DSIT</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_DIV6_EXT</span><span class="p">(</span><span class="n">DSITCKCR</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="n">pll_parent</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pll_parent</span><span class="p">),</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DIV6_DSI0P</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_DIV6_EXT</span><span class="p">(</span><span class="n">DSI0PCKCR</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="n">dsi_parent</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">dsi_parent</span><span class="p">),</span> <span class="mi">12</span><span class="p">,</span> <span class="mi">3</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DIV6_DSI1P</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_DIV6_EXT</span><span class="p">(</span><span class="n">DSI1PCKCR</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="n">dsi_parent</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">dsi_parent</span><span class="p">),</span> <span class="mi">12</span><span class="p">,</span> <span class="mi">3</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* DSI DIV */</span>
<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">dsiphy_recalc</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">value</span><span class="p">;</span>

	<span class="n">value</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">mapping</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">);</span>

	<span class="cm">/* FIXME */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">value</span> <span class="o">&amp;</span> <span class="mh">0x000B8000</span><span class="p">))</span>
		<span class="k">return</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="o">-&gt;</span><span class="n">rate</span><span class="p">;</span>

	<span class="n">value</span> <span class="o">&amp;=</span> <span class="mh">0x3f</span><span class="p">;</span>
	<span class="n">value</span> <span class="o">+=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">value</span> <span class="o">&lt;</span> <span class="mi">12</span><span class="p">)</span> <span class="o">||</span>
	    <span class="p">(</span><span class="n">value</span> <span class="o">&gt;</span> <span class="mi">33</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;DSIPHY has wrong value (%d)&quot;</span><span class="p">,</span> <span class="n">value</span><span class="p">);</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="o">-&gt;</span><span class="n">rate</span> <span class="o">/</span> <span class="n">value</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">long</span> <span class="nf">dsiphy_round_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">clk_rate_mult_range_round</span><span class="p">(</span><span class="n">clk</span><span class="p">,</span> <span class="mi">12</span><span class="p">,</span> <span class="mi">33</span><span class="p">,</span> <span class="n">rate</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">dsiphy_disable</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">value</span><span class="p">;</span>

	<span class="n">value</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">mapping</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">);</span>
	<span class="n">value</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0x000B8000</span><span class="p">;</span>

	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">value</span> <span class="p">,</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">mapping</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">dsiphy_enable</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">value</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">multi</span><span class="p">;</span>

	<span class="n">value</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">mapping</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">);</span>
	<span class="n">multi</span> <span class="o">=</span> <span class="p">(</span><span class="n">value</span> <span class="o">&amp;</span> <span class="mh">0x3f</span><span class="p">)</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">multi</span> <span class="o">&lt;</span> <span class="mi">12</span><span class="p">)</span> <span class="o">||</span> <span class="p">(</span><span class="n">multi</span> <span class="o">&gt;</span> <span class="mi">33</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EIO</span><span class="p">;</span>

	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">value</span> <span class="o">|</span> <span class="mh">0x000B8000</span><span class="p">,</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">mapping</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">dsiphy_set_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">value</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">idx</span><span class="p">;</span>

	<span class="n">idx</span> <span class="o">=</span> <span class="n">rate</span> <span class="o">/</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="o">-&gt;</span><span class="n">rate</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">idx</span> <span class="o">&lt;</span> <span class="mi">12</span><span class="p">)</span> <span class="o">||</span> <span class="p">(</span><span class="n">idx</span> <span class="o">&gt;</span> <span class="mi">33</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">idx</span> <span class="o">+=</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>

	<span class="n">value</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">mapping</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">);</span>
	<span class="n">value</span> <span class="o">=</span> <span class="p">(</span><span class="n">value</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mh">0x3f</span><span class="p">)</span> <span class="o">+</span> <span class="n">idx</span><span class="p">;</span>

	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">value</span><span class="p">,</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">mapping</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sh_clk_ops</span> <span class="n">dsiphy_clk_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="n">dsiphy_recalc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">round_rate</span>	<span class="o">=</span> <span class="n">dsiphy_round_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_rate</span>	<span class="o">=</span> <span class="n">dsiphy_set_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">dsiphy_enable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">disable</span>	<span class="o">=</span> <span class="n">dsiphy_disable</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk_mapping</span> <span class="n">dsi0phy_clk_mapping</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">phys</span>	<span class="o">=</span> <span class="n">DSI0PHYCR</span><span class="p">,</span>
	<span class="p">.</span><span class="n">len</span>	<span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk_mapping</span> <span class="n">dsi1phy_clk_mapping</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">phys</span>	<span class="o">=</span> <span class="n">DSI1PHYCR</span><span class="p">,</span>
	<span class="p">.</span><span class="n">len</span>	<span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">dsi0phy_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">dsiphy_clk_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">div6_clks</span><span class="p">[</span><span class="n">DIV6_DSI0P</span><span class="p">],</span> <span class="cm">/* late install */</span>
	<span class="p">.</span><span class="n">mapping</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">dsi0phy_clk_mapping</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">dsi1phy_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">dsiphy_clk_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">div6_clks</span><span class="p">[</span><span class="n">DIV6_DSI1P</span><span class="p">],</span> <span class="cm">/* late install */</span>
	<span class="p">.</span><span class="n">mapping</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">dsi1phy_clk_mapping</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">late_main_clks</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="o">&amp;</span><span class="n">dsi0phy_clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">dsi1phy_clk</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="p">{</span> <span class="n">MSTP001</span><span class="p">,</span>
	<span class="n">MSTP129</span><span class="p">,</span> <span class="n">MSTP128</span><span class="p">,</span> <span class="n">MSTP127</span><span class="p">,</span> <span class="n">MSTP126</span><span class="p">,</span> <span class="n">MSTP125</span><span class="p">,</span> <span class="n">MSTP118</span><span class="p">,</span> <span class="n">MSTP116</span><span class="p">,</span> <span class="n">MSTP100</span><span class="p">,</span>
	<span class="n">MSTP219</span><span class="p">,</span> <span class="n">MSTP218</span><span class="p">,</span>
	<span class="n">MSTP207</span><span class="p">,</span> <span class="n">MSTP206</span><span class="p">,</span> <span class="n">MSTP204</span><span class="p">,</span> <span class="n">MSTP203</span><span class="p">,</span> <span class="n">MSTP202</span><span class="p">,</span> <span class="n">MSTP201</span><span class="p">,</span> <span class="n">MSTP200</span><span class="p">,</span>
	<span class="n">MSTP331</span><span class="p">,</span> <span class="n">MSTP329</span><span class="p">,</span> <span class="n">MSTP325</span><span class="p">,</span> <span class="n">MSTP323</span><span class="p">,</span>
	<span class="n">MSTP314</span><span class="p">,</span> <span class="n">MSTP313</span><span class="p">,</span> <span class="n">MSTP312</span><span class="p">,</span> <span class="n">MSTP311</span><span class="p">,</span>
	<span class="n">MSTP303</span><span class="p">,</span> <span class="n">MSTP302</span><span class="p">,</span> <span class="n">MSTP301</span><span class="p">,</span> <span class="n">MSTP300</span><span class="p">,</span>
	<span class="n">MSTP411</span><span class="p">,</span> <span class="n">MSTP410</span><span class="p">,</span> <span class="n">MSTP403</span><span class="p">,</span>
	<span class="n">MSTP_NR</span> <span class="p">};</span>

<span class="cp">#define MSTP(_parent, _reg, _bit, _flags) \</span>
<span class="cp">	SH_CLK_MSTP32(_parent, _reg, _bit, _flags)</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP_NR</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="n">MSTP001</span><span class="p">]</span> <span class="o">=</span> <span class="n">MSTP</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_HP</span><span class="p">],</span> <span class="n">SMSTPCR0</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* IIC2 */</span>
	<span class="p">[</span><span class="n">MSTP129</span><span class="p">]</span> <span class="o">=</span> <span class="n">MSTP</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_B</span><span class="p">],</span> <span class="n">SMSTPCR1</span><span class="p">,</span> <span class="mi">29</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* CEU1 */</span>
	<span class="p">[</span><span class="n">MSTP128</span><span class="p">]</span> <span class="o">=</span> <span class="n">MSTP</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_B</span><span class="p">],</span> <span class="n">SMSTPCR1</span><span class="p">,</span> <span class="mi">28</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* CSI2-RX1 */</span>
	<span class="p">[</span><span class="n">MSTP127</span><span class="p">]</span> <span class="o">=</span> <span class="n">MSTP</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_B</span><span class="p">],</span> <span class="n">SMSTPCR1</span><span class="p">,</span> <span class="mi">27</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* CEU0 */</span>
	<span class="p">[</span><span class="n">MSTP126</span><span class="p">]</span> <span class="o">=</span> <span class="n">MSTP</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_B</span><span class="p">],</span> <span class="n">SMSTPCR1</span><span class="p">,</span> <span class="mi">26</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* CSI2-RX0 */</span>
	<span class="p">[</span><span class="n">MSTP125</span><span class="p">]</span> <span class="o">=</span> <span class="n">MSTP</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div6_clks</span><span class="p">[</span><span class="n">DIV6_SUB</span><span class="p">],</span> <span class="n">SMSTPCR1</span><span class="p">,</span> <span class="mi">25</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* TMU0 */</span>
	<span class="p">[</span><span class="n">MSTP118</span><span class="p">]</span> <span class="o">=</span> <span class="n">MSTP</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_B</span><span class="p">],</span> <span class="n">SMSTPCR1</span><span class="p">,</span> <span class="mi">18</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* DSITX0 */</span>
	<span class="p">[</span><span class="n">MSTP116</span><span class="p">]</span> <span class="o">=</span> <span class="n">MSTP</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_HP</span><span class="p">],</span> <span class="n">SMSTPCR1</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* IIC0 */</span>
	<span class="p">[</span><span class="n">MSTP100</span><span class="p">]</span> <span class="o">=</span> <span class="n">MSTP</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_B</span><span class="p">],</span> <span class="n">SMSTPCR1</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* LCDC0 */</span>
	<span class="p">[</span><span class="n">MSTP219</span><span class="p">]</span> <span class="o">=</span> <span class="n">MSTP</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div6_clks</span><span class="p">[</span><span class="n">DIV6_SUB</span><span class="p">],</span> <span class="n">SMSTPCR2</span><span class="p">,</span> <span class="mi">19</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* SCIFA7 */</span>
	<span class="p">[</span><span class="n">MSTP218</span><span class="p">]</span> <span class="o">=</span> <span class="n">MSTP</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_HP</span><span class="p">],</span> <span class="n">SMSTPCR2</span><span class="p">,</span> <span class="mi">18</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* SY-DMAC */</span>
	<span class="p">[</span><span class="n">MSTP207</span><span class="p">]</span> <span class="o">=</span> <span class="n">MSTP</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div6_clks</span><span class="p">[</span><span class="n">DIV6_SUB</span><span class="p">],</span> <span class="n">SMSTPCR2</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* SCIFA5 */</span>
	<span class="p">[</span><span class="n">MSTP206</span><span class="p">]</span> <span class="o">=</span> <span class="n">MSTP</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div6_clks</span><span class="p">[</span><span class="n">DIV6_SUB</span><span class="p">],</span> <span class="n">SMSTPCR2</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* SCIFB */</span>
	<span class="p">[</span><span class="n">MSTP204</span><span class="p">]</span> <span class="o">=</span> <span class="n">MSTP</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div6_clks</span><span class="p">[</span><span class="n">DIV6_SUB</span><span class="p">],</span> <span class="n">SMSTPCR2</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* SCIFA0 */</span>
	<span class="p">[</span><span class="n">MSTP203</span><span class="p">]</span> <span class="o">=</span> <span class="n">MSTP</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div6_clks</span><span class="p">[</span><span class="n">DIV6_SUB</span><span class="p">],</span> <span class="n">SMSTPCR2</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* SCIFA1 */</span>
	<span class="p">[</span><span class="n">MSTP202</span><span class="p">]</span> <span class="o">=</span> <span class="n">MSTP</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div6_clks</span><span class="p">[</span><span class="n">DIV6_SUB</span><span class="p">],</span> <span class="n">SMSTPCR2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* SCIFA2 */</span>
	<span class="p">[</span><span class="n">MSTP201</span><span class="p">]</span> <span class="o">=</span> <span class="n">MSTP</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div6_clks</span><span class="p">[</span><span class="n">DIV6_SUB</span><span class="p">],</span> <span class="n">SMSTPCR2</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* SCIFA3 */</span>
	<span class="p">[</span><span class="n">MSTP200</span><span class="p">]</span> <span class="o">=</span> <span class="n">MSTP</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div6_clks</span><span class="p">[</span><span class="n">DIV6_SUB</span><span class="p">],</span> <span class="n">SMSTPCR2</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* SCIFA4 */</span>
	<span class="p">[</span><span class="n">MSTP331</span><span class="p">]</span> <span class="o">=</span> <span class="n">MSTP</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div6_clks</span><span class="p">[</span><span class="n">DIV6_SUB</span><span class="p">],</span> <span class="n">SMSTPCR3</span><span class="p">,</span> <span class="mi">31</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* SCIFA6 */</span>
	<span class="p">[</span><span class="n">MSTP329</span><span class="p">]</span> <span class="o">=</span> <span class="n">MSTP</span><span class="p">(</span><span class="o">&amp;</span><span class="n">r_clk</span><span class="p">,</span> <span class="n">SMSTPCR3</span><span class="p">,</span> <span class="mi">29</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* CMT10 */</span>
	<span class="p">[</span><span class="n">MSTP325</span><span class="p">]</span> <span class="o">=</span> <span class="n">MSTP</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div6_clks</span><span class="p">[</span><span class="n">DIV6_SUB</span><span class="p">],</span> <span class="n">SMSTPCR3</span><span class="p">,</span> <span class="mi">25</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* IrDA */</span>
	<span class="p">[</span><span class="n">MSTP323</span><span class="p">]</span> <span class="o">=</span> <span class="n">MSTP</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_HP</span><span class="p">],</span> <span class="n">SMSTPCR3</span><span class="p">,</span> <span class="mi">23</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* IIC1 */</span>
	<span class="p">[</span><span class="n">MSTP314</span><span class="p">]</span> <span class="o">=</span> <span class="n">MSTP</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div6_clks</span><span class="p">[</span><span class="n">DIV6_SDHI0</span><span class="p">],</span> <span class="n">SMSTPCR3</span><span class="p">,</span> <span class="mi">14</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* SDHI0 */</span>
	<span class="p">[</span><span class="n">MSTP313</span><span class="p">]</span> <span class="o">=</span> <span class="n">MSTP</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div6_clks</span><span class="p">[</span><span class="n">DIV6_SDHI1</span><span class="p">],</span> <span class="n">SMSTPCR3</span><span class="p">,</span> <span class="mi">13</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* SDHI1 */</span>
	<span class="p">[</span><span class="n">MSTP312</span><span class="p">]</span> <span class="o">=</span> <span class="n">MSTP</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_HP</span><span class="p">],</span> <span class="n">SMSTPCR3</span><span class="p">,</span> <span class="mi">12</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MMCIF0 */</span>
	<span class="p">[</span><span class="n">MSTP311</span><span class="p">]</span> <span class="o">=</span> <span class="n">MSTP</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div6_clks</span><span class="p">[</span><span class="n">DIV6_SDHI2</span><span class="p">],</span> <span class="n">SMSTPCR3</span><span class="p">,</span> <span class="mi">11</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* SDHI2 */</span>
	<span class="p">[</span><span class="n">MSTP303</span><span class="p">]</span> <span class="o">=</span> <span class="n">MSTP</span><span class="p">(</span><span class="o">&amp;</span><span class="n">main_div2_clk</span><span class="p">,</span> <span class="n">SMSTPCR3</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* TPU1 */</span>
	<span class="p">[</span><span class="n">MSTP302</span><span class="p">]</span> <span class="o">=</span> <span class="n">MSTP</span><span class="p">(</span><span class="o">&amp;</span><span class="n">main_div2_clk</span><span class="p">,</span> <span class="n">SMSTPCR3</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* TPU2 */</span>
	<span class="p">[</span><span class="n">MSTP301</span><span class="p">]</span> <span class="o">=</span> <span class="n">MSTP</span><span class="p">(</span><span class="o">&amp;</span><span class="n">main_div2_clk</span><span class="p">,</span> <span class="n">SMSTPCR3</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* TPU3 */</span>
	<span class="p">[</span><span class="n">MSTP300</span><span class="p">]</span> <span class="o">=</span> <span class="n">MSTP</span><span class="p">(</span><span class="o">&amp;</span><span class="n">main_div2_clk</span><span class="p">,</span> <span class="n">SMSTPCR3</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* TPU4 */</span>
	<span class="p">[</span><span class="n">MSTP411</span><span class="p">]</span> <span class="o">=</span> <span class="n">MSTP</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_HP</span><span class="p">],</span> <span class="n">SMSTPCR4</span><span class="p">,</span> <span class="mi">11</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* IIC3 */</span>
	<span class="p">[</span><span class="n">MSTP410</span><span class="p">]</span> <span class="o">=</span> <span class="n">MSTP</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_HP</span><span class="p">],</span> <span class="n">SMSTPCR4</span><span class="p">,</span> <span class="mi">10</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* IIC4 */</span>
	<span class="p">[</span><span class="n">MSTP403</span><span class="p">]</span> <span class="o">=</span> <span class="n">MSTP</span><span class="p">(</span><span class="o">&amp;</span><span class="n">r_clk</span><span class="p">,</span> <span class="n">SMSTPCR4</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* KEYSC */</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk_lookup</span> <span class="n">lookups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="cm">/* main clocks */</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;r_clk&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">r_clk</span><span class="p">),</span>

	<span class="cm">/* DIV6 clocks */</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;vck1_clk&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">div6_clks</span><span class="p">[</span><span class="n">DIV6_VCK1</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;vck2_clk&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">div6_clks</span><span class="p">[</span><span class="n">DIV6_VCK2</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;vck3_clk&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">div6_clks</span><span class="p">[</span><span class="n">DIV6_VCK3</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;sdhi0_clk&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">div6_clks</span><span class="p">[</span><span class="n">DIV6_SDHI0</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;sdhi1_clk&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">div6_clks</span><span class="p">[</span><span class="n">DIV6_SDHI1</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;sdhi2_clk&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">div6_clks</span><span class="p">[</span><span class="n">DIV6_SDHI2</span><span class="p">]),</span>
	<span class="n">CLKDEV_ICK_ID</span><span class="p">(</span><span class="s">&quot;dsit_clk&quot;</span><span class="p">,</span> <span class="s">&quot;sh-mipi-dsi.0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">div6_clks</span><span class="p">[</span><span class="n">DIV6_DSIT</span><span class="p">]),</span>
	<span class="n">CLKDEV_ICK_ID</span><span class="p">(</span><span class="s">&quot;dsit_clk&quot;</span><span class="p">,</span> <span class="s">&quot;sh-mipi-dsi.1&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">div6_clks</span><span class="p">[</span><span class="n">DIV6_DSIT</span><span class="p">]),</span>
	<span class="n">CLKDEV_ICK_ID</span><span class="p">(</span><span class="s">&quot;dsip_clk&quot;</span><span class="p">,</span> <span class="s">&quot;sh-mipi-dsi.0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">div6_clks</span><span class="p">[</span><span class="n">DIV6_DSI0P</span><span class="p">]),</span>
	<span class="n">CLKDEV_ICK_ID</span><span class="p">(</span><span class="s">&quot;dsip_clk&quot;</span><span class="p">,</span> <span class="s">&quot;sh-mipi-dsi.1&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">div6_clks</span><span class="p">[</span><span class="n">DIV6_DSI1P</span><span class="p">]),</span>
	<span class="n">CLKDEV_ICK_ID</span><span class="p">(</span><span class="s">&quot;dsiphy_clk&quot;</span><span class="p">,</span> <span class="s">&quot;sh-mipi-dsi.0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dsi0phy_clk</span><span class="p">),</span>
	<span class="n">CLKDEV_ICK_ID</span><span class="p">(</span><span class="s">&quot;dsiphy_clk&quot;</span><span class="p">,</span> <span class="s">&quot;sh-mipi-dsi.1&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dsi1phy_clk</span><span class="p">),</span>

	<span class="cm">/* MSTP32 clocks */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;i2c-sh_mobile.2&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP001</span><span class="p">]),</span> <span class="cm">/* I2C2 */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;sh_mobile_ceu.1&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP129</span><span class="p">]),</span> <span class="cm">/* CEU1 */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;sh-mobile-csi2.1&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP128</span><span class="p">]),</span> <span class="cm">/* CSI2-RX1 */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;sh_mobile_ceu.0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP127</span><span class="p">]),</span> <span class="cm">/* CEU0 */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;sh-mobile-csi2.0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP126</span><span class="p">]),</span> <span class="cm">/* CSI2-RX0 */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;sh_tmu.0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP125</span><span class="p">]),</span> <span class="cm">/* TMU00 */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;sh_tmu.1&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP125</span><span class="p">]),</span> <span class="cm">/* TMU01 */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;sh-mipi-dsi.0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP118</span><span class="p">]),</span> <span class="cm">/* DSITX */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;i2c-sh_mobile.0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP116</span><span class="p">]),</span> <span class="cm">/* I2C0 */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;sh_mobile_lcdc_fb.0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP100</span><span class="p">]),</span> <span class="cm">/* LCDC0 */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;sh-sci.7&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP219</span><span class="p">]),</span> <span class="cm">/* SCIFA7 */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;sh-dma-engine.0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP218</span><span class="p">]),</span> <span class="cm">/* SY-DMAC */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;sh-sci.5&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP207</span><span class="p">]),</span> <span class="cm">/* SCIFA5 */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;sh-sci.8&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP206</span><span class="p">]),</span> <span class="cm">/* SCIFB */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;sh-sci.0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP204</span><span class="p">]),</span> <span class="cm">/* SCIFA0 */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;sh-sci.1&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP203</span><span class="p">]),</span> <span class="cm">/* SCIFA1 */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;sh-sci.2&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP202</span><span class="p">]),</span> <span class="cm">/* SCIFA2 */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;sh-sci.3&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP201</span><span class="p">]),</span> <span class="cm">/* SCIFA3 */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;sh-sci.4&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP200</span><span class="p">]),</span> <span class="cm">/* SCIFA4 */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;sh-sci.6&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP331</span><span class="p">]),</span> <span class="cm">/* SCIFA6 */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;sh_cmt.10&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP329</span><span class="p">]),</span> <span class="cm">/* CMT10 */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;sh_irda.0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP325</span><span class="p">]),</span> <span class="cm">/* IrDA */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;i2c-sh_mobile.1&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP323</span><span class="p">]),</span> <span class="cm">/* I2C1 */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;sh_mobile_sdhi.0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP314</span><span class="p">]),</span> <span class="cm">/* SDHI0 */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;sh_mobile_sdhi.1&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP313</span><span class="p">]),</span> <span class="cm">/* SDHI1 */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;sh_mmcif.0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP312</span><span class="p">]),</span> <span class="cm">/* MMCIF0 */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;sh_mobile_sdhi.2&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP311</span><span class="p">]),</span> <span class="cm">/* SDHI2 */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;leds-renesas-tpu.12&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP303</span><span class="p">]),</span> <span class="cm">/* TPU1 */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;leds-renesas-tpu.21&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP302</span><span class="p">]),</span> <span class="cm">/* TPU2 */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;leds-renesas-tpu.30&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP301</span><span class="p">]),</span> <span class="cm">/* TPU3 */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;leds-renesas-tpu.41&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP300</span><span class="p">]),</span> <span class="cm">/* TPU4 */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;i2c-sh_mobile.3&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP411</span><span class="p">]),</span> <span class="cm">/* I2C3 */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;i2c-sh_mobile.4&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP410</span><span class="p">]),</span> <span class="cm">/* I2C4 */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;sh_keysc.0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP403</span><span class="p">]),</span> <span class="cm">/* KEYSC */</span>
<span class="p">};</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">sh73a0_clock_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">k</span><span class="p">,</span> <span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* Set SDHI clocks to a known state */</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="mh">0x108</span><span class="p">,</span> <span class="n">SD0CKCR</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="mh">0x108</span><span class="p">,</span> <span class="n">SD1CKCR</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="mh">0x108</span><span class="p">,</span> <span class="n">SD2CKCR</span><span class="p">);</span>

	<span class="cm">/* detect main clock parent */</span>
	<span class="k">switch</span> <span class="p">((</span><span class="n">__raw_readl</span><span class="p">(</span><span class="n">CKSCR</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">28</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x03</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">0</span>:
		<span class="n">main_clk</span><span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">sh73a0_extal1_clk</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">1</span>:
		<span class="n">main_clk</span><span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">extal1_div2_clk</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">2</span>:
		<span class="n">main_clk</span><span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">sh73a0_extal2_clk</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">3</span>:
		<span class="n">main_clk</span><span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">extal2_div2_clk</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">k</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="o">!</span><span class="n">ret</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">k</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">main_clks</span><span class="p">));</span> <span class="n">k</span><span class="o">++</span><span class="p">)</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">clk_register</span><span class="p">(</span><span class="n">main_clks</span><span class="p">[</span><span class="n">k</span><span class="p">]);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ret</span><span class="p">)</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">sh_clk_div4_register</span><span class="p">(</span><span class="n">div4_clks</span><span class="p">,</span> <span class="n">DIV4_NR</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">div4_table</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ret</span><span class="p">)</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">sh_clk_div6_reparent_register</span><span class="p">(</span><span class="n">div6_clks</span><span class="p">,</span> <span class="n">DIV6_NR</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ret</span><span class="p">)</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">sh_clk_mstp32_register</span><span class="p">(</span><span class="n">mstp_clks</span><span class="p">,</span> <span class="n">MSTP_NR</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">k</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="o">!</span><span class="n">ret</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">k</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">late_main_clks</span><span class="p">));</span> <span class="n">k</span><span class="o">++</span><span class="p">)</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">clk_register</span><span class="p">(</span><span class="n">late_main_clks</span><span class="p">[</span><span class="n">k</span><span class="p">]);</span>

	<span class="n">clkdev_add_table</span><span class="p">(</span><span class="n">lookups</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">lookups</span><span class="p">));</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ret</span><span class="p">)</span>
		<span class="n">shmobile_clk_init</span><span class="p">();</span>
	<span class="k">else</span>
		<span class="n">panic</span><span class="p">(</span><span class="s">&quot;failed to setup sh73a0 clocks</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
