{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1512354711376 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512354711383 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 04 10:31:51 2017 " "Processing started: Mon Dec 04 10:31:51 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512354711383 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512354711383 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off proj -c proj " "Command: quartus_map --read_settings_files=on --write_settings_files=off proj -c proj" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512354711383 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1512354711862 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1512354711863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_pll.v" "" { Text "D:/ece241/proj/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512354722976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512354722976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.v" "" { Text "D:/ece241/proj/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512354722978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512354722978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_address_translator.v" "" { Text "D:/ece241/proj/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512354722979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512354722979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter.v" "" { Text "D:/ece241/proj/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512354722980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512354722980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kuang.v 1 1 " "Found 1 design units, including 1 entities, in source file kuang.v" { { "Info" "ISGN_ENTITY_NAME" "1 kuang " "Found entity 1: kuang" {  } { { "kuang.v" "" { Text "D:/ece241/proj/kuang.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512354722981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512354722981 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "proj.v(737) " "Verilog HDL information at proj.v(737): always construct contains both blocking and non-blocking assignments" {  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 737 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1512354722983 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "proj.v(851) " "Verilog HDL information at proj.v(851): always construct contains both blocking and non-blocking assignments" {  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 851 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1512354722984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj.v 12 12 " "Found 12 design units, including 12 entities, in source file proj.v" { { "Info" "ISGN_ENTITY_NAME" "1 proj " "Found entity 1: proj" {  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512354722984 ""} { "Info" "ISGN_ENTITY_NAME" "2 control " "Found entity 2: control" {  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512354722984 ""} { "Info" "ISGN_ENTITY_NAME" "3 draw_chessboard " "Found entity 3: draw_chessboard" {  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 610 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512354722984 ""} { "Info" "ISGN_ENTITY_NAME" "4 grid_reg " "Found entity 4: grid_reg" {  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 647 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512354722984 ""} { "Info" "ISGN_ENTITY_NAME" "5 draw_frame " "Found entity 5: draw_frame" {  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 680 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512354722984 ""} { "Info" "ISGN_ENTITY_NAME" "6 draw_black " "Found entity 6: draw_black" {  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 722 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512354722984 ""} { "Info" "ISGN_ENTITY_NAME" "7 image_table " "Found entity 7: image_table" {  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 758 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512354722984 ""} { "Info" "ISGN_ENTITY_NAME" "8 equal " "Found entity 8: equal" {  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 788 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512354722984 ""} { "Info" "ISGN_ENTITY_NAME" "9 reg_image_1 " "Found entity 9: reg_image_1" {  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 809 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512354722984 ""} { "Info" "ISGN_ENTITY_NAME" "10 draw_image " "Found entity 10: draw_image" {  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 826 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512354722984 ""} { "Info" "ISGN_ENTITY_NAME" "11 ratediv_50Mto1 " "Found entity 11: ratediv_50Mto1" {  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 887 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512354722984 ""} { "Info" "ISGN_ENTITY_NAME" "12 ratediv_3to1 " "Found entity 12: ratediv_3to1" {  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 908 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512354722984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512354722984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chessboard.v 1 1 " "Found 1 design units, including 1 entities, in source file chessboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 chessboard " "Found entity 1: chessboard" {  } { { "chessboard.v" "" { Text "D:/ece241/proj/chessboard.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512354722986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512354722986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "apple.v 1 1 " "Found 1 design units, including 1 entities, in source file apple.v" { { "Info" "ISGN_ENTITY_NAME" "1 apple " "Found entity 1: apple" {  } { { "apple.v" "" { Text "D:/ece241/proj/apple.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512354722987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512354722987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lemon.v 1 1 " "Found 1 design units, including 1 entities, in source file lemon.v" { { "Info" "ISGN_ENTITY_NAME" "1 lemon " "Found entity 1: lemon" {  } { { "lemon.v" "" { Text "D:/ece241/proj/lemon.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512354722988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512354722988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "watermelon.v 1 1 " "Found 1 design units, including 1 entities, in source file watermelon.v" { { "Info" "ISGN_ENTITY_NAME" "1 watermelon " "Found entity 1: watermelon" {  } { { "watermelon.v" "" { Text "D:/ece241/proj/watermelon.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512354722989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512354722989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kiwi.v 1 1 " "Found 1 design units, including 1 entities, in source file kiwi.v" { { "Info" "ISGN_ENTITY_NAME" "1 kiwi " "Found entity 1: kiwi" {  } { { "kiwi.v" "" { Text "D:/ece241/proj/kiwi.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512354722990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512354722990 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset proj.v(156) " "Verilog HDL Implicit Net warning at proj.v(156): created implicit net for \"reset\"" {  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 156 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354722991 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "proj.v(132) " "Verilog HDL Instantiation warning at proj.v(132): instance has no name" {  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 132 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1512354722992 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "proj.v(146) " "Verilog HDL Instantiation warning at proj.v(146): instance has no name" {  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 146 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1512354722993 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "proj.v(795) " "Verilog HDL Instantiation warning at proj.v(795): instance has no name" {  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 795 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1512354722994 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "proj.v(798) " "Verilog HDL Instantiation warning at proj.v(798): instance has no name" {  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 798 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1512354722994 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "proj " "Elaborating entity \"proj\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1512354723111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "proj.v" "VGA" { Text "D:/ece241/proj/proj.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354723125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "vga_adapter.v" "user_input_translator" { Text "D:/ece241/proj/vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354723127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter.v" "VideoMemory" { Text "D:/ece241/proj/vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354723158 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter.v" "" { Text "D:/ece241/proj/vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354723160 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 17 " "Parameter \"WIDTHAD_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 76800 " "Parameter \"NUMWORDS_A\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 17 " "Parameter \"WIDTHAD_B\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 76800 " "Parameter \"NUMWORDS_B\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE background.mif " "Parameter \"INIT_FILE\" = \"background.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723161 ""}  } { { "vga_adapter.v" "" { Text "D:/ece241/proj/vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512354723161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fom1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fom1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fom1 " "Found entity 1: altsyncram_fom1" {  } { { "db/altsyncram_fom1.tdf" "" { Text "D:/ece241/proj/db/altsyncram_fom1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512354723216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512354723216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fom1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_fom1:auto_generated " "Elaborating entity \"altsyncram_fom1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_fom1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354723216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_nma.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_nma.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_nma " "Found entity 1: decode_nma" {  } { { "db/decode_nma.tdf" "" { Text "D:/ece241/proj/db/decode_nma.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512354723258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512354723258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_nma vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_fom1:auto_generated\|decode_nma:decode2 " "Elaborating entity \"decode_nma\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_fom1:auto_generated\|decode_nma:decode2\"" {  } { { "db/altsyncram_fom1.tdf" "decode2" { Text "D:/ece241/proj/db/altsyncram_fom1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354723258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_g2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_g2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_g2a " "Found entity 1: decode_g2a" {  } { { "db/decode_g2a.tdf" "" { Text "D:/ece241/proj/db/decode_g2a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512354723300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512354723300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_g2a vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_fom1:auto_generated\|decode_g2a:rden_decode_b " "Elaborating entity \"decode_g2a\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_fom1:auto_generated\|decode_g2a:rden_decode_b\"" {  } { { "db/altsyncram_fom1.tdf" "rden_decode_b" { Text "D:/ece241/proj/db/altsyncram_fom1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354723301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_2hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_2hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2hb " "Found entity 1: mux_2hb" {  } { { "db/mux_2hb.tdf" "" { Text "D:/ece241/proj/db/mux_2hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512354723344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512354723344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2hb vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_fom1:auto_generated\|mux_2hb:mux3 " "Elaborating entity \"mux_2hb\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_fom1:auto_generated\|mux_2hb:mux3\"" {  } { { "db/altsyncram_fom1.tdf" "mux3" { Text "D:/ece241/proj/db/altsyncram_fom1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354723344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "vga_adapter.v" "mypll" { Text "D:/ece241/proj/vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354723350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_pll.v" "altpll_component" { Text "D:/ece241/proj/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354723375 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_pll.v" "" { Text "D:/ece241/proj/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354723376 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723377 ""}  } { { "vga_pll.v" "" { Text "D:/ece241/proj/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512354723377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_80u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_80u " "Found entity 1: altpll_80u" {  } { { "db/altpll_80u.tdf" "" { Text "D:/ece241/proj/db/altpll_80u.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512354723433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512354723433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_80u vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated " "Elaborating entity \"altpll_80u\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354723433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "vga_adapter.v" "controller" { Text "D:/ece241/proj/vga_adapter.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354723436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:u0 " "Elaborating entity \"control\" for hierarchy \"control:u0\"" {  } { { "proj.v" "u0" { Text "D:/ece241/proj/proj.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354723437 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "selected1 proj.v(333) " "Verilog HDL Always Construct warning at proj.v(333): inferring latch(es) for variable \"selected1\", which holds its previous value in one or more paths through the always construct" {  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 333 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1512354723443 "|proj|control:u0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "enable_select_1 proj.v(333) " "Verilog HDL Always Construct warning at proj.v(333): inferring latch(es) for variable \"enable_select_1\", which holds its previous value in one or more paths through the always construct" {  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 333 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1512354723443 "|proj|control:u0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "addSub proj.v(333) " "Verilog HDL Always Construct warning at proj.v(333): inferring latch(es) for variable \"addSub\", which holds its previous value in one or more paths through the always construct" {  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 333 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1512354723443 "|proj|control:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addSub proj.v(333) " "Inferred latch for \"addSub\" at proj.v(333)" {  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512354723445 "|proj|control:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_select_1 proj.v(333) " "Inferred latch for \"enable_select_1\" at proj.v(333)" {  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512354723445 "|proj|control:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected1 proj.v(333) " "Inferred latch for \"selected1\" at proj.v(333)" {  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512354723445 "|proj|control:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ratediv_50Mto1 control:u0\|ratediv_50Mto1:nbjb " "Elaborating entity \"ratediv_50Mto1\" for hierarchy \"control:u0\|ratediv_50Mto1:nbjb\"" {  } { { "proj.v" "nbjb" { Text "D:/ece241/proj/proj.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354723462 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 proj.v(905) " "Verilog HDL assignment warning at proj.v(905): truncated value with size 32 to match size of target (1)" {  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 905 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512354723463 "|proj|control:u0|ratediv_50Mto1:nbjb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ratediv_3to1 control:u0\|ratediv_3to1:un2 " "Elaborating entity \"ratediv_3to1\" for hierarchy \"control:u0\|ratediv_3to1:un2\"" {  } { { "proj.v" "un2" { Text "D:/ece241/proj/proj.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354723473 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 proj.v(926) " "Verilog HDL assignment warning at proj.v(926): truncated value with size 32 to match size of target (1)" {  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 926 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512354723474 "|proj|control:u0|ratediv_3to1:un2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_chessboard control:u0\|draw_chessboard:comb_29 " "Elaborating entity \"draw_chessboard\" for hierarchy \"control:u0\|draw_chessboard:comb_29\"" {  } { { "proj.v" "comb_29" { Text "D:/ece241/proj/proj.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354723480 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 proj.v(619) " "Verilog HDL assignment warning at proj.v(619): truncated value with size 32 to match size of target (9)" {  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 619 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512354723480 "|proj|control:u0|draw_chessboard:comb_29"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 proj.v(620) " "Verilog HDL assignment warning at proj.v(620): truncated value with size 32 to match size of target (8)" {  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 620 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512354723480 "|proj|control:u0|draw_chessboard:comb_29"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chessboard control:u0\|draw_chessboard:comb_29\|chessboard:c1 " "Elaborating entity \"chessboard\" for hierarchy \"control:u0\|draw_chessboard:comb_29\|chessboard:c1\"" {  } { { "proj.v" "c1" { Text "D:/ece241/proj/proj.v" 626 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354723495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram control:u0\|draw_chessboard:comb_29\|chessboard:c1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"control:u0\|draw_chessboard:comb_29\|chessboard:c1\|altsyncram:altsyncram_component\"" {  } { { "chessboard.v" "altsyncram_component" { Text "D:/ece241/proj/chessboard.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354723504 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "control:u0\|draw_chessboard:comb_29\|chessboard:c1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"control:u0\|draw_chessboard:comb_29\|chessboard:c1\|altsyncram:altsyncram_component\"" {  } { { "chessboard.v" "" { Text "D:/ece241/proj/chessboard.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354723513 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "control:u0\|draw_chessboard:comb_29\|chessboard:c1\|altsyncram:altsyncram_component " "Instantiated megafunction \"control:u0\|draw_chessboard:comb_29\|chessboard:c1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../background.mif " "Parameter \"init_file\" = \"../background.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 76800 " "Parameter \"numwords_a\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 17 " "Parameter \"widthad_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723513 ""}  } { { "chessboard.v" "" { Text "D:/ece241/proj/chessboard.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512354723513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j3p1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j3p1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j3p1 " "Found entity 1: altsyncram_j3p1" {  } { { "db/altsyncram_j3p1.tdf" "" { Text "D:/ece241/proj/db/altsyncram_j3p1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512354723564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512354723564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j3p1 control:u0\|draw_chessboard:comb_29\|chessboard:c1\|altsyncram:altsyncram_component\|altsyncram_j3p1:auto_generated " "Elaborating entity \"altsyncram_j3p1\" for hierarchy \"control:u0\|draw_chessboard:comb_29\|chessboard:c1\|altsyncram:altsyncram_component\|altsyncram_j3p1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354723564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "grid_reg control:u0\|grid_reg:g0 " "Elaborating entity \"grid_reg\" for hierarchy \"control:u0\|grid_reg:g0\"" {  } { { "proj.v" "g0" { Text "D:/ece241/proj/proj.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354723572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_frame control:u0\|draw_frame:d0 " "Elaborating entity \"draw_frame\" for hierarchy \"control:u0\|draw_frame:d0\"" {  } { { "proj.v" "d0" { Text "D:/ece241/proj/proj.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354723578 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 proj.v(695) " "Verilog HDL assignment warning at proj.v(695): truncated value with size 32 to match size of target (9)" {  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 695 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512354723578 "|proj|control:u0|draw_frame:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 proj.v(696) " "Verilog HDL assignment warning at proj.v(696): truncated value with size 32 to match size of target (8)" {  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 696 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512354723578 "|proj|control:u0|draw_frame:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 proj.v(697) " "Verilog HDL assignment warning at proj.v(697): truncated value with size 32 to match size of target (9)" {  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 697 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512354723578 "|proj|control:u0|draw_frame:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 proj.v(698) " "Verilog HDL assignment warning at proj.v(698): truncated value with size 32 to match size of target (8)" {  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 698 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512354723579 "|proj|control:u0|draw_frame:d0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kuang control:u0\|draw_frame:d0\|kuang:frame1 " "Elaborating entity \"kuang\" for hierarchy \"control:u0\|draw_frame:d0\|kuang:frame1\"" {  } { { "proj.v" "frame1" { Text "D:/ece241/proj/proj.v" 704 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354723586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram control:u0\|draw_frame:d0\|kuang:frame1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"control:u0\|draw_frame:d0\|kuang:frame1\|altsyncram:altsyncram_component\"" {  } { { "kuang.v" "altsyncram_component" { Text "D:/ece241/proj/kuang.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354723593 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "control:u0\|draw_frame:d0\|kuang:frame1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"control:u0\|draw_frame:d0\|kuang:frame1\|altsyncram:altsyncram_component\"" {  } { { "kuang.v" "" { Text "D:/ece241/proj/kuang.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354723595 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "control:u0\|draw_frame:d0\|kuang:frame1\|altsyncram:altsyncram_component " "Instantiated megafunction \"control:u0\|draw_frame:d0\|kuang:frame1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file kuang.mif " "Parameter \"init_file\" = \"kuang.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723595 ""}  } { { "kuang.v" "" { Text "D:/ece241/proj/kuang.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512354723595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f4g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f4g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f4g1 " "Found entity 1: altsyncram_f4g1" {  } { { "db/altsyncram_f4g1.tdf" "" { Text "D:/ece241/proj/db/altsyncram_f4g1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512354723642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512354723642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_f4g1 control:u0\|draw_frame:d0\|kuang:frame1\|altsyncram:altsyncram_component\|altsyncram_f4g1:auto_generated " "Elaborating entity \"altsyncram_f4g1\" for hierarchy \"control:u0\|draw_frame:d0\|kuang:frame1\|altsyncram:altsyncram_component\|altsyncram_f4g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354723642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_image control:u0\|draw_image:u1 " "Elaborating entity \"draw_image\" for hierarchy \"control:u0\|draw_image:u1\"" {  } { { "proj.v" "u1" { Text "D:/ece241/proj/proj.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354723644 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 proj.v(861) " "Verilog HDL assignment warning at proj.v(861): truncated value with size 32 to match size of target (9)" {  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 861 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512354723645 "|proj|control:u0|draw_image:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 proj.v(862) " "Verilog HDL assignment warning at proj.v(862): truncated value with size 32 to match size of target (8)" {  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 862 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512354723645 "|proj|control:u0|draw_image:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 proj.v(863) " "Verilog HDL assignment warning at proj.v(863): truncated value with size 32 to match size of target (9)" {  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 863 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512354723645 "|proj|control:u0|draw_image:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 proj.v(864) " "Verilog HDL assignment warning at proj.v(864): truncated value with size 32 to match size of target (8)" {  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 864 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512354723645 "|proj|control:u0|draw_image:u1"}
{ "Warning" "WSGN_SEARCH_FILE" "avocado.v 1 1 " "Using design file avocado.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 avocado " "Found entity 1: avocado" {  } { { "avocado.v" "" { Text "D:/ece241/proj/avocado.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512354723665 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1512354723665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avocado control:u0\|draw_image:u1\|avocado:one " "Elaborating entity \"avocado\" for hierarchy \"control:u0\|draw_image:u1\|avocado:one\"" {  } { { "proj.v" "one" { Text "D:/ece241/proj/proj.v" 839 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354723666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram control:u0\|draw_image:u1\|avocado:one\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"control:u0\|draw_image:u1\|avocado:one\|altsyncram:altsyncram_component\"" {  } { { "avocado.v" "altsyncram_component" { Text "D:/ece241/proj/avocado.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354723672 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "control:u0\|draw_image:u1\|avocado:one\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"control:u0\|draw_image:u1\|avocado:one\|altsyncram:altsyncram_component\"" {  } { { "avocado.v" "" { Text "D:/ece241/proj/avocado.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354723675 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "control:u0\|draw_image:u1\|avocado:one\|altsyncram:altsyncram_component " "Instantiated megafunction \"control:u0\|draw_image:u1\|avocado:one\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../Project/mif/avocado.mif " "Parameter \"init_file\" = \"../../Project/mif/avocado.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723675 ""}  } { { "avocado.v" "" { Text "D:/ece241/proj/avocado.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512354723675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k0q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k0q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k0q1 " "Found entity 1: altsyncram_k0q1" {  } { { "db/altsyncram_k0q1.tdf" "" { Text "D:/ece241/proj/db/altsyncram_k0q1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512354723719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512354723719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_k0q1 control:u0\|draw_image:u1\|avocado:one\|altsyncram:altsyncram_component\|altsyncram_k0q1:auto_generated " "Elaborating entity \"altsyncram_k0q1\" for hierarchy \"control:u0\|draw_image:u1\|avocado:one\|altsyncram:altsyncram_component\|altsyncram_k0q1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354723719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "apple control:u0\|draw_image:u1\|apple:two " "Elaborating entity \"apple\" for hierarchy \"control:u0\|draw_image:u1\|apple:two\"" {  } { { "proj.v" "two" { Text "D:/ece241/proj/proj.v" 840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354723728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram control:u0\|draw_image:u1\|apple:two\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"control:u0\|draw_image:u1\|apple:two\|altsyncram:altsyncram_component\"" {  } { { "apple.v" "altsyncram_component" { Text "D:/ece241/proj/apple.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354723735 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "control:u0\|draw_image:u1\|apple:two\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"control:u0\|draw_image:u1\|apple:two\|altsyncram:altsyncram_component\"" {  } { { "apple.v" "" { Text "D:/ece241/proj/apple.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354723739 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "control:u0\|draw_image:u1\|apple:two\|altsyncram:altsyncram_component " "Instantiated megafunction \"control:u0\|draw_image:u1\|apple:two\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../../Project/linear/mif/apple.mif " "Parameter \"init_file\" = \"../../../Project/linear/mif/apple.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723739 ""}  } { { "apple.v" "" { Text "D:/ece241/proj/apple.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512354723739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9bi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9bi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9bi1 " "Found entity 1: altsyncram_9bi1" {  } { { "db/altsyncram_9bi1.tdf" "" { Text "D:/ece241/proj/db/altsyncram_9bi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512354723785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512354723785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9bi1 control:u0\|draw_image:u1\|apple:two\|altsyncram:altsyncram_component\|altsyncram_9bi1:auto_generated " "Elaborating entity \"altsyncram_9bi1\" for hierarchy \"control:u0\|draw_image:u1\|apple:two\|altsyncram:altsyncram_component\|altsyncram_9bi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354723786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "watermelon control:u0\|draw_image:u1\|watermelon:three " "Elaborating entity \"watermelon\" for hierarchy \"control:u0\|draw_image:u1\|watermelon:three\"" {  } { { "proj.v" "three" { Text "D:/ece241/proj/proj.v" 841 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354723794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram control:u0\|draw_image:u1\|watermelon:three\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"control:u0\|draw_image:u1\|watermelon:three\|altsyncram:altsyncram_component\"" {  } { { "watermelon.v" "altsyncram_component" { Text "D:/ece241/proj/watermelon.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354723800 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "control:u0\|draw_image:u1\|watermelon:three\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"control:u0\|draw_image:u1\|watermelon:three\|altsyncram:altsyncram_component\"" {  } { { "watermelon.v" "" { Text "D:/ece241/proj/watermelon.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354723807 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "control:u0\|draw_image:u1\|watermelon:three\|altsyncram:altsyncram_component " "Instantiated megafunction \"control:u0\|draw_image:u1\|watermelon:three\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../../Project/linear/mif/watermalon.mif " "Parameter \"init_file\" = \"../../../Project/linear/mif/watermalon.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723807 ""}  } { { "watermelon.v" "" { Text "D:/ece241/proj/watermelon.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512354723807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hsi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hsi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hsi1 " "Found entity 1: altsyncram_hsi1" {  } { { "db/altsyncram_hsi1.tdf" "" { Text "D:/ece241/proj/db/altsyncram_hsi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512354723855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512354723855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hsi1 control:u0\|draw_image:u1\|watermelon:three\|altsyncram:altsyncram_component\|altsyncram_hsi1:auto_generated " "Elaborating entity \"altsyncram_hsi1\" for hierarchy \"control:u0\|draw_image:u1\|watermelon:three\|altsyncram:altsyncram_component\|altsyncram_hsi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354723856 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pear.v 1 1 " "Using design file pear.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 pear " "Found entity 1: pear" {  } { { "pear.v" "" { Text "D:/ece241/proj/pear.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512354723866 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1512354723866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pear control:u0\|draw_image:u1\|pear:four " "Elaborating entity \"pear\" for hierarchy \"control:u0\|draw_image:u1\|pear:four\"" {  } { { "proj.v" "four" { Text "D:/ece241/proj/proj.v" 842 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354723866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram control:u0\|draw_image:u1\|pear:four\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"control:u0\|draw_image:u1\|pear:four\|altsyncram:altsyncram_component\"" {  } { { "pear.v" "altsyncram_component" { Text "D:/ece241/proj/pear.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354723874 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "control:u0\|draw_image:u1\|pear:four\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"control:u0\|draw_image:u1\|pear:four\|altsyncram:altsyncram_component\"" {  } { { "pear.v" "" { Text "D:/ece241/proj/pear.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354723878 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "control:u0\|draw_image:u1\|pear:four\|altsyncram:altsyncram_component " "Instantiated megafunction \"control:u0\|draw_image:u1\|pear:four\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../Project/mif/pear.mif " "Parameter \"init_file\" = \"../../Project/mif/pear.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723878 ""}  } { { "pear.v" "" { Text "D:/ece241/proj/pear.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512354723878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nmp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nmp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nmp1 " "Found entity 1: altsyncram_nmp1" {  } { { "db/altsyncram_nmp1.tdf" "" { Text "D:/ece241/proj/db/altsyncram_nmp1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512354723920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512354723920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nmp1 control:u0\|draw_image:u1\|pear:four\|altsyncram:altsyncram_component\|altsyncram_nmp1:auto_generated " "Elaborating entity \"altsyncram_nmp1\" for hierarchy \"control:u0\|draw_image:u1\|pear:four\|altsyncram:altsyncram_component\|altsyncram_nmp1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354723920 ""}
{ "Warning" "WSGN_SEARCH_FILE" "coconut.v 1 1 " "Using design file coconut.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 coconut " "Found entity 1: coconut" {  } { { "coconut.v" "" { Text "D:/ece241/proj/coconut.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512354723929 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1512354723929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coconut control:u0\|draw_image:u1\|coconut:five " "Elaborating entity \"coconut\" for hierarchy \"control:u0\|draw_image:u1\|coconut:five\"" {  } { { "proj.v" "five" { Text "D:/ece241/proj/proj.v" 843 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354723929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram control:u0\|draw_image:u1\|coconut:five\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"control:u0\|draw_image:u1\|coconut:five\|altsyncram:altsyncram_component\"" {  } { { "coconut.v" "altsyncram_component" { Text "D:/ece241/proj/coconut.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354723936 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "control:u0\|draw_image:u1\|coconut:five\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"control:u0\|draw_image:u1\|coconut:five\|altsyncram:altsyncram_component\"" {  } { { "coconut.v" "" { Text "D:/ece241/proj/coconut.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354723941 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "control:u0\|draw_image:u1\|coconut:five\|altsyncram:altsyncram_component " "Instantiated megafunction \"control:u0\|draw_image:u1\|coconut:five\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../Project/mif/coconut.mif " "Parameter \"init_file\" = \"../../Project/mif/coconut.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354723941 ""}  } { { "coconut.v" "" { Text "D:/ece241/proj/coconut.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512354723941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i1q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i1q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i1q1 " "Found entity 1: altsyncram_i1q1" {  } { { "db/altsyncram_i1q1.tdf" "" { Text "D:/ece241/proj/db/altsyncram_i1q1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512354723985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512354723985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i1q1 control:u0\|draw_image:u1\|coconut:five\|altsyncram:altsyncram_component\|altsyncram_i1q1:auto_generated " "Elaborating entity \"altsyncram_i1q1\" for hierarchy \"control:u0\|draw_image:u1\|coconut:five\|altsyncram:altsyncram_component\|altsyncram_i1q1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354723986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kiwi control:u0\|draw_image:u1\|kiwi:six " "Elaborating entity \"kiwi\" for hierarchy \"control:u0\|draw_image:u1\|kiwi:six\"" {  } { { "proj.v" "six" { Text "D:/ece241/proj/proj.v" 844 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354723995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram control:u0\|draw_image:u1\|kiwi:six\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"control:u0\|draw_image:u1\|kiwi:six\|altsyncram:altsyncram_component\"" {  } { { "kiwi.v" "altsyncram_component" { Text "D:/ece241/proj/kiwi.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354724002 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "control:u0\|draw_image:u1\|kiwi:six\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"control:u0\|draw_image:u1\|kiwi:six\|altsyncram:altsyncram_component\"" {  } { { "kiwi.v" "" { Text "D:/ece241/proj/kiwi.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354724009 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "control:u0\|draw_image:u1\|kiwi:six\|altsyncram:altsyncram_component " "Instantiated megafunction \"control:u0\|draw_image:u1\|kiwi:six\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354724009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354724009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354724009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../../Project/linear/mif/kiwi.mif " "Parameter \"init_file\" = \"../../../Project/linear/mif/kiwi.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354724009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354724009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354724009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354724009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354724009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354724009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354724009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354724009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354724009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354724009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354724009 ""}  } { { "kiwi.v" "" { Text "D:/ece241/proj/kiwi.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512354724009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b8i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b8i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b8i1 " "Found entity 1: altsyncram_b8i1" {  } { { "db/altsyncram_b8i1.tdf" "" { Text "D:/ece241/proj/db/altsyncram_b8i1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512354724049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512354724049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b8i1 control:u0\|draw_image:u1\|kiwi:six\|altsyncram:altsyncram_component\|altsyncram_b8i1:auto_generated " "Elaborating entity \"altsyncram_b8i1\" for hierarchy \"control:u0\|draw_image:u1\|kiwi:six\|altsyncram:altsyncram_component\|altsyncram_b8i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354724050 ""}
{ "Warning" "WSGN_SEARCH_FILE" "peach.v 1 1 " "Using design file peach.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 peach " "Found entity 1: peach" {  } { { "peach.v" "" { Text "D:/ece241/proj/peach.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512354724059 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1512354724059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "peach control:u0\|draw_image:u1\|peach:seven " "Elaborating entity \"peach\" for hierarchy \"control:u0\|draw_image:u1\|peach:seven\"" {  } { { "proj.v" "seven" { Text "D:/ece241/proj/proj.v" 845 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354724060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram control:u0\|draw_image:u1\|peach:seven\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"control:u0\|draw_image:u1\|peach:seven\|altsyncram:altsyncram_component\"" {  } { { "peach.v" "altsyncram_component" { Text "D:/ece241/proj/peach.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354724067 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "control:u0\|draw_image:u1\|peach:seven\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"control:u0\|draw_image:u1\|peach:seven\|altsyncram:altsyncram_component\"" {  } { { "peach.v" "" { Text "D:/ece241/proj/peach.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354724075 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "control:u0\|draw_image:u1\|peach:seven\|altsyncram:altsyncram_component " "Instantiated megafunction \"control:u0\|draw_image:u1\|peach:seven\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354724075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354724075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../Project/mif/peach.mif " "Parameter \"init_file\" = \"../../Project/mif/peach.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354724075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354724075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354724075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354724075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354724075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354724075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354724075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354724075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354724075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354724075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354724075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354724075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354724075 ""}  } { { "peach.v" "" { Text "D:/ece241/proj/peach.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512354724075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_opp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_opp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_opp1 " "Found entity 1: altsyncram_opp1" {  } { { "db/altsyncram_opp1.tdf" "" { Text "D:/ece241/proj/db/altsyncram_opp1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512354724118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512354724118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_opp1 control:u0\|draw_image:u1\|peach:seven\|altsyncram:altsyncram_component\|altsyncram_opp1:auto_generated " "Elaborating entity \"altsyncram_opp1\" for hierarchy \"control:u0\|draw_image:u1\|peach:seven\|altsyncram:altsyncram_component\|altsyncram_opp1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354724118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lemon control:u0\|draw_image:u1\|lemon:eight " "Elaborating entity \"lemon\" for hierarchy \"control:u0\|draw_image:u1\|lemon:eight\"" {  } { { "proj.v" "eight" { Text "D:/ece241/proj/proj.v" 846 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354724128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram control:u0\|draw_image:u1\|lemon:eight\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"control:u0\|draw_image:u1\|lemon:eight\|altsyncram:altsyncram_component\"" {  } { { "lemon.v" "altsyncram_component" { Text "D:/ece241/proj/lemon.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354724135 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "control:u0\|draw_image:u1\|lemon:eight\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"control:u0\|draw_image:u1\|lemon:eight\|altsyncram:altsyncram_component\"" {  } { { "lemon.v" "" { Text "D:/ece241/proj/lemon.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354724143 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "control:u0\|draw_image:u1\|lemon:eight\|altsyncram:altsyncram_component " "Instantiated megafunction \"control:u0\|draw_image:u1\|lemon:eight\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354724143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354724143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354724143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../../Project/linear/mif/lemon.mif " "Parameter \"init_file\" = \"../../../Project/linear/mif/lemon.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354724143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354724143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354724143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354724143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354724143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354724143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354724143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354724143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354724143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354724143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354724143 ""}  } { { "lemon.v" "" { Text "D:/ece241/proj/lemon.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512354724143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ibi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ibi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ibi1 " "Found entity 1: altsyncram_ibi1" {  } { { "db/altsyncram_ibi1.tdf" "" { Text "D:/ece241/proj/db/altsyncram_ibi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512354724187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512354724187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ibi1 control:u0\|draw_image:u1\|lemon:eight\|altsyncram:altsyncram_component\|altsyncram_ibi1:auto_generated " "Elaborating entity \"altsyncram_ibi1\" for hierarchy \"control:u0\|draw_image:u1\|lemon:eight\|altsyncram:altsyncram_component\|altsyncram_ibi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354724188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_black control:u0\|draw_black:comb_30 " "Elaborating entity \"draw_black\" for hierarchy \"control:u0\|draw_black:comb_30\"" {  } { { "proj.v" "comb_30" { Text "D:/ece241/proj/proj.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354724192 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 proj.v(747) " "Verilog HDL assignment warning at proj.v(747): truncated value with size 32 to match size of target (9)" {  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 747 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512354724192 "|proj|control:u0|draw_black:comb_30"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 proj.v(748) " "Verilog HDL assignment warning at proj.v(748): truncated value with size 32 to match size of target (8)" {  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 748 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512354724193 "|proj|control:u0|draw_black:comb_30"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 proj.v(749) " "Verilog HDL assignment warning at proj.v(749): truncated value with size 32 to match size of target (9)" {  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 749 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512354724193 "|proj|control:u0|draw_black:comb_30"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 proj.v(750) " "Verilog HDL assignment warning at proj.v(750): truncated value with size 32 to match size of target (8)" {  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 750 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512354724193 "|proj|control:u0|draw_black:comb_30"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 proj.v(751) " "Verilog HDL assignment warning at proj.v(751): truncated value with size 32 to match size of target (11)" {  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 751 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512354724193 "|proj|control:u0|draw_black:comb_30"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_image_1 control:u0\|reg_image_1:t2 " "Elaborating entity \"reg_image_1\" for hierarchy \"control:u0\|reg_image_1:t2\"" {  } { { "proj.v" "t2" { Text "D:/ece241/proj/proj.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354724204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "equal control:u0\|equal:t4 " "Elaborating entity \"equal\" for hierarchy \"control:u0\|equal:t4\"" {  } { { "proj.v" "t4" { Text "D:/ece241/proj/proj.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354724211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_table control:u0\|equal:t4\|image_table:comb_3 " "Elaborating entity \"image_table\" for hierarchy \"control:u0\|equal:t4\|image_table:comb_3\"" {  } { { "proj.v" "comb_3" { Text "D:/ece241/proj/proj.v" 795 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354724216 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "colour.v(72) " "Verilog HDL information at colour.v(72): always construct contains both blocking and non-blocking assignments" {  } { { "colour.v" "" { Text "D:/ece241/proj/colour.v" 72 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1512354724238 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "colour.v(173) " "Verilog HDL information at colour.v(173): always construct contains both blocking and non-blocking assignments" {  } { { "colour.v" "" { Text "D:/ece241/proj/colour.v" 173 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1512354724238 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "colour.v(262) " "Verilog HDL information at colour.v(262): always construct contains both blocking and non-blocking assignments" {  } { { "colour.v" "" { Text "D:/ece241/proj/colour.v" 262 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1512354724239 ""}
{ "Warning" "WSGN_SEARCH_FILE" "colour.v 5 5 " "Using design file colour.v, which is not specified as a design file for the current project, but contains definitions for 5 design units and 5 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 colour " "Found entity 1: colour" {  } { { "colour.v" "" { Text "D:/ece241/proj/colour.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512354724239 ""} { "Info" "ISGN_ENTITY_NAME" "2 lfsr " "Found entity 2: lfsr" {  } { { "colour.v" "" { Text "D:/ece241/proj/colour.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512354724239 ""} { "Info" "ISGN_ENTITY_NAME" "3 Image " "Found entity 3: Image" {  } { { "colour.v" "" { Text "D:/ece241/proj/colour.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512354724239 ""} { "Info" "ISGN_ENTITY_NAME" "4 grid " "Found entity 4: grid" {  } { { "colour.v" "" { Text "D:/ece241/proj/colour.v" 165 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512354724239 ""} { "Info" "ISGN_ENTITY_NAME" "5 assignImage " "Found entity 5: assignImage" {  } { { "colour.v" "" { Text "D:/ece241/proj/colour.v" 209 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512354724239 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1512354724239 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "grif colour.v(9) " "Verilog HDL Implicit Net warning at colour.v(9): created implicit net for \"grif\"" {  } { { "colour.v" "" { Text "D:/ece241/proj/colour.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354724240 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "plot_out_vga colour.v(15) " "Verilog HDL Implicit Net warning at colour.v(15): created implicit net for \"plot_out_vga\"" {  } { { "colour.v" "" { Text "D:/ece241/proj/colour.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354724240 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x_out_vga colour.v(34) " "Verilog HDL Implicit Net warning at colour.v(34): created implicit net for \"x_out_vga\"" {  } { { "colour.v" "" { Text "D:/ece241/proj/colour.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354724240 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y_out_vga colour.v(34) " "Verilog HDL Implicit Net warning at colour.v(34): created implicit net for \"y_out_vga\"" {  } { { "colour.v" "" { Text "D:/ece241/proj/colour.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354724240 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "color_out_vga colour.v(34) " "Verilog HDL Implicit Net warning at colour.v(34): created implicit net for \"color_out_vga\"" {  } { { "colour.v" "" { Text "D:/ece241/proj/colour.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354724240 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "q_coconut colour.v(227) " "Verilog HDL Implicit Net warning at colour.v(227): created implicit net for \"q_coconut\"" {  } { { "colour.v" "" { Text "D:/ece241/proj/colour.v" 227 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354724240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "colour control:u0\|colour:lfsr " "Elaborating entity \"colour\" for hierarchy \"control:u0\|colour:lfsr\"" {  } { { "proj.v" "lfsr" { Text "D:/ece241/proj/proj.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354724241 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "grif colour.v(9) " "Verilog HDL or VHDL warning at colour.v(9): object \"grif\" assigned a value but never read" {  } { { "colour.v" "" { Text "D:/ece241/proj/colour.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512354724242 "|proj|control:u0|colour:lfsr"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "plot_out_vga colour.v(15) " "Verilog HDL or VHDL warning at colour.v(15): object \"plot_out_vga\" assigned a value but never read" {  } { { "colour.v" "" { Text "D:/ece241/proj/colour.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512354724242 "|proj|control:u0|colour:lfsr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 colour.v(9) " "Verilog HDL assignment warning at colour.v(9): truncated value with size 4 to match size of target (1)" {  } { { "colour.v" "" { Text "D:/ece241/proj/colour.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512354724242 "|proj|control:u0|colour:lfsr"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "grid colour.v(5) " "Output port \"grid\" at colour.v(5) has no driver" {  } { { "colour.v" "" { Text "D:/ece241/proj/colour.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1512354724242 "|proj|control:u0|colour:lfsr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr control:u0\|colour:lfsr\|lfsr:m0 " "Elaborating entity \"lfsr\" for hierarchy \"control:u0\|colour:lfsr\|lfsr:m0\"" {  } { { "colour.v" "m0" { Text "D:/ece241/proj/colour.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354724243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Image control:u0\|colour:lfsr\|Image:mo " "Elaborating entity \"Image\" for hierarchy \"control:u0\|colour:lfsr\|Image:mo\"" {  } { { "colour.v" "mo" { Text "D:/ece241/proj/colour.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354724244 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 colour.v(90) " "Verilog HDL assignment warning at colour.v(90): truncated value with size 32 to match size of target (2)" {  } { { "colour.v" "" { Text "D:/ece241/proj/colour.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512354724245 "|proj|control:u0|colour:lfsr|Image:mo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 colour.v(99) " "Verilog HDL assignment warning at colour.v(99): truncated value with size 32 to match size of target (2)" {  } { { "colour.v" "" { Text "D:/ece241/proj/colour.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512354724245 "|proj|control:u0|colour:lfsr|Image:mo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 colour.v(108) " "Verilog HDL assignment warning at colour.v(108): truncated value with size 32 to match size of target (2)" {  } { { "colour.v" "" { Text "D:/ece241/proj/colour.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512354724245 "|proj|control:u0|colour:lfsr|Image:mo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 colour.v(117) " "Verilog HDL assignment warning at colour.v(117): truncated value with size 32 to match size of target (2)" {  } { { "colour.v" "" { Text "D:/ece241/proj/colour.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512354724245 "|proj|control:u0|colour:lfsr|Image:mo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 colour.v(126) " "Verilog HDL assignment warning at colour.v(126): truncated value with size 32 to match size of target (2)" {  } { { "colour.v" "" { Text "D:/ece241/proj/colour.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512354724245 "|proj|control:u0|colour:lfsr|Image:mo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 colour.v(135) " "Verilog HDL assignment warning at colour.v(135): truncated value with size 32 to match size of target (2)" {  } { { "colour.v" "" { Text "D:/ece241/proj/colour.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512354724245 "|proj|control:u0|colour:lfsr|Image:mo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 colour.v(144) " "Verilog HDL assignment warning at colour.v(144): truncated value with size 32 to match size of target (2)" {  } { { "colour.v" "" { Text "D:/ece241/proj/colour.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512354724245 "|proj|control:u0|colour:lfsr|Image:mo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 colour.v(153) " "Verilog HDL assignment warning at colour.v(153): truncated value with size 32 to match size of target (2)" {  } { { "colour.v" "" { Text "D:/ece241/proj/colour.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512354724245 "|proj|control:u0|colour:lfsr|Image:mo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "grid control:u0\|colour:lfsr\|grid:m2 " "Elaborating entity \"grid\" for hierarchy \"control:u0\|colour:lfsr\|grid:m2\"" {  } { { "colour.v" "m2" { Text "D:/ece241/proj/colour.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354724245 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 colour.v(188) " "Verilog HDL assignment warning at colour.v(188): truncated value with size 32 to match size of target (4)" {  } { { "colour.v" "" { Text "D:/ece241/proj/colour.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512354724246 "|proj|control:u0|colour:lfsr|grid:m2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 colour.v(194) " "Verilog HDL assignment warning at colour.v(194): truncated value with size 32 to match size of target (4)" {  } { { "colour.v" "" { Text "D:/ece241/proj/colour.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512354724246 "|proj|control:u0|colour:lfsr|grid:m2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assignImage control:u0\|colour:lfsr\|assignImage:m3 " "Elaborating entity \"assignImage\" for hierarchy \"control:u0\|colour:lfsr\|assignImage:m3\"" {  } { { "colour.v" "m3" { Text "D:/ece241/proj/colour.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354724246 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out_Image colour.v(243) " "Verilog HDL Always Construct warning at colour.v(243): inferring latch(es) for variable \"out_Image\", which holds its previous value in one or more paths through the always construct" {  } { { "colour.v" "" { Text "D:/ece241/proj/colour.v" 243 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1512354724248 "|proj|control:u0|colour:lfsr|assignImage:m3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 colour.v(272) " "Verilog HDL assignment warning at colour.v(272): truncated value with size 32 to match size of target (9)" {  } { { "colour.v" "" { Text "D:/ece241/proj/colour.v" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512354724248 "|proj|control:u0|colour:lfsr|assignImage:m3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 colour.v(273) " "Verilog HDL assignment warning at colour.v(273): truncated value with size 32 to match size of target (8)" {  } { { "colour.v" "" { Text "D:/ece241/proj/colour.v" 273 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512354724248 "|proj|control:u0|colour:lfsr|assignImage:m3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 colour.v(274) " "Verilog HDL assignment warning at colour.v(274): truncated value with size 32 to match size of target (9)" {  } { { "colour.v" "" { Text "D:/ece241/proj/colour.v" 274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512354724248 "|proj|control:u0|colour:lfsr|assignImage:m3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 colour.v(275) " "Verilog HDL assignment warning at colour.v(275): truncated value with size 32 to match size of target (8)" {  } { { "colour.v" "" { Text "D:/ece241/proj/colour.v" 275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512354724248 "|proj|control:u0|colour:lfsr|assignImage:m3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 colour.v(276) " "Verilog HDL assignment warning at colour.v(276): truncated value with size 32 to match size of target (11)" {  } { { "colour.v" "" { Text "D:/ece241/proj/colour.v" 276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512354724248 "|proj|control:u0|colour:lfsr|assignImage:m3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_Image\[0\] colour.v(243) " "Inferred latch for \"out_Image\[0\]\" at colour.v(243)" {  } { { "colour.v" "" { Text "D:/ece241/proj/colour.v" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512354724248 "|proj|control:u0|colour:lfsr|assignImage:m3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_Image\[1\] colour.v(243) " "Inferred latch for \"out_Image\[1\]\" at colour.v(243)" {  } { { "colour.v" "" { Text "D:/ece241/proj/colour.v" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512354724248 "|proj|control:u0|colour:lfsr|assignImage:m3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_Image\[2\] colour.v(243) " "Inferred latch for \"out_Image\[2\]\" at colour.v(243)" {  } { { "colour.v" "" { Text "D:/ece241/proj/colour.v" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512354724248 "|proj|control:u0|colour:lfsr|assignImage:m3"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "u3 seg7 " "Node instance \"u3\" instantiates undefined entity \"seg7\". Make sure that the required user library paths are specified correctly. If the project contains EDIF Input Files (.edf), make sure that you specified the EDA synthesis tool settings correctly. Otherwise, define the specified entity or change the calling entity. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "proj.v" "u3" { Text "D:/ece241/proj/proj.v" 83 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Make sure that the required user library paths are specified correctly. If the project contains EDIF Input Files (.edf), make sure that you specified the EDA synthesis tool settings correctly. Otherwise, define the specified entity or change the calling entity. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1512354724354 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "u2 seg7 " "Node instance \"u2\" instantiates undefined entity \"seg7\". Make sure that the required user library paths are specified correctly. If the project contains EDIF Input Files (.edf), make sure that you specified the EDA synthesis tool settings correctly. Otherwise, define the specified entity or change the calling entity. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "proj.v" "u2" { Text "D:/ece241/proj/proj.v" 84 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Make sure that the required user library paths are specified correctly. If the project contains EDIF Input Files (.edf), make sure that you specified the EDA synthesis tool settings correctly. Otherwise, define the specified entity or change the calling entity. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1512354724354 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/ece241/proj/output_files/proj.map.smsg " "Generated suppressed messages file D:/ece241/proj/output_files/proj.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512354724492 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 57 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 57 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "942 " "Peak virtual memory: 942 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512354724576 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Dec 04 10:32:04 2017 " "Processing ended: Mon Dec 04 10:32:04 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512354724576 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512354724576 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512354724576 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1512354724576 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 57 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 57 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1512354725221 ""}
