{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1666936828587 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666936828595 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 28 01:00:28 2022 " "Processing started: Fri Oct 28 01:00:28 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666936828595 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666936828595 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab71 -c lab71 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab71 -c lab71" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666936828595 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1666936829778 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1666936829778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab71_soc/synthesis/lab71_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file lab71_soc/synthesis/lab71_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab71_soc " "Found entity 1: lab71_soc" {  } { { "lab71_soc/synthesis/lab71_soc.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/lab71_soc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936836432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666936836432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab71_soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lab71_soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "lab71_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936836436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666936836436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab71_soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file lab71_soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "lab71_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936836440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666936836440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab71_soc/synthesis/submodules/lab71_soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab71_soc/synthesis/submodules/lab71_soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab71_soc_irq_mapper " "Found entity 1: lab71_soc_irq_mapper" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_irq_mapper.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936836443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666936836443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab71_soc_mm_interconnect_0 " "Found entity 1: lab71_soc_mm_interconnect_0" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936836457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666936836457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_avalon_st_adapter_006.v 1 1 " "Found 1 design units, including 1 entities, in source file lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_avalon_st_adapter_006.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab71_soc_mm_interconnect_0_avalon_st_adapter_006 " "Found entity 1: lab71_soc_mm_interconnect_0_avalon_st_adapter_006" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_avalon_st_adapter_006.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_avalon_st_adapter_006.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936836461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666936836461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab71_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0 " "Found entity 1: lab71_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936836464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666936836464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab71_soc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: lab71_soc_mm_interconnect_0_avalon_st_adapter" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936836468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666936836468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab71_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: lab71_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936836472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666936836472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab71_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file lab71_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "lab71_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936836475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666936836475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab71_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file lab71_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "lab71_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936836479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666936836479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab71_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file lab71_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "lab71_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936836482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666936836482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab71_soc/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file lab71_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "lab71_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936836486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666936836486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab71_soc/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab71_soc/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "lab71_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936836491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666936836491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab71_soc/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab71_soc/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "lab71_soc/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936836495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666936836495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab71_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab71_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "lab71_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936836499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666936836499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab71_soc_mm_interconnect_0_rsp_mux_001 " "Found entity 1: lab71_soc_mm_interconnect_0_rsp_mux_001" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936836503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666936836503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab71_soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab71_soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "lab71_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936836507 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "lab71_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936836507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666936836507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab71_soc_mm_interconnect_0_rsp_mux " "Found entity 1: lab71_soc_mm_interconnect_0_rsp_mux" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936836512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666936836512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab71_soc_mm_interconnect_0_rsp_demux_001 " "Found entity 1: lab71_soc_mm_interconnect_0_rsp_demux_001" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936836515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666936836515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab71_soc_mm_interconnect_0_rsp_demux " "Found entity 1: lab71_soc_mm_interconnect_0_rsp_demux" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936836519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666936836519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab71_soc_mm_interconnect_0_cmd_mux_001 " "Found entity 1: lab71_soc_mm_interconnect_0_cmd_mux_001" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936836523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666936836523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab71_soc_mm_interconnect_0_cmd_mux " "Found entity 1: lab71_soc_mm_interconnect_0_cmd_mux" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936836527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666936836527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab71_soc_mm_interconnect_0_cmd_demux_001 " "Found entity 1: lab71_soc_mm_interconnect_0_cmd_demux_001" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936836531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666936836531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab71_soc_mm_interconnect_0_cmd_demux " "Found entity 1: lab71_soc_mm_interconnect_0_cmd_demux" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936836535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666936836535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab71_soc/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab71_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "lab71_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936836539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666936836539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab71_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab71_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "lab71_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936836543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666936836543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab71_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file lab71_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "lab71_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936836551 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "lab71_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936836551 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "lab71_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936836551 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "lab71_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936836551 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "lab71_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936836551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666936836551 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "lab71_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1666936836556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab71_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab71_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "lab71_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936836558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666936836558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab71_soc/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab71_soc/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "lab71_soc/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936836562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666936836562 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "lab71_soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1666936836565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab71_soc/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab71_soc/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "lab71_soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936836566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666936836566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab71_soc/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab71_soc/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "lab71_soc/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936836570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666936836570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab71_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab71_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "lab71_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936836574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666936836574 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab71_soc_mm_interconnect_0_router_008.sv(48) " "Verilog HDL Declaration information at lab71_soc_mm_interconnect_0_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_router_008.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1666936836577 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab71_soc_mm_interconnect_0_router_008.sv(49) " "Verilog HDL Declaration information at lab71_soc_mm_interconnect_0_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_router_008.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1666936836577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab71_soc_mm_interconnect_0_router_008_default_decode " "Found entity 1: lab71_soc_mm_interconnect_0_router_008_default_decode" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_router_008.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936836580 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab71_soc_mm_interconnect_0_router_008 " "Found entity 2: lab71_soc_mm_interconnect_0_router_008" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_router_008.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_router_008.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936836580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666936836580 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab71_soc_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at lab71_soc_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_router_003.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1666936836582 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab71_soc_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at lab71_soc_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_router_003.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1666936836583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab71_soc_mm_interconnect_0_router_003_default_decode " "Found entity 1: lab71_soc_mm_interconnect_0_router_003_default_decode" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_router_003.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936836585 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab71_soc_mm_interconnect_0_router_003 " "Found entity 2: lab71_soc_mm_interconnect_0_router_003" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_router_003.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936836585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666936836585 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab71_soc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at lab71_soc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1666936836588 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab71_soc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at lab71_soc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1666936836588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab71_soc_mm_interconnect_0_router_002_default_decode " "Found entity 1: lab71_soc_mm_interconnect_0_router_002_default_decode" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936836590 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab71_soc_mm_interconnect_0_router_002 " "Found entity 2: lab71_soc_mm_interconnect_0_router_002" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936836590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666936836590 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab71_soc_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at lab71_soc_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1666936836593 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab71_soc_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at lab71_soc_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1666936836593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab71_soc_mm_interconnect_0_router_001_default_decode " "Found entity 1: lab71_soc_mm_interconnect_0_router_001_default_decode" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936836596 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab71_soc_mm_interconnect_0_router_001 " "Found entity 2: lab71_soc_mm_interconnect_0_router_001" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936836596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666936836596 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab71_soc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at lab71_soc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1666936836598 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab71_soc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at lab71_soc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1666936836599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab71_soc_mm_interconnect_0_router_default_decode " "Found entity 1: lab71_soc_mm_interconnect_0_router_default_decode" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936836601 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab71_soc_mm_interconnect_0_router " "Found entity 2: lab71_soc_mm_interconnect_0_router" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936836601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666936836601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab71_soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file lab71_soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "lab71_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936836607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666936836607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab71_soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab71_soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "lab71_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936836611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666936836611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab71_soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab71_soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "lab71_soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936836616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666936836616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab71_soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab71_soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "lab71_soc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936836620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666936836620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab71_soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab71_soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "lab71_soc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936836625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666936836625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab71_soc/synthesis/submodules/lab71_soc_usb_rst.v 1 1 " "Found 1 design units, including 1 entities, in source file lab71_soc/synthesis/submodules/lab71_soc_usb_rst.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab71_soc_usb_rst " "Found entity 1: lab71_soc_usb_rst" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_usb_rst.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_usb_rst.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936836630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666936836630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab71_soc/synthesis/submodules/lab71_soc_usb_gpx.v 1 1 " "Found 1 design units, including 1 entities, in source file lab71_soc/synthesis/submodules/lab71_soc_usb_gpx.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab71_soc_usb_gpx " "Found entity 1: lab71_soc_usb_gpx" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_usb_gpx.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_usb_gpx.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936836635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666936836635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab71_soc/synthesis/submodules/lab71_soc_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab71_soc/synthesis/submodules/lab71_soc_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab71_soc_timer_0 " "Found entity 1: lab71_soc_timer_0" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_timer_0.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936836641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666936836641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab71_soc/synthesis/submodules/lab71_soc_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab71_soc/synthesis/submodules/lab71_soc_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab71_soc_sysid_qsys_0 " "Found entity 1: lab71_soc_sysid_qsys_0" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_sysid_qsys_0.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936836645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666936836645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab71_soc/synthesis/submodules/lab71_soc_spi_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab71_soc/synthesis/submodules/lab71_soc_spi_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab71_soc_spi_0 " "Found entity 1: lab71_soc_spi_0" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_spi_0.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_spi_0.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936836651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666936836651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab71_soc/synthesis/submodules/lab71_soc_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file lab71_soc/synthesis/submodules/lab71_soc_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab71_soc_sdram_pll_dffpipe_l2c " "Found entity 1: lab71_soc_sdram_pll_dffpipe_l2c" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_sdram_pll.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_sdram_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936836660 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab71_soc_sdram_pll_stdsync_sv6 " "Found entity 2: lab71_soc_sdram_pll_stdsync_sv6" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_sdram_pll.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_sdram_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936836660 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab71_soc_sdram_pll_altpll_vg92 " "Found entity 3: lab71_soc_sdram_pll_altpll_vg92" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_sdram_pll.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_sdram_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936836660 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab71_soc_sdram_pll " "Found entity 4: lab71_soc_sdram_pll" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_sdram_pll.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_sdram_pll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936836660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666936836660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab71_soc/synthesis/submodules/lab71_soc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file lab71_soc/synthesis/submodules/lab71_soc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab71_soc_sdram_input_efifo_module " "Found entity 1: lab71_soc_sdram_input_efifo_module" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_sdram.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936836667 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab71_soc_sdram " "Found entity 2: lab71_soc_sdram" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_sdram.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936836667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666936836667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab71_soc/synthesis/submodules/lab71_soc_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab71_soc/synthesis/submodules/lab71_soc_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab71_soc_onchip_memory2_0 " "Found entity 1: lab71_soc_onchip_memory2_0" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_onchip_memory2_0.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936836672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666936836672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab71_soc_nios2_gen2_0 " "Found entity 1: lab71_soc_nios2_gen2_0" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936836677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666936836677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab71_soc_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: lab71_soc_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936836716 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab71_soc_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: lab71_soc_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936836716 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab71_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: lab71_soc_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936836716 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab71_soc_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: lab71_soc_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936836716 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab71_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: lab71_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936836716 ""} { "Info" "ISGN_ENTITY_NAME" "6 lab71_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: lab71_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936836716 ""} { "Info" "ISGN_ENTITY_NAME" "7 lab71_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: lab71_soc_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936836716 ""} { "Info" "ISGN_ENTITY_NAME" "8 lab71_soc_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: lab71_soc_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936836716 ""} { "Info" "ISGN_ENTITY_NAME" "9 lab71_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: lab71_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936836716 ""} { "Info" "ISGN_ENTITY_NAME" "10 lab71_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: lab71_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936836716 ""} { "Info" "ISGN_ENTITY_NAME" "11 lab71_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: lab71_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936836716 ""} { "Info" "ISGN_ENTITY_NAME" "12 lab71_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: lab71_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936836716 ""} { "Info" "ISGN_ENTITY_NAME" "13 lab71_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: lab71_soc_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936836716 ""} { "Info" "ISGN_ENTITY_NAME" "14 lab71_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: lab71_soc_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936836716 ""} { "Info" "ISGN_ENTITY_NAME" "15 lab71_soc_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: lab71_soc_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936836716 ""} { "Info" "ISGN_ENTITY_NAME" "16 lab71_soc_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: lab71_soc_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936836716 ""} { "Info" "ISGN_ENTITY_NAME" "17 lab71_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: lab71_soc_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936836716 ""} { "Info" "ISGN_ENTITY_NAME" "18 lab71_soc_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: lab71_soc_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936836716 ""} { "Info" "ISGN_ENTITY_NAME" "19 lab71_soc_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: lab71_soc_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936836716 ""} { "Info" "ISGN_ENTITY_NAME" "20 lab71_soc_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: lab71_soc_nios2_gen2_0_cpu_nios2_oci" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936836716 ""} { "Info" "ISGN_ENTITY_NAME" "21 lab71_soc_nios2_gen2_0_cpu " "Found entity 21: lab71_soc_nios2_gen2_0_cpu" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936836716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666936836716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab71_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: lab71_soc_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936836723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666936836723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab71_soc_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: lab71_soc_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936836729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666936836729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936836735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666936836735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab71_soc_nios2_gen2_0_cpu_test_bench " "Found entity 1: lab71_soc_nios2_gen2_0_cpu_test_bench" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936836741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666936836741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab71_soc/synthesis/submodules/lab71_soc_leds_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file lab71_soc/synthesis/submodules/lab71_soc_leds_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab71_soc_leds_pio " "Found entity 1: lab71_soc_leds_pio" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_leds_pio.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_leds_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936836746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666936836746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab71_soc/synthesis/submodules/lab71_soc_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file lab71_soc/synthesis/submodules/lab71_soc_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab71_soc_keycode " "Found entity 1: lab71_soc_keycode" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_keycode.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936836752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666936836752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab71_soc/synthesis/submodules/lab71_soc_key.v 1 1 " "Found 1 design units, including 1 entities, in source file lab71_soc/synthesis/submodules/lab71_soc_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab71_soc_key " "Found entity 1: lab71_soc_key" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_key.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936836758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666936836758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab71_soc/synthesis/submodules/lab71_soc_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file lab71_soc/synthesis/submodules/lab71_soc_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab71_soc_jtag_uart_sim_scfifo_w " "Found entity 1: lab71_soc_jtag_uart_sim_scfifo_w" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_jtag_uart.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936836771 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab71_soc_jtag_uart_scfifo_w " "Found entity 2: lab71_soc_jtag_uart_scfifo_w" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_jtag_uart.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936836771 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab71_soc_jtag_uart_sim_scfifo_r " "Found entity 3: lab71_soc_jtag_uart_sim_scfifo_r" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_jtag_uart.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936836771 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab71_soc_jtag_uart_scfifo_r " "Found entity 4: lab71_soc_jtag_uart_scfifo_r" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_jtag_uart.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936836771 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab71_soc_jtag_uart " "Found entity 5: lab71_soc_jtag_uart" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_jtag_uart.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936836771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666936836771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab71_soc/synthesis/submodules/lab71_soc_hex_digits_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file lab71_soc/synthesis/submodules/lab71_soc_hex_digits_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab71_soc_hex_digits_pio " "Found entity 1: lab71_soc_hex_digits_pio" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_hex_digits_pio.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_hex_digits_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936836777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666936836777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab71_soc/synthesis/submodules/vga_text_avl_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab71_soc/synthesis/submodules/vga_text_avl_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_text_avl_interface " "Found entity 1: vga_text_avl_interface" {  } { { "lab71_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/vga_text_avl_interface.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936836782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666936836782 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1666936836785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936836789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666936836789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "VGA_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/VGA_controller.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936836795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666936836795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab7 " "Found entity 1: lab7" {  } { { "lab7.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab7.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936836802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666936836802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "font_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file font_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 font_rom " "Found entity 1: font_rom" {  } { { "font_rom.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/font_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936836810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666936836810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_text_avl_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_text_avl_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_text_avl_interface " "Found entity 1: vga_text_avl_interface" {  } { { "vga_text_avl_interface.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/vga_text_avl_interface.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936836818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666936836818 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "font_add vga_text_avl_interface.sv(64) " "Verilog HDL Implicit Net warning at vga_text_avl_interface.sv(64): created implicit net for \"font_add\"" {  } { { "lab71_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/vga_text_avl_interface.sv" 64 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936836819 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Reset_h lab7.sv(112) " "Verilog HDL Implicit Net warning at lab7.sv(112): created implicit net for \"Reset_h\"" {  } { { "lab7.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab7.sv" 112 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936836819 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "font_add vga_text_avl_interface.sv(64) " "Verilog HDL Implicit Net warning at vga_text_avl_interface.sv(64): created implicit net for \"font_add\"" {  } { { "vga_text_avl_interface.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/vga_text_avl_interface.sv" 64 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936836819 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab71_soc_sdram.v(318) " "Verilog HDL or VHDL warning at lab71_soc_sdram.v(318): conditional expression evaluates to a constant" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_sdram.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1666936836830 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab71_soc_sdram.v(328) " "Verilog HDL or VHDL warning at lab71_soc_sdram.v(328): conditional expression evaluates to a constant" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_sdram.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1666936836830 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab71_soc_sdram.v(338) " "Verilog HDL or VHDL warning at lab71_soc_sdram.v(338): conditional expression evaluates to a constant" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_sdram.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1666936836830 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab71_soc_sdram.v(682) " "Verilog HDL or VHDL warning at lab71_soc_sdram.v(682): conditional expression evaluates to a constant" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_sdram.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1666936836831 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab71_soc_spi_0.v(402) " "Verilog HDL or VHDL warning at lab71_soc_spi_0.v(402): conditional expression evaluates to a constant" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_spi_0.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_spi_0.v" 402 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1666936836832 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab7 " "Elaborating entity \"lab7\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1666936836997 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Reset_h lab7.sv(112) " "Verilog HDL or VHDL warning at lab7.sv(112): object \"Reset_h\" assigned a value but never read" {  } { { "lab7.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab7.sv" 112 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1666936836997 "|lab7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:hex_driver4 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:hex_driver4\"" {  } { { "lab7.sv" "hex_driver4" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab7.sv" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936837010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc lab71_soc:u0 " "Elaborating entity \"lab71_soc\" for hierarchy \"lab71_soc:u0\"" {  } { { "lab7.sv" "u0" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab7.sv" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936837039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_text_avl_interface lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0 " "Elaborating entity \"vga_text_avl_interface\" for hierarchy \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\"" {  } { { "lab71_soc/synthesis/lab71_soc.v" "vga_text_mode_controller_0" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/lab71_soc.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936837071 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "font_addr vga_text_avl_interface.sv(56) " "Verilog HDL or VHDL warning at vga_text_avl_interface.sv(56): object \"font_addr\" assigned a value but never read" {  } { { "lab71_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/vga_text_avl_interface.sv" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1666936837077 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_text_avl_interface.sv(110) " "Verilog HDL assignment warning at vga_text_avl_interface.sv(110): truncated value with size 32 to match size of target (10)" {  } { { "lab71_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/vga_text_avl_interface.sv" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666936837690 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_text_avl_interface.sv(111) " "Verilog HDL assignment warning at vga_text_avl_interface.sv(111): truncated value with size 32 to match size of target (10)" {  } { { "lab71_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/vga_text_avl_interface.sv" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666936837690 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vga_text_avl_interface.sv(126) " "Verilog HDL assignment warning at vga_text_avl_interface.sv(126): truncated value with size 32 to match size of target (11)" {  } { { "lab71_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/vga_text_avl_interface.sv" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666936837694 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 vga_text_avl_interface.sv(128) " "Verilog HDL assignment warning at vga_text_avl_interface.sv(128): truncated value with size 32 to match size of target (3)" {  } { { "lab71_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/vga_text_avl_interface.sv" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666936837694 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 vga_text_avl_interface.sv(152) " "Verilog HDL assignment warning at vga_text_avl_interface.sv(152): truncated value with size 8 to match size of target (4)" {  } { { "lab71_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/vga_text_avl_interface.sv" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666936837712 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 vga_text_avl_interface.sv(153) " "Verilog HDL assignment warning at vga_text_avl_interface.sv(153): truncated value with size 8 to match size of target (4)" {  } { { "lab71_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/vga_text_avl_interface.sv" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666936837712 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 vga_text_avl_interface.sv(154) " "Verilog HDL assignment warning at vga_text_avl_interface.sv(154): truncated value with size 8 to match size of target (4)" {  } { { "lab71_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/vga_text_avl_interface.sv" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666936837712 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_controller " "Elaborating entity \"vga_controller\" for hierarchy \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_controller\"" {  } { { "lab71_soc/synthesis/submodules/vga_text_avl_interface.sv" "vga_controller" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/vga_text_avl_interface.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936866064 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(76) " "Verilog HDL assignment warning at VGA_controller.sv(76): truncated value with size 32 to match size of target (10)" {  } { { "VGA_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/VGA_controller.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666936866065 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|vga_controller:vga_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(79) " "Verilog HDL assignment warning at VGA_controller.sv(79): truncated value with size 32 to match size of target (10)" {  } { { "VGA_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/VGA_controller.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666936866065 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|vga_controller:vga_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "font_rom lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|font_rom:font_rom " "Elaborating entity \"font_rom\" for hierarchy \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|font_rom:font_rom\"" {  } { { "lab71_soc/synthesis/submodules/vga_text_avl_interface.sv" "font_rom" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/vga_text_avl_interface.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936866078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_hex_digits_pio lab71_soc:u0\|lab71_soc_hex_digits_pio:hex_digits_pio " "Elaborating entity \"lab71_soc_hex_digits_pio\" for hierarchy \"lab71_soc:u0\|lab71_soc_hex_digits_pio:hex_digits_pio\"" {  } { { "lab71_soc/synthesis/lab71_soc.v" "hex_digits_pio" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/lab71_soc.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936866134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_jtag_uart lab71_soc:u0\|lab71_soc_jtag_uart:jtag_uart " "Elaborating entity \"lab71_soc_jtag_uart\" for hierarchy \"lab71_soc:u0\|lab71_soc_jtag_uart:jtag_uart\"" {  } { { "lab71_soc/synthesis/lab71_soc.v" "jtag_uart" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/lab71_soc.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936866147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_jtag_uart_scfifo_w lab71_soc:u0\|lab71_soc_jtag_uart:jtag_uart\|lab71_soc_jtag_uart_scfifo_w:the_lab71_soc_jtag_uart_scfifo_w " "Elaborating entity \"lab71_soc_jtag_uart_scfifo_w\" for hierarchy \"lab71_soc:u0\|lab71_soc_jtag_uart:jtag_uart\|lab71_soc_jtag_uart_scfifo_w:the_lab71_soc_jtag_uart_scfifo_w\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_jtag_uart.v" "the_lab71_soc_jtag_uart_scfifo_w" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936866161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo lab71_soc:u0\|lab71_soc_jtag_uart:jtag_uart\|lab71_soc_jtag_uart_scfifo_w:the_lab71_soc_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"lab71_soc:u0\|lab71_soc_jtag_uart:jtag_uart\|lab71_soc_jtag_uart_scfifo_w:the_lab71_soc_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_jtag_uart.v" "wfifo" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936866334 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab71_soc:u0\|lab71_soc_jtag_uart:jtag_uart\|lab71_soc_jtag_uart_scfifo_w:the_lab71_soc_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"lab71_soc:u0\|lab71_soc_jtag_uart:jtag_uart\|lab71_soc_jtag_uart_scfifo_w:the_lab71_soc_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_jtag_uart.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936866340 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab71_soc:u0\|lab71_soc_jtag_uart:jtag_uart\|lab71_soc_jtag_uart_scfifo_w:the_lab71_soc_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"lab71_soc:u0\|lab71_soc_jtag_uart:jtag_uart\|lab71_soc_jtag_uart_scfifo_w:the_lab71_soc_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666936866340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666936866340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666936866340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666936866340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666936866340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666936866340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666936866340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666936866340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666936866340 ""}  } { { "lab71_soc/synthesis/submodules/lab71_soc_jtag_uart.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1666936866340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/scfifo_9621.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936866388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666936866388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 lab71_soc:u0\|lab71_soc_jtag_uart:jtag_uart\|lab71_soc_jtag_uart_scfifo_w:the_lab71_soc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"lab71_soc:u0\|lab71_soc_jtag_uart:jtag_uart\|lab71_soc_jtag_uart_scfifo_w:the_lab71_soc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936866393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/a_dpfifo_bb01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936866417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666936866417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 lab71_soc:u0\|lab71_soc_jtag_uart:jtag_uart\|lab71_soc_jtag_uart_scfifo_w:the_lab71_soc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"lab71_soc:u0\|lab71_soc_jtag_uart:jtag_uart\|lab71_soc_jtag_uart_scfifo_w:the_lab71_soc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/scfifo_9621.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936866423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936866447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666936866447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf lab71_soc:u0\|lab71_soc_jtag_uart:jtag_uart\|lab71_soc_jtag_uart_scfifo_w:the_lab71_soc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"lab71_soc:u0\|lab71_soc_jtag_uart:jtag_uart\|lab71_soc_jtag_uart_scfifo_w:the_lab71_soc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/a_dpfifo_bb01.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936866454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936866499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666936866499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 lab71_soc:u0\|lab71_soc_jtag_uart:jtag_uart\|lab71_soc_jtag_uart_scfifo_w:the_lab71_soc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"lab71_soc:u0\|lab71_soc_jtag_uart:jtag_uart\|lab71_soc_jtag_uart_scfifo_w:the_lab71_soc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936866508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/altsyncram_dtn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936866555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666936866555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 lab71_soc:u0\|lab71_soc_jtag_uart:jtag_uart\|lab71_soc_jtag_uart_scfifo_w:the_lab71_soc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"lab71_soc:u0\|lab71_soc_jtag_uart:jtag_uart\|lab71_soc_jtag_uart_scfifo_w:the_lab71_soc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936866563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936866610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666936866610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b lab71_soc:u0\|lab71_soc_jtag_uart:jtag_uart\|lab71_soc_jtag_uart_scfifo_w:the_lab71_soc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"lab71_soc:u0\|lab71_soc_jtag_uart:jtag_uart\|lab71_soc_jtag_uart_scfifo_w:the_lab71_soc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936866617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_jtag_uart_scfifo_r lab71_soc:u0\|lab71_soc_jtag_uart:jtag_uart\|lab71_soc_jtag_uart_scfifo_r:the_lab71_soc_jtag_uart_scfifo_r " "Elaborating entity \"lab71_soc_jtag_uart_scfifo_r\" for hierarchy \"lab71_soc:u0\|lab71_soc_jtag_uart:jtag_uart\|lab71_soc_jtag_uart_scfifo_r:the_lab71_soc_jtag_uart_scfifo_r\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_jtag_uart.v" "the_lab71_soc_jtag_uart_scfifo_r" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936866651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic lab71_soc:u0\|lab71_soc_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab71_soc_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"lab71_soc:u0\|lab71_soc_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab71_soc_jtag_uart_alt_jtag_atlantic\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_jtag_uart.v" "lab71_soc_jtag_uart_alt_jtag_atlantic" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936866924 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab71_soc:u0\|lab71_soc_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab71_soc_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"lab71_soc:u0\|lab71_soc_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab71_soc_jtag_uart_alt_jtag_atlantic\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_jtag_uart.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936866938 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab71_soc:u0\|lab71_soc_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab71_soc_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"lab71_soc:u0\|lab71_soc_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab71_soc_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666936866938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666936866938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666936866938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666936866938 ""}  } { { "lab71_soc/synthesis/submodules/lab71_soc_jtag_uart.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1666936866938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter lab71_soc:u0\|lab71_soc_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab71_soc_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"lab71_soc:u0\|lab71_soc_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab71_soc_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936867348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl lab71_soc:u0\|lab71_soc_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab71_soc_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"lab71_soc:u0\|lab71_soc_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab71_soc_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936867453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_key lab71_soc:u0\|lab71_soc_key:key " "Elaborating entity \"lab71_soc_key\" for hierarchy \"lab71_soc:u0\|lab71_soc_key:key\"" {  } { { "lab71_soc/synthesis/lab71_soc.v" "key" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/lab71_soc.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936867494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_keycode lab71_soc:u0\|lab71_soc_keycode:keycode " "Elaborating entity \"lab71_soc_keycode\" for hierarchy \"lab71_soc:u0\|lab71_soc_keycode:keycode\"" {  } { { "lab71_soc/synthesis/lab71_soc.v" "keycode" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/lab71_soc.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936867506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_leds_pio lab71_soc:u0\|lab71_soc_leds_pio:leds_pio " "Elaborating entity \"lab71_soc_leds_pio\" for hierarchy \"lab71_soc:u0\|lab71_soc_leds_pio:leds_pio\"" {  } { { "lab71_soc/synthesis/lab71_soc.v" "leds_pio" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/lab71_soc.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936867518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_nios2_gen2_0 lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"lab71_soc_nios2_gen2_0\" for hierarchy \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\"" {  } { { "lab71_soc/synthesis/lab71_soc.v" "nios2_gen2_0" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/lab71_soc.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936867529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_nios2_gen2_0_cpu lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu " "Elaborating entity \"lab71_soc_nios2_gen2_0_cpu\" for hierarchy \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0.v" "cpu" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936867543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_nios2_gen2_0_cpu_test_bench lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_test_bench:the_lab71_soc_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"lab71_soc_nios2_gen2_0_cpu_test_bench\" for hierarchy \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_test_bench:the_lab71_soc_nios2_gen2_0_cpu_test_bench\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" "the_lab71_soc_nios2_gen2_0_cpu_test_bench" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936867613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_nios2_gen2_0_cpu_register_bank_a_module lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_register_bank_a_module:lab71_soc_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"lab71_soc_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_register_bank_a_module:lab71_soc_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" "lab71_soc_nios2_gen2_0_cpu_register_bank_a" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936867628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_register_bank_a_module:lab71_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_register_bank_a_module:lab71_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936867733 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_register_bank_a_module:lab71_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_register_bank_a_module:lab71_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936867743 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_register_bank_a_module:lab71_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_register_bank_a_module:lab71_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666936867743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666936867743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666936867743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666936867743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666936867743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666936867743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666936867743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666936867743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666936867743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666936867743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666936867743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666936867743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666936867743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666936867743 ""}  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1666936867743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/altsyncram_s0c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936867801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666936867801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_register_bank_a_module:lab71_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_register_bank_a_module:lab71_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936867806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_nios2_gen2_0_cpu_register_bank_b_module lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_register_bank_b_module:lab71_soc_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"lab71_soc_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_register_bank_b_module:lab71_soc_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" "lab71_soc_nios2_gen2_0_cpu_register_bank_b" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936867842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_nios2_gen2_0_cpu_nios2_oci lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"lab71_soc_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" "the_lab71_soc_nios2_gen2_0_cpu_nios2_oci" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936867887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_nios2_gen2_0_cpu_nios2_oci_debug lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"lab71_soc_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" "the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936867910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936867956 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936867960 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666936867960 ""}  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1666936867960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_nios2_gen2_0_cpu_nios2_oci_break lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"lab71_soc_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" "the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936867973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_nios2_gen2_0_cpu_nios2_oci_xbrk lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"lab71_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" "the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936867994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_nios2_gen2_0_cpu_nios2_oci_dbrk lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"lab71_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" "the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936868005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_nios2_gen2_0_cpu_nios2_oci_itrace lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"lab71_soc_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" "the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936868018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_nios2_gen2_0_cpu_nios2_oci_dtrace lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"lab71_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" "the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936868031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_nios2_gen2_0_cpu_nios2_oci_td_mode lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:lab71_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"lab71_soc_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:lab71_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" "lab71_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936868052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_nios2_gen2_0_cpu_nios2_oci_fifo lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"lab71_soc_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" "the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936868064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"lab71_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" "the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936868089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"lab71_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" "the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936868100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"lab71_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" "the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936868111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_nios2_gen2_0_cpu_nios2_oci_pib lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"lab71_soc_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" "the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936868122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_nios2_gen2_0_cpu_nios2_oci_im lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_im:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"lab71_soc_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_im:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" "the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936868132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_nios2_gen2_0_cpu_nios2_avalon_reg lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"lab71_soc_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71_soc_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" "the_lab71_soc_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936868145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_nios2_gen2_0_cpu_nios2_ocimem lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab71_soc_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"lab71_soc_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab71_soc_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" "the_lab71_soc_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936868158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_nios2_gen2_0_cpu_ociram_sp_ram_module lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab71_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab71_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab71_soc_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"lab71_soc_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab71_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab71_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab71_soc_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" "lab71_soc_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936868178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab71_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab71_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab71_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab71_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab71_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab71_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936868196 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab71_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab71_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab71_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab71_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab71_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab71_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936868205 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab71_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab71_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab71_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab71_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab71_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab71_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666936868205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666936868205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666936868205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666936868205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666936868205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666936868205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666936868205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666936868205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666936868205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666936868205 ""}  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1666936868205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936868264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666936868264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab71_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab71_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab71_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab71_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab71_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab71_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936868269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" "the_lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936868302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_nios2_gen2_0_cpu_debug_slave_tck lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab71_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab71_soc_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"lab71_soc_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab71_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab71_soc_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_lab71_soc_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936868315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_nios2_gen2_0_cpu_debug_slave_sysclk lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab71_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab71_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"lab71_soc_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab71_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab71_soc_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_lab71_soc_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936868353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab71_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab71_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "lab71_soc_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936868433 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab71_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab71_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936868440 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab71_soc_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab71_soc_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666936868440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666936868440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666936868440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666936868440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666936868440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666936868440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666936868440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666936868440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666936868440 ""}  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1666936868440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab71_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab71_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936868452 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab71_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab71_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab71_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab71_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936868460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab71_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab71_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936868472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab71_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab71_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936868492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_onchip_memory2_0 lab71_soc:u0\|lab71_soc_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"lab71_soc_onchip_memory2_0\" for hierarchy \"lab71_soc:u0\|lab71_soc_onchip_memory2_0:onchip_memory2_0\"" {  } { { "lab71_soc/synthesis/lab71_soc.v" "onchip_memory2_0" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/lab71_soc.v" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936868520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab71_soc:u0\|lab71_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab71_soc:u0\|lab71_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_onchip_memory2_0.v" "the_altsyncram" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936868538 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab71_soc:u0\|lab71_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab71_soc:u0\|lab71_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_onchip_memory2_0.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936868548 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab71_soc:u0\|lab71_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab71_soc:u0\|lab71_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666936868548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file lab71_soc_onchip_memory2_0.hex " "Parameter \"init_file\" = \"lab71_soc_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666936868548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666936868548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4 " "Parameter \"maximum_depth\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666936868548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666936868548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666936868548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666936868548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666936868548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666936868548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666936868548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666936868548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666936868548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666936868548 ""}  } { { "lab71_soc/synthesis/submodules/lab71_soc_onchip_memory2_0.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1666936868548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_27g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_27g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_27g1 " "Found entity 1: altsyncram_27g1" {  } { { "db/altsyncram_27g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/altsyncram_27g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936868607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666936868607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_27g1 lab71_soc:u0\|lab71_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27g1:auto_generated " "Elaborating entity \"altsyncram_27g1\" for hierarchy \"lab71_soc:u0\|lab71_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936868612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_sdram lab71_soc:u0\|lab71_soc_sdram:sdram " "Elaborating entity \"lab71_soc_sdram\" for hierarchy \"lab71_soc:u0\|lab71_soc_sdram:sdram\"" {  } { { "lab71_soc/synthesis/lab71_soc.v" "sdram" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/lab71_soc.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936868897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_sdram_input_efifo_module lab71_soc:u0\|lab71_soc_sdram:sdram\|lab71_soc_sdram_input_efifo_module:the_lab71_soc_sdram_input_efifo_module " "Elaborating entity \"lab71_soc_sdram_input_efifo_module\" for hierarchy \"lab71_soc:u0\|lab71_soc_sdram:sdram\|lab71_soc_sdram_input_efifo_module:the_lab71_soc_sdram_input_efifo_module\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_sdram.v" "the_lab71_soc_sdram_input_efifo_module" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936868939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_sdram_pll lab71_soc:u0\|lab71_soc_sdram_pll:sdram_pll " "Elaborating entity \"lab71_soc_sdram_pll\" for hierarchy \"lab71_soc:u0\|lab71_soc_sdram_pll:sdram_pll\"" {  } { { "lab71_soc/synthesis/lab71_soc.v" "sdram_pll" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/lab71_soc.v" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936868954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_sdram_pll_stdsync_sv6 lab71_soc:u0\|lab71_soc_sdram_pll:sdram_pll\|lab71_soc_sdram_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"lab71_soc_sdram_pll_stdsync_sv6\" for hierarchy \"lab71_soc:u0\|lab71_soc_sdram_pll:sdram_pll\|lab71_soc_sdram_pll_stdsync_sv6:stdsync2\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_sdram_pll.v" "stdsync2" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_sdram_pll.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936868965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_sdram_pll_dffpipe_l2c lab71_soc:u0\|lab71_soc_sdram_pll:sdram_pll\|lab71_soc_sdram_pll_stdsync_sv6:stdsync2\|lab71_soc_sdram_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"lab71_soc_sdram_pll_dffpipe_l2c\" for hierarchy \"lab71_soc:u0\|lab71_soc_sdram_pll:sdram_pll\|lab71_soc_sdram_pll_stdsync_sv6:stdsync2\|lab71_soc_sdram_pll_dffpipe_l2c:dffpipe3\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_sdram_pll.v" "dffpipe3" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_sdram_pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936868975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_sdram_pll_altpll_vg92 lab71_soc:u0\|lab71_soc_sdram_pll:sdram_pll\|lab71_soc_sdram_pll_altpll_vg92:sd1 " "Elaborating entity \"lab71_soc_sdram_pll_altpll_vg92\" for hierarchy \"lab71_soc:u0\|lab71_soc_sdram_pll:sdram_pll\|lab71_soc_sdram_pll_altpll_vg92:sd1\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_sdram_pll.v" "sd1" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_sdram_pll.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936868986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_spi_0 lab71_soc:u0\|lab71_soc_spi_0:spi_0 " "Elaborating entity \"lab71_soc_spi_0\" for hierarchy \"lab71_soc:u0\|lab71_soc_spi_0:spi_0\"" {  } { { "lab71_soc/synthesis/lab71_soc.v" "spi_0" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/lab71_soc.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936868998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_sysid_qsys_0 lab71_soc:u0\|lab71_soc_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"lab71_soc_sysid_qsys_0\" for hierarchy \"lab71_soc:u0\|lab71_soc_sysid_qsys_0:sysid_qsys_0\"" {  } { { "lab71_soc/synthesis/lab71_soc.v" "sysid_qsys_0" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/lab71_soc.v" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936869016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_timer_0 lab71_soc:u0\|lab71_soc_timer_0:timer_0 " "Elaborating entity \"lab71_soc_timer_0\" for hierarchy \"lab71_soc:u0\|lab71_soc_timer_0:timer_0\"" {  } { { "lab71_soc/synthesis/lab71_soc.v" "timer_0" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/lab71_soc.v" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936869026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_usb_gpx lab71_soc:u0\|lab71_soc_usb_gpx:usb_gpx " "Elaborating entity \"lab71_soc_usb_gpx\" for hierarchy \"lab71_soc:u0\|lab71_soc_usb_gpx:usb_gpx\"" {  } { { "lab71_soc/synthesis/lab71_soc.v" "usb_gpx" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/lab71_soc.v" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936869050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_usb_rst lab71_soc:u0\|lab71_soc_usb_rst:usb_rst " "Elaborating entity \"lab71_soc_usb_rst\" for hierarchy \"lab71_soc:u0\|lab71_soc_usb_rst:usb_rst\"" {  } { { "lab71_soc/synthesis/lab71_soc.v" "usb_rst" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/lab71_soc.v" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936869067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_mm_interconnect_0 lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"lab71_soc_mm_interconnect_0\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\"" {  } { { "lab71_soc/synthesis/lab71_soc.v" "mm_interconnect_0" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/lab71_soc.v" 467 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936869077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" 1378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936869440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" 1438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936869456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" 1502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936869470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_text_mode_controller_0_avl_mm_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_text_mode_controller_0_avl_mm_slave_translator\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" "vga_text_mode_controller_0_avl_mm_slave_translator" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" 1566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936869486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" 1630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936869502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" 1694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936869517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" "sdram_pll_pll_slave_translator" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" 1758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936869533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" 1822 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936869548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" 1886 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936869563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" "key_s1_translator" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" 1950 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936869578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" "timer_0_s1_translator" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" 2398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936869627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" "spi_0_spi_control_port_translator" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" 2462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936869642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" 2543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936869658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936869673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" 2708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936869686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "lab71_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936869704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" 2749 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936869719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rdata_fifo\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" "vga_text_mode_controller_0_avl_mm_slave_agent_rdata_fifo" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" 2915 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936869760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" "sdram_s1_agent" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" 3499 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936869839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "lab71_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936869855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" 3540 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936869872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" 3581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936869922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_mm_interconnect_0_router lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_router:router " "Elaborating entity \"lab71_soc_mm_interconnect_0_router\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_router:router\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" "router" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" 4722 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936870078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_mm_interconnect_0_router_default_decode lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_router:router\|lab71_soc_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"lab71_soc_mm_interconnect_0_router_default_decode\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_router:router\|lab71_soc_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_router.sv" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936870108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_mm_interconnect_0_router_001 lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"lab71_soc_mm_interconnect_0_router_001\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_router_001:router_001\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" "router_001" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" 4738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936870118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_mm_interconnect_0_router_001_default_decode lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_router_001:router_001\|lab71_soc_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"lab71_soc_mm_interconnect_0_router_001_default_decode\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_router_001:router_001\|lab71_soc_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_router_001.sv" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936870146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_mm_interconnect_0_router_002 lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"lab71_soc_mm_interconnect_0_router_002\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_router_002:router_002\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" "router_002" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" 4754 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936870155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_mm_interconnect_0_router_002_default_decode lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_router_002:router_002\|lab71_soc_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"lab71_soc_mm_interconnect_0_router_002_default_decode\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_router_002:router_002\|lab71_soc_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936870168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_mm_interconnect_0_router_003 lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"lab71_soc_mm_interconnect_0_router_003\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_router_003:router_003\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" "router_003" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" 4770 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936870178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_mm_interconnect_0_router_003_default_decode lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_router_003:router_003\|lab71_soc_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"lab71_soc_mm_interconnect_0_router_003_default_decode\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_router_003:router_003\|lab71_soc_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936870190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_mm_interconnect_0_router_008 lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_router_008:router_008 " "Elaborating entity \"lab71_soc_mm_interconnect_0_router_008\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_router_008:router_008\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" "router_008" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" 4850 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936870243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_mm_interconnect_0_router_008_default_decode lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_router_008:router_008\|lab71_soc_mm_interconnect_0_router_008_default_decode:the_default_decode " "Elaborating entity \"lab71_soc_mm_interconnect_0_router_008_default_decode\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_router_008:router_008\|lab71_soc_mm_interconnect_0_router_008_default_decode:the_default_decode\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_router_008.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_router_008.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936870254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" 5044 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936870357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "lab71_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936870368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_mm_interconnect_0_cmd_demux lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"lab71_soc_mm_interconnect_0_cmd_demux\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" "cmd_demux" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" 5151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936870379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_mm_interconnect_0_cmd_demux_001 lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"lab71_soc_mm_interconnect_0_cmd_demux_001\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" 5252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936870402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_mm_interconnect_0_cmd_mux lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"lab71_soc_mm_interconnect_0_cmd_mux\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" "cmd_mux" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" 5275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936870424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936870440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "lab71_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936870449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_mm_interconnect_0_cmd_mux_001 lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"lab71_soc_mm_interconnect_0_cmd_mux_001\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" 5292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936870460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_mm_interconnect_0_rsp_demux lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"lab71_soc_mm_interconnect_0_rsp_demux\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" "rsp_demux" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" 5637 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936870652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_mm_interconnect_0_rsp_demux_001 lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"lab71_soc_mm_interconnect_0_rsp_demux_001\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" 5654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936870663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_mm_interconnect_0_rsp_mux lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"lab71_soc_mm_interconnect_0_rsp_mux\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" "rsp_mux" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" 6083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936870736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_rsp_mux.sv" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936870789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "lab71_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936870798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_mm_interconnect_0_rsp_mux_001 lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"lab71_soc_mm_interconnect_0_rsp_mux_001\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" 6184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936870808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_rsp_mux_001.sv" 518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936870856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "lab71_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936870865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" 6250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936870875 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "lab71_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1666936870881 "|lab7|lab71_soc:u0|lab71_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "lab71_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1666936870882 "|lab7|lab71_soc:u0|lab71_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "lab71_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1666936870882 "|lab7|lab71_soc:u0|lab71_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" 6316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936870913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" "crosser" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" 6350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936870938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "lab71_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936870949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "lab71_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936870973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_mm_interconnect_0_avalon_st_adapter lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"lab71_soc_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" 6549 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936871067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|lab71_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"lab71_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|lab71_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936871076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_mm_interconnect_0_avalon_st_adapter_006 lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006 " "Elaborating entity \"lab71_soc_mm_interconnect_0_avalon_st_adapter_006\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" "avalon_st_adapter_006" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" 6723 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936871124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0 lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006\|lab71_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0:error_adapter_0 " "Elaborating entity \"lab71_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006\|lab71_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0:error_adapter_0\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_avalon_st_adapter_006.v" "error_adapter_0" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_avalon_st_adapter_006.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936871132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_irq_mapper lab71_soc:u0\|lab71_soc_irq_mapper:irq_mapper " "Elaborating entity \"lab71_soc_irq_mapper\" for hierarchy \"lab71_soc:u0\|lab71_soc_irq_mapper:irq_mapper\"" {  } { { "lab71_soc/synthesis/lab71_soc.v" "irq_mapper" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/lab71_soc.v" 476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936871211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lab71_soc:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lab71_soc:u0\|altera_reset_controller:rst_controller\"" {  } { { "lab71_soc/synthesis/lab71_soc.v" "rst_controller" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/lab71_soc.v" 539 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936871219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer lab71_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"lab71_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "lab71_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936871228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer lab71_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"lab71_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "lab71_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936871236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lab71_soc:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lab71_soc:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "lab71_soc/synthesis/lab71_soc.v" "rst_controller_001" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/lab71_soc.v" 602 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936871245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lab71_soc:u0\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lab71_soc:u0\|altera_reset_controller:rst_controller_002\"" {  } { { "lab71_soc/synthesis/lab71_soc.v" "rst_controller_002" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/lab71_soc.v" 665 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936871262 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1666936874144 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.10.28.01:01:16 Progress: Loading sldc3a581be/alt_sld_fab_wrapper_hw.tcl " "2022.10.28.01:01:16 Progress: Loading sldc3a581be/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666936876696 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666936879388 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666936879466 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666936884759 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666936884812 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666936884867 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666936884934 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666936884938 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666936884938 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1666936885614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc3a581be/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc3a581be/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldc3a581be/alt_sld_fab.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/sldc3a581be/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936885793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666936885793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936885854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666936885854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936885865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666936885865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936885910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666936885910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936885968 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936885968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666936885968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666936886015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666936886015 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "lab71_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1666936901724 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1666936901724 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1666936942338 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[10\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[10\]\" and its non-tri-state driver." {  } { { "lab7.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab7.sv" 57 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1666936942725 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[11\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[11\]\" and its non-tri-state driver." {  } { { "lab7.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab7.sv" 57 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1666936942725 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[13\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[13\]\" and its non-tri-state driver." {  } { { "lab7.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab7.sv" 57 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1666936942725 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_RESET_N " "Inserted always-enabled tri-state buffer between \"ARDUINO_RESET_N\" and its non-tri-state driver." {  } { { "lab7.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab7.sv" 60 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1666936942725 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1666936942725 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "lab7.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab7.sv" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1666936942726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "lab7.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab7.sv" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1666936942726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "lab7.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab7.sv" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1666936942726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "lab7.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab7.sv" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1666936942726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "lab7.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab7.sv" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1666936942726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "lab7.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab7.sv" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1666936942726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[6\] " "bidirectional pin \"ARDUINO_IO\[6\]\" has no driver" {  } { { "lab7.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab7.sv" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1666936942726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[7\] " "bidirectional pin \"ARDUINO_IO\[7\]\" has no driver" {  } { { "lab7.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab7.sv" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1666936942726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "lab7.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab7.sv" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1666936942726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "lab7.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab7.sv" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1666936942726 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1666936942726 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_sdram.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_sdram.v" 442 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" 3878 -1 0 } } { "lab71_soc/synthesis/submodules/lab71_soc_sdram.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_sdram.v" 356 -1 0 } } { "lab71_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "lab71_soc/synthesis/submodules/lab71_soc_jtag_uart.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_jtag_uart.v" 352 -1 0 } } { "lab71_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "lab71_soc/synthesis/submodules/lab71_soc_sdram.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_sdram.v" 306 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "lab71_soc/synthesis/submodules/lab71_soc_spi_0.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_spi_0.v" 243 -1 0 } } { "lab71_soc/synthesis/submodules/lab71_soc_spi_0.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_spi_0.v" 132 -1 0 } } { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" 3500 -1 0 } } { "lab71_soc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "lab71_soc/synthesis/submodules/lab71_soc_jtag_uart.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_jtag_uart.v" 398 -1 0 } } { "lab71_soc/synthesis/submodules/lab71_soc_spi_0.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_spi_0.v" 253 -1 0 } } { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "lab71_soc/synthesis/submodules/lab71_soc_sdram_pll.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_sdram_pll.v" 272 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "lab71_soc/synthesis/submodules/lab71_soc_timer_0.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_timer_0.v" 181 -1 0 } } { "lab71_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1666936942992 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1666936942992 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[10\]~synth " "Node \"ARDUINO_IO\[10\]~synth\"" {  } { { "lab7.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab7.sv" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666936950793 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[11\]~synth " "Node \"ARDUINO_IO\[11\]~synth\"" {  } { { "lab7.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab7.sv" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666936950793 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[13\]~synth " "Node \"ARDUINO_IO\[13\]~synth\"" {  } { { "lab7.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab7.sv" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666936950793 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_RESET_N~synth " "Node \"ARDUINO_RESET_N~synth\"" {  } { { "lab7.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab7.sv" 60 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666936950793 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1666936950793 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "lab7.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab7.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666936950793 "|lab7|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "lab7.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab7.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666936950793 "|lab7|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "lab7.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab7.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666936950793 "|lab7|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "lab7.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab7.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666936950793 "|lab7|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "lab7.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab7.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666936950793 "|lab7|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "lab7.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab7.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666936950793 "|lab7|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "lab7.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab7.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666936950793 "|lab7|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "lab7.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab7.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666936950793 "|lab7|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "lab7.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab7.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666936950793 "|lab7|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "lab7.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab7.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666936950793 "|lab7|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "lab7.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab7.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666936950793 "|lab7|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "lab7.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab7.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666936950793 "|lab7|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "lab7.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab7.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666936950793 "|lab7|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "lab7.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab7.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666936950793 "|lab7|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "lab7.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab7.sv" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666936950793 "|lab7|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1666936950793 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936951719 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4546 " "4546 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1666936965843 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1666936966350 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1666936966350 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936966455 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/ece385/lab71/output_files/lab71.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/ece385/lab71/output_files/lab71.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666936967781 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1666936970953 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666936970953 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "lab7.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab7.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666936972292 "|lab7|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "lab7.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab7.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666936972292 "|lab7|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "lab7.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab7.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666936972292 "|lab7|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "lab7.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab7.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666936972292 "|lab7|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "lab7.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab7.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666936972292 "|lab7|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "lab7.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab7.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666936972292 "|lab7|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "lab7.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab7.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666936972292 "|lab7|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "lab7.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab7.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666936972292 "|lab7|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "lab7.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab7.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666936972292 "|lab7|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "lab7.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab7.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666936972292 "|lab7|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1666936972292 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "34147 " "Implemented 34147 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1666936972292 ""} { "Info" "ICUT_CUT_TM_OPINS" "96 " "Implemented 96 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1666936972292 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "33 " "Implemented 33 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1666936972292 ""} { "Info" "ICUT_CUT_TM_LCELLS" "33856 " "Implemented 33856 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1666936972292 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1666936972292 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1666936972292 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1666936972292 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 72 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 72 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7103 " "Peak virtual memory: 7103 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666936972423 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 28 01:02:52 2022 " "Processing ended: Fri Oct 28 01:02:52 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666936972423 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:24 " "Elapsed time: 00:02:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666936972423 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:35 " "Total CPU time (on all processors): 00:02:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666936972423 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1666936972423 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1666936973783 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666936973790 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 28 01:02:53 2022 " "Processing started: Fri Oct 28 01:02:53 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666936973790 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1666936973790 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab71 -c lab71 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lab71 -c lab71" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1666936973790 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1666936973917 ""}
{ "Info" "0" "" "Project  = lab71" {  } {  } 0 0 "Project  = lab71" 0 0 "Fitter" 0 0 1666936973917 ""}
{ "Info" "0" "" "Revision = lab71" {  } {  } 0 0 "Revision = lab71" 0 0 "Fitter" 0 0 1666936973917 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1666936974183 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1666936974184 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab71 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"lab71\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1666936974293 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1666936974318 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1666936974318 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "lab71_soc:u0\|lab71_soc_sdram_pll:sdram_pll\|lab71_soc_sdram_pll_altpll_vg92:sd1\|pll7 MAX 10 PLL " "Implemented PLL \"lab71_soc:u0\|lab71_soc_sdram_pll:sdram_pll\|lab71_soc_sdram_pll_altpll_vg92:sd1\|pll7\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "lab71_soc:u0\|lab71_soc_sdram_pll:sdram_pll\|lab71_soc_sdram_pll_altpll_vg92:sd1\|wire_pll7_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for lab71_soc:u0\|lab71_soc_sdram_pll:sdram_pll\|lab71_soc_sdram_pll_altpll_vg92:sd1\|wire_pll7_clk\[0\] port" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_sdram_pll.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_sdram_pll.v" 150 -1 0 } } { "" "" { Generic "C:/intelFPGA_lite/18.1/ece385/lab71/" { { 0 { 0 ""} 0 1657 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1666936974359 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "lab71_soc:u0\|lab71_soc_sdram_pll:sdram_pll\|lab71_soc_sdram_pll_altpll_vg92:sd1\|wire_pll7_clk\[1\] 1 1 -18 -1000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -18 degrees (-1000 ps) for lab71_soc:u0\|lab71_soc_sdram_pll:sdram_pll\|lab71_soc_sdram_pll_altpll_vg92:sd1\|wire_pll7_clk\[1\] port" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_sdram_pll.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_sdram_pll.v" 150 -1 0 } } { "" "" { Generic "C:/intelFPGA_lite/18.1/ece385/lab71/" { { 0 { 0 ""} 0 1658 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1666936974359 ""}  } { { "lab71_soc/synthesis/submodules/lab71_soc_sdram_pll.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_sdram_pll.v" 150 -1 0 } } { "" "" { Generic "C:/intelFPGA_lite/18.1/ece385/lab71/" { { 0 { 0 ""} 0 1657 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1666936974359 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1666936974588 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1666936974597 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1666936975242 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1666936975242 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1666936975242 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1666936975242 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1666936975242 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1666936975242 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1666936975242 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1666936975242 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1666936975242 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1666936975242 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1666936975242 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1666936975242 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ece385/lab71/" { { 0 { 0 ""} 0 41067 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1666936975279 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ece385/lab71/" { { 0 { 0 ""} 0 41069 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1666936975279 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ece385/lab71/" { { 0 { 0 ""} 0 41071 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1666936975279 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ece385/lab71/" { { 0 { 0 ""} 0 41073 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1666936975279 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1666936975279 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1666936975280 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1666936975280 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1666936975280 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1666936975280 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1666936975287 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1666936976526 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1666936978824 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1666936978824 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1666936978824 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1666936978824 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1666936978824 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1666936978824 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1666936978824 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1666936978824 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1666936978824 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1666936978824 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1666936978824 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1666936978824 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1666936978824 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1666936978824 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1666936978824 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1666936978824 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1666936978824 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1666936978824 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1666936978824 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1666936978824 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1666936978824 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1666936978824 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1666936978824 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1666936978824 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1666936978824 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1666936978824 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1666936978824 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1666936978824 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1666936978824 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1666936978824 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1666936978824 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1666936978824 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1666936978824 ""}
{ "Info" "ISTA_SDC_FOUND" "lab71_soc/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'lab71_soc/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1666936978944 ""}
{ "Info" "ISTA_SDC_FOUND" "lab71_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'lab71_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1666936978972 ""}
{ "Info" "ISTA_SDC_FOUND" "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1666936978983 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MAX10_CLK1_50 " "Node: MAX10_CLK1_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lab71_soc:u0\|lab71_soc_sdram:sdram\|m_addr\[0\] MAX10_CLK1_50 " "Register lab71_soc:u0\|lab71_soc_sdram:sdram\|m_addr\[0\] is being clocked by MAX10_CLK1_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1666936979060 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1666936979060 "|lab7|MAX10_CLK1_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_controller\|clkdiv " "Node: lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_controller\|clkdiv was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_controller\|hc\[0\] lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_controller\|clkdiv " "Register lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_controller\|hc\[0\] is being clocked by lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_controller\|clkdiv" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1666936979060 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1666936979060 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|vga_controller:vga_controller|clkdiv"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1666936979061 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1666936979061 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1666936979312 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1666936979312 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1666936979312 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1666936979312 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1666936979312 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1666936979312 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1666936979312 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1666936979313 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1666936979313 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1666936979313 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1666936979313 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1666936979313 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lab71_soc:u0\|lab71_soc_sdram_pll:sdram_pll\|lab71_soc_sdram_pll_altpll_vg92:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node lab71_soc:u0\|lab71_soc_sdram_pll:sdram_pll\|lab71_soc_sdram_pll_altpll_vg92:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1666936980874 ""}  } { { "lab71_soc/synthesis/submodules/lab71_soc_sdram_pll.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_sdram_pll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ece385/lab71/" { { 0 { 0 ""} 0 1657 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1666936980874 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lab71_soc:u0\|lab71_soc_sdram_pll:sdram_pll\|lab71_soc_sdram_pll_altpll_vg92:sd1\|wire_pll7_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node lab71_soc:u0\|lab71_soc_sdram_pll:sdram_pll\|lab71_soc_sdram_pll_altpll_vg92:sd1\|wire_pll7_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1666936980875 ""}  } { { "lab71_soc/synthesis/submodules/lab71_soc_sdram_pll.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_sdram_pll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ece385/lab71/" { { 0 { 0 ""} 0 1657 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1666936980875 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G16 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G16" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1666936980875 ""}  } { { "lab7.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab7.sv" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ece385/lab71/" { { 0 { 0 ""} 0 41049 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1666936980875 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1666936980875 ""}  } { { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ece385/lab71/" { { 0 { 0 ""} 0 40466 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1666936980875 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_controller\|clkdiv  " "Automatically promoted node lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_controller\|clkdiv " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1666936980875 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_controller\|clkdiv~0 " "Destination node lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_controller\|clkdiv~0" {  } { { "VGA_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/VGA_controller.sv" 57 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ece385/lab71/" { { 0 { 0 ""} 0 38562 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1666936980875 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1666936980875 ""}  } { { "VGA_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/VGA_controller.sv" 57 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ece385/lab71/" { { 0 { 0 ""} 0 3635 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1666936980875 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lab71_soc:u0\|altera_reset_controller:rst_controller_001\|r_sync_rst  " "Automatically promoted node lab71_soc:u0\|altera_reset_controller:rst_controller_001\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1666936980875 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab71_soc:u0\|altera_reset_controller:rst_controller_001\|WideOr0~0 " "Destination node lab71_soc:u0\|altera_reset_controller:rst_controller_001\|WideOr0~0" {  } { { "lab71_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ece385/lab71/" { { 0 { 0 ""} 0 23336 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1666936980875 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|W_rf_wren " "Destination node lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|W_rf_wren" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" 3451 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ece385/lab71/" { { 0 { 0 ""} 0 3270 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1666936980875 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ece385/lab71/" { { 0 { 0 ""} 0 2484 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1666936980875 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1666936980875 ""}  } { { "lab71_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ece385/lab71/" { { 0 { 0 ""} 0 556 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1666936980875 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lab71_soc:u0\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node lab71_soc:u0\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1666936980875 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab71_soc:u0\|lab71_soc_sdram:sdram\|active_rnw~2 " "Destination node lab71_soc:u0\|lab71_soc_sdram:sdram\|active_rnw~2" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_sdram.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_sdram.v" 215 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ece385/lab71/" { { 0 { 0 ""} 0 23706 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1666936980875 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab71_soc:u0\|lab71_soc_sdram:sdram\|active_cs_n~0 " "Destination node lab71_soc:u0\|lab71_soc_sdram:sdram\|active_cs_n~0" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_sdram.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_sdram.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ece385/lab71/" { { 0 { 0 ""} 0 23735 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1666936980875 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab71_soc:u0\|lab71_soc_sdram:sdram\|active_cs_n~1 " "Destination node lab71_soc:u0\|lab71_soc_sdram:sdram\|active_cs_n~1" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_sdram.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_sdram.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ece385/lab71/" { { 0 { 0 ""} 0 23736 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1666936980875 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab71_soc:u0\|lab71_soc_sdram:sdram\|i_refs\[0\] " "Destination node lab71_soc:u0\|lab71_soc_sdram:sdram\|i_refs\[0\]" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_sdram.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ece385/lab71/" { { 0 { 0 ""} 0 1873 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1666936980875 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab71_soc:u0\|lab71_soc_sdram:sdram\|i_refs\[2\] " "Destination node lab71_soc:u0\|lab71_soc_sdram:sdram\|i_refs\[2\]" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_sdram.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ece385/lab71/" { { 0 { 0 ""} 0 1871 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1666936980875 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab71_soc:u0\|lab71_soc_sdram:sdram\|i_refs\[1\] " "Destination node lab71_soc:u0\|lab71_soc_sdram:sdram\|i_refs\[1\]" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_sdram.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ece385/lab71/" { { 0 { 0 ""} 0 1872 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1666936980875 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1666936980875 ""}  } { { "lab71_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ece385/lab71/" { { 0 { 0 ""} 0 19863 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1666936980875 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest  " "Automatically promoted node lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1666936980875 ""}  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" 186 -1 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ece385/lab71/" { { 0 { 0 ""} 0 2489 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1666936980875 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lab71_soc:u0\|lab71_soc_sdram_pll:sdram_pll\|prev_reset  " "Automatically promoted node lab71_soc:u0\|lab71_soc_sdram_pll:sdram_pll\|prev_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1666936980875 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab71_soc:u0\|lab71_soc_sdram_pll:sdram_pll\|readdata\[0\]~2 " "Destination node lab71_soc:u0\|lab71_soc_sdram_pll:sdram_pll\|readdata\[0\]~2" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_sdram_pll.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_sdram_pll.v" 258 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ece385/lab71/" { { 0 { 0 ""} 0 37306 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1666936980875 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1666936980875 ""}  } { { "lab71_soc/synthesis/submodules/lab71_soc_sdram_pll.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_sdram_pll.v" 274 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ece385/lab71/" { { 0 { 0 ""} 0 1688 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1666936980875 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1666936982828 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1666936982866 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1666936982867 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1666936982908 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1666936982990 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1666936982990 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1666936982990 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1666936982990 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1666936982990 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1666936982990 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1666936982990 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1666936982990 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1666936982990 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1666936982990 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1666936982990 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1666936982990 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1666936982990 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1666936982990 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1666936982990 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1666936982990 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1666936982990 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1666936982990 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1666936982990 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1666936982990 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1666936982990 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1666936982990 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1666936982991 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1666936983063 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1666936983063 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1666936983099 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1666936985006 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1666936985045 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Input Buffer " "Packed 16 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1666936985045 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "53 I/O Output Buffer " "Packed 53 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1666936985045 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "34 " "Created 34 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1666936985045 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1666936985045 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "lab71_soc:u0\|lab71_soc_sdram_pll:sdram_pll\|lab71_soc_sdram_pll_altpll_vg92:sd1\|pll7 clk\[1\] DRAM_CLK~output " "PLL \"lab71_soc:u0\|lab71_soc_sdram_pll:sdram_pll\|lab71_soc_sdram_pll_altpll_vg92:sd1\|pll7\" output port clk\[1\] feeds output pin \"DRAM_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_sdram_pll.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_sdram_pll.v" 150 -1 0 } } { "lab71_soc/synthesis/submodules/lab71_soc_sdram_pll.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/submodules/lab71_soc_sdram_pll.v" 294 0 0 } } { "lab71_soc/synthesis/lab71_soc.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab71_soc/synthesis/lab71_soc.v" 304 0 0 } } { "lab7.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab7.sv" 165 0 0 } } { "lab7.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab7.sv" 33 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1666936985321 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CLK_10 " "Node \"ADC_CLK_10\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CLK_10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666936986629 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MAX10_CLK2_50 " "Node \"MAX10_CLK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666936986629 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1666936986629 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:11 " "Fitter preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1666936986629 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1666936986650 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1666936988844 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1666936992195 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1666936993848 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1666937011715 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:20 " "Fitter placement operations ending: elapsed time is 00:00:20" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1666937011715 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1666937014409 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "20 " "Router estimated average interconnect usage is 20% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "44 X22_Y22 X32_Y32 " "Router estimated peak interconnect usage is 44% of the available device resources in the region that extends from location X22_Y22 to location X32_Y32" {  } { { "loc" "" { Generic "C:/intelFPGA_lite/18.1/ece385/lab71/" { { 1 { 0 "Router estimated peak interconnect usage is 44% of the available device resources in the region that extends from location X22_Y22 to location X32_Y32"} { { 12 { 0 ""} 22 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1666937025470 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1666937025470 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1666937029298 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1666937029298 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1666937029298 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:14 " "Fitter routing operations ending: elapsed time is 00:00:14" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1666937029301 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 4.33 " "Total time spent on timing analysis during the Fitter is 4.33 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1666937029821 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1666937029919 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1666937033741 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1666937033749 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1666937038260 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:12 " "Fitter post-fit operations ending: elapsed time is 00:00:12" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1666937041707 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1666937043518 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "17 " "Following 17 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[0\] a permanently disabled " "Pin ARDUINO_IO\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "lab7.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab7.sv" 57 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ece385/lab71/" { { 0 { 0 ""} 0 475 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666937043636 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[1\] a permanently disabled " "Pin ARDUINO_IO\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "lab7.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab7.sv" 57 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ece385/lab71/" { { 0 { 0 ""} 0 476 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666937043636 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[2\] a permanently disabled " "Pin ARDUINO_IO\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "lab7.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab7.sv" 57 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ece385/lab71/" { { 0 { 0 ""} 0 477 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666937043636 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[3\] a permanently disabled " "Pin ARDUINO_IO\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "lab7.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab7.sv" 57 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ece385/lab71/" { { 0 { 0 ""} 0 478 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666937043636 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[4\] a permanently disabled " "Pin ARDUINO_IO\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "lab7.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab7.sv" 57 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ece385/lab71/" { { 0 { 0 ""} 0 479 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666937043636 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[5\] a permanently disabled " "Pin ARDUINO_IO\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "lab7.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab7.sv" 57 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ece385/lab71/" { { 0 { 0 ""} 0 480 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666937043636 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[6\] a permanently disabled " "Pin ARDUINO_IO\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } } { "lab7.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab7.sv" 57 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ece385/lab71/" { { 0 { 0 ""} 0 481 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666937043636 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[7\] a permanently disabled " "Pin ARDUINO_IO\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } } { "lab7.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab7.sv" 57 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ece385/lab71/" { { 0 { 0 ""} 0 482 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666937043636 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[14\] a permanently disabled " "Pin ARDUINO_IO\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } } { "lab7.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab7.sv" 57 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ece385/lab71/" { { 0 { 0 ""} 0 483 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666937043636 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[15\] a permanently disabled " "Pin ARDUINO_IO\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } } { "lab7.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab7.sv" 57 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ece385/lab71/" { { 0 { 0 ""} 0 484 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666937043636 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[8\] a permanently disabled " "Pin ARDUINO_IO\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } } { "lab7.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab7.sv" 57 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ece385/lab71/" { { 0 { 0 ""} 0 359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666937043636 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[9\] a permanently disabled " "Pin ARDUINO_IO\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } } { "lab7.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab7.sv" 57 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ece385/lab71/" { { 0 { 0 ""} 0 360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666937043636 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[10\] a permanently enabled " "Pin ARDUINO_IO\[10\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } } { "lab7.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab7.sv" 57 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ece385/lab71/" { { 0 { 0 ""} 0 356 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666937043636 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[11\] a permanently enabled " "Pin ARDUINO_IO\[11\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } } { "lab7.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab7.sv" 57 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ece385/lab71/" { { 0 { 0 ""} 0 358 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666937043636 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[12\] a permanently disabled " "Pin ARDUINO_IO\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } } { "lab7.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab7.sv" 57 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ece385/lab71/" { { 0 { 0 ""} 0 361 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666937043636 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[13\] a permanently enabled " "Pin ARDUINO_IO\[13\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } } { "lab7.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab7.sv" 57 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ece385/lab71/" { { 0 { 0 ""} 0 357 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666937043636 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_RESET_N a permanently enabled " "Pin ARDUINO_RESET_N has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_RESET_N } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } } { "lab7.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab7.sv" 60 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ece385/lab71/" { { 0 { 0 ""} 0 485 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666937043636 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1666937043636 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/ece385/lab71/output_files/lab71.fit.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/ece385/lab71/output_files/lab71.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1666937044527 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 20 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7019 " "Peak virtual memory: 7019 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666937047237 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 28 01:04:07 2022 " "Processing ended: Fri Oct 28 01:04:07 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666937047237 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:14 " "Elapsed time: 00:01:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666937047237 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:51 " "Total CPU time (on all processors): 00:03:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666937047237 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1666937047237 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1666937048273 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666937048279 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 28 01:04:08 2022 " "Processing started: Fri Oct 28 01:04:08 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666937048279 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1666937048279 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lab71 -c lab71 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lab71 -c lab71" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1666937048279 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1666937048892 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1666937050965 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1666937051059 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4767 " "Peak virtual memory: 4767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666937051874 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 28 01:04:11 2022 " "Processing ended: Fri Oct 28 01:04:11 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666937051874 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666937051874 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666937051874 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1666937051874 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1666937052524 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1666937053088 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666937053095 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 28 01:04:12 2022 " "Processing started: Fri Oct 28 01:04:12 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666937053095 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1666937053095 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lab71 -c lab71 " "Command: quartus_sta lab71 -c lab71" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1666937053095 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1666937053223 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1666937054259 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1666937054259 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666937054283 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666937054283 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1666937055224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1666937055224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1666937055224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1666937055224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1666937055224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1666937055224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1666937055224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1666937055224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1666937055224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1666937055224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1666937055224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1666937055224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1666937055224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1666937055224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1666937055224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1666937055224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1666937055224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1666937055224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1666937055224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1666937055224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1666937055224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1666937055224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1666937055224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1666937055224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1666937055224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1666937055224 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1666937055224 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1666937055224 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1666937055224 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1666937055224 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1666937055224 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1666937055224 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1666937055224 ""}
{ "Info" "ISTA_SDC_FOUND" "lab71_soc/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'lab71_soc/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1666937055339 ""}
{ "Info" "ISTA_SDC_FOUND" "lab71_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'lab71_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1666937055369 ""}
{ "Info" "ISTA_SDC_FOUND" "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1666937055380 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MAX10_CLK1_50 " "Node: MAX10_CLK1_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lab71_soc:u0\|lab71_soc_sdram:sdram\|m_addr\[0\] MAX10_CLK1_50 " "Register lab71_soc:u0\|lab71_soc_sdram:sdram\|m_addr\[0\] is being clocked by MAX10_CLK1_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1666937055455 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1666937055455 "|lab7|MAX10_CLK1_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_controller\|clkdiv " "Node: lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_controller\|clkdiv was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_controller\|hc\[0\] lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_controller\|clkdiv " "Register lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_controller\|hc\[0\] is being clocked by lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_controller\|clkdiv" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1666937055455 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1666937055455 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|vga_controller:vga_controller|clkdiv"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1666937055456 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1666937055456 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1666937055623 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1666937055623 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1666937055623 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1666937055624 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1666937055624 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1666937055624 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1666937055624 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1666937055624 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1666937055644 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1666937055649 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.979 " "Worst-case setup slack is 45.979" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666937055653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666937055653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.979               0.000 altera_reserved_tck  " "   45.979               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666937055653 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666937055653 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.340 " "Worst-case hold slack is 0.340" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666937055655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666937055655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 altera_reserved_tck  " "    0.340               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666937055655 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666937055655 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 46.816 " "Worst-case recovery slack is 46.816" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666937055657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666937055657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.816               0.000 altera_reserved_tck  " "   46.816               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666937055657 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666937055657 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.916 " "Worst-case removal slack is 0.916" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666937055659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666937055659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.916               0.000 altera_reserved_tck  " "    0.916               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666937055659 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666937055659 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.627 " "Worst-case minimum pulse width slack is 49.627" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666937055661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666937055661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.627               0.000 altera_reserved_tck  " "   49.627               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666937055661 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666937055661 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1666937055710 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1666937055710 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1666937055710 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1666937055710 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1666937055710 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.123 ns " "Worst Case Available Settling Time: 197.123 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1666937055710 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1666937055710 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1666937055710 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1666937055710 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1666937055710 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1666937055710 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1666937055710 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1666937055714 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1666937055754 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1666937060515 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MAX10_CLK1_50 " "Node: MAX10_CLK1_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lab71_soc:u0\|lab71_soc_sdram:sdram\|m_addr\[0\] MAX10_CLK1_50 " "Register lab71_soc:u0\|lab71_soc_sdram:sdram\|m_addr\[0\] is being clocked by MAX10_CLK1_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1666937061109 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1666937061109 "|lab7|MAX10_CLK1_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_controller\|clkdiv " "Node: lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_controller\|clkdiv was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_controller\|hc\[0\] lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_controller\|clkdiv " "Register lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_controller\|hc\[0\] is being clocked by lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_controller\|clkdiv" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1666937061109 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1666937061109 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|vga_controller:vga_controller|clkdiv"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1666937061109 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1666937061109 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1666937061129 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1666937061129 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1666937061129 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1666937061129 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1666937061129 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1666937061129 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1666937061129 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.267 " "Worst-case setup slack is 46.267" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666937061138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666937061138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.267               0.000 altera_reserved_tck  " "   46.267               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666937061138 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666937061138 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.305 " "Worst-case hold slack is 0.305" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666937061142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666937061142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 altera_reserved_tck  " "    0.305               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666937061142 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666937061142 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.019 " "Worst-case recovery slack is 47.019" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666937061144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666937061144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.019               0.000 altera_reserved_tck  " "   47.019               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666937061144 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666937061144 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.838 " "Worst-case removal slack is 0.838" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666937061147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666937061147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.838               0.000 altera_reserved_tck  " "    0.838               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666937061147 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666937061147 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.650 " "Worst-case minimum pulse width slack is 49.650" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666937061148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666937061148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.650               0.000 altera_reserved_tck  " "   49.650               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666937061148 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666937061148 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1666937061200 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1666937061200 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1666937061200 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1666937061200 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1666937061200 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.381 ns " "Worst Case Available Settling Time: 197.381 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1666937061200 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1666937061200 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1666937061200 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1666937061200 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1666937061200 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1666937061200 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1666937061200 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1666937061203 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MAX10_CLK1_50 " "Node: MAX10_CLK1_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lab71_soc:u0\|lab71_soc_sdram:sdram\|m_addr\[0\] MAX10_CLK1_50 " "Register lab71_soc:u0\|lab71_soc_sdram:sdram\|m_addr\[0\] is being clocked by MAX10_CLK1_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1666937061639 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1666937061639 "|lab7|MAX10_CLK1_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_controller\|clkdiv " "Node: lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_controller\|clkdiv was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_controller\|hc\[0\] lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_controller\|clkdiv " "Register lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_controller\|hc\[0\] is being clocked by lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_controller\|clkdiv" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1666937061639 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1666937061639 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|vga_controller:vga_controller|clkdiv"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1666937061640 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1666937061640 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1666937061659 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1666937061659 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1666937061659 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1666937061659 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1666937061659 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1666937061659 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1666937061659 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 48.561 " "Worst-case setup slack is 48.561" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666937061670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666937061670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.561               0.000 altera_reserved_tck  " "   48.561               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666937061670 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666937061670 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.147 " "Worst-case hold slack is 0.147" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666937061672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666937061672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 altera_reserved_tck  " "    0.147               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666937061672 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666937061672 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.790 " "Worst-case recovery slack is 48.790" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666937061674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666937061674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.790               0.000 altera_reserved_tck  " "   48.790               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666937061674 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666937061674 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.411 " "Worst-case removal slack is 0.411" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666937061677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666937061677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.411               0.000 altera_reserved_tck  " "    0.411               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666937061677 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666937061677 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.425 " "Worst-case minimum pulse width slack is 49.425" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666937061678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666937061678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.425               0.000 altera_reserved_tck  " "   49.425               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666937061678 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666937061678 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1666937061730 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1666937061730 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1666937061730 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1666937061730 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1666937061730 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.798 ns " "Worst Case Available Settling Time: 198.798 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1666937061730 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1666937061730 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1666937061730 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1666937061730 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1666937061730 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1666937061730 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1666937061730 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1666937062540 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1666937062543 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 28 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5184 " "Peak virtual memory: 5184 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666937062678 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 28 01:04:22 2022 " "Processing ended: Fri Oct 28 01:04:22 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666937062678 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666937062678 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666937062678 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1666937062678 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1666937063713 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666937063720 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 28 01:04:23 2022 " "Processing started: Fri Oct 28 01:04:23 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666937063720 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1666937063720 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off lab71 -c lab71 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off lab71 -c lab71" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1666937063720 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1666937064702 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1666937065071 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab71.vo C:/intelFPGA_lite/18.1/ece385/lab71/simulation/modelsim/ simulation " "Generated file lab71.vo in folder \"C:/intelFPGA_lite/18.1/ece385/lab71/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1666937067739 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4878 " "Peak virtual memory: 4878 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666937068368 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 28 01:04:28 2022 " "Processing ended: Fri Oct 28 01:04:28 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666937068368 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666937068368 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666937068368 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1666937068368 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 123 s " "Quartus Prime Full Compilation was successful. 0 errors, 123 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1666937069028 ""}
