--
--	Conversion of M2XCypressPSoC.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Mon Feb 10 16:51:07 2014
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL \SPI0:Net_237\ : bit;
SIGNAL Net_2 : bit;
SIGNAL \SPI0:Net_244\ : bit;
SIGNAL \SPI0:Net_151\ : bit;
SIGNAL \SPI0:Net_84\ : bit;
SIGNAL \SPI0:Net_410\ : bit;
SIGNAL \SPI0:ss_3\ : bit;
SIGNAL \SPI0:ss_2\ : bit;
SIGNAL \SPI0:ss_1\ : bit;
SIGNAL \SPI0:ss_0\ : bit;
SIGNAL \SPI0:Net_88\ : bit;
SIGNAL \SPI0:Net_89\ : bit;
SIGNAL \SPI0:Net_152\ : bit;
SIGNAL \SPI0:Net_430\ : bit;
SIGNAL \SPI0:Net_413\ : bit;
SIGNAL \SPI0:Net_149\ : bit;
SIGNAL \SPI0:Net_150\ : bit;
SIGNAL \SPI0:tmpOE__ss0_m_net_0\ : bit;
SIGNAL \SPI0:tmpFB_0__ss0_m_net_0\ : bit;
SIGNAL \SPI0:tmpIO_0__ss0_m_net_0\ : bit;
TERMINAL \SPI0:tmpSIOVREF__ss0_m_net_0\ : bit;
SIGNAL zero : bit;
SIGNAL one : bit;
SIGNAL \SPI0:tmpINTERRUPT_0__ss0_m_net_0\ : bit;
SIGNAL \SPI0:tmpOE__mosi_m_net_0\ : bit;
SIGNAL \SPI0:tmpFB_0__mosi_m_net_0\ : bit;
SIGNAL \SPI0:tmpIO_0__mosi_m_net_0\ : bit;
TERMINAL \SPI0:tmpSIOVREF__mosi_m_net_0\ : bit;
SIGNAL \SPI0:tmpINTERRUPT_0__mosi_m_net_0\ : bit;
SIGNAL \SPI0:tmpOE__miso_m_net_0\ : bit;
SIGNAL \SPI0:Net_243\ : bit;
SIGNAL \SPI0:tmpIO_0__miso_m_net_0\ : bit;
TERMINAL \SPI0:tmpSIOVREF__miso_m_net_0\ : bit;
SIGNAL \SPI0:tmpINTERRUPT_0__miso_m_net_0\ : bit;
SIGNAL \SPI0:tmpOE__sclk_m_net_0\ : bit;
SIGNAL \SPI0:tmpFB_0__sclk_m_net_0\ : bit;
SIGNAL \SPI0:tmpIO_0__sclk_m_net_0\ : bit;
TERMINAL \SPI0:tmpSIOVREF__sclk_m_net_0\ : bit;
SIGNAL \SPI0:tmpINTERRUPT_0__sclk_m_net_0\ : bit;
SIGNAL \SPI0:Net_284\ : bit;
SIGNAL Net_1 : bit;
SIGNAL \SPI0:Net_427\ : bit;
SIGNAL \SPI0:Net_449\ : bit;
SIGNAL \SPI0:Net_433\ : bit;
SIGNAL \SPI0:Net_373\ : bit;
SIGNAL \SPI0:uncfg_rx_irq\ : bit;
SIGNAL \SPI0:Net_452\ : bit;
SIGNAL \SPI0:Net_436\ : bit;
SIGNAL \SPI0:Net_459\ : bit;
BEGIN

zero <=  ('0') ;

one <=  ('1') ;

\SPI0:SCB\:cy_m0s8_scb_v1_0
	GENERIC MAP(cy_registers=>"",
		scb_mode=>1)
	PORT MAP(clock=>\SPI0:Net_237\,
		interrupt=>Net_2,
		rx=>zero,
		tx=>\SPI0:Net_151\,
		mosi_m=>\SPI0:Net_84\,
		miso_m=>\SPI0:Net_410\,
		select_m=>(\SPI0:ss_3\, \SPI0:ss_2\, \SPI0:ss_1\, \SPI0:ss_0\),
		sclk_m=>\SPI0:Net_88\,
		mosi_s=>zero,
		miso_s=>\SPI0:Net_152\,
		select_s=>zero,
		sclk_s=>zero,
		scl=>\SPI0:Net_149\,
		sda=>\SPI0:Net_150\);
\SPI0:ss0_m\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8c8734ef-3644-4eed-bc55-360072b94fff/9613317f-9767-4872-a15a-e07325d93413",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one),
		y=>\SPI0:ss_0\,
		fb=>(\SPI0:tmpFB_0__ss0_m_net_0\),
		analog=>(open),
		io=>(\SPI0:tmpIO_0__ss0_m_net_0\),
		siovref=>(\SPI0:tmpSIOVREF__ss0_m_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>\SPI0:tmpINTERRUPT_0__ss0_m_net_0\);
\SPI0:mosi_m\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8c8734ef-3644-4eed-bc55-360072b94fff/ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one),
		y=>\SPI0:Net_84\,
		fb=>(\SPI0:tmpFB_0__mosi_m_net_0\),
		analog=>(open),
		io=>(\SPI0:tmpIO_0__mosi_m_net_0\),
		siovref=>(\SPI0:tmpSIOVREF__mosi_m_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>\SPI0:tmpINTERRUPT_0__mosi_m_net_0\);
\SPI0:miso_m\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8c8734ef-3644-4eed-bc55-360072b94fff/1425177d-0d0e-4468-8bcc-e638e5509a9b",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>\SPI0:Net_410\,
		analog=>(open),
		io=>(\SPI0:tmpIO_0__miso_m_net_0\),
		siovref=>(\SPI0:tmpSIOVREF__miso_m_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>\SPI0:tmpINTERRUPT_0__miso_m_net_0\);
\SPI0:sclk_m\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8c8734ef-3644-4eed-bc55-360072b94fff/38438ec5-732c-47a6-9805-e2b697fb82a2",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one),
		y=>\SPI0:Net_88\,
		fb=>(\SPI0:tmpFB_0__sclk_m_net_0\),
		analog=>(open),
		io=>(\SPI0:tmpIO_0__sclk_m_net_0\),
		siovref=>(\SPI0:tmpSIOVREF__sclk_m_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>\SPI0:tmpINTERRUPT_0__sclk_m_net_0\);
\SPI0:SCBCLK\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"8c8734ef-3644-4eed-bc55-360072b94fff/29084e80-7594-46a9-94af-639e276dfc5f",
		source_clock_id=>"",
		divisor=>0,
		period=>"20833333.3333333",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>\SPI0:Net_237\,
		dig_domain_out=>open);

END R_T_L;
