<!-- Compiled by morty-0.9.0 / 2025-10-23 18:03:07.821356137 -05:00:00 -->

<html>
<link rel="stylesheet" type="text/css" href="static/rustdoc.css">
<link rel="stylesheet" type="text/css" href="static/light.css">
<link rel="stylesheet" type="text/css" href="static/svdoc.css">
<body>
<section id="main" class="content"><h1 class="fqn">Module <a class="module">idma_desc64_reg_top_intf</a></h1>
<div class="docblock">
</div>
<h2 id="parameters" class="section-header"><a href="#parameters">Parameters</a></h2>
<h3 id="parameter.AW" class="impl"><code class="in-band"><a href="#parameter.AW">AW</a><span class="type-annotation">: int</span></code></h3><div class="docblock">
</div><h3 id="parameter.DW" class="impl"><code class="in-band"><a href="#parameter.DW">DW</a><span class="type-annotation">: int</span></code></h3><div class="docblock">
</div><h3 id="parameter.STRB_WIDTH" class="impl"><code class="in-band"><a href="#parameter.STRB_WIDTH">STRB_WIDTH</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
</div><h2 id="ports" class="section-header"><a href="#ports">Ports</a></h2>
<h3 id="port.clk_i" class="impl"><code class="in-band"><a href="#port.clk_i">clk_i</a><span class="type-annotation">: input logic</span></code></h3><div class="docblock">
</div><h3 id="port.rst_ni" class="impl"><code class="in-band"><a href="#port.rst_ni">rst_ni</a><span class="type-annotation">: input logic</span></code></h3><div class="docblock">
</div><h3 id="port.regbus_slave" class="impl"><code class="in-band"><a href="#port.regbus_slave">regbus_slave</a><span class="type-annotation">: REG_BUS.in</span></code></h3><div class="docblock">
</div><h3 id="port.reg2hw" class="impl"><code class="in-band"><a href="#port.reg2hw">reg2hw</a><span class="type-annotation">: output idma_desc64_reg_pkg::idma_desc64_reg2hw_t</span></code></h3><div class="docblock">
</div><h3 id="port.hw2reg" class="impl"><code class="in-band"><a href="#port.hw2reg">hw2reg</a><span class="type-annotation">: input  idma_desc64_reg_pkg::idma_desc64_hw2reg_t</span></code></h3><div class="docblock">
</div><h3 id="port.devmode_i" class="impl"><code class="in-band"><a href="#port.devmode_i">devmode_i</a><span class="type-annotation">: input</span></code></h3><div class="docblock">
</div><h2 id="types" class="section-header"><a href="#types">Types<a></h2>
<table>
<tr><td><a class="type" href="type.addr_t.html">addr_t</a></td><td><p>Macros to define register bus request/response structs.</p>
</td></tr><tr><td><a class="type" href="type.data_t.html">data_t</a></td><td></td></tr><tr><td><a class="type" href="type.strb_t.html">strb_t</a></td><td></td></tr><tr><td><a class="type" href="type.reg_bus_req_t.html">reg_bus_req_t</a></td><td></td></tr><tr><td><a class="type" href="type.reg_bus_rsp_t.html">reg_bus_rsp_t</a></td><td></td></tr></table>
<h2 id="signals" class="section-header"><a href="#signals">Signals</a></h2>
<h3 id="signal.s_reg_req" class="impl"><code class="in-band"><a href="#signal.s_reg_req">s_reg_req</a><span class="type-annotation">: reg_bus_req_t</span></code></h3><div class="docblock">
</div><h3 id="signal.s_reg_rsp" class="impl"><code class="in-band"><a href="#signal.s_reg_rsp">s_reg_rsp</a><span class="type-annotation">: reg_bus_rsp_t</span></code></h3><div class="docblock">
</div></section>
</body>
</html>
