Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 2.00 secs
Total CPU time to Xst completion: 1.85 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 2.00 secs
Total CPU time to Xst completion: 1.87 secs
 
--> Reading design: keyPad.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "keyPad.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "keyPad"
Output Format                      : NGC
Target Device                      : xc7k325t-2-ffg900

---- Source Options
Top Module Name                    : keyPad
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\Admin\Desktop\key_pad\key_pad\main\keyPad.vhd" into library work
Parsing entity <keyPad>.
Parsing architecture <Behavioral> of entity <keypad>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <keyPad> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "C:\Users\Admin\Desktop\key_pad\key_pad\main\keyPad.vhd" Line 55: local_keypad should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Admin\Desktop\key_pad\key_pad\main\keyPad.vhd" Line 65: local_keypad should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Admin\Desktop\key_pad\key_pad\main\keyPad.vhd" Line 98: system_state should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Admin\Desktop\key_pad\key_pad\main\keyPad.vhd" Line 101: row_pins should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Admin\Desktop\key_pad\key_pad\main\keyPad.vhd" Line 117: row_pins should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Admin\Desktop\key_pad\key_pad\main\keyPad.vhd" Line 133: row_pins should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Admin\Desktop\key_pad\key_pad\main\keyPad.vhd" Line 149: row_pins should be on the sensitivity list of the process
INFO:HDLCompiler:679 - "C:\Users\Admin\Desktop\key_pad\key_pad\main\keyPad.vhd" Line 162. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:1127 - "C:\Users\Admin\Desktop\key_pad\key_pad\main\keyPad.vhd" Line 95: Assignment to c ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <keyPad>.
    Related source file is "C:\Users\Admin\Desktop\key_pad\key_pad\main\keyPad.vhd".
WARNING:Xst:647 - Input <CLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32x8-bit Read Only RAM for signal <_n0104>
    Found 4x8-bit Read Only RAM for signal <_n0109>
WARNING:Xst:737 - Found 1-bit latch for signal <A<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <A<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <A<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <A<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <A<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <A<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <A<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LOCAL_KEYPAD<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LOCAL_KEYPAD<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LOCAL_KEYPAD<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LOCAL_KEYPAD<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LOCAL_KEYPAD<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <System_State<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <System_State<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <A<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 5-bit comparator greater for signal <LOCAL_KEYPAD[4]_GND_3_o_LessThan_1_o> created at line 55
    Summary:
	inferred   2 RAM(s).
	inferred  15 Latch(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <keyPad> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 32x8-bit single-port Read Only RAM                    : 1
 4x8-bit single-port Read Only RAM                     : 1
# Latches                                              : 15
 1-bit latch                                           : 15
# Comparators                                          : 1
 5-bit comparator greater                              : 1
# Multiplexers                                         : 1
 1-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1293 - FF/Latch <LOCAL_KEYPAD_4> has a constant value of 0 in block <keyPad>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <A_0> (without init value) has a constant value of 1 in block <keyPad>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <keyPad>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0104> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <LOCAL_KEYPAD>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0109> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <System_State>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <Col_Pins>      |          |
    -----------------------------------------------------------------------
Unit <keyPad> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 32x8-bit single-port distributed Read Only RAM        : 1
 4x8-bit single-port distributed Read Only RAM         : 1
# Comparators                                          : 1
 5-bit comparator greater                              : 1
# Multiplexers                                         : 1
 1-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <LOCAL_KEYPAD_4> has a constant value of 0 in block <keyPad>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <A_0> (without init value) has a constant value of 1 in block <keyPad>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2170 - Unit keyPad : the following signal(s) form a combinatorial loop: SEG_SCAN<0>.

Optimizing unit <keyPad> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block keyPad, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : keyPad.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 20
#      INV                         : 2
#      LUT2                        : 5
#      LUT4                        : 12
#      VCC                         : 1
# FlipFlops/Latches                : 13
#      LD                          : 6
#      LDC                         : 2
#      LDP                         : 5
# IO Buffers                       : 18
#      IBUF                        : 4
#      OBUF                        : 14

Device utilization summary:
---------------------------

Selected Device : 7k325tffg900-2 


Slice Logic Utilization: 
 Number of Slice Registers:               6  out of  407600     0%  
 Number of Slice LUTs:                   19  out of  203800     0%  
    Number used as Logic:                19  out of  203800     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     21
   Number with an unused Flip Flop:      15  out of     21    71%  
   Number with an unused LUT:             2  out of     21     9%  
   Number of fully used LUT-FF pairs:     4  out of     21    19%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          19
 Number of bonded IOBs:                  18  out of    500     3%  
    IOB Flip Flops/Latches:               7

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
_n0071<0>(_n0071<0>1:O)            | NONE(*)(LOCAL_KEYPAD_1)| 4     |
_n0143(_n0143<3>1:O)               | NONE(*)(System_State_1)| 2     |
Mram__n01045                       | NONE(A_6)              | 7     |
-----------------------------------+------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 1.096ns (Maximum Frequency: 912.159MHz)
   Minimum input arrival time before clock: 0.582ns
   Maximum output required time after clock: 1.717ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock '_n0143'
  Clock period: 1.096ns (frequency: 912.159MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               1.096ns (Levels of Logic = 1)
  Source:            System_State_0 (LATCH)
  Destination:       System_State_0 (LATCH)
  Source Clock:      _n0143 falling
  Destination Clock: _n0143 falling

  Data Path: System_State_0 to System_State_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               7   0.330   0.373  System_State_0 (System_State_0)
     INV:I->O              1   0.054   0.339  Mram__n010971_INV_0 (Mram__n01097)
     LD:D                     -0.034          System_State_0
    ----------------------------------------
    Total                      1.096ns (0.384ns logic, 0.712ns route)
                                       (35.0% logic, 65.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock '_n0071<0>'
  Total number of paths / destination ports: 8 / 2
-------------------------------------------------------------------------
Offset:              0.582ns (Levels of Logic = 2)
  Source:            Row_Pins<0> (PAD)
  Destination:       LOCAL_KEYPAD_1 (LATCH)
  Destination Clock: _n0071<0> falling

  Data Path: Row_Pins<0> to LOCAL_KEYPAD_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.000   0.539  Row_Pins_0_IBUF (Row_Pins_0_IBUF)
     LUT4:I0->O            1   0.043   0.000  _n0071<1>1 (_n0071<1>)
     LD:D                     -0.034          LOCAL_KEYPAD_1
    ----------------------------------------
    Total                      0.582ns (0.043ns logic, 0.539ns route)
                                       (7.4% logic, 92.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock '_n0143'
  Total number of paths / destination ports: 8 / 4
-------------------------------------------------------------------------
Offset:              1.151ns (Levels of Logic = 2)
  Source:            System_State_0 (LATCH)
  Destination:       Col_Pins<3> (PAD)
  Source Clock:      _n0143 falling

  Data Path: System_State_0 to Col_Pins<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               7   0.330   0.439  System_State_0 (System_State_0)
     LUT2:I0->O            1   0.043   0.339  Mram__n010912 (Col_Pins_0_OBUF)
     OBUF:I->O                 0.000          Col_Pins_0_OBUF (Col_Pins<0>)
    ----------------------------------------
    Total                      1.151ns (0.373ns logic, 0.778ns route)
                                       (32.4% logic, 67.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock '_n0071<0>'
  Total number of paths / destination ports: 34 / 9
-------------------------------------------------------------------------
Offset:              1.717ns (Levels of Logic = 3)
  Source:            LOCAL_KEYPAD_3 (LATCH)
  Destination:       SEG_SCAN<1> (PAD)
  Source Clock:      _n0071<0> falling

  Data Path: LOCAL_KEYPAD_3 to SEG_SCAN<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               8   0.330   0.561  LOCAL_KEYPAD_3 (LOCAL_KEYPAD_3)
     LUT4:I0->O           10   0.043   0.389  Mmux_LED.stt11 (SEG_SCAN_0_OBUF)
     INV:I->O              1   0.054   0.339  LED.stt_INV_1_o1_INV_0 (SEG_SCAN_1_OBUF)
     OBUF:I->O                 0.000          SEG_SCAN_1_OBUF (SEG_SCAN<1>)
    ----------------------------------------
    Total                      1.717ns (0.427ns logic, 1.290ns route)
                                       (24.9% logic, 75.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Mram__n01045
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
_n0071<0>      |         |         |    0.934|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock _n0071<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
_n0143         |         |         |    0.703|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock _n0143
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
_n0143         |         |         |    1.096|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 19.00 secs
Total CPU time to Xst completion: 18.88 secs
 
--> 

Total memory usage is 4698396 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   29 (   0 filtered)
Number of infos    :    3 (   0 filtered)

