module four_bit_comparator(
	input[3:0] A,
	input[3:0] B,
	input clk,
	output reg EQ,
	output reg GT,
	output reg LT
 );
	always @(posedge clk) begin
	  EQ <=0;
	  GT <=0;
	  LT <=0;
 	if(A==B) begin
	EQ <=1;
       end
	else if(A>B) begin
	GT<=1;
	end
	else begin
	LT<=1;
	end
    end
endmodule
