/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.05
Build    : 1.0.54
Hash     : 48b2de3
Date     : May 14 2024
Type     : Engineering
Log Time   : Tue May 14 07:56:02 2024 GMT
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/GJC46/run_1/synth_1_1/synthesis/fabric_GJC46_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/GJC46/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC46_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report GJC46_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top GJC46 --net_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/GJC46/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC46_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/GJC46/run_1/synth_1_1/impl_1_1_1/placement/fabric_GJC46_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/GJC46/run_1/synth_1_1/impl_1_1_1/routing/fabric_GJC46_post_synth.route --route

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml
Circuit name: fabric_GJC46_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.05 seconds (max_rss 21.1 MiB, delta_rss +1.9 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/GJC46/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC46_post_synth.net
Circuit placement file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/GJC46/run_1/synth_1_1/impl_1_1_1/placement/fabric_GJC46_post_synth.place
Circuit routing file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/GJC46/run_1/synth_1_1/impl_1_1_1/routing/fabric_GJC46_post_synth.route
Circuit SDC file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/GJC46/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC46_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 160
PlacerOpts.inner_loop_recompute_divider: 1
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: GJC46_post_place_timing.rpt
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: DIJKSTRA_EXPANSION
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.has_choking_spot: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 160
RouterOpts.check_route: FULL
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 1500
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: true
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: DETAILED_ROUTING
AnalysisOpts.post_synth_netlist_unconn_input_handling: GND
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.03 seconds (max_rss 26.9 MiB, delta_rss +5.8 MiB)
Circuit file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/GJC46/run_1/synth_1_1/synthesis/fabric_GJC46_post_synth.eblif
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.00 seconds (max_rss 27.8 MiB, delta_rss +0.9 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred   13 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 6 (6 dangling, 0 constant)
Swept net(s)        : 7
Swept block(s)      : 1
Constant Pins Marked: 13
# Clean circuit took 0.00 seconds (max_rss 27.8 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 27.8 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 27.8 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 94
    .input :      17
    .output:      27
    0-LUT  :       2
    6-LUT  :      30
    dffre  :      18
  Nets  : 67
    Avg Fanout:     2.4
    Max Fanout:    19.0
    Min Fanout:     1.0
Warning 167: Assuming clocks may propagate through fabric_clk_div (.names) from pin fabric_clk_div.in[0] to fabric_clk_div.out[0] (assuming a non-inverting buffer).
Warning 168: Assuming clocks may propagate through clkGHz_clkbuf (.names) from pin clkGHz_clkbuf.in[0] to clkGHz_clkbuf.out[0] (assuming a non-inverting buffer).
Warning 169: Assumed 2 netlist logic connections may be clock buffers. To override this behaviour explicitly create clocks at the appropriate netlist pins.
  Netlist Clocks: 2
# Build Timing Graph
Warning 170: Assuming clocks may propagate through fabric_clk_div (.names) from pin fabric_clk_div.in[0] to fabric_clk_div.out[0] (assuming a non-inverting buffer).
Warning 171: Assuming clocks may propagate through clkGHz_clkbuf (.names) from pin clkGHz_clkbuf.in[0] to clkGHz_clkbuf.out[0] (assuming a non-inverting buffer).
Warning 172: Assumed 2 netlist logic connections may be clock buffers. To override this behaviour explicitly create clocks at the appropriate netlist pins.
  Timing Graph Nodes: 228
  Timing Graph Edges: 295
  Timing Graph Levels: 10
# Build Timing Graph took 0.00 seconds (max_rss 27.9 MiB, delta_rss +0.2 MiB)
Warning 173: Assuming clocks may propagate through fabric_clk_div (.names) from pin fabric_clk_div.in[0] to fabric_clk_div.out[0] (assuming a non-inverting buffer).
Warning 174: Assuming clocks may propagate through clkGHz_clkbuf (.names) from pin clkGHz_clkbuf.in[0] to clkGHz_clkbuf.out[0] (assuming a non-inverting buffer).
Warning 175: Assumed 2 netlist logic connections may be clock buffers. To override this behaviour explicitly create clocks at the appropriate netlist pins.
Netlist contains 2 clocks
  Netlist Clock '$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776' Fanout: 1 pins (0.4%), 1 blocks (1.1%)
  Netlist Clock '$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777' Fanout: 1 pins (0.4%), 1 blocks (1.1%)
# Load Timing Constraints
Warning 176: Assuming clocks may propagate through fabric_clk_div (.names) from pin fabric_clk_div.in[0] to fabric_clk_div.out[0] (assuming a non-inverting buffer).
Warning 177: Assuming clocks may propagate through clkGHz_clkbuf (.names) from pin clkGHz_clkbuf.in[0] to clkGHz_clkbuf.out[0] (assuming a non-inverting buffer).
Warning 178: Assumed 2 netlist logic connections may be clock buffers. To override this behaviour explicitly create clocks at the appropriate netlist pins.

SDC file '/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/GJC46/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC46_openfpga.sdc' contained no SDC commands
Warning 179: Assuming clocks may propagate through fabric_clk_div (.names) from pin fabric_clk_div.in[0] to fabric_clk_div.out[0] (assuming a non-inverting buffer).
Warning 180: Assuming clocks may propagate through clkGHz_clkbuf (.names) from pin clkGHz_clkbuf.in[0] to clkGHz_clkbuf.out[0] (assuming a non-inverting buffer).
Warning 181: Assumed 2 netlist logic connections may be clock buffers. To override this behaviour explicitly create clocks at the appropriate netlist pins.
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize all netlist and virtual clocks to run as fast as possible
   * ignore cross netlist clock domain timing paths
Timing constraints created 3 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)
  Constrained Clock '$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776' Source: '$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776.inpad[0]'
  Constrained Clock '$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777' Source: '$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 28.1 MiB, delta_rss +0.2 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file '/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/GJC46/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC46_post_synth.net'.
Detected 2 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.050203 seconds).
# Load packing took 0.06 seconds (max_rss 66.9 MiB, delta_rss +38.8 MiB)
Warning 182: Netlist contains 2 global net to non-global architecture pin connections

Pb types usage...
  io             : 44
   io_output     : 27
    outpad       : 27
   io_input      : 17
    inpad        : 17
  clb            : 3
   clb_lr        : 3
    fle          : 23
     fast6       : 1
      lut6       : 1
       lut       : 1
     ble6        : 1
      lut6       : 1
       lut       : 1
      ff         : 1
       DFFRE     : 1
     ble5        : 40
      lut5       : 30
       lut       : 30
      ff         : 17
       DFFRE     : 17

# Create Device
## Build Device Grid
FPGA sized to 64 x 46: 2944 grid tiles (castor62x44_heterogeneous)

Resource usage...
	Netlist
		44	blocks of type: io
	Architecture
		4320	blocks of type: io_top
		3168	blocks of type: io_right
		4320	blocks of type: io_bottom
		3168	blocks of type: io_left
	Netlist
		3	blocks of type: clb
	Architecture
		2184	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		56	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		56	blocks of type: bram

Device Utilization: 0.00 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.00 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.00 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.00 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 67.3 MiB, delta_rss +0.0 MiB)
Warning 183: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 184: Sized nonsensical R=0 transistor to minimum width
Warning 185: Sized nonsensical R=0 transistor to minimum width
Warning 186: Sized nonsensical R=0 transistor to minimum width
Warning 187: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 12.84 seconds (max_rss 485.6 MiB, delta_rss +418.3 MiB)
  RR Graph Nodes: 1365608
  RR Graph Edges: 6033268
# Create Device took 13.31 seconds (max_rss 485.6 MiB, delta_rss +418.3 MiB)

# Load Placement
Reading /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/GJC46/run_1/synth_1_1/impl_1_1_1/placement/fabric_GJC46_post_synth.place.

Successfully read /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/GJC46/run_1/synth_1_1/impl_1_1_1/placement/fabric_GJC46_post_synth.place.

# Load Placement took 0.03 seconds (max_rss 485.6 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 29.07 seconds (max_rss 485.6 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
Warning 188: Found no more sample locations for SOURCE in io_top
Warning 189: Found no more sample locations for OPIN in io_top
Warning 190: Found no more sample locations for SOURCE in io_right
Warning 191: Found no more sample locations for OPIN in io_right
Warning 192: Found no more sample locations for SOURCE in io_bottom
Warning 193: Found no more sample locations for OPIN in io_bottom
Warning 194: Found no more sample locations for SOURCE in io_left
Warning 195: Found no more sample locations for OPIN in io_left
Warning 196: Found no more sample locations for SOURCE in clb
Warning 197: Found no more sample locations for OPIN in clb
Warning 198: Found no more sample locations for SOURCE in dsp
Warning 199: Found no more sample locations for SOURCE in bram
## Computing src/opin lookahead took 0.09 seconds (max_rss 485.6 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 29.17 seconds (max_rss 485.6 MiB, delta_rss +0.0 MiB)
# Routing
RR graph channel widths unchanged, skipping RR graph rebuild
Confirming router algorithm: TIMING_DRIVEN.
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1) 18 ( 32.1%) |************************************************
[      0.1:      0.2)  0 (  0.0%) |
[      0.2:      0.3)  9 ( 16.1%) |************************
[      0.3:      0.4)  3 (  5.4%) |********
[      0.4:      0.5)  8 ( 14.3%) |*********************
[      0.5:      0.6)  2 (  3.6%) |*****
[      0.6:      0.7)  0 (  0.0%) |
[      0.7:      0.8)  3 (  5.4%) |********
[      0.8:      0.9)  0 (  0.0%) |
[      0.9:        1) 13 ( 23.2%) |***********************************
## Initializing router criticalities took 0.00 seconds (max_rss 485.6 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.0     0.0    0   15133      51      54      10 ( 0.001%)     914 ( 0.1%)    7.854     -127.6     -7.854    -0.1674     -0.083      N/A
   2    0.0     0.5    0    3115       9      12       2 ( 0.000%)     905 ( 0.1%)    7.854     -127.6     -7.854    -0.1674     -0.083      N/A
   3    0.0     0.6    0     976       4       6       2 ( 0.000%)     905 ( 0.1%)    7.854     -127.6     -7.854    -0.1674     -0.083      N/A
   4    0.0     0.8    0    1091       4       6       2 ( 0.000%)     905 ( 0.1%)    7.854     -127.6     -7.854    -0.1674     -0.083      N/A
   5    0.0     1.1    0    1083       3       5       1 ( 0.000%)     910 ( 0.1%)    7.854     -127.7     -7.854    -0.1641     -0.083      N/A
   6    0.0     1.4    0     883       2       4       1 ( 0.000%)     910 ( 0.1%)    7.854     -127.7     -7.854    -0.1641     -0.083      N/A
   7    0.0     1.9    0     883       2       4       1 ( 0.000%)     910 ( 0.1%)    7.854     -127.7     -7.854    -0.1641     -0.083      N/A
   8    0.0     2.4    0     883       2       4       1 ( 0.000%)     910 ( 0.1%)    7.854     -127.7     -7.854    -0.1641     -0.083      N/A
   9    0.0     3.1    0     881       2       4       1 ( 0.000%)     910 ( 0.1%)    7.854     -127.7     -7.854    -0.1641     -0.083      N/A
  10    0.0     4.1    0     874       2       4       1 ( 0.000%)     910 ( 0.1%)    7.854     -127.7     -7.854    -0.1641     -0.083      N/A
  11    0.0     5.3    0     911       2       4       1 ( 0.000%)     910 ( 0.1%)    7.854     -127.7     -7.854    -0.1641     -0.083      N/A
  12    0.0     6.9    0     910       2       4       1 ( 0.000%)     910 ( 0.1%)    7.854     -127.7     -7.854    -0.1641     -0.083      N/A
  13    0.0     9.0    0     910       2       4       1 ( 0.000%)     910 ( 0.1%)    7.854     -127.7     -7.854    -0.1641     -0.083      N/A
  14    0.0    11.6    0     910       2       4       1 ( 0.000%)     910 ( 0.1%)    7.854     -127.7     -7.854    -0.1641     -0.083      N/A
  15    0.0    15.1    0     960       2       4       1 ( 0.000%)     910 ( 0.1%)    7.854     -127.7     -7.854    -0.1641     -0.083      N/A
  16    0.0    19.7    0     960       2       4       1 ( 0.000%)     910 ( 0.1%)    7.854     -127.7     -7.854    -0.1641     -0.083      N/A
  17    0.0    25.6    0    1350       1       3       0 ( 0.000%)     911 ( 0.1%)    7.854     -128.9     -7.854    -0.1641     -0.083      N/A
Restoring best routing
Critical path: 7.85356 ns
Successfully routed after 17 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1) 18 ( 32.1%) |************************************************
[      0.1:      0.2)  0 (  0.0%) |
[      0.2:      0.3)  7 ( 12.5%) |*******************
[      0.3:      0.4)  5 (  8.9%) |*************
[      0.4:      0.5)  8 ( 14.3%) |*********************
[      0.5:      0.6)  2 (  3.6%) |*****
[      0.6:      0.7)  0 (  0.0%) |
[      0.7:      0.8)  3 (  5.4%) |********
[      0.8:      0.9)  0 (  0.0%) |
[      0.9:        1) 13 ( 23.2%) |***********************************
Router Stats: total_nets_routed: 94 total_connections_routed: 130 total_heap_pushes: 32713 total_heap_pops: 10008 total_internal_heap_pushes: 0 total_internal_heap_pops: 0 total_external_heap_pushes: 32713 total_external_heap_pops: 10008 total_external_SOURCE_pushes: 130 total_external_SOURCE_pops: 94 total_internal_SOURCE_pushes: 0 total_internal_SOURCE_pops: 0 rt_node_SOURCE_pushes: 130 rt_node_SOURCE_high_fanout_pushes: 0 rt_node_SOURCE_entire_tree_pushes: 130 total_external_SINK_pushes: 2158 total_external_SINK_pops: 2135 total_internal_SINK_pushes: 0 total_internal_SINK_pops: 0 rt_node_SINK_pushes: 0 rt_node_SINK_high_fanout_pushes: 0 rt_node_SINK_entire_tree_pushes: 0 total_external_IPIN_pushes: 2501 total_external_IPIN_pops: 2409 total_internal_IPIN_pushes: 0 total_internal_IPIN_pops: 0 rt_node_IPIN_pushes: 0 rt_node_IPIN_high_fanout_pushes: 0 rt_node_IPIN_entire_tree_pushes: 0 total_external_OPIN_pushes: 130 total_external_OPIN_pops: 110 total_internal_OPIN_pushes: 0 total_internal_OPIN_pops: 0 rt_node_OPIN_pushes: 36 rt_node_OPIN_high_fanout_pushes: 0 rt_node_OPIN_entire_tree_pushes: 36 total_external_CHANX_pushes: 13746 total_external_CHANX_pops: 2738 total_internal_CHANX_pushes: 0 total_internal_CHANX_pops: 0 rt_node_CHANX_pushes: 321 rt_node_CHANX_high_fanout_pushes: 0 rt_node_CHANX_entire_tree_pushes: 321 total_external_CHANY_pushes: 14048 total_external_CHANY_pops: 2522 total_internal_CHANY_pushes: 0 total_internal_CHANY_pops: 0 rt_node_CHANY_pushes: 271 rt_node_CHANY_high_fanout_pushes: 0 rt_node_CHANY_entire_tree_pushes: 271 total_number_of_adding_all_rt: 864 total_number_of_adding_high_fanout_rt: 0 total_number_of_adding_all_rt_from_calling_high_fanout_rt: 0 
# Routing took 0.31 seconds (max_rss 485.6 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.03 seconds (max_rss 485.6 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: 1049608
Circuit successfully routed with a channel width factor of 160.
# Synchronize the packed netlist to routing optimization
OK: before pb_pin_fixup: pb_route connectivity is consistent in all 47 blocks
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 485.6 MiB, delta_rss +0.0 MiB)
Found 46 mismatches between routing and packing results.
Fixed 27 routing traces due to mismatch between routing and packing results.
OK: after pb_pin_fixup: pb_route connectivity is consistent in all 47 blocks
# Synchronize the packed netlist to routing optimization took 0.00 seconds (max_rss 485.6 MiB, delta_rss +0.0 MiB)
Warning 200: All 2 clocks will be treated as global.
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         44                               0.613636                     0.386364   
       clb          3                                9.66667                           12   
       dsp          0                                      0                            0   
      bram          0                                      0                            0   
Absorbed logical nets 14 out of 67 nets, 53 nets not absorbed.


Average number of bends per net: 5.64706  Maximum # of bends: 34

Number of global nets: 2
Number of routed nets (nonglobal): 51
Wire length results (in units of 1 clb segments)...
	Total wirelength: 911, average net length: 17.8627
	Maximum net length: 101

Wire length results in terms of physical segments...
	Total wiring segments used: 371, average wire segments per net: 7.27451
	Maximum segments used by a net: 37
	Total local nets with reserved CLB opins: 0
Total number of nets absorbed: 0

Routing channel utilization histogram:
[        1:      inf)    0 (  0.0%) |
[      0.9:        1)    0 (  0.0%) |
[      0.8:      0.9)    0 (  0.0%) |
[      0.7:      0.8)    0 (  0.0%) |
[      0.5:      0.6)    0 (  0.0%) |
[      0.4:      0.5)    0 (  0.0%) |
[      0.3:      0.4)    0 (  0.0%) |
[      0.2:      0.3)    0 (  0.0%) |
[      0.1:      0.2)    6 (  0.1%) |
[        0:      0.1) 5664 ( 99.9%) |**********************************************
Maximum routing channel utilization:      0.18 at (49,43)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000      160
                         1       0   0.000      160
                         2       0   0.000      160
                         3       0   0.000      160
                         4       1   0.047      160
                         5       0   0.000      160
                         6       3   0.094      160
                         7       3   0.109      160
                         8       2   0.141      160
                         9       1   0.125      160
                        10       2   0.203      160
                        11       1   0.188      160
                        12       1   0.203      160
                        13       1   0.188      160
                        14       2   0.156      160
                        15       1   0.062      160
                        16       1   0.094      160
                        17       1   0.078      160
                        18       1   0.078      160
                        19       1   0.062      160
                        20       1   0.047      160
                        21       1   0.016      160
                        22       1   0.031      160
                        23       0   0.000      160
                        24       1   0.047      160
                        25       1   0.062      160
                        26       1   0.078      160
                        27       1   0.062      160
                        28       1   0.156      160
                        29       2   0.141      160
                        30       1   0.078      160
                        31       2   0.141      160
                        32       2   0.156      160
                        33       2   0.188      160
                        34       3   0.562      160
                        35       2   0.219      160
                        36       2   0.250      160
                        37       1   0.125      160
                        38      10   0.359      160
                        39       2   0.094      160
                        40       1   0.078      160
                        41       3   0.172      160
                        42       7   0.391      160
                        43      29   1.906      160
                        44      10   0.641      160
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000      160
                         1       8   0.783      160
                         2       2   0.196      160
                         3       1   0.174      160
                         4       2   0.370      160
                         5       2   0.326      160
                         6       2   0.283      160
                         7       2   0.174      160
                         8       1   0.130      160
                         9       1   0.022      160
                        10       1   0.043      160
                        11       1   0.043      160
                        12       1   0.022      160
                        13       1   0.022      160
                        14       1   0.087      160
                        15       1   0.130      160
                        16       1   0.109      160
                        17       1   0.130      160
                        18       0   0.000      160
                        19       0   0.000      160
                        20       1   0.022      160
                        21       1   0.043      160
                        22       1   0.043      160
                        23       0   0.000      160
                        24       1   0.087      160
                        25       1   0.109      160
                        26       1   0.152      160
                        27       1   0.087      160
                        28       2   0.109      160
                        29       1   0.109      160
                        30       1   0.130      160
                        31       1   0.087      160
                        32       1   0.022      160
                        33       1   0.043      160
                        34       1   0.109      160
                        35       1   0.087      160
                        36       1   0.109      160
                        37       1   0.152      160
                        38       1   0.109      160
                        39       1   0.087      160
                        40       2   0.261      160
                        41       7   0.435      160
                        42       1   0.022      160
                        43       2   0.196      160
                        44       2   0.109      160
                        45       1   0.043      160
                        46       1   0.130      160
                        47       2   0.152      160
                        48      13   0.739      160
                        49      20   1.000      160
                        50       9   0.543      160
                        51      17   0.500      160
                        52       2   0.043      160
                        53       0   0.000      160
                        54       0   0.000      160
                        55       0   0.000      160
                        56       0   0.000      160
                        57       0   0.000      160
                        58       0   0.000      160
                        59       0   0.000      160
                        60       0   0.000      160
                        61       0   0.000      160
                        62       0   0.000      160

Total tracks in x-direction: 7200, in y-direction: 10080

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 1.7908e+08
	Total used logic block area: 161682

Routing area (in minimum width transistor areas)...
	Total routing area: 3.68034e+07, per logic tile: 12501.2

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      1  89280
                                                      Y      1  88704
                                                      X      4  93600
                                                      Y      4  94752

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             1    0.000874
                                             4     0.00113

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             1      0.0011
                                             4    0.000939

Segment occupancy by length: Length utilization
                             ------ -----------
                             L1        0.000989
                             L4         0.00104

Segment occupancy by type: name type utilization
                           ---- ---- -----------
                             L1    0    0.000989
                             L4    1     0.00104

Final hold Worst Negative Slack (hWNS): -0.0829216 ns
Final hold Total Negative Slack (hTNS): -0.164076 ns

Final hold slack histogram:
[ -8.3e-11:  6.7e-10) 26 ( 37.7%) |*********************************************
[  6.7e-10:  1.4e-09) 28 ( 40.6%) |************************************************
[  1.4e-09:  2.2e-09)  2 (  2.9%) |***
[  2.2e-09:  2.9e-09)  7 ( 10.1%) |************
[  2.9e-09:  3.7e-09)  0 (  0.0%) |
[  3.7e-09:  4.4e-09)  0 (  0.0%) |
[  4.4e-09:  5.2e-09)  1 (  1.4%) |**
[  5.2e-09:    6e-09)  4 (  5.8%) |*******
[    6e-09:  6.7e-09)  0 (  0.0%) |
[  6.7e-09:  7.5e-09)  1 (  1.4%) |**

Final intra-domain worst hold slacks per constraint:
  virtual_io_clock to virtual_io_clock worst hold slack: 2.18487 ns
  $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 to $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 worst hold slack: 0.162212 ns

Final inter-domain worst hold slacks per constraint:
  virtual_io_clock to $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 worst hold slack: -0.0829216 ns
  virtual_io_clock to $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 worst hold slack: 0.774379 ns
  $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 to virtual_io_clock worst hold slack: 2.10569 ns
  $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 to virtual_io_clock worst hold slack: 5.13553 ns

Final critical path delay (least slack): 7.85356 ns
Final setup Worst Negative Slack (sWNS): -7.85356 ns
Final setup Total Negative Slack (sTNS): -128.865 ns

Final setup slack histogram:
[ -7.9e-09: -7.1e-09)  1 (  1.4%) |**
[ -7.1e-09: -6.3e-09)  0 (  0.0%) |
[ -6.3e-09: -5.5e-09)  5 (  7.2%) |*********
[ -5.5e-09: -4.7e-09)  0 (  0.0%) |
[ -4.7e-09: -3.9e-09)  0 (  0.0%) |
[ -3.9e-09: -3.1e-09) 10 ( 14.5%) |*****************
[ -3.1e-09: -2.3e-09)  9 ( 13.0%) |***************
[ -2.3e-09: -1.5e-09)  0 (  0.0%) |
[ -1.5e-09:   -7e-10) 28 ( 40.6%) |************************************************
[   -7e-10:  9.7e-11) 16 ( 23.2%) |***************************

Final intra-domain critical path delays (CPDs):
  virtual_io_clock to virtual_io_clock CPD: 7.85356 ns (127.331 MHz)
  $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 to $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 CPD: 1.07563 ns (929.686 MHz)

Final inter-domain critical path delays (CPDs):
  virtual_io_clock to $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 CPD: 3.45185 ns (289.7 MHz)
  virtual_io_clock to $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 CPD: 0.803058 ns (1245.24 MHz)
  $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 to virtual_io_clock CPD: 5.93486 ns (168.496 MHz)
  $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 to virtual_io_clock CPD: 6.13285 ns (163.056 MHz)

Final intra-domain worst setup slacks per constraint:
  virtual_io_clock to virtual_io_clock worst setup slack: -7.85356 ns
  $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 to $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 worst setup slack: -1.07563 ns

Final inter-domain worst setup slacks per constraint:
  virtual_io_clock to $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 worst setup slack: -3.45185 ns
  virtual_io_clock to $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 worst setup slack: -0.803058 ns
  $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 to virtual_io_clock worst setup slack: -5.93486 ns
  $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 to virtual_io_clock worst setup slack: -6.13285 ns

Final geomean non-virtual intra-domain period: 1.07563 ns (929.686 MHz)
Final fanout-weighted geomean non-virtual intra-domain period: 1.07563 ns (929.686 MHz)

Writing Implementation Netlist: fabric_GJC46_post_synthesis.v
Writing Implementation Netlist: fabric_GJC46_post_synthesis.blif
Writing Implementation SDF    : fabric_GJC46_post_synthesis.sdf
Incr Slack updates 1 in 5.923e-06 sec
Full Max Req/Worst Slack updates 1 in 1.322e-05 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 1.493e-05 sec
Flow timing analysis took 0.0118994 seconds (0.0107352 STA, 0.00116418 slack) (19 full updates: 0 setup, 0 hold, 19 combined).
VPR succeeded
The entire flow of VPR took 43.47 seconds (max_rss 485.6 MiB)
Incr Slack updates 18 in 0.000100735 sec
Full Max Req/Worst Slack updates 2 in 2.2999e-05 sec
Incr Max Req/Worst Slack updates 16 in 0.000188345 sec
Incr Criticality updates 15 in 0.000191608 sec
Full Criticality updates 3 in 3.9067e-05 sec
