Info: Starting: Create simulation model
Info: qsys-generate C:\Users\emils\OneDrive\Desktop\Augstskola\3.kurss\1.Semestris\PRISP\Kursa_Darbs\nios2_system_v0.qsys --simulation=VHDL --allow-mixed-language-simulation --output-directory=C:\Users\emils\OneDrive\Desktop\Augstskola\3.kurss\1.Semestris\PRISP\Kursa_Darbs\nios2_system_v0\simulation --family="Cyclone V" --part=5CGXFC5C6F27C7
Progress: Loading Kursa_Darbs/nios2_system_v0.qsys
Progress: Reading input file
Progress: Adding Convolution_0 [Convolution 1.0]
Progress: Parameterizing module Convolution_0
Progress: Adding Data_out [altera_avalon_pio 18.1]
Progress: Parameterizing module Data_out
Progress: Adding Reset_cnt [altera_avalon_pio 18.1]
Progress: Parameterizing module Reset_cnt
Progress: Adding Start_bit [altera_avalon_pio 18.1]
Progress: Parameterizing module Start_bit
Progress: Adding Write_en [altera_avalon_pio 18.1]
Progress: Parameterizing module Write_en
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding cpu [altera_nios2_gen2 18.1]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding led_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module led_pio
Progress: Adding mem_if_lpddr2_emif_0 [altera_mem_if_lpddr2_emif 18.1]
Progress: Parameterizing module mem_if_lpddr2_emif_0
Progress: Adding onchip_mem [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_mem
Progress: Adding sw_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module sw_pio
Progress: Adding sys_clk_timer [altera_avalon_timer 18.1]
Progress: Parameterizing module sys_clk_timer
Progress: Adding sysid [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid
Progress: Adding uart_0 [altera_avalon_uart 18.1]
Progress: Parameterizing module uart_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: nios2_system_v0.Convolution: The SIM_VHDL fileset must specify the top-level module name.
Info: nios2_system_v0.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: nios2_system_v0.mem_if_lpddr2_emif_0: 'Quick' simulation modes are NOT timing accurate. Some simulation memory models may issue warnings or errors
Warning: nios2_system_v0.mem_if_lpddr2_emif_0.pll_bridge: pll_bridge.pll_sharing cannot be both connected and exported
Info: nios2_system_v0.sw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios2_system_v0.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: nios2_system_v0.sysid: Time stamp will be automatically updated when this component is generated.
Info: nios2_system_v0: Generating nios2_system_v0 "nios2_system_v0" for SIM_VHDL
Info: Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0
Info: Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1
Info: Convolution_0: "nios2_system_v0" instantiated Convolution "Convolution_0"
Info: Data_out: Starting RTL generation for module 'nios2_system_v0_Data_out'
Info: Data_out:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_system_v0_Data_out --dir=C:/Users/emils/AppData/Local/Temp/alt8638_3629885451656665047.dir/0003_Data_out_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --vhdl --config=C:/Users/emils/AppData/Local/Temp/alt8638_3629885451656665047.dir/0003_Data_out_gen//nios2_system_v0_Data_out_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/emils/AppData/Local/Temp/alt8638_3629885451656665047.dir/0003_Data_out_gen/  ]
Info: Data_out: Done RTL generation for module 'nios2_system_v0_Data_out'
Info: Data_out: "nios2_system_v0" instantiated altera_avalon_pio "Data_out"
Info: Reset_cnt: Starting RTL generation for module 'nios2_system_v0_Reset_cnt'
Info: Reset_cnt:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_system_v0_Reset_cnt --dir=C:/Users/emils/AppData/Local/Temp/alt8638_3629885451656665047.dir/0004_Reset_cnt_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --vhdl --config=C:/Users/emils/AppData/Local/Temp/alt8638_3629885451656665047.dir/0004_Reset_cnt_gen//nios2_system_v0_Reset_cnt_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/emils/AppData/Local/Temp/alt8638_3629885451656665047.dir/0004_Reset_cnt_gen/  ]
Info: Reset_cnt: Done RTL generation for module 'nios2_system_v0_Reset_cnt'
Info: Reset_cnt: "nios2_system_v0" instantiated altera_avalon_pio "Reset_cnt"
Info: cpu: "nios2_system_v0" instantiated altera_nios2_gen2 "cpu"
Info: jtag_uart: Starting RTL generation for module 'nios2_system_v0_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios2_system_v0_jtag_uart --dir=C:/Users/emils/AppData/Local/Temp/alt8638_3629885451656665047.dir/0005_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --vhdl --config=C:/Users/emils/AppData/Local/Temp/alt8638_3629885451656665047.dir/0005_jtag_uart_gen//nios2_system_v0_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/emils/AppData/Local/Temp/alt8638_3629885451656665047.dir/0005_jtag_uart_gen/  ]
Info: jtag_uart: Done RTL generation for module 'nios2_system_v0_jtag_uart'
Info: jtag_uart: "nios2_system_v0" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: mem_if_lpddr2_emif_0: "nios2_system_v0" instantiated altera_mem_if_lpddr2_emif "mem_if_lpddr2_emif_0"
Info: onchip_mem: Starting RTL generation for module 'nios2_system_v0_onchip_mem'
Info: onchip_mem:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios2_system_v0_onchip_mem --dir=C:/Users/emils/AppData/Local/Temp/alt8638_3629885451656665047.dir/0006_onchip_mem_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --vhdl --config=C:/Users/emils/AppData/Local/Temp/alt8638_3629885451656665047.dir/0006_onchip_mem_gen//nios2_system_v0_onchip_mem_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/emils/AppData/Local/Temp/alt8638_3629885451656665047.dir/0006_onchip_mem_gen/  ]
Info: onchip_mem: Done RTL generation for module 'nios2_system_v0_onchip_mem'
Info: onchip_mem: "nios2_system_v0" instantiated altera_avalon_onchip_memory2 "onchip_mem"
Info: sw_pio: Starting RTL generation for module 'nios2_system_v0_sw_pio'
Info: sw_pio:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_system_v0_sw_pio --dir=C:/Users/emils/AppData/Local/Temp/alt8638_3629885451656665047.dir/0007_sw_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --vhdl --config=C:/Users/emils/AppData/Local/Temp/alt8638_3629885451656665047.dir/0007_sw_pio_gen//nios2_system_v0_sw_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/emils/AppData/Local/Temp/alt8638_3629885451656665047.dir/0007_sw_pio_gen/  ]
Info: sw_pio: Done RTL generation for module 'nios2_system_v0_sw_pio'
Info: sw_pio: "nios2_system_v0" instantiated altera_avalon_pio "sw_pio"
Info: sys_clk_timer: Starting RTL generation for module 'nios2_system_v0_sys_clk_timer'
Info: sys_clk_timer:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=nios2_system_v0_sys_clk_timer --dir=C:/Users/emils/AppData/Local/Temp/alt8638_3629885451656665047.dir/0008_sys_clk_timer_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --vhdl --config=C:/Users/emils/AppData/Local/Temp/alt8638_3629885451656665047.dir/0008_sys_clk_timer_gen//nios2_system_v0_sys_clk_timer_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/emils/AppData/Local/Temp/alt8638_3629885451656665047.dir/0008_sys_clk_timer_gen/  ]
Info: sys_clk_timer: Done RTL generation for module 'nios2_system_v0_sys_clk_timer'
Info: sys_clk_timer: "nios2_system_v0" instantiated altera_avalon_timer "sys_clk_timer"
Info: sysid: "nios2_system_v0" instantiated altera_avalon_sysid_qsys "sysid"
Info: uart_0: Starting RTL generation for module 'nios2_system_v0_uart_0'
Info: uart_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=nios2_system_v0_uart_0 --dir=C:/Users/emils/AppData/Local/Temp/alt8638_3629885451656665047.dir/0010_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --vhdl --config=C:/Users/emils/AppData/Local/Temp/alt8638_3629885451656665047.dir/0010_uart_0_gen//nios2_system_v0_uart_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/emils/AppData/Local/Temp/alt8638_3629885451656665047.dir/0010_uart_0_gen/  ]
Info: uart_0: Done RTL generation for module 'nios2_system_v0_uart_0'
Info: uart_0: "nios2_system_v0" instantiated altera_avalon_uart "uart_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "nios2_system_v0" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "nios2_system_v0" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "nios2_system_v0" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'nios2_system_v0_cpu_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios2_system_v0_cpu_cpu --dir=C:/Users/emils/AppData/Local/Temp/alt8638_3629885451656665047.dir/0013_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/emils/AppData/Local/Temp/alt8638_3629885451656665047.dir/0013_cpu_gen//nios2_system_v0_cpu_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/emils/AppData/Local/Temp/alt8638_3629885451656665047.dir/0013_cpu_gen/  ]
Info: cpu: # 2021.01.11 19:11:39 (*) Starting Nios II generation
Info: cpu: # 2021.01.11 19:11:39 (*)   Checking for plaintext license.
Info: cpu: # 2021.01.11 19:11:39 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2021.01.11 19:11:39 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2021.01.11 19:11:39 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2021.01.11 19:11:39 (*)   Plaintext license not found.
Info: cpu: # 2021.01.11 19:11:39 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2021.01.11 19:11:40 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2021.01.11 19:11:40 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2021.01.11 19:11:40 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2021.01.11 19:11:40 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2021.01.11 19:11:40 (*)   Elaborating CPU configuration settings
Info: cpu: # 2021.01.11 19:11:40 (*)   Creating all objects for CPU
Info: cpu: # 2021.01.11 19:11:40 (*)     Testbench
Info: cpu: # 2021.01.11 19:11:40 (*)     Instruction decoding
Info: cpu: # 2021.01.11 19:11:40 (*)       Instruction fields
Info: cpu: # 2021.01.11 19:11:40 (*)       Instruction decodes
Info: cpu: # 2021.01.11 19:11:41 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2021.01.11 19:11:41 (*)       Instruction controls
Info: cpu: # 2021.01.11 19:11:41 (*)     Pipeline frontend
Info: cpu: # 2021.01.11 19:11:41 (*)     Pipeline backend
Info: cpu: # 2021.01.11 19:11:43 (*)   Creating 'C:/Users/emils/AppData/Local/Temp/alt8638_3629885451656665047.dir/0013_cpu_gen//nios2_system_v0_cpu_cpu_nios2_waves.do'
Info: cpu: # 2021.01.11 19:11:43 (*)   Generating RTL from CPU objects
Info: cpu: # 2021.01.11 19:11:45 (*)   Creating encrypted RTL
Info: cpu: # 2021.01.11 19:11:45 (*)   Creating IP functional simulation model
Info: cpu: # 2021.01.11 19:12:04 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'nios2_system_v0_cpu_cpu'
Info: cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: pll0: "mem_if_lpddr2_emif_0" instantiated altera_mem_if_lpddr2_pll "pll0"
Info: p0: Generating clock pair generator
Info: p0: Generating nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs
Info: p0: "mem_if_lpddr2_emif_0" instantiated altera_mem_if_lpddr2_phy_core "p0"
Info: m0: "mem_if_lpddr2_emif_0" instantiated altera_mem_if_lpddr2_afi_mux "m0"
Info: s0: Generating Qsys sequencer system
Info: s0: QSYS sequencer system generated successfully
Info: s0: "mem_if_lpddr2_emif_0" instantiated altera_mem_if_lpddr2_qseq "s0"
Info: dmaster: "mem_if_lpddr2_emif_0" instantiated altera_jtag_avalon_master "dmaster"
Info: c0: "mem_if_lpddr2_emif_0" instantiated altera_mem_if_nextgen_lpddr2_controller "c0"
Info: oct0: "mem_if_lpddr2_emif_0" instantiated altera_mem_if_oct "oct0"
Info: dll0: "mem_if_lpddr2_emif_0" instantiated altera_mem_if_dll "dll0"
Info: mm_interconnect_0: "mem_if_lpddr2_emif_0" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_data_master_agent"
Info: Reusing file C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/simulation/submodules/altera_merlin_master_agent.sv
Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: Reusing file C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/simulation/submodules/altera_merlin_slave_agent.sv
Info: Reusing file C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/simulation/submodules/altera_merlin_burst_uncompressor.sv
Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: cpu_instruction_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "cpu_instruction_master_limiter"
Info: Reusing file C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/simulation/submodules/altera_merlin_traffic_limiter.sv
Info: Reusing file C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/simulation/submodules/altera_merlin_reorder_memory.sv
Info: Reusing file C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/simulation/submodules/altera_avalon_sc_fifo.v
Info: Convolution_0_avs_s0_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "Convolution_0_avs_s0_burst_adapter"
Info: Reusing file C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/simulation/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/simulation/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_004: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_004"
Info: Reusing file C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_demux_004: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_004"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/simulation/submodules/altera_merlin_arbitrator.sv
Info: mem_if_lpddr2_emif_0_avl_cmd_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "mem_if_lpddr2_emif_0_avl_cmd_width_adapter"
Info: Reusing file C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/simulation/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/simulation/submodules/altera_merlin_burst_uncompressor.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/simulation/submodules/altera_avalon_st_pipeline_base.v
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_001: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: avalon_st_adapter_002: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_002"
Info: jtag_phy_embedded_in_jtag_master: "dmaster" instantiated altera_jtag_dc_streaming "jtag_phy_embedded_in_jtag_master"
Info: Reusing file C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/simulation/submodules/altera_avalon_st_clock_crosser.v
Info: Reusing file C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/simulation/submodules/altera_std_synchronizer_nocut.v
Info: Reusing file C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/simulation/submodules/altera_avalon_st_pipeline_base.v
Info: Reusing file C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/simulation/submodules/altera_avalon_st_pipeline_stage.sv
Info: timing_adt: "dmaster" instantiated timing_adapter "timing_adt"
Info: b2p: "dmaster" instantiated altera_avalon_st_bytes_to_packets "b2p"
Info: p2b: "dmaster" instantiated altera_avalon_st_packets_to_bytes "p2b"
Info: transacto: "dmaster" instantiated altera_avalon_packets_to_master "transacto"
Info: b2p_adapter: "dmaster" instantiated channel_adapter "b2p_adapter"
Info: p2b_adapter: "dmaster" instantiated channel_adapter "p2b_adapter"
Info: ng0: "c0" instantiated altera_mem_if_nextgen_lpddr2_controller_core "ng0"
Info: a0: "c0" instantiated alt_mem_ddrx_mm_st_converter "a0"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_002" instantiated error_adapter "error_adapter_0"
Info: nios2_system_v0: Done "nios2_system_v0" with 64 modules, 236 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=C:\Users\emils\OneDrive\Desktop\Augstskola\3.kurss\1.Semestris\PRISP\Kursa_Darbs\nios2_system_v0\nios2_system_v0.spd --output-directory=C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/simulation/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=C:\Users\emils\OneDrive\Desktop\Augstskola\3.kurss\1.Semestris\PRISP\Kursa_Darbs\nios2_system_v0\nios2_system_v0.spd --output-directory=C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Skipping VCS script generation since VHDL file $QUARTUS_INSTALL_DIR/eda/sim_lib/altera_syn_attributes.vhd is required for simulation
Info: Generating the following file(s) for VCSMX simulator in C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	59 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/simulation/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\emils\OneDrive\Desktop\Augstskola\3.kurss\1.Semestris\PRISP\Kursa_Darbs\nios2_system_v0.qsys --block-symbol-file --output-directory=C:\Users\emils\OneDrive\Desktop\Augstskola\3.kurss\1.Semestris\PRISP\Kursa_Darbs\nios2_system_v0 --family="Cyclone V" --part=5CGXFC5C6F27C7
Progress: Loading Kursa_Darbs/nios2_system_v0.qsys
Progress: Reading input file
Progress: Adding Convolution_0 [Convolution 1.0]
Progress: Parameterizing module Convolution_0
Progress: Adding Data_out [altera_avalon_pio 18.1]
Progress: Parameterizing module Data_out
Progress: Adding Reset_cnt [altera_avalon_pio 18.1]
Progress: Parameterizing module Reset_cnt
Progress: Adding Start_bit [altera_avalon_pio 18.1]
Progress: Parameterizing module Start_bit
Progress: Adding Write_en [altera_avalon_pio 18.1]
Progress: Parameterizing module Write_en
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding cpu [altera_nios2_gen2 18.1]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding led_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module led_pio
Progress: Adding mem_if_lpddr2_emif_0 [altera_mem_if_lpddr2_emif 18.1]
Progress: Parameterizing module mem_if_lpddr2_emif_0
Progress: Adding onchip_mem [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_mem
Progress: Adding sw_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module sw_pio
Progress: Adding sys_clk_timer [altera_avalon_timer 18.1]
Progress: Parameterizing module sys_clk_timer
Progress: Adding sysid [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid
Progress: Adding uart_0 [altera_avalon_uart 18.1]
Progress: Parameterizing module uart_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: nios2_system_v0.Convolution: The SIM_VHDL fileset must specify the top-level module name.
Info: nios2_system_v0.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: nios2_system_v0.mem_if_lpddr2_emif_0: 'Quick' simulation modes are NOT timing accurate. Some simulation memory models may issue warnings or errors
Warning: nios2_system_v0.mem_if_lpddr2_emif_0.pll_bridge: pll_bridge.pll_sharing cannot be both connected and exported
Info: nios2_system_v0.sw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios2_system_v0.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: nios2_system_v0.sysid: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\emils\OneDrive\Desktop\Augstskola\3.kurss\1.Semestris\PRISP\Kursa_Darbs\nios2_system_v0.qsys --synthesis=VHDL --output-directory=C:\Users\emils\OneDrive\Desktop\Augstskola\3.kurss\1.Semestris\PRISP\Kursa_Darbs\nios2_system_v0\synthesis --family="Cyclone V" --part=5CGXFC5C6F27C7
Progress: Loading Kursa_Darbs/nios2_system_v0.qsys
Progress: Reading input file
Progress: Adding Convolution_0 [Convolution 1.0]
Progress: Parameterizing module Convolution_0
Progress: Adding Data_out [altera_avalon_pio 18.1]
Progress: Parameterizing module Data_out
Progress: Adding Reset_cnt [altera_avalon_pio 18.1]
Progress: Parameterizing module Reset_cnt
Progress: Adding Start_bit [altera_avalon_pio 18.1]
Progress: Parameterizing module Start_bit
Progress: Adding Write_en [altera_avalon_pio 18.1]
Progress: Parameterizing module Write_en
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding cpu [altera_nios2_gen2 18.1]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding led_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module led_pio
Progress: Adding mem_if_lpddr2_emif_0 [altera_mem_if_lpddr2_emif 18.1]
Progress: Parameterizing module mem_if_lpddr2_emif_0
Progress: Adding onchip_mem [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_mem
Progress: Adding sw_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module sw_pio
Progress: Adding sys_clk_timer [altera_avalon_timer 18.1]
Progress: Parameterizing module sys_clk_timer
Progress: Adding sysid [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid
Progress: Adding uart_0 [altera_avalon_uart 18.1]
Progress: Parameterizing module uart_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: nios2_system_v0.Convolution: The SIM_VHDL fileset must specify the top-level module name.
Info: nios2_system_v0.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: nios2_system_v0.mem_if_lpddr2_emif_0: 'Quick' simulation modes are NOT timing accurate. Some simulation memory models may issue warnings or errors
Warning: nios2_system_v0.mem_if_lpddr2_emif_0.pll_bridge: pll_bridge.pll_sharing cannot be both connected and exported
Info: nios2_system_v0.sw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios2_system_v0.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: nios2_system_v0.sysid: Time stamp will be automatically updated when this component is generated.
Info: nios2_system_v0: Generating nios2_system_v0 "nios2_system_v0" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0
Info: Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1
Info: Convolution_0: "nios2_system_v0" instantiated Convolution "Convolution_0"
Info: Data_out: Starting RTL generation for module 'nios2_system_v0_Data_out'
Info: Data_out:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_system_v0_Data_out --dir=C:/Users/emils/AppData/Local/Temp/alt8638_3629885451656665047.dir/0058_Data_out_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/emils/AppData/Local/Temp/alt8638_3629885451656665047.dir/0058_Data_out_gen//nios2_system_v0_Data_out_component_configuration.pl  --do_build_sim=0  ]
Info: Data_out: Done RTL generation for module 'nios2_system_v0_Data_out'
Info: Data_out: "nios2_system_v0" instantiated altera_avalon_pio "Data_out"
Info: Reset_cnt: Starting RTL generation for module 'nios2_system_v0_Reset_cnt'
Info: Reset_cnt:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_system_v0_Reset_cnt --dir=C:/Users/emils/AppData/Local/Temp/alt8638_3629885451656665047.dir/0059_Reset_cnt_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/emils/AppData/Local/Temp/alt8638_3629885451656665047.dir/0059_Reset_cnt_gen//nios2_system_v0_Reset_cnt_component_configuration.pl  --do_build_sim=0  ]
Info: Reset_cnt: Done RTL generation for module 'nios2_system_v0_Reset_cnt'
Info: Reset_cnt: "nios2_system_v0" instantiated altera_avalon_pio "Reset_cnt"
Info: cpu: "nios2_system_v0" instantiated altera_nios2_gen2 "cpu"
Info: jtag_uart: Starting RTL generation for module 'nios2_system_v0_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios2_system_v0_jtag_uart --dir=C:/Users/emils/AppData/Local/Temp/alt8638_3629885451656665047.dir/0060_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/emils/AppData/Local/Temp/alt8638_3629885451656665047.dir/0060_jtag_uart_gen//nios2_system_v0_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'nios2_system_v0_jtag_uart'
Info: jtag_uart: "nios2_system_v0" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: mem_if_lpddr2_emif_0: "nios2_system_v0" instantiated altera_mem_if_lpddr2_emif "mem_if_lpddr2_emif_0"
Info: onchip_mem: Starting RTL generation for module 'nios2_system_v0_onchip_mem'
Info: onchip_mem:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios2_system_v0_onchip_mem --dir=C:/Users/emils/AppData/Local/Temp/alt8638_3629885451656665047.dir/0061_onchip_mem_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/emils/AppData/Local/Temp/alt8638_3629885451656665047.dir/0061_onchip_mem_gen//nios2_system_v0_onchip_mem_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_mem: Done RTL generation for module 'nios2_system_v0_onchip_mem'
Info: onchip_mem: "nios2_system_v0" instantiated altera_avalon_onchip_memory2 "onchip_mem"
Info: sw_pio: Starting RTL generation for module 'nios2_system_v0_sw_pio'
Info: sw_pio:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_system_v0_sw_pio --dir=C:/Users/emils/AppData/Local/Temp/alt8638_3629885451656665047.dir/0062_sw_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/emils/AppData/Local/Temp/alt8638_3629885451656665047.dir/0062_sw_pio_gen//nios2_system_v0_sw_pio_component_configuration.pl  --do_build_sim=0  ]
Info: sw_pio: Done RTL generation for module 'nios2_system_v0_sw_pio'
Info: sw_pio: "nios2_system_v0" instantiated altera_avalon_pio "sw_pio"
Info: sys_clk_timer: Starting RTL generation for module 'nios2_system_v0_sys_clk_timer'
Info: sys_clk_timer:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=nios2_system_v0_sys_clk_timer --dir=C:/Users/emils/AppData/Local/Temp/alt8638_3629885451656665047.dir/0063_sys_clk_timer_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/emils/AppData/Local/Temp/alt8638_3629885451656665047.dir/0063_sys_clk_timer_gen//nios2_system_v0_sys_clk_timer_component_configuration.pl  --do_build_sim=0  ]
Info: sys_clk_timer: Done RTL generation for module 'nios2_system_v0_sys_clk_timer'
Info: sys_clk_timer: "nios2_system_v0" instantiated altera_avalon_timer "sys_clk_timer"
Info: sysid: "nios2_system_v0" instantiated altera_avalon_sysid_qsys "sysid"
Info: uart_0: Starting RTL generation for module 'nios2_system_v0_uart_0'
Info: uart_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=nios2_system_v0_uart_0 --dir=C:/Users/emils/AppData/Local/Temp/alt8638_3629885451656665047.dir/0065_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/emils/AppData/Local/Temp/alt8638_3629885451656665047.dir/0065_uart_0_gen//nios2_system_v0_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: uart_0: Done RTL generation for module 'nios2_system_v0_uart_0'
Info: uart_0: "nios2_system_v0" instantiated altera_avalon_uart "uart_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "nios2_system_v0" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "nios2_system_v0" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "nios2_system_v0" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'nios2_system_v0_cpu_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios2_system_v0_cpu_cpu --dir=C:/Users/emils/AppData/Local/Temp/alt8638_3629885451656665047.dir/0068_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/emils/AppData/Local/Temp/alt8638_3629885451656665047.dir/0068_cpu_gen//nios2_system_v0_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2021.01.11 19:14:32 (*) Starting Nios II generation
Info: cpu: # 2021.01.11 19:14:32 (*)   Checking for plaintext license.
Info: cpu: # 2021.01.11 19:14:33 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2021.01.11 19:14:33 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2021.01.11 19:14:33 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2021.01.11 19:14:33 (*)   Plaintext license not found.
Info: cpu: # 2021.01.11 19:14:33 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2021.01.11 19:14:34 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2021.01.11 19:14:34 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2021.01.11 19:14:34 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2021.01.11 19:14:34 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2021.01.11 19:14:34 (*)   Elaborating CPU configuration settings
Info: cpu: # 2021.01.11 19:14:34 (*)   Creating all objects for CPU
Info: cpu: # 2021.01.11 19:14:34 (*)     Testbench
Info: cpu: # 2021.01.11 19:14:34 (*)     Instruction decoding
Info: cpu: # 2021.01.11 19:14:34 (*)       Instruction fields
Info: cpu: # 2021.01.11 19:14:34 (*)       Instruction decodes
Info: cpu: # 2021.01.11 19:14:35 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2021.01.11 19:14:35 (*)       Instruction controls
Info: cpu: # 2021.01.11 19:14:35 (*)     Pipeline frontend
Info: cpu: # 2021.01.11 19:14:35 (*)     Pipeline backend
Info: cpu: # 2021.01.11 19:14:37 (*)   Generating RTL from CPU objects
Info: cpu: # 2021.01.11 19:14:38 (*)   Creating encrypted RTL
Info: cpu: # 2021.01.11 19:14:39 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'nios2_system_v0_cpu_cpu'
Info: cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: pll0: "mem_if_lpddr2_emif_0" instantiated altera_mem_if_lpddr2_pll "pll0"
Info: p0: Generating clock pair generator
Info: p0: Generating nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs
Info: p0: 
Info: p0: *****************************
Info: p0: 
Info: p0: Remember to run the nios2_system_v0_mem_if_lpddr2_emif_0_p0_pin_assignments.tcl
Info: p0: script after running Synthesis and before Fitting.
Info: p0: 
Info: p0: *****************************
Info: p0: 
Info: p0: "mem_if_lpddr2_emif_0" instantiated altera_mem_if_lpddr2_phy_core "p0"
Info: m0: "mem_if_lpddr2_emif_0" instantiated altera_mem_if_lpddr2_afi_mux "m0"
Info: s0: Generating Qsys sequencer system
Info: s0: QSYS sequencer system generated successfully
Info: s0: "mem_if_lpddr2_emif_0" instantiated altera_mem_if_lpddr2_qseq "s0"
Info: dmaster: "mem_if_lpddr2_emif_0" instantiated altera_jtag_avalon_master "dmaster"
Info: c0: "mem_if_lpddr2_emif_0" instantiated altera_mem_if_nextgen_lpddr2_controller "c0"
Info: oct0: "mem_if_lpddr2_emif_0" instantiated altera_mem_if_oct "oct0"
Info: dll0: "mem_if_lpddr2_emif_0" instantiated altera_mem_if_dll "dll0"
Info: mm_interconnect_0: "mem_if_lpddr2_emif_0" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_data_master_agent"
Info: Reusing file C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_merlin_master_agent.sv
Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: Reusing file C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_merlin_slave_agent.sv
Info: Reusing file C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: cpu_instruction_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "cpu_instruction_master_limiter"
Info: Reusing file C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_merlin_traffic_limiter.sv
Info: Reusing file C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_merlin_reorder_memory.sv
Info: Reusing file C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_avalon_sc_fifo.v
Info: Convolution_0_avs_s0_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "Convolution_0_avs_s0_burst_adapter"
Info: Reusing file C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_004: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_004"
Info: Reusing file C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_demux_004: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_004"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_merlin_arbitrator.sv
Info: mem_if_lpddr2_emif_0_avl_cmd_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "mem_if_lpddr2_emif_0_avl_cmd_width_adapter"
Info: Reusing file C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_001: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: avalon_st_adapter_002: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_002"
Info: jtag_phy_embedded_in_jtag_master: "dmaster" instantiated altera_jtag_dc_streaming "jtag_phy_embedded_in_jtag_master"
Info: Reusing file C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_avalon_st_clock_crosser.v
Info: Reusing file C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_std_synchronizer_nocut.v
Info: Reusing file C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: Reusing file C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
Info: timing_adt: "dmaster" instantiated timing_adapter "timing_adt"
Info: b2p: "dmaster" instantiated altera_avalon_st_bytes_to_packets "b2p"
Info: p2b: "dmaster" instantiated altera_avalon_st_packets_to_bytes "p2b"
Info: transacto: "dmaster" instantiated altera_avalon_packets_to_master "transacto"
Info: b2p_adapter: "dmaster" instantiated channel_adapter "b2p_adapter"
Info: p2b_adapter: "dmaster" instantiated channel_adapter "p2b_adapter"
Info: ng0: "c0" instantiated altera_mem_if_nextgen_lpddr2_controller_core "ng0"
Info: a0: "c0" instantiated alt_mem_ddrx_mm_st_converter "a0"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_002" instantiated error_adapter "error_adapter_0"
Info: nios2_system_v0: Done "nios2_system_v0" with 64 modules, 236 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
