// This file is part of www.nand2tetris.org
// and the book "The Elements of Computing Systems"
// by Nisan and Schocken, MIT Press.
// File name: projects/03/b/RAM4K.hdl

/**
 * Memory of 4K registers, each 16 bit-wide. Out holds the value
 * stored at the memory location specified by address. If load==1, then 
 * the in value is loaded into the memory location specified by address 
 * (the loaded value will be emitted to out from the next time step onward).
 */

CHIP RAM4K {
    IN in[16], load, address[12];
    OUT out[16];

    PARTS:
    DMux8Way (in=load, sel=address[9..11], a=ram0, b=ram1, c=ram2, d=ram3, e=ram4, f=ram5, g=ram6, h=ram7);

    RAM512 (in=in, load=ram0, address=address[0..8], out=a);
    RAM512 (in=in, load=ram1, address=address[0..8], out=b);
    RAM512 (in=in, load=ram2, address=address[0..8], out=c);
    RAM512 (in=in, load=ram3, address=address[0..8], out=d);
    RAM512 (in=in, load=ram4, address=address[0..8], out=e);
    RAM512 (in=in, load=ram5, address=address[0..8], out=f);
    RAM512 (in=in, load=ram6, address=address[0..8], out=g);
    RAM512 (in=in, load=ram7, address=address[0..8], out=h);

    Mux8Way16 (a=a, b=b, c=c, d=d, e=e, f=f, g=g, h=h, sel=address[9..11], out=out);
}
