# Generated by Yosys 0.8+463 (git sha1 5772732a, clang 6.0.0-1ubuntu2 -fPIC -Os)

.model top
.inputs CLK_16MHZ PIN_1
.outputs PIN_2 LED
.names $false
.names $true
1
.names $undef
.gate SB_LUT4 I0=serial_test_inst.hba_reg_bank_inst.regbank_state[0] I1=serial_test_inst.hba_reg_bank_inst.addr_hit I2=reset I3=serial_test_inst.hba_reg_bank_inst.regbank_state[3] O=$abc$8068$auto$fsm_map.cc:170:map_fsm$923[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111110010
.gate SB_LUT4 I0=serial_test_inst.hba_reg_bank_inst.regbank_state[2] I1=serial_test_inst.hba_reg_bank_inst.regbank_state[1] I2=$false I3=$false O=$abc$8068$auto$fsm_map.cc:102:implement_pattern_cache$944
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.hba_mgrant I1=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_state[2] I2=serial_test_inst.serial_fpga_inst.master_request I3=reset O=$abc$8068$auto$fsm_map.cc:170:map_fsm$970[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011110100
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_state[0] I1=serial_test_inst.serial_fpga_inst.app_en_strobe I2=$false I3=$false O=serial_test_inst.serial_fpga_inst.master_request
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_state[2] I1=serial_test_inst.serial_fpga_inst.hba_mgrant I2=$abc$8068$new_n435_ I3=reset O=$abc$8068$auto$fsm_map.cc:170:map_fsm$970[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011111000
.gate SB_LUT4 I0=serial_test_inst.hba_reg_bank_inst.regbank_xferack I1=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_state[1] I2=$false I3=$false O=$abc$8068$new_n435_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.app_en_strobe I1=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_state[0] I2=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$6487 I3=$false O=$abc$8068$auto$fsm_map.cc:170:map_fsm$970[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_state[1] I1=serial_test_inst.hba_reg_bank_inst.regbank_xferack I2=reset I3=$false O=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$6487
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$431.$and$/usr/local/bin/../share/yosys/techmap.v:434$1724_Y[2]_new_ I1=serial_test_inst.serial_fpga_inst.rnw_bit I2=$abc$8068$auto$simplemap.cc:127:simplemap_reduce$2907_new_ I3=$false O=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$497.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$1596_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.$eq$../../../serial_fpga/serial_fpga.v:293$78_Y_new_ I1=$abc$8068$auto$simplemap.cc:250:simplemap_eqne$4509[1]_new_inv_ I2=$false I3=$false O=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$431.$and$/usr/local/bin/../share/yosys/techmap.v:434$1724_Y[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.transfer_num[0] I1=serial_test_inst.serial_fpga_inst.transfer_num[1] I2=serial_test_inst.serial_fpga_inst.transfer_num[2] I3=serial_test_inst.serial_fpga_inst.transfer_num[3] O=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.$eq$../../../serial_fpga/serial_fpga.v:293$78_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.serial_state[0] I1=serial_test_inst.serial_fpga_inst.serial_state[1] I2=serial_test_inst.serial_fpga_inst.serial_state[3] I3=serial_test_inst.serial_fpga_inst.serial_state[2] O=$abc$8068$auto$simplemap.cc:250:simplemap_eqne$4509[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.app_en_strobe I1=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_valid I2=$abc$8068$auto$simplemap.cc:250:simplemap_eqne$4753[1]_new_inv_ I3=$false O=$abc$8068$auto$simplemap.cc:127:simplemap_reduce$2907_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.serial_state[1] I1=serial_test_inst.serial_fpga_inst.serial_state[3] I2=serial_test_inst.serial_fpga_inst.serial_state[2] I3=serial_test_inst.serial_fpga_inst.serial_state[0] O=$abc$8068$auto$simplemap.cc:250:simplemap_eqne$4753[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$8068$new_n450_ I1=serial_test_inst.serial_fpga_inst.serial_wr I2=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$431.$and$/usr/local/bin/../share/yosys/techmap.v:434$1722_Y[2]_new_ I3=$abc$8068$auto$simplemap.cc:127:simplemap_reduce$2921[0]_new_ O=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$582.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$1586_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111100000
.gate SB_LUT4 I0=$abc$8068$auto$opt_reduce.cc:132:opt_mux$772_new_ I1=serial_test_inst.serial_fpga_inst.serial_wr I2=$abc$8068$auto$opt_reduce.cc:132:opt_mux$776_new_inv_ I3=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_valid O=$abc$8068$auto$simplemap.cc:127:simplemap_reduce$2921[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010001111
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.serial_state[2] I1=$abc$8068$auto$opt_reduce.cc:132:opt_mux$772_new_ I2=$abc$8068$new_n448_ I3=$false O=$abc$8068$auto$opt_reduce.cc:132:opt_mux$776_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.serial_state[3] I1=serial_test_inst.serial_fpga_inst.serial_state[1] I2=serial_test_inst.serial_fpga_inst.serial_state[0] I3=$false O=$abc$8068$auto$opt_reduce.cc:132:opt_mux$772_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.serial_state[0] I1=serial_test_inst.serial_fpga_inst.serial_state[2] I2=serial_test_inst.serial_fpga_inst.serial_state[1] I3=serial_test_inst.serial_fpga_inst.serial_state[3] O=$abc$8068$new_n448_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111011101111
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.hba_master_inst.app_valid_out I1=serial_test_inst.serial_fpga_inst.rnw_bit I2=$false I3=$false O=$abc$8068$new_n450_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.serial_state[0] I1=serial_test_inst.serial_fpga_inst.serial_state[3] I2=serial_test_inst.serial_fpga_inst.serial_state[2] I3=serial_test_inst.serial_fpga_inst.serial_state[1] O=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$431.$and$/usr/local/bin/../share/yosys/techmap.v:434$1722_Y[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.rnw_bit I1=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$431.$and$/usr/local/bin/../share/yosys/techmap.v:434$1724_Y[2]_new_ I2=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$560.$and$/usr/local/bin/../share/yosys/techmap.v:434$1595_Y_new_ I3=$abc$8068$new_n453_ O=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$560.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$1596_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111110100
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_valid I1=$abc$8068$auto$simplemap.cc:250:simplemap_eqne$4753[1]_new_inv_ I2=$abc$8068$auto$simplemap.cc:250:simplemap_eqne$4509[1]_new_inv_ I3=serial_test_inst.serial_fpga_inst.serial_rd O=$abc$8068$new_n453_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_valid I1=serial_test_inst.serial_fpga_inst.serial_state[1] I2=$abc$8068$auto$simplemap.cc:168:logic_reduce$1800[1]_new_inv_ I3=$false O=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$560.$and$/usr/local/bin/../share/yosys/techmap.v:434$1595_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.serial_state[2] I1=serial_test_inst.serial_fpga_inst.serial_state[3] I2=$false I3=$false O=$abc$8068$auto$simplemap.cc:168:logic_reduce$1800[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$8068$auto$simplemap.cc:127:simplemap_reduce$3023[0]_new_ I1=$abc$8068$auto$simplemap.cc:127:simplemap_reduce$3023[1]_new_inv_ I2=$false I3=$false O=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$606.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$1568_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$431.$and$/usr/local/bin/../share/yosys/techmap.v:434$1725_Y[1]_new_ I1=serial_test_inst.serial_fpga_inst.cmd_byte[0] I2=$abc$8068$auto$simplemap.cc:309:simplemap_lut$1455_new_ I3=serial_test_inst.serial_fpga_inst.regaddr_byte[0] O=$abc$8068$auto$simplemap.cc:127:simplemap_reduce$3023[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.serial_state[2] I1=$abc$8068$auto$opt_reduce.cc:132:opt_mux$772_new_ I2=$false I3=$false O=$abc$8068$auto$simplemap.cc:309:simplemap_lut$1455_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.serial_state[0] I1=$abc$8068$auto$simplemap.cc:168:logic_reduce$1800[1]_new_inv_ I2=serial_test_inst.serial_fpga_inst.serial_state[1] I3=$false O=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$431.$and$/usr/local/bin/../share/yosys/techmap.v:434$1725_Y[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.serial_tx_data[0] I1=serial_test_inst.serial_fpga_inst.hba_master_inst.app_data_out[0] I2=$abc$8068$new_n450_ I3=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$431.$and$/usr/local/bin/../share/yosys/techmap.v:434$1722_Y[2]_new_ O=$abc$8068$auto$simplemap.cc:127:simplemap_reduce$3023[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$8068$auto$simplemap.cc:127:simplemap_reduce$3028[0]_new_ I1=$abc$8068$auto$simplemap.cc:127:simplemap_reduce$3028[1]_new_inv_ I2=$false I3=$false O=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$606.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$1569_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$431.$and$/usr/local/bin/../share/yosys/techmap.v:434$1725_Y[1]_new_ I1=serial_test_inst.serial_fpga_inst.cmd_byte[1] I2=$abc$8068$auto$simplemap.cc:309:simplemap_lut$1455_new_ I3=serial_test_inst.serial_fpga_inst.regaddr_byte[1] O=$abc$8068$auto$simplemap.cc:127:simplemap_reduce$3028[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.serial_tx_data[1] I1=serial_test_inst.serial_fpga_inst.hba_master_inst.app_data_out[1] I2=$abc$8068$new_n450_ I3=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$431.$and$/usr/local/bin/../share/yosys/techmap.v:434$1722_Y[2]_new_ O=$abc$8068$auto$simplemap.cc:127:simplemap_reduce$3028[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$8068$auto$simplemap.cc:309:simplemap_lut$1455_new_ I1=serial_test_inst.serial_fpga_inst.regaddr_byte[2] I2=$abc$8068$new_n465_ I3=$false O=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$606.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$1570_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.cmd_byte[2] I1=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$431.$and$/usr/local/bin/../share/yosys/techmap.v:434$1725_Y[1]_new_ I2=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$431.$and$/usr/local/bin/../share/yosys/techmap.v:434$1720_Y[3]_new_ I3=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$606.$and$/usr/local/bin/../share/yosys/techmap.v:434$1565_Y[2]_new_ O=$abc$8068$new_n465_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.serial_tx_data[2] I1=serial_test_inst.serial_fpga_inst.hba_master_inst.app_data_out[2] I2=$abc$8068$new_n450_ I3=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$431.$and$/usr/local/bin/../share/yosys/techmap.v:434$1722_Y[2]_new_ O=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$606.$and$/usr/local/bin/../share/yosys/techmap.v:434$1565_Y[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.serial_state[0] I1=serial_test_inst.serial_fpga_inst.serial_state[1] I2=serial_test_inst.serial_fpga_inst.serial_state[2] I3=serial_test_inst.serial_fpga_inst.serial_state[3] O=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$431.$and$/usr/local/bin/../share/yosys/techmap.v:434$1720_Y[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$8068$auto$simplemap.cc:309:simplemap_lut$1455_new_ I1=serial_test_inst.serial_fpga_inst.regaddr_byte[3] I2=$abc$8068$new_n469_ I3=$false O=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$606.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$1571_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.cmd_byte[3] I1=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$431.$and$/usr/local/bin/../share/yosys/techmap.v:434$1725_Y[1]_new_ I2=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$431.$and$/usr/local/bin/../share/yosys/techmap.v:434$1720_Y[3]_new_ I3=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$606.$and$/usr/local/bin/../share/yosys/techmap.v:434$1565_Y[3]_new_ O=$abc$8068$new_n469_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.serial_tx_data[3] I1=serial_test_inst.serial_fpga_inst.hba_master_inst.app_data_out[3] I2=$abc$8068$new_n450_ I3=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$431.$and$/usr/local/bin/../share/yosys/techmap.v:434$1722_Y[2]_new_ O=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$606.$and$/usr/local/bin/../share/yosys/techmap.v:434$1565_Y[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$8068$auto$simplemap.cc:127:simplemap_reduce$3043[0]_new_ I1=$abc$8068$auto$simplemap.cc:127:simplemap_reduce$3043[1]_new_inv_ I2=$false I3=$false O=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$606.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$1572_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$431.$and$/usr/local/bin/../share/yosys/techmap.v:434$1725_Y[1]_new_ I1=serial_test_inst.serial_fpga_inst.cmd_byte[4] I2=$abc$8068$auto$simplemap.cc:309:simplemap_lut$1455_new_ I3=serial_test_inst.serial_fpga_inst.regaddr_byte[4] O=$abc$8068$auto$simplemap.cc:127:simplemap_reduce$3043[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.serial_tx_data[4] I1=serial_test_inst.serial_fpga_inst.hba_master_inst.app_data_out[4] I2=$abc$8068$new_n450_ I3=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$431.$and$/usr/local/bin/../share/yosys/techmap.v:434$1722_Y[2]_new_ O=$abc$8068$auto$simplemap.cc:127:simplemap_reduce$3043[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$8068$auto$simplemap.cc:309:simplemap_lut$1455_new_ I1=serial_test_inst.serial_fpga_inst.regaddr_byte[5] I2=$abc$8068$new_n475_ I3=$false O=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$606.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$1573_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.cmd_byte[5] I1=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$431.$and$/usr/local/bin/../share/yosys/techmap.v:434$1725_Y[1]_new_ I2=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$431.$and$/usr/local/bin/../share/yosys/techmap.v:434$1720_Y[3]_new_ I3=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$606.$and$/usr/local/bin/../share/yosys/techmap.v:434$1565_Y[5]_new_ O=$abc$8068$new_n475_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.serial_tx_data[5] I1=serial_test_inst.serial_fpga_inst.hba_master_inst.app_data_out[5] I2=$abc$8068$new_n450_ I3=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$431.$and$/usr/local/bin/../share/yosys/techmap.v:434$1722_Y[2]_new_ O=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$606.$and$/usr/local/bin/../share/yosys/techmap.v:434$1565_Y[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$8068$auto$simplemap.cc:127:simplemap_reduce$3053[0]_new_ I1=$abc$8068$auto$simplemap.cc:127:simplemap_reduce$3053[1]_new_inv_ I2=$false I3=$false O=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$606.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$1574_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$431.$and$/usr/local/bin/../share/yosys/techmap.v:434$1725_Y[1]_new_ I1=serial_test_inst.serial_fpga_inst.cmd_byte[6] I2=$abc$8068$auto$simplemap.cc:309:simplemap_lut$1455_new_ I3=serial_test_inst.serial_fpga_inst.regaddr_byte[6] O=$abc$8068$auto$simplemap.cc:127:simplemap_reduce$3053[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.serial_tx_data[6] I1=serial_test_inst.serial_fpga_inst.hba_master_inst.app_data_out[6] I2=$abc$8068$new_n450_ I3=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$431.$and$/usr/local/bin/../share/yosys/techmap.v:434$1722_Y[2]_new_ O=$abc$8068$auto$simplemap.cc:127:simplemap_reduce$3053[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$8068$auto$simplemap.cc:309:simplemap_lut$1455_new_ I1=serial_test_inst.serial_fpga_inst.regaddr_byte[7] I2=$abc$8068$new_n481_ I3=$false O=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$606.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$1575_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.rnw_bit I1=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$431.$and$/usr/local/bin/../share/yosys/techmap.v:434$1725_Y[1]_new_ I2=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$431.$and$/usr/local/bin/../share/yosys/techmap.v:434$1720_Y[3]_new_ I3=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$606.$and$/usr/local/bin/../share/yosys/techmap.v:434$1565_Y[7]_new_ O=$abc$8068$new_n481_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.serial_tx_data[7] I1=serial_test_inst.serial_fpga_inst.hba_master_inst.app_data_out[7] I2=$abc$8068$new_n450_ I3=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$431.$and$/usr/local/bin/../share/yosys/techmap.v:434$1722_Y[2]_new_ O=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$606.$and$/usr/local/bin/../share/yosys/techmap.v:434$1565_Y[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_rx_data[7] I1=$abc$8068$auto$simplemap.cc:309:simplemap_lut$1325_new_ I2=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_valid I3=$abc$8068$new_n484_ O=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$403.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$1787_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000011111111
.gate SB_LUT4 I0=$abc$8068$new_n485_ I1=serial_test_inst.serial_fpga_inst.regaddr_byte[7] I2=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$431.$and$/usr/local/bin/../share/yosys/techmap.v:434$1724_Y[2]_new_ I3=$abc$8068$auto$wreduce.cc:454:run$780[7] O=$abc$8068$new_n484_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_valid I1=$abc$8068$auto$simplemap.cc:309:simplemap_lut$1325_new_ I2=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.$eq$../../../serial_fpga/serial_fpga.v:293$78_Y_new_ I3=$abc$8068$auto$simplemap.cc:250:simplemap_eqne$4509[1]_new_inv_ O=$abc$8068$new_n485_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.serial_state[1] I1=serial_test_inst.serial_fpga_inst.serial_state[2] I2=serial_test_inst.serial_fpga_inst.serial_state[3] I3=serial_test_inst.serial_fpga_inst.serial_state[0] O=$abc$8068$auto$simplemap.cc:309:simplemap_lut$1325_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_rx_data[6] I1=$abc$8068$auto$simplemap.cc:309:simplemap_lut$1325_new_ I2=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_valid I3=$abc$8068$new_n488_ O=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$403.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$1786_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000011111111
.gate SB_LUT4 I0=$abc$8068$new_n485_ I1=serial_test_inst.serial_fpga_inst.regaddr_byte[6] I2=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$431.$and$/usr/local/bin/../share/yosys/techmap.v:434$1724_Y[2]_new_ I3=$abc$8068$auto$wreduce.cc:454:run$780[6] O=$abc$8068$new_n488_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_rx_data[5] I1=$abc$8068$auto$simplemap.cc:309:simplemap_lut$1325_new_ I2=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_valid I3=$abc$8068$new_n490_ O=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$403.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$1785_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000011111111
.gate SB_LUT4 I0=$abc$8068$new_n485_ I1=serial_test_inst.serial_fpga_inst.regaddr_byte[5] I2=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$431.$and$/usr/local/bin/../share/yosys/techmap.v:434$1724_Y[2]_new_ I3=$abc$8068$auto$wreduce.cc:454:run$780[5] O=$abc$8068$new_n490_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_rx_data[4] I1=$abc$8068$auto$simplemap.cc:309:simplemap_lut$1325_new_ I2=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_valid I3=$abc$8068$new_n492_ O=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$403.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$1784_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000011111111
.gate SB_LUT4 I0=$abc$8068$new_n485_ I1=serial_test_inst.serial_fpga_inst.regaddr_byte[4] I2=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$431.$and$/usr/local/bin/../share/yosys/techmap.v:434$1724_Y[2]_new_ I3=$abc$8068$auto$wreduce.cc:454:run$780[4] O=$abc$8068$new_n492_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_rx_data[3] I1=$abc$8068$auto$simplemap.cc:309:simplemap_lut$1325_new_ I2=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_valid I3=$abc$8068$new_n494_ O=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$403.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$1783_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000011111111
.gate SB_LUT4 I0=$abc$8068$new_n485_ I1=serial_test_inst.serial_fpga_inst.regaddr_byte[3] I2=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$431.$and$/usr/local/bin/../share/yosys/techmap.v:434$1724_Y[2]_new_ I3=$abc$8068$auto$wreduce.cc:454:run$780[3] O=$abc$8068$new_n494_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_rx_data[2] I1=$abc$8068$auto$simplemap.cc:309:simplemap_lut$1325_new_ I2=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_valid I3=$abc$8068$new_n496_ O=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$403.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$1782_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000011111111
.gate SB_LUT4 I0=$abc$8068$new_n485_ I1=serial_test_inst.serial_fpga_inst.regaddr_byte[2] I2=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$431.$and$/usr/local/bin/../share/yosys/techmap.v:434$1724_Y[2]_new_ I3=$abc$8068$auto$wreduce.cc:454:run$780[2] O=$abc$8068$new_n496_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$403.$and$/usr/local/bin/../share/yosys/techmap.v:434$1779_Y[1]_new_ I1=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$403.$and$/usr/local/bin/../share/yosys/techmap.v:434$1778_Y[1]_new_ I2=$false I3=$false O=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$403.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$1781_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.regaddr_byte[1] I1=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_rx_data[1] I2=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_valid I3=$abc$8068$auto$simplemap.cc:309:simplemap_lut$1325_new_ O=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$403.$and$/usr/local/bin/../share/yosys/techmap.v:434$1779_Y[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.$eq$../../../serial_fpga/serial_fpga.v:293$78_Y_new_ I1=serial_test_inst.serial_fpga_inst.regaddr_byte[0] I2=serial_test_inst.serial_fpga_inst.regaddr_byte[1] I3=$abc$8068$auto$simplemap.cc:250:simplemap_eqne$4509[1]_new_inv_ O=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$403.$and$/usr/local/bin/../share/yosys/techmap.v:434$1778_Y[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011010000000000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_rx_data[0] I1=$abc$8068$auto$simplemap.cc:309:simplemap_lut$1325_new_ I2=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_valid I3=$abc$8068$new_n501_ O=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$403.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$1780_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000011111111
.gate SB_LUT4 I0=$abc$8068$new_n485_ I1=serial_test_inst.serial_fpga_inst.regaddr_byte[0] I2=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$431.$and$/usr/local/bin/../share/yosys/techmap.v:434$1724_Y[2]_new_ I3=$abc$8068$auto$wreduce.cc:454:run$780[0] O=$abc$8068$new_n501_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$431.$and$/usr/local/bin/../share/yosys/techmap.v:434$1724_Y[2]_new_ I1=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.$sub$../../../serial_fpga/serial_fpga.v:302$80_Y[3] I2=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$385.$and$/usr/local/bin/../share/yosys/techmap.v:434$1814_Y[3]_new_ I3=$false O=$abc$8068$auto$simplemap.cc:127:simplemap_reduce$3377
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.transfer_num[3] I1=$abc$8068$auto$wreduce.cc:454:run$779[3] I2=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_valid I3=$abc$8068$auto$simplemap.cc:309:simplemap_lut$1325_new_ O=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$385.$and$/usr/local/bin/../share/yosys/techmap.v:434$1814_Y[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$431.$and$/usr/local/bin/../share/yosys/techmap.v:434$1724_Y[2]_new_ I1=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.$sub$../../../serial_fpga/serial_fpga.v:302$80_Y[2] I2=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$385.$and$/usr/local/bin/../share/yosys/techmap.v:434$1814_Y[2]_new_ I3=$false O=$abc$8068$auto$simplemap.cc:127:simplemap_reduce$3381
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.transfer_num[2] I1=$abc$8068$auto$wreduce.cc:454:run$779[2] I2=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_valid I3=$abc$8068$auto$simplemap.cc:309:simplemap_lut$1325_new_ O=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$385.$and$/usr/local/bin/../share/yosys/techmap.v:434$1814_Y[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.$procmux$387_Y[1]_new_inv_ I1=$abc$8068$auto$simplemap.cc:309:simplemap_lut$1325_new_ I2=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$385.$and$/usr/local/bin/../share/yosys/techmap.v:434$1813_Y[1]_new_ I3=$false O=$abc$8068$auto$simplemap.cc:127:simplemap_reduce$3385
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.transfer_num[0] I1=serial_test_inst.serial_fpga_inst.transfer_num[1] I2=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$431.$and$/usr/local/bin/../share/yosys/techmap.v:434$1724_Y[2]_new_ I3=$false O=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$385.$and$/usr/local/bin/../share/yosys/techmap.v:434$1813_Y[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10010000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.transfer_num[1] I1=serial_test_inst.serial_fpga_inst.cmd_byte[5] I2=serial_test_inst.serial_fpga_inst.cmd_byte[4] I3=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_valid O=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.$procmux$387_Y[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100001101010101
.gate SB_LUT4 I0=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$431.$and$/usr/local/bin/../share/yosys/techmap.v:434$1724_Y[2]_new_ I1=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.$sub$../../../serial_fpga/serial_fpga.v:302$80_Y[0] I2=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$385.$and$/usr/local/bin/../share/yosys/techmap.v:434$1814_Y[0]_new_ I3=$false O=$abc$8068$auto$simplemap.cc:127:simplemap_reduce$3389
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.transfer_num[0] I1=$abc$8068$auto$wreduce.cc:454:run$779[0] I2=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_valid I3=$abc$8068$auto$simplemap.cc:309:simplemap_lut$1325_new_ O=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$385.$and$/usr/local/bin/../share/yosys/techmap.v:434$1814_Y[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.hba_mgrant I1=$abc$8068$new_n435_ I2=serial_test_inst.serial_fpga_inst.hba_master_inst.master_select I3=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_state[2] O=$abc$8068$auto$simplemap.cc:127:simplemap_reduce$3621
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111101011000000
.gate SB_LUT4 I0=$abc$8068$auto$simplemap.cc:127:simplemap_reduce$1352[1]_new_ I1=$abc$8068$auto$simplemap.cc:127:simplemap_reduce$1352[0]_new_ I2=$abc$8068$auto$alumacc.cc:491:replace_alu$820[7] I3=$false O=$0\reset[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=count[4] I1=count[5] I2=count[7] I3=count[6] O=$abc$8068$auto$simplemap.cc:127:simplemap_reduce$1352[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=count[0] I1=count[2] I2=count[1] I3=count[3] O=$abc$8068$auto$simplemap.cc:127:simplemap_reduce$1352[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$0\reset[0:0] I1=count[0] I2=$false I3=$false O=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$4150
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.serial_state[1] I1=$abc$8068$auto$simplemap.cc:168:logic_reduce$1800[1]_new_inv_ I2=$abc$8068$auto$dff2dffe.cc:158:make_patterns_logic$4226 I3=$false O=$abc$8068$auto$dff2dffe.cc:158:make_patterns_logic$4190
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=$abc$8068$auto$simplemap.cc:250:simplemap_eqne$4509[1]_new_inv_ I1=$abc$8068$auto$simplemap.cc:309:simplemap_lut$1325_new_ I2=reset I3=$false O=$abc$8068$auto$dff2dffe.cc:158:make_patterns_logic$4226
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$431.$and$/usr/local/bin/../share/yosys/techmap.v:434$1727_Y[0]_new_ I1=reset I2=$false I3=$false O=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$4319
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.serial_state[0] I1=serial_test_inst.serial_fpga_inst.serial_state[1] I2=$abc$8068$auto$simplemap.cc:168:logic_reduce$1800[1]_new_inv_ I3=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_valid O=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$431.$and$/usr/local/bin/../share/yosys/techmap.v:434$1727_Y[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$8068$auto$simplemap.cc:127:simplemap_reduce$2913[1]_new_inv_ I1=$abc$8068$auto$simplemap.cc:250:simplemap_eqne$4753[1]_new_inv_ I2=reset I3=$false O=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$4538
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.serial_state[2] I1=serial_test_inst.serial_fpga_inst.serial_state[1] I2=serial_test_inst.serial_fpga_inst.serial_state[0] I3=serial_test_inst.serial_fpga_inst.serial_state[3] O=$abc$8068$auto$simplemap.cc:127:simplemap_reduce$2913[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111110100
.gate SB_LUT4 I0=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$431.$and$/usr/local/bin/../share/yosys/techmap.v:434$1724_Y[2]_new_ I1=reset I2=$false I3=$false O=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$4519
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$8068$auto$simplemap.cc:250:simplemap_eqne$4753[1]_new_inv_ I1=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_valid I2=reset I3=$false O=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$4763
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.serial_state[1] I1=serial_test_inst.serial_fpga_inst.serial_state[3] I2=reset I3=$false O=$abc$8068$auto$dff2dffe.cc:158:make_patterns_logic$5042
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110001
.gate SB_LUT4 I0=$abc$8068$auto$opt_reduce.cc:132:opt_mux$772_new_ I1=reset I2=$abc$8068$auto$simplemap.cc:127:simplemap_reduce$2913[1]_new_inv_ I3=$abc$8068$new_n448_ O=$abc$8068$auto$dff2dffe.cc:158:make_patterns_logic$5051
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111111111111
.gate SB_LUT4 I0=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$431.$and$/usr/local/bin/../share/yosys/techmap.v:434$1722_Y[2]_new_ I1=reset I2=$abc$8068$auto$opt_reduce.cc:132:opt_mux$776_new_inv_ I3=$false O=$abc$8068$auto$dff2dffe.cc:158:make_patterns_logic$5060
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11101111
.gate SB_LUT4 I0=$abc$8068$auto$simplemap.cc:250:simplemap_eqne$5143[2]_new_ I1=serial_test_inst.hba_reg_bank_inst.regbank_state[1] I2=reset I3=$false O=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$5153
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$8068$new_n529_ I1=$abc$8068$auto$simplemap.cc:127:simplemap_reduce$1972[1]_new_inv_ I2=serial_test_inst.serial_fpga_inst.hba_master_inst.master_abus[0] I3=$false O=$abc$8068$auto$simplemap.cc:250:simplemap_eqne$5143[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.hba_master_inst.master_abus[2] I1=serial_test_inst.serial_fpga_inst.hba_master_inst.master_abus[3] I2=serial_test_inst.serial_fpga_inst.hba_master_inst.master_abus[1] I3=$false O=$abc$8068$new_n529_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.hba_master_inst.master_abus[4] I1=serial_test_inst.serial_fpga_inst.hba_master_inst.master_abus[5] I2=serial_test_inst.serial_fpga_inst.hba_master_inst.master_abus[6] I3=serial_test_inst.serial_fpga_inst.hba_master_inst.master_abus[7] O=$abc$8068$auto$simplemap.cc:127:simplemap_reduce$1972[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$8068$auto$simplemap.cc:250:simplemap_eqne$5343[2]_new_ I1=serial_test_inst.hba_reg_bank_inst.regbank_state[1] I2=reset I3=$false O=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$5353
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.hba_master_inst.master_abus[0] I1=$abc$8068$auto$simplemap.cc:127:simplemap_reduce$1972[1]_new_inv_ I2=$abc$8068$new_n529_ I3=$false O=$abc$8068$auto$simplemap.cc:250:simplemap_eqne$5343[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$8068$new_n534_ I1=serial_test_inst.hba_reg_bank_inst.regbank_state[1] I2=reset I3=$false O=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$5553
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$8068$auto$simplemap.cc:127:simplemap_reduce$1972[1]_new_inv_ I1=$abc$8068$new_n535_ I2=serial_test_inst.serial_fpga_inst.hba_master_inst.master_abus[0] I3=$false O=$abc$8068$new_n534_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.hba_master_inst.master_abus[1] I1=serial_test_inst.serial_fpga_inst.hba_master_inst.master_abus[2] I2=serial_test_inst.serial_fpga_inst.hba_master_inst.master_abus[3] I3=$false O=$abc$8068$new_n535_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=$abc$8068$auto$simplemap.cc:168:logic_reduce$1928_new_inv_ I1=serial_test_inst.hba_reg_bank_inst.regbank_state[1] I2=reset I3=$false O=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$5753
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.hba_master_inst.master_abus[0] I1=$abc$8068$new_n535_ I2=$abc$8068$auto$simplemap.cc:127:simplemap_reduce$1972[1]_new_inv_ I3=$false O=$abc$8068$auto$simplemap.cc:168:logic_reduce$1928_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.master_request I1=reset I2=$false I3=$false O=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$5953
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=reset I1=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_state[1] I2=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_state[0] I3=$false O=$abc$8068$auto$dff2dffe.cc:158:make_patterns_logic$6457
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=$abc$8068$auto$dff2dffe.cc:158:make_patterns_logic$6666 I1=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_state[1] I2=$false I3=$false O=$abc$8068$auto$dff2dffe.cc:158:make_patterns_logic$6738
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=reset I1=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_state[2] I2=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_state[0] I3=$false O=$abc$8068$auto$dff2dffe.cc:158:make_patterns_logic$6666
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=$abc$8068$auto$simplemap.cc:250:simplemap_eqne$6878[1]_new_ I1=serial_test_inst.serial_fpga_inst.serial_wr I2=reset I3=$false O=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$6885
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.send_recv_inst.send_recv_state[0] I1=serial_test_inst.serial_fpga_inst.send_recv_inst.send_recv_state[1] I2=serial_test_inst.serial_fpga_inst.send_recv_inst.send_recv_state[2] I3=$false O=$abc$8068$auto$simplemap.cc:250:simplemap_eqne$6878[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=$abc$8068$auto$simplemap.cc:250:simplemap_eqne$7302[1]_new_inv_ I1=$abc$8068$auto$dff2dffe.cc:158:make_patterns_logic$7064 I2=$false I3=$false O=$abc$8068$auto$dff2dffe.cc:158:make_patterns_logic$7073
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.send_recv_inst.send_recv_state[1] I1=serial_test_inst.serial_fpga_inst.send_recv_inst.send_recv_state[2] I2=serial_test_inst.serial_fpga_inst.send_recv_inst.send_recv_state[0] I3=$false O=$abc$8068$auto$simplemap.cc:250:simplemap_eqne$7302[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.send_recv_inst.send_recv_state[0] I1=serial_test_inst.serial_fpga_inst.send_recv_inst.send_recv_state[2] I2=reset I3=$false O=$abc$8068$auto$dff2dffe.cc:158:make_patterns_logic$7064
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110001
.gate SB_LUT4 I0=$abc$8068$auto$simplemap.cc:250:simplemap_eqne$7093[1]_new_inv_ I1=$abc$8068$serial_test_inst.serial_fpga_inst.uart_inst._rx.valid_new_ I2=reset I3=$false O=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$7103
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.uart_inst._rx.bitcount[0] I1=serial_test_inst.serial_fpga_inst.uart_inst._rx.bitcount[2] I2=serial_test_inst.serial_fpga_inst.uart_inst._rx.bitcount[3] I3=$abc$8068$new_n549_ O=$abc$8068$serial_test_inst.serial_fpga_inst.uart_inst._rx.valid_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.uart_inst._rx.bitcount[4] I1=serial_test_inst.serial_fpga_inst.uart_inst._rx.bitcount[1] I2=$false I3=$false O=$abc$8068$new_n549_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.send_recv_inst.send_recv_state[0] I1=serial_test_inst.serial_fpga_inst.send_recv_inst.send_recv_state[2] I2=serial_test_inst.serial_fpga_inst.send_recv_inst.send_recv_state[1] I3=$false O=$abc$8068$auto$simplemap.cc:250:simplemap_eqne$7093[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.send_recv_inst.$procmux$195.$and$/usr/local/bin/../share/yosys/techmap.v:434$2497_Y[1]_new_ I1=reset I2=$false I3=$false O=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$7312
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$8068$auto$simplemap.cc:250:simplemap_eqne$7302[1]_new_inv_ I1=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.uart_inst._tx.$not$../../../common/uart.v:94$130_Y_new_ I2=$false I3=$false O=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.send_recv_inst.$procmux$195.$and$/usr/local/bin/../share/yosys/techmap.v:434$2497_Y[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.uart_inst._tx.bitcount[3] I1=serial_test_inst.serial_fpga_inst.uart_inst._tx.bitcount[2] I2=serial_test_inst.serial_fpga_inst.uart_inst._tx.bitcount[1] I3=serial_test_inst.serial_fpga_inst.uart_inst._tx.bitcount[0] O=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.uart_inst._tx.$not$../../../common/uart.v:94$130_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.uart_inst._tx.$not$../../../common/uart.v:94$130_Y_new_ I1=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[38] I2=$false I3=$false O=$abc$8068$auto$dff2dffe.cc:158:make_patterns_logic$7621
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[38] I1=serial_test_inst.serial_fpga_inst.send_recv_inst.tx_wr_strobe I2=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.uart_inst._tx.$not$../../../common/uart.v:94$130_Y_new_ I3=$false O=$abc$8068$auto$dff2dffe.cc:158:make_patterns_logic$7491
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.uart_inst._tx.bitcount[0] I1=$abc$8068$auto$dff2dffe.cc:158:make_patterns_logic$7491 I2=$false I3=$false O=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$7599
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$8068$auto$simplemap.cc:250:simplemap_eqne$7629[0]_new_ I1=$abc$8068$serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.restart_new_ I2=$abc$8068$auto$simplemap.cc:250:simplemap_eqne$7629[1]_new_ I3=$false O=$abc$8068$auto$dff2dffe.cc:158:make_patterns_logic$7627
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=$abc$8068$serial_test_inst.serial_fpga_inst.uart_inst._rx.valid_new_ I1=serial_test_inst.serial_fpga_inst.send_recv_inst.rx_rd_strobe I2=$false I3=$false O=$abc$8068$auto$simplemap.cc:250:simplemap_eqne$7629[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$8068$auto$ice40_ffinit.cc:141:execute$8058 I1=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx.$logic_not$../../../common/uart.v:158$142_Y_new_inv_ I2=$abc$8068$auto$ice40_ffinit.cc:140:execute$8057 I3=$false O=$abc$8068$serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.restart_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$8068$new_n549_ I1=serial_test_inst.serial_fpga_inst.uart_inst._rx.bitcount[0] I2=serial_test_inst.serial_fpga_inst.uart_inst._rx.bitcount[2] I3=serial_test_inst.serial_fpga_inst.uart_inst._rx.bitcount[3] O=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx.$logic_not$../../../common/uart.v:158$142_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$8068$serial_test_inst.serial_fpga_inst.uart_inst._rx.valid_new_ I1=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx.$logic_not$../../../common/uart.v:158$142_Y_new_inv_ I2=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[38] I3=$false O=$abc$8068$auto$simplemap.cc:250:simplemap_eqne$7629[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=$abc$8068$serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.restart_new_ I1=$abc$8068$auto$simplemap.cc:250:simplemap_eqne$7629[0]_new_ I2=serial_test_inst.serial_fpga_inst.uart_inst._rx.bitcount[0] I3=$abc$8068$auto$simplemap.cc:250:simplemap_eqne$7629[1]_new_ O=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$7663
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000011101110
.gate SB_LUT4 I0=serial_test_inst.hba_reg_bank_inst.regbank_xferack I1=serial_test_inst.serial_fpga_inst.hba_master_inst.master_abus[8] I2=$abc$8068$new_n564_ I3=$false O=$abc$8068$techmap\serial_test_inst.hba_reg_bank_inst.$procmux$701_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.hba_master_inst.master_abus[9] I1=serial_test_inst.serial_fpga_inst.hba_master_inst.master_abus[10] I2=serial_test_inst.serial_fpga_inst.hba_master_inst.master_abus[11] I3=serial_test_inst.serial_fpga_inst.hba_master_inst.master_select O=$abc$8068$new_n564_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.hba_master_inst.app_rnw_reg I1=serial_test_inst.hba_reg_bank_inst.regbank_dbus[0] I2=$false I3=$false O=$abc$8068$auto$wreduce.cc:454:run$786[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.hba_master_inst.app_rnw_reg I1=serial_test_inst.hba_reg_bank_inst.regbank_dbus[1] I2=$false I3=$false O=$abc$8068$auto$wreduce.cc:454:run$786[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.hba_master_inst.app_rnw_reg I1=serial_test_inst.hba_reg_bank_inst.regbank_dbus[2] I2=$false I3=$false O=$abc$8068$auto$wreduce.cc:454:run$786[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.hba_master_inst.app_rnw_reg I1=serial_test_inst.hba_reg_bank_inst.regbank_dbus[3] I2=$false I3=$false O=$abc$8068$auto$wreduce.cc:454:run$786[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.hba_master_inst.app_rnw_reg I1=serial_test_inst.hba_reg_bank_inst.regbank_dbus[4] I2=$false I3=$false O=$abc$8068$auto$wreduce.cc:454:run$786[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.hba_master_inst.app_rnw_reg I1=serial_test_inst.hba_reg_bank_inst.regbank_dbus[5] I2=$false I3=$false O=$abc$8068$auto$wreduce.cc:454:run$786[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.hba_master_inst.app_rnw_reg I1=serial_test_inst.hba_reg_bank_inst.regbank_dbus[6] I2=$false I3=$false O=$abc$8068$auto$wreduce.cc:454:run$786[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.hba_master_inst.app_rnw_reg I1=serial_test_inst.hba_reg_bank_inst.regbank_dbus[7] I2=$false I3=$false O=$abc$8068$auto$wreduce.cc:454:run$786[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$8068$auto$dff2dffe.cc:158:make_patterns_logic$7621 I1=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.uart_inst._tx.$sub$../../../common/uart.v:116$135_Y[0] I2=$false I3=$false O=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.uart_inst._tx.$0\bitcount[3:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$8068$auto$dff2dffe.cc:158:make_patterns_logic$7621 I1=serial_test_inst.serial_fpga_inst.uart_inst._tx.bitcount[1] I2=$false I3=$false O=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.uart_inst._tx.$0\bitcount[3:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=$abc$8068$auto$dff2dffe.cc:158:make_patterns_logic$7621 I1=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.uart_inst._tx.$sub$../../../common/uart.v:116$135_Y[2] I2=$false I3=$false O=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.uart_inst._tx.$0\bitcount[3:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.uart_inst._tx.$sub$../../../common/uart.v:116$135_Y[3] I1=$abc$8068$auto$dff2dffe.cc:158:make_patterns_logic$7621 I2=$false I3=$false O=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.uart_inst._tx.$0\bitcount[3:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$8068$auto$dff2dffe.cc:158:make_patterns_logic$7621 I1=serial_test_inst.serial_fpga_inst.uart_inst._tx.shifter[1] I2=$false I3=$false O=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.uart_inst._tx.$0\shifter[8:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.send_recv_inst.tx_data[0] I1=serial_test_inst.serial_fpga_inst.uart_inst._tx.shifter[2] I2=$abc$8068$auto$dff2dffe.cc:158:make_patterns_logic$7621 I3=$false O=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.uart_inst._tx.$0\shifter[8:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.send_recv_inst.tx_data[1] I1=serial_test_inst.serial_fpga_inst.uart_inst._tx.shifter[3] I2=$abc$8068$auto$dff2dffe.cc:158:make_patterns_logic$7621 I3=$false O=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.uart_inst._tx.$0\shifter[8:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.send_recv_inst.tx_data[2] I1=serial_test_inst.serial_fpga_inst.uart_inst._tx.shifter[4] I2=$abc$8068$auto$dff2dffe.cc:158:make_patterns_logic$7621 I3=$false O=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.uart_inst._tx.$0\shifter[8:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.send_recv_inst.tx_data[3] I1=serial_test_inst.serial_fpga_inst.uart_inst._tx.shifter[5] I2=$abc$8068$auto$dff2dffe.cc:158:make_patterns_logic$7621 I3=$false O=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.uart_inst._tx.$0\shifter[8:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.send_recv_inst.tx_data[4] I1=serial_test_inst.serial_fpga_inst.uart_inst._tx.shifter[6] I2=$abc$8068$auto$dff2dffe.cc:158:make_patterns_logic$7621 I3=$false O=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.uart_inst._tx.$0\shifter[8:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.send_recv_inst.tx_data[5] I1=serial_test_inst.serial_fpga_inst.uart_inst._tx.shifter[7] I2=$abc$8068$auto$dff2dffe.cc:158:make_patterns_logic$7621 I3=$false O=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.uart_inst._tx.$0\shifter[8:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.send_recv_inst.tx_data[6] I1=serial_test_inst.serial_fpga_inst.uart_inst._tx.shifter[8] I2=$abc$8068$auto$dff2dffe.cc:158:make_patterns_logic$7621 I3=$false O=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.uart_inst._tx.$0\shifter[8:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$8068$auto$dff2dffe.cc:158:make_patterns_logic$7621 I1=serial_test_inst.serial_fpga_inst.send_recv_inst.tx_data[7] I2=$false I3=$false O=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.uart_inst._tx.$0\shifter[8:0][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx.$add$../../../common/uart.v:159$146_Y[0] I1=$abc$8068$auto$simplemap.cc:250:simplemap_eqne$7629[1]_new_ I2=$abc$8068$serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.restart_new_ I3=$false O=serial_test_inst.serial_fpga_inst.uart_inst._rx.bitcountN[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=$abc$8068$auto$simplemap.cc:250:simplemap_eqne$7629[1]_new_ I1=$abc$8068$serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.restart_new_ I2=serial_test_inst.serial_fpga_inst.uart_inst._rx.bitcount[1] I3=$false O=serial_test_inst.serial_fpga_inst.uart_inst._rx.bitcountN[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00011111
.gate SB_LUT4 I0=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx.$add$../../../common/uart.v:159$146_Y[2] I1=$abc$8068$auto$simplemap.cc:250:simplemap_eqne$7629[1]_new_ I2=$abc$8068$serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.restart_new_ I3=$false O=serial_test_inst.serial_fpga_inst.uart_inst._rx.bitcountN[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx.$add$../../../common/uart.v:159$146_Y[3] I1=$abc$8068$auto$simplemap.cc:250:simplemap_eqne$7629[1]_new_ I2=$abc$8068$serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.restart_new_ I3=$false O=serial_test_inst.serial_fpga_inst.uart_inst._rx.bitcountN[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx.$add$../../../common/uart.v:159$146_Y[4] I1=$abc$8068$auto$simplemap.cc:250:simplemap_eqne$7629[1]_new_ I2=$abc$8068$serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.restart_new_ I3=$false O=serial_test_inst.serial_fpga_inst.uart_inst._rx.bitcountN[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=$abc$8068$serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.restart_new_ I1=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[38] I2=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[7] I3=$false O=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000001
.gate SB_LUT4 I0=$abc$8068$serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.restart_new_ I1=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$158_Y[8] I2=$false I3=$false O=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$8068$serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.restart_new_ I1=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$158_Y[9] I2=$false I3=$false O=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$8068$serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.restart_new_ I1=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$158_Y[10] I2=$false I3=$false O=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$8068$serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.restart_new_ I1=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$158_Y[11] I2=$false I3=$false O=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$8068$serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.restart_new_ I1=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$158_Y[12] I2=$false I3=$false O=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$8068$serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.restart_new_ I1=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$158_Y[13] I2=$false I3=$false O=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$8068$serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.restart_new_ I1=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$158_Y[14] I2=$false I3=$false O=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$8068$serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.restart_new_ I1=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$158_Y[15] I2=$false I3=$false O=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$8068$serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.restart_new_ I1=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$158_Y[16] I2=$false I3=$false O=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$8068$serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.restart_new_ I1=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$158_Y[17] I2=$false I3=$false O=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$8068$serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.restart_new_ I1=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$158_Y[18] I2=$false I3=$false O=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$8068$serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.restart_new_ I1=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$158_Y[19] I2=$false I3=$false O=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$8068$serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.restart_new_ I1=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$158_Y[20] I2=$false I3=$false O=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$8068$serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.restart_new_ I1=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$158_Y[21] I2=$false I3=$false O=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$8068$serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.restart_new_ I1=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$158_Y[22] I2=$false I3=$false O=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$8068$serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.restart_new_ I1=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$158_Y[23] I2=$false I3=$false O=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$8068$serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.restart_new_ I1=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$158_Y[24] I2=$false I3=$false O=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$8068$serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.restart_new_ I1=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$158_Y[25] I2=$false I3=$false O=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$8068$serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.restart_new_ I1=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$158_Y[26] I2=$false I3=$false O=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$8068$serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.restart_new_ I1=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$158_Y[27] I2=$false I3=$false O=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$8068$serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.restart_new_ I1=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$158_Y[28] I2=$false I3=$false O=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$8068$serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.restart_new_ I1=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$158_Y[29] I2=$false I3=$false O=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$8068$serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.restart_new_ I1=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$158_Y[30] I2=$false I3=$false O=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$8068$serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.restart_new_ I1=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$158_Y[31] I2=$false I3=$false O=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$8068$serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.restart_new_ I1=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$158_Y[32] I2=$false I3=$false O=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$8068$serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.restart_new_ I1=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$158_Y[33] I2=$false I3=$false O=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[33]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$8068$serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.restart_new_ I1=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$158_Y[34] I2=$false I3=$false O=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[34]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$8068$serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.restart_new_ I1=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$158_Y[35] I2=$false I3=$false O=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[35]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$8068$serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.restart_new_ I1=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$158_Y[36] I2=$false I3=$false O=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[36]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$8068$serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.restart_new_ I1=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$158_Y[37] I2=$false I3=$false O=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[37]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$8068$serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.restart_new_ I1=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$158_Y[38] I2=$false I3=$false O=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$8068$auto$simplemap.cc:250:simplemap_eqne$4509[1]_new_inv_ I1=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.$eq$../../../serial_fpga/serial_fpga.v:293$78_Y_new_ I2=serial_test_inst.serial_fpga_inst.rnw_bit I3=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$431.$and$/usr/local/bin/../share/yosys/techmap.v:434$1722_Y[0]_new_ O=$abc$8068$new_n625_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001111101
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.rnw_bit I1=serial_test_inst.serial_fpga_inst.hba_master_inst.app_valid_out I2=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$431.$and$/usr/local/bin/../share/yosys/techmap.v:434$1722_Y[2]_new_ I3=$false O=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$431.$and$/usr/local/bin/../share/yosys/techmap.v:434$1722_Y[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.serial_state[2] I1=$abc$8068$new_n629_ I2=serial_test_inst.serial_fpga_inst.serial_state[3] I3=$false O=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$431.$and$/usr/local/bin/../share/yosys/techmap.v:434$1719_Y[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.serial_state[1] I1=serial_test_inst.serial_fpga_inst.serial_state[0] I2=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_valid I3=$false O=$abc$8068$new_n629_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$431.$and$/usr/local/bin/../share/yosys/techmap.v:434$1724_Y[2]_new_ I1=$abc$8068$auto$simplemap.cc:250:simplemap_eqne$4753[1]_new_inv_ I2=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$431.$and$/usr/local/bin/../share/yosys/techmap.v:434$1722_Y[2]_new_ I3=$abc$8068$new_n636_ O=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$431.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$1718_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111011111111
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_valid I1=serial_test_inst.serial_fpga_inst.serial_state[2] I2=$abc$8068$auto$opt_reduce.cc:132:opt_mux$772_new_ I3=$abc$8068$auto$simplemap.cc:127:simplemap_reduce$3247[3]_new_ O=$abc$8068$new_n636_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.rnw_bit I1=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_valid I2=$abc$8068$auto$simplemap.cc:309:simplemap_lut$1325_new_ I3=$false O=$abc$8068$auto$simplemap.cc:127:simplemap_reduce$3247[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$8068$auto$simplemap.cc:250:simplemap_eqne$4509[1]_new_inv_ I1=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.$eq$../../../serial_fpga/serial_fpga.v:293$78_Y_new_ I2=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$431.$and$/usr/local/bin/../share/yosys/techmap.v:434$1719_Y[0]_new_ I3=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$431.$and$/usr/local/bin/../share/yosys/techmap.v:434$1720_Y[3]_new_ O=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$431.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$1718_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111111000
.gate SB_LUT4 I0=$abc$8068$new_n641_ I1=$abc$8068$new_n640_ I2=serial_test_inst.hba_reg_bank_inst.regbank_state[2] I3=$abc$8068$techmap$techmap\serial_test_inst.hba_reg_bank_inst.$procmux$688.$and$/usr/local/bin/../share/yosys/techmap.v:434$1778_Y[0]_new_ O=$abc$8068$techmap$techmap\serial_test_inst.hba_reg_bank_inst.$procmux$688.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$1777_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111101110000
.gate SB_LUT4 I0=serial_test_inst.hba_reg_bank_inst.reg1[0] I1=$abc$8068$new_n534_ I2=$abc$8068$auto$simplemap.cc:250:simplemap_eqne$5143[2]_new_ I3=serial_test_inst.hba_reg_bank_inst.reg3[0] O=$abc$8068$new_n640_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=serial_test_inst.hba_reg_bank_inst.reg0[0] I1=$abc$8068$auto$simplemap.cc:168:logic_reduce$1928_new_inv_ I2=$abc$8068$auto$simplemap.cc:250:simplemap_eqne$5343[2]_new_ I3=serial_test_inst.hba_reg_bank_inst.reg2[0] O=$abc$8068$new_n641_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=serial_test_inst.hba_reg_bank_inst.regbank_state[1] I1=serial_test_inst.hba_reg_bank_inst.regbank_dbus[0] I2=$false I3=$false O=$abc$8068$techmap$techmap\serial_test_inst.hba_reg_bank_inst.$procmux$688.$and$/usr/local/bin/../share/yosys/techmap.v:434$1778_Y[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$8068$new_n645_ I1=$abc$8068$new_n644_ I2=serial_test_inst.hba_reg_bank_inst.regbank_state[2] I3=$abc$8068$techmap$techmap\serial_test_inst.hba_reg_bank_inst.$procmux$688.$and$/usr/local/bin/../share/yosys/techmap.v:434$1778_Y[1]_new_ O=$abc$8068$techmap$techmap\serial_test_inst.hba_reg_bank_inst.$procmux$688.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$1777_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111101110000
.gate SB_LUT4 I0=serial_test_inst.hba_reg_bank_inst.reg1[1] I1=$abc$8068$new_n534_ I2=$abc$8068$auto$simplemap.cc:250:simplemap_eqne$5143[2]_new_ I3=serial_test_inst.hba_reg_bank_inst.reg3[1] O=$abc$8068$new_n644_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=serial_test_inst.hba_reg_bank_inst.reg0[1] I1=$abc$8068$auto$simplemap.cc:168:logic_reduce$1928_new_inv_ I2=$abc$8068$auto$simplemap.cc:250:simplemap_eqne$5343[2]_new_ I3=serial_test_inst.hba_reg_bank_inst.reg2[1] O=$abc$8068$new_n645_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=serial_test_inst.hba_reg_bank_inst.regbank_state[1] I1=serial_test_inst.hba_reg_bank_inst.regbank_dbus[1] I2=$false I3=$false O=$abc$8068$techmap$techmap\serial_test_inst.hba_reg_bank_inst.$procmux$688.$and$/usr/local/bin/../share/yosys/techmap.v:434$1778_Y[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$8068$new_n649_ I1=$abc$8068$new_n648_ I2=serial_test_inst.hba_reg_bank_inst.regbank_state[2] I3=$abc$8068$techmap$techmap\serial_test_inst.hba_reg_bank_inst.$procmux$688.$and$/usr/local/bin/../share/yosys/techmap.v:434$1778_Y[2]_new_ O=$abc$8068$techmap$techmap\serial_test_inst.hba_reg_bank_inst.$procmux$688.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$1777_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111101110000
.gate SB_LUT4 I0=serial_test_inst.hba_reg_bank_inst.reg0[2] I1=$abc$8068$auto$simplemap.cc:168:logic_reduce$1928_new_inv_ I2=$abc$8068$auto$simplemap.cc:250:simplemap_eqne$5343[2]_new_ I3=serial_test_inst.hba_reg_bank_inst.reg2[2] O=$abc$8068$new_n648_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=serial_test_inst.hba_reg_bank_inst.reg1[2] I1=$abc$8068$new_n534_ I2=$abc$8068$auto$simplemap.cc:250:simplemap_eqne$5143[2]_new_ I3=serial_test_inst.hba_reg_bank_inst.reg3[2] O=$abc$8068$new_n649_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=serial_test_inst.hba_reg_bank_inst.regbank_state[1] I1=serial_test_inst.hba_reg_bank_inst.regbank_dbus[2] I2=$false I3=$false O=$abc$8068$techmap$techmap\serial_test_inst.hba_reg_bank_inst.$procmux$688.$and$/usr/local/bin/../share/yosys/techmap.v:434$1778_Y[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$8068$new_n653_ I1=$abc$8068$new_n652_ I2=serial_test_inst.hba_reg_bank_inst.regbank_state[2] I3=$abc$8068$techmap$techmap\serial_test_inst.hba_reg_bank_inst.$procmux$688.$and$/usr/local/bin/../share/yosys/techmap.v:434$1778_Y[3]_new_ O=$abc$8068$techmap$techmap\serial_test_inst.hba_reg_bank_inst.$procmux$688.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$1777_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111101110000
.gate SB_LUT4 I0=serial_test_inst.hba_reg_bank_inst.reg1[3] I1=$abc$8068$new_n534_ I2=$abc$8068$auto$simplemap.cc:250:simplemap_eqne$5143[2]_new_ I3=serial_test_inst.hba_reg_bank_inst.reg3[3] O=$abc$8068$new_n652_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=serial_test_inst.hba_reg_bank_inst.reg0[3] I1=$abc$8068$auto$simplemap.cc:168:logic_reduce$1928_new_inv_ I2=$abc$8068$auto$simplemap.cc:250:simplemap_eqne$5343[2]_new_ I3=serial_test_inst.hba_reg_bank_inst.reg2[3] O=$abc$8068$new_n653_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=serial_test_inst.hba_reg_bank_inst.regbank_state[1] I1=serial_test_inst.hba_reg_bank_inst.regbank_dbus[3] I2=$false I3=$false O=$abc$8068$techmap$techmap\serial_test_inst.hba_reg_bank_inst.$procmux$688.$and$/usr/local/bin/../share/yosys/techmap.v:434$1778_Y[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$8068$auto$simplemap.cc:127:simplemap_reduce$3440[0]_new_inv_ I1=$abc$8068$new_n656_ I2=serial_test_inst.hba_reg_bank_inst.regbank_state[2] I3=$abc$8068$techmap$techmap\serial_test_inst.hba_reg_bank_inst.$procmux$688.$and$/usr/local/bin/../share/yosys/techmap.v:434$1778_Y[4]_new_ O=$abc$8068$techmap$techmap\serial_test_inst.hba_reg_bank_inst.$procmux$688.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$1777_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111101110000
.gate SB_LUT4 I0=serial_test_inst.hba_reg_bank_inst.reg0[4] I1=$abc$8068$auto$simplemap.cc:168:logic_reduce$1928_new_inv_ I2=$abc$8068$new_n534_ I3=serial_test_inst.hba_reg_bank_inst.reg1[4] O=$abc$8068$new_n656_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=serial_test_inst.hba_reg_bank_inst.reg2[4] I1=$abc$8068$auto$simplemap.cc:250:simplemap_eqne$5343[2]_new_ I2=$abc$8068$auto$simplemap.cc:250:simplemap_eqne$5143[2]_new_ I3=serial_test_inst.hba_reg_bank_inst.reg3[4] O=$abc$8068$auto$simplemap.cc:127:simplemap_reduce$3440[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=serial_test_inst.hba_reg_bank_inst.regbank_state[1] I1=serial_test_inst.hba_reg_bank_inst.regbank_dbus[4] I2=$false I3=$false O=$abc$8068$techmap$techmap\serial_test_inst.hba_reg_bank_inst.$procmux$688.$and$/usr/local/bin/../share/yosys/techmap.v:434$1778_Y[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$8068$new_n661_ I1=$abc$8068$new_n660_ I2=serial_test_inst.hba_reg_bank_inst.regbank_state[2] I3=$abc$8068$techmap$techmap\serial_test_inst.hba_reg_bank_inst.$procmux$688.$and$/usr/local/bin/../share/yosys/techmap.v:434$1778_Y[5]_new_ O=$abc$8068$techmap$techmap\serial_test_inst.hba_reg_bank_inst.$procmux$688.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$1777_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111101110000
.gate SB_LUT4 I0=serial_test_inst.hba_reg_bank_inst.reg0[5] I1=$abc$8068$auto$simplemap.cc:168:logic_reduce$1928_new_inv_ I2=$abc$8068$auto$simplemap.cc:250:simplemap_eqne$5343[2]_new_ I3=serial_test_inst.hba_reg_bank_inst.reg2[5] O=$abc$8068$new_n660_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=serial_test_inst.hba_reg_bank_inst.reg1[5] I1=$abc$8068$new_n534_ I2=$abc$8068$auto$simplemap.cc:250:simplemap_eqne$5143[2]_new_ I3=serial_test_inst.hba_reg_bank_inst.reg3[5] O=$abc$8068$new_n661_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=serial_test_inst.hba_reg_bank_inst.regbank_state[1] I1=serial_test_inst.hba_reg_bank_inst.regbank_dbus[5] I2=$false I3=$false O=$abc$8068$techmap$techmap\serial_test_inst.hba_reg_bank_inst.$procmux$688.$and$/usr/local/bin/../share/yosys/techmap.v:434$1778_Y[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$8068$new_n665_ I1=$abc$8068$new_n664_ I2=serial_test_inst.hba_reg_bank_inst.regbank_state[2] I3=$abc$8068$techmap$techmap\serial_test_inst.hba_reg_bank_inst.$procmux$688.$and$/usr/local/bin/../share/yosys/techmap.v:434$1778_Y[6]_new_ O=$abc$8068$techmap$techmap\serial_test_inst.hba_reg_bank_inst.$procmux$688.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$1777_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111101110000
.gate SB_LUT4 I0=serial_test_inst.hba_reg_bank_inst.reg1[6] I1=$abc$8068$new_n534_ I2=$abc$8068$auto$simplemap.cc:250:simplemap_eqne$5143[2]_new_ I3=serial_test_inst.hba_reg_bank_inst.reg3[6] O=$abc$8068$new_n664_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=serial_test_inst.hba_reg_bank_inst.reg0[6] I1=$abc$8068$auto$simplemap.cc:168:logic_reduce$1928_new_inv_ I2=$abc$8068$auto$simplemap.cc:250:simplemap_eqne$5343[2]_new_ I3=serial_test_inst.hba_reg_bank_inst.reg2[6] O=$abc$8068$new_n665_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=serial_test_inst.hba_reg_bank_inst.regbank_state[1] I1=serial_test_inst.hba_reg_bank_inst.regbank_dbus[6] I2=$false I3=$false O=$abc$8068$techmap$techmap\serial_test_inst.hba_reg_bank_inst.$procmux$688.$and$/usr/local/bin/../share/yosys/techmap.v:434$1778_Y[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$8068$new_n669_ I1=$abc$8068$auto$simplemap.cc:127:simplemap_reduce$3425[0]_new_inv_ I2=serial_test_inst.hba_reg_bank_inst.regbank_state[2] I3=$abc$8068$techmap$techmap\serial_test_inst.hba_reg_bank_inst.$procmux$688.$and$/usr/local/bin/../share/yosys/techmap.v:434$1778_Y[7]_new_ O=$abc$8068$techmap$techmap\serial_test_inst.hba_reg_bank_inst.$procmux$688.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$1777_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111101110000
.gate SB_LUT4 I0=serial_test_inst.hba_reg_bank_inst.reg2[7] I1=$abc$8068$auto$simplemap.cc:250:simplemap_eqne$5343[2]_new_ I2=$abc$8068$auto$simplemap.cc:250:simplemap_eqne$5143[2]_new_ I3=serial_test_inst.hba_reg_bank_inst.reg3[7] O=$abc$8068$auto$simplemap.cc:127:simplemap_reduce$3425[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=serial_test_inst.hba_reg_bank_inst.reg0[7] I1=$abc$8068$auto$simplemap.cc:168:logic_reduce$1928_new_inv_ I2=$abc$8068$new_n534_ I3=serial_test_inst.hba_reg_bank_inst.reg1[7] O=$abc$8068$new_n669_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=serial_test_inst.hba_reg_bank_inst.regbank_state[1] I1=serial_test_inst.hba_reg_bank_inst.regbank_dbus[7] I2=$false I3=$false O=$abc$8068$techmap$techmap\serial_test_inst.hba_reg_bank_inst.$procmux$688.$and$/usr/local/bin/../share/yosys/techmap.v:434$1778_Y[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.uart_inst._tx.$not$../../../common/uart.v:94$130_Y_new_ I1=$abc$8068$auto$simplemap.cc:250:simplemap_eqne$7302[1]_new_inv_ I2=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.send_recv_inst.$procmux$195.$and$/usr/local/bin/../share/yosys/techmap.v:434$2498_Y[0]_new_ I3=$false O=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.send_recv_inst.$procmux$195.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2495_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.serial_rd I1=serial_test_inst.serial_fpga_inst.serial_wr I2=$abc$8068$auto$simplemap.cc:250:simplemap_eqne$6878[1]_new_ I3=$false O=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.send_recv_inst.$procmux$195.$and$/usr/local/bin/../share/yosys/techmap.v:434$2498_Y[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$8068$auto$simplemap.cc:250:simplemap_eqne$6878[1]_new_ I1=serial_test_inst.serial_fpga_inst.serial_rd I2=$abc$8068$auto$simplemap.cc:127:simplemap_reduce$3707_new_inv_ I3=$false O=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.send_recv_inst.$procmux$195.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2495_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$8068$auto$simplemap.cc:250:simplemap_eqne$7093[1]_new_inv_ I1=$abc$8068$serial_test_inst.serial_fpga_inst.uart_inst._rx.valid_new_ I2=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.send_recv_inst.$procmux$195.$and$/usr/local/bin/../share/yosys/techmap.v:434$2497_Y[1]_new_ I3=$false O=$abc$8068$auto$simplemap.cc:127:simplemap_reduce$3707_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=reset I1=$abc$8068$auto$fsm_map.cc:102:implement_pattern_cache$944 I2=$false I3=$false O=$abc$8068$auto$fsm_map.cc:118:implement_pattern_cache$946
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=reset I1=serial_test_inst.serial_fpga_inst.hba_master_inst.master_rnw I2=serial_test_inst.hba_reg_bank_inst.addr_hit I3=serial_test_inst.hba_reg_bank_inst.regbank_state[0] O=$abc$8068$auto$fsm_map.cc:118:implement_pattern_cache$936
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=reset I1=serial_test_inst.serial_fpga_inst.hba_master_inst.master_rnw I2=serial_test_inst.hba_reg_bank_inst.addr_hit I3=serial_test_inst.hba_reg_bank_inst.regbank_state[0] O=$abc$8068$auto$fsm_map.cc:118:implement_pattern_cache$940
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[38] I1=$abc$8068$auto$alumacc.cc:491:replace_alu$815[4] I2=serial_test_inst.serial_fpga_inst.uart_inst._rx.bitcount[0] I3=$false O=serial_test_inst.serial_fpga_inst.uart_inst._rx.sample
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.hba_master_inst.app_reg_addr_reg[0] I1=serial_test_inst.serial_fpga_inst.hba_master_inst.master_abus[0] I2=serial_test_inst.serial_fpga_inst.hba_mgrant I3=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_state[2] O=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_master_inst.$procmux$370.$and$/usr/local/bin/../share/yosys/techmap.v:434$2187_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.hba_master_inst.app_reg_addr_reg[1] I1=serial_test_inst.serial_fpga_inst.hba_master_inst.master_abus[1] I2=serial_test_inst.serial_fpga_inst.hba_mgrant I3=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_state[2] O=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_master_inst.$procmux$370.$and$/usr/local/bin/../share/yosys/techmap.v:434$2187_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.hba_master_inst.app_reg_addr_reg[2] I1=serial_test_inst.serial_fpga_inst.hba_master_inst.master_abus[2] I2=serial_test_inst.serial_fpga_inst.hba_mgrant I3=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_state[2] O=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_master_inst.$procmux$370.$and$/usr/local/bin/../share/yosys/techmap.v:434$2187_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.hba_master_inst.app_reg_addr_reg[3] I1=serial_test_inst.serial_fpga_inst.hba_master_inst.master_abus[3] I2=serial_test_inst.serial_fpga_inst.hba_mgrant I3=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_state[2] O=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_master_inst.$procmux$370.$and$/usr/local/bin/../share/yosys/techmap.v:434$2187_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.hba_master_inst.app_reg_addr_reg[4] I1=serial_test_inst.serial_fpga_inst.hba_master_inst.master_abus[4] I2=serial_test_inst.serial_fpga_inst.hba_mgrant I3=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_state[2] O=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_master_inst.$procmux$370.$and$/usr/local/bin/../share/yosys/techmap.v:434$2187_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.hba_master_inst.app_reg_addr_reg[5] I1=serial_test_inst.serial_fpga_inst.hba_master_inst.master_abus[5] I2=serial_test_inst.serial_fpga_inst.hba_mgrant I3=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_state[2] O=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_master_inst.$procmux$370.$and$/usr/local/bin/../share/yosys/techmap.v:434$2187_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.hba_master_inst.app_reg_addr_reg[6] I1=serial_test_inst.serial_fpga_inst.hba_master_inst.master_abus[6] I2=serial_test_inst.serial_fpga_inst.hba_mgrant I3=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_state[2] O=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_master_inst.$procmux$370.$and$/usr/local/bin/../share/yosys/techmap.v:434$2187_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.hba_master_inst.app_reg_addr_reg[7] I1=serial_test_inst.serial_fpga_inst.hba_master_inst.master_abus[7] I2=serial_test_inst.serial_fpga_inst.hba_mgrant I3=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_state[2] O=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_master_inst.$procmux$370.$and$/usr/local/bin/../share/yosys/techmap.v:434$2187_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.hba_master_inst.master_abus[8] I1=serial_test_inst.serial_fpga_inst.hba_master_inst.app_core_addr_reg[0] I2=serial_test_inst.serial_fpga_inst.hba_mgrant I3=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_state[2] O=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_master_inst.$procmux$370.$and$/usr/local/bin/../share/yosys/techmap.v:434$2187_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.hba_master_inst.master_abus[9] I1=serial_test_inst.serial_fpga_inst.hba_master_inst.app_core_addr_reg[1] I2=serial_test_inst.serial_fpga_inst.hba_mgrant I3=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_state[2] O=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_master_inst.$procmux$370.$and$/usr/local/bin/../share/yosys/techmap.v:434$2187_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.hba_master_inst.master_abus[10] I1=serial_test_inst.serial_fpga_inst.hba_master_inst.app_core_addr_reg[2] I2=serial_test_inst.serial_fpga_inst.hba_mgrant I3=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_state[2] O=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_master_inst.$procmux$370.$and$/usr/local/bin/../share/yosys/techmap.v:434$2187_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.hba_master_inst.master_abus[11] I1=serial_test_inst.serial_fpga_inst.hba_master_inst.app_core_addr_reg[3] I2=serial_test_inst.serial_fpga_inst.hba_mgrant I3=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_state[2] O=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_master_inst.$procmux$370.$and$/usr/local/bin/../share/yosys/techmap.v:434$2187_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.hba_master_inst.app_rnw_reg I1=serial_test_inst.serial_fpga_inst.hba_master_inst.master_rnw I2=serial_test_inst.serial_fpga_inst.hba_mgrant I3=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_state[2] O=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_master_inst.$procmux$360.$and$/usr/local/bin/../share/yosys/techmap.v:434$2216_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.hba_master_inst.master_dbus[0] I1=$abc$8068$auto$wreduce.cc:454:run$785[0]_new_ I2=serial_test_inst.serial_fpga_inst.hba_mgrant I3=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_state[2] O=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_master_inst.$procmux$338.$and$/usr/local/bin/../share/yosys/techmap.v:434$1778_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.hba_master_inst.app_rnw_reg I1=serial_test_inst.serial_fpga_inst.hba_master_inst.app_data_in_reg[0] I2=$false I3=$false O=$abc$8068$auto$wreduce.cc:454:run$785[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.hba_master_inst.master_dbus[1] I1=$abc$8068$auto$wreduce.cc:454:run$785[1]_new_ I2=serial_test_inst.serial_fpga_inst.hba_mgrant I3=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_state[2] O=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_master_inst.$procmux$338.$and$/usr/local/bin/../share/yosys/techmap.v:434$1778_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.hba_master_inst.app_rnw_reg I1=serial_test_inst.serial_fpga_inst.hba_master_inst.app_data_in_reg[1] I2=$false I3=$false O=$abc$8068$auto$wreduce.cc:454:run$785[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.hba_master_inst.master_dbus[2] I1=$abc$8068$auto$wreduce.cc:454:run$785[2]_new_ I2=serial_test_inst.serial_fpga_inst.hba_mgrant I3=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_state[2] O=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_master_inst.$procmux$338.$and$/usr/local/bin/../share/yosys/techmap.v:434$1778_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.hba_master_inst.app_rnw_reg I1=serial_test_inst.serial_fpga_inst.hba_master_inst.app_data_in_reg[2] I2=$false I3=$false O=$abc$8068$auto$wreduce.cc:454:run$785[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.hba_master_inst.master_dbus[3] I1=$abc$8068$auto$wreduce.cc:454:run$785[3]_new_ I2=serial_test_inst.serial_fpga_inst.hba_mgrant I3=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_state[2] O=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_master_inst.$procmux$338.$and$/usr/local/bin/../share/yosys/techmap.v:434$1778_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.hba_master_inst.app_rnw_reg I1=serial_test_inst.serial_fpga_inst.hba_master_inst.app_data_in_reg[3] I2=$false I3=$false O=$abc$8068$auto$wreduce.cc:454:run$785[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.hba_master_inst.master_dbus[4] I1=$abc$8068$auto$wreduce.cc:454:run$785[4]_new_ I2=serial_test_inst.serial_fpga_inst.hba_mgrant I3=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_state[2] O=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_master_inst.$procmux$338.$and$/usr/local/bin/../share/yosys/techmap.v:434$1778_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.hba_master_inst.app_rnw_reg I1=serial_test_inst.serial_fpga_inst.hba_master_inst.app_data_in_reg[4] I2=$false I3=$false O=$abc$8068$auto$wreduce.cc:454:run$785[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.hba_master_inst.master_dbus[5] I1=$abc$8068$auto$wreduce.cc:454:run$785[5]_new_ I2=serial_test_inst.serial_fpga_inst.hba_mgrant I3=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_state[2] O=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_master_inst.$procmux$338.$and$/usr/local/bin/../share/yosys/techmap.v:434$1778_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.hba_master_inst.app_rnw_reg I1=serial_test_inst.serial_fpga_inst.hba_master_inst.app_data_in_reg[5] I2=$false I3=$false O=$abc$8068$auto$wreduce.cc:454:run$785[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.hba_master_inst.master_dbus[6] I1=$abc$8068$auto$wreduce.cc:454:run$785[6]_new_ I2=serial_test_inst.serial_fpga_inst.hba_mgrant I3=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_state[2] O=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_master_inst.$procmux$338.$and$/usr/local/bin/../share/yosys/techmap.v:434$1778_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.hba_master_inst.app_rnw_reg I1=serial_test_inst.serial_fpga_inst.hba_master_inst.app_data_in_reg[6] I2=$false I3=$false O=$abc$8068$auto$wreduce.cc:454:run$785[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.hba_master_inst.master_dbus[7] I1=$abc$8068$auto$wreduce.cc:454:run$785[7]_new_ I2=serial_test_inst.serial_fpga_inst.hba_mgrant I3=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_state[2] O=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_master_inst.$procmux$338.$and$/usr/local/bin/../share/yosys/techmap.v:434$1778_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.hba_master_inst.app_rnw_reg I1=serial_test_inst.serial_fpga_inst.hba_master_inst.app_data_in_reg[7] I2=$false I3=$false O=$abc$8068$auto$wreduce.cc:454:run$785[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.hba_master_inst.app_valid_out I1=serial_test_inst.hba_reg_bank_inst.regbank_xferack I2=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_state[1] I3=$false O=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_master_inst.$procmux$320.$and$/usr/local/bin/../share/yosys/techmap.v:434$2216_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.send_recv_inst.rx_rd_strobe I1=$abc$8068$serial_test_inst.serial_fpga_inst.uart_inst._rx.valid_new_ I2=$abc$8068$auto$simplemap.cc:250:simplemap_eqne$7093[1]_new_inv_ I3=$false O=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.send_recv_inst.$procmux$248.$and$/usr/local/bin/../share/yosys/techmap.v:434$2216_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.send_recv_inst.tx_wr_strobe I1=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.uart_inst._tx.$not$../../../common/uart.v:94$130_Y_new_ I2=$abc$8068$auto$simplemap.cc:250:simplemap_eqne$7302[1]_new_inv_ I3=$false O=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.send_recv_inst.$procmux$228.$and$/usr/local/bin/../share/yosys/techmap.v:434$2217_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_valid I1=$abc$8068$serial_test_inst.serial_fpga_inst.uart_inst._rx.valid_new_ I2=$abc$8068$auto$simplemap.cc:250:simplemap_eqne$7093[1]_new_inv_ I3=$false O=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.send_recv_inst.$procmux$221.$and$/usr/local/bin/../share/yosys/techmap.v:434$2216_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=PIN_1 I1=$false I2=$false I3=$false O=$abc$8068$auto$ice40_ffinit.cc:140:execute$8061
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$8068$auto$ice40_ffinit.cc:141:execute$8058 I1=$false I2=$false I3=$false O=serial_test_inst.serial_fpga_inst.uart_inst._rx.hh[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=count[7] I1=$false I2=$false I3=$false O=$abc$8068$auto$alumacc.cc:474:replace_alu$818.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=count[6] I1=$false I2=$false I3=$false O=$abc$8068$auto$alumacc.cc:474:replace_alu$818.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=count[5] I1=$false I2=$false I3=$false O=$abc$8068$auto$alumacc.cc:474:replace_alu$818.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=count[4] I1=$false I2=$false I3=$false O=$abc$8068$auto$alumacc.cc:474:replace_alu$818.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=count[2] I1=$false I2=$false I3=$false O=$abc$8068$auto$alumacc.cc:474:replace_alu$818.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=count[0] I1=$false I2=$false I3=$false O=$abc$8068$auto$alumacc.cc:474:replace_alu$818.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.uart_inst._rx.bitcount[1] I1=$false I2=$false I3=$false O=$abc$8068$auto$alumacc.cc:474:replace_alu$813.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=count[1] I1=$false I2=$false I3=$false O=$0\count[7:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[38] I1=$false I2=$false I3=$false O=serial_test_inst.serial_fpga_inst.uart_inst._rx.ser_clk
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[7] I1=$false I2=$false I3=$false O=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.uart_inst._rx.bitcount[0] I1=$false I2=$false I3=$false O=$abc$8068$auto$alumacc.cc:474:replace_alu$813.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.uart_inst._rx.bitcount[2] I1=$false I2=$false I3=$false O=$abc$8068$auto$alumacc.cc:474:replace_alu$813.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.uart_inst._rx.bitcount[3] I1=$false I2=$false I3=$false O=$abc$8068$auto$alumacc.cc:474:replace_alu$813.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.uart_inst._rx.bitcount[4] I1=$false I2=$false I3=$false O=$abc$8068$auto$alumacc.cc:474:replace_alu$813.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=count[3] I1=$false I2=$false I3=$false O=$abc$8068$auto$alumacc.cc:474:replace_alu$818.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[38] I1=$false I2=$false I3=$false O=serial_test_inst.serial_fpga_inst.uart_inst._tx.ser_clk
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[38] I1=$false I2=$false I3=$false O=$abc$8068$auto$dff2dffe.cc:158:make_patterns_logic$7751
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.serial_state[3] I1=serial_test_inst.serial_fpga_inst.serial_state[0] I2=$abc$8068$new_n448_ I3=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_valid O=$abc$8068$new_n733_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000010111011
.gate SB_LUT4 I0=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$431.$and$/usr/local/bin/../share/yosys/techmap.v:434$1727_Y[0]_new_ I1=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$431.$and$/usr/local/bin/../share/yosys/techmap.v:434$1719_Y[0]_new_ I2=$abc$8068$new_n625_ I3=$abc$8068$new_n733_ O=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$431.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$1718_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111111111111
.gate SB_LUT4 I0=$abc$8068$auto$opt_reduce.cc:132:opt_mux$772_new_ I1=$abc$8068$auto$simplemap.cc:250:simplemap_eqne$4753[1]_new_inv_ I2=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_valid I3=$false O=$abc$8068$new_n735_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.rnw_bit I1=$abc$8068$new_n735_ I2=$abc$8068$auto$simplemap.cc:309:simplemap_lut$1325_new_ I3=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_valid O=$abc$8068$new_n736_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001111001100
.gate SB_LUT4 I0=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$431.$and$/usr/local/bin/../share/yosys/techmap.v:434$1724_Y[2]_new_ I1=serial_test_inst.serial_fpga_inst.hba_master_inst.app_valid_out I2=serial_test_inst.serial_fpga_inst.rnw_bit I3=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$431.$and$/usr/local/bin/../share/yosys/techmap.v:434$1722_Y[2]_new_ O=$abc$8068$new_n737_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110001011111
.gate SB_LUT4 I0=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$431.$and$/usr/local/bin/../share/yosys/techmap.v:434$1725_Y[1]_new_ I1=$abc$8068$new_n737_ I2=$abc$8068$new_n736_ I3=$false O=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$431.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$1718_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10111111
.gate SB_CARRY CI=$abc$8068$auto$alumacc.cc:474:replace_alu$813.BB[0] CO=$auto$alumacc.cc:474:replace_alu$813.C[2] I0=$true I1=$abc$8068$auto$alumacc.cc:474:replace_alu$813.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:198|../../../common/uart.v:166|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$813.C[2] CO=$auto$alumacc.cc:474:replace_alu$813.C[3] I0=$false I1=$abc$8068$auto$alumacc.cc:474:replace_alu$813.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:198|../../../common/uart.v:166|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$813.C[3] CO=$auto$alumacc.cc:474:replace_alu$813.C[4] I0=$false I1=$abc$8068$auto$alumacc.cc:474:replace_alu$813.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:198|../../../common/uart.v:166|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$813.C[4] CO=$abc$8068$auto$alumacc.cc:491:replace_alu$815[4] I0=$false I1=$abc$8068$auto$alumacc.cc:474:replace_alu$813.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:198|../../../common/uart.v:166|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$abc$8068$auto$alumacc.cc:474:replace_alu$818.BB[0] CO=$auto$alumacc.cc:474:replace_alu$818.C[2] I0=$true I1=$0\count[7:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:99|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$818.C[2] CO=$auto$alumacc.cc:474:replace_alu$818.C[3] I0=$false I1=$abc$8068$auto$alumacc.cc:474:replace_alu$818.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:99|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$818.C[3] CO=$auto$alumacc.cc:474:replace_alu$818.C[4] I0=$true I1=$abc$8068$auto$alumacc.cc:474:replace_alu$818.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:99|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$818.C[4] CO=$auto$alumacc.cc:474:replace_alu$818.C[5] I0=$false I1=$abc$8068$auto$alumacc.cc:474:replace_alu$818.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:99|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$818.C[5] CO=$auto$alumacc.cc:474:replace_alu$818.C[6] I0=$false I1=$abc$8068$auto$alumacc.cc:474:replace_alu$818.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:99|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$818.C[6] CO=$auto$alumacc.cc:474:replace_alu$818.C[7] I0=$false I1=$abc$8068$auto$alumacc.cc:474:replace_alu$818.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:99|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$818.C[7] CO=$abc$8068$auto$alumacc.cc:491:replace_alu$820[7] I0=$false I1=$abc$8068$auto$alumacc.cc:474:replace_alu$818.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:99|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=count[0] I3=$false O=$0\count[7:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:101|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=count[0] CO=$auto$alumacc.cc:474:replace_alu$829.C[2] I0=$false I1=count[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:101|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=count[2] I3=$auto$alumacc.cc:474:replace_alu$829.C[2] O=$0\count[7:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:101|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$829.C[2] CO=$auto$alumacc.cc:474:replace_alu$829.C[3] I0=$false I1=count[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:101|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=count[3] I3=$auto$alumacc.cc:474:replace_alu$829.C[3] O=$0\count[7:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:101|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$829.C[3] CO=$auto$alumacc.cc:474:replace_alu$829.C[4] I0=$false I1=count[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:101|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=count[4] I3=$auto$alumacc.cc:474:replace_alu$829.C[4] O=$0\count[7:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:101|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$829.C[4] CO=$auto$alumacc.cc:474:replace_alu$829.C[5] I0=$false I1=count[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:101|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=count[5] I3=$auto$alumacc.cc:474:replace_alu$829.C[5] O=$0\count[7:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:101|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$829.C[5] CO=$auto$alumacc.cc:474:replace_alu$829.C[6] I0=$false I1=count[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:101|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=count[6] I3=$auto$alumacc.cc:474:replace_alu$829.C[6] O=$0\count[7:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:101|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$829.C[6] CO=$auto$alumacc.cc:474:replace_alu$829.C[7] I0=$false I1=count[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:101|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=count[7] I3=$auto$alumacc.cc:474:replace_alu$829.C[7] O=$0\count[7:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:101|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=serial_test_inst.serial_fpga_inst.cmd_byte[4] I3=$false O=$abc$8068$auto$wreduce.cc:454:run$779[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:260|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=serial_test_inst.serial_fpga_inst.cmd_byte[4] CO=$auto$alumacc.cc:474:replace_alu$832.C[2] I0=$false I1=serial_test_inst.serial_fpga_inst.cmd_byte[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:260|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=serial_test_inst.serial_fpga_inst.cmd_byte[6] I3=$auto$alumacc.cc:474:replace_alu$832.C[2] O=$abc$8068$auto$wreduce.cc:454:run$779[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:260|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$832.C[2] CO=$auto$alumacc.cc:474:replace_alu$832.C[3] I0=$false I1=serial_test_inst.serial_fpga_inst.cmd_byte[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:260|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$auto$alumacc.cc:474:replace_alu$832.C[3] O=$abc$8068$auto$wreduce.cc:454:run$779[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:260|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=serial_test_inst.serial_fpga_inst.regaddr_byte[0] I3=$false O=$abc$8068$auto$wreduce.cc:454:run$780[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:310|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=serial_test_inst.serial_fpga_inst.regaddr_byte[0] CO=$auto$alumacc.cc:474:replace_alu$835.C[2] I0=$false I1=serial_test_inst.serial_fpga_inst.regaddr_byte[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:310|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=serial_test_inst.serial_fpga_inst.regaddr_byte[2] I3=$auto$alumacc.cc:474:replace_alu$835.C[2] O=$abc$8068$auto$wreduce.cc:454:run$780[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:310|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$835.C[2] CO=$auto$alumacc.cc:474:replace_alu$835.C[3] I0=$false I1=serial_test_inst.serial_fpga_inst.regaddr_byte[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:310|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=serial_test_inst.serial_fpga_inst.regaddr_byte[3] I3=$auto$alumacc.cc:474:replace_alu$835.C[3] O=$abc$8068$auto$wreduce.cc:454:run$780[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:310|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$835.C[3] CO=$auto$alumacc.cc:474:replace_alu$835.C[4] I0=$false I1=serial_test_inst.serial_fpga_inst.regaddr_byte[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:310|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=serial_test_inst.serial_fpga_inst.regaddr_byte[4] I3=$auto$alumacc.cc:474:replace_alu$835.C[4] O=$abc$8068$auto$wreduce.cc:454:run$780[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:310|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$835.C[4] CO=$auto$alumacc.cc:474:replace_alu$835.C[5] I0=$false I1=serial_test_inst.serial_fpga_inst.regaddr_byte[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:310|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=serial_test_inst.serial_fpga_inst.regaddr_byte[5] I3=$auto$alumacc.cc:474:replace_alu$835.C[5] O=$abc$8068$auto$wreduce.cc:454:run$780[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:310|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$835.C[5] CO=$auto$alumacc.cc:474:replace_alu$835.C[6] I0=$false I1=serial_test_inst.serial_fpga_inst.regaddr_byte[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:310|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=serial_test_inst.serial_fpga_inst.regaddr_byte[6] I3=$auto$alumacc.cc:474:replace_alu$835.C[6] O=$abc$8068$auto$wreduce.cc:454:run$780[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:310|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$835.C[6] CO=$auto$alumacc.cc:474:replace_alu$835.C[7] I0=$false I1=serial_test_inst.serial_fpga_inst.regaddr_byte[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:310|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=serial_test_inst.serial_fpga_inst.regaddr_byte[7] I3=$auto$alumacc.cc:474:replace_alu$835.C[7] O=$abc$8068$auto$wreduce.cc:454:run$780[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:310|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=serial_test_inst.serial_fpga_inst.transfer_num[0] I2=$false I3=$true O=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.$sub$../../../serial_fpga/serial_fpga.v:302$80_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:302|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=serial_test_inst.serial_fpga_inst.transfer_num[0] CO=$auto$alumacc.cc:474:replace_alu$838.C[2] I0=serial_test_inst.serial_fpga_inst.transfer_num[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:302|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial_test_inst.serial_fpga_inst.transfer_num[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$838.C[2] O=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.$sub$../../../serial_fpga/serial_fpga.v:302$80_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:302|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$838.C[2] CO=$auto$alumacc.cc:474:replace_alu$838.C[3] I0=serial_test_inst.serial_fpga_inst.transfer_num[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:302|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial_test_inst.serial_fpga_inst.transfer_num[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$838.C[3] O=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.$sub$../../../serial_fpga/serial_fpga.v:302$80_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:302|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=serial_test_inst.serial_fpga_inst.uart_inst._rx.bitcount[0] I3=$false O=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx.$add$../../../common/uart.v:159$146_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:198|../../../common/uart.v:159|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=serial_test_inst.serial_fpga_inst.uart_inst._rx.bitcount[0] CO=$auto$alumacc.cc:474:replace_alu$841.C[2] I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._rx.bitcount[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:198|../../../common/uart.v:159|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=serial_test_inst.serial_fpga_inst.uart_inst._rx.bitcount[2] I3=$auto$alumacc.cc:474:replace_alu$841.C[2] O=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx.$add$../../../common/uart.v:159$146_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:198|../../../common/uart.v:159|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$841.C[2] CO=$auto$alumacc.cc:474:replace_alu$841.C[3] I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._rx.bitcount[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:198|../../../common/uart.v:159|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=serial_test_inst.serial_fpga_inst.uart_inst._rx.bitcount[3] I3=$auto$alumacc.cc:474:replace_alu$841.C[3] O=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx.$add$../../../common/uart.v:159$146_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:198|../../../common/uart.v:159|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$841.C[3] CO=$auto$alumacc.cc:474:replace_alu$841.C[4] I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._rx.bitcount[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:198|../../../common/uart.v:159|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=serial_test_inst.serial_fpga_inst.uart_inst._rx.bitcount[4] I3=$auto$alumacc.cc:474:replace_alu$841.C[4] O=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx.$add$../../../common/uart.v:159$146_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:198|../../../common/uart.v:159|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[38] I2=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[10] I3=$auto$alumacc.cc:474:replace_alu$844.C[10] O=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$158_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$844.C[10] CO=$auto$alumacc.cc:474:replace_alu$844.C[11] I0=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[38] I1=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[11] I3=$auto$alumacc.cc:474:replace_alu$844.C[11] O=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$158_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$844.C[11] CO=$auto$alumacc.cc:474:replace_alu$844.C[12] I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._rx.ser_clk I2=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[12] I3=$auto$alumacc.cc:474:replace_alu$844.C[12] O=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$158_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$844.C[12] CO=$auto$alumacc.cc:474:replace_alu$844.C[13] I0=serial_test_inst.serial_fpga_inst.uart_inst._rx.ser_clk I1=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[13] I3=$auto$alumacc.cc:474:replace_alu$844.C[13] O=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$158_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$844.C[13] CO=$auto$alumacc.cc:474:replace_alu$844.C[14] I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[14] I3=$auto$alumacc.cc:474:replace_alu$844.C[14] O=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$158_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$844.C[14] CO=$auto$alumacc.cc:474:replace_alu$844.C[15] I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[15] I3=$auto$alumacc.cc:474:replace_alu$844.C[15] O=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$158_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$844.C[15] CO=$auto$alumacc.cc:474:replace_alu$844.C[16] I0=$true I1=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[38] I2=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[16] I3=$auto$alumacc.cc:474:replace_alu$844.C[16] O=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$158_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$844.C[16] CO=$auto$alumacc.cc:474:replace_alu$844.C[17] I0=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[38] I1=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[38] I2=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[17] I3=$auto$alumacc.cc:474:replace_alu$844.C[17] O=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$158_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$844.C[17] CO=$auto$alumacc.cc:474:replace_alu$844.C[18] I0=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[38] I1=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[18] I3=$auto$alumacc.cc:474:replace_alu$844.C[18] O=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$158_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$844.C[18] CO=$auto$alumacc.cc:474:replace_alu$844.C[19] I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._rx.ser_clk I2=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[19] I3=$auto$alumacc.cc:474:replace_alu$844.C[19] O=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$158_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$844.C[19] CO=$auto$alumacc.cc:474:replace_alu$844.C[20] I0=serial_test_inst.serial_fpga_inst.uart_inst._rx.ser_clk I1=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[20] I3=$auto$alumacc.cc:474:replace_alu$844.C[20] O=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$158_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$844.C[20] CO=$auto$alumacc.cc:474:replace_alu$844.C[21] I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[21] I3=$auto$alumacc.cc:474:replace_alu$844.C[21] O=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$158_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$844.C[21] CO=$auto$alumacc.cc:474:replace_alu$844.C[22] I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[22] I3=$auto$alumacc.cc:474:replace_alu$844.C[22] O=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$158_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$844.C[22] CO=$auto$alumacc.cc:474:replace_alu$844.C[23] I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[23] I3=$auto$alumacc.cc:474:replace_alu$844.C[23] O=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$158_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$844.C[23] CO=$auto$alumacc.cc:474:replace_alu$844.C[24] I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._rx.ser_clk I2=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[24] I3=$auto$alumacc.cc:474:replace_alu$844.C[24] O=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$158_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$844.C[24] CO=$auto$alumacc.cc:474:replace_alu$844.C[25] I0=serial_test_inst.serial_fpga_inst.uart_inst._rx.ser_clk I1=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[25] I3=$auto$alumacc.cc:474:replace_alu$844.C[25] O=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$158_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$844.C[25] CO=$auto$alumacc.cc:474:replace_alu$844.C[26] I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._rx.ser_clk I2=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[26] I3=$auto$alumacc.cc:474:replace_alu$844.C[26] O=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$158_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$844.C[26] CO=$auto$alumacc.cc:474:replace_alu$844.C[27] I0=serial_test_inst.serial_fpga_inst.uart_inst._rx.ser_clk I1=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._rx.ser_clk I2=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[27] I3=$auto$alumacc.cc:474:replace_alu$844.C[27] O=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$158_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$844.C[27] CO=$auto$alumacc.cc:474:replace_alu$844.C[28] I0=serial_test_inst.serial_fpga_inst.uart_inst._rx.ser_clk I1=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._rx.ser_clk I2=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[28] I3=$auto$alumacc.cc:474:replace_alu$844.C[28] O=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$158_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$844.C[28] CO=$auto$alumacc.cc:474:replace_alu$844.C[29] I0=serial_test_inst.serial_fpga_inst.uart_inst._rx.ser_clk I1=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._rx.ser_clk I2=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[29] I3=$auto$alumacc.cc:474:replace_alu$844.C[29] O=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$158_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$844.C[29] CO=$auto$alumacc.cc:474:replace_alu$844.C[30] I0=serial_test_inst.serial_fpga_inst.uart_inst._rx.ser_clk I1=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._rx.ser_clk I2=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[30] I3=$auto$alumacc.cc:474:replace_alu$844.C[30] O=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$158_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$844.C[30] CO=$auto$alumacc.cc:474:replace_alu$844.C[31] I0=serial_test_inst.serial_fpga_inst.uart_inst._rx.ser_clk I1=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._rx.ser_clk I2=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[31] I3=$auto$alumacc.cc:474:replace_alu$844.C[31] O=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$158_Y[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$844.C[31] CO=$auto$alumacc.cc:474:replace_alu$844.C[32] I0=serial_test_inst.serial_fpga_inst.uart_inst._rx.ser_clk I1=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._rx.ser_clk I2=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[32] I3=$auto$alumacc.cc:474:replace_alu$844.C[32] O=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$158_Y[32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$844.C[32] CO=$auto$alumacc.cc:474:replace_alu$844.C[33] I0=serial_test_inst.serial_fpga_inst.uart_inst._rx.ser_clk I1=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._rx.ser_clk I2=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[33] I3=$auto$alumacc.cc:474:replace_alu$844.C[33] O=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$158_Y[33]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$844.C[33] CO=$auto$alumacc.cc:474:replace_alu$844.C[34] I0=serial_test_inst.serial_fpga_inst.uart_inst._rx.ser_clk I1=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[33]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._rx.ser_clk I2=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[34] I3=$auto$alumacc.cc:474:replace_alu$844.C[34] O=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$158_Y[34]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$844.C[34] CO=$auto$alumacc.cc:474:replace_alu$844.C[35] I0=serial_test_inst.serial_fpga_inst.uart_inst._rx.ser_clk I1=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[34]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._rx.ser_clk I2=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[35] I3=$auto$alumacc.cc:474:replace_alu$844.C[35] O=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$158_Y[35]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$844.C[35] CO=$auto$alumacc.cc:474:replace_alu$844.C[36] I0=serial_test_inst.serial_fpga_inst.uart_inst._rx.ser_clk I1=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[35]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._rx.ser_clk I2=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[36] I3=$auto$alumacc.cc:474:replace_alu$844.C[36] O=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$158_Y[36]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$844.C[36] CO=$auto$alumacc.cc:474:replace_alu$844.C[37] I0=serial_test_inst.serial_fpga_inst.uart_inst._rx.ser_clk I1=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[36]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._rx.ser_clk I2=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[37] I3=$auto$alumacc.cc:474:replace_alu$844.C[37] O=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$158_Y[37]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$844.C[37] CO=$auto$alumacc.cc:474:replace_alu$844.C[38] I0=serial_test_inst.serial_fpga_inst.uart_inst._rx.ser_clk I1=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[37]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._rx.ser_clk I2=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[38] I3=$auto$alumacc.cc:474:replace_alu$844.C[38] O=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$158_Y[38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$844.C[8] I0=serial_test_inst.serial_fpga_inst.uart_inst._rx.ser_clk I1=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._rx.ser_clk I2=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[8] I3=$auto$alumacc.cc:474:replace_alu$844.C[8] O=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$158_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$844.C[8] CO=$auto$alumacc.cc:474:replace_alu$844.C[9] I0=serial_test_inst.serial_fpga_inst.uart_inst._rx.ser_clk I1=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._rx.ser_clk I2=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[9] I3=$auto$alumacc.cc:474:replace_alu$844.C[9] O=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$158_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$844.C[9] CO=$auto$alumacc.cc:474:replace_alu$844.C[10] I0=serial_test_inst.serial_fpga_inst.uart_inst._rx.ser_clk I1=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._tx.bitcount[0] I2=$false I3=$true O=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.uart_inst._tx.$sub$../../../common/uart.v:116$135_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:206|../../../common/uart.v:116|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=serial_test_inst.serial_fpga_inst.uart_inst._tx.bitcount[0] CO=$auto$alumacc.cc:474:replace_alu$847.C[2] I0=serial_test_inst.serial_fpga_inst.uart_inst._tx.bitcount[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:206|../../../common/uart.v:116|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._tx.bitcount[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$847.C[2] O=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.uart_inst._tx.$sub$../../../common/uart.v:116$135_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:206|../../../common/uart.v:116|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$847.C[2] CO=$auto$alumacc.cc:474:replace_alu$847.C[3] I0=serial_test_inst.serial_fpga_inst.uart_inst._tx.bitcount[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:206|../../../common/uart.v:116|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._tx.bitcount[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$847.C[3] O=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.uart_inst._tx.$sub$../../../common/uart.v:116$135_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:206|../../../common/uart.v:116|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[10] I2=$false I3=$auto$alumacc.cc:474:replace_alu$850.C[10] O=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$850.C[10] CO=$auto$alumacc.cc:474:replace_alu$850.C[11] I0=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[10] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[11] I2=$false I3=$auto$alumacc.cc:474:replace_alu$850.C[11] O=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$850.C[11] CO=$auto$alumacc.cc:474:replace_alu$850.C[12] I0=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[11] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[12] I2=serial_test_inst.serial_fpga_inst.uart_inst._tx.ser_clk I3=$auto$alumacc.cc:474:replace_alu$850.C[12] O=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$850.C[12] CO=$auto$alumacc.cc:474:replace_alu$850.C[13] I0=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[12] I1=serial_test_inst.serial_fpga_inst.uart_inst._tx.ser_clk
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[13] I2=$false I3=$auto$alumacc.cc:474:replace_alu$850.C[13] O=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$850.C[13] CO=$auto$alumacc.cc:474:replace_alu$850.C[14] I0=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[13] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[14] I2=$true I3=$auto$alumacc.cc:474:replace_alu$850.C[14] O=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$850.C[14] CO=$auto$alumacc.cc:474:replace_alu$850.C[15] I0=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[14] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[15] I2=$true I3=$auto$alumacc.cc:474:replace_alu$850.C[15] O=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$850.C[15] CO=$auto$alumacc.cc:474:replace_alu$850.C[16] I0=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[15] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[16] I2=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[38] I3=$auto$alumacc.cc:474:replace_alu$850.C[16] O=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$850.C[16] CO=$auto$alumacc.cc:474:replace_alu$850.C[17] I0=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[16] I1=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[17] I2=serial_test_inst.serial_fpga_inst.uart_inst._tx.ser_clk I3=$auto$alumacc.cc:474:replace_alu$850.C[17] O=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$850.C[17] CO=$auto$alumacc.cc:474:replace_alu$850.C[18] I0=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[17] I1=serial_test_inst.serial_fpga_inst.uart_inst._tx.ser_clk
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[18] I2=serial_test_inst.serial_fpga_inst.uart_inst._tx.ser_clk I3=$auto$alumacc.cc:474:replace_alu$850.C[18] O=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$850.C[18] CO=$auto$alumacc.cc:474:replace_alu$850.C[19] I0=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[18] I1=serial_test_inst.serial_fpga_inst.uart_inst._tx.ser_clk
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[19] I2=$false I3=$auto$alumacc.cc:474:replace_alu$850.C[19] O=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$850.C[19] CO=$auto$alumacc.cc:474:replace_alu$850.C[20] I0=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[19] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[20] I2=$false I3=$auto$alumacc.cc:474:replace_alu$850.C[20] O=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$850.C[20] CO=$auto$alumacc.cc:474:replace_alu$850.C[21] I0=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[20] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[21] I2=$false I3=$auto$alumacc.cc:474:replace_alu$850.C[21] O=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$850.C[21] CO=$auto$alumacc.cc:474:replace_alu$850.C[22] I0=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[21] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[22] I2=$false I3=$auto$alumacc.cc:474:replace_alu$850.C[22] O=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$850.C[22] CO=$auto$alumacc.cc:474:replace_alu$850.C[23] I0=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[22] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[23] I2=$false I3=$auto$alumacc.cc:474:replace_alu$850.C[23] O=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$850.C[23] CO=$auto$alumacc.cc:474:replace_alu$850.C[24] I0=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[23] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[24] I2=serial_test_inst.serial_fpga_inst.uart_inst._tx.ser_clk I3=$auto$alumacc.cc:474:replace_alu$850.C[24] O=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$850.C[24] CO=$auto$alumacc.cc:474:replace_alu$850.C[25] I0=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[24] I1=serial_test_inst.serial_fpga_inst.uart_inst._tx.ser_clk
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[25] I2=$false I3=$auto$alumacc.cc:474:replace_alu$850.C[25] O=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$850.C[25] CO=$auto$alumacc.cc:474:replace_alu$850.C[26] I0=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[25] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[26] I2=serial_test_inst.serial_fpga_inst.uart_inst._tx.ser_clk I3=$auto$alumacc.cc:474:replace_alu$850.C[26] O=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$850.C[26] CO=$auto$alumacc.cc:474:replace_alu$850.C[27] I0=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[26] I1=serial_test_inst.serial_fpga_inst.uart_inst._tx.ser_clk
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[27] I2=serial_test_inst.serial_fpga_inst.uart_inst._tx.ser_clk I3=$auto$alumacc.cc:474:replace_alu$850.C[27] O=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$850.C[27] CO=$auto$alumacc.cc:474:replace_alu$850.C[28] I0=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[27] I1=serial_test_inst.serial_fpga_inst.uart_inst._tx.ser_clk
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[28] I2=serial_test_inst.serial_fpga_inst.uart_inst._tx.ser_clk I3=$auto$alumacc.cc:474:replace_alu$850.C[28] O=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$850.C[28] CO=$auto$alumacc.cc:474:replace_alu$850.C[29] I0=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[28] I1=serial_test_inst.serial_fpga_inst.uart_inst._tx.ser_clk
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[29] I2=serial_test_inst.serial_fpga_inst.uart_inst._tx.ser_clk I3=$auto$alumacc.cc:474:replace_alu$850.C[29] O=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$850.C[29] CO=$auto$alumacc.cc:474:replace_alu$850.C[30] I0=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[29] I1=serial_test_inst.serial_fpga_inst.uart_inst._tx.ser_clk
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[30] I2=serial_test_inst.serial_fpga_inst.uart_inst._tx.ser_clk I3=$auto$alumacc.cc:474:replace_alu$850.C[30] O=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$850.C[30] CO=$auto$alumacc.cc:474:replace_alu$850.C[31] I0=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[30] I1=serial_test_inst.serial_fpga_inst.uart_inst._tx.ser_clk
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[31] I2=serial_test_inst.serial_fpga_inst.uart_inst._tx.ser_clk I3=$auto$alumacc.cc:474:replace_alu$850.C[31] O=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$850.C[31] CO=$auto$alumacc.cc:474:replace_alu$850.C[32] I0=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[31] I1=serial_test_inst.serial_fpga_inst.uart_inst._tx.ser_clk
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[32] I2=serial_test_inst.serial_fpga_inst.uart_inst._tx.ser_clk I3=$auto$alumacc.cc:474:replace_alu$850.C[32] O=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$850.C[32] CO=$auto$alumacc.cc:474:replace_alu$850.C[33] I0=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[32] I1=serial_test_inst.serial_fpga_inst.uart_inst._tx.ser_clk
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[33] I2=serial_test_inst.serial_fpga_inst.uart_inst._tx.ser_clk I3=$auto$alumacc.cc:474:replace_alu$850.C[33] O=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[33]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$850.C[33] CO=$auto$alumacc.cc:474:replace_alu$850.C[34] I0=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[33] I1=serial_test_inst.serial_fpga_inst.uart_inst._tx.ser_clk
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[34] I2=serial_test_inst.serial_fpga_inst.uart_inst._tx.ser_clk I3=$auto$alumacc.cc:474:replace_alu$850.C[34] O=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[34]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$850.C[34] CO=$auto$alumacc.cc:474:replace_alu$850.C[35] I0=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[34] I1=serial_test_inst.serial_fpga_inst.uart_inst._tx.ser_clk
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[35] I2=serial_test_inst.serial_fpga_inst.uart_inst._tx.ser_clk I3=$auto$alumacc.cc:474:replace_alu$850.C[35] O=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[35]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$850.C[35] CO=$auto$alumacc.cc:474:replace_alu$850.C[36] I0=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[35] I1=serial_test_inst.serial_fpga_inst.uart_inst._tx.ser_clk
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[36] I2=serial_test_inst.serial_fpga_inst.uart_inst._tx.ser_clk I3=$auto$alumacc.cc:474:replace_alu$850.C[36] O=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[36]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$850.C[36] CO=$auto$alumacc.cc:474:replace_alu$850.C[37] I0=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[36] I1=serial_test_inst.serial_fpga_inst.uart_inst._tx.ser_clk
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[37] I2=serial_test_inst.serial_fpga_inst.uart_inst._tx.ser_clk I3=$auto$alumacc.cc:474:replace_alu$850.C[37] O=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[37]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$850.C[37] CO=$auto$alumacc.cc:474:replace_alu$850.C[38] I0=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[37] I1=serial_test_inst.serial_fpga_inst.uart_inst._tx.ser_clk
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[38] I2=serial_test_inst.serial_fpga_inst.uart_inst._tx.ser_clk I3=$auto$alumacc.cc:474:replace_alu$850.C[38] O=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$850.C[8] I0=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[7] I1=serial_test_inst.serial_fpga_inst.uart_inst._tx.ser_clk
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[8] I2=serial_test_inst.serial_fpga_inst.uart_inst._tx.ser_clk I3=$auto$alumacc.cc:474:replace_alu$850.C[8] O=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$850.C[8] CO=$auto$alumacc.cc:474:replace_alu$850.C[9] I0=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[8] I1=serial_test_inst.serial_fpga_inst.uart_inst._tx.ser_clk
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[9] I2=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[38] I3=$auto$alumacc.cc:474:replace_alu$850.C[9] O=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$850.C[9] CO=$auto$alumacc.cc:474:replace_alu$850.C[10] I0=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[9] I1=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_DFF C=clk D=$0\reset[0:0] Q=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:97|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clk D=$0\count[7:0][0] E=$0\reset[0:0] Q=count[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:97|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\count[7:0][1] E=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$4150 Q=count[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:97|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\count[7:0][2] E=$0\reset[0:0] Q=count[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:97|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\count[7:0][3] E=$0\reset[0:0] Q=count[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:97|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\count[7:0][4] E=$0\reset[0:0] Q=count[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:97|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\count[7:0][5] E=$0\reset[0:0] Q=count[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:97|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\count[7:0][6] E=$0\reset[0:0] Q=count[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:97|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\count[7:0][7] E=$0\reset[0:0] Q=count[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:97|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clk D=$abc$8068$auto$fsm_map.cc:170:map_fsm$970[0] Q=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_state[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$8068$auto$fsm_map.cc:170:map_fsm$970[1] Q=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_state[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$8068$auto$fsm_map.cc:170:map_fsm$970[2] Q=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_state[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$431.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$1718_Y[0] Q=serial_test_inst.serial_fpga_inst.serial_state[0] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:222|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$431.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$1718_Y[1] Q=serial_test_inst.serial_fpga_inst.serial_state[1] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:222|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$431.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$1718_Y[2] Q=serial_test_inst.serial_fpga_inst.serial_state[2] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:222|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$431.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$1718_Y[3] Q=serial_test_inst.serial_fpga_inst.serial_state[3] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:222|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$8068$auto$fsm_map.cc:102:implement_pattern_cache$944 Q=serial_test_inst.hba_reg_bank_inst.regbank_xferack R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:93|../../../hba_reg_bank/hba_reg_bank.v:103|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=serial_test_inst.serial_fpga_inst.master_request Q=serial_test_inst.serial_fpga_inst.hba_mgrant R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:177|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk D=$abc$8068$auto$simplemap.cc:127:simplemap_reduce$3389 E=$abc$8068$auto$dff2dffe.cc:158:make_patterns_logic$4190 Q=serial_test_inst.serial_fpga_inst.transfer_num[0] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:222|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$8068$auto$simplemap.cc:127:simplemap_reduce$3385 E=$abc$8068$auto$dff2dffe.cc:158:make_patterns_logic$4190 Q=serial_test_inst.serial_fpga_inst.transfer_num[1] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:222|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$8068$auto$simplemap.cc:127:simplemap_reduce$3381 E=$abc$8068$auto$dff2dffe.cc:158:make_patterns_logic$4190 Q=serial_test_inst.serial_fpga_inst.transfer_num[2] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:222|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$8068$auto$simplemap.cc:127:simplemap_reduce$3377 E=$abc$8068$auto$dff2dffe.cc:158:make_patterns_logic$4190 Q=serial_test_inst.serial_fpga_inst.transfer_num[3] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:222|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$403.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$1780_Y E=$abc$8068$auto$dff2dffe.cc:158:make_patterns_logic$4226 Q=serial_test_inst.serial_fpga_inst.regaddr_byte[0] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:222|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$403.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$1781_Y E=$abc$8068$auto$dff2dffe.cc:158:make_patterns_logic$4226 Q=serial_test_inst.serial_fpga_inst.regaddr_byte[1] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:222|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$403.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$1782_Y E=$abc$8068$auto$dff2dffe.cc:158:make_patterns_logic$4226 Q=serial_test_inst.serial_fpga_inst.regaddr_byte[2] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:222|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$403.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$1783_Y E=$abc$8068$auto$dff2dffe.cc:158:make_patterns_logic$4226 Q=serial_test_inst.serial_fpga_inst.regaddr_byte[3] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:222|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$403.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$1784_Y E=$abc$8068$auto$dff2dffe.cc:158:make_patterns_logic$4226 Q=serial_test_inst.serial_fpga_inst.regaddr_byte[4] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:222|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$403.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$1785_Y E=$abc$8068$auto$dff2dffe.cc:158:make_patterns_logic$4226 Q=serial_test_inst.serial_fpga_inst.regaddr_byte[5] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:222|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$403.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$1786_Y E=$abc$8068$auto$dff2dffe.cc:158:make_patterns_logic$4226 Q=serial_test_inst.serial_fpga_inst.regaddr_byte[6] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:222|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$403.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$1787_Y E=$abc$8068$auto$dff2dffe.cc:158:make_patterns_logic$4226 Q=serial_test_inst.serial_fpga_inst.regaddr_byte[7] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:222|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_rx_data[0] E=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$4319 Q=serial_test_inst.serial_fpga_inst.cmd_byte[0] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:222|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_rx_data[1] E=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$4319 Q=serial_test_inst.serial_fpga_inst.cmd_byte[1] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:222|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_rx_data[2] E=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$4319 Q=serial_test_inst.serial_fpga_inst.cmd_byte[2] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:222|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_rx_data[3] E=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$4319 Q=serial_test_inst.serial_fpga_inst.cmd_byte[3] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:222|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_rx_data[4] E=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$4319 Q=serial_test_inst.serial_fpga_inst.cmd_byte[4] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:222|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_rx_data[5] E=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$4319 Q=serial_test_inst.serial_fpga_inst.cmd_byte[5] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:222|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_rx_data[6] E=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$4319 Q=serial_test_inst.serial_fpga_inst.cmd_byte[6] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:222|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_rx_data[7] E=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$4319 Q=serial_test_inst.serial_fpga_inst.rnw_bit R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:222|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.rnw_bit E=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$4519 Q=serial_test_inst.serial_fpga_inst.app_rnw R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:222|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$497.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$1596_Y E=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$4538 Q=serial_test_inst.serial_fpga_inst.app_en_strobe
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:222|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.regaddr_byte[0] E=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$4519 Q=serial_test_inst.serial_fpga_inst.app_reg_addr[0] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:222|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.regaddr_byte[1] E=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$4519 Q=serial_test_inst.serial_fpga_inst.app_reg_addr[1] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:222|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.regaddr_byte[2] E=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$4519 Q=serial_test_inst.serial_fpga_inst.app_reg_addr[2] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:222|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.regaddr_byte[3] E=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$4519 Q=serial_test_inst.serial_fpga_inst.app_reg_addr[3] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:222|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.regaddr_byte[4] E=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$4519 Q=serial_test_inst.serial_fpga_inst.app_reg_addr[4] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:222|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.regaddr_byte[5] E=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$4519 Q=serial_test_inst.serial_fpga_inst.app_reg_addr[5] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:222|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.regaddr_byte[6] E=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$4519 Q=serial_test_inst.serial_fpga_inst.app_reg_addr[6] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:222|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.regaddr_byte[7] E=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$4519 Q=serial_test_inst.serial_fpga_inst.app_reg_addr[7] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:222|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_rx_data[0] E=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$4763 Q=serial_test_inst.serial_fpga_inst.app_data_in[0] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:222|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_rx_data[1] E=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$4763 Q=serial_test_inst.serial_fpga_inst.app_data_in[1] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:222|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_rx_data[2] E=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$4763 Q=serial_test_inst.serial_fpga_inst.app_data_in[2] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:222|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_rx_data[3] E=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$4763 Q=serial_test_inst.serial_fpga_inst.app_data_in[3] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:222|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_rx_data[4] E=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$4763 Q=serial_test_inst.serial_fpga_inst.app_data_in[4] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:222|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_rx_data[5] E=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$4763 Q=serial_test_inst.serial_fpga_inst.app_data_in[5] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:222|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_rx_data[6] E=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$4763 Q=serial_test_inst.serial_fpga_inst.app_data_in[6] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:222|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_rx_data[7] E=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$4763 Q=serial_test_inst.serial_fpga_inst.app_data_in[7] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:222|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.cmd_byte[0] E=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$4519 Q=serial_test_inst.serial_fpga_inst.app_core_addr[0] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:222|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.cmd_byte[1] E=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$4519 Q=serial_test_inst.serial_fpga_inst.app_core_addr[1] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:222|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.cmd_byte[2] E=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$4519 Q=serial_test_inst.serial_fpga_inst.app_core_addr[2] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:222|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.cmd_byte[3] E=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$4519 Q=serial_test_inst.serial_fpga_inst.app_core_addr[3] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:222|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$560.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$1596_Y E=$abc$8068$auto$dff2dffe.cc:158:make_patterns_logic$5042 Q=serial_test_inst.serial_fpga_inst.serial_rd R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:222|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$582.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$1586_Y E=$abc$8068$auto$dff2dffe.cc:158:make_patterns_logic$5051 Q=serial_test_inst.serial_fpga_inst.serial_wr R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:222|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$606.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$1568_Y E=$abc$8068$auto$dff2dffe.cc:158:make_patterns_logic$5060 Q=serial_test_inst.serial_fpga_inst.serial_tx_data[0] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:222|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$606.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$1569_Y E=$abc$8068$auto$dff2dffe.cc:158:make_patterns_logic$5060 Q=serial_test_inst.serial_fpga_inst.serial_tx_data[1] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:222|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$606.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$1570_Y E=$abc$8068$auto$dff2dffe.cc:158:make_patterns_logic$5060 Q=serial_test_inst.serial_fpga_inst.serial_tx_data[2] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:222|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$606.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$1571_Y E=$abc$8068$auto$dff2dffe.cc:158:make_patterns_logic$5060 Q=serial_test_inst.serial_fpga_inst.serial_tx_data[3] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:222|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$606.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$1572_Y E=$abc$8068$auto$dff2dffe.cc:158:make_patterns_logic$5060 Q=serial_test_inst.serial_fpga_inst.serial_tx_data[4] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:222|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$606.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$1573_Y E=$abc$8068$auto$dff2dffe.cc:158:make_patterns_logic$5060 Q=serial_test_inst.serial_fpga_inst.serial_tx_data[5] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:222|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$606.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$1574_Y E=$abc$8068$auto$dff2dffe.cc:158:make_patterns_logic$5060 Q=serial_test_inst.serial_fpga_inst.serial_tx_data[6] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:222|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$606.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$1575_Y E=$abc$8068$auto$dff2dffe.cc:158:make_patterns_logic$5060 Q=serial_test_inst.serial_fpga_inst.serial_tx_data[7] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:222|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk D=$abc$8068$techmap\serial_test_inst.hba_reg_bank_inst.$procmux$701_Y Q=serial_test_inst.hba_reg_bank_inst.addr_hit R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:93|../../../hba_reg_bank/hba_reg_bank.v:82|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.hba_master_inst.master_dbus[0] E=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$5153 Q=serial_test_inst.hba_reg_bank_inst.reg3[0] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:93|../../../hba_reg_bank/hba_reg_bank.v:103|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.hba_master_inst.master_dbus[1] E=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$5153 Q=serial_test_inst.hba_reg_bank_inst.reg3[1] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:93|../../../hba_reg_bank/hba_reg_bank.v:103|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.hba_master_inst.master_dbus[2] E=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$5153 Q=serial_test_inst.hba_reg_bank_inst.reg3[2] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:93|../../../hba_reg_bank/hba_reg_bank.v:103|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.hba_master_inst.master_dbus[3] E=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$5153 Q=serial_test_inst.hba_reg_bank_inst.reg3[3] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:93|../../../hba_reg_bank/hba_reg_bank.v:103|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.hba_master_inst.master_dbus[4] E=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$5153 Q=serial_test_inst.hba_reg_bank_inst.reg3[4] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:93|../../../hba_reg_bank/hba_reg_bank.v:103|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.hba_master_inst.master_dbus[5] E=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$5153 Q=serial_test_inst.hba_reg_bank_inst.reg3[5] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:93|../../../hba_reg_bank/hba_reg_bank.v:103|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.hba_master_inst.master_dbus[6] E=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$5153 Q=serial_test_inst.hba_reg_bank_inst.reg3[6] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:93|../../../hba_reg_bank/hba_reg_bank.v:103|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.hba_master_inst.master_dbus[7] E=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$5153 Q=serial_test_inst.hba_reg_bank_inst.reg3[7] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:93|../../../hba_reg_bank/hba_reg_bank.v:103|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.hba_master_inst.master_dbus[0] E=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$5353 Q=serial_test_inst.hba_reg_bank_inst.reg2[0] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:93|../../../hba_reg_bank/hba_reg_bank.v:103|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.hba_master_inst.master_dbus[1] E=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$5353 Q=serial_test_inst.hba_reg_bank_inst.reg2[1] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:93|../../../hba_reg_bank/hba_reg_bank.v:103|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.hba_master_inst.master_dbus[2] E=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$5353 Q=serial_test_inst.hba_reg_bank_inst.reg2[2] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:93|../../../hba_reg_bank/hba_reg_bank.v:103|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.hba_master_inst.master_dbus[3] E=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$5353 Q=serial_test_inst.hba_reg_bank_inst.reg2[3] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:93|../../../hba_reg_bank/hba_reg_bank.v:103|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.hba_master_inst.master_dbus[4] E=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$5353 Q=serial_test_inst.hba_reg_bank_inst.reg2[4] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:93|../../../hba_reg_bank/hba_reg_bank.v:103|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.hba_master_inst.master_dbus[5] E=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$5353 Q=serial_test_inst.hba_reg_bank_inst.reg2[5] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:93|../../../hba_reg_bank/hba_reg_bank.v:103|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.hba_master_inst.master_dbus[6] E=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$5353 Q=serial_test_inst.hba_reg_bank_inst.reg2[6] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:93|../../../hba_reg_bank/hba_reg_bank.v:103|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.hba_master_inst.master_dbus[7] E=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$5353 Q=serial_test_inst.hba_reg_bank_inst.reg2[7] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:93|../../../hba_reg_bank/hba_reg_bank.v:103|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.hba_master_inst.master_dbus[0] E=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$5553 Q=serial_test_inst.hba_reg_bank_inst.reg1[0] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:93|../../../hba_reg_bank/hba_reg_bank.v:103|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.hba_master_inst.master_dbus[1] E=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$5553 Q=serial_test_inst.hba_reg_bank_inst.reg1[1] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:93|../../../hba_reg_bank/hba_reg_bank.v:103|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.hba_master_inst.master_dbus[2] E=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$5553 Q=serial_test_inst.hba_reg_bank_inst.reg1[2] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:93|../../../hba_reg_bank/hba_reg_bank.v:103|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.hba_master_inst.master_dbus[3] E=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$5553 Q=serial_test_inst.hba_reg_bank_inst.reg1[3] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:93|../../../hba_reg_bank/hba_reg_bank.v:103|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.hba_master_inst.master_dbus[4] E=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$5553 Q=serial_test_inst.hba_reg_bank_inst.reg1[4] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:93|../../../hba_reg_bank/hba_reg_bank.v:103|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.hba_master_inst.master_dbus[5] E=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$5553 Q=serial_test_inst.hba_reg_bank_inst.reg1[5] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:93|../../../hba_reg_bank/hba_reg_bank.v:103|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.hba_master_inst.master_dbus[6] E=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$5553 Q=serial_test_inst.hba_reg_bank_inst.reg1[6] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:93|../../../hba_reg_bank/hba_reg_bank.v:103|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.hba_master_inst.master_dbus[7] E=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$5553 Q=serial_test_inst.hba_reg_bank_inst.reg1[7] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:93|../../../hba_reg_bank/hba_reg_bank.v:103|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.hba_master_inst.master_dbus[0] E=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$5753 Q=serial_test_inst.hba_reg_bank_inst.reg0[0] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:93|../../../hba_reg_bank/hba_reg_bank.v:103|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.hba_master_inst.master_dbus[1] E=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$5753 Q=serial_test_inst.hba_reg_bank_inst.reg0[1] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:93|../../../hba_reg_bank/hba_reg_bank.v:103|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.hba_master_inst.master_dbus[2] E=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$5753 Q=serial_test_inst.hba_reg_bank_inst.reg0[2] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:93|../../../hba_reg_bank/hba_reg_bank.v:103|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.hba_master_inst.master_dbus[3] E=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$5753 Q=serial_test_inst.hba_reg_bank_inst.reg0[3] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:93|../../../hba_reg_bank/hba_reg_bank.v:103|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.hba_master_inst.master_dbus[4] E=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$5753 Q=serial_test_inst.hba_reg_bank_inst.reg0[4] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:93|../../../hba_reg_bank/hba_reg_bank.v:103|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.hba_master_inst.master_dbus[5] E=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$5753 Q=serial_test_inst.hba_reg_bank_inst.reg0[5] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:93|../../../hba_reg_bank/hba_reg_bank.v:103|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.hba_master_inst.master_dbus[6] E=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$5753 Q=serial_test_inst.hba_reg_bank_inst.reg0[6] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:93|../../../hba_reg_bank/hba_reg_bank.v:103|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.hba_master_inst.master_dbus[7] E=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$5753 Q=serial_test_inst.hba_reg_bank_inst.reg0[7] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:93|../../../hba_reg_bank/hba_reg_bank.v:103|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk D=$abc$8068$techmap$techmap\serial_test_inst.hba_reg_bank_inst.$procmux$688.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$1777_Y[0] Q=serial_test_inst.hba_reg_bank_inst.regbank_dbus[0] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:93|../../../hba_reg_bank/hba_reg_bank.v:103|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$8068$techmap$techmap\serial_test_inst.hba_reg_bank_inst.$procmux$688.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$1777_Y[1] Q=serial_test_inst.hba_reg_bank_inst.regbank_dbus[1] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:93|../../../hba_reg_bank/hba_reg_bank.v:103|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$8068$techmap$techmap\serial_test_inst.hba_reg_bank_inst.$procmux$688.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$1777_Y[2] Q=serial_test_inst.hba_reg_bank_inst.regbank_dbus[2] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:93|../../../hba_reg_bank/hba_reg_bank.v:103|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$8068$techmap$techmap\serial_test_inst.hba_reg_bank_inst.$procmux$688.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$1777_Y[3] Q=serial_test_inst.hba_reg_bank_inst.regbank_dbus[3] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:93|../../../hba_reg_bank/hba_reg_bank.v:103|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$8068$techmap$techmap\serial_test_inst.hba_reg_bank_inst.$procmux$688.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$1777_Y[4] Q=serial_test_inst.hba_reg_bank_inst.regbank_dbus[4] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:93|../../../hba_reg_bank/hba_reg_bank.v:103|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$8068$techmap$techmap\serial_test_inst.hba_reg_bank_inst.$procmux$688.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$1777_Y[5] Q=serial_test_inst.hba_reg_bank_inst.regbank_dbus[5] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:93|../../../hba_reg_bank/hba_reg_bank.v:103|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$8068$techmap$techmap\serial_test_inst.hba_reg_bank_inst.$procmux$688.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$1777_Y[6] Q=serial_test_inst.hba_reg_bank_inst.regbank_dbus[6] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:93|../../../hba_reg_bank/hba_reg_bank.v:103|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$8068$techmap$techmap\serial_test_inst.hba_reg_bank_inst.$procmux$688.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$1777_Y[7] Q=serial_test_inst.hba_reg_bank_inst.regbank_dbus[7] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:93|../../../hba_reg_bank/hba_reg_bank.v:103|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.app_reg_addr[0] E=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$5953 Q=serial_test_inst.serial_fpga_inst.hba_master_inst.app_reg_addr_reg[0] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:137|../../../common/hba_master.v:84|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.app_reg_addr[1] E=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$5953 Q=serial_test_inst.serial_fpga_inst.hba_master_inst.app_reg_addr_reg[1] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:137|../../../common/hba_master.v:84|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.app_reg_addr[2] E=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$5953 Q=serial_test_inst.serial_fpga_inst.hba_master_inst.app_reg_addr_reg[2] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:137|../../../common/hba_master.v:84|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.app_reg_addr[3] E=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$5953 Q=serial_test_inst.serial_fpga_inst.hba_master_inst.app_reg_addr_reg[3] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:137|../../../common/hba_master.v:84|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.app_reg_addr[4] E=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$5953 Q=serial_test_inst.serial_fpga_inst.hba_master_inst.app_reg_addr_reg[4] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:137|../../../common/hba_master.v:84|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.app_reg_addr[5] E=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$5953 Q=serial_test_inst.serial_fpga_inst.hba_master_inst.app_reg_addr_reg[5] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:137|../../../common/hba_master.v:84|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.app_reg_addr[6] E=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$5953 Q=serial_test_inst.serial_fpga_inst.hba_master_inst.app_reg_addr_reg[6] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:137|../../../common/hba_master.v:84|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.app_reg_addr[7] E=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$5953 Q=serial_test_inst.serial_fpga_inst.hba_master_inst.app_reg_addr_reg[7] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:137|../../../common/hba_master.v:84|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.app_rnw E=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$5953 Q=serial_test_inst.serial_fpga_inst.hba_master_inst.app_rnw_reg R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:137|../../../common/hba_master.v:84|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.app_data_in[0] E=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$5953 Q=serial_test_inst.serial_fpga_inst.hba_master_inst.app_data_in_reg[0] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:137|../../../common/hba_master.v:84|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.app_data_in[1] E=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$5953 Q=serial_test_inst.serial_fpga_inst.hba_master_inst.app_data_in_reg[1] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:137|../../../common/hba_master.v:84|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.app_data_in[2] E=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$5953 Q=serial_test_inst.serial_fpga_inst.hba_master_inst.app_data_in_reg[2] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:137|../../../common/hba_master.v:84|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.app_data_in[3] E=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$5953 Q=serial_test_inst.serial_fpga_inst.hba_master_inst.app_data_in_reg[3] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:137|../../../common/hba_master.v:84|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.app_data_in[4] E=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$5953 Q=serial_test_inst.serial_fpga_inst.hba_master_inst.app_data_in_reg[4] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:137|../../../common/hba_master.v:84|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.app_data_in[5] E=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$5953 Q=serial_test_inst.serial_fpga_inst.hba_master_inst.app_data_in_reg[5] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:137|../../../common/hba_master.v:84|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.app_data_in[6] E=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$5953 Q=serial_test_inst.serial_fpga_inst.hba_master_inst.app_data_in_reg[6] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:137|../../../common/hba_master.v:84|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.app_data_in[7] E=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$5953 Q=serial_test_inst.serial_fpga_inst.hba_master_inst.app_data_in_reg[7] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:137|../../../common/hba_master.v:84|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.app_core_addr[0] E=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$5953 Q=serial_test_inst.serial_fpga_inst.hba_master_inst.app_core_addr_reg[0] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:137|../../../common/hba_master.v:84|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.app_core_addr[1] E=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$5953 Q=serial_test_inst.serial_fpga_inst.hba_master_inst.app_core_addr_reg[1] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:137|../../../common/hba_master.v:84|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.app_core_addr[2] E=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$5953 Q=serial_test_inst.serial_fpga_inst.hba_master_inst.app_core_addr_reg[2] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:137|../../../common/hba_master.v:84|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.app_core_addr[3] E=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$5953 Q=serial_test_inst.serial_fpga_inst.hba_master_inst.app_core_addr_reg[3] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:137|../../../common/hba_master.v:84|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_master_inst.$procmux$320.$and$/usr/local/bin/../share/yosys/techmap.v:434$2216_Y E=$abc$8068$auto$dff2dffe.cc:158:make_patterns_logic$6457 Q=serial_test_inst.serial_fpga_inst.hba_master_inst.app_valid_out R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:137|../../../common/hba_master.v:84|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$8068$auto$wreduce.cc:454:run$786[0] E=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$6487 Q=serial_test_inst.serial_fpga_inst.hba_master_inst.app_data_out[0] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:137|../../../common/hba_master.v:84|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$8068$auto$wreduce.cc:454:run$786[1] E=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$6487 Q=serial_test_inst.serial_fpga_inst.hba_master_inst.app_data_out[1] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:137|../../../common/hba_master.v:84|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$8068$auto$wreduce.cc:454:run$786[2] E=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$6487 Q=serial_test_inst.serial_fpga_inst.hba_master_inst.app_data_out[2] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:137|../../../common/hba_master.v:84|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$8068$auto$wreduce.cc:454:run$786[3] E=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$6487 Q=serial_test_inst.serial_fpga_inst.hba_master_inst.app_data_out[3] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:137|../../../common/hba_master.v:84|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$8068$auto$wreduce.cc:454:run$786[4] E=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$6487 Q=serial_test_inst.serial_fpga_inst.hba_master_inst.app_data_out[4] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:137|../../../common/hba_master.v:84|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$8068$auto$wreduce.cc:454:run$786[5] E=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$6487 Q=serial_test_inst.serial_fpga_inst.hba_master_inst.app_data_out[5] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:137|../../../common/hba_master.v:84|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$8068$auto$wreduce.cc:454:run$786[6] E=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$6487 Q=serial_test_inst.serial_fpga_inst.hba_master_inst.app_data_out[6] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:137|../../../common/hba_master.v:84|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$8068$auto$wreduce.cc:454:run$786[7] E=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$6487 Q=serial_test_inst.serial_fpga_inst.hba_master_inst.app_data_out[7] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:137|../../../common/hba_master.v:84|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_master_inst.$procmux$338.$and$/usr/local/bin/../share/yosys/techmap.v:434$1778_Y[0] E=$abc$8068$auto$dff2dffe.cc:158:make_patterns_logic$6666 Q=serial_test_inst.serial_fpga_inst.hba_master_inst.master_dbus[0] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:137|../../../common/hba_master.v:84|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_master_inst.$procmux$338.$and$/usr/local/bin/../share/yosys/techmap.v:434$1778_Y[1] E=$abc$8068$auto$dff2dffe.cc:158:make_patterns_logic$6666 Q=serial_test_inst.serial_fpga_inst.hba_master_inst.master_dbus[1] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:137|../../../common/hba_master.v:84|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_master_inst.$procmux$338.$and$/usr/local/bin/../share/yosys/techmap.v:434$1778_Y[2] E=$abc$8068$auto$dff2dffe.cc:158:make_patterns_logic$6666 Q=serial_test_inst.serial_fpga_inst.hba_master_inst.master_dbus[2] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:137|../../../common/hba_master.v:84|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_master_inst.$procmux$338.$and$/usr/local/bin/../share/yosys/techmap.v:434$1778_Y[3] E=$abc$8068$auto$dff2dffe.cc:158:make_patterns_logic$6666 Q=serial_test_inst.serial_fpga_inst.hba_master_inst.master_dbus[3] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:137|../../../common/hba_master.v:84|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_master_inst.$procmux$338.$and$/usr/local/bin/../share/yosys/techmap.v:434$1778_Y[4] E=$abc$8068$auto$dff2dffe.cc:158:make_patterns_logic$6666 Q=serial_test_inst.serial_fpga_inst.hba_master_inst.master_dbus[4] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:137|../../../common/hba_master.v:84|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_master_inst.$procmux$338.$and$/usr/local/bin/../share/yosys/techmap.v:434$1778_Y[5] E=$abc$8068$auto$dff2dffe.cc:158:make_patterns_logic$6666 Q=serial_test_inst.serial_fpga_inst.hba_master_inst.master_dbus[5] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:137|../../../common/hba_master.v:84|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_master_inst.$procmux$338.$and$/usr/local/bin/../share/yosys/techmap.v:434$1778_Y[6] E=$abc$8068$auto$dff2dffe.cc:158:make_patterns_logic$6666 Q=serial_test_inst.serial_fpga_inst.hba_master_inst.master_dbus[6] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:137|../../../common/hba_master.v:84|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_master_inst.$procmux$338.$and$/usr/local/bin/../share/yosys/techmap.v:434$1778_Y[7] E=$abc$8068$auto$dff2dffe.cc:158:make_patterns_logic$6666 Q=serial_test_inst.serial_fpga_inst.hba_master_inst.master_dbus[7] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:137|../../../common/hba_master.v:84|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$8068$auto$simplemap.cc:127:simplemap_reduce$3621 E=$abc$8068$auto$dff2dffe.cc:158:make_patterns_logic$6738 Q=serial_test_inst.serial_fpga_inst.hba_master_inst.master_select R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:137|../../../common/hba_master.v:84|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_master_inst.$procmux$360.$and$/usr/local/bin/../share/yosys/techmap.v:434$2216_Y E=$abc$8068$auto$dff2dffe.cc:158:make_patterns_logic$6666 Q=serial_test_inst.serial_fpga_inst.hba_master_inst.master_rnw R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:137|../../../common/hba_master.v:84|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_master_inst.$procmux$370.$and$/usr/local/bin/../share/yosys/techmap.v:434$2187_Y[0] E=$abc$8068$auto$dff2dffe.cc:158:make_patterns_logic$6666 Q=serial_test_inst.serial_fpga_inst.hba_master_inst.master_abus[0] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:137|../../../common/hba_master.v:84|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_master_inst.$procmux$370.$and$/usr/local/bin/../share/yosys/techmap.v:434$2187_Y[1] E=$abc$8068$auto$dff2dffe.cc:158:make_patterns_logic$6666 Q=serial_test_inst.serial_fpga_inst.hba_master_inst.master_abus[1] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:137|../../../common/hba_master.v:84|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_master_inst.$procmux$370.$and$/usr/local/bin/../share/yosys/techmap.v:434$2187_Y[2] E=$abc$8068$auto$dff2dffe.cc:158:make_patterns_logic$6666 Q=serial_test_inst.serial_fpga_inst.hba_master_inst.master_abus[2] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:137|../../../common/hba_master.v:84|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_master_inst.$procmux$370.$and$/usr/local/bin/../share/yosys/techmap.v:434$2187_Y[3] E=$abc$8068$auto$dff2dffe.cc:158:make_patterns_logic$6666 Q=serial_test_inst.serial_fpga_inst.hba_master_inst.master_abus[3] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:137|../../../common/hba_master.v:84|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_master_inst.$procmux$370.$and$/usr/local/bin/../share/yosys/techmap.v:434$2187_Y[4] E=$abc$8068$auto$dff2dffe.cc:158:make_patterns_logic$6666 Q=serial_test_inst.serial_fpga_inst.hba_master_inst.master_abus[4] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:137|../../../common/hba_master.v:84|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_master_inst.$procmux$370.$and$/usr/local/bin/../share/yosys/techmap.v:434$2187_Y[5] E=$abc$8068$auto$dff2dffe.cc:158:make_patterns_logic$6666 Q=serial_test_inst.serial_fpga_inst.hba_master_inst.master_abus[5] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:137|../../../common/hba_master.v:84|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_master_inst.$procmux$370.$and$/usr/local/bin/../share/yosys/techmap.v:434$2187_Y[6] E=$abc$8068$auto$dff2dffe.cc:158:make_patterns_logic$6666 Q=serial_test_inst.serial_fpga_inst.hba_master_inst.master_abus[6] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:137|../../../common/hba_master.v:84|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_master_inst.$procmux$370.$and$/usr/local/bin/../share/yosys/techmap.v:434$2187_Y[7] E=$abc$8068$auto$dff2dffe.cc:158:make_patterns_logic$6666 Q=serial_test_inst.serial_fpga_inst.hba_master_inst.master_abus[7] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:137|../../../common/hba_master.v:84|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_master_inst.$procmux$370.$and$/usr/local/bin/../share/yosys/techmap.v:434$2187_Y[8] E=$abc$8068$auto$dff2dffe.cc:158:make_patterns_logic$6666 Q=serial_test_inst.serial_fpga_inst.hba_master_inst.master_abus[8] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:137|../../../common/hba_master.v:84|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_master_inst.$procmux$370.$and$/usr/local/bin/../share/yosys/techmap.v:434$2187_Y[9] E=$abc$8068$auto$dff2dffe.cc:158:make_patterns_logic$6666 Q=serial_test_inst.serial_fpga_inst.hba_master_inst.master_abus[9] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:137|../../../common/hba_master.v:84|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_master_inst.$procmux$370.$and$/usr/local/bin/../share/yosys/techmap.v:434$2187_Y[10] E=$abc$8068$auto$dff2dffe.cc:158:make_patterns_logic$6666 Q=serial_test_inst.serial_fpga_inst.hba_master_inst.master_abus[10] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:137|../../../common/hba_master.v:84|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_master_inst.$procmux$370.$and$/usr/local/bin/../share/yosys/techmap.v:434$2187_Y[11] E=$abc$8068$auto$dff2dffe.cc:158:make_patterns_logic$6666 Q=serial_test_inst.serial_fpga_inst.hba_master_inst.master_abus[11] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:137|../../../common/hba_master.v:84|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk D=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.send_recv_inst.$procmux$195.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2495_Y[0] Q=serial_test_inst.serial_fpga_inst.send_recv_inst.send_recv_state[0] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:114|../../../serial_fpga/send_recv.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.send_recv_inst.$procmux$195.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2495_Y[1] Q=serial_test_inst.serial_fpga_inst.send_recv_inst.send_recv_state[1] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:114|../../../serial_fpga/send_recv.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$false Q=serial_test_inst.serial_fpga_inst.send_recv_inst.send_recv_state[2] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:114|../../../serial_fpga/send_recv.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.serial_tx_data[0] E=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$6885 Q=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_tx_data_reg[0] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:114|../../../serial_fpga/send_recv.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.serial_tx_data[1] E=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$6885 Q=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_tx_data_reg[1] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:114|../../../serial_fpga/send_recv.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.serial_tx_data[2] E=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$6885 Q=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_tx_data_reg[2] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:114|../../../serial_fpga/send_recv.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.serial_tx_data[3] E=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$6885 Q=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_tx_data_reg[3] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:114|../../../serial_fpga/send_recv.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.serial_tx_data[4] E=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$6885 Q=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_tx_data_reg[4] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:114|../../../serial_fpga/send_recv.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.serial_tx_data[5] E=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$6885 Q=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_tx_data_reg[5] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:114|../../../serial_fpga/send_recv.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.serial_tx_data[6] E=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$6885 Q=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_tx_data_reg[6] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:114|../../../serial_fpga/send_recv.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.serial_tx_data[7] E=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$6885 Q=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_tx_data_reg[7] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:114|../../../serial_fpga/send_recv.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.send_recv_inst.$procmux$221.$and$/usr/local/bin/../share/yosys/techmap.v:434$2216_Y E=$abc$8068$auto$dff2dffe.cc:158:make_patterns_logic$7064 Q=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_valid R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:114|../../../serial_fpga/send_recv.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.send_recv_inst.$procmux$228.$and$/usr/local/bin/../share/yosys/techmap.v:434$2217_Y E=$abc$8068$auto$dff2dffe.cc:158:make_patterns_logic$7073 Q=serial_test_inst.serial_fpga_inst.send_recv_inst.tx_wr_strobe R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:114|../../../serial_fpga/send_recv.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[0] E=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$7103 Q=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_rx_data[0] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:114|../../../serial_fpga/send_recv.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[1] E=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$7103 Q=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_rx_data[1] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:114|../../../serial_fpga/send_recv.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[2] E=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$7103 Q=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_rx_data[2] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:114|../../../serial_fpga/send_recv.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[3] E=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$7103 Q=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_rx_data[3] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:114|../../../serial_fpga/send_recv.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[4] E=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$7103 Q=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_rx_data[4] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:114|../../../serial_fpga/send_recv.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[5] E=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$7103 Q=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_rx_data[5] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:114|../../../serial_fpga/send_recv.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[6] E=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$7103 Q=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_rx_data[6] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:114|../../../serial_fpga/send_recv.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[7] E=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$7103 Q=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_rx_data[7] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:114|../../../serial_fpga/send_recv.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$8068$techmap$techmap\serial_test_inst.serial_fpga_inst.send_recv_inst.$procmux$248.$and$/usr/local/bin/../share/yosys/techmap.v:434$2216_Y E=$abc$8068$auto$dff2dffe.cc:158:make_patterns_logic$7064 Q=serial_test_inst.serial_fpga_inst.send_recv_inst.rx_rd_strobe R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:114|../../../serial_fpga/send_recv.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_tx_data_reg[0] E=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$7312 Q=serial_test_inst.serial_fpga_inst.send_recv_inst.tx_data[0] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:114|../../../serial_fpga/send_recv.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_tx_data_reg[1] E=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$7312 Q=serial_test_inst.serial_fpga_inst.send_recv_inst.tx_data[1] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:114|../../../serial_fpga/send_recv.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_tx_data_reg[2] E=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$7312 Q=serial_test_inst.serial_fpga_inst.send_recv_inst.tx_data[2] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:114|../../../serial_fpga/send_recv.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_tx_data_reg[3] E=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$7312 Q=serial_test_inst.serial_fpga_inst.send_recv_inst.tx_data[3] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:114|../../../serial_fpga/send_recv.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_tx_data_reg[4] E=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$7312 Q=serial_test_inst.serial_fpga_inst.send_recv_inst.tx_data[4] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:114|../../../serial_fpga/send_recv.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_tx_data_reg[5] E=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$7312 Q=serial_test_inst.serial_fpga_inst.send_recv_inst.tx_data[5] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:114|../../../serial_fpga/send_recv.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_tx_data_reg[6] E=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$7312 Q=serial_test_inst.serial_fpga_inst.send_recv_inst.tx_data[6] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:114|../../../serial_fpga/send_recv.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_tx_data_reg[7] E=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$7312 Q=serial_test_inst.serial_fpga_inst.send_recv_inst.tx_data[7] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:114|../../../serial_fpga/send_recv.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clk D=$abc$8068$auto$fsm_map.cc:170:map_fsm$923[0] Q=serial_test_inst.hba_reg_bank_inst.regbank_state[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$8068$auto$fsm_map.cc:118:implement_pattern_cache$936 Q=serial_test_inst.hba_reg_bank_inst.regbank_state[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$8068$auto$fsm_map.cc:118:implement_pattern_cache$940 Q=serial_test_inst.hba_reg_bank_inst.regbank_state[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$8068$auto$fsm_map.cc:118:implement_pattern_cache$946 Q=serial_test_inst.hba_reg_bank_inst.regbank_state[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFER C=clk D=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.uart_inst._tx.$0\shifter[8:0][0] E=$abc$8068$auto$dff2dffe.cc:158:make_patterns_logic$7491 Q=serial_test_inst.serial_fpga_inst.uart_inst._tx.shifter[0] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:206|../../../common/uart.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:22"
.gate SB_DFFER C=clk D=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.uart_inst._tx.$0\shifter[8:0][1] E=$abc$8068$auto$dff2dffe.cc:158:make_patterns_logic$7491 Q=serial_test_inst.serial_fpga_inst.uart_inst._tx.shifter[1] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:206|../../../common/uart.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:22"
.gate SB_DFFER C=clk D=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.uart_inst._tx.$0\shifter[8:0][2] E=$abc$8068$auto$dff2dffe.cc:158:make_patterns_logic$7491 Q=serial_test_inst.serial_fpga_inst.uart_inst._tx.shifter[2] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:206|../../../common/uart.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:22"
.gate SB_DFFER C=clk D=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.uart_inst._tx.$0\shifter[8:0][3] E=$abc$8068$auto$dff2dffe.cc:158:make_patterns_logic$7491 Q=serial_test_inst.serial_fpga_inst.uart_inst._tx.shifter[3] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:206|../../../common/uart.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:22"
.gate SB_DFFER C=clk D=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.uart_inst._tx.$0\shifter[8:0][4] E=$abc$8068$auto$dff2dffe.cc:158:make_patterns_logic$7491 Q=serial_test_inst.serial_fpga_inst.uart_inst._tx.shifter[4] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:206|../../../common/uart.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:22"
.gate SB_DFFER C=clk D=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.uart_inst._tx.$0\shifter[8:0][5] E=$abc$8068$auto$dff2dffe.cc:158:make_patterns_logic$7491 Q=serial_test_inst.serial_fpga_inst.uart_inst._tx.shifter[5] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:206|../../../common/uart.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:22"
.gate SB_DFFER C=clk D=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.uart_inst._tx.$0\shifter[8:0][6] E=$abc$8068$auto$dff2dffe.cc:158:make_patterns_logic$7491 Q=serial_test_inst.serial_fpga_inst.uart_inst._tx.shifter[6] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:206|../../../common/uart.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:22"
.gate SB_DFFER C=clk D=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.uart_inst._tx.$0\shifter[8:0][7] E=$abc$8068$auto$dff2dffe.cc:158:make_patterns_logic$7491 Q=serial_test_inst.serial_fpga_inst.uart_inst._tx.shifter[7] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:206|../../../common/uart.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:22"
.gate SB_DFFER C=clk D=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.uart_inst._tx.$0\shifter[8:0][8] E=$abc$8068$auto$dff2dffe.cc:158:make_patterns_logic$7491 Q=serial_test_inst.serial_fpga_inst.uart_inst._tx.shifter[8] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:206|../../../common/uart.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:22"
.gate SB_DFFER C=clk D=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.uart_inst._tx.$0\bitcount[3:0][0] E=$abc$8068$auto$dff2dffe.cc:158:make_patterns_logic$7491 Q=serial_test_inst.serial_fpga_inst.uart_inst._tx.bitcount[0] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:206|../../../common/uart.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:22"
.gate SB_DFFER C=clk D=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.uart_inst._tx.$0\bitcount[3:0][1] E=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$7599 Q=serial_test_inst.serial_fpga_inst.uart_inst._tx.bitcount[1] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:206|../../../common/uart.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:22"
.gate SB_DFFER C=clk D=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.uart_inst._tx.$0\bitcount[3:0][2] E=$abc$8068$auto$dff2dffe.cc:158:make_patterns_logic$7491 Q=serial_test_inst.serial_fpga_inst.uart_inst._tx.bitcount[2] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:206|../../../common/uart.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:22"
.gate SB_DFFER C=clk D=$abc$8068$techmap\serial_test_inst.serial_fpga_inst.uart_inst._tx.$0\bitcount[3:0][3] E=$abc$8068$auto$dff2dffe.cc:158:make_patterns_logic$7491 Q=serial_test_inst.serial_fpga_inst.uart_inst._tx.bitcount[3] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:206|../../../common/uart.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:22"
.gate SB_DFFES C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._tx.shifter[0] E=$abc$8068$auto$dff2dffe.cc:158:make_patterns_logic$7621 Q=serial_test_inst.serial_fpga_inst.uart_inst._tx.uart_tx S=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:206|../../../common/uart.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:23"
.gate SB_DFFR C=clk D=$abc$8068$auto$ice40_ffinit.cc:140:execute$8061 Q=$abc$8068$auto$ice40_ffinit.cc:140:execute$8057 R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:198|../../../common/uart.v:169|/usr/local/bin/../share/yosys/ice40/cells_map.v:13"
.gate SB_DFFR C=clk D=$abc$8068$auto$ice40_ffinit.cc:140:execute$8057 Q=$abc$8068$auto$ice40_ffinit.cc:141:execute$8058 R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:198|../../../common/uart.v:169|/usr/local/bin/../share/yosys/ice40/cells_map.v:13"
.gate SB_DFFES C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._rx.bitcountN[0] E=$abc$8068$auto$dff2dffe.cc:158:make_patterns_logic$7627 Q=serial_test_inst.serial_fpga_inst.uart_inst._rx.bitcount[0] S=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:198|../../../common/uart.v:169|/usr/local/bin/../share/yosys/ice40/cells_map.v:23"
.gate SB_DFFES C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._rx.bitcountN[1] E=$abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$7663 Q=serial_test_inst.serial_fpga_inst.uart_inst._rx.bitcount[1] S=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:198|../../../common/uart.v:169|/usr/local/bin/../share/yosys/ice40/cells_map.v:23"
.gate SB_DFFES C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._rx.bitcountN[2] E=$abc$8068$auto$dff2dffe.cc:158:make_patterns_logic$7627 Q=serial_test_inst.serial_fpga_inst.uart_inst._rx.bitcount[2] S=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:198|../../../common/uart.v:169|/usr/local/bin/../share/yosys/ice40/cells_map.v:23"
.gate SB_DFFES C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._rx.bitcountN[3] E=$abc$8068$auto$dff2dffe.cc:158:make_patterns_logic$7627 Q=serial_test_inst.serial_fpga_inst.uart_inst._rx.bitcount[3] S=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:198|../../../common/uart.v:169|/usr/local/bin/../share/yosys/ice40/cells_map.v:23"
.gate SB_DFFES C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._rx.bitcountN[4] E=$abc$8068$auto$dff2dffe.cc:158:make_patterns_logic$7627 Q=serial_test_inst.serial_fpga_inst.uart_inst._rx.bitcount[4] S=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:198|../../../common/uart.v:169|/usr/local/bin/../share/yosys/ice40/cells_map.v:23"
.gate SB_DFFER C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[1] E=serial_test_inst.serial_fpga_inst.uart_inst._rx.sample Q=serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[0] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:198|../../../common/uart.v:169|/usr/local/bin/../share/yosys/ice40/cells_map.v:22"
.gate SB_DFFER C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[2] E=serial_test_inst.serial_fpga_inst.uart_inst._rx.sample Q=serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[1] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:198|../../../common/uart.v:169|/usr/local/bin/../share/yosys/ice40/cells_map.v:22"
.gate SB_DFFER C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[3] E=serial_test_inst.serial_fpga_inst.uart_inst._rx.sample Q=serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[2] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:198|../../../common/uart.v:169|/usr/local/bin/../share/yosys/ice40/cells_map.v:22"
.gate SB_DFFER C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[4] E=serial_test_inst.serial_fpga_inst.uart_inst._rx.sample Q=serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[3] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:198|../../../common/uart.v:169|/usr/local/bin/../share/yosys/ice40/cells_map.v:22"
.gate SB_DFFER C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[5] E=serial_test_inst.serial_fpga_inst.uart_inst._rx.sample Q=serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[4] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:198|../../../common/uart.v:169|/usr/local/bin/../share/yosys/ice40/cells_map.v:22"
.gate SB_DFFER C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[6] E=serial_test_inst.serial_fpga_inst.uart_inst._rx.sample Q=serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[5] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:198|../../../common/uart.v:169|/usr/local/bin/../share/yosys/ice40/cells_map.v:22"
.gate SB_DFFER C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[7] E=serial_test_inst.serial_fpga_inst.uart_inst._rx.sample Q=serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[6] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:198|../../../common/uart.v:169|/usr/local/bin/../share/yosys/ice40/cells_map.v:22"
.gate SB_DFFER C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._rx.hh[1] E=serial_test_inst.serial_fpga_inst.uart_inst._rx.sample Q=serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[7] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:198|../../../common/uart.v:169|/usr/local/bin/../share/yosys/ice40/cells_map.v:22"
.gate SB_DFFER C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[7] E=$abc$8068$auto$dff2dffe.cc:158:make_patterns_logic$7751 Q=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[7] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:22"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[8] Q=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[8] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[9] Q=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[9] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[10] Q=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[10] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[11] Q=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[11] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[12] Q=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[12] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[13] Q=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[13] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[14] Q=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[14] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[15] Q=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[15] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[16] Q=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[16] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[17] Q=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[17] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[18] Q=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[18] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[19] Q=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[19] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[20] Q=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[20] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[21] Q=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[21] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[22] Q=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[22] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[23] Q=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[23] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[24] Q=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[24] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[25] Q=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[25] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[26] Q=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[26] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[27] Q=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[27] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[28] Q=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[28] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[29] Q=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[29] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[30] Q=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[30] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[31] Q=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[31] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[32] Q=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[32] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[33] Q=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[33] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[34] Q=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[34] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[35] Q=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[35] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[36] Q=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[36] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[37] Q=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[37] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[38] Q=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[38] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[7] Q=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[7] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[8] Q=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[8] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[9] Q=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[9] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[10] Q=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[10] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[11] Q=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[11] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[12] Q=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[12] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[13] Q=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[13] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[14] Q=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[14] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[15] Q=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[15] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[16] Q=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[16] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[17] Q=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[17] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[18] Q=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[18] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[19] Q=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[19] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[20] Q=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[20] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[21] Q=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[21] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[22] Q=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[22] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[23] Q=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[23] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[24] Q=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[24] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[25] Q=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[25] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[26] Q=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[26] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[27] Q=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[27] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[28] Q=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[28] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[29] Q=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[29] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[30] Q=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[30] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[31] Q=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[31] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[32] Q=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[32] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[33] Q=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[33] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[34] Q=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[34] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[35] Q=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[35] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[36] Q=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[36] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[37] Q=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[37] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[38] Q=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[38] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:74|../serial_test.v:63|../../../serial_fpga/serial_fpga.v:95|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_PLL40_CORE BYPASS=$false LOCK=pll_50mhz_inst.locked PLLOUTCORE=clk REFERENCECLK=CLK_16MHZ RESETB=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:68|../../../common/pll_50mhz.v:19"
.param DIVF 0110001
.param DIVQ 100
.param DIVR 0000
.param FEEDBACK_PATH "SIMPLE"
.param FILTER_RANGE 001
.names $true $auto$alumacc.cc:474:replace_alu$813.C[0]
1 1
.names $abc$8068$auto$alumacc.cc:474:replace_alu$813.BB[0] $auto$alumacc.cc:474:replace_alu$813.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$818.C[0]
1 1
.names $abc$8068$auto$alumacc.cc:474:replace_alu$818.BB[0] $auto$alumacc.cc:474:replace_alu$818.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$829.C[0]
1 1
.names count[0] $auto$alumacc.cc:474:replace_alu$829.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$832.C[0]
1 1
.names serial_test_inst.serial_fpga_inst.cmd_byte[4] $auto$alumacc.cc:474:replace_alu$832.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$835.C[0]
1 1
.names serial_test_inst.serial_fpga_inst.regaddr_byte[0] $auto$alumacc.cc:474:replace_alu$835.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$838.C[0]
1 1
.names serial_test_inst.serial_fpga_inst.transfer_num[0] $auto$alumacc.cc:474:replace_alu$838.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$841.C[0]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.bitcount[0] $auto$alumacc.cc:474:replace_alu$841.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$844.C[0]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$844.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$844.C[2]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$844.C[3]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$844.C[4]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$844.C[5]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$844.C[6]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$844.C[7]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$847.C[0]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._tx.bitcount[0] $auto$alumacc.cc:474:replace_alu$847.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$850.C[0]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$850.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$850.C[2]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$850.C[3]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$850.C[4]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$850.C[5]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$850.C[6]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$850.C[7]
1 1
.names serial_test_inst.serial_fpga_inst.transfer_num[1] $auto$simplemap.cc:309:simplemap_lut$3815[0]
1 1
.names $auto$simplemap.cc:309:simplemap_lut$3815[2] $auto$simplemap.cc:309:simplemap_lut$3815[1]
1 1
.names serial_test_inst.serial_fpga_inst.transfer_num[1] $auto$simplemap.cc:309:simplemap_lut$3815[3]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._tx.bitcount[1] $auto$simplemap.cc:309:simplemap_lut$3872[0]
1 1
.names $auto$simplemap.cc:309:simplemap_lut$3872[2] $auto$simplemap.cc:309:simplemap_lut$3872[1]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._tx.bitcount[1] $auto$simplemap.cc:309:simplemap_lut$3872[3]
1 1
.names pll_50mhz_inst.locked LED
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._tx.uart_tx PIN_2
1 1
.names pll_50mhz_inst.locked locked
1 1
.names CLK_16MHZ pll_50mhz_inst.clock_in
1 1
.names clk pll_50mhz_inst.clock_out
1 1
.names PIN_1 rxd
1 1
.names clk serial_test_inst.clk
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.master_abus[0] serial_test_inst.hba_abus[0]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.master_abus[1] serial_test_inst.hba_abus[1]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.master_abus[2] serial_test_inst.hba_abus[2]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.master_abus[3] serial_test_inst.hba_abus[3]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.master_abus[4] serial_test_inst.hba_abus[4]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.master_abus[5] serial_test_inst.hba_abus[5]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.master_abus[6] serial_test_inst.hba_abus[6]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.master_abus[7] serial_test_inst.hba_abus[7]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.master_abus[8] serial_test_inst.hba_abus[8]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.master_abus[9] serial_test_inst.hba_abus[9]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.master_abus[10] serial_test_inst.hba_abus[10]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.master_abus[11] serial_test_inst.hba_abus[11]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.master_dbus[0] serial_test_inst.hba_dbus[0]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.master_dbus[1] serial_test_inst.hba_dbus[1]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.master_dbus[2] serial_test_inst.hba_dbus[2]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.master_dbus[3] serial_test_inst.hba_dbus[3]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.master_dbus[4] serial_test_inst.hba_dbus[4]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.master_dbus[5] serial_test_inst.hba_dbus[5]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.master_dbus[6] serial_test_inst.hba_dbus[6]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.master_dbus[7] serial_test_inst.hba_dbus[7]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.master_abus[0] serial_test_inst.hba_reg_bank_inst.hba_abus[0]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.master_abus[1] serial_test_inst.hba_reg_bank_inst.hba_abus[1]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.master_abus[2] serial_test_inst.hba_reg_bank_inst.hba_abus[2]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.master_abus[3] serial_test_inst.hba_reg_bank_inst.hba_abus[3]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.master_abus[4] serial_test_inst.hba_reg_bank_inst.hba_abus[4]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.master_abus[5] serial_test_inst.hba_reg_bank_inst.hba_abus[5]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.master_abus[6] serial_test_inst.hba_reg_bank_inst.hba_abus[6]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.master_abus[7] serial_test_inst.hba_reg_bank_inst.hba_abus[7]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.master_abus[8] serial_test_inst.hba_reg_bank_inst.hba_abus[8]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.master_abus[9] serial_test_inst.hba_reg_bank_inst.hba_abus[9]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.master_abus[10] serial_test_inst.hba_reg_bank_inst.hba_abus[10]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.master_abus[11] serial_test_inst.hba_reg_bank_inst.hba_abus[11]
1 1
.names clk serial_test_inst.hba_reg_bank_inst.hba_clk
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.master_dbus[0] serial_test_inst.hba_reg_bank_inst.hba_dbus[0]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.master_dbus[1] serial_test_inst.hba_reg_bank_inst.hba_dbus[1]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.master_dbus[2] serial_test_inst.hba_reg_bank_inst.hba_dbus[2]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.master_dbus[3] serial_test_inst.hba_reg_bank_inst.hba_dbus[3]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.master_dbus[4] serial_test_inst.hba_reg_bank_inst.hba_dbus[4]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.master_dbus[5] serial_test_inst.hba_reg_bank_inst.hba_dbus[5]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.master_dbus[6] serial_test_inst.hba_reg_bank_inst.hba_dbus[6]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.master_dbus[7] serial_test_inst.hba_reg_bank_inst.hba_dbus[7]
1 1
.names reset serial_test_inst.hba_reg_bank_inst.hba_reset
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.master_rnw serial_test_inst.hba_reg_bank_inst.hba_rnw
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.master_select serial_test_inst.hba_reg_bank_inst.hba_select
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.master_abus[8] serial_test_inst.hba_reg_bank_inst.periph_addr[0]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.master_abus[9] serial_test_inst.hba_reg_bank_inst.periph_addr[1]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.master_abus[10] serial_test_inst.hba_reg_bank_inst.periph_addr[2]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.master_abus[11] serial_test_inst.hba_reg_bank_inst.periph_addr[3]
1 1
.names $false serial_test_inst.hba_reg_bank_inst.regbank_interrupt
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.master_rnw serial_test_inst.hba_rnw
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.master_select serial_test_inst.hba_select
1 1
.names serial_test_inst.hba_reg_bank_inst.regbank_xferack serial_test_inst.hba_xferack
1 1
.names serial_test_inst.hba_reg_bank_inst.regbank_dbus[0] serial_test_inst.regbank_dbus[0]
1 1
.names serial_test_inst.hba_reg_bank_inst.regbank_dbus[1] serial_test_inst.regbank_dbus[1]
1 1
.names serial_test_inst.hba_reg_bank_inst.regbank_dbus[2] serial_test_inst.regbank_dbus[2]
1 1
.names serial_test_inst.hba_reg_bank_inst.regbank_dbus[3] serial_test_inst.regbank_dbus[3]
1 1
.names serial_test_inst.hba_reg_bank_inst.regbank_dbus[4] serial_test_inst.regbank_dbus[4]
1 1
.names serial_test_inst.hba_reg_bank_inst.regbank_dbus[5] serial_test_inst.regbank_dbus[5]
1 1
.names serial_test_inst.hba_reg_bank_inst.regbank_dbus[6] serial_test_inst.regbank_dbus[6]
1 1
.names serial_test_inst.hba_reg_bank_inst.regbank_dbus[7] serial_test_inst.regbank_dbus[7]
1 1
.names reset serial_test_inst.reset
1 1
.names PIN_1 serial_test_inst.rxd
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.app_data_out[0] serial_test_inst.serial_fpga_inst.app_data_out[0]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.app_data_out[1] serial_test_inst.serial_fpga_inst.app_data_out[1]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.app_data_out[2] serial_test_inst.serial_fpga_inst.app_data_out[2]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.app_data_out[3] serial_test_inst.serial_fpga_inst.app_data_out[3]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.app_data_out[4] serial_test_inst.serial_fpga_inst.app_data_out[4]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.app_data_out[5] serial_test_inst.serial_fpga_inst.app_data_out[5]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.app_data_out[6] serial_test_inst.serial_fpga_inst.app_data_out[6]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.app_data_out[7] serial_test_inst.serial_fpga_inst.app_data_out[7]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.app_valid_out serial_test_inst.serial_fpga_inst.app_valid_out
1 1
.names serial_test_inst.serial_fpga_inst.rnw_bit serial_test_inst.serial_fpga_inst.cmd_byte[7]
1 1
.names serial_test_inst.serial_fpga_inst.cmd_byte[0] serial_test_inst.serial_fpga_inst.core_addr_bits[0]
1 1
.names serial_test_inst.serial_fpga_inst.cmd_byte[1] serial_test_inst.serial_fpga_inst.core_addr_bits[1]
1 1
.names serial_test_inst.serial_fpga_inst.cmd_byte[2] serial_test_inst.serial_fpga_inst.core_addr_bits[2]
1 1
.names serial_test_inst.serial_fpga_inst.cmd_byte[3] serial_test_inst.serial_fpga_inst.core_addr_bits[3]
1 1
.names clk serial_test_inst.serial_fpga_inst.hba_clk
1 1
.names serial_test_inst.hba_reg_bank_inst.regbank_dbus[0] serial_test_inst.serial_fpga_inst.hba_dbus[0]
1 1
.names serial_test_inst.hba_reg_bank_inst.regbank_dbus[1] serial_test_inst.serial_fpga_inst.hba_dbus[1]
1 1
.names serial_test_inst.hba_reg_bank_inst.regbank_dbus[2] serial_test_inst.serial_fpga_inst.hba_dbus[2]
1 1
.names serial_test_inst.hba_reg_bank_inst.regbank_dbus[3] serial_test_inst.serial_fpga_inst.hba_dbus[3]
1 1
.names serial_test_inst.hba_reg_bank_inst.regbank_dbus[4] serial_test_inst.serial_fpga_inst.hba_dbus[4]
1 1
.names serial_test_inst.hba_reg_bank_inst.regbank_dbus[5] serial_test_inst.serial_fpga_inst.hba_dbus[5]
1 1
.names serial_test_inst.hba_reg_bank_inst.regbank_dbus[6] serial_test_inst.serial_fpga_inst.hba_dbus[6]
1 1
.names serial_test_inst.hba_reg_bank_inst.regbank_dbus[7] serial_test_inst.serial_fpga_inst.hba_dbus[7]
1 1
.names serial_test_inst.serial_fpga_inst.app_core_addr[0] serial_test_inst.serial_fpga_inst.hba_master_inst.app_core_addr[0]
1 1
.names serial_test_inst.serial_fpga_inst.app_core_addr[1] serial_test_inst.serial_fpga_inst.hba_master_inst.app_core_addr[1]
1 1
.names serial_test_inst.serial_fpga_inst.app_core_addr[2] serial_test_inst.serial_fpga_inst.hba_master_inst.app_core_addr[2]
1 1
.names serial_test_inst.serial_fpga_inst.app_core_addr[3] serial_test_inst.serial_fpga_inst.hba_master_inst.app_core_addr[3]
1 1
.names serial_test_inst.serial_fpga_inst.app_data_in[0] serial_test_inst.serial_fpga_inst.hba_master_inst.app_data_in[0]
1 1
.names serial_test_inst.serial_fpga_inst.app_data_in[1] serial_test_inst.serial_fpga_inst.hba_master_inst.app_data_in[1]
1 1
.names serial_test_inst.serial_fpga_inst.app_data_in[2] serial_test_inst.serial_fpga_inst.hba_master_inst.app_data_in[2]
1 1
.names serial_test_inst.serial_fpga_inst.app_data_in[3] serial_test_inst.serial_fpga_inst.hba_master_inst.app_data_in[3]
1 1
.names serial_test_inst.serial_fpga_inst.app_data_in[4] serial_test_inst.serial_fpga_inst.hba_master_inst.app_data_in[4]
1 1
.names serial_test_inst.serial_fpga_inst.app_data_in[5] serial_test_inst.serial_fpga_inst.hba_master_inst.app_data_in[5]
1 1
.names serial_test_inst.serial_fpga_inst.app_data_in[6] serial_test_inst.serial_fpga_inst.hba_master_inst.app_data_in[6]
1 1
.names serial_test_inst.serial_fpga_inst.app_data_in[7] serial_test_inst.serial_fpga_inst.hba_master_inst.app_data_in[7]
1 1
.names $undef serial_test_inst.serial_fpga_inst.hba_master_inst.app_data_in_reg[8]
1 1
.names serial_test_inst.serial_fpga_inst.app_en_strobe serial_test_inst.serial_fpga_inst.hba_master_inst.app_en_strobe
1 1
.names serial_test_inst.serial_fpga_inst.app_reg_addr[0] serial_test_inst.serial_fpga_inst.hba_master_inst.app_reg_addr[0]
1 1
.names serial_test_inst.serial_fpga_inst.app_reg_addr[1] serial_test_inst.serial_fpga_inst.hba_master_inst.app_reg_addr[1]
1 1
.names serial_test_inst.serial_fpga_inst.app_reg_addr[2] serial_test_inst.serial_fpga_inst.hba_master_inst.app_reg_addr[2]
1 1
.names serial_test_inst.serial_fpga_inst.app_reg_addr[3] serial_test_inst.serial_fpga_inst.hba_master_inst.app_reg_addr[3]
1 1
.names serial_test_inst.serial_fpga_inst.app_reg_addr[4] serial_test_inst.serial_fpga_inst.hba_master_inst.app_reg_addr[4]
1 1
.names serial_test_inst.serial_fpga_inst.app_reg_addr[5] serial_test_inst.serial_fpga_inst.hba_master_inst.app_reg_addr[5]
1 1
.names serial_test_inst.serial_fpga_inst.app_reg_addr[6] serial_test_inst.serial_fpga_inst.hba_master_inst.app_reg_addr[6]
1 1
.names serial_test_inst.serial_fpga_inst.app_reg_addr[7] serial_test_inst.serial_fpga_inst.hba_master_inst.app_reg_addr[7]
1 1
.names serial_test_inst.serial_fpga_inst.app_rnw serial_test_inst.serial_fpga_inst.hba_master_inst.app_rnw
1 1
.names clk serial_test_inst.serial_fpga_inst.hba_master_inst.hba_clk
1 1
.names serial_test_inst.hba_reg_bank_inst.regbank_dbus[0] serial_test_inst.serial_fpga_inst.hba_master_inst.hba_dbus[0]
1 1
.names serial_test_inst.hba_reg_bank_inst.regbank_dbus[1] serial_test_inst.serial_fpga_inst.hba_master_inst.hba_dbus[1]
1 1
.names serial_test_inst.hba_reg_bank_inst.regbank_dbus[2] serial_test_inst.serial_fpga_inst.hba_master_inst.hba_dbus[2]
1 1
.names serial_test_inst.hba_reg_bank_inst.regbank_dbus[3] serial_test_inst.serial_fpga_inst.hba_master_inst.hba_dbus[3]
1 1
.names serial_test_inst.hba_reg_bank_inst.regbank_dbus[4] serial_test_inst.serial_fpga_inst.hba_master_inst.hba_dbus[4]
1 1
.names serial_test_inst.hba_reg_bank_inst.regbank_dbus[5] serial_test_inst.serial_fpga_inst.hba_master_inst.hba_dbus[5]
1 1
.names serial_test_inst.hba_reg_bank_inst.regbank_dbus[6] serial_test_inst.serial_fpga_inst.hba_master_inst.hba_dbus[6]
1 1
.names serial_test_inst.hba_reg_bank_inst.regbank_dbus[7] serial_test_inst.serial_fpga_inst.hba_master_inst.hba_dbus[7]
1 1
.names serial_test_inst.serial_fpga_inst.hba_mgrant serial_test_inst.serial_fpga_inst.hba_master_inst.hba_mgrant
1 1
.names reset serial_test_inst.serial_fpga_inst.hba_master_inst.hba_reset
1 1
.names serial_test_inst.hba_reg_bank_inst.regbank_xferack serial_test_inst.serial_fpga_inst.hba_master_inst.hba_xferack
1 1
.names serial_test_inst.serial_fpga_inst.master_request serial_test_inst.serial_fpga_inst.hba_master_inst.master_request
1 1
.names reset serial_test_inst.serial_fpga_inst.hba_reset
1 1
.names serial_test_inst.hba_reg_bank_inst.regbank_xferack serial_test_inst.serial_fpga_inst.hba_xferack
1 1
.names $undef serial_test_inst.serial_fpga_inst.intr
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.master_abus[0] serial_test_inst.serial_fpga_inst.master_abus[0]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.master_abus[1] serial_test_inst.serial_fpga_inst.master_abus[1]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.master_abus[2] serial_test_inst.serial_fpga_inst.master_abus[2]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.master_abus[3] serial_test_inst.serial_fpga_inst.master_abus[3]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.master_abus[4] serial_test_inst.serial_fpga_inst.master_abus[4]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.master_abus[5] serial_test_inst.serial_fpga_inst.master_abus[5]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.master_abus[6] serial_test_inst.serial_fpga_inst.master_abus[6]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.master_abus[7] serial_test_inst.serial_fpga_inst.master_abus[7]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.master_abus[8] serial_test_inst.serial_fpga_inst.master_abus[8]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.master_abus[9] serial_test_inst.serial_fpga_inst.master_abus[9]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.master_abus[10] serial_test_inst.serial_fpga_inst.master_abus[10]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.master_abus[11] serial_test_inst.serial_fpga_inst.master_abus[11]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.master_dbus[0] serial_test_inst.serial_fpga_inst.master_dbus[0]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.master_dbus[1] serial_test_inst.serial_fpga_inst.master_dbus[1]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.master_dbus[2] serial_test_inst.serial_fpga_inst.master_dbus[2]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.master_dbus[3] serial_test_inst.serial_fpga_inst.master_dbus[3]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.master_dbus[4] serial_test_inst.serial_fpga_inst.master_dbus[4]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.master_dbus[5] serial_test_inst.serial_fpga_inst.master_dbus[5]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.master_dbus[6] serial_test_inst.serial_fpga_inst.master_dbus[6]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.master_dbus[7] serial_test_inst.serial_fpga_inst.master_dbus[7]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.master_rnw serial_test_inst.serial_fpga_inst.master_rnw
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.master_select serial_test_inst.serial_fpga_inst.master_select
1 1
.names serial_test_inst.serial_fpga_inst.cmd_byte[4] serial_test_inst.serial_fpga_inst.num_bytes_bits[0]
1 1
.names serial_test_inst.serial_fpga_inst.cmd_byte[5] serial_test_inst.serial_fpga_inst.num_bytes_bits[1]
1 1
.names serial_test_inst.serial_fpga_inst.cmd_byte[6] serial_test_inst.serial_fpga_inst.num_bytes_bits[2]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[0] serial_test_inst.serial_fpga_inst.rx_data[0]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[1] serial_test_inst.serial_fpga_inst.rx_data[1]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[2] serial_test_inst.serial_fpga_inst.rx_data[2]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[3] serial_test_inst.serial_fpga_inst.rx_data[3]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[4] serial_test_inst.serial_fpga_inst.rx_data[4]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[5] serial_test_inst.serial_fpga_inst.rx_data[5]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[6] serial_test_inst.serial_fpga_inst.rx_data[6]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[7] serial_test_inst.serial_fpga_inst.rx_data[7]
1 1
.names PIN_1 serial_test_inst.serial_fpga_inst.rxd
1 1
.names clk serial_test_inst.serial_fpga_inst.send_recv_inst.clk
1 1
.names reset serial_test_inst.serial_fpga_inst.send_recv_inst.reset
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[0] serial_test_inst.serial_fpga_inst.send_recv_inst.rx_data[0]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[1] serial_test_inst.serial_fpga_inst.send_recv_inst.rx_data[1]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[2] serial_test_inst.serial_fpga_inst.send_recv_inst.rx_data[2]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[3] serial_test_inst.serial_fpga_inst.send_recv_inst.rx_data[3]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[4] serial_test_inst.serial_fpga_inst.send_recv_inst.rx_data[4]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[5] serial_test_inst.serial_fpga_inst.send_recv_inst.rx_data[5]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[6] serial_test_inst.serial_fpga_inst.send_recv_inst.rx_data[6]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[7] serial_test_inst.serial_fpga_inst.send_recv_inst.rx_data[7]
1 1
.names serial_test_inst.serial_fpga_inst.rx_valid serial_test_inst.serial_fpga_inst.send_recv_inst.rx_valid
1 1
.names serial_test_inst.serial_fpga_inst.serial_rd serial_test_inst.serial_fpga_inst.send_recv_inst.serial_rd
1 1
.names serial_test_inst.serial_fpga_inst.serial_tx_data[0] serial_test_inst.serial_fpga_inst.send_recv_inst.serial_tx_data[0]
1 1
.names serial_test_inst.serial_fpga_inst.serial_tx_data[1] serial_test_inst.serial_fpga_inst.send_recv_inst.serial_tx_data[1]
1 1
.names serial_test_inst.serial_fpga_inst.serial_tx_data[2] serial_test_inst.serial_fpga_inst.send_recv_inst.serial_tx_data[2]
1 1
.names serial_test_inst.serial_fpga_inst.serial_tx_data[3] serial_test_inst.serial_fpga_inst.send_recv_inst.serial_tx_data[3]
1 1
.names serial_test_inst.serial_fpga_inst.serial_tx_data[4] serial_test_inst.serial_fpga_inst.send_recv_inst.serial_tx_data[4]
1 1
.names serial_test_inst.serial_fpga_inst.serial_tx_data[5] serial_test_inst.serial_fpga_inst.send_recv_inst.serial_tx_data[5]
1 1
.names serial_test_inst.serial_fpga_inst.serial_tx_data[6] serial_test_inst.serial_fpga_inst.send_recv_inst.serial_tx_data[6]
1 1
.names serial_test_inst.serial_fpga_inst.serial_tx_data[7] serial_test_inst.serial_fpga_inst.send_recv_inst.serial_tx_data[7]
1 1
.names serial_test_inst.serial_fpga_inst.serial_wr serial_test_inst.serial_fpga_inst.send_recv_inst.serial_wr
1 1
.names serial_test_inst.serial_fpga_inst.send_recv_inst.serial_rx_data[0] serial_test_inst.serial_fpga_inst.serial_rx_data[0]
1 1
.names serial_test_inst.serial_fpga_inst.send_recv_inst.serial_rx_data[1] serial_test_inst.serial_fpga_inst.serial_rx_data[1]
1 1
.names serial_test_inst.serial_fpga_inst.send_recv_inst.serial_rx_data[2] serial_test_inst.serial_fpga_inst.serial_rx_data[2]
1 1
.names serial_test_inst.serial_fpga_inst.send_recv_inst.serial_rx_data[3] serial_test_inst.serial_fpga_inst.serial_rx_data[3]
1 1
.names serial_test_inst.serial_fpga_inst.send_recv_inst.serial_rx_data[4] serial_test_inst.serial_fpga_inst.serial_rx_data[4]
1 1
.names serial_test_inst.serial_fpga_inst.send_recv_inst.serial_rx_data[5] serial_test_inst.serial_fpga_inst.serial_rx_data[5]
1 1
.names serial_test_inst.serial_fpga_inst.send_recv_inst.serial_rx_data[6] serial_test_inst.serial_fpga_inst.serial_rx_data[6]
1 1
.names serial_test_inst.serial_fpga_inst.send_recv_inst.serial_rx_data[7] serial_test_inst.serial_fpga_inst.serial_rx_data[7]
1 1
.names serial_test_inst.serial_fpga_inst.send_recv_inst.serial_valid serial_test_inst.serial_fpga_inst.serial_valid
1 1
.names serial_test_inst.serial_fpga_inst.send_recv_inst.tx_busy serial_test_inst.serial_fpga_inst.tx_busy
1 1
.names serial_test_inst.serial_fpga_inst.send_recv_inst.tx_data[0] serial_test_inst.serial_fpga_inst.tx_data[0]
1 1
.names serial_test_inst.serial_fpga_inst.send_recv_inst.tx_data[1] serial_test_inst.serial_fpga_inst.tx_data[1]
1 1
.names serial_test_inst.serial_fpga_inst.send_recv_inst.tx_data[2] serial_test_inst.serial_fpga_inst.tx_data[2]
1 1
.names serial_test_inst.serial_fpga_inst.send_recv_inst.tx_data[3] serial_test_inst.serial_fpga_inst.tx_data[3]
1 1
.names serial_test_inst.serial_fpga_inst.send_recv_inst.tx_data[4] serial_test_inst.serial_fpga_inst.tx_data[4]
1 1
.names serial_test_inst.serial_fpga_inst.send_recv_inst.tx_data[5] serial_test_inst.serial_fpga_inst.tx_data[5]
1 1
.names serial_test_inst.serial_fpga_inst.send_recv_inst.tx_data[6] serial_test_inst.serial_fpga_inst.tx_data[6]
1 1
.names serial_test_inst.serial_fpga_inst.send_recv_inst.tx_data[7] serial_test_inst.serial_fpga_inst.tx_data[7]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._tx.uart_tx serial_test_inst.serial_fpga_inst.txd
1 1
.names serial_test_inst.serial_fpga_inst.send_recv_inst.rx_rd_strobe serial_test_inst.serial_fpga_inst.uart0_rd
1 1
.names serial_test_inst.serial_fpga_inst.send_recv_inst.tx_wr_strobe serial_test_inst.serial_fpga_inst.uart0_wr
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.aclkfreq[0]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.aclkfreq[1]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.aclkfreq[2]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.aclkfreq[3]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.aclkfreq[4]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.aclkfreq[5]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.aclkfreq[6]
1 1
.names $true serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.aclkfreq[7]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.aclkfreq[8]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.aclkfreq[9]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.aclkfreq[10]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.aclkfreq[11]
1 1
.names $true serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.aclkfreq[12]
1 1
.names $true serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.aclkfreq[13]
1 1
.names $true serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.aclkfreq[14]
1 1
.names $true serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.aclkfreq[15]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.aclkfreq[16]
1 1
.names $true serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.aclkfreq[17]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.aclkfreq[18]
1 1
.names $true serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.aclkfreq[19]
1 1
.names $true serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.aclkfreq[20]
1 1
.names $true serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.aclkfreq[21]
1 1
.names $true serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.aclkfreq[22]
1 1
.names $true serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.aclkfreq[23]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.aclkfreq[24]
1 1
.names $true serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.aclkfreq[25]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.aclkfreq[26]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.aclkfreq[27]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.aclkfreq[28]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.aclkfreq[29]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.aclkfreq[30]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.aclkfreq[31]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.aclkfreq[32]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.aclkfreq[33]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.aclkfreq[34]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.aclkfreq[35]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.aclkfreq[36]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.aclkfreq[37]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.aclkfreq[38]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.baud[0]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.baud[1]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.baud[2]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.baud[3]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.baud[4]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.baud[5]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.baud[6]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.baud[7]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.baud[8]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.baud[9]
1 1
.names $true serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.baud[10]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.baud[11]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.baud[12]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.baud[13]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.baud[14]
1 1
.names $true serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.baud[15]
1 1
.names $true serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.baud[16]
1 1
.names $true serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.baud[17]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.baud[18]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.baud[19]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.baud[20]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.baud[21]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.baud[22]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.baud[23]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.baud[24]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.baud[25]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.baud[26]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.baud[27]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.baud[28]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.baud[29]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.baud[30]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.baud[31]
1 1
.names clk serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.clk
1 1
.names $undef serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[0]
1 1
.names $undef serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[1]
1 1
.names $undef serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[2]
1 1
.names $undef serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[3]
1 1
.names $undef serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[4]
1 1
.names $undef serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[5]
1 1
.names $undef serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[6]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dInc[0]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dInc[1]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dInc[2]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dInc[3]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dInc[4]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dInc[5]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dInc[6]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.ser_clk serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dInc[7]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.ser_clk serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dInc[8]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.ser_clk serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dInc[9]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[38] serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dInc[10]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dInc[11]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.ser_clk serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dInc[12]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dInc[13]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dInc[14]
1 1
.names $true serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dInc[15]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[38] serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dInc[16]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[38] serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dInc[17]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dInc[18]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.ser_clk serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dInc[19]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dInc[20]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dInc[21]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dInc[22]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dInc[23]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.ser_clk serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dInc[24]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dInc[25]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.ser_clk serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dInc[26]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.ser_clk serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dInc[27]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.ser_clk serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dInc[28]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.ser_clk serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dInc[29]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.ser_clk serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dInc[30]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.ser_clk serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dInc[31]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.ser_clk serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dInc[32]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.ser_clk serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dInc[33]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.ser_clk serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dInc[34]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.ser_clk serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dInc[35]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.ser_clk serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dInc[36]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.ser_clk serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dInc[37]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.ser_clk serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dInc[38]
1 1
.names $undef serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[0]
1 1
.names $undef serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[1]
1 1
.names $undef serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[2]
1 1
.names $undef serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[3]
1 1
.names $undef serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[4]
1 1
.names $undef serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[5]
1 1
.names $undef serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[6]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.ser_clk serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.fastclk
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.ser_clk serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.ser_clk
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx.baud[0]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx.baud[1]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx.baud[2]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx.baud[3]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx.baud[4]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx.baud[5]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx.baud[6]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx.baud[7]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx.baud[8]
1 1
.names $true serial_test_inst.serial_fpga_inst.uart_inst._rx.baud[9]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx.baud[10]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx.baud[11]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx.baud[12]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx.baud[13]
1 1
.names $true serial_test_inst.serial_fpga_inst.uart_inst._rx.baud[14]
1 1
.names $true serial_test_inst.serial_fpga_inst.uart_inst._rx.baud[15]
1 1
.names $true serial_test_inst.serial_fpga_inst.uart_inst._rx.baud[16]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx.baud[17]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx.baud[18]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx.baud[19]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx.baud[20]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx.baud[21]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx.baud[22]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx.baud[23]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx.baud[24]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx.baud[25]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx.baud[26]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx.baud[27]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx.baud[28]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx.baud[29]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx.baud[30]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx.baud[31]
1 1
.names clk serial_test_inst.serial_fpga_inst.uart_inst._rx.clk
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[0] serial_test_inst.serial_fpga_inst.uart_inst._rx.data[0]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[1] serial_test_inst.serial_fpga_inst.uart_inst._rx.data[1]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[2] serial_test_inst.serial_fpga_inst.uart_inst._rx.data[2]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[3] serial_test_inst.serial_fpga_inst.uart_inst._rx.data[3]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[4] serial_test_inst.serial_fpga_inst.uart_inst._rx.data[4]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[5] serial_test_inst.serial_fpga_inst.uart_inst._rx.data[5]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[6] serial_test_inst.serial_fpga_inst.uart_inst._rx.data[6]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[7] serial_test_inst.serial_fpga_inst.uart_inst._rx.data[7]
1 1
.names $undef serial_test_inst.serial_fpga_inst.uart_inst._rx.hh[0]
1 1
.names $undef serial_test_inst.serial_fpga_inst.uart_inst._rx.hh[2]
1 1
.names PIN_1 serial_test_inst.serial_fpga_inst.uart_inst._rx.hhN[0]
1 1
.names $undef serial_test_inst.serial_fpga_inst.uart_inst._rx.hhN[1]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.hh[1] serial_test_inst.serial_fpga_inst.uart_inst._rx.hhN[2]
1 1
.names serial_test_inst.serial_fpga_inst.send_recv_inst.rx_rd_strobe serial_test_inst.serial_fpga_inst.uart_inst._rx.rd
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.resetq serial_test_inst.serial_fpga_inst.uart_inst._rx.resetq
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[1] serial_test_inst.serial_fpga_inst.uart_inst._rx.shifterN[0]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[2] serial_test_inst.serial_fpga_inst.uart_inst._rx.shifterN[1]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[3] serial_test_inst.serial_fpga_inst.uart_inst._rx.shifterN[2]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[4] serial_test_inst.serial_fpga_inst.uart_inst._rx.shifterN[3]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[5] serial_test_inst.serial_fpga_inst.uart_inst._rx.shifterN[4]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[6] serial_test_inst.serial_fpga_inst.uart_inst._rx.shifterN[5]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[7] serial_test_inst.serial_fpga_inst.uart_inst._rx.shifterN[6]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.hh[1] serial_test_inst.serial_fpga_inst.uart_inst._rx.shifterN[7]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.restart serial_test_inst.serial_fpga_inst.uart_inst._rx.startbit
1 1
.names PIN_1 serial_test_inst.serial_fpga_inst.uart_inst._rx.uart_rx
1 1
.names serial_test_inst.serial_fpga_inst.rx_valid serial_test_inst.serial_fpga_inst.uart_inst._rx.valid
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.aclkfreq[0]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.aclkfreq[1]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.aclkfreq[2]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.aclkfreq[3]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.aclkfreq[4]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.aclkfreq[5]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.aclkfreq[6]
1 1
.names $true serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.aclkfreq[7]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.aclkfreq[8]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.aclkfreq[9]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.aclkfreq[10]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.aclkfreq[11]
1 1
.names $true serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.aclkfreq[12]
1 1
.names $true serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.aclkfreq[13]
1 1
.names $true serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.aclkfreq[14]
1 1
.names $true serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.aclkfreq[15]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.aclkfreq[16]
1 1
.names $true serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.aclkfreq[17]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.aclkfreq[18]
1 1
.names $true serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.aclkfreq[19]
1 1
.names $true serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.aclkfreq[20]
1 1
.names $true serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.aclkfreq[21]
1 1
.names $true serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.aclkfreq[22]
1 1
.names $true serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.aclkfreq[23]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.aclkfreq[24]
1 1
.names $true serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.aclkfreq[25]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.aclkfreq[26]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.aclkfreq[27]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.aclkfreq[28]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.aclkfreq[29]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.aclkfreq[30]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.aclkfreq[31]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.aclkfreq[32]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.aclkfreq[33]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.aclkfreq[34]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.aclkfreq[35]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.aclkfreq[36]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.aclkfreq[37]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.aclkfreq[38]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.baud[0]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.baud[1]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.baud[2]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.baud[3]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.baud[4]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.baud[5]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.baud[6]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.baud[7]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.baud[8]
1 1
.names $true serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.baud[9]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.baud[10]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.baud[11]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.baud[12]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.baud[13]
1 1
.names $true serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.baud[14]
1 1
.names $true serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.baud[15]
1 1
.names $true serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.baud[16]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.baud[17]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.baud[18]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.baud[19]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.baud[20]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.baud[21]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.baud[22]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.baud[23]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.baud[24]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.baud[25]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.baud[26]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.baud[27]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.baud[28]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.baud[29]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.baud[30]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.baud[31]
1 1
.names clk serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.clk
1 1
.names $undef serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[0]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[1]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[2]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[3]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[4]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[5]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[6]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dInc[0]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dInc[1]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dInc[2]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dInc[3]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dInc[4]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dInc[5]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dInc[6]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._tx.ser_clk serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dInc[7]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._tx.ser_clk serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dInc[8]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[38] serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dInc[9]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dInc[10]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dInc[11]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._tx.ser_clk serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dInc[12]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dInc[13]
1 1
.names $true serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dInc[14]
1 1
.names $true serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dInc[15]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[38] serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dInc[16]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._tx.ser_clk serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dInc[17]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._tx.ser_clk serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dInc[18]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dInc[19]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dInc[20]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dInc[21]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dInc[22]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dInc[23]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._tx.ser_clk serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dInc[24]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dInc[25]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._tx.ser_clk serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dInc[26]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._tx.ser_clk serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dInc[27]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._tx.ser_clk serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dInc[28]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._tx.ser_clk serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dInc[29]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._tx.ser_clk serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dInc[30]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._tx.ser_clk serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dInc[31]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._tx.ser_clk serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dInc[32]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._tx.ser_clk serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dInc[33]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._tx.ser_clk serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dInc[34]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._tx.ser_clk serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dInc[35]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._tx.ser_clk serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dInc[36]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._tx.ser_clk serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dInc[37]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._tx.ser_clk serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dInc[38]
1 1
.names $undef serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[0]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[1]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[2]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[3]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[4]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[5]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[6]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._tx.ser_clk serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.fastclk
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.resetq serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.resetq
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.restart
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._tx.ser_clk serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.ser_clk
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx.baud[0]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx.baud[1]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx.baud[2]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx.baud[3]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx.baud[4]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx.baud[5]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx.baud[6]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx.baud[7]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx.baud[8]
1 1
.names $true serial_test_inst.serial_fpga_inst.uart_inst._tx.baud[9]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx.baud[10]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx.baud[11]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx.baud[12]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx.baud[13]
1 1
.names $true serial_test_inst.serial_fpga_inst.uart_inst._tx.baud[14]
1 1
.names $true serial_test_inst.serial_fpga_inst.uart_inst._tx.baud[15]
1 1
.names $true serial_test_inst.serial_fpga_inst.uart_inst._tx.baud[16]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx.baud[17]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx.baud[18]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx.baud[19]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx.baud[20]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx.baud[21]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx.baud[22]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx.baud[23]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx.baud[24]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx.baud[25]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx.baud[26]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx.baud[27]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx.baud[28]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx.baud[29]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx.baud[30]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx.baud[31]
1 1
.names clk serial_test_inst.serial_fpga_inst.uart_inst._tx.clk
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.resetq serial_test_inst.serial_fpga_inst.uart_inst._tx.resetq
1 1
.names serial_test_inst.serial_fpga_inst.send_recv_inst.tx_busy serial_test_inst.serial_fpga_inst.uart_inst._tx.sending
1 1
.names serial_test_inst.serial_fpga_inst.send_recv_inst.tx_busy serial_test_inst.serial_fpga_inst.uart_inst._tx.uart_busy
1 1
.names serial_test_inst.serial_fpga_inst.send_recv_inst.tx_data[0] serial_test_inst.serial_fpga_inst.uart_inst._tx.uart_dat_i[0]
1 1
.names serial_test_inst.serial_fpga_inst.send_recv_inst.tx_data[1] serial_test_inst.serial_fpga_inst.uart_inst._tx.uart_dat_i[1]
1 1
.names serial_test_inst.serial_fpga_inst.send_recv_inst.tx_data[2] serial_test_inst.serial_fpga_inst.uart_inst._tx.uart_dat_i[2]
1 1
.names serial_test_inst.serial_fpga_inst.send_recv_inst.tx_data[3] serial_test_inst.serial_fpga_inst.uart_inst._tx.uart_dat_i[3]
1 1
.names serial_test_inst.serial_fpga_inst.send_recv_inst.tx_data[4] serial_test_inst.serial_fpga_inst.uart_inst._tx.uart_dat_i[4]
1 1
.names serial_test_inst.serial_fpga_inst.send_recv_inst.tx_data[5] serial_test_inst.serial_fpga_inst.uart_inst._tx.uart_dat_i[5]
1 1
.names serial_test_inst.serial_fpga_inst.send_recv_inst.tx_data[6] serial_test_inst.serial_fpga_inst.uart_inst._tx.uart_dat_i[6]
1 1
.names serial_test_inst.serial_fpga_inst.send_recv_inst.tx_data[7] serial_test_inst.serial_fpga_inst.uart_inst._tx.uart_dat_i[7]
1 1
.names serial_test_inst.serial_fpga_inst.send_recv_inst.tx_wr_strobe serial_test_inst.serial_fpga_inst.uart_inst._tx.uart_wr_i
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst.baud[0]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst.baud[1]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst.baud[2]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst.baud[3]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst.baud[4]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst.baud[5]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst.baud[6]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst.baud[7]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst.baud[8]
1 1
.names $true serial_test_inst.serial_fpga_inst.uart_inst.baud[9]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst.baud[10]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst.baud[11]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst.baud[12]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst.baud[13]
1 1
.names $true serial_test_inst.serial_fpga_inst.uart_inst.baud[14]
1 1
.names $true serial_test_inst.serial_fpga_inst.uart_inst.baud[15]
1 1
.names $true serial_test_inst.serial_fpga_inst.uart_inst.baud[16]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst.baud[17]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst.baud[18]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst.baud[19]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst.baud[20]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst.baud[21]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst.baud[22]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst.baud[23]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst.baud[24]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst.baud[25]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst.baud[26]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst.baud[27]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst.baud[28]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst.baud[29]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst.baud[30]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst.baud[31]
1 1
.names serial_test_inst.serial_fpga_inst.send_recv_inst.tx_busy serial_test_inst.serial_fpga_inst.uart_inst.busy
1 1
.names clk serial_test_inst.serial_fpga_inst.uart_inst.clk
1 1
.names serial_test_inst.serial_fpga_inst.send_recv_inst.rx_rd_strobe serial_test_inst.serial_fpga_inst.uart_inst.rd
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.resetq serial_test_inst.serial_fpga_inst.uart_inst.resetq
1 1
.names PIN_1 serial_test_inst.serial_fpga_inst.uart_inst.rx
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[0] serial_test_inst.serial_fpga_inst.uart_inst.rx_data[0]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[1] serial_test_inst.serial_fpga_inst.uart_inst.rx_data[1]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[2] serial_test_inst.serial_fpga_inst.uart_inst.rx_data[2]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[3] serial_test_inst.serial_fpga_inst.uart_inst.rx_data[3]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[4] serial_test_inst.serial_fpga_inst.uart_inst.rx_data[4]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[5] serial_test_inst.serial_fpga_inst.uart_inst.rx_data[5]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[6] serial_test_inst.serial_fpga_inst.uart_inst.rx_data[6]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[7] serial_test_inst.serial_fpga_inst.uart_inst.rx_data[7]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._tx.uart_tx serial_test_inst.serial_fpga_inst.uart_inst.tx
1 1
.names serial_test_inst.serial_fpga_inst.send_recv_inst.tx_data[0] serial_test_inst.serial_fpga_inst.uart_inst.tx_data[0]
1 1
.names serial_test_inst.serial_fpga_inst.send_recv_inst.tx_data[1] serial_test_inst.serial_fpga_inst.uart_inst.tx_data[1]
1 1
.names serial_test_inst.serial_fpga_inst.send_recv_inst.tx_data[2] serial_test_inst.serial_fpga_inst.uart_inst.tx_data[2]
1 1
.names serial_test_inst.serial_fpga_inst.send_recv_inst.tx_data[3] serial_test_inst.serial_fpga_inst.uart_inst.tx_data[3]
1 1
.names serial_test_inst.serial_fpga_inst.send_recv_inst.tx_data[4] serial_test_inst.serial_fpga_inst.uart_inst.tx_data[4]
1 1
.names serial_test_inst.serial_fpga_inst.send_recv_inst.tx_data[5] serial_test_inst.serial_fpga_inst.uart_inst.tx_data[5]
1 1
.names serial_test_inst.serial_fpga_inst.send_recv_inst.tx_data[6] serial_test_inst.serial_fpga_inst.uart_inst.tx_data[6]
1 1
.names serial_test_inst.serial_fpga_inst.send_recv_inst.tx_data[7] serial_test_inst.serial_fpga_inst.uart_inst.tx_data[7]
1 1
.names serial_test_inst.serial_fpga_inst.rx_valid serial_test_inst.serial_fpga_inst.uart_inst.valid
1 1
.names serial_test_inst.serial_fpga_inst.send_recv_inst.tx_wr_strobe serial_test_inst.serial_fpga_inst.uart_inst.wr
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._tx.uart_tx serial_test_inst.txd
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._tx.uart_tx txd
1 1
.end
