<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<svg
   xmlns:dc="http://purl.org/dc/elements/1.1/"
   xmlns:cc="http://creativecommons.org/ns#"
   xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#"
   xmlns:svg="http://www.w3.org/2000/svg"
   xmlns="http://www.w3.org/2000/svg"
   xmlns:sodipodi="http://sodipodi.sourceforge.net/DTD/sodipodi-0.dtd"
   xmlns:inkscape="http://www.inkscape.org/namespaces/inkscape"
   inkscape:export-ydpi="90"
   inkscape:export-xdpi="90"
   inkscape:export-filename="/home/obijuan/develop/MonsterLED/wiki/src/vga-FPGA-conexion.svg.png"
   sodipodi:docname="vga-con.svg"
   inkscape:version="1.0 (6e3e5246a0, 2020-05-07)"
   version="1.1"
   id="svg2"
   viewBox="0 0 915.45535 551.3317"
   height="155.59805mm"
   width="258.36185mm">
  <defs
     id="defs4">
    <marker
       inkscape:isstock="true"
       style="overflow:visible"
       id="Arrow2Mend"
       refX="0"
       refY="0"
       orient="auto"
       inkscape:stockid="Arrow2Mend">
      <path
         inkscape:connector-curvature="0"
         transform="scale(-0.6)"
         d="M 8.7185878,4.0337352 -2.2072895,0.01601326 8.7185884,-4.0017078 c -1.7454984,2.3720609 -1.7354408,5.6174519 -6e-7,8.035443 z"
         style="fill:#000000;fill-opacity:1;fill-rule:evenodd;stroke:#000000;stroke-width:0.625;stroke-linejoin:round;stroke-opacity:1"
         id="path1463" />
    </marker>
    <marker
       inkscape:isstock="true"
       style="overflow:visible"
       id="Arrow2Mend-0"
       refX="0"
       refY="0"
       orient="auto"
       inkscape:stockid="Arrow2Mend">
      <path
         transform="scale(-0.6)"
         d="M 8.7185878,4.0337352 -2.2072895,0.01601326 8.7185884,-4.0017078 c -1.7454984,2.3720609 -1.7354408,5.6174519 -6e-7,8.035443 z"
         style="fill:#000000;fill-opacity:1;fill-rule:evenodd;stroke:#000000;stroke-width:0.625;stroke-linejoin:round;stroke-opacity:1"
         id="path1463-3"
         inkscape:connector-curvature="0" />
    </marker>
  </defs>
  <sodipodi:namedview
     inkscape:document-rotation="0"
     fit-margin-bottom="0"
     fit-margin-right="0"
     fit-margin-left="0"
     fit-margin-top="0"
     inkscape:snap-global="false"
     inkscape:window-maximized="1"
     inkscape:window-y="0"
     inkscape:window-x="0"
     inkscape:window-height="1052"
     inkscape:window-width="1920"
     inkscape:guide-bbox="true"
     showguides="true"
     showgrid="false"
     inkscape:current-layer="layer2"
     inkscape:document-units="px"
     inkscape:cy="525.65757"
     inkscape:cx="481.43921"
     inkscape:zoom="0.35"
     inkscape:pageshadow="2"
     inkscape:pageopacity="0.0"
     borderopacity="1.0"
     bordercolor="#666666"
     pagecolor="#ffffff"
     id="base" />
  <metadata
     id="metadata7">
    <rdf:RDF>
      <cc:Work
         rdf:about="">
        <dc:format>image/svg+xml</dc:format>
        <dc:type
           rdf:resource="http://purl.org/dc/dcmitype/StillImage" />
        <dc:title></dc:title>
      </cc:Work>
    </rdf:RDF>
  </metadata>
  <g
     transform="translate(-178.23091,-256.7773)"
     style="display:inline"
     inkscape:label="drawing"
     id="layer2"
     inkscape:groupmode="layer">
    <rect
       inkscape:export-ydpi="90"
       inkscape:export-xdpi="90"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT2-VGA-Retro-I/vga-04.png"
       ry="0"
       y="408.74075"
       x="184.85551"
       height="392.74362"
       width="902.20618"
       id="rect4362"
       style="opacity:1;fill:#e6e6e6;fill-opacity:1;stroke:#666666;stroke-width:13.2492;stroke-linecap:round;stroke-linejoin:round;stroke-miterlimit:4;stroke-dasharray:none;stroke-dashoffset:0;stroke-opacity:1" />
    <path
       inkscape:export-ydpi="90"
       inkscape:export-xdpi="90"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT2-VGA-Retro-I/vga-04.png"
       sodipodi:nodetypes="scssssssss"
       inkscape:connector-curvature="0"
       id="rect4324"
       d="M 384.12885,448.59927 H 503.4668 887.78839 c 22.2437,0 44.94216,18.4294 40.15111,40.15108 l -48.89578,221.68354 c -4.79104,21.7216 -17.90743,40.15108 -40.15111,40.15108 H 436.17919 c -22.2437,0 -35.0666,-18.49625 -40.15108,-40.15108 L 343.97778,488.75035 c -5.08445,-21.65483 17.90737,-40.15108 40.15107,-40.15108 z"
       style="display:inline;opacity:1;fill:#ffffff;fill-opacity:1;stroke:#666666;stroke-width:13.2492;stroke-linecap:round;stroke-linejoin:round;stroke-miterlimit:4;stroke-dasharray:none;stroke-dashoffset:0;stroke-opacity:1" />
    <circle
       inkscape:export-ydpi="90"
       inkscape:export-xdpi="90"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT2-VGA-Retro-I/vga-04.png"
       r="19.899195"
       cy="514.7973"
       cx="568.10962"
       id="path4150-3-62-0"
       style="display:inline;opacity:1;fill:#d4aa00;fill-opacity:1;stroke:#d4aa00;stroke-width:13.2492;stroke-linecap:round;stroke-linejoin:round;stroke-miterlimit:4;stroke-dasharray:none;stroke-dashoffset:0;stroke-opacity:1" />
    <circle
       inkscape:export-ydpi="90"
       inkscape:export-xdpi="90"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT2-VGA-Retro-I/vga-04.png"
       r="19.899195"
       cy="593.98413"
       cx="451.00232"
       id="path4150"
       style="opacity:1;fill:#d4aa00;fill-opacity:1;stroke:#d4aa00;stroke-width:13.2492;stroke-linecap:round;stroke-linejoin:round;stroke-miterlimit:4;stroke-dasharray:none;stroke-dashoffset:0;stroke-opacity:1" />
    <circle
       inkscape:export-ydpi="90"
       inkscape:export-xdpi="90"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT2-VGA-Retro-I/vga-04.png"
       r="19.899195"
       cy="593.98413"
       cx="529.07385"
       id="path4150-3"
       style="display:inline;opacity:1;fill:#d4aa00;fill-opacity:1;stroke:#d4aa00;stroke-width:13.2492;stroke-linecap:round;stroke-linejoin:round;stroke-miterlimit:4;stroke-dasharray:none;stroke-dashoffset:0;stroke-opacity:1" />
    <circle
       inkscape:export-ydpi="90"
       inkscape:export-xdpi="90"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT2-VGA-Retro-I/vga-04.png"
       r="19.899195"
       cy="593.98413"
       cx="610.49133"
       id="path4150-3-6"
       style="display:inline;opacity:1;fill:#d4aa00;fill-opacity:1;stroke:#d4aa00;stroke-width:13.2492;stroke-linecap:round;stroke-linejoin:round;stroke-miterlimit:4;stroke-dasharray:none;stroke-dashoffset:0;stroke-opacity:1" />
    <circle
       inkscape:export-ydpi="90"
       inkscape:export-xdpi="90"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT2-VGA-Retro-I/vga-04.png"
       r="19.899195"
       cy="593.98413"
       cx="690.79352"
       id="path4150-3-6-7"
       style="display:inline;opacity:1;fill:#d4aa00;fill-opacity:1;stroke:#d4aa00;stroke-width:13.2492;stroke-linecap:round;stroke-linejoin:round;stroke-miterlimit:4;stroke-dasharray:none;stroke-dashoffset:0;stroke-opacity:1" />
    <circle
       inkscape:export-ydpi="90"
       inkscape:export-xdpi="90"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT2-VGA-Retro-I/vga-04.png"
       r="19.899195"
       cy="593.98413"
       cx="767.74976"
       id="path4150-3-6-7-5"
       style="display:inline;opacity:1;fill:#d4aa00;fill-opacity:1;stroke:#d4aa00;stroke-width:13.2492;stroke-linecap:round;stroke-linejoin:round;stroke-miterlimit:4;stroke-dasharray:none;stroke-dashoffset:0;stroke-opacity:1" />
    <circle
       inkscape:export-ydpi="90"
       inkscape:export-xdpi="90"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT2-VGA-Retro-I/vga-04.png"
       r="19.899195"
       cy="673.17096"
       cx="491.15329"
       id="path4150-35"
       style="display:inline;opacity:1;fill:#d4aa00;fill-opacity:1;stroke:#d4aa00;stroke-width:13.2492;stroke-linecap:round;stroke-linejoin:round;stroke-miterlimit:4;stroke-dasharray:none;stroke-dashoffset:0;stroke-opacity:1" />
    <circle
       inkscape:export-ydpi="90"
       inkscape:export-xdpi="90"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT2-VGA-Retro-I/vga-04.png"
       r="19.899195"
       cy="673.17096"
       cx="569.22491"
       id="path4150-3-62"
       style="display:inline;opacity:1;fill:#d4aa00;fill-opacity:1;stroke:#d4aa00;stroke-width:13.2492;stroke-linecap:round;stroke-linejoin:round;stroke-miterlimit:4;stroke-dasharray:none;stroke-dashoffset:0;stroke-opacity:1" />
    <circle
       inkscape:export-ydpi="90"
       inkscape:export-xdpi="90"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT2-VGA-Retro-I/vga-04.png"
       r="19.899195"
       cy="673.17096"
       cx="650.6424"
       id="path4150-3-6-9"
       style="display:inline;opacity:1;fill:#d4aa00;fill-opacity:1;stroke:#d4aa00;stroke-width:13.2492;stroke-linecap:round;stroke-linejoin:round;stroke-miterlimit:4;stroke-dasharray:none;stroke-dashoffset:0;stroke-opacity:1" />
    <circle
       inkscape:export-ydpi="90"
       inkscape:export-xdpi="90"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT2-VGA-Retro-I/vga-04.png"
       r="19.899195"
       cy="673.17096"
       cx="730.94458"
       id="path4150-3-6-7-1"
       style="display:inline;opacity:1;fill:#d4aa00;fill-opacity:1;stroke:#d4aa00;stroke-width:13.2492;stroke-linecap:round;stroke-linejoin:round;stroke-miterlimit:4;stroke-dasharray:none;stroke-dashoffset:0;stroke-opacity:1" />
    <circle
       inkscape:export-ydpi="90"
       inkscape:export-xdpi="90"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT2-VGA-Retro-I/vga-04.png"
       r="19.899195"
       cy="673.17096"
       cx="807.90088"
       id="path4150-3-6-7-5-2"
       style="display:inline;opacity:1;fill:#d4aa00;fill-opacity:1;stroke:#d4aa00;stroke-width:13.2492;stroke-linecap:round;stroke-linejoin:round;stroke-miterlimit:4;stroke-dasharray:none;stroke-dashoffset:0;stroke-opacity:1" />
    <circle
       inkscape:export-ydpi="90"
       inkscape:export-xdpi="90"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT2-VGA-Retro-I/vga-04.png"
       r="19.899195"
       cy="514.7973"
       cx="490.03806"
       id="path4150-35-7"
       style="display:inline;opacity:1;fill:#d4aa00;fill-opacity:1;stroke:#d4aa00;stroke-width:13.2492;stroke-linecap:round;stroke-linejoin:round;stroke-miterlimit:4;stroke-dasharray:none;stroke-dashoffset:0;stroke-opacity:1" />
    <circle
       inkscape:export-ydpi="90"
       inkscape:export-xdpi="90"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT2-VGA-Retro-I/vga-04.png"
       r="19.899195"
       cy="514.7973"
       cx="649.5271"
       id="path4150-3-6-9-9"
       style="display:inline;opacity:1;fill:#d4aa00;fill-opacity:1;stroke:#d4aa00;stroke-width:13.2492;stroke-linecap:round;stroke-linejoin:round;stroke-miterlimit:4;stroke-dasharray:none;stroke-dashoffset:0;stroke-opacity:1" />
    <circle
       inkscape:export-ydpi="90"
       inkscape:export-xdpi="90"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT2-VGA-Retro-I/vga-04.png"
       r="19.899195"
       cy="514.7973"
       cx="729.82928"
       id="path4150-3-6-7-1-3"
       style="display:inline;opacity:1;fill:#d4aa00;fill-opacity:1;stroke:#d4aa00;stroke-width:13.2492;stroke-linecap:round;stroke-linejoin:round;stroke-miterlimit:4;stroke-dasharray:none;stroke-dashoffset:0;stroke-opacity:1" />
    <circle
       inkscape:export-ydpi="90"
       inkscape:export-xdpi="90"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT2-VGA-Retro-I/vga-04.png"
       r="19.899195"
       cy="514.7973"
       cx="806.78558"
       id="path4150-3-6-7-5-2-6"
       style="display:inline;opacity:1;fill:#d4aa00;fill-opacity:1;stroke:#d4aa00;stroke-width:13.2492;stroke-linecap:round;stroke-linejoin:round;stroke-miterlimit:4;stroke-dasharray:none;stroke-dashoffset:0;stroke-opacity:1" />
    <text
       inkscape:export-ydpi="90"
       inkscape:export-xdpi="90"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT2-VGA-Retro-I/vga-04.png"
       id="text4266"
       y="516.08075"
       x="421.987"
       style="font-style:normal;font-weight:normal;font-size:24.9886px;line-height:0%;font-family:sans-serif;letter-spacing:0px;word-spacing:0px;fill:#0000ff;fill-opacity:1;stroke:none;stroke-width:2.08238px;stroke-linecap:butt;stroke-linejoin:miter;stroke-opacity:1"
       xml:space="preserve"><tspan
         style="font-size:52.357px;line-height:1.25;stroke-width:2.08238px"
         y="516.08075"
         x="421.987"
         id="tspan4268"
         sodipodi:role="line">1</tspan></text>
    <text
       inkscape:export-ydpi="90"
       inkscape:export-xdpi="90"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT2-VGA-Retro-I/vga-04.png"
       id="text4266-0"
       y="516.08075"
       x="846.91919"
       style="font-style:normal;font-weight:normal;font-size:24.9886px;line-height:0%;font-family:sans-serif;letter-spacing:0px;word-spacing:0px;display:inline;fill:#0000ff;fill-opacity:1;stroke:none;stroke-width:2.08238px;stroke-linecap:butt;stroke-linejoin:miter;stroke-opacity:1"
       xml:space="preserve"><tspan
         style="font-size:52.357px;line-height:1.25;stroke-width:2.08238px"
         y="516.08075"
         x="846.91919"
         id="tspan4268-6"
         sodipodi:role="line">5</tspan></text>
    <text
       inkscape:export-ydpi="90"
       inkscape:export-xdpi="90"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT2-VGA-Retro-I/vga-04.png"
       id="text4266-0-2"
       y="610.88196"
       x="793.38452"
       style="font-style:normal;font-weight:normal;font-size:24.9886px;line-height:0%;font-family:sans-serif;letter-spacing:0px;word-spacing:0px;display:inline;fill:#0000ff;fill-opacity:1;stroke:none;stroke-width:2.08238px;stroke-linecap:butt;stroke-linejoin:miter;stroke-opacity:1"
       xml:space="preserve"><tspan
         style="font-size:52.357px;line-height:1.25;stroke-width:2.08238px"
         y="610.88196"
         x="793.38452"
         id="tspan4268-6-6"
         sodipodi:role="line">10</tspan></text>
    <text
       inkscape:export-ydpi="90"
       inkscape:export-xdpi="90"
       inkscape:export-filename="/home/obijuan/develop/MonsterLED/wiki/vga_connector-03.jpg"
       id="text4266-0-9"
       y="325.88495"
       x="-297.91296"
       style="font-style:normal;font-weight:normal;font-size:24.9886px;line-height:0%;font-family:sans-serif;letter-spacing:0px;word-spacing:0px;display:inline;fill:#000000;fill-opacity:1;stroke:none;stroke-width:2.08238px;stroke-linecap:butt;stroke-linejoin:miter;stroke-opacity:1"
       xml:space="preserve" />
    <circle
       inkscape:export-ydpi="90"
       inkscape:export-xdpi="90"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT2-VGA-Retro-I/vga-04.png"
       r="48.107151"
       cy="595.64899"
       cx="266.08557"
       id="path4345"
       style="opacity:1;fill:#cccccc;fill-opacity:1;stroke:#666666;stroke-width:13.2492;stroke-linecap:round;stroke-linejoin:round;stroke-miterlimit:4;stroke-dasharray:none;stroke-dashoffset:0;stroke-opacity:1" />
    <circle
       inkscape:export-ydpi="90"
       inkscape:export-xdpi="90"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT2-VGA-Retro-I/vga-04.png"
       r="48.107151"
       cy="595.64899"
       cx="1010.5635"
       id="path4345-7"
       style="opacity:1;fill:#cccccc;fill-opacity:1;stroke:#666666;stroke-width:13.2492;stroke-linecap:round;stroke-linejoin:round;stroke-miterlimit:4;stroke-dasharray:none;stroke-dashoffset:0;stroke-opacity:1" />
    <text
       inkscape:export-ydpi="90"
       inkscape:export-xdpi="90"
       inkscape:export-filename="/home/obijuan/develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT2-VGA-Retro-I/vga-04.png"
       id="text4266-0-9-0-5-1"
       y="362.94574"
       x="620.01135"
       style="font-style:normal;font-weight:normal;font-size:68.273px;line-height:0%;font-family:sans-serif;text-align:center;letter-spacing:0px;word-spacing:0px;text-anchor:middle;display:inline;fill:#008000;fill-opacity:1;stroke:none;stroke-width:5.6894px;stroke-linecap:butt;stroke-linejoin:miter;stroke-opacity:1"
       xml:space="preserve"><tspan
         id="tspan2383"
         style="font-style:normal;font-variant:normal;font-weight:bold;font-stretch:normal;font-size:143.048px;line-height:1.25;font-family:sans-serif;-inkscape-font-specification:'sans-serif Bold';text-align:center;text-anchor:middle;fill:#008000;stroke-width:5.6894px"
         y="362.94574"
         x="620.01135"
         sodipodi:role="line">VGA</tspan></text>
  </g>
</svg>
