Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado_HLx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c8ea3fd260e249c8aece705f0547d60c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fetch_and_control_unit_behav xil_defaultlib.tb_fetch_and_control_unit xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.data_extractor_mat_A_default
Compiling module xil_defaultlib.data_extractor_mat_B_default
Compiling module xil_defaultlib.block
Compiling module xil_defaultlib.systolic_array
Compiling module xil_defaultlib.fetch_and_control_unit_default
Compiling module xil_defaultlib.tb_fetch_and_control_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fetch_and_control_unit_behav
