-makelib ies/xil_defaultlib -sv \
  "C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \
  "C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \
-endlib
-makelib ies/xpm \
  "C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_VCOMP.vhd" \
-endlib
-makelib ies/xil_defaultlib \
  "../../../bd/task_design_1/ipshared/1eec/segment_decoder.vhd" \
  "../../../bd/task_design_1/ipshared/1eec/disp.vhd" \
  "../../../bd/task_design_1/ip/task_design_1_EightDispControl_0_0/sim/task_design_1_EightDispControl_0_0.vhd" \
-endlib
-makelib ies/blk_mem_gen_v8_3_5 \
  "../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/6273/simulation/blk_mem_gen_v8_3.v" \
-endlib
-makelib ies/xil_defaultlib \
  "../../../bd/task_design_1/ip/task_design_1_blk_mem_gen_0_0/sim/task_design_1_blk_mem_gen_0_0.v" \
-endlib
-makelib ies/xil_defaultlib \
  "../../../bd/task_design_1/ipshared/e147/xlconstant.vhd" \
  "../../../bd/task_design_1/ip/task_design_1_xlconstant_1_0/sim/task_design_1_xlconstant_1_0.vhd" \
-endlib
-makelib ies/xil_defaultlib \
  "../../../bd/task_design_1/ip/task_design_1_blk_mem_gen_1_1/sim/task_design_1_blk_mem_gen_1_1.v" \
-endlib
-makelib ies/microblaze_v10_0_1 \
  "../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/18bd/hdl/microblaze_v10_0_vh_rfs.vhd" \
-endlib
-makelib ies/xil_defaultlib \
  "../../../bd/task_design_1/ip/task_design_1_microblaze_0_0/sim/task_design_1_microblaze_0_0.vhd" \
-endlib
-makelib ies/lmb_v10_v3_0_9 \
  "../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/162e/hdl/lmb_v10_v3_0_vh_rfs.vhd" \
-endlib
-makelib ies/xil_defaultlib \
  "../../../bd/task_design_1/ip/task_design_1_dlmb_v10_0/sim/task_design_1_dlmb_v10_0.vhd" \
  "../../../bd/task_design_1/ip/task_design_1_ilmb_v10_0/sim/task_design_1_ilmb_v10_0.vhd" \
-endlib
-makelib ies/lmb_bram_if_cntlr_v4_0_10 \
  "../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd" \
-endlib
-makelib ies/xil_defaultlib \
  "../../../bd/task_design_1/ip/task_design_1_dlmb_bram_if_cntlr_0/sim/task_design_1_dlmb_bram_if_cntlr_0.vhd" \
  "../../../bd/task_design_1/ip/task_design_1_ilmb_bram_if_cntlr_0/sim/task_design_1_ilmb_bram_if_cntlr_0.vhd" \
-endlib
-makelib ies/xil_defaultlib \
  "../../../bd/task_design_1/ip/task_design_1_lmb_bram_0/sim/task_design_1_lmb_bram_0.v" \
-endlib
-makelib ies/axi_lite_ipif_v3_0_4 \
  "../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd" \
-endlib
-makelib ies/mdm_v3_2_8 \
  "../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd" \
-endlib
-makelib ies/xil_defaultlib \
  "../../../bd/task_design_1/ip/task_design_1_mdm_1_0/sim/task_design_1_mdm_1_0.vhd" \
-endlib
-makelib ies/xil_defaultlib \
  "../../../bd/task_design_1/ip/task_design_1_clk_wiz_1_0/task_design_1_clk_wiz_1_0_clk_wiz.v" \
  "../../../bd/task_design_1/ip/task_design_1_clk_wiz_1_0/task_design_1_clk_wiz_1_0.v" \
-endlib
-makelib ies/lib_cdc_v1_0_2 \
  "../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd" \
-endlib
-makelib ies/proc_sys_reset_v5_0_10 \
  "../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd" \
-endlib
-makelib ies/xil_defaultlib \
  "../../../bd/task_design_1/ip/task_design_1_rst_clk_wiz_1_100M_0/sim/task_design_1_rst_clk_wiz_1_100M_0.vhd" \
-endlib
-makelib ies/interrupt_control_v3_1_4 \
  "../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/e956/hdl/interrupt_control_v3_1_vh_rfs.vhd" \
-endlib
-makelib ies/axi_gpio_v2_0_13 \
  "../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/4f16/hdl/axi_gpio_v2_0_vh_rfs.vhd" \
-endlib
-makelib ies/xil_defaultlib \
  "../../../bd/task_design_1/ip/task_design_1_axi_gpio_0_0/sim/task_design_1_axi_gpio_0_0.vhd" \
-endlib
-makelib ies/generic_baseblocks_v2_1_0 \
  "../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v" \
-endlib
-makelib ies/axi_infrastructure_v1_1_0 \
  "../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v" \
-endlib
-makelib ies/axi_register_slice_v2_1_11 \
  "../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v" \
-endlib
-makelib ies/fifo_generator_v13_1_3 \
  "../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/564d/simulation/fifo_generator_vlog_beh.v" \
-endlib
-makelib ies/fifo_generator_v13_1_3 \
  "../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/564d/hdl/fifo_generator_v13_1_rfs.vhd" \
-endlib
-makelib ies/fifo_generator_v13_1_3 \
  "../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/564d/hdl/fifo_generator_v13_1_rfs.v" \
-endlib
-makelib ies/axi_data_fifo_v2_1_10 \
  "../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v" \
-endlib
-makelib ies/axi_crossbar_v2_1_12 \
  "../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v" \
-endlib
-makelib ies/xil_defaultlib \
  "../../../bd/task_design_1/ip/task_design_1_xbar_0/sim/task_design_1_xbar_0.v" \
-endlib
-makelib ies/xil_defaultlib \
  "../../../bd/task_design_1/ipshared/c49f/xlslice.vhd" \
  "../../../bd/task_design_1/ip/task_design_1_xlslice_0_0/sim/task_design_1_xlslice_0_0.vhd" \
  "../../../bd/task_design_1/ip/task_design_1_xlconstant_2_0/sim/task_design_1_xlconstant_2_0.vhd" \
  "../../../bd/task_design_1/ip/task_design_1_xlslice_1_0/sim/task_design_1_xlslice_1_0.vhd" \
  "../../../bd/task_design_1/ip/task_design_1_xlconstant_3_0/sim/task_design_1_xlconstant_3_0.vhd" \
  "../../../bd/task_design_1/ip/task_design_1_xlslice_2_0/sim/task_design_1_xlslice_2_0.vhd" \
  "../../../bd/task_design_1/ip/task_design_1_xlslice_3_0/sim/task_design_1_xlslice_3_0.vhd" \
  "../../../bd/task_design_1/ip/task_design_1_xlslice_4_0/sim/task_design_1_xlslice_4_0.vhd" \
  "../../../bd/task_design_1/ipshared/2e37/xlconcat.vhd" \
  "../../../bd/task_design_1/ip/task_design_1_xlconcat_1_0/sim/task_design_1_xlconcat_1_0.vhd" \
  "../../../bd/task_design_1/ip/task_design_1_xlslice_5_0/sim/task_design_1_xlslice_5_0.vhd" \
  "../../../bd/task_design_1/ip/task_design_1_xlconcat_2_0/sim/task_design_1_xlconcat_2_0.vhd" \
  "../../../bd/task_design_1/ip/task_design_1_xlslice_6_0/sim/task_design_1_xlslice_6_0.vhd" \
  "../../../bd/task_design_1/ip/task_design_1_xlslice_7_0/sim/task_design_1_xlslice_7_0.vhd" \
  "../../../bd/task_design_1/ip/task_design_1_xlslice_8_0/sim/task_design_1_xlslice_8_0.vhd" \
  "../../../bd/task_design_1/ip/task_design_1_xlslice_9_0/sim/task_design_1_xlslice_9_0.vhd" \
  "../../../bd/task_design_1/ipshared/994b/TopUnroll.vhd" \
  "../../../bd/task_design_1/ip/task_design_1_unroll_0_0/sim/task_design_1_unroll_0_0.vhd" \
  "../../../bd/task_design_1/ipshared/cb31/compVGA.srcs/sources_1/imports/ZedBoardSorter4/Monitor.vhd" \
  "../../../bd/task_design_1/ipshared/cb31/compVGA.srcs/sources_1/imports/ZedBoardSorter4/Clock_divider.vhd" \
  "../../../bd/task_design_1/ipshared/cb31/compVGA.srcs/sources_1/imports/ZedBoardSorter4/RAM.vhd" \
  "../../../bd/task_design_1/ipshared/cb31/compVGA.srcs/sources_1/imports/ZedBoardSorter4/RGBMux.vhd" \
  "../../../bd/task_design_1/ipshared/cb31/compVGA.srcs/sources_1/imports/ZedBoardSorter4/VGASync.vhd" \
  "../../../bd/task_design_1/ipshared/cb31/compVGA.srcs/sources_1/imports/ZedBoardSorter4/VGATileMatrix.vhd" \
  "../../../bd/task_design_1/ipshared/cb31/compVGA.srcs/sources_1/imports/ZedBoardSorter4/SymbolROM.vhdl" \
  "../../../bd/task_design_1/ipshared/cb31/compVGA.srcs/sources_1/imports/ZedBoardSorter4/TopLevelVGA.vhd" \
  "../../../bd/task_design_1/ip/task_design_1_VGA_for_block_0_0/sim/task_design_1_VGA_for_block_0_0.vhd" \
  "../../../bd/task_design_1/ip/task_design_1_xlslice_10_0/sim/task_design_1_xlslice_10_0.vhd" \
  "../../../bd/task_design_1/ip/task_design_1_xlslice_11_0/sim/task_design_1_xlslice_11_0.vhd" \
  "../../../bd/task_design_1/hdl/task_design_1.vhd" \
  "../../../bd/task_design_1/ip/task_design_1_xlconstant_0_0/sim/task_design_1_xlconstant_0_0.vhd" \
  "../../../bd/task_design_1/ip/task_design_1_xlconcat_0_0/sim/task_design_1_xlconcat_0_0.vhd" \
  "../../../bd/task_design_1/ipshared/64af/FSM_max_common_divisor.srcs/sources_1/new/FSM.vhd" \
  "../../../bd/task_design_1/ip/task_design_1_FSM_max_common_divisor2_0_0/sim/task_design_1_FSM_max_common_divisor2_0_0.vhd" \
-endlib
-makelib ies/xil_defaultlib \
  glbl.v
-endlib

