// Copyright (C) 1991-2014 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 32-bit"
// VERSION "Version 13.1.4 Build 182 03/12/2014 SJ Full Version"

// DATE "09/01/2016 14:52:40"

// 
// Device: Altera EP3SE50F780C2 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module mp0 (
	clk,
	mem_resp,
	mem_rdata,
	mem_read,
	mem_write,
	mem_byte_enable,
	mem_address,
	mem_wdata);
input 	reg clk ;
input 	reg mem_resp ;
input 	logic [15:0] mem_rdata ;
output 	reg mem_read ;
output 	reg mem_write ;
output 	logic [1:0] mem_byte_enable ;
output 	logic [15:0] mem_address ;
output 	logic [15:0] mem_wdata ;

// Design Ports Information
// mem_read	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_write	=>  Location: PIN_W9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_byte_enable[0]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_byte_enable[1]	=>  Location: PIN_AG4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_address[0]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_address[1]	=>  Location: PIN_AH14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_address[2]	=>  Location: PIN_AG13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_address[3]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_address[4]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_address[5]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_address[6]	=>  Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_address[7]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_address[8]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_address[9]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_address[10]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_address[11]	=>  Location: PIN_AA1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_address[12]	=>  Location: PIN_AD13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_address[13]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_address[14]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_address[15]	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_wdata[0]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_wdata[1]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_wdata[2]	=>  Location: PIN_AH11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_wdata[3]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_wdata[4]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_wdata[5]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_wdata[6]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_wdata[7]	=>  Location: PIN_V7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_wdata[8]	=>  Location: PIN_AF12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_wdata[9]	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_wdata[10]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_wdata[11]	=>  Location: PIN_AB1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_wdata[12]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_wdata[13]	=>  Location: PIN_AB2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_wdata[14]	=>  Location: PIN_W6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_wdata[15]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_resp	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_rdata[0]	=>  Location: PIN_AG9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_rdata[1]	=>  Location: PIN_AH9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_rdata[2]	=>  Location: PIN_AC10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_rdata[3]	=>  Location: PIN_W4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_rdata[4]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_rdata[5]	=>  Location: PIN_Y11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_rdata[6]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_rdata[7]	=>  Location: PIN_V4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_rdata[8]	=>  Location: PIN_V3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_rdata[9]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_rdata[10]	=>  Location: PIN_U9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_rdata[11]	=>  Location: PIN_AE10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_rdata[12]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_rdata[13]	=>  Location: PIN_Y1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_rdata[14]	=>  Location: PIN_AH13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_rdata[15]	=>  Location: PIN_W5,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("mp0_2_1100mv_85c_v_slow.sdo");
// synopsys translate_on

wire \mem_read~output_o ;
wire \mem_write~output_o ;
wire \mem_byte_enable[0]~output_o ;
wire \mem_byte_enable[1]~output_o ;
wire \mem_address[0]~output_o ;
wire \mem_address[1]~output_o ;
wire \mem_address[2]~output_o ;
wire \mem_address[3]~output_o ;
wire \mem_address[4]~output_o ;
wire \mem_address[5]~output_o ;
wire \mem_address[6]~output_o ;
wire \mem_address[7]~output_o ;
wire \mem_address[8]~output_o ;
wire \mem_address[9]~output_o ;
wire \mem_address[10]~output_o ;
wire \mem_address[11]~output_o ;
wire \mem_address[12]~output_o ;
wire \mem_address[13]~output_o ;
wire \mem_address[14]~output_o ;
wire \mem_address[15]~output_o ;
wire \mem_wdata[0]~output_o ;
wire \mem_wdata[1]~output_o ;
wire \mem_wdata[2]~output_o ;
wire \mem_wdata[3]~output_o ;
wire \mem_wdata[4]~output_o ;
wire \mem_wdata[5]~output_o ;
wire \mem_wdata[6]~output_o ;
wire \mem_wdata[7]~output_o ;
wire \mem_wdata[8]~output_o ;
wire \mem_wdata[9]~output_o ;
wire \mem_wdata[10]~output_o ;
wire \mem_wdata[11]~output_o ;
wire \mem_wdata[12]~output_o ;
wire \mem_wdata[13]~output_o ;
wire \mem_wdata[14]~output_o ;
wire \mem_wdata[15]~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \mem_resp~input_o ;
wire \data|ALU|Selector15~0_combout ;
wire \Control|Selector0~1_combout ;
wire \Control|next_state.str1~0_combout ;
wire \Control|state.str1~q ;
wire \Control|Selector3~0_combout ;
wire \Control|state.str2~q ;
wire \Control|next_state.ldr2~0_combout ;
wire \Control|state.ldr2~q ;
wire \data|regfile|data~58feeder_combout ;
wire \data|regfile|data~80_q ;
wire \data|regfile|data~391_combout ;
wire \data|regfile|data~96_q ;
wire \data|regfile|data~387_combout ;
wire \data|regfile|data~16_q ;
wire \data|regfile|data~48feeder_combout ;
wire \data|regfile|data~48_q ;
wire \data|regfile|data~390_combout ;
wire \data|regfile|data~32_q ;
wire \data|regfile|data~389_combout ;
wire \data|regfile|data~0_q ;
wire \data|regfile|data~136_combout ;
wire \data|regfile|data~386_combout ;
wire \data|regfile|data~64_q ;
wire \data|regfile|data~140_combout ;
wire \data|ALU|Selector15~1_combout ;
wire \data|regfilemux|f[0]~0_combout ;
wire \data|regfile|data~112_q ;
wire \data|regfile|data~88_q ;
wire \data|regfile|data~104_q ;
wire \data|regfile|data~56feeder_combout ;
wire \data|regfile|data~56_q ;
wire \data|regfile|data~24feeder_combout ;
wire \data|regfile|data~24_q ;
wire \data|regfile|data~40_q ;
wire \data|regfile|data~23feeder_combout ;
wire \data|regfile|data~23_q ;
wire \data|regfile|data~39_q ;
wire \data|regfile|data~55feeder_combout ;
wire \data|regfile|data~55_q ;
wire \data|regfile|data~7_q ;
wire \data|regfile|data~248_combout ;
wire \data|regfile|data~103_q ;
wire \data|regfile|data~119_q ;
wire \data|regfile|data~71_q ;
wire \data|regfile|data~252_combout ;
wire \data|ALU|Selector8~0_combout ;
wire \data|regfilemux|f[7]~7_combout ;
wire \data|regfile|data~87_q ;
wire \data|regfile|data~86_q ;
wire \data|regfile|data~102_q ;
wire \data|regfile|data~22_q ;
wire \data|regfile|data~38_q ;
wire \data|regfile|data~6_q ;
wire \data|regfile|data~224_combout ;
wire \data|regfile|data~118_q ;
wire \data|regfile|data~70_q ;
wire \data|regfile|data~228_combout ;
wire \data|ALU|Selector9~0_combout ;
wire \data|regfilemux|f[6]~6_combout ;
wire \data|regfile|data~54_q ;
wire \data|regfile|data~232_combout ;
wire \data|regfile|data~236_combout ;
wire \data|regfile|data~35_q ;
wire \data|regfile|data~19_q ;
wire \data|regfile|data~51_q ;
wire \data|regfile|data~3_q ;
wire \data|regfile|data~184_combout ;
wire \data|regfile|data~99_q ;
wire \data|regfile|data~83feeder_combout ;
wire \data|regfile|data~83_q ;
wire \data|regfile|data~67_q ;
wire \data|regfile|data~188_combout ;
wire \data|regfile|data~114_q ;
wire \data|regfile|data~98_q ;
wire \data|regfile|data~50feeder_combout ;
wire \data|regfile|data~50_q ;
wire \data|regfile|data~34_q ;
wire \data|regfile|data~18_q ;
wire \data|regfile|data~2_q ;
wire \data|regfile|data~168_combout ;
wire \data|regfile|data~66_q ;
wire \data|regfile|data~172_combout ;
wire \data|ALU|Selector13~0_combout ;
wire \data|regfilemux|f[2]~2_combout ;
wire \data|regfile|data~82_q ;
wire \data|regfile|data~160_combout ;
wire \data|regfile|data~164_combout ;
wire \data|regfile|data~81_q ;
wire \data|regfile|data~97_q ;
wire \data|regfile|data~49feeder_combout ;
wire \data|regfile|data~49_q ;
wire \data|regfile|data~17_q ;
wire \data|regfile|data~33_q ;
wire \data|regfile|data~1_q ;
wire \data|regfile|data~152_combout ;
wire \data|regfile|data~65_q ;
wire \data|regfile|data~156_combout ;
wire \data|ALU|Selector14~0_combout ;
wire \data|regfilemux|f[1]~1_combout ;
wire \data|regfile|data~113_q ;
wire \data|regfile|data~144_combout ;
wire \data|regfile|data~148_combout ;
wire \data|ALU|Add0~2 ;
wire \data|ALU|Add0~6 ;
wire \data|ALU|Add0~10 ;
wire \data|ALU|Add0~13_sumout ;
wire \data|regfilemux|f[3]~3_combout ;
wire \data|regfile|data~115_q ;
wire \data|regfile|data~176_combout ;
wire \data|regfile|data~180_combout ;
wire \data|ALU|Selector12~0_combout ;
wire \data|ALU|Selector12~1_combout ;
wire \mem_rdata[3]~input_o ;
wire \Control|WideOr0~combout ;
wire \data|IR|data[3]~feeder_combout ;
wire \data|regfilemux|f[4]~4_combout ;
wire \data|regfile|data~116_q ;
wire \data|regfile|data~84feeder_combout ;
wire \data|regfile|data~84_q ;
wire \data|regfile|data~100_q ;
wire \data|regfile|data~52_q ;
wire \data|regfile|data~36_q ;
wire \data|regfile|data~20feeder_combout ;
wire \data|regfile|data~20_q ;
wire \data|regfile|data~4_q ;
wire \data|regfile|data~192_combout ;
wire \data|regfile|data~68_q ;
wire \data|regfile|data~196_combout ;
wire \data|regfile|data~200_combout ;
wire \data|regfile|data~204_combout ;
wire \data|ALU|Add0~14 ;
wire \data|ALU|Add0~17_sumout ;
wire \data|ALU|Selector11~0_combout ;
wire \data|ALU|Selector11~1_combout ;
wire \mem_rdata[4]~input_o ;
wire \data|regfile|data~85_q ;
wire \data|regfile|data~101_q ;
wire \data|regfile|data~53_q ;
wire \data|regfile|data~37_q ;
wire \data|regfile|data~21_q ;
wire \data|regfile|data~5_q ;
wire \data|regfile|data~208_combout ;
wire \data|regfile|data~69_q ;
wire \data|regfile|data~212_combout ;
wire \data|ALU|Add0~18 ;
wire \data|ALU|Add0~21_sumout ;
wire \data|regfilemux|f[5]~5_combout ;
wire \data|regfile|data~117_q ;
wire \data|regfile|data~216_combout ;
wire \data|regfile|data~220_combout ;
wire \data|ALU|Add0~22 ;
wire \data|ALU|Add0~25_sumout ;
wire \data|ALU|Selector9~1_combout ;
wire \mem_rdata[6]~input_o ;
wire \data|storemux|f[0]~2_combout ;
wire \data|regfile|data~240_combout ;
wire \data|regfile|data~244_combout ;
wire \data|ALU|Add0~26 ;
wire \data|ALU|Add0~29_sumout ;
wire \data|ALU|Selector8~1_combout ;
wire \mem_rdata[7]~input_o ;
wire \data|storemux|f[1]~1_combout ;
wire \data|regfile|data~8_q ;
wire \data|regfile|data~256_combout ;
wire \data|regfile|data~72_q ;
wire \data|regfile|data~260_combout ;
wire \data|ALU|Add0~30 ;
wire \data|ALU|Add0~33_sumout ;
wire \data|regfilemux|f[8]~8_combout ;
wire \data|regfile|data~120_q ;
wire \data|regfile|data~264_combout ;
wire \data|regfile|data~268_combout ;
wire \data|ALU|Selector7~0_combout ;
wire \data|ALU|Selector7~1_combout ;
wire \mem_rdata[8]~input_o ;
wire \data|storemux|f[2]~0_combout ;
wire \data|regfile|data~128_combout ;
wire \data|regfile|data~132_combout ;
wire \data|ALU|Add0~1_sumout ;
wire \data|ALU|Selector15~2_combout ;
wire \mem_rdata[0]~input_o ;
wire \data|IR|data[0]~feeder_combout ;
wire \data|ALU|Add0~5_sumout ;
wire \data|ALU|Selector14~1_combout ;
wire \mem_rdata[1]~input_o ;
wire \data|ALU|Add0~9_sumout ;
wire \data|ALU|Selector13~1_combout ;
wire \mem_rdata[2]~input_o ;
wire \data|regfile|data~121_q ;
wire \data|regfile|data~105_q ;
wire \data|regfile|data~57feeder_combout ;
wire \data|regfile|data~57_q ;
wire \data|regfile|data~25feeder_combout ;
wire \data|regfile|data~25_q ;
wire \data|regfile|data~9_q ;
wire \data|regfile|data~272_combout ;
wire \data|regfile|data~89_q ;
wire \data|regfile|data~73_q ;
wire \data|regfile|data~276_combout ;
wire \data|ALU|Add0~34 ;
wire \data|ALU|Add0~37_sumout ;
wire \data|regfilemux|f[9]~9_combout ;
wire \data|regfile|data~41_q ;
wire \data|regfile|data~280_combout ;
wire \data|regfile|data~284_combout ;
wire \data|ALU|Selector6~0_combout ;
wire \data|ALU|Selector6~1_combout ;
wire \mem_rdata[9]~input_o ;
wire \data|regfile|data~388_combout ;
wire \data|regfile|data~58_q ;
wire \data|regfile|data~26feeder_combout ;
wire \data|regfile|data~26_q ;
wire \data|regfile|data~42_q ;
wire \data|regfile|data~10_q ;
wire \data|regfile|data~296_combout ;
wire \data|regfile|data~106_q ;
wire \data|regfile|data~90_q ;
wire \data|regfile|data~74_q ;
wire \data|regfile|data~300_combout ;
wire \data|ALU|Add0~38 ;
wire \data|ALU|Add0~41_sumout ;
wire \data|regfilemux|f[10]~10_combout ;
wire \data|regfile|data~122_q ;
wire \data|regfile|data~288_combout ;
wire \data|regfile|data~292_combout ;
wire \data|ALU|Selector5~0_combout ;
wire \data|ALU|Selector5~1_combout ;
wire \mem_rdata[10]~input_o ;
wire \data|regfile|data~94_q ;
wire \data|regfile|data~62feeder_combout ;
wire \data|regfile|data~62_q ;
wire \data|regfile|data~46_q ;
wire \data|regfile|data~30feeder_combout ;
wire \data|regfile|data~30_q ;
wire \data|regfile|data~14_q ;
wire \data|regfile|data~360_combout ;
wire \data|regfile|data~110_q ;
wire \data|regfile|data~126_q ;
wire \data|regfile|data~78_q ;
wire \data|regfile|data~364_combout ;
wire \data|regfile|data~352_combout ;
wire \data|regfile|data~356_combout ;
wire \data|ALU|Selector1~0_combout ;
wire \data|regfilemux|f[14]~14_combout ;
wire \data|regfile|data~127_q ;
wire \data|regfile|data~111_q ;
wire \data|regfile|data~31feeder_combout ;
wire \data|regfile|data~31_q ;
wire \data|regfile|data~47_q ;
wire \data|regfile|data~63feeder_combout ;
wire \data|regfile|data~63_q ;
wire \data|regfile|data~15_q ;
wire \data|regfile|data~376_combout ;
wire \data|regfile|data~95feeder_combout ;
wire \data|regfile|data~95_q ;
wire \data|regfile|data~79_q ;
wire \data|regfile|data~380_combout ;
wire \data|regfile|data~368_combout ;
wire \data|regfile|data~372_combout ;
wire \data|regfile|data~60feeder_combout ;
wire \data|regfile|data~60_q ;
wire \data|regfile|data~44_q ;
wire \data|regfile|data~28feeder_combout ;
wire \data|regfile|data~28_q ;
wire \data|regfile|data~12_q ;
wire \data|regfile|data~328_combout ;
wire \data|regfile|data~108_q ;
wire \data|regfile|data~92_q ;
wire \data|regfile|data~76_q ;
wire \data|regfile|data~332_combout ;
wire \data|ALU|Selector3~0_combout ;
wire \data|regfilemux|f[12]~12_combout ;
wire \data|regfile|data~124_q ;
wire \data|regfile|data~320_combout ;
wire \data|regfile|data~324_combout ;
wire \data|ALU|Add0~42 ;
wire \data|ALU|Add0~46 ;
wire \data|ALU|Add0~50 ;
wire \data|ALU|Add0~54 ;
wire \data|ALU|Add0~58 ;
wire \data|ALU|Add0~61_sumout ;
wire \data|regfilemux|f[15]~15_combout ;
wire \data|gencc|WideOr0~1_combout ;
wire \data|gencc|WideOr0~2_combout ;
wire \data|gencc|WideOr0~0_combout ;
wire \data|gencc|out[0]~0_combout ;
wire \data|gencc|WideOr0~combout ;
wire \data|cccomp|out~combout ;
wire \Control|next_state.br~0_combout ;
wire \Control|state.br~q ;
wire \Control|next_state.br_taken~0_combout ;
wire \Control|state.br_taken~q ;
wire \Control|Selector0~0_combout ;
wire \Control|Selector0~2_combout ;
wire \Control|state.fetch1~q ;
wire \Control|Selector1~0_combout ;
wire \Control|state.fetch2~q ;
wire \Control|next_state.fetch3~0_combout ;
wire \Control|state.fetch3~q ;
wire \Control|state.decode~q ;
wire \Control|next_state.s_add~0_combout ;
wire \Control|state.s_add~q ;
wire \Control|WideOr1~0_combout ;
wire \data|regfile|data~385_combout ;
wire \data|regfile|data~123_q ;
wire \data|regfile|data~59_q ;
wire \data|regfile|data~43_q ;
wire \data|regfile|data~11_q ;
wire \data|regfile|data~312_combout ;
wire \data|regfile|data~107_q ;
wire \data|regfile|data~91_q ;
wire \data|regfile|data~75_q ;
wire \data|regfile|data~316_combout ;
wire \data|ALU|Add0~45_sumout ;
wire \data|regfilemux|f[11]~11_combout ;
wire \data|regfile|data~27_q ;
wire \data|regfile|data~304_combout ;
wire \data|regfile|data~308_combout ;
wire \data|ALU|Selector4~0_combout ;
wire \data|ALU|Selector4~1_combout ;
wire \mem_rdata[11]~input_o ;
wire \data|regfile|data~384_combout ;
wire \data|regfile|data~93_q ;
wire \data|regfile|data~109_q ;
wire \data|regfile|data~29feeder_combout ;
wire \data|regfile|data~29_q ;
wire \data|regfile|data~45_q ;
wire \data|regfile|data~61feeder_combout ;
wire \data|regfile|data~61_q ;
wire \data|regfile|data~13_q ;
wire \data|regfile|data~336_combout ;
wire \data|regfile|data~77_q ;
wire \data|regfile|data~340_combout ;
wire \data|ALU|Selector2~0_combout ;
wire \data|regfilemux|f[13]~13_combout ;
wire \data|regfile|data~125_q ;
wire \data|regfile|data~344_combout ;
wire \data|regfile|data~348_combout ;
wire \data|ALU|Add0~53_sumout ;
wire \data|ALU|Selector2~1_combout ;
wire \mem_rdata[13]~input_o ;
wire \Control|next_state.calc_addr~0_combout ;
wire \Control|state.calc_addr~q ;
wire \data|ALU|Add0~57_sumout ;
wire \data|ALU|Selector1~1_combout ;
wire \mem_rdata[14]~input_o ;
wire \Control|next_state.s_and~0_combout ;
wire \Control|state.s_and~q ;
wire \data|ALU|Selector0~0_combout ;
wire \data|ALU|Selector0~1_combout ;
wire \mem_rdata[15]~input_o ;
wire \data|IR|data[15]~feeder_combout ;
wire \Control|next_state.s_not~0_combout ;
wire \Control|state.s_not~q ;
wire \data|ALU|Selector10~0_combout ;
wire \data|ALU|Selector10~1_combout ;
wire \mem_rdata[5]~input_o ;
wire \data|ALU|Add0~49_sumout ;
wire \data|ALU|Selector3~1_combout ;
wire \mem_rdata[12]~input_o ;
wire \Control|Equal3~0_combout ;
wire \Control|Selector2~0_combout ;
wire \Control|state.ldr1~q ;
wire \Control|mdrmux_sel~2_combout ;
wire \data|mar|data[0]~0_combout ;
wire \data|mar|data[1]~feeder_combout ;
wire \data|pc_plus2|Add0~1_sumout ;
wire \Control|load_pc~combout ;
wire \Control|load_mar~combout ;
wire \data|mar|data[2]~feeder_combout ;
wire \data|pc_plus2|Add0~2 ;
wire \data|pc_plus2|Add0~5_sumout ;
wire \data|mar|data[3]~feeder_combout ;
wire \data|pc_plus2|Add0~6 ;
wire \data|pc_plus2|Add0~9_sumout ;
wire \data|mar|data[4]~feeder_combout ;
wire \data|pc_plus2|Add0~10 ;
wire \data|pc_plus2|Add0~13_sumout ;
wire \data|mar|data[5]~feeder_combout ;
wire \data|pc_plus2|Add0~14 ;
wire \data|pc_plus2|Add0~17_sumout ;
wire \data|mar|data[6]~feeder_combout ;
wire \data|pc_plus2|Add0~18 ;
wire \data|pc_plus2|Add0~21_sumout ;
wire \data|mar|data[7]~feeder_combout ;
wire \data|pc_plus2|Add0~22 ;
wire \data|pc_plus2|Add0~25_sumout ;
wire \data|mar|data[8]~feeder_combout ;
wire \data|pc_plus2|Add0~26 ;
wire \data|pc_plus2|Add0~29_sumout ;
wire \data|mar|data[9]~feeder_combout ;
wire \data|pc_plus2|Add0~30 ;
wire \data|pc_plus2|Add0~33_sumout ;
wire \data|mar|data[10]~feeder_combout ;
wire \data|pc_plus2|Add0~34 ;
wire \data|pc_plus2|Add0~37_sumout ;
wire \data|mar|data[11]~feeder_combout ;
wire \data|pc_plus2|Add0~38 ;
wire \data|pc_plus2|Add0~41_sumout ;
wire \data|mar|data[12]~feeder_combout ;
wire \data|pc_plus2|Add0~42 ;
wire \data|pc_plus2|Add0~45_sumout ;
wire \data|mar|data[13]~feeder_combout ;
wire \data|pc_plus2|Add0~46 ;
wire \data|pc_plus2|Add0~49_sumout ;
wire \data|mar|data[14]~feeder_combout ;
wire \data|pc_plus2|Add0~50 ;
wire \data|pc_plus2|Add0~53_sumout ;
wire \data|mar|data[15]~feeder_combout ;
wire \data|pc_plus2|Add0~54 ;
wire \data|pc_plus2|Add0~57_sumout ;
wire [15:0] \data|mar|data ;
wire [15:0] \data|mdr|data ;
wire [15:0] \data|pc|data ;
wire [15:0] \data|IR|data ;
wire [2:0] \data|CC|data ;
wire [3:0] \Control|aluop ;


// Location: IOOBUF_X53_Y13_N20
stratixiii_io_obuf \mem_read~output (
	.i(!\Control|mdrmux_sel~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\mem_read~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_read~output .bus_hold = "false";
defparam \mem_read~output .open_drain_output = "false";
defparam \mem_read~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y11_N51
stratixiii_io_obuf \mem_write~output (
	.i(\Control|state.str2~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\mem_write~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_write~output .bus_hold = "false";
defparam \mem_write~output .open_drain_output = "false";
defparam \mem_write~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N20
stratixiii_io_obuf \mem_byte_enable[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\mem_byte_enable[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_byte_enable[0]~output .bus_hold = "false";
defparam \mem_byte_enable[0]~output .open_drain_output = "false";
defparam \mem_byte_enable[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y0_N20
stratixiii_io_obuf \mem_byte_enable[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\mem_byte_enable[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_byte_enable[1]~output .bus_hold = "false";
defparam \mem_byte_enable[1]~output .open_drain_output = "false";
defparam \mem_byte_enable[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N95
stratixiii_io_obuf \mem_address[0]~output (
	.i(\data|mar|data [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\mem_address[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_address[0]~output .bus_hold = "false";
defparam \mem_address[0]~output .open_drain_output = "false";
defparam \mem_address[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N64
stratixiii_io_obuf \mem_address[1]~output (
	.i(\data|mar|data [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\mem_address[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_address[1]~output .bus_hold = "false";
defparam \mem_address[1]~output .open_drain_output = "false";
defparam \mem_address[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N33
stratixiii_io_obuf \mem_address[2]~output (
	.i(\data|mar|data [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\mem_address[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_address[2]~output .bus_hold = "false";
defparam \mem_address[2]~output .open_drain_output = "false";
defparam \mem_address[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
stratixiii_io_obuf \mem_address[3]~output (
	.i(\data|mar|data [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\mem_address[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_address[3]~output .bus_hold = "false";
defparam \mem_address[3]~output .open_drain_output = "false";
defparam \mem_address[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N113
stratixiii_io_obuf \mem_address[4]~output (
	.i(\data|mar|data [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\mem_address[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_address[4]~output .bus_hold = "false";
defparam \mem_address[4]~output .open_drain_output = "false";
defparam \mem_address[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N82
stratixiii_io_obuf \mem_address[5]~output (
	.i(\data|mar|data [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\mem_address[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_address[5]~output .bus_hold = "false";
defparam \mem_address[5]~output .open_drain_output = "false";
defparam \mem_address[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y10_N51
stratixiii_io_obuf \mem_address[6]~output (
	.i(\data|mar|data [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\mem_address[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_address[6]~output .bus_hold = "false";
defparam \mem_address[6]~output .open_drain_output = "false";
defparam \mem_address[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N51
stratixiii_io_obuf \mem_address[7]~output (
	.i(\data|mar|data [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\mem_address[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_address[7]~output .bus_hold = "false";
defparam \mem_address[7]~output .open_drain_output = "false";
defparam \mem_address[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N20
stratixiii_io_obuf \mem_address[8]~output (
	.i(\data|mar|data [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\mem_address[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_address[8]~output .bus_hold = "false";
defparam \mem_address[8]~output .open_drain_output = "false";
defparam \mem_address[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N82
stratixiii_io_obuf \mem_address[9]~output (
	.i(\data|mar|data [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\mem_address[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_address[9]~output .bus_hold = "false";
defparam \mem_address[9]~output .open_drain_output = "false";
defparam \mem_address[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N113
stratixiii_io_obuf \mem_address[10]~output (
	.i(\data|mar|data [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\mem_address[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_address[10]~output .bus_hold = "false";
defparam \mem_address[10]~output .open_drain_output = "false";
defparam \mem_address[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y11_N113
stratixiii_io_obuf \mem_address[11]~output (
	.i(\data|mar|data [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\mem_address[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_address[11]~output .bus_hold = "false";
defparam \mem_address[11]~output .open_drain_output = "false";
defparam \mem_address[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N20
stratixiii_io_obuf \mem_address[12]~output (
	.i(\data|mar|data [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\mem_address[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_address[12]~output .bus_hold = "false";
defparam \mem_address[12]~output .open_drain_output = "false";
defparam \mem_address[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N113
stratixiii_io_obuf \mem_address[13]~output (
	.i(\data|mar|data [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\mem_address[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_address[13]~output .bus_hold = "false";
defparam \mem_address[13]~output .open_drain_output = "false";
defparam \mem_address[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N113
stratixiii_io_obuf \mem_address[14]~output (
	.i(\data|mar|data [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\mem_address[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_address[14]~output .bus_hold = "false";
defparam \mem_address[14]~output .open_drain_output = "false";
defparam \mem_address[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y11_N20
stratixiii_io_obuf \mem_address[15]~output (
	.i(\data|mar|data [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\mem_address[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_address[15]~output .bus_hold = "false";
defparam \mem_address[15]~output .open_drain_output = "false";
defparam \mem_address[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N51
stratixiii_io_obuf \mem_wdata[0]~output (
	.i(\data|mdr|data [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\mem_wdata[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_wdata[0]~output .bus_hold = "false";
defparam \mem_wdata[0]~output .open_drain_output = "false";
defparam \mem_wdata[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N20
stratixiii_io_obuf \mem_wdata[1]~output (
	.i(\data|mdr|data [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\mem_wdata[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_wdata[1]~output .bus_hold = "false";
defparam \mem_wdata[1]~output .open_drain_output = "false";
defparam \mem_wdata[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N51
stratixiii_io_obuf \mem_wdata[2]~output (
	.i(\data|mdr|data [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\mem_wdata[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_wdata[2]~output .bus_hold = "false";
defparam \mem_wdata[2]~output .open_drain_output = "false";
defparam \mem_wdata[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N82
stratixiii_io_obuf \mem_wdata[3]~output (
	.i(\data|mdr|data [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\mem_wdata[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_wdata[3]~output .bus_hold = "false";
defparam \mem_wdata[3]~output .open_drain_output = "false";
defparam \mem_wdata[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N2
stratixiii_io_obuf \mem_wdata[4]~output (
	.i(\data|mdr|data [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\mem_wdata[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_wdata[4]~output .bus_hold = "false";
defparam \mem_wdata[4]~output .open_drain_output = "false";
defparam \mem_wdata[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N82
stratixiii_io_obuf \mem_wdata[5]~output (
	.i(\data|mdr|data [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\mem_wdata[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_wdata[5]~output .bus_hold = "false";
defparam \mem_wdata[5]~output .open_drain_output = "false";
defparam \mem_wdata[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N82
stratixiii_io_obuf \mem_wdata[6]~output (
	.i(\data|mdr|data [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\mem_wdata[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_wdata[6]~output .bus_hold = "false";
defparam \mem_wdata[6]~output .open_drain_output = "false";
defparam \mem_wdata[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y14_N33
stratixiii_io_obuf \mem_wdata[7]~output (
	.i(\data|mdr|data [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\mem_wdata[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_wdata[7]~output .bus_hold = "false";
defparam \mem_wdata[7]~output .open_drain_output = "false";
defparam \mem_wdata[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N51
stratixiii_io_obuf \mem_wdata[8]~output (
	.i(\data|mdr|data [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\mem_wdata[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_wdata[8]~output .bus_hold = "false";
defparam \mem_wdata[8]~output .open_drain_output = "false";
defparam \mem_wdata[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N51
stratixiii_io_obuf \mem_wdata[9]~output (
	.i(\data|mdr|data [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\mem_wdata[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_wdata[9]~output .bus_hold = "false";
defparam \mem_wdata[9]~output .open_drain_output = "false";
defparam \mem_wdata[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N20
stratixiii_io_obuf \mem_wdata[10]~output (
	.i(\data|mdr|data [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\mem_wdata[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_wdata[10]~output .bus_hold = "false";
defparam \mem_wdata[10]~output .open_drain_output = "false";
defparam \mem_wdata[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y10_N113
stratixiii_io_obuf \mem_wdata[11]~output (
	.i(\data|mdr|data [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\mem_wdata[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_wdata[11]~output .bus_hold = "false";
defparam \mem_wdata[11]~output .open_drain_output = "false";
defparam \mem_wdata[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N33
stratixiii_io_obuf \mem_wdata[12]~output (
	.i(\data|mdr|data [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\mem_wdata[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_wdata[12]~output .bus_hold = "false";
defparam \mem_wdata[12]~output .open_drain_output = "false";
defparam \mem_wdata[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y10_N20
stratixiii_io_obuf \mem_wdata[13]~output (
	.i(\data|mdr|data [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\mem_wdata[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_wdata[13]~output .bus_hold = "false";
defparam \mem_wdata[13]~output .open_drain_output = "false";
defparam \mem_wdata[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y13_N51
stratixiii_io_obuf \mem_wdata[14]~output (
	.i(\data|mdr|data [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\mem_wdata[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_wdata[14]~output .bus_hold = "false";
defparam \mem_wdata[14]~output .open_drain_output = "false";
defparam \mem_wdata[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N113
stratixiii_io_obuf \mem_wdata[15]~output (
	.i(\data|mdr|data [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\mem_wdata[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_wdata[15]~output .bus_hold = "false";
defparam \mem_wdata[15]~output .open_drain_output = "false";
defparam \mem_wdata[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y28_N1
stratixiii_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G3
stratixiii_clkena \clk~inputclkctrl (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X53_Y11_N63
stratixiii_io_ibuf \mem_resp~input (
	.i(mem_resp),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\mem_resp~input_o ));
// synopsys translate_off
defparam \mem_resp~input .bus_hold = "false";
defparam \mem_resp~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X32_Y14_N34
stratixiii_lcell_comb \data|ALU|Selector15~0 (
// Equation(s):
// \data|ALU|Selector15~0_combout  = ( \Control|aluop [1] & ( \Control|aluop [0] ) )

	.dataa(gnd),
	.datab(!\Control|aluop [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Control|aluop [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector15~0 .extended_lut = "off";
defparam \data|ALU|Selector15~0 .lut_mask = 64'h0000000033333333;
defparam \data|ALU|Selector15~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X35_Y11_N30
stratixiii_lcell_comb \Control|Selector0~1 (
// Equation(s):
// \Control|Selector0~1_combout  = ( \data|IR|data [13] & ( \Control|state.calc_addr~q  & ( (\data|IR|data [14] & !\data|IR|data [15]) ) ) ) # ( \data|IR|data [13] & ( !\Control|state.calc_addr~q  & ( (!\Control|state.decode~q ) # ((\data|IR|data [14] & 
// !\data|IR|data [15])) ) ) ) # ( !\data|IR|data [13] & ( !\Control|state.calc_addr~q  & ( (!\Control|state.decode~q ) # ((!\data|IR|data [12] & (!\data|IR|data [14] & !\data|IR|data [15])) # (\data|IR|data [12] & ((!\data|IR|data [14]) # (!\data|IR|data 
// [15])))) ) ) )

	.dataa(!\data|IR|data [12]),
	.datab(!\Control|state.decode~q ),
	.datac(!\data|IR|data [14]),
	.datad(!\data|IR|data [15]),
	.datae(!\data|IR|data [13]),
	.dataf(!\Control|state.calc_addr~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|Selector0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|Selector0~1 .extended_lut = "off";
defparam \Control|Selector0~1 .lut_mask = 64'hFDDCCFCC00000F00;
defparam \Control|Selector0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X35_Y11_N0
stratixiii_lcell_comb \Control|next_state.str1~0 (
// Equation(s):
// \Control|next_state.str1~0_combout  = ( \Control|state.calc_addr~q  & ( (!\data|IR|data [15] & (\data|IR|data [13] & (\data|IR|data [12] & \data|IR|data [14]))) ) )

	.dataa(!\data|IR|data [15]),
	.datab(!\data|IR|data [13]),
	.datac(!\data|IR|data [12]),
	.datad(!\data|IR|data [14]),
	.datae(gnd),
	.dataf(!\Control|state.calc_addr~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|next_state.str1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|next_state.str1~0 .extended_lut = "off";
defparam \Control|next_state.str1~0 .lut_mask = 64'h0000000000020002;
defparam \Control|next_state.str1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y11_N1
dffeas \Control|state.str1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Control|next_state.str1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control|state.str1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control|state.str1 .is_wysiwyg = "true";
defparam \Control|state.str1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N6
stratixiii_lcell_comb \Control|Selector3~0 (
// Equation(s):
// \Control|Selector3~0_combout  = ( \Control|state.str1~q  ) # ( !\Control|state.str1~q  & ( (!\mem_resp~input_o  & \Control|state.str2~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mem_resp~input_o ),
	.datad(!\Control|state.str2~q ),
	.datae(gnd),
	.dataf(!\Control|state.str1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|Selector3~0 .extended_lut = "off";
defparam \Control|Selector3~0 .lut_mask = 64'h00F000F0FFFFFFFF;
defparam \Control|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y11_N7
dffeas \Control|state.str2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Control|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control|state.str2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control|state.str2 .is_wysiwyg = "true";
defparam \Control|state.str2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X35_Y11_N12
stratixiii_lcell_comb \Control|next_state.ldr2~0 (
// Equation(s):
// \Control|next_state.ldr2~0_combout  = ( \mem_resp~input_o  & ( \Control|state.ldr1~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Control|state.ldr1~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_resp~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|next_state.ldr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|next_state.ldr2~0 .extended_lut = "off";
defparam \Control|next_state.ldr2~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \Control|next_state.ldr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y11_N13
dffeas \Control|state.ldr2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Control|next_state.ldr2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control|state.ldr2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control|state.ldr2 .is_wysiwyg = "true";
defparam \Control|state.ldr2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y14_N32
stratixiii_lcell_comb \data|regfile|data~58feeder (
// Equation(s):
// \data|regfile|data~58feeder_combout  = ( \data|regfilemux|f[10]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|regfilemux|f[10]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~58feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~58feeder .extended_lut = "off";
defparam \data|regfile|data~58feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data|regfile|data~58feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y15_N11
dffeas \data|regfile|data~80 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|f[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~384_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~80_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~80 .is_wysiwyg = "true";
defparam \data|regfile|data~80 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y12_N28
stratixiii_lcell_comb \data|regfile|data~391 (
// Equation(s):
// \data|regfile|data~391_combout  = ( !\data|IR|data [9] & ( (\data|IR|data [11] & (!\Control|WideOr1~0_combout  & \data|IR|data [10])) ) )

	.dataa(!\data|IR|data [11]),
	.datab(!\Control|WideOr1~0_combout ),
	.datac(gnd),
	.datad(!\data|IR|data [10]),
	.datae(gnd),
	.dataf(!\data|IR|data [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~391_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~391 .extended_lut = "off";
defparam \data|regfile|data~391 .lut_mask = 64'h0044004400000000;
defparam \data|regfile|data~391 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y15_N35
dffeas \data|regfile|data~96 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|regfilemux|f[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|regfile|data~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~96_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~96 .is_wysiwyg = "true";
defparam \data|regfile|data~96 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y12_N36
stratixiii_lcell_comb \data|regfile|data~387 (
// Equation(s):
// \data|regfile|data~387_combout  = ( \data|IR|data [9] & ( (!\data|IR|data [11] & (!\Control|WideOr1~0_combout  & !\data|IR|data [10])) ) )

	.dataa(!\data|IR|data [11]),
	.datab(!\Control|WideOr1~0_combout ),
	.datac(gnd),
	.datad(!\data|IR|data [10]),
	.datae(gnd),
	.dataf(!\data|IR|data [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~387_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~387 .extended_lut = "off";
defparam \data|regfile|data~387 .lut_mask = 64'h0000000088008800;
defparam \data|regfile|data~387 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y14_N9
dffeas \data|regfile|data~16 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|f[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~16 .is_wysiwyg = "true";
defparam \data|regfile|data~16 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y12_N2
stratixiii_lcell_comb \data|regfile|data~48feeder (
// Equation(s):
// \data|regfile|data~48feeder_combout  = ( \data|regfilemux|f[0]~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|regfilemux|f[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~48feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~48feeder .extended_lut = "off";
defparam \data|regfile|data~48feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data|regfile|data~48feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y12_N3
dffeas \data|regfile|data~48 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|regfile|data~48feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|regfile|data~388_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~48 .is_wysiwyg = "true";
defparam \data|regfile|data~48 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y12_N24
stratixiii_lcell_comb \data|regfile|data~390 (
// Equation(s):
// \data|regfile|data~390_combout  = ( !\data|IR|data [9] & ( (\data|IR|data [10] & (!\data|IR|data [11] & !\Control|WideOr1~0_combout )) ) )

	.dataa(gnd),
	.datab(!\data|IR|data [10]),
	.datac(!\data|IR|data [11]),
	.datad(!\Control|WideOr1~0_combout ),
	.datae(gnd),
	.dataf(!\data|IR|data [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~390_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~390 .extended_lut = "off";
defparam \data|regfile|data~390 .lut_mask = 64'h3000300000000000;
defparam \data|regfile|data~390 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y14_N5
dffeas \data|regfile|data~32 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|f[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~32 .is_wysiwyg = "true";
defparam \data|regfile|data~32 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N36
stratixiii_lcell_comb \data|regfile|data~389 (
// Equation(s):
// \data|regfile|data~389_combout  = ( !\Control|WideOr1~0_combout  & ( (!\data|IR|data [11] & (!\data|IR|data [9] & !\data|IR|data [10])) ) )

	.dataa(!\data|IR|data [11]),
	.datab(!\data|IR|data [9]),
	.datac(!\data|IR|data [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Control|WideOr1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~389_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~389 .extended_lut = "off";
defparam \data|regfile|data~389 .lut_mask = 64'h8080808000000000;
defparam \data|regfile|data~389 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y14_N1
dffeas \data|regfile|data~0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|f[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~0 .is_wysiwyg = "true";
defparam \data|regfile|data~0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y14_N4
stratixiii_lcell_comb \data|regfile|data~136 (
// Equation(s):
// \data|regfile|data~136_combout  = ( !\data|IR|data [1] & ( ((!\data|IR|data [2] & ((!\data|IR|data [0] & ((\data|regfile|data~0_q ))) # (\data|IR|data [0] & (\data|regfile|data~16_q )))) # (\data|IR|data [2] & (((\data|IR|data [0]))))) ) ) # ( 
// \data|IR|data [1] & ( ((!\data|IR|data [2] & ((!\data|IR|data [0] & ((\data|regfile|data~32_q ))) # (\data|IR|data [0] & (\data|regfile|data~48_q )))) # (\data|IR|data [2] & (((\data|IR|data [0]))))) ) )

	.dataa(!\data|regfile|data~16_q ),
	.datab(!\data|regfile|data~48_q ),
	.datac(!\data|regfile|data~32_q ),
	.datad(!\data|IR|data [2]),
	.datae(!\data|IR|data [1]),
	.dataf(!\data|IR|data [0]),
	.datag(!\data|regfile|data~0_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~136_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~136 .extended_lut = "on";
defparam \data|regfile|data~136 .lut_mask = 64'h0F000F0055FF33FF;
defparam \data|regfile|data~136 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y12_N14
stratixiii_lcell_comb \data|regfile|data~386 (
// Equation(s):
// \data|regfile|data~386_combout  = ( !\data|IR|data [9] & ( (\data|IR|data [11] & (!\Control|WideOr1~0_combout  & !\data|IR|data [10])) ) )

	.dataa(!\data|IR|data [11]),
	.datab(!\Control|WideOr1~0_combout ),
	.datac(!\data|IR|data [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|IR|data [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~386_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~386 .extended_lut = "off";
defparam \data|regfile|data~386 .lut_mask = 64'h4040404000000000;
defparam \data|regfile|data~386 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y15_N5
dffeas \data|regfile|data~64 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|f[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~64 .is_wysiwyg = "true";
defparam \data|regfile|data~64 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y15_N4
stratixiii_lcell_comb \data|regfile|data~140 (
// Equation(s):
// \data|regfile|data~140_combout  = ( !\data|IR|data [1] & ( ((!\data|regfile|data~136_combout  & (((\data|regfile|data~64_q  & \data|IR|data [2])))) # (\data|regfile|data~136_combout  & (((!\data|IR|data [2])) # (\data|regfile|data~80_q )))) ) ) # ( 
// \data|IR|data [1] & ( ((!\data|regfile|data~136_combout  & (((\data|regfile|data~96_q  & \data|IR|data [2])))) # (\data|regfile|data~136_combout  & (((!\data|IR|data [2])) # (\data|regfile|data~112_q )))) ) )

	.dataa(!\data|regfile|data~112_q ),
	.datab(!\data|regfile|data~80_q ),
	.datac(!\data|regfile|data~96_q ),
	.datad(!\data|regfile|data~136_combout ),
	.datae(!\data|IR|data [1]),
	.dataf(!\data|IR|data [2]),
	.datag(!\data|regfile|data~64_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~140_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~140 .extended_lut = "on";
defparam \data|regfile|data~140 .lut_mask = 64'h00FF00FF0F330F55;
defparam \data|regfile|data~140 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y14_N32
stratixiii_lcell_comb \data|ALU|Selector15~1 (
// Equation(s):
// \data|ALU|Selector15~1_combout  = ( \Control|state.calc_addr~q  & ( (!\Control|aluop [1] & (!\Control|aluop [0] $ (!\data|regfile|data~132_combout ))) ) ) # ( !\Control|state.calc_addr~q  & ( (!\Control|aluop [1] & (!\Control|aluop [0] $ 
// (((!\data|regfile|data~132_combout ))))) # (\Control|aluop [1] & (!\Control|aluop [0] & (\data|regfile|data~140_combout  & \data|regfile|data~132_combout ))) ) )

	.dataa(!\Control|aluop [1]),
	.datab(!\Control|aluop [0]),
	.datac(!\data|regfile|data~140_combout ),
	.datad(!\data|regfile|data~132_combout ),
	.datae(gnd),
	.dataf(!\Control|state.calc_addr~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector15~1 .extended_lut = "off";
defparam \data|ALU|Selector15~1 .lut_mask = 64'h228C228C22882288;
defparam \data|ALU|Selector15~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y15_N34
stratixiii_lcell_comb \data|regfilemux|f[0]~0 (
// Equation(s):
// \data|regfilemux|f[0]~0_combout  = ( \data|mdr|data [0] & ( (((\data|ALU|Selector15~0_combout  & \data|ALU|Add0~1_sumout )) # (\data|ALU|Selector15~1_combout )) # (\Control|state.ldr2~q ) ) ) # ( !\data|mdr|data [0] & ( (!\Control|state.ldr2~q  & 
// (((\data|ALU|Selector15~0_combout  & \data|ALU|Add0~1_sumout )) # (\data|ALU|Selector15~1_combout ))) ) )

	.dataa(!\data|ALU|Selector15~0_combout ),
	.datab(!\Control|state.ldr2~q ),
	.datac(!\data|ALU|Selector15~1_combout ),
	.datad(!\data|ALU|Add0~1_sumout ),
	.datae(gnd),
	.dataf(!\data|mdr|data [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfilemux|f[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfilemux|f[0]~0 .extended_lut = "off";
defparam \data|regfilemux|f[0]~0 .lut_mask = 64'h0C4C0C4C3F7F3F7F;
defparam \data|regfilemux|f[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y15_N21
dffeas \data|regfile|data~112 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|f[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~112_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~112 .is_wysiwyg = "true";
defparam \data|regfile|data~112 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y16_N5
dffeas \data|regfile|data~88 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|f[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~384_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~88_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~88 .is_wysiwyg = "true";
defparam \data|regfile|data~88 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y16_N25
dffeas \data|regfile|data~104 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|regfilemux|f[8]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|regfile|data~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~104_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~104 .is_wysiwyg = "true";
defparam \data|regfile|data~104 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y16_N18
stratixiii_lcell_comb \data|regfile|data~56feeder (
// Equation(s):
// \data|regfile|data~56feeder_combout  = ( \data|regfilemux|f[8]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|regfilemux|f[8]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~56feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~56feeder .extended_lut = "off";
defparam \data|regfile|data~56feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data|regfile|data~56feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y16_N19
dffeas \data|regfile|data~56 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|regfile|data~56feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|regfile|data~388_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~56 .is_wysiwyg = "true";
defparam \data|regfile|data~56 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y16_N34
stratixiii_lcell_comb \data|regfile|data~24feeder (
// Equation(s):
// \data|regfile|data~24feeder_combout  = ( \data|regfilemux|f[8]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|regfilemux|f[8]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~24feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~24feeder .extended_lut = "off";
defparam \data|regfile|data~24feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data|regfile|data~24feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y16_N35
dffeas \data|regfile|data~24 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|regfile|data~24feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|regfile|data~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~24 .is_wysiwyg = "true";
defparam \data|regfile|data~24 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y16_N29
dffeas \data|regfile|data~40 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|f[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~40 .is_wysiwyg = "true";
defparam \data|regfile|data~40 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y16_N32
stratixiii_lcell_comb \data|regfile|data~23feeder (
// Equation(s):
// \data|regfile|data~23feeder_combout  = ( \data|regfilemux|f[7]~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|regfilemux|f[7]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~23feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~23feeder .extended_lut = "off";
defparam \data|regfile|data~23feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data|regfile|data~23feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y16_N33
dffeas \data|regfile|data~23 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|regfile|data~23feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|regfile|data~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~23 .is_wysiwyg = "true";
defparam \data|regfile|data~23 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y16_N21
dffeas \data|regfile|data~39 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|f[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~39 .is_wysiwyg = "true";
defparam \data|regfile|data~39 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y16_N16
stratixiii_lcell_comb \data|regfile|data~55feeder (
// Equation(s):
// \data|regfile|data~55feeder_combout  = ( \data|regfilemux|f[7]~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|regfilemux|f[7]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~55feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~55feeder .extended_lut = "off";
defparam \data|regfile|data~55feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data|regfile|data~55feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y16_N17
dffeas \data|regfile|data~55 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|regfile|data~55feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|regfile|data~388_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~55 .is_wysiwyg = "true";
defparam \data|regfile|data~55 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y16_N37
dffeas \data|regfile|data~7 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|f[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~7 .is_wysiwyg = "true";
defparam \data|regfile|data~7 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y16_N20
stratixiii_lcell_comb \data|regfile|data~248 (
// Equation(s):
// \data|regfile|data~248_combout  = ( !\data|IR|data [1] & ( (!\data|IR|data [0] & (((\data|regfile|data~7_q  & (!\data|IR|data [2]))))) # (\data|IR|data [0] & ((((\data|IR|data [2]))) # (\data|regfile|data~23_q ))) ) ) # ( \data|IR|data [1] & ( 
// (!\data|IR|data [0] & (((\data|regfile|data~39_q  & (!\data|IR|data [2]))))) # (\data|IR|data [0] & ((((\data|regfile|data~55_q ) # (\data|IR|data [2]))))) ) )

	.dataa(!\data|IR|data [0]),
	.datab(!\data|regfile|data~23_q ),
	.datac(!\data|regfile|data~39_q ),
	.datad(!\data|IR|data [2]),
	.datae(!\data|IR|data [1]),
	.dataf(!\data|regfile|data~55_q ),
	.datag(!\data|regfile|data~7_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~248_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~248 .extended_lut = "on";
defparam \data|regfile|data~248 .lut_mask = 64'h1B550A551B555F55;
defparam \data|regfile|data~248 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y16_N23
dffeas \data|regfile|data~103 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|regfilemux|f[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|regfile|data~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~103_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~103 .is_wysiwyg = "true";
defparam \data|regfile|data~103 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y16_N21
dffeas \data|regfile|data~119 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|f[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~119_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~119 .is_wysiwyg = "true";
defparam \data|regfile|data~119 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y16_N5
dffeas \data|regfile|data~71 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|f[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~71_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~71 .is_wysiwyg = "true";
defparam \data|regfile|data~71 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y16_N4
stratixiii_lcell_comb \data|regfile|data~252 (
// Equation(s):
// \data|regfile|data~252_combout  = ( !\data|IR|data [1] & ( (!\data|regfile|data~248_combout  & (((\data|regfile|data~71_q  & (\data|IR|data [2]))))) # (\data|regfile|data~248_combout  & ((((!\data|IR|data [2]))) # (\data|regfile|data~87_q ))) ) ) # ( 
// \data|IR|data [1] & ( ((!\data|regfile|data~248_combout  & (\data|regfile|data~103_q  & (\data|IR|data [2]))) # (\data|regfile|data~248_combout  & (((!\data|IR|data [2]) # (\data|regfile|data~119_q ))))) ) )

	.dataa(!\data|regfile|data~87_q ),
	.datab(!\data|regfile|data~248_combout ),
	.datac(!\data|regfile|data~103_q ),
	.datad(!\data|IR|data [2]),
	.datae(!\data|IR|data [1]),
	.dataf(!\data|regfile|data~119_q ),
	.datag(!\data|regfile|data~71_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~252_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~252 .extended_lut = "on";
defparam \data|regfile|data~252 .lut_mask = 64'h331D330C331D333F;
defparam \data|regfile|data~252 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N0
stratixiii_lcell_comb \data|ALU|Selector8~0 (
// Equation(s):
// \data|ALU|Selector8~0_combout  = ( !\Control|aluop [0] & ( \Control|aluop [1] & ( (\data|regfile|data~244_combout  & ((!\Control|state.calc_addr~q  & ((\data|regfile|data~252_combout ))) # (\Control|state.calc_addr~q  & (\data|IR|data [5])))) ) ) ) # ( 
// \Control|aluop [0] & ( !\Control|aluop [1] & ( !\data|regfile|data~244_combout  ) ) ) # ( !\Control|aluop [0] & ( !\Control|aluop [1] & ( \data|regfile|data~244_combout  ) ) )

	.dataa(!\data|regfile|data~244_combout ),
	.datab(!\data|IR|data [5]),
	.datac(!\data|regfile|data~252_combout ),
	.datad(!\Control|state.calc_addr~q ),
	.datae(!\Control|aluop [0]),
	.dataf(!\Control|aluop [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector8~0 .extended_lut = "off";
defparam \data|ALU|Selector8~0 .lut_mask = 64'h5555AAAA05110000;
defparam \data|ALU|Selector8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N22
stratixiii_lcell_comb \data|regfilemux|f[7]~7 (
// Equation(s):
// \data|regfilemux|f[7]~7_combout  = ( \Control|state.ldr2~q  & ( \data|mdr|data [7] ) ) # ( !\Control|state.ldr2~q  & ( ((\data|ALU|Selector15~0_combout  & \data|ALU|Add0~29_sumout )) # (\data|ALU|Selector8~0_combout ) ) )

	.dataa(!\data|ALU|Selector15~0_combout ),
	.datab(!\data|ALU|Add0~29_sumout ),
	.datac(!\data|mdr|data [7]),
	.datad(!\data|ALU|Selector8~0_combout ),
	.datae(gnd),
	.dataf(!\Control|state.ldr2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfilemux|f[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfilemux|f[7]~7 .extended_lut = "off";
defparam \data|regfilemux|f[7]~7 .lut_mask = 64'h11FF11FF0F0F0F0F;
defparam \data|regfilemux|f[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y16_N3
dffeas \data|regfile|data~87 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|f[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~384_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~87_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~87 .is_wysiwyg = "true";
defparam \data|regfile|data~87 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y13_N3
dffeas \data|regfile|data~86 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|f[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~384_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~86_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~86 .is_wysiwyg = "true";
defparam \data|regfile|data~86 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y13_N7
dffeas \data|regfile|data~102 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|regfilemux|f[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|regfile|data~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~102_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~102 .is_wysiwyg = "true";
defparam \data|regfile|data~102 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y14_N17
dffeas \data|regfile|data~22 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|f[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~22 .is_wysiwyg = "true";
defparam \data|regfile|data~22 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y16_N33
dffeas \data|regfile|data~38 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|f[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~38 .is_wysiwyg = "true";
defparam \data|regfile|data~38 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y16_N9
dffeas \data|regfile|data~6 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|f[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~6 .is_wysiwyg = "true";
defparam \data|regfile|data~6 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y16_N8
stratixiii_lcell_comb \data|regfile|data~224 (
// Equation(s):
// \data|regfile|data~224_combout  = ( !\data|storemux|f[1]~1_combout  & ( (!\data|storemux|f[0]~2_combout  & (((\data|regfile|data~6_q  & (!\data|storemux|f[2]~0_combout ))))) # (\data|storemux|f[0]~2_combout  & ((((\data|storemux|f[2]~0_combout ))) # 
// (\data|regfile|data~22_q ))) ) ) # ( \data|storemux|f[1]~1_combout  & ( (!\data|storemux|f[0]~2_combout  & (((\data|regfile|data~38_q  & (!\data|storemux|f[2]~0_combout ))))) # (\data|storemux|f[0]~2_combout  & ((((\data|regfile|data~54_q ) # 
// (\data|storemux|f[2]~0_combout ))))) ) )

	.dataa(!\data|storemux|f[0]~2_combout ),
	.datab(!\data|regfile|data~22_q ),
	.datac(!\data|regfile|data~38_q ),
	.datad(!\data|storemux|f[2]~0_combout ),
	.datae(!\data|storemux|f[1]~1_combout ),
	.dataf(!\data|regfile|data~54_q ),
	.datag(!\data|regfile|data~6_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~224_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~224 .extended_lut = "on";
defparam \data|regfile|data~224 .lut_mask = 64'h1B550A551B555F55;
defparam \data|regfile|data~224 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y12_N17
dffeas \data|regfile|data~118 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|f[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~118_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~118 .is_wysiwyg = "true";
defparam \data|regfile|data~118 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y13_N21
dffeas \data|regfile|data~70 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|f[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~70_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~70 .is_wysiwyg = "true";
defparam \data|regfile|data~70 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y12_N16
stratixiii_lcell_comb \data|regfile|data~228 (
// Equation(s):
// \data|regfile|data~228_combout  = ( !\data|storemux|f[1]~1_combout  & ( (!\data|storemux|f[2]~0_combout  & ((((\data|regfile|data~224_combout ))))) # (\data|storemux|f[2]~0_combout  & ((!\data|regfile|data~224_combout  & (((\data|regfile|data~70_q )))) # 
// (\data|regfile|data~224_combout  & (\data|regfile|data~86_q )))) ) ) # ( \data|storemux|f[1]~1_combout  & ( ((!\data|storemux|f[2]~0_combout  & (((\data|regfile|data~224_combout )))) # (\data|storemux|f[2]~0_combout  & ((!\data|regfile|data~224_combout  & 
// (\data|regfile|data~102_q )) # (\data|regfile|data~224_combout  & ((\data|regfile|data~118_q )))))) ) )

	.dataa(!\data|regfile|data~86_q ),
	.datab(!\data|storemux|f[2]~0_combout ),
	.datac(!\data|regfile|data~102_q ),
	.datad(!\data|regfile|data~224_combout ),
	.datae(!\data|storemux|f[1]~1_combout ),
	.dataf(!\data|regfile|data~118_q ),
	.datag(!\data|regfile|data~70_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~228_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~228 .extended_lut = "on";
defparam \data|regfile|data~228 .lut_mask = 64'h03DD03CC03DD03FF;
defparam \data|regfile|data~228 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y13_N0
stratixiii_lcell_comb \data|ALU|Selector9~0 (
// Equation(s):
// \data|ALU|Selector9~0_combout  = ( \data|IR|data [5] & ( \Control|state.calc_addr~q  & ( (!\data|regfile|data~228_combout  & (!\Control|aluop [1] & \Control|aluop [0])) # (\data|regfile|data~228_combout  & ((!\Control|aluop [0]))) ) ) ) # ( !\data|IR|data 
// [5] & ( \Control|state.calc_addr~q  & ( (!\Control|aluop [1] & (!\data|regfile|data~228_combout  $ (!\Control|aluop [0]))) ) ) ) # ( \data|IR|data [5] & ( !\Control|state.calc_addr~q  & ( (!\Control|aluop [1] & (!\data|regfile|data~228_combout  $ 
// ((!\Control|aluop [0])))) # (\Control|aluop [1] & (\data|regfile|data~228_combout  & (!\Control|aluop [0] & \data|regfile|data~236_combout ))) ) ) ) # ( !\data|IR|data [5] & ( !\Control|state.calc_addr~q  & ( (!\Control|aluop [1] & 
// (!\data|regfile|data~228_combout  $ ((!\Control|aluop [0])))) # (\Control|aluop [1] & (\data|regfile|data~228_combout  & (!\Control|aluop [0] & \data|regfile|data~236_combout ))) ) ) )

	.dataa(!\Control|aluop [1]),
	.datab(!\data|regfile|data~228_combout ),
	.datac(!\Control|aluop [0]),
	.datad(!\data|regfile|data~236_combout ),
	.datae(!\data|IR|data [5]),
	.dataf(!\Control|state.calc_addr~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector9~0 .extended_lut = "off";
defparam \data|ALU|Selector9~0 .lut_mask = 64'h2838283828283838;
defparam \data|ALU|Selector9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y13_N6
stratixiii_lcell_comb \data|regfilemux|f[6]~6 (
// Equation(s):
// \data|regfilemux|f[6]~6_combout  = ( \Control|state.ldr2~q  & ( \data|mdr|data [6] ) ) # ( !\Control|state.ldr2~q  & ( ((\data|ALU|Add0~25_sumout  & \data|ALU|Selector15~0_combout )) # (\data|ALU|Selector9~0_combout ) ) )

	.dataa(!\data|ALU|Add0~25_sumout ),
	.datab(!\data|ALU|Selector15~0_combout ),
	.datac(!\data|mdr|data [6]),
	.datad(!\data|ALU|Selector9~0_combout ),
	.datae(gnd),
	.dataf(!\Control|state.ldr2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfilemux|f[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfilemux|f[6]~6 .extended_lut = "off";
defparam \data|regfilemux|f[6]~6 .lut_mask = 64'h11FF11FF0F0F0F0F;
defparam \data|regfilemux|f[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y16_N15
dffeas \data|regfile|data~54 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|f[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~388_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~54 .is_wysiwyg = "true";
defparam \data|regfile|data~54 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y16_N32
stratixiii_lcell_comb \data|regfile|data~232 (
// Equation(s):
// \data|regfile|data~232_combout  = ( !\data|IR|data [1] & ( (!\data|IR|data [0] & (((\data|regfile|data~6_q  & (!\data|IR|data [2]))))) # (\data|IR|data [0] & ((((\data|regfile|data~22_q ) # (\data|IR|data [2]))))) ) ) # ( \data|IR|data [1] & ( 
// (!\data|IR|data [0] & (((\data|regfile|data~38_q  & (!\data|IR|data [2]))))) # (\data|IR|data [0] & ((((\data|IR|data [2]))) # (\data|regfile|data~54_q ))) ) )

	.dataa(!\data|IR|data [0]),
	.datab(!\data|regfile|data~54_q ),
	.datac(!\data|regfile|data~38_q ),
	.datad(!\data|IR|data [2]),
	.datae(!\data|IR|data [1]),
	.dataf(!\data|regfile|data~22_q ),
	.datag(!\data|regfile|data~6_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~232_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~232 .extended_lut = "on";
defparam \data|regfile|data~232 .lut_mask = 64'h0A551B555F551B55;
defparam \data|regfile|data~232 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y13_N20
stratixiii_lcell_comb \data|regfile|data~236 (
// Equation(s):
// \data|regfile|data~236_combout  = ( !\data|IR|data [1] & ( (!\data|regfile|data~232_combout  & (((\data|regfile|data~70_q  & ((\data|IR|data [2])))))) # (\data|regfile|data~232_combout  & ((((!\data|IR|data [2]) # (\data|regfile|data~86_q ))))) ) ) # ( 
// \data|IR|data [1] & ( (!\data|regfile|data~232_combout  & (((\data|regfile|data~102_q  & ((\data|IR|data [2])))))) # (\data|regfile|data~232_combout  & ((((!\data|IR|data [2]))) # (\data|regfile|data~118_q ))) ) )

	.dataa(!\data|regfile|data~232_combout ),
	.datab(!\data|regfile|data~118_q ),
	.datac(!\data|regfile|data~102_q ),
	.datad(!\data|regfile|data~86_q ),
	.datae(!\data|IR|data [1]),
	.dataf(!\data|IR|data [2]),
	.datag(!\data|regfile|data~70_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~236_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~236 .extended_lut = "on";
defparam \data|regfile|data~236 .lut_mask = 64'h555555550A5F1B1B;
defparam \data|regfile|data~236 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y12_N9
dffeas \data|regfile|data~35 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|f[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~35 .is_wysiwyg = "true";
defparam \data|regfile|data~35 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y14_N29
dffeas \data|regfile|data~19 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|f[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~19 .is_wysiwyg = "true";
defparam \data|regfile|data~19 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y12_N35
dffeas \data|regfile|data~51 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|f[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~388_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~51 .is_wysiwyg = "true";
defparam \data|regfile|data~51 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y12_N29
dffeas \data|regfile|data~3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|f[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~3 .is_wysiwyg = "true";
defparam \data|regfile|data~3 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y12_N8
stratixiii_lcell_comb \data|regfile|data~184 (
// Equation(s):
// \data|regfile|data~184_combout  = ( !\data|IR|data [1] & ( (!\data|IR|data [2] & ((!\data|IR|data [0] & (\data|regfile|data~3_q )) # (\data|IR|data [0] & (((\data|regfile|data~19_q )))))) # (\data|IR|data [2] & (\data|IR|data [0])) ) ) # ( \data|IR|data 
// [1] & ( (!\data|IR|data [2] & ((!\data|IR|data [0] & (\data|regfile|data~35_q )) # (\data|IR|data [0] & (((\data|regfile|data~51_q )))))) # (\data|IR|data [2] & (\data|IR|data [0])) ) )

	.dataa(!\data|IR|data [2]),
	.datab(!\data|IR|data [0]),
	.datac(!\data|regfile|data~35_q ),
	.datad(!\data|regfile|data~19_q ),
	.datae(!\data|IR|data [1]),
	.dataf(!\data|regfile|data~51_q ),
	.datag(!\data|regfile|data~3_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~184_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~184 .extended_lut = "on";
defparam \data|regfile|data~184 .lut_mask = 64'h193B1919193B3B3B;
defparam \data|regfile|data~184 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y12_N3
dffeas \data|regfile|data~99 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|regfilemux|f[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|regfile|data~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~99_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~99 .is_wysiwyg = "true";
defparam \data|regfile|data~99 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y12_N32
stratixiii_lcell_comb \data|regfile|data~83feeder (
// Equation(s):
// \data|regfile|data~83feeder_combout  = ( \data|regfilemux|f[3]~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|regfilemux|f[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~83feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~83feeder .extended_lut = "off";
defparam \data|regfile|data~83feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data|regfile|data~83feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y12_N33
dffeas \data|regfile|data~83 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|regfile|data~83feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|regfile|data~384_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~83_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~83 .is_wysiwyg = "true";
defparam \data|regfile|data~83 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y12_N5
dffeas \data|regfile|data~67 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|f[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~67 .is_wysiwyg = "true";
defparam \data|regfile|data~67 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y12_N4
stratixiii_lcell_comb \data|regfile|data~188 (
// Equation(s):
// \data|regfile|data~188_combout  = ( !\data|IR|data [1] & ( ((!\data|regfile|data~184_combout  & (\data|regfile|data~67_q  & ((\data|IR|data [2])))) # (\data|regfile|data~184_combout  & (((!\data|IR|data [2]) # (\data|regfile|data~83_q ))))) ) ) # ( 
// \data|IR|data [1] & ( (!\data|regfile|data~184_combout  & (((\data|regfile|data~99_q  & ((\data|IR|data [2])))))) # (\data|regfile|data~184_combout  & ((((!\data|IR|data [2]))) # (\data|regfile|data~115_q ))) ) )

	.dataa(!\data|regfile|data~115_q ),
	.datab(!\data|regfile|data~184_combout ),
	.datac(!\data|regfile|data~99_q ),
	.datad(!\data|regfile|data~83_q ),
	.datae(!\data|IR|data [1]),
	.dataf(!\data|IR|data [2]),
	.datag(!\data|regfile|data~67_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~188_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~188 .extended_lut = "on";
defparam \data|regfile|data~188 .lut_mask = 64'h333333330C3F1D1D;
defparam \data|regfile|data~188 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y15_N37
dffeas \data|regfile|data~114 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|f[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~114_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~114 .is_wysiwyg = "true";
defparam \data|regfile|data~114 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y15_N19
dffeas \data|regfile|data~98 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|regfilemux|f[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|regfile|data~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~98_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~98 .is_wysiwyg = "true";
defparam \data|regfile|data~98 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y12_N28
stratixiii_lcell_comb \data|regfile|data~50feeder (
// Equation(s):
// \data|regfile|data~50feeder_combout  = ( \data|regfilemux|f[2]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|regfilemux|f[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~50feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~50feeder .extended_lut = "off";
defparam \data|regfile|data~50feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data|regfile|data~50feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y12_N29
dffeas \data|regfile|data~50 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|regfile|data~50feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|regfile|data~388_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~50 .is_wysiwyg = "true";
defparam \data|regfile|data~50 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y12_N25
dffeas \data|regfile|data~34 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|f[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~34 .is_wysiwyg = "true";
defparam \data|regfile|data~34 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y14_N27
dffeas \data|regfile|data~18 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|f[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~18 .is_wysiwyg = "true";
defparam \data|regfile|data~18 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y12_N5
dffeas \data|regfile|data~2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|f[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~2 .is_wysiwyg = "true";
defparam \data|regfile|data~2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y12_N24
stratixiii_lcell_comb \data|regfile|data~168 (
// Equation(s):
// \data|regfile|data~168_combout  = ( !\data|IR|data [1] & ( ((!\data|IR|data [0] & (\data|regfile|data~2_q  & ((!\data|IR|data [2])))) # (\data|IR|data [0] & (((\data|IR|data [2]) # (\data|regfile|data~18_q ))))) ) ) # ( \data|IR|data [1] & ( 
// (!\data|IR|data [0] & (((\data|regfile|data~34_q  & ((!\data|IR|data [2])))))) # (\data|IR|data [0] & ((((\data|IR|data [2]))) # (\data|regfile|data~50_q ))) ) )

	.dataa(!\data|regfile|data~50_q ),
	.datab(!\data|IR|data [0]),
	.datac(!\data|regfile|data~34_q ),
	.datad(!\data|regfile|data~18_q ),
	.datae(!\data|IR|data [1]),
	.dataf(!\data|IR|data [2]),
	.datag(!\data|regfile|data~2_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~168_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~168 .extended_lut = "on";
defparam \data|regfile|data~168 .lut_mask = 64'h0C3F1D1D33333333;
defparam \data|regfile|data~168 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y15_N1
dffeas \data|regfile|data~66 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|f[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~66 .is_wysiwyg = "true";
defparam \data|regfile|data~66 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y15_N0
stratixiii_lcell_comb \data|regfile|data~172 (
// Equation(s):
// \data|regfile|data~172_combout  = ( !\data|IR|data [1] & ( ((!\data|regfile|data~168_combout  & (((\data|regfile|data~66_q  & \data|IR|data [2])))) # (\data|regfile|data~168_combout  & (((!\data|IR|data [2])) # (\data|regfile|data~82_q )))) ) ) # ( 
// \data|IR|data [1] & ( ((!\data|regfile|data~168_combout  & (((\data|regfile|data~98_q  & \data|IR|data [2])))) # (\data|regfile|data~168_combout  & (((!\data|IR|data [2])) # (\data|regfile|data~114_q )))) ) )

	.dataa(!\data|regfile|data~82_q ),
	.datab(!\data|regfile|data~114_q ),
	.datac(!\data|regfile|data~98_q ),
	.datad(!\data|regfile|data~168_combout ),
	.datae(!\data|IR|data [1]),
	.dataf(!\data|IR|data [2]),
	.datag(!\data|regfile|data~66_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~172_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~172 .extended_lut = "on";
defparam \data|regfile|data~172 .lut_mask = 64'h00FF00FF0F550F33;
defparam \data|regfile|data~172 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y14_N38
stratixiii_lcell_comb \data|ALU|Selector13~0 (
// Equation(s):
// \data|ALU|Selector13~0_combout  = ( \data|regfile|data~172_combout  & ( \Control|aluop [0] & ( (!\Control|aluop [1] & !\data|regfile|data~164_combout ) ) ) ) # ( !\data|regfile|data~172_combout  & ( \Control|aluop [0] & ( (!\Control|aluop [1] & 
// !\data|regfile|data~164_combout ) ) ) ) # ( \data|regfile|data~172_combout  & ( !\Control|aluop [0] & ( (\data|regfile|data~164_combout  & ((!\Control|aluop [1]) # ((!\Control|state.calc_addr~q ) # (\data|IR|data [1])))) ) ) ) # ( 
// !\data|regfile|data~172_combout  & ( !\Control|aluop [0] & ( (\data|regfile|data~164_combout  & ((!\Control|aluop [1]) # ((\Control|state.calc_addr~q  & \data|IR|data [1])))) ) ) )

	.dataa(!\Control|aluop [1]),
	.datab(!\data|regfile|data~164_combout ),
	.datac(!\Control|state.calc_addr~q ),
	.datad(!\data|IR|data [1]),
	.datae(!\data|regfile|data~172_combout ),
	.dataf(!\Control|aluop [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector13~0 .extended_lut = "off";
defparam \data|ALU|Selector13~0 .lut_mask = 64'h2223323388888888;
defparam \data|ALU|Selector13~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y15_N18
stratixiii_lcell_comb \data|regfilemux|f[2]~2 (
// Equation(s):
// \data|regfilemux|f[2]~2_combout  = ( \data|ALU|Selector13~0_combout  & ( (!\Control|state.ldr2~q ) # (\data|mdr|data [2]) ) ) # ( !\data|ALU|Selector13~0_combout  & ( (!\Control|state.ldr2~q  & (\data|ALU|Selector15~0_combout  & ((\data|ALU|Add0~9_sumout 
// )))) # (\Control|state.ldr2~q  & (((\data|mdr|data [2])))) ) )

	.dataa(!\data|ALU|Selector15~0_combout ),
	.datab(!\Control|state.ldr2~q ),
	.datac(!\data|mdr|data [2]),
	.datad(!\data|ALU|Add0~9_sumout ),
	.datae(gnd),
	.dataf(!\data|ALU|Selector13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfilemux|f[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfilemux|f[2]~2 .extended_lut = "off";
defparam \data|regfilemux|f[2]~2 .lut_mask = 64'h03470347CFCFCFCF;
defparam \data|regfilemux|f[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y12_N31
dffeas \data|regfile|data~82 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|f[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~384_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~82_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~82 .is_wysiwyg = "true";
defparam \data|regfile|data~82 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N4
stratixiii_lcell_comb \data|regfile|data~160 (
// Equation(s):
// \data|regfile|data~160_combout  = ( !\data|storemux|f[1]~1_combout  & ( ((!\data|storemux|f[2]~0_combout  & ((!\data|storemux|f[0]~2_combout  & ((\data|regfile|data~2_q ))) # (\data|storemux|f[0]~2_combout  & (\data|regfile|data~18_q )))) # 
// (\data|storemux|f[2]~0_combout  & (((\data|storemux|f[0]~2_combout ))))) ) ) # ( \data|storemux|f[1]~1_combout  & ( ((!\data|storemux|f[2]~0_combout  & ((!\data|storemux|f[0]~2_combout  & ((\data|regfile|data~34_q ))) # (\data|storemux|f[0]~2_combout  & 
// (\data|regfile|data~50_q )))) # (\data|storemux|f[2]~0_combout  & (((\data|storemux|f[0]~2_combout ))))) ) )

	.dataa(!\data|regfile|data~50_q ),
	.datab(!\data|regfile|data~18_q ),
	.datac(!\data|regfile|data~34_q ),
	.datad(!\data|storemux|f[2]~0_combout ),
	.datae(!\data|storemux|f[1]~1_combout ),
	.dataf(!\data|storemux|f[0]~2_combout ),
	.datag(!\data|regfile|data~2_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~160_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~160 .extended_lut = "on";
defparam \data|regfile|data~160 .lut_mask = 64'h0F000F0033FF55FF;
defparam \data|regfile|data~160 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y15_N36
stratixiii_lcell_comb \data|regfile|data~164 (
// Equation(s):
// \data|regfile|data~164_combout  = ( !\data|storemux|f[1]~1_combout  & ( ((!\data|regfile|data~160_combout  & (((\data|regfile|data~66_q  & \data|storemux|f[2]~0_combout )))) # (\data|regfile|data~160_combout  & (((!\data|storemux|f[2]~0_combout )) # 
// (\data|regfile|data~82_q )))) ) ) # ( \data|storemux|f[1]~1_combout  & ( ((!\data|regfile|data~160_combout  & (((\data|regfile|data~98_q  & \data|storemux|f[2]~0_combout )))) # (\data|regfile|data~160_combout  & (((!\data|storemux|f[2]~0_combout )) # 
// (\data|regfile|data~114_q )))) ) )

	.dataa(!\data|regfile|data~82_q ),
	.datab(!\data|regfile|data~114_q ),
	.datac(!\data|regfile|data~98_q ),
	.datad(!\data|regfile|data~160_combout ),
	.datae(!\data|storemux|f[1]~1_combout ),
	.dataf(!\data|storemux|f[2]~0_combout ),
	.datag(!\data|regfile|data~66_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~164_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~164 .extended_lut = "on";
defparam \data|regfile|data~164 .lut_mask = 64'h00FF00FF0F550F33;
defparam \data|regfile|data~164 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y12_N7
dffeas \data|regfile|data~81 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|f[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~384_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~81_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~81 .is_wysiwyg = "true";
defparam \data|regfile|data~81 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y15_N33
dffeas \data|regfile|data~97 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|regfilemux|f[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|regfile|data~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~97_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~97 .is_wysiwyg = "true";
defparam \data|regfile|data~97 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y12_N4
stratixiii_lcell_comb \data|regfile|data~49feeder (
// Equation(s):
// \data|regfile|data~49feeder_combout  = ( \data|regfilemux|f[1]~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|regfilemux|f[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~49feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~49feeder .extended_lut = "off";
defparam \data|regfile|data~49feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data|regfile|data~49feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y12_N5
dffeas \data|regfile|data~49 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|regfile|data~49feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|regfile|data~388_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~49 .is_wysiwyg = "true";
defparam \data|regfile|data~49 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y14_N37
dffeas \data|regfile|data~17 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|f[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~17 .is_wysiwyg = "true";
defparam \data|regfile|data~17 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y12_N21
dffeas \data|regfile|data~33 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|f[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~33 .is_wysiwyg = "true";
defparam \data|regfile|data~33 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y12_N1
dffeas \data|regfile|data~1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|f[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~1 .is_wysiwyg = "true";
defparam \data|regfile|data~1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y12_N20
stratixiii_lcell_comb \data|regfile|data~152 (
// Equation(s):
// \data|regfile|data~152_combout  = ( !\data|IR|data [1] & ( ((!\data|IR|data [0] & (((\data|regfile|data~1_q  & !\data|IR|data [2])))) # (\data|IR|data [0] & (((\data|IR|data [2])) # (\data|regfile|data~17_q )))) ) ) # ( \data|IR|data [1] & ( 
// ((!\data|IR|data [0] & (((\data|regfile|data~33_q  & !\data|IR|data [2])))) # (\data|IR|data [0] & (((\data|IR|data [2])) # (\data|regfile|data~49_q )))) ) )

	.dataa(!\data|regfile|data~49_q ),
	.datab(!\data|regfile|data~17_q ),
	.datac(!\data|regfile|data~33_q ),
	.datad(!\data|IR|data [0]),
	.datae(!\data|IR|data [1]),
	.dataf(!\data|IR|data [2]),
	.datag(!\data|regfile|data~1_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~152_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~152 .extended_lut = "on";
defparam \data|regfile|data~152 .lut_mask = 64'h0F330F5500FF00FF;
defparam \data|regfile|data~152 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y15_N13
dffeas \data|regfile|data~65 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|f[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~65 .is_wysiwyg = "true";
defparam \data|regfile|data~65 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y15_N12
stratixiii_lcell_comb \data|regfile|data~156 (
// Equation(s):
// \data|regfile|data~156_combout  = ( !\data|IR|data [1] & ( ((!\data|regfile|data~152_combout  & (((\data|regfile|data~65_q  & \data|IR|data [2])))) # (\data|regfile|data~152_combout  & (((!\data|IR|data [2])) # (\data|regfile|data~81_q )))) ) ) # ( 
// \data|IR|data [1] & ( ((!\data|regfile|data~152_combout  & (((\data|regfile|data~97_q  & \data|IR|data [2])))) # (\data|regfile|data~152_combout  & (((!\data|IR|data [2])) # (\data|regfile|data~113_q )))) ) )

	.dataa(!\data|regfile|data~113_q ),
	.datab(!\data|regfile|data~81_q ),
	.datac(!\data|regfile|data~97_q ),
	.datad(!\data|regfile|data~152_combout ),
	.datae(!\data|IR|data [1]),
	.dataf(!\data|IR|data [2]),
	.datag(!\data|regfile|data~65_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~156_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~156 .extended_lut = "on";
defparam \data|regfile|data~156 .lut_mask = 64'h00FF00FF0F330F55;
defparam \data|regfile|data~156 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y14_N20
stratixiii_lcell_comb \data|ALU|Selector14~0 (
// Equation(s):
// \data|ALU|Selector14~0_combout  = ( \data|regfile|data~148_combout  & ( \data|regfile|data~156_combout  & ( (!\Control|aluop [0] & ((!\Control|aluop [1]) # ((!\Control|state.calc_addr~q ) # (\data|IR|data [0])))) ) ) ) # ( !\data|regfile|data~148_combout  
// & ( \data|regfile|data~156_combout  & ( (!\Control|aluop [1] & \Control|aluop [0]) ) ) ) # ( \data|regfile|data~148_combout  & ( !\data|regfile|data~156_combout  & ( (!\Control|aluop [0] & ((!\Control|aluop [1]) # ((\Control|state.calc_addr~q  & 
// \data|IR|data [0])))) ) ) ) # ( !\data|regfile|data~148_combout  & ( !\data|regfile|data~156_combout  & ( (!\Control|aluop [1] & \Control|aluop [0]) ) ) )

	.dataa(!\Control|aluop [1]),
	.datab(!\Control|state.calc_addr~q ),
	.datac(!\Control|aluop [0]),
	.datad(!\data|IR|data [0]),
	.datae(!\data|regfile|data~148_combout ),
	.dataf(!\data|regfile|data~156_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector14~0 .extended_lut = "off";
defparam \data|ALU|Selector14~0 .lut_mask = 64'h0A0AA0B00A0AE0F0;
defparam \data|ALU|Selector14~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y15_N32
stratixiii_lcell_comb \data|regfilemux|f[1]~1 (
// Equation(s):
// \data|regfilemux|f[1]~1_combout  = ( \data|mdr|data [1] & ( (((\data|ALU|Selector15~0_combout  & \data|ALU|Add0~5_sumout )) # (\data|ALU|Selector14~0_combout )) # (\Control|state.ldr2~q ) ) ) # ( !\data|mdr|data [1] & ( (!\Control|state.ldr2~q  & 
// (((\data|ALU|Selector15~0_combout  & \data|ALU|Add0~5_sumout )) # (\data|ALU|Selector14~0_combout ))) ) )

	.dataa(!\data|ALU|Selector15~0_combout ),
	.datab(!\Control|state.ldr2~q ),
	.datac(!\data|ALU|Add0~5_sumout ),
	.datad(!\data|ALU|Selector14~0_combout ),
	.datae(gnd),
	.dataf(!\data|mdr|data [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfilemux|f[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfilemux|f[1]~1 .extended_lut = "off";
defparam \data|regfilemux|f[1]~1 .lut_mask = 64'h04CC04CC37FF37FF;
defparam \data|regfilemux|f[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y15_N29
dffeas \data|regfile|data~113 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|f[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~113_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~113 .is_wysiwyg = "true";
defparam \data|regfile|data~113 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N0
stratixiii_lcell_comb \data|regfile|data~144 (
// Equation(s):
// \data|regfile|data~144_combout  = ( !\data|storemux|f[1]~1_combout  & ( ((!\data|storemux|f[2]~0_combout  & ((!\data|storemux|f[0]~2_combout  & ((\data|regfile|data~1_q ))) # (\data|storemux|f[0]~2_combout  & (\data|regfile|data~17_q )))) # 
// (\data|storemux|f[2]~0_combout  & (((\data|storemux|f[0]~2_combout ))))) ) ) # ( \data|storemux|f[1]~1_combout  & ( ((!\data|storemux|f[2]~0_combout  & ((!\data|storemux|f[0]~2_combout  & ((\data|regfile|data~33_q ))) # (\data|storemux|f[0]~2_combout  & 
// (\data|regfile|data~49_q )))) # (\data|storemux|f[2]~0_combout  & (((\data|storemux|f[0]~2_combout ))))) ) )

	.dataa(!\data|regfile|data~49_q ),
	.datab(!\data|regfile|data~17_q ),
	.datac(!\data|regfile|data~33_q ),
	.datad(!\data|storemux|f[2]~0_combout ),
	.datae(!\data|storemux|f[1]~1_combout ),
	.dataf(!\data|storemux|f[0]~2_combout ),
	.datag(!\data|regfile|data~1_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~144_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~144 .extended_lut = "on";
defparam \data|regfile|data~144 .lut_mask = 64'h0F000F0033FF55FF;
defparam \data|regfile|data~144 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y15_N28
stratixiii_lcell_comb \data|regfile|data~148 (
// Equation(s):
// \data|regfile|data~148_combout  = ( !\data|storemux|f[1]~1_combout  & ( ((!\data|regfile|data~144_combout  & (((\data|regfile|data~65_q  & \data|storemux|f[2]~0_combout )))) # (\data|regfile|data~144_combout  & (((!\data|storemux|f[2]~0_combout )) # 
// (\data|regfile|data~81_q )))) ) ) # ( \data|storemux|f[1]~1_combout  & ( ((!\data|regfile|data~144_combout  & (((\data|regfile|data~97_q  & \data|storemux|f[2]~0_combout )))) # (\data|regfile|data~144_combout  & (((!\data|storemux|f[2]~0_combout )) # 
// (\data|regfile|data~113_q )))) ) )

	.dataa(!\data|regfile|data~113_q ),
	.datab(!\data|regfile|data~81_q ),
	.datac(!\data|regfile|data~97_q ),
	.datad(!\data|regfile|data~144_combout ),
	.datae(!\data|storemux|f[1]~1_combout ),
	.dataf(!\data|storemux|f[2]~0_combout ),
	.datag(!\data|regfile|data~65_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~148_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~148 .extended_lut = "on";
defparam \data|regfile|data~148 .lut_mask = 64'h00FF00FF0F330F55;
defparam \data|regfile|data~148 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y13_N0
stratixiii_lcell_comb \data|ALU|Add0~1 (
// Equation(s):
// \data|ALU|Add0~1_sumout  = SUM(( \data|regfile|data~132_combout  ) + ( (!\Control|state.calc_addr~q  & \data|regfile|data~140_combout ) ) + ( !VCC ))
// \data|ALU|Add0~2  = CARRY(( \data|regfile|data~132_combout  ) + ( (!\Control|state.calc_addr~q  & \data|regfile|data~140_combout ) ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\Control|state.calc_addr~q ),
	.datac(gnd),
	.datad(!\data|regfile|data~132_combout ),
	.datae(gnd),
	.dataf(!\data|regfile|data~140_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\data|ALU|Add0~1_sumout ),
	.cout(\data|ALU|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Add0~1 .extended_lut = "off";
defparam \data|ALU|Add0~1 .lut_mask = 64'h0000FF33000000FF;
defparam \data|ALU|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y13_N2
stratixiii_lcell_comb \data|ALU|Add0~5 (
// Equation(s):
// \data|ALU|Add0~5_sumout  = SUM(( \data|regfile|data~148_combout  ) + ( (!\Control|state.calc_addr~q  & ((\data|regfile|data~156_combout ))) # (\Control|state.calc_addr~q  & (\data|IR|data [0])) ) + ( \data|ALU|Add0~2  ))
// \data|ALU|Add0~6  = CARRY(( \data|regfile|data~148_combout  ) + ( (!\Control|state.calc_addr~q  & ((\data|regfile|data~156_combout ))) # (\Control|state.calc_addr~q  & (\data|IR|data [0])) ) + ( \data|ALU|Add0~2  ))

	.dataa(gnd),
	.datab(!\Control|state.calc_addr~q ),
	.datac(!\data|IR|data [0]),
	.datad(!\data|regfile|data~148_combout ),
	.datae(gnd),
	.dataf(!\data|regfile|data~156_combout ),
	.datag(gnd),
	.cin(\data|ALU|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|ALU|Add0~5_sumout ),
	.cout(\data|ALU|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Add0~5 .extended_lut = "off";
defparam \data|ALU|Add0~5 .lut_mask = 64'h0000FC30000000FF;
defparam \data|ALU|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y13_N4
stratixiii_lcell_comb \data|ALU|Add0~9 (
// Equation(s):
// \data|ALU|Add0~9_sumout  = SUM(( \data|regfile|data~164_combout  ) + ( (!\Control|state.calc_addr~q  & ((\data|regfile|data~172_combout ))) # (\Control|state.calc_addr~q  & (\data|IR|data [1])) ) + ( \data|ALU|Add0~6  ))
// \data|ALU|Add0~10  = CARRY(( \data|regfile|data~164_combout  ) + ( (!\Control|state.calc_addr~q  & ((\data|regfile|data~172_combout ))) # (\Control|state.calc_addr~q  & (\data|IR|data [1])) ) + ( \data|ALU|Add0~6  ))

	.dataa(gnd),
	.datab(!\Control|state.calc_addr~q ),
	.datac(!\data|IR|data [1]),
	.datad(!\data|regfile|data~164_combout ),
	.datae(gnd),
	.dataf(!\data|regfile|data~172_combout ),
	.datag(gnd),
	.cin(\data|ALU|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|ALU|Add0~9_sumout ),
	.cout(\data|ALU|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Add0~9 .extended_lut = "off";
defparam \data|ALU|Add0~9 .lut_mask = 64'h0000FC30000000FF;
defparam \data|ALU|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y13_N6
stratixiii_lcell_comb \data|ALU|Add0~13 (
// Equation(s):
// \data|ALU|Add0~13_sumout  = SUM(( (!\Control|state.calc_addr~q  & ((\data|regfile|data~188_combout ))) # (\Control|state.calc_addr~q  & (\data|IR|data [2])) ) + ( \data|regfile|data~180_combout  ) + ( \data|ALU|Add0~10  ))
// \data|ALU|Add0~14  = CARRY(( (!\Control|state.calc_addr~q  & ((\data|regfile|data~188_combout ))) # (\Control|state.calc_addr~q  & (\data|IR|data [2])) ) + ( \data|regfile|data~180_combout  ) + ( \data|ALU|Add0~10  ))

	.dataa(!\data|IR|data [2]),
	.datab(!\Control|state.calc_addr~q ),
	.datac(gnd),
	.datad(!\data|regfile|data~188_combout ),
	.datae(gnd),
	.dataf(!\data|regfile|data~180_combout ),
	.datag(gnd),
	.cin(\data|ALU|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|ALU|Add0~13_sumout ),
	.cout(\data|ALU|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Add0~13 .extended_lut = "off";
defparam \data|ALU|Add0~13 .lut_mask = 64'h0000FF00000011DD;
defparam \data|ALU|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y12_N2
stratixiii_lcell_comb \data|regfilemux|f[3]~3 (
// Equation(s):
// \data|regfilemux|f[3]~3_combout  = ( \data|ALU|Selector12~0_combout  & ( (!\Control|state.ldr2~q ) # (\data|mdr|data [3]) ) ) # ( !\data|ALU|Selector12~0_combout  & ( (!\Control|state.ldr2~q  & (((\data|ALU|Add0~13_sumout  & \data|ALU|Selector15~0_combout 
// )))) # (\Control|state.ldr2~q  & (\data|mdr|data [3])) ) )

	.dataa(!\Control|state.ldr2~q ),
	.datab(!\data|mdr|data [3]),
	.datac(!\data|ALU|Add0~13_sumout ),
	.datad(!\data|ALU|Selector15~0_combout ),
	.datae(gnd),
	.dataf(!\data|ALU|Selector12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfilemux|f[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfilemux|f[3]~3 .extended_lut = "off";
defparam \data|regfilemux|f[3]~3 .lut_mask = 64'h111B111BBBBBBBBB;
defparam \data|regfilemux|f[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y12_N21
dffeas \data|regfile|data~115 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|f[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~115_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~115 .is_wysiwyg = "true";
defparam \data|regfile|data~115 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N28
stratixiii_lcell_comb \data|regfile|data~176 (
// Equation(s):
// \data|regfile|data~176_combout  = ( !\data|storemux|f[1]~1_combout  & ( (!\data|storemux|f[0]~2_combout  & (!\data|storemux|f[2]~0_combout  & (\data|regfile|data~3_q ))) # (\data|storemux|f[0]~2_combout  & ((((\data|regfile|data~19_q ))) # 
// (\data|storemux|f[2]~0_combout ))) ) ) # ( \data|storemux|f[1]~1_combout  & ( (!\data|storemux|f[0]~2_combout  & (!\data|storemux|f[2]~0_combout  & (\data|regfile|data~35_q ))) # (\data|storemux|f[0]~2_combout  & ((((\data|regfile|data~51_q ))) # 
// (\data|storemux|f[2]~0_combout ))) ) )

	.dataa(!\data|storemux|f[0]~2_combout ),
	.datab(!\data|storemux|f[2]~0_combout ),
	.datac(!\data|regfile|data~35_q ),
	.datad(!\data|regfile|data~19_q ),
	.datae(!\data|storemux|f[1]~1_combout ),
	.dataf(!\data|regfile|data~51_q ),
	.datag(!\data|regfile|data~3_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~176_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~176 .extended_lut = "on";
defparam \data|regfile|data~176 .lut_mask = 64'h195D1919195D5D5D;
defparam \data|regfile|data~176 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y12_N20
stratixiii_lcell_comb \data|regfile|data~180 (
// Equation(s):
// \data|regfile|data~180_combout  = ( !\data|storemux|f[1]~1_combout  & ( ((!\data|storemux|f[2]~0_combout  & (((\data|regfile|data~176_combout )))) # (\data|storemux|f[2]~0_combout  & ((!\data|regfile|data~176_combout  & ((\data|regfile|data~67_q ))) # 
// (\data|regfile|data~176_combout  & (\data|regfile|data~83_q ))))) ) ) # ( \data|storemux|f[1]~1_combout  & ( ((!\data|storemux|f[2]~0_combout  & (((\data|regfile|data~176_combout )))) # (\data|storemux|f[2]~0_combout  & ((!\data|regfile|data~176_combout  
// & ((\data|regfile|data~99_q ))) # (\data|regfile|data~176_combout  & (\data|regfile|data~115_q ))))) ) )

	.dataa(!\data|regfile|data~115_q ),
	.datab(!\data|regfile|data~83_q ),
	.datac(!\data|regfile|data~99_q ),
	.datad(!\data|storemux|f[2]~0_combout ),
	.datae(!\data|storemux|f[1]~1_combout ),
	.dataf(!\data|regfile|data~176_combout ),
	.datag(!\data|regfile|data~67_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~180_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~180 .extended_lut = "on";
defparam \data|regfile|data~180 .lut_mask = 64'h000F000FFF33FF55;
defparam \data|regfile|data~180 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y14_N30
stratixiii_lcell_comb \data|ALU|Selector12~0 (
// Equation(s):
// \data|ALU|Selector12~0_combout  = ( \data|regfile|data~188_combout  & ( \Control|aluop [0] & ( (!\Control|aluop [1] & !\data|regfile|data~180_combout ) ) ) ) # ( !\data|regfile|data~188_combout  & ( \Control|aluop [0] & ( (!\Control|aluop [1] & 
// !\data|regfile|data~180_combout ) ) ) ) # ( \data|regfile|data~188_combout  & ( !\Control|aluop [0] & ( (\data|regfile|data~180_combout  & ((!\Control|aluop [1]) # ((!\Control|state.calc_addr~q ) # (\data|IR|data [2])))) ) ) ) # ( 
// !\data|regfile|data~188_combout  & ( !\Control|aluop [0] & ( (\data|regfile|data~180_combout  & ((!\Control|aluop [1]) # ((\data|IR|data [2] & \Control|state.calc_addr~q )))) ) ) )

	.dataa(!\Control|aluop [1]),
	.datab(!\data|IR|data [2]),
	.datac(!\Control|state.calc_addr~q ),
	.datad(!\data|regfile|data~180_combout ),
	.datae(!\data|regfile|data~188_combout ),
	.dataf(!\Control|aluop [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector12~0 .extended_lut = "off";
defparam \data|ALU|Selector12~0 .lut_mask = 64'h00AB00FBAA00AA00;
defparam \data|ALU|Selector12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y14_N6
stratixiii_lcell_comb \data|ALU|Selector12~1 (
// Equation(s):
// \data|ALU|Selector12~1_combout  = ((\data|ALU|Selector15~0_combout  & \data|ALU|Add0~13_sumout )) # (\data|ALU|Selector12~0_combout )

	.dataa(!\data|ALU|Selector12~0_combout ),
	.datab(!\data|ALU|Selector15~0_combout ),
	.datac(!\data|ALU|Add0~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector12~1 .extended_lut = "off";
defparam \data|ALU|Selector12~1 .lut_mask = 64'h5757575757575757;
defparam \data|ALU|Selector12~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X53_Y14_N1
stratixiii_io_ibuf \mem_rdata[3]~input (
	.i(mem_rdata[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\mem_rdata[3]~input_o ));
// synopsys translate_off
defparam \mem_rdata[3]~input .bus_hold = "false";
defparam \mem_rdata[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X33_Y14_N0
stratixiii_lcell_comb \Control|WideOr0 (
// Equation(s):
// \Control|WideOr0~combout  = ( \Control|state.str1~q  ) # ( !\Control|state.str1~q  & ( !\Control|mdrmux_sel~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Control|mdrmux_sel~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Control|state.str1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|WideOr0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|WideOr0 .extended_lut = "off";
defparam \Control|WideOr0 .lut_mask = 64'hF0F0F0F0FFFFFFFF;
defparam \Control|WideOr0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y14_N7
dffeas \data|mdr|data[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|ALU|Selector12~1_combout ),
	.asdata(\mem_rdata[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Control|mdrmux_sel~2_combout ),
	.ena(\Control|WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|mdr|data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \data|mdr|data[3] .is_wysiwyg = "true";
defparam \data|mdr|data[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y14_N34
stratixiii_lcell_comb \data|IR|data[3]~feeder (
// Equation(s):
// \data|IR|data[3]~feeder_combout  = ( \data|mdr|data [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|mdr|data [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|IR|data[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|IR|data[3]~feeder .extended_lut = "off";
defparam \data|IR|data[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data|IR|data[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y14_N35
dffeas \data|IR|data[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|IR|data[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control|state.fetch3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|IR|data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \data|IR|data[3] .is_wysiwyg = "true";
defparam \data|IR|data[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y12_N0
stratixiii_lcell_comb \data|regfilemux|f[4]~4 (
// Equation(s):
// \data|regfilemux|f[4]~4_combout  = ( \data|mdr|data [4] & ( (\data|ALU|Selector11~1_combout ) # (\Control|state.ldr2~q ) ) ) # ( !\data|mdr|data [4] & ( (!\Control|state.ldr2~q  & \data|ALU|Selector11~1_combout ) ) )

	.dataa(!\Control|state.ldr2~q ),
	.datab(gnd),
	.datac(!\data|ALU|Selector11~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|mdr|data [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfilemux|f[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfilemux|f[4]~4 .extended_lut = "off";
defparam \data|regfilemux|f[4]~4 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \data|regfilemux|f[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y12_N9
dffeas \data|regfile|data~116 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|f[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~116_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~116 .is_wysiwyg = "true";
defparam \data|regfile|data~116 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y12_N18
stratixiii_lcell_comb \data|regfile|data~84feeder (
// Equation(s):
// \data|regfile|data~84feeder_combout  = ( \data|regfilemux|f[4]~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|regfilemux|f[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~84feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~84feeder .extended_lut = "off";
defparam \data|regfile|data~84feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data|regfile|data~84feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y12_N19
dffeas \data|regfile|data~84 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|regfile|data~84feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|regfile|data~384_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~84_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~84 .is_wysiwyg = "true";
defparam \data|regfile|data~84 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y12_N1
dffeas \data|regfile|data~100 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|regfilemux|f[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|regfile|data~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~100_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~100 .is_wysiwyg = "true";
defparam \data|regfile|data~100 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y12_N17
dffeas \data|regfile|data~52 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|f[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~388_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~52 .is_wysiwyg = "true";
defparam \data|regfile|data~52 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y12_N13
dffeas \data|regfile|data~36 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|f[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~36 .is_wysiwyg = "true";
defparam \data|regfile|data~36 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y14_N10
stratixiii_lcell_comb \data|regfile|data~20feeder (
// Equation(s):
// \data|regfile|data~20feeder_combout  = ( \data|regfilemux|f[4]~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|regfilemux|f[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~20feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~20feeder .extended_lut = "off";
defparam \data|regfile|data~20feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data|regfile|data~20feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N11
dffeas \data|regfile|data~20 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|regfile|data~20feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|regfile|data~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~20 .is_wysiwyg = "true";
defparam \data|regfile|data~20 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y12_N13
dffeas \data|regfile|data~4 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|f[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~4 .is_wysiwyg = "true";
defparam \data|regfile|data~4 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N12
stratixiii_lcell_comb \data|regfile|data~192 (
// Equation(s):
// \data|regfile|data~192_combout  = ( !\data|storemux|f[1]~1_combout  & ( (!\data|storemux|f[0]~2_combout  & (((\data|regfile|data~4_q  & (!\data|storemux|f[2]~0_combout ))))) # (\data|storemux|f[0]~2_combout  & ((((\data|regfile|data~20_q ) # 
// (\data|storemux|f[2]~0_combout ))))) ) ) # ( \data|storemux|f[1]~1_combout  & ( (!\data|storemux|f[0]~2_combout  & (((\data|regfile|data~36_q  & (!\data|storemux|f[2]~0_combout ))))) # (\data|storemux|f[0]~2_combout  & ((((\data|storemux|f[2]~0_combout 
// ))) # (\data|regfile|data~52_q ))) ) )

	.dataa(!\data|storemux|f[0]~2_combout ),
	.datab(!\data|regfile|data~52_q ),
	.datac(!\data|regfile|data~36_q ),
	.datad(!\data|storemux|f[2]~0_combout ),
	.datae(!\data|storemux|f[1]~1_combout ),
	.dataf(!\data|regfile|data~20_q ),
	.datag(!\data|regfile|data~4_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~192_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~192 .extended_lut = "on";
defparam \data|regfile|data~192 .lut_mask = 64'h0A551B555F551B55;
defparam \data|regfile|data~192 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y12_N33
dffeas \data|regfile|data~68 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|f[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~68 .is_wysiwyg = "true";
defparam \data|regfile|data~68 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y12_N8
stratixiii_lcell_comb \data|regfile|data~196 (
// Equation(s):
// \data|regfile|data~196_combout  = ( !\data|storemux|f[1]~1_combout  & ( ((!\data|storemux|f[2]~0_combout  & (((\data|regfile|data~192_combout )))) # (\data|storemux|f[2]~0_combout  & ((!\data|regfile|data~192_combout  & ((\data|regfile|data~68_q ))) # 
// (\data|regfile|data~192_combout  & (\data|regfile|data~84_q ))))) ) ) # ( \data|storemux|f[1]~1_combout  & ( ((!\data|storemux|f[2]~0_combout  & (((\data|regfile|data~192_combout )))) # (\data|storemux|f[2]~0_combout  & ((!\data|regfile|data~192_combout  
// & ((\data|regfile|data~100_q ))) # (\data|regfile|data~192_combout  & (\data|regfile|data~116_q ))))) ) )

	.dataa(!\data|regfile|data~116_q ),
	.datab(!\data|regfile|data~84_q ),
	.datac(!\data|regfile|data~100_q ),
	.datad(!\data|storemux|f[2]~0_combout ),
	.datae(!\data|storemux|f[1]~1_combout ),
	.dataf(!\data|regfile|data~192_combout ),
	.datag(!\data|regfile|data~68_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~196_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~196 .extended_lut = "on";
defparam \data|regfile|data~196 .lut_mask = 64'h000F000FFF33FF55;
defparam \data|regfile|data~196 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y12_N12
stratixiii_lcell_comb \data|regfile|data~200 (
// Equation(s):
// \data|regfile|data~200_combout  = ( !\data|IR|data [1] & ( (!\data|IR|data [2] & ((!\data|IR|data [0] & (\data|regfile|data~4_q )) # (\data|IR|data [0] & (((\data|regfile|data~20_q )))))) # (\data|IR|data [2] & (\data|IR|data [0])) ) ) # ( \data|IR|data 
// [1] & ( (!\data|IR|data [2] & ((!\data|IR|data [0] & (\data|regfile|data~36_q )) # (\data|IR|data [0] & (((\data|regfile|data~52_q )))))) # (\data|IR|data [2] & (\data|IR|data [0])) ) )

	.dataa(!\data|IR|data [2]),
	.datab(!\data|IR|data [0]),
	.datac(!\data|regfile|data~36_q ),
	.datad(!\data|regfile|data~52_q ),
	.datae(!\data|IR|data [1]),
	.dataf(!\data|regfile|data~20_q ),
	.datag(!\data|regfile|data~4_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~200_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~200 .extended_lut = "on";
defparam \data|regfile|data~200 .lut_mask = 64'h1919193B3B3B193B;
defparam \data|regfile|data~200 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y12_N32
stratixiii_lcell_comb \data|regfile|data~204 (
// Equation(s):
// \data|regfile|data~204_combout  = ( !\data|IR|data [1] & ( ((!\data|regfile|data~200_combout  & (\data|regfile|data~68_q  & ((\data|IR|data [2])))) # (\data|regfile|data~200_combout  & (((!\data|IR|data [2]) # (\data|regfile|data~84_q ))))) ) ) # ( 
// \data|IR|data [1] & ( (!\data|regfile|data~200_combout  & (((\data|regfile|data~100_q  & ((\data|IR|data [2])))))) # (\data|regfile|data~200_combout  & ((((!\data|IR|data [2]))) # (\data|regfile|data~116_q ))) ) )

	.dataa(!\data|regfile|data~116_q ),
	.datab(!\data|regfile|data~200_combout ),
	.datac(!\data|regfile|data~100_q ),
	.datad(!\data|regfile|data~84_q ),
	.datae(!\data|IR|data [1]),
	.dataf(!\data|IR|data [2]),
	.datag(!\data|regfile|data~68_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~204_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~204 .extended_lut = "on";
defparam \data|regfile|data~204 .lut_mask = 64'h333333330C3F1D1D;
defparam \data|regfile|data~204 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y13_N8
stratixiii_lcell_comb \data|ALU|Add0~17 (
// Equation(s):
// \data|ALU|Add0~17_sumout  = SUM(( \data|regfile|data~196_combout  ) + ( (!\Control|state.calc_addr~q  & ((\data|regfile|data~204_combout ))) # (\Control|state.calc_addr~q  & (\data|IR|data [3])) ) + ( \data|ALU|Add0~14  ))
// \data|ALU|Add0~18  = CARRY(( \data|regfile|data~196_combout  ) + ( (!\Control|state.calc_addr~q  & ((\data|regfile|data~204_combout ))) # (\Control|state.calc_addr~q  & (\data|IR|data [3])) ) + ( \data|ALU|Add0~14  ))

	.dataa(gnd),
	.datab(!\Control|state.calc_addr~q ),
	.datac(!\data|IR|data [3]),
	.datad(!\data|regfile|data~196_combout ),
	.datae(gnd),
	.dataf(!\data|regfile|data~204_combout ),
	.datag(gnd),
	.cin(\data|ALU|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|ALU|Add0~17_sumout ),
	.cout(\data|ALU|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Add0~17 .extended_lut = "off";
defparam \data|ALU|Add0~17 .lut_mask = 64'h0000FC30000000FF;
defparam \data|ALU|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y14_N24
stratixiii_lcell_comb \data|ALU|Selector11~0 (
// Equation(s):
// \data|ALU|Selector11~0_combout  = ( !\data|regfile|data~196_combout  & ( \Control|aluop [0] & ( !\Control|aluop [1] ) ) ) # ( \data|regfile|data~196_combout  & ( !\Control|aluop [0] & ( (!\Control|aluop [1]) # ((!\Control|state.calc_addr~q  & 
// ((\data|regfile|data~204_combout ))) # (\Control|state.calc_addr~q  & (\data|IR|data [3]))) ) ) )

	.dataa(!\data|IR|data [3]),
	.datab(!\Control|state.calc_addr~q ),
	.datac(!\Control|aluop [1]),
	.datad(!\data|regfile|data~204_combout ),
	.datae(!\data|regfile|data~196_combout ),
	.dataf(!\Control|aluop [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector11~0 .extended_lut = "off";
defparam \data|ALU|Selector11~0 .lut_mask = 64'h0000F1FDF0F00000;
defparam \data|ALU|Selector11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y14_N10
stratixiii_lcell_comb \data|ALU|Selector11~1 (
// Equation(s):
// \data|ALU|Selector11~1_combout  = ( \data|ALU|Selector11~0_combout  ) # ( !\data|ALU|Selector11~0_combout  & ( (\data|ALU|Selector15~0_combout  & \data|ALU|Add0~17_sumout ) ) )

	.dataa(gnd),
	.datab(!\data|ALU|Selector15~0_combout ),
	.datac(!\data|ALU|Add0~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|ALU|Selector11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector11~1 .extended_lut = "off";
defparam \data|ALU|Selector11~1 .lut_mask = 64'h03030303FFFFFFFF;
defparam \data|ALU|Selector11~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X53_Y14_N63
stratixiii_io_ibuf \mem_rdata[4]~input (
	.i(mem_rdata[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\mem_rdata[4]~input_o ));
// synopsys translate_off
defparam \mem_rdata[4]~input .bus_hold = "false";
defparam \mem_rdata[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X33_Y14_N11
dffeas \data|mdr|data[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|ALU|Selector11~1_combout ),
	.asdata(\mem_rdata[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Control|mdrmux_sel~2_combout ),
	.ena(\Control|WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|mdr|data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \data|mdr|data[4] .is_wysiwyg = "true";
defparam \data|mdr|data[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y14_N9
dffeas \data|IR|data[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|mdr|data [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control|state.fetch3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|IR|data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \data|IR|data[4] .is_wysiwyg = "true";
defparam \data|IR|data[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y15_N33
dffeas \data|regfile|data~85 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|f[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~384_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~85_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~85 .is_wysiwyg = "true";
defparam \data|regfile|data~85 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y15_N17
dffeas \data|regfile|data~101 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|regfilemux|f[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|regfile|data~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~101_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~101 .is_wysiwyg = "true";
defparam \data|regfile|data~101 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y16_N13
dffeas \data|regfile|data~53 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|f[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~388_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~53 .is_wysiwyg = "true";
defparam \data|regfile|data~53 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y16_N25
dffeas \data|regfile|data~37 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|f[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~37 .is_wysiwyg = "true";
defparam \data|regfile|data~37 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y14_N23
dffeas \data|regfile|data~21 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|f[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~21 .is_wysiwyg = "true";
defparam \data|regfile|data~21 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y16_N1
dffeas \data|regfile|data~5 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|f[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~5 .is_wysiwyg = "true";
defparam \data|regfile|data~5 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y16_N0
stratixiii_lcell_comb \data|regfile|data~208 (
// Equation(s):
// \data|regfile|data~208_combout  = ( !\data|storemux|f[1]~1_combout  & ( (!\data|storemux|f[0]~2_combout  & (((\data|regfile|data~5_q  & (!\data|storemux|f[2]~0_combout ))))) # (\data|storemux|f[0]~2_combout  & ((((\data|regfile|data~21_q ) # 
// (\data|storemux|f[2]~0_combout ))))) ) ) # ( \data|storemux|f[1]~1_combout  & ( (!\data|storemux|f[0]~2_combout  & (((\data|regfile|data~37_q  & (!\data|storemux|f[2]~0_combout ))))) # (\data|storemux|f[0]~2_combout  & ((((\data|storemux|f[2]~0_combout 
// ))) # (\data|regfile|data~53_q ))) ) )

	.dataa(!\data|storemux|f[0]~2_combout ),
	.datab(!\data|regfile|data~53_q ),
	.datac(!\data|regfile|data~37_q ),
	.datad(!\data|storemux|f[2]~0_combout ),
	.datae(!\data|storemux|f[1]~1_combout ),
	.dataf(!\data|regfile|data~21_q ),
	.datag(!\data|regfile|data~5_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~208_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~208 .extended_lut = "on";
defparam \data|regfile|data~208 .lut_mask = 64'h0A551B555F551B55;
defparam \data|regfile|data~208 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y15_N9
dffeas \data|regfile|data~69 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|f[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~69 .is_wysiwyg = "true";
defparam \data|regfile|data~69 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y15_N24
stratixiii_lcell_comb \data|regfile|data~212 (
// Equation(s):
// \data|regfile|data~212_combout  = ( !\data|storemux|f[1]~1_combout  & ( ((!\data|regfile|data~208_combout  & (((\data|regfile|data~69_q  & \data|storemux|f[2]~0_combout )))) # (\data|regfile|data~208_combout  & (((!\data|storemux|f[2]~0_combout )) # 
// (\data|regfile|data~85_q )))) ) ) # ( \data|storemux|f[1]~1_combout  & ( ((!\data|regfile|data~208_combout  & (((\data|regfile|data~101_q  & \data|storemux|f[2]~0_combout )))) # (\data|regfile|data~208_combout  & (((!\data|storemux|f[2]~0_combout )) # 
// (\data|regfile|data~117_q )))) ) )

	.dataa(!\data|regfile|data~117_q ),
	.datab(!\data|regfile|data~85_q ),
	.datac(!\data|regfile|data~101_q ),
	.datad(!\data|regfile|data~208_combout ),
	.datae(!\data|storemux|f[1]~1_combout ),
	.dataf(!\data|storemux|f[2]~0_combout ),
	.datag(!\data|regfile|data~69_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~212_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~212 .extended_lut = "on";
defparam \data|regfile|data~212 .lut_mask = 64'h00FF00FF0F330F55;
defparam \data|regfile|data~212 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y13_N10
stratixiii_lcell_comb \data|ALU|Add0~21 (
// Equation(s):
// \data|ALU|Add0~21_sumout  = SUM(( (!\Control|state.calc_addr~q  & ((\data|regfile|data~220_combout ))) # (\Control|state.calc_addr~q  & (\data|IR|data [4])) ) + ( \data|regfile|data~212_combout  ) + ( \data|ALU|Add0~18  ))
// \data|ALU|Add0~22  = CARRY(( (!\Control|state.calc_addr~q  & ((\data|regfile|data~220_combout ))) # (\Control|state.calc_addr~q  & (\data|IR|data [4])) ) + ( \data|regfile|data~212_combout  ) + ( \data|ALU|Add0~18  ))

	.dataa(!\data|IR|data [4]),
	.datab(!\Control|state.calc_addr~q ),
	.datac(gnd),
	.datad(!\data|regfile|data~220_combout ),
	.datae(gnd),
	.dataf(!\data|regfile|data~212_combout ),
	.datag(gnd),
	.cin(\data|ALU|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|ALU|Add0~21_sumout ),
	.cout(\data|ALU|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Add0~21 .extended_lut = "off";
defparam \data|ALU|Add0~21 .lut_mask = 64'h0000FF00000011DD;
defparam \data|ALU|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y15_N16
stratixiii_lcell_comb \data|regfilemux|f[5]~5 (
// Equation(s):
// \data|regfilemux|f[5]~5_combout  = ( \data|ALU|Selector10~0_combout  & ( (!\Control|state.ldr2~q ) # (\data|mdr|data [5]) ) ) # ( !\data|ALU|Selector10~0_combout  & ( (!\Control|state.ldr2~q  & (\data|ALU|Selector15~0_combout  & (\data|ALU|Add0~21_sumout 
// ))) # (\Control|state.ldr2~q  & (((\data|mdr|data [5])))) ) )

	.dataa(!\data|ALU|Selector15~0_combout ),
	.datab(!\Control|state.ldr2~q ),
	.datac(!\data|ALU|Add0~21_sumout ),
	.datad(!\data|mdr|data [5]),
	.datae(gnd),
	.dataf(!\data|ALU|Selector10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfilemux|f[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfilemux|f[5]~5 .extended_lut = "off";
defparam \data|regfilemux|f[5]~5 .lut_mask = 64'h04370437CCFFCCFF;
defparam \data|regfilemux|f[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y15_N25
dffeas \data|regfile|data~117 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|f[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~117_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~117 .is_wysiwyg = "true";
defparam \data|regfile|data~117 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y16_N24
stratixiii_lcell_comb \data|regfile|data~216 (
// Equation(s):
// \data|regfile|data~216_combout  = ( !\data|IR|data [1] & ( ((!\data|IR|data [2] & ((!\data|IR|data [0] & ((\data|regfile|data~5_q ))) # (\data|IR|data [0] & (\data|regfile|data~21_q )))) # (\data|IR|data [2] & (((\data|IR|data [0]))))) ) ) # ( 
// \data|IR|data [1] & ( ((!\data|IR|data [2] & ((!\data|IR|data [0] & ((\data|regfile|data~37_q ))) # (\data|IR|data [0] & (\data|regfile|data~53_q )))) # (\data|IR|data [2] & (((\data|IR|data [0]))))) ) )

	.dataa(!\data|regfile|data~21_q ),
	.datab(!\data|regfile|data~53_q ),
	.datac(!\data|regfile|data~37_q ),
	.datad(!\data|IR|data [2]),
	.datae(!\data|IR|data [1]),
	.dataf(!\data|IR|data [0]),
	.datag(!\data|regfile|data~5_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~216_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~216 .extended_lut = "on";
defparam \data|regfile|data~216 .lut_mask = 64'h0F000F0055FF33FF;
defparam \data|regfile|data~216 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y15_N8
stratixiii_lcell_comb \data|regfile|data~220 (
// Equation(s):
// \data|regfile|data~220_combout  = ( !\data|IR|data [1] & ( ((!\data|regfile|data~216_combout  & (\data|regfile|data~69_q  & ((\data|IR|data [2])))) # (\data|regfile|data~216_combout  & (((!\data|IR|data [2]) # (\data|regfile|data~85_q ))))) ) ) # ( 
// \data|IR|data [1] & ( (!\data|regfile|data~216_combout  & (((\data|regfile|data~101_q  & ((\data|IR|data [2])))))) # (\data|regfile|data~216_combout  & ((((!\data|IR|data [2]))) # (\data|regfile|data~117_q ))) ) )

	.dataa(!\data|regfile|data~117_q ),
	.datab(!\data|regfile|data~216_combout ),
	.datac(!\data|regfile|data~101_q ),
	.datad(!\data|regfile|data~85_q ),
	.datae(!\data|IR|data [1]),
	.dataf(!\data|IR|data [2]),
	.datag(!\data|regfile|data~69_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~220_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~220 .extended_lut = "on";
defparam \data|regfile|data~220 .lut_mask = 64'h333333330C3F1D1D;
defparam \data|regfile|data~220 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y13_N12
stratixiii_lcell_comb \data|ALU|Add0~25 (
// Equation(s):
// \data|ALU|Add0~25_sumout  = SUM(( \data|regfile|data~228_combout  ) + ( (!\Control|state.calc_addr~q  & ((\data|regfile|data~236_combout ))) # (\Control|state.calc_addr~q  & (\data|IR|data [5])) ) + ( \data|ALU|Add0~22  ))
// \data|ALU|Add0~26  = CARRY(( \data|regfile|data~228_combout  ) + ( (!\Control|state.calc_addr~q  & ((\data|regfile|data~236_combout ))) # (\Control|state.calc_addr~q  & (\data|IR|data [5])) ) + ( \data|ALU|Add0~22  ))

	.dataa(!\data|IR|data [5]),
	.datab(!\Control|state.calc_addr~q ),
	.datac(!\data|regfile|data~236_combout ),
	.datad(!\data|regfile|data~228_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|ALU|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|ALU|Add0~25_sumout ),
	.cout(\data|ALU|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Add0~25 .extended_lut = "off";
defparam \data|ALU|Add0~25 .lut_mask = 64'h0000E2E2000000FF;
defparam \data|ALU|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y13_N4
stratixiii_lcell_comb \data|ALU|Selector9~1 (
// Equation(s):
// \data|ALU|Selector9~1_combout  = ((\data|ALU|Add0~25_sumout  & \data|ALU|Selector15~0_combout )) # (\data|ALU|Selector9~0_combout )

	.dataa(!\data|ALU|Add0~25_sumout ),
	.datab(!\data|ALU|Selector15~0_combout ),
	.datac(!\data|ALU|Selector9~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector9~1 .extended_lut = "off";
defparam \data|ALU|Selector9~1 .lut_mask = 64'h1F1F1F1F1F1F1F1F;
defparam \data|ALU|Selector9~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N1
stratixiii_io_ibuf \mem_rdata[6]~input (
	.i(mem_rdata[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\mem_rdata[6]~input_o ));
// synopsys translate_off
defparam \mem_rdata[6]~input .bus_hold = "false";
defparam \mem_rdata[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X33_Y13_N5
dffeas \data|mdr|data[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|ALU|Selector9~1_combout ),
	.asdata(\mem_rdata[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Control|mdrmux_sel~2_combout ),
	.ena(\Control|WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|mdr|data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \data|mdr|data[6] .is_wysiwyg = "true";
defparam \data|mdr|data[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y12_N9
dffeas \data|IR|data[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|mdr|data [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control|state.fetch3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|IR|data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \data|IR|data[6] .is_wysiwyg = "true";
defparam \data|IR|data[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N8
stratixiii_lcell_comb \data|storemux|f[0]~2 (
// Equation(s):
// \data|storemux|f[0]~2_combout  = ( \Control|state.str1~q  & ( \data|IR|data [9] ) ) # ( !\Control|state.str1~q  & ( \data|IR|data [6] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data|IR|data [9]),
	.datad(!\data|IR|data [6]),
	.datae(gnd),
	.dataf(!\Control|state.str1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|storemux|f[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|storemux|f[0]~2 .extended_lut = "off";
defparam \data|storemux|f[0]~2 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \data|storemux|f[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y16_N36
stratixiii_lcell_comb \data|regfile|data~240 (
// Equation(s):
// \data|regfile|data~240_combout  = ( !\data|storemux|f[1]~1_combout  & ( (!\data|storemux|f[0]~2_combout  & (((\data|regfile|data~7_q  & (!\data|storemux|f[2]~0_combout ))))) # (\data|storemux|f[0]~2_combout  & ((((\data|storemux|f[2]~0_combout ))) # 
// (\data|regfile|data~23_q ))) ) ) # ( \data|storemux|f[1]~1_combout  & ( (!\data|storemux|f[0]~2_combout  & (((\data|regfile|data~39_q  & (!\data|storemux|f[2]~0_combout ))))) # (\data|storemux|f[0]~2_combout  & ((((\data|regfile|data~55_q ) # 
// (\data|storemux|f[2]~0_combout ))))) ) )

	.dataa(!\data|storemux|f[0]~2_combout ),
	.datab(!\data|regfile|data~23_q ),
	.datac(!\data|regfile|data~39_q ),
	.datad(!\data|storemux|f[2]~0_combout ),
	.datae(!\data|storemux|f[1]~1_combout ),
	.dataf(!\data|regfile|data~55_q ),
	.datag(!\data|regfile|data~7_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~240_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~240 .extended_lut = "on";
defparam \data|regfile|data~240 .lut_mask = 64'h1B550A551B555F55;
defparam \data|regfile|data~240 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y16_N20
stratixiii_lcell_comb \data|regfile|data~244 (
// Equation(s):
// \data|regfile|data~244_combout  = ( !\data|storemux|f[1]~1_combout  & ( ((!\data|regfile|data~240_combout  & (((\data|regfile|data~71_q  & \data|storemux|f[2]~0_combout )))) # (\data|regfile|data~240_combout  & (((!\data|storemux|f[2]~0_combout )) # 
// (\data|regfile|data~87_q )))) ) ) # ( \data|storemux|f[1]~1_combout  & ( ((!\data|regfile|data~240_combout  & (((\data|regfile|data~103_q  & \data|storemux|f[2]~0_combout )))) # (\data|regfile|data~240_combout  & (((!\data|storemux|f[2]~0_combout )) # 
// (\data|regfile|data~119_q )))) ) )

	.dataa(!\data|regfile|data~87_q ),
	.datab(!\data|regfile|data~119_q ),
	.datac(!\data|regfile|data~103_q ),
	.datad(!\data|regfile|data~240_combout ),
	.datae(!\data|storemux|f[1]~1_combout ),
	.dataf(!\data|storemux|f[2]~0_combout ),
	.datag(!\data|regfile|data~71_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~244_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~244 .extended_lut = "on";
defparam \data|regfile|data~244 .lut_mask = 64'h00FF00FF0F550F33;
defparam \data|regfile|data~244 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y13_N14
stratixiii_lcell_comb \data|ALU|Add0~29 (
// Equation(s):
// \data|ALU|Add0~29_sumout  = SUM(( \data|regfile|data~244_combout  ) + ( (!\Control|state.calc_addr~q  & ((\data|regfile|data~252_combout ))) # (\Control|state.calc_addr~q  & (\data|IR|data [5])) ) + ( \data|ALU|Add0~26  ))
// \data|ALU|Add0~30  = CARRY(( \data|regfile|data~244_combout  ) + ( (!\Control|state.calc_addr~q  & ((\data|regfile|data~252_combout ))) # (\Control|state.calc_addr~q  & (\data|IR|data [5])) ) + ( \data|ALU|Add0~26  ))

	.dataa(!\data|IR|data [5]),
	.datab(!\Control|state.calc_addr~q ),
	.datac(gnd),
	.datad(!\data|regfile|data~244_combout ),
	.datae(gnd),
	.dataf(!\data|regfile|data~252_combout ),
	.datag(gnd),
	.cin(\data|ALU|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|ALU|Add0~29_sumout ),
	.cout(\data|ALU|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Add0~29 .extended_lut = "off";
defparam \data|ALU|Add0~29 .lut_mask = 64'h0000EE22000000FF;
defparam \data|ALU|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N20
stratixiii_lcell_comb \data|ALU|Selector8~1 (
// Equation(s):
// \data|ALU|Selector8~1_combout  = ((\data|ALU|Selector15~0_combout  & \data|ALU|Add0~29_sumout )) # (\data|ALU|Selector8~0_combout )

	.dataa(!\data|ALU|Selector15~0_combout ),
	.datab(!\data|ALU|Add0~29_sumout ),
	.datac(!\data|ALU|Selector8~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector8~1 .extended_lut = "off";
defparam \data|ALU|Selector8~1 .lut_mask = 64'h1F1F1F1F1F1F1F1F;
defparam \data|ALU|Selector8~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X53_Y16_N1
stratixiii_io_ibuf \mem_rdata[7]~input (
	.i(mem_rdata[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\mem_rdata[7]~input_o ));
// synopsys translate_off
defparam \mem_rdata[7]~input .bus_hold = "false";
defparam \mem_rdata[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X33_Y16_N21
dffeas \data|mdr|data[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|ALU|Selector8~1_combout ),
	.asdata(\mem_rdata[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Control|mdrmux_sel~2_combout ),
	.ena(\Control|WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|mdr|data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \data|mdr|data[7] .is_wysiwyg = "true";
defparam \data|mdr|data[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y12_N25
dffeas \data|IR|data[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|mdr|data [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control|state.fetch3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|IR|data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \data|IR|data[7] .is_wysiwyg = "true";
defparam \data|IR|data[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N26
stratixiii_lcell_comb \data|storemux|f[1]~1 (
// Equation(s):
// \data|storemux|f[1]~1_combout  = ( \data|IR|data [10] & ( \Control|state.str1~q  ) ) # ( \data|IR|data [10] & ( !\Control|state.str1~q  & ( \data|IR|data [7] ) ) ) # ( !\data|IR|data [10] & ( !\Control|state.str1~q  & ( \data|IR|data [7] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data|IR|data [7]),
	.datae(!\data|IR|data [10]),
	.dataf(!\Control|state.str1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|storemux|f[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|storemux|f[1]~1 .extended_lut = "off";
defparam \data|storemux|f[1]~1 .lut_mask = 64'h00FF00FF0000FFFF;
defparam \data|storemux|f[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y16_N5
dffeas \data|regfile|data~8 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|f[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~8 .is_wysiwyg = "true";
defparam \data|regfile|data~8 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y16_N4
stratixiii_lcell_comb \data|regfile|data~256 (
// Equation(s):
// \data|regfile|data~256_combout  = ( !\data|storemux|f[1]~1_combout  & ( ((!\data|storemux|f[2]~0_combout  & ((!\data|storemux|f[0]~2_combout  & ((\data|regfile|data~8_q ))) # (\data|storemux|f[0]~2_combout  & (\data|regfile|data~24_q )))) # 
// (\data|storemux|f[2]~0_combout  & (((\data|storemux|f[0]~2_combout ))))) ) ) # ( \data|storemux|f[1]~1_combout  & ( ((!\data|storemux|f[2]~0_combout  & ((!\data|storemux|f[0]~2_combout  & ((\data|regfile|data~40_q ))) # (\data|storemux|f[0]~2_combout  & 
// (\data|regfile|data~56_q )))) # (\data|storemux|f[2]~0_combout  & (((\data|storemux|f[0]~2_combout ))))) ) )

	.dataa(!\data|regfile|data~56_q ),
	.datab(!\data|regfile|data~24_q ),
	.datac(!\data|regfile|data~40_q ),
	.datad(!\data|storemux|f[2]~0_combout ),
	.datae(!\data|storemux|f[1]~1_combout ),
	.dataf(!\data|storemux|f[0]~2_combout ),
	.datag(!\data|regfile|data~8_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~256_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~256 .extended_lut = "on";
defparam \data|regfile|data~256 .lut_mask = 64'h0F000F0033FF55FF;
defparam \data|regfile|data~256 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y16_N13
dffeas \data|regfile|data~72 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|f[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~72_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~72 .is_wysiwyg = "true";
defparam \data|regfile|data~72 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y16_N28
stratixiii_lcell_comb \data|regfile|data~260 (
// Equation(s):
// \data|regfile|data~260_combout  = ( !\data|storemux|f[1]~1_combout  & ( ((!\data|regfile|data~256_combout  & (((\data|regfile|data~72_q  & \data|storemux|f[2]~0_combout )))) # (\data|regfile|data~256_combout  & (((!\data|storemux|f[2]~0_combout )) # 
// (\data|regfile|data~88_q )))) ) ) # ( \data|storemux|f[1]~1_combout  & ( ((!\data|regfile|data~256_combout  & (((\data|regfile|data~104_q  & \data|storemux|f[2]~0_combout )))) # (\data|regfile|data~256_combout  & (((!\data|storemux|f[2]~0_combout )) # 
// (\data|regfile|data~120_q )))) ) )

	.dataa(!\data|regfile|data~120_q ),
	.datab(!\data|regfile|data~88_q ),
	.datac(!\data|regfile|data~104_q ),
	.datad(!\data|regfile|data~256_combout ),
	.datae(!\data|storemux|f[1]~1_combout ),
	.dataf(!\data|storemux|f[2]~0_combout ),
	.datag(!\data|regfile|data~72_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~260_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~260 .extended_lut = "on";
defparam \data|regfile|data~260 .lut_mask = 64'h00FF00FF0F330F55;
defparam \data|regfile|data~260 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y13_N16
stratixiii_lcell_comb \data|ALU|Add0~33 (
// Equation(s):
// \data|ALU|Add0~33_sumout  = SUM(( (!\Control|state.calc_addr~q  & ((\data|regfile|data~268_combout ))) # (\Control|state.calc_addr~q  & (\data|IR|data [5])) ) + ( \data|regfile|data~260_combout  ) + ( \data|ALU|Add0~30  ))
// \data|ALU|Add0~34  = CARRY(( (!\Control|state.calc_addr~q  & ((\data|regfile|data~268_combout ))) # (\Control|state.calc_addr~q  & (\data|IR|data [5])) ) + ( \data|regfile|data~260_combout  ) + ( \data|ALU|Add0~30  ))

	.dataa(!\data|IR|data [5]),
	.datab(!\Control|state.calc_addr~q ),
	.datac(gnd),
	.datad(!\data|regfile|data~268_combout ),
	.datae(gnd),
	.dataf(!\data|regfile|data~260_combout ),
	.datag(gnd),
	.cin(\data|ALU|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|ALU|Add0~33_sumout ),
	.cout(\data|ALU|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Add0~33 .extended_lut = "off";
defparam \data|ALU|Add0~33 .lut_mask = 64'h0000FF00000011DD;
defparam \data|ALU|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N24
stratixiii_lcell_comb \data|regfilemux|f[8]~8 (
// Equation(s):
// \data|regfilemux|f[8]~8_combout  = ( \data|ALU|Add0~33_sumout  & ( (!\Control|state.ldr2~q  & (((\data|ALU|Selector7~0_combout )) # (\data|ALU|Selector15~0_combout ))) # (\Control|state.ldr2~q  & (((\data|mdr|data [8])))) ) ) # ( !\data|ALU|Add0~33_sumout 
//  & ( (!\Control|state.ldr2~q  & (\data|ALU|Selector7~0_combout )) # (\Control|state.ldr2~q  & ((\data|mdr|data [8]))) ) )

	.dataa(!\data|ALU|Selector15~0_combout ),
	.datab(!\data|ALU|Selector7~0_combout ),
	.datac(!\Control|state.ldr2~q ),
	.datad(!\data|mdr|data [8]),
	.datae(gnd),
	.dataf(!\data|ALU|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfilemux|f[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfilemux|f[8]~8 .extended_lut = "off";
defparam \data|regfilemux|f[8]~8 .lut_mask = 64'h303F303F707F707F;
defparam \data|regfilemux|f[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y16_N29
dffeas \data|regfile|data~120 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|f[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~120_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~120 .is_wysiwyg = "true";
defparam \data|regfile|data~120 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y16_N28
stratixiii_lcell_comb \data|regfile|data~264 (
// Equation(s):
// \data|regfile|data~264_combout  = ( !\data|IR|data [1] & ( ((!\data|IR|data [2] & ((!\data|IR|data [0] & ((\data|regfile|data~8_q ))) # (\data|IR|data [0] & (\data|regfile|data~24_q )))) # (\data|IR|data [2] & (((\data|IR|data [0]))))) ) ) # ( 
// \data|IR|data [1] & ( ((!\data|IR|data [2] & ((!\data|IR|data [0] & ((\data|regfile|data~40_q ))) # (\data|IR|data [0] & (\data|regfile|data~56_q )))) # (\data|IR|data [2] & (((\data|IR|data [0]))))) ) )

	.dataa(!\data|regfile|data~56_q ),
	.datab(!\data|regfile|data~24_q ),
	.datac(!\data|regfile|data~40_q ),
	.datad(!\data|IR|data [2]),
	.datae(!\data|IR|data [1]),
	.dataf(!\data|IR|data [0]),
	.datag(!\data|regfile|data~8_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~264_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~264 .extended_lut = "on";
defparam \data|regfile|data~264 .lut_mask = 64'h0F000F0033FF55FF;
defparam \data|regfile|data~264 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y16_N12
stratixiii_lcell_comb \data|regfile|data~268 (
// Equation(s):
// \data|regfile|data~268_combout  = ( !\data|IR|data [1] & ( ((!\data|IR|data [2] & (((\data|regfile|data~264_combout )))) # (\data|IR|data [2] & ((!\data|regfile|data~264_combout  & (\data|regfile|data~72_q )) # (\data|regfile|data~264_combout  & 
// ((\data|regfile|data~88_q )))))) ) ) # ( \data|IR|data [1] & ( (!\data|IR|data [2] & ((((\data|regfile|data~264_combout ))))) # (\data|IR|data [2] & ((!\data|regfile|data~264_combout  & (((\data|regfile|data~104_q )))) # (\data|regfile|data~264_combout  & 
// (\data|regfile|data~120_q )))) ) )

	.dataa(!\data|regfile|data~120_q ),
	.datab(!\data|IR|data [2]),
	.datac(!\data|regfile|data~104_q ),
	.datad(!\data|regfile|data~264_combout ),
	.datae(!\data|IR|data [1]),
	.dataf(!\data|regfile|data~88_q ),
	.datag(!\data|regfile|data~72_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~268_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~268 .extended_lut = "on";
defparam \data|regfile|data~268 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \data|regfile|data~268 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N6
stratixiii_lcell_comb \data|ALU|Selector7~0 (
// Equation(s):
// \data|ALU|Selector7~0_combout  = ( \data|regfile|data~260_combout  & ( \Control|aluop [1] & ( (!\Control|aluop [0] & ((!\Control|state.calc_addr~q  & ((\data|regfile|data~268_combout ))) # (\Control|state.calc_addr~q  & (\data|IR|data [5])))) ) ) ) # ( 
// \data|regfile|data~260_combout  & ( !\Control|aluop [1] & ( !\Control|aluop [0] ) ) ) # ( !\data|regfile|data~260_combout  & ( !\Control|aluop [1] & ( \Control|aluop [0] ) ) )

	.dataa(!\Control|aluop [0]),
	.datab(!\data|IR|data [5]),
	.datac(!\Control|state.calc_addr~q ),
	.datad(!\data|regfile|data~268_combout ),
	.datae(!\data|regfile|data~260_combout ),
	.dataf(!\Control|aluop [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector7~0 .extended_lut = "off";
defparam \data|ALU|Selector7~0 .lut_mask = 64'h5555AAAA000002A2;
defparam \data|ALU|Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N26
stratixiii_lcell_comb \data|ALU|Selector7~1 (
// Equation(s):
// \data|ALU|Selector7~1_combout  = ( \data|ALU|Add0~33_sumout  & ( (\data|ALU|Selector7~0_combout ) # (\data|ALU|Selector15~0_combout ) ) ) # ( !\data|ALU|Add0~33_sumout  & ( \data|ALU|Selector7~0_combout  ) )

	.dataa(!\data|ALU|Selector15~0_combout ),
	.datab(gnd),
	.datac(!\data|ALU|Selector7~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|ALU|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector7~1 .extended_lut = "off";
defparam \data|ALU|Selector7~1 .lut_mask = 64'h0F0F0F0F5F5F5F5F;
defparam \data|ALU|Selector7~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X53_Y16_N94
stratixiii_io_ibuf \mem_rdata[8]~input (
	.i(mem_rdata[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\mem_rdata[8]~input_o ));
// synopsys translate_off
defparam \mem_rdata[8]~input .bus_hold = "false";
defparam \mem_rdata[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X33_Y16_N27
dffeas \data|mdr|data[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|ALU|Selector7~1_combout ),
	.asdata(\mem_rdata[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Control|mdrmux_sel~2_combout ),
	.ena(\Control|WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|mdr|data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \data|mdr|data[8] .is_wysiwyg = "true";
defparam \data|mdr|data[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y12_N21
dffeas \data|IR|data[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|mdr|data [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control|state.fetch3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|IR|data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \data|IR|data[8] .is_wysiwyg = "true";
defparam \data|IR|data[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N38
stratixiii_lcell_comb \data|storemux|f[2]~0 (
// Equation(s):
// \data|storemux|f[2]~0_combout  = ( \data|IR|data [8] & ( (!\Control|state.str1~q ) # (\data|IR|data [11]) ) ) # ( !\data|IR|data [8] & ( (\Control|state.str1~q  & \data|IR|data [11]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Control|state.str1~q ),
	.datad(!\data|IR|data [11]),
	.datae(gnd),
	.dataf(!\data|IR|data [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|storemux|f[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|storemux|f[2]~0 .extended_lut = "off";
defparam \data|storemux|f[2]~0 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \data|storemux|f[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y14_N0
stratixiii_lcell_comb \data|regfile|data~128 (
// Equation(s):
// \data|regfile|data~128_combout  = ( !\data|storemux|f[1]~1_combout  & ( ((!\data|storemux|f[2]~0_combout  & ((!\data|storemux|f[0]~2_combout  & ((\data|regfile|data~0_q ))) # (\data|storemux|f[0]~2_combout  & (\data|regfile|data~16_q )))) # 
// (\data|storemux|f[2]~0_combout  & (((\data|storemux|f[0]~2_combout ))))) ) ) # ( \data|storemux|f[1]~1_combout  & ( ((!\data|storemux|f[2]~0_combout  & ((!\data|storemux|f[0]~2_combout  & ((\data|regfile|data~32_q ))) # (\data|storemux|f[0]~2_combout  & 
// (\data|regfile|data~48_q )))) # (\data|storemux|f[2]~0_combout  & (((\data|storemux|f[0]~2_combout ))))) ) )

	.dataa(!\data|regfile|data~16_q ),
	.datab(!\data|regfile|data~48_q ),
	.datac(!\data|regfile|data~32_q ),
	.datad(!\data|storemux|f[2]~0_combout ),
	.datae(!\data|storemux|f[1]~1_combout ),
	.dataf(!\data|storemux|f[0]~2_combout ),
	.datag(!\data|regfile|data~0_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~128 .extended_lut = "on";
defparam \data|regfile|data~128 .lut_mask = 64'h0F000F0055FF33FF;
defparam \data|regfile|data~128 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y15_N20
stratixiii_lcell_comb \data|regfile|data~132 (
// Equation(s):
// \data|regfile|data~132_combout  = ( !\data|storemux|f[1]~1_combout  & ( ((!\data|regfile|data~128_combout  & (((\data|regfile|data~64_q  & \data|storemux|f[2]~0_combout )))) # (\data|regfile|data~128_combout  & (((!\data|storemux|f[2]~0_combout )) # 
// (\data|regfile|data~80_q )))) ) ) # ( \data|storemux|f[1]~1_combout  & ( ((!\data|regfile|data~128_combout  & (((\data|regfile|data~96_q  & \data|storemux|f[2]~0_combout )))) # (\data|regfile|data~128_combout  & (((!\data|storemux|f[2]~0_combout )) # 
// (\data|regfile|data~112_q )))) ) )

	.dataa(!\data|regfile|data~112_q ),
	.datab(!\data|regfile|data~80_q ),
	.datac(!\data|regfile|data~96_q ),
	.datad(!\data|regfile|data~128_combout ),
	.datae(!\data|storemux|f[1]~1_combout ),
	.dataf(!\data|storemux|f[2]~0_combout ),
	.datag(!\data|regfile|data~64_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~132_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~132 .extended_lut = "on";
defparam \data|regfile|data~132 .lut_mask = 64'h00FF00FF0F330F55;
defparam \data|regfile|data~132 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y13_N22
stratixiii_lcell_comb \data|ALU|Selector15~2 (
// Equation(s):
// \data|ALU|Selector15~2_combout  = ((\data|ALU|Selector15~0_combout  & \data|ALU|Add0~1_sumout )) # (\data|ALU|Selector15~1_combout )

	.dataa(gnd),
	.datab(!\data|ALU|Selector15~0_combout ),
	.datac(!\data|ALU|Add0~1_sumout ),
	.datad(!\data|ALU|Selector15~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector15~2 .extended_lut = "off";
defparam \data|ALU|Selector15~2 .lut_mask = 64'h03FF03FF03FF03FF;
defparam \data|ALU|Selector15~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N1
stratixiii_io_ibuf \mem_rdata[0]~input (
	.i(mem_rdata[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\mem_rdata[0]~input_o ));
// synopsys translate_off
defparam \mem_rdata[0]~input .bus_hold = "false";
defparam \mem_rdata[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X33_Y13_N23
dffeas \data|mdr|data[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|ALU|Selector15~2_combout ),
	.asdata(\mem_rdata[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Control|mdrmux_sel~2_combout ),
	.ena(\Control|WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|mdr|data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \data|mdr|data[0] .is_wysiwyg = "true";
defparam \data|mdr|data[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y14_N30
stratixiii_lcell_comb \data|IR|data[0]~feeder (
// Equation(s):
// \data|IR|data[0]~feeder_combout  = ( \data|mdr|data [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|mdr|data [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|IR|data[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|IR|data[0]~feeder .extended_lut = "off";
defparam \data|IR|data[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data|IR|data[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y14_N31
dffeas \data|IR|data[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|IR|data[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control|state.fetch3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|IR|data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \data|IR|data[0] .is_wysiwyg = "true";
defparam \data|IR|data[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y14_N2
stratixiii_lcell_comb \data|ALU|Selector14~1 (
// Equation(s):
// \data|ALU|Selector14~1_combout  = ((\data|ALU|Add0~5_sumout  & \data|ALU|Selector15~0_combout )) # (\data|ALU|Selector14~0_combout )

	.dataa(!\data|ALU|Add0~5_sumout ),
	.datab(!\data|ALU|Selector14~0_combout ),
	.datac(!\data|ALU|Selector15~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector14~1 .extended_lut = "off";
defparam \data|ALU|Selector14~1 .lut_mask = 64'h3737373737373737;
defparam \data|ALU|Selector14~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N63
stratixiii_io_ibuf \mem_rdata[1]~input (
	.i(mem_rdata[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\mem_rdata[1]~input_o ));
// synopsys translate_off
defparam \mem_rdata[1]~input .bus_hold = "false";
defparam \mem_rdata[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X33_Y14_N3
dffeas \data|mdr|data[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|ALU|Selector14~1_combout ),
	.asdata(\mem_rdata[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Control|mdrmux_sel~2_combout ),
	.ena(\Control|WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|mdr|data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \data|mdr|data[1] .is_wysiwyg = "true";
defparam \data|mdr|data[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y14_N15
dffeas \data|IR|data[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|mdr|data [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control|state.fetch3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|IR|data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \data|IR|data[1] .is_wysiwyg = "true";
defparam \data|IR|data[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y14_N4
stratixiii_lcell_comb \data|ALU|Selector13~1 (
// Equation(s):
// \data|ALU|Selector13~1_combout  = ((\data|ALU|Selector15~0_combout  & \data|ALU|Add0~9_sumout )) # (\data|ALU|Selector13~0_combout )

	.dataa(gnd),
	.datab(!\data|ALU|Selector15~0_combout ),
	.datac(!\data|ALU|Add0~9_sumout ),
	.datad(!\data|ALU|Selector13~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector13~1 .extended_lut = "off";
defparam \data|ALU|Selector13~1 .lut_mask = 64'h03FF03FF03FF03FF;
defparam \data|ALU|Selector13~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N94
stratixiii_io_ibuf \mem_rdata[2]~input (
	.i(mem_rdata[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\mem_rdata[2]~input_o ));
// synopsys translate_off
defparam \mem_rdata[2]~input .bus_hold = "false";
defparam \mem_rdata[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X33_Y14_N5
dffeas \data|mdr|data[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|ALU|Selector13~1_combout ),
	.asdata(\mem_rdata[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Control|mdrmux_sel~2_combout ),
	.ena(\Control|WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|mdr|data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \data|mdr|data[2] .is_wysiwyg = "true";
defparam \data|mdr|data[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y14_N29
dffeas \data|IR|data[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|mdr|data [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control|state.fetch3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|IR|data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \data|IR|data[2] .is_wysiwyg = "true";
defparam \data|IR|data[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y16_N17
dffeas \data|regfile|data~121 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|f[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~121_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~121 .is_wysiwyg = "true";
defparam \data|regfile|data~121 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y16_N29
dffeas \data|regfile|data~105 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|regfilemux|f[9]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|regfile|data~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~105_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~105 .is_wysiwyg = "true";
defparam \data|regfile|data~105 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y12_N0
stratixiii_lcell_comb \data|regfile|data~57feeder (
// Equation(s):
// \data|regfile|data~57feeder_combout  = ( \data|regfilemux|f[9]~9_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|regfilemux|f[9]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~57feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~57feeder .extended_lut = "off";
defparam \data|regfile|data~57feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data|regfile|data~57feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y12_N1
dffeas \data|regfile|data~57 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|regfile|data~57feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|regfile|data~388_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~57 .is_wysiwyg = "true";
defparam \data|regfile|data~57 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y16_N36
stratixiii_lcell_comb \data|regfile|data~25feeder (
// Equation(s):
// \data|regfile|data~25feeder_combout  = ( \data|regfilemux|f[9]~9_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|regfilemux|f[9]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~25feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~25feeder .extended_lut = "off";
defparam \data|regfile|data~25feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data|regfile|data~25feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y16_N37
dffeas \data|regfile|data~25 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|regfile|data~25feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|regfile|data~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~25 .is_wysiwyg = "true";
defparam \data|regfile|data~25 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y14_N21
dffeas \data|regfile|data~9 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|f[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~9 .is_wysiwyg = "true";
defparam \data|regfile|data~9 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y14_N20
stratixiii_lcell_comb \data|regfile|data~272 (
// Equation(s):
// \data|regfile|data~272_combout  = ( !\data|storemux|f[1]~1_combout  & ( ((!\data|storemux|f[2]~0_combout  & ((!\data|storemux|f[0]~2_combout  & ((\data|regfile|data~9_q ))) # (\data|storemux|f[0]~2_combout  & (\data|regfile|data~25_q )))) # 
// (\data|storemux|f[2]~0_combout  & (((\data|storemux|f[0]~2_combout ))))) ) ) # ( \data|storemux|f[1]~1_combout  & ( ((!\data|storemux|f[2]~0_combout  & ((!\data|storemux|f[0]~2_combout  & ((\data|regfile|data~41_q ))) # (\data|storemux|f[0]~2_combout  & 
// (\data|regfile|data~57_q )))) # (\data|storemux|f[2]~0_combout  & (((\data|storemux|f[0]~2_combout ))))) ) )

	.dataa(!\data|regfile|data~57_q ),
	.datab(!\data|regfile|data~25_q ),
	.datac(!\data|regfile|data~41_q ),
	.datad(!\data|storemux|f[2]~0_combout ),
	.datae(!\data|storemux|f[1]~1_combout ),
	.dataf(!\data|storemux|f[0]~2_combout ),
	.datag(!\data|regfile|data~9_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~272_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~272 .extended_lut = "on";
defparam \data|regfile|data~272 .lut_mask = 64'h0F000F0033FF55FF;
defparam \data|regfile|data~272 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y16_N9
dffeas \data|regfile|data~89 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|f[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~384_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~89_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~89 .is_wysiwyg = "true";
defparam \data|regfile|data~89 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y16_N1
dffeas \data|regfile|data~73 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|f[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~73_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~73 .is_wysiwyg = "true";
defparam \data|regfile|data~73 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y16_N16
stratixiii_lcell_comb \data|regfile|data~276 (
// Equation(s):
// \data|regfile|data~276_combout  = ( !\data|storemux|f[1]~1_combout  & ( (!\data|storemux|f[2]~0_combout  & ((((\data|regfile|data~272_combout ))))) # (\data|storemux|f[2]~0_combout  & (((!\data|regfile|data~272_combout  & (\data|regfile|data~73_q )) # 
// (\data|regfile|data~272_combout  & ((\data|regfile|data~89_q )))))) ) ) # ( \data|storemux|f[1]~1_combout  & ( (!\data|storemux|f[2]~0_combout  & ((((\data|regfile|data~272_combout ))))) # (\data|storemux|f[2]~0_combout  & 
// ((!\data|regfile|data~272_combout  & (((\data|regfile|data~105_q )))) # (\data|regfile|data~272_combout  & (\data|regfile|data~121_q )))) ) )

	.dataa(!\data|storemux|f[2]~0_combout ),
	.datab(!\data|regfile|data~121_q ),
	.datac(!\data|regfile|data~105_q ),
	.datad(!\data|regfile|data~272_combout ),
	.datae(!\data|storemux|f[1]~1_combout ),
	.dataf(!\data|regfile|data~89_q ),
	.datag(!\data|regfile|data~73_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~276_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~276 .extended_lut = "on";
defparam \data|regfile|data~276 .lut_mask = 64'h05AA05BB05FF05BB;
defparam \data|regfile|data~276 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y13_N18
stratixiii_lcell_comb \data|ALU|Add0~37 (
// Equation(s):
// \data|ALU|Add0~37_sumout  = SUM(( (!\Control|state.calc_addr~q  & ((\data|regfile|data~284_combout ))) # (\Control|state.calc_addr~q  & (\data|IR|data [5])) ) + ( \data|regfile|data~276_combout  ) + ( \data|ALU|Add0~34  ))
// \data|ALU|Add0~38  = CARRY(( (!\Control|state.calc_addr~q  & ((\data|regfile|data~284_combout ))) # (\Control|state.calc_addr~q  & (\data|IR|data [5])) ) + ( \data|regfile|data~276_combout  ) + ( \data|ALU|Add0~34  ))

	.dataa(!\data|IR|data [5]),
	.datab(!\Control|state.calc_addr~q ),
	.datac(gnd),
	.datad(!\data|regfile|data~284_combout ),
	.datae(gnd),
	.dataf(!\data|regfile|data~276_combout ),
	.datag(gnd),
	.cin(\data|ALU|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|ALU|Add0~37_sumout ),
	.cout(\data|ALU|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Add0~37 .extended_lut = "off";
defparam \data|ALU|Add0~37 .lut_mask = 64'h0000FF00000011DD;
defparam \data|ALU|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N28
stratixiii_lcell_comb \data|regfilemux|f[9]~9 (
// Equation(s):
// \data|regfilemux|f[9]~9_combout  = ( \data|ALU|Add0~37_sumout  & ( (!\Control|state.ldr2~q  & (((\data|ALU|Selector6~0_combout )) # (\data|ALU|Selector15~0_combout ))) # (\Control|state.ldr2~q  & (((\data|mdr|data [9])))) ) ) # ( !\data|ALU|Add0~37_sumout 
//  & ( (!\Control|state.ldr2~q  & (\data|ALU|Selector6~0_combout )) # (\Control|state.ldr2~q  & ((\data|mdr|data [9]))) ) )

	.dataa(!\data|ALU|Selector15~0_combout ),
	.datab(!\data|ALU|Selector6~0_combout ),
	.datac(!\Control|state.ldr2~q ),
	.datad(!\data|mdr|data [9]),
	.datae(gnd),
	.dataf(!\data|ALU|Add0~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfilemux|f[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfilemux|f[9]~9 .extended_lut = "off";
defparam \data|regfilemux|f[9]~9 .lut_mask = 64'h303F303F707F707F;
defparam \data|regfilemux|f[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y12_N37
dffeas \data|regfile|data~41 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|f[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~41 .is_wysiwyg = "true";
defparam \data|regfile|data~41 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y12_N36
stratixiii_lcell_comb \data|regfile|data~280 (
// Equation(s):
// \data|regfile|data~280_combout  = ( !\data|IR|data [1] & ( (!\data|IR|data [2] & ((!\data|IR|data [0] & (\data|regfile|data~9_q )) # (\data|IR|data [0] & (((\data|regfile|data~25_q )))))) # (\data|IR|data [2] & (\data|IR|data [0])) ) ) # ( \data|IR|data 
// [1] & ( (!\data|IR|data [2] & ((!\data|IR|data [0] & (\data|regfile|data~41_q )) # (\data|IR|data [0] & (((\data|regfile|data~57_q )))))) # (\data|IR|data [2] & (\data|IR|data [0])) ) )

	.dataa(!\data|IR|data [2]),
	.datab(!\data|IR|data [0]),
	.datac(!\data|regfile|data~41_q ),
	.datad(!\data|regfile|data~25_q ),
	.datae(!\data|IR|data [1]),
	.dataf(!\data|regfile|data~57_q ),
	.datag(!\data|regfile|data~9_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~280_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~280 .extended_lut = "on";
defparam \data|regfile|data~280 .lut_mask = 64'h193B1919193B3B3B;
defparam \data|regfile|data~280 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y16_N0
stratixiii_lcell_comb \data|regfile|data~284 (
// Equation(s):
// \data|regfile|data~284_combout  = ( !\data|IR|data [1] & ( (!\data|regfile|data~280_combout  & (\data|IR|data [2] & (\data|regfile|data~73_q ))) # (\data|regfile|data~280_combout  & ((!\data|IR|data [2]) # (((\data|regfile|data~89_q ))))) ) ) # ( 
// \data|IR|data [1] & ( (!\data|regfile|data~280_combout  & (\data|IR|data [2] & (\data|regfile|data~105_q ))) # (\data|regfile|data~280_combout  & ((!\data|IR|data [2]) # (((\data|regfile|data~121_q ))))) ) )

	.dataa(!\data|regfile|data~280_combout ),
	.datab(!\data|IR|data [2]),
	.datac(!\data|regfile|data~105_q ),
	.datad(!\data|regfile|data~121_q ),
	.datae(!\data|IR|data [1]),
	.dataf(!\data|regfile|data~89_q ),
	.datag(!\data|regfile|data~73_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~284_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~284 .extended_lut = "on";
defparam \data|regfile|data~284 .lut_mask = 64'h4646465757574657;
defparam \data|regfile|data~284 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N10
stratixiii_lcell_comb \data|ALU|Selector6~0 (
// Equation(s):
// \data|ALU|Selector6~0_combout  = ( \data|regfile|data~276_combout  & ( \Control|aluop [1] & ( (!\Control|aluop [0] & ((!\Control|state.calc_addr~q  & (\data|regfile|data~284_combout )) # (\Control|state.calc_addr~q  & ((\data|IR|data [5]))))) ) ) ) # ( 
// \data|regfile|data~276_combout  & ( !\Control|aluop [1] & ( !\Control|aluop [0] ) ) ) # ( !\data|regfile|data~276_combout  & ( !\Control|aluop [1] & ( \Control|aluop [0] ) ) )

	.dataa(!\data|regfile|data~284_combout ),
	.datab(!\Control|state.calc_addr~q ),
	.datac(!\data|IR|data [5]),
	.datad(!\Control|aluop [0]),
	.datae(!\data|regfile|data~276_combout ),
	.dataf(!\Control|aluop [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector6~0 .extended_lut = "off";
defparam \data|ALU|Selector6~0 .lut_mask = 64'h00FFFF0000004700;
defparam \data|ALU|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N30
stratixiii_lcell_comb \data|ALU|Selector6~1 (
// Equation(s):
// \data|ALU|Selector6~1_combout  = ( \data|ALU|Add0~37_sumout  & ( (\data|ALU|Selector6~0_combout ) # (\data|ALU|Selector15~0_combout ) ) ) # ( !\data|ALU|Add0~37_sumout  & ( \data|ALU|Selector6~0_combout  ) )

	.dataa(!\data|ALU|Selector15~0_combout ),
	.datab(!\data|ALU|Selector6~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|ALU|Add0~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector6~1 .extended_lut = "off";
defparam \data|ALU|Selector6~1 .lut_mask = 64'h3333333377777777;
defparam \data|ALU|Selector6~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X53_Y16_N63
stratixiii_io_ibuf \mem_rdata[9]~input (
	.i(mem_rdata[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\mem_rdata[9]~input_o ));
// synopsys translate_off
defparam \mem_rdata[9]~input .bus_hold = "false";
defparam \mem_rdata[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X33_Y16_N31
dffeas \data|mdr|data[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|ALU|Selector6~1_combout ),
	.asdata(\mem_rdata[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Control|mdrmux_sel~2_combout ),
	.ena(\Control|WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|mdr|data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \data|mdr|data[9] .is_wysiwyg = "true";
defparam \data|mdr|data[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y12_N23
dffeas \data|IR|data[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|mdr|data [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control|state.fetch3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|IR|data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \data|IR|data[9] .is_wysiwyg = "true";
defparam \data|IR|data[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y12_N38
stratixiii_lcell_comb \data|regfile|data~388 (
// Equation(s):
// \data|regfile|data~388_combout  = ( \data|IR|data [9] & ( (!\data|IR|data [11] & (!\Control|WideOr1~0_combout  & \data|IR|data [10])) ) )

	.dataa(!\data|IR|data [11]),
	.datab(!\Control|WideOr1~0_combout ),
	.datac(!\data|IR|data [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|IR|data [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~388_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~388 .extended_lut = "off";
defparam \data|regfile|data~388 .lut_mask = 64'h0000000008080808;
defparam \data|regfile|data~388 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y14_N33
dffeas \data|regfile|data~58 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|regfile|data~58feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|regfile|data~388_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~58 .is_wysiwyg = "true";
defparam \data|regfile|data~58 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y16_N38
stratixiii_lcell_comb \data|regfile|data~26feeder (
// Equation(s):
// \data|regfile|data~26feeder_combout  = ( \data|regfilemux|f[10]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|regfilemux|f[10]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~26feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~26feeder .extended_lut = "off";
defparam \data|regfile|data~26feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data|regfile|data~26feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y16_N39
dffeas \data|regfile|data~26 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|regfile|data~26feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|regfile|data~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~26 .is_wysiwyg = "true";
defparam \data|regfile|data~26 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y14_N9
dffeas \data|regfile|data~42 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|f[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~42 .is_wysiwyg = "true";
defparam \data|regfile|data~42 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y14_N5
dffeas \data|regfile|data~10 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|f[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~10 .is_wysiwyg = "true";
defparam \data|regfile|data~10 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y14_N8
stratixiii_lcell_comb \data|regfile|data~296 (
// Equation(s):
// \data|regfile|data~296_combout  = ( !\data|IR|data [1] & ( ((!\data|IR|data [0] & (((\data|regfile|data~10_q  & !\data|IR|data [2])))) # (\data|IR|data [0] & (((\data|IR|data [2])) # (\data|regfile|data~26_q )))) ) ) # ( \data|IR|data [1] & ( 
// ((!\data|IR|data [0] & (((\data|regfile|data~42_q  & !\data|IR|data [2])))) # (\data|IR|data [0] & (((\data|IR|data [2])) # (\data|regfile|data~58_q )))) ) )

	.dataa(!\data|regfile|data~58_q ),
	.datab(!\data|regfile|data~26_q ),
	.datac(!\data|regfile|data~42_q ),
	.datad(!\data|IR|data [0]),
	.datae(!\data|IR|data [1]),
	.dataf(!\data|IR|data [2]),
	.datag(!\data|regfile|data~10_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~296_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~296 .extended_lut = "on";
defparam \data|regfile|data~296 .lut_mask = 64'h0F330F5500FF00FF;
defparam \data|regfile|data~296 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y16_N13
dffeas \data|regfile|data~106 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|regfilemux|f[10]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|regfile|data~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~106_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~106 .is_wysiwyg = "true";
defparam \data|regfile|data~106 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y16_N35
dffeas \data|regfile|data~90 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|f[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~384_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~90_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~90 .is_wysiwyg = "true";
defparam \data|regfile|data~90 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y16_N9
dffeas \data|regfile|data~74 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|f[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~74_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~74 .is_wysiwyg = "true";
defparam \data|regfile|data~74 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y16_N8
stratixiii_lcell_comb \data|regfile|data~300 (
// Equation(s):
// \data|regfile|data~300_combout  = ( !\data|IR|data [1] & ( ((!\data|regfile|data~296_combout  & (\data|regfile|data~74_q  & (\data|IR|data [2]))) # (\data|regfile|data~296_combout  & (((!\data|IR|data [2]) # (\data|regfile|data~90_q ))))) ) ) # ( 
// \data|IR|data [1] & ( (!\data|regfile|data~296_combout  & (((\data|regfile|data~106_q  & (\data|IR|data [2]))))) # (\data|regfile|data~296_combout  & ((((!\data|IR|data [2]))) # (\data|regfile|data~122_q ))) ) )

	.dataa(!\data|regfile|data~122_q ),
	.datab(!\data|regfile|data~296_combout ),
	.datac(!\data|regfile|data~106_q ),
	.datad(!\data|IR|data [2]),
	.datae(!\data|IR|data [1]),
	.dataf(!\data|regfile|data~90_q ),
	.datag(!\data|regfile|data~74_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~300_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~300 .extended_lut = "on";
defparam \data|regfile|data~300 .lut_mask = 64'h330C331D333F331D;
defparam \data|regfile|data~300 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y13_N20
stratixiii_lcell_comb \data|ALU|Add0~41 (
// Equation(s):
// \data|ALU|Add0~41_sumout  = SUM(( \data|regfile|data~292_combout  ) + ( (!\Control|state.calc_addr~q  & ((\data|regfile|data~300_combout ))) # (\Control|state.calc_addr~q  & (\data|IR|data [5])) ) + ( \data|ALU|Add0~38  ))
// \data|ALU|Add0~42  = CARRY(( \data|regfile|data~292_combout  ) + ( (!\Control|state.calc_addr~q  & ((\data|regfile|data~300_combout ))) # (\Control|state.calc_addr~q  & (\data|IR|data [5])) ) + ( \data|ALU|Add0~38  ))

	.dataa(!\data|IR|data [5]),
	.datab(!\Control|state.calc_addr~q ),
	.datac(gnd),
	.datad(!\data|regfile|data~292_combout ),
	.datae(gnd),
	.dataf(!\data|regfile|data~300_combout ),
	.datag(gnd),
	.cin(\data|ALU|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|ALU|Add0~41_sumout ),
	.cout(\data|ALU|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Add0~41 .extended_lut = "off";
defparam \data|ALU|Add0~41 .lut_mask = 64'h0000EE22000000FF;
defparam \data|ALU|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N12
stratixiii_lcell_comb \data|regfilemux|f[10]~10 (
// Equation(s):
// \data|regfilemux|f[10]~10_combout  = ( \data|ALU|Add0~41_sumout  & ( (!\Control|state.ldr2~q  & (((\data|ALU|Selector15~0_combout )) # (\data|ALU|Selector5~0_combout ))) # (\Control|state.ldr2~q  & (((\data|mdr|data [10])))) ) ) # ( 
// !\data|ALU|Add0~41_sumout  & ( (!\Control|state.ldr2~q  & (\data|ALU|Selector5~0_combout )) # (\Control|state.ldr2~q  & ((\data|mdr|data [10]))) ) )

	.dataa(!\data|ALU|Selector5~0_combout ),
	.datab(!\data|ALU|Selector15~0_combout ),
	.datac(!\Control|state.ldr2~q ),
	.datad(!\data|mdr|data [10]),
	.datae(gnd),
	.dataf(!\data|ALU|Add0~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfilemux|f[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfilemux|f[10]~10 .extended_lut = "off";
defparam \data|regfilemux|f[10]~10 .lut_mask = 64'h505F505F707F707F;
defparam \data|regfilemux|f[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y16_N25
dffeas \data|regfile|data~122 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|f[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~122_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~122 .is_wysiwyg = "true";
defparam \data|regfile|data~122 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y14_N4
stratixiii_lcell_comb \data|regfile|data~288 (
// Equation(s):
// \data|regfile|data~288_combout  = ( !\data|storemux|f[1]~1_combout  & ( ((!\data|storemux|f[2]~0_combout  & ((!\data|storemux|f[0]~2_combout  & ((\data|regfile|data~10_q ))) # (\data|storemux|f[0]~2_combout  & (\data|regfile|data~26_q )))) # 
// (\data|storemux|f[2]~0_combout  & (((\data|storemux|f[0]~2_combout ))))) ) ) # ( \data|storemux|f[1]~1_combout  & ( ((!\data|storemux|f[2]~0_combout  & ((!\data|storemux|f[0]~2_combout  & ((\data|regfile|data~42_q ))) # (\data|storemux|f[0]~2_combout  & 
// (\data|regfile|data~58_q )))) # (\data|storemux|f[2]~0_combout  & (((\data|storemux|f[0]~2_combout ))))) ) )

	.dataa(!\data|regfile|data~58_q ),
	.datab(!\data|regfile|data~26_q ),
	.datac(!\data|regfile|data~42_q ),
	.datad(!\data|storemux|f[2]~0_combout ),
	.datae(!\data|storemux|f[1]~1_combout ),
	.dataf(!\data|storemux|f[0]~2_combout ),
	.datag(!\data|regfile|data~10_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~288_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~288 .extended_lut = "on";
defparam \data|regfile|data~288 .lut_mask = 64'h0F000F0033FF55FF;
defparam \data|regfile|data~288 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y16_N24
stratixiii_lcell_comb \data|regfile|data~292 (
// Equation(s):
// \data|regfile|data~292_combout  = ( !\data|storemux|f[1]~1_combout  & ( ((!\data|storemux|f[2]~0_combout  & (((\data|regfile|data~288_combout )))) # (\data|storemux|f[2]~0_combout  & ((!\data|regfile|data~288_combout  & (\data|regfile|data~74_q )) # 
// (\data|regfile|data~288_combout  & ((\data|regfile|data~90_q )))))) ) ) # ( \data|storemux|f[1]~1_combout  & ( (!\data|storemux|f[2]~0_combout  & ((((\data|regfile|data~288_combout ))))) # (\data|storemux|f[2]~0_combout  & 
// ((!\data|regfile|data~288_combout  & (((\data|regfile|data~106_q )))) # (\data|regfile|data~288_combout  & (\data|regfile|data~122_q )))) ) )

	.dataa(!\data|regfile|data~122_q ),
	.datab(!\data|storemux|f[2]~0_combout ),
	.datac(!\data|regfile|data~106_q ),
	.datad(!\data|regfile|data~288_combout ),
	.datae(!\data|storemux|f[1]~1_combout ),
	.dataf(!\data|regfile|data~90_q ),
	.datag(!\data|regfile|data~74_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~292_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~292 .extended_lut = "on";
defparam \data|regfile|data~292 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \data|regfile|data~292 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N18
stratixiii_lcell_comb \data|ALU|Selector5~0 (
// Equation(s):
// \data|ALU|Selector5~0_combout  = ( \data|regfile|data~292_combout  & ( \data|regfile|data~300_combout  & ( (!\Control|aluop [0] & (((!\Control|state.calc_addr~q ) # (!\Control|aluop [1])) # (\data|IR|data [5]))) ) ) ) # ( !\data|regfile|data~292_combout  
// & ( \data|regfile|data~300_combout  & ( (\Control|aluop [0] & !\Control|aluop [1]) ) ) ) # ( \data|regfile|data~292_combout  & ( !\data|regfile|data~300_combout  & ( (!\Control|aluop [0] & ((!\Control|aluop [1]) # ((\data|IR|data [5] & 
// \Control|state.calc_addr~q )))) ) ) ) # ( !\data|regfile|data~292_combout  & ( !\data|regfile|data~300_combout  & ( (\Control|aluop [0] & !\Control|aluop [1]) ) ) )

	.dataa(!\Control|aluop [0]),
	.datab(!\data|IR|data [5]),
	.datac(!\Control|state.calc_addr~q ),
	.datad(!\Control|aluop [1]),
	.datae(!\data|regfile|data~292_combout ),
	.dataf(!\data|regfile|data~300_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector5~0 .extended_lut = "off";
defparam \data|ALU|Selector5~0 .lut_mask = 64'h5500AA025500AAA2;
defparam \data|ALU|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N14
stratixiii_lcell_comb \data|ALU|Selector5~1 (
// Equation(s):
// \data|ALU|Selector5~1_combout  = ( \data|ALU|Add0~41_sumout  & ( (\data|ALU|Selector15~0_combout ) # (\data|ALU|Selector5~0_combout ) ) ) # ( !\data|ALU|Add0~41_sumout  & ( \data|ALU|Selector5~0_combout  ) )

	.dataa(!\data|ALU|Selector5~0_combout ),
	.datab(gnd),
	.datac(!\data|ALU|Selector15~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|ALU|Add0~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector5~1 .extended_lut = "off";
defparam \data|ALU|Selector5~1 .lut_mask = 64'h555555555F5F5F5F;
defparam \data|ALU|Selector5~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X53_Y17_N32
stratixiii_io_ibuf \mem_rdata[10]~input (
	.i(mem_rdata[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\mem_rdata[10]~input_o ));
// synopsys translate_off
defparam \mem_rdata[10]~input .bus_hold = "false";
defparam \mem_rdata[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X33_Y16_N15
dffeas \data|mdr|data[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|ALU|Selector5~1_combout ),
	.asdata(\mem_rdata[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Control|mdrmux_sel~2_combout ),
	.ena(\Control|WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|mdr|data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \data|mdr|data[10] .is_wysiwyg = "true";
defparam \data|mdr|data[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y12_N27
dffeas \data|IR|data[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|mdr|data [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control|state.fetch3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|IR|data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \data|IR|data[10] .is_wysiwyg = "true";
defparam \data|IR|data[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y13_N39
dffeas \data|regfile|data~94 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|f[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~384_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~94_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~94 .is_wysiwyg = "true";
defparam \data|regfile|data~94 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y14_N32
stratixiii_lcell_comb \data|regfile|data~62feeder (
// Equation(s):
// \data|regfile|data~62feeder_combout  = ( \data|regfilemux|f[14]~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|regfilemux|f[14]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~62feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~62feeder .extended_lut = "off";
defparam \data|regfile|data~62feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data|regfile|data~62feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N33
dffeas \data|regfile|data~62 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|regfile|data~62feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|regfile|data~388_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~62 .is_wysiwyg = "true";
defparam \data|regfile|data~62 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y14_N21
dffeas \data|regfile|data~46 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|f[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~46 .is_wysiwyg = "true";
defparam \data|regfile|data~46 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y14_N8
stratixiii_lcell_comb \data|regfile|data~30feeder (
// Equation(s):
// \data|regfile|data~30feeder_combout  = ( \data|regfilemux|f[14]~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|regfilemux|f[14]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~30feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~30feeder .extended_lut = "off";
defparam \data|regfile|data~30feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data|regfile|data~30feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N9
dffeas \data|regfile|data~30 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|regfile|data~30feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|regfile|data~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~30 .is_wysiwyg = "true";
defparam \data|regfile|data~30 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y14_N21
dffeas \data|regfile|data~14 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|f[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~14 .is_wysiwyg = "true";
defparam \data|regfile|data~14 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y14_N20
stratixiii_lcell_comb \data|regfile|data~360 (
// Equation(s):
// \data|regfile|data~360_combout  = ( !\data|IR|data [1] & ( ((!\data|IR|data [0] & (\data|regfile|data~14_q  & (!\data|IR|data [2]))) # (\data|IR|data [0] & (((\data|regfile|data~30_q ) # (\data|IR|data [2]))))) ) ) # ( \data|IR|data [1] & ( 
// (!\data|IR|data [0] & (((\data|regfile|data~46_q  & (!\data|IR|data [2]))))) # (\data|IR|data [0] & ((((\data|IR|data [2]))) # (\data|regfile|data~62_q ))) ) )

	.dataa(!\data|regfile|data~62_q ),
	.datab(!\data|IR|data [0]),
	.datac(!\data|regfile|data~46_q ),
	.datad(!\data|IR|data [2]),
	.datae(!\data|IR|data [1]),
	.dataf(!\data|regfile|data~30_q ),
	.datag(!\data|regfile|data~14_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~360_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~360 .extended_lut = "on";
defparam \data|regfile|data~360 .lut_mask = 64'h0C331D333F331D33;
defparam \data|regfile|data~360 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y13_N17
dffeas \data|regfile|data~110 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|regfilemux|f[14]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|regfile|data~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~110_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~110 .is_wysiwyg = "true";
defparam \data|regfile|data~110 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y13_N29
dffeas \data|regfile|data~126 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|f[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~126_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~126 .is_wysiwyg = "true";
defparam \data|regfile|data~126 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y13_N13
dffeas \data|regfile|data~78 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|f[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~78_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~78 .is_wysiwyg = "true";
defparam \data|regfile|data~78 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y13_N12
stratixiii_lcell_comb \data|regfile|data~364 (
// Equation(s):
// \data|regfile|data~364_combout  = ( !\data|IR|data [1] & ( (!\data|regfile|data~360_combout  & (((\data|regfile|data~78_q  & (\data|IR|data [2]))))) # (\data|regfile|data~360_combout  & ((((!\data|IR|data [2]))) # (\data|regfile|data~94_q ))) ) ) # ( 
// \data|IR|data [1] & ( ((!\data|regfile|data~360_combout  & (\data|regfile|data~110_q  & (\data|IR|data [2]))) # (\data|regfile|data~360_combout  & (((!\data|IR|data [2]) # (\data|regfile|data~126_q ))))) ) )

	.dataa(!\data|regfile|data~94_q ),
	.datab(!\data|regfile|data~360_combout ),
	.datac(!\data|regfile|data~110_q ),
	.datad(!\data|IR|data [2]),
	.datae(!\data|IR|data [1]),
	.dataf(!\data|regfile|data~126_q ),
	.datag(!\data|regfile|data~78_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~364_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~364 .extended_lut = "on";
defparam \data|regfile|data~364 .lut_mask = 64'h331D330C331D333F;
defparam \data|regfile|data~364 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y14_N20
stratixiii_lcell_comb \data|regfile|data~352 (
// Equation(s):
// \data|regfile|data~352_combout  = ( !\data|storemux|f[1]~1_combout  & ( ((!\data|storemux|f[0]~2_combout  & (((\data|regfile|data~14_q  & !\data|storemux|f[2]~0_combout )))) # (\data|storemux|f[0]~2_combout  & (((\data|storemux|f[2]~0_combout )) # 
// (\data|regfile|data~30_q )))) ) ) # ( \data|storemux|f[1]~1_combout  & ( ((!\data|storemux|f[0]~2_combout  & (((\data|regfile|data~46_q  & !\data|storemux|f[2]~0_combout )))) # (\data|storemux|f[0]~2_combout  & (((\data|storemux|f[2]~0_combout )) # 
// (\data|regfile|data~62_q )))) ) )

	.dataa(!\data|regfile|data~62_q ),
	.datab(!\data|regfile|data~30_q ),
	.datac(!\data|regfile|data~46_q ),
	.datad(!\data|storemux|f[0]~2_combout ),
	.datae(!\data|storemux|f[1]~1_combout ),
	.dataf(!\data|storemux|f[2]~0_combout ),
	.datag(!\data|regfile|data~14_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~352_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~352 .extended_lut = "on";
defparam \data|regfile|data~352 .lut_mask = 64'h0F330F5500FF00FF;
defparam \data|regfile|data~352 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y13_N28
stratixiii_lcell_comb \data|regfile|data~356 (
// Equation(s):
// \data|regfile|data~356_combout  = ( !\data|storemux|f[1]~1_combout  & ( ((!\data|storemux|f[2]~0_combout  & (((\data|regfile|data~352_combout )))) # (\data|storemux|f[2]~0_combout  & ((!\data|regfile|data~352_combout  & (\data|regfile|data~78_q )) # 
// (\data|regfile|data~352_combout  & ((\data|regfile|data~94_q )))))) ) ) # ( \data|storemux|f[1]~1_combout  & ( (!\data|storemux|f[2]~0_combout  & ((((\data|regfile|data~352_combout ))))) # (\data|storemux|f[2]~0_combout  & 
// ((!\data|regfile|data~352_combout  & (((\data|regfile|data~110_q )))) # (\data|regfile|data~352_combout  & (\data|regfile|data~126_q )))) ) )

	.dataa(!\data|regfile|data~126_q ),
	.datab(!\data|storemux|f[2]~0_combout ),
	.datac(!\data|regfile|data~110_q ),
	.datad(!\data|regfile|data~352_combout ),
	.datae(!\data|storemux|f[1]~1_combout ),
	.dataf(!\data|regfile|data~94_q ),
	.datag(!\data|regfile|data~78_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~356_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~356 .extended_lut = "on";
defparam \data|regfile|data~356 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \data|regfile|data~356 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y13_N34
stratixiii_lcell_comb \data|ALU|Selector1~0 (
// Equation(s):
// \data|ALU|Selector1~0_combout  = ( \data|IR|data [5] & ( \Control|state.calc_addr~q  & ( (!\Control|aluop [0] & (\data|regfile|data~356_combout )) # (\Control|aluop [0] & (!\data|regfile|data~356_combout  & !\Control|aluop [1])) ) ) ) # ( !\data|IR|data 
// [5] & ( \Control|state.calc_addr~q  & ( (!\Control|aluop [1] & (!\Control|aluop [0] $ (!\data|regfile|data~356_combout ))) ) ) ) # ( \data|IR|data [5] & ( !\Control|state.calc_addr~q  & ( (!\Control|aluop [0] & (\data|regfile|data~356_combout  & 
// ((!\Control|aluop [1]) # (\data|regfile|data~364_combout )))) # (\Control|aluop [0] & (((!\data|regfile|data~356_combout  & !\Control|aluop [1])))) ) ) ) # ( !\data|IR|data [5] & ( !\Control|state.calc_addr~q  & ( (!\Control|aluop [0] & 
// (\data|regfile|data~356_combout  & ((!\Control|aluop [1]) # (\data|regfile|data~364_combout )))) # (\Control|aluop [0] & (((!\data|regfile|data~356_combout  & !\Control|aluop [1])))) ) ) )

	.dataa(!\Control|aluop [0]),
	.datab(!\data|regfile|data~364_combout ),
	.datac(!\data|regfile|data~356_combout ),
	.datad(!\Control|aluop [1]),
	.datae(!\data|IR|data [5]),
	.dataf(!\Control|state.calc_addr~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector1~0 .extended_lut = "off";
defparam \data|ALU|Selector1~0 .lut_mask = 64'h5A025A025A005A0A;
defparam \data|ALU|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y13_N16
stratixiii_lcell_comb \data|regfilemux|f[14]~14 (
// Equation(s):
// \data|regfilemux|f[14]~14_combout  = ( \Control|state.ldr2~q  & ( \data|mdr|data [14] ) ) # ( !\Control|state.ldr2~q  & ( ((\data|ALU|Add0~57_sumout  & \data|ALU|Selector15~0_combout )) # (\data|ALU|Selector1~0_combout ) ) )

	.dataa(!\data|ALU|Add0~57_sumout ),
	.datab(!\data|ALU|Selector15~0_combout ),
	.datac(!\data|mdr|data [14]),
	.datad(!\data|ALU|Selector1~0_combout ),
	.datae(gnd),
	.dataf(!\Control|state.ldr2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfilemux|f[14]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfilemux|f[14]~14 .extended_lut = "off";
defparam \data|regfilemux|f[14]~14 .lut_mask = 64'h11FF11FF0F0F0F0F;
defparam \data|regfilemux|f[14]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y12_N27
dffeas \data|regfile|data~127 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|f[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~127_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~127 .is_wysiwyg = "true";
defparam \data|regfile|data~127 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y15_N25
dffeas \data|regfile|data~111 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|f[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~111_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~111 .is_wysiwyg = "true";
defparam \data|regfile|data~111 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y14_N34
stratixiii_lcell_comb \data|regfile|data~31feeder (
// Equation(s):
// \data|regfile|data~31feeder_combout  = ( \data|regfilemux|f[15]~15_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|regfilemux|f[15]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~31feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~31feeder .extended_lut = "off";
defparam \data|regfile|data~31feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data|regfile|data~31feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N35
dffeas \data|regfile|data~31 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|regfile|data~31feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|regfile|data~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~31 .is_wysiwyg = "true";
defparam \data|regfile|data~31 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y14_N25
dffeas \data|regfile|data~47 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|f[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~47 .is_wysiwyg = "true";
defparam \data|regfile|data~47 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y14_N16
stratixiii_lcell_comb \data|regfile|data~63feeder (
// Equation(s):
// \data|regfile|data~63feeder_combout  = ( \data|regfilemux|f[15]~15_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|regfilemux|f[15]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~63feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~63feeder .extended_lut = "off";
defparam \data|regfile|data~63feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data|regfile|data~63feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N17
dffeas \data|regfile|data~63 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|regfile|data~63feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|regfile|data~388_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~63 .is_wysiwyg = "true";
defparam \data|regfile|data~63 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y14_N25
dffeas \data|regfile|data~15 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|f[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~15 .is_wysiwyg = "true";
defparam \data|regfile|data~15 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y14_N24
stratixiii_lcell_comb \data|regfile|data~376 (
// Equation(s):
// \data|regfile|data~376_combout  = ( !\data|IR|data [1] & ( (!\data|IR|data [0] & (((\data|regfile|data~15_q  & (!\data|IR|data [2]))))) # (\data|IR|data [0] & ((((\data|IR|data [2]))) # (\data|regfile|data~31_q ))) ) ) # ( \data|IR|data [1] & ( 
// ((!\data|IR|data [0] & (\data|regfile|data~47_q  & (!\data|IR|data [2]))) # (\data|IR|data [0] & (((\data|regfile|data~63_q ) # (\data|IR|data [2]))))) ) )

	.dataa(!\data|regfile|data~31_q ),
	.datab(!\data|IR|data [0]),
	.datac(!\data|regfile|data~47_q ),
	.datad(!\data|IR|data [2]),
	.datae(!\data|IR|data [1]),
	.dataf(!\data|regfile|data~63_q ),
	.datag(!\data|regfile|data~15_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~376_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~376 .extended_lut = "on";
defparam \data|regfile|data~376 .lut_mask = 64'h1D330C331D333F33;
defparam \data|regfile|data~376 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y15_N8
stratixiii_lcell_comb \data|regfile|data~95feeder (
// Equation(s):
// \data|regfile|data~95feeder_combout  = ( \data|regfilemux|f[15]~15_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|regfilemux|f[15]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~95feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~95feeder .extended_lut = "off";
defparam \data|regfile|data~95feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data|regfile|data~95feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y15_N9
dffeas \data|regfile|data~95 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|regfile|data~95feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|regfile|data~384_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~95_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~95 .is_wysiwyg = "true";
defparam \data|regfile|data~95 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y15_N21
dffeas \data|regfile|data~79 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|f[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~79_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~79 .is_wysiwyg = "true";
defparam \data|regfile|data~79 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y15_N24
stratixiii_lcell_comb \data|regfile|data~380 (
// Equation(s):
// \data|regfile|data~380_combout  = ( !\data|IR|data [1] & ( (!\data|IR|data [2] & ((((\data|regfile|data~376_combout ))))) # (\data|IR|data [2] & (((!\data|regfile|data~376_combout  & (\data|regfile|data~79_q )) # (\data|regfile|data~376_combout  & 
// ((\data|regfile|data~95_q )))))) ) ) # ( \data|IR|data [1] & ( (!\data|IR|data [2] & ((((\data|regfile|data~376_combout ))))) # (\data|IR|data [2] & ((!\data|regfile|data~376_combout  & (((\data|regfile|data~111_q )))) # (\data|regfile|data~376_combout  & 
// (\data|regfile|data~127_q )))) ) )

	.dataa(!\data|IR|data [2]),
	.datab(!\data|regfile|data~127_q ),
	.datac(!\data|regfile|data~111_q ),
	.datad(!\data|regfile|data~376_combout ),
	.datae(!\data|IR|data [1]),
	.dataf(!\data|regfile|data~95_q ),
	.datag(!\data|regfile|data~79_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~380_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~380 .extended_lut = "on";
defparam \data|regfile|data~380 .lut_mask = 64'h05AA05BB05FF05BB;
defparam \data|regfile|data~380 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y14_N24
stratixiii_lcell_comb \data|regfile|data~368 (
// Equation(s):
// \data|regfile|data~368_combout  = ( !\data|storemux|f[1]~1_combout  & ( (!\data|storemux|f[2]~0_combout  & (((!\data|storemux|f[0]~2_combout  & (\data|regfile|data~15_q )) # (\data|storemux|f[0]~2_combout  & ((\data|regfile|data~31_q )))))) # 
// (\data|storemux|f[2]~0_combout  & ((((\data|storemux|f[0]~2_combout ))))) ) ) # ( \data|storemux|f[1]~1_combout  & ( (!\data|storemux|f[2]~0_combout  & (((!\data|storemux|f[0]~2_combout  & ((\data|regfile|data~47_q ))) # (\data|storemux|f[0]~2_combout  & 
// (\data|regfile|data~63_q ))))) # (\data|storemux|f[2]~0_combout  & ((((\data|storemux|f[0]~2_combout ))))) ) )

	.dataa(!\data|storemux|f[2]~0_combout ),
	.datab(!\data|regfile|data~63_q ),
	.datac(!\data|regfile|data~47_q ),
	.datad(!\data|regfile|data~31_q ),
	.datae(!\data|storemux|f[1]~1_combout ),
	.dataf(!\data|storemux|f[0]~2_combout ),
	.datag(!\data|regfile|data~15_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~368_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~368 .extended_lut = "on";
defparam \data|regfile|data~368 .lut_mask = 64'h0A0A0A0A55FF7777;
defparam \data|regfile|data~368 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y15_N20
stratixiii_lcell_comb \data|regfile|data~372 (
// Equation(s):
// \data|regfile|data~372_combout  = ( !\data|storemux|f[1]~1_combout  & ( (!\data|regfile|data~368_combout  & (((\data|regfile|data~79_q  & (\data|storemux|f[2]~0_combout ))))) # (\data|regfile|data~368_combout  & ((((!\data|storemux|f[2]~0_combout ) # 
// (\data|regfile|data~95_q ))))) ) ) # ( \data|storemux|f[1]~1_combout  & ( (!\data|regfile|data~368_combout  & (((\data|regfile|data~111_q  & (\data|storemux|f[2]~0_combout ))))) # (\data|regfile|data~368_combout  & ((((!\data|storemux|f[2]~0_combout ))) # 
// (\data|regfile|data~127_q ))) ) )

	.dataa(!\data|regfile|data~368_combout ),
	.datab(!\data|regfile|data~127_q ),
	.datac(!\data|regfile|data~111_q ),
	.datad(!\data|storemux|f[2]~0_combout ),
	.datae(!\data|storemux|f[1]~1_combout ),
	.dataf(!\data|regfile|data~95_q ),
	.datag(!\data|regfile|data~79_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~372_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~372 .extended_lut = "on";
defparam \data|regfile|data~372 .lut_mask = 64'h550A551B555F551B;
defparam \data|regfile|data~372 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y14_N18
stratixiii_lcell_comb \data|regfile|data~60feeder (
// Equation(s):
// \data|regfile|data~60feeder_combout  = ( \data|regfilemux|f[12]~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|regfilemux|f[12]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~60feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~60feeder .extended_lut = "off";
defparam \data|regfile|data~60feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data|regfile|data~60feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y14_N19
dffeas \data|regfile|data~60 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|regfile|data~60feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|regfile|data~388_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~60 .is_wysiwyg = "true";
defparam \data|regfile|data~60 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y14_N25
dffeas \data|regfile|data~44 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|f[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~44 .is_wysiwyg = "true";
defparam \data|regfile|data~44 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y13_N16
stratixiii_lcell_comb \data|regfile|data~28feeder (
// Equation(s):
// \data|regfile|data~28feeder_combout  = ( \data|regfilemux|f[12]~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|regfilemux|f[12]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~28feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~28feeder .extended_lut = "off";
defparam \data|regfile|data~28feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data|regfile|data~28feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y13_N17
dffeas \data|regfile|data~28 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|regfile|data~28feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|regfile|data~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~28 .is_wysiwyg = "true";
defparam \data|regfile|data~28 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y14_N1
dffeas \data|regfile|data~12 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|f[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~12 .is_wysiwyg = "true";
defparam \data|regfile|data~12 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y14_N24
stratixiii_lcell_comb \data|regfile|data~328 (
// Equation(s):
// \data|regfile|data~328_combout  = ( !\data|IR|data [1] & ( ((!\data|IR|data [0] & (\data|regfile|data~12_q  & ((!\data|IR|data [2])))) # (\data|IR|data [0] & (((\data|IR|data [2]) # (\data|regfile|data~28_q ))))) ) ) # ( \data|IR|data [1] & ( 
// (!\data|IR|data [0] & (((\data|regfile|data~44_q  & ((!\data|IR|data [2])))))) # (\data|IR|data [0] & ((((\data|IR|data [2]))) # (\data|regfile|data~60_q ))) ) )

	.dataa(!\data|regfile|data~60_q ),
	.datab(!\data|IR|data [0]),
	.datac(!\data|regfile|data~44_q ),
	.datad(!\data|regfile|data~28_q ),
	.datae(!\data|IR|data [1]),
	.dataf(!\data|IR|data [2]),
	.datag(!\data|regfile|data~12_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~328_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~328 .extended_lut = "on";
defparam \data|regfile|data~328 .lut_mask = 64'h0C3F1D1D33333333;
defparam \data|regfile|data~328 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y16_N37
dffeas \data|regfile|data~108 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|regfilemux|f[12]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|regfile|data~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~108_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~108 .is_wysiwyg = "true";
defparam \data|regfile|data~108 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y13_N29
dffeas \data|regfile|data~92 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|f[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~384_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~92_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~92 .is_wysiwyg = "true";
defparam \data|regfile|data~92 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y13_N37
dffeas \data|regfile|data~76 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|f[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~76_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~76 .is_wysiwyg = "true";
defparam \data|regfile|data~76 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y13_N36
stratixiii_lcell_comb \data|regfile|data~332 (
// Equation(s):
// \data|regfile|data~332_combout  = ( !\data|IR|data [1] & ( ((!\data|regfile|data~328_combout  & (\data|regfile|data~76_q  & ((\data|IR|data [2])))) # (\data|regfile|data~328_combout  & (((!\data|IR|data [2]) # (\data|regfile|data~92_q ))))) ) ) # ( 
// \data|IR|data [1] & ( (!\data|regfile|data~328_combout  & (((\data|regfile|data~108_q  & ((\data|IR|data [2])))))) # (\data|regfile|data~328_combout  & ((((!\data|IR|data [2]))) # (\data|regfile|data~124_q ))) ) )

	.dataa(!\data|regfile|data~124_q ),
	.datab(!\data|regfile|data~328_combout ),
	.datac(!\data|regfile|data~108_q ),
	.datad(!\data|regfile|data~92_q ),
	.datae(!\data|IR|data [1]),
	.dataf(!\data|IR|data [2]),
	.datag(!\data|regfile|data~76_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~332_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~332 .extended_lut = "on";
defparam \data|regfile|data~332 .lut_mask = 64'h333333330C3F1D1D;
defparam \data|regfile|data~332 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N16
stratixiii_lcell_comb \data|ALU|Selector3~0 (
// Equation(s):
// \data|ALU|Selector3~0_combout  = ( \data|regfile|data~324_combout  & ( \data|regfile|data~332_combout  & ( (!\Control|aluop [0] & (((!\Control|aluop [1]) # (!\Control|state.calc_addr~q )) # (\data|IR|data [5]))) ) ) ) # ( !\data|regfile|data~324_combout  
// & ( \data|regfile|data~332_combout  & ( (\Control|aluop [0] & !\Control|aluop [1]) ) ) ) # ( \data|regfile|data~324_combout  & ( !\data|regfile|data~332_combout  & ( (!\Control|aluop [0] & ((!\Control|aluop [1]) # ((\data|IR|data [5] & 
// \Control|state.calc_addr~q )))) ) ) ) # ( !\data|regfile|data~324_combout  & ( !\data|regfile|data~332_combout  & ( (\Control|aluop [0] & !\Control|aluop [1]) ) ) )

	.dataa(!\Control|aluop [0]),
	.datab(!\data|IR|data [5]),
	.datac(!\Control|aluop [1]),
	.datad(!\Control|state.calc_addr~q ),
	.datae(!\data|regfile|data~324_combout ),
	.dataf(!\data|regfile|data~332_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector3~0 .extended_lut = "off";
defparam \data|ALU|Selector3~0 .lut_mask = 64'h5050A0A25050AAA2;
defparam \data|ALU|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N36
stratixiii_lcell_comb \data|regfilemux|f[12]~12 (
// Equation(s):
// \data|regfilemux|f[12]~12_combout  = ( \Control|state.ldr2~q  & ( \data|mdr|data [12] ) ) # ( !\Control|state.ldr2~q  & ( ((\data|ALU|Add0~49_sumout  & \data|ALU|Selector15~0_combout )) # (\data|ALU|Selector3~0_combout ) ) )

	.dataa(!\data|ALU|Add0~49_sumout ),
	.datab(!\data|ALU|Selector3~0_combout ),
	.datac(!\data|mdr|data [12]),
	.datad(!\data|ALU|Selector15~0_combout ),
	.datae(gnd),
	.dataf(!\Control|state.ldr2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfilemux|f[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfilemux|f[12]~12 .extended_lut = "off";
defparam \data|regfilemux|f[12]~12 .lut_mask = 64'h337733770F0F0F0F;
defparam \data|regfilemux|f[12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y13_N33
dffeas \data|regfile|data~124 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|f[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~124_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~124 .is_wysiwyg = "true";
defparam \data|regfile|data~124 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y14_N0
stratixiii_lcell_comb \data|regfile|data~320 (
// Equation(s):
// \data|regfile|data~320_combout  = ( !\data|storemux|f[1]~1_combout  & ( ((!\data|storemux|f[2]~0_combout  & ((!\data|storemux|f[0]~2_combout  & (\data|regfile|data~12_q )) # (\data|storemux|f[0]~2_combout  & ((\data|regfile|data~28_q ))))) # 
// (\data|storemux|f[2]~0_combout  & (((\data|storemux|f[0]~2_combout ))))) ) ) # ( \data|storemux|f[1]~1_combout  & ( (!\data|storemux|f[2]~0_combout  & (((!\data|storemux|f[0]~2_combout  & ((\data|regfile|data~44_q ))) # (\data|storemux|f[0]~2_combout  & 
// (\data|regfile|data~60_q ))))) # (\data|storemux|f[2]~0_combout  & ((((\data|storemux|f[0]~2_combout ))))) ) )

	.dataa(!\data|regfile|data~60_q ),
	.datab(!\data|storemux|f[2]~0_combout ),
	.datac(!\data|regfile|data~44_q ),
	.datad(!\data|regfile|data~28_q ),
	.datae(!\data|storemux|f[1]~1_combout ),
	.dataf(!\data|storemux|f[0]~2_combout ),
	.datag(!\data|regfile|data~12_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~320_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~320 .extended_lut = "on";
defparam \data|regfile|data~320 .lut_mask = 64'h0C0C0C0C33FF7777;
defparam \data|regfile|data~320 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y13_N32
stratixiii_lcell_comb \data|regfile|data~324 (
// Equation(s):
// \data|regfile|data~324_combout  = ( !\data|storemux|f[1]~1_combout  & ( ((!\data|storemux|f[2]~0_combout  & (((\data|regfile|data~320_combout )))) # (\data|storemux|f[2]~0_combout  & ((!\data|regfile|data~320_combout  & ((\data|regfile|data~76_q ))) # 
// (\data|regfile|data~320_combout  & (\data|regfile|data~92_q ))))) ) ) # ( \data|storemux|f[1]~1_combout  & ( ((!\data|storemux|f[2]~0_combout  & (((\data|regfile|data~320_combout )))) # (\data|storemux|f[2]~0_combout  & ((!\data|regfile|data~320_combout  
// & ((\data|regfile|data~108_q ))) # (\data|regfile|data~320_combout  & (\data|regfile|data~124_q ))))) ) )

	.dataa(!\data|regfile|data~124_q ),
	.datab(!\data|regfile|data~92_q ),
	.datac(!\data|regfile|data~108_q ),
	.datad(!\data|storemux|f[2]~0_combout ),
	.datae(!\data|storemux|f[1]~1_combout ),
	.dataf(!\data|regfile|data~320_combout ),
	.datag(!\data|regfile|data~76_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~324_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~324 .extended_lut = "on";
defparam \data|regfile|data~324 .lut_mask = 64'h000F000FFF33FF55;
defparam \data|regfile|data~324 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y13_N22
stratixiii_lcell_comb \data|ALU|Add0~45 (
// Equation(s):
// \data|ALU|Add0~45_sumout  = SUM(( \data|regfile|data~308_combout  ) + ( (!\Control|state.calc_addr~q  & ((\data|regfile|data~316_combout ))) # (\Control|state.calc_addr~q  & (\data|IR|data [5])) ) + ( \data|ALU|Add0~42  ))
// \data|ALU|Add0~46  = CARRY(( \data|regfile|data~308_combout  ) + ( (!\Control|state.calc_addr~q  & ((\data|regfile|data~316_combout ))) # (\Control|state.calc_addr~q  & (\data|IR|data [5])) ) + ( \data|ALU|Add0~42  ))

	.dataa(!\data|IR|data [5]),
	.datab(!\Control|state.calc_addr~q ),
	.datac(gnd),
	.datad(!\data|regfile|data~308_combout ),
	.datae(gnd),
	.dataf(!\data|regfile|data~316_combout ),
	.datag(gnd),
	.cin(\data|ALU|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|ALU|Add0~45_sumout ),
	.cout(\data|ALU|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Add0~45 .extended_lut = "off";
defparam \data|ALU|Add0~45 .lut_mask = 64'h0000EE22000000FF;
defparam \data|ALU|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y13_N24
stratixiii_lcell_comb \data|ALU|Add0~49 (
// Equation(s):
// \data|ALU|Add0~49_sumout  = SUM(( \data|regfile|data~324_combout  ) + ( (!\Control|state.calc_addr~q  & ((\data|regfile|data~332_combout ))) # (\Control|state.calc_addr~q  & (\data|IR|data [5])) ) + ( \data|ALU|Add0~46  ))
// \data|ALU|Add0~50  = CARRY(( \data|regfile|data~324_combout  ) + ( (!\Control|state.calc_addr~q  & ((\data|regfile|data~332_combout ))) # (\Control|state.calc_addr~q  & (\data|IR|data [5])) ) + ( \data|ALU|Add0~46  ))

	.dataa(!\data|IR|data [5]),
	.datab(!\Control|state.calc_addr~q ),
	.datac(gnd),
	.datad(!\data|regfile|data~324_combout ),
	.datae(gnd),
	.dataf(!\data|regfile|data~332_combout ),
	.datag(gnd),
	.cin(\data|ALU|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|ALU|Add0~49_sumout ),
	.cout(\data|ALU|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Add0~49 .extended_lut = "off";
defparam \data|ALU|Add0~49 .lut_mask = 64'h0000EE22000000FF;
defparam \data|ALU|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y13_N26
stratixiii_lcell_comb \data|ALU|Add0~53 (
// Equation(s):
// \data|ALU|Add0~53_sumout  = SUM(( (!\Control|state.calc_addr~q  & ((\data|regfile|data~348_combout ))) # (\Control|state.calc_addr~q  & (\data|IR|data [5])) ) + ( \data|regfile|data~340_combout  ) + ( \data|ALU|Add0~50  ))
// \data|ALU|Add0~54  = CARRY(( (!\Control|state.calc_addr~q  & ((\data|regfile|data~348_combout ))) # (\Control|state.calc_addr~q  & (\data|IR|data [5])) ) + ( \data|regfile|data~340_combout  ) + ( \data|ALU|Add0~50  ))

	.dataa(!\data|IR|data [5]),
	.datab(!\Control|state.calc_addr~q ),
	.datac(gnd),
	.datad(!\data|regfile|data~348_combout ),
	.datae(gnd),
	.dataf(!\data|regfile|data~340_combout ),
	.datag(gnd),
	.cin(\data|ALU|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|ALU|Add0~53_sumout ),
	.cout(\data|ALU|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Add0~53 .extended_lut = "off";
defparam \data|ALU|Add0~53 .lut_mask = 64'h0000FF00000011DD;
defparam \data|ALU|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y13_N28
stratixiii_lcell_comb \data|ALU|Add0~57 (
// Equation(s):
// \data|ALU|Add0~57_sumout  = SUM(( (!\Control|state.calc_addr~q  & ((\data|regfile|data~364_combout ))) # (\Control|state.calc_addr~q  & (\data|IR|data [5])) ) + ( \data|regfile|data~356_combout  ) + ( \data|ALU|Add0~54  ))
// \data|ALU|Add0~58  = CARRY(( (!\Control|state.calc_addr~q  & ((\data|regfile|data~364_combout ))) # (\Control|state.calc_addr~q  & (\data|IR|data [5])) ) + ( \data|regfile|data~356_combout  ) + ( \data|ALU|Add0~54  ))

	.dataa(!\data|IR|data [5]),
	.datab(!\Control|state.calc_addr~q ),
	.datac(gnd),
	.datad(!\data|regfile|data~364_combout ),
	.datae(gnd),
	.dataf(!\data|regfile|data~356_combout ),
	.datag(gnd),
	.cin(\data|ALU|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|ALU|Add0~57_sumout ),
	.cout(\data|ALU|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Add0~57 .extended_lut = "off";
defparam \data|ALU|Add0~57 .lut_mask = 64'h0000FF00000011DD;
defparam \data|ALU|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y13_N30
stratixiii_lcell_comb \data|ALU|Add0~61 (
// Equation(s):
// \data|ALU|Add0~61_sumout  = SUM(( (!\Control|state.calc_addr~q  & ((\data|regfile|data~380_combout ))) # (\Control|state.calc_addr~q  & (\data|IR|data [5])) ) + ( \data|regfile|data~372_combout  ) + ( \data|ALU|Add0~58  ))

	.dataa(!\data|IR|data [5]),
	.datab(!\Control|state.calc_addr~q ),
	.datac(gnd),
	.datad(!\data|regfile|data~380_combout ),
	.datae(gnd),
	.dataf(!\data|regfile|data~372_combout ),
	.datag(gnd),
	.cin(\data|ALU|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|ALU|Add0~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Add0~61 .extended_lut = "off";
defparam \data|ALU|Add0~61 .lut_mask = 64'h0000FF00000011DD;
defparam \data|ALU|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N10
stratixiii_lcell_comb \data|regfilemux|f[15]~15 (
// Equation(s):
// \data|regfilemux|f[15]~15_combout  = ( \data|ALU|Selector0~0_combout  & ( (!\Control|state.ldr2~q ) # (\data|mdr|data [15]) ) ) # ( !\data|ALU|Selector0~0_combout  & ( (!\Control|state.ldr2~q  & (\data|ALU|Selector15~0_combout  & 
// ((\data|ALU|Add0~61_sumout )))) # (\Control|state.ldr2~q  & (((\data|mdr|data [15])))) ) )

	.dataa(!\Control|state.ldr2~q ),
	.datab(!\data|ALU|Selector15~0_combout ),
	.datac(!\data|mdr|data [15]),
	.datad(!\data|ALU|Add0~61_sumout ),
	.datae(gnd),
	.dataf(!\data|ALU|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfilemux|f[15]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfilemux|f[15]~15 .extended_lut = "off";
defparam \data|regfilemux|f[15]~15 .lut_mask = 64'h05270527AFAFAFAF;
defparam \data|regfilemux|f[15]~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y14_N10
stratixiii_lcell_comb \data|gencc|WideOr0~1 (
// Equation(s):
// \data|gencc|WideOr0~1_combout  = ( \Control|state.ldr2~q  & ( !\data|regfilemux|f[0]~0_combout  & ( !\data|mdr|data [4] ) ) ) # ( !\Control|state.ldr2~q  & ( !\data|regfilemux|f[0]~0_combout  & ( (!\data|ALU|Selector11~0_combout  & 
// ((!\data|ALU|Add0~17_sumout ) # (!\data|ALU|Selector15~0_combout ))) ) ) )

	.dataa(!\data|ALU|Add0~17_sumout ),
	.datab(!\data|mdr|data [4]),
	.datac(!\data|ALU|Selector15~0_combout ),
	.datad(!\data|ALU|Selector11~0_combout ),
	.datae(!\Control|state.ldr2~q ),
	.dataf(!\data|regfilemux|f[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|gencc|WideOr0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|gencc|WideOr0~1 .extended_lut = "off";
defparam \data|gencc|WideOr0~1 .lut_mask = 64'hFA00CCCC00000000;
defparam \data|gencc|WideOr0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y14_N18
stratixiii_lcell_comb \data|gencc|WideOr0~2 (
// Equation(s):
// \data|gencc|WideOr0~2_combout  = ( !\data|regfilemux|f[1]~1_combout  & ( !\data|regfilemux|f[6]~6_combout  & ( (!\data|regfilemux|f[11]~11_combout  & (!\data|regfilemux|f[5]~5_combout  & (\data|gencc|WideOr0~1_combout  & !\data|regfilemux|f[2]~2_combout 
// ))) ) ) )

	.dataa(!\data|regfilemux|f[11]~11_combout ),
	.datab(!\data|regfilemux|f[5]~5_combout ),
	.datac(!\data|gencc|WideOr0~1_combout ),
	.datad(!\data|regfilemux|f[2]~2_combout ),
	.datae(!\data|regfilemux|f[1]~1_combout ),
	.dataf(!\data|regfilemux|f[6]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|gencc|WideOr0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|gencc|WideOr0~2 .extended_lut = "off";
defparam \data|gencc|WideOr0~2 .lut_mask = 64'h0800000000000000;
defparam \data|gencc|WideOr0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N32
stratixiii_lcell_comb \data|gencc|WideOr0~0 (
// Equation(s):
// \data|gencc|WideOr0~0_combout  = ( !\data|regfilemux|f[7]~7_combout  & ( !\data|regfilemux|f[10]~10_combout  & ( (!\data|regfilemux|f[9]~9_combout  & (!\data|regfilemux|f[8]~8_combout  & !\data|regfilemux|f[3]~3_combout )) ) ) )

	.dataa(!\data|regfilemux|f[9]~9_combout ),
	.datab(gnd),
	.datac(!\data|regfilemux|f[8]~8_combout ),
	.datad(!\data|regfilemux|f[3]~3_combout ),
	.datae(!\data|regfilemux|f[7]~7_combout ),
	.dataf(!\data|regfilemux|f[10]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|gencc|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|gencc|WideOr0~0 .extended_lut = "off";
defparam \data|gencc|WideOr0~0 .lut_mask = 64'hA000000000000000;
defparam \data|gencc|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N34
stratixiii_lcell_comb \data|gencc|out[0]~0 (
// Equation(s):
// \data|gencc|out[0]~0_combout  = ( \data|gencc|WideOr0~0_combout  & ( \data|regfilemux|f[12]~12_combout  & ( !\data|regfilemux|f[15]~15_combout  ) ) ) # ( !\data|gencc|WideOr0~0_combout  & ( \data|regfilemux|f[12]~12_combout  & ( 
// !\data|regfilemux|f[15]~15_combout  ) ) ) # ( \data|gencc|WideOr0~0_combout  & ( !\data|regfilemux|f[12]~12_combout  & ( (!\data|regfilemux|f[15]~15_combout  & (((!\data|gencc|WideOr0~2_combout ) # (\data|regfilemux|f[13]~13_combout )) # 
// (\data|regfilemux|f[14]~14_combout ))) ) ) ) # ( !\data|gencc|WideOr0~0_combout  & ( !\data|regfilemux|f[12]~12_combout  & ( !\data|regfilemux|f[15]~15_combout  ) ) )

	.dataa(!\data|regfilemux|f[14]~14_combout ),
	.datab(!\data|regfilemux|f[15]~15_combout ),
	.datac(!\data|gencc|WideOr0~2_combout ),
	.datad(!\data|regfilemux|f[13]~13_combout ),
	.datae(!\data|gencc|WideOr0~0_combout ),
	.dataf(!\data|regfilemux|f[12]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|gencc|out[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|gencc|out[0]~0 .extended_lut = "off";
defparam \data|gencc|out[0]~0 .lut_mask = 64'hCCCCC4CCCCCCCCCC;
defparam \data|gencc|out[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y12_N35
dffeas \data|CC|data[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|gencc|out[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Control|WideOr1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|CC|data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \data|CC|data[0] .is_wysiwyg = "true";
defparam \data|CC|data[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y12_N11
dffeas \data|CC|data[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|regfilemux|f[15]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Control|WideOr1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|CC|data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \data|CC|data[2] .is_wysiwyg = "true";
defparam \data|CC|data[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N18
stratixiii_lcell_comb \data|gencc|WideOr0 (
// Equation(s):
// \data|gencc|WideOr0~combout  = ( \data|gencc|WideOr0~0_combout  & ( !\data|regfilemux|f[12]~12_combout  & ( (!\data|regfilemux|f[14]~14_combout  & (!\data|regfilemux|f[15]~15_combout  & (\data|gencc|WideOr0~2_combout  & !\data|regfilemux|f[13]~13_combout 
// ))) ) ) )

	.dataa(!\data|regfilemux|f[14]~14_combout ),
	.datab(!\data|regfilemux|f[15]~15_combout ),
	.datac(!\data|gencc|WideOr0~2_combout ),
	.datad(!\data|regfilemux|f[13]~13_combout ),
	.datae(!\data|gencc|WideOr0~0_combout ),
	.dataf(!\data|regfilemux|f[12]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|gencc|WideOr0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|gencc|WideOr0 .extended_lut = "off";
defparam \data|gencc|WideOr0 .lut_mask = 64'h0000080000000000;
defparam \data|gencc|WideOr0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y12_N19
dffeas \data|CC|data[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|gencc|WideOr0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Control|WideOr1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|CC|data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \data|CC|data[1] .is_wysiwyg = "true";
defparam \data|CC|data[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N22
stratixiii_lcell_comb \data|cccomp|out (
// Equation(s):
// \data|cccomp|out~combout  = ( \data|IR|data [9] & ( \data|IR|data [11] & ( (!\data|CC|data [0] & (!\data|CC|data [2] & ((!\data|IR|data [10]) # (!\data|CC|data [1])))) ) ) ) # ( !\data|IR|data [9] & ( \data|IR|data [11] & ( (!\data|CC|data [2] & 
// ((!\data|IR|data [10]) # (!\data|CC|data [1]))) ) ) ) # ( \data|IR|data [9] & ( !\data|IR|data [11] & ( (!\data|CC|data [0] & ((!\data|IR|data [10]) # (!\data|CC|data [1]))) ) ) ) # ( !\data|IR|data [9] & ( !\data|IR|data [11] & ( (!\data|IR|data [10]) # 
// (!\data|CC|data [1]) ) ) )

	.dataa(!\data|IR|data [10]),
	.datab(!\data|CC|data [0]),
	.datac(!\data|CC|data [2]),
	.datad(!\data|CC|data [1]),
	.datae(!\data|IR|data [9]),
	.dataf(!\data|IR|data [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|cccomp|out~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|cccomp|out .extended_lut = "off";
defparam \data|cccomp|out .lut_mask = 64'hFFAACC88F0A0C080;
defparam \data|cccomp|out .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X35_Y11_N32
stratixiii_lcell_comb \Control|next_state.br~0 (
// Equation(s):
// \Control|next_state.br~0_combout  = ( !\data|IR|data [15] & ( (!\data|IR|data [13] & (!\data|IR|data [14] & (!\data|IR|data [12] & \Control|state.decode~q ))) ) )

	.dataa(!\data|IR|data [13]),
	.datab(!\data|IR|data [14]),
	.datac(!\data|IR|data [12]),
	.datad(!\Control|state.decode~q ),
	.datae(gnd),
	.dataf(!\data|IR|data [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|next_state.br~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|next_state.br~0 .extended_lut = "off";
defparam \Control|next_state.br~0 .lut_mask = 64'h0080008000000000;
defparam \Control|next_state.br~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y11_N33
dffeas \Control|state.br (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Control|next_state.br~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control|state.br~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control|state.br .is_wysiwyg = "true";
defparam \Control|state.br .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N36
stratixiii_lcell_comb \Control|next_state.br_taken~0 (
// Equation(s):
// \Control|next_state.br_taken~0_combout  = ( !\data|cccomp|out~combout  & ( \Control|state.br~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\data|cccomp|out~combout ),
	.dataf(!\Control|state.br~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|next_state.br_taken~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|next_state.br_taken~0 .extended_lut = "off";
defparam \Control|next_state.br_taken~0 .lut_mask = 64'h00000000FFFF0000;
defparam \Control|next_state.br_taken~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y11_N37
dffeas \Control|state.br_taken (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Control|next_state.br_taken~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control|state.br_taken~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control|state.br_taken .is_wysiwyg = "true";
defparam \Control|state.br_taken .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N14
stratixiii_lcell_comb \Control|Selector0~0 (
// Equation(s):
// \Control|Selector0~0_combout  = ( \Control|state.br~q  & ( \data|cccomp|out~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data|cccomp|out~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Control|state.br~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|Selector0~0 .extended_lut = "off";
defparam \Control|Selector0~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \Control|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N10
stratixiii_lcell_comb \Control|Selector0~2 (
// Equation(s):
// \Control|Selector0~2_combout  = ( !\Control|state.br_taken~q  & ( !\Control|Selector0~0_combout  & ( (\Control|Selector0~1_combout  & (\Control|WideOr1~0_combout  & ((!\Control|state.str2~q ) # (!\mem_resp~input_o )))) ) ) )

	.dataa(!\Control|Selector0~1_combout ),
	.datab(!\Control|state.str2~q ),
	.datac(!\mem_resp~input_o ),
	.datad(!\Control|WideOr1~0_combout ),
	.datae(!\Control|state.br_taken~q ),
	.dataf(!\Control|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|Selector0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|Selector0~2 .extended_lut = "off";
defparam \Control|Selector0~2 .lut_mask = 64'h0054000000000000;
defparam \Control|Selector0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y11_N11
dffeas \Control|state.fetch1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Control|Selector0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control|state.fetch1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control|state.fetch1 .is_wysiwyg = "true";
defparam \Control|state.fetch1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X35_Y11_N20
stratixiii_lcell_comb \Control|Selector1~0 (
// Equation(s):
// \Control|Selector1~0_combout  = ( \mem_resp~input_o  & ( !\Control|state.fetch1~q  ) ) # ( !\mem_resp~input_o  & ( (!\Control|state.fetch1~q ) # (\Control|state.fetch2~q ) ) )

	.dataa(!\Control|state.fetch1~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Control|state.fetch2~q ),
	.datae(gnd),
	.dataf(!\mem_resp~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|Selector1~0 .extended_lut = "off";
defparam \Control|Selector1~0 .lut_mask = 64'hAAFFAAFFAAAAAAAA;
defparam \Control|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y11_N21
dffeas \Control|state.fetch2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Control|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control|state.fetch2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control|state.fetch2 .is_wysiwyg = "true";
defparam \Control|state.fetch2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X35_Y11_N26
stratixiii_lcell_comb \Control|next_state.fetch3~0 (
// Equation(s):
// \Control|next_state.fetch3~0_combout  = ( \Control|state.fetch2~q  & ( \mem_resp~input_o  ) )

	.dataa(gnd),
	.datab(!\mem_resp~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Control|state.fetch2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|next_state.fetch3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|next_state.fetch3~0 .extended_lut = "off";
defparam \Control|next_state.fetch3~0 .lut_mask = 64'h0000000033333333;
defparam \Control|next_state.fetch3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y11_N27
dffeas \Control|state.fetch3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Control|next_state.fetch3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control|state.fetch3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control|state.fetch3 .is_wysiwyg = "true";
defparam \Control|state.fetch3 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y11_N37
dffeas \Control|state.decode (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Control|state.fetch3~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control|state.decode~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control|state.decode .is_wysiwyg = "true";
defparam \Control|state.decode .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X35_Y11_N34
stratixiii_lcell_comb \Control|next_state.s_add~0 (
// Equation(s):
// \Control|next_state.s_add~0_combout  = ( !\data|IR|data [15] & ( (!\data|IR|data [13] & (!\data|IR|data [14] & (\Control|state.decode~q  & \data|IR|data [12]))) ) )

	.dataa(!\data|IR|data [13]),
	.datab(!\data|IR|data [14]),
	.datac(!\Control|state.decode~q ),
	.datad(!\data|IR|data [12]),
	.datae(gnd),
	.dataf(!\data|IR|data [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|next_state.s_add~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|next_state.s_add~0 .extended_lut = "off";
defparam \Control|next_state.s_add~0 .lut_mask = 64'h0008000800000000;
defparam \Control|next_state.s_add~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y11_N35
dffeas \Control|state.s_add (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Control|next_state.s_add~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control|state.s_add~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control|state.s_add .is_wysiwyg = "true";
defparam \Control|state.s_add .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X35_Y11_N8
stratixiii_lcell_comb \Control|WideOr1~0 (
// Equation(s):
// \Control|WideOr1~0_combout  = ( !\Control|state.ldr2~q  & ( (!\Control|state.s_not~q  & (!\Control|state.s_and~q  & !\Control|state.s_add~q )) ) )

	.dataa(!\Control|state.s_not~q ),
	.datab(!\Control|state.s_and~q ),
	.datac(!\Control|state.s_add~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Control|state.ldr2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|WideOr1~0 .extended_lut = "off";
defparam \Control|WideOr1~0 .lut_mask = 64'h8080808000000000;
defparam \Control|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y12_N12
stratixiii_lcell_comb \data|regfile|data~385 (
// Equation(s):
// \data|regfile|data~385_combout  = ( \data|IR|data [9] & ( (\data|IR|data [11] & (!\Control|WideOr1~0_combout  & \data|IR|data [10])) ) )

	.dataa(!\data|IR|data [11]),
	.datab(!\Control|WideOr1~0_combout ),
	.datac(gnd),
	.datad(!\data|IR|data [10]),
	.datae(gnd),
	.dataf(!\data|IR|data [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~385_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~385 .extended_lut = "off";
defparam \data|regfile|data~385 .lut_mask = 64'h0000000000440044;
defparam \data|regfile|data~385 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y13_N25
dffeas \data|regfile|data~123 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|f[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~123_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~123 .is_wysiwyg = "true";
defparam \data|regfile|data~123 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y14_N35
dffeas \data|regfile|data~59 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|f[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~388_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~59 .is_wysiwyg = "true";
defparam \data|regfile|data~59 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y14_N37
dffeas \data|regfile|data~43 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|f[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~43 .is_wysiwyg = "true";
defparam \data|regfile|data~43 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y14_N13
dffeas \data|regfile|data~11 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|f[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~11 .is_wysiwyg = "true";
defparam \data|regfile|data~11 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y14_N36
stratixiii_lcell_comb \data|regfile|data~312 (
// Equation(s):
// \data|regfile|data~312_combout  = ( !\data|IR|data [1] & ( ((!\data|IR|data [0] & (((\data|regfile|data~11_q  & !\data|IR|data [2])))) # (\data|IR|data [0] & (((\data|IR|data [2])) # (\data|regfile|data~27_q )))) ) ) # ( \data|IR|data [1] & ( 
// ((!\data|IR|data [0] & (((\data|regfile|data~43_q  & !\data|IR|data [2])))) # (\data|IR|data [0] & (((\data|IR|data [2])) # (\data|regfile|data~59_q )))) ) )

	.dataa(!\data|regfile|data~27_q ),
	.datab(!\data|regfile|data~59_q ),
	.datac(!\data|regfile|data~43_q ),
	.datad(!\data|IR|data [0]),
	.datae(!\data|IR|data [1]),
	.dataf(!\data|IR|data [2]),
	.datag(!\data|regfile|data~11_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~312_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~312 .extended_lut = "on";
defparam \data|regfile|data~312 .lut_mask = 64'h0F550F3300FF00FF;
defparam \data|regfile|data~312 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y13_N9
dffeas \data|regfile|data~107 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|regfilemux|f[11]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|regfile|data~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~107_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~107 .is_wysiwyg = "true";
defparam \data|regfile|data~107 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y13_N27
dffeas \data|regfile|data~91 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|f[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~384_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~91_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~91 .is_wysiwyg = "true";
defparam \data|regfile|data~91 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y13_N9
dffeas \data|regfile|data~75 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|f[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~75_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~75 .is_wysiwyg = "true";
defparam \data|regfile|data~75 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y13_N8
stratixiii_lcell_comb \data|regfile|data~316 (
// Equation(s):
// \data|regfile|data~316_combout  = ( !\data|IR|data [1] & ( ((!\data|regfile|data~312_combout  & (\data|regfile|data~75_q  & ((\data|IR|data [2])))) # (\data|regfile|data~312_combout  & (((!\data|IR|data [2]) # (\data|regfile|data~91_q ))))) ) ) # ( 
// \data|IR|data [1] & ( (!\data|regfile|data~312_combout  & (((\data|regfile|data~107_q  & ((\data|IR|data [2])))))) # (\data|regfile|data~312_combout  & ((((!\data|IR|data [2]))) # (\data|regfile|data~123_q ))) ) )

	.dataa(!\data|regfile|data~123_q ),
	.datab(!\data|regfile|data~312_combout ),
	.datac(!\data|regfile|data~107_q ),
	.datad(!\data|regfile|data~91_q ),
	.datae(!\data|IR|data [1]),
	.dataf(!\data|IR|data [2]),
	.datag(!\data|regfile|data~75_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~316_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~316 .extended_lut = "on";
defparam \data|regfile|data~316 .lut_mask = 64'h333333330C3F1D1D;
defparam \data|regfile|data~316 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y13_N8
stratixiii_lcell_comb \data|regfilemux|f[11]~11 (
// Equation(s):
// \data|regfilemux|f[11]~11_combout  = ( \Control|state.ldr2~q  & ( \data|mdr|data [11] ) ) # ( !\Control|state.ldr2~q  & ( ((\data|ALU|Selector15~0_combout  & \data|ALU|Add0~45_sumout )) # (\data|ALU|Selector4~0_combout ) ) )

	.dataa(!\data|ALU|Selector4~0_combout ),
	.datab(!\data|ALU|Selector15~0_combout ),
	.datac(!\data|ALU|Add0~45_sumout ),
	.datad(!\data|mdr|data [11]),
	.datae(gnd),
	.dataf(!\Control|state.ldr2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfilemux|f[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfilemux|f[11]~11 .extended_lut = "off";
defparam \data|regfilemux|f[11]~11 .lut_mask = 64'h5757575700FF00FF;
defparam \data|regfilemux|f[11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y14_N15
dffeas \data|regfile|data~27 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|f[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~27 .is_wysiwyg = "true";
defparam \data|regfile|data~27 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y14_N12
stratixiii_lcell_comb \data|regfile|data~304 (
// Equation(s):
// \data|regfile|data~304_combout  = ( !\data|storemux|f[1]~1_combout  & ( ((!\data|storemux|f[2]~0_combout  & ((!\data|storemux|f[0]~2_combout  & ((\data|regfile|data~11_q ))) # (\data|storemux|f[0]~2_combout  & (\data|regfile|data~27_q )))) # 
// (\data|storemux|f[2]~0_combout  & (((\data|storemux|f[0]~2_combout ))))) ) ) # ( \data|storemux|f[1]~1_combout  & ( ((!\data|storemux|f[2]~0_combout  & ((!\data|storemux|f[0]~2_combout  & ((\data|regfile|data~43_q ))) # (\data|storemux|f[0]~2_combout  & 
// (\data|regfile|data~59_q )))) # (\data|storemux|f[2]~0_combout  & (((\data|storemux|f[0]~2_combout ))))) ) )

	.dataa(!\data|regfile|data~27_q ),
	.datab(!\data|regfile|data~59_q ),
	.datac(!\data|regfile|data~43_q ),
	.datad(!\data|storemux|f[2]~0_combout ),
	.datae(!\data|storemux|f[1]~1_combout ),
	.dataf(!\data|storemux|f[0]~2_combout ),
	.datag(!\data|regfile|data~11_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~304_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~304 .extended_lut = "on";
defparam \data|regfile|data~304 .lut_mask = 64'h0F000F0055FF33FF;
defparam \data|regfile|data~304 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y13_N24
stratixiii_lcell_comb \data|regfile|data~308 (
// Equation(s):
// \data|regfile|data~308_combout  = ( !\data|storemux|f[1]~1_combout  & ( (!\data|regfile|data~304_combout  & (((\data|regfile|data~75_q  & (\data|storemux|f[2]~0_combout ))))) # (\data|regfile|data~304_combout  & ((((!\data|storemux|f[2]~0_combout ))) # 
// (\data|regfile|data~91_q ))) ) ) # ( \data|storemux|f[1]~1_combout  & ( (!\data|regfile|data~304_combout  & (((\data|regfile|data~107_q  & (\data|storemux|f[2]~0_combout ))))) # (\data|regfile|data~304_combout  & ((((!\data|storemux|f[2]~0_combout ) # 
// (\data|regfile|data~123_q ))))) ) )

	.dataa(!\data|regfile|data~304_combout ),
	.datab(!\data|regfile|data~91_q ),
	.datac(!\data|regfile|data~107_q ),
	.datad(!\data|storemux|f[2]~0_combout ),
	.datae(!\data|storemux|f[1]~1_combout ),
	.dataf(!\data|regfile|data~123_q ),
	.datag(!\data|regfile|data~75_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~308_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~308 .extended_lut = "on";
defparam \data|regfile|data~308 .lut_mask = 64'h551B550A551B555F;
defparam \data|regfile|data~308 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y13_N24
stratixiii_lcell_comb \data|ALU|Selector4~0 (
// Equation(s):
// \data|ALU|Selector4~0_combout  = ( \data|IR|data [5] & ( \Control|aluop [1] & ( (!\Control|aluop [0] & (\data|regfile|data~308_combout  & ((\Control|state.calc_addr~q ) # (\data|regfile|data~316_combout )))) ) ) ) # ( !\data|IR|data [5] & ( \Control|aluop 
// [1] & ( (!\Control|aluop [0] & (\data|regfile|data~308_combout  & (\data|regfile|data~316_combout  & !\Control|state.calc_addr~q ))) ) ) ) # ( \data|IR|data [5] & ( !\Control|aluop [1] & ( !\Control|aluop [0] $ (!\data|regfile|data~308_combout ) ) ) ) # ( 
// !\data|IR|data [5] & ( !\Control|aluop [1] & ( !\Control|aluop [0] $ (!\data|regfile|data~308_combout ) ) ) )

	.dataa(!\Control|aluop [0]),
	.datab(!\data|regfile|data~308_combout ),
	.datac(!\data|regfile|data~316_combout ),
	.datad(!\Control|state.calc_addr~q ),
	.datae(!\data|IR|data [5]),
	.dataf(!\Control|aluop [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector4~0 .extended_lut = "off";
defparam \data|ALU|Selector4~0 .lut_mask = 64'h6666666602000222;
defparam \data|ALU|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y13_N10
stratixiii_lcell_comb \data|ALU|Selector4~1 (
// Equation(s):
// \data|ALU|Selector4~1_combout  = ( \data|ALU|Add0~45_sumout  & ( (\data|ALU|Selector15~0_combout ) # (\data|ALU|Selector4~0_combout ) ) ) # ( !\data|ALU|Add0~45_sumout  & ( \data|ALU|Selector4~0_combout  ) )

	.dataa(!\data|ALU|Selector4~0_combout ),
	.datab(!\data|ALU|Selector15~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|ALU|Add0~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector4~1 .extended_lut = "off";
defparam \data|ALU|Selector4~1 .lut_mask = 64'h5555555577777777;
defparam \data|ALU|Selector4~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N32
stratixiii_io_ibuf \mem_rdata[11]~input (
	.i(mem_rdata[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\mem_rdata[11]~input_o ));
// synopsys translate_off
defparam \mem_rdata[11]~input .bus_hold = "false";
defparam \mem_rdata[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X33_Y13_N11
dffeas \data|mdr|data[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|ALU|Selector4~1_combout ),
	.asdata(\mem_rdata[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Control|mdrmux_sel~2_combout ),
	.ena(\Control|WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|mdr|data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \data|mdr|data[11] .is_wysiwyg = "true";
defparam \data|mdr|data[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y12_N39
dffeas \data|IR|data[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|mdr|data [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control|state.fetch3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|IR|data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \data|IR|data[11] .is_wysiwyg = "true";
defparam \data|IR|data[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y12_N30
stratixiii_lcell_comb \data|regfile|data~384 (
// Equation(s):
// \data|regfile|data~384_combout  = ( \data|IR|data [9] & ( (\data|IR|data [11] & (!\Control|WideOr1~0_combout  & !\data|IR|data [10])) ) )

	.dataa(!\data|IR|data [11]),
	.datab(!\Control|WideOr1~0_combout ),
	.datac(gnd),
	.datad(!\data|IR|data [10]),
	.datae(gnd),
	.dataf(!\data|IR|data [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~384_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~384 .extended_lut = "off";
defparam \data|regfile|data~384 .lut_mask = 64'h0000000044004400;
defparam \data|regfile|data~384 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y13_N33
dffeas \data|regfile|data~93 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|f[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~384_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~93_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~93 .is_wysiwyg = "true";
defparam \data|regfile|data~93 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y13_N15
dffeas \data|regfile|data~109 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|regfilemux|f[13]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|regfile|data~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~109_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~109 .is_wysiwyg = "true";
defparam \data|regfile|data~109 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y13_N18
stratixiii_lcell_comb \data|regfile|data~29feeder (
// Equation(s):
// \data|regfile|data~29feeder_combout  = ( \data|regfilemux|f[13]~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|regfilemux|f[13]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~29feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~29feeder .extended_lut = "off";
defparam \data|regfile|data~29feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data|regfile|data~29feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y13_N19
dffeas \data|regfile|data~29 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|regfile|data~29feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|regfile|data~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~29 .is_wysiwyg = "true";
defparam \data|regfile|data~29 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y14_N37
dffeas \data|regfile|data~45 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|f[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~45 .is_wysiwyg = "true";
defparam \data|regfile|data~45 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y14_N16
stratixiii_lcell_comb \data|regfile|data~61feeder (
// Equation(s):
// \data|regfile|data~61feeder_combout  = ( \data|regfilemux|f[13]~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|regfilemux|f[13]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~61feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~61feeder .extended_lut = "off";
defparam \data|regfile|data~61feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data|regfile|data~61feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y14_N17
dffeas \data|regfile|data~61 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|regfile|data~61feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|regfile|data~388_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~61 .is_wysiwyg = "true";
defparam \data|regfile|data~61 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y14_N29
dffeas \data|regfile|data~13 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|f[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~13 .is_wysiwyg = "true";
defparam \data|regfile|data~13 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y14_N28
stratixiii_lcell_comb \data|regfile|data~336 (
// Equation(s):
// \data|regfile|data~336_combout  = ( !\data|storemux|f[1]~1_combout  & ( (!\data|storemux|f[2]~0_combout  & (((!\data|storemux|f[0]~2_combout  & ((\data|regfile|data~13_q ))) # (\data|storemux|f[0]~2_combout  & (\data|regfile|data~29_q ))))) # 
// (\data|storemux|f[2]~0_combout  & ((((\data|storemux|f[0]~2_combout ))))) ) ) # ( \data|storemux|f[1]~1_combout  & ( ((!\data|storemux|f[2]~0_combout  & ((!\data|storemux|f[0]~2_combout  & (\data|regfile|data~45_q )) # (\data|storemux|f[0]~2_combout  & 
// ((\data|regfile|data~61_q ))))) # (\data|storemux|f[2]~0_combout  & (((\data|storemux|f[0]~2_combout ))))) ) )

	.dataa(!\data|regfile|data~29_q ),
	.datab(!\data|storemux|f[2]~0_combout ),
	.datac(!\data|regfile|data~45_q ),
	.datad(!\data|regfile|data~61_q ),
	.datae(!\data|storemux|f[1]~1_combout ),
	.dataf(!\data|storemux|f[0]~2_combout ),
	.datag(!\data|regfile|data~13_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~336_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~336 .extended_lut = "on";
defparam \data|regfile|data~336 .lut_mask = 64'h0C0C0C0C777733FF;
defparam \data|regfile|data~336 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y13_N5
dffeas \data|regfile|data~77 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|f[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~77_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~77 .is_wysiwyg = "true";
defparam \data|regfile|data~77 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y13_N0
stratixiii_lcell_comb \data|regfile|data~340 (
// Equation(s):
// \data|regfile|data~340_combout  = ( !\data|storemux|f[1]~1_combout  & ( ((!\data|storemux|f[2]~0_combout  & (((\data|regfile|data~336_combout )))) # (\data|storemux|f[2]~0_combout  & ((!\data|regfile|data~336_combout  & ((\data|regfile|data~77_q ))) # 
// (\data|regfile|data~336_combout  & (\data|regfile|data~93_q ))))) ) ) # ( \data|storemux|f[1]~1_combout  & ( ((!\data|storemux|f[2]~0_combout  & (((\data|regfile|data~336_combout )))) # (\data|storemux|f[2]~0_combout  & ((!\data|regfile|data~336_combout  
// & ((\data|regfile|data~109_q ))) # (\data|regfile|data~336_combout  & (\data|regfile|data~125_q ))))) ) )

	.dataa(!\data|regfile|data~125_q ),
	.datab(!\data|regfile|data~93_q ),
	.datac(!\data|regfile|data~109_q ),
	.datad(!\data|storemux|f[2]~0_combout ),
	.datae(!\data|storemux|f[1]~1_combout ),
	.dataf(!\data|regfile|data~336_combout ),
	.datag(!\data|regfile|data~77_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~340_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~340 .extended_lut = "on";
defparam \data|regfile|data~340 .lut_mask = 64'h000F000FFF33FF55;
defparam \data|regfile|data~340 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y13_N30
stratixiii_lcell_comb \data|ALU|Selector2~0 (
// Equation(s):
// \data|ALU|Selector2~0_combout  = ( \data|regfile|data~340_combout  & ( \data|regfile|data~348_combout  & ( (!\Control|aluop [0] & ((!\Control|aluop [1]) # ((!\Control|state.calc_addr~q ) # (\data|IR|data [5])))) ) ) ) # ( !\data|regfile|data~340_combout  
// & ( \data|regfile|data~348_combout  & ( (!\Control|aluop [1] & \Control|aluop [0]) ) ) ) # ( \data|regfile|data~340_combout  & ( !\data|regfile|data~348_combout  & ( (!\Control|aluop [0] & ((!\Control|aluop [1]) # ((\Control|state.calc_addr~q  & 
// \data|IR|data [5])))) ) ) ) # ( !\data|regfile|data~340_combout  & ( !\data|regfile|data~348_combout  & ( (!\Control|aluop [1] & \Control|aluop [0]) ) ) )

	.dataa(!\Control|aluop [1]),
	.datab(!\Control|state.calc_addr~q ),
	.datac(!\data|IR|data [5]),
	.datad(!\Control|aluop [0]),
	.datae(!\data|regfile|data~340_combout ),
	.dataf(!\data|regfile|data~348_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector2~0 .extended_lut = "off";
defparam \data|ALU|Selector2~0 .lut_mask = 64'h00AAAB0000AAEF00;
defparam \data|ALU|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y13_N14
stratixiii_lcell_comb \data|regfilemux|f[13]~13 (
// Equation(s):
// \data|regfilemux|f[13]~13_combout  = ( \Control|state.ldr2~q  & ( \data|mdr|data [13] ) ) # ( !\Control|state.ldr2~q  & ( ((\data|ALU|Add0~53_sumout  & \data|ALU|Selector15~0_combout )) # (\data|ALU|Selector2~0_combout ) ) )

	.dataa(!\data|ALU|Add0~53_sumout ),
	.datab(!\data|ALU|Selector2~0_combout ),
	.datac(!\data|ALU|Selector15~0_combout ),
	.datad(!\data|mdr|data [13]),
	.datae(gnd),
	.dataf(!\Control|state.ldr2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfilemux|f[13]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfilemux|f[13]~13 .extended_lut = "off";
defparam \data|regfilemux|f[13]~13 .lut_mask = 64'h3737373700FF00FF;
defparam \data|regfilemux|f[13]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y13_N1
dffeas \data|regfile|data~125 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|f[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~125_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~125 .is_wysiwyg = "true";
defparam \data|regfile|data~125 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y14_N36
stratixiii_lcell_comb \data|regfile|data~344 (
// Equation(s):
// \data|regfile|data~344_combout  = ( !\data|IR|data [1] & ( ((!\data|IR|data [0] & (\data|regfile|data~13_q  & (!\data|IR|data [2]))) # (\data|IR|data [0] & (((\data|regfile|data~29_q ) # (\data|IR|data [2]))))) ) ) # ( \data|IR|data [1] & ( 
// (!\data|IR|data [0] & (((\data|regfile|data~45_q  & (!\data|IR|data [2]))))) # (\data|IR|data [0] & ((((\data|IR|data [2]))) # (\data|regfile|data~61_q ))) ) )

	.dataa(!\data|regfile|data~61_q ),
	.datab(!\data|IR|data [0]),
	.datac(!\data|regfile|data~45_q ),
	.datad(!\data|IR|data [2]),
	.datae(!\data|IR|data [1]),
	.dataf(!\data|regfile|data~29_q ),
	.datag(!\data|regfile|data~13_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~344_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~344 .extended_lut = "on";
defparam \data|regfile|data~344 .lut_mask = 64'h0C331D333F331D33;
defparam \data|regfile|data~344 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y13_N4
stratixiii_lcell_comb \data|regfile|data~348 (
// Equation(s):
// \data|regfile|data~348_combout  = ( !\data|IR|data [1] & ( ((!\data|regfile|data~344_combout  & (((\data|regfile|data~77_q  & \data|IR|data [2])))) # (\data|regfile|data~344_combout  & (((!\data|IR|data [2])) # (\data|regfile|data~93_q )))) ) ) # ( 
// \data|IR|data [1] & ( ((!\data|regfile|data~344_combout  & (((\data|regfile|data~109_q  & \data|IR|data [2])))) # (\data|regfile|data~344_combout  & (((!\data|IR|data [2])) # (\data|regfile|data~125_q )))) ) )

	.dataa(!\data|regfile|data~125_q ),
	.datab(!\data|regfile|data~93_q ),
	.datac(!\data|regfile|data~109_q ),
	.datad(!\data|regfile|data~344_combout ),
	.datae(!\data|IR|data [1]),
	.dataf(!\data|IR|data [2]),
	.datag(!\data|regfile|data~77_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~348_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~348 .extended_lut = "on";
defparam \data|regfile|data~348 .lut_mask = 64'h00FF00FF0F330F55;
defparam \data|regfile|data~348 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y13_N12
stratixiii_lcell_comb \data|ALU|Selector2~1 (
// Equation(s):
// \data|ALU|Selector2~1_combout  = ( \data|ALU|Selector15~0_combout  & ( (\data|ALU|Selector2~0_combout ) # (\data|ALU|Add0~53_sumout ) ) ) # ( !\data|ALU|Selector15~0_combout  & ( \data|ALU|Selector2~0_combout  ) )

	.dataa(!\data|ALU|Add0~53_sumout ),
	.datab(!\data|ALU|Selector2~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|ALU|Selector15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector2~1 .extended_lut = "off";
defparam \data|ALU|Selector2~1 .lut_mask = 64'h3333333377777777;
defparam \data|ALU|Selector2~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X53_Y13_N94
stratixiii_io_ibuf \mem_rdata[13]~input (
	.i(mem_rdata[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\mem_rdata[13]~input_o ));
// synopsys translate_off
defparam \mem_rdata[13]~input .bus_hold = "false";
defparam \mem_rdata[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X33_Y13_N13
dffeas \data|mdr|data[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|ALU|Selector2~1_combout ),
	.asdata(\mem_rdata[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Control|mdrmux_sel~2_combout ),
	.ena(\Control|WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|mdr|data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \data|mdr|data[13] .is_wysiwyg = "true";
defparam \data|mdr|data[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y11_N31
dffeas \data|IR|data[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|mdr|data [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control|state.fetch3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|IR|data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \data|IR|data[13] .is_wysiwyg = "true";
defparam \data|IR|data[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X35_Y11_N2
stratixiii_lcell_comb \Control|next_state.calc_addr~0 (
// Equation(s):
// \Control|next_state.calc_addr~0_combout  = ( \Control|state.decode~q  & ( (!\data|IR|data [15] & (\data|IR|data [13] & \data|IR|data [14])) ) )

	.dataa(!\data|IR|data [15]),
	.datab(!\data|IR|data [13]),
	.datac(!\data|IR|data [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Control|state.decode~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|next_state.calc_addr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|next_state.calc_addr~0 .extended_lut = "off";
defparam \Control|next_state.calc_addr~0 .lut_mask = 64'h0000000002020202;
defparam \Control|next_state.calc_addr~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y11_N3
dffeas \Control|state.calc_addr (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Control|next_state.calc_addr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control|state.calc_addr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control|state.calc_addr .is_wysiwyg = "true";
defparam \Control|state.calc_addr .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y13_N18
stratixiii_lcell_comb \data|ALU|Selector1~1 (
// Equation(s):
// \data|ALU|Selector1~1_combout  = ((\data|ALU|Add0~57_sumout  & \data|ALU|Selector15~0_combout )) # (\data|ALU|Selector1~0_combout )

	.dataa(!\data|ALU|Add0~57_sumout ),
	.datab(!\data|ALU|Selector15~0_combout ),
	.datac(!\data|ALU|Selector1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector1~1 .extended_lut = "off";
defparam \data|ALU|Selector1~1 .lut_mask = 64'h1F1F1F1F1F1F1F1F;
defparam \data|ALU|Selector1~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N94
stratixiii_io_ibuf \mem_rdata[14]~input (
	.i(mem_rdata[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\mem_rdata[14]~input_o ));
// synopsys translate_off
defparam \mem_rdata[14]~input .bus_hold = "false";
defparam \mem_rdata[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X33_Y13_N19
dffeas \data|mdr|data[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|ALU|Selector1~1_combout ),
	.asdata(\mem_rdata[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Control|mdrmux_sel~2_combout ),
	.ena(\Control|WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|mdr|data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \data|mdr|data[14] .is_wysiwyg = "true";
defparam \data|mdr|data[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y11_N15
dffeas \data|IR|data[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|mdr|data [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control|state.fetch3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|IR|data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \data|IR|data[14] .is_wysiwyg = "true";
defparam \data|IR|data[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X35_Y11_N6
stratixiii_lcell_comb \Control|next_state.s_and~0 (
// Equation(s):
// \Control|next_state.s_and~0_combout  = ( \Control|state.decode~q  & ( (!\data|IR|data [15] & (\data|IR|data [14] & (!\data|IR|data [13] & \data|IR|data [12]))) ) )

	.dataa(!\data|IR|data [15]),
	.datab(!\data|IR|data [14]),
	.datac(!\data|IR|data [13]),
	.datad(!\data|IR|data [12]),
	.datae(gnd),
	.dataf(!\Control|state.decode~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|next_state.s_and~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|next_state.s_and~0 .extended_lut = "off";
defparam \Control|next_state.s_and~0 .lut_mask = 64'h0000000000200020;
defparam \Control|next_state.s_and~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y11_N7
dffeas \Control|state.s_and (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Control|next_state.s_and~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control|state.s_and~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control|state.s_and .is_wysiwyg = "true";
defparam \Control|state.s_and .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N12
stratixiii_lcell_comb \Control|aluop[0] (
// Equation(s):
// \Control|aluop [0] = ( !\Control|state.str1~q  & ( !\Control|state.s_and~q  ) )

	.dataa(gnd),
	.datab(!\Control|state.s_and~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Control|state.str1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|aluop [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|aluop[0] .extended_lut = "off";
defparam \Control|aluop[0] .lut_mask = 64'hCCCCCCCC00000000;
defparam \Control|aluop[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y13_N36
stratixiii_lcell_comb \data|ALU|Selector0~0 (
// Equation(s):
// \data|ALU|Selector0~0_combout  = ( \data|IR|data [5] & ( \Control|aluop [1] & ( (!\Control|aluop [0] & (\data|regfile|data~372_combout  & ((\data|regfile|data~380_combout ) # (\Control|state.calc_addr~q )))) ) ) ) # ( !\data|IR|data [5] & ( \Control|aluop 
// [1] & ( (!\Control|aluop [0] & (!\Control|state.calc_addr~q  & (\data|regfile|data~380_combout  & \data|regfile|data~372_combout ))) ) ) ) # ( \data|IR|data [5] & ( !\Control|aluop [1] & ( !\Control|aluop [0] $ (!\data|regfile|data~372_combout ) ) ) ) # ( 
// !\data|IR|data [5] & ( !\Control|aluop [1] & ( !\Control|aluop [0] $ (!\data|regfile|data~372_combout ) ) ) )

	.dataa(!\Control|aluop [0]),
	.datab(!\Control|state.calc_addr~q ),
	.datac(!\data|regfile|data~380_combout ),
	.datad(!\data|regfile|data~372_combout ),
	.datae(!\data|IR|data [5]),
	.dataf(!\Control|aluop [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector0~0 .extended_lut = "off";
defparam \data|ALU|Selector0~0 .lut_mask = 64'h55AA55AA0008002A;
defparam \data|ALU|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y13_N20
stratixiii_lcell_comb \data|ALU|Selector0~1 (
// Equation(s):
// \data|ALU|Selector0~1_combout  = ((\data|ALU|Selector15~0_combout  & \data|ALU|Add0~61_sumout )) # (\data|ALU|Selector0~0_combout )

	.dataa(!\data|ALU|Selector0~0_combout ),
	.datab(!\data|ALU|Selector15~0_combout ),
	.datac(!\data|ALU|Add0~61_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector0~1 .extended_lut = "off";
defparam \data|ALU|Selector0~1 .lut_mask = 64'h5757575757575757;
defparam \data|ALU|Selector0~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X53_Y13_N63
stratixiii_io_ibuf \mem_rdata[15]~input (
	.i(mem_rdata[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\mem_rdata[15]~input_o ));
// synopsys translate_off
defparam \mem_rdata[15]~input .bus_hold = "false";
defparam \mem_rdata[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X33_Y13_N21
dffeas \data|mdr|data[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|ALU|Selector0~1_combout ),
	.asdata(\mem_rdata[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Control|mdrmux_sel~2_combout ),
	.ena(\Control|WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|mdr|data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \data|mdr|data[15] .is_wysiwyg = "true";
defparam \data|mdr|data[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X35_Y11_N38
stratixiii_lcell_comb \data|IR|data[15]~feeder (
// Equation(s):
// \data|IR|data[15]~feeder_combout  = ( \data|mdr|data [15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|mdr|data [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|IR|data[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|IR|data[15]~feeder .extended_lut = "off";
defparam \data|IR|data[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data|IR|data[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y11_N39
dffeas \data|IR|data[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|IR|data[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control|state.fetch3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|IR|data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \data|IR|data[15] .is_wysiwyg = "true";
defparam \data|IR|data[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X35_Y11_N4
stratixiii_lcell_comb \Control|next_state.s_not~0 (
// Equation(s):
// \Control|next_state.s_not~0_combout  = ( !\data|IR|data [13] & ( (\data|IR|data [15] & (!\data|IR|data [14] & (\data|IR|data [12] & \Control|state.decode~q ))) ) )

	.dataa(!\data|IR|data [15]),
	.datab(!\data|IR|data [14]),
	.datac(!\data|IR|data [12]),
	.datad(!\Control|state.decode~q ),
	.datae(gnd),
	.dataf(!\data|IR|data [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|next_state.s_not~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|next_state.s_not~0 .extended_lut = "off";
defparam \Control|next_state.s_not~0 .lut_mask = 64'h0004000400000000;
defparam \Control|next_state.s_not~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y11_N5
dffeas \Control|state.s_not (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Control|next_state.s_not~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control|state.s_not~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control|state.s_not .is_wysiwyg = "true";
defparam \Control|state.s_not .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X35_Y11_N10
stratixiii_lcell_comb \Control|aluop[1] (
// Equation(s):
// \Control|aluop [1] = ( !\Control|state.str1~q  & ( !\Control|state.s_not~q  ) )

	.dataa(!\Control|state.s_not~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Control|state.str1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|aluop [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|aluop[1] .extended_lut = "off";
defparam \Control|aluop[1] .lut_mask = 64'hAAAAAAAA00000000;
defparam \Control|aluop[1] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y14_N12
stratixiii_lcell_comb \data|ALU|Selector10~0 (
// Equation(s):
// \data|ALU|Selector10~0_combout  = ( \data|regfile|data~220_combout  & ( \Control|aluop [0] & ( (!\Control|aluop [1] & !\data|regfile|data~212_combout ) ) ) ) # ( !\data|regfile|data~220_combout  & ( \Control|aluop [0] & ( (!\Control|aluop [1] & 
// !\data|regfile|data~212_combout ) ) ) ) # ( \data|regfile|data~220_combout  & ( !\Control|aluop [0] & ( (\data|regfile|data~212_combout  & ((!\Control|aluop [1]) # ((!\Control|state.calc_addr~q ) # (\data|IR|data [4])))) ) ) ) # ( 
// !\data|regfile|data~220_combout  & ( !\Control|aluop [0] & ( (\data|regfile|data~212_combout  & ((!\Control|aluop [1]) # ((\data|IR|data [4] & \Control|state.calc_addr~q )))) ) ) )

	.dataa(!\Control|aluop [1]),
	.datab(!\data|IR|data [4]),
	.datac(!\data|regfile|data~212_combout ),
	.datad(!\Control|state.calc_addr~q ),
	.datae(!\data|regfile|data~220_combout ),
	.dataf(!\Control|aluop [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector10~0 .extended_lut = "off";
defparam \data|ALU|Selector10~0 .lut_mask = 64'h0A0B0F0BA0A0A0A0;
defparam \data|ALU|Selector10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y14_N12
stratixiii_lcell_comb \data|ALU|Selector10~1 (
// Equation(s):
// \data|ALU|Selector10~1_combout  = ((\data|ALU|Selector15~0_combout  & \data|ALU|Add0~21_sumout )) # (\data|ALU|Selector10~0_combout )

	.dataa(!\data|ALU|Selector10~0_combout ),
	.datab(!\data|ALU|Selector15~0_combout ),
	.datac(!\data|ALU|Add0~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector10~1 .extended_lut = "off";
defparam \data|ALU|Selector10~1 .lut_mask = 64'h5757575757575757;
defparam \data|ALU|Selector10~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N63
stratixiii_io_ibuf \mem_rdata[5]~input (
	.i(mem_rdata[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\mem_rdata[5]~input_o ));
// synopsys translate_off
defparam \mem_rdata[5]~input .bus_hold = "false";
defparam \mem_rdata[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X33_Y14_N13
dffeas \data|mdr|data[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|ALU|Selector10~1_combout ),
	.asdata(\mem_rdata[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Control|mdrmux_sel~2_combout ),
	.ena(\Control|WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|mdr|data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \data|mdr|data[5] .is_wysiwyg = "true";
defparam \data|mdr|data[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y14_N33
dffeas \data|IR|data[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|mdr|data [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control|state.fetch3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|IR|data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \data|IR|data[5] .is_wysiwyg = "true";
defparam \data|IR|data[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N38
stratixiii_lcell_comb \data|ALU|Selector3~1 (
// Equation(s):
// \data|ALU|Selector3~1_combout  = ( \data|ALU|Selector3~0_combout  ) # ( !\data|ALU|Selector3~0_combout  & ( (\data|ALU|Add0~49_sumout  & \data|ALU|Selector15~0_combout ) ) )

	.dataa(!\data|ALU|Add0~49_sumout ),
	.datab(gnd),
	.datac(!\data|ALU|Selector15~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|ALU|Selector3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector3~1 .extended_lut = "off";
defparam \data|ALU|Selector3~1 .lut_mask = 64'h05050505FFFFFFFF;
defparam \data|ALU|Selector3~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X53_Y16_N32
stratixiii_io_ibuf \mem_rdata[12]~input (
	.i(mem_rdata[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\mem_rdata[12]~input_o ));
// synopsys translate_off
defparam \mem_rdata[12]~input .bus_hold = "false";
defparam \mem_rdata[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X33_Y16_N39
dffeas \data|mdr|data[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|ALU|Selector3~1_combout ),
	.asdata(\mem_rdata[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Control|mdrmux_sel~2_combout ),
	.ena(\Control|WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|mdr|data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \data|mdr|data[12] .is_wysiwyg = "true";
defparam \data|mdr|data[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y11_N29
dffeas \data|IR|data[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|mdr|data [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control|state.fetch3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|IR|data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \data|IR|data[12] .is_wysiwyg = "true";
defparam \data|IR|data[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X35_Y11_N14
stratixiii_lcell_comb \Control|Equal3~0 (
// Equation(s):
// \Control|Equal3~0_combout  = ( !\data|IR|data [15] & ( (!\data|IR|data [12] & (\data|IR|data [13] & \data|IR|data [14])) ) )

	.dataa(gnd),
	.datab(!\data|IR|data [12]),
	.datac(!\data|IR|data [13]),
	.datad(!\data|IR|data [14]),
	.datae(gnd),
	.dataf(!\data|IR|data [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|Equal3~0 .extended_lut = "off";
defparam \Control|Equal3~0 .lut_mask = 64'h000C000C00000000;
defparam \Control|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X35_Y11_N24
stratixiii_lcell_comb \Control|Selector2~0 (
// Equation(s):
// \Control|Selector2~0_combout  = ( \Control|state.calc_addr~q  & ( ((!\mem_resp~input_o  & \Control|state.ldr1~q )) # (\Control|Equal3~0_combout ) ) ) # ( !\Control|state.calc_addr~q  & ( (!\mem_resp~input_o  & \Control|state.ldr1~q ) ) )

	.dataa(gnd),
	.datab(!\mem_resp~input_o ),
	.datac(!\Control|Equal3~0_combout ),
	.datad(!\Control|state.ldr1~q ),
	.datae(gnd),
	.dataf(!\Control|state.calc_addr~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|Selector2~0 .extended_lut = "off";
defparam \Control|Selector2~0 .lut_mask = 64'h00CC00CC0FCF0FCF;
defparam \Control|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y11_N25
dffeas \Control|state.ldr1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Control|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control|state.ldr1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control|state.ldr1 .is_wysiwyg = "true";
defparam \Control|state.ldr1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X35_Y11_N22
stratixiii_lcell_comb \Control|mdrmux_sel~2 (
// Equation(s):
// \Control|mdrmux_sel~2_combout  = ( !\Control|state.fetch2~q  & ( !\Control|state.ldr1~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Control|state.ldr1~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Control|state.fetch2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|mdrmux_sel~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|mdrmux_sel~2 .extended_lut = "off";
defparam \Control|mdrmux_sel~2 .lut_mask = 64'hF0F0F0F000000000;
defparam \Control|mdrmux_sel~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N4
stratixiii_lcell_comb \data|mar|data[0]~0 (
// Equation(s):
// \data|mar|data[0]~0_combout  = ( \Control|state.calc_addr~q  & ( (\Control|state.fetch1~q  & \data|ALU|Selector15~2_combout ) ) ) # ( !\Control|state.calc_addr~q  & ( (\Control|state.fetch1~q  & \data|mar|data [0]) ) )

	.dataa(gnd),
	.datab(!\Control|state.fetch1~q ),
	.datac(!\data|ALU|Selector15~2_combout ),
	.datad(!\data|mar|data [0]),
	.datae(gnd),
	.dataf(!\Control|state.calc_addr~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|mar|data[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|mar|data[0]~0 .extended_lut = "off";
defparam \data|mar|data[0]~0 .lut_mask = 64'h0033003303030303;
defparam \data|mar|data[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y11_N5
dffeas \data|mar|data[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|mar|data[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|mar|data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \data|mar|data[0] .is_wysiwyg = "true";
defparam \data|mar|data[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N20
stratixiii_lcell_comb \data|mar|data[1]~feeder (
// Equation(s):
// \data|mar|data[1]~feeder_combout  = \data|ALU|Selector14~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data|ALU|Selector14~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|mar|data[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|mar|data[1]~feeder .extended_lut = "off";
defparam \data|mar|data[1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \data|mar|data[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y11_N0
stratixiii_lcell_comb \data|pc_plus2|Add0~1 (
// Equation(s):
// \data|pc_plus2|Add0~1_sumout  = SUM(( \data|pc|data [1] ) + ( (!\Control|state.br_taken~q ) # (\data|IR|data [0]) ) + ( !VCC ))
// \data|pc_plus2|Add0~2  = CARRY(( \data|pc|data [1] ) + ( (!\Control|state.br_taken~q ) # (\data|IR|data [0]) ) + ( !VCC ))

	.dataa(!\Control|state.br_taken~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data|pc|data [1]),
	.datae(gnd),
	.dataf(!\data|IR|data [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\data|pc_plus2|Add0~1_sumout ),
	.cout(\data|pc_plus2|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \data|pc_plus2|Add0~1 .extended_lut = "off";
defparam \data|pc_plus2|Add0~1 .lut_mask = 64'h00005500000000FF;
defparam \data|pc_plus2|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y11_N34
stratixiii_lcell_comb \Control|load_pc (
// Equation(s):
// \Control|load_pc~combout  = ( \Control|state.br_taken~q  ) # ( !\Control|state.br_taken~q  & ( !\Control|state.fetch1~q  ) )

	.dataa(!\Control|state.fetch1~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Control|state.br_taken~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|load_pc~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|load_pc .extended_lut = "off";
defparam \Control|load_pc .lut_mask = 64'hAAAAAAAAFFFFFFFF;
defparam \Control|load_pc .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y11_N1
dffeas \data|pc|data[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|pc_plus2|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control|load_pc~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|pc|data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \data|pc|data[1] .is_wysiwyg = "true";
defparam \data|pc|data[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N16
stratixiii_lcell_comb \Control|load_mar (
// Equation(s):
// \Control|load_mar~combout  = ( \Control|state.fetch1~q  & ( \Control|state.calc_addr~q  ) ) # ( !\Control|state.fetch1~q  )

	.dataa(gnd),
	.datab(!\Control|state.calc_addr~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Control|state.fetch1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|load_mar~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|load_mar .extended_lut = "off";
defparam \Control|load_mar .lut_mask = 64'hFFFFFFFF33333333;
defparam \Control|load_mar .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y11_N21
dffeas \data|mar|data[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|mar|data[1]~feeder_combout ),
	.asdata(\data|pc|data [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Control|state.fetch1~q ),
	.ena(\Control|load_mar~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|mar|data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \data|mar|data[1] .is_wysiwyg = "true";
defparam \data|mar|data[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y11_N32
stratixiii_lcell_comb \data|mar|data[2]~feeder (
// Equation(s):
// \data|mar|data[2]~feeder_combout  = ( \data|ALU|Selector13~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|ALU|Selector13~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|mar|data[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|mar|data[2]~feeder .extended_lut = "off";
defparam \data|mar|data[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data|mar|data[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y11_N2
stratixiii_lcell_comb \data|pc_plus2|Add0~5 (
// Equation(s):
// \data|pc_plus2|Add0~5_sumout  = SUM(( \data|pc|data [2] ) + ( (\Control|state.br_taken~q  & \data|IR|data [1]) ) + ( \data|pc_plus2|Add0~2  ))
// \data|pc_plus2|Add0~6  = CARRY(( \data|pc|data [2] ) + ( (\Control|state.br_taken~q  & \data|IR|data [1]) ) + ( \data|pc_plus2|Add0~2  ))

	.dataa(!\Control|state.br_taken~q ),
	.datab(gnd),
	.datac(!\data|IR|data [1]),
	.datad(!\data|pc|data [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|pc_plus2|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|pc_plus2|Add0~5_sumout ),
	.cout(\data|pc_plus2|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \data|pc_plus2|Add0~5 .extended_lut = "off";
defparam \data|pc_plus2|Add0~5 .lut_mask = 64'h0000FAFA000000FF;
defparam \data|pc_plus2|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y11_N3
dffeas \data|pc|data[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|pc_plus2|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control|load_pc~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|pc|data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \data|pc|data[2] .is_wysiwyg = "true";
defparam \data|pc|data[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y11_N33
dffeas \data|mar|data[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|mar|data[2]~feeder_combout ),
	.asdata(\data|pc|data [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Control|state.fetch1~q ),
	.ena(\Control|load_mar~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|mar|data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \data|mar|data[2] .is_wysiwyg = "true";
defparam \data|mar|data[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N22
stratixiii_lcell_comb \data|mar|data[3]~feeder (
// Equation(s):
// \data|mar|data[3]~feeder_combout  = ( \data|ALU|Selector12~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|ALU|Selector12~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|mar|data[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|mar|data[3]~feeder .extended_lut = "off";
defparam \data|mar|data[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data|mar|data[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y11_N4
stratixiii_lcell_comb \data|pc_plus2|Add0~9 (
// Equation(s):
// \data|pc_plus2|Add0~9_sumout  = SUM(( \data|pc|data [3] ) + ( (\Control|state.br_taken~q  & \data|IR|data [2]) ) + ( \data|pc_plus2|Add0~6  ))
// \data|pc_plus2|Add0~10  = CARRY(( \data|pc|data [3] ) + ( (\Control|state.br_taken~q  & \data|IR|data [2]) ) + ( \data|pc_plus2|Add0~6  ))

	.dataa(!\Control|state.br_taken~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data|pc|data [3]),
	.datae(gnd),
	.dataf(!\data|IR|data [2]),
	.datag(gnd),
	.cin(\data|pc_plus2|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|pc_plus2|Add0~9_sumout ),
	.cout(\data|pc_plus2|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \data|pc_plus2|Add0~9 .extended_lut = "off";
defparam \data|pc_plus2|Add0~9 .lut_mask = 64'h0000FFAA000000FF;
defparam \data|pc_plus2|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y11_N5
dffeas \data|pc|data[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|pc_plus2|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control|load_pc~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|pc|data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \data|pc|data[3] .is_wysiwyg = "true";
defparam \data|pc|data[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y11_N23
dffeas \data|mar|data[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|mar|data[3]~feeder_combout ),
	.asdata(\data|pc|data [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Control|state.fetch1~q ),
	.ena(\Control|load_mar~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|mar|data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \data|mar|data[3] .is_wysiwyg = "true";
defparam \data|mar|data[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N26
stratixiii_lcell_comb \data|mar|data[4]~feeder (
// Equation(s):
// \data|mar|data[4]~feeder_combout  = ( \data|ALU|Selector11~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|ALU|Selector11~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|mar|data[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|mar|data[4]~feeder .extended_lut = "off";
defparam \data|mar|data[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data|mar|data[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y11_N6
stratixiii_lcell_comb \data|pc_plus2|Add0~13 (
// Equation(s):
// \data|pc_plus2|Add0~13_sumout  = SUM(( \data|pc|data [4] ) + ( (\Control|state.br_taken~q  & \data|IR|data [3]) ) + ( \data|pc_plus2|Add0~10  ))
// \data|pc_plus2|Add0~14  = CARRY(( \data|pc|data [4] ) + ( (\Control|state.br_taken~q  & \data|IR|data [3]) ) + ( \data|pc_plus2|Add0~10  ))

	.dataa(!\Control|state.br_taken~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data|pc|data [4]),
	.datae(gnd),
	.dataf(!\data|IR|data [3]),
	.datag(gnd),
	.cin(\data|pc_plus2|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|pc_plus2|Add0~13_sumout ),
	.cout(\data|pc_plus2|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \data|pc_plus2|Add0~13 .extended_lut = "off";
defparam \data|pc_plus2|Add0~13 .lut_mask = 64'h0000FFAA000000FF;
defparam \data|pc_plus2|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y11_N7
dffeas \data|pc|data[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|pc_plus2|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control|load_pc~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|pc|data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \data|pc|data[4] .is_wysiwyg = "true";
defparam \data|pc|data[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y11_N27
dffeas \data|mar|data[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|mar|data[4]~feeder_combout ),
	.asdata(\data|pc|data [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Control|state.fetch1~q ),
	.ena(\Control|load_mar~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|mar|data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \data|mar|data[4] .is_wysiwyg = "true";
defparam \data|mar|data[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y11_N30
stratixiii_lcell_comb \data|mar|data[5]~feeder (
// Equation(s):
// \data|mar|data[5]~feeder_combout  = ( \data|ALU|Selector10~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|ALU|Selector10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|mar|data[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|mar|data[5]~feeder .extended_lut = "off";
defparam \data|mar|data[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data|mar|data[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y11_N8
stratixiii_lcell_comb \data|pc_plus2|Add0~17 (
// Equation(s):
// \data|pc_plus2|Add0~17_sumout  = SUM(( \data|pc|data [5] ) + ( (\Control|state.br_taken~q  & \data|IR|data [4]) ) + ( \data|pc_plus2|Add0~14  ))
// \data|pc_plus2|Add0~18  = CARRY(( \data|pc|data [5] ) + ( (\Control|state.br_taken~q  & \data|IR|data [4]) ) + ( \data|pc_plus2|Add0~14  ))

	.dataa(!\Control|state.br_taken~q ),
	.datab(gnd),
	.datac(!\data|IR|data [4]),
	.datad(!\data|pc|data [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|pc_plus2|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|pc_plus2|Add0~17_sumout ),
	.cout(\data|pc_plus2|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \data|pc_plus2|Add0~17 .extended_lut = "off";
defparam \data|pc_plus2|Add0~17 .lut_mask = 64'h0000FAFA000000FF;
defparam \data|pc_plus2|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y11_N9
dffeas \data|pc|data[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|pc_plus2|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control|load_pc~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|pc|data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \data|pc|data[5] .is_wysiwyg = "true";
defparam \data|pc|data[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y11_N31
dffeas \data|mar|data[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|mar|data[5]~feeder_combout ),
	.asdata(\data|pc|data [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Control|state.fetch1~q ),
	.ena(\Control|load_mar~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|mar|data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \data|mar|data[5] .is_wysiwyg = "true";
defparam \data|mar|data[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N30
stratixiii_lcell_comb \data|mar|data[6]~feeder (
// Equation(s):
// \data|mar|data[6]~feeder_combout  = ( \data|ALU|Selector9~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|ALU|Selector9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|mar|data[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|mar|data[6]~feeder .extended_lut = "off";
defparam \data|mar|data[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data|mar|data[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y11_N10
stratixiii_lcell_comb \data|pc_plus2|Add0~21 (
// Equation(s):
// \data|pc_plus2|Add0~21_sumout  = SUM(( \data|pc|data [6] ) + ( (\Control|state.br_taken~q  & \data|IR|data [5]) ) + ( \data|pc_plus2|Add0~18  ))
// \data|pc_plus2|Add0~22  = CARRY(( \data|pc|data [6] ) + ( (\Control|state.br_taken~q  & \data|IR|data [5]) ) + ( \data|pc_plus2|Add0~18  ))

	.dataa(!\Control|state.br_taken~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data|pc|data [6]),
	.datae(gnd),
	.dataf(!\data|IR|data [5]),
	.datag(gnd),
	.cin(\data|pc_plus2|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|pc_plus2|Add0~21_sumout ),
	.cout(\data|pc_plus2|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \data|pc_plus2|Add0~21 .extended_lut = "off";
defparam \data|pc_plus2|Add0~21 .lut_mask = 64'h0000FFAA000000FF;
defparam \data|pc_plus2|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y11_N11
dffeas \data|pc|data[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|pc_plus2|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control|load_pc~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|pc|data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \data|pc|data[6] .is_wysiwyg = "true";
defparam \data|pc|data[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y11_N31
dffeas \data|mar|data[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|mar|data[6]~feeder_combout ),
	.asdata(\data|pc|data [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Control|state.fetch1~q ),
	.ena(\Control|load_mar~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|mar|data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \data|mar|data[6] .is_wysiwyg = "true";
defparam \data|mar|data[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N28
stratixiii_lcell_comb \data|mar|data[7]~feeder (
// Equation(s):
// \data|mar|data[7]~feeder_combout  = \data|ALU|Selector8~1_combout 

	.dataa(gnd),
	.datab(!\data|ALU|Selector8~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|mar|data[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|mar|data[7]~feeder .extended_lut = "off";
defparam \data|mar|data[7]~feeder .lut_mask = 64'h3333333333333333;
defparam \data|mar|data[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y11_N12
stratixiii_lcell_comb \data|pc_plus2|Add0~25 (
// Equation(s):
// \data|pc_plus2|Add0~25_sumout  = SUM(( \data|pc|data [7] ) + ( (\Control|state.br_taken~q  & \data|IR|data [6]) ) + ( \data|pc_plus2|Add0~22  ))
// \data|pc_plus2|Add0~26  = CARRY(( \data|pc|data [7] ) + ( (\Control|state.br_taken~q  & \data|IR|data [6]) ) + ( \data|pc_plus2|Add0~22  ))

	.dataa(!\Control|state.br_taken~q ),
	.datab(gnd),
	.datac(!\data|IR|data [6]),
	.datad(!\data|pc|data [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|pc_plus2|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|pc_plus2|Add0~25_sumout ),
	.cout(\data|pc_plus2|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \data|pc_plus2|Add0~25 .extended_lut = "off";
defparam \data|pc_plus2|Add0~25 .lut_mask = 64'h0000FAFA000000FF;
defparam \data|pc_plus2|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y11_N13
dffeas \data|pc|data[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|pc_plus2|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control|load_pc~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|pc|data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \data|pc|data[7] .is_wysiwyg = "true";
defparam \data|pc|data[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y11_N29
dffeas \data|mar|data[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|mar|data[7]~feeder_combout ),
	.asdata(\data|pc|data [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Control|state.fetch1~q ),
	.ena(\Control|load_mar~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|mar|data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \data|mar|data[7] .is_wysiwyg = "true";
defparam \data|mar|data[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N34
stratixiii_lcell_comb \data|mar|data[8]~feeder (
// Equation(s):
// \data|mar|data[8]~feeder_combout  = \data|ALU|Selector7~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data|ALU|Selector7~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|mar|data[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|mar|data[8]~feeder .extended_lut = "off";
defparam \data|mar|data[8]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \data|mar|data[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y11_N14
stratixiii_lcell_comb \data|pc_plus2|Add0~29 (
// Equation(s):
// \data|pc_plus2|Add0~29_sumout  = SUM(( \data|pc|data [8] ) + ( (\Control|state.br_taken~q  & \data|IR|data [7]) ) + ( \data|pc_plus2|Add0~26  ))
// \data|pc_plus2|Add0~30  = CARRY(( \data|pc|data [8] ) + ( (\Control|state.br_taken~q  & \data|IR|data [7]) ) + ( \data|pc_plus2|Add0~26  ))

	.dataa(!\Control|state.br_taken~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data|pc|data [8]),
	.datae(gnd),
	.dataf(!\data|IR|data [7]),
	.datag(gnd),
	.cin(\data|pc_plus2|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|pc_plus2|Add0~29_sumout ),
	.cout(\data|pc_plus2|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \data|pc_plus2|Add0~29 .extended_lut = "off";
defparam \data|pc_plus2|Add0~29 .lut_mask = 64'h0000FFAA000000FF;
defparam \data|pc_plus2|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y11_N15
dffeas \data|pc|data[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|pc_plus2|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control|load_pc~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|pc|data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \data|pc|data[8] .is_wysiwyg = "true";
defparam \data|pc|data[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y11_N35
dffeas \data|mar|data[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|mar|data[8]~feeder_combout ),
	.asdata(\data|pc|data [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Control|state.fetch1~q ),
	.ena(\Control|load_mar~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|mar|data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \data|mar|data[8] .is_wysiwyg = "true";
defparam \data|mar|data[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N18
stratixiii_lcell_comb \data|mar|data[9]~feeder (
// Equation(s):
// \data|mar|data[9]~feeder_combout  = ( \data|ALU|Selector6~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|ALU|Selector6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|mar|data[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|mar|data[9]~feeder .extended_lut = "off";
defparam \data|mar|data[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data|mar|data[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y11_N16
stratixiii_lcell_comb \data|pc_plus2|Add0~33 (
// Equation(s):
// \data|pc_plus2|Add0~33_sumout  = SUM(( \data|pc|data [9] ) + ( (\Control|state.br_taken~q  & \data|IR|data [8]) ) + ( \data|pc_plus2|Add0~30  ))
// \data|pc_plus2|Add0~34  = CARRY(( \data|pc|data [9] ) + ( (\Control|state.br_taken~q  & \data|IR|data [8]) ) + ( \data|pc_plus2|Add0~30  ))

	.dataa(!\Control|state.br_taken~q ),
	.datab(!\data|IR|data [8]),
	.datac(gnd),
	.datad(!\data|pc|data [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|pc_plus2|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|pc_plus2|Add0~33_sumout ),
	.cout(\data|pc_plus2|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \data|pc_plus2|Add0~33 .extended_lut = "off";
defparam \data|pc_plus2|Add0~33 .lut_mask = 64'h0000EEEE000000FF;
defparam \data|pc_plus2|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y11_N17
dffeas \data|pc|data[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|pc_plus2|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control|load_pc~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|pc|data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \data|pc|data[9] .is_wysiwyg = "true";
defparam \data|pc|data[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y11_N19
dffeas \data|mar|data[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|mar|data[9]~feeder_combout ),
	.asdata(\data|pc|data [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Control|state.fetch1~q ),
	.ena(\Control|load_mar~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|mar|data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \data|mar|data[9] .is_wysiwyg = "true";
defparam \data|mar|data[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N32
stratixiii_lcell_comb \data|mar|data[10]~feeder (
// Equation(s):
// \data|mar|data[10]~feeder_combout  = \data|ALU|Selector5~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data|ALU|Selector5~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|mar|data[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|mar|data[10]~feeder .extended_lut = "off";
defparam \data|mar|data[10]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \data|mar|data[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y11_N18
stratixiii_lcell_comb \data|pc_plus2|Add0~37 (
// Equation(s):
// \data|pc_plus2|Add0~37_sumout  = SUM(( \data|pc|data [10] ) + ( (\Control|state.br_taken~q  & \data|IR|data [8]) ) + ( \data|pc_plus2|Add0~34  ))
// \data|pc_plus2|Add0~38  = CARRY(( \data|pc|data [10] ) + ( (\Control|state.br_taken~q  & \data|IR|data [8]) ) + ( \data|pc_plus2|Add0~34  ))

	.dataa(!\Control|state.br_taken~q ),
	.datab(!\data|IR|data [8]),
	.datac(gnd),
	.datad(!\data|pc|data [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|pc_plus2|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|pc_plus2|Add0~37_sumout ),
	.cout(\data|pc_plus2|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \data|pc_plus2|Add0~37 .extended_lut = "off";
defparam \data|pc_plus2|Add0~37 .lut_mask = 64'h0000EEEE000000FF;
defparam \data|pc_plus2|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y11_N19
dffeas \data|pc|data[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|pc_plus2|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control|load_pc~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|pc|data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \data|pc|data[10] .is_wysiwyg = "true";
defparam \data|pc|data[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y11_N33
dffeas \data|mar|data[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|mar|data[10]~feeder_combout ),
	.asdata(\data|pc|data [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Control|state.fetch1~q ),
	.ena(\Control|load_mar~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|mar|data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \data|mar|data[10] .is_wysiwyg = "true";
defparam \data|mar|data[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N24
stratixiii_lcell_comb \data|mar|data[11]~feeder (
// Equation(s):
// \data|mar|data[11]~feeder_combout  = ( \data|ALU|Selector4~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|ALU|Selector4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|mar|data[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|mar|data[11]~feeder .extended_lut = "off";
defparam \data|mar|data[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data|mar|data[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y11_N20
stratixiii_lcell_comb \data|pc_plus2|Add0~41 (
// Equation(s):
// \data|pc_plus2|Add0~41_sumout  = SUM(( \data|pc|data [11] ) + ( (\Control|state.br_taken~q  & \data|IR|data [8]) ) + ( \data|pc_plus2|Add0~38  ))
// \data|pc_plus2|Add0~42  = CARRY(( \data|pc|data [11] ) + ( (\Control|state.br_taken~q  & \data|IR|data [8]) ) + ( \data|pc_plus2|Add0~38  ))

	.dataa(!\Control|state.br_taken~q ),
	.datab(!\data|IR|data [8]),
	.datac(gnd),
	.datad(!\data|pc|data [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|pc_plus2|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|pc_plus2|Add0~41_sumout ),
	.cout(\data|pc_plus2|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \data|pc_plus2|Add0~41 .extended_lut = "off";
defparam \data|pc_plus2|Add0~41 .lut_mask = 64'h0000EEEE000000FF;
defparam \data|pc_plus2|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y11_N21
dffeas \data|pc|data[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|pc_plus2|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control|load_pc~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|pc|data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \data|pc|data[11] .is_wysiwyg = "true";
defparam \data|pc|data[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y11_N25
dffeas \data|mar|data[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|mar|data[11]~feeder_combout ),
	.asdata(\data|pc|data [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Control|state.fetch1~q ),
	.ena(\Control|load_mar~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|mar|data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \data|mar|data[11] .is_wysiwyg = "true";
defparam \data|mar|data[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y11_N38
stratixiii_lcell_comb \data|mar|data[12]~feeder (
// Equation(s):
// \data|mar|data[12]~feeder_combout  = ( \data|ALU|Selector3~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|ALU|Selector3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|mar|data[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|mar|data[12]~feeder .extended_lut = "off";
defparam \data|mar|data[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data|mar|data[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y11_N22
stratixiii_lcell_comb \data|pc_plus2|Add0~45 (
// Equation(s):
// \data|pc_plus2|Add0~45_sumout  = SUM(( \data|pc|data [12] ) + ( (\Control|state.br_taken~q  & \data|IR|data [8]) ) + ( \data|pc_plus2|Add0~42  ))
// \data|pc_plus2|Add0~46  = CARRY(( \data|pc|data [12] ) + ( (\Control|state.br_taken~q  & \data|IR|data [8]) ) + ( \data|pc_plus2|Add0~42  ))

	.dataa(!\Control|state.br_taken~q ),
	.datab(!\data|IR|data [8]),
	.datac(gnd),
	.datad(!\data|pc|data [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|pc_plus2|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|pc_plus2|Add0~45_sumout ),
	.cout(\data|pc_plus2|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \data|pc_plus2|Add0~45 .extended_lut = "off";
defparam \data|pc_plus2|Add0~45 .lut_mask = 64'h0000EEEE000000FF;
defparam \data|pc_plus2|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y11_N23
dffeas \data|pc|data[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|pc_plus2|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control|load_pc~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|pc|data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \data|pc|data[12] .is_wysiwyg = "true";
defparam \data|pc|data[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y11_N39
dffeas \data|mar|data[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|mar|data[12]~feeder_combout ),
	.asdata(\data|pc|data [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Control|state.fetch1~q ),
	.ena(\Control|load_mar~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|mar|data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \data|mar|data[12] .is_wysiwyg = "true";
defparam \data|mar|data[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y11_N36
stratixiii_lcell_comb \data|mar|data[13]~feeder (
// Equation(s):
// \data|mar|data[13]~feeder_combout  = ( \data|ALU|Selector2~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|ALU|Selector2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|mar|data[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|mar|data[13]~feeder .extended_lut = "off";
defparam \data|mar|data[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data|mar|data[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y11_N24
stratixiii_lcell_comb \data|pc_plus2|Add0~49 (
// Equation(s):
// \data|pc_plus2|Add0~49_sumout  = SUM(( \data|pc|data [13] ) + ( (\Control|state.br_taken~q  & \data|IR|data [8]) ) + ( \data|pc_plus2|Add0~46  ))
// \data|pc_plus2|Add0~50  = CARRY(( \data|pc|data [13] ) + ( (\Control|state.br_taken~q  & \data|IR|data [8]) ) + ( \data|pc_plus2|Add0~46  ))

	.dataa(!\Control|state.br_taken~q ),
	.datab(!\data|IR|data [8]),
	.datac(gnd),
	.datad(!\data|pc|data [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|pc_plus2|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|pc_plus2|Add0~49_sumout ),
	.cout(\data|pc_plus2|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \data|pc_plus2|Add0~49 .extended_lut = "off";
defparam \data|pc_plus2|Add0~49 .lut_mask = 64'h0000EEEE000000FF;
defparam \data|pc_plus2|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y11_N25
dffeas \data|pc|data[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|pc_plus2|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control|load_pc~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|pc|data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \data|pc|data[13] .is_wysiwyg = "true";
defparam \data|pc|data[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y11_N37
dffeas \data|mar|data[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|mar|data[13]~feeder_combout ),
	.asdata(\data|pc|data [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Control|state.fetch1~q ),
	.ena(\Control|load_mar~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|mar|data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \data|mar|data[13] .is_wysiwyg = "true";
defparam \data|mar|data[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N2
stratixiii_lcell_comb \data|mar|data[14]~feeder (
// Equation(s):
// \data|mar|data[14]~feeder_combout  = \data|ALU|Selector1~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data|ALU|Selector1~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|mar|data[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|mar|data[14]~feeder .extended_lut = "off";
defparam \data|mar|data[14]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \data|mar|data[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y11_N26
stratixiii_lcell_comb \data|pc_plus2|Add0~53 (
// Equation(s):
// \data|pc_plus2|Add0~53_sumout  = SUM(( \data|pc|data [14] ) + ( (\Control|state.br_taken~q  & \data|IR|data [8]) ) + ( \data|pc_plus2|Add0~50  ))
// \data|pc_plus2|Add0~54  = CARRY(( \data|pc|data [14] ) + ( (\Control|state.br_taken~q  & \data|IR|data [8]) ) + ( \data|pc_plus2|Add0~50  ))

	.dataa(!\Control|state.br_taken~q ),
	.datab(!\data|IR|data [8]),
	.datac(gnd),
	.datad(!\data|pc|data [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|pc_plus2|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|pc_plus2|Add0~53_sumout ),
	.cout(\data|pc_plus2|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \data|pc_plus2|Add0~53 .extended_lut = "off";
defparam \data|pc_plus2|Add0~53 .lut_mask = 64'h0000EEEE000000FF;
defparam \data|pc_plus2|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y11_N27
dffeas \data|pc|data[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|pc_plus2|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control|load_pc~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|pc|data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \data|pc|data[14] .is_wysiwyg = "true";
defparam \data|pc|data[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y11_N3
dffeas \data|mar|data[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|mar|data[14]~feeder_combout ),
	.asdata(\data|pc|data [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Control|state.fetch1~q ),
	.ena(\Control|load_mar~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|mar|data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \data|mar|data[14] .is_wysiwyg = "true";
defparam \data|mar|data[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N0
stratixiii_lcell_comb \data|mar|data[15]~feeder (
// Equation(s):
// \data|mar|data[15]~feeder_combout  = \data|ALU|Selector0~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data|ALU|Selector0~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|mar|data[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|mar|data[15]~feeder .extended_lut = "off";
defparam \data|mar|data[15]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \data|mar|data[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y11_N28
stratixiii_lcell_comb \data|pc_plus2|Add0~57 (
// Equation(s):
// \data|pc_plus2|Add0~57_sumout  = SUM(( \data|pc|data [15] ) + ( (\data|IR|data [8] & \Control|state.br_taken~q ) ) + ( \data|pc_plus2|Add0~54  ))

	.dataa(gnd),
	.datab(!\data|IR|data [8]),
	.datac(!\Control|state.br_taken~q ),
	.datad(!\data|pc|data [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|pc_plus2|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|pc_plus2|Add0~57_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|pc_plus2|Add0~57 .extended_lut = "off";
defparam \data|pc_plus2|Add0~57 .lut_mask = 64'h0000FCFC000000FF;
defparam \data|pc_plus2|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y11_N29
dffeas \data|pc|data[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|pc_plus2|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control|load_pc~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|pc|data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \data|pc|data[15] .is_wysiwyg = "true";
defparam \data|pc|data[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y11_N1
dffeas \data|mar|data[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|mar|data[15]~feeder_combout ),
	.asdata(\data|pc|data [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Control|state.fetch1~q ),
	.ena(\Control|load_mar~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|mar|data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \data|mar|data[15] .is_wysiwyg = "true";
defparam \data|mar|data[15] .power_up = "low";
// synopsys translate_on

assign mem_read = \mem_read~output_o ;

assign mem_write = \mem_write~output_o ;

assign mem_byte_enable[0] = \mem_byte_enable[0]~output_o ;

assign mem_byte_enable[1] = \mem_byte_enable[1]~output_o ;

assign mem_address[0] = \mem_address[0]~output_o ;

assign mem_address[1] = \mem_address[1]~output_o ;

assign mem_address[2] = \mem_address[2]~output_o ;

assign mem_address[3] = \mem_address[3]~output_o ;

assign mem_address[4] = \mem_address[4]~output_o ;

assign mem_address[5] = \mem_address[5]~output_o ;

assign mem_address[6] = \mem_address[6]~output_o ;

assign mem_address[7] = \mem_address[7]~output_o ;

assign mem_address[8] = \mem_address[8]~output_o ;

assign mem_address[9] = \mem_address[9]~output_o ;

assign mem_address[10] = \mem_address[10]~output_o ;

assign mem_address[11] = \mem_address[11]~output_o ;

assign mem_address[12] = \mem_address[12]~output_o ;

assign mem_address[13] = \mem_address[13]~output_o ;

assign mem_address[14] = \mem_address[14]~output_o ;

assign mem_address[15] = \mem_address[15]~output_o ;

assign mem_wdata[0] = \mem_wdata[0]~output_o ;

assign mem_wdata[1] = \mem_wdata[1]~output_o ;

assign mem_wdata[2] = \mem_wdata[2]~output_o ;

assign mem_wdata[3] = \mem_wdata[3]~output_o ;

assign mem_wdata[4] = \mem_wdata[4]~output_o ;

assign mem_wdata[5] = \mem_wdata[5]~output_o ;

assign mem_wdata[6] = \mem_wdata[6]~output_o ;

assign mem_wdata[7] = \mem_wdata[7]~output_o ;

assign mem_wdata[8] = \mem_wdata[8]~output_o ;

assign mem_wdata[9] = \mem_wdata[9]~output_o ;

assign mem_wdata[10] = \mem_wdata[10]~output_o ;

assign mem_wdata[11] = \mem_wdata[11]~output_o ;

assign mem_wdata[12] = \mem_wdata[12]~output_o ;

assign mem_wdata[13] = \mem_wdata[13]~output_o ;

assign mem_wdata[14] = \mem_wdata[14]~output_o ;

assign mem_wdata[15] = \mem_wdata[15]~output_o ;

endmodule
