m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/git/ModelSim-VHDL-Testing/C1/Tasks/C_ControllerDatapath
Ebig_mux_4
Z1 w1614423615
Z2 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z3 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z4 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z5 8C:/git/ModelSim-VHDL-Testing/C1/Tasks/C_ControllerDatapath/big_mux_4.vhd
Z6 FC:/git/ModelSim-VHDL-Testing/C1/Tasks/C_ControllerDatapath/big_mux_4.vhd
l0
L5
V<jz_kQ@@^CDe<J757]zFS2
!s100 ^>=SYOMm3HiccejBe3fPJ0
Z7 OV;C;10.5b;63
32
Z8 !s110 1616501664
!i10b 1
Z9 !s108 1616501664.000000
Z10 !s90 -reportprogress|300|-work|work|C:/git/ModelSim-VHDL-Testing/C1/Tasks/C_ControllerDatapath/big_mux_4.vhd|
Z11 !s107 C:/git/ModelSim-VHDL-Testing/C1/Tasks/C_ControllerDatapath/big_mux_4.vhd|
!i113 1
Z12 o-work work
Z13 tExplicit 1 CvgOpt 0
Artl
R2
R3
R4
DEx4 work 9 big_mux_4 0 22 <jz_kQ@@^CDe<J757]zFS2
l21
L19
Vo9TYL`J=WT2g[n0G_JeeR3
!s100 Xl4gd60=O:[K7=f96dQ@D3
R7
32
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Econstant_literal
Z14 w1616500047
R3
R4
R0
Z15 8C:/git/ModelSim-VHDL-Testing/C1/Tasks/C_ControllerDatapath/constant_literal.vhd
Z16 FC:/git/ModelSim-VHDL-Testing/C1/Tasks/C_ControllerDatapath/constant_literal.vhd
l0
L43
V8;j@Xn]j5]O<Y[SNoJ`Qz0
!s100 4[B:=B<lR3=kW=6eb=3]e3
R7
32
R8
!i10b 1
R9
Z17 !s90 -reportprogress|300|-work|work|C:/git/ModelSim-VHDL-Testing/C1/Tasks/C_ControllerDatapath/constant_literal.vhd|
Z18 !s107 C:/git/ModelSim-VHDL-Testing/C1/Tasks/C_ControllerDatapath/constant_literal.vhd|
!i113 1
R12
R13
Asyn
R3
R4
DEx4 work 16 constant_literal 0 22 8;j@Xn]j5]O<Y[SNoJ`Qz0
l69
L51
VWGU@4j_eZCTmATo3bDj6`2
!s100 h^i2<:7SA9o]Y]5NWc`ci0
R7
32
R8
!i10b 1
R9
R17
R18
!i113 1
R12
R13
Econtrollerdatapath_vhd
R1
R3
R4
R0
Z19 8C:/git/ModelSim-VHDL-Testing/C1/Tasks/C_ControllerDatapath/ControllerDatapath_vhd.vhd
Z20 FC:/git/ModelSim-VHDL-Testing/C1/Tasks/C_ControllerDatapath/ControllerDatapath_vhd.vhd
l0
L25
V[Y6IUD=gjRT?c<E?Q`^VK1
!s100 i8OQ:LG58Kh;dUOHbO_i00
R7
32
R8
!i10b 1
R9
Z21 !s90 -reportprogress|300|-work|work|C:/git/ModelSim-VHDL-Testing/C1/Tasks/C_ControllerDatapath/ControllerDatapath_vhd.vhd|
Z22 !s107 C:/git/ModelSim-VHDL-Testing/C1/Tasks/C_ControllerDatapath/ControllerDatapath_vhd.vhd|
!i113 1
R12
R13
Abdf_type
R3
R4
DEx4 work 22 controllerdatapath_vhd 0 22 [Y6IUD=gjRT?c<E?Q`^VK1
l94
L44
VdCK]bDFgizjHKAM:O=nfI0
!s100 3QzhHM6nESY>iZFLahQV<3
R7
32
R8
!i10b 1
R9
R21
R22
!i113 1
R12
R13
Econtrollerdatapath_vhd_tst
Z23 w1616515084
R2
R3
R4
R0
Z24 8C:/git/ModelSim-VHDL-Testing/C1/Tasks/C_ControllerDatapath/simulation/modelsim/ControllerDatapath_vhd.vht
Z25 FC:/git/ModelSim-VHDL-Testing/C1/Tasks/C_ControllerDatapath/simulation/modelsim/ControllerDatapath_vhd.vht
l0
L34
V<3>`XRPXSI;4ldbZKCeLz3
!s100 j3dFm>HkmbnDI1l3RD6kU3
R7
32
Z26 !s110 1616515121
!i10b 1
Z27 !s108 1616515121.000000
Z28 !s90 -reportprogress|300|-work|work|C:/git/ModelSim-VHDL-Testing/C1/Tasks/C_ControllerDatapath/simulation/modelsim/ControllerDatapath_vhd.vht|
Z29 !s107 C:/git/ModelSim-VHDL-Testing/C1/Tasks/C_ControllerDatapath/simulation/modelsim/ControllerDatapath_vhd.vht|
!i113 1
R12
R13
Acontrollerdatapath_vhd_arch
R2
R3
R4
Z30 DEx4 work 26 controllerdatapath_vhd_tst 0 22 <3>`XRPXSI;4ldbZKCeLz3
l78
L36
Z31 VWZYcL4>8RThFTQQ;U>KS@2
Z32 !s100 KV59za?5m=4BH:<PT`@c:2
R7
32
R26
!i10b 1
R27
R28
R29
!i113 1
R12
R13
Esimplereg
R1
R2
R3
R4
R0
Z33 8C:/git/ModelSim-VHDL-Testing/C1/Tasks/C_ControllerDatapath/simplereg.vhd
Z34 FC:/git/ModelSim-VHDL-Testing/C1/Tasks/C_ControllerDatapath/simplereg.vhd
l0
L7
VBZPeP:CNC=RmKa1mA4=P@1
!s100 G7?IPkH2>Nb7<ASMDD:b`0
R7
32
R8
!i10b 1
R9
Z35 !s90 -reportprogress|300|-work|work|C:/git/ModelSim-VHDL-Testing/C1/Tasks/C_ControllerDatapath/simplereg.vhd|
Z36 !s107 C:/git/ModelSim-VHDL-Testing/C1/Tasks/C_ControllerDatapath/simplereg.vhd|
!i113 1
R12
R13
Artl
R2
R3
R4
DEx4 work 9 simplereg 0 22 BZPeP:CNC=RmKa1mA4=P@1
l22
L20
V_me2fK>YiRIBT8fW3I@kZ2
!s100 LVA=@ol`giZ5iC196d>J53
R7
32
R8
!i10b 1
R9
R35
R36
!i113 1
R12
R13
Eunsigned_adder_b
R1
R2
R3
R4
R0
Z37 8C:/git/ModelSim-VHDL-Testing/C1/Tasks/C_ControllerDatapath/unsigned_adder_b.vhd
Z38 FC:/git/ModelSim-VHDL-Testing/C1/Tasks/C_ControllerDatapath/unsigned_adder_b.vhd
l0
L5
Vg6RG=@K2JV9PWcf?A]OQi3
!s100 18BDEzU2fALBhY2d9T54Z1
R7
32
R8
!i10b 1
R9
Z39 !s90 -reportprogress|300|-work|work|C:/git/ModelSim-VHDL-Testing/C1/Tasks/C_ControllerDatapath/unsigned_adder_b.vhd|
Z40 !s107 C:/git/ModelSim-VHDL-Testing/C1/Tasks/C_ControllerDatapath/unsigned_adder_b.vhd|
!i113 1
R12
R13
Artl
R2
R3
R4
DEx4 work 16 unsigned_adder_b 0 22 g6RG=@K2JV9PWcf?A]OQi3
l22
L21
VIJgHPG2Mmz[:WRKRoMOjZ3
!s100 XM?8D5mA8`dn8VDh0G?[m1
R7
32
R8
!i10b 1
R9
R39
R40
!i113 1
R12
R13
