<profile>

<section name = "Vitis HLS Report for 'sort_C'" level="0">
<item name = "Date">Thu Jun  8 15:00:06 2023
</item>
<item name = "Version">2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)</item>
<item name = "Project">kernel_acc</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7ev-ffvc1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.280 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475">sort_C_Pipeline_loop_diff_window_loop_diff_pe, ?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_135_1">144, 144, 18, -, -, 8, no</column>
<column name=" + VITIS_LOOP_136_2">16, 16, 2, -, -, 8, no</column>
<column name="- loop_repeat_iter">?, ?, ?, -, -, ?, no</column>
<column name="- VITIS_LOOP_168_3">152, 152, 19, -, -, 8, no</column>
<column name=" + VITIS_LOOP_169_4">16, 16, 2, -, -, 8, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 1433, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 1306, 6164, -</column>
<column name="Memory">0, -, 512, 32, 0</column>
<column name="Multiplexer">-, -, -, 840, -</column>
<column name="Register">-, -, 557, -, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 3, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mux_83_32_1_1_U31">mux_83_32_1_1, 0, 0, 0, 43, 0</column>
<column name="grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475">sort_C_Pipeline_loop_diff_window_loop_diff_pe, 0, 0, 1306, 6121, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="matrixC_buffer_V_0_U">matrixC_buffer_V_0, 0, 64, 4, 0, 8, 32, 1, 256</column>
<column name="matrixC_buffer_V_1_U">matrixC_buffer_V_0, 0, 64, 4, 0, 8, 32, 1, 256</column>
<column name="matrixC_buffer_V_2_U">matrixC_buffer_V_0, 0, 64, 4, 0, 8, 32, 1, 256</column>
<column name="matrixC_buffer_V_3_U">matrixC_buffer_V_0, 0, 64, 4, 0, 8, 32, 1, 256</column>
<column name="matrixC_buffer_V_4_U">matrixC_buffer_V_0, 0, 64, 4, 0, 8, 32, 1, 256</column>
<column name="matrixC_buffer_V_5_U">matrixC_buffer_V_0, 0, 64, 4, 0, 8, 32, 1, 256</column>
<column name="matrixC_buffer_V_6_U">matrixC_buffer_V_0, 0, 64, 4, 0, 8, 32, 1, 256</column>
<column name="matrixC_buffer_V_7_U">matrixC_buffer_V_0, 0, 64, 4, 0, 8, 32, 1, 256</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln1011_fu_864_p2">+, 0, 0, 39, 32, 6</column>
<column name="add_ln1017_fu_969_p2">+, 0, 0, 19, 8, 8</column>
<column name="add_ln135_fu_546_p2">+, 0, 0, 12, 4, 1</column>
<column name="add_ln136_fu_573_p2">+, 0, 0, 12, 4, 1</column>
<column name="add_ln143_fu_552_p2">+, 0, 0, 39, 32, 2</column>
<column name="add_ln168_fu_670_p2">+, 0, 0, 12, 4, 1</column>
<column name="add_ln169_fu_682_p2">+, 0, 0, 12, 4, 1</column>
<column name="iter_2_fu_599_p2">+, 0, 0, 38, 31, 1</column>
<column name="lsb_index_fu_758_p2">+, 0, 0, 39, 32, 6</column>
<column name="m_3_fu_922_p2">+, 0, 0, 71, 64, 64</column>
<column name="sub_ln1000_fu_784_p2">-, 0, 0, 13, 4, 6</column>
<column name="sub_ln1012_fu_886_p2">-, 0, 0, 39, 5, 32</column>
<column name="sub_ln1017_fu_964_p2">-, 0, 0, 19, 5, 8</column>
<column name="sub_ln148_fu_630_p2">-, 0, 0, 39, 32, 32</column>
<column name="sub_ln997_fu_752_p2">-, 0, 0, 39, 6, 32</column>
<column name="tmp_V_fu_720_p2">-, 0, 0, 39, 1, 32</column>
<column name="and_ln1002_1_fu_880_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln1002_fu_812_p2">and, 0, 0, 32, 32, 32</column>
<column name="ap_block_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op261_write_state11">and, 0, 0, 2, 1, 1</column>
<column name="empty_24_fu_618_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="icmp_ln1002_fu_818_p2">icmp, 0, 0, 20, 32, 1</column>
<column name="icmp_ln1011_fu_850_p2">icmp, 0, 0, 20, 32, 1</column>
<column name="icmp_ln135_fu_540_p2">icmp, 0, 0, 9, 4, 5</column>
<column name="icmp_ln136_fu_567_p2">icmp, 0, 0, 9, 4, 5</column>
<column name="icmp_ln143_fu_594_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="icmp_ln168_fu_664_p2">icmp, 0, 0, 9, 4, 5</column>
<column name="icmp_ln169_fu_676_p2">icmp, 0, 0, 9, 4, 5</column>
<column name="icmp_ln988_fu_706_p2">icmp, 0, 0, 20, 32, 1</column>
<column name="icmp_ln999_fu_774_p2">icmp, 0, 0, 19, 31, 1</column>
<column name="lshr_ln1000_fu_794_p2">lshr, 0, 0, 96, 2, 32</column>
<column name="lshr_ln1011_fu_874_p2">lshr, 0, 0, 179, 64, 64</column>
<column name="ap_block_state11">or, 0, 0, 2, 1, 1</column>
<column name="or_ln1002_1_fu_806_p2">or, 0, 0, 32, 32, 32</column>
<column name="m_2_fu_910_p3">select, 0, 0, 64, 1, 64</column>
<column name="select_ln1011_fu_902_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln988_fu_1002_p3">select, 0, 0, 32, 1, 1</column>
<column name="select_ln996_fu_957_p3">select, 0, 0, 7, 1, 7</column>
<column name="select_ln999_fu_856_p3">select, 0, 0, 2, 1, 1</column>
<column name="smax_fu_623_p3">select, 0, 0, 32, 1, 32</column>
<column name="tmp_V_2_fu_726_p3">select, 0, 0, 32, 1, 32</column>
<column name="shl_ln1002_fu_800_p2">shl, 0, 0, 96, 1, 32</column>
<column name="shl_ln1012_fu_896_p2">shl, 0, 0, 179, 64, 64</column>
<column name="xor_ln1002_fu_836_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">65, 12, 1, 12</column>
<column name="fifoCalcMatrixC_i_0_V_read">9, 2, 1, 2</column>
<column name="fifoCalcMatrixC_i_1_V_read">9, 2, 1, 2</column>
<column name="fifoCalcMatrixC_i_2_V_read">9, 2, 1, 2</column>
<column name="fifoCalcMatrixC_i_3_V_read">9, 2, 1, 2</column>
<column name="fifoCalcMatrixC_i_4_V_read">9, 2, 1, 2</column>
<column name="fifoCalcMatrixC_i_5_V_read">9, 2, 1, 2</column>
<column name="fifoCalcMatrixC_i_6_V_read">9, 2, 1, 2</column>
<column name="fifoCalcMatrixC_i_7_V_read">9, 2, 1, 2</column>
<column name="fifoEdgeListPtr_i_V_blk_n">9, 2, 1, 2</column>
<column name="fifoMatrixCIdx_i_0_V_read">9, 2, 1, 2</column>
<column name="fifoMatrixCIdx_i_1_V_read">9, 2, 1, 2</column>
<column name="fifoMatrixCIdx_i_2_V_read">9, 2, 1, 2</column>
<column name="fifoMatrixCIdx_i_3_V_read">9, 2, 1, 2</column>
<column name="fifoMatrixCIdx_i_4_V_read">9, 2, 1, 2</column>
<column name="fifoMatrixCIdx_i_5_V_read">9, 2, 1, 2</column>
<column name="fifoMatrixCIdx_i_6_V_read">9, 2, 1, 2</column>
<column name="fifoMatrixCIdx_i_7_V_read">9, 2, 1, 2</column>
<column name="fifoSortMatrixC_o_0_V_blk_n">9, 2, 1, 2</column>
<column name="fifoSortMatrixC_o_1_V_blk_n">9, 2, 1, 2</column>
<column name="fifoSortMatrixC_o_2_V_blk_n">9, 2, 1, 2</column>
<column name="fifoSortMatrixC_o_3_V_blk_n">9, 2, 1, 2</column>
<column name="fifoSortMatrixC_o_4_V_blk_n">9, 2, 1, 2</column>
<column name="fifoSortMatrixC_o_5_V_blk_n">9, 2, 1, 2</column>
<column name="fifoSortMatrixC_o_6_V_blk_n">9, 2, 1, 2</column>
<column name="fifoSortMatrixC_o_7_V_blk_n">9, 2, 1, 2</column>
<column name="i_1_fu_224">9, 2, 32, 64</column>
<column name="i_2_fu_228">9, 2, 4, 8</column>
<column name="i_fu_184">9, 2, 4, 8</column>
<column name="iter_fu_220">9, 2, 31, 62</column>
<column name="j_1_reg_463">9, 2, 4, 8</column>
<column name="j_reg_452">9, 2, 4, 8</column>
<column name="matrixC_buffer_V_0_address0">20, 4, 3, 12</column>
<column name="matrixC_buffer_V_0_ce0">14, 3, 1, 3</column>
<column name="matrixC_buffer_V_0_d0">14, 3, 32, 96</column>
<column name="matrixC_buffer_V_0_we0">14, 3, 1, 3</column>
<column name="matrixC_buffer_V_1_address0">20, 4, 3, 12</column>
<column name="matrixC_buffer_V_1_ce0">14, 3, 1, 3</column>
<column name="matrixC_buffer_V_1_d0">14, 3, 32, 96</column>
<column name="matrixC_buffer_V_1_we0">14, 3, 1, 3</column>
<column name="matrixC_buffer_V_2_address0">20, 4, 3, 12</column>
<column name="matrixC_buffer_V_2_ce0">14, 3, 1, 3</column>
<column name="matrixC_buffer_V_2_d0">14, 3, 32, 96</column>
<column name="matrixC_buffer_V_2_we0">14, 3, 1, 3</column>
<column name="matrixC_buffer_V_3_address0">20, 4, 3, 12</column>
<column name="matrixC_buffer_V_3_ce0">14, 3, 1, 3</column>
<column name="matrixC_buffer_V_3_d0">14, 3, 32, 96</column>
<column name="matrixC_buffer_V_3_we0">14, 3, 1, 3</column>
<column name="matrixC_buffer_V_4_address0">20, 4, 3, 12</column>
<column name="matrixC_buffer_V_4_ce0">14, 3, 1, 3</column>
<column name="matrixC_buffer_V_4_d0">14, 3, 32, 96</column>
<column name="matrixC_buffer_V_4_we0">14, 3, 1, 3</column>
<column name="matrixC_buffer_V_5_address0">20, 4, 3, 12</column>
<column name="matrixC_buffer_V_5_ce0">14, 3, 1, 3</column>
<column name="matrixC_buffer_V_5_d0">14, 3, 32, 96</column>
<column name="matrixC_buffer_V_5_we0">14, 3, 1, 3</column>
<column name="matrixC_buffer_V_6_address0">20, 4, 3, 12</column>
<column name="matrixC_buffer_V_6_ce0">14, 3, 1, 3</column>
<column name="matrixC_buffer_V_6_d0">14, 3, 32, 96</column>
<column name="matrixC_buffer_V_6_we0">14, 3, 1, 3</column>
<column name="matrixC_buffer_V_7_address0">20, 4, 3, 12</column>
<column name="matrixC_buffer_V_7_ce0">14, 3, 1, 3</column>
<column name="matrixC_buffer_V_7_d0">14, 3, 32, 96</column>
<column name="matrixC_buffer_V_7_we0">14, 3, 1, 3</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln135_reg_1064">4, 0, 4, 0</column>
<column name="add_ln136_reg_1131">4, 0, 4, 0</column>
<column name="add_ln143_reg_1123">32, 0, 32, 0</column>
<column name="add_ln168_reg_1164">4, 0, 4, 0</column>
<column name="add_ln169_reg_1252">4, 0, 4, 0</column>
<column name="ap_CS_fsm">11, 0, 11, 0</column>
<column name="grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_ap_start_reg">1, 0, 1, 0</column>
<column name="i_1_fu_224">32, 0, 32, 0</column>
<column name="i_2_fu_228">4, 0, 4, 0</column>
<column name="i_fu_184">4, 0, 4, 0</column>
<column name="icmp_ln988_reg_1257">1, 0, 1, 0</column>
<column name="iter_fu_220">31, 0, 31, 0</column>
<column name="j_1_reg_463">4, 0, 4, 0</column>
<column name="j_reg_452">4, 0, 4, 0</column>
<column name="m_4_reg_1267">63, 0, 63, 0</column>
<column name="matrixC_buffer_V_0_addr_reg_1069">3, 0, 3, 0</column>
<column name="matrixC_buffer_V_0_load_reg_1209">32, 0, 32, 0</column>
<column name="matrixC_buffer_V_1_addr_reg_1074">3, 0, 3, 0</column>
<column name="matrixC_buffer_V_1_load_reg_1214">32, 0, 32, 0</column>
<column name="matrixC_buffer_V_2_addr_reg_1079">3, 0, 3, 0</column>
<column name="matrixC_buffer_V_2_load_reg_1219">32, 0, 32, 0</column>
<column name="matrixC_buffer_V_3_addr_reg_1084">3, 0, 3, 0</column>
<column name="matrixC_buffer_V_3_load_reg_1224">32, 0, 32, 0</column>
<column name="matrixC_buffer_V_4_addr_reg_1089">3, 0, 3, 0</column>
<column name="matrixC_buffer_V_4_load_reg_1229">32, 0, 32, 0</column>
<column name="matrixC_buffer_V_5_addr_reg_1094">3, 0, 3, 0</column>
<column name="matrixC_buffer_V_5_load_reg_1234">32, 0, 32, 0</column>
<column name="matrixC_buffer_V_6_addr_reg_1099">3, 0, 3, 0</column>
<column name="matrixC_buffer_V_6_load_reg_1239">32, 0, 32, 0</column>
<column name="matrixC_buffer_V_7_addr_reg_1104">3, 0, 3, 0</column>
<column name="matrixC_buffer_V_7_load_reg_1244">32, 0, 32, 0</column>
<column name="p_Result_2_reg_1262">1, 0, 1, 0</column>
<column name="p_Result_s_reg_1272">1, 0, 1, 0</column>
<column name="tmp_47_reg_1142">32, 0, 32, 0</column>
<column name="tmp_s_reg_1156">32, 0, 34, 2</column>
<column name="trunc_ln996_reg_1277">8, 0, 8, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, sort_C, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, sort_C, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, sort_C, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, sort_C, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, sort_C, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, sort_C, return value</column>
<column name="lenEdgeListPtr">in, 32, ap_none, lenEdgeListPtr, scalar</column>
<column name="fifoEdgeListPtr_i_V_dout">in, 32, ap_fifo, fifoEdgeListPtr_i_V, pointer</column>
<column name="fifoEdgeListPtr_i_V_empty_n">in, 1, ap_fifo, fifoEdgeListPtr_i_V, pointer</column>
<column name="fifoEdgeListPtr_i_V_read">out, 1, ap_fifo, fifoEdgeListPtr_i_V, pointer</column>
<column name="fifoMatrixCIdx_i_0_V_dout">in, 16, ap_fifo, fifoMatrixCIdx_i_0_V, pointer</column>
<column name="fifoMatrixCIdx_i_0_V_empty_n">in, 1, ap_fifo, fifoMatrixCIdx_i_0_V, pointer</column>
<column name="fifoMatrixCIdx_i_0_V_read">out, 1, ap_fifo, fifoMatrixCIdx_i_0_V, pointer</column>
<column name="fifoMatrixCIdx_i_1_V_dout">in, 16, ap_fifo, fifoMatrixCIdx_i_1_V, pointer</column>
<column name="fifoMatrixCIdx_i_1_V_empty_n">in, 1, ap_fifo, fifoMatrixCIdx_i_1_V, pointer</column>
<column name="fifoMatrixCIdx_i_1_V_read">out, 1, ap_fifo, fifoMatrixCIdx_i_1_V, pointer</column>
<column name="fifoMatrixCIdx_i_2_V_dout">in, 16, ap_fifo, fifoMatrixCIdx_i_2_V, pointer</column>
<column name="fifoMatrixCIdx_i_2_V_empty_n">in, 1, ap_fifo, fifoMatrixCIdx_i_2_V, pointer</column>
<column name="fifoMatrixCIdx_i_2_V_read">out, 1, ap_fifo, fifoMatrixCIdx_i_2_V, pointer</column>
<column name="fifoMatrixCIdx_i_3_V_dout">in, 16, ap_fifo, fifoMatrixCIdx_i_3_V, pointer</column>
<column name="fifoMatrixCIdx_i_3_V_empty_n">in, 1, ap_fifo, fifoMatrixCIdx_i_3_V, pointer</column>
<column name="fifoMatrixCIdx_i_3_V_read">out, 1, ap_fifo, fifoMatrixCIdx_i_3_V, pointer</column>
<column name="fifoMatrixCIdx_i_4_V_dout">in, 16, ap_fifo, fifoMatrixCIdx_i_4_V, pointer</column>
<column name="fifoMatrixCIdx_i_4_V_empty_n">in, 1, ap_fifo, fifoMatrixCIdx_i_4_V, pointer</column>
<column name="fifoMatrixCIdx_i_4_V_read">out, 1, ap_fifo, fifoMatrixCIdx_i_4_V, pointer</column>
<column name="fifoMatrixCIdx_i_5_V_dout">in, 16, ap_fifo, fifoMatrixCIdx_i_5_V, pointer</column>
<column name="fifoMatrixCIdx_i_5_V_empty_n">in, 1, ap_fifo, fifoMatrixCIdx_i_5_V, pointer</column>
<column name="fifoMatrixCIdx_i_5_V_read">out, 1, ap_fifo, fifoMatrixCIdx_i_5_V, pointer</column>
<column name="fifoMatrixCIdx_i_6_V_dout">in, 16, ap_fifo, fifoMatrixCIdx_i_6_V, pointer</column>
<column name="fifoMatrixCIdx_i_6_V_empty_n">in, 1, ap_fifo, fifoMatrixCIdx_i_6_V, pointer</column>
<column name="fifoMatrixCIdx_i_6_V_read">out, 1, ap_fifo, fifoMatrixCIdx_i_6_V, pointer</column>
<column name="fifoMatrixCIdx_i_7_V_dout">in, 16, ap_fifo, fifoMatrixCIdx_i_7_V, pointer</column>
<column name="fifoMatrixCIdx_i_7_V_empty_n">in, 1, ap_fifo, fifoMatrixCIdx_i_7_V, pointer</column>
<column name="fifoMatrixCIdx_i_7_V_read">out, 1, ap_fifo, fifoMatrixCIdx_i_7_V, pointer</column>
<column name="fifoCalcMatrixC_i_0_V_dout">in, 32, ap_fifo, fifoCalcMatrixC_i_0_V, pointer</column>
<column name="fifoCalcMatrixC_i_0_V_empty_n">in, 1, ap_fifo, fifoCalcMatrixC_i_0_V, pointer</column>
<column name="fifoCalcMatrixC_i_0_V_read">out, 1, ap_fifo, fifoCalcMatrixC_i_0_V, pointer</column>
<column name="fifoCalcMatrixC_i_1_V_dout">in, 32, ap_fifo, fifoCalcMatrixC_i_1_V, pointer</column>
<column name="fifoCalcMatrixC_i_1_V_empty_n">in, 1, ap_fifo, fifoCalcMatrixC_i_1_V, pointer</column>
<column name="fifoCalcMatrixC_i_1_V_read">out, 1, ap_fifo, fifoCalcMatrixC_i_1_V, pointer</column>
<column name="fifoCalcMatrixC_i_2_V_dout">in, 32, ap_fifo, fifoCalcMatrixC_i_2_V, pointer</column>
<column name="fifoCalcMatrixC_i_2_V_empty_n">in, 1, ap_fifo, fifoCalcMatrixC_i_2_V, pointer</column>
<column name="fifoCalcMatrixC_i_2_V_read">out, 1, ap_fifo, fifoCalcMatrixC_i_2_V, pointer</column>
<column name="fifoCalcMatrixC_i_3_V_dout">in, 32, ap_fifo, fifoCalcMatrixC_i_3_V, pointer</column>
<column name="fifoCalcMatrixC_i_3_V_empty_n">in, 1, ap_fifo, fifoCalcMatrixC_i_3_V, pointer</column>
<column name="fifoCalcMatrixC_i_3_V_read">out, 1, ap_fifo, fifoCalcMatrixC_i_3_V, pointer</column>
<column name="fifoCalcMatrixC_i_4_V_dout">in, 32, ap_fifo, fifoCalcMatrixC_i_4_V, pointer</column>
<column name="fifoCalcMatrixC_i_4_V_empty_n">in, 1, ap_fifo, fifoCalcMatrixC_i_4_V, pointer</column>
<column name="fifoCalcMatrixC_i_4_V_read">out, 1, ap_fifo, fifoCalcMatrixC_i_4_V, pointer</column>
<column name="fifoCalcMatrixC_i_5_V_dout">in, 32, ap_fifo, fifoCalcMatrixC_i_5_V, pointer</column>
<column name="fifoCalcMatrixC_i_5_V_empty_n">in, 1, ap_fifo, fifoCalcMatrixC_i_5_V, pointer</column>
<column name="fifoCalcMatrixC_i_5_V_read">out, 1, ap_fifo, fifoCalcMatrixC_i_5_V, pointer</column>
<column name="fifoCalcMatrixC_i_6_V_dout">in, 32, ap_fifo, fifoCalcMatrixC_i_6_V, pointer</column>
<column name="fifoCalcMatrixC_i_6_V_empty_n">in, 1, ap_fifo, fifoCalcMatrixC_i_6_V, pointer</column>
<column name="fifoCalcMatrixC_i_6_V_read">out, 1, ap_fifo, fifoCalcMatrixC_i_6_V, pointer</column>
<column name="fifoCalcMatrixC_i_7_V_dout">in, 32, ap_fifo, fifoCalcMatrixC_i_7_V, pointer</column>
<column name="fifoCalcMatrixC_i_7_V_empty_n">in, 1, ap_fifo, fifoCalcMatrixC_i_7_V, pointer</column>
<column name="fifoCalcMatrixC_i_7_V_read">out, 1, ap_fifo, fifoCalcMatrixC_i_7_V, pointer</column>
<column name="fifoSortMatrixC_o_0_V_din">out, 32, ap_fifo, fifoSortMatrixC_o_0_V, pointer</column>
<column name="fifoSortMatrixC_o_0_V_full_n">in, 1, ap_fifo, fifoSortMatrixC_o_0_V, pointer</column>
<column name="fifoSortMatrixC_o_0_V_write">out, 1, ap_fifo, fifoSortMatrixC_o_0_V, pointer</column>
<column name="fifoSortMatrixC_o_1_V_din">out, 32, ap_fifo, fifoSortMatrixC_o_1_V, pointer</column>
<column name="fifoSortMatrixC_o_1_V_full_n">in, 1, ap_fifo, fifoSortMatrixC_o_1_V, pointer</column>
<column name="fifoSortMatrixC_o_1_V_write">out, 1, ap_fifo, fifoSortMatrixC_o_1_V, pointer</column>
<column name="fifoSortMatrixC_o_2_V_din">out, 32, ap_fifo, fifoSortMatrixC_o_2_V, pointer</column>
<column name="fifoSortMatrixC_o_2_V_full_n">in, 1, ap_fifo, fifoSortMatrixC_o_2_V, pointer</column>
<column name="fifoSortMatrixC_o_2_V_write">out, 1, ap_fifo, fifoSortMatrixC_o_2_V, pointer</column>
<column name="fifoSortMatrixC_o_3_V_din">out, 32, ap_fifo, fifoSortMatrixC_o_3_V, pointer</column>
<column name="fifoSortMatrixC_o_3_V_full_n">in, 1, ap_fifo, fifoSortMatrixC_o_3_V, pointer</column>
<column name="fifoSortMatrixC_o_3_V_write">out, 1, ap_fifo, fifoSortMatrixC_o_3_V, pointer</column>
<column name="fifoSortMatrixC_o_4_V_din">out, 32, ap_fifo, fifoSortMatrixC_o_4_V, pointer</column>
<column name="fifoSortMatrixC_o_4_V_full_n">in, 1, ap_fifo, fifoSortMatrixC_o_4_V, pointer</column>
<column name="fifoSortMatrixC_o_4_V_write">out, 1, ap_fifo, fifoSortMatrixC_o_4_V, pointer</column>
<column name="fifoSortMatrixC_o_5_V_din">out, 32, ap_fifo, fifoSortMatrixC_o_5_V, pointer</column>
<column name="fifoSortMatrixC_o_5_V_full_n">in, 1, ap_fifo, fifoSortMatrixC_o_5_V, pointer</column>
<column name="fifoSortMatrixC_o_5_V_write">out, 1, ap_fifo, fifoSortMatrixC_o_5_V, pointer</column>
<column name="fifoSortMatrixC_o_6_V_din">out, 32, ap_fifo, fifoSortMatrixC_o_6_V, pointer</column>
<column name="fifoSortMatrixC_o_6_V_full_n">in, 1, ap_fifo, fifoSortMatrixC_o_6_V, pointer</column>
<column name="fifoSortMatrixC_o_6_V_write">out, 1, ap_fifo, fifoSortMatrixC_o_6_V, pointer</column>
<column name="fifoSortMatrixC_o_7_V_din">out, 32, ap_fifo, fifoSortMatrixC_o_7_V, pointer</column>
<column name="fifoSortMatrixC_o_7_V_full_n">in, 1, ap_fifo, fifoSortMatrixC_o_7_V, pointer</column>
<column name="fifoSortMatrixC_o_7_V_write">out, 1, ap_fifo, fifoSortMatrixC_o_7_V, pointer</column>
</table>
</item>
</section>
</profile>
