
Sphere_Control.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000007e  00800100  0000175c  000017f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         0000175c  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000001f  0080017e  0080017e  0000186e  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  0000186e  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  000018cc  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000000b0  00000000  00000000  00001908  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000042ec  00000000  00000000  000019b8  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000d7b  00000000  00000000  00005ca4  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000014ff  00000000  00000000  00006a1f  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000190  00000000  00000000  00007f20  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000006b5  00000000  00000000  000080b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000038ed  00000000  00000000  00008765  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000140  00000000  00000000  0000c052  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	45 c0       	rjmp	.+138    	; 0x8c <__ctors_end>
       2:	00 00       	nop
       4:	61 c0       	rjmp	.+194    	; 0xc8 <__bad_interrupt>
       6:	00 00       	nop
       8:	5f c0       	rjmp	.+190    	; 0xc8 <__bad_interrupt>
       a:	00 00       	nop
       c:	5d c0       	rjmp	.+186    	; 0xc8 <__bad_interrupt>
       e:	00 00       	nop
      10:	5b c0       	rjmp	.+182    	; 0xc8 <__bad_interrupt>
      12:	00 00       	nop
      14:	59 c0       	rjmp	.+178    	; 0xc8 <__bad_interrupt>
      16:	00 00       	nop
      18:	57 c0       	rjmp	.+174    	; 0xc8 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	55 c0       	rjmp	.+170    	; 0xc8 <__bad_interrupt>
      1e:	00 00       	nop
      20:	53 c0       	rjmp	.+166    	; 0xc8 <__bad_interrupt>
      22:	00 00       	nop
      24:	51 c0       	rjmp	.+162    	; 0xc8 <__bad_interrupt>
      26:	00 00       	nop
      28:	4f c0       	rjmp	.+158    	; 0xc8 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	4d c0       	rjmp	.+154    	; 0xc8 <__bad_interrupt>
      2e:	00 00       	nop
      30:	bb c3       	rjmp	.+1910   	; 0x7a8 <__vector_12>
      32:	00 00       	nop
      34:	49 c0       	rjmp	.+146    	; 0xc8 <__bad_interrupt>
      36:	00 00       	nop
      38:	47 c0       	rjmp	.+142    	; 0xc8 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	45 c0       	rjmp	.+138    	; 0xc8 <__bad_interrupt>
      3e:	00 00       	nop
      40:	43 c0       	rjmp	.+134    	; 0xc8 <__bad_interrupt>
      42:	00 00       	nop
      44:	41 c0       	rjmp	.+130    	; 0xc8 <__bad_interrupt>
      46:	00 00       	nop
      48:	40 c0       	rjmp	.+128    	; 0xca <__vector_18>
      4a:	00 00       	nop
      4c:	3d c0       	rjmp	.+122    	; 0xc8 <__bad_interrupt>
      4e:	00 00       	nop
      50:	3b c0       	rjmp	.+118    	; 0xc8 <__bad_interrupt>
      52:	00 00       	nop
      54:	39 c0       	rjmp	.+114    	; 0xc8 <__bad_interrupt>
      56:	00 00       	nop
      58:	37 c0       	rjmp	.+110    	; 0xc8 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	35 c0       	rjmp	.+106    	; 0xc8 <__bad_interrupt>
      5e:	00 00       	nop
      60:	33 c0       	rjmp	.+102    	; 0xc8 <__bad_interrupt>
      62:	00 00       	nop
      64:	31 c0       	rjmp	.+98     	; 0xc8 <__bad_interrupt>
      66:	00 00       	nop
      68:	2f c0       	rjmp	.+94     	; 0xc8 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	2d c0       	rjmp	.+90     	; 0xc8 <__bad_interrupt>
      6e:	00 00       	nop
      70:	2b c0       	rjmp	.+86     	; 0xc8 <__bad_interrupt>
      72:	00 00       	nop
      74:	29 c0       	rjmp	.+82     	; 0xc8 <__bad_interrupt>
      76:	00 00       	nop
      78:	27 c0       	rjmp	.+78     	; 0xc8 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	25 c0       	rjmp	.+74     	; 0xc8 <__bad_interrupt>
      7e:	00 00       	nop
      80:	23 c0       	rjmp	.+70     	; 0xc8 <__bad_interrupt>
      82:	00 00       	nop
      84:	21 c0       	rjmp	.+66     	; 0xc8 <__bad_interrupt>
      86:	00 00       	nop
      88:	1f c0       	rjmp	.+62     	; 0xc8 <__bad_interrupt>
	...

0000008c <__ctors_end>:
      8c:	11 24       	eor	r1, r1
      8e:	1f be       	out	0x3f, r1	; 63
      90:	cf ef       	ldi	r28, 0xFF	; 255
      92:	d0 e1       	ldi	r29, 0x10	; 16
      94:	de bf       	out	0x3e, r29	; 62
      96:	cd bf       	out	0x3d, r28	; 61

00000098 <__do_copy_data>:
      98:	11 e0       	ldi	r17, 0x01	; 1
      9a:	a0 e0       	ldi	r26, 0x00	; 0
      9c:	b1 e0       	ldi	r27, 0x01	; 1
      9e:	ec e5       	ldi	r30, 0x5C	; 92
      a0:	f7 e1       	ldi	r31, 0x17	; 23
      a2:	00 e0       	ldi	r16, 0x00	; 0
      a4:	0b bf       	out	0x3b, r16	; 59
      a6:	02 c0       	rjmp	.+4      	; 0xac <__do_copy_data+0x14>
      a8:	07 90       	elpm	r0, Z+
      aa:	0d 92       	st	X+, r0
      ac:	ae 37       	cpi	r26, 0x7E	; 126
      ae:	b1 07       	cpc	r27, r17
      b0:	d9 f7       	brne	.-10     	; 0xa8 <__do_copy_data+0x10>

000000b2 <__do_clear_bss>:
      b2:	21 e0       	ldi	r18, 0x01	; 1
      b4:	ae e7       	ldi	r26, 0x7E	; 126
      b6:	b1 e0       	ldi	r27, 0x01	; 1
      b8:	01 c0       	rjmp	.+2      	; 0xbc <.do_clear_bss_start>

000000ba <.do_clear_bss_loop>:
      ba:	1d 92       	st	X+, r1

000000bc <.do_clear_bss_start>:
      bc:	ad 39       	cpi	r26, 0x9D	; 157
      be:	b2 07       	cpc	r27, r18
      c0:	e1 f7       	brne	.-8      	; 0xba <.do_clear_bss_loop>
      c2:	7d d3       	rcall	.+1786   	; 0x7be <main>
      c4:	0c 94 ac 0b 	jmp	0x1758	; 0x1758 <_exit>

000000c8 <__bad_interrupt>:
      c8:	9b cf       	rjmp	.-202    	; 0x0 <__vectors>

000000ca <__vector_18>:

#include "gy25.h"


ISR(USART0_RX_vect)
{
      ca:	1f 92       	push	r1
      cc:	0f 92       	push	r0
      ce:	0f b6       	in	r0, 0x3f	; 63
      d0:	0f 92       	push	r0
      d2:	11 24       	eor	r1, r1
      d4:	0b b6       	in	r0, 0x3b	; 59
      d6:	0f 92       	push	r0
      d8:	8f 93       	push	r24
      da:	9f 93       	push	r25
      dc:	ef 93       	push	r30
      de:	ff 93       	push	r31
	uint8_t temp = UDR0;
      e0:	8c b1       	in	r24, 0x0c	; 12
	if(temp == FRAME_START)
      e2:	8a 3a       	cpi	r24, 0xAA	; 170
      e4:	31 f4       	brne	.+12     	; 0xf2 <__vector_18+0x28>
	{
		gy25_idx = 0;
		gy25_buffer[gy25_idx++] = temp;
      e6:	91 e0       	ldi	r25, 0x01	; 1
      e8:	90 93 7e 01 	sts	0x017E, r25	; 0x80017e <__data_end>
      ec:	80 93 7f 01 	sts	0x017F, r24	; 0x80017f <gy25_buffer>
      f0:	13 c0       	rjmp	.+38     	; 0x118 <__vector_18+0x4e>
	}
	else if(gy25_idx < 8)
      f2:	e0 91 7e 01 	lds	r30, 0x017E	; 0x80017e <__data_end>
      f6:	e8 30       	cpi	r30, 0x08	; 8
      f8:	68 f4       	brcc	.+26     	; 0x114 <__vector_18+0x4a>
	{
		gy25_buffer[gy25_idx++] = temp;
      fa:	91 e0       	ldi	r25, 0x01	; 1
      fc:	9e 0f       	add	r25, r30
      fe:	90 93 7e 01 	sts	0x017E, r25	; 0x80017e <__data_end>
     102:	f0 e0       	ldi	r31, 0x00	; 0
     104:	e1 58       	subi	r30, 0x81	; 129
     106:	fe 4f       	sbci	r31, 0xFE	; 254
     108:	80 83       	st	Z, r24
		if(gy25_idx == 8) gy25_idx =0;
     10a:	98 30       	cpi	r25, 0x08	; 8
     10c:	29 f4       	brne	.+10     	; 0x118 <__vector_18+0x4e>
     10e:	10 92 7e 01 	sts	0x017E, r1	; 0x80017e <__data_end>
     112:	02 c0       	rjmp	.+4      	; 0x118 <__vector_18+0x4e>
	}
	else gy25_idx = 0;
     114:	10 92 7e 01 	sts	0x017E, r1	; 0x80017e <__data_end>
}
     118:	ff 91       	pop	r31
     11a:	ef 91       	pop	r30
     11c:	9f 91       	pop	r25
     11e:	8f 91       	pop	r24
     120:	0f 90       	pop	r0
     122:	0b be       	out	0x3b, r0	; 59
     124:	0f 90       	pop	r0
     126:	0f be       	out	0x3f, r0	; 63
     128:	0f 90       	pop	r0
     12a:	1f 90       	pop	r1
     12c:	18 95       	reti

0000012e <GY25_Init>:

void GY25_Init(void)
{
	gy25_idx=0;
     12e:	10 92 7e 01 	sts	0x017E, r1	; 0x80017e <__data_end>
	UART0_Init_Intcon();
     132:	c5 d5       	rcall	.+2954   	; 0xcbe <UART0_Init_Intcon>
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     134:	e5 e6       	ldi	r30, 0x65	; 101
     136:	f0 e0       	ldi	r31, 0x00	; 0
     138:	80 81       	ld	r24, Z
     13a:	8b 7f       	andi	r24, 0xFB	; 251
     13c:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     13e:	80 81       	ld	r24, Z
     140:	8d 7f       	andi	r24, 0xFD	; 253
     142:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
     144:	80 81       	ld	r24, Z
     146:	81 60       	ori	r24, 0x01	; 1
     148:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     14a:	26 ef       	ldi	r18, 0xF6	; 246
     14c:	2a 95       	dec	r18
     14e:	f1 f7       	brne	.-4      	; 0x14c <GY25_Init+0x1e>
    _delay_us(50);
    LCD_WINST = command;          // put command
     150:	81 e0       	ldi	r24, 0x01	; 1
     152:	8b bb       	out	0x1b, r24	; 27
     154:	86 ef       	ldi	r24, 0xF6	; 246
     156:	8a 95       	dec	r24
     158:	f1 f7       	brne	.-4      	; 0x156 <GY25_Init+0x28>
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     15a:	80 81       	ld	r24, Z
     15c:	8e 7f       	andi	r24, 0xFE	; 254
     15e:	80 83       	st	Z, r24
     160:	82 e0       	ldi	r24, 0x02	; 2
     162:	06 c0       	rjmp	.+12     	; 0x170 <GY25_Init+0x42>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     164:	e6 e6       	ldi	r30, 0x66	; 102
     166:	fe e0       	ldi	r31, 0x0E	; 14
     168:	31 97       	sbiw	r30, 0x01	; 1
     16a:	f1 f7       	brne	.-4      	; 0x168 <GY25_Init+0x3a>
     16c:	00 00       	nop
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     16e:	89 2f       	mov	r24, r25
     170:	9f ef       	ldi	r25, 0xFF	; 255
     172:	98 0f       	add	r25, r24
     174:	81 11       	cpse	r24, r1
     176:	f6 cf       	rjmp	.-20     	; 0x164 <GY25_Init+0x36>
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     178:	e5 e6       	ldi	r30, 0x65	; 101
     17a:	f0 e0       	ldi	r31, 0x00	; 0
     17c:	80 81       	ld	r24, Z
     17e:	8b 7f       	andi	r24, 0xFB	; 251
     180:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     182:	80 81       	ld	r24, Z
     184:	8d 7f       	andi	r24, 0xFD	; 253
     186:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
     188:	80 81       	ld	r24, Z
     18a:	81 60       	ori	r24, 0x01	; 1
     18c:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     18e:	26 ef       	ldi	r18, 0xF6	; 246
     190:	2a 95       	dec	r18
     192:	f1 f7       	brne	.-4      	; 0x190 <GY25_Init+0x62>
    _delay_us(50);
    LCD_WINST = command;          // put command
     194:	80 e8       	ldi	r24, 0x80	; 128
     196:	8b bb       	out	0x1b, r24	; 27
     198:	86 ef       	ldi	r24, 0xF6	; 246
     19a:	8a 95       	dec	r24
     19c:	f1 f7       	brne	.-4      	; 0x19a <GY25_Init+0x6c>
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     19e:	80 81       	ld	r24, Z
     1a0:	8e 7f       	andi	r24, 0xFE	; 254
     1a2:	80 83       	st	Z, r24
     1a4:	a4 e0       	ldi	r26, 0x04	; 4
     1a6:	b1 e0       	ldi	r27, 0x01	; 1
     1a8:	22 c0       	rjmp	.+68     	; 0x1ee <GY25_Init+0xc0>
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
        LCD_Char((uint8_t)*str++);
     1aa:	11 96       	adiw	r26, 0x01	; 1
     1ac:	81 e0       	ldi	r24, 0x01	; 1
     1ae:	06 c0       	rjmp	.+12     	; 0x1bc <GY25_Init+0x8e>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     1b0:	e6 e6       	ldi	r30, 0x66	; 102
     1b2:	fe e0       	ldi	r31, 0x0E	; 14
     1b4:	31 97       	sbiw	r30, 0x01	; 1
     1b6:	f1 f7       	brne	.-4      	; 0x1b4 <GY25_Init+0x86>
     1b8:	00 00       	nop
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     1ba:	82 2f       	mov	r24, r18
     1bc:	2f ef       	ldi	r18, 0xFF	; 255
     1be:	28 0f       	add	r18, r24
     1c0:	81 11       	cpse	r24, r1
     1c2:	f6 cf       	rjmp	.-20     	; 0x1b0 <GY25_Init+0x82>
static inline void LCD_Cursor_Home(void);
static inline void LCD_print(uint8_t flg, const uint8_t *str);

static inline void LCD_Data(uint8_t ch)
{
    LCD_CTRL |= (1 << LCD_RS);    // RS=1 -> data
     1c4:	e5 e6       	ldi	r30, 0x65	; 101
     1c6:	f0 e0       	ldi	r31, 0x00	; 0
     1c8:	80 81       	ld	r24, Z
     1ca:	84 60       	ori	r24, 0x04	; 4
     1cc:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     1ce:	80 81       	ld	r24, Z
     1d0:	8d 7f       	andi	r24, 0xFD	; 253
     1d2:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
     1d4:	80 81       	ld	r24, Z
     1d6:	81 60       	ori	r24, 0x01	; 1
     1d8:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     1da:	26 ef       	ldi	r18, 0xF6	; 246
     1dc:	2a 95       	dec	r18
     1de:	f1 f7       	brne	.-4      	; 0x1dc <GY25_Init+0xae>
    _delay_us(50);
    LCD_WDATA = ch;               // put data
     1e0:	9b bb       	out	0x1b, r25	; 27
     1e2:	86 ef       	ldi	r24, 0xF6	; 246
     1e4:	8a 95       	dec	r24
     1e6:	f1 f7       	brne	.-4      	; 0x1e4 <GY25_Init+0xb6>
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     1e8:	80 81       	ld	r24, Z
     1ea:	8e 7f       	andi	r24, 0xFE	; 254
     1ec:	80 83       	st	Z, r24
    LCD_Data(ch);
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
     1ee:	9c 91       	ld	r25, X
     1f0:	91 11       	cpse	r25, r1
     1f2:	db cf       	rjmp	.-74     	; 0x1aa <GY25_Init+0x7c>
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     1f4:	e5 e6       	ldi	r30, 0x65	; 101
     1f6:	f0 e0       	ldi	r31, 0x00	; 0
     1f8:	80 81       	ld	r24, Z
     1fa:	8b 7f       	andi	r24, 0xFB	; 251
     1fc:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     1fe:	80 81       	ld	r24, Z
     200:	8d 7f       	andi	r24, 0xFD	; 253
     202:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
     204:	80 81       	ld	r24, Z
     206:	81 60       	ori	r24, 0x01	; 1
     208:	80 83       	st	Z, r24
     20a:	96 ef       	ldi	r25, 0xF6	; 246
     20c:	9a 95       	dec	r25
     20e:	f1 f7       	brne	.-4      	; 0x20c <GY25_Init+0xde>
    _delay_us(50);
    LCD_WINST = command;          // put command
     210:	80 ec       	ldi	r24, 0xC0	; 192
     212:	8b bb       	out	0x1b, r24	; 27
     214:	26 ef       	ldi	r18, 0xF6	; 246
     216:	2a 95       	dec	r18
     218:	f1 f7       	brne	.-4      	; 0x216 <GY25_Init+0xe8>
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     21a:	80 81       	ld	r24, Z
     21c:	8e 7f       	andi	r24, 0xFE	; 254
     21e:	80 83       	st	Z, r24
     220:	a4 e1       	ldi	r26, 0x14	; 20
     222:	b1 e0       	ldi	r27, 0x01	; 1
     224:	22 c0       	rjmp	.+68     	; 0x26a <GY25_Init+0x13c>
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
        LCD_Char((uint8_t)*str++);
     226:	11 96       	adiw	r26, 0x01	; 1
     228:	81 e0       	ldi	r24, 0x01	; 1
     22a:	06 c0       	rjmp	.+12     	; 0x238 <GY25_Init+0x10a>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     22c:	e6 e6       	ldi	r30, 0x66	; 102
     22e:	fe e0       	ldi	r31, 0x0E	; 14
     230:	31 97       	sbiw	r30, 0x01	; 1
     232:	f1 f7       	brne	.-4      	; 0x230 <GY25_Init+0x102>
     234:	00 00       	nop
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     236:	82 2f       	mov	r24, r18
     238:	2f ef       	ldi	r18, 0xFF	; 255
     23a:	28 0f       	add	r18, r24
     23c:	81 11       	cpse	r24, r1
     23e:	f6 cf       	rjmp	.-20     	; 0x22c <GY25_Init+0xfe>
static inline void LCD_Cursor_Home(void);
static inline void LCD_print(uint8_t flg, const uint8_t *str);

static inline void LCD_Data(uint8_t ch)
{
    LCD_CTRL |= (1 << LCD_RS);    // RS=1 -> data
     240:	e5 e6       	ldi	r30, 0x65	; 101
     242:	f0 e0       	ldi	r31, 0x00	; 0
     244:	80 81       	ld	r24, Z
     246:	84 60       	ori	r24, 0x04	; 4
     248:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     24a:	80 81       	ld	r24, Z
     24c:	8d 7f       	andi	r24, 0xFD	; 253
     24e:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
     250:	80 81       	ld	r24, Z
     252:	81 60       	ori	r24, 0x01	; 1
     254:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     256:	26 ef       	ldi	r18, 0xF6	; 246
     258:	2a 95       	dec	r18
     25a:	f1 f7       	brne	.-4      	; 0x258 <GY25_Init+0x12a>
    _delay_us(50);
    LCD_WDATA = ch;               // put data
     25c:	9b bb       	out	0x1b, r25	; 27
     25e:	86 ef       	ldi	r24, 0xF6	; 246
     260:	8a 95       	dec	r24
     262:	f1 f7       	brne	.-4      	; 0x260 <GY25_Init+0x132>
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     264:	80 81       	ld	r24, Z
     266:	8e 7f       	andi	r24, 0xFE	; 254
     268:	80 83       	st	Z, r24
    LCD_Data(ch);
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
     26a:	9c 91       	ld	r25, X
     26c:	91 11       	cpse	r25, r1
     26e:	db cf       	rjmp	.-74     	; 0x226 <GY25_Init+0xf8>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     270:	9f ef       	ldi	r25, 0xFF	; 255
     272:	ef ef       	ldi	r30, 0xFF	; 255
     274:	f3 eb       	ldi	r31, 0xB3	; 179
     276:	91 50       	subi	r25, 0x01	; 1
     278:	e0 40       	sbci	r30, 0x00	; 0
     27a:	f0 40       	sbci	r31, 0x00	; 0
     27c:	e1 f7       	brne	.-8      	; 0x276 <GY25_Init+0x148>
     27e:	00 c0       	rjmp	.+0      	; 0x280 <GY25_Init+0x152>
     280:	00 00       	nop
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     282:	e5 e6       	ldi	r30, 0x65	; 101
     284:	f0 e0       	ldi	r31, 0x00	; 0
     286:	80 81       	ld	r24, Z
     288:	8b 7f       	andi	r24, 0xFB	; 251
     28a:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     28c:	80 81       	ld	r24, Z
     28e:	8d 7f       	andi	r24, 0xFD	; 253
     290:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
     292:	80 81       	ld	r24, Z
     294:	81 60       	ori	r24, 0x01	; 1
     296:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     298:	26 ef       	ldi	r18, 0xF6	; 246
     29a:	2a 95       	dec	r18
     29c:	f1 f7       	brne	.-4      	; 0x29a <GY25_Init+0x16c>
    _delay_us(50);
    LCD_WINST = command;          // put command
     29e:	81 e0       	ldi	r24, 0x01	; 1
     2a0:	8b bb       	out	0x1b, r24	; 27
     2a2:	86 ef       	ldi	r24, 0xF6	; 246
     2a4:	8a 95       	dec	r24
     2a6:	f1 f7       	brne	.-4      	; 0x2a4 <GY25_Init+0x176>
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     2a8:	80 81       	ld	r24, Z
     2aa:	8e 7f       	andi	r24, 0xFE	; 254
     2ac:	80 83       	st	Z, r24
     2ae:	82 e0       	ldi	r24, 0x02	; 2
     2b0:	06 c0       	rjmp	.+12     	; 0x2be <GY25_Init+0x190>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     2b2:	e6 e6       	ldi	r30, 0x66	; 102
     2b4:	fe e0       	ldi	r31, 0x0E	; 14
     2b6:	31 97       	sbiw	r30, 0x01	; 1
     2b8:	f1 f7       	brne	.-4      	; 0x2b6 <GY25_Init+0x188>
     2ba:	00 00       	nop
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     2bc:	89 2f       	mov	r24, r25
     2be:	9f ef       	ldi	r25, 0xFF	; 255
     2c0:	98 0f       	add	r25, r24
     2c2:	81 11       	cpse	r24, r1
     2c4:	f6 cf       	rjmp	.-20     	; 0x2b2 <GY25_Init+0x184>
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     2c6:	e5 e6       	ldi	r30, 0x65	; 101
     2c8:	f0 e0       	ldi	r31, 0x00	; 0
     2ca:	80 81       	ld	r24, Z
     2cc:	8b 7f       	andi	r24, 0xFB	; 251
     2ce:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     2d0:	80 81       	ld	r24, Z
     2d2:	8d 7f       	andi	r24, 0xFD	; 253
     2d4:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
     2d6:	80 81       	ld	r24, Z
     2d8:	81 60       	ori	r24, 0x01	; 1
     2da:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     2dc:	26 ef       	ldi	r18, 0xF6	; 246
     2de:	2a 95       	dec	r18
     2e0:	f1 f7       	brne	.-4      	; 0x2de <GY25_Init+0x1b0>
    _delay_us(50);
    LCD_WINST = command;          // put command
     2e2:	80 e8       	ldi	r24, 0x80	; 128
     2e4:	8b bb       	out	0x1b, r24	; 27
     2e6:	86 ef       	ldi	r24, 0xF6	; 246
     2e8:	8a 95       	dec	r24
     2ea:	f1 f7       	brne	.-4      	; 0x2e8 <GY25_Init+0x1ba>
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     2ec:	80 81       	ld	r24, Z
     2ee:	8e 7f       	andi	r24, 0xFE	; 254
     2f0:	80 83       	st	Z, r24
     2f2:	a4 e2       	ldi	r26, 0x24	; 36
     2f4:	b1 e0       	ldi	r27, 0x01	; 1
     2f6:	22 c0       	rjmp	.+68     	; 0x33c <GY25_Init+0x20e>
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
        LCD_Char((uint8_t)*str++);
     2f8:	11 96       	adiw	r26, 0x01	; 1
     2fa:	81 e0       	ldi	r24, 0x01	; 1
     2fc:	06 c0       	rjmp	.+12     	; 0x30a <GY25_Init+0x1dc>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     2fe:	e6 e6       	ldi	r30, 0x66	; 102
     300:	fe e0       	ldi	r31, 0x0E	; 14
     302:	31 97       	sbiw	r30, 0x01	; 1
     304:	f1 f7       	brne	.-4      	; 0x302 <GY25_Init+0x1d4>
     306:	00 00       	nop
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     308:	82 2f       	mov	r24, r18
     30a:	2f ef       	ldi	r18, 0xFF	; 255
     30c:	28 0f       	add	r18, r24
     30e:	81 11       	cpse	r24, r1
     310:	f6 cf       	rjmp	.-20     	; 0x2fe <GY25_Init+0x1d0>
static inline void LCD_Cursor_Home(void);
static inline void LCD_print(uint8_t flg, const uint8_t *str);

static inline void LCD_Data(uint8_t ch)
{
    LCD_CTRL |= (1 << LCD_RS);    // RS=1 -> data
     312:	e5 e6       	ldi	r30, 0x65	; 101
     314:	f0 e0       	ldi	r31, 0x00	; 0
     316:	80 81       	ld	r24, Z
     318:	84 60       	ori	r24, 0x04	; 4
     31a:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     31c:	80 81       	ld	r24, Z
     31e:	8d 7f       	andi	r24, 0xFD	; 253
     320:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
     322:	80 81       	ld	r24, Z
     324:	81 60       	ori	r24, 0x01	; 1
     326:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     328:	26 ef       	ldi	r18, 0xF6	; 246
     32a:	2a 95       	dec	r18
     32c:	f1 f7       	brne	.-4      	; 0x32a <GY25_Init+0x1fc>
    _delay_us(50);
    LCD_WDATA = ch;               // put data
     32e:	9b bb       	out	0x1b, r25	; 27
     330:	86 ef       	ldi	r24, 0xF6	; 246
     332:	8a 95       	dec	r24
     334:	f1 f7       	brne	.-4      	; 0x332 <GY25_Init+0x204>
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     336:	80 81       	ld	r24, Z
     338:	8e 7f       	andi	r24, 0xFE	; 254
     33a:	80 83       	st	Z, r24
    LCD_Data(ch);
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
     33c:	9c 91       	ld	r25, X
     33e:	91 11       	cpse	r25, r1
     340:	db cf       	rjmp	.-74     	; 0x2f8 <GY25_Init+0x1ca>
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     342:	e5 e6       	ldi	r30, 0x65	; 101
     344:	f0 e0       	ldi	r31, 0x00	; 0
     346:	80 81       	ld	r24, Z
     348:	8b 7f       	andi	r24, 0xFB	; 251
     34a:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     34c:	80 81       	ld	r24, Z
     34e:	8d 7f       	andi	r24, 0xFD	; 253
     350:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
     352:	80 81       	ld	r24, Z
     354:	81 60       	ori	r24, 0x01	; 1
     356:	80 83       	st	Z, r24
     358:	96 ef       	ldi	r25, 0xF6	; 246
     35a:	9a 95       	dec	r25
     35c:	f1 f7       	brne	.-4      	; 0x35a <GY25_Init+0x22c>
    _delay_us(50);
    LCD_WINST = command;          // put command
     35e:	80 ec       	ldi	r24, 0xC0	; 192
     360:	8b bb       	out	0x1b, r24	; 27
     362:	26 ef       	ldi	r18, 0xF6	; 246
     364:	2a 95       	dec	r18
     366:	f1 f7       	brne	.-4      	; 0x364 <GY25_Init+0x236>
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     368:	80 81       	ld	r24, Z
     36a:	8e 7f       	andi	r24, 0xFE	; 254
     36c:	80 83       	st	Z, r24
     36e:	a2 e3       	ldi	r26, 0x32	; 50
     370:	b1 e0       	ldi	r27, 0x01	; 1
     372:	22 c0       	rjmp	.+68     	; 0x3b8 <GY25_Init+0x28a>
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
        LCD_Char((uint8_t)*str++);
     374:	11 96       	adiw	r26, 0x01	; 1
     376:	81 e0       	ldi	r24, 0x01	; 1
     378:	06 c0       	rjmp	.+12     	; 0x386 <GY25_Init+0x258>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     37a:	e6 e6       	ldi	r30, 0x66	; 102
     37c:	fe e0       	ldi	r31, 0x0E	; 14
     37e:	31 97       	sbiw	r30, 0x01	; 1
     380:	f1 f7       	brne	.-4      	; 0x37e <GY25_Init+0x250>
     382:	00 00       	nop
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     384:	82 2f       	mov	r24, r18
     386:	2f ef       	ldi	r18, 0xFF	; 255
     388:	28 0f       	add	r18, r24
     38a:	81 11       	cpse	r24, r1
     38c:	f6 cf       	rjmp	.-20     	; 0x37a <GY25_Init+0x24c>
static inline void LCD_Cursor_Home(void);
static inline void LCD_print(uint8_t flg, const uint8_t *str);

static inline void LCD_Data(uint8_t ch)
{
    LCD_CTRL |= (1 << LCD_RS);    // RS=1 -> data
     38e:	e5 e6       	ldi	r30, 0x65	; 101
     390:	f0 e0       	ldi	r31, 0x00	; 0
     392:	80 81       	ld	r24, Z
     394:	84 60       	ori	r24, 0x04	; 4
     396:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     398:	80 81       	ld	r24, Z
     39a:	8d 7f       	andi	r24, 0xFD	; 253
     39c:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
     39e:	80 81       	ld	r24, Z
     3a0:	81 60       	ori	r24, 0x01	; 1
     3a2:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     3a4:	26 ef       	ldi	r18, 0xF6	; 246
     3a6:	2a 95       	dec	r18
     3a8:	f1 f7       	brne	.-4      	; 0x3a6 <GY25_Init+0x278>
    _delay_us(50);
    LCD_WDATA = ch;               // put data
     3aa:	9b bb       	out	0x1b, r25	; 27
     3ac:	86 ef       	ldi	r24, 0xF6	; 246
     3ae:	8a 95       	dec	r24
     3b0:	f1 f7       	brne	.-4      	; 0x3ae <GY25_Init+0x280>
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     3b2:	80 81       	ld	r24, Z
     3b4:	8e 7f       	andi	r24, 0xFE	; 254
     3b6:	80 83       	st	Z, r24
    LCD_Data(ch);
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
     3b8:	9c 91       	ld	r25, X
     3ba:	91 11       	cpse	r25, r1
     3bc:	db cf       	rjmp	.-74     	; 0x374 <GY25_Init+0x246>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     3be:	9f ef       	ldi	r25, 0xFF	; 255
     3c0:	ef ef       	ldi	r30, 0xFF	; 255
     3c2:	f3 e2       	ldi	r31, 0x23	; 35
     3c4:	91 50       	subi	r25, 0x01	; 1
     3c6:	e0 40       	sbci	r30, 0x00	; 0
     3c8:	f0 40       	sbci	r31, 0x00	; 0
     3ca:	e1 f7       	brne	.-8      	; 0x3c4 <GY25_Init+0x296>
     3cc:	00 c0       	rjmp	.+0      	; 0x3ce <GY25_Init+0x2a0>
     3ce:	00 00       	nop
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     3d0:	e5 e6       	ldi	r30, 0x65	; 101
     3d2:	f0 e0       	ldi	r31, 0x00	; 0
     3d4:	80 81       	ld	r24, Z
     3d6:	8b 7f       	andi	r24, 0xFB	; 251
     3d8:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     3da:	80 81       	ld	r24, Z
     3dc:	8d 7f       	andi	r24, 0xFD	; 253
     3de:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
     3e0:	80 81       	ld	r24, Z
     3e2:	81 60       	ori	r24, 0x01	; 1
     3e4:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     3e6:	26 ef       	ldi	r18, 0xF6	; 246
     3e8:	2a 95       	dec	r18
     3ea:	f1 f7       	brne	.-4      	; 0x3e8 <GY25_Init+0x2ba>
    _delay_us(50);
    LCD_WINST = command;          // put command
     3ec:	80 ec       	ldi	r24, 0xC0	; 192
     3ee:	8b bb       	out	0x1b, r24	; 27
     3f0:	86 ef       	ldi	r24, 0xF6	; 246
     3f2:	8a 95       	dec	r24
     3f4:	f1 f7       	brne	.-4      	; 0x3f2 <GY25_Init+0x2c4>
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     3f6:	80 81       	ld	r24, Z
     3f8:	8e 7f       	andi	r24, 0xFE	; 254
     3fa:	80 83       	st	Z, r24
     3fc:	ab e3       	ldi	r26, 0x3B	; 59
     3fe:	b1 e0       	ldi	r27, 0x01	; 1
     400:	22 c0       	rjmp	.+68     	; 0x446 <__LOCK_REGION_LENGTH__+0x46>
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
        LCD_Char((uint8_t)*str++);
     402:	11 96       	adiw	r26, 0x01	; 1
     404:	81 e0       	ldi	r24, 0x01	; 1
     406:	06 c0       	rjmp	.+12     	; 0x414 <__LOCK_REGION_LENGTH__+0x14>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     408:	e6 e6       	ldi	r30, 0x66	; 102
     40a:	fe e0       	ldi	r31, 0x0E	; 14
     40c:	31 97       	sbiw	r30, 0x01	; 1
     40e:	f1 f7       	brne	.-4      	; 0x40c <__LOCK_REGION_LENGTH__+0xc>
     410:	00 00       	nop
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     412:	82 2f       	mov	r24, r18
     414:	2f ef       	ldi	r18, 0xFF	; 255
     416:	28 0f       	add	r18, r24
     418:	81 11       	cpse	r24, r1
     41a:	f6 cf       	rjmp	.-20     	; 0x408 <__LOCK_REGION_LENGTH__+0x8>
static inline void LCD_Cursor_Home(void);
static inline void LCD_print(uint8_t flg, const uint8_t *str);

static inline void LCD_Data(uint8_t ch)
{
    LCD_CTRL |= (1 << LCD_RS);    // RS=1 -> data
     41c:	e5 e6       	ldi	r30, 0x65	; 101
     41e:	f0 e0       	ldi	r31, 0x00	; 0
     420:	80 81       	ld	r24, Z
     422:	84 60       	ori	r24, 0x04	; 4
     424:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     426:	80 81       	ld	r24, Z
     428:	8d 7f       	andi	r24, 0xFD	; 253
     42a:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
     42c:	80 81       	ld	r24, Z
     42e:	81 60       	ori	r24, 0x01	; 1
     430:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     432:	26 ef       	ldi	r18, 0xF6	; 246
     434:	2a 95       	dec	r18
     436:	f1 f7       	brne	.-4      	; 0x434 <__LOCK_REGION_LENGTH__+0x34>
    _delay_us(50);
    LCD_WDATA = ch;               // put data
     438:	9b bb       	out	0x1b, r25	; 27
     43a:	86 ef       	ldi	r24, 0xF6	; 246
     43c:	8a 95       	dec	r24
     43e:	f1 f7       	brne	.-4      	; 0x43c <__LOCK_REGION_LENGTH__+0x3c>
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     440:	80 81       	ld	r24, Z
     442:	8e 7f       	andi	r24, 0xFE	; 254
     444:	80 83       	st	Z, r24
    LCD_Data(ch);
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
     446:	9c 91       	ld	r25, X
     448:	91 11       	cpse	r25, r1
     44a:	db cf       	rjmp	.-74     	; 0x402 <__LOCK_REGION_LENGTH__+0x2>
	LCD_print(0x80, MSG_PITCH_CORR);
	LCD_print(0x10, MSG_WAIT);
	_delay_ms(800);
	
	LCD_print(0x10, MSG_CALIBRATING);
	UART0_putch(COMMAND_START); // GY-25로 메세지 전송 시작
     44c:	85 ea       	ldi	r24, 0xA5	; 165
     44e:	41 d4       	rcall	.+2178   	; 0xcd2 <UART0_putch>
	UART0_putch(CORRECTION_MODE_PITCH); // pitch 보정
     450:	84 e5       	ldi	r24, 0x54	; 84
     452:	3f d4       	rcall	.+2174   	; 0xcd2 <UART0_putch>
     454:	9f ef       	ldi	r25, 0xFF	; 255
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     456:	ef ef       	ldi	r30, 0xFF	; 255
     458:	f3 eb       	ldi	r31, 0xB3	; 179
     45a:	91 50       	subi	r25, 0x01	; 1
     45c:	e0 40       	sbci	r30, 0x00	; 0
     45e:	f0 40       	sbci	r31, 0x00	; 0
     460:	e1 f7       	brne	.-8      	; 0x45a <__LOCK_REGION_LENGTH__+0x5a>
     462:	00 c0       	rjmp	.+0      	; 0x464 <__LOCK_REGION_LENGTH__+0x64>
     464:	00 00       	nop
     466:	e5 e6       	ldi	r30, 0x65	; 101
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     468:	f0 e0       	ldi	r31, 0x00	; 0
     46a:	80 81       	ld	r24, Z
     46c:	8b 7f       	andi	r24, 0xFB	; 251
     46e:	80 83       	st	Z, r24
     470:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     472:	8d 7f       	andi	r24, 0xFD	; 253
     474:	80 83       	st	Z, r24
     476:	80 81       	ld	r24, Z
    LCD_CTRL |= (1 << LCD_EN);    // E high
     478:	81 60       	ori	r24, 0x01	; 1
     47a:	80 83       	st	Z, r24
     47c:	26 ef       	ldi	r18, 0xF6	; 246
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     47e:	2a 95       	dec	r18
     480:	f1 f7       	brne	.-4      	; 0x47e <__LOCK_REGION_LENGTH__+0x7e>
     482:	81 e0       	ldi	r24, 0x01	; 1
    _delay_us(50);
    LCD_WINST = command;          // put command
     484:	8b bb       	out	0x1b, r24	; 27
     486:	86 ef       	ldi	r24, 0xF6	; 246
     488:	8a 95       	dec	r24
     48a:	f1 f7       	brne	.-4      	; 0x488 <__LOCK_REGION_LENGTH__+0x88>
     48c:	80 81       	ld	r24, Z
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     48e:	8e 7f       	andi	r24, 0xFE	; 254
     490:	80 83       	st	Z, r24
     492:	82 e0       	ldi	r24, 0x02	; 2
     494:	06 c0       	rjmp	.+12     	; 0x4a2 <__LOCK_REGION_LENGTH__+0xa2>
     496:	e6 e6       	ldi	r30, 0x66	; 102
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     498:	fe e0       	ldi	r31, 0x0E	; 14
     49a:	31 97       	sbiw	r30, 0x01	; 1
     49c:	f1 f7       	brne	.-4      	; 0x49a <__LOCK_REGION_LENGTH__+0x9a>
     49e:	00 00       	nop
     4a0:	89 2f       	mov	r24, r25
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     4a2:	9f ef       	ldi	r25, 0xFF	; 255
     4a4:	98 0f       	add	r25, r24
     4a6:	81 11       	cpse	r24, r1
     4a8:	f6 cf       	rjmp	.-20     	; 0x496 <__LOCK_REGION_LENGTH__+0x96>
     4aa:	e5 e6       	ldi	r30, 0x65	; 101
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     4ac:	f0 e0       	ldi	r31, 0x00	; 0
     4ae:	80 81       	ld	r24, Z
     4b0:	8b 7f       	andi	r24, 0xFB	; 251
     4b2:	80 83       	st	Z, r24
     4b4:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     4b6:	8d 7f       	andi	r24, 0xFD	; 253
     4b8:	80 83       	st	Z, r24
     4ba:	80 81       	ld	r24, Z
    LCD_CTRL |= (1 << LCD_EN);    // E high
     4bc:	81 60       	ori	r24, 0x01	; 1
     4be:	80 83       	st	Z, r24
     4c0:	26 ef       	ldi	r18, 0xF6	; 246
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     4c2:	2a 95       	dec	r18
     4c4:	f1 f7       	brne	.-4      	; 0x4c2 <__LOCK_REGION_LENGTH__+0xc2>
     4c6:	80 e8       	ldi	r24, 0x80	; 128
    _delay_us(50);
    LCD_WINST = command;          // put command
     4c8:	8b bb       	out	0x1b, r24	; 27
     4ca:	86 ef       	ldi	r24, 0xF6	; 246
     4cc:	8a 95       	dec	r24
     4ce:	f1 f7       	brne	.-4      	; 0x4cc <__LOCK_REGION_LENGTH__+0xcc>
     4d0:	80 81       	ld	r24, Z
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     4d2:	8e 7f       	andi	r24, 0xFE	; 254
     4d4:	80 83       	st	Z, r24
     4d6:	ac e4       	ldi	r26, 0x4C	; 76
     4d8:	b1 e0       	ldi	r27, 0x01	; 1
     4da:	22 c0       	rjmp	.+68     	; 0x520 <__LOCK_REGION_LENGTH__+0x120>
     4dc:	11 96       	adiw	r26, 0x01	; 1
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
        LCD_Char((uint8_t)*str++);
     4de:	81 e0       	ldi	r24, 0x01	; 1
     4e0:	06 c0       	rjmp	.+12     	; 0x4ee <__LOCK_REGION_LENGTH__+0xee>
     4e2:	e6 e6       	ldi	r30, 0x66	; 102
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     4e4:	fe e0       	ldi	r31, 0x0E	; 14
     4e6:	31 97       	sbiw	r30, 0x01	; 1
     4e8:	f1 f7       	brne	.-4      	; 0x4e6 <__LOCK_REGION_LENGTH__+0xe6>
     4ea:	00 00       	nop
     4ec:	82 2f       	mov	r24, r18
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     4ee:	2f ef       	ldi	r18, 0xFF	; 255
     4f0:	28 0f       	add	r18, r24
     4f2:	81 11       	cpse	r24, r1
     4f4:	f6 cf       	rjmp	.-20     	; 0x4e2 <__LOCK_REGION_LENGTH__+0xe2>
     4f6:	e5 e6       	ldi	r30, 0x65	; 101
static inline void LCD_Cursor_Home(void);
static inline void LCD_print(uint8_t flg, const uint8_t *str);

static inline void LCD_Data(uint8_t ch)
{
    LCD_CTRL |= (1 << LCD_RS);    // RS=1 -> data
     4f8:	f0 e0       	ldi	r31, 0x00	; 0
     4fa:	80 81       	ld	r24, Z
     4fc:	84 60       	ori	r24, 0x04	; 4
     4fe:	80 83       	st	Z, r24
     500:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     502:	8d 7f       	andi	r24, 0xFD	; 253
     504:	80 83       	st	Z, r24
     506:	80 81       	ld	r24, Z
    LCD_CTRL |= (1 << LCD_EN);    // E high
     508:	81 60       	ori	r24, 0x01	; 1
     50a:	80 83       	st	Z, r24
     50c:	26 ef       	ldi	r18, 0xF6	; 246
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     50e:	2a 95       	dec	r18
     510:	f1 f7       	brne	.-4      	; 0x50e <__LOCK_REGION_LENGTH__+0x10e>
     512:	9b bb       	out	0x1b, r25	; 27
    _delay_us(50);
    LCD_WDATA = ch;               // put data
     514:	86 ef       	ldi	r24, 0xF6	; 246
     516:	8a 95       	dec	r24
     518:	f1 f7       	brne	.-4      	; 0x516 <__LOCK_REGION_LENGTH__+0x116>
     51a:	80 81       	ld	r24, Z
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     51c:	8e 7f       	andi	r24, 0xFE	; 254
     51e:	80 83       	st	Z, r24
     520:	9c 91       	ld	r25, X
    LCD_Data(ch);
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
     522:	91 11       	cpse	r25, r1
     524:	db cf       	rjmp	.-74     	; 0x4dc <__LOCK_REGION_LENGTH__+0xdc>
     526:	e5 e6       	ldi	r30, 0x65	; 101
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     528:	f0 e0       	ldi	r31, 0x00	; 0
     52a:	80 81       	ld	r24, Z
     52c:	8b 7f       	andi	r24, 0xFB	; 251
     52e:	80 83       	st	Z, r24
     530:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     532:	8d 7f       	andi	r24, 0xFD	; 253
     534:	80 83       	st	Z, r24
     536:	80 81       	ld	r24, Z
    LCD_CTRL |= (1 << LCD_EN);    // E high
     538:	81 60       	ori	r24, 0x01	; 1
     53a:	80 83       	st	Z, r24
     53c:	96 ef       	ldi	r25, 0xF6	; 246
     53e:	9a 95       	dec	r25
     540:	f1 f7       	brne	.-4      	; 0x53e <__LOCK_REGION_LENGTH__+0x13e>
     542:	80 ec       	ldi	r24, 0xC0	; 192
    _delay_us(50);
    LCD_WINST = command;          // put command
     544:	8b bb       	out	0x1b, r24	; 27
     546:	26 ef       	ldi	r18, 0xF6	; 246
     548:	2a 95       	dec	r18
     54a:	f1 f7       	brne	.-4      	; 0x548 <__LOCK_REGION_LENGTH__+0x148>
     54c:	80 81       	ld	r24, Z
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     54e:	8e 7f       	andi	r24, 0xFE	; 254
     550:	80 83       	st	Z, r24
     552:	a2 e3       	ldi	r26, 0x32	; 50
     554:	b1 e0       	ldi	r27, 0x01	; 1
     556:	22 c0       	rjmp	.+68     	; 0x59c <__LOCK_REGION_LENGTH__+0x19c>
     558:	11 96       	adiw	r26, 0x01	; 1
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
        LCD_Char((uint8_t)*str++);
     55a:	81 e0       	ldi	r24, 0x01	; 1
     55c:	06 c0       	rjmp	.+12     	; 0x56a <__LOCK_REGION_LENGTH__+0x16a>
     55e:	e6 e6       	ldi	r30, 0x66	; 102
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     560:	fe e0       	ldi	r31, 0x0E	; 14
     562:	31 97       	sbiw	r30, 0x01	; 1
     564:	f1 f7       	brne	.-4      	; 0x562 <__LOCK_REGION_LENGTH__+0x162>
     566:	00 00       	nop
     568:	82 2f       	mov	r24, r18
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     56a:	2f ef       	ldi	r18, 0xFF	; 255
     56c:	28 0f       	add	r18, r24
     56e:	81 11       	cpse	r24, r1
     570:	f6 cf       	rjmp	.-20     	; 0x55e <__LOCK_REGION_LENGTH__+0x15e>
     572:	e5 e6       	ldi	r30, 0x65	; 101
static inline void LCD_Cursor_Home(void);
static inline void LCD_print(uint8_t flg, const uint8_t *str);

static inline void LCD_Data(uint8_t ch)
{
    LCD_CTRL |= (1 << LCD_RS);    // RS=1 -> data
     574:	f0 e0       	ldi	r31, 0x00	; 0
     576:	80 81       	ld	r24, Z
     578:	84 60       	ori	r24, 0x04	; 4
     57a:	80 83       	st	Z, r24
     57c:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     57e:	8d 7f       	andi	r24, 0xFD	; 253
     580:	80 83       	st	Z, r24
     582:	80 81       	ld	r24, Z
    LCD_CTRL |= (1 << LCD_EN);    // E high
     584:	81 60       	ori	r24, 0x01	; 1
     586:	80 83       	st	Z, r24
     588:	26 ef       	ldi	r18, 0xF6	; 246
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     58a:	2a 95       	dec	r18
     58c:	f1 f7       	brne	.-4      	; 0x58a <__LOCK_REGION_LENGTH__+0x18a>
     58e:	9b bb       	out	0x1b, r25	; 27
    _delay_us(50);
    LCD_WDATA = ch;               // put data
     590:	86 ef       	ldi	r24, 0xF6	; 246
     592:	8a 95       	dec	r24
     594:	f1 f7       	brne	.-4      	; 0x592 <__LOCK_REGION_LENGTH__+0x192>
     596:	80 81       	ld	r24, Z
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     598:	8e 7f       	andi	r24, 0xFE	; 254
     59a:	80 83       	st	Z, r24
     59c:	9c 91       	ld	r25, X
    LCD_Data(ch);
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
     59e:	91 11       	cpse	r25, r1
     5a0:	db cf       	rjmp	.-74     	; 0x558 <__LOCK_REGION_LENGTH__+0x158>
     5a2:	9f ef       	ldi	r25, 0xFF	; 255
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     5a4:	ef ef       	ldi	r30, 0xFF	; 255
     5a6:	f3 e2       	ldi	r31, 0x23	; 35
     5a8:	91 50       	subi	r25, 0x01	; 1
     5aa:	e0 40       	sbci	r30, 0x00	; 0
     5ac:	f0 40       	sbci	r31, 0x00	; 0
     5ae:	e1 f7       	brne	.-8      	; 0x5a8 <__LOCK_REGION_LENGTH__+0x1a8>
     5b0:	00 c0       	rjmp	.+0      	; 0x5b2 <__LOCK_REGION_LENGTH__+0x1b2>
     5b2:	00 00       	nop
     5b4:	e5 e6       	ldi	r30, 0x65	; 101
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     5b6:	f0 e0       	ldi	r31, 0x00	; 0
     5b8:	80 81       	ld	r24, Z
     5ba:	8b 7f       	andi	r24, 0xFB	; 251
     5bc:	80 83       	st	Z, r24
     5be:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     5c0:	8d 7f       	andi	r24, 0xFD	; 253
     5c2:	80 83       	st	Z, r24
     5c4:	80 81       	ld	r24, Z
    LCD_CTRL |= (1 << LCD_EN);    // E high
     5c6:	81 60       	ori	r24, 0x01	; 1
     5c8:	80 83       	st	Z, r24
     5ca:	26 ef       	ldi	r18, 0xF6	; 246
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     5cc:	2a 95       	dec	r18
     5ce:	f1 f7       	brne	.-4      	; 0x5cc <__LOCK_REGION_LENGTH__+0x1cc>
     5d0:	80 ec       	ldi	r24, 0xC0	; 192
    _delay_us(50);
    LCD_WINST = command;          // put command
     5d2:	8b bb       	out	0x1b, r24	; 27
     5d4:	86 ef       	ldi	r24, 0xF6	; 246
     5d6:	8a 95       	dec	r24
     5d8:	f1 f7       	brne	.-4      	; 0x5d6 <__LOCK_REGION_LENGTH__+0x1d6>
     5da:	80 81       	ld	r24, Z
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     5dc:	8e 7f       	andi	r24, 0xFE	; 254
     5de:	80 83       	st	Z, r24
     5e0:	ab e3       	ldi	r26, 0x3B	; 59
     5e2:	b1 e0       	ldi	r27, 0x01	; 1
     5e4:	22 c0       	rjmp	.+68     	; 0x62a <__LOCK_REGION_LENGTH__+0x22a>
     5e6:	11 96       	adiw	r26, 0x01	; 1
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
        LCD_Char((uint8_t)*str++);
     5e8:	81 e0       	ldi	r24, 0x01	; 1
     5ea:	06 c0       	rjmp	.+12     	; 0x5f8 <__LOCK_REGION_LENGTH__+0x1f8>
     5ec:	e6 e6       	ldi	r30, 0x66	; 102
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     5ee:	fe e0       	ldi	r31, 0x0E	; 14
     5f0:	31 97       	sbiw	r30, 0x01	; 1
     5f2:	f1 f7       	brne	.-4      	; 0x5f0 <__LOCK_REGION_LENGTH__+0x1f0>
     5f4:	00 00       	nop
     5f6:	82 2f       	mov	r24, r18
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     5f8:	2f ef       	ldi	r18, 0xFF	; 255
     5fa:	28 0f       	add	r18, r24
     5fc:	81 11       	cpse	r24, r1
     5fe:	f6 cf       	rjmp	.-20     	; 0x5ec <__LOCK_REGION_LENGTH__+0x1ec>
     600:	e5 e6       	ldi	r30, 0x65	; 101
static inline void LCD_Cursor_Home(void);
static inline void LCD_print(uint8_t flg, const uint8_t *str);

static inline void LCD_Data(uint8_t ch)
{
    LCD_CTRL |= (1 << LCD_RS);    // RS=1 -> data
     602:	f0 e0       	ldi	r31, 0x00	; 0
     604:	80 81       	ld	r24, Z
     606:	84 60       	ori	r24, 0x04	; 4
     608:	80 83       	st	Z, r24
     60a:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     60c:	8d 7f       	andi	r24, 0xFD	; 253
     60e:	80 83       	st	Z, r24
     610:	80 81       	ld	r24, Z
    LCD_CTRL |= (1 << LCD_EN);    // E high
     612:	81 60       	ori	r24, 0x01	; 1
     614:	80 83       	st	Z, r24
     616:	26 ef       	ldi	r18, 0xF6	; 246
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     618:	2a 95       	dec	r18
     61a:	f1 f7       	brne	.-4      	; 0x618 <__LOCK_REGION_LENGTH__+0x218>
     61c:	9b bb       	out	0x1b, r25	; 27
    _delay_us(50);
    LCD_WDATA = ch;               // put data
     61e:	86 ef       	ldi	r24, 0xF6	; 246
     620:	8a 95       	dec	r24
     622:	f1 f7       	brne	.-4      	; 0x620 <__LOCK_REGION_LENGTH__+0x220>
     624:	80 81       	ld	r24, Z
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     626:	8e 7f       	andi	r24, 0xFE	; 254
     628:	80 83       	st	Z, r24
     62a:	9c 91       	ld	r25, X
    LCD_Data(ch);
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
     62c:	91 11       	cpse	r25, r1
     62e:	db cf       	rjmp	.-74     	; 0x5e6 <__LOCK_REGION_LENGTH__+0x1e6>
	LCD_print(0x80,MSG_YAW_CORR);
	LCD_print(0x10, MSG_WAIT);
	_delay_ms(800);
	
	LCD_print(0x10, MSG_CALIBRATING);
	UART0_putch(COMMAND_START);	// GY-25로 메세지 전송 시작
     630:	85 ea       	ldi	r24, 0xA5	; 165
     632:	4f d3       	rcall	.+1694   	; 0xcd2 <UART0_putch>
	UART0_putch(CORRECTION_MODE_YAW);	// yaw(hedding) 보정
     634:	85 e5       	ldi	r24, 0x55	; 85
     636:	4d d3       	rcall	.+1690   	; 0xcd2 <UART0_putch>
     638:	9f ef       	ldi	r25, 0xFF	; 255
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     63a:	ef ef       	ldi	r30, 0xFF	; 255
     63c:	f3 eb       	ldi	r31, 0xB3	; 179
     63e:	91 50       	subi	r25, 0x01	; 1
     640:	e0 40       	sbci	r30, 0x00	; 0
     642:	f0 40       	sbci	r31, 0x00	; 0
     644:	e1 f7       	brne	.-8      	; 0x63e <__LOCK_REGION_LENGTH__+0x23e>
     646:	00 c0       	rjmp	.+0      	; 0x648 <__LOCK_REGION_LENGTH__+0x248>
     648:	00 00       	nop
     64a:	08 95       	ret

0000064c <read_GY25>:
     64c:	cf 93       	push	r28
	cur_ang->pitch = new_ang->pitch;
	cur_ang->yaw   = new_ang->yaw;
	cur_ang->roll  = new_ang->roll;
}
gy25_t read_GY25(void)
{
     64e:	df 93       	push	r29
     650:	cd b7       	in	r28, 0x3d	; 61
     652:	de b7       	in	r29, 0x3e	; 62
     654:	64 97       	sbiw	r28, 0x14	; 20
     656:	0f b6       	in	r0, 0x3f	; 63
     658:	f8 94       	cli
     65a:	de bf       	out	0x3e, r29	; 62
     65c:	0f be       	out	0x3f, r0	; 63
     65e:	cd bf       	out	0x3d, r28	; 61
	gy25_t data;
	uint8_t buf[8];

	UART0_putch(COMMAND_START);
     660:	85 ea       	ldi	r24, 0xA5	; 165
     662:	37 d3       	rcall	.+1646   	; 0xcd2 <UART0_putch>
	UART0_putch(QUERY_MODE);
     664:	81 e5       	ldi	r24, 0x51	; 81
     666:	35 d3       	rcall	.+1642   	; 0xcd2 <UART0_putch>
     668:	26 e6       	ldi	r18, 0x66	; 102
     66a:	86 ee       	ldi	r24, 0xE6	; 230
     66c:	90 e0       	ldi	r25, 0x00	; 0
     66e:	21 50       	subi	r18, 0x01	; 1
     670:	80 40       	sbci	r24, 0x00	; 0
     672:	90 40       	sbci	r25, 0x00	; 0
     674:	e1 f7       	brne	.-8      	; 0x66e <read_GY25+0x22>
	_delay_ms(20);
	for(int8_t i = 0;i<8;i++)
     676:	20 e0       	ldi	r18, 0x00	; 0
     678:	10 c0       	rjmp	.+32     	; 0x69a <read_GY25+0x4e>
	{
		buf[i] = gy25_buffer[i];
     67a:	82 2f       	mov	r24, r18
     67c:	02 2e       	mov	r0, r18
     67e:	00 0c       	add	r0, r0
     680:	99 0b       	sbc	r25, r25
     682:	fc 01       	movw	r30, r24
     684:	e1 58       	subi	r30, 0x81	; 129
     686:	fe 4f       	sbci	r31, 0xFE	; 254
     688:	30 81       	ld	r19, Z
     68a:	ed e0       	ldi	r30, 0x0D	; 13
     68c:	f0 e0       	ldi	r31, 0x00	; 0
     68e:	ec 0f       	add	r30, r28
     690:	fd 1f       	adc	r31, r29
     692:	e8 0f       	add	r30, r24
     694:	f9 1f       	adc	r31, r25
     696:	30 83       	st	Z, r19
	uint8_t buf[8];

	UART0_putch(COMMAND_START);
	UART0_putch(QUERY_MODE);
	_delay_ms(20);
	for(int8_t i = 0;i<8;i++)
     698:	2f 5f       	subi	r18, 0xFF	; 255
     69a:	28 30       	cpi	r18, 0x08	; 8
     69c:	74 f3       	brlt	.-36     	; 0x67a <read_GY25+0x2e>
	{
		buf[i] = gy25_buffer[i];
	}
	if(buf[FRAME_S] == FRAME_START && buf[FRAME_E] == FRAME_END) // 데이터 정상 수신 완료
     69e:	8d 85       	ldd	r24, Y+13	; 0x0d
     6a0:	8a 3a       	cpi	r24, 0xAA	; 170
     6a2:	21 f5       	brne	.+72     	; 0x6ec <read_GY25+0xa0>
     6a4:	8c 89       	ldd	r24, Y+20	; 0x14
     6a6:	85 35       	cpi	r24, 0x55	; 85
     6a8:	09 f5       	brne	.+66     	; 0x6ec <read_GY25+0xa0>
	{
		data.yaw = ((buf[YAW_H] << 8) | buf[YAW_L]) / 100;
     6aa:	8e 85       	ldd	r24, Y+14	; 0x0e
     6ac:	90 e0       	ldi	r25, 0x00	; 0
     6ae:	98 2f       	mov	r25, r24
     6b0:	88 27       	eor	r24, r24
     6b2:	2f 85       	ldd	r18, Y+15	; 0x0f
     6b4:	82 2b       	or	r24, r18
     6b6:	24 e6       	ldi	r18, 0x64	; 100
     6b8:	30 e0       	ldi	r19, 0x00	; 0
     6ba:	b9 01       	movw	r22, r18
     6bc:	4b d5       	rcall	.+2710   	; 0x1154 <__divmodhi4>
     6be:	7c 87       	std	Y+12, r23	; 0x0c
     6c0:	6b 87       	std	Y+11, r22	; 0x0b
		data.pitch = ((buf[PITCH_H] << 8) | buf[PITCH_L]) / 100;
     6c2:	88 89       	ldd	r24, Y+16	; 0x10
     6c4:	90 e0       	ldi	r25, 0x00	; 0
     6c6:	98 2f       	mov	r25, r24
     6c8:	88 27       	eor	r24, r24
     6ca:	49 89       	ldd	r20, Y+17	; 0x11
     6cc:	84 2b       	or	r24, r20
     6ce:	b9 01       	movw	r22, r18
     6d0:	41 d5       	rcall	.+2690   	; 0x1154 <__divmodhi4>
     6d2:	7a 87       	std	Y+10, r23	; 0x0a
     6d4:	69 87       	std	Y+9, r22	; 0x09
		data.roll = ((buf[ROLL_H] << 8) | buf[ROLL_L]) / 100;	
     6d6:	8a 89       	ldd	r24, Y+18	; 0x12
     6d8:	90 e0       	ldi	r25, 0x00	; 0
     6da:	98 2f       	mov	r25, r24
     6dc:	88 27       	eor	r24, r24
     6de:	4b 89       	ldd	r20, Y+19	; 0x13
     6e0:	84 2b       	or	r24, r20
     6e2:	b9 01       	movw	r22, r18
     6e4:	37 d5       	rcall	.+2670   	; 0x1154 <__divmodhi4>
     6e6:	78 87       	std	Y+8, r23	; 0x08
     6e8:	6f 83       	std	Y+7, r22	; 0x07
     6ea:	08 c0       	rjmp	.+16     	; 0x6fc <read_GY25+0xb0>
	}
	else
	{
		data.pitch = ERROR_VAL;
     6ec:	81 e2       	ldi	r24, 0x21	; 33
     6ee:	93 e0       	ldi	r25, 0x03	; 3
     6f0:	9a 87       	std	Y+10, r25	; 0x0a
     6f2:	89 87       	std	Y+9, r24	; 0x09
		data.roll = ERROR_VAL;
     6f4:	98 87       	std	Y+8, r25	; 0x08
     6f6:	8f 83       	std	Y+7, r24	; 0x07
		data.yaw = ERROR_VAL;
     6f8:	9c 87       	std	Y+12, r25	; 0x0c
     6fa:	8b 87       	std	Y+11, r24	; 0x0b
     6fc:	2c ec       	ldi	r18, 0xCC	; 204
     6fe:	8c ec       	ldi	r24, 0xCC	; 204
     700:	91 e0       	ldi	r25, 0x01	; 1
     702:	21 50       	subi	r18, 0x01	; 1
     704:	80 40       	sbci	r24, 0x00	; 0
     706:	90 40       	sbci	r25, 0x00	; 0
     708:	e1 f7       	brne	.-8      	; 0x702 <read_GY25+0xb6>
     70a:	00 c0       	rjmp	.+0      	; 0x70c <read_GY25+0xc0>
	}
	_delay_ms(40);
	return data;
     70c:	86 e0       	ldi	r24, 0x06	; 6
     70e:	fe 01       	movw	r30, r28
     710:	37 96       	adiw	r30, 0x07	; 7
     712:	de 01       	movw	r26, r28
     714:	11 96       	adiw	r26, 0x01	; 1
     716:	01 90       	ld	r0, Z+
     718:	0d 92       	st	X+, r0
     71a:	8a 95       	dec	r24
     71c:	e1 f7       	brne	.-8      	; 0x716 <read_GY25+0xca>
     71e:	29 81       	ldd	r18, Y+1	; 0x01
     720:	3a 81       	ldd	r19, Y+2	; 0x02
     722:	4b 81       	ldd	r20, Y+3	; 0x03
     724:	5c 81       	ldd	r21, Y+4	; 0x04
     726:	6d 81       	ldd	r22, Y+5	; 0x05
     728:	7e 81       	ldd	r23, Y+6	; 0x06
}
     72a:	80 e0       	ldi	r24, 0x00	; 0
     72c:	90 e0       	ldi	r25, 0x00	; 0
     72e:	64 96       	adiw	r28, 0x14	; 20
     730:	0f b6       	in	r0, 0x3f	; 63
     732:	f8 94       	cli
     734:	de bf       	out	0x3e, r29	; 62
     736:	0f be       	out	0x3f, r0	; 63
     738:	cd bf       	out	0x3d, r28	; 61
     73a:	df 91       	pop	r29
     73c:	cf 91       	pop	r28
     73e:	08 95       	ret

00000740 <LCD_Clear>:
// 90 deg OCR1 = 2765
// 135 deg OCR1 = 3686
// 180 deg OCR1 = 4608 약간 더 도는 감이 없지 않아 있음 Calibration 필요
static inline void delay_ms(uint16_t ms)
{
	while(ms--)
     740:	e5 e6       	ldi	r30, 0x65	; 101
     742:	f0 e0       	ldi	r31, 0x00	; 0
     744:	80 81       	ld	r24, Z
     746:	8b 7f       	andi	r24, 0xFB	; 251
     748:	80 83       	st	Z, r24
     74a:	80 81       	ld	r24, Z
     74c:	8d 7f       	andi	r24, 0xFD	; 253
     74e:	80 83       	st	Z, r24
     750:	80 81       	ld	r24, Z
     752:	81 60       	ori	r24, 0x01	; 1
     754:	80 83       	st	Z, r24
     756:	86 ef       	ldi	r24, 0xF6	; 246
     758:	8a 95       	dec	r24
     75a:	f1 f7       	brne	.-4      	; 0x758 <LCD_Clear+0x18>
     75c:	81 e0       	ldi	r24, 0x01	; 1
     75e:	8b bb       	out	0x1b, r24	; 27
     760:	86 ef       	ldi	r24, 0xF6	; 246
     762:	8a 95       	dec	r24
     764:	f1 f7       	brne	.-4      	; 0x762 <LCD_Clear+0x22>
     766:	80 81       	ld	r24, Z
     768:	8e 7f       	andi	r24, 0xFE	; 254
     76a:	80 83       	st	Z, r24
     76c:	82 e0       	ldi	r24, 0x02	; 2
     76e:	06 c0       	rjmp	.+12     	; 0x77c <LCD_Clear+0x3c>
     770:	e6 e6       	ldi	r30, 0x66	; 102
     772:	fe e0       	ldi	r31, 0x0E	; 14
     774:	31 97       	sbiw	r30, 0x01	; 1
     776:	f1 f7       	brne	.-4      	; 0x774 <LCD_Clear+0x34>
     778:	00 00       	nop
     77a:	89 2f       	mov	r24, r25
     77c:	9f ef       	ldi	r25, 0xFF	; 255
     77e:	98 0f       	add	r25, r24
     780:	81 11       	cpse	r24, r1
     782:	f6 cf       	rjmp	.-20     	; 0x770 <LCD_Clear+0x30>
     784:	08 95       	ret

00000786 <Timer1_16bit_FastPWM_Init>:
     786:	1f bc       	out	0x2f, r1	; 47
     788:	8f b5       	in	r24, 0x2f	; 47
     78a:	82 6a       	ori	r24, 0xA2	; 162
     78c:	8f bd       	out	0x2f, r24	; 47
     78e:	8e b5       	in	r24, 0x2e	; 46
     790:	8a 61       	ori	r24, 0x1A	; 26
     792:	8e bd       	out	0x2e, r24	; 46
     794:	8f ef       	ldi	r24, 0xFF	; 255
     796:	9f e8       	ldi	r25, 0x8F	; 143
     798:	97 bd       	out	0x27, r25	; 39
     79a:	86 bd       	out	0x26, r24	; 38
     79c:	08 95       	ret

0000079e <Servo_Init>:
     79e:	8f ef       	ldi	r24, 0xFF	; 255
     7a0:	87 bb       	out	0x17, r24	; 23
     7a2:	11 ba       	out	0x11, r1	; 17
     7a4:	f0 cf       	rjmp	.-32     	; 0x786 <Timer1_16bit_FastPWM_Init>
     7a6:	08 95       	ret

000007a8 <__vector_12>:
#include "lcd.h"
#include "servo.h"
#include "gy25.h"

ISR(TIMER1_COMPA_vect)
{
     7a8:	1f 92       	push	r1
     7aa:	0f 92       	push	r0
     7ac:	0f b6       	in	r0, 0x3f	; 63
     7ae:	0f 92       	push	r0
     7b0:	11 24       	eor	r1, r1
	asm("nop");
     7b2:	00 00       	nop
}
     7b4:	0f 90       	pop	r0
     7b6:	0f be       	out	0x3f, r0	; 63
     7b8:	0f 90       	pop	r0
     7ba:	1f 90       	pop	r1
     7bc:	18 95       	reti

000007be <main>:
 */ 

#include "main.h"

int main(void)
{
     7be:	cf 93       	push	r28
     7c0:	df 93       	push	r29
     7c2:	cd b7       	in	r28, 0x3d	; 61
     7c4:	de b7       	in	r29, 0x3e	; 62
     7c6:	a0 97       	sbiw	r28, 0x20	; 32
     7c8:	0f b6       	in	r0, 0x3f	; 63
     7ca:	f8 94       	cli
     7cc:	de bf       	out	0x3e, r29	; 62
     7ce:	0f be       	out	0x3f, r0	; 63
     7d0:	cd bf       	out	0x3d, r28	; 61
    LCD_Delay(2);
}

static inline void LCD_PORT_Init(void)
{
    DDRA  = 0xFF;         // PORTA as output (data bus)
     7d2:	8f ef       	ldi	r24, 0xFF	; 255
     7d4:	8a bb       	out	0x1a, r24	; 26
    LCD_CTRL_DDR |= 0x07; // PORTG bits 0..2 as output (E,RW,RS)
     7d6:	e4 e6       	ldi	r30, 0x64	; 100
     7d8:	f0 e0       	ldi	r31, 0x00	; 0
     7da:	80 81       	ld	r24, Z
     7dc:	87 60       	ori	r24, 0x07	; 7
     7de:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     7e0:	e5 e6       	ldi	r30, 0x65	; 101
     7e2:	f0 e0       	ldi	r31, 0x00	; 0
     7e4:	80 81       	ld	r24, Z
     7e6:	8b 7f       	andi	r24, 0xFB	; 251
     7e8:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     7ea:	80 81       	ld	r24, Z
     7ec:	8d 7f       	andi	r24, 0xFD	; 253
     7ee:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
     7f0:	80 81       	ld	r24, Z
     7f2:	81 60       	ori	r24, 0x01	; 1
     7f4:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     7f6:	86 ef       	ldi	r24, 0xF6	; 246
     7f8:	8a 95       	dec	r24
     7fa:	f1 f7       	brne	.-4      	; 0x7f8 <main+0x3a>
    _delay_us(50);
    LCD_WINST = command;          // put command
     7fc:	88 e3       	ldi	r24, 0x38	; 56
     7fe:	8b bb       	out	0x1b, r24	; 27
     800:	96 ef       	ldi	r25, 0xF6	; 246
     802:	9a 95       	dec	r25
     804:	f1 f7       	brne	.-4      	; 0x802 <main+0x44>
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     806:	80 81       	ld	r24, Z
     808:	8e 7f       	andi	r24, 0xFE	; 254
     80a:	80 83       	st	Z, r24
     80c:	84 e0       	ldi	r24, 0x04	; 4
     80e:	06 c0       	rjmp	.+12     	; 0x81c <main+0x5e>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     810:	a6 e6       	ldi	r26, 0x66	; 102
     812:	be e0       	ldi	r27, 0x0E	; 14
     814:	11 97       	sbiw	r26, 0x01	; 1
     816:	f1 f7       	brne	.-4      	; 0x814 <main+0x56>
     818:	00 00       	nop
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     81a:	89 2f       	mov	r24, r25
     81c:	9f ef       	ldi	r25, 0xFF	; 255
     81e:	98 0f       	add	r25, r24
     820:	81 11       	cpse	r24, r1
     822:	f6 cf       	rjmp	.-20     	; 0x810 <main+0x52>
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     824:	e5 e6       	ldi	r30, 0x65	; 101
     826:	f0 e0       	ldi	r31, 0x00	; 0
     828:	80 81       	ld	r24, Z
     82a:	8b 7f       	andi	r24, 0xFB	; 251
     82c:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     82e:	80 81       	ld	r24, Z
     830:	8d 7f       	andi	r24, 0xFD	; 253
     832:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
     834:	80 81       	ld	r24, Z
     836:	81 60       	ori	r24, 0x01	; 1
     838:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     83a:	b6 ef       	ldi	r27, 0xF6	; 246
     83c:	ba 95       	dec	r27
     83e:	f1 f7       	brne	.-4      	; 0x83c <main+0x7e>
    _delay_us(50);
    LCD_WINST = command;          // put command
     840:	88 e3       	ldi	r24, 0x38	; 56
     842:	8b bb       	out	0x1b, r24	; 27
     844:	86 ef       	ldi	r24, 0xF6	; 246
     846:	8a 95       	dec	r24
     848:	f1 f7       	brne	.-4      	; 0x846 <main+0x88>
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     84a:	80 81       	ld	r24, Z
     84c:	8e 7f       	andi	r24, 0xFE	; 254
     84e:	80 83       	st	Z, r24
     850:	84 e0       	ldi	r24, 0x04	; 4
     852:	06 c0       	rjmp	.+12     	; 0x860 <main+0xa2>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     854:	a6 e6       	ldi	r26, 0x66	; 102
     856:	be e0       	ldi	r27, 0x0E	; 14
     858:	11 97       	sbiw	r26, 0x01	; 1
     85a:	f1 f7       	brne	.-4      	; 0x858 <main+0x9a>
     85c:	00 00       	nop
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     85e:	89 2f       	mov	r24, r25
     860:	9f ef       	ldi	r25, 0xFF	; 255
     862:	98 0f       	add	r25, r24
     864:	81 11       	cpse	r24, r1
     866:	f6 cf       	rjmp	.-20     	; 0x854 <main+0x96>
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     868:	e5 e6       	ldi	r30, 0x65	; 101
     86a:	f0 e0       	ldi	r31, 0x00	; 0
     86c:	80 81       	ld	r24, Z
     86e:	8b 7f       	andi	r24, 0xFB	; 251
     870:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     872:	80 81       	ld	r24, Z
     874:	8d 7f       	andi	r24, 0xFD	; 253
     876:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
     878:	80 81       	ld	r24, Z
     87a:	81 60       	ori	r24, 0x01	; 1
     87c:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     87e:	b6 ef       	ldi	r27, 0xF6	; 246
     880:	ba 95       	dec	r27
     882:	f1 f7       	brne	.-4      	; 0x880 <main+0xc2>
    _delay_us(50);
    LCD_WINST = command;          // put command
     884:	88 e3       	ldi	r24, 0x38	; 56
     886:	8b bb       	out	0x1b, r24	; 27
     888:	86 ef       	ldi	r24, 0xF6	; 246
     88a:	8a 95       	dec	r24
     88c:	f1 f7       	brne	.-4      	; 0x88a <main+0xcc>
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     88e:	80 81       	ld	r24, Z
     890:	8e 7f       	andi	r24, 0xFE	; 254
     892:	80 83       	st	Z, r24
     894:	84 e0       	ldi	r24, 0x04	; 4
     896:	06 c0       	rjmp	.+12     	; 0x8a4 <main+0xe6>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     898:	a6 e6       	ldi	r26, 0x66	; 102
     89a:	be e0       	ldi	r27, 0x0E	; 14
     89c:	11 97       	sbiw	r26, 0x01	; 1
     89e:	f1 f7       	brne	.-4      	; 0x89c <main+0xde>
     8a0:	00 00       	nop
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     8a2:	89 2f       	mov	r24, r25
     8a4:	9f ef       	ldi	r25, 0xFF	; 255
     8a6:	98 0f       	add	r25, r24
     8a8:	81 11       	cpse	r24, r1
     8aa:	f6 cf       	rjmp	.-20     	; 0x898 <main+0xda>
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     8ac:	e5 e6       	ldi	r30, 0x65	; 101
     8ae:	f0 e0       	ldi	r31, 0x00	; 0
     8b0:	80 81       	ld	r24, Z
     8b2:	8b 7f       	andi	r24, 0xFB	; 251
     8b4:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     8b6:	80 81       	ld	r24, Z
     8b8:	8d 7f       	andi	r24, 0xFD	; 253
     8ba:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
     8bc:	80 81       	ld	r24, Z
     8be:	81 60       	ori	r24, 0x01	; 1
     8c0:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     8c2:	b6 ef       	ldi	r27, 0xF6	; 246
     8c4:	ba 95       	dec	r27
     8c6:	f1 f7       	brne	.-4      	; 0x8c4 <main+0x106>
    _delay_us(50);
    LCD_WINST = command;          // put command
     8c8:	8e e0       	ldi	r24, 0x0E	; 14
     8ca:	8b bb       	out	0x1b, r24	; 27
     8cc:	86 ef       	ldi	r24, 0xF6	; 246
     8ce:	8a 95       	dec	r24
     8d0:	f1 f7       	brne	.-4      	; 0x8ce <main+0x110>
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     8d2:	80 81       	ld	r24, Z
     8d4:	8e 7f       	andi	r24, 0xFE	; 254
     8d6:	80 83       	st	Z, r24
     8d8:	82 e0       	ldi	r24, 0x02	; 2
     8da:	06 c0       	rjmp	.+12     	; 0x8e8 <main+0x12a>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     8dc:	a6 e6       	ldi	r26, 0x66	; 102
     8de:	be e0       	ldi	r27, 0x0E	; 14
     8e0:	11 97       	sbiw	r26, 0x01	; 1
     8e2:	f1 f7       	brne	.-4      	; 0x8e0 <main+0x122>
     8e4:	00 00       	nop
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     8e6:	89 2f       	mov	r24, r25
     8e8:	9f ef       	ldi	r25, 0xFF	; 255
     8ea:	98 0f       	add	r25, r24
     8ec:	81 11       	cpse	r24, r1
     8ee:	f6 cf       	rjmp	.-20     	; 0x8dc <main+0x11e>
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     8f0:	e5 e6       	ldi	r30, 0x65	; 101
     8f2:	f0 e0       	ldi	r31, 0x00	; 0
     8f4:	80 81       	ld	r24, Z
     8f6:	8b 7f       	andi	r24, 0xFB	; 251
     8f8:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     8fa:	80 81       	ld	r24, Z
     8fc:	8d 7f       	andi	r24, 0xFD	; 253
     8fe:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
     900:	80 81       	ld	r24, Z
     902:	81 60       	ori	r24, 0x01	; 1
     904:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     906:	b6 ef       	ldi	r27, 0xF6	; 246
     908:	ba 95       	dec	r27
     90a:	f1 f7       	brne	.-4      	; 0x908 <main+0x14a>
    _delay_us(50);
    LCD_WINST = command;          // put command
     90c:	86 e0       	ldi	r24, 0x06	; 6
     90e:	8b bb       	out	0x1b, r24	; 27
     910:	86 ef       	ldi	r24, 0xF6	; 246
     912:	8a 95       	dec	r24
     914:	f1 f7       	brne	.-4      	; 0x912 <main+0x154>
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     916:	80 81       	ld	r24, Z
     918:	8e 7f       	andi	r24, 0xFE	; 254
     91a:	80 83       	st	Z, r24
     91c:	82 e0       	ldi	r24, 0x02	; 2
     91e:	06 c0       	rjmp	.+12     	; 0x92c <main+0x16e>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     920:	a6 e6       	ldi	r26, 0x66	; 102
     922:	be e0       	ldi	r27, 0x0E	; 14
     924:	11 97       	sbiw	r26, 0x01	; 1
     926:	f1 f7       	brne	.-4      	; 0x924 <main+0x166>
     928:	00 00       	nop
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     92a:	89 2f       	mov	r24, r25
     92c:	9f ef       	ldi	r25, 0xFF	; 255
     92e:	98 0f       	add	r25, r24
     930:	81 11       	cpse	r24, r1
     932:	f6 cf       	rjmp	.-20     	; 0x920 <main+0x162>
    LCD_Delay(4);
    LCD_Comm(0x0E);   // display on, cursor on
    LCD_Delay(2);
    LCD_Comm(0x06);   // entry mode: increment
    LCD_Delay(2);
    LCD_Clear();
     934:	05 df       	rcall	.-502    	; 0x740 <LCD_Clear>
	LCD_Init();
	GY25_Init();
     936:	fb db       	rcall	.-2058   	; 0x12e <GY25_Init>
	Servo_Init();
     938:	32 df       	rcall	.-412    	; 0x79e <Servo_Init>
	sei();
	DDRD = 0x00;
     93a:	78 94       	sei
	//Servo_sample_code();
	
	uint8_t str[32];
	LCD_Clear();
     93c:	11 ba       	out	0x11, r1	; 17
     93e:	00 df       	rcall	.-512    	; 0x740 <LCD_Clear>
	cur_angle = read_GY25();
     940:	85 de       	rcall	.-758    	; 0x64c <read_GY25>
     942:	20 93 97 01 	sts	0x0197, r18	; 0x800197 <cur_angle>
     946:	30 93 98 01 	sts	0x0198, r19	; 0x800198 <cur_angle+0x1>
     94a:	40 93 99 01 	sts	0x0199, r20	; 0x800199 <cur_angle+0x2>
     94e:	50 93 9a 01 	sts	0x019A, r21	; 0x80019a <cur_angle+0x3>
     952:	60 93 9b 01 	sts	0x019B, r22	; 0x80019b <cur_angle+0x4>
     956:	70 93 9c 01 	sts	0x019C, r23	; 0x80019c <cur_angle+0x5>
     95a:	e3 e9       	ldi	r30, 0x93	; 147
	servo_status.pitch_deg = 90;
     95c:	f1 e0       	ldi	r31, 0x01	; 1
     95e:	8a e5       	ldi	r24, 0x5A	; 90
     960:	90 e0       	ldi	r25, 0x00	; 0
     962:	93 83       	std	Z+3, r25	; 0x03
     964:	82 83       	std	Z+2, r24	; 0x02
     966:	91 83       	std	Z+1, r25	; 0x01
	servo_status.yaw_deg = 90;
     968:	80 83       	st	Z, r24
     96a:	8d ec       	ldi	r24, 0xCD	; 205
{
	OCR1A = ocr;
}
static inline void set_PitchServo(uint16_t ocr)
{
	OCR1B = ocr;
     96c:	9a e0       	ldi	r25, 0x0A	; 10
     96e:	99 bd       	out	0x29, r25	; 41
     970:	88 bd       	out	0x28, r24	; 40
	set_PitchServo(DEG2OCR(servo_status.pitch_deg));
	set_YawServo(DEG2OCR(servo_status.yaw_deg));
     972:	60 81       	ld	r22, Z
     974:	71 81       	ldd	r23, Z+1	; 0x01

static inline uint16_t DEG2OCR(uint16_t deg)
{
	/* Degree를 OCR 값으로 변환 */
	// ocr = OCR_MIN + ((deg/180) * (OCR_MAX-OCR_MIN))
	float conv = (float)deg / 180.0;
     976:	80 e0       	ldi	r24, 0x00	; 0
     978:	90 e0       	ldi	r25, 0x00	; 0
     97a:	bb d2       	rcall	.+1398   	; 0xef2 <__floatunsisf>
     97c:	20 e0       	ldi	r18, 0x00	; 0
     97e:	30 e0       	ldi	r19, 0x00	; 0
     980:	44 e3       	ldi	r20, 0x34	; 52
     982:	53 e4       	ldi	r21, 0x43	; 67
     984:	22 d2       	rcall	.+1092   	; 0xdca <__divsf3>
	uint16_t ocr = 0;
	ocr = ceil(OCR_MIN + (conv * (OCR_MAX-OCR_MIN)));
     986:	20 e0       	ldi	r18, 0x00	; 0
     988:	30 e6       	ldi	r19, 0x60	; 96
     98a:	46 e6       	ldi	r20, 0x66	; 102
     98c:	55 e4       	ldi	r21, 0x45	; 69
     98e:	7f d3       	rcall	.+1790   	; 0x108e <__mulsf3>
     990:	20 e0       	ldi	r18, 0x00	; 0
     992:	30 e8       	ldi	r19, 0x80	; 128
     994:	46 e6       	ldi	r20, 0x66	; 102
     996:	54 e4       	ldi	r21, 0x44	; 68
     998:	a1 d1       	rcall	.+834    	; 0xcdc <__addsf3>
     99a:	04 d2       	rcall	.+1032   	; 0xda4 <ceil>
     99c:	7e d2       	rcall	.+1276   	; 0xe9a <__fixunssfsi>
     99e:	7b bd       	out	0x2b, r23	; 43
	return ocr;
}
static inline void set_YawServo(uint16_t ocr)
{
	OCR1A = ocr;
     9a0:	6a bd       	out	0x2a, r22	; 42
     9a2:	88 ee       	ldi	r24, 0xE8	; 232
     9a4:	93 e0       	ldi	r25, 0x03	; 3
     9a6:	06 c0       	rjmp	.+12     	; 0x9b4 <main+0x1f6>
     9a8:	e6 e6       	ldi	r30, 0x66	; 102
     9aa:	fe e0       	ldi	r31, 0x0E	; 14
     9ac:	31 97       	sbiw	r30, 0x01	; 1
     9ae:	f1 f7       	brne	.-4      	; 0x9ac <main+0x1ee>
     9b0:	00 00       	nop
// 90 deg OCR1 = 2765
// 135 deg OCR1 = 3686
// 180 deg OCR1 = 4608 약간 더 도는 감이 없지 않아 있음 Calibration 필요
static inline void delay_ms(uint16_t ms)
{
	while(ms--)
     9b2:	c9 01       	movw	r24, r18
     9b4:	9c 01       	movw	r18, r24
     9b6:	21 50       	subi	r18, 0x01	; 1
     9b8:	31 09       	sbc	r19, r1
     9ba:	89 2b       	or	r24, r25
     9bc:	a9 f7       	brne	.-22     	; 0x9a8 <main+0x1ea>
	delay_ms(1000);
    while (1) 
    {
		raw_angle = read_GY25();
     9be:	46 de       	rcall	.-884    	; 0x64c <read_GY25>
     9c0:	20 93 8d 01 	sts	0x018D, r18	; 0x80018d <raw_angle>
     9c4:	30 93 8e 01 	sts	0x018E, r19	; 0x80018e <raw_angle+0x1>
     9c8:	40 93 8f 01 	sts	0x018F, r20	; 0x80018f <raw_angle+0x2>
     9cc:	50 93 90 01 	sts	0x0190, r21	; 0x800190 <raw_angle+0x3>
     9d0:	60 93 91 01 	sts	0x0191, r22	; 0x800191 <raw_angle+0x4>
     9d4:	70 93 92 01 	sts	0x0192, r23	; 0x800192 <raw_angle+0x5>
     9d8:	07 e9       	ldi	r16, 0x97	; 151
		// LPF
		// new_angle = alpha * cur_angle + angle * (1-alpha);
		new_angle.pitch = (LPF_alpha * cur_angle.pitch + raw_angle.pitch * (LPF_scale-LPF_alpha)) / LPF_scale;
     9da:	11 e0       	ldi	r17, 0x01	; 1
     9dc:	d8 01       	movw	r26, r16
     9de:	12 96       	adiw	r26, 0x02	; 2
     9e0:	8d 91       	ld	r24, X+
     9e2:	9c 91       	ld	r25, X
     9e4:	13 97       	sbiw	r26, 0x03	; 3
     9e6:	e0 90 02 01 	lds	r14, 0x0102	; 0x800102 <LPF_alpha>
     9ea:	f0 90 03 01 	lds	r15, 0x0103	; 0x800103 <LPF_alpha+0x1>
     9ee:	8e 9d       	mul	r24, r14
     9f0:	90 01       	movw	r18, r0
     9f2:	8f 9d       	mul	r24, r15
     9f4:	30 0d       	add	r19, r0
     9f6:	9e 9d       	mul	r25, r14
     9f8:	30 0d       	add	r19, r0
     9fa:	11 24       	eor	r1, r1
     9fc:	0f 2e       	mov	r0, r31
     9fe:	fd e8       	ldi	r31, 0x8D	; 141
     a00:	8f 2e       	mov	r8, r31
     a02:	f1 e0       	ldi	r31, 0x01	; 1
     a04:	9f 2e       	mov	r9, r31
     a06:	f0 2d       	mov	r31, r0
     a08:	f4 01       	movw	r30, r8
     a0a:	42 81       	ldd	r20, Z+2	; 0x02
     a0c:	53 81       	ldd	r21, Z+3	; 0x03
     a0e:	e0 91 00 01 	lds	r30, 0x0100	; 0x800100 <__DATA_REGION_ORIGIN__>
     a12:	f0 91 01 01 	lds	r31, 0x0101	; 0x800101 <__DATA_REGION_ORIGIN__+0x1>
     a16:	5f 01       	movw	r10, r30
     a18:	ae 18       	sub	r10, r14
     a1a:	bf 08       	sbc	r11, r15
     a1c:	4a 9d       	mul	r20, r10
     a1e:	c0 01       	movw	r24, r0
     a20:	4b 9d       	mul	r20, r11
     a22:	90 0d       	add	r25, r0
     a24:	5a 9d       	mul	r21, r10
     a26:	90 0d       	add	r25, r0
     a28:	11 24       	eor	r1, r1
     a2a:	82 0f       	add	r24, r18
     a2c:	93 1f       	adc	r25, r19
     a2e:	bf 01       	movw	r22, r30
     a30:	91 d3       	rcall	.+1826   	; 0x1154 <__divmodhi4>
     a32:	9b 01       	movw	r18, r22
     a34:	0f 2e       	mov	r0, r31
     a36:	f7 e8       	ldi	r31, 0x87	; 135
     a38:	cf 2e       	mov	r12, r31
     a3a:	f1 e0       	ldi	r31, 0x01	; 1
     a3c:	df 2e       	mov	r13, r31
     a3e:	f0 2d       	mov	r31, r0
     a40:	d6 01       	movw	r26, r12
     a42:	13 96       	adiw	r26, 0x03	; 3
     a44:	7c 93       	st	X, r23
     a46:	6e 93       	st	-X, r22
     a48:	12 97       	sbiw	r26, 0x02	; 2
     a4a:	d8 01       	movw	r26, r16
		new_angle.yaw   = (LPF_alpha * cur_angle.yaw   + raw_angle.yaw   * (LPF_scale-LPF_alpha)) / LPF_scale;
     a4c:	14 96       	adiw	r26, 0x04	; 4
     a4e:	8d 91       	ld	r24, X+
     a50:	9c 91       	ld	r25, X
     a52:	15 97       	sbiw	r26, 0x05	; 5
     a54:	e8 9e       	mul	r14, r24
     a56:	b0 01       	movw	r22, r0
     a58:	e9 9e       	mul	r14, r25
     a5a:	70 0d       	add	r23, r0
     a5c:	f8 9e       	mul	r15, r24
     a5e:	70 0d       	add	r23, r0
     a60:	11 24       	eor	r1, r1
     a62:	d4 01       	movw	r26, r8
     a64:	14 96       	adiw	r26, 0x04	; 4
     a66:	4d 91       	ld	r20, X+
     a68:	5c 91       	ld	r21, X
     a6a:	15 97       	sbiw	r26, 0x05	; 5
     a6c:	a4 9e       	mul	r10, r20
     a6e:	c0 01       	movw	r24, r0
     a70:	a5 9e       	mul	r10, r21
     a72:	90 0d       	add	r25, r0
     a74:	b4 9e       	mul	r11, r20
     a76:	90 0d       	add	r25, r0
     a78:	11 24       	eor	r1, r1
     a7a:	86 0f       	add	r24, r22
     a7c:	97 1f       	adc	r25, r23
     a7e:	bf 01       	movw	r22, r30
     a80:	69 d3       	rcall	.+1746   	; 0x1154 <__divmodhi4>
     a82:	3b 01       	movw	r6, r22
     a84:	d6 01       	movw	r26, r12
     a86:	15 96       	adiw	r26, 0x05	; 5
     a88:	7c 93       	st	X, r23
     a8a:	6e 93       	st	-X, r22
     a8c:	14 97       	sbiw	r26, 0x04	; 4
     a8e:	d8 01       	movw	r26, r16
		new_angle.roll  = (LPF_alpha * cur_angle.roll  + raw_angle.roll  * (LPF_scale-LPF_alpha)) / LPF_scale;
     a90:	8d 91       	ld	r24, X+
     a92:	9c 91       	ld	r25, X
     a94:	e8 9e       	mul	r14, r24
     a96:	a0 01       	movw	r20, r0
     a98:	e9 9e       	mul	r14, r25
     a9a:	50 0d       	add	r21, r0
     a9c:	f8 9e       	mul	r15, r24
     a9e:	50 0d       	add	r21, r0
     aa0:	11 24       	eor	r1, r1
     aa2:	d4 01       	movw	r26, r8
     aa4:	6d 91       	ld	r22, X+
     aa6:	7c 91       	ld	r23, X
     aa8:	a6 9e       	mul	r10, r22
     aaa:	c0 01       	movw	r24, r0
     aac:	a7 9e       	mul	r10, r23
     aae:	90 0d       	add	r25, r0
     ab0:	b6 9e       	mul	r11, r22
     ab2:	90 0d       	add	r25, r0
     ab4:	11 24       	eor	r1, r1
     ab6:	84 0f       	add	r24, r20
     ab8:	95 1f       	adc	r25, r21
     aba:	bf 01       	movw	r22, r30
     abc:	4b d3       	rcall	.+1686   	; 0x1154 <__divmodhi4>
     abe:	f6 01       	movw	r30, r12
     ac0:	71 83       	std	Z+1, r23	; 0x01
		// ȭ 
		//gy25_t delta = Delta_angle_Calc_GY25(&new_angle, &cur_angle);
		//set_Servo(&servo_status, delta.pitch, delta.yaw);
		//  
		set_PitchServo(DEG2OCR(new_angle.pitch + 90));
     ac2:	60 83       	st	Z, r22
     ac4:	b9 01       	movw	r22, r18

static inline uint16_t DEG2OCR(uint16_t deg)
{
	/* Degree를 OCR 값으로 변환 */
	// ocr = OCR_MIN + ((deg/180) * (OCR_MAX-OCR_MIN))
	float conv = (float)deg / 180.0;
     ac6:	66 5a       	subi	r22, 0xA6	; 166
     ac8:	7f 4f       	sbci	r23, 0xFF	; 255
     aca:	80 e0       	ldi	r24, 0x00	; 0
     acc:	90 e0       	ldi	r25, 0x00	; 0
     ace:	11 d2       	rcall	.+1058   	; 0xef2 <__floatunsisf>
     ad0:	20 e0       	ldi	r18, 0x00	; 0
     ad2:	30 e0       	ldi	r19, 0x00	; 0
	uint16_t ocr = 0;
	ocr = ceil(OCR_MIN + (conv * (OCR_MAX-OCR_MIN)));
     ad4:	44 e3       	ldi	r20, 0x34	; 52
     ad6:	53 e4       	ldi	r21, 0x43	; 67
     ad8:	78 d1       	rcall	.+752    	; 0xdca <__divsf3>
     ada:	20 e0       	ldi	r18, 0x00	; 0
     adc:	30 e6       	ldi	r19, 0x60	; 96
     ade:	46 e6       	ldi	r20, 0x66	; 102
     ae0:	55 e4       	ldi	r21, 0x45	; 69
     ae2:	d5 d2       	rcall	.+1450   	; 0x108e <__mulsf3>
     ae4:	20 e0       	ldi	r18, 0x00	; 0
     ae6:	30 e8       	ldi	r19, 0x80	; 128
     ae8:	46 e6       	ldi	r20, 0x66	; 102
     aea:	54 e4       	ldi	r21, 0x44	; 68
     aec:	f7 d0       	rcall	.+494    	; 0xcdc <__addsf3>
{
	OCR1A = ocr;
}
static inline void set_PitchServo(uint16_t ocr)
{
	OCR1B = ocr;
     aee:	5a d1       	rcall	.+692    	; 0xda4 <ceil>
		set_YawServo(DEG2OCR(new_angle.yaw + 90));
     af0:	d4 d1       	rcall	.+936    	; 0xe9a <__fixunssfsi>

static inline uint16_t DEG2OCR(uint16_t deg)
{
	/* Degree를 OCR 값으로 변환 */
	// ocr = OCR_MIN + ((deg/180) * (OCR_MAX-OCR_MIN))
	float conv = (float)deg / 180.0;
     af2:	79 bd       	out	0x29, r23	; 41
     af4:	68 bd       	out	0x28, r22	; 40
     af6:	b3 01       	movw	r22, r6
     af8:	66 5a       	subi	r22, 0xA6	; 166
     afa:	7f 4f       	sbci	r23, 0xFF	; 255
     afc:	80 e0       	ldi	r24, 0x00	; 0
     afe:	90 e0       	ldi	r25, 0x00	; 0
     b00:	f8 d1       	rcall	.+1008   	; 0xef2 <__floatunsisf>
     b02:	20 e0       	ldi	r18, 0x00	; 0
     b04:	30 e0       	ldi	r19, 0x00	; 0
	uint16_t ocr = 0;
	ocr = ceil(OCR_MIN + (conv * (OCR_MAX-OCR_MIN)));
     b06:	44 e3       	ldi	r20, 0x34	; 52
     b08:	53 e4       	ldi	r21, 0x43	; 67
     b0a:	5f d1       	rcall	.+702    	; 0xdca <__divsf3>
     b0c:	20 e0       	ldi	r18, 0x00	; 0
     b0e:	30 e6       	ldi	r19, 0x60	; 96
     b10:	46 e6       	ldi	r20, 0x66	; 102
     b12:	55 e4       	ldi	r21, 0x45	; 69
     b14:	bc d2       	rcall	.+1400   	; 0x108e <__mulsf3>
     b16:	20 e0       	ldi	r18, 0x00	; 0
     b18:	30 e8       	ldi	r19, 0x80	; 128
     b1a:	46 e6       	ldi	r20, 0x66	; 102
     b1c:	54 e4       	ldi	r21, 0x44	; 68
     b1e:	de d0       	rcall	.+444    	; 0xcdc <__addsf3>
     b20:	41 d1       	rcall	.+642    	; 0xda4 <ceil>
     b22:	bb d1       	rcall	.+886    	; 0xe9a <__fixunssfsi>
	return ocr;
}
static inline void set_YawServo(uint16_t ocr)
{
	OCR1A = ocr;
     b24:	7b bd       	out	0x2b, r23	; 43
     b26:	6a bd       	out	0x2a, r22	; 42
		
		sprintf(str,"Y:%3d   P:%3d",cur_angle.yaw,cur_angle.pitch);
     b28:	d8 01       	movw	r26, r16
     b2a:	13 96       	adiw	r26, 0x03	; 3
     b2c:	8c 91       	ld	r24, X
     b2e:	13 97       	sbiw	r26, 0x03	; 3
     b30:	8f 93       	push	r24
     b32:	12 96       	adiw	r26, 0x02	; 2
     b34:	8c 91       	ld	r24, X
     b36:	12 97       	sbiw	r26, 0x02	; 2
     b38:	8f 93       	push	r24
     b3a:	15 96       	adiw	r26, 0x05	; 5
     b3c:	8c 91       	ld	r24, X
     b3e:	15 97       	sbiw	r26, 0x05	; 5
     b40:	8f 93       	push	r24
     b42:	14 96       	adiw	r26, 0x04	; 4
     b44:	8c 91       	ld	r24, X
     b46:	8f 93       	push	r24
     b48:	80 e7       	ldi	r24, 0x70	; 112
     b4a:	91 e0       	ldi	r25, 0x01	; 1
     b4c:	9f 93       	push	r25
     b4e:	8f 93       	push	r24
     b50:	ce 01       	movw	r24, r28
     b52:	01 96       	adiw	r24, 0x01	; 1
     b54:	9f 93       	push	r25
     b56:	8f 93       	push	r24
     b58:	24 d3       	rcall	.+1608   	; 0x11a2 <sprintf>
     b5a:	e5 e6       	ldi	r30, 0x65	; 101
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     b5c:	f0 e0       	ldi	r31, 0x00	; 0
     b5e:	80 81       	ld	r24, Z
     b60:	8b 7f       	andi	r24, 0xFB	; 251
     b62:	80 83       	st	Z, r24
     b64:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     b66:	8d 7f       	andi	r24, 0xFD	; 253
     b68:	80 83       	st	Z, r24
     b6a:	80 81       	ld	r24, Z
    LCD_CTRL |= (1 << LCD_EN);    // E high
     b6c:	81 60       	ori	r24, 0x01	; 1
     b6e:	80 83       	st	Z, r24
     b70:	b6 ef       	ldi	r27, 0xF6	; 246
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     b72:	ba 95       	dec	r27
     b74:	f1 f7       	brne	.-4      	; 0xb72 <main+0x3b4>
     b76:	81 e0       	ldi	r24, 0x01	; 1
    _delay_us(50);
    LCD_WINST = command;          // put command
     b78:	8b bb       	out	0x1b, r24	; 27
     b7a:	86 ef       	ldi	r24, 0xF6	; 246
     b7c:	8a 95       	dec	r24
     b7e:	f1 f7       	brne	.-4      	; 0xb7c <main+0x3be>
     b80:	80 81       	ld	r24, Z
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     b82:	8e 7f       	andi	r24, 0xFE	; 254
     b84:	80 83       	st	Z, r24
     b86:	0f b6       	in	r0, 0x3f	; 63
     b88:	f8 94       	cli
     b8a:	de bf       	out	0x3e, r29	; 62
     b8c:	0f be       	out	0x3f, r0	; 63
     b8e:	cd bf       	out	0x3d, r28	; 61
     b90:	82 e0       	ldi	r24, 0x02	; 2
     b92:	06 c0       	rjmp	.+12     	; 0xba0 <main+0x3e2>
     b94:	e6 e6       	ldi	r30, 0x66	; 102
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     b96:	fe e0       	ldi	r31, 0x0E	; 14
     b98:	31 97       	sbiw	r30, 0x01	; 1
     b9a:	f1 f7       	brne	.-4      	; 0xb98 <main+0x3da>
     b9c:	00 00       	nop
     b9e:	89 2f       	mov	r24, r25
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     ba0:	9f ef       	ldi	r25, 0xFF	; 255
     ba2:	98 0f       	add	r25, r24
     ba4:	81 11       	cpse	r24, r1
     ba6:	f6 cf       	rjmp	.-20     	; 0xb94 <main+0x3d6>
     ba8:	e5 e6       	ldi	r30, 0x65	; 101
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     baa:	f0 e0       	ldi	r31, 0x00	; 0
     bac:	80 81       	ld	r24, Z
     bae:	8b 7f       	andi	r24, 0xFB	; 251
     bb0:	80 83       	st	Z, r24
     bb2:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     bb4:	8d 7f       	andi	r24, 0xFD	; 253
     bb6:	80 83       	st	Z, r24
     bb8:	80 81       	ld	r24, Z
    LCD_CTRL |= (1 << LCD_EN);    // E high
     bba:	81 60       	ori	r24, 0x01	; 1
     bbc:	80 83       	st	Z, r24
     bbe:	86 ef       	ldi	r24, 0xF6	; 246
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     bc0:	8a 95       	dec	r24
     bc2:	f1 f7       	brne	.-4      	; 0xbc0 <main+0x402>
     bc4:	80 e8       	ldi	r24, 0x80	; 128
    _delay_us(50);
    LCD_WINST = command;          // put command
     bc6:	8b bb       	out	0x1b, r24	; 27
     bc8:	96 ef       	ldi	r25, 0xF6	; 246
     bca:	9a 95       	dec	r25
     bcc:	f1 f7       	brne	.-4      	; 0xbca <main+0x40c>
     bce:	80 81       	ld	r24, Z
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     bd0:	8e 7f       	andi	r24, 0xFE	; 254
     bd2:	80 83       	st	Z, r24
     bd4:	de 01       	movw	r26, r28
     bd6:	11 96       	adiw	r26, 0x01	; 1
     bd8:	22 c0       	rjmp	.+68     	; 0xc1e <main+0x460>
     bda:	11 96       	adiw	r26, 0x01	; 1
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
        LCD_Char((uint8_t)*str++);
     bdc:	81 e0       	ldi	r24, 0x01	; 1
     bde:	06 c0       	rjmp	.+12     	; 0xbec <main+0x42e>
     be0:	e6 e6       	ldi	r30, 0x66	; 102
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     be2:	fe e0       	ldi	r31, 0x0E	; 14
     be4:	31 97       	sbiw	r30, 0x01	; 1
     be6:	f1 f7       	brne	.-4      	; 0xbe4 <main+0x426>
     be8:	00 00       	nop
     bea:	82 2f       	mov	r24, r18
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     bec:	2f ef       	ldi	r18, 0xFF	; 255
     bee:	28 0f       	add	r18, r24
     bf0:	81 11       	cpse	r24, r1
     bf2:	f6 cf       	rjmp	.-20     	; 0xbe0 <main+0x422>
     bf4:	e5 e6       	ldi	r30, 0x65	; 101
static inline void LCD_Cursor_Home(void);
static inline void LCD_print(uint8_t flg, const uint8_t *str);

static inline void LCD_Data(uint8_t ch)
{
    LCD_CTRL |= (1 << LCD_RS);    // RS=1 -> data
     bf6:	f0 e0       	ldi	r31, 0x00	; 0
     bf8:	80 81       	ld	r24, Z
     bfa:	84 60       	ori	r24, 0x04	; 4
     bfc:	80 83       	st	Z, r24
     bfe:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     c00:	8d 7f       	andi	r24, 0xFD	; 253
     c02:	80 83       	st	Z, r24
     c04:	80 81       	ld	r24, Z
    LCD_CTRL |= (1 << LCD_EN);    // E high
     c06:	81 60       	ori	r24, 0x01	; 1
     c08:	80 83       	st	Z, r24
     c0a:	86 ef       	ldi	r24, 0xF6	; 246
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     c0c:	8a 95       	dec	r24
     c0e:	f1 f7       	brne	.-4      	; 0xc0c <main+0x44e>
     c10:	9b bb       	out	0x1b, r25	; 27
    _delay_us(50);
    LCD_WDATA = ch;               // put data
     c12:	96 ef       	ldi	r25, 0xF6	; 246
     c14:	9a 95       	dec	r25
     c16:	f1 f7       	brne	.-4      	; 0xc14 <main+0x456>
     c18:	80 81       	ld	r24, Z
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     c1a:	8e 7f       	andi	r24, 0xFE	; 254
     c1c:	80 83       	st	Z, r24
     c1e:	9c 91       	ld	r25, X
    LCD_Data(ch);
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
     c20:	91 11       	cpse	r25, r1
     c22:	db cf       	rjmp	.-74     	; 0xbda <main+0x41c>
     c24:	e5 e6       	ldi	r30, 0x65	; 101
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     c26:	f0 e0       	ldi	r31, 0x00	; 0
     c28:	80 81       	ld	r24, Z
     c2a:	8b 7f       	andi	r24, 0xFB	; 251
     c2c:	80 83       	st	Z, r24
     c2e:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     c30:	8d 7f       	andi	r24, 0xFD	; 253
     c32:	80 83       	st	Z, r24
     c34:	80 81       	ld	r24, Z
    LCD_CTRL |= (1 << LCD_EN);    // E high
     c36:	81 60       	ori	r24, 0x01	; 1
     c38:	80 83       	st	Z, r24
     c3a:	a6 ef       	ldi	r26, 0xF6	; 246
     c3c:	aa 95       	dec	r26
     c3e:	f1 f7       	brne	.-4      	; 0xc3c <main+0x47e>
     c40:	80 ec       	ldi	r24, 0xC0	; 192
    _delay_us(50);
    LCD_WINST = command;          // put command
     c42:	8b bb       	out	0x1b, r24	; 27
     c44:	b6 ef       	ldi	r27, 0xF6	; 246
     c46:	ba 95       	dec	r27
     c48:	f1 f7       	brne	.-4      	; 0xc46 <main+0x488>
     c4a:	80 81       	ld	r24, Z
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     c4c:	8e 7f       	andi	r24, 0xFE	; 254
     c4e:	80 83       	st	Z, r24
     c50:	de 01       	movw	r26, r28
     c52:	11 96       	adiw	r26, 0x01	; 1
     c54:	22 c0       	rjmp	.+68     	; 0xc9a <main+0x4dc>
     c56:	11 96       	adiw	r26, 0x01	; 1
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
        LCD_Char((uint8_t)*str++);
     c58:	81 e0       	ldi	r24, 0x01	; 1
     c5a:	06 c0       	rjmp	.+12     	; 0xc68 <main+0x4aa>
     c5c:	e6 e6       	ldi	r30, 0x66	; 102
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     c5e:	fe e0       	ldi	r31, 0x0E	; 14
     c60:	31 97       	sbiw	r30, 0x01	; 1
     c62:	f1 f7       	brne	.-4      	; 0xc60 <main+0x4a2>
     c64:	00 00       	nop
     c66:	82 2f       	mov	r24, r18
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     c68:	2f ef       	ldi	r18, 0xFF	; 255
     c6a:	28 0f       	add	r18, r24
     c6c:	81 11       	cpse	r24, r1
     c6e:	f6 cf       	rjmp	.-20     	; 0xc5c <main+0x49e>
     c70:	e5 e6       	ldi	r30, 0x65	; 101
static inline void LCD_Cursor_Home(void);
static inline void LCD_print(uint8_t flg, const uint8_t *str);

static inline void LCD_Data(uint8_t ch)
{
    LCD_CTRL |= (1 << LCD_RS);    // RS=1 -> data
     c72:	f0 e0       	ldi	r31, 0x00	; 0
     c74:	80 81       	ld	r24, Z
     c76:	84 60       	ori	r24, 0x04	; 4
     c78:	80 83       	st	Z, r24
     c7a:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     c7c:	8d 7f       	andi	r24, 0xFD	; 253
     c7e:	80 83       	st	Z, r24
     c80:	80 81       	ld	r24, Z
    LCD_CTRL |= (1 << LCD_EN);    // E high
     c82:	81 60       	ori	r24, 0x01	; 1
     c84:	80 83       	st	Z, r24
     c86:	86 ef       	ldi	r24, 0xF6	; 246
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     c88:	8a 95       	dec	r24
     c8a:	f1 f7       	brne	.-4      	; 0xc88 <main+0x4ca>
     c8c:	9b bb       	out	0x1b, r25	; 27
    _delay_us(50);
    LCD_WDATA = ch;               // put data
     c8e:	96 ef       	ldi	r25, 0xF6	; 246
     c90:	9a 95       	dec	r25
     c92:	f1 f7       	brne	.-4      	; 0xc90 <main+0x4d2>
     c94:	80 81       	ld	r24, Z
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     c96:	8e 7f       	andi	r24, 0xFE	; 254
     c98:	80 83       	st	Z, r24
     c9a:	9c 91       	ld	r25, X
    LCD_Data(ch);
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
     c9c:	91 11       	cpse	r25, r1
     c9e:	db cf       	rjmp	.-74     	; 0xc56 <main+0x498>
     ca0:	8c e2       	ldi	r24, 0x2C	; 44
     ca2:	91 e0       	ldi	r25, 0x01	; 1
     ca4:	06 c0       	rjmp	.+12     	; 0xcb2 <main+0x4f4>
     ca6:	a6 e6       	ldi	r26, 0x66	; 102
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     ca8:	be e0       	ldi	r27, 0x0E	; 14
     caa:	11 97       	sbiw	r26, 0x01	; 1
     cac:	f1 f7       	brne	.-4      	; 0xcaa <main+0x4ec>
     cae:	00 00       	nop
     cb0:	c9 01       	movw	r24, r18
// 90 deg OCR1 = 2765
// 135 deg OCR1 = 3686
// 180 deg OCR1 = 4608 약간 더 도는 감이 없지 않아 있음 Calibration 필요
static inline void delay_ms(uint16_t ms)
{
	while(ms--)
     cb2:	9c 01       	movw	r18, r24
     cb4:	21 50       	subi	r18, 0x01	; 1
     cb6:	31 09       	sbc	r19, r1
     cb8:	89 2b       	or	r24, r25
     cba:	a9 f7       	brne	.-22     	; 0xca6 <main+0x4e8>
     cbc:	80 ce       	rjmp	.-768    	; 0x9be <main+0x200>

00000cbe <UART0_Init_Intcon>:
#include "uart.h"

void UART0_Init_Intcon(void) // Interrupt 초기화
{
	// UBRR value (14745600/ (16 * 115200)) - 1
	UBRR0H = (UBRR_VAL >> 8);
     cbe:	10 92 90 00 	sts	0x0090, r1	; 0x800090 <__TEXT_REGION_LENGTH__+0x7e0090>
	UBRR0L = (UBRR_VAL & 0xFF);
     cc2:	87 e0       	ldi	r24, 0x07	; 7
     cc4:	89 b9       	out	0x09, r24	; 9
	UCSR0B = (1<<RXCIE0) | (1<<RXEN0) | (1<<TXEN0); // 수신 인터럽트
     cc6:	88 e9       	ldi	r24, 0x98	; 152
     cc8:	8a b9       	out	0x0a, r24	; 10
	UCSR0C = (1<<UCSZ01) | (1<<UCSZ00);				// N81, 8비트 데이터
     cca:	86 e0       	ldi	r24, 0x06	; 6
     ccc:	80 93 95 00 	sts	0x0095, r24	; 0x800095 <__TEXT_REGION_LENGTH__+0x7e0095>
     cd0:	08 95       	ret

00000cd2 <UART0_putch>:
}

void UART0_putch(uint8_t data)
{
	while(!(UCSR0A & (1<<UDRE0))); // UDRE0
     cd2:	5d 9b       	sbis	0x0b, 5	; 11
     cd4:	fe cf       	rjmp	.-4      	; 0xcd2 <UART0_putch>
	UDR0 = data;
     cd6:	8c b9       	out	0x0c, r24	; 12
     cd8:	08 95       	ret

00000cda <__subsf3>:
     cda:	50 58       	subi	r21, 0x80	; 128

00000cdc <__addsf3>:
     cdc:	bb 27       	eor	r27, r27
     cde:	aa 27       	eor	r26, r26
     ce0:	0e d0       	rcall	.+28     	; 0xcfe <__addsf3x>
     ce2:	84 c1       	rjmp	.+776    	; 0xfec <__fp_round>
     ce4:	75 d1       	rcall	.+746    	; 0xfd0 <__fp_pscA>
     ce6:	30 f0       	brcs	.+12     	; 0xcf4 <__addsf3+0x18>
     ce8:	7a d1       	rcall	.+756    	; 0xfde <__fp_pscB>
     cea:	20 f0       	brcs	.+8      	; 0xcf4 <__addsf3+0x18>
     cec:	31 f4       	brne	.+12     	; 0xcfa <__addsf3+0x1e>
     cee:	9f 3f       	cpi	r25, 0xFF	; 255
     cf0:	11 f4       	brne	.+4      	; 0xcf6 <__addsf3+0x1a>
     cf2:	1e f4       	brtc	.+6      	; 0xcfa <__addsf3+0x1e>
     cf4:	6a c1       	rjmp	.+724    	; 0xfca <__fp_nan>
     cf6:	0e f4       	brtc	.+2      	; 0xcfa <__addsf3+0x1e>
     cf8:	e0 95       	com	r30
     cfa:	e7 fb       	bst	r30, 7
     cfc:	37 c1       	rjmp	.+622    	; 0xf6c <__fp_inf>

00000cfe <__addsf3x>:
     cfe:	e9 2f       	mov	r30, r25
     d00:	86 d1       	rcall	.+780    	; 0x100e <__fp_split3>
     d02:	80 f3       	brcs	.-32     	; 0xce4 <__addsf3+0x8>
     d04:	ba 17       	cp	r27, r26
     d06:	62 07       	cpc	r22, r18
     d08:	73 07       	cpc	r23, r19
     d0a:	84 07       	cpc	r24, r20
     d0c:	95 07       	cpc	r25, r21
     d0e:	18 f0       	brcs	.+6      	; 0xd16 <__addsf3x+0x18>
     d10:	71 f4       	brne	.+28     	; 0xd2e <__addsf3x+0x30>
     d12:	9e f5       	brtc	.+102    	; 0xd7a <__addsf3x+0x7c>
     d14:	b5 c1       	rjmp	.+874    	; 0x1080 <__fp_zero>
     d16:	0e f4       	brtc	.+2      	; 0xd1a <__addsf3x+0x1c>
     d18:	e0 95       	com	r30
     d1a:	0b 2e       	mov	r0, r27
     d1c:	ba 2f       	mov	r27, r26
     d1e:	a0 2d       	mov	r26, r0
     d20:	0b 01       	movw	r0, r22
     d22:	b9 01       	movw	r22, r18
     d24:	90 01       	movw	r18, r0
     d26:	0c 01       	movw	r0, r24
     d28:	ca 01       	movw	r24, r20
     d2a:	a0 01       	movw	r20, r0
     d2c:	11 24       	eor	r1, r1
     d2e:	ff 27       	eor	r31, r31
     d30:	59 1b       	sub	r21, r25
     d32:	99 f0       	breq	.+38     	; 0xd5a <__addsf3x+0x5c>
     d34:	59 3f       	cpi	r21, 0xF9	; 249
     d36:	50 f4       	brcc	.+20     	; 0xd4c <__addsf3x+0x4e>
     d38:	50 3e       	cpi	r21, 0xE0	; 224
     d3a:	68 f1       	brcs	.+90     	; 0xd96 <__addsf3x+0x98>
     d3c:	1a 16       	cp	r1, r26
     d3e:	f0 40       	sbci	r31, 0x00	; 0
     d40:	a2 2f       	mov	r26, r18
     d42:	23 2f       	mov	r18, r19
     d44:	34 2f       	mov	r19, r20
     d46:	44 27       	eor	r20, r20
     d48:	58 5f       	subi	r21, 0xF8	; 248
     d4a:	f3 cf       	rjmp	.-26     	; 0xd32 <__addsf3x+0x34>
     d4c:	46 95       	lsr	r20
     d4e:	37 95       	ror	r19
     d50:	27 95       	ror	r18
     d52:	a7 95       	ror	r26
     d54:	f0 40       	sbci	r31, 0x00	; 0
     d56:	53 95       	inc	r21
     d58:	c9 f7       	brne	.-14     	; 0xd4c <__addsf3x+0x4e>
     d5a:	7e f4       	brtc	.+30     	; 0xd7a <__addsf3x+0x7c>
     d5c:	1f 16       	cp	r1, r31
     d5e:	ba 0b       	sbc	r27, r26
     d60:	62 0b       	sbc	r22, r18
     d62:	73 0b       	sbc	r23, r19
     d64:	84 0b       	sbc	r24, r20
     d66:	ba f0       	brmi	.+46     	; 0xd96 <__addsf3x+0x98>
     d68:	91 50       	subi	r25, 0x01	; 1
     d6a:	a1 f0       	breq	.+40     	; 0xd94 <__addsf3x+0x96>
     d6c:	ff 0f       	add	r31, r31
     d6e:	bb 1f       	adc	r27, r27
     d70:	66 1f       	adc	r22, r22
     d72:	77 1f       	adc	r23, r23
     d74:	88 1f       	adc	r24, r24
     d76:	c2 f7       	brpl	.-16     	; 0xd68 <__addsf3x+0x6a>
     d78:	0e c0       	rjmp	.+28     	; 0xd96 <__addsf3x+0x98>
     d7a:	ba 0f       	add	r27, r26
     d7c:	62 1f       	adc	r22, r18
     d7e:	73 1f       	adc	r23, r19
     d80:	84 1f       	adc	r24, r20
     d82:	48 f4       	brcc	.+18     	; 0xd96 <__addsf3x+0x98>
     d84:	87 95       	ror	r24
     d86:	77 95       	ror	r23
     d88:	67 95       	ror	r22
     d8a:	b7 95       	ror	r27
     d8c:	f7 95       	ror	r31
     d8e:	9e 3f       	cpi	r25, 0xFE	; 254
     d90:	08 f0       	brcs	.+2      	; 0xd94 <__addsf3x+0x96>
     d92:	b3 cf       	rjmp	.-154    	; 0xcfa <__addsf3+0x1e>
     d94:	93 95       	inc	r25
     d96:	88 0f       	add	r24, r24
     d98:	08 f0       	brcs	.+2      	; 0xd9c <__addsf3x+0x9e>
     d9a:	99 27       	eor	r25, r25
     d9c:	ee 0f       	add	r30, r30
     d9e:	97 95       	ror	r25
     da0:	87 95       	ror	r24
     da2:	08 95       	ret

00000da4 <ceil>:
     da4:	56 d1       	rcall	.+684    	; 0x1052 <__fp_trunc>
     da6:	80 f0       	brcs	.+32     	; 0xdc8 <ceil+0x24>
     da8:	9f 37       	cpi	r25, 0x7F	; 127
     daa:	40 f4       	brcc	.+16     	; 0xdbc <ceil+0x18>
     dac:	91 11       	cpse	r25, r1
     dae:	0e f4       	brtc	.+2      	; 0xdb2 <ceil+0xe>
     db0:	68 c1       	rjmp	.+720    	; 0x1082 <__fp_szero>
     db2:	60 e0       	ldi	r22, 0x00	; 0
     db4:	70 e0       	ldi	r23, 0x00	; 0
     db6:	80 e8       	ldi	r24, 0x80	; 128
     db8:	9f e3       	ldi	r25, 0x3F	; 63
     dba:	08 95       	ret
     dbc:	26 f0       	brts	.+8      	; 0xdc6 <ceil+0x22>
     dbe:	1b 16       	cp	r1, r27
     dc0:	61 1d       	adc	r22, r1
     dc2:	71 1d       	adc	r23, r1
     dc4:	81 1d       	adc	r24, r1
     dc6:	d8 c0       	rjmp	.+432    	; 0xf78 <__fp_mintl>
     dc8:	f2 c0       	rjmp	.+484    	; 0xfae <__fp_mpack>

00000dca <__divsf3>:
     dca:	0c d0       	rcall	.+24     	; 0xde4 <__divsf3x>
     dcc:	0f c1       	rjmp	.+542    	; 0xfec <__fp_round>
     dce:	07 d1       	rcall	.+526    	; 0xfde <__fp_pscB>
     dd0:	40 f0       	brcs	.+16     	; 0xde2 <__divsf3+0x18>
     dd2:	fe d0       	rcall	.+508    	; 0xfd0 <__fp_pscA>
     dd4:	30 f0       	brcs	.+12     	; 0xde2 <__divsf3+0x18>
     dd6:	21 f4       	brne	.+8      	; 0xde0 <__divsf3+0x16>
     dd8:	5f 3f       	cpi	r21, 0xFF	; 255
     dda:	19 f0       	breq	.+6      	; 0xde2 <__divsf3+0x18>
     ddc:	c7 c0       	rjmp	.+398    	; 0xf6c <__fp_inf>
     dde:	51 11       	cpse	r21, r1
     de0:	50 c1       	rjmp	.+672    	; 0x1082 <__fp_szero>
     de2:	f3 c0       	rjmp	.+486    	; 0xfca <__fp_nan>

00000de4 <__divsf3x>:
     de4:	14 d1       	rcall	.+552    	; 0x100e <__fp_split3>
     de6:	98 f3       	brcs	.-26     	; 0xdce <__divsf3+0x4>

00000de8 <__divsf3_pse>:
     de8:	99 23       	and	r25, r25
     dea:	c9 f3       	breq	.-14     	; 0xdde <__divsf3+0x14>
     dec:	55 23       	and	r21, r21
     dee:	b1 f3       	breq	.-20     	; 0xddc <__divsf3+0x12>
     df0:	95 1b       	sub	r25, r21
     df2:	55 0b       	sbc	r21, r21
     df4:	bb 27       	eor	r27, r27
     df6:	aa 27       	eor	r26, r26
     df8:	62 17       	cp	r22, r18
     dfa:	73 07       	cpc	r23, r19
     dfc:	84 07       	cpc	r24, r20
     dfe:	38 f0       	brcs	.+14     	; 0xe0e <__divsf3_pse+0x26>
     e00:	9f 5f       	subi	r25, 0xFF	; 255
     e02:	5f 4f       	sbci	r21, 0xFF	; 255
     e04:	22 0f       	add	r18, r18
     e06:	33 1f       	adc	r19, r19
     e08:	44 1f       	adc	r20, r20
     e0a:	aa 1f       	adc	r26, r26
     e0c:	a9 f3       	breq	.-22     	; 0xdf8 <__divsf3_pse+0x10>
     e0e:	33 d0       	rcall	.+102    	; 0xe76 <__divsf3_pse+0x8e>
     e10:	0e 2e       	mov	r0, r30
     e12:	3a f0       	brmi	.+14     	; 0xe22 <__divsf3_pse+0x3a>
     e14:	e0 e8       	ldi	r30, 0x80	; 128
     e16:	30 d0       	rcall	.+96     	; 0xe78 <__divsf3_pse+0x90>
     e18:	91 50       	subi	r25, 0x01	; 1
     e1a:	50 40       	sbci	r21, 0x00	; 0
     e1c:	e6 95       	lsr	r30
     e1e:	00 1c       	adc	r0, r0
     e20:	ca f7       	brpl	.-14     	; 0xe14 <__divsf3_pse+0x2c>
     e22:	29 d0       	rcall	.+82     	; 0xe76 <__divsf3_pse+0x8e>
     e24:	fe 2f       	mov	r31, r30
     e26:	27 d0       	rcall	.+78     	; 0xe76 <__divsf3_pse+0x8e>
     e28:	66 0f       	add	r22, r22
     e2a:	77 1f       	adc	r23, r23
     e2c:	88 1f       	adc	r24, r24
     e2e:	bb 1f       	adc	r27, r27
     e30:	26 17       	cp	r18, r22
     e32:	37 07       	cpc	r19, r23
     e34:	48 07       	cpc	r20, r24
     e36:	ab 07       	cpc	r26, r27
     e38:	b0 e8       	ldi	r27, 0x80	; 128
     e3a:	09 f0       	breq	.+2      	; 0xe3e <__divsf3_pse+0x56>
     e3c:	bb 0b       	sbc	r27, r27
     e3e:	80 2d       	mov	r24, r0
     e40:	bf 01       	movw	r22, r30
     e42:	ff 27       	eor	r31, r31
     e44:	93 58       	subi	r25, 0x83	; 131
     e46:	5f 4f       	sbci	r21, 0xFF	; 255
     e48:	2a f0       	brmi	.+10     	; 0xe54 <__divsf3_pse+0x6c>
     e4a:	9e 3f       	cpi	r25, 0xFE	; 254
     e4c:	51 05       	cpc	r21, r1
     e4e:	68 f0       	brcs	.+26     	; 0xe6a <__divsf3_pse+0x82>
     e50:	8d c0       	rjmp	.+282    	; 0xf6c <__fp_inf>
     e52:	17 c1       	rjmp	.+558    	; 0x1082 <__fp_szero>
     e54:	5f 3f       	cpi	r21, 0xFF	; 255
     e56:	ec f3       	brlt	.-6      	; 0xe52 <__divsf3_pse+0x6a>
     e58:	98 3e       	cpi	r25, 0xE8	; 232
     e5a:	dc f3       	brlt	.-10     	; 0xe52 <__divsf3_pse+0x6a>
     e5c:	86 95       	lsr	r24
     e5e:	77 95       	ror	r23
     e60:	67 95       	ror	r22
     e62:	b7 95       	ror	r27
     e64:	f7 95       	ror	r31
     e66:	9f 5f       	subi	r25, 0xFF	; 255
     e68:	c9 f7       	brne	.-14     	; 0xe5c <__divsf3_pse+0x74>
     e6a:	88 0f       	add	r24, r24
     e6c:	91 1d       	adc	r25, r1
     e6e:	96 95       	lsr	r25
     e70:	87 95       	ror	r24
     e72:	97 f9       	bld	r25, 7
     e74:	08 95       	ret
     e76:	e1 e0       	ldi	r30, 0x01	; 1
     e78:	66 0f       	add	r22, r22
     e7a:	77 1f       	adc	r23, r23
     e7c:	88 1f       	adc	r24, r24
     e7e:	bb 1f       	adc	r27, r27
     e80:	62 17       	cp	r22, r18
     e82:	73 07       	cpc	r23, r19
     e84:	84 07       	cpc	r24, r20
     e86:	ba 07       	cpc	r27, r26
     e88:	20 f0       	brcs	.+8      	; 0xe92 <__divsf3_pse+0xaa>
     e8a:	62 1b       	sub	r22, r18
     e8c:	73 0b       	sbc	r23, r19
     e8e:	84 0b       	sbc	r24, r20
     e90:	ba 0b       	sbc	r27, r26
     e92:	ee 1f       	adc	r30, r30
     e94:	88 f7       	brcc	.-30     	; 0xe78 <__divsf3_pse+0x90>
     e96:	e0 95       	com	r30
     e98:	08 95       	ret

00000e9a <__fixunssfsi>:
     e9a:	c1 d0       	rcall	.+386    	; 0x101e <__fp_splitA>
     e9c:	88 f0       	brcs	.+34     	; 0xec0 <__fixunssfsi+0x26>
     e9e:	9f 57       	subi	r25, 0x7F	; 127
     ea0:	90 f0       	brcs	.+36     	; 0xec6 <__fixunssfsi+0x2c>
     ea2:	b9 2f       	mov	r27, r25
     ea4:	99 27       	eor	r25, r25
     ea6:	b7 51       	subi	r27, 0x17	; 23
     ea8:	a0 f0       	brcs	.+40     	; 0xed2 <__fixunssfsi+0x38>
     eaa:	d1 f0       	breq	.+52     	; 0xee0 <__fixunssfsi+0x46>
     eac:	66 0f       	add	r22, r22
     eae:	77 1f       	adc	r23, r23
     eb0:	88 1f       	adc	r24, r24
     eb2:	99 1f       	adc	r25, r25
     eb4:	1a f0       	brmi	.+6      	; 0xebc <__fixunssfsi+0x22>
     eb6:	ba 95       	dec	r27
     eb8:	c9 f7       	brne	.-14     	; 0xeac <__fixunssfsi+0x12>
     eba:	12 c0       	rjmp	.+36     	; 0xee0 <__fixunssfsi+0x46>
     ebc:	b1 30       	cpi	r27, 0x01	; 1
     ebe:	81 f0       	breq	.+32     	; 0xee0 <__fixunssfsi+0x46>
     ec0:	df d0       	rcall	.+446    	; 0x1080 <__fp_zero>
     ec2:	b1 e0       	ldi	r27, 0x01	; 1
     ec4:	08 95       	ret
     ec6:	dc c0       	rjmp	.+440    	; 0x1080 <__fp_zero>
     ec8:	67 2f       	mov	r22, r23
     eca:	78 2f       	mov	r23, r24
     ecc:	88 27       	eor	r24, r24
     ece:	b8 5f       	subi	r27, 0xF8	; 248
     ed0:	39 f0       	breq	.+14     	; 0xee0 <__fixunssfsi+0x46>
     ed2:	b9 3f       	cpi	r27, 0xF9	; 249
     ed4:	cc f3       	brlt	.-14     	; 0xec8 <__fixunssfsi+0x2e>
     ed6:	86 95       	lsr	r24
     ed8:	77 95       	ror	r23
     eda:	67 95       	ror	r22
     edc:	b3 95       	inc	r27
     ede:	d9 f7       	brne	.-10     	; 0xed6 <__fixunssfsi+0x3c>
     ee0:	3e f4       	brtc	.+14     	; 0xef0 <__fixunssfsi+0x56>
     ee2:	90 95       	com	r25
     ee4:	80 95       	com	r24
     ee6:	70 95       	com	r23
     ee8:	61 95       	neg	r22
     eea:	7f 4f       	sbci	r23, 0xFF	; 255
     eec:	8f 4f       	sbci	r24, 0xFF	; 255
     eee:	9f 4f       	sbci	r25, 0xFF	; 255
     ef0:	08 95       	ret

00000ef2 <__floatunsisf>:
     ef2:	e8 94       	clt
     ef4:	09 c0       	rjmp	.+18     	; 0xf08 <__floatsisf+0x12>

00000ef6 <__floatsisf>:
     ef6:	97 fb       	bst	r25, 7
     ef8:	3e f4       	brtc	.+14     	; 0xf08 <__floatsisf+0x12>
     efa:	90 95       	com	r25
     efc:	80 95       	com	r24
     efe:	70 95       	com	r23
     f00:	61 95       	neg	r22
     f02:	7f 4f       	sbci	r23, 0xFF	; 255
     f04:	8f 4f       	sbci	r24, 0xFF	; 255
     f06:	9f 4f       	sbci	r25, 0xFF	; 255
     f08:	99 23       	and	r25, r25
     f0a:	a9 f0       	breq	.+42     	; 0xf36 <__floatsisf+0x40>
     f0c:	f9 2f       	mov	r31, r25
     f0e:	96 e9       	ldi	r25, 0x96	; 150
     f10:	bb 27       	eor	r27, r27
     f12:	93 95       	inc	r25
     f14:	f6 95       	lsr	r31
     f16:	87 95       	ror	r24
     f18:	77 95       	ror	r23
     f1a:	67 95       	ror	r22
     f1c:	b7 95       	ror	r27
     f1e:	f1 11       	cpse	r31, r1
     f20:	f8 cf       	rjmp	.-16     	; 0xf12 <__floatsisf+0x1c>
     f22:	fa f4       	brpl	.+62     	; 0xf62 <__floatsisf+0x6c>
     f24:	bb 0f       	add	r27, r27
     f26:	11 f4       	brne	.+4      	; 0xf2c <__floatsisf+0x36>
     f28:	60 ff       	sbrs	r22, 0
     f2a:	1b c0       	rjmp	.+54     	; 0xf62 <__floatsisf+0x6c>
     f2c:	6f 5f       	subi	r22, 0xFF	; 255
     f2e:	7f 4f       	sbci	r23, 0xFF	; 255
     f30:	8f 4f       	sbci	r24, 0xFF	; 255
     f32:	9f 4f       	sbci	r25, 0xFF	; 255
     f34:	16 c0       	rjmp	.+44     	; 0xf62 <__floatsisf+0x6c>
     f36:	88 23       	and	r24, r24
     f38:	11 f0       	breq	.+4      	; 0xf3e <__floatsisf+0x48>
     f3a:	96 e9       	ldi	r25, 0x96	; 150
     f3c:	11 c0       	rjmp	.+34     	; 0xf60 <__floatsisf+0x6a>
     f3e:	77 23       	and	r23, r23
     f40:	21 f0       	breq	.+8      	; 0xf4a <__floatsisf+0x54>
     f42:	9e e8       	ldi	r25, 0x8E	; 142
     f44:	87 2f       	mov	r24, r23
     f46:	76 2f       	mov	r23, r22
     f48:	05 c0       	rjmp	.+10     	; 0xf54 <__floatsisf+0x5e>
     f4a:	66 23       	and	r22, r22
     f4c:	71 f0       	breq	.+28     	; 0xf6a <__floatsisf+0x74>
     f4e:	96 e8       	ldi	r25, 0x86	; 134
     f50:	86 2f       	mov	r24, r22
     f52:	70 e0       	ldi	r23, 0x00	; 0
     f54:	60 e0       	ldi	r22, 0x00	; 0
     f56:	2a f0       	brmi	.+10     	; 0xf62 <__floatsisf+0x6c>
     f58:	9a 95       	dec	r25
     f5a:	66 0f       	add	r22, r22
     f5c:	77 1f       	adc	r23, r23
     f5e:	88 1f       	adc	r24, r24
     f60:	da f7       	brpl	.-10     	; 0xf58 <__floatsisf+0x62>
     f62:	88 0f       	add	r24, r24
     f64:	96 95       	lsr	r25
     f66:	87 95       	ror	r24
     f68:	97 f9       	bld	r25, 7
     f6a:	08 95       	ret

00000f6c <__fp_inf>:
     f6c:	97 f9       	bld	r25, 7
     f6e:	9f 67       	ori	r25, 0x7F	; 127
     f70:	80 e8       	ldi	r24, 0x80	; 128
     f72:	70 e0       	ldi	r23, 0x00	; 0
     f74:	60 e0       	ldi	r22, 0x00	; 0
     f76:	08 95       	ret

00000f78 <__fp_mintl>:
     f78:	88 23       	and	r24, r24
     f7a:	71 f4       	brne	.+28     	; 0xf98 <__fp_mintl+0x20>
     f7c:	77 23       	and	r23, r23
     f7e:	21 f0       	breq	.+8      	; 0xf88 <__fp_mintl+0x10>
     f80:	98 50       	subi	r25, 0x08	; 8
     f82:	87 2b       	or	r24, r23
     f84:	76 2f       	mov	r23, r22
     f86:	07 c0       	rjmp	.+14     	; 0xf96 <__fp_mintl+0x1e>
     f88:	66 23       	and	r22, r22
     f8a:	11 f4       	brne	.+4      	; 0xf90 <__fp_mintl+0x18>
     f8c:	99 27       	eor	r25, r25
     f8e:	0d c0       	rjmp	.+26     	; 0xfaa <__fp_mintl+0x32>
     f90:	90 51       	subi	r25, 0x10	; 16
     f92:	86 2b       	or	r24, r22
     f94:	70 e0       	ldi	r23, 0x00	; 0
     f96:	60 e0       	ldi	r22, 0x00	; 0
     f98:	2a f0       	brmi	.+10     	; 0xfa4 <__fp_mintl+0x2c>
     f9a:	9a 95       	dec	r25
     f9c:	66 0f       	add	r22, r22
     f9e:	77 1f       	adc	r23, r23
     fa0:	88 1f       	adc	r24, r24
     fa2:	da f7       	brpl	.-10     	; 0xf9a <__fp_mintl+0x22>
     fa4:	88 0f       	add	r24, r24
     fa6:	96 95       	lsr	r25
     fa8:	87 95       	ror	r24
     faa:	97 f9       	bld	r25, 7
     fac:	08 95       	ret

00000fae <__fp_mpack>:
     fae:	9f 3f       	cpi	r25, 0xFF	; 255
     fb0:	31 f0       	breq	.+12     	; 0xfbe <__fp_mpack_finite+0xc>

00000fb2 <__fp_mpack_finite>:
     fb2:	91 50       	subi	r25, 0x01	; 1
     fb4:	20 f4       	brcc	.+8      	; 0xfbe <__fp_mpack_finite+0xc>
     fb6:	87 95       	ror	r24
     fb8:	77 95       	ror	r23
     fba:	67 95       	ror	r22
     fbc:	b7 95       	ror	r27
     fbe:	88 0f       	add	r24, r24
     fc0:	91 1d       	adc	r25, r1
     fc2:	96 95       	lsr	r25
     fc4:	87 95       	ror	r24
     fc6:	97 f9       	bld	r25, 7
     fc8:	08 95       	ret

00000fca <__fp_nan>:
     fca:	9f ef       	ldi	r25, 0xFF	; 255
     fcc:	80 ec       	ldi	r24, 0xC0	; 192
     fce:	08 95       	ret

00000fd0 <__fp_pscA>:
     fd0:	00 24       	eor	r0, r0
     fd2:	0a 94       	dec	r0
     fd4:	16 16       	cp	r1, r22
     fd6:	17 06       	cpc	r1, r23
     fd8:	18 06       	cpc	r1, r24
     fda:	09 06       	cpc	r0, r25
     fdc:	08 95       	ret

00000fde <__fp_pscB>:
     fde:	00 24       	eor	r0, r0
     fe0:	0a 94       	dec	r0
     fe2:	12 16       	cp	r1, r18
     fe4:	13 06       	cpc	r1, r19
     fe6:	14 06       	cpc	r1, r20
     fe8:	05 06       	cpc	r0, r21
     fea:	08 95       	ret

00000fec <__fp_round>:
     fec:	09 2e       	mov	r0, r25
     fee:	03 94       	inc	r0
     ff0:	00 0c       	add	r0, r0
     ff2:	11 f4       	brne	.+4      	; 0xff8 <__fp_round+0xc>
     ff4:	88 23       	and	r24, r24
     ff6:	52 f0       	brmi	.+20     	; 0x100c <__DATA_REGION_LENGTH__+0xc>
     ff8:	bb 0f       	add	r27, r27
     ffa:	40 f4       	brcc	.+16     	; 0x100c <__DATA_REGION_LENGTH__+0xc>
     ffc:	bf 2b       	or	r27, r31
     ffe:	11 f4       	brne	.+4      	; 0x1004 <__DATA_REGION_LENGTH__+0x4>
    1000:	60 ff       	sbrs	r22, 0
    1002:	04 c0       	rjmp	.+8      	; 0x100c <__DATA_REGION_LENGTH__+0xc>
    1004:	6f 5f       	subi	r22, 0xFF	; 255
    1006:	7f 4f       	sbci	r23, 0xFF	; 255
    1008:	8f 4f       	sbci	r24, 0xFF	; 255
    100a:	9f 4f       	sbci	r25, 0xFF	; 255
    100c:	08 95       	ret

0000100e <__fp_split3>:
    100e:	57 fd       	sbrc	r21, 7
    1010:	90 58       	subi	r25, 0x80	; 128
    1012:	44 0f       	add	r20, r20
    1014:	55 1f       	adc	r21, r21
    1016:	59 f0       	breq	.+22     	; 0x102e <__fp_splitA+0x10>
    1018:	5f 3f       	cpi	r21, 0xFF	; 255
    101a:	71 f0       	breq	.+28     	; 0x1038 <__fp_splitA+0x1a>
    101c:	47 95       	ror	r20

0000101e <__fp_splitA>:
    101e:	88 0f       	add	r24, r24
    1020:	97 fb       	bst	r25, 7
    1022:	99 1f       	adc	r25, r25
    1024:	61 f0       	breq	.+24     	; 0x103e <__fp_splitA+0x20>
    1026:	9f 3f       	cpi	r25, 0xFF	; 255
    1028:	79 f0       	breq	.+30     	; 0x1048 <__fp_splitA+0x2a>
    102a:	87 95       	ror	r24
    102c:	08 95       	ret
    102e:	12 16       	cp	r1, r18
    1030:	13 06       	cpc	r1, r19
    1032:	14 06       	cpc	r1, r20
    1034:	55 1f       	adc	r21, r21
    1036:	f2 cf       	rjmp	.-28     	; 0x101c <__fp_split3+0xe>
    1038:	46 95       	lsr	r20
    103a:	f1 df       	rcall	.-30     	; 0x101e <__fp_splitA>
    103c:	08 c0       	rjmp	.+16     	; 0x104e <__fp_splitA+0x30>
    103e:	16 16       	cp	r1, r22
    1040:	17 06       	cpc	r1, r23
    1042:	18 06       	cpc	r1, r24
    1044:	99 1f       	adc	r25, r25
    1046:	f1 cf       	rjmp	.-30     	; 0x102a <__fp_splitA+0xc>
    1048:	86 95       	lsr	r24
    104a:	71 05       	cpc	r23, r1
    104c:	61 05       	cpc	r22, r1
    104e:	08 94       	sec
    1050:	08 95       	ret

00001052 <__fp_trunc>:
    1052:	e5 df       	rcall	.-54     	; 0x101e <__fp_splitA>
    1054:	a0 f0       	brcs	.+40     	; 0x107e <__fp_trunc+0x2c>
    1056:	be e7       	ldi	r27, 0x7E	; 126
    1058:	b9 17       	cp	r27, r25
    105a:	88 f4       	brcc	.+34     	; 0x107e <__fp_trunc+0x2c>
    105c:	bb 27       	eor	r27, r27
    105e:	9f 38       	cpi	r25, 0x8F	; 143
    1060:	60 f4       	brcc	.+24     	; 0x107a <__fp_trunc+0x28>
    1062:	16 16       	cp	r1, r22
    1064:	b1 1d       	adc	r27, r1
    1066:	67 2f       	mov	r22, r23
    1068:	78 2f       	mov	r23, r24
    106a:	88 27       	eor	r24, r24
    106c:	98 5f       	subi	r25, 0xF8	; 248
    106e:	f7 cf       	rjmp	.-18     	; 0x105e <__fp_trunc+0xc>
    1070:	86 95       	lsr	r24
    1072:	77 95       	ror	r23
    1074:	67 95       	ror	r22
    1076:	b1 1d       	adc	r27, r1
    1078:	93 95       	inc	r25
    107a:	96 39       	cpi	r25, 0x96	; 150
    107c:	c8 f3       	brcs	.-14     	; 0x1070 <__fp_trunc+0x1e>
    107e:	08 95       	ret

00001080 <__fp_zero>:
    1080:	e8 94       	clt

00001082 <__fp_szero>:
    1082:	bb 27       	eor	r27, r27
    1084:	66 27       	eor	r22, r22
    1086:	77 27       	eor	r23, r23
    1088:	cb 01       	movw	r24, r22
    108a:	97 f9       	bld	r25, 7
    108c:	08 95       	ret

0000108e <__mulsf3>:
    108e:	0b d0       	rcall	.+22     	; 0x10a6 <__mulsf3x>
    1090:	ad cf       	rjmp	.-166    	; 0xfec <__fp_round>
    1092:	9e df       	rcall	.-196    	; 0xfd0 <__fp_pscA>
    1094:	28 f0       	brcs	.+10     	; 0x10a0 <__mulsf3+0x12>
    1096:	a3 df       	rcall	.-186    	; 0xfde <__fp_pscB>
    1098:	18 f0       	brcs	.+6      	; 0x10a0 <__mulsf3+0x12>
    109a:	95 23       	and	r25, r21
    109c:	09 f0       	breq	.+2      	; 0x10a0 <__mulsf3+0x12>
    109e:	66 cf       	rjmp	.-308    	; 0xf6c <__fp_inf>
    10a0:	94 cf       	rjmp	.-216    	; 0xfca <__fp_nan>
    10a2:	11 24       	eor	r1, r1
    10a4:	ee cf       	rjmp	.-36     	; 0x1082 <__fp_szero>

000010a6 <__mulsf3x>:
    10a6:	b3 df       	rcall	.-154    	; 0x100e <__fp_split3>
    10a8:	a0 f3       	brcs	.-24     	; 0x1092 <__mulsf3+0x4>

000010aa <__mulsf3_pse>:
    10aa:	95 9f       	mul	r25, r21
    10ac:	d1 f3       	breq	.-12     	; 0x10a2 <__mulsf3+0x14>
    10ae:	95 0f       	add	r25, r21
    10b0:	50 e0       	ldi	r21, 0x00	; 0
    10b2:	55 1f       	adc	r21, r21
    10b4:	62 9f       	mul	r22, r18
    10b6:	f0 01       	movw	r30, r0
    10b8:	72 9f       	mul	r23, r18
    10ba:	bb 27       	eor	r27, r27
    10bc:	f0 0d       	add	r31, r0
    10be:	b1 1d       	adc	r27, r1
    10c0:	63 9f       	mul	r22, r19
    10c2:	aa 27       	eor	r26, r26
    10c4:	f0 0d       	add	r31, r0
    10c6:	b1 1d       	adc	r27, r1
    10c8:	aa 1f       	adc	r26, r26
    10ca:	64 9f       	mul	r22, r20
    10cc:	66 27       	eor	r22, r22
    10ce:	b0 0d       	add	r27, r0
    10d0:	a1 1d       	adc	r26, r1
    10d2:	66 1f       	adc	r22, r22
    10d4:	82 9f       	mul	r24, r18
    10d6:	22 27       	eor	r18, r18
    10d8:	b0 0d       	add	r27, r0
    10da:	a1 1d       	adc	r26, r1
    10dc:	62 1f       	adc	r22, r18
    10de:	73 9f       	mul	r23, r19
    10e0:	b0 0d       	add	r27, r0
    10e2:	a1 1d       	adc	r26, r1
    10e4:	62 1f       	adc	r22, r18
    10e6:	83 9f       	mul	r24, r19
    10e8:	a0 0d       	add	r26, r0
    10ea:	61 1d       	adc	r22, r1
    10ec:	22 1f       	adc	r18, r18
    10ee:	74 9f       	mul	r23, r20
    10f0:	33 27       	eor	r19, r19
    10f2:	a0 0d       	add	r26, r0
    10f4:	61 1d       	adc	r22, r1
    10f6:	23 1f       	adc	r18, r19
    10f8:	84 9f       	mul	r24, r20
    10fa:	60 0d       	add	r22, r0
    10fc:	21 1d       	adc	r18, r1
    10fe:	82 2f       	mov	r24, r18
    1100:	76 2f       	mov	r23, r22
    1102:	6a 2f       	mov	r22, r26
    1104:	11 24       	eor	r1, r1
    1106:	9f 57       	subi	r25, 0x7F	; 127
    1108:	50 40       	sbci	r21, 0x00	; 0
    110a:	8a f0       	brmi	.+34     	; 0x112e <__stack+0x2f>
    110c:	e1 f0       	breq	.+56     	; 0x1146 <__stack+0x47>
    110e:	88 23       	and	r24, r24
    1110:	4a f0       	brmi	.+18     	; 0x1124 <__stack+0x25>
    1112:	ee 0f       	add	r30, r30
    1114:	ff 1f       	adc	r31, r31
    1116:	bb 1f       	adc	r27, r27
    1118:	66 1f       	adc	r22, r22
    111a:	77 1f       	adc	r23, r23
    111c:	88 1f       	adc	r24, r24
    111e:	91 50       	subi	r25, 0x01	; 1
    1120:	50 40       	sbci	r21, 0x00	; 0
    1122:	a9 f7       	brne	.-22     	; 0x110e <__stack+0xf>
    1124:	9e 3f       	cpi	r25, 0xFE	; 254
    1126:	51 05       	cpc	r21, r1
    1128:	70 f0       	brcs	.+28     	; 0x1146 <__stack+0x47>
    112a:	20 cf       	rjmp	.-448    	; 0xf6c <__fp_inf>
    112c:	aa cf       	rjmp	.-172    	; 0x1082 <__fp_szero>
    112e:	5f 3f       	cpi	r21, 0xFF	; 255
    1130:	ec f3       	brlt	.-6      	; 0x112c <__stack+0x2d>
    1132:	98 3e       	cpi	r25, 0xE8	; 232
    1134:	dc f3       	brlt	.-10     	; 0x112c <__stack+0x2d>
    1136:	86 95       	lsr	r24
    1138:	77 95       	ror	r23
    113a:	67 95       	ror	r22
    113c:	b7 95       	ror	r27
    113e:	f7 95       	ror	r31
    1140:	e7 95       	ror	r30
    1142:	9f 5f       	subi	r25, 0xFF	; 255
    1144:	c1 f7       	brne	.-16     	; 0x1136 <__stack+0x37>
    1146:	fe 2b       	or	r31, r30
    1148:	88 0f       	add	r24, r24
    114a:	91 1d       	adc	r25, r1
    114c:	96 95       	lsr	r25
    114e:	87 95       	ror	r24
    1150:	97 f9       	bld	r25, 7
    1152:	08 95       	ret

00001154 <__divmodhi4>:
    1154:	97 fb       	bst	r25, 7
    1156:	07 2e       	mov	r0, r23
    1158:	16 f4       	brtc	.+4      	; 0x115e <__divmodhi4+0xa>
    115a:	00 94       	com	r0
    115c:	06 d0       	rcall	.+12     	; 0x116a <__divmodhi4_neg1>
    115e:	77 fd       	sbrc	r23, 7
    1160:	08 d0       	rcall	.+16     	; 0x1172 <__divmodhi4_neg2>
    1162:	0b d0       	rcall	.+22     	; 0x117a <__udivmodhi4>
    1164:	07 fc       	sbrc	r0, 7
    1166:	05 d0       	rcall	.+10     	; 0x1172 <__divmodhi4_neg2>
    1168:	3e f4       	brtc	.+14     	; 0x1178 <__divmodhi4_exit>

0000116a <__divmodhi4_neg1>:
    116a:	90 95       	com	r25
    116c:	81 95       	neg	r24
    116e:	9f 4f       	sbci	r25, 0xFF	; 255
    1170:	08 95       	ret

00001172 <__divmodhi4_neg2>:
    1172:	70 95       	com	r23
    1174:	61 95       	neg	r22
    1176:	7f 4f       	sbci	r23, 0xFF	; 255

00001178 <__divmodhi4_exit>:
    1178:	08 95       	ret

0000117a <__udivmodhi4>:
    117a:	aa 1b       	sub	r26, r26
    117c:	bb 1b       	sub	r27, r27
    117e:	51 e1       	ldi	r21, 0x11	; 17
    1180:	07 c0       	rjmp	.+14     	; 0x1190 <__udivmodhi4_ep>

00001182 <__udivmodhi4_loop>:
    1182:	aa 1f       	adc	r26, r26
    1184:	bb 1f       	adc	r27, r27
    1186:	a6 17       	cp	r26, r22
    1188:	b7 07       	cpc	r27, r23
    118a:	10 f0       	brcs	.+4      	; 0x1190 <__udivmodhi4_ep>
    118c:	a6 1b       	sub	r26, r22
    118e:	b7 0b       	sbc	r27, r23

00001190 <__udivmodhi4_ep>:
    1190:	88 1f       	adc	r24, r24
    1192:	99 1f       	adc	r25, r25
    1194:	5a 95       	dec	r21
    1196:	a9 f7       	brne	.-22     	; 0x1182 <__udivmodhi4_loop>
    1198:	80 95       	com	r24
    119a:	90 95       	com	r25
    119c:	bc 01       	movw	r22, r24
    119e:	cd 01       	movw	r24, r26
    11a0:	08 95       	ret

000011a2 <sprintf>:
    11a2:	0f 93       	push	r16
    11a4:	1f 93       	push	r17
    11a6:	cf 93       	push	r28
    11a8:	df 93       	push	r29
    11aa:	cd b7       	in	r28, 0x3d	; 61
    11ac:	de b7       	in	r29, 0x3e	; 62
    11ae:	2e 97       	sbiw	r28, 0x0e	; 14
    11b0:	0f b6       	in	r0, 0x3f	; 63
    11b2:	f8 94       	cli
    11b4:	de bf       	out	0x3e, r29	; 62
    11b6:	0f be       	out	0x3f, r0	; 63
    11b8:	cd bf       	out	0x3d, r28	; 61
    11ba:	0d 89       	ldd	r16, Y+21	; 0x15
    11bc:	1e 89       	ldd	r17, Y+22	; 0x16
    11be:	86 e0       	ldi	r24, 0x06	; 6
    11c0:	8c 83       	std	Y+4, r24	; 0x04
    11c2:	1a 83       	std	Y+2, r17	; 0x02
    11c4:	09 83       	std	Y+1, r16	; 0x01
    11c6:	8f ef       	ldi	r24, 0xFF	; 255
    11c8:	9f e7       	ldi	r25, 0x7F	; 127
    11ca:	9e 83       	std	Y+6, r25	; 0x06
    11cc:	8d 83       	std	Y+5, r24	; 0x05
    11ce:	ae 01       	movw	r20, r28
    11d0:	47 5e       	subi	r20, 0xE7	; 231
    11d2:	5f 4f       	sbci	r21, 0xFF	; 255
    11d4:	6f 89       	ldd	r22, Y+23	; 0x17
    11d6:	78 8d       	ldd	r23, Y+24	; 0x18
    11d8:	ce 01       	movw	r24, r28
    11da:	01 96       	adiw	r24, 0x01	; 1
    11dc:	10 d0       	rcall	.+32     	; 0x11fe <vfprintf>
    11de:	ef 81       	ldd	r30, Y+7	; 0x07
    11e0:	f8 85       	ldd	r31, Y+8	; 0x08
    11e2:	e0 0f       	add	r30, r16
    11e4:	f1 1f       	adc	r31, r17
    11e6:	10 82       	st	Z, r1
    11e8:	2e 96       	adiw	r28, 0x0e	; 14
    11ea:	0f b6       	in	r0, 0x3f	; 63
    11ec:	f8 94       	cli
    11ee:	de bf       	out	0x3e, r29	; 62
    11f0:	0f be       	out	0x3f, r0	; 63
    11f2:	cd bf       	out	0x3d, r28	; 61
    11f4:	df 91       	pop	r29
    11f6:	cf 91       	pop	r28
    11f8:	1f 91       	pop	r17
    11fa:	0f 91       	pop	r16
    11fc:	08 95       	ret

000011fe <vfprintf>:
    11fe:	2f 92       	push	r2
    1200:	3f 92       	push	r3
    1202:	4f 92       	push	r4
    1204:	5f 92       	push	r5
    1206:	6f 92       	push	r6
    1208:	7f 92       	push	r7
    120a:	8f 92       	push	r8
    120c:	9f 92       	push	r9
    120e:	af 92       	push	r10
    1210:	bf 92       	push	r11
    1212:	cf 92       	push	r12
    1214:	df 92       	push	r13
    1216:	ef 92       	push	r14
    1218:	ff 92       	push	r15
    121a:	0f 93       	push	r16
    121c:	1f 93       	push	r17
    121e:	cf 93       	push	r28
    1220:	df 93       	push	r29
    1222:	cd b7       	in	r28, 0x3d	; 61
    1224:	de b7       	in	r29, 0x3e	; 62
    1226:	2b 97       	sbiw	r28, 0x0b	; 11
    1228:	0f b6       	in	r0, 0x3f	; 63
    122a:	f8 94       	cli
    122c:	de bf       	out	0x3e, r29	; 62
    122e:	0f be       	out	0x3f, r0	; 63
    1230:	cd bf       	out	0x3d, r28	; 61
    1232:	6c 01       	movw	r12, r24
    1234:	7b 01       	movw	r14, r22
    1236:	8a 01       	movw	r16, r20
    1238:	fc 01       	movw	r30, r24
    123a:	17 82       	std	Z+7, r1	; 0x07
    123c:	16 82       	std	Z+6, r1	; 0x06
    123e:	83 81       	ldd	r24, Z+3	; 0x03
    1240:	81 ff       	sbrs	r24, 1
    1242:	bf c1       	rjmp	.+894    	; 0x15c2 <vfprintf+0x3c4>
    1244:	ce 01       	movw	r24, r28
    1246:	01 96       	adiw	r24, 0x01	; 1
    1248:	3c 01       	movw	r6, r24
    124a:	f6 01       	movw	r30, r12
    124c:	93 81       	ldd	r25, Z+3	; 0x03
    124e:	f7 01       	movw	r30, r14
    1250:	93 fd       	sbrc	r25, 3
    1252:	85 91       	lpm	r24, Z+
    1254:	93 ff       	sbrs	r25, 3
    1256:	81 91       	ld	r24, Z+
    1258:	7f 01       	movw	r14, r30
    125a:	88 23       	and	r24, r24
    125c:	09 f4       	brne	.+2      	; 0x1260 <vfprintf+0x62>
    125e:	ad c1       	rjmp	.+858    	; 0x15ba <vfprintf+0x3bc>
    1260:	85 32       	cpi	r24, 0x25	; 37
    1262:	39 f4       	brne	.+14     	; 0x1272 <vfprintf+0x74>
    1264:	93 fd       	sbrc	r25, 3
    1266:	85 91       	lpm	r24, Z+
    1268:	93 ff       	sbrs	r25, 3
    126a:	81 91       	ld	r24, Z+
    126c:	7f 01       	movw	r14, r30
    126e:	85 32       	cpi	r24, 0x25	; 37
    1270:	21 f4       	brne	.+8      	; 0x127a <vfprintf+0x7c>
    1272:	b6 01       	movw	r22, r12
    1274:	90 e0       	ldi	r25, 0x00	; 0
    1276:	d6 d1       	rcall	.+940    	; 0x1624 <fputc>
    1278:	e8 cf       	rjmp	.-48     	; 0x124a <vfprintf+0x4c>
    127a:	91 2c       	mov	r9, r1
    127c:	21 2c       	mov	r2, r1
    127e:	31 2c       	mov	r3, r1
    1280:	ff e1       	ldi	r31, 0x1F	; 31
    1282:	f3 15       	cp	r31, r3
    1284:	d8 f0       	brcs	.+54     	; 0x12bc <vfprintf+0xbe>
    1286:	8b 32       	cpi	r24, 0x2B	; 43
    1288:	79 f0       	breq	.+30     	; 0x12a8 <vfprintf+0xaa>
    128a:	38 f4       	brcc	.+14     	; 0x129a <vfprintf+0x9c>
    128c:	80 32       	cpi	r24, 0x20	; 32
    128e:	79 f0       	breq	.+30     	; 0x12ae <vfprintf+0xb0>
    1290:	83 32       	cpi	r24, 0x23	; 35
    1292:	a1 f4       	brne	.+40     	; 0x12bc <vfprintf+0xbe>
    1294:	23 2d       	mov	r18, r3
    1296:	20 61       	ori	r18, 0x10	; 16
    1298:	1d c0       	rjmp	.+58     	; 0x12d4 <vfprintf+0xd6>
    129a:	8d 32       	cpi	r24, 0x2D	; 45
    129c:	61 f0       	breq	.+24     	; 0x12b6 <vfprintf+0xb8>
    129e:	80 33       	cpi	r24, 0x30	; 48
    12a0:	69 f4       	brne	.+26     	; 0x12bc <vfprintf+0xbe>
    12a2:	23 2d       	mov	r18, r3
    12a4:	21 60       	ori	r18, 0x01	; 1
    12a6:	16 c0       	rjmp	.+44     	; 0x12d4 <vfprintf+0xd6>
    12a8:	83 2d       	mov	r24, r3
    12aa:	82 60       	ori	r24, 0x02	; 2
    12ac:	38 2e       	mov	r3, r24
    12ae:	e3 2d       	mov	r30, r3
    12b0:	e4 60       	ori	r30, 0x04	; 4
    12b2:	3e 2e       	mov	r3, r30
    12b4:	2a c0       	rjmp	.+84     	; 0x130a <vfprintf+0x10c>
    12b6:	f3 2d       	mov	r31, r3
    12b8:	f8 60       	ori	r31, 0x08	; 8
    12ba:	1d c0       	rjmp	.+58     	; 0x12f6 <vfprintf+0xf8>
    12bc:	37 fc       	sbrc	r3, 7
    12be:	2d c0       	rjmp	.+90     	; 0x131a <vfprintf+0x11c>
    12c0:	20 ed       	ldi	r18, 0xD0	; 208
    12c2:	28 0f       	add	r18, r24
    12c4:	2a 30       	cpi	r18, 0x0A	; 10
    12c6:	40 f0       	brcs	.+16     	; 0x12d8 <vfprintf+0xda>
    12c8:	8e 32       	cpi	r24, 0x2E	; 46
    12ca:	b9 f4       	brne	.+46     	; 0x12fa <vfprintf+0xfc>
    12cc:	36 fc       	sbrc	r3, 6
    12ce:	75 c1       	rjmp	.+746    	; 0x15ba <vfprintf+0x3bc>
    12d0:	23 2d       	mov	r18, r3
    12d2:	20 64       	ori	r18, 0x40	; 64
    12d4:	32 2e       	mov	r3, r18
    12d6:	19 c0       	rjmp	.+50     	; 0x130a <vfprintf+0x10c>
    12d8:	36 fe       	sbrs	r3, 6
    12da:	06 c0       	rjmp	.+12     	; 0x12e8 <vfprintf+0xea>
    12dc:	8a e0       	ldi	r24, 0x0A	; 10
    12de:	98 9e       	mul	r9, r24
    12e0:	20 0d       	add	r18, r0
    12e2:	11 24       	eor	r1, r1
    12e4:	92 2e       	mov	r9, r18
    12e6:	11 c0       	rjmp	.+34     	; 0x130a <vfprintf+0x10c>
    12e8:	ea e0       	ldi	r30, 0x0A	; 10
    12ea:	2e 9e       	mul	r2, r30
    12ec:	20 0d       	add	r18, r0
    12ee:	11 24       	eor	r1, r1
    12f0:	22 2e       	mov	r2, r18
    12f2:	f3 2d       	mov	r31, r3
    12f4:	f0 62       	ori	r31, 0x20	; 32
    12f6:	3f 2e       	mov	r3, r31
    12f8:	08 c0       	rjmp	.+16     	; 0x130a <vfprintf+0x10c>
    12fa:	8c 36       	cpi	r24, 0x6C	; 108
    12fc:	21 f4       	brne	.+8      	; 0x1306 <vfprintf+0x108>
    12fe:	83 2d       	mov	r24, r3
    1300:	80 68       	ori	r24, 0x80	; 128
    1302:	38 2e       	mov	r3, r24
    1304:	02 c0       	rjmp	.+4      	; 0x130a <vfprintf+0x10c>
    1306:	88 36       	cpi	r24, 0x68	; 104
    1308:	41 f4       	brne	.+16     	; 0x131a <vfprintf+0x11c>
    130a:	f7 01       	movw	r30, r14
    130c:	93 fd       	sbrc	r25, 3
    130e:	85 91       	lpm	r24, Z+
    1310:	93 ff       	sbrs	r25, 3
    1312:	81 91       	ld	r24, Z+
    1314:	7f 01       	movw	r14, r30
    1316:	81 11       	cpse	r24, r1
    1318:	b3 cf       	rjmp	.-154    	; 0x1280 <vfprintf+0x82>
    131a:	98 2f       	mov	r25, r24
    131c:	9f 7d       	andi	r25, 0xDF	; 223
    131e:	95 54       	subi	r25, 0x45	; 69
    1320:	93 30       	cpi	r25, 0x03	; 3
    1322:	28 f4       	brcc	.+10     	; 0x132e <vfprintf+0x130>
    1324:	0c 5f       	subi	r16, 0xFC	; 252
    1326:	1f 4f       	sbci	r17, 0xFF	; 255
    1328:	9f e3       	ldi	r25, 0x3F	; 63
    132a:	99 83       	std	Y+1, r25	; 0x01
    132c:	0d c0       	rjmp	.+26     	; 0x1348 <vfprintf+0x14a>
    132e:	83 36       	cpi	r24, 0x63	; 99
    1330:	31 f0       	breq	.+12     	; 0x133e <vfprintf+0x140>
    1332:	83 37       	cpi	r24, 0x73	; 115
    1334:	71 f0       	breq	.+28     	; 0x1352 <vfprintf+0x154>
    1336:	83 35       	cpi	r24, 0x53	; 83
    1338:	09 f0       	breq	.+2      	; 0x133c <vfprintf+0x13e>
    133a:	55 c0       	rjmp	.+170    	; 0x13e6 <vfprintf+0x1e8>
    133c:	20 c0       	rjmp	.+64     	; 0x137e <vfprintf+0x180>
    133e:	f8 01       	movw	r30, r16
    1340:	80 81       	ld	r24, Z
    1342:	89 83       	std	Y+1, r24	; 0x01
    1344:	0e 5f       	subi	r16, 0xFE	; 254
    1346:	1f 4f       	sbci	r17, 0xFF	; 255
    1348:	88 24       	eor	r8, r8
    134a:	83 94       	inc	r8
    134c:	91 2c       	mov	r9, r1
    134e:	53 01       	movw	r10, r6
    1350:	12 c0       	rjmp	.+36     	; 0x1376 <vfprintf+0x178>
    1352:	28 01       	movw	r4, r16
    1354:	f2 e0       	ldi	r31, 0x02	; 2
    1356:	4f 0e       	add	r4, r31
    1358:	51 1c       	adc	r5, r1
    135a:	f8 01       	movw	r30, r16
    135c:	a0 80       	ld	r10, Z
    135e:	b1 80       	ldd	r11, Z+1	; 0x01
    1360:	36 fe       	sbrs	r3, 6
    1362:	03 c0       	rjmp	.+6      	; 0x136a <vfprintf+0x16c>
    1364:	69 2d       	mov	r22, r9
    1366:	70 e0       	ldi	r23, 0x00	; 0
    1368:	02 c0       	rjmp	.+4      	; 0x136e <vfprintf+0x170>
    136a:	6f ef       	ldi	r22, 0xFF	; 255
    136c:	7f ef       	ldi	r23, 0xFF	; 255
    136e:	c5 01       	movw	r24, r10
    1370:	4e d1       	rcall	.+668    	; 0x160e <strnlen>
    1372:	4c 01       	movw	r8, r24
    1374:	82 01       	movw	r16, r4
    1376:	f3 2d       	mov	r31, r3
    1378:	ff 77       	andi	r31, 0x7F	; 127
    137a:	3f 2e       	mov	r3, r31
    137c:	15 c0       	rjmp	.+42     	; 0x13a8 <vfprintf+0x1aa>
    137e:	28 01       	movw	r4, r16
    1380:	22 e0       	ldi	r18, 0x02	; 2
    1382:	42 0e       	add	r4, r18
    1384:	51 1c       	adc	r5, r1
    1386:	f8 01       	movw	r30, r16
    1388:	a0 80       	ld	r10, Z
    138a:	b1 80       	ldd	r11, Z+1	; 0x01
    138c:	36 fe       	sbrs	r3, 6
    138e:	03 c0       	rjmp	.+6      	; 0x1396 <vfprintf+0x198>
    1390:	69 2d       	mov	r22, r9
    1392:	70 e0       	ldi	r23, 0x00	; 0
    1394:	02 c0       	rjmp	.+4      	; 0x139a <vfprintf+0x19c>
    1396:	6f ef       	ldi	r22, 0xFF	; 255
    1398:	7f ef       	ldi	r23, 0xFF	; 255
    139a:	c5 01       	movw	r24, r10
    139c:	2d d1       	rcall	.+602    	; 0x15f8 <strnlen_P>
    139e:	4c 01       	movw	r8, r24
    13a0:	f3 2d       	mov	r31, r3
    13a2:	f0 68       	ori	r31, 0x80	; 128
    13a4:	3f 2e       	mov	r3, r31
    13a6:	82 01       	movw	r16, r4
    13a8:	33 fc       	sbrc	r3, 3
    13aa:	19 c0       	rjmp	.+50     	; 0x13de <vfprintf+0x1e0>
    13ac:	82 2d       	mov	r24, r2
    13ae:	90 e0       	ldi	r25, 0x00	; 0
    13b0:	88 16       	cp	r8, r24
    13b2:	99 06       	cpc	r9, r25
    13b4:	a0 f4       	brcc	.+40     	; 0x13de <vfprintf+0x1e0>
    13b6:	b6 01       	movw	r22, r12
    13b8:	80 e2       	ldi	r24, 0x20	; 32
    13ba:	90 e0       	ldi	r25, 0x00	; 0
    13bc:	33 d1       	rcall	.+614    	; 0x1624 <fputc>
    13be:	2a 94       	dec	r2
    13c0:	f5 cf       	rjmp	.-22     	; 0x13ac <vfprintf+0x1ae>
    13c2:	f5 01       	movw	r30, r10
    13c4:	37 fc       	sbrc	r3, 7
    13c6:	85 91       	lpm	r24, Z+
    13c8:	37 fe       	sbrs	r3, 7
    13ca:	81 91       	ld	r24, Z+
    13cc:	5f 01       	movw	r10, r30
    13ce:	b6 01       	movw	r22, r12
    13d0:	90 e0       	ldi	r25, 0x00	; 0
    13d2:	28 d1       	rcall	.+592    	; 0x1624 <fputc>
    13d4:	21 10       	cpse	r2, r1
    13d6:	2a 94       	dec	r2
    13d8:	21 e0       	ldi	r18, 0x01	; 1
    13da:	82 1a       	sub	r8, r18
    13dc:	91 08       	sbc	r9, r1
    13de:	81 14       	cp	r8, r1
    13e0:	91 04       	cpc	r9, r1
    13e2:	79 f7       	brne	.-34     	; 0x13c2 <vfprintf+0x1c4>
    13e4:	e1 c0       	rjmp	.+450    	; 0x15a8 <vfprintf+0x3aa>
    13e6:	84 36       	cpi	r24, 0x64	; 100
    13e8:	11 f0       	breq	.+4      	; 0x13ee <vfprintf+0x1f0>
    13ea:	89 36       	cpi	r24, 0x69	; 105
    13ec:	39 f5       	brne	.+78     	; 0x143c <vfprintf+0x23e>
    13ee:	f8 01       	movw	r30, r16
    13f0:	37 fe       	sbrs	r3, 7
    13f2:	07 c0       	rjmp	.+14     	; 0x1402 <vfprintf+0x204>
    13f4:	60 81       	ld	r22, Z
    13f6:	71 81       	ldd	r23, Z+1	; 0x01
    13f8:	82 81       	ldd	r24, Z+2	; 0x02
    13fa:	93 81       	ldd	r25, Z+3	; 0x03
    13fc:	0c 5f       	subi	r16, 0xFC	; 252
    13fe:	1f 4f       	sbci	r17, 0xFF	; 255
    1400:	08 c0       	rjmp	.+16     	; 0x1412 <vfprintf+0x214>
    1402:	60 81       	ld	r22, Z
    1404:	71 81       	ldd	r23, Z+1	; 0x01
    1406:	07 2e       	mov	r0, r23
    1408:	00 0c       	add	r0, r0
    140a:	88 0b       	sbc	r24, r24
    140c:	99 0b       	sbc	r25, r25
    140e:	0e 5f       	subi	r16, 0xFE	; 254
    1410:	1f 4f       	sbci	r17, 0xFF	; 255
    1412:	f3 2d       	mov	r31, r3
    1414:	ff 76       	andi	r31, 0x6F	; 111
    1416:	3f 2e       	mov	r3, r31
    1418:	97 ff       	sbrs	r25, 7
    141a:	09 c0       	rjmp	.+18     	; 0x142e <vfprintf+0x230>
    141c:	90 95       	com	r25
    141e:	80 95       	com	r24
    1420:	70 95       	com	r23
    1422:	61 95       	neg	r22
    1424:	7f 4f       	sbci	r23, 0xFF	; 255
    1426:	8f 4f       	sbci	r24, 0xFF	; 255
    1428:	9f 4f       	sbci	r25, 0xFF	; 255
    142a:	f0 68       	ori	r31, 0x80	; 128
    142c:	3f 2e       	mov	r3, r31
    142e:	2a e0       	ldi	r18, 0x0A	; 10
    1430:	30 e0       	ldi	r19, 0x00	; 0
    1432:	a3 01       	movw	r20, r6
    1434:	33 d1       	rcall	.+614    	; 0x169c <__ultoa_invert>
    1436:	88 2e       	mov	r8, r24
    1438:	86 18       	sub	r8, r6
    143a:	44 c0       	rjmp	.+136    	; 0x14c4 <vfprintf+0x2c6>
    143c:	85 37       	cpi	r24, 0x75	; 117
    143e:	31 f4       	brne	.+12     	; 0x144c <vfprintf+0x24e>
    1440:	23 2d       	mov	r18, r3
    1442:	2f 7e       	andi	r18, 0xEF	; 239
    1444:	b2 2e       	mov	r11, r18
    1446:	2a e0       	ldi	r18, 0x0A	; 10
    1448:	30 e0       	ldi	r19, 0x00	; 0
    144a:	25 c0       	rjmp	.+74     	; 0x1496 <vfprintf+0x298>
    144c:	93 2d       	mov	r25, r3
    144e:	99 7f       	andi	r25, 0xF9	; 249
    1450:	b9 2e       	mov	r11, r25
    1452:	8f 36       	cpi	r24, 0x6F	; 111
    1454:	c1 f0       	breq	.+48     	; 0x1486 <vfprintf+0x288>
    1456:	18 f4       	brcc	.+6      	; 0x145e <vfprintf+0x260>
    1458:	88 35       	cpi	r24, 0x58	; 88
    145a:	79 f0       	breq	.+30     	; 0x147a <vfprintf+0x27c>
    145c:	ae c0       	rjmp	.+348    	; 0x15ba <vfprintf+0x3bc>
    145e:	80 37       	cpi	r24, 0x70	; 112
    1460:	19 f0       	breq	.+6      	; 0x1468 <vfprintf+0x26a>
    1462:	88 37       	cpi	r24, 0x78	; 120
    1464:	21 f0       	breq	.+8      	; 0x146e <vfprintf+0x270>
    1466:	a9 c0       	rjmp	.+338    	; 0x15ba <vfprintf+0x3bc>
    1468:	e9 2f       	mov	r30, r25
    146a:	e0 61       	ori	r30, 0x10	; 16
    146c:	be 2e       	mov	r11, r30
    146e:	b4 fe       	sbrs	r11, 4
    1470:	0d c0       	rjmp	.+26     	; 0x148c <vfprintf+0x28e>
    1472:	fb 2d       	mov	r31, r11
    1474:	f4 60       	ori	r31, 0x04	; 4
    1476:	bf 2e       	mov	r11, r31
    1478:	09 c0       	rjmp	.+18     	; 0x148c <vfprintf+0x28e>
    147a:	34 fe       	sbrs	r3, 4
    147c:	0a c0       	rjmp	.+20     	; 0x1492 <vfprintf+0x294>
    147e:	29 2f       	mov	r18, r25
    1480:	26 60       	ori	r18, 0x06	; 6
    1482:	b2 2e       	mov	r11, r18
    1484:	06 c0       	rjmp	.+12     	; 0x1492 <vfprintf+0x294>
    1486:	28 e0       	ldi	r18, 0x08	; 8
    1488:	30 e0       	ldi	r19, 0x00	; 0
    148a:	05 c0       	rjmp	.+10     	; 0x1496 <vfprintf+0x298>
    148c:	20 e1       	ldi	r18, 0x10	; 16
    148e:	30 e0       	ldi	r19, 0x00	; 0
    1490:	02 c0       	rjmp	.+4      	; 0x1496 <vfprintf+0x298>
    1492:	20 e1       	ldi	r18, 0x10	; 16
    1494:	32 e0       	ldi	r19, 0x02	; 2
    1496:	f8 01       	movw	r30, r16
    1498:	b7 fe       	sbrs	r11, 7
    149a:	07 c0       	rjmp	.+14     	; 0x14aa <vfprintf+0x2ac>
    149c:	60 81       	ld	r22, Z
    149e:	71 81       	ldd	r23, Z+1	; 0x01
    14a0:	82 81       	ldd	r24, Z+2	; 0x02
    14a2:	93 81       	ldd	r25, Z+3	; 0x03
    14a4:	0c 5f       	subi	r16, 0xFC	; 252
    14a6:	1f 4f       	sbci	r17, 0xFF	; 255
    14a8:	06 c0       	rjmp	.+12     	; 0x14b6 <vfprintf+0x2b8>
    14aa:	60 81       	ld	r22, Z
    14ac:	71 81       	ldd	r23, Z+1	; 0x01
    14ae:	80 e0       	ldi	r24, 0x00	; 0
    14b0:	90 e0       	ldi	r25, 0x00	; 0
    14b2:	0e 5f       	subi	r16, 0xFE	; 254
    14b4:	1f 4f       	sbci	r17, 0xFF	; 255
    14b6:	a3 01       	movw	r20, r6
    14b8:	f1 d0       	rcall	.+482    	; 0x169c <__ultoa_invert>
    14ba:	88 2e       	mov	r8, r24
    14bc:	86 18       	sub	r8, r6
    14be:	fb 2d       	mov	r31, r11
    14c0:	ff 77       	andi	r31, 0x7F	; 127
    14c2:	3f 2e       	mov	r3, r31
    14c4:	36 fe       	sbrs	r3, 6
    14c6:	0d c0       	rjmp	.+26     	; 0x14e2 <vfprintf+0x2e4>
    14c8:	23 2d       	mov	r18, r3
    14ca:	2e 7f       	andi	r18, 0xFE	; 254
    14cc:	a2 2e       	mov	r10, r18
    14ce:	89 14       	cp	r8, r9
    14d0:	58 f4       	brcc	.+22     	; 0x14e8 <vfprintf+0x2ea>
    14d2:	34 fe       	sbrs	r3, 4
    14d4:	0b c0       	rjmp	.+22     	; 0x14ec <vfprintf+0x2ee>
    14d6:	32 fc       	sbrc	r3, 2
    14d8:	09 c0       	rjmp	.+18     	; 0x14ec <vfprintf+0x2ee>
    14da:	83 2d       	mov	r24, r3
    14dc:	8e 7e       	andi	r24, 0xEE	; 238
    14de:	a8 2e       	mov	r10, r24
    14e0:	05 c0       	rjmp	.+10     	; 0x14ec <vfprintf+0x2ee>
    14e2:	b8 2c       	mov	r11, r8
    14e4:	a3 2c       	mov	r10, r3
    14e6:	03 c0       	rjmp	.+6      	; 0x14ee <vfprintf+0x2f0>
    14e8:	b8 2c       	mov	r11, r8
    14ea:	01 c0       	rjmp	.+2      	; 0x14ee <vfprintf+0x2f0>
    14ec:	b9 2c       	mov	r11, r9
    14ee:	a4 fe       	sbrs	r10, 4
    14f0:	0f c0       	rjmp	.+30     	; 0x1510 <vfprintf+0x312>
    14f2:	fe 01       	movw	r30, r28
    14f4:	e8 0d       	add	r30, r8
    14f6:	f1 1d       	adc	r31, r1
    14f8:	80 81       	ld	r24, Z
    14fa:	80 33       	cpi	r24, 0x30	; 48
    14fc:	21 f4       	brne	.+8      	; 0x1506 <vfprintf+0x308>
    14fe:	9a 2d       	mov	r25, r10
    1500:	99 7e       	andi	r25, 0xE9	; 233
    1502:	a9 2e       	mov	r10, r25
    1504:	09 c0       	rjmp	.+18     	; 0x1518 <vfprintf+0x31a>
    1506:	a2 fe       	sbrs	r10, 2
    1508:	06 c0       	rjmp	.+12     	; 0x1516 <vfprintf+0x318>
    150a:	b3 94       	inc	r11
    150c:	b3 94       	inc	r11
    150e:	04 c0       	rjmp	.+8      	; 0x1518 <vfprintf+0x31a>
    1510:	8a 2d       	mov	r24, r10
    1512:	86 78       	andi	r24, 0x86	; 134
    1514:	09 f0       	breq	.+2      	; 0x1518 <vfprintf+0x31a>
    1516:	b3 94       	inc	r11
    1518:	a3 fc       	sbrc	r10, 3
    151a:	10 c0       	rjmp	.+32     	; 0x153c <vfprintf+0x33e>
    151c:	a0 fe       	sbrs	r10, 0
    151e:	06 c0       	rjmp	.+12     	; 0x152c <vfprintf+0x32e>
    1520:	b2 14       	cp	r11, r2
    1522:	80 f4       	brcc	.+32     	; 0x1544 <vfprintf+0x346>
    1524:	28 0c       	add	r2, r8
    1526:	92 2c       	mov	r9, r2
    1528:	9b 18       	sub	r9, r11
    152a:	0d c0       	rjmp	.+26     	; 0x1546 <vfprintf+0x348>
    152c:	b2 14       	cp	r11, r2
    152e:	58 f4       	brcc	.+22     	; 0x1546 <vfprintf+0x348>
    1530:	b6 01       	movw	r22, r12
    1532:	80 e2       	ldi	r24, 0x20	; 32
    1534:	90 e0       	ldi	r25, 0x00	; 0
    1536:	76 d0       	rcall	.+236    	; 0x1624 <fputc>
    1538:	b3 94       	inc	r11
    153a:	f8 cf       	rjmp	.-16     	; 0x152c <vfprintf+0x32e>
    153c:	b2 14       	cp	r11, r2
    153e:	18 f4       	brcc	.+6      	; 0x1546 <vfprintf+0x348>
    1540:	2b 18       	sub	r2, r11
    1542:	02 c0       	rjmp	.+4      	; 0x1548 <vfprintf+0x34a>
    1544:	98 2c       	mov	r9, r8
    1546:	21 2c       	mov	r2, r1
    1548:	a4 fe       	sbrs	r10, 4
    154a:	0f c0       	rjmp	.+30     	; 0x156a <vfprintf+0x36c>
    154c:	b6 01       	movw	r22, r12
    154e:	80 e3       	ldi	r24, 0x30	; 48
    1550:	90 e0       	ldi	r25, 0x00	; 0
    1552:	68 d0       	rcall	.+208    	; 0x1624 <fputc>
    1554:	a2 fe       	sbrs	r10, 2
    1556:	16 c0       	rjmp	.+44     	; 0x1584 <vfprintf+0x386>
    1558:	a1 fc       	sbrc	r10, 1
    155a:	03 c0       	rjmp	.+6      	; 0x1562 <vfprintf+0x364>
    155c:	88 e7       	ldi	r24, 0x78	; 120
    155e:	90 e0       	ldi	r25, 0x00	; 0
    1560:	02 c0       	rjmp	.+4      	; 0x1566 <vfprintf+0x368>
    1562:	88 e5       	ldi	r24, 0x58	; 88
    1564:	90 e0       	ldi	r25, 0x00	; 0
    1566:	b6 01       	movw	r22, r12
    1568:	0c c0       	rjmp	.+24     	; 0x1582 <vfprintf+0x384>
    156a:	8a 2d       	mov	r24, r10
    156c:	86 78       	andi	r24, 0x86	; 134
    156e:	51 f0       	breq	.+20     	; 0x1584 <vfprintf+0x386>
    1570:	a1 fe       	sbrs	r10, 1
    1572:	02 c0       	rjmp	.+4      	; 0x1578 <vfprintf+0x37a>
    1574:	8b e2       	ldi	r24, 0x2B	; 43
    1576:	01 c0       	rjmp	.+2      	; 0x157a <vfprintf+0x37c>
    1578:	80 e2       	ldi	r24, 0x20	; 32
    157a:	a7 fc       	sbrc	r10, 7
    157c:	8d e2       	ldi	r24, 0x2D	; 45
    157e:	b6 01       	movw	r22, r12
    1580:	90 e0       	ldi	r25, 0x00	; 0
    1582:	50 d0       	rcall	.+160    	; 0x1624 <fputc>
    1584:	89 14       	cp	r8, r9
    1586:	30 f4       	brcc	.+12     	; 0x1594 <vfprintf+0x396>
    1588:	b6 01       	movw	r22, r12
    158a:	80 e3       	ldi	r24, 0x30	; 48
    158c:	90 e0       	ldi	r25, 0x00	; 0
    158e:	4a d0       	rcall	.+148    	; 0x1624 <fputc>
    1590:	9a 94       	dec	r9
    1592:	f8 cf       	rjmp	.-16     	; 0x1584 <vfprintf+0x386>
    1594:	8a 94       	dec	r8
    1596:	f3 01       	movw	r30, r6
    1598:	e8 0d       	add	r30, r8
    159a:	f1 1d       	adc	r31, r1
    159c:	80 81       	ld	r24, Z
    159e:	b6 01       	movw	r22, r12
    15a0:	90 e0       	ldi	r25, 0x00	; 0
    15a2:	40 d0       	rcall	.+128    	; 0x1624 <fputc>
    15a4:	81 10       	cpse	r8, r1
    15a6:	f6 cf       	rjmp	.-20     	; 0x1594 <vfprintf+0x396>
    15a8:	22 20       	and	r2, r2
    15aa:	09 f4       	brne	.+2      	; 0x15ae <vfprintf+0x3b0>
    15ac:	4e ce       	rjmp	.-868    	; 0x124a <vfprintf+0x4c>
    15ae:	b6 01       	movw	r22, r12
    15b0:	80 e2       	ldi	r24, 0x20	; 32
    15b2:	90 e0       	ldi	r25, 0x00	; 0
    15b4:	37 d0       	rcall	.+110    	; 0x1624 <fputc>
    15b6:	2a 94       	dec	r2
    15b8:	f7 cf       	rjmp	.-18     	; 0x15a8 <vfprintf+0x3aa>
    15ba:	f6 01       	movw	r30, r12
    15bc:	86 81       	ldd	r24, Z+6	; 0x06
    15be:	97 81       	ldd	r25, Z+7	; 0x07
    15c0:	02 c0       	rjmp	.+4      	; 0x15c6 <vfprintf+0x3c8>
    15c2:	8f ef       	ldi	r24, 0xFF	; 255
    15c4:	9f ef       	ldi	r25, 0xFF	; 255
    15c6:	2b 96       	adiw	r28, 0x0b	; 11
    15c8:	0f b6       	in	r0, 0x3f	; 63
    15ca:	f8 94       	cli
    15cc:	de bf       	out	0x3e, r29	; 62
    15ce:	0f be       	out	0x3f, r0	; 63
    15d0:	cd bf       	out	0x3d, r28	; 61
    15d2:	df 91       	pop	r29
    15d4:	cf 91       	pop	r28
    15d6:	1f 91       	pop	r17
    15d8:	0f 91       	pop	r16
    15da:	ff 90       	pop	r15
    15dc:	ef 90       	pop	r14
    15de:	df 90       	pop	r13
    15e0:	cf 90       	pop	r12
    15e2:	bf 90       	pop	r11
    15e4:	af 90       	pop	r10
    15e6:	9f 90       	pop	r9
    15e8:	8f 90       	pop	r8
    15ea:	7f 90       	pop	r7
    15ec:	6f 90       	pop	r6
    15ee:	5f 90       	pop	r5
    15f0:	4f 90       	pop	r4
    15f2:	3f 90       	pop	r3
    15f4:	2f 90       	pop	r2
    15f6:	08 95       	ret

000015f8 <strnlen_P>:
    15f8:	fc 01       	movw	r30, r24
    15fa:	05 90       	lpm	r0, Z+
    15fc:	61 50       	subi	r22, 0x01	; 1
    15fe:	70 40       	sbci	r23, 0x00	; 0
    1600:	01 10       	cpse	r0, r1
    1602:	d8 f7       	brcc	.-10     	; 0x15fa <strnlen_P+0x2>
    1604:	80 95       	com	r24
    1606:	90 95       	com	r25
    1608:	8e 0f       	add	r24, r30
    160a:	9f 1f       	adc	r25, r31
    160c:	08 95       	ret

0000160e <strnlen>:
    160e:	fc 01       	movw	r30, r24
    1610:	61 50       	subi	r22, 0x01	; 1
    1612:	70 40       	sbci	r23, 0x00	; 0
    1614:	01 90       	ld	r0, Z+
    1616:	01 10       	cpse	r0, r1
    1618:	d8 f7       	brcc	.-10     	; 0x1610 <strnlen+0x2>
    161a:	80 95       	com	r24
    161c:	90 95       	com	r25
    161e:	8e 0f       	add	r24, r30
    1620:	9f 1f       	adc	r25, r31
    1622:	08 95       	ret

00001624 <fputc>:
    1624:	0f 93       	push	r16
    1626:	1f 93       	push	r17
    1628:	cf 93       	push	r28
    162a:	df 93       	push	r29
    162c:	fb 01       	movw	r30, r22
    162e:	23 81       	ldd	r18, Z+3	; 0x03
    1630:	21 fd       	sbrc	r18, 1
    1632:	03 c0       	rjmp	.+6      	; 0x163a <fputc+0x16>
    1634:	8f ef       	ldi	r24, 0xFF	; 255
    1636:	9f ef       	ldi	r25, 0xFF	; 255
    1638:	2c c0       	rjmp	.+88     	; 0x1692 <fputc+0x6e>
    163a:	22 ff       	sbrs	r18, 2
    163c:	16 c0       	rjmp	.+44     	; 0x166a <fputc+0x46>
    163e:	46 81       	ldd	r20, Z+6	; 0x06
    1640:	57 81       	ldd	r21, Z+7	; 0x07
    1642:	24 81       	ldd	r18, Z+4	; 0x04
    1644:	35 81       	ldd	r19, Z+5	; 0x05
    1646:	42 17       	cp	r20, r18
    1648:	53 07       	cpc	r21, r19
    164a:	44 f4       	brge	.+16     	; 0x165c <fputc+0x38>
    164c:	a0 81       	ld	r26, Z
    164e:	b1 81       	ldd	r27, Z+1	; 0x01
    1650:	9d 01       	movw	r18, r26
    1652:	2f 5f       	subi	r18, 0xFF	; 255
    1654:	3f 4f       	sbci	r19, 0xFF	; 255
    1656:	31 83       	std	Z+1, r19	; 0x01
    1658:	20 83       	st	Z, r18
    165a:	8c 93       	st	X, r24
    165c:	26 81       	ldd	r18, Z+6	; 0x06
    165e:	37 81       	ldd	r19, Z+7	; 0x07
    1660:	2f 5f       	subi	r18, 0xFF	; 255
    1662:	3f 4f       	sbci	r19, 0xFF	; 255
    1664:	37 83       	std	Z+7, r19	; 0x07
    1666:	26 83       	std	Z+6, r18	; 0x06
    1668:	14 c0       	rjmp	.+40     	; 0x1692 <fputc+0x6e>
    166a:	8b 01       	movw	r16, r22
    166c:	ec 01       	movw	r28, r24
    166e:	fb 01       	movw	r30, r22
    1670:	00 84       	ldd	r0, Z+8	; 0x08
    1672:	f1 85       	ldd	r31, Z+9	; 0x09
    1674:	e0 2d       	mov	r30, r0
    1676:	09 95       	icall
    1678:	89 2b       	or	r24, r25
    167a:	e1 f6       	brne	.-72     	; 0x1634 <fputc+0x10>
    167c:	d8 01       	movw	r26, r16
    167e:	16 96       	adiw	r26, 0x06	; 6
    1680:	8d 91       	ld	r24, X+
    1682:	9c 91       	ld	r25, X
    1684:	17 97       	sbiw	r26, 0x07	; 7
    1686:	01 96       	adiw	r24, 0x01	; 1
    1688:	17 96       	adiw	r26, 0x07	; 7
    168a:	9c 93       	st	X, r25
    168c:	8e 93       	st	-X, r24
    168e:	16 97       	sbiw	r26, 0x06	; 6
    1690:	ce 01       	movw	r24, r28
    1692:	df 91       	pop	r29
    1694:	cf 91       	pop	r28
    1696:	1f 91       	pop	r17
    1698:	0f 91       	pop	r16
    169a:	08 95       	ret

0000169c <__ultoa_invert>:
    169c:	fa 01       	movw	r30, r20
    169e:	aa 27       	eor	r26, r26
    16a0:	28 30       	cpi	r18, 0x08	; 8
    16a2:	51 f1       	breq	.+84     	; 0x16f8 <__ultoa_invert+0x5c>
    16a4:	20 31       	cpi	r18, 0x10	; 16
    16a6:	81 f1       	breq	.+96     	; 0x1708 <__ultoa_invert+0x6c>
    16a8:	e8 94       	clt
    16aa:	6f 93       	push	r22
    16ac:	6e 7f       	andi	r22, 0xFE	; 254
    16ae:	6e 5f       	subi	r22, 0xFE	; 254
    16b0:	7f 4f       	sbci	r23, 0xFF	; 255
    16b2:	8f 4f       	sbci	r24, 0xFF	; 255
    16b4:	9f 4f       	sbci	r25, 0xFF	; 255
    16b6:	af 4f       	sbci	r26, 0xFF	; 255
    16b8:	b1 e0       	ldi	r27, 0x01	; 1
    16ba:	3e d0       	rcall	.+124    	; 0x1738 <__ultoa_invert+0x9c>
    16bc:	b4 e0       	ldi	r27, 0x04	; 4
    16be:	3c d0       	rcall	.+120    	; 0x1738 <__ultoa_invert+0x9c>
    16c0:	67 0f       	add	r22, r23
    16c2:	78 1f       	adc	r23, r24
    16c4:	89 1f       	adc	r24, r25
    16c6:	9a 1f       	adc	r25, r26
    16c8:	a1 1d       	adc	r26, r1
    16ca:	68 0f       	add	r22, r24
    16cc:	79 1f       	adc	r23, r25
    16ce:	8a 1f       	adc	r24, r26
    16d0:	91 1d       	adc	r25, r1
    16d2:	a1 1d       	adc	r26, r1
    16d4:	6a 0f       	add	r22, r26
    16d6:	71 1d       	adc	r23, r1
    16d8:	81 1d       	adc	r24, r1
    16da:	91 1d       	adc	r25, r1
    16dc:	a1 1d       	adc	r26, r1
    16de:	20 d0       	rcall	.+64     	; 0x1720 <__ultoa_invert+0x84>
    16e0:	09 f4       	brne	.+2      	; 0x16e4 <__ultoa_invert+0x48>
    16e2:	68 94       	set
    16e4:	3f 91       	pop	r19
    16e6:	2a e0       	ldi	r18, 0x0A	; 10
    16e8:	26 9f       	mul	r18, r22
    16ea:	11 24       	eor	r1, r1
    16ec:	30 19       	sub	r19, r0
    16ee:	30 5d       	subi	r19, 0xD0	; 208
    16f0:	31 93       	st	Z+, r19
    16f2:	de f6       	brtc	.-74     	; 0x16aa <__ultoa_invert+0xe>
    16f4:	cf 01       	movw	r24, r30
    16f6:	08 95       	ret
    16f8:	46 2f       	mov	r20, r22
    16fa:	47 70       	andi	r20, 0x07	; 7
    16fc:	40 5d       	subi	r20, 0xD0	; 208
    16fe:	41 93       	st	Z+, r20
    1700:	b3 e0       	ldi	r27, 0x03	; 3
    1702:	0f d0       	rcall	.+30     	; 0x1722 <__ultoa_invert+0x86>
    1704:	c9 f7       	brne	.-14     	; 0x16f8 <__ultoa_invert+0x5c>
    1706:	f6 cf       	rjmp	.-20     	; 0x16f4 <__ultoa_invert+0x58>
    1708:	46 2f       	mov	r20, r22
    170a:	4f 70       	andi	r20, 0x0F	; 15
    170c:	40 5d       	subi	r20, 0xD0	; 208
    170e:	4a 33       	cpi	r20, 0x3A	; 58
    1710:	18 f0       	brcs	.+6      	; 0x1718 <__ultoa_invert+0x7c>
    1712:	49 5d       	subi	r20, 0xD9	; 217
    1714:	31 fd       	sbrc	r19, 1
    1716:	40 52       	subi	r20, 0x20	; 32
    1718:	41 93       	st	Z+, r20
    171a:	02 d0       	rcall	.+4      	; 0x1720 <__ultoa_invert+0x84>
    171c:	a9 f7       	brne	.-22     	; 0x1708 <__ultoa_invert+0x6c>
    171e:	ea cf       	rjmp	.-44     	; 0x16f4 <__ultoa_invert+0x58>
    1720:	b4 e0       	ldi	r27, 0x04	; 4
    1722:	a6 95       	lsr	r26
    1724:	97 95       	ror	r25
    1726:	87 95       	ror	r24
    1728:	77 95       	ror	r23
    172a:	67 95       	ror	r22
    172c:	ba 95       	dec	r27
    172e:	c9 f7       	brne	.-14     	; 0x1722 <__ultoa_invert+0x86>
    1730:	00 97       	sbiw	r24, 0x00	; 0
    1732:	61 05       	cpc	r22, r1
    1734:	71 05       	cpc	r23, r1
    1736:	08 95       	ret
    1738:	9b 01       	movw	r18, r22
    173a:	ac 01       	movw	r20, r24
    173c:	0a 2e       	mov	r0, r26
    173e:	06 94       	lsr	r0
    1740:	57 95       	ror	r21
    1742:	47 95       	ror	r20
    1744:	37 95       	ror	r19
    1746:	27 95       	ror	r18
    1748:	ba 95       	dec	r27
    174a:	c9 f7       	brne	.-14     	; 0x173e <__ultoa_invert+0xa2>
    174c:	62 0f       	add	r22, r18
    174e:	73 1f       	adc	r23, r19
    1750:	84 1f       	adc	r24, r20
    1752:	95 1f       	adc	r25, r21
    1754:	a0 1d       	adc	r26, r0
    1756:	08 95       	ret

00001758 <_exit>:
    1758:	f8 94       	cli

0000175a <__stop_program>:
    175a:	ff cf       	rjmp	.-2      	; 0x175a <__stop_program>
