{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1448056876302 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1448056876304 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 20 20:01:16 2015 " "Processing started: Fri Nov 20 20:01:16 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1448056876304 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1448056876304 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mips -c mips " "Command: quartus_map --read_settings_files=on --write_settings_files=off mips -c mips" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1448056876305 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1448056876682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula-comportamental " "Found design unit 1: ula-comportamental" {  } { { "vhdl/ula.vhd" "" { Text "/home/stark/workspace/mips/vhdl/ula.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448056877259 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "vhdl/ula.vhd" "" { Text "/home/stark/workspace/mips/vhdl/ula.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448056877259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448056877259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador-comportamental " "Found design unit 1: somador-comportamental" {  } { { "vhdl/somador.vhd" "" { Text "/home/stark/workspace/mips/vhdl/somador.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448056877260 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "vhdl/somador.vhd" "" { Text "/home/stark/workspace/mips/vhdl/somador.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448056877260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448056877260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/registrador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador-comportamental " "Found design unit 1: registrador-comportamental" {  } { { "vhdl/registrador.vhd" "" { Text "/home/stark/workspace/mips/vhdl/registrador.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448056877271 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "vhdl/registrador.vhd" "" { Text "/home/stark/workspace/mips/vhdl/registrador.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448056877271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448056877271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/operacaoULA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/operacaoULA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 operacaoULA-comportamental " "Found design unit 1: operacaoULA-comportamental" {  } { { "vhdl/operacaoULA.vhd" "" { Text "/home/stark/workspace/mips/vhdl/operacaoULA.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448056877273 ""} { "Info" "ISGN_ENTITY_NAME" "1 operacaoULA " "Found entity 1: operacaoULA" {  } { { "vhdl/operacaoULA.vhd" "" { Text "/home/stark/workspace/mips/vhdl/operacaoULA.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448056877273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448056877273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/multiplexador4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/multiplexador4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexador4x1-comportamental " "Found design unit 1: multiplexador4x1-comportamental" {  } { { "vhdl/multiplexador4x1.vhd" "" { Text "/home/stark/workspace/mips/vhdl/multiplexador4x1.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448056877274 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexador4x1 " "Found entity 1: multiplexador4x1" {  } { { "vhdl/multiplexador4x1.vhd" "" { Text "/home/stark/workspace/mips/vhdl/multiplexador4x1.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448056877274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448056877274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/multiplexador2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/multiplexador2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexador2x1-comportamental " "Found design unit 1: multiplexador2x1-comportamental" {  } { { "vhdl/multiplexador2x1.vhd" "" { Text "/home/stark/workspace/mips/vhdl/multiplexador2x1.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448056877275 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexador2x1 " "Found entity 1: multiplexador2x1" {  } { { "vhdl/multiplexador2x1.vhd" "" { Text "/home/stark/workspace/mips/vhdl/multiplexador2x1.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448056877275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448056877275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/mipsMulticiclo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/mipsMulticiclo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mipsMulticiclo-estrutural " "Found design unit 1: mipsMulticiclo-estrutural" {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448056877276 ""} { "Info" "ISGN_ENTITY_NAME" "1 mipsMulticiclo " "Found entity 1: mipsMulticiclo" {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448056877276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448056877276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/memoria.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria-comportamental " "Found design unit 1: memoria-comportamental" {  } { { "vhdl/memoria.vhd" "" { Text "/home/stark/workspace/mips/vhdl/memoria.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448056877277 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoria " "Found entity 1: memoria" {  } { { "vhdl/memoria.vhd" "" { Text "/home/stark/workspace/mips/vhdl/memoria.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448056877277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448056877277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/extensaoSinal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/extensaoSinal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extensaoSinal-comportamental " "Found design unit 1: extensaoSinal-comportamental" {  } { { "vhdl/extensaoSinal.vhd" "" { Text "/home/stark/workspace/mips/vhdl/extensaoSinal.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448056877278 ""} { "Info" "ISGN_ENTITY_NAME" "1 extensaoSinal " "Found entity 1: extensaoSinal" {  } { { "vhdl/extensaoSinal.vhd" "" { Text "/home/stark/workspace/mips/vhdl/extensaoSinal.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448056877278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448056877278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/deslocadorEsquerda.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/deslocadorEsquerda.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deslocadorEsquerda-comportamental " "Found design unit 1: deslocadorEsquerda-comportamental" {  } { { "vhdl/deslocadorEsquerda.vhd" "" { Text "/home/stark/workspace/mips/vhdl/deslocadorEsquerda.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448056877280 ""} { "Info" "ISGN_ENTITY_NAME" "1 deslocadorEsquerda " "Found entity 1: deslocadorEsquerda" {  } { { "vhdl/deslocadorEsquerda.vhd" "" { Text "/home/stark/workspace/mips/vhdl/deslocadorEsquerda.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448056877280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448056877280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/blocoOperativo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/blocoOperativo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 blocoOperativo-estrutural " "Found design unit 1: blocoOperativo-estrutural" {  } { { "vhdl/blocoOperativo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/blocoOperativo.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448056877314 ""} { "Info" "ISGN_ENTITY_NAME" "1 blocoOperativo " "Found entity 1: blocoOperativo" {  } { { "vhdl/blocoOperativo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/blocoOperativo.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448056877314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448056877314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/blocoControle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/blocoControle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 blocoControle-FSMcomportamental " "Found design unit 1: blocoControle-FSMcomportamental" {  } { { "vhdl/blocoControle.vhd" "" { Text "/home/stark/workspace/mips/vhdl/blocoControle.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448056877333 ""} { "Info" "ISGN_ENTITY_NAME" "1 blocoControle " "Found entity 1: blocoControle" {  } { { "vhdl/blocoControle.vhd" "" { Text "/home/stark/workspace/mips/vhdl/blocoControle.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448056877333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448056877333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/bancoRegistradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/bancoRegistradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradores-comportamental " "Found design unit 1: bancoRegistradores-comportamental" {  } { { "vhdl/bancoRegistradores.vhd" "" { Text "/home/stark/workspace/mips/vhdl/bancoRegistradores.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448056877338 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradores " "Found entity 1: bancoRegistradores" {  } { { "vhdl/bancoRegistradores.vhd" "" { Text "/home/stark/workspace/mips/vhdl/bancoRegistradores.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448056877338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448056877338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/memoriaFPGA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/memoriaFPGA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriafpga-SYN " "Found design unit 1: memoriafpga-SYN" {  } { { "vhdl/memoriaFPGA.vhd" "" { Text "/home/stark/workspace/mips/vhdl/memoriaFPGA.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448056877344 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaFPGA " "Found entity 1: memoriaFPGA" {  } { { "vhdl/memoriaFPGA.vhd" "" { Text "/home/stark/workspace/mips/vhdl/memoriaFPGA.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448056877344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448056877344 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mipsMulticiclo " "Elaborating entity \"mipsMulticiclo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1448056877443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blocoControle blocoControle:bloco_Controle " "Elaborating entity \"blocoControle\" for hierarchy \"blocoControle:bloco_Controle\"" {  } { { "vhdl/mipsMulticiclo.vhd" "bloco_Controle" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448056877448 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "actual_state blocoControle.vhd(52) " "VHDL Process Statement warning at blocoControle.vhd(52): signal \"actual_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhdl/blocoControle.vhd" "" { Text "/home/stark/workspace/mips/vhdl/blocoControle.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1448056877465 "|mipsMulticiclo|blocoControle:bloco_Controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "actual_state blocoControle.vhd(53) " "VHDL Process Statement warning at blocoControle.vhd(53): signal \"actual_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhdl/blocoControle.vhd" "" { Text "/home/stark/workspace/mips/vhdl/blocoControle.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1448056877465 "|mipsMulticiclo|blocoControle:bloco_Controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "actual_state blocoControle.vhd(104) " "VHDL Process Statement warning at blocoControle.vhd(104): signal \"actual_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhdl/blocoControle.vhd" "" { Text "/home/stark/workspace/mips/vhdl/blocoControle.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1448056877466 "|mipsMulticiclo|blocoControle:bloco_Controle"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blocoOperativo blocoOperativo:bloco_Operativo " "Elaborating entity \"blocoOperativo\" for hierarchy \"blocoOperativo:bloco_Operativo\"" {  } { { "vhdl/mipsMulticiclo.vhd" "bloco_Operativo" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448056877482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexador4x1 blocoOperativo:bloco_Operativo\|multiplexador4x1:MUX3 " "Elaborating entity \"multiplexador4x1\" for hierarchy \"blocoOperativo:bloco_Operativo\|multiplexador4x1:MUX3\"" {  } { { "vhdl/blocoOperativo.vhd" "MUX3" { Text "/home/stark/workspace/mips/vhdl/blocoOperativo.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448056877487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador blocoOperativo:bloco_Operativo\|registrador:ULAsaida " "Elaborating entity \"registrador\" for hierarchy \"blocoOperativo:bloco_Operativo\|registrador:ULAsaida\"" {  } { { "vhdl/blocoOperativo.vhd" "ULAsaida" { Text "/home/stark/workspace/mips/vhdl/blocoOperativo.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448056877489 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "actual_state registrador.vhd(47) " "VHDL Process Statement warning at registrador.vhd(47): signal \"actual_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhdl/registrador.vhd" "" { Text "/home/stark/workspace/mips/vhdl/registrador.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1448056877490 "|mipsMulticiclo|blocoOperativo:bloco_Operativo|registrador:ULAsaida"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "operacaoULA blocoOperativo:bloco_Operativo\|operacaoULA:operacao_ULA " "Elaborating entity \"operacaoULA\" for hierarchy \"blocoOperativo:bloco_Operativo\|operacaoULA:operacao_ULA\"" {  } { { "vhdl/blocoOperativo.vhd" "operacao_ULA" { Text "/home/stark/workspace/mips/vhdl/blocoOperativo.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448056877492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula blocoOperativo:bloco_Operativo\|ula:ULA1 " "Elaborating entity \"ula\" for hierarchy \"blocoOperativo:bloco_Operativo\|ula:ULA1\"" {  } { { "vhdl/blocoOperativo.vhd" "ULA1" { Text "/home/stark/workspace/mips/vhdl/blocoOperativo.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448056877493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extensaoSinal blocoOperativo:bloco_Operativo\|extensaoSinal:Extensao_SinalPC " "Elaborating entity \"extensaoSinal\" for hierarchy \"blocoOperativo:bloco_Operativo\|extensaoSinal:Extensao_SinalPC\"" {  } { { "vhdl/blocoOperativo.vhd" "Extensao_SinalPC" { Text "/home/stark/workspace/mips/vhdl/blocoOperativo.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448056877496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexador2x1 blocoOperativo:bloco_Operativo\|multiplexador2x1:MUXA " "Elaborating entity \"multiplexador2x1\" for hierarchy \"blocoOperativo:bloco_Operativo\|multiplexador2x1:MUXA\"" {  } { { "vhdl/blocoOperativo.vhd" "MUXA" { Text "/home/stark/workspace/mips/vhdl/blocoOperativo.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448056877499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deslocadorEsquerda blocoOperativo:bloco_Operativo\|deslocadorEsquerda:deslocador_Esquerda " "Elaborating entity \"deslocadorEsquerda\" for hierarchy \"blocoOperativo:bloco_Operativo\|deslocadorEsquerda:deslocador_Esquerda\"" {  } { { "vhdl/blocoOperativo.vhd" "deslocador_Esquerda" { Text "/home/stark/workspace/mips/vhdl/blocoOperativo.vhd" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448056877501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extensaoSinal blocoOperativo:bloco_Operativo\|extensaoSinal:Extensao_Sinal " "Elaborating entity \"extensaoSinal\" for hierarchy \"blocoOperativo:bloco_Operativo\|extensaoSinal:Extensao_Sinal\"" {  } { { "vhdl/blocoOperativo.vhd" "Extensao_Sinal" { Text "/home/stark/workspace/mips/vhdl/blocoOperativo.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448056877503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoRegistradores blocoOperativo:bloco_Operativo\|bancoRegistradores:REG " "Elaborating entity \"bancoRegistradores\" for hierarchy \"blocoOperativo:bloco_Operativo\|bancoRegistradores:REG\"" {  } { { "vhdl/blocoOperativo.vhd" "REG" { Text "/home/stark/workspace/mips/vhdl/blocoOperativo.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448056877506 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "actual_state bancoRegistradores.vhd(55) " "VHDL Process Statement warning at bancoRegistradores.vhd(55): signal \"actual_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhdl/bancoRegistradores.vhd" "" { Text "/home/stark/workspace/mips/vhdl/bancoRegistradores.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1448056877518 "|mipsMulticiclo|blocoOperativo:bloco_Operativo|bancoRegistradores:REG"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexador2x1 blocoOperativo:bloco_Operativo\|multiplexador2x1:MUX1 " "Elaborating entity \"multiplexador2x1\" for hierarchy \"blocoOperativo:bloco_Operativo\|multiplexador2x1:MUX1\"" {  } { { "vhdl/blocoOperativo.vhd" "MUX1" { Text "/home/stark/workspace/mips/vhdl/blocoOperativo.vhd" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448056877520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria blocoOperativo:bloco_Operativo\|memoria:Mem " "Elaborating entity \"memoria\" for hierarchy \"blocoOperativo:bloco_Operativo\|memoria:Mem\"" {  } { { "vhdl/blocoOperativo.vhd" "Mem" { Text "/home/stark/workspace/mips/vhdl/blocoOperativo.vhd" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448056877524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaFPGA blocoOperativo:bloco_Operativo\|memoria:Mem\|memoriaFPGA:\\memoria_1:0:memoria_i " "Elaborating entity \"memoriaFPGA\" for hierarchy \"blocoOperativo:bloco_Operativo\|memoria:Mem\|memoriaFPGA:\\memoria_1:0:memoria_i\"" {  } { { "vhdl/memoria.vhd" "\\memoria_1:0:memoria_i" { Text "/home/stark/workspace/mips/vhdl/memoria.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448056877527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram blocoOperativo:bloco_Operativo\|memoria:Mem\|memoriaFPGA:\\memoria_1:0:memoria_i\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"blocoOperativo:bloco_Operativo\|memoria:Mem\|memoriaFPGA:\\memoria_1:0:memoria_i\|altsyncram:altsyncram_component\"" {  } { { "vhdl/memoriaFPGA.vhd" "altsyncram_component" { Text "/home/stark/workspace/mips/vhdl/memoriaFPGA.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448056877629 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "blocoOperativo:bloco_Operativo\|memoria:Mem\|memoriaFPGA:\\memoria_1:0:memoria_i\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"blocoOperativo:bloco_Operativo\|memoria:Mem\|memoriaFPGA:\\memoria_1:0:memoria_i\|altsyncram:altsyncram_component\"" {  } { { "vhdl/memoriaFPGA.vhd" "" { Text "/home/stark/workspace/mips/vhdl/memoriaFPGA.vhd" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448056877631 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "blocoOperativo:bloco_Operativo\|memoria:Mem\|memoriaFPGA:\\memoria_1:0:memoria_i\|altsyncram:altsyncram_component " "Instantiated megafunction \"blocoOperativo:bloco_Operativo\|memoria:Mem\|memoriaFPGA:\\memoria_1:0:memoria_i\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448056877631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448056877631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448056877631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448056877631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448056877631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448056877631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448056877631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448056877631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448056877631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448056877631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448056877631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448056877631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448056877631 ""}  } { { "vhdl/memoriaFPGA.vhd" "" { Text "/home/stark/workspace/mips/vhdl/memoriaFPGA.vhd" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1448056877631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hua1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hua1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hua1 " "Found entity 1: altsyncram_hua1" {  } { { "db/altsyncram_hua1.tdf" "" { Text "/home/stark/workspace/mips/db/altsyncram_hua1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448056877692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448056877692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hua1 blocoOperativo:bloco_Operativo\|memoria:Mem\|memoriaFPGA:\\memoria_1:0:memoria_i\|altsyncram:altsyncram_component\|altsyncram_hua1:auto_generated " "Elaborating entity \"altsyncram_hua1\" for hierarchy \"blocoOperativo:bloco_Operativo\|memoria:Mem\|memoriaFPGA:\\memoria_1:0:memoria_i\|altsyncram:altsyncram_component\|altsyncram_hua1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/stark/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448056877693 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio\[0\] " "Inserted always-enabled tri-state buffer between \"gpio\[0\]\" and its non-tri-state driver." {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1448056879355 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio\[1\] " "Inserted always-enabled tri-state buffer between \"gpio\[1\]\" and its non-tri-state driver." {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1448056879355 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio\[2\] " "Inserted always-enabled tri-state buffer between \"gpio\[2\]\" and its non-tri-state driver." {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1448056879355 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio\[3\] " "Inserted always-enabled tri-state buffer between \"gpio\[3\]\" and its non-tri-state driver." {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1448056879355 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio\[4\] " "Inserted always-enabled tri-state buffer between \"gpio\[4\]\" and its non-tri-state driver." {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1448056879355 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio\[5\] " "Inserted always-enabled tri-state buffer between \"gpio\[5\]\" and its non-tri-state driver." {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1448056879355 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio\[6\] " "Inserted always-enabled tri-state buffer between \"gpio\[6\]\" and its non-tri-state driver." {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1448056879355 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio\[7\] " "Inserted always-enabled tri-state buffer between \"gpio\[7\]\" and its non-tri-state driver." {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1448056879355 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio\[8\] " "Inserted always-enabled tri-state buffer between \"gpio\[8\]\" and its non-tri-state driver." {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1448056879355 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio\[9\] " "Inserted always-enabled tri-state buffer between \"gpio\[9\]\" and its non-tri-state driver." {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1448056879355 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio\[10\] " "Inserted always-enabled tri-state buffer between \"gpio\[10\]\" and its non-tri-state driver." {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1448056879355 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio\[11\] " "Inserted always-enabled tri-state buffer between \"gpio\[11\]\" and its non-tri-state driver." {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1448056879355 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio\[12\] " "Inserted always-enabled tri-state buffer between \"gpio\[12\]\" and its non-tri-state driver." {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1448056879355 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio\[13\] " "Inserted always-enabled tri-state buffer between \"gpio\[13\]\" and its non-tri-state driver." {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1448056879355 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio\[14\] " "Inserted always-enabled tri-state buffer between \"gpio\[14\]\" and its non-tri-state driver." {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1448056879355 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio\[15\] " "Inserted always-enabled tri-state buffer between \"gpio\[15\]\" and its non-tri-state driver." {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1448056879355 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio\[16\] " "Inserted always-enabled tri-state buffer between \"gpio\[16\]\" and its non-tri-state driver." {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1448056879355 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio\[17\] " "Inserted always-enabled tri-state buffer between \"gpio\[17\]\" and its non-tri-state driver." {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1448056879355 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio\[18\] " "Inserted always-enabled tri-state buffer between \"gpio\[18\]\" and its non-tri-state driver." {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1448056879355 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio\[19\] " "Inserted always-enabled tri-state buffer between \"gpio\[19\]\" and its non-tri-state driver." {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1448056879355 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio\[20\] " "Inserted always-enabled tri-state buffer between \"gpio\[20\]\" and its non-tri-state driver." {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1448056879355 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio\[21\] " "Inserted always-enabled tri-state buffer between \"gpio\[21\]\" and its non-tri-state driver." {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1448056879355 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio\[22\] " "Inserted always-enabled tri-state buffer between \"gpio\[22\]\" and its non-tri-state driver." {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1448056879355 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio\[23\] " "Inserted always-enabled tri-state buffer between \"gpio\[23\]\" and its non-tri-state driver." {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1448056879355 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio\[24\] " "Inserted always-enabled tri-state buffer between \"gpio\[24\]\" and its non-tri-state driver." {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1448056879355 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio\[25\] " "Inserted always-enabled tri-state buffer between \"gpio\[25\]\" and its non-tri-state driver." {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1448056879355 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio\[26\] " "Inserted always-enabled tri-state buffer between \"gpio\[26\]\" and its non-tri-state driver." {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1448056879355 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio\[27\] " "Inserted always-enabled tri-state buffer between \"gpio\[27\]\" and its non-tri-state driver." {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1448056879355 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio\[28\] " "Inserted always-enabled tri-state buffer between \"gpio\[28\]\" and its non-tri-state driver." {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1448056879355 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio\[29\] " "Inserted always-enabled tri-state buffer between \"gpio\[29\]\" and its non-tri-state driver." {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1448056879355 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio\[30\] " "Inserted always-enabled tri-state buffer between \"gpio\[30\]\" and its non-tri-state driver." {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1448056879355 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio\[31\] " "Inserted always-enabled tri-state buffer between \"gpio\[31\]\" and its non-tri-state driver." {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1448056879355 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1448056879355 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "gpio\[0\]~synth " "Node \"gpio\[0\]~synth\"" {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448056879883 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio\[1\]~synth " "Node \"gpio\[1\]~synth\"" {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448056879883 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio\[2\]~synth " "Node \"gpio\[2\]~synth\"" {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448056879883 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio\[3\]~synth " "Node \"gpio\[3\]~synth\"" {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448056879883 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio\[4\]~synth " "Node \"gpio\[4\]~synth\"" {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448056879883 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio\[5\]~synth " "Node \"gpio\[5\]~synth\"" {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448056879883 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio\[6\]~synth " "Node \"gpio\[6\]~synth\"" {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448056879883 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio\[7\]~synth " "Node \"gpio\[7\]~synth\"" {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448056879883 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio\[8\]~synth " "Node \"gpio\[8\]~synth\"" {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448056879883 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio\[9\]~synth " "Node \"gpio\[9\]~synth\"" {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448056879883 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio\[10\]~synth " "Node \"gpio\[10\]~synth\"" {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448056879883 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio\[11\]~synth " "Node \"gpio\[11\]~synth\"" {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448056879883 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio\[12\]~synth " "Node \"gpio\[12\]~synth\"" {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448056879883 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio\[13\]~synth " "Node \"gpio\[13\]~synth\"" {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448056879883 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio\[14\]~synth " "Node \"gpio\[14\]~synth\"" {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448056879883 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio\[15\]~synth " "Node \"gpio\[15\]~synth\"" {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448056879883 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio\[16\]~synth " "Node \"gpio\[16\]~synth\"" {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448056879883 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio\[17\]~synth " "Node \"gpio\[17\]~synth\"" {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448056879883 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio\[18\]~synth " "Node \"gpio\[18\]~synth\"" {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448056879883 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio\[19\]~synth " "Node \"gpio\[19\]~synth\"" {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448056879883 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio\[20\]~synth " "Node \"gpio\[20\]~synth\"" {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448056879883 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio\[21\]~synth " "Node \"gpio\[21\]~synth\"" {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448056879883 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio\[22\]~synth " "Node \"gpio\[22\]~synth\"" {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448056879883 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio\[23\]~synth " "Node \"gpio\[23\]~synth\"" {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448056879883 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio\[24\]~synth " "Node \"gpio\[24\]~synth\"" {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448056879883 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio\[25\]~synth " "Node \"gpio\[25\]~synth\"" {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448056879883 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio\[26\]~synth " "Node \"gpio\[26\]~synth\"" {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448056879883 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio\[27\]~synth " "Node \"gpio\[27\]~synth\"" {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448056879883 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio\[28\]~synth " "Node \"gpio\[28\]~synth\"" {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448056879883 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio\[29\]~synth " "Node \"gpio\[29\]~synth\"" {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448056879883 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio\[30\]~synth " "Node \"gpio\[30\]~synth\"" {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448056879883 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio\[31\]~synth " "Node \"gpio\[31\]~synth\"" {  } { { "vhdl/mipsMulticiclo.vhd" "" { Text "/home/stark/workspace/mips/vhdl/mipsMulticiclo.vhd" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448056879883 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1448056879883 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1448056881313 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448056881313 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2944 " "Implemented 2944 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1448056881631 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1448056881631 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1448056881631 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2878 " "Implemented 2878 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1448056881631 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1448056881631 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1448056881631 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 72 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 72 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "387 " "Peak virtual memory: 387 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1448056881653 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 20 20:01:21 2015 " "Processing ended: Fri Nov 20 20:01:21 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1448056881653 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1448056881653 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1448056881653 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1448056881653 ""}
