
PID.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a37c  080001e8  080001e8  000101e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000488  0800a568  0800a568  0001a568  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a9f0  0800a9f0  000209c8  2**0
                  CONTENTS
  4 .ARM          00000008  0800a9f0  0800a9f0  0001a9f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a9f8  0800a9f8  000209c8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0800a9f8  0800a9f8  0001a9f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800aa00  0800aa00  0001aa00  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000009c8  20000000  0800aa04  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004a0  200009c8  0800b3cc  000209c8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000e68  0800b3cc  00020e68  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000209c8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d3d7  00000000  00000000  000209f1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002518  00000000  00000000  0002ddc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e58  00000000  00000000  000302e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000d68  00000000  00000000  00031138  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000199f9  00000000  00000000  00031ea0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010815  00000000  00000000  0004b899  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009a07e  00000000  00000000  0005c0ae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000f612c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004e24  00000000  00000000  000f617c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	; (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	; (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	200009c8 	.word	0x200009c8
 8000204:	00000000 	.word	0x00000000
 8000208:	0800a54c 	.word	0x0800a54c

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	; (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	; (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	; (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	200009cc 	.word	0x200009cc
 8000224:	0800a54c 	.word	0x0800a54c

08000228 <strlen>:
 8000228:	4603      	mov	r3, r0
 800022a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022e:	2a00      	cmp	r2, #0
 8000230:	d1fb      	bne.n	800022a <strlen+0x2>
 8000232:	1a18      	subs	r0, r3, r0
 8000234:	3801      	subs	r0, #1
 8000236:	4770      	bx	lr

08000238 <__aeabi_drsub>:
 8000238:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800023c:	e002      	b.n	8000244 <__adddf3>
 800023e:	bf00      	nop

08000240 <__aeabi_dsub>:
 8000240:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000244 <__adddf3>:
 8000244:	b530      	push	{r4, r5, lr}
 8000246:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800024a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800024e:	ea94 0f05 	teq	r4, r5
 8000252:	bf08      	it	eq
 8000254:	ea90 0f02 	teqeq	r0, r2
 8000258:	bf1f      	itttt	ne
 800025a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800025e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000262:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000266:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800026a:	f000 80e2 	beq.w	8000432 <__adddf3+0x1ee>
 800026e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000272:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000276:	bfb8      	it	lt
 8000278:	426d      	neglt	r5, r5
 800027a:	dd0c      	ble.n	8000296 <__adddf3+0x52>
 800027c:	442c      	add	r4, r5
 800027e:	ea80 0202 	eor.w	r2, r0, r2
 8000282:	ea81 0303 	eor.w	r3, r1, r3
 8000286:	ea82 0000 	eor.w	r0, r2, r0
 800028a:	ea83 0101 	eor.w	r1, r3, r1
 800028e:	ea80 0202 	eor.w	r2, r0, r2
 8000292:	ea81 0303 	eor.w	r3, r1, r3
 8000296:	2d36      	cmp	r5, #54	; 0x36
 8000298:	bf88      	it	hi
 800029a:	bd30      	pophi	{r4, r5, pc}
 800029c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002a0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002a4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002a8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002ac:	d002      	beq.n	80002b4 <__adddf3+0x70>
 80002ae:	4240      	negs	r0, r0
 80002b0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002b4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002b8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002bc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002c0:	d002      	beq.n	80002c8 <__adddf3+0x84>
 80002c2:	4252      	negs	r2, r2
 80002c4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c8:	ea94 0f05 	teq	r4, r5
 80002cc:	f000 80a7 	beq.w	800041e <__adddf3+0x1da>
 80002d0:	f1a4 0401 	sub.w	r4, r4, #1
 80002d4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d8:	db0d      	blt.n	80002f6 <__adddf3+0xb2>
 80002da:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002de:	fa22 f205 	lsr.w	r2, r2, r5
 80002e2:	1880      	adds	r0, r0, r2
 80002e4:	f141 0100 	adc.w	r1, r1, #0
 80002e8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002ec:	1880      	adds	r0, r0, r2
 80002ee:	fa43 f305 	asr.w	r3, r3, r5
 80002f2:	4159      	adcs	r1, r3
 80002f4:	e00e      	b.n	8000314 <__adddf3+0xd0>
 80002f6:	f1a5 0520 	sub.w	r5, r5, #32
 80002fa:	f10e 0e20 	add.w	lr, lr, #32
 80002fe:	2a01      	cmp	r2, #1
 8000300:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000304:	bf28      	it	cs
 8000306:	f04c 0c02 	orrcs.w	ip, ip, #2
 800030a:	fa43 f305 	asr.w	r3, r3, r5
 800030e:	18c0      	adds	r0, r0, r3
 8000310:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000314:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000318:	d507      	bpl.n	800032a <__adddf3+0xe6>
 800031a:	f04f 0e00 	mov.w	lr, #0
 800031e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000322:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000326:	eb6e 0101 	sbc.w	r1, lr, r1
 800032a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800032e:	d31b      	bcc.n	8000368 <__adddf3+0x124>
 8000330:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000334:	d30c      	bcc.n	8000350 <__adddf3+0x10c>
 8000336:	0849      	lsrs	r1, r1, #1
 8000338:	ea5f 0030 	movs.w	r0, r0, rrx
 800033c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000340:	f104 0401 	add.w	r4, r4, #1
 8000344:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000348:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800034c:	f080 809a 	bcs.w	8000484 <__adddf3+0x240>
 8000350:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000354:	bf08      	it	eq
 8000356:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800035a:	f150 0000 	adcs.w	r0, r0, #0
 800035e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000362:	ea41 0105 	orr.w	r1, r1, r5
 8000366:	bd30      	pop	{r4, r5, pc}
 8000368:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800036c:	4140      	adcs	r0, r0
 800036e:	eb41 0101 	adc.w	r1, r1, r1
 8000372:	3c01      	subs	r4, #1
 8000374:	bf28      	it	cs
 8000376:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800037a:	d2e9      	bcs.n	8000350 <__adddf3+0x10c>
 800037c:	f091 0f00 	teq	r1, #0
 8000380:	bf04      	itt	eq
 8000382:	4601      	moveq	r1, r0
 8000384:	2000      	moveq	r0, #0
 8000386:	fab1 f381 	clz	r3, r1
 800038a:	bf08      	it	eq
 800038c:	3320      	addeq	r3, #32
 800038e:	f1a3 030b 	sub.w	r3, r3, #11
 8000392:	f1b3 0220 	subs.w	r2, r3, #32
 8000396:	da0c      	bge.n	80003b2 <__adddf3+0x16e>
 8000398:	320c      	adds	r2, #12
 800039a:	dd08      	ble.n	80003ae <__adddf3+0x16a>
 800039c:	f102 0c14 	add.w	ip, r2, #20
 80003a0:	f1c2 020c 	rsb	r2, r2, #12
 80003a4:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a8:	fa21 f102 	lsr.w	r1, r1, r2
 80003ac:	e00c      	b.n	80003c8 <__adddf3+0x184>
 80003ae:	f102 0214 	add.w	r2, r2, #20
 80003b2:	bfd8      	it	le
 80003b4:	f1c2 0c20 	rsble	ip, r2, #32
 80003b8:	fa01 f102 	lsl.w	r1, r1, r2
 80003bc:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003c0:	bfdc      	itt	le
 80003c2:	ea41 010c 	orrle.w	r1, r1, ip
 80003c6:	4090      	lslle	r0, r2
 80003c8:	1ae4      	subs	r4, r4, r3
 80003ca:	bfa2      	ittt	ge
 80003cc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003d0:	4329      	orrge	r1, r5
 80003d2:	bd30      	popge	{r4, r5, pc}
 80003d4:	ea6f 0404 	mvn.w	r4, r4
 80003d8:	3c1f      	subs	r4, #31
 80003da:	da1c      	bge.n	8000416 <__adddf3+0x1d2>
 80003dc:	340c      	adds	r4, #12
 80003de:	dc0e      	bgt.n	80003fe <__adddf3+0x1ba>
 80003e0:	f104 0414 	add.w	r4, r4, #20
 80003e4:	f1c4 0220 	rsb	r2, r4, #32
 80003e8:	fa20 f004 	lsr.w	r0, r0, r4
 80003ec:	fa01 f302 	lsl.w	r3, r1, r2
 80003f0:	ea40 0003 	orr.w	r0, r0, r3
 80003f4:	fa21 f304 	lsr.w	r3, r1, r4
 80003f8:	ea45 0103 	orr.w	r1, r5, r3
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f1c4 040c 	rsb	r4, r4, #12
 8000402:	f1c4 0220 	rsb	r2, r4, #32
 8000406:	fa20 f002 	lsr.w	r0, r0, r2
 800040a:	fa01 f304 	lsl.w	r3, r1, r4
 800040e:	ea40 0003 	orr.w	r0, r0, r3
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	fa21 f004 	lsr.w	r0, r1, r4
 800041a:	4629      	mov	r1, r5
 800041c:	bd30      	pop	{r4, r5, pc}
 800041e:	f094 0f00 	teq	r4, #0
 8000422:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000426:	bf06      	itte	eq
 8000428:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800042c:	3401      	addeq	r4, #1
 800042e:	3d01      	subne	r5, #1
 8000430:	e74e      	b.n	80002d0 <__adddf3+0x8c>
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf18      	it	ne
 8000438:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800043c:	d029      	beq.n	8000492 <__adddf3+0x24e>
 800043e:	ea94 0f05 	teq	r4, r5
 8000442:	bf08      	it	eq
 8000444:	ea90 0f02 	teqeq	r0, r2
 8000448:	d005      	beq.n	8000456 <__adddf3+0x212>
 800044a:	ea54 0c00 	orrs.w	ip, r4, r0
 800044e:	bf04      	itt	eq
 8000450:	4619      	moveq	r1, r3
 8000452:	4610      	moveq	r0, r2
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	ea91 0f03 	teq	r1, r3
 800045a:	bf1e      	ittt	ne
 800045c:	2100      	movne	r1, #0
 800045e:	2000      	movne	r0, #0
 8000460:	bd30      	popne	{r4, r5, pc}
 8000462:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000466:	d105      	bne.n	8000474 <__adddf3+0x230>
 8000468:	0040      	lsls	r0, r0, #1
 800046a:	4149      	adcs	r1, r1
 800046c:	bf28      	it	cs
 800046e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000472:	bd30      	pop	{r4, r5, pc}
 8000474:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000478:	bf3c      	itt	cc
 800047a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800047e:	bd30      	popcc	{r4, r5, pc}
 8000480:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000484:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000488:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800048c:	f04f 0000 	mov.w	r0, #0
 8000490:	bd30      	pop	{r4, r5, pc}
 8000492:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000496:	bf1a      	itte	ne
 8000498:	4619      	movne	r1, r3
 800049a:	4610      	movne	r0, r2
 800049c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004a0:	bf1c      	itt	ne
 80004a2:	460b      	movne	r3, r1
 80004a4:	4602      	movne	r2, r0
 80004a6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004aa:	bf06      	itte	eq
 80004ac:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004b0:	ea91 0f03 	teqeq	r1, r3
 80004b4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004b8:	bd30      	pop	{r4, r5, pc}
 80004ba:	bf00      	nop

080004bc <__aeabi_ui2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004d0:	f04f 0500 	mov.w	r5, #0
 80004d4:	f04f 0100 	mov.w	r1, #0
 80004d8:	e750      	b.n	800037c <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_i2d>:
 80004dc:	f090 0f00 	teq	r0, #0
 80004e0:	bf04      	itt	eq
 80004e2:	2100      	moveq	r1, #0
 80004e4:	4770      	bxeq	lr
 80004e6:	b530      	push	{r4, r5, lr}
 80004e8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004ec:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004f0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004f4:	bf48      	it	mi
 80004f6:	4240      	negmi	r0, r0
 80004f8:	f04f 0100 	mov.w	r1, #0
 80004fc:	e73e      	b.n	800037c <__adddf3+0x138>
 80004fe:	bf00      	nop

08000500 <__aeabi_f2d>:
 8000500:	0042      	lsls	r2, r0, #1
 8000502:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000506:	ea4f 0131 	mov.w	r1, r1, rrx
 800050a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800050e:	bf1f      	itttt	ne
 8000510:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000514:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000518:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800051c:	4770      	bxne	lr
 800051e:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000522:	bf08      	it	eq
 8000524:	4770      	bxeq	lr
 8000526:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800052a:	bf04      	itt	eq
 800052c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000530:	4770      	bxeq	lr
 8000532:	b530      	push	{r4, r5, lr}
 8000534:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800053c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000540:	e71c      	b.n	800037c <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_ul2d>:
 8000544:	ea50 0201 	orrs.w	r2, r0, r1
 8000548:	bf08      	it	eq
 800054a:	4770      	bxeq	lr
 800054c:	b530      	push	{r4, r5, lr}
 800054e:	f04f 0500 	mov.w	r5, #0
 8000552:	e00a      	b.n	800056a <__aeabi_l2d+0x16>

08000554 <__aeabi_l2d>:
 8000554:	ea50 0201 	orrs.w	r2, r0, r1
 8000558:	bf08      	it	eq
 800055a:	4770      	bxeq	lr
 800055c:	b530      	push	{r4, r5, lr}
 800055e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000562:	d502      	bpl.n	800056a <__aeabi_l2d+0x16>
 8000564:	4240      	negs	r0, r0
 8000566:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800056a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800056e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000572:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000576:	f43f aed8 	beq.w	800032a <__adddf3+0xe6>
 800057a:	f04f 0203 	mov.w	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800058a:	bf18      	it	ne
 800058c:	3203      	addne	r2, #3
 800058e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000592:	f1c2 0320 	rsb	r3, r2, #32
 8000596:	fa00 fc03 	lsl.w	ip, r0, r3
 800059a:	fa20 f002 	lsr.w	r0, r0, r2
 800059e:	fa01 fe03 	lsl.w	lr, r1, r3
 80005a2:	ea40 000e 	orr.w	r0, r0, lr
 80005a6:	fa21 f102 	lsr.w	r1, r1, r2
 80005aa:	4414      	add	r4, r2
 80005ac:	e6bd      	b.n	800032a <__adddf3+0xe6>
 80005ae:	bf00      	nop

080005b0 <__aeabi_dmul>:
 80005b0:	b570      	push	{r4, r5, r6, lr}
 80005b2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005b6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005ba:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005be:	bf1d      	ittte	ne
 80005c0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005c4:	ea94 0f0c 	teqne	r4, ip
 80005c8:	ea95 0f0c 	teqne	r5, ip
 80005cc:	f000 f8de 	bleq	800078c <__aeabi_dmul+0x1dc>
 80005d0:	442c      	add	r4, r5
 80005d2:	ea81 0603 	eor.w	r6, r1, r3
 80005d6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005da:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005de:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005e2:	bf18      	it	ne
 80005e4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005ec:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005f0:	d038      	beq.n	8000664 <__aeabi_dmul+0xb4>
 80005f2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005f6:	f04f 0500 	mov.w	r5, #0
 80005fa:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005fe:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000602:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000606:	f04f 0600 	mov.w	r6, #0
 800060a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800060e:	f09c 0f00 	teq	ip, #0
 8000612:	bf18      	it	ne
 8000614:	f04e 0e01 	orrne.w	lr, lr, #1
 8000618:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800061c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000620:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000624:	d204      	bcs.n	8000630 <__aeabi_dmul+0x80>
 8000626:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800062a:	416d      	adcs	r5, r5
 800062c:	eb46 0606 	adc.w	r6, r6, r6
 8000630:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000634:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000638:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800063c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000640:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000644:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000648:	bf88      	it	hi
 800064a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800064e:	d81e      	bhi.n	800068e <__aeabi_dmul+0xde>
 8000650:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000654:	bf08      	it	eq
 8000656:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800065a:	f150 0000 	adcs.w	r0, r0, #0
 800065e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000668:	ea46 0101 	orr.w	r1, r6, r1
 800066c:	ea40 0002 	orr.w	r0, r0, r2
 8000670:	ea81 0103 	eor.w	r1, r1, r3
 8000674:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000678:	bfc2      	ittt	gt
 800067a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800067e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000682:	bd70      	popgt	{r4, r5, r6, pc}
 8000684:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000688:	f04f 0e00 	mov.w	lr, #0
 800068c:	3c01      	subs	r4, #1
 800068e:	f300 80ab 	bgt.w	80007e8 <__aeabi_dmul+0x238>
 8000692:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000696:	bfde      	ittt	le
 8000698:	2000      	movle	r0, #0
 800069a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800069e:	bd70      	pople	{r4, r5, r6, pc}
 80006a0:	f1c4 0400 	rsb	r4, r4, #0
 80006a4:	3c20      	subs	r4, #32
 80006a6:	da35      	bge.n	8000714 <__aeabi_dmul+0x164>
 80006a8:	340c      	adds	r4, #12
 80006aa:	dc1b      	bgt.n	80006e4 <__aeabi_dmul+0x134>
 80006ac:	f104 0414 	add.w	r4, r4, #20
 80006b0:	f1c4 0520 	rsb	r5, r4, #32
 80006b4:	fa00 f305 	lsl.w	r3, r0, r5
 80006b8:	fa20 f004 	lsr.w	r0, r0, r4
 80006bc:	fa01 f205 	lsl.w	r2, r1, r5
 80006c0:	ea40 0002 	orr.w	r0, r0, r2
 80006c4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006c8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006cc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d0:	fa21 f604 	lsr.w	r6, r1, r4
 80006d4:	eb42 0106 	adc.w	r1, r2, r6
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f1c4 040c 	rsb	r4, r4, #12
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f304 	lsl.w	r3, r0, r4
 80006f0:	fa20 f005 	lsr.w	r0, r0, r5
 80006f4:	fa01 f204 	lsl.w	r2, r1, r4
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000700:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000704:	f141 0100 	adc.w	r1, r1, #0
 8000708:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800070c:	bf08      	it	eq
 800070e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000712:	bd70      	pop	{r4, r5, r6, pc}
 8000714:	f1c4 0520 	rsb	r5, r4, #32
 8000718:	fa00 f205 	lsl.w	r2, r0, r5
 800071c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000720:	fa20 f304 	lsr.w	r3, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea43 0302 	orr.w	r3, r3, r2
 800072c:	fa21 f004 	lsr.w	r0, r1, r4
 8000730:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000734:	fa21 f204 	lsr.w	r2, r1, r4
 8000738:	ea20 0002 	bic.w	r0, r0, r2
 800073c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f094 0f00 	teq	r4, #0
 8000750:	d10f      	bne.n	8000772 <__aeabi_dmul+0x1c2>
 8000752:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000756:	0040      	lsls	r0, r0, #1
 8000758:	eb41 0101 	adc.w	r1, r1, r1
 800075c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000760:	bf08      	it	eq
 8000762:	3c01      	subeq	r4, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1a6>
 8000766:	ea41 0106 	orr.w	r1, r1, r6
 800076a:	f095 0f00 	teq	r5, #0
 800076e:	bf18      	it	ne
 8000770:	4770      	bxne	lr
 8000772:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000776:	0052      	lsls	r2, r2, #1
 8000778:	eb43 0303 	adc.w	r3, r3, r3
 800077c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000780:	bf08      	it	eq
 8000782:	3d01      	subeq	r5, #1
 8000784:	d0f7      	beq.n	8000776 <__aeabi_dmul+0x1c6>
 8000786:	ea43 0306 	orr.w	r3, r3, r6
 800078a:	4770      	bx	lr
 800078c:	ea94 0f0c 	teq	r4, ip
 8000790:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000794:	bf18      	it	ne
 8000796:	ea95 0f0c 	teqne	r5, ip
 800079a:	d00c      	beq.n	80007b6 <__aeabi_dmul+0x206>
 800079c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007a0:	bf18      	it	ne
 80007a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a6:	d1d1      	bne.n	800074c <__aeabi_dmul+0x19c>
 80007a8:	ea81 0103 	eor.w	r1, r1, r3
 80007ac:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b0:	f04f 0000 	mov.w	r0, #0
 80007b4:	bd70      	pop	{r4, r5, r6, pc}
 80007b6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007ba:	bf06      	itte	eq
 80007bc:	4610      	moveq	r0, r2
 80007be:	4619      	moveq	r1, r3
 80007c0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007c4:	d019      	beq.n	80007fa <__aeabi_dmul+0x24a>
 80007c6:	ea94 0f0c 	teq	r4, ip
 80007ca:	d102      	bne.n	80007d2 <__aeabi_dmul+0x222>
 80007cc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007d0:	d113      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007d2:	ea95 0f0c 	teq	r5, ip
 80007d6:	d105      	bne.n	80007e4 <__aeabi_dmul+0x234>
 80007d8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007dc:	bf1c      	itt	ne
 80007de:	4610      	movne	r0, r2
 80007e0:	4619      	movne	r1, r3
 80007e2:	d10a      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007e4:	ea81 0103 	eor.w	r1, r1, r3
 80007e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ec:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007f4:	f04f 0000 	mov.w	r0, #0
 80007f8:	bd70      	pop	{r4, r5, r6, pc}
 80007fa:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007fe:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000802:	bd70      	pop	{r4, r5, r6, pc}

08000804 <__aeabi_ddiv>:
 8000804:	b570      	push	{r4, r5, r6, lr}
 8000806:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800080a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800080e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000812:	bf1d      	ittte	ne
 8000814:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000818:	ea94 0f0c 	teqne	r4, ip
 800081c:	ea95 0f0c 	teqne	r5, ip
 8000820:	f000 f8a7 	bleq	8000972 <__aeabi_ddiv+0x16e>
 8000824:	eba4 0405 	sub.w	r4, r4, r5
 8000828:	ea81 0e03 	eor.w	lr, r1, r3
 800082c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000830:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000834:	f000 8088 	beq.w	8000948 <__aeabi_ddiv+0x144>
 8000838:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800083c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000840:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000844:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000848:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800084c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000850:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000854:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000858:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800085c:	429d      	cmp	r5, r3
 800085e:	bf08      	it	eq
 8000860:	4296      	cmpeq	r6, r2
 8000862:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000866:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800086a:	d202      	bcs.n	8000872 <__aeabi_ddiv+0x6e>
 800086c:	085b      	lsrs	r3, r3, #1
 800086e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000872:	1ab6      	subs	r6, r6, r2
 8000874:	eb65 0503 	sbc.w	r5, r5, r3
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000882:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 000c 	orrcs.w	r0, r0, ip
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008be:	bf22      	ittt	cs
 80008c0:	1ab6      	subcs	r6, r6, r2
 80008c2:	4675      	movcs	r5, lr
 80008c4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008e0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008e4:	d018      	beq.n	8000918 <__aeabi_ddiv+0x114>
 80008e6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ea:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ee:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008f2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008f6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008fa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008fe:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000902:	d1c0      	bne.n	8000886 <__aeabi_ddiv+0x82>
 8000904:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000908:	d10b      	bne.n	8000922 <__aeabi_ddiv+0x11e>
 800090a:	ea41 0100 	orr.w	r1, r1, r0
 800090e:	f04f 0000 	mov.w	r0, #0
 8000912:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000916:	e7b6      	b.n	8000886 <__aeabi_ddiv+0x82>
 8000918:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800091c:	bf04      	itt	eq
 800091e:	4301      	orreq	r1, r0
 8000920:	2000      	moveq	r0, #0
 8000922:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000926:	bf88      	it	hi
 8000928:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800092c:	f63f aeaf 	bhi.w	800068e <__aeabi_dmul+0xde>
 8000930:	ebb5 0c03 	subs.w	ip, r5, r3
 8000934:	bf04      	itt	eq
 8000936:	ebb6 0c02 	subseq.w	ip, r6, r2
 800093a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800093e:	f150 0000 	adcs.w	r0, r0, #0
 8000942:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000946:	bd70      	pop	{r4, r5, r6, pc}
 8000948:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800094c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000950:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000954:	bfc2      	ittt	gt
 8000956:	ebd4 050c 	rsbsgt	r5, r4, ip
 800095a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800095e:	bd70      	popgt	{r4, r5, r6, pc}
 8000960:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000964:	f04f 0e00 	mov.w	lr, #0
 8000968:	3c01      	subs	r4, #1
 800096a:	e690      	b.n	800068e <__aeabi_dmul+0xde>
 800096c:	ea45 0e06 	orr.w	lr, r5, r6
 8000970:	e68d      	b.n	800068e <__aeabi_dmul+0xde>
 8000972:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000976:	ea94 0f0c 	teq	r4, ip
 800097a:	bf08      	it	eq
 800097c:	ea95 0f0c 	teqeq	r5, ip
 8000980:	f43f af3b 	beq.w	80007fa <__aeabi_dmul+0x24a>
 8000984:	ea94 0f0c 	teq	r4, ip
 8000988:	d10a      	bne.n	80009a0 <__aeabi_ddiv+0x19c>
 800098a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800098e:	f47f af34 	bne.w	80007fa <__aeabi_dmul+0x24a>
 8000992:	ea95 0f0c 	teq	r5, ip
 8000996:	f47f af25 	bne.w	80007e4 <__aeabi_dmul+0x234>
 800099a:	4610      	mov	r0, r2
 800099c:	4619      	mov	r1, r3
 800099e:	e72c      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009a0:	ea95 0f0c 	teq	r5, ip
 80009a4:	d106      	bne.n	80009b4 <__aeabi_ddiv+0x1b0>
 80009a6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009aa:	f43f aefd 	beq.w	80007a8 <__aeabi_dmul+0x1f8>
 80009ae:	4610      	mov	r0, r2
 80009b0:	4619      	mov	r1, r3
 80009b2:	e722      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b8:	bf18      	it	ne
 80009ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009be:	f47f aec5 	bne.w	800074c <__aeabi_dmul+0x19c>
 80009c2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009c6:	f47f af0d 	bne.w	80007e4 <__aeabi_dmul+0x234>
 80009ca:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ce:	f47f aeeb 	bne.w	80007a8 <__aeabi_dmul+0x1f8>
 80009d2:	e712      	b.n	80007fa <__aeabi_dmul+0x24a>

080009d4 <__gedf2>:
 80009d4:	f04f 3cff 	mov.w	ip, #4294967295
 80009d8:	e006      	b.n	80009e8 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__ledf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	e002      	b.n	80009e8 <__cmpdf2+0x4>
 80009e2:	bf00      	nop

080009e4 <__cmpdf2>:
 80009e4:	f04f 0c01 	mov.w	ip, #1
 80009e8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009ec:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009f0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f8:	bf18      	it	ne
 80009fa:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009fe:	d01b      	beq.n	8000a38 <__cmpdf2+0x54>
 8000a00:	b001      	add	sp, #4
 8000a02:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a06:	bf0c      	ite	eq
 8000a08:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a0c:	ea91 0f03 	teqne	r1, r3
 8000a10:	bf02      	ittt	eq
 8000a12:	ea90 0f02 	teqeq	r0, r2
 8000a16:	2000      	moveq	r0, #0
 8000a18:	4770      	bxeq	lr
 8000a1a:	f110 0f00 	cmn.w	r0, #0
 8000a1e:	ea91 0f03 	teq	r1, r3
 8000a22:	bf58      	it	pl
 8000a24:	4299      	cmppl	r1, r3
 8000a26:	bf08      	it	eq
 8000a28:	4290      	cmpeq	r0, r2
 8000a2a:	bf2c      	ite	cs
 8000a2c:	17d8      	asrcs	r0, r3, #31
 8000a2e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a32:	f040 0001 	orr.w	r0, r0, #1
 8000a36:	4770      	bx	lr
 8000a38:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a3c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a40:	d102      	bne.n	8000a48 <__cmpdf2+0x64>
 8000a42:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a46:	d107      	bne.n	8000a58 <__cmpdf2+0x74>
 8000a48:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a4c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a50:	d1d6      	bne.n	8000a00 <__cmpdf2+0x1c>
 8000a52:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a56:	d0d3      	beq.n	8000a00 <__cmpdf2+0x1c>
 8000a58:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a5c:	4770      	bx	lr
 8000a5e:	bf00      	nop

08000a60 <__aeabi_cdrcmple>:
 8000a60:	4684      	mov	ip, r0
 8000a62:	4610      	mov	r0, r2
 8000a64:	4662      	mov	r2, ip
 8000a66:	468c      	mov	ip, r1
 8000a68:	4619      	mov	r1, r3
 8000a6a:	4663      	mov	r3, ip
 8000a6c:	e000      	b.n	8000a70 <__aeabi_cdcmpeq>
 8000a6e:	bf00      	nop

08000a70 <__aeabi_cdcmpeq>:
 8000a70:	b501      	push	{r0, lr}
 8000a72:	f7ff ffb7 	bl	80009e4 <__cmpdf2>
 8000a76:	2800      	cmp	r0, #0
 8000a78:	bf48      	it	mi
 8000a7a:	f110 0f00 	cmnmi.w	r0, #0
 8000a7e:	bd01      	pop	{r0, pc}

08000a80 <__aeabi_dcmpeq>:
 8000a80:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a84:	f7ff fff4 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a88:	bf0c      	ite	eq
 8000a8a:	2001      	moveq	r0, #1
 8000a8c:	2000      	movne	r0, #0
 8000a8e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a92:	bf00      	nop

08000a94 <__aeabi_dcmplt>:
 8000a94:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a98:	f7ff ffea 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a9c:	bf34      	ite	cc
 8000a9e:	2001      	movcc	r0, #1
 8000aa0:	2000      	movcs	r0, #0
 8000aa2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_dcmple>:
 8000aa8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aac:	f7ff ffe0 	bl	8000a70 <__aeabi_cdcmpeq>
 8000ab0:	bf94      	ite	ls
 8000ab2:	2001      	movls	r0, #1
 8000ab4:	2000      	movhi	r0, #0
 8000ab6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aba:	bf00      	nop

08000abc <__aeabi_dcmpge>:
 8000abc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac0:	f7ff ffce 	bl	8000a60 <__aeabi_cdrcmple>
 8000ac4:	bf94      	ite	ls
 8000ac6:	2001      	movls	r0, #1
 8000ac8:	2000      	movhi	r0, #0
 8000aca:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ace:	bf00      	nop

08000ad0 <__aeabi_dcmpgt>:
 8000ad0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad4:	f7ff ffc4 	bl	8000a60 <__aeabi_cdrcmple>
 8000ad8:	bf34      	ite	cc
 8000ada:	2001      	movcc	r0, #1
 8000adc:	2000      	movcs	r0, #0
 8000ade:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae2:	bf00      	nop

08000ae4 <__aeabi_dcmpun>:
 8000ae4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aec:	d102      	bne.n	8000af4 <__aeabi_dcmpun+0x10>
 8000aee:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000af2:	d10a      	bne.n	8000b0a <__aeabi_dcmpun+0x26>
 8000af4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000afc:	d102      	bne.n	8000b04 <__aeabi_dcmpun+0x20>
 8000afe:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b02:	d102      	bne.n	8000b0a <__aeabi_dcmpun+0x26>
 8000b04:	f04f 0000 	mov.w	r0, #0
 8000b08:	4770      	bx	lr
 8000b0a:	f04f 0001 	mov.w	r0, #1
 8000b0e:	4770      	bx	lr

08000b10 <__aeabi_d2iz>:
 8000b10:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b14:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b18:	d215      	bcs.n	8000b46 <__aeabi_d2iz+0x36>
 8000b1a:	d511      	bpl.n	8000b40 <__aeabi_d2iz+0x30>
 8000b1c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b20:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b24:	d912      	bls.n	8000b4c <__aeabi_d2iz+0x3c>
 8000b26:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b2e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b32:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b36:	fa23 f002 	lsr.w	r0, r3, r2
 8000b3a:	bf18      	it	ne
 8000b3c:	4240      	negne	r0, r0
 8000b3e:	4770      	bx	lr
 8000b40:	f04f 0000 	mov.w	r0, #0
 8000b44:	4770      	bx	lr
 8000b46:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b4a:	d105      	bne.n	8000b58 <__aeabi_d2iz+0x48>
 8000b4c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b50:	bf08      	it	eq
 8000b52:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b56:	4770      	bx	lr
 8000b58:	f04f 0000 	mov.w	r0, #0
 8000b5c:	4770      	bx	lr
 8000b5e:	bf00      	nop

08000b60 <__aeabi_uldivmod>:
 8000b60:	b953      	cbnz	r3, 8000b78 <__aeabi_uldivmod+0x18>
 8000b62:	b94a      	cbnz	r2, 8000b78 <__aeabi_uldivmod+0x18>
 8000b64:	2900      	cmp	r1, #0
 8000b66:	bf08      	it	eq
 8000b68:	2800      	cmpeq	r0, #0
 8000b6a:	bf1c      	itt	ne
 8000b6c:	f04f 31ff 	movne.w	r1, #4294967295
 8000b70:	f04f 30ff 	movne.w	r0, #4294967295
 8000b74:	f000 b976 	b.w	8000e64 <__aeabi_idiv0>
 8000b78:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b7c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b80:	f000 f806 	bl	8000b90 <__udivmoddi4>
 8000b84:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b88:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b8c:	b004      	add	sp, #16
 8000b8e:	4770      	bx	lr

08000b90 <__udivmoddi4>:
 8000b90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b94:	9e08      	ldr	r6, [sp, #32]
 8000b96:	460d      	mov	r5, r1
 8000b98:	4604      	mov	r4, r0
 8000b9a:	4688      	mov	r8, r1
 8000b9c:	2b00      	cmp	r3, #0
 8000b9e:	d14d      	bne.n	8000c3c <__udivmoddi4+0xac>
 8000ba0:	428a      	cmp	r2, r1
 8000ba2:	4694      	mov	ip, r2
 8000ba4:	d968      	bls.n	8000c78 <__udivmoddi4+0xe8>
 8000ba6:	fab2 f282 	clz	r2, r2
 8000baa:	b152      	cbz	r2, 8000bc2 <__udivmoddi4+0x32>
 8000bac:	fa01 f302 	lsl.w	r3, r1, r2
 8000bb0:	f1c2 0120 	rsb	r1, r2, #32
 8000bb4:	fa20 f101 	lsr.w	r1, r0, r1
 8000bb8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000bbc:	ea41 0803 	orr.w	r8, r1, r3
 8000bc0:	4094      	lsls	r4, r2
 8000bc2:	ea4f 411c 	mov.w	r1, ip, lsr #16
 8000bc6:	fbb8 f7f1 	udiv	r7, r8, r1
 8000bca:	fa1f fe8c 	uxth.w	lr, ip
 8000bce:	fb01 8817 	mls	r8, r1, r7, r8
 8000bd2:	fb07 f00e 	mul.w	r0, r7, lr
 8000bd6:	0c23      	lsrs	r3, r4, #16
 8000bd8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000bdc:	4298      	cmp	r0, r3
 8000bde:	d90a      	bls.n	8000bf6 <__udivmoddi4+0x66>
 8000be0:	eb1c 0303 	adds.w	r3, ip, r3
 8000be4:	f107 35ff 	add.w	r5, r7, #4294967295
 8000be8:	f080 811e 	bcs.w	8000e28 <__udivmoddi4+0x298>
 8000bec:	4298      	cmp	r0, r3
 8000bee:	f240 811b 	bls.w	8000e28 <__udivmoddi4+0x298>
 8000bf2:	3f02      	subs	r7, #2
 8000bf4:	4463      	add	r3, ip
 8000bf6:	1a1b      	subs	r3, r3, r0
 8000bf8:	fbb3 f0f1 	udiv	r0, r3, r1
 8000bfc:	fb01 3310 	mls	r3, r1, r0, r3
 8000c00:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c04:	b2a4      	uxth	r4, r4
 8000c06:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c0a:	45a6      	cmp	lr, r4
 8000c0c:	d90a      	bls.n	8000c24 <__udivmoddi4+0x94>
 8000c0e:	eb1c 0404 	adds.w	r4, ip, r4
 8000c12:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c16:	f080 8109 	bcs.w	8000e2c <__udivmoddi4+0x29c>
 8000c1a:	45a6      	cmp	lr, r4
 8000c1c:	f240 8106 	bls.w	8000e2c <__udivmoddi4+0x29c>
 8000c20:	4464      	add	r4, ip
 8000c22:	3802      	subs	r0, #2
 8000c24:	2100      	movs	r1, #0
 8000c26:	eba4 040e 	sub.w	r4, r4, lr
 8000c2a:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000c2e:	b11e      	cbz	r6, 8000c38 <__udivmoddi4+0xa8>
 8000c30:	2300      	movs	r3, #0
 8000c32:	40d4      	lsrs	r4, r2
 8000c34:	e9c6 4300 	strd	r4, r3, [r6]
 8000c38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c3c:	428b      	cmp	r3, r1
 8000c3e:	d908      	bls.n	8000c52 <__udivmoddi4+0xc2>
 8000c40:	2e00      	cmp	r6, #0
 8000c42:	f000 80ee 	beq.w	8000e22 <__udivmoddi4+0x292>
 8000c46:	2100      	movs	r1, #0
 8000c48:	e9c6 0500 	strd	r0, r5, [r6]
 8000c4c:	4608      	mov	r0, r1
 8000c4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c52:	fab3 f183 	clz	r1, r3
 8000c56:	2900      	cmp	r1, #0
 8000c58:	d14a      	bne.n	8000cf0 <__udivmoddi4+0x160>
 8000c5a:	42ab      	cmp	r3, r5
 8000c5c:	d302      	bcc.n	8000c64 <__udivmoddi4+0xd4>
 8000c5e:	4282      	cmp	r2, r0
 8000c60:	f200 80fc 	bhi.w	8000e5c <__udivmoddi4+0x2cc>
 8000c64:	1a84      	subs	r4, r0, r2
 8000c66:	eb65 0303 	sbc.w	r3, r5, r3
 8000c6a:	2001      	movs	r0, #1
 8000c6c:	4698      	mov	r8, r3
 8000c6e:	2e00      	cmp	r6, #0
 8000c70:	d0e2      	beq.n	8000c38 <__udivmoddi4+0xa8>
 8000c72:	e9c6 4800 	strd	r4, r8, [r6]
 8000c76:	e7df      	b.n	8000c38 <__udivmoddi4+0xa8>
 8000c78:	b902      	cbnz	r2, 8000c7c <__udivmoddi4+0xec>
 8000c7a:	deff      	udf	#255	; 0xff
 8000c7c:	fab2 f282 	clz	r2, r2
 8000c80:	2a00      	cmp	r2, #0
 8000c82:	f040 8091 	bne.w	8000da8 <__udivmoddi4+0x218>
 8000c86:	eba1 000c 	sub.w	r0, r1, ip
 8000c8a:	2101      	movs	r1, #1
 8000c8c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c90:	fa1f fe8c 	uxth.w	lr, ip
 8000c94:	fbb0 f3f7 	udiv	r3, r0, r7
 8000c98:	fb07 0013 	mls	r0, r7, r3, r0
 8000c9c:	0c25      	lsrs	r5, r4, #16
 8000c9e:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 8000ca2:	fb0e f003 	mul.w	r0, lr, r3
 8000ca6:	42a8      	cmp	r0, r5
 8000ca8:	d908      	bls.n	8000cbc <__udivmoddi4+0x12c>
 8000caa:	eb1c 0505 	adds.w	r5, ip, r5
 8000cae:	f103 38ff 	add.w	r8, r3, #4294967295
 8000cb2:	d202      	bcs.n	8000cba <__udivmoddi4+0x12a>
 8000cb4:	42a8      	cmp	r0, r5
 8000cb6:	f200 80ce 	bhi.w	8000e56 <__udivmoddi4+0x2c6>
 8000cba:	4643      	mov	r3, r8
 8000cbc:	1a2d      	subs	r5, r5, r0
 8000cbe:	fbb5 f0f7 	udiv	r0, r5, r7
 8000cc2:	fb07 5510 	mls	r5, r7, r0, r5
 8000cc6:	fb0e fe00 	mul.w	lr, lr, r0
 8000cca:	b2a4      	uxth	r4, r4
 8000ccc:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000cd0:	45a6      	cmp	lr, r4
 8000cd2:	d908      	bls.n	8000ce6 <__udivmoddi4+0x156>
 8000cd4:	eb1c 0404 	adds.w	r4, ip, r4
 8000cd8:	f100 35ff 	add.w	r5, r0, #4294967295
 8000cdc:	d202      	bcs.n	8000ce4 <__udivmoddi4+0x154>
 8000cde:	45a6      	cmp	lr, r4
 8000ce0:	f200 80b6 	bhi.w	8000e50 <__udivmoddi4+0x2c0>
 8000ce4:	4628      	mov	r0, r5
 8000ce6:	eba4 040e 	sub.w	r4, r4, lr
 8000cea:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000cee:	e79e      	b.n	8000c2e <__udivmoddi4+0x9e>
 8000cf0:	f1c1 0720 	rsb	r7, r1, #32
 8000cf4:	408b      	lsls	r3, r1
 8000cf6:	fa22 fc07 	lsr.w	ip, r2, r7
 8000cfa:	ea4c 0c03 	orr.w	ip, ip, r3
 8000cfe:	fa25 fa07 	lsr.w	sl, r5, r7
 8000d02:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d06:	fbba f8f9 	udiv	r8, sl, r9
 8000d0a:	fa20 f307 	lsr.w	r3, r0, r7
 8000d0e:	fb09 aa18 	mls	sl, r9, r8, sl
 8000d12:	408d      	lsls	r5, r1
 8000d14:	fa1f fe8c 	uxth.w	lr, ip
 8000d18:	431d      	orrs	r5, r3
 8000d1a:	fa00 f301 	lsl.w	r3, r0, r1
 8000d1e:	fb08 f00e 	mul.w	r0, r8, lr
 8000d22:	0c2c      	lsrs	r4, r5, #16
 8000d24:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8000d28:	42a0      	cmp	r0, r4
 8000d2a:	fa02 f201 	lsl.w	r2, r2, r1
 8000d2e:	d90b      	bls.n	8000d48 <__udivmoddi4+0x1b8>
 8000d30:	eb1c 0404 	adds.w	r4, ip, r4
 8000d34:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d38:	f080 8088 	bcs.w	8000e4c <__udivmoddi4+0x2bc>
 8000d3c:	42a0      	cmp	r0, r4
 8000d3e:	f240 8085 	bls.w	8000e4c <__udivmoddi4+0x2bc>
 8000d42:	f1a8 0802 	sub.w	r8, r8, #2
 8000d46:	4464      	add	r4, ip
 8000d48:	1a24      	subs	r4, r4, r0
 8000d4a:	fbb4 f0f9 	udiv	r0, r4, r9
 8000d4e:	fb09 4410 	mls	r4, r9, r0, r4
 8000d52:	fb00 fe0e 	mul.w	lr, r0, lr
 8000d56:	b2ad      	uxth	r5, r5
 8000d58:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000d5c:	45a6      	cmp	lr, r4
 8000d5e:	d908      	bls.n	8000d72 <__udivmoddi4+0x1e2>
 8000d60:	eb1c 0404 	adds.w	r4, ip, r4
 8000d64:	f100 35ff 	add.w	r5, r0, #4294967295
 8000d68:	d26c      	bcs.n	8000e44 <__udivmoddi4+0x2b4>
 8000d6a:	45a6      	cmp	lr, r4
 8000d6c:	d96a      	bls.n	8000e44 <__udivmoddi4+0x2b4>
 8000d6e:	3802      	subs	r0, #2
 8000d70:	4464      	add	r4, ip
 8000d72:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000d76:	fba0 9502 	umull	r9, r5, r0, r2
 8000d7a:	eba4 040e 	sub.w	r4, r4, lr
 8000d7e:	42ac      	cmp	r4, r5
 8000d80:	46c8      	mov	r8, r9
 8000d82:	46ae      	mov	lr, r5
 8000d84:	d356      	bcc.n	8000e34 <__udivmoddi4+0x2a4>
 8000d86:	d053      	beq.n	8000e30 <__udivmoddi4+0x2a0>
 8000d88:	2e00      	cmp	r6, #0
 8000d8a:	d069      	beq.n	8000e60 <__udivmoddi4+0x2d0>
 8000d8c:	ebb3 0208 	subs.w	r2, r3, r8
 8000d90:	eb64 040e 	sbc.w	r4, r4, lr
 8000d94:	fa22 f301 	lsr.w	r3, r2, r1
 8000d98:	fa04 f707 	lsl.w	r7, r4, r7
 8000d9c:	431f      	orrs	r7, r3
 8000d9e:	40cc      	lsrs	r4, r1
 8000da0:	e9c6 7400 	strd	r7, r4, [r6]
 8000da4:	2100      	movs	r1, #0
 8000da6:	e747      	b.n	8000c38 <__udivmoddi4+0xa8>
 8000da8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000dac:	f1c2 0120 	rsb	r1, r2, #32
 8000db0:	fa25 f301 	lsr.w	r3, r5, r1
 8000db4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000db8:	fa20 f101 	lsr.w	r1, r0, r1
 8000dbc:	4095      	lsls	r5, r2
 8000dbe:	430d      	orrs	r5, r1
 8000dc0:	fbb3 f1f7 	udiv	r1, r3, r7
 8000dc4:	fb07 3311 	mls	r3, r7, r1, r3
 8000dc8:	fa1f fe8c 	uxth.w	lr, ip
 8000dcc:	0c28      	lsrs	r0, r5, #16
 8000dce:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000dd2:	fb01 f30e 	mul.w	r3, r1, lr
 8000dd6:	4283      	cmp	r3, r0
 8000dd8:	fa04 f402 	lsl.w	r4, r4, r2
 8000ddc:	d908      	bls.n	8000df0 <__udivmoddi4+0x260>
 8000dde:	eb1c 0000 	adds.w	r0, ip, r0
 8000de2:	f101 38ff 	add.w	r8, r1, #4294967295
 8000de6:	d22f      	bcs.n	8000e48 <__udivmoddi4+0x2b8>
 8000de8:	4283      	cmp	r3, r0
 8000dea:	d92d      	bls.n	8000e48 <__udivmoddi4+0x2b8>
 8000dec:	3902      	subs	r1, #2
 8000dee:	4460      	add	r0, ip
 8000df0:	1ac0      	subs	r0, r0, r3
 8000df2:	fbb0 f3f7 	udiv	r3, r0, r7
 8000df6:	fb07 0013 	mls	r0, r7, r3, r0
 8000dfa:	b2ad      	uxth	r5, r5
 8000dfc:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 8000e00:	fb03 f00e 	mul.w	r0, r3, lr
 8000e04:	42a8      	cmp	r0, r5
 8000e06:	d908      	bls.n	8000e1a <__udivmoddi4+0x28a>
 8000e08:	eb1c 0505 	adds.w	r5, ip, r5
 8000e0c:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e10:	d216      	bcs.n	8000e40 <__udivmoddi4+0x2b0>
 8000e12:	42a8      	cmp	r0, r5
 8000e14:	d914      	bls.n	8000e40 <__udivmoddi4+0x2b0>
 8000e16:	3b02      	subs	r3, #2
 8000e18:	4465      	add	r5, ip
 8000e1a:	1a28      	subs	r0, r5, r0
 8000e1c:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000e20:	e738      	b.n	8000c94 <__udivmoddi4+0x104>
 8000e22:	4631      	mov	r1, r6
 8000e24:	4630      	mov	r0, r6
 8000e26:	e707      	b.n	8000c38 <__udivmoddi4+0xa8>
 8000e28:	462f      	mov	r7, r5
 8000e2a:	e6e4      	b.n	8000bf6 <__udivmoddi4+0x66>
 8000e2c:	4618      	mov	r0, r3
 8000e2e:	e6f9      	b.n	8000c24 <__udivmoddi4+0x94>
 8000e30:	454b      	cmp	r3, r9
 8000e32:	d2a9      	bcs.n	8000d88 <__udivmoddi4+0x1f8>
 8000e34:	ebb9 0802 	subs.w	r8, r9, r2
 8000e38:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000e3c:	3801      	subs	r0, #1
 8000e3e:	e7a3      	b.n	8000d88 <__udivmoddi4+0x1f8>
 8000e40:	4643      	mov	r3, r8
 8000e42:	e7ea      	b.n	8000e1a <__udivmoddi4+0x28a>
 8000e44:	4628      	mov	r0, r5
 8000e46:	e794      	b.n	8000d72 <__udivmoddi4+0x1e2>
 8000e48:	4641      	mov	r1, r8
 8000e4a:	e7d1      	b.n	8000df0 <__udivmoddi4+0x260>
 8000e4c:	46d0      	mov	r8, sl
 8000e4e:	e77b      	b.n	8000d48 <__udivmoddi4+0x1b8>
 8000e50:	4464      	add	r4, ip
 8000e52:	3802      	subs	r0, #2
 8000e54:	e747      	b.n	8000ce6 <__udivmoddi4+0x156>
 8000e56:	3b02      	subs	r3, #2
 8000e58:	4465      	add	r5, ip
 8000e5a:	e72f      	b.n	8000cbc <__udivmoddi4+0x12c>
 8000e5c:	4608      	mov	r0, r1
 8000e5e:	e706      	b.n	8000c6e <__udivmoddi4+0xde>
 8000e60:	4631      	mov	r1, r6
 8000e62:	e6e9      	b.n	8000c38 <__udivmoddi4+0xa8>

08000e64 <__aeabi_idiv0>:
 8000e64:	4770      	bx	lr
 8000e66:	bf00      	nop

08000e68 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	b082      	sub	sp, #8
 8000e6c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000e6e:	4b10      	ldr	r3, [pc, #64]	; (8000eb0 <MX_DMA_Init+0x48>)
 8000e70:	695b      	ldr	r3, [r3, #20]
 8000e72:	4a0f      	ldr	r2, [pc, #60]	; (8000eb0 <MX_DMA_Init+0x48>)
 8000e74:	f043 0301 	orr.w	r3, r3, #1
 8000e78:	6153      	str	r3, [r2, #20]
 8000e7a:	4b0d      	ldr	r3, [pc, #52]	; (8000eb0 <MX_DMA_Init+0x48>)
 8000e7c:	695b      	ldr	r3, [r3, #20]
 8000e7e:	f003 0301 	and.w	r3, r3, #1
 8000e82:	607b      	str	r3, [r7, #4]
 8000e84:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 1, 0);
 8000e86:	2200      	movs	r2, #0
 8000e88:	2101      	movs	r1, #1
 8000e8a:	200f      	movs	r0, #15
 8000e8c:	f001 fc41 	bl	8002712 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8000e90:	200f      	movs	r0, #15
 8000e92:	f001 fc5a 	bl	800274a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 8000e96:	2200      	movs	r2, #0
 8000e98:	2100      	movs	r1, #0
 8000e9a:	2010      	movs	r0, #16
 8000e9c:	f001 fc39 	bl	8002712 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8000ea0:	2010      	movs	r0, #16
 8000ea2:	f001 fc52 	bl	800274a <HAL_NVIC_EnableIRQ>

}
 8000ea6:	bf00      	nop
 8000ea8:	3708      	adds	r7, #8
 8000eaa:	46bd      	mov	sp, r7
 8000eac:	bd80      	pop	{r7, pc}
 8000eae:	bf00      	nop
 8000eb0:	40021000 	.word	0x40021000

08000eb4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	b088      	sub	sp, #32
 8000eb8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000eba:	f107 0310 	add.w	r3, r7, #16
 8000ebe:	2200      	movs	r2, #0
 8000ec0:	601a      	str	r2, [r3, #0]
 8000ec2:	605a      	str	r2, [r3, #4]
 8000ec4:	609a      	str	r2, [r3, #8]
 8000ec6:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000ec8:	4b2d      	ldr	r3, [pc, #180]	; (8000f80 <MX_GPIO_Init+0xcc>)
 8000eca:	699b      	ldr	r3, [r3, #24]
 8000ecc:	4a2c      	ldr	r2, [pc, #176]	; (8000f80 <MX_GPIO_Init+0xcc>)
 8000ece:	f043 0320 	orr.w	r3, r3, #32
 8000ed2:	6193      	str	r3, [r2, #24]
 8000ed4:	4b2a      	ldr	r3, [pc, #168]	; (8000f80 <MX_GPIO_Init+0xcc>)
 8000ed6:	699b      	ldr	r3, [r3, #24]
 8000ed8:	f003 0320 	and.w	r3, r3, #32
 8000edc:	60fb      	str	r3, [r7, #12]
 8000ede:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ee0:	4b27      	ldr	r3, [pc, #156]	; (8000f80 <MX_GPIO_Init+0xcc>)
 8000ee2:	699b      	ldr	r3, [r3, #24]
 8000ee4:	4a26      	ldr	r2, [pc, #152]	; (8000f80 <MX_GPIO_Init+0xcc>)
 8000ee6:	f043 0310 	orr.w	r3, r3, #16
 8000eea:	6193      	str	r3, [r2, #24]
 8000eec:	4b24      	ldr	r3, [pc, #144]	; (8000f80 <MX_GPIO_Init+0xcc>)
 8000eee:	699b      	ldr	r3, [r3, #24]
 8000ef0:	f003 0310 	and.w	r3, r3, #16
 8000ef4:	60bb      	str	r3, [r7, #8]
 8000ef6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ef8:	4b21      	ldr	r3, [pc, #132]	; (8000f80 <MX_GPIO_Init+0xcc>)
 8000efa:	699b      	ldr	r3, [r3, #24]
 8000efc:	4a20      	ldr	r2, [pc, #128]	; (8000f80 <MX_GPIO_Init+0xcc>)
 8000efe:	f043 0304 	orr.w	r3, r3, #4
 8000f02:	6193      	str	r3, [r2, #24]
 8000f04:	4b1e      	ldr	r3, [pc, #120]	; (8000f80 <MX_GPIO_Init+0xcc>)
 8000f06:	699b      	ldr	r3, [r3, #24]
 8000f08:	f003 0304 	and.w	r3, r3, #4
 8000f0c:	607b      	str	r3, [r7, #4]
 8000f0e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f10:	4b1b      	ldr	r3, [pc, #108]	; (8000f80 <MX_GPIO_Init+0xcc>)
 8000f12:	699b      	ldr	r3, [r3, #24]
 8000f14:	4a1a      	ldr	r2, [pc, #104]	; (8000f80 <MX_GPIO_Init+0xcc>)
 8000f16:	f043 0308 	orr.w	r3, r3, #8
 8000f1a:	6193      	str	r3, [r2, #24]
 8000f1c:	4b18      	ldr	r3, [pc, #96]	; (8000f80 <MX_GPIO_Init+0xcc>)
 8000f1e:	699b      	ldr	r3, [r3, #24]
 8000f20:	f003 0308 	and.w	r3, r3, #8
 8000f24:	603b      	str	r3, [r7, #0]
 8000f26:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, in2_1_Pin|in2_2_Pin, GPIO_PIN_RESET);
 8000f28:	2200      	movs	r2, #0
 8000f2a:	210c      	movs	r1, #12
 8000f2c:	4815      	ldr	r0, [pc, #84]	; (8000f84 <MX_GPIO_Init+0xd0>)
 8000f2e:	f002 fa3d 	bl	80033ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, in1_2_Pin|in1_1_Pin|in3_1_Pin|in3_2_Pin
 8000f32:	2200      	movs	r2, #0
 8000f34:	f24f 0103 	movw	r1, #61443	; 0xf003
 8000f38:	4813      	ldr	r0, [pc, #76]	; (8000f88 <MX_GPIO_Init+0xd4>)
 8000f3a:	f002 fa37 	bl	80033ac <HAL_GPIO_WritePin>
                          |in4_1_Pin|in4_2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = in2_1_Pin|in2_2_Pin;
 8000f3e:	230c      	movs	r3, #12
 8000f40:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f42:	2301      	movs	r3, #1
 8000f44:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000f46:	2302      	movs	r3, #2
 8000f48:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f4a:	2302      	movs	r3, #2
 8000f4c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f4e:	f107 0310 	add.w	r3, r7, #16
 8000f52:	4619      	mov	r1, r3
 8000f54:	480b      	ldr	r0, [pc, #44]	; (8000f84 <MX_GPIO_Init+0xd0>)
 8000f56:	f002 f895 	bl	8003084 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin PBPin */
  GPIO_InitStruct.Pin = in1_2_Pin|in1_1_Pin|in3_1_Pin|in3_2_Pin
 8000f5a:	f24f 0303 	movw	r3, #61443	; 0xf003
 8000f5e:	613b      	str	r3, [r7, #16]
                          |in4_1_Pin|in4_2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f60:	2301      	movs	r3, #1
 8000f62:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000f64:	2302      	movs	r3, #2
 8000f66:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f68:	2302      	movs	r3, #2
 8000f6a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f6c:	f107 0310 	add.w	r3, r7, #16
 8000f70:	4619      	mov	r1, r3
 8000f72:	4805      	ldr	r0, [pc, #20]	; (8000f88 <MX_GPIO_Init+0xd4>)
 8000f74:	f002 f886 	bl	8003084 <HAL_GPIO_Init>

}
 8000f78:	bf00      	nop
 8000f7a:	3720      	adds	r7, #32
 8000f7c:	46bd      	mov	sp, r7
 8000f7e:	bd80      	pop	{r7, pc}
 8000f80:	40021000 	.word	0x40021000
 8000f84:	40011000 	.word	0x40011000
 8000f88:	40010c00 	.word	0x40010c00

08000f8c <HAL_TIM_PeriodElapsedCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000f8c:	b480      	push	{r7}
 8000f8e:	b083      	sub	sp, #12
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	6078      	str	r0, [r7, #4]
	if(htim->Instance==TIM1)
	{
	}
}
 8000f94:	bf00      	nop
 8000f96:	370c      	adds	r7, #12
 8000f98:	46bd      	mov	sp, r7
 8000f9a:	bc80      	pop	{r7}
 8000f9c:	4770      	bx	lr

08000f9e <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef* huart)
{
 8000f9e:	b480      	push	{r7}
 8000fa0:	b083      	sub	sp, #12
 8000fa2:	af00      	add	r7, sp, #0
 8000fa4:	6078      	str	r0, [r7, #4]
	if(huart==&huart1)
	{

	}
}
 8000fa6:	bf00      	nop
 8000fa8:	370c      	adds	r7, #12
 8000faa:	46bd      	mov	sp, r7
 8000fac:	bc80      	pop	{r7}
 8000fae:	4770      	bx	lr

08000fb0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000fb0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000fb4:	b0c2      	sub	sp, #264	; 0x108
 8000fb6:	af0c      	add	r7, sp, #48	; 0x30
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000fb8:	f001 fa72 	bl	80024a0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000fbc:	f000 f91c 	bl	80011f8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000fc0:	f7ff ff78 	bl	8000eb4 <MX_GPIO_Init>
  MX_DMA_Init();
 8000fc4:	f7ff ff50 	bl	8000e68 <MX_DMA_Init>
  MX_TIM2_Init();
 8000fc8:	f000 fb94 	bl	80016f4 <MX_TIM2_Init>
  MX_TIM1_Init();
 8000fcc:	f000 face 	bl	800156c <MX_TIM1_Init>
  MX_USART1_UART_Init();
 8000fd0:	f000 fe48 	bl	8001c64 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8000fd4:	f000 fe70 	bl	8001cb8 <MX_USART2_UART_Init>
  MX_TIM3_Init();
 8000fd8:	f000 fbe0 	bl	800179c <MX_TIM3_Init>
  MX_TIM5_Init();
 8000fdc:	f000 fc32 	bl	8001844 <MX_TIM5_Init>
  MX_TIM8_Init();
 8000fe0:	f000 fc84 	bl	80018ec <MX_TIM8_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim1);
 8000fe4:	487a      	ldr	r0, [pc, #488]	; (80011d0 <main+0x220>)
 8000fe6:	f002 fe63 	bl	8003cb0 <HAL_TIM_Base_Start_IT>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_ALL);
 8000fea:	213c      	movs	r1, #60	; 0x3c
 8000fec:	4878      	ldr	r0, [pc, #480]	; (80011d0 <main+0x220>)
 8000fee:	f002 ff17 	bl	8003e20 <HAL_TIM_PWM_Start>
  HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);
 8000ff2:	213c      	movs	r1, #60	; 0x3c
 8000ff4:	4877      	ldr	r0, [pc, #476]	; (80011d4 <main+0x224>)
 8000ff6:	f003 f86f 	bl	80040d8 <HAL_TIM_Encoder_Start>
  HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 8000ffa:	213c      	movs	r1, #60	; 0x3c
 8000ffc:	4876      	ldr	r0, [pc, #472]	; (80011d8 <main+0x228>)
 8000ffe:	f003 f86b 	bl	80040d8 <HAL_TIM_Encoder_Start>
  HAL_GPIO_WritePin(in1_1_GPIO_Port, in1_1_Pin, SET);
 8001002:	2201      	movs	r2, #1
 8001004:	2102      	movs	r1, #2
 8001006:	4875      	ldr	r0, [pc, #468]	; (80011dc <main+0x22c>)
 8001008:	f002 f9d0 	bl	80033ac <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(in1_2_GPIO_Port, in1_2_Pin, RESET);
 800100c:	2200      	movs	r2, #0
 800100e:	2101      	movs	r1, #1
 8001010:	4872      	ldr	r0, [pc, #456]	; (80011dc <main+0x22c>)
 8001012:	f002 f9cb 	bl	80033ac <HAL_GPIO_WritePin>
  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 600);
 8001016:	4b6e      	ldr	r3, [pc, #440]	; (80011d0 <main+0x220>)
 8001018:	681b      	ldr	r3, [r3, #0]
 800101a:	f44f 7216 	mov.w	r2, #600	; 0x258
 800101e:	635a      	str	r2, [r3, #52]	; 0x34
  HAL_GPIO_WritePin(in2_1_GPIO_Port, in2_1_Pin, SET);
 8001020:	2201      	movs	r2, #1
 8001022:	2104      	movs	r1, #4
 8001024:	486e      	ldr	r0, [pc, #440]	; (80011e0 <main+0x230>)
 8001026:	f002 f9c1 	bl	80033ac <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(in2_2_GPIO_Port, in2_2_Pin, RESET);
 800102a:	2200      	movs	r2, #0
 800102c:	2108      	movs	r1, #8
 800102e:	486c      	ldr	r0, [pc, #432]	; (80011e0 <main+0x230>)
 8001030:	f002 f9bc 	bl	80033ac <HAL_GPIO_WritePin>
  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 600);
 8001034:	4b66      	ldr	r3, [pc, #408]	; (80011d0 <main+0x220>)
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	f44f 7216 	mov.w	r2, #600	; 0x258
 800103c:	639a      	str	r2, [r3, #56]	; 0x38
  zigbee_Init(&huart2);
 800103e:	4869      	ldr	r0, [pc, #420]	; (80011e4 <main+0x234>)
 8001040:	f000 ffea 	bl	8002018 <zigbee_Init>
  u1_printf("hello\n");
 8001044:	4868      	ldr	r0, [pc, #416]	; (80011e8 <main+0x238>)
 8001046:	f000 ff59 	bl	8001efc <u1_printf>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(receive_flag)
 800104a:	4b68      	ldr	r3, [pc, #416]	; (80011ec <main+0x23c>)
 800104c:	781b      	ldrb	r3, [r3, #0]
 800104e:	2b00      	cmp	r3, #0
 8001050:	d0fb      	beq.n	800104a <main+0x9a>
	  {
		reqGameInfo();
 8001052:	f001 f9ef 	bl	8002434 <reqGameInfo>
		zigbeeMessageRecord();
 8001056:	f001 f80d 	bl	8002074 <zigbeeMessageRecord>
		u1_printf("time:%d,gameStage:%d,gameStatus:%d,score:%f,posx:%d,posy:%d,remainDist:%d,halfTime:%d\n",
 800105a:	f001 f8b5 	bl	80021c8 <getGameTime>
 800105e:	4680      	mov	r8, r0
		  getGameTime(),(int32_t)getGameStage(),(int32_t)getGameStatus(),getScore(),
 8001060:	f001 f978 	bl	8002354 <getGameStage>
 8001064:	4603      	mov	r3, r0
		u1_printf("time:%d,gameStage:%d,gameStatus:%d,score:%f,posx:%d,posy:%d,remainDist:%d,halfTime:%d\n",
 8001066:	4699      	mov	r9, r3
		  getGameTime(),(int32_t)getGameStage(),(int32_t)getGameStatus(),getScore(),
 8001068:	f001 f8bc 	bl	80021e4 <getGameStatus>
 800106c:	4603      	mov	r3, r0
		u1_printf("time:%d,gameStage:%d,gameStatus:%d,score:%f,posx:%d,posy:%d,remainDist:%d,halfTime:%d\n",
 800106e:	469a      	mov	sl, r3
		  getGameTime(),(int32_t)getGameStage(),(int32_t)getGameStatus(),getScore(),
 8001070:	f001 f8cc 	bl	800220c <getScore>
 8001074:	4603      	mov	r3, r0
		u1_printf("time:%d,gameStage:%d,gameStatus:%d,score:%f,posx:%d,posy:%d,remainDist:%d,halfTime:%d\n",
 8001076:	4618      	mov	r0, r3
 8001078:	f7ff fa42 	bl	8000500 <__aeabi_f2d>
 800107c:	4604      	mov	r4, r0
 800107e:	460d      	mov	r5, r1
		  getVehiclePos().x,getVehiclePos().y,getRemainDist(),getHalfGameDuration());
 8001080:	f001 f8ce 	bl	8002220 <getVehiclePos>
 8001084:	4603      	mov	r3, r0
 8001086:	627b      	str	r3, [r7, #36]	; 0x24
 8001088:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
		u1_printf("time:%d,gameStage:%d,gameStatus:%d,score:%f,posx:%d,posy:%d,remainDist:%d,halfTime:%d\n",
 800108c:	61fb      	str	r3, [r7, #28]
		  getVehiclePos().x,getVehiclePos().y,getRemainDist(),getHalfGameDuration());
 800108e:	f001 f8c7 	bl	8002220 <getVehiclePos>
 8001092:	4603      	mov	r3, r0
 8001094:	62bb      	str	r3, [r7, #40]	; 0x28
 8001096:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
		u1_printf("time:%d,gameStage:%d,gameStatus:%d,score:%f,posx:%d,posy:%d,remainDist:%d,halfTime:%d\n",
 800109a:	61bb      	str	r3, [r7, #24]
 800109c:	f001 f8de 	bl	800225c <getRemainDist>
 80010a0:	4606      	mov	r6, r0
 80010a2:	f001 f999 	bl	80023d8 <getHalfGameDuration>
 80010a6:	4603      	mov	r3, r0
 80010a8:	9305      	str	r3, [sp, #20]
 80010aa:	9604      	str	r6, [sp, #16]
 80010ac:	69ba      	ldr	r2, [r7, #24]
 80010ae:	9203      	str	r2, [sp, #12]
 80010b0:	69fb      	ldr	r3, [r7, #28]
 80010b2:	9302      	str	r3, [sp, #8]
 80010b4:	e9cd 4500 	strd	r4, r5, [sp]
 80010b8:	4653      	mov	r3, sl
 80010ba:	464a      	mov	r2, r9
 80010bc:	4641      	mov	r1, r8
 80010be:	484c      	ldr	r0, [pc, #304]	; (80011f0 <main+0x240>)
 80010c0:	f000 ff1c 	bl	8001efc <u1_printf>
		u1_printf("ownPileNum:%d,oppPileNum:%d,orderNum:%d,latestOrder:(%d %d) (%d %d) %d %d %f,barrier1:(%d %d) (%d %d)\n",
		  getOwnChargingPileNum(),getOppChargingPileNum(),getOrderNum(),
 80010c4:	f001 f996 	bl	80023f4 <getOwnChargingPileNum>
 80010c8:	4603      	mov	r3, r0
		u1_printf("ownPileNum:%d,oppPileNum:%d,orderNum:%d,latestOrder:(%d %d) (%d %d) %d %d %f,barrier1:(%d %d) (%d %d)\n",
 80010ca:	4698      	mov	r8, r3
		  getOwnChargingPileNum(),getOppChargingPileNum(),getOrderNum(),
 80010cc:	f001 f99e 	bl	800240c <getOppChargingPileNum>
 80010d0:	4603      	mov	r3, r0
		u1_printf("ownPileNum:%d,oppPileNum:%d,orderNum:%d,latestOrder:(%d %d) (%d %d) %d %d %f,barrier1:(%d %d) (%d %d)\n",
 80010d2:	4699      	mov	r9, r3
		  getOwnChargingPileNum(),getOppChargingPileNum(),getOrderNum(),
 80010d4:	f001 f8d0 	bl	8002278 <getOrderNum>
 80010d8:	4603      	mov	r3, r0
		u1_printf("ownPileNum:%d,oppPileNum:%d,orderNum:%d,latestOrder:(%d %d) (%d %d) %d %d %f,barrier1:(%d %d) (%d %d)\n",
 80010da:	469a      	mov	sl, r3
		  getLatestPendingOrder().depPos.x,getLatestPendingOrder().depPos.y,
 80010dc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80010e0:	4618      	mov	r0, r3
 80010e2:	f001 f8d3 	bl	800228c <getLatestPendingOrder>
 80010e6:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	; 0x2c
		u1_printf("ownPileNum:%d,oppPileNum:%d,orderNum:%d,latestOrder:(%d %d) (%d %d) %d %d %f,barrier1:(%d %d) (%d %d)\n",
 80010ea:	61fb      	str	r3, [r7, #28]
		  getLatestPendingOrder().depPos.x,getLatestPendingOrder().depPos.y,
 80010ec:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80010f0:	4618      	mov	r0, r3
 80010f2:	f001 f8cb 	bl	800228c <getLatestPendingOrder>
 80010f6:	f9b7 3042 	ldrsh.w	r3, [r7, #66]	; 0x42
		u1_printf("ownPileNum:%d,oppPileNum:%d,orderNum:%d,latestOrder:(%d %d) (%d %d) %d %d %f,barrier1:(%d %d) (%d %d)\n",
 80010fa:	61bb      	str	r3, [r7, #24]
		  getLatestPendingOrder().desPos.x,getLatestPendingOrder().desPos.y,
 80010fc:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001100:	4618      	mov	r0, r3
 8001102:	f001 f8c3 	bl	800228c <getLatestPendingOrder>
 8001106:	f9b7 3058 	ldrsh.w	r3, [r7, #88]	; 0x58
		u1_printf("ownPileNum:%d,oppPileNum:%d,orderNum:%d,latestOrder:(%d %d) (%d %d) %d %d %f,barrier1:(%d %d) (%d %d)\n",
 800110a:	617b      	str	r3, [r7, #20]
		  getLatestPendingOrder().desPos.x,getLatestPendingOrder().desPos.y,
 800110c:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8001110:	4618      	mov	r0, r3
 8001112:	f001 f8bb 	bl	800228c <getLatestPendingOrder>
 8001116:	f9b7 306e 	ldrsh.w	r3, [r7, #110]	; 0x6e
		u1_printf("ownPileNum:%d,oppPileNum:%d,orderNum:%d,latestOrder:(%d %d) (%d %d) %d %d %f,barrier1:(%d %d) (%d %d)\n",
 800111a:	613b      	str	r3, [r7, #16]
		  getLatestPendingOrder().timeLimit,getLatestPendingOrder().orderId,getLatestPendingOrder().commission,
 800111c:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8001120:	4618      	mov	r0, r3
 8001122:	f001 f8b3 	bl	800228c <getLatestPendingOrder>
		u1_printf("ownPileNum:%d,oppPileNum:%d,orderNum:%d,latestOrder:(%d %d) (%d %d) %d %d %f,barrier1:(%d %d) (%d %d)\n",
 8001126:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 800112a:	60fa      	str	r2, [r7, #12]
		  getLatestPendingOrder().timeLimit,getLatestPendingOrder().orderId,getLatestPendingOrder().commission,
 800112c:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8001130:	4618      	mov	r0, r3
 8001132:	f001 f8ab 	bl	800228c <getLatestPendingOrder>
 8001136:	f9b7 309c 	ldrsh.w	r3, [r7, #156]	; 0x9c
		u1_printf("ownPileNum:%d,oppPileNum:%d,orderNum:%d,latestOrder:(%d %d) (%d %d) %d %d %f,barrier1:(%d %d) (%d %d)\n",
 800113a:	60bb      	str	r3, [r7, #8]
		  getLatestPendingOrder().timeLimit,getLatestPendingOrder().orderId,getLatestPendingOrder().commission,
 800113c:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001140:	4618      	mov	r0, r3
 8001142:	f001 f8a3 	bl	800228c <getLatestPendingOrder>
 8001146:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
		u1_printf("ownPileNum:%d,oppPileNum:%d,orderNum:%d,latestOrder:(%d %d) (%d %d) %d %d %f,barrier1:(%d %d) (%d %d)\n",
 800114a:	4618      	mov	r0, r3
 800114c:	f7ff f9d8 	bl	8000500 <__aeabi_f2d>
 8001150:	4604      	mov	r4, r0
 8001152:	460d      	mov	r5, r1
		  getOneBarrier(0).pos_1.x,getOneBarrier(0).pos_1.y,getOneBarrier(0).pos_2.x,getOneBarrier(0).pos_2.y);
 8001154:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8001158:	2100      	movs	r1, #0
 800115a:	4618      	mov	r0, r3
 800115c:	f001 f908 	bl	8002370 <getOneBarrier>
 8001160:	f9b7 30b8 	ldrsh.w	r3, [r7, #184]	; 0xb8
		u1_printf("ownPileNum:%d,oppPileNum:%d,orderNum:%d,latestOrder:(%d %d) (%d %d) %d %d %f,barrier1:(%d %d) (%d %d)\n",
 8001164:	607b      	str	r3, [r7, #4]
		  getOneBarrier(0).pos_1.x,getOneBarrier(0).pos_1.y,getOneBarrier(0).pos_2.x,getOneBarrier(0).pos_2.y);
 8001166:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 800116a:	2100      	movs	r1, #0
 800116c:	4618      	mov	r0, r3
 800116e:	f001 f8ff 	bl	8002370 <getOneBarrier>
 8001172:	f9b7 30c2 	ldrsh.w	r3, [r7, #194]	; 0xc2
		u1_printf("ownPileNum:%d,oppPileNum:%d,orderNum:%d,latestOrder:(%d %d) (%d %d) %d %d %f,barrier1:(%d %d) (%d %d)\n",
 8001176:	603b      	str	r3, [r7, #0]
		  getOneBarrier(0).pos_1.x,getOneBarrier(0).pos_1.y,getOneBarrier(0).pos_2.x,getOneBarrier(0).pos_2.y);
 8001178:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 800117c:	2100      	movs	r1, #0
 800117e:	4618      	mov	r0, r3
 8001180:	f001 f8f6 	bl	8002370 <getOneBarrier>
 8001184:	f9b7 30cc 	ldrsh.w	r3, [r7, #204]	; 0xcc
		u1_printf("ownPileNum:%d,oppPileNum:%d,orderNum:%d,latestOrder:(%d %d) (%d %d) %d %d %f,barrier1:(%d %d) (%d %d)\n",
 8001188:	461e      	mov	r6, r3
		  getOneBarrier(0).pos_1.x,getOneBarrier(0).pos_1.y,getOneBarrier(0).pos_2.x,getOneBarrier(0).pos_2.y);
 800118a:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 800118e:	2100      	movs	r1, #0
 8001190:	4618      	mov	r0, r3
 8001192:	f001 f8ed 	bl	8002370 <getOneBarrier>
 8001196:	f9b7 30d6 	ldrsh.w	r3, [r7, #214]	; 0xd6
		u1_printf("ownPileNum:%d,oppPileNum:%d,orderNum:%d,latestOrder:(%d %d) (%d %d) %d %d %f,barrier1:(%d %d) (%d %d)\n",
 800119a:	930b      	str	r3, [sp, #44]	; 0x2c
 800119c:	960a      	str	r6, [sp, #40]	; 0x28
 800119e:	6839      	ldr	r1, [r7, #0]
 80011a0:	9109      	str	r1, [sp, #36]	; 0x24
 80011a2:	6879      	ldr	r1, [r7, #4]
 80011a4:	9108      	str	r1, [sp, #32]
 80011a6:	e9cd 4506 	strd	r4, r5, [sp, #24]
 80011aa:	68b9      	ldr	r1, [r7, #8]
 80011ac:	9105      	str	r1, [sp, #20]
 80011ae:	68fa      	ldr	r2, [r7, #12]
 80011b0:	9204      	str	r2, [sp, #16]
 80011b2:	693a      	ldr	r2, [r7, #16]
 80011b4:	9203      	str	r2, [sp, #12]
 80011b6:	697a      	ldr	r2, [r7, #20]
 80011b8:	9202      	str	r2, [sp, #8]
 80011ba:	69ba      	ldr	r2, [r7, #24]
 80011bc:	9201      	str	r2, [sp, #4]
 80011be:	69fb      	ldr	r3, [r7, #28]
 80011c0:	9300      	str	r3, [sp, #0]
 80011c2:	4653      	mov	r3, sl
 80011c4:	464a      	mov	r2, r9
 80011c6:	4641      	mov	r1, r8
 80011c8:	480a      	ldr	r0, [pc, #40]	; (80011f4 <main+0x244>)
 80011ca:	f000 fe97 	bl	8001efc <u1_printf>
	  if(receive_flag)
 80011ce:	e73c      	b.n	800104a <main+0x9a>
 80011d0:	200009e8 	.word	0x200009e8
 80011d4:	20000a30 	.word	0x20000a30
 80011d8:	20000a78 	.word	0x20000a78
 80011dc:	40010c00 	.word	0x40010c00
 80011e0:	40011000 	.word	0x40011000
 80011e4:	20000b94 	.word	0x20000b94
 80011e8:	0800a568 	.word	0x0800a568
 80011ec:	20000e22 	.word	0x20000e22
 80011f0:	0800a570 	.word	0x0800a570
 80011f4:	0800a5c8 	.word	0x0800a5c8

080011f8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b090      	sub	sp, #64	; 0x40
 80011fc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011fe:	f107 0318 	add.w	r3, r7, #24
 8001202:	2228      	movs	r2, #40	; 0x28
 8001204:	2100      	movs	r1, #0
 8001206:	4618      	mov	r0, r3
 8001208:	f004 fcb8 	bl	8005b7c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800120c:	1d3b      	adds	r3, r7, #4
 800120e:	2200      	movs	r2, #0
 8001210:	601a      	str	r2, [r3, #0]
 8001212:	605a      	str	r2, [r3, #4]
 8001214:	609a      	str	r2, [r3, #8]
 8001216:	60da      	str	r2, [r3, #12]
 8001218:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800121a:	2301      	movs	r3, #1
 800121c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800121e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001222:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001224:	2300      	movs	r3, #0
 8001226:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001228:	2301      	movs	r3, #1
 800122a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800122c:	2302      	movs	r3, #2
 800122e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001230:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001234:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001236:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800123a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800123c:	f107 0318 	add.w	r3, r7, #24
 8001240:	4618      	mov	r0, r3
 8001242:	f002 f8cb 	bl	80033dc <HAL_RCC_OscConfig>
 8001246:	4603      	mov	r3, r0
 8001248:	2b00      	cmp	r3, #0
 800124a:	d001      	beq.n	8001250 <SystemClock_Config+0x58>
  {
    Error_Handler();
 800124c:	f000 f819 	bl	8001282 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001250:	230f      	movs	r3, #15
 8001252:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001254:	2302      	movs	r3, #2
 8001256:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001258:	2300      	movs	r3, #0
 800125a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800125c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001260:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001262:	2300      	movs	r3, #0
 8001264:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001266:	1d3b      	adds	r3, r7, #4
 8001268:	2102      	movs	r1, #2
 800126a:	4618      	mov	r0, r3
 800126c:	f002 fb38 	bl	80038e0 <HAL_RCC_ClockConfig>
 8001270:	4603      	mov	r3, r0
 8001272:	2b00      	cmp	r3, #0
 8001274:	d001      	beq.n	800127a <SystemClock_Config+0x82>
  {
    Error_Handler();
 8001276:	f000 f804 	bl	8001282 <Error_Handler>
  }
}
 800127a:	bf00      	nop
 800127c:	3740      	adds	r7, #64	; 0x40
 800127e:	46bd      	mov	sp, r7
 8001280:	bd80      	pop	{r7, pc}

08001282 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001282:	b480      	push	{r7}
 8001284:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001286:	b672      	cpsid	i
}
 8001288:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800128a:	e7fe      	b.n	800128a <Error_Handler+0x8>

0800128c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800128c:	b480      	push	{r7}
 800128e:	b085      	sub	sp, #20
 8001290:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001292:	4b15      	ldr	r3, [pc, #84]	; (80012e8 <HAL_MspInit+0x5c>)
 8001294:	699b      	ldr	r3, [r3, #24]
 8001296:	4a14      	ldr	r2, [pc, #80]	; (80012e8 <HAL_MspInit+0x5c>)
 8001298:	f043 0301 	orr.w	r3, r3, #1
 800129c:	6193      	str	r3, [r2, #24]
 800129e:	4b12      	ldr	r3, [pc, #72]	; (80012e8 <HAL_MspInit+0x5c>)
 80012a0:	699b      	ldr	r3, [r3, #24]
 80012a2:	f003 0301 	and.w	r3, r3, #1
 80012a6:	60bb      	str	r3, [r7, #8]
 80012a8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80012aa:	4b0f      	ldr	r3, [pc, #60]	; (80012e8 <HAL_MspInit+0x5c>)
 80012ac:	69db      	ldr	r3, [r3, #28]
 80012ae:	4a0e      	ldr	r2, [pc, #56]	; (80012e8 <HAL_MspInit+0x5c>)
 80012b0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80012b4:	61d3      	str	r3, [r2, #28]
 80012b6:	4b0c      	ldr	r3, [pc, #48]	; (80012e8 <HAL_MspInit+0x5c>)
 80012b8:	69db      	ldr	r3, [r3, #28]
 80012ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80012be:	607b      	str	r3, [r7, #4]
 80012c0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80012c2:	4b0a      	ldr	r3, [pc, #40]	; (80012ec <HAL_MspInit+0x60>)
 80012c4:	685b      	ldr	r3, [r3, #4]
 80012c6:	60fb      	str	r3, [r7, #12]
 80012c8:	68fb      	ldr	r3, [r7, #12]
 80012ca:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80012ce:	60fb      	str	r3, [r7, #12]
 80012d0:	68fb      	ldr	r3, [r7, #12]
 80012d2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80012d6:	60fb      	str	r3, [r7, #12]
 80012d8:	4a04      	ldr	r2, [pc, #16]	; (80012ec <HAL_MspInit+0x60>)
 80012da:	68fb      	ldr	r3, [r7, #12]
 80012dc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80012de:	bf00      	nop
 80012e0:	3714      	adds	r7, #20
 80012e2:	46bd      	mov	sp, r7
 80012e4:	bc80      	pop	{r7}
 80012e6:	4770      	bx	lr
 80012e8:	40021000 	.word	0x40021000
 80012ec:	40010000 	.word	0x40010000

080012f0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80012f0:	b480      	push	{r7}
 80012f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80012f4:	e7fe      	b.n	80012f4 <NMI_Handler+0x4>

080012f6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80012f6:	b480      	push	{r7}
 80012f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80012fa:	e7fe      	b.n	80012fa <HardFault_Handler+0x4>

080012fc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80012fc:	b480      	push	{r7}
 80012fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001300:	e7fe      	b.n	8001300 <MemManage_Handler+0x4>

08001302 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001302:	b480      	push	{r7}
 8001304:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001306:	e7fe      	b.n	8001306 <BusFault_Handler+0x4>

08001308 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001308:	b480      	push	{r7}
 800130a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800130c:	e7fe      	b.n	800130c <UsageFault_Handler+0x4>

0800130e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800130e:	b480      	push	{r7}
 8001310:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001312:	bf00      	nop
 8001314:	46bd      	mov	sp, r7
 8001316:	bc80      	pop	{r7}
 8001318:	4770      	bx	lr

0800131a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800131a:	b480      	push	{r7}
 800131c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800131e:	bf00      	nop
 8001320:	46bd      	mov	sp, r7
 8001322:	bc80      	pop	{r7}
 8001324:	4770      	bx	lr

08001326 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001326:	b480      	push	{r7}
 8001328:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800132a:	bf00      	nop
 800132c:	46bd      	mov	sp, r7
 800132e:	bc80      	pop	{r7}
 8001330:	4770      	bx	lr

08001332 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001332:	b580      	push	{r7, lr}
 8001334:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001336:	f001 f8f9 	bl	800252c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800133a:	bf00      	nop
 800133c:	bd80      	pop	{r7, pc}
	...

08001340 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8001344:	4802      	ldr	r0, [pc, #8]	; (8001350 <DMA1_Channel5_IRQHandler+0x10>)
 8001346:	f001 fc33 	bl	8002bb0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 800134a:	bf00      	nop
 800134c:	bd80      	pop	{r7, pc}
 800134e:	bf00      	nop
 8001350:	20000bd8 	.word	0x20000bd8

08001354 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8001358:	4802      	ldr	r0, [pc, #8]	; (8001364 <DMA1_Channel6_IRQHandler+0x10>)
 800135a:	f001 fc29 	bl	8002bb0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 800135e:	bf00      	nop
 8001360:	bd80      	pop	{r7, pc}
 8001362:	bf00      	nop
 8001364:	20000c1c 	.word	0x20000c1c

08001368 <TIM1_BRK_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt.
  */
void TIM1_BRK_IRQHandler(void)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_IRQn 0 */

  /* USER CODE END TIM1_BRK_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800136c:	4802      	ldr	r0, [pc, #8]	; (8001378 <TIM1_BRK_IRQHandler+0x10>)
 800136e:	f002 ff41 	bl	80041f4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_IRQn 1 */

  /* USER CODE END TIM1_BRK_IRQn 1 */
}
 8001372:	bf00      	nop
 8001374:	bd80      	pop	{r7, pc}
 8001376:	bf00      	nop
 8001378:	200009e8 	.word	0x200009e8

0800137c <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001380:	4802      	ldr	r0, [pc, #8]	; (800138c <TIM1_UP_IRQHandler+0x10>)
 8001382:	f002 ff37 	bl	80041f4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8001386:	bf00      	nop
 8001388:	bd80      	pop	{r7, pc}
 800138a:	bf00      	nop
 800138c:	200009e8 	.word	0x200009e8

08001390 <TIM1_TRG_COM_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts.
  */
void TIM1_TRG_COM_IRQHandler(void)
{
 8001390:	b580      	push	{r7, lr}
 8001392:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001394:	4802      	ldr	r0, [pc, #8]	; (80013a0 <TIM1_TRG_COM_IRQHandler+0x10>)
 8001396:	f002 ff2d 	bl	80041f4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_IRQn 1 */
}
 800139a:	bf00      	nop
 800139c:	bd80      	pop	{r7, pc}
 800139e:	bf00      	nop
 80013a0:	200009e8 	.word	0x200009e8

080013a4 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80013a8:	4802      	ldr	r0, [pc, #8]	; (80013b4 <TIM1_CC_IRQHandler+0x10>)
 80013aa:	f002 ff23 	bl	80041f4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 80013ae:	bf00      	nop
 80013b0:	bd80      	pop	{r7, pc}
 80013b2:	bf00      	nop
 80013b4:	200009e8 	.word	0x200009e8

080013b8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80013b8:	b580      	push	{r7, lr}
 80013ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80013bc:	4802      	ldr	r0, [pc, #8]	; (80013c8 <USART1_IRQHandler+0x10>)
 80013be:	f003 fea5 	bl	800510c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80013c2:	bf00      	nop
 80013c4:	bd80      	pop	{r7, pc}
 80013c6:	bf00      	nop
 80013c8:	20000b50 	.word	0x20000b50

080013cc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80013d0:	4802      	ldr	r0, [pc, #8]	; (80013dc <USART2_IRQHandler+0x10>)
 80013d2:	f003 fe9b 	bl	800510c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80013d6:	bf00      	nop
 80013d8:	bd80      	pop	{r7, pc}
 80013da:	bf00      	nop
 80013dc:	20000b94 	.word	0x20000b94

080013e0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80013e0:	b480      	push	{r7}
 80013e2:	af00      	add	r7, sp, #0
	return 1;
 80013e4:	2301      	movs	r3, #1
}
 80013e6:	4618      	mov	r0, r3
 80013e8:	46bd      	mov	sp, r7
 80013ea:	bc80      	pop	{r7}
 80013ec:	4770      	bx	lr

080013ee <_kill>:

int _kill(int pid, int sig)
{
 80013ee:	b580      	push	{r7, lr}
 80013f0:	b082      	sub	sp, #8
 80013f2:	af00      	add	r7, sp, #0
 80013f4:	6078      	str	r0, [r7, #4]
 80013f6:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80013f8:	f004 fb96 	bl	8005b28 <__errno>
 80013fc:	4603      	mov	r3, r0
 80013fe:	2216      	movs	r2, #22
 8001400:	601a      	str	r2, [r3, #0]
	return -1;
 8001402:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001406:	4618      	mov	r0, r3
 8001408:	3708      	adds	r7, #8
 800140a:	46bd      	mov	sp, r7
 800140c:	bd80      	pop	{r7, pc}

0800140e <_exit>:

void _exit (int status)
{
 800140e:	b580      	push	{r7, lr}
 8001410:	b082      	sub	sp, #8
 8001412:	af00      	add	r7, sp, #0
 8001414:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001416:	f04f 31ff 	mov.w	r1, #4294967295
 800141a:	6878      	ldr	r0, [r7, #4]
 800141c:	f7ff ffe7 	bl	80013ee <_kill>
	while (1) {}		/* Make sure we hang here */
 8001420:	e7fe      	b.n	8001420 <_exit+0x12>

08001422 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001422:	b580      	push	{r7, lr}
 8001424:	b086      	sub	sp, #24
 8001426:	af00      	add	r7, sp, #0
 8001428:	60f8      	str	r0, [r7, #12]
 800142a:	60b9      	str	r1, [r7, #8]
 800142c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800142e:	2300      	movs	r3, #0
 8001430:	617b      	str	r3, [r7, #20]
 8001432:	e00a      	b.n	800144a <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001434:	f3af 8000 	nop.w
 8001438:	4601      	mov	r1, r0
 800143a:	68bb      	ldr	r3, [r7, #8]
 800143c:	1c5a      	adds	r2, r3, #1
 800143e:	60ba      	str	r2, [r7, #8]
 8001440:	b2ca      	uxtb	r2, r1
 8001442:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001444:	697b      	ldr	r3, [r7, #20]
 8001446:	3301      	adds	r3, #1
 8001448:	617b      	str	r3, [r7, #20]
 800144a:	697a      	ldr	r2, [r7, #20]
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	429a      	cmp	r2, r3
 8001450:	dbf0      	blt.n	8001434 <_read+0x12>
	}

return len;
 8001452:	687b      	ldr	r3, [r7, #4]
}
 8001454:	4618      	mov	r0, r3
 8001456:	3718      	adds	r7, #24
 8001458:	46bd      	mov	sp, r7
 800145a:	bd80      	pop	{r7, pc}

0800145c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800145c:	b580      	push	{r7, lr}
 800145e:	b086      	sub	sp, #24
 8001460:	af00      	add	r7, sp, #0
 8001462:	60f8      	str	r0, [r7, #12]
 8001464:	60b9      	str	r1, [r7, #8]
 8001466:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001468:	2300      	movs	r3, #0
 800146a:	617b      	str	r3, [r7, #20]
 800146c:	e009      	b.n	8001482 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800146e:	68bb      	ldr	r3, [r7, #8]
 8001470:	1c5a      	adds	r2, r3, #1
 8001472:	60ba      	str	r2, [r7, #8]
 8001474:	781b      	ldrb	r3, [r3, #0]
 8001476:	4618      	mov	r0, r3
 8001478:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800147c:	697b      	ldr	r3, [r7, #20]
 800147e:	3301      	adds	r3, #1
 8001480:	617b      	str	r3, [r7, #20]
 8001482:	697a      	ldr	r2, [r7, #20]
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	429a      	cmp	r2, r3
 8001488:	dbf1      	blt.n	800146e <_write+0x12>
	}
	return len;
 800148a:	687b      	ldr	r3, [r7, #4]
}
 800148c:	4618      	mov	r0, r3
 800148e:	3718      	adds	r7, #24
 8001490:	46bd      	mov	sp, r7
 8001492:	bd80      	pop	{r7, pc}

08001494 <_close>:

int _close(int file)
{
 8001494:	b480      	push	{r7}
 8001496:	b083      	sub	sp, #12
 8001498:	af00      	add	r7, sp, #0
 800149a:	6078      	str	r0, [r7, #4]
	return -1;
 800149c:	f04f 33ff 	mov.w	r3, #4294967295
}
 80014a0:	4618      	mov	r0, r3
 80014a2:	370c      	adds	r7, #12
 80014a4:	46bd      	mov	sp, r7
 80014a6:	bc80      	pop	{r7}
 80014a8:	4770      	bx	lr

080014aa <_fstat>:


int _fstat(int file, struct stat *st)
{
 80014aa:	b480      	push	{r7}
 80014ac:	b083      	sub	sp, #12
 80014ae:	af00      	add	r7, sp, #0
 80014b0:	6078      	str	r0, [r7, #4]
 80014b2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80014b4:	683b      	ldr	r3, [r7, #0]
 80014b6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80014ba:	605a      	str	r2, [r3, #4]
	return 0;
 80014bc:	2300      	movs	r3, #0
}
 80014be:	4618      	mov	r0, r3
 80014c0:	370c      	adds	r7, #12
 80014c2:	46bd      	mov	sp, r7
 80014c4:	bc80      	pop	{r7}
 80014c6:	4770      	bx	lr

080014c8 <_isatty>:

int _isatty(int file)
{
 80014c8:	b480      	push	{r7}
 80014ca:	b083      	sub	sp, #12
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	6078      	str	r0, [r7, #4]
	return 1;
 80014d0:	2301      	movs	r3, #1
}
 80014d2:	4618      	mov	r0, r3
 80014d4:	370c      	adds	r7, #12
 80014d6:	46bd      	mov	sp, r7
 80014d8:	bc80      	pop	{r7}
 80014da:	4770      	bx	lr

080014dc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80014dc:	b480      	push	{r7}
 80014de:	b085      	sub	sp, #20
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	60f8      	str	r0, [r7, #12]
 80014e4:	60b9      	str	r1, [r7, #8]
 80014e6:	607a      	str	r2, [r7, #4]
	return 0;
 80014e8:	2300      	movs	r3, #0
}
 80014ea:	4618      	mov	r0, r3
 80014ec:	3714      	adds	r7, #20
 80014ee:	46bd      	mov	sp, r7
 80014f0:	bc80      	pop	{r7}
 80014f2:	4770      	bx	lr

080014f4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	b086      	sub	sp, #24
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80014fc:	4a14      	ldr	r2, [pc, #80]	; (8001550 <_sbrk+0x5c>)
 80014fe:	4b15      	ldr	r3, [pc, #84]	; (8001554 <_sbrk+0x60>)
 8001500:	1ad3      	subs	r3, r2, r3
 8001502:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001504:	697b      	ldr	r3, [r7, #20]
 8001506:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001508:	4b13      	ldr	r3, [pc, #76]	; (8001558 <_sbrk+0x64>)
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	2b00      	cmp	r3, #0
 800150e:	d102      	bne.n	8001516 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001510:	4b11      	ldr	r3, [pc, #68]	; (8001558 <_sbrk+0x64>)
 8001512:	4a12      	ldr	r2, [pc, #72]	; (800155c <_sbrk+0x68>)
 8001514:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001516:	4b10      	ldr	r3, [pc, #64]	; (8001558 <_sbrk+0x64>)
 8001518:	681a      	ldr	r2, [r3, #0]
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	4413      	add	r3, r2
 800151e:	693a      	ldr	r2, [r7, #16]
 8001520:	429a      	cmp	r2, r3
 8001522:	d207      	bcs.n	8001534 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001524:	f004 fb00 	bl	8005b28 <__errno>
 8001528:	4603      	mov	r3, r0
 800152a:	220c      	movs	r2, #12
 800152c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800152e:	f04f 33ff 	mov.w	r3, #4294967295
 8001532:	e009      	b.n	8001548 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001534:	4b08      	ldr	r3, [pc, #32]	; (8001558 <_sbrk+0x64>)
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800153a:	4b07      	ldr	r3, [pc, #28]	; (8001558 <_sbrk+0x64>)
 800153c:	681a      	ldr	r2, [r3, #0]
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	4413      	add	r3, r2
 8001542:	4a05      	ldr	r2, [pc, #20]	; (8001558 <_sbrk+0x64>)
 8001544:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001546:	68fb      	ldr	r3, [r7, #12]
}
 8001548:	4618      	mov	r0, r3
 800154a:	3718      	adds	r7, #24
 800154c:	46bd      	mov	sp, r7
 800154e:	bd80      	pop	{r7, pc}
 8001550:	2000c000 	.word	0x2000c000
 8001554:	00000400 	.word	0x00000400
 8001558:	200009e4 	.word	0x200009e4
 800155c:	20000e68 	.word	0x20000e68

08001560 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001560:	b480      	push	{r7}
 8001562:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001564:	bf00      	nop
 8001566:	46bd      	mov	sp, r7
 8001568:	bc80      	pop	{r7}
 800156a:	4770      	bx	lr

0800156c <MX_TIM1_Init>:
TIM_HandleTypeDef htim5;
TIM_HandleTypeDef htim8;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 800156c:	b580      	push	{r7, lr}
 800156e:	b096      	sub	sp, #88	; 0x58
 8001570:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001572:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001576:	2200      	movs	r2, #0
 8001578:	601a      	str	r2, [r3, #0]
 800157a:	605a      	str	r2, [r3, #4]
 800157c:	609a      	str	r2, [r3, #8]
 800157e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001580:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001584:	2200      	movs	r2, #0
 8001586:	601a      	str	r2, [r3, #0]
 8001588:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800158a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800158e:	2200      	movs	r2, #0
 8001590:	601a      	str	r2, [r3, #0]
 8001592:	605a      	str	r2, [r3, #4]
 8001594:	609a      	str	r2, [r3, #8]
 8001596:	60da      	str	r2, [r3, #12]
 8001598:	611a      	str	r2, [r3, #16]
 800159a:	615a      	str	r2, [r3, #20]
 800159c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800159e:	1d3b      	adds	r3, r7, #4
 80015a0:	2220      	movs	r2, #32
 80015a2:	2100      	movs	r1, #0
 80015a4:	4618      	mov	r0, r3
 80015a6:	f004 fae9 	bl	8005b7c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80015aa:	4b50      	ldr	r3, [pc, #320]	; (80016ec <MX_TIM1_Init+0x180>)
 80015ac:	4a50      	ldr	r2, [pc, #320]	; (80016f0 <MX_TIM1_Init+0x184>)
 80015ae:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 72-1;
 80015b0:	4b4e      	ldr	r3, [pc, #312]	; (80016ec <MX_TIM1_Init+0x180>)
 80015b2:	2247      	movs	r2, #71	; 0x47
 80015b4:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015b6:	4b4d      	ldr	r3, [pc, #308]	; (80016ec <MX_TIM1_Init+0x180>)
 80015b8:	2200      	movs	r2, #0
 80015ba:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000-1;
 80015bc:	4b4b      	ldr	r3, [pc, #300]	; (80016ec <MX_TIM1_Init+0x180>)
 80015be:	f240 32e7 	movw	r2, #999	; 0x3e7
 80015c2:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015c4:	4b49      	ldr	r3, [pc, #292]	; (80016ec <MX_TIM1_Init+0x180>)
 80015c6:	2200      	movs	r2, #0
 80015c8:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80015ca:	4b48      	ldr	r3, [pc, #288]	; (80016ec <MX_TIM1_Init+0x180>)
 80015cc:	2200      	movs	r2, #0
 80015ce:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015d0:	4b46      	ldr	r3, [pc, #280]	; (80016ec <MX_TIM1_Init+0x180>)
 80015d2:	2200      	movs	r2, #0
 80015d4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80015d6:	4845      	ldr	r0, [pc, #276]	; (80016ec <MX_TIM1_Init+0x180>)
 80015d8:	f002 fb1a 	bl	8003c10 <HAL_TIM_Base_Init>
 80015dc:	4603      	mov	r3, r0
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d001      	beq.n	80015e6 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 80015e2:	f7ff fe4e 	bl	8001282 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80015e6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80015ea:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80015ec:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80015f0:	4619      	mov	r1, r3
 80015f2:	483e      	ldr	r0, [pc, #248]	; (80016ec <MX_TIM1_Init+0x180>)
 80015f4:	f002 ffc4 	bl	8004580 <HAL_TIM_ConfigClockSource>
 80015f8:	4603      	mov	r3, r0
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d001      	beq.n	8001602 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 80015fe:	f7ff fe40 	bl	8001282 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001602:	483a      	ldr	r0, [pc, #232]	; (80016ec <MX_TIM1_Init+0x180>)
 8001604:	f002 fbb4 	bl	8003d70 <HAL_TIM_PWM_Init>
 8001608:	4603      	mov	r3, r0
 800160a:	2b00      	cmp	r3, #0
 800160c:	d001      	beq.n	8001612 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 800160e:	f7ff fe38 	bl	8001282 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001612:	2300      	movs	r3, #0
 8001614:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001616:	2300      	movs	r3, #0
 8001618:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800161a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800161e:	4619      	mov	r1, r3
 8001620:	4832      	ldr	r0, [pc, #200]	; (80016ec <MX_TIM1_Init+0x180>)
 8001622:	f003 fb75 	bl	8004d10 <HAL_TIMEx_MasterConfigSynchronization>
 8001626:	4603      	mov	r3, r0
 8001628:	2b00      	cmp	r3, #0
 800162a:	d001      	beq.n	8001630 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 800162c:	f7ff fe29 	bl	8001282 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001630:	2360      	movs	r3, #96	; 0x60
 8001632:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8001634:	2300      	movs	r3, #0
 8001636:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001638:	2300      	movs	r3, #0
 800163a:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800163c:	2300      	movs	r3, #0
 800163e:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001640:	2300      	movs	r3, #0
 8001642:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001644:	2300      	movs	r3, #0
 8001646:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001648:	2300      	movs	r3, #0
 800164a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800164c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001650:	2200      	movs	r2, #0
 8001652:	4619      	mov	r1, r3
 8001654:	4825      	ldr	r0, [pc, #148]	; (80016ec <MX_TIM1_Init+0x180>)
 8001656:	f002 fed5 	bl	8004404 <HAL_TIM_PWM_ConfigChannel>
 800165a:	4603      	mov	r3, r0
 800165c:	2b00      	cmp	r3, #0
 800165e:	d001      	beq.n	8001664 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8001660:	f7ff fe0f 	bl	8001282 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001664:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001668:	2204      	movs	r2, #4
 800166a:	4619      	mov	r1, r3
 800166c:	481f      	ldr	r0, [pc, #124]	; (80016ec <MX_TIM1_Init+0x180>)
 800166e:	f002 fec9 	bl	8004404 <HAL_TIM_PWM_ConfigChannel>
 8001672:	4603      	mov	r3, r0
 8001674:	2b00      	cmp	r3, #0
 8001676:	d001      	beq.n	800167c <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 8001678:	f7ff fe03 	bl	8001282 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800167c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001680:	2208      	movs	r2, #8
 8001682:	4619      	mov	r1, r3
 8001684:	4819      	ldr	r0, [pc, #100]	; (80016ec <MX_TIM1_Init+0x180>)
 8001686:	f002 febd 	bl	8004404 <HAL_TIM_PWM_ConfigChannel>
 800168a:	4603      	mov	r3, r0
 800168c:	2b00      	cmp	r3, #0
 800168e:	d001      	beq.n	8001694 <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 8001690:	f7ff fdf7 	bl	8001282 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001694:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001698:	220c      	movs	r2, #12
 800169a:	4619      	mov	r1, r3
 800169c:	4813      	ldr	r0, [pc, #76]	; (80016ec <MX_TIM1_Init+0x180>)
 800169e:	f002 feb1 	bl	8004404 <HAL_TIM_PWM_ConfigChannel>
 80016a2:	4603      	mov	r3, r0
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d001      	beq.n	80016ac <MX_TIM1_Init+0x140>
  {
    Error_Handler();
 80016a8:	f7ff fdeb 	bl	8001282 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80016ac:	2300      	movs	r3, #0
 80016ae:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80016b0:	2300      	movs	r3, #0
 80016b2:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80016b4:	2300      	movs	r3, #0
 80016b6:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80016b8:	2300      	movs	r3, #0
 80016ba:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80016bc:	2300      	movs	r3, #0
 80016be:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80016c0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80016c4:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80016c6:	2300      	movs	r3, #0
 80016c8:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80016ca:	1d3b      	adds	r3, r7, #4
 80016cc:	4619      	mov	r1, r3
 80016ce:	4807      	ldr	r0, [pc, #28]	; (80016ec <MX_TIM1_Init+0x180>)
 80016d0:	f003 fb8a 	bl	8004de8 <HAL_TIMEx_ConfigBreakDeadTime>
 80016d4:	4603      	mov	r3, r0
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d001      	beq.n	80016de <MX_TIM1_Init+0x172>
  {
    Error_Handler();
 80016da:	f7ff fdd2 	bl	8001282 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80016de:	4803      	ldr	r0, [pc, #12]	; (80016ec <MX_TIM1_Init+0x180>)
 80016e0:	f000 fa8c 	bl	8001bfc <HAL_TIM_MspPostInit>

}
 80016e4:	bf00      	nop
 80016e6:	3758      	adds	r7, #88	; 0x58
 80016e8:	46bd      	mov	sp, r7
 80016ea:	bd80      	pop	{r7, pc}
 80016ec:	200009e8 	.word	0x200009e8
 80016f0:	40012c00 	.word	0x40012c00

080016f4 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b08c      	sub	sp, #48	; 0x30
 80016f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80016fa:	f107 030c 	add.w	r3, r7, #12
 80016fe:	2224      	movs	r2, #36	; 0x24
 8001700:	2100      	movs	r1, #0
 8001702:	4618      	mov	r0, r3
 8001704:	f004 fa3a 	bl	8005b7c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001708:	1d3b      	adds	r3, r7, #4
 800170a:	2200      	movs	r2, #0
 800170c:	601a      	str	r2, [r3, #0]
 800170e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001710:	4b21      	ldr	r3, [pc, #132]	; (8001798 <MX_TIM2_Init+0xa4>)
 8001712:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001716:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001718:	4b1f      	ldr	r3, [pc, #124]	; (8001798 <MX_TIM2_Init+0xa4>)
 800171a:	2200      	movs	r2, #0
 800171c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800171e:	4b1e      	ldr	r3, [pc, #120]	; (8001798 <MX_TIM2_Init+0xa4>)
 8001720:	2200      	movs	r2, #0
 8001722:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8001724:	4b1c      	ldr	r3, [pc, #112]	; (8001798 <MX_TIM2_Init+0xa4>)
 8001726:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800172a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800172c:	4b1a      	ldr	r3, [pc, #104]	; (8001798 <MX_TIM2_Init+0xa4>)
 800172e:	2200      	movs	r2, #0
 8001730:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001732:	4b19      	ldr	r3, [pc, #100]	; (8001798 <MX_TIM2_Init+0xa4>)
 8001734:	2200      	movs	r2, #0
 8001736:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001738:	2303      	movs	r3, #3
 800173a:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800173c:	2300      	movs	r3, #0
 800173e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001740:	2301      	movs	r3, #1
 8001742:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001744:	2300      	movs	r3, #0
 8001746:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001748:	2300      	movs	r3, #0
 800174a:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800174c:	2300      	movs	r3, #0
 800174e:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001750:	2301      	movs	r3, #1
 8001752:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001754:	2300      	movs	r3, #0
 8001756:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001758:	2300      	movs	r3, #0
 800175a:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 800175c:	f107 030c 	add.w	r3, r7, #12
 8001760:	4619      	mov	r1, r3
 8001762:	480d      	ldr	r0, [pc, #52]	; (8001798 <MX_TIM2_Init+0xa4>)
 8001764:	f002 fc16 	bl	8003f94 <HAL_TIM_Encoder_Init>
 8001768:	4603      	mov	r3, r0
 800176a:	2b00      	cmp	r3, #0
 800176c:	d001      	beq.n	8001772 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 800176e:	f7ff fd88 	bl	8001282 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001772:	2300      	movs	r3, #0
 8001774:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001776:	2300      	movs	r3, #0
 8001778:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800177a:	1d3b      	adds	r3, r7, #4
 800177c:	4619      	mov	r1, r3
 800177e:	4806      	ldr	r0, [pc, #24]	; (8001798 <MX_TIM2_Init+0xa4>)
 8001780:	f003 fac6 	bl	8004d10 <HAL_TIMEx_MasterConfigSynchronization>
 8001784:	4603      	mov	r3, r0
 8001786:	2b00      	cmp	r3, #0
 8001788:	d001      	beq.n	800178e <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 800178a:	f7ff fd7a 	bl	8001282 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800178e:	bf00      	nop
 8001790:	3730      	adds	r7, #48	; 0x30
 8001792:	46bd      	mov	sp, r7
 8001794:	bd80      	pop	{r7, pc}
 8001796:	bf00      	nop
 8001798:	20000a30 	.word	0x20000a30

0800179c <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 800179c:	b580      	push	{r7, lr}
 800179e:	b08c      	sub	sp, #48	; 0x30
 80017a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80017a2:	f107 030c 	add.w	r3, r7, #12
 80017a6:	2224      	movs	r2, #36	; 0x24
 80017a8:	2100      	movs	r1, #0
 80017aa:	4618      	mov	r0, r3
 80017ac:	f004 f9e6 	bl	8005b7c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80017b0:	1d3b      	adds	r3, r7, #4
 80017b2:	2200      	movs	r2, #0
 80017b4:	601a      	str	r2, [r3, #0]
 80017b6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80017b8:	4b20      	ldr	r3, [pc, #128]	; (800183c <MX_TIM3_Init+0xa0>)
 80017ba:	4a21      	ldr	r2, [pc, #132]	; (8001840 <MX_TIM3_Init+0xa4>)
 80017bc:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80017be:	4b1f      	ldr	r3, [pc, #124]	; (800183c <MX_TIM3_Init+0xa0>)
 80017c0:	2200      	movs	r2, #0
 80017c2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017c4:	4b1d      	ldr	r3, [pc, #116]	; (800183c <MX_TIM3_Init+0xa0>)
 80017c6:	2200      	movs	r2, #0
 80017c8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80017ca:	4b1c      	ldr	r3, [pc, #112]	; (800183c <MX_TIM3_Init+0xa0>)
 80017cc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80017d0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80017d2:	4b1a      	ldr	r3, [pc, #104]	; (800183c <MX_TIM3_Init+0xa0>)
 80017d4:	2200      	movs	r2, #0
 80017d6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80017d8:	4b18      	ldr	r3, [pc, #96]	; (800183c <MX_TIM3_Init+0xa0>)
 80017da:	2200      	movs	r2, #0
 80017dc:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80017de:	2303      	movs	r3, #3
 80017e0:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80017e2:	2300      	movs	r3, #0
 80017e4:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80017e6:	2301      	movs	r3, #1
 80017e8:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80017ea:	2300      	movs	r3, #0
 80017ec:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80017ee:	2300      	movs	r3, #0
 80017f0:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80017f2:	2300      	movs	r3, #0
 80017f4:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80017f6:	2301      	movs	r3, #1
 80017f8:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80017fa:	2300      	movs	r3, #0
 80017fc:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80017fe:	2300      	movs	r3, #0
 8001800:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8001802:	f107 030c 	add.w	r3, r7, #12
 8001806:	4619      	mov	r1, r3
 8001808:	480c      	ldr	r0, [pc, #48]	; (800183c <MX_TIM3_Init+0xa0>)
 800180a:	f002 fbc3 	bl	8003f94 <HAL_TIM_Encoder_Init>
 800180e:	4603      	mov	r3, r0
 8001810:	2b00      	cmp	r3, #0
 8001812:	d001      	beq.n	8001818 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8001814:	f7ff fd35 	bl	8001282 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001818:	2300      	movs	r3, #0
 800181a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800181c:	2300      	movs	r3, #0
 800181e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001820:	1d3b      	adds	r3, r7, #4
 8001822:	4619      	mov	r1, r3
 8001824:	4805      	ldr	r0, [pc, #20]	; (800183c <MX_TIM3_Init+0xa0>)
 8001826:	f003 fa73 	bl	8004d10 <HAL_TIMEx_MasterConfigSynchronization>
 800182a:	4603      	mov	r3, r0
 800182c:	2b00      	cmp	r3, #0
 800182e:	d001      	beq.n	8001834 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8001830:	f7ff fd27 	bl	8001282 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001834:	bf00      	nop
 8001836:	3730      	adds	r7, #48	; 0x30
 8001838:	46bd      	mov	sp, r7
 800183a:	bd80      	pop	{r7, pc}
 800183c:	20000a78 	.word	0x20000a78
 8001840:	40000400 	.word	0x40000400

08001844 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	b08c      	sub	sp, #48	; 0x30
 8001848:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800184a:	f107 030c 	add.w	r3, r7, #12
 800184e:	2224      	movs	r2, #36	; 0x24
 8001850:	2100      	movs	r1, #0
 8001852:	4618      	mov	r0, r3
 8001854:	f004 f992 	bl	8005b7c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001858:	1d3b      	adds	r3, r7, #4
 800185a:	2200      	movs	r2, #0
 800185c:	601a      	str	r2, [r3, #0]
 800185e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001860:	4b20      	ldr	r3, [pc, #128]	; (80018e4 <MX_TIM5_Init+0xa0>)
 8001862:	4a21      	ldr	r2, [pc, #132]	; (80018e8 <MX_TIM5_Init+0xa4>)
 8001864:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8001866:	4b1f      	ldr	r3, [pc, #124]	; (80018e4 <MX_TIM5_Init+0xa0>)
 8001868:	2200      	movs	r2, #0
 800186a:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800186c:	4b1d      	ldr	r3, [pc, #116]	; (80018e4 <MX_TIM5_Init+0xa0>)
 800186e:	2200      	movs	r2, #0
 8001870:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 65535;
 8001872:	4b1c      	ldr	r3, [pc, #112]	; (80018e4 <MX_TIM5_Init+0xa0>)
 8001874:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001878:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800187a:	4b1a      	ldr	r3, [pc, #104]	; (80018e4 <MX_TIM5_Init+0xa0>)
 800187c:	2200      	movs	r2, #0
 800187e:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001880:	4b18      	ldr	r3, [pc, #96]	; (80018e4 <MX_TIM5_Init+0xa0>)
 8001882:	2200      	movs	r2, #0
 8001884:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001886:	2303      	movs	r3, #3
 8001888:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800188a:	2300      	movs	r3, #0
 800188c:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800188e:	2301      	movs	r3, #1
 8001890:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001892:	2300      	movs	r3, #0
 8001894:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001896:	2300      	movs	r3, #0
 8001898:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800189a:	2300      	movs	r3, #0
 800189c:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800189e:	2301      	movs	r3, #1
 80018a0:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80018a2:	2300      	movs	r3, #0
 80018a4:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80018a6:	2300      	movs	r3, #0
 80018a8:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 80018aa:	f107 030c 	add.w	r3, r7, #12
 80018ae:	4619      	mov	r1, r3
 80018b0:	480c      	ldr	r0, [pc, #48]	; (80018e4 <MX_TIM5_Init+0xa0>)
 80018b2:	f002 fb6f 	bl	8003f94 <HAL_TIM_Encoder_Init>
 80018b6:	4603      	mov	r3, r0
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d001      	beq.n	80018c0 <MX_TIM5_Init+0x7c>
  {
    Error_Handler();
 80018bc:	f7ff fce1 	bl	8001282 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80018c0:	2300      	movs	r3, #0
 80018c2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80018c4:	2300      	movs	r3, #0
 80018c6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80018c8:	1d3b      	adds	r3, r7, #4
 80018ca:	4619      	mov	r1, r3
 80018cc:	4805      	ldr	r0, [pc, #20]	; (80018e4 <MX_TIM5_Init+0xa0>)
 80018ce:	f003 fa1f 	bl	8004d10 <HAL_TIMEx_MasterConfigSynchronization>
 80018d2:	4603      	mov	r3, r0
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d001      	beq.n	80018dc <MX_TIM5_Init+0x98>
  {
    Error_Handler();
 80018d8:	f7ff fcd3 	bl	8001282 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 80018dc:	bf00      	nop
 80018de:	3730      	adds	r7, #48	; 0x30
 80018e0:	46bd      	mov	sp, r7
 80018e2:	bd80      	pop	{r7, pc}
 80018e4:	20000ac0 	.word	0x20000ac0
 80018e8:	40000c00 	.word	0x40000c00

080018ec <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 80018ec:	b580      	push	{r7, lr}
 80018ee:	b08c      	sub	sp, #48	; 0x30
 80018f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80018f2:	f107 030c 	add.w	r3, r7, #12
 80018f6:	2224      	movs	r2, #36	; 0x24
 80018f8:	2100      	movs	r1, #0
 80018fa:	4618      	mov	r0, r3
 80018fc:	f004 f93e 	bl	8005b7c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001900:	1d3b      	adds	r3, r7, #4
 8001902:	2200      	movs	r2, #0
 8001904:	601a      	str	r2, [r3, #0]
 8001906:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8001908:	4b22      	ldr	r3, [pc, #136]	; (8001994 <MX_TIM8_Init+0xa8>)
 800190a:	4a23      	ldr	r2, [pc, #140]	; (8001998 <MX_TIM8_Init+0xac>)
 800190c:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 800190e:	4b21      	ldr	r3, [pc, #132]	; (8001994 <MX_TIM8_Init+0xa8>)
 8001910:	2200      	movs	r2, #0
 8001912:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001914:	4b1f      	ldr	r3, [pc, #124]	; (8001994 <MX_TIM8_Init+0xa8>)
 8001916:	2200      	movs	r2, #0
 8001918:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 800191a:	4b1e      	ldr	r3, [pc, #120]	; (8001994 <MX_TIM8_Init+0xa8>)
 800191c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001920:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001922:	4b1c      	ldr	r3, [pc, #112]	; (8001994 <MX_TIM8_Init+0xa8>)
 8001924:	2200      	movs	r2, #0
 8001926:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8001928:	4b1a      	ldr	r3, [pc, #104]	; (8001994 <MX_TIM8_Init+0xa8>)
 800192a:	2200      	movs	r2, #0
 800192c:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800192e:	4b19      	ldr	r3, [pc, #100]	; (8001994 <MX_TIM8_Init+0xa8>)
 8001930:	2200      	movs	r2, #0
 8001932:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001934:	2303      	movs	r3, #3
 8001936:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001938:	2300      	movs	r3, #0
 800193a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800193c:	2301      	movs	r3, #1
 800193e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001940:	2300      	movs	r3, #0
 8001942:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001944:	2300      	movs	r3, #0
 8001946:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001948:	2300      	movs	r3, #0
 800194a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800194c:	2301      	movs	r3, #1
 800194e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001950:	2300      	movs	r3, #0
 8001952:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001954:	2300      	movs	r3, #0
 8001956:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 8001958:	f107 030c 	add.w	r3, r7, #12
 800195c:	4619      	mov	r1, r3
 800195e:	480d      	ldr	r0, [pc, #52]	; (8001994 <MX_TIM8_Init+0xa8>)
 8001960:	f002 fb18 	bl	8003f94 <HAL_TIM_Encoder_Init>
 8001964:	4603      	mov	r3, r0
 8001966:	2b00      	cmp	r3, #0
 8001968:	d001      	beq.n	800196e <MX_TIM8_Init+0x82>
  {
    Error_Handler();
 800196a:	f7ff fc8a 	bl	8001282 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800196e:	2300      	movs	r3, #0
 8001970:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001972:	2300      	movs	r3, #0
 8001974:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8001976:	1d3b      	adds	r3, r7, #4
 8001978:	4619      	mov	r1, r3
 800197a:	4806      	ldr	r0, [pc, #24]	; (8001994 <MX_TIM8_Init+0xa8>)
 800197c:	f003 f9c8 	bl	8004d10 <HAL_TIMEx_MasterConfigSynchronization>
 8001980:	4603      	mov	r3, r0
 8001982:	2b00      	cmp	r3, #0
 8001984:	d001      	beq.n	800198a <MX_TIM8_Init+0x9e>
  {
    Error_Handler();
 8001986:	f7ff fc7c 	bl	8001282 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 800198a:	bf00      	nop
 800198c:	3730      	adds	r7, #48	; 0x30
 800198e:	46bd      	mov	sp, r7
 8001990:	bd80      	pop	{r7, pc}
 8001992:	bf00      	nop
 8001994:	20000b08 	.word	0x20000b08
 8001998:	40013400 	.word	0x40013400

0800199c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800199c:	b580      	push	{r7, lr}
 800199e:	b084      	sub	sp, #16
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	4a19      	ldr	r2, [pc, #100]	; (8001a10 <HAL_TIM_Base_MspInit+0x74>)
 80019aa:	4293      	cmp	r3, r2
 80019ac:	d12b      	bne.n	8001a06 <HAL_TIM_Base_MspInit+0x6a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80019ae:	4b19      	ldr	r3, [pc, #100]	; (8001a14 <HAL_TIM_Base_MspInit+0x78>)
 80019b0:	699b      	ldr	r3, [r3, #24]
 80019b2:	4a18      	ldr	r2, [pc, #96]	; (8001a14 <HAL_TIM_Base_MspInit+0x78>)
 80019b4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80019b8:	6193      	str	r3, [r2, #24]
 80019ba:	4b16      	ldr	r3, [pc, #88]	; (8001a14 <HAL_TIM_Base_MspInit+0x78>)
 80019bc:	699b      	ldr	r3, [r3, #24]
 80019be:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80019c2:	60fb      	str	r3, [r7, #12]
 80019c4:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_IRQn, 0, 0);
 80019c6:	2200      	movs	r2, #0
 80019c8:	2100      	movs	r1, #0
 80019ca:	2018      	movs	r0, #24
 80019cc:	f000 fea1 	bl	8002712 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_IRQn);
 80019d0:	2018      	movs	r0, #24
 80019d2:	f000 feba 	bl	800274a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 80019d6:	2200      	movs	r2, #0
 80019d8:	2100      	movs	r1, #0
 80019da:	2019      	movs	r0, #25
 80019dc:	f000 fe99 	bl	8002712 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 80019e0:	2019      	movs	r0, #25
 80019e2:	f000 feb2 	bl	800274a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_IRQn, 0, 0);
 80019e6:	2200      	movs	r2, #0
 80019e8:	2100      	movs	r1, #0
 80019ea:	201a      	movs	r0, #26
 80019ec:	f000 fe91 	bl	8002712 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_IRQn);
 80019f0:	201a      	movs	r0, #26
 80019f2:	f000 feaa 	bl	800274a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 80019f6:	2200      	movs	r2, #0
 80019f8:	2100      	movs	r1, #0
 80019fa:	201b      	movs	r0, #27
 80019fc:	f000 fe89 	bl	8002712 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8001a00:	201b      	movs	r0, #27
 8001a02:	f000 fea2 	bl	800274a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8001a06:	bf00      	nop
 8001a08:	3710      	adds	r7, #16
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	bd80      	pop	{r7, pc}
 8001a0e:	bf00      	nop
 8001a10:	40012c00 	.word	0x40012c00
 8001a14:	40021000 	.word	0x40021000

08001a18 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b090      	sub	sp, #64	; 0x40
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a20:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001a24:	2200      	movs	r2, #0
 8001a26:	601a      	str	r2, [r3, #0]
 8001a28:	605a      	str	r2, [r3, #4]
 8001a2a:	609a      	str	r2, [r3, #8]
 8001a2c:	60da      	str	r2, [r3, #12]
  if(tim_encoderHandle->Instance==TIM2)
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001a36:	d14f      	bne.n	8001ad8 <HAL_TIM_Encoder_MspInit+0xc0>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001a38:	4b68      	ldr	r3, [pc, #416]	; (8001bdc <HAL_TIM_Encoder_MspInit+0x1c4>)
 8001a3a:	69db      	ldr	r3, [r3, #28]
 8001a3c:	4a67      	ldr	r2, [pc, #412]	; (8001bdc <HAL_TIM_Encoder_MspInit+0x1c4>)
 8001a3e:	f043 0301 	orr.w	r3, r3, #1
 8001a42:	61d3      	str	r3, [r2, #28]
 8001a44:	4b65      	ldr	r3, [pc, #404]	; (8001bdc <HAL_TIM_Encoder_MspInit+0x1c4>)
 8001a46:	69db      	ldr	r3, [r3, #28]
 8001a48:	f003 0301 	and.w	r3, r3, #1
 8001a4c:	62bb      	str	r3, [r7, #40]	; 0x28
 8001a4e:	6abb      	ldr	r3, [r7, #40]	; 0x28

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a50:	4b62      	ldr	r3, [pc, #392]	; (8001bdc <HAL_TIM_Encoder_MspInit+0x1c4>)
 8001a52:	699b      	ldr	r3, [r3, #24]
 8001a54:	4a61      	ldr	r2, [pc, #388]	; (8001bdc <HAL_TIM_Encoder_MspInit+0x1c4>)
 8001a56:	f043 0304 	orr.w	r3, r3, #4
 8001a5a:	6193      	str	r3, [r2, #24]
 8001a5c:	4b5f      	ldr	r3, [pc, #380]	; (8001bdc <HAL_TIM_Encoder_MspInit+0x1c4>)
 8001a5e:	699b      	ldr	r3, [r3, #24]
 8001a60:	f003 0304 	and.w	r3, r3, #4
 8001a64:	627b      	str	r3, [r7, #36]	; 0x24
 8001a66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a68:	4b5c      	ldr	r3, [pc, #368]	; (8001bdc <HAL_TIM_Encoder_MspInit+0x1c4>)
 8001a6a:	699b      	ldr	r3, [r3, #24]
 8001a6c:	4a5b      	ldr	r2, [pc, #364]	; (8001bdc <HAL_TIM_Encoder_MspInit+0x1c4>)
 8001a6e:	f043 0308 	orr.w	r3, r3, #8
 8001a72:	6193      	str	r3, [r2, #24]
 8001a74:	4b59      	ldr	r3, [pc, #356]	; (8001bdc <HAL_TIM_Encoder_MspInit+0x1c4>)
 8001a76:	699b      	ldr	r3, [r3, #24]
 8001a78:	f003 0308 	and.w	r3, r3, #8
 8001a7c:	623b      	str	r3, [r7, #32]
 8001a7e:	6a3b      	ldr	r3, [r7, #32]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = Encoder1A_Pin;
 8001a80:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001a84:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a86:	2300      	movs	r3, #0
 8001a88:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001a8a:	2301      	movs	r3, #1
 8001a8c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(Encoder1A_GPIO_Port, &GPIO_InitStruct);
 8001a8e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001a92:	4619      	mov	r1, r3
 8001a94:	4852      	ldr	r0, [pc, #328]	; (8001be0 <HAL_TIM_Encoder_MspInit+0x1c8>)
 8001a96:	f001 faf5 	bl	8003084 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = Encoder1B_Pin;
 8001a9a:	2308      	movs	r3, #8
 8001a9c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001aa2:	2301      	movs	r3, #1
 8001aa4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(Encoder1B_GPIO_Port, &GPIO_InitStruct);
 8001aa6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001aaa:	4619      	mov	r1, r3
 8001aac:	484d      	ldr	r0, [pc, #308]	; (8001be4 <HAL_TIM_Encoder_MspInit+0x1cc>)
 8001aae:	f001 fae9 	bl	8003084 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM2_PARTIAL_1();
 8001ab2:	4b4d      	ldr	r3, [pc, #308]	; (8001be8 <HAL_TIM_Encoder_MspInit+0x1d0>)
 8001ab4:	685b      	ldr	r3, [r3, #4]
 8001ab6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001ab8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001aba:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001abe:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001ac0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001ac2:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8001ac6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001ac8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001aca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001ace:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001ad0:	4a45      	ldr	r2, [pc, #276]	; (8001be8 <HAL_TIM_Encoder_MspInit+0x1d0>)
 8001ad2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001ad4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 8001ad6:	e07c      	b.n	8001bd2 <HAL_TIM_Encoder_MspInit+0x1ba>
  else if(tim_encoderHandle->Instance==TIM3)
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	4a43      	ldr	r2, [pc, #268]	; (8001bec <HAL_TIM_Encoder_MspInit+0x1d4>)
 8001ade:	4293      	cmp	r3, r2
 8001ae0:	d124      	bne.n	8001b2c <HAL_TIM_Encoder_MspInit+0x114>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001ae2:	4b3e      	ldr	r3, [pc, #248]	; (8001bdc <HAL_TIM_Encoder_MspInit+0x1c4>)
 8001ae4:	69db      	ldr	r3, [r3, #28]
 8001ae6:	4a3d      	ldr	r2, [pc, #244]	; (8001bdc <HAL_TIM_Encoder_MspInit+0x1c4>)
 8001ae8:	f043 0302 	orr.w	r3, r3, #2
 8001aec:	61d3      	str	r3, [r2, #28]
 8001aee:	4b3b      	ldr	r3, [pc, #236]	; (8001bdc <HAL_TIM_Encoder_MspInit+0x1c4>)
 8001af0:	69db      	ldr	r3, [r3, #28]
 8001af2:	f003 0302 	and.w	r3, r3, #2
 8001af6:	61fb      	str	r3, [r7, #28]
 8001af8:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001afa:	4b38      	ldr	r3, [pc, #224]	; (8001bdc <HAL_TIM_Encoder_MspInit+0x1c4>)
 8001afc:	699b      	ldr	r3, [r3, #24]
 8001afe:	4a37      	ldr	r2, [pc, #220]	; (8001bdc <HAL_TIM_Encoder_MspInit+0x1c4>)
 8001b00:	f043 0304 	orr.w	r3, r3, #4
 8001b04:	6193      	str	r3, [r2, #24]
 8001b06:	4b35      	ldr	r3, [pc, #212]	; (8001bdc <HAL_TIM_Encoder_MspInit+0x1c4>)
 8001b08:	699b      	ldr	r3, [r3, #24]
 8001b0a:	f003 0304 	and.w	r3, r3, #4
 8001b0e:	61bb      	str	r3, [r7, #24]
 8001b10:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = Encoder2A_Pin|Encoder2B_Pin;
 8001b12:	23c0      	movs	r3, #192	; 0xc0
 8001b14:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b16:	2300      	movs	r3, #0
 8001b18:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001b1a:	2301      	movs	r3, #1
 8001b1c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b1e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001b22:	4619      	mov	r1, r3
 8001b24:	482e      	ldr	r0, [pc, #184]	; (8001be0 <HAL_TIM_Encoder_MspInit+0x1c8>)
 8001b26:	f001 faad 	bl	8003084 <HAL_GPIO_Init>
}
 8001b2a:	e052      	b.n	8001bd2 <HAL_TIM_Encoder_MspInit+0x1ba>
  else if(tim_encoderHandle->Instance==TIM5)
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	4a2f      	ldr	r2, [pc, #188]	; (8001bf0 <HAL_TIM_Encoder_MspInit+0x1d8>)
 8001b32:	4293      	cmp	r3, r2
 8001b34:	d124      	bne.n	8001b80 <HAL_TIM_Encoder_MspInit+0x168>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8001b36:	4b29      	ldr	r3, [pc, #164]	; (8001bdc <HAL_TIM_Encoder_MspInit+0x1c4>)
 8001b38:	69db      	ldr	r3, [r3, #28]
 8001b3a:	4a28      	ldr	r2, [pc, #160]	; (8001bdc <HAL_TIM_Encoder_MspInit+0x1c4>)
 8001b3c:	f043 0308 	orr.w	r3, r3, #8
 8001b40:	61d3      	str	r3, [r2, #28]
 8001b42:	4b26      	ldr	r3, [pc, #152]	; (8001bdc <HAL_TIM_Encoder_MspInit+0x1c4>)
 8001b44:	69db      	ldr	r3, [r3, #28]
 8001b46:	f003 0308 	and.w	r3, r3, #8
 8001b4a:	617b      	str	r3, [r7, #20]
 8001b4c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b4e:	4b23      	ldr	r3, [pc, #140]	; (8001bdc <HAL_TIM_Encoder_MspInit+0x1c4>)
 8001b50:	699b      	ldr	r3, [r3, #24]
 8001b52:	4a22      	ldr	r2, [pc, #136]	; (8001bdc <HAL_TIM_Encoder_MspInit+0x1c4>)
 8001b54:	f043 0304 	orr.w	r3, r3, #4
 8001b58:	6193      	str	r3, [r2, #24]
 8001b5a:	4b20      	ldr	r3, [pc, #128]	; (8001bdc <HAL_TIM_Encoder_MspInit+0x1c4>)
 8001b5c:	699b      	ldr	r3, [r3, #24]
 8001b5e:	f003 0304 	and.w	r3, r3, #4
 8001b62:	613b      	str	r3, [r7, #16]
 8001b64:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = Encoder3A_Pin|Encoder3B_Pin;
 8001b66:	2303      	movs	r3, #3
 8001b68:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001b6e:	2301      	movs	r3, #1
 8001b70:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b72:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001b76:	4619      	mov	r1, r3
 8001b78:	4819      	ldr	r0, [pc, #100]	; (8001be0 <HAL_TIM_Encoder_MspInit+0x1c8>)
 8001b7a:	f001 fa83 	bl	8003084 <HAL_GPIO_Init>
}
 8001b7e:	e028      	b.n	8001bd2 <HAL_TIM_Encoder_MspInit+0x1ba>
  else if(tim_encoderHandle->Instance==TIM8)
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	4a1b      	ldr	r2, [pc, #108]	; (8001bf4 <HAL_TIM_Encoder_MspInit+0x1dc>)
 8001b86:	4293      	cmp	r3, r2
 8001b88:	d123      	bne.n	8001bd2 <HAL_TIM_Encoder_MspInit+0x1ba>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8001b8a:	4b14      	ldr	r3, [pc, #80]	; (8001bdc <HAL_TIM_Encoder_MspInit+0x1c4>)
 8001b8c:	699b      	ldr	r3, [r3, #24]
 8001b8e:	4a13      	ldr	r2, [pc, #76]	; (8001bdc <HAL_TIM_Encoder_MspInit+0x1c4>)
 8001b90:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001b94:	6193      	str	r3, [r2, #24]
 8001b96:	4b11      	ldr	r3, [pc, #68]	; (8001bdc <HAL_TIM_Encoder_MspInit+0x1c4>)
 8001b98:	699b      	ldr	r3, [r3, #24]
 8001b9a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001b9e:	60fb      	str	r3, [r7, #12]
 8001ba0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ba2:	4b0e      	ldr	r3, [pc, #56]	; (8001bdc <HAL_TIM_Encoder_MspInit+0x1c4>)
 8001ba4:	699b      	ldr	r3, [r3, #24]
 8001ba6:	4a0d      	ldr	r2, [pc, #52]	; (8001bdc <HAL_TIM_Encoder_MspInit+0x1c4>)
 8001ba8:	f043 0310 	orr.w	r3, r3, #16
 8001bac:	6193      	str	r3, [r2, #24]
 8001bae:	4b0b      	ldr	r3, [pc, #44]	; (8001bdc <HAL_TIM_Encoder_MspInit+0x1c4>)
 8001bb0:	699b      	ldr	r3, [r3, #24]
 8001bb2:	f003 0310 	and.w	r3, r3, #16
 8001bb6:	60bb      	str	r3, [r7, #8]
 8001bb8:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = Encoder4A_Pin|Encoder4B_Pin;
 8001bba:	23c0      	movs	r3, #192	; 0xc0
 8001bbc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001bc2:	2301      	movs	r3, #1
 8001bc4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001bc6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001bca:	4619      	mov	r1, r3
 8001bcc:	480a      	ldr	r0, [pc, #40]	; (8001bf8 <HAL_TIM_Encoder_MspInit+0x1e0>)
 8001bce:	f001 fa59 	bl	8003084 <HAL_GPIO_Init>
}
 8001bd2:	bf00      	nop
 8001bd4:	3740      	adds	r7, #64	; 0x40
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	bd80      	pop	{r7, pc}
 8001bda:	bf00      	nop
 8001bdc:	40021000 	.word	0x40021000
 8001be0:	40010800 	.word	0x40010800
 8001be4:	40010c00 	.word	0x40010c00
 8001be8:	40010000 	.word	0x40010000
 8001bec:	40000400 	.word	0x40000400
 8001bf0:	40000c00 	.word	0x40000c00
 8001bf4:	40013400 	.word	0x40013400
 8001bf8:	40011000 	.word	0x40011000

08001bfc <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	b088      	sub	sp, #32
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c04:	f107 0310 	add.w	r3, r7, #16
 8001c08:	2200      	movs	r2, #0
 8001c0a:	601a      	str	r2, [r3, #0]
 8001c0c:	605a      	str	r2, [r3, #4]
 8001c0e:	609a      	str	r2, [r3, #8]
 8001c10:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM1)
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	4a10      	ldr	r2, [pc, #64]	; (8001c58 <HAL_TIM_MspPostInit+0x5c>)
 8001c18:	4293      	cmp	r3, r2
 8001c1a:	d118      	bne.n	8001c4e <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c1c:	4b0f      	ldr	r3, [pc, #60]	; (8001c5c <HAL_TIM_MspPostInit+0x60>)
 8001c1e:	699b      	ldr	r3, [r3, #24]
 8001c20:	4a0e      	ldr	r2, [pc, #56]	; (8001c5c <HAL_TIM_MspPostInit+0x60>)
 8001c22:	f043 0304 	orr.w	r3, r3, #4
 8001c26:	6193      	str	r3, [r2, #24]
 8001c28:	4b0c      	ldr	r3, [pc, #48]	; (8001c5c <HAL_TIM_MspPostInit+0x60>)
 8001c2a:	699b      	ldr	r3, [r3, #24]
 8001c2c:	f003 0304 	and.w	r3, r3, #4
 8001c30:	60fb      	str	r3, [r7, #12]
 8001c32:	68fb      	ldr	r3, [r7, #12]
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = PWM1_Pin|PWM2_Pin|PWM3_Pin|PWM4_Pin;
 8001c34:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 8001c38:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c3a:	2302      	movs	r3, #2
 8001c3c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001c3e:	2303      	movs	r3, #3
 8001c40:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c42:	f107 0310 	add.w	r3, r7, #16
 8001c46:	4619      	mov	r1, r3
 8001c48:	4805      	ldr	r0, [pc, #20]	; (8001c60 <HAL_TIM_MspPostInit+0x64>)
 8001c4a:	f001 fa1b 	bl	8003084 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001c4e:	bf00      	nop
 8001c50:	3720      	adds	r7, #32
 8001c52:	46bd      	mov	sp, r7
 8001c54:	bd80      	pop	{r7, pc}
 8001c56:	bf00      	nop
 8001c58:	40012c00 	.word	0x40012c00
 8001c5c:	40021000 	.word	0x40021000
 8001c60:	40010800 	.word	0x40010800

08001c64 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart2_rx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001c68:	4b11      	ldr	r3, [pc, #68]	; (8001cb0 <MX_USART1_UART_Init+0x4c>)
 8001c6a:	4a12      	ldr	r2, [pc, #72]	; (8001cb4 <MX_USART1_UART_Init+0x50>)
 8001c6c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8001c6e:	4b10      	ldr	r3, [pc, #64]	; (8001cb0 <MX_USART1_UART_Init+0x4c>)
 8001c70:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001c74:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001c76:	4b0e      	ldr	r3, [pc, #56]	; (8001cb0 <MX_USART1_UART_Init+0x4c>)
 8001c78:	2200      	movs	r2, #0
 8001c7a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001c7c:	4b0c      	ldr	r3, [pc, #48]	; (8001cb0 <MX_USART1_UART_Init+0x4c>)
 8001c7e:	2200      	movs	r2, #0
 8001c80:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001c82:	4b0b      	ldr	r3, [pc, #44]	; (8001cb0 <MX_USART1_UART_Init+0x4c>)
 8001c84:	2200      	movs	r2, #0
 8001c86:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001c88:	4b09      	ldr	r3, [pc, #36]	; (8001cb0 <MX_USART1_UART_Init+0x4c>)
 8001c8a:	220c      	movs	r2, #12
 8001c8c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c8e:	4b08      	ldr	r3, [pc, #32]	; (8001cb0 <MX_USART1_UART_Init+0x4c>)
 8001c90:	2200      	movs	r2, #0
 8001c92:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c94:	4b06      	ldr	r3, [pc, #24]	; (8001cb0 <MX_USART1_UART_Init+0x4c>)
 8001c96:	2200      	movs	r2, #0
 8001c98:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001c9a:	4805      	ldr	r0, [pc, #20]	; (8001cb0 <MX_USART1_UART_Init+0x4c>)
 8001c9c:	f003 f907 	bl	8004eae <HAL_UART_Init>
 8001ca0:	4603      	mov	r3, r0
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d001      	beq.n	8001caa <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001ca6:	f7ff faec 	bl	8001282 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001caa:	bf00      	nop
 8001cac:	bd80      	pop	{r7, pc}
 8001cae:	bf00      	nop
 8001cb0:	20000b50 	.word	0x20000b50
 8001cb4:	40013800 	.word	0x40013800

08001cb8 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001cbc:	4b11      	ldr	r3, [pc, #68]	; (8001d04 <MX_USART2_UART_Init+0x4c>)
 8001cbe:	4a12      	ldr	r2, [pc, #72]	; (8001d08 <MX_USART2_UART_Init+0x50>)
 8001cc0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8001cc2:	4b10      	ldr	r3, [pc, #64]	; (8001d04 <MX_USART2_UART_Init+0x4c>)
 8001cc4:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001cc8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001cca:	4b0e      	ldr	r3, [pc, #56]	; (8001d04 <MX_USART2_UART_Init+0x4c>)
 8001ccc:	2200      	movs	r2, #0
 8001cce:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001cd0:	4b0c      	ldr	r3, [pc, #48]	; (8001d04 <MX_USART2_UART_Init+0x4c>)
 8001cd2:	2200      	movs	r2, #0
 8001cd4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001cd6:	4b0b      	ldr	r3, [pc, #44]	; (8001d04 <MX_USART2_UART_Init+0x4c>)
 8001cd8:	2200      	movs	r2, #0
 8001cda:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001cdc:	4b09      	ldr	r3, [pc, #36]	; (8001d04 <MX_USART2_UART_Init+0x4c>)
 8001cde:	220c      	movs	r2, #12
 8001ce0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001ce2:	4b08      	ldr	r3, [pc, #32]	; (8001d04 <MX_USART2_UART_Init+0x4c>)
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ce8:	4b06      	ldr	r3, [pc, #24]	; (8001d04 <MX_USART2_UART_Init+0x4c>)
 8001cea:	2200      	movs	r2, #0
 8001cec:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001cee:	4805      	ldr	r0, [pc, #20]	; (8001d04 <MX_USART2_UART_Init+0x4c>)
 8001cf0:	f003 f8dd 	bl	8004eae <HAL_UART_Init>
 8001cf4:	4603      	mov	r3, r0
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d001      	beq.n	8001cfe <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001cfa:	f7ff fac2 	bl	8001282 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001cfe:	bf00      	nop
 8001d00:	bd80      	pop	{r7, pc}
 8001d02:	bf00      	nop
 8001d04:	20000b94 	.word	0x20000b94
 8001d08:	40004400 	.word	0x40004400

08001d0c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	b08c      	sub	sp, #48	; 0x30
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d14:	f107 031c 	add.w	r3, r7, #28
 8001d18:	2200      	movs	r2, #0
 8001d1a:	601a      	str	r2, [r3, #0]
 8001d1c:	605a      	str	r2, [r3, #4]
 8001d1e:	609a      	str	r2, [r3, #8]
 8001d20:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	4a6b      	ldr	r2, [pc, #428]	; (8001ed4 <HAL_UART_MspInit+0x1c8>)
 8001d28:	4293      	cmp	r3, r2
 8001d2a:	d16c      	bne.n	8001e06 <HAL_UART_MspInit+0xfa>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001d2c:	4b6a      	ldr	r3, [pc, #424]	; (8001ed8 <HAL_UART_MspInit+0x1cc>)
 8001d2e:	699b      	ldr	r3, [r3, #24]
 8001d30:	4a69      	ldr	r2, [pc, #420]	; (8001ed8 <HAL_UART_MspInit+0x1cc>)
 8001d32:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001d36:	6193      	str	r3, [r2, #24]
 8001d38:	4b67      	ldr	r3, [pc, #412]	; (8001ed8 <HAL_UART_MspInit+0x1cc>)
 8001d3a:	699b      	ldr	r3, [r3, #24]
 8001d3c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001d40:	61bb      	str	r3, [r7, #24]
 8001d42:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d44:	4b64      	ldr	r3, [pc, #400]	; (8001ed8 <HAL_UART_MspInit+0x1cc>)
 8001d46:	699b      	ldr	r3, [r3, #24]
 8001d48:	4a63      	ldr	r2, [pc, #396]	; (8001ed8 <HAL_UART_MspInit+0x1cc>)
 8001d4a:	f043 0308 	orr.w	r3, r3, #8
 8001d4e:	6193      	str	r3, [r2, #24]
 8001d50:	4b61      	ldr	r3, [pc, #388]	; (8001ed8 <HAL_UART_MspInit+0x1cc>)
 8001d52:	699b      	ldr	r3, [r3, #24]
 8001d54:	f003 0308 	and.w	r3, r3, #8
 8001d58:	617b      	str	r3, [r7, #20]
 8001d5a:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001d5c:	2340      	movs	r3, #64	; 0x40
 8001d5e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d60:	2302      	movs	r3, #2
 8001d62:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001d64:	2303      	movs	r3, #3
 8001d66:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d68:	f107 031c 	add.w	r3, r7, #28
 8001d6c:	4619      	mov	r1, r3
 8001d6e:	485b      	ldr	r0, [pc, #364]	; (8001edc <HAL_UART_MspInit+0x1d0>)
 8001d70:	f001 f988 	bl	8003084 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001d74:	2380      	movs	r3, #128	; 0x80
 8001d76:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001d78:	2300      	movs	r3, #0
 8001d7a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d7c:	2300      	movs	r3, #0
 8001d7e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d80:	f107 031c 	add.w	r3, r7, #28
 8001d84:	4619      	mov	r1, r3
 8001d86:	4855      	ldr	r0, [pc, #340]	; (8001edc <HAL_UART_MspInit+0x1d0>)
 8001d88:	f001 f97c 	bl	8003084 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_USART1_ENABLE();
 8001d8c:	4b54      	ldr	r3, [pc, #336]	; (8001ee0 <HAL_UART_MspInit+0x1d4>)
 8001d8e:	685b      	ldr	r3, [r3, #4]
 8001d90:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001d92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001d94:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8001d98:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001d9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001d9c:	f043 0304 	orr.w	r3, r3, #4
 8001da0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001da2:	4a4f      	ldr	r2, [pc, #316]	; (8001ee0 <HAL_UART_MspInit+0x1d4>)
 8001da4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001da6:	6053      	str	r3, [r2, #4]

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 8001da8:	4b4e      	ldr	r3, [pc, #312]	; (8001ee4 <HAL_UART_MspInit+0x1d8>)
 8001daa:	4a4f      	ldr	r2, [pc, #316]	; (8001ee8 <HAL_UART_MspInit+0x1dc>)
 8001dac:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001dae:	4b4d      	ldr	r3, [pc, #308]	; (8001ee4 <HAL_UART_MspInit+0x1d8>)
 8001db0:	2200      	movs	r2, #0
 8001db2:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001db4:	4b4b      	ldr	r3, [pc, #300]	; (8001ee4 <HAL_UART_MspInit+0x1d8>)
 8001db6:	2200      	movs	r2, #0
 8001db8:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001dba:	4b4a      	ldr	r3, [pc, #296]	; (8001ee4 <HAL_UART_MspInit+0x1d8>)
 8001dbc:	2280      	movs	r2, #128	; 0x80
 8001dbe:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001dc0:	4b48      	ldr	r3, [pc, #288]	; (8001ee4 <HAL_UART_MspInit+0x1d8>)
 8001dc2:	2200      	movs	r2, #0
 8001dc4:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001dc6:	4b47      	ldr	r3, [pc, #284]	; (8001ee4 <HAL_UART_MspInit+0x1d8>)
 8001dc8:	2200      	movs	r2, #0
 8001dca:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8001dcc:	4b45      	ldr	r3, [pc, #276]	; (8001ee4 <HAL_UART_MspInit+0x1d8>)
 8001dce:	2220      	movs	r2, #32
 8001dd0:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001dd2:	4b44      	ldr	r3, [pc, #272]	; (8001ee4 <HAL_UART_MspInit+0x1d8>)
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8001dd8:	4842      	ldr	r0, [pc, #264]	; (8001ee4 <HAL_UART_MspInit+0x1d8>)
 8001dda:	f000 fcd1 	bl	8002780 <HAL_DMA_Init>
 8001dde:	4603      	mov	r3, r0
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d001      	beq.n	8001de8 <HAL_UART_MspInit+0xdc>
    {
      Error_Handler();
 8001de4:	f7ff fa4d 	bl	8001282 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	4a3e      	ldr	r2, [pc, #248]	; (8001ee4 <HAL_UART_MspInit+0x1d8>)
 8001dec:	639a      	str	r2, [r3, #56]	; 0x38
 8001dee:	4a3d      	ldr	r2, [pc, #244]	; (8001ee4 <HAL_UART_MspInit+0x1d8>)
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 1, 0);
 8001df4:	2200      	movs	r2, #0
 8001df6:	2101      	movs	r1, #1
 8001df8:	2025      	movs	r0, #37	; 0x25
 8001dfa:	f000 fc8a 	bl	8002712 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001dfe:	2025      	movs	r0, #37	; 0x25
 8001e00:	f000 fca3 	bl	800274a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001e04:	e062      	b.n	8001ecc <HAL_UART_MspInit+0x1c0>
  else if(uartHandle->Instance==USART2)
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	4a38      	ldr	r2, [pc, #224]	; (8001eec <HAL_UART_MspInit+0x1e0>)
 8001e0c:	4293      	cmp	r3, r2
 8001e0e:	d15d      	bne.n	8001ecc <HAL_UART_MspInit+0x1c0>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001e10:	4b31      	ldr	r3, [pc, #196]	; (8001ed8 <HAL_UART_MspInit+0x1cc>)
 8001e12:	69db      	ldr	r3, [r3, #28]
 8001e14:	4a30      	ldr	r2, [pc, #192]	; (8001ed8 <HAL_UART_MspInit+0x1cc>)
 8001e16:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001e1a:	61d3      	str	r3, [r2, #28]
 8001e1c:	4b2e      	ldr	r3, [pc, #184]	; (8001ed8 <HAL_UART_MspInit+0x1cc>)
 8001e1e:	69db      	ldr	r3, [r3, #28]
 8001e20:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e24:	613b      	str	r3, [r7, #16]
 8001e26:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e28:	4b2b      	ldr	r3, [pc, #172]	; (8001ed8 <HAL_UART_MspInit+0x1cc>)
 8001e2a:	699b      	ldr	r3, [r3, #24]
 8001e2c:	4a2a      	ldr	r2, [pc, #168]	; (8001ed8 <HAL_UART_MspInit+0x1cc>)
 8001e2e:	f043 0304 	orr.w	r3, r3, #4
 8001e32:	6193      	str	r3, [r2, #24]
 8001e34:	4b28      	ldr	r3, [pc, #160]	; (8001ed8 <HAL_UART_MspInit+0x1cc>)
 8001e36:	699b      	ldr	r3, [r3, #24]
 8001e38:	f003 0304 	and.w	r3, r3, #4
 8001e3c:	60fb      	str	r3, [r7, #12]
 8001e3e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001e40:	2304      	movs	r3, #4
 8001e42:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e44:	2302      	movs	r3, #2
 8001e46:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001e48:	2303      	movs	r3, #3
 8001e4a:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e4c:	f107 031c 	add.w	r3, r7, #28
 8001e50:	4619      	mov	r1, r3
 8001e52:	4827      	ldr	r0, [pc, #156]	; (8001ef0 <HAL_UART_MspInit+0x1e4>)
 8001e54:	f001 f916 	bl	8003084 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001e58:	2308      	movs	r3, #8
 8001e5a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e5c:	2300      	movs	r3, #0
 8001e5e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e60:	2300      	movs	r3, #0
 8001e62:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e64:	f107 031c 	add.w	r3, r7, #28
 8001e68:	4619      	mov	r1, r3
 8001e6a:	4821      	ldr	r0, [pc, #132]	; (8001ef0 <HAL_UART_MspInit+0x1e4>)
 8001e6c:	f001 f90a 	bl	8003084 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Channel6;
 8001e70:	4b20      	ldr	r3, [pc, #128]	; (8001ef4 <HAL_UART_MspInit+0x1e8>)
 8001e72:	4a21      	ldr	r2, [pc, #132]	; (8001ef8 <HAL_UART_MspInit+0x1ec>)
 8001e74:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001e76:	4b1f      	ldr	r3, [pc, #124]	; (8001ef4 <HAL_UART_MspInit+0x1e8>)
 8001e78:	2200      	movs	r2, #0
 8001e7a:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001e7c:	4b1d      	ldr	r3, [pc, #116]	; (8001ef4 <HAL_UART_MspInit+0x1e8>)
 8001e7e:	2200      	movs	r2, #0
 8001e80:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001e82:	4b1c      	ldr	r3, [pc, #112]	; (8001ef4 <HAL_UART_MspInit+0x1e8>)
 8001e84:	2280      	movs	r2, #128	; 0x80
 8001e86:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001e88:	4b1a      	ldr	r3, [pc, #104]	; (8001ef4 <HAL_UART_MspInit+0x1e8>)
 8001e8a:	2200      	movs	r2, #0
 8001e8c:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001e8e:	4b19      	ldr	r3, [pc, #100]	; (8001ef4 <HAL_UART_MspInit+0x1e8>)
 8001e90:	2200      	movs	r2, #0
 8001e92:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8001e94:	4b17      	ldr	r3, [pc, #92]	; (8001ef4 <HAL_UART_MspInit+0x1e8>)
 8001e96:	2200      	movs	r2, #0
 8001e98:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001e9a:	4b16      	ldr	r3, [pc, #88]	; (8001ef4 <HAL_UART_MspInit+0x1e8>)
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8001ea0:	4814      	ldr	r0, [pc, #80]	; (8001ef4 <HAL_UART_MspInit+0x1e8>)
 8001ea2:	f000 fc6d 	bl	8002780 <HAL_DMA_Init>
 8001ea6:	4603      	mov	r3, r0
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d001      	beq.n	8001eb0 <HAL_UART_MspInit+0x1a4>
      Error_Handler();
 8001eac:	f7ff f9e9 	bl	8001282 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	4a10      	ldr	r2, [pc, #64]	; (8001ef4 <HAL_UART_MspInit+0x1e8>)
 8001eb4:	639a      	str	r2, [r3, #56]	; 0x38
 8001eb6:	4a0f      	ldr	r2, [pc, #60]	; (8001ef4 <HAL_UART_MspInit+0x1e8>)
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	6253      	str	r3, [r2, #36]	; 0x24
    HAL_NVIC_SetPriority(USART2_IRQn, 1, 0);
 8001ebc:	2200      	movs	r2, #0
 8001ebe:	2101      	movs	r1, #1
 8001ec0:	2026      	movs	r0, #38	; 0x26
 8001ec2:	f000 fc26 	bl	8002712 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001ec6:	2026      	movs	r0, #38	; 0x26
 8001ec8:	f000 fc3f 	bl	800274a <HAL_NVIC_EnableIRQ>
}
 8001ecc:	bf00      	nop
 8001ece:	3730      	adds	r7, #48	; 0x30
 8001ed0:	46bd      	mov	sp, r7
 8001ed2:	bd80      	pop	{r7, pc}
 8001ed4:	40013800 	.word	0x40013800
 8001ed8:	40021000 	.word	0x40021000
 8001edc:	40010c00 	.word	0x40010c00
 8001ee0:	40010000 	.word	0x40010000
 8001ee4:	20000bd8 	.word	0x20000bd8
 8001ee8:	40020058 	.word	0x40020058
 8001eec:	40004400 	.word	0x40004400
 8001ef0:	40010800 	.word	0x40010800
 8001ef4:	20000c1c 	.word	0x20000c1c
 8001ef8:	4002006c 	.word	0x4002006c

08001efc <u1_printf>:
uint8_t u1_RX_Buf[MAX_LEN];
uint8_t u1_RX_ReceiveBit;
int rx_len = 0;


void u1_printf(char* fmt, ...) {
 8001efc:	b40f      	push	{r0, r1, r2, r3}
 8001efe:	b580      	push	{r7, lr}
 8001f00:	b0b4      	sub	sp, #208	; 0xd0
 8001f02:	af00      	add	r7, sp, #0
  uint16_t len;
  va_list ap;
  va_start(ap, fmt);
 8001f04:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8001f08:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  uint8_t buf[200];
  vsprintf((char*)buf, fmt, ap);
 8001f0c:	463b      	mov	r3, r7
 8001f0e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8001f12:	f8d7 10d8 	ldr.w	r1, [r7, #216]	; 0xd8
 8001f16:	4618      	mov	r0, r3
 8001f18:	f003 fe4e 	bl	8005bb8 <vsprintf>
  va_end(ap);
  len = strlen((char*)buf);
 8001f1c:	463b      	mov	r3, r7
 8001f1e:	4618      	mov	r0, r3
 8001f20:	f7fe f982 	bl	8000228 <strlen>
 8001f24:	4603      	mov	r3, r0
 8001f26:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
  HAL_UART_Transmit(&huart1, buf, len, HAL_MAX_DELAY);//UART???1?6.??
 8001f2a:	f8b7 20ce 	ldrh.w	r2, [r7, #206]	; 0xce
 8001f2e:	4639      	mov	r1, r7
 8001f30:	f04f 33ff 	mov.w	r3, #4294967295
 8001f34:	4804      	ldr	r0, [pc, #16]	; (8001f48 <u1_printf+0x4c>)
 8001f36:	f003 f807 	bl	8004f48 <HAL_UART_Transmit>
}
 8001f3a:	bf00      	nop
 8001f3c:	37d0      	adds	r7, #208	; 0xd0
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001f44:	b004      	add	sp, #16
 8001f46:	4770      	bx	lr
 8001f48:	20000b50 	.word	0x20000b50

08001f4c <HAL_UART_ErrorCallback>:

uint8_t receive_flag=0;
UART_HandleTypeDef* zigbee_huart;

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	b082      	sub	sp, #8
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	6078      	str	r0, [r7, #4]
  if (huart == zigbee_huart)
 8001f54:	4b0b      	ldr	r3, [pc, #44]	; (8001f84 <HAL_UART_ErrorCallback+0x38>)
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	687a      	ldr	r2, [r7, #4]
 8001f5a:	429a      	cmp	r2, r3
 8001f5c:	d10e      	bne.n	8001f7c <HAL_UART_ErrorCallback+0x30>
  {
    __HAL_UNLOCK(zigbee_huart);
 8001f5e:	4b09      	ldr	r3, [pc, #36]	; (8001f84 <HAL_UART_ErrorCallback+0x38>)
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	2200      	movs	r2, #0
 8001f64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    receive_flag=0;
 8001f68:	4b07      	ldr	r3, [pc, #28]	; (8001f88 <HAL_UART_ErrorCallback+0x3c>)
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	701a      	strb	r2, [r3, #0]
    HAL_UARTEx_ReceiveToIdle_DMA(zigbee_huart,zigbeeMessage,MAX_MSG_LEN);
 8001f6e:	4b05      	ldr	r3, [pc, #20]	; (8001f84 <HAL_UART_ErrorCallback+0x38>)
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	22c8      	movs	r2, #200	; 0xc8
 8001f74:	4905      	ldr	r1, [pc, #20]	; (8001f8c <HAL_UART_ErrorCallback+0x40>)
 8001f76:	4618      	mov	r0, r3
 8001f78:	f003 f878 	bl	800506c <HAL_UARTEx_ReceiveToIdle_DMA>
  }
}
 8001f7c:	bf00      	nop
 8001f7e:	3708      	adds	r7, #8
 8001f80:	46bd      	mov	sp, r7
 8001f82:	bd80      	pop	{r7, pc}
 8001f84:	20000e24 	.word	0x20000e24
 8001f88:	20000e22 	.word	0x20000e22
 8001f8c:	20000c60 	.word	0x20000c60

08001f90 <HAL_UARTEx_RxEventCallback>:

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef* huart,uint16_t Size)
{
 8001f90:	b480      	push	{r7}
 8001f92:	b083      	sub	sp, #12
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	6078      	str	r0, [r7, #4]
 8001f98:	460b      	mov	r3, r1
 8001f9a:	807b      	strh	r3, [r7, #2]
    if(huart == zigbee_huart)
 8001f9c:	4b06      	ldr	r3, [pc, #24]	; (8001fb8 <HAL_UARTEx_RxEventCallback+0x28>)
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	687a      	ldr	r2, [r7, #4]
 8001fa2:	429a      	cmp	r2, r3
 8001fa4:	d102      	bne.n	8001fac <HAL_UARTEx_RxEventCallback+0x1c>
    {
        receive_flag=1;
 8001fa6:	4b05      	ldr	r3, [pc, #20]	; (8001fbc <HAL_UARTEx_RxEventCallback+0x2c>)
 8001fa8:	2201      	movs	r2, #1
 8001faa:	701a      	strb	r2, [r3, #0]
    }
}
 8001fac:	bf00      	nop
 8001fae:	370c      	adds	r7, #12
 8001fb0:	46bd      	mov	sp, r7
 8001fb2:	bc80      	pop	{r7}
 8001fb4:	4770      	bx	lr
 8001fb6:	bf00      	nop
 8001fb8:	20000e24 	.word	0x20000e24
 8001fbc:	20000e22 	.word	0x20000e22

08001fc0 <CalculateChecksum>:

static uint8_t CalculateChecksum(const uint8_t data[], int32_t count) 
{
 8001fc0:	b480      	push	{r7}
 8001fc2:	b085      	sub	sp, #20
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	6078      	str	r0, [r7, #4]
 8001fc8:	6039      	str	r1, [r7, #0]
  uint8_t checksum = 0;
 8001fca:	2300      	movs	r3, #0
 8001fcc:	73fb      	strb	r3, [r7, #15]
  for (int32_t i = 0; i < count; ++i) 
 8001fce:	2300      	movs	r3, #0
 8001fd0:	60bb      	str	r3, [r7, #8]
 8001fd2:	e009      	b.n	8001fe8 <CalculateChecksum+0x28>
  {
    checksum ^= data[i];
 8001fd4:	68bb      	ldr	r3, [r7, #8]
 8001fd6:	687a      	ldr	r2, [r7, #4]
 8001fd8:	4413      	add	r3, r2
 8001fda:	781a      	ldrb	r2, [r3, #0]
 8001fdc:	7bfb      	ldrb	r3, [r7, #15]
 8001fde:	4053      	eors	r3, r2
 8001fe0:	73fb      	strb	r3, [r7, #15]
  for (int32_t i = 0; i < count; ++i) 
 8001fe2:	68bb      	ldr	r3, [r7, #8]
 8001fe4:	3301      	adds	r3, #1
 8001fe6:	60bb      	str	r3, [r7, #8]
 8001fe8:	68ba      	ldr	r2, [r7, #8]
 8001fea:	683b      	ldr	r3, [r7, #0]
 8001fec:	429a      	cmp	r2, r3
 8001fee:	dbf1      	blt.n	8001fd4 <CalculateChecksum+0x14>
  }
  return checksum;
 8001ff0:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ff2:	4618      	mov	r0, r3
 8001ff4:	3714      	adds	r7, #20
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	bc80      	pop	{r7}
 8001ffa:	4770      	bx	lr

08001ffc <change_float_data>:

static float change_float_data(uint8_t* dat)
{
 8001ffc:	b480      	push	{r7}
 8001ffe:	b085      	sub	sp, #20
 8002000:	af00      	add	r7, sp, #0
 8002002:	6078      	str	r0, [r7, #4]
    float float_data;
    float_data=*((float*)dat);
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	60fb      	str	r3, [r7, #12]
    return float_data;
 800200a:	68fb      	ldr	r3, [r7, #12]
}
 800200c:	4618      	mov	r0, r3
 800200e:	3714      	adds	r7, #20
 8002010:	46bd      	mov	sp, r7
 8002012:	bc80      	pop	{r7}
 8002014:	4770      	bx	lr
	...

08002018 <zigbee_Init>:

//
void zigbee_Init(UART_HandleTypeDef *huart)
{
 8002018:	b580      	push	{r7, lr}
 800201a:	b082      	sub	sp, #8
 800201c:	af00      	add	r7, sp, #0
 800201e:	6078      	str	r0, [r7, #4]
    memset(zigbeeMessage,0x00,MAX_MSG_LEN);
 8002020:	22c8      	movs	r2, #200	; 0xc8
 8002022:	2100      	movs	r1, #0
 8002024:	480e      	ldr	r0, [pc, #56]	; (8002060 <zigbee_Init+0x48>)
 8002026:	f003 fda9 	bl	8005b7c <memset>
    memset(gameInfoMessage,0x00,MAX_INFO_LEN);
 800202a:	2264      	movs	r2, #100	; 0x64
 800202c:	2100      	movs	r1, #0
 800202e:	480d      	ldr	r0, [pc, #52]	; (8002064 <zigbee_Init+0x4c>)
 8002030:	f003 fda4 	bl	8005b7c <memset>
    memset(gameStatusMessage,0x00,MAX_STATUS_LEN);
 8002034:	2296      	movs	r2, #150	; 0x96
 8002036:	2100      	movs	r1, #0
 8002038:	480b      	ldr	r0, [pc, #44]	; (8002068 <zigbee_Init+0x50>)
 800203a:	f003 fd9f 	bl	8005b7c <memset>
    zigbee_huart = huart;
 800203e:	4a0b      	ldr	r2, [pc, #44]	; (800206c <zigbee_Init+0x54>)
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	6013      	str	r3, [r2, #0]
    receive_flag=0;
 8002044:	4b0a      	ldr	r3, [pc, #40]	; (8002070 <zigbee_Init+0x58>)
 8002046:	2200      	movs	r2, #0
 8002048:	701a      	strb	r2, [r3, #0]
    HAL_UARTEx_ReceiveToIdle_DMA(zigbee_huart,zigbeeMessage,MAX_MSG_LEN);
 800204a:	4b08      	ldr	r3, [pc, #32]	; (800206c <zigbee_Init+0x54>)
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	22c8      	movs	r2, #200	; 0xc8
 8002050:	4903      	ldr	r1, [pc, #12]	; (8002060 <zigbee_Init+0x48>)
 8002052:	4618      	mov	r0, r3
 8002054:	f003 f80a 	bl	800506c <HAL_UARTEx_ReceiveToIdle_DMA>
}
 8002058:	bf00      	nop
 800205a:	3708      	adds	r7, #8
 800205c:	46bd      	mov	sp, r7
 800205e:	bd80      	pop	{r7, pc}
 8002060:	20000c60 	.word	0x20000c60
 8002064:	20000d28 	.word	0x20000d28
 8002068:	20000d8c 	.word	0x20000d8c
 800206c:	20000e24 	.word	0x20000e24
 8002070:	20000e22 	.word	0x20000e22

08002074 <zigbeeMessageRecord>:

void zigbeeMessageRecord()
{
 8002074:	b580      	push	{r7, lr}
 8002076:	b084      	sub	sp, #16
 8002078:	af00      	add	r7, sp, #0
    uint16_t msgIndex=0;
 800207a:	2300      	movs	r3, #0
 800207c:	81fb      	strh	r3, [r7, #14]
    for(msgIndex=0;msgIndex<MAX_MSG_LEN;msgIndex++)
 800207e:	2300      	movs	r3, #0
 8002080:	81fb      	strh	r3, [r7, #14]
 8002082:	e07d      	b.n	8002180 <zigbeeMessageRecord+0x10c>
    {
        if(zigbeeMessage[msgIndex]==0x55&&zigbeeMessage[msgIndex+1]==0xAA)
 8002084:	89fb      	ldrh	r3, [r7, #14]
 8002086:	4a4b      	ldr	r2, [pc, #300]	; (80021b4 <zigbeeMessageRecord+0x140>)
 8002088:	5cd3      	ldrb	r3, [r2, r3]
 800208a:	2b55      	cmp	r3, #85	; 0x55
 800208c:	d175      	bne.n	800217a <zigbeeMessageRecord+0x106>
 800208e:	89fb      	ldrh	r3, [r7, #14]
 8002090:	3301      	adds	r3, #1
 8002092:	4a48      	ldr	r2, [pc, #288]	; (80021b4 <zigbeeMessageRecord+0x140>)
 8002094:	5cd3      	ldrb	r3, [r2, r3]
 8002096:	2baa      	cmp	r3, #170	; 0xaa
 8002098:	d16f      	bne.n	800217a <zigbeeMessageRecord+0x106>
        {
            int16_t tmpnum;
            tmpnum=*((int16_t*)(&zigbeeMessage[msgIndex+3]));
 800209a:	89fb      	ldrh	r3, [r7, #14]
 800209c:	3303      	adds	r3, #3
 800209e:	4a45      	ldr	r2, [pc, #276]	; (80021b4 <zigbeeMessageRecord+0x140>)
 80020a0:	4413      	add	r3, r2
 80020a2:	881b      	ldrh	r3, [r3, #0]
 80020a4:	807b      	strh	r3, [r7, #2]
            if(tmpnum<0||(tmpnum>MAX_INFO_LEN&&tmpnum>MAX_STATUS_LEN)) continue;
 80020a6:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	db64      	blt.n	8002178 <zigbeeMessageRecord+0x104>
 80020ae:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80020b2:	2b64      	cmp	r3, #100	; 0x64
 80020b4:	dd03      	ble.n	80020be <zigbeeMessageRecord+0x4a>
 80020b6:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80020ba:	2b96      	cmp	r3, #150	; 0x96
 80020bc:	dc5c      	bgt.n	8002178 <zigbeeMessageRecord+0x104>
            if(msgIndex+tmpnum+6>=MAX_MSG_LEN) break;
 80020be:	89fa      	ldrh	r2, [r7, #14]
 80020c0:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80020c4:	4413      	add	r3, r2
 80020c6:	2bc1      	cmp	r3, #193	; 0xc1
 80020c8:	dc5f      	bgt.n	800218a <zigbeeMessageRecord+0x116>
            uint8_t tmpchecksum;
            tmpchecksum=CalculateChecksum(&zigbeeMessage[msgIndex+6],tmpnum);
 80020ca:	89fb      	ldrh	r3, [r7, #14]
 80020cc:	3306      	adds	r3, #6
 80020ce:	4a39      	ldr	r2, [pc, #228]	; (80021b4 <zigbeeMessageRecord+0x140>)
 80020d0:	4413      	add	r3, r2
 80020d2:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 80020d6:	4611      	mov	r1, r2
 80020d8:	4618      	mov	r0, r3
 80020da:	f7ff ff71 	bl	8001fc0 <CalculateChecksum>
 80020de:	4603      	mov	r3, r0
 80020e0:	707b      	strb	r3, [r7, #1]
            if(tmpchecksum==zigbeeMessage[msgIndex+5])
 80020e2:	89fb      	ldrh	r3, [r7, #14]
 80020e4:	3305      	adds	r3, #5
 80020e6:	4a33      	ldr	r2, [pc, #204]	; (80021b4 <zigbeeMessageRecord+0x140>)
 80020e8:	5cd3      	ldrb	r3, [r2, r3]
 80020ea:	787a      	ldrb	r2, [r7, #1]
 80020ec:	429a      	cmp	r2, r3
 80020ee:	d144      	bne.n	800217a <zigbeeMessageRecord+0x106>
            {
                if(zigbeeMessage[msgIndex+2]==0x01)
 80020f0:	89fb      	ldrh	r3, [r7, #14]
 80020f2:	3302      	adds	r3, #2
 80020f4:	4a2f      	ldr	r2, [pc, #188]	; (80021b4 <zigbeeMessageRecord+0x140>)
 80020f6:	5cd3      	ldrb	r3, [r2, r3]
 80020f8:	2b01      	cmp	r3, #1
 80020fa:	d11b      	bne.n	8002134 <zigbeeMessageRecord+0xc0>
                {
                    memset(gameInfoMessage,0x00,MAX_INFO_LEN);
 80020fc:	2264      	movs	r2, #100	; 0x64
 80020fe:	2100      	movs	r1, #0
 8002100:	482d      	ldr	r0, [pc, #180]	; (80021b8 <zigbeeMessageRecord+0x144>)
 8002102:	f003 fd3b 	bl	8005b7c <memset>
                    for(int32_t i=0;i<tmpnum;i++)
 8002106:	2300      	movs	r3, #0
 8002108:	60bb      	str	r3, [r7, #8]
 800210a:	e00d      	b.n	8002128 <zigbeeMessageRecord+0xb4>
                    {
                        gameInfoMessage[i]=zigbeeMessage[msgIndex+6+i];
 800210c:	89fb      	ldrh	r3, [r7, #14]
 800210e:	1d9a      	adds	r2, r3, #6
 8002110:	68bb      	ldr	r3, [r7, #8]
 8002112:	4413      	add	r3, r2
 8002114:	4a27      	ldr	r2, [pc, #156]	; (80021b4 <zigbeeMessageRecord+0x140>)
 8002116:	5cd1      	ldrb	r1, [r2, r3]
 8002118:	4a27      	ldr	r2, [pc, #156]	; (80021b8 <zigbeeMessageRecord+0x144>)
 800211a:	68bb      	ldr	r3, [r7, #8]
 800211c:	4413      	add	r3, r2
 800211e:	460a      	mov	r2, r1
 8002120:	701a      	strb	r2, [r3, #0]
                    for(int32_t i=0;i<tmpnum;i++)
 8002122:	68bb      	ldr	r3, [r7, #8]
 8002124:	3301      	adds	r3, #1
 8002126:	60bb      	str	r3, [r7, #8]
 8002128:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800212c:	68ba      	ldr	r2, [r7, #8]
 800212e:	429a      	cmp	r2, r3
 8002130:	dbec      	blt.n	800210c <zigbeeMessageRecord+0x98>
                    }
                    continue;
 8002132:	e022      	b.n	800217a <zigbeeMessageRecord+0x106>
                }
                else if(zigbeeMessage[msgIndex+2]==0x05)
 8002134:	89fb      	ldrh	r3, [r7, #14]
 8002136:	3302      	adds	r3, #2
 8002138:	4a1e      	ldr	r2, [pc, #120]	; (80021b4 <zigbeeMessageRecord+0x140>)
 800213a:	5cd3      	ldrb	r3, [r2, r3]
 800213c:	2b05      	cmp	r3, #5
 800213e:	d11c      	bne.n	800217a <zigbeeMessageRecord+0x106>
                {
                    memset(gameStatusMessage,0x00,MAX_STATUS_LEN);
 8002140:	2296      	movs	r2, #150	; 0x96
 8002142:	2100      	movs	r1, #0
 8002144:	481d      	ldr	r0, [pc, #116]	; (80021bc <zigbeeMessageRecord+0x148>)
 8002146:	f003 fd19 	bl	8005b7c <memset>
                    for(int32_t i=0;i<tmpnum;i++)
 800214a:	2300      	movs	r3, #0
 800214c:	607b      	str	r3, [r7, #4]
 800214e:	e00d      	b.n	800216c <zigbeeMessageRecord+0xf8>
                    {
                        gameStatusMessage[i]=zigbeeMessage[msgIndex+6+i];
 8002150:	89fb      	ldrh	r3, [r7, #14]
 8002152:	1d9a      	adds	r2, r3, #6
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	4413      	add	r3, r2
 8002158:	4a16      	ldr	r2, [pc, #88]	; (80021b4 <zigbeeMessageRecord+0x140>)
 800215a:	5cd1      	ldrb	r1, [r2, r3]
 800215c:	4a17      	ldr	r2, [pc, #92]	; (80021bc <zigbeeMessageRecord+0x148>)
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	4413      	add	r3, r2
 8002162:	460a      	mov	r2, r1
 8002164:	701a      	strb	r2, [r3, #0]
                    for(int32_t i=0;i<tmpnum;i++)
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	3301      	adds	r3, #1
 800216a:	607b      	str	r3, [r7, #4]
 800216c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8002170:	687a      	ldr	r2, [r7, #4]
 8002172:	429a      	cmp	r2, r3
 8002174:	dbec      	blt.n	8002150 <zigbeeMessageRecord+0xdc>
                    }
                    continue;
 8002176:	e000      	b.n	800217a <zigbeeMessageRecord+0x106>
            if(tmpnum<0||(tmpnum>MAX_INFO_LEN&&tmpnum>MAX_STATUS_LEN)) continue;
 8002178:	bf00      	nop
    for(msgIndex=0;msgIndex<MAX_MSG_LEN;msgIndex++)
 800217a:	89fb      	ldrh	r3, [r7, #14]
 800217c:	3301      	adds	r3, #1
 800217e:	81fb      	strh	r3, [r7, #14]
 8002180:	89fb      	ldrh	r3, [r7, #14]
 8002182:	2bc7      	cmp	r3, #199	; 0xc7
 8002184:	f67f af7e 	bls.w	8002084 <zigbeeMessageRecord+0x10>
 8002188:	e000      	b.n	800218c <zigbeeMessageRecord+0x118>
            if(msgIndex+tmpnum+6>=MAX_MSG_LEN) break;
 800218a:	bf00      	nop
                }
            }
        }
    }
    memset(zigbeeMessage,0x00,MAX_MSG_LEN);
 800218c:	22c8      	movs	r2, #200	; 0xc8
 800218e:	2100      	movs	r1, #0
 8002190:	4808      	ldr	r0, [pc, #32]	; (80021b4 <zigbeeMessageRecord+0x140>)
 8002192:	f003 fcf3 	bl	8005b7c <memset>
    receive_flag=0;
 8002196:	4b0a      	ldr	r3, [pc, #40]	; (80021c0 <zigbeeMessageRecord+0x14c>)
 8002198:	2200      	movs	r2, #0
 800219a:	701a      	strb	r2, [r3, #0]
    HAL_UARTEx_ReceiveToIdle_DMA(zigbee_huart,zigbeeMessage,MAX_MSG_LEN);
 800219c:	4b09      	ldr	r3, [pc, #36]	; (80021c4 <zigbeeMessageRecord+0x150>)
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	22c8      	movs	r2, #200	; 0xc8
 80021a2:	4904      	ldr	r1, [pc, #16]	; (80021b4 <zigbeeMessageRecord+0x140>)
 80021a4:	4618      	mov	r0, r3
 80021a6:	f002 ff61 	bl	800506c <HAL_UARTEx_ReceiveToIdle_DMA>
}
 80021aa:	bf00      	nop
 80021ac:	3710      	adds	r7, #16
 80021ae:	46bd      	mov	sp, r7
 80021b0:	bd80      	pop	{r7, pc}
 80021b2:	bf00      	nop
 80021b4:	20000c60 	.word	0x20000c60
 80021b8:	20000d28 	.word	0x20000d28
 80021bc:	20000d8c 	.word	0x20000d8c
 80021c0:	20000e22 	.word	0x20000e22
 80021c4:	20000e24 	.word	0x20000e24

080021c8 <getGameTime>:

int32_t getGameTime()
{
 80021c8:	b480      	push	{r7}
 80021ca:	b083      	sub	sp, #12
 80021cc:	af00      	add	r7, sp, #0
    int32_t time;
    time=*((int32_t*)(&gameStatusMessage[1]));
 80021ce:	4b04      	ldr	r3, [pc, #16]	; (80021e0 <getGameTime+0x18>)
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	607b      	str	r3, [r7, #4]
    return time;
 80021d4:	687b      	ldr	r3, [r7, #4]
}
 80021d6:	4618      	mov	r0, r3
 80021d8:	370c      	adds	r7, #12
 80021da:	46bd      	mov	sp, r7
 80021dc:	bc80      	pop	{r7}
 80021de:	4770      	bx	lr
 80021e0:	20000d8d 	.word	0x20000d8d

080021e4 <getGameStatus>:

GameStatus_edc24 getGameStatus()
{
 80021e4:	b480      	push	{r7}
 80021e6:	b083      	sub	sp, #12
 80021e8:	af00      	add	r7, sp, #0
    uint8_t status;
    status=gameStatusMessage[0];
 80021ea:	4b07      	ldr	r3, [pc, #28]	; (8002208 <getGameStatus+0x24>)
 80021ec:	781b      	ldrb	r3, [r3, #0]
 80021ee:	71fb      	strb	r3, [r7, #7]
    if(status==0x00)
 80021f0:	79fb      	ldrb	r3, [r7, #7]
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d101      	bne.n	80021fa <getGameStatus+0x16>
    {
        return GameStandby;
 80021f6:	2300      	movs	r3, #0
 80021f8:	e000      	b.n	80021fc <getGameStatus+0x18>
    }
    else
    {
        return GameGoing;
 80021fa:	2301      	movs	r3, #1
    }
}
 80021fc:	4618      	mov	r0, r3
 80021fe:	370c      	adds	r7, #12
 8002200:	46bd      	mov	sp, r7
 8002202:	bc80      	pop	{r7}
 8002204:	4770      	bx	lr
 8002206:	bf00      	nop
 8002208:	20000d8c 	.word	0x20000d8c

0800220c <getScore>:

float getScore()
{
 800220c:	b580      	push	{r7, lr}
 800220e:	af00      	add	r7, sp, #0
    return change_float_data(&gameStatusMessage[5]);
 8002210:	4802      	ldr	r0, [pc, #8]	; (800221c <getScore+0x10>)
 8002212:	f7ff fef3 	bl	8001ffc <change_float_data>
 8002216:	4603      	mov	r3, r0
}
 8002218:	4618      	mov	r0, r3
 800221a:	bd80      	pop	{r7, pc}
 800221c:	20000d91 	.word	0x20000d91

08002220 <getVehiclePos>:

Position_edc24 getVehiclePos()
{
 8002220:	b480      	push	{r7}
 8002222:	b083      	sub	sp, #12
 8002224:	af00      	add	r7, sp, #0
    Position_edc24 pos;
    pos.x=*((int16_t*)(&gameStatusMessage[9]));
 8002226:	4b0b      	ldr	r3, [pc, #44]	; (8002254 <getVehiclePos+0x34>)
 8002228:	f9b3 3000 	ldrsh.w	r3, [r3]
 800222c:	803b      	strh	r3, [r7, #0]
    pos.y=*((int16_t*)(&gameStatusMessage[11]));
 800222e:	4b0a      	ldr	r3, [pc, #40]	; (8002258 <getVehiclePos+0x38>)
 8002230:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002234:	807b      	strh	r3, [r7, #2]
    return pos;
 8002236:	683b      	ldr	r3, [r7, #0]
 8002238:	607b      	str	r3, [r7, #4]
 800223a:	2300      	movs	r3, #0
 800223c:	88ba      	ldrh	r2, [r7, #4]
 800223e:	f362 030f 	bfi	r3, r2, #0, #16
 8002242:	88fa      	ldrh	r2, [r7, #6]
 8002244:	f362 431f 	bfi	r3, r2, #16, #16
}
 8002248:	4618      	mov	r0, r3
 800224a:	370c      	adds	r7, #12
 800224c:	46bd      	mov	sp, r7
 800224e:	bc80      	pop	{r7}
 8002250:	4770      	bx	lr
 8002252:	bf00      	nop
 8002254:	20000d95 	.word	0x20000d95
 8002258:	20000d97 	.word	0x20000d97

0800225c <getRemainDist>:

int32_t getRemainDist()
{
 800225c:	b480      	push	{r7}
 800225e:	b083      	sub	sp, #12
 8002260:	af00      	add	r7, sp, #0
    int32_t dist;
    dist=*((int32_t*)(&gameStatusMessage[13]));
 8002262:	4b04      	ldr	r3, [pc, #16]	; (8002274 <getRemainDist+0x18>)
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	607b      	str	r3, [r7, #4]
    return dist;
 8002268:	687b      	ldr	r3, [r7, #4]
}
 800226a:	4618      	mov	r0, r3
 800226c:	370c      	adds	r7, #12
 800226e:	46bd      	mov	sp, r7
 8002270:	bc80      	pop	{r7}
 8002272:	4770      	bx	lr
 8002274:	20000d99 	.word	0x20000d99

08002278 <getOrderNum>:

uint8_t getOrderNum()
{
 8002278:	b480      	push	{r7}
 800227a:	af00      	add	r7, sp, #0
    return gameStatusMessage[17];
 800227c:	4b02      	ldr	r3, [pc, #8]	; (8002288 <getOrderNum+0x10>)
 800227e:	7c5b      	ldrb	r3, [r3, #17]
}
 8002280:	4618      	mov	r0, r3
 8002282:	46bd      	mov	sp, r7
 8002284:	bc80      	pop	{r7}
 8002286:	4770      	bx	lr
 8002288:	20000d8c 	.word	0x20000d8c

0800228c <getLatestPendingOrder>:
    order.orderId=*((int16_t*)(&gameStatusMessage[34+18*orderNo]));
    return order;
}

Order_edc24 getLatestPendingOrder()
{
 800228c:	b5b0      	push	{r4, r5, r7, lr}
 800228e:	b088      	sub	sp, #32
 8002290:	af00      	add	r7, sp, #0
 8002292:	6078      	str	r0, [r7, #4]
    int32_t tmpnum=(int32_t)gameStatusMessage[21];
 8002294:	4b2e      	ldr	r3, [pc, #184]	; (8002350 <getLatestPendingOrder+0xc4>)
 8002296:	7d5b      	ldrb	r3, [r3, #21]
 8002298:	61fb      	str	r3, [r7, #28]
    Order_edc24 order;
    order.depPos.x=*((int16_t*)(&gameStatusMessage[18+18*tmpnum]));
 800229a:	69fb      	ldr	r3, [r7, #28]
 800229c:	1c5a      	adds	r2, r3, #1
 800229e:	4613      	mov	r3, r2
 80022a0:	00db      	lsls	r3, r3, #3
 80022a2:	4413      	add	r3, r2
 80022a4:	005b      	lsls	r3, r3, #1
 80022a6:	461a      	mov	r2, r3
 80022a8:	4b29      	ldr	r3, [pc, #164]	; (8002350 <getLatestPendingOrder+0xc4>)
 80022aa:	4413      	add	r3, r2
 80022ac:	f9b3 3000 	ldrsh.w	r3, [r3]
 80022b0:	813b      	strh	r3, [r7, #8]
    order.depPos.y=*((int16_t*)(&gameStatusMessage[20+18*tmpnum]));
 80022b2:	69fa      	ldr	r2, [r7, #28]
 80022b4:	4613      	mov	r3, r2
 80022b6:	00db      	lsls	r3, r3, #3
 80022b8:	4413      	add	r3, r2
 80022ba:	005b      	lsls	r3, r3, #1
 80022bc:	3314      	adds	r3, #20
 80022be:	4a24      	ldr	r2, [pc, #144]	; (8002350 <getLatestPendingOrder+0xc4>)
 80022c0:	4413      	add	r3, r2
 80022c2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80022c6:	817b      	strh	r3, [r7, #10]
    order.desPos.x=*((int16_t*)(&gameStatusMessage[22+18*tmpnum]));
 80022c8:	69fa      	ldr	r2, [r7, #28]
 80022ca:	4613      	mov	r3, r2
 80022cc:	00db      	lsls	r3, r3, #3
 80022ce:	4413      	add	r3, r2
 80022d0:	005b      	lsls	r3, r3, #1
 80022d2:	3316      	adds	r3, #22
 80022d4:	4a1e      	ldr	r2, [pc, #120]	; (8002350 <getLatestPendingOrder+0xc4>)
 80022d6:	4413      	add	r3, r2
 80022d8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80022dc:	81bb      	strh	r3, [r7, #12]
    order.desPos.y=*((int16_t*)(&gameStatusMessage[24+18*tmpnum]));
 80022de:	69fa      	ldr	r2, [r7, #28]
 80022e0:	4613      	mov	r3, r2
 80022e2:	00db      	lsls	r3, r3, #3
 80022e4:	4413      	add	r3, r2
 80022e6:	005b      	lsls	r3, r3, #1
 80022e8:	3318      	adds	r3, #24
 80022ea:	4a19      	ldr	r2, [pc, #100]	; (8002350 <getLatestPendingOrder+0xc4>)
 80022ec:	4413      	add	r3, r2
 80022ee:	f9b3 3000 	ldrsh.w	r3, [r3]
 80022f2:	81fb      	strh	r3, [r7, #14]
    order.timeLimit=*((int32_t*)(&gameStatusMessage[26+18*tmpnum]));
 80022f4:	69fa      	ldr	r2, [r7, #28]
 80022f6:	4613      	mov	r3, r2
 80022f8:	00db      	lsls	r3, r3, #3
 80022fa:	4413      	add	r3, r2
 80022fc:	005b      	lsls	r3, r3, #1
 80022fe:	331a      	adds	r3, #26
 8002300:	4a13      	ldr	r2, [pc, #76]	; (8002350 <getLatestPendingOrder+0xc4>)
 8002302:	4413      	add	r3, r2
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	613b      	str	r3, [r7, #16]
    order.commission=change_float_data(&gameStatusMessage[30+18*tmpnum]);
 8002308:	69fa      	ldr	r2, [r7, #28]
 800230a:	4613      	mov	r3, r2
 800230c:	00db      	lsls	r3, r3, #3
 800230e:	4413      	add	r3, r2
 8002310:	005b      	lsls	r3, r3, #1
 8002312:	331e      	adds	r3, #30
 8002314:	4a0e      	ldr	r2, [pc, #56]	; (8002350 <getLatestPendingOrder+0xc4>)
 8002316:	4413      	add	r3, r2
 8002318:	4618      	mov	r0, r3
 800231a:	f7ff fe6f 	bl	8001ffc <change_float_data>
 800231e:	4603      	mov	r3, r0
 8002320:	61bb      	str	r3, [r7, #24]
    order.orderId=*((int16_t*)(&gameStatusMessage[34+18*tmpnum]));
 8002322:	69fa      	ldr	r2, [r7, #28]
 8002324:	4613      	mov	r3, r2
 8002326:	00db      	lsls	r3, r3, #3
 8002328:	4413      	add	r3, r2
 800232a:	005b      	lsls	r3, r3, #1
 800232c:	3322      	adds	r3, #34	; 0x22
 800232e:	4a08      	ldr	r2, [pc, #32]	; (8002350 <getLatestPendingOrder+0xc4>)
 8002330:	4413      	add	r3, r2
 8002332:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002336:	82bb      	strh	r3, [r7, #20]
    return order;
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	461d      	mov	r5, r3
 800233c:	f107 0408 	add.w	r4, r7, #8
 8002340:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002342:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002344:	6823      	ldr	r3, [r4, #0]
 8002346:	602b      	str	r3, [r5, #0]
}
 8002348:	6878      	ldr	r0, [r7, #4]
 800234a:	3720      	adds	r7, #32
 800234c:	46bd      	mov	sp, r7
 800234e:	bdb0      	pop	{r4, r5, r7, pc}
 8002350:	20000d8c 	.word	0x20000d8c

08002354 <getGameStage>:

GameStage_edc24 getGameStage()
{
 8002354:	b480      	push	{r7}
 8002356:	b083      	sub	sp, #12
 8002358:	af00      	add	r7, sp, #0
    uint8_t stage;
    stage=gameInfoMessage[0];
 800235a:	4b04      	ldr	r3, [pc, #16]	; (800236c <getGameStage+0x18>)
 800235c:	781b      	ldrb	r3, [r3, #0]
 800235e:	71fb      	strb	r3, [r7, #7]
    return (GameStage_edc24)stage;
 8002360:	79fb      	ldrb	r3, [r7, #7]
}
 8002362:	4618      	mov	r0, r3
 8002364:	370c      	adds	r7, #12
 8002366:	46bd      	mov	sp, r7
 8002368:	bc80      	pop	{r7}
 800236a:	4770      	bx	lr
 800236c:	20000d28 	.word	0x20000d28

08002370 <getOneBarrier>:

Barrier_edc24 getOneBarrier(uint8_t barrierNo)
{
 8002370:	b480      	push	{r7}
 8002372:	b085      	sub	sp, #20
 8002374:	af00      	add	r7, sp, #0
 8002376:	6078      	str	r0, [r7, #4]
 8002378:	460b      	mov	r3, r1
 800237a:	70fb      	strb	r3, [r7, #3]
    Barrier_edc24 barrier;
    barrier.pos_1.x=*((int16_t*)(&gameInfoMessage[2+8*barrierNo]));
 800237c:	78fb      	ldrb	r3, [r7, #3]
 800237e:	00db      	lsls	r3, r3, #3
 8002380:	3302      	adds	r3, #2
 8002382:	4a14      	ldr	r2, [pc, #80]	; (80023d4 <getOneBarrier+0x64>)
 8002384:	4413      	add	r3, r2
 8002386:	f9b3 3000 	ldrsh.w	r3, [r3]
 800238a:	813b      	strh	r3, [r7, #8]
    barrier.pos_1.y=*((int16_t*)(&gameInfoMessage[4+8*barrierNo]));
 800238c:	78fb      	ldrb	r3, [r7, #3]
 800238e:	00db      	lsls	r3, r3, #3
 8002390:	3304      	adds	r3, #4
 8002392:	4a10      	ldr	r2, [pc, #64]	; (80023d4 <getOneBarrier+0x64>)
 8002394:	4413      	add	r3, r2
 8002396:	f9b3 3000 	ldrsh.w	r3, [r3]
 800239a:	817b      	strh	r3, [r7, #10]
    barrier.pos_2.x=*((int16_t*)(&gameInfoMessage[6+8*barrierNo]));
 800239c:	78fb      	ldrb	r3, [r7, #3]
 800239e:	00db      	lsls	r3, r3, #3
 80023a0:	3306      	adds	r3, #6
 80023a2:	4a0c      	ldr	r2, [pc, #48]	; (80023d4 <getOneBarrier+0x64>)
 80023a4:	4413      	add	r3, r2
 80023a6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80023aa:	81bb      	strh	r3, [r7, #12]
    barrier.pos_2.y=*((int16_t*)(&gameInfoMessage[8+8*barrierNo]));
 80023ac:	78fb      	ldrb	r3, [r7, #3]
 80023ae:	3301      	adds	r3, #1
 80023b0:	00db      	lsls	r3, r3, #3
 80023b2:	4a08      	ldr	r2, [pc, #32]	; (80023d4 <getOneBarrier+0x64>)
 80023b4:	4413      	add	r3, r2
 80023b6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80023ba:	81fb      	strh	r3, [r7, #14]
    return barrier;
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	461a      	mov	r2, r3
 80023c0:	f107 0308 	add.w	r3, r7, #8
 80023c4:	cb03      	ldmia	r3!, {r0, r1}
 80023c6:	6010      	str	r0, [r2, #0]
 80023c8:	6051      	str	r1, [r2, #4]
}
 80023ca:	6878      	ldr	r0, [r7, #4]
 80023cc:	3714      	adds	r7, #20
 80023ce:	46bd      	mov	sp, r7
 80023d0:	bc80      	pop	{r7}
 80023d2:	4770      	bx	lr
 80023d4:	20000d28 	.word	0x20000d28

080023d8 <getHalfGameDuration>:

int32_t getHalfGameDuration()
{
 80023d8:	b480      	push	{r7}
 80023da:	b083      	sub	sp, #12
 80023dc:	af00      	add	r7, sp, #0
    int32_t time;
    time=*((int32_t*)(&gameInfoMessage[42]));
 80023de:	4b04      	ldr	r3, [pc, #16]	; (80023f0 <getHalfGameDuration+0x18>)
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	607b      	str	r3, [r7, #4]
    return (int32_t)time;
 80023e4:	687b      	ldr	r3, [r7, #4]
}
 80023e6:	4618      	mov	r0, r3
 80023e8:	370c      	adds	r7, #12
 80023ea:	46bd      	mov	sp, r7
 80023ec:	bc80      	pop	{r7}
 80023ee:	4770      	bx	lr
 80023f0:	20000d52 	.word	0x20000d52

080023f4 <getOwnChargingPileNum>:

uint8_t getOwnChargingPileNum()
{
 80023f4:	b480      	push	{r7}
 80023f6:	af00      	add	r7, sp, #0
    return gameInfoMessage[46];
 80023f8:	4b03      	ldr	r3, [pc, #12]	; (8002408 <getOwnChargingPileNum+0x14>)
 80023fa:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
}
 80023fe:	4618      	mov	r0, r3
 8002400:	46bd      	mov	sp, r7
 8002402:	bc80      	pop	{r7}
 8002404:	4770      	bx	lr
 8002406:	bf00      	nop
 8002408:	20000d28 	.word	0x20000d28

0800240c <getOppChargingPileNum>:

uint8_t getOppChargingPileNum()
{
 800240c:	b480      	push	{r7}
 800240e:	b083      	sub	sp, #12
 8002410:	af00      	add	r7, sp, #0
    uint8_t tmp;
    tmp=gameInfoMessage[46];
 8002412:	4b07      	ldr	r3, [pc, #28]	; (8002430 <getOppChargingPileNum+0x24>)
 8002414:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
 8002418:	71fb      	strb	r3, [r7, #7]
    return gameInfoMessage[47+4*tmp];
 800241a:	79fb      	ldrb	r3, [r7, #7]
 800241c:	009b      	lsls	r3, r3, #2
 800241e:	332f      	adds	r3, #47	; 0x2f
 8002420:	4a03      	ldr	r2, [pc, #12]	; (8002430 <getOppChargingPileNum+0x24>)
 8002422:	5cd3      	ldrb	r3, [r2, r3]
}
 8002424:	4618      	mov	r0, r3
 8002426:	370c      	adds	r7, #12
 8002428:	46bd      	mov	sp, r7
 800242a:	bc80      	pop	{r7}
 800242c:	4770      	bx	lr
 800242e:	bf00      	nop
 8002430:	20000d28 	.word	0x20000d28

08002434 <reqGameInfo>:
    pos.y=*((int32_t*)(&gameInfoMessage[48+4*tmpnum+4*pileNo]));
    return pos;
}

void reqGameInfo()
{
 8002434:	b580      	push	{r7, lr}
 8002436:	af00      	add	r7, sp, #0
    HAL_UART_Transmit(zigbee_huart,zigbeeSend[0],6,HAL_MAX_DELAY);
 8002438:	4b04      	ldr	r3, [pc, #16]	; (800244c <reqGameInfo+0x18>)
 800243a:	6818      	ldr	r0, [r3, #0]
 800243c:	f04f 33ff 	mov.w	r3, #4294967295
 8002440:	2206      	movs	r2, #6
 8002442:	4903      	ldr	r1, [pc, #12]	; (8002450 <reqGameInfo+0x1c>)
 8002444:	f002 fd80 	bl	8004f48 <HAL_UART_Transmit>
}
 8002448:	bf00      	nop
 800244a:	bd80      	pop	{r7, pc}
 800244c:	20000e24 	.word	0x20000e24
 8002450:	20000004 	.word	0x20000004

08002454 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002454:	480c      	ldr	r0, [pc, #48]	; (8002488 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002456:	490d      	ldr	r1, [pc, #52]	; (800248c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002458:	4a0d      	ldr	r2, [pc, #52]	; (8002490 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800245a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800245c:	e002      	b.n	8002464 <LoopCopyDataInit>

0800245e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800245e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002460:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002462:	3304      	adds	r3, #4

08002464 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002464:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002466:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002468:	d3f9      	bcc.n	800245e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800246a:	4a0a      	ldr	r2, [pc, #40]	; (8002494 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800246c:	4c0a      	ldr	r4, [pc, #40]	; (8002498 <LoopFillZerobss+0x22>)
  movs r3, #0
 800246e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002470:	e001      	b.n	8002476 <LoopFillZerobss>

08002472 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002472:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002474:	3204      	adds	r2, #4

08002476 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002476:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002478:	d3fb      	bcc.n	8002472 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800247a:	f7ff f871 	bl	8001560 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800247e:	f003 fb59 	bl	8005b34 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002482:	f7fe fd95 	bl	8000fb0 <main>
  bx lr
 8002486:	4770      	bx	lr
  ldr r0, =_sdata
 8002488:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800248c:	200009c8 	.word	0x200009c8
  ldr r2, =_sidata
 8002490:	0800aa04 	.word	0x0800aa04
  ldr r2, =_sbss
 8002494:	200009c8 	.word	0x200009c8
  ldr r4, =_ebss
 8002498:	20000e68 	.word	0x20000e68

0800249c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800249c:	e7fe      	b.n	800249c <ADC1_2_IRQHandler>
	...

080024a0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80024a0:	b580      	push	{r7, lr}
 80024a2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80024a4:	4b08      	ldr	r3, [pc, #32]	; (80024c8 <HAL_Init+0x28>)
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	4a07      	ldr	r2, [pc, #28]	; (80024c8 <HAL_Init+0x28>)
 80024aa:	f043 0310 	orr.w	r3, r3, #16
 80024ae:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80024b0:	2003      	movs	r0, #3
 80024b2:	f000 f923 	bl	80026fc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80024b6:	200f      	movs	r0, #15
 80024b8:	f000 f808 	bl	80024cc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80024bc:	f7fe fee6 	bl	800128c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80024c0:	2300      	movs	r3, #0
}
 80024c2:	4618      	mov	r0, r3
 80024c4:	bd80      	pop	{r7, pc}
 80024c6:	bf00      	nop
 80024c8:	40022000 	.word	0x40022000

080024cc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80024cc:	b580      	push	{r7, lr}
 80024ce:	b082      	sub	sp, #8
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80024d4:	4b12      	ldr	r3, [pc, #72]	; (8002520 <HAL_InitTick+0x54>)
 80024d6:	681a      	ldr	r2, [r3, #0]
 80024d8:	4b12      	ldr	r3, [pc, #72]	; (8002524 <HAL_InitTick+0x58>)
 80024da:	781b      	ldrb	r3, [r3, #0]
 80024dc:	4619      	mov	r1, r3
 80024de:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80024e2:	fbb3 f3f1 	udiv	r3, r3, r1
 80024e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80024ea:	4618      	mov	r0, r3
 80024ec:	f000 f93b 	bl	8002766 <HAL_SYSTICK_Config>
 80024f0:	4603      	mov	r3, r0
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d001      	beq.n	80024fa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80024f6:	2301      	movs	r3, #1
 80024f8:	e00e      	b.n	8002518 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	2b0f      	cmp	r3, #15
 80024fe:	d80a      	bhi.n	8002516 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002500:	2200      	movs	r2, #0
 8002502:	6879      	ldr	r1, [r7, #4]
 8002504:	f04f 30ff 	mov.w	r0, #4294967295
 8002508:	f000 f903 	bl	8002712 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800250c:	4a06      	ldr	r2, [pc, #24]	; (8002528 <HAL_InitTick+0x5c>)
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002512:	2300      	movs	r3, #0
 8002514:	e000      	b.n	8002518 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002516:	2301      	movs	r3, #1
}
 8002518:	4618      	mov	r0, r3
 800251a:	3708      	adds	r7, #8
 800251c:	46bd      	mov	sp, r7
 800251e:	bd80      	pop	{r7, pc}
 8002520:	20000000 	.word	0x20000000
 8002524:	20000014 	.word	0x20000014
 8002528:	20000010 	.word	0x20000010

0800252c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800252c:	b480      	push	{r7}
 800252e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002530:	4b05      	ldr	r3, [pc, #20]	; (8002548 <HAL_IncTick+0x1c>)
 8002532:	781b      	ldrb	r3, [r3, #0]
 8002534:	461a      	mov	r2, r3
 8002536:	4b05      	ldr	r3, [pc, #20]	; (800254c <HAL_IncTick+0x20>)
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	4413      	add	r3, r2
 800253c:	4a03      	ldr	r2, [pc, #12]	; (800254c <HAL_IncTick+0x20>)
 800253e:	6013      	str	r3, [r2, #0]
}
 8002540:	bf00      	nop
 8002542:	46bd      	mov	sp, r7
 8002544:	bc80      	pop	{r7}
 8002546:	4770      	bx	lr
 8002548:	20000014 	.word	0x20000014
 800254c:	20000e28 	.word	0x20000e28

08002550 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002550:	b480      	push	{r7}
 8002552:	af00      	add	r7, sp, #0
  return uwTick;
 8002554:	4b02      	ldr	r3, [pc, #8]	; (8002560 <HAL_GetTick+0x10>)
 8002556:	681b      	ldr	r3, [r3, #0]
}
 8002558:	4618      	mov	r0, r3
 800255a:	46bd      	mov	sp, r7
 800255c:	bc80      	pop	{r7}
 800255e:	4770      	bx	lr
 8002560:	20000e28 	.word	0x20000e28

08002564 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002564:	b480      	push	{r7}
 8002566:	b085      	sub	sp, #20
 8002568:	af00      	add	r7, sp, #0
 800256a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	f003 0307 	and.w	r3, r3, #7
 8002572:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002574:	4b0c      	ldr	r3, [pc, #48]	; (80025a8 <__NVIC_SetPriorityGrouping+0x44>)
 8002576:	68db      	ldr	r3, [r3, #12]
 8002578:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800257a:	68ba      	ldr	r2, [r7, #8]
 800257c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002580:	4013      	ands	r3, r2
 8002582:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002588:	68bb      	ldr	r3, [r7, #8]
 800258a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800258c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002590:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002594:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002596:	4a04      	ldr	r2, [pc, #16]	; (80025a8 <__NVIC_SetPriorityGrouping+0x44>)
 8002598:	68bb      	ldr	r3, [r7, #8]
 800259a:	60d3      	str	r3, [r2, #12]
}
 800259c:	bf00      	nop
 800259e:	3714      	adds	r7, #20
 80025a0:	46bd      	mov	sp, r7
 80025a2:	bc80      	pop	{r7}
 80025a4:	4770      	bx	lr
 80025a6:	bf00      	nop
 80025a8:	e000ed00 	.word	0xe000ed00

080025ac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80025ac:	b480      	push	{r7}
 80025ae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80025b0:	4b04      	ldr	r3, [pc, #16]	; (80025c4 <__NVIC_GetPriorityGrouping+0x18>)
 80025b2:	68db      	ldr	r3, [r3, #12]
 80025b4:	0a1b      	lsrs	r3, r3, #8
 80025b6:	f003 0307 	and.w	r3, r3, #7
}
 80025ba:	4618      	mov	r0, r3
 80025bc:	46bd      	mov	sp, r7
 80025be:	bc80      	pop	{r7}
 80025c0:	4770      	bx	lr
 80025c2:	bf00      	nop
 80025c4:	e000ed00 	.word	0xe000ed00

080025c8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80025c8:	b480      	push	{r7}
 80025ca:	b083      	sub	sp, #12
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	4603      	mov	r3, r0
 80025d0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80025d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	db0b      	blt.n	80025f2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80025da:	79fb      	ldrb	r3, [r7, #7]
 80025dc:	f003 021f 	and.w	r2, r3, #31
 80025e0:	4906      	ldr	r1, [pc, #24]	; (80025fc <__NVIC_EnableIRQ+0x34>)
 80025e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025e6:	095b      	lsrs	r3, r3, #5
 80025e8:	2001      	movs	r0, #1
 80025ea:	fa00 f202 	lsl.w	r2, r0, r2
 80025ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80025f2:	bf00      	nop
 80025f4:	370c      	adds	r7, #12
 80025f6:	46bd      	mov	sp, r7
 80025f8:	bc80      	pop	{r7}
 80025fa:	4770      	bx	lr
 80025fc:	e000e100 	.word	0xe000e100

08002600 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002600:	b480      	push	{r7}
 8002602:	b083      	sub	sp, #12
 8002604:	af00      	add	r7, sp, #0
 8002606:	4603      	mov	r3, r0
 8002608:	6039      	str	r1, [r7, #0]
 800260a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800260c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002610:	2b00      	cmp	r3, #0
 8002612:	db0a      	blt.n	800262a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002614:	683b      	ldr	r3, [r7, #0]
 8002616:	b2da      	uxtb	r2, r3
 8002618:	490c      	ldr	r1, [pc, #48]	; (800264c <__NVIC_SetPriority+0x4c>)
 800261a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800261e:	0112      	lsls	r2, r2, #4
 8002620:	b2d2      	uxtb	r2, r2
 8002622:	440b      	add	r3, r1
 8002624:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002628:	e00a      	b.n	8002640 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800262a:	683b      	ldr	r3, [r7, #0]
 800262c:	b2da      	uxtb	r2, r3
 800262e:	4908      	ldr	r1, [pc, #32]	; (8002650 <__NVIC_SetPriority+0x50>)
 8002630:	79fb      	ldrb	r3, [r7, #7]
 8002632:	f003 030f 	and.w	r3, r3, #15
 8002636:	3b04      	subs	r3, #4
 8002638:	0112      	lsls	r2, r2, #4
 800263a:	b2d2      	uxtb	r2, r2
 800263c:	440b      	add	r3, r1
 800263e:	761a      	strb	r2, [r3, #24]
}
 8002640:	bf00      	nop
 8002642:	370c      	adds	r7, #12
 8002644:	46bd      	mov	sp, r7
 8002646:	bc80      	pop	{r7}
 8002648:	4770      	bx	lr
 800264a:	bf00      	nop
 800264c:	e000e100 	.word	0xe000e100
 8002650:	e000ed00 	.word	0xe000ed00

08002654 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002654:	b480      	push	{r7}
 8002656:	b089      	sub	sp, #36	; 0x24
 8002658:	af00      	add	r7, sp, #0
 800265a:	60f8      	str	r0, [r7, #12]
 800265c:	60b9      	str	r1, [r7, #8]
 800265e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	f003 0307 	and.w	r3, r3, #7
 8002666:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002668:	69fb      	ldr	r3, [r7, #28]
 800266a:	f1c3 0307 	rsb	r3, r3, #7
 800266e:	2b04      	cmp	r3, #4
 8002670:	bf28      	it	cs
 8002672:	2304      	movcs	r3, #4
 8002674:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002676:	69fb      	ldr	r3, [r7, #28]
 8002678:	3304      	adds	r3, #4
 800267a:	2b06      	cmp	r3, #6
 800267c:	d902      	bls.n	8002684 <NVIC_EncodePriority+0x30>
 800267e:	69fb      	ldr	r3, [r7, #28]
 8002680:	3b03      	subs	r3, #3
 8002682:	e000      	b.n	8002686 <NVIC_EncodePriority+0x32>
 8002684:	2300      	movs	r3, #0
 8002686:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002688:	f04f 32ff 	mov.w	r2, #4294967295
 800268c:	69bb      	ldr	r3, [r7, #24]
 800268e:	fa02 f303 	lsl.w	r3, r2, r3
 8002692:	43da      	mvns	r2, r3
 8002694:	68bb      	ldr	r3, [r7, #8]
 8002696:	401a      	ands	r2, r3
 8002698:	697b      	ldr	r3, [r7, #20]
 800269a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800269c:	f04f 31ff 	mov.w	r1, #4294967295
 80026a0:	697b      	ldr	r3, [r7, #20]
 80026a2:	fa01 f303 	lsl.w	r3, r1, r3
 80026a6:	43d9      	mvns	r1, r3
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026ac:	4313      	orrs	r3, r2
         );
}
 80026ae:	4618      	mov	r0, r3
 80026b0:	3724      	adds	r7, #36	; 0x24
 80026b2:	46bd      	mov	sp, r7
 80026b4:	bc80      	pop	{r7}
 80026b6:	4770      	bx	lr

080026b8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80026b8:	b580      	push	{r7, lr}
 80026ba:	b082      	sub	sp, #8
 80026bc:	af00      	add	r7, sp, #0
 80026be:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	3b01      	subs	r3, #1
 80026c4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80026c8:	d301      	bcc.n	80026ce <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80026ca:	2301      	movs	r3, #1
 80026cc:	e00f      	b.n	80026ee <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80026ce:	4a0a      	ldr	r2, [pc, #40]	; (80026f8 <SysTick_Config+0x40>)
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	3b01      	subs	r3, #1
 80026d4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80026d6:	210f      	movs	r1, #15
 80026d8:	f04f 30ff 	mov.w	r0, #4294967295
 80026dc:	f7ff ff90 	bl	8002600 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80026e0:	4b05      	ldr	r3, [pc, #20]	; (80026f8 <SysTick_Config+0x40>)
 80026e2:	2200      	movs	r2, #0
 80026e4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80026e6:	4b04      	ldr	r3, [pc, #16]	; (80026f8 <SysTick_Config+0x40>)
 80026e8:	2207      	movs	r2, #7
 80026ea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80026ec:	2300      	movs	r3, #0
}
 80026ee:	4618      	mov	r0, r3
 80026f0:	3708      	adds	r7, #8
 80026f2:	46bd      	mov	sp, r7
 80026f4:	bd80      	pop	{r7, pc}
 80026f6:	bf00      	nop
 80026f8:	e000e010 	.word	0xe000e010

080026fc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80026fc:	b580      	push	{r7, lr}
 80026fe:	b082      	sub	sp, #8
 8002700:	af00      	add	r7, sp, #0
 8002702:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002704:	6878      	ldr	r0, [r7, #4]
 8002706:	f7ff ff2d 	bl	8002564 <__NVIC_SetPriorityGrouping>
}
 800270a:	bf00      	nop
 800270c:	3708      	adds	r7, #8
 800270e:	46bd      	mov	sp, r7
 8002710:	bd80      	pop	{r7, pc}

08002712 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002712:	b580      	push	{r7, lr}
 8002714:	b086      	sub	sp, #24
 8002716:	af00      	add	r7, sp, #0
 8002718:	4603      	mov	r3, r0
 800271a:	60b9      	str	r1, [r7, #8]
 800271c:	607a      	str	r2, [r7, #4]
 800271e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002720:	2300      	movs	r3, #0
 8002722:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002724:	f7ff ff42 	bl	80025ac <__NVIC_GetPriorityGrouping>
 8002728:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800272a:	687a      	ldr	r2, [r7, #4]
 800272c:	68b9      	ldr	r1, [r7, #8]
 800272e:	6978      	ldr	r0, [r7, #20]
 8002730:	f7ff ff90 	bl	8002654 <NVIC_EncodePriority>
 8002734:	4602      	mov	r2, r0
 8002736:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800273a:	4611      	mov	r1, r2
 800273c:	4618      	mov	r0, r3
 800273e:	f7ff ff5f 	bl	8002600 <__NVIC_SetPriority>
}
 8002742:	bf00      	nop
 8002744:	3718      	adds	r7, #24
 8002746:	46bd      	mov	sp, r7
 8002748:	bd80      	pop	{r7, pc}

0800274a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800274a:	b580      	push	{r7, lr}
 800274c:	b082      	sub	sp, #8
 800274e:	af00      	add	r7, sp, #0
 8002750:	4603      	mov	r3, r0
 8002752:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002754:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002758:	4618      	mov	r0, r3
 800275a:	f7ff ff35 	bl	80025c8 <__NVIC_EnableIRQ>
}
 800275e:	bf00      	nop
 8002760:	3708      	adds	r7, #8
 8002762:	46bd      	mov	sp, r7
 8002764:	bd80      	pop	{r7, pc}

08002766 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002766:	b580      	push	{r7, lr}
 8002768:	b082      	sub	sp, #8
 800276a:	af00      	add	r7, sp, #0
 800276c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800276e:	6878      	ldr	r0, [r7, #4]
 8002770:	f7ff ffa2 	bl	80026b8 <SysTick_Config>
 8002774:	4603      	mov	r3, r0
}
 8002776:	4618      	mov	r0, r3
 8002778:	3708      	adds	r7, #8
 800277a:	46bd      	mov	sp, r7
 800277c:	bd80      	pop	{r7, pc}
	...

08002780 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002780:	b480      	push	{r7}
 8002782:	b085      	sub	sp, #20
 8002784:	af00      	add	r7, sp, #0
 8002786:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002788:	2300      	movs	r3, #0
 800278a:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	2b00      	cmp	r3, #0
 8002790:	d101      	bne.n	8002796 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8002792:	2301      	movs	r3, #1
 8002794:	e059      	b.n	800284a <HAL_DMA_Init+0xca>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	461a      	mov	r2, r3
 800279c:	4b2d      	ldr	r3, [pc, #180]	; (8002854 <HAL_DMA_Init+0xd4>)
 800279e:	429a      	cmp	r2, r3
 80027a0:	d80f      	bhi.n	80027c2 <HAL_DMA_Init+0x42>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	461a      	mov	r2, r3
 80027a8:	4b2b      	ldr	r3, [pc, #172]	; (8002858 <HAL_DMA_Init+0xd8>)
 80027aa:	4413      	add	r3, r2
 80027ac:	4a2b      	ldr	r2, [pc, #172]	; (800285c <HAL_DMA_Init+0xdc>)
 80027ae:	fba2 2303 	umull	r2, r3, r2, r3
 80027b2:	091b      	lsrs	r3, r3, #4
 80027b4:	009a      	lsls	r2, r3, #2
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	4a28      	ldr	r2, [pc, #160]	; (8002860 <HAL_DMA_Init+0xe0>)
 80027be:	63da      	str	r2, [r3, #60]	; 0x3c
 80027c0:	e00e      	b.n	80027e0 <HAL_DMA_Init+0x60>
  }
  else 
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	461a      	mov	r2, r3
 80027c8:	4b26      	ldr	r3, [pc, #152]	; (8002864 <HAL_DMA_Init+0xe4>)
 80027ca:	4413      	add	r3, r2
 80027cc:	4a23      	ldr	r2, [pc, #140]	; (800285c <HAL_DMA_Init+0xdc>)
 80027ce:	fba2 2303 	umull	r2, r3, r2, r3
 80027d2:	091b      	lsrs	r3, r3, #4
 80027d4:	009a      	lsls	r2, r3, #2
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	4a22      	ldr	r2, [pc, #136]	; (8002868 <HAL_DMA_Init+0xe8>)
 80027de:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
  hdma->DmaBaseAddress = DMA1;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	2202      	movs	r2, #2
 80027e4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80027f6:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80027fa:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8002804:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	68db      	ldr	r3, [r3, #12]
 800280a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002810:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	695b      	ldr	r3, [r3, #20]
 8002816:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800281c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	69db      	ldr	r3, [r3, #28]
 8002822:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002824:	68fa      	ldr	r2, [r7, #12]
 8002826:	4313      	orrs	r3, r2
 8002828:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	68fa      	ldr	r2, [r7, #12]
 8002830:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	2200      	movs	r2, #0
 8002836:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	2201      	movs	r2, #1
 800283c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	2200      	movs	r2, #0
 8002844:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8002848:	2300      	movs	r3, #0
}
 800284a:	4618      	mov	r0, r3
 800284c:	3714      	adds	r7, #20
 800284e:	46bd      	mov	sp, r7
 8002850:	bc80      	pop	{r7}
 8002852:	4770      	bx	lr
 8002854:	40020407 	.word	0x40020407
 8002858:	bffdfff8 	.word	0xbffdfff8
 800285c:	cccccccd 	.word	0xcccccccd
 8002860:	40020000 	.word	0x40020000
 8002864:	bffdfbf8 	.word	0xbffdfbf8
 8002868:	40020400 	.word	0x40020400

0800286c <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800286c:	b580      	push	{r7, lr}
 800286e:	b086      	sub	sp, #24
 8002870:	af00      	add	r7, sp, #0
 8002872:	60f8      	str	r0, [r7, #12]
 8002874:	60b9      	str	r1, [r7, #8]
 8002876:	607a      	str	r2, [r7, #4]
 8002878:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800287a:	2300      	movs	r3, #0
 800287c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002884:	2b01      	cmp	r3, #1
 8002886:	d101      	bne.n	800288c <HAL_DMA_Start_IT+0x20>
 8002888:	2302      	movs	r3, #2
 800288a:	e04a      	b.n	8002922 <HAL_DMA_Start_IT+0xb6>
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	2201      	movs	r2, #1
 8002890:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800289a:	2b01      	cmp	r3, #1
 800289c:	d13a      	bne.n	8002914 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	2202      	movs	r2, #2
 80028a2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	2200      	movs	r2, #0
 80028aa:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	681a      	ldr	r2, [r3, #0]
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	f022 0201 	bic.w	r2, r2, #1
 80028ba:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80028bc:	683b      	ldr	r3, [r7, #0]
 80028be:	687a      	ldr	r2, [r7, #4]
 80028c0:	68b9      	ldr	r1, [r7, #8]
 80028c2:	68f8      	ldr	r0, [r7, #12]
 80028c4:	f000 fbb0 	bl	8003028 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d008      	beq.n	80028e2 <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	681a      	ldr	r2, [r3, #0]
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	f042 020e 	orr.w	r2, r2, #14
 80028de:	601a      	str	r2, [r3, #0]
 80028e0:	e00f      	b.n	8002902 <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	681a      	ldr	r2, [r3, #0]
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	f022 0204 	bic.w	r2, r2, #4
 80028f0:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	681a      	ldr	r2, [r3, #0]
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	f042 020a 	orr.w	r2, r2, #10
 8002900:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	681a      	ldr	r2, [r3, #0]
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	f042 0201 	orr.w	r2, r2, #1
 8002910:	601a      	str	r2, [r3, #0]
 8002912:	e005      	b.n	8002920 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	2200      	movs	r2, #0
 8002918:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 800291c:	2302      	movs	r3, #2
 800291e:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8002920:	7dfb      	ldrb	r3, [r7, #23]
}
 8002922:	4618      	mov	r0, r3
 8002924:	3718      	adds	r7, #24
 8002926:	46bd      	mov	sp, r7
 8002928:	bd80      	pop	{r7, pc}

0800292a <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800292a:	b480      	push	{r7}
 800292c:	b085      	sub	sp, #20
 800292e:	af00      	add	r7, sp, #0
 8002930:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002932:	2300      	movs	r3, #0
 8002934:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800293c:	2b02      	cmp	r3, #2
 800293e:	d008      	beq.n	8002952 <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	2204      	movs	r2, #4
 8002944:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	2200      	movs	r2, #0
 800294a:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 800294e:	2301      	movs	r3, #1
 8002950:	e020      	b.n	8002994 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	681a      	ldr	r2, [r3, #0]
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	f022 020e 	bic.w	r2, r2, #14
 8002960:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	681a      	ldr	r2, [r3, #0]
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	f022 0201 	bic.w	r2, r2, #1
 8002970:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800297a:	2101      	movs	r1, #1
 800297c:	fa01 f202 	lsl.w	r2, r1, r2
 8002980:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	2201      	movs	r2, #1
 8002986:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	2200      	movs	r2, #0
 800298e:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8002992:	7bfb      	ldrb	r3, [r7, #15]
}
 8002994:	4618      	mov	r0, r3
 8002996:	3714      	adds	r7, #20
 8002998:	46bd      	mov	sp, r7
 800299a:	bc80      	pop	{r7}
 800299c:	4770      	bx	lr
	...

080029a0 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80029a0:	b580      	push	{r7, lr}
 80029a2:	b084      	sub	sp, #16
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80029a8:	2300      	movs	r3, #0
 80029aa:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80029b2:	2b02      	cmp	r3, #2
 80029b4:	d005      	beq.n	80029c2 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	2204      	movs	r2, #4
 80029ba:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80029bc:	2301      	movs	r3, #1
 80029be:	73fb      	strb	r3, [r7, #15]
 80029c0:	e0d6      	b.n	8002b70 <HAL_DMA_Abort_IT+0x1d0>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	681a      	ldr	r2, [r3, #0]
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	f022 020e 	bic.w	r2, r2, #14
 80029d0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	681a      	ldr	r2, [r3, #0]
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	f022 0201 	bic.w	r2, r2, #1
 80029e0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	461a      	mov	r2, r3
 80029e8:	4b64      	ldr	r3, [pc, #400]	; (8002b7c <HAL_DMA_Abort_IT+0x1dc>)
 80029ea:	429a      	cmp	r2, r3
 80029ec:	d958      	bls.n	8002aa0 <HAL_DMA_Abort_IT+0x100>
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	4a63      	ldr	r2, [pc, #396]	; (8002b80 <HAL_DMA_Abort_IT+0x1e0>)
 80029f4:	4293      	cmp	r3, r2
 80029f6:	d04f      	beq.n	8002a98 <HAL_DMA_Abort_IT+0xf8>
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	4a61      	ldr	r2, [pc, #388]	; (8002b84 <HAL_DMA_Abort_IT+0x1e4>)
 80029fe:	4293      	cmp	r3, r2
 8002a00:	d048      	beq.n	8002a94 <HAL_DMA_Abort_IT+0xf4>
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	4a60      	ldr	r2, [pc, #384]	; (8002b88 <HAL_DMA_Abort_IT+0x1e8>)
 8002a08:	4293      	cmp	r3, r2
 8002a0a:	d040      	beq.n	8002a8e <HAL_DMA_Abort_IT+0xee>
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	4a5e      	ldr	r2, [pc, #376]	; (8002b8c <HAL_DMA_Abort_IT+0x1ec>)
 8002a12:	4293      	cmp	r3, r2
 8002a14:	d038      	beq.n	8002a88 <HAL_DMA_Abort_IT+0xe8>
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	4a5d      	ldr	r2, [pc, #372]	; (8002b90 <HAL_DMA_Abort_IT+0x1f0>)
 8002a1c:	4293      	cmp	r3, r2
 8002a1e:	d030      	beq.n	8002a82 <HAL_DMA_Abort_IT+0xe2>
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	4a5b      	ldr	r2, [pc, #364]	; (8002b94 <HAL_DMA_Abort_IT+0x1f4>)
 8002a26:	4293      	cmp	r3, r2
 8002a28:	d028      	beq.n	8002a7c <HAL_DMA_Abort_IT+0xdc>
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	4a53      	ldr	r2, [pc, #332]	; (8002b7c <HAL_DMA_Abort_IT+0x1dc>)
 8002a30:	4293      	cmp	r3, r2
 8002a32:	d020      	beq.n	8002a76 <HAL_DMA_Abort_IT+0xd6>
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	4a57      	ldr	r2, [pc, #348]	; (8002b98 <HAL_DMA_Abort_IT+0x1f8>)
 8002a3a:	4293      	cmp	r3, r2
 8002a3c:	d019      	beq.n	8002a72 <HAL_DMA_Abort_IT+0xd2>
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	4a56      	ldr	r2, [pc, #344]	; (8002b9c <HAL_DMA_Abort_IT+0x1fc>)
 8002a44:	4293      	cmp	r3, r2
 8002a46:	d012      	beq.n	8002a6e <HAL_DMA_Abort_IT+0xce>
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	4a54      	ldr	r2, [pc, #336]	; (8002ba0 <HAL_DMA_Abort_IT+0x200>)
 8002a4e:	4293      	cmp	r3, r2
 8002a50:	d00a      	beq.n	8002a68 <HAL_DMA_Abort_IT+0xc8>
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	4a53      	ldr	r2, [pc, #332]	; (8002ba4 <HAL_DMA_Abort_IT+0x204>)
 8002a58:	4293      	cmp	r3, r2
 8002a5a:	d102      	bne.n	8002a62 <HAL_DMA_Abort_IT+0xc2>
 8002a5c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002a60:	e01b      	b.n	8002a9a <HAL_DMA_Abort_IT+0xfa>
 8002a62:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002a66:	e018      	b.n	8002a9a <HAL_DMA_Abort_IT+0xfa>
 8002a68:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002a6c:	e015      	b.n	8002a9a <HAL_DMA_Abort_IT+0xfa>
 8002a6e:	2310      	movs	r3, #16
 8002a70:	e013      	b.n	8002a9a <HAL_DMA_Abort_IT+0xfa>
 8002a72:	2301      	movs	r3, #1
 8002a74:	e011      	b.n	8002a9a <HAL_DMA_Abort_IT+0xfa>
 8002a76:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002a7a:	e00e      	b.n	8002a9a <HAL_DMA_Abort_IT+0xfa>
 8002a7c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002a80:	e00b      	b.n	8002a9a <HAL_DMA_Abort_IT+0xfa>
 8002a82:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002a86:	e008      	b.n	8002a9a <HAL_DMA_Abort_IT+0xfa>
 8002a88:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002a8c:	e005      	b.n	8002a9a <HAL_DMA_Abort_IT+0xfa>
 8002a8e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002a92:	e002      	b.n	8002a9a <HAL_DMA_Abort_IT+0xfa>
 8002a94:	2310      	movs	r3, #16
 8002a96:	e000      	b.n	8002a9a <HAL_DMA_Abort_IT+0xfa>
 8002a98:	2301      	movs	r3, #1
 8002a9a:	4a43      	ldr	r2, [pc, #268]	; (8002ba8 <HAL_DMA_Abort_IT+0x208>)
 8002a9c:	6053      	str	r3, [r2, #4]
 8002a9e:	e057      	b.n	8002b50 <HAL_DMA_Abort_IT+0x1b0>
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	4a36      	ldr	r2, [pc, #216]	; (8002b80 <HAL_DMA_Abort_IT+0x1e0>)
 8002aa6:	4293      	cmp	r3, r2
 8002aa8:	d04f      	beq.n	8002b4a <HAL_DMA_Abort_IT+0x1aa>
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	4a35      	ldr	r2, [pc, #212]	; (8002b84 <HAL_DMA_Abort_IT+0x1e4>)
 8002ab0:	4293      	cmp	r3, r2
 8002ab2:	d048      	beq.n	8002b46 <HAL_DMA_Abort_IT+0x1a6>
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	4a33      	ldr	r2, [pc, #204]	; (8002b88 <HAL_DMA_Abort_IT+0x1e8>)
 8002aba:	4293      	cmp	r3, r2
 8002abc:	d040      	beq.n	8002b40 <HAL_DMA_Abort_IT+0x1a0>
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	4a32      	ldr	r2, [pc, #200]	; (8002b8c <HAL_DMA_Abort_IT+0x1ec>)
 8002ac4:	4293      	cmp	r3, r2
 8002ac6:	d038      	beq.n	8002b3a <HAL_DMA_Abort_IT+0x19a>
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	4a30      	ldr	r2, [pc, #192]	; (8002b90 <HAL_DMA_Abort_IT+0x1f0>)
 8002ace:	4293      	cmp	r3, r2
 8002ad0:	d030      	beq.n	8002b34 <HAL_DMA_Abort_IT+0x194>
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	4a2f      	ldr	r2, [pc, #188]	; (8002b94 <HAL_DMA_Abort_IT+0x1f4>)
 8002ad8:	4293      	cmp	r3, r2
 8002ada:	d028      	beq.n	8002b2e <HAL_DMA_Abort_IT+0x18e>
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	4a26      	ldr	r2, [pc, #152]	; (8002b7c <HAL_DMA_Abort_IT+0x1dc>)
 8002ae2:	4293      	cmp	r3, r2
 8002ae4:	d020      	beq.n	8002b28 <HAL_DMA_Abort_IT+0x188>
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	4a2b      	ldr	r2, [pc, #172]	; (8002b98 <HAL_DMA_Abort_IT+0x1f8>)
 8002aec:	4293      	cmp	r3, r2
 8002aee:	d019      	beq.n	8002b24 <HAL_DMA_Abort_IT+0x184>
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	4a29      	ldr	r2, [pc, #164]	; (8002b9c <HAL_DMA_Abort_IT+0x1fc>)
 8002af6:	4293      	cmp	r3, r2
 8002af8:	d012      	beq.n	8002b20 <HAL_DMA_Abort_IT+0x180>
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	4a28      	ldr	r2, [pc, #160]	; (8002ba0 <HAL_DMA_Abort_IT+0x200>)
 8002b00:	4293      	cmp	r3, r2
 8002b02:	d00a      	beq.n	8002b1a <HAL_DMA_Abort_IT+0x17a>
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	4a26      	ldr	r2, [pc, #152]	; (8002ba4 <HAL_DMA_Abort_IT+0x204>)
 8002b0a:	4293      	cmp	r3, r2
 8002b0c:	d102      	bne.n	8002b14 <HAL_DMA_Abort_IT+0x174>
 8002b0e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002b12:	e01b      	b.n	8002b4c <HAL_DMA_Abort_IT+0x1ac>
 8002b14:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002b18:	e018      	b.n	8002b4c <HAL_DMA_Abort_IT+0x1ac>
 8002b1a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002b1e:	e015      	b.n	8002b4c <HAL_DMA_Abort_IT+0x1ac>
 8002b20:	2310      	movs	r3, #16
 8002b22:	e013      	b.n	8002b4c <HAL_DMA_Abort_IT+0x1ac>
 8002b24:	2301      	movs	r3, #1
 8002b26:	e011      	b.n	8002b4c <HAL_DMA_Abort_IT+0x1ac>
 8002b28:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002b2c:	e00e      	b.n	8002b4c <HAL_DMA_Abort_IT+0x1ac>
 8002b2e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002b32:	e00b      	b.n	8002b4c <HAL_DMA_Abort_IT+0x1ac>
 8002b34:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002b38:	e008      	b.n	8002b4c <HAL_DMA_Abort_IT+0x1ac>
 8002b3a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002b3e:	e005      	b.n	8002b4c <HAL_DMA_Abort_IT+0x1ac>
 8002b40:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002b44:	e002      	b.n	8002b4c <HAL_DMA_Abort_IT+0x1ac>
 8002b46:	2310      	movs	r3, #16
 8002b48:	e000      	b.n	8002b4c <HAL_DMA_Abort_IT+0x1ac>
 8002b4a:	2301      	movs	r3, #1
 8002b4c:	4a17      	ldr	r2, [pc, #92]	; (8002bac <HAL_DMA_Abort_IT+0x20c>)
 8002b4e:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	2201      	movs	r2, #1
 8002b54:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	2200      	movs	r2, #0
 8002b5c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d003      	beq.n	8002b70 <HAL_DMA_Abort_IT+0x1d0>
    {
      hdma->XferAbortCallback(hdma);
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002b6c:	6878      	ldr	r0, [r7, #4]
 8002b6e:	4798      	blx	r3
    } 
  }
  return status;
 8002b70:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b72:	4618      	mov	r0, r3
 8002b74:	3710      	adds	r7, #16
 8002b76:	46bd      	mov	sp, r7
 8002b78:	bd80      	pop	{r7, pc}
 8002b7a:	bf00      	nop
 8002b7c:	40020080 	.word	0x40020080
 8002b80:	40020008 	.word	0x40020008
 8002b84:	4002001c 	.word	0x4002001c
 8002b88:	40020030 	.word	0x40020030
 8002b8c:	40020044 	.word	0x40020044
 8002b90:	40020058 	.word	0x40020058
 8002b94:	4002006c 	.word	0x4002006c
 8002b98:	40020408 	.word	0x40020408
 8002b9c:	4002041c 	.word	0x4002041c
 8002ba0:	40020430 	.word	0x40020430
 8002ba4:	40020444 	.word	0x40020444
 8002ba8:	40020400 	.word	0x40020400
 8002bac:	40020000 	.word	0x40020000

08002bb0 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002bb0:	b580      	push	{r7, lr}
 8002bb2:	b084      	sub	sp, #16
 8002bb4:	af00      	add	r7, sp, #0
 8002bb6:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bcc:	2204      	movs	r2, #4
 8002bce:	409a      	lsls	r2, r3
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	4013      	ands	r3, r2
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	f000 80f1 	beq.w	8002dbc <HAL_DMA_IRQHandler+0x20c>
 8002bda:	68bb      	ldr	r3, [r7, #8]
 8002bdc:	f003 0304 	and.w	r3, r3, #4
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	f000 80eb 	beq.w	8002dbc <HAL_DMA_IRQHandler+0x20c>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	f003 0320 	and.w	r3, r3, #32
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d107      	bne.n	8002c04 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	681a      	ldr	r2, [r3, #0]
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	f022 0204 	bic.w	r2, r2, #4
 8002c02:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	461a      	mov	r2, r3
 8002c0a:	4b5f      	ldr	r3, [pc, #380]	; (8002d88 <HAL_DMA_IRQHandler+0x1d8>)
 8002c0c:	429a      	cmp	r2, r3
 8002c0e:	d958      	bls.n	8002cc2 <HAL_DMA_IRQHandler+0x112>
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	4a5d      	ldr	r2, [pc, #372]	; (8002d8c <HAL_DMA_IRQHandler+0x1dc>)
 8002c16:	4293      	cmp	r3, r2
 8002c18:	d04f      	beq.n	8002cba <HAL_DMA_IRQHandler+0x10a>
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	4a5c      	ldr	r2, [pc, #368]	; (8002d90 <HAL_DMA_IRQHandler+0x1e0>)
 8002c20:	4293      	cmp	r3, r2
 8002c22:	d048      	beq.n	8002cb6 <HAL_DMA_IRQHandler+0x106>
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	4a5a      	ldr	r2, [pc, #360]	; (8002d94 <HAL_DMA_IRQHandler+0x1e4>)
 8002c2a:	4293      	cmp	r3, r2
 8002c2c:	d040      	beq.n	8002cb0 <HAL_DMA_IRQHandler+0x100>
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	4a59      	ldr	r2, [pc, #356]	; (8002d98 <HAL_DMA_IRQHandler+0x1e8>)
 8002c34:	4293      	cmp	r3, r2
 8002c36:	d038      	beq.n	8002caa <HAL_DMA_IRQHandler+0xfa>
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	4a57      	ldr	r2, [pc, #348]	; (8002d9c <HAL_DMA_IRQHandler+0x1ec>)
 8002c3e:	4293      	cmp	r3, r2
 8002c40:	d030      	beq.n	8002ca4 <HAL_DMA_IRQHandler+0xf4>
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	4a56      	ldr	r2, [pc, #344]	; (8002da0 <HAL_DMA_IRQHandler+0x1f0>)
 8002c48:	4293      	cmp	r3, r2
 8002c4a:	d028      	beq.n	8002c9e <HAL_DMA_IRQHandler+0xee>
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	4a4d      	ldr	r2, [pc, #308]	; (8002d88 <HAL_DMA_IRQHandler+0x1d8>)
 8002c52:	4293      	cmp	r3, r2
 8002c54:	d020      	beq.n	8002c98 <HAL_DMA_IRQHandler+0xe8>
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	4a52      	ldr	r2, [pc, #328]	; (8002da4 <HAL_DMA_IRQHandler+0x1f4>)
 8002c5c:	4293      	cmp	r3, r2
 8002c5e:	d019      	beq.n	8002c94 <HAL_DMA_IRQHandler+0xe4>
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	4a50      	ldr	r2, [pc, #320]	; (8002da8 <HAL_DMA_IRQHandler+0x1f8>)
 8002c66:	4293      	cmp	r3, r2
 8002c68:	d012      	beq.n	8002c90 <HAL_DMA_IRQHandler+0xe0>
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	4a4f      	ldr	r2, [pc, #316]	; (8002dac <HAL_DMA_IRQHandler+0x1fc>)
 8002c70:	4293      	cmp	r3, r2
 8002c72:	d00a      	beq.n	8002c8a <HAL_DMA_IRQHandler+0xda>
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	4a4d      	ldr	r2, [pc, #308]	; (8002db0 <HAL_DMA_IRQHandler+0x200>)
 8002c7a:	4293      	cmp	r3, r2
 8002c7c:	d102      	bne.n	8002c84 <HAL_DMA_IRQHandler+0xd4>
 8002c7e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002c82:	e01b      	b.n	8002cbc <HAL_DMA_IRQHandler+0x10c>
 8002c84:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002c88:	e018      	b.n	8002cbc <HAL_DMA_IRQHandler+0x10c>
 8002c8a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002c8e:	e015      	b.n	8002cbc <HAL_DMA_IRQHandler+0x10c>
 8002c90:	2340      	movs	r3, #64	; 0x40
 8002c92:	e013      	b.n	8002cbc <HAL_DMA_IRQHandler+0x10c>
 8002c94:	2304      	movs	r3, #4
 8002c96:	e011      	b.n	8002cbc <HAL_DMA_IRQHandler+0x10c>
 8002c98:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8002c9c:	e00e      	b.n	8002cbc <HAL_DMA_IRQHandler+0x10c>
 8002c9e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002ca2:	e00b      	b.n	8002cbc <HAL_DMA_IRQHandler+0x10c>
 8002ca4:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002ca8:	e008      	b.n	8002cbc <HAL_DMA_IRQHandler+0x10c>
 8002caa:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002cae:	e005      	b.n	8002cbc <HAL_DMA_IRQHandler+0x10c>
 8002cb0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002cb4:	e002      	b.n	8002cbc <HAL_DMA_IRQHandler+0x10c>
 8002cb6:	2340      	movs	r3, #64	; 0x40
 8002cb8:	e000      	b.n	8002cbc <HAL_DMA_IRQHandler+0x10c>
 8002cba:	2304      	movs	r3, #4
 8002cbc:	4a3d      	ldr	r2, [pc, #244]	; (8002db4 <HAL_DMA_IRQHandler+0x204>)
 8002cbe:	6053      	str	r3, [r2, #4]
 8002cc0:	e057      	b.n	8002d72 <HAL_DMA_IRQHandler+0x1c2>
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	4a31      	ldr	r2, [pc, #196]	; (8002d8c <HAL_DMA_IRQHandler+0x1dc>)
 8002cc8:	4293      	cmp	r3, r2
 8002cca:	d04f      	beq.n	8002d6c <HAL_DMA_IRQHandler+0x1bc>
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	4a2f      	ldr	r2, [pc, #188]	; (8002d90 <HAL_DMA_IRQHandler+0x1e0>)
 8002cd2:	4293      	cmp	r3, r2
 8002cd4:	d048      	beq.n	8002d68 <HAL_DMA_IRQHandler+0x1b8>
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	4a2e      	ldr	r2, [pc, #184]	; (8002d94 <HAL_DMA_IRQHandler+0x1e4>)
 8002cdc:	4293      	cmp	r3, r2
 8002cde:	d040      	beq.n	8002d62 <HAL_DMA_IRQHandler+0x1b2>
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	4a2c      	ldr	r2, [pc, #176]	; (8002d98 <HAL_DMA_IRQHandler+0x1e8>)
 8002ce6:	4293      	cmp	r3, r2
 8002ce8:	d038      	beq.n	8002d5c <HAL_DMA_IRQHandler+0x1ac>
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	4a2b      	ldr	r2, [pc, #172]	; (8002d9c <HAL_DMA_IRQHandler+0x1ec>)
 8002cf0:	4293      	cmp	r3, r2
 8002cf2:	d030      	beq.n	8002d56 <HAL_DMA_IRQHandler+0x1a6>
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	4a29      	ldr	r2, [pc, #164]	; (8002da0 <HAL_DMA_IRQHandler+0x1f0>)
 8002cfa:	4293      	cmp	r3, r2
 8002cfc:	d028      	beq.n	8002d50 <HAL_DMA_IRQHandler+0x1a0>
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	4a21      	ldr	r2, [pc, #132]	; (8002d88 <HAL_DMA_IRQHandler+0x1d8>)
 8002d04:	4293      	cmp	r3, r2
 8002d06:	d020      	beq.n	8002d4a <HAL_DMA_IRQHandler+0x19a>
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	4a25      	ldr	r2, [pc, #148]	; (8002da4 <HAL_DMA_IRQHandler+0x1f4>)
 8002d0e:	4293      	cmp	r3, r2
 8002d10:	d019      	beq.n	8002d46 <HAL_DMA_IRQHandler+0x196>
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	4a24      	ldr	r2, [pc, #144]	; (8002da8 <HAL_DMA_IRQHandler+0x1f8>)
 8002d18:	4293      	cmp	r3, r2
 8002d1a:	d012      	beq.n	8002d42 <HAL_DMA_IRQHandler+0x192>
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	4a22      	ldr	r2, [pc, #136]	; (8002dac <HAL_DMA_IRQHandler+0x1fc>)
 8002d22:	4293      	cmp	r3, r2
 8002d24:	d00a      	beq.n	8002d3c <HAL_DMA_IRQHandler+0x18c>
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	4a21      	ldr	r2, [pc, #132]	; (8002db0 <HAL_DMA_IRQHandler+0x200>)
 8002d2c:	4293      	cmp	r3, r2
 8002d2e:	d102      	bne.n	8002d36 <HAL_DMA_IRQHandler+0x186>
 8002d30:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002d34:	e01b      	b.n	8002d6e <HAL_DMA_IRQHandler+0x1be>
 8002d36:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002d3a:	e018      	b.n	8002d6e <HAL_DMA_IRQHandler+0x1be>
 8002d3c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002d40:	e015      	b.n	8002d6e <HAL_DMA_IRQHandler+0x1be>
 8002d42:	2340      	movs	r3, #64	; 0x40
 8002d44:	e013      	b.n	8002d6e <HAL_DMA_IRQHandler+0x1be>
 8002d46:	2304      	movs	r3, #4
 8002d48:	e011      	b.n	8002d6e <HAL_DMA_IRQHandler+0x1be>
 8002d4a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8002d4e:	e00e      	b.n	8002d6e <HAL_DMA_IRQHandler+0x1be>
 8002d50:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002d54:	e00b      	b.n	8002d6e <HAL_DMA_IRQHandler+0x1be>
 8002d56:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002d5a:	e008      	b.n	8002d6e <HAL_DMA_IRQHandler+0x1be>
 8002d5c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002d60:	e005      	b.n	8002d6e <HAL_DMA_IRQHandler+0x1be>
 8002d62:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002d66:	e002      	b.n	8002d6e <HAL_DMA_IRQHandler+0x1be>
 8002d68:	2340      	movs	r3, #64	; 0x40
 8002d6a:	e000      	b.n	8002d6e <HAL_DMA_IRQHandler+0x1be>
 8002d6c:	2304      	movs	r3, #4
 8002d6e:	4a12      	ldr	r2, [pc, #72]	; (8002db8 <HAL_DMA_IRQHandler+0x208>)
 8002d70:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	f000 8136 	beq.w	8002fe8 <HAL_DMA_IRQHandler+0x438>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d80:	6878      	ldr	r0, [r7, #4]
 8002d82:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8002d84:	e130      	b.n	8002fe8 <HAL_DMA_IRQHandler+0x438>
 8002d86:	bf00      	nop
 8002d88:	40020080 	.word	0x40020080
 8002d8c:	40020008 	.word	0x40020008
 8002d90:	4002001c 	.word	0x4002001c
 8002d94:	40020030 	.word	0x40020030
 8002d98:	40020044 	.word	0x40020044
 8002d9c:	40020058 	.word	0x40020058
 8002da0:	4002006c 	.word	0x4002006c
 8002da4:	40020408 	.word	0x40020408
 8002da8:	4002041c 	.word	0x4002041c
 8002dac:	40020430 	.word	0x40020430
 8002db0:	40020444 	.word	0x40020444
 8002db4:	40020400 	.word	0x40020400
 8002db8:	40020000 	.word	0x40020000
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dc0:	2202      	movs	r2, #2
 8002dc2:	409a      	lsls	r2, r3
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	4013      	ands	r3, r2
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	f000 80dd 	beq.w	8002f88 <HAL_DMA_IRQHandler+0x3d8>
 8002dce:	68bb      	ldr	r3, [r7, #8]
 8002dd0:	f003 0302 	and.w	r3, r3, #2
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	f000 80d7 	beq.w	8002f88 <HAL_DMA_IRQHandler+0x3d8>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	f003 0320 	and.w	r3, r3, #32
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d10b      	bne.n	8002e00 <HAL_DMA_IRQHandler+0x250>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	681a      	ldr	r2, [r3, #0]
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	f022 020a 	bic.w	r2, r2, #10
 8002df6:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	2201      	movs	r2, #1
 8002dfc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	461a      	mov	r2, r3
 8002e06:	4b7b      	ldr	r3, [pc, #492]	; (8002ff4 <HAL_DMA_IRQHandler+0x444>)
 8002e08:	429a      	cmp	r2, r3
 8002e0a:	d958      	bls.n	8002ebe <HAL_DMA_IRQHandler+0x30e>
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	4a79      	ldr	r2, [pc, #484]	; (8002ff8 <HAL_DMA_IRQHandler+0x448>)
 8002e12:	4293      	cmp	r3, r2
 8002e14:	d04f      	beq.n	8002eb6 <HAL_DMA_IRQHandler+0x306>
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	4a78      	ldr	r2, [pc, #480]	; (8002ffc <HAL_DMA_IRQHandler+0x44c>)
 8002e1c:	4293      	cmp	r3, r2
 8002e1e:	d048      	beq.n	8002eb2 <HAL_DMA_IRQHandler+0x302>
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	4a76      	ldr	r2, [pc, #472]	; (8003000 <HAL_DMA_IRQHandler+0x450>)
 8002e26:	4293      	cmp	r3, r2
 8002e28:	d040      	beq.n	8002eac <HAL_DMA_IRQHandler+0x2fc>
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	4a75      	ldr	r2, [pc, #468]	; (8003004 <HAL_DMA_IRQHandler+0x454>)
 8002e30:	4293      	cmp	r3, r2
 8002e32:	d038      	beq.n	8002ea6 <HAL_DMA_IRQHandler+0x2f6>
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	4a73      	ldr	r2, [pc, #460]	; (8003008 <HAL_DMA_IRQHandler+0x458>)
 8002e3a:	4293      	cmp	r3, r2
 8002e3c:	d030      	beq.n	8002ea0 <HAL_DMA_IRQHandler+0x2f0>
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	4a72      	ldr	r2, [pc, #456]	; (800300c <HAL_DMA_IRQHandler+0x45c>)
 8002e44:	4293      	cmp	r3, r2
 8002e46:	d028      	beq.n	8002e9a <HAL_DMA_IRQHandler+0x2ea>
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	4a69      	ldr	r2, [pc, #420]	; (8002ff4 <HAL_DMA_IRQHandler+0x444>)
 8002e4e:	4293      	cmp	r3, r2
 8002e50:	d020      	beq.n	8002e94 <HAL_DMA_IRQHandler+0x2e4>
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	4a6e      	ldr	r2, [pc, #440]	; (8003010 <HAL_DMA_IRQHandler+0x460>)
 8002e58:	4293      	cmp	r3, r2
 8002e5a:	d019      	beq.n	8002e90 <HAL_DMA_IRQHandler+0x2e0>
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	4a6c      	ldr	r2, [pc, #432]	; (8003014 <HAL_DMA_IRQHandler+0x464>)
 8002e62:	4293      	cmp	r3, r2
 8002e64:	d012      	beq.n	8002e8c <HAL_DMA_IRQHandler+0x2dc>
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	4a6b      	ldr	r2, [pc, #428]	; (8003018 <HAL_DMA_IRQHandler+0x468>)
 8002e6c:	4293      	cmp	r3, r2
 8002e6e:	d00a      	beq.n	8002e86 <HAL_DMA_IRQHandler+0x2d6>
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	4a69      	ldr	r2, [pc, #420]	; (800301c <HAL_DMA_IRQHandler+0x46c>)
 8002e76:	4293      	cmp	r3, r2
 8002e78:	d102      	bne.n	8002e80 <HAL_DMA_IRQHandler+0x2d0>
 8002e7a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002e7e:	e01b      	b.n	8002eb8 <HAL_DMA_IRQHandler+0x308>
 8002e80:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002e84:	e018      	b.n	8002eb8 <HAL_DMA_IRQHandler+0x308>
 8002e86:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002e8a:	e015      	b.n	8002eb8 <HAL_DMA_IRQHandler+0x308>
 8002e8c:	2320      	movs	r3, #32
 8002e8e:	e013      	b.n	8002eb8 <HAL_DMA_IRQHandler+0x308>
 8002e90:	2302      	movs	r3, #2
 8002e92:	e011      	b.n	8002eb8 <HAL_DMA_IRQHandler+0x308>
 8002e94:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002e98:	e00e      	b.n	8002eb8 <HAL_DMA_IRQHandler+0x308>
 8002e9a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8002e9e:	e00b      	b.n	8002eb8 <HAL_DMA_IRQHandler+0x308>
 8002ea0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002ea4:	e008      	b.n	8002eb8 <HAL_DMA_IRQHandler+0x308>
 8002ea6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002eaa:	e005      	b.n	8002eb8 <HAL_DMA_IRQHandler+0x308>
 8002eac:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002eb0:	e002      	b.n	8002eb8 <HAL_DMA_IRQHandler+0x308>
 8002eb2:	2320      	movs	r3, #32
 8002eb4:	e000      	b.n	8002eb8 <HAL_DMA_IRQHandler+0x308>
 8002eb6:	2302      	movs	r3, #2
 8002eb8:	4a59      	ldr	r2, [pc, #356]	; (8003020 <HAL_DMA_IRQHandler+0x470>)
 8002eba:	6053      	str	r3, [r2, #4]
 8002ebc:	e057      	b.n	8002f6e <HAL_DMA_IRQHandler+0x3be>
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	4a4d      	ldr	r2, [pc, #308]	; (8002ff8 <HAL_DMA_IRQHandler+0x448>)
 8002ec4:	4293      	cmp	r3, r2
 8002ec6:	d04f      	beq.n	8002f68 <HAL_DMA_IRQHandler+0x3b8>
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	4a4b      	ldr	r2, [pc, #300]	; (8002ffc <HAL_DMA_IRQHandler+0x44c>)
 8002ece:	4293      	cmp	r3, r2
 8002ed0:	d048      	beq.n	8002f64 <HAL_DMA_IRQHandler+0x3b4>
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	4a4a      	ldr	r2, [pc, #296]	; (8003000 <HAL_DMA_IRQHandler+0x450>)
 8002ed8:	4293      	cmp	r3, r2
 8002eda:	d040      	beq.n	8002f5e <HAL_DMA_IRQHandler+0x3ae>
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	4a48      	ldr	r2, [pc, #288]	; (8003004 <HAL_DMA_IRQHandler+0x454>)
 8002ee2:	4293      	cmp	r3, r2
 8002ee4:	d038      	beq.n	8002f58 <HAL_DMA_IRQHandler+0x3a8>
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	4a47      	ldr	r2, [pc, #284]	; (8003008 <HAL_DMA_IRQHandler+0x458>)
 8002eec:	4293      	cmp	r3, r2
 8002eee:	d030      	beq.n	8002f52 <HAL_DMA_IRQHandler+0x3a2>
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	4a45      	ldr	r2, [pc, #276]	; (800300c <HAL_DMA_IRQHandler+0x45c>)
 8002ef6:	4293      	cmp	r3, r2
 8002ef8:	d028      	beq.n	8002f4c <HAL_DMA_IRQHandler+0x39c>
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	4a3d      	ldr	r2, [pc, #244]	; (8002ff4 <HAL_DMA_IRQHandler+0x444>)
 8002f00:	4293      	cmp	r3, r2
 8002f02:	d020      	beq.n	8002f46 <HAL_DMA_IRQHandler+0x396>
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	4a41      	ldr	r2, [pc, #260]	; (8003010 <HAL_DMA_IRQHandler+0x460>)
 8002f0a:	4293      	cmp	r3, r2
 8002f0c:	d019      	beq.n	8002f42 <HAL_DMA_IRQHandler+0x392>
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	4a40      	ldr	r2, [pc, #256]	; (8003014 <HAL_DMA_IRQHandler+0x464>)
 8002f14:	4293      	cmp	r3, r2
 8002f16:	d012      	beq.n	8002f3e <HAL_DMA_IRQHandler+0x38e>
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	4a3e      	ldr	r2, [pc, #248]	; (8003018 <HAL_DMA_IRQHandler+0x468>)
 8002f1e:	4293      	cmp	r3, r2
 8002f20:	d00a      	beq.n	8002f38 <HAL_DMA_IRQHandler+0x388>
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	4a3d      	ldr	r2, [pc, #244]	; (800301c <HAL_DMA_IRQHandler+0x46c>)
 8002f28:	4293      	cmp	r3, r2
 8002f2a:	d102      	bne.n	8002f32 <HAL_DMA_IRQHandler+0x382>
 8002f2c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002f30:	e01b      	b.n	8002f6a <HAL_DMA_IRQHandler+0x3ba>
 8002f32:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002f36:	e018      	b.n	8002f6a <HAL_DMA_IRQHandler+0x3ba>
 8002f38:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002f3c:	e015      	b.n	8002f6a <HAL_DMA_IRQHandler+0x3ba>
 8002f3e:	2320      	movs	r3, #32
 8002f40:	e013      	b.n	8002f6a <HAL_DMA_IRQHandler+0x3ba>
 8002f42:	2302      	movs	r3, #2
 8002f44:	e011      	b.n	8002f6a <HAL_DMA_IRQHandler+0x3ba>
 8002f46:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002f4a:	e00e      	b.n	8002f6a <HAL_DMA_IRQHandler+0x3ba>
 8002f4c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8002f50:	e00b      	b.n	8002f6a <HAL_DMA_IRQHandler+0x3ba>
 8002f52:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002f56:	e008      	b.n	8002f6a <HAL_DMA_IRQHandler+0x3ba>
 8002f58:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002f5c:	e005      	b.n	8002f6a <HAL_DMA_IRQHandler+0x3ba>
 8002f5e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002f62:	e002      	b.n	8002f6a <HAL_DMA_IRQHandler+0x3ba>
 8002f64:	2320      	movs	r3, #32
 8002f66:	e000      	b.n	8002f6a <HAL_DMA_IRQHandler+0x3ba>
 8002f68:	2302      	movs	r3, #2
 8002f6a:	4a2e      	ldr	r2, [pc, #184]	; (8003024 <HAL_DMA_IRQHandler+0x474>)
 8002f6c:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	2200      	movs	r2, #0
 8002f72:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d034      	beq.n	8002fe8 <HAL_DMA_IRQHandler+0x438>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f82:	6878      	ldr	r0, [r7, #4]
 8002f84:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8002f86:	e02f      	b.n	8002fe8 <HAL_DMA_IRQHandler+0x438>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f8c:	2208      	movs	r2, #8
 8002f8e:	409a      	lsls	r2, r3
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	4013      	ands	r3, r2
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d028      	beq.n	8002fea <HAL_DMA_IRQHandler+0x43a>
 8002f98:	68bb      	ldr	r3, [r7, #8]
 8002f9a:	f003 0308 	and.w	r3, r3, #8
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d023      	beq.n	8002fea <HAL_DMA_IRQHandler+0x43a>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	681a      	ldr	r2, [r3, #0]
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	f022 020e 	bic.w	r2, r2, #14
 8002fb0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002fba:	2101      	movs	r1, #1
 8002fbc:	fa01 f202 	lsl.w	r2, r1, r2
 8002fc0:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	2201      	movs	r2, #1
 8002fc6:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	2201      	movs	r2, #1
 8002fcc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	2200      	movs	r2, #0
 8002fd4:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d004      	beq.n	8002fea <HAL_DMA_IRQHandler+0x43a>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fe4:	6878      	ldr	r0, [r7, #4]
 8002fe6:	4798      	blx	r3
    }
  }
  return;
 8002fe8:	bf00      	nop
 8002fea:	bf00      	nop
}
 8002fec:	3710      	adds	r7, #16
 8002fee:	46bd      	mov	sp, r7
 8002ff0:	bd80      	pop	{r7, pc}
 8002ff2:	bf00      	nop
 8002ff4:	40020080 	.word	0x40020080
 8002ff8:	40020008 	.word	0x40020008
 8002ffc:	4002001c 	.word	0x4002001c
 8003000:	40020030 	.word	0x40020030
 8003004:	40020044 	.word	0x40020044
 8003008:	40020058 	.word	0x40020058
 800300c:	4002006c 	.word	0x4002006c
 8003010:	40020408 	.word	0x40020408
 8003014:	4002041c 	.word	0x4002041c
 8003018:	40020430 	.word	0x40020430
 800301c:	40020444 	.word	0x40020444
 8003020:	40020400 	.word	0x40020400
 8003024:	40020000 	.word	0x40020000

08003028 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003028:	b480      	push	{r7}
 800302a:	b085      	sub	sp, #20
 800302c:	af00      	add	r7, sp, #0
 800302e:	60f8      	str	r0, [r7, #12]
 8003030:	60b9      	str	r1, [r7, #8]
 8003032:	607a      	str	r2, [r7, #4]
 8003034:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800303e:	2101      	movs	r1, #1
 8003040:	fa01 f202 	lsl.w	r2, r1, r2
 8003044:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	683a      	ldr	r2, [r7, #0]
 800304c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	685b      	ldr	r3, [r3, #4]
 8003052:	2b10      	cmp	r3, #16
 8003054:	d108      	bne.n	8003068 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	687a      	ldr	r2, [r7, #4]
 800305c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	68ba      	ldr	r2, [r7, #8]
 8003064:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003066:	e007      	b.n	8003078 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	68ba      	ldr	r2, [r7, #8]
 800306e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	687a      	ldr	r2, [r7, #4]
 8003076:	60da      	str	r2, [r3, #12]
}
 8003078:	bf00      	nop
 800307a:	3714      	adds	r7, #20
 800307c:	46bd      	mov	sp, r7
 800307e:	bc80      	pop	{r7}
 8003080:	4770      	bx	lr
	...

08003084 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003084:	b480      	push	{r7}
 8003086:	b08b      	sub	sp, #44	; 0x2c
 8003088:	af00      	add	r7, sp, #0
 800308a:	6078      	str	r0, [r7, #4]
 800308c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800308e:	2300      	movs	r3, #0
 8003090:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8003092:	2300      	movs	r3, #0
 8003094:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003096:	e179      	b.n	800338c <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003098:	2201      	movs	r2, #1
 800309a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800309c:	fa02 f303 	lsl.w	r3, r2, r3
 80030a0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80030a2:	683b      	ldr	r3, [r7, #0]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	69fa      	ldr	r2, [r7, #28]
 80030a8:	4013      	ands	r3, r2
 80030aa:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80030ac:	69ba      	ldr	r2, [r7, #24]
 80030ae:	69fb      	ldr	r3, [r7, #28]
 80030b0:	429a      	cmp	r2, r3
 80030b2:	f040 8168 	bne.w	8003386 <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80030b6:	683b      	ldr	r3, [r7, #0]
 80030b8:	685b      	ldr	r3, [r3, #4]
 80030ba:	4a96      	ldr	r2, [pc, #600]	; (8003314 <HAL_GPIO_Init+0x290>)
 80030bc:	4293      	cmp	r3, r2
 80030be:	d05e      	beq.n	800317e <HAL_GPIO_Init+0xfa>
 80030c0:	4a94      	ldr	r2, [pc, #592]	; (8003314 <HAL_GPIO_Init+0x290>)
 80030c2:	4293      	cmp	r3, r2
 80030c4:	d875      	bhi.n	80031b2 <HAL_GPIO_Init+0x12e>
 80030c6:	4a94      	ldr	r2, [pc, #592]	; (8003318 <HAL_GPIO_Init+0x294>)
 80030c8:	4293      	cmp	r3, r2
 80030ca:	d058      	beq.n	800317e <HAL_GPIO_Init+0xfa>
 80030cc:	4a92      	ldr	r2, [pc, #584]	; (8003318 <HAL_GPIO_Init+0x294>)
 80030ce:	4293      	cmp	r3, r2
 80030d0:	d86f      	bhi.n	80031b2 <HAL_GPIO_Init+0x12e>
 80030d2:	4a92      	ldr	r2, [pc, #584]	; (800331c <HAL_GPIO_Init+0x298>)
 80030d4:	4293      	cmp	r3, r2
 80030d6:	d052      	beq.n	800317e <HAL_GPIO_Init+0xfa>
 80030d8:	4a90      	ldr	r2, [pc, #576]	; (800331c <HAL_GPIO_Init+0x298>)
 80030da:	4293      	cmp	r3, r2
 80030dc:	d869      	bhi.n	80031b2 <HAL_GPIO_Init+0x12e>
 80030de:	4a90      	ldr	r2, [pc, #576]	; (8003320 <HAL_GPIO_Init+0x29c>)
 80030e0:	4293      	cmp	r3, r2
 80030e2:	d04c      	beq.n	800317e <HAL_GPIO_Init+0xfa>
 80030e4:	4a8e      	ldr	r2, [pc, #568]	; (8003320 <HAL_GPIO_Init+0x29c>)
 80030e6:	4293      	cmp	r3, r2
 80030e8:	d863      	bhi.n	80031b2 <HAL_GPIO_Init+0x12e>
 80030ea:	4a8e      	ldr	r2, [pc, #568]	; (8003324 <HAL_GPIO_Init+0x2a0>)
 80030ec:	4293      	cmp	r3, r2
 80030ee:	d046      	beq.n	800317e <HAL_GPIO_Init+0xfa>
 80030f0:	4a8c      	ldr	r2, [pc, #560]	; (8003324 <HAL_GPIO_Init+0x2a0>)
 80030f2:	4293      	cmp	r3, r2
 80030f4:	d85d      	bhi.n	80031b2 <HAL_GPIO_Init+0x12e>
 80030f6:	2b12      	cmp	r3, #18
 80030f8:	d82a      	bhi.n	8003150 <HAL_GPIO_Init+0xcc>
 80030fa:	2b12      	cmp	r3, #18
 80030fc:	d859      	bhi.n	80031b2 <HAL_GPIO_Init+0x12e>
 80030fe:	a201      	add	r2, pc, #4	; (adr r2, 8003104 <HAL_GPIO_Init+0x80>)
 8003100:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003104:	0800317f 	.word	0x0800317f
 8003108:	08003159 	.word	0x08003159
 800310c:	0800316b 	.word	0x0800316b
 8003110:	080031ad 	.word	0x080031ad
 8003114:	080031b3 	.word	0x080031b3
 8003118:	080031b3 	.word	0x080031b3
 800311c:	080031b3 	.word	0x080031b3
 8003120:	080031b3 	.word	0x080031b3
 8003124:	080031b3 	.word	0x080031b3
 8003128:	080031b3 	.word	0x080031b3
 800312c:	080031b3 	.word	0x080031b3
 8003130:	080031b3 	.word	0x080031b3
 8003134:	080031b3 	.word	0x080031b3
 8003138:	080031b3 	.word	0x080031b3
 800313c:	080031b3 	.word	0x080031b3
 8003140:	080031b3 	.word	0x080031b3
 8003144:	080031b3 	.word	0x080031b3
 8003148:	08003161 	.word	0x08003161
 800314c:	08003175 	.word	0x08003175
 8003150:	4a75      	ldr	r2, [pc, #468]	; (8003328 <HAL_GPIO_Init+0x2a4>)
 8003152:	4293      	cmp	r3, r2
 8003154:	d013      	beq.n	800317e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003156:	e02c      	b.n	80031b2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003158:	683b      	ldr	r3, [r7, #0]
 800315a:	68db      	ldr	r3, [r3, #12]
 800315c:	623b      	str	r3, [r7, #32]
          break;
 800315e:	e029      	b.n	80031b4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003160:	683b      	ldr	r3, [r7, #0]
 8003162:	68db      	ldr	r3, [r3, #12]
 8003164:	3304      	adds	r3, #4
 8003166:	623b      	str	r3, [r7, #32]
          break;
 8003168:	e024      	b.n	80031b4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800316a:	683b      	ldr	r3, [r7, #0]
 800316c:	68db      	ldr	r3, [r3, #12]
 800316e:	3308      	adds	r3, #8
 8003170:	623b      	str	r3, [r7, #32]
          break;
 8003172:	e01f      	b.n	80031b4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003174:	683b      	ldr	r3, [r7, #0]
 8003176:	68db      	ldr	r3, [r3, #12]
 8003178:	330c      	adds	r3, #12
 800317a:	623b      	str	r3, [r7, #32]
          break;
 800317c:	e01a      	b.n	80031b4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800317e:	683b      	ldr	r3, [r7, #0]
 8003180:	689b      	ldr	r3, [r3, #8]
 8003182:	2b00      	cmp	r3, #0
 8003184:	d102      	bne.n	800318c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003186:	2304      	movs	r3, #4
 8003188:	623b      	str	r3, [r7, #32]
          break;
 800318a:	e013      	b.n	80031b4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800318c:	683b      	ldr	r3, [r7, #0]
 800318e:	689b      	ldr	r3, [r3, #8]
 8003190:	2b01      	cmp	r3, #1
 8003192:	d105      	bne.n	80031a0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003194:	2308      	movs	r3, #8
 8003196:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	69fa      	ldr	r2, [r7, #28]
 800319c:	611a      	str	r2, [r3, #16]
          break;
 800319e:	e009      	b.n	80031b4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80031a0:	2308      	movs	r3, #8
 80031a2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	69fa      	ldr	r2, [r7, #28]
 80031a8:	615a      	str	r2, [r3, #20]
          break;
 80031aa:	e003      	b.n	80031b4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80031ac:	2300      	movs	r3, #0
 80031ae:	623b      	str	r3, [r7, #32]
          break;
 80031b0:	e000      	b.n	80031b4 <HAL_GPIO_Init+0x130>
          break;
 80031b2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80031b4:	69bb      	ldr	r3, [r7, #24]
 80031b6:	2bff      	cmp	r3, #255	; 0xff
 80031b8:	d801      	bhi.n	80031be <HAL_GPIO_Init+0x13a>
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	e001      	b.n	80031c2 <HAL_GPIO_Init+0x13e>
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	3304      	adds	r3, #4
 80031c2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80031c4:	69bb      	ldr	r3, [r7, #24]
 80031c6:	2bff      	cmp	r3, #255	; 0xff
 80031c8:	d802      	bhi.n	80031d0 <HAL_GPIO_Init+0x14c>
 80031ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031cc:	009b      	lsls	r3, r3, #2
 80031ce:	e002      	b.n	80031d6 <HAL_GPIO_Init+0x152>
 80031d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031d2:	3b08      	subs	r3, #8
 80031d4:	009b      	lsls	r3, r3, #2
 80031d6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80031d8:	697b      	ldr	r3, [r7, #20]
 80031da:	681a      	ldr	r2, [r3, #0]
 80031dc:	210f      	movs	r1, #15
 80031de:	693b      	ldr	r3, [r7, #16]
 80031e0:	fa01 f303 	lsl.w	r3, r1, r3
 80031e4:	43db      	mvns	r3, r3
 80031e6:	401a      	ands	r2, r3
 80031e8:	6a39      	ldr	r1, [r7, #32]
 80031ea:	693b      	ldr	r3, [r7, #16]
 80031ec:	fa01 f303 	lsl.w	r3, r1, r3
 80031f0:	431a      	orrs	r2, r3
 80031f2:	697b      	ldr	r3, [r7, #20]
 80031f4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80031f6:	683b      	ldr	r3, [r7, #0]
 80031f8:	685b      	ldr	r3, [r3, #4]
 80031fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80031fe:	2b00      	cmp	r3, #0
 8003200:	f000 80c1 	beq.w	8003386 <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003204:	4b49      	ldr	r3, [pc, #292]	; (800332c <HAL_GPIO_Init+0x2a8>)
 8003206:	699b      	ldr	r3, [r3, #24]
 8003208:	4a48      	ldr	r2, [pc, #288]	; (800332c <HAL_GPIO_Init+0x2a8>)
 800320a:	f043 0301 	orr.w	r3, r3, #1
 800320e:	6193      	str	r3, [r2, #24]
 8003210:	4b46      	ldr	r3, [pc, #280]	; (800332c <HAL_GPIO_Init+0x2a8>)
 8003212:	699b      	ldr	r3, [r3, #24]
 8003214:	f003 0301 	and.w	r3, r3, #1
 8003218:	60bb      	str	r3, [r7, #8]
 800321a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800321c:	4a44      	ldr	r2, [pc, #272]	; (8003330 <HAL_GPIO_Init+0x2ac>)
 800321e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003220:	089b      	lsrs	r3, r3, #2
 8003222:	3302      	adds	r3, #2
 8003224:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003228:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800322a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800322c:	f003 0303 	and.w	r3, r3, #3
 8003230:	009b      	lsls	r3, r3, #2
 8003232:	220f      	movs	r2, #15
 8003234:	fa02 f303 	lsl.w	r3, r2, r3
 8003238:	43db      	mvns	r3, r3
 800323a:	68fa      	ldr	r2, [r7, #12]
 800323c:	4013      	ands	r3, r2
 800323e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	4a3c      	ldr	r2, [pc, #240]	; (8003334 <HAL_GPIO_Init+0x2b0>)
 8003244:	4293      	cmp	r3, r2
 8003246:	d01f      	beq.n	8003288 <HAL_GPIO_Init+0x204>
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	4a3b      	ldr	r2, [pc, #236]	; (8003338 <HAL_GPIO_Init+0x2b4>)
 800324c:	4293      	cmp	r3, r2
 800324e:	d019      	beq.n	8003284 <HAL_GPIO_Init+0x200>
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	4a3a      	ldr	r2, [pc, #232]	; (800333c <HAL_GPIO_Init+0x2b8>)
 8003254:	4293      	cmp	r3, r2
 8003256:	d013      	beq.n	8003280 <HAL_GPIO_Init+0x1fc>
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	4a39      	ldr	r2, [pc, #228]	; (8003340 <HAL_GPIO_Init+0x2bc>)
 800325c:	4293      	cmp	r3, r2
 800325e:	d00d      	beq.n	800327c <HAL_GPIO_Init+0x1f8>
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	4a38      	ldr	r2, [pc, #224]	; (8003344 <HAL_GPIO_Init+0x2c0>)
 8003264:	4293      	cmp	r3, r2
 8003266:	d007      	beq.n	8003278 <HAL_GPIO_Init+0x1f4>
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	4a37      	ldr	r2, [pc, #220]	; (8003348 <HAL_GPIO_Init+0x2c4>)
 800326c:	4293      	cmp	r3, r2
 800326e:	d101      	bne.n	8003274 <HAL_GPIO_Init+0x1f0>
 8003270:	2305      	movs	r3, #5
 8003272:	e00a      	b.n	800328a <HAL_GPIO_Init+0x206>
 8003274:	2306      	movs	r3, #6
 8003276:	e008      	b.n	800328a <HAL_GPIO_Init+0x206>
 8003278:	2304      	movs	r3, #4
 800327a:	e006      	b.n	800328a <HAL_GPIO_Init+0x206>
 800327c:	2303      	movs	r3, #3
 800327e:	e004      	b.n	800328a <HAL_GPIO_Init+0x206>
 8003280:	2302      	movs	r3, #2
 8003282:	e002      	b.n	800328a <HAL_GPIO_Init+0x206>
 8003284:	2301      	movs	r3, #1
 8003286:	e000      	b.n	800328a <HAL_GPIO_Init+0x206>
 8003288:	2300      	movs	r3, #0
 800328a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800328c:	f002 0203 	and.w	r2, r2, #3
 8003290:	0092      	lsls	r2, r2, #2
 8003292:	4093      	lsls	r3, r2
 8003294:	68fa      	ldr	r2, [r7, #12]
 8003296:	4313      	orrs	r3, r2
 8003298:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800329a:	4925      	ldr	r1, [pc, #148]	; (8003330 <HAL_GPIO_Init+0x2ac>)
 800329c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800329e:	089b      	lsrs	r3, r3, #2
 80032a0:	3302      	adds	r3, #2
 80032a2:	68fa      	ldr	r2, [r7, #12]
 80032a4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80032a8:	683b      	ldr	r3, [r7, #0]
 80032aa:	685b      	ldr	r3, [r3, #4]
 80032ac:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d006      	beq.n	80032c2 <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80032b4:	4b25      	ldr	r3, [pc, #148]	; (800334c <HAL_GPIO_Init+0x2c8>)
 80032b6:	681a      	ldr	r2, [r3, #0]
 80032b8:	4924      	ldr	r1, [pc, #144]	; (800334c <HAL_GPIO_Init+0x2c8>)
 80032ba:	69bb      	ldr	r3, [r7, #24]
 80032bc:	4313      	orrs	r3, r2
 80032be:	600b      	str	r3, [r1, #0]
 80032c0:	e006      	b.n	80032d0 <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80032c2:	4b22      	ldr	r3, [pc, #136]	; (800334c <HAL_GPIO_Init+0x2c8>)
 80032c4:	681a      	ldr	r2, [r3, #0]
 80032c6:	69bb      	ldr	r3, [r7, #24]
 80032c8:	43db      	mvns	r3, r3
 80032ca:	4920      	ldr	r1, [pc, #128]	; (800334c <HAL_GPIO_Init+0x2c8>)
 80032cc:	4013      	ands	r3, r2
 80032ce:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80032d0:	683b      	ldr	r3, [r7, #0]
 80032d2:	685b      	ldr	r3, [r3, #4]
 80032d4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d006      	beq.n	80032ea <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80032dc:	4b1b      	ldr	r3, [pc, #108]	; (800334c <HAL_GPIO_Init+0x2c8>)
 80032de:	685a      	ldr	r2, [r3, #4]
 80032e0:	491a      	ldr	r1, [pc, #104]	; (800334c <HAL_GPIO_Init+0x2c8>)
 80032e2:	69bb      	ldr	r3, [r7, #24]
 80032e4:	4313      	orrs	r3, r2
 80032e6:	604b      	str	r3, [r1, #4]
 80032e8:	e006      	b.n	80032f8 <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80032ea:	4b18      	ldr	r3, [pc, #96]	; (800334c <HAL_GPIO_Init+0x2c8>)
 80032ec:	685a      	ldr	r2, [r3, #4]
 80032ee:	69bb      	ldr	r3, [r7, #24]
 80032f0:	43db      	mvns	r3, r3
 80032f2:	4916      	ldr	r1, [pc, #88]	; (800334c <HAL_GPIO_Init+0x2c8>)
 80032f4:	4013      	ands	r3, r2
 80032f6:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80032f8:	683b      	ldr	r3, [r7, #0]
 80032fa:	685b      	ldr	r3, [r3, #4]
 80032fc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003300:	2b00      	cmp	r3, #0
 8003302:	d025      	beq.n	8003350 <HAL_GPIO_Init+0x2cc>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003304:	4b11      	ldr	r3, [pc, #68]	; (800334c <HAL_GPIO_Init+0x2c8>)
 8003306:	689a      	ldr	r2, [r3, #8]
 8003308:	4910      	ldr	r1, [pc, #64]	; (800334c <HAL_GPIO_Init+0x2c8>)
 800330a:	69bb      	ldr	r3, [r7, #24]
 800330c:	4313      	orrs	r3, r2
 800330e:	608b      	str	r3, [r1, #8]
 8003310:	e025      	b.n	800335e <HAL_GPIO_Init+0x2da>
 8003312:	bf00      	nop
 8003314:	10320000 	.word	0x10320000
 8003318:	10310000 	.word	0x10310000
 800331c:	10220000 	.word	0x10220000
 8003320:	10210000 	.word	0x10210000
 8003324:	10120000 	.word	0x10120000
 8003328:	10110000 	.word	0x10110000
 800332c:	40021000 	.word	0x40021000
 8003330:	40010000 	.word	0x40010000
 8003334:	40010800 	.word	0x40010800
 8003338:	40010c00 	.word	0x40010c00
 800333c:	40011000 	.word	0x40011000
 8003340:	40011400 	.word	0x40011400
 8003344:	40011800 	.word	0x40011800
 8003348:	40011c00 	.word	0x40011c00
 800334c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003350:	4b15      	ldr	r3, [pc, #84]	; (80033a8 <HAL_GPIO_Init+0x324>)
 8003352:	689a      	ldr	r2, [r3, #8]
 8003354:	69bb      	ldr	r3, [r7, #24]
 8003356:	43db      	mvns	r3, r3
 8003358:	4913      	ldr	r1, [pc, #76]	; (80033a8 <HAL_GPIO_Init+0x324>)
 800335a:	4013      	ands	r3, r2
 800335c:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800335e:	683b      	ldr	r3, [r7, #0]
 8003360:	685b      	ldr	r3, [r3, #4]
 8003362:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003366:	2b00      	cmp	r3, #0
 8003368:	d006      	beq.n	8003378 <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800336a:	4b0f      	ldr	r3, [pc, #60]	; (80033a8 <HAL_GPIO_Init+0x324>)
 800336c:	68da      	ldr	r2, [r3, #12]
 800336e:	490e      	ldr	r1, [pc, #56]	; (80033a8 <HAL_GPIO_Init+0x324>)
 8003370:	69bb      	ldr	r3, [r7, #24]
 8003372:	4313      	orrs	r3, r2
 8003374:	60cb      	str	r3, [r1, #12]
 8003376:	e006      	b.n	8003386 <HAL_GPIO_Init+0x302>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003378:	4b0b      	ldr	r3, [pc, #44]	; (80033a8 <HAL_GPIO_Init+0x324>)
 800337a:	68da      	ldr	r2, [r3, #12]
 800337c:	69bb      	ldr	r3, [r7, #24]
 800337e:	43db      	mvns	r3, r3
 8003380:	4909      	ldr	r1, [pc, #36]	; (80033a8 <HAL_GPIO_Init+0x324>)
 8003382:	4013      	ands	r3, r2
 8003384:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8003386:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003388:	3301      	adds	r3, #1
 800338a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800338c:	683b      	ldr	r3, [r7, #0]
 800338e:	681a      	ldr	r2, [r3, #0]
 8003390:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003392:	fa22 f303 	lsr.w	r3, r2, r3
 8003396:	2b00      	cmp	r3, #0
 8003398:	f47f ae7e 	bne.w	8003098 <HAL_GPIO_Init+0x14>
  }
}
 800339c:	bf00      	nop
 800339e:	bf00      	nop
 80033a0:	372c      	adds	r7, #44	; 0x2c
 80033a2:	46bd      	mov	sp, r7
 80033a4:	bc80      	pop	{r7}
 80033a6:	4770      	bx	lr
 80033a8:	40010400 	.word	0x40010400

080033ac <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80033ac:	b480      	push	{r7}
 80033ae:	b083      	sub	sp, #12
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	6078      	str	r0, [r7, #4]
 80033b4:	460b      	mov	r3, r1
 80033b6:	807b      	strh	r3, [r7, #2]
 80033b8:	4613      	mov	r3, r2
 80033ba:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80033bc:	787b      	ldrb	r3, [r7, #1]
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d003      	beq.n	80033ca <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80033c2:	887a      	ldrh	r2, [r7, #2]
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80033c8:	e003      	b.n	80033d2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80033ca:	887b      	ldrh	r3, [r7, #2]
 80033cc:	041a      	lsls	r2, r3, #16
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	611a      	str	r2, [r3, #16]
}
 80033d2:	bf00      	nop
 80033d4:	370c      	adds	r7, #12
 80033d6:	46bd      	mov	sp, r7
 80033d8:	bc80      	pop	{r7}
 80033da:	4770      	bx	lr

080033dc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80033dc:	b580      	push	{r7, lr}
 80033de:	b086      	sub	sp, #24
 80033e0:	af00      	add	r7, sp, #0
 80033e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d101      	bne.n	80033ee <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80033ea:	2301      	movs	r3, #1
 80033ec:	e272      	b.n	80038d4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	f003 0301 	and.w	r3, r3, #1
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	f000 8087 	beq.w	800350a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80033fc:	4b92      	ldr	r3, [pc, #584]	; (8003648 <HAL_RCC_OscConfig+0x26c>)
 80033fe:	685b      	ldr	r3, [r3, #4]
 8003400:	f003 030c 	and.w	r3, r3, #12
 8003404:	2b04      	cmp	r3, #4
 8003406:	d00c      	beq.n	8003422 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003408:	4b8f      	ldr	r3, [pc, #572]	; (8003648 <HAL_RCC_OscConfig+0x26c>)
 800340a:	685b      	ldr	r3, [r3, #4]
 800340c:	f003 030c 	and.w	r3, r3, #12
 8003410:	2b08      	cmp	r3, #8
 8003412:	d112      	bne.n	800343a <HAL_RCC_OscConfig+0x5e>
 8003414:	4b8c      	ldr	r3, [pc, #560]	; (8003648 <HAL_RCC_OscConfig+0x26c>)
 8003416:	685b      	ldr	r3, [r3, #4]
 8003418:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800341c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003420:	d10b      	bne.n	800343a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003422:	4b89      	ldr	r3, [pc, #548]	; (8003648 <HAL_RCC_OscConfig+0x26c>)
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800342a:	2b00      	cmp	r3, #0
 800342c:	d06c      	beq.n	8003508 <HAL_RCC_OscConfig+0x12c>
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	685b      	ldr	r3, [r3, #4]
 8003432:	2b00      	cmp	r3, #0
 8003434:	d168      	bne.n	8003508 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003436:	2301      	movs	r3, #1
 8003438:	e24c      	b.n	80038d4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	685b      	ldr	r3, [r3, #4]
 800343e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003442:	d106      	bne.n	8003452 <HAL_RCC_OscConfig+0x76>
 8003444:	4b80      	ldr	r3, [pc, #512]	; (8003648 <HAL_RCC_OscConfig+0x26c>)
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	4a7f      	ldr	r2, [pc, #508]	; (8003648 <HAL_RCC_OscConfig+0x26c>)
 800344a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800344e:	6013      	str	r3, [r2, #0]
 8003450:	e02e      	b.n	80034b0 <HAL_RCC_OscConfig+0xd4>
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	685b      	ldr	r3, [r3, #4]
 8003456:	2b00      	cmp	r3, #0
 8003458:	d10c      	bne.n	8003474 <HAL_RCC_OscConfig+0x98>
 800345a:	4b7b      	ldr	r3, [pc, #492]	; (8003648 <HAL_RCC_OscConfig+0x26c>)
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	4a7a      	ldr	r2, [pc, #488]	; (8003648 <HAL_RCC_OscConfig+0x26c>)
 8003460:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003464:	6013      	str	r3, [r2, #0]
 8003466:	4b78      	ldr	r3, [pc, #480]	; (8003648 <HAL_RCC_OscConfig+0x26c>)
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	4a77      	ldr	r2, [pc, #476]	; (8003648 <HAL_RCC_OscConfig+0x26c>)
 800346c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003470:	6013      	str	r3, [r2, #0]
 8003472:	e01d      	b.n	80034b0 <HAL_RCC_OscConfig+0xd4>
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	685b      	ldr	r3, [r3, #4]
 8003478:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800347c:	d10c      	bne.n	8003498 <HAL_RCC_OscConfig+0xbc>
 800347e:	4b72      	ldr	r3, [pc, #456]	; (8003648 <HAL_RCC_OscConfig+0x26c>)
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	4a71      	ldr	r2, [pc, #452]	; (8003648 <HAL_RCC_OscConfig+0x26c>)
 8003484:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003488:	6013      	str	r3, [r2, #0]
 800348a:	4b6f      	ldr	r3, [pc, #444]	; (8003648 <HAL_RCC_OscConfig+0x26c>)
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	4a6e      	ldr	r2, [pc, #440]	; (8003648 <HAL_RCC_OscConfig+0x26c>)
 8003490:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003494:	6013      	str	r3, [r2, #0]
 8003496:	e00b      	b.n	80034b0 <HAL_RCC_OscConfig+0xd4>
 8003498:	4b6b      	ldr	r3, [pc, #428]	; (8003648 <HAL_RCC_OscConfig+0x26c>)
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	4a6a      	ldr	r2, [pc, #424]	; (8003648 <HAL_RCC_OscConfig+0x26c>)
 800349e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80034a2:	6013      	str	r3, [r2, #0]
 80034a4:	4b68      	ldr	r3, [pc, #416]	; (8003648 <HAL_RCC_OscConfig+0x26c>)
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	4a67      	ldr	r2, [pc, #412]	; (8003648 <HAL_RCC_OscConfig+0x26c>)
 80034aa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80034ae:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	685b      	ldr	r3, [r3, #4]
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d013      	beq.n	80034e0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034b8:	f7ff f84a 	bl	8002550 <HAL_GetTick>
 80034bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80034be:	e008      	b.n	80034d2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80034c0:	f7ff f846 	bl	8002550 <HAL_GetTick>
 80034c4:	4602      	mov	r2, r0
 80034c6:	693b      	ldr	r3, [r7, #16]
 80034c8:	1ad3      	subs	r3, r2, r3
 80034ca:	2b64      	cmp	r3, #100	; 0x64
 80034cc:	d901      	bls.n	80034d2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80034ce:	2303      	movs	r3, #3
 80034d0:	e200      	b.n	80038d4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80034d2:	4b5d      	ldr	r3, [pc, #372]	; (8003648 <HAL_RCC_OscConfig+0x26c>)
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d0f0      	beq.n	80034c0 <HAL_RCC_OscConfig+0xe4>
 80034de:	e014      	b.n	800350a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034e0:	f7ff f836 	bl	8002550 <HAL_GetTick>
 80034e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80034e6:	e008      	b.n	80034fa <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80034e8:	f7ff f832 	bl	8002550 <HAL_GetTick>
 80034ec:	4602      	mov	r2, r0
 80034ee:	693b      	ldr	r3, [r7, #16]
 80034f0:	1ad3      	subs	r3, r2, r3
 80034f2:	2b64      	cmp	r3, #100	; 0x64
 80034f4:	d901      	bls.n	80034fa <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80034f6:	2303      	movs	r3, #3
 80034f8:	e1ec      	b.n	80038d4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80034fa:	4b53      	ldr	r3, [pc, #332]	; (8003648 <HAL_RCC_OscConfig+0x26c>)
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003502:	2b00      	cmp	r3, #0
 8003504:	d1f0      	bne.n	80034e8 <HAL_RCC_OscConfig+0x10c>
 8003506:	e000      	b.n	800350a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003508:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	f003 0302 	and.w	r3, r3, #2
 8003512:	2b00      	cmp	r3, #0
 8003514:	d063      	beq.n	80035de <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003516:	4b4c      	ldr	r3, [pc, #304]	; (8003648 <HAL_RCC_OscConfig+0x26c>)
 8003518:	685b      	ldr	r3, [r3, #4]
 800351a:	f003 030c 	and.w	r3, r3, #12
 800351e:	2b00      	cmp	r3, #0
 8003520:	d00b      	beq.n	800353a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003522:	4b49      	ldr	r3, [pc, #292]	; (8003648 <HAL_RCC_OscConfig+0x26c>)
 8003524:	685b      	ldr	r3, [r3, #4]
 8003526:	f003 030c 	and.w	r3, r3, #12
 800352a:	2b08      	cmp	r3, #8
 800352c:	d11c      	bne.n	8003568 <HAL_RCC_OscConfig+0x18c>
 800352e:	4b46      	ldr	r3, [pc, #280]	; (8003648 <HAL_RCC_OscConfig+0x26c>)
 8003530:	685b      	ldr	r3, [r3, #4]
 8003532:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003536:	2b00      	cmp	r3, #0
 8003538:	d116      	bne.n	8003568 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800353a:	4b43      	ldr	r3, [pc, #268]	; (8003648 <HAL_RCC_OscConfig+0x26c>)
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	f003 0302 	and.w	r3, r3, #2
 8003542:	2b00      	cmp	r3, #0
 8003544:	d005      	beq.n	8003552 <HAL_RCC_OscConfig+0x176>
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	691b      	ldr	r3, [r3, #16]
 800354a:	2b01      	cmp	r3, #1
 800354c:	d001      	beq.n	8003552 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800354e:	2301      	movs	r3, #1
 8003550:	e1c0      	b.n	80038d4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003552:	4b3d      	ldr	r3, [pc, #244]	; (8003648 <HAL_RCC_OscConfig+0x26c>)
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	695b      	ldr	r3, [r3, #20]
 800355e:	00db      	lsls	r3, r3, #3
 8003560:	4939      	ldr	r1, [pc, #228]	; (8003648 <HAL_RCC_OscConfig+0x26c>)
 8003562:	4313      	orrs	r3, r2
 8003564:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003566:	e03a      	b.n	80035de <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	691b      	ldr	r3, [r3, #16]
 800356c:	2b00      	cmp	r3, #0
 800356e:	d020      	beq.n	80035b2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003570:	4b36      	ldr	r3, [pc, #216]	; (800364c <HAL_RCC_OscConfig+0x270>)
 8003572:	2201      	movs	r2, #1
 8003574:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003576:	f7fe ffeb 	bl	8002550 <HAL_GetTick>
 800357a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800357c:	e008      	b.n	8003590 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800357e:	f7fe ffe7 	bl	8002550 <HAL_GetTick>
 8003582:	4602      	mov	r2, r0
 8003584:	693b      	ldr	r3, [r7, #16]
 8003586:	1ad3      	subs	r3, r2, r3
 8003588:	2b02      	cmp	r3, #2
 800358a:	d901      	bls.n	8003590 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800358c:	2303      	movs	r3, #3
 800358e:	e1a1      	b.n	80038d4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003590:	4b2d      	ldr	r3, [pc, #180]	; (8003648 <HAL_RCC_OscConfig+0x26c>)
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	f003 0302 	and.w	r3, r3, #2
 8003598:	2b00      	cmp	r3, #0
 800359a:	d0f0      	beq.n	800357e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800359c:	4b2a      	ldr	r3, [pc, #168]	; (8003648 <HAL_RCC_OscConfig+0x26c>)
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	695b      	ldr	r3, [r3, #20]
 80035a8:	00db      	lsls	r3, r3, #3
 80035aa:	4927      	ldr	r1, [pc, #156]	; (8003648 <HAL_RCC_OscConfig+0x26c>)
 80035ac:	4313      	orrs	r3, r2
 80035ae:	600b      	str	r3, [r1, #0]
 80035b0:	e015      	b.n	80035de <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80035b2:	4b26      	ldr	r3, [pc, #152]	; (800364c <HAL_RCC_OscConfig+0x270>)
 80035b4:	2200      	movs	r2, #0
 80035b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035b8:	f7fe ffca 	bl	8002550 <HAL_GetTick>
 80035bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80035be:	e008      	b.n	80035d2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80035c0:	f7fe ffc6 	bl	8002550 <HAL_GetTick>
 80035c4:	4602      	mov	r2, r0
 80035c6:	693b      	ldr	r3, [r7, #16]
 80035c8:	1ad3      	subs	r3, r2, r3
 80035ca:	2b02      	cmp	r3, #2
 80035cc:	d901      	bls.n	80035d2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80035ce:	2303      	movs	r3, #3
 80035d0:	e180      	b.n	80038d4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80035d2:	4b1d      	ldr	r3, [pc, #116]	; (8003648 <HAL_RCC_OscConfig+0x26c>)
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	f003 0302 	and.w	r3, r3, #2
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d1f0      	bne.n	80035c0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	f003 0308 	and.w	r3, r3, #8
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d03a      	beq.n	8003660 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	699b      	ldr	r3, [r3, #24]
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d019      	beq.n	8003626 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80035f2:	4b17      	ldr	r3, [pc, #92]	; (8003650 <HAL_RCC_OscConfig+0x274>)
 80035f4:	2201      	movs	r2, #1
 80035f6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80035f8:	f7fe ffaa 	bl	8002550 <HAL_GetTick>
 80035fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80035fe:	e008      	b.n	8003612 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003600:	f7fe ffa6 	bl	8002550 <HAL_GetTick>
 8003604:	4602      	mov	r2, r0
 8003606:	693b      	ldr	r3, [r7, #16]
 8003608:	1ad3      	subs	r3, r2, r3
 800360a:	2b02      	cmp	r3, #2
 800360c:	d901      	bls.n	8003612 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800360e:	2303      	movs	r3, #3
 8003610:	e160      	b.n	80038d4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003612:	4b0d      	ldr	r3, [pc, #52]	; (8003648 <HAL_RCC_OscConfig+0x26c>)
 8003614:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003616:	f003 0302 	and.w	r3, r3, #2
 800361a:	2b00      	cmp	r3, #0
 800361c:	d0f0      	beq.n	8003600 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800361e:	2001      	movs	r0, #1
 8003620:	f000 fad8 	bl	8003bd4 <RCC_Delay>
 8003624:	e01c      	b.n	8003660 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003626:	4b0a      	ldr	r3, [pc, #40]	; (8003650 <HAL_RCC_OscConfig+0x274>)
 8003628:	2200      	movs	r2, #0
 800362a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800362c:	f7fe ff90 	bl	8002550 <HAL_GetTick>
 8003630:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003632:	e00f      	b.n	8003654 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003634:	f7fe ff8c 	bl	8002550 <HAL_GetTick>
 8003638:	4602      	mov	r2, r0
 800363a:	693b      	ldr	r3, [r7, #16]
 800363c:	1ad3      	subs	r3, r2, r3
 800363e:	2b02      	cmp	r3, #2
 8003640:	d908      	bls.n	8003654 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003642:	2303      	movs	r3, #3
 8003644:	e146      	b.n	80038d4 <HAL_RCC_OscConfig+0x4f8>
 8003646:	bf00      	nop
 8003648:	40021000 	.word	0x40021000
 800364c:	42420000 	.word	0x42420000
 8003650:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003654:	4b92      	ldr	r3, [pc, #584]	; (80038a0 <HAL_RCC_OscConfig+0x4c4>)
 8003656:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003658:	f003 0302 	and.w	r3, r3, #2
 800365c:	2b00      	cmp	r3, #0
 800365e:	d1e9      	bne.n	8003634 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	f003 0304 	and.w	r3, r3, #4
 8003668:	2b00      	cmp	r3, #0
 800366a:	f000 80a6 	beq.w	80037ba <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800366e:	2300      	movs	r3, #0
 8003670:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003672:	4b8b      	ldr	r3, [pc, #556]	; (80038a0 <HAL_RCC_OscConfig+0x4c4>)
 8003674:	69db      	ldr	r3, [r3, #28]
 8003676:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800367a:	2b00      	cmp	r3, #0
 800367c:	d10d      	bne.n	800369a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800367e:	4b88      	ldr	r3, [pc, #544]	; (80038a0 <HAL_RCC_OscConfig+0x4c4>)
 8003680:	69db      	ldr	r3, [r3, #28]
 8003682:	4a87      	ldr	r2, [pc, #540]	; (80038a0 <HAL_RCC_OscConfig+0x4c4>)
 8003684:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003688:	61d3      	str	r3, [r2, #28]
 800368a:	4b85      	ldr	r3, [pc, #532]	; (80038a0 <HAL_RCC_OscConfig+0x4c4>)
 800368c:	69db      	ldr	r3, [r3, #28]
 800368e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003692:	60bb      	str	r3, [r7, #8]
 8003694:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003696:	2301      	movs	r3, #1
 8003698:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800369a:	4b82      	ldr	r3, [pc, #520]	; (80038a4 <HAL_RCC_OscConfig+0x4c8>)
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d118      	bne.n	80036d8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80036a6:	4b7f      	ldr	r3, [pc, #508]	; (80038a4 <HAL_RCC_OscConfig+0x4c8>)
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	4a7e      	ldr	r2, [pc, #504]	; (80038a4 <HAL_RCC_OscConfig+0x4c8>)
 80036ac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80036b0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80036b2:	f7fe ff4d 	bl	8002550 <HAL_GetTick>
 80036b6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80036b8:	e008      	b.n	80036cc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80036ba:	f7fe ff49 	bl	8002550 <HAL_GetTick>
 80036be:	4602      	mov	r2, r0
 80036c0:	693b      	ldr	r3, [r7, #16]
 80036c2:	1ad3      	subs	r3, r2, r3
 80036c4:	2b64      	cmp	r3, #100	; 0x64
 80036c6:	d901      	bls.n	80036cc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80036c8:	2303      	movs	r3, #3
 80036ca:	e103      	b.n	80038d4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80036cc:	4b75      	ldr	r3, [pc, #468]	; (80038a4 <HAL_RCC_OscConfig+0x4c8>)
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d0f0      	beq.n	80036ba <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	68db      	ldr	r3, [r3, #12]
 80036dc:	2b01      	cmp	r3, #1
 80036de:	d106      	bne.n	80036ee <HAL_RCC_OscConfig+0x312>
 80036e0:	4b6f      	ldr	r3, [pc, #444]	; (80038a0 <HAL_RCC_OscConfig+0x4c4>)
 80036e2:	6a1b      	ldr	r3, [r3, #32]
 80036e4:	4a6e      	ldr	r2, [pc, #440]	; (80038a0 <HAL_RCC_OscConfig+0x4c4>)
 80036e6:	f043 0301 	orr.w	r3, r3, #1
 80036ea:	6213      	str	r3, [r2, #32]
 80036ec:	e02d      	b.n	800374a <HAL_RCC_OscConfig+0x36e>
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	68db      	ldr	r3, [r3, #12]
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d10c      	bne.n	8003710 <HAL_RCC_OscConfig+0x334>
 80036f6:	4b6a      	ldr	r3, [pc, #424]	; (80038a0 <HAL_RCC_OscConfig+0x4c4>)
 80036f8:	6a1b      	ldr	r3, [r3, #32]
 80036fa:	4a69      	ldr	r2, [pc, #420]	; (80038a0 <HAL_RCC_OscConfig+0x4c4>)
 80036fc:	f023 0301 	bic.w	r3, r3, #1
 8003700:	6213      	str	r3, [r2, #32]
 8003702:	4b67      	ldr	r3, [pc, #412]	; (80038a0 <HAL_RCC_OscConfig+0x4c4>)
 8003704:	6a1b      	ldr	r3, [r3, #32]
 8003706:	4a66      	ldr	r2, [pc, #408]	; (80038a0 <HAL_RCC_OscConfig+0x4c4>)
 8003708:	f023 0304 	bic.w	r3, r3, #4
 800370c:	6213      	str	r3, [r2, #32]
 800370e:	e01c      	b.n	800374a <HAL_RCC_OscConfig+0x36e>
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	68db      	ldr	r3, [r3, #12]
 8003714:	2b05      	cmp	r3, #5
 8003716:	d10c      	bne.n	8003732 <HAL_RCC_OscConfig+0x356>
 8003718:	4b61      	ldr	r3, [pc, #388]	; (80038a0 <HAL_RCC_OscConfig+0x4c4>)
 800371a:	6a1b      	ldr	r3, [r3, #32]
 800371c:	4a60      	ldr	r2, [pc, #384]	; (80038a0 <HAL_RCC_OscConfig+0x4c4>)
 800371e:	f043 0304 	orr.w	r3, r3, #4
 8003722:	6213      	str	r3, [r2, #32]
 8003724:	4b5e      	ldr	r3, [pc, #376]	; (80038a0 <HAL_RCC_OscConfig+0x4c4>)
 8003726:	6a1b      	ldr	r3, [r3, #32]
 8003728:	4a5d      	ldr	r2, [pc, #372]	; (80038a0 <HAL_RCC_OscConfig+0x4c4>)
 800372a:	f043 0301 	orr.w	r3, r3, #1
 800372e:	6213      	str	r3, [r2, #32]
 8003730:	e00b      	b.n	800374a <HAL_RCC_OscConfig+0x36e>
 8003732:	4b5b      	ldr	r3, [pc, #364]	; (80038a0 <HAL_RCC_OscConfig+0x4c4>)
 8003734:	6a1b      	ldr	r3, [r3, #32]
 8003736:	4a5a      	ldr	r2, [pc, #360]	; (80038a0 <HAL_RCC_OscConfig+0x4c4>)
 8003738:	f023 0301 	bic.w	r3, r3, #1
 800373c:	6213      	str	r3, [r2, #32]
 800373e:	4b58      	ldr	r3, [pc, #352]	; (80038a0 <HAL_RCC_OscConfig+0x4c4>)
 8003740:	6a1b      	ldr	r3, [r3, #32]
 8003742:	4a57      	ldr	r2, [pc, #348]	; (80038a0 <HAL_RCC_OscConfig+0x4c4>)
 8003744:	f023 0304 	bic.w	r3, r3, #4
 8003748:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	68db      	ldr	r3, [r3, #12]
 800374e:	2b00      	cmp	r3, #0
 8003750:	d015      	beq.n	800377e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003752:	f7fe fefd 	bl	8002550 <HAL_GetTick>
 8003756:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003758:	e00a      	b.n	8003770 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800375a:	f7fe fef9 	bl	8002550 <HAL_GetTick>
 800375e:	4602      	mov	r2, r0
 8003760:	693b      	ldr	r3, [r7, #16]
 8003762:	1ad3      	subs	r3, r2, r3
 8003764:	f241 3288 	movw	r2, #5000	; 0x1388
 8003768:	4293      	cmp	r3, r2
 800376a:	d901      	bls.n	8003770 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800376c:	2303      	movs	r3, #3
 800376e:	e0b1      	b.n	80038d4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003770:	4b4b      	ldr	r3, [pc, #300]	; (80038a0 <HAL_RCC_OscConfig+0x4c4>)
 8003772:	6a1b      	ldr	r3, [r3, #32]
 8003774:	f003 0302 	and.w	r3, r3, #2
 8003778:	2b00      	cmp	r3, #0
 800377a:	d0ee      	beq.n	800375a <HAL_RCC_OscConfig+0x37e>
 800377c:	e014      	b.n	80037a8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800377e:	f7fe fee7 	bl	8002550 <HAL_GetTick>
 8003782:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003784:	e00a      	b.n	800379c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003786:	f7fe fee3 	bl	8002550 <HAL_GetTick>
 800378a:	4602      	mov	r2, r0
 800378c:	693b      	ldr	r3, [r7, #16]
 800378e:	1ad3      	subs	r3, r2, r3
 8003790:	f241 3288 	movw	r2, #5000	; 0x1388
 8003794:	4293      	cmp	r3, r2
 8003796:	d901      	bls.n	800379c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003798:	2303      	movs	r3, #3
 800379a:	e09b      	b.n	80038d4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800379c:	4b40      	ldr	r3, [pc, #256]	; (80038a0 <HAL_RCC_OscConfig+0x4c4>)
 800379e:	6a1b      	ldr	r3, [r3, #32]
 80037a0:	f003 0302 	and.w	r3, r3, #2
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d1ee      	bne.n	8003786 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80037a8:	7dfb      	ldrb	r3, [r7, #23]
 80037aa:	2b01      	cmp	r3, #1
 80037ac:	d105      	bne.n	80037ba <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80037ae:	4b3c      	ldr	r3, [pc, #240]	; (80038a0 <HAL_RCC_OscConfig+0x4c4>)
 80037b0:	69db      	ldr	r3, [r3, #28]
 80037b2:	4a3b      	ldr	r2, [pc, #236]	; (80038a0 <HAL_RCC_OscConfig+0x4c4>)
 80037b4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80037b8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	69db      	ldr	r3, [r3, #28]
 80037be:	2b00      	cmp	r3, #0
 80037c0:	f000 8087 	beq.w	80038d2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80037c4:	4b36      	ldr	r3, [pc, #216]	; (80038a0 <HAL_RCC_OscConfig+0x4c4>)
 80037c6:	685b      	ldr	r3, [r3, #4]
 80037c8:	f003 030c 	and.w	r3, r3, #12
 80037cc:	2b08      	cmp	r3, #8
 80037ce:	d061      	beq.n	8003894 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	69db      	ldr	r3, [r3, #28]
 80037d4:	2b02      	cmp	r3, #2
 80037d6:	d146      	bne.n	8003866 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80037d8:	4b33      	ldr	r3, [pc, #204]	; (80038a8 <HAL_RCC_OscConfig+0x4cc>)
 80037da:	2200      	movs	r2, #0
 80037dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037de:	f7fe feb7 	bl	8002550 <HAL_GetTick>
 80037e2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80037e4:	e008      	b.n	80037f8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80037e6:	f7fe feb3 	bl	8002550 <HAL_GetTick>
 80037ea:	4602      	mov	r2, r0
 80037ec:	693b      	ldr	r3, [r7, #16]
 80037ee:	1ad3      	subs	r3, r2, r3
 80037f0:	2b02      	cmp	r3, #2
 80037f2:	d901      	bls.n	80037f8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80037f4:	2303      	movs	r3, #3
 80037f6:	e06d      	b.n	80038d4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80037f8:	4b29      	ldr	r3, [pc, #164]	; (80038a0 <HAL_RCC_OscConfig+0x4c4>)
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003800:	2b00      	cmp	r3, #0
 8003802:	d1f0      	bne.n	80037e6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	6a1b      	ldr	r3, [r3, #32]
 8003808:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800380c:	d108      	bne.n	8003820 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800380e:	4b24      	ldr	r3, [pc, #144]	; (80038a0 <HAL_RCC_OscConfig+0x4c4>)
 8003810:	685b      	ldr	r3, [r3, #4]
 8003812:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	689b      	ldr	r3, [r3, #8]
 800381a:	4921      	ldr	r1, [pc, #132]	; (80038a0 <HAL_RCC_OscConfig+0x4c4>)
 800381c:	4313      	orrs	r3, r2
 800381e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003820:	4b1f      	ldr	r3, [pc, #124]	; (80038a0 <HAL_RCC_OscConfig+0x4c4>)
 8003822:	685b      	ldr	r3, [r3, #4]
 8003824:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	6a19      	ldr	r1, [r3, #32]
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003830:	430b      	orrs	r3, r1
 8003832:	491b      	ldr	r1, [pc, #108]	; (80038a0 <HAL_RCC_OscConfig+0x4c4>)
 8003834:	4313      	orrs	r3, r2
 8003836:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003838:	4b1b      	ldr	r3, [pc, #108]	; (80038a8 <HAL_RCC_OscConfig+0x4cc>)
 800383a:	2201      	movs	r2, #1
 800383c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800383e:	f7fe fe87 	bl	8002550 <HAL_GetTick>
 8003842:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003844:	e008      	b.n	8003858 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003846:	f7fe fe83 	bl	8002550 <HAL_GetTick>
 800384a:	4602      	mov	r2, r0
 800384c:	693b      	ldr	r3, [r7, #16]
 800384e:	1ad3      	subs	r3, r2, r3
 8003850:	2b02      	cmp	r3, #2
 8003852:	d901      	bls.n	8003858 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003854:	2303      	movs	r3, #3
 8003856:	e03d      	b.n	80038d4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003858:	4b11      	ldr	r3, [pc, #68]	; (80038a0 <HAL_RCC_OscConfig+0x4c4>)
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003860:	2b00      	cmp	r3, #0
 8003862:	d0f0      	beq.n	8003846 <HAL_RCC_OscConfig+0x46a>
 8003864:	e035      	b.n	80038d2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003866:	4b10      	ldr	r3, [pc, #64]	; (80038a8 <HAL_RCC_OscConfig+0x4cc>)
 8003868:	2200      	movs	r2, #0
 800386a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800386c:	f7fe fe70 	bl	8002550 <HAL_GetTick>
 8003870:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003872:	e008      	b.n	8003886 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003874:	f7fe fe6c 	bl	8002550 <HAL_GetTick>
 8003878:	4602      	mov	r2, r0
 800387a:	693b      	ldr	r3, [r7, #16]
 800387c:	1ad3      	subs	r3, r2, r3
 800387e:	2b02      	cmp	r3, #2
 8003880:	d901      	bls.n	8003886 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003882:	2303      	movs	r3, #3
 8003884:	e026      	b.n	80038d4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003886:	4b06      	ldr	r3, [pc, #24]	; (80038a0 <HAL_RCC_OscConfig+0x4c4>)
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800388e:	2b00      	cmp	r3, #0
 8003890:	d1f0      	bne.n	8003874 <HAL_RCC_OscConfig+0x498>
 8003892:	e01e      	b.n	80038d2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	69db      	ldr	r3, [r3, #28]
 8003898:	2b01      	cmp	r3, #1
 800389a:	d107      	bne.n	80038ac <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800389c:	2301      	movs	r3, #1
 800389e:	e019      	b.n	80038d4 <HAL_RCC_OscConfig+0x4f8>
 80038a0:	40021000 	.word	0x40021000
 80038a4:	40007000 	.word	0x40007000
 80038a8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80038ac:	4b0b      	ldr	r3, [pc, #44]	; (80038dc <HAL_RCC_OscConfig+0x500>)
 80038ae:	685b      	ldr	r3, [r3, #4]
 80038b0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	6a1b      	ldr	r3, [r3, #32]
 80038bc:	429a      	cmp	r2, r3
 80038be:	d106      	bne.n	80038ce <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80038ca:	429a      	cmp	r2, r3
 80038cc:	d001      	beq.n	80038d2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80038ce:	2301      	movs	r3, #1
 80038d0:	e000      	b.n	80038d4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80038d2:	2300      	movs	r3, #0
}
 80038d4:	4618      	mov	r0, r3
 80038d6:	3718      	adds	r7, #24
 80038d8:	46bd      	mov	sp, r7
 80038da:	bd80      	pop	{r7, pc}
 80038dc:	40021000 	.word	0x40021000

080038e0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80038e0:	b580      	push	{r7, lr}
 80038e2:	b084      	sub	sp, #16
 80038e4:	af00      	add	r7, sp, #0
 80038e6:	6078      	str	r0, [r7, #4]
 80038e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d101      	bne.n	80038f4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80038f0:	2301      	movs	r3, #1
 80038f2:	e0d0      	b.n	8003a96 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80038f4:	4b6a      	ldr	r3, [pc, #424]	; (8003aa0 <HAL_RCC_ClockConfig+0x1c0>)
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	f003 0307 	and.w	r3, r3, #7
 80038fc:	683a      	ldr	r2, [r7, #0]
 80038fe:	429a      	cmp	r2, r3
 8003900:	d910      	bls.n	8003924 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003902:	4b67      	ldr	r3, [pc, #412]	; (8003aa0 <HAL_RCC_ClockConfig+0x1c0>)
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	f023 0207 	bic.w	r2, r3, #7
 800390a:	4965      	ldr	r1, [pc, #404]	; (8003aa0 <HAL_RCC_ClockConfig+0x1c0>)
 800390c:	683b      	ldr	r3, [r7, #0]
 800390e:	4313      	orrs	r3, r2
 8003910:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003912:	4b63      	ldr	r3, [pc, #396]	; (8003aa0 <HAL_RCC_ClockConfig+0x1c0>)
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	f003 0307 	and.w	r3, r3, #7
 800391a:	683a      	ldr	r2, [r7, #0]
 800391c:	429a      	cmp	r2, r3
 800391e:	d001      	beq.n	8003924 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003920:	2301      	movs	r3, #1
 8003922:	e0b8      	b.n	8003a96 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	f003 0302 	and.w	r3, r3, #2
 800392c:	2b00      	cmp	r3, #0
 800392e:	d020      	beq.n	8003972 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	f003 0304 	and.w	r3, r3, #4
 8003938:	2b00      	cmp	r3, #0
 800393a:	d005      	beq.n	8003948 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800393c:	4b59      	ldr	r3, [pc, #356]	; (8003aa4 <HAL_RCC_ClockConfig+0x1c4>)
 800393e:	685b      	ldr	r3, [r3, #4]
 8003940:	4a58      	ldr	r2, [pc, #352]	; (8003aa4 <HAL_RCC_ClockConfig+0x1c4>)
 8003942:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003946:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	f003 0308 	and.w	r3, r3, #8
 8003950:	2b00      	cmp	r3, #0
 8003952:	d005      	beq.n	8003960 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003954:	4b53      	ldr	r3, [pc, #332]	; (8003aa4 <HAL_RCC_ClockConfig+0x1c4>)
 8003956:	685b      	ldr	r3, [r3, #4]
 8003958:	4a52      	ldr	r2, [pc, #328]	; (8003aa4 <HAL_RCC_ClockConfig+0x1c4>)
 800395a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800395e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003960:	4b50      	ldr	r3, [pc, #320]	; (8003aa4 <HAL_RCC_ClockConfig+0x1c4>)
 8003962:	685b      	ldr	r3, [r3, #4]
 8003964:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	689b      	ldr	r3, [r3, #8]
 800396c:	494d      	ldr	r1, [pc, #308]	; (8003aa4 <HAL_RCC_ClockConfig+0x1c4>)
 800396e:	4313      	orrs	r3, r2
 8003970:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	f003 0301 	and.w	r3, r3, #1
 800397a:	2b00      	cmp	r3, #0
 800397c:	d040      	beq.n	8003a00 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	685b      	ldr	r3, [r3, #4]
 8003982:	2b01      	cmp	r3, #1
 8003984:	d107      	bne.n	8003996 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003986:	4b47      	ldr	r3, [pc, #284]	; (8003aa4 <HAL_RCC_ClockConfig+0x1c4>)
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800398e:	2b00      	cmp	r3, #0
 8003990:	d115      	bne.n	80039be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003992:	2301      	movs	r3, #1
 8003994:	e07f      	b.n	8003a96 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	685b      	ldr	r3, [r3, #4]
 800399a:	2b02      	cmp	r3, #2
 800399c:	d107      	bne.n	80039ae <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800399e:	4b41      	ldr	r3, [pc, #260]	; (8003aa4 <HAL_RCC_ClockConfig+0x1c4>)
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d109      	bne.n	80039be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80039aa:	2301      	movs	r3, #1
 80039ac:	e073      	b.n	8003a96 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80039ae:	4b3d      	ldr	r3, [pc, #244]	; (8003aa4 <HAL_RCC_ClockConfig+0x1c4>)
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	f003 0302 	and.w	r3, r3, #2
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d101      	bne.n	80039be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80039ba:	2301      	movs	r3, #1
 80039bc:	e06b      	b.n	8003a96 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80039be:	4b39      	ldr	r3, [pc, #228]	; (8003aa4 <HAL_RCC_ClockConfig+0x1c4>)
 80039c0:	685b      	ldr	r3, [r3, #4]
 80039c2:	f023 0203 	bic.w	r2, r3, #3
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	685b      	ldr	r3, [r3, #4]
 80039ca:	4936      	ldr	r1, [pc, #216]	; (8003aa4 <HAL_RCC_ClockConfig+0x1c4>)
 80039cc:	4313      	orrs	r3, r2
 80039ce:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80039d0:	f7fe fdbe 	bl	8002550 <HAL_GetTick>
 80039d4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80039d6:	e00a      	b.n	80039ee <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80039d8:	f7fe fdba 	bl	8002550 <HAL_GetTick>
 80039dc:	4602      	mov	r2, r0
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	1ad3      	subs	r3, r2, r3
 80039e2:	f241 3288 	movw	r2, #5000	; 0x1388
 80039e6:	4293      	cmp	r3, r2
 80039e8:	d901      	bls.n	80039ee <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80039ea:	2303      	movs	r3, #3
 80039ec:	e053      	b.n	8003a96 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80039ee:	4b2d      	ldr	r3, [pc, #180]	; (8003aa4 <HAL_RCC_ClockConfig+0x1c4>)
 80039f0:	685b      	ldr	r3, [r3, #4]
 80039f2:	f003 020c 	and.w	r2, r3, #12
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	685b      	ldr	r3, [r3, #4]
 80039fa:	009b      	lsls	r3, r3, #2
 80039fc:	429a      	cmp	r2, r3
 80039fe:	d1eb      	bne.n	80039d8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003a00:	4b27      	ldr	r3, [pc, #156]	; (8003aa0 <HAL_RCC_ClockConfig+0x1c0>)
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	f003 0307 	and.w	r3, r3, #7
 8003a08:	683a      	ldr	r2, [r7, #0]
 8003a0a:	429a      	cmp	r2, r3
 8003a0c:	d210      	bcs.n	8003a30 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a0e:	4b24      	ldr	r3, [pc, #144]	; (8003aa0 <HAL_RCC_ClockConfig+0x1c0>)
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	f023 0207 	bic.w	r2, r3, #7
 8003a16:	4922      	ldr	r1, [pc, #136]	; (8003aa0 <HAL_RCC_ClockConfig+0x1c0>)
 8003a18:	683b      	ldr	r3, [r7, #0]
 8003a1a:	4313      	orrs	r3, r2
 8003a1c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a1e:	4b20      	ldr	r3, [pc, #128]	; (8003aa0 <HAL_RCC_ClockConfig+0x1c0>)
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	f003 0307 	and.w	r3, r3, #7
 8003a26:	683a      	ldr	r2, [r7, #0]
 8003a28:	429a      	cmp	r2, r3
 8003a2a:	d001      	beq.n	8003a30 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003a2c:	2301      	movs	r3, #1
 8003a2e:	e032      	b.n	8003a96 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	f003 0304 	and.w	r3, r3, #4
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d008      	beq.n	8003a4e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003a3c:	4b19      	ldr	r3, [pc, #100]	; (8003aa4 <HAL_RCC_ClockConfig+0x1c4>)
 8003a3e:	685b      	ldr	r3, [r3, #4]
 8003a40:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	68db      	ldr	r3, [r3, #12]
 8003a48:	4916      	ldr	r1, [pc, #88]	; (8003aa4 <HAL_RCC_ClockConfig+0x1c4>)
 8003a4a:	4313      	orrs	r3, r2
 8003a4c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	f003 0308 	and.w	r3, r3, #8
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d009      	beq.n	8003a6e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003a5a:	4b12      	ldr	r3, [pc, #72]	; (8003aa4 <HAL_RCC_ClockConfig+0x1c4>)
 8003a5c:	685b      	ldr	r3, [r3, #4]
 8003a5e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	691b      	ldr	r3, [r3, #16]
 8003a66:	00db      	lsls	r3, r3, #3
 8003a68:	490e      	ldr	r1, [pc, #56]	; (8003aa4 <HAL_RCC_ClockConfig+0x1c4>)
 8003a6a:	4313      	orrs	r3, r2
 8003a6c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003a6e:	f000 f821 	bl	8003ab4 <HAL_RCC_GetSysClockFreq>
 8003a72:	4602      	mov	r2, r0
 8003a74:	4b0b      	ldr	r3, [pc, #44]	; (8003aa4 <HAL_RCC_ClockConfig+0x1c4>)
 8003a76:	685b      	ldr	r3, [r3, #4]
 8003a78:	091b      	lsrs	r3, r3, #4
 8003a7a:	f003 030f 	and.w	r3, r3, #15
 8003a7e:	490a      	ldr	r1, [pc, #40]	; (8003aa8 <HAL_RCC_ClockConfig+0x1c8>)
 8003a80:	5ccb      	ldrb	r3, [r1, r3]
 8003a82:	fa22 f303 	lsr.w	r3, r2, r3
 8003a86:	4a09      	ldr	r2, [pc, #36]	; (8003aac <HAL_RCC_ClockConfig+0x1cc>)
 8003a88:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003a8a:	4b09      	ldr	r3, [pc, #36]	; (8003ab0 <HAL_RCC_ClockConfig+0x1d0>)
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	4618      	mov	r0, r3
 8003a90:	f7fe fd1c 	bl	80024cc <HAL_InitTick>

  return HAL_OK;
 8003a94:	2300      	movs	r3, #0
}
 8003a96:	4618      	mov	r0, r3
 8003a98:	3710      	adds	r7, #16
 8003a9a:	46bd      	mov	sp, r7
 8003a9c:	bd80      	pop	{r7, pc}
 8003a9e:	bf00      	nop
 8003aa0:	40022000 	.word	0x40022000
 8003aa4:	40021000 	.word	0x40021000
 8003aa8:	0800a640 	.word	0x0800a640
 8003aac:	20000000 	.word	0x20000000
 8003ab0:	20000010 	.word	0x20000010

08003ab4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003ab4:	b490      	push	{r4, r7}
 8003ab6:	b08a      	sub	sp, #40	; 0x28
 8003ab8:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8003aba:	4b29      	ldr	r3, [pc, #164]	; (8003b60 <HAL_RCC_GetSysClockFreq+0xac>)
 8003abc:	1d3c      	adds	r4, r7, #4
 8003abe:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003ac0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003ac4:	f240 2301 	movw	r3, #513	; 0x201
 8003ac8:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003aca:	2300      	movs	r3, #0
 8003acc:	61fb      	str	r3, [r7, #28]
 8003ace:	2300      	movs	r3, #0
 8003ad0:	61bb      	str	r3, [r7, #24]
 8003ad2:	2300      	movs	r3, #0
 8003ad4:	627b      	str	r3, [r7, #36]	; 0x24
 8003ad6:	2300      	movs	r3, #0
 8003ad8:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8003ada:	2300      	movs	r3, #0
 8003adc:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003ade:	4b21      	ldr	r3, [pc, #132]	; (8003b64 <HAL_RCC_GetSysClockFreq+0xb0>)
 8003ae0:	685b      	ldr	r3, [r3, #4]
 8003ae2:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003ae4:	69fb      	ldr	r3, [r7, #28]
 8003ae6:	f003 030c 	and.w	r3, r3, #12
 8003aea:	2b04      	cmp	r3, #4
 8003aec:	d002      	beq.n	8003af4 <HAL_RCC_GetSysClockFreq+0x40>
 8003aee:	2b08      	cmp	r3, #8
 8003af0:	d003      	beq.n	8003afa <HAL_RCC_GetSysClockFreq+0x46>
 8003af2:	e02b      	b.n	8003b4c <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003af4:	4b1c      	ldr	r3, [pc, #112]	; (8003b68 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003af6:	623b      	str	r3, [r7, #32]
      break;
 8003af8:	e02b      	b.n	8003b52 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003afa:	69fb      	ldr	r3, [r7, #28]
 8003afc:	0c9b      	lsrs	r3, r3, #18
 8003afe:	f003 030f 	and.w	r3, r3, #15
 8003b02:	3328      	adds	r3, #40	; 0x28
 8003b04:	443b      	add	r3, r7
 8003b06:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8003b0a:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003b0c:	69fb      	ldr	r3, [r7, #28]
 8003b0e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d012      	beq.n	8003b3c <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003b16:	4b13      	ldr	r3, [pc, #76]	; (8003b64 <HAL_RCC_GetSysClockFreq+0xb0>)
 8003b18:	685b      	ldr	r3, [r3, #4]
 8003b1a:	0c5b      	lsrs	r3, r3, #17
 8003b1c:	f003 0301 	and.w	r3, r3, #1
 8003b20:	3328      	adds	r3, #40	; 0x28
 8003b22:	443b      	add	r3, r7
 8003b24:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003b28:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003b2a:	697b      	ldr	r3, [r7, #20]
 8003b2c:	4a0e      	ldr	r2, [pc, #56]	; (8003b68 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003b2e:	fb03 f202 	mul.w	r2, r3, r2
 8003b32:	69bb      	ldr	r3, [r7, #24]
 8003b34:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b38:	627b      	str	r3, [r7, #36]	; 0x24
 8003b3a:	e004      	b.n	8003b46 <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003b3c:	697b      	ldr	r3, [r7, #20]
 8003b3e:	4a0b      	ldr	r2, [pc, #44]	; (8003b6c <HAL_RCC_GetSysClockFreq+0xb8>)
 8003b40:	fb02 f303 	mul.w	r3, r2, r3
 8003b44:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8003b46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b48:	623b      	str	r3, [r7, #32]
      break;
 8003b4a:	e002      	b.n	8003b52 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003b4c:	4b06      	ldr	r3, [pc, #24]	; (8003b68 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003b4e:	623b      	str	r3, [r7, #32]
      break;
 8003b50:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003b52:	6a3b      	ldr	r3, [r7, #32]
}
 8003b54:	4618      	mov	r0, r3
 8003b56:	3728      	adds	r7, #40	; 0x28
 8003b58:	46bd      	mov	sp, r7
 8003b5a:	bc90      	pop	{r4, r7}
 8003b5c:	4770      	bx	lr
 8003b5e:	bf00      	nop
 8003b60:	0800a630 	.word	0x0800a630
 8003b64:	40021000 	.word	0x40021000
 8003b68:	007a1200 	.word	0x007a1200
 8003b6c:	003d0900 	.word	0x003d0900

08003b70 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003b70:	b480      	push	{r7}
 8003b72:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003b74:	4b02      	ldr	r3, [pc, #8]	; (8003b80 <HAL_RCC_GetHCLKFreq+0x10>)
 8003b76:	681b      	ldr	r3, [r3, #0]
}
 8003b78:	4618      	mov	r0, r3
 8003b7a:	46bd      	mov	sp, r7
 8003b7c:	bc80      	pop	{r7}
 8003b7e:	4770      	bx	lr
 8003b80:	20000000 	.word	0x20000000

08003b84 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003b84:	b580      	push	{r7, lr}
 8003b86:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003b88:	f7ff fff2 	bl	8003b70 <HAL_RCC_GetHCLKFreq>
 8003b8c:	4602      	mov	r2, r0
 8003b8e:	4b05      	ldr	r3, [pc, #20]	; (8003ba4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003b90:	685b      	ldr	r3, [r3, #4]
 8003b92:	0a1b      	lsrs	r3, r3, #8
 8003b94:	f003 0307 	and.w	r3, r3, #7
 8003b98:	4903      	ldr	r1, [pc, #12]	; (8003ba8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003b9a:	5ccb      	ldrb	r3, [r1, r3]
 8003b9c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003ba0:	4618      	mov	r0, r3
 8003ba2:	bd80      	pop	{r7, pc}
 8003ba4:	40021000 	.word	0x40021000
 8003ba8:	0800a650 	.word	0x0800a650

08003bac <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003bac:	b580      	push	{r7, lr}
 8003bae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003bb0:	f7ff ffde 	bl	8003b70 <HAL_RCC_GetHCLKFreq>
 8003bb4:	4602      	mov	r2, r0
 8003bb6:	4b05      	ldr	r3, [pc, #20]	; (8003bcc <HAL_RCC_GetPCLK2Freq+0x20>)
 8003bb8:	685b      	ldr	r3, [r3, #4]
 8003bba:	0adb      	lsrs	r3, r3, #11
 8003bbc:	f003 0307 	and.w	r3, r3, #7
 8003bc0:	4903      	ldr	r1, [pc, #12]	; (8003bd0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003bc2:	5ccb      	ldrb	r3, [r1, r3]
 8003bc4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003bc8:	4618      	mov	r0, r3
 8003bca:	bd80      	pop	{r7, pc}
 8003bcc:	40021000 	.word	0x40021000
 8003bd0:	0800a650 	.word	0x0800a650

08003bd4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003bd4:	b480      	push	{r7}
 8003bd6:	b085      	sub	sp, #20
 8003bd8:	af00      	add	r7, sp, #0
 8003bda:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003bdc:	4b0a      	ldr	r3, [pc, #40]	; (8003c08 <RCC_Delay+0x34>)
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	4a0a      	ldr	r2, [pc, #40]	; (8003c0c <RCC_Delay+0x38>)
 8003be2:	fba2 2303 	umull	r2, r3, r2, r3
 8003be6:	0a5b      	lsrs	r3, r3, #9
 8003be8:	687a      	ldr	r2, [r7, #4]
 8003bea:	fb02 f303 	mul.w	r3, r2, r3
 8003bee:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003bf0:	bf00      	nop
  }
  while (Delay --);
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	1e5a      	subs	r2, r3, #1
 8003bf6:	60fa      	str	r2, [r7, #12]
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d1f9      	bne.n	8003bf0 <RCC_Delay+0x1c>
}
 8003bfc:	bf00      	nop
 8003bfe:	bf00      	nop
 8003c00:	3714      	adds	r7, #20
 8003c02:	46bd      	mov	sp, r7
 8003c04:	bc80      	pop	{r7}
 8003c06:	4770      	bx	lr
 8003c08:	20000000 	.word	0x20000000
 8003c0c:	10624dd3 	.word	0x10624dd3

08003c10 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003c10:	b580      	push	{r7, lr}
 8003c12:	b082      	sub	sp, #8
 8003c14:	af00      	add	r7, sp, #0
 8003c16:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d101      	bne.n	8003c22 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003c1e:	2301      	movs	r3, #1
 8003c20:	e041      	b.n	8003ca6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003c28:	b2db      	uxtb	r3, r3
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d106      	bne.n	8003c3c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	2200      	movs	r2, #0
 8003c32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003c36:	6878      	ldr	r0, [r7, #4]
 8003c38:	f7fd feb0 	bl	800199c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	2202      	movs	r2, #2
 8003c40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681a      	ldr	r2, [r3, #0]
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	3304      	adds	r3, #4
 8003c4c:	4619      	mov	r1, r3
 8003c4e:	4610      	mov	r0, r2
 8003c50:	f000 fd7e 	bl	8004750 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	2201      	movs	r2, #1
 8003c58:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	2201      	movs	r2, #1
 8003c60:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	2201      	movs	r2, #1
 8003c68:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	2201      	movs	r2, #1
 8003c70:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	2201      	movs	r2, #1
 8003c78:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	2201      	movs	r2, #1
 8003c80:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	2201      	movs	r2, #1
 8003c88:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	2201      	movs	r2, #1
 8003c90:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	2201      	movs	r2, #1
 8003c98:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	2201      	movs	r2, #1
 8003ca0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003ca4:	2300      	movs	r3, #0
}
 8003ca6:	4618      	mov	r0, r3
 8003ca8:	3708      	adds	r7, #8
 8003caa:	46bd      	mov	sp, r7
 8003cac:	bd80      	pop	{r7, pc}
	...

08003cb0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003cb0:	b480      	push	{r7}
 8003cb2:	b085      	sub	sp, #20
 8003cb4:	af00      	add	r7, sp, #0
 8003cb6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003cbe:	b2db      	uxtb	r3, r3
 8003cc0:	2b01      	cmp	r3, #1
 8003cc2:	d001      	beq.n	8003cc8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003cc4:	2301      	movs	r3, #1
 8003cc6:	e044      	b.n	8003d52 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	2202      	movs	r2, #2
 8003ccc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	68da      	ldr	r2, [r3, #12]
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	f042 0201 	orr.w	r2, r2, #1
 8003cde:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	4a1d      	ldr	r2, [pc, #116]	; (8003d5c <HAL_TIM_Base_Start_IT+0xac>)
 8003ce6:	4293      	cmp	r3, r2
 8003ce8:	d018      	beq.n	8003d1c <HAL_TIM_Base_Start_IT+0x6c>
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	4a1c      	ldr	r2, [pc, #112]	; (8003d60 <HAL_TIM_Base_Start_IT+0xb0>)
 8003cf0:	4293      	cmp	r3, r2
 8003cf2:	d013      	beq.n	8003d1c <HAL_TIM_Base_Start_IT+0x6c>
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003cfc:	d00e      	beq.n	8003d1c <HAL_TIM_Base_Start_IT+0x6c>
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	4a18      	ldr	r2, [pc, #96]	; (8003d64 <HAL_TIM_Base_Start_IT+0xb4>)
 8003d04:	4293      	cmp	r3, r2
 8003d06:	d009      	beq.n	8003d1c <HAL_TIM_Base_Start_IT+0x6c>
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	4a16      	ldr	r2, [pc, #88]	; (8003d68 <HAL_TIM_Base_Start_IT+0xb8>)
 8003d0e:	4293      	cmp	r3, r2
 8003d10:	d004      	beq.n	8003d1c <HAL_TIM_Base_Start_IT+0x6c>
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	4a15      	ldr	r2, [pc, #84]	; (8003d6c <HAL_TIM_Base_Start_IT+0xbc>)
 8003d18:	4293      	cmp	r3, r2
 8003d1a:	d111      	bne.n	8003d40 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	689b      	ldr	r3, [r3, #8]
 8003d22:	f003 0307 	and.w	r3, r3, #7
 8003d26:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	2b06      	cmp	r3, #6
 8003d2c:	d010      	beq.n	8003d50 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	681a      	ldr	r2, [r3, #0]
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	f042 0201 	orr.w	r2, r2, #1
 8003d3c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d3e:	e007      	b.n	8003d50 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	681a      	ldr	r2, [r3, #0]
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	f042 0201 	orr.w	r2, r2, #1
 8003d4e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003d50:	2300      	movs	r3, #0
}
 8003d52:	4618      	mov	r0, r3
 8003d54:	3714      	adds	r7, #20
 8003d56:	46bd      	mov	sp, r7
 8003d58:	bc80      	pop	{r7}
 8003d5a:	4770      	bx	lr
 8003d5c:	40012c00 	.word	0x40012c00
 8003d60:	40013400 	.word	0x40013400
 8003d64:	40000400 	.word	0x40000400
 8003d68:	40000800 	.word	0x40000800
 8003d6c:	40000c00 	.word	0x40000c00

08003d70 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003d70:	b580      	push	{r7, lr}
 8003d72:	b082      	sub	sp, #8
 8003d74:	af00      	add	r7, sp, #0
 8003d76:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d101      	bne.n	8003d82 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003d7e:	2301      	movs	r3, #1
 8003d80:	e041      	b.n	8003e06 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d88:	b2db      	uxtb	r3, r3
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d106      	bne.n	8003d9c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	2200      	movs	r2, #0
 8003d92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003d96:	6878      	ldr	r0, [r7, #4]
 8003d98:	f000 f839 	bl	8003e0e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	2202      	movs	r2, #2
 8003da0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681a      	ldr	r2, [r3, #0]
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	3304      	adds	r3, #4
 8003dac:	4619      	mov	r1, r3
 8003dae:	4610      	mov	r0, r2
 8003db0:	f000 fcce 	bl	8004750 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	2201      	movs	r2, #1
 8003db8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	2201      	movs	r2, #1
 8003dc0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	2201      	movs	r2, #1
 8003dc8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	2201      	movs	r2, #1
 8003dd0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	2201      	movs	r2, #1
 8003dd8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	2201      	movs	r2, #1
 8003de0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	2201      	movs	r2, #1
 8003de8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	2201      	movs	r2, #1
 8003df0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	2201      	movs	r2, #1
 8003df8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	2201      	movs	r2, #1
 8003e00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003e04:	2300      	movs	r3, #0
}
 8003e06:	4618      	mov	r0, r3
 8003e08:	3708      	adds	r7, #8
 8003e0a:	46bd      	mov	sp, r7
 8003e0c:	bd80      	pop	{r7, pc}

08003e0e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003e0e:	b480      	push	{r7}
 8003e10:	b083      	sub	sp, #12
 8003e12:	af00      	add	r7, sp, #0
 8003e14:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003e16:	bf00      	nop
 8003e18:	370c      	adds	r7, #12
 8003e1a:	46bd      	mov	sp, r7
 8003e1c:	bc80      	pop	{r7}
 8003e1e:	4770      	bx	lr

08003e20 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003e20:	b580      	push	{r7, lr}
 8003e22:	b084      	sub	sp, #16
 8003e24:	af00      	add	r7, sp, #0
 8003e26:	6078      	str	r0, [r7, #4]
 8003e28:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003e2a:	683b      	ldr	r3, [r7, #0]
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d109      	bne.n	8003e44 <HAL_TIM_PWM_Start+0x24>
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003e36:	b2db      	uxtb	r3, r3
 8003e38:	2b01      	cmp	r3, #1
 8003e3a:	bf14      	ite	ne
 8003e3c:	2301      	movne	r3, #1
 8003e3e:	2300      	moveq	r3, #0
 8003e40:	b2db      	uxtb	r3, r3
 8003e42:	e022      	b.n	8003e8a <HAL_TIM_PWM_Start+0x6a>
 8003e44:	683b      	ldr	r3, [r7, #0]
 8003e46:	2b04      	cmp	r3, #4
 8003e48:	d109      	bne.n	8003e5e <HAL_TIM_PWM_Start+0x3e>
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003e50:	b2db      	uxtb	r3, r3
 8003e52:	2b01      	cmp	r3, #1
 8003e54:	bf14      	ite	ne
 8003e56:	2301      	movne	r3, #1
 8003e58:	2300      	moveq	r3, #0
 8003e5a:	b2db      	uxtb	r3, r3
 8003e5c:	e015      	b.n	8003e8a <HAL_TIM_PWM_Start+0x6a>
 8003e5e:	683b      	ldr	r3, [r7, #0]
 8003e60:	2b08      	cmp	r3, #8
 8003e62:	d109      	bne.n	8003e78 <HAL_TIM_PWM_Start+0x58>
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003e6a:	b2db      	uxtb	r3, r3
 8003e6c:	2b01      	cmp	r3, #1
 8003e6e:	bf14      	ite	ne
 8003e70:	2301      	movne	r3, #1
 8003e72:	2300      	moveq	r3, #0
 8003e74:	b2db      	uxtb	r3, r3
 8003e76:	e008      	b.n	8003e8a <HAL_TIM_PWM_Start+0x6a>
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003e7e:	b2db      	uxtb	r3, r3
 8003e80:	2b01      	cmp	r3, #1
 8003e82:	bf14      	ite	ne
 8003e84:	2301      	movne	r3, #1
 8003e86:	2300      	moveq	r3, #0
 8003e88:	b2db      	uxtb	r3, r3
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d001      	beq.n	8003e92 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8003e8e:	2301      	movs	r3, #1
 8003e90:	e072      	b.n	8003f78 <HAL_TIM_PWM_Start+0x158>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003e92:	683b      	ldr	r3, [r7, #0]
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d104      	bne.n	8003ea2 <HAL_TIM_PWM_Start+0x82>
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	2202      	movs	r2, #2
 8003e9c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003ea0:	e013      	b.n	8003eca <HAL_TIM_PWM_Start+0xaa>
 8003ea2:	683b      	ldr	r3, [r7, #0]
 8003ea4:	2b04      	cmp	r3, #4
 8003ea6:	d104      	bne.n	8003eb2 <HAL_TIM_PWM_Start+0x92>
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	2202      	movs	r2, #2
 8003eac:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003eb0:	e00b      	b.n	8003eca <HAL_TIM_PWM_Start+0xaa>
 8003eb2:	683b      	ldr	r3, [r7, #0]
 8003eb4:	2b08      	cmp	r3, #8
 8003eb6:	d104      	bne.n	8003ec2 <HAL_TIM_PWM_Start+0xa2>
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	2202      	movs	r2, #2
 8003ebc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003ec0:	e003      	b.n	8003eca <HAL_TIM_PWM_Start+0xaa>
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	2202      	movs	r2, #2
 8003ec6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	2201      	movs	r2, #1
 8003ed0:	6839      	ldr	r1, [r7, #0]
 8003ed2:	4618      	mov	r0, r3
 8003ed4:	f000 fef8 	bl	8004cc8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	4a28      	ldr	r2, [pc, #160]	; (8003f80 <HAL_TIM_PWM_Start+0x160>)
 8003ede:	4293      	cmp	r3, r2
 8003ee0:	d004      	beq.n	8003eec <HAL_TIM_PWM_Start+0xcc>
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	4a27      	ldr	r2, [pc, #156]	; (8003f84 <HAL_TIM_PWM_Start+0x164>)
 8003ee8:	4293      	cmp	r3, r2
 8003eea:	d101      	bne.n	8003ef0 <HAL_TIM_PWM_Start+0xd0>
 8003eec:	2301      	movs	r3, #1
 8003eee:	e000      	b.n	8003ef2 <HAL_TIM_PWM_Start+0xd2>
 8003ef0:	2300      	movs	r3, #0
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d007      	beq.n	8003f06 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003f04:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	4a1d      	ldr	r2, [pc, #116]	; (8003f80 <HAL_TIM_PWM_Start+0x160>)
 8003f0c:	4293      	cmp	r3, r2
 8003f0e:	d018      	beq.n	8003f42 <HAL_TIM_PWM_Start+0x122>
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	4a1b      	ldr	r2, [pc, #108]	; (8003f84 <HAL_TIM_PWM_Start+0x164>)
 8003f16:	4293      	cmp	r3, r2
 8003f18:	d013      	beq.n	8003f42 <HAL_TIM_PWM_Start+0x122>
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003f22:	d00e      	beq.n	8003f42 <HAL_TIM_PWM_Start+0x122>
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	4a17      	ldr	r2, [pc, #92]	; (8003f88 <HAL_TIM_PWM_Start+0x168>)
 8003f2a:	4293      	cmp	r3, r2
 8003f2c:	d009      	beq.n	8003f42 <HAL_TIM_PWM_Start+0x122>
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	4a16      	ldr	r2, [pc, #88]	; (8003f8c <HAL_TIM_PWM_Start+0x16c>)
 8003f34:	4293      	cmp	r3, r2
 8003f36:	d004      	beq.n	8003f42 <HAL_TIM_PWM_Start+0x122>
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	4a14      	ldr	r2, [pc, #80]	; (8003f90 <HAL_TIM_PWM_Start+0x170>)
 8003f3e:	4293      	cmp	r3, r2
 8003f40:	d111      	bne.n	8003f66 <HAL_TIM_PWM_Start+0x146>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	689b      	ldr	r3, [r3, #8]
 8003f48:	f003 0307 	and.w	r3, r3, #7
 8003f4c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	2b06      	cmp	r3, #6
 8003f52:	d010      	beq.n	8003f76 <HAL_TIM_PWM_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	681a      	ldr	r2, [r3, #0]
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	f042 0201 	orr.w	r2, r2, #1
 8003f62:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003f64:	e007      	b.n	8003f76 <HAL_TIM_PWM_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	681a      	ldr	r2, [r3, #0]
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	f042 0201 	orr.w	r2, r2, #1
 8003f74:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003f76:	2300      	movs	r3, #0
}
 8003f78:	4618      	mov	r0, r3
 8003f7a:	3710      	adds	r7, #16
 8003f7c:	46bd      	mov	sp, r7
 8003f7e:	bd80      	pop	{r7, pc}
 8003f80:	40012c00 	.word	0x40012c00
 8003f84:	40013400 	.word	0x40013400
 8003f88:	40000400 	.word	0x40000400
 8003f8c:	40000800 	.word	0x40000800
 8003f90:	40000c00 	.word	0x40000c00

08003f94 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8003f94:	b580      	push	{r7, lr}
 8003f96:	b086      	sub	sp, #24
 8003f98:	af00      	add	r7, sp, #0
 8003f9a:	6078      	str	r0, [r7, #4]
 8003f9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d101      	bne.n	8003fa8 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8003fa4:	2301      	movs	r3, #1
 8003fa6:	e093      	b.n	80040d0 <HAL_TIM_Encoder_Init+0x13c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003fae:	b2db      	uxtb	r3, r3
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d106      	bne.n	8003fc2 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	2200      	movs	r2, #0
 8003fb8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8003fbc:	6878      	ldr	r0, [r7, #4]
 8003fbe:	f7fd fd2b 	bl	8001a18 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	2202      	movs	r2, #2
 8003fc6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	689b      	ldr	r3, [r3, #8]
 8003fd0:	687a      	ldr	r2, [r7, #4]
 8003fd2:	6812      	ldr	r2, [r2, #0]
 8003fd4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003fd8:	f023 0307 	bic.w	r3, r3, #7
 8003fdc:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681a      	ldr	r2, [r3, #0]
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	3304      	adds	r3, #4
 8003fe6:	4619      	mov	r1, r3
 8003fe8:	4610      	mov	r0, r2
 8003fea:	f000 fbb1 	bl	8004750 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	689b      	ldr	r3, [r3, #8]
 8003ff4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	699b      	ldr	r3, [r3, #24]
 8003ffc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	6a1b      	ldr	r3, [r3, #32]
 8004004:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8004006:	683b      	ldr	r3, [r7, #0]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	697a      	ldr	r2, [r7, #20]
 800400c:	4313      	orrs	r3, r2
 800400e:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8004010:	693b      	ldr	r3, [r7, #16]
 8004012:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004016:	f023 0303 	bic.w	r3, r3, #3
 800401a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800401c:	683b      	ldr	r3, [r7, #0]
 800401e:	689a      	ldr	r2, [r3, #8]
 8004020:	683b      	ldr	r3, [r7, #0]
 8004022:	699b      	ldr	r3, [r3, #24]
 8004024:	021b      	lsls	r3, r3, #8
 8004026:	4313      	orrs	r3, r2
 8004028:	693a      	ldr	r2, [r7, #16]
 800402a:	4313      	orrs	r3, r2
 800402c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800402e:	693b      	ldr	r3, [r7, #16]
 8004030:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8004034:	f023 030c 	bic.w	r3, r3, #12
 8004038:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800403a:	693b      	ldr	r3, [r7, #16]
 800403c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004040:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004044:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8004046:	683b      	ldr	r3, [r7, #0]
 8004048:	68da      	ldr	r2, [r3, #12]
 800404a:	683b      	ldr	r3, [r7, #0]
 800404c:	69db      	ldr	r3, [r3, #28]
 800404e:	021b      	lsls	r3, r3, #8
 8004050:	4313      	orrs	r3, r2
 8004052:	693a      	ldr	r2, [r7, #16]
 8004054:	4313      	orrs	r3, r2
 8004056:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8004058:	683b      	ldr	r3, [r7, #0]
 800405a:	691b      	ldr	r3, [r3, #16]
 800405c:	011a      	lsls	r2, r3, #4
 800405e:	683b      	ldr	r3, [r7, #0]
 8004060:	6a1b      	ldr	r3, [r3, #32]
 8004062:	031b      	lsls	r3, r3, #12
 8004064:	4313      	orrs	r3, r2
 8004066:	693a      	ldr	r2, [r7, #16]
 8004068:	4313      	orrs	r3, r2
 800406a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8004072:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8004074:	683b      	ldr	r3, [r7, #0]
 8004076:	685a      	ldr	r2, [r3, #4]
 8004078:	683b      	ldr	r3, [r7, #0]
 800407a:	695b      	ldr	r3, [r3, #20]
 800407c:	011b      	lsls	r3, r3, #4
 800407e:	4313      	orrs	r3, r2
 8004080:	68fa      	ldr	r2, [r7, #12]
 8004082:	4313      	orrs	r3, r2
 8004084:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	697a      	ldr	r2, [r7, #20]
 800408c:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	693a      	ldr	r2, [r7, #16]
 8004094:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	68fa      	ldr	r2, [r7, #12]
 800409c:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	2201      	movs	r2, #1
 80040a2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	2201      	movs	r2, #1
 80040aa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	2201      	movs	r2, #1
 80040b2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	2201      	movs	r2, #1
 80040ba:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	2201      	movs	r2, #1
 80040c2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	2201      	movs	r2, #1
 80040ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80040ce:	2300      	movs	r3, #0
}
 80040d0:	4618      	mov	r0, r3
 80040d2:	3718      	adds	r7, #24
 80040d4:	46bd      	mov	sp, r7
 80040d6:	bd80      	pop	{r7, pc}

080040d8 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80040d8:	b580      	push	{r7, lr}
 80040da:	b084      	sub	sp, #16
 80040dc:	af00      	add	r7, sp, #0
 80040de:	6078      	str	r0, [r7, #4]
 80040e0:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80040e8:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80040f0:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80040f8:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8004100:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8004102:	683b      	ldr	r3, [r7, #0]
 8004104:	2b00      	cmp	r3, #0
 8004106:	d110      	bne.n	800412a <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004108:	7bfb      	ldrb	r3, [r7, #15]
 800410a:	2b01      	cmp	r3, #1
 800410c:	d102      	bne.n	8004114 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800410e:	7b7b      	ldrb	r3, [r7, #13]
 8004110:	2b01      	cmp	r3, #1
 8004112:	d001      	beq.n	8004118 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8004114:	2301      	movs	r3, #1
 8004116:	e069      	b.n	80041ec <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	2202      	movs	r2, #2
 800411c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	2202      	movs	r2, #2
 8004124:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004128:	e031      	b.n	800418e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800412a:	683b      	ldr	r3, [r7, #0]
 800412c:	2b04      	cmp	r3, #4
 800412e:	d110      	bne.n	8004152 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004130:	7bbb      	ldrb	r3, [r7, #14]
 8004132:	2b01      	cmp	r3, #1
 8004134:	d102      	bne.n	800413c <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8004136:	7b3b      	ldrb	r3, [r7, #12]
 8004138:	2b01      	cmp	r3, #1
 800413a:	d001      	beq.n	8004140 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 800413c:	2301      	movs	r3, #1
 800413e:	e055      	b.n	80041ec <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	2202      	movs	r2, #2
 8004144:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	2202      	movs	r2, #2
 800414c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004150:	e01d      	b.n	800418e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004152:	7bfb      	ldrb	r3, [r7, #15]
 8004154:	2b01      	cmp	r3, #1
 8004156:	d108      	bne.n	800416a <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004158:	7bbb      	ldrb	r3, [r7, #14]
 800415a:	2b01      	cmp	r3, #1
 800415c:	d105      	bne.n	800416a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800415e:	7b7b      	ldrb	r3, [r7, #13]
 8004160:	2b01      	cmp	r3, #1
 8004162:	d102      	bne.n	800416a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8004164:	7b3b      	ldrb	r3, [r7, #12]
 8004166:	2b01      	cmp	r3, #1
 8004168:	d001      	beq.n	800416e <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800416a:	2301      	movs	r3, #1
 800416c:	e03e      	b.n	80041ec <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	2202      	movs	r2, #2
 8004172:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	2202      	movs	r2, #2
 800417a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	2202      	movs	r2, #2
 8004182:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	2202      	movs	r2, #2
 800418a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800418e:	683b      	ldr	r3, [r7, #0]
 8004190:	2b00      	cmp	r3, #0
 8004192:	d003      	beq.n	800419c <HAL_TIM_Encoder_Start+0xc4>
 8004194:	683b      	ldr	r3, [r7, #0]
 8004196:	2b04      	cmp	r3, #4
 8004198:	d008      	beq.n	80041ac <HAL_TIM_Encoder_Start+0xd4>
 800419a:	e00f      	b.n	80041bc <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	2201      	movs	r2, #1
 80041a2:	2100      	movs	r1, #0
 80041a4:	4618      	mov	r0, r3
 80041a6:	f000 fd8f 	bl	8004cc8 <TIM_CCxChannelCmd>
      break;
 80041aa:	e016      	b.n	80041da <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	2201      	movs	r2, #1
 80041b2:	2104      	movs	r1, #4
 80041b4:	4618      	mov	r0, r3
 80041b6:	f000 fd87 	bl	8004cc8 <TIM_CCxChannelCmd>
      break;
 80041ba:	e00e      	b.n	80041da <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	2201      	movs	r2, #1
 80041c2:	2100      	movs	r1, #0
 80041c4:	4618      	mov	r0, r3
 80041c6:	f000 fd7f 	bl	8004cc8 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	2201      	movs	r2, #1
 80041d0:	2104      	movs	r1, #4
 80041d2:	4618      	mov	r0, r3
 80041d4:	f000 fd78 	bl	8004cc8 <TIM_CCxChannelCmd>
      break;
 80041d8:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	681a      	ldr	r2, [r3, #0]
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	f042 0201 	orr.w	r2, r2, #1
 80041e8:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80041ea:	2300      	movs	r3, #0
}
 80041ec:	4618      	mov	r0, r3
 80041ee:	3710      	adds	r7, #16
 80041f0:	46bd      	mov	sp, r7
 80041f2:	bd80      	pop	{r7, pc}

080041f4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80041f4:	b580      	push	{r7, lr}
 80041f6:	b082      	sub	sp, #8
 80041f8:	af00      	add	r7, sp, #0
 80041fa:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	691b      	ldr	r3, [r3, #16]
 8004202:	f003 0302 	and.w	r3, r3, #2
 8004206:	2b02      	cmp	r3, #2
 8004208:	d122      	bne.n	8004250 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	68db      	ldr	r3, [r3, #12]
 8004210:	f003 0302 	and.w	r3, r3, #2
 8004214:	2b02      	cmp	r3, #2
 8004216:	d11b      	bne.n	8004250 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	f06f 0202 	mvn.w	r2, #2
 8004220:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	2201      	movs	r2, #1
 8004226:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	699b      	ldr	r3, [r3, #24]
 800422e:	f003 0303 	and.w	r3, r3, #3
 8004232:	2b00      	cmp	r3, #0
 8004234:	d003      	beq.n	800423e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004236:	6878      	ldr	r0, [r7, #4]
 8004238:	f000 fa6f 	bl	800471a <HAL_TIM_IC_CaptureCallback>
 800423c:	e005      	b.n	800424a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800423e:	6878      	ldr	r0, [r7, #4]
 8004240:	f000 fa62 	bl	8004708 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004244:	6878      	ldr	r0, [r7, #4]
 8004246:	f000 fa71 	bl	800472c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	2200      	movs	r2, #0
 800424e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	691b      	ldr	r3, [r3, #16]
 8004256:	f003 0304 	and.w	r3, r3, #4
 800425a:	2b04      	cmp	r3, #4
 800425c:	d122      	bne.n	80042a4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	68db      	ldr	r3, [r3, #12]
 8004264:	f003 0304 	and.w	r3, r3, #4
 8004268:	2b04      	cmp	r3, #4
 800426a:	d11b      	bne.n	80042a4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	f06f 0204 	mvn.w	r2, #4
 8004274:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	2202      	movs	r2, #2
 800427a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	699b      	ldr	r3, [r3, #24]
 8004282:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004286:	2b00      	cmp	r3, #0
 8004288:	d003      	beq.n	8004292 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800428a:	6878      	ldr	r0, [r7, #4]
 800428c:	f000 fa45 	bl	800471a <HAL_TIM_IC_CaptureCallback>
 8004290:	e005      	b.n	800429e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004292:	6878      	ldr	r0, [r7, #4]
 8004294:	f000 fa38 	bl	8004708 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004298:	6878      	ldr	r0, [r7, #4]
 800429a:	f000 fa47 	bl	800472c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	2200      	movs	r2, #0
 80042a2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	691b      	ldr	r3, [r3, #16]
 80042aa:	f003 0308 	and.w	r3, r3, #8
 80042ae:	2b08      	cmp	r3, #8
 80042b0:	d122      	bne.n	80042f8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	68db      	ldr	r3, [r3, #12]
 80042b8:	f003 0308 	and.w	r3, r3, #8
 80042bc:	2b08      	cmp	r3, #8
 80042be:	d11b      	bne.n	80042f8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	f06f 0208 	mvn.w	r2, #8
 80042c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	2204      	movs	r2, #4
 80042ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	69db      	ldr	r3, [r3, #28]
 80042d6:	f003 0303 	and.w	r3, r3, #3
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d003      	beq.n	80042e6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80042de:	6878      	ldr	r0, [r7, #4]
 80042e0:	f000 fa1b 	bl	800471a <HAL_TIM_IC_CaptureCallback>
 80042e4:	e005      	b.n	80042f2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80042e6:	6878      	ldr	r0, [r7, #4]
 80042e8:	f000 fa0e 	bl	8004708 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80042ec:	6878      	ldr	r0, [r7, #4]
 80042ee:	f000 fa1d 	bl	800472c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	2200      	movs	r2, #0
 80042f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	691b      	ldr	r3, [r3, #16]
 80042fe:	f003 0310 	and.w	r3, r3, #16
 8004302:	2b10      	cmp	r3, #16
 8004304:	d122      	bne.n	800434c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	68db      	ldr	r3, [r3, #12]
 800430c:	f003 0310 	and.w	r3, r3, #16
 8004310:	2b10      	cmp	r3, #16
 8004312:	d11b      	bne.n	800434c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	f06f 0210 	mvn.w	r2, #16
 800431c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	2208      	movs	r2, #8
 8004322:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	69db      	ldr	r3, [r3, #28]
 800432a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800432e:	2b00      	cmp	r3, #0
 8004330:	d003      	beq.n	800433a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004332:	6878      	ldr	r0, [r7, #4]
 8004334:	f000 f9f1 	bl	800471a <HAL_TIM_IC_CaptureCallback>
 8004338:	e005      	b.n	8004346 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800433a:	6878      	ldr	r0, [r7, #4]
 800433c:	f000 f9e4 	bl	8004708 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004340:	6878      	ldr	r0, [r7, #4]
 8004342:	f000 f9f3 	bl	800472c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	2200      	movs	r2, #0
 800434a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	691b      	ldr	r3, [r3, #16]
 8004352:	f003 0301 	and.w	r3, r3, #1
 8004356:	2b01      	cmp	r3, #1
 8004358:	d10e      	bne.n	8004378 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	68db      	ldr	r3, [r3, #12]
 8004360:	f003 0301 	and.w	r3, r3, #1
 8004364:	2b01      	cmp	r3, #1
 8004366:	d107      	bne.n	8004378 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	f06f 0201 	mvn.w	r2, #1
 8004370:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004372:	6878      	ldr	r0, [r7, #4]
 8004374:	f7fc fe0a 	bl	8000f8c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	691b      	ldr	r3, [r3, #16]
 800437e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004382:	2b80      	cmp	r3, #128	; 0x80
 8004384:	d10e      	bne.n	80043a4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	68db      	ldr	r3, [r3, #12]
 800438c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004390:	2b80      	cmp	r3, #128	; 0x80
 8004392:	d107      	bne.n	80043a4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800439c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800439e:	6878      	ldr	r0, [r7, #4]
 80043a0:	f000 fd7c 	bl	8004e9c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	691b      	ldr	r3, [r3, #16]
 80043aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80043ae:	2b40      	cmp	r3, #64	; 0x40
 80043b0:	d10e      	bne.n	80043d0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	68db      	ldr	r3, [r3, #12]
 80043b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80043bc:	2b40      	cmp	r3, #64	; 0x40
 80043be:	d107      	bne.n	80043d0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80043c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80043ca:	6878      	ldr	r0, [r7, #4]
 80043cc:	f000 f9b7 	bl	800473e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	691b      	ldr	r3, [r3, #16]
 80043d6:	f003 0320 	and.w	r3, r3, #32
 80043da:	2b20      	cmp	r3, #32
 80043dc:	d10e      	bne.n	80043fc <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	68db      	ldr	r3, [r3, #12]
 80043e4:	f003 0320 	and.w	r3, r3, #32
 80043e8:	2b20      	cmp	r3, #32
 80043ea:	d107      	bne.n	80043fc <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	f06f 0220 	mvn.w	r2, #32
 80043f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80043f6:	6878      	ldr	r0, [r7, #4]
 80043f8:	f000 fd47 	bl	8004e8a <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80043fc:	bf00      	nop
 80043fe:	3708      	adds	r7, #8
 8004400:	46bd      	mov	sp, r7
 8004402:	bd80      	pop	{r7, pc}

08004404 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004404:	b580      	push	{r7, lr}
 8004406:	b084      	sub	sp, #16
 8004408:	af00      	add	r7, sp, #0
 800440a:	60f8      	str	r0, [r7, #12]
 800440c:	60b9      	str	r1, [r7, #8]
 800440e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004416:	2b01      	cmp	r3, #1
 8004418:	d101      	bne.n	800441e <HAL_TIM_PWM_ConfigChannel+0x1a>
 800441a:	2302      	movs	r3, #2
 800441c:	e0ac      	b.n	8004578 <HAL_TIM_PWM_ConfigChannel+0x174>
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	2201      	movs	r2, #1
 8004422:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	2b0c      	cmp	r3, #12
 800442a:	f200 809f 	bhi.w	800456c <HAL_TIM_PWM_ConfigChannel+0x168>
 800442e:	a201      	add	r2, pc, #4	; (adr r2, 8004434 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8004430:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004434:	08004469 	.word	0x08004469
 8004438:	0800456d 	.word	0x0800456d
 800443c:	0800456d 	.word	0x0800456d
 8004440:	0800456d 	.word	0x0800456d
 8004444:	080044a9 	.word	0x080044a9
 8004448:	0800456d 	.word	0x0800456d
 800444c:	0800456d 	.word	0x0800456d
 8004450:	0800456d 	.word	0x0800456d
 8004454:	080044eb 	.word	0x080044eb
 8004458:	0800456d 	.word	0x0800456d
 800445c:	0800456d 	.word	0x0800456d
 8004460:	0800456d 	.word	0x0800456d
 8004464:	0800452b 	.word	0x0800452b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	68b9      	ldr	r1, [r7, #8]
 800446e:	4618      	mov	r0, r3
 8004470:	f000 f9e8 	bl	8004844 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	699a      	ldr	r2, [r3, #24]
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	f042 0208 	orr.w	r2, r2, #8
 8004482:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	699a      	ldr	r2, [r3, #24]
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	f022 0204 	bic.w	r2, r2, #4
 8004492:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	6999      	ldr	r1, [r3, #24]
 800449a:	68bb      	ldr	r3, [r7, #8]
 800449c:	691a      	ldr	r2, [r3, #16]
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	430a      	orrs	r2, r1
 80044a4:	619a      	str	r2, [r3, #24]
      break;
 80044a6:	e062      	b.n	800456e <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	68b9      	ldr	r1, [r7, #8]
 80044ae:	4618      	mov	r0, r3
 80044b0:	f000 fa38 	bl	8004924 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	699a      	ldr	r2, [r3, #24]
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80044c2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	699a      	ldr	r2, [r3, #24]
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80044d2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	6999      	ldr	r1, [r3, #24]
 80044da:	68bb      	ldr	r3, [r7, #8]
 80044dc:	691b      	ldr	r3, [r3, #16]
 80044de:	021a      	lsls	r2, r3, #8
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	430a      	orrs	r2, r1
 80044e6:	619a      	str	r2, [r3, #24]
      break;
 80044e8:	e041      	b.n	800456e <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	68b9      	ldr	r1, [r7, #8]
 80044f0:	4618      	mov	r0, r3
 80044f2:	f000 fa8b 	bl	8004a0c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	69da      	ldr	r2, [r3, #28]
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	f042 0208 	orr.w	r2, r2, #8
 8004504:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	69da      	ldr	r2, [r3, #28]
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	f022 0204 	bic.w	r2, r2, #4
 8004514:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	69d9      	ldr	r1, [r3, #28]
 800451c:	68bb      	ldr	r3, [r7, #8]
 800451e:	691a      	ldr	r2, [r3, #16]
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	430a      	orrs	r2, r1
 8004526:	61da      	str	r2, [r3, #28]
      break;
 8004528:	e021      	b.n	800456e <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	68b9      	ldr	r1, [r7, #8]
 8004530:	4618      	mov	r0, r3
 8004532:	f000 fadf 	bl	8004af4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	69da      	ldr	r2, [r3, #28]
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004544:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	69da      	ldr	r2, [r3, #28]
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004554:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	69d9      	ldr	r1, [r3, #28]
 800455c:	68bb      	ldr	r3, [r7, #8]
 800455e:	691b      	ldr	r3, [r3, #16]
 8004560:	021a      	lsls	r2, r3, #8
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	430a      	orrs	r2, r1
 8004568:	61da      	str	r2, [r3, #28]
      break;
 800456a:	e000      	b.n	800456e <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 800456c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	2200      	movs	r2, #0
 8004572:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004576:	2300      	movs	r3, #0
}
 8004578:	4618      	mov	r0, r3
 800457a:	3710      	adds	r7, #16
 800457c:	46bd      	mov	sp, r7
 800457e:	bd80      	pop	{r7, pc}

08004580 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004580:	b580      	push	{r7, lr}
 8004582:	b084      	sub	sp, #16
 8004584:	af00      	add	r7, sp, #0
 8004586:	6078      	str	r0, [r7, #4]
 8004588:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004590:	2b01      	cmp	r3, #1
 8004592:	d101      	bne.n	8004598 <HAL_TIM_ConfigClockSource+0x18>
 8004594:	2302      	movs	r3, #2
 8004596:	e0b3      	b.n	8004700 <HAL_TIM_ConfigClockSource+0x180>
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	2201      	movs	r2, #1
 800459c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	2202      	movs	r2, #2
 80045a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	689b      	ldr	r3, [r3, #8]
 80045ae:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80045b6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80045be:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	68fa      	ldr	r2, [r7, #12]
 80045c6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80045c8:	683b      	ldr	r3, [r7, #0]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80045d0:	d03e      	beq.n	8004650 <HAL_TIM_ConfigClockSource+0xd0>
 80045d2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80045d6:	f200 8087 	bhi.w	80046e8 <HAL_TIM_ConfigClockSource+0x168>
 80045da:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80045de:	f000 8085 	beq.w	80046ec <HAL_TIM_ConfigClockSource+0x16c>
 80045e2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80045e6:	d87f      	bhi.n	80046e8 <HAL_TIM_ConfigClockSource+0x168>
 80045e8:	2b70      	cmp	r3, #112	; 0x70
 80045ea:	d01a      	beq.n	8004622 <HAL_TIM_ConfigClockSource+0xa2>
 80045ec:	2b70      	cmp	r3, #112	; 0x70
 80045ee:	d87b      	bhi.n	80046e8 <HAL_TIM_ConfigClockSource+0x168>
 80045f0:	2b60      	cmp	r3, #96	; 0x60
 80045f2:	d050      	beq.n	8004696 <HAL_TIM_ConfigClockSource+0x116>
 80045f4:	2b60      	cmp	r3, #96	; 0x60
 80045f6:	d877      	bhi.n	80046e8 <HAL_TIM_ConfigClockSource+0x168>
 80045f8:	2b50      	cmp	r3, #80	; 0x50
 80045fa:	d03c      	beq.n	8004676 <HAL_TIM_ConfigClockSource+0xf6>
 80045fc:	2b50      	cmp	r3, #80	; 0x50
 80045fe:	d873      	bhi.n	80046e8 <HAL_TIM_ConfigClockSource+0x168>
 8004600:	2b40      	cmp	r3, #64	; 0x40
 8004602:	d058      	beq.n	80046b6 <HAL_TIM_ConfigClockSource+0x136>
 8004604:	2b40      	cmp	r3, #64	; 0x40
 8004606:	d86f      	bhi.n	80046e8 <HAL_TIM_ConfigClockSource+0x168>
 8004608:	2b30      	cmp	r3, #48	; 0x30
 800460a:	d064      	beq.n	80046d6 <HAL_TIM_ConfigClockSource+0x156>
 800460c:	2b30      	cmp	r3, #48	; 0x30
 800460e:	d86b      	bhi.n	80046e8 <HAL_TIM_ConfigClockSource+0x168>
 8004610:	2b20      	cmp	r3, #32
 8004612:	d060      	beq.n	80046d6 <HAL_TIM_ConfigClockSource+0x156>
 8004614:	2b20      	cmp	r3, #32
 8004616:	d867      	bhi.n	80046e8 <HAL_TIM_ConfigClockSource+0x168>
 8004618:	2b00      	cmp	r3, #0
 800461a:	d05c      	beq.n	80046d6 <HAL_TIM_ConfigClockSource+0x156>
 800461c:	2b10      	cmp	r3, #16
 800461e:	d05a      	beq.n	80046d6 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8004620:	e062      	b.n	80046e8 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	6818      	ldr	r0, [r3, #0]
 8004626:	683b      	ldr	r3, [r7, #0]
 8004628:	6899      	ldr	r1, [r3, #8]
 800462a:	683b      	ldr	r3, [r7, #0]
 800462c:	685a      	ldr	r2, [r3, #4]
 800462e:	683b      	ldr	r3, [r7, #0]
 8004630:	68db      	ldr	r3, [r3, #12]
 8004632:	f000 fb2a 	bl	8004c8a <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	689b      	ldr	r3, [r3, #8]
 800463c:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004644:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	68fa      	ldr	r2, [r7, #12]
 800464c:	609a      	str	r2, [r3, #8]
      break;
 800464e:	e04e      	b.n	80046ee <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	6818      	ldr	r0, [r3, #0]
 8004654:	683b      	ldr	r3, [r7, #0]
 8004656:	6899      	ldr	r1, [r3, #8]
 8004658:	683b      	ldr	r3, [r7, #0]
 800465a:	685a      	ldr	r2, [r3, #4]
 800465c:	683b      	ldr	r3, [r7, #0]
 800465e:	68db      	ldr	r3, [r3, #12]
 8004660:	f000 fb13 	bl	8004c8a <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	689a      	ldr	r2, [r3, #8]
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004672:	609a      	str	r2, [r3, #8]
      break;
 8004674:	e03b      	b.n	80046ee <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	6818      	ldr	r0, [r3, #0]
 800467a:	683b      	ldr	r3, [r7, #0]
 800467c:	6859      	ldr	r1, [r3, #4]
 800467e:	683b      	ldr	r3, [r7, #0]
 8004680:	68db      	ldr	r3, [r3, #12]
 8004682:	461a      	mov	r2, r3
 8004684:	f000 fa8a 	bl	8004b9c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	2150      	movs	r1, #80	; 0x50
 800468e:	4618      	mov	r0, r3
 8004690:	f000 fae1 	bl	8004c56 <TIM_ITRx_SetConfig>
      break;
 8004694:	e02b      	b.n	80046ee <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	6818      	ldr	r0, [r3, #0]
 800469a:	683b      	ldr	r3, [r7, #0]
 800469c:	6859      	ldr	r1, [r3, #4]
 800469e:	683b      	ldr	r3, [r7, #0]
 80046a0:	68db      	ldr	r3, [r3, #12]
 80046a2:	461a      	mov	r2, r3
 80046a4:	f000 faa8 	bl	8004bf8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	2160      	movs	r1, #96	; 0x60
 80046ae:	4618      	mov	r0, r3
 80046b0:	f000 fad1 	bl	8004c56 <TIM_ITRx_SetConfig>
      break;
 80046b4:	e01b      	b.n	80046ee <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	6818      	ldr	r0, [r3, #0]
 80046ba:	683b      	ldr	r3, [r7, #0]
 80046bc:	6859      	ldr	r1, [r3, #4]
 80046be:	683b      	ldr	r3, [r7, #0]
 80046c0:	68db      	ldr	r3, [r3, #12]
 80046c2:	461a      	mov	r2, r3
 80046c4:	f000 fa6a 	bl	8004b9c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	2140      	movs	r1, #64	; 0x40
 80046ce:	4618      	mov	r0, r3
 80046d0:	f000 fac1 	bl	8004c56 <TIM_ITRx_SetConfig>
      break;
 80046d4:	e00b      	b.n	80046ee <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681a      	ldr	r2, [r3, #0]
 80046da:	683b      	ldr	r3, [r7, #0]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	4619      	mov	r1, r3
 80046e0:	4610      	mov	r0, r2
 80046e2:	f000 fab8 	bl	8004c56 <TIM_ITRx_SetConfig>
        break;
 80046e6:	e002      	b.n	80046ee <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80046e8:	bf00      	nop
 80046ea:	e000      	b.n	80046ee <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80046ec:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	2201      	movs	r2, #1
 80046f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	2200      	movs	r2, #0
 80046fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80046fe:	2300      	movs	r3, #0
}
 8004700:	4618      	mov	r0, r3
 8004702:	3710      	adds	r7, #16
 8004704:	46bd      	mov	sp, r7
 8004706:	bd80      	pop	{r7, pc}

08004708 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004708:	b480      	push	{r7}
 800470a:	b083      	sub	sp, #12
 800470c:	af00      	add	r7, sp, #0
 800470e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004710:	bf00      	nop
 8004712:	370c      	adds	r7, #12
 8004714:	46bd      	mov	sp, r7
 8004716:	bc80      	pop	{r7}
 8004718:	4770      	bx	lr

0800471a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800471a:	b480      	push	{r7}
 800471c:	b083      	sub	sp, #12
 800471e:	af00      	add	r7, sp, #0
 8004720:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004722:	bf00      	nop
 8004724:	370c      	adds	r7, #12
 8004726:	46bd      	mov	sp, r7
 8004728:	bc80      	pop	{r7}
 800472a:	4770      	bx	lr

0800472c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800472c:	b480      	push	{r7}
 800472e:	b083      	sub	sp, #12
 8004730:	af00      	add	r7, sp, #0
 8004732:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004734:	bf00      	nop
 8004736:	370c      	adds	r7, #12
 8004738:	46bd      	mov	sp, r7
 800473a:	bc80      	pop	{r7}
 800473c:	4770      	bx	lr

0800473e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800473e:	b480      	push	{r7}
 8004740:	b083      	sub	sp, #12
 8004742:	af00      	add	r7, sp, #0
 8004744:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004746:	bf00      	nop
 8004748:	370c      	adds	r7, #12
 800474a:	46bd      	mov	sp, r7
 800474c:	bc80      	pop	{r7}
 800474e:	4770      	bx	lr

08004750 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004750:	b480      	push	{r7}
 8004752:	b085      	sub	sp, #20
 8004754:	af00      	add	r7, sp, #0
 8004756:	6078      	str	r0, [r7, #4]
 8004758:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	4a33      	ldr	r2, [pc, #204]	; (8004830 <TIM_Base_SetConfig+0xe0>)
 8004764:	4293      	cmp	r3, r2
 8004766:	d013      	beq.n	8004790 <TIM_Base_SetConfig+0x40>
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	4a32      	ldr	r2, [pc, #200]	; (8004834 <TIM_Base_SetConfig+0xe4>)
 800476c:	4293      	cmp	r3, r2
 800476e:	d00f      	beq.n	8004790 <TIM_Base_SetConfig+0x40>
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004776:	d00b      	beq.n	8004790 <TIM_Base_SetConfig+0x40>
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	4a2f      	ldr	r2, [pc, #188]	; (8004838 <TIM_Base_SetConfig+0xe8>)
 800477c:	4293      	cmp	r3, r2
 800477e:	d007      	beq.n	8004790 <TIM_Base_SetConfig+0x40>
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	4a2e      	ldr	r2, [pc, #184]	; (800483c <TIM_Base_SetConfig+0xec>)
 8004784:	4293      	cmp	r3, r2
 8004786:	d003      	beq.n	8004790 <TIM_Base_SetConfig+0x40>
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	4a2d      	ldr	r2, [pc, #180]	; (8004840 <TIM_Base_SetConfig+0xf0>)
 800478c:	4293      	cmp	r3, r2
 800478e:	d108      	bne.n	80047a2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004796:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004798:	683b      	ldr	r3, [r7, #0]
 800479a:	685b      	ldr	r3, [r3, #4]
 800479c:	68fa      	ldr	r2, [r7, #12]
 800479e:	4313      	orrs	r3, r2
 80047a0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	4a22      	ldr	r2, [pc, #136]	; (8004830 <TIM_Base_SetConfig+0xe0>)
 80047a6:	4293      	cmp	r3, r2
 80047a8:	d013      	beq.n	80047d2 <TIM_Base_SetConfig+0x82>
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	4a21      	ldr	r2, [pc, #132]	; (8004834 <TIM_Base_SetConfig+0xe4>)
 80047ae:	4293      	cmp	r3, r2
 80047b0:	d00f      	beq.n	80047d2 <TIM_Base_SetConfig+0x82>
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80047b8:	d00b      	beq.n	80047d2 <TIM_Base_SetConfig+0x82>
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	4a1e      	ldr	r2, [pc, #120]	; (8004838 <TIM_Base_SetConfig+0xe8>)
 80047be:	4293      	cmp	r3, r2
 80047c0:	d007      	beq.n	80047d2 <TIM_Base_SetConfig+0x82>
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	4a1d      	ldr	r2, [pc, #116]	; (800483c <TIM_Base_SetConfig+0xec>)
 80047c6:	4293      	cmp	r3, r2
 80047c8:	d003      	beq.n	80047d2 <TIM_Base_SetConfig+0x82>
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	4a1c      	ldr	r2, [pc, #112]	; (8004840 <TIM_Base_SetConfig+0xf0>)
 80047ce:	4293      	cmp	r3, r2
 80047d0:	d108      	bne.n	80047e4 <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80047d8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80047da:	683b      	ldr	r3, [r7, #0]
 80047dc:	68db      	ldr	r3, [r3, #12]
 80047de:	68fa      	ldr	r2, [r7, #12]
 80047e0:	4313      	orrs	r3, r2
 80047e2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80047ea:	683b      	ldr	r3, [r7, #0]
 80047ec:	695b      	ldr	r3, [r3, #20]
 80047ee:	4313      	orrs	r3, r2
 80047f0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	68fa      	ldr	r2, [r7, #12]
 80047f6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80047f8:	683b      	ldr	r3, [r7, #0]
 80047fa:	689a      	ldr	r2, [r3, #8]
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004800:	683b      	ldr	r3, [r7, #0]
 8004802:	681a      	ldr	r2, [r3, #0]
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	4a09      	ldr	r2, [pc, #36]	; (8004830 <TIM_Base_SetConfig+0xe0>)
 800480c:	4293      	cmp	r3, r2
 800480e:	d003      	beq.n	8004818 <TIM_Base_SetConfig+0xc8>
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	4a08      	ldr	r2, [pc, #32]	; (8004834 <TIM_Base_SetConfig+0xe4>)
 8004814:	4293      	cmp	r3, r2
 8004816:	d103      	bne.n	8004820 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004818:	683b      	ldr	r3, [r7, #0]
 800481a:	691a      	ldr	r2, [r3, #16]
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	2201      	movs	r2, #1
 8004824:	615a      	str	r2, [r3, #20]
}
 8004826:	bf00      	nop
 8004828:	3714      	adds	r7, #20
 800482a:	46bd      	mov	sp, r7
 800482c:	bc80      	pop	{r7}
 800482e:	4770      	bx	lr
 8004830:	40012c00 	.word	0x40012c00
 8004834:	40013400 	.word	0x40013400
 8004838:	40000400 	.word	0x40000400
 800483c:	40000800 	.word	0x40000800
 8004840:	40000c00 	.word	0x40000c00

08004844 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004844:	b480      	push	{r7}
 8004846:	b087      	sub	sp, #28
 8004848:	af00      	add	r7, sp, #0
 800484a:	6078      	str	r0, [r7, #4]
 800484c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	6a1b      	ldr	r3, [r3, #32]
 8004852:	f023 0201 	bic.w	r2, r3, #1
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	6a1b      	ldr	r3, [r3, #32]
 800485e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	685b      	ldr	r3, [r3, #4]
 8004864:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	699b      	ldr	r3, [r3, #24]
 800486a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004872:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	f023 0303 	bic.w	r3, r3, #3
 800487a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800487c:	683b      	ldr	r3, [r7, #0]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	68fa      	ldr	r2, [r7, #12]
 8004882:	4313      	orrs	r3, r2
 8004884:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004886:	697b      	ldr	r3, [r7, #20]
 8004888:	f023 0302 	bic.w	r3, r3, #2
 800488c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800488e:	683b      	ldr	r3, [r7, #0]
 8004890:	689b      	ldr	r3, [r3, #8]
 8004892:	697a      	ldr	r2, [r7, #20]
 8004894:	4313      	orrs	r3, r2
 8004896:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	4a20      	ldr	r2, [pc, #128]	; (800491c <TIM_OC1_SetConfig+0xd8>)
 800489c:	4293      	cmp	r3, r2
 800489e:	d003      	beq.n	80048a8 <TIM_OC1_SetConfig+0x64>
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	4a1f      	ldr	r2, [pc, #124]	; (8004920 <TIM_OC1_SetConfig+0xdc>)
 80048a4:	4293      	cmp	r3, r2
 80048a6:	d10c      	bne.n	80048c2 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80048a8:	697b      	ldr	r3, [r7, #20]
 80048aa:	f023 0308 	bic.w	r3, r3, #8
 80048ae:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80048b0:	683b      	ldr	r3, [r7, #0]
 80048b2:	68db      	ldr	r3, [r3, #12]
 80048b4:	697a      	ldr	r2, [r7, #20]
 80048b6:	4313      	orrs	r3, r2
 80048b8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80048ba:	697b      	ldr	r3, [r7, #20]
 80048bc:	f023 0304 	bic.w	r3, r3, #4
 80048c0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	4a15      	ldr	r2, [pc, #84]	; (800491c <TIM_OC1_SetConfig+0xd8>)
 80048c6:	4293      	cmp	r3, r2
 80048c8:	d003      	beq.n	80048d2 <TIM_OC1_SetConfig+0x8e>
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	4a14      	ldr	r2, [pc, #80]	; (8004920 <TIM_OC1_SetConfig+0xdc>)
 80048ce:	4293      	cmp	r3, r2
 80048d0:	d111      	bne.n	80048f6 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80048d2:	693b      	ldr	r3, [r7, #16]
 80048d4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80048d8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80048da:	693b      	ldr	r3, [r7, #16]
 80048dc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80048e0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80048e2:	683b      	ldr	r3, [r7, #0]
 80048e4:	695b      	ldr	r3, [r3, #20]
 80048e6:	693a      	ldr	r2, [r7, #16]
 80048e8:	4313      	orrs	r3, r2
 80048ea:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80048ec:	683b      	ldr	r3, [r7, #0]
 80048ee:	699b      	ldr	r3, [r3, #24]
 80048f0:	693a      	ldr	r2, [r7, #16]
 80048f2:	4313      	orrs	r3, r2
 80048f4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	693a      	ldr	r2, [r7, #16]
 80048fa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	68fa      	ldr	r2, [r7, #12]
 8004900:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004902:	683b      	ldr	r3, [r7, #0]
 8004904:	685a      	ldr	r2, [r3, #4]
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	697a      	ldr	r2, [r7, #20]
 800490e:	621a      	str	r2, [r3, #32]
}
 8004910:	bf00      	nop
 8004912:	371c      	adds	r7, #28
 8004914:	46bd      	mov	sp, r7
 8004916:	bc80      	pop	{r7}
 8004918:	4770      	bx	lr
 800491a:	bf00      	nop
 800491c:	40012c00 	.word	0x40012c00
 8004920:	40013400 	.word	0x40013400

08004924 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004924:	b480      	push	{r7}
 8004926:	b087      	sub	sp, #28
 8004928:	af00      	add	r7, sp, #0
 800492a:	6078      	str	r0, [r7, #4]
 800492c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	6a1b      	ldr	r3, [r3, #32]
 8004932:	f023 0210 	bic.w	r2, r3, #16
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	6a1b      	ldr	r3, [r3, #32]
 800493e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	685b      	ldr	r3, [r3, #4]
 8004944:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	699b      	ldr	r3, [r3, #24]
 800494a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004952:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800495a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800495c:	683b      	ldr	r3, [r7, #0]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	021b      	lsls	r3, r3, #8
 8004962:	68fa      	ldr	r2, [r7, #12]
 8004964:	4313      	orrs	r3, r2
 8004966:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004968:	697b      	ldr	r3, [r7, #20]
 800496a:	f023 0320 	bic.w	r3, r3, #32
 800496e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004970:	683b      	ldr	r3, [r7, #0]
 8004972:	689b      	ldr	r3, [r3, #8]
 8004974:	011b      	lsls	r3, r3, #4
 8004976:	697a      	ldr	r2, [r7, #20]
 8004978:	4313      	orrs	r3, r2
 800497a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	4a21      	ldr	r2, [pc, #132]	; (8004a04 <TIM_OC2_SetConfig+0xe0>)
 8004980:	4293      	cmp	r3, r2
 8004982:	d003      	beq.n	800498c <TIM_OC2_SetConfig+0x68>
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	4a20      	ldr	r2, [pc, #128]	; (8004a08 <TIM_OC2_SetConfig+0xe4>)
 8004988:	4293      	cmp	r3, r2
 800498a:	d10d      	bne.n	80049a8 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800498c:	697b      	ldr	r3, [r7, #20]
 800498e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004992:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004994:	683b      	ldr	r3, [r7, #0]
 8004996:	68db      	ldr	r3, [r3, #12]
 8004998:	011b      	lsls	r3, r3, #4
 800499a:	697a      	ldr	r2, [r7, #20]
 800499c:	4313      	orrs	r3, r2
 800499e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80049a0:	697b      	ldr	r3, [r7, #20]
 80049a2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80049a6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	4a16      	ldr	r2, [pc, #88]	; (8004a04 <TIM_OC2_SetConfig+0xe0>)
 80049ac:	4293      	cmp	r3, r2
 80049ae:	d003      	beq.n	80049b8 <TIM_OC2_SetConfig+0x94>
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	4a15      	ldr	r2, [pc, #84]	; (8004a08 <TIM_OC2_SetConfig+0xe4>)
 80049b4:	4293      	cmp	r3, r2
 80049b6:	d113      	bne.n	80049e0 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80049b8:	693b      	ldr	r3, [r7, #16]
 80049ba:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80049be:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80049c0:	693b      	ldr	r3, [r7, #16]
 80049c2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80049c6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80049c8:	683b      	ldr	r3, [r7, #0]
 80049ca:	695b      	ldr	r3, [r3, #20]
 80049cc:	009b      	lsls	r3, r3, #2
 80049ce:	693a      	ldr	r2, [r7, #16]
 80049d0:	4313      	orrs	r3, r2
 80049d2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80049d4:	683b      	ldr	r3, [r7, #0]
 80049d6:	699b      	ldr	r3, [r3, #24]
 80049d8:	009b      	lsls	r3, r3, #2
 80049da:	693a      	ldr	r2, [r7, #16]
 80049dc:	4313      	orrs	r3, r2
 80049de:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	693a      	ldr	r2, [r7, #16]
 80049e4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	68fa      	ldr	r2, [r7, #12]
 80049ea:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80049ec:	683b      	ldr	r3, [r7, #0]
 80049ee:	685a      	ldr	r2, [r3, #4]
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	697a      	ldr	r2, [r7, #20]
 80049f8:	621a      	str	r2, [r3, #32]
}
 80049fa:	bf00      	nop
 80049fc:	371c      	adds	r7, #28
 80049fe:	46bd      	mov	sp, r7
 8004a00:	bc80      	pop	{r7}
 8004a02:	4770      	bx	lr
 8004a04:	40012c00 	.word	0x40012c00
 8004a08:	40013400 	.word	0x40013400

08004a0c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004a0c:	b480      	push	{r7}
 8004a0e:	b087      	sub	sp, #28
 8004a10:	af00      	add	r7, sp, #0
 8004a12:	6078      	str	r0, [r7, #4]
 8004a14:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	6a1b      	ldr	r3, [r3, #32]
 8004a1a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	6a1b      	ldr	r3, [r3, #32]
 8004a26:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	685b      	ldr	r3, [r3, #4]
 8004a2c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	69db      	ldr	r3, [r3, #28]
 8004a32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004a3a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	f023 0303 	bic.w	r3, r3, #3
 8004a42:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004a44:	683b      	ldr	r3, [r7, #0]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	68fa      	ldr	r2, [r7, #12]
 8004a4a:	4313      	orrs	r3, r2
 8004a4c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004a4e:	697b      	ldr	r3, [r7, #20]
 8004a50:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004a54:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004a56:	683b      	ldr	r3, [r7, #0]
 8004a58:	689b      	ldr	r3, [r3, #8]
 8004a5a:	021b      	lsls	r3, r3, #8
 8004a5c:	697a      	ldr	r2, [r7, #20]
 8004a5e:	4313      	orrs	r3, r2
 8004a60:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	4a21      	ldr	r2, [pc, #132]	; (8004aec <TIM_OC3_SetConfig+0xe0>)
 8004a66:	4293      	cmp	r3, r2
 8004a68:	d003      	beq.n	8004a72 <TIM_OC3_SetConfig+0x66>
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	4a20      	ldr	r2, [pc, #128]	; (8004af0 <TIM_OC3_SetConfig+0xe4>)
 8004a6e:	4293      	cmp	r3, r2
 8004a70:	d10d      	bne.n	8004a8e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004a72:	697b      	ldr	r3, [r7, #20]
 8004a74:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004a78:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004a7a:	683b      	ldr	r3, [r7, #0]
 8004a7c:	68db      	ldr	r3, [r3, #12]
 8004a7e:	021b      	lsls	r3, r3, #8
 8004a80:	697a      	ldr	r2, [r7, #20]
 8004a82:	4313      	orrs	r3, r2
 8004a84:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004a86:	697b      	ldr	r3, [r7, #20]
 8004a88:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004a8c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	4a16      	ldr	r2, [pc, #88]	; (8004aec <TIM_OC3_SetConfig+0xe0>)
 8004a92:	4293      	cmp	r3, r2
 8004a94:	d003      	beq.n	8004a9e <TIM_OC3_SetConfig+0x92>
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	4a15      	ldr	r2, [pc, #84]	; (8004af0 <TIM_OC3_SetConfig+0xe4>)
 8004a9a:	4293      	cmp	r3, r2
 8004a9c:	d113      	bne.n	8004ac6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004a9e:	693b      	ldr	r3, [r7, #16]
 8004aa0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004aa4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004aa6:	693b      	ldr	r3, [r7, #16]
 8004aa8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004aac:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004aae:	683b      	ldr	r3, [r7, #0]
 8004ab0:	695b      	ldr	r3, [r3, #20]
 8004ab2:	011b      	lsls	r3, r3, #4
 8004ab4:	693a      	ldr	r2, [r7, #16]
 8004ab6:	4313      	orrs	r3, r2
 8004ab8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004aba:	683b      	ldr	r3, [r7, #0]
 8004abc:	699b      	ldr	r3, [r3, #24]
 8004abe:	011b      	lsls	r3, r3, #4
 8004ac0:	693a      	ldr	r2, [r7, #16]
 8004ac2:	4313      	orrs	r3, r2
 8004ac4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	693a      	ldr	r2, [r7, #16]
 8004aca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	68fa      	ldr	r2, [r7, #12]
 8004ad0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004ad2:	683b      	ldr	r3, [r7, #0]
 8004ad4:	685a      	ldr	r2, [r3, #4]
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	697a      	ldr	r2, [r7, #20]
 8004ade:	621a      	str	r2, [r3, #32]
}
 8004ae0:	bf00      	nop
 8004ae2:	371c      	adds	r7, #28
 8004ae4:	46bd      	mov	sp, r7
 8004ae6:	bc80      	pop	{r7}
 8004ae8:	4770      	bx	lr
 8004aea:	bf00      	nop
 8004aec:	40012c00 	.word	0x40012c00
 8004af0:	40013400 	.word	0x40013400

08004af4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004af4:	b480      	push	{r7}
 8004af6:	b087      	sub	sp, #28
 8004af8:	af00      	add	r7, sp, #0
 8004afa:	6078      	str	r0, [r7, #4]
 8004afc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	6a1b      	ldr	r3, [r3, #32]
 8004b02:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	6a1b      	ldr	r3, [r3, #32]
 8004b0e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	685b      	ldr	r3, [r3, #4]
 8004b14:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	69db      	ldr	r3, [r3, #28]
 8004b1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004b22:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004b2a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004b2c:	683b      	ldr	r3, [r7, #0]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	021b      	lsls	r3, r3, #8
 8004b32:	68fa      	ldr	r2, [r7, #12]
 8004b34:	4313      	orrs	r3, r2
 8004b36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004b38:	693b      	ldr	r3, [r7, #16]
 8004b3a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004b3e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004b40:	683b      	ldr	r3, [r7, #0]
 8004b42:	689b      	ldr	r3, [r3, #8]
 8004b44:	031b      	lsls	r3, r3, #12
 8004b46:	693a      	ldr	r2, [r7, #16]
 8004b48:	4313      	orrs	r3, r2
 8004b4a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	4a11      	ldr	r2, [pc, #68]	; (8004b94 <TIM_OC4_SetConfig+0xa0>)
 8004b50:	4293      	cmp	r3, r2
 8004b52:	d003      	beq.n	8004b5c <TIM_OC4_SetConfig+0x68>
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	4a10      	ldr	r2, [pc, #64]	; (8004b98 <TIM_OC4_SetConfig+0xa4>)
 8004b58:	4293      	cmp	r3, r2
 8004b5a:	d109      	bne.n	8004b70 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004b5c:	697b      	ldr	r3, [r7, #20]
 8004b5e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004b62:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004b64:	683b      	ldr	r3, [r7, #0]
 8004b66:	695b      	ldr	r3, [r3, #20]
 8004b68:	019b      	lsls	r3, r3, #6
 8004b6a:	697a      	ldr	r2, [r7, #20]
 8004b6c:	4313      	orrs	r3, r2
 8004b6e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	697a      	ldr	r2, [r7, #20]
 8004b74:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	68fa      	ldr	r2, [r7, #12]
 8004b7a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004b7c:	683b      	ldr	r3, [r7, #0]
 8004b7e:	685a      	ldr	r2, [r3, #4]
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	693a      	ldr	r2, [r7, #16]
 8004b88:	621a      	str	r2, [r3, #32]
}
 8004b8a:	bf00      	nop
 8004b8c:	371c      	adds	r7, #28
 8004b8e:	46bd      	mov	sp, r7
 8004b90:	bc80      	pop	{r7}
 8004b92:	4770      	bx	lr
 8004b94:	40012c00 	.word	0x40012c00
 8004b98:	40013400 	.word	0x40013400

08004b9c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004b9c:	b480      	push	{r7}
 8004b9e:	b087      	sub	sp, #28
 8004ba0:	af00      	add	r7, sp, #0
 8004ba2:	60f8      	str	r0, [r7, #12]
 8004ba4:	60b9      	str	r1, [r7, #8]
 8004ba6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	6a1b      	ldr	r3, [r3, #32]
 8004bac:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	6a1b      	ldr	r3, [r3, #32]
 8004bb2:	f023 0201 	bic.w	r2, r3, #1
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	699b      	ldr	r3, [r3, #24]
 8004bbe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004bc0:	693b      	ldr	r3, [r7, #16]
 8004bc2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004bc6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	011b      	lsls	r3, r3, #4
 8004bcc:	693a      	ldr	r2, [r7, #16]
 8004bce:	4313      	orrs	r3, r2
 8004bd0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004bd2:	697b      	ldr	r3, [r7, #20]
 8004bd4:	f023 030a 	bic.w	r3, r3, #10
 8004bd8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004bda:	697a      	ldr	r2, [r7, #20]
 8004bdc:	68bb      	ldr	r3, [r7, #8]
 8004bde:	4313      	orrs	r3, r2
 8004be0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	693a      	ldr	r2, [r7, #16]
 8004be6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	697a      	ldr	r2, [r7, #20]
 8004bec:	621a      	str	r2, [r3, #32]
}
 8004bee:	bf00      	nop
 8004bf0:	371c      	adds	r7, #28
 8004bf2:	46bd      	mov	sp, r7
 8004bf4:	bc80      	pop	{r7}
 8004bf6:	4770      	bx	lr

08004bf8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004bf8:	b480      	push	{r7}
 8004bfa:	b087      	sub	sp, #28
 8004bfc:	af00      	add	r7, sp, #0
 8004bfe:	60f8      	str	r0, [r7, #12]
 8004c00:	60b9      	str	r1, [r7, #8]
 8004c02:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	6a1b      	ldr	r3, [r3, #32]
 8004c08:	f023 0210 	bic.w	r2, r3, #16
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	699b      	ldr	r3, [r3, #24]
 8004c14:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	6a1b      	ldr	r3, [r3, #32]
 8004c1a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004c1c:	697b      	ldr	r3, [r7, #20]
 8004c1e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004c22:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	031b      	lsls	r3, r3, #12
 8004c28:	697a      	ldr	r2, [r7, #20]
 8004c2a:	4313      	orrs	r3, r2
 8004c2c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004c2e:	693b      	ldr	r3, [r7, #16]
 8004c30:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004c34:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004c36:	68bb      	ldr	r3, [r7, #8]
 8004c38:	011b      	lsls	r3, r3, #4
 8004c3a:	693a      	ldr	r2, [r7, #16]
 8004c3c:	4313      	orrs	r3, r2
 8004c3e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	697a      	ldr	r2, [r7, #20]
 8004c44:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	693a      	ldr	r2, [r7, #16]
 8004c4a:	621a      	str	r2, [r3, #32]
}
 8004c4c:	bf00      	nop
 8004c4e:	371c      	adds	r7, #28
 8004c50:	46bd      	mov	sp, r7
 8004c52:	bc80      	pop	{r7}
 8004c54:	4770      	bx	lr

08004c56 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004c56:	b480      	push	{r7}
 8004c58:	b085      	sub	sp, #20
 8004c5a:	af00      	add	r7, sp, #0
 8004c5c:	6078      	str	r0, [r7, #4]
 8004c5e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	689b      	ldr	r3, [r3, #8]
 8004c64:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004c6c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004c6e:	683a      	ldr	r2, [r7, #0]
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	4313      	orrs	r3, r2
 8004c74:	f043 0307 	orr.w	r3, r3, #7
 8004c78:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	68fa      	ldr	r2, [r7, #12]
 8004c7e:	609a      	str	r2, [r3, #8]
}
 8004c80:	bf00      	nop
 8004c82:	3714      	adds	r7, #20
 8004c84:	46bd      	mov	sp, r7
 8004c86:	bc80      	pop	{r7}
 8004c88:	4770      	bx	lr

08004c8a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004c8a:	b480      	push	{r7}
 8004c8c:	b087      	sub	sp, #28
 8004c8e:	af00      	add	r7, sp, #0
 8004c90:	60f8      	str	r0, [r7, #12]
 8004c92:	60b9      	str	r1, [r7, #8]
 8004c94:	607a      	str	r2, [r7, #4]
 8004c96:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	689b      	ldr	r3, [r3, #8]
 8004c9c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004c9e:	697b      	ldr	r3, [r7, #20]
 8004ca0:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004ca4:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004ca6:	683b      	ldr	r3, [r7, #0]
 8004ca8:	021a      	lsls	r2, r3, #8
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	431a      	orrs	r2, r3
 8004cae:	68bb      	ldr	r3, [r7, #8]
 8004cb0:	4313      	orrs	r3, r2
 8004cb2:	697a      	ldr	r2, [r7, #20]
 8004cb4:	4313      	orrs	r3, r2
 8004cb6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	697a      	ldr	r2, [r7, #20]
 8004cbc:	609a      	str	r2, [r3, #8]
}
 8004cbe:	bf00      	nop
 8004cc0:	371c      	adds	r7, #28
 8004cc2:	46bd      	mov	sp, r7
 8004cc4:	bc80      	pop	{r7}
 8004cc6:	4770      	bx	lr

08004cc8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004cc8:	b480      	push	{r7}
 8004cca:	b087      	sub	sp, #28
 8004ccc:	af00      	add	r7, sp, #0
 8004cce:	60f8      	str	r0, [r7, #12]
 8004cd0:	60b9      	str	r1, [r7, #8]
 8004cd2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004cd4:	68bb      	ldr	r3, [r7, #8]
 8004cd6:	f003 031f 	and.w	r3, r3, #31
 8004cda:	2201      	movs	r2, #1
 8004cdc:	fa02 f303 	lsl.w	r3, r2, r3
 8004ce0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	6a1a      	ldr	r2, [r3, #32]
 8004ce6:	697b      	ldr	r3, [r7, #20]
 8004ce8:	43db      	mvns	r3, r3
 8004cea:	401a      	ands	r2, r3
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	6a1a      	ldr	r2, [r3, #32]
 8004cf4:	68bb      	ldr	r3, [r7, #8]
 8004cf6:	f003 031f 	and.w	r3, r3, #31
 8004cfa:	6879      	ldr	r1, [r7, #4]
 8004cfc:	fa01 f303 	lsl.w	r3, r1, r3
 8004d00:	431a      	orrs	r2, r3
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	621a      	str	r2, [r3, #32]
}
 8004d06:	bf00      	nop
 8004d08:	371c      	adds	r7, #28
 8004d0a:	46bd      	mov	sp, r7
 8004d0c:	bc80      	pop	{r7}
 8004d0e:	4770      	bx	lr

08004d10 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004d10:	b480      	push	{r7}
 8004d12:	b085      	sub	sp, #20
 8004d14:	af00      	add	r7, sp, #0
 8004d16:	6078      	str	r0, [r7, #4]
 8004d18:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004d20:	2b01      	cmp	r3, #1
 8004d22:	d101      	bne.n	8004d28 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004d24:	2302      	movs	r3, #2
 8004d26:	e050      	b.n	8004dca <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	2201      	movs	r2, #1
 8004d2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	2202      	movs	r2, #2
 8004d34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	685b      	ldr	r3, [r3, #4]
 8004d3e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	689b      	ldr	r3, [r3, #8]
 8004d46:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004d4e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004d50:	683b      	ldr	r3, [r7, #0]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	68fa      	ldr	r2, [r7, #12]
 8004d56:	4313      	orrs	r3, r2
 8004d58:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	68fa      	ldr	r2, [r7, #12]
 8004d60:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	4a1b      	ldr	r2, [pc, #108]	; (8004dd4 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8004d68:	4293      	cmp	r3, r2
 8004d6a:	d018      	beq.n	8004d9e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	4a19      	ldr	r2, [pc, #100]	; (8004dd8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004d72:	4293      	cmp	r3, r2
 8004d74:	d013      	beq.n	8004d9e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004d7e:	d00e      	beq.n	8004d9e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	4a15      	ldr	r2, [pc, #84]	; (8004ddc <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8004d86:	4293      	cmp	r3, r2
 8004d88:	d009      	beq.n	8004d9e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	4a14      	ldr	r2, [pc, #80]	; (8004de0 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004d90:	4293      	cmp	r3, r2
 8004d92:	d004      	beq.n	8004d9e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	4a12      	ldr	r2, [pc, #72]	; (8004de4 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8004d9a:	4293      	cmp	r3, r2
 8004d9c:	d10c      	bne.n	8004db8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004d9e:	68bb      	ldr	r3, [r7, #8]
 8004da0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004da4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004da6:	683b      	ldr	r3, [r7, #0]
 8004da8:	685b      	ldr	r3, [r3, #4]
 8004daa:	68ba      	ldr	r2, [r7, #8]
 8004dac:	4313      	orrs	r3, r2
 8004dae:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	68ba      	ldr	r2, [r7, #8]
 8004db6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	2201      	movs	r2, #1
 8004dbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	2200      	movs	r2, #0
 8004dc4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004dc8:	2300      	movs	r3, #0
}
 8004dca:	4618      	mov	r0, r3
 8004dcc:	3714      	adds	r7, #20
 8004dce:	46bd      	mov	sp, r7
 8004dd0:	bc80      	pop	{r7}
 8004dd2:	4770      	bx	lr
 8004dd4:	40012c00 	.word	0x40012c00
 8004dd8:	40013400 	.word	0x40013400
 8004ddc:	40000400 	.word	0x40000400
 8004de0:	40000800 	.word	0x40000800
 8004de4:	40000c00 	.word	0x40000c00

08004de8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004de8:	b480      	push	{r7}
 8004dea:	b085      	sub	sp, #20
 8004dec:	af00      	add	r7, sp, #0
 8004dee:	6078      	str	r0, [r7, #4]
 8004df0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8004df2:	2300      	movs	r3, #0
 8004df4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004dfc:	2b01      	cmp	r3, #1
 8004dfe:	d101      	bne.n	8004e04 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8004e00:	2302      	movs	r3, #2
 8004e02:	e03d      	b.n	8004e80 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	2201      	movs	r2, #1
 8004e08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8004e12:	683b      	ldr	r3, [r7, #0]
 8004e14:	68db      	ldr	r3, [r3, #12]
 8004e16:	4313      	orrs	r3, r2
 8004e18:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004e20:	683b      	ldr	r3, [r7, #0]
 8004e22:	689b      	ldr	r3, [r3, #8]
 8004e24:	4313      	orrs	r3, r2
 8004e26:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8004e2e:	683b      	ldr	r3, [r7, #0]
 8004e30:	685b      	ldr	r3, [r3, #4]
 8004e32:	4313      	orrs	r3, r2
 8004e34:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8004e3c:	683b      	ldr	r3, [r7, #0]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	4313      	orrs	r3, r2
 8004e42:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004e4a:	683b      	ldr	r3, [r7, #0]
 8004e4c:	691b      	ldr	r3, [r3, #16]
 8004e4e:	4313      	orrs	r3, r2
 8004e50:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8004e58:	683b      	ldr	r3, [r7, #0]
 8004e5a:	695b      	ldr	r3, [r3, #20]
 8004e5c:	4313      	orrs	r3, r2
 8004e5e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8004e66:	683b      	ldr	r3, [r7, #0]
 8004e68:	69db      	ldr	r3, [r3, #28]
 8004e6a:	4313      	orrs	r3, r2
 8004e6c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	68fa      	ldr	r2, [r7, #12]
 8004e74:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	2200      	movs	r2, #0
 8004e7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004e7e:	2300      	movs	r3, #0
}
 8004e80:	4618      	mov	r0, r3
 8004e82:	3714      	adds	r7, #20
 8004e84:	46bd      	mov	sp, r7
 8004e86:	bc80      	pop	{r7}
 8004e88:	4770      	bx	lr

08004e8a <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004e8a:	b480      	push	{r7}
 8004e8c:	b083      	sub	sp, #12
 8004e8e:	af00      	add	r7, sp, #0
 8004e90:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004e92:	bf00      	nop
 8004e94:	370c      	adds	r7, #12
 8004e96:	46bd      	mov	sp, r7
 8004e98:	bc80      	pop	{r7}
 8004e9a:	4770      	bx	lr

08004e9c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004e9c:	b480      	push	{r7}
 8004e9e:	b083      	sub	sp, #12
 8004ea0:	af00      	add	r7, sp, #0
 8004ea2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004ea4:	bf00      	nop
 8004ea6:	370c      	adds	r7, #12
 8004ea8:	46bd      	mov	sp, r7
 8004eaa:	bc80      	pop	{r7}
 8004eac:	4770      	bx	lr

08004eae <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004eae:	b580      	push	{r7, lr}
 8004eb0:	b082      	sub	sp, #8
 8004eb2:	af00      	add	r7, sp, #0
 8004eb4:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d101      	bne.n	8004ec0 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004ebc:	2301      	movs	r3, #1
 8004ebe:	e03f      	b.n	8004f40 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004ec6:	b2db      	uxtb	r3, r3
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d106      	bne.n	8004eda <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	2200      	movs	r2, #0
 8004ed0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004ed4:	6878      	ldr	r0, [r7, #4]
 8004ed6:	f7fc ff19 	bl	8001d0c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	2224      	movs	r2, #36	; 0x24
 8004ede:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	68da      	ldr	r2, [r3, #12]
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004ef0:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004ef2:	6878      	ldr	r0, [r7, #4]
 8004ef4:	f000 fd8a 	bl	8005a0c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	691a      	ldr	r2, [r3, #16]
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004f06:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	695a      	ldr	r2, [r3, #20]
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004f16:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	68da      	ldr	r2, [r3, #12]
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004f26:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	2200      	movs	r2, #0
 8004f2c:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	2220      	movs	r2, #32
 8004f32:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	2220      	movs	r2, #32
 8004f3a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004f3e:	2300      	movs	r3, #0
}
 8004f40:	4618      	mov	r0, r3
 8004f42:	3708      	adds	r7, #8
 8004f44:	46bd      	mov	sp, r7
 8004f46:	bd80      	pop	{r7, pc}

08004f48 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004f48:	b580      	push	{r7, lr}
 8004f4a:	b08a      	sub	sp, #40	; 0x28
 8004f4c:	af02      	add	r7, sp, #8
 8004f4e:	60f8      	str	r0, [r7, #12]
 8004f50:	60b9      	str	r1, [r7, #8]
 8004f52:	603b      	str	r3, [r7, #0]
 8004f54:	4613      	mov	r3, r2
 8004f56:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004f58:	2300      	movs	r3, #0
 8004f5a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f62:	b2db      	uxtb	r3, r3
 8004f64:	2b20      	cmp	r3, #32
 8004f66:	d17c      	bne.n	8005062 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004f68:	68bb      	ldr	r3, [r7, #8]
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d002      	beq.n	8004f74 <HAL_UART_Transmit+0x2c>
 8004f6e:	88fb      	ldrh	r3, [r7, #6]
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d101      	bne.n	8004f78 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004f74:	2301      	movs	r3, #1
 8004f76:	e075      	b.n	8005064 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004f7e:	2b01      	cmp	r3, #1
 8004f80:	d101      	bne.n	8004f86 <HAL_UART_Transmit+0x3e>
 8004f82:	2302      	movs	r3, #2
 8004f84:	e06e      	b.n	8005064 <HAL_UART_Transmit+0x11c>
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	2201      	movs	r2, #1
 8004f8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	2200      	movs	r2, #0
 8004f92:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	2221      	movs	r2, #33	; 0x21
 8004f98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004f9c:	f7fd fad8 	bl	8002550 <HAL_GetTick>
 8004fa0:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	88fa      	ldrh	r2, [r7, #6]
 8004fa6:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	88fa      	ldrh	r2, [r7, #6]
 8004fac:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	689b      	ldr	r3, [r3, #8]
 8004fb2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004fb6:	d108      	bne.n	8004fca <HAL_UART_Transmit+0x82>
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	691b      	ldr	r3, [r3, #16]
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d104      	bne.n	8004fca <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8004fc0:	2300      	movs	r3, #0
 8004fc2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004fc4:	68bb      	ldr	r3, [r7, #8]
 8004fc6:	61bb      	str	r3, [r7, #24]
 8004fc8:	e003      	b.n	8004fd2 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8004fca:	68bb      	ldr	r3, [r7, #8]
 8004fcc:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004fce:	2300      	movs	r3, #0
 8004fd0:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	2200      	movs	r2, #0
 8004fd6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8004fda:	e02a      	b.n	8005032 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004fdc:	683b      	ldr	r3, [r7, #0]
 8004fde:	9300      	str	r3, [sp, #0]
 8004fe0:	697b      	ldr	r3, [r7, #20]
 8004fe2:	2200      	movs	r2, #0
 8004fe4:	2180      	movs	r1, #128	; 0x80
 8004fe6:	68f8      	ldr	r0, [r7, #12]
 8004fe8:	f000 fafc 	bl	80055e4 <UART_WaitOnFlagUntilTimeout>
 8004fec:	4603      	mov	r3, r0
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d001      	beq.n	8004ff6 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8004ff2:	2303      	movs	r3, #3
 8004ff4:	e036      	b.n	8005064 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8004ff6:	69fb      	ldr	r3, [r7, #28]
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d10b      	bne.n	8005014 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004ffc:	69bb      	ldr	r3, [r7, #24]
 8004ffe:	881b      	ldrh	r3, [r3, #0]
 8005000:	461a      	mov	r2, r3
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800500a:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800500c:	69bb      	ldr	r3, [r7, #24]
 800500e:	3302      	adds	r3, #2
 8005010:	61bb      	str	r3, [r7, #24]
 8005012:	e007      	b.n	8005024 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005014:	69fb      	ldr	r3, [r7, #28]
 8005016:	781a      	ldrb	r2, [r3, #0]
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800501e:	69fb      	ldr	r3, [r7, #28]
 8005020:	3301      	adds	r3, #1
 8005022:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005028:	b29b      	uxth	r3, r3
 800502a:	3b01      	subs	r3, #1
 800502c:	b29a      	uxth	r2, r3
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005036:	b29b      	uxth	r3, r3
 8005038:	2b00      	cmp	r3, #0
 800503a:	d1cf      	bne.n	8004fdc <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800503c:	683b      	ldr	r3, [r7, #0]
 800503e:	9300      	str	r3, [sp, #0]
 8005040:	697b      	ldr	r3, [r7, #20]
 8005042:	2200      	movs	r2, #0
 8005044:	2140      	movs	r1, #64	; 0x40
 8005046:	68f8      	ldr	r0, [r7, #12]
 8005048:	f000 facc 	bl	80055e4 <UART_WaitOnFlagUntilTimeout>
 800504c:	4603      	mov	r3, r0
 800504e:	2b00      	cmp	r3, #0
 8005050:	d001      	beq.n	8005056 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8005052:	2303      	movs	r3, #3
 8005054:	e006      	b.n	8005064 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	2220      	movs	r2, #32
 800505a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800505e:	2300      	movs	r3, #0
 8005060:	e000      	b.n	8005064 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8005062:	2302      	movs	r3, #2
  }
}
 8005064:	4618      	mov	r0, r3
 8005066:	3720      	adds	r7, #32
 8005068:	46bd      	mov	sp, r7
 800506a:	bd80      	pop	{r7, pc}

0800506c <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800506c:	b580      	push	{r7, lr}
 800506e:	b086      	sub	sp, #24
 8005070:	af00      	add	r7, sp, #0
 8005072:	60f8      	str	r0, [r7, #12]
 8005074:	60b9      	str	r1, [r7, #8]
 8005076:	4613      	mov	r3, r2
 8005078:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005080:	b2db      	uxtb	r3, r3
 8005082:	2b20      	cmp	r3, #32
 8005084:	d13c      	bne.n	8005100 <HAL_UARTEx_ReceiveToIdle_DMA+0x94>
  {
    if ((pData == NULL) || (Size == 0U))
 8005086:	68bb      	ldr	r3, [r7, #8]
 8005088:	2b00      	cmp	r3, #0
 800508a:	d002      	beq.n	8005092 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 800508c:	88fb      	ldrh	r3, [r7, #6]
 800508e:	2b00      	cmp	r3, #0
 8005090:	d101      	bne.n	8005096 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8005092:	2301      	movs	r3, #1
 8005094:	e035      	b.n	8005102 <HAL_UARTEx_ReceiveToIdle_DMA+0x96>
    }

    __HAL_LOCK(huart);
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800509c:	2b01      	cmp	r3, #1
 800509e:	d101      	bne.n	80050a4 <HAL_UARTEx_ReceiveToIdle_DMA+0x38>
 80050a0:	2302      	movs	r3, #2
 80050a2:	e02e      	b.n	8005102 <HAL_UARTEx_ReceiveToIdle_DMA+0x96>
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	2201      	movs	r2, #1
 80050a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	2201      	movs	r2, #1
 80050b0:	631a      	str	r2, [r3, #48]	; 0x30

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 80050b2:	88fb      	ldrh	r3, [r7, #6]
 80050b4:	461a      	mov	r2, r3
 80050b6:	68b9      	ldr	r1, [r7, #8]
 80050b8:	68f8      	ldr	r0, [r7, #12]
 80050ba:	f000 fadd 	bl	8005678 <UART_Start_Receive_DMA>
 80050be:	4603      	mov	r3, r0
 80050c0:	75fb      	strb	r3, [r7, #23]

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 80050c2:	7dfb      	ldrb	r3, [r7, #23]
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d119      	bne.n	80050fc <HAL_UARTEx_ReceiveToIdle_DMA+0x90>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050cc:	2b01      	cmp	r3, #1
 80050ce:	d113      	bne.n	80050f8 <HAL_UARTEx_ReceiveToIdle_DMA+0x8c>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 80050d0:	2300      	movs	r3, #0
 80050d2:	613b      	str	r3, [r7, #16]
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	613b      	str	r3, [r7, #16]
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	685b      	ldr	r3, [r3, #4]
 80050e2:	613b      	str	r3, [r7, #16]
 80050e4:	693b      	ldr	r3, [r7, #16]
        SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	68da      	ldr	r2, [r3, #12]
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	f042 0210 	orr.w	r2, r2, #16
 80050f4:	60da      	str	r2, [r3, #12]
 80050f6:	e001      	b.n	80050fc <HAL_UARTEx_ReceiveToIdle_DMA+0x90>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 80050f8:	2301      	movs	r3, #1
 80050fa:	75fb      	strb	r3, [r7, #23]
      }
    }

    return status;
 80050fc:	7dfb      	ldrb	r3, [r7, #23]
 80050fe:	e000      	b.n	8005102 <HAL_UARTEx_ReceiveToIdle_DMA+0x96>
  }
  else
  {
    return HAL_BUSY;
 8005100:	2302      	movs	r3, #2
  }
}
 8005102:	4618      	mov	r0, r3
 8005104:	3718      	adds	r7, #24
 8005106:	46bd      	mov	sp, r7
 8005108:	bd80      	pop	{r7, pc}
	...

0800510c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800510c:	b580      	push	{r7, lr}
 800510e:	b08a      	sub	sp, #40	; 0x28
 8005110:	af00      	add	r7, sp, #0
 8005112:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	68db      	ldr	r3, [r3, #12]
 8005122:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	695b      	ldr	r3, [r3, #20]
 800512a:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 800512c:	2300      	movs	r3, #0
 800512e:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8005130:	2300      	movs	r3, #0
 8005132:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005134:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005136:	f003 030f 	and.w	r3, r3, #15
 800513a:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 800513c:	69bb      	ldr	r3, [r7, #24]
 800513e:	2b00      	cmp	r3, #0
 8005140:	d10d      	bne.n	800515e <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005142:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005144:	f003 0320 	and.w	r3, r3, #32
 8005148:	2b00      	cmp	r3, #0
 800514a:	d008      	beq.n	800515e <HAL_UART_IRQHandler+0x52>
 800514c:	6a3b      	ldr	r3, [r7, #32]
 800514e:	f003 0320 	and.w	r3, r3, #32
 8005152:	2b00      	cmp	r3, #0
 8005154:	d003      	beq.n	800515e <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8005156:	6878      	ldr	r0, [r7, #4]
 8005158:	f000 fbae 	bl	80058b8 <UART_Receive_IT>
      return;
 800515c:	e17b      	b.n	8005456 <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800515e:	69bb      	ldr	r3, [r7, #24]
 8005160:	2b00      	cmp	r3, #0
 8005162:	f000 80b1 	beq.w	80052c8 <HAL_UART_IRQHandler+0x1bc>
 8005166:	69fb      	ldr	r3, [r7, #28]
 8005168:	f003 0301 	and.w	r3, r3, #1
 800516c:	2b00      	cmp	r3, #0
 800516e:	d105      	bne.n	800517c <HAL_UART_IRQHandler+0x70>
 8005170:	6a3b      	ldr	r3, [r7, #32]
 8005172:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8005176:	2b00      	cmp	r3, #0
 8005178:	f000 80a6 	beq.w	80052c8 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800517c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800517e:	f003 0301 	and.w	r3, r3, #1
 8005182:	2b00      	cmp	r3, #0
 8005184:	d00a      	beq.n	800519c <HAL_UART_IRQHandler+0x90>
 8005186:	6a3b      	ldr	r3, [r7, #32]
 8005188:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800518c:	2b00      	cmp	r3, #0
 800518e:	d005      	beq.n	800519c <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005194:	f043 0201 	orr.w	r2, r3, #1
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800519c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800519e:	f003 0304 	and.w	r3, r3, #4
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d00a      	beq.n	80051bc <HAL_UART_IRQHandler+0xb0>
 80051a6:	69fb      	ldr	r3, [r7, #28]
 80051a8:	f003 0301 	and.w	r3, r3, #1
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d005      	beq.n	80051bc <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051b4:	f043 0202 	orr.w	r2, r3, #2
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80051bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051be:	f003 0302 	and.w	r3, r3, #2
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d00a      	beq.n	80051dc <HAL_UART_IRQHandler+0xd0>
 80051c6:	69fb      	ldr	r3, [r7, #28]
 80051c8:	f003 0301 	and.w	r3, r3, #1
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d005      	beq.n	80051dc <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051d4:	f043 0204 	orr.w	r2, r3, #4
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 80051dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051de:	f003 0308 	and.w	r3, r3, #8
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d00f      	beq.n	8005206 <HAL_UART_IRQHandler+0xfa>
 80051e6:	6a3b      	ldr	r3, [r7, #32]
 80051e8:	f003 0320 	and.w	r3, r3, #32
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d104      	bne.n	80051fa <HAL_UART_IRQHandler+0xee>
 80051f0:	69fb      	ldr	r3, [r7, #28]
 80051f2:	f003 0301 	and.w	r3, r3, #1
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d005      	beq.n	8005206 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051fe:	f043 0208 	orr.w	r2, r3, #8
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800520a:	2b00      	cmp	r3, #0
 800520c:	f000 811e 	beq.w	800544c <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005210:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005212:	f003 0320 	and.w	r3, r3, #32
 8005216:	2b00      	cmp	r3, #0
 8005218:	d007      	beq.n	800522a <HAL_UART_IRQHandler+0x11e>
 800521a:	6a3b      	ldr	r3, [r7, #32]
 800521c:	f003 0320 	and.w	r3, r3, #32
 8005220:	2b00      	cmp	r3, #0
 8005222:	d002      	beq.n	800522a <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8005224:	6878      	ldr	r0, [r7, #4]
 8005226:	f000 fb47 	bl	80058b8 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	695b      	ldr	r3, [r3, #20]
 8005230:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005234:	2b00      	cmp	r3, #0
 8005236:	bf14      	ite	ne
 8005238:	2301      	movne	r3, #1
 800523a:	2300      	moveq	r3, #0
 800523c:	b2db      	uxtb	r3, r3
 800523e:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005244:	f003 0308 	and.w	r3, r3, #8
 8005248:	2b00      	cmp	r3, #0
 800524a:	d102      	bne.n	8005252 <HAL_UART_IRQHandler+0x146>
 800524c:	697b      	ldr	r3, [r7, #20]
 800524e:	2b00      	cmp	r3, #0
 8005250:	d031      	beq.n	80052b6 <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005252:	6878      	ldr	r0, [r7, #4]
 8005254:	f000 fa89 	bl	800576a <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	695b      	ldr	r3, [r3, #20]
 800525e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005262:	2b00      	cmp	r3, #0
 8005264:	d023      	beq.n	80052ae <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	695a      	ldr	r2, [r3, #20]
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005274:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800527a:	2b00      	cmp	r3, #0
 800527c:	d013      	beq.n	80052a6 <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005282:	4a76      	ldr	r2, [pc, #472]	; (800545c <HAL_UART_IRQHandler+0x350>)
 8005284:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800528a:	4618      	mov	r0, r3
 800528c:	f7fd fb88 	bl	80029a0 <HAL_DMA_Abort_IT>
 8005290:	4603      	mov	r3, r0
 8005292:	2b00      	cmp	r3, #0
 8005294:	d016      	beq.n	80052c4 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800529a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800529c:	687a      	ldr	r2, [r7, #4]
 800529e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80052a0:	4610      	mov	r0, r2
 80052a2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80052a4:	e00e      	b.n	80052c4 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80052a6:	6878      	ldr	r0, [r7, #4]
 80052a8:	f7fc fe50 	bl	8001f4c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80052ac:	e00a      	b.n	80052c4 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80052ae:	6878      	ldr	r0, [r7, #4]
 80052b0:	f7fc fe4c 	bl	8001f4c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80052b4:	e006      	b.n	80052c4 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80052b6:	6878      	ldr	r0, [r7, #4]
 80052b8:	f7fc fe48 	bl	8001f4c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	2200      	movs	r2, #0
 80052c0:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80052c2:	e0c3      	b.n	800544c <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80052c4:	bf00      	nop
    return;
 80052c6:	e0c1      	b.n	800544c <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052cc:	2b01      	cmp	r3, #1
 80052ce:	f040 80a1 	bne.w	8005414 <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 80052d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052d4:	f003 0310 	and.w	r3, r3, #16
 80052d8:	2b00      	cmp	r3, #0
 80052da:	f000 809b 	beq.w	8005414 <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 80052de:	6a3b      	ldr	r3, [r7, #32]
 80052e0:	f003 0310 	and.w	r3, r3, #16
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	f000 8095 	beq.w	8005414 <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80052ea:	2300      	movs	r3, #0
 80052ec:	60fb      	str	r3, [r7, #12]
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	60fb      	str	r3, [r7, #12]
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	685b      	ldr	r3, [r3, #4]
 80052fc:	60fb      	str	r3, [r7, #12]
 80052fe:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	695b      	ldr	r3, [r3, #20]
 8005306:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800530a:	2b00      	cmp	r3, #0
 800530c:	d04e      	beq.n	80053ac <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	685b      	ldr	r3, [r3, #4]
 8005316:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8005318:	8a3b      	ldrh	r3, [r7, #16]
 800531a:	2b00      	cmp	r3, #0
 800531c:	f000 8098 	beq.w	8005450 <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005324:	8a3a      	ldrh	r2, [r7, #16]
 8005326:	429a      	cmp	r2, r3
 8005328:	f080 8092 	bcs.w	8005450 <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	8a3a      	ldrh	r2, [r7, #16]
 8005330:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005336:	699b      	ldr	r3, [r3, #24]
 8005338:	2b20      	cmp	r3, #32
 800533a:	d02b      	beq.n	8005394 <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	68da      	ldr	r2, [r3, #12]
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800534a:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	695a      	ldr	r2, [r3, #20]
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	f022 0201 	bic.w	r2, r2, #1
 800535a:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	695a      	ldr	r2, [r3, #20]
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800536a:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	2220      	movs	r2, #32
 8005370:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	2200      	movs	r2, #0
 8005378:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	68da      	ldr	r2, [r3, #12]
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	f022 0210 	bic.w	r2, r2, #16
 8005388:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800538e:	4618      	mov	r0, r3
 8005390:	f7fd facb 	bl	800292a <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800539c:	b29b      	uxth	r3, r3
 800539e:	1ad3      	subs	r3, r2, r3
 80053a0:	b29b      	uxth	r3, r3
 80053a2:	4619      	mov	r1, r3
 80053a4:	6878      	ldr	r0, [r7, #4]
 80053a6:	f7fc fdf3 	bl	8001f90 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80053aa:	e051      	b.n	8005450 <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80053b4:	b29b      	uxth	r3, r3
 80053b6:	1ad3      	subs	r3, r2, r3
 80053b8:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80053be:	b29b      	uxth	r3, r3
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d047      	beq.n	8005454 <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 80053c4:	8a7b      	ldrh	r3, [r7, #18]
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d044      	beq.n	8005454 <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	68da      	ldr	r2, [r3, #12]
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80053d8:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	695a      	ldr	r2, [r3, #20]
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	f022 0201 	bic.w	r2, r2, #1
 80053e8:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	2220      	movs	r2, #32
 80053ee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	2200      	movs	r2, #0
 80053f6:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	68da      	ldr	r2, [r3, #12]
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	f022 0210 	bic.w	r2, r2, #16
 8005406:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005408:	8a7b      	ldrh	r3, [r7, #18]
 800540a:	4619      	mov	r1, r3
 800540c:	6878      	ldr	r0, [r7, #4]
 800540e:	f7fc fdbf 	bl	8001f90 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8005412:	e01f      	b.n	8005454 <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005414:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005416:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800541a:	2b00      	cmp	r3, #0
 800541c:	d008      	beq.n	8005430 <HAL_UART_IRQHandler+0x324>
 800541e:	6a3b      	ldr	r3, [r7, #32]
 8005420:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005424:	2b00      	cmp	r3, #0
 8005426:	d003      	beq.n	8005430 <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 8005428:	6878      	ldr	r0, [r7, #4]
 800542a:	f000 f9de 	bl	80057ea <UART_Transmit_IT>
    return;
 800542e:	e012      	b.n	8005456 <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005430:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005432:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005436:	2b00      	cmp	r3, #0
 8005438:	d00d      	beq.n	8005456 <HAL_UART_IRQHandler+0x34a>
 800543a:	6a3b      	ldr	r3, [r7, #32]
 800543c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005440:	2b00      	cmp	r3, #0
 8005442:	d008      	beq.n	8005456 <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 8005444:	6878      	ldr	r0, [r7, #4]
 8005446:	f000 fa1f 	bl	8005888 <UART_EndTransmit_IT>
    return;
 800544a:	e004      	b.n	8005456 <HAL_UART_IRQHandler+0x34a>
    return;
 800544c:	bf00      	nop
 800544e:	e002      	b.n	8005456 <HAL_UART_IRQHandler+0x34a>
      return;
 8005450:	bf00      	nop
 8005452:	e000      	b.n	8005456 <HAL_UART_IRQHandler+0x34a>
      return;
 8005454:	bf00      	nop
  }
}
 8005456:	3728      	adds	r7, #40	; 0x28
 8005458:	46bd      	mov	sp, r7
 800545a:	bd80      	pop	{r7, pc}
 800545c:	080057c3 	.word	0x080057c3

08005460 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005460:	b480      	push	{r7}
 8005462:	b083      	sub	sp, #12
 8005464:	af00      	add	r7, sp, #0
 8005466:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005468:	bf00      	nop
 800546a:	370c      	adds	r7, #12
 800546c:	46bd      	mov	sp, r7
 800546e:	bc80      	pop	{r7}
 8005470:	4770      	bx	lr

08005472 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8005472:	b480      	push	{r7}
 8005474:	b083      	sub	sp, #12
 8005476:	af00      	add	r7, sp, #0
 8005478:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 800547a:	bf00      	nop
 800547c:	370c      	adds	r7, #12
 800547e:	46bd      	mov	sp, r7
 8005480:	bc80      	pop	{r7}
 8005482:	4770      	bx	lr

08005484 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005484:	b580      	push	{r7, lr}
 8005486:	b084      	sub	sp, #16
 8005488:	af00      	add	r7, sp, #0
 800548a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005490:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	f003 0320 	and.w	r3, r3, #32
 800549c:	2b00      	cmp	r3, #0
 800549e:	d12a      	bne.n	80054f6 <UART_DMAReceiveCplt+0x72>
  {
    huart->RxXferCount = 0U;
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	2200      	movs	r2, #0
 80054a4:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	68da      	ldr	r2, [r3, #12]
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80054b4:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	695a      	ldr	r2, [r3, #20]
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	f022 0201 	bic.w	r2, r2, #1
 80054c4:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	695a      	ldr	r2, [r3, #20]
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80054d4:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	2220      	movs	r2, #32
 80054da:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054e2:	2b01      	cmp	r3, #1
 80054e4:	d107      	bne.n	80054f6 <UART_DMAReceiveCplt+0x72>
    {
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	68da      	ldr	r2, [r3, #12]
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	f022 0210 	bic.w	r2, r2, #16
 80054f4:	60da      	str	r2, [r3, #12]
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054fa:	2b01      	cmp	r3, #1
 80054fc:	d106      	bne.n	800550c <UART_DMAReceiveCplt+0x88>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005502:	4619      	mov	r1, r3
 8005504:	68f8      	ldr	r0, [r7, #12]
 8005506:	f7fc fd43 	bl	8001f90 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800550a:	e002      	b.n	8005512 <UART_DMAReceiveCplt+0x8e>
    HAL_UART_RxCpltCallback(huart);
 800550c:	68f8      	ldr	r0, [r7, #12]
 800550e:	f7fb fd46 	bl	8000f9e <HAL_UART_RxCpltCallback>
}
 8005512:	bf00      	nop
 8005514:	3710      	adds	r7, #16
 8005516:	46bd      	mov	sp, r7
 8005518:	bd80      	pop	{r7, pc}

0800551a <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800551a:	b580      	push	{r7, lr}
 800551c:	b084      	sub	sp, #16
 800551e:	af00      	add	r7, sp, #0
 8005520:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005526:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800552c:	2b01      	cmp	r3, #1
 800552e:	d108      	bne.n	8005542 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize/2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize/2U);
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005534:	085b      	lsrs	r3, r3, #1
 8005536:	b29b      	uxth	r3, r3
 8005538:	4619      	mov	r1, r3
 800553a:	68f8      	ldr	r0, [r7, #12]
 800553c:	f7fc fd28 	bl	8001f90 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005540:	e002      	b.n	8005548 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 8005542:	68f8      	ldr	r0, [r7, #12]
 8005544:	f7ff ff95 	bl	8005472 <HAL_UART_RxHalfCpltCallback>
}
 8005548:	bf00      	nop
 800554a:	3710      	adds	r7, #16
 800554c:	46bd      	mov	sp, r7
 800554e:	bd80      	pop	{r7, pc}

08005550 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8005550:	b580      	push	{r7, lr}
 8005552:	b084      	sub	sp, #16
 8005554:	af00      	add	r7, sp, #0
 8005556:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8005558:	2300      	movs	r3, #0
 800555a:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005560:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8005562:	68bb      	ldr	r3, [r7, #8]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	695b      	ldr	r3, [r3, #20]
 8005568:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800556c:	2b00      	cmp	r3, #0
 800556e:	bf14      	ite	ne
 8005570:	2301      	movne	r3, #1
 8005572:	2300      	moveq	r3, #0
 8005574:	b2db      	uxtb	r3, r3
 8005576:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8005578:	68bb      	ldr	r3, [r7, #8]
 800557a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800557e:	b2db      	uxtb	r3, r3
 8005580:	2b21      	cmp	r3, #33	; 0x21
 8005582:	d108      	bne.n	8005596 <UART_DMAError+0x46>
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	2b00      	cmp	r3, #0
 8005588:	d005      	beq.n	8005596 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800558a:	68bb      	ldr	r3, [r7, #8]
 800558c:	2200      	movs	r2, #0
 800558e:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8005590:	68b8      	ldr	r0, [r7, #8]
 8005592:	f000 f8d5 	bl	8005740 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005596:	68bb      	ldr	r3, [r7, #8]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	695b      	ldr	r3, [r3, #20]
 800559c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	bf14      	ite	ne
 80055a4:	2301      	movne	r3, #1
 80055a6:	2300      	moveq	r3, #0
 80055a8:	b2db      	uxtb	r3, r3
 80055aa:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80055ac:	68bb      	ldr	r3, [r7, #8]
 80055ae:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80055b2:	b2db      	uxtb	r3, r3
 80055b4:	2b22      	cmp	r3, #34	; 0x22
 80055b6:	d108      	bne.n	80055ca <UART_DMAError+0x7a>
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d005      	beq.n	80055ca <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80055be:	68bb      	ldr	r3, [r7, #8]
 80055c0:	2200      	movs	r2, #0
 80055c2:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 80055c4:	68b8      	ldr	r0, [r7, #8]
 80055c6:	f000 f8d0 	bl	800576a <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80055ca:	68bb      	ldr	r3, [r7, #8]
 80055cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055ce:	f043 0210 	orr.w	r2, r3, #16
 80055d2:	68bb      	ldr	r3, [r7, #8]
 80055d4:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80055d6:	68b8      	ldr	r0, [r7, #8]
 80055d8:	f7fc fcb8 	bl	8001f4c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80055dc:	bf00      	nop
 80055de:	3710      	adds	r7, #16
 80055e0:	46bd      	mov	sp, r7
 80055e2:	bd80      	pop	{r7, pc}

080055e4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80055e4:	b580      	push	{r7, lr}
 80055e6:	b084      	sub	sp, #16
 80055e8:	af00      	add	r7, sp, #0
 80055ea:	60f8      	str	r0, [r7, #12]
 80055ec:	60b9      	str	r1, [r7, #8]
 80055ee:	603b      	str	r3, [r7, #0]
 80055f0:	4613      	mov	r3, r2
 80055f2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80055f4:	e02c      	b.n	8005650 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80055f6:	69bb      	ldr	r3, [r7, #24]
 80055f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055fc:	d028      	beq.n	8005650 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80055fe:	69bb      	ldr	r3, [r7, #24]
 8005600:	2b00      	cmp	r3, #0
 8005602:	d007      	beq.n	8005614 <UART_WaitOnFlagUntilTimeout+0x30>
 8005604:	f7fc ffa4 	bl	8002550 <HAL_GetTick>
 8005608:	4602      	mov	r2, r0
 800560a:	683b      	ldr	r3, [r7, #0]
 800560c:	1ad3      	subs	r3, r2, r3
 800560e:	69ba      	ldr	r2, [r7, #24]
 8005610:	429a      	cmp	r2, r3
 8005612:	d21d      	bcs.n	8005650 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	68da      	ldr	r2, [r3, #12]
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8005622:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	695a      	ldr	r2, [r3, #20]
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	f022 0201 	bic.w	r2, r2, #1
 8005632:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	2220      	movs	r2, #32
 8005638:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	2220      	movs	r2, #32
 8005640:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	2200      	movs	r2, #0
 8005648:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800564c:	2303      	movs	r3, #3
 800564e:	e00f      	b.n	8005670 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	681a      	ldr	r2, [r3, #0]
 8005656:	68bb      	ldr	r3, [r7, #8]
 8005658:	4013      	ands	r3, r2
 800565a:	68ba      	ldr	r2, [r7, #8]
 800565c:	429a      	cmp	r2, r3
 800565e:	bf0c      	ite	eq
 8005660:	2301      	moveq	r3, #1
 8005662:	2300      	movne	r3, #0
 8005664:	b2db      	uxtb	r3, r3
 8005666:	461a      	mov	r2, r3
 8005668:	79fb      	ldrb	r3, [r7, #7]
 800566a:	429a      	cmp	r2, r3
 800566c:	d0c3      	beq.n	80055f6 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800566e:	2300      	movs	r3, #0
}
 8005670:	4618      	mov	r0, r3
 8005672:	3710      	adds	r7, #16
 8005674:	46bd      	mov	sp, r7
 8005676:	bd80      	pop	{r7, pc}

08005678 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005678:	b580      	push	{r7, lr}
 800567a:	b086      	sub	sp, #24
 800567c:	af00      	add	r7, sp, #0
 800567e:	60f8      	str	r0, [r7, #12]
 8005680:	60b9      	str	r1, [r7, #8]
 8005682:	4613      	mov	r3, r2
 8005684:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8005686:	68ba      	ldr	r2, [r7, #8]
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	88fa      	ldrh	r2, [r7, #6]
 8005690:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	2200      	movs	r2, #0
 8005696:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	2222      	movs	r2, #34	; 0x22
 800569c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056a4:	4a23      	ldr	r2, [pc, #140]	; (8005734 <UART_Start_Receive_DMA+0xbc>)
 80056a6:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056ac:	4a22      	ldr	r2, [pc, #136]	; (8005738 <UART_Start_Receive_DMA+0xc0>)
 80056ae:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056b4:	4a21      	ldr	r2, [pc, #132]	; (800573c <UART_Start_Receive_DMA+0xc4>)
 80056b6:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056bc:	2200      	movs	r2, #0
 80056be:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 80056c0:	f107 0308 	add.w	r3, r7, #8
 80056c4:	617b      	str	r3, [r7, #20]
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	3304      	adds	r3, #4
 80056d0:	4619      	mov	r1, r3
 80056d2:	697b      	ldr	r3, [r7, #20]
 80056d4:	681a      	ldr	r2, [r3, #0]
 80056d6:	88fb      	ldrh	r3, [r7, #6]
 80056d8:	f7fd f8c8 	bl	800286c <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 80056dc:	2300      	movs	r3, #0
 80056de:	613b      	str	r3, [r7, #16]
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	613b      	str	r3, [r7, #16]
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	685b      	ldr	r3, [r3, #4]
 80056ee:	613b      	str	r3, [r7, #16]
 80056f0:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	2200      	movs	r2, #0
 80056f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	68da      	ldr	r2, [r3, #12]
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005708:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	695a      	ldr	r2, [r3, #20]
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	f042 0201 	orr.w	r2, r2, #1
 8005718:	615a      	str	r2, [r3, #20]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	695a      	ldr	r2, [r3, #20]
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005728:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 800572a:	2300      	movs	r3, #0
}
 800572c:	4618      	mov	r0, r3
 800572e:	3718      	adds	r7, #24
 8005730:	46bd      	mov	sp, r7
 8005732:	bd80      	pop	{r7, pc}
 8005734:	08005485 	.word	0x08005485
 8005738:	0800551b 	.word	0x0800551b
 800573c:	08005551 	.word	0x08005551

08005740 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8005740:	b480      	push	{r7}
 8005742:	b083      	sub	sp, #12
 8005744:	af00      	add	r7, sp, #0
 8005746:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	68da      	ldr	r2, [r3, #12]
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8005756:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	2220      	movs	r2, #32
 800575c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8005760:	bf00      	nop
 8005762:	370c      	adds	r7, #12
 8005764:	46bd      	mov	sp, r7
 8005766:	bc80      	pop	{r7}
 8005768:	4770      	bx	lr

0800576a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800576a:	b480      	push	{r7}
 800576c:	b083      	sub	sp, #12
 800576e:	af00      	add	r7, sp, #0
 8005770:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	68da      	ldr	r2, [r3, #12]
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005780:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	695a      	ldr	r2, [r3, #20]
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	f022 0201 	bic.w	r2, r2, #1
 8005790:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005796:	2b01      	cmp	r3, #1
 8005798:	d107      	bne.n	80057aa <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	68da      	ldr	r2, [r3, #12]
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	f022 0210 	bic.w	r2, r2, #16
 80057a8:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	2220      	movs	r2, #32
 80057ae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	2200      	movs	r2, #0
 80057b6:	631a      	str	r2, [r3, #48]	; 0x30
}
 80057b8:	bf00      	nop
 80057ba:	370c      	adds	r7, #12
 80057bc:	46bd      	mov	sp, r7
 80057be:	bc80      	pop	{r7}
 80057c0:	4770      	bx	lr

080057c2 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80057c2:	b580      	push	{r7, lr}
 80057c4:	b084      	sub	sp, #16
 80057c6:	af00      	add	r7, sp, #0
 80057c8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057ce:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	2200      	movs	r2, #0
 80057d4:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	2200      	movs	r2, #0
 80057da:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80057dc:	68f8      	ldr	r0, [r7, #12]
 80057de:	f7fc fbb5 	bl	8001f4c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80057e2:	bf00      	nop
 80057e4:	3710      	adds	r7, #16
 80057e6:	46bd      	mov	sp, r7
 80057e8:	bd80      	pop	{r7, pc}

080057ea <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80057ea:	b480      	push	{r7}
 80057ec:	b085      	sub	sp, #20
 80057ee:	af00      	add	r7, sp, #0
 80057f0:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80057f8:	b2db      	uxtb	r3, r3
 80057fa:	2b21      	cmp	r3, #33	; 0x21
 80057fc:	d13e      	bne.n	800587c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	689b      	ldr	r3, [r3, #8]
 8005802:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005806:	d114      	bne.n	8005832 <UART_Transmit_IT+0x48>
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	691b      	ldr	r3, [r3, #16]
 800580c:	2b00      	cmp	r3, #0
 800580e:	d110      	bne.n	8005832 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	6a1b      	ldr	r3, [r3, #32]
 8005814:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	881b      	ldrh	r3, [r3, #0]
 800581a:	461a      	mov	r2, r3
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005824:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	6a1b      	ldr	r3, [r3, #32]
 800582a:	1c9a      	adds	r2, r3, #2
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	621a      	str	r2, [r3, #32]
 8005830:	e008      	b.n	8005844 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	6a1b      	ldr	r3, [r3, #32]
 8005836:	1c59      	adds	r1, r3, #1
 8005838:	687a      	ldr	r2, [r7, #4]
 800583a:	6211      	str	r1, [r2, #32]
 800583c:	781a      	ldrb	r2, [r3, #0]
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005848:	b29b      	uxth	r3, r3
 800584a:	3b01      	subs	r3, #1
 800584c:	b29b      	uxth	r3, r3
 800584e:	687a      	ldr	r2, [r7, #4]
 8005850:	4619      	mov	r1, r3
 8005852:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005854:	2b00      	cmp	r3, #0
 8005856:	d10f      	bne.n	8005878 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	68da      	ldr	r2, [r3, #12]
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005866:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	68da      	ldr	r2, [r3, #12]
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005876:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005878:	2300      	movs	r3, #0
 800587a:	e000      	b.n	800587e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800587c:	2302      	movs	r3, #2
  }
}
 800587e:	4618      	mov	r0, r3
 8005880:	3714      	adds	r7, #20
 8005882:	46bd      	mov	sp, r7
 8005884:	bc80      	pop	{r7}
 8005886:	4770      	bx	lr

08005888 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005888:	b580      	push	{r7, lr}
 800588a:	b082      	sub	sp, #8
 800588c:	af00      	add	r7, sp, #0
 800588e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	68da      	ldr	r2, [r3, #12]
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800589e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	2220      	movs	r2, #32
 80058a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80058a8:	6878      	ldr	r0, [r7, #4]
 80058aa:	f7ff fdd9 	bl	8005460 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80058ae:	2300      	movs	r3, #0
}
 80058b0:	4618      	mov	r0, r3
 80058b2:	3708      	adds	r7, #8
 80058b4:	46bd      	mov	sp, r7
 80058b6:	bd80      	pop	{r7, pc}

080058b8 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80058b8:	b580      	push	{r7, lr}
 80058ba:	b086      	sub	sp, #24
 80058bc:	af00      	add	r7, sp, #0
 80058be:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80058c6:	b2db      	uxtb	r3, r3
 80058c8:	2b22      	cmp	r3, #34	; 0x22
 80058ca:	f040 8099 	bne.w	8005a00 <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	689b      	ldr	r3, [r3, #8]
 80058d2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80058d6:	d117      	bne.n	8005908 <UART_Receive_IT+0x50>
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	691b      	ldr	r3, [r3, #16]
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d113      	bne.n	8005908 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80058e0:	2300      	movs	r3, #0
 80058e2:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80058e8:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	685b      	ldr	r3, [r3, #4]
 80058f0:	b29b      	uxth	r3, r3
 80058f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80058f6:	b29a      	uxth	r2, r3
 80058f8:	693b      	ldr	r3, [r7, #16]
 80058fa:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005900:	1c9a      	adds	r2, r3, #2
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	629a      	str	r2, [r3, #40]	; 0x28
 8005906:	e026      	b.n	8005956 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800590c:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 800590e:	2300      	movs	r3, #0
 8005910:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	689b      	ldr	r3, [r3, #8]
 8005916:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800591a:	d007      	beq.n	800592c <UART_Receive_IT+0x74>
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	689b      	ldr	r3, [r3, #8]
 8005920:	2b00      	cmp	r3, #0
 8005922:	d10a      	bne.n	800593a <UART_Receive_IT+0x82>
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	691b      	ldr	r3, [r3, #16]
 8005928:	2b00      	cmp	r3, #0
 800592a:	d106      	bne.n	800593a <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	685b      	ldr	r3, [r3, #4]
 8005932:	b2da      	uxtb	r2, r3
 8005934:	697b      	ldr	r3, [r7, #20]
 8005936:	701a      	strb	r2, [r3, #0]
 8005938:	e008      	b.n	800594c <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	685b      	ldr	r3, [r3, #4]
 8005940:	b2db      	uxtb	r3, r3
 8005942:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005946:	b2da      	uxtb	r2, r3
 8005948:	697b      	ldr	r3, [r7, #20]
 800594a:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005950:	1c5a      	adds	r2, r3, #1
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800595a:	b29b      	uxth	r3, r3
 800595c:	3b01      	subs	r3, #1
 800595e:	b29b      	uxth	r3, r3
 8005960:	687a      	ldr	r2, [r7, #4]
 8005962:	4619      	mov	r1, r3
 8005964:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005966:	2b00      	cmp	r3, #0
 8005968:	d148      	bne.n	80059fc <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	68da      	ldr	r2, [r3, #12]
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	f022 0220 	bic.w	r2, r2, #32
 8005978:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	68da      	ldr	r2, [r3, #12]
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005988:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	695a      	ldr	r2, [r3, #20]
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	f022 0201 	bic.w	r2, r2, #1
 8005998:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	2220      	movs	r2, #32
 800599e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059a6:	2b01      	cmp	r3, #1
 80059a8:	d123      	bne.n	80059f2 <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	2200      	movs	r2, #0
 80059ae:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	68da      	ldr	r2, [r3, #12]
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	f022 0210 	bic.w	r2, r2, #16
 80059be:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	f003 0310 	and.w	r3, r3, #16
 80059ca:	2b10      	cmp	r3, #16
 80059cc:	d10a      	bne.n	80059e4 <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80059ce:	2300      	movs	r3, #0
 80059d0:	60fb      	str	r3, [r7, #12]
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	60fb      	str	r3, [r7, #12]
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	685b      	ldr	r3, [r3, #4]
 80059e0:	60fb      	str	r3, [r7, #12]
 80059e2:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80059e8:	4619      	mov	r1, r3
 80059ea:	6878      	ldr	r0, [r7, #4]
 80059ec:	f7fc fad0 	bl	8001f90 <HAL_UARTEx_RxEventCallback>
 80059f0:	e002      	b.n	80059f8 <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 80059f2:	6878      	ldr	r0, [r7, #4]
 80059f4:	f7fb fad3 	bl	8000f9e <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80059f8:	2300      	movs	r3, #0
 80059fa:	e002      	b.n	8005a02 <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 80059fc:	2300      	movs	r3, #0
 80059fe:	e000      	b.n	8005a02 <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8005a00:	2302      	movs	r3, #2
  }
}
 8005a02:	4618      	mov	r0, r3
 8005a04:	3718      	adds	r7, #24
 8005a06:	46bd      	mov	sp, r7
 8005a08:	bd80      	pop	{r7, pc}
	...

08005a0c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005a0c:	b580      	push	{r7, lr}
 8005a0e:	b084      	sub	sp, #16
 8005a10:	af00      	add	r7, sp, #0
 8005a12:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	691b      	ldr	r3, [r3, #16]
 8005a1a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	68da      	ldr	r2, [r3, #12]
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	430a      	orrs	r2, r1
 8005a28:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	689a      	ldr	r2, [r3, #8]
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	691b      	ldr	r3, [r3, #16]
 8005a32:	431a      	orrs	r2, r3
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	695b      	ldr	r3, [r3, #20]
 8005a38:	4313      	orrs	r3, r2
 8005a3a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	68db      	ldr	r3, [r3, #12]
 8005a42:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8005a46:	f023 030c 	bic.w	r3, r3, #12
 8005a4a:	687a      	ldr	r2, [r7, #4]
 8005a4c:	6812      	ldr	r2, [r2, #0]
 8005a4e:	68b9      	ldr	r1, [r7, #8]
 8005a50:	430b      	orrs	r3, r1
 8005a52:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	695b      	ldr	r3, [r3, #20]
 8005a5a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	699a      	ldr	r2, [r3, #24]
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	430a      	orrs	r2, r1
 8005a68:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	4a2c      	ldr	r2, [pc, #176]	; (8005b20 <UART_SetConfig+0x114>)
 8005a70:	4293      	cmp	r3, r2
 8005a72:	d103      	bne.n	8005a7c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005a74:	f7fe f89a 	bl	8003bac <HAL_RCC_GetPCLK2Freq>
 8005a78:	60f8      	str	r0, [r7, #12]
 8005a7a:	e002      	b.n	8005a82 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8005a7c:	f7fe f882 	bl	8003b84 <HAL_RCC_GetPCLK1Freq>
 8005a80:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005a82:	68fa      	ldr	r2, [r7, #12]
 8005a84:	4613      	mov	r3, r2
 8005a86:	009b      	lsls	r3, r3, #2
 8005a88:	4413      	add	r3, r2
 8005a8a:	009a      	lsls	r2, r3, #2
 8005a8c:	441a      	add	r2, r3
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	685b      	ldr	r3, [r3, #4]
 8005a92:	009b      	lsls	r3, r3, #2
 8005a94:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a98:	4a22      	ldr	r2, [pc, #136]	; (8005b24 <UART_SetConfig+0x118>)
 8005a9a:	fba2 2303 	umull	r2, r3, r2, r3
 8005a9e:	095b      	lsrs	r3, r3, #5
 8005aa0:	0119      	lsls	r1, r3, #4
 8005aa2:	68fa      	ldr	r2, [r7, #12]
 8005aa4:	4613      	mov	r3, r2
 8005aa6:	009b      	lsls	r3, r3, #2
 8005aa8:	4413      	add	r3, r2
 8005aaa:	009a      	lsls	r2, r3, #2
 8005aac:	441a      	add	r2, r3
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	685b      	ldr	r3, [r3, #4]
 8005ab2:	009b      	lsls	r3, r3, #2
 8005ab4:	fbb2 f2f3 	udiv	r2, r2, r3
 8005ab8:	4b1a      	ldr	r3, [pc, #104]	; (8005b24 <UART_SetConfig+0x118>)
 8005aba:	fba3 0302 	umull	r0, r3, r3, r2
 8005abe:	095b      	lsrs	r3, r3, #5
 8005ac0:	2064      	movs	r0, #100	; 0x64
 8005ac2:	fb00 f303 	mul.w	r3, r0, r3
 8005ac6:	1ad3      	subs	r3, r2, r3
 8005ac8:	011b      	lsls	r3, r3, #4
 8005aca:	3332      	adds	r3, #50	; 0x32
 8005acc:	4a15      	ldr	r2, [pc, #84]	; (8005b24 <UART_SetConfig+0x118>)
 8005ace:	fba2 2303 	umull	r2, r3, r2, r3
 8005ad2:	095b      	lsrs	r3, r3, #5
 8005ad4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005ad8:	4419      	add	r1, r3
 8005ada:	68fa      	ldr	r2, [r7, #12]
 8005adc:	4613      	mov	r3, r2
 8005ade:	009b      	lsls	r3, r3, #2
 8005ae0:	4413      	add	r3, r2
 8005ae2:	009a      	lsls	r2, r3, #2
 8005ae4:	441a      	add	r2, r3
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	685b      	ldr	r3, [r3, #4]
 8005aea:	009b      	lsls	r3, r3, #2
 8005aec:	fbb2 f2f3 	udiv	r2, r2, r3
 8005af0:	4b0c      	ldr	r3, [pc, #48]	; (8005b24 <UART_SetConfig+0x118>)
 8005af2:	fba3 0302 	umull	r0, r3, r3, r2
 8005af6:	095b      	lsrs	r3, r3, #5
 8005af8:	2064      	movs	r0, #100	; 0x64
 8005afa:	fb00 f303 	mul.w	r3, r0, r3
 8005afe:	1ad3      	subs	r3, r2, r3
 8005b00:	011b      	lsls	r3, r3, #4
 8005b02:	3332      	adds	r3, #50	; 0x32
 8005b04:	4a07      	ldr	r2, [pc, #28]	; (8005b24 <UART_SetConfig+0x118>)
 8005b06:	fba2 2303 	umull	r2, r3, r2, r3
 8005b0a:	095b      	lsrs	r3, r3, #5
 8005b0c:	f003 020f 	and.w	r2, r3, #15
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	440a      	add	r2, r1
 8005b16:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8005b18:	bf00      	nop
 8005b1a:	3710      	adds	r7, #16
 8005b1c:	46bd      	mov	sp, r7
 8005b1e:	bd80      	pop	{r7, pc}
 8005b20:	40013800 	.word	0x40013800
 8005b24:	51eb851f 	.word	0x51eb851f

08005b28 <__errno>:
 8005b28:	4b01      	ldr	r3, [pc, #4]	; (8005b30 <__errno+0x8>)
 8005b2a:	6818      	ldr	r0, [r3, #0]
 8005b2c:	4770      	bx	lr
 8005b2e:	bf00      	nop
 8005b30:	20000018 	.word	0x20000018

08005b34 <__libc_init_array>:
 8005b34:	b570      	push	{r4, r5, r6, lr}
 8005b36:	2600      	movs	r6, #0
 8005b38:	4d0c      	ldr	r5, [pc, #48]	; (8005b6c <__libc_init_array+0x38>)
 8005b3a:	4c0d      	ldr	r4, [pc, #52]	; (8005b70 <__libc_init_array+0x3c>)
 8005b3c:	1b64      	subs	r4, r4, r5
 8005b3e:	10a4      	asrs	r4, r4, #2
 8005b40:	42a6      	cmp	r6, r4
 8005b42:	d109      	bne.n	8005b58 <__libc_init_array+0x24>
 8005b44:	f004 fd02 	bl	800a54c <_init>
 8005b48:	2600      	movs	r6, #0
 8005b4a:	4d0a      	ldr	r5, [pc, #40]	; (8005b74 <__libc_init_array+0x40>)
 8005b4c:	4c0a      	ldr	r4, [pc, #40]	; (8005b78 <__libc_init_array+0x44>)
 8005b4e:	1b64      	subs	r4, r4, r5
 8005b50:	10a4      	asrs	r4, r4, #2
 8005b52:	42a6      	cmp	r6, r4
 8005b54:	d105      	bne.n	8005b62 <__libc_init_array+0x2e>
 8005b56:	bd70      	pop	{r4, r5, r6, pc}
 8005b58:	f855 3b04 	ldr.w	r3, [r5], #4
 8005b5c:	4798      	blx	r3
 8005b5e:	3601      	adds	r6, #1
 8005b60:	e7ee      	b.n	8005b40 <__libc_init_array+0xc>
 8005b62:	f855 3b04 	ldr.w	r3, [r5], #4
 8005b66:	4798      	blx	r3
 8005b68:	3601      	adds	r6, #1
 8005b6a:	e7f2      	b.n	8005b52 <__libc_init_array+0x1e>
 8005b6c:	0800a9f8 	.word	0x0800a9f8
 8005b70:	0800a9f8 	.word	0x0800a9f8
 8005b74:	0800a9f8 	.word	0x0800a9f8
 8005b78:	0800aa00 	.word	0x0800aa00

08005b7c <memset>:
 8005b7c:	4603      	mov	r3, r0
 8005b7e:	4402      	add	r2, r0
 8005b80:	4293      	cmp	r3, r2
 8005b82:	d100      	bne.n	8005b86 <memset+0xa>
 8005b84:	4770      	bx	lr
 8005b86:	f803 1b01 	strb.w	r1, [r3], #1
 8005b8a:	e7f9      	b.n	8005b80 <memset+0x4>

08005b8c <_vsprintf_r>:
 8005b8c:	b500      	push	{lr}
 8005b8e:	b09b      	sub	sp, #108	; 0x6c
 8005b90:	9100      	str	r1, [sp, #0]
 8005b92:	9104      	str	r1, [sp, #16]
 8005b94:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005b98:	9105      	str	r1, [sp, #20]
 8005b9a:	9102      	str	r1, [sp, #8]
 8005b9c:	4905      	ldr	r1, [pc, #20]	; (8005bb4 <_vsprintf_r+0x28>)
 8005b9e:	9103      	str	r1, [sp, #12]
 8005ba0:	4669      	mov	r1, sp
 8005ba2:	f001 ffc9 	bl	8007b38 <_svfprintf_r>
 8005ba6:	2200      	movs	r2, #0
 8005ba8:	9b00      	ldr	r3, [sp, #0]
 8005baa:	701a      	strb	r2, [r3, #0]
 8005bac:	b01b      	add	sp, #108	; 0x6c
 8005bae:	f85d fb04 	ldr.w	pc, [sp], #4
 8005bb2:	bf00      	nop
 8005bb4:	ffff0208 	.word	0xffff0208

08005bb8 <vsprintf>:
 8005bb8:	4613      	mov	r3, r2
 8005bba:	460a      	mov	r2, r1
 8005bbc:	4601      	mov	r1, r0
 8005bbe:	4802      	ldr	r0, [pc, #8]	; (8005bc8 <vsprintf+0x10>)
 8005bc0:	6800      	ldr	r0, [r0, #0]
 8005bc2:	f7ff bfe3 	b.w	8005b8c <_vsprintf_r>
 8005bc6:	bf00      	nop
 8005bc8:	20000018 	.word	0x20000018

08005bcc <__swsetup_r>:
 8005bcc:	b538      	push	{r3, r4, r5, lr}
 8005bce:	4b2a      	ldr	r3, [pc, #168]	; (8005c78 <__swsetup_r+0xac>)
 8005bd0:	4605      	mov	r5, r0
 8005bd2:	6818      	ldr	r0, [r3, #0]
 8005bd4:	460c      	mov	r4, r1
 8005bd6:	b118      	cbz	r0, 8005be0 <__swsetup_r+0x14>
 8005bd8:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8005bda:	b90b      	cbnz	r3, 8005be0 <__swsetup_r+0x14>
 8005bdc:	f000 ff96 	bl	8006b0c <__sinit>
 8005be0:	89a3      	ldrh	r3, [r4, #12]
 8005be2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005be6:	0718      	lsls	r0, r3, #28
 8005be8:	d422      	bmi.n	8005c30 <__swsetup_r+0x64>
 8005bea:	06d9      	lsls	r1, r3, #27
 8005bec:	d407      	bmi.n	8005bfe <__swsetup_r+0x32>
 8005bee:	2309      	movs	r3, #9
 8005bf0:	602b      	str	r3, [r5, #0]
 8005bf2:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005bf6:	f04f 30ff 	mov.w	r0, #4294967295
 8005bfa:	81a3      	strh	r3, [r4, #12]
 8005bfc:	e034      	b.n	8005c68 <__swsetup_r+0x9c>
 8005bfe:	0758      	lsls	r0, r3, #29
 8005c00:	d512      	bpl.n	8005c28 <__swsetup_r+0x5c>
 8005c02:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8005c04:	b141      	cbz	r1, 8005c18 <__swsetup_r+0x4c>
 8005c06:	f104 0340 	add.w	r3, r4, #64	; 0x40
 8005c0a:	4299      	cmp	r1, r3
 8005c0c:	d002      	beq.n	8005c14 <__swsetup_r+0x48>
 8005c0e:	4628      	mov	r0, r5
 8005c10:	f001 f80c 	bl	8006c2c <_free_r>
 8005c14:	2300      	movs	r3, #0
 8005c16:	6323      	str	r3, [r4, #48]	; 0x30
 8005c18:	89a3      	ldrh	r3, [r4, #12]
 8005c1a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005c1e:	81a3      	strh	r3, [r4, #12]
 8005c20:	2300      	movs	r3, #0
 8005c22:	6063      	str	r3, [r4, #4]
 8005c24:	6923      	ldr	r3, [r4, #16]
 8005c26:	6023      	str	r3, [r4, #0]
 8005c28:	89a3      	ldrh	r3, [r4, #12]
 8005c2a:	f043 0308 	orr.w	r3, r3, #8
 8005c2e:	81a3      	strh	r3, [r4, #12]
 8005c30:	6923      	ldr	r3, [r4, #16]
 8005c32:	b94b      	cbnz	r3, 8005c48 <__swsetup_r+0x7c>
 8005c34:	89a3      	ldrh	r3, [r4, #12]
 8005c36:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005c3a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005c3e:	d003      	beq.n	8005c48 <__swsetup_r+0x7c>
 8005c40:	4621      	mov	r1, r4
 8005c42:	4628      	mov	r0, r5
 8005c44:	f001 f906 	bl	8006e54 <__smakebuf_r>
 8005c48:	89a0      	ldrh	r0, [r4, #12]
 8005c4a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005c4e:	f010 0301 	ands.w	r3, r0, #1
 8005c52:	d00a      	beq.n	8005c6a <__swsetup_r+0x9e>
 8005c54:	2300      	movs	r3, #0
 8005c56:	60a3      	str	r3, [r4, #8]
 8005c58:	6963      	ldr	r3, [r4, #20]
 8005c5a:	425b      	negs	r3, r3
 8005c5c:	61a3      	str	r3, [r4, #24]
 8005c5e:	6923      	ldr	r3, [r4, #16]
 8005c60:	b943      	cbnz	r3, 8005c74 <__swsetup_r+0xa8>
 8005c62:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8005c66:	d1c4      	bne.n	8005bf2 <__swsetup_r+0x26>
 8005c68:	bd38      	pop	{r3, r4, r5, pc}
 8005c6a:	0781      	lsls	r1, r0, #30
 8005c6c:	bf58      	it	pl
 8005c6e:	6963      	ldrpl	r3, [r4, #20]
 8005c70:	60a3      	str	r3, [r4, #8]
 8005c72:	e7f4      	b.n	8005c5e <__swsetup_r+0x92>
 8005c74:	2000      	movs	r0, #0
 8005c76:	e7f7      	b.n	8005c68 <__swsetup_r+0x9c>
 8005c78:	20000018 	.word	0x20000018

08005c7c <register_fini>:
 8005c7c:	4b02      	ldr	r3, [pc, #8]	; (8005c88 <register_fini+0xc>)
 8005c7e:	b113      	cbz	r3, 8005c86 <register_fini+0xa>
 8005c80:	4802      	ldr	r0, [pc, #8]	; (8005c8c <register_fini+0x10>)
 8005c82:	f000 b805 	b.w	8005c90 <atexit>
 8005c86:	4770      	bx	lr
 8005c88:	00000000 	.word	0x00000000
 8005c8c:	08006b5d 	.word	0x08006b5d

08005c90 <atexit>:
 8005c90:	2300      	movs	r3, #0
 8005c92:	4601      	mov	r1, r0
 8005c94:	461a      	mov	r2, r3
 8005c96:	4618      	mov	r0, r3
 8005c98:	f003 be42 	b.w	8009920 <__register_exitproc>

08005c9c <quorem>:
 8005c9c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ca0:	6903      	ldr	r3, [r0, #16]
 8005ca2:	690c      	ldr	r4, [r1, #16]
 8005ca4:	4607      	mov	r7, r0
 8005ca6:	42a3      	cmp	r3, r4
 8005ca8:	f2c0 8082 	blt.w	8005db0 <quorem+0x114>
 8005cac:	3c01      	subs	r4, #1
 8005cae:	f100 0514 	add.w	r5, r0, #20
 8005cb2:	f101 0814 	add.w	r8, r1, #20
 8005cb6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005cba:	9301      	str	r3, [sp, #4]
 8005cbc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005cc0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005cc4:	3301      	adds	r3, #1
 8005cc6:	429a      	cmp	r2, r3
 8005cc8:	fbb2 f6f3 	udiv	r6, r2, r3
 8005ccc:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8005cd0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005cd4:	d331      	bcc.n	8005d3a <quorem+0x9e>
 8005cd6:	f04f 0e00 	mov.w	lr, #0
 8005cda:	4640      	mov	r0, r8
 8005cdc:	46ac      	mov	ip, r5
 8005cde:	46f2      	mov	sl, lr
 8005ce0:	f850 2b04 	ldr.w	r2, [r0], #4
 8005ce4:	b293      	uxth	r3, r2
 8005ce6:	fb06 e303 	mla	r3, r6, r3, lr
 8005cea:	0c12      	lsrs	r2, r2, #16
 8005cec:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8005cf0:	b29b      	uxth	r3, r3
 8005cf2:	fb06 e202 	mla	r2, r6, r2, lr
 8005cf6:	ebaa 0303 	sub.w	r3, sl, r3
 8005cfa:	f8dc a000 	ldr.w	sl, [ip]
 8005cfe:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005d02:	fa1f fa8a 	uxth.w	sl, sl
 8005d06:	4453      	add	r3, sl
 8005d08:	f8dc a000 	ldr.w	sl, [ip]
 8005d0c:	b292      	uxth	r2, r2
 8005d0e:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8005d12:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005d16:	b29b      	uxth	r3, r3
 8005d18:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005d1c:	4581      	cmp	r9, r0
 8005d1e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8005d22:	f84c 3b04 	str.w	r3, [ip], #4
 8005d26:	d2db      	bcs.n	8005ce0 <quorem+0x44>
 8005d28:	f855 300b 	ldr.w	r3, [r5, fp]
 8005d2c:	b92b      	cbnz	r3, 8005d3a <quorem+0x9e>
 8005d2e:	9b01      	ldr	r3, [sp, #4]
 8005d30:	3b04      	subs	r3, #4
 8005d32:	429d      	cmp	r5, r3
 8005d34:	461a      	mov	r2, r3
 8005d36:	d32f      	bcc.n	8005d98 <quorem+0xfc>
 8005d38:	613c      	str	r4, [r7, #16]
 8005d3a:	4638      	mov	r0, r7
 8005d3c:	f001 fd5e 	bl	80077fc <__mcmp>
 8005d40:	2800      	cmp	r0, #0
 8005d42:	db25      	blt.n	8005d90 <quorem+0xf4>
 8005d44:	4628      	mov	r0, r5
 8005d46:	f04f 0c00 	mov.w	ip, #0
 8005d4a:	3601      	adds	r6, #1
 8005d4c:	f858 1b04 	ldr.w	r1, [r8], #4
 8005d50:	f8d0 e000 	ldr.w	lr, [r0]
 8005d54:	b28b      	uxth	r3, r1
 8005d56:	ebac 0303 	sub.w	r3, ip, r3
 8005d5a:	fa1f f28e 	uxth.w	r2, lr
 8005d5e:	4413      	add	r3, r2
 8005d60:	0c0a      	lsrs	r2, r1, #16
 8005d62:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8005d66:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005d6a:	b29b      	uxth	r3, r3
 8005d6c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005d70:	45c1      	cmp	r9, r8
 8005d72:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8005d76:	f840 3b04 	str.w	r3, [r0], #4
 8005d7a:	d2e7      	bcs.n	8005d4c <quorem+0xb0>
 8005d7c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005d80:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005d84:	b922      	cbnz	r2, 8005d90 <quorem+0xf4>
 8005d86:	3b04      	subs	r3, #4
 8005d88:	429d      	cmp	r5, r3
 8005d8a:	461a      	mov	r2, r3
 8005d8c:	d30a      	bcc.n	8005da4 <quorem+0x108>
 8005d8e:	613c      	str	r4, [r7, #16]
 8005d90:	4630      	mov	r0, r6
 8005d92:	b003      	add	sp, #12
 8005d94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d98:	6812      	ldr	r2, [r2, #0]
 8005d9a:	3b04      	subs	r3, #4
 8005d9c:	2a00      	cmp	r2, #0
 8005d9e:	d1cb      	bne.n	8005d38 <quorem+0x9c>
 8005da0:	3c01      	subs	r4, #1
 8005da2:	e7c6      	b.n	8005d32 <quorem+0x96>
 8005da4:	6812      	ldr	r2, [r2, #0]
 8005da6:	3b04      	subs	r3, #4
 8005da8:	2a00      	cmp	r2, #0
 8005daa:	d1f0      	bne.n	8005d8e <quorem+0xf2>
 8005dac:	3c01      	subs	r4, #1
 8005dae:	e7eb      	b.n	8005d88 <quorem+0xec>
 8005db0:	2000      	movs	r0, #0
 8005db2:	e7ee      	b.n	8005d92 <quorem+0xf6>
 8005db4:	0000      	movs	r0, r0
	...

08005db8 <_dtoa_r>:
 8005db8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005dbc:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8005dbe:	b097      	sub	sp, #92	; 0x5c
 8005dc0:	4681      	mov	r9, r0
 8005dc2:	4614      	mov	r4, r2
 8005dc4:	461d      	mov	r5, r3
 8005dc6:	4692      	mov	sl, r2
 8005dc8:	469b      	mov	fp, r3
 8005dca:	9e23      	ldr	r6, [sp, #140]	; 0x8c
 8005dcc:	b149      	cbz	r1, 8005de2 <_dtoa_r+0x2a>
 8005dce:	2301      	movs	r3, #1
 8005dd0:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8005dd2:	4093      	lsls	r3, r2
 8005dd4:	608b      	str	r3, [r1, #8]
 8005dd6:	604a      	str	r2, [r1, #4]
 8005dd8:	f001 fb05 	bl	80073e6 <_Bfree>
 8005ddc:	2300      	movs	r3, #0
 8005dde:	f8c9 3040 	str.w	r3, [r9, #64]	; 0x40
 8005de2:	1e2b      	subs	r3, r5, #0
 8005de4:	bfad      	iteet	ge
 8005de6:	2300      	movge	r3, #0
 8005de8:	2201      	movlt	r2, #1
 8005dea:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8005dee:	6033      	strge	r3, [r6, #0]
 8005df0:	4b9f      	ldr	r3, [pc, #636]	; (8006070 <_dtoa_r+0x2b8>)
 8005df2:	bfb8      	it	lt
 8005df4:	6032      	strlt	r2, [r6, #0]
 8005df6:	ea33 030b 	bics.w	r3, r3, fp
 8005dfa:	d119      	bne.n	8005e30 <_dtoa_r+0x78>
 8005dfc:	f242 730f 	movw	r3, #9999	; 0x270f
 8005e00:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8005e02:	6013      	str	r3, [r2, #0]
 8005e04:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005e08:	4323      	orrs	r3, r4
 8005e0a:	f000 8574 	beq.w	80068f6 <_dtoa_r+0xb3e>
 8005e0e:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8005e10:	b90b      	cbnz	r3, 8005e16 <_dtoa_r+0x5e>
 8005e12:	4b98      	ldr	r3, [pc, #608]	; (8006074 <_dtoa_r+0x2bc>)
 8005e14:	e020      	b.n	8005e58 <_dtoa_r+0xa0>
 8005e16:	4b97      	ldr	r3, [pc, #604]	; (8006074 <_dtoa_r+0x2bc>)
 8005e18:	9304      	str	r3, [sp, #16]
 8005e1a:	3303      	adds	r3, #3
 8005e1c:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8005e1e:	6013      	str	r3, [r2, #0]
 8005e20:	9804      	ldr	r0, [sp, #16]
 8005e22:	b017      	add	sp, #92	; 0x5c
 8005e24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e28:	4b93      	ldr	r3, [pc, #588]	; (8006078 <_dtoa_r+0x2c0>)
 8005e2a:	9304      	str	r3, [sp, #16]
 8005e2c:	3308      	adds	r3, #8
 8005e2e:	e7f5      	b.n	8005e1c <_dtoa_r+0x64>
 8005e30:	2200      	movs	r2, #0
 8005e32:	2300      	movs	r3, #0
 8005e34:	4650      	mov	r0, sl
 8005e36:	4659      	mov	r1, fp
 8005e38:	e9cd ab0c 	strd	sl, fp, [sp, #48]	; 0x30
 8005e3c:	f7fa fe20 	bl	8000a80 <__aeabi_dcmpeq>
 8005e40:	4607      	mov	r7, r0
 8005e42:	b158      	cbz	r0, 8005e5c <_dtoa_r+0xa4>
 8005e44:	2301      	movs	r3, #1
 8005e46:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8005e48:	6013      	str	r3, [r2, #0]
 8005e4a:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	f000 854f 	beq.w	80068f0 <_dtoa_r+0xb38>
 8005e52:	488a      	ldr	r0, [pc, #552]	; (800607c <_dtoa_r+0x2c4>)
 8005e54:	6018      	str	r0, [r3, #0]
 8005e56:	1e43      	subs	r3, r0, #1
 8005e58:	9304      	str	r3, [sp, #16]
 8005e5a:	e7e1      	b.n	8005e20 <_dtoa_r+0x68>
 8005e5c:	ab14      	add	r3, sp, #80	; 0x50
 8005e5e:	9301      	str	r3, [sp, #4]
 8005e60:	ab15      	add	r3, sp, #84	; 0x54
 8005e62:	9300      	str	r3, [sp, #0]
 8005e64:	4648      	mov	r0, r9
 8005e66:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8005e6a:	f001 fd6f 	bl	800794c <__d2b>
 8005e6e:	f3cb 560a 	ubfx	r6, fp, #20, #11
 8005e72:	9003      	str	r0, [sp, #12]
 8005e74:	2e00      	cmp	r6, #0
 8005e76:	d07c      	beq.n	8005f72 <_dtoa_r+0x1ba>
 8005e78:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005e7c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005e7e:	f2a6 36ff 	subw	r6, r6, #1023	; 0x3ff
 8005e82:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005e86:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8005e8a:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8005e8e:	9713      	str	r7, [sp, #76]	; 0x4c
 8005e90:	2200      	movs	r2, #0
 8005e92:	4b7b      	ldr	r3, [pc, #492]	; (8006080 <_dtoa_r+0x2c8>)
 8005e94:	f7fa f9d4 	bl	8000240 <__aeabi_dsub>
 8005e98:	a36f      	add	r3, pc, #444	; (adr r3, 8006058 <_dtoa_r+0x2a0>)
 8005e9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e9e:	f7fa fb87 	bl	80005b0 <__aeabi_dmul>
 8005ea2:	a36f      	add	r3, pc, #444	; (adr r3, 8006060 <_dtoa_r+0x2a8>)
 8005ea4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ea8:	f7fa f9cc 	bl	8000244 <__adddf3>
 8005eac:	4604      	mov	r4, r0
 8005eae:	4630      	mov	r0, r6
 8005eb0:	460d      	mov	r5, r1
 8005eb2:	f7fa fb13 	bl	80004dc <__aeabi_i2d>
 8005eb6:	a36c      	add	r3, pc, #432	; (adr r3, 8006068 <_dtoa_r+0x2b0>)
 8005eb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ebc:	f7fa fb78 	bl	80005b0 <__aeabi_dmul>
 8005ec0:	4602      	mov	r2, r0
 8005ec2:	460b      	mov	r3, r1
 8005ec4:	4620      	mov	r0, r4
 8005ec6:	4629      	mov	r1, r5
 8005ec8:	f7fa f9bc 	bl	8000244 <__adddf3>
 8005ecc:	4604      	mov	r4, r0
 8005ece:	460d      	mov	r5, r1
 8005ed0:	f7fa fe1e 	bl	8000b10 <__aeabi_d2iz>
 8005ed4:	2200      	movs	r2, #0
 8005ed6:	4680      	mov	r8, r0
 8005ed8:	2300      	movs	r3, #0
 8005eda:	4620      	mov	r0, r4
 8005edc:	4629      	mov	r1, r5
 8005ede:	f7fa fdd9 	bl	8000a94 <__aeabi_dcmplt>
 8005ee2:	b148      	cbz	r0, 8005ef8 <_dtoa_r+0x140>
 8005ee4:	4640      	mov	r0, r8
 8005ee6:	f7fa faf9 	bl	80004dc <__aeabi_i2d>
 8005eea:	4622      	mov	r2, r4
 8005eec:	462b      	mov	r3, r5
 8005eee:	f7fa fdc7 	bl	8000a80 <__aeabi_dcmpeq>
 8005ef2:	b908      	cbnz	r0, 8005ef8 <_dtoa_r+0x140>
 8005ef4:	f108 38ff 	add.w	r8, r8, #4294967295
 8005ef8:	f1b8 0f16 	cmp.w	r8, #22
 8005efc:	d856      	bhi.n	8005fac <_dtoa_r+0x1f4>
 8005efe:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005f02:	4b60      	ldr	r3, [pc, #384]	; (8006084 <_dtoa_r+0x2cc>)
 8005f04:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8005f08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f0c:	f7fa fdc2 	bl	8000a94 <__aeabi_dcmplt>
 8005f10:	2800      	cmp	r0, #0
 8005f12:	d04d      	beq.n	8005fb0 <_dtoa_r+0x1f8>
 8005f14:	2300      	movs	r3, #0
 8005f16:	f108 38ff 	add.w	r8, r8, #4294967295
 8005f1a:	930f      	str	r3, [sp, #60]	; 0x3c
 8005f1c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8005f1e:	1b9e      	subs	r6, r3, r6
 8005f20:	1e73      	subs	r3, r6, #1
 8005f22:	9309      	str	r3, [sp, #36]	; 0x24
 8005f24:	bf49      	itett	mi
 8005f26:	f1c6 0301 	rsbmi	r3, r6, #1
 8005f2a:	2300      	movpl	r3, #0
 8005f2c:	9306      	strmi	r3, [sp, #24]
 8005f2e:	2300      	movmi	r3, #0
 8005f30:	bf54      	ite	pl
 8005f32:	9306      	strpl	r3, [sp, #24]
 8005f34:	9309      	strmi	r3, [sp, #36]	; 0x24
 8005f36:	f1b8 0f00 	cmp.w	r8, #0
 8005f3a:	db3b      	blt.n	8005fb4 <_dtoa_r+0x1fc>
 8005f3c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005f3e:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8005f42:	4443      	add	r3, r8
 8005f44:	9309      	str	r3, [sp, #36]	; 0x24
 8005f46:	2300      	movs	r3, #0
 8005f48:	930a      	str	r3, [sp, #40]	; 0x28
 8005f4a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005f4c:	2b09      	cmp	r3, #9
 8005f4e:	d86b      	bhi.n	8006028 <_dtoa_r+0x270>
 8005f50:	2b05      	cmp	r3, #5
 8005f52:	bfc4      	itt	gt
 8005f54:	3b04      	subgt	r3, #4
 8005f56:	9320      	strgt	r3, [sp, #128]	; 0x80
 8005f58:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005f5a:	bfc8      	it	gt
 8005f5c:	2400      	movgt	r4, #0
 8005f5e:	f1a3 0302 	sub.w	r3, r3, #2
 8005f62:	bfd8      	it	le
 8005f64:	2401      	movle	r4, #1
 8005f66:	2b03      	cmp	r3, #3
 8005f68:	d869      	bhi.n	800603e <_dtoa_r+0x286>
 8005f6a:	e8df f003 	tbb	[pc, r3]
 8005f6e:	3a2d      	.short	0x3a2d
 8005f70:	5b38      	.short	0x5b38
 8005f72:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	; 0x50
 8005f76:	441e      	add	r6, r3
 8005f78:	f206 4332 	addw	r3, r6, #1074	; 0x432
 8005f7c:	2b20      	cmp	r3, #32
 8005f7e:	bfc3      	ittte	gt
 8005f80:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8005f84:	f206 4012 	addwgt	r0, r6, #1042	; 0x412
 8005f88:	fa0b f303 	lslgt.w	r3, fp, r3
 8005f8c:	f1c3 0320 	rsble	r3, r3, #32
 8005f90:	bfc6      	itte	gt
 8005f92:	fa24 f000 	lsrgt.w	r0, r4, r0
 8005f96:	4318      	orrgt	r0, r3
 8005f98:	fa04 f003 	lslle.w	r0, r4, r3
 8005f9c:	f7fa fa8e 	bl	80004bc <__aeabi_ui2d>
 8005fa0:	2301      	movs	r3, #1
 8005fa2:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8005fa6:	3e01      	subs	r6, #1
 8005fa8:	9313      	str	r3, [sp, #76]	; 0x4c
 8005faa:	e771      	b.n	8005e90 <_dtoa_r+0xd8>
 8005fac:	2301      	movs	r3, #1
 8005fae:	e7b4      	b.n	8005f1a <_dtoa_r+0x162>
 8005fb0:	900f      	str	r0, [sp, #60]	; 0x3c
 8005fb2:	e7b3      	b.n	8005f1c <_dtoa_r+0x164>
 8005fb4:	9b06      	ldr	r3, [sp, #24]
 8005fb6:	eba3 0308 	sub.w	r3, r3, r8
 8005fba:	9306      	str	r3, [sp, #24]
 8005fbc:	f1c8 0300 	rsb	r3, r8, #0
 8005fc0:	930a      	str	r3, [sp, #40]	; 0x28
 8005fc2:	2300      	movs	r3, #0
 8005fc4:	930e      	str	r3, [sp, #56]	; 0x38
 8005fc6:	e7c0      	b.n	8005f4a <_dtoa_r+0x192>
 8005fc8:	2300      	movs	r3, #0
 8005fca:	930b      	str	r3, [sp, #44]	; 0x2c
 8005fcc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	dc38      	bgt.n	8006044 <_dtoa_r+0x28c>
 8005fd2:	2301      	movs	r3, #1
 8005fd4:	461a      	mov	r2, r3
 8005fd6:	9308      	str	r3, [sp, #32]
 8005fd8:	9305      	str	r3, [sp, #20]
 8005fda:	9221      	str	r2, [sp, #132]	; 0x84
 8005fdc:	e00b      	b.n	8005ff6 <_dtoa_r+0x23e>
 8005fde:	2301      	movs	r3, #1
 8005fe0:	e7f3      	b.n	8005fca <_dtoa_r+0x212>
 8005fe2:	2300      	movs	r3, #0
 8005fe4:	930b      	str	r3, [sp, #44]	; 0x2c
 8005fe6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005fe8:	4443      	add	r3, r8
 8005fea:	9308      	str	r3, [sp, #32]
 8005fec:	3301      	adds	r3, #1
 8005fee:	2b01      	cmp	r3, #1
 8005ff0:	9305      	str	r3, [sp, #20]
 8005ff2:	bfb8      	it	lt
 8005ff4:	2301      	movlt	r3, #1
 8005ff6:	2200      	movs	r2, #0
 8005ff8:	f8c9 2044 	str.w	r2, [r9, #68]	; 0x44
 8005ffc:	2204      	movs	r2, #4
 8005ffe:	f102 0014 	add.w	r0, r2, #20
 8006002:	4298      	cmp	r0, r3
 8006004:	f8d9 1044 	ldr.w	r1, [r9, #68]	; 0x44
 8006008:	d920      	bls.n	800604c <_dtoa_r+0x294>
 800600a:	4648      	mov	r0, r9
 800600c:	f001 f9c6 	bl	800739c <_Balloc>
 8006010:	9004      	str	r0, [sp, #16]
 8006012:	2800      	cmp	r0, #0
 8006014:	d13c      	bne.n	8006090 <_dtoa_r+0x2d8>
 8006016:	4602      	mov	r2, r0
 8006018:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800601c:	4b1a      	ldr	r3, [pc, #104]	; (8006088 <_dtoa_r+0x2d0>)
 800601e:	481b      	ldr	r0, [pc, #108]	; (800608c <_dtoa_r+0x2d4>)
 8006020:	f003 fcc0 	bl	80099a4 <__assert_func>
 8006024:	2301      	movs	r3, #1
 8006026:	e7dd      	b.n	8005fe4 <_dtoa_r+0x22c>
 8006028:	2401      	movs	r4, #1
 800602a:	2300      	movs	r3, #0
 800602c:	940b      	str	r4, [sp, #44]	; 0x2c
 800602e:	9320      	str	r3, [sp, #128]	; 0x80
 8006030:	f04f 33ff 	mov.w	r3, #4294967295
 8006034:	2200      	movs	r2, #0
 8006036:	9308      	str	r3, [sp, #32]
 8006038:	9305      	str	r3, [sp, #20]
 800603a:	2312      	movs	r3, #18
 800603c:	e7cd      	b.n	8005fda <_dtoa_r+0x222>
 800603e:	2301      	movs	r3, #1
 8006040:	930b      	str	r3, [sp, #44]	; 0x2c
 8006042:	e7f5      	b.n	8006030 <_dtoa_r+0x278>
 8006044:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006046:	9308      	str	r3, [sp, #32]
 8006048:	9305      	str	r3, [sp, #20]
 800604a:	e7d4      	b.n	8005ff6 <_dtoa_r+0x23e>
 800604c:	3101      	adds	r1, #1
 800604e:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
 8006052:	0052      	lsls	r2, r2, #1
 8006054:	e7d3      	b.n	8005ffe <_dtoa_r+0x246>
 8006056:	bf00      	nop
 8006058:	636f4361 	.word	0x636f4361
 800605c:	3fd287a7 	.word	0x3fd287a7
 8006060:	8b60c8b3 	.word	0x8b60c8b3
 8006064:	3fc68a28 	.word	0x3fc68a28
 8006068:	509f79fb 	.word	0x509f79fb
 800606c:	3fd34413 	.word	0x3fd34413
 8006070:	7ff00000 	.word	0x7ff00000
 8006074:	0800a65c 	.word	0x0800a65c
 8006078:	0800a660 	.word	0x0800a660
 800607c:	0800a66a 	.word	0x0800a66a
 8006080:	3ff80000 	.word	0x3ff80000
 8006084:	0800a760 	.word	0x0800a760
 8006088:	0800a66b 	.word	0x0800a66b
 800608c:	0800a67c 	.word	0x0800a67c
 8006090:	9b04      	ldr	r3, [sp, #16]
 8006092:	f8c9 3040 	str.w	r3, [r9, #64]	; 0x40
 8006096:	9b05      	ldr	r3, [sp, #20]
 8006098:	2b0e      	cmp	r3, #14
 800609a:	f200 80a1 	bhi.w	80061e0 <_dtoa_r+0x428>
 800609e:	2c00      	cmp	r4, #0
 80060a0:	f000 809e 	beq.w	80061e0 <_dtoa_r+0x428>
 80060a4:	f1b8 0f00 	cmp.w	r8, #0
 80060a8:	dd34      	ble.n	8006114 <_dtoa_r+0x35c>
 80060aa:	4a96      	ldr	r2, [pc, #600]	; (8006304 <_dtoa_r+0x54c>)
 80060ac:	f008 030f 	and.w	r3, r8, #15
 80060b0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80060b4:	f418 7f80 	tst.w	r8, #256	; 0x100
 80060b8:	e9d3 3400 	ldrd	r3, r4, [r3]
 80060bc:	ea4f 1528 	mov.w	r5, r8, asr #4
 80060c0:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80060c4:	d016      	beq.n	80060f4 <_dtoa_r+0x33c>
 80060c6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80060ca:	4b8f      	ldr	r3, [pc, #572]	; (8006308 <_dtoa_r+0x550>)
 80060cc:	2603      	movs	r6, #3
 80060ce:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80060d2:	f7fa fb97 	bl	8000804 <__aeabi_ddiv>
 80060d6:	4682      	mov	sl, r0
 80060d8:	468b      	mov	fp, r1
 80060da:	f005 050f 	and.w	r5, r5, #15
 80060de:	4c8a      	ldr	r4, [pc, #552]	; (8006308 <_dtoa_r+0x550>)
 80060e0:	b955      	cbnz	r5, 80060f8 <_dtoa_r+0x340>
 80060e2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80060e6:	4650      	mov	r0, sl
 80060e8:	4659      	mov	r1, fp
 80060ea:	f7fa fb8b 	bl	8000804 <__aeabi_ddiv>
 80060ee:	4682      	mov	sl, r0
 80060f0:	468b      	mov	fp, r1
 80060f2:	e028      	b.n	8006146 <_dtoa_r+0x38e>
 80060f4:	2602      	movs	r6, #2
 80060f6:	e7f2      	b.n	80060de <_dtoa_r+0x326>
 80060f8:	07e9      	lsls	r1, r5, #31
 80060fa:	d508      	bpl.n	800610e <_dtoa_r+0x356>
 80060fc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006100:	e9d4 2300 	ldrd	r2, r3, [r4]
 8006104:	f7fa fa54 	bl	80005b0 <__aeabi_dmul>
 8006108:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800610c:	3601      	adds	r6, #1
 800610e:	106d      	asrs	r5, r5, #1
 8006110:	3408      	adds	r4, #8
 8006112:	e7e5      	b.n	80060e0 <_dtoa_r+0x328>
 8006114:	f000 809e 	beq.w	8006254 <_dtoa_r+0x49c>
 8006118:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800611c:	f1c8 0400 	rsb	r4, r8, #0
 8006120:	4b78      	ldr	r3, [pc, #480]	; (8006304 <_dtoa_r+0x54c>)
 8006122:	f004 020f 	and.w	r2, r4, #15
 8006126:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800612a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800612e:	f7fa fa3f 	bl	80005b0 <__aeabi_dmul>
 8006132:	2602      	movs	r6, #2
 8006134:	4682      	mov	sl, r0
 8006136:	468b      	mov	fp, r1
 8006138:	2300      	movs	r3, #0
 800613a:	4d73      	ldr	r5, [pc, #460]	; (8006308 <_dtoa_r+0x550>)
 800613c:	1124      	asrs	r4, r4, #4
 800613e:	2c00      	cmp	r4, #0
 8006140:	d17d      	bne.n	800623e <_dtoa_r+0x486>
 8006142:	2b00      	cmp	r3, #0
 8006144:	d1d3      	bne.n	80060ee <_dtoa_r+0x336>
 8006146:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006148:	2b00      	cmp	r3, #0
 800614a:	f000 8085 	beq.w	8006258 <_dtoa_r+0x4a0>
 800614e:	2200      	movs	r2, #0
 8006150:	4650      	mov	r0, sl
 8006152:	4659      	mov	r1, fp
 8006154:	4b6d      	ldr	r3, [pc, #436]	; (800630c <_dtoa_r+0x554>)
 8006156:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
 800615a:	f7fa fc9b 	bl	8000a94 <__aeabi_dcmplt>
 800615e:	2800      	cmp	r0, #0
 8006160:	d07a      	beq.n	8006258 <_dtoa_r+0x4a0>
 8006162:	9b05      	ldr	r3, [sp, #20]
 8006164:	2b00      	cmp	r3, #0
 8006166:	d077      	beq.n	8006258 <_dtoa_r+0x4a0>
 8006168:	9b08      	ldr	r3, [sp, #32]
 800616a:	2b00      	cmp	r3, #0
 800616c:	dd36      	ble.n	80061dc <_dtoa_r+0x424>
 800616e:	4650      	mov	r0, sl
 8006170:	4659      	mov	r1, fp
 8006172:	2200      	movs	r2, #0
 8006174:	4b66      	ldr	r3, [pc, #408]	; (8006310 <_dtoa_r+0x558>)
 8006176:	f7fa fa1b 	bl	80005b0 <__aeabi_dmul>
 800617a:	4682      	mov	sl, r0
 800617c:	468b      	mov	fp, r1
 800617e:	9c08      	ldr	r4, [sp, #32]
 8006180:	f108 35ff 	add.w	r5, r8, #4294967295
 8006184:	3601      	adds	r6, #1
 8006186:	4630      	mov	r0, r6
 8006188:	f7fa f9a8 	bl	80004dc <__aeabi_i2d>
 800618c:	4652      	mov	r2, sl
 800618e:	465b      	mov	r3, fp
 8006190:	f7fa fa0e 	bl	80005b0 <__aeabi_dmul>
 8006194:	2200      	movs	r2, #0
 8006196:	4b5f      	ldr	r3, [pc, #380]	; (8006314 <_dtoa_r+0x55c>)
 8006198:	f7fa f854 	bl	8000244 <__adddf3>
 800619c:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 80061a0:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80061a4:	9611      	str	r6, [sp, #68]	; 0x44
 80061a6:	2c00      	cmp	r4, #0
 80061a8:	d159      	bne.n	800625e <_dtoa_r+0x4a6>
 80061aa:	2200      	movs	r2, #0
 80061ac:	4650      	mov	r0, sl
 80061ae:	4659      	mov	r1, fp
 80061b0:	4b59      	ldr	r3, [pc, #356]	; (8006318 <_dtoa_r+0x560>)
 80061b2:	f7fa f845 	bl	8000240 <__aeabi_dsub>
 80061b6:	4633      	mov	r3, r6
 80061b8:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80061ba:	4682      	mov	sl, r0
 80061bc:	468b      	mov	fp, r1
 80061be:	f7fa fc87 	bl	8000ad0 <__aeabi_dcmpgt>
 80061c2:	2800      	cmp	r0, #0
 80061c4:	f040 828b 	bne.w	80066de <_dtoa_r+0x926>
 80061c8:	4650      	mov	r0, sl
 80061ca:	4659      	mov	r1, fp
 80061cc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80061ce:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80061d2:	f7fa fc5f 	bl	8000a94 <__aeabi_dcmplt>
 80061d6:	2800      	cmp	r0, #0
 80061d8:	f040 827f 	bne.w	80066da <_dtoa_r+0x922>
 80061dc:	e9dd ab0c 	ldrd	sl, fp, [sp, #48]	; 0x30
 80061e0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	f2c0 814d 	blt.w	8006482 <_dtoa_r+0x6ca>
 80061e8:	f1b8 0f0e 	cmp.w	r8, #14
 80061ec:	f300 8149 	bgt.w	8006482 <_dtoa_r+0x6ca>
 80061f0:	4b44      	ldr	r3, [pc, #272]	; (8006304 <_dtoa_r+0x54c>)
 80061f2:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80061f6:	e9d3 3400 	ldrd	r3, r4, [r3]
 80061fa:	e9cd 3406 	strd	r3, r4, [sp, #24]
 80061fe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006200:	2b00      	cmp	r3, #0
 8006202:	f280 80d6 	bge.w	80063b2 <_dtoa_r+0x5fa>
 8006206:	9b05      	ldr	r3, [sp, #20]
 8006208:	2b00      	cmp	r3, #0
 800620a:	f300 80d2 	bgt.w	80063b2 <_dtoa_r+0x5fa>
 800620e:	f040 8263 	bne.w	80066d8 <_dtoa_r+0x920>
 8006212:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006216:	2200      	movs	r2, #0
 8006218:	4b3f      	ldr	r3, [pc, #252]	; (8006318 <_dtoa_r+0x560>)
 800621a:	f7fa f9c9 	bl	80005b0 <__aeabi_dmul>
 800621e:	4652      	mov	r2, sl
 8006220:	465b      	mov	r3, fp
 8006222:	f7fa fc4b 	bl	8000abc <__aeabi_dcmpge>
 8006226:	9c05      	ldr	r4, [sp, #20]
 8006228:	4625      	mov	r5, r4
 800622a:	2800      	cmp	r0, #0
 800622c:	f040 823c 	bne.w	80066a8 <_dtoa_r+0x8f0>
 8006230:	2331      	movs	r3, #49	; 0x31
 8006232:	9e04      	ldr	r6, [sp, #16]
 8006234:	f108 0801 	add.w	r8, r8, #1
 8006238:	f806 3b01 	strb.w	r3, [r6], #1
 800623c:	e238      	b.n	80066b0 <_dtoa_r+0x8f8>
 800623e:	07e2      	lsls	r2, r4, #31
 8006240:	d505      	bpl.n	800624e <_dtoa_r+0x496>
 8006242:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006246:	f7fa f9b3 	bl	80005b0 <__aeabi_dmul>
 800624a:	2301      	movs	r3, #1
 800624c:	3601      	adds	r6, #1
 800624e:	1064      	asrs	r4, r4, #1
 8006250:	3508      	adds	r5, #8
 8006252:	e774      	b.n	800613e <_dtoa_r+0x386>
 8006254:	2602      	movs	r6, #2
 8006256:	e776      	b.n	8006146 <_dtoa_r+0x38e>
 8006258:	4645      	mov	r5, r8
 800625a:	9c05      	ldr	r4, [sp, #20]
 800625c:	e793      	b.n	8006186 <_dtoa_r+0x3ce>
 800625e:	9904      	ldr	r1, [sp, #16]
 8006260:	4b28      	ldr	r3, [pc, #160]	; (8006304 <_dtoa_r+0x54c>)
 8006262:	4421      	add	r1, r4
 8006264:	9112      	str	r1, [sp, #72]	; 0x48
 8006266:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006268:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800626c:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8006270:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006274:	2900      	cmp	r1, #0
 8006276:	d053      	beq.n	8006320 <_dtoa_r+0x568>
 8006278:	2000      	movs	r0, #0
 800627a:	4928      	ldr	r1, [pc, #160]	; (800631c <_dtoa_r+0x564>)
 800627c:	f7fa fac2 	bl	8000804 <__aeabi_ddiv>
 8006280:	4632      	mov	r2, r6
 8006282:	463b      	mov	r3, r7
 8006284:	f7f9 ffdc 	bl	8000240 <__aeabi_dsub>
 8006288:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800628c:	9e04      	ldr	r6, [sp, #16]
 800628e:	4659      	mov	r1, fp
 8006290:	4650      	mov	r0, sl
 8006292:	f7fa fc3d 	bl	8000b10 <__aeabi_d2iz>
 8006296:	4604      	mov	r4, r0
 8006298:	f7fa f920 	bl	80004dc <__aeabi_i2d>
 800629c:	4602      	mov	r2, r0
 800629e:	460b      	mov	r3, r1
 80062a0:	4650      	mov	r0, sl
 80062a2:	4659      	mov	r1, fp
 80062a4:	f7f9 ffcc 	bl	8000240 <__aeabi_dsub>
 80062a8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80062ac:	3430      	adds	r4, #48	; 0x30
 80062ae:	f806 4b01 	strb.w	r4, [r6], #1
 80062b2:	4682      	mov	sl, r0
 80062b4:	468b      	mov	fp, r1
 80062b6:	f7fa fbed 	bl	8000a94 <__aeabi_dcmplt>
 80062ba:	2800      	cmp	r0, #0
 80062bc:	d171      	bne.n	80063a2 <_dtoa_r+0x5ea>
 80062be:	4652      	mov	r2, sl
 80062c0:	465b      	mov	r3, fp
 80062c2:	2000      	movs	r0, #0
 80062c4:	4911      	ldr	r1, [pc, #68]	; (800630c <_dtoa_r+0x554>)
 80062c6:	f7f9 ffbb 	bl	8000240 <__aeabi_dsub>
 80062ca:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80062ce:	f7fa fbe1 	bl	8000a94 <__aeabi_dcmplt>
 80062d2:	2800      	cmp	r0, #0
 80062d4:	f040 80b7 	bne.w	8006446 <_dtoa_r+0x68e>
 80062d8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80062da:	429e      	cmp	r6, r3
 80062dc:	f43f af7e 	beq.w	80061dc <_dtoa_r+0x424>
 80062e0:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80062e4:	2200      	movs	r2, #0
 80062e6:	4b0a      	ldr	r3, [pc, #40]	; (8006310 <_dtoa_r+0x558>)
 80062e8:	f7fa f962 	bl	80005b0 <__aeabi_dmul>
 80062ec:	2200      	movs	r2, #0
 80062ee:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80062f2:	4b07      	ldr	r3, [pc, #28]	; (8006310 <_dtoa_r+0x558>)
 80062f4:	4650      	mov	r0, sl
 80062f6:	4659      	mov	r1, fp
 80062f8:	f7fa f95a 	bl	80005b0 <__aeabi_dmul>
 80062fc:	4682      	mov	sl, r0
 80062fe:	468b      	mov	fp, r1
 8006300:	e7c5      	b.n	800628e <_dtoa_r+0x4d6>
 8006302:	bf00      	nop
 8006304:	0800a760 	.word	0x0800a760
 8006308:	0800a738 	.word	0x0800a738
 800630c:	3ff00000 	.word	0x3ff00000
 8006310:	40240000 	.word	0x40240000
 8006314:	401c0000 	.word	0x401c0000
 8006318:	40140000 	.word	0x40140000
 800631c:	3fe00000 	.word	0x3fe00000
 8006320:	4630      	mov	r0, r6
 8006322:	4639      	mov	r1, r7
 8006324:	f7fa f944 	bl	80005b0 <__aeabi_dmul>
 8006328:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800632c:	9f12      	ldr	r7, [sp, #72]	; 0x48
 800632e:	9e04      	ldr	r6, [sp, #16]
 8006330:	4659      	mov	r1, fp
 8006332:	4650      	mov	r0, sl
 8006334:	f7fa fbec 	bl	8000b10 <__aeabi_d2iz>
 8006338:	4604      	mov	r4, r0
 800633a:	f7fa f8cf 	bl	80004dc <__aeabi_i2d>
 800633e:	4602      	mov	r2, r0
 8006340:	460b      	mov	r3, r1
 8006342:	4650      	mov	r0, sl
 8006344:	4659      	mov	r1, fp
 8006346:	f7f9 ff7b 	bl	8000240 <__aeabi_dsub>
 800634a:	3430      	adds	r4, #48	; 0x30
 800634c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800634e:	f806 4b01 	strb.w	r4, [r6], #1
 8006352:	429e      	cmp	r6, r3
 8006354:	4682      	mov	sl, r0
 8006356:	468b      	mov	fp, r1
 8006358:	f04f 0200 	mov.w	r2, #0
 800635c:	d123      	bne.n	80063a6 <_dtoa_r+0x5ee>
 800635e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006362:	4baf      	ldr	r3, [pc, #700]	; (8006620 <_dtoa_r+0x868>)
 8006364:	f7f9 ff6e 	bl	8000244 <__adddf3>
 8006368:	4602      	mov	r2, r0
 800636a:	460b      	mov	r3, r1
 800636c:	4650      	mov	r0, sl
 800636e:	4659      	mov	r1, fp
 8006370:	f7fa fbae 	bl	8000ad0 <__aeabi_dcmpgt>
 8006374:	2800      	cmp	r0, #0
 8006376:	d166      	bne.n	8006446 <_dtoa_r+0x68e>
 8006378:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800637c:	2000      	movs	r0, #0
 800637e:	49a8      	ldr	r1, [pc, #672]	; (8006620 <_dtoa_r+0x868>)
 8006380:	f7f9 ff5e 	bl	8000240 <__aeabi_dsub>
 8006384:	4602      	mov	r2, r0
 8006386:	460b      	mov	r3, r1
 8006388:	4650      	mov	r0, sl
 800638a:	4659      	mov	r1, fp
 800638c:	f7fa fb82 	bl	8000a94 <__aeabi_dcmplt>
 8006390:	2800      	cmp	r0, #0
 8006392:	f43f af23 	beq.w	80061dc <_dtoa_r+0x424>
 8006396:	463e      	mov	r6, r7
 8006398:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800639c:	3f01      	subs	r7, #1
 800639e:	2b30      	cmp	r3, #48	; 0x30
 80063a0:	d0f9      	beq.n	8006396 <_dtoa_r+0x5de>
 80063a2:	46a8      	mov	r8, r5
 80063a4:	e03e      	b.n	8006424 <_dtoa_r+0x66c>
 80063a6:	4b9f      	ldr	r3, [pc, #636]	; (8006624 <_dtoa_r+0x86c>)
 80063a8:	f7fa f902 	bl	80005b0 <__aeabi_dmul>
 80063ac:	4682      	mov	sl, r0
 80063ae:	468b      	mov	fp, r1
 80063b0:	e7be      	b.n	8006330 <_dtoa_r+0x578>
 80063b2:	4654      	mov	r4, sl
 80063b4:	f04f 0a00 	mov.w	sl, #0
 80063b8:	465d      	mov	r5, fp
 80063ba:	9e04      	ldr	r6, [sp, #16]
 80063bc:	f8df b264 	ldr.w	fp, [pc, #612]	; 8006624 <_dtoa_r+0x86c>
 80063c0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80063c4:	4620      	mov	r0, r4
 80063c6:	4629      	mov	r1, r5
 80063c8:	f7fa fa1c 	bl	8000804 <__aeabi_ddiv>
 80063cc:	f7fa fba0 	bl	8000b10 <__aeabi_d2iz>
 80063d0:	4607      	mov	r7, r0
 80063d2:	f7fa f883 	bl	80004dc <__aeabi_i2d>
 80063d6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80063da:	f7fa f8e9 	bl	80005b0 <__aeabi_dmul>
 80063de:	4602      	mov	r2, r0
 80063e0:	460b      	mov	r3, r1
 80063e2:	4620      	mov	r0, r4
 80063e4:	4629      	mov	r1, r5
 80063e6:	f7f9 ff2b 	bl	8000240 <__aeabi_dsub>
 80063ea:	f107 0430 	add.w	r4, r7, #48	; 0x30
 80063ee:	f806 4b01 	strb.w	r4, [r6], #1
 80063f2:	9c04      	ldr	r4, [sp, #16]
 80063f4:	9d05      	ldr	r5, [sp, #20]
 80063f6:	1b34      	subs	r4, r6, r4
 80063f8:	42a5      	cmp	r5, r4
 80063fa:	4602      	mov	r2, r0
 80063fc:	460b      	mov	r3, r1
 80063fe:	d133      	bne.n	8006468 <_dtoa_r+0x6b0>
 8006400:	f7f9 ff20 	bl	8000244 <__adddf3>
 8006404:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006408:	4604      	mov	r4, r0
 800640a:	460d      	mov	r5, r1
 800640c:	f7fa fb60 	bl	8000ad0 <__aeabi_dcmpgt>
 8006410:	b9c0      	cbnz	r0, 8006444 <_dtoa_r+0x68c>
 8006412:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006416:	4620      	mov	r0, r4
 8006418:	4629      	mov	r1, r5
 800641a:	f7fa fb31 	bl	8000a80 <__aeabi_dcmpeq>
 800641e:	b108      	cbz	r0, 8006424 <_dtoa_r+0x66c>
 8006420:	07fb      	lsls	r3, r7, #31
 8006422:	d40f      	bmi.n	8006444 <_dtoa_r+0x68c>
 8006424:	4648      	mov	r0, r9
 8006426:	9903      	ldr	r1, [sp, #12]
 8006428:	f000 ffdd 	bl	80073e6 <_Bfree>
 800642c:	2300      	movs	r3, #0
 800642e:	7033      	strb	r3, [r6, #0]
 8006430:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006432:	f108 0001 	add.w	r0, r8, #1
 8006436:	6018      	str	r0, [r3, #0]
 8006438:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800643a:	2b00      	cmp	r3, #0
 800643c:	f43f acf0 	beq.w	8005e20 <_dtoa_r+0x68>
 8006440:	601e      	str	r6, [r3, #0]
 8006442:	e4ed      	b.n	8005e20 <_dtoa_r+0x68>
 8006444:	4645      	mov	r5, r8
 8006446:	4633      	mov	r3, r6
 8006448:	461e      	mov	r6, r3
 800644a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800644e:	2a39      	cmp	r2, #57	; 0x39
 8006450:	d106      	bne.n	8006460 <_dtoa_r+0x6a8>
 8006452:	9a04      	ldr	r2, [sp, #16]
 8006454:	429a      	cmp	r2, r3
 8006456:	d1f7      	bne.n	8006448 <_dtoa_r+0x690>
 8006458:	2230      	movs	r2, #48	; 0x30
 800645a:	9904      	ldr	r1, [sp, #16]
 800645c:	3501      	adds	r5, #1
 800645e:	700a      	strb	r2, [r1, #0]
 8006460:	781a      	ldrb	r2, [r3, #0]
 8006462:	3201      	adds	r2, #1
 8006464:	701a      	strb	r2, [r3, #0]
 8006466:	e79c      	b.n	80063a2 <_dtoa_r+0x5ea>
 8006468:	4652      	mov	r2, sl
 800646a:	465b      	mov	r3, fp
 800646c:	f7fa f8a0 	bl	80005b0 <__aeabi_dmul>
 8006470:	2200      	movs	r2, #0
 8006472:	2300      	movs	r3, #0
 8006474:	4604      	mov	r4, r0
 8006476:	460d      	mov	r5, r1
 8006478:	f7fa fb02 	bl	8000a80 <__aeabi_dcmpeq>
 800647c:	2800      	cmp	r0, #0
 800647e:	d09f      	beq.n	80063c0 <_dtoa_r+0x608>
 8006480:	e7d0      	b.n	8006424 <_dtoa_r+0x66c>
 8006482:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006484:	2a00      	cmp	r2, #0
 8006486:	f000 80cf 	beq.w	8006628 <_dtoa_r+0x870>
 800648a:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800648c:	2a01      	cmp	r2, #1
 800648e:	f300 80ad 	bgt.w	80065ec <_dtoa_r+0x834>
 8006492:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8006494:	2a00      	cmp	r2, #0
 8006496:	f000 80a5 	beq.w	80065e4 <_dtoa_r+0x82c>
 800649a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800649e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80064a0:	9e06      	ldr	r6, [sp, #24]
 80064a2:	9a06      	ldr	r2, [sp, #24]
 80064a4:	2101      	movs	r1, #1
 80064a6:	441a      	add	r2, r3
 80064a8:	9206      	str	r2, [sp, #24]
 80064aa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80064ac:	4648      	mov	r0, r9
 80064ae:	441a      	add	r2, r3
 80064b0:	9209      	str	r2, [sp, #36]	; 0x24
 80064b2:	f001 f835 	bl	8007520 <__i2b>
 80064b6:	4605      	mov	r5, r0
 80064b8:	2e00      	cmp	r6, #0
 80064ba:	dd0c      	ble.n	80064d6 <_dtoa_r+0x71e>
 80064bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80064be:	2b00      	cmp	r3, #0
 80064c0:	dd09      	ble.n	80064d6 <_dtoa_r+0x71e>
 80064c2:	42b3      	cmp	r3, r6
 80064c4:	bfa8      	it	ge
 80064c6:	4633      	movge	r3, r6
 80064c8:	9a06      	ldr	r2, [sp, #24]
 80064ca:	1af6      	subs	r6, r6, r3
 80064cc:	1ad2      	subs	r2, r2, r3
 80064ce:	9206      	str	r2, [sp, #24]
 80064d0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80064d2:	1ad3      	subs	r3, r2, r3
 80064d4:	9309      	str	r3, [sp, #36]	; 0x24
 80064d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80064d8:	b1f3      	cbz	r3, 8006518 <_dtoa_r+0x760>
 80064da:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80064dc:	2b00      	cmp	r3, #0
 80064de:	f000 80a7 	beq.w	8006630 <_dtoa_r+0x878>
 80064e2:	2c00      	cmp	r4, #0
 80064e4:	dd10      	ble.n	8006508 <_dtoa_r+0x750>
 80064e6:	4629      	mov	r1, r5
 80064e8:	4622      	mov	r2, r4
 80064ea:	4648      	mov	r0, r9
 80064ec:	f001 f8d6 	bl	800769c <__pow5mult>
 80064f0:	9a03      	ldr	r2, [sp, #12]
 80064f2:	4601      	mov	r1, r0
 80064f4:	4605      	mov	r5, r0
 80064f6:	4648      	mov	r0, r9
 80064f8:	f001 f828 	bl	800754c <__multiply>
 80064fc:	4607      	mov	r7, r0
 80064fe:	9903      	ldr	r1, [sp, #12]
 8006500:	4648      	mov	r0, r9
 8006502:	f000 ff70 	bl	80073e6 <_Bfree>
 8006506:	9703      	str	r7, [sp, #12]
 8006508:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800650a:	1b1a      	subs	r2, r3, r4
 800650c:	d004      	beq.n	8006518 <_dtoa_r+0x760>
 800650e:	4648      	mov	r0, r9
 8006510:	9903      	ldr	r1, [sp, #12]
 8006512:	f001 f8c3 	bl	800769c <__pow5mult>
 8006516:	9003      	str	r0, [sp, #12]
 8006518:	2101      	movs	r1, #1
 800651a:	4648      	mov	r0, r9
 800651c:	f001 f800 	bl	8007520 <__i2b>
 8006520:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006522:	4604      	mov	r4, r0
 8006524:	2b00      	cmp	r3, #0
 8006526:	f340 8085 	ble.w	8006634 <_dtoa_r+0x87c>
 800652a:	461a      	mov	r2, r3
 800652c:	4601      	mov	r1, r0
 800652e:	4648      	mov	r0, r9
 8006530:	f001 f8b4 	bl	800769c <__pow5mult>
 8006534:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006536:	4604      	mov	r4, r0
 8006538:	2b01      	cmp	r3, #1
 800653a:	dd7e      	ble.n	800663a <_dtoa_r+0x882>
 800653c:	2700      	movs	r7, #0
 800653e:	6923      	ldr	r3, [r4, #16]
 8006540:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006544:	6918      	ldr	r0, [r3, #16]
 8006546:	f000 ff9d 	bl	8007484 <__hi0bits>
 800654a:	f1c0 0020 	rsb	r0, r0, #32
 800654e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006550:	4418      	add	r0, r3
 8006552:	f010 001f 	ands.w	r0, r0, #31
 8006556:	f000 808e 	beq.w	8006676 <_dtoa_r+0x8be>
 800655a:	f1c0 0320 	rsb	r3, r0, #32
 800655e:	2b04      	cmp	r3, #4
 8006560:	f340 8087 	ble.w	8006672 <_dtoa_r+0x8ba>
 8006564:	f1c0 001c 	rsb	r0, r0, #28
 8006568:	9b06      	ldr	r3, [sp, #24]
 800656a:	4406      	add	r6, r0
 800656c:	4403      	add	r3, r0
 800656e:	9306      	str	r3, [sp, #24]
 8006570:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006572:	4403      	add	r3, r0
 8006574:	9309      	str	r3, [sp, #36]	; 0x24
 8006576:	9b06      	ldr	r3, [sp, #24]
 8006578:	2b00      	cmp	r3, #0
 800657a:	dd05      	ble.n	8006588 <_dtoa_r+0x7d0>
 800657c:	461a      	mov	r2, r3
 800657e:	4648      	mov	r0, r9
 8006580:	9903      	ldr	r1, [sp, #12]
 8006582:	f001 f8cb 	bl	800771c <__lshift>
 8006586:	9003      	str	r0, [sp, #12]
 8006588:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800658a:	2b00      	cmp	r3, #0
 800658c:	dd05      	ble.n	800659a <_dtoa_r+0x7e2>
 800658e:	4621      	mov	r1, r4
 8006590:	461a      	mov	r2, r3
 8006592:	4648      	mov	r0, r9
 8006594:	f001 f8c2 	bl	800771c <__lshift>
 8006598:	4604      	mov	r4, r0
 800659a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800659c:	2b00      	cmp	r3, #0
 800659e:	d06c      	beq.n	800667a <_dtoa_r+0x8c2>
 80065a0:	4621      	mov	r1, r4
 80065a2:	9803      	ldr	r0, [sp, #12]
 80065a4:	f001 f92a 	bl	80077fc <__mcmp>
 80065a8:	2800      	cmp	r0, #0
 80065aa:	da66      	bge.n	800667a <_dtoa_r+0x8c2>
 80065ac:	2300      	movs	r3, #0
 80065ae:	220a      	movs	r2, #10
 80065b0:	4648      	mov	r0, r9
 80065b2:	9903      	ldr	r1, [sp, #12]
 80065b4:	f000 ff20 	bl	80073f8 <__multadd>
 80065b8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80065ba:	f108 38ff 	add.w	r8, r8, #4294967295
 80065be:	9003      	str	r0, [sp, #12]
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	f000 819f 	beq.w	8006904 <_dtoa_r+0xb4c>
 80065c6:	2300      	movs	r3, #0
 80065c8:	4629      	mov	r1, r5
 80065ca:	220a      	movs	r2, #10
 80065cc:	4648      	mov	r0, r9
 80065ce:	f000 ff13 	bl	80073f8 <__multadd>
 80065d2:	9b08      	ldr	r3, [sp, #32]
 80065d4:	4605      	mov	r5, r0
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	f300 808a 	bgt.w	80066f0 <_dtoa_r+0x938>
 80065dc:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80065de:	2b02      	cmp	r3, #2
 80065e0:	dc53      	bgt.n	800668a <_dtoa_r+0x8d2>
 80065e2:	e085      	b.n	80066f0 <_dtoa_r+0x938>
 80065e4:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80065e6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80065ea:	e758      	b.n	800649e <_dtoa_r+0x6e6>
 80065ec:	9b05      	ldr	r3, [sp, #20]
 80065ee:	1e5c      	subs	r4, r3, #1
 80065f0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80065f2:	42a3      	cmp	r3, r4
 80065f4:	bfb7      	itett	lt
 80065f6:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80065f8:	1b1c      	subge	r4, r3, r4
 80065fa:	1ae2      	sublt	r2, r4, r3
 80065fc:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 80065fe:	bfbe      	ittt	lt
 8006600:	940a      	strlt	r4, [sp, #40]	; 0x28
 8006602:	189b      	addlt	r3, r3, r2
 8006604:	930e      	strlt	r3, [sp, #56]	; 0x38
 8006606:	9b05      	ldr	r3, [sp, #20]
 8006608:	bfb8      	it	lt
 800660a:	2400      	movlt	r4, #0
 800660c:	2b00      	cmp	r3, #0
 800660e:	bfb7      	itett	lt
 8006610:	e9dd 2305 	ldrdlt	r2, r3, [sp, #20]
 8006614:	e9dd 3605 	ldrdge	r3, r6, [sp, #20]
 8006618:	1a9e      	sublt	r6, r3, r2
 800661a:	2300      	movlt	r3, #0
 800661c:	e741      	b.n	80064a2 <_dtoa_r+0x6ea>
 800661e:	bf00      	nop
 8006620:	3fe00000 	.word	0x3fe00000
 8006624:	40240000 	.word	0x40240000
 8006628:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800662a:	9e06      	ldr	r6, [sp, #24]
 800662c:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800662e:	e743      	b.n	80064b8 <_dtoa_r+0x700>
 8006630:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006632:	e76c      	b.n	800650e <_dtoa_r+0x756>
 8006634:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006636:	2b01      	cmp	r3, #1
 8006638:	dc17      	bgt.n	800666a <_dtoa_r+0x8b2>
 800663a:	f1ba 0f00 	cmp.w	sl, #0
 800663e:	d114      	bne.n	800666a <_dtoa_r+0x8b2>
 8006640:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006644:	b99b      	cbnz	r3, 800666e <_dtoa_r+0x8b6>
 8006646:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
 800664a:	0d3f      	lsrs	r7, r7, #20
 800664c:	053f      	lsls	r7, r7, #20
 800664e:	b137      	cbz	r7, 800665e <_dtoa_r+0x8a6>
 8006650:	2701      	movs	r7, #1
 8006652:	9b06      	ldr	r3, [sp, #24]
 8006654:	3301      	adds	r3, #1
 8006656:	9306      	str	r3, [sp, #24]
 8006658:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800665a:	3301      	adds	r3, #1
 800665c:	9309      	str	r3, [sp, #36]	; 0x24
 800665e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006660:	2b00      	cmp	r3, #0
 8006662:	f47f af6c 	bne.w	800653e <_dtoa_r+0x786>
 8006666:	2001      	movs	r0, #1
 8006668:	e771      	b.n	800654e <_dtoa_r+0x796>
 800666a:	2700      	movs	r7, #0
 800666c:	e7f7      	b.n	800665e <_dtoa_r+0x8a6>
 800666e:	4657      	mov	r7, sl
 8006670:	e7f5      	b.n	800665e <_dtoa_r+0x8a6>
 8006672:	d080      	beq.n	8006576 <_dtoa_r+0x7be>
 8006674:	4618      	mov	r0, r3
 8006676:	301c      	adds	r0, #28
 8006678:	e776      	b.n	8006568 <_dtoa_r+0x7b0>
 800667a:	9b05      	ldr	r3, [sp, #20]
 800667c:	2b00      	cmp	r3, #0
 800667e:	dc31      	bgt.n	80066e4 <_dtoa_r+0x92c>
 8006680:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006682:	2b02      	cmp	r3, #2
 8006684:	dd2e      	ble.n	80066e4 <_dtoa_r+0x92c>
 8006686:	9b05      	ldr	r3, [sp, #20]
 8006688:	9308      	str	r3, [sp, #32]
 800668a:	9b08      	ldr	r3, [sp, #32]
 800668c:	b963      	cbnz	r3, 80066a8 <_dtoa_r+0x8f0>
 800668e:	4621      	mov	r1, r4
 8006690:	2205      	movs	r2, #5
 8006692:	4648      	mov	r0, r9
 8006694:	f000 feb0 	bl	80073f8 <__multadd>
 8006698:	4601      	mov	r1, r0
 800669a:	4604      	mov	r4, r0
 800669c:	9803      	ldr	r0, [sp, #12]
 800669e:	f001 f8ad 	bl	80077fc <__mcmp>
 80066a2:	2800      	cmp	r0, #0
 80066a4:	f73f adc4 	bgt.w	8006230 <_dtoa_r+0x478>
 80066a8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80066aa:	9e04      	ldr	r6, [sp, #16]
 80066ac:	ea6f 0803 	mvn.w	r8, r3
 80066b0:	2700      	movs	r7, #0
 80066b2:	4621      	mov	r1, r4
 80066b4:	4648      	mov	r0, r9
 80066b6:	f000 fe96 	bl	80073e6 <_Bfree>
 80066ba:	2d00      	cmp	r5, #0
 80066bc:	f43f aeb2 	beq.w	8006424 <_dtoa_r+0x66c>
 80066c0:	b12f      	cbz	r7, 80066ce <_dtoa_r+0x916>
 80066c2:	42af      	cmp	r7, r5
 80066c4:	d003      	beq.n	80066ce <_dtoa_r+0x916>
 80066c6:	4639      	mov	r1, r7
 80066c8:	4648      	mov	r0, r9
 80066ca:	f000 fe8c 	bl	80073e6 <_Bfree>
 80066ce:	4629      	mov	r1, r5
 80066d0:	4648      	mov	r0, r9
 80066d2:	f000 fe88 	bl	80073e6 <_Bfree>
 80066d6:	e6a5      	b.n	8006424 <_dtoa_r+0x66c>
 80066d8:	2400      	movs	r4, #0
 80066da:	4625      	mov	r5, r4
 80066dc:	e7e4      	b.n	80066a8 <_dtoa_r+0x8f0>
 80066de:	46a8      	mov	r8, r5
 80066e0:	4625      	mov	r5, r4
 80066e2:	e5a5      	b.n	8006230 <_dtoa_r+0x478>
 80066e4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	f000 80c4 	beq.w	8006874 <_dtoa_r+0xabc>
 80066ec:	9b05      	ldr	r3, [sp, #20]
 80066ee:	9308      	str	r3, [sp, #32]
 80066f0:	2e00      	cmp	r6, #0
 80066f2:	dd05      	ble.n	8006700 <_dtoa_r+0x948>
 80066f4:	4629      	mov	r1, r5
 80066f6:	4632      	mov	r2, r6
 80066f8:	4648      	mov	r0, r9
 80066fa:	f001 f80f 	bl	800771c <__lshift>
 80066fe:	4605      	mov	r5, r0
 8006700:	2f00      	cmp	r7, #0
 8006702:	d058      	beq.n	80067b6 <_dtoa_r+0x9fe>
 8006704:	4648      	mov	r0, r9
 8006706:	6869      	ldr	r1, [r5, #4]
 8006708:	f000 fe48 	bl	800739c <_Balloc>
 800670c:	4606      	mov	r6, r0
 800670e:	b920      	cbnz	r0, 800671a <_dtoa_r+0x962>
 8006710:	4602      	mov	r2, r0
 8006712:	f240 21ea 	movw	r1, #746	; 0x2ea
 8006716:	4b7f      	ldr	r3, [pc, #508]	; (8006914 <_dtoa_r+0xb5c>)
 8006718:	e481      	b.n	800601e <_dtoa_r+0x266>
 800671a:	692a      	ldr	r2, [r5, #16]
 800671c:	f105 010c 	add.w	r1, r5, #12
 8006720:	3202      	adds	r2, #2
 8006722:	0092      	lsls	r2, r2, #2
 8006724:	300c      	adds	r0, #12
 8006726:	f000 fe1f 	bl	8007368 <memcpy>
 800672a:	2201      	movs	r2, #1
 800672c:	4631      	mov	r1, r6
 800672e:	4648      	mov	r0, r9
 8006730:	f000 fff4 	bl	800771c <__lshift>
 8006734:	462f      	mov	r7, r5
 8006736:	4605      	mov	r5, r0
 8006738:	9b04      	ldr	r3, [sp, #16]
 800673a:	9a04      	ldr	r2, [sp, #16]
 800673c:	3301      	adds	r3, #1
 800673e:	9305      	str	r3, [sp, #20]
 8006740:	9b08      	ldr	r3, [sp, #32]
 8006742:	4413      	add	r3, r2
 8006744:	930a      	str	r3, [sp, #40]	; 0x28
 8006746:	f00a 0301 	and.w	r3, sl, #1
 800674a:	9309      	str	r3, [sp, #36]	; 0x24
 800674c:	9b05      	ldr	r3, [sp, #20]
 800674e:	4621      	mov	r1, r4
 8006750:	9803      	ldr	r0, [sp, #12]
 8006752:	f103 3bff 	add.w	fp, r3, #4294967295
 8006756:	f7ff faa1 	bl	8005c9c <quorem>
 800675a:	4639      	mov	r1, r7
 800675c:	9006      	str	r0, [sp, #24]
 800675e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8006762:	9803      	ldr	r0, [sp, #12]
 8006764:	f001 f84a 	bl	80077fc <__mcmp>
 8006768:	462a      	mov	r2, r5
 800676a:	9008      	str	r0, [sp, #32]
 800676c:	4621      	mov	r1, r4
 800676e:	4648      	mov	r0, r9
 8006770:	f001 f860 	bl	8007834 <__mdiff>
 8006774:	68c2      	ldr	r2, [r0, #12]
 8006776:	4606      	mov	r6, r0
 8006778:	b9fa      	cbnz	r2, 80067ba <_dtoa_r+0xa02>
 800677a:	4601      	mov	r1, r0
 800677c:	9803      	ldr	r0, [sp, #12]
 800677e:	f001 f83d 	bl	80077fc <__mcmp>
 8006782:	4602      	mov	r2, r0
 8006784:	4631      	mov	r1, r6
 8006786:	4648      	mov	r0, r9
 8006788:	920b      	str	r2, [sp, #44]	; 0x2c
 800678a:	f000 fe2c 	bl	80073e6 <_Bfree>
 800678e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006790:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006792:	9e05      	ldr	r6, [sp, #20]
 8006794:	ea43 0102 	orr.w	r1, r3, r2
 8006798:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800679a:	430b      	orrs	r3, r1
 800679c:	d10f      	bne.n	80067be <_dtoa_r+0xa06>
 800679e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80067a2:	d028      	beq.n	80067f6 <_dtoa_r+0xa3e>
 80067a4:	9b08      	ldr	r3, [sp, #32]
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	dd02      	ble.n	80067b0 <_dtoa_r+0x9f8>
 80067aa:	9b06      	ldr	r3, [sp, #24]
 80067ac:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 80067b0:	f88b a000 	strb.w	sl, [fp]
 80067b4:	e77d      	b.n	80066b2 <_dtoa_r+0x8fa>
 80067b6:	4628      	mov	r0, r5
 80067b8:	e7bc      	b.n	8006734 <_dtoa_r+0x97c>
 80067ba:	2201      	movs	r2, #1
 80067bc:	e7e2      	b.n	8006784 <_dtoa_r+0x9cc>
 80067be:	9b08      	ldr	r3, [sp, #32]
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	db04      	blt.n	80067ce <_dtoa_r+0xa16>
 80067c4:	9920      	ldr	r1, [sp, #128]	; 0x80
 80067c6:	430b      	orrs	r3, r1
 80067c8:	9909      	ldr	r1, [sp, #36]	; 0x24
 80067ca:	430b      	orrs	r3, r1
 80067cc:	d120      	bne.n	8006810 <_dtoa_r+0xa58>
 80067ce:	2a00      	cmp	r2, #0
 80067d0:	ddee      	ble.n	80067b0 <_dtoa_r+0x9f8>
 80067d2:	2201      	movs	r2, #1
 80067d4:	9903      	ldr	r1, [sp, #12]
 80067d6:	4648      	mov	r0, r9
 80067d8:	f000 ffa0 	bl	800771c <__lshift>
 80067dc:	4621      	mov	r1, r4
 80067de:	9003      	str	r0, [sp, #12]
 80067e0:	f001 f80c 	bl	80077fc <__mcmp>
 80067e4:	2800      	cmp	r0, #0
 80067e6:	dc03      	bgt.n	80067f0 <_dtoa_r+0xa38>
 80067e8:	d1e2      	bne.n	80067b0 <_dtoa_r+0x9f8>
 80067ea:	f01a 0f01 	tst.w	sl, #1
 80067ee:	d0df      	beq.n	80067b0 <_dtoa_r+0x9f8>
 80067f0:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80067f4:	d1d9      	bne.n	80067aa <_dtoa_r+0x9f2>
 80067f6:	2339      	movs	r3, #57	; 0x39
 80067f8:	f88b 3000 	strb.w	r3, [fp]
 80067fc:	4633      	mov	r3, r6
 80067fe:	461e      	mov	r6, r3
 8006800:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8006804:	3b01      	subs	r3, #1
 8006806:	2a39      	cmp	r2, #57	; 0x39
 8006808:	d06a      	beq.n	80068e0 <_dtoa_r+0xb28>
 800680a:	3201      	adds	r2, #1
 800680c:	701a      	strb	r2, [r3, #0]
 800680e:	e750      	b.n	80066b2 <_dtoa_r+0x8fa>
 8006810:	2a00      	cmp	r2, #0
 8006812:	dd07      	ble.n	8006824 <_dtoa_r+0xa6c>
 8006814:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8006818:	d0ed      	beq.n	80067f6 <_dtoa_r+0xa3e>
 800681a:	f10a 0301 	add.w	r3, sl, #1
 800681e:	f88b 3000 	strb.w	r3, [fp]
 8006822:	e746      	b.n	80066b2 <_dtoa_r+0x8fa>
 8006824:	9b05      	ldr	r3, [sp, #20]
 8006826:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006828:	f803 ac01 	strb.w	sl, [r3, #-1]
 800682c:	4293      	cmp	r3, r2
 800682e:	d041      	beq.n	80068b4 <_dtoa_r+0xafc>
 8006830:	2300      	movs	r3, #0
 8006832:	220a      	movs	r2, #10
 8006834:	9903      	ldr	r1, [sp, #12]
 8006836:	4648      	mov	r0, r9
 8006838:	f000 fdde 	bl	80073f8 <__multadd>
 800683c:	42af      	cmp	r7, r5
 800683e:	9003      	str	r0, [sp, #12]
 8006840:	f04f 0300 	mov.w	r3, #0
 8006844:	f04f 020a 	mov.w	r2, #10
 8006848:	4639      	mov	r1, r7
 800684a:	4648      	mov	r0, r9
 800684c:	d107      	bne.n	800685e <_dtoa_r+0xaa6>
 800684e:	f000 fdd3 	bl	80073f8 <__multadd>
 8006852:	4607      	mov	r7, r0
 8006854:	4605      	mov	r5, r0
 8006856:	9b05      	ldr	r3, [sp, #20]
 8006858:	3301      	adds	r3, #1
 800685a:	9305      	str	r3, [sp, #20]
 800685c:	e776      	b.n	800674c <_dtoa_r+0x994>
 800685e:	f000 fdcb 	bl	80073f8 <__multadd>
 8006862:	4629      	mov	r1, r5
 8006864:	4607      	mov	r7, r0
 8006866:	2300      	movs	r3, #0
 8006868:	220a      	movs	r2, #10
 800686a:	4648      	mov	r0, r9
 800686c:	f000 fdc4 	bl	80073f8 <__multadd>
 8006870:	4605      	mov	r5, r0
 8006872:	e7f0      	b.n	8006856 <_dtoa_r+0xa9e>
 8006874:	9b05      	ldr	r3, [sp, #20]
 8006876:	9308      	str	r3, [sp, #32]
 8006878:	9e04      	ldr	r6, [sp, #16]
 800687a:	4621      	mov	r1, r4
 800687c:	9803      	ldr	r0, [sp, #12]
 800687e:	f7ff fa0d 	bl	8005c9c <quorem>
 8006882:	9b04      	ldr	r3, [sp, #16]
 8006884:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8006888:	f806 ab01 	strb.w	sl, [r6], #1
 800688c:	1af2      	subs	r2, r6, r3
 800688e:	9b08      	ldr	r3, [sp, #32]
 8006890:	4293      	cmp	r3, r2
 8006892:	dd07      	ble.n	80068a4 <_dtoa_r+0xaec>
 8006894:	2300      	movs	r3, #0
 8006896:	220a      	movs	r2, #10
 8006898:	4648      	mov	r0, r9
 800689a:	9903      	ldr	r1, [sp, #12]
 800689c:	f000 fdac 	bl	80073f8 <__multadd>
 80068a0:	9003      	str	r0, [sp, #12]
 80068a2:	e7ea      	b.n	800687a <_dtoa_r+0xac2>
 80068a4:	9b08      	ldr	r3, [sp, #32]
 80068a6:	2700      	movs	r7, #0
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	bfcc      	ite	gt
 80068ac:	461e      	movgt	r6, r3
 80068ae:	2601      	movle	r6, #1
 80068b0:	9b04      	ldr	r3, [sp, #16]
 80068b2:	441e      	add	r6, r3
 80068b4:	2201      	movs	r2, #1
 80068b6:	9903      	ldr	r1, [sp, #12]
 80068b8:	4648      	mov	r0, r9
 80068ba:	f000 ff2f 	bl	800771c <__lshift>
 80068be:	4621      	mov	r1, r4
 80068c0:	9003      	str	r0, [sp, #12]
 80068c2:	f000 ff9b 	bl	80077fc <__mcmp>
 80068c6:	2800      	cmp	r0, #0
 80068c8:	dc98      	bgt.n	80067fc <_dtoa_r+0xa44>
 80068ca:	d102      	bne.n	80068d2 <_dtoa_r+0xb1a>
 80068cc:	f01a 0f01 	tst.w	sl, #1
 80068d0:	d194      	bne.n	80067fc <_dtoa_r+0xa44>
 80068d2:	4633      	mov	r3, r6
 80068d4:	461e      	mov	r6, r3
 80068d6:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80068da:	2a30      	cmp	r2, #48	; 0x30
 80068dc:	d0fa      	beq.n	80068d4 <_dtoa_r+0xb1c>
 80068de:	e6e8      	b.n	80066b2 <_dtoa_r+0x8fa>
 80068e0:	9a04      	ldr	r2, [sp, #16]
 80068e2:	429a      	cmp	r2, r3
 80068e4:	d18b      	bne.n	80067fe <_dtoa_r+0xa46>
 80068e6:	2331      	movs	r3, #49	; 0x31
 80068e8:	f108 0801 	add.w	r8, r8, #1
 80068ec:	7013      	strb	r3, [r2, #0]
 80068ee:	e6e0      	b.n	80066b2 <_dtoa_r+0x8fa>
 80068f0:	4b09      	ldr	r3, [pc, #36]	; (8006918 <_dtoa_r+0xb60>)
 80068f2:	f7ff bab1 	b.w	8005e58 <_dtoa_r+0xa0>
 80068f6:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	f47f aa95 	bne.w	8005e28 <_dtoa_r+0x70>
 80068fe:	4b07      	ldr	r3, [pc, #28]	; (800691c <_dtoa_r+0xb64>)
 8006900:	f7ff baaa 	b.w	8005e58 <_dtoa_r+0xa0>
 8006904:	9b08      	ldr	r3, [sp, #32]
 8006906:	2b00      	cmp	r3, #0
 8006908:	dcb6      	bgt.n	8006878 <_dtoa_r+0xac0>
 800690a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800690c:	2b02      	cmp	r3, #2
 800690e:	f73f aebc 	bgt.w	800668a <_dtoa_r+0x8d2>
 8006912:	e7b1      	b.n	8006878 <_dtoa_r+0xac0>
 8006914:	0800a66b 	.word	0x0800a66b
 8006918:	0800a669 	.word	0x0800a669
 800691c:	0800a660 	.word	0x0800a660

08006920 <__sflush_r>:
 8006920:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006922:	898b      	ldrh	r3, [r1, #12]
 8006924:	4605      	mov	r5, r0
 8006926:	0718      	lsls	r0, r3, #28
 8006928:	460c      	mov	r4, r1
 800692a:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800692e:	d45e      	bmi.n	80069ee <__sflush_r+0xce>
 8006930:	684b      	ldr	r3, [r1, #4]
 8006932:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006936:	2b00      	cmp	r3, #0
 8006938:	818a      	strh	r2, [r1, #12]
 800693a:	dc04      	bgt.n	8006946 <__sflush_r+0x26>
 800693c:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 800693e:	2b00      	cmp	r3, #0
 8006940:	dc01      	bgt.n	8006946 <__sflush_r+0x26>
 8006942:	2000      	movs	r0, #0
 8006944:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006946:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006948:	2e00      	cmp	r6, #0
 800694a:	d0fa      	beq.n	8006942 <__sflush_r+0x22>
 800694c:	2300      	movs	r3, #0
 800694e:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006952:	682f      	ldr	r7, [r5, #0]
 8006954:	602b      	str	r3, [r5, #0]
 8006956:	d036      	beq.n	80069c6 <__sflush_r+0xa6>
 8006958:	6d20      	ldr	r0, [r4, #80]	; 0x50
 800695a:	89a3      	ldrh	r3, [r4, #12]
 800695c:	075a      	lsls	r2, r3, #29
 800695e:	d505      	bpl.n	800696c <__sflush_r+0x4c>
 8006960:	6863      	ldr	r3, [r4, #4]
 8006962:	1ac0      	subs	r0, r0, r3
 8006964:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8006966:	b10b      	cbz	r3, 800696c <__sflush_r+0x4c>
 8006968:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800696a:	1ac0      	subs	r0, r0, r3
 800696c:	2300      	movs	r3, #0
 800696e:	4602      	mov	r2, r0
 8006970:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006972:	4628      	mov	r0, r5
 8006974:	69e1      	ldr	r1, [r4, #28]
 8006976:	47b0      	blx	r6
 8006978:	1c43      	adds	r3, r0, #1
 800697a:	89a3      	ldrh	r3, [r4, #12]
 800697c:	d106      	bne.n	800698c <__sflush_r+0x6c>
 800697e:	6829      	ldr	r1, [r5, #0]
 8006980:	291d      	cmp	r1, #29
 8006982:	d830      	bhi.n	80069e6 <__sflush_r+0xc6>
 8006984:	4a2a      	ldr	r2, [pc, #168]	; (8006a30 <__sflush_r+0x110>)
 8006986:	40ca      	lsrs	r2, r1
 8006988:	07d6      	lsls	r6, r2, #31
 800698a:	d52c      	bpl.n	80069e6 <__sflush_r+0xc6>
 800698c:	2200      	movs	r2, #0
 800698e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006992:	b21b      	sxth	r3, r3
 8006994:	6062      	str	r2, [r4, #4]
 8006996:	6922      	ldr	r2, [r4, #16]
 8006998:	04d9      	lsls	r1, r3, #19
 800699a:	81a3      	strh	r3, [r4, #12]
 800699c:	6022      	str	r2, [r4, #0]
 800699e:	d504      	bpl.n	80069aa <__sflush_r+0x8a>
 80069a0:	1c42      	adds	r2, r0, #1
 80069a2:	d101      	bne.n	80069a8 <__sflush_r+0x88>
 80069a4:	682b      	ldr	r3, [r5, #0]
 80069a6:	b903      	cbnz	r3, 80069aa <__sflush_r+0x8a>
 80069a8:	6520      	str	r0, [r4, #80]	; 0x50
 80069aa:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80069ac:	602f      	str	r7, [r5, #0]
 80069ae:	2900      	cmp	r1, #0
 80069b0:	d0c7      	beq.n	8006942 <__sflush_r+0x22>
 80069b2:	f104 0340 	add.w	r3, r4, #64	; 0x40
 80069b6:	4299      	cmp	r1, r3
 80069b8:	d002      	beq.n	80069c0 <__sflush_r+0xa0>
 80069ba:	4628      	mov	r0, r5
 80069bc:	f000 f936 	bl	8006c2c <_free_r>
 80069c0:	2000      	movs	r0, #0
 80069c2:	6320      	str	r0, [r4, #48]	; 0x30
 80069c4:	e7be      	b.n	8006944 <__sflush_r+0x24>
 80069c6:	69e1      	ldr	r1, [r4, #28]
 80069c8:	2301      	movs	r3, #1
 80069ca:	4628      	mov	r0, r5
 80069cc:	47b0      	blx	r6
 80069ce:	1c41      	adds	r1, r0, #1
 80069d0:	d1c3      	bne.n	800695a <__sflush_r+0x3a>
 80069d2:	682b      	ldr	r3, [r5, #0]
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	d0c0      	beq.n	800695a <__sflush_r+0x3a>
 80069d8:	2b1d      	cmp	r3, #29
 80069da:	d001      	beq.n	80069e0 <__sflush_r+0xc0>
 80069dc:	2b16      	cmp	r3, #22
 80069de:	d101      	bne.n	80069e4 <__sflush_r+0xc4>
 80069e0:	602f      	str	r7, [r5, #0]
 80069e2:	e7ae      	b.n	8006942 <__sflush_r+0x22>
 80069e4:	89a3      	ldrh	r3, [r4, #12]
 80069e6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80069ea:	81a3      	strh	r3, [r4, #12]
 80069ec:	e7aa      	b.n	8006944 <__sflush_r+0x24>
 80069ee:	690f      	ldr	r7, [r1, #16]
 80069f0:	2f00      	cmp	r7, #0
 80069f2:	d0a6      	beq.n	8006942 <__sflush_r+0x22>
 80069f4:	079b      	lsls	r3, r3, #30
 80069f6:	bf18      	it	ne
 80069f8:	2300      	movne	r3, #0
 80069fa:	680e      	ldr	r6, [r1, #0]
 80069fc:	bf08      	it	eq
 80069fe:	694b      	ldreq	r3, [r1, #20]
 8006a00:	1bf6      	subs	r6, r6, r7
 8006a02:	600f      	str	r7, [r1, #0]
 8006a04:	608b      	str	r3, [r1, #8]
 8006a06:	2e00      	cmp	r6, #0
 8006a08:	dd9b      	ble.n	8006942 <__sflush_r+0x22>
 8006a0a:	4633      	mov	r3, r6
 8006a0c:	463a      	mov	r2, r7
 8006a0e:	4628      	mov	r0, r5
 8006a10:	69e1      	ldr	r1, [r4, #28]
 8006a12:	f8d4 c024 	ldr.w	ip, [r4, #36]	; 0x24
 8006a16:	47e0      	blx	ip
 8006a18:	2800      	cmp	r0, #0
 8006a1a:	dc06      	bgt.n	8006a2a <__sflush_r+0x10a>
 8006a1c:	89a3      	ldrh	r3, [r4, #12]
 8006a1e:	f04f 30ff 	mov.w	r0, #4294967295
 8006a22:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006a26:	81a3      	strh	r3, [r4, #12]
 8006a28:	e78c      	b.n	8006944 <__sflush_r+0x24>
 8006a2a:	4407      	add	r7, r0
 8006a2c:	1a36      	subs	r6, r6, r0
 8006a2e:	e7ea      	b.n	8006a06 <__sflush_r+0xe6>
 8006a30:	20400001 	.word	0x20400001

08006a34 <_fflush_r>:
 8006a34:	b538      	push	{r3, r4, r5, lr}
 8006a36:	460c      	mov	r4, r1
 8006a38:	4605      	mov	r5, r0
 8006a3a:	b118      	cbz	r0, 8006a44 <_fflush_r+0x10>
 8006a3c:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8006a3e:	b90b      	cbnz	r3, 8006a44 <_fflush_r+0x10>
 8006a40:	f000 f864 	bl	8006b0c <__sinit>
 8006a44:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
 8006a48:	b1b8      	cbz	r0, 8006a7a <_fflush_r+0x46>
 8006a4a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006a4c:	07db      	lsls	r3, r3, #31
 8006a4e:	d404      	bmi.n	8006a5a <_fflush_r+0x26>
 8006a50:	0581      	lsls	r1, r0, #22
 8006a52:	d402      	bmi.n	8006a5a <_fflush_r+0x26>
 8006a54:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006a56:	f000 f9cf 	bl	8006df8 <__retarget_lock_acquire_recursive>
 8006a5a:	4628      	mov	r0, r5
 8006a5c:	4621      	mov	r1, r4
 8006a5e:	f7ff ff5f 	bl	8006920 <__sflush_r>
 8006a62:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006a64:	4605      	mov	r5, r0
 8006a66:	07da      	lsls	r2, r3, #31
 8006a68:	d405      	bmi.n	8006a76 <_fflush_r+0x42>
 8006a6a:	89a3      	ldrh	r3, [r4, #12]
 8006a6c:	059b      	lsls	r3, r3, #22
 8006a6e:	d402      	bmi.n	8006a76 <_fflush_r+0x42>
 8006a70:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006a72:	f000 f9c2 	bl	8006dfa <__retarget_lock_release_recursive>
 8006a76:	4628      	mov	r0, r5
 8006a78:	bd38      	pop	{r3, r4, r5, pc}
 8006a7a:	4605      	mov	r5, r0
 8006a7c:	e7fb      	b.n	8006a76 <_fflush_r+0x42>
	...

08006a80 <std>:
 8006a80:	2300      	movs	r3, #0
 8006a82:	b510      	push	{r4, lr}
 8006a84:	4604      	mov	r4, r0
 8006a86:	e9c0 3300 	strd	r3, r3, [r0]
 8006a8a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006a8e:	6083      	str	r3, [r0, #8]
 8006a90:	8181      	strh	r1, [r0, #12]
 8006a92:	6643      	str	r3, [r0, #100]	; 0x64
 8006a94:	81c2      	strh	r2, [r0, #14]
 8006a96:	6183      	str	r3, [r0, #24]
 8006a98:	4619      	mov	r1, r3
 8006a9a:	2208      	movs	r2, #8
 8006a9c:	305c      	adds	r0, #92	; 0x5c
 8006a9e:	f7ff f86d 	bl	8005b7c <memset>
 8006aa2:	4b07      	ldr	r3, [pc, #28]	; (8006ac0 <std+0x40>)
 8006aa4:	61e4      	str	r4, [r4, #28]
 8006aa6:	6223      	str	r3, [r4, #32]
 8006aa8:	4b06      	ldr	r3, [pc, #24]	; (8006ac4 <std+0x44>)
 8006aaa:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006aae:	6263      	str	r3, [r4, #36]	; 0x24
 8006ab0:	4b05      	ldr	r3, [pc, #20]	; (8006ac8 <std+0x48>)
 8006ab2:	62a3      	str	r3, [r4, #40]	; 0x28
 8006ab4:	4b05      	ldr	r3, [pc, #20]	; (8006acc <std+0x4c>)
 8006ab6:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006ab8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006abc:	f000 b99a 	b.w	8006df4 <__retarget_lock_init_recursive>
 8006ac0:	08007a8d 	.word	0x08007a8d
 8006ac4:	08007aaf 	.word	0x08007aaf
 8006ac8:	08007ae7 	.word	0x08007ae7
 8006acc:	08007b0b 	.word	0x08007b0b

08006ad0 <_cleanup_r>:
 8006ad0:	4901      	ldr	r1, [pc, #4]	; (8006ad8 <_cleanup_r+0x8>)
 8006ad2:	f000 b96b 	b.w	8006dac <_fwalk_reent>
 8006ad6:	bf00      	nop
 8006ad8:	08009a6d 	.word	0x08009a6d

08006adc <__sfp_lock_acquire>:
 8006adc:	4801      	ldr	r0, [pc, #4]	; (8006ae4 <__sfp_lock_acquire+0x8>)
 8006ade:	f000 b98b 	b.w	8006df8 <__retarget_lock_acquire_recursive>
 8006ae2:	bf00      	nop
 8006ae4:	20000e2e 	.word	0x20000e2e

08006ae8 <__sfp_lock_release>:
 8006ae8:	4801      	ldr	r0, [pc, #4]	; (8006af0 <__sfp_lock_release+0x8>)
 8006aea:	f000 b986 	b.w	8006dfa <__retarget_lock_release_recursive>
 8006aee:	bf00      	nop
 8006af0:	20000e2e 	.word	0x20000e2e

08006af4 <__sinit_lock_acquire>:
 8006af4:	4801      	ldr	r0, [pc, #4]	; (8006afc <__sinit_lock_acquire+0x8>)
 8006af6:	f000 b97f 	b.w	8006df8 <__retarget_lock_acquire_recursive>
 8006afa:	bf00      	nop
 8006afc:	20000e2f 	.word	0x20000e2f

08006b00 <__sinit_lock_release>:
 8006b00:	4801      	ldr	r0, [pc, #4]	; (8006b08 <__sinit_lock_release+0x8>)
 8006b02:	f000 b97a 	b.w	8006dfa <__retarget_lock_release_recursive>
 8006b06:	bf00      	nop
 8006b08:	20000e2f 	.word	0x20000e2f

08006b0c <__sinit>:
 8006b0c:	b510      	push	{r4, lr}
 8006b0e:	4604      	mov	r4, r0
 8006b10:	f7ff fff0 	bl	8006af4 <__sinit_lock_acquire>
 8006b14:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8006b16:	b11a      	cbz	r2, 8006b20 <__sinit+0x14>
 8006b18:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006b1c:	f7ff bff0 	b.w	8006b00 <__sinit_lock_release>
 8006b20:	4b0d      	ldr	r3, [pc, #52]	; (8006b58 <__sinit+0x4c>)
 8006b22:	2104      	movs	r1, #4
 8006b24:	63e3      	str	r3, [r4, #60]	; 0x3c
 8006b26:	2303      	movs	r3, #3
 8006b28:	f8c4 32e4 	str.w	r3, [r4, #740]	; 0x2e4
 8006b2c:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
 8006b30:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
 8006b34:	6860      	ldr	r0, [r4, #4]
 8006b36:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
 8006b3a:	f7ff ffa1 	bl	8006a80 <std>
 8006b3e:	2201      	movs	r2, #1
 8006b40:	2109      	movs	r1, #9
 8006b42:	68a0      	ldr	r0, [r4, #8]
 8006b44:	f7ff ff9c 	bl	8006a80 <std>
 8006b48:	2202      	movs	r2, #2
 8006b4a:	2112      	movs	r1, #18
 8006b4c:	68e0      	ldr	r0, [r4, #12]
 8006b4e:	f7ff ff97 	bl	8006a80 <std>
 8006b52:	2301      	movs	r3, #1
 8006b54:	63a3      	str	r3, [r4, #56]	; 0x38
 8006b56:	e7df      	b.n	8006b18 <__sinit+0xc>
 8006b58:	08006ad1 	.word	0x08006ad1

08006b5c <__libc_fini_array>:
 8006b5c:	b538      	push	{r3, r4, r5, lr}
 8006b5e:	4d07      	ldr	r5, [pc, #28]	; (8006b7c <__libc_fini_array+0x20>)
 8006b60:	4c07      	ldr	r4, [pc, #28]	; (8006b80 <__libc_fini_array+0x24>)
 8006b62:	1b64      	subs	r4, r4, r5
 8006b64:	10a4      	asrs	r4, r4, #2
 8006b66:	b91c      	cbnz	r4, 8006b70 <__libc_fini_array+0x14>
 8006b68:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006b6c:	f003 bcf4 	b.w	800a558 <_fini>
 8006b70:	3c01      	subs	r4, #1
 8006b72:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 8006b76:	4798      	blx	r3
 8006b78:	e7f5      	b.n	8006b66 <__libc_fini_array+0xa>
 8006b7a:	bf00      	nop
 8006b7c:	0800aa00 	.word	0x0800aa00
 8006b80:	0800aa04 	.word	0x0800aa04

08006b84 <_malloc_trim_r>:
 8006b84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006b88:	4606      	mov	r6, r0
 8006b8a:	2008      	movs	r0, #8
 8006b8c:	460c      	mov	r4, r1
 8006b8e:	f002 f9a7 	bl	8008ee0 <sysconf>
 8006b92:	4680      	mov	r8, r0
 8006b94:	4f22      	ldr	r7, [pc, #136]	; (8006c20 <_malloc_trim_r+0x9c>)
 8006b96:	4630      	mov	r0, r6
 8006b98:	f000 fbf4 	bl	8007384 <__malloc_lock>
 8006b9c:	68bb      	ldr	r3, [r7, #8]
 8006b9e:	685d      	ldr	r5, [r3, #4]
 8006ba0:	f025 0503 	bic.w	r5, r5, #3
 8006ba4:	1b2c      	subs	r4, r5, r4
 8006ba6:	3c11      	subs	r4, #17
 8006ba8:	4444      	add	r4, r8
 8006baa:	fbb4 f4f8 	udiv	r4, r4, r8
 8006bae:	3c01      	subs	r4, #1
 8006bb0:	fb08 f404 	mul.w	r4, r8, r4
 8006bb4:	45a0      	cmp	r8, r4
 8006bb6:	dd05      	ble.n	8006bc4 <_malloc_trim_r+0x40>
 8006bb8:	4630      	mov	r0, r6
 8006bba:	f000 fbe9 	bl	8007390 <__malloc_unlock>
 8006bbe:	2000      	movs	r0, #0
 8006bc0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006bc4:	2100      	movs	r1, #0
 8006bc6:	4630      	mov	r0, r6
 8006bc8:	f000 ff50 	bl	8007a6c <_sbrk_r>
 8006bcc:	68bb      	ldr	r3, [r7, #8]
 8006bce:	442b      	add	r3, r5
 8006bd0:	4298      	cmp	r0, r3
 8006bd2:	d1f1      	bne.n	8006bb8 <_malloc_trim_r+0x34>
 8006bd4:	4630      	mov	r0, r6
 8006bd6:	4261      	negs	r1, r4
 8006bd8:	f000 ff48 	bl	8007a6c <_sbrk_r>
 8006bdc:	3001      	adds	r0, #1
 8006bde:	d110      	bne.n	8006c02 <_malloc_trim_r+0x7e>
 8006be0:	2100      	movs	r1, #0
 8006be2:	4630      	mov	r0, r6
 8006be4:	f000 ff42 	bl	8007a6c <_sbrk_r>
 8006be8:	68ba      	ldr	r2, [r7, #8]
 8006bea:	1a83      	subs	r3, r0, r2
 8006bec:	2b0f      	cmp	r3, #15
 8006bee:	dde3      	ble.n	8006bb8 <_malloc_trim_r+0x34>
 8006bf0:	490c      	ldr	r1, [pc, #48]	; (8006c24 <_malloc_trim_r+0xa0>)
 8006bf2:	f043 0301 	orr.w	r3, r3, #1
 8006bf6:	6809      	ldr	r1, [r1, #0]
 8006bf8:	6053      	str	r3, [r2, #4]
 8006bfa:	1a40      	subs	r0, r0, r1
 8006bfc:	490a      	ldr	r1, [pc, #40]	; (8006c28 <_malloc_trim_r+0xa4>)
 8006bfe:	6008      	str	r0, [r1, #0]
 8006c00:	e7da      	b.n	8006bb8 <_malloc_trim_r+0x34>
 8006c02:	68bb      	ldr	r3, [r7, #8]
 8006c04:	4a08      	ldr	r2, [pc, #32]	; (8006c28 <_malloc_trim_r+0xa4>)
 8006c06:	1b2d      	subs	r5, r5, r4
 8006c08:	f045 0501 	orr.w	r5, r5, #1
 8006c0c:	605d      	str	r5, [r3, #4]
 8006c0e:	6813      	ldr	r3, [r2, #0]
 8006c10:	4630      	mov	r0, r6
 8006c12:	1b1b      	subs	r3, r3, r4
 8006c14:	6013      	str	r3, [r2, #0]
 8006c16:	f000 fbbb 	bl	8007390 <__malloc_unlock>
 8006c1a:	2001      	movs	r0, #1
 8006c1c:	e7d0      	b.n	8006bc0 <_malloc_trim_r+0x3c>
 8006c1e:	bf00      	nop
 8006c20:	2000044c 	.word	0x2000044c
 8006c24:	20000854 	.word	0x20000854
 8006c28:	20000e30 	.word	0x20000e30

08006c2c <_free_r>:
 8006c2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c2e:	4605      	mov	r5, r0
 8006c30:	460f      	mov	r7, r1
 8006c32:	2900      	cmp	r1, #0
 8006c34:	f000 80b1 	beq.w	8006d9a <_free_r+0x16e>
 8006c38:	f000 fba4 	bl	8007384 <__malloc_lock>
 8006c3c:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8006c40:	4856      	ldr	r0, [pc, #344]	; (8006d9c <_free_r+0x170>)
 8006c42:	f022 0401 	bic.w	r4, r2, #1
 8006c46:	f1a7 0308 	sub.w	r3, r7, #8
 8006c4a:	eb03 0c04 	add.w	ip, r3, r4
 8006c4e:	6881      	ldr	r1, [r0, #8]
 8006c50:	f8dc 6004 	ldr.w	r6, [ip, #4]
 8006c54:	4561      	cmp	r1, ip
 8006c56:	f026 0603 	bic.w	r6, r6, #3
 8006c5a:	f002 0201 	and.w	r2, r2, #1
 8006c5e:	d11b      	bne.n	8006c98 <_free_r+0x6c>
 8006c60:	4434      	add	r4, r6
 8006c62:	b93a      	cbnz	r2, 8006c74 <_free_r+0x48>
 8006c64:	f857 2c08 	ldr.w	r2, [r7, #-8]
 8006c68:	1a9b      	subs	r3, r3, r2
 8006c6a:	4414      	add	r4, r2
 8006c6c:	e9d3 1202 	ldrd	r1, r2, [r3, #8]
 8006c70:	60ca      	str	r2, [r1, #12]
 8006c72:	6091      	str	r1, [r2, #8]
 8006c74:	f044 0201 	orr.w	r2, r4, #1
 8006c78:	605a      	str	r2, [r3, #4]
 8006c7a:	6083      	str	r3, [r0, #8]
 8006c7c:	4b48      	ldr	r3, [pc, #288]	; (8006da0 <_free_r+0x174>)
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	42a3      	cmp	r3, r4
 8006c82:	d804      	bhi.n	8006c8e <_free_r+0x62>
 8006c84:	4b47      	ldr	r3, [pc, #284]	; (8006da4 <_free_r+0x178>)
 8006c86:	4628      	mov	r0, r5
 8006c88:	6819      	ldr	r1, [r3, #0]
 8006c8a:	f7ff ff7b 	bl	8006b84 <_malloc_trim_r>
 8006c8e:	4628      	mov	r0, r5
 8006c90:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8006c94:	f000 bb7c 	b.w	8007390 <__malloc_unlock>
 8006c98:	f8cc 6004 	str.w	r6, [ip, #4]
 8006c9c:	2a00      	cmp	r2, #0
 8006c9e:	d138      	bne.n	8006d12 <_free_r+0xe6>
 8006ca0:	f857 1c08 	ldr.w	r1, [r7, #-8]
 8006ca4:	f100 0708 	add.w	r7, r0, #8
 8006ca8:	1a5b      	subs	r3, r3, r1
 8006caa:	440c      	add	r4, r1
 8006cac:	6899      	ldr	r1, [r3, #8]
 8006cae:	42b9      	cmp	r1, r7
 8006cb0:	d031      	beq.n	8006d16 <_free_r+0xea>
 8006cb2:	68df      	ldr	r7, [r3, #12]
 8006cb4:	60cf      	str	r7, [r1, #12]
 8006cb6:	60b9      	str	r1, [r7, #8]
 8006cb8:	eb0c 0106 	add.w	r1, ip, r6
 8006cbc:	6849      	ldr	r1, [r1, #4]
 8006cbe:	07c9      	lsls	r1, r1, #31
 8006cc0:	d40b      	bmi.n	8006cda <_free_r+0xae>
 8006cc2:	f8dc 1008 	ldr.w	r1, [ip, #8]
 8006cc6:	4434      	add	r4, r6
 8006cc8:	bb3a      	cbnz	r2, 8006d1a <_free_r+0xee>
 8006cca:	4e37      	ldr	r6, [pc, #220]	; (8006da8 <_free_r+0x17c>)
 8006ccc:	42b1      	cmp	r1, r6
 8006cce:	d124      	bne.n	8006d1a <_free_r+0xee>
 8006cd0:	2201      	movs	r2, #1
 8006cd2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006cd6:	e9c3 1102 	strd	r1, r1, [r3, #8]
 8006cda:	f044 0101 	orr.w	r1, r4, #1
 8006cde:	6059      	str	r1, [r3, #4]
 8006ce0:	511c      	str	r4, [r3, r4]
 8006ce2:	2a00      	cmp	r2, #0
 8006ce4:	d1d3      	bne.n	8006c8e <_free_r+0x62>
 8006ce6:	f5b4 7f00 	cmp.w	r4, #512	; 0x200
 8006cea:	d21b      	bcs.n	8006d24 <_free_r+0xf8>
 8006cec:	0961      	lsrs	r1, r4, #5
 8006cee:	08e2      	lsrs	r2, r4, #3
 8006cf0:	2401      	movs	r4, #1
 8006cf2:	408c      	lsls	r4, r1
 8006cf4:	6841      	ldr	r1, [r0, #4]
 8006cf6:	3201      	adds	r2, #1
 8006cf8:	430c      	orrs	r4, r1
 8006cfa:	6044      	str	r4, [r0, #4]
 8006cfc:	eb00 01c2 	add.w	r1, r0, r2, lsl #3
 8006d00:	f850 4032 	ldr.w	r4, [r0, r2, lsl #3]
 8006d04:	3908      	subs	r1, #8
 8006d06:	e9c3 4102 	strd	r4, r1, [r3, #8]
 8006d0a:	f840 3032 	str.w	r3, [r0, r2, lsl #3]
 8006d0e:	60e3      	str	r3, [r4, #12]
 8006d10:	e7bd      	b.n	8006c8e <_free_r+0x62>
 8006d12:	2200      	movs	r2, #0
 8006d14:	e7d0      	b.n	8006cb8 <_free_r+0x8c>
 8006d16:	2201      	movs	r2, #1
 8006d18:	e7ce      	b.n	8006cb8 <_free_r+0x8c>
 8006d1a:	f8dc 600c 	ldr.w	r6, [ip, #12]
 8006d1e:	60ce      	str	r6, [r1, #12]
 8006d20:	60b1      	str	r1, [r6, #8]
 8006d22:	e7da      	b.n	8006cda <_free_r+0xae>
 8006d24:	f5b4 6f20 	cmp.w	r4, #2560	; 0xa00
 8006d28:	ea4f 2254 	mov.w	r2, r4, lsr #9
 8006d2c:	d214      	bcs.n	8006d58 <_free_r+0x12c>
 8006d2e:	09a2      	lsrs	r2, r4, #6
 8006d30:	3238      	adds	r2, #56	; 0x38
 8006d32:	1c51      	adds	r1, r2, #1
 8006d34:	f850 1031 	ldr.w	r1, [r0, r1, lsl #3]
 8006d38:	eb00 06c2 	add.w	r6, r0, r2, lsl #3
 8006d3c:	428e      	cmp	r6, r1
 8006d3e:	d125      	bne.n	8006d8c <_free_r+0x160>
 8006d40:	2401      	movs	r4, #1
 8006d42:	1092      	asrs	r2, r2, #2
 8006d44:	fa04 f202 	lsl.w	r2, r4, r2
 8006d48:	6844      	ldr	r4, [r0, #4]
 8006d4a:	4322      	orrs	r2, r4
 8006d4c:	6042      	str	r2, [r0, #4]
 8006d4e:	e9c3 1602 	strd	r1, r6, [r3, #8]
 8006d52:	60b3      	str	r3, [r6, #8]
 8006d54:	60cb      	str	r3, [r1, #12]
 8006d56:	e79a      	b.n	8006c8e <_free_r+0x62>
 8006d58:	2a14      	cmp	r2, #20
 8006d5a:	d801      	bhi.n	8006d60 <_free_r+0x134>
 8006d5c:	325b      	adds	r2, #91	; 0x5b
 8006d5e:	e7e8      	b.n	8006d32 <_free_r+0x106>
 8006d60:	2a54      	cmp	r2, #84	; 0x54
 8006d62:	d802      	bhi.n	8006d6a <_free_r+0x13e>
 8006d64:	0b22      	lsrs	r2, r4, #12
 8006d66:	326e      	adds	r2, #110	; 0x6e
 8006d68:	e7e3      	b.n	8006d32 <_free_r+0x106>
 8006d6a:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8006d6e:	d802      	bhi.n	8006d76 <_free_r+0x14a>
 8006d70:	0be2      	lsrs	r2, r4, #15
 8006d72:	3277      	adds	r2, #119	; 0x77
 8006d74:	e7dd      	b.n	8006d32 <_free_r+0x106>
 8006d76:	f240 5154 	movw	r1, #1364	; 0x554
 8006d7a:	428a      	cmp	r2, r1
 8006d7c:	bf96      	itet	ls
 8006d7e:	0ca2      	lsrls	r2, r4, #18
 8006d80:	227e      	movhi	r2, #126	; 0x7e
 8006d82:	327c      	addls	r2, #124	; 0x7c
 8006d84:	e7d5      	b.n	8006d32 <_free_r+0x106>
 8006d86:	6889      	ldr	r1, [r1, #8]
 8006d88:	428e      	cmp	r6, r1
 8006d8a:	d004      	beq.n	8006d96 <_free_r+0x16a>
 8006d8c:	684a      	ldr	r2, [r1, #4]
 8006d8e:	f022 0203 	bic.w	r2, r2, #3
 8006d92:	42a2      	cmp	r2, r4
 8006d94:	d8f7      	bhi.n	8006d86 <_free_r+0x15a>
 8006d96:	68ce      	ldr	r6, [r1, #12]
 8006d98:	e7d9      	b.n	8006d4e <_free_r+0x122>
 8006d9a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006d9c:	2000044c 	.word	0x2000044c
 8006da0:	20000858 	.word	0x20000858
 8006da4:	20000e60 	.word	0x20000e60
 8006da8:	20000454 	.word	0x20000454

08006dac <_fwalk_reent>:
 8006dac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006db0:	4606      	mov	r6, r0
 8006db2:	4688      	mov	r8, r1
 8006db4:	2700      	movs	r7, #0
 8006db6:	f500 7438 	add.w	r4, r0, #736	; 0x2e0
 8006dba:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006dbe:	f1b9 0901 	subs.w	r9, r9, #1
 8006dc2:	d505      	bpl.n	8006dd0 <_fwalk_reent+0x24>
 8006dc4:	6824      	ldr	r4, [r4, #0]
 8006dc6:	2c00      	cmp	r4, #0
 8006dc8:	d1f7      	bne.n	8006dba <_fwalk_reent+0xe>
 8006dca:	4638      	mov	r0, r7
 8006dcc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006dd0:	89ab      	ldrh	r3, [r5, #12]
 8006dd2:	2b01      	cmp	r3, #1
 8006dd4:	d907      	bls.n	8006de6 <_fwalk_reent+0x3a>
 8006dd6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006dda:	3301      	adds	r3, #1
 8006ddc:	d003      	beq.n	8006de6 <_fwalk_reent+0x3a>
 8006dde:	4629      	mov	r1, r5
 8006de0:	4630      	mov	r0, r6
 8006de2:	47c0      	blx	r8
 8006de4:	4307      	orrs	r7, r0
 8006de6:	3568      	adds	r5, #104	; 0x68
 8006de8:	e7e9      	b.n	8006dbe <_fwalk_reent+0x12>
	...

08006dec <_localeconv_r>:
 8006dec:	4800      	ldr	r0, [pc, #0]	; (8006df0 <_localeconv_r+0x4>)
 8006dee:	4770      	bx	lr
 8006df0:	2000094c 	.word	0x2000094c

08006df4 <__retarget_lock_init_recursive>:
 8006df4:	4770      	bx	lr

08006df6 <__retarget_lock_close_recursive>:
 8006df6:	4770      	bx	lr

08006df8 <__retarget_lock_acquire_recursive>:
 8006df8:	4770      	bx	lr

08006dfa <__retarget_lock_release_recursive>:
 8006dfa:	4770      	bx	lr

08006dfc <__swhatbuf_r>:
 8006dfc:	b570      	push	{r4, r5, r6, lr}
 8006dfe:	460e      	mov	r6, r1
 8006e00:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006e04:	4614      	mov	r4, r2
 8006e06:	2900      	cmp	r1, #0
 8006e08:	461d      	mov	r5, r3
 8006e0a:	b096      	sub	sp, #88	; 0x58
 8006e0c:	da0a      	bge.n	8006e24 <__swhatbuf_r+0x28>
 8006e0e:	2300      	movs	r3, #0
 8006e10:	f9b6 100c 	ldrsh.w	r1, [r6, #12]
 8006e14:	602b      	str	r3, [r5, #0]
 8006e16:	f011 0080 	ands.w	r0, r1, #128	; 0x80
 8006e1a:	d116      	bne.n	8006e4a <__swhatbuf_r+0x4e>
 8006e1c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006e20:	6023      	str	r3, [r4, #0]
 8006e22:	e015      	b.n	8006e50 <__swhatbuf_r+0x54>
 8006e24:	466a      	mov	r2, sp
 8006e26:	f002 fef5 	bl	8009c14 <_fstat_r>
 8006e2a:	2800      	cmp	r0, #0
 8006e2c:	dbef      	blt.n	8006e0e <__swhatbuf_r+0x12>
 8006e2e:	9a01      	ldr	r2, [sp, #4]
 8006e30:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8006e34:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8006e38:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8006e3c:	425a      	negs	r2, r3
 8006e3e:	415a      	adcs	r2, r3
 8006e40:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006e44:	602a      	str	r2, [r5, #0]
 8006e46:	6023      	str	r3, [r4, #0]
 8006e48:	e002      	b.n	8006e50 <__swhatbuf_r+0x54>
 8006e4a:	2240      	movs	r2, #64	; 0x40
 8006e4c:	4618      	mov	r0, r3
 8006e4e:	6022      	str	r2, [r4, #0]
 8006e50:	b016      	add	sp, #88	; 0x58
 8006e52:	bd70      	pop	{r4, r5, r6, pc}

08006e54 <__smakebuf_r>:
 8006e54:	898b      	ldrh	r3, [r1, #12]
 8006e56:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006e58:	079d      	lsls	r5, r3, #30
 8006e5a:	4606      	mov	r6, r0
 8006e5c:	460c      	mov	r4, r1
 8006e5e:	d507      	bpl.n	8006e70 <__smakebuf_r+0x1c>
 8006e60:	f104 0343 	add.w	r3, r4, #67	; 0x43
 8006e64:	6023      	str	r3, [r4, #0]
 8006e66:	6123      	str	r3, [r4, #16]
 8006e68:	2301      	movs	r3, #1
 8006e6a:	6163      	str	r3, [r4, #20]
 8006e6c:	b002      	add	sp, #8
 8006e6e:	bd70      	pop	{r4, r5, r6, pc}
 8006e70:	466a      	mov	r2, sp
 8006e72:	ab01      	add	r3, sp, #4
 8006e74:	f7ff ffc2 	bl	8006dfc <__swhatbuf_r>
 8006e78:	9900      	ldr	r1, [sp, #0]
 8006e7a:	4605      	mov	r5, r0
 8006e7c:	4630      	mov	r0, r6
 8006e7e:	f000 f829 	bl	8006ed4 <_malloc_r>
 8006e82:	b948      	cbnz	r0, 8006e98 <__smakebuf_r+0x44>
 8006e84:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006e88:	059a      	lsls	r2, r3, #22
 8006e8a:	d4ef      	bmi.n	8006e6c <__smakebuf_r+0x18>
 8006e8c:	f023 0303 	bic.w	r3, r3, #3
 8006e90:	f043 0302 	orr.w	r3, r3, #2
 8006e94:	81a3      	strh	r3, [r4, #12]
 8006e96:	e7e3      	b.n	8006e60 <__smakebuf_r+0xc>
 8006e98:	4b0d      	ldr	r3, [pc, #52]	; (8006ed0 <__smakebuf_r+0x7c>)
 8006e9a:	63f3      	str	r3, [r6, #60]	; 0x3c
 8006e9c:	89a3      	ldrh	r3, [r4, #12]
 8006e9e:	6020      	str	r0, [r4, #0]
 8006ea0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006ea4:	81a3      	strh	r3, [r4, #12]
 8006ea6:	9b00      	ldr	r3, [sp, #0]
 8006ea8:	6120      	str	r0, [r4, #16]
 8006eaa:	6163      	str	r3, [r4, #20]
 8006eac:	9b01      	ldr	r3, [sp, #4]
 8006eae:	b15b      	cbz	r3, 8006ec8 <__smakebuf_r+0x74>
 8006eb0:	4630      	mov	r0, r6
 8006eb2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006eb6:	f003 f807 	bl	8009ec8 <_isatty_r>
 8006eba:	b128      	cbz	r0, 8006ec8 <__smakebuf_r+0x74>
 8006ebc:	89a3      	ldrh	r3, [r4, #12]
 8006ebe:	f023 0303 	bic.w	r3, r3, #3
 8006ec2:	f043 0301 	orr.w	r3, r3, #1
 8006ec6:	81a3      	strh	r3, [r4, #12]
 8006ec8:	89a0      	ldrh	r0, [r4, #12]
 8006eca:	4305      	orrs	r5, r0
 8006ecc:	81a5      	strh	r5, [r4, #12]
 8006ece:	e7cd      	b.n	8006e6c <__smakebuf_r+0x18>
 8006ed0:	08006ad1 	.word	0x08006ad1

08006ed4 <_malloc_r>:
 8006ed4:	f101 030b 	add.w	r3, r1, #11
 8006ed8:	2b16      	cmp	r3, #22
 8006eda:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ede:	4605      	mov	r5, r0
 8006ee0:	d906      	bls.n	8006ef0 <_malloc_r+0x1c>
 8006ee2:	f033 0707 	bics.w	r7, r3, #7
 8006ee6:	d504      	bpl.n	8006ef2 <_malloc_r+0x1e>
 8006ee8:	230c      	movs	r3, #12
 8006eea:	602b      	str	r3, [r5, #0]
 8006eec:	2400      	movs	r4, #0
 8006eee:	e1a3      	b.n	8007238 <_malloc_r+0x364>
 8006ef0:	2710      	movs	r7, #16
 8006ef2:	42b9      	cmp	r1, r7
 8006ef4:	d8f8      	bhi.n	8006ee8 <_malloc_r+0x14>
 8006ef6:	4628      	mov	r0, r5
 8006ef8:	f000 fa44 	bl	8007384 <__malloc_lock>
 8006efc:	f5b7 7ffc 	cmp.w	r7, #504	; 0x1f8
 8006f00:	4eaf      	ldr	r6, [pc, #700]	; (80071c0 <_malloc_r+0x2ec>)
 8006f02:	d237      	bcs.n	8006f74 <_malloc_r+0xa0>
 8006f04:	f107 0208 	add.w	r2, r7, #8
 8006f08:	4432      	add	r2, r6
 8006f0a:	6854      	ldr	r4, [r2, #4]
 8006f0c:	f1a2 0108 	sub.w	r1, r2, #8
 8006f10:	428c      	cmp	r4, r1
 8006f12:	ea4f 03d7 	mov.w	r3, r7, lsr #3
 8006f16:	d102      	bne.n	8006f1e <_malloc_r+0x4a>
 8006f18:	68d4      	ldr	r4, [r2, #12]
 8006f1a:	42a2      	cmp	r2, r4
 8006f1c:	d010      	beq.n	8006f40 <_malloc_r+0x6c>
 8006f1e:	6863      	ldr	r3, [r4, #4]
 8006f20:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 8006f24:	f023 0303 	bic.w	r3, r3, #3
 8006f28:	60ca      	str	r2, [r1, #12]
 8006f2a:	4423      	add	r3, r4
 8006f2c:	6091      	str	r1, [r2, #8]
 8006f2e:	685a      	ldr	r2, [r3, #4]
 8006f30:	f042 0201 	orr.w	r2, r2, #1
 8006f34:	605a      	str	r2, [r3, #4]
 8006f36:	4628      	mov	r0, r5
 8006f38:	f000 fa2a 	bl	8007390 <__malloc_unlock>
 8006f3c:	3408      	adds	r4, #8
 8006f3e:	e17b      	b.n	8007238 <_malloc_r+0x364>
 8006f40:	3302      	adds	r3, #2
 8006f42:	6934      	ldr	r4, [r6, #16]
 8006f44:	499f      	ldr	r1, [pc, #636]	; (80071c4 <_malloc_r+0x2f0>)
 8006f46:	428c      	cmp	r4, r1
 8006f48:	d077      	beq.n	800703a <_malloc_r+0x166>
 8006f4a:	6862      	ldr	r2, [r4, #4]
 8006f4c:	f022 0c03 	bic.w	ip, r2, #3
 8006f50:	ebac 0007 	sub.w	r0, ip, r7
 8006f54:	280f      	cmp	r0, #15
 8006f56:	dd48      	ble.n	8006fea <_malloc_r+0x116>
 8006f58:	19e2      	adds	r2, r4, r7
 8006f5a:	f040 0301 	orr.w	r3, r0, #1
 8006f5e:	f047 0701 	orr.w	r7, r7, #1
 8006f62:	6067      	str	r7, [r4, #4]
 8006f64:	e9c6 2204 	strd	r2, r2, [r6, #16]
 8006f68:	e9c2 1102 	strd	r1, r1, [r2, #8]
 8006f6c:	6053      	str	r3, [r2, #4]
 8006f6e:	f844 000c 	str.w	r0, [r4, ip]
 8006f72:	e7e0      	b.n	8006f36 <_malloc_r+0x62>
 8006f74:	0a7b      	lsrs	r3, r7, #9
 8006f76:	d02a      	beq.n	8006fce <_malloc_r+0xfa>
 8006f78:	2b04      	cmp	r3, #4
 8006f7a:	d812      	bhi.n	8006fa2 <_malloc_r+0xce>
 8006f7c:	09bb      	lsrs	r3, r7, #6
 8006f7e:	3338      	adds	r3, #56	; 0x38
 8006f80:	1c5a      	adds	r2, r3, #1
 8006f82:	eb06 02c2 	add.w	r2, r6, r2, lsl #3
 8006f86:	6854      	ldr	r4, [r2, #4]
 8006f88:	f1a2 0c08 	sub.w	ip, r2, #8
 8006f8c:	4564      	cmp	r4, ip
 8006f8e:	d006      	beq.n	8006f9e <_malloc_r+0xca>
 8006f90:	6862      	ldr	r2, [r4, #4]
 8006f92:	f022 0203 	bic.w	r2, r2, #3
 8006f96:	1bd0      	subs	r0, r2, r7
 8006f98:	280f      	cmp	r0, #15
 8006f9a:	dd1c      	ble.n	8006fd6 <_malloc_r+0x102>
 8006f9c:	3b01      	subs	r3, #1
 8006f9e:	3301      	adds	r3, #1
 8006fa0:	e7cf      	b.n	8006f42 <_malloc_r+0x6e>
 8006fa2:	2b14      	cmp	r3, #20
 8006fa4:	d801      	bhi.n	8006faa <_malloc_r+0xd6>
 8006fa6:	335b      	adds	r3, #91	; 0x5b
 8006fa8:	e7ea      	b.n	8006f80 <_malloc_r+0xac>
 8006faa:	2b54      	cmp	r3, #84	; 0x54
 8006fac:	d802      	bhi.n	8006fb4 <_malloc_r+0xe0>
 8006fae:	0b3b      	lsrs	r3, r7, #12
 8006fb0:	336e      	adds	r3, #110	; 0x6e
 8006fb2:	e7e5      	b.n	8006f80 <_malloc_r+0xac>
 8006fb4:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 8006fb8:	d802      	bhi.n	8006fc0 <_malloc_r+0xec>
 8006fba:	0bfb      	lsrs	r3, r7, #15
 8006fbc:	3377      	adds	r3, #119	; 0x77
 8006fbe:	e7df      	b.n	8006f80 <_malloc_r+0xac>
 8006fc0:	f240 5254 	movw	r2, #1364	; 0x554
 8006fc4:	4293      	cmp	r3, r2
 8006fc6:	d804      	bhi.n	8006fd2 <_malloc_r+0xfe>
 8006fc8:	0cbb      	lsrs	r3, r7, #18
 8006fca:	337c      	adds	r3, #124	; 0x7c
 8006fcc:	e7d8      	b.n	8006f80 <_malloc_r+0xac>
 8006fce:	233f      	movs	r3, #63	; 0x3f
 8006fd0:	e7d6      	b.n	8006f80 <_malloc_r+0xac>
 8006fd2:	237e      	movs	r3, #126	; 0x7e
 8006fd4:	e7d4      	b.n	8006f80 <_malloc_r+0xac>
 8006fd6:	2800      	cmp	r0, #0
 8006fd8:	68e1      	ldr	r1, [r4, #12]
 8006fda:	db04      	blt.n	8006fe6 <_malloc_r+0x112>
 8006fdc:	68a3      	ldr	r3, [r4, #8]
 8006fde:	60d9      	str	r1, [r3, #12]
 8006fe0:	608b      	str	r3, [r1, #8]
 8006fe2:	18a3      	adds	r3, r4, r2
 8006fe4:	e7a3      	b.n	8006f2e <_malloc_r+0x5a>
 8006fe6:	460c      	mov	r4, r1
 8006fe8:	e7d0      	b.n	8006f8c <_malloc_r+0xb8>
 8006fea:	2800      	cmp	r0, #0
 8006fec:	e9c6 1104 	strd	r1, r1, [r6, #16]
 8006ff0:	db07      	blt.n	8007002 <_malloc_r+0x12e>
 8006ff2:	44a4      	add	ip, r4
 8006ff4:	f8dc 3004 	ldr.w	r3, [ip, #4]
 8006ff8:	f043 0301 	orr.w	r3, r3, #1
 8006ffc:	f8cc 3004 	str.w	r3, [ip, #4]
 8007000:	e799      	b.n	8006f36 <_malloc_r+0x62>
 8007002:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
 8007006:	6870      	ldr	r0, [r6, #4]
 8007008:	f080 8094 	bcs.w	8007134 <_malloc_r+0x260>
 800700c:	ea4f 02dc 	mov.w	r2, ip, lsr #3
 8007010:	ea4f 1e5c 	mov.w	lr, ip, lsr #5
 8007014:	f04f 0c01 	mov.w	ip, #1
 8007018:	fa0c fc0e 	lsl.w	ip, ip, lr
 800701c:	ea4c 0000 	orr.w	r0, ip, r0
 8007020:	3201      	adds	r2, #1
 8007022:	f856 c032 	ldr.w	ip, [r6, r2, lsl #3]
 8007026:	6070      	str	r0, [r6, #4]
 8007028:	eb06 00c2 	add.w	r0, r6, r2, lsl #3
 800702c:	3808      	subs	r0, #8
 800702e:	e9c4 c002 	strd	ip, r0, [r4, #8]
 8007032:	f846 4032 	str.w	r4, [r6, r2, lsl #3]
 8007036:	f8cc 400c 	str.w	r4, [ip, #12]
 800703a:	2001      	movs	r0, #1
 800703c:	109a      	asrs	r2, r3, #2
 800703e:	fa00 f202 	lsl.w	r2, r0, r2
 8007042:	6870      	ldr	r0, [r6, #4]
 8007044:	4290      	cmp	r0, r2
 8007046:	d326      	bcc.n	8007096 <_malloc_r+0x1c2>
 8007048:	4210      	tst	r0, r2
 800704a:	d106      	bne.n	800705a <_malloc_r+0x186>
 800704c:	f023 0303 	bic.w	r3, r3, #3
 8007050:	0052      	lsls	r2, r2, #1
 8007052:	4210      	tst	r0, r2
 8007054:	f103 0304 	add.w	r3, r3, #4
 8007058:	d0fa      	beq.n	8007050 <_malloc_r+0x17c>
 800705a:	eb06 08c3 	add.w	r8, r6, r3, lsl #3
 800705e:	46c1      	mov	r9, r8
 8007060:	469e      	mov	lr, r3
 8007062:	f8d9 400c 	ldr.w	r4, [r9, #12]
 8007066:	454c      	cmp	r4, r9
 8007068:	f040 80b8 	bne.w	80071dc <_malloc_r+0x308>
 800706c:	f10e 0e01 	add.w	lr, lr, #1
 8007070:	f01e 0f03 	tst.w	lr, #3
 8007074:	f109 0908 	add.w	r9, r9, #8
 8007078:	d1f3      	bne.n	8007062 <_malloc_r+0x18e>
 800707a:	0798      	lsls	r0, r3, #30
 800707c:	f040 80e2 	bne.w	8007244 <_malloc_r+0x370>
 8007080:	6873      	ldr	r3, [r6, #4]
 8007082:	ea23 0302 	bic.w	r3, r3, r2
 8007086:	6073      	str	r3, [r6, #4]
 8007088:	6870      	ldr	r0, [r6, #4]
 800708a:	0052      	lsls	r2, r2, #1
 800708c:	4290      	cmp	r0, r2
 800708e:	d302      	bcc.n	8007096 <_malloc_r+0x1c2>
 8007090:	2a00      	cmp	r2, #0
 8007092:	f040 80e3 	bne.w	800725c <_malloc_r+0x388>
 8007096:	f8d6 a008 	ldr.w	sl, [r6, #8]
 800709a:	f8da 3004 	ldr.w	r3, [sl, #4]
 800709e:	f023 0903 	bic.w	r9, r3, #3
 80070a2:	45b9      	cmp	r9, r7
 80070a4:	d304      	bcc.n	80070b0 <_malloc_r+0x1dc>
 80070a6:	eba9 0207 	sub.w	r2, r9, r7
 80070aa:	2a0f      	cmp	r2, #15
 80070ac:	f300 8141 	bgt.w	8007332 <_malloc_r+0x45e>
 80070b0:	4b45      	ldr	r3, [pc, #276]	; (80071c8 <_malloc_r+0x2f4>)
 80070b2:	2008      	movs	r0, #8
 80070b4:	6819      	ldr	r1, [r3, #0]
 80070b6:	eb0a 0b09 	add.w	fp, sl, r9
 80070ba:	3110      	adds	r1, #16
 80070bc:	4439      	add	r1, r7
 80070be:	9101      	str	r1, [sp, #4]
 80070c0:	f001 ff0e 	bl	8008ee0 <sysconf>
 80070c4:	4a41      	ldr	r2, [pc, #260]	; (80071cc <_malloc_r+0x2f8>)
 80070c6:	9901      	ldr	r1, [sp, #4]
 80070c8:	6813      	ldr	r3, [r2, #0]
 80070ca:	4680      	mov	r8, r0
 80070cc:	3301      	adds	r3, #1
 80070ce:	bf1f      	itttt	ne
 80070d0:	f101 31ff 	addne.w	r1, r1, #4294967295
 80070d4:	1809      	addne	r1, r1, r0
 80070d6:	4243      	negne	r3, r0
 80070d8:	4019      	andne	r1, r3
 80070da:	4628      	mov	r0, r5
 80070dc:	9101      	str	r1, [sp, #4]
 80070de:	f000 fcc5 	bl	8007a6c <_sbrk_r>
 80070e2:	1c42      	adds	r2, r0, #1
 80070e4:	4604      	mov	r4, r0
 80070e6:	f000 80f7 	beq.w	80072d8 <_malloc_r+0x404>
 80070ea:	4583      	cmp	fp, r0
 80070ec:	9901      	ldr	r1, [sp, #4]
 80070ee:	4a37      	ldr	r2, [pc, #220]	; (80071cc <_malloc_r+0x2f8>)
 80070f0:	d902      	bls.n	80070f8 <_malloc_r+0x224>
 80070f2:	45b2      	cmp	sl, r6
 80070f4:	f040 80f0 	bne.w	80072d8 <_malloc_r+0x404>
 80070f8:	4b35      	ldr	r3, [pc, #212]	; (80071d0 <_malloc_r+0x2fc>)
 80070fa:	45a3      	cmp	fp, r4
 80070fc:	6818      	ldr	r0, [r3, #0]
 80070fe:	f108 3cff 	add.w	ip, r8, #4294967295
 8007102:	4408      	add	r0, r1
 8007104:	6018      	str	r0, [r3, #0]
 8007106:	f040 80ab 	bne.w	8007260 <_malloc_r+0x38c>
 800710a:	ea1b 0f0c 	tst.w	fp, ip
 800710e:	f040 80a7 	bne.w	8007260 <_malloc_r+0x38c>
 8007112:	68b2      	ldr	r2, [r6, #8]
 8007114:	4449      	add	r1, r9
 8007116:	f041 0101 	orr.w	r1, r1, #1
 800711a:	6051      	str	r1, [r2, #4]
 800711c:	4a2d      	ldr	r2, [pc, #180]	; (80071d4 <_malloc_r+0x300>)
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	6811      	ldr	r1, [r2, #0]
 8007122:	428b      	cmp	r3, r1
 8007124:	bf88      	it	hi
 8007126:	6013      	strhi	r3, [r2, #0]
 8007128:	4a2b      	ldr	r2, [pc, #172]	; (80071d8 <_malloc_r+0x304>)
 800712a:	6811      	ldr	r1, [r2, #0]
 800712c:	428b      	cmp	r3, r1
 800712e:	bf88      	it	hi
 8007130:	6013      	strhi	r3, [r2, #0]
 8007132:	e0d1      	b.n	80072d8 <_malloc_r+0x404>
 8007134:	f5bc 6f20 	cmp.w	ip, #2560	; 0xa00
 8007138:	ea4f 225c 	mov.w	r2, ip, lsr #9
 800713c:	d218      	bcs.n	8007170 <_malloc_r+0x29c>
 800713e:	ea4f 129c 	mov.w	r2, ip, lsr #6
 8007142:	3238      	adds	r2, #56	; 0x38
 8007144:	f102 0e01 	add.w	lr, r2, #1
 8007148:	f856 e03e 	ldr.w	lr, [r6, lr, lsl #3]
 800714c:	eb06 08c2 	add.w	r8, r6, r2, lsl #3
 8007150:	45f0      	cmp	r8, lr
 8007152:	d12b      	bne.n	80071ac <_malloc_r+0x2d8>
 8007154:	f04f 0c01 	mov.w	ip, #1
 8007158:	1092      	asrs	r2, r2, #2
 800715a:	fa0c f202 	lsl.w	r2, ip, r2
 800715e:	4310      	orrs	r0, r2
 8007160:	6070      	str	r0, [r6, #4]
 8007162:	e9c4 e802 	strd	lr, r8, [r4, #8]
 8007166:	f8c8 4008 	str.w	r4, [r8, #8]
 800716a:	f8ce 400c 	str.w	r4, [lr, #12]
 800716e:	e764      	b.n	800703a <_malloc_r+0x166>
 8007170:	2a14      	cmp	r2, #20
 8007172:	d801      	bhi.n	8007178 <_malloc_r+0x2a4>
 8007174:	325b      	adds	r2, #91	; 0x5b
 8007176:	e7e5      	b.n	8007144 <_malloc_r+0x270>
 8007178:	2a54      	cmp	r2, #84	; 0x54
 800717a:	d803      	bhi.n	8007184 <_malloc_r+0x2b0>
 800717c:	ea4f 321c 	mov.w	r2, ip, lsr #12
 8007180:	326e      	adds	r2, #110	; 0x6e
 8007182:	e7df      	b.n	8007144 <_malloc_r+0x270>
 8007184:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8007188:	d803      	bhi.n	8007192 <_malloc_r+0x2be>
 800718a:	ea4f 32dc 	mov.w	r2, ip, lsr #15
 800718e:	3277      	adds	r2, #119	; 0x77
 8007190:	e7d8      	b.n	8007144 <_malloc_r+0x270>
 8007192:	f240 5e54 	movw	lr, #1364	; 0x554
 8007196:	4572      	cmp	r2, lr
 8007198:	bf96      	itet	ls
 800719a:	ea4f 429c 	movls.w	r2, ip, lsr #18
 800719e:	227e      	movhi	r2, #126	; 0x7e
 80071a0:	327c      	addls	r2, #124	; 0x7c
 80071a2:	e7cf      	b.n	8007144 <_malloc_r+0x270>
 80071a4:	f8de e008 	ldr.w	lr, [lr, #8]
 80071a8:	45f0      	cmp	r8, lr
 80071aa:	d005      	beq.n	80071b8 <_malloc_r+0x2e4>
 80071ac:	f8de 2004 	ldr.w	r2, [lr, #4]
 80071b0:	f022 0203 	bic.w	r2, r2, #3
 80071b4:	4562      	cmp	r2, ip
 80071b6:	d8f5      	bhi.n	80071a4 <_malloc_r+0x2d0>
 80071b8:	f8de 800c 	ldr.w	r8, [lr, #12]
 80071bc:	e7d1      	b.n	8007162 <_malloc_r+0x28e>
 80071be:	bf00      	nop
 80071c0:	2000044c 	.word	0x2000044c
 80071c4:	20000454 	.word	0x20000454
 80071c8:	20000e60 	.word	0x20000e60
 80071cc:	20000854 	.word	0x20000854
 80071d0:	20000e30 	.word	0x20000e30
 80071d4:	20000e58 	.word	0x20000e58
 80071d8:	20000e5c 	.word	0x20000e5c
 80071dc:	6860      	ldr	r0, [r4, #4]
 80071de:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 80071e2:	f020 0003 	bic.w	r0, r0, #3
 80071e6:	eba0 0a07 	sub.w	sl, r0, r7
 80071ea:	f1ba 0f0f 	cmp.w	sl, #15
 80071ee:	dd12      	ble.n	8007216 <_malloc_r+0x342>
 80071f0:	68a3      	ldr	r3, [r4, #8]
 80071f2:	19e2      	adds	r2, r4, r7
 80071f4:	f047 0701 	orr.w	r7, r7, #1
 80071f8:	6067      	str	r7, [r4, #4]
 80071fa:	f8c3 c00c 	str.w	ip, [r3, #12]
 80071fe:	f8cc 3008 	str.w	r3, [ip, #8]
 8007202:	f04a 0301 	orr.w	r3, sl, #1
 8007206:	e9c6 2204 	strd	r2, r2, [r6, #16]
 800720a:	e9c2 1102 	strd	r1, r1, [r2, #8]
 800720e:	6053      	str	r3, [r2, #4]
 8007210:	f844 a000 	str.w	sl, [r4, r0]
 8007214:	e68f      	b.n	8006f36 <_malloc_r+0x62>
 8007216:	f1ba 0f00 	cmp.w	sl, #0
 800721a:	db11      	blt.n	8007240 <_malloc_r+0x36c>
 800721c:	4420      	add	r0, r4
 800721e:	6843      	ldr	r3, [r0, #4]
 8007220:	f043 0301 	orr.w	r3, r3, #1
 8007224:	6043      	str	r3, [r0, #4]
 8007226:	f854 3f08 	ldr.w	r3, [r4, #8]!
 800722a:	4628      	mov	r0, r5
 800722c:	f8c3 c00c 	str.w	ip, [r3, #12]
 8007230:	f8cc 3008 	str.w	r3, [ip, #8]
 8007234:	f000 f8ac 	bl	8007390 <__malloc_unlock>
 8007238:	4620      	mov	r0, r4
 800723a:	b003      	add	sp, #12
 800723c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007240:	4664      	mov	r4, ip
 8007242:	e710      	b.n	8007066 <_malloc_r+0x192>
 8007244:	f858 0908 	ldr.w	r0, [r8], #-8
 8007248:	3b01      	subs	r3, #1
 800724a:	4540      	cmp	r0, r8
 800724c:	f43f af15 	beq.w	800707a <_malloc_r+0x1a6>
 8007250:	e71a      	b.n	8007088 <_malloc_r+0x1b4>
 8007252:	3304      	adds	r3, #4
 8007254:	0052      	lsls	r2, r2, #1
 8007256:	4210      	tst	r0, r2
 8007258:	d0fb      	beq.n	8007252 <_malloc_r+0x37e>
 800725a:	e6fe      	b.n	800705a <_malloc_r+0x186>
 800725c:	4673      	mov	r3, lr
 800725e:	e7fa      	b.n	8007256 <_malloc_r+0x382>
 8007260:	f8d2 e000 	ldr.w	lr, [r2]
 8007264:	f1be 3fff 	cmp.w	lr, #4294967295
 8007268:	bf1b      	ittet	ne
 800726a:	eba4 0b0b 	subne.w	fp, r4, fp
 800726e:	eb0b 0200 	addne.w	r2, fp, r0
 8007272:	6014      	streq	r4, [r2, #0]
 8007274:	601a      	strne	r2, [r3, #0]
 8007276:	f014 0b07 	ands.w	fp, r4, #7
 800727a:	bf0e      	itee	eq
 800727c:	4658      	moveq	r0, fp
 800727e:	f1cb 0008 	rsbne	r0, fp, #8
 8007282:	1824      	addne	r4, r4, r0
 8007284:	1862      	adds	r2, r4, r1
 8007286:	ea02 010c 	and.w	r1, r2, ip
 800728a:	4480      	add	r8, r0
 800728c:	eba8 0801 	sub.w	r8, r8, r1
 8007290:	ea08 080c 	and.w	r8, r8, ip
 8007294:	4641      	mov	r1, r8
 8007296:	4628      	mov	r0, r5
 8007298:	9201      	str	r2, [sp, #4]
 800729a:	f000 fbe7 	bl	8007a6c <_sbrk_r>
 800729e:	1c43      	adds	r3, r0, #1
 80072a0:	9a01      	ldr	r2, [sp, #4]
 80072a2:	4b29      	ldr	r3, [pc, #164]	; (8007348 <_malloc_r+0x474>)
 80072a4:	d107      	bne.n	80072b6 <_malloc_r+0x3e2>
 80072a6:	f1bb 0f00 	cmp.w	fp, #0
 80072aa:	d023      	beq.n	80072f4 <_malloc_r+0x420>
 80072ac:	f04f 0800 	mov.w	r8, #0
 80072b0:	f1ab 0008 	sub.w	r0, fp, #8
 80072b4:	4410      	add	r0, r2
 80072b6:	681a      	ldr	r2, [r3, #0]
 80072b8:	1b00      	subs	r0, r0, r4
 80072ba:	4440      	add	r0, r8
 80072bc:	4442      	add	r2, r8
 80072be:	f040 0001 	orr.w	r0, r0, #1
 80072c2:	45b2      	cmp	sl, r6
 80072c4:	60b4      	str	r4, [r6, #8]
 80072c6:	601a      	str	r2, [r3, #0]
 80072c8:	6060      	str	r0, [r4, #4]
 80072ca:	f43f af27 	beq.w	800711c <_malloc_r+0x248>
 80072ce:	f1b9 0f0f 	cmp.w	r9, #15
 80072d2:	d812      	bhi.n	80072fa <_malloc_r+0x426>
 80072d4:	2301      	movs	r3, #1
 80072d6:	6063      	str	r3, [r4, #4]
 80072d8:	68b3      	ldr	r3, [r6, #8]
 80072da:	685b      	ldr	r3, [r3, #4]
 80072dc:	f023 0303 	bic.w	r3, r3, #3
 80072e0:	42bb      	cmp	r3, r7
 80072e2:	eba3 0207 	sub.w	r2, r3, r7
 80072e6:	d301      	bcc.n	80072ec <_malloc_r+0x418>
 80072e8:	2a0f      	cmp	r2, #15
 80072ea:	dc22      	bgt.n	8007332 <_malloc_r+0x45e>
 80072ec:	4628      	mov	r0, r5
 80072ee:	f000 f84f 	bl	8007390 <__malloc_unlock>
 80072f2:	e5fb      	b.n	8006eec <_malloc_r+0x18>
 80072f4:	4610      	mov	r0, r2
 80072f6:	46d8      	mov	r8, fp
 80072f8:	e7dd      	b.n	80072b6 <_malloc_r+0x3e2>
 80072fa:	2105      	movs	r1, #5
 80072fc:	f8da 2004 	ldr.w	r2, [sl, #4]
 8007300:	f1a9 090c 	sub.w	r9, r9, #12
 8007304:	f029 0907 	bic.w	r9, r9, #7
 8007308:	f002 0201 	and.w	r2, r2, #1
 800730c:	ea42 0209 	orr.w	r2, r2, r9
 8007310:	f8ca 2004 	str.w	r2, [sl, #4]
 8007314:	f1b9 0f0f 	cmp.w	r9, #15
 8007318:	eb0a 0209 	add.w	r2, sl, r9
 800731c:	e9c2 1101 	strd	r1, r1, [r2, #4]
 8007320:	f67f aefc 	bls.w	800711c <_malloc_r+0x248>
 8007324:	4628      	mov	r0, r5
 8007326:	f10a 0108 	add.w	r1, sl, #8
 800732a:	f7ff fc7f 	bl	8006c2c <_free_r>
 800732e:	4b06      	ldr	r3, [pc, #24]	; (8007348 <_malloc_r+0x474>)
 8007330:	e6f4      	b.n	800711c <_malloc_r+0x248>
 8007332:	68b4      	ldr	r4, [r6, #8]
 8007334:	f047 0301 	orr.w	r3, r7, #1
 8007338:	f042 0201 	orr.w	r2, r2, #1
 800733c:	4427      	add	r7, r4
 800733e:	6063      	str	r3, [r4, #4]
 8007340:	60b7      	str	r7, [r6, #8]
 8007342:	607a      	str	r2, [r7, #4]
 8007344:	e5f7      	b.n	8006f36 <_malloc_r+0x62>
 8007346:	bf00      	nop
 8007348:	20000e30 	.word	0x20000e30

0800734c <memchr>:
 800734c:	4603      	mov	r3, r0
 800734e:	b510      	push	{r4, lr}
 8007350:	b2c9      	uxtb	r1, r1
 8007352:	4402      	add	r2, r0
 8007354:	4293      	cmp	r3, r2
 8007356:	4618      	mov	r0, r3
 8007358:	d101      	bne.n	800735e <memchr+0x12>
 800735a:	2000      	movs	r0, #0
 800735c:	e003      	b.n	8007366 <memchr+0x1a>
 800735e:	7804      	ldrb	r4, [r0, #0]
 8007360:	3301      	adds	r3, #1
 8007362:	428c      	cmp	r4, r1
 8007364:	d1f6      	bne.n	8007354 <memchr+0x8>
 8007366:	bd10      	pop	{r4, pc}

08007368 <memcpy>:
 8007368:	440a      	add	r2, r1
 800736a:	4291      	cmp	r1, r2
 800736c:	f100 33ff 	add.w	r3, r0, #4294967295
 8007370:	d100      	bne.n	8007374 <memcpy+0xc>
 8007372:	4770      	bx	lr
 8007374:	b510      	push	{r4, lr}
 8007376:	f811 4b01 	ldrb.w	r4, [r1], #1
 800737a:	4291      	cmp	r1, r2
 800737c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007380:	d1f9      	bne.n	8007376 <memcpy+0xe>
 8007382:	bd10      	pop	{r4, pc}

08007384 <__malloc_lock>:
 8007384:	4801      	ldr	r0, [pc, #4]	; (800738c <__malloc_lock+0x8>)
 8007386:	f7ff bd37 	b.w	8006df8 <__retarget_lock_acquire_recursive>
 800738a:	bf00      	nop
 800738c:	20000e2d 	.word	0x20000e2d

08007390 <__malloc_unlock>:
 8007390:	4801      	ldr	r0, [pc, #4]	; (8007398 <__malloc_unlock+0x8>)
 8007392:	f7ff bd32 	b.w	8006dfa <__retarget_lock_release_recursive>
 8007396:	bf00      	nop
 8007398:	20000e2d 	.word	0x20000e2d

0800739c <_Balloc>:
 800739c:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800739e:	b570      	push	{r4, r5, r6, lr}
 80073a0:	4605      	mov	r5, r0
 80073a2:	460c      	mov	r4, r1
 80073a4:	b17b      	cbz	r3, 80073c6 <_Balloc+0x2a>
 80073a6:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 80073a8:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 80073ac:	b9a0      	cbnz	r0, 80073d8 <_Balloc+0x3c>
 80073ae:	2101      	movs	r1, #1
 80073b0:	fa01 f604 	lsl.w	r6, r1, r4
 80073b4:	1d72      	adds	r2, r6, #5
 80073b6:	4628      	mov	r0, r5
 80073b8:	0092      	lsls	r2, r2, #2
 80073ba:	f002 fb11 	bl	80099e0 <_calloc_r>
 80073be:	b148      	cbz	r0, 80073d4 <_Balloc+0x38>
 80073c0:	e9c0 4601 	strd	r4, r6, [r0, #4]
 80073c4:	e00b      	b.n	80073de <_Balloc+0x42>
 80073c6:	2221      	movs	r2, #33	; 0x21
 80073c8:	2104      	movs	r1, #4
 80073ca:	f002 fb09 	bl	80099e0 <_calloc_r>
 80073ce:	64e8      	str	r0, [r5, #76]	; 0x4c
 80073d0:	2800      	cmp	r0, #0
 80073d2:	d1e8      	bne.n	80073a6 <_Balloc+0xa>
 80073d4:	2000      	movs	r0, #0
 80073d6:	bd70      	pop	{r4, r5, r6, pc}
 80073d8:	6802      	ldr	r2, [r0, #0]
 80073da:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 80073de:	2300      	movs	r3, #0
 80073e0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80073e4:	e7f7      	b.n	80073d6 <_Balloc+0x3a>

080073e6 <_Bfree>:
 80073e6:	b131      	cbz	r1, 80073f6 <_Bfree+0x10>
 80073e8:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 80073ea:	684a      	ldr	r2, [r1, #4]
 80073ec:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 80073f0:	6008      	str	r0, [r1, #0]
 80073f2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80073f6:	4770      	bx	lr

080073f8 <__multadd>:
 80073f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80073fc:	4607      	mov	r7, r0
 80073fe:	460c      	mov	r4, r1
 8007400:	461e      	mov	r6, r3
 8007402:	2000      	movs	r0, #0
 8007404:	690d      	ldr	r5, [r1, #16]
 8007406:	f101 0c14 	add.w	ip, r1, #20
 800740a:	f8dc 3000 	ldr.w	r3, [ip]
 800740e:	3001      	adds	r0, #1
 8007410:	b299      	uxth	r1, r3
 8007412:	fb02 6101 	mla	r1, r2, r1, r6
 8007416:	0c1e      	lsrs	r6, r3, #16
 8007418:	0c0b      	lsrs	r3, r1, #16
 800741a:	fb02 3306 	mla	r3, r2, r6, r3
 800741e:	b289      	uxth	r1, r1
 8007420:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007424:	4285      	cmp	r5, r0
 8007426:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800742a:	f84c 1b04 	str.w	r1, [ip], #4
 800742e:	dcec      	bgt.n	800740a <__multadd+0x12>
 8007430:	b30e      	cbz	r6, 8007476 <__multadd+0x7e>
 8007432:	68a3      	ldr	r3, [r4, #8]
 8007434:	42ab      	cmp	r3, r5
 8007436:	dc19      	bgt.n	800746c <__multadd+0x74>
 8007438:	6861      	ldr	r1, [r4, #4]
 800743a:	4638      	mov	r0, r7
 800743c:	3101      	adds	r1, #1
 800743e:	f7ff ffad 	bl	800739c <_Balloc>
 8007442:	4680      	mov	r8, r0
 8007444:	b928      	cbnz	r0, 8007452 <__multadd+0x5a>
 8007446:	4602      	mov	r2, r0
 8007448:	21b5      	movs	r1, #181	; 0xb5
 800744a:	4b0c      	ldr	r3, [pc, #48]	; (800747c <__multadd+0x84>)
 800744c:	480c      	ldr	r0, [pc, #48]	; (8007480 <__multadd+0x88>)
 800744e:	f002 faa9 	bl	80099a4 <__assert_func>
 8007452:	6922      	ldr	r2, [r4, #16]
 8007454:	f104 010c 	add.w	r1, r4, #12
 8007458:	3202      	adds	r2, #2
 800745a:	0092      	lsls	r2, r2, #2
 800745c:	300c      	adds	r0, #12
 800745e:	f7ff ff83 	bl	8007368 <memcpy>
 8007462:	4621      	mov	r1, r4
 8007464:	4638      	mov	r0, r7
 8007466:	f7ff ffbe 	bl	80073e6 <_Bfree>
 800746a:	4644      	mov	r4, r8
 800746c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007470:	3501      	adds	r5, #1
 8007472:	615e      	str	r6, [r3, #20]
 8007474:	6125      	str	r5, [r4, #16]
 8007476:	4620      	mov	r0, r4
 8007478:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800747c:	0800a66b 	.word	0x0800a66b
 8007480:	0800a6d7 	.word	0x0800a6d7

08007484 <__hi0bits>:
 8007484:	0c02      	lsrs	r2, r0, #16
 8007486:	0412      	lsls	r2, r2, #16
 8007488:	4603      	mov	r3, r0
 800748a:	b9ca      	cbnz	r2, 80074c0 <__hi0bits+0x3c>
 800748c:	0403      	lsls	r3, r0, #16
 800748e:	2010      	movs	r0, #16
 8007490:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8007494:	bf04      	itt	eq
 8007496:	021b      	lsleq	r3, r3, #8
 8007498:	3008      	addeq	r0, #8
 800749a:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800749e:	bf04      	itt	eq
 80074a0:	011b      	lsleq	r3, r3, #4
 80074a2:	3004      	addeq	r0, #4
 80074a4:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80074a8:	bf04      	itt	eq
 80074aa:	009b      	lsleq	r3, r3, #2
 80074ac:	3002      	addeq	r0, #2
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	db05      	blt.n	80074be <__hi0bits+0x3a>
 80074b2:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 80074b6:	f100 0001 	add.w	r0, r0, #1
 80074ba:	bf08      	it	eq
 80074bc:	2020      	moveq	r0, #32
 80074be:	4770      	bx	lr
 80074c0:	2000      	movs	r0, #0
 80074c2:	e7e5      	b.n	8007490 <__hi0bits+0xc>

080074c4 <__lo0bits>:
 80074c4:	6803      	ldr	r3, [r0, #0]
 80074c6:	4602      	mov	r2, r0
 80074c8:	f013 0007 	ands.w	r0, r3, #7
 80074cc:	d00b      	beq.n	80074e6 <__lo0bits+0x22>
 80074ce:	07d9      	lsls	r1, r3, #31
 80074d0:	d421      	bmi.n	8007516 <__lo0bits+0x52>
 80074d2:	0798      	lsls	r0, r3, #30
 80074d4:	bf49      	itett	mi
 80074d6:	085b      	lsrmi	r3, r3, #1
 80074d8:	089b      	lsrpl	r3, r3, #2
 80074da:	2001      	movmi	r0, #1
 80074dc:	6013      	strmi	r3, [r2, #0]
 80074de:	bf5c      	itt	pl
 80074e0:	2002      	movpl	r0, #2
 80074e2:	6013      	strpl	r3, [r2, #0]
 80074e4:	4770      	bx	lr
 80074e6:	b299      	uxth	r1, r3
 80074e8:	b909      	cbnz	r1, 80074ee <__lo0bits+0x2a>
 80074ea:	2010      	movs	r0, #16
 80074ec:	0c1b      	lsrs	r3, r3, #16
 80074ee:	b2d9      	uxtb	r1, r3
 80074f0:	b909      	cbnz	r1, 80074f6 <__lo0bits+0x32>
 80074f2:	3008      	adds	r0, #8
 80074f4:	0a1b      	lsrs	r3, r3, #8
 80074f6:	0719      	lsls	r1, r3, #28
 80074f8:	bf04      	itt	eq
 80074fa:	091b      	lsreq	r3, r3, #4
 80074fc:	3004      	addeq	r0, #4
 80074fe:	0799      	lsls	r1, r3, #30
 8007500:	bf04      	itt	eq
 8007502:	089b      	lsreq	r3, r3, #2
 8007504:	3002      	addeq	r0, #2
 8007506:	07d9      	lsls	r1, r3, #31
 8007508:	d403      	bmi.n	8007512 <__lo0bits+0x4e>
 800750a:	085b      	lsrs	r3, r3, #1
 800750c:	f100 0001 	add.w	r0, r0, #1
 8007510:	d003      	beq.n	800751a <__lo0bits+0x56>
 8007512:	6013      	str	r3, [r2, #0]
 8007514:	4770      	bx	lr
 8007516:	2000      	movs	r0, #0
 8007518:	4770      	bx	lr
 800751a:	2020      	movs	r0, #32
 800751c:	4770      	bx	lr
	...

08007520 <__i2b>:
 8007520:	b510      	push	{r4, lr}
 8007522:	460c      	mov	r4, r1
 8007524:	2101      	movs	r1, #1
 8007526:	f7ff ff39 	bl	800739c <_Balloc>
 800752a:	4602      	mov	r2, r0
 800752c:	b928      	cbnz	r0, 800753a <__i2b+0x1a>
 800752e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8007532:	4b04      	ldr	r3, [pc, #16]	; (8007544 <__i2b+0x24>)
 8007534:	4804      	ldr	r0, [pc, #16]	; (8007548 <__i2b+0x28>)
 8007536:	f002 fa35 	bl	80099a4 <__assert_func>
 800753a:	2301      	movs	r3, #1
 800753c:	6144      	str	r4, [r0, #20]
 800753e:	6103      	str	r3, [r0, #16]
 8007540:	bd10      	pop	{r4, pc}
 8007542:	bf00      	nop
 8007544:	0800a66b 	.word	0x0800a66b
 8007548:	0800a6d7 	.word	0x0800a6d7

0800754c <__multiply>:
 800754c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007550:	4691      	mov	r9, r2
 8007552:	690a      	ldr	r2, [r1, #16]
 8007554:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007558:	460c      	mov	r4, r1
 800755a:	429a      	cmp	r2, r3
 800755c:	bfbe      	ittt	lt
 800755e:	460b      	movlt	r3, r1
 8007560:	464c      	movlt	r4, r9
 8007562:	4699      	movlt	r9, r3
 8007564:	6927      	ldr	r7, [r4, #16]
 8007566:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800756a:	68a3      	ldr	r3, [r4, #8]
 800756c:	6861      	ldr	r1, [r4, #4]
 800756e:	eb07 060a 	add.w	r6, r7, sl
 8007572:	42b3      	cmp	r3, r6
 8007574:	b085      	sub	sp, #20
 8007576:	bfb8      	it	lt
 8007578:	3101      	addlt	r1, #1
 800757a:	f7ff ff0f 	bl	800739c <_Balloc>
 800757e:	b930      	cbnz	r0, 800758e <__multiply+0x42>
 8007580:	4602      	mov	r2, r0
 8007582:	f240 115d 	movw	r1, #349	; 0x15d
 8007586:	4b43      	ldr	r3, [pc, #268]	; (8007694 <__multiply+0x148>)
 8007588:	4843      	ldr	r0, [pc, #268]	; (8007698 <__multiply+0x14c>)
 800758a:	f002 fa0b 	bl	80099a4 <__assert_func>
 800758e:	f100 0514 	add.w	r5, r0, #20
 8007592:	462b      	mov	r3, r5
 8007594:	2200      	movs	r2, #0
 8007596:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800759a:	4543      	cmp	r3, r8
 800759c:	d321      	bcc.n	80075e2 <__multiply+0x96>
 800759e:	f104 0314 	add.w	r3, r4, #20
 80075a2:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80075a6:	f109 0314 	add.w	r3, r9, #20
 80075aa:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80075ae:	9202      	str	r2, [sp, #8]
 80075b0:	1b3a      	subs	r2, r7, r4
 80075b2:	3a15      	subs	r2, #21
 80075b4:	f022 0203 	bic.w	r2, r2, #3
 80075b8:	3204      	adds	r2, #4
 80075ba:	f104 0115 	add.w	r1, r4, #21
 80075be:	428f      	cmp	r7, r1
 80075c0:	bf38      	it	cc
 80075c2:	2204      	movcc	r2, #4
 80075c4:	9201      	str	r2, [sp, #4]
 80075c6:	9a02      	ldr	r2, [sp, #8]
 80075c8:	9303      	str	r3, [sp, #12]
 80075ca:	429a      	cmp	r2, r3
 80075cc:	d80c      	bhi.n	80075e8 <__multiply+0x9c>
 80075ce:	2e00      	cmp	r6, #0
 80075d0:	dd03      	ble.n	80075da <__multiply+0x8e>
 80075d2:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d059      	beq.n	800768e <__multiply+0x142>
 80075da:	6106      	str	r6, [r0, #16]
 80075dc:	b005      	add	sp, #20
 80075de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80075e2:	f843 2b04 	str.w	r2, [r3], #4
 80075e6:	e7d8      	b.n	800759a <__multiply+0x4e>
 80075e8:	f8b3 a000 	ldrh.w	sl, [r3]
 80075ec:	f1ba 0f00 	cmp.w	sl, #0
 80075f0:	d023      	beq.n	800763a <__multiply+0xee>
 80075f2:	46a9      	mov	r9, r5
 80075f4:	f04f 0c00 	mov.w	ip, #0
 80075f8:	f104 0e14 	add.w	lr, r4, #20
 80075fc:	f85e 2b04 	ldr.w	r2, [lr], #4
 8007600:	f8d9 1000 	ldr.w	r1, [r9]
 8007604:	fa1f fb82 	uxth.w	fp, r2
 8007608:	b289      	uxth	r1, r1
 800760a:	fb0a 110b 	mla	r1, sl, fp, r1
 800760e:	4461      	add	r1, ip
 8007610:	f8d9 c000 	ldr.w	ip, [r9]
 8007614:	0c12      	lsrs	r2, r2, #16
 8007616:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800761a:	fb0a c202 	mla	r2, sl, r2, ip
 800761e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8007622:	b289      	uxth	r1, r1
 8007624:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007628:	4577      	cmp	r7, lr
 800762a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800762e:	f849 1b04 	str.w	r1, [r9], #4
 8007632:	d8e3      	bhi.n	80075fc <__multiply+0xb0>
 8007634:	9a01      	ldr	r2, [sp, #4]
 8007636:	f845 c002 	str.w	ip, [r5, r2]
 800763a:	9a03      	ldr	r2, [sp, #12]
 800763c:	3304      	adds	r3, #4
 800763e:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8007642:	f1b9 0f00 	cmp.w	r9, #0
 8007646:	d020      	beq.n	800768a <__multiply+0x13e>
 8007648:	46ae      	mov	lr, r5
 800764a:	f04f 0a00 	mov.w	sl, #0
 800764e:	6829      	ldr	r1, [r5, #0]
 8007650:	f104 0c14 	add.w	ip, r4, #20
 8007654:	f8bc b000 	ldrh.w	fp, [ip]
 8007658:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800765c:	b289      	uxth	r1, r1
 800765e:	fb09 220b 	mla	r2, r9, fp, r2
 8007662:	4492      	add	sl, r2
 8007664:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8007668:	f84e 1b04 	str.w	r1, [lr], #4
 800766c:	f85c 2b04 	ldr.w	r2, [ip], #4
 8007670:	f8be 1000 	ldrh.w	r1, [lr]
 8007674:	0c12      	lsrs	r2, r2, #16
 8007676:	fb09 1102 	mla	r1, r9, r2, r1
 800767a:	4567      	cmp	r7, ip
 800767c:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8007680:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007684:	d8e6      	bhi.n	8007654 <__multiply+0x108>
 8007686:	9a01      	ldr	r2, [sp, #4]
 8007688:	50a9      	str	r1, [r5, r2]
 800768a:	3504      	adds	r5, #4
 800768c:	e79b      	b.n	80075c6 <__multiply+0x7a>
 800768e:	3e01      	subs	r6, #1
 8007690:	e79d      	b.n	80075ce <__multiply+0x82>
 8007692:	bf00      	nop
 8007694:	0800a66b 	.word	0x0800a66b
 8007698:	0800a6d7 	.word	0x0800a6d7

0800769c <__pow5mult>:
 800769c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80076a0:	4615      	mov	r5, r2
 80076a2:	f012 0203 	ands.w	r2, r2, #3
 80076a6:	4606      	mov	r6, r0
 80076a8:	460f      	mov	r7, r1
 80076aa:	d007      	beq.n	80076bc <__pow5mult+0x20>
 80076ac:	4c1a      	ldr	r4, [pc, #104]	; (8007718 <__pow5mult+0x7c>)
 80076ae:	3a01      	subs	r2, #1
 80076b0:	2300      	movs	r3, #0
 80076b2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80076b6:	f7ff fe9f 	bl	80073f8 <__multadd>
 80076ba:	4607      	mov	r7, r0
 80076bc:	10ad      	asrs	r5, r5, #2
 80076be:	d027      	beq.n	8007710 <__pow5mult+0x74>
 80076c0:	6cb4      	ldr	r4, [r6, #72]	; 0x48
 80076c2:	b944      	cbnz	r4, 80076d6 <__pow5mult+0x3a>
 80076c4:	f240 2171 	movw	r1, #625	; 0x271
 80076c8:	4630      	mov	r0, r6
 80076ca:	f7ff ff29 	bl	8007520 <__i2b>
 80076ce:	2300      	movs	r3, #0
 80076d0:	4604      	mov	r4, r0
 80076d2:	64b0      	str	r0, [r6, #72]	; 0x48
 80076d4:	6003      	str	r3, [r0, #0]
 80076d6:	f04f 0900 	mov.w	r9, #0
 80076da:	07eb      	lsls	r3, r5, #31
 80076dc:	d50a      	bpl.n	80076f4 <__pow5mult+0x58>
 80076de:	4639      	mov	r1, r7
 80076e0:	4622      	mov	r2, r4
 80076e2:	4630      	mov	r0, r6
 80076e4:	f7ff ff32 	bl	800754c <__multiply>
 80076e8:	4680      	mov	r8, r0
 80076ea:	4639      	mov	r1, r7
 80076ec:	4630      	mov	r0, r6
 80076ee:	f7ff fe7a 	bl	80073e6 <_Bfree>
 80076f2:	4647      	mov	r7, r8
 80076f4:	106d      	asrs	r5, r5, #1
 80076f6:	d00b      	beq.n	8007710 <__pow5mult+0x74>
 80076f8:	6820      	ldr	r0, [r4, #0]
 80076fa:	b938      	cbnz	r0, 800770c <__pow5mult+0x70>
 80076fc:	4622      	mov	r2, r4
 80076fe:	4621      	mov	r1, r4
 8007700:	4630      	mov	r0, r6
 8007702:	f7ff ff23 	bl	800754c <__multiply>
 8007706:	6020      	str	r0, [r4, #0]
 8007708:	f8c0 9000 	str.w	r9, [r0]
 800770c:	4604      	mov	r4, r0
 800770e:	e7e4      	b.n	80076da <__pow5mult+0x3e>
 8007710:	4638      	mov	r0, r7
 8007712:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007716:	bf00      	nop
 8007718:	0800a828 	.word	0x0800a828

0800771c <__lshift>:
 800771c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007720:	460c      	mov	r4, r1
 8007722:	4607      	mov	r7, r0
 8007724:	4691      	mov	r9, r2
 8007726:	6923      	ldr	r3, [r4, #16]
 8007728:	6849      	ldr	r1, [r1, #4]
 800772a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800772e:	68a3      	ldr	r3, [r4, #8]
 8007730:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007734:	f108 0601 	add.w	r6, r8, #1
 8007738:	42b3      	cmp	r3, r6
 800773a:	db0b      	blt.n	8007754 <__lshift+0x38>
 800773c:	4638      	mov	r0, r7
 800773e:	f7ff fe2d 	bl	800739c <_Balloc>
 8007742:	4605      	mov	r5, r0
 8007744:	b948      	cbnz	r0, 800775a <__lshift+0x3e>
 8007746:	4602      	mov	r2, r0
 8007748:	f240 11d9 	movw	r1, #473	; 0x1d9
 800774c:	4b29      	ldr	r3, [pc, #164]	; (80077f4 <__lshift+0xd8>)
 800774e:	482a      	ldr	r0, [pc, #168]	; (80077f8 <__lshift+0xdc>)
 8007750:	f002 f928 	bl	80099a4 <__assert_func>
 8007754:	3101      	adds	r1, #1
 8007756:	005b      	lsls	r3, r3, #1
 8007758:	e7ee      	b.n	8007738 <__lshift+0x1c>
 800775a:	2300      	movs	r3, #0
 800775c:	f100 0114 	add.w	r1, r0, #20
 8007760:	f100 0210 	add.w	r2, r0, #16
 8007764:	4618      	mov	r0, r3
 8007766:	4553      	cmp	r3, sl
 8007768:	db37      	blt.n	80077da <__lshift+0xbe>
 800776a:	6920      	ldr	r0, [r4, #16]
 800776c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007770:	f104 0314 	add.w	r3, r4, #20
 8007774:	f019 091f 	ands.w	r9, r9, #31
 8007778:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800777c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8007780:	d02f      	beq.n	80077e2 <__lshift+0xc6>
 8007782:	468a      	mov	sl, r1
 8007784:	f04f 0c00 	mov.w	ip, #0
 8007788:	f1c9 0e20 	rsb	lr, r9, #32
 800778c:	681a      	ldr	r2, [r3, #0]
 800778e:	fa02 f209 	lsl.w	r2, r2, r9
 8007792:	ea42 020c 	orr.w	r2, r2, ip
 8007796:	f84a 2b04 	str.w	r2, [sl], #4
 800779a:	f853 2b04 	ldr.w	r2, [r3], #4
 800779e:	4298      	cmp	r0, r3
 80077a0:	fa22 fc0e 	lsr.w	ip, r2, lr
 80077a4:	d8f2      	bhi.n	800778c <__lshift+0x70>
 80077a6:	1b03      	subs	r3, r0, r4
 80077a8:	3b15      	subs	r3, #21
 80077aa:	f023 0303 	bic.w	r3, r3, #3
 80077ae:	3304      	adds	r3, #4
 80077b0:	f104 0215 	add.w	r2, r4, #21
 80077b4:	4290      	cmp	r0, r2
 80077b6:	bf38      	it	cc
 80077b8:	2304      	movcc	r3, #4
 80077ba:	f841 c003 	str.w	ip, [r1, r3]
 80077be:	f1bc 0f00 	cmp.w	ip, #0
 80077c2:	d001      	beq.n	80077c8 <__lshift+0xac>
 80077c4:	f108 0602 	add.w	r6, r8, #2
 80077c8:	3e01      	subs	r6, #1
 80077ca:	4638      	mov	r0, r7
 80077cc:	4621      	mov	r1, r4
 80077ce:	612e      	str	r6, [r5, #16]
 80077d0:	f7ff fe09 	bl	80073e6 <_Bfree>
 80077d4:	4628      	mov	r0, r5
 80077d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80077da:	f842 0f04 	str.w	r0, [r2, #4]!
 80077de:	3301      	adds	r3, #1
 80077e0:	e7c1      	b.n	8007766 <__lshift+0x4a>
 80077e2:	3904      	subs	r1, #4
 80077e4:	f853 2b04 	ldr.w	r2, [r3], #4
 80077e8:	4298      	cmp	r0, r3
 80077ea:	f841 2f04 	str.w	r2, [r1, #4]!
 80077ee:	d8f9      	bhi.n	80077e4 <__lshift+0xc8>
 80077f0:	e7ea      	b.n	80077c8 <__lshift+0xac>
 80077f2:	bf00      	nop
 80077f4:	0800a66b 	.word	0x0800a66b
 80077f8:	0800a6d7 	.word	0x0800a6d7

080077fc <__mcmp>:
 80077fc:	4603      	mov	r3, r0
 80077fe:	690a      	ldr	r2, [r1, #16]
 8007800:	6900      	ldr	r0, [r0, #16]
 8007802:	b530      	push	{r4, r5, lr}
 8007804:	1a80      	subs	r0, r0, r2
 8007806:	d10d      	bne.n	8007824 <__mcmp+0x28>
 8007808:	3314      	adds	r3, #20
 800780a:	3114      	adds	r1, #20
 800780c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007810:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007814:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007818:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800781c:	4295      	cmp	r5, r2
 800781e:	d002      	beq.n	8007826 <__mcmp+0x2a>
 8007820:	d304      	bcc.n	800782c <__mcmp+0x30>
 8007822:	2001      	movs	r0, #1
 8007824:	bd30      	pop	{r4, r5, pc}
 8007826:	42a3      	cmp	r3, r4
 8007828:	d3f4      	bcc.n	8007814 <__mcmp+0x18>
 800782a:	e7fb      	b.n	8007824 <__mcmp+0x28>
 800782c:	f04f 30ff 	mov.w	r0, #4294967295
 8007830:	e7f8      	b.n	8007824 <__mcmp+0x28>
	...

08007834 <__mdiff>:
 8007834:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007838:	460d      	mov	r5, r1
 800783a:	4607      	mov	r7, r0
 800783c:	4611      	mov	r1, r2
 800783e:	4628      	mov	r0, r5
 8007840:	4614      	mov	r4, r2
 8007842:	f7ff ffdb 	bl	80077fc <__mcmp>
 8007846:	1e06      	subs	r6, r0, #0
 8007848:	d111      	bne.n	800786e <__mdiff+0x3a>
 800784a:	4631      	mov	r1, r6
 800784c:	4638      	mov	r0, r7
 800784e:	f7ff fda5 	bl	800739c <_Balloc>
 8007852:	4602      	mov	r2, r0
 8007854:	b928      	cbnz	r0, 8007862 <__mdiff+0x2e>
 8007856:	f240 2132 	movw	r1, #562	; 0x232
 800785a:	4b3a      	ldr	r3, [pc, #232]	; (8007944 <__mdiff+0x110>)
 800785c:	483a      	ldr	r0, [pc, #232]	; (8007948 <__mdiff+0x114>)
 800785e:	f002 f8a1 	bl	80099a4 <__assert_func>
 8007862:	2301      	movs	r3, #1
 8007864:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8007868:	4610      	mov	r0, r2
 800786a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800786e:	bfa4      	itt	ge
 8007870:	4623      	movge	r3, r4
 8007872:	462c      	movge	r4, r5
 8007874:	4638      	mov	r0, r7
 8007876:	6861      	ldr	r1, [r4, #4]
 8007878:	bfa6      	itte	ge
 800787a:	461d      	movge	r5, r3
 800787c:	2600      	movge	r6, #0
 800787e:	2601      	movlt	r6, #1
 8007880:	f7ff fd8c 	bl	800739c <_Balloc>
 8007884:	4602      	mov	r2, r0
 8007886:	b918      	cbnz	r0, 8007890 <__mdiff+0x5c>
 8007888:	f44f 7110 	mov.w	r1, #576	; 0x240
 800788c:	4b2d      	ldr	r3, [pc, #180]	; (8007944 <__mdiff+0x110>)
 800788e:	e7e5      	b.n	800785c <__mdiff+0x28>
 8007890:	f102 0814 	add.w	r8, r2, #20
 8007894:	46c2      	mov	sl, r8
 8007896:	f04f 0c00 	mov.w	ip, #0
 800789a:	6927      	ldr	r7, [r4, #16]
 800789c:	60c6      	str	r6, [r0, #12]
 800789e:	692e      	ldr	r6, [r5, #16]
 80078a0:	f104 0014 	add.w	r0, r4, #20
 80078a4:	f105 0914 	add.w	r9, r5, #20
 80078a8:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 80078ac:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80078b0:	3410      	adds	r4, #16
 80078b2:	f854 bf04 	ldr.w	fp, [r4, #4]!
 80078b6:	f859 3b04 	ldr.w	r3, [r9], #4
 80078ba:	fa1f f18b 	uxth.w	r1, fp
 80078be:	448c      	add	ip, r1
 80078c0:	b299      	uxth	r1, r3
 80078c2:	0c1b      	lsrs	r3, r3, #16
 80078c4:	ebac 0101 	sub.w	r1, ip, r1
 80078c8:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80078cc:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80078d0:	b289      	uxth	r1, r1
 80078d2:	ea4f 4c23 	mov.w	ip, r3, asr #16
 80078d6:	454e      	cmp	r6, r9
 80078d8:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80078dc:	f84a 3b04 	str.w	r3, [sl], #4
 80078e0:	d8e7      	bhi.n	80078b2 <__mdiff+0x7e>
 80078e2:	1b73      	subs	r3, r6, r5
 80078e4:	3b15      	subs	r3, #21
 80078e6:	f023 0303 	bic.w	r3, r3, #3
 80078ea:	3515      	adds	r5, #21
 80078ec:	3304      	adds	r3, #4
 80078ee:	42ae      	cmp	r6, r5
 80078f0:	bf38      	it	cc
 80078f2:	2304      	movcc	r3, #4
 80078f4:	4418      	add	r0, r3
 80078f6:	4443      	add	r3, r8
 80078f8:	461e      	mov	r6, r3
 80078fa:	4605      	mov	r5, r0
 80078fc:	4575      	cmp	r5, lr
 80078fe:	d30e      	bcc.n	800791e <__mdiff+0xea>
 8007900:	f10e 0103 	add.w	r1, lr, #3
 8007904:	1a09      	subs	r1, r1, r0
 8007906:	f021 0103 	bic.w	r1, r1, #3
 800790a:	3803      	subs	r0, #3
 800790c:	4586      	cmp	lr, r0
 800790e:	bf38      	it	cc
 8007910:	2100      	movcc	r1, #0
 8007912:	4419      	add	r1, r3
 8007914:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8007918:	b18b      	cbz	r3, 800793e <__mdiff+0x10a>
 800791a:	6117      	str	r7, [r2, #16]
 800791c:	e7a4      	b.n	8007868 <__mdiff+0x34>
 800791e:	f855 8b04 	ldr.w	r8, [r5], #4
 8007922:	fa1f f188 	uxth.w	r1, r8
 8007926:	4461      	add	r1, ip
 8007928:	140c      	asrs	r4, r1, #16
 800792a:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800792e:	b289      	uxth	r1, r1
 8007930:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8007934:	ea4f 4c24 	mov.w	ip, r4, asr #16
 8007938:	f846 1b04 	str.w	r1, [r6], #4
 800793c:	e7de      	b.n	80078fc <__mdiff+0xc8>
 800793e:	3f01      	subs	r7, #1
 8007940:	e7e8      	b.n	8007914 <__mdiff+0xe0>
 8007942:	bf00      	nop
 8007944:	0800a66b 	.word	0x0800a66b
 8007948:	0800a6d7 	.word	0x0800a6d7

0800794c <__d2b>:
 800794c:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8007950:	2101      	movs	r1, #1
 8007952:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 8007956:	4690      	mov	r8, r2
 8007958:	461d      	mov	r5, r3
 800795a:	f7ff fd1f 	bl	800739c <_Balloc>
 800795e:	4604      	mov	r4, r0
 8007960:	b930      	cbnz	r0, 8007970 <__d2b+0x24>
 8007962:	4602      	mov	r2, r0
 8007964:	f240 310a 	movw	r1, #778	; 0x30a
 8007968:	4b24      	ldr	r3, [pc, #144]	; (80079fc <__d2b+0xb0>)
 800796a:	4825      	ldr	r0, [pc, #148]	; (8007a00 <__d2b+0xb4>)
 800796c:	f002 f81a 	bl	80099a4 <__assert_func>
 8007970:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8007974:	f3c5 550a 	ubfx	r5, r5, #20, #11
 8007978:	bb2d      	cbnz	r5, 80079c6 <__d2b+0x7a>
 800797a:	9301      	str	r3, [sp, #4]
 800797c:	f1b8 0300 	subs.w	r3, r8, #0
 8007980:	d026      	beq.n	80079d0 <__d2b+0x84>
 8007982:	4668      	mov	r0, sp
 8007984:	9300      	str	r3, [sp, #0]
 8007986:	f7ff fd9d 	bl	80074c4 <__lo0bits>
 800798a:	9900      	ldr	r1, [sp, #0]
 800798c:	b1f0      	cbz	r0, 80079cc <__d2b+0x80>
 800798e:	9a01      	ldr	r2, [sp, #4]
 8007990:	f1c0 0320 	rsb	r3, r0, #32
 8007994:	fa02 f303 	lsl.w	r3, r2, r3
 8007998:	430b      	orrs	r3, r1
 800799a:	40c2      	lsrs	r2, r0
 800799c:	6163      	str	r3, [r4, #20]
 800799e:	9201      	str	r2, [sp, #4]
 80079a0:	9b01      	ldr	r3, [sp, #4]
 80079a2:	2b00      	cmp	r3, #0
 80079a4:	bf14      	ite	ne
 80079a6:	2102      	movne	r1, #2
 80079a8:	2101      	moveq	r1, #1
 80079aa:	61a3      	str	r3, [r4, #24]
 80079ac:	6121      	str	r1, [r4, #16]
 80079ae:	b1c5      	cbz	r5, 80079e2 <__d2b+0x96>
 80079b0:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80079b4:	4405      	add	r5, r0
 80079b6:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80079ba:	603d      	str	r5, [r7, #0]
 80079bc:	6030      	str	r0, [r6, #0]
 80079be:	4620      	mov	r0, r4
 80079c0:	b002      	add	sp, #8
 80079c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80079c6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80079ca:	e7d6      	b.n	800797a <__d2b+0x2e>
 80079cc:	6161      	str	r1, [r4, #20]
 80079ce:	e7e7      	b.n	80079a0 <__d2b+0x54>
 80079d0:	a801      	add	r0, sp, #4
 80079d2:	f7ff fd77 	bl	80074c4 <__lo0bits>
 80079d6:	2101      	movs	r1, #1
 80079d8:	9b01      	ldr	r3, [sp, #4]
 80079da:	6121      	str	r1, [r4, #16]
 80079dc:	6163      	str	r3, [r4, #20]
 80079de:	3020      	adds	r0, #32
 80079e0:	e7e5      	b.n	80079ae <__d2b+0x62>
 80079e2:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 80079e6:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80079ea:	6038      	str	r0, [r7, #0]
 80079ec:	6918      	ldr	r0, [r3, #16]
 80079ee:	f7ff fd49 	bl	8007484 <__hi0bits>
 80079f2:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 80079f6:	6031      	str	r1, [r6, #0]
 80079f8:	e7e1      	b.n	80079be <__d2b+0x72>
 80079fa:	bf00      	nop
 80079fc:	0800a66b 	.word	0x0800a66b
 8007a00:	0800a6d7 	.word	0x0800a6d7

08007a04 <frexp>:
 8007a04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a06:	4617      	mov	r7, r2
 8007a08:	2200      	movs	r2, #0
 8007a0a:	603a      	str	r2, [r7, #0]
 8007a0c:	4a14      	ldr	r2, [pc, #80]	; (8007a60 <frexp+0x5c>)
 8007a0e:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8007a12:	4296      	cmp	r6, r2
 8007a14:	4604      	mov	r4, r0
 8007a16:	460d      	mov	r5, r1
 8007a18:	460b      	mov	r3, r1
 8007a1a:	dc1e      	bgt.n	8007a5a <frexp+0x56>
 8007a1c:	4602      	mov	r2, r0
 8007a1e:	4332      	orrs	r2, r6
 8007a20:	d01b      	beq.n	8007a5a <frexp+0x56>
 8007a22:	4a10      	ldr	r2, [pc, #64]	; (8007a64 <frexp+0x60>)
 8007a24:	400a      	ands	r2, r1
 8007a26:	b952      	cbnz	r2, 8007a3e <frexp+0x3a>
 8007a28:	2200      	movs	r2, #0
 8007a2a:	4b0f      	ldr	r3, [pc, #60]	; (8007a68 <frexp+0x64>)
 8007a2c:	f7f8 fdc0 	bl	80005b0 <__aeabi_dmul>
 8007a30:	f06f 0235 	mvn.w	r2, #53	; 0x35
 8007a34:	4604      	mov	r4, r0
 8007a36:	460b      	mov	r3, r1
 8007a38:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8007a3c:	603a      	str	r2, [r7, #0]
 8007a3e:	683a      	ldr	r2, [r7, #0]
 8007a40:	1536      	asrs	r6, r6, #20
 8007a42:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8007a46:	f2a6 36fe 	subw	r6, r6, #1022	; 0x3fe
 8007a4a:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8007a4e:	4416      	add	r6, r2
 8007a50:	f043 557f 	orr.w	r5, r3, #1069547520	; 0x3fc00000
 8007a54:	603e      	str	r6, [r7, #0]
 8007a56:	f445 1500 	orr.w	r5, r5, #2097152	; 0x200000
 8007a5a:	4620      	mov	r0, r4
 8007a5c:	4629      	mov	r1, r5
 8007a5e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007a60:	7fefffff 	.word	0x7fefffff
 8007a64:	7ff00000 	.word	0x7ff00000
 8007a68:	43500000 	.word	0x43500000

08007a6c <_sbrk_r>:
 8007a6c:	b538      	push	{r3, r4, r5, lr}
 8007a6e:	2300      	movs	r3, #0
 8007a70:	4d05      	ldr	r5, [pc, #20]	; (8007a88 <_sbrk_r+0x1c>)
 8007a72:	4604      	mov	r4, r0
 8007a74:	4608      	mov	r0, r1
 8007a76:	602b      	str	r3, [r5, #0]
 8007a78:	f7f9 fd3c 	bl	80014f4 <_sbrk>
 8007a7c:	1c43      	adds	r3, r0, #1
 8007a7e:	d102      	bne.n	8007a86 <_sbrk_r+0x1a>
 8007a80:	682b      	ldr	r3, [r5, #0]
 8007a82:	b103      	cbz	r3, 8007a86 <_sbrk_r+0x1a>
 8007a84:	6023      	str	r3, [r4, #0]
 8007a86:	bd38      	pop	{r3, r4, r5, pc}
 8007a88:	20000e64 	.word	0x20000e64

08007a8c <__sread>:
 8007a8c:	b510      	push	{r4, lr}
 8007a8e:	460c      	mov	r4, r1
 8007a90:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007a94:	f002 fa6c 	bl	8009f70 <_read_r>
 8007a98:	2800      	cmp	r0, #0
 8007a9a:	bfab      	itete	ge
 8007a9c:	6d23      	ldrge	r3, [r4, #80]	; 0x50
 8007a9e:	89a3      	ldrhlt	r3, [r4, #12]
 8007aa0:	181b      	addge	r3, r3, r0
 8007aa2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007aa6:	bfac      	ite	ge
 8007aa8:	6523      	strge	r3, [r4, #80]	; 0x50
 8007aaa:	81a3      	strhlt	r3, [r4, #12]
 8007aac:	bd10      	pop	{r4, pc}

08007aae <__swrite>:
 8007aae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007ab2:	461f      	mov	r7, r3
 8007ab4:	898b      	ldrh	r3, [r1, #12]
 8007ab6:	4605      	mov	r5, r0
 8007ab8:	05db      	lsls	r3, r3, #23
 8007aba:	460c      	mov	r4, r1
 8007abc:	4616      	mov	r6, r2
 8007abe:	d505      	bpl.n	8007acc <__swrite+0x1e>
 8007ac0:	2302      	movs	r3, #2
 8007ac2:	2200      	movs	r2, #0
 8007ac4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007ac8:	f002 fa14 	bl	8009ef4 <_lseek_r>
 8007acc:	89a3      	ldrh	r3, [r4, #12]
 8007ace:	4632      	mov	r2, r6
 8007ad0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007ad4:	81a3      	strh	r3, [r4, #12]
 8007ad6:	4628      	mov	r0, r5
 8007ad8:	463b      	mov	r3, r7
 8007ada:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007ade:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007ae2:	f001 bf0b 	b.w	80098fc <_write_r>

08007ae6 <__sseek>:
 8007ae6:	b510      	push	{r4, lr}
 8007ae8:	460c      	mov	r4, r1
 8007aea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007aee:	f002 fa01 	bl	8009ef4 <_lseek_r>
 8007af2:	1c43      	adds	r3, r0, #1
 8007af4:	89a3      	ldrh	r3, [r4, #12]
 8007af6:	bf15      	itete	ne
 8007af8:	6520      	strne	r0, [r4, #80]	; 0x50
 8007afa:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007afe:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007b02:	81a3      	strheq	r3, [r4, #12]
 8007b04:	bf18      	it	ne
 8007b06:	81a3      	strhne	r3, [r4, #12]
 8007b08:	bd10      	pop	{r4, pc}

08007b0a <__sclose>:
 8007b0a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b0e:	f001 bf9d 	b.w	8009a4c <_close_r>

08007b12 <strncpy>:
 8007b12:	4603      	mov	r3, r0
 8007b14:	b510      	push	{r4, lr}
 8007b16:	3901      	subs	r1, #1
 8007b18:	b132      	cbz	r2, 8007b28 <strncpy+0x16>
 8007b1a:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8007b1e:	3a01      	subs	r2, #1
 8007b20:	f803 4b01 	strb.w	r4, [r3], #1
 8007b24:	2c00      	cmp	r4, #0
 8007b26:	d1f7      	bne.n	8007b18 <strncpy+0x6>
 8007b28:	2100      	movs	r1, #0
 8007b2a:	441a      	add	r2, r3
 8007b2c:	4293      	cmp	r3, r2
 8007b2e:	d100      	bne.n	8007b32 <strncpy+0x20>
 8007b30:	bd10      	pop	{r4, pc}
 8007b32:	f803 1b01 	strb.w	r1, [r3], #1
 8007b36:	e7f9      	b.n	8007b2c <strncpy+0x1a>

08007b38 <_svfprintf_r>:
 8007b38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b3c:	b0d3      	sub	sp, #332	; 0x14c
 8007b3e:	468b      	mov	fp, r1
 8007b40:	4692      	mov	sl, r2
 8007b42:	461e      	mov	r6, r3
 8007b44:	4681      	mov	r9, r0
 8007b46:	f7ff f951 	bl	8006dec <_localeconv_r>
 8007b4a:	6803      	ldr	r3, [r0, #0]
 8007b4c:	4618      	mov	r0, r3
 8007b4e:	9317      	str	r3, [sp, #92]	; 0x5c
 8007b50:	f7f8 fb6a 	bl	8000228 <strlen>
 8007b54:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8007b58:	9012      	str	r0, [sp, #72]	; 0x48
 8007b5a:	0618      	lsls	r0, r3, #24
 8007b5c:	d518      	bpl.n	8007b90 <_svfprintf_r+0x58>
 8007b5e:	f8db 3010 	ldr.w	r3, [fp, #16]
 8007b62:	b9ab      	cbnz	r3, 8007b90 <_svfprintf_r+0x58>
 8007b64:	2140      	movs	r1, #64	; 0x40
 8007b66:	4648      	mov	r0, r9
 8007b68:	f7ff f9b4 	bl	8006ed4 <_malloc_r>
 8007b6c:	f8cb 0000 	str.w	r0, [fp]
 8007b70:	f8cb 0010 	str.w	r0, [fp, #16]
 8007b74:	b948      	cbnz	r0, 8007b8a <_svfprintf_r+0x52>
 8007b76:	230c      	movs	r3, #12
 8007b78:	f8c9 3000 	str.w	r3, [r9]
 8007b7c:	f04f 33ff 	mov.w	r3, #4294967295
 8007b80:	930f      	str	r3, [sp, #60]	; 0x3c
 8007b82:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8007b84:	b053      	add	sp, #332	; 0x14c
 8007b86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b8a:	2340      	movs	r3, #64	; 0x40
 8007b8c:	f8cb 3014 	str.w	r3, [fp, #20]
 8007b90:	2500      	movs	r5, #0
 8007b92:	2200      	movs	r2, #0
 8007b94:	2300      	movs	r3, #0
 8007b96:	e9cd 5527 	strd	r5, r5, [sp, #156]	; 0x9c
 8007b9a:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8007b9e:	e9cd 5519 	strd	r5, r5, [sp, #100]	; 0x64
 8007ba2:	ac29      	add	r4, sp, #164	; 0xa4
 8007ba4:	9426      	str	r4, [sp, #152]	; 0x98
 8007ba6:	9509      	str	r5, [sp, #36]	; 0x24
 8007ba8:	950d      	str	r5, [sp, #52]	; 0x34
 8007baa:	9515      	str	r5, [sp, #84]	; 0x54
 8007bac:	9518      	str	r5, [sp, #96]	; 0x60
 8007bae:	950f      	str	r5, [sp, #60]	; 0x3c
 8007bb0:	4653      	mov	r3, sl
 8007bb2:	461d      	mov	r5, r3
 8007bb4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007bb8:	b10a      	cbz	r2, 8007bbe <_svfprintf_r+0x86>
 8007bba:	2a25      	cmp	r2, #37	; 0x25
 8007bbc:	d1f9      	bne.n	8007bb2 <_svfprintf_r+0x7a>
 8007bbe:	ebb5 070a 	subs.w	r7, r5, sl
 8007bc2:	d00d      	beq.n	8007be0 <_svfprintf_r+0xa8>
 8007bc4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007bc6:	e9c4 a700 	strd	sl, r7, [r4]
 8007bca:	443b      	add	r3, r7
 8007bcc:	9328      	str	r3, [sp, #160]	; 0xa0
 8007bce:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007bd0:	3301      	adds	r3, #1
 8007bd2:	2b07      	cmp	r3, #7
 8007bd4:	9327      	str	r3, [sp, #156]	; 0x9c
 8007bd6:	dc79      	bgt.n	8007ccc <_svfprintf_r+0x194>
 8007bd8:	3408      	adds	r4, #8
 8007bda:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007bdc:	443b      	add	r3, r7
 8007bde:	930f      	str	r3, [sp, #60]	; 0x3c
 8007be0:	782b      	ldrb	r3, [r5, #0]
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	f001 813a 	beq.w	8008e5c <_svfprintf_r+0x1324>
 8007be8:	2300      	movs	r3, #0
 8007bea:	f04f 32ff 	mov.w	r2, #4294967295
 8007bee:	4698      	mov	r8, r3
 8007bf0:	9207      	str	r2, [sp, #28]
 8007bf2:	270a      	movs	r7, #10
 8007bf4:	222b      	movs	r2, #43	; 0x2b
 8007bf6:	3501      	adds	r5, #1
 8007bf8:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8007bfc:	9313      	str	r3, [sp, #76]	; 0x4c
 8007bfe:	462b      	mov	r3, r5
 8007c00:	f813 1b01 	ldrb.w	r1, [r3], #1
 8007c04:	910a      	str	r1, [sp, #40]	; 0x28
 8007c06:	930e      	str	r3, [sp, #56]	; 0x38
 8007c08:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007c0a:	3b20      	subs	r3, #32
 8007c0c:	2b5a      	cmp	r3, #90	; 0x5a
 8007c0e:	f200 85ac 	bhi.w	800876a <_svfprintf_r+0xc32>
 8007c12:	e8df f013 	tbh	[pc, r3, lsl #1]
 8007c16:	007e      	.short	0x007e
 8007c18:	05aa05aa 	.word	0x05aa05aa
 8007c1c:	05aa0086 	.word	0x05aa0086
 8007c20:	05aa05aa 	.word	0x05aa05aa
 8007c24:	05aa0065 	.word	0x05aa0065
 8007c28:	008905aa 	.word	0x008905aa
 8007c2c:	05aa0093 	.word	0x05aa0093
 8007c30:	00960090 	.word	0x00960090
 8007c34:	00b305aa 	.word	0x00b305aa
 8007c38:	00b600b6 	.word	0x00b600b6
 8007c3c:	00b600b6 	.word	0x00b600b6
 8007c40:	00b600b6 	.word	0x00b600b6
 8007c44:	00b600b6 	.word	0x00b600b6
 8007c48:	05aa00b6 	.word	0x05aa00b6
 8007c4c:	05aa05aa 	.word	0x05aa05aa
 8007c50:	05aa05aa 	.word	0x05aa05aa
 8007c54:	05aa05aa 	.word	0x05aa05aa
 8007c58:	05aa0125 	.word	0x05aa0125
 8007c5c:	00f600e3 	.word	0x00f600e3
 8007c60:	01250125 	.word	0x01250125
 8007c64:	05aa0125 	.word	0x05aa0125
 8007c68:	05aa05aa 	.word	0x05aa05aa
 8007c6c:	00c605aa 	.word	0x00c605aa
 8007c70:	05aa05aa 	.word	0x05aa05aa
 8007c74:	05aa0482 	.word	0x05aa0482
 8007c78:	05aa05aa 	.word	0x05aa05aa
 8007c7c:	05aa04cd 	.word	0x05aa04cd
 8007c80:	05aa04ee 	.word	0x05aa04ee
 8007c84:	051005aa 	.word	0x051005aa
 8007c88:	05aa05aa 	.word	0x05aa05aa
 8007c8c:	05aa05aa 	.word	0x05aa05aa
 8007c90:	05aa05aa 	.word	0x05aa05aa
 8007c94:	05aa05aa 	.word	0x05aa05aa
 8007c98:	05aa0125 	.word	0x05aa0125
 8007c9c:	00f800e3 	.word	0x00f800e3
 8007ca0:	01250125 	.word	0x01250125
 8007ca4:	00c90125 	.word	0x00c90125
 8007ca8:	00dd00f8 	.word	0x00dd00f8
 8007cac:	00d605aa 	.word	0x00d605aa
 8007cb0:	045d05aa 	.word	0x045d05aa
 8007cb4:	04bb0484 	.word	0x04bb0484
 8007cb8:	05aa00dd 	.word	0x05aa00dd
 8007cbc:	007c04cd 	.word	0x007c04cd
 8007cc0:	05aa04f0 	.word	0x05aa04f0
 8007cc4:	052f05aa 	.word	0x052f05aa
 8007cc8:	007c05aa 	.word	0x007c05aa
 8007ccc:	4659      	mov	r1, fp
 8007cce:	4648      	mov	r0, r9
 8007cd0:	aa26      	add	r2, sp, #152	; 0x98
 8007cd2:	f002 fb07 	bl	800a2e4 <__ssprint_r>
 8007cd6:	2800      	cmp	r0, #0
 8007cd8:	f040 812f 	bne.w	8007f3a <_svfprintf_r+0x402>
 8007cdc:	ac29      	add	r4, sp, #164	; 0xa4
 8007cde:	e77c      	b.n	8007bda <_svfprintf_r+0xa2>
 8007ce0:	4648      	mov	r0, r9
 8007ce2:	f7ff f883 	bl	8006dec <_localeconv_r>
 8007ce6:	6843      	ldr	r3, [r0, #4]
 8007ce8:	4618      	mov	r0, r3
 8007cea:	9318      	str	r3, [sp, #96]	; 0x60
 8007cec:	f7f8 fa9c 	bl	8000228 <strlen>
 8007cf0:	9015      	str	r0, [sp, #84]	; 0x54
 8007cf2:	4648      	mov	r0, r9
 8007cf4:	f7ff f87a 	bl	8006dec <_localeconv_r>
 8007cf8:	6883      	ldr	r3, [r0, #8]
 8007cfa:	222b      	movs	r2, #43	; 0x2b
 8007cfc:	930d      	str	r3, [sp, #52]	; 0x34
 8007cfe:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007d00:	b12b      	cbz	r3, 8007d0e <_svfprintf_r+0x1d6>
 8007d02:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007d04:	b11b      	cbz	r3, 8007d0e <_svfprintf_r+0x1d6>
 8007d06:	781b      	ldrb	r3, [r3, #0]
 8007d08:	b10b      	cbz	r3, 8007d0e <_svfprintf_r+0x1d6>
 8007d0a:	f448 6880 	orr.w	r8, r8, #1024	; 0x400
 8007d0e:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8007d10:	e775      	b.n	8007bfe <_svfprintf_r+0xc6>
 8007d12:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8007d16:	2b00      	cmp	r3, #0
 8007d18:	d1f9      	bne.n	8007d0e <_svfprintf_r+0x1d6>
 8007d1a:	2320      	movs	r3, #32
 8007d1c:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8007d20:	e7f5      	b.n	8007d0e <_svfprintf_r+0x1d6>
 8007d22:	f048 0801 	orr.w	r8, r8, #1
 8007d26:	e7f2      	b.n	8007d0e <_svfprintf_r+0x1d6>
 8007d28:	f856 3b04 	ldr.w	r3, [r6], #4
 8007d2c:	2b00      	cmp	r3, #0
 8007d2e:	9313      	str	r3, [sp, #76]	; 0x4c
 8007d30:	daed      	bge.n	8007d0e <_svfprintf_r+0x1d6>
 8007d32:	425b      	negs	r3, r3
 8007d34:	9313      	str	r3, [sp, #76]	; 0x4c
 8007d36:	f048 0804 	orr.w	r8, r8, #4
 8007d3a:	e7e8      	b.n	8007d0e <_svfprintf_r+0x1d6>
 8007d3c:	f88d 207b 	strb.w	r2, [sp, #123]	; 0x7b
 8007d40:	e7e5      	b.n	8007d0e <_svfprintf_r+0x1d6>
 8007d42:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8007d44:	f815 3b01 	ldrb.w	r3, [r5], #1
 8007d48:	2b2a      	cmp	r3, #42	; 0x2a
 8007d4a:	930a      	str	r3, [sp, #40]	; 0x28
 8007d4c:	d113      	bne.n	8007d76 <_svfprintf_r+0x23e>
 8007d4e:	f856 0b04 	ldr.w	r0, [r6], #4
 8007d52:	950e      	str	r5, [sp, #56]	; 0x38
 8007d54:	ea40 73e0 	orr.w	r3, r0, r0, asr #31
 8007d58:	9307      	str	r3, [sp, #28]
 8007d5a:	e7d8      	b.n	8007d0e <_svfprintf_r+0x1d6>
 8007d5c:	9907      	ldr	r1, [sp, #28]
 8007d5e:	fb07 3301 	mla	r3, r7, r1, r3
 8007d62:	9307      	str	r3, [sp, #28]
 8007d64:	f815 3b01 	ldrb.w	r3, [r5], #1
 8007d68:	930a      	str	r3, [sp, #40]	; 0x28
 8007d6a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007d6c:	3b30      	subs	r3, #48	; 0x30
 8007d6e:	2b09      	cmp	r3, #9
 8007d70:	d9f4      	bls.n	8007d5c <_svfprintf_r+0x224>
 8007d72:	950e      	str	r5, [sp, #56]	; 0x38
 8007d74:	e748      	b.n	8007c08 <_svfprintf_r+0xd0>
 8007d76:	2300      	movs	r3, #0
 8007d78:	9307      	str	r3, [sp, #28]
 8007d7a:	e7f6      	b.n	8007d6a <_svfprintf_r+0x232>
 8007d7c:	f048 0880 	orr.w	r8, r8, #128	; 0x80
 8007d80:	e7c5      	b.n	8007d0e <_svfprintf_r+0x1d6>
 8007d82:	2300      	movs	r3, #0
 8007d84:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8007d86:	9313      	str	r3, [sp, #76]	; 0x4c
 8007d88:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007d8a:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8007d8c:	3b30      	subs	r3, #48	; 0x30
 8007d8e:	fb07 3301 	mla	r3, r7, r1, r3
 8007d92:	9313      	str	r3, [sp, #76]	; 0x4c
 8007d94:	f815 3b01 	ldrb.w	r3, [r5], #1
 8007d98:	930a      	str	r3, [sp, #40]	; 0x28
 8007d9a:	3b30      	subs	r3, #48	; 0x30
 8007d9c:	2b09      	cmp	r3, #9
 8007d9e:	d9f3      	bls.n	8007d88 <_svfprintf_r+0x250>
 8007da0:	e7e7      	b.n	8007d72 <_svfprintf_r+0x23a>
 8007da2:	f048 0808 	orr.w	r8, r8, #8
 8007da6:	e7b2      	b.n	8007d0e <_svfprintf_r+0x1d6>
 8007da8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007daa:	781b      	ldrb	r3, [r3, #0]
 8007dac:	2b68      	cmp	r3, #104	; 0x68
 8007dae:	bf01      	itttt	eq
 8007db0:	9b0e      	ldreq	r3, [sp, #56]	; 0x38
 8007db2:	f448 7800 	orreq.w	r8, r8, #512	; 0x200
 8007db6:	3301      	addeq	r3, #1
 8007db8:	930e      	streq	r3, [sp, #56]	; 0x38
 8007dba:	bf18      	it	ne
 8007dbc:	f048 0840 	orrne.w	r8, r8, #64	; 0x40
 8007dc0:	e7a5      	b.n	8007d0e <_svfprintf_r+0x1d6>
 8007dc2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007dc4:	781b      	ldrb	r3, [r3, #0]
 8007dc6:	2b6c      	cmp	r3, #108	; 0x6c
 8007dc8:	d105      	bne.n	8007dd6 <_svfprintf_r+0x29e>
 8007dca:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007dcc:	3301      	adds	r3, #1
 8007dce:	930e      	str	r3, [sp, #56]	; 0x38
 8007dd0:	f048 0820 	orr.w	r8, r8, #32
 8007dd4:	e79b      	b.n	8007d0e <_svfprintf_r+0x1d6>
 8007dd6:	f048 0810 	orr.w	r8, r8, #16
 8007dda:	e798      	b.n	8007d0e <_svfprintf_r+0x1d6>
 8007ddc:	4632      	mov	r2, r6
 8007dde:	2000      	movs	r0, #0
 8007de0:	f852 3b04 	ldr.w	r3, [r2], #4
 8007de4:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 8007de8:	920b      	str	r2, [sp, #44]	; 0x2c
 8007dea:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 8007dee:	2301      	movs	r3, #1
 8007df0:	4607      	mov	r7, r0
 8007df2:	4606      	mov	r6, r0
 8007df4:	4605      	mov	r5, r0
 8007df6:	9008      	str	r0, [sp, #32]
 8007df8:	9307      	str	r3, [sp, #28]
 8007dfa:	900c      	str	r0, [sp, #48]	; 0x30
 8007dfc:	f10d 0ae4 	add.w	sl, sp, #228	; 0xe4
 8007e00:	e1b0      	b.n	8008164 <_svfprintf_r+0x62c>
 8007e02:	f048 0810 	orr.w	r8, r8, #16
 8007e06:	f018 0f20 	tst.w	r8, #32
 8007e0a:	d011      	beq.n	8007e30 <_svfprintf_r+0x2f8>
 8007e0c:	1df3      	adds	r3, r6, #7
 8007e0e:	f023 0307 	bic.w	r3, r3, #7
 8007e12:	461a      	mov	r2, r3
 8007e14:	f852 6b08 	ldr.w	r6, [r2], #8
 8007e18:	685f      	ldr	r7, [r3, #4]
 8007e1a:	920b      	str	r2, [sp, #44]	; 0x2c
 8007e1c:	2f00      	cmp	r7, #0
 8007e1e:	da05      	bge.n	8007e2c <_svfprintf_r+0x2f4>
 8007e20:	232d      	movs	r3, #45	; 0x2d
 8007e22:	4276      	negs	r6, r6
 8007e24:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 8007e28:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8007e2c:	2301      	movs	r3, #1
 8007e2e:	e387      	b.n	8008540 <_svfprintf_r+0xa08>
 8007e30:	4633      	mov	r3, r6
 8007e32:	f853 7b04 	ldr.w	r7, [r3], #4
 8007e36:	f018 0f10 	tst.w	r8, #16
 8007e3a:	930b      	str	r3, [sp, #44]	; 0x2c
 8007e3c:	d002      	beq.n	8007e44 <_svfprintf_r+0x30c>
 8007e3e:	463e      	mov	r6, r7
 8007e40:	17ff      	asrs	r7, r7, #31
 8007e42:	e7eb      	b.n	8007e1c <_svfprintf_r+0x2e4>
 8007e44:	f018 0f40 	tst.w	r8, #64	; 0x40
 8007e48:	d003      	beq.n	8007e52 <_svfprintf_r+0x31a>
 8007e4a:	b23e      	sxth	r6, r7
 8007e4c:	f347 37c0 	sbfx	r7, r7, #15, #1
 8007e50:	e7e4      	b.n	8007e1c <_svfprintf_r+0x2e4>
 8007e52:	f418 7f00 	tst.w	r8, #512	; 0x200
 8007e56:	d0f2      	beq.n	8007e3e <_svfprintf_r+0x306>
 8007e58:	b27e      	sxtb	r6, r7
 8007e5a:	f347 17c0 	sbfx	r7, r7, #7, #1
 8007e5e:	e7dd      	b.n	8007e1c <_svfprintf_r+0x2e4>
 8007e60:	3607      	adds	r6, #7
 8007e62:	f026 0307 	bic.w	r3, r6, #7
 8007e66:	4619      	mov	r1, r3
 8007e68:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 8007e6c:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8007e70:	e9dd 6310 	ldrd	r6, r3, [sp, #64]	; 0x40
 8007e74:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 8007e78:	910b      	str	r1, [sp, #44]	; 0x2c
 8007e7a:	f04f 32ff 	mov.w	r2, #4294967295
 8007e7e:	4630      	mov	r0, r6
 8007e80:	4629      	mov	r1, r5
 8007e82:	4b3a      	ldr	r3, [pc, #232]	; (8007f6c <_svfprintf_r+0x434>)
 8007e84:	f7f8 fe2e 	bl	8000ae4 <__aeabi_dcmpun>
 8007e88:	bb18      	cbnz	r0, 8007ed2 <_svfprintf_r+0x39a>
 8007e8a:	f04f 32ff 	mov.w	r2, #4294967295
 8007e8e:	4630      	mov	r0, r6
 8007e90:	4629      	mov	r1, r5
 8007e92:	4b36      	ldr	r3, [pc, #216]	; (8007f6c <_svfprintf_r+0x434>)
 8007e94:	f7f8 fe08 	bl	8000aa8 <__aeabi_dcmple>
 8007e98:	b9d8      	cbnz	r0, 8007ed2 <_svfprintf_r+0x39a>
 8007e9a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007e9e:	2200      	movs	r2, #0
 8007ea0:	2300      	movs	r3, #0
 8007ea2:	f7f8 fdf7 	bl	8000a94 <__aeabi_dcmplt>
 8007ea6:	b110      	cbz	r0, 8007eae <_svfprintf_r+0x376>
 8007ea8:	232d      	movs	r3, #45	; 0x2d
 8007eaa:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8007eae:	4a30      	ldr	r2, [pc, #192]	; (8007f70 <_svfprintf_r+0x438>)
 8007eb0:	4830      	ldr	r0, [pc, #192]	; (8007f74 <_svfprintf_r+0x43c>)
 8007eb2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007eb4:	2100      	movs	r1, #0
 8007eb6:	2b47      	cmp	r3, #71	; 0x47
 8007eb8:	bfd4      	ite	le
 8007eba:	4692      	movle	sl, r2
 8007ebc:	4682      	movgt	sl, r0
 8007ebe:	2303      	movs	r3, #3
 8007ec0:	e9cd 3107 	strd	r3, r1, [sp, #28]
 8007ec4:	f028 0880 	bic.w	r8, r8, #128	; 0x80
 8007ec8:	2700      	movs	r7, #0
 8007eca:	463e      	mov	r6, r7
 8007ecc:	463b      	mov	r3, r7
 8007ece:	f000 bfff 	b.w	8008ed0 <_svfprintf_r+0x1398>
 8007ed2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007ed6:	4610      	mov	r0, r2
 8007ed8:	4619      	mov	r1, r3
 8007eda:	f7f8 fe03 	bl	8000ae4 <__aeabi_dcmpun>
 8007ede:	b148      	cbz	r0, 8007ef4 <_svfprintf_r+0x3bc>
 8007ee0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007ee2:	4a25      	ldr	r2, [pc, #148]	; (8007f78 <_svfprintf_r+0x440>)
 8007ee4:	2b00      	cmp	r3, #0
 8007ee6:	bfb8      	it	lt
 8007ee8:	232d      	movlt	r3, #45	; 0x2d
 8007eea:	4824      	ldr	r0, [pc, #144]	; (8007f7c <_svfprintf_r+0x444>)
 8007eec:	bfb8      	it	lt
 8007eee:	f88d 307b 	strblt.w	r3, [sp, #123]	; 0x7b
 8007ef2:	e7de      	b.n	8007eb2 <_svfprintf_r+0x37a>
 8007ef4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007ef6:	f023 0320 	bic.w	r3, r3, #32
 8007efa:	2b41      	cmp	r3, #65	; 0x41
 8007efc:	930c      	str	r3, [sp, #48]	; 0x30
 8007efe:	d125      	bne.n	8007f4c <_svfprintf_r+0x414>
 8007f00:	2330      	movs	r3, #48	; 0x30
 8007f02:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 8007f06:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007f08:	f048 0802 	orr.w	r8, r8, #2
 8007f0c:	2b61      	cmp	r3, #97	; 0x61
 8007f0e:	bf0c      	ite	eq
 8007f10:	2378      	moveq	r3, #120	; 0x78
 8007f12:	2358      	movne	r3, #88	; 0x58
 8007f14:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 8007f18:	9b07      	ldr	r3, [sp, #28]
 8007f1a:	2b63      	cmp	r3, #99	; 0x63
 8007f1c:	dd30      	ble.n	8007f80 <_svfprintf_r+0x448>
 8007f1e:	4648      	mov	r0, r9
 8007f20:	1c59      	adds	r1, r3, #1
 8007f22:	f7fe ffd7 	bl	8006ed4 <_malloc_r>
 8007f26:	4682      	mov	sl, r0
 8007f28:	2800      	cmp	r0, #0
 8007f2a:	f040 81f7 	bne.w	800831c <_svfprintf_r+0x7e4>
 8007f2e:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8007f32:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007f36:	f8ab 300c 	strh.w	r3, [fp, #12]
 8007f3a:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8007f3e:	f013 0f40 	tst.w	r3, #64	; 0x40
 8007f42:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007f44:	bf18      	it	ne
 8007f46:	f04f 33ff 	movne.w	r3, #4294967295
 8007f4a:	e619      	b.n	8007b80 <_svfprintf_r+0x48>
 8007f4c:	9b07      	ldr	r3, [sp, #28]
 8007f4e:	3301      	adds	r3, #1
 8007f50:	f000 81e6 	beq.w	8008320 <_svfprintf_r+0x7e8>
 8007f54:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007f56:	2b47      	cmp	r3, #71	; 0x47
 8007f58:	f040 81e5 	bne.w	8008326 <_svfprintf_r+0x7ee>
 8007f5c:	9b07      	ldr	r3, [sp, #28]
 8007f5e:	2b00      	cmp	r3, #0
 8007f60:	f040 81e1 	bne.w	8008326 <_svfprintf_r+0x7ee>
 8007f64:	9308      	str	r3, [sp, #32]
 8007f66:	2301      	movs	r3, #1
 8007f68:	9307      	str	r3, [sp, #28]
 8007f6a:	e00c      	b.n	8007f86 <_svfprintf_r+0x44e>
 8007f6c:	7fefffff 	.word	0x7fefffff
 8007f70:	0800a834 	.word	0x0800a834
 8007f74:	0800a838 	.word	0x0800a838
 8007f78:	0800a83c 	.word	0x0800a83c
 8007f7c:	0800a840 	.word	0x0800a840
 8007f80:	9008      	str	r0, [sp, #32]
 8007f82:	f10d 0ae4 	add.w	sl, sp, #228	; 0xe4
 8007f86:	f448 7380 	orr.w	r3, r8, #256	; 0x100
 8007f8a:	9314      	str	r3, [sp, #80]	; 0x50
 8007f8c:	e9dd 7310 	ldrd	r7, r3, [sp, #64]	; 0x40
 8007f90:	1e1d      	subs	r5, r3, #0
 8007f92:	bfae      	itee	ge
 8007f94:	2300      	movge	r3, #0
 8007f96:	f103 4500 	addlt.w	r5, r3, #2147483648	; 0x80000000
 8007f9a:	232d      	movlt	r3, #45	; 0x2d
 8007f9c:	931c      	str	r3, [sp, #112]	; 0x70
 8007f9e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007fa0:	2b41      	cmp	r3, #65	; 0x41
 8007fa2:	f040 81d8 	bne.w	8008356 <_svfprintf_r+0x81e>
 8007fa6:	4638      	mov	r0, r7
 8007fa8:	aa20      	add	r2, sp, #128	; 0x80
 8007faa:	4629      	mov	r1, r5
 8007fac:	f7ff fd2a 	bl	8007a04 <frexp>
 8007fb0:	2200      	movs	r2, #0
 8007fb2:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8007fb6:	f7f8 fafb 	bl	80005b0 <__aeabi_dmul>
 8007fba:	2200      	movs	r2, #0
 8007fbc:	2300      	movs	r3, #0
 8007fbe:	4606      	mov	r6, r0
 8007fc0:	460f      	mov	r7, r1
 8007fc2:	f7f8 fd5d 	bl	8000a80 <__aeabi_dcmpeq>
 8007fc6:	b108      	cbz	r0, 8007fcc <_svfprintf_r+0x494>
 8007fc8:	2301      	movs	r3, #1
 8007fca:	9320      	str	r3, [sp, #128]	; 0x80
 8007fcc:	4bad      	ldr	r3, [pc, #692]	; (8008284 <_svfprintf_r+0x74c>)
 8007fce:	4aae      	ldr	r2, [pc, #696]	; (8008288 <_svfprintf_r+0x750>)
 8007fd0:	990a      	ldr	r1, [sp, #40]	; 0x28
 8007fd2:	4655      	mov	r5, sl
 8007fd4:	2961      	cmp	r1, #97	; 0x61
 8007fd6:	bf18      	it	ne
 8007fd8:	461a      	movne	r2, r3
 8007fda:	9b07      	ldr	r3, [sp, #28]
 8007fdc:	921b      	str	r2, [sp, #108]	; 0x6c
 8007fde:	3b01      	subs	r3, #1
 8007fe0:	9309      	str	r3, [sp, #36]	; 0x24
 8007fe2:	2200      	movs	r2, #0
 8007fe4:	4ba9      	ldr	r3, [pc, #676]	; (800828c <_svfprintf_r+0x754>)
 8007fe6:	4630      	mov	r0, r6
 8007fe8:	4639      	mov	r1, r7
 8007fea:	f7f8 fae1 	bl	80005b0 <__aeabi_dmul>
 8007fee:	460f      	mov	r7, r1
 8007ff0:	4606      	mov	r6, r0
 8007ff2:	f7f8 fd8d 	bl	8000b10 <__aeabi_d2iz>
 8007ff6:	901d      	str	r0, [sp, #116]	; 0x74
 8007ff8:	f7f8 fa70 	bl	80004dc <__aeabi_i2d>
 8007ffc:	4602      	mov	r2, r0
 8007ffe:	460b      	mov	r3, r1
 8008000:	4630      	mov	r0, r6
 8008002:	4639      	mov	r1, r7
 8008004:	f7f8 f91c 	bl	8000240 <__aeabi_dsub>
 8008008:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800800a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800800c:	4606      	mov	r6, r0
 800800e:	5c9b      	ldrb	r3, [r3, r2]
 8008010:	460f      	mov	r7, r1
 8008012:	f805 3b01 	strb.w	r3, [r5], #1
 8008016:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008018:	1c5a      	adds	r2, r3, #1
 800801a:	9316      	str	r3, [sp, #88]	; 0x58
 800801c:	d007      	beq.n	800802e <_svfprintf_r+0x4f6>
 800801e:	3b01      	subs	r3, #1
 8008020:	9309      	str	r3, [sp, #36]	; 0x24
 8008022:	2200      	movs	r2, #0
 8008024:	2300      	movs	r3, #0
 8008026:	f7f8 fd2b 	bl	8000a80 <__aeabi_dcmpeq>
 800802a:	2800      	cmp	r0, #0
 800802c:	d0d9      	beq.n	8007fe2 <_svfprintf_r+0x4aa>
 800802e:	2200      	movs	r2, #0
 8008030:	4630      	mov	r0, r6
 8008032:	4639      	mov	r1, r7
 8008034:	4b96      	ldr	r3, [pc, #600]	; (8008290 <_svfprintf_r+0x758>)
 8008036:	f7f8 fd4b 	bl	8000ad0 <__aeabi_dcmpgt>
 800803a:	b960      	cbnz	r0, 8008056 <_svfprintf_r+0x51e>
 800803c:	2200      	movs	r2, #0
 800803e:	4630      	mov	r0, r6
 8008040:	4639      	mov	r1, r7
 8008042:	4b93      	ldr	r3, [pc, #588]	; (8008290 <_svfprintf_r+0x758>)
 8008044:	f7f8 fd1c 	bl	8000a80 <__aeabi_dcmpeq>
 8008048:	2800      	cmp	r0, #0
 800804a:	f000 817f 	beq.w	800834c <_svfprintf_r+0x814>
 800804e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8008050:	07db      	lsls	r3, r3, #31
 8008052:	f140 817b 	bpl.w	800834c <_svfprintf_r+0x814>
 8008056:	2030      	movs	r0, #48	; 0x30
 8008058:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800805a:	9524      	str	r5, [sp, #144]	; 0x90
 800805c:	7bd9      	ldrb	r1, [r3, #15]
 800805e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8008060:	1e53      	subs	r3, r2, #1
 8008062:	9324      	str	r3, [sp, #144]	; 0x90
 8008064:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 8008068:	428b      	cmp	r3, r1
 800806a:	f000 815e 	beq.w	800832a <_svfprintf_r+0x7f2>
 800806e:	2b39      	cmp	r3, #57	; 0x39
 8008070:	bf0b      	itete	eq
 8008072:	9b1b      	ldreq	r3, [sp, #108]	; 0x6c
 8008074:	3301      	addne	r3, #1
 8008076:	7a9b      	ldrbeq	r3, [r3, #10]
 8008078:	b2db      	uxtbne	r3, r3
 800807a:	f802 3c01 	strb.w	r3, [r2, #-1]
 800807e:	eba5 030a 	sub.w	r3, r5, sl
 8008082:	9309      	str	r3, [sp, #36]	; 0x24
 8008084:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008086:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8008088:	2b47      	cmp	r3, #71	; 0x47
 800808a:	f040 81b1 	bne.w	80083f0 <_svfprintf_r+0x8b8>
 800808e:	1cef      	adds	r7, r5, #3
 8008090:	db03      	blt.n	800809a <_svfprintf_r+0x562>
 8008092:	9b07      	ldr	r3, [sp, #28]
 8008094:	42ab      	cmp	r3, r5
 8008096:	f280 81d6 	bge.w	8008446 <_svfprintf_r+0x90e>
 800809a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800809c:	3b02      	subs	r3, #2
 800809e:	930a      	str	r3, [sp, #40]	; 0x28
 80080a0:	990a      	ldr	r1, [sp, #40]	; 0x28
 80080a2:	f89d 2028 	ldrb.w	r2, [sp, #40]	; 0x28
 80080a6:	f021 0120 	bic.w	r1, r1, #32
 80080aa:	2941      	cmp	r1, #65	; 0x41
 80080ac:	bf08      	it	eq
 80080ae:	320f      	addeq	r2, #15
 80080b0:	f105 33ff 	add.w	r3, r5, #4294967295
 80080b4:	bf06      	itte	eq
 80080b6:	b2d2      	uxtbeq	r2, r2
 80080b8:	2101      	moveq	r1, #1
 80080ba:	2100      	movne	r1, #0
 80080bc:	2b00      	cmp	r3, #0
 80080be:	f88d 2088 	strb.w	r2, [sp, #136]	; 0x88
 80080c2:	bfb4      	ite	lt
 80080c4:	222d      	movlt	r2, #45	; 0x2d
 80080c6:	222b      	movge	r2, #43	; 0x2b
 80080c8:	9320      	str	r3, [sp, #128]	; 0x80
 80080ca:	bfb8      	it	lt
 80080cc:	f1c5 0301 	rsblt	r3, r5, #1
 80080d0:	2b09      	cmp	r3, #9
 80080d2:	f88d 2089 	strb.w	r2, [sp, #137]	; 0x89
 80080d6:	f340 81a4 	ble.w	8008422 <_svfprintf_r+0x8ea>
 80080da:	260a      	movs	r6, #10
 80080dc:	f10d 0297 	add.w	r2, sp, #151	; 0x97
 80080e0:	fb93 f5f6 	sdiv	r5, r3, r6
 80080e4:	4611      	mov	r1, r2
 80080e6:	fb06 3015 	mls	r0, r6, r5, r3
 80080ea:	3030      	adds	r0, #48	; 0x30
 80080ec:	f801 0c01 	strb.w	r0, [r1, #-1]
 80080f0:	4618      	mov	r0, r3
 80080f2:	2863      	cmp	r0, #99	; 0x63
 80080f4:	462b      	mov	r3, r5
 80080f6:	f102 32ff 	add.w	r2, r2, #4294967295
 80080fa:	dcf1      	bgt.n	80080e0 <_svfprintf_r+0x5a8>
 80080fc:	3330      	adds	r3, #48	; 0x30
 80080fe:	1e88      	subs	r0, r1, #2
 8008100:	f802 3c01 	strb.w	r3, [r2, #-1]
 8008104:	4603      	mov	r3, r0
 8008106:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 800810a:	f10d 0597 	add.w	r5, sp, #151	; 0x97
 800810e:	42ab      	cmp	r3, r5
 8008110:	f0c0 8182 	bcc.w	8008418 <_svfprintf_r+0x8e0>
 8008114:	f10d 0299 	add.w	r2, sp, #153	; 0x99
 8008118:	1a52      	subs	r2, r2, r1
 800811a:	42a8      	cmp	r0, r5
 800811c:	bf88      	it	hi
 800811e:	2200      	movhi	r2, #0
 8008120:	f10d 038a 	add.w	r3, sp, #138	; 0x8a
 8008124:	441a      	add	r2, r3
 8008126:	ab22      	add	r3, sp, #136	; 0x88
 8008128:	1ad3      	subs	r3, r2, r3
 800812a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800812c:	9319      	str	r3, [sp, #100]	; 0x64
 800812e:	2a01      	cmp	r2, #1
 8008130:	4413      	add	r3, r2
 8008132:	9307      	str	r3, [sp, #28]
 8008134:	dc02      	bgt.n	800813c <_svfprintf_r+0x604>
 8008136:	f018 0f01 	tst.w	r8, #1
 800813a:	d003      	beq.n	8008144 <_svfprintf_r+0x60c>
 800813c:	9b07      	ldr	r3, [sp, #28]
 800813e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008140:	4413      	add	r3, r2
 8008142:	9307      	str	r3, [sp, #28]
 8008144:	2600      	movs	r6, #0
 8008146:	4635      	mov	r5, r6
 8008148:	f428 6380 	bic.w	r3, r8, #1024	; 0x400
 800814c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008150:	9314      	str	r3, [sp, #80]	; 0x50
 8008152:	960c      	str	r6, [sp, #48]	; 0x30
 8008154:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8008156:	b113      	cbz	r3, 800815e <_svfprintf_r+0x626>
 8008158:	232d      	movs	r3, #45	; 0x2d
 800815a:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 800815e:	2700      	movs	r7, #0
 8008160:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 8008164:	9b07      	ldr	r3, [sp, #28]
 8008166:	42bb      	cmp	r3, r7
 8008168:	bfb8      	it	lt
 800816a:	463b      	movlt	r3, r7
 800816c:	9314      	str	r3, [sp, #80]	; 0x50
 800816e:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8008172:	b113      	cbz	r3, 800817a <_svfprintf_r+0x642>
 8008174:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008176:	3301      	adds	r3, #1
 8008178:	9314      	str	r3, [sp, #80]	; 0x50
 800817a:	f018 0302 	ands.w	r3, r8, #2
 800817e:	931b      	str	r3, [sp, #108]	; 0x6c
 8008180:	bf1e      	ittt	ne
 8008182:	9b14      	ldrne	r3, [sp, #80]	; 0x50
 8008184:	3302      	addne	r3, #2
 8008186:	9314      	strne	r3, [sp, #80]	; 0x50
 8008188:	f018 0384 	ands.w	r3, r8, #132	; 0x84
 800818c:	931c      	str	r3, [sp, #112]	; 0x70
 800818e:	d121      	bne.n	80081d4 <_svfprintf_r+0x69c>
 8008190:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 8008194:	1a9b      	subs	r3, r3, r2
 8008196:	2b00      	cmp	r3, #0
 8008198:	9316      	str	r3, [sp, #88]	; 0x58
 800819a:	dd1b      	ble.n	80081d4 <_svfprintf_r+0x69c>
 800819c:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	; 0x9c
 80081a0:	9816      	ldr	r0, [sp, #88]	; 0x58
 80081a2:	3201      	adds	r2, #1
 80081a4:	2810      	cmp	r0, #16
 80081a6:	483b      	ldr	r0, [pc, #236]	; (8008294 <_svfprintf_r+0x75c>)
 80081a8:	f104 0108 	add.w	r1, r4, #8
 80081ac:	6020      	str	r0, [r4, #0]
 80081ae:	f300 82eb 	bgt.w	8008788 <_svfprintf_r+0xc50>
 80081b2:	9816      	ldr	r0, [sp, #88]	; 0x58
 80081b4:	2a07      	cmp	r2, #7
 80081b6:	4403      	add	r3, r0
 80081b8:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 80081bc:	6060      	str	r0, [r4, #4]
 80081be:	f340 82f8 	ble.w	80087b2 <_svfprintf_r+0xc7a>
 80081c2:	4659      	mov	r1, fp
 80081c4:	4648      	mov	r0, r9
 80081c6:	aa26      	add	r2, sp, #152	; 0x98
 80081c8:	f002 f88c 	bl	800a2e4 <__ssprint_r>
 80081cc:	2800      	cmp	r0, #0
 80081ce:	f040 8623 	bne.w	8008e18 <_svfprintf_r+0x12e0>
 80081d2:	ac29      	add	r4, sp, #164	; 0xa4
 80081d4:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 80081d8:	b173      	cbz	r3, 80081f8 <_svfprintf_r+0x6c0>
 80081da:	f10d 037b 	add.w	r3, sp, #123	; 0x7b
 80081de:	6023      	str	r3, [r4, #0]
 80081e0:	2301      	movs	r3, #1
 80081e2:	6063      	str	r3, [r4, #4]
 80081e4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80081e6:	3301      	adds	r3, #1
 80081e8:	9328      	str	r3, [sp, #160]	; 0xa0
 80081ea:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80081ec:	3301      	adds	r3, #1
 80081ee:	2b07      	cmp	r3, #7
 80081f0:	9327      	str	r3, [sp, #156]	; 0x9c
 80081f2:	f300 82e0 	bgt.w	80087b6 <_svfprintf_r+0xc7e>
 80081f6:	3408      	adds	r4, #8
 80081f8:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80081fa:	b16b      	cbz	r3, 8008218 <_svfprintf_r+0x6e0>
 80081fc:	ab1f      	add	r3, sp, #124	; 0x7c
 80081fe:	6023      	str	r3, [r4, #0]
 8008200:	2302      	movs	r3, #2
 8008202:	6063      	str	r3, [r4, #4]
 8008204:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008206:	3302      	adds	r3, #2
 8008208:	9328      	str	r3, [sp, #160]	; 0xa0
 800820a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800820c:	3301      	adds	r3, #1
 800820e:	2b07      	cmp	r3, #7
 8008210:	9327      	str	r3, [sp, #156]	; 0x9c
 8008212:	f300 82da 	bgt.w	80087ca <_svfprintf_r+0xc92>
 8008216:	3408      	adds	r4, #8
 8008218:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800821a:	2b80      	cmp	r3, #128	; 0x80
 800821c:	d121      	bne.n	8008262 <_svfprintf_r+0x72a>
 800821e:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 8008222:	1a9b      	subs	r3, r3, r2
 8008224:	2b00      	cmp	r3, #0
 8008226:	9316      	str	r3, [sp, #88]	; 0x58
 8008228:	dd1b      	ble.n	8008262 <_svfprintf_r+0x72a>
 800822a:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	; 0x9c
 800822e:	9816      	ldr	r0, [sp, #88]	; 0x58
 8008230:	3201      	adds	r2, #1
 8008232:	2810      	cmp	r0, #16
 8008234:	4818      	ldr	r0, [pc, #96]	; (8008298 <_svfprintf_r+0x760>)
 8008236:	f104 0108 	add.w	r1, r4, #8
 800823a:	6020      	str	r0, [r4, #0]
 800823c:	f300 82cf 	bgt.w	80087de <_svfprintf_r+0xca6>
 8008240:	9816      	ldr	r0, [sp, #88]	; 0x58
 8008242:	2a07      	cmp	r2, #7
 8008244:	4403      	add	r3, r0
 8008246:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 800824a:	6060      	str	r0, [r4, #4]
 800824c:	f340 82dc 	ble.w	8008808 <_svfprintf_r+0xcd0>
 8008250:	4659      	mov	r1, fp
 8008252:	4648      	mov	r0, r9
 8008254:	aa26      	add	r2, sp, #152	; 0x98
 8008256:	f002 f845 	bl	800a2e4 <__ssprint_r>
 800825a:	2800      	cmp	r0, #0
 800825c:	f040 85dc 	bne.w	8008e18 <_svfprintf_r+0x12e0>
 8008260:	ac29      	add	r4, sp, #164	; 0xa4
 8008262:	9b07      	ldr	r3, [sp, #28]
 8008264:	1aff      	subs	r7, r7, r3
 8008266:	2f00      	cmp	r7, #0
 8008268:	dd28      	ble.n	80082bc <_svfprintf_r+0x784>
 800826a:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800826e:	480a      	ldr	r0, [pc, #40]	; (8008298 <_svfprintf_r+0x760>)
 8008270:	2f10      	cmp	r7, #16
 8008272:	f103 0301 	add.w	r3, r3, #1
 8008276:	f104 0108 	add.w	r1, r4, #8
 800827a:	6020      	str	r0, [r4, #0]
 800827c:	f300 82c6 	bgt.w	800880c <_svfprintf_r+0xcd4>
 8008280:	e00c      	b.n	800829c <_svfprintf_r+0x764>
 8008282:	bf00      	nop
 8008284:	0800a855 	.word	0x0800a855
 8008288:	0800a844 	.word	0x0800a844
 800828c:	40300000 	.word	0x40300000
 8008290:	3fe00000 	.word	0x3fe00000
 8008294:	0800a866 	.word	0x0800a866
 8008298:	0800a876 	.word	0x0800a876
 800829c:	6067      	str	r7, [r4, #4]
 800829e:	2b07      	cmp	r3, #7
 80082a0:	4417      	add	r7, r2
 80082a2:	e9cd 3727 	strd	r3, r7, [sp, #156]	; 0x9c
 80082a6:	f340 82c4 	ble.w	8008832 <_svfprintf_r+0xcfa>
 80082aa:	4659      	mov	r1, fp
 80082ac:	4648      	mov	r0, r9
 80082ae:	aa26      	add	r2, sp, #152	; 0x98
 80082b0:	f002 f818 	bl	800a2e4 <__ssprint_r>
 80082b4:	2800      	cmp	r0, #0
 80082b6:	f040 85af 	bne.w	8008e18 <_svfprintf_r+0x12e0>
 80082ba:	ac29      	add	r4, sp, #164	; 0xa4
 80082bc:	f418 7f80 	tst.w	r8, #256	; 0x100
 80082c0:	9f28      	ldr	r7, [sp, #160]	; 0xa0
 80082c2:	f040 82bd 	bne.w	8008840 <_svfprintf_r+0xd08>
 80082c6:	9b07      	ldr	r3, [sp, #28]
 80082c8:	f8c4 a000 	str.w	sl, [r4]
 80082cc:	441f      	add	r7, r3
 80082ce:	6063      	str	r3, [r4, #4]
 80082d0:	9728      	str	r7, [sp, #160]	; 0xa0
 80082d2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80082d4:	3301      	adds	r3, #1
 80082d6:	2b07      	cmp	r3, #7
 80082d8:	9327      	str	r3, [sp, #156]	; 0x9c
 80082da:	f300 82f6 	bgt.w	80088ca <_svfprintf_r+0xd92>
 80082de:	3408      	adds	r4, #8
 80082e0:	f018 0f04 	tst.w	r8, #4
 80082e4:	f040 857a 	bne.w	8008ddc <_svfprintf_r+0x12a4>
 80082e8:	e9dd 2113 	ldrd	r2, r1, [sp, #76]	; 0x4c
 80082ec:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80082ee:	428a      	cmp	r2, r1
 80082f0:	bfac      	ite	ge
 80082f2:	189b      	addge	r3, r3, r2
 80082f4:	185b      	addlt	r3, r3, r1
 80082f6:	930f      	str	r3, [sp, #60]	; 0x3c
 80082f8:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80082fa:	b13b      	cbz	r3, 800830c <_svfprintf_r+0x7d4>
 80082fc:	4659      	mov	r1, fp
 80082fe:	4648      	mov	r0, r9
 8008300:	aa26      	add	r2, sp, #152	; 0x98
 8008302:	f001 ffef 	bl	800a2e4 <__ssprint_r>
 8008306:	2800      	cmp	r0, #0
 8008308:	f040 8586 	bne.w	8008e18 <_svfprintf_r+0x12e0>
 800830c:	2300      	movs	r3, #0
 800830e:	9327      	str	r3, [sp, #156]	; 0x9c
 8008310:	9b08      	ldr	r3, [sp, #32]
 8008312:	2b00      	cmp	r3, #0
 8008314:	f040 859c 	bne.w	8008e50 <_svfprintf_r+0x1318>
 8008318:	ac29      	add	r4, sp, #164	; 0xa4
 800831a:	e0e4      	b.n	80084e6 <_svfprintf_r+0x9ae>
 800831c:	9008      	str	r0, [sp, #32]
 800831e:	e632      	b.n	8007f86 <_svfprintf_r+0x44e>
 8008320:	2306      	movs	r3, #6
 8008322:	9008      	str	r0, [sp, #32]
 8008324:	e620      	b.n	8007f68 <_svfprintf_r+0x430>
 8008326:	9008      	str	r0, [sp, #32]
 8008328:	e62d      	b.n	8007f86 <_svfprintf_r+0x44e>
 800832a:	f802 0c01 	strb.w	r0, [r2, #-1]
 800832e:	e696      	b.n	800805e <_svfprintf_r+0x526>
 8008330:	f803 0b01 	strb.w	r0, [r3], #1
 8008334:	1aca      	subs	r2, r1, r3
 8008336:	2a00      	cmp	r2, #0
 8008338:	dafa      	bge.n	8008330 <_svfprintf_r+0x7f8>
 800833a:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800833c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800833e:	3201      	adds	r2, #1
 8008340:	f103 0301 	add.w	r3, r3, #1
 8008344:	bfb8      	it	lt
 8008346:	2300      	movlt	r3, #0
 8008348:	441d      	add	r5, r3
 800834a:	e698      	b.n	800807e <_svfprintf_r+0x546>
 800834c:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800834e:	462b      	mov	r3, r5
 8008350:	2030      	movs	r0, #48	; 0x30
 8008352:	18a9      	adds	r1, r5, r2
 8008354:	e7ee      	b.n	8008334 <_svfprintf_r+0x7fc>
 8008356:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008358:	2b46      	cmp	r3, #70	; 0x46
 800835a:	d005      	beq.n	8008368 <_svfprintf_r+0x830>
 800835c:	2b45      	cmp	r3, #69	; 0x45
 800835e:	d11b      	bne.n	8008398 <_svfprintf_r+0x860>
 8008360:	9b07      	ldr	r3, [sp, #28]
 8008362:	1c5e      	adds	r6, r3, #1
 8008364:	2302      	movs	r3, #2
 8008366:	e001      	b.n	800836c <_svfprintf_r+0x834>
 8008368:	2303      	movs	r3, #3
 800836a:	9e07      	ldr	r6, [sp, #28]
 800836c:	aa24      	add	r2, sp, #144	; 0x90
 800836e:	9204      	str	r2, [sp, #16]
 8008370:	aa21      	add	r2, sp, #132	; 0x84
 8008372:	9203      	str	r2, [sp, #12]
 8008374:	aa20      	add	r2, sp, #128	; 0x80
 8008376:	e9cd 6201 	strd	r6, r2, [sp, #4]
 800837a:	9300      	str	r3, [sp, #0]
 800837c:	463a      	mov	r2, r7
 800837e:	462b      	mov	r3, r5
 8008380:	4648      	mov	r0, r9
 8008382:	f7fd fd19 	bl	8005db8 <_dtoa_r>
 8008386:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008388:	4682      	mov	sl, r0
 800838a:	2b47      	cmp	r3, #71	; 0x47
 800838c:	d106      	bne.n	800839c <_svfprintf_r+0x864>
 800838e:	f018 0f01 	tst.w	r8, #1
 8008392:	d103      	bne.n	800839c <_svfprintf_r+0x864>
 8008394:	9d24      	ldr	r5, [sp, #144]	; 0x90
 8008396:	e672      	b.n	800807e <_svfprintf_r+0x546>
 8008398:	9e07      	ldr	r6, [sp, #28]
 800839a:	e7e3      	b.n	8008364 <_svfprintf_r+0x82c>
 800839c:	eb0a 0306 	add.w	r3, sl, r6
 80083a0:	9309      	str	r3, [sp, #36]	; 0x24
 80083a2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80083a4:	2b46      	cmp	r3, #70	; 0x46
 80083a6:	d111      	bne.n	80083cc <_svfprintf_r+0x894>
 80083a8:	f89a 3000 	ldrb.w	r3, [sl]
 80083ac:	2b30      	cmp	r3, #48	; 0x30
 80083ae:	d109      	bne.n	80083c4 <_svfprintf_r+0x88c>
 80083b0:	2200      	movs	r2, #0
 80083b2:	2300      	movs	r3, #0
 80083b4:	4638      	mov	r0, r7
 80083b6:	4629      	mov	r1, r5
 80083b8:	f7f8 fb62 	bl	8000a80 <__aeabi_dcmpeq>
 80083bc:	b910      	cbnz	r0, 80083c4 <_svfprintf_r+0x88c>
 80083be:	f1c6 0601 	rsb	r6, r6, #1
 80083c2:	9620      	str	r6, [sp, #128]	; 0x80
 80083c4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80083c6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80083c8:	441a      	add	r2, r3
 80083ca:	9209      	str	r2, [sp, #36]	; 0x24
 80083cc:	2200      	movs	r2, #0
 80083ce:	2300      	movs	r3, #0
 80083d0:	4638      	mov	r0, r7
 80083d2:	4629      	mov	r1, r5
 80083d4:	f7f8 fb54 	bl	8000a80 <__aeabi_dcmpeq>
 80083d8:	b108      	cbz	r0, 80083de <_svfprintf_r+0x8a6>
 80083da:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80083dc:	9324      	str	r3, [sp, #144]	; 0x90
 80083de:	2230      	movs	r2, #48	; 0x30
 80083e0:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80083e2:	9909      	ldr	r1, [sp, #36]	; 0x24
 80083e4:	4299      	cmp	r1, r3
 80083e6:	d9d5      	bls.n	8008394 <_svfprintf_r+0x85c>
 80083e8:	1c59      	adds	r1, r3, #1
 80083ea:	9124      	str	r1, [sp, #144]	; 0x90
 80083ec:	701a      	strb	r2, [r3, #0]
 80083ee:	e7f7      	b.n	80083e0 <_svfprintf_r+0x8a8>
 80083f0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80083f2:	2b46      	cmp	r3, #70	; 0x46
 80083f4:	f47f ae54 	bne.w	80080a0 <_svfprintf_r+0x568>
 80083f8:	9a07      	ldr	r2, [sp, #28]
 80083fa:	f008 0301 	and.w	r3, r8, #1
 80083fe:	2d00      	cmp	r5, #0
 8008400:	ea43 0302 	orr.w	r3, r3, r2
 8008404:	dd1a      	ble.n	800843c <_svfprintf_r+0x904>
 8008406:	2b00      	cmp	r3, #0
 8008408:	d034      	beq.n	8008474 <_svfprintf_r+0x93c>
 800840a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800840c:	18eb      	adds	r3, r5, r3
 800840e:	441a      	add	r2, r3
 8008410:	9207      	str	r2, [sp, #28]
 8008412:	2366      	movs	r3, #102	; 0x66
 8008414:	930a      	str	r3, [sp, #40]	; 0x28
 8008416:	e033      	b.n	8008480 <_svfprintf_r+0x948>
 8008418:	f813 6b01 	ldrb.w	r6, [r3], #1
 800841c:	f802 6b01 	strb.w	r6, [r2], #1
 8008420:	e675      	b.n	800810e <_svfprintf_r+0x5d6>
 8008422:	b941      	cbnz	r1, 8008436 <_svfprintf_r+0x8fe>
 8008424:	2230      	movs	r2, #48	; 0x30
 8008426:	f88d 208a 	strb.w	r2, [sp, #138]	; 0x8a
 800842a:	f10d 028b 	add.w	r2, sp, #139	; 0x8b
 800842e:	3330      	adds	r3, #48	; 0x30
 8008430:	f802 3b01 	strb.w	r3, [r2], #1
 8008434:	e677      	b.n	8008126 <_svfprintf_r+0x5ee>
 8008436:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 800843a:	e7f8      	b.n	800842e <_svfprintf_r+0x8f6>
 800843c:	b1e3      	cbz	r3, 8008478 <_svfprintf_r+0x940>
 800843e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008440:	9a07      	ldr	r2, [sp, #28]
 8008442:	3301      	adds	r3, #1
 8008444:	e7e3      	b.n	800840e <_svfprintf_r+0x8d6>
 8008446:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008448:	429d      	cmp	r5, r3
 800844a:	db07      	blt.n	800845c <_svfprintf_r+0x924>
 800844c:	f018 0f01 	tst.w	r8, #1
 8008450:	d02b      	beq.n	80084aa <_svfprintf_r+0x972>
 8008452:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008454:	18eb      	adds	r3, r5, r3
 8008456:	9307      	str	r3, [sp, #28]
 8008458:	2367      	movs	r3, #103	; 0x67
 800845a:	e7db      	b.n	8008414 <_svfprintf_r+0x8dc>
 800845c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800845e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008460:	2d00      	cmp	r5, #0
 8008462:	4413      	add	r3, r2
 8008464:	9307      	str	r3, [sp, #28]
 8008466:	dcf7      	bgt.n	8008458 <_svfprintf_r+0x920>
 8008468:	9a07      	ldr	r2, [sp, #28]
 800846a:	f1c5 0301 	rsb	r3, r5, #1
 800846e:	441a      	add	r2, r3
 8008470:	9207      	str	r2, [sp, #28]
 8008472:	e7f1      	b.n	8008458 <_svfprintf_r+0x920>
 8008474:	9507      	str	r5, [sp, #28]
 8008476:	e7cc      	b.n	8008412 <_svfprintf_r+0x8da>
 8008478:	2366      	movs	r3, #102	; 0x66
 800847a:	930a      	str	r3, [sp, #40]	; 0x28
 800847c:	2301      	movs	r3, #1
 800847e:	9307      	str	r3, [sp, #28]
 8008480:	f418 6380 	ands.w	r3, r8, #1024	; 0x400
 8008484:	930c      	str	r3, [sp, #48]	; 0x30
 8008486:	d021      	beq.n	80084cc <_svfprintf_r+0x994>
 8008488:	2600      	movs	r6, #0
 800848a:	2d00      	cmp	r5, #0
 800848c:	960c      	str	r6, [sp, #48]	; 0x30
 800848e:	f77f ae61 	ble.w	8008154 <_svfprintf_r+0x61c>
 8008492:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008494:	781b      	ldrb	r3, [r3, #0]
 8008496:	2bff      	cmp	r3, #255	; 0xff
 8008498:	d109      	bne.n	80084ae <_svfprintf_r+0x976>
 800849a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800849c:	9a07      	ldr	r2, [sp, #28]
 800849e:	9915      	ldr	r1, [sp, #84]	; 0x54
 80084a0:	4433      	add	r3, r6
 80084a2:	fb01 2303 	mla	r3, r1, r3, r2
 80084a6:	9307      	str	r3, [sp, #28]
 80084a8:	e654      	b.n	8008154 <_svfprintf_r+0x61c>
 80084aa:	9507      	str	r5, [sp, #28]
 80084ac:	e7d4      	b.n	8008458 <_svfprintf_r+0x920>
 80084ae:	42ab      	cmp	r3, r5
 80084b0:	daf3      	bge.n	800849a <_svfprintf_r+0x962>
 80084b2:	1aed      	subs	r5, r5, r3
 80084b4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80084b6:	785b      	ldrb	r3, [r3, #1]
 80084b8:	b133      	cbz	r3, 80084c8 <_svfprintf_r+0x990>
 80084ba:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80084bc:	3301      	adds	r3, #1
 80084be:	930c      	str	r3, [sp, #48]	; 0x30
 80084c0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80084c2:	3301      	adds	r3, #1
 80084c4:	930d      	str	r3, [sp, #52]	; 0x34
 80084c6:	e7e4      	b.n	8008492 <_svfprintf_r+0x95a>
 80084c8:	3601      	adds	r6, #1
 80084ca:	e7e2      	b.n	8008492 <_svfprintf_r+0x95a>
 80084cc:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 80084ce:	e641      	b.n	8008154 <_svfprintf_r+0x61c>
 80084d0:	1d33      	adds	r3, r6, #4
 80084d2:	f018 0f20 	tst.w	r8, #32
 80084d6:	930b      	str	r3, [sp, #44]	; 0x2c
 80084d8:	d00a      	beq.n	80084f0 <_svfprintf_r+0x9b8>
 80084da:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80084dc:	6833      	ldr	r3, [r6, #0]
 80084de:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80084e0:	17d2      	asrs	r2, r2, #31
 80084e2:	e9c3 1200 	strd	r1, r2, [r3]
 80084e6:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 80084e8:	f8dd a038 	ldr.w	sl, [sp, #56]	; 0x38
 80084ec:	f7ff bb60 	b.w	8007bb0 <_svfprintf_r+0x78>
 80084f0:	f018 0f10 	tst.w	r8, #16
 80084f4:	d003      	beq.n	80084fe <_svfprintf_r+0x9c6>
 80084f6:	6833      	ldr	r3, [r6, #0]
 80084f8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80084fa:	601a      	str	r2, [r3, #0]
 80084fc:	e7f3      	b.n	80084e6 <_svfprintf_r+0x9ae>
 80084fe:	f018 0f40 	tst.w	r8, #64	; 0x40
 8008502:	d003      	beq.n	800850c <_svfprintf_r+0x9d4>
 8008504:	6833      	ldr	r3, [r6, #0]
 8008506:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008508:	801a      	strh	r2, [r3, #0]
 800850a:	e7ec      	b.n	80084e6 <_svfprintf_r+0x9ae>
 800850c:	f418 7f00 	tst.w	r8, #512	; 0x200
 8008510:	d0f1      	beq.n	80084f6 <_svfprintf_r+0x9be>
 8008512:	6833      	ldr	r3, [r6, #0]
 8008514:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008516:	701a      	strb	r2, [r3, #0]
 8008518:	e7e5      	b.n	80084e6 <_svfprintf_r+0x9ae>
 800851a:	f048 0810 	orr.w	r8, r8, #16
 800851e:	f018 0320 	ands.w	r3, r8, #32
 8008522:	d020      	beq.n	8008566 <_svfprintf_r+0xa2e>
 8008524:	1df3      	adds	r3, r6, #7
 8008526:	f023 0307 	bic.w	r3, r3, #7
 800852a:	461a      	mov	r2, r3
 800852c:	f852 6b08 	ldr.w	r6, [r2], #8
 8008530:	685f      	ldr	r7, [r3, #4]
 8008532:	920b      	str	r2, [sp, #44]	; 0x2c
 8008534:	2300      	movs	r3, #0
 8008536:	f428 6880 	bic.w	r8, r8, #1024	; 0x400
 800853a:	2200      	movs	r2, #0
 800853c:	f88d 207b 	strb.w	r2, [sp, #123]	; 0x7b
 8008540:	9a07      	ldr	r2, [sp, #28]
 8008542:	3201      	adds	r2, #1
 8008544:	f000 8495 	beq.w	8008e72 <_svfprintf_r+0x133a>
 8008548:	f028 0280 	bic.w	r2, r8, #128	; 0x80
 800854c:	9208      	str	r2, [sp, #32]
 800854e:	ea56 0207 	orrs.w	r2, r6, r7
 8008552:	f040 8494 	bne.w	8008e7e <_svfprintf_r+0x1346>
 8008556:	9a07      	ldr	r2, [sp, #28]
 8008558:	2a00      	cmp	r2, #0
 800855a:	f000 80fb 	beq.w	8008754 <_svfprintf_r+0xc1c>
 800855e:	2b01      	cmp	r3, #1
 8008560:	f040 8490 	bne.w	8008e84 <_svfprintf_r+0x134c>
 8008564:	e09f      	b.n	80086a6 <_svfprintf_r+0xb6e>
 8008566:	4632      	mov	r2, r6
 8008568:	f852 6b04 	ldr.w	r6, [r2], #4
 800856c:	f018 0710 	ands.w	r7, r8, #16
 8008570:	920b      	str	r2, [sp, #44]	; 0x2c
 8008572:	d001      	beq.n	8008578 <_svfprintf_r+0xa40>
 8008574:	461f      	mov	r7, r3
 8008576:	e7dd      	b.n	8008534 <_svfprintf_r+0x9fc>
 8008578:	f018 0340 	ands.w	r3, r8, #64	; 0x40
 800857c:	d001      	beq.n	8008582 <_svfprintf_r+0xa4a>
 800857e:	b2b6      	uxth	r6, r6
 8008580:	e7d8      	b.n	8008534 <_svfprintf_r+0x9fc>
 8008582:	f418 7700 	ands.w	r7, r8, #512	; 0x200
 8008586:	d0d5      	beq.n	8008534 <_svfprintf_r+0x9fc>
 8008588:	b2f6      	uxtb	r6, r6
 800858a:	e7f3      	b.n	8008574 <_svfprintf_r+0xa3c>
 800858c:	4633      	mov	r3, r6
 800858e:	f853 6b04 	ldr.w	r6, [r3], #4
 8008592:	2278      	movs	r2, #120	; 0x78
 8008594:	930b      	str	r3, [sp, #44]	; 0x2c
 8008596:	2330      	movs	r3, #48	; 0x30
 8008598:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 800859c:	4ba6      	ldr	r3, [pc, #664]	; (8008838 <_svfprintf_r+0xd00>)
 800859e:	2700      	movs	r7, #0
 80085a0:	931a      	str	r3, [sp, #104]	; 0x68
 80085a2:	f048 0802 	orr.w	r8, r8, #2
 80085a6:	2302      	movs	r3, #2
 80085a8:	f88d 207d 	strb.w	r2, [sp, #125]	; 0x7d
 80085ac:	920a      	str	r2, [sp, #40]	; 0x28
 80085ae:	e7c4      	b.n	800853a <_svfprintf_r+0xa02>
 80085b0:	4633      	mov	r3, r6
 80085b2:	2500      	movs	r5, #0
 80085b4:	f853 ab04 	ldr.w	sl, [r3], #4
 80085b8:	f88d 507b 	strb.w	r5, [sp, #123]	; 0x7b
 80085bc:	930b      	str	r3, [sp, #44]	; 0x2c
 80085be:	9b07      	ldr	r3, [sp, #28]
 80085c0:	1c58      	adds	r0, r3, #1
 80085c2:	d010      	beq.n	80085e6 <_svfprintf_r+0xaae>
 80085c4:	461a      	mov	r2, r3
 80085c6:	4629      	mov	r1, r5
 80085c8:	4650      	mov	r0, sl
 80085ca:	f7fe febf 	bl	800734c <memchr>
 80085ce:	9008      	str	r0, [sp, #32]
 80085d0:	2800      	cmp	r0, #0
 80085d2:	f000 80d6 	beq.w	8008782 <_svfprintf_r+0xc4a>
 80085d6:	eba0 030a 	sub.w	r3, r0, sl
 80085da:	462f      	mov	r7, r5
 80085dc:	462e      	mov	r6, r5
 80085de:	e9cd 3507 	strd	r3, r5, [sp, #28]
 80085e2:	950c      	str	r5, [sp, #48]	; 0x30
 80085e4:	e5be      	b.n	8008164 <_svfprintf_r+0x62c>
 80085e6:	4650      	mov	r0, sl
 80085e8:	f7f7 fe1e 	bl	8000228 <strlen>
 80085ec:	e9cd 0507 	strd	r0, r5, [sp, #28]
 80085f0:	e46a      	b.n	8007ec8 <_svfprintf_r+0x390>
 80085f2:	f048 0810 	orr.w	r8, r8, #16
 80085f6:	f018 0320 	ands.w	r3, r8, #32
 80085fa:	d009      	beq.n	8008610 <_svfprintf_r+0xad8>
 80085fc:	1df3      	adds	r3, r6, #7
 80085fe:	f023 0307 	bic.w	r3, r3, #7
 8008602:	461a      	mov	r2, r3
 8008604:	f852 6b08 	ldr.w	r6, [r2], #8
 8008608:	685f      	ldr	r7, [r3, #4]
 800860a:	920b      	str	r2, [sp, #44]	; 0x2c
 800860c:	2301      	movs	r3, #1
 800860e:	e794      	b.n	800853a <_svfprintf_r+0xa02>
 8008610:	4632      	mov	r2, r6
 8008612:	f852 6b04 	ldr.w	r6, [r2], #4
 8008616:	f018 0710 	ands.w	r7, r8, #16
 800861a:	920b      	str	r2, [sp, #44]	; 0x2c
 800861c:	d001      	beq.n	8008622 <_svfprintf_r+0xaea>
 800861e:	461f      	mov	r7, r3
 8008620:	e7f4      	b.n	800860c <_svfprintf_r+0xad4>
 8008622:	f018 0340 	ands.w	r3, r8, #64	; 0x40
 8008626:	d001      	beq.n	800862c <_svfprintf_r+0xaf4>
 8008628:	b2b6      	uxth	r6, r6
 800862a:	e7ef      	b.n	800860c <_svfprintf_r+0xad4>
 800862c:	f418 7700 	ands.w	r7, r8, #512	; 0x200
 8008630:	d0ec      	beq.n	800860c <_svfprintf_r+0xad4>
 8008632:	b2f6      	uxtb	r6, r6
 8008634:	e7f3      	b.n	800861e <_svfprintf_r+0xae6>
 8008636:	4b81      	ldr	r3, [pc, #516]	; (800883c <_svfprintf_r+0xd04>)
 8008638:	931a      	str	r3, [sp, #104]	; 0x68
 800863a:	f018 0320 	ands.w	r3, r8, #32
 800863e:	d01b      	beq.n	8008678 <_svfprintf_r+0xb40>
 8008640:	1df3      	adds	r3, r6, #7
 8008642:	f023 0307 	bic.w	r3, r3, #7
 8008646:	461a      	mov	r2, r3
 8008648:	f852 6b08 	ldr.w	r6, [r2], #8
 800864c:	685f      	ldr	r7, [r3, #4]
 800864e:	920b      	str	r2, [sp, #44]	; 0x2c
 8008650:	f018 0f01 	tst.w	r8, #1
 8008654:	d00a      	beq.n	800866c <_svfprintf_r+0xb34>
 8008656:	ea56 0307 	orrs.w	r3, r6, r7
 800865a:	d007      	beq.n	800866c <_svfprintf_r+0xb34>
 800865c:	2330      	movs	r3, #48	; 0x30
 800865e:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 8008662:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008664:	f048 0802 	orr.w	r8, r8, #2
 8008668:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 800866c:	2302      	movs	r3, #2
 800866e:	f428 6880 	bic.w	r8, r8, #1024	; 0x400
 8008672:	e762      	b.n	800853a <_svfprintf_r+0xa02>
 8008674:	4b70      	ldr	r3, [pc, #448]	; (8008838 <_svfprintf_r+0xd00>)
 8008676:	e7df      	b.n	8008638 <_svfprintf_r+0xb00>
 8008678:	4632      	mov	r2, r6
 800867a:	f852 6b04 	ldr.w	r6, [r2], #4
 800867e:	f018 0710 	ands.w	r7, r8, #16
 8008682:	920b      	str	r2, [sp, #44]	; 0x2c
 8008684:	d001      	beq.n	800868a <_svfprintf_r+0xb52>
 8008686:	461f      	mov	r7, r3
 8008688:	e7e2      	b.n	8008650 <_svfprintf_r+0xb18>
 800868a:	f018 0340 	ands.w	r3, r8, #64	; 0x40
 800868e:	d001      	beq.n	8008694 <_svfprintf_r+0xb5c>
 8008690:	b2b6      	uxth	r6, r6
 8008692:	e7dd      	b.n	8008650 <_svfprintf_r+0xb18>
 8008694:	f418 7700 	ands.w	r7, r8, #512	; 0x200
 8008698:	d0da      	beq.n	8008650 <_svfprintf_r+0xb18>
 800869a:	b2f6      	uxtb	r6, r6
 800869c:	e7f3      	b.n	8008686 <_svfprintf_r+0xb4e>
 800869e:	2e0a      	cmp	r6, #10
 80086a0:	f177 0300 	sbcs.w	r3, r7, #0
 80086a4:	d206      	bcs.n	80086b4 <_svfprintf_r+0xb7c>
 80086a6:	3630      	adds	r6, #48	; 0x30
 80086a8:	f88d 6147 	strb.w	r6, [sp, #327]	; 0x147
 80086ac:	f20d 1a47 	addw	sl, sp, #327	; 0x147
 80086b0:	f000 bc04 	b.w	8008ebc <_svfprintf_r+0x1384>
 80086b4:	2300      	movs	r3, #0
 80086b6:	9309      	str	r3, [sp, #36]	; 0x24
 80086b8:	9b08      	ldr	r3, [sp, #32]
 80086ba:	ad52      	add	r5, sp, #328	; 0x148
 80086bc:	f403 6880 	and.w	r8, r3, #1024	; 0x400
 80086c0:	220a      	movs	r2, #10
 80086c2:	2300      	movs	r3, #0
 80086c4:	4630      	mov	r0, r6
 80086c6:	4639      	mov	r1, r7
 80086c8:	f7f8 fa4a 	bl	8000b60 <__aeabi_uldivmod>
 80086cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80086ce:	3230      	adds	r2, #48	; 0x30
 80086d0:	3301      	adds	r3, #1
 80086d2:	f105 3aff 	add.w	sl, r5, #4294967295
 80086d6:	f805 2c01 	strb.w	r2, [r5, #-1]
 80086da:	9309      	str	r3, [sp, #36]	; 0x24
 80086dc:	f1b8 0f00 	cmp.w	r8, #0
 80086e0:	d019      	beq.n	8008716 <_svfprintf_r+0xbde>
 80086e2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80086e4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80086e6:	781b      	ldrb	r3, [r3, #0]
 80086e8:	429a      	cmp	r2, r3
 80086ea:	d114      	bne.n	8008716 <_svfprintf_r+0xbde>
 80086ec:	2aff      	cmp	r2, #255	; 0xff
 80086ee:	d012      	beq.n	8008716 <_svfprintf_r+0xbde>
 80086f0:	2e0a      	cmp	r6, #10
 80086f2:	f177 0300 	sbcs.w	r3, r7, #0
 80086f6:	d30e      	bcc.n	8008716 <_svfprintf_r+0xbde>
 80086f8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80086fa:	9918      	ldr	r1, [sp, #96]	; 0x60
 80086fc:	ebaa 0a03 	sub.w	sl, sl, r3
 8008700:	461a      	mov	r2, r3
 8008702:	4650      	mov	r0, sl
 8008704:	f7ff fa05 	bl	8007b12 <strncpy>
 8008708:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800870a:	785d      	ldrb	r5, [r3, #1]
 800870c:	b195      	cbz	r5, 8008734 <_svfprintf_r+0xbfc>
 800870e:	3301      	adds	r3, #1
 8008710:	930d      	str	r3, [sp, #52]	; 0x34
 8008712:	2300      	movs	r3, #0
 8008714:	9309      	str	r3, [sp, #36]	; 0x24
 8008716:	2300      	movs	r3, #0
 8008718:	220a      	movs	r2, #10
 800871a:	4630      	mov	r0, r6
 800871c:	4639      	mov	r1, r7
 800871e:	f7f8 fa1f 	bl	8000b60 <__aeabi_uldivmod>
 8008722:	2e0a      	cmp	r6, #10
 8008724:	f177 0300 	sbcs.w	r3, r7, #0
 8008728:	f0c0 83c8 	bcc.w	8008ebc <_svfprintf_r+0x1384>
 800872c:	4606      	mov	r6, r0
 800872e:	460f      	mov	r7, r1
 8008730:	4655      	mov	r5, sl
 8008732:	e7c5      	b.n	80086c0 <_svfprintf_r+0xb88>
 8008734:	9509      	str	r5, [sp, #36]	; 0x24
 8008736:	e7ee      	b.n	8008716 <_svfprintf_r+0xbde>
 8008738:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800873a:	f006 030f 	and.w	r3, r6, #15
 800873e:	5cd3      	ldrb	r3, [r2, r3]
 8008740:	0936      	lsrs	r6, r6, #4
 8008742:	ea46 7607 	orr.w	r6, r6, r7, lsl #28
 8008746:	093f      	lsrs	r7, r7, #4
 8008748:	f80a 3d01 	strb.w	r3, [sl, #-1]!
 800874c:	ea56 0307 	orrs.w	r3, r6, r7
 8008750:	d1f2      	bne.n	8008738 <_svfprintf_r+0xc00>
 8008752:	e3b3      	b.n	8008ebc <_svfprintf_r+0x1384>
 8008754:	b933      	cbnz	r3, 8008764 <_svfprintf_r+0xc2c>
 8008756:	f018 0f01 	tst.w	r8, #1
 800875a:	d003      	beq.n	8008764 <_svfprintf_r+0xc2c>
 800875c:	2330      	movs	r3, #48	; 0x30
 800875e:	f88d 3147 	strb.w	r3, [sp, #327]	; 0x147
 8008762:	e7a3      	b.n	80086ac <_svfprintf_r+0xb74>
 8008764:	f50d 7aa4 	add.w	sl, sp, #328	; 0x148
 8008768:	e3a8      	b.n	8008ebc <_svfprintf_r+0x1384>
 800876a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800876c:	2b00      	cmp	r3, #0
 800876e:	f000 8375 	beq.w	8008e5c <_svfprintf_r+0x1324>
 8008772:	2000      	movs	r0, #0
 8008774:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 8008778:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 800877c:	960b      	str	r6, [sp, #44]	; 0x2c
 800877e:	f7ff bb36 	b.w	8007dee <_svfprintf_r+0x2b6>
 8008782:	9f08      	ldr	r7, [sp, #32]
 8008784:	f7ff bba1 	b.w	8007eca <_svfprintf_r+0x392>
 8008788:	2010      	movs	r0, #16
 800878a:	2a07      	cmp	r2, #7
 800878c:	4403      	add	r3, r0
 800878e:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 8008792:	6060      	str	r0, [r4, #4]
 8008794:	dd08      	ble.n	80087a8 <_svfprintf_r+0xc70>
 8008796:	4659      	mov	r1, fp
 8008798:	4648      	mov	r0, r9
 800879a:	aa26      	add	r2, sp, #152	; 0x98
 800879c:	f001 fda2 	bl	800a2e4 <__ssprint_r>
 80087a0:	2800      	cmp	r0, #0
 80087a2:	f040 8339 	bne.w	8008e18 <_svfprintf_r+0x12e0>
 80087a6:	a929      	add	r1, sp, #164	; 0xa4
 80087a8:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80087aa:	460c      	mov	r4, r1
 80087ac:	3b10      	subs	r3, #16
 80087ae:	9316      	str	r3, [sp, #88]	; 0x58
 80087b0:	e4f4      	b.n	800819c <_svfprintf_r+0x664>
 80087b2:	460c      	mov	r4, r1
 80087b4:	e50e      	b.n	80081d4 <_svfprintf_r+0x69c>
 80087b6:	4659      	mov	r1, fp
 80087b8:	4648      	mov	r0, r9
 80087ba:	aa26      	add	r2, sp, #152	; 0x98
 80087bc:	f001 fd92 	bl	800a2e4 <__ssprint_r>
 80087c0:	2800      	cmp	r0, #0
 80087c2:	f040 8329 	bne.w	8008e18 <_svfprintf_r+0x12e0>
 80087c6:	ac29      	add	r4, sp, #164	; 0xa4
 80087c8:	e516      	b.n	80081f8 <_svfprintf_r+0x6c0>
 80087ca:	4659      	mov	r1, fp
 80087cc:	4648      	mov	r0, r9
 80087ce:	aa26      	add	r2, sp, #152	; 0x98
 80087d0:	f001 fd88 	bl	800a2e4 <__ssprint_r>
 80087d4:	2800      	cmp	r0, #0
 80087d6:	f040 831f 	bne.w	8008e18 <_svfprintf_r+0x12e0>
 80087da:	ac29      	add	r4, sp, #164	; 0xa4
 80087dc:	e51c      	b.n	8008218 <_svfprintf_r+0x6e0>
 80087de:	2010      	movs	r0, #16
 80087e0:	2a07      	cmp	r2, #7
 80087e2:	4403      	add	r3, r0
 80087e4:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 80087e8:	6060      	str	r0, [r4, #4]
 80087ea:	dd08      	ble.n	80087fe <_svfprintf_r+0xcc6>
 80087ec:	4659      	mov	r1, fp
 80087ee:	4648      	mov	r0, r9
 80087f0:	aa26      	add	r2, sp, #152	; 0x98
 80087f2:	f001 fd77 	bl	800a2e4 <__ssprint_r>
 80087f6:	2800      	cmp	r0, #0
 80087f8:	f040 830e 	bne.w	8008e18 <_svfprintf_r+0x12e0>
 80087fc:	a929      	add	r1, sp, #164	; 0xa4
 80087fe:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8008800:	460c      	mov	r4, r1
 8008802:	3b10      	subs	r3, #16
 8008804:	9316      	str	r3, [sp, #88]	; 0x58
 8008806:	e510      	b.n	800822a <_svfprintf_r+0x6f2>
 8008808:	460c      	mov	r4, r1
 800880a:	e52a      	b.n	8008262 <_svfprintf_r+0x72a>
 800880c:	2010      	movs	r0, #16
 800880e:	2b07      	cmp	r3, #7
 8008810:	4402      	add	r2, r0
 8008812:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8008816:	6060      	str	r0, [r4, #4]
 8008818:	dd08      	ble.n	800882c <_svfprintf_r+0xcf4>
 800881a:	4659      	mov	r1, fp
 800881c:	4648      	mov	r0, r9
 800881e:	aa26      	add	r2, sp, #152	; 0x98
 8008820:	f001 fd60 	bl	800a2e4 <__ssprint_r>
 8008824:	2800      	cmp	r0, #0
 8008826:	f040 82f7 	bne.w	8008e18 <_svfprintf_r+0x12e0>
 800882a:	a929      	add	r1, sp, #164	; 0xa4
 800882c:	460c      	mov	r4, r1
 800882e:	3f10      	subs	r7, #16
 8008830:	e51b      	b.n	800826a <_svfprintf_r+0x732>
 8008832:	460c      	mov	r4, r1
 8008834:	e542      	b.n	80082bc <_svfprintf_r+0x784>
 8008836:	bf00      	nop
 8008838:	0800a844 	.word	0x0800a844
 800883c:	0800a855 	.word	0x0800a855
 8008840:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008842:	2b65      	cmp	r3, #101	; 0x65
 8008844:	f340 8230 	ble.w	8008ca8 <_svfprintf_r+0x1170>
 8008848:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800884c:	2200      	movs	r2, #0
 800884e:	2300      	movs	r3, #0
 8008850:	f7f8 f916 	bl	8000a80 <__aeabi_dcmpeq>
 8008854:	2800      	cmp	r0, #0
 8008856:	d068      	beq.n	800892a <_svfprintf_r+0xdf2>
 8008858:	4b6d      	ldr	r3, [pc, #436]	; (8008a10 <_svfprintf_r+0xed8>)
 800885a:	6023      	str	r3, [r4, #0]
 800885c:	2301      	movs	r3, #1
 800885e:	441f      	add	r7, r3
 8008860:	6063      	str	r3, [r4, #4]
 8008862:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008864:	9728      	str	r7, [sp, #160]	; 0xa0
 8008866:	3301      	adds	r3, #1
 8008868:	2b07      	cmp	r3, #7
 800886a:	9327      	str	r3, [sp, #156]	; 0x9c
 800886c:	dc37      	bgt.n	80088de <_svfprintf_r+0xda6>
 800886e:	3408      	adds	r4, #8
 8008870:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008872:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008874:	4293      	cmp	r3, r2
 8008876:	db03      	blt.n	8008880 <_svfprintf_r+0xd48>
 8008878:	f018 0f01 	tst.w	r8, #1
 800887c:	f43f ad30 	beq.w	80082e0 <_svfprintf_r+0x7a8>
 8008880:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008882:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008884:	6023      	str	r3, [r4, #0]
 8008886:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008888:	6063      	str	r3, [r4, #4]
 800888a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800888c:	4413      	add	r3, r2
 800888e:	9328      	str	r3, [sp, #160]	; 0xa0
 8008890:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008892:	3301      	adds	r3, #1
 8008894:	2b07      	cmp	r3, #7
 8008896:	9327      	str	r3, [sp, #156]	; 0x9c
 8008898:	dc2b      	bgt.n	80088f2 <_svfprintf_r+0xdba>
 800889a:	3408      	adds	r4, #8
 800889c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800889e:	1e5d      	subs	r5, r3, #1
 80088a0:	2d00      	cmp	r5, #0
 80088a2:	f77f ad1d 	ble.w	80082e0 <_svfprintf_r+0x7a8>
 80088a6:	2710      	movs	r7, #16
 80088a8:	4e5a      	ldr	r6, [pc, #360]	; (8008a14 <_svfprintf_r+0xedc>)
 80088aa:	2d10      	cmp	r5, #16
 80088ac:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80088b0:	f104 0108 	add.w	r1, r4, #8
 80088b4:	f103 0301 	add.w	r3, r3, #1
 80088b8:	6026      	str	r6, [r4, #0]
 80088ba:	dc24      	bgt.n	8008906 <_svfprintf_r+0xdce>
 80088bc:	6065      	str	r5, [r4, #4]
 80088be:	2b07      	cmp	r3, #7
 80088c0:	4415      	add	r5, r2
 80088c2:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 80088c6:	f340 8286 	ble.w	8008dd6 <_svfprintf_r+0x129e>
 80088ca:	4659      	mov	r1, fp
 80088cc:	4648      	mov	r0, r9
 80088ce:	aa26      	add	r2, sp, #152	; 0x98
 80088d0:	f001 fd08 	bl	800a2e4 <__ssprint_r>
 80088d4:	2800      	cmp	r0, #0
 80088d6:	f040 829f 	bne.w	8008e18 <_svfprintf_r+0x12e0>
 80088da:	ac29      	add	r4, sp, #164	; 0xa4
 80088dc:	e500      	b.n	80082e0 <_svfprintf_r+0x7a8>
 80088de:	4659      	mov	r1, fp
 80088e0:	4648      	mov	r0, r9
 80088e2:	aa26      	add	r2, sp, #152	; 0x98
 80088e4:	f001 fcfe 	bl	800a2e4 <__ssprint_r>
 80088e8:	2800      	cmp	r0, #0
 80088ea:	f040 8295 	bne.w	8008e18 <_svfprintf_r+0x12e0>
 80088ee:	ac29      	add	r4, sp, #164	; 0xa4
 80088f0:	e7be      	b.n	8008870 <_svfprintf_r+0xd38>
 80088f2:	4659      	mov	r1, fp
 80088f4:	4648      	mov	r0, r9
 80088f6:	aa26      	add	r2, sp, #152	; 0x98
 80088f8:	f001 fcf4 	bl	800a2e4 <__ssprint_r>
 80088fc:	2800      	cmp	r0, #0
 80088fe:	f040 828b 	bne.w	8008e18 <_svfprintf_r+0x12e0>
 8008902:	ac29      	add	r4, sp, #164	; 0xa4
 8008904:	e7ca      	b.n	800889c <_svfprintf_r+0xd64>
 8008906:	3210      	adds	r2, #16
 8008908:	2b07      	cmp	r3, #7
 800890a:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800890e:	6067      	str	r7, [r4, #4]
 8008910:	dd08      	ble.n	8008924 <_svfprintf_r+0xdec>
 8008912:	4659      	mov	r1, fp
 8008914:	4648      	mov	r0, r9
 8008916:	aa26      	add	r2, sp, #152	; 0x98
 8008918:	f001 fce4 	bl	800a2e4 <__ssprint_r>
 800891c:	2800      	cmp	r0, #0
 800891e:	f040 827b 	bne.w	8008e18 <_svfprintf_r+0x12e0>
 8008922:	a929      	add	r1, sp, #164	; 0xa4
 8008924:	460c      	mov	r4, r1
 8008926:	3d10      	subs	r5, #16
 8008928:	e7bf      	b.n	80088aa <_svfprintf_r+0xd72>
 800892a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800892c:	2b00      	cmp	r3, #0
 800892e:	dc73      	bgt.n	8008a18 <_svfprintf_r+0xee0>
 8008930:	4b37      	ldr	r3, [pc, #220]	; (8008a10 <_svfprintf_r+0xed8>)
 8008932:	6023      	str	r3, [r4, #0]
 8008934:	2301      	movs	r3, #1
 8008936:	441f      	add	r7, r3
 8008938:	6063      	str	r3, [r4, #4]
 800893a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800893c:	9728      	str	r7, [sp, #160]	; 0xa0
 800893e:	3301      	adds	r3, #1
 8008940:	2b07      	cmp	r3, #7
 8008942:	9327      	str	r3, [sp, #156]	; 0x9c
 8008944:	dc3d      	bgt.n	80089c2 <_svfprintf_r+0xe8a>
 8008946:	3408      	adds	r4, #8
 8008948:	9909      	ldr	r1, [sp, #36]	; 0x24
 800894a:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800894c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800894e:	430a      	orrs	r2, r1
 8008950:	f008 0101 	and.w	r1, r8, #1
 8008954:	430a      	orrs	r2, r1
 8008956:	f43f acc3 	beq.w	80082e0 <_svfprintf_r+0x7a8>
 800895a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800895c:	6022      	str	r2, [r4, #0]
 800895e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008960:	4413      	add	r3, r2
 8008962:	9328      	str	r3, [sp, #160]	; 0xa0
 8008964:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008966:	6062      	str	r2, [r4, #4]
 8008968:	3301      	adds	r3, #1
 800896a:	2b07      	cmp	r3, #7
 800896c:	9327      	str	r3, [sp, #156]	; 0x9c
 800896e:	dc32      	bgt.n	80089d6 <_svfprintf_r+0xe9e>
 8008970:	3408      	adds	r4, #8
 8008972:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8008974:	2d00      	cmp	r5, #0
 8008976:	da1b      	bge.n	80089b0 <_svfprintf_r+0xe78>
 8008978:	4623      	mov	r3, r4
 800897a:	2710      	movs	r7, #16
 800897c:	4e25      	ldr	r6, [pc, #148]	; (8008a14 <_svfprintf_r+0xedc>)
 800897e:	426d      	negs	r5, r5
 8008980:	2d10      	cmp	r5, #16
 8008982:	e9dd 2127 	ldrd	r2, r1, [sp, #156]	; 0x9c
 8008986:	f104 0408 	add.w	r4, r4, #8
 800898a:	f102 0201 	add.w	r2, r2, #1
 800898e:	601e      	str	r6, [r3, #0]
 8008990:	dc2b      	bgt.n	80089ea <_svfprintf_r+0xeb2>
 8008992:	605d      	str	r5, [r3, #4]
 8008994:	2a07      	cmp	r2, #7
 8008996:	440d      	add	r5, r1
 8008998:	e9cd 2527 	strd	r2, r5, [sp, #156]	; 0x9c
 800899c:	dd08      	ble.n	80089b0 <_svfprintf_r+0xe78>
 800899e:	4659      	mov	r1, fp
 80089a0:	4648      	mov	r0, r9
 80089a2:	aa26      	add	r2, sp, #152	; 0x98
 80089a4:	f001 fc9e 	bl	800a2e4 <__ssprint_r>
 80089a8:	2800      	cmp	r0, #0
 80089aa:	f040 8235 	bne.w	8008e18 <_svfprintf_r+0x12e0>
 80089ae:	ac29      	add	r4, sp, #164	; 0xa4
 80089b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80089b2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80089b4:	6063      	str	r3, [r4, #4]
 80089b6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80089b8:	f8c4 a000 	str.w	sl, [r4]
 80089bc:	4413      	add	r3, r2
 80089be:	9328      	str	r3, [sp, #160]	; 0xa0
 80089c0:	e487      	b.n	80082d2 <_svfprintf_r+0x79a>
 80089c2:	4659      	mov	r1, fp
 80089c4:	4648      	mov	r0, r9
 80089c6:	aa26      	add	r2, sp, #152	; 0x98
 80089c8:	f001 fc8c 	bl	800a2e4 <__ssprint_r>
 80089cc:	2800      	cmp	r0, #0
 80089ce:	f040 8223 	bne.w	8008e18 <_svfprintf_r+0x12e0>
 80089d2:	ac29      	add	r4, sp, #164	; 0xa4
 80089d4:	e7b8      	b.n	8008948 <_svfprintf_r+0xe10>
 80089d6:	4659      	mov	r1, fp
 80089d8:	4648      	mov	r0, r9
 80089da:	aa26      	add	r2, sp, #152	; 0x98
 80089dc:	f001 fc82 	bl	800a2e4 <__ssprint_r>
 80089e0:	2800      	cmp	r0, #0
 80089e2:	f040 8219 	bne.w	8008e18 <_svfprintf_r+0x12e0>
 80089e6:	ac29      	add	r4, sp, #164	; 0xa4
 80089e8:	e7c3      	b.n	8008972 <_svfprintf_r+0xe3a>
 80089ea:	3110      	adds	r1, #16
 80089ec:	2a07      	cmp	r2, #7
 80089ee:	e9cd 2127 	strd	r2, r1, [sp, #156]	; 0x9c
 80089f2:	605f      	str	r7, [r3, #4]
 80089f4:	dd08      	ble.n	8008a08 <_svfprintf_r+0xed0>
 80089f6:	4659      	mov	r1, fp
 80089f8:	4648      	mov	r0, r9
 80089fa:	aa26      	add	r2, sp, #152	; 0x98
 80089fc:	f001 fc72 	bl	800a2e4 <__ssprint_r>
 8008a00:	2800      	cmp	r0, #0
 8008a02:	f040 8209 	bne.w	8008e18 <_svfprintf_r+0x12e0>
 8008a06:	ac29      	add	r4, sp, #164	; 0xa4
 8008a08:	4623      	mov	r3, r4
 8008a0a:	3d10      	subs	r5, #16
 8008a0c:	e7b8      	b.n	8008980 <_svfprintf_r+0xe48>
 8008a0e:	bf00      	nop
 8008a10:	0800a669 	.word	0x0800a669
 8008a14:	0800a876 	.word	0x0800a876
 8008a18:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008a1a:	42ab      	cmp	r3, r5
 8008a1c:	bfa8      	it	ge
 8008a1e:	462b      	movge	r3, r5
 8008a20:	2b00      	cmp	r3, #0
 8008a22:	9307      	str	r3, [sp, #28]
 8008a24:	dd0a      	ble.n	8008a3c <_svfprintf_r+0xf04>
 8008a26:	441f      	add	r7, r3
 8008a28:	e9c4 a300 	strd	sl, r3, [r4]
 8008a2c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008a2e:	9728      	str	r7, [sp, #160]	; 0xa0
 8008a30:	3301      	adds	r3, #1
 8008a32:	2b07      	cmp	r3, #7
 8008a34:	9327      	str	r3, [sp, #156]	; 0x9c
 8008a36:	f300 8085 	bgt.w	8008b44 <_svfprintf_r+0x100c>
 8008a3a:	3408      	adds	r4, #8
 8008a3c:	9b07      	ldr	r3, [sp, #28]
 8008a3e:	2b00      	cmp	r3, #0
 8008a40:	bfb4      	ite	lt
 8008a42:	462f      	movlt	r7, r5
 8008a44:	1aef      	subge	r7, r5, r3
 8008a46:	2f00      	cmp	r7, #0
 8008a48:	dd19      	ble.n	8008a7e <_svfprintf_r+0xf46>
 8008a4a:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8008a4e:	4895      	ldr	r0, [pc, #596]	; (8008ca4 <_svfprintf_r+0x116c>)
 8008a50:	2f10      	cmp	r7, #16
 8008a52:	f103 0301 	add.w	r3, r3, #1
 8008a56:	f104 0108 	add.w	r1, r4, #8
 8008a5a:	6020      	str	r0, [r4, #0]
 8008a5c:	dc7c      	bgt.n	8008b58 <_svfprintf_r+0x1020>
 8008a5e:	6067      	str	r7, [r4, #4]
 8008a60:	2b07      	cmp	r3, #7
 8008a62:	4417      	add	r7, r2
 8008a64:	e9cd 3727 	strd	r3, r7, [sp, #156]	; 0x9c
 8008a68:	f340 8089 	ble.w	8008b7e <_svfprintf_r+0x1046>
 8008a6c:	4659      	mov	r1, fp
 8008a6e:	4648      	mov	r0, r9
 8008a70:	aa26      	add	r2, sp, #152	; 0x98
 8008a72:	f001 fc37 	bl	800a2e4 <__ssprint_r>
 8008a76:	2800      	cmp	r0, #0
 8008a78:	f040 81ce 	bne.w	8008e18 <_svfprintf_r+0x12e0>
 8008a7c:	ac29      	add	r4, sp, #164	; 0xa4
 8008a7e:	f418 6f80 	tst.w	r8, #1024	; 0x400
 8008a82:	4455      	add	r5, sl
 8008a84:	d009      	beq.n	8008a9a <_svfprintf_r+0xf62>
 8008a86:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008a88:	2b00      	cmp	r3, #0
 8008a8a:	d17a      	bne.n	8008b82 <_svfprintf_r+0x104a>
 8008a8c:	2e00      	cmp	r6, #0
 8008a8e:	d17a      	bne.n	8008b86 <_svfprintf_r+0x104e>
 8008a90:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008a92:	4453      	add	r3, sl
 8008a94:	429d      	cmp	r5, r3
 8008a96:	bf28      	it	cs
 8008a98:	461d      	movcs	r5, r3
 8008a9a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008a9c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008a9e:	4293      	cmp	r3, r2
 8008aa0:	db02      	blt.n	8008aa8 <_svfprintf_r+0xf70>
 8008aa2:	f018 0f01 	tst.w	r8, #1
 8008aa6:	d00e      	beq.n	8008ac6 <_svfprintf_r+0xf8e>
 8008aa8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008aaa:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008aac:	6023      	str	r3, [r4, #0]
 8008aae:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008ab0:	6063      	str	r3, [r4, #4]
 8008ab2:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008ab4:	4413      	add	r3, r2
 8008ab6:	9328      	str	r3, [sp, #160]	; 0xa0
 8008ab8:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008aba:	3301      	adds	r3, #1
 8008abc:	2b07      	cmp	r3, #7
 8008abe:	9327      	str	r3, [sp, #156]	; 0x9c
 8008ac0:	f300 80db 	bgt.w	8008c7a <_svfprintf_r+0x1142>
 8008ac4:	3408      	adds	r4, #8
 8008ac6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008ac8:	9e20      	ldr	r6, [sp, #128]	; 0x80
 8008aca:	eb0a 0203 	add.w	r2, sl, r3
 8008ace:	1b9e      	subs	r6, r3, r6
 8008ad0:	1b52      	subs	r2, r2, r5
 8008ad2:	4296      	cmp	r6, r2
 8008ad4:	bfa8      	it	ge
 8008ad6:	4616      	movge	r6, r2
 8008ad8:	2e00      	cmp	r6, #0
 8008ada:	dd0b      	ble.n	8008af4 <_svfprintf_r+0xfbc>
 8008adc:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008ade:	e9c4 5600 	strd	r5, r6, [r4]
 8008ae2:	4433      	add	r3, r6
 8008ae4:	9328      	str	r3, [sp, #160]	; 0xa0
 8008ae6:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008ae8:	3301      	adds	r3, #1
 8008aea:	2b07      	cmp	r3, #7
 8008aec:	9327      	str	r3, [sp, #156]	; 0x9c
 8008aee:	f300 80ce 	bgt.w	8008c8e <_svfprintf_r+0x1156>
 8008af2:	3408      	adds	r4, #8
 8008af4:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8008af6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008af8:	2e00      	cmp	r6, #0
 8008afa:	eba3 0505 	sub.w	r5, r3, r5
 8008afe:	bfa8      	it	ge
 8008b00:	1bad      	subge	r5, r5, r6
 8008b02:	2d00      	cmp	r5, #0
 8008b04:	f77f abec 	ble.w	80082e0 <_svfprintf_r+0x7a8>
 8008b08:	2710      	movs	r7, #16
 8008b0a:	4e66      	ldr	r6, [pc, #408]	; (8008ca4 <_svfprintf_r+0x116c>)
 8008b0c:	2d10      	cmp	r5, #16
 8008b0e:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8008b12:	f104 0108 	add.w	r1, r4, #8
 8008b16:	f103 0301 	add.w	r3, r3, #1
 8008b1a:	6026      	str	r6, [r4, #0]
 8008b1c:	f77f aece 	ble.w	80088bc <_svfprintf_r+0xd84>
 8008b20:	3210      	adds	r2, #16
 8008b22:	2b07      	cmp	r3, #7
 8008b24:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8008b28:	6067      	str	r7, [r4, #4]
 8008b2a:	dd08      	ble.n	8008b3e <_svfprintf_r+0x1006>
 8008b2c:	4659      	mov	r1, fp
 8008b2e:	4648      	mov	r0, r9
 8008b30:	aa26      	add	r2, sp, #152	; 0x98
 8008b32:	f001 fbd7 	bl	800a2e4 <__ssprint_r>
 8008b36:	2800      	cmp	r0, #0
 8008b38:	f040 816e 	bne.w	8008e18 <_svfprintf_r+0x12e0>
 8008b3c:	a929      	add	r1, sp, #164	; 0xa4
 8008b3e:	460c      	mov	r4, r1
 8008b40:	3d10      	subs	r5, #16
 8008b42:	e7e3      	b.n	8008b0c <_svfprintf_r+0xfd4>
 8008b44:	4659      	mov	r1, fp
 8008b46:	4648      	mov	r0, r9
 8008b48:	aa26      	add	r2, sp, #152	; 0x98
 8008b4a:	f001 fbcb 	bl	800a2e4 <__ssprint_r>
 8008b4e:	2800      	cmp	r0, #0
 8008b50:	f040 8162 	bne.w	8008e18 <_svfprintf_r+0x12e0>
 8008b54:	ac29      	add	r4, sp, #164	; 0xa4
 8008b56:	e771      	b.n	8008a3c <_svfprintf_r+0xf04>
 8008b58:	2010      	movs	r0, #16
 8008b5a:	2b07      	cmp	r3, #7
 8008b5c:	4402      	add	r2, r0
 8008b5e:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8008b62:	6060      	str	r0, [r4, #4]
 8008b64:	dd08      	ble.n	8008b78 <_svfprintf_r+0x1040>
 8008b66:	4659      	mov	r1, fp
 8008b68:	4648      	mov	r0, r9
 8008b6a:	aa26      	add	r2, sp, #152	; 0x98
 8008b6c:	f001 fbba 	bl	800a2e4 <__ssprint_r>
 8008b70:	2800      	cmp	r0, #0
 8008b72:	f040 8151 	bne.w	8008e18 <_svfprintf_r+0x12e0>
 8008b76:	a929      	add	r1, sp, #164	; 0xa4
 8008b78:	460c      	mov	r4, r1
 8008b7a:	3f10      	subs	r7, #16
 8008b7c:	e765      	b.n	8008a4a <_svfprintf_r+0xf12>
 8008b7e:	460c      	mov	r4, r1
 8008b80:	e77d      	b.n	8008a7e <_svfprintf_r+0xf46>
 8008b82:	2e00      	cmp	r6, #0
 8008b84:	d049      	beq.n	8008c1a <_svfprintf_r+0x10e2>
 8008b86:	3e01      	subs	r6, #1
 8008b88:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8008b8a:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8008b8c:	6023      	str	r3, [r4, #0]
 8008b8e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008b90:	6063      	str	r3, [r4, #4]
 8008b92:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008b94:	4413      	add	r3, r2
 8008b96:	9328      	str	r3, [sp, #160]	; 0xa0
 8008b98:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008b9a:	3301      	adds	r3, #1
 8008b9c:	2b07      	cmp	r3, #7
 8008b9e:	9327      	str	r3, [sp, #156]	; 0x9c
 8008ba0:	dc42      	bgt.n	8008c28 <_svfprintf_r+0x10f0>
 8008ba2:	3408      	adds	r4, #8
 8008ba4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008ba6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008ba8:	4453      	add	r3, sl
 8008baa:	7812      	ldrb	r2, [r2, #0]
 8008bac:	1b5b      	subs	r3, r3, r5
 8008bae:	429a      	cmp	r2, r3
 8008bb0:	bfa8      	it	ge
 8008bb2:	461a      	movge	r2, r3
 8008bb4:	2a00      	cmp	r2, #0
 8008bb6:	9207      	str	r2, [sp, #28]
 8008bb8:	dd0a      	ble.n	8008bd0 <_svfprintf_r+0x1098>
 8008bba:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008bbc:	e9c4 5200 	strd	r5, r2, [r4]
 8008bc0:	4413      	add	r3, r2
 8008bc2:	9328      	str	r3, [sp, #160]	; 0xa0
 8008bc4:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008bc6:	3301      	adds	r3, #1
 8008bc8:	2b07      	cmp	r3, #7
 8008bca:	9327      	str	r3, [sp, #156]	; 0x9c
 8008bcc:	dc36      	bgt.n	8008c3c <_svfprintf_r+0x1104>
 8008bce:	3408      	adds	r4, #8
 8008bd0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008bd2:	781f      	ldrb	r7, [r3, #0]
 8008bd4:	9b07      	ldr	r3, [sp, #28]
 8008bd6:	2b00      	cmp	r3, #0
 8008bd8:	bfa8      	it	ge
 8008bda:	1aff      	subge	r7, r7, r3
 8008bdc:	2f00      	cmp	r7, #0
 8008bde:	dd18      	ble.n	8008c12 <_svfprintf_r+0x10da>
 8008be0:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8008be4:	482f      	ldr	r0, [pc, #188]	; (8008ca4 <_svfprintf_r+0x116c>)
 8008be6:	2f10      	cmp	r7, #16
 8008be8:	f103 0301 	add.w	r3, r3, #1
 8008bec:	f104 0108 	add.w	r1, r4, #8
 8008bf0:	6020      	str	r0, [r4, #0]
 8008bf2:	dc2d      	bgt.n	8008c50 <_svfprintf_r+0x1118>
 8008bf4:	443a      	add	r2, r7
 8008bf6:	2b07      	cmp	r3, #7
 8008bf8:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8008bfc:	6067      	str	r7, [r4, #4]
 8008bfe:	dd3a      	ble.n	8008c76 <_svfprintf_r+0x113e>
 8008c00:	4659      	mov	r1, fp
 8008c02:	4648      	mov	r0, r9
 8008c04:	aa26      	add	r2, sp, #152	; 0x98
 8008c06:	f001 fb6d 	bl	800a2e4 <__ssprint_r>
 8008c0a:	2800      	cmp	r0, #0
 8008c0c:	f040 8104 	bne.w	8008e18 <_svfprintf_r+0x12e0>
 8008c10:	ac29      	add	r4, sp, #164	; 0xa4
 8008c12:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008c14:	781b      	ldrb	r3, [r3, #0]
 8008c16:	441d      	add	r5, r3
 8008c18:	e735      	b.n	8008a86 <_svfprintf_r+0xf4e>
 8008c1a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008c1c:	3b01      	subs	r3, #1
 8008c1e:	930d      	str	r3, [sp, #52]	; 0x34
 8008c20:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008c22:	3b01      	subs	r3, #1
 8008c24:	930c      	str	r3, [sp, #48]	; 0x30
 8008c26:	e7af      	b.n	8008b88 <_svfprintf_r+0x1050>
 8008c28:	4659      	mov	r1, fp
 8008c2a:	4648      	mov	r0, r9
 8008c2c:	aa26      	add	r2, sp, #152	; 0x98
 8008c2e:	f001 fb59 	bl	800a2e4 <__ssprint_r>
 8008c32:	2800      	cmp	r0, #0
 8008c34:	f040 80f0 	bne.w	8008e18 <_svfprintf_r+0x12e0>
 8008c38:	ac29      	add	r4, sp, #164	; 0xa4
 8008c3a:	e7b3      	b.n	8008ba4 <_svfprintf_r+0x106c>
 8008c3c:	4659      	mov	r1, fp
 8008c3e:	4648      	mov	r0, r9
 8008c40:	aa26      	add	r2, sp, #152	; 0x98
 8008c42:	f001 fb4f 	bl	800a2e4 <__ssprint_r>
 8008c46:	2800      	cmp	r0, #0
 8008c48:	f040 80e6 	bne.w	8008e18 <_svfprintf_r+0x12e0>
 8008c4c:	ac29      	add	r4, sp, #164	; 0xa4
 8008c4e:	e7bf      	b.n	8008bd0 <_svfprintf_r+0x1098>
 8008c50:	2010      	movs	r0, #16
 8008c52:	2b07      	cmp	r3, #7
 8008c54:	4402      	add	r2, r0
 8008c56:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8008c5a:	6060      	str	r0, [r4, #4]
 8008c5c:	dd08      	ble.n	8008c70 <_svfprintf_r+0x1138>
 8008c5e:	4659      	mov	r1, fp
 8008c60:	4648      	mov	r0, r9
 8008c62:	aa26      	add	r2, sp, #152	; 0x98
 8008c64:	f001 fb3e 	bl	800a2e4 <__ssprint_r>
 8008c68:	2800      	cmp	r0, #0
 8008c6a:	f040 80d5 	bne.w	8008e18 <_svfprintf_r+0x12e0>
 8008c6e:	a929      	add	r1, sp, #164	; 0xa4
 8008c70:	460c      	mov	r4, r1
 8008c72:	3f10      	subs	r7, #16
 8008c74:	e7b4      	b.n	8008be0 <_svfprintf_r+0x10a8>
 8008c76:	460c      	mov	r4, r1
 8008c78:	e7cb      	b.n	8008c12 <_svfprintf_r+0x10da>
 8008c7a:	4659      	mov	r1, fp
 8008c7c:	4648      	mov	r0, r9
 8008c7e:	aa26      	add	r2, sp, #152	; 0x98
 8008c80:	f001 fb30 	bl	800a2e4 <__ssprint_r>
 8008c84:	2800      	cmp	r0, #0
 8008c86:	f040 80c7 	bne.w	8008e18 <_svfprintf_r+0x12e0>
 8008c8a:	ac29      	add	r4, sp, #164	; 0xa4
 8008c8c:	e71b      	b.n	8008ac6 <_svfprintf_r+0xf8e>
 8008c8e:	4659      	mov	r1, fp
 8008c90:	4648      	mov	r0, r9
 8008c92:	aa26      	add	r2, sp, #152	; 0x98
 8008c94:	f001 fb26 	bl	800a2e4 <__ssprint_r>
 8008c98:	2800      	cmp	r0, #0
 8008c9a:	f040 80bd 	bne.w	8008e18 <_svfprintf_r+0x12e0>
 8008c9e:	ac29      	add	r4, sp, #164	; 0xa4
 8008ca0:	e728      	b.n	8008af4 <_svfprintf_r+0xfbc>
 8008ca2:	bf00      	nop
 8008ca4:	0800a876 	.word	0x0800a876
 8008ca8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008caa:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008cac:	2a01      	cmp	r2, #1
 8008cae:	f107 0701 	add.w	r7, r7, #1
 8008cb2:	f103 0301 	add.w	r3, r3, #1
 8008cb6:	f104 0508 	add.w	r5, r4, #8
 8008cba:	dc02      	bgt.n	8008cc2 <_svfprintf_r+0x118a>
 8008cbc:	f018 0f01 	tst.w	r8, #1
 8008cc0:	d07e      	beq.n	8008dc0 <_svfprintf_r+0x1288>
 8008cc2:	2201      	movs	r2, #1
 8008cc4:	2b07      	cmp	r3, #7
 8008cc6:	e9cd 3727 	strd	r3, r7, [sp, #156]	; 0x9c
 8008cca:	f8c4 a000 	str.w	sl, [r4]
 8008cce:	6062      	str	r2, [r4, #4]
 8008cd0:	dd08      	ble.n	8008ce4 <_svfprintf_r+0x11ac>
 8008cd2:	4659      	mov	r1, fp
 8008cd4:	4648      	mov	r0, r9
 8008cd6:	aa26      	add	r2, sp, #152	; 0x98
 8008cd8:	f001 fb04 	bl	800a2e4 <__ssprint_r>
 8008cdc:	2800      	cmp	r0, #0
 8008cde:	f040 809b 	bne.w	8008e18 <_svfprintf_r+0x12e0>
 8008ce2:	ad29      	add	r5, sp, #164	; 0xa4
 8008ce4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008ce6:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008ce8:	602b      	str	r3, [r5, #0]
 8008cea:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008cec:	606b      	str	r3, [r5, #4]
 8008cee:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008cf0:	4413      	add	r3, r2
 8008cf2:	9328      	str	r3, [sp, #160]	; 0xa0
 8008cf4:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008cf6:	3301      	adds	r3, #1
 8008cf8:	2b07      	cmp	r3, #7
 8008cfa:	9327      	str	r3, [sp, #156]	; 0x9c
 8008cfc:	dc32      	bgt.n	8008d64 <_svfprintf_r+0x122c>
 8008cfe:	3508      	adds	r5, #8
 8008d00:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008d02:	2200      	movs	r2, #0
 8008d04:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008d08:	1e5c      	subs	r4, r3, #1
 8008d0a:	2300      	movs	r3, #0
 8008d0c:	f7f7 feb8 	bl	8000a80 <__aeabi_dcmpeq>
 8008d10:	2800      	cmp	r0, #0
 8008d12:	d130      	bne.n	8008d76 <_svfprintf_r+0x123e>
 8008d14:	9927      	ldr	r1, [sp, #156]	; 0x9c
 8008d16:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008d18:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008d1a:	3101      	adds	r1, #1
 8008d1c:	3b01      	subs	r3, #1
 8008d1e:	f10a 0001 	add.w	r0, sl, #1
 8008d22:	4413      	add	r3, r2
 8008d24:	2907      	cmp	r1, #7
 8008d26:	e9c5 0400 	strd	r0, r4, [r5]
 8008d2a:	e9cd 1327 	strd	r1, r3, [sp, #156]	; 0x9c
 8008d2e:	dd50      	ble.n	8008dd2 <_svfprintf_r+0x129a>
 8008d30:	4659      	mov	r1, fp
 8008d32:	4648      	mov	r0, r9
 8008d34:	aa26      	add	r2, sp, #152	; 0x98
 8008d36:	f001 fad5 	bl	800a2e4 <__ssprint_r>
 8008d3a:	2800      	cmp	r0, #0
 8008d3c:	d16c      	bne.n	8008e18 <_svfprintf_r+0x12e0>
 8008d3e:	ad29      	add	r5, sp, #164	; 0xa4
 8008d40:	ab22      	add	r3, sp, #136	; 0x88
 8008d42:	602b      	str	r3, [r5, #0]
 8008d44:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008d46:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8008d48:	606b      	str	r3, [r5, #4]
 8008d4a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008d4c:	4413      	add	r3, r2
 8008d4e:	9328      	str	r3, [sp, #160]	; 0xa0
 8008d50:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008d52:	3301      	adds	r3, #1
 8008d54:	2b07      	cmp	r3, #7
 8008d56:	9327      	str	r3, [sp, #156]	; 0x9c
 8008d58:	f73f adb7 	bgt.w	80088ca <_svfprintf_r+0xd92>
 8008d5c:	f105 0408 	add.w	r4, r5, #8
 8008d60:	f7ff babe 	b.w	80082e0 <_svfprintf_r+0x7a8>
 8008d64:	4659      	mov	r1, fp
 8008d66:	4648      	mov	r0, r9
 8008d68:	aa26      	add	r2, sp, #152	; 0x98
 8008d6a:	f001 fabb 	bl	800a2e4 <__ssprint_r>
 8008d6e:	2800      	cmp	r0, #0
 8008d70:	d152      	bne.n	8008e18 <_svfprintf_r+0x12e0>
 8008d72:	ad29      	add	r5, sp, #164	; 0xa4
 8008d74:	e7c4      	b.n	8008d00 <_svfprintf_r+0x11c8>
 8008d76:	2c00      	cmp	r4, #0
 8008d78:	dde2      	ble.n	8008d40 <_svfprintf_r+0x1208>
 8008d7a:	2710      	movs	r7, #16
 8008d7c:	4e56      	ldr	r6, [pc, #344]	; (8008ed8 <_svfprintf_r+0x13a0>)
 8008d7e:	2c10      	cmp	r4, #16
 8008d80:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8008d84:	f105 0108 	add.w	r1, r5, #8
 8008d88:	f103 0301 	add.w	r3, r3, #1
 8008d8c:	602e      	str	r6, [r5, #0]
 8008d8e:	dc07      	bgt.n	8008da0 <_svfprintf_r+0x1268>
 8008d90:	606c      	str	r4, [r5, #4]
 8008d92:	2b07      	cmp	r3, #7
 8008d94:	4414      	add	r4, r2
 8008d96:	e9cd 3427 	strd	r3, r4, [sp, #156]	; 0x9c
 8008d9a:	dcc9      	bgt.n	8008d30 <_svfprintf_r+0x11f8>
 8008d9c:	460d      	mov	r5, r1
 8008d9e:	e7cf      	b.n	8008d40 <_svfprintf_r+0x1208>
 8008da0:	3210      	adds	r2, #16
 8008da2:	2b07      	cmp	r3, #7
 8008da4:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8008da8:	606f      	str	r7, [r5, #4]
 8008daa:	dd06      	ble.n	8008dba <_svfprintf_r+0x1282>
 8008dac:	4659      	mov	r1, fp
 8008dae:	4648      	mov	r0, r9
 8008db0:	aa26      	add	r2, sp, #152	; 0x98
 8008db2:	f001 fa97 	bl	800a2e4 <__ssprint_r>
 8008db6:	bb78      	cbnz	r0, 8008e18 <_svfprintf_r+0x12e0>
 8008db8:	a929      	add	r1, sp, #164	; 0xa4
 8008dba:	460d      	mov	r5, r1
 8008dbc:	3c10      	subs	r4, #16
 8008dbe:	e7de      	b.n	8008d7e <_svfprintf_r+0x1246>
 8008dc0:	2201      	movs	r2, #1
 8008dc2:	2b07      	cmp	r3, #7
 8008dc4:	e9cd 3727 	strd	r3, r7, [sp, #156]	; 0x9c
 8008dc8:	f8c4 a000 	str.w	sl, [r4]
 8008dcc:	6062      	str	r2, [r4, #4]
 8008dce:	ddb7      	ble.n	8008d40 <_svfprintf_r+0x1208>
 8008dd0:	e7ae      	b.n	8008d30 <_svfprintf_r+0x11f8>
 8008dd2:	3508      	adds	r5, #8
 8008dd4:	e7b4      	b.n	8008d40 <_svfprintf_r+0x1208>
 8008dd6:	460c      	mov	r4, r1
 8008dd8:	f7ff ba82 	b.w	80082e0 <_svfprintf_r+0x7a8>
 8008ddc:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 8008de0:	1a9d      	subs	r5, r3, r2
 8008de2:	2d00      	cmp	r5, #0
 8008de4:	f77f aa80 	ble.w	80082e8 <_svfprintf_r+0x7b0>
 8008de8:	2710      	movs	r7, #16
 8008dea:	4e3c      	ldr	r6, [pc, #240]	; (8008edc <_svfprintf_r+0x13a4>)
 8008dec:	2d10      	cmp	r5, #16
 8008dee:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8008df2:	6026      	str	r6, [r4, #0]
 8008df4:	f103 0301 	add.w	r3, r3, #1
 8008df8:	dc18      	bgt.n	8008e2c <_svfprintf_r+0x12f4>
 8008dfa:	6065      	str	r5, [r4, #4]
 8008dfc:	2b07      	cmp	r3, #7
 8008dfe:	4415      	add	r5, r2
 8008e00:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 8008e04:	f77f aa70 	ble.w	80082e8 <_svfprintf_r+0x7b0>
 8008e08:	4659      	mov	r1, fp
 8008e0a:	4648      	mov	r0, r9
 8008e0c:	aa26      	add	r2, sp, #152	; 0x98
 8008e0e:	f001 fa69 	bl	800a2e4 <__ssprint_r>
 8008e12:	2800      	cmp	r0, #0
 8008e14:	f43f aa68 	beq.w	80082e8 <_svfprintf_r+0x7b0>
 8008e18:	9b08      	ldr	r3, [sp, #32]
 8008e1a:	2b00      	cmp	r3, #0
 8008e1c:	f43f a88d 	beq.w	8007f3a <_svfprintf_r+0x402>
 8008e20:	4619      	mov	r1, r3
 8008e22:	4648      	mov	r0, r9
 8008e24:	f7fd ff02 	bl	8006c2c <_free_r>
 8008e28:	f7ff b887 	b.w	8007f3a <_svfprintf_r+0x402>
 8008e2c:	3210      	adds	r2, #16
 8008e2e:	2b07      	cmp	r3, #7
 8008e30:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8008e34:	6067      	str	r7, [r4, #4]
 8008e36:	dc02      	bgt.n	8008e3e <_svfprintf_r+0x1306>
 8008e38:	3408      	adds	r4, #8
 8008e3a:	3d10      	subs	r5, #16
 8008e3c:	e7d6      	b.n	8008dec <_svfprintf_r+0x12b4>
 8008e3e:	4659      	mov	r1, fp
 8008e40:	4648      	mov	r0, r9
 8008e42:	aa26      	add	r2, sp, #152	; 0x98
 8008e44:	f001 fa4e 	bl	800a2e4 <__ssprint_r>
 8008e48:	2800      	cmp	r0, #0
 8008e4a:	d1e5      	bne.n	8008e18 <_svfprintf_r+0x12e0>
 8008e4c:	ac29      	add	r4, sp, #164	; 0xa4
 8008e4e:	e7f4      	b.n	8008e3a <_svfprintf_r+0x1302>
 8008e50:	4648      	mov	r0, r9
 8008e52:	9908      	ldr	r1, [sp, #32]
 8008e54:	f7fd feea 	bl	8006c2c <_free_r>
 8008e58:	f7ff ba5e 	b.w	8008318 <_svfprintf_r+0x7e0>
 8008e5c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008e5e:	2b00      	cmp	r3, #0
 8008e60:	f43f a86b 	beq.w	8007f3a <_svfprintf_r+0x402>
 8008e64:	4659      	mov	r1, fp
 8008e66:	4648      	mov	r0, r9
 8008e68:	aa26      	add	r2, sp, #152	; 0x98
 8008e6a:	f001 fa3b 	bl	800a2e4 <__ssprint_r>
 8008e6e:	f7ff b864 	b.w	8007f3a <_svfprintf_r+0x402>
 8008e72:	ea56 0207 	orrs.w	r2, r6, r7
 8008e76:	f8cd 8020 	str.w	r8, [sp, #32]
 8008e7a:	f43f ab70 	beq.w	800855e <_svfprintf_r+0xa26>
 8008e7e:	2b01      	cmp	r3, #1
 8008e80:	f43f ac0d 	beq.w	800869e <_svfprintf_r+0xb66>
 8008e84:	2b02      	cmp	r3, #2
 8008e86:	f50d 7aa4 	add.w	sl, sp, #328	; 0x148
 8008e8a:	f43f ac55 	beq.w	8008738 <_svfprintf_r+0xc00>
 8008e8e:	f006 0307 	and.w	r3, r6, #7
 8008e92:	08f6      	lsrs	r6, r6, #3
 8008e94:	ea46 7647 	orr.w	r6, r6, r7, lsl #29
 8008e98:	08ff      	lsrs	r7, r7, #3
 8008e9a:	3330      	adds	r3, #48	; 0x30
 8008e9c:	ea56 0107 	orrs.w	r1, r6, r7
 8008ea0:	4652      	mov	r2, sl
 8008ea2:	f80a 3d01 	strb.w	r3, [sl, #-1]!
 8008ea6:	d1f2      	bne.n	8008e8e <_svfprintf_r+0x1356>
 8008ea8:	9908      	ldr	r1, [sp, #32]
 8008eaa:	07c9      	lsls	r1, r1, #31
 8008eac:	d506      	bpl.n	8008ebc <_svfprintf_r+0x1384>
 8008eae:	2b30      	cmp	r3, #48	; 0x30
 8008eb0:	d004      	beq.n	8008ebc <_svfprintf_r+0x1384>
 8008eb2:	2330      	movs	r3, #48	; 0x30
 8008eb4:	f80a 3c01 	strb.w	r3, [sl, #-1]
 8008eb8:	f1a2 0a02 	sub.w	sl, r2, #2
 8008ebc:	ab52      	add	r3, sp, #328	; 0x148
 8008ebe:	eba3 030a 	sub.w	r3, r3, sl
 8008ec2:	9f07      	ldr	r7, [sp, #28]
 8008ec4:	9307      	str	r3, [sp, #28]
 8008ec6:	2300      	movs	r3, #0
 8008ec8:	461e      	mov	r6, r3
 8008eca:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008ece:	9308      	str	r3, [sp, #32]
 8008ed0:	461d      	mov	r5, r3
 8008ed2:	930c      	str	r3, [sp, #48]	; 0x30
 8008ed4:	f7ff b946 	b.w	8008164 <_svfprintf_r+0x62c>
 8008ed8:	0800a876 	.word	0x0800a876
 8008edc:	0800a866 	.word	0x0800a866

08008ee0 <sysconf>:
 8008ee0:	2808      	cmp	r0, #8
 8008ee2:	b508      	push	{r3, lr}
 8008ee4:	d006      	beq.n	8008ef4 <sysconf+0x14>
 8008ee6:	f7fc fe1f 	bl	8005b28 <__errno>
 8008eea:	2316      	movs	r3, #22
 8008eec:	6003      	str	r3, [r0, #0]
 8008eee:	f04f 30ff 	mov.w	r0, #4294967295
 8008ef2:	bd08      	pop	{r3, pc}
 8008ef4:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8008ef8:	e7fb      	b.n	8008ef2 <sysconf+0x12>

08008efa <__sprint_r>:
 8008efa:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008efe:	6893      	ldr	r3, [r2, #8]
 8008f00:	4680      	mov	r8, r0
 8008f02:	460f      	mov	r7, r1
 8008f04:	4614      	mov	r4, r2
 8008f06:	b91b      	cbnz	r3, 8008f10 <__sprint_r+0x16>
 8008f08:	4618      	mov	r0, r3
 8008f0a:	6053      	str	r3, [r2, #4]
 8008f0c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f10:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 8008f12:	049d      	lsls	r5, r3, #18
 8008f14:	d520      	bpl.n	8008f58 <__sprint_r+0x5e>
 8008f16:	6815      	ldr	r5, [r2, #0]
 8008f18:	3508      	adds	r5, #8
 8008f1a:	f04f 0900 	mov.w	r9, #0
 8008f1e:	e955 b602 	ldrd	fp, r6, [r5, #-8]
 8008f22:	ea4f 0a96 	mov.w	sl, r6, lsr #2
 8008f26:	45ca      	cmp	sl, r9
 8008f28:	dc0b      	bgt.n	8008f42 <__sprint_r+0x48>
 8008f2a:	68a0      	ldr	r0, [r4, #8]
 8008f2c:	f026 0603 	bic.w	r6, r6, #3
 8008f30:	1b80      	subs	r0, r0, r6
 8008f32:	60a0      	str	r0, [r4, #8]
 8008f34:	3508      	adds	r5, #8
 8008f36:	2800      	cmp	r0, #0
 8008f38:	d1ef      	bne.n	8008f1a <__sprint_r+0x20>
 8008f3a:	2300      	movs	r3, #0
 8008f3c:	e9c4 3301 	strd	r3, r3, [r4, #4]
 8008f40:	e7e4      	b.n	8008f0c <__sprint_r+0x12>
 8008f42:	463a      	mov	r2, r7
 8008f44:	4640      	mov	r0, r8
 8008f46:	f85b 1029 	ldr.w	r1, [fp, r9, lsl #2]
 8008f4a:	f000 fe3a 	bl	8009bc2 <_fputwc_r>
 8008f4e:	1c43      	adds	r3, r0, #1
 8008f50:	d0f3      	beq.n	8008f3a <__sprint_r+0x40>
 8008f52:	f109 0901 	add.w	r9, r9, #1
 8008f56:	e7e6      	b.n	8008f26 <__sprint_r+0x2c>
 8008f58:	f000 fe6e 	bl	8009c38 <__sfvwrite_r>
 8008f5c:	e7ed      	b.n	8008f3a <__sprint_r+0x40>
	...

08008f60 <_vfiprintf_r>:
 8008f60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f64:	b0bb      	sub	sp, #236	; 0xec
 8008f66:	460f      	mov	r7, r1
 8008f68:	461d      	mov	r5, r3
 8008f6a:	461c      	mov	r4, r3
 8008f6c:	4681      	mov	r9, r0
 8008f6e:	9202      	str	r2, [sp, #8]
 8008f70:	b118      	cbz	r0, 8008f7a <_vfiprintf_r+0x1a>
 8008f72:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8008f74:	b90b      	cbnz	r3, 8008f7a <_vfiprintf_r+0x1a>
 8008f76:	f7fd fdc9 	bl	8006b0c <__sinit>
 8008f7a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008f7c:	07d8      	lsls	r0, r3, #31
 8008f7e:	d405      	bmi.n	8008f8c <_vfiprintf_r+0x2c>
 8008f80:	89bb      	ldrh	r3, [r7, #12]
 8008f82:	0599      	lsls	r1, r3, #22
 8008f84:	d402      	bmi.n	8008f8c <_vfiprintf_r+0x2c>
 8008f86:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8008f88:	f7fd ff36 	bl	8006df8 <__retarget_lock_acquire_recursive>
 8008f8c:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8008f90:	049a      	lsls	r2, r3, #18
 8008f92:	d406      	bmi.n	8008fa2 <_vfiprintf_r+0x42>
 8008f94:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8008f98:	81bb      	strh	r3, [r7, #12]
 8008f9a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008f9c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008fa0:	667b      	str	r3, [r7, #100]	; 0x64
 8008fa2:	89bb      	ldrh	r3, [r7, #12]
 8008fa4:	071e      	lsls	r6, r3, #28
 8008fa6:	d501      	bpl.n	8008fac <_vfiprintf_r+0x4c>
 8008fa8:	693b      	ldr	r3, [r7, #16]
 8008faa:	b9ab      	cbnz	r3, 8008fd8 <_vfiprintf_r+0x78>
 8008fac:	4639      	mov	r1, r7
 8008fae:	4648      	mov	r0, r9
 8008fb0:	f7fc fe0c 	bl	8005bcc <__swsetup_r>
 8008fb4:	b180      	cbz	r0, 8008fd8 <_vfiprintf_r+0x78>
 8008fb6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008fb8:	07d8      	lsls	r0, r3, #31
 8008fba:	d506      	bpl.n	8008fca <_vfiprintf_r+0x6a>
 8008fbc:	f04f 33ff 	mov.w	r3, #4294967295
 8008fc0:	9303      	str	r3, [sp, #12]
 8008fc2:	9803      	ldr	r0, [sp, #12]
 8008fc4:	b03b      	add	sp, #236	; 0xec
 8008fc6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008fca:	89bb      	ldrh	r3, [r7, #12]
 8008fcc:	0599      	lsls	r1, r3, #22
 8008fce:	d4f5      	bmi.n	8008fbc <_vfiprintf_r+0x5c>
 8008fd0:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8008fd2:	f7fd ff12 	bl	8006dfa <__retarget_lock_release_recursive>
 8008fd6:	e7f1      	b.n	8008fbc <_vfiprintf_r+0x5c>
 8008fd8:	89bb      	ldrh	r3, [r7, #12]
 8008fda:	f003 021a 	and.w	r2, r3, #26
 8008fde:	2a0a      	cmp	r2, #10
 8008fe0:	d114      	bne.n	800900c <_vfiprintf_r+0xac>
 8008fe2:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8008fe6:	2a00      	cmp	r2, #0
 8008fe8:	db10      	blt.n	800900c <_vfiprintf_r+0xac>
 8008fea:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8008fec:	07d2      	lsls	r2, r2, #31
 8008fee:	d404      	bmi.n	8008ffa <_vfiprintf_r+0x9a>
 8008ff0:	059e      	lsls	r6, r3, #22
 8008ff2:	d402      	bmi.n	8008ffa <_vfiprintf_r+0x9a>
 8008ff4:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8008ff6:	f7fd ff00 	bl	8006dfa <__retarget_lock_release_recursive>
 8008ffa:	462b      	mov	r3, r5
 8008ffc:	4639      	mov	r1, r7
 8008ffe:	4648      	mov	r0, r9
 8009000:	9a02      	ldr	r2, [sp, #8]
 8009002:	b03b      	add	sp, #236	; 0xec
 8009004:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009008:	f000 bc38 	b.w	800987c <__sbprintf>
 800900c:	2300      	movs	r3, #0
 800900e:	e9cd 330f 	strd	r3, r3, [sp, #60]	; 0x3c
 8009012:	e9cd 3306 	strd	r3, r3, [sp, #24]
 8009016:	e9cd 3308 	strd	r3, r3, [sp, #32]
 800901a:	ae11      	add	r6, sp, #68	; 0x44
 800901c:	960e      	str	r6, [sp, #56]	; 0x38
 800901e:	9303      	str	r3, [sp, #12]
 8009020:	9b02      	ldr	r3, [sp, #8]
 8009022:	461d      	mov	r5, r3
 8009024:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009028:	b10a      	cbz	r2, 800902e <_vfiprintf_r+0xce>
 800902a:	2a25      	cmp	r2, #37	; 0x25
 800902c:	d1f9      	bne.n	8009022 <_vfiprintf_r+0xc2>
 800902e:	9b02      	ldr	r3, [sp, #8]
 8009030:	ebb5 0803 	subs.w	r8, r5, r3
 8009034:	d00d      	beq.n	8009052 <_vfiprintf_r+0xf2>
 8009036:	e9c6 3800 	strd	r3, r8, [r6]
 800903a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800903c:	4443      	add	r3, r8
 800903e:	9310      	str	r3, [sp, #64]	; 0x40
 8009040:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009042:	3301      	adds	r3, #1
 8009044:	2b07      	cmp	r3, #7
 8009046:	930f      	str	r3, [sp, #60]	; 0x3c
 8009048:	dc75      	bgt.n	8009136 <_vfiprintf_r+0x1d6>
 800904a:	3608      	adds	r6, #8
 800904c:	9b03      	ldr	r3, [sp, #12]
 800904e:	4443      	add	r3, r8
 8009050:	9303      	str	r3, [sp, #12]
 8009052:	782b      	ldrb	r3, [r5, #0]
 8009054:	2b00      	cmp	r3, #0
 8009056:	f000 83d5 	beq.w	8009804 <_vfiprintf_r+0x8a4>
 800905a:	2300      	movs	r3, #0
 800905c:	f04f 31ff 	mov.w	r1, #4294967295
 8009060:	469a      	mov	sl, r3
 8009062:	1c6a      	adds	r2, r5, #1
 8009064:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 8009068:	9101      	str	r1, [sp, #4]
 800906a:	9304      	str	r3, [sp, #16]
 800906c:	f812 3b01 	ldrb.w	r3, [r2], #1
 8009070:	9202      	str	r2, [sp, #8]
 8009072:	f1a3 0220 	sub.w	r2, r3, #32
 8009076:	2a5a      	cmp	r2, #90	; 0x5a
 8009078:	f200 831d 	bhi.w	80096b6 <_vfiprintf_r+0x756>
 800907c:	e8df f012 	tbh	[pc, r2, lsl #1]
 8009080:	031b009a 	.word	0x031b009a
 8009084:	00a2031b 	.word	0x00a2031b
 8009088:	031b031b 	.word	0x031b031b
 800908c:	0082031b 	.word	0x0082031b
 8009090:	031b031b 	.word	0x031b031b
 8009094:	00af00a5 	.word	0x00af00a5
 8009098:	00ac031b 	.word	0x00ac031b
 800909c:	031b00b1 	.word	0x031b00b1
 80090a0:	00cf00cc 	.word	0x00cf00cc
 80090a4:	00cf00cf 	.word	0x00cf00cf
 80090a8:	00cf00cf 	.word	0x00cf00cf
 80090ac:	00cf00cf 	.word	0x00cf00cf
 80090b0:	00cf00cf 	.word	0x00cf00cf
 80090b4:	031b031b 	.word	0x031b031b
 80090b8:	031b031b 	.word	0x031b031b
 80090bc:	031b031b 	.word	0x031b031b
 80090c0:	031b031b 	.word	0x031b031b
 80090c4:	00f9031b 	.word	0x00f9031b
 80090c8:	031b0107 	.word	0x031b0107
 80090cc:	031b031b 	.word	0x031b031b
 80090d0:	031b031b 	.word	0x031b031b
 80090d4:	031b031b 	.word	0x031b031b
 80090d8:	031b031b 	.word	0x031b031b
 80090dc:	0156031b 	.word	0x0156031b
 80090e0:	031b031b 	.word	0x031b031b
 80090e4:	01a0031b 	.word	0x01a0031b
 80090e8:	027d031b 	.word	0x027d031b
 80090ec:	031b031b 	.word	0x031b031b
 80090f0:	031b029d 	.word	0x031b029d
 80090f4:	031b031b 	.word	0x031b031b
 80090f8:	031b031b 	.word	0x031b031b
 80090fc:	031b031b 	.word	0x031b031b
 8009100:	031b031b 	.word	0x031b031b
 8009104:	00f9031b 	.word	0x00f9031b
 8009108:	031b0109 	.word	0x031b0109
 800910c:	031b031b 	.word	0x031b031b
 8009110:	010900df 	.word	0x010900df
 8009114:	031b00f3 	.word	0x031b00f3
 8009118:	031b00ec 	.word	0x031b00ec
 800911c:	01580134 	.word	0x01580134
 8009120:	00f3018d 	.word	0x00f3018d
 8009124:	01a0031b 	.word	0x01a0031b
 8009128:	027f0098 	.word	0x027f0098
 800912c:	031b031b 	.word	0x031b031b
 8009130:	031b0065 	.word	0x031b0065
 8009134:	0098      	.short	0x0098
 8009136:	4639      	mov	r1, r7
 8009138:	4648      	mov	r0, r9
 800913a:	aa0e      	add	r2, sp, #56	; 0x38
 800913c:	f7ff fedd 	bl	8008efa <__sprint_r>
 8009140:	2800      	cmp	r0, #0
 8009142:	f040 833e 	bne.w	80097c2 <_vfiprintf_r+0x862>
 8009146:	ae11      	add	r6, sp, #68	; 0x44
 8009148:	e780      	b.n	800904c <_vfiprintf_r+0xec>
 800914a:	4a9c      	ldr	r2, [pc, #624]	; (80093bc <_vfiprintf_r+0x45c>)
 800914c:	9206      	str	r2, [sp, #24]
 800914e:	f01a 0220 	ands.w	r2, sl, #32
 8009152:	f000 8234 	beq.w	80095be <_vfiprintf_r+0x65e>
 8009156:	3407      	adds	r4, #7
 8009158:	f024 0207 	bic.w	r2, r4, #7
 800915c:	4693      	mov	fp, r2
 800915e:	6855      	ldr	r5, [r2, #4]
 8009160:	f85b 4b08 	ldr.w	r4, [fp], #8
 8009164:	f01a 0f01 	tst.w	sl, #1
 8009168:	d009      	beq.n	800917e <_vfiprintf_r+0x21e>
 800916a:	ea54 0205 	orrs.w	r2, r4, r5
 800916e:	bf1f      	itttt	ne
 8009170:	2230      	movne	r2, #48	; 0x30
 8009172:	f88d 3035 	strbne.w	r3, [sp, #53]	; 0x35
 8009176:	f88d 2034 	strbne.w	r2, [sp, #52]	; 0x34
 800917a:	f04a 0a02 	orrne.w	sl, sl, #2
 800917e:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 8009182:	e118      	b.n	80093b6 <_vfiprintf_r+0x456>
 8009184:	4648      	mov	r0, r9
 8009186:	f7fd fe31 	bl	8006dec <_localeconv_r>
 800918a:	6843      	ldr	r3, [r0, #4]
 800918c:	4618      	mov	r0, r3
 800918e:	9309      	str	r3, [sp, #36]	; 0x24
 8009190:	f7f7 f84a 	bl	8000228 <strlen>
 8009194:	9008      	str	r0, [sp, #32]
 8009196:	4648      	mov	r0, r9
 8009198:	f7fd fe28 	bl	8006dec <_localeconv_r>
 800919c:	6883      	ldr	r3, [r0, #8]
 800919e:	9307      	str	r3, [sp, #28]
 80091a0:	9b08      	ldr	r3, [sp, #32]
 80091a2:	b12b      	cbz	r3, 80091b0 <_vfiprintf_r+0x250>
 80091a4:	9b07      	ldr	r3, [sp, #28]
 80091a6:	b11b      	cbz	r3, 80091b0 <_vfiprintf_r+0x250>
 80091a8:	781b      	ldrb	r3, [r3, #0]
 80091aa:	b10b      	cbz	r3, 80091b0 <_vfiprintf_r+0x250>
 80091ac:	f44a 6a80 	orr.w	sl, sl, #1024	; 0x400
 80091b0:	9a02      	ldr	r2, [sp, #8]
 80091b2:	e75b      	b.n	800906c <_vfiprintf_r+0x10c>
 80091b4:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 80091b8:	2b00      	cmp	r3, #0
 80091ba:	d1f9      	bne.n	80091b0 <_vfiprintf_r+0x250>
 80091bc:	2320      	movs	r3, #32
 80091be:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 80091c2:	e7f5      	b.n	80091b0 <_vfiprintf_r+0x250>
 80091c4:	f04a 0a01 	orr.w	sl, sl, #1
 80091c8:	e7f2      	b.n	80091b0 <_vfiprintf_r+0x250>
 80091ca:	f854 3b04 	ldr.w	r3, [r4], #4
 80091ce:	2b00      	cmp	r3, #0
 80091d0:	9304      	str	r3, [sp, #16]
 80091d2:	daed      	bge.n	80091b0 <_vfiprintf_r+0x250>
 80091d4:	425b      	negs	r3, r3
 80091d6:	9304      	str	r3, [sp, #16]
 80091d8:	f04a 0a04 	orr.w	sl, sl, #4
 80091dc:	e7e8      	b.n	80091b0 <_vfiprintf_r+0x250>
 80091de:	232b      	movs	r3, #43	; 0x2b
 80091e0:	e7ed      	b.n	80091be <_vfiprintf_r+0x25e>
 80091e2:	9a02      	ldr	r2, [sp, #8]
 80091e4:	f812 3b01 	ldrb.w	r3, [r2], #1
 80091e8:	2b2a      	cmp	r3, #42	; 0x2a
 80091ea:	d112      	bne.n	8009212 <_vfiprintf_r+0x2b2>
 80091ec:	f854 0b04 	ldr.w	r0, [r4], #4
 80091f0:	ea40 73e0 	orr.w	r3, r0, r0, asr #31
 80091f4:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80091f8:	e7da      	b.n	80091b0 <_vfiprintf_r+0x250>
 80091fa:	200a      	movs	r0, #10
 80091fc:	9b01      	ldr	r3, [sp, #4]
 80091fe:	fb00 1303 	mla	r3, r0, r3, r1
 8009202:	9301      	str	r3, [sp, #4]
 8009204:	f812 3b01 	ldrb.w	r3, [r2], #1
 8009208:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800920c:	2909      	cmp	r1, #9
 800920e:	d9f4      	bls.n	80091fa <_vfiprintf_r+0x29a>
 8009210:	e72e      	b.n	8009070 <_vfiprintf_r+0x110>
 8009212:	2100      	movs	r1, #0
 8009214:	9101      	str	r1, [sp, #4]
 8009216:	e7f7      	b.n	8009208 <_vfiprintf_r+0x2a8>
 8009218:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
 800921c:	e7c8      	b.n	80091b0 <_vfiprintf_r+0x250>
 800921e:	2100      	movs	r1, #0
 8009220:	9a02      	ldr	r2, [sp, #8]
 8009222:	9104      	str	r1, [sp, #16]
 8009224:	200a      	movs	r0, #10
 8009226:	9904      	ldr	r1, [sp, #16]
 8009228:	3b30      	subs	r3, #48	; 0x30
 800922a:	fb00 3301 	mla	r3, r0, r1, r3
 800922e:	9304      	str	r3, [sp, #16]
 8009230:	f812 3b01 	ldrb.w	r3, [r2], #1
 8009234:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8009238:	2909      	cmp	r1, #9
 800923a:	d9f3      	bls.n	8009224 <_vfiprintf_r+0x2c4>
 800923c:	e718      	b.n	8009070 <_vfiprintf_r+0x110>
 800923e:	9b02      	ldr	r3, [sp, #8]
 8009240:	781b      	ldrb	r3, [r3, #0]
 8009242:	2b68      	cmp	r3, #104	; 0x68
 8009244:	bf01      	itttt	eq
 8009246:	9b02      	ldreq	r3, [sp, #8]
 8009248:	f44a 7a00 	orreq.w	sl, sl, #512	; 0x200
 800924c:	3301      	addeq	r3, #1
 800924e:	9302      	streq	r3, [sp, #8]
 8009250:	bf18      	it	ne
 8009252:	f04a 0a40 	orrne.w	sl, sl, #64	; 0x40
 8009256:	e7ab      	b.n	80091b0 <_vfiprintf_r+0x250>
 8009258:	9b02      	ldr	r3, [sp, #8]
 800925a:	781b      	ldrb	r3, [r3, #0]
 800925c:	2b6c      	cmp	r3, #108	; 0x6c
 800925e:	d105      	bne.n	800926c <_vfiprintf_r+0x30c>
 8009260:	9b02      	ldr	r3, [sp, #8]
 8009262:	3301      	adds	r3, #1
 8009264:	9302      	str	r3, [sp, #8]
 8009266:	f04a 0a20 	orr.w	sl, sl, #32
 800926a:	e7a1      	b.n	80091b0 <_vfiprintf_r+0x250>
 800926c:	f04a 0a10 	orr.w	sl, sl, #16
 8009270:	e79e      	b.n	80091b0 <_vfiprintf_r+0x250>
 8009272:	46a3      	mov	fp, r4
 8009274:	2100      	movs	r1, #0
 8009276:	f85b 3b04 	ldr.w	r3, [fp], #4
 800927a:	f88d 1033 	strb.w	r1, [sp, #51]	; 0x33
 800927e:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
 8009282:	2301      	movs	r3, #1
 8009284:	460d      	mov	r5, r1
 8009286:	9301      	str	r3, [sp, #4]
 8009288:	f10d 0884 	add.w	r8, sp, #132	; 0x84
 800928c:	e0ad      	b.n	80093ea <_vfiprintf_r+0x48a>
 800928e:	f04a 0a10 	orr.w	sl, sl, #16
 8009292:	f01a 0f20 	tst.w	sl, #32
 8009296:	d010      	beq.n	80092ba <_vfiprintf_r+0x35a>
 8009298:	3407      	adds	r4, #7
 800929a:	f024 0307 	bic.w	r3, r4, #7
 800929e:	469b      	mov	fp, r3
 80092a0:	685d      	ldr	r5, [r3, #4]
 80092a2:	f85b 4b08 	ldr.w	r4, [fp], #8
 80092a6:	2d00      	cmp	r5, #0
 80092a8:	da05      	bge.n	80092b6 <_vfiprintf_r+0x356>
 80092aa:	232d      	movs	r3, #45	; 0x2d
 80092ac:	4264      	negs	r4, r4
 80092ae:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 80092b2:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 80092b6:	2301      	movs	r3, #1
 80092b8:	e04a      	b.n	8009350 <_vfiprintf_r+0x3f0>
 80092ba:	46a3      	mov	fp, r4
 80092bc:	f01a 0f10 	tst.w	sl, #16
 80092c0:	f85b 5b04 	ldr.w	r5, [fp], #4
 80092c4:	d002      	beq.n	80092cc <_vfiprintf_r+0x36c>
 80092c6:	462c      	mov	r4, r5
 80092c8:	17ed      	asrs	r5, r5, #31
 80092ca:	e7ec      	b.n	80092a6 <_vfiprintf_r+0x346>
 80092cc:	f01a 0f40 	tst.w	sl, #64	; 0x40
 80092d0:	d003      	beq.n	80092da <_vfiprintf_r+0x37a>
 80092d2:	b22c      	sxth	r4, r5
 80092d4:	f345 35c0 	sbfx	r5, r5, #15, #1
 80092d8:	e7e5      	b.n	80092a6 <_vfiprintf_r+0x346>
 80092da:	f41a 7f00 	tst.w	sl, #512	; 0x200
 80092de:	d0f2      	beq.n	80092c6 <_vfiprintf_r+0x366>
 80092e0:	b26c      	sxtb	r4, r5
 80092e2:	f345 15c0 	sbfx	r5, r5, #7, #1
 80092e6:	e7de      	b.n	80092a6 <_vfiprintf_r+0x346>
 80092e8:	f01a 0f20 	tst.w	sl, #32
 80092ec:	f104 0b04 	add.w	fp, r4, #4
 80092f0:	d007      	beq.n	8009302 <_vfiprintf_r+0x3a2>
 80092f2:	9a03      	ldr	r2, [sp, #12]
 80092f4:	6823      	ldr	r3, [r4, #0]
 80092f6:	9903      	ldr	r1, [sp, #12]
 80092f8:	17d2      	asrs	r2, r2, #31
 80092fa:	e9c3 1200 	strd	r1, r2, [r3]
 80092fe:	465c      	mov	r4, fp
 8009300:	e68e      	b.n	8009020 <_vfiprintf_r+0xc0>
 8009302:	f01a 0f10 	tst.w	sl, #16
 8009306:	d003      	beq.n	8009310 <_vfiprintf_r+0x3b0>
 8009308:	6823      	ldr	r3, [r4, #0]
 800930a:	9a03      	ldr	r2, [sp, #12]
 800930c:	601a      	str	r2, [r3, #0]
 800930e:	e7f6      	b.n	80092fe <_vfiprintf_r+0x39e>
 8009310:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8009314:	d003      	beq.n	800931e <_vfiprintf_r+0x3be>
 8009316:	6823      	ldr	r3, [r4, #0]
 8009318:	9a03      	ldr	r2, [sp, #12]
 800931a:	801a      	strh	r2, [r3, #0]
 800931c:	e7ef      	b.n	80092fe <_vfiprintf_r+0x39e>
 800931e:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8009322:	d0f1      	beq.n	8009308 <_vfiprintf_r+0x3a8>
 8009324:	6823      	ldr	r3, [r4, #0]
 8009326:	9a03      	ldr	r2, [sp, #12]
 8009328:	701a      	strb	r2, [r3, #0]
 800932a:	e7e8      	b.n	80092fe <_vfiprintf_r+0x39e>
 800932c:	f04a 0a10 	orr.w	sl, sl, #16
 8009330:	f01a 0320 	ands.w	r3, sl, #32
 8009334:	d01f      	beq.n	8009376 <_vfiprintf_r+0x416>
 8009336:	3407      	adds	r4, #7
 8009338:	f024 0307 	bic.w	r3, r4, #7
 800933c:	469b      	mov	fp, r3
 800933e:	685d      	ldr	r5, [r3, #4]
 8009340:	f85b 4b08 	ldr.w	r4, [fp], #8
 8009344:	2300      	movs	r3, #0
 8009346:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 800934a:	2200      	movs	r2, #0
 800934c:	f88d 2033 	strb.w	r2, [sp, #51]	; 0x33
 8009350:	9a01      	ldr	r2, [sp, #4]
 8009352:	3201      	adds	r2, #1
 8009354:	f000 8263 	beq.w	800981e <_vfiprintf_r+0x8be>
 8009358:	f02a 0280 	bic.w	r2, sl, #128	; 0x80
 800935c:	9205      	str	r2, [sp, #20]
 800935e:	ea54 0205 	orrs.w	r2, r4, r5
 8009362:	f040 8262 	bne.w	800982a <_vfiprintf_r+0x8ca>
 8009366:	9a01      	ldr	r2, [sp, #4]
 8009368:	2a00      	cmp	r2, #0
 800936a:	f000 8199 	beq.w	80096a0 <_vfiprintf_r+0x740>
 800936e:	2b01      	cmp	r3, #1
 8009370:	f040 825e 	bne.w	8009830 <_vfiprintf_r+0x8d0>
 8009374:	e13a      	b.n	80095ec <_vfiprintf_r+0x68c>
 8009376:	46a3      	mov	fp, r4
 8009378:	f01a 0510 	ands.w	r5, sl, #16
 800937c:	f85b 4b04 	ldr.w	r4, [fp], #4
 8009380:	d001      	beq.n	8009386 <_vfiprintf_r+0x426>
 8009382:	461d      	mov	r5, r3
 8009384:	e7de      	b.n	8009344 <_vfiprintf_r+0x3e4>
 8009386:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
 800938a:	d001      	beq.n	8009390 <_vfiprintf_r+0x430>
 800938c:	b2a4      	uxth	r4, r4
 800938e:	e7d9      	b.n	8009344 <_vfiprintf_r+0x3e4>
 8009390:	f41a 7500 	ands.w	r5, sl, #512	; 0x200
 8009394:	d0d6      	beq.n	8009344 <_vfiprintf_r+0x3e4>
 8009396:	b2e4      	uxtb	r4, r4
 8009398:	e7f3      	b.n	8009382 <_vfiprintf_r+0x422>
 800939a:	2330      	movs	r3, #48	; 0x30
 800939c:	f88d 3034 	strb.w	r3, [sp, #52]	; 0x34
 80093a0:	2378      	movs	r3, #120	; 0x78
 80093a2:	46a3      	mov	fp, r4
 80093a4:	2500      	movs	r5, #0
 80093a6:	f88d 3035 	strb.w	r3, [sp, #53]	; 0x35
 80093aa:	4b04      	ldr	r3, [pc, #16]	; (80093bc <_vfiprintf_r+0x45c>)
 80093ac:	f85b 4b04 	ldr.w	r4, [fp], #4
 80093b0:	f04a 0a02 	orr.w	sl, sl, #2
 80093b4:	9306      	str	r3, [sp, #24]
 80093b6:	2302      	movs	r3, #2
 80093b8:	e7c7      	b.n	800934a <_vfiprintf_r+0x3ea>
 80093ba:	bf00      	nop
 80093bc:	0800a844 	.word	0x0800a844
 80093c0:	46a3      	mov	fp, r4
 80093c2:	2500      	movs	r5, #0
 80093c4:	9b01      	ldr	r3, [sp, #4]
 80093c6:	f85b 8b04 	ldr.w	r8, [fp], #4
 80093ca:	1c5c      	adds	r4, r3, #1
 80093cc:	f88d 5033 	strb.w	r5, [sp, #51]	; 0x33
 80093d0:	f000 80ce 	beq.w	8009570 <_vfiprintf_r+0x610>
 80093d4:	461a      	mov	r2, r3
 80093d6:	4629      	mov	r1, r5
 80093d8:	4640      	mov	r0, r8
 80093da:	f7fd ffb7 	bl	800734c <memchr>
 80093de:	2800      	cmp	r0, #0
 80093e0:	f000 8173 	beq.w	80096ca <_vfiprintf_r+0x76a>
 80093e4:	eba0 0308 	sub.w	r3, r0, r8
 80093e8:	9301      	str	r3, [sp, #4]
 80093ea:	9b01      	ldr	r3, [sp, #4]
 80093ec:	42ab      	cmp	r3, r5
 80093ee:	bfb8      	it	lt
 80093f0:	462b      	movlt	r3, r5
 80093f2:	9305      	str	r3, [sp, #20]
 80093f4:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 80093f8:	b113      	cbz	r3, 8009400 <_vfiprintf_r+0x4a0>
 80093fa:	9b05      	ldr	r3, [sp, #20]
 80093fc:	3301      	adds	r3, #1
 80093fe:	9305      	str	r3, [sp, #20]
 8009400:	f01a 0302 	ands.w	r3, sl, #2
 8009404:	930a      	str	r3, [sp, #40]	; 0x28
 8009406:	bf1e      	ittt	ne
 8009408:	9b05      	ldrne	r3, [sp, #20]
 800940a:	3302      	addne	r3, #2
 800940c:	9305      	strne	r3, [sp, #20]
 800940e:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
 8009412:	930b      	str	r3, [sp, #44]	; 0x2c
 8009414:	d11f      	bne.n	8009456 <_vfiprintf_r+0x4f6>
 8009416:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 800941a:	1a9c      	subs	r4, r3, r2
 800941c:	2c00      	cmp	r4, #0
 800941e:	dd1a      	ble.n	8009456 <_vfiprintf_r+0x4f6>
 8009420:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	; 0x3c
 8009424:	48aa      	ldr	r0, [pc, #680]	; (80096d0 <_vfiprintf_r+0x770>)
 8009426:	2c10      	cmp	r4, #16
 8009428:	f103 0301 	add.w	r3, r3, #1
 800942c:	f106 0108 	add.w	r1, r6, #8
 8009430:	6030      	str	r0, [r6, #0]
 8009432:	f300 8153 	bgt.w	80096dc <_vfiprintf_r+0x77c>
 8009436:	6074      	str	r4, [r6, #4]
 8009438:	2b07      	cmp	r3, #7
 800943a:	4414      	add	r4, r2
 800943c:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 8009440:	f340 815e 	ble.w	8009700 <_vfiprintf_r+0x7a0>
 8009444:	4639      	mov	r1, r7
 8009446:	4648      	mov	r0, r9
 8009448:	aa0e      	add	r2, sp, #56	; 0x38
 800944a:	f7ff fd56 	bl	8008efa <__sprint_r>
 800944e:	2800      	cmp	r0, #0
 8009450:	f040 81b7 	bne.w	80097c2 <_vfiprintf_r+0x862>
 8009454:	ae11      	add	r6, sp, #68	; 0x44
 8009456:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800945a:	b173      	cbz	r3, 800947a <_vfiprintf_r+0x51a>
 800945c:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8009460:	6032      	str	r2, [r6, #0]
 8009462:	2201      	movs	r2, #1
 8009464:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009466:	6072      	str	r2, [r6, #4]
 8009468:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800946a:	3301      	adds	r3, #1
 800946c:	3201      	adds	r2, #1
 800946e:	2b07      	cmp	r3, #7
 8009470:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 8009474:	f300 8146 	bgt.w	8009704 <_vfiprintf_r+0x7a4>
 8009478:	3608      	adds	r6, #8
 800947a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800947c:	b16b      	cbz	r3, 800949a <_vfiprintf_r+0x53a>
 800947e:	aa0d      	add	r2, sp, #52	; 0x34
 8009480:	6032      	str	r2, [r6, #0]
 8009482:	2202      	movs	r2, #2
 8009484:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009486:	6072      	str	r2, [r6, #4]
 8009488:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800948a:	3301      	adds	r3, #1
 800948c:	3202      	adds	r2, #2
 800948e:	2b07      	cmp	r3, #7
 8009490:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 8009494:	f300 813f 	bgt.w	8009716 <_vfiprintf_r+0x7b6>
 8009498:	3608      	adds	r6, #8
 800949a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800949c:	2b80      	cmp	r3, #128	; 0x80
 800949e:	d11f      	bne.n	80094e0 <_vfiprintf_r+0x580>
 80094a0:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 80094a4:	1a9c      	subs	r4, r3, r2
 80094a6:	2c00      	cmp	r4, #0
 80094a8:	dd1a      	ble.n	80094e0 <_vfiprintf_r+0x580>
 80094aa:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	; 0x3c
 80094ae:	4889      	ldr	r0, [pc, #548]	; (80096d4 <_vfiprintf_r+0x774>)
 80094b0:	2c10      	cmp	r4, #16
 80094b2:	f103 0301 	add.w	r3, r3, #1
 80094b6:	f106 0108 	add.w	r1, r6, #8
 80094ba:	6030      	str	r0, [r6, #0]
 80094bc:	f300 8134 	bgt.w	8009728 <_vfiprintf_r+0x7c8>
 80094c0:	6074      	str	r4, [r6, #4]
 80094c2:	2b07      	cmp	r3, #7
 80094c4:	4414      	add	r4, r2
 80094c6:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 80094ca:	f340 813f 	ble.w	800974c <_vfiprintf_r+0x7ec>
 80094ce:	4639      	mov	r1, r7
 80094d0:	4648      	mov	r0, r9
 80094d2:	aa0e      	add	r2, sp, #56	; 0x38
 80094d4:	f7ff fd11 	bl	8008efa <__sprint_r>
 80094d8:	2800      	cmp	r0, #0
 80094da:	f040 8172 	bne.w	80097c2 <_vfiprintf_r+0x862>
 80094de:	ae11      	add	r6, sp, #68	; 0x44
 80094e0:	9b01      	ldr	r3, [sp, #4]
 80094e2:	1aec      	subs	r4, r5, r3
 80094e4:	2c00      	cmp	r4, #0
 80094e6:	dd1a      	ble.n	800951e <_vfiprintf_r+0x5be>
 80094e8:	4d7a      	ldr	r5, [pc, #488]	; (80096d4 <_vfiprintf_r+0x774>)
 80094ea:	2c10      	cmp	r4, #16
 80094ec:	e9dd 310f 	ldrd	r3, r1, [sp, #60]	; 0x3c
 80094f0:	f106 0208 	add.w	r2, r6, #8
 80094f4:	f103 0301 	add.w	r3, r3, #1
 80094f8:	6035      	str	r5, [r6, #0]
 80094fa:	f300 8129 	bgt.w	8009750 <_vfiprintf_r+0x7f0>
 80094fe:	6074      	str	r4, [r6, #4]
 8009500:	2b07      	cmp	r3, #7
 8009502:	440c      	add	r4, r1
 8009504:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 8009508:	f340 8133 	ble.w	8009772 <_vfiprintf_r+0x812>
 800950c:	4639      	mov	r1, r7
 800950e:	4648      	mov	r0, r9
 8009510:	aa0e      	add	r2, sp, #56	; 0x38
 8009512:	f7ff fcf2 	bl	8008efa <__sprint_r>
 8009516:	2800      	cmp	r0, #0
 8009518:	f040 8153 	bne.w	80097c2 <_vfiprintf_r+0x862>
 800951c:	ae11      	add	r6, sp, #68	; 0x44
 800951e:	9b01      	ldr	r3, [sp, #4]
 8009520:	9810      	ldr	r0, [sp, #64]	; 0x40
 8009522:	6073      	str	r3, [r6, #4]
 8009524:	4418      	add	r0, r3
 8009526:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009528:	f8c6 8000 	str.w	r8, [r6]
 800952c:	3301      	adds	r3, #1
 800952e:	2b07      	cmp	r3, #7
 8009530:	9010      	str	r0, [sp, #64]	; 0x40
 8009532:	930f      	str	r3, [sp, #60]	; 0x3c
 8009534:	f300 811f 	bgt.w	8009776 <_vfiprintf_r+0x816>
 8009538:	f106 0308 	add.w	r3, r6, #8
 800953c:	f01a 0f04 	tst.w	sl, #4
 8009540:	f040 8121 	bne.w	8009786 <_vfiprintf_r+0x826>
 8009544:	e9dd 3203 	ldrd	r3, r2, [sp, #12]
 8009548:	9905      	ldr	r1, [sp, #20]
 800954a:	428a      	cmp	r2, r1
 800954c:	bfac      	ite	ge
 800954e:	189b      	addge	r3, r3, r2
 8009550:	185b      	addlt	r3, r3, r1
 8009552:	9303      	str	r3, [sp, #12]
 8009554:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009556:	b13b      	cbz	r3, 8009568 <_vfiprintf_r+0x608>
 8009558:	4639      	mov	r1, r7
 800955a:	4648      	mov	r0, r9
 800955c:	aa0e      	add	r2, sp, #56	; 0x38
 800955e:	f7ff fccc 	bl	8008efa <__sprint_r>
 8009562:	2800      	cmp	r0, #0
 8009564:	f040 812d 	bne.w	80097c2 <_vfiprintf_r+0x862>
 8009568:	2300      	movs	r3, #0
 800956a:	ae11      	add	r6, sp, #68	; 0x44
 800956c:	930f      	str	r3, [sp, #60]	; 0x3c
 800956e:	e6c6      	b.n	80092fe <_vfiprintf_r+0x39e>
 8009570:	4640      	mov	r0, r8
 8009572:	f7f6 fe59 	bl	8000228 <strlen>
 8009576:	9001      	str	r0, [sp, #4]
 8009578:	e737      	b.n	80093ea <_vfiprintf_r+0x48a>
 800957a:	f04a 0a10 	orr.w	sl, sl, #16
 800957e:	f01a 0320 	ands.w	r3, sl, #32
 8009582:	d008      	beq.n	8009596 <_vfiprintf_r+0x636>
 8009584:	3407      	adds	r4, #7
 8009586:	f024 0307 	bic.w	r3, r4, #7
 800958a:	469b      	mov	fp, r3
 800958c:	685d      	ldr	r5, [r3, #4]
 800958e:	f85b 4b08 	ldr.w	r4, [fp], #8
 8009592:	2301      	movs	r3, #1
 8009594:	e6d9      	b.n	800934a <_vfiprintf_r+0x3ea>
 8009596:	46a3      	mov	fp, r4
 8009598:	f01a 0510 	ands.w	r5, sl, #16
 800959c:	f85b 4b04 	ldr.w	r4, [fp], #4
 80095a0:	d001      	beq.n	80095a6 <_vfiprintf_r+0x646>
 80095a2:	461d      	mov	r5, r3
 80095a4:	e7f5      	b.n	8009592 <_vfiprintf_r+0x632>
 80095a6:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
 80095aa:	d001      	beq.n	80095b0 <_vfiprintf_r+0x650>
 80095ac:	b2a4      	uxth	r4, r4
 80095ae:	e7f0      	b.n	8009592 <_vfiprintf_r+0x632>
 80095b0:	f41a 7500 	ands.w	r5, sl, #512	; 0x200
 80095b4:	d0ed      	beq.n	8009592 <_vfiprintf_r+0x632>
 80095b6:	b2e4      	uxtb	r4, r4
 80095b8:	e7f3      	b.n	80095a2 <_vfiprintf_r+0x642>
 80095ba:	4a47      	ldr	r2, [pc, #284]	; (80096d8 <_vfiprintf_r+0x778>)
 80095bc:	e5c6      	b.n	800914c <_vfiprintf_r+0x1ec>
 80095be:	46a3      	mov	fp, r4
 80095c0:	f01a 0510 	ands.w	r5, sl, #16
 80095c4:	f85b 4b04 	ldr.w	r4, [fp], #4
 80095c8:	d001      	beq.n	80095ce <_vfiprintf_r+0x66e>
 80095ca:	4615      	mov	r5, r2
 80095cc:	e5ca      	b.n	8009164 <_vfiprintf_r+0x204>
 80095ce:	f01a 0240 	ands.w	r2, sl, #64	; 0x40
 80095d2:	d001      	beq.n	80095d8 <_vfiprintf_r+0x678>
 80095d4:	b2a4      	uxth	r4, r4
 80095d6:	e5c5      	b.n	8009164 <_vfiprintf_r+0x204>
 80095d8:	f41a 7500 	ands.w	r5, sl, #512	; 0x200
 80095dc:	f43f adc2 	beq.w	8009164 <_vfiprintf_r+0x204>
 80095e0:	b2e4      	uxtb	r4, r4
 80095e2:	e7f2      	b.n	80095ca <_vfiprintf_r+0x66a>
 80095e4:	2c0a      	cmp	r4, #10
 80095e6:	f175 0300 	sbcs.w	r3, r5, #0
 80095ea:	d205      	bcs.n	80095f8 <_vfiprintf_r+0x698>
 80095ec:	3430      	adds	r4, #48	; 0x30
 80095ee:	f88d 40e7 	strb.w	r4, [sp, #231]	; 0xe7
 80095f2:	f10d 08e7 	add.w	r8, sp, #231	; 0xe7
 80095f6:	e137      	b.n	8009868 <_vfiprintf_r+0x908>
 80095f8:	f04f 0a00 	mov.w	sl, #0
 80095fc:	ab3a      	add	r3, sp, #232	; 0xe8
 80095fe:	930a      	str	r3, [sp, #40]	; 0x28
 8009600:	9b05      	ldr	r3, [sp, #20]
 8009602:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009606:	930b      	str	r3, [sp, #44]	; 0x2c
 8009608:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800960a:	220a      	movs	r2, #10
 800960c:	4620      	mov	r0, r4
 800960e:	4629      	mov	r1, r5
 8009610:	f103 38ff 	add.w	r8, r3, #4294967295
 8009614:	2300      	movs	r3, #0
 8009616:	f7f7 faa3 	bl	8000b60 <__aeabi_uldivmod>
 800961a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800961c:	3230      	adds	r2, #48	; 0x30
 800961e:	f803 2c01 	strb.w	r2, [r3, #-1]
 8009622:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009624:	f10a 0a01 	add.w	sl, sl, #1
 8009628:	b1d3      	cbz	r3, 8009660 <_vfiprintf_r+0x700>
 800962a:	9b07      	ldr	r3, [sp, #28]
 800962c:	781b      	ldrb	r3, [r3, #0]
 800962e:	4553      	cmp	r3, sl
 8009630:	d116      	bne.n	8009660 <_vfiprintf_r+0x700>
 8009632:	f1ba 0fff 	cmp.w	sl, #255	; 0xff
 8009636:	d013      	beq.n	8009660 <_vfiprintf_r+0x700>
 8009638:	2c0a      	cmp	r4, #10
 800963a:	f175 0300 	sbcs.w	r3, r5, #0
 800963e:	d30f      	bcc.n	8009660 <_vfiprintf_r+0x700>
 8009640:	9b08      	ldr	r3, [sp, #32]
 8009642:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009644:	eba8 0803 	sub.w	r8, r8, r3
 8009648:	461a      	mov	r2, r3
 800964a:	4640      	mov	r0, r8
 800964c:	f7fe fa61 	bl	8007b12 <strncpy>
 8009650:	9b07      	ldr	r3, [sp, #28]
 8009652:	785b      	ldrb	r3, [r3, #1]
 8009654:	b1a3      	cbz	r3, 8009680 <_vfiprintf_r+0x720>
 8009656:	f04f 0a00 	mov.w	sl, #0
 800965a:	9b07      	ldr	r3, [sp, #28]
 800965c:	3301      	adds	r3, #1
 800965e:	9307      	str	r3, [sp, #28]
 8009660:	2300      	movs	r3, #0
 8009662:	220a      	movs	r2, #10
 8009664:	4620      	mov	r0, r4
 8009666:	4629      	mov	r1, r5
 8009668:	f7f7 fa7a 	bl	8000b60 <__aeabi_uldivmod>
 800966c:	2c0a      	cmp	r4, #10
 800966e:	f175 0300 	sbcs.w	r3, r5, #0
 8009672:	f0c0 80f9 	bcc.w	8009868 <_vfiprintf_r+0x908>
 8009676:	4604      	mov	r4, r0
 8009678:	460d      	mov	r5, r1
 800967a:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 800967e:	e7c3      	b.n	8009608 <_vfiprintf_r+0x6a8>
 8009680:	469a      	mov	sl, r3
 8009682:	e7ed      	b.n	8009660 <_vfiprintf_r+0x700>
 8009684:	9a06      	ldr	r2, [sp, #24]
 8009686:	f004 030f 	and.w	r3, r4, #15
 800968a:	5cd3      	ldrb	r3, [r2, r3]
 800968c:	0924      	lsrs	r4, r4, #4
 800968e:	ea44 7405 	orr.w	r4, r4, r5, lsl #28
 8009692:	092d      	lsrs	r5, r5, #4
 8009694:	f808 3d01 	strb.w	r3, [r8, #-1]!
 8009698:	ea54 0305 	orrs.w	r3, r4, r5
 800969c:	d1f2      	bne.n	8009684 <_vfiprintf_r+0x724>
 800969e:	e0e3      	b.n	8009868 <_vfiprintf_r+0x908>
 80096a0:	b933      	cbnz	r3, 80096b0 <_vfiprintf_r+0x750>
 80096a2:	f01a 0f01 	tst.w	sl, #1
 80096a6:	d003      	beq.n	80096b0 <_vfiprintf_r+0x750>
 80096a8:	2330      	movs	r3, #48	; 0x30
 80096aa:	f88d 30e7 	strb.w	r3, [sp, #231]	; 0xe7
 80096ae:	e7a0      	b.n	80095f2 <_vfiprintf_r+0x692>
 80096b0:	f10d 08e8 	add.w	r8, sp, #232	; 0xe8
 80096b4:	e0d8      	b.n	8009868 <_vfiprintf_r+0x908>
 80096b6:	2b00      	cmp	r3, #0
 80096b8:	f000 80a4 	beq.w	8009804 <_vfiprintf_r+0x8a4>
 80096bc:	2100      	movs	r1, #0
 80096be:	46a3      	mov	fp, r4
 80096c0:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
 80096c4:	f88d 1033 	strb.w	r1, [sp, #51]	; 0x33
 80096c8:	e5db      	b.n	8009282 <_vfiprintf_r+0x322>
 80096ca:	4605      	mov	r5, r0
 80096cc:	e68d      	b.n	80093ea <_vfiprintf_r+0x48a>
 80096ce:	bf00      	nop
 80096d0:	0800a886 	.word	0x0800a886
 80096d4:	0800a896 	.word	0x0800a896
 80096d8:	0800a855 	.word	0x0800a855
 80096dc:	2010      	movs	r0, #16
 80096de:	2b07      	cmp	r3, #7
 80096e0:	4402      	add	r2, r0
 80096e2:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 80096e6:	6070      	str	r0, [r6, #4]
 80096e8:	dd07      	ble.n	80096fa <_vfiprintf_r+0x79a>
 80096ea:	4639      	mov	r1, r7
 80096ec:	4648      	mov	r0, r9
 80096ee:	aa0e      	add	r2, sp, #56	; 0x38
 80096f0:	f7ff fc03 	bl	8008efa <__sprint_r>
 80096f4:	2800      	cmp	r0, #0
 80096f6:	d164      	bne.n	80097c2 <_vfiprintf_r+0x862>
 80096f8:	a911      	add	r1, sp, #68	; 0x44
 80096fa:	460e      	mov	r6, r1
 80096fc:	3c10      	subs	r4, #16
 80096fe:	e68f      	b.n	8009420 <_vfiprintf_r+0x4c0>
 8009700:	460e      	mov	r6, r1
 8009702:	e6a8      	b.n	8009456 <_vfiprintf_r+0x4f6>
 8009704:	4639      	mov	r1, r7
 8009706:	4648      	mov	r0, r9
 8009708:	aa0e      	add	r2, sp, #56	; 0x38
 800970a:	f7ff fbf6 	bl	8008efa <__sprint_r>
 800970e:	2800      	cmp	r0, #0
 8009710:	d157      	bne.n	80097c2 <_vfiprintf_r+0x862>
 8009712:	ae11      	add	r6, sp, #68	; 0x44
 8009714:	e6b1      	b.n	800947a <_vfiprintf_r+0x51a>
 8009716:	4639      	mov	r1, r7
 8009718:	4648      	mov	r0, r9
 800971a:	aa0e      	add	r2, sp, #56	; 0x38
 800971c:	f7ff fbed 	bl	8008efa <__sprint_r>
 8009720:	2800      	cmp	r0, #0
 8009722:	d14e      	bne.n	80097c2 <_vfiprintf_r+0x862>
 8009724:	ae11      	add	r6, sp, #68	; 0x44
 8009726:	e6b8      	b.n	800949a <_vfiprintf_r+0x53a>
 8009728:	2010      	movs	r0, #16
 800972a:	2b07      	cmp	r3, #7
 800972c:	4402      	add	r2, r0
 800972e:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 8009732:	6070      	str	r0, [r6, #4]
 8009734:	dd07      	ble.n	8009746 <_vfiprintf_r+0x7e6>
 8009736:	4639      	mov	r1, r7
 8009738:	4648      	mov	r0, r9
 800973a:	aa0e      	add	r2, sp, #56	; 0x38
 800973c:	f7ff fbdd 	bl	8008efa <__sprint_r>
 8009740:	2800      	cmp	r0, #0
 8009742:	d13e      	bne.n	80097c2 <_vfiprintf_r+0x862>
 8009744:	a911      	add	r1, sp, #68	; 0x44
 8009746:	460e      	mov	r6, r1
 8009748:	3c10      	subs	r4, #16
 800974a:	e6ae      	b.n	80094aa <_vfiprintf_r+0x54a>
 800974c:	460e      	mov	r6, r1
 800974e:	e6c7      	b.n	80094e0 <_vfiprintf_r+0x580>
 8009750:	2010      	movs	r0, #16
 8009752:	2b07      	cmp	r3, #7
 8009754:	4401      	add	r1, r0
 8009756:	e9cd 310f 	strd	r3, r1, [sp, #60]	; 0x3c
 800975a:	6070      	str	r0, [r6, #4]
 800975c:	dd06      	ble.n	800976c <_vfiprintf_r+0x80c>
 800975e:	4639      	mov	r1, r7
 8009760:	4648      	mov	r0, r9
 8009762:	aa0e      	add	r2, sp, #56	; 0x38
 8009764:	f7ff fbc9 	bl	8008efa <__sprint_r>
 8009768:	bb58      	cbnz	r0, 80097c2 <_vfiprintf_r+0x862>
 800976a:	aa11      	add	r2, sp, #68	; 0x44
 800976c:	4616      	mov	r6, r2
 800976e:	3c10      	subs	r4, #16
 8009770:	e6bb      	b.n	80094ea <_vfiprintf_r+0x58a>
 8009772:	4616      	mov	r6, r2
 8009774:	e6d3      	b.n	800951e <_vfiprintf_r+0x5be>
 8009776:	4639      	mov	r1, r7
 8009778:	4648      	mov	r0, r9
 800977a:	aa0e      	add	r2, sp, #56	; 0x38
 800977c:	f7ff fbbd 	bl	8008efa <__sprint_r>
 8009780:	b9f8      	cbnz	r0, 80097c2 <_vfiprintf_r+0x862>
 8009782:	ab11      	add	r3, sp, #68	; 0x44
 8009784:	e6da      	b.n	800953c <_vfiprintf_r+0x5dc>
 8009786:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 800978a:	1a54      	subs	r4, r2, r1
 800978c:	2c00      	cmp	r4, #0
 800978e:	f77f aed9 	ble.w	8009544 <_vfiprintf_r+0x5e4>
 8009792:	2610      	movs	r6, #16
 8009794:	4d38      	ldr	r5, [pc, #224]	; (8009878 <_vfiprintf_r+0x918>)
 8009796:	2c10      	cmp	r4, #16
 8009798:	e9dd 210f 	ldrd	r2, r1, [sp, #60]	; 0x3c
 800979c:	601d      	str	r5, [r3, #0]
 800979e:	f102 0201 	add.w	r2, r2, #1
 80097a2:	dc1d      	bgt.n	80097e0 <_vfiprintf_r+0x880>
 80097a4:	605c      	str	r4, [r3, #4]
 80097a6:	2a07      	cmp	r2, #7
 80097a8:	440c      	add	r4, r1
 80097aa:	e9cd 240f 	strd	r2, r4, [sp, #60]	; 0x3c
 80097ae:	f77f aec9 	ble.w	8009544 <_vfiprintf_r+0x5e4>
 80097b2:	4639      	mov	r1, r7
 80097b4:	4648      	mov	r0, r9
 80097b6:	aa0e      	add	r2, sp, #56	; 0x38
 80097b8:	f7ff fb9f 	bl	8008efa <__sprint_r>
 80097bc:	2800      	cmp	r0, #0
 80097be:	f43f aec1 	beq.w	8009544 <_vfiprintf_r+0x5e4>
 80097c2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80097c4:	07d9      	lsls	r1, r3, #31
 80097c6:	d405      	bmi.n	80097d4 <_vfiprintf_r+0x874>
 80097c8:	89bb      	ldrh	r3, [r7, #12]
 80097ca:	059a      	lsls	r2, r3, #22
 80097cc:	d402      	bmi.n	80097d4 <_vfiprintf_r+0x874>
 80097ce:	6db8      	ldr	r0, [r7, #88]	; 0x58
 80097d0:	f7fd fb13 	bl	8006dfa <__retarget_lock_release_recursive>
 80097d4:	89bb      	ldrh	r3, [r7, #12]
 80097d6:	065b      	lsls	r3, r3, #25
 80097d8:	f57f abf3 	bpl.w	8008fc2 <_vfiprintf_r+0x62>
 80097dc:	f7ff bbee 	b.w	8008fbc <_vfiprintf_r+0x5c>
 80097e0:	3110      	adds	r1, #16
 80097e2:	2a07      	cmp	r2, #7
 80097e4:	e9cd 210f 	strd	r2, r1, [sp, #60]	; 0x3c
 80097e8:	605e      	str	r6, [r3, #4]
 80097ea:	dc02      	bgt.n	80097f2 <_vfiprintf_r+0x892>
 80097ec:	3308      	adds	r3, #8
 80097ee:	3c10      	subs	r4, #16
 80097f0:	e7d1      	b.n	8009796 <_vfiprintf_r+0x836>
 80097f2:	4639      	mov	r1, r7
 80097f4:	4648      	mov	r0, r9
 80097f6:	aa0e      	add	r2, sp, #56	; 0x38
 80097f8:	f7ff fb7f 	bl	8008efa <__sprint_r>
 80097fc:	2800      	cmp	r0, #0
 80097fe:	d1e0      	bne.n	80097c2 <_vfiprintf_r+0x862>
 8009800:	ab11      	add	r3, sp, #68	; 0x44
 8009802:	e7f4      	b.n	80097ee <_vfiprintf_r+0x88e>
 8009804:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009806:	b913      	cbnz	r3, 800980e <_vfiprintf_r+0x8ae>
 8009808:	2300      	movs	r3, #0
 800980a:	930f      	str	r3, [sp, #60]	; 0x3c
 800980c:	e7d9      	b.n	80097c2 <_vfiprintf_r+0x862>
 800980e:	4639      	mov	r1, r7
 8009810:	4648      	mov	r0, r9
 8009812:	aa0e      	add	r2, sp, #56	; 0x38
 8009814:	f7ff fb71 	bl	8008efa <__sprint_r>
 8009818:	2800      	cmp	r0, #0
 800981a:	d0f5      	beq.n	8009808 <_vfiprintf_r+0x8a8>
 800981c:	e7d1      	b.n	80097c2 <_vfiprintf_r+0x862>
 800981e:	ea54 0205 	orrs.w	r2, r4, r5
 8009822:	f8cd a014 	str.w	sl, [sp, #20]
 8009826:	f43f ada2 	beq.w	800936e <_vfiprintf_r+0x40e>
 800982a:	2b01      	cmp	r3, #1
 800982c:	f43f aeda 	beq.w	80095e4 <_vfiprintf_r+0x684>
 8009830:	2b02      	cmp	r3, #2
 8009832:	f10d 08e8 	add.w	r8, sp, #232	; 0xe8
 8009836:	f43f af25 	beq.w	8009684 <_vfiprintf_r+0x724>
 800983a:	f004 0307 	and.w	r3, r4, #7
 800983e:	08e4      	lsrs	r4, r4, #3
 8009840:	ea44 7445 	orr.w	r4, r4, r5, lsl #29
 8009844:	08ed      	lsrs	r5, r5, #3
 8009846:	3330      	adds	r3, #48	; 0x30
 8009848:	ea54 0105 	orrs.w	r1, r4, r5
 800984c:	4642      	mov	r2, r8
 800984e:	f808 3d01 	strb.w	r3, [r8, #-1]!
 8009852:	d1f2      	bne.n	800983a <_vfiprintf_r+0x8da>
 8009854:	9905      	ldr	r1, [sp, #20]
 8009856:	07c8      	lsls	r0, r1, #31
 8009858:	d506      	bpl.n	8009868 <_vfiprintf_r+0x908>
 800985a:	2b30      	cmp	r3, #48	; 0x30
 800985c:	d004      	beq.n	8009868 <_vfiprintf_r+0x908>
 800985e:	2330      	movs	r3, #48	; 0x30
 8009860:	f808 3c01 	strb.w	r3, [r8, #-1]
 8009864:	f1a2 0802 	sub.w	r8, r2, #2
 8009868:	ab3a      	add	r3, sp, #232	; 0xe8
 800986a:	eba3 0308 	sub.w	r3, r3, r8
 800986e:	9d01      	ldr	r5, [sp, #4]
 8009870:	f8dd a014 	ldr.w	sl, [sp, #20]
 8009874:	9301      	str	r3, [sp, #4]
 8009876:	e5b8      	b.n	80093ea <_vfiprintf_r+0x48a>
 8009878:	0800a886 	.word	0x0800a886

0800987c <__sbprintf>:
 800987c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800987e:	461f      	mov	r7, r3
 8009880:	898b      	ldrh	r3, [r1, #12]
 8009882:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 8009886:	f023 0302 	bic.w	r3, r3, #2
 800988a:	f8ad 300c 	strh.w	r3, [sp, #12]
 800988e:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 8009890:	4615      	mov	r5, r2
 8009892:	9319      	str	r3, [sp, #100]	; 0x64
 8009894:	89cb      	ldrh	r3, [r1, #14]
 8009896:	4606      	mov	r6, r0
 8009898:	f8ad 300e 	strh.w	r3, [sp, #14]
 800989c:	69cb      	ldr	r3, [r1, #28]
 800989e:	a816      	add	r0, sp, #88	; 0x58
 80098a0:	9307      	str	r3, [sp, #28]
 80098a2:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 80098a4:	460c      	mov	r4, r1
 80098a6:	9309      	str	r3, [sp, #36]	; 0x24
 80098a8:	ab1a      	add	r3, sp, #104	; 0x68
 80098aa:	9300      	str	r3, [sp, #0]
 80098ac:	9304      	str	r3, [sp, #16]
 80098ae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80098b2:	9302      	str	r3, [sp, #8]
 80098b4:	9305      	str	r3, [sp, #20]
 80098b6:	2300      	movs	r3, #0
 80098b8:	9306      	str	r3, [sp, #24]
 80098ba:	f7fd fa9b 	bl	8006df4 <__retarget_lock_init_recursive>
 80098be:	462a      	mov	r2, r5
 80098c0:	463b      	mov	r3, r7
 80098c2:	4669      	mov	r1, sp
 80098c4:	4630      	mov	r0, r6
 80098c6:	f7ff fb4b 	bl	8008f60 <_vfiprintf_r>
 80098ca:	1e05      	subs	r5, r0, #0
 80098cc:	db07      	blt.n	80098de <__sbprintf+0x62>
 80098ce:	4669      	mov	r1, sp
 80098d0:	4630      	mov	r0, r6
 80098d2:	f7fd f8af 	bl	8006a34 <_fflush_r>
 80098d6:	2800      	cmp	r0, #0
 80098d8:	bf18      	it	ne
 80098da:	f04f 35ff 	movne.w	r5, #4294967295
 80098de:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 80098e2:	9816      	ldr	r0, [sp, #88]	; 0x58
 80098e4:	065b      	lsls	r3, r3, #25
 80098e6:	bf42      	ittt	mi
 80098e8:	89a3      	ldrhmi	r3, [r4, #12]
 80098ea:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 80098ee:	81a3      	strhmi	r3, [r4, #12]
 80098f0:	f7fd fa81 	bl	8006df6 <__retarget_lock_close_recursive>
 80098f4:	4628      	mov	r0, r5
 80098f6:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 80098fa:	bdf0      	pop	{r4, r5, r6, r7, pc}

080098fc <_write_r>:
 80098fc:	b538      	push	{r3, r4, r5, lr}
 80098fe:	4604      	mov	r4, r0
 8009900:	4608      	mov	r0, r1
 8009902:	4611      	mov	r1, r2
 8009904:	2200      	movs	r2, #0
 8009906:	4d05      	ldr	r5, [pc, #20]	; (800991c <_write_r+0x20>)
 8009908:	602a      	str	r2, [r5, #0]
 800990a:	461a      	mov	r2, r3
 800990c:	f7f7 fda6 	bl	800145c <_write>
 8009910:	1c43      	adds	r3, r0, #1
 8009912:	d102      	bne.n	800991a <_write_r+0x1e>
 8009914:	682b      	ldr	r3, [r5, #0]
 8009916:	b103      	cbz	r3, 800991a <_write_r+0x1e>
 8009918:	6023      	str	r3, [r4, #0]
 800991a:	bd38      	pop	{r3, r4, r5, pc}
 800991c:	20000e64 	.word	0x20000e64

08009920 <__register_exitproc>:
 8009920:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009924:	f8df a074 	ldr.w	sl, [pc, #116]	; 800999c <__register_exitproc+0x7c>
 8009928:	4606      	mov	r6, r0
 800992a:	f8da 0000 	ldr.w	r0, [sl]
 800992e:	4698      	mov	r8, r3
 8009930:	460f      	mov	r7, r1
 8009932:	4691      	mov	r9, r2
 8009934:	f7fd fa60 	bl	8006df8 <__retarget_lock_acquire_recursive>
 8009938:	4b19      	ldr	r3, [pc, #100]	; (80099a0 <__register_exitproc+0x80>)
 800993a:	681b      	ldr	r3, [r3, #0]
 800993c:	f8d3 4148 	ldr.w	r4, [r3, #328]	; 0x148
 8009940:	b91c      	cbnz	r4, 800994a <__register_exitproc+0x2a>
 8009942:	f503 74a6 	add.w	r4, r3, #332	; 0x14c
 8009946:	f8c3 4148 	str.w	r4, [r3, #328]	; 0x148
 800994a:	6865      	ldr	r5, [r4, #4]
 800994c:	f8da 0000 	ldr.w	r0, [sl]
 8009950:	2d1f      	cmp	r5, #31
 8009952:	dd05      	ble.n	8009960 <__register_exitproc+0x40>
 8009954:	f7fd fa51 	bl	8006dfa <__retarget_lock_release_recursive>
 8009958:	f04f 30ff 	mov.w	r0, #4294967295
 800995c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009960:	b19e      	cbz	r6, 800998a <__register_exitproc+0x6a>
 8009962:	2201      	movs	r2, #1
 8009964:	eb04 0185 	add.w	r1, r4, r5, lsl #2
 8009968:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
 800996c:	f8d4 3188 	ldr.w	r3, [r4, #392]	; 0x188
 8009970:	40aa      	lsls	r2, r5
 8009972:	4313      	orrs	r3, r2
 8009974:	f8c4 3188 	str.w	r3, [r4, #392]	; 0x188
 8009978:	2e02      	cmp	r6, #2
 800997a:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
 800997e:	bf02      	ittt	eq
 8009980:	f8d4 318c 	ldreq.w	r3, [r4, #396]	; 0x18c
 8009984:	4313      	orreq	r3, r2
 8009986:	f8c4 318c 	streq.w	r3, [r4, #396]	; 0x18c
 800998a:	1c6b      	adds	r3, r5, #1
 800998c:	3502      	adds	r5, #2
 800998e:	6063      	str	r3, [r4, #4]
 8009990:	f844 7025 	str.w	r7, [r4, r5, lsl #2]
 8009994:	f7fd fa31 	bl	8006dfa <__retarget_lock_release_recursive>
 8009998:	2000      	movs	r0, #0
 800999a:	e7df      	b.n	800995c <__register_exitproc+0x3c>
 800999c:	20000448 	.word	0x20000448
 80099a0:	0800a658 	.word	0x0800a658

080099a4 <__assert_func>:
 80099a4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80099a6:	4614      	mov	r4, r2
 80099a8:	461a      	mov	r2, r3
 80099aa:	4b09      	ldr	r3, [pc, #36]	; (80099d0 <__assert_func+0x2c>)
 80099ac:	4605      	mov	r5, r0
 80099ae:	681b      	ldr	r3, [r3, #0]
 80099b0:	68d8      	ldr	r0, [r3, #12]
 80099b2:	b14c      	cbz	r4, 80099c8 <__assert_func+0x24>
 80099b4:	4b07      	ldr	r3, [pc, #28]	; (80099d4 <__assert_func+0x30>)
 80099b6:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80099ba:	9100      	str	r1, [sp, #0]
 80099bc:	462b      	mov	r3, r5
 80099be:	4906      	ldr	r1, [pc, #24]	; (80099d8 <__assert_func+0x34>)
 80099c0:	f000 f8ac 	bl	8009b1c <fiprintf>
 80099c4:	f000 fd75 	bl	800a4b2 <abort>
 80099c8:	4b04      	ldr	r3, [pc, #16]	; (80099dc <__assert_func+0x38>)
 80099ca:	461c      	mov	r4, r3
 80099cc:	e7f3      	b.n	80099b6 <__assert_func+0x12>
 80099ce:	bf00      	nop
 80099d0:	20000018 	.word	0x20000018
 80099d4:	0800a8a6 	.word	0x0800a8a6
 80099d8:	0800a8b3 	.word	0x0800a8b3
 80099dc:	0800a8e1 	.word	0x0800a8e1

080099e0 <_calloc_r>:
 80099e0:	b538      	push	{r3, r4, r5, lr}
 80099e2:	fba1 1502 	umull	r1, r5, r1, r2
 80099e6:	b92d      	cbnz	r5, 80099f4 <_calloc_r+0x14>
 80099e8:	f7fd fa74 	bl	8006ed4 <_malloc_r>
 80099ec:	4604      	mov	r4, r0
 80099ee:	b938      	cbnz	r0, 8009a00 <_calloc_r+0x20>
 80099f0:	4620      	mov	r0, r4
 80099f2:	bd38      	pop	{r3, r4, r5, pc}
 80099f4:	f7fc f898 	bl	8005b28 <__errno>
 80099f8:	230c      	movs	r3, #12
 80099fa:	2400      	movs	r4, #0
 80099fc:	6003      	str	r3, [r0, #0]
 80099fe:	e7f7      	b.n	80099f0 <_calloc_r+0x10>
 8009a00:	f850 2c04 	ldr.w	r2, [r0, #-4]
 8009a04:	f022 0203 	bic.w	r2, r2, #3
 8009a08:	3a04      	subs	r2, #4
 8009a0a:	2a24      	cmp	r2, #36	; 0x24
 8009a0c:	d819      	bhi.n	8009a42 <_calloc_r+0x62>
 8009a0e:	2a13      	cmp	r2, #19
 8009a10:	d915      	bls.n	8009a3e <_calloc_r+0x5e>
 8009a12:	2a1b      	cmp	r2, #27
 8009a14:	e9c0 5500 	strd	r5, r5, [r0]
 8009a18:	d806      	bhi.n	8009a28 <_calloc_r+0x48>
 8009a1a:	f100 0308 	add.w	r3, r0, #8
 8009a1e:	2200      	movs	r2, #0
 8009a20:	e9c3 2200 	strd	r2, r2, [r3]
 8009a24:	609a      	str	r2, [r3, #8]
 8009a26:	e7e3      	b.n	80099f0 <_calloc_r+0x10>
 8009a28:	2a24      	cmp	r2, #36	; 0x24
 8009a2a:	e9c0 5502 	strd	r5, r5, [r0, #8]
 8009a2e:	bf11      	iteee	ne
 8009a30:	f100 0310 	addne.w	r3, r0, #16
 8009a34:	6105      	streq	r5, [r0, #16]
 8009a36:	f100 0318 	addeq.w	r3, r0, #24
 8009a3a:	6145      	streq	r5, [r0, #20]
 8009a3c:	e7ef      	b.n	8009a1e <_calloc_r+0x3e>
 8009a3e:	4603      	mov	r3, r0
 8009a40:	e7ed      	b.n	8009a1e <_calloc_r+0x3e>
 8009a42:	4629      	mov	r1, r5
 8009a44:	f7fc f89a 	bl	8005b7c <memset>
 8009a48:	e7d2      	b.n	80099f0 <_calloc_r+0x10>
	...

08009a4c <_close_r>:
 8009a4c:	b538      	push	{r3, r4, r5, lr}
 8009a4e:	2300      	movs	r3, #0
 8009a50:	4d05      	ldr	r5, [pc, #20]	; (8009a68 <_close_r+0x1c>)
 8009a52:	4604      	mov	r4, r0
 8009a54:	4608      	mov	r0, r1
 8009a56:	602b      	str	r3, [r5, #0]
 8009a58:	f7f7 fd1c 	bl	8001494 <_close>
 8009a5c:	1c43      	adds	r3, r0, #1
 8009a5e:	d102      	bne.n	8009a66 <_close_r+0x1a>
 8009a60:	682b      	ldr	r3, [r5, #0]
 8009a62:	b103      	cbz	r3, 8009a66 <_close_r+0x1a>
 8009a64:	6023      	str	r3, [r4, #0]
 8009a66:	bd38      	pop	{r3, r4, r5, pc}
 8009a68:	20000e64 	.word	0x20000e64

08009a6c <_fclose_r>:
 8009a6c:	b570      	push	{r4, r5, r6, lr}
 8009a6e:	4606      	mov	r6, r0
 8009a70:	460c      	mov	r4, r1
 8009a72:	b911      	cbnz	r1, 8009a7a <_fclose_r+0xe>
 8009a74:	2500      	movs	r5, #0
 8009a76:	4628      	mov	r0, r5
 8009a78:	bd70      	pop	{r4, r5, r6, pc}
 8009a7a:	b118      	cbz	r0, 8009a84 <_fclose_r+0x18>
 8009a7c:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8009a7e:	b90b      	cbnz	r3, 8009a84 <_fclose_r+0x18>
 8009a80:	f7fd f844 	bl	8006b0c <__sinit>
 8009a84:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009a86:	07d8      	lsls	r0, r3, #31
 8009a88:	d405      	bmi.n	8009a96 <_fclose_r+0x2a>
 8009a8a:	89a3      	ldrh	r3, [r4, #12]
 8009a8c:	0599      	lsls	r1, r3, #22
 8009a8e:	d402      	bmi.n	8009a96 <_fclose_r+0x2a>
 8009a90:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009a92:	f7fd f9b1 	bl	8006df8 <__retarget_lock_acquire_recursive>
 8009a96:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009a9a:	b93b      	cbnz	r3, 8009aac <_fclose_r+0x40>
 8009a9c:	6e65      	ldr	r5, [r4, #100]	; 0x64
 8009a9e:	f015 0501 	ands.w	r5, r5, #1
 8009aa2:	d1e7      	bne.n	8009a74 <_fclose_r+0x8>
 8009aa4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009aa6:	f7fd f9a8 	bl	8006dfa <__retarget_lock_release_recursive>
 8009aaa:	e7e4      	b.n	8009a76 <_fclose_r+0xa>
 8009aac:	4621      	mov	r1, r4
 8009aae:	4630      	mov	r0, r6
 8009ab0:	f7fc ff36 	bl	8006920 <__sflush_r>
 8009ab4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8009ab6:	4605      	mov	r5, r0
 8009ab8:	b133      	cbz	r3, 8009ac8 <_fclose_r+0x5c>
 8009aba:	4630      	mov	r0, r6
 8009abc:	69e1      	ldr	r1, [r4, #28]
 8009abe:	4798      	blx	r3
 8009ac0:	2800      	cmp	r0, #0
 8009ac2:	bfb8      	it	lt
 8009ac4:	f04f 35ff 	movlt.w	r5, #4294967295
 8009ac8:	89a3      	ldrh	r3, [r4, #12]
 8009aca:	061a      	lsls	r2, r3, #24
 8009acc:	d503      	bpl.n	8009ad6 <_fclose_r+0x6a>
 8009ace:	4630      	mov	r0, r6
 8009ad0:	6921      	ldr	r1, [r4, #16]
 8009ad2:	f7fd f8ab 	bl	8006c2c <_free_r>
 8009ad6:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8009ad8:	b141      	cbz	r1, 8009aec <_fclose_r+0x80>
 8009ada:	f104 0340 	add.w	r3, r4, #64	; 0x40
 8009ade:	4299      	cmp	r1, r3
 8009ae0:	d002      	beq.n	8009ae8 <_fclose_r+0x7c>
 8009ae2:	4630      	mov	r0, r6
 8009ae4:	f7fd f8a2 	bl	8006c2c <_free_r>
 8009ae8:	2300      	movs	r3, #0
 8009aea:	6323      	str	r3, [r4, #48]	; 0x30
 8009aec:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8009aee:	b121      	cbz	r1, 8009afa <_fclose_r+0x8e>
 8009af0:	4630      	mov	r0, r6
 8009af2:	f7fd f89b 	bl	8006c2c <_free_r>
 8009af6:	2300      	movs	r3, #0
 8009af8:	6463      	str	r3, [r4, #68]	; 0x44
 8009afa:	f7fc ffef 	bl	8006adc <__sfp_lock_acquire>
 8009afe:	2300      	movs	r3, #0
 8009b00:	81a3      	strh	r3, [r4, #12]
 8009b02:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009b04:	07db      	lsls	r3, r3, #31
 8009b06:	d402      	bmi.n	8009b0e <_fclose_r+0xa2>
 8009b08:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009b0a:	f7fd f976 	bl	8006dfa <__retarget_lock_release_recursive>
 8009b0e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009b10:	f7fd f971 	bl	8006df6 <__retarget_lock_close_recursive>
 8009b14:	f7fc ffe8 	bl	8006ae8 <__sfp_lock_release>
 8009b18:	e7ad      	b.n	8009a76 <_fclose_r+0xa>
	...

08009b1c <fiprintf>:
 8009b1c:	b40e      	push	{r1, r2, r3}
 8009b1e:	b503      	push	{r0, r1, lr}
 8009b20:	4601      	mov	r1, r0
 8009b22:	ab03      	add	r3, sp, #12
 8009b24:	4805      	ldr	r0, [pc, #20]	; (8009b3c <fiprintf+0x20>)
 8009b26:	f853 2b04 	ldr.w	r2, [r3], #4
 8009b2a:	6800      	ldr	r0, [r0, #0]
 8009b2c:	9301      	str	r3, [sp, #4]
 8009b2e:	f7ff fa17 	bl	8008f60 <_vfiprintf_r>
 8009b32:	b002      	add	sp, #8
 8009b34:	f85d eb04 	ldr.w	lr, [sp], #4
 8009b38:	b003      	add	sp, #12
 8009b3a:	4770      	bx	lr
 8009b3c:	20000018 	.word	0x20000018

08009b40 <__fputwc>:
 8009b40:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009b44:	4680      	mov	r8, r0
 8009b46:	460e      	mov	r6, r1
 8009b48:	4615      	mov	r5, r2
 8009b4a:	f000 f9cd 	bl	8009ee8 <__locale_mb_cur_max>
 8009b4e:	2801      	cmp	r0, #1
 8009b50:	4604      	mov	r4, r0
 8009b52:	d11b      	bne.n	8009b8c <__fputwc+0x4c>
 8009b54:	1e73      	subs	r3, r6, #1
 8009b56:	2bfe      	cmp	r3, #254	; 0xfe
 8009b58:	d818      	bhi.n	8009b8c <__fputwc+0x4c>
 8009b5a:	f88d 6004 	strb.w	r6, [sp, #4]
 8009b5e:	2700      	movs	r7, #0
 8009b60:	f10d 0904 	add.w	r9, sp, #4
 8009b64:	42a7      	cmp	r7, r4
 8009b66:	d020      	beq.n	8009baa <__fputwc+0x6a>
 8009b68:	68ab      	ldr	r3, [r5, #8]
 8009b6a:	f817 1009 	ldrb.w	r1, [r7, r9]
 8009b6e:	3b01      	subs	r3, #1
 8009b70:	2b00      	cmp	r3, #0
 8009b72:	60ab      	str	r3, [r5, #8]
 8009b74:	da04      	bge.n	8009b80 <__fputwc+0x40>
 8009b76:	69aa      	ldr	r2, [r5, #24]
 8009b78:	4293      	cmp	r3, r2
 8009b7a:	db1a      	blt.n	8009bb2 <__fputwc+0x72>
 8009b7c:	290a      	cmp	r1, #10
 8009b7e:	d018      	beq.n	8009bb2 <__fputwc+0x72>
 8009b80:	682b      	ldr	r3, [r5, #0]
 8009b82:	1c5a      	adds	r2, r3, #1
 8009b84:	602a      	str	r2, [r5, #0]
 8009b86:	7019      	strb	r1, [r3, #0]
 8009b88:	3701      	adds	r7, #1
 8009b8a:	e7eb      	b.n	8009b64 <__fputwc+0x24>
 8009b8c:	4632      	mov	r2, r6
 8009b8e:	4640      	mov	r0, r8
 8009b90:	f105 035c 	add.w	r3, r5, #92	; 0x5c
 8009b94:	a901      	add	r1, sp, #4
 8009b96:	f000 fc69 	bl	800a46c <_wcrtomb_r>
 8009b9a:	1c42      	adds	r2, r0, #1
 8009b9c:	4604      	mov	r4, r0
 8009b9e:	d1de      	bne.n	8009b5e <__fputwc+0x1e>
 8009ba0:	4606      	mov	r6, r0
 8009ba2:	89ab      	ldrh	r3, [r5, #12]
 8009ba4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009ba8:	81ab      	strh	r3, [r5, #12]
 8009baa:	4630      	mov	r0, r6
 8009bac:	b003      	add	sp, #12
 8009bae:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009bb2:	462a      	mov	r2, r5
 8009bb4:	4640      	mov	r0, r8
 8009bb6:	f000 fc10 	bl	800a3da <__swbuf_r>
 8009bba:	1c43      	adds	r3, r0, #1
 8009bbc:	d1e4      	bne.n	8009b88 <__fputwc+0x48>
 8009bbe:	4606      	mov	r6, r0
 8009bc0:	e7f3      	b.n	8009baa <__fputwc+0x6a>

08009bc2 <_fputwc_r>:
 8009bc2:	6e53      	ldr	r3, [r2, #100]	; 0x64
 8009bc4:	b570      	push	{r4, r5, r6, lr}
 8009bc6:	07db      	lsls	r3, r3, #31
 8009bc8:	4605      	mov	r5, r0
 8009bca:	460e      	mov	r6, r1
 8009bcc:	4614      	mov	r4, r2
 8009bce:	d405      	bmi.n	8009bdc <_fputwc_r+0x1a>
 8009bd0:	8993      	ldrh	r3, [r2, #12]
 8009bd2:	0598      	lsls	r0, r3, #22
 8009bd4:	d402      	bmi.n	8009bdc <_fputwc_r+0x1a>
 8009bd6:	6d90      	ldr	r0, [r2, #88]	; 0x58
 8009bd8:	f7fd f90e 	bl	8006df8 <__retarget_lock_acquire_recursive>
 8009bdc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009be0:	0499      	lsls	r1, r3, #18
 8009be2:	d406      	bmi.n	8009bf2 <_fputwc_r+0x30>
 8009be4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8009be8:	81a3      	strh	r3, [r4, #12]
 8009bea:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009bec:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8009bf0:	6663      	str	r3, [r4, #100]	; 0x64
 8009bf2:	4622      	mov	r2, r4
 8009bf4:	4628      	mov	r0, r5
 8009bf6:	4631      	mov	r1, r6
 8009bf8:	f7ff ffa2 	bl	8009b40 <__fputwc>
 8009bfc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009bfe:	4605      	mov	r5, r0
 8009c00:	07da      	lsls	r2, r3, #31
 8009c02:	d405      	bmi.n	8009c10 <_fputwc_r+0x4e>
 8009c04:	89a3      	ldrh	r3, [r4, #12]
 8009c06:	059b      	lsls	r3, r3, #22
 8009c08:	d402      	bmi.n	8009c10 <_fputwc_r+0x4e>
 8009c0a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009c0c:	f7fd f8f5 	bl	8006dfa <__retarget_lock_release_recursive>
 8009c10:	4628      	mov	r0, r5
 8009c12:	bd70      	pop	{r4, r5, r6, pc}

08009c14 <_fstat_r>:
 8009c14:	b538      	push	{r3, r4, r5, lr}
 8009c16:	2300      	movs	r3, #0
 8009c18:	4d06      	ldr	r5, [pc, #24]	; (8009c34 <_fstat_r+0x20>)
 8009c1a:	4604      	mov	r4, r0
 8009c1c:	4608      	mov	r0, r1
 8009c1e:	4611      	mov	r1, r2
 8009c20:	602b      	str	r3, [r5, #0]
 8009c22:	f7f7 fc42 	bl	80014aa <_fstat>
 8009c26:	1c43      	adds	r3, r0, #1
 8009c28:	d102      	bne.n	8009c30 <_fstat_r+0x1c>
 8009c2a:	682b      	ldr	r3, [r5, #0]
 8009c2c:	b103      	cbz	r3, 8009c30 <_fstat_r+0x1c>
 8009c2e:	6023      	str	r3, [r4, #0]
 8009c30:	bd38      	pop	{r3, r4, r5, pc}
 8009c32:	bf00      	nop
 8009c34:	20000e64 	.word	0x20000e64

08009c38 <__sfvwrite_r>:
 8009c38:	6893      	ldr	r3, [r2, #8]
 8009c3a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c3e:	4606      	mov	r6, r0
 8009c40:	460c      	mov	r4, r1
 8009c42:	4690      	mov	r8, r2
 8009c44:	b91b      	cbnz	r3, 8009c4e <__sfvwrite_r+0x16>
 8009c46:	2000      	movs	r0, #0
 8009c48:	b003      	add	sp, #12
 8009c4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c4e:	898b      	ldrh	r3, [r1, #12]
 8009c50:	0718      	lsls	r0, r3, #28
 8009c52:	d550      	bpl.n	8009cf6 <__sfvwrite_r+0xbe>
 8009c54:	690b      	ldr	r3, [r1, #16]
 8009c56:	2b00      	cmp	r3, #0
 8009c58:	d04d      	beq.n	8009cf6 <__sfvwrite_r+0xbe>
 8009c5a:	89a3      	ldrh	r3, [r4, #12]
 8009c5c:	f8d8 7000 	ldr.w	r7, [r8]
 8009c60:	f013 0902 	ands.w	r9, r3, #2
 8009c64:	d16b      	bne.n	8009d3e <__sfvwrite_r+0x106>
 8009c66:	f013 0301 	ands.w	r3, r3, #1
 8009c6a:	f000 809b 	beq.w	8009da4 <__sfvwrite_r+0x16c>
 8009c6e:	4648      	mov	r0, r9
 8009c70:	46ca      	mov	sl, r9
 8009c72:	46cb      	mov	fp, r9
 8009c74:	f1bb 0f00 	cmp.w	fp, #0
 8009c78:	f000 8102 	beq.w	8009e80 <__sfvwrite_r+0x248>
 8009c7c:	b950      	cbnz	r0, 8009c94 <__sfvwrite_r+0x5c>
 8009c7e:	465a      	mov	r2, fp
 8009c80:	210a      	movs	r1, #10
 8009c82:	4650      	mov	r0, sl
 8009c84:	f7fd fb62 	bl	800734c <memchr>
 8009c88:	2800      	cmp	r0, #0
 8009c8a:	f000 80fe 	beq.w	8009e8a <__sfvwrite_r+0x252>
 8009c8e:	3001      	adds	r0, #1
 8009c90:	eba0 090a 	sub.w	r9, r0, sl
 8009c94:	6820      	ldr	r0, [r4, #0]
 8009c96:	6921      	ldr	r1, [r4, #16]
 8009c98:	45d9      	cmp	r9, fp
 8009c9a:	464a      	mov	r2, r9
 8009c9c:	bf28      	it	cs
 8009c9e:	465a      	movcs	r2, fp
 8009ca0:	4288      	cmp	r0, r1
 8009ca2:	6963      	ldr	r3, [r4, #20]
 8009ca4:	f240 80f4 	bls.w	8009e90 <__sfvwrite_r+0x258>
 8009ca8:	68a5      	ldr	r5, [r4, #8]
 8009caa:	441d      	add	r5, r3
 8009cac:	42aa      	cmp	r2, r5
 8009cae:	f340 80ef 	ble.w	8009e90 <__sfvwrite_r+0x258>
 8009cb2:	4651      	mov	r1, sl
 8009cb4:	462a      	mov	r2, r5
 8009cb6:	f000 f941 	bl	8009f3c <memmove>
 8009cba:	6823      	ldr	r3, [r4, #0]
 8009cbc:	4621      	mov	r1, r4
 8009cbe:	442b      	add	r3, r5
 8009cc0:	4630      	mov	r0, r6
 8009cc2:	6023      	str	r3, [r4, #0]
 8009cc4:	f7fc feb6 	bl	8006a34 <_fflush_r>
 8009cc8:	2800      	cmp	r0, #0
 8009cca:	d166      	bne.n	8009d9a <__sfvwrite_r+0x162>
 8009ccc:	ebb9 0905 	subs.w	r9, r9, r5
 8009cd0:	f040 80f6 	bne.w	8009ec0 <__sfvwrite_r+0x288>
 8009cd4:	4621      	mov	r1, r4
 8009cd6:	4630      	mov	r0, r6
 8009cd8:	f7fc feac 	bl	8006a34 <_fflush_r>
 8009cdc:	2800      	cmp	r0, #0
 8009cde:	d15c      	bne.n	8009d9a <__sfvwrite_r+0x162>
 8009ce0:	f8d8 2008 	ldr.w	r2, [r8, #8]
 8009ce4:	44aa      	add	sl, r5
 8009ce6:	ebab 0b05 	sub.w	fp, fp, r5
 8009cea:	1b55      	subs	r5, r2, r5
 8009cec:	f8c8 5008 	str.w	r5, [r8, #8]
 8009cf0:	2d00      	cmp	r5, #0
 8009cf2:	d1bf      	bne.n	8009c74 <__sfvwrite_r+0x3c>
 8009cf4:	e7a7      	b.n	8009c46 <__sfvwrite_r+0xe>
 8009cf6:	4621      	mov	r1, r4
 8009cf8:	4630      	mov	r0, r6
 8009cfa:	f7fb ff67 	bl	8005bcc <__swsetup_r>
 8009cfe:	2800      	cmp	r0, #0
 8009d00:	d0ab      	beq.n	8009c5a <__sfvwrite_r+0x22>
 8009d02:	f04f 30ff 	mov.w	r0, #4294967295
 8009d06:	e79f      	b.n	8009c48 <__sfvwrite_r+0x10>
 8009d08:	e9d7 b500 	ldrd	fp, r5, [r7]
 8009d0c:	3708      	adds	r7, #8
 8009d0e:	2d00      	cmp	r5, #0
 8009d10:	d0fa      	beq.n	8009d08 <__sfvwrite_r+0xd0>
 8009d12:	4555      	cmp	r5, sl
 8009d14:	462b      	mov	r3, r5
 8009d16:	465a      	mov	r2, fp
 8009d18:	bf28      	it	cs
 8009d1a:	4653      	movcs	r3, sl
 8009d1c:	4630      	mov	r0, r6
 8009d1e:	69e1      	ldr	r1, [r4, #28]
 8009d20:	f8d4 c024 	ldr.w	ip, [r4, #36]	; 0x24
 8009d24:	47e0      	blx	ip
 8009d26:	2800      	cmp	r0, #0
 8009d28:	dd37      	ble.n	8009d9a <__sfvwrite_r+0x162>
 8009d2a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009d2e:	4483      	add	fp, r0
 8009d30:	1a2d      	subs	r5, r5, r0
 8009d32:	1a18      	subs	r0, r3, r0
 8009d34:	f8c8 0008 	str.w	r0, [r8, #8]
 8009d38:	2800      	cmp	r0, #0
 8009d3a:	d1e8      	bne.n	8009d0e <__sfvwrite_r+0xd6>
 8009d3c:	e783      	b.n	8009c46 <__sfvwrite_r+0xe>
 8009d3e:	f04f 0b00 	mov.w	fp, #0
 8009d42:	f8df a180 	ldr.w	sl, [pc, #384]	; 8009ec4 <__sfvwrite_r+0x28c>
 8009d46:	465d      	mov	r5, fp
 8009d48:	e7e1      	b.n	8009d0e <__sfvwrite_r+0xd6>
 8009d4a:	e9d7 9a00 	ldrd	r9, sl, [r7]
 8009d4e:	3708      	adds	r7, #8
 8009d50:	f1ba 0f00 	cmp.w	sl, #0
 8009d54:	d0f9      	beq.n	8009d4a <__sfvwrite_r+0x112>
 8009d56:	89a3      	ldrh	r3, [r4, #12]
 8009d58:	6820      	ldr	r0, [r4, #0]
 8009d5a:	0599      	lsls	r1, r3, #22
 8009d5c:	68a2      	ldr	r2, [r4, #8]
 8009d5e:	d563      	bpl.n	8009e28 <__sfvwrite_r+0x1f0>
 8009d60:	4552      	cmp	r2, sl
 8009d62:	d836      	bhi.n	8009dd2 <__sfvwrite_r+0x19a>
 8009d64:	f413 6f90 	tst.w	r3, #1152	; 0x480
 8009d68:	d033      	beq.n	8009dd2 <__sfvwrite_r+0x19a>
 8009d6a:	6921      	ldr	r1, [r4, #16]
 8009d6c:	6965      	ldr	r5, [r4, #20]
 8009d6e:	eba0 0b01 	sub.w	fp, r0, r1
 8009d72:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009d76:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009d7a:	f10b 0201 	add.w	r2, fp, #1
 8009d7e:	106d      	asrs	r5, r5, #1
 8009d80:	4452      	add	r2, sl
 8009d82:	4295      	cmp	r5, r2
 8009d84:	bf38      	it	cc
 8009d86:	4615      	movcc	r5, r2
 8009d88:	055b      	lsls	r3, r3, #21
 8009d8a:	d53d      	bpl.n	8009e08 <__sfvwrite_r+0x1d0>
 8009d8c:	4629      	mov	r1, r5
 8009d8e:	4630      	mov	r0, r6
 8009d90:	f7fd f8a0 	bl	8006ed4 <_malloc_r>
 8009d94:	b948      	cbnz	r0, 8009daa <__sfvwrite_r+0x172>
 8009d96:	230c      	movs	r3, #12
 8009d98:	6033      	str	r3, [r6, #0]
 8009d9a:	89a3      	ldrh	r3, [r4, #12]
 8009d9c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009da0:	81a3      	strh	r3, [r4, #12]
 8009da2:	e7ae      	b.n	8009d02 <__sfvwrite_r+0xca>
 8009da4:	4699      	mov	r9, r3
 8009da6:	469a      	mov	sl, r3
 8009da8:	e7d2      	b.n	8009d50 <__sfvwrite_r+0x118>
 8009daa:	465a      	mov	r2, fp
 8009dac:	6921      	ldr	r1, [r4, #16]
 8009dae:	9001      	str	r0, [sp, #4]
 8009db0:	f7fd fada 	bl	8007368 <memcpy>
 8009db4:	89a2      	ldrh	r2, [r4, #12]
 8009db6:	9b01      	ldr	r3, [sp, #4]
 8009db8:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 8009dbc:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8009dc0:	81a2      	strh	r2, [r4, #12]
 8009dc2:	4652      	mov	r2, sl
 8009dc4:	6123      	str	r3, [r4, #16]
 8009dc6:	6165      	str	r5, [r4, #20]
 8009dc8:	445b      	add	r3, fp
 8009dca:	eba5 050b 	sub.w	r5, r5, fp
 8009dce:	6023      	str	r3, [r4, #0]
 8009dd0:	60a5      	str	r5, [r4, #8]
 8009dd2:	4552      	cmp	r2, sl
 8009dd4:	bf28      	it	cs
 8009dd6:	4652      	movcs	r2, sl
 8009dd8:	4655      	mov	r5, sl
 8009dda:	4649      	mov	r1, r9
 8009ddc:	6820      	ldr	r0, [r4, #0]
 8009dde:	9201      	str	r2, [sp, #4]
 8009de0:	f000 f8ac 	bl	8009f3c <memmove>
 8009de4:	68a3      	ldr	r3, [r4, #8]
 8009de6:	9a01      	ldr	r2, [sp, #4]
 8009de8:	1a9b      	subs	r3, r3, r2
 8009dea:	60a3      	str	r3, [r4, #8]
 8009dec:	6823      	ldr	r3, [r4, #0]
 8009dee:	441a      	add	r2, r3
 8009df0:	6022      	str	r2, [r4, #0]
 8009df2:	f8d8 0008 	ldr.w	r0, [r8, #8]
 8009df6:	44a9      	add	r9, r5
 8009df8:	ebaa 0a05 	sub.w	sl, sl, r5
 8009dfc:	1b45      	subs	r5, r0, r5
 8009dfe:	f8c8 5008 	str.w	r5, [r8, #8]
 8009e02:	2d00      	cmp	r5, #0
 8009e04:	d1a4      	bne.n	8009d50 <__sfvwrite_r+0x118>
 8009e06:	e71e      	b.n	8009c46 <__sfvwrite_r+0xe>
 8009e08:	462a      	mov	r2, r5
 8009e0a:	4630      	mov	r0, r6
 8009e0c:	f000 f8c2 	bl	8009f94 <_realloc_r>
 8009e10:	4603      	mov	r3, r0
 8009e12:	2800      	cmp	r0, #0
 8009e14:	d1d5      	bne.n	8009dc2 <__sfvwrite_r+0x18a>
 8009e16:	4630      	mov	r0, r6
 8009e18:	6921      	ldr	r1, [r4, #16]
 8009e1a:	f7fc ff07 	bl	8006c2c <_free_r>
 8009e1e:	89a3      	ldrh	r3, [r4, #12]
 8009e20:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009e24:	81a3      	strh	r3, [r4, #12]
 8009e26:	e7b6      	b.n	8009d96 <__sfvwrite_r+0x15e>
 8009e28:	6923      	ldr	r3, [r4, #16]
 8009e2a:	4283      	cmp	r3, r0
 8009e2c:	d302      	bcc.n	8009e34 <__sfvwrite_r+0x1fc>
 8009e2e:	6961      	ldr	r1, [r4, #20]
 8009e30:	4551      	cmp	r1, sl
 8009e32:	d915      	bls.n	8009e60 <__sfvwrite_r+0x228>
 8009e34:	4552      	cmp	r2, sl
 8009e36:	bf28      	it	cs
 8009e38:	4652      	movcs	r2, sl
 8009e3a:	4615      	mov	r5, r2
 8009e3c:	4649      	mov	r1, r9
 8009e3e:	f000 f87d 	bl	8009f3c <memmove>
 8009e42:	68a3      	ldr	r3, [r4, #8]
 8009e44:	6822      	ldr	r2, [r4, #0]
 8009e46:	1b5b      	subs	r3, r3, r5
 8009e48:	442a      	add	r2, r5
 8009e4a:	60a3      	str	r3, [r4, #8]
 8009e4c:	6022      	str	r2, [r4, #0]
 8009e4e:	2b00      	cmp	r3, #0
 8009e50:	d1cf      	bne.n	8009df2 <__sfvwrite_r+0x1ba>
 8009e52:	4621      	mov	r1, r4
 8009e54:	4630      	mov	r0, r6
 8009e56:	f7fc fded 	bl	8006a34 <_fflush_r>
 8009e5a:	2800      	cmp	r0, #0
 8009e5c:	d0c9      	beq.n	8009df2 <__sfvwrite_r+0x1ba>
 8009e5e:	e79c      	b.n	8009d9a <__sfvwrite_r+0x162>
 8009e60:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8009e64:	459a      	cmp	sl, r3
 8009e66:	bf38      	it	cc
 8009e68:	4653      	movcc	r3, sl
 8009e6a:	fb93 f3f1 	sdiv	r3, r3, r1
 8009e6e:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8009e70:	434b      	muls	r3, r1
 8009e72:	464a      	mov	r2, r9
 8009e74:	4630      	mov	r0, r6
 8009e76:	69e1      	ldr	r1, [r4, #28]
 8009e78:	47a8      	blx	r5
 8009e7a:	1e05      	subs	r5, r0, #0
 8009e7c:	dcb9      	bgt.n	8009df2 <__sfvwrite_r+0x1ba>
 8009e7e:	e78c      	b.n	8009d9a <__sfvwrite_r+0x162>
 8009e80:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8009e84:	2000      	movs	r0, #0
 8009e86:	3708      	adds	r7, #8
 8009e88:	e6f4      	b.n	8009c74 <__sfvwrite_r+0x3c>
 8009e8a:	f10b 0901 	add.w	r9, fp, #1
 8009e8e:	e701      	b.n	8009c94 <__sfvwrite_r+0x5c>
 8009e90:	4293      	cmp	r3, r2
 8009e92:	dc08      	bgt.n	8009ea6 <__sfvwrite_r+0x26e>
 8009e94:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8009e96:	4652      	mov	r2, sl
 8009e98:	4630      	mov	r0, r6
 8009e9a:	69e1      	ldr	r1, [r4, #28]
 8009e9c:	47a8      	blx	r5
 8009e9e:	1e05      	subs	r5, r0, #0
 8009ea0:	f73f af14 	bgt.w	8009ccc <__sfvwrite_r+0x94>
 8009ea4:	e779      	b.n	8009d9a <__sfvwrite_r+0x162>
 8009ea6:	4651      	mov	r1, sl
 8009ea8:	9201      	str	r2, [sp, #4]
 8009eaa:	f000 f847 	bl	8009f3c <memmove>
 8009eae:	9a01      	ldr	r2, [sp, #4]
 8009eb0:	68a3      	ldr	r3, [r4, #8]
 8009eb2:	4615      	mov	r5, r2
 8009eb4:	1a9b      	subs	r3, r3, r2
 8009eb6:	60a3      	str	r3, [r4, #8]
 8009eb8:	6823      	ldr	r3, [r4, #0]
 8009eba:	4413      	add	r3, r2
 8009ebc:	6023      	str	r3, [r4, #0]
 8009ebe:	e705      	b.n	8009ccc <__sfvwrite_r+0x94>
 8009ec0:	2001      	movs	r0, #1
 8009ec2:	e70d      	b.n	8009ce0 <__sfvwrite_r+0xa8>
 8009ec4:	7ffffc00 	.word	0x7ffffc00

08009ec8 <_isatty_r>:
 8009ec8:	b538      	push	{r3, r4, r5, lr}
 8009eca:	2300      	movs	r3, #0
 8009ecc:	4d05      	ldr	r5, [pc, #20]	; (8009ee4 <_isatty_r+0x1c>)
 8009ece:	4604      	mov	r4, r0
 8009ed0:	4608      	mov	r0, r1
 8009ed2:	602b      	str	r3, [r5, #0]
 8009ed4:	f7f7 faf8 	bl	80014c8 <_isatty>
 8009ed8:	1c43      	adds	r3, r0, #1
 8009eda:	d102      	bne.n	8009ee2 <_isatty_r+0x1a>
 8009edc:	682b      	ldr	r3, [r5, #0]
 8009ede:	b103      	cbz	r3, 8009ee2 <_isatty_r+0x1a>
 8009ee0:	6023      	str	r3, [r4, #0]
 8009ee2:	bd38      	pop	{r3, r4, r5, pc}
 8009ee4:	20000e64 	.word	0x20000e64

08009ee8 <__locale_mb_cur_max>:
 8009ee8:	4b01      	ldr	r3, [pc, #4]	; (8009ef0 <__locale_mb_cur_max+0x8>)
 8009eea:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
 8009eee:	4770      	bx	lr
 8009ef0:	2000085c 	.word	0x2000085c

08009ef4 <_lseek_r>:
 8009ef4:	b538      	push	{r3, r4, r5, lr}
 8009ef6:	4604      	mov	r4, r0
 8009ef8:	4608      	mov	r0, r1
 8009efa:	4611      	mov	r1, r2
 8009efc:	2200      	movs	r2, #0
 8009efe:	4d05      	ldr	r5, [pc, #20]	; (8009f14 <_lseek_r+0x20>)
 8009f00:	602a      	str	r2, [r5, #0]
 8009f02:	461a      	mov	r2, r3
 8009f04:	f7f7 faea 	bl	80014dc <_lseek>
 8009f08:	1c43      	adds	r3, r0, #1
 8009f0a:	d102      	bne.n	8009f12 <_lseek_r+0x1e>
 8009f0c:	682b      	ldr	r3, [r5, #0]
 8009f0e:	b103      	cbz	r3, 8009f12 <_lseek_r+0x1e>
 8009f10:	6023      	str	r3, [r4, #0]
 8009f12:	bd38      	pop	{r3, r4, r5, pc}
 8009f14:	20000e64 	.word	0x20000e64

08009f18 <__ascii_mbtowc>:
 8009f18:	b082      	sub	sp, #8
 8009f1a:	b901      	cbnz	r1, 8009f1e <__ascii_mbtowc+0x6>
 8009f1c:	a901      	add	r1, sp, #4
 8009f1e:	b142      	cbz	r2, 8009f32 <__ascii_mbtowc+0x1a>
 8009f20:	b14b      	cbz	r3, 8009f36 <__ascii_mbtowc+0x1e>
 8009f22:	7813      	ldrb	r3, [r2, #0]
 8009f24:	600b      	str	r3, [r1, #0]
 8009f26:	7812      	ldrb	r2, [r2, #0]
 8009f28:	1e10      	subs	r0, r2, #0
 8009f2a:	bf18      	it	ne
 8009f2c:	2001      	movne	r0, #1
 8009f2e:	b002      	add	sp, #8
 8009f30:	4770      	bx	lr
 8009f32:	4610      	mov	r0, r2
 8009f34:	e7fb      	b.n	8009f2e <__ascii_mbtowc+0x16>
 8009f36:	f06f 0001 	mvn.w	r0, #1
 8009f3a:	e7f8      	b.n	8009f2e <__ascii_mbtowc+0x16>

08009f3c <memmove>:
 8009f3c:	4288      	cmp	r0, r1
 8009f3e:	b510      	push	{r4, lr}
 8009f40:	eb01 0402 	add.w	r4, r1, r2
 8009f44:	d902      	bls.n	8009f4c <memmove+0x10>
 8009f46:	4284      	cmp	r4, r0
 8009f48:	4623      	mov	r3, r4
 8009f4a:	d807      	bhi.n	8009f5c <memmove+0x20>
 8009f4c:	1e43      	subs	r3, r0, #1
 8009f4e:	42a1      	cmp	r1, r4
 8009f50:	d008      	beq.n	8009f64 <memmove+0x28>
 8009f52:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009f56:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009f5a:	e7f8      	b.n	8009f4e <memmove+0x12>
 8009f5c:	4601      	mov	r1, r0
 8009f5e:	4402      	add	r2, r0
 8009f60:	428a      	cmp	r2, r1
 8009f62:	d100      	bne.n	8009f66 <memmove+0x2a>
 8009f64:	bd10      	pop	{r4, pc}
 8009f66:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009f6a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009f6e:	e7f7      	b.n	8009f60 <memmove+0x24>

08009f70 <_read_r>:
 8009f70:	b538      	push	{r3, r4, r5, lr}
 8009f72:	4604      	mov	r4, r0
 8009f74:	4608      	mov	r0, r1
 8009f76:	4611      	mov	r1, r2
 8009f78:	2200      	movs	r2, #0
 8009f7a:	4d05      	ldr	r5, [pc, #20]	; (8009f90 <_read_r+0x20>)
 8009f7c:	602a      	str	r2, [r5, #0]
 8009f7e:	461a      	mov	r2, r3
 8009f80:	f7f7 fa4f 	bl	8001422 <_read>
 8009f84:	1c43      	adds	r3, r0, #1
 8009f86:	d102      	bne.n	8009f8e <_read_r+0x1e>
 8009f88:	682b      	ldr	r3, [r5, #0]
 8009f8a:	b103      	cbz	r3, 8009f8e <_read_r+0x1e>
 8009f8c:	6023      	str	r3, [r4, #0]
 8009f8e:	bd38      	pop	{r3, r4, r5, pc}
 8009f90:	20000e64 	.word	0x20000e64

08009f94 <_realloc_r>:
 8009f94:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f98:	460c      	mov	r4, r1
 8009f9a:	4681      	mov	r9, r0
 8009f9c:	4611      	mov	r1, r2
 8009f9e:	b924      	cbnz	r4, 8009faa <_realloc_r+0x16>
 8009fa0:	b003      	add	sp, #12
 8009fa2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009fa6:	f7fc bf95 	b.w	8006ed4 <_malloc_r>
 8009faa:	9201      	str	r2, [sp, #4]
 8009fac:	f7fd f9ea 	bl	8007384 <__malloc_lock>
 8009fb0:	9901      	ldr	r1, [sp, #4]
 8009fb2:	f101 080b 	add.w	r8, r1, #11
 8009fb6:	f1b8 0f16 	cmp.w	r8, #22
 8009fba:	d90b      	bls.n	8009fd4 <_realloc_r+0x40>
 8009fbc:	f038 0807 	bics.w	r8, r8, #7
 8009fc0:	d50a      	bpl.n	8009fd8 <_realloc_r+0x44>
 8009fc2:	230c      	movs	r3, #12
 8009fc4:	f04f 0b00 	mov.w	fp, #0
 8009fc8:	f8c9 3000 	str.w	r3, [r9]
 8009fcc:	4658      	mov	r0, fp
 8009fce:	b003      	add	sp, #12
 8009fd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009fd4:	f04f 0810 	mov.w	r8, #16
 8009fd8:	4588      	cmp	r8, r1
 8009fda:	d3f2      	bcc.n	8009fc2 <_realloc_r+0x2e>
 8009fdc:	f854 5c04 	ldr.w	r5, [r4, #-4]
 8009fe0:	f1a4 0a08 	sub.w	sl, r4, #8
 8009fe4:	f025 0603 	bic.w	r6, r5, #3
 8009fe8:	45b0      	cmp	r8, r6
 8009fea:	f340 8171 	ble.w	800a2d0 <_realloc_r+0x33c>
 8009fee:	4a9c      	ldr	r2, [pc, #624]	; (800a260 <_realloc_r+0x2cc>)
 8009ff0:	eb0a 0306 	add.w	r3, sl, r6
 8009ff4:	f8d2 c008 	ldr.w	ip, [r2, #8]
 8009ff8:	685a      	ldr	r2, [r3, #4]
 8009ffa:	459c      	cmp	ip, r3
 8009ffc:	d005      	beq.n	800a00a <_realloc_r+0x76>
 8009ffe:	f022 0001 	bic.w	r0, r2, #1
 800a002:	4418      	add	r0, r3
 800a004:	6840      	ldr	r0, [r0, #4]
 800a006:	07c7      	lsls	r7, r0, #31
 800a008:	d427      	bmi.n	800a05a <_realloc_r+0xc6>
 800a00a:	f022 0203 	bic.w	r2, r2, #3
 800a00e:	459c      	cmp	ip, r3
 800a010:	eb06 0702 	add.w	r7, r6, r2
 800a014:	d119      	bne.n	800a04a <_realloc_r+0xb6>
 800a016:	f108 0010 	add.w	r0, r8, #16
 800a01a:	42b8      	cmp	r0, r7
 800a01c:	dc1f      	bgt.n	800a05e <_realloc_r+0xca>
 800a01e:	4a90      	ldr	r2, [pc, #576]	; (800a260 <_realloc_r+0x2cc>)
 800a020:	eba7 0708 	sub.w	r7, r7, r8
 800a024:	eb0a 0308 	add.w	r3, sl, r8
 800a028:	f047 0701 	orr.w	r7, r7, #1
 800a02c:	6093      	str	r3, [r2, #8]
 800a02e:	605f      	str	r7, [r3, #4]
 800a030:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800a034:	4648      	mov	r0, r9
 800a036:	f003 0301 	and.w	r3, r3, #1
 800a03a:	ea43 0308 	orr.w	r3, r3, r8
 800a03e:	f844 3c04 	str.w	r3, [r4, #-4]
 800a042:	f7fd f9a5 	bl	8007390 <__malloc_unlock>
 800a046:	46a3      	mov	fp, r4
 800a048:	e7c0      	b.n	8009fcc <_realloc_r+0x38>
 800a04a:	45b8      	cmp	r8, r7
 800a04c:	dc07      	bgt.n	800a05e <_realloc_r+0xca>
 800a04e:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 800a052:	60da      	str	r2, [r3, #12]
 800a054:	6093      	str	r3, [r2, #8]
 800a056:	4655      	mov	r5, sl
 800a058:	e080      	b.n	800a15c <_realloc_r+0x1c8>
 800a05a:	2200      	movs	r2, #0
 800a05c:	4613      	mov	r3, r2
 800a05e:	07e8      	lsls	r0, r5, #31
 800a060:	f100 80e8 	bmi.w	800a234 <_realloc_r+0x2a0>
 800a064:	f854 5c08 	ldr.w	r5, [r4, #-8]
 800a068:	ebaa 0505 	sub.w	r5, sl, r5
 800a06c:	6868      	ldr	r0, [r5, #4]
 800a06e:	f020 0003 	bic.w	r0, r0, #3
 800a072:	eb00 0b06 	add.w	fp, r0, r6
 800a076:	2b00      	cmp	r3, #0
 800a078:	f000 80a7 	beq.w	800a1ca <_realloc_r+0x236>
 800a07c:	459c      	cmp	ip, r3
 800a07e:	eb02 070b 	add.w	r7, r2, fp
 800a082:	d14b      	bne.n	800a11c <_realloc_r+0x188>
 800a084:	f108 0310 	add.w	r3, r8, #16
 800a088:	42bb      	cmp	r3, r7
 800a08a:	f300 809e 	bgt.w	800a1ca <_realloc_r+0x236>
 800a08e:	46ab      	mov	fp, r5
 800a090:	68eb      	ldr	r3, [r5, #12]
 800a092:	f85b 2f08 	ldr.w	r2, [fp, #8]!
 800a096:	60d3      	str	r3, [r2, #12]
 800a098:	609a      	str	r2, [r3, #8]
 800a09a:	1f32      	subs	r2, r6, #4
 800a09c:	2a24      	cmp	r2, #36	; 0x24
 800a09e:	d838      	bhi.n	800a112 <_realloc_r+0x17e>
 800a0a0:	2a13      	cmp	r2, #19
 800a0a2:	d934      	bls.n	800a10e <_realloc_r+0x17a>
 800a0a4:	6823      	ldr	r3, [r4, #0]
 800a0a6:	2a1b      	cmp	r2, #27
 800a0a8:	60ab      	str	r3, [r5, #8]
 800a0aa:	6863      	ldr	r3, [r4, #4]
 800a0ac:	60eb      	str	r3, [r5, #12]
 800a0ae:	d81b      	bhi.n	800a0e8 <_realloc_r+0x154>
 800a0b0:	3408      	adds	r4, #8
 800a0b2:	f105 0310 	add.w	r3, r5, #16
 800a0b6:	6822      	ldr	r2, [r4, #0]
 800a0b8:	601a      	str	r2, [r3, #0]
 800a0ba:	6862      	ldr	r2, [r4, #4]
 800a0bc:	605a      	str	r2, [r3, #4]
 800a0be:	68a2      	ldr	r2, [r4, #8]
 800a0c0:	609a      	str	r2, [r3, #8]
 800a0c2:	4a67      	ldr	r2, [pc, #412]	; (800a260 <_realloc_r+0x2cc>)
 800a0c4:	eba7 0708 	sub.w	r7, r7, r8
 800a0c8:	eb05 0308 	add.w	r3, r5, r8
 800a0cc:	f047 0701 	orr.w	r7, r7, #1
 800a0d0:	6093      	str	r3, [r2, #8]
 800a0d2:	605f      	str	r7, [r3, #4]
 800a0d4:	686b      	ldr	r3, [r5, #4]
 800a0d6:	f003 0301 	and.w	r3, r3, #1
 800a0da:	ea43 0308 	orr.w	r3, r3, r8
 800a0de:	606b      	str	r3, [r5, #4]
 800a0e0:	4648      	mov	r0, r9
 800a0e2:	f7fd f955 	bl	8007390 <__malloc_unlock>
 800a0e6:	e771      	b.n	8009fcc <_realloc_r+0x38>
 800a0e8:	68a3      	ldr	r3, [r4, #8]
 800a0ea:	2a24      	cmp	r2, #36	; 0x24
 800a0ec:	612b      	str	r3, [r5, #16]
 800a0ee:	68e3      	ldr	r3, [r4, #12]
 800a0f0:	bf18      	it	ne
 800a0f2:	3410      	addne	r4, #16
 800a0f4:	616b      	str	r3, [r5, #20]
 800a0f6:	bf09      	itett	eq
 800a0f8:	6923      	ldreq	r3, [r4, #16]
 800a0fa:	f105 0318 	addne.w	r3, r5, #24
 800a0fe:	61ab      	streq	r3, [r5, #24]
 800a100:	6962      	ldreq	r2, [r4, #20]
 800a102:	bf02      	ittt	eq
 800a104:	f105 0320 	addeq.w	r3, r5, #32
 800a108:	61ea      	streq	r2, [r5, #28]
 800a10a:	3418      	addeq	r4, #24
 800a10c:	e7d3      	b.n	800a0b6 <_realloc_r+0x122>
 800a10e:	465b      	mov	r3, fp
 800a110:	e7d1      	b.n	800a0b6 <_realloc_r+0x122>
 800a112:	4621      	mov	r1, r4
 800a114:	4658      	mov	r0, fp
 800a116:	f7ff ff11 	bl	8009f3c <memmove>
 800a11a:	e7d2      	b.n	800a0c2 <_realloc_r+0x12e>
 800a11c:	45b8      	cmp	r8, r7
 800a11e:	dc54      	bgt.n	800a1ca <_realloc_r+0x236>
 800a120:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 800a124:	4628      	mov	r0, r5
 800a126:	60da      	str	r2, [r3, #12]
 800a128:	6093      	str	r3, [r2, #8]
 800a12a:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800a12e:	68eb      	ldr	r3, [r5, #12]
 800a130:	60d3      	str	r3, [r2, #12]
 800a132:	609a      	str	r2, [r3, #8]
 800a134:	1f32      	subs	r2, r6, #4
 800a136:	2a24      	cmp	r2, #36	; 0x24
 800a138:	d843      	bhi.n	800a1c2 <_realloc_r+0x22e>
 800a13a:	2a13      	cmp	r2, #19
 800a13c:	d908      	bls.n	800a150 <_realloc_r+0x1bc>
 800a13e:	6823      	ldr	r3, [r4, #0]
 800a140:	2a1b      	cmp	r2, #27
 800a142:	60ab      	str	r3, [r5, #8]
 800a144:	6863      	ldr	r3, [r4, #4]
 800a146:	60eb      	str	r3, [r5, #12]
 800a148:	d828      	bhi.n	800a19c <_realloc_r+0x208>
 800a14a:	3408      	adds	r4, #8
 800a14c:	f105 0010 	add.w	r0, r5, #16
 800a150:	6823      	ldr	r3, [r4, #0]
 800a152:	6003      	str	r3, [r0, #0]
 800a154:	6863      	ldr	r3, [r4, #4]
 800a156:	6043      	str	r3, [r0, #4]
 800a158:	68a3      	ldr	r3, [r4, #8]
 800a15a:	6083      	str	r3, [r0, #8]
 800a15c:	686b      	ldr	r3, [r5, #4]
 800a15e:	eba7 0008 	sub.w	r0, r7, r8
 800a162:	280f      	cmp	r0, #15
 800a164:	f003 0301 	and.w	r3, r3, #1
 800a168:	eb05 0207 	add.w	r2, r5, r7
 800a16c:	f240 80b2 	bls.w	800a2d4 <_realloc_r+0x340>
 800a170:	eb05 0108 	add.w	r1, r5, r8
 800a174:	ea48 0303 	orr.w	r3, r8, r3
 800a178:	f040 0001 	orr.w	r0, r0, #1
 800a17c:	606b      	str	r3, [r5, #4]
 800a17e:	6048      	str	r0, [r1, #4]
 800a180:	6853      	ldr	r3, [r2, #4]
 800a182:	4648      	mov	r0, r9
 800a184:	f043 0301 	orr.w	r3, r3, #1
 800a188:	6053      	str	r3, [r2, #4]
 800a18a:	3108      	adds	r1, #8
 800a18c:	f7fc fd4e 	bl	8006c2c <_free_r>
 800a190:	4648      	mov	r0, r9
 800a192:	f7fd f8fd 	bl	8007390 <__malloc_unlock>
 800a196:	f105 0b08 	add.w	fp, r5, #8
 800a19a:	e717      	b.n	8009fcc <_realloc_r+0x38>
 800a19c:	68a3      	ldr	r3, [r4, #8]
 800a19e:	2a24      	cmp	r2, #36	; 0x24
 800a1a0:	612b      	str	r3, [r5, #16]
 800a1a2:	68e3      	ldr	r3, [r4, #12]
 800a1a4:	bf18      	it	ne
 800a1a6:	f105 0018 	addne.w	r0, r5, #24
 800a1aa:	616b      	str	r3, [r5, #20]
 800a1ac:	bf09      	itett	eq
 800a1ae:	6923      	ldreq	r3, [r4, #16]
 800a1b0:	3410      	addne	r4, #16
 800a1b2:	61ab      	streq	r3, [r5, #24]
 800a1b4:	6963      	ldreq	r3, [r4, #20]
 800a1b6:	bf02      	ittt	eq
 800a1b8:	f105 0020 	addeq.w	r0, r5, #32
 800a1bc:	61eb      	streq	r3, [r5, #28]
 800a1be:	3418      	addeq	r4, #24
 800a1c0:	e7c6      	b.n	800a150 <_realloc_r+0x1bc>
 800a1c2:	4621      	mov	r1, r4
 800a1c4:	f7ff feba 	bl	8009f3c <memmove>
 800a1c8:	e7c8      	b.n	800a15c <_realloc_r+0x1c8>
 800a1ca:	45d8      	cmp	r8, fp
 800a1cc:	dc32      	bgt.n	800a234 <_realloc_r+0x2a0>
 800a1ce:	4628      	mov	r0, r5
 800a1d0:	68eb      	ldr	r3, [r5, #12]
 800a1d2:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800a1d6:	60d3      	str	r3, [r2, #12]
 800a1d8:	609a      	str	r2, [r3, #8]
 800a1da:	1f32      	subs	r2, r6, #4
 800a1dc:	2a24      	cmp	r2, #36	; 0x24
 800a1de:	d825      	bhi.n	800a22c <_realloc_r+0x298>
 800a1e0:	2a13      	cmp	r2, #19
 800a1e2:	d908      	bls.n	800a1f6 <_realloc_r+0x262>
 800a1e4:	6823      	ldr	r3, [r4, #0]
 800a1e6:	2a1b      	cmp	r2, #27
 800a1e8:	60ab      	str	r3, [r5, #8]
 800a1ea:	6863      	ldr	r3, [r4, #4]
 800a1ec:	60eb      	str	r3, [r5, #12]
 800a1ee:	d80a      	bhi.n	800a206 <_realloc_r+0x272>
 800a1f0:	3408      	adds	r4, #8
 800a1f2:	f105 0010 	add.w	r0, r5, #16
 800a1f6:	6823      	ldr	r3, [r4, #0]
 800a1f8:	6003      	str	r3, [r0, #0]
 800a1fa:	6863      	ldr	r3, [r4, #4]
 800a1fc:	6043      	str	r3, [r0, #4]
 800a1fe:	68a3      	ldr	r3, [r4, #8]
 800a200:	6083      	str	r3, [r0, #8]
 800a202:	465f      	mov	r7, fp
 800a204:	e7aa      	b.n	800a15c <_realloc_r+0x1c8>
 800a206:	68a3      	ldr	r3, [r4, #8]
 800a208:	2a24      	cmp	r2, #36	; 0x24
 800a20a:	612b      	str	r3, [r5, #16]
 800a20c:	68e3      	ldr	r3, [r4, #12]
 800a20e:	bf18      	it	ne
 800a210:	f105 0018 	addne.w	r0, r5, #24
 800a214:	616b      	str	r3, [r5, #20]
 800a216:	bf09      	itett	eq
 800a218:	6923      	ldreq	r3, [r4, #16]
 800a21a:	3410      	addne	r4, #16
 800a21c:	61ab      	streq	r3, [r5, #24]
 800a21e:	6963      	ldreq	r3, [r4, #20]
 800a220:	bf02      	ittt	eq
 800a222:	f105 0020 	addeq.w	r0, r5, #32
 800a226:	61eb      	streq	r3, [r5, #28]
 800a228:	3418      	addeq	r4, #24
 800a22a:	e7e4      	b.n	800a1f6 <_realloc_r+0x262>
 800a22c:	4621      	mov	r1, r4
 800a22e:	f7ff fe85 	bl	8009f3c <memmove>
 800a232:	e7e6      	b.n	800a202 <_realloc_r+0x26e>
 800a234:	4648      	mov	r0, r9
 800a236:	f7fc fe4d 	bl	8006ed4 <_malloc_r>
 800a23a:	4683      	mov	fp, r0
 800a23c:	2800      	cmp	r0, #0
 800a23e:	f43f af4f 	beq.w	800a0e0 <_realloc_r+0x14c>
 800a242:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800a246:	f1a0 0208 	sub.w	r2, r0, #8
 800a24a:	f023 0301 	bic.w	r3, r3, #1
 800a24e:	4453      	add	r3, sl
 800a250:	4293      	cmp	r3, r2
 800a252:	d107      	bne.n	800a264 <_realloc_r+0x2d0>
 800a254:	f850 7c04 	ldr.w	r7, [r0, #-4]
 800a258:	f027 0703 	bic.w	r7, r7, #3
 800a25c:	4437      	add	r7, r6
 800a25e:	e6fa      	b.n	800a056 <_realloc_r+0xc2>
 800a260:	2000044c 	.word	0x2000044c
 800a264:	1f32      	subs	r2, r6, #4
 800a266:	2a24      	cmp	r2, #36	; 0x24
 800a268:	d82e      	bhi.n	800a2c8 <_realloc_r+0x334>
 800a26a:	2a13      	cmp	r2, #19
 800a26c:	d929      	bls.n	800a2c2 <_realloc_r+0x32e>
 800a26e:	6823      	ldr	r3, [r4, #0]
 800a270:	2a1b      	cmp	r2, #27
 800a272:	6003      	str	r3, [r0, #0]
 800a274:	6863      	ldr	r3, [r4, #4]
 800a276:	6043      	str	r3, [r0, #4]
 800a278:	d80e      	bhi.n	800a298 <_realloc_r+0x304>
 800a27a:	f104 0208 	add.w	r2, r4, #8
 800a27e:	f100 0308 	add.w	r3, r0, #8
 800a282:	6811      	ldr	r1, [r2, #0]
 800a284:	6019      	str	r1, [r3, #0]
 800a286:	6851      	ldr	r1, [r2, #4]
 800a288:	6059      	str	r1, [r3, #4]
 800a28a:	6892      	ldr	r2, [r2, #8]
 800a28c:	609a      	str	r2, [r3, #8]
 800a28e:	4621      	mov	r1, r4
 800a290:	4648      	mov	r0, r9
 800a292:	f7fc fccb 	bl	8006c2c <_free_r>
 800a296:	e723      	b.n	800a0e0 <_realloc_r+0x14c>
 800a298:	68a3      	ldr	r3, [r4, #8]
 800a29a:	2a24      	cmp	r2, #36	; 0x24
 800a29c:	6083      	str	r3, [r0, #8]
 800a29e:	68e3      	ldr	r3, [r4, #12]
 800a2a0:	bf18      	it	ne
 800a2a2:	f104 0210 	addne.w	r2, r4, #16
 800a2a6:	60c3      	str	r3, [r0, #12]
 800a2a8:	bf09      	itett	eq
 800a2aa:	6923      	ldreq	r3, [r4, #16]
 800a2ac:	f100 0310 	addne.w	r3, r0, #16
 800a2b0:	6103      	streq	r3, [r0, #16]
 800a2b2:	6961      	ldreq	r1, [r4, #20]
 800a2b4:	bf02      	ittt	eq
 800a2b6:	f104 0218 	addeq.w	r2, r4, #24
 800a2ba:	f100 0318 	addeq.w	r3, r0, #24
 800a2be:	6141      	streq	r1, [r0, #20]
 800a2c0:	e7df      	b.n	800a282 <_realloc_r+0x2ee>
 800a2c2:	4603      	mov	r3, r0
 800a2c4:	4622      	mov	r2, r4
 800a2c6:	e7dc      	b.n	800a282 <_realloc_r+0x2ee>
 800a2c8:	4621      	mov	r1, r4
 800a2ca:	f7ff fe37 	bl	8009f3c <memmove>
 800a2ce:	e7de      	b.n	800a28e <_realloc_r+0x2fa>
 800a2d0:	4637      	mov	r7, r6
 800a2d2:	e6c0      	b.n	800a056 <_realloc_r+0xc2>
 800a2d4:	431f      	orrs	r7, r3
 800a2d6:	606f      	str	r7, [r5, #4]
 800a2d8:	6853      	ldr	r3, [r2, #4]
 800a2da:	f043 0301 	orr.w	r3, r3, #1
 800a2de:	6053      	str	r3, [r2, #4]
 800a2e0:	e756      	b.n	800a190 <_realloc_r+0x1fc>
 800a2e2:	bf00      	nop

0800a2e4 <__ssprint_r>:
 800a2e4:	6893      	ldr	r3, [r2, #8]
 800a2e6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a2ea:	4680      	mov	r8, r0
 800a2ec:	460c      	mov	r4, r1
 800a2ee:	4617      	mov	r7, r2
 800a2f0:	2b00      	cmp	r3, #0
 800a2f2:	d061      	beq.n	800a3b8 <__ssprint_r+0xd4>
 800a2f4:	2300      	movs	r3, #0
 800a2f6:	469b      	mov	fp, r3
 800a2f8:	f8d2 a000 	ldr.w	sl, [r2]
 800a2fc:	9301      	str	r3, [sp, #4]
 800a2fe:	f1bb 0f00 	cmp.w	fp, #0
 800a302:	d02b      	beq.n	800a35c <__ssprint_r+0x78>
 800a304:	68a6      	ldr	r6, [r4, #8]
 800a306:	455e      	cmp	r6, fp
 800a308:	d844      	bhi.n	800a394 <__ssprint_r+0xb0>
 800a30a:	89a2      	ldrh	r2, [r4, #12]
 800a30c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a310:	d03e      	beq.n	800a390 <__ssprint_r+0xac>
 800a312:	6820      	ldr	r0, [r4, #0]
 800a314:	6921      	ldr	r1, [r4, #16]
 800a316:	6965      	ldr	r5, [r4, #20]
 800a318:	eba0 0901 	sub.w	r9, r0, r1
 800a31c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a320:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a324:	f109 0001 	add.w	r0, r9, #1
 800a328:	106d      	asrs	r5, r5, #1
 800a32a:	4458      	add	r0, fp
 800a32c:	4285      	cmp	r5, r0
 800a32e:	bf38      	it	cc
 800a330:	4605      	movcc	r5, r0
 800a332:	0553      	lsls	r3, r2, #21
 800a334:	d545      	bpl.n	800a3c2 <__ssprint_r+0xde>
 800a336:	4629      	mov	r1, r5
 800a338:	4640      	mov	r0, r8
 800a33a:	f7fc fdcb 	bl	8006ed4 <_malloc_r>
 800a33e:	4606      	mov	r6, r0
 800a340:	b9a0      	cbnz	r0, 800a36c <__ssprint_r+0x88>
 800a342:	230c      	movs	r3, #12
 800a344:	f8c8 3000 	str.w	r3, [r8]
 800a348:	89a3      	ldrh	r3, [r4, #12]
 800a34a:	f04f 30ff 	mov.w	r0, #4294967295
 800a34e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a352:	81a3      	strh	r3, [r4, #12]
 800a354:	2300      	movs	r3, #0
 800a356:	e9c7 3301 	strd	r3, r3, [r7, #4]
 800a35a:	e02f      	b.n	800a3bc <__ssprint_r+0xd8>
 800a35c:	f8da 3000 	ldr.w	r3, [sl]
 800a360:	f8da b004 	ldr.w	fp, [sl, #4]
 800a364:	9301      	str	r3, [sp, #4]
 800a366:	f10a 0a08 	add.w	sl, sl, #8
 800a36a:	e7c8      	b.n	800a2fe <__ssprint_r+0x1a>
 800a36c:	464a      	mov	r2, r9
 800a36e:	6921      	ldr	r1, [r4, #16]
 800a370:	f7fc fffa 	bl	8007368 <memcpy>
 800a374:	89a2      	ldrh	r2, [r4, #12]
 800a376:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800a37a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800a37e:	81a2      	strh	r2, [r4, #12]
 800a380:	6126      	str	r6, [r4, #16]
 800a382:	444e      	add	r6, r9
 800a384:	6026      	str	r6, [r4, #0]
 800a386:	465e      	mov	r6, fp
 800a388:	6165      	str	r5, [r4, #20]
 800a38a:	eba5 0509 	sub.w	r5, r5, r9
 800a38e:	60a5      	str	r5, [r4, #8]
 800a390:	455e      	cmp	r6, fp
 800a392:	d900      	bls.n	800a396 <__ssprint_r+0xb2>
 800a394:	465e      	mov	r6, fp
 800a396:	4632      	mov	r2, r6
 800a398:	9901      	ldr	r1, [sp, #4]
 800a39a:	6820      	ldr	r0, [r4, #0]
 800a39c:	f7ff fdce 	bl	8009f3c <memmove>
 800a3a0:	68a2      	ldr	r2, [r4, #8]
 800a3a2:	1b92      	subs	r2, r2, r6
 800a3a4:	60a2      	str	r2, [r4, #8]
 800a3a6:	6822      	ldr	r2, [r4, #0]
 800a3a8:	4432      	add	r2, r6
 800a3aa:	6022      	str	r2, [r4, #0]
 800a3ac:	68ba      	ldr	r2, [r7, #8]
 800a3ae:	eba2 030b 	sub.w	r3, r2, fp
 800a3b2:	60bb      	str	r3, [r7, #8]
 800a3b4:	2b00      	cmp	r3, #0
 800a3b6:	d1d1      	bne.n	800a35c <__ssprint_r+0x78>
 800a3b8:	2000      	movs	r0, #0
 800a3ba:	6078      	str	r0, [r7, #4]
 800a3bc:	b003      	add	sp, #12
 800a3be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a3c2:	462a      	mov	r2, r5
 800a3c4:	4640      	mov	r0, r8
 800a3c6:	f7ff fde5 	bl	8009f94 <_realloc_r>
 800a3ca:	4606      	mov	r6, r0
 800a3cc:	2800      	cmp	r0, #0
 800a3ce:	d1d7      	bne.n	800a380 <__ssprint_r+0x9c>
 800a3d0:	4640      	mov	r0, r8
 800a3d2:	6921      	ldr	r1, [r4, #16]
 800a3d4:	f7fc fc2a 	bl	8006c2c <_free_r>
 800a3d8:	e7b3      	b.n	800a342 <__ssprint_r+0x5e>

0800a3da <__swbuf_r>:
 800a3da:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a3dc:	460e      	mov	r6, r1
 800a3de:	4614      	mov	r4, r2
 800a3e0:	4605      	mov	r5, r0
 800a3e2:	b118      	cbz	r0, 800a3ec <__swbuf_r+0x12>
 800a3e4:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800a3e6:	b90b      	cbnz	r3, 800a3ec <__swbuf_r+0x12>
 800a3e8:	f7fc fb90 	bl	8006b0c <__sinit>
 800a3ec:	69a3      	ldr	r3, [r4, #24]
 800a3ee:	60a3      	str	r3, [r4, #8]
 800a3f0:	89a3      	ldrh	r3, [r4, #12]
 800a3f2:	0719      	lsls	r1, r3, #28
 800a3f4:	d529      	bpl.n	800a44a <__swbuf_r+0x70>
 800a3f6:	6923      	ldr	r3, [r4, #16]
 800a3f8:	b33b      	cbz	r3, 800a44a <__swbuf_r+0x70>
 800a3fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a3fe:	b2f6      	uxtb	r6, r6
 800a400:	049a      	lsls	r2, r3, #18
 800a402:	4637      	mov	r7, r6
 800a404:	d52a      	bpl.n	800a45c <__swbuf_r+0x82>
 800a406:	6823      	ldr	r3, [r4, #0]
 800a408:	6920      	ldr	r0, [r4, #16]
 800a40a:	1a18      	subs	r0, r3, r0
 800a40c:	6963      	ldr	r3, [r4, #20]
 800a40e:	4283      	cmp	r3, r0
 800a410:	dc04      	bgt.n	800a41c <__swbuf_r+0x42>
 800a412:	4621      	mov	r1, r4
 800a414:	4628      	mov	r0, r5
 800a416:	f7fc fb0d 	bl	8006a34 <_fflush_r>
 800a41a:	b9e0      	cbnz	r0, 800a456 <__swbuf_r+0x7c>
 800a41c:	68a3      	ldr	r3, [r4, #8]
 800a41e:	3b01      	subs	r3, #1
 800a420:	60a3      	str	r3, [r4, #8]
 800a422:	6823      	ldr	r3, [r4, #0]
 800a424:	1c5a      	adds	r2, r3, #1
 800a426:	6022      	str	r2, [r4, #0]
 800a428:	701e      	strb	r6, [r3, #0]
 800a42a:	6962      	ldr	r2, [r4, #20]
 800a42c:	1c43      	adds	r3, r0, #1
 800a42e:	429a      	cmp	r2, r3
 800a430:	d004      	beq.n	800a43c <__swbuf_r+0x62>
 800a432:	89a3      	ldrh	r3, [r4, #12]
 800a434:	07db      	lsls	r3, r3, #31
 800a436:	d506      	bpl.n	800a446 <__swbuf_r+0x6c>
 800a438:	2e0a      	cmp	r6, #10
 800a43a:	d104      	bne.n	800a446 <__swbuf_r+0x6c>
 800a43c:	4621      	mov	r1, r4
 800a43e:	4628      	mov	r0, r5
 800a440:	f7fc faf8 	bl	8006a34 <_fflush_r>
 800a444:	b938      	cbnz	r0, 800a456 <__swbuf_r+0x7c>
 800a446:	4638      	mov	r0, r7
 800a448:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a44a:	4621      	mov	r1, r4
 800a44c:	4628      	mov	r0, r5
 800a44e:	f7fb fbbd 	bl	8005bcc <__swsetup_r>
 800a452:	2800      	cmp	r0, #0
 800a454:	d0d1      	beq.n	800a3fa <__swbuf_r+0x20>
 800a456:	f04f 37ff 	mov.w	r7, #4294967295
 800a45a:	e7f4      	b.n	800a446 <__swbuf_r+0x6c>
 800a45c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800a460:	81a3      	strh	r3, [r4, #12]
 800a462:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a464:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a468:	6663      	str	r3, [r4, #100]	; 0x64
 800a46a:	e7cc      	b.n	800a406 <__swbuf_r+0x2c>

0800a46c <_wcrtomb_r>:
 800a46c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a46e:	4c09      	ldr	r4, [pc, #36]	; (800a494 <_wcrtomb_r+0x28>)
 800a470:	4605      	mov	r5, r0
 800a472:	461e      	mov	r6, r3
 800a474:	f8d4 70e0 	ldr.w	r7, [r4, #224]	; 0xe0
 800a478:	b085      	sub	sp, #20
 800a47a:	b909      	cbnz	r1, 800a480 <_wcrtomb_r+0x14>
 800a47c:	460a      	mov	r2, r1
 800a47e:	a901      	add	r1, sp, #4
 800a480:	47b8      	blx	r7
 800a482:	1c43      	adds	r3, r0, #1
 800a484:	bf01      	itttt	eq
 800a486:	2300      	moveq	r3, #0
 800a488:	6033      	streq	r3, [r6, #0]
 800a48a:	238a      	moveq	r3, #138	; 0x8a
 800a48c:	602b      	streq	r3, [r5, #0]
 800a48e:	b005      	add	sp, #20
 800a490:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a492:	bf00      	nop
 800a494:	2000085c 	.word	0x2000085c

0800a498 <__ascii_wctomb>:
 800a498:	4603      	mov	r3, r0
 800a49a:	4608      	mov	r0, r1
 800a49c:	b141      	cbz	r1, 800a4b0 <__ascii_wctomb+0x18>
 800a49e:	2aff      	cmp	r2, #255	; 0xff
 800a4a0:	d904      	bls.n	800a4ac <__ascii_wctomb+0x14>
 800a4a2:	228a      	movs	r2, #138	; 0x8a
 800a4a4:	f04f 30ff 	mov.w	r0, #4294967295
 800a4a8:	601a      	str	r2, [r3, #0]
 800a4aa:	4770      	bx	lr
 800a4ac:	2001      	movs	r0, #1
 800a4ae:	700a      	strb	r2, [r1, #0]
 800a4b0:	4770      	bx	lr

0800a4b2 <abort>:
 800a4b2:	2006      	movs	r0, #6
 800a4b4:	b508      	push	{r3, lr}
 800a4b6:	f000 f82d 	bl	800a514 <raise>
 800a4ba:	2001      	movs	r0, #1
 800a4bc:	f7f6 ffa7 	bl	800140e <_exit>

0800a4c0 <_raise_r>:
 800a4c0:	291f      	cmp	r1, #31
 800a4c2:	b538      	push	{r3, r4, r5, lr}
 800a4c4:	4604      	mov	r4, r0
 800a4c6:	460d      	mov	r5, r1
 800a4c8:	d904      	bls.n	800a4d4 <_raise_r+0x14>
 800a4ca:	2316      	movs	r3, #22
 800a4cc:	6003      	str	r3, [r0, #0]
 800a4ce:	f04f 30ff 	mov.w	r0, #4294967295
 800a4d2:	bd38      	pop	{r3, r4, r5, pc}
 800a4d4:	f8d0 22dc 	ldr.w	r2, [r0, #732]	; 0x2dc
 800a4d8:	b112      	cbz	r2, 800a4e0 <_raise_r+0x20>
 800a4da:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a4de:	b94b      	cbnz	r3, 800a4f4 <_raise_r+0x34>
 800a4e0:	4620      	mov	r0, r4
 800a4e2:	f000 f831 	bl	800a548 <_getpid_r>
 800a4e6:	462a      	mov	r2, r5
 800a4e8:	4601      	mov	r1, r0
 800a4ea:	4620      	mov	r0, r4
 800a4ec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a4f0:	f000 b818 	b.w	800a524 <_kill_r>
 800a4f4:	2b01      	cmp	r3, #1
 800a4f6:	d00a      	beq.n	800a50e <_raise_r+0x4e>
 800a4f8:	1c59      	adds	r1, r3, #1
 800a4fa:	d103      	bne.n	800a504 <_raise_r+0x44>
 800a4fc:	2316      	movs	r3, #22
 800a4fe:	6003      	str	r3, [r0, #0]
 800a500:	2001      	movs	r0, #1
 800a502:	e7e6      	b.n	800a4d2 <_raise_r+0x12>
 800a504:	2400      	movs	r4, #0
 800a506:	4628      	mov	r0, r5
 800a508:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800a50c:	4798      	blx	r3
 800a50e:	2000      	movs	r0, #0
 800a510:	e7df      	b.n	800a4d2 <_raise_r+0x12>
	...

0800a514 <raise>:
 800a514:	4b02      	ldr	r3, [pc, #8]	; (800a520 <raise+0xc>)
 800a516:	4601      	mov	r1, r0
 800a518:	6818      	ldr	r0, [r3, #0]
 800a51a:	f7ff bfd1 	b.w	800a4c0 <_raise_r>
 800a51e:	bf00      	nop
 800a520:	20000018 	.word	0x20000018

0800a524 <_kill_r>:
 800a524:	b538      	push	{r3, r4, r5, lr}
 800a526:	2300      	movs	r3, #0
 800a528:	4d06      	ldr	r5, [pc, #24]	; (800a544 <_kill_r+0x20>)
 800a52a:	4604      	mov	r4, r0
 800a52c:	4608      	mov	r0, r1
 800a52e:	4611      	mov	r1, r2
 800a530:	602b      	str	r3, [r5, #0]
 800a532:	f7f6 ff5c 	bl	80013ee <_kill>
 800a536:	1c43      	adds	r3, r0, #1
 800a538:	d102      	bne.n	800a540 <_kill_r+0x1c>
 800a53a:	682b      	ldr	r3, [r5, #0]
 800a53c:	b103      	cbz	r3, 800a540 <_kill_r+0x1c>
 800a53e:	6023      	str	r3, [r4, #0]
 800a540:	bd38      	pop	{r3, r4, r5, pc}
 800a542:	bf00      	nop
 800a544:	20000e64 	.word	0x20000e64

0800a548 <_getpid_r>:
 800a548:	f7f6 bf4a 	b.w	80013e0 <_getpid>

0800a54c <_init>:
 800a54c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a54e:	bf00      	nop
 800a550:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a552:	bc08      	pop	{r3}
 800a554:	469e      	mov	lr, r3
 800a556:	4770      	bx	lr

0800a558 <_fini>:
 800a558:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a55a:	bf00      	nop
 800a55c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a55e:	bc08      	pop	{r3}
 800a560:	469e      	mov	lr, r3
 800a562:	4770      	bx	lr
