
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//prlimit_clang_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004015d0 <.init>:
  4015d0:	stp	x29, x30, [sp, #-16]!
  4015d4:	mov	x29, sp
  4015d8:	bl	401a40 <ferror@plt+0x60>
  4015dc:	ldp	x29, x30, [sp], #16
  4015e0:	ret

Disassembly of section .plt:

00000000004015f0 <memcpy@plt-0x20>:
  4015f0:	stp	x16, x30, [sp, #-16]!
  4015f4:	adrp	x16, 415000 <ferror@plt+0x13620>
  4015f8:	ldr	x17, [x16, #4088]
  4015fc:	add	x16, x16, #0xff8
  401600:	br	x17
  401604:	nop
  401608:	nop
  40160c:	nop

0000000000401610 <memcpy@plt>:
  401610:	adrp	x16, 416000 <ferror@plt+0x14620>
  401614:	ldr	x17, [x16]
  401618:	add	x16, x16, #0x0
  40161c:	br	x17

0000000000401620 <_exit@plt>:
  401620:	adrp	x16, 416000 <ferror@plt+0x14620>
  401624:	ldr	x17, [x16, #8]
  401628:	add	x16, x16, #0x8
  40162c:	br	x17

0000000000401630 <strtoul@plt>:
  401630:	adrp	x16, 416000 <ferror@plt+0x14620>
  401634:	ldr	x17, [x16, #16]
  401638:	add	x16, x16, #0x10
  40163c:	br	x17

0000000000401640 <strlen@plt>:
  401640:	adrp	x16, 416000 <ferror@plt+0x14620>
  401644:	ldr	x17, [x16, #24]
  401648:	add	x16, x16, #0x18
  40164c:	br	x17

0000000000401650 <fputs@plt>:
  401650:	adrp	x16, 416000 <ferror@plt+0x14620>
  401654:	ldr	x17, [x16, #32]
  401658:	add	x16, x16, #0x20
  40165c:	br	x17

0000000000401660 <exit@plt>:
  401660:	adrp	x16, 416000 <ferror@plt+0x14620>
  401664:	ldr	x17, [x16, #40]
  401668:	add	x16, x16, #0x28
  40166c:	br	x17

0000000000401670 <dup@plt>:
  401670:	adrp	x16, 416000 <ferror@plt+0x14620>
  401674:	ldr	x17, [x16, #48]
  401678:	add	x16, x16, #0x30
  40167c:	br	x17

0000000000401680 <scols_line_refer_data@plt>:
  401680:	adrp	x16, 416000 <ferror@plt+0x14620>
  401684:	ldr	x17, [x16, #56]
  401688:	add	x16, x16, #0x38
  40168c:	br	x17

0000000000401690 <strtoimax@plt>:
  401690:	adrp	x16, 416000 <ferror@plt+0x14620>
  401694:	ldr	x17, [x16, #64]
  401698:	add	x16, x16, #0x40
  40169c:	br	x17

00000000004016a0 <strtod@plt>:
  4016a0:	adrp	x16, 416000 <ferror@plt+0x14620>
  4016a4:	ldr	x17, [x16, #72]
  4016a8:	add	x16, x16, #0x48
  4016ac:	br	x17

00000000004016b0 <scols_table_enable_noheadings@plt>:
  4016b0:	adrp	x16, 416000 <ferror@plt+0x14620>
  4016b4:	ldr	x17, [x16, #80]
  4016b8:	add	x16, x16, #0x50
  4016bc:	br	x17

00000000004016c0 <scols_table_new_column@plt>:
  4016c0:	adrp	x16, 416000 <ferror@plt+0x14620>
  4016c4:	ldr	x17, [x16, #88]
  4016c8:	add	x16, x16, #0x58
  4016cc:	br	x17

00000000004016d0 <__cxa_atexit@plt>:
  4016d0:	adrp	x16, 416000 <ferror@plt+0x14620>
  4016d4:	ldr	x17, [x16, #96]
  4016d8:	add	x16, x16, #0x60
  4016dc:	br	x17

00000000004016e0 <scols_table_enable_raw@plt>:
  4016e0:	adrp	x16, 416000 <ferror@plt+0x14620>
  4016e4:	ldr	x17, [x16, #104]
  4016e8:	add	x16, x16, #0x68
  4016ec:	br	x17

00000000004016f0 <snprintf@plt>:
  4016f0:	adrp	x16, 416000 <ferror@plt+0x14620>
  4016f4:	ldr	x17, [x16, #112]
  4016f8:	add	x16, x16, #0x70
  4016fc:	br	x17

0000000000401700 <localeconv@plt>:
  401700:	adrp	x16, 416000 <ferror@plt+0x14620>
  401704:	ldr	x17, [x16, #120]
  401708:	add	x16, x16, #0x78
  40170c:	br	x17

0000000000401710 <fileno@plt>:
  401710:	adrp	x16, 416000 <ferror@plt+0x14620>
  401714:	ldr	x17, [x16, #128]
  401718:	add	x16, x16, #0x80
  40171c:	br	x17

0000000000401720 <getpid@plt>:
  401720:	adrp	x16, 416000 <ferror@plt+0x14620>
  401724:	ldr	x17, [x16, #136]
  401728:	add	x16, x16, #0x88
  40172c:	br	x17

0000000000401730 <malloc@plt>:
  401730:	adrp	x16, 416000 <ferror@plt+0x14620>
  401734:	ldr	x17, [x16, #144]
  401738:	add	x16, x16, #0x90
  40173c:	br	x17

0000000000401740 <strncmp@plt>:
  401740:	adrp	x16, 416000 <ferror@plt+0x14620>
  401744:	ldr	x17, [x16, #152]
  401748:	add	x16, x16, #0x98
  40174c:	br	x17

0000000000401750 <bindtextdomain@plt>:
  401750:	adrp	x16, 416000 <ferror@plt+0x14620>
  401754:	ldr	x17, [x16, #160]
  401758:	add	x16, x16, #0xa0
  40175c:	br	x17

0000000000401760 <__libc_start_main@plt>:
  401760:	adrp	x16, 416000 <ferror@plt+0x14620>
  401764:	ldr	x17, [x16, #168]
  401768:	add	x16, x16, #0xa8
  40176c:	br	x17

0000000000401770 <fgetc@plt>:
  401770:	adrp	x16, 416000 <ferror@plt+0x14620>
  401774:	ldr	x17, [x16, #176]
  401778:	add	x16, x16, #0xb0
  40177c:	br	x17

0000000000401780 <scols_new_table@plt>:
  401780:	adrp	x16, 416000 <ferror@plt+0x14620>
  401784:	ldr	x17, [x16, #184]
  401788:	add	x16, x16, #0xb8
  40178c:	br	x17

0000000000401790 <calloc@plt>:
  401790:	adrp	x16, 416000 <ferror@plt+0x14620>
  401794:	ldr	x17, [x16, #192]
  401798:	add	x16, x16, #0xc0
  40179c:	br	x17

00000000004017a0 <strdup@plt>:
  4017a0:	adrp	x16, 416000 <ferror@plt+0x14620>
  4017a4:	ldr	x17, [x16, #200]
  4017a8:	add	x16, x16, #0xc8
  4017ac:	br	x17

00000000004017b0 <scols_table_new_line@plt>:
  4017b0:	adrp	x16, 416000 <ferror@plt+0x14620>
  4017b4:	ldr	x17, [x16, #208]
  4017b8:	add	x16, x16, #0xd0
  4017bc:	br	x17

00000000004017c0 <scols_unref_table@plt>:
  4017c0:	adrp	x16, 416000 <ferror@plt+0x14620>
  4017c4:	ldr	x17, [x16, #216]
  4017c8:	add	x16, x16, #0xd8
  4017cc:	br	x17

00000000004017d0 <close@plt>:
  4017d0:	adrp	x16, 416000 <ferror@plt+0x14620>
  4017d4:	ldr	x17, [x16, #224]
  4017d8:	add	x16, x16, #0xe0
  4017dc:	br	x17

00000000004017e0 <__gmon_start__@plt>:
  4017e0:	adrp	x16, 416000 <ferror@plt+0x14620>
  4017e4:	ldr	x17, [x16, #232]
  4017e8:	add	x16, x16, #0xe8
  4017ec:	br	x17

00000000004017f0 <strtoumax@plt>:
  4017f0:	adrp	x16, 416000 <ferror@plt+0x14620>
  4017f4:	ldr	x17, [x16, #240]
  4017f8:	add	x16, x16, #0xf0
  4017fc:	br	x17

0000000000401800 <abort@plt>:
  401800:	adrp	x16, 416000 <ferror@plt+0x14620>
  401804:	ldr	x17, [x16, #248]
  401808:	add	x16, x16, #0xf8
  40180c:	br	x17

0000000000401810 <textdomain@plt>:
  401810:	adrp	x16, 416000 <ferror@plt+0x14620>
  401814:	ldr	x17, [x16, #256]
  401818:	add	x16, x16, #0x100
  40181c:	br	x17

0000000000401820 <getopt_long@plt>:
  401820:	adrp	x16, 416000 <ferror@plt+0x14620>
  401824:	ldr	x17, [x16, #264]
  401828:	add	x16, x16, #0x108
  40182c:	br	x17

0000000000401830 <execvp@plt>:
  401830:	adrp	x16, 416000 <ferror@plt+0x14620>
  401834:	ldr	x17, [x16, #272]
  401838:	add	x16, x16, #0x110
  40183c:	br	x17

0000000000401840 <strcmp@plt>:
  401840:	adrp	x16, 416000 <ferror@plt+0x14620>
  401844:	ldr	x17, [x16, #280]
  401848:	add	x16, x16, #0x118
  40184c:	br	x17

0000000000401850 <warn@plt>:
  401850:	adrp	x16, 416000 <ferror@plt+0x14620>
  401854:	ldr	x17, [x16, #288]
  401858:	add	x16, x16, #0x120
  40185c:	br	x17

0000000000401860 <__ctype_b_loc@plt>:
  401860:	adrp	x16, 416000 <ferror@plt+0x14620>
  401864:	ldr	x17, [x16, #296]
  401868:	add	x16, x16, #0x128
  40186c:	br	x17

0000000000401870 <strtol@plt>:
  401870:	adrp	x16, 416000 <ferror@plt+0x14620>
  401874:	ldr	x17, [x16, #304]
  401878:	add	x16, x16, #0x130
  40187c:	br	x17

0000000000401880 <free@plt>:
  401880:	adrp	x16, 416000 <ferror@plt+0x14620>
  401884:	ldr	x17, [x16, #312]
  401888:	add	x16, x16, #0x138
  40188c:	br	x17

0000000000401890 <strncasecmp@plt>:
  401890:	adrp	x16, 416000 <ferror@plt+0x14620>
  401894:	ldr	x17, [x16, #320]
  401898:	add	x16, x16, #0x140
  40189c:	br	x17

00000000004018a0 <vasprintf@plt>:
  4018a0:	adrp	x16, 416000 <ferror@plt+0x14620>
  4018a4:	ldr	x17, [x16, #328]
  4018a8:	add	x16, x16, #0x148
  4018ac:	br	x17

00000000004018b0 <strndup@plt>:
  4018b0:	adrp	x16, 416000 <ferror@plt+0x14620>
  4018b4:	ldr	x17, [x16, #336]
  4018b8:	add	x16, x16, #0x150
  4018bc:	br	x17

00000000004018c0 <strspn@plt>:
  4018c0:	adrp	x16, 416000 <ferror@plt+0x14620>
  4018c4:	ldr	x17, [x16, #344]
  4018c8:	add	x16, x16, #0x158
  4018cc:	br	x17

00000000004018d0 <strchr@plt>:
  4018d0:	adrp	x16, 416000 <ferror@plt+0x14620>
  4018d4:	ldr	x17, [x16, #352]
  4018d8:	add	x16, x16, #0x160
  4018dc:	br	x17

00000000004018e0 <strtoull@plt>:
  4018e0:	adrp	x16, 416000 <ferror@plt+0x14620>
  4018e4:	ldr	x17, [x16, #360]
  4018e8:	add	x16, x16, #0x168
  4018ec:	br	x17

00000000004018f0 <fflush@plt>:
  4018f0:	adrp	x16, 416000 <ferror@plt+0x14620>
  4018f4:	ldr	x17, [x16, #368]
  4018f8:	add	x16, x16, #0x170
  4018fc:	br	x17

0000000000401900 <scols_print_table@plt>:
  401900:	adrp	x16, 416000 <ferror@plt+0x14620>
  401904:	ldr	x17, [x16, #376]
  401908:	add	x16, x16, #0x178
  40190c:	br	x17

0000000000401910 <warnx@plt>:
  401910:	adrp	x16, 416000 <ferror@plt+0x14620>
  401914:	ldr	x17, [x16, #384]
  401918:	add	x16, x16, #0x180
  40191c:	br	x17

0000000000401920 <memchr@plt>:
  401920:	adrp	x16, 416000 <ferror@plt+0x14620>
  401924:	ldr	x17, [x16, #392]
  401928:	add	x16, x16, #0x188
  40192c:	br	x17

0000000000401930 <dcgettext@plt>:
  401930:	adrp	x16, 416000 <ferror@plt+0x14620>
  401934:	ldr	x17, [x16, #400]
  401938:	add	x16, x16, #0x190
  40193c:	br	x17

0000000000401940 <errx@plt>:
  401940:	adrp	x16, 416000 <ferror@plt+0x14620>
  401944:	ldr	x17, [x16, #408]
  401948:	add	x16, x16, #0x198
  40194c:	br	x17

0000000000401950 <strcspn@plt>:
  401950:	adrp	x16, 416000 <ferror@plt+0x14620>
  401954:	ldr	x17, [x16, #416]
  401958:	add	x16, x16, #0x1a0
  40195c:	br	x17

0000000000401960 <printf@plt>:
  401960:	adrp	x16, 416000 <ferror@plt+0x14620>
  401964:	ldr	x17, [x16, #424]
  401968:	add	x16, x16, #0x1a8
  40196c:	br	x17

0000000000401970 <__assert_fail@plt>:
  401970:	adrp	x16, 416000 <ferror@plt+0x14620>
  401974:	ldr	x17, [x16, #432]
  401978:	add	x16, x16, #0x1b0
  40197c:	br	x17

0000000000401980 <__errno_location@plt>:
  401980:	adrp	x16, 416000 <ferror@plt+0x14620>
  401984:	ldr	x17, [x16, #440]
  401988:	add	x16, x16, #0x1b8
  40198c:	br	x17

0000000000401990 <prlimit@plt>:
  401990:	adrp	x16, 416000 <ferror@plt+0x14620>
  401994:	ldr	x17, [x16, #448]
  401998:	add	x16, x16, #0x1c0
  40199c:	br	x17

00000000004019a0 <fprintf@plt>:
  4019a0:	adrp	x16, 416000 <ferror@plt+0x14620>
  4019a4:	ldr	x17, [x16, #456]
  4019a8:	add	x16, x16, #0x1c8
  4019ac:	br	x17

00000000004019b0 <scols_init_debug@plt>:
  4019b0:	adrp	x16, 416000 <ferror@plt+0x14620>
  4019b4:	ldr	x17, [x16, #464]
  4019b8:	add	x16, x16, #0x1d0
  4019bc:	br	x17

00000000004019c0 <err@plt>:
  4019c0:	adrp	x16, 416000 <ferror@plt+0x14620>
  4019c4:	ldr	x17, [x16, #472]
  4019c8:	add	x16, x16, #0x1d8
  4019cc:	br	x17

00000000004019d0 <setlocale@plt>:
  4019d0:	adrp	x16, 416000 <ferror@plt+0x14620>
  4019d4:	ldr	x17, [x16, #480]
  4019d8:	add	x16, x16, #0x1e0
  4019dc:	br	x17

00000000004019e0 <ferror@plt>:
  4019e0:	adrp	x16, 416000 <ferror@plt+0x14620>
  4019e4:	ldr	x17, [x16, #488]
  4019e8:	add	x16, x16, #0x1e8
  4019ec:	br	x17

Disassembly of section .text:

00000000004019f0 <.text>:
  4019f0:	mov	x29, #0x0                   	// #0
  4019f4:	mov	x30, #0x0                   	// #0
  4019f8:	mov	x5, x0
  4019fc:	ldr	x1, [sp]
  401a00:	add	x2, sp, #0x8
  401a04:	mov	x6, sp
  401a08:	movz	x0, #0x0, lsl #48
  401a0c:	movk	x0, #0x0, lsl #32
  401a10:	movk	x0, #0x40, lsl #16
  401a14:	movk	x0, #0x1afc
  401a18:	movz	x3, #0x0, lsl #48
  401a1c:	movk	x3, #0x0, lsl #32
  401a20:	movk	x3, #0x40, lsl #16
  401a24:	movk	x3, #0x4220
  401a28:	movz	x4, #0x0, lsl #48
  401a2c:	movk	x4, #0x0, lsl #32
  401a30:	movk	x4, #0x40, lsl #16
  401a34:	movk	x4, #0x42a0
  401a38:	bl	401760 <__libc_start_main@plt>
  401a3c:	bl	401800 <abort@plt>
  401a40:	adrp	x0, 415000 <ferror@plt+0x13620>
  401a44:	ldr	x0, [x0, #4064]
  401a48:	cbz	x0, 401a50 <ferror@plt+0x70>
  401a4c:	b	4017e0 <__gmon_start__@plt>
  401a50:	ret
  401a54:	nop
  401a58:	adrp	x0, 416000 <ferror@plt+0x14620>
  401a5c:	add	x0, x0, #0x408
  401a60:	adrp	x1, 416000 <ferror@plt+0x14620>
  401a64:	add	x1, x1, #0x408
  401a68:	cmp	x1, x0
  401a6c:	b.eq	401a84 <ferror@plt+0xa4>  // b.none
  401a70:	adrp	x1, 404000 <ferror@plt+0x2620>
  401a74:	ldr	x1, [x1, #728]
  401a78:	cbz	x1, 401a84 <ferror@plt+0xa4>
  401a7c:	mov	x16, x1
  401a80:	br	x16
  401a84:	ret
  401a88:	adrp	x0, 416000 <ferror@plt+0x14620>
  401a8c:	add	x0, x0, #0x408
  401a90:	adrp	x1, 416000 <ferror@plt+0x14620>
  401a94:	add	x1, x1, #0x408
  401a98:	sub	x1, x1, x0
  401a9c:	lsr	x2, x1, #63
  401aa0:	add	x1, x2, x1, asr #3
  401aa4:	cmp	xzr, x1, asr #1
  401aa8:	asr	x1, x1, #1
  401aac:	b.eq	401ac4 <ferror@plt+0xe4>  // b.none
  401ab0:	adrp	x2, 404000 <ferror@plt+0x2620>
  401ab4:	ldr	x2, [x2, #736]
  401ab8:	cbz	x2, 401ac4 <ferror@plt+0xe4>
  401abc:	mov	x16, x2
  401ac0:	br	x16
  401ac4:	ret
  401ac8:	stp	x29, x30, [sp, #-32]!
  401acc:	mov	x29, sp
  401ad0:	str	x19, [sp, #16]
  401ad4:	adrp	x19, 416000 <ferror@plt+0x14620>
  401ad8:	ldrb	w0, [x19, #1080]
  401adc:	cbnz	w0, 401aec <ferror@plt+0x10c>
  401ae0:	bl	401a58 <ferror@plt+0x78>
  401ae4:	mov	w0, #0x1                   	// #1
  401ae8:	strb	w0, [x19, #1080]
  401aec:	ldr	x19, [sp, #16]
  401af0:	ldp	x29, x30, [sp], #32
  401af4:	ret
  401af8:	b	401a88 <ferror@plt+0xa8>
  401afc:	sub	sp, sp, #0x90
  401b00:	stp	x20, x19, [sp, #128]
  401b04:	mov	x19, x1
  401b08:	adrp	x1, 404000 <ferror@plt+0x2620>
  401b0c:	mov	w20, w0
  401b10:	add	x1, x1, #0x857
  401b14:	mov	w0, #0x6                   	// #6
  401b18:	stp	x29, x30, [sp, #48]
  401b1c:	stp	x28, x27, [sp, #64]
  401b20:	stp	x26, x25, [sp, #80]
  401b24:	stp	x24, x23, [sp, #96]
  401b28:	stp	x22, x21, [sp, #112]
  401b2c:	add	x29, sp, #0x30
  401b30:	bl	4019d0 <setlocale@plt>
  401b34:	adrp	x21, 404000 <ferror@plt+0x2620>
  401b38:	add	x21, x21, #0x780
  401b3c:	adrp	x1, 404000 <ferror@plt+0x2620>
  401b40:	add	x1, x1, #0x78b
  401b44:	mov	x0, x21
  401b48:	bl	401750 <bindtextdomain@plt>
  401b4c:	mov	x0, x21
  401b50:	bl	401810 <textdomain@plt>
  401b54:	adrp	x0, 402000 <ferror@plt+0x620>
  401b58:	add	x0, x0, #0x8c0
  401b5c:	bl	4042a8 <ferror@plt+0x28c8>
  401b60:	adrp	x22, 404000 <ferror@plt+0x2620>
  401b64:	adrp	x23, 404000 <ferror@plt+0x2620>
  401b68:	adrp	x27, 404000 <ferror@plt+0x2620>
  401b6c:	adrp	x21, 416000 <ferror@plt+0x14620>
  401b70:	add	x8, sp, #0x10
  401b74:	add	x22, x22, #0x79d
  401b78:	add	x23, x23, #0x360
  401b7c:	add	x27, x27, #0x300
  401b80:	adrp	x25, 416000 <ferror@plt+0x14620>
  401b84:	mov	w26, #0x1                   	// #1
  401b88:	add	x21, x21, #0x450
  401b8c:	adrp	x28, 416000 <ferror@plt+0x14620>
  401b90:	adrp	x24, 416000 <ferror@plt+0x14620>
  401b94:	stp	x8, x8, [sp, #16]
  401b98:	mov	w0, w20
  401b9c:	mov	x1, x19
  401ba0:	mov	x2, x22
  401ba4:	mov	x3, x23
  401ba8:	mov	x4, xzr
  401bac:	bl	401820 <getopt_long@plt>
  401bb0:	sub	w8, w0, #0x56
  401bb4:	cmp	w8, #0x2c
  401bb8:	b.hi	401d94 <ferror@plt+0x3b4>  // b.pmore
  401bbc:	adr	x9, 401bcc <ferror@plt+0x1ec>
  401bc0:	ldrh	w10, [x27, x8, lsl #1]
  401bc4:	add	x9, x9, x10, lsl #2
  401bc8:	br	x9
  401bcc:	ldr	x0, [x25, #1048]
  401bd0:	add	x1, sp, #0x10
  401bd4:	mov	w2, #0x1                   	// #1
  401bd8:	bl	4023e0 <ferror@plt+0xa00>
  401bdc:	b	401b98 <ferror@plt+0x1b8>
  401be0:	ldr	x0, [x25, #1048]
  401be4:	add	x1, sp, #0x10
  401be8:	mov	w2, #0x7                   	// #7
  401bec:	bl	4023e0 <ferror@plt+0xa00>
  401bf0:	b	401b98 <ferror@plt+0x1b8>
  401bf4:	ldr	x0, [x25, #1048]
  401bf8:	add	x1, sp, #0x10
  401bfc:	mov	x2, xzr
  401c00:	bl	4023e0 <ferror@plt+0xa00>
  401c04:	b	401b98 <ferror@plt+0x1b8>
  401c08:	ldr	x0, [x25, #1048]
  401c0c:	add	x1, sp, #0x10
  401c10:	mov	w2, #0x6                   	// #6
  401c14:	bl	4023e0 <ferror@plt+0xa00>
  401c18:	b	401b98 <ferror@plt+0x1b8>
  401c1c:	ldr	x0, [x25, #1048]
  401c20:	add	x1, sp, #0x10
  401c24:	mov	w2, #0x2                   	// #2
  401c28:	bl	4023e0 <ferror@plt+0xa00>
  401c2c:	b	401b98 <ferror@plt+0x1b8>
  401c30:	ldr	x0, [x25, #1048]
  401c34:	add	x1, sp, #0x10
  401c38:	mov	w2, #0x3                   	// #3
  401c3c:	bl	4023e0 <ferror@plt+0xa00>
  401c40:	b	401b98 <ferror@plt+0x1b8>
  401c44:	ldr	x0, [x25, #1048]
  401c48:	add	x1, sp, #0x10
  401c4c:	mov	w2, #0x8                   	// #8
  401c50:	bl	4023e0 <ferror@plt+0xa00>
  401c54:	b	401b98 <ferror@plt+0x1b8>
  401c58:	ldr	x0, [x25, #1048]
  401c5c:	add	x1, sp, #0x10
  401c60:	mov	w2, #0xd                   	// #13
  401c64:	bl	4023e0 <ferror@plt+0xa00>
  401c68:	b	401b98 <ferror@plt+0x1b8>
  401c6c:	ldr	x0, [x25, #1048]
  401c70:	add	x1, sp, #0x10
  401c74:	mov	w2, #0xb                   	// #11
  401c78:	bl	4023e0 <ferror@plt+0xa00>
  401c7c:	b	401b98 <ferror@plt+0x1b8>
  401c80:	ldr	x0, [x25, #1048]
  401c84:	add	x1, sp, #0x10
  401c88:	mov	w2, #0x9                   	// #9
  401c8c:	bl	4023e0 <ferror@plt+0xa00>
  401c90:	b	401b98 <ferror@plt+0x1b8>
  401c94:	adrp	x8, 416000 <ferror@plt+0x14620>
  401c98:	strb	w26, [x8, #1148]
  401c9c:	b	401b98 <ferror@plt+0x1b8>
  401ca0:	adrp	x9, 416000 <ferror@plt+0x14620>
  401ca4:	ldr	w8, [x9, #1152]
  401ca8:	add	w8, w8, #0x1
  401cac:	str	w8, [x9, #1152]
  401cb0:	b	401b98 <ferror@plt+0x1b8>
  401cb4:	ldr	x0, [x25, #1048]
  401cb8:	add	x1, sp, #0x10
  401cbc:	mov	w2, #0xe                   	// #14
  401cc0:	bl	4023e0 <ferror@plt+0xa00>
  401cc4:	b	401b98 <ferror@plt+0x1b8>
  401cc8:	ldr	x0, [x25, #1048]
  401ccc:	add	x1, sp, #0x10
  401cd0:	mov	w2, #0x4                   	// #4
  401cd4:	bl	4023e0 <ferror@plt+0xa00>
  401cd8:	b	401b98 <ferror@plt+0x1b8>
  401cdc:	ldr	w8, [x24, #1088]
  401ce0:	cbnz	w8, 40235c <ferror@plt+0x97c>
  401ce4:	ldr	x26, [x25, #1048]
  401ce8:	adrp	x1, 404000 <ferror@plt+0x2620>
  401cec:	mov	w2, #0x5                   	// #5
  401cf0:	mov	x0, xzr
  401cf4:	add	x1, x1, #0x7fe
  401cf8:	bl	401930 <dcgettext@plt>
  401cfc:	mov	x1, x0
  401d00:	mov	x0, x26
  401d04:	bl	4030bc <ferror@plt+0x16dc>
  401d08:	str	w0, [x24, #1088]
  401d0c:	mov	w26, #0x1                   	// #1
  401d10:	b	401b98 <ferror@plt+0x1b8>
  401d14:	ldr	x0, [x25, #1048]
  401d18:	add	x1, sp, #0x10
  401d1c:	mov	w2, #0xc                   	// #12
  401d20:	bl	4023e0 <ferror@plt+0xa00>
  401d24:	b	401b98 <ferror@plt+0x1b8>
  401d28:	ldr	x0, [x25, #1048]
  401d2c:	adrp	x3, 402000 <ferror@plt+0x620>
  401d30:	mov	w2, #0xa                   	// #10
  401d34:	mov	x1, x21
  401d38:	add	x3, x3, #0x60c
  401d3c:	bl	403904 <ferror@plt+0x1f24>
  401d40:	str	w0, [x28, #1144]
  401d44:	tbz	w0, #31, 401b98 <ferror@plt+0x1b8>
  401d48:	b	4021d4 <ferror@plt+0x7f4>
  401d4c:	ldr	x0, [x25, #1048]
  401d50:	add	x1, sp, #0x10
  401d54:	mov	w2, #0xa                   	// #10
  401d58:	bl	4023e0 <ferror@plt+0xa00>
  401d5c:	b	401b98 <ferror@plt+0x1b8>
  401d60:	adrp	x8, 416000 <ferror@plt+0x14620>
  401d64:	strb	w26, [x8, #1156]
  401d68:	b	401b98 <ferror@plt+0x1b8>
  401d6c:	ldr	x0, [x25, #1048]
  401d70:	add	x1, sp, #0x10
  401d74:	mov	w2, #0x5                   	// #5
  401d78:	bl	4023e0 <ferror@plt+0xa00>
  401d7c:	b	401b98 <ferror@plt+0x1b8>
  401d80:	ldr	x0, [x25, #1048]
  401d84:	add	x1, sp, #0x10
  401d88:	mov	w2, #0xf                   	// #15
  401d8c:	bl	4023e0 <ferror@plt+0xa00>
  401d90:	b	401b98 <ferror@plt+0x1b8>
  401d94:	cmn	w0, #0x1
  401d98:	b.ne	402248 <ferror@plt+0x868>  // b.any
  401d9c:	adrp	x8, 416000 <ferror@plt+0x14620>
  401da0:	ldr	w8, [x8, #1056]
  401da4:	cmp	w8, w20
  401da8:	b.ge	401db4 <ferror@plt+0x3d4>  // b.tcont
  401dac:	ldr	w8, [x24, #1088]
  401db0:	cbnz	w8, 402368 <ferror@plt+0x988>
  401db4:	ldr	w8, [x28, #1144]
  401db8:	str	x19, [sp, #8]
  401dbc:	cbnz	w8, 401ddc <ferror@plt+0x3fc>
  401dc0:	adrp	x8, 404000 <ferror@plt+0x2620>
  401dc4:	ldr	q0, [x8, #752]
  401dc8:	mov	w8, #0x5                   	// #5
  401dcc:	mov	w9, #0x4                   	// #4
  401dd0:	str	w8, [x28, #1144]
  401dd4:	str	q0, [x21]
  401dd8:	str	w9, [x21, #16]
  401ddc:	mov	w0, wzr
  401de0:	bl	4019b0 <scols_init_debug@plt>
  401de4:	ldr	x25, [sp, #16]
  401de8:	add	x19, sp, #0x10
  401dec:	cmp	x25, x19
  401df0:	b.ne	401e18 <ferror@plt+0x438>  // b.any
  401df4:	mov	x22, xzr
  401df8:	add	x1, sp, #0x10
  401dfc:	mov	x0, xzr
  401e00:	mov	x2, x22
  401e04:	bl	4023e0 <ferror@plt+0xa00>
  401e08:	add	x22, x22, #0x1
  401e0c:	cmp	x22, #0x10
  401e10:	b.ne	401df8 <ferror@plt+0x418>  // b.any
  401e14:	ldr	x25, [sp, #16]
  401e18:	cmp	x25, x19
  401e1c:	b.eq	4021a0 <ferror@plt+0x7c0>  // b.none
  401e20:	add	x19, sp, #0x10
  401e24:	ldr	w8, [x25, #40]
  401e28:	ldr	x23, [x25]
  401e2c:	cbz	w8, 401e6c <ferror@plt+0x48c>
  401e30:	cmp	w8, #0x6
  401e34:	b.eq	401e84 <ferror@plt+0x4a4>  // b.none
  401e38:	ldr	x8, [x25, #32]
  401e3c:	ldr	w0, [x24, #1088]
  401e40:	sub	x3, x29, #0x10
  401e44:	mov	x2, xzr
  401e48:	ldr	w1, [x8, #24]
  401e4c:	bl	401990 <prlimit@plt>
  401e50:	cmn	w0, #0x1
  401e54:	b.eq	402334 <ferror@plt+0x954>  // b.none
  401e58:	ldr	w8, [x25, #40]
  401e5c:	tbnz	w8, #1, 401e78 <ferror@plt+0x498>
  401e60:	ldur	x8, [x29, #-16]
  401e64:	str	x8, [x25, #16]
  401e68:	b	401e84 <ferror@plt+0x4a4>
  401e6c:	mov	x22, xzr
  401e70:	add	x3, x25, #0x10
  401e74:	b	401f5c <ferror@plt+0x57c>
  401e78:	tbnz	w8, #2, 401e84 <ferror@plt+0x4a4>
  401e7c:	ldur	x8, [x29, #-8]
  401e80:	str	x8, [x25, #24]
  401e84:	mov	x22, x25
  401e88:	ldr	x8, [x22, #16]!
  401e8c:	ldr	x9, [x22, #8]
  401e90:	cmp	x8, x9
  401e94:	b.hi	4022d0 <ferror@plt+0x8f0>  // b.pmore
  401e98:	adrp	x8, 416000 <ferror@plt+0x14620>
  401e9c:	ldr	w8, [x8, #1152]
  401ea0:	cbz	w8, 401f58 <ferror@plt+0x578>
  401ea4:	adrp	x1, 405000 <ferror@plt+0x3620>
  401ea8:	mov	w2, #0x5                   	// #5
  401eac:	mov	x0, xzr
  401eb0:	add	x1, x1, #0x1ac
  401eb4:	bl	401930 <dcgettext@plt>
  401eb8:	ldr	x8, [x25, #32]
  401ebc:	ldr	w2, [x24, #1088]
  401ec0:	mov	x27, x0
  401ec4:	ldr	x26, [x8]
  401ec8:	cbnz	w2, 401ed4 <ferror@plt+0x4f4>
  401ecc:	bl	401720 <getpid@plt>
  401ed0:	mov	w2, w0
  401ed4:	mov	x0, x27
  401ed8:	mov	x1, x26
  401edc:	bl	401960 <printf@plt>
  401ee0:	ldr	x1, [x22]
  401ee4:	cmn	x1, #0x1
  401ee8:	b.eq	401ef8 <ferror@plt+0x518>  // b.none
  401eec:	adrp	x0, 405000 <ferror@plt+0x3620>
  401ef0:	add	x0, x0, #0x1ca
  401ef4:	b	401f18 <ferror@plt+0x538>
  401ef8:	adrp	x1, 404000 <ferror@plt+0x2620>
  401efc:	mov	w2, #0x5                   	// #5
  401f00:	mov	x0, xzr
  401f04:	add	x1, x1, #0xac0
  401f08:	bl	401930 <dcgettext@plt>
  401f0c:	mov	x1, x0
  401f10:	adrp	x0, 405000 <ferror@plt+0x3620>
  401f14:	add	x0, x0, #0x1c6
  401f18:	bl	401960 <printf@plt>
  401f1c:	ldr	x1, [x25, #24]
  401f20:	cmn	x1, #0x1
  401f24:	b.eq	401f34 <ferror@plt+0x554>  // b.none
  401f28:	adrp	x0, 405000 <ferror@plt+0x3620>
  401f2c:	add	x0, x0, #0x1d5
  401f30:	b	401f54 <ferror@plt+0x574>
  401f34:	adrp	x1, 404000 <ferror@plt+0x2620>
  401f38:	mov	w2, #0x5                   	// #5
  401f3c:	mov	x0, xzr
  401f40:	add	x1, x1, #0xac0
  401f44:	bl	401930 <dcgettext@plt>
  401f48:	mov	x1, x0
  401f4c:	adrp	x0, 405000 <ferror@plt+0x3620>
  401f50:	add	x0, x0, #0x1cf
  401f54:	bl	401960 <printf@plt>
  401f58:	mov	x3, xzr
  401f5c:	ldr	x8, [x25, #32]
  401f60:	ldr	w0, [x24, #1088]
  401f64:	mov	x2, x22
  401f68:	ldr	w1, [x8, #24]
  401f6c:	bl	401990 <prlimit@plt>
  401f70:	ldr	w8, [x25, #40]
  401f74:	cmn	w0, #0x1
  401f78:	b.eq	4022b4 <ferror@plt+0x8d4>  // b.none
  401f7c:	cbz	w8, 401f94 <ferror@plt+0x5b4>
  401f80:	ldp	x9, x8, [x25]
  401f84:	mov	x0, x25
  401f88:	str	x8, [x9, #8]
  401f8c:	str	x9, [x8]
  401f90:	bl	401880 <free@plt>
  401f94:	cmp	x23, x19
  401f98:	mov	x25, x23
  401f9c:	b.ne	401e24 <ferror@plt+0x444>  // b.any
  401fa0:	ldr	x8, [sp, #16]
  401fa4:	add	x9, sp, #0x10
  401fa8:	cmp	x8, x9
  401fac:	b.eq	4021a0 <ferror@plt+0x7c0>  // b.none
  401fb0:	bl	401780 <scols_new_table@plt>
  401fb4:	cbz	x0, 4023d4 <ferror@plt+0x9f4>
  401fb8:	adrp	x8, 416000 <ferror@plt+0x14620>
  401fbc:	ldrb	w1, [x8, #1156]
  401fc0:	mov	x22, x0
  401fc4:	bl	4016e0 <scols_table_enable_raw@plt>
  401fc8:	adrp	x8, 416000 <ferror@plt+0x14620>
  401fcc:	ldrb	w1, [x8, #1148]
  401fd0:	mov	x0, x22
  401fd4:	bl	4016b0 <scols_table_enable_noheadings@plt>
  401fd8:	ldr	w8, [x28, #1144]
  401fdc:	cmp	w8, #0x1
  401fe0:	b.lt	402028 <ferror@plt+0x648>  // b.tstop
  401fe4:	adrp	x23, 404000 <ferror@plt+0x2620>
  401fe8:	mov	x19, xzr
  401fec:	add	x23, x23, #0x660
  401ff0:	ldrsw	x8, [x21, x19, lsl #2]
  401ff4:	cmp	w8, #0x5
  401ff8:	b.ge	4021dc <ferror@plt+0x7fc>  // b.tcont
  401ffc:	add	x8, x23, x8, lsl #5
  402000:	ldr	x1, [x8]
  402004:	ldr	d0, [x8, #8]
  402008:	ldr	w2, [x8, #16]
  40200c:	mov	x0, x22
  402010:	bl	4016c0 <scols_table_new_column@plt>
  402014:	cbz	x0, 4022f8 <ferror@plt+0x918>
  402018:	ldrsw	x8, [x28, #1144]
  40201c:	add	x19, x19, #0x1
  402020:	cmp	x19, x8
  402024:	b.lt	401ff0 <ferror@plt+0x610>  // b.tstop
  402028:	ldr	x23, [sp, #16]
  40202c:	add	x8, sp, #0x10
  402030:	cmp	x23, x8
  402034:	b.eq	402190 <ferror@plt+0x7b0>  // b.none
  402038:	adrp	x27, 404000 <ferror@plt+0x2620>
  40203c:	adrp	x24, 404000 <ferror@plt+0x2620>
  402040:	add	x27, x27, #0x35a
  402044:	add	x24, x24, #0xac0
  402048:	cbz	x23, 402304 <ferror@plt+0x924>
  40204c:	ldr	x19, [x23]
  402050:	mov	x0, x22
  402054:	mov	x1, xzr
  402058:	bl	4017b0 <scols_table_new_line@plt>
  40205c:	cbz	x0, 402324 <ferror@plt+0x944>
  402060:	ldr	w8, [x28, #1144]
  402064:	cmp	w8, #0x1
  402068:	b.lt	40216c <ferror@plt+0x78c>  // b.tstop
  40206c:	mov	x25, x0
  402070:	mov	x26, xzr
  402074:	ldr	w8, [x21, x26, lsl #2]
  402078:	stur	xzr, [x29, #-16]
  40207c:	cmp	w8, #0x5
  402080:	b.ge	4021dc <ferror@plt+0x7fc>  // b.tcont
  402084:	cmp	w8, #0x4
  402088:	b.hi	4020f8 <ferror@plt+0x718>  // b.pmore
  40208c:	mov	w8, w8
  402090:	adr	x9, 4020a0 <ferror@plt+0x6c0>
  402094:	ldrb	w10, [x27, x8]
  402098:	add	x9, x9, x10, lsl #2
  40209c:	br	x9
  4020a0:	ldr	x8, [x23, #32]
  4020a4:	ldr	x0, [x8, #8]
  4020a8:	cbnz	x0, 402128 <ferror@plt+0x748>
  4020ac:	b	402218 <ferror@plt+0x838>
  4020b0:	ldr	x8, [x23, #32]
  4020b4:	ldr	x1, [x8, #16]
  4020b8:	cbz	x1, 40215c <ferror@plt+0x77c>
  4020bc:	mov	w2, #0x5                   	// #5
  4020c0:	mov	x0, xzr
  4020c4:	bl	401930 <dcgettext@plt>
  4020c8:	cbz	x0, 402218 <ferror@plt+0x838>
  4020cc:	bl	4017a0 <strdup@plt>
  4020d0:	mov	x2, x0
  4020d4:	cbnz	x0, 402160 <ferror@plt+0x780>
  4020d8:	b	402238 <ferror@plt+0x858>
  4020dc:	ldr	x2, [x23, #16]
  4020e0:	b	4020e8 <ferror@plt+0x708>
  4020e4:	ldr	x2, [x23, #24]
  4020e8:	cmn	x2, #0x1
  4020ec:	b.eq	402114 <ferror@plt+0x734>  // b.none
  4020f0:	sub	x0, x29, #0x10
  4020f4:	bl	4029cc <ferror@plt+0xfec>
  4020f8:	ldur	x2, [x29, #-16]
  4020fc:	cbnz	x2, 402138 <ferror@plt+0x758>
  402100:	b	402148 <ferror@plt+0x768>
  402104:	ldr	x8, [x23, #32]
  402108:	ldr	x0, [x8]
  40210c:	cbnz	x0, 402128 <ferror@plt+0x748>
  402110:	b	402218 <ferror@plt+0x838>
  402114:	mov	w2, #0x5                   	// #5
  402118:	mov	x0, xzr
  40211c:	mov	x1, x24
  402120:	bl	401930 <dcgettext@plt>
  402124:	cbz	x0, 402218 <ferror@plt+0x838>
  402128:	bl	4017a0 <strdup@plt>
  40212c:	cbz	x0, 402238 <ferror@plt+0x858>
  402130:	mov	x2, x0
  402134:	stur	x0, [x29, #-16]
  402138:	mov	x0, x25
  40213c:	mov	x1, x26
  402140:	bl	401680 <scols_line_refer_data@plt>
  402144:	cbnz	w0, 4021fc <ferror@plt+0x81c>
  402148:	ldrsw	x8, [x28, #1144]
  40214c:	add	x26, x26, #0x1
  402150:	cmp	x26, x8
  402154:	b.lt	402074 <ferror@plt+0x694>  // b.tstop
  402158:	b	40216c <ferror@plt+0x78c>
  40215c:	mov	x2, xzr
  402160:	stur	x2, [x29, #-16]
  402164:	cbnz	x2, 402138 <ferror@plt+0x758>
  402168:	b	402148 <ferror@plt+0x768>
  40216c:	ldp	x9, x8, [x23]
  402170:	mov	x0, x23
  402174:	str	x8, [x9, #8]
  402178:	str	x9, [x8]
  40217c:	bl	401880 <free@plt>
  402180:	add	x8, sp, #0x10
  402184:	cmp	x19, x8
  402188:	mov	x23, x19
  40218c:	b.ne	402048 <ferror@plt+0x668>  // b.any
  402190:	mov	x0, x22
  402194:	bl	401900 <scols_print_table@plt>
  402198:	mov	x0, x22
  40219c:	bl	4017c0 <scols_unref_table@plt>
  4021a0:	adrp	x21, 416000 <ferror@plt+0x14620>
  4021a4:	ldrsw	x8, [x21, #1056]
  4021a8:	cmp	w8, w20
  4021ac:	b.lt	402388 <ferror@plt+0x9a8>  // b.tstop
  4021b0:	mov	w0, wzr
  4021b4:	ldp	x20, x19, [sp, #128]
  4021b8:	ldp	x22, x21, [sp, #112]
  4021bc:	ldp	x24, x23, [sp, #96]
  4021c0:	ldp	x26, x25, [sp, #80]
  4021c4:	ldp	x28, x27, [sp, #64]
  4021c8:	ldp	x29, x30, [sp, #48]
  4021cc:	add	sp, sp, #0x90
  4021d0:	ret
  4021d4:	mov	w0, #0x1                   	// #1
  4021d8:	b	4021b4 <ferror@plt+0x7d4>
  4021dc:	adrp	x0, 405000 <ferror@plt+0x3620>
  4021e0:	adrp	x1, 404000 <ferror@plt+0x2620>
  4021e4:	adrp	x3, 405000 <ferror@plt+0x3620>
  4021e8:	add	x0, x0, #0x297
  4021ec:	add	x1, x1, #0xaca
  4021f0:	add	x3, x3, #0x280
  4021f4:	mov	w2, #0xd1                  	// #209
  4021f8:	bl	401970 <__assert_fail@plt>
  4021fc:	adrp	x1, 405000 <ferror@plt+0x3620>
  402200:	add	x1, x1, #0x323
  402204:	mov	w2, #0x5                   	// #5
  402208:	mov	x0, xzr
  40220c:	bl	401930 <dcgettext@plt>
  402210:	mov	x1, x0
  402214:	b	402240 <ferror@plt+0x860>
  402218:	adrp	x0, 405000 <ferror@plt+0x3620>
  40221c:	adrp	x1, 405000 <ferror@plt+0x3620>
  402220:	adrp	x3, 405000 <ferror@plt+0x3620>
  402224:	add	x0, x0, #0x33d
  402228:	add	x1, x1, #0x341
  40222c:	add	x3, x3, #0x354
  402230:	mov	w2, #0x4a                  	// #74
  402234:	bl	401970 <__assert_fail@plt>
  402238:	adrp	x1, 405000 <ferror@plt+0x3620>
  40223c:	add	x1, x1, #0x370
  402240:	mov	w0, #0x1                   	// #1
  402244:	bl	4019c0 <err@plt>
  402248:	adrp	x8, 416000 <ferror@plt+0x14620>
  40224c:	ldr	x19, [x8, #1040]
  402250:	adrp	x1, 404000 <ferror@plt+0x2620>
  402254:	add	x1, x1, #0x831
  402258:	mov	w2, #0x5                   	// #5
  40225c:	mov	x0, xzr
  402260:	bl	401930 <dcgettext@plt>
  402264:	adrp	x8, 416000 <ferror@plt+0x14620>
  402268:	ldr	x2, [x8, #1072]
  40226c:	mov	x1, x0
  402270:	mov	x0, x19
  402274:	bl	4019a0 <fprintf@plt>
  402278:	mov	w0, #0x1                   	// #1
  40227c:	bl	401660 <exit@plt>
  402280:	adrp	x1, 404000 <ferror@plt+0x2620>
  402284:	add	x1, x1, #0x813
  402288:	mov	w2, #0x5                   	// #5
  40228c:	mov	x0, xzr
  402290:	bl	401930 <dcgettext@plt>
  402294:	adrp	x8, 416000 <ferror@plt+0x14620>
  402298:	ldr	x1, [x8, #1072]
  40229c:	adrp	x2, 404000 <ferror@plt+0x2620>
  4022a0:	add	x2, x2, #0x81f
  4022a4:	bl	401960 <printf@plt>
  4022a8:	mov	w0, wzr
  4022ac:	bl	401660 <exit@plt>
  4022b0:	bl	4026c0 <ferror@plt+0xce0>
  4022b4:	adrp	x9, 405000 <ferror@plt+0x3620>
  4022b8:	adrp	x10, 405000 <ferror@plt+0x3620>
  4022bc:	add	x9, x9, #0x200
  4022c0:	add	x10, x10, #0x1dc
  4022c4:	cmp	w8, #0x0
  4022c8:	csel	x1, x10, x9, ne  // ne = any
  4022cc:	b	40233c <ferror@plt+0x95c>
  4022d0:	adrp	x1, 405000 <ferror@plt+0x3620>
  4022d4:	add	x1, x1, #0x17d
  4022d8:	mov	w2, #0x5                   	// #5
  4022dc:	mov	x0, xzr
  4022e0:	bl	401930 <dcgettext@plt>
  4022e4:	ldr	x8, [x25, #32]
  4022e8:	mov	x1, x0
  4022ec:	mov	w0, #0x1                   	// #1
  4022f0:	ldr	x2, [x8]
  4022f4:	bl	401940 <errx@plt>
  4022f8:	adrp	x1, 405000 <ferror@plt+0x3620>
  4022fc:	add	x1, x1, #0x25f
  402300:	b	40232c <ferror@plt+0x94c>
  402304:	adrp	x0, 405000 <ferror@plt+0x3620>
  402308:	adrp	x1, 404000 <ferror@plt+0x2620>
  40230c:	adrp	x3, 405000 <ferror@plt+0x3620>
  402310:	add	x0, x0, #0x2fd
  402314:	add	x1, x1, #0xaca
  402318:	add	x3, x3, #0x2be
  40231c:	mov	w2, #0xe1                  	// #225
  402320:	bl	401970 <__assert_fail@plt>
  402324:	adrp	x1, 405000 <ferror@plt+0x3620>
  402328:	add	x1, x1, #0x2ff
  40232c:	mov	w2, #0x5                   	// #5
  402330:	b	40220c <ferror@plt+0x82c>
  402334:	adrp	x1, 405000 <ferror@plt+0x3620>
  402338:	add	x1, x1, #0x224
  40233c:	mov	w2, #0x5                   	// #5
  402340:	mov	x0, xzr
  402344:	bl	401930 <dcgettext@plt>
  402348:	ldr	x8, [x25, #32]
  40234c:	mov	x1, x0
  402350:	mov	w0, #0x1                   	// #1
  402354:	ldr	x2, [x8]
  402358:	bl	4019c0 <err@plt>
  40235c:	adrp	x1, 404000 <ferror@plt+0x2620>
  402360:	add	x1, x1, #0x7d6
  402364:	b	402370 <ferror@plt+0x990>
  402368:	adrp	x1, 404000 <ferror@plt+0x2620>
  40236c:	add	x1, x1, #0x858
  402370:	mov	w2, #0x5                   	// #5
  402374:	mov	x0, xzr
  402378:	bl	401930 <dcgettext@plt>
  40237c:	mov	x1, x0
  402380:	mov	w0, #0x1                   	// #1
  402384:	bl	401940 <errx@plt>
  402388:	ldr	x19, [sp, #8]
  40238c:	add	x1, x19, x8, lsl #3
  402390:	ldr	x0, [x1]
  402394:	bl	401830 <execvp@plt>
  402398:	bl	401980 <__errno_location@plt>
  40239c:	ldr	w8, [x0]
  4023a0:	adrp	x1, 404000 <ferror@plt+0x2620>
  4023a4:	add	x1, x1, #0x889
  4023a8:	mov	w2, #0x5                   	// #5
  4023ac:	cmp	w8, #0x2
  4023b0:	mov	w8, #0x7e                  	// #126
  4023b4:	mov	x0, xzr
  4023b8:	cinc	w20, w8, eq  // eq = none
  4023bc:	bl	401930 <dcgettext@plt>
  4023c0:	ldrsw	x8, [x21, #1056]
  4023c4:	mov	x1, x0
  4023c8:	mov	w0, w20
  4023cc:	ldr	x2, [x19, x8, lsl #3]
  4023d0:	bl	4019c0 <err@plt>
  4023d4:	adrp	x1, 405000 <ferror@plt+0x3620>
  4023d8:	add	x1, x1, #0x23f
  4023dc:	b	40232c <ferror@plt+0x94c>
  4023e0:	stp	x29, x30, [sp, #-80]!
  4023e4:	stp	x22, x21, [sp, #48]
  4023e8:	stp	x20, x19, [sp, #64]
  4023ec:	mov	x19, x1
  4023f0:	mov	x22, x0
  4023f4:	mov	w0, #0x1                   	// #1
  4023f8:	mov	w1, #0x30                  	// #48
  4023fc:	str	x25, [sp, #16]
  402400:	stp	x24, x23, [sp, #32]
  402404:	mov	x29, sp
  402408:	mov	x21, x2
  40240c:	bl	401790 <calloc@plt>
  402410:	cbz	x0, 4025d0 <ferror@plt+0xbf0>
  402414:	adrp	x25, 416000 <ferror@plt+0x14620>
  402418:	add	x25, x25, #0x200
  40241c:	mov	x20, x0
  402420:	add	x8, x25, x21, lsl #5
  402424:	stp	x0, x0, [x0]
  402428:	str	x8, [x0, #32]
  40242c:	cbz	x22, 4025a0 <ferror@plt+0xbc0>
  402430:	str	xzr, [x29, #24]
  402434:	bl	401980 <__errno_location@plt>
  402438:	adrp	x1, 404000 <ferror@plt+0x2620>
  40243c:	mov	x23, x0
  402440:	str	wzr, [x0]
  402444:	add	x1, x1, #0xac0
  402448:	mov	x0, x22
  40244c:	bl	401840 <strcmp@plt>
  402450:	cbz	w0, 4024b4 <ferror@plt+0xad4>
  402454:	ldrb	w8, [x22]
  402458:	cmp	w8, #0x3a
  40245c:	b.ne	4024bc <ferror@plt+0xadc>  // b.any
  402460:	add	x22, x22, #0x1
  402464:	adrp	x1, 404000 <ferror@plt+0x2620>
  402468:	add	x1, x1, #0xac0
  40246c:	mov	x0, x22
  402470:	bl	401840 <strcmp@plt>
  402474:	cbz	w0, 402504 <ferror@plt+0xb24>
  402478:	add	x1, x29, #0x18
  40247c:	mov	w2, #0xa                   	// #10
  402480:	mov	x0, x22
  402484:	bl	4018e0 <strtoull@plt>
  402488:	ldr	w8, [x23]
  40248c:	cbnz	w8, 4025e4 <ferror@plt+0xc04>
  402490:	ldr	x8, [x29, #24]
  402494:	cbz	x8, 4025e4 <ferror@plt+0xc04>
  402498:	cmp	x8, x22
  40249c:	b.eq	4025e4 <ferror@plt+0xc04>  // b.none
  4024a0:	ldrb	w8, [x8]
  4024a4:	cbnz	w8, 4025e4 <ferror@plt+0xc04>
  4024a8:	mov	w8, #0x4                   	// #4
  4024ac:	mov	x22, #0xffffffffffffffff    	// #-1
  4024b0:	b	402598 <ferror@plt+0xbb8>
  4024b4:	mov	w8, #0x6                   	// #6
  4024b8:	b	402508 <ferror@plt+0xb28>
  4024bc:	adrp	x1, 404000 <ferror@plt+0x2620>
  4024c0:	add	x1, x1, #0xac0
  4024c4:	mov	w2, #0x9                   	// #9
  4024c8:	mov	x0, x22
  4024cc:	bl	401740 <strncmp@plt>
  4024d0:	cbz	w0, 402514 <ferror@plt+0xb34>
  4024d4:	add	x1, x29, #0x18
  4024d8:	mov	w2, #0xa                   	// #10
  4024dc:	mov	x0, x22
  4024e0:	bl	4018e0 <strtoull@plt>
  4024e4:	ldr	x24, [x29, #24]
  4024e8:	cmp	x24, x22
  4024ec:	b.eq	4025e4 <ferror@plt+0xc04>  // b.none
  4024f0:	ldr	w8, [x23]
  4024f4:	cbnz	w8, 4025e4 <ferror@plt+0xc04>
  4024f8:	mov	x22, x0
  4024fc:	cbnz	x24, 402520 <ferror@plt+0xb40>
  402500:	b	4025e4 <ferror@plt+0xc04>
  402504:	mov	w8, #0x4                   	// #4
  402508:	mov	x22, #0xffffffffffffffff    	// #-1
  40250c:	mov	x0, #0xffffffffffffffff    	// #-1
  402510:	b	402598 <ferror@plt+0xbb8>
  402514:	add	x24, x22, #0x9
  402518:	str	x24, [x29, #24]
  40251c:	mov	x22, #0xffffffffffffffff    	// #-1
  402520:	ldrb	w8, [x24]
  402524:	cmp	w8, #0x3a
  402528:	b.ne	402588 <ferror@plt+0xba8>  // b.any
  40252c:	ldrb	w8, [x24, #1]!
  402530:	cbz	w8, 402590 <ferror@plt+0xbb0>
  402534:	adrp	x1, 404000 <ferror@plt+0x2620>
  402538:	add	x1, x1, #0xac0
  40253c:	mov	x0, x24
  402540:	bl	401840 <strcmp@plt>
  402544:	cbz	w0, 4025c8 <ferror@plt+0xbe8>
  402548:	add	x1, x29, #0x18
  40254c:	mov	w2, #0xa                   	// #10
  402550:	mov	x0, x24
  402554:	str	xzr, [x29, #24]
  402558:	str	wzr, [x23]
  40255c:	bl	4018e0 <strtoull@plt>
  402560:	ldr	w8, [x23]
  402564:	cbnz	w8, 4025e4 <ferror@plt+0xc04>
  402568:	ldr	x8, [x29, #24]
  40256c:	cbz	x8, 4025e4 <ferror@plt+0xc04>
  402570:	cmp	x8, x24
  402574:	b.eq	4025e4 <ferror@plt+0xc04>  // b.none
  402578:	ldrb	w8, [x8]
  40257c:	cbnz	w8, 4025e4 <ferror@plt+0xc04>
  402580:	mov	w8, #0x6                   	// #6
  402584:	b	402598 <ferror@plt+0xbb8>
  402588:	mov	w8, #0x6                   	// #6
  40258c:	b	402594 <ferror@plt+0xbb4>
  402590:	mov	w8, #0x2                   	// #2
  402594:	mov	x0, x22
  402598:	stp	x22, x0, [x20, #16]
  40259c:	str	w8, [x20, #40]
  4025a0:	ldr	x8, [x19, #8]
  4025a4:	str	x20, [x19, #8]
  4025a8:	ldr	x25, [sp, #16]
  4025ac:	stp	x19, x8, [x20]
  4025b0:	str	x20, [x8]
  4025b4:	ldp	x20, x19, [sp, #64]
  4025b8:	ldp	x22, x21, [sp, #48]
  4025bc:	ldp	x24, x23, [sp, #32]
  4025c0:	ldp	x29, x30, [sp], #80
  4025c4:	ret
  4025c8:	mov	w8, #0x6                   	// #6
  4025cc:	b	40250c <ferror@plt+0xb2c>
  4025d0:	adrp	x1, 404000 <ferror@plt+0x2620>
  4025d4:	add	x1, x1, #0x8aa
  4025d8:	mov	w0, #0x1                   	// #1
  4025dc:	mov	w2, #0x30                  	// #48
  4025e0:	bl	4019c0 <err@plt>
  4025e4:	adrp	x1, 404000 <ferror@plt+0x2620>
  4025e8:	add	x1, x1, #0xaa7
  4025ec:	mov	w2, #0x5                   	// #5
  4025f0:	mov	x0, xzr
  4025f4:	bl	401930 <dcgettext@plt>
  4025f8:	lsl	x8, x21, #5
  4025fc:	ldr	x2, [x25, x8]
  402600:	mov	x1, x0
  402604:	mov	w0, #0x1                   	// #1
  402608:	bl	401940 <errx@plt>
  40260c:	stp	x29, x30, [sp, #-64]!
  402610:	str	x23, [sp, #16]
  402614:	stp	x22, x21, [sp, #32]
  402618:	stp	x20, x19, [sp, #48]
  40261c:	mov	x29, sp
  402620:	cbz	x0, 4026a0 <ferror@plt+0xcc0>
  402624:	adrp	x23, 404000 <ferror@plt+0x2620>
  402628:	mov	x21, x1
  40262c:	mov	x19, x0
  402630:	mov	x20, xzr
  402634:	add	x23, x23, #0x660
  402638:	ldr	x22, [x23]
  40263c:	mov	x0, x19
  402640:	mov	x2, x21
  402644:	mov	x1, x22
  402648:	bl	401890 <strncasecmp@plt>
  40264c:	cbnz	w0, 402658 <ferror@plt+0xc78>
  402650:	ldrb	w8, [x22, x21]
  402654:	cbz	w8, 402688 <ferror@plt+0xca8>
  402658:	add	x20, x20, #0x1
  40265c:	cmp	x20, #0x5
  402660:	add	x23, x23, #0x20
  402664:	b.ne	402638 <ferror@plt+0xc58>  // b.any
  402668:	adrp	x1, 404000 <ferror@plt+0x2620>
  40266c:	add	x1, x1, #0xb0a
  402670:	mov	w2, #0x5                   	// #5
  402674:	mov	x0, xzr
  402678:	bl	401930 <dcgettext@plt>
  40267c:	mov	x1, x19
  402680:	bl	401910 <warnx@plt>
  402684:	mov	w20, #0xffffffff            	// #-1
  402688:	mov	w0, w20
  40268c:	ldp	x20, x19, [sp, #48]
  402690:	ldp	x22, x21, [sp, #32]
  402694:	ldr	x23, [sp, #16]
  402698:	ldp	x29, x30, [sp], #64
  40269c:	ret
  4026a0:	adrp	x0, 404000 <ferror@plt+0x2620>
  4026a4:	adrp	x1, 404000 <ferror@plt+0x2620>
  4026a8:	adrp	x3, 404000 <ferror@plt+0x2620>
  4026ac:	add	x0, x0, #0xb50
  4026b0:	add	x1, x1, #0xaca
  4026b4:	add	x3, x3, #0xade
  4026b8:	mov	w2, #0x10d                 	// #269
  4026bc:	bl	401970 <__assert_fail@plt>
  4026c0:	stp	x29, x30, [sp, #-64]!
  4026c4:	adrp	x8, 416000 <ferror@plt+0x14620>
  4026c8:	stp	x20, x19, [sp, #48]
  4026cc:	ldr	x19, [x8, #1064]
  4026d0:	adrp	x1, 404000 <ferror@plt+0x2620>
  4026d4:	add	x1, x1, #0xb8b
  4026d8:	mov	w2, #0x5                   	// #5
  4026dc:	mov	x0, xzr
  4026e0:	str	x23, [sp, #16]
  4026e4:	stp	x22, x21, [sp, #32]
  4026e8:	mov	x29, sp
  4026ec:	bl	401930 <dcgettext@plt>
  4026f0:	mov	x1, x19
  4026f4:	bl	401650 <fputs@plt>
  4026f8:	adrp	x1, 404000 <ferror@plt+0x2620>
  4026fc:	add	x1, x1, #0xb94
  402700:	mov	w2, #0x5                   	// #5
  402704:	mov	x0, xzr
  402708:	bl	401930 <dcgettext@plt>
  40270c:	adrp	x20, 416000 <ferror@plt+0x14620>
  402710:	ldr	x2, [x20, #1072]
  402714:	mov	x1, x0
  402718:	mov	x0, x19
  40271c:	bl	4019a0 <fprintf@plt>
  402720:	adrp	x1, 404000 <ferror@plt+0x2620>
  402724:	add	x1, x1, #0xbac
  402728:	mov	w2, #0x5                   	// #5
  40272c:	mov	x0, xzr
  402730:	bl	401930 <dcgettext@plt>
  402734:	ldr	x2, [x20, #1072]
  402738:	mov	x1, x0
  40273c:	mov	x0, x19
  402740:	bl	4019a0 <fprintf@plt>
  402744:	adrp	x0, 404000 <ferror@plt+0x2620>
  402748:	add	x0, x0, #0x856
  40274c:	mov	x1, x19
  402750:	bl	401650 <fputs@plt>
  402754:	adrp	x1, 404000 <ferror@plt+0x2620>
  402758:	add	x1, x1, #0xbc3
  40275c:	mov	w2, #0x5                   	// #5
  402760:	mov	x0, xzr
  402764:	bl	401930 <dcgettext@plt>
  402768:	mov	x1, x19
  40276c:	bl	401650 <fputs@plt>
  402770:	adrp	x1, 404000 <ferror@plt+0x2620>
  402774:	add	x1, x1, #0xbf5
  402778:	mov	w2, #0x5                   	// #5
  40277c:	mov	x0, xzr
  402780:	bl	401930 <dcgettext@plt>
  402784:	mov	x1, x19
  402788:	bl	401650 <fputs@plt>
  40278c:	adrp	x1, 404000 <ferror@plt+0x2620>
  402790:	add	x1, x1, #0xc08
  402794:	mov	w2, #0x5                   	// #5
  402798:	mov	x0, xzr
  40279c:	bl	401930 <dcgettext@plt>
  4027a0:	mov	x1, x19
  4027a4:	bl	401650 <fputs@plt>
  4027a8:	adrp	x1, 404000 <ferror@plt+0x2620>
  4027ac:	add	x1, x1, #0xd0a
  4027b0:	mov	w2, #0x5                   	// #5
  4027b4:	mov	x0, xzr
  4027b8:	bl	401930 <dcgettext@plt>
  4027bc:	adrp	x1, 404000 <ferror@plt+0x2620>
  4027c0:	mov	x20, x0
  4027c4:	add	x1, x1, #0xd2b
  4027c8:	mov	w2, #0x5                   	// #5
  4027cc:	mov	x0, xzr
  4027d0:	bl	401930 <dcgettext@plt>
  4027d4:	mov	x4, x0
  4027d8:	adrp	x0, 404000 <ferror@plt+0x2620>
  4027dc:	adrp	x1, 404000 <ferror@plt+0x2620>
  4027e0:	adrp	x3, 404000 <ferror@plt+0x2620>
  4027e4:	add	x0, x0, #0xced
  4027e8:	add	x1, x1, #0xcfe
  4027ec:	add	x3, x3, #0xd1c
  4027f0:	mov	x2, x20
  4027f4:	bl	401960 <printf@plt>
  4027f8:	adrp	x1, 404000 <ferror@plt+0x2620>
  4027fc:	add	x1, x1, #0xd3b
  402800:	mov	w2, #0x5                   	// #5
  402804:	mov	x0, xzr
  402808:	bl	401930 <dcgettext@plt>
  40280c:	mov	x1, x19
  402810:	bl	401650 <fputs@plt>
  402814:	adrp	x1, 404000 <ferror@plt+0x2620>
  402818:	add	x1, x1, #0xd50
  40281c:	mov	w2, #0x5                   	// #5
  402820:	mov	x0, xzr
  402824:	bl	401930 <dcgettext@plt>
  402828:	mov	x1, x19
  40282c:	bl	401650 <fputs@plt>
  402830:	adrp	x1, 405000 <ferror@plt+0x3620>
  402834:	add	x1, x1, #0x130
  402838:	mov	w2, #0x5                   	// #5
  40283c:	mov	x0, xzr
  402840:	bl	401930 <dcgettext@plt>
  402844:	mov	x1, x19
  402848:	bl	401650 <fputs@plt>
  40284c:	adrp	x23, 404000 <ferror@plt+0x2620>
  402850:	adrp	x20, 405000 <ferror@plt+0x3620>
  402854:	mov	x22, xzr
  402858:	add	x23, x23, #0x660
  40285c:	add	x20, x20, #0x14c
  402860:	add	x8, x23, x22
  402864:	ldr	x1, [x8, #24]
  402868:	ldr	x21, [x8]
  40286c:	mov	w2, #0x5                   	// #5
  402870:	mov	x0, xzr
  402874:	bl	401930 <dcgettext@plt>
  402878:	mov	x3, x0
  40287c:	mov	x0, x19
  402880:	mov	x1, x20
  402884:	mov	x2, x21
  402888:	bl	4019a0 <fprintf@plt>
  40288c:	add	x22, x22, #0x20
  402890:	cmp	x22, #0xa0
  402894:	b.ne	402860 <ferror@plt+0xe80>  // b.any
  402898:	adrp	x1, 405000 <ferror@plt+0x3620>
  40289c:	add	x1, x1, #0x157
  4028a0:	mov	w2, #0x5                   	// #5
  4028a4:	mov	x0, xzr
  4028a8:	bl	401930 <dcgettext@plt>
  4028ac:	adrp	x1, 405000 <ferror@plt+0x3620>
  4028b0:	add	x1, x1, #0x172
  4028b4:	bl	401960 <printf@plt>
  4028b8:	mov	w0, wzr
  4028bc:	bl	401660 <exit@plt>
  4028c0:	stp	x29, x30, [sp, #-32]!
  4028c4:	adrp	x8, 416000 <ferror@plt+0x14620>
  4028c8:	stp	x20, x19, [sp, #16]
  4028cc:	ldr	x20, [x8, #1064]
  4028d0:	mov	x29, sp
  4028d4:	bl	401980 <__errno_location@plt>
  4028d8:	mov	x19, x0
  4028dc:	str	wzr, [x0]
  4028e0:	mov	x0, x20
  4028e4:	bl	4019e0 <ferror@plt>
  4028e8:	cbnz	w0, 402988 <ferror@plt+0xfa8>
  4028ec:	mov	x0, x20
  4028f0:	bl	4018f0 <fflush@plt>
  4028f4:	cbz	w0, 402948 <ferror@plt+0xf68>
  4028f8:	ldr	w20, [x19]
  4028fc:	cmp	w20, #0x9
  402900:	b.eq	40290c <ferror@plt+0xf2c>  // b.none
  402904:	cmp	w20, #0x20
  402908:	b.ne	4029a0 <ferror@plt+0xfc0>  // b.any
  40290c:	adrp	x8, 416000 <ferror@plt+0x14620>
  402910:	ldr	x20, [x8, #1040]
  402914:	str	wzr, [x19]
  402918:	mov	x0, x20
  40291c:	bl	4019e0 <ferror@plt>
  402920:	cbnz	w0, 4029c4 <ferror@plt+0xfe4>
  402924:	mov	x0, x20
  402928:	bl	4018f0 <fflush@plt>
  40292c:	cbz	w0, 402968 <ferror@plt+0xf88>
  402930:	ldr	w8, [x19]
  402934:	cmp	w8, #0x9
  402938:	b.ne	4029c4 <ferror@plt+0xfe4>  // b.any
  40293c:	ldp	x20, x19, [sp, #16]
  402940:	ldp	x29, x30, [sp], #32
  402944:	ret
  402948:	mov	x0, x20
  40294c:	bl	401710 <fileno@plt>
  402950:	tbnz	w0, #31, 4028f8 <ferror@plt+0xf18>
  402954:	bl	401670 <dup@plt>
  402958:	tbnz	w0, #31, 4028f8 <ferror@plt+0xf18>
  40295c:	bl	4017d0 <close@plt>
  402960:	cbnz	w0, 4028f8 <ferror@plt+0xf18>
  402964:	b	40290c <ferror@plt+0xf2c>
  402968:	mov	x0, x20
  40296c:	bl	401710 <fileno@plt>
  402970:	tbnz	w0, #31, 402930 <ferror@plt+0xf50>
  402974:	bl	401670 <dup@plt>
  402978:	tbnz	w0, #31, 402930 <ferror@plt+0xf50>
  40297c:	bl	4017d0 <close@plt>
  402980:	cbnz	w0, 402930 <ferror@plt+0xf50>
  402984:	b	40293c <ferror@plt+0xf5c>
  402988:	adrp	x1, 404000 <ferror@plt+0x2620>
  40298c:	add	x1, x1, #0x89e
  402990:	mov	w2, #0x5                   	// #5
  402994:	mov	x0, xzr
  402998:	bl	401930 <dcgettext@plt>
  40299c:	b	4029b8 <ferror@plt+0xfd8>
  4029a0:	adrp	x1, 404000 <ferror@plt+0x2620>
  4029a4:	add	x1, x1, #0x89e
  4029a8:	mov	w2, #0x5                   	// #5
  4029ac:	mov	x0, xzr
  4029b0:	bl	401930 <dcgettext@plt>
  4029b4:	cbnz	w20, 4029c0 <ferror@plt+0xfe0>
  4029b8:	bl	401910 <warnx@plt>
  4029bc:	b	4029c4 <ferror@plt+0xfe4>
  4029c0:	bl	401850 <warn@plt>
  4029c4:	mov	w0, #0x1                   	// #1
  4029c8:	bl	401620 <_exit@plt>
  4029cc:	sub	sp, sp, #0x100
  4029d0:	stp	x29, x30, [sp, #240]
  4029d4:	add	x29, sp, #0xf0
  4029d8:	mov	x8, #0xffffffffffffffd0    	// #-48
  4029dc:	mov	x9, sp
  4029e0:	sub	x10, x29, #0x70
  4029e4:	movk	x8, #0xff80, lsl #32
  4029e8:	add	x11, x29, #0x10
  4029ec:	add	x9, x9, #0x80
  4029f0:	add	x10, x10, #0x30
  4029f4:	stp	x9, x8, [x29, #-16]
  4029f8:	stp	x11, x10, [x29, #-32]
  4029fc:	stp	x2, x3, [x29, #-112]
  402a00:	stp	x4, x5, [x29, #-96]
  402a04:	stp	x6, x7, [x29, #-80]
  402a08:	stp	q1, q2, [sp, #16]
  402a0c:	str	q0, [sp]
  402a10:	ldp	q0, q1, [x29, #-32]
  402a14:	adrp	x1, 405000 <ferror@plt+0x3620>
  402a18:	add	x1, x1, #0x31e
  402a1c:	sub	x2, x29, #0x40
  402a20:	stp	q3, q4, [sp, #48]
  402a24:	stp	q5, q6, [sp, #80]
  402a28:	str	q7, [sp, #112]
  402a2c:	stp	q0, q1, [x29, #-64]
  402a30:	bl	4018a0 <vasprintf@plt>
  402a34:	tbnz	w0, #31, 402a44 <ferror@plt+0x1064>
  402a38:	ldp	x29, x30, [sp, #240]
  402a3c:	add	sp, sp, #0x100
  402a40:	ret
  402a44:	adrp	x1, 405000 <ferror@plt+0x3620>
  402a48:	add	x1, x1, #0x388
  402a4c:	mov	w0, #0x1                   	// #1
  402a50:	bl	4019c0 <err@plt>
  402a54:	adrp	x8, 416000 <ferror@plt+0x14620>
  402a58:	str	w0, [x8, #1024]
  402a5c:	ret
  402a60:	sub	sp, sp, #0x70
  402a64:	stp	x29, x30, [sp, #16]
  402a68:	stp	x28, x27, [sp, #32]
  402a6c:	stp	x26, x25, [sp, #48]
  402a70:	stp	x24, x23, [sp, #64]
  402a74:	stp	x22, x21, [sp, #80]
  402a78:	stp	x20, x19, [sp, #96]
  402a7c:	add	x29, sp, #0x10
  402a80:	str	xzr, [x1]
  402a84:	cbz	x0, 402ac8 <ferror@plt+0x10e8>
  402a88:	ldrb	w23, [x0]
  402a8c:	mov	x20, x0
  402a90:	cbz	x23, 402ac8 <ferror@plt+0x10e8>
  402a94:	mov	x21, x2
  402a98:	mov	x19, x1
  402a9c:	bl	401860 <__ctype_b_loc@plt>
  402aa0:	ldr	x8, [x0]
  402aa4:	mov	x22, x0
  402aa8:	ldrh	w9, [x8, x23, lsl #1]
  402aac:	tbz	w9, #13, 402ac0 <ferror@plt+0x10e0>
  402ab0:	add	x9, x20, #0x1
  402ab4:	ldrb	w23, [x9], #1
  402ab8:	ldrh	w10, [x8, x23, lsl #1]
  402abc:	tbnz	w10, #13, 402ab4 <ferror@plt+0x10d4>
  402ac0:	cmp	w23, #0x2d
  402ac4:	b.ne	402afc <ferror@plt+0x111c>  // b.any
  402ac8:	mov	w24, #0xffffffea            	// #-22
  402acc:	neg	w19, w24
  402ad0:	bl	401980 <__errno_location@plt>
  402ad4:	str	w19, [x0]
  402ad8:	mov	w0, w24
  402adc:	ldp	x20, x19, [sp, #96]
  402ae0:	ldp	x22, x21, [sp, #80]
  402ae4:	ldp	x24, x23, [sp, #64]
  402ae8:	ldp	x26, x25, [sp, #48]
  402aec:	ldp	x28, x27, [sp, #32]
  402af0:	ldp	x29, x30, [sp, #16]
  402af4:	add	sp, sp, #0x70
  402af8:	ret
  402afc:	bl	401980 <__errno_location@plt>
  402b00:	mov	x23, x0
  402b04:	str	wzr, [x0]
  402b08:	add	x1, sp, #0x8
  402b0c:	mov	x0, x20
  402b10:	mov	w2, wzr
  402b14:	str	xzr, [sp, #8]
  402b18:	bl	4017f0 <strtoumax@plt>
  402b1c:	ldr	x25, [sp, #8]
  402b20:	ldr	w8, [x23]
  402b24:	cmp	x25, x20
  402b28:	b.eq	402ca8 <ferror@plt+0x12c8>  // b.none
  402b2c:	add	x9, x0, #0x1
  402b30:	mov	x20, x0
  402b34:	cmp	x9, #0x1
  402b38:	b.hi	402b40 <ferror@plt+0x1160>  // b.pmore
  402b3c:	cbnz	w8, 402cac <ferror@plt+0x12cc>
  402b40:	cbz	x25, 402cb8 <ferror@plt+0x12d8>
  402b44:	ldrb	w8, [x25]
  402b48:	cbz	w8, 402cb8 <ferror@plt+0x12d8>
  402b4c:	mov	w27, wzr
  402b50:	mov	x28, xzr
  402b54:	mov	w8, #0x400                 	// #1024
  402b58:	str	x8, [sp]
  402b5c:	ldrb	w8, [x25, #1]
  402b60:	cmp	w8, #0x61
  402b64:	b.le	402b90 <ferror@plt+0x11b0>
  402b68:	cmp	w8, #0x62
  402b6c:	b.eq	402b98 <ferror@plt+0x11b8>  // b.none
  402b70:	cmp	w8, #0x69
  402b74:	b.ne	402ba8 <ferror@plt+0x11c8>  // b.any
  402b78:	ldrb	w8, [x25, #2]
  402b7c:	orr	w8, w8, #0x20
  402b80:	cmp	w8, #0x62
  402b84:	b.ne	402ba8 <ferror@plt+0x11c8>  // b.any
  402b88:	ldrb	w8, [x25, #3]
  402b8c:	b	402ba4 <ferror@plt+0x11c4>
  402b90:	cmp	w8, #0x42
  402b94:	b.ne	402ba4 <ferror@plt+0x11c4>  // b.any
  402b98:	ldrb	w8, [x25, #2]
  402b9c:	cbnz	w8, 402ba8 <ferror@plt+0x11c8>
  402ba0:	b	402cc8 <ferror@plt+0x12e8>
  402ba4:	cbz	w8, 402cd0 <ferror@plt+0x12f0>
  402ba8:	bl	401700 <localeconv@plt>
  402bac:	cbz	x0, 402bcc <ferror@plt+0x11ec>
  402bb0:	ldr	x24, [x0]
  402bb4:	cbz	x24, 402bd8 <ferror@plt+0x11f8>
  402bb8:	mov	x0, x24
  402bbc:	bl	401640 <strlen@plt>
  402bc0:	mov	x26, x0
  402bc4:	mov	w8, #0x1                   	// #1
  402bc8:	b	402be0 <ferror@plt+0x1200>
  402bcc:	mov	w8, wzr
  402bd0:	mov	x24, xzr
  402bd4:	b	402bdc <ferror@plt+0x11fc>
  402bd8:	mov	w8, wzr
  402bdc:	mov	x26, xzr
  402be0:	cbnz	x28, 402ac8 <ferror@plt+0x10e8>
  402be4:	ldrb	w9, [x25]
  402be8:	eor	w8, w8, #0x1
  402bec:	cmp	w9, #0x0
  402bf0:	cset	w9, eq  // eq = none
  402bf4:	orr	w8, w8, w9
  402bf8:	tbnz	w8, #0, 402ac8 <ferror@plt+0x10e8>
  402bfc:	mov	x0, x24
  402c00:	mov	x1, x25
  402c04:	mov	x2, x26
  402c08:	bl	401740 <strncmp@plt>
  402c0c:	cbnz	w0, 402ac8 <ferror@plt+0x10e8>
  402c10:	add	x24, x25, x26
  402c14:	ldrb	w8, [x24]
  402c18:	cmp	w8, #0x30
  402c1c:	b.ne	402c30 <ferror@plt+0x1250>  // b.any
  402c20:	ldrb	w8, [x24, #1]!
  402c24:	add	w27, w27, #0x1
  402c28:	cmp	w8, #0x30
  402c2c:	b.eq	402c20 <ferror@plt+0x1240>  // b.none
  402c30:	ldr	x9, [x22]
  402c34:	sxtb	x8, w8
  402c38:	ldrh	w8, [x9, x8, lsl #1]
  402c3c:	tbnz	w8, #11, 402c50 <ferror@plt+0x1270>
  402c40:	mov	x28, xzr
  402c44:	str	x24, [sp, #8]
  402c48:	mov	x25, x24
  402c4c:	b	402b5c <ferror@plt+0x117c>
  402c50:	add	x1, sp, #0x8
  402c54:	mov	x0, x24
  402c58:	mov	w2, wzr
  402c5c:	str	wzr, [x23]
  402c60:	str	xzr, [sp, #8]
  402c64:	bl	4017f0 <strtoumax@plt>
  402c68:	ldr	x25, [sp, #8]
  402c6c:	ldr	w8, [x23]
  402c70:	cmp	x25, x24
  402c74:	b.eq	402ca8 <ferror@plt+0x12c8>  // b.none
  402c78:	add	x9, x0, #0x1
  402c7c:	cmp	x9, #0x1
  402c80:	b.hi	402c88 <ferror@plt+0x12a8>  // b.pmore
  402c84:	cbnz	w8, 402cac <ferror@plt+0x12cc>
  402c88:	mov	x28, xzr
  402c8c:	cbz	x0, 402b5c <ferror@plt+0x117c>
  402c90:	cbz	x25, 402ac8 <ferror@plt+0x10e8>
  402c94:	ldrb	w8, [x25]
  402c98:	mov	w24, #0xffffffea            	// #-22
  402c9c:	mov	x28, x0
  402ca0:	cbnz	w8, 402b5c <ferror@plt+0x117c>
  402ca4:	b	402acc <ferror@plt+0x10ec>
  402ca8:	cbz	w8, 402ac8 <ferror@plt+0x10e8>
  402cac:	neg	w24, w8
  402cb0:	tbz	w24, #31, 402ad8 <ferror@plt+0x10f8>
  402cb4:	b	402acc <ferror@plt+0x10ec>
  402cb8:	mov	w24, wzr
  402cbc:	str	x20, [x19]
  402cc0:	tbz	w24, #31, 402ad8 <ferror@plt+0x10f8>
  402cc4:	b	402acc <ferror@plt+0x10ec>
  402cc8:	mov	w8, #0x3e8                 	// #1000
  402ccc:	str	x8, [sp]
  402cd0:	ldrsb	w23, [x25]
  402cd4:	adrp	x22, 405000 <ferror@plt+0x3620>
  402cd8:	add	x22, x22, #0x3b4
  402cdc:	mov	w2, #0x9                   	// #9
  402ce0:	mov	x0, x22
  402ce4:	mov	w1, w23
  402ce8:	bl	401920 <memchr@plt>
  402cec:	cbnz	x0, 402d0c <ferror@plt+0x132c>
  402cf0:	adrp	x22, 405000 <ferror@plt+0x3620>
  402cf4:	add	x22, x22, #0x3bd
  402cf8:	mov	w2, #0x9                   	// #9
  402cfc:	mov	x0, x22
  402d00:	mov	w1, w23
  402d04:	bl	401920 <memchr@plt>
  402d08:	cbz	x0, 402ac8 <ferror@plt+0x10e8>
  402d0c:	ldr	x11, [sp]
  402d10:	sub	w8, w0, w22
  402d14:	adds	w8, w8, #0x1
  402d18:	b.cs	402d3c <ferror@plt+0x135c>  // b.hs, b.nlast
  402d1c:	mvn	w9, w0
  402d20:	add	w9, w9, w22
  402d24:	umulh	x10, x11, x20
  402d28:	cmp	xzr, x10
  402d2c:	b.ne	402d44 <ferror@plt+0x1364>  // b.any
  402d30:	adds	w9, w9, #0x1
  402d34:	mul	x20, x20, x11
  402d38:	b.cc	402d24 <ferror@plt+0x1344>  // b.lo, b.ul, b.last
  402d3c:	mov	w24, wzr
  402d40:	b	402d48 <ferror@plt+0x1368>
  402d44:	mov	w24, #0xffffffde            	// #-34
  402d48:	cbz	x21, 402d50 <ferror@plt+0x1370>
  402d4c:	str	w8, [x21]
  402d50:	cbz	x28, 402cbc <ferror@plt+0x12dc>
  402d54:	cbz	w8, 402cbc <ferror@plt+0x12dc>
  402d58:	mvn	w8, w0
  402d5c:	add	w9, w8, w22
  402d60:	mov	w8, #0x1                   	// #1
  402d64:	umulh	x10, x11, x8
  402d68:	cmp	xzr, x10
  402d6c:	b.ne	402d7c <ferror@plt+0x139c>  // b.any
  402d70:	adds	w9, w9, #0x1
  402d74:	mul	x8, x8, x11
  402d78:	b.cc	402d64 <ferror@plt+0x1384>  // b.lo, b.ul, b.last
  402d7c:	mov	w9, #0xa                   	// #10
  402d80:	cmp	x28, #0xb
  402d84:	b.cc	402d98 <ferror@plt+0x13b8>  // b.lo, b.ul, b.last
  402d88:	add	x9, x9, x9, lsl #2
  402d8c:	lsl	x9, x9, #1
  402d90:	cmp	x9, x28
  402d94:	b.cc	402d88 <ferror@plt+0x13a8>  // b.lo, b.ul, b.last
  402d98:	cmp	w27, #0x1
  402d9c:	b.lt	402db0 <ferror@plt+0x13d0>  // b.tstop
  402da0:	add	x9, x9, x9, lsl #2
  402da4:	subs	w27, w27, #0x1
  402da8:	lsl	x9, x9, #1
  402dac:	b.ne	402da0 <ferror@plt+0x13c0>  // b.any
  402db0:	mov	x10, #0xcccccccccccccccc    	// #-3689348814741910324
  402db4:	mov	w12, #0x1                   	// #1
  402db8:	movk	x10, #0xcccd
  402dbc:	mov	w11, #0xa                   	// #10
  402dc0:	umulh	x13, x28, x10
  402dc4:	lsr	x13, x13, #3
  402dc8:	add	x14, x12, x12, lsl #2
  402dcc:	msub	x15, x13, x11, x28
  402dd0:	lsl	x14, x14, #1
  402dd4:	cbz	x15, 402de8 <ferror@plt+0x1408>
  402dd8:	udiv	x12, x9, x12
  402ddc:	udiv	x12, x12, x15
  402de0:	udiv	x12, x8, x12
  402de4:	add	x20, x12, x20
  402de8:	cmp	x28, #0x9
  402dec:	mov	x28, x13
  402df0:	mov	x12, x14
  402df4:	b.hi	402dc0 <ferror@plt+0x13e0>  // b.pmore
  402df8:	b	402cbc <ferror@plt+0x12dc>
  402dfc:	mov	x2, xzr
  402e00:	b	402a60 <ferror@plt+0x1080>
  402e04:	stp	x29, x30, [sp, #-48]!
  402e08:	stp	x20, x19, [sp, #32]
  402e0c:	mov	x20, x1
  402e10:	mov	x19, x0
  402e14:	str	x21, [sp, #16]
  402e18:	mov	x29, sp
  402e1c:	cbz	x0, 402e50 <ferror@plt+0x1470>
  402e20:	ldrb	w21, [x19]
  402e24:	mov	x8, x19
  402e28:	cbz	w21, 402e54 <ferror@plt+0x1474>
  402e2c:	bl	401860 <__ctype_b_loc@plt>
  402e30:	ldr	x9, [x0]
  402e34:	mov	x8, x19
  402e38:	and	x10, x21, #0xff
  402e3c:	ldrh	w10, [x9, x10, lsl #1]
  402e40:	tbz	w10, #11, 402e54 <ferror@plt+0x1474>
  402e44:	ldrb	w21, [x8, #1]!
  402e48:	cbnz	w21, 402e38 <ferror@plt+0x1458>
  402e4c:	b	402e54 <ferror@plt+0x1474>
  402e50:	mov	x8, xzr
  402e54:	cbz	x20, 402e5c <ferror@plt+0x147c>
  402e58:	str	x8, [x20]
  402e5c:	cmp	x8, x19
  402e60:	b.ls	402e74 <ferror@plt+0x1494>  // b.plast
  402e64:	ldrb	w8, [x8]
  402e68:	cmp	w8, #0x0
  402e6c:	cset	w0, eq  // eq = none
  402e70:	b	402e78 <ferror@plt+0x1498>
  402e74:	mov	w0, wzr
  402e78:	ldp	x20, x19, [sp, #32]
  402e7c:	ldr	x21, [sp, #16]
  402e80:	ldp	x29, x30, [sp], #48
  402e84:	ret
  402e88:	stp	x29, x30, [sp, #-48]!
  402e8c:	stp	x20, x19, [sp, #32]
  402e90:	mov	x20, x1
  402e94:	mov	x19, x0
  402e98:	str	x21, [sp, #16]
  402e9c:	mov	x29, sp
  402ea0:	cbz	x0, 402ed4 <ferror@plt+0x14f4>
  402ea4:	ldrb	w21, [x19]
  402ea8:	mov	x8, x19
  402eac:	cbz	w21, 402ed8 <ferror@plt+0x14f8>
  402eb0:	bl	401860 <__ctype_b_loc@plt>
  402eb4:	ldr	x9, [x0]
  402eb8:	mov	x8, x19
  402ebc:	and	x10, x21, #0xff
  402ec0:	ldrh	w10, [x9, x10, lsl #1]
  402ec4:	tbz	w10, #12, 402ed8 <ferror@plt+0x14f8>
  402ec8:	ldrb	w21, [x8, #1]!
  402ecc:	cbnz	w21, 402ebc <ferror@plt+0x14dc>
  402ed0:	b	402ed8 <ferror@plt+0x14f8>
  402ed4:	mov	x8, xzr
  402ed8:	cbz	x20, 402ee0 <ferror@plt+0x1500>
  402edc:	str	x8, [x20]
  402ee0:	cmp	x8, x19
  402ee4:	b.ls	402ef8 <ferror@plt+0x1518>  // b.plast
  402ee8:	ldrb	w8, [x8]
  402eec:	cmp	w8, #0x0
  402ef0:	cset	w0, eq  // eq = none
  402ef4:	b	402efc <ferror@plt+0x151c>
  402ef8:	mov	w0, wzr
  402efc:	ldp	x20, x19, [sp, #32]
  402f00:	ldr	x21, [sp, #16]
  402f04:	ldp	x29, x30, [sp], #48
  402f08:	ret
  402f0c:	sub	sp, sp, #0x110
  402f10:	stp	x29, x30, [sp, #208]
  402f14:	add	x29, sp, #0xd0
  402f18:	mov	x8, #0xffffffffffffffd0    	// #-48
  402f1c:	mov	x9, sp
  402f20:	sub	x10, x29, #0x50
  402f24:	stp	x28, x23, [sp, #224]
  402f28:	stp	x22, x21, [sp, #240]
  402f2c:	stp	x20, x19, [sp, #256]
  402f30:	mov	x20, x1
  402f34:	mov	x19, x0
  402f38:	movk	x8, #0xff80, lsl #32
  402f3c:	add	x11, x29, #0x40
  402f40:	add	x9, x9, #0x80
  402f44:	add	x22, x10, #0x30
  402f48:	mov	w23, #0xffffffd0            	// #-48
  402f4c:	stp	x2, x3, [x29, #-80]
  402f50:	stp	x4, x5, [x29, #-64]
  402f54:	stp	x6, x7, [x29, #-48]
  402f58:	stp	q1, q2, [sp, #16]
  402f5c:	stp	q3, q4, [sp, #48]
  402f60:	str	q0, [sp]
  402f64:	stp	q5, q6, [sp, #80]
  402f68:	str	q7, [sp, #112]
  402f6c:	stp	x9, x8, [x29, #-16]
  402f70:	stp	x11, x22, [x29, #-32]
  402f74:	tbnz	w23, #31, 402f80 <ferror@plt+0x15a0>
  402f78:	mov	w8, w23
  402f7c:	b	402f98 <ferror@plt+0x15b8>
  402f80:	add	w8, w23, #0x8
  402f84:	cmn	w23, #0x8
  402f88:	stur	w8, [x29, #-8]
  402f8c:	b.gt	402f98 <ferror@plt+0x15b8>
  402f90:	add	x9, x22, w23, sxtw
  402f94:	b	402fa4 <ferror@plt+0x15c4>
  402f98:	ldur	x9, [x29, #-32]
  402f9c:	add	x10, x9, #0x8
  402fa0:	stur	x10, [x29, #-32]
  402fa4:	ldr	x1, [x9]
  402fa8:	cbz	x1, 403020 <ferror@plt+0x1640>
  402fac:	tbnz	w8, #31, 402fb8 <ferror@plt+0x15d8>
  402fb0:	mov	w23, w8
  402fb4:	b	402fd0 <ferror@plt+0x15f0>
  402fb8:	add	w23, w8, #0x8
  402fbc:	cmn	w8, #0x8
  402fc0:	stur	w23, [x29, #-8]
  402fc4:	b.gt	402fd0 <ferror@plt+0x15f0>
  402fc8:	add	x8, x22, w8, sxtw
  402fcc:	b	402fdc <ferror@plt+0x15fc>
  402fd0:	ldur	x8, [x29, #-32]
  402fd4:	add	x9, x8, #0x8
  402fd8:	stur	x9, [x29, #-32]
  402fdc:	ldr	x21, [x8]
  402fe0:	cbz	x21, 403020 <ferror@plt+0x1640>
  402fe4:	mov	x0, x19
  402fe8:	bl	401840 <strcmp@plt>
  402fec:	cbz	w0, 403004 <ferror@plt+0x1624>
  402ff0:	mov	x0, x19
  402ff4:	mov	x1, x21
  402ff8:	bl	401840 <strcmp@plt>
  402ffc:	cbnz	w0, 402f74 <ferror@plt+0x1594>
  403000:	b	403008 <ferror@plt+0x1628>
  403004:	mov	w0, #0x1                   	// #1
  403008:	ldp	x20, x19, [sp, #256]
  40300c:	ldp	x22, x21, [sp, #240]
  403010:	ldp	x28, x23, [sp, #224]
  403014:	ldp	x29, x30, [sp, #208]
  403018:	add	sp, sp, #0x110
  40301c:	ret
  403020:	adrp	x8, 416000 <ferror@plt+0x14620>
  403024:	ldr	w0, [x8, #1024]
  403028:	adrp	x1, 405000 <ferror@plt+0x3620>
  40302c:	add	x1, x1, #0x3c6
  403030:	mov	x2, x20
  403034:	mov	x3, x19
  403038:	bl	401940 <errx@plt>
  40303c:	cbz	x1, 403060 <ferror@plt+0x1680>
  403040:	sxtb	w8, w2
  403044:	ldrsb	w9, [x0]
  403048:	cbz	w9, 403060 <ferror@plt+0x1680>
  40304c:	cmp	w8, w9
  403050:	b.eq	403064 <ferror@plt+0x1684>  // b.none
  403054:	sub	x1, x1, #0x1
  403058:	add	x0, x0, #0x1
  40305c:	cbnz	x1, 403044 <ferror@plt+0x1664>
  403060:	mov	x0, xzr
  403064:	ret
  403068:	stp	x29, x30, [sp, #-32]!
  40306c:	stp	x20, x19, [sp, #16]
  403070:	mov	x29, sp
  403074:	mov	x20, x1
  403078:	mov	x19, x0
  40307c:	bl	4030bc <ferror@plt+0x16dc>
  403080:	cmp	w0, w0, sxth
  403084:	b.ne	403094 <ferror@plt+0x16b4>  // b.any
  403088:	ldp	x20, x19, [sp, #16]
  40308c:	ldp	x29, x30, [sp], #32
  403090:	ret
  403094:	bl	401980 <__errno_location@plt>
  403098:	mov	w8, #0x22                  	// #34
  40309c:	str	w8, [x0]
  4030a0:	adrp	x8, 416000 <ferror@plt+0x14620>
  4030a4:	ldr	w0, [x8, #1024]
  4030a8:	adrp	x1, 405000 <ferror@plt+0x3620>
  4030ac:	add	x1, x1, #0x3c6
  4030b0:	mov	x2, x20
  4030b4:	mov	x3, x19
  4030b8:	bl	4019c0 <err@plt>
  4030bc:	stp	x29, x30, [sp, #-32]!
  4030c0:	stp	x20, x19, [sp, #16]
  4030c4:	mov	x29, sp
  4030c8:	mov	x20, x1
  4030cc:	mov	x19, x0
  4030d0:	bl	403174 <ferror@plt+0x1794>
  4030d4:	cmp	x0, w0, sxtw
  4030d8:	b.ne	4030e8 <ferror@plt+0x1708>  // b.any
  4030dc:	ldp	x20, x19, [sp, #16]
  4030e0:	ldp	x29, x30, [sp], #32
  4030e4:	ret
  4030e8:	bl	401980 <__errno_location@plt>
  4030ec:	mov	w8, #0x22                  	// #34
  4030f0:	str	w8, [x0]
  4030f4:	adrp	x8, 416000 <ferror@plt+0x14620>
  4030f8:	ldr	w0, [x8, #1024]
  4030fc:	adrp	x1, 405000 <ferror@plt+0x3620>
  403100:	add	x1, x1, #0x3c6
  403104:	mov	x2, x20
  403108:	mov	x3, x19
  40310c:	bl	4019c0 <err@plt>
  403110:	mov	w2, #0xa                   	// #10
  403114:	b	403118 <ferror@plt+0x1738>
  403118:	stp	x29, x30, [sp, #-32]!
  40311c:	stp	x20, x19, [sp, #16]
  403120:	mov	x29, sp
  403124:	mov	x20, x1
  403128:	mov	x19, x0
  40312c:	bl	403230 <ferror@plt+0x1850>
  403130:	cmp	w0, #0x10, lsl #12
  403134:	b.cs	403144 <ferror@plt+0x1764>  // b.hs, b.nlast
  403138:	ldp	x20, x19, [sp, #16]
  40313c:	ldp	x29, x30, [sp], #32
  403140:	ret
  403144:	bl	401980 <__errno_location@plt>
  403148:	mov	w8, #0x22                  	// #34
  40314c:	str	w8, [x0]
  403150:	adrp	x8, 416000 <ferror@plt+0x14620>
  403154:	ldr	w0, [x8, #1024]
  403158:	adrp	x1, 405000 <ferror@plt+0x3620>
  40315c:	add	x1, x1, #0x3c6
  403160:	mov	x2, x20
  403164:	mov	x3, x19
  403168:	bl	4019c0 <err@plt>
  40316c:	mov	w2, #0x10                  	// #16
  403170:	b	403118 <ferror@plt+0x1738>
  403174:	stp	x29, x30, [sp, #-48]!
  403178:	mov	x29, sp
  40317c:	str	x21, [sp, #16]
  403180:	stp	x20, x19, [sp, #32]
  403184:	mov	x20, x1
  403188:	mov	x19, x0
  40318c:	str	xzr, [x29, #24]
  403190:	bl	401980 <__errno_location@plt>
  403194:	str	wzr, [x0]
  403198:	cbz	x19, 4031e8 <ferror@plt+0x1808>
  40319c:	ldrb	w8, [x19]
  4031a0:	cbz	w8, 4031e8 <ferror@plt+0x1808>
  4031a4:	mov	x21, x0
  4031a8:	add	x1, x29, #0x18
  4031ac:	mov	w2, #0xa                   	// #10
  4031b0:	mov	x0, x19
  4031b4:	bl	401690 <strtoimax@plt>
  4031b8:	ldr	w8, [x21]
  4031bc:	cbnz	w8, 403204 <ferror@plt+0x1824>
  4031c0:	ldr	x8, [x29, #24]
  4031c4:	cmp	x8, x19
  4031c8:	b.eq	4031e8 <ferror@plt+0x1808>  // b.none
  4031cc:	cbz	x8, 4031d8 <ferror@plt+0x17f8>
  4031d0:	ldrb	w8, [x8]
  4031d4:	cbnz	w8, 4031e8 <ferror@plt+0x1808>
  4031d8:	ldp	x20, x19, [sp, #32]
  4031dc:	ldr	x21, [sp, #16]
  4031e0:	ldp	x29, x30, [sp], #48
  4031e4:	ret
  4031e8:	adrp	x8, 416000 <ferror@plt+0x14620>
  4031ec:	ldr	w0, [x8, #1024]
  4031f0:	adrp	x1, 405000 <ferror@plt+0x3620>
  4031f4:	add	x1, x1, #0x3c6
  4031f8:	mov	x2, x20
  4031fc:	mov	x3, x19
  403200:	bl	401940 <errx@plt>
  403204:	adrp	x9, 416000 <ferror@plt+0x14620>
  403208:	ldr	w0, [x9, #1024]
  40320c:	cmp	w8, #0x22
  403210:	b.ne	4031f0 <ferror@plt+0x1810>  // b.any
  403214:	adrp	x1, 405000 <ferror@plt+0x3620>
  403218:	add	x1, x1, #0x3c6
  40321c:	mov	x2, x20
  403220:	mov	x3, x19
  403224:	bl	4019c0 <err@plt>
  403228:	mov	w2, #0xa                   	// #10
  40322c:	b	403230 <ferror@plt+0x1850>
  403230:	stp	x29, x30, [sp, #-32]!
  403234:	stp	x20, x19, [sp, #16]
  403238:	mov	x29, sp
  40323c:	mov	x20, x1
  403240:	mov	x19, x0
  403244:	bl	403294 <ferror@plt+0x18b4>
  403248:	lsr	x8, x0, #32
  40324c:	cbnz	x8, 40325c <ferror@plt+0x187c>
  403250:	ldp	x20, x19, [sp, #16]
  403254:	ldp	x29, x30, [sp], #32
  403258:	ret
  40325c:	bl	401980 <__errno_location@plt>
  403260:	mov	w8, #0x22                  	// #34
  403264:	str	w8, [x0]
  403268:	adrp	x8, 416000 <ferror@plt+0x14620>
  40326c:	ldr	w0, [x8, #1024]
  403270:	adrp	x1, 405000 <ferror@plt+0x3620>
  403274:	add	x1, x1, #0x3c6
  403278:	mov	x2, x20
  40327c:	mov	x3, x19
  403280:	bl	4019c0 <err@plt>
  403284:	mov	w2, #0x10                  	// #16
  403288:	b	403230 <ferror@plt+0x1850>
  40328c:	mov	w2, #0xa                   	// #10
  403290:	b	403294 <ferror@plt+0x18b4>
  403294:	sub	sp, sp, #0x40
  403298:	stp	x29, x30, [sp, #16]
  40329c:	stp	x22, x21, [sp, #32]
  4032a0:	stp	x20, x19, [sp, #48]
  4032a4:	add	x29, sp, #0x10
  4032a8:	mov	w21, w2
  4032ac:	mov	x20, x1
  4032b0:	mov	x19, x0
  4032b4:	str	xzr, [sp, #8]
  4032b8:	bl	401980 <__errno_location@plt>
  4032bc:	str	wzr, [x0]
  4032c0:	cbz	x19, 403314 <ferror@plt+0x1934>
  4032c4:	ldrb	w8, [x19]
  4032c8:	cbz	w8, 403314 <ferror@plt+0x1934>
  4032cc:	mov	x22, x0
  4032d0:	add	x1, sp, #0x8
  4032d4:	mov	x0, x19
  4032d8:	mov	w2, w21
  4032dc:	bl	4017f0 <strtoumax@plt>
  4032e0:	ldr	w8, [x22]
  4032e4:	cbnz	w8, 403330 <ferror@plt+0x1950>
  4032e8:	ldr	x8, [sp, #8]
  4032ec:	cmp	x8, x19
  4032f0:	b.eq	403314 <ferror@plt+0x1934>  // b.none
  4032f4:	cbz	x8, 403300 <ferror@plt+0x1920>
  4032f8:	ldrb	w8, [x8]
  4032fc:	cbnz	w8, 403314 <ferror@plt+0x1934>
  403300:	ldp	x20, x19, [sp, #48]
  403304:	ldp	x22, x21, [sp, #32]
  403308:	ldp	x29, x30, [sp, #16]
  40330c:	add	sp, sp, #0x40
  403310:	ret
  403314:	adrp	x8, 416000 <ferror@plt+0x14620>
  403318:	ldr	w0, [x8, #1024]
  40331c:	adrp	x1, 405000 <ferror@plt+0x3620>
  403320:	add	x1, x1, #0x3c6
  403324:	mov	x2, x20
  403328:	mov	x3, x19
  40332c:	bl	401940 <errx@plt>
  403330:	adrp	x9, 416000 <ferror@plt+0x14620>
  403334:	ldr	w0, [x9, #1024]
  403338:	cmp	w8, #0x22
  40333c:	b.ne	40331c <ferror@plt+0x193c>  // b.any
  403340:	adrp	x1, 405000 <ferror@plt+0x3620>
  403344:	add	x1, x1, #0x3c6
  403348:	mov	x2, x20
  40334c:	mov	x3, x19
  403350:	bl	4019c0 <err@plt>
  403354:	mov	w2, #0x10                  	// #16
  403358:	b	403294 <ferror@plt+0x18b4>
  40335c:	stp	x29, x30, [sp, #-48]!
  403360:	mov	x29, sp
  403364:	str	x21, [sp, #16]
  403368:	stp	x20, x19, [sp, #32]
  40336c:	mov	x20, x1
  403370:	mov	x19, x0
  403374:	str	xzr, [x29, #24]
  403378:	bl	401980 <__errno_location@plt>
  40337c:	str	wzr, [x0]
  403380:	cbz	x19, 4033cc <ferror@plt+0x19ec>
  403384:	ldrb	w8, [x19]
  403388:	cbz	w8, 4033cc <ferror@plt+0x19ec>
  40338c:	mov	x21, x0
  403390:	add	x1, x29, #0x18
  403394:	mov	x0, x19
  403398:	bl	4016a0 <strtod@plt>
  40339c:	ldr	w8, [x21]
  4033a0:	cbnz	w8, 4033e8 <ferror@plt+0x1a08>
  4033a4:	ldr	x8, [x29, #24]
  4033a8:	cmp	x8, x19
  4033ac:	b.eq	4033cc <ferror@plt+0x19ec>  // b.none
  4033b0:	cbz	x8, 4033bc <ferror@plt+0x19dc>
  4033b4:	ldrb	w8, [x8]
  4033b8:	cbnz	w8, 4033cc <ferror@plt+0x19ec>
  4033bc:	ldp	x20, x19, [sp, #32]
  4033c0:	ldr	x21, [sp, #16]
  4033c4:	ldp	x29, x30, [sp], #48
  4033c8:	ret
  4033cc:	adrp	x8, 416000 <ferror@plt+0x14620>
  4033d0:	ldr	w0, [x8, #1024]
  4033d4:	adrp	x1, 405000 <ferror@plt+0x3620>
  4033d8:	add	x1, x1, #0x3c6
  4033dc:	mov	x2, x20
  4033e0:	mov	x3, x19
  4033e4:	bl	401940 <errx@plt>
  4033e8:	adrp	x9, 416000 <ferror@plt+0x14620>
  4033ec:	ldr	w0, [x9, #1024]
  4033f0:	cmp	w8, #0x22
  4033f4:	b.ne	4033d4 <ferror@plt+0x19f4>  // b.any
  4033f8:	adrp	x1, 405000 <ferror@plt+0x3620>
  4033fc:	add	x1, x1, #0x3c6
  403400:	mov	x2, x20
  403404:	mov	x3, x19
  403408:	bl	4019c0 <err@plt>
  40340c:	stp	x29, x30, [sp, #-48]!
  403410:	mov	x29, sp
  403414:	str	x21, [sp, #16]
  403418:	stp	x20, x19, [sp, #32]
  40341c:	mov	x20, x1
  403420:	mov	x19, x0
  403424:	str	xzr, [x29, #24]
  403428:	bl	401980 <__errno_location@plt>
  40342c:	str	wzr, [x0]
  403430:	cbz	x19, 403480 <ferror@plt+0x1aa0>
  403434:	ldrb	w8, [x19]
  403438:	cbz	w8, 403480 <ferror@plt+0x1aa0>
  40343c:	mov	x21, x0
  403440:	add	x1, x29, #0x18
  403444:	mov	w2, #0xa                   	// #10
  403448:	mov	x0, x19
  40344c:	bl	401870 <strtol@plt>
  403450:	ldr	w8, [x21]
  403454:	cbnz	w8, 40349c <ferror@plt+0x1abc>
  403458:	ldr	x8, [x29, #24]
  40345c:	cmp	x8, x19
  403460:	b.eq	403480 <ferror@plt+0x1aa0>  // b.none
  403464:	cbz	x8, 403470 <ferror@plt+0x1a90>
  403468:	ldrb	w8, [x8]
  40346c:	cbnz	w8, 403480 <ferror@plt+0x1aa0>
  403470:	ldp	x20, x19, [sp, #32]
  403474:	ldr	x21, [sp, #16]
  403478:	ldp	x29, x30, [sp], #48
  40347c:	ret
  403480:	adrp	x8, 416000 <ferror@plt+0x14620>
  403484:	ldr	w0, [x8, #1024]
  403488:	adrp	x1, 405000 <ferror@plt+0x3620>
  40348c:	add	x1, x1, #0x3c6
  403490:	mov	x2, x20
  403494:	mov	x3, x19
  403498:	bl	401940 <errx@plt>
  40349c:	adrp	x9, 416000 <ferror@plt+0x14620>
  4034a0:	ldr	w0, [x9, #1024]
  4034a4:	cmp	w8, #0x22
  4034a8:	b.ne	403488 <ferror@plt+0x1aa8>  // b.any
  4034ac:	adrp	x1, 405000 <ferror@plt+0x3620>
  4034b0:	add	x1, x1, #0x3c6
  4034b4:	mov	x2, x20
  4034b8:	mov	x3, x19
  4034bc:	bl	4019c0 <err@plt>
  4034c0:	stp	x29, x30, [sp, #-48]!
  4034c4:	mov	x29, sp
  4034c8:	str	x21, [sp, #16]
  4034cc:	stp	x20, x19, [sp, #32]
  4034d0:	mov	x20, x1
  4034d4:	mov	x19, x0
  4034d8:	str	xzr, [x29, #24]
  4034dc:	bl	401980 <__errno_location@plt>
  4034e0:	str	wzr, [x0]
  4034e4:	cbz	x19, 403534 <ferror@plt+0x1b54>
  4034e8:	ldrb	w8, [x19]
  4034ec:	cbz	w8, 403534 <ferror@plt+0x1b54>
  4034f0:	mov	x21, x0
  4034f4:	add	x1, x29, #0x18
  4034f8:	mov	w2, #0xa                   	// #10
  4034fc:	mov	x0, x19
  403500:	bl	401630 <strtoul@plt>
  403504:	ldr	w8, [x21]
  403508:	cbnz	w8, 403550 <ferror@plt+0x1b70>
  40350c:	ldr	x8, [x29, #24]
  403510:	cmp	x8, x19
  403514:	b.eq	403534 <ferror@plt+0x1b54>  // b.none
  403518:	cbz	x8, 403524 <ferror@plt+0x1b44>
  40351c:	ldrb	w8, [x8]
  403520:	cbnz	w8, 403534 <ferror@plt+0x1b54>
  403524:	ldp	x20, x19, [sp, #32]
  403528:	ldr	x21, [sp, #16]
  40352c:	ldp	x29, x30, [sp], #48
  403530:	ret
  403534:	adrp	x8, 416000 <ferror@plt+0x14620>
  403538:	ldr	w0, [x8, #1024]
  40353c:	adrp	x1, 405000 <ferror@plt+0x3620>
  403540:	add	x1, x1, #0x3c6
  403544:	mov	x2, x20
  403548:	mov	x3, x19
  40354c:	bl	401940 <errx@plt>
  403550:	adrp	x9, 416000 <ferror@plt+0x14620>
  403554:	ldr	w0, [x9, #1024]
  403558:	cmp	w8, #0x22
  40355c:	b.ne	40353c <ferror@plt+0x1b5c>  // b.any
  403560:	adrp	x1, 405000 <ferror@plt+0x3620>
  403564:	add	x1, x1, #0x3c6
  403568:	mov	x2, x20
  40356c:	mov	x3, x19
  403570:	bl	4019c0 <err@plt>
  403574:	sub	sp, sp, #0x30
  403578:	stp	x20, x19, [sp, #32]
  40357c:	mov	x20, x1
  403580:	add	x1, sp, #0x8
  403584:	mov	x2, xzr
  403588:	stp	x29, x30, [sp, #16]
  40358c:	add	x29, sp, #0x10
  403590:	mov	x19, x0
  403594:	bl	402a60 <ferror@plt+0x1080>
  403598:	cbnz	w0, 4035b0 <ferror@plt+0x1bd0>
  40359c:	ldr	x0, [sp, #8]
  4035a0:	ldp	x20, x19, [sp, #32]
  4035a4:	ldp	x29, x30, [sp, #16]
  4035a8:	add	sp, sp, #0x30
  4035ac:	ret
  4035b0:	bl	401980 <__errno_location@plt>
  4035b4:	adrp	x9, 416000 <ferror@plt+0x14620>
  4035b8:	ldr	w8, [x0]
  4035bc:	ldr	w0, [x9, #1024]
  4035c0:	adrp	x1, 405000 <ferror@plt+0x3620>
  4035c4:	add	x1, x1, #0x3c6
  4035c8:	mov	x2, x20
  4035cc:	mov	x3, x19
  4035d0:	cbnz	w8, 4035d8 <ferror@plt+0x1bf8>
  4035d4:	bl	401940 <errx@plt>
  4035d8:	bl	4019c0 <err@plt>
  4035dc:	stp	x29, x30, [sp, #-32]!
  4035e0:	str	x19, [sp, #16]
  4035e4:	mov	x19, x1
  4035e8:	mov	x1, x2
  4035ec:	mov	x29, sp
  4035f0:	bl	40335c <ferror@plt+0x197c>
  4035f4:	adrp	x8, 405000 <ferror@plt+0x3620>
  4035f8:	ldr	d1, [x8, #928]
  4035fc:	fcvtzs	x8, d0
  403600:	scvtf	d2, x8
  403604:	fsub	d0, d0, d2
  403608:	fmul	d0, d0, d1
  40360c:	fcvtzs	x9, d0
  403610:	stp	x8, x9, [x19]
  403614:	ldr	x19, [sp, #16]
  403618:	ldp	x29, x30, [sp], #32
  40361c:	ret
  403620:	and	w8, w0, #0xf000
  403624:	sub	w8, w8, #0x1, lsl #12
  403628:	lsr	w9, w8, #12
  40362c:	cmp	w9, #0xb
  403630:	mov	w8, wzr
  403634:	b.hi	403688 <ferror@plt+0x1ca8>  // b.pmore
  403638:	adrp	x10, 405000 <ferror@plt+0x3620>
  40363c:	add	x10, x10, #0x3a8
  403640:	adr	x11, 403654 <ferror@plt+0x1c74>
  403644:	ldrb	w12, [x10, x9]
  403648:	add	x11, x11, x12, lsl #2
  40364c:	mov	w9, #0x64                  	// #100
  403650:	br	x11
  403654:	mov	w9, #0x70                  	// #112
  403658:	b	403680 <ferror@plt+0x1ca0>
  40365c:	mov	w9, #0x63                  	// #99
  403660:	b	403680 <ferror@plt+0x1ca0>
  403664:	mov	w9, #0x62                  	// #98
  403668:	b	403680 <ferror@plt+0x1ca0>
  40366c:	mov	w9, #0x6c                  	// #108
  403670:	b	403680 <ferror@plt+0x1ca0>
  403674:	mov	w9, #0x73                  	// #115
  403678:	b	403680 <ferror@plt+0x1ca0>
  40367c:	mov	w9, #0x2d                  	// #45
  403680:	mov	w8, #0x1                   	// #1
  403684:	strb	w9, [x1]
  403688:	tst	w0, #0x100
  40368c:	mov	w9, #0x72                  	// #114
  403690:	mov	w10, #0x2d                  	// #45
  403694:	add	x11, x1, x8
  403698:	mov	w12, #0x77                  	// #119
  40369c:	csel	w17, w10, w9, eq  // eq = none
  4036a0:	tst	w0, #0x80
  4036a4:	mov	w14, #0x53                  	// #83
  4036a8:	mov	w15, #0x73                  	// #115
  4036ac:	mov	w16, #0x78                  	// #120
  4036b0:	strb	w17, [x11]
  4036b4:	csel	w17, w10, w12, eq  // eq = none
  4036b8:	tst	w0, #0x40
  4036bc:	orr	x13, x8, #0x2
  4036c0:	strb	w17, [x11, #1]
  4036c4:	csel	w11, w15, w14, ne  // ne = any
  4036c8:	csel	w17, w16, w10, ne  // ne = any
  4036cc:	tst	w0, #0x800
  4036d0:	csel	w11, w17, w11, eq  // eq = none
  4036d4:	add	x13, x13, x1
  4036d8:	tst	w0, #0x20
  4036dc:	strb	w11, [x13]
  4036e0:	csel	w11, w10, w9, eq  // eq = none
  4036e4:	tst	w0, #0x10
  4036e8:	strb	w11, [x13, #1]
  4036ec:	csel	w11, w10, w12, eq  // eq = none
  4036f0:	tst	w0, #0x8
  4036f4:	csel	w14, w15, w14, ne  // ne = any
  4036f8:	csel	w15, w16, w10, ne  // ne = any
  4036fc:	tst	w0, #0x400
  403700:	orr	x8, x8, #0x6
  403704:	csel	w14, w15, w14, eq  // eq = none
  403708:	tst	w0, #0x4
  40370c:	add	x8, x8, x1
  403710:	csel	w9, w10, w9, eq  // eq = none
  403714:	tst	w0, #0x2
  403718:	mov	w17, #0x54                  	// #84
  40371c:	strb	w11, [x13, #2]
  403720:	mov	w11, #0x74                  	// #116
  403724:	strb	w14, [x13, #3]
  403728:	strb	w9, [x8]
  40372c:	csel	w9, w10, w12, eq  // eq = none
  403730:	tst	w0, #0x1
  403734:	strb	w9, [x8, #1]
  403738:	csel	w9, w11, w17, ne  // ne = any
  40373c:	csel	w10, w16, w10, ne  // ne = any
  403740:	tst	w0, #0x200
  403744:	csel	w9, w10, w9, eq  // eq = none
  403748:	mov	x0, x1
  40374c:	strb	w9, [x8, #2]
  403750:	strb	wzr, [x8, #3]
  403754:	ret
  403758:	sub	sp, sp, #0x50
  40375c:	add	x8, sp, #0x8
  403760:	stp	x29, x30, [sp, #48]
  403764:	stp	x20, x19, [sp, #64]
  403768:	add	x29, sp, #0x30
  40376c:	tbz	w0, #1, 40377c <ferror@plt+0x1d9c>
  403770:	orr	x8, x8, #0x1
  403774:	mov	w9, #0x20                  	// #32
  403778:	strb	w9, [sp, #8]
  40377c:	mov	x9, xzr
  403780:	add	x10, x9, #0xa
  403784:	lsr	x11, x1, x10
  403788:	cbz	x11, 4037a0 <ferror@plt+0x1dc0>
  40378c:	cmp	x10, #0x33
  403790:	mov	x9, x10
  403794:	b.cc	403780 <ferror@plt+0x1da0>  // b.lo, b.ul, b.last
  403798:	mov	w9, #0x3c                  	// #60
  40379c:	b	4037a4 <ferror@plt+0x1dc4>
  4037a0:	cbz	w9, 403858 <ferror@plt+0x1e78>
  4037a4:	mov	w10, #0x6667                	// #26215
  4037a8:	movk	w10, #0x6666, lsl #16
  4037ac:	smull	x10, w9, w10
  4037b0:	adrp	x11, 405000 <ferror@plt+0x3620>
  4037b4:	lsr	x12, x10, #63
  4037b8:	asr	x10, x10, #34
  4037bc:	add	x11, x11, #0x3cf
  4037c0:	add	w10, w10, w12
  4037c4:	ldrb	w12, [x11, w10, sxtw]
  4037c8:	mov	x10, #0xffffffffffffffff    	// #-1
  4037cc:	lsl	x10, x10, x9
  4037d0:	mov	x11, x8
  4037d4:	lsr	x19, x1, x9
  4037d8:	bic	x10, x1, x10
  4037dc:	strb	w12, [x11], #1
  4037e0:	tbz	w0, #0, 4037fc <ferror@plt+0x1e1c>
  4037e4:	add	w12, w9, #0x9
  4037e8:	cmp	w12, #0x13
  4037ec:	b.cc	4037fc <ferror@plt+0x1e1c>  // b.lo, b.ul, b.last
  4037f0:	mov	w11, #0x4269                	// #17001
  4037f4:	sturh	w11, [x8, #1]
  4037f8:	add	x11, x8, #0x3
  4037fc:	strb	wzr, [x11]
  403800:	cbz	x10, 4038d0 <ferror@plt+0x1ef0>
  403804:	sub	w8, w9, #0xa
  403808:	lsr	x8, x10, x8
  40380c:	tbnz	w0, #2, 403824 <ferror@plt+0x1e44>
  403810:	sub	x9, x8, #0x3b6
  403814:	cmp	x9, #0x64
  403818:	b.cs	403868 <ferror@plt+0x1e88>  // b.hs, b.nlast
  40381c:	add	w19, w19, #0x1
  403820:	b	4038d0 <ferror@plt+0x1ef0>
  403824:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  403828:	add	x8, x8, #0x5
  40382c:	movk	x9, #0xcccd
  403830:	umulh	x10, x8, x9
  403834:	lsr	x20, x10, #3
  403838:	mul	x9, x20, x9
  40383c:	mov	x10, #0x9999999999999999    	// #-7378697629483820647
  403840:	ror	x9, x9, #1
  403844:	movk	x10, #0x1999, lsl #48
  403848:	cmp	x9, x10
  40384c:	b.ls	40386c <ferror@plt+0x1e8c>  // b.plast
  403850:	cbnz	x20, 40388c <ferror@plt+0x1eac>
  403854:	b	4038d0 <ferror@plt+0x1ef0>
  403858:	mov	w9, #0x42                  	// #66
  40385c:	strh	w9, [x8]
  403860:	mov	w19, w1
  403864:	b	4038d0 <ferror@plt+0x1ef0>
  403868:	add	x8, x8, #0x32
  40386c:	mov	x9, #0xf5c3                	// #62915
  403870:	movk	x9, #0x5c28, lsl #16
  403874:	movk	x9, #0xc28f, lsl #32
  403878:	lsr	x8, x8, #2
  40387c:	movk	x9, #0x28f5, lsl #48
  403880:	umulh	x8, x8, x9
  403884:	lsr	x20, x8, #2
  403888:	cbz	x20, 4038d0 <ferror@plt+0x1ef0>
  40388c:	bl	401700 <localeconv@plt>
  403890:	cbz	x0, 4038a4 <ferror@plt+0x1ec4>
  403894:	ldr	x4, [x0]
  403898:	cbz	x4, 4038a4 <ferror@plt+0x1ec4>
  40389c:	ldrb	w8, [x4]
  4038a0:	cbnz	w8, 4038ac <ferror@plt+0x1ecc>
  4038a4:	adrp	x4, 405000 <ferror@plt+0x3620>
  4038a8:	add	x4, x4, #0x3d7
  4038ac:	adrp	x2, 405000 <ferror@plt+0x3620>
  4038b0:	add	x2, x2, #0x3d9
  4038b4:	add	x0, sp, #0x10
  4038b8:	add	x6, sp, #0x8
  4038bc:	mov	w1, #0x20                  	// #32
  4038c0:	mov	w3, w19
  4038c4:	mov	x5, x20
  4038c8:	bl	4016f0 <snprintf@plt>
  4038cc:	b	4038ec <ferror@plt+0x1f0c>
  4038d0:	adrp	x2, 405000 <ferror@plt+0x3620>
  4038d4:	add	x2, x2, #0x3e3
  4038d8:	add	x0, sp, #0x10
  4038dc:	add	x4, sp, #0x8
  4038e0:	mov	w1, #0x20                  	// #32
  4038e4:	mov	w3, w19
  4038e8:	bl	4016f0 <snprintf@plt>
  4038ec:	add	x0, sp, #0x10
  4038f0:	bl	4017a0 <strdup@plt>
  4038f4:	ldp	x20, x19, [sp, #64]
  4038f8:	ldp	x29, x30, [sp, #48]
  4038fc:	add	sp, sp, #0x50
  403900:	ret
  403904:	stp	x29, x30, [sp, #-64]!
  403908:	stp	x24, x23, [sp, #16]
  40390c:	stp	x22, x21, [sp, #32]
  403910:	stp	x20, x19, [sp, #48]
  403914:	mov	x29, sp
  403918:	cbz	x0, 4039cc <ferror@plt+0x1fec>
  40391c:	mov	x19, x3
  403920:	mov	x9, x0
  403924:	mov	w0, #0xffffffff            	// #-1
  403928:	cbz	x3, 4039d0 <ferror@plt+0x1ff0>
  40392c:	mov	x20, x2
  403930:	cbz	x2, 4039d0 <ferror@plt+0x1ff0>
  403934:	mov	x21, x1
  403938:	cbz	x1, 4039d0 <ferror@plt+0x1ff0>
  40393c:	ldrb	w10, [x9]
  403940:	cbz	w10, 4039d0 <ferror@plt+0x1ff0>
  403944:	mov	x23, xzr
  403948:	mov	x8, xzr
  40394c:	add	x22, x9, #0x1
  403950:	cmp	x23, x20
  403954:	b.cs	4039e4 <ferror@plt+0x2004>  // b.hs, b.nlast
  403958:	and	w11, w10, #0xff
  40395c:	ldrb	w10, [x22]
  403960:	sub	x9, x22, #0x1
  403964:	cmp	x8, #0x0
  403968:	csel	x8, x9, x8, eq  // eq = none
  40396c:	cmp	w11, #0x2c
  403970:	csel	x9, x9, xzr, eq  // eq = none
  403974:	cmp	w10, #0x0
  403978:	csel	x24, x22, x9, eq  // eq = none
  40397c:	cbz	x8, 4039b8 <ferror@plt+0x1fd8>
  403980:	cbz	x24, 4039b8 <ferror@plt+0x1fd8>
  403984:	subs	x1, x24, x8
  403988:	b.ls	4039cc <ferror@plt+0x1fec>  // b.plast
  40398c:	mov	x0, x8
  403990:	blr	x19
  403994:	cmn	w0, #0x1
  403998:	b.eq	4039cc <ferror@plt+0x1fec>  // b.none
  40399c:	str	w0, [x21, x23, lsl #2]
  4039a0:	ldrb	w8, [x24]
  4039a4:	add	x0, x23, #0x1
  4039a8:	cbz	w8, 4039d0 <ferror@plt+0x1ff0>
  4039ac:	ldrb	w10, [x22]
  4039b0:	mov	x8, xzr
  4039b4:	b	4039bc <ferror@plt+0x1fdc>
  4039b8:	mov	x0, x23
  4039bc:	add	x22, x22, #0x1
  4039c0:	mov	x23, x0
  4039c4:	cbnz	w10, 403950 <ferror@plt+0x1f70>
  4039c8:	b	4039d0 <ferror@plt+0x1ff0>
  4039cc:	mov	w0, #0xffffffff            	// #-1
  4039d0:	ldp	x20, x19, [sp, #48]
  4039d4:	ldp	x22, x21, [sp, #32]
  4039d8:	ldp	x24, x23, [sp, #16]
  4039dc:	ldp	x29, x30, [sp], #64
  4039e0:	ret
  4039e4:	mov	w0, #0xfffffffe            	// #-2
  4039e8:	b	4039d0 <ferror@plt+0x1ff0>
  4039ec:	stp	x29, x30, [sp, #-32]!
  4039f0:	str	x19, [sp, #16]
  4039f4:	mov	x29, sp
  4039f8:	cbz	x0, 403a1c <ferror@plt+0x203c>
  4039fc:	mov	x19, x3
  403a00:	mov	w8, #0xffffffff            	// #-1
  403a04:	cbz	x3, 403a20 <ferror@plt+0x2040>
  403a08:	ldrb	w9, [x0]
  403a0c:	cbz	w9, 403a20 <ferror@plt+0x2040>
  403a10:	ldr	x8, [x19]
  403a14:	cmp	x8, x2
  403a18:	b.ls	403a30 <ferror@plt+0x2050>  // b.plast
  403a1c:	mov	w8, #0xffffffff            	// #-1
  403a20:	ldr	x19, [sp, #16]
  403a24:	mov	w0, w8
  403a28:	ldp	x29, x30, [sp], #32
  403a2c:	ret
  403a30:	cmp	w9, #0x2b
  403a34:	b.ne	403a40 <ferror@plt+0x2060>  // b.any
  403a38:	add	x0, x0, #0x1
  403a3c:	b	403a48 <ferror@plt+0x2068>
  403a40:	mov	x8, xzr
  403a44:	str	xzr, [x19]
  403a48:	add	x1, x1, x8, lsl #2
  403a4c:	sub	x2, x2, x8
  403a50:	mov	x3, x4
  403a54:	bl	403904 <ferror@plt+0x1f24>
  403a58:	mov	w8, w0
  403a5c:	cmp	w0, #0x1
  403a60:	b.lt	403a20 <ferror@plt+0x2040>  // b.tstop
  403a64:	ldr	x9, [x19]
  403a68:	add	x9, x9, w8, uxtw
  403a6c:	str	x9, [x19]
  403a70:	b	403a20 <ferror@plt+0x2040>
  403a74:	stp	x29, x30, [sp, #-64]!
  403a78:	mov	x8, x0
  403a7c:	mov	w0, #0xffffffea            	// #-22
  403a80:	str	x23, [sp, #16]
  403a84:	stp	x22, x21, [sp, #32]
  403a88:	stp	x20, x19, [sp, #48]
  403a8c:	mov	x29, sp
  403a90:	cbz	x1, 403b30 <ferror@plt+0x2150>
  403a94:	cbz	x8, 403b30 <ferror@plt+0x2150>
  403a98:	mov	x19, x2
  403a9c:	cbz	x2, 403b30 <ferror@plt+0x2150>
  403aa0:	ldrb	w9, [x8]
  403aa4:	cbz	w9, 403b2c <ferror@plt+0x214c>
  403aa8:	mov	x20, x1
  403aac:	mov	x0, xzr
  403ab0:	add	x21, x8, #0x1
  403ab4:	mov	w22, #0x1                   	// #1
  403ab8:	mov	x8, x21
  403abc:	ldrb	w10, [x8], #-1
  403ac0:	and	w9, w9, #0xff
  403ac4:	cmp	x0, #0x0
  403ac8:	csel	x0, x8, x0, eq  // eq = none
  403acc:	cmp	w9, #0x2c
  403ad0:	csel	x8, x8, xzr, eq  // eq = none
  403ad4:	cmp	w10, #0x0
  403ad8:	mov	w9, w10
  403adc:	csel	x23, x21, x8, eq  // eq = none
  403ae0:	cbz	x0, 403b24 <ferror@plt+0x2144>
  403ae4:	cbz	x23, 403b24 <ferror@plt+0x2144>
  403ae8:	subs	x1, x23, x0
  403aec:	b.ls	403b44 <ferror@plt+0x2164>  // b.plast
  403af0:	blr	x19
  403af4:	tbnz	w0, #31, 403b30 <ferror@plt+0x2150>
  403af8:	mov	w8, w0
  403afc:	lsr	x8, x8, #3
  403b00:	ldrb	w9, [x20, x8]
  403b04:	and	w10, w0, #0x7
  403b08:	lsl	w10, w22, w10
  403b0c:	orr	w9, w9, w10
  403b10:	strb	w9, [x20, x8]
  403b14:	ldrb	w8, [x23]
  403b18:	cbz	w8, 403b2c <ferror@plt+0x214c>
  403b1c:	ldrb	w9, [x21]
  403b20:	mov	x0, xzr
  403b24:	add	x21, x21, #0x1
  403b28:	cbnz	w9, 403ab8 <ferror@plt+0x20d8>
  403b2c:	mov	w0, wzr
  403b30:	ldp	x20, x19, [sp, #48]
  403b34:	ldp	x22, x21, [sp, #32]
  403b38:	ldr	x23, [sp, #16]
  403b3c:	ldp	x29, x30, [sp], #64
  403b40:	ret
  403b44:	mov	w0, #0xffffffff            	// #-1
  403b48:	b	403b30 <ferror@plt+0x2150>
  403b4c:	stp	x29, x30, [sp, #-48]!
  403b50:	mov	x8, x0
  403b54:	mov	w0, #0xffffffea            	// #-22
  403b58:	stp	x22, x21, [sp, #16]
  403b5c:	stp	x20, x19, [sp, #32]
  403b60:	mov	x29, sp
  403b64:	cbz	x1, 403bf0 <ferror@plt+0x2210>
  403b68:	cbz	x8, 403bf0 <ferror@plt+0x2210>
  403b6c:	mov	x19, x2
  403b70:	cbz	x2, 403bf0 <ferror@plt+0x2210>
  403b74:	ldrb	w9, [x8]
  403b78:	cbz	w9, 403bec <ferror@plt+0x220c>
  403b7c:	mov	x20, x1
  403b80:	mov	x0, xzr
  403b84:	add	x21, x8, #0x1
  403b88:	mov	x8, x21
  403b8c:	ldrb	w10, [x8], #-1
  403b90:	and	w9, w9, #0xff
  403b94:	cmp	x0, #0x0
  403b98:	csel	x0, x8, x0, eq  // eq = none
  403b9c:	cmp	w9, #0x2c
  403ba0:	csel	x8, x8, xzr, eq  // eq = none
  403ba4:	cmp	w10, #0x0
  403ba8:	mov	w9, w10
  403bac:	csel	x22, x21, x8, eq  // eq = none
  403bb0:	cbz	x0, 403be4 <ferror@plt+0x2204>
  403bb4:	cbz	x22, 403be4 <ferror@plt+0x2204>
  403bb8:	subs	x1, x22, x0
  403bbc:	b.ls	403c00 <ferror@plt+0x2220>  // b.plast
  403bc0:	blr	x19
  403bc4:	tbnz	x0, #63, 403bf0 <ferror@plt+0x2210>
  403bc8:	ldr	x8, [x20]
  403bcc:	orr	x8, x8, x0
  403bd0:	str	x8, [x20]
  403bd4:	ldrb	w8, [x22]
  403bd8:	cbz	w8, 403bec <ferror@plt+0x220c>
  403bdc:	ldrb	w9, [x21]
  403be0:	mov	x0, xzr
  403be4:	add	x21, x21, #0x1
  403be8:	cbnz	w9, 403b88 <ferror@plt+0x21a8>
  403bec:	mov	w0, wzr
  403bf0:	ldp	x20, x19, [sp, #32]
  403bf4:	ldp	x22, x21, [sp, #16]
  403bf8:	ldp	x29, x30, [sp], #48
  403bfc:	ret
  403c00:	mov	w0, #0xffffffff            	// #-1
  403c04:	b	403bf0 <ferror@plt+0x2210>
  403c08:	stp	x29, x30, [sp, #-64]!
  403c0c:	mov	x29, sp
  403c10:	str	x23, [sp, #16]
  403c14:	stp	x22, x21, [sp, #32]
  403c18:	stp	x20, x19, [sp, #48]
  403c1c:	str	xzr, [x29, #24]
  403c20:	cbz	x0, 403cf8 <ferror@plt+0x2318>
  403c24:	mov	w21, w3
  403c28:	mov	x19, x2
  403c2c:	mov	x23, x1
  403c30:	mov	x22, x0
  403c34:	str	w3, [x1]
  403c38:	str	w3, [x2]
  403c3c:	bl	401980 <__errno_location@plt>
  403c40:	str	wzr, [x0]
  403c44:	ldrb	w8, [x22]
  403c48:	mov	x20, x0
  403c4c:	cmp	w8, #0x3a
  403c50:	b.ne	403c5c <ferror@plt+0x227c>  // b.any
  403c54:	add	x21, x22, #0x1
  403c58:	b	403cb8 <ferror@plt+0x22d8>
  403c5c:	add	x1, x29, #0x18
  403c60:	mov	w2, #0xa                   	// #10
  403c64:	mov	x0, x22
  403c68:	bl	401870 <strtol@plt>
  403c6c:	str	w0, [x23]
  403c70:	str	w0, [x19]
  403c74:	ldr	x8, [x29, #24]
  403c78:	mov	w0, #0xffffffff            	// #-1
  403c7c:	cmp	x8, x22
  403c80:	b.eq	403cf8 <ferror@plt+0x2318>  // b.none
  403c84:	ldr	w9, [x20]
  403c88:	cbnz	w9, 403cf8 <ferror@plt+0x2318>
  403c8c:	cbz	x8, 403cf8 <ferror@plt+0x2318>
  403c90:	ldrb	w9, [x8]
  403c94:	cmp	w9, #0x2d
  403c98:	b.eq	403cac <ferror@plt+0x22cc>  // b.none
  403c9c:	cmp	w9, #0x3a
  403ca0:	b.ne	403cf4 <ferror@plt+0x2314>  // b.any
  403ca4:	ldrb	w9, [x8, #1]
  403ca8:	cbz	w9, 403d0c <ferror@plt+0x232c>
  403cac:	add	x21, x8, #0x1
  403cb0:	str	xzr, [x29, #24]
  403cb4:	str	wzr, [x20]
  403cb8:	add	x1, x29, #0x18
  403cbc:	mov	w2, #0xa                   	// #10
  403cc0:	mov	x0, x21
  403cc4:	bl	401870 <strtol@plt>
  403cc8:	str	w0, [x19]
  403ccc:	ldr	w8, [x20]
  403cd0:	mov	w0, #0xffffffff            	// #-1
  403cd4:	cbnz	w8, 403cf8 <ferror@plt+0x2318>
  403cd8:	ldr	x8, [x29, #24]
  403cdc:	cbz	x8, 403cf8 <ferror@plt+0x2318>
  403ce0:	cmp	x8, x21
  403ce4:	mov	w0, #0xffffffff            	// #-1
  403ce8:	b.eq	403cf8 <ferror@plt+0x2318>  // b.none
  403cec:	ldrb	w8, [x8]
  403cf0:	cbnz	w8, 403cf8 <ferror@plt+0x2318>
  403cf4:	mov	w0, wzr
  403cf8:	ldp	x20, x19, [sp, #48]
  403cfc:	ldp	x22, x21, [sp, #32]
  403d00:	ldr	x23, [sp, #16]
  403d04:	ldp	x29, x30, [sp], #64
  403d08:	ret
  403d0c:	str	w21, [x19]
  403d10:	b	403cf4 <ferror@plt+0x2314>
  403d14:	sub	sp, sp, #0x40
  403d18:	mov	w8, wzr
  403d1c:	stp	x29, x30, [sp, #16]
  403d20:	str	x21, [sp, #32]
  403d24:	stp	x20, x19, [sp, #48]
  403d28:	add	x29, sp, #0x10
  403d2c:	cbz	x1, 403dcc <ferror@plt+0x23ec>
  403d30:	cbz	x0, 403dcc <ferror@plt+0x23ec>
  403d34:	mov	x20, x1
  403d38:	add	x1, x29, #0x18
  403d3c:	bl	403de4 <ferror@plt+0x2404>
  403d40:	mov	x19, x0
  403d44:	add	x1, sp, #0x8
  403d48:	mov	x0, x20
  403d4c:	bl	403de4 <ferror@plt+0x2404>
  403d50:	ldr	x20, [x29, #24]
  403d54:	ldr	x8, [sp, #8]
  403d58:	mov	x21, x0
  403d5c:	add	x9, x8, x20
  403d60:	cmp	x9, #0x1
  403d64:	b.eq	403d70 <ferror@plt+0x2390>  // b.none
  403d68:	cbnz	x9, 403d90 <ferror@plt+0x23b0>
  403d6c:	b	403dc8 <ferror@plt+0x23e8>
  403d70:	cbz	x19, 403d80 <ferror@plt+0x23a0>
  403d74:	ldrb	w9, [x19]
  403d78:	cmp	w9, #0x2f
  403d7c:	b.eq	403dc8 <ferror@plt+0x23e8>  // b.none
  403d80:	cbz	x21, 403dc0 <ferror@plt+0x23e0>
  403d84:	ldrb	w9, [x21]
  403d88:	cmp	w9, #0x2f
  403d8c:	b.eq	403dc8 <ferror@plt+0x23e8>  // b.none
  403d90:	cbz	x19, 403dc0 <ferror@plt+0x23e0>
  403d94:	cbz	x21, 403dc0 <ferror@plt+0x23e0>
  403d98:	cmp	x20, x8
  403d9c:	b.ne	403dc0 <ferror@plt+0x23e0>  // b.any
  403da0:	mov	x0, x19
  403da4:	mov	x1, x21
  403da8:	mov	x2, x20
  403dac:	bl	401740 <strncmp@plt>
  403db0:	cbnz	w0, 403dc0 <ferror@plt+0x23e0>
  403db4:	add	x0, x19, x20
  403db8:	add	x20, x21, x20
  403dbc:	b	403d38 <ferror@plt+0x2358>
  403dc0:	mov	w8, wzr
  403dc4:	b	403dcc <ferror@plt+0x23ec>
  403dc8:	mov	w8, #0x1                   	// #1
  403dcc:	ldp	x20, x19, [sp, #48]
  403dd0:	ldr	x21, [sp, #32]
  403dd4:	ldp	x29, x30, [sp, #16]
  403dd8:	mov	w0, w8
  403ddc:	add	sp, sp, #0x40
  403de0:	ret
  403de4:	mov	x8, x0
  403de8:	str	xzr, [x1]
  403dec:	mov	x0, x8
  403df0:	cbz	x8, 403e1c <ferror@plt+0x243c>
  403df4:	ldrb	w8, [x0]
  403df8:	cmp	w8, #0x2f
  403dfc:	b.ne	403e14 <ferror@plt+0x2434>  // b.any
  403e00:	mov	x8, x0
  403e04:	ldrb	w9, [x8, #1]!
  403e08:	cmp	w9, #0x2f
  403e0c:	b.eq	403dec <ferror@plt+0x240c>  // b.none
  403e10:	b	403e20 <ferror@plt+0x2440>
  403e14:	cbnz	w8, 403e20 <ferror@plt+0x2440>
  403e18:	mov	x0, xzr
  403e1c:	ret
  403e20:	mov	w8, #0x1                   	// #1
  403e24:	str	x8, [x1]
  403e28:	ldrb	w9, [x0, x8]
  403e2c:	cbz	w9, 403e1c <ferror@plt+0x243c>
  403e30:	cmp	w9, #0x2f
  403e34:	b.eq	403e1c <ferror@plt+0x243c>  // b.none
  403e38:	add	x8, x8, #0x1
  403e3c:	b	403e24 <ferror@plt+0x2444>
  403e40:	stp	x29, x30, [sp, #-64]!
  403e44:	orr	x8, x0, x1
  403e48:	stp	x24, x23, [sp, #16]
  403e4c:	stp	x22, x21, [sp, #32]
  403e50:	stp	x20, x19, [sp, #48]
  403e54:	mov	x29, sp
  403e58:	cbz	x8, 403e8c <ferror@plt+0x24ac>
  403e5c:	mov	x19, x1
  403e60:	mov	x21, x0
  403e64:	mov	x20, x2
  403e68:	cbz	x0, 403ea8 <ferror@plt+0x24c8>
  403e6c:	cbz	x19, 403ec4 <ferror@plt+0x24e4>
  403e70:	mov	x0, x21
  403e74:	bl	401640 <strlen@plt>
  403e78:	mvn	x8, x0
  403e7c:	cmp	x8, x20
  403e80:	b.cs	403ecc <ferror@plt+0x24ec>  // b.hs, b.nlast
  403e84:	mov	x22, xzr
  403e88:	b	403f08 <ferror@plt+0x2528>
  403e8c:	adrp	x0, 404000 <ferror@plt+0x2620>
  403e90:	add	x0, x0, #0x857
  403e94:	ldp	x20, x19, [sp, #48]
  403e98:	ldp	x22, x21, [sp, #32]
  403e9c:	ldp	x24, x23, [sp, #16]
  403ea0:	ldp	x29, x30, [sp], #64
  403ea4:	b	4017a0 <strdup@plt>
  403ea8:	mov	x0, x19
  403eac:	mov	x1, x20
  403eb0:	ldp	x20, x19, [sp, #48]
  403eb4:	ldp	x22, x21, [sp, #32]
  403eb8:	ldp	x24, x23, [sp, #16]
  403ebc:	ldp	x29, x30, [sp], #64
  403ec0:	b	4018b0 <strndup@plt>
  403ec4:	mov	x0, x21
  403ec8:	b	403e94 <ferror@plt+0x24b4>
  403ecc:	add	x24, x0, x20
  403ed0:	mov	x23, x0
  403ed4:	add	x0, x24, #0x1
  403ed8:	bl	401730 <malloc@plt>
  403edc:	mov	x22, x0
  403ee0:	cbz	x0, 403f08 <ferror@plt+0x2528>
  403ee4:	mov	x0, x22
  403ee8:	mov	x1, x21
  403eec:	mov	x2, x23
  403ef0:	bl	401610 <memcpy@plt>
  403ef4:	add	x0, x22, x23
  403ef8:	mov	x1, x19
  403efc:	mov	x2, x20
  403f00:	bl	401610 <memcpy@plt>
  403f04:	strb	wzr, [x22, x24]
  403f08:	mov	x0, x22
  403f0c:	ldp	x20, x19, [sp, #48]
  403f10:	ldp	x22, x21, [sp, #32]
  403f14:	ldp	x24, x23, [sp, #16]
  403f18:	ldp	x29, x30, [sp], #64
  403f1c:	ret
  403f20:	stp	x29, x30, [sp, #-32]!
  403f24:	stp	x20, x19, [sp, #16]
  403f28:	mov	x19, x1
  403f2c:	mov	x20, x0
  403f30:	mov	x29, sp
  403f34:	cbz	x1, 403f48 <ferror@plt+0x2568>
  403f38:	mov	x0, x19
  403f3c:	bl	401640 <strlen@plt>
  403f40:	mov	x2, x0
  403f44:	b	403f4c <ferror@plt+0x256c>
  403f48:	mov	x2, xzr
  403f4c:	mov	x0, x20
  403f50:	mov	x1, x19
  403f54:	ldp	x20, x19, [sp, #16]
  403f58:	ldp	x29, x30, [sp], #32
  403f5c:	b	403e40 <ferror@plt+0x2460>
  403f60:	sub	sp, sp, #0x120
  403f64:	stp	x29, x30, [sp, #256]
  403f68:	add	x29, sp, #0x100
  403f6c:	add	x9, sp, #0x80
  403f70:	mov	x10, sp
  403f74:	mov	x11, #0xffffffffffffffd0    	// #-48
  403f78:	add	x8, x29, #0x20
  403f7c:	movk	x11, #0xff80, lsl #32
  403f80:	add	x9, x9, #0x30
  403f84:	add	x10, x10, #0x80
  403f88:	stp	x8, x9, [x29, #-32]
  403f8c:	stp	x10, x11, [x29, #-16]
  403f90:	stp	q1, q2, [sp, #16]
  403f94:	str	q0, [sp]
  403f98:	ldp	q0, q1, [x29, #-32]
  403f9c:	stp	x28, x19, [sp, #272]
  403fa0:	mov	x19, x0
  403fa4:	stp	x2, x3, [sp, #128]
  403fa8:	sub	x0, x29, #0x28
  403fac:	sub	x2, x29, #0x50
  403fb0:	stp	x4, x5, [sp, #144]
  403fb4:	stp	x6, x7, [sp, #160]
  403fb8:	stp	q3, q4, [sp, #48]
  403fbc:	stp	q5, q6, [sp, #80]
  403fc0:	str	q7, [sp, #112]
  403fc4:	stp	q0, q1, [x29, #-80]
  403fc8:	bl	4018a0 <vasprintf@plt>
  403fcc:	tbnz	w0, #31, 403ff4 <ferror@plt+0x2614>
  403fd0:	ldur	x1, [x29, #-40]
  403fd4:	mov	w2, w0
  403fd8:	mov	x0, x19
  403fdc:	bl	403e40 <ferror@plt+0x2460>
  403fe0:	ldur	x8, [x29, #-40]
  403fe4:	mov	x19, x0
  403fe8:	mov	x0, x8
  403fec:	bl	401880 <free@plt>
  403ff0:	b	403ff8 <ferror@plt+0x2618>
  403ff4:	mov	x19, xzr
  403ff8:	mov	x0, x19
  403ffc:	ldp	x28, x19, [sp, #272]
  404000:	ldp	x29, x30, [sp, #256]
  404004:	add	sp, sp, #0x120
  404008:	ret
  40400c:	stp	x29, x30, [sp, #-80]!
  404010:	stp	x24, x23, [sp, #32]
  404014:	stp	x22, x21, [sp, #48]
  404018:	stp	x20, x19, [sp, #64]
  40401c:	ldr	x19, [x0]
  404020:	str	x25, [sp, #16]
  404024:	mov	x29, sp
  404028:	ldrb	w8, [x19]
  40402c:	cbz	w8, 40412c <ferror@plt+0x274c>
  404030:	mov	x20, x0
  404034:	mov	x22, x1
  404038:	mov	x0, x19
  40403c:	mov	x1, x2
  404040:	mov	w23, w3
  404044:	mov	x21, x2
  404048:	bl	4018c0 <strspn@plt>
  40404c:	add	x19, x19, x0
  404050:	ldrb	w25, [x19]
  404054:	cbz	x25, 404128 <ferror@plt+0x2748>
  404058:	cbz	w23, 4040dc <ferror@plt+0x26fc>
  40405c:	cmp	w25, #0x3f
  404060:	b.hi	4040f8 <ferror@plt+0x2718>  // b.pmore
  404064:	mov	w8, #0x1                   	// #1
  404068:	mov	x9, #0x1                   	// #1
  40406c:	lsl	x8, x8, x25
  404070:	movk	x9, #0x84, lsl #32
  404074:	and	x8, x8, x9
  404078:	cbz	x8, 4040f8 <ferror@plt+0x2718>
  40407c:	add	x23, x19, #0x1
  404080:	add	x1, x29, #0x1c
  404084:	mov	x0, x23
  404088:	strb	w25, [x29, #28]
  40408c:	strb	wzr, [x29, #29]
  404090:	bl	40414c <ferror@plt+0x276c>
  404094:	str	x0, [x22]
  404098:	add	x8, x0, x19
  40409c:	ldrb	w8, [x8, #1]
  4040a0:	cbz	w8, 404128 <ferror@plt+0x2748>
  4040a4:	cmp	w8, w25
  4040a8:	b.ne	404128 <ferror@plt+0x2748>  // b.any
  4040ac:	add	x8, x0, x19
  4040b0:	ldrsb	w1, [x8, #2]
  4040b4:	mov	x24, x0
  4040b8:	cbz	w1, 4040c8 <ferror@plt+0x26e8>
  4040bc:	mov	x0, x21
  4040c0:	bl	4018d0 <strchr@plt>
  4040c4:	cbz	x0, 404128 <ferror@plt+0x2748>
  4040c8:	add	x8, x19, x24
  4040cc:	add	x8, x8, #0x2
  4040d0:	str	x8, [x20]
  4040d4:	mov	x19, x23
  4040d8:	b	404130 <ferror@plt+0x2750>
  4040dc:	mov	x0, x19
  4040e0:	mov	x1, x21
  4040e4:	bl	401950 <strcspn@plt>
  4040e8:	add	x8, x19, x0
  4040ec:	str	x0, [x22]
  4040f0:	str	x8, [x20]
  4040f4:	b	404130 <ferror@plt+0x2750>
  4040f8:	mov	x0, x19
  4040fc:	mov	x1, x21
  404100:	bl	40414c <ferror@plt+0x276c>
  404104:	str	x0, [x22]
  404108:	add	x22, x19, x0
  40410c:	ldrsb	w1, [x22]
  404110:	cbz	w1, 404120 <ferror@plt+0x2740>
  404114:	mov	x0, x21
  404118:	bl	4018d0 <strchr@plt>
  40411c:	cbz	x0, 404128 <ferror@plt+0x2748>
  404120:	str	x22, [x20]
  404124:	b	404130 <ferror@plt+0x2750>
  404128:	str	x19, [x20]
  40412c:	mov	x19, xzr
  404130:	mov	x0, x19
  404134:	ldp	x20, x19, [sp, #64]
  404138:	ldp	x22, x21, [sp, #48]
  40413c:	ldp	x24, x23, [sp, #32]
  404140:	ldr	x25, [sp, #16]
  404144:	ldp	x29, x30, [sp], #80
  404148:	ret
  40414c:	stp	x29, x30, [sp, #-48]!
  404150:	stp	x20, x19, [sp, #32]
  404154:	ldrb	w9, [x0]
  404158:	str	x21, [sp, #16]
  40415c:	mov	x29, sp
  404160:	cbz	w9, 4041bc <ferror@plt+0x27dc>
  404164:	mov	x19, x1
  404168:	mov	x21, xzr
  40416c:	mov	w8, wzr
  404170:	add	x20, x0, #0x1
  404174:	cbz	w8, 40418c <ferror@plt+0x27ac>
  404178:	mov	w8, wzr
  40417c:	ldrb	w9, [x20, x21]
  404180:	add	x21, x21, #0x1
  404184:	cbnz	w9, 404174 <ferror@plt+0x2794>
  404188:	b	4041b8 <ferror@plt+0x27d8>
  40418c:	and	w8, w9, #0xff
  404190:	cmp	w8, #0x5c
  404194:	b.ne	4041a0 <ferror@plt+0x27c0>  // b.any
  404198:	mov	w8, #0x1                   	// #1
  40419c:	b	40417c <ferror@plt+0x279c>
  4041a0:	sxtb	w1, w9
  4041a4:	mov	x0, x19
  4041a8:	bl	4018d0 <strchr@plt>
  4041ac:	cbz	x0, 404178 <ferror@plt+0x2798>
  4041b0:	mov	w8, wzr
  4041b4:	b	4041c4 <ferror@plt+0x27e4>
  4041b8:	b	4041c4 <ferror@plt+0x27e4>
  4041bc:	mov	w8, wzr
  4041c0:	mov	w21, wzr
  4041c4:	sub	w8, w21, w8
  4041c8:	ldp	x20, x19, [sp, #32]
  4041cc:	ldr	x21, [sp, #16]
  4041d0:	sxtw	x0, w8
  4041d4:	ldp	x29, x30, [sp], #48
  4041d8:	ret
  4041dc:	stp	x29, x30, [sp, #-32]!
  4041e0:	str	x19, [sp, #16]
  4041e4:	mov	x19, x0
  4041e8:	mov	x29, sp
  4041ec:	mov	x0, x19
  4041f0:	bl	401770 <fgetc@plt>
  4041f4:	cmp	w0, #0xa
  4041f8:	b.eq	40420c <ferror@plt+0x282c>  // b.none
  4041fc:	cmn	w0, #0x1
  404200:	b.ne	4041ec <ferror@plt+0x280c>  // b.any
  404204:	mov	w0, #0x1                   	// #1
  404208:	b	404210 <ferror@plt+0x2830>
  40420c:	mov	w0, wzr
  404210:	ldr	x19, [sp, #16]
  404214:	ldp	x29, x30, [sp], #32
  404218:	ret
  40421c:	nop
  404220:	stp	x29, x30, [sp, #-64]!
  404224:	mov	x29, sp
  404228:	stp	x19, x20, [sp, #16]
  40422c:	adrp	x20, 415000 <ferror@plt+0x13620>
  404230:	add	x20, x20, #0xde0
  404234:	stp	x21, x22, [sp, #32]
  404238:	adrp	x21, 415000 <ferror@plt+0x13620>
  40423c:	add	x21, x21, #0xdd8
  404240:	sub	x20, x20, x21
  404244:	mov	w22, w0
  404248:	stp	x23, x24, [sp, #48]
  40424c:	mov	x23, x1
  404250:	mov	x24, x2
  404254:	bl	4015d0 <memcpy@plt-0x40>
  404258:	cmp	xzr, x20, asr #3
  40425c:	b.eq	404288 <ferror@plt+0x28a8>  // b.none
  404260:	asr	x20, x20, #3
  404264:	mov	x19, #0x0                   	// #0
  404268:	ldr	x3, [x21, x19, lsl #3]
  40426c:	mov	x2, x24
  404270:	add	x19, x19, #0x1
  404274:	mov	x1, x23
  404278:	mov	w0, w22
  40427c:	blr	x3
  404280:	cmp	x20, x19
  404284:	b.ne	404268 <ferror@plt+0x2888>  // b.any
  404288:	ldp	x19, x20, [sp, #16]
  40428c:	ldp	x21, x22, [sp, #32]
  404290:	ldp	x23, x24, [sp, #48]
  404294:	ldp	x29, x30, [sp], #64
  404298:	ret
  40429c:	nop
  4042a0:	ret
  4042a4:	nop
  4042a8:	adrp	x2, 416000 <ferror@plt+0x14620>
  4042ac:	mov	x1, #0x0                   	// #0
  4042b0:	ldr	x2, [x2, #504]
  4042b4:	b	4016d0 <__cxa_atexit@plt>

Disassembly of section .fini:

00000000004042b8 <.fini>:
  4042b8:	stp	x29, x30, [sp, #-16]!
  4042bc:	mov	x29, sp
  4042c0:	ldp	x29, x30, [sp], #16
  4042c4:	ret
