# SOME DESCRIPTIVE TITLE.
# Copyright (C) 2022, xinetzone
# This file is distributed under the same license as the TVM package.
# FIRST AUTHOR <EMAIL@ADDRESS>, 2022.
#
#, fuzzy
msgid ""
msgstr ""
"Project-Id-Version: TVM \n"
"Report-Msgid-Bugs-To: \n"
"POT-Creation-Date: 2022-01-10 21:32+0800\n"
"PO-Revision-Date: YEAR-MO-DA HO:MI+ZONE\n"
"Last-Translator: FULL NAME <EMAIL@ADDRESS>\n"
"Language-Team: LANGUAGE <LL@li.org>\n"
"MIME-Version: 1.0\n"
"Content-Type: text/plain; charset=utf-8\n"
"Content-Transfer-Encoding: 8bit\n"
"Generated-By: Babel 2.9.1\n"

#: ../../docs/topic/vta/dev/config.rst:19
msgid "VTA Configuration"
msgstr "VTA 配置"

#: ../../docs/topic/vta/dev/config.rst:21
msgid ""
"The VTA stack incorporates both a hardware accelerator stack and a TVM "
"based software stack. VTA incorporates flexibility out of the box: by "
"modifying the ``3rdparty/vta-hw/config/vta_config.json`` high-level "
"configuration file, the user can change the shape of the tensor "
"intrinsic, clock frequency, pipelining, data type width, and on-chip "
"buffer sizes."
msgstr ""
"VTA 堆栈包含硬件加速堆栈和基于 TVM 的软件堆栈。"
"VTA 引入了即用的灵活性：通过修改 ``3rdparty/vta-hw/config/vta_config.json`` "
"高级配置文件，用户可以改变张量固有形状、时钟频率、流水线、数据类型宽度和片上缓冲区大小。"

#: ../../docs/topic/vta/dev/config.rst:29
msgid "Parameters Overview"
msgstr "参数概述"

#: ../../docs/topic/vta/dev/config.rst:31
msgid ""
"We explain the parameters listed in the ``vta_config.json`` file in the "
"table below."
msgstr ""
"下表解释了 ``vta_config.json`` 文件中列出的参数。"

#: ../../docs/topic/vta/dev/config.rst:35
msgid "Attribute"
msgstr "属性"

#: ../../docs/topic/vta/dev/config.rst:35
msgid "Format"
msgstr "格式"

#: ../../docs/topic/vta/dev/config.rst:35
msgid "Description"
msgstr "描述"

#: ../../docs/topic/vta/dev/config.rst:37
msgid "``TARGET``"
msgstr ""

#: ../../docs/topic/vta/dev/config.rst:37
#: ../../docs/topic/vta/dev/config.rst:39
msgid "String"
msgstr "字符串"

#: ../../docs/topic/vta/dev/config.rst:37
msgid "The TVM device target."
msgstr "TVM 设备目标。"

#: ../../docs/topic/vta/dev/config.rst:39
msgid "``HW_VER``"
msgstr ""

#: ../../docs/topic/vta/dev/config.rst:39
msgid "VTA hardware version number."
msgstr "VTA 硬件版本号。"

#: ../../docs/topic/vta/dev/config.rst:41
msgid "``LOG_INP_WIDTH``"
msgstr ""

#: ../../docs/topic/vta/dev/config.rst:41
#: ../../docs/topic/vta/dev/config.rst:43
#: ../../docs/topic/vta/dev/config.rst:45
#: ../../docs/topic/vta/dev/config.rst:47
#: ../../docs/topic/vta/dev/config.rst:49
#: ../../docs/topic/vta/dev/config.rst:51
#: ../../docs/topic/vta/dev/config.rst:53
#: ../../docs/topic/vta/dev/config.rst:55
#: ../../docs/topic/vta/dev/config.rst:57
msgid "Int (log2)"
msgstr ""

#: ../../docs/topic/vta/dev/config.rst:41
msgid "Input data type signed integer width."
msgstr "输入数据类型有符号整型宽度。"

#: ../../docs/topic/vta/dev/config.rst:43
msgid "``LOG_WGT_WIDTH``"
msgstr ""

#: ../../docs/topic/vta/dev/config.rst:43
msgid "Weight data type signed integer width."
msgstr "权重数据类型有符号整型宽度。"

#: ../../docs/topic/vta/dev/config.rst:45
msgid "``LOG_ACC_WIDTH``"
msgstr ""

#: ../../docs/topic/vta/dev/config.rst:45
msgid "Accumulator data type signed integer width."
msgstr "累加器（Accumulator）数据类型有符号整型宽度。"

#: ../../docs/topic/vta/dev/config.rst:47
msgid "``LOG_BATCH``"
msgstr ""

#: ../../docs/topic/vta/dev/config.rst:47
msgid "VTA matrix multiply intrinsic input/output dimension 0."
msgstr "VTA 矩阵乘法 intrinsic 输入/输出维数 0。"

#: ../../docs/topic/vta/dev/config.rst:49
msgid "``LOG_BLOCK``"
msgstr ""

#: ../../docs/topic/vta/dev/config.rst:49
msgid "VTA matrix multiply inner dimensions."
msgstr "VTA 矩阵乘法内部维数"

#: ../../docs/topic/vta/dev/config.rst:51
msgid "``LOG_UOP_BUFF_SIZE``"
msgstr ""

#: ../../docs/topic/vta/dev/config.rst:51
msgid "Micro-op on-chip buffer in Bytes."
msgstr ""

#: ../../docs/topic/vta/dev/config.rst:53
msgid "``LOG_INP_BUFF_SIZE``"
msgstr ""

#: ../../docs/topic/vta/dev/config.rst:53
msgid "Input on-chip buffer in Bytes."
msgstr ""

#: ../../docs/topic/vta/dev/config.rst:55
msgid "``LOG_WGT_BUFF_SIZE``"
msgstr ""

#: ../../docs/topic/vta/dev/config.rst:55
msgid "Weight on-chip buffer in Bytes."
msgstr ""

#: ../../docs/topic/vta/dev/config.rst:57
msgid "``LOG_ACC_BUFF_SIZE``"
msgstr ""

#: ../../docs/topic/vta/dev/config.rst:57
msgid "Accumulator on-chip buffer in Bytes."
msgstr ""

#: ../../docs/topic/vta/dev/config.rst:63
msgid ""
"When a parameter name is preceded with ``LOG``, it means that it "
"describes a value that can only be expressed a power of two. For that "
"reason we describe these parameters by their log2 value. For instance, to"
" describe an integer width of 8-bits for the input data types, we set the"
" ``LOG_INP_WIDTH`` to be 3, which is the log2 of 8. Similarly, to descibe"
" a 64kB micro-op buffer, we would set ``LOG_UOP_BUFF_SIZE`` to be 16."
msgstr ""
"当参数名称前面带有 ``LOG`` 时，这意味着它描述的值只能表示为 2 的幂。"
"因此，用它们的 log2 值来描述这些参数。"
"例如，为了描述输入数据类型的 8 位整型宽度，将 ``LOG_INP_WIDTH`` 设置为 3，即 8 的 log2。"
"类似地，为了描述 64kB 的 micro-op buffer，将 ``LOG_UOP_BUFF_SIZE`` 设置为 16。"

#: ../../docs/topic/vta/dev/config.rst:68
msgid "We provide additional detail below regarding each parameter:"
msgstr "下面提供关于每个参数的额外细节："

#: ../../docs/topic/vta/dev/config.rst:70
msgid ""
"``TARGET``: Can be set to ``\"pynq\"``, ``\"ultra96\"``, ``\"sim\"`` "
"(fast simulator), or ``\"tsim\"`` (cycle accurate sim with verilator)."
msgstr ""
"``TARGET``：可以设置为 ``\"pynq\"``、``\"ultra96\"``、 ``\"sim\"`` （快速仿真器）或 ``\"tsim\"``  （cycle accurate sim with verilator）。"

#: ../../docs/topic/vta/dev/config.rst:71
msgid ""
"``HW_VER``: Hardware version which increments every time the VTA hardware"
" design changes. This parameter is used to uniquely identity hardware "
"bitstreams."
msgstr ""
"``HW_VER``：硬件版本，每次 VTA 硬件设计改变时增加。该参数用于唯一标识硬件位流。"

#: ../../docs/topic/vta/dev/config.rst:72
msgid ""
"``LOG_BATCH``: Equivalent to A in multiplication of shape (A, B) x (B, "
"C), or typically, the batch dimension of inner tensor computation."
msgstr ""
"``LOG_BATCH``：在形状 (A, B) x (B, C) 的乘法中等价于 A，或典型地，内部张量计算的 batch 维度。"

#: ../../docs/topic/vta/dev/config.rst:73
msgid ""
"``LOG_BLOCK``: Equivalent to B and C in multiplication of shape (A, B) x "
"(B, C), or typically, the input/output channel dimensions of the inner "
"tensor computation."
msgstr ""
"``LOG_BLOCK``：相当于 B 和 C 的形状 (A, B) x (B, C) 的乘法，或者通常是内部张量计算的输入/输出通道维数。"
