{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1417575752535 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1417575752535 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 02 21:02:32 2014 " "Processing started: Tue Dec 02 21:02:32 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1417575752535 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1417575752535 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off partA -c partA " "Command: quartus_map --read_settings_files=on --write_settings_files=off partA -c partA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1417575752535 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1417575753190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xorfour.bdf 1 1 " "Found 1 design units, including 1 entities, in source file xorfour.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 xorfour " "Found entity 1: xorfour" {  } { { "xorfour.bdf" "" { Schematic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/xorfour.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417575753284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417575753284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selector21.bdf 1 1 " "Found 1 design units, including 1 entities, in source file selector21.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Selector21 " "Found entity 1: Selector21" {  } { { "Selector21.bdf" "" { Schematic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/Selector21.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417575753284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417575753284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quadselector21.bdf 1 1 " "Found 1 design units, including 1 entities, in source file quadselector21.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 QuadSelector21 " "Found entity 1: QuadSelector21" {  } { { "QuadSelector21.bdf" "" { Schematic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/QuadSelector21.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417575753284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417575753284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file programcounter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "ProgramCounter.bdf" "" { Schematic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/ProgramCounter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417575753300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417575753300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "overflowdetect.bdf 1 1 " "Found 1 design units, including 1 entities, in source file overflowdetect.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 overflowDetect " "Found entity 1: overflowDetect" {  } { { "overflowDetect.bdf" "" { Schematic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/overflowDetect.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417575753300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417575753300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab2adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab2Adder " "Found entity 1: Lab2Adder" {  } { { "Lab2Adder.bdf" "" { Schematic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/Lab2Adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417575753300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417575753300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionregister.bdf 1 1 " "Found 1 design units, including 1 entities, in source file instructionregister.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionRegister " "Found entity 1: InstructionRegister" {  } { { "InstructionRegister.bdf" "" { Schematic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/InstructionRegister.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417575753315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417575753315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flagregister.bdf 1 1 " "Found 1 design units, including 1 entities, in source file flagregister.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FlagRegister " "Found entity 1: FlagRegister" {  } { { "FlagRegister.bdf" "" { Schematic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/FlagRegister.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417575753315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417575753315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andfour.bdf 1 1 " "Found 1 design units, including 1 entities, in source file andfour.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 andfour " "Found entity 1: andfour" {  } { { "andfour.bdf" "" { Schematic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/andfour.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417575753315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417575753315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.bdf" "" { Schematic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/alu.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417575753315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417575753315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addersubovr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file addersubovr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 addersubovr " "Found entity 1: addersubovr" {  } { { "addersubovr.bdf" "" { Schematic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/addersubovr.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417575753331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417575753331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accumulator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file accumulator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Accumulator " "Found entity 1: Accumulator" {  } { { "Accumulator.bdf" "" { Schematic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/Accumulator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417575753331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417575753331 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "TRISCRAMf14A.v " "Can't analyze file -- file TRISCRAMf14A.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1417575753346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opcodedecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file opcodedecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 opCodeDecoder " "Found entity 1: opCodeDecoder" {  } { { "opCodeDecoder.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/opCodeDecoder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417575753346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417575753346 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "accController.v " "Can't analyze file -- file accController.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1417575753362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parta.bdf 1 1 " "Found 1 design units, including 1 entities, in source file parta.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 partA " "Found entity 1: partA" {  } { { "partA.bdf" "" { Schematic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/partA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417575753362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417575753362 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "partA " "Elaborating entity \"partA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1417575753456 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "74157 MemAddSel " "Block or symbol \"74157\" of instance \"MemAddSel\" overlaps another block or symbol" {  } { { "partA.bdf" "" { Schematic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/partA.bdf" { { 88 128 320 208 "MemAddSel" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1417575753456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74157 74157:MemAddSel " "Elaborating entity \"74157\" for hierarchy \"74157:MemAddSel\"" {  } { { "partA.bdf" "MemAddSel" { Schematic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/partA.bdf" { { 88 128 320 208 "MemAddSel" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417575753487 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74157:MemAddSel " "Elaborated megafunction instantiation \"74157:MemAddSel\"" {  } { { "partA.bdf" "" { Schematic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/partA.bdf" { { 88 128 320 208 "MemAddSel" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417575753487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramCounter ProgramCounter:PC " "Elaborating entity \"ProgramCounter\" for hierarchy \"ProgramCounter:PC\"" {  } { { "partA.bdf" "PC" { Schematic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/partA.bdf" { { 72 536 696 232 "PC" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417575753487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74193 ProgramCounter:PC\|74193:inst " "Elaborating entity \"74193\" for hierarchy \"ProgramCounter:PC\|74193:inst\"" {  } { { "ProgramCounter.bdf" "inst" { Schematic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/ProgramCounter.bdf" { { 264 632 752 424 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417575753518 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ProgramCounter:PC\|74193:inst " "Elaborated megafunction instantiation \"ProgramCounter:PC\|74193:inst\"" {  } { { "ProgramCounter.bdf" "" { Schematic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/ProgramCounter.bdf" { { 264 632 752 424 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417575753518 ""}
{ "Warning" "WSGN_SEARCH_FILE" "controllertesting.bdf 1 1 " "Using design file controllertesting.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 controllerTesting " "Found entity 1: controllerTesting" {  } { { "controllertesting.bdf" "" { Schematic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/controllertesting.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417575753534 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1417575753534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controllerTesting controllerTesting:inst6 " "Elaborating entity \"controllerTesting\" for hierarchy \"controllerTesting:inst6\"" {  } { { "partA.bdf" "inst6" { Schematic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/partA.bdf" { { 624 1184 1280 880 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417575753534 ""}
{ "Warning" "WSGN_SEARCH_FILE" "controllerv2.v 1 1 " "Using design file controllerv2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 controllerV2 " "Found entity 1: controllerV2" {  } { { "controllerv2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/controllerv2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417575753565 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1417575753565 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "controllerv2.v(18) " "Verilog HDL or VHDL warning at controllerv2.v(18): conditional expression evaluates to a constant" {  } { { "controllerv2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/controllerv2.v" 18 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1417575753565 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "controllerv2.v(24) " "Verilog HDL or VHDL warning at controllerv2.v(24): conditional expression evaluates to a constant" {  } { { "controllerv2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/controllerv2.v" 24 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1417575753565 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "controllerv2.v(35) " "Verilog HDL or VHDL warning at controllerv2.v(35): conditional expression evaluates to a constant" {  } { { "controllerv2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/controllerv2.v" 35 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1417575753565 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "controllerv2.v(61) " "Verilog HDL or VHDL warning at controllerv2.v(61): conditional expression evaluates to a constant" {  } { { "controllerv2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/controllerv2.v" 61 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1417575753565 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "controllerv2.v(67) " "Verilog HDL or VHDL warning at controllerv2.v(67): conditional expression evaluates to a constant" {  } { { "controllerv2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/controllerv2.v" 67 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1417575753565 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "controllerv2.v(108) " "Verilog HDL or VHDL warning at controllerv2.v(108): conditional expression evaluates to a constant" {  } { { "controllerv2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/controllerv2.v" 108 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1417575753565 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "controllerv2.v(119) " "Verilog HDL or VHDL warning at controllerv2.v(119): conditional expression evaluates to a constant" {  } { { "controllerv2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/controllerv2.v" 119 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1417575753565 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "controllerv2.v(125) " "Verilog HDL or VHDL warning at controllerv2.v(125): conditional expression evaluates to a constant" {  } { { "controllerv2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/controllerv2.v" 125 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1417575753565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controllerV2 controllerTesting:inst6\|controllerV2:inst " "Elaborating entity \"controllerV2\" for hierarchy \"controllerTesting:inst6\|controllerV2:inst\"" {  } { { "controllertesting.bdf" "inst" { Schematic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/controllertesting.bdf" { { 232 464 616 504 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417575753565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "opCodeDecoder controllerTesting:inst6\|opCodeDecoder:inst2 " "Elaborating entity \"opCodeDecoder\" for hierarchy \"controllerTesting:inst6\|opCodeDecoder:inst2\"" {  } { { "controllertesting.bdf" "inst2" { Schematic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/controllertesting.bdf" { { 232 216 352 472 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417575753580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionRegister InstructionRegister:inst19 " "Elaborating entity \"InstructionRegister\" for hierarchy \"InstructionRegister:inst19\"" {  } { { "partA.bdf" "inst19" { Schematic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/partA.bdf" { { 232 920 1080 352 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417575753580 ""}
{ "Warning" "WSGN_SEARCH_FILE" "triscramf14c.v 1 1 " "Using design file triscramf14c.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 TRISCRAMf14C " "Found entity 1: TRISCRAMf14C" {  } { { "triscramf14c.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/triscramf14c.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417575753612 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1417575753612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TRISCRAMf14C TRISCRAMf14C:inst11 " "Elaborating entity \"TRISCRAMf14C\" for hierarchy \"TRISCRAMf14C:inst11\"" {  } { { "partA.bdf" "inst11" { Schematic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/partA.bdf" { { 272 104 320 400 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417575753612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram TRISCRAMf14C:inst11\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"TRISCRAMf14C:inst11\|altsyncram:altsyncram_component\"" {  } { { "triscramf14c.v" "altsyncram_component" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/triscramf14c.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417575753674 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TRISCRAMf14C:inst11\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"TRISCRAMf14C:inst11\|altsyncram:altsyncram_component\"" {  } { { "triscramf14c.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/triscramf14c.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417575753674 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TRISCRAMf14C:inst11\|altsyncram:altsyncram_component " "Instantiated megafunction \"TRISCRAMf14C:inst11\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417575753674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417575753674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file TRISCRAMf14C.hex " "Parameter \"init_file\" = \"TRISCRAMf14C.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417575753674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417575753674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417575753674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417575753674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417575753674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417575753674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417575753674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417575753674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417575753674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417575753674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417575753674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417575753674 ""}  } { { "triscramf14c.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/triscramf14c.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1417575753674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rlc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rlc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rlc1 " "Found entity 1: altsyncram_rlc1" {  } { { "db/altsyncram_rlc1.tdf" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/db/altsyncram_rlc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417575753768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417575753768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rlc1 TRISCRAMf14C:inst11\|altsyncram:altsyncram_component\|altsyncram_rlc1:auto_generated " "Elaborating entity \"altsyncram_rlc1\" for hierarchy \"TRISCRAMf14C:inst11\|altsyncram:altsyncram_component\|altsyncram_rlc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417575753768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Accumulator Accumulator:ACC " "Elaborating entity \"Accumulator\" for hierarchy \"Accumulator:ACC\"" {  } { { "partA.bdf" "ACC" { Schematic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/partA.bdf" { { 368 344 600 520 "ACC" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417575753783 ""}
{ "Warning" "WSGN_SEARCH_FILE" "adder.bdf 1 1 " "Using design file adder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.bdf" "" { Schematic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417575753799 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1417575753799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:Adder1 " "Elaborating entity \"adder\" for hierarchy \"adder:Adder1\"" {  } { { "partA.bdf" "Adder1" { Schematic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/partA.bdf" { { 336 720 816 528 "Adder1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417575753814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addersubovr adder:Adder1\|addersubovr:inst4 " "Elaborating entity \"addersubovr\" for hierarchy \"adder:Adder1\|addersubovr:inst4\"" {  } { { "adder.bdf" "inst4" { Schematic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/adder.bdf" { { 512 480 672 664 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417575753814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab2Adder adder:Adder1\|addersubovr:inst4\|Lab2Adder:inst " "Elaborating entity \"Lab2Adder\" for hierarchy \"adder:Adder1\|addersubovr:inst4\|Lab2Adder:inst\"" {  } { { "addersubovr.bdf" "inst" { Schematic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/addersubovr.bdf" { { 336 896 992 432 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417575753814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "overflowDetect adder:Adder1\|addersubovr:inst4\|overflowDetect:inst1 " "Elaborating entity \"overflowDetect\" for hierarchy \"adder:Adder1\|addersubovr:inst4\|overflowDetect:inst1\"" {  } { { "addersubovr.bdf" "inst1" { Schematic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/addersubovr.bdf" { { 312 96 192 408 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417575753830 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fourtosev.v 1 1 " "Using design file fourtosev.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 fourtosev " "Found entity 1: fourtosev" {  } { { "fourtosev.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/fourtosev.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417575753846 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1417575753846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourtosev fourtosev:MDoutHex " "Elaborating entity \"fourtosev\" for hierarchy \"fourtosev:MDoutHex\"" {  } { { "partA.bdf" "MDoutHex" { Schematic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/partA.bdf" { { -88 1040 1152 88 "MDoutHex" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417575753846 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ProgramCounter:PC\|74193:inst\|26 ProgramCounter:PC\|74193:inst\|26~_emulated ProgramCounter:PC\|74193:inst\|26~1 " "Register \"ProgramCounter:PC\|74193:inst\|26\" is converted into an equivalent circuit using register \"ProgramCounter:PC\|74193:inst\|26~_emulated\" and latch \"ProgramCounter:PC\|74193:inst\|26~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 80 736 800 160 "26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1417575754485 "|partA|ProgramCounter:PC|74193:inst|26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ProgramCounter:PC\|74193:inst\|25 ProgramCounter:PC\|74193:inst\|25~_emulated ProgramCounter:PC\|74193:inst\|25~1 " "Register \"ProgramCounter:PC\|74193:inst\|25\" is converted into an equivalent circuit using register \"ProgramCounter:PC\|74193:inst\|25~_emulated\" and latch \"ProgramCounter:PC\|74193:inst\|25~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 320 736 800 400 "25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1417575754485 "|partA|ProgramCounter:PC|74193:inst|25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ProgramCounter:PC\|74193:inst\|24 ProgramCounter:PC\|74193:inst\|24~_emulated ProgramCounter:PC\|74193:inst\|24~1 " "Register \"ProgramCounter:PC\|74193:inst\|24\" is converted into an equivalent circuit using register \"ProgramCounter:PC\|74193:inst\|24~_emulated\" and latch \"ProgramCounter:PC\|74193:inst\|24~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 560 736 800 640 "24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1417575754485 "|partA|ProgramCounter:PC|74193:inst|24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ProgramCounter:PC\|74193:inst\|23 ProgramCounter:PC\|74193:inst\|23~_emulated ProgramCounter:PC\|74193:inst\|23~1 " "Register \"ProgramCounter:PC\|74193:inst\|23\" is converted into an equivalent circuit using register \"ProgramCounter:PC\|74193:inst\|23~_emulated\" and latch \"ProgramCounter:PC\|74193:inst\|23~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 800 736 800 880 "23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1417575754485 "|partA|ProgramCounter:PC|74193:inst|23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Accumulator:ACC\|74193:inst2\|26 Accumulator:ACC\|74193:inst2\|26~_emulated Accumulator:ACC\|74193:inst2\|26~1 " "Register \"Accumulator:ACC\|74193:inst2\|26\" is converted into an equivalent circuit using register \"Accumulator:ACC\|74193:inst2\|26~_emulated\" and latch \"Accumulator:ACC\|74193:inst2\|26~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 80 736 800 160 "26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1417575754485 "|partA|Accumulator:ACC|74193:inst2|26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Accumulator:ACC\|74193:inst2\|25 Accumulator:ACC\|74193:inst2\|25~_emulated Accumulator:ACC\|74193:inst2\|25~1 " "Register \"Accumulator:ACC\|74193:inst2\|25\" is converted into an equivalent circuit using register \"Accumulator:ACC\|74193:inst2\|25~_emulated\" and latch \"Accumulator:ACC\|74193:inst2\|25~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 320 736 800 400 "25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1417575754485 "|partA|Accumulator:ACC|74193:inst2|25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Accumulator:ACC\|74193:inst2\|24 Accumulator:ACC\|74193:inst2\|24~_emulated Accumulator:ACC\|74193:inst2\|24~1 " "Register \"Accumulator:ACC\|74193:inst2\|24\" is converted into an equivalent circuit using register \"Accumulator:ACC\|74193:inst2\|24~_emulated\" and latch \"Accumulator:ACC\|74193:inst2\|24~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 560 736 800 640 "24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1417575754485 "|partA|Accumulator:ACC|74193:inst2|24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Accumulator:ACC\|74193:inst2\|23 Accumulator:ACC\|74193:inst2\|23~_emulated Accumulator:ACC\|74193:inst2\|23~1 " "Register \"Accumulator:ACC\|74193:inst2\|23\" is converted into an equivalent circuit using register \"Accumulator:ACC\|74193:inst2\|23~_emulated\" and latch \"Accumulator:ACC\|74193:inst2\|23~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 800 736 800 880 "23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1417575754485 "|partA|Accumulator:ACC|74193:inst2|23"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1417575754485 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "C6 GND " "Pin \"C6\" is stuck at GND" {  } { { "partA.bdf" "" { Schematic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/partA.bdf" { { 888 1008 1024 1064 "C6" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417575754548 "|partA|C6"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1417575754548 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1417575754735 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1417575754969 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417575754969 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "196 " "Implemented 196 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1417575755047 ""} { "Info" "ICUT_CUT_TM_OPINS" "63 " "Implemented 63 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1417575755047 ""} { "Info" "ICUT_CUT_TM_LCELLS" "123 " "Implemented 123 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1417575755047 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1417575755047 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1417575755047 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "471 " "Peak virtual memory: 471 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1417575755078 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 02 21:02:35 2014 " "Processing ended: Tue Dec 02 21:02:35 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1417575755078 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1417575755078 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1417575755078 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1417575755078 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1417575756451 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1417575756451 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 02 21:02:35 2014 " "Processing started: Tue Dec 02 21:02:35 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1417575756451 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1417575756451 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off partA -c partA " "Command: quartus_fit --read_settings_files=off --write_settings_files=off partA -c partA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1417575756451 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1417575756622 ""}
{ "Info" "0" "" "Project  = partA" {  } {  } 0 0 "Project  = partA" 0 0 "Fitter" 0 0 1417575756622 ""}
{ "Info" "0" "" "Revision = partA" {  } {  } 0 0 "Revision = partA" 0 0 "Fitter" 0 0 1417575756622 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1417575756732 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "partA EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"partA\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1417575756747 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1417575756778 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1417575756778 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1417575756841 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1417575756856 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1417575757371 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1417575757371 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1417575757371 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1417575757371 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/" { { 0 { 0 ""} 0 390 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1417575757371 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/" { { 0 { 0 ""} 0 391 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1417575757371 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/" { { 0 { 0 ""} 0 392 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1417575757371 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1417575757371 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1417575757371 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "30 65 " "No exact pin location assignment(s) for 30 pins of 65 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MAR0 " "Pin MAR0 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MAR0 } } } { "partA.bdf" "" { Schematic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/partA.bdf" { { 240 -144 32 256 "MAR0" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MAR0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1417575757449 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MAR1 " "Pin MAR1 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MAR1 } } } { "partA.bdf" "" { Schematic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/partA.bdf" { { 224 -144 32 240 "MAR1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MAR1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1417575757449 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MAR2 " "Pin MAR2 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MAR2 } } } { "partA.bdf" "" { Schematic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/partA.bdf" { { 208 -144 32 224 "MAR2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MAR2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1417575757449 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MAR3 " "Pin MAR3 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MAR3 } } } { "partA.bdf" "" { Schematic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/partA.bdf" { { 192 -144 32 208 "MAR3" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MAR3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1417575757449 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC0 " "Pin PC0 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC0 } } } { "partA.bdf" "" { Schematic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/partA.bdf" { { -40 584 760 -24 "PC0" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1417575757449 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC1 " "Pin PC1 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC1 } } } { "partA.bdf" "" { Schematic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/partA.bdf" { { -24 584 760 -8 "PC1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1417575757449 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC2 " "Pin PC2 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC2 } } } { "partA.bdf" "" { Schematic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/partA.bdf" { { -8 584 760 8 "PC2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1417575757449 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC3 " "Pin PC3 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC3 } } } { "partA.bdf" "" { Schematic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/partA.bdf" { { 8 584 760 24 "PC3" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1417575757449 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mout3 " "Pin Mout3 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Mout3 } } } { "partA.bdf" "" { Schematic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/partA.bdf" { { 88 1112 1288 104 "Mout3" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mout3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1417575757449 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mout2 " "Pin Mout2 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Mout2 } } } { "partA.bdf" "" { Schematic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/partA.bdf" { { 104 1112 1288 120 "Mout2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mout2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1417575757449 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mout1 " "Pin Mout1 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Mout1 } } } { "partA.bdf" "" { Schematic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/partA.bdf" { { 120 1112 1288 136 "Mout1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mout1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1417575757449 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mout0 " "Pin Mout0 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Mout0 } } } { "partA.bdf" "" { Schematic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/partA.bdf" { { 136 1112 1288 152 "Mout0" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mout0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1417575757449 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C6 " "Pin C6 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C6 } } } { "partA.bdf" "" { Schematic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/partA.bdf" { { 888 1008 1024 1064 "C6" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1417575757449 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDIn0 " "Pin MDIn0 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MDIn0 } } } { "partA.bdf" "" { Schematic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/partA.bdf" { { 800 752 768 976 "MDIn0" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MDIn0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1417575757449 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDIn1 " "Pin MDIn1 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MDIn1 } } } { "partA.bdf" "" { Schematic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/partA.bdf" { { 800 736 752 976 "MDIn1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MDIn1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1417575757449 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDIn2 " "Pin MDIn2 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MDIn2 } } } { "partA.bdf" "" { Schematic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/partA.bdf" { { 800 720 736 976 "MDIn2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MDIn2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1417575757449 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDIn3 " "Pin MDIn3 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MDIn3 } } } { "partA.bdf" "" { Schematic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/partA.bdf" { { 800 704 720 976 "MDIn3" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MDIn3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1417575757449 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR3 " "Pin IR3 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IR3 } } } { "partA.bdf" "" { Schematic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/partA.bdf" { { 384 1272 1448 400 "IR3" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1417575757449 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR2 " "Pin IR2 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IR2 } } } { "partA.bdf" "" { Schematic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/partA.bdf" { { 400 1272 1448 416 "IR2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1417575757449 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR1 " "Pin IR1 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IR1 } } } { "partA.bdf" "" { Schematic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/partA.bdf" { { 416 1272 1448 432 "IR1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1417575757449 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR0 " "Pin IR0 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IR0 } } } { "partA.bdf" "" { Schematic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/partA.bdf" { { 432 1272 1448 448 "IR0" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1417575757449 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readWrite " "Pin readWrite not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { readWrite } } } { "partA.bdf" "" { Schematic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/partA.bdf" { { 440 -176 0 456 "readWrite" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { readWrite } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1417575757449 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Operand0 " "Pin Operand0 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Operand0 } } } { "partA.bdf" "" { Schematic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/partA.bdf" { { 192 1360 1536 208 "Operand0" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Operand0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1417575757449 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Operand1 " "Pin Operand1 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Operand1 } } } { "partA.bdf" "" { Schematic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/partA.bdf" { { 208 1360 1536 224 "Operand1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Operand1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1417575757449 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Operand2 " "Pin Operand2 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Operand2 } } } { "partA.bdf" "" { Schematic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/partA.bdf" { { 224 1360 1536 240 "Operand2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Operand2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1417575757449 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Operand3 " "Pin Operand3 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Operand3 } } } { "partA.bdf" "" { Schematic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/partA.bdf" { { 240 1360 1536 256 "Operand3" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Operand3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1417575757449 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R0 " "Pin R0 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R0 } } } { "partA.bdf" "" { Schematic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/partA.bdf" { { 800 944 960 976 "R0" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1417575757449 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R1 " "Pin R1 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R1 } } } { "partA.bdf" "" { Schematic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/partA.bdf" { { 800 928 944 976 "R1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1417575757449 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R2 " "Pin R2 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R2 } } } { "partA.bdf" "" { Schematic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/partA.bdf" { { 800 912 928 976 "R2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1417575757449 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R3 " "Pin R3 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R3 } } } { "partA.bdf" "" { Schematic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/partA.bdf" { { 800 896 912 976 "R3" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1417575757449 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1417575757449 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1417575757590 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "partA.sdc " "Synopsys Design Constraints File file not found: 'partA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1417575757590 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1417575757590 ""}
{ "Warning" "WSTA_SCC_LOOP" "7 " "Found combinational loop of 7 nodes" { { "Warning" "WSTA_SCC_NODE" "ACC\|inst2\|55\|combout " "Node \"ACC\|inst2\|55\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417575757590 ""} { "Warning" "WSTA_SCC_NODE" "ACC\|inst2\|23~2\|datac " "Node \"ACC\|inst2\|23~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417575757590 ""} { "Warning" "WSTA_SCC_NODE" "ACC\|inst2\|23~2\|combout " "Node \"ACC\|inst2\|23~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417575757590 ""} { "Warning" "WSTA_SCC_NODE" "ACC\|inst2\|55\|datad " "Node \"ACC\|inst2\|55\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417575757590 ""} { "Warning" "WSTA_SCC_NODE" "ACC\|inst2\|88~0\|datad " "Node \"ACC\|inst2\|88~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417575757590 ""} { "Warning" "WSTA_SCC_NODE" "ACC\|inst2\|88~0\|combout " "Node \"ACC\|inst2\|88~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417575757590 ""} { "Warning" "WSTA_SCC_NODE" "ACC\|inst2\|23~2\|datad " "Node \"ACC\|inst2\|23~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417575757590 ""}  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 704 384 448 744 "55" "" } } } } { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 800 736 800 880 "23" "" } } } } { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 888 688 752 928 "88" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1417575757590 ""}
{ "Warning" "WSTA_SCC_LOOP" "9 " "Found combinational loop of 9 nodes" { { "Warning" "WSTA_SCC_NODE" "ACC\|inst2\|54\|combout " "Node \"ACC\|inst2\|54\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417575757590 ""} { "Warning" "WSTA_SCC_NODE" "ACC\|inst2\|24~2\|datac " "Node \"ACC\|inst2\|24~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417575757590 ""} { "Warning" "WSTA_SCC_NODE" "ACC\|inst2\|24~2\|combout " "Node \"ACC\|inst2\|24~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417575757590 ""} { "Warning" "WSTA_SCC_NODE" "ACC\|inst2\|54\|datad " "Node \"ACC\|inst2\|54\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417575757590 ""} { "Warning" "WSTA_SCC_NODE" "ACC\|inst2\|87~0\|datab " "Node \"ACC\|inst2\|87~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417575757590 ""} { "Warning" "WSTA_SCC_NODE" "ACC\|inst2\|87~0\|combout " "Node \"ACC\|inst2\|87~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417575757590 ""} { "Warning" "WSTA_SCC_NODE" "ACC\|inst2\|87~1\|datad " "Node \"ACC\|inst2\|87~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417575757590 ""} { "Warning" "WSTA_SCC_NODE" "ACC\|inst2\|87~1\|combout " "Node \"ACC\|inst2\|87~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417575757590 ""} { "Warning" "WSTA_SCC_NODE" "ACC\|inst2\|24~2\|datad " "Node \"ACC\|inst2\|24~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417575757590 ""}  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 496 384 448 536 "54" "" } } } } { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 560 736 800 640 "24" "" } } } } { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 648 688 752 688 "87" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1417575757590 ""}
{ "Warning" "WSTA_SCC_LOOP" "9 " "Found combinational loop of 9 nodes" { { "Warning" "WSTA_SCC_NODE" "ACC\|inst2\|25~2\|combout " "Node \"ACC\|inst2\|25~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417575757590 ""} { "Warning" "WSTA_SCC_NODE" "Adder1\|inst4\|inst2\|inst5~0\|datad " "Node \"Adder1\|inst4\|inst2\|inst5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417575757590 ""} { "Warning" "WSTA_SCC_NODE" "Adder1\|inst4\|inst2\|inst5~0\|combout " "Node \"Adder1\|inst4\|inst2\|inst5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417575757590 ""} { "Warning" "WSTA_SCC_NODE" "ACC\|inst2\|53\|datab " "Node \"ACC\|inst2\|53\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417575757590 ""} { "Warning" "WSTA_SCC_NODE" "ACC\|inst2\|53\|combout " "Node \"ACC\|inst2\|53\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417575757590 ""} { "Warning" "WSTA_SCC_NODE" "ACC\|inst2\|25~2\|datac " "Node \"ACC\|inst2\|25~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417575757590 ""} { "Warning" "WSTA_SCC_NODE" "ACC\|inst2\|86~0\|datad " "Node \"ACC\|inst2\|86~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417575757590 ""} { "Warning" "WSTA_SCC_NODE" "ACC\|inst2\|86~0\|combout " "Node \"ACC\|inst2\|86~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417575757590 ""} { "Warning" "WSTA_SCC_NODE" "ACC\|inst2\|25~2\|datad " "Node \"ACC\|inst2\|25~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417575757590 ""}  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 320 736 800 400 "25" "" } } } } { "Lab2Adder.bdf" "" { Schematic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/Lab2Adder.bdf" { { 168 728 792 216 "inst5" "" } } } } { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 256 384 448 296 "53" "" } } } } { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 408 688 752 448 "86" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1417575757590 ""}
{ "Warning" "WSTA_SCC_LOOP" "7 " "Found combinational loop of 7 nodes" { { "Warning" "WSTA_SCC_NODE" "ACC\|inst2\|26~2\|combout " "Node \"ACC\|inst2\|26~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417575757590 ""} { "Warning" "WSTA_SCC_NODE" "ACC\|inst2\|52\|datad " "Node \"ACC\|inst2\|52\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417575757590 ""} { "Warning" "WSTA_SCC_NODE" "ACC\|inst2\|52\|combout " "Node \"ACC\|inst2\|52\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417575757590 ""} { "Warning" "WSTA_SCC_NODE" "ACC\|inst2\|26~2\|datac " "Node \"ACC\|inst2\|26~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417575757590 ""} { "Warning" "WSTA_SCC_NODE" "ACC\|inst2\|85~0\|datad " "Node \"ACC\|inst2\|85~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417575757590 ""} { "Warning" "WSTA_SCC_NODE" "ACC\|inst2\|85~0\|combout " "Node \"ACC\|inst2\|85~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417575757590 ""} { "Warning" "WSTA_SCC_NODE" "ACC\|inst2\|26~2\|datad " "Node \"ACC\|inst2\|26~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417575757590 ""}  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 80 736 800 160 "26" "" } } } } { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 16 384 448 56 "52" "" } } } } { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 168 688 752 208 "85" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1417575757590 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1417575757605 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst3  " "Automatically promoted node inst3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1417575757605 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TRISCRAMf14C:inst11\|altsyncram:altsyncram_component\|altsyncram_rlc1:auto_generated\|ram_block1a0 " "Destination node TRISCRAMf14C:inst11\|altsyncram:altsyncram_component\|altsyncram_rlc1:auto_generated\|ram_block1a0" {  } { { "db/altsyncram_rlc1.tdf" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/db/altsyncram_rlc1.tdf" 36 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1417575757605 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TRISCRAMf14C:inst11\|altsyncram:altsyncram_component\|altsyncram_rlc1:auto_generated\|ram_block1a1 " "Destination node TRISCRAMf14C:inst11\|altsyncram:altsyncram_component\|altsyncram_rlc1:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_rlc1.tdf" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/db/altsyncram_rlc1.tdf" 57 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1417575757605 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TRISCRAMf14C:inst11\|altsyncram:altsyncram_component\|altsyncram_rlc1:auto_generated\|ram_block1a2 " "Destination node TRISCRAMf14C:inst11\|altsyncram:altsyncram_component\|altsyncram_rlc1:auto_generated\|ram_block1a2" {  } { { "db/altsyncram_rlc1.tdf" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/db/altsyncram_rlc1.tdf" 78 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1417575757605 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "readWrite " "Destination node readWrite" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { readWrite } } } { "partA.bdf" "" { Schematic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/partA.bdf" { { 440 -176 0 456 "readWrite" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { readWrite } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1417575757605 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1417575757605 ""}  } { { "partA.bdf" "" { Schematic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/partA.bdf" { { 456 64 128 504 "inst3" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/" { { 0 { 0 ""} 0 173 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1417575757605 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "controllerTesting:inst6\|controllerV2:inst\|state.0100  " "Automatically promoted node controllerTesting:inst6\|controllerV2:inst\|state.0100 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1417575757605 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ProgramCounter:PC\|74193:inst\|26~_emulated " "Destination node ProgramCounter:PC\|74193:inst\|26~_emulated" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 80 736 800 160 "26" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ProgramCounter:PC|74193:inst|26~_emulated } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/" { { 0 { 0 ""} 0 231 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1417575757605 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controllerTesting:inst6\|controllerV2:inst\|Selector6~0 " "Destination node controllerTesting:inst6\|controllerV2:inst\|Selector6~0" {  } { { "controllerv2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/controllerv2.v" 15 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controllerTesting:inst6|controllerV2:inst|Selector6~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/" { { 0 { 0 ""} 0 298 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1417575757605 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controllerTesting:inst6\|controllerV2:inst\|Selector5~0 " "Destination node controllerTesting:inst6\|controllerV2:inst\|Selector5~0" {  } { { "controllerv2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/controllerv2.v" 15 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controllerTesting:inst6|controllerV2:inst|Selector5~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/" { { 0 { 0 ""} 0 304 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1417575757605 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controllerTesting:inst6\|controllerV2:inst\|Selector4~0 " "Destination node controllerTesting:inst6\|controllerV2:inst\|Selector4~0" {  } { { "controllerv2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/controllerv2.v" 15 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controllerTesting:inst6|controllerV2:inst|Selector4~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/" { { 0 { 0 ""} 0 305 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1417575757605 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controllerTesting:inst6\|controllerV2:inst\|Selector13~0 " "Destination node controllerTesting:inst6\|controllerV2:inst\|Selector13~0" {  } { { "controllerv2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/controllerv2.v" 15 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controllerTesting:inst6|controllerV2:inst|Selector13~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/" { { 0 { 0 ""} 0 309 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1417575757605 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controllerTesting:inst6\|controllerV2:inst\|Selector0~1 " "Destination node controllerTesting:inst6\|controllerV2:inst\|Selector0~1" {  } { { "controllerv2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/controllerv2.v" 15 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controllerTesting:inst6|controllerV2:inst|Selector0~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/" { { 0 { 0 ""} 0 312 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1417575757605 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ProgramCounter:PC\|74193:inst\|5 " "Destination node ProgramCounter:PC\|74193:inst\|5" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 360 384 448 400 "5" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ProgramCounter:PC|74193:inst|5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/" { { 0 { 0 ""} 0 160 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1417575757605 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ProgramCounter:PC\|74193:inst\|51 " "Destination node ProgramCounter:PC\|74193:inst\|51" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 600 384 448 640 "51" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ProgramCounter:PC|74193:inst|51 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/" { { 0 { 0 ""} 0 164 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1417575757605 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ProgramCounter:PC\|74193:inst\|21 " "Destination node ProgramCounter:PC\|74193:inst\|21" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 840 384 448 912 "21" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ProgramCounter:PC|74193:inst|21 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/" { { 0 { 0 ""} 0 168 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1417575757605 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "C2 " "Destination node C2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C2 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "C2" } } } } { "partA.bdf" "" { Schematic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/partA.bdf" { { 888 1152 1168 1064 "C2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1417575757605 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1417575757605 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1417575757605 ""}  } { { "controllerv2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/controllerv2.v" 6 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controllerTesting:inst6|controllerV2:inst|state.0100 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/" { { 0 { 0 ""} 0 137 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1417575757605 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1417575757683 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1417575757683 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1417575757683 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1417575757683 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1417575757699 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1417575757699 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1417575757699 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1417575757699 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1417575757699 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1417575757699 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1417575757699 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "30 unused 3.3V 0 30 0 " "Number of I/O pins in group: 30 (unused VREF, 3.3V VCCIO, 0 input, 30 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1417575757699 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1417575757699 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1417575757699 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 41 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1417575757699 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 23 10 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 23 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1417575757699 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1417575757699 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1417575757699 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 39 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1417575757699 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 15 21 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 15 total pin(s) used --  21 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1417575757699 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 40 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1417575757699 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1417575757699 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1417575757699 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1417575757699 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1417575757746 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1417575759025 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1417575759150 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1417575759165 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1417575760507 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1417575760507 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1417575760647 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X38_Y0 X50_Y13 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X38_Y0 to location X50_Y13" {  } { { "loc" "" { Generic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X38_Y0 to location X50_Y13"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X38_Y0 to location X50_Y13"} 38 0 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1417575761973 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1417575761973 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1417575762862 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1417575762862 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1417575762862 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.62 " "Total time spent on timing analysis during the Fitter is 0.62 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1417575762878 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1417575762878 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "63 " "Found 63 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAR0 0 " "Pin \"MAR0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417575762878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C4 0 " "Pin \"C4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417575762878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C42 0 " "Pin \"C42\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417575762878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C9 0 " "Pin \"C9\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417575762878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C8 0 " "Pin \"C8\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417575762878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C2 0 " "Pin \"C2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417575762878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAR1 0 " "Pin \"MAR1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417575762878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAR2 0 " "Pin \"MAR2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417575762878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAR3 0 " "Pin \"MAR3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417575762878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC0 0 " "Pin \"PC0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417575762878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC1 0 " "Pin \"PC1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417575762878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC2 0 " "Pin \"PC2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417575762878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC3 0 " "Pin \"PC3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417575762878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mout3 0 " "Pin \"Mout3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417575762878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mout2 0 " "Pin \"Mout2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417575762878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mout1 0 " "Pin \"Mout1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417575762878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mout0 0 " "Pin \"Mout0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417575762878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDoutHex0 0 " "Pin \"MDoutHex0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417575762878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDoutHex1 0 " "Pin \"MDoutHex1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417575762878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDoutHex2 0 " "Pin \"MDoutHex2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417575762878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDoutHex3 0 " "Pin \"MDoutHex3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417575762878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDoutHex4 0 " "Pin \"MDoutHex4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417575762878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDoutHex5 0 " "Pin \"MDoutHex5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417575762878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDoutHex6 0 " "Pin \"MDoutHex6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417575762878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MARHex0 0 " "Pin \"MARHex0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417575762878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MARHex1 0 " "Pin \"MARHex1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417575762878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MARHex2 0 " "Pin \"MARHex2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417575762878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MARHex3 0 " "Pin \"MARHex3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417575762878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MARHex4 0 " "Pin \"MARHex4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417575762878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MARHex5 0 " "Pin \"MARHex5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417575762878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MARHex6 0 " "Pin \"MARHex6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417575762878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDinHex0 0 " "Pin \"MDinHex0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417575762878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDinHex1 0 " "Pin \"MDinHex1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417575762878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDinHex2 0 " "Pin \"MDinHex2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417575762878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDinHex3 0 " "Pin \"MDinHex3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417575762878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDinHex4 0 " "Pin \"MDinHex4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417575762878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDinHex5 0 " "Pin \"MDinHex5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417575762878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDinHex6 0 " "Pin \"MDinHex6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417575762878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C0 0 " "Pin \"C0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417575762878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C3 0 " "Pin \"C3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417575762878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C7 0 " "Pin \"C7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417575762878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C1 0 " "Pin \"C1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417575762878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C5 0 " "Pin \"C5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417575762878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C6 0 " "Pin \"C6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417575762878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C10 0 " "Pin \"C10\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417575762878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C11 0 " "Pin \"C11\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417575762878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDIn0 0 " "Pin \"MDIn0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417575762878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDIn1 0 " "Pin \"MDIn1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417575762878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDIn2 0 " "Pin \"MDIn2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417575762878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDIn3 0 " "Pin \"MDIn3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417575762878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR3 0 " "Pin \"IR3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417575762878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR2 0 " "Pin \"IR2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417575762878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR1 0 " "Pin \"IR1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417575762878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR0 0 " "Pin \"IR0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417575762878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "readWrite 0 " "Pin \"readWrite\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417575762878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Operand0 0 " "Pin \"Operand0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417575762878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Operand1 0 " "Pin \"Operand1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417575762878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Operand2 0 " "Pin \"Operand2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417575762878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Operand3 0 " "Pin \"Operand3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417575762878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R0 0 " "Pin \"R0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417575762878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R1 0 " "Pin \"R1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417575762878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R2 0 " "Pin \"R2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417575762878 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R3 0 " "Pin \"R3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417575762878 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1417575762878 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1417575763065 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1417575763096 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1417575763268 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1417575763564 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1417575763564 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1417575763720 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/output_files/partA.fit.smsg " "Generated suppressed messages file C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/output_files/partA.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1417575763908 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 43 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "616 " "Peak virtual memory: 616 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1417575764235 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 02 21:02:44 2014 " "Processing ended: Tue Dec 02 21:02:44 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1417575764235 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1417575764235 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1417575764235 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1417575764235 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1417575765468 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1417575765468 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 02 21:02:45 2014 " "Processing started: Tue Dec 02 21:02:45 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1417575765468 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1417575765468 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off partA -c partA " "Command: quartus_asm --read_settings_files=off --write_settings_files=off partA -c partA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1417575765468 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1417575766591 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1417575766622 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "423 " "Peak virtual memory: 423 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1417575767230 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 02 21:02:47 2014 " "Processing ended: Tue Dec 02 21:02:47 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1417575767230 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1417575767230 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1417575767230 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1417575767230 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1417575767839 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1417575768619 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1417575768619 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 02 21:02:48 2014 " "Processing started: Tue Dec 02 21:02:48 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1417575768619 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1417575768619 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta partA -c partA " "Command: quartus_sta partA -c partA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1417575768619 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1417575768806 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1417575769056 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1417575769087 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1417575769087 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1417575769165 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "partA.sdc " "Synopsys Design Constraints File file not found: 'partA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1417575769180 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1417575769180 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLKcontroller CLKcontroller " "create_clock -period 1.000 -name CLKcontroller CLKcontroller" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1417575769180 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Accumulator:ACC\|74193:inst2\|25~1 Accumulator:ACC\|74193:inst2\|25~1 " "create_clock -period 1.000 -name Accumulator:ACC\|74193:inst2\|25~1 Accumulator:ACC\|74193:inst2\|25~1" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1417575769180 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Accumulator:ACC\|74193:inst2\|26~1 Accumulator:ACC\|74193:inst2\|26~1 " "create_clock -period 1.000 -name Accumulator:ACC\|74193:inst2\|26~1 Accumulator:ACC\|74193:inst2\|26~1" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1417575769180 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name controllerTesting:inst6\|controllerV2:inst\|state.0100 controllerTesting:inst6\|controllerV2:inst\|state.0100 " "create_clock -period 1.000 -name controllerTesting:inst6\|controllerV2:inst\|state.0100 controllerTesting:inst6\|controllerV2:inst\|state.0100" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1417575769180 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name controllerTesting:inst6\|controllerV2:inst\|state.0110 controllerTesting:inst6\|controllerV2:inst\|state.0110 " "create_clock -period 1.000 -name controllerTesting:inst6\|controllerV2:inst\|state.0110 controllerTesting:inst6\|controllerV2:inst\|state.0110" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1417575769180 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1417575769180 ""}
{ "Warning" "WSTA_SCC_LOOP" "7 " "Found combinational loop of 7 nodes" { { "Warning" "WSTA_SCC_NODE" "ACC\|inst2\|23~2\|combout " "Node \"ACC\|inst2\|23~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417575769196 ""} { "Warning" "WSTA_SCC_NODE" "ACC\|inst2\|88~0\|dataa " "Node \"ACC\|inst2\|88~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417575769196 ""} { "Warning" "WSTA_SCC_NODE" "ACC\|inst2\|88~0\|combout " "Node \"ACC\|inst2\|88~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417575769196 ""} { "Warning" "WSTA_SCC_NODE" "ACC\|inst2\|23~2\|datac " "Node \"ACC\|inst2\|23~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417575769196 ""} { "Warning" "WSTA_SCC_NODE" "ACC\|inst2\|55\|datab " "Node \"ACC\|inst2\|55\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417575769196 ""} { "Warning" "WSTA_SCC_NODE" "ACC\|inst2\|55\|combout " "Node \"ACC\|inst2\|55\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417575769196 ""} { "Warning" "WSTA_SCC_NODE" "ACC\|inst2\|23~2\|datad " "Node \"ACC\|inst2\|23~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417575769196 ""}  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 800 736 800 880 "23" "" } } } } { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 888 688 752 928 "88" "" } } } } { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 704 384 448 744 "55" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1417575769196 ""}
{ "Warning" "WSTA_SCC_LOOP" "9 " "Found combinational loop of 9 nodes" { { "Warning" "WSTA_SCC_NODE" "ACC\|inst2\|24~2\|combout " "Node \"ACC\|inst2\|24~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417575769196 ""} { "Warning" "WSTA_SCC_NODE" "ACC\|inst2\|87~0\|datad " "Node \"ACC\|inst2\|87~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417575769196 ""} { "Warning" "WSTA_SCC_NODE" "ACC\|inst2\|87~0\|combout " "Node \"ACC\|inst2\|87~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417575769196 ""} { "Warning" "WSTA_SCC_NODE" "ACC\|inst2\|87~1\|datab " "Node \"ACC\|inst2\|87~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417575769196 ""} { "Warning" "WSTA_SCC_NODE" "ACC\|inst2\|87~1\|combout " "Node \"ACC\|inst2\|87~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417575769196 ""} { "Warning" "WSTA_SCC_NODE" "ACC\|inst2\|24~2\|datab " "Node \"ACC\|inst2\|24~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417575769196 ""} { "Warning" "WSTA_SCC_NODE" "ACC\|inst2\|54\|datab " "Node \"ACC\|inst2\|54\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417575769196 ""} { "Warning" "WSTA_SCC_NODE" "ACC\|inst2\|54\|combout " "Node \"ACC\|inst2\|54\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417575769196 ""} { "Warning" "WSTA_SCC_NODE" "ACC\|inst2\|24~2\|datac " "Node \"ACC\|inst2\|24~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417575769196 ""}  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 560 736 800 640 "24" "" } } } } { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 648 688 752 688 "87" "" } } } } { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 496 384 448 536 "54" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1417575769196 ""}
{ "Warning" "WSTA_SCC_LOOP" "9 " "Found combinational loop of 9 nodes" { { "Warning" "WSTA_SCC_NODE" "ACC\|inst2\|25~2\|combout " "Node \"ACC\|inst2\|25~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417575769196 ""} { "Warning" "WSTA_SCC_NODE" "Adder1\|inst4\|inst2\|inst5~0\|datac " "Node \"Adder1\|inst4\|inst2\|inst5~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417575769196 ""} { "Warning" "WSTA_SCC_NODE" "Adder1\|inst4\|inst2\|inst5~0\|combout " "Node \"Adder1\|inst4\|inst2\|inst5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417575769196 ""} { "Warning" "WSTA_SCC_NODE" "ACC\|inst2\|86~0\|datab " "Node \"ACC\|inst2\|86~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417575769196 ""} { "Warning" "WSTA_SCC_NODE" "ACC\|inst2\|86~0\|combout " "Node \"ACC\|inst2\|86~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417575769196 ""} { "Warning" "WSTA_SCC_NODE" "ACC\|inst2\|25~2\|datac " "Node \"ACC\|inst2\|25~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417575769196 ""} { "Warning" "WSTA_SCC_NODE" "ACC\|inst2\|53\|datab " "Node \"ACC\|inst2\|53\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417575769196 ""} { "Warning" "WSTA_SCC_NODE" "ACC\|inst2\|53\|combout " "Node \"ACC\|inst2\|53\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417575769196 ""} { "Warning" "WSTA_SCC_NODE" "ACC\|inst2\|25~2\|datab " "Node \"ACC\|inst2\|25~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417575769196 ""}  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 320 736 800 400 "25" "" } } } } { "Lab2Adder.bdf" "" { Schematic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/Lab2Adder.bdf" { { 168 728 792 216 "inst5" "" } } } } { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 408 688 752 448 "86" "" } } } } { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 256 384 448 296 "53" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1417575769196 ""}
{ "Warning" "WSTA_SCC_LOOP" "7 " "Found combinational loop of 7 nodes" { { "Warning" "WSTA_SCC_NODE" "ACC\|inst2\|26~2\|combout " "Node \"ACC\|inst2\|26~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417575769196 ""} { "Warning" "WSTA_SCC_NODE" "ACC\|inst2\|52\|dataa " "Node \"ACC\|inst2\|52\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417575769196 ""} { "Warning" "WSTA_SCC_NODE" "ACC\|inst2\|52\|combout " "Node \"ACC\|inst2\|52\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417575769196 ""} { "Warning" "WSTA_SCC_NODE" "ACC\|inst2\|26~2\|datab " "Node \"ACC\|inst2\|26~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417575769196 ""} { "Warning" "WSTA_SCC_NODE" "ACC\|inst2\|85~0\|dataa " "Node \"ACC\|inst2\|85~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417575769196 ""} { "Warning" "WSTA_SCC_NODE" "ACC\|inst2\|85~0\|combout " "Node \"ACC\|inst2\|85~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417575769196 ""} { "Warning" "WSTA_SCC_NODE" "ACC\|inst2\|26~2\|dataa " "Node \"ACC\|inst2\|26~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417575769196 ""}  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 80 736 800 160 "26" "" } } } } { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 16 384 448 56 "52" "" } } } } { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 168 688 752 208 "85" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1417575769196 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: ACC\|inst2\|25~2\|dataa  to: ACC\|inst2\|53\|combout " "From: ACC\|inst2\|25~2\|dataa  to: ACC\|inst2\|53\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417575769196 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ACC\|inst2\|26~2\|datad  to: ACC\|inst2\|85~0\|combout " "From: ACC\|inst2\|26~2\|datad  to: ACC\|inst2\|85~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417575769196 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ACC\|inst2\|54\|datad  to: ACC\|inst2\|87~1\|combout " "From: ACC\|inst2\|54\|datad  to: ACC\|inst2\|87~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417575769196 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ACC\|inst2\|87~1\|datad  to: ACC\|inst2\|54\|combout " "From: ACC\|inst2\|87~1\|datad  to: ACC\|inst2\|54\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417575769196 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Adder1\|inst4\|inst2\|inst5~0\|datad  to: ACC\|inst2\|53\|combout " "From: Adder1\|inst4\|inst2\|inst5~0\|datad  to: ACC\|inst2\|53\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417575769196 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1417575769196 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1417575769196 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1417575769212 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1417575769212 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.520 " "Worst-case setup slack is -12.520" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417575769212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417575769212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.520       -39.458 controllerTesting:inst6\|controllerV2:inst\|state.0110  " "  -12.520       -39.458 controllerTesting:inst6\|controllerV2:inst\|state.0110 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417575769212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.435       -30.570 Accumulator:ACC\|74193:inst2\|26~1  " "  -11.435       -30.570 Accumulator:ACC\|74193:inst2\|26~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417575769212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.025       -21.530 Accumulator:ACC\|74193:inst2\|25~1  " "  -11.025       -21.530 Accumulator:ACC\|74193:inst2\|25~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417575769212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.192      -102.629 CLKcontroller  " "   -9.192      -102.629 CLKcontroller " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417575769212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.772       -37.388 controllerTesting:inst6\|controllerV2:inst\|state.0100  " "   -6.772       -37.388 controllerTesting:inst6\|controllerV2:inst\|state.0100 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417575769212 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1417575769212 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.048 " "Worst-case hold slack is -4.048" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417575769227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417575769227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.048        -8.273 Accumulator:ACC\|74193:inst2\|26~1  " "   -4.048        -8.273 Accumulator:ACC\|74193:inst2\|26~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417575769227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.478       -24.839 CLKcontroller  " "   -3.478       -24.839 CLKcontroller " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417575769227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.394        -2.088 controllerTesting:inst6\|controllerV2:inst\|state.0110  " "   -1.394        -2.088 controllerTesting:inst6\|controllerV2:inst\|state.0110 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417575769227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.887        -0.887 Accumulator:ACC\|74193:inst2\|25~1  " "   -0.887        -0.887 Accumulator:ACC\|74193:inst2\|25~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417575769227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.108         0.000 controllerTesting:inst6\|controllerV2:inst\|state.0100  " "    1.108         0.000 controllerTesting:inst6\|controllerV2:inst\|state.0100 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417575769227 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1417575769227 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -15.933 " "Worst-case recovery slack is -15.933" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417575769227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417575769227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.933       -52.485 controllerTesting:inst6\|controllerV2:inst\|state.0110  " "  -15.933       -52.485 controllerTesting:inst6\|controllerV2:inst\|state.0110 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417575769227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.848       -38.325 Accumulator:ACC\|74193:inst2\|26~1  " "  -14.848       -38.325 Accumulator:ACC\|74193:inst2\|26~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417575769227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.328       -28.246 Accumulator:ACC\|74193:inst2\|25~1  " "  -14.328       -28.246 Accumulator:ACC\|74193:inst2\|25~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417575769227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.252       -26.020 controllerTesting:inst6\|controllerV2:inst\|state.0100  " "   -7.252       -26.020 controllerTesting:inst6\|controllerV2:inst\|state.0100 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417575769227 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1417575769227 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -4.024 " "Worst-case removal slack is -4.024" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417575769227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417575769227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.024        -6.806 Accumulator:ACC\|74193:inst2\|26~1  " "   -4.024        -6.806 Accumulator:ACC\|74193:inst2\|26~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417575769227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.863        -0.863 Accumulator:ACC\|74193:inst2\|25~1  " "   -0.863        -0.863 Accumulator:ACC\|74193:inst2\|25~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417575769227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.668        -0.668 controllerTesting:inst6\|controllerV2:inst\|state.0110  " "   -0.668        -0.668 controllerTesting:inst6\|controllerV2:inst\|state.0110 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417575769227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.599         0.000 controllerTesting:inst6\|controllerV2:inst\|state.0100  " "    4.599         0.000 controllerTesting:inst6\|controllerV2:inst\|state.0100 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417575769227 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1417575769227 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -4.702 " "Worst-case minimum pulse width slack is -4.702" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417575769227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417575769227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.702       -47.332 Accumulator:ACC\|74193:inst2\|26~1  " "   -4.702       -47.332 Accumulator:ACC\|74193:inst2\|26~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417575769227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.064      -161.373 CLKcontroller  " "   -2.064      -161.373 CLKcontroller " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417575769227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.548        -6.066 Accumulator:ACC\|74193:inst2\|25~1  " "   -1.548        -6.066 Accumulator:ACC\|74193:inst2\|25~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417575769227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.611        -9.776 controllerTesting:inst6\|controllerV2:inst\|state.0100  " "   -0.611        -9.776 controllerTesting:inst6\|controllerV2:inst\|state.0100 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417575769227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.611        -4.888 controllerTesting:inst6\|controllerV2:inst\|state.0110  " "   -0.611        -4.888 controllerTesting:inst6\|controllerV2:inst\|state.0110 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417575769227 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1417575769227 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1417575769399 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1417575769399 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: ACC\|inst2\|25~2\|dataa  to: ACC\|inst2\|53\|combout " "From: ACC\|inst2\|25~2\|dataa  to: ACC\|inst2\|53\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417575769430 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ACC\|inst2\|26~2\|datad  to: ACC\|inst2\|85~0\|combout " "From: ACC\|inst2\|26~2\|datad  to: ACC\|inst2\|85~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417575769430 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ACC\|inst2\|54\|datad  to: ACC\|inst2\|87~1\|combout " "From: ACC\|inst2\|54\|datad  to: ACC\|inst2\|87~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417575769430 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ACC\|inst2\|87~1\|datad  to: ACC\|inst2\|54\|combout " "From: ACC\|inst2\|87~1\|datad  to: ACC\|inst2\|54\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417575769430 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Adder1\|inst4\|inst2\|inst5~0\|datad  to: ACC\|inst2\|53\|combout " "From: Adder1\|inst4\|inst2\|inst5~0\|datad  to: ACC\|inst2\|53\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417575769430 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1417575769430 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1417575769430 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.640 " "Worst-case setup slack is -4.640" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417575769430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417575769430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.640       -14.365 controllerTesting:inst6\|controllerV2:inst\|state.0110  " "   -4.640       -14.365 controllerTesting:inst6\|controllerV2:inst\|state.0110 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417575769430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.238       -11.176 Accumulator:ACC\|74193:inst2\|26~1  " "   -4.238       -11.176 Accumulator:ACC\|74193:inst2\|26~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417575769430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.079        -7.992 Accumulator:ACC\|74193:inst2\|25~1  " "   -4.079        -7.992 Accumulator:ACC\|74193:inst2\|25~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417575769430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.073       -13.221 controllerTesting:inst6\|controllerV2:inst\|state.0100  " "   -3.073       -13.221 controllerTesting:inst6\|controllerV2:inst\|state.0100 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417575769430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.524       -32.689 CLKcontroller  " "   -2.524       -32.689 CLKcontroller " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417575769430 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1417575769430 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.799 " "Worst-case hold slack is -1.799" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417575769446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417575769446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.799        -3.768 Accumulator:ACC\|74193:inst2\|26~1  " "   -1.799        -3.768 Accumulator:ACC\|74193:inst2\|26~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417575769446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.756       -16.188 CLKcontroller  " "   -1.756       -16.188 CLKcontroller " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417575769446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.729        -1.581 controllerTesting:inst6\|controllerV2:inst\|state.0110  " "   -0.729        -1.581 controllerTesting:inst6\|controllerV2:inst\|state.0110 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417575769446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.576        -0.576 Accumulator:ACC\|74193:inst2\|25~1  " "   -0.576        -0.576 Accumulator:ACC\|74193:inst2\|25~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417575769446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.412         0.000 controllerTesting:inst6\|controllerV2:inst\|state.0100  " "    0.412         0.000 controllerTesting:inst6\|controllerV2:inst\|state.0100 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417575769446 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1417575769446 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.024 " "Worst-case recovery slack is -6.024" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417575769446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417575769446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.024       -19.920 controllerTesting:inst6\|controllerV2:inst\|state.0110  " "   -6.024       -19.920 controllerTesting:inst6\|controllerV2:inst\|state.0110 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417575769446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.622       -14.509 Accumulator:ACC\|74193:inst2\|26~1  " "   -5.622       -14.509 Accumulator:ACC\|74193:inst2\|26~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417575769446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.428       -10.725 Accumulator:ACC\|74193:inst2\|25~1  " "   -5.428       -10.725 Accumulator:ACC\|74193:inst2\|25~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417575769446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.406       -10.733 controllerTesting:inst6\|controllerV2:inst\|state.0100  " "   -3.406       -10.733 controllerTesting:inst6\|controllerV2:inst\|state.0100 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417575769446 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1417575769446 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.644 " "Worst-case removal slack is -1.644" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417575769461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417575769461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.644        -2.787 Accumulator:ACC\|74193:inst2\|26~1  " "   -1.644        -2.787 Accumulator:ACC\|74193:inst2\|26~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417575769461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.574        -0.574 controllerTesting:inst6\|controllerV2:inst\|state.0110  " "   -0.574        -0.574 controllerTesting:inst6\|controllerV2:inst\|state.0110 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417575769461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.421        -0.421 Accumulator:ACC\|74193:inst2\|25~1  " "   -0.421        -0.421 Accumulator:ACC\|74193:inst2\|25~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417575769461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.379         0.000 controllerTesting:inst6\|controllerV2:inst\|state.0100  " "    2.379         0.000 controllerTesting:inst6\|controllerV2:inst\|state.0100 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417575769461 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1417575769461 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.048 " "Worst-case minimum pulse width slack is -2.048" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417575769461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417575769461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.048       -14.150 Accumulator:ACC\|74193:inst2\|26~1  " "   -2.048       -14.150 Accumulator:ACC\|74193:inst2\|26~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417575769461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.000      -153.222 CLKcontroller  " "   -2.000      -153.222 CLKcontroller " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417575769461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.894        -2.788 Accumulator:ACC\|74193:inst2\|25~1  " "   -0.894        -2.788 Accumulator:ACC\|74193:inst2\|25~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417575769461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -8.000 controllerTesting:inst6\|controllerV2:inst\|state.0100  " "   -0.500        -8.000 controllerTesting:inst6\|controllerV2:inst\|state.0100 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417575769461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -4.000 controllerTesting:inst6\|controllerV2:inst\|state.0110  " "   -0.500        -4.000 controllerTesting:inst6\|controllerV2:inst\|state.0110 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417575769461 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1417575769461 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1417575769773 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1417575769867 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1417575769867 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 41 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "394 " "Peak virtual memory: 394 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1417575770085 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 02 21:02:50 2014 " "Processing ended: Tue Dec 02 21:02:50 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1417575770085 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1417575770085 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1417575770085 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1417575770085 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1417575771458 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1417575771458 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 02 21:02:51 2014 " "Processing started: Tue Dec 02 21:02:51 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1417575771458 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1417575771458 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off partA -c partA " "Command: quartus_eda --read_settings_files=off --write_settings_files=off partA -c partA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1417575771458 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "partA.vo C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/simulation/modelsim/ simulation " "Generated file partA.vo in folder \"C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1417575771957 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "384 " "Peak virtual memory: 384 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1417575772004 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 02 21:02:52 2014 " "Processing ended: Tue Dec 02 21:02:52 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1417575772004 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1417575772004 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1417575772004 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1417575772004 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 112 s " "Quartus II Full Compilation was successful. 0 errors, 112 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1417575772628 ""}
