Analysis & Synthesis report for MAX1000
Thu Nov 29 14:23:37 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |MAX1000|DAC_MCP4921:dac_mcp4921_u5|state
 10. State Machine - |MAX1000|ADC_MCP3201:adc_mcp3201_u9|state
 11. State Machine - |MAX1000|ADC_MCP3201_MOV_AVG:adc_mcp3201_u8_mov_avg|ADC_MCP3201:adc_mcp3201|state
 12. State Machine - |MAX1000|ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg|ADC_MCP3201:adc_mcp3201|state
 13. State Machine - |MAX1000|WDT:wdt|status
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Parameter Settings for User Entity Instance: PLL:pll|altpll:altpll_component
 20. Parameter Settings for User Entity Instance: SPI_HOST:spi_host_rpi
 21. Parameter Settings for User Entity Instance: SPI_HOST:spi_host_rpi|SPI_INP_FILTER_HOST:spi_inp_filter_cs
 22. Parameter Settings for User Entity Instance: SPI_HOST:spi_host_rpi|SPI_INP_FILTER_HOST:spi_inp_filter_clk
 23. Parameter Settings for User Entity Instance: SPI_HOST:spi_host_rpi|SPI_INP_FILTER_HOST:spi_inp_filter_mosi
 24. Parameter Settings for User Entity Instance: WDT:wdt
 25. Parameter Settings for User Entity Instance: QUADRATUR_ENCODER:quadratur_encoder|ENC_INP_FILTER:enc_inp_filter_a
 26. Parameter Settings for User Entity Instance: QUADRATUR_ENCODER:quadratur_encoder|ENC_INP_FILTER:enc_inp_filter_b
 27. Parameter Settings for User Entity Instance: DIG_INP_FILTER:dig_inp_filter_qe_a
 28. Parameter Settings for User Entity Instance: DIG_INP_FILTER:dig_inp_filter_qe_b
 29. Parameter Settings for User Entity Instance: AC_MOTOR:inst2
 30. Parameter Settings for User Entity Instance: APP_TIMER:app_timer|SPI_HOST:spi_host_ft2232
 31. Parameter Settings for User Entity Instance: APP_TIMER:app_timer|SPI_HOST:spi_host_ft2232|SPI_INP_FILTER_HOST:spi_inp_filter_cs
 32. Parameter Settings for User Entity Instance: APP_TIMER:app_timer|SPI_HOST:spi_host_ft2232|SPI_INP_FILTER_HOST:spi_inp_filter_clk
 33. Parameter Settings for User Entity Instance: APP_TIMER:app_timer|SPI_HOST:spi_host_ft2232|SPI_INP_FILTER_HOST:spi_inp_filter_mosi
 34. Parameter Settings for Inferred Entity Instance: APP_TIMER:app_timer|TIMER_APP:timer_app|lpm_divide:Mod2
 35. Parameter Settings for Inferred Entity Instance: APP_TIMER:app_timer|TIMER_APP:timer_app|lpm_divide:Mod3
 36. Parameter Settings for Inferred Entity Instance: APP_TIMER:app_timer|TIMER_APP:timer_app|lpm_divide:Mod4
 37. Parameter Settings for Inferred Entity Instance: APP_TIMER:app_timer|TIMER_APP:timer_app|lpm_divide:Div1
 38. Parameter Settings for Inferred Entity Instance: APP_TIMER:app_timer|TIMER_APP:timer_app|lpm_divide:Div3
 39. Parameter Settings for Inferred Entity Instance: APP_TIMER:app_timer|TIMER_APP:timer_app|lpm_divide:Div4
 40. Parameter Settings for Inferred Entity Instance: APP_TIMER:app_timer|TIMER_APP:timer_app|lpm_divide:Div0
 41. Parameter Settings for Inferred Entity Instance: APP_TIMER:app_timer|TIMER_APP:timer_app|lpm_divide:Mod1
 42. Parameter Settings for Inferred Entity Instance: APP_TIMER:app_timer|TIMER_APP:timer_app|lpm_divide:Div2
 43. Parameter Settings for Inferred Entity Instance: APP_TIMER:app_timer|TIMER_APP:timer_app|lpm_divide:Mod0
 44. altpll Parameter Settings by Entity Instance
 45. Port Connectivity Checks: "APP_TIMER:app_timer|TIMER_APP:timer_app|HEX_SEG_7:hex_seg_7_sek_tausendstel"
 46. Port Connectivity Checks: "APP_TIMER:app_timer|TIMER_APP:timer_app|HEX_SEG_7:hex_seg_7_sek_hundertstel"
 47. Port Connectivity Checks: "APP_TIMER:app_timer|TIMER_APP:timer_app|HEX_SEG_7:hex_seg_7_sek_zehntel"
 48. Port Connectivity Checks: "APP_TIMER:app_timer|TIMER_APP:timer_app|HEX_SEG_7:hex_seg_7_sek_einer"
 49. Port Connectivity Checks: "APP_TIMER:app_timer|TIMER_APP:timer_app|HEX_SEG_7:hex_seg_7_sek_zehner"
 50. Port Connectivity Checks: "APP_TIMER:app_timer|TIMER_APP:timer_app|HEX_SEG_7:hex_seg_7_min_einer"
 51. Port Connectivity Checks: "APP_TIMER:app_timer|TIMER_APP:timer_app|HEX_SEG_7:hex_seg_7_min_zehner"
 52. Post-Synthesis Netlist Statistics for Top Partition
 53. Elapsed Time Per Partition
 54. Analysis & Synthesis Messages
 55. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Nov 29 14:23:37 2018           ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Standard Edition ;
; Revision Name                      ; MAX1000                                         ;
; Top-level Entity Name              ; MAX1000                                         ;
; Family                             ; MAX 10                                          ;
; Total logic elements               ; 5,856                                           ;
;     Total combinational functions  ; 5,352                                           ;
;     Dedicated logic registers      ; 1,559                                           ;
; Total registers                    ; 1559                                            ;
; Total pins                         ; 47                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 1                                               ;
; UFM blocks                         ; 0                                               ;
; ADC blocks                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; 10M16SAU169C8G     ;                    ;
; Top-level entity name                                                      ; MAX1000            ; MAX1000            ;
; Family name                                                                ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                     ;
+---------------------------------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                        ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                    ; Library ;
+---------------------------------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------------------------+---------+
; src/AC_MOTOR/AC_MOTOR.v                                 ; yes             ; User Verilog HDL File              ; /home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR.v                                           ;         ;
; MAX1000.bdf                                             ; yes             ; User Block Diagram/Schematic File  ; /home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf                                                       ;         ;
; src/PLL/PLL.v                                           ; yes             ; User Wizard-Generated File         ; /home/mschwarz/fhnw/pro5/fpga/src/PLL/PLL.v                                                     ;         ;
; src/SPI/HOST/SPI_HOST.v                                 ; yes             ; User Verilog HDL File              ; /home/mschwarz/fhnw/pro5/fpga/src/SPI/HOST/SPI_HOST.v                                           ;         ;
; src/CLOCK/GENERATOR/CLOCK_GENERATOR.v                   ; yes             ; User Verilog HDL File              ; /home/mschwarz/fhnw/pro5/fpga/src/CLOCK/GENERATOR/CLOCK_GENERATOR.v                             ;         ;
; src/ADC_DAC/ADC_MCP3201/ADC_MCP3201.v                   ; yes             ; User Verilog HDL File              ; /home/mschwarz/fhnw/pro5/fpga/src/ADC_DAC/ADC_MCP3201/ADC_MCP3201.v                             ;         ;
; src/FILTER/DIGITAL_INPUT_FILTER/DIG_INP_FILTER.v        ; yes             ; User Verilog HDL File              ; /home/mschwarz/fhnw/pro5/fpga/src/FILTER/DIGITAL_INPUT_FILTER/DIG_INP_FILTER.v                  ;         ;
; src/RGB/RGB_PL9823/RGB_PL9823.v                         ; yes             ; User Verilog HDL File              ; /home/mschwarz/fhnw/pro5/fpga/src/RGB/RGB_PL9823/RGB_PL9823.v                                   ;         ;
; src/ADC_DAC/DAC_MCP4921/DAC_MCP4921.v                   ; yes             ; User Verilog HDL File              ; /home/mschwarz/fhnw/pro5/fpga/src/ADC_DAC/DAC_MCP4921/DAC_MCP4921.v                             ;         ;
; src/SPI/ZUWEISUNG/ZUWEISUNG.v                           ; yes             ; User Verilog HDL File              ; /home/mschwarz/fhnw/pro5/fpga/src/SPI/ZUWEISUNG/ZUWEISUNG.v                                     ;         ;
; src/TOOLBOX/SEL/SEL.v                                   ; yes             ; User Verilog HDL File              ; /home/mschwarz/fhnw/pro5/fpga/src/TOOLBOX/SEL/SEL.v                                             ;         ;
; src/CLOCK/WDT/WDT.v                                     ; yes             ; User Verilog HDL File              ; /home/mschwarz/fhnw/pro5/fpga/src/CLOCK/WDT/WDT.v                                               ;         ;
; src/BASIS/BLOCK_DIAGRAM/BLOCK_DIAGRAM.bdf               ; yes             ; User Block Diagram/Schematic File  ; /home/mschwarz/fhnw/pro5/fpga/src/BASIS/BLOCK_DIAGRAM/BLOCK_DIAGRAM.bdf                         ;         ;
; src/BASIS/VERILOG/GLUE_LOGIC/GLUE_LOGIC.v               ; yes             ; User Verilog HDL File              ; /home/mschwarz/fhnw/pro5/fpga/src/BASIS/VERILOG/GLUE_LOGIC/GLUE_LOGIC.v                         ;         ;
; src/ADC_DAC/ADC_MCP3201/MOV_AVG/ADC_MCP3201_MOV_AVG.v   ; yes             ; User Verilog HDL File              ; /home/mschwarz/fhnw/pro5/fpga/src/ADC_DAC/ADC_MCP3201/MOV_AVG/ADC_MCP3201_MOV_AVG.v             ;         ;
; src/APP_TIMER/APP_TIMER.bdf                             ; yes             ; User Block Diagram/Schematic File  ; /home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/APP_TIMER.bdf                                       ;         ;
; src/APP_TIMER/TIMER_APP.v                               ; yes             ; User Verilog HDL File              ; /home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v                                         ;         ;
; src/BASIS/VERILOG/TEST/TEST.v                           ; yes             ; User Verilog HDL File              ; /home/mschwarz/fhnw/pro5/fpga/src/BASIS/VERILOG/TEST/TEST.v                                     ;         ;
; src/QUADRATUR_ENCODER/FULL/QUADRATUR_ENCODER.v          ; yes             ; User Verilog HDL File              ; /home/mschwarz/fhnw/pro5/fpga/src/QUADRATUR_ENCODER/FULL/QUADRATUR_ENCODER.v                    ;         ;
; src/QUADRATUR_ENCODER/SIMPLE/QUADRATUR_ENCODER_SIMPLE.v ; yes             ; User Verilog HDL File              ; /home/mschwarz/fhnw/pro5/fpga/src/QUADRATUR_ENCODER/SIMPLE/QUADRATUR_ENCODER_SIMPLE.v           ;         ;
; altpll.tdf                                              ; yes             ; Megafunction                       ; /home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/libraries/megafunctions/altpll.tdf          ;         ;
; aglobal171.inc                                          ; yes             ; Megafunction                       ; /home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/libraries/megafunctions/aglobal171.inc      ;         ;
; stratix_pll.inc                                         ; yes             ; Megafunction                       ; /home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/libraries/megafunctions/stratix_pll.inc     ;         ;
; stratixii_pll.inc                                       ; yes             ; Megafunction                       ; /home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/libraries/megafunctions/stratixii_pll.inc   ;         ;
; cycloneii_pll.inc                                       ; yes             ; Megafunction                       ; /home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/libraries/megafunctions/cycloneii_pll.inc   ;         ;
; db/PLL_altpll.v                                         ; yes             ; Auto-Generated Megafunction        ; /home/mschwarz/fhnw/pro5/fpga/db/PLL_altpll.v                                                   ;         ;
; lpm_divide.tdf                                          ; yes             ; Megafunction                       ; /home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/libraries/megafunctions/lpm_divide.tdf      ;         ;
; abs_divider.inc                                         ; yes             ; Megafunction                       ; /home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/libraries/megafunctions/abs_divider.inc     ;         ;
; sign_div_unsign.inc                                     ; yes             ; Megafunction                       ; /home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/libraries/megafunctions/sign_div_unsign.inc ;         ;
; db/lpm_divide_pll.tdf                                   ; yes             ; Auto-Generated Megafunction        ; /home/mschwarz/fhnw/pro5/fpga/db/lpm_divide_pll.tdf                                             ;         ;
; db/sign_div_unsign_olh.tdf                              ; yes             ; Auto-Generated Megafunction        ; /home/mschwarz/fhnw/pro5/fpga/db/sign_div_unsign_olh.tdf                                        ;         ;
; db/alt_u_div_qhe.tdf                                    ; yes             ; Auto-Generated Megafunction        ; /home/mschwarz/fhnw/pro5/fpga/db/alt_u_div_qhe.tdf                                              ;         ;
; db/add_sub_t3c.tdf                                      ; yes             ; Auto-Generated Megafunction        ; /home/mschwarz/fhnw/pro5/fpga/db/add_sub_t3c.tdf                                                ;         ;
; db/add_sub_u3c.tdf                                      ; yes             ; Auto-Generated Megafunction        ; /home/mschwarz/fhnw/pro5/fpga/db/add_sub_u3c.tdf                                                ;         ;
; db/lpm_divide_otl.tdf                                   ; yes             ; Auto-Generated Megafunction        ; /home/mschwarz/fhnw/pro5/fpga/db/lpm_divide_otl.tdf                                             ;         ;
; db/sign_div_unsign_qlh.tdf                              ; yes             ; Auto-Generated Megafunction        ; /home/mschwarz/fhnw/pro5/fpga/db/sign_div_unsign_qlh.tdf                                        ;         ;
; db/alt_u_div_uhe.tdf                                    ; yes             ; Auto-Generated Megafunction        ; /home/mschwarz/fhnw/pro5/fpga/db/alt_u_div_uhe.tdf                                              ;         ;
; db/lpm_divide_mtl.tdf                                   ; yes             ; Auto-Generated Megafunction        ; /home/mschwarz/fhnw/pro5/fpga/db/lpm_divide_mtl.tdf                                             ;         ;
; db/lpm_divide_3vl.tdf                                   ; yes             ; Auto-Generated Megafunction        ; /home/mschwarz/fhnw/pro5/fpga/db/lpm_divide_3vl.tdf                                             ;         ;
; db/sign_div_unsign_5nh.tdf                              ; yes             ; Auto-Generated Megafunction        ; /home/mschwarz/fhnw/pro5/fpga/db/sign_div_unsign_5nh.tdf                                        ;         ;
; db/alt_u_div_kke.tdf                                    ; yes             ; Auto-Generated Megafunction        ; /home/mschwarz/fhnw/pro5/fpga/db/alt_u_div_kke.tdf                                              ;         ;
; db/lpm_divide_rll.tdf                                   ; yes             ; Auto-Generated Megafunction        ; /home/mschwarz/fhnw/pro5/fpga/db/lpm_divide_rll.tdf                                             ;         ;
; db/lpm_divide_6nl.tdf                                   ; yes             ; Auto-Generated Megafunction        ; /home/mschwarz/fhnw/pro5/fpga/db/lpm_divide_6nl.tdf                                             ;         ;
+---------------------------------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                              ;
+---------------------------------------------+----------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                      ;
+---------------------------------------------+----------------------------------------------------------------------------+
; Estimated Total logic elements              ; 5,856                                                                      ;
;                                             ;                                                                            ;
; Total combinational functions               ; 5352                                                                       ;
; Logic element usage by number of LUT inputs ;                                                                            ;
;     -- 4 input functions                    ; 1827                                                                       ;
;     -- 3 input functions                    ; 1324                                                                       ;
;     -- <=2 input functions                  ; 2201                                                                       ;
;                                             ;                                                                            ;
; Logic elements by mode                      ;                                                                            ;
;     -- normal mode                          ; 3844                                                                       ;
;     -- arithmetic mode                      ; 1508                                                                       ;
;                                             ;                                                                            ;
; Total registers                             ; 1559                                                                       ;
;     -- Dedicated logic registers            ; 1559                                                                       ;
;     -- I/O registers                        ; 0                                                                          ;
;                                             ;                                                                            ;
; I/O pins                                    ; 47                                                                         ;
;                                             ;                                                                            ;
; Embedded Multiplier 9-bit elements          ; 0                                                                          ;
;                                             ;                                                                            ;
; Total PLLs                                  ; 1                                                                          ;
;     -- PLLs                                 ; 1                                                                          ;
;                                             ;                                                                            ;
; Maximum fan-out node                        ; PLL:pll|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 1560                                                                       ;
; Total fan-out                               ; 19775                                                                      ;
; Average fan-out                             ; 2.82                                                                       ;
+---------------------------------------------+----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                      ;
+--------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------+
; Compilation Hierarchy Node                             ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                              ; Entity Name              ; Library Name ;
+--------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------+
; |MAX1000                                               ; 5352 (1)            ; 1559 (0)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 47   ; 0            ; 0          ; |MAX1000                                                                                                                                         ; MAX1000                  ; work         ;
;    |AC_MOTOR:inst2|                                    ; 387 (387)           ; 51 (51)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|AC_MOTOR:inst2                                                                                                                          ; AC_MOTOR                 ; work         ;
;    |ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg|        ; 274 (176)           ; 191 (130)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg                                                                                              ; ADC_MCP3201_MOV_AVG      ; work         ;
;       |ADC_MCP3201:adc_mcp3201|                        ; 98 (98)             ; 61 (61)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg|ADC_MCP3201:adc_mcp3201                                                                      ; ADC_MCP3201              ; work         ;
;    |ADC_MCP3201_MOV_AVG:adc_mcp3201_u8_mov_avg|        ; 157 (131)           ; 117 (93)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|ADC_MCP3201_MOV_AVG:adc_mcp3201_u8_mov_avg                                                                                              ; ADC_MCP3201_MOV_AVG      ; work         ;
;       |ADC_MCP3201:adc_mcp3201|                        ; 26 (26)             ; 24 (24)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|ADC_MCP3201_MOV_AVG:adc_mcp3201_u8_mov_avg|ADC_MCP3201:adc_mcp3201                                                                      ; ADC_MCP3201              ; work         ;
;    |APP_TIMER:app_timer|                               ; 3404 (0)            ; 349 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|APP_TIMER:app_timer                                                                                                                     ; APP_TIMER                ; work         ;
;       |SPI_HOST:spi_host_ft2232|                       ; 257 (185)           ; 182 (149)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|APP_TIMER:app_timer|SPI_HOST:spi_host_ft2232                                                                                            ; SPI_HOST                 ; work         ;
;          |SPI_INP_FILTER_HOST:spi_inp_filter_clk|      ; 24 (24)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|APP_TIMER:app_timer|SPI_HOST:spi_host_ft2232|SPI_INP_FILTER_HOST:spi_inp_filter_clk                                                     ; SPI_INP_FILTER_HOST      ; work         ;
;          |SPI_INP_FILTER_HOST:spi_inp_filter_cs|       ; 24 (24)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|APP_TIMER:app_timer|SPI_HOST:spi_host_ft2232|SPI_INP_FILTER_HOST:spi_inp_filter_cs                                                      ; SPI_INP_FILTER_HOST      ; work         ;
;          |SPI_INP_FILTER_HOST:spi_inp_filter_mosi|     ; 24 (24)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|APP_TIMER:app_timer|SPI_HOST:spi_host_ft2232|SPI_INP_FILTER_HOST:spi_inp_filter_mosi                                                    ; SPI_INP_FILTER_HOST      ; work         ;
;       |TIMER_APP:timer_app|                            ; 3147 (134)          ; 167 (117)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|APP_TIMER:app_timer|TIMER_APP:timer_app                                                                                                 ; TIMER_APP                ; work         ;
;          |HEX_SEG_7:hex_seg_7_min_einer|               ; 7 (7)               ; 7 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|APP_TIMER:app_timer|TIMER_APP:timer_app|HEX_SEG_7:hex_seg_7_min_einer                                                                   ; HEX_SEG_7                ; work         ;
;          |HEX_SEG_7:hex_seg_7_min_zehner|              ; 7 (7)               ; 7 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|APP_TIMER:app_timer|TIMER_APP:timer_app|HEX_SEG_7:hex_seg_7_min_zehner                                                                  ; HEX_SEG_7                ; work         ;
;          |HEX_SEG_7:hex_seg_7_sek_einer|               ; 7 (7)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|APP_TIMER:app_timer|TIMER_APP:timer_app|HEX_SEG_7:hex_seg_7_sek_einer                                                                   ; HEX_SEG_7                ; work         ;
;          |HEX_SEG_7:hex_seg_7_sek_hundertstel|         ; 7 (7)               ; 7 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|APP_TIMER:app_timer|TIMER_APP:timer_app|HEX_SEG_7:hex_seg_7_sek_hundertstel                                                             ; HEX_SEG_7                ; work         ;
;          |HEX_SEG_7:hex_seg_7_sek_tausendstel|         ; 7 (7)               ; 7 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|APP_TIMER:app_timer|TIMER_APP:timer_app|HEX_SEG_7:hex_seg_7_sek_tausendstel                                                             ; HEX_SEG_7                ; work         ;
;          |HEX_SEG_7:hex_seg_7_sek_zehner|              ; 7 (7)               ; 7 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|APP_TIMER:app_timer|TIMER_APP:timer_app|HEX_SEG_7:hex_seg_7_sek_zehner                                                                  ; HEX_SEG_7                ; work         ;
;          |HEX_SEG_7:hex_seg_7_sek_zehntel|             ; 7 (7)               ; 7 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|APP_TIMER:app_timer|TIMER_APP:timer_app|HEX_SEG_7:hex_seg_7_sek_zehntel                                                                 ; HEX_SEG_7                ; work         ;
;          |lpm_divide:Div0|                             ; 618 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|APP_TIMER:app_timer|TIMER_APP:timer_app|lpm_divide:Div0                                                                                 ; lpm_divide               ; work         ;
;             |lpm_divide_3vl:auto_generated|            ; 618 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|APP_TIMER:app_timer|TIMER_APP:timer_app|lpm_divide:Div0|lpm_divide_3vl:auto_generated                                                   ; lpm_divide_3vl           ; work         ;
;                |sign_div_unsign_5nh:divider|           ; 618 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|APP_TIMER:app_timer|TIMER_APP:timer_app|lpm_divide:Div0|lpm_divide_3vl:auto_generated|sign_div_unsign_5nh:divider                       ; sign_div_unsign_5nh      ; work         ;
;                   |alt_u_div_kke:divider|              ; 618 (618)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|APP_TIMER:app_timer|TIMER_APP:timer_app|lpm_divide:Div0|lpm_divide_3vl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_kke:divider ; alt_u_div_kke            ; work         ;
;          |lpm_divide:Div1|                             ; 326 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|APP_TIMER:app_timer|TIMER_APP:timer_app|lpm_divide:Div1                                                                                 ; lpm_divide               ; work         ;
;             |lpm_divide_otl:auto_generated|            ; 326 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|APP_TIMER:app_timer|TIMER_APP:timer_app|lpm_divide:Div1|lpm_divide_otl:auto_generated                                                   ; lpm_divide_otl           ; work         ;
;                |sign_div_unsign_qlh:divider|           ; 326 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|APP_TIMER:app_timer|TIMER_APP:timer_app|lpm_divide:Div1|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider                       ; sign_div_unsign_qlh      ; work         ;
;                   |alt_u_div_uhe:divider|              ; 326 (326)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|APP_TIMER:app_timer|TIMER_APP:timer_app|lpm_divide:Div1|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider ; alt_u_div_uhe            ; work         ;
;          |lpm_divide:Div2|                             ; 83 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|APP_TIMER:app_timer|TIMER_APP:timer_app|lpm_divide:Div2                                                                                 ; lpm_divide               ; work         ;
;             |lpm_divide_mtl:auto_generated|            ; 83 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|APP_TIMER:app_timer|TIMER_APP:timer_app|lpm_divide:Div2|lpm_divide_mtl:auto_generated                                                   ; lpm_divide_mtl           ; work         ;
;                |sign_div_unsign_olh:divider|           ; 83 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|APP_TIMER:app_timer|TIMER_APP:timer_app|lpm_divide:Div2|lpm_divide_mtl:auto_generated|sign_div_unsign_olh:divider                       ; sign_div_unsign_olh      ; work         ;
;                   |alt_u_div_qhe:divider|              ; 83 (83)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|APP_TIMER:app_timer|TIMER_APP:timer_app|lpm_divide:Div2|lpm_divide_mtl:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider ; alt_u_div_qhe            ; work         ;
;          |lpm_divide:Div3|                             ; 187 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|APP_TIMER:app_timer|TIMER_APP:timer_app|lpm_divide:Div3                                                                                 ; lpm_divide               ; work         ;
;             |lpm_divide_mtl:auto_generated|            ; 187 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|APP_TIMER:app_timer|TIMER_APP:timer_app|lpm_divide:Div3|lpm_divide_mtl:auto_generated                                                   ; lpm_divide_mtl           ; work         ;
;                |sign_div_unsign_olh:divider|           ; 187 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|APP_TIMER:app_timer|TIMER_APP:timer_app|lpm_divide:Div3|lpm_divide_mtl:auto_generated|sign_div_unsign_olh:divider                       ; sign_div_unsign_olh      ; work         ;
;                   |alt_u_div_qhe:divider|              ; 187 (187)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|APP_TIMER:app_timer|TIMER_APP:timer_app|lpm_divide:Div3|lpm_divide_mtl:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider ; alt_u_div_qhe            ; work         ;
;          |lpm_divide:Div4|                             ; 258 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|APP_TIMER:app_timer|TIMER_APP:timer_app|lpm_divide:Div4                                                                                 ; lpm_divide               ; work         ;
;             |lpm_divide_mtl:auto_generated|            ; 258 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|APP_TIMER:app_timer|TIMER_APP:timer_app|lpm_divide:Div4|lpm_divide_mtl:auto_generated                                                   ; lpm_divide_mtl           ; work         ;
;                |sign_div_unsign_olh:divider|           ; 258 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|APP_TIMER:app_timer|TIMER_APP:timer_app|lpm_divide:Div4|lpm_divide_mtl:auto_generated|sign_div_unsign_olh:divider                       ; sign_div_unsign_olh      ; work         ;
;                   |alt_u_div_qhe:divider|              ; 258 (258)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|APP_TIMER:app_timer|TIMER_APP:timer_app|lpm_divide:Div4|lpm_divide_mtl:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider ; alt_u_div_qhe            ; work         ;
;          |lpm_divide:Mod0|                             ; 627 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|APP_TIMER:app_timer|TIMER_APP:timer_app|lpm_divide:Mod0                                                                                 ; lpm_divide               ; work         ;
;             |lpm_divide_6nl:auto_generated|            ; 627 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|APP_TIMER:app_timer|TIMER_APP:timer_app|lpm_divide:Mod0|lpm_divide_6nl:auto_generated                                                   ; lpm_divide_6nl           ; work         ;
;                |sign_div_unsign_5nh:divider|           ; 627 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|APP_TIMER:app_timer|TIMER_APP:timer_app|lpm_divide:Mod0|lpm_divide_6nl:auto_generated|sign_div_unsign_5nh:divider                       ; sign_div_unsign_5nh      ; work         ;
;                   |alt_u_div_kke:divider|              ; 627 (627)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|APP_TIMER:app_timer|TIMER_APP:timer_app|lpm_divide:Mod0|lpm_divide_6nl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_kke:divider ; alt_u_div_kke            ; work         ;
;          |lpm_divide:Mod1|                             ; 334 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|APP_TIMER:app_timer|TIMER_APP:timer_app|lpm_divide:Mod1                                                                                 ; lpm_divide               ; work         ;
;             |lpm_divide_rll:auto_generated|            ; 334 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|APP_TIMER:app_timer|TIMER_APP:timer_app|lpm_divide:Mod1|lpm_divide_rll:auto_generated                                                   ; lpm_divide_rll           ; work         ;
;                |sign_div_unsign_qlh:divider|           ; 334 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|APP_TIMER:app_timer|TIMER_APP:timer_app|lpm_divide:Mod1|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider                       ; sign_div_unsign_qlh      ; work         ;
;                   |alt_u_div_uhe:divider|              ; 334 (334)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|APP_TIMER:app_timer|TIMER_APP:timer_app|lpm_divide:Mod1|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider ; alt_u_div_uhe            ; work         ;
;          |lpm_divide:Mod2|                             ; 190 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|APP_TIMER:app_timer|TIMER_APP:timer_app|lpm_divide:Mod2                                                                                 ; lpm_divide               ; work         ;
;             |lpm_divide_pll:auto_generated|            ; 190 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|APP_TIMER:app_timer|TIMER_APP:timer_app|lpm_divide:Mod2|lpm_divide_pll:auto_generated                                                   ; lpm_divide_pll           ; work         ;
;                |sign_div_unsign_olh:divider|           ; 190 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|APP_TIMER:app_timer|TIMER_APP:timer_app|lpm_divide:Mod2|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider                       ; sign_div_unsign_olh      ; work         ;
;                   |alt_u_div_qhe:divider|              ; 190 (190)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|APP_TIMER:app_timer|TIMER_APP:timer_app|lpm_divide:Mod2|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider ; alt_u_div_qhe            ; work         ;
;          |lpm_divide:Mod3|                             ; 255 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|APP_TIMER:app_timer|TIMER_APP:timer_app|lpm_divide:Mod3                                                                                 ; lpm_divide               ; work         ;
;             |lpm_divide_pll:auto_generated|            ; 255 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|APP_TIMER:app_timer|TIMER_APP:timer_app|lpm_divide:Mod3|lpm_divide_pll:auto_generated                                                   ; lpm_divide_pll           ; work         ;
;                |sign_div_unsign_olh:divider|           ; 255 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|APP_TIMER:app_timer|TIMER_APP:timer_app|lpm_divide:Mod3|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider                       ; sign_div_unsign_olh      ; work         ;
;                   |alt_u_div_qhe:divider|              ; 255 (255)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|APP_TIMER:app_timer|TIMER_APP:timer_app|lpm_divide:Mod3|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider ; alt_u_div_qhe            ; work         ;
;          |lpm_divide:Mod4|                             ; 86 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|APP_TIMER:app_timer|TIMER_APP:timer_app|lpm_divide:Mod4                                                                                 ; lpm_divide               ; work         ;
;             |lpm_divide_pll:auto_generated|            ; 86 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|APP_TIMER:app_timer|TIMER_APP:timer_app|lpm_divide:Mod4|lpm_divide_pll:auto_generated                                                   ; lpm_divide_pll           ; work         ;
;                |sign_div_unsign_olh:divider|           ; 86 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|APP_TIMER:app_timer|TIMER_APP:timer_app|lpm_divide:Mod4|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider                       ; sign_div_unsign_olh      ; work         ;
;                   |alt_u_div_qhe:divider|              ; 86 (86)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|APP_TIMER:app_timer|TIMER_APP:timer_app|lpm_divide:Mod4|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider ; alt_u_div_qhe            ; work         ;
;    |CLOCK_GENERATOR:clock_generator|                   ; 49 (49)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|CLOCK_GENERATOR:clock_generator                                                                                                         ; CLOCK_GENERATOR          ; work         ;
;    |DAC_MCP4921:dac_mcp4921_u5|                        ; 105 (105)           ; 53 (53)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|DAC_MCP4921:dac_mcp4921_u5                                                                                                              ; DAC_MCP4921              ; work         ;
;    |DIG_INP_FILTER:dig_inp_filter_qe_a|                ; 26 (26)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|DIG_INP_FILTER:dig_inp_filter_qe_a                                                                                                      ; DIG_INP_FILTER           ; work         ;
;    |DIG_INP_FILTER:dig_inp_filter_qe_b|                ; 26 (26)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|DIG_INP_FILTER:dig_inp_filter_qe_b                                                                                                      ; DIG_INP_FILTER           ; work         ;
;    |GLUE_LOGIC:verilog_glue_logic|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|GLUE_LOGIC:verilog_glue_logic                                                                                                           ; GLUE_LOGIC               ; work         ;
;    |PLL:pll|                                           ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|PLL:pll                                                                                                                                 ; PLL                      ; work         ;
;       |altpll:altpll_component|                        ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|PLL:pll|altpll:altpll_component                                                                                                         ; altpll                   ; work         ;
;          |PLL_altpll:auto_generated|                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|PLL:pll|altpll:altpll_component|PLL_altpll:auto_generated                                                                               ; PLL_altpll               ; work         ;
;    |QUADRATUR_ENCODER:quadratur_encoder|               ; 196 (196)           ; 134 (134)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|QUADRATUR_ENCODER:quadratur_encoder                                                                                                     ; QUADRATUR_ENCODER        ; work         ;
;    |QUADRATUR_ENCODER_SIMPLE:quadratur_encoder_simple| ; 36 (36)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|QUADRATUR_ENCODER_SIMPLE:quadratur_encoder_simple                                                                                       ; QUADRATUR_ENCODER_SIMPLE ; work         ;
;    |RGB_PL9823:rgb_pl_9823|                            ; 103 (103)           ; 94 (94)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|RGB_PL9823:rgb_pl_9823                                                                                                                  ; RGB_PL9823               ; work         ;
;    |SEL_12_BIT:inst|                                   ; 12 (12)             ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|SEL_12_BIT:inst                                                                                                                         ; SEL_12_BIT               ; work         ;
;    |SPI_HOST:spi_host_rpi|                             ; 534 (462)           ; 431 (398)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|SPI_HOST:spi_host_rpi                                                                                                                   ; SPI_HOST                 ; work         ;
;       |SPI_INP_FILTER_HOST:spi_inp_filter_clk|         ; 24 (24)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|SPI_HOST:spi_host_rpi|SPI_INP_FILTER_HOST:spi_inp_filter_clk                                                                            ; SPI_INP_FILTER_HOST      ; work         ;
;       |SPI_INP_FILTER_HOST:spi_inp_filter_cs|          ; 24 (24)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|SPI_HOST:spi_host_rpi|SPI_INP_FILTER_HOST:spi_inp_filter_cs                                                                             ; SPI_INP_FILTER_HOST      ; work         ;
;       |SPI_INP_FILTER_HOST:spi_inp_filter_mosi|        ; 24 (24)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|SPI_HOST:spi_host_rpi|SPI_INP_FILTER_HOST:spi_inp_filter_mosi                                                                           ; SPI_INP_FILTER_HOST      ; work         ;
;    |TEST:verilog_test|                                 ; 10 (10)             ; 20 (20)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|TEST:verilog_test                                                                                                                       ; TEST                     ; work         ;
;    |WDT:wdt|                                           ; 31 (31)             ; 21 (21)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|WDT:wdt                                                                                                                                 ; WDT                      ; work         ;
+--------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                              ;
+--------+--------------+---------+--------------+--------------+------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance  ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------+-----------------+
; Altera ; ALTPLL       ; 18.0    ; N/A          ; N/A          ; |MAX1000|PLL:pll ; src/PLL/PLL.v   ;
+--------+--------------+---------+--------------+--------------+------------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------+
; State Machine - |MAX1000|DAC_MCP4921:dac_mcp4921_u5|state                         ;
+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; state.00011 ; state.00010 ; state.00001 ; state.00000 ; state.00100 ;
+-------------+-------------+-------------+-------------+-------------+-------------+
; state.00000 ; 0           ; 0           ; 0           ; 0           ; 0           ;
; state.00001 ; 0           ; 0           ; 1           ; 1           ; 0           ;
; state.00010 ; 0           ; 1           ; 0           ; 1           ; 0           ;
; state.00011 ; 1           ; 0           ; 0           ; 1           ; 0           ;
; state.00100 ; 0           ; 0           ; 0           ; 1           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------+
; State Machine - |MAX1000|ADC_MCP3201:adc_mcp3201_u9|state ;
+-------------+-------------+-------------+-----------------+
; Name        ; state.00000 ; state.00010 ; state.00001     ;
+-------------+-------------+-------------+-----------------+
; state.00000 ; 0           ; 0           ; 0               ;
; state.00001 ; 1           ; 0           ; 1               ;
; state.00010 ; 1           ; 1           ; 0               ;
+-------------+-------------+-------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------+
; State Machine - |MAX1000|ADC_MCP3201_MOV_AVG:adc_mcp3201_u8_mov_avg|ADC_MCP3201:adc_mcp3201|state ;
+-------------+-------------+-------------+---------------------------------------------------------+
; Name        ; state.00000 ; state.00010 ; state.00001                                             ;
+-------------+-------------+-------------+---------------------------------------------------------+
; state.00000 ; 0           ; 0           ; 0                                                       ;
; state.00001 ; 1           ; 0           ; 1                                                       ;
; state.00010 ; 1           ; 1           ; 0                                                       ;
+-------------+-------------+-------------+---------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------+
; State Machine - |MAX1000|ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg|ADC_MCP3201:adc_mcp3201|state ;
+-------------+-------------+-------------+---------------------------------------------------------+
; Name        ; state.00000 ; state.00010 ; state.00001                                             ;
+-------------+-------------+-------------+---------------------------------------------------------+
; state.00000 ; 0           ; 0           ; 0                                                       ;
; state.00001 ; 1           ; 0           ; 1                                                       ;
; state.00010 ; 1           ; 1           ; 0                                                       ;
+-------------+-------------+-------------+---------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------+
; State Machine - |MAX1000|WDT:wdt|status ;
+----------+------------------------------+
; Name     ; status.1                     ;
+----------+------------------------------+
; status.0 ; 0                            ;
; status.1 ; 1                            ;
+----------+------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                        ;
+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+
; Register name                                                                            ; Reason for Removal                                                                             ;
+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+
; APP_TIMER:app_timer|TIMER_APP:timer_app|HEX_SEG_7:hex_seg_7_sek_tausendstel|SEG7[0]      ; Stuck at GND due to stuck port data_in                                                         ;
; APP_TIMER:app_timer|TIMER_APP:timer_app|HEX_SEG_7:hex_seg_7_sek_hundertstel|SEG7[0]      ; Stuck at GND due to stuck port data_in                                                         ;
; APP_TIMER:app_timer|TIMER_APP:timer_app|HEX_SEG_7:hex_seg_7_sek_zehntel|SEG7[0]          ; Stuck at GND due to stuck port data_in                                                         ;
; APP_TIMER:app_timer|TIMER_APP:timer_app|HEX_SEG_7:hex_seg_7_sek_zehner|SEG7[0]           ; Stuck at GND due to stuck port data_in                                                         ;
; APP_TIMER:app_timer|TIMER_APP:timer_app|HEX_SEG_7:hex_seg_7_min_zehner|SEG7[0]           ; Stuck at GND due to stuck port data_in                                                         ;
; DAC_MCP4921:dac_mcp4921_u5|value_temp[12,13]                                             ; Stuck at VCC due to stuck port data_in                                                         ;
; DAC_MCP4921:dac_mcp4921_u5|value_temp[14,15]                                             ; Stuck at GND due to stuck port data_in                                                         ;
; ADC_MCP3201:adc_mcp3201_u9|hri1                                                          ; Stuck at GND due to stuck port data_in                                                         ;
; ADC_MCP3201_MOV_AVG:adc_mcp3201_u8_mov_avg|hri1                                          ; Stuck at GND due to stuck port data_in                                                         ;
; AC_MOTOR:inst2|cw_temp                                                                   ; Stuck at VCC due to stuck port data_in                                                         ;
; AC_MOTOR:inst2|ccw_temp                                                                  ; Stuck at GND due to stuck port data_in                                                         ;
; ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg|hri1                                          ; Stuck at GND due to stuck port data_in                                                         ;
; RGB_PL9823:rgb_pl_9823|data[72]                                                          ; Stuck at GND due to stuck port data_in                                                         ;
; ADC_MCP3201:adc_mcp3201_u9|hri2                                                          ; Lost fanout                                                                                    ;
; ADC_MCP3201_MOV_AVG:adc_mcp3201_u8_mov_avg|hri2                                          ; Lost fanout                                                                                    ;
; ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg|hri2                                          ; Lost fanout                                                                                    ;
; APP_TIMER:app_timer|SPI_HOST:spi_host_ft2232|data_in_temp[0..6,15,31,47,55,63,96..255]   ; Stuck at GND due to stuck port data_in                                                         ;
; SPI_HOST:spi_host_rpi|data_in_temp[0..3,16..19,32..35,48..51,152..183,192..199,208..255] ; Stuck at GND due to stuck port data_in                                                         ;
; APP_TIMER:app_timer|TIMER_APP:timer_app|HEX_SEG_7:hex_seg_7_min_einer|SEG7[0]            ; Merged with APP_TIMER:app_timer|TIMER_APP:timer_app|HEX_SEG_7:hex_seg_7_sek_einer|SEG7[0]      ;
; WDT:wdt|hri1                                                                             ; Merged with APP_TIMER:app_timer|TIMER_APP:timer_app|hri1                                       ;
; APP_TIMER:app_timer|TIMER_APP:timer_app|hri2                                             ; Merged with WDT:wdt|hri2                                                                       ;
; ADC_MCP3201_MOV_AVG:adc_mcp3201_u8_mov_avg|ADC_MCP3201:adc_mcp3201|hri2                  ; Merged with ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg|ADC_MCP3201:adc_mcp3201|hri2            ;
; ADC_MCP3201_MOV_AVG:adc_mcp3201_u8_mov_avg|ADC_MCP3201:adc_mcp3201|hri1                  ; Merged with ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg|ADC_MCP3201:adc_mcp3201|hri1            ;
; APP_TIMER:app_timer|SPI_HOST:spi_host_ft2232|data_in_temp[39]                            ; Merged with APP_TIMER:app_timer|SPI_HOST:spi_host_ft2232|data_in_temp[23]                      ;
; ADC_MCP3201_MOV_AVG:adc_mcp3201_u8_mov_avg|ctr_latch[9]                                  ; Merged with ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg|ctr_latch[9]                            ;
; ADC_MCP3201_MOV_AVG:adc_mcp3201_u8_mov_avg|ctr_latch[8]                                  ; Merged with ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg|ctr_latch[8]                            ;
; ADC_MCP3201_MOV_AVG:adc_mcp3201_u8_mov_avg|ctr_latch[5]                                  ; Merged with ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg|ctr_latch[5]                            ;
; ADC_MCP3201_MOV_AVG:adc_mcp3201_u8_mov_avg|ctr_latch[4]                                  ; Merged with ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg|ctr_latch[4]                            ;
; ADC_MCP3201_MOV_AVG:adc_mcp3201_u8_mov_avg|ctr_latch[1]                                  ; Merged with ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg|ctr_latch[1]                            ;
; ADC_MCP3201_MOV_AVG:adc_mcp3201_u8_mov_avg|ctr_latch[11]                                 ; Merged with ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg|ctr_latch[11]                           ;
; ADC_MCP3201_MOV_AVG:adc_mcp3201_u8_mov_avg|ctr_latch[10]                                 ; Merged with ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg|ctr_latch[10]                           ;
; ADC_MCP3201_MOV_AVG:adc_mcp3201_u8_mov_avg|ctr_latch[7]                                  ; Merged with ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg|ctr_latch[7]                            ;
; ADC_MCP3201_MOV_AVG:adc_mcp3201_u8_mov_avg|ctr_latch[6]                                  ; Merged with ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg|ctr_latch[6]                            ;
; ADC_MCP3201_MOV_AVG:adc_mcp3201_u8_mov_avg|ctr_latch[3]                                  ; Merged with ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg|ctr_latch[3]                            ;
; ADC_MCP3201_MOV_AVG:adc_mcp3201_u8_mov_avg|ctr_latch[2]                                  ; Merged with ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg|ctr_latch[2]                            ;
; ADC_MCP3201_MOV_AVG:adc_mcp3201_u8_mov_avg|ctr_latch[0]                                  ; Merged with ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg|ctr_latch[0]                            ;
; APP_TIMER:app_timer|TIMER_APP:timer_app|hri5                                             ; Merged with APP_TIMER:app_timer|TIMER_APP:timer_app|LED0                                       ;
; ADC_MCP3201_MOV_AVG:adc_mcp3201_u8_mov_avg|ctr_latch_enable                              ; Merged with ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg|ctr_latch_enable                        ;
; ADC_MCP3201_MOV_AVG:adc_mcp3201_u8_mov_avg|ctr_sample[5]                                 ; Merged with ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg|ctr_sample[5]                           ;
; ADC_MCP3201_MOV_AVG:adc_mcp3201_u8_mov_avg|ctr_sample[3]                                 ; Merged with ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg|ctr_sample[3]                           ;
; ADC_MCP3201_MOV_AVG:adc_mcp3201_u8_mov_avg|ctr_sample[11]                                ; Merged with ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg|ctr_sample[11]                          ;
; ADC_MCP3201_MOV_AVG:adc_mcp3201_u8_mov_avg|ctr_sample[10]                                ; Merged with ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg|ctr_sample[10]                          ;
; ADC_MCP3201_MOV_AVG:adc_mcp3201_u8_mov_avg|ctr_sample[9]                                 ; Merged with ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg|ctr_sample[9]                           ;
; ADC_MCP3201_MOV_AVG:adc_mcp3201_u8_mov_avg|ctr_sample[8]                                 ; Merged with ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg|ctr_sample[8]                           ;
; ADC_MCP3201_MOV_AVG:adc_mcp3201_u8_mov_avg|ctr_sample[7]                                 ; Merged with ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg|ctr_sample[7]                           ;
; ADC_MCP3201_MOV_AVG:adc_mcp3201_u8_mov_avg|ctr_sample[6]                                 ; Merged with ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg|ctr_sample[6]                           ;
; ADC_MCP3201_MOV_AVG:adc_mcp3201_u8_mov_avg|ctr_sample[4]                                 ; Merged with ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg|ctr_sample[4]                           ;
; ADC_MCP3201_MOV_AVG:adc_mcp3201_u8_mov_avg|ctr_sample[2]                                 ; Merged with ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg|ctr_sample[2]                           ;
; ADC_MCP3201_MOV_AVG:adc_mcp3201_u8_mov_avg|ctr_sample[1]                                 ; Merged with ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg|ctr_sample[1]                           ;
; ADC_MCP3201_MOV_AVG:adc_mcp3201_u8_mov_avg|ctr_sample[0]                                 ; Merged with ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg|ctr_sample[0]                           ;
; DAC_MCP4921:dac_mcp4921_u5|state~7                                                       ; Lost fanout                                                                                    ;
; DAC_MCP4921:dac_mcp4921_u5|state~8                                                       ; Lost fanout                                                                                    ;
; DAC_MCP4921:dac_mcp4921_u5|state~10                                                      ; Lost fanout                                                                                    ;
; DAC_MCP4921:dac_mcp4921_u5|state~11                                                      ; Lost fanout                                                                                    ;
; ADC_MCP3201:adc_mcp3201_u9|state~7                                                       ; Lost fanout                                                                                    ;
; ADC_MCP3201:adc_mcp3201_u9|state~8                                                       ; Lost fanout                                                                                    ;
; ADC_MCP3201:adc_mcp3201_u9|state~9                                                       ; Lost fanout                                                                                    ;
; ADC_MCP3201_MOV_AVG:adc_mcp3201_u8_mov_avg|ADC_MCP3201:adc_mcp3201|state~7               ; Lost fanout                                                                                    ;
; ADC_MCP3201_MOV_AVG:adc_mcp3201_u8_mov_avg|ADC_MCP3201:adc_mcp3201|state~8               ; Lost fanout                                                                                    ;
; ADC_MCP3201_MOV_AVG:adc_mcp3201_u8_mov_avg|ADC_MCP3201:adc_mcp3201|state~9               ; Lost fanout                                                                                    ;
; ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg|ADC_MCP3201:adc_mcp3201|state~7               ; Lost fanout                                                                                    ;
; ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg|ADC_MCP3201:adc_mcp3201|state~8               ; Lost fanout                                                                                    ;
; ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg|ADC_MCP3201:adc_mcp3201|state~9               ; Lost fanout                                                                                    ;
; ADC_MCP3201_MOV_AVG:adc_mcp3201_u8_mov_avg|ADC_MCP3201:adc_mcp3201|CLK_ADC               ; Merged with ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg|ADC_MCP3201:adc_mcp3201|CLK_ADC         ;
; ADC_MCP3201_MOV_AVG:adc_mcp3201_u8_mov_avg|ADC_MCP3201:adc_mcp3201|CS_ADC                ; Merged with ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg|ADC_MCP3201:adc_mcp3201|CS_ADC          ;
; ADC_MCP3201_MOV_AVG:adc_mcp3201_u8_mov_avg|ADC_MCP3201:adc_mcp3201|ctr_clk_spi[0]        ; Merged with ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg|ADC_MCP3201:adc_mcp3201|ctr_clk_spi[0]  ;
; ADC_MCP3201_MOV_AVG:adc_mcp3201_u8_mov_avg|ADC_MCP3201:adc_mcp3201|ctr_clk_spi[1]        ; Merged with ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg|ADC_MCP3201:adc_mcp3201|ctr_clk_spi[1]  ;
; ADC_MCP3201_MOV_AVG:adc_mcp3201_u8_mov_avg|ADC_MCP3201:adc_mcp3201|ctr_clk_spi[2]        ; Merged with ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg|ADC_MCP3201:adc_mcp3201|ctr_clk_spi[2]  ;
; ADC_MCP3201_MOV_AVG:adc_mcp3201_u8_mov_avg|ADC_MCP3201:adc_mcp3201|ctr_clk_spi[3]        ; Merged with ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg|ADC_MCP3201:adc_mcp3201|ctr_clk_spi[3]  ;
; ADC_MCP3201_MOV_AVG:adc_mcp3201_u8_mov_avg|ADC_MCP3201:adc_mcp3201|ctr_clk_spi[4]        ; Merged with ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg|ADC_MCP3201:adc_mcp3201|ctr_clk_spi[4]  ;
; ADC_MCP3201_MOV_AVG:adc_mcp3201_u8_mov_avg|ADC_MCP3201:adc_mcp3201|ctr_clk_spi[5]        ; Merged with ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg|ADC_MCP3201:adc_mcp3201|ctr_clk_spi[5]  ;
; ADC_MCP3201_MOV_AVG:adc_mcp3201_u8_mov_avg|ADC_MCP3201:adc_mcp3201|ctr_clk_spi[6]        ; Merged with ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg|ADC_MCP3201:adc_mcp3201|ctr_clk_spi[6]  ;
; ADC_MCP3201_MOV_AVG:adc_mcp3201_u8_mov_avg|ADC_MCP3201:adc_mcp3201|ctr_clk_spi[7]        ; Merged with ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg|ADC_MCP3201:adc_mcp3201|ctr_clk_spi[7]  ;
; ADC_MCP3201_MOV_AVG:adc_mcp3201_u8_mov_avg|ADC_MCP3201:adc_mcp3201|ctr_clk_spi[8]        ; Merged with ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg|ADC_MCP3201:adc_mcp3201|ctr_clk_spi[8]  ;
; ADC_MCP3201_MOV_AVG:adc_mcp3201_u8_mov_avg|ADC_MCP3201:adc_mcp3201|ctr_clk_spi[9]        ; Merged with ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg|ADC_MCP3201:adc_mcp3201|ctr_clk_spi[9]  ;
; ADC_MCP3201_MOV_AVG:adc_mcp3201_u8_mov_avg|ADC_MCP3201:adc_mcp3201|ctr_clk_spi[10]       ; Merged with ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg|ADC_MCP3201:adc_mcp3201|ctr_clk_spi[10] ;
; ADC_MCP3201_MOV_AVG:adc_mcp3201_u8_mov_avg|ADC_MCP3201:adc_mcp3201|ctr_clk_spi[11]       ; Merged with ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg|ADC_MCP3201:adc_mcp3201|ctr_clk_spi[11] ;
; ADC_MCP3201_MOV_AVG:adc_mcp3201_u8_mov_avg|ADC_MCP3201:adc_mcp3201|ctr_clk_spi[12]       ; Merged with ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg|ADC_MCP3201:adc_mcp3201|ctr_clk_spi[12] ;
; ADC_MCP3201_MOV_AVG:adc_mcp3201_u8_mov_avg|ADC_MCP3201:adc_mcp3201|ctr_clk_spi[13]       ; Merged with ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg|ADC_MCP3201:adc_mcp3201|ctr_clk_spi[13] ;
; ADC_MCP3201_MOV_AVG:adc_mcp3201_u8_mov_avg|ADC_MCP3201:adc_mcp3201|ctr_clk_spi[14]       ; Merged with ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg|ADC_MCP3201:adc_mcp3201|ctr_clk_spi[14] ;
; ADC_MCP3201_MOV_AVG:adc_mcp3201_u8_mov_avg|ADC_MCP3201:adc_mcp3201|ctr_clk_spi[15]       ; Merged with ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg|ADC_MCP3201:adc_mcp3201|ctr_clk_spi[15] ;
; ADC_MCP3201_MOV_AVG:adc_mcp3201_u8_mov_avg|ADC_MCP3201:adc_mcp3201|state.00001           ; Merged with ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg|ADC_MCP3201:adc_mcp3201|state.00001     ;
; ADC_MCP3201_MOV_AVG:adc_mcp3201_u8_mov_avg|ADC_MCP3201:adc_mcp3201|state.00000           ; Merged with ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg|ADC_MCP3201:adc_mcp3201|state.00000     ;
; ADC_MCP3201_MOV_AVG:adc_mcp3201_u8_mov_avg|ADC_MCP3201:adc_mcp3201|state.00010           ; Merged with ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg|ADC_MCP3201:adc_mcp3201|state.00010     ;
; ADC_MCP3201_MOV_AVG:adc_mcp3201_u8_mov_avg|ADC_MCP3201:adc_mcp3201|index[0]              ; Merged with ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg|ADC_MCP3201:adc_mcp3201|index[0]        ;
; ADC_MCP3201_MOV_AVG:adc_mcp3201_u8_mov_avg|ADC_MCP3201:adc_mcp3201|index[1]              ; Merged with ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg|ADC_MCP3201:adc_mcp3201|index[1]        ;
; ADC_MCP3201_MOV_AVG:adc_mcp3201_u8_mov_avg|ADC_MCP3201:adc_mcp3201|index[2]              ; Merged with ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg|ADC_MCP3201:adc_mcp3201|index[2]        ;
; ADC_MCP3201_MOV_AVG:adc_mcp3201_u8_mov_avg|ADC_MCP3201:adc_mcp3201|index[3]              ; Merged with ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg|ADC_MCP3201:adc_mcp3201|index[3]        ;
; ADC_MCP3201_MOV_AVG:adc_mcp3201_u8_mov_avg|ADC_MCP3201:adc_mcp3201|index[4]              ; Merged with ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg|ADC_MCP3201:adc_mcp3201|index[4]        ;
; ADC_MCP3201_MOV_AVG:adc_mcp3201_u8_mov_avg|ADC_MCP3201:adc_mcp3201|index[5]              ; Merged with ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg|ADC_MCP3201:adc_mcp3201|index[5]        ;
; ADC_MCP3201_MOV_AVG:adc_mcp3201_u8_mov_avg|ADC_MCP3201:adc_mcp3201|index[6]              ; Merged with ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg|ADC_MCP3201:adc_mcp3201|index[6]        ;
; ADC_MCP3201_MOV_AVG:adc_mcp3201_u8_mov_avg|ADC_MCP3201:adc_mcp3201|index[7]              ; Merged with ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg|ADC_MCP3201:adc_mcp3201|index[7]        ;
; ADC_MCP3201_MOV_AVG:adc_mcp3201_u8_mov_avg|ADC_MCP3201:adc_mcp3201|index[8]              ; Merged with ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg|ADC_MCP3201:adc_mcp3201|index[8]        ;
; ADC_MCP3201_MOV_AVG:adc_mcp3201_u8_mov_avg|ADC_MCP3201:adc_mcp3201|index[9]              ; Merged with ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg|ADC_MCP3201:adc_mcp3201|index[9]        ;
; ADC_MCP3201_MOV_AVG:adc_mcp3201_u8_mov_avg|ADC_MCP3201:adc_mcp3201|index[10]             ; Merged with ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg|ADC_MCP3201:adc_mcp3201|index[10]       ;
; ADC_MCP3201_MOV_AVG:adc_mcp3201_u8_mov_avg|ADC_MCP3201:adc_mcp3201|index[11]             ; Merged with ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg|ADC_MCP3201:adc_mcp3201|index[11]       ;
; SPI_HOST:spi_host_rpi|data_in_temp[55]                                                   ; Merged with SPI_HOST:spi_host_rpi|data_in_temp[53]                                             ;
; SPI_HOST:spi_host_rpi|data_in_temp[54]                                                   ; Merged with SPI_HOST:spi_host_rpi|data_in_temp[52]                                             ;
; ADC_MCP3201_MOV_AVG:adc_mcp3201_u8_mov_avg|ADC_MCP3201:adc_mcp3201|hri4                  ; Merged with ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg|ADC_MCP3201:adc_mcp3201|hri4            ;
; ADC_MCP3201_MOV_AVG:adc_mcp3201_u8_mov_avg|ADC_MCP3201:adc_mcp3201|hri3                  ; Merged with ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg|ADC_MCP3201:adc_mcp3201|hri3            ;
; QUADRATUR_ENCODER_SIMPLE:quadratur_encoder_simple|CCW                                    ; Merged with QUADRATUR_ENCODER:quadratur_encoder|CCW                                            ;
; QUADRATUR_ENCODER_SIMPLE:quadratur_encoder_simple|CW                                     ; Merged with QUADRATUR_ENCODER:quadratur_encoder|CW                                             ;
; ADC_MCP3201_MOV_AVG:adc_mcp3201_u8_mov_avg|hri4                                          ; Merged with ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg|hri4                                    ;
; ADC_MCP3201_MOV_AVG:adc_mcp3201_u8_mov_avg|hri3                                          ; Merged with ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg|hri3                                    ;
; QUADRATUR_ENCODER_SIMPLE:quadratur_encoder_simple|hri2                                   ; Merged with QUADRATUR_ENCODER:quadratur_encoder|hri2                                           ;
; QUADRATUR_ENCODER_SIMPLE:quadratur_encoder_simple|hri1                                   ; Merged with QUADRATUR_ENCODER:quadratur_encoder|hri1                                           ;
; QUADRATUR_ENCODER:quadratur_encoder|ENC_INP_FILTER:enc_inp_filter_b|OUT                  ; Merged with DIG_INP_FILTER:dig_inp_filter_qe_b|OUT                                             ;
; QUADRATUR_ENCODER_SIMPLE:quadratur_encoder_simple|hri4                                   ; Merged with QUADRATUR_ENCODER:quadratur_encoder|hri4                                           ;
; QUADRATUR_ENCODER_SIMPLE:quadratur_encoder_simple|hri3                                   ; Merged with QUADRATUR_ENCODER:quadratur_encoder|hri3                                           ;
; QUADRATUR_ENCODER:quadratur_encoder|ENC_INP_FILTER:enc_inp_filter_a|OUT                  ; Merged with DIG_INP_FILTER:dig_inp_filter_qe_a|OUT                                             ;
; QUADRATUR_ENCODER:quadratur_encoder|ENC_INP_FILTER:enc_inp_filter_b|ctr0[0]              ; Merged with DIG_INP_FILTER:dig_inp_filter_qe_b|ctr0[0]                                         ;
; QUADRATUR_ENCODER:quadratur_encoder|ENC_INP_FILTER:enc_inp_filter_b|ctr0[1]              ; Merged with DIG_INP_FILTER:dig_inp_filter_qe_b|ctr0[1]                                         ;
; QUADRATUR_ENCODER:quadratur_encoder|ENC_INP_FILTER:enc_inp_filter_b|ctr0[2]              ; Merged with DIG_INP_FILTER:dig_inp_filter_qe_b|ctr0[2]                                         ;
; QUADRATUR_ENCODER:quadratur_encoder|ENC_INP_FILTER:enc_inp_filter_b|ctr0[3]              ; Merged with DIG_INP_FILTER:dig_inp_filter_qe_b|ctr0[3]                                         ;
; QUADRATUR_ENCODER:quadratur_encoder|ENC_INP_FILTER:enc_inp_filter_b|ctr0[4]              ; Merged with DIG_INP_FILTER:dig_inp_filter_qe_b|ctr0[4]                                         ;
; QUADRATUR_ENCODER:quadratur_encoder|ENC_INP_FILTER:enc_inp_filter_b|ctr1[0]              ; Merged with DIG_INP_FILTER:dig_inp_filter_qe_b|ctr1[0]                                         ;
; QUADRATUR_ENCODER:quadratur_encoder|ENC_INP_FILTER:enc_inp_filter_b|ctr1[1]              ; Merged with DIG_INP_FILTER:dig_inp_filter_qe_b|ctr1[1]                                         ;
; QUADRATUR_ENCODER:quadratur_encoder|ENC_INP_FILTER:enc_inp_filter_b|ctr1[2]              ; Merged with DIG_INP_FILTER:dig_inp_filter_qe_b|ctr1[2]                                         ;
; QUADRATUR_ENCODER:quadratur_encoder|ENC_INP_FILTER:enc_inp_filter_b|ctr1[3]              ; Merged with DIG_INP_FILTER:dig_inp_filter_qe_b|ctr1[3]                                         ;
; QUADRATUR_ENCODER:quadratur_encoder|ENC_INP_FILTER:enc_inp_filter_b|ctr1[4]              ; Merged with DIG_INP_FILTER:dig_inp_filter_qe_b|ctr1[4]                                         ;
; QUADRATUR_ENCODER:quadratur_encoder|ENC_INP_FILTER:enc_inp_filter_a|ctr0[0]              ; Merged with DIG_INP_FILTER:dig_inp_filter_qe_a|ctr0[0]                                         ;
; QUADRATUR_ENCODER:quadratur_encoder|ENC_INP_FILTER:enc_inp_filter_a|ctr0[1]              ; Merged with DIG_INP_FILTER:dig_inp_filter_qe_a|ctr0[1]                                         ;
; QUADRATUR_ENCODER:quadratur_encoder|ENC_INP_FILTER:enc_inp_filter_a|ctr0[2]              ; Merged with DIG_INP_FILTER:dig_inp_filter_qe_a|ctr0[2]                                         ;
; QUADRATUR_ENCODER:quadratur_encoder|ENC_INP_FILTER:enc_inp_filter_a|ctr0[3]              ; Merged with DIG_INP_FILTER:dig_inp_filter_qe_a|ctr0[3]                                         ;
; QUADRATUR_ENCODER:quadratur_encoder|ENC_INP_FILTER:enc_inp_filter_a|ctr0[4]              ; Merged with DIG_INP_FILTER:dig_inp_filter_qe_a|ctr0[4]                                         ;
; QUADRATUR_ENCODER:quadratur_encoder|ENC_INP_FILTER:enc_inp_filter_a|ctr1[0]              ; Merged with DIG_INP_FILTER:dig_inp_filter_qe_a|ctr1[0]                                         ;
; QUADRATUR_ENCODER:quadratur_encoder|ENC_INP_FILTER:enc_inp_filter_a|ctr1[1]              ; Merged with DIG_INP_FILTER:dig_inp_filter_qe_a|ctr1[1]                                         ;
; QUADRATUR_ENCODER:quadratur_encoder|ENC_INP_FILTER:enc_inp_filter_a|ctr1[2]              ; Merged with DIG_INP_FILTER:dig_inp_filter_qe_a|ctr1[2]                                         ;
; QUADRATUR_ENCODER:quadratur_encoder|ENC_INP_FILTER:enc_inp_filter_a|ctr1[3]              ; Merged with DIG_INP_FILTER:dig_inp_filter_qe_a|ctr1[3]                                         ;
; QUADRATUR_ENCODER:quadratur_encoder|ENC_INP_FILTER:enc_inp_filter_a|ctr1[4]              ; Merged with DIG_INP_FILTER:dig_inp_filter_qe_a|ctr1[4]                                         ;
; ADC_MCP3201_MOV_AVG:adc_mcp3201_u8_mov_avg|ctr_mov_avg[0]                                ; Merged with ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg|ctr_mov_avg[0]                          ;
; ADC_MCP3201_MOV_AVG:adc_mcp3201_u8_mov_avg|ctr_mov_avg[1]                                ; Merged with ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg|ctr_mov_avg[1]                          ;
; ADC_MCP3201_MOV_AVG:adc_mcp3201_u8_mov_avg|ctr_mov_avg[2]                                ; Merged with ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg|ctr_mov_avg[2]                          ;
; ADC_MCP3201_MOV_AVG:adc_mcp3201_u8_mov_avg|ctr_mov_avg[3]                                ; Merged with ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg|ctr_mov_avg[3]                          ;
; ADC_MCP3201_MOV_AVG:adc_mcp3201_u8_mov_avg|ctr_mov_avg[4]                                ; Merged with ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg|ctr_mov_avg[4]                          ;
; ADC_MCP3201_MOV_AVG:adc_mcp3201_u8_mov_avg|ctr_mov_avg[5]                                ; Merged with ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg|ctr_mov_avg[5]                          ;
; ADC_MCP3201_MOV_AVG:adc_mcp3201_u8_mov_avg|ctr_mov_avg[6]                                ; Merged with ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg|ctr_mov_avg[6]                          ;
; ADC_MCP3201_MOV_AVG:adc_mcp3201_u8_mov_avg|ctr_mov_avg[7]                                ; Merged with ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg|ctr_mov_avg[7]                          ;
; ADC_MCP3201_MOV_AVG:adc_mcp3201_u8_mov_avg|ctr_mov_avg[8]                                ; Merged with ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg|ctr_mov_avg[8]                          ;
; ADC_MCP3201_MOV_AVG:adc_mcp3201_u8_mov_avg|ctr_mov_avg[9]                                ; Merged with ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg|ctr_mov_avg[9]                          ;
; ADC_MCP3201_MOV_AVG:adc_mcp3201_u8_mov_avg|ctr_mov_avg[10]                               ; Merged with ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg|ctr_mov_avg[10]                         ;
; ADC_MCP3201:adc_mcp3201_u9|state.00001                                                   ; Stuck at GND due to stuck port data_in                                                         ;
; ADC_MCP3201:adc_mcp3201_u9|state.00010                                                   ; Stuck at GND due to stuck port data_in                                                         ;
; ADC_MCP3201:adc_mcp3201_u9|index[0..3]                                                   ; Stuck at VCC due to stuck port data_in                                                         ;
; ADC_MCP3201:adc_mcp3201_u9|index[4..11]                                                  ; Stuck at GND due to stuck port data_in                                                         ;
; ADC_MCP3201:adc_mcp3201_u9|CLK_ADC                                                       ; Stuck at GND due to stuck port clock_enable                                                    ;
; ADC_MCP3201:adc_mcp3201_u9|ctr_clk_spi[1..15]                                            ; Stuck at GND due to stuck port data_in                                                         ;
; ADC_MCP3201:adc_mcp3201_u9|VALUE[0..11]                                                  ; Stuck at GND due to stuck port clock_enable                                                    ;
; ADC_MCP3201:adc_mcp3201_u9|hri3                                                          ; Stuck at GND due to stuck port data_in                                                         ;
; SPI_HOST:spi_host_rpi|data_in_temp[36..47]                                               ; Stuck at GND due to stuck port data_in                                                         ;
; ADC_MCP3201:adc_mcp3201_u9|hri4                                                          ; Stuck at GND due to stuck port data_in                                                         ;
; ADC_MCP3201:adc_mcp3201_u9|value_temp[0..11]                                             ; Stuck at GND due to stuck port data_in                                                         ;
; ADC_MCP3201:adc_mcp3201_u9|state.00000                                                   ; Stuck at GND due to stuck port data_in                                                         ;
; ADC_MCP3201:adc_mcp3201_u9|ctr_clk_spi[0]                                                ; Stuck at VCC due to stuck port data_in                                                         ;
; CLOCK_GENERATOR:clock_generator|counter1k[0]                                             ; Merged with AC_MOTOR:inst2|ctr[0]                                                              ;
; ADC_MCP3201_MOV_AVG:adc_mcp3201_u8_mov_avg|summe_mov_avg[14,15]                          ; Lost fanout                                                                                    ;
; ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg|summe_mov_avg[14,15]                          ; Lost fanout                                                                                    ;
; APP_TIMER:app_timer|TIMER_APP:timer_app|minuten[29..31]                                  ; Stuck at GND due to stuck port data_in                                                         ;
; APP_TIMER:app_timer|TIMER_APP:timer_app|sekunden[29..31]                                 ; Stuck at GND due to stuck port data_in                                                         ;
; APP_TIMER:app_timer|TIMER_APP:timer_app|tausendstel[29..31]                              ; Stuck at GND due to stuck port data_in                                                         ;
; APP_TIMER:app_timer|TIMER_APP:timer_app|minuten[28]                                      ; Stuck at GND due to stuck port data_in                                                         ;
; APP_TIMER:app_timer|TIMER_APP:timer_app|sekunden[28]                                     ; Stuck at GND due to stuck port data_in                                                         ;
; APP_TIMER:app_timer|TIMER_APP:timer_app|tausendstel[28]                                  ; Stuck at GND due to stuck port data_in                                                         ;
; APP_TIMER:app_timer|TIMER_APP:timer_app|minuten[27]                                      ; Stuck at GND due to stuck port data_in                                                         ;
; APP_TIMER:app_timer|TIMER_APP:timer_app|sekunden[27]                                     ; Stuck at GND due to stuck port data_in                                                         ;
; APP_TIMER:app_timer|TIMER_APP:timer_app|tausendstel[27]                                  ; Stuck at GND due to stuck port data_in                                                         ;
; APP_TIMER:app_timer|TIMER_APP:timer_app|minuten[26]                                      ; Stuck at GND due to stuck port data_in                                                         ;
; APP_TIMER:app_timer|TIMER_APP:timer_app|sekunden[26]                                     ; Stuck at GND due to stuck port data_in                                                         ;
; APP_TIMER:app_timer|TIMER_APP:timer_app|tausendstel[26]                                  ; Stuck at GND due to stuck port data_in                                                         ;
; APP_TIMER:app_timer|TIMER_APP:timer_app|minuten[25]                                      ; Stuck at GND due to stuck port data_in                                                         ;
; APP_TIMER:app_timer|TIMER_APP:timer_app|sekunden[25]                                     ; Stuck at GND due to stuck port data_in                                                         ;
; APP_TIMER:app_timer|TIMER_APP:timer_app|tausendstel[25]                                  ; Stuck at GND due to stuck port data_in                                                         ;
; APP_TIMER:app_timer|TIMER_APP:timer_app|minuten[24]                                      ; Stuck at GND due to stuck port data_in                                                         ;
; APP_TIMER:app_timer|TIMER_APP:timer_app|sekunden[24]                                     ; Stuck at GND due to stuck port data_in                                                         ;
; APP_TIMER:app_timer|TIMER_APP:timer_app|tausendstel[24]                                  ; Stuck at GND due to stuck port data_in                                                         ;
; APP_TIMER:app_timer|TIMER_APP:timer_app|minuten[23]                                      ; Stuck at GND due to stuck port data_in                                                         ;
; APP_TIMER:app_timer|TIMER_APP:timer_app|sekunden[23]                                     ; Stuck at GND due to stuck port data_in                                                         ;
; APP_TIMER:app_timer|TIMER_APP:timer_app|tausendstel[23]                                  ; Stuck at GND due to stuck port data_in                                                         ;
; APP_TIMER:app_timer|TIMER_APP:timer_app|minuten[22]                                      ; Stuck at GND due to stuck port data_in                                                         ;
; APP_TIMER:app_timer|TIMER_APP:timer_app|tausendstel[22]                                  ; Stuck at GND due to stuck port data_in                                                         ;
; APP_TIMER:app_timer|TIMER_APP:timer_app|minuten[21]                                      ; Stuck at GND due to stuck port data_in                                                         ;
; APP_TIMER:app_timer|TIMER_APP:timer_app|tausendstel[21]                                  ; Stuck at GND due to stuck port data_in                                                         ;
; APP_TIMER:app_timer|TIMER_APP:timer_app|minuten[20]                                      ; Stuck at GND due to stuck port data_in                                                         ;
; APP_TIMER:app_timer|TIMER_APP:timer_app|tausendstel[10..20]                              ; Stuck at GND due to stuck port data_in                                                         ;
; APP_TIMER:app_timer|TIMER_APP:timer_app|minuten[18,19]                                   ; Stuck at GND due to stuck port data_in                                                         ;
; Total Number of Removed Registers = 537                                                  ;                                                                                                ;
+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                           ;
+-------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------+
; Register name                                                                       ; Reason for Removal        ; Registers Removed due to This Register                                              ;
+-------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------+
; ADC_MCP3201:adc_mcp3201_u9|state.00010                                              ; Stuck at GND              ; ADC_MCP3201:adc_mcp3201_u9|ctr_clk_spi[1],                                          ;
;                                                                                     ; due to stuck port data_in ; ADC_MCP3201:adc_mcp3201_u9|ctr_clk_spi[2],                                          ;
;                                                                                     ;                           ; ADC_MCP3201:adc_mcp3201_u9|ctr_clk_spi[3],                                          ;
;                                                                                     ;                           ; ADC_MCP3201:adc_mcp3201_u9|ctr_clk_spi[4],                                          ;
;                                                                                     ;                           ; ADC_MCP3201:adc_mcp3201_u9|ctr_clk_spi[5],                                          ;
;                                                                                     ;                           ; ADC_MCP3201:adc_mcp3201_u9|ctr_clk_spi[6], ADC_MCP3201:adc_mcp3201_u9|VALUE[0],     ;
;                                                                                     ;                           ; ADC_MCP3201:adc_mcp3201_u9|VALUE[1], ADC_MCP3201:adc_mcp3201_u9|VALUE[2],           ;
;                                                                                     ;                           ; ADC_MCP3201:adc_mcp3201_u9|VALUE[3], ADC_MCP3201:adc_mcp3201_u9|VALUE[4],           ;
;                                                                                     ;                           ; ADC_MCP3201:adc_mcp3201_u9|VALUE[5], ADC_MCP3201:adc_mcp3201_u9|VALUE[6],           ;
;                                                                                     ;                           ; ADC_MCP3201:adc_mcp3201_u9|VALUE[7], ADC_MCP3201:adc_mcp3201_u9|VALUE[8],           ;
;                                                                                     ;                           ; ADC_MCP3201:adc_mcp3201_u9|VALUE[9], ADC_MCP3201:adc_mcp3201_u9|VALUE[10],          ;
;                                                                                     ;                           ; ADC_MCP3201:adc_mcp3201_u9|VALUE[11], SPI_HOST:spi_host_rpi|data_in_temp[47],       ;
;                                                                                     ;                           ; SPI_HOST:spi_host_rpi|data_in_temp[46], SPI_HOST:spi_host_rpi|data_in_temp[45],     ;
;                                                                                     ;                           ; SPI_HOST:spi_host_rpi|data_in_temp[44], SPI_HOST:spi_host_rpi|data_in_temp[43],     ;
;                                                                                     ;                           ; SPI_HOST:spi_host_rpi|data_in_temp[42], SPI_HOST:spi_host_rpi|data_in_temp[41],     ;
;                                                                                     ;                           ; SPI_HOST:spi_host_rpi|data_in_temp[40], SPI_HOST:spi_host_rpi|data_in_temp[39],     ;
;                                                                                     ;                           ; SPI_HOST:spi_host_rpi|data_in_temp[38], SPI_HOST:spi_host_rpi|data_in_temp[37],     ;
;                                                                                     ;                           ; SPI_HOST:spi_host_rpi|data_in_temp[36], ADC_MCP3201:adc_mcp3201_u9|state.00000,     ;
;                                                                                     ;                           ; ADC_MCP3201:adc_mcp3201_u9|ctr_clk_spi[0]                                           ;
; ADC_MCP3201:adc_mcp3201_u9|state.00001                                              ; Stuck at GND              ; ADC_MCP3201:adc_mcp3201_u9|index[3], ADC_MCP3201:adc_mcp3201_u9|index[4],           ;
;                                                                                     ; due to stuck port data_in ; ADC_MCP3201:adc_mcp3201_u9|index[5], ADC_MCP3201:adc_mcp3201_u9|index[6],           ;
;                                                                                     ;                           ; ADC_MCP3201:adc_mcp3201_u9|index[7], ADC_MCP3201:adc_mcp3201_u9|index[8],           ;
;                                                                                     ;                           ; ADC_MCP3201:adc_mcp3201_u9|index[9], ADC_MCP3201:adc_mcp3201_u9|index[10],          ;
;                                                                                     ;                           ; ADC_MCP3201:adc_mcp3201_u9|index[11], ADC_MCP3201:adc_mcp3201_u9|CLK_ADC,           ;
;                                                                                     ;                           ; ADC_MCP3201:adc_mcp3201_u9|ctr_clk_spi[7],                                          ;
;                                                                                     ;                           ; ADC_MCP3201:adc_mcp3201_u9|ctr_clk_spi[8],                                          ;
;                                                                                     ;                           ; ADC_MCP3201:adc_mcp3201_u9|ctr_clk_spi[9],                                          ;
;                                                                                     ;                           ; ADC_MCP3201:adc_mcp3201_u9|ctr_clk_spi[10],                                         ;
;                                                                                     ;                           ; ADC_MCP3201:adc_mcp3201_u9|ctr_clk_spi[11],                                         ;
;                                                                                     ;                           ; ADC_MCP3201:adc_mcp3201_u9|ctr_clk_spi[12],                                         ;
;                                                                                     ;                           ; ADC_MCP3201:adc_mcp3201_u9|ctr_clk_spi[13],                                         ;
;                                                                                     ;                           ; ADC_MCP3201:adc_mcp3201_u9|ctr_clk_spi[14],                                         ;
;                                                                                     ;                           ; ADC_MCP3201:adc_mcp3201_u9|ctr_clk_spi[15], ADC_MCP3201:adc_mcp3201_u9|hri3,        ;
;                                                                                     ;                           ; ADC_MCP3201:adc_mcp3201_u9|hri4, ADC_MCP3201:adc_mcp3201_u9|value_temp[0],          ;
;                                                                                     ;                           ; ADC_MCP3201:adc_mcp3201_u9|value_temp[1], ADC_MCP3201:adc_mcp3201_u9|value_temp[2], ;
;                                                                                     ;                           ; ADC_MCP3201:adc_mcp3201_u9|value_temp[3], ADC_MCP3201:adc_mcp3201_u9|value_temp[4], ;
;                                                                                     ;                           ; ADC_MCP3201:adc_mcp3201_u9|value_temp[5], ADC_MCP3201:adc_mcp3201_u9|value_temp[6], ;
;                                                                                     ;                           ; ADC_MCP3201:adc_mcp3201_u9|value_temp[7]                                            ;
; APP_TIMER:app_timer|TIMER_APP:timer_app|sekunden[31]                                ; Stuck at GND              ; APP_TIMER:app_timer|TIMER_APP:timer_app|sekunden[27],                               ;
;                                                                                     ; due to stuck port data_in ; APP_TIMER:app_timer|TIMER_APP:timer_app|minuten[25],                                ;
;                                                                                     ;                           ; APP_TIMER:app_timer|TIMER_APP:timer_app|minuten[24],                                ;
;                                                                                     ;                           ; APP_TIMER:app_timer|TIMER_APP:timer_app|minuten[21]                                 ;
; ADC_MCP3201_MOV_AVG:adc_mcp3201_u8_mov_avg|summe_mov_avg[15]                        ; Lost Fanouts              ; ADC_MCP3201_MOV_AVG:adc_mcp3201_u8_mov_avg|summe_mov_avg[14]                        ;
; APP_TIMER:app_timer|TIMER_APP:timer_app|sekunden[24]                                ; Stuck at GND              ; APP_TIMER:app_timer|TIMER_APP:timer_app|minuten[18]                                 ;
;                                                                                     ; due to stuck port data_in ;                                                                                     ;
; APP_TIMER:app_timer|TIMER_APP:timer_app|sekunden[25]                                ; Stuck at GND              ; APP_TIMER:app_timer|TIMER_APP:timer_app|minuten[19]                                 ;
;                                                                                     ; due to stuck port data_in ;                                                                                     ;
; APP_TIMER:app_timer|TIMER_APP:timer_app|sekunden[26]                                ; Stuck at GND              ; APP_TIMER:app_timer|TIMER_APP:timer_app|minuten[20]                                 ;
;                                                                                     ; due to stuck port data_in ;                                                                                     ;
; APP_TIMER:app_timer|TIMER_APP:timer_app|sekunden[28]                                ; Stuck at GND              ; APP_TIMER:app_timer|TIMER_APP:timer_app|minuten[22]                                 ;
;                                                                                     ; due to stuck port data_in ;                                                                                     ;
; APP_TIMER:app_timer|TIMER_APP:timer_app|tausendstel[31]                             ; Stuck at GND              ; APP_TIMER:app_timer|TIMER_APP:timer_app|tausendstel[27]                             ;
;                                                                                     ; due to stuck port data_in ;                                                                                     ;
; APP_TIMER:app_timer|TIMER_APP:timer_app|sekunden[30]                                ; Stuck at GND              ; APP_TIMER:app_timer|TIMER_APP:timer_app|minuten[23]                                 ;
;                                                                                     ; due to stuck port data_in ;                                                                                     ;
; APP_TIMER:app_timer|TIMER_APP:timer_app|minuten[31]                                 ; Stuck at GND              ; APP_TIMER:app_timer|TIMER_APP:timer_app|minuten[27]                                 ;
;                                                                                     ; due to stuck port data_in ;                                                                                     ;
; ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg|summe_mov_avg[15]                        ; Lost Fanouts              ; ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg|summe_mov_avg[14]                        ;
; APP_TIMER:app_timer|TIMER_APP:timer_app|HEX_SEG_7:hex_seg_7_sek_tausendstel|SEG7[0] ; Stuck at GND              ; APP_TIMER:app_timer|SPI_HOST:spi_host_ft2232|data_in_temp[63]                       ;
;                                                                                     ; due to stuck port data_in ;                                                                                     ;
; ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg|hri1                                     ; Stuck at GND              ; ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg|hri2                                     ;
;                                                                                     ; due to stuck port data_in ;                                                                                     ;
; ADC_MCP3201_MOV_AVG:adc_mcp3201_u8_mov_avg|hri1                                     ; Stuck at GND              ; ADC_MCP3201_MOV_AVG:adc_mcp3201_u8_mov_avg|hri2                                     ;
;                                                                                     ; due to stuck port data_in ;                                                                                     ;
; ADC_MCP3201:adc_mcp3201_u9|hri1                                                     ; Stuck at GND              ; ADC_MCP3201:adc_mcp3201_u9|hri2                                                     ;
;                                                                                     ; due to stuck port data_in ;                                                                                     ;
; APP_TIMER:app_timer|TIMER_APP:timer_app|HEX_SEG_7:hex_seg_7_min_zehner|SEG7[0]      ; Stuck at GND              ; APP_TIMER:app_timer|SPI_HOST:spi_host_ft2232|data_in_temp[15]                       ;
;                                                                                     ; due to stuck port data_in ;                                                                                     ;
; APP_TIMER:app_timer|TIMER_APP:timer_app|HEX_SEG_7:hex_seg_7_sek_zehner|SEG7[0]      ; Stuck at GND              ; APP_TIMER:app_timer|SPI_HOST:spi_host_ft2232|data_in_temp[31]                       ;
;                                                                                     ; due to stuck port data_in ;                                                                                     ;
; APP_TIMER:app_timer|TIMER_APP:timer_app|HEX_SEG_7:hex_seg_7_sek_zehntel|SEG7[0]     ; Stuck at GND              ; APP_TIMER:app_timer|SPI_HOST:spi_host_ft2232|data_in_temp[47]                       ;
;                                                                                     ; due to stuck port data_in ;                                                                                     ;
; APP_TIMER:app_timer|TIMER_APP:timer_app|HEX_SEG_7:hex_seg_7_sek_hundertstel|SEG7[0] ; Stuck at GND              ; APP_TIMER:app_timer|SPI_HOST:spi_host_ft2232|data_in_temp[55]                       ;
;                                                                                     ; due to stuck port data_in ;                                                                                     ;
+-------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1559  ;
; Number of registers using Synchronous Clear  ; 193   ;
; Number of registers using Synchronous Load   ; 22    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1110  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                ;
+-----------------------------------------------------------------------------------+---------+
; Inverted Register                                                                 ; Fan out ;
+-----------------------------------------------------------------------------------+---------+
; DAC_MCP4921:dac_mcp4921_u5|CS_DAC                                                 ; 2       ;
; DAC_MCP4921:dac_mcp4921_u5|LDAC_DAC                                               ; 2       ;
; AC_MOTOR:inst2|ctr[11]                                                            ; 4       ;
; AC_MOTOR:inst2|ctr[10]                                                            ; 4       ;
; AC_MOTOR:inst2|ctr[9]                                                             ; 4       ;
; AC_MOTOR:inst2|ctr[8]                                                             ; 4       ;
; AC_MOTOR:inst2|ctr[7]                                                             ; 4       ;
; AC_MOTOR:inst2|ctr[6]                                                             ; 4       ;
; AC_MOTOR:inst2|ctr[5]                                                             ; 4       ;
; AC_MOTOR:inst2|ctr[4]                                                             ; 4       ;
; AC_MOTOR:inst2|ctr[3]                                                             ; 4       ;
; AC_MOTOR:inst2|ctr[2]                                                             ; 4       ;
; AC_MOTOR:inst2|ctr[1]                                                             ; 4       ;
; AC_MOTOR:inst2|ctr[0]                                                             ; 6       ;
; ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg|ADC_MCP3201:adc_mcp3201|CS_ADC         ; 3       ;
; RGB_PL9823:rgb_pl_9823|ctr[0]                                                     ; 5       ;
; DAC_MCP4921:dac_mcp4921_u5|ctr_clk_delay[0]                                       ; 2       ;
; DAC_MCP4921:dac_mcp4921_u5|index[1]                                               ; 8       ;
; DAC_MCP4921:dac_mcp4921_u5|index[0]                                               ; 8       ;
; DAC_MCP4921:dac_mcp4921_u5|index[3]                                               ; 5       ;
; DAC_MCP4921:dac_mcp4921_u5|index[2]                                               ; 4       ;
; AC_MOTOR:inst2|ctr_dir                                                            ; 12      ;
; ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg|ADC_MCP3201:adc_mcp3201|ctr_clk_spi[0] ; 3       ;
; ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg|ADC_MCP3201:adc_mcp3201|index[0]       ; 2       ;
; ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg|ADC_MCP3201:adc_mcp3201|index[1]       ; 2       ;
; ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg|ADC_MCP3201:adc_mcp3201|index[2]       ; 2       ;
; ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg|ADC_MCP3201:adc_mcp3201|index[3]       ; 2       ;
; ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg|ctr_latch[0]                           ; 2       ;
; APP_TIMER:app_timer|TIMER_APP:timer_app|COUNTER[14]                               ; 10      ;
; APP_TIMER:app_timer|TIMER_APP:timer_app|COUNTER[12]                               ; 10      ;
; APP_TIMER:app_timer|TIMER_APP:timer_app|COUNTER[10]                               ; 10      ;
; APP_TIMER:app_timer|TIMER_APP:timer_app|COUNTER[9]                                ; 10      ;
; APP_TIMER:app_timer|TIMER_APP:timer_app|COUNTER[8]                                ; 10      ;
; APP_TIMER:app_timer|TIMER_APP:timer_app|COUNTER[19]                               ; 10      ;
; APP_TIMER:app_timer|TIMER_APP:timer_app|COUNTER[16]                               ; 10      ;
; APP_TIMER:app_timer|TIMER_APP:timer_app|COUNTER[5]                                ; 10      ;
; APP_TIMER:app_timer|TIMER_APP:timer_app|COUNTER[6]                                ; 10      ;
; APP_TIMER:app_timer|TIMER_APP:timer_app|COUNTER[7]                                ; 10      ;
; APP_TIMER:app_timer|TIMER_APP:timer_app|COUNTER[4]                                ; 10      ;
; APP_TIMER:app_timer|TIMER_APP:timer_app|COUNTER[3]                                ; 10      ;
; APP_TIMER:app_timer|TIMER_APP:timer_app|COUNTER[0]                                ; 3       ;
; ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg|ctr_latch_enable                       ; 2       ;
; ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg|ctr_mov_avg[0]                         ; 5       ;
; Total number of inverted registers = 43                                           ;         ;
+-----------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MAX1000|DAC_MCP4921:dac_mcp4921_u5|index[6]                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MAX1000|ADC_MCP3201:adc_mcp3201_u9|index[10]                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MAX1000|ADC_MCP3201_MOV_AVG:adc_mcp3201_u8_mov_avg|ADC_MCP3201:adc_mcp3201|index[4]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MAX1000|ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg|ADC_MCP3201:adc_mcp3201|index[4]                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |MAX1000|WDT:wdt|counter[15]                                                                          ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |MAX1000|SPI_HOST:spi_host_rpi|i_data_mosi[11]                                                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |MAX1000|SPI_HOST:spi_host_rpi|spi_cmd_write                                                          ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |MAX1000|SPI_HOST:spi_host_rpi|spi_clk_ctr[11]                                                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |MAX1000|SPI_HOST:spi_host_rpi|cmd[6]                                                                 ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |MAX1000|SPI_HOST:spi_host_rpi|i_data_miso[1]                                                         ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |MAX1000|SPI_HOST:spi_host_rpi|i_cmd[0]                                                               ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |MAX1000|APP_TIMER:app_timer|SPI_HOST:spi_host_ft2232|i_data_mosi[4]                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |MAX1000|APP_TIMER:app_timer|SPI_HOST:spi_host_ft2232|spi_cmd_read                                    ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |MAX1000|APP_TIMER:app_timer|SPI_HOST:spi_host_ft2232|spi_clk_ctr[1]                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |MAX1000|APP_TIMER:app_timer|SPI_HOST:spi_host_ft2232|cmd[5]                                          ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |MAX1000|APP_TIMER:app_timer|SPI_HOST:spi_host_ft2232|i_cmd[10]                                       ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |MAX1000|APP_TIMER:app_timer|SPI_HOST:spi_host_ft2232|i_data_miso[3]                                  ;
; 3:1                ; 98 bits   ; 196 LEs       ; 98 LEs               ; 98 LEs                 ; Yes        ; |MAX1000|SPI_HOST:spi_host_rpi|DATA_OUT[191]                                                          ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |MAX1000|APP_TIMER:app_timer|TIMER_APP:timer_app|COUNTER[21]                                          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |MAX1000|ADC_MCP3201_MOV_AVG:adc_mcp3201_u8_mov_avg|state[1]                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |MAX1000|QUADRATUR_ENCODER_SIMPLE:quadratur_encoder_simple|CCW                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MAX1000|QUADRATUR_ENCODER_SIMPLE:quadratur_encoder_simple|COUNTER[11]                                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MAX1000|QUADRATUR_ENCODER:quadratur_encoder|SPEED[26]                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |MAX1000|QUADRATUR_ENCODER:quadratur_encoder|CCW                                                      ;
; 4:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |MAX1000|APP_TIMER:app_timer|TIMER_APP:timer_app|sekunden[21]                                         ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |MAX1000|APP_TIMER:app_timer|TIMER_APP:timer_app|sekunden[5]                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MAX1000|TEST:verilog_test|counter[0]                                                                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MAX1000|QUADRATUR_ENCODER:quadratur_encoder|counter_temp[22]                                         ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |MAX1000|ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg|state[1]                                          ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |MAX1000|ADC_MCP3201:adc_mcp3201_u9|ctr_clk_spi[3]                                                    ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |MAX1000|ADC_MCP3201_MOV_AVG:adc_mcp3201_u8_mov_avg|ADC_MCP3201:adc_mcp3201|ctr_clk_spi[7]            ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |MAX1000|ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg|ADC_MCP3201:adc_mcp3201|ctr_clk_spi[13]           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MAX1000|APP_TIMER:app_timer|TIMER_APP:timer_app|minuten[30]                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MAX1000|QUADRATUR_ENCODER:quadratur_encoder|speed_temp[2]                                            ;
; 3:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |MAX1000|APP_TIMER:app_timer|TIMER_APP:timer_app|tausendstel[18]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |MAX1000|APP_TIMER:app_timer|TIMER_APP:timer_app|tausendstel[4]                                       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |MAX1000|RGB_PL9823:rgb_pl_9823|i[7]                                                                  ;
; 5:1                ; 15 bits   ; 45 LEs        ; 15 LEs               ; 30 LEs                 ; Yes        ; |MAX1000|DAC_MCP4921:dac_mcp4921_u5|ctr_clk_delay[11]                                                 ;
; 6:1                ; 16 bits   ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; Yes        ; |MAX1000|ADC_MCP3201_MOV_AVG:adc_mcp3201_u8_mov_avg|summe_mov_avg[5]                                  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; Yes        ; |MAX1000|ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg|summe_mov_avg[15]                                 ;
; 7:1                ; 11 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; Yes        ; |MAX1000|AC_MOTOR:inst2|value_temp[10]                                                                ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |MAX1000|SPI_HOST:spi_host_rpi|SPI_INP_FILTER_HOST:spi_inp_filter_cs|ctr1[3]                          ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |MAX1000|SPI_HOST:spi_host_rpi|SPI_INP_FILTER_HOST:spi_inp_filter_cs|ctr0[2]                          ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |MAX1000|APP_TIMER:app_timer|SPI_HOST:spi_host_ft2232|SPI_INP_FILTER_HOST:spi_inp_filter_cs|ctr1[4]   ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |MAX1000|APP_TIMER:app_timer|SPI_HOST:spi_host_ft2232|SPI_INP_FILTER_HOST:spi_inp_filter_cs|ctr0[1]   ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |MAX1000|APP_TIMER:app_timer|SPI_HOST:spi_host_ft2232|SPI_INP_FILTER_HOST:spi_inp_filter_clk|ctr1[3]  ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |MAX1000|APP_TIMER:app_timer|SPI_HOST:spi_host_ft2232|SPI_INP_FILTER_HOST:spi_inp_filter_clk|ctr0[4]  ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |MAX1000|SPI_HOST:spi_host_rpi|SPI_INP_FILTER_HOST:spi_inp_filter_clk|ctr1[4]                         ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |MAX1000|SPI_HOST:spi_host_rpi|SPI_INP_FILTER_HOST:spi_inp_filter_clk|ctr0[0]                         ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |MAX1000|SPI_HOST:spi_host_rpi|SPI_INP_FILTER_HOST:spi_inp_filter_mosi|ctr1[4]                        ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |MAX1000|SPI_HOST:spi_host_rpi|SPI_INP_FILTER_HOST:spi_inp_filter_mosi|ctr0[4]                        ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |MAX1000|DIG_INP_FILTER:dig_inp_filter_qe_b|ctr1[4]                                                   ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |MAX1000|DIG_INP_FILTER:dig_inp_filter_qe_b|ctr0[2]                                                   ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |MAX1000|DIG_INP_FILTER:dig_inp_filter_qe_a|ctr1[4]                                                   ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |MAX1000|DIG_INP_FILTER:dig_inp_filter_qe_a|ctr0[3]                                                   ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |MAX1000|QUADRATUR_ENCODER:quadratur_encoder|ENC_INP_FILTER:enc_inp_filter_b|ctr1[0]                  ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |MAX1000|QUADRATUR_ENCODER:quadratur_encoder|ENC_INP_FILTER:enc_inp_filter_b|ctr0[0]                  ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |MAX1000|QUADRATUR_ENCODER:quadratur_encoder|ENC_INP_FILTER:enc_inp_filter_a|ctr1[4]                  ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |MAX1000|QUADRATUR_ENCODER:quadratur_encoder|ENC_INP_FILTER:enc_inp_filter_a|ctr0[3]                  ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |MAX1000|APP_TIMER:app_timer|SPI_HOST:spi_host_ft2232|SPI_INP_FILTER_HOST:spi_inp_filter_mosi|ctr1[4] ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |MAX1000|APP_TIMER:app_timer|SPI_HOST:spi_host_ft2232|SPI_INP_FILTER_HOST:spi_inp_filter_mosi|ctr0[4] ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |MAX1000|DAC_MCP4921:dac_mcp4921_u5|index[1]                                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |MAX1000|ADC_MCP3201:adc_mcp3201_u9|index[3]                                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |MAX1000|ADC_MCP3201_MOV_AVG:adc_mcp3201_u8_mov_avg|ADC_MCP3201:adc_mcp3201|index[2]                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |MAX1000|ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg|ADC_MCP3201:adc_mcp3201|index[3]                  ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |MAX1000|APP_TIMER:app_timer|TIMER_APP:timer_app|COUNTER[12]                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |MAX1000|ADC_MCP3201:adc_mcp3201_u9|state                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |MAX1000|ADC_MCP3201_MOV_AVG:adc_mcp3201_u8_mov_avg|ADC_MCP3201:adc_mcp3201|state                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |MAX1000|ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg|ADC_MCP3201:adc_mcp3201|state                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |MAX1000|WDT:wdt|status                                                                               ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |MAX1000|AC_MOTOR:inst2|sine.raddr_a[1]                                                               ;
; 6:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MAX1000|DAC_MCP4921:dac_mcp4921_u5|state                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL:pll|altpll:altpll_component ;
+-------------------------------+-----------------------+----------------------+
; Parameter Name                ; Value                 ; Type                 ;
+-------------------------------+-----------------------+----------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped              ;
; PLL_TYPE                      ; AUTO                  ; Untyped              ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL ; Untyped              ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped              ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped              ;
; SCAN_CHAIN                    ; LONG                  ; Untyped              ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped              ;
; INCLK0_INPUT_FREQUENCY        ; 83333                 ; Signed Integer       ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped              ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped              ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped              ;
; LOCK_HIGH                     ; 1                     ; Untyped              ;
; LOCK_LOW                      ; 1                     ; Untyped              ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped              ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped              ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped              ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped              ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped              ;
; SKIP_VCO                      ; OFF                   ; Untyped              ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped              ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped              ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped              ;
; BANDWIDTH                     ; 0                     ; Untyped              ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped              ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped              ;
; DOWN_SPREAD                   ; 0                     ; Untyped              ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped              ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped              ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK0_MULTIPLY_BY              ; 25                    ; Signed Integer       ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK0_DIVIDE_BY                ; 6                     ; Signed Integer       ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer       ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped              ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped              ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped              ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped              ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped              ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped              ;
; DPA_DIVIDER                   ; 0                     ; Untyped              ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped              ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped              ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped              ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped              ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped              ;
; VCO_MIN                       ; 0                     ; Untyped              ;
; VCO_MAX                       ; 0                     ; Untyped              ;
; VCO_CENTER                    ; 0                     ; Untyped              ;
; PFD_MIN                       ; 0                     ; Untyped              ;
; PFD_MAX                       ; 0                     ; Untyped              ;
; M_INITIAL                     ; 0                     ; Untyped              ;
; M                             ; 0                     ; Untyped              ;
; N                             ; 1                     ; Untyped              ;
; M2                            ; 1                     ; Untyped              ;
; N2                            ; 1                     ; Untyped              ;
; SS                            ; 1                     ; Untyped              ;
; C0_HIGH                       ; 0                     ; Untyped              ;
; C1_HIGH                       ; 0                     ; Untyped              ;
; C2_HIGH                       ; 0                     ; Untyped              ;
; C3_HIGH                       ; 0                     ; Untyped              ;
; C4_HIGH                       ; 0                     ; Untyped              ;
; C5_HIGH                       ; 0                     ; Untyped              ;
; C6_HIGH                       ; 0                     ; Untyped              ;
; C7_HIGH                       ; 0                     ; Untyped              ;
; C8_HIGH                       ; 0                     ; Untyped              ;
; C9_HIGH                       ; 0                     ; Untyped              ;
; C0_LOW                        ; 0                     ; Untyped              ;
; C1_LOW                        ; 0                     ; Untyped              ;
; C2_LOW                        ; 0                     ; Untyped              ;
; C3_LOW                        ; 0                     ; Untyped              ;
; C4_LOW                        ; 0                     ; Untyped              ;
; C5_LOW                        ; 0                     ; Untyped              ;
; C6_LOW                        ; 0                     ; Untyped              ;
; C7_LOW                        ; 0                     ; Untyped              ;
; C8_LOW                        ; 0                     ; Untyped              ;
; C9_LOW                        ; 0                     ; Untyped              ;
; C0_INITIAL                    ; 0                     ; Untyped              ;
; C1_INITIAL                    ; 0                     ; Untyped              ;
; C2_INITIAL                    ; 0                     ; Untyped              ;
; C3_INITIAL                    ; 0                     ; Untyped              ;
; C4_INITIAL                    ; 0                     ; Untyped              ;
; C5_INITIAL                    ; 0                     ; Untyped              ;
; C6_INITIAL                    ; 0                     ; Untyped              ;
; C7_INITIAL                    ; 0                     ; Untyped              ;
; C8_INITIAL                    ; 0                     ; Untyped              ;
; C9_INITIAL                    ; 0                     ; Untyped              ;
; C0_MODE                       ; BYPASS                ; Untyped              ;
; C1_MODE                       ; BYPASS                ; Untyped              ;
; C2_MODE                       ; BYPASS                ; Untyped              ;
; C3_MODE                       ; BYPASS                ; Untyped              ;
; C4_MODE                       ; BYPASS                ; Untyped              ;
; C5_MODE                       ; BYPASS                ; Untyped              ;
; C6_MODE                       ; BYPASS                ; Untyped              ;
; C7_MODE                       ; BYPASS                ; Untyped              ;
; C8_MODE                       ; BYPASS                ; Untyped              ;
; C9_MODE                       ; BYPASS                ; Untyped              ;
; C0_PH                         ; 0                     ; Untyped              ;
; C1_PH                         ; 0                     ; Untyped              ;
; C2_PH                         ; 0                     ; Untyped              ;
; C3_PH                         ; 0                     ; Untyped              ;
; C4_PH                         ; 0                     ; Untyped              ;
; C5_PH                         ; 0                     ; Untyped              ;
; C6_PH                         ; 0                     ; Untyped              ;
; C7_PH                         ; 0                     ; Untyped              ;
; C8_PH                         ; 0                     ; Untyped              ;
; C9_PH                         ; 0                     ; Untyped              ;
; L0_HIGH                       ; 1                     ; Untyped              ;
; L1_HIGH                       ; 1                     ; Untyped              ;
; G0_HIGH                       ; 1                     ; Untyped              ;
; G1_HIGH                       ; 1                     ; Untyped              ;
; G2_HIGH                       ; 1                     ; Untyped              ;
; G3_HIGH                       ; 1                     ; Untyped              ;
; E0_HIGH                       ; 1                     ; Untyped              ;
; E1_HIGH                       ; 1                     ; Untyped              ;
; E2_HIGH                       ; 1                     ; Untyped              ;
; E3_HIGH                       ; 1                     ; Untyped              ;
; L0_LOW                        ; 1                     ; Untyped              ;
; L1_LOW                        ; 1                     ; Untyped              ;
; G0_LOW                        ; 1                     ; Untyped              ;
; G1_LOW                        ; 1                     ; Untyped              ;
; G2_LOW                        ; 1                     ; Untyped              ;
; G3_LOW                        ; 1                     ; Untyped              ;
; E0_LOW                        ; 1                     ; Untyped              ;
; E1_LOW                        ; 1                     ; Untyped              ;
; E2_LOW                        ; 1                     ; Untyped              ;
; E3_LOW                        ; 1                     ; Untyped              ;
; L0_INITIAL                    ; 1                     ; Untyped              ;
; L1_INITIAL                    ; 1                     ; Untyped              ;
; G0_INITIAL                    ; 1                     ; Untyped              ;
; G1_INITIAL                    ; 1                     ; Untyped              ;
; G2_INITIAL                    ; 1                     ; Untyped              ;
; G3_INITIAL                    ; 1                     ; Untyped              ;
; E0_INITIAL                    ; 1                     ; Untyped              ;
; E1_INITIAL                    ; 1                     ; Untyped              ;
; E2_INITIAL                    ; 1                     ; Untyped              ;
; E3_INITIAL                    ; 1                     ; Untyped              ;
; L0_MODE                       ; BYPASS                ; Untyped              ;
; L1_MODE                       ; BYPASS                ; Untyped              ;
; G0_MODE                       ; BYPASS                ; Untyped              ;
; G1_MODE                       ; BYPASS                ; Untyped              ;
; G2_MODE                       ; BYPASS                ; Untyped              ;
; G3_MODE                       ; BYPASS                ; Untyped              ;
; E0_MODE                       ; BYPASS                ; Untyped              ;
; E1_MODE                       ; BYPASS                ; Untyped              ;
; E2_MODE                       ; BYPASS                ; Untyped              ;
; E3_MODE                       ; BYPASS                ; Untyped              ;
; L0_PH                         ; 0                     ; Untyped              ;
; L1_PH                         ; 0                     ; Untyped              ;
; G0_PH                         ; 0                     ; Untyped              ;
; G1_PH                         ; 0                     ; Untyped              ;
; G2_PH                         ; 0                     ; Untyped              ;
; G3_PH                         ; 0                     ; Untyped              ;
; E0_PH                         ; 0                     ; Untyped              ;
; E1_PH                         ; 0                     ; Untyped              ;
; E2_PH                         ; 0                     ; Untyped              ;
; E3_PH                         ; 0                     ; Untyped              ;
; M_PH                          ; 0                     ; Untyped              ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped              ;
; CLK0_COUNTER                  ; G0                    ; Untyped              ;
; CLK1_COUNTER                  ; G0                    ; Untyped              ;
; CLK2_COUNTER                  ; G0                    ; Untyped              ;
; CLK3_COUNTER                  ; G0                    ; Untyped              ;
; CLK4_COUNTER                  ; G0                    ; Untyped              ;
; CLK5_COUNTER                  ; G0                    ; Untyped              ;
; CLK6_COUNTER                  ; E0                    ; Untyped              ;
; CLK7_COUNTER                  ; E1                    ; Untyped              ;
; CLK8_COUNTER                  ; E2                    ; Untyped              ;
; CLK9_COUNTER                  ; E3                    ; Untyped              ;
; L0_TIME_DELAY                 ; 0                     ; Untyped              ;
; L1_TIME_DELAY                 ; 0                     ; Untyped              ;
; G0_TIME_DELAY                 ; 0                     ; Untyped              ;
; G1_TIME_DELAY                 ; 0                     ; Untyped              ;
; G2_TIME_DELAY                 ; 0                     ; Untyped              ;
; G3_TIME_DELAY                 ; 0                     ; Untyped              ;
; E0_TIME_DELAY                 ; 0                     ; Untyped              ;
; E1_TIME_DELAY                 ; 0                     ; Untyped              ;
; E2_TIME_DELAY                 ; 0                     ; Untyped              ;
; E3_TIME_DELAY                 ; 0                     ; Untyped              ;
; M_TIME_DELAY                  ; 0                     ; Untyped              ;
; N_TIME_DELAY                  ; 0                     ; Untyped              ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped              ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped              ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped              ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped              ;
; ENABLE0_COUNTER               ; L0                    ; Untyped              ;
; ENABLE1_COUNTER               ; L0                    ; Untyped              ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped              ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped              ;
; LOOP_FILTER_C                 ; 5                     ; Untyped              ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped              ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped              ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped              ;
; VCO_POST_SCALE                ; 0                     ; Untyped              ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                ; Untyped              ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK0                     ; PORT_USED             ; Untyped              ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped              ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped              ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped              ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped              ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped              ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped              ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped              ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped              ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped              ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped              ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped              ;
; M_TEST_SOURCE                 ; 5                     ; Untyped              ;
; C0_TEST_SOURCE                ; 5                     ; Untyped              ;
; C1_TEST_SOURCE                ; 5                     ; Untyped              ;
; C2_TEST_SOURCE                ; 5                     ; Untyped              ;
; C3_TEST_SOURCE                ; 5                     ; Untyped              ;
; C4_TEST_SOURCE                ; 5                     ; Untyped              ;
; C5_TEST_SOURCE                ; 5                     ; Untyped              ;
; C6_TEST_SOURCE                ; 5                     ; Untyped              ;
; C7_TEST_SOURCE                ; 5                     ; Untyped              ;
; C8_TEST_SOURCE                ; 5                     ; Untyped              ;
; C9_TEST_SOURCE                ; 5                     ; Untyped              ;
; CBXI_PARAMETER                ; PLL_altpll            ; Untyped              ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped              ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped              ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer       ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped              ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped              ;
; DEVICE_FAMILY                 ; MAX 10                ; Untyped              ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped              ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped              ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE       ;
+-------------------------------+-----------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SPI_HOST:spi_host_rpi ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; SPI_FILTER     ; 2     ; Unsigned Integer                          ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SPI_HOST:spi_host_rpi|SPI_INP_FILTER_HOST:spi_inp_filter_cs ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; FILTER         ; 2     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SPI_HOST:spi_host_rpi|SPI_INP_FILTER_HOST:spi_inp_filter_clk ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; FILTER         ; 2     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SPI_HOST:spi_host_rpi|SPI_INP_FILTER_HOST:spi_inp_filter_mosi ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; FILTER         ; 2     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------+
; Parameter Settings for User Entity Instance: WDT:wdt ;
+----------------+-------+-----------------------------+
; Parameter Name ; Value ; Type                        ;
+----------------+-------+-----------------------------+
; DELAY_TIME     ; 250   ; Unsigned Integer            ;
; RESET_TIME     ; 50    ; Unsigned Integer            ;
; ENABLE         ; 1     ; Unsigned Binary             ;
+----------------+-------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QUADRATUR_ENCODER:quadratur_encoder|ENC_INP_FILTER:enc_inp_filter_a ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; FILTER         ; 01010 ; Unsigned Binary                                                                         ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QUADRATUR_ENCODER:quadratur_encoder|ENC_INP_FILTER:enc_inp_filter_b ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; FILTER         ; 01010 ; Unsigned Binary                                                                         ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIG_INP_FILTER:dig_inp_filter_qe_a ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; FILTER         ; 10    ; Unsigned Integer                                       ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIG_INP_FILTER:dig_inp_filter_qe_b ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; FILTER         ; 10    ; Unsigned Integer                                       ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AC_MOTOR:inst2 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; sine_samples   ; 64    ; Signed Integer                     ;
; clock_div_max  ; 63    ; Signed Integer                     ;
; bits           ; 12    ; Signed Integer                     ;
; ctr_min        ; -2046 ; Signed Integer                     ;
; ctr_max        ; 2046  ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: APP_TIMER:app_timer|SPI_HOST:spi_host_ft2232 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; SPI_FILTER     ; 2     ; Unsigned Integer                                                 ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: APP_TIMER:app_timer|SPI_HOST:spi_host_ft2232|SPI_INP_FILTER_HOST:spi_inp_filter_cs ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; FILTER         ; 2     ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: APP_TIMER:app_timer|SPI_HOST:spi_host_ft2232|SPI_INP_FILTER_HOST:spi_inp_filter_clk ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; FILTER         ; 2     ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: APP_TIMER:app_timer|SPI_HOST:spi_host_ft2232|SPI_INP_FILTER_HOST:spi_inp_filter_mosi ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; FILTER         ; 2     ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: APP_TIMER:app_timer|TIMER_APP:timer_app|lpm_divide:Mod2 ;
+------------------------+----------------+----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                           ;
+------------------------+----------------+----------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                        ;
; LPM_WIDTHD             ; 4              ; Untyped                                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                        ;
; CBXI_PARAMETER         ; lpm_divide_pll ; Untyped                                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                 ;
+------------------------+----------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: APP_TIMER:app_timer|TIMER_APP:timer_app|lpm_divide:Mod3 ;
+------------------------+----------------+----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                           ;
+------------------------+----------------+----------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                        ;
; LPM_WIDTHD             ; 4              ; Untyped                                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                        ;
; CBXI_PARAMETER         ; lpm_divide_pll ; Untyped                                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                 ;
+------------------------+----------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: APP_TIMER:app_timer|TIMER_APP:timer_app|lpm_divide:Mod4 ;
+------------------------+----------------+----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                           ;
+------------------------+----------------+----------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                        ;
; LPM_WIDTHD             ; 4              ; Untyped                                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                        ;
; CBXI_PARAMETER         ; lpm_divide_pll ; Untyped                                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                 ;
+------------------------+----------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: APP_TIMER:app_timer|TIMER_APP:timer_app|lpm_divide:Div1 ;
+------------------------+----------------+----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                           ;
+------------------------+----------------+----------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                        ;
; LPM_WIDTHD             ; 6              ; Untyped                                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                        ;
; CBXI_PARAMETER         ; lpm_divide_otl ; Untyped                                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                 ;
+------------------------+----------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: APP_TIMER:app_timer|TIMER_APP:timer_app|lpm_divide:Div3 ;
+------------------------+----------------+----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                           ;
+------------------------+----------------+----------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                        ;
; LPM_WIDTHD             ; 4              ; Untyped                                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                        ;
; CBXI_PARAMETER         ; lpm_divide_mtl ; Untyped                                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                 ;
+------------------------+----------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: APP_TIMER:app_timer|TIMER_APP:timer_app|lpm_divide:Div4 ;
+------------------------+----------------+----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                           ;
+------------------------+----------------+----------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                        ;
; LPM_WIDTHD             ; 4              ; Untyped                                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                        ;
; CBXI_PARAMETER         ; lpm_divide_mtl ; Untyped                                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                 ;
+------------------------+----------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: APP_TIMER:app_timer|TIMER_APP:timer_app|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                           ;
+------------------------+----------------+----------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                        ;
; LPM_WIDTHD             ; 10             ; Untyped                                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                        ;
; CBXI_PARAMETER         ; lpm_divide_3vl ; Untyped                                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                 ;
+------------------------+----------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: APP_TIMER:app_timer|TIMER_APP:timer_app|lpm_divide:Mod1 ;
+------------------------+----------------+----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                           ;
+------------------------+----------------+----------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                        ;
; LPM_WIDTHD             ; 6              ; Untyped                                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                        ;
; CBXI_PARAMETER         ; lpm_divide_rll ; Untyped                                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                 ;
+------------------------+----------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: APP_TIMER:app_timer|TIMER_APP:timer_app|lpm_divide:Div2 ;
+------------------------+----------------+----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                           ;
+------------------------+----------------+----------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                        ;
; LPM_WIDTHD             ; 4              ; Untyped                                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                        ;
; CBXI_PARAMETER         ; lpm_divide_mtl ; Untyped                                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                 ;
+------------------------+----------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: APP_TIMER:app_timer|TIMER_APP:timer_app|lpm_divide:Mod0 ;
+------------------------+----------------+----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                           ;
+------------------------+----------------+----------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                        ;
; LPM_WIDTHD             ; 10             ; Untyped                                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                        ;
; CBXI_PARAMETER         ; lpm_divide_6nl ; Untyped                                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                 ;
+------------------------+----------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                    ;
+-------------------------------+---------------------------------+
; Name                          ; Value                           ;
+-------------------------------+---------------------------------+
; Number of entity instances    ; 1                               ;
; Entity Instance               ; PLL:pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                          ;
;     -- PLL_TYPE               ; AUTO                            ;
;     -- PRIMARY_CLOCK          ; INCLK0                          ;
;     -- INCLK0_INPUT_FREQUENCY ; 83333                           ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                               ;
;     -- VCO_MULTIPLY_BY        ; 0                               ;
;     -- VCO_DIVIDE_BY          ; 0                               ;
+-------------------------------+---------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "APP_TIMER:app_timer|TIMER_APP:timer_app|HEX_SEG_7:hex_seg_7_sek_tausendstel" ;
+------+-------+----------+-------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                       ;
+------+-------+----------+-------------------------------------------------------------------------------+
; DP   ; Input ; Info     ; Stuck at GND                                                                  ;
+------+-------+----------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "APP_TIMER:app_timer|TIMER_APP:timer_app|HEX_SEG_7:hex_seg_7_sek_hundertstel" ;
+------+-------+----------+-------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                       ;
+------+-------+----------+-------------------------------------------------------------------------------+
; DP   ; Input ; Info     ; Stuck at GND                                                                  ;
+------+-------+----------+-------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "APP_TIMER:app_timer|TIMER_APP:timer_app|HEX_SEG_7:hex_seg_7_sek_zehntel" ;
+------+-------+----------+---------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                   ;
+------+-------+----------+---------------------------------------------------------------------------+
; DP   ; Input ; Info     ; Stuck at GND                                                              ;
+------+-------+----------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "APP_TIMER:app_timer|TIMER_APP:timer_app|HEX_SEG_7:hex_seg_7_sek_einer" ;
+------+-------+----------+-------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                 ;
+------+-------+----------+-------------------------------------------------------------------------+
; DP   ; Input ; Info     ; Stuck at VCC                                                            ;
+------+-------+----------+-------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "APP_TIMER:app_timer|TIMER_APP:timer_app|HEX_SEG_7:hex_seg_7_sek_zehner" ;
+------+-------+----------+--------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                  ;
+------+-------+----------+--------------------------------------------------------------------------+
; DP   ; Input ; Info     ; Stuck at GND                                                             ;
+------+-------+----------+--------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "APP_TIMER:app_timer|TIMER_APP:timer_app|HEX_SEG_7:hex_seg_7_min_einer" ;
+------+-------+----------+-------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                 ;
+------+-------+----------+-------------------------------------------------------------------------+
; DP   ; Input ; Info     ; Stuck at VCC                                                            ;
+------+-------+----------+-------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "APP_TIMER:app_timer|TIMER_APP:timer_app|HEX_SEG_7:hex_seg_7_min_zehner" ;
+------+-------+----------+--------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                  ;
+------+-------+----------+--------------------------------------------------------------------------+
; DP   ; Input ; Info     ; Stuck at GND                                                             ;
+------+-------+----------+--------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 47                          ;
; cycloneiii_ff         ; 1559                        ;
;     ENA               ; 896                         ;
;     ENA SCLR          ; 192                         ;
;     ENA SLD           ; 22                          ;
;     SCLR              ; 1                           ;
;     plain             ; 448                         ;
; cycloneiii_io_obuf    ; 1                           ;
; cycloneiii_lcell_comb ; 5359                        ;
;     arith             ; 1508                        ;
;         1 data inputs ; 8                           ;
;         2 data inputs ; 448                         ;
;         3 data inputs ; 1052                        ;
;     normal            ; 3851                        ;
;         0 data inputs ; 170                         ;
;         1 data inputs ; 92                          ;
;         2 data inputs ; 1490                        ;
;         3 data inputs ; 272                         ;
;         4 data inputs ; 1827                        ;
; cycloneiii_pll        ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 65.30                       ;
; Average LUT depth     ; 25.78                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:10     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition
    Info: Processing started: Thu Nov 29 14:23:10 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MAX1000 -c MAX1000
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file src/AC_MOTOR/AC_MOTOR.v
    Info (12023): Found entity 1: AC_MOTOR File: /home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file MAX1000.bdf
    Info (12023): Found entity 1: MAX1000
Info (12021): Found 1 design units, including 1 entities, in source file src/PLL/PLL.v
    Info (12023): Found entity 1: PLL File: /home/mschwarz/fhnw/pro5/fpga/src/PLL/PLL.v Line: 39
Warning (12019): Can't analyze file -- file src/FLOATING_POINT/CONST_SGL/CONST_INT.v is missing
Info (12021): Found 2 design units, including 2 entities, in source file src/SPI/HOST/SPI_HOST.v
    Info (12023): Found entity 1: SPI_HOST File: /home/mschwarz/fhnw/pro5/fpga/src/SPI/HOST/SPI_HOST.v Line: 2
    Info (12023): Found entity 2: SPI_INP_FILTER_HOST File: /home/mschwarz/fhnw/pro5/fpga/src/SPI/HOST/SPI_HOST.v Line: 223
Info (12021): Found 1 design units, including 1 entities, in source file src/DC_MOTOR/DC_MOTOR.v
    Info (12023): Found entity 1: DC_MOTOR File: /home/mschwarz/fhnw/pro5/fpga/src/DC_MOTOR/DC_MOTOR.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/CLOCK/GENERATOR/CLOCK_GENERATOR.v
    Info (12023): Found entity 1: CLOCK_GENERATOR File: /home/mschwarz/fhnw/pro5/fpga/src/CLOCK/GENERATOR/CLOCK_GENERATOR.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/ADC_DAC/ADC_MCP3201/ADC_MCP3201.v
    Info (12023): Found entity 1: ADC_MCP3201 File: /home/mschwarz/fhnw/pro5/fpga/src/ADC_DAC/ADC_MCP3201/ADC_MCP3201.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/FILTER/DIGITAL_INPUT_FILTER/DIG_INP_FILTER.v
    Info (12023): Found entity 1: DIG_INP_FILTER File: /home/mschwarz/fhnw/pro5/fpga/src/FILTER/DIGITAL_INPUT_FILTER/DIG_INP_FILTER.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file src/RGB/RGB_PL9823/RGB_PL9823.v
    Info (12023): Found entity 1: RGB_PL9823 File: /home/mschwarz/fhnw/pro5/fpga/src/RGB/RGB_PL9823/RGB_PL9823.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/ADC_DAC/DAC_MCP4921/DAC_MCP4921.v
    Info (12023): Found entity 1: DAC_MCP4921 File: /home/mschwarz/fhnw/pro5/fpga/src/ADC_DAC/DAC_MCP4921/DAC_MCP4921.v Line: 2
Info (12021): Found 4 design units, including 4 entities, in source file src/SPI/ZUWEISUNG/ZUWEISUNG.v
    Info (12023): Found entity 1: DATA_IN_VAR_FT2232 File: /home/mschwarz/fhnw/pro5/fpga/src/SPI/ZUWEISUNG/ZUWEISUNG.v Line: 2
    Info (12023): Found entity 2: DATA_OUT_VAR_FT2232 File: /home/mschwarz/fhnw/pro5/fpga/src/SPI/ZUWEISUNG/ZUWEISUNG.v Line: 44
    Info (12023): Found entity 3: DATA_IN_VAR_RPI File: /home/mschwarz/fhnw/pro5/fpga/src/SPI/ZUWEISUNG/ZUWEISUNG.v Line: 68
    Info (12023): Found entity 4: DATA_OUT_VAR_RPI File: /home/mschwarz/fhnw/pro5/fpga/src/SPI/ZUWEISUNG/ZUWEISUNG.v Line: 139
Info (12021): Found 3 design units, including 3 entities, in source file src/TOOLBOX/SEL/SEL.v
    Info (12023): Found entity 1: SEL_SPI_INPUT File: /home/mschwarz/fhnw/pro5/fpga/src/TOOLBOX/SEL/SEL.v Line: 2
    Info (12023): Found entity 2: SEL_1_BIT File: /home/mschwarz/fhnw/pro5/fpga/src/TOOLBOX/SEL/SEL.v Line: 84
    Info (12023): Found entity 3: SEL_12_BIT File: /home/mschwarz/fhnw/pro5/fpga/src/TOOLBOX/SEL/SEL.v Line: 95
Info (12021): Found 1 design units, including 1 entities, in source file src/TOOLBOX/MAX/MAX.v
    Info (12023): Found entity 1: MAX_12_BIT File: /home/mschwarz/fhnw/pro5/fpga/src/TOOLBOX/MAX/MAX.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file src/CLOCK/WDT/WDT.v
    Info (12023): Found entity 1: WDT File: /home/mschwarz/fhnw/pro5/fpga/src/CLOCK/WDT/WDT.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file src/BASIS/BLOCK_DIAGRAM/BLOCK_DIAGRAM.bdf
    Info (12023): Found entity 1: BLOCK_DIAGRAM
Info (12021): Found 1 design units, including 1 entities, in source file src/BASIS/VERILOG/GLUE_LOGIC/GLUE_LOGIC.v
    Info (12023): Found entity 1: GLUE_LOGIC File: /home/mschwarz/fhnw/pro5/fpga/src/BASIS/VERILOG/GLUE_LOGIC/GLUE_LOGIC.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file src/ADC_DAC/ADC_MCP3201/MOV_AVG/ADC_MCP3201_MOV_AVG.v
    Info (12023): Found entity 1: ADC_MCP3201_MOV_AVG File: /home/mschwarz/fhnw/pro5/fpga/src/ADC_DAC/ADC_MCP3201/MOV_AVG/ADC_MCP3201_MOV_AVG.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/APP_TIMER/APP_TIMER.bdf
    Info (12023): Found entity 1: APP_TIMER
Info (12021): Found 2 design units, including 2 entities, in source file src/APP_TIMER/TIMER_APP.v
    Info (12023): Found entity 1: TIMER_APP File: /home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v Line: 1
    Info (12023): Found entity 2: HEX_SEG_7 File: /home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v Line: 166
Warning (12019): Can't analyze file -- file src/APP_TIMER/HEX_SEG_7.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file src/APP_IO_EXPANDER/APP_IO_EXPANDER.bdf
    Info (12023): Found entity 1: APP_IO_EXPANDER
Warning (10229): Verilog HDL Expression warning at CLIENT_MCP23S17.v(59): truncated literal to match 5 bits File: /home/mschwarz/fhnw/pro5/fpga/src/APP_IO_EXPANDER/CLIENT_MCP23S17/CLIENT_MCP23S17.v Line: 59
Info (12021): Found 3 design units, including 3 entities, in source file src/APP_IO_EXPANDER/CLIENT_MCP23S17/CLIENT_MCP23S17.v
    Info (12023): Found entity 1: CLIENT_MCP23S17 File: /home/mschwarz/fhnw/pro5/fpga/src/APP_IO_EXPANDER/CLIENT_MCP23S17/CLIENT_MCP23S17.v Line: 3
    Info (12023): Found entity 2: SHIFTER_24_BIT File: /home/mschwarz/fhnw/pro5/fpga/src/APP_IO_EXPANDER/CLIENT_MCP23S17/CLIENT_MCP23S17.v Line: 217
    Info (12023): Found entity 3: SPI_INP_FILTER_CLIENT File: /home/mschwarz/fhnw/pro5/fpga/src/APP_IO_EXPANDER/CLIENT_MCP23S17/CLIENT_MCP23S17.v Line: 365
Info (12021): Found 1 design units, including 1 entities, in source file src/APP_IO_EXPANDER/IO16_VERILOG/IO16_VERILOG.v
    Info (12023): Found entity 1: IO16_VERILOG File: /home/mschwarz/fhnw/pro5/fpga/src/APP_IO_EXPANDER/IO16_VERILOG/IO16_VERILOG.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/BASIS/BLOCK_DIAGRAM/BLOCK_DIAGRAM_START.bdf
    Info (12023): Found entity 1: BLOCK_DIAGRAM_START
Info (12021): Found 1 design units, including 1 entities, in source file src/BASIS/VERILOG/TEST/TEST.v
    Info (12023): Found entity 1: TEST File: /home/mschwarz/fhnw/pro5/fpga/src/BASIS/VERILOG/TEST/TEST.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file src/QUADRATUR_ENCODER/FULL/QUADRATUR_ENCODER.v
    Info (12023): Found entity 1: QUADRATUR_ENCODER File: /home/mschwarz/fhnw/pro5/fpga/src/QUADRATUR_ENCODER/FULL/QUADRATUR_ENCODER.v Line: 2
    Info (12023): Found entity 2: ENC_INP_FILTER File: /home/mschwarz/fhnw/pro5/fpga/src/QUADRATUR_ENCODER/FULL/QUADRATUR_ENCODER.v Line: 108
Info (12021): Found 1 design units, including 1 entities, in source file src/QUADRATUR_ENCODER/SIMPLE/QUADRATUR_ENCODER_SIMPLE.v
    Info (12023): Found entity 1: QUADRATUR_ENCODER_SIMPLE File: /home/mschwarz/fhnw/pro5/fpga/src/QUADRATUR_ENCODER/SIMPLE/QUADRATUR_ENCODER_SIMPLE.v Line: 1
Warning (12019): Can't analyze file -- file MAX1000_SPI.bdf is missing
Warning (12019): Can't analyze file -- file src/BASIS/VERILOG/DEMO/DEMO.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file src/DEMO/DEMO.v
    Info (12023): Found entity 1: DEMO File: /home/mschwarz/fhnw/pro5/fpga/src/DEMO/DEMO.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file MAX1000_DEMO.bdf
    Info (12023): Found entity 1: MAX1000_DEMO
Info (12021): Found 2 design units, including 2 entities, in source file src/DEMO/ZUWEISUNG_SPI_DEMO.v
    Info (12023): Found entity 1: DATA_IN_VAR_RPI_DEMO File: /home/mschwarz/fhnw/pro5/fpga/src/DEMO/ZUWEISUNG_SPI_DEMO.v Line: 2
    Info (12023): Found entity 2: DATA_OUT_VAR_RPI_DEMO File: /home/mschwarz/fhnw/pro5/fpga/src/DEMO/ZUWEISUNG_SPI_DEMO.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file src/RGB/RGB_PL9823/RGB_PL9823_OFF.v
    Info (12023): Found entity 1: RGB_PL9823_OFF File: /home/mschwarz/fhnw/pro5/fpga/src/RGB/RGB_PL9823/RGB_PL9823_OFF.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at SPI_HOST.v(50): created implicit net for "SPI_CS_OUT" File: /home/mschwarz/fhnw/pro5/fpga/src/SPI/HOST/SPI_HOST.v Line: 50
Warning (10236): Verilog HDL Implicit Net warning at CLIENT_MCP23S17.v(56): created implicit net for "spi_miso_filter" File: /home/mschwarz/fhnw/pro5/fpga/src/APP_IO_EXPANDER/CLIENT_MCP23S17/CLIENT_MCP23S17.v Line: 56
Info (12127): Elaborating entity "MAX1000" for the top level hierarchy
Warning (275009): Pin "J4_P3" not connected
Warning (275009): Pin "J4_P2" not connected
Warning (275009): Pin "BDBUS4" not connected
Warning (275009): Pin "BDBUS5" not connected
Info (12128): Elaborating entity "RGB_PL9823" for hierarchy "RGB_PL9823:rgb_pl_9823"
Warning (10230): Verilog HDL assignment warning at RGB_PL9823.v(37): truncated value with size 32 to match size of target (12) File: /home/mschwarz/fhnw/pro5/fpga/src/RGB/RGB_PL9823/RGB_PL9823.v Line: 37
Warning (10230): Verilog HDL assignment warning at RGB_PL9823.v(71): truncated value with size 32 to match size of target (12) File: /home/mschwarz/fhnw/pro5/fpga/src/RGB/RGB_PL9823/RGB_PL9823.v Line: 71
Warning (10230): Verilog HDL assignment warning at RGB_PL9823.v(75): truncated value with size 32 to match size of target (8) File: /home/mschwarz/fhnw/pro5/fpga/src/RGB/RGB_PL9823/RGB_PL9823.v Line: 75
Info (12128): Elaborating entity "PLL" for hierarchy "PLL:pll"
Info (12128): Elaborating entity "altpll" for hierarchy "PLL:pll|altpll:altpll_component" File: /home/mschwarz/fhnw/pro5/fpga/src/PLL/PLL.v Line: 90
Info (12130): Elaborated megafunction instantiation "PLL:pll|altpll:altpll_component" File: /home/mschwarz/fhnw/pro5/fpga/src/PLL/PLL.v Line: 90
Info (12133): Instantiated megafunction "PLL:pll|altpll:altpll_component" with the following parameter: File: /home/mschwarz/fhnw/pro5/fpga/src/PLL/PLL.v Line: 90
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "6"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "25"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "83333"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/PLL_altpll.v
    Info (12023): Found entity 1: PLL_altpll File: /home/mschwarz/fhnw/pro5/fpga/db/PLL_altpll.v Line: 29
Info (12128): Elaborating entity "PLL_altpll" for hierarchy "PLL:pll|altpll:altpll_component|PLL_altpll:auto_generated" File: /home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "DATA_OUT_VAR_RPI" for hierarchy "DATA_OUT_VAR_RPI:data_out_var_rpi"
Info (12128): Elaborating entity "SPI_HOST" for hierarchy "SPI_HOST:spi_host_rpi"
Warning (10036): Verilog HDL or VHDL warning at SPI_HOST.v(50): object "SPI_CS_OUT" assigned a value but never read File: /home/mschwarz/fhnw/pro5/fpga/src/SPI/HOST/SPI_HOST.v Line: 50
Warning (10230): Verilog HDL assignment warning at SPI_HOST.v(121): truncated value with size 32 to match size of target (12) File: /home/mschwarz/fhnw/pro5/fpga/src/SPI/HOST/SPI_HOST.v Line: 121
Warning (10230): Verilog HDL assignment warning at SPI_HOST.v(195): truncated value with size 32 to match size of target (12) File: /home/mschwarz/fhnw/pro5/fpga/src/SPI/HOST/SPI_HOST.v Line: 195
Warning (10230): Verilog HDL assignment warning at SPI_HOST.v(200): truncated value with size 32 to match size of target (12) File: /home/mschwarz/fhnw/pro5/fpga/src/SPI/HOST/SPI_HOST.v Line: 200
Warning (10230): Verilog HDL assignment warning at SPI_HOST.v(207): truncated value with size 32 to match size of target (12) File: /home/mschwarz/fhnw/pro5/fpga/src/SPI/HOST/SPI_HOST.v Line: 207
Warning (10230): Verilog HDL assignment warning at SPI_HOST.v(217): truncated value with size 32 to match size of target (12) File: /home/mschwarz/fhnw/pro5/fpga/src/SPI/HOST/SPI_HOST.v Line: 217
Info (12128): Elaborating entity "SPI_INP_FILTER_HOST" for hierarchy "SPI_HOST:spi_host_rpi|SPI_INP_FILTER_HOST:spi_inp_filter_cs" File: /home/mschwarz/fhnw/pro5/fpga/src/SPI/HOST/SPI_HOST.v Line: 46
Warning (10230): Verilog HDL assignment warning at SPI_HOST.v(245): truncated value with size 32 to match size of target (5) File: /home/mschwarz/fhnw/pro5/fpga/src/SPI/HOST/SPI_HOST.v Line: 245
Warning (10230): Verilog HDL assignment warning at SPI_HOST.v(250): truncated value with size 32 to match size of target (5) File: /home/mschwarz/fhnw/pro5/fpga/src/SPI/HOST/SPI_HOST.v Line: 250
Info (12128): Elaborating entity "WDT" for hierarchy "WDT:wdt"
Warning (10230): Verilog HDL assignment warning at WDT.v(48): truncated value with size 32 to match size of target (16) File: /home/mschwarz/fhnw/pro5/fpga/src/CLOCK/WDT/WDT.v Line: 48
Info (12128): Elaborating entity "CLOCK_GENERATOR" for hierarchy "CLOCK_GENERATOR:clock_generator"
Info (12128): Elaborating entity "DATA_IN_VAR_RPI" for hierarchy "DATA_IN_VAR_RPI:data_in_var_rpi"
Warning (10034): Output port "DATA[175..152]" at ZUWEISUNG.v(102) has no driver File: /home/mschwarz/fhnw/pro5/fpga/src/SPI/ZUWEISUNG/ZUWEISUNG.v Line: 102
Warning (10034): Output port "DATA[51..48]" at ZUWEISUNG.v(102) has no driver File: /home/mschwarz/fhnw/pro5/fpga/src/SPI/ZUWEISUNG/ZUWEISUNG.v Line: 102
Warning (10034): Output port "DATA[35..32]" at ZUWEISUNG.v(102) has no driver File: /home/mschwarz/fhnw/pro5/fpga/src/SPI/ZUWEISUNG/ZUWEISUNG.v Line: 102
Warning (10034): Output port "DATA[19..16]" at ZUWEISUNG.v(102) has no driver File: /home/mschwarz/fhnw/pro5/fpga/src/SPI/ZUWEISUNG/ZUWEISUNG.v Line: 102
Warning (10034): Output port "DATA[3..0]" at ZUWEISUNG.v(102) has no driver File: /home/mschwarz/fhnw/pro5/fpga/src/SPI/ZUWEISUNG/ZUWEISUNG.v Line: 102
Info (12128): Elaborating entity "QUADRATUR_ENCODER" for hierarchy "QUADRATUR_ENCODER:quadratur_encoder"
Warning (10036): Verilog HDL or VHDL warning at QUADRATUR_ENCODER.v(24): object "latch_re" assigned a value but never read File: /home/mschwarz/fhnw/pro5/fpga/src/QUADRATUR_ENCODER/FULL/QUADRATUR_ENCODER.v Line: 24
Info (12128): Elaborating entity "ENC_INP_FILTER" for hierarchy "QUADRATUR_ENCODER:quadratur_encoder|ENC_INP_FILTER:enc_inp_filter_a" File: /home/mschwarz/fhnw/pro5/fpga/src/QUADRATUR_ENCODER/FULL/QUADRATUR_ENCODER.v Line: 27
Warning (10230): Verilog HDL assignment warning at QUADRATUR_ENCODER.v(130): truncated value with size 32 to match size of target (5) File: /home/mschwarz/fhnw/pro5/fpga/src/QUADRATUR_ENCODER/FULL/QUADRATUR_ENCODER.v Line: 130
Warning (10230): Verilog HDL assignment warning at QUADRATUR_ENCODER.v(135): truncated value with size 32 to match size of target (5) File: /home/mschwarz/fhnw/pro5/fpga/src/QUADRATUR_ENCODER/FULL/QUADRATUR_ENCODER.v Line: 135
Info (12128): Elaborating entity "QUADRATUR_ENCODER_SIMPLE" for hierarchy "QUADRATUR_ENCODER_SIMPLE:quadratur_encoder_simple"
Info (12128): Elaborating entity "DIG_INP_FILTER" for hierarchy "DIG_INP_FILTER:dig_inp_filter_qe_a"
Warning (10230): Verilog HDL assignment warning at DIG_INP_FILTER.v(25): truncated value with size 32 to match size of target (5) File: /home/mschwarz/fhnw/pro5/fpga/src/FILTER/DIGITAL_INPUT_FILTER/DIG_INP_FILTER.v Line: 25
Warning (10230): Verilog HDL assignment warning at DIG_INP_FILTER.v(30): truncated value with size 32 to match size of target (5) File: /home/mschwarz/fhnw/pro5/fpga/src/FILTER/DIGITAL_INPUT_FILTER/DIG_INP_FILTER.v Line: 30
Info (12128): Elaborating entity "TEST" for hierarchy "TEST:verilog_test"
Warning (10036): Verilog HDL or VHDL warning at TEST.v(32): object "IN8fe" assigned a value but never read File: /home/mschwarz/fhnw/pro5/fpga/src/BASIS/VERILOG/TEST/TEST.v Line: 32
Warning (10036): Verilog HDL or VHDL warning at TEST.v(33): object "IN9fe" assigned a value but never read File: /home/mschwarz/fhnw/pro5/fpga/src/BASIS/VERILOG/TEST/TEST.v Line: 33
Warning (10230): Verilog HDL assignment warning at TEST.v(62): truncated value with size 32 to match size of target (8) File: /home/mschwarz/fhnw/pro5/fpga/src/BASIS/VERILOG/TEST/TEST.v Line: 62
Warning (10230): Verilog HDL assignment warning at TEST.v(63): truncated value with size 32 to match size of target (8) File: /home/mschwarz/fhnw/pro5/fpga/src/BASIS/VERILOG/TEST/TEST.v Line: 63
Info (12128): Elaborating entity "GLUE_LOGIC" for hierarchy "GLUE_LOGIC:verilog_glue_logic"
Info (12128): Elaborating entity "BLOCK_DIAGRAM" for hierarchy "BLOCK_DIAGRAM:block_diagram"
Warning (275009): Pin "CLK_1Hz" not connected
Warning (275009): Pin "CLK_1MHz" not connected
Warning (275009): Pin "CLK" not connected
Info (12128): Elaborating entity "ADC_MCP3201_MOV_AVG" for hierarchy "ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg"
Warning (10230): Verilog HDL assignment warning at ADC_MCP3201_MOV_AVG.v(74): truncated value with size 32 to match size of target (12) File: /home/mschwarz/fhnw/pro5/fpga/src/ADC_DAC/ADC_MCP3201/MOV_AVG/ADC_MCP3201_MOV_AVG.v Line: 74
Warning (10230): Verilog HDL assignment warning at ADC_MCP3201_MOV_AVG.v(78): truncated value with size 32 to match size of target (12) File: /home/mschwarz/fhnw/pro5/fpga/src/ADC_DAC/ADC_MCP3201/MOV_AVG/ADC_MCP3201_MOV_AVG.v Line: 78
Warning (10230): Verilog HDL assignment warning at ADC_MCP3201_MOV_AVG.v(86): truncated value with size 32 to match size of target (11) File: /home/mschwarz/fhnw/pro5/fpga/src/ADC_DAC/ADC_MCP3201/MOV_AVG/ADC_MCP3201_MOV_AVG.v Line: 86
Warning (10230): Verilog HDL assignment warning at ADC_MCP3201_MOV_AVG.v(109): truncated value with size 32 to match size of target (6) File: /home/mschwarz/fhnw/pro5/fpga/src/ADC_DAC/ADC_MCP3201/MOV_AVG/ADC_MCP3201_MOV_AVG.v Line: 109
Warning (10230): Verilog HDL assignment warning at ADC_MCP3201_MOV_AVG.v(123): truncated value with size 32 to match size of target (16) File: /home/mschwarz/fhnw/pro5/fpga/src/ADC_DAC/ADC_MCP3201/MOV_AVG/ADC_MCP3201_MOV_AVG.v Line: 123
Info (12128): Elaborating entity "ADC_MCP3201" for hierarchy "ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg|ADC_MCP3201:adc_mcp3201" File: /home/mschwarz/fhnw/pro5/fpga/src/ADC_DAC/ADC_MCP3201/MOV_AVG/ADC_MCP3201_MOV_AVG.v Line: 33
Warning (10230): Verilog HDL assignment warning at ADC_MCP3201.v(48): truncated value with size 32 to match size of target (12) File: /home/mschwarz/fhnw/pro5/fpga/src/ADC_DAC/ADC_MCP3201/ADC_MCP3201.v Line: 48
Warning (10230): Verilog HDL assignment warning at ADC_MCP3201.v(69): truncated value with size 32 to match size of target (16) File: /home/mschwarz/fhnw/pro5/fpga/src/ADC_DAC/ADC_MCP3201/ADC_MCP3201.v Line: 69
Warning (10230): Verilog HDL assignment warning at ADC_MCP3201.v(81): truncated value with size 32 to match size of target (12) File: /home/mschwarz/fhnw/pro5/fpga/src/ADC_DAC/ADC_MCP3201/ADC_MCP3201.v Line: 81
Info (12128): Elaborating entity "AC_MOTOR" for hierarchy "AC_MOTOR:inst2"
Warning (10036): Verilog HDL or VHDL warning at AC_MOTOR.v(32): object "temp_amplitude" assigned a value but never read File: /home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR.v Line: 32
Warning (10036): Verilog HDL or VHDL warning at AC_MOTOR.v(36): object "adc_cmp_temp" assigned a value but never read File: /home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR.v Line: 36
Warning (10036): Verilog HDL or VHDL warning at AC_MOTOR.v(37): object "adc_temp" assigned a value but never read File: /home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR.v Line: 37
Warning (10036): Verilog HDL or VHDL warning at AC_MOTOR.v(38): object "en_adc" assigned a value but never read File: /home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR.v Line: 38
Warning (10036): Verilog HDL or VHDL warning at AC_MOTOR.v(41): object "ctr_adc_latch" assigned a value but never read File: /home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR.v Line: 41
Warning (10230): Verilog HDL assignment warning at AC_MOTOR.v(192): truncated value with size 32 to match size of target (12) File: /home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR.v Line: 192
Warning (10230): Verilog HDL assignment warning at AC_MOTOR.v(212): truncated value with size 32 to match size of target (14) File: /home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR.v Line: 212
Warning (10230): Verilog HDL assignment warning at AC_MOTOR.v(215): truncated value with size 32 to match size of target (12) File: /home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR.v Line: 215
Warning (10235): Verilog HDL Always Construct warning at AC_MOTOR.v(226): variable "cw_temp" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR.v Line: 226
Warning (10235): Verilog HDL Always Construct warning at AC_MOTOR.v(226): variable "ccw_temp" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR.v Line: 226
Warning (10235): Verilog HDL Always Construct warning at AC_MOTOR.v(231): variable "cw_temp" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR.v Line: 231
Warning (10235): Verilog HDL Always Construct warning at AC_MOTOR.v(231): variable "ccw_temp" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR.v Line: 231
Warning (10235): Verilog HDL Always Construct warning at AC_MOTOR.v(238): variable "cw_temp" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR.v Line: 238
Warning (10235): Verilog HDL Always Construct warning at AC_MOTOR.v(238): variable "ccw_temp" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR.v Line: 238
Warning (10235): Verilog HDL Always Construct warning at AC_MOTOR.v(242): variable "cw_temp" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR.v Line: 242
Warning (10235): Verilog HDL Always Construct warning at AC_MOTOR.v(242): variable "ccw_temp" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR.v Line: 242
Warning (10240): Verilog HDL Always Construct warning at AC_MOTOR.v(221): inferring latch(es) for variable "OUT1", which holds its previous value in one or more paths through the always construct File: /home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR.v Line: 221
Warning (10240): Verilog HDL Always Construct warning at AC_MOTOR.v(221): inferring latch(es) for variable "OUT2", which holds its previous value in one or more paths through the always construct File: /home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR.v Line: 221
Warning (10230): Verilog HDL assignment warning at AC_MOTOR.v(267): truncated value with size 32 to match size of target (12) File: /home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR.v Line: 267
Warning (10230): Verilog HDL assignment warning at AC_MOTOR.v(268): truncated value with size 32 to match size of target (12) File: /home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR.v Line: 268
Warning (10030): Net "sine.data_a" at AC_MOTOR.v(42) has no driver or initial value, using a default initial value '0' File: /home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR.v Line: 42
Warning (10030): Net "sine.waddr_a" at AC_MOTOR.v(42) has no driver or initial value, using a default initial value '0' File: /home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR.v Line: 42
Warning (10030): Net "sine.we_a" at AC_MOTOR.v(42) has no driver or initial value, using a default initial value '0' File: /home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR.v Line: 42
Info (10041): Inferred latch for "OUT2" at AC_MOTOR.v(221) File: /home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR.v Line: 221
Info (10041): Inferred latch for "OUT1" at AC_MOTOR.v(221) File: /home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR.v Line: 221
Info (12128): Elaborating entity "DAC_MCP4921" for hierarchy "DAC_MCP4921:dac_mcp4921_u5"
Warning (10036): Verilog HDL or VHDL warning at DAC_MCP4921.v(19): object "clk_dac_re" assigned a value but never read File: /home/mschwarz/fhnw/pro5/fpga/src/ADC_DAC/DAC_MCP4921/DAC_MCP4921.v Line: 19
Warning (10230): Verilog HDL assignment warning at DAC_MCP4921.v(67): truncated value with size 32 to match size of target (16) File: /home/mschwarz/fhnw/pro5/fpga/src/ADC_DAC/DAC_MCP4921/DAC_MCP4921.v Line: 67
Warning (10230): Verilog HDL assignment warning at DAC_MCP4921.v(75): truncated value with size 32 to match size of target (12) File: /home/mschwarz/fhnw/pro5/fpga/src/ADC_DAC/DAC_MCP4921/DAC_MCP4921.v Line: 75
Warning (10230): Verilog HDL assignment warning at DAC_MCP4921.v(86): truncated value with size 32 to match size of target (16) File: /home/mschwarz/fhnw/pro5/fpga/src/ADC_DAC/DAC_MCP4921/DAC_MCP4921.v Line: 86
Warning (10230): Verilog HDL assignment warning at DAC_MCP4921.v(97): truncated value with size 32 to match size of target (16) File: /home/mschwarz/fhnw/pro5/fpga/src/ADC_DAC/DAC_MCP4921/DAC_MCP4921.v Line: 97
Warning (10230): Verilog HDL assignment warning at DAC_MCP4921.v(108): truncated value with size 32 to match size of target (16) File: /home/mschwarz/fhnw/pro5/fpga/src/ADC_DAC/DAC_MCP4921/DAC_MCP4921.v Line: 108
Info (12128): Elaborating entity "SEL_12_BIT" for hierarchy "SEL_12_BIT:inst"
Info (12128): Elaborating entity "APP_TIMER" for hierarchy "APP_TIMER:app_timer"
Info (12128): Elaborating entity "DATA_IN_VAR_FT2232" for hierarchy "APP_TIMER:app_timer|DATA_IN_VAR_FT2232:inst1"
Warning (10034): Output port "DATA[255..96]" at ZUWEISUNG.v(21) has no driver File: /home/mschwarz/fhnw/pro5/fpga/src/SPI/ZUWEISUNG/ZUWEISUNG.v Line: 21
Info (12128): Elaborating entity "TIMER_APP" for hierarchy "APP_TIMER:app_timer|TIMER_APP:timer_app"
Warning (10036): Verilog HDL or VHDL warning at TIMER_APP.v(51): object "clk_1kHz_fe" assigned a value but never read File: /home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v Line: 51
Warning (10036): Verilog HDL or VHDL warning at TIMER_APP.v(52): object "clk_1Hz_re" assigned a value but never read File: /home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v Line: 52
Warning (10036): Verilog HDL or VHDL warning at TIMER_APP.v(52): object "clk_1Hz_fe" assigned a value but never read File: /home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v Line: 52
Warning (10230): Verilog HDL assignment warning at TIMER_APP.v(124): truncated value with size 32 to match size of target (2) File: /home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v Line: 124
Warning (10230): Verilog HDL assignment warning at TIMER_APP.v(132): truncated value with size 32 to match size of target (4) File: /home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v Line: 132
Warning (10230): Verilog HDL assignment warning at TIMER_APP.v(134): truncated value with size 32 to match size of target (2) File: /home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v Line: 134
Warning (10230): Verilog HDL assignment warning at TIMER_APP.v(139): truncated value with size 32 to match size of target (4) File: /home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v Line: 139
Warning (10230): Verilog HDL assignment warning at TIMER_APP.v(142): truncated value with size 32 to match size of target (4) File: /home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v Line: 142
Warning (10230): Verilog HDL assignment warning at TIMER_APP.v(145): truncated value with size 32 to match size of target (4) File: /home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v Line: 145
Warning (10230): Verilog HDL assignment warning at TIMER_APP.v(148): truncated value with size 32 to match size of target (2) File: /home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v Line: 148
Warning (10230): Verilog HDL assignment warning at TIMER_APP.v(153): truncated value with size 32 to match size of target (4) File: /home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v Line: 153
Warning (10230): Verilog HDL assignment warning at TIMER_APP.v(155): truncated value with size 32 to match size of target (4) File: /home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v Line: 155
Warning (10230): Verilog HDL assignment warning at TIMER_APP.v(157): truncated value with size 32 to match size of target (4) File: /home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v Line: 157
Info (12128): Elaborating entity "HEX_SEG_7" for hierarchy "APP_TIMER:app_timer|TIMER_APP:timer_app|HEX_SEG_7:hex_seg_7_min_zehner" File: /home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v Line: 64
Info (12128): Elaborating entity "DATA_OUT_VAR_FT2232" for hierarchy "APP_TIMER:app_timer|DATA_OUT_VAR_FT2232:inst2"
Warning (14026): LATCH primitive "AC_MOTOR:inst2|OUT1" is permanently enabled File: /home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR.v Line: 11
Warning (14026): LATCH primitive "AC_MOTOR:inst2|OUT2" is permanently enabled File: /home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR.v Line: 12
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "AC_MOTOR:inst2|sine" is uninferred due to asynchronous read logic File: /home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR.v Line: 42
Info (278001): Inferred 10 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "APP_TIMER:app_timer|TIMER_APP:timer_app|Mod2" File: /home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v Line: 153
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "APP_TIMER:app_timer|TIMER_APP:timer_app|Mod3" File: /home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v Line: 155
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "APP_TIMER:app_timer|TIMER_APP:timer_app|Mod4" File: /home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v Line: 157
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "APP_TIMER:app_timer|TIMER_APP:timer_app|Div1" File: /home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v Line: 129
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "APP_TIMER:app_timer|TIMER_APP:timer_app|Div3" File: /home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v Line: 140
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "APP_TIMER:app_timer|TIMER_APP:timer_app|Div4" File: /home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v Line: 143
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "APP_TIMER:app_timer|TIMER_APP:timer_app|Div0" File: /home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v Line: 123
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "APP_TIMER:app_timer|TIMER_APP:timer_app|Mod1" File: /home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v Line: 130
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "APP_TIMER:app_timer|TIMER_APP:timer_app|Div2" File: /home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v Line: 133
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "APP_TIMER:app_timer|TIMER_APP:timer_app|Mod0" File: /home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v Line: 122
Info (12130): Elaborated megafunction instantiation "APP_TIMER:app_timer|TIMER_APP:timer_app|lpm_divide:Mod2" File: /home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v Line: 153
Info (12133): Instantiated megafunction "APP_TIMER:app_timer|TIMER_APP:timer_app|lpm_divide:Mod2" with the following parameter: File: /home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v Line: 153
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_pll.tdf
    Info (12023): Found entity 1: lpm_divide_pll File: /home/mschwarz/fhnw/pro5/fpga/db/lpm_divide_pll.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf
    Info (12023): Found entity 1: sign_div_unsign_olh File: /home/mschwarz/fhnw/pro5/fpga/db/sign_div_unsign_olh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_qhe.tdf
    Info (12023): Found entity 1: alt_u_div_qhe File: /home/mschwarz/fhnw/pro5/fpga/db/alt_u_div_qhe.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf
    Info (12023): Found entity 1: add_sub_t3c File: /home/mschwarz/fhnw/pro5/fpga/db/add_sub_t3c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf
    Info (12023): Found entity 1: add_sub_u3c File: /home/mschwarz/fhnw/pro5/fpga/db/add_sub_u3c.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "APP_TIMER:app_timer|TIMER_APP:timer_app|lpm_divide:Div1" File: /home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v Line: 129
Info (12133): Instantiated megafunction "APP_TIMER:app_timer|TIMER_APP:timer_app|lpm_divide:Div1" with the following parameter: File: /home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v Line: 129
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "6"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_otl.tdf
    Info (12023): Found entity 1: lpm_divide_otl File: /home/mschwarz/fhnw/pro5/fpga/db/lpm_divide_otl.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_qlh File: /home/mschwarz/fhnw/pro5/fpga/db/sign_div_unsign_qlh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_uhe.tdf
    Info (12023): Found entity 1: alt_u_div_uhe File: /home/mschwarz/fhnw/pro5/fpga/db/alt_u_div_uhe.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "APP_TIMER:app_timer|TIMER_APP:timer_app|lpm_divide:Div3" File: /home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v Line: 140
Info (12133): Instantiated megafunction "APP_TIMER:app_timer|TIMER_APP:timer_app|lpm_divide:Div3" with the following parameter: File: /home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v Line: 140
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_mtl.tdf
    Info (12023): Found entity 1: lpm_divide_mtl File: /home/mschwarz/fhnw/pro5/fpga/db/lpm_divide_mtl.tdf Line: 24
Info (12130): Elaborated megafunction instantiation "APP_TIMER:app_timer|TIMER_APP:timer_app|lpm_divide:Div0" File: /home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v Line: 123
Info (12133): Instantiated megafunction "APP_TIMER:app_timer|TIMER_APP:timer_app|lpm_divide:Div0" with the following parameter: File: /home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v Line: 123
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_3vl.tdf
    Info (12023): Found entity 1: lpm_divide_3vl File: /home/mschwarz/fhnw/pro5/fpga/db/lpm_divide_3vl.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_5nh File: /home/mschwarz/fhnw/pro5/fpga/db/sign_div_unsign_5nh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_kke.tdf
    Info (12023): Found entity 1: alt_u_div_kke File: /home/mschwarz/fhnw/pro5/fpga/db/alt_u_div_kke.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "APP_TIMER:app_timer|TIMER_APP:timer_app|lpm_divide:Mod1" File: /home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v Line: 130
Info (12133): Instantiated megafunction "APP_TIMER:app_timer|TIMER_APP:timer_app|lpm_divide:Mod1" with the following parameter: File: /home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v Line: 130
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "6"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_rll.tdf
    Info (12023): Found entity 1: lpm_divide_rll File: /home/mschwarz/fhnw/pro5/fpga/db/lpm_divide_rll.tdf Line: 24
Info (12130): Elaborated megafunction instantiation "APP_TIMER:app_timer|TIMER_APP:timer_app|lpm_divide:Mod0" File: /home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v Line: 122
Info (12133): Instantiated megafunction "APP_TIMER:app_timer|TIMER_APP:timer_app|lpm_divide:Mod0" with the following parameter: File: /home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v Line: 122
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_6nl.tdf
    Info (12023): Found entity 1: lpm_divide_6nl File: /home/mschwarz/fhnw/pro5/fpga/db/lpm_divide_6nl.tdf Line: 24
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LED3" is stuck at GND
    Warning (13410): Pin "LED4" is stuck at GND
    Warning (13410): Pin "LED5" is stuck at GND
    Warning (13410): Pin "LED6" is stuck at GND
    Warning (13410): Pin "LED7" is stuck at GND
    Warning (13410): Pin "LED1" is stuck at GND
    Warning (13410): Pin "LED2" is stuck at GND
    Warning (13410): Pin "J4_P1" is stuck at GND
    Warning (13410): Pin "L6234_IN3" is stuck at GND
    Warning (13410): Pin "L6234_EN3" is stuck at GND
    Warning (13410): Pin "L6234_EN1" is stuck at VCC
    Warning (13410): Pin "L6234_EN2" is stuck at VCC
    Warning (13410): Pin "LED8" is stuck at GND
    Warning (13410): Pin "J6_P6" is stuck at GND
    Warning (13410): Pin "J6_P7" is stuck at GND
    Warning (13410): Pin "J6_P5" is stuck at GND
    Warning (13410): Pin "J6_P3" is stuck at GND
    Warning (13410): Pin "J6_P4" is stuck at GND
    Warning (13410): Pin "J6_P8" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 20 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "APP_TIMER:app_timer|TIMER_APP:timer_app|lpm_divide:Mod1|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_14_result_int[1]~12" File: /home/mschwarz/fhnw/pro5/fpga/db/alt_u_div_uhe.tdf Line: 56
    Info (17048): Logic cell "APP_TIMER:app_timer|TIMER_APP:timer_app|lpm_divide:Div1|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_14_result_int[1]~12" File: /home/mschwarz/fhnw/pro5/fpga/db/alt_u_div_uhe.tdf Line: 56
Info (144001): Generated suppressed messages file /home/mschwarz/fhnw/pro5/fpga/output_files/MAX1000.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 5 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "J4_P3"
    Warning (15610): No output dependent on input pin "J4_P2"
    Warning (15610): No output dependent on input pin "BDBUS4"
    Warning (15610): No output dependent on input pin "BDBUS5"
    Warning (15610): No output dependent on input pin "ADC_U9_SDO"
Info (21057): Implemented 5918 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 17 input pins
    Info (21059): Implemented 30 output pins
    Info (21061): Implemented 5870 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 120 warnings
    Info: Peak virtual memory: 1253 megabytes
    Info: Processing ended: Thu Nov 29 14:23:37 2018
    Info: Elapsed time: 00:00:27
    Info: Total CPU time (on all processors): 00:00:45


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/mschwarz/fhnw/pro5/fpga/output_files/MAX1000.map.smsg.


