#Build: Fabric Compiler 2020.3-Lite, Build 71107, Mar 15 17:59 2021
#Install: C:\Users\FH\Documents\PDS_2020.3-Lite\bin
#Application name: pds.exe
#OS: Windows 10 10.0.22621
#Hostname: LAPTOP-NJ92LQ7L
Generated by Fabric Compiler (version 2020.3-Lite build 71107) at Sun Feb 26 12:08:20 2023
Compiling architecture definition.
E: Verilog-4072: [C:/Users/FH/Desktop/matrix_3x3/source/Desktop/matrix_3x3.v(line number: 65)] line_buffer is referenced to undefined module
Compiling architecture definition.
File "C:/Users/FH/Desktop/matrix_3x3/source/Users/FH/Desktop/line_buffer.v" has been added to project successfully. 
Compiling architecture definition.
Compiling architecture definition.
E: Verilog-4072: [C:/Users/FH/Desktop/matrix_3x3/source/Users/FH/Desktop/line_buffer.v(line number: 65)] line_buffer is referenced to undefined module
Compiling architecture definition.
File "C:/Users/FH/Desktop/matrix_3x3/source/Desktop/line_buffer.v" has been added to project successfully. 
Compiling architecture definition.
Compiling architecture definition.
E: Verilog-4072: [C:/Users/FH/Desktop/matrix_3x3/source/Desktop/line_buffer.v(line number: 65)] line_buffer is referenced to undefined module
Compiling architecture definition.
File "C:/Users/FH/Desktop/matrix_3x3/source/FH/Desktop/line_buffer.v" has been added to project successfully. 
Compiling architecture definition.
E: Verilog-4072: [C:/Users/FH/Desktop/matrix_3x3/source/FH/Desktop/line_buffer.v(line number: 40)] line_fifo is referenced to undefined module
Compiling architecture definition.
I: Flow-6004: Design file modified: "C:/Users/FH/Desktop/matrix_3x3/source/FH/Desktop/line_buffer.v". 
Compiling architecture definition.
E: Verilog-4005: [C:/Users/FH/Desktop/matrix_3x3/source/FH/Desktop/line_buffer.v(line number: 70)] Syntax error near .
E: Parsing ERROR.
I: Flow-6004: Design file modified: "C:/Users/FH/Desktop/matrix_3x3/source/FH/Desktop/line_buffer.v". 
Compiling architecture definition.
E: Verilog-4005: [C:/Users/FH/Desktop/matrix_3x3/source/FH/Desktop/line_buffer.v(line number: 70)] Syntax error near .
E: Parsing ERROR.
I: Flow-6004: Design file modified: "C:/Users/FH/Desktop/matrix_3x3/source/FH/Desktop/line_buffer.v". 
Compiling architecture definition.


Process "Compile" started.
Current time: Sun Feb 26 12:19:51 2023
Compiling architecture definition.
Analyzing project file 'C:/Users/FH/Desktop/matrix_3x3/matrix_3x3.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
W: Flow-4058: The device information PGL12G-7FBG256 of IP 'C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/fifo_0.idf' is not the same as the current project.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/matrix_3x3} C:/Users/FH/Desktop/matrix_3x3/source/Desktop/line_buffer.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/matrix_3x3/source/Desktop/line_buffer.v
I: Verilog-0002: [C:/Users/FH/Desktop/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Analyzing module matrix_3x3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/matrix_3x3} C:/Users/FH/Desktop/matrix_3x3/source/Desktop/line_buffer.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/matrix_3x3} C:/Users/FH/Desktop/matrix_3x3/source/FH/Desktop/line_buffer.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/matrix_3x3/source/FH/Desktop/line_buffer.v
I: Verilog-0002: [C:/Users/FH/Desktop/matrix_3x3/source/FH/Desktop/line_buffer.v(line number: 3)] Analyzing module line_buffer (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/matrix_3x3} C:/Users/FH/Desktop/matrix_3x3/source/FH/Desktop/line_buffer.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/matrix_3x3} C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_sdpram_v1_2_fifo_0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_sdpram_v1_2_fifo_0.v
I: Verilog-0002: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_sdpram_v1_2_fifo_0.v(line number: 22)] Analyzing module ipm_distributed_sdpram_v1_2_fifo_0 (library work)
W: Verilog-2010: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_sdpram_v1_2_fifo_0.v(line number: 59)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_sdpram_v1_2_fifo_0.v(line number: 64)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_sdpram_v1_2_fifo_0.v(line number: 70)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/matrix_3x3} C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_sdpram_v1_2_fifo_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/matrix_3x3} C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/fifo_0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/fifo_0.v
I: Verilog-0002: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/fifo_0.v(line number: 20)] Analyzing module fifo_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/matrix_3x3} C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/fifo_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/matrix_3x3} C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_v1_2_fifo_0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_v1_2_fifo_0.v
I: Verilog-0002: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_v1_2_fifo_0.v(line number: 21)] Analyzing module ipm_distributed_fifo_v1_2_fifo_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/matrix_3x3} C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_v1_2_fifo_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/matrix_3x3} C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v
I: Verilog-0002: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 18)] Analyzing module ipm_distributed_fifo_ctr_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/matrix_3x3} C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v successfully.
 0.009866s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-elaborate.
I: Module "matrix_3x3" is set as top module.
I: Verilog-0003: [C:/Users/FH/Desktop/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module matrix_3x3
I: Verilog-0003: [C:/Users/FH/Desktop/matrix_3x3/source/FH/Desktop/line_buffer.v(line number: 3)] Elaborating module line_buffer
I: Verilog-0003: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/fifo_0.v(line number: 20)] Elaborating module fifo_0
I: Verilog-0003: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_v1_2_fifo_0.v(line number: 21)] Elaborating module ipm_distributed_fifo_v1_2_fifo_0
I: Verilog-0003: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_sdpram_v1_2_fifo_0.v(line number: 22)] Elaborating module ipm_distributed_sdpram_v1_2_fifo_0
W: Verilog-2021: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_sdpram_v1_2_fifo_0.v(line number: 56)] Net i in module ipm_distributed_sdpram_v1_2_fifo_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_sdpram_v1_2_fifo_0.v(line number: 56)] Net j in module ipm_distributed_sdpram_v1_2_fifo_0 does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 18)] Elaborating module ipm_distributed_fifo_ctr_v1_0
W: Verilog-2021: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 71)] Net syn_wfull in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 72)] Net syn_almost_full in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 73)] Net syn_rempty in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 74)] Net syn_almost_empty in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2019: [C:/Users/FH/Desktop/matrix_3x3/source/FH/Desktop/line_buffer.v(line number: 57)] Width mismatch between port wr_data and signal bound to it for instantiated module fifo_0
W: Verilog-2019: [C:/Users/FH/Desktop/matrix_3x3/source/FH/Desktop/line_buffer.v(line number: 57)] Width mismatch between port rd_data and signal bound to it for instantiated module fifo_0
I: Verilog-0003: [C:/Users/FH/Desktop/matrix_3x3/source/FH/Desktop/line_buffer.v(line number: 3)] Elaborating module line_buffer
I: Verilog-0003: [C:/Users/FH/Desktop/matrix_3x3/source/FH/Desktop/line_buffer.v(line number: 3)] Elaborating module line_buffer
Executing : rtl-elaborate successfully.
 0.035873s wall, 0.000000s user + 0.031250s system = 0.031250s CPU (87.1%)
Start rtl-prep.
Executing : rtl-prep successfully.
 0.007827s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-infer.
I: Sdm-0001: Found Ram mem, depth=16, width=32.
Executing : rtl-infer successfully.
 0.093084s wall, 0.000000s user + 0.062500s system = 0.062500s CPU (67.1%)
Start rtl-control-opt.
Executing : rtl-control-opt successfully.
 0.003119s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-data-opt.
Executing : rtl-data-opt successfully.
 0.023416s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (200.2%)
Start FSM inference.
Executing : FSM inference successfully.
 0.003173s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start sdm2adm.
I: Constant propagation done on N79 (bmsREDXOR).
I: Constant propagation done on N7 (bmsREDXOR).
I: Constant propagation done on N32_4 (bmsREDXOR).
I: Constant propagation done on N124 (bmsREDXOR).
I: Constant propagation done on N52 (bmsREDXOR).
I: Constant propagation done on N89 (bmsREDXOR).
I: Constant propagation done on N134 (bmsREDXOR).
I: Constant propagation done on N17 (bmsREDXOR).
I: Constant propagation done on N62 (bmsREDXOR).
I: Constant propagation done on N104_4 (bmsREDXOR).
Executing : sdm2adm successfully.
 0.045391s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (68.8%)
Saving design to DB.
Action compile: Real time elapsed is 3.000 sec
Action compile: CPU time elapsed is 2.250 sec
Current time: Sun Feb 26 12:19:54 2023
Action compile: Peak memory pool usage is 122,257,408 bytes
Process "Compile" done.
File "C:/Users/FH/Desktop/matrix_3x3/source/Desktop/matrix_3x3_tb.v" has been added to project successfully. 
Compiling architecture definition.
W: Verilog-2007: [C:/Users/FH/Desktop/matrix_3x3/source/Desktop/matrix_3x3_tb.v(line number: 4)] Empty port in module declaration


Process "Compile" started.
Current time: Sun Feb 26 12:25:39 2023
Compiling architecture definition.
Analyzing project file 'C:/Users/FH/Desktop/matrix_3x3/matrix_3x3.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
W: Flow-4058: The device information PGL12G-7FBG256 of IP 'C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/fifo_0.idf' is not the same as the current project.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/matrix_3x3} C:/Users/FH/Desktop/matrix_3x3/source/Desktop/line_buffer.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/matrix_3x3/source/Desktop/line_buffer.v
I: Verilog-0002: [C:/Users/FH/Desktop/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Analyzing module matrix_3x3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/matrix_3x3} C:/Users/FH/Desktop/matrix_3x3/source/Desktop/line_buffer.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/matrix_3x3} C:/Users/FH/Desktop/matrix_3x3/source/FH/Desktop/line_buffer.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/matrix_3x3/source/FH/Desktop/line_buffer.v
I: Verilog-0002: [C:/Users/FH/Desktop/matrix_3x3/source/FH/Desktop/line_buffer.v(line number: 3)] Analyzing module line_buffer (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/matrix_3x3} C:/Users/FH/Desktop/matrix_3x3/source/FH/Desktop/line_buffer.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/matrix_3x3} C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_sdpram_v1_2_fifo_0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_sdpram_v1_2_fifo_0.v
I: Verilog-0002: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_sdpram_v1_2_fifo_0.v(line number: 22)] Analyzing module ipm_distributed_sdpram_v1_2_fifo_0 (library work)
W: Verilog-2010: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_sdpram_v1_2_fifo_0.v(line number: 59)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_sdpram_v1_2_fifo_0.v(line number: 64)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_sdpram_v1_2_fifo_0.v(line number: 70)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/matrix_3x3} C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_sdpram_v1_2_fifo_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/matrix_3x3} C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/fifo_0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/fifo_0.v
I: Verilog-0002: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/fifo_0.v(line number: 20)] Analyzing module fifo_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/matrix_3x3} C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/fifo_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/matrix_3x3} C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_v1_2_fifo_0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_v1_2_fifo_0.v
I: Verilog-0002: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_v1_2_fifo_0.v(line number: 21)] Analyzing module ipm_distributed_fifo_v1_2_fifo_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/matrix_3x3} C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_v1_2_fifo_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/matrix_3x3} C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v
I: Verilog-0002: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 18)] Analyzing module ipm_distributed_fifo_ctr_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/matrix_3x3} C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v successfully.
 0.009370s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-elaborate.
I: Module "matrix_3x3" is set as top module.
I: Verilog-0003: [C:/Users/FH/Desktop/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module matrix_3x3
I: Verilog-0003: [C:/Users/FH/Desktop/matrix_3x3/source/FH/Desktop/line_buffer.v(line number: 3)] Elaborating module line_buffer
I: Verilog-0003: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/fifo_0.v(line number: 20)] Elaborating module fifo_0
I: Verilog-0003: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_v1_2_fifo_0.v(line number: 21)] Elaborating module ipm_distributed_fifo_v1_2_fifo_0
I: Verilog-0003: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_sdpram_v1_2_fifo_0.v(line number: 22)] Elaborating module ipm_distributed_sdpram_v1_2_fifo_0
W: Verilog-2021: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_sdpram_v1_2_fifo_0.v(line number: 56)] Net i in module ipm_distributed_sdpram_v1_2_fifo_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_sdpram_v1_2_fifo_0.v(line number: 56)] Net j in module ipm_distributed_sdpram_v1_2_fifo_0 does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 18)] Elaborating module ipm_distributed_fifo_ctr_v1_0
W: Verilog-2021: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 71)] Net syn_wfull in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 72)] Net syn_almost_full in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 73)] Net syn_rempty in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 74)] Net syn_almost_empty in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2019: [C:/Users/FH/Desktop/matrix_3x3/source/FH/Desktop/line_buffer.v(line number: 57)] Width mismatch between port wr_data and signal bound to it for instantiated module fifo_0
W: Verilog-2019: [C:/Users/FH/Desktop/matrix_3x3/source/FH/Desktop/line_buffer.v(line number: 57)] Width mismatch between port rd_data and signal bound to it for instantiated module fifo_0
I: Verilog-0003: [C:/Users/FH/Desktop/matrix_3x3/source/FH/Desktop/line_buffer.v(line number: 3)] Elaborating module line_buffer
I: Verilog-0003: [C:/Users/FH/Desktop/matrix_3x3/source/FH/Desktop/line_buffer.v(line number: 3)] Elaborating module line_buffer
Executing : rtl-elaborate successfully.
 0.036495s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (42.8%)
Start rtl-prep.
Executing : rtl-prep successfully.
 0.008284s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-infer.
I: Sdm-0001: Found Ram mem, depth=16, width=32.
Executing : rtl-infer successfully.
 0.089748s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (52.2%)
Start rtl-control-opt.
Executing : rtl-control-opt successfully.
 0.003215s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-data-opt.
Executing : rtl-data-opt successfully.
 0.023408s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (66.8%)
Start FSM inference.
Executing : FSM inference successfully.
 0.003240s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start sdm2adm.
I: Constant propagation done on N79 (bmsREDXOR).
I: Constant propagation done on N7 (bmsREDXOR).
I: Constant propagation done on N32_4 (bmsREDXOR).
I: Constant propagation done on N124 (bmsREDXOR).
I: Constant propagation done on N52 (bmsREDXOR).
I: Constant propagation done on N89 (bmsREDXOR).
I: Constant propagation done on N134 (bmsREDXOR).
I: Constant propagation done on N17 (bmsREDXOR).
I: Constant propagation done on N62 (bmsREDXOR).
I: Constant propagation done on N104_4 (bmsREDXOR).
Executing : sdm2adm successfully.
 0.044940s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Saving design to DB.
Action compile: Real time elapsed is 3.000 sec
Action compile: CPU time elapsed is 2.359 sec
Current time: Sun Feb 26 12:25:42 2023
Action compile: Peak memory pool usage is 121,974,784 bytes
Process "Compile" done.
I: Flow-6004: Design file modified: "C:/Users/FH/Desktop/matrix_3x3/source/FH/Desktop/line_buffer.v". 
Compiling architecture definition.
W: Verilog-2007: [C:/Users/FH/Desktop/matrix_3x3/source/Desktop/matrix_3x3_tb.v(line number: 4)] Empty port in module declaration


Process "Compile" started.
Current time: Sun Feb 26 12:29:34 2023
Compiling architecture definition.
Analyzing project file 'C:/Users/FH/Desktop/matrix_3x3/matrix_3x3.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
W: Flow-4058: The device information PGL12G-7FBG256 of IP 'C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/fifo_0.idf' is not the same as the current project.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/matrix_3x3} C:/Users/FH/Desktop/matrix_3x3/source/Desktop/line_buffer.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/matrix_3x3/source/Desktop/line_buffer.v
I: Verilog-0002: [C:/Users/FH/Desktop/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Analyzing module matrix_3x3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/matrix_3x3} C:/Users/FH/Desktop/matrix_3x3/source/Desktop/line_buffer.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/matrix_3x3} C:/Users/FH/Desktop/matrix_3x3/source/FH/Desktop/line_buffer.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/matrix_3x3/source/FH/Desktop/line_buffer.v
I: Verilog-0002: [C:/Users/FH/Desktop/matrix_3x3/source/FH/Desktop/line_buffer.v(line number: 3)] Analyzing module line_buffer (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/matrix_3x3} C:/Users/FH/Desktop/matrix_3x3/source/FH/Desktop/line_buffer.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/matrix_3x3} C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_sdpram_v1_2_fifo_0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_sdpram_v1_2_fifo_0.v
I: Verilog-0002: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_sdpram_v1_2_fifo_0.v(line number: 22)] Analyzing module ipm_distributed_sdpram_v1_2_fifo_0 (library work)
W: Verilog-2010: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_sdpram_v1_2_fifo_0.v(line number: 59)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_sdpram_v1_2_fifo_0.v(line number: 64)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_sdpram_v1_2_fifo_0.v(line number: 70)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/matrix_3x3} C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_sdpram_v1_2_fifo_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/matrix_3x3} C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/fifo_0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/fifo_0.v
I: Verilog-0002: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/fifo_0.v(line number: 20)] Analyzing module fifo_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/matrix_3x3} C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/fifo_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/matrix_3x3} C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_v1_2_fifo_0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_v1_2_fifo_0.v
I: Verilog-0002: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_v1_2_fifo_0.v(line number: 21)] Analyzing module ipm_distributed_fifo_v1_2_fifo_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/matrix_3x3} C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_v1_2_fifo_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/matrix_3x3} C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v
I: Verilog-0002: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 18)] Analyzing module ipm_distributed_fifo_ctr_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/matrix_3x3} C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v successfully.
 0.008758s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-elaborate.
I: Module "matrix_3x3" is set as top module.
I: Verilog-0003: [C:/Users/FH/Desktop/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module matrix_3x3
I: Verilog-0003: [C:/Users/FH/Desktop/matrix_3x3/source/FH/Desktop/line_buffer.v(line number: 3)] Elaborating module line_buffer
I: Verilog-0003: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/fifo_0.v(line number: 20)] Elaborating module fifo_0
I: Verilog-0003: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_v1_2_fifo_0.v(line number: 21)] Elaborating module ipm_distributed_fifo_v1_2_fifo_0
I: Verilog-0003: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_sdpram_v1_2_fifo_0.v(line number: 22)] Elaborating module ipm_distributed_sdpram_v1_2_fifo_0
W: Verilog-2021: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_sdpram_v1_2_fifo_0.v(line number: 56)] Net i in module ipm_distributed_sdpram_v1_2_fifo_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_sdpram_v1_2_fifo_0.v(line number: 56)] Net j in module ipm_distributed_sdpram_v1_2_fifo_0 does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 18)] Elaborating module ipm_distributed_fifo_ctr_v1_0
W: Verilog-2021: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 71)] Net syn_wfull in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 72)] Net syn_almost_full in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 73)] Net syn_rempty in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 74)] Net syn_almost_empty in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2019: [C:/Users/FH/Desktop/matrix_3x3/source/FH/Desktop/line_buffer.v(line number: 57)] Width mismatch between port wr_data and signal bound to it for instantiated module fifo_0
W: Verilog-2019: [C:/Users/FH/Desktop/matrix_3x3/source/FH/Desktop/line_buffer.v(line number: 57)] Width mismatch between port rd_data and signal bound to it for instantiated module fifo_0
I: Verilog-0003: [C:/Users/FH/Desktop/matrix_3x3/source/FH/Desktop/line_buffer.v(line number: 3)] Elaborating module line_buffer
I: Verilog-0003: [C:/Users/FH/Desktop/matrix_3x3/source/FH/Desktop/line_buffer.v(line number: 3)] Elaborating module line_buffer
Executing : rtl-elaborate successfully.
 0.035764s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-prep.
Executing : rtl-prep successfully.
 0.008782s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-infer.
I: Sdm-0001: Found Ram mem, depth=16, width=32.
Executing : rtl-infer successfully.
 0.084949s wall, 0.000000s user + 0.031250s system = 0.031250s CPU (36.8%)
Start rtl-control-opt.
Executing : rtl-control-opt successfully.
 0.003462s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-data-opt.
Executing : rtl-data-opt successfully.
 0.023085s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start FSM inference.
Executing : FSM inference successfully.
 0.003175s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start sdm2adm.
I: Constant propagation done on N79 (bmsREDXOR).
I: Constant propagation done on N7 (bmsREDXOR).
I: Constant propagation done on N32_4 (bmsREDXOR).
I: Constant propagation done on N124 (bmsREDXOR).
I: Constant propagation done on N52 (bmsREDXOR).
I: Constant propagation done on N89 (bmsREDXOR).
I: Constant propagation done on N134 (bmsREDXOR).
I: Constant propagation done on N17 (bmsREDXOR).
I: Constant propagation done on N62 (bmsREDXOR).
I: Constant propagation done on N104_4 (bmsREDXOR).
Executing : sdm2adm successfully.
 0.045080s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (104.0%)
Saving design to DB.
Action compile: Real time elapsed is 3.000 sec
Action compile: CPU time elapsed is 1.906 sec
Current time: Sun Feb 26 12:29:38 2023
Action compile: Peak memory pool usage is 121,810,944 bytes
Process "Compile" done.
Open IP Compiler ...
Process exit normally.
Customize IP 'C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/fifo_0.idf' ...
C: Flow-2008: IP file modified: "C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/fifo_0.idf". 
C: Flow-2008: IP file modified: "C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/fifo_0.idf". 
Compiling architecture definition.
W: Verilog-2007: [C:/Users/FH/Desktop/matrix_3x3/source/Desktop/matrix_3x3_tb.v(line number: 4)] Empty port in module declaration
Compiling architecture definition.
W: Verilog-2007: [C:/Users/FH/Desktop/matrix_3x3/source/Desktop/matrix_3x3_tb.v(line number: 4)] Empty port in module declaration
Process exit normally.
Customize IP 'C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/fifo_0.idf' ...
Process exit normally.
Customize IP 'C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/fifo_0.idf' ...
Process exit normally.


Process "Compile" started.
Current time: Sun Feb 26 12:37:52 2023
Compiling architecture definition.
Analyzing project file 'C:/Users/FH/Desktop/matrix_3x3/matrix_3x3.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/matrix_3x3} C:/Users/FH/Desktop/matrix_3x3/source/Desktop/line_buffer.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/matrix_3x3/source/Desktop/line_buffer.v
I: Verilog-0002: [C:/Users/FH/Desktop/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Analyzing module matrix_3x3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/matrix_3x3} C:/Users/FH/Desktop/matrix_3x3/source/Desktop/line_buffer.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/matrix_3x3} C:/Users/FH/Desktop/matrix_3x3/source/FH/Desktop/line_buffer.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/matrix_3x3/source/FH/Desktop/line_buffer.v
I: Verilog-0002: [C:/Users/FH/Desktop/matrix_3x3/source/FH/Desktop/line_buffer.v(line number: 3)] Analyzing module line_buffer (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/matrix_3x3} C:/Users/FH/Desktop/matrix_3x3/source/FH/Desktop/line_buffer.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/matrix_3x3} C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_sdpram_v1_2_fifo_0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_sdpram_v1_2_fifo_0.v
I: Verilog-0002: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_sdpram_v1_2_fifo_0.v(line number: 22)] Analyzing module ipm_distributed_sdpram_v1_2_fifo_0 (library work)
W: Verilog-2010: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_sdpram_v1_2_fifo_0.v(line number: 59)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_sdpram_v1_2_fifo_0.v(line number: 64)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_sdpram_v1_2_fifo_0.v(line number: 70)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/matrix_3x3} C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_sdpram_v1_2_fifo_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/matrix_3x3} C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/fifo_0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/fifo_0.v
I: Verilog-0002: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/fifo_0.v(line number: 20)] Analyzing module fifo_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/matrix_3x3} C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/fifo_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/matrix_3x3} C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_v1_2_fifo_0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_v1_2_fifo_0.v
I: Verilog-0002: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_v1_2_fifo_0.v(line number: 21)] Analyzing module ipm_distributed_fifo_v1_2_fifo_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/matrix_3x3} C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_v1_2_fifo_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/matrix_3x3} C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v
I: Verilog-0002: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 18)] Analyzing module ipm_distributed_fifo_ctr_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/matrix_3x3} C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v successfully.
 0.009166s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-elaborate.
I: Module "matrix_3x3" is set as top module.
I: Verilog-0003: [C:/Users/FH/Desktop/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module matrix_3x3
I: Verilog-0003: [C:/Users/FH/Desktop/matrix_3x3/source/FH/Desktop/line_buffer.v(line number: 3)] Elaborating module line_buffer
I: Verilog-0003: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/fifo_0.v(line number: 20)] Elaborating module fifo_0
I: Verilog-0003: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_v1_2_fifo_0.v(line number: 21)] Elaborating module ipm_distributed_fifo_v1_2_fifo_0
I: Verilog-0003: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_sdpram_v1_2_fifo_0.v(line number: 22)] Elaborating module ipm_distributed_sdpram_v1_2_fifo_0
W: Verilog-2021: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_sdpram_v1_2_fifo_0.v(line number: 56)] Net i in module ipm_distributed_sdpram_v1_2_fifo_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_sdpram_v1_2_fifo_0.v(line number: 56)] Net j in module ipm_distributed_sdpram_v1_2_fifo_0 does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 18)] Elaborating module ipm_distributed_fifo_ctr_v1_0
W: Verilog-2021: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 71)] Net syn_wfull in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 72)] Net syn_almost_full in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 73)] Net syn_rempty in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 74)] Net syn_almost_empty in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/FH/Desktop/matrix_3x3/source/FH/Desktop/line_buffer.v(line number: 3)] Elaborating module line_buffer
I: Verilog-0003: [C:/Users/FH/Desktop/matrix_3x3/source/FH/Desktop/line_buffer.v(line number: 3)] Elaborating module line_buffer
Executing : rtl-elaborate successfully.
 0.019339s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-prep.
Executing : rtl-prep successfully.
 0.007387s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-infer.
I: Sdm-0001: Found Ram mem, depth=16, width=10.
Executing : rtl-infer successfully.
 0.058387s wall, 0.015625s user + 0.046875s system = 0.062500s CPU (107.0%)
Start rtl-control-opt.
Executing : rtl-control-opt successfully.
 0.003427s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-data-opt.
Executing : rtl-data-opt successfully.
 0.024386s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (128.1%)
Start FSM inference.
Executing : FSM inference successfully.
 0.003615s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start sdm2adm.
I: Constant propagation done on N79 (bmsREDXOR).
I: Constant propagation done on N7 (bmsREDXOR).
I: Constant propagation done on N32_4 (bmsREDXOR).
I: Constant propagation done on N124 (bmsREDXOR).
I: Constant propagation done on N52 (bmsREDXOR).
I: Constant propagation done on N89 (bmsREDXOR).
I: Constant propagation done on N134 (bmsREDXOR).
I: Constant propagation done on N17 (bmsREDXOR).
I: Constant propagation done on N62 (bmsREDXOR).
I: Constant propagation done on N104_4 (bmsREDXOR).
Executing : sdm2adm successfully.
 0.042015s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (37.2%)
Saving design to DB.
Action compile: Real time elapsed is 3.000 sec
Action compile: CPU time elapsed is 2.000 sec
Current time: Sun Feb 26 12:37:55 2023
Action compile: Peak memory pool usage is 121,937,920 bytes
Process "Compile" done.
Customize IP 'C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/fifo_0.idf' ...
Process exit normally.


Process "Synthesize" started.
Current time: Sun Feb 26 14:09:11 2023
Compiling architecture definition.
Analyzing project file 'C:/Users/FH/Desktop/matrix_3x3/matrix_3x3.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 352549

Constraint check start.
Constraint check end.
Executing : get_ports clk
Executing : get_ports clk successfully.
Executing : create_clock -name clk_Inferred [get_ports clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name clk_Inferred [get_ports clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group clk_Inferred
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group clk_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group clk_Inferred
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group clk_Inferred successfully.
Start pre-mapping.
I: Removed bmsSUB inst N191 that is redundant to N190
I: Removed bmsSUB inst N200 that is redundant to N199
I: Removed bmsSUB inst N191 that is redundant to N190
I: Removed bmsSUB inst N200 that is redundant to N199
I: Removed bmsSUB inst N191 that is redundant to N190
I: Removed bmsSUB inst N200 that is redundant to N199
Executing : pre-mapping successfully.
 0.147289s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (42.4%)
Start mod-gen.
W: Public-4008: Instance 'u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/asyn_almost_empty' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/asyn_almost_full' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rd_water_level[4:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wr_water_level[4:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/asyn_almost_empty' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/asyn_almost_full' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rd_water_level[4:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wr_water_level[4:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/asyn_almost_empty' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/asyn_almost_full' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rd_water_level[4:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wr_water_level[4:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Constant propagation done on N19_eq1 (bmsREDXOR).
I: Constant propagation done on N19_mux1 (bmsWIDEMUX).
I: Constant propagation done on HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N144_mux0[1] (bmsWIDEMUX).
I: Constant propagation done on HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N142_mux0[1] (bmsWIDEMUX).
I: Constant propagation done on HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N142_mux0[0] (bmsWIDEMUX).
I: Constant propagation done on HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N144_mux0[0] (bmsWIDEMUX).
I: Constant propagation done on N19_eq0 (bmsREDXOR).
I: Constant propagation done on N19_mux0 (bmsWIDEMUX).
I: Constant propagation done on HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N142_mux0[2] (bmsWIDEMUX).
I: Constant propagation done on HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N144_mux0[2] (bmsWIDEMUX).
Executing : mod-gen successfully.
 0.147233s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (53.1%)
Start logic-optimization.
Executing : logic-optimization successfully.
 0.180235s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (43.3%)
Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully.
 0.026473s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (177.1%)
Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully.
 0.258005s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (24.2%)
Start tech-optimization.
Executing : tech-optimization successfully.
 0.082908s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (94.2%)
Start phys-optimization.
Executing : phys-optimization successfully.
 0.000298s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start restore-hierarchy.
Executing : restore-hierarchy successfully.
 0.079845s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (58.7%)

Cell Usage:
GTP_DFF_C                    99 uses
GTP_DFF_CE                   49 uses
GTP_DFF_P                     3 uses
GTP_GRS                       1 use
GTP_INV                       1 use
GTP_LUT2                     33 uses
GTP_LUT3                      9 uses
GTP_LUT4                     15 uses
GTP_LUT5                     15 uses
GTP_LUT5CARRY               100 uses
GTP_RAM16X1DP                30 uses

I/O ports: 54
GTP_INBUF                  13 uses
GTP_OUTBUF                 41 uses

Mapping Summary:
Total LUTs: 202 of 17536 (1.15%)
	LUTs as dram: 30 of 4440 (0.68%)
	LUTs as logic: 172
Total Registers: 151 of 26304 (0.57%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 48 (0.00%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 54 of 240 (22.50%)


Number of unique control sets : 5
  CLK(nt_clk), CP(nt_rst_n)                        : 102
      CLK(nt_clk), C(nt_rst_n)                     : 99
      CLK(nt_clk), P(nt_rst_n)                     : 3
  CLK(nt_clk), C(~nt_rst_n), CE(valid_out_r[0])    : 9
  CLK(nt_clk), C(~nt_rst_n), CE(valid_out_r[1])    : 9
  CLK(nt_clk), C(~nt_rst_n), CE(_N141)             : 11
  CLK(nt_clk), C(~nt_rst_n), CE(nt_valid_in)       : 20


Number of DFF:CE Signals : 4
  valid_out_r[0](from GTP_LUT3:Z)                  : 9
  valid_out_r[1](from GTP_LUT4:Z)                  : 9
  _N141(from GTP_LUT3:Z)                           : 11
  nt_valid_in(from GTP_INBUF:O)                    : 20

Number of DFF:CLK Signals : 1
  nt_clk(from GTP_INBUF:O)                         : 151

Number of DFF:CP Signals : 2
  ~nt_rst_n(from GTP_INV:Z)                        : 49
  nt_rst_n(from GTP_INBUF:O)                       : 102

Design 'matrix_3x3' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to matrix_3x3_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
Check timing ...
W: Timing-4087: Port 'dout[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dout[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dout[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dout[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dout[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dout[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dout[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dout[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dout[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dout[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dout_r0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dout_r0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dout_r0[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dout_r0[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dout_r0[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dout_r0[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dout_r0[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dout_r0[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dout_r0[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dout_r0[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dout_r1[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dout_r1[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dout_r1[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dout_r1[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dout_r1[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dout_r1[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dout_r1[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dout_r1[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dout_r1[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dout_r1[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dout_r2[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dout_r2[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dout_r2[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dout_r2[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dout_r2[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dout_r2[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dout_r2[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dout_r2[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dout_r2[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dout_r2[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mat_flag' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'din[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'din[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'din[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'din[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'din[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'din[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'din[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'din[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'din[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'din[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'valid_in' is not constrained, it is treated as combinational input.
Detailed Timing Report:

Timing analysis mode : single corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 clk_Inferred             1000.000     {0 500}        Declared               181           0  {clk} 
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               clk_Inferred                            
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 clk_Inferred                 1.000 MHz     205.170 MHz       1000.000          4.874        995.126
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_Inferred           clk_Inferred               995.126       0.000              0            350
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_Inferred           clk_Inferred                 0.441       0.000              0            350
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_Inferred                                      498.299       0.000              0            181
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : HDL1.buffer_inst[1].line_buffer_inst/cnt[0]/CLK (GTP_DFF_CE)
Endpoint    : HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/asyn_wfull/D (GTP_DFF_C)
Path Group  : clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.201
  Launch Clock Delay      :  3.201
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.029       1.029 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=181)      2.172       3.201         nt_clk           
                                                                           r       HDL1.buffer_inst[1].line_buffer_inst/cnt[0]/CLK (GTP_DFF_CE)

                                   tco                   0.276       3.477 r       HDL1.buffer_inst[1].line_buffer_inst/cnt[0]/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.410       3.887         HDL1.buffer_inst[1].line_buffer_inst/cnt [0]
                                                                                   HDL1.buffer_inst[1].line_buffer_inst/N24_8/I2 (GTP_LUT5)
                                   td                    0.236       4.123 r       HDL1.buffer_inst[1].line_buffer_inst/N24_8/Z (GTP_LUT5)
                                   net (fanout=1)        0.315       4.438         HDL1.buffer_inst[1].line_buffer_inst/_N251
                                                                                   HDL1.buffer_inst[1].line_buffer_inst/N24_9/I4 (GTP_LUT5)
                                   td                    0.148       4.586 f       HDL1.buffer_inst[1].line_buffer_inst/N24_9/Z (GTP_LUT5)
                                   net (fanout=13)       0.537       5.123         HDL1.buffer_inst[1].line_buffer_inst/N24
                                                                                   HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/N1/I4 (GTP_LUT5)
                                   td                    0.148       5.271 f       HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/N1/Z (GTP_LUT5)
                                   net (fanout=12)       0.530       5.801         HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/wr_en_real
                                                                                   HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N28_3_0[2]_1/I2 (GTP_LUT5CARRY)
                                   td                    0.194       5.995 f       HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N28_3_0[2]_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.995         _N110            
                                                                                   HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N28_3_1[2]/CIN (GTP_LUT5CARRY)
                                   td                    0.184       6.179 f       HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N28_3_1[2]/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.375       6.554         HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbnext [1]
                                                                                   HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N32_0/I1 (GTP_LUT2)
                                   td                    0.151       6.705 f       HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N32_0/Z (GTP_LUT2)
                                   net (fanout=2)        0.375       7.080         HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wgnext [0]
                                                                                   HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N146.eq_0/I1 (GTP_LUT5CARRY)
                                   td                    0.280       7.360 r       HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N146.eq_0/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.360         HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N146.co [0]
                                                                                   HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N146.eq_1/CIN (GTP_LUT5CARRY)
                                   td                    0.184       7.544 f       HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N146.eq_1/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.315       7.859         HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N146
                                                                                   HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N147_3/I4 (GTP_LUT5)
                                   td                    0.139       7.998 r       HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N147_3/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       7.998         HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N147
                                                                           r       HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/asyn_wfull/D (GTP_DFF_C)

 Data arrival time                                                   7.998         Logic Levels: 9  
                                                                                   Logic: 1.940ns(40.442%), Route: 2.857ns(59.558%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                     1000.000    1000.000 r                        
 clk                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.000    1000.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.029    1001.029 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=181)      2.172    1003.201         nt_clk           
                                                                           r       HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.201                          
 clock uncertainty                                      -0.050    1003.151                          

 Setup time                                             -0.027    1003.124                          

 Data required time                                               1003.124                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.124                          
 Data arrival time                                                  -7.998                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.126                          
====================================================================================================

====================================================================================================

Startpoint  : HDL1.buffer_inst[0].line_buffer_inst/cnt[4]/CLK (GTP_DFF_CE)
Endpoint    : HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/asyn_rempty/D (GTP_DFF_P)
Path Group  : clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.201
  Launch Clock Delay      :  3.201
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.029       1.029 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=181)      2.172       3.201         nt_clk           
                                                                           r       HDL1.buffer_inst[0].line_buffer_inst/cnt[4]/CLK (GTP_DFF_CE)

                                   tco                   0.276       3.477 r       HDL1.buffer_inst[0].line_buffer_inst/cnt[4]/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.410       3.887         HDL1.buffer_inst[0].line_buffer_inst/cnt [4]
                                                                                   HDL1.buffer_inst[0].line_buffer_inst/N24_7/I0 (GTP_LUT4)
                                   td                    0.222       4.109 f       HDL1.buffer_inst[0].line_buffer_inst/N24_7/Z (GTP_LUT4)
                                   net (fanout=6)        0.470       4.579         _N241            
                                                                                   HDL1.buffer_inst[0].line_buffer_inst/N16/I0 (GTP_LUT3)
                                   td                    0.203       4.782 f       HDL1.buffer_inst[0].line_buffer_inst/N16/Z (GTP_LUT3)
                                   net (fanout=10)       0.514       5.296         valid_out_r[0]   
                                                                                   HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N100_1[0]_3/I4 (GTP_LUT5)
                                   td                    0.148       5.444 f       HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N100_1[0]_3/Z (GTP_LUT5)
                                   net (fanout=2)        0.375       5.819         _N139            
                                                                                   HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N100_3_0[2]_1/I2 (GTP_LUT5CARRY)
                                   td                    0.194       6.013 f       HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N100_3_0[2]_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.013         _N116            
                                                                                   HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N100_3_1[2]/CIN (GTP_LUT5CARRY)
                                   td                    0.027       6.040 r       HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N100_3_1[2]/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.040         _N117            
                                                                                   HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N100_3_2[2]/CIN (GTP_LUT5CARRY)
                                   td                    0.027       6.067 r       HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N100_3_2[2]/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.067         _N118            
                                                                                   HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N100_3_3[2]/CIN (GTP_LUT5CARRY)
                                   td                    0.184       6.251 f       HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N100_3_3[2]/Z (GTP_LUT5CARRY)
                                   net (fanout=3)        0.410       6.661         HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbnext [3]
                                                                                   HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N104_2/I1 (GTP_LUT2)
                                   td                    0.168       6.829 f       HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N104_2/Z (GTP_LUT2)
                                   net (fanout=2)        0.375       7.204         HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rgnext [2]
                                                                                   HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N166.eq_1/I1 (GTP_LUT5CARRY)
                                   td                    0.280       7.484 r       HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N166.eq_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.484         HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N166.co [2]
                                                                                   HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N166.eq_2/CIN (GTP_LUT5CARRY)
                                   td                    0.184       7.668 f       HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N166.eq_2/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.668         HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N166
                                                                           f       HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/asyn_rempty/D (GTP_DFF_P)

 Data arrival time                                                   7.668         Logic Levels: 10 
                                                                                   Logic: 1.913ns(42.825%), Route: 2.554ns(57.175%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                     1000.000    1000.000 r                        
 clk                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.000    1000.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.029    1001.029 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=181)      2.172    1003.201         nt_clk           
                                                                           r       HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/asyn_rempty/CLK (GTP_DFF_P)
 clock pessimism                                         0.000    1003.201                          
 clock uncertainty                                      -0.050    1003.151                          

 Setup time                                             -0.014    1003.137                          

 Data required time                                               1003.137                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.137                          
 Data arrival time                                                  -7.668                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.469                          
====================================================================================================

====================================================================================================

Startpoint  : HDL1.buffer_inst[0].line_buffer_inst/cnt[4]/CLK (GTP_DFF_CE)
Endpoint    : HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/asyn_wfull/D (GTP_DFF_C)
Path Group  : clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.201
  Launch Clock Delay      :  3.201
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.029       1.029 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=181)      2.172       3.201         nt_clk           
                                                                           r       HDL1.buffer_inst[0].line_buffer_inst/cnt[4]/CLK (GTP_DFF_CE)

                                   tco                   0.276       3.477 r       HDL1.buffer_inst[0].line_buffer_inst/cnt[4]/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.410       3.887         HDL1.buffer_inst[0].line_buffer_inst/cnt [4]
                                                                                   HDL1.buffer_inst[0].line_buffer_inst/N24_7/I0 (GTP_LUT4)
                                   td                    0.222       4.109 f       HDL1.buffer_inst[0].line_buffer_inst/N24_7/Z (GTP_LUT4)
                                   net (fanout=6)        0.470       4.579         _N241            
                                                                                   HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/N1_2/I0 (GTP_LUT4)
                                   td                    0.203       4.782 f       HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/N1_2/Z (GTP_LUT4)
                                   net (fanout=12)       0.530       5.312         HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/wr_en_real
                                                                                   HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N28_3_0[1]_1/I2 (GTP_LUT5CARRY)
                                   td                    0.194       5.506 f       HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N28_3_0[1]_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.506         _N84             
                                                                                   HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N28_3_1[1]/CIN (GTP_LUT5CARRY)
                                   td                    0.184       5.690 f       HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N28_3_1[1]/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.375       6.065         HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbnext [1]
                                                                                   HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N32_0/I1 (GTP_LUT2)
                                   td                    0.151       6.216 f       HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N32_0/Z (GTP_LUT2)
                                   net (fanout=2)        0.375       6.591         HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wgnext [0]
                                                                                   HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N146.eq_0/I1 (GTP_LUT5CARRY)
                                   td                    0.280       6.871 r       HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N146.eq_0/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.871         HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N146.co [0]
                                                                                   HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N146.eq_1/CIN (GTP_LUT5CARRY)
                                   td                    0.184       7.055 f       HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N146.eq_1/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.315       7.370         HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N146
                                                                                   HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N147_3/I4 (GTP_LUT5)
                                   td                    0.139       7.509 r       HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N147_3/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       7.509         HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N147
                                                                           r       HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/asyn_wfull/D (GTP_DFF_C)

 Data arrival time                                                   7.509         Logic Levels: 8  
                                                                                   Logic: 1.833ns(42.549%), Route: 2.475ns(57.451%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                     1000.000    1000.000 r                        
 clk                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.000    1000.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.029    1001.029 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=181)      2.172    1003.201         nt_clk           
                                                                           r       HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.201                          
 clock uncertainty                                      -0.050    1003.151                          

 Setup time                                             -0.027    1003.124                          

 Data required time                                               1003.124                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.124                          
 Data arrival time                                                  -7.509                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.615                          
====================================================================================================

====================================================================================================

Startpoint  : HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/waddr_msb/CLK (GTP_DFF_C)
Endpoint    : HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/ipm_distributed_sdpram_fifo_0/mem_0/WADDR[3] (GTP_RAM16X1DP)
Path Group  : clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.201
  Launch Clock Delay      :  3.201
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.029       1.029 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=181)      2.172       3.201         nt_clk           
                                                                           r       HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/waddr_msb/CLK (GTP_DFF_C)

                                   tco                   0.269       3.470 f       HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/waddr_msb/Q (GTP_DFF_C)
                                   net (fanout=10)       0.514       3.984         HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/wr_addr [3]
                                                                           f       HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/ipm_distributed_sdpram_fifo_0/mem_0/WADDR[3] (GTP_RAM16X1DP)

 Data arrival time                                                   3.984         Logic Levels: 0  
                                                                                   Logic: 0.269ns(34.355%), Route: 0.514ns(65.645%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.029       1.029 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=181)      2.172       3.201         nt_clk           
                                                                           r       HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/ipm_distributed_sdpram_fifo_0/mem_0/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       3.201                          
 clock uncertainty                                       0.000       3.201                          

 Hold time                                               0.342       3.543                          

 Data required time                                                  3.543                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.543                          
 Data arrival time                                                  -3.984                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.441                          
====================================================================================================

====================================================================================================

Startpoint  : HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/waddr_msb/CLK (GTP_DFF_C)
Endpoint    : HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/ipm_distributed_sdpram_fifo_0/mem_8/WADDR[3] (GTP_RAM16X1DP)
Path Group  : clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.201
  Launch Clock Delay      :  3.201
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.029       1.029 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=181)      2.172       3.201         nt_clk           
                                                                           r       HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/waddr_msb/CLK (GTP_DFF_C)

                                   tco                   0.269       3.470 f       HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/waddr_msb/Q (GTP_DFF_C)
                                   net (fanout=10)       0.514       3.984         HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/wr_addr [3]
                                                                           f       HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/ipm_distributed_sdpram_fifo_0/mem_8/WADDR[3] (GTP_RAM16X1DP)

 Data arrival time                                                   3.984         Logic Levels: 0  
                                                                                   Logic: 0.269ns(34.355%), Route: 0.514ns(65.645%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.029       1.029 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=181)      2.172       3.201         nt_clk           
                                                                           r       HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/ipm_distributed_sdpram_fifo_0/mem_8/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       3.201                          
 clock uncertainty                                       0.000       3.201                          

 Hold time                                               0.342       3.543                          

 Data required time                                                  3.543                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.543                          
 Data arrival time                                                  -3.984                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.441                          
====================================================================================================

====================================================================================================

Startpoint  : HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/waddr_msb/CLK (GTP_DFF_C)
Endpoint    : HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/ipm_distributed_sdpram_fifo_0/mem_9/WADDR[3] (GTP_RAM16X1DP)
Path Group  : clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.201
  Launch Clock Delay      :  3.201
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.029       1.029 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=181)      2.172       3.201         nt_clk           
                                                                           r       HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/waddr_msb/CLK (GTP_DFF_C)

                                   tco                   0.269       3.470 f       HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/waddr_msb/Q (GTP_DFF_C)
                                   net (fanout=10)       0.514       3.984         HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/wr_addr [3]
                                                                           f       HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/ipm_distributed_sdpram_fifo_0/mem_9/WADDR[3] (GTP_RAM16X1DP)

 Data arrival time                                                   3.984         Logic Levels: 0  
                                                                                   Logic: 0.269ns(34.355%), Route: 0.514ns(65.645%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.029       1.029 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=181)      2.172       3.201         nt_clk           
                                                                           r       HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/ipm_distributed_sdpram_fifo_0/mem_9/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       3.201                          
 clock uncertainty                                       0.000       3.201                          

 Hold time                                               0.342       3.543                          

 Data required time                                                  3.543                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.543                          
 Data arrival time                                                  -3.984                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.441                          
====================================================================================================

====================================================================================================

Startpoint  : row_cnt[10]/CLK (GTP_DFF_CE)
Endpoint    : mat_flag (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.029       1.029 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=181)      2.172       3.201         nt_clk           
                                                                           r       row_cnt[10]/CLK (GTP_DFF_CE)

                                   tco                   0.276       3.477 r       row_cnt[10]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.375       3.852         row_cnt[10]      
                                                                                   N19_mux10_8/I0 (GTP_LUT2)
                                   td                    0.175       4.027 f       N19_mux10_8/Z (GTP_LUT2)
                                   net (fanout=1)        0.315       4.342         _N219            
                                                                                   N19_mux10_11/I4 (GTP_LUT5)
                                   td                    0.148       4.490 f       N19_mux10_11/Z (GTP_LUT5)
                                   net (fanout=2)        0.375       4.865         _N164            
                                                                                   N21/I3 (GTP_LUT4)
                                   td                    0.148       5.013 f       N21/Z (GTP_LUT4) 
                                   net (fanout=1)        0.740       5.753         _N0              
                                                                                   mat_flag_obuf/I (GTP_OUTBUF)
                                   td                    2.048       7.801 f       mat_flag_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       7.801         mat_flag         
 mat_flag                                                                  f       mat_flag (port)  

 Data arrival time                                                   7.801         Logic Levels: 4  
                                                                                   Logic: 2.795ns(60.761%), Route: 1.805ns(39.239%)
====================================================================================================

====================================================================================================

Startpoint  : HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr[2]/CLK (GTP_DFF_C)
Endpoint    : dout[1] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.029       1.029 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=181)      2.172       3.201         nt_clk           
                                                                           r       HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr[2]/CLK (GTP_DFF_C)

                                   tco                   0.276       3.477 r       HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr[2]/Q (GTP_DFF_C)
                                   net (fanout=14)       0.543       4.020         HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/rd_addr [2]
                                                                                   HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/ipm_distributed_sdpram_fifo_0/mem_1/RADDR[2] (GTP_RAM16X1DP)
                                   td                    0.298       4.318 f       HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/ipm_distributed_sdpram_fifo_0/mem_1/DO (GTP_RAM16X1DP)
                                   net (fanout=2)        0.800       5.118         nt_dout_r2[1]    
                                                                                   dout_obuf[1]/I (GTP_OUTBUF)
                                   td                    2.048       7.166 f       dout_obuf[1]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       7.166         dout[1]          
 dout[1]                                                                   f       dout[1] (port)   

 Data arrival time                                                   7.166         Logic Levels: 2  
                                                                                   Logic: 2.622ns(66.129%), Route: 1.343ns(33.871%)
====================================================================================================

====================================================================================================

Startpoint  : HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr[2]/CLK (GTP_DFF_C)
Endpoint    : dout[2] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.029       1.029 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=181)      2.172       3.201         nt_clk           
                                                                           r       HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr[2]/CLK (GTP_DFF_C)

                                   tco                   0.276       3.477 r       HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr[2]/Q (GTP_DFF_C)
                                   net (fanout=14)       0.543       4.020         HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/rd_addr [2]
                                                                                   HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/ipm_distributed_sdpram_fifo_0/mem_2/RADDR[2] (GTP_RAM16X1DP)
                                   td                    0.298       4.318 f       HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/ipm_distributed_sdpram_fifo_0/mem_2/DO (GTP_RAM16X1DP)
                                   net (fanout=2)        0.800       5.118         nt_dout_r2[2]    
                                                                                   dout_obuf[2]/I (GTP_OUTBUF)
                                   td                    2.048       7.166 f       dout_obuf[2]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       7.166         dout[2]          
 dout[2]                                                                   f       dout[2] (port)   

 Data arrival time                                                   7.166         Logic Levels: 2  
                                                                                   Logic: 2.622ns(66.129%), Route: 1.343ns(33.871%)
====================================================================================================

====================================================================================================

Startpoint  : din[6] (port)
Endpoint    : HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/ipm_distributed_sdpram_fifo_0/mem_6/DI (GTP_RAM16X1DP)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 din[6]                                                  0.000       0.000 r       din[6] (port)    
                                   net (fanout=1)        0.000       0.000         din[6]           
                                                                                   din_ibuf[6]/I (GTP_INBUF)
                                   td                    1.029       1.029 r       din_ibuf[6]/O (GTP_INBUF)
                                   net (fanout=1)        0.740       1.769         nt_din[6]        
                                                                           r       HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/ipm_distributed_sdpram_fifo_0/mem_6/DI (GTP_RAM16X1DP)

 Data arrival time                                                   1.769         Logic Levels: 1  
                                                                                   Logic: 1.029ns(58.168%), Route: 0.740ns(41.832%)
====================================================================================================

====================================================================================================

Startpoint  : din[5] (port)
Endpoint    : HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/ipm_distributed_sdpram_fifo_0/mem_5/DI (GTP_RAM16X1DP)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 din[5]                                                  0.000       0.000 r       din[5] (port)    
                                   net (fanout=1)        0.000       0.000         din[5]           
                                                                                   din_ibuf[5]/I (GTP_INBUF)
                                   td                    1.029       1.029 r       din_ibuf[5]/O (GTP_INBUF)
                                   net (fanout=1)        0.740       1.769         nt_din[5]        
                                                                           r       HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/ipm_distributed_sdpram_fifo_0/mem_5/DI (GTP_RAM16X1DP)

 Data arrival time                                                   1.769         Logic Levels: 1  
                                                                                   Logic: 1.029ns(58.168%), Route: 0.740ns(41.832%)
====================================================================================================

====================================================================================================

Startpoint  : din[8] (port)
Endpoint    : HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/ipm_distributed_sdpram_fifo_0/mem_8/DI (GTP_RAM16X1DP)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 din[8]                                                  0.000       0.000 r       din[8] (port)    
                                   net (fanout=1)        0.000       0.000         din[8]           
                                                                                   din_ibuf[8]/I (GTP_INBUF)
                                   td                    1.029       1.029 r       din_ibuf[8]/O (GTP_INBUF)
                                   net (fanout=1)        0.740       1.769         nt_din[8]        
                                                                           r       HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/ipm_distributed_sdpram_fifo_0/mem_8/DI (GTP_RAM16X1DP)

 Data arrival time                                                   1.769         Logic Levels: 1  
                                                                                   Logic: 1.029ns(58.168%), Route: 0.740ns(41.832%)
====================================================================================================

====================================================================================================

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action synthesize: Real time elapsed is 5.000 sec
Action synthesize: CPU time elapsed is 2.000 sec
Current time: Sun Feb 26 14:09:16 2023
Action synthesize: Peak memory pool usage is 163,524,608 bytes
Process "Synthesize" done.


Process "Device Map" started.
Current time: Sun Feb 26 14:09:16 2023
Compiling architecture definition.
Analyzing project file 'C:/Users/FH/Desktop/matrix_3x3/matrix_3x3.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model 'MBG324'.
I: Parameter configuration file C:/Users/FH/Desktop/matrix_3x3/testparam.txt cannot open.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 352549

Flattening design 'matrix_3x3'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_clk in design, driver pin O(instance clk_ibuf) -> load pin CLK(instance HDL1.buffer_inst[0].line_buffer_inst/cnt[0]).
Converting tech operator to gate operator.
Processing gate operator.
Device mapping done.
Total device mapping takes 0.093750 sec.

Device Utilization Summary:
+-------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+-------------------------------------------------------------------------+
| APM                   | 0        | 30            | 0                   
| IOCKDLY               | 0        | 24            | 0                   
| FF                    | 151      | 26304         | 1                   
| LUT                   | 202      | 17536         | 2                   
| Distributed RAM       | 30       | 4440          | 1                   
| DLL                   | 0        | 6             | 0                   
| DQSL                  | 0        | 18            | 0                   
| DRM                   | 0        | 48            | 0                   
| FUSECODE              | 0        | 1             | 0                   
| IO                    | 54       | 240           | 23                  
| IOCKDIV               | 0        | 12            | 0                   
| IOCKGATE              | 0        | 12            | 0                   
| IPAL                  | 0        | 1             | 0                   
| PLL                   | 0        | 6             | 0                   
| RCKB                  | 0        | 24            | 0                   
| SCANCHAIN             | 0        | 4             | 0                   
| START                 | 0        | 1             | 0                   
| USCM                  | 1        | 20            | 5                   
| HMEMC                 | 0        | 2             | 0                   
| OSC                   | 0        | 1             | 0                   
| ADC                   | 0        | 1             | 0                   
| CRYSTAL               | 0        | 6             | 0                   
| FLSIF                 | 0        | 1             | 0                   
| RESCAL                | 0        | 6             | 0                   
| UDID                  | 0        | 1             | 0                   
+-------------------------------------------------------------------------+

Design 'matrix_3x3' has been successfully mapped to architecture-specific objects.
Saving design to DB.
Action dev_map: Real time elapsed is 8.000 sec
Action dev_map: CPU time elapsed is 3.281 sec
Current time: Sun Feb 26 14:09:25 2023
Action dev_map: Peak memory pool usage is 225,808,384 bytes
Process "Device Map" done.


Process "Place & Route" started.
Current time: Sun Feb 26 14:09:25 2023
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
I: Parameter configuration file C:/Users/FH/Desktop/matrix_3x3/testparam.txt cannot open.
Starting placement and routing flow. (CPU time elapsed 0h:00m:00s)
Reading design from devmap DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 511293


Placement started.
Mapping instance clk_ibuf/opit_1 to IOL_7_74.
Mapping instance clkbufg_0/gopclkbufg to USCM_74_104.
Pre global placement takes 1.28 sec.
Run super clustering :
	Initial slack 989259.
	12 iterations finished.
	Final slack 994882.
Super clustering done.
Design Utilization : 2%.
Global placement takes 1.45 sec.
Wirelength after global placement is 2659.
Placed fixed group with base inst clk_ibuf/opit_1 on IOL_7_74.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_74_104.
Wirelength after Macro cell placement is 2508.
Macro cell placement takes 0.00 sec.
Run super clustering :
	Initial slack 989259.
	12 iterations finished.
	Final slack 994882.
Super clustering done.
Design Utilization : 2%.
Wirelength after post global placement is 2001.
Post global placement takes 1.50 sec.
Wirelength after legalization is 2101.
Legalization takes 0.09 sec.
Worst slack before Replication Place is 995541.
Wirelength after replication placement is 2101.
Legalized cost 995541.000000.
The detailed placement ends at 11th iteration.
Wirelength after detailed placement is 2100.
Timing-driven detailed placement takes 0.34 sec.
Placement done.
Total placement takes 4.73 sec.
Finished placement. (CPU time elapsed 0h:00m:04s)

Routing started.
Building routing graph takes 0.81 sec.
Worst slack is 995869.
Processing design graph takes 0.14 sec.
Total memory for routing:
	46.982349 M.
Total nets for routing : 458.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Global Routing step 2 processed 0 nets, it takes 0.00 sec.
Unrouted nets 4 at the end of iteration 0.
Unrouted nets 2 at the end of iteration 1.
Unrouted nets 0 at the end of iteration 2.
Global Routing step 3 processed 23 nets, it takes 0.02 sec.
Global routing takes 0.02 sec.
Total 497 subnets.
    forward max bucket size 61 , backward 22.
        Unrouted nets 228 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.031250 sec.
    forward max bucket size 93 , backward 26.
        Unrouted nets 195 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.031250 sec.
    forward max bucket size 94 , backward 23.
        Unrouted nets 154 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.031250 sec.
    forward max bucket size 25 , backward 31.
        Unrouted nets 120 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.000000 sec.
    forward max bucket size 30 , backward 41.
        Unrouted nets 71 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.000000 sec.
    forward max bucket size 94 , backward 42.
        Unrouted nets 54 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.000000 sec.
    forward max bucket size 21 , backward 28.
        Unrouted nets 29 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 59.
        Unrouted nets 15 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 16.
        Unrouted nets 2 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.000000 sec.
    forward max bucket size 10 , backward 6.
        Unrouted nets 2 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 12.
        Unrouted nets 2 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.000000 sec.
    forward max bucket size 10 , backward 12.
        Unrouted nets 2 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 7.
        Unrouted nets 2 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.000000 sec.
    forward max bucket size 8 , backward 8.
        Unrouted nets 0 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.015625 sec.
Detailed routing takes 0.11 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.03 sec.
Used srb routing arc is 2647.
Cleanup routing takes 0.03 sec.
Routing done.
Total routing takes 1.28 sec.


Device Utilization Summary :
+----------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+----------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                   
| Use of APM               | 0        | 30            | 0                   
| Use of BKCL              | 0        | 6             | 0                   
| Use of CLMA              | 50       | 3274          | 2                   
|   FF                     | 115      | 19644         | 1                   
|   LUT                    | 139      | 13096         | 1                   
|   LUT-FF pairs           | 27       | 13096         | 1                   
| Use of CLMS              | 22       | 1110          | 2                   
|   FF                     | 36       | 6660          | 1                   
|   LUT                    | 69       | 4440          | 2                   
|   LUT-FF pairs           | 8        | 4440          | 1                   
|   Distributed RAM        | 30       | 4440          | 1                   
| Use of CRYSTAL           | 0        | 6             | 0                   
| Use of DLL               | 0        | 6             | 0                   
| Use of DQSL              | 0        | 18            | 0                   
| Use of DRM               | 0        | 48            | 0                   
| Use of FLSIF             | 0        | 1             | 0                   
| Use of FUSECODE          | 0        | 1             | 0                   
| Use of HARD0N1           | 0        | 2745          | 0                   
| Use of HMEMC             | 0        | 2             | 0                   
| Use of IO                | 54       | 240           | 23                  
|   IOBD                   | 31       | 120           | 26                  
|   IOBR                   | 1        | 6             | 17                  
|   IOBS                   | 22       | 114           | 19                  
| Use of IOCKDIV           | 0        | 12            | 0                   
| Use of IOCKDLY           | 0        | 24            | 0                   
| Use of IOCKGATE          | 0        | 12            | 0                   
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                   
| Use of IOL               | 54       | 240           | 23                  
| Use of IPAL              | 0        | 1             | 0                   
| Use of MFG_TEST          | 0        | 1             | 0                   
| Use of OSC               | 0        | 1             | 0                   
| Use of PLL               | 0        | 6             | 0                   
| Use of PREGMUX_TEST      | 0        | 6             | 0                   
| Use of RCKB              | 0        | 24            | 0                   
| Use of RCKBMUX_TEST      | 0        | 12            | 0                   
| Use of RESCAL            | 0        | 6             | 0                   
| Use of SCANCHAIN         | 0        | 4             | 0                   
| Use of START             | 1        | 1             | 100                 
| Use of UDID              | 0        | 1             | 0                   
| Use of USCM              | 1        | 20            | 5                   
| Use of USCMMUX_TEST      | 0        | 20            | 0                   
| Use of VCKBMUX_TEST      | 0        | 12            | 0                   
+----------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:06s)
Design 'matrix_3x3' has been placed and routed successfully.
Saving design to DB.
Action pnr: Real time elapsed is 20.000 sec
Action pnr: CPU time elapsed is 8.984 sec
Current time: Sun Feb 26 14:09:46 2023
Action pnr: Peak memory pool usage is 414,416,896 bytes
Finished placement and routing. (CPU time elapsed 0h:00m:06s)
Process "Place & Route" done.
Process exit normally.
Compiling architecture definition.
W: Verilog-2007: [C:/Users/FH/Desktop/matrix_3x3/source/Desktop/matrix_3x3_tb.v(line number: 4)] Empty port in module declaration
Customize IP 'C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/fifo_0.idf' ...
C: Flow-2008: IP file modified: "C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/fifo_0.idf". 
C: Flow-2008: IP file modified: "C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/fifo_0.idf". 
Compiling architecture definition.
W: Verilog-2007: [C:/Users/FH/Desktop/matrix_3x3/source/Desktop/matrix_3x3_tb.v(line number: 4)] Empty port in module declaration
E: Verilog-4119: [C:/Users/FH/Desktop/matrix_3x3/source/FH/Desktop/line_buffer.v(line number: 57)] Referenced port name 'wr_clk' was not defined in module 'fifo_0'
Compiling architecture definition.
Compiling architecture definition.
W: Verilog-2007: [C:/Users/FH/Desktop/matrix_3x3/source/Desktop/matrix_3x3_tb.v(line number: 4)] Empty port in module declaration
E: Verilog-4119: [C:/Users/FH/Desktop/matrix_3x3/source/FH/Desktop/line_buffer.v(line number: 57)] Referenced port name 'wr_clk' was not defined in module 'fifo_0'
Compiling architecture definition.
Process exit normally.
Customize IP 'C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/fifo_0.idf' ...
Process exit normally.
Customize IP 'C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/fifo_0.idf' ...
Process exit normally.
I: Flow-6004: Design file modified: "C:/Users/FH/Desktop/matrix_3x3/source/FH/Desktop/line_buffer.v". 
Compiling architecture definition.
W: Verilog-2007: [C:/Users/FH/Desktop/matrix_3x3/source/Desktop/matrix_3x3_tb.v(line number: 4)] Empty port in module declaration


Process "Compile" started.
Current time: Sun Feb 26 14:27:30 2023
Compiling architecture definition.
Analyzing project file 'C:/Users/FH/Desktop/matrix_3x3/matrix_3x3.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/matrix_3x3} C:/Users/FH/Desktop/matrix_3x3/source/Desktop/line_buffer.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/matrix_3x3/source/Desktop/line_buffer.v
I: Verilog-0002: [C:/Users/FH/Desktop/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Analyzing module matrix_3x3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/matrix_3x3} C:/Users/FH/Desktop/matrix_3x3/source/Desktop/line_buffer.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/matrix_3x3} C:/Users/FH/Desktop/matrix_3x3/source/FH/Desktop/line_buffer.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/matrix_3x3/source/FH/Desktop/line_buffer.v
I: Verilog-0002: [C:/Users/FH/Desktop/matrix_3x3/source/FH/Desktop/line_buffer.v(line number: 3)] Analyzing module line_buffer (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/matrix_3x3} C:/Users/FH/Desktop/matrix_3x3/source/FH/Desktop/line_buffer.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/matrix_3x3} C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/fifo_0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/fifo_0.v
I: Verilog-0002: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/fifo_0.v(line number: 20)] Analyzing module fifo_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/matrix_3x3} C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/fifo_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/matrix_3x3} C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_sdpram_v1_2_fifo_0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_sdpram_v1_2_fifo_0.v
I: Verilog-0002: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_sdpram_v1_2_fifo_0.v(line number: 22)] Analyzing module ipm_distributed_sdpram_v1_2_fifo_0 (library work)
W: Verilog-2010: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_sdpram_v1_2_fifo_0.v(line number: 59)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_sdpram_v1_2_fifo_0.v(line number: 64)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_sdpram_v1_2_fifo_0.v(line number: 70)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/matrix_3x3} C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_sdpram_v1_2_fifo_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/matrix_3x3} C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_v1_2_fifo_0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_v1_2_fifo_0.v
I: Verilog-0002: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_v1_2_fifo_0.v(line number: 21)] Analyzing module ipm_distributed_fifo_v1_2_fifo_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/matrix_3x3} C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_v1_2_fifo_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/matrix_3x3} C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v
I: Verilog-0002: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 18)] Analyzing module ipm_distributed_fifo_ctr_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/matrix_3x3} C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v successfully.
 0.009260s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-elaborate.
I: Module "matrix_3x3" is set as top module.
I: Verilog-0003: [C:/Users/FH/Desktop/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module matrix_3x3
I: Verilog-0003: [C:/Users/FH/Desktop/matrix_3x3/source/FH/Desktop/line_buffer.v(line number: 3)] Elaborating module line_buffer
I: Verilog-0003: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/fifo_0.v(line number: 20)] Elaborating module fifo_0
I: Verilog-0003: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_v1_2_fifo_0.v(line number: 21)] Elaborating module ipm_distributed_fifo_v1_2_fifo_0
I: Verilog-0003: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_sdpram_v1_2_fifo_0.v(line number: 22)] Elaborating module ipm_distributed_sdpram_v1_2_fifo_0
W: Verilog-2021: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_sdpram_v1_2_fifo_0.v(line number: 56)] Net i in module ipm_distributed_sdpram_v1_2_fifo_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_sdpram_v1_2_fifo_0.v(line number: 56)] Net j in module ipm_distributed_sdpram_v1_2_fifo_0 does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 18)] Elaborating module ipm_distributed_fifo_ctr_v1_0
W: Verilog-2021: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 46)] Net wrptr1 in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 48)] Net wbin in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 57)] Net rwptr1 in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 59)] Net rbin in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 67)] Net asyn_wfull in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 68)] Net asyn_almost_full in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 69)] Net asyn_rempty in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 70)] Net asyn_almost_empty in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 81)] Net ASYN_CTRL.i in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 131)] Net ASYN_CTRL.j in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2036: [C:/Users/FH/Desktop/matrix_3x3/source/FH/Desktop/line_buffer.v(line number: 57)] Net dout connected to input port of module instance has no driver, tie it to 0
I: Verilog-0003: [C:/Users/FH/Desktop/matrix_3x3/source/FH/Desktop/line_buffer.v(line number: 3)] Elaborating module line_buffer
I: Verilog-0003: [C:/Users/FH/Desktop/matrix_3x3/source/FH/Desktop/line_buffer.v(line number: 3)] Elaborating module line_buffer
Executing : rtl-elaborate successfully.
 0.018477s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-prep.
Executing : rtl-prep successfully.
 0.005897s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-infer.
I: Sdm-0001: Found Ram mem, depth=16, width=10.
Executing : rtl-infer successfully.
 0.042433s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (36.8%)
Start rtl-control-opt.
Executing : rtl-control-opt successfully.
 0.002141s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-data-opt.
Executing : rtl-data-opt successfully.
 0.015513s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (201.4%)
Start FSM inference.
Executing : FSM inference successfully.
 0.002752s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start sdm2adm.
I: Constant propagation done on N21 (bmsWIDEMUX).
Executing : sdm2adm successfully.
 0.028466s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Saving design to DB.
Action compile: Real time elapsed is 3.000 sec
Action compile: CPU time elapsed is 1.875 sec
Current time: Sun Feb 26 14:27:34 2023
Action compile: Peak memory pool usage is 121,147,392 bytes
Process "Compile" done.
I: Flow-6004: Design file modified: "C:/Users/FH/Desktop/matrix_3x3/source/FH/Desktop/line_buffer.v". 
Compiling architecture definition.
W: Verilog-2007: [C:/Users/FH/Desktop/matrix_3x3/source/Desktop/matrix_3x3_tb.v(line number: 4)] Empty port in module declaration


Process "Compile" started.
Current time: Sun Feb 26 14:28:41 2023
Compiling architecture definition.
Analyzing project file 'C:/Users/FH/Desktop/matrix_3x3/matrix_3x3.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/matrix_3x3} C:/Users/FH/Desktop/matrix_3x3/source/Desktop/line_buffer.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/matrix_3x3/source/Desktop/line_buffer.v
I: Verilog-0002: [C:/Users/FH/Desktop/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Analyzing module matrix_3x3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/matrix_3x3} C:/Users/FH/Desktop/matrix_3x3/source/Desktop/line_buffer.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/matrix_3x3} C:/Users/FH/Desktop/matrix_3x3/source/FH/Desktop/line_buffer.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/matrix_3x3/source/FH/Desktop/line_buffer.v
I: Verilog-0002: [C:/Users/FH/Desktop/matrix_3x3/source/FH/Desktop/line_buffer.v(line number: 3)] Analyzing module line_buffer (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/matrix_3x3} C:/Users/FH/Desktop/matrix_3x3/source/FH/Desktop/line_buffer.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/matrix_3x3} C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/fifo_0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/fifo_0.v
I: Verilog-0002: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/fifo_0.v(line number: 20)] Analyzing module fifo_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/matrix_3x3} C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/fifo_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/matrix_3x3} C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_sdpram_v1_2_fifo_0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_sdpram_v1_2_fifo_0.v
I: Verilog-0002: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_sdpram_v1_2_fifo_0.v(line number: 22)] Analyzing module ipm_distributed_sdpram_v1_2_fifo_0 (library work)
W: Verilog-2010: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_sdpram_v1_2_fifo_0.v(line number: 59)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_sdpram_v1_2_fifo_0.v(line number: 64)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_sdpram_v1_2_fifo_0.v(line number: 70)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/matrix_3x3} C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_sdpram_v1_2_fifo_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/matrix_3x3} C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_v1_2_fifo_0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_v1_2_fifo_0.v
I: Verilog-0002: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_v1_2_fifo_0.v(line number: 21)] Analyzing module ipm_distributed_fifo_v1_2_fifo_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/matrix_3x3} C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_v1_2_fifo_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/matrix_3x3} C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v
I: Verilog-0002: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 18)] Analyzing module ipm_distributed_fifo_ctr_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/matrix_3x3} C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v successfully.
 0.008934s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-elaborate.
I: Module "matrix_3x3" is set as top module.
I: Verilog-0003: [C:/Users/FH/Desktop/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module matrix_3x3
I: Verilog-0003: [C:/Users/FH/Desktop/matrix_3x3/source/FH/Desktop/line_buffer.v(line number: 3)] Elaborating module line_buffer
I: Verilog-0003: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/fifo_0.v(line number: 20)] Elaborating module fifo_0
I: Verilog-0003: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_v1_2_fifo_0.v(line number: 21)] Elaborating module ipm_distributed_fifo_v1_2_fifo_0
I: Verilog-0003: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_sdpram_v1_2_fifo_0.v(line number: 22)] Elaborating module ipm_distributed_sdpram_v1_2_fifo_0
W: Verilog-2021: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_sdpram_v1_2_fifo_0.v(line number: 56)] Net i in module ipm_distributed_sdpram_v1_2_fifo_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_sdpram_v1_2_fifo_0.v(line number: 56)] Net j in module ipm_distributed_sdpram_v1_2_fifo_0 does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 18)] Elaborating module ipm_distributed_fifo_ctr_v1_0
W: Verilog-2021: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 46)] Net wrptr1 in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 48)] Net wbin in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 57)] Net rwptr1 in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 59)] Net rbin in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 67)] Net asyn_wfull in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 68)] Net asyn_almost_full in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 69)] Net asyn_rempty in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 70)] Net asyn_almost_empty in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 81)] Net ASYN_CTRL.i in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 131)] Net ASYN_CTRL.j in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2036: [C:/Users/FH/Desktop/matrix_3x3/source/FH/Desktop/line_buffer.v(line number: 57)] Net dout connected to input port of module instance has no driver, tie it to 0
I: Verilog-0003: [C:/Users/FH/Desktop/matrix_3x3/source/FH/Desktop/line_buffer.v(line number: 3)] Elaborating module line_buffer
I: Verilog-0003: [C:/Users/FH/Desktop/matrix_3x3/source/FH/Desktop/line_buffer.v(line number: 3)] Elaborating module line_buffer
Executing : rtl-elaborate successfully.
 0.018985s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-prep.
Executing : rtl-prep successfully.
 0.006116s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-infer.
I: Sdm-0001: Found Ram mem, depth=16, width=10.
Executing : rtl-infer successfully.
 0.056406s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-control-opt.
Executing : rtl-control-opt successfully.
 0.002204s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-data-opt.
Executing : rtl-data-opt successfully.
 0.014297s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start FSM inference.
Executing : FSM inference successfully.
 0.002067s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start sdm2adm.
I: Constant propagation done on N21 (bmsWIDEMUX).
Executing : sdm2adm successfully.
 0.028222s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (110.7%)
Saving design to DB.
Action compile: Real time elapsed is 4.000 sec
Action compile: CPU time elapsed is 1.578 sec
Current time: Sun Feb 26 14:28:45 2023
Action compile: Peak memory pool usage is 121,901,056 bytes
Process "Compile" done.
Customize IP 'C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/fifo_0.idf' ...
Process exit normally.
Customize IP 'C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/fifo_0.idf' ...
C: Flow-2008: IP file modified: "C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/fifo_0.idf". 
C: Flow-2008: IP file modified: "C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/fifo_0.idf". 
Compiling architecture definition.
W: Verilog-2007: [C:/Users/FH/Desktop/matrix_3x3/source/Desktop/matrix_3x3_tb.v(line number: 4)] Empty port in module declaration
Compiling architecture definition.
W: Verilog-2007: [C:/Users/FH/Desktop/matrix_3x3/source/Desktop/matrix_3x3_tb.v(line number: 4)] Empty port in module declaration
Process exit normally.


Process "Compile" started.
Current time: Sun Feb 26 14:34:41 2023
Compiling architecture definition.
Analyzing project file 'C:/Users/FH/Desktop/matrix_3x3/matrix_3x3.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/matrix_3x3} C:/Users/FH/Desktop/matrix_3x3/source/Desktop/line_buffer.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/matrix_3x3/source/Desktop/line_buffer.v
I: Verilog-0002: [C:/Users/FH/Desktop/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Analyzing module matrix_3x3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/matrix_3x3} C:/Users/FH/Desktop/matrix_3x3/source/Desktop/line_buffer.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/matrix_3x3} C:/Users/FH/Desktop/matrix_3x3/source/FH/Desktop/line_buffer.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/matrix_3x3/source/FH/Desktop/line_buffer.v
I: Verilog-0002: [C:/Users/FH/Desktop/matrix_3x3/source/FH/Desktop/line_buffer.v(line number: 3)] Analyzing module line_buffer (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/matrix_3x3} C:/Users/FH/Desktop/matrix_3x3/source/FH/Desktop/line_buffer.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/matrix_3x3} C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/fifo_0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/fifo_0.v
I: Verilog-0002: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/fifo_0.v(line number: 20)] Analyzing module fifo_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/matrix_3x3} C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/fifo_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/matrix_3x3} C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_sdpram_v1_2_fifo_0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_sdpram_v1_2_fifo_0.v
I: Verilog-0002: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_sdpram_v1_2_fifo_0.v(line number: 22)] Analyzing module ipm_distributed_sdpram_v1_2_fifo_0 (library work)
W: Verilog-2010: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_sdpram_v1_2_fifo_0.v(line number: 59)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_sdpram_v1_2_fifo_0.v(line number: 64)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_sdpram_v1_2_fifo_0.v(line number: 70)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/matrix_3x3} C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_sdpram_v1_2_fifo_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/matrix_3x3} C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_v1_2_fifo_0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_v1_2_fifo_0.v
I: Verilog-0002: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_v1_2_fifo_0.v(line number: 21)] Analyzing module ipm_distributed_fifo_v1_2_fifo_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/matrix_3x3} C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_v1_2_fifo_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/matrix_3x3} C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v
I: Verilog-0002: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 18)] Analyzing module ipm_distributed_fifo_ctr_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/matrix_3x3} C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v successfully.
 0.008870s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-elaborate.
I: Module "matrix_3x3" is set as top module.
I: Verilog-0003: [C:/Users/FH/Desktop/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module matrix_3x3
I: Verilog-0003: [C:/Users/FH/Desktop/matrix_3x3/source/FH/Desktop/line_buffer.v(line number: 3)] Elaborating module line_buffer
I: Verilog-0003: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/fifo_0.v(line number: 20)] Elaborating module fifo_0
I: Verilog-0003: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_v1_2_fifo_0.v(line number: 21)] Elaborating module ipm_distributed_fifo_v1_2_fifo_0
I: Verilog-0003: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_sdpram_v1_2_fifo_0.v(line number: 22)] Elaborating module ipm_distributed_sdpram_v1_2_fifo_0
W: Verilog-2021: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_sdpram_v1_2_fifo_0.v(line number: 56)] Net i in module ipm_distributed_sdpram_v1_2_fifo_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_sdpram_v1_2_fifo_0.v(line number: 56)] Net j in module ipm_distributed_sdpram_v1_2_fifo_0 does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 18)] Elaborating module ipm_distributed_fifo_ctr_v1_0
W: Verilog-2021: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 46)] Net wrptr1 in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 48)] Net wbin in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 57)] Net rwptr1 in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 59)] Net rbin in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 67)] Net asyn_wfull in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 68)] Net asyn_almost_full in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 69)] Net asyn_rempty in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 70)] Net asyn_almost_empty in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 81)] Net ASYN_CTRL.i in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 131)] Net ASYN_CTRL.j in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2036: [C:/Users/FH/Desktop/matrix_3x3/source/FH/Desktop/line_buffer.v(line number: 57)] Net dout connected to input port of module instance has no driver, tie it to 0
I: Verilog-0003: [C:/Users/FH/Desktop/matrix_3x3/source/FH/Desktop/line_buffer.v(line number: 3)] Elaborating module line_buffer
I: Verilog-0003: [C:/Users/FH/Desktop/matrix_3x3/source/FH/Desktop/line_buffer.v(line number: 3)] Elaborating module line_buffer
Executing : rtl-elaborate successfully.
 0.018204s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (85.8%)
Start rtl-prep.
Executing : rtl-prep successfully.
 0.006265s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-infer.
I: Sdm-0001: Found Ram mem, depth=16, width=10.
Executing : rtl-infer successfully.
 0.049702s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (94.3%)
Start rtl-control-opt.
Executing : rtl-control-opt successfully.
 0.002140s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-data-opt.
Executing : rtl-data-opt successfully.
 0.014026s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start FSM inference.
Executing : FSM inference successfully.
 0.002078s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start sdm2adm.
I: Constant propagation done on N21 (bmsWIDEMUX).
Executing : sdm2adm successfully.
 0.028980s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (107.8%)
Saving design to DB.
Action compile: Real time elapsed is 3.000 sec
Action compile: CPU time elapsed is 1.469 sec
Current time: Sun Feb 26 14:34:45 2023
Action compile: Peak memory pool usage is 121,421,824 bytes
Process "Compile" done.
I: Flow-6004: Design file modified: "C:/Users/FH/Desktop/matrix_3x3/source/FH/Desktop/line_buffer.v". 
Compiling architecture definition.
W: Verilog-2007: [C:/Users/FH/Desktop/matrix_3x3/source/Desktop/matrix_3x3_tb.v(line number: 4)] Empty port in module declaration


Process "Compile" started.
Current time: Sun Feb 26 14:37:17 2023
Compiling architecture definition.
Analyzing project file 'C:/Users/FH/Desktop/matrix_3x3/matrix_3x3.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/matrix_3x3} C:/Users/FH/Desktop/matrix_3x3/source/Desktop/line_buffer.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/matrix_3x3/source/Desktop/line_buffer.v
I: Verilog-0002: [C:/Users/FH/Desktop/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Analyzing module matrix_3x3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/matrix_3x3} C:/Users/FH/Desktop/matrix_3x3/source/Desktop/line_buffer.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/matrix_3x3} C:/Users/FH/Desktop/matrix_3x3/source/FH/Desktop/line_buffer.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/matrix_3x3/source/FH/Desktop/line_buffer.v
I: Verilog-0002: [C:/Users/FH/Desktop/matrix_3x3/source/FH/Desktop/line_buffer.v(line number: 3)] Analyzing module line_buffer (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/matrix_3x3} C:/Users/FH/Desktop/matrix_3x3/source/FH/Desktop/line_buffer.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/matrix_3x3} C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/fifo_0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/fifo_0.v
I: Verilog-0002: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/fifo_0.v(line number: 20)] Analyzing module fifo_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/matrix_3x3} C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/fifo_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/matrix_3x3} C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_sdpram_v1_2_fifo_0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_sdpram_v1_2_fifo_0.v
I: Verilog-0002: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_sdpram_v1_2_fifo_0.v(line number: 22)] Analyzing module ipm_distributed_sdpram_v1_2_fifo_0 (library work)
W: Verilog-2010: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_sdpram_v1_2_fifo_0.v(line number: 59)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_sdpram_v1_2_fifo_0.v(line number: 64)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_sdpram_v1_2_fifo_0.v(line number: 70)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/matrix_3x3} C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_sdpram_v1_2_fifo_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/matrix_3x3} C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_v1_2_fifo_0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_v1_2_fifo_0.v
I: Verilog-0002: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_v1_2_fifo_0.v(line number: 21)] Analyzing module ipm_distributed_fifo_v1_2_fifo_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/matrix_3x3} C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_v1_2_fifo_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/matrix_3x3} C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v
I: Verilog-0002: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 18)] Analyzing module ipm_distributed_fifo_ctr_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/matrix_3x3} C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v successfully.
 0.008665s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-elaborate.
I: Module "matrix_3x3" is set as top module.
I: Verilog-0003: [C:/Users/FH/Desktop/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module matrix_3x3
I: Verilog-0003: [C:/Users/FH/Desktop/matrix_3x3/source/FH/Desktop/line_buffer.v(line number: 3)] Elaborating module line_buffer
I: Verilog-0003: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/fifo_0.v(line number: 20)] Elaborating module fifo_0
I: Verilog-0003: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_v1_2_fifo_0.v(line number: 21)] Elaborating module ipm_distributed_fifo_v1_2_fifo_0
I: Verilog-0003: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_sdpram_v1_2_fifo_0.v(line number: 22)] Elaborating module ipm_distributed_sdpram_v1_2_fifo_0
W: Verilog-2021: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_sdpram_v1_2_fifo_0.v(line number: 56)] Net i in module ipm_distributed_sdpram_v1_2_fifo_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_sdpram_v1_2_fifo_0.v(line number: 56)] Net j in module ipm_distributed_sdpram_v1_2_fifo_0 does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 18)] Elaborating module ipm_distributed_fifo_ctr_v1_0
W: Verilog-2021: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 46)] Net wrptr1 in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 48)] Net wbin in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 57)] Net rwptr1 in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 59)] Net rbin in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 67)] Net asyn_wfull in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 68)] Net asyn_almost_full in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 69)] Net asyn_rempty in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 70)] Net asyn_almost_empty in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 81)] Net ASYN_CTRL.i in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 131)] Net ASYN_CTRL.j in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/FH/Desktop/matrix_3x3/source/FH/Desktop/line_buffer.v(line number: 3)] Elaborating module line_buffer
I: Verilog-0003: [C:/Users/FH/Desktop/matrix_3x3/source/FH/Desktop/line_buffer.v(line number: 3)] Elaborating module line_buffer
Executing : rtl-elaborate successfully.
 0.017956s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (174.0%)
Start rtl-prep.
Executing : rtl-prep successfully.
 0.006179s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-infer.
I: Sdm-0001: Found Ram mem, depth=16, width=10.
Executing : rtl-infer successfully.
 0.059507s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-control-opt.
Executing : rtl-control-opt successfully.
 0.002527s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-data-opt.
Executing : rtl-data-opt successfully.
 0.014575s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start FSM inference.
Executing : FSM inference successfully.
 0.002120s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start sdm2adm.
I: Constant propagation done on N21 (bmsWIDEMUX).
Executing : sdm2adm successfully.
 0.027742s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Saving design to DB.
Action compile: Real time elapsed is 3.000 sec
Action compile: CPU time elapsed is 1.953 sec
Current time: Sun Feb 26 14:37:27 2023
Action compile: Peak memory pool usage is 121,323,520 bytes
Process "Compile" done.
Customize IP 'C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/fifo_0.idf' ...
Process exit normally.
