[Inputs]
ENC
RSTC_I
CLKC
ENB
RSTB_I
CLKB
ENA
RSTA_I
CLKA
ddr2clk_2x
ddr2clk_2x_180
pll_ce_0
pll_ce_90
pll_lock
async_rst
mcb_drp_clk
=RD_MODE[1:0]=
=DIB[15:0]=
=DIA[15:0]=
[Outputs]
RDY_O
mcb3_dram_ras_n
mcb3_dram_cas_n
mcb3_dram_we_n
mcb3_dram_odt
mcb3_dram_cke
mcb3_dram_dm
mcb3_dram_udm
mcb3_dram_ck
mcb3_dram_ck_n
=DOC[15:0]=
=mcb3_dram_a[12:0]=
=mcb3_dram_ba[2:0]=
[BiDir]
mcb3_dram_udqs
mcb3_dram_udqs_n
mcb3_rzq
mcb3_zio
mcb3_dram_dqs
mcb3_dram_dqs_n
=mcb3_dram_dq[15:0]=
