#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Thu Jan 12 10:07:59 2023
# Process ID: 14400
# Current directory: D:/MATERIALE AN 3 SEM 1/SSC/PROIECT/mips_ssc/mips_ssc.runs/synth_2
# Command line: vivado.exe -log test_env.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source test_env.tcl
# Log file: D:/MATERIALE AN 3 SEM 1/SSC/PROIECT/mips_ssc/mips_ssc.runs/synth_2/test_env.vds
# Journal file: D:/MATERIALE AN 3 SEM 1/SSC/PROIECT/mips_ssc/mips_ssc.runs/synth_2\vivado.jou
#-----------------------------------------------------------
source test_env.tcl -notrace
Command: synth_design -top test_env -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 316 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 283.086 ; gain = 72.801
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'test_env' [D:/MATERIALE AN 3 SEM 1/SSC/PROIECT/mips_ssc/mips_ssc.srcs/sources_1/new/test_env.vhd:27]
INFO: [Synth 8-3491] module 'uc' declared at 'D:/MATERIALE AN 3 SEM 1/SSC/PROIECT/mips_ssc/mips_ssc.srcs/sources_1/new/uc.vhd:4' bound to instance 'uc1' of component 'uc' [D:/MATERIALE AN 3 SEM 1/SSC/PROIECT/mips_ssc/mips_ssc.srcs/sources_1/new/test_env.vhd:130]
INFO: [Synth 8-638] synthesizing module 'uc' [D:/MATERIALE AN 3 SEM 1/SSC/PROIECT/mips_ssc/mips_ssc.srcs/sources_1/new/uc.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'uc' (1#1) [D:/MATERIALE AN 3 SEM 1/SSC/PROIECT/mips_ssc/mips_ssc.srcs/sources_1/new/uc.vhd:13]
INFO: [Synth 8-3491] module 'id' declared at 'D:/MATERIALE AN 3 SEM 1/SSC/PROIECT/mips_ssc/mips_ssc.srcs/sources_1/new/id.vhd:7' bound to instance 'id1' of component 'id' [D:/MATERIALE AN 3 SEM 1/SSC/PROIECT/mips_ssc/mips_ssc.srcs/sources_1/new/test_env.vhd:131]
INFO: [Synth 8-638] synthesizing module 'id' [D:/MATERIALE AN 3 SEM 1/SSC/PROIECT/mips_ssc/mips_ssc.srcs/sources_1/new/id.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'id' (2#1) [D:/MATERIALE AN 3 SEM 1/SSC/PROIECT/mips_ssc/mips_ssc.srcs/sources_1/new/id.vhd:24]
INFO: [Synth 8-3491] module 'ex' declared at 'D:/MATERIALE AN 3 SEM 1/SSC/PROIECT/mips_ssc/mips_ssc.srcs/sources_1/new/ex.vhd:7' bound to instance 'ex1' of component 'ex' [D:/MATERIALE AN 3 SEM 1/SSC/PROIECT/mips_ssc/mips_ssc.srcs/sources_1/new/test_env.vhd:132]
INFO: [Synth 8-638] synthesizing module 'ex' [D:/MATERIALE AN 3 SEM 1/SSC/PROIECT/mips_ssc/mips_ssc.srcs/sources_1/new/ex.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'ex' (3#1) [D:/MATERIALE AN 3 SEM 1/SSC/PROIECT/mips_ssc/mips_ssc.srcs/sources_1/new/ex.vhd:24]
INFO: [Synth 8-3491] module 'mem' declared at 'D:/MATERIALE AN 3 SEM 1/SSC/PROIECT/mips_ssc/mips_ssc.srcs/sources_1/new/mem.vhd:7' bound to instance 'mem1' of component 'mem' [D:/MATERIALE AN 3 SEM 1/SSC/PROIECT/mips_ssc/mips_ssc.srcs/sources_1/new/test_env.vhd:133]
INFO: [Synth 8-638] synthesizing module 'mem' [D:/MATERIALE AN 3 SEM 1/SSC/PROIECT/mips_ssc/mips_ssc.srcs/sources_1/new/mem.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'mem' (4#1) [D:/MATERIALE AN 3 SEM 1/SSC/PROIECT/mips_ssc/mips_ssc.srcs/sources_1/new/mem.vhd:20]
INFO: [Synth 8-3491] module 'instructionFetch' declared at 'D:/MATERIALE AN 3 SEM 1/SSC/PROIECT/mips_ssc/mips_ssc.srcs/sources_1/new/instructionFetch.vhd:7' bound to instance 'instruction_f1' of component 'instructionFetch' [D:/MATERIALE AN 3 SEM 1/SSC/PROIECT/mips_ssc/mips_ssc.srcs/sources_1/new/test_env.vhd:134]
INFO: [Synth 8-638] synthesizing module 'instructionFetch' [D:/MATERIALE AN 3 SEM 1/SSC/PROIECT/mips_ssc/mips_ssc.srcs/sources_1/new/instructionFetch.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'instructionFetch' (5#1) [D:/MATERIALE AN 3 SEM 1/SSC/PROIECT/mips_ssc/mips_ssc.srcs/sources_1/new/instructionFetch.vhd:21]
INFO: [Synth 8-226] default block is never used [D:/MATERIALE AN 3 SEM 1/SSC/PROIECT/mips_ssc/mips_ssc.srcs/sources_1/new/test_env.vhd:145]
WARNING: [Synth 8-3848] Net led in module/entity test_env does not have driver. [D:/MATERIALE AN 3 SEM 1/SSC/PROIECT/mips_ssc/mips_ssc.srcs/sources_1/new/test_env.vhd:18]
WARNING: [Synth 8-3848] Net an in module/entity test_env does not have driver. [D:/MATERIALE AN 3 SEM 1/SSC/PROIECT/mips_ssc/mips_ssc.srcs/sources_1/new/test_env.vhd:19]
WARNING: [Synth 8-3848] Net cat in module/entity test_env does not have driver. [D:/MATERIALE AN 3 SEM 1/SSC/PROIECT/mips_ssc/mips_ssc.srcs/sources_1/new/test_env.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'test_env' (6#1) [D:/MATERIALE AN 3 SEM 1/SSC/PROIECT/mips_ssc/mips_ssc.srcs/sources_1/new/test_env.vhd:27]
WARNING: [Synth 8-3331] design id has unconnected port instruction[25]
WARNING: [Synth 8-3331] design id has unconnected port instruction[24]
WARNING: [Synth 8-3331] design test_env has unconnected port led[15]
WARNING: [Synth 8-3331] design test_env has unconnected port led[14]
WARNING: [Synth 8-3331] design test_env has unconnected port led[13]
WARNING: [Synth 8-3331] design test_env has unconnected port led[12]
WARNING: [Synth 8-3331] design test_env has unconnected port led[11]
WARNING: [Synth 8-3331] design test_env has unconnected port led[10]
WARNING: [Synth 8-3331] design test_env has unconnected port led[9]
WARNING: [Synth 8-3331] design test_env has unconnected port led[8]
WARNING: [Synth 8-3331] design test_env has unconnected port led[7]
WARNING: [Synth 8-3331] design test_env has unconnected port led[6]
WARNING: [Synth 8-3331] design test_env has unconnected port led[5]
WARNING: [Synth 8-3331] design test_env has unconnected port led[4]
WARNING: [Synth 8-3331] design test_env has unconnected port led[3]
WARNING: [Synth 8-3331] design test_env has unconnected port led[2]
WARNING: [Synth 8-3331] design test_env has unconnected port led[1]
WARNING: [Synth 8-3331] design test_env has unconnected port led[0]
WARNING: [Synth 8-3331] design test_env has unconnected port an[3]
WARNING: [Synth 8-3331] design test_env has unconnected port an[2]
WARNING: [Synth 8-3331] design test_env has unconnected port an[1]
WARNING: [Synth 8-3331] design test_env has unconnected port an[0]
WARNING: [Synth 8-3331] design test_env has unconnected port cat[6]
WARNING: [Synth 8-3331] design test_env has unconnected port cat[5]
WARNING: [Synth 8-3331] design test_env has unconnected port cat[4]
WARNING: [Synth 8-3331] design test_env has unconnected port cat[3]
WARNING: [Synth 8-3331] design test_env has unconnected port cat[2]
WARNING: [Synth 8-3331] design test_env has unconnected port cat[1]
WARNING: [Synth 8-3331] design test_env has unconnected port cat[0]
WARNING: [Synth 8-3331] design test_env has unconnected port btn[4]
WARNING: [Synth 8-3331] design test_env has unconnected port btn[3]
WARNING: [Synth 8-3331] design test_env has unconnected port btn[2]
WARNING: [Synth 8-3331] design test_env has unconnected port btn[1]
WARNING: [Synth 8-3331] design test_env has unconnected port btn[0]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[15]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[14]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[13]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[12]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[11]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[10]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[9]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[8]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[7]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[6]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[5]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[4]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[3]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[2]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[1]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 321.469 ; gain = 111.184
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 321.469 ; gain = 111.184
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/MATERIALE AN 3 SEM 1/SSC/PROIECT/mips_ssc/mips_ssc.srcs/constrs_1/new/const.xdc]
Finished Parsing XDC File [D:/MATERIALE AN 3 SEM 1/SSC/PROIECT/mips_ssc/mips_ssc.srcs/constrs_1/new/const.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/MATERIALE AN 3 SEM 1/SSC/PROIECT/mips_ssc/mips_ssc.srcs/constrs_1/new/const.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/test_env_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/test_env_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 614.594 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 614.594 ; gain = 404.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 614.594 ; gain = 404.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 614.594 ; gain = 404.309
---------------------------------------------------------------------------------
INFO: [Synth 8-5587] ROM size for "ALUOp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "RegDst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MemToReg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Jump" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Branch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "MemRead" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "MemWrite" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "ALUSrc" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "RegWrite" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "ExtOp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/MATERIALE AN 3 SEM 1/SSC/PROIECT/mips_ssc/mips_ssc.srcs/sources_1/new/ex.vhd:36]
INFO: [Synth 8-5544] ROM "ALUControl" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'ALUControl_reg' [D:/MATERIALE AN 3 SEM 1/SSC/PROIECT/mips_ssc/mips_ssc.srcs/sources_1/new/ex.vhd:82]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 614.594 ; gain = 404.309
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
	              256 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	  10 Input     32 Bit        Muxes := 2     
	   8 Input     32 Bit        Muxes := 1     
	 256 Input     30 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	  14 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	  13 Input      1 Bit        Muxes := 8     
	  14 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module test_env 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module uc 
Detailed RTL Component Info : 
+---Muxes : 
	  14 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	  13 Input      1 Bit        Muxes := 8     
	  14 Input      1 Bit        Muxes := 1     
Module id 
Detailed RTL Component Info : 
+---RAMs : 
	              256 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module ex 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	  10 Input     32 Bit        Muxes := 2     
	   8 Input     32 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
Module mem 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module instructionFetch 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	 256 Input     30 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design test_env has unconnected port led[15]
WARNING: [Synth 8-3331] design test_env has unconnected port led[14]
WARNING: [Synth 8-3331] design test_env has unconnected port led[13]
WARNING: [Synth 8-3331] design test_env has unconnected port led[12]
WARNING: [Synth 8-3331] design test_env has unconnected port led[11]
WARNING: [Synth 8-3331] design test_env has unconnected port led[10]
WARNING: [Synth 8-3331] design test_env has unconnected port led[9]
WARNING: [Synth 8-3331] design test_env has unconnected port led[8]
WARNING: [Synth 8-3331] design test_env has unconnected port led[7]
WARNING: [Synth 8-3331] design test_env has unconnected port led[6]
WARNING: [Synth 8-3331] design test_env has unconnected port led[5]
WARNING: [Synth 8-3331] design test_env has unconnected port led[4]
WARNING: [Synth 8-3331] design test_env has unconnected port led[3]
WARNING: [Synth 8-3331] design test_env has unconnected port led[2]
WARNING: [Synth 8-3331] design test_env has unconnected port led[1]
WARNING: [Synth 8-3331] design test_env has unconnected port led[0]
WARNING: [Synth 8-3331] design test_env has unconnected port an[3]
WARNING: [Synth 8-3331] design test_env has unconnected port an[2]
WARNING: [Synth 8-3331] design test_env has unconnected port an[1]
WARNING: [Synth 8-3331] design test_env has unconnected port an[0]
WARNING: [Synth 8-3331] design test_env has unconnected port cat[6]
WARNING: [Synth 8-3331] design test_env has unconnected port cat[5]
WARNING: [Synth 8-3331] design test_env has unconnected port cat[4]
WARNING: [Synth 8-3331] design test_env has unconnected port cat[3]
WARNING: [Synth 8-3331] design test_env has unconnected port cat[2]
WARNING: [Synth 8-3331] design test_env has unconnected port cat[1]
WARNING: [Synth 8-3331] design test_env has unconnected port cat[0]
WARNING: [Synth 8-3331] design test_env has unconnected port btn[4]
WARNING: [Synth 8-3331] design test_env has unconnected port btn[3]
WARNING: [Synth 8-3331] design test_env has unconnected port btn[2]
WARNING: [Synth 8-3331] design test_env has unconnected port btn[1]
WARNING: [Synth 8-3331] design test_env has unconnected port btn[0]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[15]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[14]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[13]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[12]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[11]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[10]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[9]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[8]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[7]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[6]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[5]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[4]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[3]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[2]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[1]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[0]
WARNING: [Synth 8-3332] Sequential element (ex1/ALUControl_reg[3]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (ex1/ALUControl_reg[2]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (ex1/ALUControl_reg[1]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (ex1/ALUControl_reg[0]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (instruction_f1/pc_signal_reg[31]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (instruction_f1/pc_signal_reg[30]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (instruction_f1/pc_signal_reg[29]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (instruction_f1/pc_signal_reg[28]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (instruction_f1/pc_signal_reg[27]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (instruction_f1/pc_signal_reg[26]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (instruction_f1/pc_signal_reg[25]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (instruction_f1/pc_signal_reg[24]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (instruction_f1/pc_signal_reg[23]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (instruction_f1/pc_signal_reg[22]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (instruction_f1/pc_signal_reg[21]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (instruction_f1/pc_signal_reg[20]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (instruction_f1/pc_signal_reg[19]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (instruction_f1/pc_signal_reg[18]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (instruction_f1/pc_signal_reg[17]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (instruction_f1/pc_signal_reg[16]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (instruction_f1/pc_signal_reg[15]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (instruction_f1/pc_signal_reg[14]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (instruction_f1/pc_signal_reg[13]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (instruction_f1/pc_signal_reg[12]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (instruction_f1/pc_signal_reg[11]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (instruction_f1/pc_signal_reg[10]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (instruction_f1/pc_signal_reg[9]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (instruction_f1/pc_signal_reg[8]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (instruction_f1/pc_signal_reg[7]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (instruction_f1/pc_signal_reg[6]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (instruction_f1/pc_signal_reg[5]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (instruction_f1/pc_signal_reg[4]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (instruction_f1/pc_signal_reg[3]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (instruction_f1/pc_signal_reg[2]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (instruction_f1/pc_signal_reg[1]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (instruction_f1/pc_signal_reg[0]) is unused and will be removed from module test_env.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 614.594 ; gain = 404.309
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 614.594 ; gain = 404.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 614.594 ; gain = 404.309
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 614.594 ; gain = 404.309
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 614.594 ; gain = 404.309
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 614.594 ; gain = 404.309
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 614.594 ; gain = 404.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 614.594 ; gain = 404.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 614.594 ; gain = 404.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 614.594 ; gain = 404.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |OBUFT |    27|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    27|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 614.594 ; gain = 404.309
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 85 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 614.594 ; gain = 111.184
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 614.594 ; gain = 404.309
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 138 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 614.594 ; gain = 404.309
INFO: [Common 17-1381] The checkpoint 'D:/MATERIALE AN 3 SEM 1/SSC/PROIECT/mips_ssc/mips_ssc.runs/synth_2/test_env.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 614.594 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Jan 12 10:08:20 2023...
