{"Source Block": ["hdl/library/axi_fifo2s/axi_fifo2s_rd.v@152:181@HdlStmProcess", "\n  // read is way too slow- buffer mode \n\n  assign axi_ready_s = (~axi_arvalid | axi_arready) & ~axi_mwpfull;\n\n  always @(posedge axi_clk or negedge axi_resetn) begin\n    if (axi_resetn == 1'b0) begin\n      axi_rd <= 'd0;\n      axi_rd_active <= 'd0;\n      axi_xfer_req_m <= 'd0;\n      axi_xfer_init <= 'd0;\n    end else begin\n      if (axi_rd_active == 1'b1) begin\n        axi_rd <= 1'b0;\n        if (axi_rlast == 1'b1) begin\n          axi_rd_active <= 1'b0;\n        end\n      end else if ((axi_ready_s == 1'b1) && (axi_araddr < axi_rd_addr)) begin\n        axi_rd <= 1'b1;\n        axi_rd_active <= 1'b1;\n      end\n      axi_xfer_req_m <= {axi_xfer_req_m[1:0], axi_xfer_req};\n      axi_xfer_init <= axi_xfer_req_m[1] & ~axi_xfer_req_m[2];\n    end\n  end\n\n  // address channel\n\n  assign axi_arid  = 4'b0000;\n  assign axi_arburst  = 2'b01;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[169, "      end else if ((axi_ready_s == 1'b1) && (axi_araddr < axi_rd_addr)) begin\n"]], "Add": [[158, "      axi_rd_addr_h <= 'd0;\n"], [163, "      if (axi_xfer_init == 1'b1) begin\n"], [163, "        axi_rd_addr_h <= AXI_ADDRESS;\n"], [163, "      end else if (axi_rd_req == 1'b1) begin\n"], [163, "        axi_rd_addr_h <= axi_rd_addr;\n"], [163, "      end\n"], [169, "      end else if ((axi_ready_s == 1'b1) && (axi_araddr < axi_rd_addr_h)) begin\n"]]}}