
NucleoTestPrj.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a758  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000460  0800a818  0800a818  0001a818  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ac78  0800ac78  000201fc  2**0
                  CONTENTS
  4 .ARM          00000000  0800ac78  0800ac78  000201fc  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800ac78  0800ac78  000201fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ac78  0800ac78  0001ac78  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ac7c  0800ac7c  0001ac7c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001fc  20000000  0800ac80  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000007c4  200001fc  0800ae7c  000201fc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200009c0  0800ae7c  000209c0  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000201fc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010acb  00000000  00000000  00020224  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000263f  00000000  00000000  00030cef  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001058  00000000  00000000  00033330  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000f38  00000000  00000000  00034388  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0000e5c1  00000000  00000000  000352c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000d61b  00000000  00000000  00043881  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00056672  00000000  00000000  00050e9c  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000a750e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000457c  00000000  00000000  000a758c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200001fc 	.word	0x200001fc
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800a800 	.word	0x0800a800

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000200 	.word	0x20000200
 8000104:	0800a800 	.word	0x0800a800

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_uqi>:
 8000118:	b402      	push	{r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	5c09      	ldrb	r1, [r1, r0]
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	448e      	add	lr, r1
 8000126:	bc02      	pop	{r1}
 8000128:	4770      	bx	lr
 800012a:	46c0      	nop			; (mov r8, r8)

0800012c <__udivsi3>:
 800012c:	2200      	movs	r2, #0
 800012e:	0843      	lsrs	r3, r0, #1
 8000130:	428b      	cmp	r3, r1
 8000132:	d374      	bcc.n	800021e <__udivsi3+0xf2>
 8000134:	0903      	lsrs	r3, r0, #4
 8000136:	428b      	cmp	r3, r1
 8000138:	d35f      	bcc.n	80001fa <__udivsi3+0xce>
 800013a:	0a03      	lsrs	r3, r0, #8
 800013c:	428b      	cmp	r3, r1
 800013e:	d344      	bcc.n	80001ca <__udivsi3+0x9e>
 8000140:	0b03      	lsrs	r3, r0, #12
 8000142:	428b      	cmp	r3, r1
 8000144:	d328      	bcc.n	8000198 <__udivsi3+0x6c>
 8000146:	0c03      	lsrs	r3, r0, #16
 8000148:	428b      	cmp	r3, r1
 800014a:	d30d      	bcc.n	8000168 <__udivsi3+0x3c>
 800014c:	22ff      	movs	r2, #255	; 0xff
 800014e:	0209      	lsls	r1, r1, #8
 8000150:	ba12      	rev	r2, r2
 8000152:	0c03      	lsrs	r3, r0, #16
 8000154:	428b      	cmp	r3, r1
 8000156:	d302      	bcc.n	800015e <__udivsi3+0x32>
 8000158:	1212      	asrs	r2, r2, #8
 800015a:	0209      	lsls	r1, r1, #8
 800015c:	d065      	beq.n	800022a <__udivsi3+0xfe>
 800015e:	0b03      	lsrs	r3, r0, #12
 8000160:	428b      	cmp	r3, r1
 8000162:	d319      	bcc.n	8000198 <__udivsi3+0x6c>
 8000164:	e000      	b.n	8000168 <__udivsi3+0x3c>
 8000166:	0a09      	lsrs	r1, r1, #8
 8000168:	0bc3      	lsrs	r3, r0, #15
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x46>
 800016e:	03cb      	lsls	r3, r1, #15
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0b83      	lsrs	r3, r0, #14
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x52>
 800017a:	038b      	lsls	r3, r1, #14
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0b43      	lsrs	r3, r0, #13
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x5e>
 8000186:	034b      	lsls	r3, r1, #13
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0b03      	lsrs	r3, r0, #12
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x6a>
 8000192:	030b      	lsls	r3, r1, #12
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0ac3      	lsrs	r3, r0, #11
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x76>
 800019e:	02cb      	lsls	r3, r1, #11
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0a83      	lsrs	r3, r0, #10
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x82>
 80001aa:	028b      	lsls	r3, r1, #10
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	0a43      	lsrs	r3, r0, #9
 80001b2:	428b      	cmp	r3, r1
 80001b4:	d301      	bcc.n	80001ba <__udivsi3+0x8e>
 80001b6:	024b      	lsls	r3, r1, #9
 80001b8:	1ac0      	subs	r0, r0, r3
 80001ba:	4152      	adcs	r2, r2
 80001bc:	0a03      	lsrs	r3, r0, #8
 80001be:	428b      	cmp	r3, r1
 80001c0:	d301      	bcc.n	80001c6 <__udivsi3+0x9a>
 80001c2:	020b      	lsls	r3, r1, #8
 80001c4:	1ac0      	subs	r0, r0, r3
 80001c6:	4152      	adcs	r2, r2
 80001c8:	d2cd      	bcs.n	8000166 <__udivsi3+0x3a>
 80001ca:	09c3      	lsrs	r3, r0, #7
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xa8>
 80001d0:	01cb      	lsls	r3, r1, #7
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	0983      	lsrs	r3, r0, #6
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xb4>
 80001dc:	018b      	lsls	r3, r1, #6
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0943      	lsrs	r3, r0, #5
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xc0>
 80001e8:	014b      	lsls	r3, r1, #5
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0903      	lsrs	r3, r0, #4
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xcc>
 80001f4:	010b      	lsls	r3, r1, #4
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	08c3      	lsrs	r3, r0, #3
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xd8>
 8000200:	00cb      	lsls	r3, r1, #3
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	0883      	lsrs	r3, r0, #2
 8000208:	428b      	cmp	r3, r1
 800020a:	d301      	bcc.n	8000210 <__udivsi3+0xe4>
 800020c:	008b      	lsls	r3, r1, #2
 800020e:	1ac0      	subs	r0, r0, r3
 8000210:	4152      	adcs	r2, r2
 8000212:	0843      	lsrs	r3, r0, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d301      	bcc.n	800021c <__udivsi3+0xf0>
 8000218:	004b      	lsls	r3, r1, #1
 800021a:	1ac0      	subs	r0, r0, r3
 800021c:	4152      	adcs	r2, r2
 800021e:	1a41      	subs	r1, r0, r1
 8000220:	d200      	bcs.n	8000224 <__udivsi3+0xf8>
 8000222:	4601      	mov	r1, r0
 8000224:	4152      	adcs	r2, r2
 8000226:	4610      	mov	r0, r2
 8000228:	4770      	bx	lr
 800022a:	e7ff      	b.n	800022c <__udivsi3+0x100>
 800022c:	b501      	push	{r0, lr}
 800022e:	2000      	movs	r0, #0
 8000230:	f000 f8f0 	bl	8000414 <__aeabi_idiv0>
 8000234:	bd02      	pop	{r1, pc}
 8000236:	46c0      	nop			; (mov r8, r8)

08000238 <__aeabi_uidivmod>:
 8000238:	2900      	cmp	r1, #0
 800023a:	d0f7      	beq.n	800022c <__udivsi3+0x100>
 800023c:	e776      	b.n	800012c <__udivsi3>
 800023e:	4770      	bx	lr

08000240 <__divsi3>:
 8000240:	4603      	mov	r3, r0
 8000242:	430b      	orrs	r3, r1
 8000244:	d47f      	bmi.n	8000346 <__divsi3+0x106>
 8000246:	2200      	movs	r2, #0
 8000248:	0843      	lsrs	r3, r0, #1
 800024a:	428b      	cmp	r3, r1
 800024c:	d374      	bcc.n	8000338 <__divsi3+0xf8>
 800024e:	0903      	lsrs	r3, r0, #4
 8000250:	428b      	cmp	r3, r1
 8000252:	d35f      	bcc.n	8000314 <__divsi3+0xd4>
 8000254:	0a03      	lsrs	r3, r0, #8
 8000256:	428b      	cmp	r3, r1
 8000258:	d344      	bcc.n	80002e4 <__divsi3+0xa4>
 800025a:	0b03      	lsrs	r3, r0, #12
 800025c:	428b      	cmp	r3, r1
 800025e:	d328      	bcc.n	80002b2 <__divsi3+0x72>
 8000260:	0c03      	lsrs	r3, r0, #16
 8000262:	428b      	cmp	r3, r1
 8000264:	d30d      	bcc.n	8000282 <__divsi3+0x42>
 8000266:	22ff      	movs	r2, #255	; 0xff
 8000268:	0209      	lsls	r1, r1, #8
 800026a:	ba12      	rev	r2, r2
 800026c:	0c03      	lsrs	r3, r0, #16
 800026e:	428b      	cmp	r3, r1
 8000270:	d302      	bcc.n	8000278 <__divsi3+0x38>
 8000272:	1212      	asrs	r2, r2, #8
 8000274:	0209      	lsls	r1, r1, #8
 8000276:	d065      	beq.n	8000344 <__divsi3+0x104>
 8000278:	0b03      	lsrs	r3, r0, #12
 800027a:	428b      	cmp	r3, r1
 800027c:	d319      	bcc.n	80002b2 <__divsi3+0x72>
 800027e:	e000      	b.n	8000282 <__divsi3+0x42>
 8000280:	0a09      	lsrs	r1, r1, #8
 8000282:	0bc3      	lsrs	r3, r0, #15
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x4c>
 8000288:	03cb      	lsls	r3, r1, #15
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0b83      	lsrs	r3, r0, #14
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x58>
 8000294:	038b      	lsls	r3, r1, #14
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0b43      	lsrs	r3, r0, #13
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x64>
 80002a0:	034b      	lsls	r3, r1, #13
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0b03      	lsrs	r3, r0, #12
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x70>
 80002ac:	030b      	lsls	r3, r1, #12
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0ac3      	lsrs	r3, r0, #11
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0x7c>
 80002b8:	02cb      	lsls	r3, r1, #11
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	0a83      	lsrs	r3, r0, #10
 80002c0:	428b      	cmp	r3, r1
 80002c2:	d301      	bcc.n	80002c8 <__divsi3+0x88>
 80002c4:	028b      	lsls	r3, r1, #10
 80002c6:	1ac0      	subs	r0, r0, r3
 80002c8:	4152      	adcs	r2, r2
 80002ca:	0a43      	lsrs	r3, r0, #9
 80002cc:	428b      	cmp	r3, r1
 80002ce:	d301      	bcc.n	80002d4 <__divsi3+0x94>
 80002d0:	024b      	lsls	r3, r1, #9
 80002d2:	1ac0      	subs	r0, r0, r3
 80002d4:	4152      	adcs	r2, r2
 80002d6:	0a03      	lsrs	r3, r0, #8
 80002d8:	428b      	cmp	r3, r1
 80002da:	d301      	bcc.n	80002e0 <__divsi3+0xa0>
 80002dc:	020b      	lsls	r3, r1, #8
 80002de:	1ac0      	subs	r0, r0, r3
 80002e0:	4152      	adcs	r2, r2
 80002e2:	d2cd      	bcs.n	8000280 <__divsi3+0x40>
 80002e4:	09c3      	lsrs	r3, r0, #7
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xae>
 80002ea:	01cb      	lsls	r3, r1, #7
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	0983      	lsrs	r3, r0, #6
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xba>
 80002f6:	018b      	lsls	r3, r1, #6
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0943      	lsrs	r3, r0, #5
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xc6>
 8000302:	014b      	lsls	r3, r1, #5
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0903      	lsrs	r3, r0, #4
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xd2>
 800030e:	010b      	lsls	r3, r1, #4
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	08c3      	lsrs	r3, r0, #3
 8000316:	428b      	cmp	r3, r1
 8000318:	d301      	bcc.n	800031e <__divsi3+0xde>
 800031a:	00cb      	lsls	r3, r1, #3
 800031c:	1ac0      	subs	r0, r0, r3
 800031e:	4152      	adcs	r2, r2
 8000320:	0883      	lsrs	r3, r0, #2
 8000322:	428b      	cmp	r3, r1
 8000324:	d301      	bcc.n	800032a <__divsi3+0xea>
 8000326:	008b      	lsls	r3, r1, #2
 8000328:	1ac0      	subs	r0, r0, r3
 800032a:	4152      	adcs	r2, r2
 800032c:	0843      	lsrs	r3, r0, #1
 800032e:	428b      	cmp	r3, r1
 8000330:	d301      	bcc.n	8000336 <__divsi3+0xf6>
 8000332:	004b      	lsls	r3, r1, #1
 8000334:	1ac0      	subs	r0, r0, r3
 8000336:	4152      	adcs	r2, r2
 8000338:	1a41      	subs	r1, r0, r1
 800033a:	d200      	bcs.n	800033e <__divsi3+0xfe>
 800033c:	4601      	mov	r1, r0
 800033e:	4152      	adcs	r2, r2
 8000340:	4610      	mov	r0, r2
 8000342:	4770      	bx	lr
 8000344:	e05d      	b.n	8000402 <__divsi3+0x1c2>
 8000346:	0fca      	lsrs	r2, r1, #31
 8000348:	d000      	beq.n	800034c <__divsi3+0x10c>
 800034a:	4249      	negs	r1, r1
 800034c:	1003      	asrs	r3, r0, #32
 800034e:	d300      	bcc.n	8000352 <__divsi3+0x112>
 8000350:	4240      	negs	r0, r0
 8000352:	4053      	eors	r3, r2
 8000354:	2200      	movs	r2, #0
 8000356:	469c      	mov	ip, r3
 8000358:	0903      	lsrs	r3, r0, #4
 800035a:	428b      	cmp	r3, r1
 800035c:	d32d      	bcc.n	80003ba <__divsi3+0x17a>
 800035e:	0a03      	lsrs	r3, r0, #8
 8000360:	428b      	cmp	r3, r1
 8000362:	d312      	bcc.n	800038a <__divsi3+0x14a>
 8000364:	22fc      	movs	r2, #252	; 0xfc
 8000366:	0189      	lsls	r1, r1, #6
 8000368:	ba12      	rev	r2, r2
 800036a:	0a03      	lsrs	r3, r0, #8
 800036c:	428b      	cmp	r3, r1
 800036e:	d30c      	bcc.n	800038a <__divsi3+0x14a>
 8000370:	0189      	lsls	r1, r1, #6
 8000372:	1192      	asrs	r2, r2, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d308      	bcc.n	800038a <__divsi3+0x14a>
 8000378:	0189      	lsls	r1, r1, #6
 800037a:	1192      	asrs	r2, r2, #6
 800037c:	428b      	cmp	r3, r1
 800037e:	d304      	bcc.n	800038a <__divsi3+0x14a>
 8000380:	0189      	lsls	r1, r1, #6
 8000382:	d03a      	beq.n	80003fa <__divsi3+0x1ba>
 8000384:	1192      	asrs	r2, r2, #6
 8000386:	e000      	b.n	800038a <__divsi3+0x14a>
 8000388:	0989      	lsrs	r1, r1, #6
 800038a:	09c3      	lsrs	r3, r0, #7
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x154>
 8000390:	01cb      	lsls	r3, r1, #7
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	0983      	lsrs	r3, r0, #6
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x160>
 800039c:	018b      	lsls	r3, r1, #6
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0943      	lsrs	r3, r0, #5
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x16c>
 80003a8:	014b      	lsls	r3, r1, #5
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	0903      	lsrs	r3, r0, #4
 80003b0:	428b      	cmp	r3, r1
 80003b2:	d301      	bcc.n	80003b8 <__divsi3+0x178>
 80003b4:	010b      	lsls	r3, r1, #4
 80003b6:	1ac0      	subs	r0, r0, r3
 80003b8:	4152      	adcs	r2, r2
 80003ba:	08c3      	lsrs	r3, r0, #3
 80003bc:	428b      	cmp	r3, r1
 80003be:	d301      	bcc.n	80003c4 <__divsi3+0x184>
 80003c0:	00cb      	lsls	r3, r1, #3
 80003c2:	1ac0      	subs	r0, r0, r3
 80003c4:	4152      	adcs	r2, r2
 80003c6:	0883      	lsrs	r3, r0, #2
 80003c8:	428b      	cmp	r3, r1
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x190>
 80003cc:	008b      	lsls	r3, r1, #2
 80003ce:	1ac0      	subs	r0, r0, r3
 80003d0:	4152      	adcs	r2, r2
 80003d2:	d2d9      	bcs.n	8000388 <__divsi3+0x148>
 80003d4:	0843      	lsrs	r3, r0, #1
 80003d6:	428b      	cmp	r3, r1
 80003d8:	d301      	bcc.n	80003de <__divsi3+0x19e>
 80003da:	004b      	lsls	r3, r1, #1
 80003dc:	1ac0      	subs	r0, r0, r3
 80003de:	4152      	adcs	r2, r2
 80003e0:	1a41      	subs	r1, r0, r1
 80003e2:	d200      	bcs.n	80003e6 <__divsi3+0x1a6>
 80003e4:	4601      	mov	r1, r0
 80003e6:	4663      	mov	r3, ip
 80003e8:	4152      	adcs	r2, r2
 80003ea:	105b      	asrs	r3, r3, #1
 80003ec:	4610      	mov	r0, r2
 80003ee:	d301      	bcc.n	80003f4 <__divsi3+0x1b4>
 80003f0:	4240      	negs	r0, r0
 80003f2:	2b00      	cmp	r3, #0
 80003f4:	d500      	bpl.n	80003f8 <__divsi3+0x1b8>
 80003f6:	4249      	negs	r1, r1
 80003f8:	4770      	bx	lr
 80003fa:	4663      	mov	r3, ip
 80003fc:	105b      	asrs	r3, r3, #1
 80003fe:	d300      	bcc.n	8000402 <__divsi3+0x1c2>
 8000400:	4240      	negs	r0, r0
 8000402:	b501      	push	{r0, lr}
 8000404:	2000      	movs	r0, #0
 8000406:	f000 f805 	bl	8000414 <__aeabi_idiv0>
 800040a:	bd02      	pop	{r1, pc}

0800040c <__aeabi_idivmod>:
 800040c:	2900      	cmp	r1, #0
 800040e:	d0f8      	beq.n	8000402 <__divsi3+0x1c2>
 8000410:	e716      	b.n	8000240 <__divsi3>
 8000412:	4770      	bx	lr

08000414 <__aeabi_idiv0>:
 8000414:	4770      	bx	lr
 8000416:	46c0      	nop			; (mov r8, r8)

08000418 <__aeabi_cdrcmple>:
 8000418:	4684      	mov	ip, r0
 800041a:	1c10      	adds	r0, r2, #0
 800041c:	4662      	mov	r2, ip
 800041e:	468c      	mov	ip, r1
 8000420:	1c19      	adds	r1, r3, #0
 8000422:	4663      	mov	r3, ip
 8000424:	e000      	b.n	8000428 <__aeabi_cdcmpeq>
 8000426:	46c0      	nop			; (mov r8, r8)

08000428 <__aeabi_cdcmpeq>:
 8000428:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800042a:	f001 f975 	bl	8001718 <__ledf2>
 800042e:	2800      	cmp	r0, #0
 8000430:	d401      	bmi.n	8000436 <__aeabi_cdcmpeq+0xe>
 8000432:	2100      	movs	r1, #0
 8000434:	42c8      	cmn	r0, r1
 8000436:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000438 <__aeabi_dcmpeq>:
 8000438:	b510      	push	{r4, lr}
 800043a:	f001 f8cd 	bl	80015d8 <__eqdf2>
 800043e:	4240      	negs	r0, r0
 8000440:	3001      	adds	r0, #1
 8000442:	bd10      	pop	{r4, pc}

08000444 <__aeabi_dcmplt>:
 8000444:	b510      	push	{r4, lr}
 8000446:	f001 f967 	bl	8001718 <__ledf2>
 800044a:	2800      	cmp	r0, #0
 800044c:	db01      	blt.n	8000452 <__aeabi_dcmplt+0xe>
 800044e:	2000      	movs	r0, #0
 8000450:	bd10      	pop	{r4, pc}
 8000452:	2001      	movs	r0, #1
 8000454:	bd10      	pop	{r4, pc}
 8000456:	46c0      	nop			; (mov r8, r8)

08000458 <__aeabi_dcmple>:
 8000458:	b510      	push	{r4, lr}
 800045a:	f001 f95d 	bl	8001718 <__ledf2>
 800045e:	2800      	cmp	r0, #0
 8000460:	dd01      	ble.n	8000466 <__aeabi_dcmple+0xe>
 8000462:	2000      	movs	r0, #0
 8000464:	bd10      	pop	{r4, pc}
 8000466:	2001      	movs	r0, #1
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			; (mov r8, r8)

0800046c <__aeabi_dcmpgt>:
 800046c:	b510      	push	{r4, lr}
 800046e:	f001 f8ef 	bl	8001650 <__gedf2>
 8000472:	2800      	cmp	r0, #0
 8000474:	dc01      	bgt.n	800047a <__aeabi_dcmpgt+0xe>
 8000476:	2000      	movs	r0, #0
 8000478:	bd10      	pop	{r4, pc}
 800047a:	2001      	movs	r0, #1
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			; (mov r8, r8)

08000480 <__aeabi_dcmpge>:
 8000480:	b510      	push	{r4, lr}
 8000482:	f001 f8e5 	bl	8001650 <__gedf2>
 8000486:	2800      	cmp	r0, #0
 8000488:	da01      	bge.n	800048e <__aeabi_dcmpge+0xe>
 800048a:	2000      	movs	r0, #0
 800048c:	bd10      	pop	{r4, pc}
 800048e:	2001      	movs	r0, #1
 8000490:	bd10      	pop	{r4, pc}
 8000492:	46c0      	nop			; (mov r8, r8)

08000494 <__aeabi_fdiv>:
 8000494:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000496:	4657      	mov	r7, sl
 8000498:	464e      	mov	r6, r9
 800049a:	4645      	mov	r5, r8
 800049c:	46de      	mov	lr, fp
 800049e:	0244      	lsls	r4, r0, #9
 80004a0:	b5e0      	push	{r5, r6, r7, lr}
 80004a2:	0046      	lsls	r6, r0, #1
 80004a4:	4688      	mov	r8, r1
 80004a6:	0a64      	lsrs	r4, r4, #9
 80004a8:	0e36      	lsrs	r6, r6, #24
 80004aa:	0fc7      	lsrs	r7, r0, #31
 80004ac:	2e00      	cmp	r6, #0
 80004ae:	d063      	beq.n	8000578 <__aeabi_fdiv+0xe4>
 80004b0:	2eff      	cmp	r6, #255	; 0xff
 80004b2:	d024      	beq.n	80004fe <__aeabi_fdiv+0x6a>
 80004b4:	2380      	movs	r3, #128	; 0x80
 80004b6:	00e4      	lsls	r4, r4, #3
 80004b8:	04db      	lsls	r3, r3, #19
 80004ba:	431c      	orrs	r4, r3
 80004bc:	2300      	movs	r3, #0
 80004be:	4699      	mov	r9, r3
 80004c0:	469b      	mov	fp, r3
 80004c2:	3e7f      	subs	r6, #127	; 0x7f
 80004c4:	4643      	mov	r3, r8
 80004c6:	4642      	mov	r2, r8
 80004c8:	025d      	lsls	r5, r3, #9
 80004ca:	0fd2      	lsrs	r2, r2, #31
 80004cc:	005b      	lsls	r3, r3, #1
 80004ce:	0a6d      	lsrs	r5, r5, #9
 80004d0:	0e1b      	lsrs	r3, r3, #24
 80004d2:	4690      	mov	r8, r2
 80004d4:	4692      	mov	sl, r2
 80004d6:	d065      	beq.n	80005a4 <__aeabi_fdiv+0x110>
 80004d8:	2bff      	cmp	r3, #255	; 0xff
 80004da:	d055      	beq.n	8000588 <__aeabi_fdiv+0xf4>
 80004dc:	2280      	movs	r2, #128	; 0x80
 80004de:	2100      	movs	r1, #0
 80004e0:	00ed      	lsls	r5, r5, #3
 80004e2:	04d2      	lsls	r2, r2, #19
 80004e4:	3b7f      	subs	r3, #127	; 0x7f
 80004e6:	4315      	orrs	r5, r2
 80004e8:	1af6      	subs	r6, r6, r3
 80004ea:	4643      	mov	r3, r8
 80004ec:	464a      	mov	r2, r9
 80004ee:	407b      	eors	r3, r7
 80004f0:	2a0f      	cmp	r2, #15
 80004f2:	d900      	bls.n	80004f6 <__aeabi_fdiv+0x62>
 80004f4:	e08d      	b.n	8000612 <__aeabi_fdiv+0x17e>
 80004f6:	486d      	ldr	r0, [pc, #436]	; (80006ac <__aeabi_fdiv+0x218>)
 80004f8:	0092      	lsls	r2, r2, #2
 80004fa:	5882      	ldr	r2, [r0, r2]
 80004fc:	4697      	mov	pc, r2
 80004fe:	2c00      	cmp	r4, #0
 8000500:	d154      	bne.n	80005ac <__aeabi_fdiv+0x118>
 8000502:	2308      	movs	r3, #8
 8000504:	4699      	mov	r9, r3
 8000506:	3b06      	subs	r3, #6
 8000508:	26ff      	movs	r6, #255	; 0xff
 800050a:	469b      	mov	fp, r3
 800050c:	e7da      	b.n	80004c4 <__aeabi_fdiv+0x30>
 800050e:	2500      	movs	r5, #0
 8000510:	4653      	mov	r3, sl
 8000512:	2902      	cmp	r1, #2
 8000514:	d01b      	beq.n	800054e <__aeabi_fdiv+0xba>
 8000516:	2903      	cmp	r1, #3
 8000518:	d100      	bne.n	800051c <__aeabi_fdiv+0x88>
 800051a:	e0bf      	b.n	800069c <__aeabi_fdiv+0x208>
 800051c:	2901      	cmp	r1, #1
 800051e:	d028      	beq.n	8000572 <__aeabi_fdiv+0xde>
 8000520:	0030      	movs	r0, r6
 8000522:	307f      	adds	r0, #127	; 0x7f
 8000524:	2800      	cmp	r0, #0
 8000526:	dd20      	ble.n	800056a <__aeabi_fdiv+0xd6>
 8000528:	076a      	lsls	r2, r5, #29
 800052a:	d004      	beq.n	8000536 <__aeabi_fdiv+0xa2>
 800052c:	220f      	movs	r2, #15
 800052e:	402a      	ands	r2, r5
 8000530:	2a04      	cmp	r2, #4
 8000532:	d000      	beq.n	8000536 <__aeabi_fdiv+0xa2>
 8000534:	3504      	adds	r5, #4
 8000536:	012a      	lsls	r2, r5, #4
 8000538:	d503      	bpl.n	8000542 <__aeabi_fdiv+0xae>
 800053a:	0030      	movs	r0, r6
 800053c:	4a5c      	ldr	r2, [pc, #368]	; (80006b0 <__aeabi_fdiv+0x21c>)
 800053e:	3080      	adds	r0, #128	; 0x80
 8000540:	4015      	ands	r5, r2
 8000542:	28fe      	cmp	r0, #254	; 0xfe
 8000544:	dc03      	bgt.n	800054e <__aeabi_fdiv+0xba>
 8000546:	01ac      	lsls	r4, r5, #6
 8000548:	0a64      	lsrs	r4, r4, #9
 800054a:	b2c2      	uxtb	r2, r0
 800054c:	e001      	b.n	8000552 <__aeabi_fdiv+0xbe>
 800054e:	22ff      	movs	r2, #255	; 0xff
 8000550:	2400      	movs	r4, #0
 8000552:	0264      	lsls	r4, r4, #9
 8000554:	05d2      	lsls	r2, r2, #23
 8000556:	0a60      	lsrs	r0, r4, #9
 8000558:	07db      	lsls	r3, r3, #31
 800055a:	4310      	orrs	r0, r2
 800055c:	4318      	orrs	r0, r3
 800055e:	bc3c      	pop	{r2, r3, r4, r5}
 8000560:	4690      	mov	r8, r2
 8000562:	4699      	mov	r9, r3
 8000564:	46a2      	mov	sl, r4
 8000566:	46ab      	mov	fp, r5
 8000568:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800056a:	2201      	movs	r2, #1
 800056c:	1a10      	subs	r0, r2, r0
 800056e:	281b      	cmp	r0, #27
 8000570:	dd7c      	ble.n	800066c <__aeabi_fdiv+0x1d8>
 8000572:	2200      	movs	r2, #0
 8000574:	2400      	movs	r4, #0
 8000576:	e7ec      	b.n	8000552 <__aeabi_fdiv+0xbe>
 8000578:	2c00      	cmp	r4, #0
 800057a:	d11d      	bne.n	80005b8 <__aeabi_fdiv+0x124>
 800057c:	2304      	movs	r3, #4
 800057e:	4699      	mov	r9, r3
 8000580:	3b03      	subs	r3, #3
 8000582:	2600      	movs	r6, #0
 8000584:	469b      	mov	fp, r3
 8000586:	e79d      	b.n	80004c4 <__aeabi_fdiv+0x30>
 8000588:	3eff      	subs	r6, #255	; 0xff
 800058a:	2d00      	cmp	r5, #0
 800058c:	d120      	bne.n	80005d0 <__aeabi_fdiv+0x13c>
 800058e:	2102      	movs	r1, #2
 8000590:	4643      	mov	r3, r8
 8000592:	464a      	mov	r2, r9
 8000594:	407b      	eors	r3, r7
 8000596:	430a      	orrs	r2, r1
 8000598:	2a0f      	cmp	r2, #15
 800059a:	d8d8      	bhi.n	800054e <__aeabi_fdiv+0xba>
 800059c:	4845      	ldr	r0, [pc, #276]	; (80006b4 <__aeabi_fdiv+0x220>)
 800059e:	0092      	lsls	r2, r2, #2
 80005a0:	5882      	ldr	r2, [r0, r2]
 80005a2:	4697      	mov	pc, r2
 80005a4:	2d00      	cmp	r5, #0
 80005a6:	d119      	bne.n	80005dc <__aeabi_fdiv+0x148>
 80005a8:	2101      	movs	r1, #1
 80005aa:	e7f1      	b.n	8000590 <__aeabi_fdiv+0xfc>
 80005ac:	230c      	movs	r3, #12
 80005ae:	4699      	mov	r9, r3
 80005b0:	3b09      	subs	r3, #9
 80005b2:	26ff      	movs	r6, #255	; 0xff
 80005b4:	469b      	mov	fp, r3
 80005b6:	e785      	b.n	80004c4 <__aeabi_fdiv+0x30>
 80005b8:	0020      	movs	r0, r4
 80005ba:	f001 ffdf 	bl	800257c <__clzsi2>
 80005be:	2676      	movs	r6, #118	; 0x76
 80005c0:	1f43      	subs	r3, r0, #5
 80005c2:	409c      	lsls	r4, r3
 80005c4:	2300      	movs	r3, #0
 80005c6:	4276      	negs	r6, r6
 80005c8:	1a36      	subs	r6, r6, r0
 80005ca:	4699      	mov	r9, r3
 80005cc:	469b      	mov	fp, r3
 80005ce:	e779      	b.n	80004c4 <__aeabi_fdiv+0x30>
 80005d0:	464a      	mov	r2, r9
 80005d2:	2303      	movs	r3, #3
 80005d4:	431a      	orrs	r2, r3
 80005d6:	4691      	mov	r9, r2
 80005d8:	2103      	movs	r1, #3
 80005da:	e786      	b.n	80004ea <__aeabi_fdiv+0x56>
 80005dc:	0028      	movs	r0, r5
 80005de:	f001 ffcd 	bl	800257c <__clzsi2>
 80005e2:	1f43      	subs	r3, r0, #5
 80005e4:	1836      	adds	r6, r6, r0
 80005e6:	409d      	lsls	r5, r3
 80005e8:	3676      	adds	r6, #118	; 0x76
 80005ea:	2100      	movs	r1, #0
 80005ec:	e77d      	b.n	80004ea <__aeabi_fdiv+0x56>
 80005ee:	2480      	movs	r4, #128	; 0x80
 80005f0:	2300      	movs	r3, #0
 80005f2:	03e4      	lsls	r4, r4, #15
 80005f4:	22ff      	movs	r2, #255	; 0xff
 80005f6:	e7ac      	b.n	8000552 <__aeabi_fdiv+0xbe>
 80005f8:	2500      	movs	r5, #0
 80005fa:	2380      	movs	r3, #128	; 0x80
 80005fc:	03db      	lsls	r3, r3, #15
 80005fe:	421c      	tst	r4, r3
 8000600:	d028      	beq.n	8000654 <__aeabi_fdiv+0x1c0>
 8000602:	421d      	tst	r5, r3
 8000604:	d126      	bne.n	8000654 <__aeabi_fdiv+0x1c0>
 8000606:	432b      	orrs	r3, r5
 8000608:	025c      	lsls	r4, r3, #9
 800060a:	0a64      	lsrs	r4, r4, #9
 800060c:	4643      	mov	r3, r8
 800060e:	22ff      	movs	r2, #255	; 0xff
 8000610:	e79f      	b.n	8000552 <__aeabi_fdiv+0xbe>
 8000612:	0162      	lsls	r2, r4, #5
 8000614:	016c      	lsls	r4, r5, #5
 8000616:	42a2      	cmp	r2, r4
 8000618:	d224      	bcs.n	8000664 <__aeabi_fdiv+0x1d0>
 800061a:	211b      	movs	r1, #27
 800061c:	2500      	movs	r5, #0
 800061e:	3e01      	subs	r6, #1
 8000620:	2701      	movs	r7, #1
 8000622:	0010      	movs	r0, r2
 8000624:	006d      	lsls	r5, r5, #1
 8000626:	0052      	lsls	r2, r2, #1
 8000628:	2800      	cmp	r0, #0
 800062a:	db01      	blt.n	8000630 <__aeabi_fdiv+0x19c>
 800062c:	4294      	cmp	r4, r2
 800062e:	d801      	bhi.n	8000634 <__aeabi_fdiv+0x1a0>
 8000630:	1b12      	subs	r2, r2, r4
 8000632:	433d      	orrs	r5, r7
 8000634:	3901      	subs	r1, #1
 8000636:	2900      	cmp	r1, #0
 8000638:	d1f3      	bne.n	8000622 <__aeabi_fdiv+0x18e>
 800063a:	0014      	movs	r4, r2
 800063c:	1e62      	subs	r2, r4, #1
 800063e:	4194      	sbcs	r4, r2
 8000640:	4325      	orrs	r5, r4
 8000642:	e76d      	b.n	8000520 <__aeabi_fdiv+0x8c>
 8000644:	46ba      	mov	sl, r7
 8000646:	4659      	mov	r1, fp
 8000648:	0025      	movs	r5, r4
 800064a:	4653      	mov	r3, sl
 800064c:	2902      	cmp	r1, #2
 800064e:	d000      	beq.n	8000652 <__aeabi_fdiv+0x1be>
 8000650:	e761      	b.n	8000516 <__aeabi_fdiv+0x82>
 8000652:	e77c      	b.n	800054e <__aeabi_fdiv+0xba>
 8000654:	2380      	movs	r3, #128	; 0x80
 8000656:	03db      	lsls	r3, r3, #15
 8000658:	431c      	orrs	r4, r3
 800065a:	0264      	lsls	r4, r4, #9
 800065c:	0a64      	lsrs	r4, r4, #9
 800065e:	003b      	movs	r3, r7
 8000660:	22ff      	movs	r2, #255	; 0xff
 8000662:	e776      	b.n	8000552 <__aeabi_fdiv+0xbe>
 8000664:	1b12      	subs	r2, r2, r4
 8000666:	211a      	movs	r1, #26
 8000668:	2501      	movs	r5, #1
 800066a:	e7d9      	b.n	8000620 <__aeabi_fdiv+0x18c>
 800066c:	369e      	adds	r6, #158	; 0x9e
 800066e:	002a      	movs	r2, r5
 8000670:	40b5      	lsls	r5, r6
 8000672:	002c      	movs	r4, r5
 8000674:	40c2      	lsrs	r2, r0
 8000676:	1e65      	subs	r5, r4, #1
 8000678:	41ac      	sbcs	r4, r5
 800067a:	4314      	orrs	r4, r2
 800067c:	0762      	lsls	r2, r4, #29
 800067e:	d004      	beq.n	800068a <__aeabi_fdiv+0x1f6>
 8000680:	220f      	movs	r2, #15
 8000682:	4022      	ands	r2, r4
 8000684:	2a04      	cmp	r2, #4
 8000686:	d000      	beq.n	800068a <__aeabi_fdiv+0x1f6>
 8000688:	3404      	adds	r4, #4
 800068a:	0162      	lsls	r2, r4, #5
 800068c:	d403      	bmi.n	8000696 <__aeabi_fdiv+0x202>
 800068e:	01a4      	lsls	r4, r4, #6
 8000690:	0a64      	lsrs	r4, r4, #9
 8000692:	2200      	movs	r2, #0
 8000694:	e75d      	b.n	8000552 <__aeabi_fdiv+0xbe>
 8000696:	2201      	movs	r2, #1
 8000698:	2400      	movs	r4, #0
 800069a:	e75a      	b.n	8000552 <__aeabi_fdiv+0xbe>
 800069c:	2480      	movs	r4, #128	; 0x80
 800069e:	03e4      	lsls	r4, r4, #15
 80006a0:	432c      	orrs	r4, r5
 80006a2:	0264      	lsls	r4, r4, #9
 80006a4:	0a64      	lsrs	r4, r4, #9
 80006a6:	22ff      	movs	r2, #255	; 0xff
 80006a8:	e753      	b.n	8000552 <__aeabi_fdiv+0xbe>
 80006aa:	46c0      	nop			; (mov r8, r8)
 80006ac:	0800a8c4 	.word	0x0800a8c4
 80006b0:	f7ffffff 	.word	0xf7ffffff
 80006b4:	0800a904 	.word	0x0800a904

080006b8 <__aeabi_fmul>:
 80006b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80006ba:	464e      	mov	r6, r9
 80006bc:	4657      	mov	r7, sl
 80006be:	4645      	mov	r5, r8
 80006c0:	46de      	mov	lr, fp
 80006c2:	b5e0      	push	{r5, r6, r7, lr}
 80006c4:	0243      	lsls	r3, r0, #9
 80006c6:	0a5b      	lsrs	r3, r3, #9
 80006c8:	0045      	lsls	r5, r0, #1
 80006ca:	b083      	sub	sp, #12
 80006cc:	1c0f      	adds	r7, r1, #0
 80006ce:	4699      	mov	r9, r3
 80006d0:	0e2d      	lsrs	r5, r5, #24
 80006d2:	0fc6      	lsrs	r6, r0, #31
 80006d4:	2d00      	cmp	r5, #0
 80006d6:	d057      	beq.n	8000788 <__aeabi_fmul+0xd0>
 80006d8:	2dff      	cmp	r5, #255	; 0xff
 80006da:	d024      	beq.n	8000726 <__aeabi_fmul+0x6e>
 80006dc:	2080      	movs	r0, #128	; 0x80
 80006de:	00db      	lsls	r3, r3, #3
 80006e0:	04c0      	lsls	r0, r0, #19
 80006e2:	4318      	orrs	r0, r3
 80006e4:	2300      	movs	r3, #0
 80006e6:	4681      	mov	r9, r0
 80006e8:	469a      	mov	sl, r3
 80006ea:	469b      	mov	fp, r3
 80006ec:	3d7f      	subs	r5, #127	; 0x7f
 80006ee:	027c      	lsls	r4, r7, #9
 80006f0:	007a      	lsls	r2, r7, #1
 80006f2:	0ffb      	lsrs	r3, r7, #31
 80006f4:	0a64      	lsrs	r4, r4, #9
 80006f6:	0e12      	lsrs	r2, r2, #24
 80006f8:	4698      	mov	r8, r3
 80006fa:	d023      	beq.n	8000744 <__aeabi_fmul+0x8c>
 80006fc:	2aff      	cmp	r2, #255	; 0xff
 80006fe:	d04b      	beq.n	8000798 <__aeabi_fmul+0xe0>
 8000700:	00e3      	lsls	r3, r4, #3
 8000702:	2480      	movs	r4, #128	; 0x80
 8000704:	2000      	movs	r0, #0
 8000706:	04e4      	lsls	r4, r4, #19
 8000708:	3a7f      	subs	r2, #127	; 0x7f
 800070a:	431c      	orrs	r4, r3
 800070c:	18ad      	adds	r5, r5, r2
 800070e:	1c6b      	adds	r3, r5, #1
 8000710:	4647      	mov	r7, r8
 8000712:	9301      	str	r3, [sp, #4]
 8000714:	4653      	mov	r3, sl
 8000716:	4077      	eors	r7, r6
 8000718:	003a      	movs	r2, r7
 800071a:	2b0f      	cmp	r3, #15
 800071c:	d848      	bhi.n	80007b0 <__aeabi_fmul+0xf8>
 800071e:	497d      	ldr	r1, [pc, #500]	; (8000914 <__aeabi_fmul+0x25c>)
 8000720:	009b      	lsls	r3, r3, #2
 8000722:	58cb      	ldr	r3, [r1, r3]
 8000724:	469f      	mov	pc, r3
 8000726:	2b00      	cmp	r3, #0
 8000728:	d000      	beq.n	800072c <__aeabi_fmul+0x74>
 800072a:	e085      	b.n	8000838 <__aeabi_fmul+0x180>
 800072c:	3308      	adds	r3, #8
 800072e:	469a      	mov	sl, r3
 8000730:	3b06      	subs	r3, #6
 8000732:	469b      	mov	fp, r3
 8000734:	027c      	lsls	r4, r7, #9
 8000736:	007a      	lsls	r2, r7, #1
 8000738:	0ffb      	lsrs	r3, r7, #31
 800073a:	25ff      	movs	r5, #255	; 0xff
 800073c:	0a64      	lsrs	r4, r4, #9
 800073e:	0e12      	lsrs	r2, r2, #24
 8000740:	4698      	mov	r8, r3
 8000742:	d1db      	bne.n	80006fc <__aeabi_fmul+0x44>
 8000744:	2c00      	cmp	r4, #0
 8000746:	d000      	beq.n	800074a <__aeabi_fmul+0x92>
 8000748:	e090      	b.n	800086c <__aeabi_fmul+0x1b4>
 800074a:	4652      	mov	r2, sl
 800074c:	2301      	movs	r3, #1
 800074e:	431a      	orrs	r2, r3
 8000750:	4692      	mov	sl, r2
 8000752:	2001      	movs	r0, #1
 8000754:	e7db      	b.n	800070e <__aeabi_fmul+0x56>
 8000756:	464c      	mov	r4, r9
 8000758:	4658      	mov	r0, fp
 800075a:	0017      	movs	r7, r2
 800075c:	2802      	cmp	r0, #2
 800075e:	d024      	beq.n	80007aa <__aeabi_fmul+0xf2>
 8000760:	2803      	cmp	r0, #3
 8000762:	d100      	bne.n	8000766 <__aeabi_fmul+0xae>
 8000764:	e0cf      	b.n	8000906 <__aeabi_fmul+0x24e>
 8000766:	2200      	movs	r2, #0
 8000768:	2300      	movs	r3, #0
 800076a:	2801      	cmp	r0, #1
 800076c:	d14d      	bne.n	800080a <__aeabi_fmul+0x152>
 800076e:	0258      	lsls	r0, r3, #9
 8000770:	05d2      	lsls	r2, r2, #23
 8000772:	0a40      	lsrs	r0, r0, #9
 8000774:	07ff      	lsls	r7, r7, #31
 8000776:	4310      	orrs	r0, r2
 8000778:	4338      	orrs	r0, r7
 800077a:	b003      	add	sp, #12
 800077c:	bc3c      	pop	{r2, r3, r4, r5}
 800077e:	4690      	mov	r8, r2
 8000780:	4699      	mov	r9, r3
 8000782:	46a2      	mov	sl, r4
 8000784:	46ab      	mov	fp, r5
 8000786:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000788:	2b00      	cmp	r3, #0
 800078a:	d15b      	bne.n	8000844 <__aeabi_fmul+0x18c>
 800078c:	2304      	movs	r3, #4
 800078e:	469a      	mov	sl, r3
 8000790:	3b03      	subs	r3, #3
 8000792:	2500      	movs	r5, #0
 8000794:	469b      	mov	fp, r3
 8000796:	e7aa      	b.n	80006ee <__aeabi_fmul+0x36>
 8000798:	35ff      	adds	r5, #255	; 0xff
 800079a:	2c00      	cmp	r4, #0
 800079c:	d160      	bne.n	8000860 <__aeabi_fmul+0x1a8>
 800079e:	4652      	mov	r2, sl
 80007a0:	2302      	movs	r3, #2
 80007a2:	431a      	orrs	r2, r3
 80007a4:	4692      	mov	sl, r2
 80007a6:	2002      	movs	r0, #2
 80007a8:	e7b1      	b.n	800070e <__aeabi_fmul+0x56>
 80007aa:	22ff      	movs	r2, #255	; 0xff
 80007ac:	2300      	movs	r3, #0
 80007ae:	e7de      	b.n	800076e <__aeabi_fmul+0xb6>
 80007b0:	464b      	mov	r3, r9
 80007b2:	0c1b      	lsrs	r3, r3, #16
 80007b4:	469c      	mov	ip, r3
 80007b6:	464b      	mov	r3, r9
 80007b8:	0426      	lsls	r6, r4, #16
 80007ba:	0c36      	lsrs	r6, r6, #16
 80007bc:	0418      	lsls	r0, r3, #16
 80007be:	4661      	mov	r1, ip
 80007c0:	0033      	movs	r3, r6
 80007c2:	0c22      	lsrs	r2, r4, #16
 80007c4:	4664      	mov	r4, ip
 80007c6:	0c00      	lsrs	r0, r0, #16
 80007c8:	4343      	muls	r3, r0
 80007ca:	434e      	muls	r6, r1
 80007cc:	4350      	muls	r0, r2
 80007ce:	4354      	muls	r4, r2
 80007d0:	1980      	adds	r0, r0, r6
 80007d2:	0c1a      	lsrs	r2, r3, #16
 80007d4:	1812      	adds	r2, r2, r0
 80007d6:	4296      	cmp	r6, r2
 80007d8:	d903      	bls.n	80007e2 <__aeabi_fmul+0x12a>
 80007da:	2180      	movs	r1, #128	; 0x80
 80007dc:	0249      	lsls	r1, r1, #9
 80007de:	468c      	mov	ip, r1
 80007e0:	4464      	add	r4, ip
 80007e2:	041b      	lsls	r3, r3, #16
 80007e4:	0c1b      	lsrs	r3, r3, #16
 80007e6:	0410      	lsls	r0, r2, #16
 80007e8:	18c0      	adds	r0, r0, r3
 80007ea:	0183      	lsls	r3, r0, #6
 80007ec:	1e5e      	subs	r6, r3, #1
 80007ee:	41b3      	sbcs	r3, r6
 80007f0:	0e80      	lsrs	r0, r0, #26
 80007f2:	4318      	orrs	r0, r3
 80007f4:	0c13      	lsrs	r3, r2, #16
 80007f6:	191b      	adds	r3, r3, r4
 80007f8:	019b      	lsls	r3, r3, #6
 80007fa:	4303      	orrs	r3, r0
 80007fc:	001c      	movs	r4, r3
 80007fe:	0123      	lsls	r3, r4, #4
 8000800:	d579      	bpl.n	80008f6 <__aeabi_fmul+0x23e>
 8000802:	2301      	movs	r3, #1
 8000804:	0862      	lsrs	r2, r4, #1
 8000806:	401c      	ands	r4, r3
 8000808:	4314      	orrs	r4, r2
 800080a:	9a01      	ldr	r2, [sp, #4]
 800080c:	327f      	adds	r2, #127	; 0x7f
 800080e:	2a00      	cmp	r2, #0
 8000810:	dd4d      	ble.n	80008ae <__aeabi_fmul+0x1f6>
 8000812:	0763      	lsls	r3, r4, #29
 8000814:	d004      	beq.n	8000820 <__aeabi_fmul+0x168>
 8000816:	230f      	movs	r3, #15
 8000818:	4023      	ands	r3, r4
 800081a:	2b04      	cmp	r3, #4
 800081c:	d000      	beq.n	8000820 <__aeabi_fmul+0x168>
 800081e:	3404      	adds	r4, #4
 8000820:	0123      	lsls	r3, r4, #4
 8000822:	d503      	bpl.n	800082c <__aeabi_fmul+0x174>
 8000824:	4b3c      	ldr	r3, [pc, #240]	; (8000918 <__aeabi_fmul+0x260>)
 8000826:	9a01      	ldr	r2, [sp, #4]
 8000828:	401c      	ands	r4, r3
 800082a:	3280      	adds	r2, #128	; 0x80
 800082c:	2afe      	cmp	r2, #254	; 0xfe
 800082e:	dcbc      	bgt.n	80007aa <__aeabi_fmul+0xf2>
 8000830:	01a3      	lsls	r3, r4, #6
 8000832:	0a5b      	lsrs	r3, r3, #9
 8000834:	b2d2      	uxtb	r2, r2
 8000836:	e79a      	b.n	800076e <__aeabi_fmul+0xb6>
 8000838:	230c      	movs	r3, #12
 800083a:	469a      	mov	sl, r3
 800083c:	3b09      	subs	r3, #9
 800083e:	25ff      	movs	r5, #255	; 0xff
 8000840:	469b      	mov	fp, r3
 8000842:	e754      	b.n	80006ee <__aeabi_fmul+0x36>
 8000844:	0018      	movs	r0, r3
 8000846:	f001 fe99 	bl	800257c <__clzsi2>
 800084a:	464a      	mov	r2, r9
 800084c:	1f43      	subs	r3, r0, #5
 800084e:	2576      	movs	r5, #118	; 0x76
 8000850:	409a      	lsls	r2, r3
 8000852:	2300      	movs	r3, #0
 8000854:	426d      	negs	r5, r5
 8000856:	4691      	mov	r9, r2
 8000858:	1a2d      	subs	r5, r5, r0
 800085a:	469a      	mov	sl, r3
 800085c:	469b      	mov	fp, r3
 800085e:	e746      	b.n	80006ee <__aeabi_fmul+0x36>
 8000860:	4652      	mov	r2, sl
 8000862:	2303      	movs	r3, #3
 8000864:	431a      	orrs	r2, r3
 8000866:	4692      	mov	sl, r2
 8000868:	2003      	movs	r0, #3
 800086a:	e750      	b.n	800070e <__aeabi_fmul+0x56>
 800086c:	0020      	movs	r0, r4
 800086e:	f001 fe85 	bl	800257c <__clzsi2>
 8000872:	1f43      	subs	r3, r0, #5
 8000874:	1a2d      	subs	r5, r5, r0
 8000876:	409c      	lsls	r4, r3
 8000878:	3d76      	subs	r5, #118	; 0x76
 800087a:	2000      	movs	r0, #0
 800087c:	e747      	b.n	800070e <__aeabi_fmul+0x56>
 800087e:	2380      	movs	r3, #128	; 0x80
 8000880:	2700      	movs	r7, #0
 8000882:	03db      	lsls	r3, r3, #15
 8000884:	22ff      	movs	r2, #255	; 0xff
 8000886:	e772      	b.n	800076e <__aeabi_fmul+0xb6>
 8000888:	4642      	mov	r2, r8
 800088a:	e766      	b.n	800075a <__aeabi_fmul+0xa2>
 800088c:	464c      	mov	r4, r9
 800088e:	0032      	movs	r2, r6
 8000890:	4658      	mov	r0, fp
 8000892:	e762      	b.n	800075a <__aeabi_fmul+0xa2>
 8000894:	2380      	movs	r3, #128	; 0x80
 8000896:	464a      	mov	r2, r9
 8000898:	03db      	lsls	r3, r3, #15
 800089a:	421a      	tst	r2, r3
 800089c:	d022      	beq.n	80008e4 <__aeabi_fmul+0x22c>
 800089e:	421c      	tst	r4, r3
 80008a0:	d120      	bne.n	80008e4 <__aeabi_fmul+0x22c>
 80008a2:	4323      	orrs	r3, r4
 80008a4:	025b      	lsls	r3, r3, #9
 80008a6:	0a5b      	lsrs	r3, r3, #9
 80008a8:	4647      	mov	r7, r8
 80008aa:	22ff      	movs	r2, #255	; 0xff
 80008ac:	e75f      	b.n	800076e <__aeabi_fmul+0xb6>
 80008ae:	2301      	movs	r3, #1
 80008b0:	1a9a      	subs	r2, r3, r2
 80008b2:	2a1b      	cmp	r2, #27
 80008b4:	dc21      	bgt.n	80008fa <__aeabi_fmul+0x242>
 80008b6:	0023      	movs	r3, r4
 80008b8:	9901      	ldr	r1, [sp, #4]
 80008ba:	40d3      	lsrs	r3, r2
 80008bc:	319e      	adds	r1, #158	; 0x9e
 80008be:	408c      	lsls	r4, r1
 80008c0:	001a      	movs	r2, r3
 80008c2:	0023      	movs	r3, r4
 80008c4:	1e5c      	subs	r4, r3, #1
 80008c6:	41a3      	sbcs	r3, r4
 80008c8:	4313      	orrs	r3, r2
 80008ca:	075a      	lsls	r2, r3, #29
 80008cc:	d004      	beq.n	80008d8 <__aeabi_fmul+0x220>
 80008ce:	220f      	movs	r2, #15
 80008d0:	401a      	ands	r2, r3
 80008d2:	2a04      	cmp	r2, #4
 80008d4:	d000      	beq.n	80008d8 <__aeabi_fmul+0x220>
 80008d6:	3304      	adds	r3, #4
 80008d8:	015a      	lsls	r2, r3, #5
 80008da:	d411      	bmi.n	8000900 <__aeabi_fmul+0x248>
 80008dc:	019b      	lsls	r3, r3, #6
 80008de:	0a5b      	lsrs	r3, r3, #9
 80008e0:	2200      	movs	r2, #0
 80008e2:	e744      	b.n	800076e <__aeabi_fmul+0xb6>
 80008e4:	2380      	movs	r3, #128	; 0x80
 80008e6:	464a      	mov	r2, r9
 80008e8:	03db      	lsls	r3, r3, #15
 80008ea:	4313      	orrs	r3, r2
 80008ec:	025b      	lsls	r3, r3, #9
 80008ee:	0a5b      	lsrs	r3, r3, #9
 80008f0:	0037      	movs	r7, r6
 80008f2:	22ff      	movs	r2, #255	; 0xff
 80008f4:	e73b      	b.n	800076e <__aeabi_fmul+0xb6>
 80008f6:	9501      	str	r5, [sp, #4]
 80008f8:	e787      	b.n	800080a <__aeabi_fmul+0x152>
 80008fa:	2200      	movs	r2, #0
 80008fc:	2300      	movs	r3, #0
 80008fe:	e736      	b.n	800076e <__aeabi_fmul+0xb6>
 8000900:	2201      	movs	r2, #1
 8000902:	2300      	movs	r3, #0
 8000904:	e733      	b.n	800076e <__aeabi_fmul+0xb6>
 8000906:	2380      	movs	r3, #128	; 0x80
 8000908:	03db      	lsls	r3, r3, #15
 800090a:	4323      	orrs	r3, r4
 800090c:	025b      	lsls	r3, r3, #9
 800090e:	0a5b      	lsrs	r3, r3, #9
 8000910:	22ff      	movs	r2, #255	; 0xff
 8000912:	e72c      	b.n	800076e <__aeabi_fmul+0xb6>
 8000914:	0800a944 	.word	0x0800a944
 8000918:	f7ffffff 	.word	0xf7ffffff

0800091c <__aeabi_ui2f>:
 800091c:	b570      	push	{r4, r5, r6, lr}
 800091e:	1e04      	subs	r4, r0, #0
 8000920:	d034      	beq.n	800098c <__aeabi_ui2f+0x70>
 8000922:	f001 fe2b 	bl	800257c <__clzsi2>
 8000926:	229e      	movs	r2, #158	; 0x9e
 8000928:	1a12      	subs	r2, r2, r0
 800092a:	2a96      	cmp	r2, #150	; 0x96
 800092c:	dc07      	bgt.n	800093e <__aeabi_ui2f+0x22>
 800092e:	b2d2      	uxtb	r2, r2
 8000930:	2808      	cmp	r0, #8
 8000932:	dd2e      	ble.n	8000992 <__aeabi_ui2f+0x76>
 8000934:	3808      	subs	r0, #8
 8000936:	4084      	lsls	r4, r0
 8000938:	0260      	lsls	r0, r4, #9
 800093a:	0a40      	lsrs	r0, r0, #9
 800093c:	e021      	b.n	8000982 <__aeabi_ui2f+0x66>
 800093e:	2a99      	cmp	r2, #153	; 0x99
 8000940:	dd09      	ble.n	8000956 <__aeabi_ui2f+0x3a>
 8000942:	0003      	movs	r3, r0
 8000944:	0021      	movs	r1, r4
 8000946:	331b      	adds	r3, #27
 8000948:	4099      	lsls	r1, r3
 800094a:	1e4b      	subs	r3, r1, #1
 800094c:	4199      	sbcs	r1, r3
 800094e:	2305      	movs	r3, #5
 8000950:	1a1b      	subs	r3, r3, r0
 8000952:	40dc      	lsrs	r4, r3
 8000954:	430c      	orrs	r4, r1
 8000956:	2805      	cmp	r0, #5
 8000958:	dd01      	ble.n	800095e <__aeabi_ui2f+0x42>
 800095a:	1f43      	subs	r3, r0, #5
 800095c:	409c      	lsls	r4, r3
 800095e:	0023      	movs	r3, r4
 8000960:	490d      	ldr	r1, [pc, #52]	; (8000998 <__aeabi_ui2f+0x7c>)
 8000962:	400b      	ands	r3, r1
 8000964:	0765      	lsls	r5, r4, #29
 8000966:	d009      	beq.n	800097c <__aeabi_ui2f+0x60>
 8000968:	250f      	movs	r5, #15
 800096a:	402c      	ands	r4, r5
 800096c:	2c04      	cmp	r4, #4
 800096e:	d005      	beq.n	800097c <__aeabi_ui2f+0x60>
 8000970:	3304      	adds	r3, #4
 8000972:	015c      	lsls	r4, r3, #5
 8000974:	d502      	bpl.n	800097c <__aeabi_ui2f+0x60>
 8000976:	229f      	movs	r2, #159	; 0x9f
 8000978:	400b      	ands	r3, r1
 800097a:	1a12      	subs	r2, r2, r0
 800097c:	019b      	lsls	r3, r3, #6
 800097e:	0a58      	lsrs	r0, r3, #9
 8000980:	b2d2      	uxtb	r2, r2
 8000982:	0240      	lsls	r0, r0, #9
 8000984:	05d2      	lsls	r2, r2, #23
 8000986:	0a40      	lsrs	r0, r0, #9
 8000988:	4310      	orrs	r0, r2
 800098a:	bd70      	pop	{r4, r5, r6, pc}
 800098c:	2200      	movs	r2, #0
 800098e:	2000      	movs	r0, #0
 8000990:	e7f7      	b.n	8000982 <__aeabi_ui2f+0x66>
 8000992:	0260      	lsls	r0, r4, #9
 8000994:	0a40      	lsrs	r0, r0, #9
 8000996:	e7f4      	b.n	8000982 <__aeabi_ui2f+0x66>
 8000998:	fbffffff 	.word	0xfbffffff

0800099c <__aeabi_dadd>:
 800099c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800099e:	464f      	mov	r7, r9
 80009a0:	4646      	mov	r6, r8
 80009a2:	46d6      	mov	lr, sl
 80009a4:	000c      	movs	r4, r1
 80009a6:	0309      	lsls	r1, r1, #12
 80009a8:	b5c0      	push	{r6, r7, lr}
 80009aa:	0a49      	lsrs	r1, r1, #9
 80009ac:	0f47      	lsrs	r7, r0, #29
 80009ae:	005e      	lsls	r6, r3, #1
 80009b0:	4339      	orrs	r1, r7
 80009b2:	031f      	lsls	r7, r3, #12
 80009b4:	0fdb      	lsrs	r3, r3, #31
 80009b6:	469c      	mov	ip, r3
 80009b8:	0065      	lsls	r5, r4, #1
 80009ba:	0a7b      	lsrs	r3, r7, #9
 80009bc:	0f57      	lsrs	r7, r2, #29
 80009be:	431f      	orrs	r7, r3
 80009c0:	0d6d      	lsrs	r5, r5, #21
 80009c2:	0fe4      	lsrs	r4, r4, #31
 80009c4:	0d76      	lsrs	r6, r6, #21
 80009c6:	46a1      	mov	r9, r4
 80009c8:	00c0      	lsls	r0, r0, #3
 80009ca:	46b8      	mov	r8, r7
 80009cc:	00d2      	lsls	r2, r2, #3
 80009ce:	1bab      	subs	r3, r5, r6
 80009d0:	4564      	cmp	r4, ip
 80009d2:	d07b      	beq.n	8000acc <__aeabi_dadd+0x130>
 80009d4:	2b00      	cmp	r3, #0
 80009d6:	dd5f      	ble.n	8000a98 <__aeabi_dadd+0xfc>
 80009d8:	2e00      	cmp	r6, #0
 80009da:	d000      	beq.n	80009de <__aeabi_dadd+0x42>
 80009dc:	e0a4      	b.n	8000b28 <__aeabi_dadd+0x18c>
 80009de:	003e      	movs	r6, r7
 80009e0:	4316      	orrs	r6, r2
 80009e2:	d100      	bne.n	80009e6 <__aeabi_dadd+0x4a>
 80009e4:	e112      	b.n	8000c0c <__aeabi_dadd+0x270>
 80009e6:	1e5e      	subs	r6, r3, #1
 80009e8:	2e00      	cmp	r6, #0
 80009ea:	d000      	beq.n	80009ee <__aeabi_dadd+0x52>
 80009ec:	e19e      	b.n	8000d2c <__aeabi_dadd+0x390>
 80009ee:	1a87      	subs	r7, r0, r2
 80009f0:	4643      	mov	r3, r8
 80009f2:	42b8      	cmp	r0, r7
 80009f4:	4180      	sbcs	r0, r0
 80009f6:	2501      	movs	r5, #1
 80009f8:	1ac9      	subs	r1, r1, r3
 80009fa:	4240      	negs	r0, r0
 80009fc:	1a09      	subs	r1, r1, r0
 80009fe:	020b      	lsls	r3, r1, #8
 8000a00:	d400      	bmi.n	8000a04 <__aeabi_dadd+0x68>
 8000a02:	e131      	b.n	8000c68 <__aeabi_dadd+0x2cc>
 8000a04:	0249      	lsls	r1, r1, #9
 8000a06:	0a4e      	lsrs	r6, r1, #9
 8000a08:	2e00      	cmp	r6, #0
 8000a0a:	d100      	bne.n	8000a0e <__aeabi_dadd+0x72>
 8000a0c:	e16e      	b.n	8000cec <__aeabi_dadd+0x350>
 8000a0e:	0030      	movs	r0, r6
 8000a10:	f001 fdb4 	bl	800257c <__clzsi2>
 8000a14:	0003      	movs	r3, r0
 8000a16:	3b08      	subs	r3, #8
 8000a18:	2b1f      	cmp	r3, #31
 8000a1a:	dd00      	ble.n	8000a1e <__aeabi_dadd+0x82>
 8000a1c:	e161      	b.n	8000ce2 <__aeabi_dadd+0x346>
 8000a1e:	2220      	movs	r2, #32
 8000a20:	0039      	movs	r1, r7
 8000a22:	1ad2      	subs	r2, r2, r3
 8000a24:	409e      	lsls	r6, r3
 8000a26:	40d1      	lsrs	r1, r2
 8000a28:	409f      	lsls	r7, r3
 8000a2a:	430e      	orrs	r6, r1
 8000a2c:	429d      	cmp	r5, r3
 8000a2e:	dd00      	ble.n	8000a32 <__aeabi_dadd+0x96>
 8000a30:	e151      	b.n	8000cd6 <__aeabi_dadd+0x33a>
 8000a32:	1b5d      	subs	r5, r3, r5
 8000a34:	1c6b      	adds	r3, r5, #1
 8000a36:	2b1f      	cmp	r3, #31
 8000a38:	dd00      	ble.n	8000a3c <__aeabi_dadd+0xa0>
 8000a3a:	e17c      	b.n	8000d36 <__aeabi_dadd+0x39a>
 8000a3c:	2120      	movs	r1, #32
 8000a3e:	1ac9      	subs	r1, r1, r3
 8000a40:	003d      	movs	r5, r7
 8000a42:	0030      	movs	r0, r6
 8000a44:	408f      	lsls	r7, r1
 8000a46:	4088      	lsls	r0, r1
 8000a48:	40dd      	lsrs	r5, r3
 8000a4a:	1e79      	subs	r1, r7, #1
 8000a4c:	418f      	sbcs	r7, r1
 8000a4e:	0031      	movs	r1, r6
 8000a50:	2207      	movs	r2, #7
 8000a52:	4328      	orrs	r0, r5
 8000a54:	40d9      	lsrs	r1, r3
 8000a56:	2500      	movs	r5, #0
 8000a58:	4307      	orrs	r7, r0
 8000a5a:	403a      	ands	r2, r7
 8000a5c:	2a00      	cmp	r2, #0
 8000a5e:	d009      	beq.n	8000a74 <__aeabi_dadd+0xd8>
 8000a60:	230f      	movs	r3, #15
 8000a62:	403b      	ands	r3, r7
 8000a64:	2b04      	cmp	r3, #4
 8000a66:	d005      	beq.n	8000a74 <__aeabi_dadd+0xd8>
 8000a68:	1d3b      	adds	r3, r7, #4
 8000a6a:	42bb      	cmp	r3, r7
 8000a6c:	41bf      	sbcs	r7, r7
 8000a6e:	427f      	negs	r7, r7
 8000a70:	19c9      	adds	r1, r1, r7
 8000a72:	001f      	movs	r7, r3
 8000a74:	020b      	lsls	r3, r1, #8
 8000a76:	d400      	bmi.n	8000a7a <__aeabi_dadd+0xde>
 8000a78:	e226      	b.n	8000ec8 <__aeabi_dadd+0x52c>
 8000a7a:	1c6a      	adds	r2, r5, #1
 8000a7c:	4bc6      	ldr	r3, [pc, #792]	; (8000d98 <__aeabi_dadd+0x3fc>)
 8000a7e:	0555      	lsls	r5, r2, #21
 8000a80:	0d6d      	lsrs	r5, r5, #21
 8000a82:	429a      	cmp	r2, r3
 8000a84:	d100      	bne.n	8000a88 <__aeabi_dadd+0xec>
 8000a86:	e106      	b.n	8000c96 <__aeabi_dadd+0x2fa>
 8000a88:	4ac4      	ldr	r2, [pc, #784]	; (8000d9c <__aeabi_dadd+0x400>)
 8000a8a:	08ff      	lsrs	r7, r7, #3
 8000a8c:	400a      	ands	r2, r1
 8000a8e:	0753      	lsls	r3, r2, #29
 8000a90:	0252      	lsls	r2, r2, #9
 8000a92:	433b      	orrs	r3, r7
 8000a94:	0b12      	lsrs	r2, r2, #12
 8000a96:	e08e      	b.n	8000bb6 <__aeabi_dadd+0x21a>
 8000a98:	2b00      	cmp	r3, #0
 8000a9a:	d000      	beq.n	8000a9e <__aeabi_dadd+0x102>
 8000a9c:	e0b8      	b.n	8000c10 <__aeabi_dadd+0x274>
 8000a9e:	1c6b      	adds	r3, r5, #1
 8000aa0:	055b      	lsls	r3, r3, #21
 8000aa2:	0d5b      	lsrs	r3, r3, #21
 8000aa4:	2b01      	cmp	r3, #1
 8000aa6:	dc00      	bgt.n	8000aaa <__aeabi_dadd+0x10e>
 8000aa8:	e130      	b.n	8000d0c <__aeabi_dadd+0x370>
 8000aaa:	1a87      	subs	r7, r0, r2
 8000aac:	4643      	mov	r3, r8
 8000aae:	42b8      	cmp	r0, r7
 8000ab0:	41b6      	sbcs	r6, r6
 8000ab2:	1acb      	subs	r3, r1, r3
 8000ab4:	4276      	negs	r6, r6
 8000ab6:	1b9e      	subs	r6, r3, r6
 8000ab8:	0233      	lsls	r3, r6, #8
 8000aba:	d500      	bpl.n	8000abe <__aeabi_dadd+0x122>
 8000abc:	e14c      	b.n	8000d58 <__aeabi_dadd+0x3bc>
 8000abe:	003b      	movs	r3, r7
 8000ac0:	4333      	orrs	r3, r6
 8000ac2:	d1a1      	bne.n	8000a08 <__aeabi_dadd+0x6c>
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	2400      	movs	r4, #0
 8000ac8:	2500      	movs	r5, #0
 8000aca:	e070      	b.n	8000bae <__aeabi_dadd+0x212>
 8000acc:	2b00      	cmp	r3, #0
 8000ace:	dc00      	bgt.n	8000ad2 <__aeabi_dadd+0x136>
 8000ad0:	e0e5      	b.n	8000c9e <__aeabi_dadd+0x302>
 8000ad2:	2e00      	cmp	r6, #0
 8000ad4:	d100      	bne.n	8000ad8 <__aeabi_dadd+0x13c>
 8000ad6:	e083      	b.n	8000be0 <__aeabi_dadd+0x244>
 8000ad8:	4eaf      	ldr	r6, [pc, #700]	; (8000d98 <__aeabi_dadd+0x3fc>)
 8000ada:	42b5      	cmp	r5, r6
 8000adc:	d060      	beq.n	8000ba0 <__aeabi_dadd+0x204>
 8000ade:	2680      	movs	r6, #128	; 0x80
 8000ae0:	0436      	lsls	r6, r6, #16
 8000ae2:	4337      	orrs	r7, r6
 8000ae4:	46b8      	mov	r8, r7
 8000ae6:	2b38      	cmp	r3, #56	; 0x38
 8000ae8:	dc00      	bgt.n	8000aec <__aeabi_dadd+0x150>
 8000aea:	e13e      	b.n	8000d6a <__aeabi_dadd+0x3ce>
 8000aec:	4643      	mov	r3, r8
 8000aee:	4313      	orrs	r3, r2
 8000af0:	001f      	movs	r7, r3
 8000af2:	1e7a      	subs	r2, r7, #1
 8000af4:	4197      	sbcs	r7, r2
 8000af6:	183f      	adds	r7, r7, r0
 8000af8:	4287      	cmp	r7, r0
 8000afa:	4180      	sbcs	r0, r0
 8000afc:	4240      	negs	r0, r0
 8000afe:	1809      	adds	r1, r1, r0
 8000b00:	020b      	lsls	r3, r1, #8
 8000b02:	d400      	bmi.n	8000b06 <__aeabi_dadd+0x16a>
 8000b04:	e0b0      	b.n	8000c68 <__aeabi_dadd+0x2cc>
 8000b06:	4ba4      	ldr	r3, [pc, #656]	; (8000d98 <__aeabi_dadd+0x3fc>)
 8000b08:	3501      	adds	r5, #1
 8000b0a:	429d      	cmp	r5, r3
 8000b0c:	d100      	bne.n	8000b10 <__aeabi_dadd+0x174>
 8000b0e:	e0c3      	b.n	8000c98 <__aeabi_dadd+0x2fc>
 8000b10:	4aa2      	ldr	r2, [pc, #648]	; (8000d9c <__aeabi_dadd+0x400>)
 8000b12:	087b      	lsrs	r3, r7, #1
 8000b14:	400a      	ands	r2, r1
 8000b16:	2101      	movs	r1, #1
 8000b18:	400f      	ands	r7, r1
 8000b1a:	431f      	orrs	r7, r3
 8000b1c:	0851      	lsrs	r1, r2, #1
 8000b1e:	07d3      	lsls	r3, r2, #31
 8000b20:	2207      	movs	r2, #7
 8000b22:	431f      	orrs	r7, r3
 8000b24:	403a      	ands	r2, r7
 8000b26:	e799      	b.n	8000a5c <__aeabi_dadd+0xc0>
 8000b28:	4e9b      	ldr	r6, [pc, #620]	; (8000d98 <__aeabi_dadd+0x3fc>)
 8000b2a:	42b5      	cmp	r5, r6
 8000b2c:	d038      	beq.n	8000ba0 <__aeabi_dadd+0x204>
 8000b2e:	2680      	movs	r6, #128	; 0x80
 8000b30:	0436      	lsls	r6, r6, #16
 8000b32:	4337      	orrs	r7, r6
 8000b34:	46b8      	mov	r8, r7
 8000b36:	2b38      	cmp	r3, #56	; 0x38
 8000b38:	dd00      	ble.n	8000b3c <__aeabi_dadd+0x1a0>
 8000b3a:	e0dc      	b.n	8000cf6 <__aeabi_dadd+0x35a>
 8000b3c:	2b1f      	cmp	r3, #31
 8000b3e:	dc00      	bgt.n	8000b42 <__aeabi_dadd+0x1a6>
 8000b40:	e130      	b.n	8000da4 <__aeabi_dadd+0x408>
 8000b42:	001e      	movs	r6, r3
 8000b44:	4647      	mov	r7, r8
 8000b46:	3e20      	subs	r6, #32
 8000b48:	40f7      	lsrs	r7, r6
 8000b4a:	46bc      	mov	ip, r7
 8000b4c:	2b20      	cmp	r3, #32
 8000b4e:	d004      	beq.n	8000b5a <__aeabi_dadd+0x1be>
 8000b50:	2640      	movs	r6, #64	; 0x40
 8000b52:	1af3      	subs	r3, r6, r3
 8000b54:	4646      	mov	r6, r8
 8000b56:	409e      	lsls	r6, r3
 8000b58:	4332      	orrs	r2, r6
 8000b5a:	0017      	movs	r7, r2
 8000b5c:	4663      	mov	r3, ip
 8000b5e:	1e7a      	subs	r2, r7, #1
 8000b60:	4197      	sbcs	r7, r2
 8000b62:	431f      	orrs	r7, r3
 8000b64:	e0cc      	b.n	8000d00 <__aeabi_dadd+0x364>
 8000b66:	2b00      	cmp	r3, #0
 8000b68:	d100      	bne.n	8000b6c <__aeabi_dadd+0x1d0>
 8000b6a:	e204      	b.n	8000f76 <__aeabi_dadd+0x5da>
 8000b6c:	4643      	mov	r3, r8
 8000b6e:	4313      	orrs	r3, r2
 8000b70:	d100      	bne.n	8000b74 <__aeabi_dadd+0x1d8>
 8000b72:	e159      	b.n	8000e28 <__aeabi_dadd+0x48c>
 8000b74:	074b      	lsls	r3, r1, #29
 8000b76:	08c0      	lsrs	r0, r0, #3
 8000b78:	4318      	orrs	r0, r3
 8000b7a:	2380      	movs	r3, #128	; 0x80
 8000b7c:	08c9      	lsrs	r1, r1, #3
 8000b7e:	031b      	lsls	r3, r3, #12
 8000b80:	4219      	tst	r1, r3
 8000b82:	d008      	beq.n	8000b96 <__aeabi_dadd+0x1fa>
 8000b84:	4645      	mov	r5, r8
 8000b86:	08ed      	lsrs	r5, r5, #3
 8000b88:	421d      	tst	r5, r3
 8000b8a:	d104      	bne.n	8000b96 <__aeabi_dadd+0x1fa>
 8000b8c:	4643      	mov	r3, r8
 8000b8e:	08d0      	lsrs	r0, r2, #3
 8000b90:	0759      	lsls	r1, r3, #29
 8000b92:	4308      	orrs	r0, r1
 8000b94:	0029      	movs	r1, r5
 8000b96:	0f42      	lsrs	r2, r0, #29
 8000b98:	00c9      	lsls	r1, r1, #3
 8000b9a:	4d7f      	ldr	r5, [pc, #508]	; (8000d98 <__aeabi_dadd+0x3fc>)
 8000b9c:	4311      	orrs	r1, r2
 8000b9e:	00c0      	lsls	r0, r0, #3
 8000ba0:	074b      	lsls	r3, r1, #29
 8000ba2:	08ca      	lsrs	r2, r1, #3
 8000ba4:	497c      	ldr	r1, [pc, #496]	; (8000d98 <__aeabi_dadd+0x3fc>)
 8000ba6:	08c0      	lsrs	r0, r0, #3
 8000ba8:	4303      	orrs	r3, r0
 8000baa:	428d      	cmp	r5, r1
 8000bac:	d068      	beq.n	8000c80 <__aeabi_dadd+0x2e4>
 8000bae:	0312      	lsls	r2, r2, #12
 8000bb0:	056d      	lsls	r5, r5, #21
 8000bb2:	0b12      	lsrs	r2, r2, #12
 8000bb4:	0d6d      	lsrs	r5, r5, #21
 8000bb6:	2100      	movs	r1, #0
 8000bb8:	0312      	lsls	r2, r2, #12
 8000bba:	0018      	movs	r0, r3
 8000bbc:	0b13      	lsrs	r3, r2, #12
 8000bbe:	0d0a      	lsrs	r2, r1, #20
 8000bc0:	0512      	lsls	r2, r2, #20
 8000bc2:	431a      	orrs	r2, r3
 8000bc4:	4b76      	ldr	r3, [pc, #472]	; (8000da0 <__aeabi_dadd+0x404>)
 8000bc6:	052d      	lsls	r5, r5, #20
 8000bc8:	4013      	ands	r3, r2
 8000bca:	432b      	orrs	r3, r5
 8000bcc:	005b      	lsls	r3, r3, #1
 8000bce:	07e4      	lsls	r4, r4, #31
 8000bd0:	085b      	lsrs	r3, r3, #1
 8000bd2:	4323      	orrs	r3, r4
 8000bd4:	0019      	movs	r1, r3
 8000bd6:	bc1c      	pop	{r2, r3, r4}
 8000bd8:	4690      	mov	r8, r2
 8000bda:	4699      	mov	r9, r3
 8000bdc:	46a2      	mov	sl, r4
 8000bde:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000be0:	003e      	movs	r6, r7
 8000be2:	4316      	orrs	r6, r2
 8000be4:	d012      	beq.n	8000c0c <__aeabi_dadd+0x270>
 8000be6:	1e5e      	subs	r6, r3, #1
 8000be8:	2e00      	cmp	r6, #0
 8000bea:	d000      	beq.n	8000bee <__aeabi_dadd+0x252>
 8000bec:	e100      	b.n	8000df0 <__aeabi_dadd+0x454>
 8000bee:	1887      	adds	r7, r0, r2
 8000bf0:	4287      	cmp	r7, r0
 8000bf2:	4180      	sbcs	r0, r0
 8000bf4:	4441      	add	r1, r8
 8000bf6:	4240      	negs	r0, r0
 8000bf8:	1809      	adds	r1, r1, r0
 8000bfa:	2501      	movs	r5, #1
 8000bfc:	020b      	lsls	r3, r1, #8
 8000bfe:	d533      	bpl.n	8000c68 <__aeabi_dadd+0x2cc>
 8000c00:	2502      	movs	r5, #2
 8000c02:	e785      	b.n	8000b10 <__aeabi_dadd+0x174>
 8000c04:	4664      	mov	r4, ip
 8000c06:	0033      	movs	r3, r6
 8000c08:	4641      	mov	r1, r8
 8000c0a:	0010      	movs	r0, r2
 8000c0c:	001d      	movs	r5, r3
 8000c0e:	e7c7      	b.n	8000ba0 <__aeabi_dadd+0x204>
 8000c10:	2d00      	cmp	r5, #0
 8000c12:	d000      	beq.n	8000c16 <__aeabi_dadd+0x27a>
 8000c14:	e0da      	b.n	8000dcc <__aeabi_dadd+0x430>
 8000c16:	000c      	movs	r4, r1
 8000c18:	4304      	orrs	r4, r0
 8000c1a:	d0f3      	beq.n	8000c04 <__aeabi_dadd+0x268>
 8000c1c:	1c5c      	adds	r4, r3, #1
 8000c1e:	d100      	bne.n	8000c22 <__aeabi_dadd+0x286>
 8000c20:	e19f      	b.n	8000f62 <__aeabi_dadd+0x5c6>
 8000c22:	4c5d      	ldr	r4, [pc, #372]	; (8000d98 <__aeabi_dadd+0x3fc>)
 8000c24:	42a6      	cmp	r6, r4
 8000c26:	d100      	bne.n	8000c2a <__aeabi_dadd+0x28e>
 8000c28:	e12f      	b.n	8000e8a <__aeabi_dadd+0x4ee>
 8000c2a:	43db      	mvns	r3, r3
 8000c2c:	2b38      	cmp	r3, #56	; 0x38
 8000c2e:	dd00      	ble.n	8000c32 <__aeabi_dadd+0x296>
 8000c30:	e166      	b.n	8000f00 <__aeabi_dadd+0x564>
 8000c32:	2b1f      	cmp	r3, #31
 8000c34:	dd00      	ble.n	8000c38 <__aeabi_dadd+0x29c>
 8000c36:	e183      	b.n	8000f40 <__aeabi_dadd+0x5a4>
 8000c38:	2420      	movs	r4, #32
 8000c3a:	0005      	movs	r5, r0
 8000c3c:	1ae4      	subs	r4, r4, r3
 8000c3e:	000f      	movs	r7, r1
 8000c40:	40dd      	lsrs	r5, r3
 8000c42:	40d9      	lsrs	r1, r3
 8000c44:	40a0      	lsls	r0, r4
 8000c46:	4643      	mov	r3, r8
 8000c48:	40a7      	lsls	r7, r4
 8000c4a:	1a5b      	subs	r3, r3, r1
 8000c4c:	1e44      	subs	r4, r0, #1
 8000c4e:	41a0      	sbcs	r0, r4
 8000c50:	4698      	mov	r8, r3
 8000c52:	432f      	orrs	r7, r5
 8000c54:	4338      	orrs	r0, r7
 8000c56:	1a17      	subs	r7, r2, r0
 8000c58:	42ba      	cmp	r2, r7
 8000c5a:	4192      	sbcs	r2, r2
 8000c5c:	4643      	mov	r3, r8
 8000c5e:	4252      	negs	r2, r2
 8000c60:	1a99      	subs	r1, r3, r2
 8000c62:	4664      	mov	r4, ip
 8000c64:	0035      	movs	r5, r6
 8000c66:	e6ca      	b.n	80009fe <__aeabi_dadd+0x62>
 8000c68:	2207      	movs	r2, #7
 8000c6a:	403a      	ands	r2, r7
 8000c6c:	2a00      	cmp	r2, #0
 8000c6e:	d000      	beq.n	8000c72 <__aeabi_dadd+0x2d6>
 8000c70:	e6f6      	b.n	8000a60 <__aeabi_dadd+0xc4>
 8000c72:	074b      	lsls	r3, r1, #29
 8000c74:	08ca      	lsrs	r2, r1, #3
 8000c76:	4948      	ldr	r1, [pc, #288]	; (8000d98 <__aeabi_dadd+0x3fc>)
 8000c78:	08ff      	lsrs	r7, r7, #3
 8000c7a:	433b      	orrs	r3, r7
 8000c7c:	428d      	cmp	r5, r1
 8000c7e:	d196      	bne.n	8000bae <__aeabi_dadd+0x212>
 8000c80:	0019      	movs	r1, r3
 8000c82:	4311      	orrs	r1, r2
 8000c84:	d100      	bne.n	8000c88 <__aeabi_dadd+0x2ec>
 8000c86:	e19e      	b.n	8000fc6 <__aeabi_dadd+0x62a>
 8000c88:	2180      	movs	r1, #128	; 0x80
 8000c8a:	0309      	lsls	r1, r1, #12
 8000c8c:	430a      	orrs	r2, r1
 8000c8e:	0312      	lsls	r2, r2, #12
 8000c90:	0b12      	lsrs	r2, r2, #12
 8000c92:	4d41      	ldr	r5, [pc, #260]	; (8000d98 <__aeabi_dadd+0x3fc>)
 8000c94:	e78f      	b.n	8000bb6 <__aeabi_dadd+0x21a>
 8000c96:	0015      	movs	r5, r2
 8000c98:	2200      	movs	r2, #0
 8000c9a:	2300      	movs	r3, #0
 8000c9c:	e78b      	b.n	8000bb6 <__aeabi_dadd+0x21a>
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	d000      	beq.n	8000ca4 <__aeabi_dadd+0x308>
 8000ca2:	e0c7      	b.n	8000e34 <__aeabi_dadd+0x498>
 8000ca4:	1c6b      	adds	r3, r5, #1
 8000ca6:	055f      	lsls	r7, r3, #21
 8000ca8:	0d7f      	lsrs	r7, r7, #21
 8000caa:	2f01      	cmp	r7, #1
 8000cac:	dc00      	bgt.n	8000cb0 <__aeabi_dadd+0x314>
 8000cae:	e0f1      	b.n	8000e94 <__aeabi_dadd+0x4f8>
 8000cb0:	4d39      	ldr	r5, [pc, #228]	; (8000d98 <__aeabi_dadd+0x3fc>)
 8000cb2:	42ab      	cmp	r3, r5
 8000cb4:	d100      	bne.n	8000cb8 <__aeabi_dadd+0x31c>
 8000cb6:	e0b9      	b.n	8000e2c <__aeabi_dadd+0x490>
 8000cb8:	1885      	adds	r5, r0, r2
 8000cba:	000a      	movs	r2, r1
 8000cbc:	4285      	cmp	r5, r0
 8000cbe:	4189      	sbcs	r1, r1
 8000cc0:	4442      	add	r2, r8
 8000cc2:	4249      	negs	r1, r1
 8000cc4:	1851      	adds	r1, r2, r1
 8000cc6:	2207      	movs	r2, #7
 8000cc8:	07cf      	lsls	r7, r1, #31
 8000cca:	086d      	lsrs	r5, r5, #1
 8000ccc:	432f      	orrs	r7, r5
 8000cce:	0849      	lsrs	r1, r1, #1
 8000cd0:	403a      	ands	r2, r7
 8000cd2:	001d      	movs	r5, r3
 8000cd4:	e6c2      	b.n	8000a5c <__aeabi_dadd+0xc0>
 8000cd6:	2207      	movs	r2, #7
 8000cd8:	4930      	ldr	r1, [pc, #192]	; (8000d9c <__aeabi_dadd+0x400>)
 8000cda:	1aed      	subs	r5, r5, r3
 8000cdc:	4031      	ands	r1, r6
 8000cde:	403a      	ands	r2, r7
 8000ce0:	e6bc      	b.n	8000a5c <__aeabi_dadd+0xc0>
 8000ce2:	003e      	movs	r6, r7
 8000ce4:	3828      	subs	r0, #40	; 0x28
 8000ce6:	4086      	lsls	r6, r0
 8000ce8:	2700      	movs	r7, #0
 8000cea:	e69f      	b.n	8000a2c <__aeabi_dadd+0x90>
 8000cec:	0038      	movs	r0, r7
 8000cee:	f001 fc45 	bl	800257c <__clzsi2>
 8000cf2:	3020      	adds	r0, #32
 8000cf4:	e68e      	b.n	8000a14 <__aeabi_dadd+0x78>
 8000cf6:	4643      	mov	r3, r8
 8000cf8:	4313      	orrs	r3, r2
 8000cfa:	001f      	movs	r7, r3
 8000cfc:	1e7a      	subs	r2, r7, #1
 8000cfe:	4197      	sbcs	r7, r2
 8000d00:	1bc7      	subs	r7, r0, r7
 8000d02:	42b8      	cmp	r0, r7
 8000d04:	4180      	sbcs	r0, r0
 8000d06:	4240      	negs	r0, r0
 8000d08:	1a09      	subs	r1, r1, r0
 8000d0a:	e678      	b.n	80009fe <__aeabi_dadd+0x62>
 8000d0c:	000e      	movs	r6, r1
 8000d0e:	003b      	movs	r3, r7
 8000d10:	4306      	orrs	r6, r0
 8000d12:	4313      	orrs	r3, r2
 8000d14:	2d00      	cmp	r5, #0
 8000d16:	d161      	bne.n	8000ddc <__aeabi_dadd+0x440>
 8000d18:	2e00      	cmp	r6, #0
 8000d1a:	d000      	beq.n	8000d1e <__aeabi_dadd+0x382>
 8000d1c:	e0f4      	b.n	8000f08 <__aeabi_dadd+0x56c>
 8000d1e:	2b00      	cmp	r3, #0
 8000d20:	d100      	bne.n	8000d24 <__aeabi_dadd+0x388>
 8000d22:	e11b      	b.n	8000f5c <__aeabi_dadd+0x5c0>
 8000d24:	4664      	mov	r4, ip
 8000d26:	0039      	movs	r1, r7
 8000d28:	0010      	movs	r0, r2
 8000d2a:	e739      	b.n	8000ba0 <__aeabi_dadd+0x204>
 8000d2c:	4f1a      	ldr	r7, [pc, #104]	; (8000d98 <__aeabi_dadd+0x3fc>)
 8000d2e:	42bb      	cmp	r3, r7
 8000d30:	d07a      	beq.n	8000e28 <__aeabi_dadd+0x48c>
 8000d32:	0033      	movs	r3, r6
 8000d34:	e6ff      	b.n	8000b36 <__aeabi_dadd+0x19a>
 8000d36:	0030      	movs	r0, r6
 8000d38:	3d1f      	subs	r5, #31
 8000d3a:	40e8      	lsrs	r0, r5
 8000d3c:	2b20      	cmp	r3, #32
 8000d3e:	d003      	beq.n	8000d48 <__aeabi_dadd+0x3ac>
 8000d40:	2140      	movs	r1, #64	; 0x40
 8000d42:	1acb      	subs	r3, r1, r3
 8000d44:	409e      	lsls	r6, r3
 8000d46:	4337      	orrs	r7, r6
 8000d48:	1e7b      	subs	r3, r7, #1
 8000d4a:	419f      	sbcs	r7, r3
 8000d4c:	2207      	movs	r2, #7
 8000d4e:	4307      	orrs	r7, r0
 8000d50:	403a      	ands	r2, r7
 8000d52:	2100      	movs	r1, #0
 8000d54:	2500      	movs	r5, #0
 8000d56:	e789      	b.n	8000c6c <__aeabi_dadd+0x2d0>
 8000d58:	1a17      	subs	r7, r2, r0
 8000d5a:	4643      	mov	r3, r8
 8000d5c:	42ba      	cmp	r2, r7
 8000d5e:	41b6      	sbcs	r6, r6
 8000d60:	1a59      	subs	r1, r3, r1
 8000d62:	4276      	negs	r6, r6
 8000d64:	1b8e      	subs	r6, r1, r6
 8000d66:	4664      	mov	r4, ip
 8000d68:	e64e      	b.n	8000a08 <__aeabi_dadd+0x6c>
 8000d6a:	2b1f      	cmp	r3, #31
 8000d6c:	dd00      	ble.n	8000d70 <__aeabi_dadd+0x3d4>
 8000d6e:	e0ad      	b.n	8000ecc <__aeabi_dadd+0x530>
 8000d70:	2620      	movs	r6, #32
 8000d72:	4647      	mov	r7, r8
 8000d74:	1af6      	subs	r6, r6, r3
 8000d76:	40b7      	lsls	r7, r6
 8000d78:	46b9      	mov	r9, r7
 8000d7a:	0017      	movs	r7, r2
 8000d7c:	46b2      	mov	sl, r6
 8000d7e:	40df      	lsrs	r7, r3
 8000d80:	464e      	mov	r6, r9
 8000d82:	433e      	orrs	r6, r7
 8000d84:	0037      	movs	r7, r6
 8000d86:	4656      	mov	r6, sl
 8000d88:	40b2      	lsls	r2, r6
 8000d8a:	1e56      	subs	r6, r2, #1
 8000d8c:	41b2      	sbcs	r2, r6
 8000d8e:	4317      	orrs	r7, r2
 8000d90:	4642      	mov	r2, r8
 8000d92:	40da      	lsrs	r2, r3
 8000d94:	1889      	adds	r1, r1, r2
 8000d96:	e6ae      	b.n	8000af6 <__aeabi_dadd+0x15a>
 8000d98:	000007ff 	.word	0x000007ff
 8000d9c:	ff7fffff 	.word	0xff7fffff
 8000da0:	800fffff 	.word	0x800fffff
 8000da4:	2620      	movs	r6, #32
 8000da6:	4647      	mov	r7, r8
 8000da8:	1af6      	subs	r6, r6, r3
 8000daa:	40b7      	lsls	r7, r6
 8000dac:	46b9      	mov	r9, r7
 8000dae:	0017      	movs	r7, r2
 8000db0:	46b2      	mov	sl, r6
 8000db2:	40df      	lsrs	r7, r3
 8000db4:	464e      	mov	r6, r9
 8000db6:	433e      	orrs	r6, r7
 8000db8:	0037      	movs	r7, r6
 8000dba:	4656      	mov	r6, sl
 8000dbc:	40b2      	lsls	r2, r6
 8000dbe:	1e56      	subs	r6, r2, #1
 8000dc0:	41b2      	sbcs	r2, r6
 8000dc2:	4317      	orrs	r7, r2
 8000dc4:	4642      	mov	r2, r8
 8000dc6:	40da      	lsrs	r2, r3
 8000dc8:	1a89      	subs	r1, r1, r2
 8000dca:	e799      	b.n	8000d00 <__aeabi_dadd+0x364>
 8000dcc:	4c7f      	ldr	r4, [pc, #508]	; (8000fcc <__aeabi_dadd+0x630>)
 8000dce:	42a6      	cmp	r6, r4
 8000dd0:	d05b      	beq.n	8000e8a <__aeabi_dadd+0x4ee>
 8000dd2:	2480      	movs	r4, #128	; 0x80
 8000dd4:	0424      	lsls	r4, r4, #16
 8000dd6:	425b      	negs	r3, r3
 8000dd8:	4321      	orrs	r1, r4
 8000dda:	e727      	b.n	8000c2c <__aeabi_dadd+0x290>
 8000ddc:	2e00      	cmp	r6, #0
 8000dde:	d10c      	bne.n	8000dfa <__aeabi_dadd+0x45e>
 8000de0:	2b00      	cmp	r3, #0
 8000de2:	d100      	bne.n	8000de6 <__aeabi_dadd+0x44a>
 8000de4:	e0cb      	b.n	8000f7e <__aeabi_dadd+0x5e2>
 8000de6:	4664      	mov	r4, ip
 8000de8:	0039      	movs	r1, r7
 8000dea:	0010      	movs	r0, r2
 8000dec:	4d77      	ldr	r5, [pc, #476]	; (8000fcc <__aeabi_dadd+0x630>)
 8000dee:	e6d7      	b.n	8000ba0 <__aeabi_dadd+0x204>
 8000df0:	4f76      	ldr	r7, [pc, #472]	; (8000fcc <__aeabi_dadd+0x630>)
 8000df2:	42bb      	cmp	r3, r7
 8000df4:	d018      	beq.n	8000e28 <__aeabi_dadd+0x48c>
 8000df6:	0033      	movs	r3, r6
 8000df8:	e675      	b.n	8000ae6 <__aeabi_dadd+0x14a>
 8000dfa:	2b00      	cmp	r3, #0
 8000dfc:	d014      	beq.n	8000e28 <__aeabi_dadd+0x48c>
 8000dfe:	074b      	lsls	r3, r1, #29
 8000e00:	08c0      	lsrs	r0, r0, #3
 8000e02:	4318      	orrs	r0, r3
 8000e04:	2380      	movs	r3, #128	; 0x80
 8000e06:	08c9      	lsrs	r1, r1, #3
 8000e08:	031b      	lsls	r3, r3, #12
 8000e0a:	4219      	tst	r1, r3
 8000e0c:	d007      	beq.n	8000e1e <__aeabi_dadd+0x482>
 8000e0e:	08fc      	lsrs	r4, r7, #3
 8000e10:	421c      	tst	r4, r3
 8000e12:	d104      	bne.n	8000e1e <__aeabi_dadd+0x482>
 8000e14:	0779      	lsls	r1, r7, #29
 8000e16:	08d0      	lsrs	r0, r2, #3
 8000e18:	4308      	orrs	r0, r1
 8000e1a:	46e1      	mov	r9, ip
 8000e1c:	0021      	movs	r1, r4
 8000e1e:	464c      	mov	r4, r9
 8000e20:	0f42      	lsrs	r2, r0, #29
 8000e22:	00c9      	lsls	r1, r1, #3
 8000e24:	4311      	orrs	r1, r2
 8000e26:	00c0      	lsls	r0, r0, #3
 8000e28:	4d68      	ldr	r5, [pc, #416]	; (8000fcc <__aeabi_dadd+0x630>)
 8000e2a:	e6b9      	b.n	8000ba0 <__aeabi_dadd+0x204>
 8000e2c:	001d      	movs	r5, r3
 8000e2e:	2200      	movs	r2, #0
 8000e30:	2300      	movs	r3, #0
 8000e32:	e6c0      	b.n	8000bb6 <__aeabi_dadd+0x21a>
 8000e34:	2d00      	cmp	r5, #0
 8000e36:	d15b      	bne.n	8000ef0 <__aeabi_dadd+0x554>
 8000e38:	000d      	movs	r5, r1
 8000e3a:	4305      	orrs	r5, r0
 8000e3c:	d100      	bne.n	8000e40 <__aeabi_dadd+0x4a4>
 8000e3e:	e6e2      	b.n	8000c06 <__aeabi_dadd+0x26a>
 8000e40:	1c5d      	adds	r5, r3, #1
 8000e42:	d100      	bne.n	8000e46 <__aeabi_dadd+0x4aa>
 8000e44:	e0b0      	b.n	8000fa8 <__aeabi_dadd+0x60c>
 8000e46:	4d61      	ldr	r5, [pc, #388]	; (8000fcc <__aeabi_dadd+0x630>)
 8000e48:	42ae      	cmp	r6, r5
 8000e4a:	d01f      	beq.n	8000e8c <__aeabi_dadd+0x4f0>
 8000e4c:	43db      	mvns	r3, r3
 8000e4e:	2b38      	cmp	r3, #56	; 0x38
 8000e50:	dc71      	bgt.n	8000f36 <__aeabi_dadd+0x59a>
 8000e52:	2b1f      	cmp	r3, #31
 8000e54:	dd00      	ble.n	8000e58 <__aeabi_dadd+0x4bc>
 8000e56:	e096      	b.n	8000f86 <__aeabi_dadd+0x5ea>
 8000e58:	2520      	movs	r5, #32
 8000e5a:	000f      	movs	r7, r1
 8000e5c:	1aed      	subs	r5, r5, r3
 8000e5e:	40af      	lsls	r7, r5
 8000e60:	46b9      	mov	r9, r7
 8000e62:	0007      	movs	r7, r0
 8000e64:	46aa      	mov	sl, r5
 8000e66:	40df      	lsrs	r7, r3
 8000e68:	464d      	mov	r5, r9
 8000e6a:	433d      	orrs	r5, r7
 8000e6c:	002f      	movs	r7, r5
 8000e6e:	4655      	mov	r5, sl
 8000e70:	40a8      	lsls	r0, r5
 8000e72:	40d9      	lsrs	r1, r3
 8000e74:	1e45      	subs	r5, r0, #1
 8000e76:	41a8      	sbcs	r0, r5
 8000e78:	4488      	add	r8, r1
 8000e7a:	4307      	orrs	r7, r0
 8000e7c:	18bf      	adds	r7, r7, r2
 8000e7e:	4297      	cmp	r7, r2
 8000e80:	4192      	sbcs	r2, r2
 8000e82:	4251      	negs	r1, r2
 8000e84:	4441      	add	r1, r8
 8000e86:	0035      	movs	r5, r6
 8000e88:	e63a      	b.n	8000b00 <__aeabi_dadd+0x164>
 8000e8a:	4664      	mov	r4, ip
 8000e8c:	0035      	movs	r5, r6
 8000e8e:	4641      	mov	r1, r8
 8000e90:	0010      	movs	r0, r2
 8000e92:	e685      	b.n	8000ba0 <__aeabi_dadd+0x204>
 8000e94:	000b      	movs	r3, r1
 8000e96:	4303      	orrs	r3, r0
 8000e98:	2d00      	cmp	r5, #0
 8000e9a:	d000      	beq.n	8000e9e <__aeabi_dadd+0x502>
 8000e9c:	e663      	b.n	8000b66 <__aeabi_dadd+0x1ca>
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	d0f5      	beq.n	8000e8e <__aeabi_dadd+0x4f2>
 8000ea2:	4643      	mov	r3, r8
 8000ea4:	4313      	orrs	r3, r2
 8000ea6:	d100      	bne.n	8000eaa <__aeabi_dadd+0x50e>
 8000ea8:	e67a      	b.n	8000ba0 <__aeabi_dadd+0x204>
 8000eaa:	1887      	adds	r7, r0, r2
 8000eac:	4287      	cmp	r7, r0
 8000eae:	4180      	sbcs	r0, r0
 8000eb0:	2207      	movs	r2, #7
 8000eb2:	4441      	add	r1, r8
 8000eb4:	4240      	negs	r0, r0
 8000eb6:	1809      	adds	r1, r1, r0
 8000eb8:	403a      	ands	r2, r7
 8000eba:	020b      	lsls	r3, r1, #8
 8000ebc:	d400      	bmi.n	8000ec0 <__aeabi_dadd+0x524>
 8000ebe:	e6d5      	b.n	8000c6c <__aeabi_dadd+0x2d0>
 8000ec0:	4b43      	ldr	r3, [pc, #268]	; (8000fd0 <__aeabi_dadd+0x634>)
 8000ec2:	3501      	adds	r5, #1
 8000ec4:	4019      	ands	r1, r3
 8000ec6:	e5c9      	b.n	8000a5c <__aeabi_dadd+0xc0>
 8000ec8:	0038      	movs	r0, r7
 8000eca:	e669      	b.n	8000ba0 <__aeabi_dadd+0x204>
 8000ecc:	001e      	movs	r6, r3
 8000ece:	4647      	mov	r7, r8
 8000ed0:	3e20      	subs	r6, #32
 8000ed2:	40f7      	lsrs	r7, r6
 8000ed4:	46bc      	mov	ip, r7
 8000ed6:	2b20      	cmp	r3, #32
 8000ed8:	d004      	beq.n	8000ee4 <__aeabi_dadd+0x548>
 8000eda:	2640      	movs	r6, #64	; 0x40
 8000edc:	1af3      	subs	r3, r6, r3
 8000ede:	4646      	mov	r6, r8
 8000ee0:	409e      	lsls	r6, r3
 8000ee2:	4332      	orrs	r2, r6
 8000ee4:	0017      	movs	r7, r2
 8000ee6:	4663      	mov	r3, ip
 8000ee8:	1e7a      	subs	r2, r7, #1
 8000eea:	4197      	sbcs	r7, r2
 8000eec:	431f      	orrs	r7, r3
 8000eee:	e602      	b.n	8000af6 <__aeabi_dadd+0x15a>
 8000ef0:	4d36      	ldr	r5, [pc, #216]	; (8000fcc <__aeabi_dadd+0x630>)
 8000ef2:	42ae      	cmp	r6, r5
 8000ef4:	d0ca      	beq.n	8000e8c <__aeabi_dadd+0x4f0>
 8000ef6:	2580      	movs	r5, #128	; 0x80
 8000ef8:	042d      	lsls	r5, r5, #16
 8000efa:	425b      	negs	r3, r3
 8000efc:	4329      	orrs	r1, r5
 8000efe:	e7a6      	b.n	8000e4e <__aeabi_dadd+0x4b2>
 8000f00:	4308      	orrs	r0, r1
 8000f02:	1e41      	subs	r1, r0, #1
 8000f04:	4188      	sbcs	r0, r1
 8000f06:	e6a6      	b.n	8000c56 <__aeabi_dadd+0x2ba>
 8000f08:	2b00      	cmp	r3, #0
 8000f0a:	d100      	bne.n	8000f0e <__aeabi_dadd+0x572>
 8000f0c:	e648      	b.n	8000ba0 <__aeabi_dadd+0x204>
 8000f0e:	1a87      	subs	r7, r0, r2
 8000f10:	4643      	mov	r3, r8
 8000f12:	42b8      	cmp	r0, r7
 8000f14:	41b6      	sbcs	r6, r6
 8000f16:	1acb      	subs	r3, r1, r3
 8000f18:	4276      	negs	r6, r6
 8000f1a:	1b9e      	subs	r6, r3, r6
 8000f1c:	0233      	lsls	r3, r6, #8
 8000f1e:	d54b      	bpl.n	8000fb8 <__aeabi_dadd+0x61c>
 8000f20:	1a17      	subs	r7, r2, r0
 8000f22:	4643      	mov	r3, r8
 8000f24:	42ba      	cmp	r2, r7
 8000f26:	4192      	sbcs	r2, r2
 8000f28:	1a59      	subs	r1, r3, r1
 8000f2a:	4252      	negs	r2, r2
 8000f2c:	1a89      	subs	r1, r1, r2
 8000f2e:	2207      	movs	r2, #7
 8000f30:	4664      	mov	r4, ip
 8000f32:	403a      	ands	r2, r7
 8000f34:	e592      	b.n	8000a5c <__aeabi_dadd+0xc0>
 8000f36:	4301      	orrs	r1, r0
 8000f38:	000f      	movs	r7, r1
 8000f3a:	1e79      	subs	r1, r7, #1
 8000f3c:	418f      	sbcs	r7, r1
 8000f3e:	e79d      	b.n	8000e7c <__aeabi_dadd+0x4e0>
 8000f40:	001c      	movs	r4, r3
 8000f42:	000f      	movs	r7, r1
 8000f44:	3c20      	subs	r4, #32
 8000f46:	40e7      	lsrs	r7, r4
 8000f48:	2b20      	cmp	r3, #32
 8000f4a:	d003      	beq.n	8000f54 <__aeabi_dadd+0x5b8>
 8000f4c:	2440      	movs	r4, #64	; 0x40
 8000f4e:	1ae3      	subs	r3, r4, r3
 8000f50:	4099      	lsls	r1, r3
 8000f52:	4308      	orrs	r0, r1
 8000f54:	1e41      	subs	r1, r0, #1
 8000f56:	4188      	sbcs	r0, r1
 8000f58:	4338      	orrs	r0, r7
 8000f5a:	e67c      	b.n	8000c56 <__aeabi_dadd+0x2ba>
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	2400      	movs	r4, #0
 8000f60:	e625      	b.n	8000bae <__aeabi_dadd+0x212>
 8000f62:	1a17      	subs	r7, r2, r0
 8000f64:	4643      	mov	r3, r8
 8000f66:	42ba      	cmp	r2, r7
 8000f68:	4192      	sbcs	r2, r2
 8000f6a:	1a59      	subs	r1, r3, r1
 8000f6c:	4252      	negs	r2, r2
 8000f6e:	1a89      	subs	r1, r1, r2
 8000f70:	4664      	mov	r4, ip
 8000f72:	0035      	movs	r5, r6
 8000f74:	e543      	b.n	80009fe <__aeabi_dadd+0x62>
 8000f76:	4641      	mov	r1, r8
 8000f78:	0010      	movs	r0, r2
 8000f7a:	4d14      	ldr	r5, [pc, #80]	; (8000fcc <__aeabi_dadd+0x630>)
 8000f7c:	e610      	b.n	8000ba0 <__aeabi_dadd+0x204>
 8000f7e:	2280      	movs	r2, #128	; 0x80
 8000f80:	2400      	movs	r4, #0
 8000f82:	0312      	lsls	r2, r2, #12
 8000f84:	e680      	b.n	8000c88 <__aeabi_dadd+0x2ec>
 8000f86:	001d      	movs	r5, r3
 8000f88:	000f      	movs	r7, r1
 8000f8a:	3d20      	subs	r5, #32
 8000f8c:	40ef      	lsrs	r7, r5
 8000f8e:	46bc      	mov	ip, r7
 8000f90:	2b20      	cmp	r3, #32
 8000f92:	d003      	beq.n	8000f9c <__aeabi_dadd+0x600>
 8000f94:	2540      	movs	r5, #64	; 0x40
 8000f96:	1aeb      	subs	r3, r5, r3
 8000f98:	4099      	lsls	r1, r3
 8000f9a:	4308      	orrs	r0, r1
 8000f9c:	0007      	movs	r7, r0
 8000f9e:	4663      	mov	r3, ip
 8000fa0:	1e78      	subs	r0, r7, #1
 8000fa2:	4187      	sbcs	r7, r0
 8000fa4:	431f      	orrs	r7, r3
 8000fa6:	e769      	b.n	8000e7c <__aeabi_dadd+0x4e0>
 8000fa8:	1887      	adds	r7, r0, r2
 8000faa:	4297      	cmp	r7, r2
 8000fac:	419b      	sbcs	r3, r3
 8000fae:	4441      	add	r1, r8
 8000fb0:	425b      	negs	r3, r3
 8000fb2:	18c9      	adds	r1, r1, r3
 8000fb4:	0035      	movs	r5, r6
 8000fb6:	e5a3      	b.n	8000b00 <__aeabi_dadd+0x164>
 8000fb8:	003b      	movs	r3, r7
 8000fba:	4333      	orrs	r3, r6
 8000fbc:	d0ce      	beq.n	8000f5c <__aeabi_dadd+0x5c0>
 8000fbe:	2207      	movs	r2, #7
 8000fc0:	0031      	movs	r1, r6
 8000fc2:	403a      	ands	r2, r7
 8000fc4:	e652      	b.n	8000c6c <__aeabi_dadd+0x2d0>
 8000fc6:	2300      	movs	r3, #0
 8000fc8:	001a      	movs	r2, r3
 8000fca:	e5f4      	b.n	8000bb6 <__aeabi_dadd+0x21a>
 8000fcc:	000007ff 	.word	0x000007ff
 8000fd0:	ff7fffff 	.word	0xff7fffff

08000fd4 <__aeabi_ddiv>:
 8000fd4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000fd6:	4657      	mov	r7, sl
 8000fd8:	46de      	mov	lr, fp
 8000fda:	464e      	mov	r6, r9
 8000fdc:	4645      	mov	r5, r8
 8000fde:	b5e0      	push	{r5, r6, r7, lr}
 8000fe0:	4683      	mov	fp, r0
 8000fe2:	0007      	movs	r7, r0
 8000fe4:	030e      	lsls	r6, r1, #12
 8000fe6:	0048      	lsls	r0, r1, #1
 8000fe8:	b085      	sub	sp, #20
 8000fea:	4692      	mov	sl, r2
 8000fec:	001c      	movs	r4, r3
 8000fee:	0b36      	lsrs	r6, r6, #12
 8000ff0:	0d40      	lsrs	r0, r0, #21
 8000ff2:	0fcd      	lsrs	r5, r1, #31
 8000ff4:	2800      	cmp	r0, #0
 8000ff6:	d100      	bne.n	8000ffa <__aeabi_ddiv+0x26>
 8000ff8:	e09d      	b.n	8001136 <__aeabi_ddiv+0x162>
 8000ffa:	4b95      	ldr	r3, [pc, #596]	; (8001250 <__aeabi_ddiv+0x27c>)
 8000ffc:	4298      	cmp	r0, r3
 8000ffe:	d039      	beq.n	8001074 <__aeabi_ddiv+0xa0>
 8001000:	2380      	movs	r3, #128	; 0x80
 8001002:	00f6      	lsls	r6, r6, #3
 8001004:	041b      	lsls	r3, r3, #16
 8001006:	431e      	orrs	r6, r3
 8001008:	4a92      	ldr	r2, [pc, #584]	; (8001254 <__aeabi_ddiv+0x280>)
 800100a:	0f7b      	lsrs	r3, r7, #29
 800100c:	4333      	orrs	r3, r6
 800100e:	4699      	mov	r9, r3
 8001010:	4694      	mov	ip, r2
 8001012:	0003      	movs	r3, r0
 8001014:	4463      	add	r3, ip
 8001016:	9300      	str	r3, [sp, #0]
 8001018:	2300      	movs	r3, #0
 800101a:	2600      	movs	r6, #0
 800101c:	00ff      	lsls	r7, r7, #3
 800101e:	9302      	str	r3, [sp, #8]
 8001020:	0323      	lsls	r3, r4, #12
 8001022:	0b1b      	lsrs	r3, r3, #12
 8001024:	4698      	mov	r8, r3
 8001026:	0063      	lsls	r3, r4, #1
 8001028:	0fe4      	lsrs	r4, r4, #31
 800102a:	4652      	mov	r2, sl
 800102c:	0d5b      	lsrs	r3, r3, #21
 800102e:	9401      	str	r4, [sp, #4]
 8001030:	d100      	bne.n	8001034 <__aeabi_ddiv+0x60>
 8001032:	e0b3      	b.n	800119c <__aeabi_ddiv+0x1c8>
 8001034:	4986      	ldr	r1, [pc, #536]	; (8001250 <__aeabi_ddiv+0x27c>)
 8001036:	428b      	cmp	r3, r1
 8001038:	d100      	bne.n	800103c <__aeabi_ddiv+0x68>
 800103a:	e09e      	b.n	800117a <__aeabi_ddiv+0x1a6>
 800103c:	4642      	mov	r2, r8
 800103e:	00d1      	lsls	r1, r2, #3
 8001040:	2280      	movs	r2, #128	; 0x80
 8001042:	0412      	lsls	r2, r2, #16
 8001044:	430a      	orrs	r2, r1
 8001046:	4651      	mov	r1, sl
 8001048:	0f49      	lsrs	r1, r1, #29
 800104a:	4311      	orrs	r1, r2
 800104c:	468b      	mov	fp, r1
 800104e:	4981      	ldr	r1, [pc, #516]	; (8001254 <__aeabi_ddiv+0x280>)
 8001050:	4652      	mov	r2, sl
 8001052:	468c      	mov	ip, r1
 8001054:	9900      	ldr	r1, [sp, #0]
 8001056:	4463      	add	r3, ip
 8001058:	1acb      	subs	r3, r1, r3
 800105a:	2100      	movs	r1, #0
 800105c:	00d2      	lsls	r2, r2, #3
 800105e:	9300      	str	r3, [sp, #0]
 8001060:	002b      	movs	r3, r5
 8001062:	4063      	eors	r3, r4
 8001064:	469a      	mov	sl, r3
 8001066:	2e0f      	cmp	r6, #15
 8001068:	d900      	bls.n	800106c <__aeabi_ddiv+0x98>
 800106a:	e105      	b.n	8001278 <__aeabi_ddiv+0x2a4>
 800106c:	4b7a      	ldr	r3, [pc, #488]	; (8001258 <__aeabi_ddiv+0x284>)
 800106e:	00b6      	lsls	r6, r6, #2
 8001070:	599b      	ldr	r3, [r3, r6]
 8001072:	469f      	mov	pc, r3
 8001074:	465b      	mov	r3, fp
 8001076:	4333      	orrs	r3, r6
 8001078:	4699      	mov	r9, r3
 800107a:	d000      	beq.n	800107e <__aeabi_ddiv+0xaa>
 800107c:	e0b8      	b.n	80011f0 <__aeabi_ddiv+0x21c>
 800107e:	2302      	movs	r3, #2
 8001080:	2608      	movs	r6, #8
 8001082:	2700      	movs	r7, #0
 8001084:	9000      	str	r0, [sp, #0]
 8001086:	9302      	str	r3, [sp, #8]
 8001088:	e7ca      	b.n	8001020 <__aeabi_ddiv+0x4c>
 800108a:	46cb      	mov	fp, r9
 800108c:	003a      	movs	r2, r7
 800108e:	9902      	ldr	r1, [sp, #8]
 8001090:	9501      	str	r5, [sp, #4]
 8001092:	9b01      	ldr	r3, [sp, #4]
 8001094:	469a      	mov	sl, r3
 8001096:	2902      	cmp	r1, #2
 8001098:	d027      	beq.n	80010ea <__aeabi_ddiv+0x116>
 800109a:	2903      	cmp	r1, #3
 800109c:	d100      	bne.n	80010a0 <__aeabi_ddiv+0xcc>
 800109e:	e280      	b.n	80015a2 <__aeabi_ddiv+0x5ce>
 80010a0:	2901      	cmp	r1, #1
 80010a2:	d044      	beq.n	800112e <__aeabi_ddiv+0x15a>
 80010a4:	496d      	ldr	r1, [pc, #436]	; (800125c <__aeabi_ddiv+0x288>)
 80010a6:	9b00      	ldr	r3, [sp, #0]
 80010a8:	468c      	mov	ip, r1
 80010aa:	4463      	add	r3, ip
 80010ac:	001c      	movs	r4, r3
 80010ae:	2c00      	cmp	r4, #0
 80010b0:	dd38      	ble.n	8001124 <__aeabi_ddiv+0x150>
 80010b2:	0753      	lsls	r3, r2, #29
 80010b4:	d000      	beq.n	80010b8 <__aeabi_ddiv+0xe4>
 80010b6:	e213      	b.n	80014e0 <__aeabi_ddiv+0x50c>
 80010b8:	08d2      	lsrs	r2, r2, #3
 80010ba:	465b      	mov	r3, fp
 80010bc:	01db      	lsls	r3, r3, #7
 80010be:	d509      	bpl.n	80010d4 <__aeabi_ddiv+0x100>
 80010c0:	4659      	mov	r1, fp
 80010c2:	4b67      	ldr	r3, [pc, #412]	; (8001260 <__aeabi_ddiv+0x28c>)
 80010c4:	4019      	ands	r1, r3
 80010c6:	468b      	mov	fp, r1
 80010c8:	2180      	movs	r1, #128	; 0x80
 80010ca:	00c9      	lsls	r1, r1, #3
 80010cc:	468c      	mov	ip, r1
 80010ce:	9b00      	ldr	r3, [sp, #0]
 80010d0:	4463      	add	r3, ip
 80010d2:	001c      	movs	r4, r3
 80010d4:	4b63      	ldr	r3, [pc, #396]	; (8001264 <__aeabi_ddiv+0x290>)
 80010d6:	429c      	cmp	r4, r3
 80010d8:	dc07      	bgt.n	80010ea <__aeabi_ddiv+0x116>
 80010da:	465b      	mov	r3, fp
 80010dc:	0564      	lsls	r4, r4, #21
 80010de:	075f      	lsls	r7, r3, #29
 80010e0:	025b      	lsls	r3, r3, #9
 80010e2:	4317      	orrs	r7, r2
 80010e4:	0b1b      	lsrs	r3, r3, #12
 80010e6:	0d62      	lsrs	r2, r4, #21
 80010e8:	e002      	b.n	80010f0 <__aeabi_ddiv+0x11c>
 80010ea:	2300      	movs	r3, #0
 80010ec:	2700      	movs	r7, #0
 80010ee:	4a58      	ldr	r2, [pc, #352]	; (8001250 <__aeabi_ddiv+0x27c>)
 80010f0:	2100      	movs	r1, #0
 80010f2:	031b      	lsls	r3, r3, #12
 80010f4:	0b1c      	lsrs	r4, r3, #12
 80010f6:	0d0b      	lsrs	r3, r1, #20
 80010f8:	051b      	lsls	r3, r3, #20
 80010fa:	4323      	orrs	r3, r4
 80010fc:	0514      	lsls	r4, r2, #20
 80010fe:	4a5a      	ldr	r2, [pc, #360]	; (8001268 <__aeabi_ddiv+0x294>)
 8001100:	0038      	movs	r0, r7
 8001102:	4013      	ands	r3, r2
 8001104:	431c      	orrs	r4, r3
 8001106:	4653      	mov	r3, sl
 8001108:	0064      	lsls	r4, r4, #1
 800110a:	07db      	lsls	r3, r3, #31
 800110c:	0864      	lsrs	r4, r4, #1
 800110e:	431c      	orrs	r4, r3
 8001110:	0021      	movs	r1, r4
 8001112:	b005      	add	sp, #20
 8001114:	bc3c      	pop	{r2, r3, r4, r5}
 8001116:	4690      	mov	r8, r2
 8001118:	4699      	mov	r9, r3
 800111a:	46a2      	mov	sl, r4
 800111c:	46ab      	mov	fp, r5
 800111e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001120:	2201      	movs	r2, #1
 8001122:	4252      	negs	r2, r2
 8001124:	2301      	movs	r3, #1
 8001126:	1b1b      	subs	r3, r3, r4
 8001128:	2b38      	cmp	r3, #56	; 0x38
 800112a:	dc00      	bgt.n	800112e <__aeabi_ddiv+0x15a>
 800112c:	e1ad      	b.n	800148a <__aeabi_ddiv+0x4b6>
 800112e:	2200      	movs	r2, #0
 8001130:	2300      	movs	r3, #0
 8001132:	2700      	movs	r7, #0
 8001134:	e7dc      	b.n	80010f0 <__aeabi_ddiv+0x11c>
 8001136:	465b      	mov	r3, fp
 8001138:	4333      	orrs	r3, r6
 800113a:	4699      	mov	r9, r3
 800113c:	d05e      	beq.n	80011fc <__aeabi_ddiv+0x228>
 800113e:	2e00      	cmp	r6, #0
 8001140:	d100      	bne.n	8001144 <__aeabi_ddiv+0x170>
 8001142:	e18a      	b.n	800145a <__aeabi_ddiv+0x486>
 8001144:	0030      	movs	r0, r6
 8001146:	f001 fa19 	bl	800257c <__clzsi2>
 800114a:	0003      	movs	r3, r0
 800114c:	3b0b      	subs	r3, #11
 800114e:	2b1c      	cmp	r3, #28
 8001150:	dd00      	ble.n	8001154 <__aeabi_ddiv+0x180>
 8001152:	e17b      	b.n	800144c <__aeabi_ddiv+0x478>
 8001154:	221d      	movs	r2, #29
 8001156:	1ad3      	subs	r3, r2, r3
 8001158:	465a      	mov	r2, fp
 800115a:	0001      	movs	r1, r0
 800115c:	40da      	lsrs	r2, r3
 800115e:	3908      	subs	r1, #8
 8001160:	408e      	lsls	r6, r1
 8001162:	0013      	movs	r3, r2
 8001164:	465f      	mov	r7, fp
 8001166:	4333      	orrs	r3, r6
 8001168:	4699      	mov	r9, r3
 800116a:	408f      	lsls	r7, r1
 800116c:	4b3f      	ldr	r3, [pc, #252]	; (800126c <__aeabi_ddiv+0x298>)
 800116e:	2600      	movs	r6, #0
 8001170:	1a1b      	subs	r3, r3, r0
 8001172:	9300      	str	r3, [sp, #0]
 8001174:	2300      	movs	r3, #0
 8001176:	9302      	str	r3, [sp, #8]
 8001178:	e752      	b.n	8001020 <__aeabi_ddiv+0x4c>
 800117a:	4641      	mov	r1, r8
 800117c:	4653      	mov	r3, sl
 800117e:	430b      	orrs	r3, r1
 8001180:	493b      	ldr	r1, [pc, #236]	; (8001270 <__aeabi_ddiv+0x29c>)
 8001182:	469b      	mov	fp, r3
 8001184:	468c      	mov	ip, r1
 8001186:	9b00      	ldr	r3, [sp, #0]
 8001188:	4463      	add	r3, ip
 800118a:	9300      	str	r3, [sp, #0]
 800118c:	465b      	mov	r3, fp
 800118e:	2b00      	cmp	r3, #0
 8001190:	d13b      	bne.n	800120a <__aeabi_ddiv+0x236>
 8001192:	2302      	movs	r3, #2
 8001194:	2200      	movs	r2, #0
 8001196:	431e      	orrs	r6, r3
 8001198:	2102      	movs	r1, #2
 800119a:	e761      	b.n	8001060 <__aeabi_ddiv+0x8c>
 800119c:	4643      	mov	r3, r8
 800119e:	4313      	orrs	r3, r2
 80011a0:	469b      	mov	fp, r3
 80011a2:	d037      	beq.n	8001214 <__aeabi_ddiv+0x240>
 80011a4:	4643      	mov	r3, r8
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d100      	bne.n	80011ac <__aeabi_ddiv+0x1d8>
 80011aa:	e162      	b.n	8001472 <__aeabi_ddiv+0x49e>
 80011ac:	4640      	mov	r0, r8
 80011ae:	f001 f9e5 	bl	800257c <__clzsi2>
 80011b2:	0003      	movs	r3, r0
 80011b4:	3b0b      	subs	r3, #11
 80011b6:	2b1c      	cmp	r3, #28
 80011b8:	dd00      	ble.n	80011bc <__aeabi_ddiv+0x1e8>
 80011ba:	e153      	b.n	8001464 <__aeabi_ddiv+0x490>
 80011bc:	0002      	movs	r2, r0
 80011be:	4641      	mov	r1, r8
 80011c0:	3a08      	subs	r2, #8
 80011c2:	4091      	lsls	r1, r2
 80011c4:	4688      	mov	r8, r1
 80011c6:	211d      	movs	r1, #29
 80011c8:	1acb      	subs	r3, r1, r3
 80011ca:	4651      	mov	r1, sl
 80011cc:	40d9      	lsrs	r1, r3
 80011ce:	000b      	movs	r3, r1
 80011d0:	4641      	mov	r1, r8
 80011d2:	430b      	orrs	r3, r1
 80011d4:	469b      	mov	fp, r3
 80011d6:	4653      	mov	r3, sl
 80011d8:	4093      	lsls	r3, r2
 80011da:	001a      	movs	r2, r3
 80011dc:	9b00      	ldr	r3, [sp, #0]
 80011de:	4925      	ldr	r1, [pc, #148]	; (8001274 <__aeabi_ddiv+0x2a0>)
 80011e0:	469c      	mov	ip, r3
 80011e2:	4460      	add	r0, ip
 80011e4:	0003      	movs	r3, r0
 80011e6:	468c      	mov	ip, r1
 80011e8:	4463      	add	r3, ip
 80011ea:	9300      	str	r3, [sp, #0]
 80011ec:	2100      	movs	r1, #0
 80011ee:	e737      	b.n	8001060 <__aeabi_ddiv+0x8c>
 80011f0:	2303      	movs	r3, #3
 80011f2:	46b1      	mov	r9, r6
 80011f4:	9000      	str	r0, [sp, #0]
 80011f6:	260c      	movs	r6, #12
 80011f8:	9302      	str	r3, [sp, #8]
 80011fa:	e711      	b.n	8001020 <__aeabi_ddiv+0x4c>
 80011fc:	2300      	movs	r3, #0
 80011fe:	9300      	str	r3, [sp, #0]
 8001200:	3301      	adds	r3, #1
 8001202:	2604      	movs	r6, #4
 8001204:	2700      	movs	r7, #0
 8001206:	9302      	str	r3, [sp, #8]
 8001208:	e70a      	b.n	8001020 <__aeabi_ddiv+0x4c>
 800120a:	2303      	movs	r3, #3
 800120c:	46c3      	mov	fp, r8
 800120e:	431e      	orrs	r6, r3
 8001210:	2103      	movs	r1, #3
 8001212:	e725      	b.n	8001060 <__aeabi_ddiv+0x8c>
 8001214:	3301      	adds	r3, #1
 8001216:	431e      	orrs	r6, r3
 8001218:	2200      	movs	r2, #0
 800121a:	2101      	movs	r1, #1
 800121c:	e720      	b.n	8001060 <__aeabi_ddiv+0x8c>
 800121e:	2300      	movs	r3, #0
 8001220:	469a      	mov	sl, r3
 8001222:	2380      	movs	r3, #128	; 0x80
 8001224:	2700      	movs	r7, #0
 8001226:	031b      	lsls	r3, r3, #12
 8001228:	4a09      	ldr	r2, [pc, #36]	; (8001250 <__aeabi_ddiv+0x27c>)
 800122a:	e761      	b.n	80010f0 <__aeabi_ddiv+0x11c>
 800122c:	2380      	movs	r3, #128	; 0x80
 800122e:	4649      	mov	r1, r9
 8001230:	031b      	lsls	r3, r3, #12
 8001232:	4219      	tst	r1, r3
 8001234:	d100      	bne.n	8001238 <__aeabi_ddiv+0x264>
 8001236:	e0e2      	b.n	80013fe <__aeabi_ddiv+0x42a>
 8001238:	4659      	mov	r1, fp
 800123a:	4219      	tst	r1, r3
 800123c:	d000      	beq.n	8001240 <__aeabi_ddiv+0x26c>
 800123e:	e0de      	b.n	80013fe <__aeabi_ddiv+0x42a>
 8001240:	430b      	orrs	r3, r1
 8001242:	031b      	lsls	r3, r3, #12
 8001244:	0017      	movs	r7, r2
 8001246:	0b1b      	lsrs	r3, r3, #12
 8001248:	46a2      	mov	sl, r4
 800124a:	4a01      	ldr	r2, [pc, #4]	; (8001250 <__aeabi_ddiv+0x27c>)
 800124c:	e750      	b.n	80010f0 <__aeabi_ddiv+0x11c>
 800124e:	46c0      	nop			; (mov r8, r8)
 8001250:	000007ff 	.word	0x000007ff
 8001254:	fffffc01 	.word	0xfffffc01
 8001258:	0800a984 	.word	0x0800a984
 800125c:	000003ff 	.word	0x000003ff
 8001260:	feffffff 	.word	0xfeffffff
 8001264:	000007fe 	.word	0x000007fe
 8001268:	800fffff 	.word	0x800fffff
 800126c:	fffffc0d 	.word	0xfffffc0d
 8001270:	fffff801 	.word	0xfffff801
 8001274:	000003f3 	.word	0x000003f3
 8001278:	45d9      	cmp	r9, fp
 800127a:	d900      	bls.n	800127e <__aeabi_ddiv+0x2aa>
 800127c:	e0cb      	b.n	8001416 <__aeabi_ddiv+0x442>
 800127e:	d100      	bne.n	8001282 <__aeabi_ddiv+0x2ae>
 8001280:	e0c6      	b.n	8001410 <__aeabi_ddiv+0x43c>
 8001282:	003c      	movs	r4, r7
 8001284:	4648      	mov	r0, r9
 8001286:	2700      	movs	r7, #0
 8001288:	9b00      	ldr	r3, [sp, #0]
 800128a:	3b01      	subs	r3, #1
 800128c:	9300      	str	r3, [sp, #0]
 800128e:	465b      	mov	r3, fp
 8001290:	0e16      	lsrs	r6, r2, #24
 8001292:	021b      	lsls	r3, r3, #8
 8001294:	431e      	orrs	r6, r3
 8001296:	0213      	lsls	r3, r2, #8
 8001298:	4698      	mov	r8, r3
 800129a:	0433      	lsls	r3, r6, #16
 800129c:	0c1b      	lsrs	r3, r3, #16
 800129e:	4699      	mov	r9, r3
 80012a0:	0c31      	lsrs	r1, r6, #16
 80012a2:	9101      	str	r1, [sp, #4]
 80012a4:	f7fe ffc8 	bl	8000238 <__aeabi_uidivmod>
 80012a8:	464a      	mov	r2, r9
 80012aa:	4342      	muls	r2, r0
 80012ac:	040b      	lsls	r3, r1, #16
 80012ae:	0c21      	lsrs	r1, r4, #16
 80012b0:	0005      	movs	r5, r0
 80012b2:	4319      	orrs	r1, r3
 80012b4:	428a      	cmp	r2, r1
 80012b6:	d907      	bls.n	80012c8 <__aeabi_ddiv+0x2f4>
 80012b8:	1989      	adds	r1, r1, r6
 80012ba:	3d01      	subs	r5, #1
 80012bc:	428e      	cmp	r6, r1
 80012be:	d803      	bhi.n	80012c8 <__aeabi_ddiv+0x2f4>
 80012c0:	428a      	cmp	r2, r1
 80012c2:	d901      	bls.n	80012c8 <__aeabi_ddiv+0x2f4>
 80012c4:	1e85      	subs	r5, r0, #2
 80012c6:	1989      	adds	r1, r1, r6
 80012c8:	1a88      	subs	r0, r1, r2
 80012ca:	9901      	ldr	r1, [sp, #4]
 80012cc:	f7fe ffb4 	bl	8000238 <__aeabi_uidivmod>
 80012d0:	0409      	lsls	r1, r1, #16
 80012d2:	468c      	mov	ip, r1
 80012d4:	464a      	mov	r2, r9
 80012d6:	0421      	lsls	r1, r4, #16
 80012d8:	4664      	mov	r4, ip
 80012da:	4342      	muls	r2, r0
 80012dc:	0c09      	lsrs	r1, r1, #16
 80012de:	0003      	movs	r3, r0
 80012e0:	4321      	orrs	r1, r4
 80012e2:	428a      	cmp	r2, r1
 80012e4:	d904      	bls.n	80012f0 <__aeabi_ddiv+0x31c>
 80012e6:	1989      	adds	r1, r1, r6
 80012e8:	3b01      	subs	r3, #1
 80012ea:	428e      	cmp	r6, r1
 80012ec:	d800      	bhi.n	80012f0 <__aeabi_ddiv+0x31c>
 80012ee:	e0f1      	b.n	80014d4 <__aeabi_ddiv+0x500>
 80012f0:	042d      	lsls	r5, r5, #16
 80012f2:	431d      	orrs	r5, r3
 80012f4:	46ab      	mov	fp, r5
 80012f6:	4643      	mov	r3, r8
 80012f8:	1a89      	subs	r1, r1, r2
 80012fa:	4642      	mov	r2, r8
 80012fc:	0c28      	lsrs	r0, r5, #16
 80012fe:	0412      	lsls	r2, r2, #16
 8001300:	0c1d      	lsrs	r5, r3, #16
 8001302:	465b      	mov	r3, fp
 8001304:	0c14      	lsrs	r4, r2, #16
 8001306:	0022      	movs	r2, r4
 8001308:	041b      	lsls	r3, r3, #16
 800130a:	0c1b      	lsrs	r3, r3, #16
 800130c:	435a      	muls	r2, r3
 800130e:	9403      	str	r4, [sp, #12]
 8001310:	436b      	muls	r3, r5
 8001312:	4344      	muls	r4, r0
 8001314:	9502      	str	r5, [sp, #8]
 8001316:	4368      	muls	r0, r5
 8001318:	191b      	adds	r3, r3, r4
 800131a:	0c15      	lsrs	r5, r2, #16
 800131c:	18eb      	adds	r3, r5, r3
 800131e:	429c      	cmp	r4, r3
 8001320:	d903      	bls.n	800132a <__aeabi_ddiv+0x356>
 8001322:	2480      	movs	r4, #128	; 0x80
 8001324:	0264      	lsls	r4, r4, #9
 8001326:	46a4      	mov	ip, r4
 8001328:	4460      	add	r0, ip
 800132a:	0c1c      	lsrs	r4, r3, #16
 800132c:	0415      	lsls	r5, r2, #16
 800132e:	041b      	lsls	r3, r3, #16
 8001330:	0c2d      	lsrs	r5, r5, #16
 8001332:	1820      	adds	r0, r4, r0
 8001334:	195d      	adds	r5, r3, r5
 8001336:	4281      	cmp	r1, r0
 8001338:	d377      	bcc.n	800142a <__aeabi_ddiv+0x456>
 800133a:	d073      	beq.n	8001424 <__aeabi_ddiv+0x450>
 800133c:	1a0c      	subs	r4, r1, r0
 800133e:	4aa2      	ldr	r2, [pc, #648]	; (80015c8 <__aeabi_ddiv+0x5f4>)
 8001340:	1b7d      	subs	r5, r7, r5
 8001342:	42af      	cmp	r7, r5
 8001344:	41bf      	sbcs	r7, r7
 8001346:	4694      	mov	ip, r2
 8001348:	9b00      	ldr	r3, [sp, #0]
 800134a:	427f      	negs	r7, r7
 800134c:	4463      	add	r3, ip
 800134e:	1be0      	subs	r0, r4, r7
 8001350:	001c      	movs	r4, r3
 8001352:	4286      	cmp	r6, r0
 8001354:	d100      	bne.n	8001358 <__aeabi_ddiv+0x384>
 8001356:	e0db      	b.n	8001510 <__aeabi_ddiv+0x53c>
 8001358:	9901      	ldr	r1, [sp, #4]
 800135a:	f7fe ff6d 	bl	8000238 <__aeabi_uidivmod>
 800135e:	464a      	mov	r2, r9
 8001360:	4342      	muls	r2, r0
 8001362:	040b      	lsls	r3, r1, #16
 8001364:	0c29      	lsrs	r1, r5, #16
 8001366:	0007      	movs	r7, r0
 8001368:	4319      	orrs	r1, r3
 800136a:	428a      	cmp	r2, r1
 800136c:	d907      	bls.n	800137e <__aeabi_ddiv+0x3aa>
 800136e:	1989      	adds	r1, r1, r6
 8001370:	3f01      	subs	r7, #1
 8001372:	428e      	cmp	r6, r1
 8001374:	d803      	bhi.n	800137e <__aeabi_ddiv+0x3aa>
 8001376:	428a      	cmp	r2, r1
 8001378:	d901      	bls.n	800137e <__aeabi_ddiv+0x3aa>
 800137a:	1e87      	subs	r7, r0, #2
 800137c:	1989      	adds	r1, r1, r6
 800137e:	1a88      	subs	r0, r1, r2
 8001380:	9901      	ldr	r1, [sp, #4]
 8001382:	f7fe ff59 	bl	8000238 <__aeabi_uidivmod>
 8001386:	0409      	lsls	r1, r1, #16
 8001388:	464a      	mov	r2, r9
 800138a:	4689      	mov	r9, r1
 800138c:	0429      	lsls	r1, r5, #16
 800138e:	464d      	mov	r5, r9
 8001390:	4342      	muls	r2, r0
 8001392:	0c09      	lsrs	r1, r1, #16
 8001394:	0003      	movs	r3, r0
 8001396:	4329      	orrs	r1, r5
 8001398:	428a      	cmp	r2, r1
 800139a:	d907      	bls.n	80013ac <__aeabi_ddiv+0x3d8>
 800139c:	1989      	adds	r1, r1, r6
 800139e:	3b01      	subs	r3, #1
 80013a0:	428e      	cmp	r6, r1
 80013a2:	d803      	bhi.n	80013ac <__aeabi_ddiv+0x3d8>
 80013a4:	428a      	cmp	r2, r1
 80013a6:	d901      	bls.n	80013ac <__aeabi_ddiv+0x3d8>
 80013a8:	1e83      	subs	r3, r0, #2
 80013aa:	1989      	adds	r1, r1, r6
 80013ac:	043f      	lsls	r7, r7, #16
 80013ae:	1a89      	subs	r1, r1, r2
 80013b0:	003a      	movs	r2, r7
 80013b2:	9f03      	ldr	r7, [sp, #12]
 80013b4:	431a      	orrs	r2, r3
 80013b6:	0038      	movs	r0, r7
 80013b8:	0413      	lsls	r3, r2, #16
 80013ba:	0c1b      	lsrs	r3, r3, #16
 80013bc:	4358      	muls	r0, r3
 80013be:	4681      	mov	r9, r0
 80013c0:	9802      	ldr	r0, [sp, #8]
 80013c2:	0c15      	lsrs	r5, r2, #16
 80013c4:	436f      	muls	r7, r5
 80013c6:	4343      	muls	r3, r0
 80013c8:	4345      	muls	r5, r0
 80013ca:	4648      	mov	r0, r9
 80013cc:	0c00      	lsrs	r0, r0, #16
 80013ce:	4684      	mov	ip, r0
 80013d0:	19db      	adds	r3, r3, r7
 80013d2:	4463      	add	r3, ip
 80013d4:	429f      	cmp	r7, r3
 80013d6:	d903      	bls.n	80013e0 <__aeabi_ddiv+0x40c>
 80013d8:	2080      	movs	r0, #128	; 0x80
 80013da:	0240      	lsls	r0, r0, #9
 80013dc:	4684      	mov	ip, r0
 80013de:	4465      	add	r5, ip
 80013e0:	4648      	mov	r0, r9
 80013e2:	0c1f      	lsrs	r7, r3, #16
 80013e4:	0400      	lsls	r0, r0, #16
 80013e6:	041b      	lsls	r3, r3, #16
 80013e8:	0c00      	lsrs	r0, r0, #16
 80013ea:	197d      	adds	r5, r7, r5
 80013ec:	1818      	adds	r0, r3, r0
 80013ee:	42a9      	cmp	r1, r5
 80013f0:	d200      	bcs.n	80013f4 <__aeabi_ddiv+0x420>
 80013f2:	e084      	b.n	80014fe <__aeabi_ddiv+0x52a>
 80013f4:	d100      	bne.n	80013f8 <__aeabi_ddiv+0x424>
 80013f6:	e07f      	b.n	80014f8 <__aeabi_ddiv+0x524>
 80013f8:	2301      	movs	r3, #1
 80013fa:	431a      	orrs	r2, r3
 80013fc:	e657      	b.n	80010ae <__aeabi_ddiv+0xda>
 80013fe:	2380      	movs	r3, #128	; 0x80
 8001400:	464a      	mov	r2, r9
 8001402:	031b      	lsls	r3, r3, #12
 8001404:	4313      	orrs	r3, r2
 8001406:	031b      	lsls	r3, r3, #12
 8001408:	0b1b      	lsrs	r3, r3, #12
 800140a:	46aa      	mov	sl, r5
 800140c:	4a6f      	ldr	r2, [pc, #444]	; (80015cc <__aeabi_ddiv+0x5f8>)
 800140e:	e66f      	b.n	80010f0 <__aeabi_ddiv+0x11c>
 8001410:	42ba      	cmp	r2, r7
 8001412:	d900      	bls.n	8001416 <__aeabi_ddiv+0x442>
 8001414:	e735      	b.n	8001282 <__aeabi_ddiv+0x2ae>
 8001416:	464b      	mov	r3, r9
 8001418:	07dc      	lsls	r4, r3, #31
 800141a:	0858      	lsrs	r0, r3, #1
 800141c:	087b      	lsrs	r3, r7, #1
 800141e:	431c      	orrs	r4, r3
 8001420:	07ff      	lsls	r7, r7, #31
 8001422:	e734      	b.n	800128e <__aeabi_ddiv+0x2ba>
 8001424:	2400      	movs	r4, #0
 8001426:	42af      	cmp	r7, r5
 8001428:	d289      	bcs.n	800133e <__aeabi_ddiv+0x36a>
 800142a:	4447      	add	r7, r8
 800142c:	4547      	cmp	r7, r8
 800142e:	41a4      	sbcs	r4, r4
 8001430:	465b      	mov	r3, fp
 8001432:	4264      	negs	r4, r4
 8001434:	19a4      	adds	r4, r4, r6
 8001436:	1864      	adds	r4, r4, r1
 8001438:	3b01      	subs	r3, #1
 800143a:	42a6      	cmp	r6, r4
 800143c:	d21e      	bcs.n	800147c <__aeabi_ddiv+0x4a8>
 800143e:	42a0      	cmp	r0, r4
 8001440:	d86d      	bhi.n	800151e <__aeabi_ddiv+0x54a>
 8001442:	d100      	bne.n	8001446 <__aeabi_ddiv+0x472>
 8001444:	e0b6      	b.n	80015b4 <__aeabi_ddiv+0x5e0>
 8001446:	1a24      	subs	r4, r4, r0
 8001448:	469b      	mov	fp, r3
 800144a:	e778      	b.n	800133e <__aeabi_ddiv+0x36a>
 800144c:	0003      	movs	r3, r0
 800144e:	465a      	mov	r2, fp
 8001450:	3b28      	subs	r3, #40	; 0x28
 8001452:	409a      	lsls	r2, r3
 8001454:	2700      	movs	r7, #0
 8001456:	4691      	mov	r9, r2
 8001458:	e688      	b.n	800116c <__aeabi_ddiv+0x198>
 800145a:	4658      	mov	r0, fp
 800145c:	f001 f88e 	bl	800257c <__clzsi2>
 8001460:	3020      	adds	r0, #32
 8001462:	e672      	b.n	800114a <__aeabi_ddiv+0x176>
 8001464:	0003      	movs	r3, r0
 8001466:	4652      	mov	r2, sl
 8001468:	3b28      	subs	r3, #40	; 0x28
 800146a:	409a      	lsls	r2, r3
 800146c:	4693      	mov	fp, r2
 800146e:	2200      	movs	r2, #0
 8001470:	e6b4      	b.n	80011dc <__aeabi_ddiv+0x208>
 8001472:	4650      	mov	r0, sl
 8001474:	f001 f882 	bl	800257c <__clzsi2>
 8001478:	3020      	adds	r0, #32
 800147a:	e69a      	b.n	80011b2 <__aeabi_ddiv+0x1de>
 800147c:	42a6      	cmp	r6, r4
 800147e:	d1e2      	bne.n	8001446 <__aeabi_ddiv+0x472>
 8001480:	45b8      	cmp	r8, r7
 8001482:	d9dc      	bls.n	800143e <__aeabi_ddiv+0x46a>
 8001484:	1a34      	subs	r4, r6, r0
 8001486:	469b      	mov	fp, r3
 8001488:	e759      	b.n	800133e <__aeabi_ddiv+0x36a>
 800148a:	2b1f      	cmp	r3, #31
 800148c:	dc65      	bgt.n	800155a <__aeabi_ddiv+0x586>
 800148e:	4c50      	ldr	r4, [pc, #320]	; (80015d0 <__aeabi_ddiv+0x5fc>)
 8001490:	9900      	ldr	r1, [sp, #0]
 8001492:	46a4      	mov	ip, r4
 8001494:	465c      	mov	r4, fp
 8001496:	4461      	add	r1, ip
 8001498:	0008      	movs	r0, r1
 800149a:	408c      	lsls	r4, r1
 800149c:	0011      	movs	r1, r2
 800149e:	4082      	lsls	r2, r0
 80014a0:	40d9      	lsrs	r1, r3
 80014a2:	1e50      	subs	r0, r2, #1
 80014a4:	4182      	sbcs	r2, r0
 80014a6:	430c      	orrs	r4, r1
 80014a8:	4314      	orrs	r4, r2
 80014aa:	465a      	mov	r2, fp
 80014ac:	40da      	lsrs	r2, r3
 80014ae:	0013      	movs	r3, r2
 80014b0:	0762      	lsls	r2, r4, #29
 80014b2:	d009      	beq.n	80014c8 <__aeabi_ddiv+0x4f4>
 80014b4:	220f      	movs	r2, #15
 80014b6:	4022      	ands	r2, r4
 80014b8:	2a04      	cmp	r2, #4
 80014ba:	d005      	beq.n	80014c8 <__aeabi_ddiv+0x4f4>
 80014bc:	0022      	movs	r2, r4
 80014be:	1d14      	adds	r4, r2, #4
 80014c0:	4294      	cmp	r4, r2
 80014c2:	4189      	sbcs	r1, r1
 80014c4:	4249      	negs	r1, r1
 80014c6:	185b      	adds	r3, r3, r1
 80014c8:	021a      	lsls	r2, r3, #8
 80014ca:	d562      	bpl.n	8001592 <__aeabi_ddiv+0x5be>
 80014cc:	2201      	movs	r2, #1
 80014ce:	2300      	movs	r3, #0
 80014d0:	2700      	movs	r7, #0
 80014d2:	e60d      	b.n	80010f0 <__aeabi_ddiv+0x11c>
 80014d4:	428a      	cmp	r2, r1
 80014d6:	d800      	bhi.n	80014da <__aeabi_ddiv+0x506>
 80014d8:	e70a      	b.n	80012f0 <__aeabi_ddiv+0x31c>
 80014da:	1e83      	subs	r3, r0, #2
 80014dc:	1989      	adds	r1, r1, r6
 80014de:	e707      	b.n	80012f0 <__aeabi_ddiv+0x31c>
 80014e0:	230f      	movs	r3, #15
 80014e2:	4013      	ands	r3, r2
 80014e4:	2b04      	cmp	r3, #4
 80014e6:	d100      	bne.n	80014ea <__aeabi_ddiv+0x516>
 80014e8:	e5e6      	b.n	80010b8 <__aeabi_ddiv+0xe4>
 80014ea:	1d17      	adds	r7, r2, #4
 80014ec:	4297      	cmp	r7, r2
 80014ee:	4192      	sbcs	r2, r2
 80014f0:	4253      	negs	r3, r2
 80014f2:	449b      	add	fp, r3
 80014f4:	08fa      	lsrs	r2, r7, #3
 80014f6:	e5e0      	b.n	80010ba <__aeabi_ddiv+0xe6>
 80014f8:	2800      	cmp	r0, #0
 80014fa:	d100      	bne.n	80014fe <__aeabi_ddiv+0x52a>
 80014fc:	e5d7      	b.n	80010ae <__aeabi_ddiv+0xda>
 80014fe:	1871      	adds	r1, r6, r1
 8001500:	1e53      	subs	r3, r2, #1
 8001502:	42b1      	cmp	r1, r6
 8001504:	d327      	bcc.n	8001556 <__aeabi_ddiv+0x582>
 8001506:	42a9      	cmp	r1, r5
 8001508:	d315      	bcc.n	8001536 <__aeabi_ddiv+0x562>
 800150a:	d058      	beq.n	80015be <__aeabi_ddiv+0x5ea>
 800150c:	001a      	movs	r2, r3
 800150e:	e773      	b.n	80013f8 <__aeabi_ddiv+0x424>
 8001510:	2b00      	cmp	r3, #0
 8001512:	dc00      	bgt.n	8001516 <__aeabi_ddiv+0x542>
 8001514:	e604      	b.n	8001120 <__aeabi_ddiv+0x14c>
 8001516:	2301      	movs	r3, #1
 8001518:	2200      	movs	r2, #0
 800151a:	449b      	add	fp, r3
 800151c:	e5cd      	b.n	80010ba <__aeabi_ddiv+0xe6>
 800151e:	2302      	movs	r3, #2
 8001520:	4447      	add	r7, r8
 8001522:	4547      	cmp	r7, r8
 8001524:	4189      	sbcs	r1, r1
 8001526:	425b      	negs	r3, r3
 8001528:	469c      	mov	ip, r3
 800152a:	4249      	negs	r1, r1
 800152c:	1989      	adds	r1, r1, r6
 800152e:	190c      	adds	r4, r1, r4
 8001530:	44e3      	add	fp, ip
 8001532:	1a24      	subs	r4, r4, r0
 8001534:	e703      	b.n	800133e <__aeabi_ddiv+0x36a>
 8001536:	4643      	mov	r3, r8
 8001538:	005f      	lsls	r7, r3, #1
 800153a:	4547      	cmp	r7, r8
 800153c:	419b      	sbcs	r3, r3
 800153e:	46b8      	mov	r8, r7
 8001540:	425b      	negs	r3, r3
 8001542:	199e      	adds	r6, r3, r6
 8001544:	3a02      	subs	r2, #2
 8001546:	1989      	adds	r1, r1, r6
 8001548:	42a9      	cmp	r1, r5
 800154a:	d000      	beq.n	800154e <__aeabi_ddiv+0x57a>
 800154c:	e754      	b.n	80013f8 <__aeabi_ddiv+0x424>
 800154e:	4540      	cmp	r0, r8
 8001550:	d000      	beq.n	8001554 <__aeabi_ddiv+0x580>
 8001552:	e751      	b.n	80013f8 <__aeabi_ddiv+0x424>
 8001554:	e5ab      	b.n	80010ae <__aeabi_ddiv+0xda>
 8001556:	001a      	movs	r2, r3
 8001558:	e7f6      	b.n	8001548 <__aeabi_ddiv+0x574>
 800155a:	211f      	movs	r1, #31
 800155c:	465f      	mov	r7, fp
 800155e:	4249      	negs	r1, r1
 8001560:	1b0c      	subs	r4, r1, r4
 8001562:	40e7      	lsrs	r7, r4
 8001564:	2b20      	cmp	r3, #32
 8001566:	d007      	beq.n	8001578 <__aeabi_ddiv+0x5a4>
 8001568:	491a      	ldr	r1, [pc, #104]	; (80015d4 <__aeabi_ddiv+0x600>)
 800156a:	9b00      	ldr	r3, [sp, #0]
 800156c:	468c      	mov	ip, r1
 800156e:	4463      	add	r3, ip
 8001570:	0018      	movs	r0, r3
 8001572:	465b      	mov	r3, fp
 8001574:	4083      	lsls	r3, r0
 8001576:	431a      	orrs	r2, r3
 8001578:	1e50      	subs	r0, r2, #1
 800157a:	4182      	sbcs	r2, r0
 800157c:	433a      	orrs	r2, r7
 800157e:	2707      	movs	r7, #7
 8001580:	2300      	movs	r3, #0
 8001582:	4017      	ands	r7, r2
 8001584:	d009      	beq.n	800159a <__aeabi_ddiv+0x5c6>
 8001586:	210f      	movs	r1, #15
 8001588:	2300      	movs	r3, #0
 800158a:	4011      	ands	r1, r2
 800158c:	0014      	movs	r4, r2
 800158e:	2904      	cmp	r1, #4
 8001590:	d195      	bne.n	80014be <__aeabi_ddiv+0x4ea>
 8001592:	0022      	movs	r2, r4
 8001594:	075f      	lsls	r7, r3, #29
 8001596:	025b      	lsls	r3, r3, #9
 8001598:	0b1b      	lsrs	r3, r3, #12
 800159a:	08d2      	lsrs	r2, r2, #3
 800159c:	4317      	orrs	r7, r2
 800159e:	2200      	movs	r2, #0
 80015a0:	e5a6      	b.n	80010f0 <__aeabi_ddiv+0x11c>
 80015a2:	2380      	movs	r3, #128	; 0x80
 80015a4:	4659      	mov	r1, fp
 80015a6:	031b      	lsls	r3, r3, #12
 80015a8:	430b      	orrs	r3, r1
 80015aa:	031b      	lsls	r3, r3, #12
 80015ac:	0017      	movs	r7, r2
 80015ae:	0b1b      	lsrs	r3, r3, #12
 80015b0:	4a06      	ldr	r2, [pc, #24]	; (80015cc <__aeabi_ddiv+0x5f8>)
 80015b2:	e59d      	b.n	80010f0 <__aeabi_ddiv+0x11c>
 80015b4:	42bd      	cmp	r5, r7
 80015b6:	d8b2      	bhi.n	800151e <__aeabi_ddiv+0x54a>
 80015b8:	469b      	mov	fp, r3
 80015ba:	2400      	movs	r4, #0
 80015bc:	e6bf      	b.n	800133e <__aeabi_ddiv+0x36a>
 80015be:	4580      	cmp	r8, r0
 80015c0:	d3b9      	bcc.n	8001536 <__aeabi_ddiv+0x562>
 80015c2:	001a      	movs	r2, r3
 80015c4:	e7c3      	b.n	800154e <__aeabi_ddiv+0x57a>
 80015c6:	46c0      	nop			; (mov r8, r8)
 80015c8:	000003ff 	.word	0x000003ff
 80015cc:	000007ff 	.word	0x000007ff
 80015d0:	0000041e 	.word	0x0000041e
 80015d4:	0000043e 	.word	0x0000043e

080015d8 <__eqdf2>:
 80015d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80015da:	464f      	mov	r7, r9
 80015dc:	4646      	mov	r6, r8
 80015de:	46d6      	mov	lr, sl
 80015e0:	4684      	mov	ip, r0
 80015e2:	b5c0      	push	{r6, r7, lr}
 80015e4:	4680      	mov	r8, r0
 80015e6:	4e19      	ldr	r6, [pc, #100]	; (800164c <__eqdf2+0x74>)
 80015e8:	0318      	lsls	r0, r3, #12
 80015ea:	030f      	lsls	r7, r1, #12
 80015ec:	004d      	lsls	r5, r1, #1
 80015ee:	0b00      	lsrs	r0, r0, #12
 80015f0:	005c      	lsls	r4, r3, #1
 80015f2:	4682      	mov	sl, r0
 80015f4:	0b3f      	lsrs	r7, r7, #12
 80015f6:	0d6d      	lsrs	r5, r5, #21
 80015f8:	0fc9      	lsrs	r1, r1, #31
 80015fa:	4691      	mov	r9, r2
 80015fc:	0d64      	lsrs	r4, r4, #21
 80015fe:	0fdb      	lsrs	r3, r3, #31
 8001600:	2001      	movs	r0, #1
 8001602:	42b5      	cmp	r5, r6
 8001604:	d00a      	beq.n	800161c <__eqdf2+0x44>
 8001606:	42b4      	cmp	r4, r6
 8001608:	d003      	beq.n	8001612 <__eqdf2+0x3a>
 800160a:	42a5      	cmp	r5, r4
 800160c:	d101      	bne.n	8001612 <__eqdf2+0x3a>
 800160e:	4557      	cmp	r7, sl
 8001610:	d00c      	beq.n	800162c <__eqdf2+0x54>
 8001612:	bc1c      	pop	{r2, r3, r4}
 8001614:	4690      	mov	r8, r2
 8001616:	4699      	mov	r9, r3
 8001618:	46a2      	mov	sl, r4
 800161a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800161c:	4666      	mov	r6, ip
 800161e:	433e      	orrs	r6, r7
 8001620:	d1f7      	bne.n	8001612 <__eqdf2+0x3a>
 8001622:	42ac      	cmp	r4, r5
 8001624:	d1f5      	bne.n	8001612 <__eqdf2+0x3a>
 8001626:	4654      	mov	r4, sl
 8001628:	4314      	orrs	r4, r2
 800162a:	d1f2      	bne.n	8001612 <__eqdf2+0x3a>
 800162c:	2001      	movs	r0, #1
 800162e:	45c8      	cmp	r8, r9
 8001630:	d1ef      	bne.n	8001612 <__eqdf2+0x3a>
 8001632:	4299      	cmp	r1, r3
 8001634:	d007      	beq.n	8001646 <__eqdf2+0x6e>
 8001636:	2d00      	cmp	r5, #0
 8001638:	d1eb      	bne.n	8001612 <__eqdf2+0x3a>
 800163a:	4663      	mov	r3, ip
 800163c:	431f      	orrs	r7, r3
 800163e:	0038      	movs	r0, r7
 8001640:	1e47      	subs	r7, r0, #1
 8001642:	41b8      	sbcs	r0, r7
 8001644:	e7e5      	b.n	8001612 <__eqdf2+0x3a>
 8001646:	2000      	movs	r0, #0
 8001648:	e7e3      	b.n	8001612 <__eqdf2+0x3a>
 800164a:	46c0      	nop			; (mov r8, r8)
 800164c:	000007ff 	.word	0x000007ff

08001650 <__gedf2>:
 8001650:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001652:	464f      	mov	r7, r9
 8001654:	4646      	mov	r6, r8
 8001656:	46d6      	mov	lr, sl
 8001658:	004d      	lsls	r5, r1, #1
 800165a:	b5c0      	push	{r6, r7, lr}
 800165c:	030e      	lsls	r6, r1, #12
 800165e:	0fc9      	lsrs	r1, r1, #31
 8001660:	468a      	mov	sl, r1
 8001662:	492c      	ldr	r1, [pc, #176]	; (8001714 <__gedf2+0xc4>)
 8001664:	031f      	lsls	r7, r3, #12
 8001666:	005c      	lsls	r4, r3, #1
 8001668:	4680      	mov	r8, r0
 800166a:	0b36      	lsrs	r6, r6, #12
 800166c:	0d6d      	lsrs	r5, r5, #21
 800166e:	4691      	mov	r9, r2
 8001670:	0b3f      	lsrs	r7, r7, #12
 8001672:	0d64      	lsrs	r4, r4, #21
 8001674:	0fdb      	lsrs	r3, r3, #31
 8001676:	428d      	cmp	r5, r1
 8001678:	d01e      	beq.n	80016b8 <__gedf2+0x68>
 800167a:	428c      	cmp	r4, r1
 800167c:	d016      	beq.n	80016ac <__gedf2+0x5c>
 800167e:	2d00      	cmp	r5, #0
 8001680:	d11e      	bne.n	80016c0 <__gedf2+0x70>
 8001682:	4330      	orrs	r0, r6
 8001684:	4684      	mov	ip, r0
 8001686:	2c00      	cmp	r4, #0
 8001688:	d101      	bne.n	800168e <__gedf2+0x3e>
 800168a:	433a      	orrs	r2, r7
 800168c:	d023      	beq.n	80016d6 <__gedf2+0x86>
 800168e:	4662      	mov	r2, ip
 8001690:	2a00      	cmp	r2, #0
 8001692:	d01a      	beq.n	80016ca <__gedf2+0x7a>
 8001694:	459a      	cmp	sl, r3
 8001696:	d029      	beq.n	80016ec <__gedf2+0x9c>
 8001698:	4651      	mov	r1, sl
 800169a:	2002      	movs	r0, #2
 800169c:	3901      	subs	r1, #1
 800169e:	4008      	ands	r0, r1
 80016a0:	3801      	subs	r0, #1
 80016a2:	bc1c      	pop	{r2, r3, r4}
 80016a4:	4690      	mov	r8, r2
 80016a6:	4699      	mov	r9, r3
 80016a8:	46a2      	mov	sl, r4
 80016aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80016ac:	0039      	movs	r1, r7
 80016ae:	4311      	orrs	r1, r2
 80016b0:	d0e5      	beq.n	800167e <__gedf2+0x2e>
 80016b2:	2002      	movs	r0, #2
 80016b4:	4240      	negs	r0, r0
 80016b6:	e7f4      	b.n	80016a2 <__gedf2+0x52>
 80016b8:	4330      	orrs	r0, r6
 80016ba:	d1fa      	bne.n	80016b2 <__gedf2+0x62>
 80016bc:	42ac      	cmp	r4, r5
 80016be:	d00f      	beq.n	80016e0 <__gedf2+0x90>
 80016c0:	2c00      	cmp	r4, #0
 80016c2:	d10f      	bne.n	80016e4 <__gedf2+0x94>
 80016c4:	433a      	orrs	r2, r7
 80016c6:	d0e7      	beq.n	8001698 <__gedf2+0x48>
 80016c8:	e00c      	b.n	80016e4 <__gedf2+0x94>
 80016ca:	2201      	movs	r2, #1
 80016cc:	3b01      	subs	r3, #1
 80016ce:	4393      	bics	r3, r2
 80016d0:	0018      	movs	r0, r3
 80016d2:	3001      	adds	r0, #1
 80016d4:	e7e5      	b.n	80016a2 <__gedf2+0x52>
 80016d6:	4663      	mov	r3, ip
 80016d8:	2000      	movs	r0, #0
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d0e1      	beq.n	80016a2 <__gedf2+0x52>
 80016de:	e7db      	b.n	8001698 <__gedf2+0x48>
 80016e0:	433a      	orrs	r2, r7
 80016e2:	d1e6      	bne.n	80016b2 <__gedf2+0x62>
 80016e4:	459a      	cmp	sl, r3
 80016e6:	d1d7      	bne.n	8001698 <__gedf2+0x48>
 80016e8:	42a5      	cmp	r5, r4
 80016ea:	dcd5      	bgt.n	8001698 <__gedf2+0x48>
 80016ec:	42a5      	cmp	r5, r4
 80016ee:	db05      	blt.n	80016fc <__gedf2+0xac>
 80016f0:	42be      	cmp	r6, r7
 80016f2:	d8d1      	bhi.n	8001698 <__gedf2+0x48>
 80016f4:	d008      	beq.n	8001708 <__gedf2+0xb8>
 80016f6:	2000      	movs	r0, #0
 80016f8:	42be      	cmp	r6, r7
 80016fa:	d2d2      	bcs.n	80016a2 <__gedf2+0x52>
 80016fc:	4650      	mov	r0, sl
 80016fe:	2301      	movs	r3, #1
 8001700:	3801      	subs	r0, #1
 8001702:	4398      	bics	r0, r3
 8001704:	3001      	adds	r0, #1
 8001706:	e7cc      	b.n	80016a2 <__gedf2+0x52>
 8001708:	45c8      	cmp	r8, r9
 800170a:	d8c5      	bhi.n	8001698 <__gedf2+0x48>
 800170c:	2000      	movs	r0, #0
 800170e:	45c8      	cmp	r8, r9
 8001710:	d3f4      	bcc.n	80016fc <__gedf2+0xac>
 8001712:	e7c6      	b.n	80016a2 <__gedf2+0x52>
 8001714:	000007ff 	.word	0x000007ff

08001718 <__ledf2>:
 8001718:	b5f0      	push	{r4, r5, r6, r7, lr}
 800171a:	464f      	mov	r7, r9
 800171c:	4646      	mov	r6, r8
 800171e:	46d6      	mov	lr, sl
 8001720:	004d      	lsls	r5, r1, #1
 8001722:	b5c0      	push	{r6, r7, lr}
 8001724:	030e      	lsls	r6, r1, #12
 8001726:	0fc9      	lsrs	r1, r1, #31
 8001728:	468a      	mov	sl, r1
 800172a:	492e      	ldr	r1, [pc, #184]	; (80017e4 <__ledf2+0xcc>)
 800172c:	031f      	lsls	r7, r3, #12
 800172e:	005c      	lsls	r4, r3, #1
 8001730:	4680      	mov	r8, r0
 8001732:	0b36      	lsrs	r6, r6, #12
 8001734:	0d6d      	lsrs	r5, r5, #21
 8001736:	4691      	mov	r9, r2
 8001738:	0b3f      	lsrs	r7, r7, #12
 800173a:	0d64      	lsrs	r4, r4, #21
 800173c:	0fdb      	lsrs	r3, r3, #31
 800173e:	428d      	cmp	r5, r1
 8001740:	d018      	beq.n	8001774 <__ledf2+0x5c>
 8001742:	428c      	cmp	r4, r1
 8001744:	d011      	beq.n	800176a <__ledf2+0x52>
 8001746:	2d00      	cmp	r5, #0
 8001748:	d118      	bne.n	800177c <__ledf2+0x64>
 800174a:	4330      	orrs	r0, r6
 800174c:	4684      	mov	ip, r0
 800174e:	2c00      	cmp	r4, #0
 8001750:	d11e      	bne.n	8001790 <__ledf2+0x78>
 8001752:	433a      	orrs	r2, r7
 8001754:	d11c      	bne.n	8001790 <__ledf2+0x78>
 8001756:	4663      	mov	r3, ip
 8001758:	2000      	movs	r0, #0
 800175a:	2b00      	cmp	r3, #0
 800175c:	d030      	beq.n	80017c0 <__ledf2+0xa8>
 800175e:	4651      	mov	r1, sl
 8001760:	2002      	movs	r0, #2
 8001762:	3901      	subs	r1, #1
 8001764:	4008      	ands	r0, r1
 8001766:	3801      	subs	r0, #1
 8001768:	e02a      	b.n	80017c0 <__ledf2+0xa8>
 800176a:	0039      	movs	r1, r7
 800176c:	4311      	orrs	r1, r2
 800176e:	d0ea      	beq.n	8001746 <__ledf2+0x2e>
 8001770:	2002      	movs	r0, #2
 8001772:	e025      	b.n	80017c0 <__ledf2+0xa8>
 8001774:	4330      	orrs	r0, r6
 8001776:	d1fb      	bne.n	8001770 <__ledf2+0x58>
 8001778:	42ac      	cmp	r4, r5
 800177a:	d026      	beq.n	80017ca <__ledf2+0xb2>
 800177c:	2c00      	cmp	r4, #0
 800177e:	d126      	bne.n	80017ce <__ledf2+0xb6>
 8001780:	433a      	orrs	r2, r7
 8001782:	d124      	bne.n	80017ce <__ledf2+0xb6>
 8001784:	4651      	mov	r1, sl
 8001786:	2002      	movs	r0, #2
 8001788:	3901      	subs	r1, #1
 800178a:	4008      	ands	r0, r1
 800178c:	3801      	subs	r0, #1
 800178e:	e017      	b.n	80017c0 <__ledf2+0xa8>
 8001790:	4662      	mov	r2, ip
 8001792:	2a00      	cmp	r2, #0
 8001794:	d00f      	beq.n	80017b6 <__ledf2+0x9e>
 8001796:	459a      	cmp	sl, r3
 8001798:	d1e1      	bne.n	800175e <__ledf2+0x46>
 800179a:	42a5      	cmp	r5, r4
 800179c:	db05      	blt.n	80017aa <__ledf2+0x92>
 800179e:	42be      	cmp	r6, r7
 80017a0:	d8dd      	bhi.n	800175e <__ledf2+0x46>
 80017a2:	d019      	beq.n	80017d8 <__ledf2+0xc0>
 80017a4:	2000      	movs	r0, #0
 80017a6:	42be      	cmp	r6, r7
 80017a8:	d20a      	bcs.n	80017c0 <__ledf2+0xa8>
 80017aa:	4650      	mov	r0, sl
 80017ac:	2301      	movs	r3, #1
 80017ae:	3801      	subs	r0, #1
 80017b0:	4398      	bics	r0, r3
 80017b2:	3001      	adds	r0, #1
 80017b4:	e004      	b.n	80017c0 <__ledf2+0xa8>
 80017b6:	2201      	movs	r2, #1
 80017b8:	3b01      	subs	r3, #1
 80017ba:	4393      	bics	r3, r2
 80017bc:	0018      	movs	r0, r3
 80017be:	3001      	adds	r0, #1
 80017c0:	bc1c      	pop	{r2, r3, r4}
 80017c2:	4690      	mov	r8, r2
 80017c4:	4699      	mov	r9, r3
 80017c6:	46a2      	mov	sl, r4
 80017c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80017ca:	433a      	orrs	r2, r7
 80017cc:	d1d0      	bne.n	8001770 <__ledf2+0x58>
 80017ce:	459a      	cmp	sl, r3
 80017d0:	d1c5      	bne.n	800175e <__ledf2+0x46>
 80017d2:	42a5      	cmp	r5, r4
 80017d4:	dcc3      	bgt.n	800175e <__ledf2+0x46>
 80017d6:	e7e0      	b.n	800179a <__ledf2+0x82>
 80017d8:	45c8      	cmp	r8, r9
 80017da:	d8c0      	bhi.n	800175e <__ledf2+0x46>
 80017dc:	2000      	movs	r0, #0
 80017de:	45c8      	cmp	r8, r9
 80017e0:	d3e3      	bcc.n	80017aa <__ledf2+0x92>
 80017e2:	e7ed      	b.n	80017c0 <__ledf2+0xa8>
 80017e4:	000007ff 	.word	0x000007ff

080017e8 <__aeabi_dmul>:
 80017e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80017ea:	4657      	mov	r7, sl
 80017ec:	46de      	mov	lr, fp
 80017ee:	464e      	mov	r6, r9
 80017f0:	4645      	mov	r5, r8
 80017f2:	b5e0      	push	{r5, r6, r7, lr}
 80017f4:	4683      	mov	fp, r0
 80017f6:	0006      	movs	r6, r0
 80017f8:	030f      	lsls	r7, r1, #12
 80017fa:	0048      	lsls	r0, r1, #1
 80017fc:	b087      	sub	sp, #28
 80017fe:	4692      	mov	sl, r2
 8001800:	001d      	movs	r5, r3
 8001802:	0b3f      	lsrs	r7, r7, #12
 8001804:	0d40      	lsrs	r0, r0, #21
 8001806:	0fcc      	lsrs	r4, r1, #31
 8001808:	2800      	cmp	r0, #0
 800180a:	d100      	bne.n	800180e <__aeabi_dmul+0x26>
 800180c:	e06f      	b.n	80018ee <__aeabi_dmul+0x106>
 800180e:	4bde      	ldr	r3, [pc, #888]	; (8001b88 <__aeabi_dmul+0x3a0>)
 8001810:	4298      	cmp	r0, r3
 8001812:	d038      	beq.n	8001886 <__aeabi_dmul+0x9e>
 8001814:	2380      	movs	r3, #128	; 0x80
 8001816:	00ff      	lsls	r7, r7, #3
 8001818:	041b      	lsls	r3, r3, #16
 800181a:	431f      	orrs	r7, r3
 800181c:	0f73      	lsrs	r3, r6, #29
 800181e:	433b      	orrs	r3, r7
 8001820:	9301      	str	r3, [sp, #4]
 8001822:	4bda      	ldr	r3, [pc, #872]	; (8001b8c <__aeabi_dmul+0x3a4>)
 8001824:	2700      	movs	r7, #0
 8001826:	4699      	mov	r9, r3
 8001828:	2300      	movs	r3, #0
 800182a:	469b      	mov	fp, r3
 800182c:	00f6      	lsls	r6, r6, #3
 800182e:	4481      	add	r9, r0
 8001830:	032b      	lsls	r3, r5, #12
 8001832:	0069      	lsls	r1, r5, #1
 8001834:	0b1b      	lsrs	r3, r3, #12
 8001836:	4652      	mov	r2, sl
 8001838:	4698      	mov	r8, r3
 800183a:	0d49      	lsrs	r1, r1, #21
 800183c:	0fed      	lsrs	r5, r5, #31
 800183e:	2900      	cmp	r1, #0
 8001840:	d100      	bne.n	8001844 <__aeabi_dmul+0x5c>
 8001842:	e085      	b.n	8001950 <__aeabi_dmul+0x168>
 8001844:	4bd0      	ldr	r3, [pc, #832]	; (8001b88 <__aeabi_dmul+0x3a0>)
 8001846:	4299      	cmp	r1, r3
 8001848:	d100      	bne.n	800184c <__aeabi_dmul+0x64>
 800184a:	e073      	b.n	8001934 <__aeabi_dmul+0x14c>
 800184c:	4643      	mov	r3, r8
 800184e:	00da      	lsls	r2, r3, #3
 8001850:	2380      	movs	r3, #128	; 0x80
 8001852:	041b      	lsls	r3, r3, #16
 8001854:	4313      	orrs	r3, r2
 8001856:	4652      	mov	r2, sl
 8001858:	48cc      	ldr	r0, [pc, #816]	; (8001b8c <__aeabi_dmul+0x3a4>)
 800185a:	0f52      	lsrs	r2, r2, #29
 800185c:	4684      	mov	ip, r0
 800185e:	4313      	orrs	r3, r2
 8001860:	4652      	mov	r2, sl
 8001862:	2000      	movs	r0, #0
 8001864:	4461      	add	r1, ip
 8001866:	00d2      	lsls	r2, r2, #3
 8001868:	4489      	add	r9, r1
 800186a:	0021      	movs	r1, r4
 800186c:	4069      	eors	r1, r5
 800186e:	9100      	str	r1, [sp, #0]
 8001870:	468c      	mov	ip, r1
 8001872:	2101      	movs	r1, #1
 8001874:	4449      	add	r1, r9
 8001876:	468a      	mov	sl, r1
 8001878:	2f0f      	cmp	r7, #15
 800187a:	d900      	bls.n	800187e <__aeabi_dmul+0x96>
 800187c:	e090      	b.n	80019a0 <__aeabi_dmul+0x1b8>
 800187e:	49c4      	ldr	r1, [pc, #784]	; (8001b90 <__aeabi_dmul+0x3a8>)
 8001880:	00bf      	lsls	r7, r7, #2
 8001882:	59cf      	ldr	r7, [r1, r7]
 8001884:	46bf      	mov	pc, r7
 8001886:	465b      	mov	r3, fp
 8001888:	433b      	orrs	r3, r7
 800188a:	9301      	str	r3, [sp, #4]
 800188c:	d000      	beq.n	8001890 <__aeabi_dmul+0xa8>
 800188e:	e16a      	b.n	8001b66 <__aeabi_dmul+0x37e>
 8001890:	2302      	movs	r3, #2
 8001892:	2708      	movs	r7, #8
 8001894:	2600      	movs	r6, #0
 8001896:	4681      	mov	r9, r0
 8001898:	469b      	mov	fp, r3
 800189a:	e7c9      	b.n	8001830 <__aeabi_dmul+0x48>
 800189c:	0032      	movs	r2, r6
 800189e:	4658      	mov	r0, fp
 80018a0:	9b01      	ldr	r3, [sp, #4]
 80018a2:	4661      	mov	r1, ip
 80018a4:	9100      	str	r1, [sp, #0]
 80018a6:	2802      	cmp	r0, #2
 80018a8:	d100      	bne.n	80018ac <__aeabi_dmul+0xc4>
 80018aa:	e075      	b.n	8001998 <__aeabi_dmul+0x1b0>
 80018ac:	2803      	cmp	r0, #3
 80018ae:	d100      	bne.n	80018b2 <__aeabi_dmul+0xca>
 80018b0:	e1fe      	b.n	8001cb0 <__aeabi_dmul+0x4c8>
 80018b2:	2801      	cmp	r0, #1
 80018b4:	d000      	beq.n	80018b8 <__aeabi_dmul+0xd0>
 80018b6:	e12c      	b.n	8001b12 <__aeabi_dmul+0x32a>
 80018b8:	2300      	movs	r3, #0
 80018ba:	2700      	movs	r7, #0
 80018bc:	2600      	movs	r6, #0
 80018be:	2500      	movs	r5, #0
 80018c0:	033f      	lsls	r7, r7, #12
 80018c2:	0d2a      	lsrs	r2, r5, #20
 80018c4:	0b3f      	lsrs	r7, r7, #12
 80018c6:	48b3      	ldr	r0, [pc, #716]	; (8001b94 <__aeabi_dmul+0x3ac>)
 80018c8:	0512      	lsls	r2, r2, #20
 80018ca:	433a      	orrs	r2, r7
 80018cc:	4002      	ands	r2, r0
 80018ce:	051b      	lsls	r3, r3, #20
 80018d0:	4313      	orrs	r3, r2
 80018d2:	9a00      	ldr	r2, [sp, #0]
 80018d4:	005b      	lsls	r3, r3, #1
 80018d6:	07d1      	lsls	r1, r2, #31
 80018d8:	085b      	lsrs	r3, r3, #1
 80018da:	430b      	orrs	r3, r1
 80018dc:	0030      	movs	r0, r6
 80018de:	0019      	movs	r1, r3
 80018e0:	b007      	add	sp, #28
 80018e2:	bc3c      	pop	{r2, r3, r4, r5}
 80018e4:	4690      	mov	r8, r2
 80018e6:	4699      	mov	r9, r3
 80018e8:	46a2      	mov	sl, r4
 80018ea:	46ab      	mov	fp, r5
 80018ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80018ee:	465b      	mov	r3, fp
 80018f0:	433b      	orrs	r3, r7
 80018f2:	9301      	str	r3, [sp, #4]
 80018f4:	d100      	bne.n	80018f8 <__aeabi_dmul+0x110>
 80018f6:	e12f      	b.n	8001b58 <__aeabi_dmul+0x370>
 80018f8:	2f00      	cmp	r7, #0
 80018fa:	d100      	bne.n	80018fe <__aeabi_dmul+0x116>
 80018fc:	e1a5      	b.n	8001c4a <__aeabi_dmul+0x462>
 80018fe:	0038      	movs	r0, r7
 8001900:	f000 fe3c 	bl	800257c <__clzsi2>
 8001904:	0003      	movs	r3, r0
 8001906:	3b0b      	subs	r3, #11
 8001908:	2b1c      	cmp	r3, #28
 800190a:	dd00      	ble.n	800190e <__aeabi_dmul+0x126>
 800190c:	e196      	b.n	8001c3c <__aeabi_dmul+0x454>
 800190e:	221d      	movs	r2, #29
 8001910:	1ad3      	subs	r3, r2, r3
 8001912:	465a      	mov	r2, fp
 8001914:	0001      	movs	r1, r0
 8001916:	40da      	lsrs	r2, r3
 8001918:	465e      	mov	r6, fp
 800191a:	3908      	subs	r1, #8
 800191c:	408f      	lsls	r7, r1
 800191e:	0013      	movs	r3, r2
 8001920:	408e      	lsls	r6, r1
 8001922:	433b      	orrs	r3, r7
 8001924:	9301      	str	r3, [sp, #4]
 8001926:	4b9c      	ldr	r3, [pc, #624]	; (8001b98 <__aeabi_dmul+0x3b0>)
 8001928:	2700      	movs	r7, #0
 800192a:	1a1b      	subs	r3, r3, r0
 800192c:	4699      	mov	r9, r3
 800192e:	2300      	movs	r3, #0
 8001930:	469b      	mov	fp, r3
 8001932:	e77d      	b.n	8001830 <__aeabi_dmul+0x48>
 8001934:	4641      	mov	r1, r8
 8001936:	4653      	mov	r3, sl
 8001938:	430b      	orrs	r3, r1
 800193a:	4993      	ldr	r1, [pc, #588]	; (8001b88 <__aeabi_dmul+0x3a0>)
 800193c:	468c      	mov	ip, r1
 800193e:	44e1      	add	r9, ip
 8001940:	2b00      	cmp	r3, #0
 8001942:	d000      	beq.n	8001946 <__aeabi_dmul+0x15e>
 8001944:	e11a      	b.n	8001b7c <__aeabi_dmul+0x394>
 8001946:	2202      	movs	r2, #2
 8001948:	2002      	movs	r0, #2
 800194a:	4317      	orrs	r7, r2
 800194c:	2200      	movs	r2, #0
 800194e:	e78c      	b.n	800186a <__aeabi_dmul+0x82>
 8001950:	4313      	orrs	r3, r2
 8001952:	d100      	bne.n	8001956 <__aeabi_dmul+0x16e>
 8001954:	e10d      	b.n	8001b72 <__aeabi_dmul+0x38a>
 8001956:	4643      	mov	r3, r8
 8001958:	2b00      	cmp	r3, #0
 800195a:	d100      	bne.n	800195e <__aeabi_dmul+0x176>
 800195c:	e181      	b.n	8001c62 <__aeabi_dmul+0x47a>
 800195e:	4640      	mov	r0, r8
 8001960:	f000 fe0c 	bl	800257c <__clzsi2>
 8001964:	0002      	movs	r2, r0
 8001966:	3a0b      	subs	r2, #11
 8001968:	2a1c      	cmp	r2, #28
 800196a:	dd00      	ble.n	800196e <__aeabi_dmul+0x186>
 800196c:	e172      	b.n	8001c54 <__aeabi_dmul+0x46c>
 800196e:	0001      	movs	r1, r0
 8001970:	4643      	mov	r3, r8
 8001972:	3908      	subs	r1, #8
 8001974:	408b      	lsls	r3, r1
 8001976:	4698      	mov	r8, r3
 8001978:	231d      	movs	r3, #29
 800197a:	1a9a      	subs	r2, r3, r2
 800197c:	4653      	mov	r3, sl
 800197e:	40d3      	lsrs	r3, r2
 8001980:	001a      	movs	r2, r3
 8001982:	4643      	mov	r3, r8
 8001984:	4313      	orrs	r3, r2
 8001986:	4652      	mov	r2, sl
 8001988:	408a      	lsls	r2, r1
 800198a:	4649      	mov	r1, r9
 800198c:	1a08      	subs	r0, r1, r0
 800198e:	4982      	ldr	r1, [pc, #520]	; (8001b98 <__aeabi_dmul+0x3b0>)
 8001990:	4689      	mov	r9, r1
 8001992:	4481      	add	r9, r0
 8001994:	2000      	movs	r0, #0
 8001996:	e768      	b.n	800186a <__aeabi_dmul+0x82>
 8001998:	4b7b      	ldr	r3, [pc, #492]	; (8001b88 <__aeabi_dmul+0x3a0>)
 800199a:	2700      	movs	r7, #0
 800199c:	2600      	movs	r6, #0
 800199e:	e78e      	b.n	80018be <__aeabi_dmul+0xd6>
 80019a0:	0c14      	lsrs	r4, r2, #16
 80019a2:	0412      	lsls	r2, r2, #16
 80019a4:	0c12      	lsrs	r2, r2, #16
 80019a6:	0011      	movs	r1, r2
 80019a8:	0c37      	lsrs	r7, r6, #16
 80019aa:	0436      	lsls	r6, r6, #16
 80019ac:	0c35      	lsrs	r5, r6, #16
 80019ae:	4379      	muls	r1, r7
 80019b0:	0028      	movs	r0, r5
 80019b2:	468c      	mov	ip, r1
 80019b4:	002e      	movs	r6, r5
 80019b6:	4360      	muls	r0, r4
 80019b8:	4460      	add	r0, ip
 80019ba:	4683      	mov	fp, r0
 80019bc:	4356      	muls	r6, r2
 80019be:	0021      	movs	r1, r4
 80019c0:	0c30      	lsrs	r0, r6, #16
 80019c2:	4680      	mov	r8, r0
 80019c4:	4658      	mov	r0, fp
 80019c6:	4379      	muls	r1, r7
 80019c8:	4440      	add	r0, r8
 80019ca:	9102      	str	r1, [sp, #8]
 80019cc:	4584      	cmp	ip, r0
 80019ce:	d906      	bls.n	80019de <__aeabi_dmul+0x1f6>
 80019d0:	4688      	mov	r8, r1
 80019d2:	2180      	movs	r1, #128	; 0x80
 80019d4:	0249      	lsls	r1, r1, #9
 80019d6:	468c      	mov	ip, r1
 80019d8:	44e0      	add	r8, ip
 80019da:	4641      	mov	r1, r8
 80019dc:	9102      	str	r1, [sp, #8]
 80019de:	0436      	lsls	r6, r6, #16
 80019e0:	0c01      	lsrs	r1, r0, #16
 80019e2:	0c36      	lsrs	r6, r6, #16
 80019e4:	0400      	lsls	r0, r0, #16
 80019e6:	468b      	mov	fp, r1
 80019e8:	1981      	adds	r1, r0, r6
 80019ea:	0c1e      	lsrs	r6, r3, #16
 80019ec:	041b      	lsls	r3, r3, #16
 80019ee:	0c1b      	lsrs	r3, r3, #16
 80019f0:	9103      	str	r1, [sp, #12]
 80019f2:	0019      	movs	r1, r3
 80019f4:	4379      	muls	r1, r7
 80019f6:	468c      	mov	ip, r1
 80019f8:	0028      	movs	r0, r5
 80019fa:	4375      	muls	r5, r6
 80019fc:	4465      	add	r5, ip
 80019fe:	46a8      	mov	r8, r5
 8001a00:	4358      	muls	r0, r3
 8001a02:	0c05      	lsrs	r5, r0, #16
 8001a04:	4445      	add	r5, r8
 8001a06:	4377      	muls	r7, r6
 8001a08:	42a9      	cmp	r1, r5
 8001a0a:	d903      	bls.n	8001a14 <__aeabi_dmul+0x22c>
 8001a0c:	2180      	movs	r1, #128	; 0x80
 8001a0e:	0249      	lsls	r1, r1, #9
 8001a10:	468c      	mov	ip, r1
 8001a12:	4467      	add	r7, ip
 8001a14:	0c29      	lsrs	r1, r5, #16
 8001a16:	468c      	mov	ip, r1
 8001a18:	0039      	movs	r1, r7
 8001a1a:	0400      	lsls	r0, r0, #16
 8001a1c:	0c00      	lsrs	r0, r0, #16
 8001a1e:	042d      	lsls	r5, r5, #16
 8001a20:	182d      	adds	r5, r5, r0
 8001a22:	4461      	add	r1, ip
 8001a24:	44ab      	add	fp, r5
 8001a26:	9105      	str	r1, [sp, #20]
 8001a28:	4659      	mov	r1, fp
 8001a2a:	9104      	str	r1, [sp, #16]
 8001a2c:	9901      	ldr	r1, [sp, #4]
 8001a2e:	040f      	lsls	r7, r1, #16
 8001a30:	0c3f      	lsrs	r7, r7, #16
 8001a32:	0c08      	lsrs	r0, r1, #16
 8001a34:	0039      	movs	r1, r7
 8001a36:	4351      	muls	r1, r2
 8001a38:	4342      	muls	r2, r0
 8001a3a:	4690      	mov	r8, r2
 8001a3c:	0002      	movs	r2, r0
 8001a3e:	468c      	mov	ip, r1
 8001a40:	0c09      	lsrs	r1, r1, #16
 8001a42:	468b      	mov	fp, r1
 8001a44:	4362      	muls	r2, r4
 8001a46:	437c      	muls	r4, r7
 8001a48:	4444      	add	r4, r8
 8001a4a:	445c      	add	r4, fp
 8001a4c:	45a0      	cmp	r8, r4
 8001a4e:	d903      	bls.n	8001a58 <__aeabi_dmul+0x270>
 8001a50:	2180      	movs	r1, #128	; 0x80
 8001a52:	0249      	lsls	r1, r1, #9
 8001a54:	4688      	mov	r8, r1
 8001a56:	4442      	add	r2, r8
 8001a58:	0c21      	lsrs	r1, r4, #16
 8001a5a:	4688      	mov	r8, r1
 8001a5c:	4661      	mov	r1, ip
 8001a5e:	0409      	lsls	r1, r1, #16
 8001a60:	0c09      	lsrs	r1, r1, #16
 8001a62:	468c      	mov	ip, r1
 8001a64:	0039      	movs	r1, r7
 8001a66:	4359      	muls	r1, r3
 8001a68:	4343      	muls	r3, r0
 8001a6a:	4370      	muls	r0, r6
 8001a6c:	437e      	muls	r6, r7
 8001a6e:	0c0f      	lsrs	r7, r1, #16
 8001a70:	18f6      	adds	r6, r6, r3
 8001a72:	0424      	lsls	r4, r4, #16
 8001a74:	19be      	adds	r6, r7, r6
 8001a76:	4464      	add	r4, ip
 8001a78:	4442      	add	r2, r8
 8001a7a:	468c      	mov	ip, r1
 8001a7c:	42b3      	cmp	r3, r6
 8001a7e:	d903      	bls.n	8001a88 <__aeabi_dmul+0x2a0>
 8001a80:	2380      	movs	r3, #128	; 0x80
 8001a82:	025b      	lsls	r3, r3, #9
 8001a84:	4698      	mov	r8, r3
 8001a86:	4440      	add	r0, r8
 8001a88:	9b02      	ldr	r3, [sp, #8]
 8001a8a:	4661      	mov	r1, ip
 8001a8c:	4698      	mov	r8, r3
 8001a8e:	9b04      	ldr	r3, [sp, #16]
 8001a90:	0437      	lsls	r7, r6, #16
 8001a92:	4443      	add	r3, r8
 8001a94:	469b      	mov	fp, r3
 8001a96:	45ab      	cmp	fp, r5
 8001a98:	41ad      	sbcs	r5, r5
 8001a9a:	426b      	negs	r3, r5
 8001a9c:	040d      	lsls	r5, r1, #16
 8001a9e:	9905      	ldr	r1, [sp, #20]
 8001aa0:	0c2d      	lsrs	r5, r5, #16
 8001aa2:	468c      	mov	ip, r1
 8001aa4:	197f      	adds	r7, r7, r5
 8001aa6:	4467      	add	r7, ip
 8001aa8:	18fd      	adds	r5, r7, r3
 8001aaa:	46a8      	mov	r8, r5
 8001aac:	465d      	mov	r5, fp
 8001aae:	192d      	adds	r5, r5, r4
 8001ab0:	42a5      	cmp	r5, r4
 8001ab2:	41a4      	sbcs	r4, r4
 8001ab4:	4693      	mov	fp, r2
 8001ab6:	4264      	negs	r4, r4
 8001ab8:	46a4      	mov	ip, r4
 8001aba:	44c3      	add	fp, r8
 8001abc:	44dc      	add	ip, fp
 8001abe:	428f      	cmp	r7, r1
 8001ac0:	41bf      	sbcs	r7, r7
 8001ac2:	4598      	cmp	r8, r3
 8001ac4:	419b      	sbcs	r3, r3
 8001ac6:	4593      	cmp	fp, r2
 8001ac8:	4192      	sbcs	r2, r2
 8001aca:	45a4      	cmp	ip, r4
 8001acc:	41a4      	sbcs	r4, r4
 8001ace:	425b      	negs	r3, r3
 8001ad0:	427f      	negs	r7, r7
 8001ad2:	431f      	orrs	r7, r3
 8001ad4:	0c36      	lsrs	r6, r6, #16
 8001ad6:	4252      	negs	r2, r2
 8001ad8:	4264      	negs	r4, r4
 8001ada:	19bf      	adds	r7, r7, r6
 8001adc:	4322      	orrs	r2, r4
 8001ade:	18bf      	adds	r7, r7, r2
 8001ae0:	4662      	mov	r2, ip
 8001ae2:	1838      	adds	r0, r7, r0
 8001ae4:	0243      	lsls	r3, r0, #9
 8001ae6:	0dd2      	lsrs	r2, r2, #23
 8001ae8:	9903      	ldr	r1, [sp, #12]
 8001aea:	4313      	orrs	r3, r2
 8001aec:	026a      	lsls	r2, r5, #9
 8001aee:	430a      	orrs	r2, r1
 8001af0:	1e50      	subs	r0, r2, #1
 8001af2:	4182      	sbcs	r2, r0
 8001af4:	4661      	mov	r1, ip
 8001af6:	0ded      	lsrs	r5, r5, #23
 8001af8:	432a      	orrs	r2, r5
 8001afa:	024e      	lsls	r6, r1, #9
 8001afc:	4332      	orrs	r2, r6
 8001afe:	01d9      	lsls	r1, r3, #7
 8001b00:	d400      	bmi.n	8001b04 <__aeabi_dmul+0x31c>
 8001b02:	e0b3      	b.n	8001c6c <__aeabi_dmul+0x484>
 8001b04:	2601      	movs	r6, #1
 8001b06:	0850      	lsrs	r0, r2, #1
 8001b08:	4032      	ands	r2, r6
 8001b0a:	4302      	orrs	r2, r0
 8001b0c:	07de      	lsls	r6, r3, #31
 8001b0e:	4332      	orrs	r2, r6
 8001b10:	085b      	lsrs	r3, r3, #1
 8001b12:	4c22      	ldr	r4, [pc, #136]	; (8001b9c <__aeabi_dmul+0x3b4>)
 8001b14:	4454      	add	r4, sl
 8001b16:	2c00      	cmp	r4, #0
 8001b18:	dd62      	ble.n	8001be0 <__aeabi_dmul+0x3f8>
 8001b1a:	0751      	lsls	r1, r2, #29
 8001b1c:	d009      	beq.n	8001b32 <__aeabi_dmul+0x34a>
 8001b1e:	200f      	movs	r0, #15
 8001b20:	4010      	ands	r0, r2
 8001b22:	2804      	cmp	r0, #4
 8001b24:	d005      	beq.n	8001b32 <__aeabi_dmul+0x34a>
 8001b26:	1d10      	adds	r0, r2, #4
 8001b28:	4290      	cmp	r0, r2
 8001b2a:	4192      	sbcs	r2, r2
 8001b2c:	4252      	negs	r2, r2
 8001b2e:	189b      	adds	r3, r3, r2
 8001b30:	0002      	movs	r2, r0
 8001b32:	01d9      	lsls	r1, r3, #7
 8001b34:	d504      	bpl.n	8001b40 <__aeabi_dmul+0x358>
 8001b36:	2480      	movs	r4, #128	; 0x80
 8001b38:	4819      	ldr	r0, [pc, #100]	; (8001ba0 <__aeabi_dmul+0x3b8>)
 8001b3a:	00e4      	lsls	r4, r4, #3
 8001b3c:	4003      	ands	r3, r0
 8001b3e:	4454      	add	r4, sl
 8001b40:	4818      	ldr	r0, [pc, #96]	; (8001ba4 <__aeabi_dmul+0x3bc>)
 8001b42:	4284      	cmp	r4, r0
 8001b44:	dd00      	ble.n	8001b48 <__aeabi_dmul+0x360>
 8001b46:	e727      	b.n	8001998 <__aeabi_dmul+0x1b0>
 8001b48:	075e      	lsls	r6, r3, #29
 8001b4a:	025b      	lsls	r3, r3, #9
 8001b4c:	08d2      	lsrs	r2, r2, #3
 8001b4e:	0b1f      	lsrs	r7, r3, #12
 8001b50:	0563      	lsls	r3, r4, #21
 8001b52:	4316      	orrs	r6, r2
 8001b54:	0d5b      	lsrs	r3, r3, #21
 8001b56:	e6b2      	b.n	80018be <__aeabi_dmul+0xd6>
 8001b58:	2300      	movs	r3, #0
 8001b5a:	4699      	mov	r9, r3
 8001b5c:	3301      	adds	r3, #1
 8001b5e:	2704      	movs	r7, #4
 8001b60:	2600      	movs	r6, #0
 8001b62:	469b      	mov	fp, r3
 8001b64:	e664      	b.n	8001830 <__aeabi_dmul+0x48>
 8001b66:	2303      	movs	r3, #3
 8001b68:	9701      	str	r7, [sp, #4]
 8001b6a:	4681      	mov	r9, r0
 8001b6c:	270c      	movs	r7, #12
 8001b6e:	469b      	mov	fp, r3
 8001b70:	e65e      	b.n	8001830 <__aeabi_dmul+0x48>
 8001b72:	2201      	movs	r2, #1
 8001b74:	2001      	movs	r0, #1
 8001b76:	4317      	orrs	r7, r2
 8001b78:	2200      	movs	r2, #0
 8001b7a:	e676      	b.n	800186a <__aeabi_dmul+0x82>
 8001b7c:	2303      	movs	r3, #3
 8001b7e:	2003      	movs	r0, #3
 8001b80:	431f      	orrs	r7, r3
 8001b82:	4643      	mov	r3, r8
 8001b84:	e671      	b.n	800186a <__aeabi_dmul+0x82>
 8001b86:	46c0      	nop			; (mov r8, r8)
 8001b88:	000007ff 	.word	0x000007ff
 8001b8c:	fffffc01 	.word	0xfffffc01
 8001b90:	0800a9c4 	.word	0x0800a9c4
 8001b94:	800fffff 	.word	0x800fffff
 8001b98:	fffffc0d 	.word	0xfffffc0d
 8001b9c:	000003ff 	.word	0x000003ff
 8001ba0:	feffffff 	.word	0xfeffffff
 8001ba4:	000007fe 	.word	0x000007fe
 8001ba8:	2300      	movs	r3, #0
 8001baa:	2780      	movs	r7, #128	; 0x80
 8001bac:	9300      	str	r3, [sp, #0]
 8001bae:	033f      	lsls	r7, r7, #12
 8001bb0:	2600      	movs	r6, #0
 8001bb2:	4b43      	ldr	r3, [pc, #268]	; (8001cc0 <__aeabi_dmul+0x4d8>)
 8001bb4:	e683      	b.n	80018be <__aeabi_dmul+0xd6>
 8001bb6:	9b01      	ldr	r3, [sp, #4]
 8001bb8:	0032      	movs	r2, r6
 8001bba:	46a4      	mov	ip, r4
 8001bbc:	4658      	mov	r0, fp
 8001bbe:	e670      	b.n	80018a2 <__aeabi_dmul+0xba>
 8001bc0:	46ac      	mov	ip, r5
 8001bc2:	e66e      	b.n	80018a2 <__aeabi_dmul+0xba>
 8001bc4:	2780      	movs	r7, #128	; 0x80
 8001bc6:	9901      	ldr	r1, [sp, #4]
 8001bc8:	033f      	lsls	r7, r7, #12
 8001bca:	4239      	tst	r1, r7
 8001bcc:	d02d      	beq.n	8001c2a <__aeabi_dmul+0x442>
 8001bce:	423b      	tst	r3, r7
 8001bd0:	d12b      	bne.n	8001c2a <__aeabi_dmul+0x442>
 8001bd2:	431f      	orrs	r7, r3
 8001bd4:	033f      	lsls	r7, r7, #12
 8001bd6:	0b3f      	lsrs	r7, r7, #12
 8001bd8:	9500      	str	r5, [sp, #0]
 8001bda:	0016      	movs	r6, r2
 8001bdc:	4b38      	ldr	r3, [pc, #224]	; (8001cc0 <__aeabi_dmul+0x4d8>)
 8001bde:	e66e      	b.n	80018be <__aeabi_dmul+0xd6>
 8001be0:	2501      	movs	r5, #1
 8001be2:	1b2d      	subs	r5, r5, r4
 8001be4:	2d38      	cmp	r5, #56	; 0x38
 8001be6:	dd00      	ble.n	8001bea <__aeabi_dmul+0x402>
 8001be8:	e666      	b.n	80018b8 <__aeabi_dmul+0xd0>
 8001bea:	2d1f      	cmp	r5, #31
 8001bec:	dc40      	bgt.n	8001c70 <__aeabi_dmul+0x488>
 8001bee:	4835      	ldr	r0, [pc, #212]	; (8001cc4 <__aeabi_dmul+0x4dc>)
 8001bf0:	001c      	movs	r4, r3
 8001bf2:	4450      	add	r0, sl
 8001bf4:	0016      	movs	r6, r2
 8001bf6:	4082      	lsls	r2, r0
 8001bf8:	4084      	lsls	r4, r0
 8001bfa:	40ee      	lsrs	r6, r5
 8001bfc:	1e50      	subs	r0, r2, #1
 8001bfe:	4182      	sbcs	r2, r0
 8001c00:	4334      	orrs	r4, r6
 8001c02:	4314      	orrs	r4, r2
 8001c04:	40eb      	lsrs	r3, r5
 8001c06:	0762      	lsls	r2, r4, #29
 8001c08:	d009      	beq.n	8001c1e <__aeabi_dmul+0x436>
 8001c0a:	220f      	movs	r2, #15
 8001c0c:	4022      	ands	r2, r4
 8001c0e:	2a04      	cmp	r2, #4
 8001c10:	d005      	beq.n	8001c1e <__aeabi_dmul+0x436>
 8001c12:	0022      	movs	r2, r4
 8001c14:	1d14      	adds	r4, r2, #4
 8001c16:	4294      	cmp	r4, r2
 8001c18:	4180      	sbcs	r0, r0
 8001c1a:	4240      	negs	r0, r0
 8001c1c:	181b      	adds	r3, r3, r0
 8001c1e:	021a      	lsls	r2, r3, #8
 8001c20:	d53e      	bpl.n	8001ca0 <__aeabi_dmul+0x4b8>
 8001c22:	2301      	movs	r3, #1
 8001c24:	2700      	movs	r7, #0
 8001c26:	2600      	movs	r6, #0
 8001c28:	e649      	b.n	80018be <__aeabi_dmul+0xd6>
 8001c2a:	2780      	movs	r7, #128	; 0x80
 8001c2c:	9b01      	ldr	r3, [sp, #4]
 8001c2e:	033f      	lsls	r7, r7, #12
 8001c30:	431f      	orrs	r7, r3
 8001c32:	033f      	lsls	r7, r7, #12
 8001c34:	0b3f      	lsrs	r7, r7, #12
 8001c36:	9400      	str	r4, [sp, #0]
 8001c38:	4b21      	ldr	r3, [pc, #132]	; (8001cc0 <__aeabi_dmul+0x4d8>)
 8001c3a:	e640      	b.n	80018be <__aeabi_dmul+0xd6>
 8001c3c:	0003      	movs	r3, r0
 8001c3e:	465a      	mov	r2, fp
 8001c40:	3b28      	subs	r3, #40	; 0x28
 8001c42:	409a      	lsls	r2, r3
 8001c44:	2600      	movs	r6, #0
 8001c46:	9201      	str	r2, [sp, #4]
 8001c48:	e66d      	b.n	8001926 <__aeabi_dmul+0x13e>
 8001c4a:	4658      	mov	r0, fp
 8001c4c:	f000 fc96 	bl	800257c <__clzsi2>
 8001c50:	3020      	adds	r0, #32
 8001c52:	e657      	b.n	8001904 <__aeabi_dmul+0x11c>
 8001c54:	0003      	movs	r3, r0
 8001c56:	4652      	mov	r2, sl
 8001c58:	3b28      	subs	r3, #40	; 0x28
 8001c5a:	409a      	lsls	r2, r3
 8001c5c:	0013      	movs	r3, r2
 8001c5e:	2200      	movs	r2, #0
 8001c60:	e693      	b.n	800198a <__aeabi_dmul+0x1a2>
 8001c62:	4650      	mov	r0, sl
 8001c64:	f000 fc8a 	bl	800257c <__clzsi2>
 8001c68:	3020      	adds	r0, #32
 8001c6a:	e67b      	b.n	8001964 <__aeabi_dmul+0x17c>
 8001c6c:	46ca      	mov	sl, r9
 8001c6e:	e750      	b.n	8001b12 <__aeabi_dmul+0x32a>
 8001c70:	201f      	movs	r0, #31
 8001c72:	001e      	movs	r6, r3
 8001c74:	4240      	negs	r0, r0
 8001c76:	1b04      	subs	r4, r0, r4
 8001c78:	40e6      	lsrs	r6, r4
 8001c7a:	2d20      	cmp	r5, #32
 8001c7c:	d003      	beq.n	8001c86 <__aeabi_dmul+0x49e>
 8001c7e:	4c12      	ldr	r4, [pc, #72]	; (8001cc8 <__aeabi_dmul+0x4e0>)
 8001c80:	4454      	add	r4, sl
 8001c82:	40a3      	lsls	r3, r4
 8001c84:	431a      	orrs	r2, r3
 8001c86:	1e50      	subs	r0, r2, #1
 8001c88:	4182      	sbcs	r2, r0
 8001c8a:	4332      	orrs	r2, r6
 8001c8c:	2607      	movs	r6, #7
 8001c8e:	2700      	movs	r7, #0
 8001c90:	4016      	ands	r6, r2
 8001c92:	d009      	beq.n	8001ca8 <__aeabi_dmul+0x4c0>
 8001c94:	200f      	movs	r0, #15
 8001c96:	2300      	movs	r3, #0
 8001c98:	4010      	ands	r0, r2
 8001c9a:	0014      	movs	r4, r2
 8001c9c:	2804      	cmp	r0, #4
 8001c9e:	d1b9      	bne.n	8001c14 <__aeabi_dmul+0x42c>
 8001ca0:	0022      	movs	r2, r4
 8001ca2:	075e      	lsls	r6, r3, #29
 8001ca4:	025b      	lsls	r3, r3, #9
 8001ca6:	0b1f      	lsrs	r7, r3, #12
 8001ca8:	08d2      	lsrs	r2, r2, #3
 8001caa:	4316      	orrs	r6, r2
 8001cac:	2300      	movs	r3, #0
 8001cae:	e606      	b.n	80018be <__aeabi_dmul+0xd6>
 8001cb0:	2780      	movs	r7, #128	; 0x80
 8001cb2:	033f      	lsls	r7, r7, #12
 8001cb4:	431f      	orrs	r7, r3
 8001cb6:	033f      	lsls	r7, r7, #12
 8001cb8:	0b3f      	lsrs	r7, r7, #12
 8001cba:	0016      	movs	r6, r2
 8001cbc:	4b00      	ldr	r3, [pc, #0]	; (8001cc0 <__aeabi_dmul+0x4d8>)
 8001cbe:	e5fe      	b.n	80018be <__aeabi_dmul+0xd6>
 8001cc0:	000007ff 	.word	0x000007ff
 8001cc4:	0000041e 	.word	0x0000041e
 8001cc8:	0000043e 	.word	0x0000043e

08001ccc <__aeabi_dsub>:
 8001ccc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001cce:	4657      	mov	r7, sl
 8001cd0:	464e      	mov	r6, r9
 8001cd2:	4645      	mov	r5, r8
 8001cd4:	46de      	mov	lr, fp
 8001cd6:	000c      	movs	r4, r1
 8001cd8:	0309      	lsls	r1, r1, #12
 8001cda:	b5e0      	push	{r5, r6, r7, lr}
 8001cdc:	0a49      	lsrs	r1, r1, #9
 8001cde:	0f46      	lsrs	r6, r0, #29
 8001ce0:	005f      	lsls	r7, r3, #1
 8001ce2:	4331      	orrs	r1, r6
 8001ce4:	031e      	lsls	r6, r3, #12
 8001ce6:	0fdb      	lsrs	r3, r3, #31
 8001ce8:	0a76      	lsrs	r6, r6, #9
 8001cea:	469b      	mov	fp, r3
 8001cec:	0f53      	lsrs	r3, r2, #29
 8001cee:	4333      	orrs	r3, r6
 8001cf0:	4ec8      	ldr	r6, [pc, #800]	; (8002014 <__aeabi_dsub+0x348>)
 8001cf2:	0065      	lsls	r5, r4, #1
 8001cf4:	00c0      	lsls	r0, r0, #3
 8001cf6:	0fe4      	lsrs	r4, r4, #31
 8001cf8:	00d2      	lsls	r2, r2, #3
 8001cfa:	0d6d      	lsrs	r5, r5, #21
 8001cfc:	46a2      	mov	sl, r4
 8001cfe:	4681      	mov	r9, r0
 8001d00:	0d7f      	lsrs	r7, r7, #21
 8001d02:	469c      	mov	ip, r3
 8001d04:	4690      	mov	r8, r2
 8001d06:	42b7      	cmp	r7, r6
 8001d08:	d100      	bne.n	8001d0c <__aeabi_dsub+0x40>
 8001d0a:	e0b9      	b.n	8001e80 <__aeabi_dsub+0x1b4>
 8001d0c:	465b      	mov	r3, fp
 8001d0e:	2601      	movs	r6, #1
 8001d10:	4073      	eors	r3, r6
 8001d12:	469b      	mov	fp, r3
 8001d14:	1bee      	subs	r6, r5, r7
 8001d16:	45a3      	cmp	fp, r4
 8001d18:	d100      	bne.n	8001d1c <__aeabi_dsub+0x50>
 8001d1a:	e083      	b.n	8001e24 <__aeabi_dsub+0x158>
 8001d1c:	2e00      	cmp	r6, #0
 8001d1e:	dd63      	ble.n	8001de8 <__aeabi_dsub+0x11c>
 8001d20:	2f00      	cmp	r7, #0
 8001d22:	d000      	beq.n	8001d26 <__aeabi_dsub+0x5a>
 8001d24:	e0b1      	b.n	8001e8a <__aeabi_dsub+0x1be>
 8001d26:	4663      	mov	r3, ip
 8001d28:	4313      	orrs	r3, r2
 8001d2a:	d100      	bne.n	8001d2e <__aeabi_dsub+0x62>
 8001d2c:	e123      	b.n	8001f76 <__aeabi_dsub+0x2aa>
 8001d2e:	1e73      	subs	r3, r6, #1
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d000      	beq.n	8001d36 <__aeabi_dsub+0x6a>
 8001d34:	e1ba      	b.n	80020ac <__aeabi_dsub+0x3e0>
 8001d36:	1a86      	subs	r6, r0, r2
 8001d38:	4663      	mov	r3, ip
 8001d3a:	42b0      	cmp	r0, r6
 8001d3c:	4180      	sbcs	r0, r0
 8001d3e:	2501      	movs	r5, #1
 8001d40:	1ac9      	subs	r1, r1, r3
 8001d42:	4240      	negs	r0, r0
 8001d44:	1a09      	subs	r1, r1, r0
 8001d46:	020b      	lsls	r3, r1, #8
 8001d48:	d400      	bmi.n	8001d4c <__aeabi_dsub+0x80>
 8001d4a:	e147      	b.n	8001fdc <__aeabi_dsub+0x310>
 8001d4c:	0249      	lsls	r1, r1, #9
 8001d4e:	0a4b      	lsrs	r3, r1, #9
 8001d50:	4698      	mov	r8, r3
 8001d52:	4643      	mov	r3, r8
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d100      	bne.n	8001d5a <__aeabi_dsub+0x8e>
 8001d58:	e189      	b.n	800206e <__aeabi_dsub+0x3a2>
 8001d5a:	4640      	mov	r0, r8
 8001d5c:	f000 fc0e 	bl	800257c <__clzsi2>
 8001d60:	0003      	movs	r3, r0
 8001d62:	3b08      	subs	r3, #8
 8001d64:	2b1f      	cmp	r3, #31
 8001d66:	dd00      	ble.n	8001d6a <__aeabi_dsub+0x9e>
 8001d68:	e17c      	b.n	8002064 <__aeabi_dsub+0x398>
 8001d6a:	2220      	movs	r2, #32
 8001d6c:	0030      	movs	r0, r6
 8001d6e:	1ad2      	subs	r2, r2, r3
 8001d70:	4641      	mov	r1, r8
 8001d72:	40d0      	lsrs	r0, r2
 8001d74:	4099      	lsls	r1, r3
 8001d76:	0002      	movs	r2, r0
 8001d78:	409e      	lsls	r6, r3
 8001d7a:	430a      	orrs	r2, r1
 8001d7c:	429d      	cmp	r5, r3
 8001d7e:	dd00      	ble.n	8001d82 <__aeabi_dsub+0xb6>
 8001d80:	e16a      	b.n	8002058 <__aeabi_dsub+0x38c>
 8001d82:	1b5d      	subs	r5, r3, r5
 8001d84:	1c6b      	adds	r3, r5, #1
 8001d86:	2b1f      	cmp	r3, #31
 8001d88:	dd00      	ble.n	8001d8c <__aeabi_dsub+0xc0>
 8001d8a:	e194      	b.n	80020b6 <__aeabi_dsub+0x3ea>
 8001d8c:	2120      	movs	r1, #32
 8001d8e:	0010      	movs	r0, r2
 8001d90:	0035      	movs	r5, r6
 8001d92:	1ac9      	subs	r1, r1, r3
 8001d94:	408e      	lsls	r6, r1
 8001d96:	40da      	lsrs	r2, r3
 8001d98:	4088      	lsls	r0, r1
 8001d9a:	40dd      	lsrs	r5, r3
 8001d9c:	1e71      	subs	r1, r6, #1
 8001d9e:	418e      	sbcs	r6, r1
 8001da0:	0011      	movs	r1, r2
 8001da2:	2207      	movs	r2, #7
 8001da4:	4328      	orrs	r0, r5
 8001da6:	2500      	movs	r5, #0
 8001da8:	4306      	orrs	r6, r0
 8001daa:	4032      	ands	r2, r6
 8001dac:	2a00      	cmp	r2, #0
 8001dae:	d009      	beq.n	8001dc4 <__aeabi_dsub+0xf8>
 8001db0:	230f      	movs	r3, #15
 8001db2:	4033      	ands	r3, r6
 8001db4:	2b04      	cmp	r3, #4
 8001db6:	d005      	beq.n	8001dc4 <__aeabi_dsub+0xf8>
 8001db8:	1d33      	adds	r3, r6, #4
 8001dba:	42b3      	cmp	r3, r6
 8001dbc:	41b6      	sbcs	r6, r6
 8001dbe:	4276      	negs	r6, r6
 8001dc0:	1989      	adds	r1, r1, r6
 8001dc2:	001e      	movs	r6, r3
 8001dc4:	020b      	lsls	r3, r1, #8
 8001dc6:	d400      	bmi.n	8001dca <__aeabi_dsub+0xfe>
 8001dc8:	e23d      	b.n	8002246 <__aeabi_dsub+0x57a>
 8001dca:	1c6a      	adds	r2, r5, #1
 8001dcc:	4b91      	ldr	r3, [pc, #580]	; (8002014 <__aeabi_dsub+0x348>)
 8001dce:	0555      	lsls	r5, r2, #21
 8001dd0:	0d6d      	lsrs	r5, r5, #21
 8001dd2:	429a      	cmp	r2, r3
 8001dd4:	d100      	bne.n	8001dd8 <__aeabi_dsub+0x10c>
 8001dd6:	e119      	b.n	800200c <__aeabi_dsub+0x340>
 8001dd8:	4a8f      	ldr	r2, [pc, #572]	; (8002018 <__aeabi_dsub+0x34c>)
 8001dda:	08f6      	lsrs	r6, r6, #3
 8001ddc:	400a      	ands	r2, r1
 8001dde:	0757      	lsls	r7, r2, #29
 8001de0:	0252      	lsls	r2, r2, #9
 8001de2:	4337      	orrs	r7, r6
 8001de4:	0b12      	lsrs	r2, r2, #12
 8001de6:	e09b      	b.n	8001f20 <__aeabi_dsub+0x254>
 8001de8:	2e00      	cmp	r6, #0
 8001dea:	d000      	beq.n	8001dee <__aeabi_dsub+0x122>
 8001dec:	e0c5      	b.n	8001f7a <__aeabi_dsub+0x2ae>
 8001dee:	1c6e      	adds	r6, r5, #1
 8001df0:	0576      	lsls	r6, r6, #21
 8001df2:	0d76      	lsrs	r6, r6, #21
 8001df4:	2e01      	cmp	r6, #1
 8001df6:	dc00      	bgt.n	8001dfa <__aeabi_dsub+0x12e>
 8001df8:	e148      	b.n	800208c <__aeabi_dsub+0x3c0>
 8001dfa:	4667      	mov	r7, ip
 8001dfc:	1a86      	subs	r6, r0, r2
 8001dfe:	1bcb      	subs	r3, r1, r7
 8001e00:	42b0      	cmp	r0, r6
 8001e02:	41bf      	sbcs	r7, r7
 8001e04:	427f      	negs	r7, r7
 8001e06:	46b8      	mov	r8, r7
 8001e08:	001f      	movs	r7, r3
 8001e0a:	4643      	mov	r3, r8
 8001e0c:	1aff      	subs	r7, r7, r3
 8001e0e:	003b      	movs	r3, r7
 8001e10:	46b8      	mov	r8, r7
 8001e12:	021b      	lsls	r3, r3, #8
 8001e14:	d500      	bpl.n	8001e18 <__aeabi_dsub+0x14c>
 8001e16:	e15f      	b.n	80020d8 <__aeabi_dsub+0x40c>
 8001e18:	4337      	orrs	r7, r6
 8001e1a:	d19a      	bne.n	8001d52 <__aeabi_dsub+0x86>
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	2400      	movs	r4, #0
 8001e20:	2500      	movs	r5, #0
 8001e22:	e079      	b.n	8001f18 <__aeabi_dsub+0x24c>
 8001e24:	2e00      	cmp	r6, #0
 8001e26:	dc00      	bgt.n	8001e2a <__aeabi_dsub+0x15e>
 8001e28:	e0fa      	b.n	8002020 <__aeabi_dsub+0x354>
 8001e2a:	2f00      	cmp	r7, #0
 8001e2c:	d100      	bne.n	8001e30 <__aeabi_dsub+0x164>
 8001e2e:	e08d      	b.n	8001f4c <__aeabi_dsub+0x280>
 8001e30:	4b78      	ldr	r3, [pc, #480]	; (8002014 <__aeabi_dsub+0x348>)
 8001e32:	429d      	cmp	r5, r3
 8001e34:	d067      	beq.n	8001f06 <__aeabi_dsub+0x23a>
 8001e36:	2380      	movs	r3, #128	; 0x80
 8001e38:	4667      	mov	r7, ip
 8001e3a:	041b      	lsls	r3, r3, #16
 8001e3c:	431f      	orrs	r7, r3
 8001e3e:	46bc      	mov	ip, r7
 8001e40:	2e38      	cmp	r6, #56	; 0x38
 8001e42:	dc00      	bgt.n	8001e46 <__aeabi_dsub+0x17a>
 8001e44:	e152      	b.n	80020ec <__aeabi_dsub+0x420>
 8001e46:	4663      	mov	r3, ip
 8001e48:	4313      	orrs	r3, r2
 8001e4a:	1e5a      	subs	r2, r3, #1
 8001e4c:	4193      	sbcs	r3, r2
 8001e4e:	181e      	adds	r6, r3, r0
 8001e50:	4286      	cmp	r6, r0
 8001e52:	4180      	sbcs	r0, r0
 8001e54:	4240      	negs	r0, r0
 8001e56:	1809      	adds	r1, r1, r0
 8001e58:	020b      	lsls	r3, r1, #8
 8001e5a:	d400      	bmi.n	8001e5e <__aeabi_dsub+0x192>
 8001e5c:	e0be      	b.n	8001fdc <__aeabi_dsub+0x310>
 8001e5e:	4b6d      	ldr	r3, [pc, #436]	; (8002014 <__aeabi_dsub+0x348>)
 8001e60:	3501      	adds	r5, #1
 8001e62:	429d      	cmp	r5, r3
 8001e64:	d100      	bne.n	8001e68 <__aeabi_dsub+0x19c>
 8001e66:	e0d2      	b.n	800200e <__aeabi_dsub+0x342>
 8001e68:	4a6b      	ldr	r2, [pc, #428]	; (8002018 <__aeabi_dsub+0x34c>)
 8001e6a:	0873      	lsrs	r3, r6, #1
 8001e6c:	400a      	ands	r2, r1
 8001e6e:	2101      	movs	r1, #1
 8001e70:	400e      	ands	r6, r1
 8001e72:	431e      	orrs	r6, r3
 8001e74:	0851      	lsrs	r1, r2, #1
 8001e76:	07d3      	lsls	r3, r2, #31
 8001e78:	2207      	movs	r2, #7
 8001e7a:	431e      	orrs	r6, r3
 8001e7c:	4032      	ands	r2, r6
 8001e7e:	e795      	b.n	8001dac <__aeabi_dsub+0xe0>
 8001e80:	001e      	movs	r6, r3
 8001e82:	4316      	orrs	r6, r2
 8001e84:	d000      	beq.n	8001e88 <__aeabi_dsub+0x1bc>
 8001e86:	e745      	b.n	8001d14 <__aeabi_dsub+0x48>
 8001e88:	e740      	b.n	8001d0c <__aeabi_dsub+0x40>
 8001e8a:	4b62      	ldr	r3, [pc, #392]	; (8002014 <__aeabi_dsub+0x348>)
 8001e8c:	429d      	cmp	r5, r3
 8001e8e:	d03a      	beq.n	8001f06 <__aeabi_dsub+0x23a>
 8001e90:	2380      	movs	r3, #128	; 0x80
 8001e92:	4667      	mov	r7, ip
 8001e94:	041b      	lsls	r3, r3, #16
 8001e96:	431f      	orrs	r7, r3
 8001e98:	46bc      	mov	ip, r7
 8001e9a:	2e38      	cmp	r6, #56	; 0x38
 8001e9c:	dd00      	ble.n	8001ea0 <__aeabi_dsub+0x1d4>
 8001e9e:	e0eb      	b.n	8002078 <__aeabi_dsub+0x3ac>
 8001ea0:	2e1f      	cmp	r6, #31
 8001ea2:	dc00      	bgt.n	8001ea6 <__aeabi_dsub+0x1da>
 8001ea4:	e13a      	b.n	800211c <__aeabi_dsub+0x450>
 8001ea6:	0033      	movs	r3, r6
 8001ea8:	4667      	mov	r7, ip
 8001eaa:	3b20      	subs	r3, #32
 8001eac:	40df      	lsrs	r7, r3
 8001eae:	003b      	movs	r3, r7
 8001eb0:	2e20      	cmp	r6, #32
 8001eb2:	d005      	beq.n	8001ec0 <__aeabi_dsub+0x1f4>
 8001eb4:	2740      	movs	r7, #64	; 0x40
 8001eb6:	1bbf      	subs	r7, r7, r6
 8001eb8:	4666      	mov	r6, ip
 8001eba:	40be      	lsls	r6, r7
 8001ebc:	4332      	orrs	r2, r6
 8001ebe:	4690      	mov	r8, r2
 8001ec0:	4646      	mov	r6, r8
 8001ec2:	1e72      	subs	r2, r6, #1
 8001ec4:	4196      	sbcs	r6, r2
 8001ec6:	4333      	orrs	r3, r6
 8001ec8:	e0da      	b.n	8002080 <__aeabi_dsub+0x3b4>
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d100      	bne.n	8001ed0 <__aeabi_dsub+0x204>
 8001ece:	e214      	b.n	80022fa <__aeabi_dsub+0x62e>
 8001ed0:	4663      	mov	r3, ip
 8001ed2:	4313      	orrs	r3, r2
 8001ed4:	d100      	bne.n	8001ed8 <__aeabi_dsub+0x20c>
 8001ed6:	e168      	b.n	80021aa <__aeabi_dsub+0x4de>
 8001ed8:	2380      	movs	r3, #128	; 0x80
 8001eda:	074e      	lsls	r6, r1, #29
 8001edc:	08c0      	lsrs	r0, r0, #3
 8001ede:	08c9      	lsrs	r1, r1, #3
 8001ee0:	031b      	lsls	r3, r3, #12
 8001ee2:	4306      	orrs	r6, r0
 8001ee4:	4219      	tst	r1, r3
 8001ee6:	d008      	beq.n	8001efa <__aeabi_dsub+0x22e>
 8001ee8:	4660      	mov	r0, ip
 8001eea:	08c0      	lsrs	r0, r0, #3
 8001eec:	4218      	tst	r0, r3
 8001eee:	d104      	bne.n	8001efa <__aeabi_dsub+0x22e>
 8001ef0:	4663      	mov	r3, ip
 8001ef2:	0001      	movs	r1, r0
 8001ef4:	08d2      	lsrs	r2, r2, #3
 8001ef6:	075e      	lsls	r6, r3, #29
 8001ef8:	4316      	orrs	r6, r2
 8001efa:	00f3      	lsls	r3, r6, #3
 8001efc:	4699      	mov	r9, r3
 8001efe:	00c9      	lsls	r1, r1, #3
 8001f00:	0f72      	lsrs	r2, r6, #29
 8001f02:	4d44      	ldr	r5, [pc, #272]	; (8002014 <__aeabi_dsub+0x348>)
 8001f04:	4311      	orrs	r1, r2
 8001f06:	464b      	mov	r3, r9
 8001f08:	08de      	lsrs	r6, r3, #3
 8001f0a:	4b42      	ldr	r3, [pc, #264]	; (8002014 <__aeabi_dsub+0x348>)
 8001f0c:	074f      	lsls	r7, r1, #29
 8001f0e:	4337      	orrs	r7, r6
 8001f10:	08ca      	lsrs	r2, r1, #3
 8001f12:	429d      	cmp	r5, r3
 8001f14:	d100      	bne.n	8001f18 <__aeabi_dsub+0x24c>
 8001f16:	e06e      	b.n	8001ff6 <__aeabi_dsub+0x32a>
 8001f18:	0312      	lsls	r2, r2, #12
 8001f1a:	056d      	lsls	r5, r5, #21
 8001f1c:	0b12      	lsrs	r2, r2, #12
 8001f1e:	0d6d      	lsrs	r5, r5, #21
 8001f20:	2100      	movs	r1, #0
 8001f22:	0312      	lsls	r2, r2, #12
 8001f24:	0b13      	lsrs	r3, r2, #12
 8001f26:	0d0a      	lsrs	r2, r1, #20
 8001f28:	0512      	lsls	r2, r2, #20
 8001f2a:	431a      	orrs	r2, r3
 8001f2c:	4b3b      	ldr	r3, [pc, #236]	; (800201c <__aeabi_dsub+0x350>)
 8001f2e:	052d      	lsls	r5, r5, #20
 8001f30:	4013      	ands	r3, r2
 8001f32:	432b      	orrs	r3, r5
 8001f34:	005b      	lsls	r3, r3, #1
 8001f36:	07e4      	lsls	r4, r4, #31
 8001f38:	085b      	lsrs	r3, r3, #1
 8001f3a:	4323      	orrs	r3, r4
 8001f3c:	0038      	movs	r0, r7
 8001f3e:	0019      	movs	r1, r3
 8001f40:	bc3c      	pop	{r2, r3, r4, r5}
 8001f42:	4690      	mov	r8, r2
 8001f44:	4699      	mov	r9, r3
 8001f46:	46a2      	mov	sl, r4
 8001f48:	46ab      	mov	fp, r5
 8001f4a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001f4c:	4663      	mov	r3, ip
 8001f4e:	4313      	orrs	r3, r2
 8001f50:	d011      	beq.n	8001f76 <__aeabi_dsub+0x2aa>
 8001f52:	1e73      	subs	r3, r6, #1
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d000      	beq.n	8001f5a <__aeabi_dsub+0x28e>
 8001f58:	e107      	b.n	800216a <__aeabi_dsub+0x49e>
 8001f5a:	1886      	adds	r6, r0, r2
 8001f5c:	4286      	cmp	r6, r0
 8001f5e:	4180      	sbcs	r0, r0
 8001f60:	4461      	add	r1, ip
 8001f62:	4240      	negs	r0, r0
 8001f64:	1809      	adds	r1, r1, r0
 8001f66:	2501      	movs	r5, #1
 8001f68:	020b      	lsls	r3, r1, #8
 8001f6a:	d537      	bpl.n	8001fdc <__aeabi_dsub+0x310>
 8001f6c:	2502      	movs	r5, #2
 8001f6e:	e77b      	b.n	8001e68 <__aeabi_dsub+0x19c>
 8001f70:	003e      	movs	r6, r7
 8001f72:	4661      	mov	r1, ip
 8001f74:	4691      	mov	r9, r2
 8001f76:	0035      	movs	r5, r6
 8001f78:	e7c5      	b.n	8001f06 <__aeabi_dsub+0x23a>
 8001f7a:	465c      	mov	r4, fp
 8001f7c:	2d00      	cmp	r5, #0
 8001f7e:	d000      	beq.n	8001f82 <__aeabi_dsub+0x2b6>
 8001f80:	e0e1      	b.n	8002146 <__aeabi_dsub+0x47a>
 8001f82:	000b      	movs	r3, r1
 8001f84:	4303      	orrs	r3, r0
 8001f86:	d0f3      	beq.n	8001f70 <__aeabi_dsub+0x2a4>
 8001f88:	1c73      	adds	r3, r6, #1
 8001f8a:	d100      	bne.n	8001f8e <__aeabi_dsub+0x2c2>
 8001f8c:	e1ac      	b.n	80022e8 <__aeabi_dsub+0x61c>
 8001f8e:	4b21      	ldr	r3, [pc, #132]	; (8002014 <__aeabi_dsub+0x348>)
 8001f90:	429f      	cmp	r7, r3
 8001f92:	d100      	bne.n	8001f96 <__aeabi_dsub+0x2ca>
 8001f94:	e13a      	b.n	800220c <__aeabi_dsub+0x540>
 8001f96:	43f3      	mvns	r3, r6
 8001f98:	2b38      	cmp	r3, #56	; 0x38
 8001f9a:	dd00      	ble.n	8001f9e <__aeabi_dsub+0x2d2>
 8001f9c:	e16f      	b.n	800227e <__aeabi_dsub+0x5b2>
 8001f9e:	2b1f      	cmp	r3, #31
 8001fa0:	dd00      	ble.n	8001fa4 <__aeabi_dsub+0x2d8>
 8001fa2:	e18c      	b.n	80022be <__aeabi_dsub+0x5f2>
 8001fa4:	2520      	movs	r5, #32
 8001fa6:	000e      	movs	r6, r1
 8001fa8:	1aed      	subs	r5, r5, r3
 8001faa:	40ae      	lsls	r6, r5
 8001fac:	46b0      	mov	r8, r6
 8001fae:	0006      	movs	r6, r0
 8001fb0:	46aa      	mov	sl, r5
 8001fb2:	40de      	lsrs	r6, r3
 8001fb4:	4645      	mov	r5, r8
 8001fb6:	4335      	orrs	r5, r6
 8001fb8:	002e      	movs	r6, r5
 8001fba:	4655      	mov	r5, sl
 8001fbc:	40d9      	lsrs	r1, r3
 8001fbe:	40a8      	lsls	r0, r5
 8001fc0:	4663      	mov	r3, ip
 8001fc2:	1e45      	subs	r5, r0, #1
 8001fc4:	41a8      	sbcs	r0, r5
 8001fc6:	1a5b      	subs	r3, r3, r1
 8001fc8:	469c      	mov	ip, r3
 8001fca:	4330      	orrs	r0, r6
 8001fcc:	1a16      	subs	r6, r2, r0
 8001fce:	42b2      	cmp	r2, r6
 8001fd0:	4192      	sbcs	r2, r2
 8001fd2:	4663      	mov	r3, ip
 8001fd4:	4252      	negs	r2, r2
 8001fd6:	1a99      	subs	r1, r3, r2
 8001fd8:	003d      	movs	r5, r7
 8001fda:	e6b4      	b.n	8001d46 <__aeabi_dsub+0x7a>
 8001fdc:	2207      	movs	r2, #7
 8001fde:	4032      	ands	r2, r6
 8001fe0:	2a00      	cmp	r2, #0
 8001fe2:	d000      	beq.n	8001fe6 <__aeabi_dsub+0x31a>
 8001fe4:	e6e4      	b.n	8001db0 <__aeabi_dsub+0xe4>
 8001fe6:	4b0b      	ldr	r3, [pc, #44]	; (8002014 <__aeabi_dsub+0x348>)
 8001fe8:	08f6      	lsrs	r6, r6, #3
 8001fea:	074f      	lsls	r7, r1, #29
 8001fec:	4337      	orrs	r7, r6
 8001fee:	08ca      	lsrs	r2, r1, #3
 8001ff0:	429d      	cmp	r5, r3
 8001ff2:	d000      	beq.n	8001ff6 <__aeabi_dsub+0x32a>
 8001ff4:	e790      	b.n	8001f18 <__aeabi_dsub+0x24c>
 8001ff6:	003b      	movs	r3, r7
 8001ff8:	4313      	orrs	r3, r2
 8001ffa:	d100      	bne.n	8001ffe <__aeabi_dsub+0x332>
 8001ffc:	e1a6      	b.n	800234c <__aeabi_dsub+0x680>
 8001ffe:	2380      	movs	r3, #128	; 0x80
 8002000:	031b      	lsls	r3, r3, #12
 8002002:	431a      	orrs	r2, r3
 8002004:	0312      	lsls	r2, r2, #12
 8002006:	0b12      	lsrs	r2, r2, #12
 8002008:	4d02      	ldr	r5, [pc, #8]	; (8002014 <__aeabi_dsub+0x348>)
 800200a:	e789      	b.n	8001f20 <__aeabi_dsub+0x254>
 800200c:	0015      	movs	r5, r2
 800200e:	2200      	movs	r2, #0
 8002010:	2700      	movs	r7, #0
 8002012:	e785      	b.n	8001f20 <__aeabi_dsub+0x254>
 8002014:	000007ff 	.word	0x000007ff
 8002018:	ff7fffff 	.word	0xff7fffff
 800201c:	800fffff 	.word	0x800fffff
 8002020:	2e00      	cmp	r6, #0
 8002022:	d000      	beq.n	8002026 <__aeabi_dsub+0x35a>
 8002024:	e0c7      	b.n	80021b6 <__aeabi_dsub+0x4ea>
 8002026:	1c6b      	adds	r3, r5, #1
 8002028:	055e      	lsls	r6, r3, #21
 800202a:	0d76      	lsrs	r6, r6, #21
 800202c:	2e01      	cmp	r6, #1
 800202e:	dc00      	bgt.n	8002032 <__aeabi_dsub+0x366>
 8002030:	e0f0      	b.n	8002214 <__aeabi_dsub+0x548>
 8002032:	4dc8      	ldr	r5, [pc, #800]	; (8002354 <__aeabi_dsub+0x688>)
 8002034:	42ab      	cmp	r3, r5
 8002036:	d100      	bne.n	800203a <__aeabi_dsub+0x36e>
 8002038:	e0b9      	b.n	80021ae <__aeabi_dsub+0x4e2>
 800203a:	1885      	adds	r5, r0, r2
 800203c:	000a      	movs	r2, r1
 800203e:	4285      	cmp	r5, r0
 8002040:	4189      	sbcs	r1, r1
 8002042:	4462      	add	r2, ip
 8002044:	4249      	negs	r1, r1
 8002046:	1851      	adds	r1, r2, r1
 8002048:	2207      	movs	r2, #7
 800204a:	07ce      	lsls	r6, r1, #31
 800204c:	086d      	lsrs	r5, r5, #1
 800204e:	432e      	orrs	r6, r5
 8002050:	0849      	lsrs	r1, r1, #1
 8002052:	4032      	ands	r2, r6
 8002054:	001d      	movs	r5, r3
 8002056:	e6a9      	b.n	8001dac <__aeabi_dsub+0xe0>
 8002058:	49bf      	ldr	r1, [pc, #764]	; (8002358 <__aeabi_dsub+0x68c>)
 800205a:	1aed      	subs	r5, r5, r3
 800205c:	4011      	ands	r1, r2
 800205e:	2207      	movs	r2, #7
 8002060:	4032      	ands	r2, r6
 8002062:	e6a3      	b.n	8001dac <__aeabi_dsub+0xe0>
 8002064:	0032      	movs	r2, r6
 8002066:	3828      	subs	r0, #40	; 0x28
 8002068:	4082      	lsls	r2, r0
 800206a:	2600      	movs	r6, #0
 800206c:	e686      	b.n	8001d7c <__aeabi_dsub+0xb0>
 800206e:	0030      	movs	r0, r6
 8002070:	f000 fa84 	bl	800257c <__clzsi2>
 8002074:	3020      	adds	r0, #32
 8002076:	e673      	b.n	8001d60 <__aeabi_dsub+0x94>
 8002078:	4663      	mov	r3, ip
 800207a:	4313      	orrs	r3, r2
 800207c:	1e5a      	subs	r2, r3, #1
 800207e:	4193      	sbcs	r3, r2
 8002080:	1ac6      	subs	r6, r0, r3
 8002082:	42b0      	cmp	r0, r6
 8002084:	4180      	sbcs	r0, r0
 8002086:	4240      	negs	r0, r0
 8002088:	1a09      	subs	r1, r1, r0
 800208a:	e65c      	b.n	8001d46 <__aeabi_dsub+0x7a>
 800208c:	000e      	movs	r6, r1
 800208e:	4667      	mov	r7, ip
 8002090:	4306      	orrs	r6, r0
 8002092:	4317      	orrs	r7, r2
 8002094:	2d00      	cmp	r5, #0
 8002096:	d15e      	bne.n	8002156 <__aeabi_dsub+0x48a>
 8002098:	2e00      	cmp	r6, #0
 800209a:	d000      	beq.n	800209e <__aeabi_dsub+0x3d2>
 800209c:	e0f3      	b.n	8002286 <__aeabi_dsub+0x5ba>
 800209e:	2f00      	cmp	r7, #0
 80020a0:	d100      	bne.n	80020a4 <__aeabi_dsub+0x3d8>
 80020a2:	e11e      	b.n	80022e2 <__aeabi_dsub+0x616>
 80020a4:	465c      	mov	r4, fp
 80020a6:	4661      	mov	r1, ip
 80020a8:	4691      	mov	r9, r2
 80020aa:	e72c      	b.n	8001f06 <__aeabi_dsub+0x23a>
 80020ac:	4fa9      	ldr	r7, [pc, #676]	; (8002354 <__aeabi_dsub+0x688>)
 80020ae:	42be      	cmp	r6, r7
 80020b0:	d07b      	beq.n	80021aa <__aeabi_dsub+0x4de>
 80020b2:	001e      	movs	r6, r3
 80020b4:	e6f1      	b.n	8001e9a <__aeabi_dsub+0x1ce>
 80020b6:	0010      	movs	r0, r2
 80020b8:	3d1f      	subs	r5, #31
 80020ba:	40e8      	lsrs	r0, r5
 80020bc:	2b20      	cmp	r3, #32
 80020be:	d003      	beq.n	80020c8 <__aeabi_dsub+0x3fc>
 80020c0:	2140      	movs	r1, #64	; 0x40
 80020c2:	1acb      	subs	r3, r1, r3
 80020c4:	409a      	lsls	r2, r3
 80020c6:	4316      	orrs	r6, r2
 80020c8:	1e73      	subs	r3, r6, #1
 80020ca:	419e      	sbcs	r6, r3
 80020cc:	2207      	movs	r2, #7
 80020ce:	4306      	orrs	r6, r0
 80020d0:	4032      	ands	r2, r6
 80020d2:	2100      	movs	r1, #0
 80020d4:	2500      	movs	r5, #0
 80020d6:	e783      	b.n	8001fe0 <__aeabi_dsub+0x314>
 80020d8:	1a16      	subs	r6, r2, r0
 80020da:	4663      	mov	r3, ip
 80020dc:	42b2      	cmp	r2, r6
 80020de:	4180      	sbcs	r0, r0
 80020e0:	1a59      	subs	r1, r3, r1
 80020e2:	4240      	negs	r0, r0
 80020e4:	1a0b      	subs	r3, r1, r0
 80020e6:	4698      	mov	r8, r3
 80020e8:	465c      	mov	r4, fp
 80020ea:	e632      	b.n	8001d52 <__aeabi_dsub+0x86>
 80020ec:	2e1f      	cmp	r6, #31
 80020ee:	dd00      	ble.n	80020f2 <__aeabi_dsub+0x426>
 80020f0:	e0ab      	b.n	800224a <__aeabi_dsub+0x57e>
 80020f2:	2720      	movs	r7, #32
 80020f4:	1bbb      	subs	r3, r7, r6
 80020f6:	469a      	mov	sl, r3
 80020f8:	4663      	mov	r3, ip
 80020fa:	4657      	mov	r7, sl
 80020fc:	40bb      	lsls	r3, r7
 80020fe:	4699      	mov	r9, r3
 8002100:	0013      	movs	r3, r2
 8002102:	464f      	mov	r7, r9
 8002104:	40f3      	lsrs	r3, r6
 8002106:	431f      	orrs	r7, r3
 8002108:	003b      	movs	r3, r7
 800210a:	4657      	mov	r7, sl
 800210c:	40ba      	lsls	r2, r7
 800210e:	1e57      	subs	r7, r2, #1
 8002110:	41ba      	sbcs	r2, r7
 8002112:	4313      	orrs	r3, r2
 8002114:	4662      	mov	r2, ip
 8002116:	40f2      	lsrs	r2, r6
 8002118:	1889      	adds	r1, r1, r2
 800211a:	e698      	b.n	8001e4e <__aeabi_dsub+0x182>
 800211c:	2720      	movs	r7, #32
 800211e:	1bbb      	subs	r3, r7, r6
 8002120:	469a      	mov	sl, r3
 8002122:	4663      	mov	r3, ip
 8002124:	4657      	mov	r7, sl
 8002126:	40bb      	lsls	r3, r7
 8002128:	4699      	mov	r9, r3
 800212a:	0013      	movs	r3, r2
 800212c:	464f      	mov	r7, r9
 800212e:	40f3      	lsrs	r3, r6
 8002130:	431f      	orrs	r7, r3
 8002132:	003b      	movs	r3, r7
 8002134:	4657      	mov	r7, sl
 8002136:	40ba      	lsls	r2, r7
 8002138:	1e57      	subs	r7, r2, #1
 800213a:	41ba      	sbcs	r2, r7
 800213c:	4313      	orrs	r3, r2
 800213e:	4662      	mov	r2, ip
 8002140:	40f2      	lsrs	r2, r6
 8002142:	1a89      	subs	r1, r1, r2
 8002144:	e79c      	b.n	8002080 <__aeabi_dsub+0x3b4>
 8002146:	4b83      	ldr	r3, [pc, #524]	; (8002354 <__aeabi_dsub+0x688>)
 8002148:	429f      	cmp	r7, r3
 800214a:	d05f      	beq.n	800220c <__aeabi_dsub+0x540>
 800214c:	2580      	movs	r5, #128	; 0x80
 800214e:	042d      	lsls	r5, r5, #16
 8002150:	4273      	negs	r3, r6
 8002152:	4329      	orrs	r1, r5
 8002154:	e720      	b.n	8001f98 <__aeabi_dsub+0x2cc>
 8002156:	2e00      	cmp	r6, #0
 8002158:	d10c      	bne.n	8002174 <__aeabi_dsub+0x4a8>
 800215a:	2f00      	cmp	r7, #0
 800215c:	d100      	bne.n	8002160 <__aeabi_dsub+0x494>
 800215e:	e0d0      	b.n	8002302 <__aeabi_dsub+0x636>
 8002160:	465c      	mov	r4, fp
 8002162:	4661      	mov	r1, ip
 8002164:	4691      	mov	r9, r2
 8002166:	4d7b      	ldr	r5, [pc, #492]	; (8002354 <__aeabi_dsub+0x688>)
 8002168:	e6cd      	b.n	8001f06 <__aeabi_dsub+0x23a>
 800216a:	4f7a      	ldr	r7, [pc, #488]	; (8002354 <__aeabi_dsub+0x688>)
 800216c:	42be      	cmp	r6, r7
 800216e:	d01c      	beq.n	80021aa <__aeabi_dsub+0x4de>
 8002170:	001e      	movs	r6, r3
 8002172:	e665      	b.n	8001e40 <__aeabi_dsub+0x174>
 8002174:	2f00      	cmp	r7, #0
 8002176:	d018      	beq.n	80021aa <__aeabi_dsub+0x4de>
 8002178:	08c0      	lsrs	r0, r0, #3
 800217a:	074e      	lsls	r6, r1, #29
 800217c:	4306      	orrs	r6, r0
 800217e:	2080      	movs	r0, #128	; 0x80
 8002180:	08c9      	lsrs	r1, r1, #3
 8002182:	0300      	lsls	r0, r0, #12
 8002184:	4201      	tst	r1, r0
 8002186:	d008      	beq.n	800219a <__aeabi_dsub+0x4ce>
 8002188:	4663      	mov	r3, ip
 800218a:	08dc      	lsrs	r4, r3, #3
 800218c:	4204      	tst	r4, r0
 800218e:	d104      	bne.n	800219a <__aeabi_dsub+0x4ce>
 8002190:	0021      	movs	r1, r4
 8002192:	46da      	mov	sl, fp
 8002194:	08d2      	lsrs	r2, r2, #3
 8002196:	075e      	lsls	r6, r3, #29
 8002198:	4316      	orrs	r6, r2
 800219a:	00f3      	lsls	r3, r6, #3
 800219c:	4699      	mov	r9, r3
 800219e:	2401      	movs	r4, #1
 80021a0:	4653      	mov	r3, sl
 80021a2:	00c9      	lsls	r1, r1, #3
 80021a4:	0f72      	lsrs	r2, r6, #29
 80021a6:	4311      	orrs	r1, r2
 80021a8:	401c      	ands	r4, r3
 80021aa:	4d6a      	ldr	r5, [pc, #424]	; (8002354 <__aeabi_dsub+0x688>)
 80021ac:	e6ab      	b.n	8001f06 <__aeabi_dsub+0x23a>
 80021ae:	001d      	movs	r5, r3
 80021b0:	2200      	movs	r2, #0
 80021b2:	2700      	movs	r7, #0
 80021b4:	e6b4      	b.n	8001f20 <__aeabi_dsub+0x254>
 80021b6:	2d00      	cmp	r5, #0
 80021b8:	d159      	bne.n	800226e <__aeabi_dsub+0x5a2>
 80021ba:	000b      	movs	r3, r1
 80021bc:	4303      	orrs	r3, r0
 80021be:	d100      	bne.n	80021c2 <__aeabi_dsub+0x4f6>
 80021c0:	e6d6      	b.n	8001f70 <__aeabi_dsub+0x2a4>
 80021c2:	1c73      	adds	r3, r6, #1
 80021c4:	d100      	bne.n	80021c8 <__aeabi_dsub+0x4fc>
 80021c6:	e0b2      	b.n	800232e <__aeabi_dsub+0x662>
 80021c8:	4b62      	ldr	r3, [pc, #392]	; (8002354 <__aeabi_dsub+0x688>)
 80021ca:	429f      	cmp	r7, r3
 80021cc:	d01e      	beq.n	800220c <__aeabi_dsub+0x540>
 80021ce:	43f3      	mvns	r3, r6
 80021d0:	2b38      	cmp	r3, #56	; 0x38
 80021d2:	dc6f      	bgt.n	80022b4 <__aeabi_dsub+0x5e8>
 80021d4:	2b1f      	cmp	r3, #31
 80021d6:	dd00      	ble.n	80021da <__aeabi_dsub+0x50e>
 80021d8:	e097      	b.n	800230a <__aeabi_dsub+0x63e>
 80021da:	2520      	movs	r5, #32
 80021dc:	000e      	movs	r6, r1
 80021de:	1aed      	subs	r5, r5, r3
 80021e0:	40ae      	lsls	r6, r5
 80021e2:	46b0      	mov	r8, r6
 80021e4:	0006      	movs	r6, r0
 80021e6:	46aa      	mov	sl, r5
 80021e8:	40de      	lsrs	r6, r3
 80021ea:	4645      	mov	r5, r8
 80021ec:	4335      	orrs	r5, r6
 80021ee:	002e      	movs	r6, r5
 80021f0:	4655      	mov	r5, sl
 80021f2:	40a8      	lsls	r0, r5
 80021f4:	40d9      	lsrs	r1, r3
 80021f6:	1e45      	subs	r5, r0, #1
 80021f8:	41a8      	sbcs	r0, r5
 80021fa:	448c      	add	ip, r1
 80021fc:	4306      	orrs	r6, r0
 80021fe:	18b6      	adds	r6, r6, r2
 8002200:	4296      	cmp	r6, r2
 8002202:	4192      	sbcs	r2, r2
 8002204:	4251      	negs	r1, r2
 8002206:	4461      	add	r1, ip
 8002208:	003d      	movs	r5, r7
 800220a:	e625      	b.n	8001e58 <__aeabi_dsub+0x18c>
 800220c:	003d      	movs	r5, r7
 800220e:	4661      	mov	r1, ip
 8002210:	4691      	mov	r9, r2
 8002212:	e678      	b.n	8001f06 <__aeabi_dsub+0x23a>
 8002214:	000b      	movs	r3, r1
 8002216:	4303      	orrs	r3, r0
 8002218:	2d00      	cmp	r5, #0
 800221a:	d000      	beq.n	800221e <__aeabi_dsub+0x552>
 800221c:	e655      	b.n	8001eca <__aeabi_dsub+0x1fe>
 800221e:	2b00      	cmp	r3, #0
 8002220:	d0f5      	beq.n	800220e <__aeabi_dsub+0x542>
 8002222:	4663      	mov	r3, ip
 8002224:	4313      	orrs	r3, r2
 8002226:	d100      	bne.n	800222a <__aeabi_dsub+0x55e>
 8002228:	e66d      	b.n	8001f06 <__aeabi_dsub+0x23a>
 800222a:	1886      	adds	r6, r0, r2
 800222c:	4286      	cmp	r6, r0
 800222e:	4180      	sbcs	r0, r0
 8002230:	4461      	add	r1, ip
 8002232:	4240      	negs	r0, r0
 8002234:	1809      	adds	r1, r1, r0
 8002236:	2200      	movs	r2, #0
 8002238:	020b      	lsls	r3, r1, #8
 800223a:	d400      	bmi.n	800223e <__aeabi_dsub+0x572>
 800223c:	e6d0      	b.n	8001fe0 <__aeabi_dsub+0x314>
 800223e:	4b46      	ldr	r3, [pc, #280]	; (8002358 <__aeabi_dsub+0x68c>)
 8002240:	3501      	adds	r5, #1
 8002242:	4019      	ands	r1, r3
 8002244:	e5b2      	b.n	8001dac <__aeabi_dsub+0xe0>
 8002246:	46b1      	mov	r9, r6
 8002248:	e65d      	b.n	8001f06 <__aeabi_dsub+0x23a>
 800224a:	0033      	movs	r3, r6
 800224c:	4667      	mov	r7, ip
 800224e:	3b20      	subs	r3, #32
 8002250:	40df      	lsrs	r7, r3
 8002252:	003b      	movs	r3, r7
 8002254:	2e20      	cmp	r6, #32
 8002256:	d005      	beq.n	8002264 <__aeabi_dsub+0x598>
 8002258:	2740      	movs	r7, #64	; 0x40
 800225a:	1bbf      	subs	r7, r7, r6
 800225c:	4666      	mov	r6, ip
 800225e:	40be      	lsls	r6, r7
 8002260:	4332      	orrs	r2, r6
 8002262:	4690      	mov	r8, r2
 8002264:	4646      	mov	r6, r8
 8002266:	1e72      	subs	r2, r6, #1
 8002268:	4196      	sbcs	r6, r2
 800226a:	4333      	orrs	r3, r6
 800226c:	e5ef      	b.n	8001e4e <__aeabi_dsub+0x182>
 800226e:	4b39      	ldr	r3, [pc, #228]	; (8002354 <__aeabi_dsub+0x688>)
 8002270:	429f      	cmp	r7, r3
 8002272:	d0cb      	beq.n	800220c <__aeabi_dsub+0x540>
 8002274:	2580      	movs	r5, #128	; 0x80
 8002276:	042d      	lsls	r5, r5, #16
 8002278:	4273      	negs	r3, r6
 800227a:	4329      	orrs	r1, r5
 800227c:	e7a8      	b.n	80021d0 <__aeabi_dsub+0x504>
 800227e:	4308      	orrs	r0, r1
 8002280:	1e41      	subs	r1, r0, #1
 8002282:	4188      	sbcs	r0, r1
 8002284:	e6a2      	b.n	8001fcc <__aeabi_dsub+0x300>
 8002286:	2f00      	cmp	r7, #0
 8002288:	d100      	bne.n	800228c <__aeabi_dsub+0x5c0>
 800228a:	e63c      	b.n	8001f06 <__aeabi_dsub+0x23a>
 800228c:	4663      	mov	r3, ip
 800228e:	1a86      	subs	r6, r0, r2
 8002290:	1acf      	subs	r7, r1, r3
 8002292:	42b0      	cmp	r0, r6
 8002294:	419b      	sbcs	r3, r3
 8002296:	425b      	negs	r3, r3
 8002298:	1afb      	subs	r3, r7, r3
 800229a:	4698      	mov	r8, r3
 800229c:	021b      	lsls	r3, r3, #8
 800229e:	d54e      	bpl.n	800233e <__aeabi_dsub+0x672>
 80022a0:	1a16      	subs	r6, r2, r0
 80022a2:	4663      	mov	r3, ip
 80022a4:	42b2      	cmp	r2, r6
 80022a6:	4192      	sbcs	r2, r2
 80022a8:	1a59      	subs	r1, r3, r1
 80022aa:	4252      	negs	r2, r2
 80022ac:	1a89      	subs	r1, r1, r2
 80022ae:	465c      	mov	r4, fp
 80022b0:	2200      	movs	r2, #0
 80022b2:	e57b      	b.n	8001dac <__aeabi_dsub+0xe0>
 80022b4:	4301      	orrs	r1, r0
 80022b6:	000e      	movs	r6, r1
 80022b8:	1e71      	subs	r1, r6, #1
 80022ba:	418e      	sbcs	r6, r1
 80022bc:	e79f      	b.n	80021fe <__aeabi_dsub+0x532>
 80022be:	001d      	movs	r5, r3
 80022c0:	000e      	movs	r6, r1
 80022c2:	3d20      	subs	r5, #32
 80022c4:	40ee      	lsrs	r6, r5
 80022c6:	46b0      	mov	r8, r6
 80022c8:	2b20      	cmp	r3, #32
 80022ca:	d004      	beq.n	80022d6 <__aeabi_dsub+0x60a>
 80022cc:	2540      	movs	r5, #64	; 0x40
 80022ce:	1aeb      	subs	r3, r5, r3
 80022d0:	4099      	lsls	r1, r3
 80022d2:	4308      	orrs	r0, r1
 80022d4:	4681      	mov	r9, r0
 80022d6:	4648      	mov	r0, r9
 80022d8:	4643      	mov	r3, r8
 80022da:	1e41      	subs	r1, r0, #1
 80022dc:	4188      	sbcs	r0, r1
 80022de:	4318      	orrs	r0, r3
 80022e0:	e674      	b.n	8001fcc <__aeabi_dsub+0x300>
 80022e2:	2200      	movs	r2, #0
 80022e4:	2400      	movs	r4, #0
 80022e6:	e617      	b.n	8001f18 <__aeabi_dsub+0x24c>
 80022e8:	1a16      	subs	r6, r2, r0
 80022ea:	4663      	mov	r3, ip
 80022ec:	42b2      	cmp	r2, r6
 80022ee:	4192      	sbcs	r2, r2
 80022f0:	1a59      	subs	r1, r3, r1
 80022f2:	4252      	negs	r2, r2
 80022f4:	1a89      	subs	r1, r1, r2
 80022f6:	003d      	movs	r5, r7
 80022f8:	e525      	b.n	8001d46 <__aeabi_dsub+0x7a>
 80022fa:	4661      	mov	r1, ip
 80022fc:	4691      	mov	r9, r2
 80022fe:	4d15      	ldr	r5, [pc, #84]	; (8002354 <__aeabi_dsub+0x688>)
 8002300:	e601      	b.n	8001f06 <__aeabi_dsub+0x23a>
 8002302:	2280      	movs	r2, #128	; 0x80
 8002304:	2400      	movs	r4, #0
 8002306:	0312      	lsls	r2, r2, #12
 8002308:	e679      	b.n	8001ffe <__aeabi_dsub+0x332>
 800230a:	001d      	movs	r5, r3
 800230c:	000e      	movs	r6, r1
 800230e:	3d20      	subs	r5, #32
 8002310:	40ee      	lsrs	r6, r5
 8002312:	46b0      	mov	r8, r6
 8002314:	2b20      	cmp	r3, #32
 8002316:	d004      	beq.n	8002322 <__aeabi_dsub+0x656>
 8002318:	2540      	movs	r5, #64	; 0x40
 800231a:	1aeb      	subs	r3, r5, r3
 800231c:	4099      	lsls	r1, r3
 800231e:	4308      	orrs	r0, r1
 8002320:	4681      	mov	r9, r0
 8002322:	464e      	mov	r6, r9
 8002324:	4643      	mov	r3, r8
 8002326:	1e71      	subs	r1, r6, #1
 8002328:	418e      	sbcs	r6, r1
 800232a:	431e      	orrs	r6, r3
 800232c:	e767      	b.n	80021fe <__aeabi_dsub+0x532>
 800232e:	1886      	adds	r6, r0, r2
 8002330:	4296      	cmp	r6, r2
 8002332:	419b      	sbcs	r3, r3
 8002334:	4461      	add	r1, ip
 8002336:	425b      	negs	r3, r3
 8002338:	18c9      	adds	r1, r1, r3
 800233a:	003d      	movs	r5, r7
 800233c:	e58c      	b.n	8001e58 <__aeabi_dsub+0x18c>
 800233e:	4647      	mov	r7, r8
 8002340:	4337      	orrs	r7, r6
 8002342:	d0ce      	beq.n	80022e2 <__aeabi_dsub+0x616>
 8002344:	2207      	movs	r2, #7
 8002346:	4641      	mov	r1, r8
 8002348:	4032      	ands	r2, r6
 800234a:	e649      	b.n	8001fe0 <__aeabi_dsub+0x314>
 800234c:	2700      	movs	r7, #0
 800234e:	003a      	movs	r2, r7
 8002350:	e5e6      	b.n	8001f20 <__aeabi_dsub+0x254>
 8002352:	46c0      	nop			; (mov r8, r8)
 8002354:	000007ff 	.word	0x000007ff
 8002358:	ff7fffff 	.word	0xff7fffff

0800235c <__aeabi_dcmpun>:
 800235c:	b570      	push	{r4, r5, r6, lr}
 800235e:	4e0c      	ldr	r6, [pc, #48]	; (8002390 <__aeabi_dcmpun+0x34>)
 8002360:	030d      	lsls	r5, r1, #12
 8002362:	031c      	lsls	r4, r3, #12
 8002364:	0049      	lsls	r1, r1, #1
 8002366:	005b      	lsls	r3, r3, #1
 8002368:	0b2d      	lsrs	r5, r5, #12
 800236a:	0d49      	lsrs	r1, r1, #21
 800236c:	0b24      	lsrs	r4, r4, #12
 800236e:	0d5b      	lsrs	r3, r3, #21
 8002370:	42b1      	cmp	r1, r6
 8002372:	d008      	beq.n	8002386 <__aeabi_dcmpun+0x2a>
 8002374:	4906      	ldr	r1, [pc, #24]	; (8002390 <__aeabi_dcmpun+0x34>)
 8002376:	2000      	movs	r0, #0
 8002378:	428b      	cmp	r3, r1
 800237a:	d103      	bne.n	8002384 <__aeabi_dcmpun+0x28>
 800237c:	4314      	orrs	r4, r2
 800237e:	0020      	movs	r0, r4
 8002380:	1e44      	subs	r4, r0, #1
 8002382:	41a0      	sbcs	r0, r4
 8002384:	bd70      	pop	{r4, r5, r6, pc}
 8002386:	4305      	orrs	r5, r0
 8002388:	2001      	movs	r0, #1
 800238a:	2d00      	cmp	r5, #0
 800238c:	d1fa      	bne.n	8002384 <__aeabi_dcmpun+0x28>
 800238e:	e7f1      	b.n	8002374 <__aeabi_dcmpun+0x18>
 8002390:	000007ff 	.word	0x000007ff

08002394 <__aeabi_d2iz>:
 8002394:	b530      	push	{r4, r5, lr}
 8002396:	4d14      	ldr	r5, [pc, #80]	; (80023e8 <__aeabi_d2iz+0x54>)
 8002398:	030a      	lsls	r2, r1, #12
 800239a:	004b      	lsls	r3, r1, #1
 800239c:	0b12      	lsrs	r2, r2, #12
 800239e:	0d5b      	lsrs	r3, r3, #21
 80023a0:	0fc9      	lsrs	r1, r1, #31
 80023a2:	2400      	movs	r4, #0
 80023a4:	42ab      	cmp	r3, r5
 80023a6:	dd11      	ble.n	80023cc <__aeabi_d2iz+0x38>
 80023a8:	4c10      	ldr	r4, [pc, #64]	; (80023ec <__aeabi_d2iz+0x58>)
 80023aa:	42a3      	cmp	r3, r4
 80023ac:	dc10      	bgt.n	80023d0 <__aeabi_d2iz+0x3c>
 80023ae:	2480      	movs	r4, #128	; 0x80
 80023b0:	0364      	lsls	r4, r4, #13
 80023b2:	4322      	orrs	r2, r4
 80023b4:	4c0e      	ldr	r4, [pc, #56]	; (80023f0 <__aeabi_d2iz+0x5c>)
 80023b6:	1ae4      	subs	r4, r4, r3
 80023b8:	2c1f      	cmp	r4, #31
 80023ba:	dd0c      	ble.n	80023d6 <__aeabi_d2iz+0x42>
 80023bc:	480d      	ldr	r0, [pc, #52]	; (80023f4 <__aeabi_d2iz+0x60>)
 80023be:	1ac3      	subs	r3, r0, r3
 80023c0:	40da      	lsrs	r2, r3
 80023c2:	0013      	movs	r3, r2
 80023c4:	425c      	negs	r4, r3
 80023c6:	2900      	cmp	r1, #0
 80023c8:	d100      	bne.n	80023cc <__aeabi_d2iz+0x38>
 80023ca:	001c      	movs	r4, r3
 80023cc:	0020      	movs	r0, r4
 80023ce:	bd30      	pop	{r4, r5, pc}
 80023d0:	4b09      	ldr	r3, [pc, #36]	; (80023f8 <__aeabi_d2iz+0x64>)
 80023d2:	18cc      	adds	r4, r1, r3
 80023d4:	e7fa      	b.n	80023cc <__aeabi_d2iz+0x38>
 80023d6:	4d09      	ldr	r5, [pc, #36]	; (80023fc <__aeabi_d2iz+0x68>)
 80023d8:	40e0      	lsrs	r0, r4
 80023da:	46ac      	mov	ip, r5
 80023dc:	4463      	add	r3, ip
 80023de:	409a      	lsls	r2, r3
 80023e0:	0013      	movs	r3, r2
 80023e2:	4303      	orrs	r3, r0
 80023e4:	e7ee      	b.n	80023c4 <__aeabi_d2iz+0x30>
 80023e6:	46c0      	nop			; (mov r8, r8)
 80023e8:	000003fe 	.word	0x000003fe
 80023ec:	0000041d 	.word	0x0000041d
 80023f0:	00000433 	.word	0x00000433
 80023f4:	00000413 	.word	0x00000413
 80023f8:	7fffffff 	.word	0x7fffffff
 80023fc:	fffffbed 	.word	0xfffffbed

08002400 <__aeabi_i2d>:
 8002400:	b570      	push	{r4, r5, r6, lr}
 8002402:	2800      	cmp	r0, #0
 8002404:	d02d      	beq.n	8002462 <__aeabi_i2d+0x62>
 8002406:	17c3      	asrs	r3, r0, #31
 8002408:	18c5      	adds	r5, r0, r3
 800240a:	405d      	eors	r5, r3
 800240c:	0fc4      	lsrs	r4, r0, #31
 800240e:	0028      	movs	r0, r5
 8002410:	f000 f8b4 	bl	800257c <__clzsi2>
 8002414:	4b15      	ldr	r3, [pc, #84]	; (800246c <__aeabi_i2d+0x6c>)
 8002416:	1a1b      	subs	r3, r3, r0
 8002418:	055b      	lsls	r3, r3, #21
 800241a:	0d5b      	lsrs	r3, r3, #21
 800241c:	280a      	cmp	r0, #10
 800241e:	dd15      	ble.n	800244c <__aeabi_i2d+0x4c>
 8002420:	380b      	subs	r0, #11
 8002422:	4085      	lsls	r5, r0
 8002424:	2200      	movs	r2, #0
 8002426:	032d      	lsls	r5, r5, #12
 8002428:	0b2d      	lsrs	r5, r5, #12
 800242a:	2100      	movs	r1, #0
 800242c:	0010      	movs	r0, r2
 800242e:	032d      	lsls	r5, r5, #12
 8002430:	0d0a      	lsrs	r2, r1, #20
 8002432:	0b2d      	lsrs	r5, r5, #12
 8002434:	0512      	lsls	r2, r2, #20
 8002436:	432a      	orrs	r2, r5
 8002438:	4d0d      	ldr	r5, [pc, #52]	; (8002470 <__aeabi_i2d+0x70>)
 800243a:	051b      	lsls	r3, r3, #20
 800243c:	402a      	ands	r2, r5
 800243e:	4313      	orrs	r3, r2
 8002440:	005b      	lsls	r3, r3, #1
 8002442:	07e4      	lsls	r4, r4, #31
 8002444:	085b      	lsrs	r3, r3, #1
 8002446:	4323      	orrs	r3, r4
 8002448:	0019      	movs	r1, r3
 800244a:	bd70      	pop	{r4, r5, r6, pc}
 800244c:	0002      	movs	r2, r0
 800244e:	0029      	movs	r1, r5
 8002450:	3215      	adds	r2, #21
 8002452:	4091      	lsls	r1, r2
 8002454:	000a      	movs	r2, r1
 8002456:	210b      	movs	r1, #11
 8002458:	1a08      	subs	r0, r1, r0
 800245a:	40c5      	lsrs	r5, r0
 800245c:	032d      	lsls	r5, r5, #12
 800245e:	0b2d      	lsrs	r5, r5, #12
 8002460:	e7e3      	b.n	800242a <__aeabi_i2d+0x2a>
 8002462:	2400      	movs	r4, #0
 8002464:	2300      	movs	r3, #0
 8002466:	2500      	movs	r5, #0
 8002468:	2200      	movs	r2, #0
 800246a:	e7de      	b.n	800242a <__aeabi_i2d+0x2a>
 800246c:	0000041e 	.word	0x0000041e
 8002470:	800fffff 	.word	0x800fffff

08002474 <__aeabi_ui2d>:
 8002474:	b510      	push	{r4, lr}
 8002476:	1e04      	subs	r4, r0, #0
 8002478:	d025      	beq.n	80024c6 <__aeabi_ui2d+0x52>
 800247a:	f000 f87f 	bl	800257c <__clzsi2>
 800247e:	4b14      	ldr	r3, [pc, #80]	; (80024d0 <__aeabi_ui2d+0x5c>)
 8002480:	1a1b      	subs	r3, r3, r0
 8002482:	055b      	lsls	r3, r3, #21
 8002484:	0d5b      	lsrs	r3, r3, #21
 8002486:	280a      	cmp	r0, #10
 8002488:	dd12      	ble.n	80024b0 <__aeabi_ui2d+0x3c>
 800248a:	380b      	subs	r0, #11
 800248c:	4084      	lsls	r4, r0
 800248e:	2200      	movs	r2, #0
 8002490:	0324      	lsls	r4, r4, #12
 8002492:	0b24      	lsrs	r4, r4, #12
 8002494:	2100      	movs	r1, #0
 8002496:	0010      	movs	r0, r2
 8002498:	0324      	lsls	r4, r4, #12
 800249a:	0d0a      	lsrs	r2, r1, #20
 800249c:	0b24      	lsrs	r4, r4, #12
 800249e:	0512      	lsls	r2, r2, #20
 80024a0:	4322      	orrs	r2, r4
 80024a2:	4c0c      	ldr	r4, [pc, #48]	; (80024d4 <__aeabi_ui2d+0x60>)
 80024a4:	051b      	lsls	r3, r3, #20
 80024a6:	4022      	ands	r2, r4
 80024a8:	4313      	orrs	r3, r2
 80024aa:	005b      	lsls	r3, r3, #1
 80024ac:	0859      	lsrs	r1, r3, #1
 80024ae:	bd10      	pop	{r4, pc}
 80024b0:	0002      	movs	r2, r0
 80024b2:	0021      	movs	r1, r4
 80024b4:	3215      	adds	r2, #21
 80024b6:	4091      	lsls	r1, r2
 80024b8:	000a      	movs	r2, r1
 80024ba:	210b      	movs	r1, #11
 80024bc:	1a08      	subs	r0, r1, r0
 80024be:	40c4      	lsrs	r4, r0
 80024c0:	0324      	lsls	r4, r4, #12
 80024c2:	0b24      	lsrs	r4, r4, #12
 80024c4:	e7e6      	b.n	8002494 <__aeabi_ui2d+0x20>
 80024c6:	2300      	movs	r3, #0
 80024c8:	2400      	movs	r4, #0
 80024ca:	2200      	movs	r2, #0
 80024cc:	e7e2      	b.n	8002494 <__aeabi_ui2d+0x20>
 80024ce:	46c0      	nop			; (mov r8, r8)
 80024d0:	0000041e 	.word	0x0000041e
 80024d4:	800fffff 	.word	0x800fffff

080024d8 <__aeabi_f2d>:
 80024d8:	0041      	lsls	r1, r0, #1
 80024da:	0e09      	lsrs	r1, r1, #24
 80024dc:	1c4b      	adds	r3, r1, #1
 80024de:	b570      	push	{r4, r5, r6, lr}
 80024e0:	b2db      	uxtb	r3, r3
 80024e2:	0246      	lsls	r6, r0, #9
 80024e4:	0a75      	lsrs	r5, r6, #9
 80024e6:	0fc4      	lsrs	r4, r0, #31
 80024e8:	2b01      	cmp	r3, #1
 80024ea:	dd14      	ble.n	8002516 <__aeabi_f2d+0x3e>
 80024ec:	23e0      	movs	r3, #224	; 0xe0
 80024ee:	009b      	lsls	r3, r3, #2
 80024f0:	076d      	lsls	r5, r5, #29
 80024f2:	0b36      	lsrs	r6, r6, #12
 80024f4:	18cb      	adds	r3, r1, r3
 80024f6:	2100      	movs	r1, #0
 80024f8:	0d0a      	lsrs	r2, r1, #20
 80024fa:	0028      	movs	r0, r5
 80024fc:	0512      	lsls	r2, r2, #20
 80024fe:	4d1c      	ldr	r5, [pc, #112]	; (8002570 <__aeabi_f2d+0x98>)
 8002500:	4332      	orrs	r2, r6
 8002502:	055b      	lsls	r3, r3, #21
 8002504:	402a      	ands	r2, r5
 8002506:	085b      	lsrs	r3, r3, #1
 8002508:	4313      	orrs	r3, r2
 800250a:	005b      	lsls	r3, r3, #1
 800250c:	07e4      	lsls	r4, r4, #31
 800250e:	085b      	lsrs	r3, r3, #1
 8002510:	4323      	orrs	r3, r4
 8002512:	0019      	movs	r1, r3
 8002514:	bd70      	pop	{r4, r5, r6, pc}
 8002516:	2900      	cmp	r1, #0
 8002518:	d114      	bne.n	8002544 <__aeabi_f2d+0x6c>
 800251a:	2d00      	cmp	r5, #0
 800251c:	d01e      	beq.n	800255c <__aeabi_f2d+0x84>
 800251e:	0028      	movs	r0, r5
 8002520:	f000 f82c 	bl	800257c <__clzsi2>
 8002524:	280a      	cmp	r0, #10
 8002526:	dc1c      	bgt.n	8002562 <__aeabi_f2d+0x8a>
 8002528:	230b      	movs	r3, #11
 800252a:	002a      	movs	r2, r5
 800252c:	1a1b      	subs	r3, r3, r0
 800252e:	40da      	lsrs	r2, r3
 8002530:	0003      	movs	r3, r0
 8002532:	3315      	adds	r3, #21
 8002534:	409d      	lsls	r5, r3
 8002536:	4b0f      	ldr	r3, [pc, #60]	; (8002574 <__aeabi_f2d+0x9c>)
 8002538:	0312      	lsls	r2, r2, #12
 800253a:	1a1b      	subs	r3, r3, r0
 800253c:	055b      	lsls	r3, r3, #21
 800253e:	0b16      	lsrs	r6, r2, #12
 8002540:	0d5b      	lsrs	r3, r3, #21
 8002542:	e7d8      	b.n	80024f6 <__aeabi_f2d+0x1e>
 8002544:	2d00      	cmp	r5, #0
 8002546:	d006      	beq.n	8002556 <__aeabi_f2d+0x7e>
 8002548:	0b32      	lsrs	r2, r6, #12
 800254a:	2680      	movs	r6, #128	; 0x80
 800254c:	0336      	lsls	r6, r6, #12
 800254e:	076d      	lsls	r5, r5, #29
 8002550:	4316      	orrs	r6, r2
 8002552:	4b09      	ldr	r3, [pc, #36]	; (8002578 <__aeabi_f2d+0xa0>)
 8002554:	e7cf      	b.n	80024f6 <__aeabi_f2d+0x1e>
 8002556:	4b08      	ldr	r3, [pc, #32]	; (8002578 <__aeabi_f2d+0xa0>)
 8002558:	2600      	movs	r6, #0
 800255a:	e7cc      	b.n	80024f6 <__aeabi_f2d+0x1e>
 800255c:	2300      	movs	r3, #0
 800255e:	2600      	movs	r6, #0
 8002560:	e7c9      	b.n	80024f6 <__aeabi_f2d+0x1e>
 8002562:	0003      	movs	r3, r0
 8002564:	002a      	movs	r2, r5
 8002566:	3b0b      	subs	r3, #11
 8002568:	409a      	lsls	r2, r3
 800256a:	2500      	movs	r5, #0
 800256c:	e7e3      	b.n	8002536 <__aeabi_f2d+0x5e>
 800256e:	46c0      	nop			; (mov r8, r8)
 8002570:	800fffff 	.word	0x800fffff
 8002574:	00000389 	.word	0x00000389
 8002578:	000007ff 	.word	0x000007ff

0800257c <__clzsi2>:
 800257c:	211c      	movs	r1, #28
 800257e:	2301      	movs	r3, #1
 8002580:	041b      	lsls	r3, r3, #16
 8002582:	4298      	cmp	r0, r3
 8002584:	d301      	bcc.n	800258a <__clzsi2+0xe>
 8002586:	0c00      	lsrs	r0, r0, #16
 8002588:	3910      	subs	r1, #16
 800258a:	0a1b      	lsrs	r3, r3, #8
 800258c:	4298      	cmp	r0, r3
 800258e:	d301      	bcc.n	8002594 <__clzsi2+0x18>
 8002590:	0a00      	lsrs	r0, r0, #8
 8002592:	3908      	subs	r1, #8
 8002594:	091b      	lsrs	r3, r3, #4
 8002596:	4298      	cmp	r0, r3
 8002598:	d301      	bcc.n	800259e <__clzsi2+0x22>
 800259a:	0900      	lsrs	r0, r0, #4
 800259c:	3904      	subs	r1, #4
 800259e:	a202      	add	r2, pc, #8	; (adr r2, 80025a8 <__clzsi2+0x2c>)
 80025a0:	5c10      	ldrb	r0, [r2, r0]
 80025a2:	1840      	adds	r0, r0, r1
 80025a4:	4770      	bx	lr
 80025a6:	46c0      	nop			; (mov r8, r8)
 80025a8:	02020304 	.word	0x02020304
 80025ac:	01010101 	.word	0x01010101
	...

080025b8 <HAL_SPI_TxCpltCallback>:

static bool checkIfConnectedRpi(void);

// This is called when SPI transmit is done
void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	b082      	sub	sp, #8
 80025bc:	af00      	add	r7, sp, #0
 80025be:	6078      	str	r0, [r7, #4]
	if (SPI2 == hspi->Instance)
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	4a04      	ldr	r2, [pc, #16]	; (80025d8 <HAL_SPI_TxCpltCallback+0x20>)
 80025c6:	4293      	cmp	r3, r2
 80025c8:	d102      	bne.n	80025d0 <HAL_SPI_TxCpltCallback+0x18>
	{
		spi_tx_done = true;
 80025ca:	4b04      	ldr	r3, [pc, #16]	; (80025dc <HAL_SPI_TxCpltCallback+0x24>)
 80025cc:	2201      	movs	r2, #1
 80025ce:	701a      	strb	r2, [r3, #0]
	}
}
 80025d0:	46c0      	nop			; (mov r8, r8)
 80025d2:	46bd      	mov	sp, r7
 80025d4:	b002      	add	sp, #8
 80025d6:	bd80      	pop	{r7, pc}
 80025d8:	40003800 	.word	0x40003800
 80025dc:	20000232 	.word	0x20000232

080025e0 <HAL_SPI_RxCpltCallback>:

// This is called when SPI receive is done
void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80025e0:	b580      	push	{r7, lr}
 80025e2:	b082      	sub	sp, #8
 80025e4:	af00      	add	r7, sp, #0
 80025e6:	6078      	str	r0, [r7, #4]
	if (SPI2 == hspi->Instance)
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	4a04      	ldr	r2, [pc, #16]	; (8002600 <HAL_SPI_RxCpltCallback+0x20>)
 80025ee:	4293      	cmp	r3, r2
 80025f0:	d102      	bne.n	80025f8 <HAL_SPI_RxCpltCallback+0x18>
	{
		spi_rx_done = true;
 80025f2:	4b04      	ldr	r3, [pc, #16]	; (8002604 <HAL_SPI_RxCpltCallback+0x24>)
 80025f4:	2201      	movs	r2, #1
 80025f6:	701a      	strb	r2, [r3, #0]
	}
}
 80025f8:	46c0      	nop			; (mov r8, r8)
 80025fa:	46bd      	mov	sp, r7
 80025fc:	b002      	add	sp, #8
 80025fe:	bd80      	pop	{r7, pc}
 8002600:	40003800 	.word	0x40003800
 8002604:	20000233 	.word	0x20000233

08002608 <SPI_getState>:

SPI_State SPI_getState()
{
 8002608:	b580      	push	{r7, lr}
 800260a:	af00      	add	r7, sp, #0
	return SPI_SM_State;
 800260c:	4b02      	ldr	r3, [pc, #8]	; (8002618 <SPI_getState+0x10>)
 800260e:	781b      	ldrb	r3, [r3, #0]
}
 8002610:	0018      	movs	r0, r3
 8002612:	46bd      	mov	sp, r7
 8002614:	bd80      	pop	{r7, pc}
 8002616:	46c0      	nop			; (mov r8, r8)
 8002618:	20000218 	.word	0x20000218

0800261c <SPI_Config>:

bool SPI_Config()
{
 800261c:	b580      	push	{r7, lr}
 800261e:	b088      	sub	sp, #32
 8002620:	af00      	add	r7, sp, #0
	bool spi_config_success = false;
 8002622:	231f      	movs	r3, #31
 8002624:	18fb      	adds	r3, r7, r3
 8002626:	2200      	movs	r2, #0
 8002628:	701a      	strb	r2, [r3, #0]
	if (SPI_OFF == SPI_SM_State)
 800262a:	4b3f      	ldr	r3, [pc, #252]	; (8002728 <SPI_Config+0x10c>)
 800262c:	781b      	ldrb	r3, [r3, #0]
 800262e:	2b00      	cmp	r3, #0
 8002630:	d172      	bne.n	8002718 <SPI_Config+0xfc>
	{
		//SPI2 CLK ENABLE
		__HAL_RCC_SPI2_CLK_ENABLE();
 8002632:	4b3e      	ldr	r3, [pc, #248]	; (800272c <SPI_Config+0x110>)
 8002634:	69da      	ldr	r2, [r3, #28]
 8002636:	4b3d      	ldr	r3, [pc, #244]	; (800272c <SPI_Config+0x110>)
 8002638:	2180      	movs	r1, #128	; 0x80
 800263a:	01c9      	lsls	r1, r1, #7
 800263c:	430a      	orrs	r2, r1
 800263e:	61da      	str	r2, [r3, #28]
 8002640:	4b3a      	ldr	r3, [pc, #232]	; (800272c <SPI_Config+0x110>)
 8002642:	69da      	ldr	r2, [r3, #28]
 8002644:	2380      	movs	r3, #128	; 0x80
 8002646:	01db      	lsls	r3, r3, #7
 8002648:	4013      	ands	r3, r2
 800264a:	607b      	str	r3, [r7, #4]
 800264c:	687b      	ldr	r3, [r7, #4]

		//SCLK, MOSI
		__HAL_RCC_GPIOB_CLK_ENABLE();
 800264e:	4b37      	ldr	r3, [pc, #220]	; (800272c <SPI_Config+0x110>)
 8002650:	695a      	ldr	r2, [r3, #20]
 8002652:	4b36      	ldr	r3, [pc, #216]	; (800272c <SPI_Config+0x110>)
 8002654:	2180      	movs	r1, #128	; 0x80
 8002656:	02c9      	lsls	r1, r1, #11
 8002658:	430a      	orrs	r2, r1
 800265a:	615a      	str	r2, [r3, #20]
 800265c:	4b33      	ldr	r3, [pc, #204]	; (800272c <SPI_Config+0x110>)
 800265e:	695a      	ldr	r2, [r3, #20]
 8002660:	2380      	movs	r3, #128	; 0x80
 8002662:	02db      	lsls	r3, r3, #11
 8002664:	4013      	ands	r3, r2
 8002666:	603b      	str	r3, [r7, #0]
 8002668:	683b      	ldr	r3, [r7, #0]

		GPIO_InitTypeDef gpio;
		gpio.Pin = GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15; //SCLK, MISO, MOSI
 800266a:	2108      	movs	r1, #8
 800266c:	187b      	adds	r3, r7, r1
 800266e:	22e0      	movs	r2, #224	; 0xe0
 8002670:	0212      	lsls	r2, r2, #8
 8002672:	601a      	str	r2, [r3, #0]
		gpio.Mode = GPIO_MODE_AF_PP;
 8002674:	187b      	adds	r3, r7, r1
 8002676:	2202      	movs	r2, #2
 8002678:	605a      	str	r2, [r3, #4]
		gpio.Pull = GPIO_NOPULL;
 800267a:	187b      	adds	r3, r7, r1
 800267c:	2200      	movs	r2, #0
 800267e:	609a      	str	r2, [r3, #8]
		gpio.Speed = GPIO_SPEED_FREQ_HIGH;
 8002680:	187b      	adds	r3, r7, r1
 8002682:	2203      	movs	r2, #3
 8002684:	60da      	str	r2, [r3, #12]
		gpio.Alternate = GPIO_AF0_SPI2;
 8002686:	187b      	adds	r3, r7, r1
 8002688:	2200      	movs	r2, #0
 800268a:	611a      	str	r2, [r3, #16]
		HAL_GPIO_Init(GPIOB, &gpio);
 800268c:	187b      	adds	r3, r7, r1
 800268e:	4a28      	ldr	r2, [pc, #160]	; (8002730 <SPI_Config+0x114>)
 8002690:	0019      	movs	r1, r3
 8002692:	0010      	movs	r0, r2
 8002694:	f002 fa1a 	bl	8004acc <HAL_GPIO_Init>


		//SPI configuration
		hspi2.Instance = SPI2;
 8002698:	4b26      	ldr	r3, [pc, #152]	; (8002734 <SPI_Config+0x118>)
 800269a:	4a27      	ldr	r2, [pc, #156]	; (8002738 <SPI_Config+0x11c>)
 800269c:	601a      	str	r2, [r3, #0]
		hspi2.Init.Mode = SPI_MODE_SLAVE;
 800269e:	4b25      	ldr	r3, [pc, #148]	; (8002734 <SPI_Config+0x118>)
 80026a0:	2200      	movs	r2, #0
 80026a2:	605a      	str	r2, [r3, #4]
		hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80026a4:	4b23      	ldr	r3, [pc, #140]	; (8002734 <SPI_Config+0x118>)
 80026a6:	2200      	movs	r2, #0
 80026a8:	609a      	str	r2, [r3, #8]
		hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80026aa:	4b22      	ldr	r3, [pc, #136]	; (8002734 <SPI_Config+0x118>)
 80026ac:	22e0      	movs	r2, #224	; 0xe0
 80026ae:	00d2      	lsls	r2, r2, #3
 80026b0:	60da      	str	r2, [r3, #12]
		hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80026b2:	4b20      	ldr	r3, [pc, #128]	; (8002734 <SPI_Config+0x118>)
 80026b4:	2200      	movs	r2, #0
 80026b6:	611a      	str	r2, [r3, #16]
		hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80026b8:	4b1e      	ldr	r3, [pc, #120]	; (8002734 <SPI_Config+0x118>)
 80026ba:	2200      	movs	r2, #0
 80026bc:	615a      	str	r2, [r3, #20]
		hspi2.Init.NSS = SPI_NSS_HARD_INPUT;
 80026be:	4b1d      	ldr	r3, [pc, #116]	; (8002734 <SPI_Config+0x118>)
 80026c0:	2200      	movs	r2, #0
 80026c2:	619a      	str	r2, [r3, #24]
		hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;// 1.5MHz
 80026c4:	4b1b      	ldr	r3, [pc, #108]	; (8002734 <SPI_Config+0x118>)
 80026c6:	2220      	movs	r2, #32
 80026c8:	61da      	str	r2, [r3, #28]
		hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80026ca:	4b1a      	ldr	r3, [pc, #104]	; (8002734 <SPI_Config+0x118>)
 80026cc:	2200      	movs	r2, #0
 80026ce:	621a      	str	r2, [r3, #32]
		hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80026d0:	4b18      	ldr	r3, [pc, #96]	; (8002734 <SPI_Config+0x118>)
 80026d2:	2200      	movs	r2, #0
 80026d4:	625a      	str	r2, [r3, #36]	; 0x24
		hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80026d6:	4b17      	ldr	r3, [pc, #92]	; (8002734 <SPI_Config+0x118>)
 80026d8:	2200      	movs	r2, #0
 80026da:	629a      	str	r2, [r3, #40]	; 0x28
		hspi2.Init.CRCPolynomial = 7;
 80026dc:	4b15      	ldr	r3, [pc, #84]	; (8002734 <SPI_Config+0x118>)
 80026de:	2207      	movs	r2, #7
 80026e0:	62da      	str	r2, [r3, #44]	; 0x2c
		hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80026e2:	4b14      	ldr	r3, [pc, #80]	; (8002734 <SPI_Config+0x118>)
 80026e4:	2200      	movs	r2, #0
 80026e6:	631a      	str	r2, [r3, #48]	; 0x30
		hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80026e8:	4b12      	ldr	r3, [pc, #72]	; (8002734 <SPI_Config+0x118>)
 80026ea:	2208      	movs	r2, #8
 80026ec:	635a      	str	r2, [r3, #52]	; 0x34

		/* SPI2 interrupt Init */
		HAL_NVIC_SetPriority(SPI2_IRQn, 1, 0);
 80026ee:	2200      	movs	r2, #0
 80026f0:	2101      	movs	r1, #1
 80026f2:	201a      	movs	r0, #26
 80026f4:	f001 ffda 	bl	80046ac <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(SPI2_IRQn);
 80026f8:	201a      	movs	r0, #26
 80026fa:	f001 ffec 	bl	80046d6 <HAL_NVIC_EnableIRQ>

		if (HAL_SPI_Init(&hspi2) == HAL_OK)
 80026fe:	4b0d      	ldr	r3, [pc, #52]	; (8002734 <SPI_Config+0x118>)
 8002700:	0018      	movs	r0, r3
 8002702:	f003 fc45 	bl	8005f90 <HAL_SPI_Init>
 8002706:	1e03      	subs	r3, r0, #0
 8002708:	d106      	bne.n	8002718 <SPI_Config+0xfc>
		{
			SPI_SM_State = SPI_INIT;
 800270a:	4b07      	ldr	r3, [pc, #28]	; (8002728 <SPI_Config+0x10c>)
 800270c:	2201      	movs	r2, #1
 800270e:	701a      	strb	r2, [r3, #0]
			spi_config_success = true;
 8002710:	231f      	movs	r3, #31
 8002712:	18fb      	adds	r3, r7, r3
 8002714:	2201      	movs	r2, #1
 8002716:	701a      	strb	r2, [r3, #0]
		}
	}
	return spi_config_success;
 8002718:	231f      	movs	r3, #31
 800271a:	18fb      	adds	r3, r7, r3
 800271c:	781b      	ldrb	r3, [r3, #0]
}
 800271e:	0018      	movs	r0, r3
 8002720:	46bd      	mov	sp, r7
 8002722:	b008      	add	sp, #32
 8002724:	bd80      	pop	{r7, pc}
 8002726:	46c0      	nop			; (mov r8, r8)
 8002728:	20000218 	.word	0x20000218
 800272c:	40021000 	.word	0x40021000
 8002730:	48000400 	.word	0x48000400
 8002734:	200002b0 	.word	0x200002b0
 8002738:	40003800 	.word	0x40003800

0800273c <SPI_Init>:

void SPI_Init()
{
 800273c:	b580      	push	{r7, lr}
 800273e:	af00      	add	r7, sp, #0
	if (!spi_commEstablished)
 8002740:	4b09      	ldr	r3, [pc, #36]	; (8002768 <SPI_Init+0x2c>)
 8002742:	781b      	ldrb	r3, [r3, #0]
 8002744:	2201      	movs	r2, #1
 8002746:	4053      	eors	r3, r2
 8002748:	b2db      	uxtb	r3, r3
 800274a:	2b00      	cmp	r3, #0
 800274c:	d008      	beq.n	8002760 <SPI_Init+0x24>
	{
		SPI_SM_State = SPI_RX;
 800274e:	4b07      	ldr	r3, [pc, #28]	; (800276c <SPI_Init+0x30>)
 8002750:	2203      	movs	r2, #3
 8002752:	701a      	strb	r2, [r3, #0]
		HAL_SPI_Receive_IT(&hspi2, spi_rx_buff, SPI_RX_BUFF_SIZE);
 8002754:	4906      	ldr	r1, [pc, #24]	; (8002770 <SPI_Init+0x34>)
 8002756:	4b07      	ldr	r3, [pc, #28]	; (8002774 <SPI_Init+0x38>)
 8002758:	220a      	movs	r2, #10
 800275a:	0018      	movs	r0, r3
 800275c:	f003 fd4c 	bl	80061f8 <HAL_SPI_Receive_IT>
	}
}
 8002760:	46c0      	nop			; (mov r8, r8)
 8002762:	46bd      	mov	sp, r7
 8002764:	bd80      	pop	{r7, pc}
 8002766:	46c0      	nop			; (mov r8, r8)
 8002768:	20000234 	.word	0x20000234
 800276c:	20000218 	.word	0x20000218
 8002770:	20000228 	.word	0x20000228
 8002774:	200002b0 	.word	0x200002b0

08002778 <SPI_PrepareSensorDataTransmit>:

bool SPI_PrepareSensorDataTransmit(SPI_TxSensorData *txData)
{
 8002778:	b580      	push	{r7, lr}
 800277a:	b082      	sub	sp, #8
 800277c:	af00      	add	r7, sp, #0
 800277e:	6078      	str	r0, [r7, #4]
	if (SPI_SM_State == SPI_IDLE && spi_commEstablished)
 8002780:	4b0e      	ldr	r3, [pc, #56]	; (80027bc <SPI_PrepareSensorDataTransmit+0x44>)
 8002782:	781b      	ldrb	r3, [r3, #0]
 8002784:	2b02      	cmp	r3, #2
 8002786:	d114      	bne.n	80027b2 <SPI_PrepareSensorDataTransmit+0x3a>
 8002788:	4b0d      	ldr	r3, [pc, #52]	; (80027c0 <SPI_PrepareSensorDataTransmit+0x48>)
 800278a:	781b      	ldrb	r3, [r3, #0]
 800278c:	2b00      	cmp	r3, #0
 800278e:	d010      	beq.n	80027b2 <SPI_PrepareSensorDataTransmit+0x3a>
	{
		memcpy((uint8_t*)txData, spi_tx_buff, sizeof(SPI_TxSensorData));
 8002790:	490c      	ldr	r1, [pc, #48]	; (80027c4 <SPI_PrepareSensorDataTransmit+0x4c>)
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	2205      	movs	r2, #5
 8002796:	0018      	movs	r0, r3
 8002798:	f005 ff98 	bl	80086cc <memcpy>
		SPI_SM_State = SPI_TX;
 800279c:	4b07      	ldr	r3, [pc, #28]	; (80027bc <SPI_PrepareSensorDataTransmit+0x44>)
 800279e:	2205      	movs	r2, #5
 80027a0:	701a      	strb	r2, [r3, #0]
		HAL_SPI_Transmit_IT(&hspi2, spi_tx_buff, SPI_TX_BUFF_SIZE);
 80027a2:	4908      	ldr	r1, [pc, #32]	; (80027c4 <SPI_PrepareSensorDataTransmit+0x4c>)
 80027a4:	4b08      	ldr	r3, [pc, #32]	; (80027c8 <SPI_PrepareSensorDataTransmit+0x50>)
 80027a6:	220a      	movs	r2, #10
 80027a8:	0018      	movs	r0, r3
 80027aa:	f003 fc93 	bl	80060d4 <HAL_SPI_Transmit_IT>
		return true;
 80027ae:	2301      	movs	r3, #1
 80027b0:	e000      	b.n	80027b4 <SPI_PrepareSensorDataTransmit+0x3c>
	}
	return false;
 80027b2:	2300      	movs	r3, #0
}
 80027b4:	0018      	movs	r0, r3
 80027b6:	46bd      	mov	sp, r7
 80027b8:	b002      	add	sp, #8
 80027ba:	bd80      	pop	{r7, pc}
 80027bc:	20000218 	.word	0x20000218
 80027c0:	20000234 	.word	0x20000234
 80027c4:	2000021c 	.word	0x2000021c
 80027c8:	200002b0 	.word	0x200002b0

080027cc <SPI_ReadTransmitData>:
	}
	return false;
}

bool SPI_ReadTransmitData(SPI_RxDateTime *rxData)
{
 80027cc:	b580      	push	{r7, lr}
 80027ce:	b082      	sub	sp, #8
 80027d0:	af00      	add	r7, sp, #0
 80027d2:	6078      	str	r0, [r7, #4]
	if (SPI_SM_State == SPI_RX_DATA_AVAILABLE)
 80027d4:	4b09      	ldr	r3, [pc, #36]	; (80027fc <SPI_ReadTransmitData+0x30>)
 80027d6:	781b      	ldrb	r3, [r3, #0]
 80027d8:	2b04      	cmp	r3, #4
 80027da:	d10a      	bne.n	80027f2 <SPI_ReadTransmitData+0x26>
	{
		memcpy((uint8_t*)rxData, spi_rx_buff, sizeof(SPI_RxDateTime));
 80027dc:	4908      	ldr	r1, [pc, #32]	; (8002800 <SPI_ReadTransmitData+0x34>)
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	2208      	movs	r2, #8
 80027e2:	0018      	movs	r0, r3
 80027e4:	f005 ff72 	bl	80086cc <memcpy>
		//only after data was read the state changes to idle again and enables starting next read
		SPI_SM_State = SPI_IDLE;
 80027e8:	4b04      	ldr	r3, [pc, #16]	; (80027fc <SPI_ReadTransmitData+0x30>)
 80027ea:	2202      	movs	r2, #2
 80027ec:	701a      	strb	r2, [r3, #0]
		return true;
 80027ee:	2301      	movs	r3, #1
 80027f0:	e000      	b.n	80027f4 <SPI_ReadTransmitData+0x28>
	}
	return false;
 80027f2:	2300      	movs	r3, #0
}
 80027f4:	0018      	movs	r0, r3
 80027f6:	46bd      	mov	sp, r7
 80027f8:	b002      	add	sp, #8
 80027fa:	bd80      	pop	{r7, pc}
 80027fc:	20000218 	.word	0x20000218
 8002800:	20000228 	.word	0x20000228

08002804 <SPI_RequestDateTimeFromRpi>:

bool SPI_RequestDateTimeFromRpi()
{
 8002804:	b5b0      	push	{r4, r5, r7, lr}
 8002806:	af00      	add	r7, sp, #0
	if (SPI_SM_State == SPI_IDLE && spi_commEstablished)
 8002808:	4b11      	ldr	r3, [pc, #68]	; (8002850 <SPI_RequestDateTimeFromRpi+0x4c>)
 800280a:	781b      	ldrb	r3, [r3, #0]
 800280c:	2b02      	cmp	r3, #2
 800280e:	d11b      	bne.n	8002848 <SPI_RequestDateTimeFromRpi+0x44>
 8002810:	4b10      	ldr	r3, [pc, #64]	; (8002854 <SPI_RequestDateTimeFromRpi+0x50>)
 8002812:	781b      	ldrb	r3, [r3, #0]
 8002814:	2b00      	cmp	r3, #0
 8002816:	d017      	beq.n	8002848 <SPI_RequestDateTimeFromRpi+0x44>
	{
		memcpy(spi_commands[RPI_GET_DATE_TIME], spi_tx_buff,
 8002818:	4b0f      	ldr	r3, [pc, #60]	; (8002858 <SPI_RequestDateTimeFromRpi+0x54>)
 800281a:	689c      	ldr	r4, [r3, #8]
 800281c:	4b0e      	ldr	r3, [pc, #56]	; (8002858 <SPI_RequestDateTimeFromRpi+0x54>)
 800281e:	689b      	ldr	r3, [r3, #8]
 8002820:	0018      	movs	r0, r3
 8002822:	f7fd fc71 	bl	8000108 <strlen>
 8002826:	0002      	movs	r2, r0
 8002828:	4b0c      	ldr	r3, [pc, #48]	; (800285c <SPI_RequestDateTimeFromRpi+0x58>)
 800282a:	0019      	movs	r1, r3
 800282c:	0020      	movs	r0, r4
 800282e:	f005 ff4d 	bl	80086cc <memcpy>
			strlen(spi_commands[RPI_GET_DATE_TIME]));
		SPI_SM_State = SPI_TX;
 8002832:	4b07      	ldr	r3, [pc, #28]	; (8002850 <SPI_RequestDateTimeFromRpi+0x4c>)
 8002834:	2205      	movs	r2, #5
 8002836:	701a      	strb	r2, [r3, #0]
		HAL_SPI_Transmit_IT(&hspi2, spi_tx_buff, SPI_TX_BUFF_SIZE);
 8002838:	4908      	ldr	r1, [pc, #32]	; (800285c <SPI_RequestDateTimeFromRpi+0x58>)
 800283a:	4b09      	ldr	r3, [pc, #36]	; (8002860 <SPI_RequestDateTimeFromRpi+0x5c>)
 800283c:	220a      	movs	r2, #10
 800283e:	0018      	movs	r0, r3
 8002840:	f003 fc48 	bl	80060d4 <HAL_SPI_Transmit_IT>
		return true;
 8002844:	2301      	movs	r3, #1
 8002846:	e000      	b.n	800284a <SPI_RequestDateTimeFromRpi+0x46>
	}
	return false;
 8002848:	2300      	movs	r3, #0
}
 800284a:	0018      	movs	r0, r3
 800284c:	46bd      	mov	sp, r7
 800284e:	bdb0      	pop	{r4, r5, r7, pc}
 8002850:	20000218 	.word	0x20000218
 8002854:	20000234 	.word	0x20000234
 8002858:	20000000 	.word	0x20000000
 800285c:	2000021c 	.word	0x2000021c
 8002860:	200002b0 	.word	0x200002b0

08002864 <SPI_CommSM>:

void SPI_CommSM() // called cyclicly in main
{
 8002864:	b5b0      	push	{r4, r5, r7, lr}
 8002866:	af00      	add	r7, sp, #0
	switch(SPI_SM_State)
 8002868:	4b2c      	ldr	r3, [pc, #176]	; (800291c <SPI_CommSM+0xb8>)
 800286a:	781b      	ldrb	r3, [r3, #0]
 800286c:	2b03      	cmp	r3, #3
 800286e:	d008      	beq.n	8002882 <SPI_CommSM+0x1e>
 8002870:	dc02      	bgt.n	8002878 <SPI_CommSM+0x14>
 8002872:	2b02      	cmp	r3, #2
 8002874:	d048      	beq.n	8002908 <SPI_CommSM+0xa4>
				SPI_SM_State = SPI_IDLE;
				spi_tx_done = false;
			}
			break;
		default:
			break;
 8002876:	e04e      	b.n	8002916 <SPI_CommSM+0xb2>
	switch(SPI_SM_State)
 8002878:	2b04      	cmp	r3, #4
 800287a:	d047      	beq.n	800290c <SPI_CommSM+0xa8>
 800287c:	2b05      	cmp	r3, #5
 800287e:	d037      	beq.n	80028f0 <SPI_CommSM+0x8c>
			break;
 8002880:	e049      	b.n	8002916 <SPI_CommSM+0xb2>
			if (spi_rx_done)
 8002882:	4b27      	ldr	r3, [pc, #156]	; (8002920 <SPI_CommSM+0xbc>)
 8002884:	781b      	ldrb	r3, [r3, #0]
 8002886:	b2db      	uxtb	r3, r3
 8002888:	2b00      	cmp	r3, #0
 800288a:	d041      	beq.n	8002910 <SPI_CommSM+0xac>
				spi_rx_done = false;
 800288c:	4b24      	ldr	r3, [pc, #144]	; (8002920 <SPI_CommSM+0xbc>)
 800288e:	2200      	movs	r2, #0
 8002890:	701a      	strb	r2, [r3, #0]
				if (!spi_commEstablished)
 8002892:	4b24      	ldr	r3, [pc, #144]	; (8002924 <SPI_CommSM+0xc0>)
 8002894:	781b      	ldrb	r3, [r3, #0]
 8002896:	2201      	movs	r2, #1
 8002898:	4053      	eors	r3, r2
 800289a:	b2db      	uxtb	r3, r3
 800289c:	2b00      	cmp	r3, #0
 800289e:	d023      	beq.n	80028e8 <SPI_CommSM+0x84>
					SPI_SM_State = SPI_IDLE;
 80028a0:	4b1e      	ldr	r3, [pc, #120]	; (800291c <SPI_CommSM+0xb8>)
 80028a2:	2202      	movs	r2, #2
 80028a4:	701a      	strb	r2, [r3, #0]
					spi_commEstablished = checkIfConnectedRpi();
 80028a6:	f000 f847 	bl	8002938 <checkIfConnectedRpi>
 80028aa:	0003      	movs	r3, r0
 80028ac:	001a      	movs	r2, r3
 80028ae:	4b1d      	ldr	r3, [pc, #116]	; (8002924 <SPI_CommSM+0xc0>)
 80028b0:	701a      	strb	r2, [r3, #0]
					if (spi_commEstablished)
 80028b2:	4b1c      	ldr	r3, [pc, #112]	; (8002924 <SPI_CommSM+0xc0>)
 80028b4:	781b      	ldrb	r3, [r3, #0]
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d02a      	beq.n	8002910 <SPI_CommSM+0xac>
						SPI_SM_State = SPI_TX;
 80028ba:	4b18      	ldr	r3, [pc, #96]	; (800291c <SPI_CommSM+0xb8>)
 80028bc:	2205      	movs	r2, #5
 80028be:	701a      	strb	r2, [r3, #0]
						memcpy(spi_commands[STM_CONNECTED_ACK], spi_tx_buff,
 80028c0:	4b19      	ldr	r3, [pc, #100]	; (8002928 <SPI_CommSM+0xc4>)
 80028c2:	685c      	ldr	r4, [r3, #4]
 80028c4:	4b18      	ldr	r3, [pc, #96]	; (8002928 <SPI_CommSM+0xc4>)
 80028c6:	685b      	ldr	r3, [r3, #4]
 80028c8:	0018      	movs	r0, r3
 80028ca:	f7fd fc1d 	bl	8000108 <strlen>
 80028ce:	0002      	movs	r2, r0
 80028d0:	4b16      	ldr	r3, [pc, #88]	; (800292c <SPI_CommSM+0xc8>)
 80028d2:	0019      	movs	r1, r3
 80028d4:	0020      	movs	r0, r4
 80028d6:	f005 fef9 	bl	80086cc <memcpy>
						HAL_SPI_Transmit_IT(&hspi2, spi_tx_buff, SPI_TX_BUFF_SIZE);
 80028da:	4914      	ldr	r1, [pc, #80]	; (800292c <SPI_CommSM+0xc8>)
 80028dc:	4b14      	ldr	r3, [pc, #80]	; (8002930 <SPI_CommSM+0xcc>)
 80028de:	220a      	movs	r2, #10
 80028e0:	0018      	movs	r0, r3
 80028e2:	f003 fbf7 	bl	80060d4 <HAL_SPI_Transmit_IT>
			break;
 80028e6:	e013      	b.n	8002910 <SPI_CommSM+0xac>
					SPI_SM_State = SPI_RX_DATA_AVAILABLE;
 80028e8:	4b0c      	ldr	r3, [pc, #48]	; (800291c <SPI_CommSM+0xb8>)
 80028ea:	2204      	movs	r2, #4
 80028ec:	701a      	strb	r2, [r3, #0]
			break;
 80028ee:	e00f      	b.n	8002910 <SPI_CommSM+0xac>
			if (spi_tx_done)
 80028f0:	4b10      	ldr	r3, [pc, #64]	; (8002934 <SPI_CommSM+0xd0>)
 80028f2:	781b      	ldrb	r3, [r3, #0]
 80028f4:	b2db      	uxtb	r3, r3
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d00c      	beq.n	8002914 <SPI_CommSM+0xb0>
				SPI_SM_State = SPI_IDLE;
 80028fa:	4b08      	ldr	r3, [pc, #32]	; (800291c <SPI_CommSM+0xb8>)
 80028fc:	2202      	movs	r2, #2
 80028fe:	701a      	strb	r2, [r3, #0]
				spi_tx_done = false;
 8002900:	4b0c      	ldr	r3, [pc, #48]	; (8002934 <SPI_CommSM+0xd0>)
 8002902:	2200      	movs	r2, #0
 8002904:	701a      	strb	r2, [r3, #0]
			break;
 8002906:	e005      	b.n	8002914 <SPI_CommSM+0xb0>
			break;
 8002908:	46c0      	nop			; (mov r8, r8)
 800290a:	e004      	b.n	8002916 <SPI_CommSM+0xb2>
			break;
 800290c:	46c0      	nop			; (mov r8, r8)
 800290e:	e002      	b.n	8002916 <SPI_CommSM+0xb2>
			break;
 8002910:	46c0      	nop			; (mov r8, r8)
 8002912:	e000      	b.n	8002916 <SPI_CommSM+0xb2>
			break;
 8002914:	46c0      	nop			; (mov r8, r8)
	}
}
 8002916:	46c0      	nop			; (mov r8, r8)
 8002918:	46bd      	mov	sp, r7
 800291a:	bdb0      	pop	{r4, r5, r7, pc}
 800291c:	20000218 	.word	0x20000218
 8002920:	20000233 	.word	0x20000233
 8002924:	20000234 	.word	0x20000234
 8002928:	20000000 	.word	0x20000000
 800292c:	2000021c 	.word	0x2000021c
 8002930:	200002b0 	.word	0x200002b0
 8002934:	20000232 	.word	0x20000232

08002938 <checkIfConnectedRpi>:

static bool checkIfConnectedRpi(void)
{
 8002938:	b5b0      	push	{r4, r5, r7, lr}
 800293a:	af00      	add	r7, sp, #0
	if (!spi_commEstablished)
 800293c:	4b0e      	ldr	r3, [pc, #56]	; (8002978 <checkIfConnectedRpi+0x40>)
 800293e:	781b      	ldrb	r3, [r3, #0]
 8002940:	2201      	movs	r2, #1
 8002942:	4053      	eors	r3, r2
 8002944:	b2db      	uxtb	r3, r3
 8002946:	2b00      	cmp	r3, #0
 8002948:	d010      	beq.n	800296c <checkIfConnectedRpi+0x34>
	{
		if (strncmp(spi_tx_buff, spi_commands[RPI_INIT],
 800294a:	4b0c      	ldr	r3, [pc, #48]	; (800297c <checkIfConnectedRpi+0x44>)
 800294c:	681c      	ldr	r4, [r3, #0]
 800294e:	4b0b      	ldr	r3, [pc, #44]	; (800297c <checkIfConnectedRpi+0x44>)
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	0018      	movs	r0, r3
 8002954:	f7fd fbd8 	bl	8000108 <strlen>
 8002958:	0002      	movs	r2, r0
 800295a:	4b09      	ldr	r3, [pc, #36]	; (8002980 <checkIfConnectedRpi+0x48>)
 800295c:	0021      	movs	r1, r4
 800295e:	0018      	movs	r0, r3
 8002960:	f006 fb44 	bl	8008fec <strncmp>
 8002964:	1e03      	subs	r3, r0, #0
 8002966:	d003      	beq.n	8002970 <checkIfConnectedRpi+0x38>
			strlen(spi_commands[RPI_INIT])))
		{
			return true;
 8002968:	2301      	movs	r3, #1
 800296a:	e002      	b.n	8002972 <checkIfConnectedRpi+0x3a>
		}
	}
	else
	{
		return true;
 800296c:	2301      	movs	r3, #1
 800296e:	e000      	b.n	8002972 <checkIfConnectedRpi+0x3a>
	}
	return false;
 8002970:	2300      	movs	r3, #0
}
 8002972:	0018      	movs	r0, r3
 8002974:	46bd      	mov	sp, r7
 8002976:	bdb0      	pop	{r4, r5, r7, pc}
 8002978:	20000234 	.word	0x20000234
 800297c:	20000000 	.word	0x20000000
 8002980:	2000021c 	.word	0x2000021c

08002984 <DHT11__delayMicroSec>:
static bool DHT11__initTimer(TIM_TypeDef *timerID);
static bool DHT11__CheckResponse(void);


static void DHT11__delayMicroSec(uint16_t time)
{
 8002984:	b580      	push	{r7, lr}
 8002986:	b082      	sub	sp, #8
 8002988:	af00      	add	r7, sp, #0
 800298a:	0002      	movs	r2, r0
 800298c:	1dbb      	adds	r3, r7, #6
 800298e:	801a      	strh	r2, [r3, #0]
	__HAL_TIM_SET_COUNTER(&dht11Timer, 0);
 8002990:	4b07      	ldr	r3, [pc, #28]	; (80029b0 <DHT11__delayMicroSec+0x2c>)
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	2200      	movs	r2, #0
 8002996:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_TIM_GET_COUNTER(&dht11Timer) < time)
 8002998:	46c0      	nop			; (mov r8, r8)
 800299a:	4b05      	ldr	r3, [pc, #20]	; (80029b0 <DHT11__delayMicroSec+0x2c>)
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80029a0:	1dbb      	adds	r3, r7, #6
 80029a2:	881b      	ldrh	r3, [r3, #0]
 80029a4:	429a      	cmp	r2, r3
 80029a6:	d3f8      	bcc.n	800299a <DHT11__delayMicroSec+0x16>
	{

	}
}
 80029a8:	46c0      	nop			; (mov r8, r8)
 80029aa:	46bd      	mov	sp, r7
 80029ac:	b002      	add	sp, #8
 80029ae:	bd80      	pop	{r7, pc}
 80029b0:	20000238 	.word	0x20000238

080029b4 <DHT11__SetDataPin>:

static void DHT11__SetDataPin(GPIO_TypeDef* GPIO_PORT, uint16_t GPIO_Pin)
{
 80029b4:	b580      	push	{r7, lr}
 80029b6:	b086      	sub	sp, #24
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	6078      	str	r0, [r7, #4]
 80029bc:	000a      	movs	r2, r1
 80029be:	1cbb      	adds	r3, r7, #2
 80029c0:	801a      	strh	r2, [r3, #0]
	DHT11_GPIO_PORT = GPIO_PORT;
 80029c2:	4b22      	ldr	r3, [pc, #136]	; (8002a4c <DHT11__SetDataPin+0x98>)
 80029c4:	687a      	ldr	r2, [r7, #4]
 80029c6:	601a      	str	r2, [r3, #0]
	DHT11_GPIO_PIN = GPIO_Pin;
 80029c8:	4b21      	ldr	r3, [pc, #132]	; (8002a50 <DHT11__SetDataPin+0x9c>)
 80029ca:	1cba      	adds	r2, r7, #2
 80029cc:	8812      	ldrh	r2, [r2, #0]
 80029ce:	801a      	strh	r2, [r3, #0]
	if(GPIO_PORT == GPIOA)
 80029d0:	687a      	ldr	r2, [r7, #4]
 80029d2:	2390      	movs	r3, #144	; 0x90
 80029d4:	05db      	lsls	r3, r3, #23
 80029d6:	429a      	cmp	r2, r3
 80029d8:	d10e      	bne.n	80029f8 <DHT11__SetDataPin+0x44>
	{
		__HAL_RCC_GPIOA_CLK_ENABLE();
 80029da:	4b1e      	ldr	r3, [pc, #120]	; (8002a54 <DHT11__SetDataPin+0xa0>)
 80029dc:	695a      	ldr	r2, [r3, #20]
 80029de:	4b1d      	ldr	r3, [pc, #116]	; (8002a54 <DHT11__SetDataPin+0xa0>)
 80029e0:	2180      	movs	r1, #128	; 0x80
 80029e2:	0289      	lsls	r1, r1, #10
 80029e4:	430a      	orrs	r2, r1
 80029e6:	615a      	str	r2, [r3, #20]
 80029e8:	4b1a      	ldr	r3, [pc, #104]	; (8002a54 <DHT11__SetDataPin+0xa0>)
 80029ea:	695a      	ldr	r2, [r3, #20]
 80029ec:	2380      	movs	r3, #128	; 0x80
 80029ee:	029b      	lsls	r3, r3, #10
 80029f0:	4013      	ands	r3, r2
 80029f2:	617b      	str	r3, [r7, #20]
 80029f4:	697b      	ldr	r3, [r7, #20]
	}
	else if(GPIO_PORT == GPIOC)
	{
		__HAL_RCC_GPIOC_CLK_ENABLE();
	}
}
 80029f6:	e024      	b.n	8002a42 <DHT11__SetDataPin+0x8e>
	else if(GPIO_PORT == GPIOB)
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	4a17      	ldr	r2, [pc, #92]	; (8002a58 <DHT11__SetDataPin+0xa4>)
 80029fc:	4293      	cmp	r3, r2
 80029fe:	d10e      	bne.n	8002a1e <DHT11__SetDataPin+0x6a>
		__HAL_RCC_GPIOB_CLK_ENABLE();
 8002a00:	4b14      	ldr	r3, [pc, #80]	; (8002a54 <DHT11__SetDataPin+0xa0>)
 8002a02:	695a      	ldr	r2, [r3, #20]
 8002a04:	4b13      	ldr	r3, [pc, #76]	; (8002a54 <DHT11__SetDataPin+0xa0>)
 8002a06:	2180      	movs	r1, #128	; 0x80
 8002a08:	02c9      	lsls	r1, r1, #11
 8002a0a:	430a      	orrs	r2, r1
 8002a0c:	615a      	str	r2, [r3, #20]
 8002a0e:	4b11      	ldr	r3, [pc, #68]	; (8002a54 <DHT11__SetDataPin+0xa0>)
 8002a10:	695a      	ldr	r2, [r3, #20]
 8002a12:	2380      	movs	r3, #128	; 0x80
 8002a14:	02db      	lsls	r3, r3, #11
 8002a16:	4013      	ands	r3, r2
 8002a18:	613b      	str	r3, [r7, #16]
 8002a1a:	693b      	ldr	r3, [r7, #16]
}
 8002a1c:	e011      	b.n	8002a42 <DHT11__SetDataPin+0x8e>
	else if(GPIO_PORT == GPIOC)
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	4a0e      	ldr	r2, [pc, #56]	; (8002a5c <DHT11__SetDataPin+0xa8>)
 8002a22:	4293      	cmp	r3, r2
 8002a24:	d10d      	bne.n	8002a42 <DHT11__SetDataPin+0x8e>
		__HAL_RCC_GPIOC_CLK_ENABLE();
 8002a26:	4b0b      	ldr	r3, [pc, #44]	; (8002a54 <DHT11__SetDataPin+0xa0>)
 8002a28:	695a      	ldr	r2, [r3, #20]
 8002a2a:	4b0a      	ldr	r3, [pc, #40]	; (8002a54 <DHT11__SetDataPin+0xa0>)
 8002a2c:	2180      	movs	r1, #128	; 0x80
 8002a2e:	0309      	lsls	r1, r1, #12
 8002a30:	430a      	orrs	r2, r1
 8002a32:	615a      	str	r2, [r3, #20]
 8002a34:	4b07      	ldr	r3, [pc, #28]	; (8002a54 <DHT11__SetDataPin+0xa0>)
 8002a36:	695a      	ldr	r2, [r3, #20]
 8002a38:	2380      	movs	r3, #128	; 0x80
 8002a3a:	031b      	lsls	r3, r3, #12
 8002a3c:	4013      	ands	r3, r2
 8002a3e:	60fb      	str	r3, [r7, #12]
 8002a40:	68fb      	ldr	r3, [r7, #12]
}
 8002a42:	46c0      	nop			; (mov r8, r8)
 8002a44:	46bd      	mov	sp, r7
 8002a46:	b006      	add	sp, #24
 8002a48:	bd80      	pop	{r7, pc}
 8002a4a:	46c0      	nop			; (mov r8, r8)
 8002a4c:	20000278 	.word	0x20000278
 8002a50:	20000010 	.word	0x20000010
 8002a54:	40021000 	.word	0x40021000
 8002a58:	48000400 	.word	0x48000400
 8002a5c:	48000800 	.word	0x48000800

08002a60 <DHT11__initTimer>:

static bool DHT11__initTimer(TIM_TypeDef *timerID)
{
 8002a60:	b580      	push	{r7, lr}
 8002a62:	b084      	sub	sp, #16
 8002a64:	af00      	add	r7, sp, #0
 8002a66:	6078      	str	r0, [r7, #4]
	bool timerInitSuccess = false;
 8002a68:	230f      	movs	r3, #15
 8002a6a:	18fb      	adds	r3, r7, r3
 8002a6c:	2200      	movs	r2, #0
 8002a6e:	701a      	strb	r2, [r3, #0]

	dht11Timer.Instance = timerID;
 8002a70:	4b11      	ldr	r3, [pc, #68]	; (8002ab8 <DHT11__initTimer+0x58>)
 8002a72:	687a      	ldr	r2, [r7, #4]
 8002a74:	601a      	str	r2, [r3, #0]
	dht11Timer.Init.Prescaler = 48 - 1; //base is 48Mhz so 1Mhz - 1 tick is 1 microsecond
 8002a76:	4b10      	ldr	r3, [pc, #64]	; (8002ab8 <DHT11__initTimer+0x58>)
 8002a78:	222f      	movs	r2, #47	; 0x2f
 8002a7a:	605a      	str	r2, [r3, #4]
	dht11Timer.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002a7c:	4b0e      	ldr	r3, [pc, #56]	; (8002ab8 <DHT11__initTimer+0x58>)
 8002a7e:	2200      	movs	r2, #0
 8002a80:	609a      	str	r2, [r3, #8]
	dht11Timer.Init.Period = 0xFFFF - 1;
 8002a82:	4b0d      	ldr	r3, [pc, #52]	; (8002ab8 <DHT11__initTimer+0x58>)
 8002a84:	4a0d      	ldr	r2, [pc, #52]	; (8002abc <DHT11__initTimer+0x5c>)
 8002a86:	60da      	str	r2, [r3, #12]
	dht11Timer.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002a88:	4b0b      	ldr	r3, [pc, #44]	; (8002ab8 <DHT11__initTimer+0x58>)
 8002a8a:	2200      	movs	r2, #0
 8002a8c:	611a      	str	r2, [r3, #16]
	dht11Timer.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002a8e:	4b0a      	ldr	r3, [pc, #40]	; (8002ab8 <DHT11__initTimer+0x58>)
 8002a90:	2200      	movs	r2, #0
 8002a92:	619a      	str	r2, [r3, #24]
	if (HAL_OK == HAL_TIM_Base_Init(&dht11Timer))
 8002a94:	4b08      	ldr	r3, [pc, #32]	; (8002ab8 <DHT11__initTimer+0x58>)
 8002a96:	0018      	movs	r0, r3
 8002a98:	f004 fa41 	bl	8006f1e <HAL_TIM_Base_Init>
 8002a9c:	1e03      	subs	r3, r0, #0
 8002a9e:	d103      	bne.n	8002aa8 <DHT11__initTimer+0x48>
	{
		timerInitSuccess = true;
 8002aa0:	230f      	movs	r3, #15
 8002aa2:	18fb      	adds	r3, r7, r3
 8002aa4:	2201      	movs	r2, #1
 8002aa6:	701a      	strb	r2, [r3, #0]
	}
	return timerInitSuccess;
 8002aa8:	230f      	movs	r3, #15
 8002aaa:	18fb      	adds	r3, r7, r3
 8002aac:	781b      	ldrb	r3, [r3, #0]
}
 8002aae:	0018      	movs	r0, r3
 8002ab0:	46bd      	mov	sp, r7
 8002ab2:	b004      	add	sp, #16
 8002ab4:	bd80      	pop	{r7, pc}
 8002ab6:	46c0      	nop			; (mov r8, r8)
 8002ab8:	20000238 	.word	0x20000238
 8002abc:	0000fffe 	.word	0x0000fffe

08002ac0 <DHT11__CheckResponse>:

static bool DHT11__CheckResponse(void)
{
 8002ac0:	b580      	push	{r7, lr}
 8002ac2:	b082      	sub	sp, #8
 8002ac4:	af00      	add	r7, sp, #0
	bool success = false;
 8002ac6:	1dfb      	adds	r3, r7, #7
 8002ac8:	2200      	movs	r2, #0
 8002aca:	701a      	strb	r2, [r3, #0]
	//check the response - wait 40us
	DHT11__delayMicroSec(40);
 8002acc:	2028      	movs	r0, #40	; 0x28
 8002ace:	f7ff ff59 	bl	8002984 <DHT11__delayMicroSec>
	//read the pin - it should be low at this point
	if (GPIO_PIN_RESET == HAL_GPIO_ReadPin(DHT11_GPIO_PORT, DHT11_GPIO_PIN))
 8002ad2:	4b16      	ldr	r3, [pc, #88]	; (8002b2c <DHT11__CheckResponse+0x6c>)
 8002ad4:	681a      	ldr	r2, [r3, #0]
 8002ad6:	4b16      	ldr	r3, [pc, #88]	; (8002b30 <DHT11__CheckResponse+0x70>)
 8002ad8:	881b      	ldrh	r3, [r3, #0]
 8002ada:	0019      	movs	r1, r3
 8002adc:	0010      	movs	r0, r2
 8002ade:	f002 f965 	bl	8004dac <HAL_GPIO_ReadPin>
 8002ae2:	1e03      	subs	r3, r0, #0
 8002ae4:	d11c      	bne.n	8002b20 <DHT11__CheckResponse+0x60>
	{
		//wait for 80us
		DHT11__delayMicroSec(80);
 8002ae6:	2050      	movs	r0, #80	; 0x50
 8002ae8:	f7ff ff4c 	bl	8002984 <DHT11__delayMicroSec>
		//after this time the pin should be high
		if (GPIO_PIN_SET == HAL_GPIO_ReadPin(DHT11_GPIO_PORT, DHT11_GPIO_PIN))
 8002aec:	4b0f      	ldr	r3, [pc, #60]	; (8002b2c <DHT11__CheckResponse+0x6c>)
 8002aee:	681a      	ldr	r2, [r3, #0]
 8002af0:	4b0f      	ldr	r3, [pc, #60]	; (8002b30 <DHT11__CheckResponse+0x70>)
 8002af2:	881b      	ldrh	r3, [r3, #0]
 8002af4:	0019      	movs	r1, r3
 8002af6:	0010      	movs	r0, r2
 8002af8:	f002 f958 	bl	8004dac <HAL_GPIO_ReadPin>
 8002afc:	0003      	movs	r3, r0
 8002afe:	2b01      	cmp	r3, #1
 8002b00:	d10e      	bne.n	8002b20 <DHT11__CheckResponse+0x60>
		{
			//sensor is present return true
			success = true;
 8002b02:	1dfb      	adds	r3, r7, #7
 8002b04:	2201      	movs	r2, #1
 8002b06:	701a      	strb	r2, [r3, #0]
			while (GPIO_PIN_SET == HAL_GPIO_ReadPin (DHT11_GPIO_PORT, DHT11_GPIO_PIN));
 8002b08:	46c0      	nop			; (mov r8, r8)
 8002b0a:	4b08      	ldr	r3, [pc, #32]	; (8002b2c <DHT11__CheckResponse+0x6c>)
 8002b0c:	681a      	ldr	r2, [r3, #0]
 8002b0e:	4b08      	ldr	r3, [pc, #32]	; (8002b30 <DHT11__CheckResponse+0x70>)
 8002b10:	881b      	ldrh	r3, [r3, #0]
 8002b12:	0019      	movs	r1, r3
 8002b14:	0010      	movs	r0, r2
 8002b16:	f002 f949 	bl	8004dac <HAL_GPIO_ReadPin>
 8002b1a:	0003      	movs	r3, r0
 8002b1c:	2b01      	cmp	r3, #1
 8002b1e:	d0f4      	beq.n	8002b0a <DHT11__CheckResponse+0x4a>
		}
	}
	return success;
 8002b20:	1dfb      	adds	r3, r7, #7
 8002b22:	781b      	ldrb	r3, [r3, #0]
}
 8002b24:	0018      	movs	r0, r3
 8002b26:	46bd      	mov	sp, r7
 8002b28:	b002      	add	sp, #8
 8002b2a:	bd80      	pop	{r7, pc}
 8002b2c:	20000278 	.word	0x20000278
 8002b30:	20000010 	.word	0x20000010

08002b34 <DHT11_Init>:


}

bool DHT11_Init(GPIO_TypeDef* GPIO_PORT, uint16_t GPIO_Pin, TIM_TypeDef *timerID)
{
 8002b34:	b590      	push	{r4, r7, lr}
 8002b36:	b085      	sub	sp, #20
 8002b38:	af00      	add	r7, sp, #0
 8002b3a:	60f8      	str	r0, [r7, #12]
 8002b3c:	607a      	str	r2, [r7, #4]
 8002b3e:	230a      	movs	r3, #10
 8002b40:	18fb      	adds	r3, r7, r3
 8002b42:	1c0a      	adds	r2, r1, #0
 8002b44:	801a      	strh	r2, [r3, #0]
	if (false == DHT11__Initalized)
 8002b46:	4b12      	ldr	r3, [pc, #72]	; (8002b90 <DHT11_Init+0x5c>)
 8002b48:	781b      	ldrb	r3, [r3, #0]
 8002b4a:	2201      	movs	r2, #1
 8002b4c:	4053      	eors	r3, r2
 8002b4e:	b2db      	uxtb	r3, r3
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d017      	beq.n	8002b84 <DHT11_Init+0x50>
	{
		DHT11__SetDataPin(GPIO_PORT, GPIO_Pin);
 8002b54:	240a      	movs	r4, #10
 8002b56:	193b      	adds	r3, r7, r4
 8002b58:	881a      	ldrh	r2, [r3, #0]
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	0011      	movs	r1, r2
 8002b5e:	0018      	movs	r0, r3
 8002b60:	f7ff ff28 	bl	80029b4 <DHT11__SetDataPin>
		if ((GPIO_Pin != 0xFF) && (NULL != GPIO_PORT))
 8002b64:	193b      	adds	r3, r7, r4
 8002b66:	881b      	ldrh	r3, [r3, #0]
 8002b68:	2bff      	cmp	r3, #255	; 0xff
 8002b6a:	d00b      	beq.n	8002b84 <DHT11_Init+0x50>
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d008      	beq.n	8002b84 <DHT11_Init+0x50>
		{
			if (DHT11__initTimer(timerID))
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	0018      	movs	r0, r3
 8002b76:	f7ff ff73 	bl	8002a60 <DHT11__initTimer>
 8002b7a:	1e03      	subs	r3, r0, #0
 8002b7c:	d002      	beq.n	8002b84 <DHT11_Init+0x50>
			{
				DHT11__Initalized = true;
 8002b7e:	4b04      	ldr	r3, [pc, #16]	; (8002b90 <DHT11_Init+0x5c>)
 8002b80:	2201      	movs	r2, #1
 8002b82:	701a      	strb	r2, [r3, #0]
			}
		}
	}
	return DHT11__Initalized;
 8002b84:	4b02      	ldr	r3, [pc, #8]	; (8002b90 <DHT11_Init+0x5c>)
 8002b86:	781b      	ldrb	r3, [r3, #0]
}
 8002b88:	0018      	movs	r0, r3
 8002b8a:	46bd      	mov	sp, r7
 8002b8c:	b005      	add	sp, #20
 8002b8e:	bd90      	pop	{r4, r7, pc}
 8002b90:	2000027c 	.word	0x2000027c

08002b94 <DHT11_ReadDHT11Data>:

bool DHT11_ReadDHT11Data(DHT11_Data *sensorData)
{
 8002b94:	b590      	push	{r4, r7, lr}
 8002b96:	b08b      	sub	sp, #44	; 0x2c
 8002b98:	af00      	add	r7, sp, #0
 8002b9a:	6078      	str	r0, [r7, #4]
	bool dataReadSuccess = false;
 8002b9c:	2324      	movs	r3, #36	; 0x24
 8002b9e:	18fb      	adds	r3, r7, r3
 8002ba0:	2200      	movs	r2, #0
 8002ba2:	701a      	strb	r2, [r3, #0]
	if (true == DHT11__Initalized)
 8002ba4:	4b6e      	ldr	r3, [pc, #440]	; (8002d60 <DHT11_ReadDHT11Data+0x1cc>)
 8002ba6:	781b      	ldrb	r3, [r3, #0]
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d100      	bne.n	8002bae <DHT11_ReadDHT11Data+0x1a>
 8002bac:	e0d1      	b.n	8002d52 <DHT11_ReadDHT11Data+0x1be>
	{
		HAL_TIM_Base_Start(&dht11Timer);
 8002bae:	4b6d      	ldr	r3, [pc, #436]	; (8002d64 <DHT11_ReadDHT11Data+0x1d0>)
 8002bb0:	0018      	movs	r0, r3
 8002bb2:	f004 f9e0 	bl	8006f76 <HAL_TIM_Base_Start>
		GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002bb6:	2410      	movs	r4, #16
 8002bb8:	193b      	adds	r3, r7, r4
 8002bba:	0018      	movs	r0, r3
 8002bbc:	2314      	movs	r3, #20
 8002bbe:	001a      	movs	r2, r3
 8002bc0:	2100      	movs	r1, #0
 8002bc2:	f005 fd8c 	bl	80086de <memset>

		GPIO_InitStruct.Pin = DHT11_GPIO_PIN;
 8002bc6:	4b68      	ldr	r3, [pc, #416]	; (8002d68 <DHT11_ReadDHT11Data+0x1d4>)
 8002bc8:	881b      	ldrh	r3, [r3, #0]
 8002bca:	001a      	movs	r2, r3
 8002bcc:	193b      	adds	r3, r7, r4
 8002bce:	601a      	str	r2, [r3, #0]
		GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002bd0:	193b      	adds	r3, r7, r4
 8002bd2:	2201      	movs	r2, #1
 8002bd4:	605a      	str	r2, [r3, #4]
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bd6:	193b      	adds	r3, r7, r4
 8002bd8:	2200      	movs	r2, #0
 8002bda:	609a      	str	r2, [r3, #8]
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002bdc:	193b      	adds	r3, r7, r4
 8002bde:	2203      	movs	r2, #3
 8002be0:	60da      	str	r2, [r3, #12]
		HAL_GPIO_Init(DHT11_GPIO_PORT, &GPIO_InitStruct);
 8002be2:	4b62      	ldr	r3, [pc, #392]	; (8002d6c <DHT11_ReadDHT11Data+0x1d8>)
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	193a      	adds	r2, r7, r4
 8002be8:	0011      	movs	r1, r2
 8002bea:	0018      	movs	r0, r3
 8002bec:	f001 ff6e 	bl	8004acc <HAL_GPIO_Init>
		//set pin low and wait 18ms
		HAL_GPIO_WritePin(DHT11_GPIO_PORT, DHT11_GPIO_PIN, GPIO_PIN_RESET);
 8002bf0:	4b5e      	ldr	r3, [pc, #376]	; (8002d6c <DHT11_ReadDHT11Data+0x1d8>)
 8002bf2:	6818      	ldr	r0, [r3, #0]
 8002bf4:	4b5c      	ldr	r3, [pc, #368]	; (8002d68 <DHT11_ReadDHT11Data+0x1d4>)
 8002bf6:	881b      	ldrh	r3, [r3, #0]
 8002bf8:	2200      	movs	r2, #0
 8002bfa:	0019      	movs	r1, r3
 8002bfc:	f002 f8f3 	bl	8004de6 <HAL_GPIO_WritePin>
		HAL_Delay(18);
 8002c00:	2012      	movs	r0, #18
 8002c02:	f001 f8b5 	bl	8003d70 <HAL_Delay>
		//release the pin  - set as input
		HAL_GPIO_WritePin(DHT11_GPIO_PORT, DHT11_GPIO_PIN, GPIO_PIN_SET);
 8002c06:	4b59      	ldr	r3, [pc, #356]	; (8002d6c <DHT11_ReadDHT11Data+0x1d8>)
 8002c08:	6818      	ldr	r0, [r3, #0]
 8002c0a:	4b57      	ldr	r3, [pc, #348]	; (8002d68 <DHT11_ReadDHT11Data+0x1d4>)
 8002c0c:	881b      	ldrh	r3, [r3, #0]
 8002c0e:	2201      	movs	r2, #1
 8002c10:	0019      	movs	r1, r3
 8002c12:	f002 f8e8 	bl	8004de6 <HAL_GPIO_WritePin>
		DHT11__delayMicroSec(20);
 8002c16:	2014      	movs	r0, #20
 8002c18:	f7ff feb4 	bl	8002984 <DHT11__delayMicroSec>
		GPIO_InitStruct.Pin = DHT11_GPIO_PIN;
 8002c1c:	4b52      	ldr	r3, [pc, #328]	; (8002d68 <DHT11_ReadDHT11Data+0x1d4>)
 8002c1e:	881b      	ldrh	r3, [r3, #0]
 8002c20:	001a      	movs	r2, r3
 8002c22:	0021      	movs	r1, r4
 8002c24:	187b      	adds	r3, r7, r1
 8002c26:	601a      	str	r2, [r3, #0]
		GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002c28:	187b      	adds	r3, r7, r1
 8002c2a:	2200      	movs	r2, #0
 8002c2c:	605a      	str	r2, [r3, #4]
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c2e:	187b      	adds	r3, r7, r1
 8002c30:	2200      	movs	r2, #0
 8002c32:	609a      	str	r2, [r3, #8]
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002c34:	187b      	adds	r3, r7, r1
 8002c36:	2203      	movs	r2, #3
 8002c38:	60da      	str	r2, [r3, #12]
		HAL_GPIO_Init(DHT11_GPIO_PORT, &GPIO_InitStruct);
 8002c3a:	4b4c      	ldr	r3, [pc, #304]	; (8002d6c <DHT11_ReadDHT11Data+0x1d8>)
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	187a      	adds	r2, r7, r1
 8002c40:	0011      	movs	r1, r2
 8002c42:	0018      	movs	r0, r3
 8002c44:	f001 ff42 	bl	8004acc <HAL_GPIO_Init>

		DHT11__Initalized = DHT11__CheckResponse();
 8002c48:	f7ff ff3a 	bl	8002ac0 <DHT11__CheckResponse>
 8002c4c:	0003      	movs	r3, r0
 8002c4e:	001a      	movs	r2, r3
 8002c50:	4b43      	ldr	r3, [pc, #268]	; (8002d60 <DHT11_ReadDHT11Data+0x1cc>)
 8002c52:	701a      	strb	r2, [r3, #0]

		uint8_t data[DHT11_DATA_SIZE]; // [PRESINT, PRESDEC, TEMPINT, TEMPDEC, CHECKSUM]
		uint8_t readData = 0;
 8002c54:	2327      	movs	r3, #39	; 0x27
 8002c56:	18fb      	adds	r3, r7, r3
 8002c58:	2200      	movs	r2, #0
 8002c5a:	701a      	strb	r2, [r3, #0]
		for (uint8_t byteNum = 0; byteNum < DHT11_DATA_SIZE; byteNum++)
 8002c5c:	2326      	movs	r3, #38	; 0x26
 8002c5e:	18fb      	adds	r3, r7, r3
 8002c60:	2200      	movs	r2, #0
 8002c62:	701a      	strb	r2, [r3, #0]
 8002c64:	e057      	b.n	8002d16 <DHT11_ReadDHT11Data+0x182>
		{
			for (uint8_t bitNum = 0; bitNum < 8; bitNum++)
 8002c66:	2325      	movs	r3, #37	; 0x25
 8002c68:	18fb      	adds	r3, r7, r3
 8002c6a:	2200      	movs	r2, #0
 8002c6c:	701a      	strb	r2, [r3, #0]
 8002c6e:	e03c      	b.n	8002cea <DHT11_ReadDHT11Data+0x156>
			{
				while (GPIO_PIN_SET != HAL_GPIO_ReadPin(DHT11_GPIO_PORT, DHT11_GPIO_PIN))
 8002c70:	46c0      	nop			; (mov r8, r8)
 8002c72:	4b3e      	ldr	r3, [pc, #248]	; (8002d6c <DHT11_ReadDHT11Data+0x1d8>)
 8002c74:	681a      	ldr	r2, [r3, #0]
 8002c76:	4b3c      	ldr	r3, [pc, #240]	; (8002d68 <DHT11_ReadDHT11Data+0x1d4>)
 8002c78:	881b      	ldrh	r3, [r3, #0]
 8002c7a:	0019      	movs	r1, r3
 8002c7c:	0010      	movs	r0, r2
 8002c7e:	f002 f895 	bl	8004dac <HAL_GPIO_ReadPin>
 8002c82:	0003      	movs	r3, r0
 8002c84:	2b01      	cmp	r3, #1
 8002c86:	d1f4      	bne.n	8002c72 <DHT11_ReadDHT11Data+0xde>
					//Transmission begins with 50us of low voltage level,
					//When the high occurs start read
				}
				//Next starts sending hight volage - if the high is 26-28us the bit is "0", if 70us then "1"
				//Wait 40us - if low it means that the bit is "0"
				DHT11__delayMicroSec(40);
 8002c88:	2028      	movs	r0, #40	; 0x28
 8002c8a:	f7ff fe7b 	bl	8002984 <DHT11__delayMicroSec>
				if (GPIO_PIN_SET == HAL_GPIO_ReadPin(DHT11_GPIO_PORT, DHT11_GPIO_PIN))
 8002c8e:	4b37      	ldr	r3, [pc, #220]	; (8002d6c <DHT11_ReadDHT11Data+0x1d8>)
 8002c90:	681a      	ldr	r2, [r3, #0]
 8002c92:	4b35      	ldr	r3, [pc, #212]	; (8002d68 <DHT11_ReadDHT11Data+0x1d4>)
 8002c94:	881b      	ldrh	r3, [r3, #0]
 8002c96:	0019      	movs	r1, r3
 8002c98:	0010      	movs	r0, r2
 8002c9a:	f002 f887 	bl	8004dac <HAL_GPIO_ReadPin>
 8002c9e:	0003      	movs	r3, r0
 8002ca0:	2b01      	cmp	r3, #1
 8002ca2:	d110      	bne.n	8002cc6 <DHT11_ReadDHT11Data+0x132>
				{
					readData |= 1 << (7 - bitNum);
 8002ca4:	2325      	movs	r3, #37	; 0x25
 8002ca6:	18fb      	adds	r3, r7, r3
 8002ca8:	781b      	ldrb	r3, [r3, #0]
 8002caa:	2207      	movs	r2, #7
 8002cac:	1ad3      	subs	r3, r2, r3
 8002cae:	2201      	movs	r2, #1
 8002cb0:	409a      	lsls	r2, r3
 8002cb2:	0013      	movs	r3, r2
 8002cb4:	b25a      	sxtb	r2, r3
 8002cb6:	2127      	movs	r1, #39	; 0x27
 8002cb8:	187b      	adds	r3, r7, r1
 8002cba:	781b      	ldrb	r3, [r3, #0]
 8002cbc:	b25b      	sxtb	r3, r3
 8002cbe:	4313      	orrs	r3, r2
 8002cc0:	b25a      	sxtb	r2, r3
 8002cc2:	187b      	adds	r3, r7, r1
 8002cc4:	701a      	strb	r2, [r3, #0]
				}
				while (GPIO_PIN_SET == HAL_GPIO_ReadPin(DHT11_GPIO_PORT, DHT11_GPIO_PIN));
 8002cc6:	46c0      	nop			; (mov r8, r8)
 8002cc8:	4b28      	ldr	r3, [pc, #160]	; (8002d6c <DHT11_ReadDHT11Data+0x1d8>)
 8002cca:	681a      	ldr	r2, [r3, #0]
 8002ccc:	4b26      	ldr	r3, [pc, #152]	; (8002d68 <DHT11_ReadDHT11Data+0x1d4>)
 8002cce:	881b      	ldrh	r3, [r3, #0]
 8002cd0:	0019      	movs	r1, r3
 8002cd2:	0010      	movs	r0, r2
 8002cd4:	f002 f86a 	bl	8004dac <HAL_GPIO_ReadPin>
 8002cd8:	0003      	movs	r3, r0
 8002cda:	2b01      	cmp	r3, #1
 8002cdc:	d0f4      	beq.n	8002cc8 <DHT11_ReadDHT11Data+0x134>
			for (uint8_t bitNum = 0; bitNum < 8; bitNum++)
 8002cde:	2125      	movs	r1, #37	; 0x25
 8002ce0:	187b      	adds	r3, r7, r1
 8002ce2:	781a      	ldrb	r2, [r3, #0]
 8002ce4:	187b      	adds	r3, r7, r1
 8002ce6:	3201      	adds	r2, #1
 8002ce8:	701a      	strb	r2, [r3, #0]
 8002cea:	2325      	movs	r3, #37	; 0x25
 8002cec:	18fb      	adds	r3, r7, r3
 8002cee:	781b      	ldrb	r3, [r3, #0]
 8002cf0:	2b07      	cmp	r3, #7
 8002cf2:	d9bd      	bls.n	8002c70 <DHT11_ReadDHT11Data+0xdc>
			}
			data[byteNum] = readData;
 8002cf4:	2026      	movs	r0, #38	; 0x26
 8002cf6:	183b      	adds	r3, r7, r0
 8002cf8:	781b      	ldrb	r3, [r3, #0]
 8002cfa:	2208      	movs	r2, #8
 8002cfc:	18ba      	adds	r2, r7, r2
 8002cfe:	2427      	movs	r4, #39	; 0x27
 8002d00:	1939      	adds	r1, r7, r4
 8002d02:	7809      	ldrb	r1, [r1, #0]
 8002d04:	54d1      	strb	r1, [r2, r3]
			readData = 0;
 8002d06:	193b      	adds	r3, r7, r4
 8002d08:	2200      	movs	r2, #0
 8002d0a:	701a      	strb	r2, [r3, #0]
		for (uint8_t byteNum = 0; byteNum < DHT11_DATA_SIZE; byteNum++)
 8002d0c:	183b      	adds	r3, r7, r0
 8002d0e:	781a      	ldrb	r2, [r3, #0]
 8002d10:	183b      	adds	r3, r7, r0
 8002d12:	3201      	adds	r2, #1
 8002d14:	701a      	strb	r2, [r3, #0]
 8002d16:	2326      	movs	r3, #38	; 0x26
 8002d18:	18fb      	adds	r3, r7, r3
 8002d1a:	781b      	ldrb	r3, [r3, #0]
 8002d1c:	2b04      	cmp	r3, #4
 8002d1e:	d9a2      	bls.n	8002c66 <DHT11_ReadDHT11Data+0xd2>
		}
		//check checksum byte: CHECKSUM = TEMP + PRES
		sensorData->rh_int = data[0];
 8002d20:	2108      	movs	r1, #8
 8002d22:	187b      	adds	r3, r7, r1
 8002d24:	781a      	ldrb	r2, [r3, #0]
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	709a      	strb	r2, [r3, #2]
		sensorData->rh_dec = data[1];
 8002d2a:	187b      	adds	r3, r7, r1
 8002d2c:	785a      	ldrb	r2, [r3, #1]
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	70da      	strb	r2, [r3, #3]
		sensorData->temp_int = data[2];
 8002d32:	187b      	adds	r3, r7, r1
 8002d34:	789a      	ldrb	r2, [r3, #2]
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	701a      	strb	r2, [r3, #0]
		sensorData->temp_dec = data[3];
 8002d3a:	187b      	adds	r3, r7, r1
 8002d3c:	78da      	ldrb	r2, [r3, #3]
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	705a      	strb	r2, [r3, #1]
		sensorData->checksum = data[4];
 8002d42:	187b      	adds	r3, r7, r1
 8002d44:	791a      	ldrb	r2, [r3, #4]
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	711a      	strb	r2, [r3, #4]
		HAL_TIM_Base_Stop(&dht11Timer);
 8002d4a:	4b06      	ldr	r3, [pc, #24]	; (8002d64 <DHT11_ReadDHT11Data+0x1d0>)
 8002d4c:	0018      	movs	r0, r3
 8002d4e:	f004 f935 	bl	8006fbc <HAL_TIM_Base_Stop>
	}
	return dataReadSuccess;
 8002d52:	2324      	movs	r3, #36	; 0x24
 8002d54:	18fb      	adds	r3, r7, r3
 8002d56:	781b      	ldrb	r3, [r3, #0]
}
 8002d58:	0018      	movs	r0, r3
 8002d5a:	46bd      	mov	sp, r7
 8002d5c:	b00b      	add	sp, #44	; 0x2c
 8002d5e:	bd90      	pop	{r4, r7, pc}
 8002d60:	2000027c 	.word	0x2000027c
 8002d64:	20000238 	.word	0x20000238
 8002d68:	20000010 	.word	0x20000010
 8002d6c:	20000278 	.word	0x20000278

08002d70 <setPWMPeriod>:
static bool publishDataBluetooth(char *currentTimeDateData,
		DHT11_Data *DHT11_sensorData, int moveSensorState);


static void setPWMPeriod()
{
 8002d70:	b580      	push	{r7, lr}
 8002d72:	af00      	add	r7, sp, #0
	static uint16_t servoPeriod = 5U;
	if (servoPeriod < 25)
 8002d74:	4b10      	ldr	r3, [pc, #64]	; (8002db8 <setPWMPeriod+0x48>)
 8002d76:	881b      	ldrh	r3, [r3, #0]
 8002d78:	2b18      	cmp	r3, #24
 8002d7a:	d806      	bhi.n	8002d8a <setPWMPeriod+0x1a>
	{
		servoPeriod += 5U;
 8002d7c:	4b0e      	ldr	r3, [pc, #56]	; (8002db8 <setPWMPeriod+0x48>)
 8002d7e:	881b      	ldrh	r3, [r3, #0]
 8002d80:	3305      	adds	r3, #5
 8002d82:	b29a      	uxth	r2, r3
 8002d84:	4b0c      	ldr	r3, [pc, #48]	; (8002db8 <setPWMPeriod+0x48>)
 8002d86:	801a      	strh	r2, [r3, #0]
 8002d88:	e002      	b.n	8002d90 <setPWMPeriod+0x20>
	}
	else
	{
		servoPeriod = 5;
 8002d8a:	4b0b      	ldr	r3, [pc, #44]	; (8002db8 <setPWMPeriod+0x48>)
 8002d8c:	2205      	movs	r2, #5
 8002d8e:	801a      	strh	r2, [r3, #0]
	}
	servoPwmConfigOC.Pulse = servoPeriod;
 8002d90:	4b09      	ldr	r3, [pc, #36]	; (8002db8 <setPWMPeriod+0x48>)
 8002d92:	881b      	ldrh	r3, [r3, #0]
 8002d94:	001a      	movs	r2, r3
 8002d96:	4b09      	ldr	r3, [pc, #36]	; (8002dbc <setPWMPeriod+0x4c>)
 8002d98:	605a      	str	r2, [r3, #4]
	HAL_TIM_PWM_ConfigChannel(&hTim3_PWM_Servo, &servoPwmConfigOC, TIM_CHANNEL_2);
 8002d9a:	4908      	ldr	r1, [pc, #32]	; (8002dbc <setPWMPeriod+0x4c>)
 8002d9c:	4b08      	ldr	r3, [pc, #32]	; (8002dc0 <setPWMPeriod+0x50>)
 8002d9e:	2204      	movs	r2, #4
 8002da0:	0018      	movs	r0, r3
 8002da2:	f004 fb0f 	bl	80073c4 <HAL_TIM_PWM_ConfigChannel>
	HAL_TIM_PWM_Start(&hTim3_PWM_Servo, TIM_CHANNEL_2);
 8002da6:	4b06      	ldr	r3, [pc, #24]	; (8002dc0 <setPWMPeriod+0x50>)
 8002da8:	2104      	movs	r1, #4
 8002daa:	0018      	movs	r0, r3
 8002dac:	f004 f9a8 	bl	8007100 <HAL_TIM_PWM_Start>
}
 8002db0:	46c0      	nop			; (mov r8, r8)
 8002db2:	46bd      	mov	sp, r7
 8002db4:	bd80      	pop	{r7, pc}
 8002db6:	46c0      	nop			; (mov r8, r8)
 8002db8:	2000001e 	.word	0x2000001e
 8002dbc:	20000280 	.word	0x20000280
 8002dc0:	20000314 	.word	0x20000314

08002dc4 <publishDataBluetooth>:

static bool publishDataBluetooth(char *currentTimeDateData,
		DHT11_Data *DHT11_sensorData, int moveSensorState)
{
 8002dc4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002dc6:	46de      	mov	lr, fp
 8002dc8:	4657      	mov	r7, sl
 8002dca:	464e      	mov	r6, r9
 8002dcc:	4645      	mov	r5, r8
 8002dce:	b5e0      	push	{r5, r6, r7, lr}
 8002dd0:	b09b      	sub	sp, #108	; 0x6c
 8002dd2:	af0c      	add	r7, sp, #48	; 0x30
 8002dd4:	6178      	str	r0, [r7, #20]
 8002dd6:	6139      	str	r1, [r7, #16]
 8002dd8:	60fa      	str	r2, [r7, #12]
	bool sentUpdate = false;
 8002dda:	232f      	movs	r3, #47	; 0x2f
 8002ddc:	2208      	movs	r2, #8
 8002dde:	4694      	mov	ip, r2
 8002de0:	44bc      	add	ip, r7
 8002de2:	4463      	add	r3, ip
 8002de4:	2200      	movs	r2, #0
 8002de6:	701a      	strb	r2, [r3, #0]
	if (currentTimeDateData && DHT11_sensorData)
 8002de8:	697b      	ldr	r3, [r7, #20]
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d100      	bne.n	8002df0 <publishDataBluetooth+0x2c>
 8002dee:	e089      	b.n	8002f04 <publishDataBluetooth+0x140>
 8002df0:	693b      	ldr	r3, [r7, #16]
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d100      	bne.n	8002df8 <publishDataBluetooth+0x34>
 8002df6:	e085      	b.n	8002f04 <publishDataBluetooth+0x140>
	{
		RTC_TimeTypeDef rtcTime = {0};
 8002df8:	2414      	movs	r4, #20
 8002dfa:	2608      	movs	r6, #8
 8002dfc:	19bb      	adds	r3, r7, r6
 8002dfe:	191b      	adds	r3, r3, r4
 8002e00:	0018      	movs	r0, r3
 8002e02:	2314      	movs	r3, #20
 8002e04:	001a      	movs	r2, r3
 8002e06:	2100      	movs	r1, #0
 8002e08:	f005 fc69 	bl	80086de <memset>
		RTC_DateTypeDef rtcDate = {0};
 8002e0c:	2510      	movs	r5, #16
 8002e0e:	19bb      	adds	r3, r7, r6
 8002e10:	195b      	adds	r3, r3, r5
 8002e12:	2200      	movs	r2, #0
 8002e14:	601a      	str	r2, [r3, #0]
		HAL_RTC_GetTime(&hrtc, &rtcTime, RTC_FORMAT_BIN);
 8002e16:	19bb      	adds	r3, r7, r6
 8002e18:	1919      	adds	r1, r3, r4
 8002e1a:	4b42      	ldr	r3, [pc, #264]	; (8002f24 <publishDataBluetooth+0x160>)
 8002e1c:	2200      	movs	r2, #0
 8002e1e:	0018      	movs	r0, r3
 8002e20:	f002 fecc 	bl	8005bbc <HAL_RTC_GetTime>
		HAL_RTC_GetDate(&hrtc, &rtcDate, RTC_FORMAT_BIN);
 8002e24:	19bb      	adds	r3, r7, r6
 8002e26:	1959      	adds	r1, r3, r5
 8002e28:	4b3e      	ldr	r3, [pc, #248]	; (8002f24 <publishDataBluetooth+0x160>)
 8002e2a:	2200      	movs	r2, #0
 8002e2c:	0018      	movs	r0, r3
 8002e2e:	f002 ffc9 	bl	8005dc4 <HAL_RTC_GetDate>

		//get current adc conversion
		float adcVoltage = ((float)adcBuffer[ADC_BUFFER_SIZE - 1] * ADC_MAX_VOLTAGE)
 8002e32:	4b3d      	ldr	r3, [pc, #244]	; (8002f28 <publishDataBluetooth+0x164>)
 8002e34:	4a3d      	ldr	r2, [pc, #244]	; (8002f2c <publishDataBluetooth+0x168>)
 8002e36:	5a9b      	ldrh	r3, [r3, r2]
 8002e38:	0018      	movs	r0, r3
 8002e3a:	f7fd fd6f 	bl	800091c <__aeabi_ui2f>
 8002e3e:	1c03      	adds	r3, r0, #0
 8002e40:	493b      	ldr	r1, [pc, #236]	; (8002f30 <publishDataBluetooth+0x16c>)
 8002e42:	1c18      	adds	r0, r3, #0
 8002e44:	f7fd fc38 	bl	80006b8 <__aeabi_fmul>
 8002e48:	1c03      	adds	r3, r0, #0
 8002e4a:	218b      	movs	r1, #139	; 0x8b
 8002e4c:	05c9      	lsls	r1, r1, #23
 8002e4e:	1c18      	adds	r0, r3, #0
 8002e50:	f7fd fb20 	bl	8000494 <__aeabi_fdiv>
 8002e54:	1c03      	adds	r3, r0, #0
 8002e56:	633b      	str	r3, [r7, #48]	; 0x30
		sprintf(currentTimeDateData,
			"Date: %2d.%2d.202%d Time: %d:%d:%d\n"
			"MoveSensor : %d\n"
			"ADC Voltage: %.2fV\n"
			"Temperature: %d.%d Humidity: %d.%d\n",
			rtcDate.WeekDay, rtcDate.Month, rtcDate.Year,
 8002e58:	0032      	movs	r2, r6
 8002e5a:	18bb      	adds	r3, r7, r2
 8002e5c:	195b      	adds	r3, r3, r5
 8002e5e:	781b      	ldrb	r3, [r3, #0]
		sprintf(currentTimeDateData,
 8002e60:	60bb      	str	r3, [r7, #8]
			rtcDate.WeekDay, rtcDate.Month, rtcDate.Year,
 8002e62:	18bb      	adds	r3, r7, r2
 8002e64:	195b      	adds	r3, r3, r5
 8002e66:	785b      	ldrb	r3, [r3, #1]
		sprintf(currentTimeDateData,
 8002e68:	607b      	str	r3, [r7, #4]
			rtcDate.WeekDay, rtcDate.Month, rtcDate.Year,
 8002e6a:	18bb      	adds	r3, r7, r2
 8002e6c:	195b      	adds	r3, r3, r5
 8002e6e:	78db      	ldrb	r3, [r3, #3]
		sprintf(currentTimeDateData,
 8002e70:	001d      	movs	r5, r3
			rtcTime.Hours, rtcTime.Minutes, rtcTime.Seconds,
 8002e72:	18bb      	adds	r3, r7, r2
 8002e74:	191b      	adds	r3, r3, r4
 8002e76:	781b      	ldrb	r3, [r3, #0]
		sprintf(currentTimeDateData,
 8002e78:	001e      	movs	r6, r3
			rtcTime.Hours, rtcTime.Minutes, rtcTime.Seconds,
 8002e7a:	18bb      	adds	r3, r7, r2
 8002e7c:	191b      	adds	r3, r3, r4
 8002e7e:	785b      	ldrb	r3, [r3, #1]
		sprintf(currentTimeDateData,
 8002e80:	4698      	mov	r8, r3
			rtcTime.Hours, rtcTime.Minutes, rtcTime.Seconds,
 8002e82:	18bb      	adds	r3, r7, r2
 8002e84:	191b      	adds	r3, r3, r4
 8002e86:	789b      	ldrb	r3, [r3, #2]
		sprintf(currentTimeDateData,
 8002e88:	4699      	mov	r9, r3
 8002e8a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002e8c:	f7ff fb24 	bl	80024d8 <__aeabi_f2d>
 8002e90:	000a      	movs	r2, r1
 8002e92:	0001      	movs	r1, r0
			(int) moveSensorState, adcVoltage,
			DHT11_sensorData->temp_int, DHT11_sensorData->temp_dec,
 8002e94:	693b      	ldr	r3, [r7, #16]
 8002e96:	781b      	ldrb	r3, [r3, #0]
		sprintf(currentTimeDateData,
 8002e98:	469c      	mov	ip, r3
			DHT11_sensorData->temp_int, DHT11_sensorData->temp_dec,
 8002e9a:	693b      	ldr	r3, [r7, #16]
 8002e9c:	785b      	ldrb	r3, [r3, #1]
		sprintf(currentTimeDateData,
 8002e9e:	469a      	mov	sl, r3
			DHT11_sensorData->rh_int, DHT11_sensorData->rh_dec);
 8002ea0:	693b      	ldr	r3, [r7, #16]
 8002ea2:	789b      	ldrb	r3, [r3, #2]
		sprintf(currentTimeDateData,
 8002ea4:	469b      	mov	fp, r3
			DHT11_sensorData->rh_int, DHT11_sensorData->rh_dec);
 8002ea6:	693b      	ldr	r3, [r7, #16]
 8002ea8:	78db      	ldrb	r3, [r3, #3]
		sprintf(currentTimeDateData,
 8002eaa:	4c22      	ldr	r4, [pc, #136]	; (8002f34 <publishDataBluetooth+0x170>)
 8002eac:	6978      	ldr	r0, [r7, #20]
 8002eae:	930b      	str	r3, [sp, #44]	; 0x2c
 8002eb0:	465b      	mov	r3, fp
 8002eb2:	930a      	str	r3, [sp, #40]	; 0x28
 8002eb4:	4653      	mov	r3, sl
 8002eb6:	9309      	str	r3, [sp, #36]	; 0x24
 8002eb8:	4663      	mov	r3, ip
 8002eba:	9308      	str	r3, [sp, #32]
 8002ebc:	9106      	str	r1, [sp, #24]
 8002ebe:	9207      	str	r2, [sp, #28]
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	9304      	str	r3, [sp, #16]
 8002ec4:	4649      	mov	r1, r9
 8002ec6:	9103      	str	r1, [sp, #12]
 8002ec8:	4641      	mov	r1, r8
 8002eca:	9102      	str	r1, [sp, #8]
 8002ecc:	9601      	str	r6, [sp, #4]
 8002ece:	9500      	str	r5, [sp, #0]
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	68ba      	ldr	r2, [r7, #8]
 8002ed4:	0021      	movs	r1, r4
 8002ed6:	f006 f869 	bl	8008fac <siprintf>

		if (HAL_ERROR != HAL_UART_Transmit(&huart1, (uint8_t*)currentTimeDateData,
				strlen(currentTimeDateData), 100))
 8002eda:	697b      	ldr	r3, [r7, #20]
 8002edc:	0018      	movs	r0, r3
 8002ede:	f7fd f913 	bl	8000108 <strlen>
 8002ee2:	0003      	movs	r3, r0
		if (HAL_ERROR != HAL_UART_Transmit(&huart1, (uint8_t*)currentTimeDateData,
 8002ee4:	b29a      	uxth	r2, r3
 8002ee6:	6979      	ldr	r1, [r7, #20]
 8002ee8:	4813      	ldr	r0, [pc, #76]	; (8002f38 <publishDataBluetooth+0x174>)
 8002eea:	2364      	movs	r3, #100	; 0x64
 8002eec:	f004 fe94 	bl	8007c18 <HAL_UART_Transmit>
 8002ef0:	0003      	movs	r3, r0
 8002ef2:	2b01      	cmp	r3, #1
 8002ef4:	d006      	beq.n	8002f04 <publishDataBluetooth+0x140>
		{
			sentUpdate = true;
 8002ef6:	232f      	movs	r3, #47	; 0x2f
 8002ef8:	2208      	movs	r2, #8
 8002efa:	4694      	mov	ip, r2
 8002efc:	44bc      	add	ip, r7
 8002efe:	4463      	add	r3, ip
 8002f00:	2201      	movs	r2, #1
 8002f02:	701a      	strb	r2, [r3, #0]
		}
	}
	return sentUpdate;
 8002f04:	232f      	movs	r3, #47	; 0x2f
 8002f06:	2208      	movs	r2, #8
 8002f08:	4694      	mov	ip, r2
 8002f0a:	44bc      	add	ip, r7
 8002f0c:	4463      	add	r3, ip
 8002f0e:	781b      	ldrb	r3, [r3, #0]
}
 8002f10:	0018      	movs	r0, r3
 8002f12:	46bd      	mov	sp, r7
 8002f14:	b00f      	add	sp, #60	; 0x3c
 8002f16:	bc3c      	pop	{r2, r3, r4, r5}
 8002f18:	4690      	mov	r8, r2
 8002f1a:	4699      	mov	r9, r3
 8002f1c:	46a2      	mov	sl, r4
 8002f1e:	46ab      	mov	fp, r5
 8002f20:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002f22:	46c0      	nop			; (mov r8, r8)
 8002f24:	20000854 	.word	0x20000854
 8002f28:	20000354 	.word	0x20000354
 8002f2c:	000003e6 	.word	0x000003e6
 8002f30:	40533333 	.word	0x40533333
 8002f34:	0800a838 	.word	0x0800a838
 8002f38:	200007d4 	.word	0x200007d4

08002f3c <HandleSpiDataTransfer>:

static void HandleSpiDataTransfer()
{
 8002f3c:	b5b0      	push	{r4, r5, r7, lr}
 8002f3e:	b084      	sub	sp, #16
 8002f40:	af00      	add	r7, sp, #0
	SPI_State state = SPI_getState();
 8002f42:	250f      	movs	r5, #15
 8002f44:	197c      	adds	r4, r7, r5
 8002f46:	f7ff fb5f 	bl	8002608 <SPI_getState>
 8002f4a:	0003      	movs	r3, r0
 8002f4c:	7023      	strb	r3, [r4, #0]
	if (SPI_IDLE == state)
 8002f4e:	197b      	adds	r3, r7, r5
 8002f50:	781b      	ldrb	r3, [r3, #0]
 8002f52:	2b02      	cmp	r3, #2
 8002f54:	d116      	bne.n	8002f84 <HandleSpiDataTransfer+0x48>
	{
		if (!RpiDateTimeSynced)
 8002f56:	4b1d      	ldr	r3, [pc, #116]	; (8002fcc <HandleSpiDataTransfer+0x90>)
 8002f58:	781b      	ldrb	r3, [r3, #0]
 8002f5a:	2201      	movs	r2, #1
 8002f5c:	4053      	eors	r3, r2
 8002f5e:	b2db      	uxtb	r3, r3
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d002      	beq.n	8002f6a <HandleSpiDataTransfer+0x2e>
		{
			SPI_RequestDateTimeFromRpi();
 8002f64:	f7ff fc4e 	bl	8002804 <SPI_RequestDateTimeFromRpi>
			SPI_RxDateTime rxDateTime = {0};
			RpiDateTimeSynced = SPI_ReadTransmitData(&rxDateTime);
			MX_RTC_Init(&rxDateTime);
		}
	}
}
 8002f68:	e02b      	b.n	8002fc2 <HandleSpiDataTransfer+0x86>
			SPI_TxSensorData sensorData = {0};
 8002f6a:	2408      	movs	r4, #8
 8002f6c:	193b      	adds	r3, r7, r4
 8002f6e:	0018      	movs	r0, r3
 8002f70:	2305      	movs	r3, #5
 8002f72:	001a      	movs	r2, r3
 8002f74:	2100      	movs	r1, #0
 8002f76:	f005 fbb2 	bl	80086de <memset>
			SPI_PrepareSensorDataTransmit(&sensorData);
 8002f7a:	193b      	adds	r3, r7, r4
 8002f7c:	0018      	movs	r0, r3
 8002f7e:	f7ff fbfb 	bl	8002778 <SPI_PrepareSensorDataTransmit>
}
 8002f82:	e01e      	b.n	8002fc2 <HandleSpiDataTransfer+0x86>
	else if (SPI_RX_DATA_AVAILABLE == state)
 8002f84:	230f      	movs	r3, #15
 8002f86:	18fb      	adds	r3, r7, r3
 8002f88:	781b      	ldrb	r3, [r3, #0]
 8002f8a:	2b04      	cmp	r3, #4
 8002f8c:	d119      	bne.n	8002fc2 <HandleSpiDataTransfer+0x86>
		if (!RpiDateTimeSynced)
 8002f8e:	4b0f      	ldr	r3, [pc, #60]	; (8002fcc <HandleSpiDataTransfer+0x90>)
 8002f90:	781b      	ldrb	r3, [r3, #0]
 8002f92:	2201      	movs	r2, #1
 8002f94:	4053      	eors	r3, r2
 8002f96:	b2db      	uxtb	r3, r3
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d012      	beq.n	8002fc2 <HandleSpiDataTransfer+0x86>
			SPI_RxDateTime rxDateTime = {0};
 8002f9c:	003b      	movs	r3, r7
 8002f9e:	0018      	movs	r0, r3
 8002fa0:	2308      	movs	r3, #8
 8002fa2:	001a      	movs	r2, r3
 8002fa4:	2100      	movs	r1, #0
 8002fa6:	f005 fb9a 	bl	80086de <memset>
			RpiDateTimeSynced = SPI_ReadTransmitData(&rxDateTime);
 8002faa:	003b      	movs	r3, r7
 8002fac:	0018      	movs	r0, r3
 8002fae:	f7ff fc0d 	bl	80027cc <SPI_ReadTransmitData>
 8002fb2:	0003      	movs	r3, r0
 8002fb4:	001a      	movs	r2, r3
 8002fb6:	4b05      	ldr	r3, [pc, #20]	; (8002fcc <HandleSpiDataTransfer+0x90>)
 8002fb8:	701a      	strb	r2, [r3, #0]
			MX_RTC_Init(&rxDateTime);
 8002fba:	003b      	movs	r3, r7
 8002fbc:	0018      	movs	r0, r3
 8002fbe:	f000 f95d 	bl	800327c <MX_RTC_Init>
}
 8002fc2:	46c0      	nop			; (mov r8, r8)
 8002fc4:	46bd      	mov	sp, r7
 8002fc6:	b004      	add	sp, #16
 8002fc8:	bdb0      	pop	{r4, r5, r7, pc}
 8002fca:	46c0      	nop			; (mov r8, r8)
 8002fcc:	2000029d 	.word	0x2000029d

08002fd0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002fd0:	b590      	push	{r4, r7, lr}
 8002fd2:	b083      	sub	sp, #12
 8002fd4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002fd6:	f000 fe67 	bl	8003ca8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002fda:	f000 f889 	bl	80030f0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002fde:	f000 faa5 	bl	800352c <MX_GPIO_Init>
  MX_DMA_Init();
 8002fe2:	f000 fa8d 	bl	8003500 <MX_DMA_Init>
  MX_TIM6_Init();
 8002fe6:	f000 fa07 	bl	80033f8 <MX_TIM6_Init>
  MX_USART1_UART_Init();
 8002fea:	f000 fa29 	bl	8003440 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8002fee:	f000 fa57 	bl	80034a0 <MX_USART2_UART_Init>
  MX_TIM3_Init();
 8002ff2:	f000 f9a7 	bl	8003344 <MX_TIM3_Init>
  MX_ADC_Init();
 8002ff6:	f000 f8e5 	bl	80031c4 <MX_ADC_Init>
  /* USER CODE BEGIN 2 */
  bool spi_initialized = false;
 8002ffa:	1dfb      	adds	r3, r7, #7
 8002ffc:	2200      	movs	r2, #0
 8002ffe:	701a      	strb	r2, [r3, #0]
  if (SPI_Config())
 8003000:	f7ff fb0c 	bl	800261c <SPI_Config>
 8003004:	1e03      	subs	r3, r0, #0
 8003006:	d006      	beq.n	8003016 <main+0x46>
  {
	 SPI_Init();
 8003008:	f7ff fb98 	bl	800273c <SPI_Init>
	 spi_initialized = SPI_RequestDateTimeFromRpi();
 800300c:	1dfc      	adds	r4, r7, #7
 800300e:	f7ff fbf9 	bl	8002804 <SPI_RequestDateTimeFromRpi>
 8003012:	0003      	movs	r3, r0
 8003014:	7023      	strb	r3, [r4, #0]
  }

  DHT11_Data DHT11_sensorData = {0};
 8003016:	003b      	movs	r3, r7
 8003018:	0018      	movs	r0, r3
 800301a:	2305      	movs	r3, #5
 800301c:	001a      	movs	r2, r3
 800301e:	2100      	movs	r1, #0
 8003020:	f005 fb5d 	bl	80086de <memset>

  HAL_TIM_PWM_Start(&hTim3_PWM_Servo, TIM_CHANNEL_2);
 8003024:	4b29      	ldr	r3, [pc, #164]	; (80030cc <main+0xfc>)
 8003026:	2104      	movs	r1, #4
 8003028:	0018      	movs	r0, r3
 800302a:	f004 f869 	bl	8007100 <HAL_TIM_PWM_Start>

  // start adc conversion
  HAL_ADC_Start_DMA(&hadc, (uint32_t*)adcBuffer, ADC_BUFFER_SIZE);
 800302e:	23fa      	movs	r3, #250	; 0xfa
 8003030:	005a      	lsls	r2, r3, #1
 8003032:	4927      	ldr	r1, [pc, #156]	; (80030d0 <main+0x100>)
 8003034:	4b27      	ldr	r3, [pc, #156]	; (80030d4 <main+0x104>)
 8003036:	0018      	movs	r0, r3
 8003038:	f000 fffc 	bl	8004034 <HAL_ADC_Start_DMA>

  //Init DHT11 Temp and Rh sensor
  bool dht11_Initalized = DHT11_Init(DHT11_GPIO_PORT, DHT11_GPIO_Pin, DHT11_timerID);
 800303c:	4b26      	ldr	r3, [pc, #152]	; (80030d8 <main+0x108>)
 800303e:	6818      	ldr	r0, [r3, #0]
 8003040:	4b26      	ldr	r3, [pc, #152]	; (80030dc <main+0x10c>)
 8003042:	8819      	ldrh	r1, [r3, #0]
 8003044:	4b26      	ldr	r3, [pc, #152]	; (80030e0 <main+0x110>)
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	1dbc      	adds	r4, r7, #6
 800304a:	001a      	movs	r2, r3
 800304c:	f7ff fd72 	bl	8002b34 <DHT11_Init>
 8003050:	0003      	movs	r3, r0
 8003052:	7023      	strb	r3, [r4, #0]

   //read Temperature and RH data
  if (dht11_Initalized)
 8003054:	1dbb      	adds	r3, r7, #6
 8003056:	781b      	ldrb	r3, [r3, #0]
 8003058:	2b00      	cmp	r3, #0
 800305a:	d003      	beq.n	8003064 <main+0x94>
  {
	 DHT11_ReadDHT11Data(&DHT11_sensorData); //set to do it every 2min - not very volatile
 800305c:	003b      	movs	r3, r7
 800305e:	0018      	movs	r0, r3
 8003060:	f7ff fd98 	bl	8002b94 <DHT11_ReadDHT11Data>
	{
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  //light ext led
		GPIO_PinState moveSensorState = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_12);
 8003064:	1d7c      	adds	r4, r7, #5
 8003066:	2380      	movs	r3, #128	; 0x80
 8003068:	015b      	lsls	r3, r3, #5
 800306a:	4a1e      	ldr	r2, [pc, #120]	; (80030e4 <main+0x114>)
 800306c:	0019      	movs	r1, r3
 800306e:	0010      	movs	r0, r2
 8003070:	f001 fe9c 	bl	8004dac <HAL_GPIO_ReadPin>
 8003074:	0003      	movs	r3, r0
 8003076:	7023      	strb	r3, [r4, #0]
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, moveSensorState);
 8003078:	1d7b      	adds	r3, r7, #5
 800307a:	781b      	ldrb	r3, [r3, #0]
 800307c:	4819      	ldr	r0, [pc, #100]	; (80030e4 <main+0x114>)
 800307e:	001a      	movs	r2, r3
 8003080:	2108      	movs	r1, #8
 8003082:	f001 feb0 	bl	8004de6 <HAL_GPIO_WritePin>

		if (spi_initialized)
 8003086:	1dfb      	adds	r3, r7, #7
 8003088:	781b      	ldrb	r3, [r3, #0]
 800308a:	2b00      	cmp	r3, #0
 800308c:	d003      	beq.n	8003096 <main+0xc6>
		{
			SPI_CommSM();
 800308e:	f7ff fbe9 	bl	8002864 <SPI_CommSM>
			HandleSpiDataTransfer();
 8003092:	f7ff ff53 	bl	8002f3c <HandleSpiDataTransfer>
		}
		//Handle button interrupts
		if (true == btnTrigger)
 8003096:	4b14      	ldr	r3, [pc, #80]	; (80030e8 <main+0x118>)
 8003098:	781b      	ldrb	r3, [r3, #0]
 800309a:	b2db      	uxtb	r3, r3
 800309c:	2b00      	cmp	r3, #0
 800309e:	d011      	beq.n	80030c4 <main+0xf4>
		{
			//light led
			HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 80030a0:	2390      	movs	r3, #144	; 0x90
 80030a2:	05db      	lsls	r3, r3, #23
 80030a4:	2120      	movs	r1, #32
 80030a6:	0018      	movs	r0, r3
 80030a8:	f001 feba 	bl	8004e20 <HAL_GPIO_TogglePin>
			//change PWM period
			setPWMPeriod();
 80030ac:	f7ff fe60 	bl	8002d70 <setPWMPeriod>

			//get current rtc time and date
			publishDataBluetooth(currentTimeDateData, &DHT11_sensorData, moveSensorState);
 80030b0:	1d7b      	adds	r3, r7, #5
 80030b2:	781a      	ldrb	r2, [r3, #0]
 80030b4:	0039      	movs	r1, r7
 80030b6:	4b0d      	ldr	r3, [pc, #52]	; (80030ec <main+0x11c>)
 80030b8:	0018      	movs	r0, r3
 80030ba:	f7ff fe83 	bl	8002dc4 <publishDataBluetooth>
			//send SPI - the MCU will be a slave that will be asked by the HMI ECU for
			//spi data transmit, for now the testing purposes the spi will send when button pressed
			btnTrigger = false;
 80030be:	4b0a      	ldr	r3, [pc, #40]	; (80030e8 <main+0x118>)
 80030c0:	2200      	movs	r2, #0
 80030c2:	701a      	strb	r2, [r3, #0]
		}
		HAL_Delay(50);
 80030c4:	2032      	movs	r0, #50	; 0x32
 80030c6:	f000 fe53 	bl	8003d70 <HAL_Delay>
	{
 80030ca:	e7cb      	b.n	8003064 <main+0x94>
 80030cc:	20000314 	.word	0x20000314
 80030d0:	20000354 	.word	0x20000354
 80030d4:	20000978 	.word	0x20000978
 80030d8:	20000018 	.word	0x20000018
 80030dc:	2000001c 	.word	0x2000001c
 80030e0:	20000014 	.word	0x20000014
 80030e4:	48000800 	.word	0x48000800
 80030e8:	2000029c 	.word	0x2000029c
 80030ec:	2000073c 	.word	0x2000073c

080030f0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80030f0:	b590      	push	{r4, r7, lr}
 80030f2:	b095      	sub	sp, #84	; 0x54
 80030f4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80030f6:	2420      	movs	r4, #32
 80030f8:	193b      	adds	r3, r7, r4
 80030fa:	0018      	movs	r0, r3
 80030fc:	2330      	movs	r3, #48	; 0x30
 80030fe:	001a      	movs	r2, r3
 8003100:	2100      	movs	r1, #0
 8003102:	f005 faec 	bl	80086de <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003106:	2310      	movs	r3, #16
 8003108:	18fb      	adds	r3, r7, r3
 800310a:	0018      	movs	r0, r3
 800310c:	2310      	movs	r3, #16
 800310e:	001a      	movs	r2, r3
 8003110:	2100      	movs	r1, #0
 8003112:	f005 fae4 	bl	80086de <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003116:	003b      	movs	r3, r7
 8003118:	0018      	movs	r0, r3
 800311a:	2310      	movs	r3, #16
 800311c:	001a      	movs	r2, r3
 800311e:	2100      	movs	r1, #0
 8003120:	f005 fadd 	bl	80086de <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8003124:	0021      	movs	r1, r4
 8003126:	187b      	adds	r3, r7, r1
 8003128:	220a      	movs	r2, #10
 800312a:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800312c:	187b      	adds	r3, r7, r1
 800312e:	2201      	movs	r2, #1
 8003130:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003132:	187b      	adds	r3, r7, r1
 8003134:	2210      	movs	r2, #16
 8003136:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8003138:	187b      	adds	r3, r7, r1
 800313a:	2201      	movs	r2, #1
 800313c:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800313e:	187b      	adds	r3, r7, r1
 8003140:	2202      	movs	r2, #2
 8003142:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8003144:	187b      	adds	r3, r7, r1
 8003146:	2200      	movs	r2, #0
 8003148:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 800314a:	187b      	adds	r3, r7, r1
 800314c:	22a0      	movs	r2, #160	; 0xa0
 800314e:	0392      	lsls	r2, r2, #14
 8003150:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8003152:	187b      	adds	r3, r7, r1
 8003154:	2200      	movs	r2, #0
 8003156:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003158:	187b      	adds	r3, r7, r1
 800315a:	0018      	movs	r0, r3
 800315c:	f001 fea2 	bl	8004ea4 <HAL_RCC_OscConfig>
 8003160:	1e03      	subs	r3, r0, #0
 8003162:	d001      	beq.n	8003168 <SystemClock_Config+0x78>
  {
    Error_Handler();
 8003164:	f000 fa80 	bl	8003668 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003168:	2110      	movs	r1, #16
 800316a:	187b      	adds	r3, r7, r1
 800316c:	2207      	movs	r2, #7
 800316e:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003170:	187b      	adds	r3, r7, r1
 8003172:	2202      	movs	r2, #2
 8003174:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003176:	187b      	adds	r3, r7, r1
 8003178:	2200      	movs	r2, #0
 800317a:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800317c:	187b      	adds	r3, r7, r1
 800317e:	2200      	movs	r2, #0
 8003180:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8003182:	187b      	adds	r3, r7, r1
 8003184:	2101      	movs	r1, #1
 8003186:	0018      	movs	r0, r3
 8003188:	f002 f9a8 	bl	80054dc <HAL_RCC_ClockConfig>
 800318c:	1e03      	subs	r3, r0, #0
 800318e:	d001      	beq.n	8003194 <SystemClock_Config+0xa4>
  {
    Error_Handler();
 8003190:	f000 fa6a 	bl	8003668 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_RTC;
 8003194:	003b      	movs	r3, r7
 8003196:	4a0a      	ldr	r2, [pc, #40]	; (80031c0 <SystemClock_Config+0xd0>)
 8003198:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 800319a:	003b      	movs	r3, r7
 800319c:	2200      	movs	r2, #0
 800319e:	609a      	str	r2, [r3, #8]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80031a0:	003b      	movs	r3, r7
 80031a2:	2280      	movs	r2, #128	; 0x80
 80031a4:	0092      	lsls	r2, r2, #2
 80031a6:	605a      	str	r2, [r3, #4]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80031a8:	003b      	movs	r3, r7
 80031aa:	0018      	movs	r0, r3
 80031ac:	f002 fae8 	bl	8005780 <HAL_RCCEx_PeriphCLKConfig>
 80031b0:	1e03      	subs	r3, r0, #0
 80031b2:	d001      	beq.n	80031b8 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 80031b4:	f000 fa58 	bl	8003668 <Error_Handler>
  }
}
 80031b8:	46c0      	nop			; (mov r8, r8)
 80031ba:	46bd      	mov	sp, r7
 80031bc:	b015      	add	sp, #84	; 0x54
 80031be:	bd90      	pop	{r4, r7, pc}
 80031c0:	00010001 	.word	0x00010001

080031c4 <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 80031c4:	b580      	push	{r7, lr}
 80031c6:	b084      	sub	sp, #16
 80031c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80031ca:	1d3b      	adds	r3, r7, #4
 80031cc:	0018      	movs	r0, r3
 80031ce:	230c      	movs	r3, #12
 80031d0:	001a      	movs	r2, r3
 80031d2:	2100      	movs	r1, #0
 80031d4:	f005 fa83 	bl	80086de <memset>
  /* USER CODE BEGIN ADC_Init 1 */

  /* USER CODE END ADC_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc.Instance = ADC1;
 80031d8:	4b26      	ldr	r3, [pc, #152]	; (8003274 <MX_ADC_Init+0xb0>)
 80031da:	4a27      	ldr	r2, [pc, #156]	; (8003278 <MX_ADC_Init+0xb4>)
 80031dc:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80031de:	4b25      	ldr	r3, [pc, #148]	; (8003274 <MX_ADC_Init+0xb0>)
 80031e0:	2280      	movs	r2, #128	; 0x80
 80031e2:	0612      	lsls	r2, r2, #24
 80031e4:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 80031e6:	4b23      	ldr	r3, [pc, #140]	; (8003274 <MX_ADC_Init+0xb0>)
 80031e8:	2200      	movs	r2, #0
 80031ea:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80031ec:	4b21      	ldr	r3, [pc, #132]	; (8003274 <MX_ADC_Init+0xb0>)
 80031ee:	2200      	movs	r2, #0
 80031f0:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 80031f2:	4b20      	ldr	r3, [pc, #128]	; (8003274 <MX_ADC_Init+0xb0>)
 80031f4:	2201      	movs	r2, #1
 80031f6:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80031f8:	4b1e      	ldr	r3, [pc, #120]	; (8003274 <MX_ADC_Init+0xb0>)
 80031fa:	2204      	movs	r2, #4
 80031fc:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 80031fe:	4b1d      	ldr	r3, [pc, #116]	; (8003274 <MX_ADC_Init+0xb0>)
 8003200:	2200      	movs	r2, #0
 8003202:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8003204:	4b1b      	ldr	r3, [pc, #108]	; (8003274 <MX_ADC_Init+0xb0>)
 8003206:	2200      	movs	r2, #0
 8003208:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = ENABLE;
 800320a:	4b1a      	ldr	r3, [pc, #104]	; (8003274 <MX_ADC_Init+0xb0>)
 800320c:	2201      	movs	r2, #1
 800320e:	769a      	strb	r2, [r3, #26]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8003210:	4b18      	ldr	r3, [pc, #96]	; (8003274 <MX_ADC_Init+0xb0>)
 8003212:	2200      	movs	r2, #0
 8003214:	76da      	strb	r2, [r3, #27]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003216:	4b17      	ldr	r3, [pc, #92]	; (8003274 <MX_ADC_Init+0xb0>)
 8003218:	22c2      	movs	r2, #194	; 0xc2
 800321a:	32ff      	adds	r2, #255	; 0xff
 800321c:	61da      	str	r2, [r3, #28]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800321e:	4b15      	ldr	r3, [pc, #84]	; (8003274 <MX_ADC_Init+0xb0>)
 8003220:	2200      	movs	r2, #0
 8003222:	621a      	str	r2, [r3, #32]
  hadc.Init.DMAContinuousRequests = ENABLE;
 8003224:	4b13      	ldr	r3, [pc, #76]	; (8003274 <MX_ADC_Init+0xb0>)
 8003226:	2224      	movs	r2, #36	; 0x24
 8003228:	2101      	movs	r1, #1
 800322a:	5499      	strb	r1, [r3, r2]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800322c:	4b11      	ldr	r3, [pc, #68]	; (8003274 <MX_ADC_Init+0xb0>)
 800322e:	2201      	movs	r2, #1
 8003230:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8003232:	4b10      	ldr	r3, [pc, #64]	; (8003274 <MX_ADC_Init+0xb0>)
 8003234:	0018      	movs	r0, r3
 8003236:	f000 fdbd 	bl	8003db4 <HAL_ADC_Init>
 800323a:	1e03      	subs	r3, r0, #0
 800323c:	d001      	beq.n	8003242 <MX_ADC_Init+0x7e>
  {
    Error_Handler();
 800323e:	f000 fa13 	bl	8003668 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted. 
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8003242:	1d3b      	adds	r3, r7, #4
 8003244:	220b      	movs	r2, #11
 8003246:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8003248:	1d3b      	adds	r3, r7, #4
 800324a:	2280      	movs	r2, #128	; 0x80
 800324c:	0152      	lsls	r2, r2, #5
 800324e:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_71CYCLES_5;
 8003250:	1d3b      	adds	r3, r7, #4
 8003252:	2206      	movs	r2, #6
 8003254:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8003256:	1d3a      	adds	r2, r7, #4
 8003258:	4b06      	ldr	r3, [pc, #24]	; (8003274 <MX_ADC_Init+0xb0>)
 800325a:	0011      	movs	r1, r2
 800325c:	0018      	movs	r0, r3
 800325e:	f000 ff83 	bl	8004168 <HAL_ADC_ConfigChannel>
 8003262:	1e03      	subs	r3, r0, #0
 8003264:	d001      	beq.n	800326a <MX_ADC_Init+0xa6>
  {
    Error_Handler();
 8003266:	f000 f9ff 	bl	8003668 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 800326a:	46c0      	nop			; (mov r8, r8)
 800326c:	46bd      	mov	sp, r7
 800326e:	b004      	add	sp, #16
 8003270:	bd80      	pop	{r7, pc}
 8003272:	46c0      	nop			; (mov r8, r8)
 8003274:	20000978 	.word	0x20000978
 8003278:	40012400 	.word	0x40012400

0800327c <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(SPI_RxDateTime *initDateTime)
{
 800327c:	b590      	push	{r4, r7, lr}
 800327e:	b089      	sub	sp, #36	; 0x24
 8003280:	af00      	add	r7, sp, #0
 8003282:	6078      	str	r0, [r7, #4]

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8003284:	240c      	movs	r4, #12
 8003286:	193b      	adds	r3, r7, r4
 8003288:	0018      	movs	r0, r3
 800328a:	2314      	movs	r3, #20
 800328c:	001a      	movs	r2, r3
 800328e:	2100      	movs	r1, #0
 8003290:	f005 fa25 	bl	80086de <memset>
  RTC_DateTypeDef sDate = {0};
 8003294:	2108      	movs	r1, #8
 8003296:	187b      	adds	r3, r7, r1
 8003298:	2200      	movs	r2, #0
 800329a:	601a      	str	r2, [r3, #0]

  sDate.Year = initDateTime->year;
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	881b      	ldrh	r3, [r3, #0]
 80032a0:	b2da      	uxtb	r2, r3
 80032a2:	187b      	adds	r3, r7, r1
 80032a4:	70da      	strb	r2, [r3, #3]
  sDate.Month = initDateTime->month;
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	789a      	ldrb	r2, [r3, #2]
 80032aa:	187b      	adds	r3, r7, r1
 80032ac:	705a      	strb	r2, [r3, #1]
  sDate.WeekDay = initDateTime->day;
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	78da      	ldrb	r2, [r3, #3]
 80032b2:	187b      	adds	r3, r7, r1
 80032b4:	701a      	strb	r2, [r3, #0]
  sTime.Hours = initDateTime->hour;
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	791a      	ldrb	r2, [r3, #4]
 80032ba:	193b      	adds	r3, r7, r4
 80032bc:	701a      	strb	r2, [r3, #0]
  sTime.Minutes = initDateTime->minute;
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	795a      	ldrb	r2, [r3, #5]
 80032c2:	193b      	adds	r3, r7, r4
 80032c4:	705a      	strb	r2, [r3, #1]
  sTime.Seconds = initDateTime->second;
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	799a      	ldrb	r2, [r3, #6]
 80032ca:	193b      	adds	r3, r7, r4
 80032cc:	709a      	strb	r2, [r3, #2]
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only 
  */
  hrtc.Instance = RTC;
 80032ce:	4b1a      	ldr	r3, [pc, #104]	; (8003338 <MX_RTC_Init+0xbc>)
 80032d0:	4a1a      	ldr	r2, [pc, #104]	; (800333c <MX_RTC_Init+0xc0>)
 80032d2:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80032d4:	4b18      	ldr	r3, [pc, #96]	; (8003338 <MX_RTC_Init+0xbc>)
 80032d6:	2200      	movs	r2, #0
 80032d8:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80032da:	4b17      	ldr	r3, [pc, #92]	; (8003338 <MX_RTC_Init+0xbc>)
 80032dc:	227f      	movs	r2, #127	; 0x7f
 80032de:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80032e0:	4b15      	ldr	r3, [pc, #84]	; (8003338 <MX_RTC_Init+0xbc>)
 80032e2:	22ff      	movs	r2, #255	; 0xff
 80032e4:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80032e6:	4b14      	ldr	r3, [pc, #80]	; (8003338 <MX_RTC_Init+0xbc>)
 80032e8:	2200      	movs	r2, #0
 80032ea:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80032ec:	4b12      	ldr	r3, [pc, #72]	; (8003338 <MX_RTC_Init+0xbc>)
 80032ee:	2200      	movs	r2, #0
 80032f0:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80032f2:	4b11      	ldr	r3, [pc, #68]	; (8003338 <MX_RTC_Init+0xbc>)
 80032f4:	2200      	movs	r2, #0
 80032f6:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) == HAL_OK)
 80032f8:	4b0f      	ldr	r3, [pc, #60]	; (8003338 <MX_RTC_Init+0xbc>)
 80032fa:	0018      	movs	r0, r3
 80032fc:	f002 fb0e 	bl	800591c <HAL_RTC_Init>
 8003300:	1e03      	subs	r3, r0, #0
 8003302:	d114      	bne.n	800332e <MX_RTC_Init+0xb2>
  {
	if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) == HAL_OK)
 8003304:	230c      	movs	r3, #12
 8003306:	18f9      	adds	r1, r7, r3
 8003308:	4b0b      	ldr	r3, [pc, #44]	; (8003338 <MX_RTC_Init+0xbc>)
 800330a:	2200      	movs	r2, #0
 800330c:	0018      	movs	r0, r3
 800330e:	f002 fb99 	bl	8005a44 <HAL_RTC_SetTime>
 8003312:	1e03      	subs	r3, r0, #0
 8003314:	d10b      	bne.n	800332e <MX_RTC_Init+0xb2>
	{
		if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) == HAL_OK)
 8003316:	2308      	movs	r3, #8
 8003318:	18f9      	adds	r1, r7, r3
 800331a:	4b07      	ldr	r3, [pc, #28]	; (8003338 <MX_RTC_Init+0xbc>)
 800331c:	2200      	movs	r2, #0
 800331e:	0018      	movs	r0, r3
 8003320:	f002 fcaa 	bl	8005c78 <HAL_RTC_SetDate>
 8003324:	1e03      	subs	r3, r0, #0
 8003326:	d102      	bne.n	800332e <MX_RTC_Init+0xb2>
		{
			RTC_Initalized = true;
 8003328:	4b05      	ldr	r3, [pc, #20]	; (8003340 <MX_RTC_Init+0xc4>)
 800332a:	2201      	movs	r2, #1
 800332c:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800332e:	46c0      	nop			; (mov r8, r8)
 8003330:	46bd      	mov	sp, r7
 8003332:	b009      	add	sp, #36	; 0x24
 8003334:	bd90      	pop	{r4, r7, pc}
 8003336:	46c0      	nop			; (mov r8, r8)
 8003338:	20000854 	.word	0x20000854
 800333c:	40002800 	.word	0x40002800
 8003340:	2000029e 	.word	0x2000029e

08003344 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8003344:	b580      	push	{r7, lr}
 8003346:	b082      	sub	sp, #8
 8003348:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800334a:	003b      	movs	r3, r7
 800334c:	0018      	movs	r0, r3
 800334e:	2308      	movs	r3, #8
 8003350:	001a      	movs	r2, r3
 8003352:	2100      	movs	r1, #0
 8003354:	f005 f9c3 	bl	80086de <memset>
  /* USER CODE BEGIN TIM3_Init 1 */
  // 50Hz - 48 000 000 / 48000(prescaler) = 1000Hz , 1000Hz/ 20(period) = 50Hz
  //default pulse - 0 degrees is 0,5ms - 1 tick is 0.1ms, so 0 = 5 pulse
  //1.5ms - 90 degrees, 2.5ms - 180 degrees
  /* USER CODE END TIM3_Init 1 */
  hTim3_PWM_Servo.Instance = TIM3;
 8003358:	4b23      	ldr	r3, [pc, #140]	; (80033e8 <MX_TIM3_Init+0xa4>)
 800335a:	4a24      	ldr	r2, [pc, #144]	; (80033ec <MX_TIM3_Init+0xa8>)
 800335c:	601a      	str	r2, [r3, #0]
  hTim3_PWM_Servo.Init.Prescaler = 4800 - 1;
 800335e:	4b22      	ldr	r3, [pc, #136]	; (80033e8 <MX_TIM3_Init+0xa4>)
 8003360:	4a23      	ldr	r2, [pc, #140]	; (80033f0 <MX_TIM3_Init+0xac>)
 8003362:	605a      	str	r2, [r3, #4]
  hTim3_PWM_Servo.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003364:	4b20      	ldr	r3, [pc, #128]	; (80033e8 <MX_TIM3_Init+0xa4>)
 8003366:	2200      	movs	r2, #0
 8003368:	609a      	str	r2, [r3, #8]
  hTim3_PWM_Servo.Init.Period = 200- 1;
 800336a:	4b1f      	ldr	r3, [pc, #124]	; (80033e8 <MX_TIM3_Init+0xa4>)
 800336c:	22c7      	movs	r2, #199	; 0xc7
 800336e:	60da      	str	r2, [r3, #12]
  hTim3_PWM_Servo.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003370:	4b1d      	ldr	r3, [pc, #116]	; (80033e8 <MX_TIM3_Init+0xa4>)
 8003372:	2200      	movs	r2, #0
 8003374:	611a      	str	r2, [r3, #16]
  hTim3_PWM_Servo.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003376:	4b1c      	ldr	r3, [pc, #112]	; (80033e8 <MX_TIM3_Init+0xa4>)
 8003378:	2200      	movs	r2, #0
 800337a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&hTim3_PWM_Servo) != HAL_OK)
 800337c:	4b1a      	ldr	r3, [pc, #104]	; (80033e8 <MX_TIM3_Init+0xa4>)
 800337e:	0018      	movs	r0, r3
 8003380:	f003 fe92 	bl	80070a8 <HAL_TIM_PWM_Init>
 8003384:	1e03      	subs	r3, r0, #0
 8003386:	d001      	beq.n	800338c <MX_TIM3_Init+0x48>
  {
    Error_Handler();
 8003388:	f000 f96e 	bl	8003668 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800338c:	003b      	movs	r3, r7
 800338e:	2200      	movs	r2, #0
 8003390:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003392:	003b      	movs	r3, r7
 8003394:	2200      	movs	r2, #0
 8003396:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&hTim3_PWM_Servo, &sMasterConfig) != HAL_OK)
 8003398:	003a      	movs	r2, r7
 800339a:	4b13      	ldr	r3, [pc, #76]	; (80033e8 <MX_TIM3_Init+0xa4>)
 800339c:	0011      	movs	r1, r2
 800339e:	0018      	movs	r0, r3
 80033a0:	f004 fb7e 	bl	8007aa0 <HAL_TIMEx_MasterConfigSynchronization>
 80033a4:	1e03      	subs	r3, r0, #0
 80033a6:	d001      	beq.n	80033ac <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 80033a8:	f000 f95e 	bl	8003668 <Error_Handler>
  }
  servoPwmConfigOC.OCMode = TIM_OCMODE_PWM1;
 80033ac:	4b11      	ldr	r3, [pc, #68]	; (80033f4 <MX_TIM3_Init+0xb0>)
 80033ae:	2260      	movs	r2, #96	; 0x60
 80033b0:	601a      	str	r2, [r3, #0]
  servoPwmConfigOC.Pulse = 5;
 80033b2:	4b10      	ldr	r3, [pc, #64]	; (80033f4 <MX_TIM3_Init+0xb0>)
 80033b4:	2205      	movs	r2, #5
 80033b6:	605a      	str	r2, [r3, #4]
  servoPwmConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80033b8:	4b0e      	ldr	r3, [pc, #56]	; (80033f4 <MX_TIM3_Init+0xb0>)
 80033ba:	2200      	movs	r2, #0
 80033bc:	609a      	str	r2, [r3, #8]
  servoPwmConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80033be:	4b0d      	ldr	r3, [pc, #52]	; (80033f4 <MX_TIM3_Init+0xb0>)
 80033c0:	2200      	movs	r2, #0
 80033c2:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&hTim3_PWM_Servo, &servoPwmConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80033c4:	490b      	ldr	r1, [pc, #44]	; (80033f4 <MX_TIM3_Init+0xb0>)
 80033c6:	4b08      	ldr	r3, [pc, #32]	; (80033e8 <MX_TIM3_Init+0xa4>)
 80033c8:	2204      	movs	r2, #4
 80033ca:	0018      	movs	r0, r3
 80033cc:	f003 fffa 	bl	80073c4 <HAL_TIM_PWM_ConfigChannel>
 80033d0:	1e03      	subs	r3, r0, #0
 80033d2:	d001      	beq.n	80033d8 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 80033d4:	f000 f948 	bl	8003668 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&hTim3_PWM_Servo);
 80033d8:	4b03      	ldr	r3, [pc, #12]	; (80033e8 <MX_TIM3_Init+0xa4>)
 80033da:	0018      	movs	r0, r3
 80033dc:	f000 fa54 	bl	8003888 <HAL_TIM_MspPostInit>
}
 80033e0:	46c0      	nop			; (mov r8, r8)
 80033e2:	46bd      	mov	sp, r7
 80033e4:	b002      	add	sp, #8
 80033e6:	bd80      	pop	{r7, pc}
 80033e8:	20000314 	.word	0x20000314
 80033ec:	40000400 	.word	0x40000400
 80033f0:	000012bf 	.word	0x000012bf
 80033f4:	20000280 	.word	0x20000280

080033f8 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 80033f8:	b580      	push	{r7, lr}
 80033fa:	af00      	add	r7, sp, #0
  /* USER CODE END TIM6_Init 0 */

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80033fc:	4b0c      	ldr	r3, [pc, #48]	; (8003430 <MX_TIM6_Init+0x38>)
 80033fe:	4a0d      	ldr	r2, [pc, #52]	; (8003434 <MX_TIM6_Init+0x3c>)
 8003400:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 4800 - 1;
 8003402:	4b0b      	ldr	r3, [pc, #44]	; (8003430 <MX_TIM6_Init+0x38>)
 8003404:	4a0c      	ldr	r2, [pc, #48]	; (8003438 <MX_TIM6_Init+0x40>)
 8003406:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003408:	4b09      	ldr	r3, [pc, #36]	; (8003430 <MX_TIM6_Init+0x38>)
 800340a:	2200      	movs	r2, #0
 800340c:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 1500 - 1;
 800340e:	4b08      	ldr	r3, [pc, #32]	; (8003430 <MX_TIM6_Init+0x38>)
 8003410:	4a0a      	ldr	r2, [pc, #40]	; (800343c <MX_TIM6_Init+0x44>)
 8003412:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003414:	4b06      	ldr	r3, [pc, #24]	; (8003430 <MX_TIM6_Init+0x38>)
 8003416:	2200      	movs	r2, #0
 8003418:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800341a:	4b05      	ldr	r3, [pc, #20]	; (8003430 <MX_TIM6_Init+0x38>)
 800341c:	0018      	movs	r0, r3
 800341e:	f003 fd7e 	bl	8006f1e <HAL_TIM_Base_Init>
 8003422:	1e03      	subs	r3, r0, #0
 8003424:	d001      	beq.n	800342a <MX_TIM6_Init+0x32>
  {
    Error_Handler();
 8003426:	f000 f91f 	bl	8003668 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800342a:	46c0      	nop			; (mov r8, r8)
 800342c:	46bd      	mov	sp, r7
 800342e:	bd80      	pop	{r7, pc}
 8003430:	20000874 	.word	0x20000874
 8003434:	40001000 	.word	0x40001000
 8003438:	000012bf 	.word	0x000012bf
 800343c:	000005db 	.word	0x000005db

08003440 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8003440:	b580      	push	{r7, lr}
 8003442:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003444:	4b14      	ldr	r3, [pc, #80]	; (8003498 <MX_USART1_UART_Init+0x58>)
 8003446:	4a15      	ldr	r2, [pc, #84]	; (800349c <MX_USART1_UART_Init+0x5c>)
 8003448:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 800344a:	4b13      	ldr	r3, [pc, #76]	; (8003498 <MX_USART1_UART_Init+0x58>)
 800344c:	2296      	movs	r2, #150	; 0x96
 800344e:	0192      	lsls	r2, r2, #6
 8003450:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003452:	4b11      	ldr	r3, [pc, #68]	; (8003498 <MX_USART1_UART_Init+0x58>)
 8003454:	2200      	movs	r2, #0
 8003456:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003458:	4b0f      	ldr	r3, [pc, #60]	; (8003498 <MX_USART1_UART_Init+0x58>)
 800345a:	2200      	movs	r2, #0
 800345c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800345e:	4b0e      	ldr	r3, [pc, #56]	; (8003498 <MX_USART1_UART_Init+0x58>)
 8003460:	2200      	movs	r2, #0
 8003462:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003464:	4b0c      	ldr	r3, [pc, #48]	; (8003498 <MX_USART1_UART_Init+0x58>)
 8003466:	220c      	movs	r2, #12
 8003468:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800346a:	4b0b      	ldr	r3, [pc, #44]	; (8003498 <MX_USART1_UART_Init+0x58>)
 800346c:	2200      	movs	r2, #0
 800346e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003470:	4b09      	ldr	r3, [pc, #36]	; (8003498 <MX_USART1_UART_Init+0x58>)
 8003472:	2200      	movs	r2, #0
 8003474:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003476:	4b08      	ldr	r3, [pc, #32]	; (8003498 <MX_USART1_UART_Init+0x58>)
 8003478:	2200      	movs	r2, #0
 800347a:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800347c:	4b06      	ldr	r3, [pc, #24]	; (8003498 <MX_USART1_UART_Init+0x58>)
 800347e:	2200      	movs	r2, #0
 8003480:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003482:	4b05      	ldr	r3, [pc, #20]	; (8003498 <MX_USART1_UART_Init+0x58>)
 8003484:	0018      	movs	r0, r3
 8003486:	f004 fb73 	bl	8007b70 <HAL_UART_Init>
 800348a:	1e03      	subs	r3, r0, #0
 800348c:	d001      	beq.n	8003492 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800348e:	f000 f8eb 	bl	8003668 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8003492:	46c0      	nop			; (mov r8, r8)
 8003494:	46bd      	mov	sp, r7
 8003496:	bd80      	pop	{r7, pc}
 8003498:	200007d4 	.word	0x200007d4
 800349c:	40013800 	.word	0x40013800

080034a0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80034a0:	b580      	push	{r7, lr}
 80034a2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80034a4:	4b14      	ldr	r3, [pc, #80]	; (80034f8 <MX_USART2_UART_Init+0x58>)
 80034a6:	4a15      	ldr	r2, [pc, #84]	; (80034fc <MX_USART2_UART_Init+0x5c>)
 80034a8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 80034aa:	4b13      	ldr	r3, [pc, #76]	; (80034f8 <MX_USART2_UART_Init+0x58>)
 80034ac:	2296      	movs	r2, #150	; 0x96
 80034ae:	0212      	lsls	r2, r2, #8
 80034b0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80034b2:	4b11      	ldr	r3, [pc, #68]	; (80034f8 <MX_USART2_UART_Init+0x58>)
 80034b4:	2200      	movs	r2, #0
 80034b6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80034b8:	4b0f      	ldr	r3, [pc, #60]	; (80034f8 <MX_USART2_UART_Init+0x58>)
 80034ba:	2200      	movs	r2, #0
 80034bc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80034be:	4b0e      	ldr	r3, [pc, #56]	; (80034f8 <MX_USART2_UART_Init+0x58>)
 80034c0:	2200      	movs	r2, #0
 80034c2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80034c4:	4b0c      	ldr	r3, [pc, #48]	; (80034f8 <MX_USART2_UART_Init+0x58>)
 80034c6:	220c      	movs	r2, #12
 80034c8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80034ca:	4b0b      	ldr	r3, [pc, #44]	; (80034f8 <MX_USART2_UART_Init+0x58>)
 80034cc:	2200      	movs	r2, #0
 80034ce:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80034d0:	4b09      	ldr	r3, [pc, #36]	; (80034f8 <MX_USART2_UART_Init+0x58>)
 80034d2:	2200      	movs	r2, #0
 80034d4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80034d6:	4b08      	ldr	r3, [pc, #32]	; (80034f8 <MX_USART2_UART_Init+0x58>)
 80034d8:	2200      	movs	r2, #0
 80034da:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80034dc:	4b06      	ldr	r3, [pc, #24]	; (80034f8 <MX_USART2_UART_Init+0x58>)
 80034de:	2200      	movs	r2, #0
 80034e0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80034e2:	4b05      	ldr	r3, [pc, #20]	; (80034f8 <MX_USART2_UART_Init+0x58>)
 80034e4:	0018      	movs	r0, r3
 80034e6:	f004 fb43 	bl	8007b70 <HAL_UART_Init>
 80034ea:	1e03      	subs	r3, r0, #0
 80034ec:	d001      	beq.n	80034f2 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80034ee:	f000 f8bb 	bl	8003668 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80034f2:	46c0      	nop			; (mov r8, r8)
 80034f4:	46bd      	mov	sp, r7
 80034f6:	bd80      	pop	{r7, pc}
 80034f8:	200008b4 	.word	0x200008b4
 80034fc:	40004400 	.word	0x40004400

08003500 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
 8003500:	b580      	push	{r7, lr}
 8003502:	b082      	sub	sp, #8
 8003504:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003506:	4b08      	ldr	r3, [pc, #32]	; (8003528 <MX_DMA_Init+0x28>)
 8003508:	695a      	ldr	r2, [r3, #20]
 800350a:	4b07      	ldr	r3, [pc, #28]	; (8003528 <MX_DMA_Init+0x28>)
 800350c:	2101      	movs	r1, #1
 800350e:	430a      	orrs	r2, r1
 8003510:	615a      	str	r2, [r3, #20]
 8003512:	4b05      	ldr	r3, [pc, #20]	; (8003528 <MX_DMA_Init+0x28>)
 8003514:	695b      	ldr	r3, [r3, #20]
 8003516:	2201      	movs	r2, #1
 8003518:	4013      	ands	r3, r2
 800351a:	607b      	str	r3, [r7, #4]
 800351c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */

}
 800351e:	46c0      	nop			; (mov r8, r8)
 8003520:	46bd      	mov	sp, r7
 8003522:	b002      	add	sp, #8
 8003524:	bd80      	pop	{r7, pc}
 8003526:	46c0      	nop			; (mov r8, r8)
 8003528:	40021000 	.word	0x40021000

0800352c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800352c:	b590      	push	{r4, r7, lr}
 800352e:	b089      	sub	sp, #36	; 0x24
 8003530:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003532:	240c      	movs	r4, #12
 8003534:	193b      	adds	r3, r7, r4
 8003536:	0018      	movs	r0, r3
 8003538:	2314      	movs	r3, #20
 800353a:	001a      	movs	r2, r3
 800353c:	2100      	movs	r1, #0
 800353e:	f005 f8ce 	bl	80086de <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003542:	4b46      	ldr	r3, [pc, #280]	; (800365c <MX_GPIO_Init+0x130>)
 8003544:	695a      	ldr	r2, [r3, #20]
 8003546:	4b45      	ldr	r3, [pc, #276]	; (800365c <MX_GPIO_Init+0x130>)
 8003548:	2180      	movs	r1, #128	; 0x80
 800354a:	0309      	lsls	r1, r1, #12
 800354c:	430a      	orrs	r2, r1
 800354e:	615a      	str	r2, [r3, #20]
 8003550:	4b42      	ldr	r3, [pc, #264]	; (800365c <MX_GPIO_Init+0x130>)
 8003552:	695a      	ldr	r2, [r3, #20]
 8003554:	2380      	movs	r3, #128	; 0x80
 8003556:	031b      	lsls	r3, r3, #12
 8003558:	4013      	ands	r3, r2
 800355a:	60bb      	str	r3, [r7, #8]
 800355c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800355e:	4b3f      	ldr	r3, [pc, #252]	; (800365c <MX_GPIO_Init+0x130>)
 8003560:	695a      	ldr	r2, [r3, #20]
 8003562:	4b3e      	ldr	r3, [pc, #248]	; (800365c <MX_GPIO_Init+0x130>)
 8003564:	2180      	movs	r1, #128	; 0x80
 8003566:	03c9      	lsls	r1, r1, #15
 8003568:	430a      	orrs	r2, r1
 800356a:	615a      	str	r2, [r3, #20]
 800356c:	4b3b      	ldr	r3, [pc, #236]	; (800365c <MX_GPIO_Init+0x130>)
 800356e:	695a      	ldr	r2, [r3, #20]
 8003570:	2380      	movs	r3, #128	; 0x80
 8003572:	03db      	lsls	r3, r3, #15
 8003574:	4013      	ands	r3, r2
 8003576:	607b      	str	r3, [r7, #4]
 8003578:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800357a:	4b38      	ldr	r3, [pc, #224]	; (800365c <MX_GPIO_Init+0x130>)
 800357c:	695a      	ldr	r2, [r3, #20]
 800357e:	4b37      	ldr	r3, [pc, #220]	; (800365c <MX_GPIO_Init+0x130>)
 8003580:	2180      	movs	r1, #128	; 0x80
 8003582:	0289      	lsls	r1, r1, #10
 8003584:	430a      	orrs	r2, r1
 8003586:	615a      	str	r2, [r3, #20]
 8003588:	4b34      	ldr	r3, [pc, #208]	; (800365c <MX_GPIO_Init+0x130>)
 800358a:	695a      	ldr	r2, [r3, #20]
 800358c:	2380      	movs	r3, #128	; 0x80
 800358e:	029b      	lsls	r3, r3, #10
 8003590:	4013      	ands	r3, r2
 8003592:	603b      	str	r3, [r7, #0]
 8003594:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_RESET);
 8003596:	4b32      	ldr	r3, [pc, #200]	; (8003660 <MX_GPIO_Init+0x134>)
 8003598:	2200      	movs	r2, #0
 800359a:	2108      	movs	r1, #8
 800359c:	0018      	movs	r0, r3
 800359e:	f001 fc22 	bl	8004de6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80035a2:	2390      	movs	r3, #144	; 0x90
 80035a4:	05db      	lsls	r3, r3, #23
 80035a6:	2200      	movs	r2, #0
 80035a8:	2120      	movs	r1, #32
 80035aa:	0018      	movs	r0, r3
 80035ac:	f001 fc1b 	bl	8004de6 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 80035b0:	193b      	adds	r3, r7, r4
 80035b2:	2280      	movs	r2, #128	; 0x80
 80035b4:	0112      	lsls	r2, r2, #4
 80035b6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80035b8:	193b      	adds	r3, r7, r4
 80035ba:	4a2a      	ldr	r2, [pc, #168]	; (8003664 <MX_GPIO_Init+0x138>)
 80035bc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035be:	193b      	adds	r3, r7, r4
 80035c0:	2200      	movs	r2, #0
 80035c2:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80035c4:	193b      	adds	r3, r7, r4
 80035c6:	4a26      	ldr	r2, [pc, #152]	; (8003660 <MX_GPIO_Init+0x134>)
 80035c8:	0019      	movs	r1, r3
 80035ca:	0010      	movs	r0, r2
 80035cc:	f001 fa7e 	bl	8004acc <HAL_GPIO_Init>

  /*Configure GPIO pins : PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 80035d0:	0021      	movs	r1, r4
 80035d2:	187b      	adds	r3, r7, r1
 80035d4:	2208      	movs	r2, #8
 80035d6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80035d8:	187b      	adds	r3, r7, r1
 80035da:	2201      	movs	r2, #1
 80035dc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035de:	187b      	adds	r3, r7, r1
 80035e0:	2200      	movs	r2, #0
 80035e2:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80035e4:	187b      	adds	r3, r7, r1
 80035e6:	2200      	movs	r2, #0
 80035e8:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80035ea:	000c      	movs	r4, r1
 80035ec:	187b      	adds	r3, r7, r1
 80035ee:	4a1c      	ldr	r2, [pc, #112]	; (8003660 <MX_GPIO_Init+0x134>)
 80035f0:	0019      	movs	r1, r3
 80035f2:	0010      	movs	r0, r2
 80035f4:	f001 fa6a 	bl	8004acc <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80035f8:	0021      	movs	r1, r4
 80035fa:	187b      	adds	r3, r7, r1
 80035fc:	2220      	movs	r2, #32
 80035fe:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003600:	187b      	adds	r3, r7, r1
 8003602:	2201      	movs	r2, #1
 8003604:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003606:	187b      	adds	r3, r7, r1
 8003608:	2200      	movs	r2, #0
 800360a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800360c:	187b      	adds	r3, r7, r1
 800360e:	2200      	movs	r2, #0
 8003610:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8003612:	000c      	movs	r4, r1
 8003614:	187a      	adds	r2, r7, r1
 8003616:	2390      	movs	r3, #144	; 0x90
 8003618:	05db      	lsls	r3, r3, #23
 800361a:	0011      	movs	r1, r2
 800361c:	0018      	movs	r0, r3
 800361e:	f001 fa55 	bl	8004acc <HAL_GPIO_Init>

  /*Configure GPIO pin : PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8003622:	0021      	movs	r1, r4
 8003624:	187b      	adds	r3, r7, r1
 8003626:	2280      	movs	r2, #128	; 0x80
 8003628:	0152      	lsls	r2, r2, #5
 800362a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800362c:	187b      	adds	r3, r7, r1
 800362e:	2200      	movs	r2, #0
 8003630:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003632:	187b      	adds	r3, r7, r1
 8003634:	2200      	movs	r2, #0
 8003636:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003638:	187b      	adds	r3, r7, r1
 800363a:	4a09      	ldr	r2, [pc, #36]	; (8003660 <MX_GPIO_Init+0x134>)
 800363c:	0019      	movs	r1, r3
 800363e:	0010      	movs	r0, r2
 8003640:	f001 fa44 	bl	8004acc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 8003644:	2200      	movs	r2, #0
 8003646:	2100      	movs	r1, #0
 8003648:	2007      	movs	r0, #7
 800364a:	f001 f82f 	bl	80046ac <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 800364e:	2007      	movs	r0, #7
 8003650:	f001 f841 	bl	80046d6 <HAL_NVIC_EnableIRQ>

}
 8003654:	46c0      	nop			; (mov r8, r8)
 8003656:	46bd      	mov	sp, r7
 8003658:	b009      	add	sp, #36	; 0x24
 800365a:	bd90      	pop	{r4, r7, pc}
 800365c:	40021000 	.word	0x40021000
 8003660:	48000800 	.word	0x48000800
 8003664:	10310000 	.word	0x10310000

08003668 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003668:	b580      	push	{r7, lr}
 800366a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800366c:	46c0      	nop			; (mov r8, r8)
 800366e:	46bd      	mov	sp, r7
 8003670:	bd80      	pop	{r7, pc}
	...

08003674 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003674:	b580      	push	{r7, lr}
 8003676:	b082      	sub	sp, #8
 8003678:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800367a:	4b0f      	ldr	r3, [pc, #60]	; (80036b8 <HAL_MspInit+0x44>)
 800367c:	699a      	ldr	r2, [r3, #24]
 800367e:	4b0e      	ldr	r3, [pc, #56]	; (80036b8 <HAL_MspInit+0x44>)
 8003680:	2101      	movs	r1, #1
 8003682:	430a      	orrs	r2, r1
 8003684:	619a      	str	r2, [r3, #24]
 8003686:	4b0c      	ldr	r3, [pc, #48]	; (80036b8 <HAL_MspInit+0x44>)
 8003688:	699b      	ldr	r3, [r3, #24]
 800368a:	2201      	movs	r2, #1
 800368c:	4013      	ands	r3, r2
 800368e:	607b      	str	r3, [r7, #4]
 8003690:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003692:	4b09      	ldr	r3, [pc, #36]	; (80036b8 <HAL_MspInit+0x44>)
 8003694:	69da      	ldr	r2, [r3, #28]
 8003696:	4b08      	ldr	r3, [pc, #32]	; (80036b8 <HAL_MspInit+0x44>)
 8003698:	2180      	movs	r1, #128	; 0x80
 800369a:	0549      	lsls	r1, r1, #21
 800369c:	430a      	orrs	r2, r1
 800369e:	61da      	str	r2, [r3, #28]
 80036a0:	4b05      	ldr	r3, [pc, #20]	; (80036b8 <HAL_MspInit+0x44>)
 80036a2:	69da      	ldr	r2, [r3, #28]
 80036a4:	2380      	movs	r3, #128	; 0x80
 80036a6:	055b      	lsls	r3, r3, #21
 80036a8:	4013      	ands	r3, r2
 80036aa:	603b      	str	r3, [r7, #0]
 80036ac:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80036ae:	46c0      	nop			; (mov r8, r8)
 80036b0:	46bd      	mov	sp, r7
 80036b2:	b002      	add	sp, #8
 80036b4:	bd80      	pop	{r7, pc}
 80036b6:	46c0      	nop			; (mov r8, r8)
 80036b8:	40021000 	.word	0x40021000

080036bc <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80036bc:	b580      	push	{r7, lr}
 80036be:	b08a      	sub	sp, #40	; 0x28
 80036c0:	af00      	add	r7, sp, #0
 80036c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80036c4:	2314      	movs	r3, #20
 80036c6:	18fb      	adds	r3, r7, r3
 80036c8:	0018      	movs	r0, r3
 80036ca:	2314      	movs	r3, #20
 80036cc:	001a      	movs	r2, r3
 80036ce:	2100      	movs	r1, #0
 80036d0:	f005 f805 	bl	80086de <memset>
  if(hadc->Instance==ADC1)
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	4a2d      	ldr	r2, [pc, #180]	; (8003790 <HAL_ADC_MspInit+0xd4>)
 80036da:	4293      	cmp	r3, r2
 80036dc:	d154      	bne.n	8003788 <HAL_ADC_MspInit+0xcc>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80036de:	4b2d      	ldr	r3, [pc, #180]	; (8003794 <HAL_ADC_MspInit+0xd8>)
 80036e0:	699a      	ldr	r2, [r3, #24]
 80036e2:	4b2c      	ldr	r3, [pc, #176]	; (8003794 <HAL_ADC_MspInit+0xd8>)
 80036e4:	2180      	movs	r1, #128	; 0x80
 80036e6:	0089      	lsls	r1, r1, #2
 80036e8:	430a      	orrs	r2, r1
 80036ea:	619a      	str	r2, [r3, #24]
 80036ec:	4b29      	ldr	r3, [pc, #164]	; (8003794 <HAL_ADC_MspInit+0xd8>)
 80036ee:	699a      	ldr	r2, [r3, #24]
 80036f0:	2380      	movs	r3, #128	; 0x80
 80036f2:	009b      	lsls	r3, r3, #2
 80036f4:	4013      	ands	r3, r2
 80036f6:	613b      	str	r3, [r7, #16]
 80036f8:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80036fa:	4b26      	ldr	r3, [pc, #152]	; (8003794 <HAL_ADC_MspInit+0xd8>)
 80036fc:	695a      	ldr	r2, [r3, #20]
 80036fe:	4b25      	ldr	r3, [pc, #148]	; (8003794 <HAL_ADC_MspInit+0xd8>)
 8003700:	2180      	movs	r1, #128	; 0x80
 8003702:	0309      	lsls	r1, r1, #12
 8003704:	430a      	orrs	r2, r1
 8003706:	615a      	str	r2, [r3, #20]
 8003708:	4b22      	ldr	r3, [pc, #136]	; (8003794 <HAL_ADC_MspInit+0xd8>)
 800370a:	695a      	ldr	r2, [r3, #20]
 800370c:	2380      	movs	r3, #128	; 0x80
 800370e:	031b      	lsls	r3, r3, #12
 8003710:	4013      	ands	r3, r2
 8003712:	60fb      	str	r3, [r7, #12]
 8003714:	68fb      	ldr	r3, [r7, #12]
    /**ADC GPIO Configuration    
    PC1     ------> ADC_IN11 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8003716:	2114      	movs	r1, #20
 8003718:	187b      	adds	r3, r7, r1
 800371a:	2202      	movs	r2, #2
 800371c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800371e:	187b      	adds	r3, r7, r1
 8003720:	2203      	movs	r2, #3
 8003722:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003724:	187b      	adds	r3, r7, r1
 8003726:	2200      	movs	r2, #0
 8003728:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800372a:	187b      	adds	r3, r7, r1
 800372c:	4a1a      	ldr	r2, [pc, #104]	; (8003798 <HAL_ADC_MspInit+0xdc>)
 800372e:	0019      	movs	r1, r3
 8003730:	0010      	movs	r0, r2
 8003732:	f001 f9cb 	bl	8004acc <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC Init */
    hdma_adc.Instance = DMA1_Channel1;
 8003736:	4b19      	ldr	r3, [pc, #100]	; (800379c <HAL_ADC_MspInit+0xe0>)
 8003738:	4a19      	ldr	r2, [pc, #100]	; (80037a0 <HAL_ADC_MspInit+0xe4>)
 800373a:	601a      	str	r2, [r3, #0]
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800373c:	4b17      	ldr	r3, [pc, #92]	; (800379c <HAL_ADC_MspInit+0xe0>)
 800373e:	2200      	movs	r2, #0
 8003740:	605a      	str	r2, [r3, #4]
    hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
 8003742:	4b16      	ldr	r3, [pc, #88]	; (800379c <HAL_ADC_MspInit+0xe0>)
 8003744:	2200      	movs	r2, #0
 8003746:	609a      	str	r2, [r3, #8]
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 8003748:	4b14      	ldr	r3, [pc, #80]	; (800379c <HAL_ADC_MspInit+0xe0>)
 800374a:	2280      	movs	r2, #128	; 0x80
 800374c:	60da      	str	r2, [r3, #12]
    hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800374e:	4b13      	ldr	r3, [pc, #76]	; (800379c <HAL_ADC_MspInit+0xe0>)
 8003750:	2280      	movs	r2, #128	; 0x80
 8003752:	0052      	lsls	r2, r2, #1
 8003754:	611a      	str	r2, [r3, #16]
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003756:	4b11      	ldr	r3, [pc, #68]	; (800379c <HAL_ADC_MspInit+0xe0>)
 8003758:	2280      	movs	r2, #128	; 0x80
 800375a:	00d2      	lsls	r2, r2, #3
 800375c:	615a      	str	r2, [r3, #20]
    hdma_adc.Init.Mode = DMA_CIRCULAR;
 800375e:	4b0f      	ldr	r3, [pc, #60]	; (800379c <HAL_ADC_MspInit+0xe0>)
 8003760:	2220      	movs	r2, #32
 8003762:	619a      	str	r2, [r3, #24]
    hdma_adc.Init.Priority = DMA_PRIORITY_HIGH;
 8003764:	4b0d      	ldr	r3, [pc, #52]	; (800379c <HAL_ADC_MspInit+0xe0>)
 8003766:	2280      	movs	r2, #128	; 0x80
 8003768:	0192      	lsls	r2, r2, #6
 800376a:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 800376c:	4b0b      	ldr	r3, [pc, #44]	; (800379c <HAL_ADC_MspInit+0xe0>)
 800376e:	0018      	movs	r0, r3
 8003770:	f000 ffce 	bl	8004710 <HAL_DMA_Init>
 8003774:	1e03      	subs	r3, r0, #0
 8003776:	d001      	beq.n	800377c <HAL_ADC_MspInit+0xc0>
    {
      Error_Handler();
 8003778:	f7ff ff76 	bl	8003668 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc);
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	4a07      	ldr	r2, [pc, #28]	; (800379c <HAL_ADC_MspInit+0xe0>)
 8003780:	631a      	str	r2, [r3, #48]	; 0x30
 8003782:	4b06      	ldr	r3, [pc, #24]	; (800379c <HAL_ADC_MspInit+0xe0>)
 8003784:	687a      	ldr	r2, [r7, #4]
 8003786:	625a      	str	r2, [r3, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8003788:	46c0      	nop			; (mov r8, r8)
 800378a:	46bd      	mov	sp, r7
 800378c:	b00a      	add	sp, #40	; 0x28
 800378e:	bd80      	pop	{r7, pc}
 8003790:	40012400 	.word	0x40012400
 8003794:	40021000 	.word	0x40021000
 8003798:	48000800 	.word	0x48000800
 800379c:	20000934 	.word	0x20000934
 80037a0:	40020008 	.word	0x40020008

080037a4 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80037a4:	b580      	push	{r7, lr}
 80037a6:	b082      	sub	sp, #8
 80037a8:	af00      	add	r7, sp, #0
 80037aa:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	4a06      	ldr	r2, [pc, #24]	; (80037cc <HAL_RTC_MspInit+0x28>)
 80037b2:	4293      	cmp	r3, r2
 80037b4:	d106      	bne.n	80037c4 <HAL_RTC_MspInit+0x20>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80037b6:	4b06      	ldr	r3, [pc, #24]	; (80037d0 <HAL_RTC_MspInit+0x2c>)
 80037b8:	6a1a      	ldr	r2, [r3, #32]
 80037ba:	4b05      	ldr	r3, [pc, #20]	; (80037d0 <HAL_RTC_MspInit+0x2c>)
 80037bc:	2180      	movs	r1, #128	; 0x80
 80037be:	0209      	lsls	r1, r1, #8
 80037c0:	430a      	orrs	r2, r1
 80037c2:	621a      	str	r2, [r3, #32]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 80037c4:	46c0      	nop			; (mov r8, r8)
 80037c6:	46bd      	mov	sp, r7
 80037c8:	b002      	add	sp, #8
 80037ca:	bd80      	pop	{r7, pc}
 80037cc:	40002800 	.word	0x40002800
 80037d0:	40021000 	.word	0x40021000

080037d4 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80037d4:	b580      	push	{r7, lr}
 80037d6:	b084      	sub	sp, #16
 80037d8:	af00      	add	r7, sp, #0
 80037da:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	4a09      	ldr	r2, [pc, #36]	; (8003808 <HAL_TIM_PWM_MspInit+0x34>)
 80037e2:	4293      	cmp	r3, r2
 80037e4:	d10b      	bne.n	80037fe <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80037e6:	4b09      	ldr	r3, [pc, #36]	; (800380c <HAL_TIM_PWM_MspInit+0x38>)
 80037e8:	69da      	ldr	r2, [r3, #28]
 80037ea:	4b08      	ldr	r3, [pc, #32]	; (800380c <HAL_TIM_PWM_MspInit+0x38>)
 80037ec:	2102      	movs	r1, #2
 80037ee:	430a      	orrs	r2, r1
 80037f0:	61da      	str	r2, [r3, #28]
 80037f2:	4b06      	ldr	r3, [pc, #24]	; (800380c <HAL_TIM_PWM_MspInit+0x38>)
 80037f4:	69db      	ldr	r3, [r3, #28]
 80037f6:	2202      	movs	r2, #2
 80037f8:	4013      	ands	r3, r2
 80037fa:	60fb      	str	r3, [r7, #12]
 80037fc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80037fe:	46c0      	nop			; (mov r8, r8)
 8003800:	46bd      	mov	sp, r7
 8003802:	b004      	add	sp, #16
 8003804:	bd80      	pop	{r7, pc}
 8003806:	46c0      	nop			; (mov r8, r8)
 8003808:	40000400 	.word	0x40000400
 800380c:	40021000 	.word	0x40021000

08003810 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003810:	b580      	push	{r7, lr}
 8003812:	b084      	sub	sp, #16
 8003814:	af00      	add	r7, sp, #0
 8003816:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	4a17      	ldr	r2, [pc, #92]	; (800387c <HAL_TIM_Base_MspInit+0x6c>)
 800381e:	4293      	cmp	r3, r2
 8003820:	d114      	bne.n	800384c <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8003822:	4b17      	ldr	r3, [pc, #92]	; (8003880 <HAL_TIM_Base_MspInit+0x70>)
 8003824:	69da      	ldr	r2, [r3, #28]
 8003826:	4b16      	ldr	r3, [pc, #88]	; (8003880 <HAL_TIM_Base_MspInit+0x70>)
 8003828:	2110      	movs	r1, #16
 800382a:	430a      	orrs	r2, r1
 800382c:	61da      	str	r2, [r3, #28]
 800382e:	4b14      	ldr	r3, [pc, #80]	; (8003880 <HAL_TIM_Base_MspInit+0x70>)
 8003830:	69db      	ldr	r3, [r3, #28]
 8003832:	2210      	movs	r2, #16
 8003834:	4013      	ands	r3, r2
 8003836:	60fb      	str	r3, [r7, #12]
 8003838:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_IRQn, 0, 0);
 800383a:	2200      	movs	r2, #0
 800383c:	2100      	movs	r1, #0
 800383e:	2011      	movs	r0, #17
 8003840:	f000 ff34 	bl	80046ac <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_IRQn);
 8003844:	2011      	movs	r0, #17
 8003846:	f000 ff46 	bl	80046d6 <HAL_NVIC_EnableIRQ>
  }
  else if(htim_base->Instance == TIM1)
  {
	  __HAL_RCC_TIM1_CLK_ENABLE();
  }
}
 800384a:	e012      	b.n	8003872 <HAL_TIM_Base_MspInit+0x62>
  else if(htim_base->Instance == TIM1)
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	4a0c      	ldr	r2, [pc, #48]	; (8003884 <HAL_TIM_Base_MspInit+0x74>)
 8003852:	4293      	cmp	r3, r2
 8003854:	d10d      	bne.n	8003872 <HAL_TIM_Base_MspInit+0x62>
	  __HAL_RCC_TIM1_CLK_ENABLE();
 8003856:	4b0a      	ldr	r3, [pc, #40]	; (8003880 <HAL_TIM_Base_MspInit+0x70>)
 8003858:	699a      	ldr	r2, [r3, #24]
 800385a:	4b09      	ldr	r3, [pc, #36]	; (8003880 <HAL_TIM_Base_MspInit+0x70>)
 800385c:	2180      	movs	r1, #128	; 0x80
 800385e:	0109      	lsls	r1, r1, #4
 8003860:	430a      	orrs	r2, r1
 8003862:	619a      	str	r2, [r3, #24]
 8003864:	4b06      	ldr	r3, [pc, #24]	; (8003880 <HAL_TIM_Base_MspInit+0x70>)
 8003866:	699a      	ldr	r2, [r3, #24]
 8003868:	2380      	movs	r3, #128	; 0x80
 800386a:	011b      	lsls	r3, r3, #4
 800386c:	4013      	ands	r3, r2
 800386e:	60bb      	str	r3, [r7, #8]
 8003870:	68bb      	ldr	r3, [r7, #8]
}
 8003872:	46c0      	nop			; (mov r8, r8)
 8003874:	46bd      	mov	sp, r7
 8003876:	b004      	add	sp, #16
 8003878:	bd80      	pop	{r7, pc}
 800387a:	46c0      	nop			; (mov r8, r8)
 800387c:	40001000 	.word	0x40001000
 8003880:	40021000 	.word	0x40021000
 8003884:	40012c00 	.word	0x40012c00

08003888 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003888:	b580      	push	{r7, lr}
 800388a:	b088      	sub	sp, #32
 800388c:	af00      	add	r7, sp, #0
 800388e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003890:	230c      	movs	r3, #12
 8003892:	18fb      	adds	r3, r7, r3
 8003894:	0018      	movs	r0, r3
 8003896:	2314      	movs	r3, #20
 8003898:	001a      	movs	r2, r3
 800389a:	2100      	movs	r1, #0
 800389c:	f004 ff1f 	bl	80086de <memset>
  if(htim->Instance==TIM3)
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	4a15      	ldr	r2, [pc, #84]	; (80038fc <HAL_TIM_MspPostInit+0x74>)
 80038a6:	4293      	cmp	r3, r2
 80038a8:	d123      	bne.n	80038f2 <HAL_TIM_MspPostInit+0x6a>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80038aa:	4b15      	ldr	r3, [pc, #84]	; (8003900 <HAL_TIM_MspPostInit+0x78>)
 80038ac:	695a      	ldr	r2, [r3, #20]
 80038ae:	4b14      	ldr	r3, [pc, #80]	; (8003900 <HAL_TIM_MspPostInit+0x78>)
 80038b0:	2180      	movs	r1, #128	; 0x80
 80038b2:	0309      	lsls	r1, r1, #12
 80038b4:	430a      	orrs	r2, r1
 80038b6:	615a      	str	r2, [r3, #20]
 80038b8:	4b11      	ldr	r3, [pc, #68]	; (8003900 <HAL_TIM_MspPostInit+0x78>)
 80038ba:	695a      	ldr	r2, [r3, #20]
 80038bc:	2380      	movs	r3, #128	; 0x80
 80038be:	031b      	lsls	r3, r3, #12
 80038c0:	4013      	ands	r3, r2
 80038c2:	60bb      	str	r3, [r7, #8]
 80038c4:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration    
    PC7     ------> TIM3_CH2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80038c6:	210c      	movs	r1, #12
 80038c8:	187b      	adds	r3, r7, r1
 80038ca:	2280      	movs	r2, #128	; 0x80
 80038cc:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80038ce:	187b      	adds	r3, r7, r1
 80038d0:	2202      	movs	r2, #2
 80038d2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038d4:	187b      	adds	r3, r7, r1
 80038d6:	2200      	movs	r2, #0
 80038d8:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80038da:	187b      	adds	r3, r7, r1
 80038dc:	2200      	movs	r2, #0
 80038de:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 80038e0:	187b      	adds	r3, r7, r1
 80038e2:	2200      	movs	r2, #0
 80038e4:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80038e6:	187b      	adds	r3, r7, r1
 80038e8:	4a06      	ldr	r2, [pc, #24]	; (8003904 <HAL_TIM_MspPostInit+0x7c>)
 80038ea:	0019      	movs	r1, r3
 80038ec:	0010      	movs	r0, r2
 80038ee:	f001 f8ed 	bl	8004acc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80038f2:	46c0      	nop			; (mov r8, r8)
 80038f4:	46bd      	mov	sp, r7
 80038f6:	b008      	add	sp, #32
 80038f8:	bd80      	pop	{r7, pc}
 80038fa:	46c0      	nop			; (mov r8, r8)
 80038fc:	40000400 	.word	0x40000400
 8003900:	40021000 	.word	0x40021000
 8003904:	48000800 	.word	0x48000800

08003908 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003908:	b580      	push	{r7, lr}
 800390a:	b08c      	sub	sp, #48	; 0x30
 800390c:	af00      	add	r7, sp, #0
 800390e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003910:	231c      	movs	r3, #28
 8003912:	18fb      	adds	r3, r7, r3
 8003914:	0018      	movs	r0, r3
 8003916:	2314      	movs	r3, #20
 8003918:	001a      	movs	r2, r3
 800391a:	2100      	movs	r1, #0
 800391c:	f004 fedf 	bl	80086de <memset>
  if(huart->Instance==USART1)
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	4a41      	ldr	r2, [pc, #260]	; (8003a2c <HAL_UART_MspInit+0x124>)
 8003926:	4293      	cmp	r3, r2
 8003928:	d13c      	bne.n	80039a4 <HAL_UART_MspInit+0x9c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800392a:	4b41      	ldr	r3, [pc, #260]	; (8003a30 <HAL_UART_MspInit+0x128>)
 800392c:	699a      	ldr	r2, [r3, #24]
 800392e:	4b40      	ldr	r3, [pc, #256]	; (8003a30 <HAL_UART_MspInit+0x128>)
 8003930:	2180      	movs	r1, #128	; 0x80
 8003932:	01c9      	lsls	r1, r1, #7
 8003934:	430a      	orrs	r2, r1
 8003936:	619a      	str	r2, [r3, #24]
 8003938:	4b3d      	ldr	r3, [pc, #244]	; (8003a30 <HAL_UART_MspInit+0x128>)
 800393a:	699a      	ldr	r2, [r3, #24]
 800393c:	2380      	movs	r3, #128	; 0x80
 800393e:	01db      	lsls	r3, r3, #7
 8003940:	4013      	ands	r3, r2
 8003942:	61bb      	str	r3, [r7, #24]
 8003944:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003946:	4b3a      	ldr	r3, [pc, #232]	; (8003a30 <HAL_UART_MspInit+0x128>)
 8003948:	695a      	ldr	r2, [r3, #20]
 800394a:	4b39      	ldr	r3, [pc, #228]	; (8003a30 <HAL_UART_MspInit+0x128>)
 800394c:	2180      	movs	r1, #128	; 0x80
 800394e:	0289      	lsls	r1, r1, #10
 8003950:	430a      	orrs	r2, r1
 8003952:	615a      	str	r2, [r3, #20]
 8003954:	4b36      	ldr	r3, [pc, #216]	; (8003a30 <HAL_UART_MspInit+0x128>)
 8003956:	695a      	ldr	r2, [r3, #20]
 8003958:	2380      	movs	r3, #128	; 0x80
 800395a:	029b      	lsls	r3, r3, #10
 800395c:	4013      	ands	r3, r2
 800395e:	617b      	str	r3, [r7, #20]
 8003960:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8003962:	211c      	movs	r1, #28
 8003964:	187b      	adds	r3, r7, r1
 8003966:	22c0      	movs	r2, #192	; 0xc0
 8003968:	00d2      	lsls	r2, r2, #3
 800396a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800396c:	187b      	adds	r3, r7, r1
 800396e:	2202      	movs	r2, #2
 8003970:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003972:	187b      	adds	r3, r7, r1
 8003974:	2200      	movs	r2, #0
 8003976:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003978:	187b      	adds	r3, r7, r1
 800397a:	2203      	movs	r2, #3
 800397c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 800397e:	187b      	adds	r3, r7, r1
 8003980:	2201      	movs	r2, #1
 8003982:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003984:	187a      	adds	r2, r7, r1
 8003986:	2390      	movs	r3, #144	; 0x90
 8003988:	05db      	lsls	r3, r3, #23
 800398a:	0011      	movs	r1, r2
 800398c:	0018      	movs	r0, r3
 800398e:	f001 f89d 	bl	8004acc <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8003992:	2200      	movs	r2, #0
 8003994:	2100      	movs	r1, #0
 8003996:	201b      	movs	r0, #27
 8003998:	f000 fe88 	bl	80046ac <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800399c:	201b      	movs	r0, #27
 800399e:	f000 fe9a 	bl	80046d6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80039a2:	e03f      	b.n	8003a24 <HAL_UART_MspInit+0x11c>
  else if(huart->Instance==USART2)
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	4a22      	ldr	r2, [pc, #136]	; (8003a34 <HAL_UART_MspInit+0x12c>)
 80039aa:	4293      	cmp	r3, r2
 80039ac:	d13a      	bne.n	8003a24 <HAL_UART_MspInit+0x11c>
    __HAL_RCC_USART2_CLK_ENABLE();
 80039ae:	4b20      	ldr	r3, [pc, #128]	; (8003a30 <HAL_UART_MspInit+0x128>)
 80039b0:	69da      	ldr	r2, [r3, #28]
 80039b2:	4b1f      	ldr	r3, [pc, #124]	; (8003a30 <HAL_UART_MspInit+0x128>)
 80039b4:	2180      	movs	r1, #128	; 0x80
 80039b6:	0289      	lsls	r1, r1, #10
 80039b8:	430a      	orrs	r2, r1
 80039ba:	61da      	str	r2, [r3, #28]
 80039bc:	4b1c      	ldr	r3, [pc, #112]	; (8003a30 <HAL_UART_MspInit+0x128>)
 80039be:	69da      	ldr	r2, [r3, #28]
 80039c0:	2380      	movs	r3, #128	; 0x80
 80039c2:	029b      	lsls	r3, r3, #10
 80039c4:	4013      	ands	r3, r2
 80039c6:	613b      	str	r3, [r7, #16]
 80039c8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80039ca:	4b19      	ldr	r3, [pc, #100]	; (8003a30 <HAL_UART_MspInit+0x128>)
 80039cc:	695a      	ldr	r2, [r3, #20]
 80039ce:	4b18      	ldr	r3, [pc, #96]	; (8003a30 <HAL_UART_MspInit+0x128>)
 80039d0:	2180      	movs	r1, #128	; 0x80
 80039d2:	0289      	lsls	r1, r1, #10
 80039d4:	430a      	orrs	r2, r1
 80039d6:	615a      	str	r2, [r3, #20]
 80039d8:	4b15      	ldr	r3, [pc, #84]	; (8003a30 <HAL_UART_MspInit+0x128>)
 80039da:	695a      	ldr	r2, [r3, #20]
 80039dc:	2380      	movs	r3, #128	; 0x80
 80039de:	029b      	lsls	r3, r3, #10
 80039e0:	4013      	ands	r3, r2
 80039e2:	60fb      	str	r3, [r7, #12]
 80039e4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80039e6:	211c      	movs	r1, #28
 80039e8:	187b      	adds	r3, r7, r1
 80039ea:	220c      	movs	r2, #12
 80039ec:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80039ee:	187b      	adds	r3, r7, r1
 80039f0:	2202      	movs	r2, #2
 80039f2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039f4:	187b      	adds	r3, r7, r1
 80039f6:	2200      	movs	r2, #0
 80039f8:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80039fa:	187b      	adds	r3, r7, r1
 80039fc:	2203      	movs	r2, #3
 80039fe:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8003a00:	187b      	adds	r3, r7, r1
 8003a02:	2201      	movs	r2, #1
 8003a04:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003a06:	187a      	adds	r2, r7, r1
 8003a08:	2390      	movs	r3, #144	; 0x90
 8003a0a:	05db      	lsls	r3, r3, #23
 8003a0c:	0011      	movs	r1, r2
 8003a0e:	0018      	movs	r0, r3
 8003a10:	f001 f85c 	bl	8004acc <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8003a14:	2200      	movs	r2, #0
 8003a16:	2100      	movs	r1, #0
 8003a18:	201c      	movs	r0, #28
 8003a1a:	f000 fe47 	bl	80046ac <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8003a1e:	201c      	movs	r0, #28
 8003a20:	f000 fe59 	bl	80046d6 <HAL_NVIC_EnableIRQ>
}
 8003a24:	46c0      	nop			; (mov r8, r8)
 8003a26:	46bd      	mov	sp, r7
 8003a28:	b00c      	add	sp, #48	; 0x30
 8003a2a:	bd80      	pop	{r7, pc}
 8003a2c:	40013800 	.word	0x40013800
 8003a30:	40021000 	.word	0x40021000
 8003a34:	40004400 	.word	0x40004400

08003a38 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003a38:	b580      	push	{r7, lr}
 8003a3a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8003a3c:	46c0      	nop			; (mov r8, r8)
 8003a3e:	46bd      	mov	sp, r7
 8003a40:	bd80      	pop	{r7, pc}

08003a42 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003a42:	b580      	push	{r7, lr}
 8003a44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003a46:	e7fe      	b.n	8003a46 <HardFault_Handler+0x4>

08003a48 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003a48:	b580      	push	{r7, lr}
 8003a4a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8003a4c:	46c0      	nop			; (mov r8, r8)
 8003a4e:	46bd      	mov	sp, r7
 8003a50:	bd80      	pop	{r7, pc}

08003a52 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003a52:	b580      	push	{r7, lr}
 8003a54:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003a56:	46c0      	nop			; (mov r8, r8)
 8003a58:	46bd      	mov	sp, r7
 8003a5a:	bd80      	pop	{r7, pc}

08003a5c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003a5c:	b580      	push	{r7, lr}
 8003a5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003a60:	f000 f96a 	bl	8003d38 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003a64:	46c0      	nop			; (mov r8, r8)
 8003a66:	46bd      	mov	sp, r7
 8003a68:	bd80      	pop	{r7, pc}
	...

08003a6c <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8003a6c:	b580      	push	{r7, lr}
 8003a6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */
	if (__HAL_GPIO_EXTI_GET_FLAG(GPIO_PIN_11))
 8003a70:	4b07      	ldr	r3, [pc, #28]	; (8003a90 <EXTI4_15_IRQHandler+0x24>)
 8003a72:	695a      	ldr	r2, [r3, #20]
 8003a74:	2380      	movs	r3, #128	; 0x80
 8003a76:	011b      	lsls	r3, r3, #4
 8003a78:	4013      	ands	r3, r2
 8003a7a:	d001      	beq.n	8003a80 <EXTI4_15_IRQHandler+0x14>
	{
		handleGPIO_Pin11_Interrupt();
 8003a7c:	f000 f866 	bl	8003b4c <handleGPIO_Pin11_Interrupt>
		//handleGPIO_Pin13_Interrupt();
	}
  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 8003a80:	2380      	movs	r3, #128	; 0x80
 8003a82:	011b      	lsls	r3, r3, #4
 8003a84:	0018      	movs	r0, r3
 8003a86:	f001 f9e7 	bl	8004e58 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8003a8a:	46c0      	nop			; (mov r8, r8)
 8003a8c:	46bd      	mov	sp, r7
 8003a8e:	bd80      	pop	{r7, pc}
 8003a90:	40010400 	.word	0x40010400

08003a94 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8003a94:	b580      	push	{r7, lr}
 8003a96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc);
 8003a98:	4b03      	ldr	r3, [pc, #12]	; (8003aa8 <DMA1_Channel1_IRQHandler+0x14>)
 8003a9a:	0018      	movs	r0, r3
 8003a9c:	f000 ff2c 	bl	80048f8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8003aa0:	46c0      	nop			; (mov r8, r8)
 8003aa2:	46bd      	mov	sp, r7
 8003aa4:	bd80      	pop	{r7, pc}
 8003aa6:	46c0      	nop			; (mov r8, r8)
 8003aa8:	20000934 	.word	0x20000934

08003aac <TIM6_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt.
  */
void TIM6_IRQHandler(void)
{
 8003aac:	b580      	push	{r7, lr}
 8003aae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_IRQn 0 */

  /* USER CODE END TIM6_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8003ab0:	4b03      	ldr	r3, [pc, #12]	; (8003ac0 <TIM6_IRQHandler+0x14>)
 8003ab2:	0018      	movs	r0, r3
 8003ab4:	f003 fb70 	bl	8007198 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_IRQn 1 */

  /* USER CODE END TIM6_IRQn 1 */
}
 8003ab8:	46c0      	nop			; (mov r8, r8)
 8003aba:	46bd      	mov	sp, r7
 8003abc:	bd80      	pop	{r7, pc}
 8003abe:	46c0      	nop			; (mov r8, r8)
 8003ac0:	20000874 	.word	0x20000874

08003ac4 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8003ac4:	b580      	push	{r7, lr}
 8003ac6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8003ac8:	4b03      	ldr	r3, [pc, #12]	; (8003ad8 <SPI2_IRQHandler+0x14>)
 8003aca:	0018      	movs	r0, r3
 8003acc:	f002 fd1a 	bl	8006504 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8003ad0:	46c0      	nop			; (mov r8, r8)
 8003ad2:	46bd      	mov	sp, r7
 8003ad4:	bd80      	pop	{r7, pc}
 8003ad6:	46c0      	nop			; (mov r8, r8)
 8003ad8:	200002b0 	.word	0x200002b0

08003adc <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8003adc:	b580      	push	{r7, lr}
 8003ade:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003ae0:	4b03      	ldr	r3, [pc, #12]	; (8003af0 <USART1_IRQHandler+0x14>)
 8003ae2:	0018      	movs	r0, r3
 8003ae4:	f004 f940 	bl	8007d68 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8003ae8:	46c0      	nop			; (mov r8, r8)
 8003aea:	46bd      	mov	sp, r7
 8003aec:	bd80      	pop	{r7, pc}
 8003aee:	46c0      	nop			; (mov r8, r8)
 8003af0:	200007d4 	.word	0x200007d4

08003af4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8003af4:	b580      	push	{r7, lr}
 8003af6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003af8:	4b03      	ldr	r3, [pc, #12]	; (8003b08 <USART2_IRQHandler+0x14>)
 8003afa:	0018      	movs	r0, r3
 8003afc:	f004 f934 	bl	8007d68 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8003b00:	46c0      	nop			; (mov r8, r8)
 8003b02:	46bd      	mov	sp, r7
 8003b04:	bd80      	pop	{r7, pc}
 8003b06:	46c0      	nop			; (mov r8, r8)
 8003b08:	200008b4 	.word	0x200008b4

08003b0c <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 1 */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003b0c:	b580      	push	{r7, lr}
 8003b0e:	b082      	sub	sp, #8
 8003b10:	af00      	add	r7, sp, #0
 8003b12:	6078      	str	r0, [r7, #4]
	if (TIM6 == htim->Instance)
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	4a09      	ldr	r2, [pc, #36]	; (8003b40 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8003b1a:	4293      	cmp	r3, r2
 8003b1c:	d10b      	bne.n	8003b36 <HAL_TIM_PeriodElapsedCallback+0x2a>
	{
		if (btnPressed)
 8003b1e:	4b09      	ldr	r3, [pc, #36]	; (8003b44 <HAL_TIM_PeriodElapsedCallback+0x38>)
 8003b20:	781b      	ldrb	r3, [r3, #0]
 8003b22:	b2db      	uxtb	r3, r3
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d006      	beq.n	8003b36 <HAL_TIM_PeriodElapsedCallback+0x2a>
		{
			timerElapsed = true;
 8003b28:	4b07      	ldr	r3, [pc, #28]	; (8003b48 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8003b2a:	2201      	movs	r2, #1
 8003b2c:	701a      	strb	r2, [r3, #0]
			HAL_TIM_Base_Stop_IT(htim);
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	0018      	movs	r0, r3
 8003b32:	f003 fa8f 	bl	8007054 <HAL_TIM_Base_Stop_IT>
		}
	}
}
 8003b36:	46c0      	nop			; (mov r8, r8)
 8003b38:	46bd      	mov	sp, r7
 8003b3a:	b002      	add	sp, #8
 8003b3c:	bd80      	pop	{r7, pc}
 8003b3e:	46c0      	nop			; (mov r8, r8)
 8003b40:	40001000 	.word	0x40001000
 8003b44:	2000029f 	.word	0x2000029f
 8003b48:	200002a0 	.word	0x200002a0

08003b4c <handleGPIO_Pin11_Interrupt>:

static void handleGPIO_Pin11_Interrupt()
{
 8003b4c:	b590      	push	{r4, r7, lr}
 8003b4e:	b083      	sub	sp, #12
 8003b50:	af00      	add	r7, sp, #0
	//Use timer to handle debouncing
	if (__HAL_GPIO_EXTI_GET_FLAG(GPIO_PIN_11))
 8003b52:	4b21      	ldr	r3, [pc, #132]	; (8003bd8 <handleGPIO_Pin11_Interrupt+0x8c>)
 8003b54:	695a      	ldr	r2, [r3, #20]
 8003b56:	2380      	movs	r3, #128	; 0x80
 8003b58:	011b      	lsls	r3, r3, #4
 8003b5a:	4013      	ands	r3, r2
 8003b5c:	d038      	beq.n	8003bd0 <handleGPIO_Pin11_Interrupt+0x84>
	{
		uint8_t pin11State = (uint8_t)HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_11);
 8003b5e:	1dfc      	adds	r4, r7, #7
 8003b60:	2380      	movs	r3, #128	; 0x80
 8003b62:	011b      	lsls	r3, r3, #4
 8003b64:	4a1d      	ldr	r2, [pc, #116]	; (8003bdc <handleGPIO_Pin11_Interrupt+0x90>)
 8003b66:	0019      	movs	r1, r3
 8003b68:	0010      	movs	r0, r2
 8003b6a:	f001 f91f 	bl	8004dac <HAL_GPIO_ReadPin>
 8003b6e:	0003      	movs	r3, r0
 8003b70:	7023      	strb	r3, [r4, #0]

		if (GPIO_PIN_SET == pin11State)
 8003b72:	1dfb      	adds	r3, r7, #7
 8003b74:	781b      	ldrb	r3, [r3, #0]
 8003b76:	2b01      	cmp	r3, #1
 8003b78:	d10f      	bne.n	8003b9a <handleGPIO_Pin11_Interrupt+0x4e>
		{
			//rising edge
			if (!btnPressed)
 8003b7a:	4b19      	ldr	r3, [pc, #100]	; (8003be0 <handleGPIO_Pin11_Interrupt+0x94>)
 8003b7c:	781b      	ldrb	r3, [r3, #0]
 8003b7e:	b2db      	uxtb	r3, r3
 8003b80:	2201      	movs	r2, #1
 8003b82:	4053      	eors	r3, r2
 8003b84:	b2db      	uxtb	r3, r3
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d022      	beq.n	8003bd0 <handleGPIO_Pin11_Interrupt+0x84>
			{
				btnPressed = true;
 8003b8a:	4b15      	ldr	r3, [pc, #84]	; (8003be0 <handleGPIO_Pin11_Interrupt+0x94>)
 8003b8c:	2201      	movs	r2, #1
 8003b8e:	701a      	strb	r2, [r3, #0]
				HAL_TIM_Base_Start_IT(&htim6);
 8003b90:	4b14      	ldr	r3, [pc, #80]	; (8003be4 <handleGPIO_Pin11_Interrupt+0x98>)
 8003b92:	0018      	movs	r0, r3
 8003b94:	f003 fa3c 	bl	8007010 <HAL_TIM_Base_Start_IT>
			btnPressed = false;
			timerElapsed = false;
			HAL_TIM_Base_Stop_IT(&htim6);
		}
	}
}
 8003b98:	e01a      	b.n	8003bd0 <handleGPIO_Pin11_Interrupt+0x84>
		else if (GPIO_PIN_RESET == pin11State)
 8003b9a:	1dfb      	adds	r3, r7, #7
 8003b9c:	781b      	ldrb	r3, [r3, #0]
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d116      	bne.n	8003bd0 <handleGPIO_Pin11_Interrupt+0x84>
			if (timerElapsed && btnPressed)
 8003ba2:	4b11      	ldr	r3, [pc, #68]	; (8003be8 <handleGPIO_Pin11_Interrupt+0x9c>)
 8003ba4:	781b      	ldrb	r3, [r3, #0]
 8003ba6:	b2db      	uxtb	r3, r3
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d007      	beq.n	8003bbc <handleGPIO_Pin11_Interrupt+0x70>
 8003bac:	4b0c      	ldr	r3, [pc, #48]	; (8003be0 <handleGPIO_Pin11_Interrupt+0x94>)
 8003bae:	781b      	ldrb	r3, [r3, #0]
 8003bb0:	b2db      	uxtb	r3, r3
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d002      	beq.n	8003bbc <handleGPIO_Pin11_Interrupt+0x70>
				btnTrigger = true;
 8003bb6:	4b0d      	ldr	r3, [pc, #52]	; (8003bec <handleGPIO_Pin11_Interrupt+0xa0>)
 8003bb8:	2201      	movs	r2, #1
 8003bba:	701a      	strb	r2, [r3, #0]
			btnPressed = false;
 8003bbc:	4b08      	ldr	r3, [pc, #32]	; (8003be0 <handleGPIO_Pin11_Interrupt+0x94>)
 8003bbe:	2200      	movs	r2, #0
 8003bc0:	701a      	strb	r2, [r3, #0]
			timerElapsed = false;
 8003bc2:	4b09      	ldr	r3, [pc, #36]	; (8003be8 <handleGPIO_Pin11_Interrupt+0x9c>)
 8003bc4:	2200      	movs	r2, #0
 8003bc6:	701a      	strb	r2, [r3, #0]
			HAL_TIM_Base_Stop_IT(&htim6);
 8003bc8:	4b06      	ldr	r3, [pc, #24]	; (8003be4 <handleGPIO_Pin11_Interrupt+0x98>)
 8003bca:	0018      	movs	r0, r3
 8003bcc:	f003 fa42 	bl	8007054 <HAL_TIM_Base_Stop_IT>
}
 8003bd0:	46c0      	nop			; (mov r8, r8)
 8003bd2:	46bd      	mov	sp, r7
 8003bd4:	b003      	add	sp, #12
 8003bd6:	bd90      	pop	{r4, r7, pc}
 8003bd8:	40010400 	.word	0x40010400
 8003bdc:	48000800 	.word	0x48000800
 8003be0:	2000029f 	.word	0x2000029f
 8003be4:	20000874 	.word	0x20000874
 8003be8:	200002a0 	.word	0x200002a0
 8003bec:	2000029c 	.word	0x2000029c

08003bf0 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8003bf0:	b580      	push	{r7, lr}
 8003bf2:	b084      	sub	sp, #16
 8003bf4:	af00      	add	r7, sp, #0
 8003bf6:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8003bf8:	4b11      	ldr	r3, [pc, #68]	; (8003c40 <_sbrk+0x50>)
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d102      	bne.n	8003c06 <_sbrk+0x16>
		heap_end = &end;
 8003c00:	4b0f      	ldr	r3, [pc, #60]	; (8003c40 <_sbrk+0x50>)
 8003c02:	4a10      	ldr	r2, [pc, #64]	; (8003c44 <_sbrk+0x54>)
 8003c04:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8003c06:	4b0e      	ldr	r3, [pc, #56]	; (8003c40 <_sbrk+0x50>)
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8003c0c:	4b0c      	ldr	r3, [pc, #48]	; (8003c40 <_sbrk+0x50>)
 8003c0e:	681a      	ldr	r2, [r3, #0]
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	18d3      	adds	r3, r2, r3
 8003c14:	466a      	mov	r2, sp
 8003c16:	4293      	cmp	r3, r2
 8003c18:	d907      	bls.n	8003c2a <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8003c1a:	f004 fd2d 	bl	8008678 <__errno>
 8003c1e:	0003      	movs	r3, r0
 8003c20:	220c      	movs	r2, #12
 8003c22:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8003c24:	2301      	movs	r3, #1
 8003c26:	425b      	negs	r3, r3
 8003c28:	e006      	b.n	8003c38 <_sbrk+0x48>
	}

	heap_end += incr;
 8003c2a:	4b05      	ldr	r3, [pc, #20]	; (8003c40 <_sbrk+0x50>)
 8003c2c:	681a      	ldr	r2, [r3, #0]
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	18d2      	adds	r2, r2, r3
 8003c32:	4b03      	ldr	r3, [pc, #12]	; (8003c40 <_sbrk+0x50>)
 8003c34:	601a      	str	r2, [r3, #0]

	return (caddr_t) prev_heap_end;
 8003c36:	68fb      	ldr	r3, [r7, #12]
}
 8003c38:	0018      	movs	r0, r3
 8003c3a:	46bd      	mov	sp, r7
 8003c3c:	b004      	add	sp, #16
 8003c3e:	bd80      	pop	{r7, pc}
 8003c40:	200002a4 	.word	0x200002a4
 8003c44:	200009c0 	.word	0x200009c0

08003c48 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003c48:	b580      	push	{r7, lr}
 8003c4a:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8003c4c:	46c0      	nop			; (mov r8, r8)
 8003c4e:	46bd      	mov	sp, r7
 8003c50:	bd80      	pop	{r7, pc}
	...

08003c54 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003c54:	480d      	ldr	r0, [pc, #52]	; (8003c8c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003c56:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003c58:	480d      	ldr	r0, [pc, #52]	; (8003c90 <LoopForever+0x6>)
  ldr r1, =_edata
 8003c5a:	490e      	ldr	r1, [pc, #56]	; (8003c94 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003c5c:	4a0e      	ldr	r2, [pc, #56]	; (8003c98 <LoopForever+0xe>)
  movs r3, #0
 8003c5e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003c60:	e002      	b.n	8003c68 <LoopCopyDataInit>

08003c62 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003c62:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003c64:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003c66:	3304      	adds	r3, #4

08003c68 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003c68:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003c6a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003c6c:	d3f9      	bcc.n	8003c62 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003c6e:	4a0b      	ldr	r2, [pc, #44]	; (8003c9c <LoopForever+0x12>)
  ldr r4, =_ebss
 8003c70:	4c0b      	ldr	r4, [pc, #44]	; (8003ca0 <LoopForever+0x16>)
  movs r3, #0
 8003c72:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003c74:	e001      	b.n	8003c7a <LoopFillZerobss>

08003c76 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003c76:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003c78:	3204      	adds	r2, #4

08003c7a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003c7a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003c7c:	d3fb      	bcc.n	8003c76 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8003c7e:	f7ff ffe3 	bl	8003c48 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8003c82:	f004 fcff 	bl	8008684 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8003c86:	f7ff f9a3 	bl	8002fd0 <main>

08003c8a <LoopForever>:

LoopForever:
    b LoopForever
 8003c8a:	e7fe      	b.n	8003c8a <LoopForever>
  ldr   r0, =_estack
 8003c8c:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8003c90:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003c94:	200001fc 	.word	0x200001fc
  ldr r2, =_sidata
 8003c98:	0800ac80 	.word	0x0800ac80
  ldr r2, =_sbss
 8003c9c:	200001fc 	.word	0x200001fc
  ldr r4, =_ebss
 8003ca0:	200009c0 	.word	0x200009c0

08003ca4 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003ca4:	e7fe      	b.n	8003ca4 <ADC1_IRQHandler>
	...

08003ca8 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003ca8:	b580      	push	{r7, lr}
 8003caa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003cac:	4b07      	ldr	r3, [pc, #28]	; (8003ccc <HAL_Init+0x24>)
 8003cae:	681a      	ldr	r2, [r3, #0]
 8003cb0:	4b06      	ldr	r3, [pc, #24]	; (8003ccc <HAL_Init+0x24>)
 8003cb2:	2110      	movs	r1, #16
 8003cb4:	430a      	orrs	r2, r1
 8003cb6:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8003cb8:	2000      	movs	r0, #0
 8003cba:	f000 f809 	bl	8003cd0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003cbe:	f7ff fcd9 	bl	8003674 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003cc2:	2300      	movs	r3, #0
}
 8003cc4:	0018      	movs	r0, r3
 8003cc6:	46bd      	mov	sp, r7
 8003cc8:	bd80      	pop	{r7, pc}
 8003cca:	46c0      	nop			; (mov r8, r8)
 8003ccc:	40022000 	.word	0x40022000

08003cd0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003cd0:	b590      	push	{r4, r7, lr}
 8003cd2:	b083      	sub	sp, #12
 8003cd4:	af00      	add	r7, sp, #0
 8003cd6:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003cd8:	4b14      	ldr	r3, [pc, #80]	; (8003d2c <HAL_InitTick+0x5c>)
 8003cda:	681c      	ldr	r4, [r3, #0]
 8003cdc:	4b14      	ldr	r3, [pc, #80]	; (8003d30 <HAL_InitTick+0x60>)
 8003cde:	781b      	ldrb	r3, [r3, #0]
 8003ce0:	0019      	movs	r1, r3
 8003ce2:	23fa      	movs	r3, #250	; 0xfa
 8003ce4:	0098      	lsls	r0, r3, #2
 8003ce6:	f7fc fa21 	bl	800012c <__udivsi3>
 8003cea:	0003      	movs	r3, r0
 8003cec:	0019      	movs	r1, r3
 8003cee:	0020      	movs	r0, r4
 8003cf0:	f7fc fa1c 	bl	800012c <__udivsi3>
 8003cf4:	0003      	movs	r3, r0
 8003cf6:	0018      	movs	r0, r3
 8003cf8:	f000 fcfd 	bl	80046f6 <HAL_SYSTICK_Config>
 8003cfc:	1e03      	subs	r3, r0, #0
 8003cfe:	d001      	beq.n	8003d04 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8003d00:	2301      	movs	r3, #1
 8003d02:	e00f      	b.n	8003d24 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	2b03      	cmp	r3, #3
 8003d08:	d80b      	bhi.n	8003d22 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003d0a:	6879      	ldr	r1, [r7, #4]
 8003d0c:	2301      	movs	r3, #1
 8003d0e:	425b      	negs	r3, r3
 8003d10:	2200      	movs	r2, #0
 8003d12:	0018      	movs	r0, r3
 8003d14:	f000 fcca 	bl	80046ac <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003d18:	4b06      	ldr	r3, [pc, #24]	; (8003d34 <HAL_InitTick+0x64>)
 8003d1a:	687a      	ldr	r2, [r7, #4]
 8003d1c:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8003d1e:	2300      	movs	r3, #0
 8003d20:	e000      	b.n	8003d24 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8003d22:	2301      	movs	r3, #1
}
 8003d24:	0018      	movs	r0, r3
 8003d26:	46bd      	mov	sp, r7
 8003d28:	b003      	add	sp, #12
 8003d2a:	bd90      	pop	{r4, r7, pc}
 8003d2c:	20000020 	.word	0x20000020
 8003d30:	20000028 	.word	0x20000028
 8003d34:	20000024 	.word	0x20000024

08003d38 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003d38:	b580      	push	{r7, lr}
 8003d3a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003d3c:	4b05      	ldr	r3, [pc, #20]	; (8003d54 <HAL_IncTick+0x1c>)
 8003d3e:	781b      	ldrb	r3, [r3, #0]
 8003d40:	001a      	movs	r2, r3
 8003d42:	4b05      	ldr	r3, [pc, #20]	; (8003d58 <HAL_IncTick+0x20>)
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	18d2      	adds	r2, r2, r3
 8003d48:	4b03      	ldr	r3, [pc, #12]	; (8003d58 <HAL_IncTick+0x20>)
 8003d4a:	601a      	str	r2, [r3, #0]
}
 8003d4c:	46c0      	nop			; (mov r8, r8)
 8003d4e:	46bd      	mov	sp, r7
 8003d50:	bd80      	pop	{r7, pc}
 8003d52:	46c0      	nop			; (mov r8, r8)
 8003d54:	20000028 	.word	0x20000028
 8003d58:	200009b8 	.word	0x200009b8

08003d5c <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003d5c:	b580      	push	{r7, lr}
 8003d5e:	af00      	add	r7, sp, #0
  return uwTick;
 8003d60:	4b02      	ldr	r3, [pc, #8]	; (8003d6c <HAL_GetTick+0x10>)
 8003d62:	681b      	ldr	r3, [r3, #0]
}
 8003d64:	0018      	movs	r0, r3
 8003d66:	46bd      	mov	sp, r7
 8003d68:	bd80      	pop	{r7, pc}
 8003d6a:	46c0      	nop			; (mov r8, r8)
 8003d6c:	200009b8 	.word	0x200009b8

08003d70 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003d70:	b580      	push	{r7, lr}
 8003d72:	b084      	sub	sp, #16
 8003d74:	af00      	add	r7, sp, #0
 8003d76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003d78:	f7ff fff0 	bl	8003d5c <HAL_GetTick>
 8003d7c:	0003      	movs	r3, r0
 8003d7e:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	3301      	adds	r3, #1
 8003d88:	d005      	beq.n	8003d96 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003d8a:	4b09      	ldr	r3, [pc, #36]	; (8003db0 <HAL_Delay+0x40>)
 8003d8c:	781b      	ldrb	r3, [r3, #0]
 8003d8e:	001a      	movs	r2, r3
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	189b      	adds	r3, r3, r2
 8003d94:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8003d96:	46c0      	nop			; (mov r8, r8)
 8003d98:	f7ff ffe0 	bl	8003d5c <HAL_GetTick>
 8003d9c:	0002      	movs	r2, r0
 8003d9e:	68bb      	ldr	r3, [r7, #8]
 8003da0:	1ad3      	subs	r3, r2, r3
 8003da2:	68fa      	ldr	r2, [r7, #12]
 8003da4:	429a      	cmp	r2, r3
 8003da6:	d8f7      	bhi.n	8003d98 <HAL_Delay+0x28>
  {
  }
}
 8003da8:	46c0      	nop			; (mov r8, r8)
 8003daa:	46bd      	mov	sp, r7
 8003dac:	b004      	add	sp, #16
 8003dae:	bd80      	pop	{r7, pc}
 8003db0:	20000028 	.word	0x20000028

08003db4 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003db4:	b580      	push	{r7, lr}
 8003db6:	b084      	sub	sp, #16
 8003db8:	af00      	add	r7, sp, #0
 8003dba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003dbc:	230f      	movs	r3, #15
 8003dbe:	18fb      	adds	r3, r7, r3
 8003dc0:	2200      	movs	r2, #0
 8003dc2:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0U;
 8003dc4:	2300      	movs	r3, #0
 8003dc6:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if(hadc == NULL)
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d101      	bne.n	8003dd2 <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 8003dce:	2301      	movs	r3, #1
 8003dd0:	e125      	b.n	800401e <HAL_ADC_Init+0x26a>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d10a      	bne.n	8003df0 <HAL_ADC_Init+0x3c>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	2200      	movs	r2, #0
 8003dde:	63da      	str	r2, [r3, #60]	; 0x3c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	2234      	movs	r2, #52	; 0x34
 8003de4:	2100      	movs	r1, #0
 8003de6:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	0018      	movs	r0, r3
 8003dec:	f7ff fc66 	bl	80036bc <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */ 
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003df4:	2210      	movs	r2, #16
 8003df6:	4013      	ands	r3, r2
 8003df8:	d000      	beq.n	8003dfc <HAL_ADC_Init+0x48>
 8003dfa:	e103      	b.n	8004004 <HAL_ADC_Init+0x250>
 8003dfc:	230f      	movs	r3, #15
 8003dfe:	18fb      	adds	r3, r7, r3
 8003e00:	781b      	ldrb	r3, [r3, #0]
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d000      	beq.n	8003e08 <HAL_ADC_Init+0x54>
 8003e06:	e0fd      	b.n	8004004 <HAL_ADC_Init+0x250>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	689b      	ldr	r3, [r3, #8]
 8003e0e:	2204      	movs	r2, #4
 8003e10:	4013      	ands	r3, r2
      (tmp_hal_status == HAL_OK)                                &&
 8003e12:	d000      	beq.n	8003e16 <HAL_ADC_Init+0x62>
 8003e14:	e0f6      	b.n	8004004 <HAL_ADC_Init+0x250>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e1a:	4a83      	ldr	r2, [pc, #524]	; (8004028 <HAL_ADC_Init+0x274>)
 8003e1c:	4013      	ands	r3, r2
 8003e1e:	2202      	movs	r2, #2
 8003e20:	431a      	orrs	r2, r3
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	639a      	str	r2, [r3, #56]	; 0x38
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - ADC clock mode                                                      */
    /*  - ADC clock prescaler                                                 */
    /*  - ADC resolution                                                      */
    if (ADC_IS_ENABLE(hadc) == RESET)
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	689b      	ldr	r3, [r3, #8]
 8003e2c:	2203      	movs	r2, #3
 8003e2e:	4013      	ands	r3, r2
 8003e30:	2b01      	cmp	r3, #1
 8003e32:	d112      	bne.n	8003e5a <HAL_ADC_Init+0xa6>
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	2201      	movs	r2, #1
 8003e3c:	4013      	ands	r3, r2
 8003e3e:	2b01      	cmp	r3, #1
 8003e40:	d009      	beq.n	8003e56 <HAL_ADC_Init+0xa2>
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	68da      	ldr	r2, [r3, #12]
 8003e48:	2380      	movs	r3, #128	; 0x80
 8003e4a:	021b      	lsls	r3, r3, #8
 8003e4c:	401a      	ands	r2, r3
 8003e4e:	2380      	movs	r3, #128	; 0x80
 8003e50:	021b      	lsls	r3, r3, #8
 8003e52:	429a      	cmp	r2, r3
 8003e54:	d101      	bne.n	8003e5a <HAL_ADC_Init+0xa6>
 8003e56:	2301      	movs	r3, #1
 8003e58:	e000      	b.n	8003e5c <HAL_ADC_Init+0xa8>
 8003e5a:	2300      	movs	r3, #0
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d116      	bne.n	8003e8e <HAL_ADC_Init+0xda>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
     
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	68db      	ldr	r3, [r3, #12]
 8003e66:	2218      	movs	r2, #24
 8003e68:	4393      	bics	r3, r2
 8003e6a:	0019      	movs	r1, r3
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	689a      	ldr	r2, [r3, #8]
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	430a      	orrs	r2, r1
 8003e76:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES        ,
                 hadc->Init.Resolution );
      
      /* Configuration of ADC clock mode: clock source AHB or HSI with        */
      /* selectable prescaler                                                 */
      MODIFY_REG(hadc->Instance->CFGR2    ,
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	691b      	ldr	r3, [r3, #16]
 8003e7e:	009b      	lsls	r3, r3, #2
 8003e80:	0899      	lsrs	r1, r3, #2
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	685a      	ldr	r2, [r3, #4]
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	430a      	orrs	r2, r1
 8003e8c:	611a      	str	r2, [r3, #16]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	68da      	ldr	r2, [r3, #12]
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	4964      	ldr	r1, [pc, #400]	; (800402c <HAL_ADC_Init+0x278>)
 8003e9a:	400a      	ands	r2, r1
 8003e9c:	60da      	str	r2, [r3, #12]
                                ADC_CFGR1_EXTEN   |
                                ADC_CFGR1_ALIGN   |
                                ADC_CFGR1_SCANDIR |
                                ADC_CFGR1_DMACFG   );

    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	7e1b      	ldrb	r3, [r3, #24]
 8003ea2:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	7e5b      	ldrb	r3, [r3, #25]
 8003ea8:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003eaa:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	7e9b      	ldrb	r3, [r3, #26]
 8003eb0:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8003eb2:	431a      	orrs	r2, r3
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003eb8:	2b01      	cmp	r3, #1
 8003eba:	d002      	beq.n	8003ec2 <HAL_ADC_Init+0x10e>
 8003ebc:	2380      	movs	r3, #128	; 0x80
 8003ebe:	015b      	lsls	r3, r3, #5
 8003ec0:	e000      	b.n	8003ec4 <HAL_ADC_Init+0x110>
 8003ec2:	2300      	movs	r3, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8003ec4:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                             |
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8003eca:	431a      	orrs	r2, r3
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	691b      	ldr	r3, [r3, #16]
 8003ed0:	2b02      	cmp	r3, #2
 8003ed2:	d101      	bne.n	8003ed8 <HAL_ADC_Init+0x124>
 8003ed4:	2304      	movs	r3, #4
 8003ed6:	e000      	b.n	8003eda <HAL_ADC_Init+0x126>
 8003ed8:	2300      	movs	r3, #0
                 hadc->Init.DataAlign                                             |
 8003eda:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	2124      	movs	r1, #36	; 0x24
 8003ee0:	5c5b      	ldrb	r3, [r3, r1]
 8003ee2:	005b      	lsls	r3, r3, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8003ee4:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003ee6:	68ba      	ldr	r2, [r7, #8]
 8003ee8:	4313      	orrs	r3, r2
 8003eea:	60bb      	str	r3, [r7, #8]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	7edb      	ldrb	r3, [r3, #27]
 8003ef0:	2b01      	cmp	r3, #1
 8003ef2:	d115      	bne.n	8003f20 <HAL_ADC_Init+0x16c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	7e9b      	ldrb	r3, [r3, #26]
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d105      	bne.n	8003f08 <HAL_ADC_Init+0x154>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8003efc:	68bb      	ldr	r3, [r7, #8]
 8003efe:	2280      	movs	r2, #128	; 0x80
 8003f00:	0252      	lsls	r2, r2, #9
 8003f02:	4313      	orrs	r3, r2
 8003f04:	60bb      	str	r3, [r7, #8]
 8003f06:	e00b      	b.n	8003f20 <HAL_ADC_Init+0x16c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f0c:	2220      	movs	r2, #32
 8003f0e:	431a      	orrs	r2, r3
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	639a      	str	r2, [r3, #56]	; 0x38
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f18:	2201      	movs	r2, #1
 8003f1a:	431a      	orrs	r2, r3
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	63da      	str	r2, [r3, #60]	; 0x3c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	69da      	ldr	r2, [r3, #28]
 8003f24:	23c2      	movs	r3, #194	; 0xc2
 8003f26:	33ff      	adds	r3, #255	; 0xff
 8003f28:	429a      	cmp	r2, r3
 8003f2a:	d007      	beq.n	8003f3c <HAL_ADC_Init+0x188>
    {
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	69da      	ldr	r2, [r3, #28]
                    hadc->Init.ExternalTrigConvEdge );
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	6a1b      	ldr	r3, [r3, #32]
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8003f34:	4313      	orrs	r3, r2
 8003f36:	68ba      	ldr	r2, [r7, #8]
 8003f38:	4313      	orrs	r3, r2
 8003f3a:	60bb      	str	r3, [r7, #8]
    }
    
    /* Update ADC configuration register with previous settings */
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	68d9      	ldr	r1, [r3, #12]
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	68ba      	ldr	r2, [r7, #8]
 8003f48:	430a      	orrs	r2, r1
 8003f4a:	60da      	str	r2, [r3, #12]
    /* Management of parameters "SamplingTimeCommon" and "SamplingTime"       */
    /* (obsolete): sampling time set in this function if parameter            */
    /*  "SamplingTimeCommon" has been set to a valid sampling time.           */
    /* Otherwise, sampling time is set into ADC channel initialization        */
    /* structure with parameter "SamplingTime" (obsolete).                    */
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f50:	2380      	movs	r3, #128	; 0x80
 8003f52:	055b      	lsls	r3, r3, #21
 8003f54:	429a      	cmp	r2, r3
 8003f56:	d01b      	beq.n	8003f90 <HAL_ADC_Init+0x1dc>
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f5c:	2b01      	cmp	r3, #1
 8003f5e:	d017      	beq.n	8003f90 <HAL_ADC_Init+0x1dc>
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f64:	2b02      	cmp	r3, #2
 8003f66:	d013      	beq.n	8003f90 <HAL_ADC_Init+0x1dc>
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f6c:	2b03      	cmp	r3, #3
 8003f6e:	d00f      	beq.n	8003f90 <HAL_ADC_Init+0x1dc>
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f74:	2b04      	cmp	r3, #4
 8003f76:	d00b      	beq.n	8003f90 <HAL_ADC_Init+0x1dc>
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f7c:	2b05      	cmp	r3, #5
 8003f7e:	d007      	beq.n	8003f90 <HAL_ADC_Init+0x1dc>
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f84:	2b06      	cmp	r3, #6
 8003f86:	d003      	beq.n	8003f90 <HAL_ADC_Init+0x1dc>
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f8c:	2b07      	cmp	r3, #7
 8003f8e:	d112      	bne.n	8003fb6 <HAL_ADC_Init+0x202>
    {
      /* Channel sampling time configuration */
      /* Clear the old sample time */
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	695a      	ldr	r2, [r3, #20]
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	2107      	movs	r1, #7
 8003f9c:	438a      	bics	r2, r1
 8003f9e:	615a      	str	r2, [r3, #20]
      
      /* Set the new sample time */
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	6959      	ldr	r1, [r3, #20]
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003faa:	2207      	movs	r2, #7
 8003fac:	401a      	ands	r2, r3
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	430a      	orrs	r2, r1
 8003fb4:	615a      	str	r2, [r3, #20]
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	68db      	ldr	r3, [r3, #12]
 8003fbc:	4a1c      	ldr	r2, [pc, #112]	; (8004030 <HAL_ADC_Init+0x27c>)
 8003fbe:	4013      	ands	r3, r2
 8003fc0:	68ba      	ldr	r2, [r7, #8]
 8003fc2:	429a      	cmp	r2, r3
 8003fc4:	d10b      	bne.n	8003fde <HAL_ADC_Init+0x22a>
         == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	2200      	movs	r2, #0
 8003fca:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003fd0:	2203      	movs	r2, #3
 8003fd2:	4393      	bics	r3, r2
 8003fd4:	2201      	movs	r2, #1
 8003fd6:	431a      	orrs	r2, r3
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	639a      	str	r2, [r3, #56]	; 0x38
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8003fdc:	e01c      	b.n	8004018 <HAL_ADC_Init+0x264>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003fe2:	2212      	movs	r2, #18
 8003fe4:	4393      	bics	r3, r2
 8003fe6:	2210      	movs	r2, #16
 8003fe8:	431a      	orrs	r2, r3
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ff2:	2201      	movs	r2, #1
 8003ff4:	431a      	orrs	r2, r3
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	63da      	str	r2, [r3, #60]	; 0x3c
      
      tmp_hal_status = HAL_ERROR;
 8003ffa:	230f      	movs	r3, #15
 8003ffc:	18fb      	adds	r3, r7, r3
 8003ffe:	2201      	movs	r2, #1
 8004000:	701a      	strb	r2, [r3, #0]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8004002:	e009      	b.n	8004018 <HAL_ADC_Init+0x264>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004008:	2210      	movs	r2, #16
 800400a:	431a      	orrs	r2, r3
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	639a      	str	r2, [r3, #56]	; 0x38
        
    tmp_hal_status = HAL_ERROR;
 8004010:	230f      	movs	r3, #15
 8004012:	18fb      	adds	r3, r7, r3
 8004014:	2201      	movs	r2, #1
 8004016:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8004018:	230f      	movs	r3, #15
 800401a:	18fb      	adds	r3, r7, r3
 800401c:	781b      	ldrb	r3, [r3, #0]
}
 800401e:	0018      	movs	r0, r3
 8004020:	46bd      	mov	sp, r7
 8004022:	b004      	add	sp, #16
 8004024:	bd80      	pop	{r7, pc}
 8004026:	46c0      	nop			; (mov r8, r8)
 8004028:	fffffefd 	.word	0xfffffefd
 800402c:	fffe0219 	.word	0xfffe0219
 8004030:	833fffe7 	.word	0x833fffe7

08004034 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8004034:	b590      	push	{r4, r7, lr}
 8004036:	b087      	sub	sp, #28
 8004038:	af00      	add	r7, sp, #0
 800403a:	60f8      	str	r0, [r7, #12]
 800403c:	60b9      	str	r1, [r7, #8]
 800403e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004040:	2317      	movs	r3, #23
 8004042:	18fb      	adds	r3, r7, r3
 8004044:	2200      	movs	r2, #0
 8004046:	701a      	strb	r2, [r3, #0]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	689b      	ldr	r3, [r3, #8]
 800404e:	2204      	movs	r2, #4
 8004050:	4013      	ands	r3, r2
 8004052:	d15e      	bne.n	8004112 <HAL_ADC_Start_DMA+0xde>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	2234      	movs	r2, #52	; 0x34
 8004058:	5c9b      	ldrb	r3, [r3, r2]
 800405a:	2b01      	cmp	r3, #1
 800405c:	d101      	bne.n	8004062 <HAL_ADC_Start_DMA+0x2e>
 800405e:	2302      	movs	r3, #2
 8004060:	e05e      	b.n	8004120 <HAL_ADC_Start_DMA+0xec>
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	2234      	movs	r2, #52	; 0x34
 8004066:	2101      	movs	r1, #1
 8004068:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are       */
    /* performed automatically by hardware.                                     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	7e5b      	ldrb	r3, [r3, #25]
 800406e:	2b01      	cmp	r3, #1
 8004070:	d007      	beq.n	8004082 <HAL_ADC_Start_DMA+0x4e>
    {
      tmp_hal_status = ADC_Enable(hadc);
 8004072:	2317      	movs	r3, #23
 8004074:	18fc      	adds	r4, r7, r3
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	0018      	movs	r0, r3
 800407a:	f000 f96b 	bl	8004354 <ADC_Enable>
 800407e:	0003      	movs	r3, r0
 8004080:	7023      	strb	r3, [r4, #0]
    }
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8004082:	2317      	movs	r3, #23
 8004084:	18fb      	adds	r3, r7, r3
 8004086:	781b      	ldrb	r3, [r3, #0]
 8004088:	2b00      	cmp	r3, #0
 800408a:	d146      	bne.n	800411a <HAL_ADC_Start_DMA+0xe6>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004090:	4a25      	ldr	r2, [pc, #148]	; (8004128 <HAL_ADC_Start_DMA+0xf4>)
 8004092:	4013      	ands	r3, r2
 8004094:	2280      	movs	r2, #128	; 0x80
 8004096:	0052      	lsls	r2, r2, #1
 8004098:	431a      	orrs	r2, r3
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	2200      	movs	r2, #0
 80040a2:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	2234      	movs	r2, #52	; 0x34
 80040a8:	2100      	movs	r1, #0
 80040aa:	5499      	strb	r1, [r3, r2]

      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040b0:	4a1e      	ldr	r2, [pc, #120]	; (800412c <HAL_ADC_Start_DMA+0xf8>)
 80040b2:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040b8:	4a1d      	ldr	r2, [pc, #116]	; (8004130 <HAL_ADC_Start_DMA+0xfc>)
 80040ba:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040c0:	4a1c      	ldr	r2, [pc, #112]	; (8004134 <HAL_ADC_Start_DMA+0x100>)
 80040c2:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	221c      	movs	r2, #28
 80040ca:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC overrun interrupt */
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	685a      	ldr	r2, [r3, #4]
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	2110      	movs	r1, #16
 80040d8:	430a      	orrs	r2, r1
 80040da:	605a      	str	r2, [r3, #4]
      
      /* Enable ADC DMA mode */
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	68da      	ldr	r2, [r3, #12]
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	2101      	movs	r1, #1
 80040e8:	430a      	orrs	r2, r1
 80040ea:	60da      	str	r2, [r3, #12]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	3340      	adds	r3, #64	; 0x40
 80040f6:	0019      	movs	r1, r3
 80040f8:	68ba      	ldr	r2, [r7, #8]
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	f000 fb50 	bl	80047a0 <HAL_DMA_Start_IT>
           
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	689a      	ldr	r2, [r3, #8]
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	2104      	movs	r1, #4
 800410c:	430a      	orrs	r2, r1
 800410e:	609a      	str	r2, [r3, #8]
 8004110:	e003      	b.n	800411a <HAL_ADC_Start_DMA+0xe6>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8004112:	2317      	movs	r3, #23
 8004114:	18fb      	adds	r3, r7, r3
 8004116:	2202      	movs	r2, #2
 8004118:	701a      	strb	r2, [r3, #0]
  }
    
  /* Return function status */
  return tmp_hal_status;
 800411a:	2317      	movs	r3, #23
 800411c:	18fb      	adds	r3, r7, r3
 800411e:	781b      	ldrb	r3, [r3, #0]
}
 8004120:	0018      	movs	r0, r3
 8004122:	46bd      	mov	sp, r7
 8004124:	b007      	add	sp, #28
 8004126:	bd90      	pop	{r4, r7, pc}
 8004128:	fffff0fe 	.word	0xfffff0fe
 800412c:	0800444d 	.word	0x0800444d
 8004130:	08004501 	.word	0x08004501
 8004134:	0800451f 	.word	0x0800451f

08004138 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8004138:	b580      	push	{r7, lr}
 800413a:	b082      	sub	sp, #8
 800413c:	af00      	add	r7, sp, #0
 800413e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8004140:	46c0      	nop			; (mov r8, r8)
 8004142:	46bd      	mov	sp, r7
 8004144:	b002      	add	sp, #8
 8004146:	bd80      	pop	{r7, pc}

08004148 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8004148:	b580      	push	{r7, lr}
 800414a:	b082      	sub	sp, #8
 800414c:	af00      	add	r7, sp, #0
 800414e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8004150:	46c0      	nop			; (mov r8, r8)
 8004152:	46bd      	mov	sp, r7
 8004154:	b002      	add	sp, #8
 8004156:	bd80      	pop	{r7, pc}

08004158 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8004158:	b580      	push	{r7, lr}
 800415a:	b082      	sub	sp, #8
 800415c:	af00      	add	r7, sp, #0
 800415e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8004160:	46c0      	nop			; (mov r8, r8)
 8004162:	46bd      	mov	sp, r7
 8004164:	b002      	add	sp, #8
 8004166:	bd80      	pop	{r7, pc}

08004168 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8004168:	b580      	push	{r7, lr}
 800416a:	b084      	sub	sp, #16
 800416c:	af00      	add	r7, sp, #0
 800416e:	6078      	str	r0, [r7, #4]
 8004170:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004172:	230f      	movs	r3, #15
 8004174:	18fb      	adds	r3, r7, r3
 8004176:	2200      	movs	r2, #0
 8004178:	701a      	strb	r2, [r3, #0]
  __IO uint32_t wait_loop_index = 0U;
 800417a:	2300      	movs	r3, #0
 800417c:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004182:	2380      	movs	r3, #128	; 0x80
 8004184:	055b      	lsls	r3, r3, #21
 8004186:	429a      	cmp	r2, r3
 8004188:	d011      	beq.n	80041ae <HAL_ADC_ConfigChannel+0x46>
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800418e:	2b01      	cmp	r3, #1
 8004190:	d00d      	beq.n	80041ae <HAL_ADC_ConfigChannel+0x46>
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004196:	2b02      	cmp	r3, #2
 8004198:	d009      	beq.n	80041ae <HAL_ADC_ConfigChannel+0x46>
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800419e:	2b03      	cmp	r3, #3
 80041a0:	d005      	beq.n	80041ae <HAL_ADC_ConfigChannel+0x46>
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041a6:	2b04      	cmp	r3, #4
 80041a8:	d001      	beq.n	80041ae <HAL_ADC_ConfigChannel+0x46>
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  {
    assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	2234      	movs	r2, #52	; 0x34
 80041b2:	5c9b      	ldrb	r3, [r3, r2]
 80041b4:	2b01      	cmp	r3, #1
 80041b6:	d101      	bne.n	80041bc <HAL_ADC_ConfigChannel+0x54>
 80041b8:	2302      	movs	r3, #2
 80041ba:	e0bb      	b.n	8004334 <HAL_ADC_ConfigChannel+0x1cc>
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	2234      	movs	r2, #52	; 0x34
 80041c0:	2101      	movs	r1, #1
 80041c2:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	689b      	ldr	r3, [r3, #8]
 80041ca:	2204      	movs	r2, #4
 80041cc:	4013      	ands	r3, r2
 80041ce:	d000      	beq.n	80041d2 <HAL_ADC_ConfigChannel+0x6a>
 80041d0:	e09f      	b.n	8004312 <HAL_ADC_ConfigChannel+0x1aa>
  {
    /* Configure channel: depending on rank setting, add it or remove it from */
    /* ADC conversion sequencer.                                              */
    if (sConfig->Rank != ADC_RANK_NONE)
 80041d2:	683b      	ldr	r3, [r7, #0]
 80041d4:	685b      	ldr	r3, [r3, #4]
 80041d6:	4a59      	ldr	r2, [pc, #356]	; (800433c <HAL_ADC_ConfigChannel+0x1d4>)
 80041d8:	4293      	cmp	r3, r2
 80041da:	d100      	bne.n	80041de <HAL_ADC_ConfigChannel+0x76>
 80041dc:	e077      	b.n	80042ce <HAL_ADC_ConfigChannel+0x166>
    {
      /* Regular sequence configuration */
      /* Set the channel selection register from the selected channel */
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	6a99      	ldr	r1, [r3, #40]	; 0x28
 80041e4:	683b      	ldr	r3, [r7, #0]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	2201      	movs	r2, #1
 80041ea:	409a      	lsls	r2, r3
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	430a      	orrs	r2, r1
 80041f2:	629a      	str	r2, [r3, #40]	; 0x28
      /* Channel sampling time configuration */
      /* Management of parameters "SamplingTimeCommon" and "SamplingTime"     */
      /* (obsolete): sampling time set in this function with                  */
      /* parameter "SamplingTime" (obsolete) only if not already set into     */
      /* ADC initialization structure with parameter "SamplingTimeCommon".    */
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80041f8:	2380      	movs	r3, #128	; 0x80
 80041fa:	055b      	lsls	r3, r3, #21
 80041fc:	429a      	cmp	r2, r3
 80041fe:	d037      	beq.n	8004270 <HAL_ADC_ConfigChannel+0x108>
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004204:	2b01      	cmp	r3, #1
 8004206:	d033      	beq.n	8004270 <HAL_ADC_ConfigChannel+0x108>
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800420c:	2b02      	cmp	r3, #2
 800420e:	d02f      	beq.n	8004270 <HAL_ADC_ConfigChannel+0x108>
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004214:	2b03      	cmp	r3, #3
 8004216:	d02b      	beq.n	8004270 <HAL_ADC_ConfigChannel+0x108>
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800421c:	2b04      	cmp	r3, #4
 800421e:	d027      	beq.n	8004270 <HAL_ADC_ConfigChannel+0x108>
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004224:	2b05      	cmp	r3, #5
 8004226:	d023      	beq.n	8004270 <HAL_ADC_ConfigChannel+0x108>
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800422c:	2b06      	cmp	r3, #6
 800422e:	d01f      	beq.n	8004270 <HAL_ADC_ConfigChannel+0x108>
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004234:	2b07      	cmp	r3, #7
 8004236:	d01b      	beq.n	8004270 <HAL_ADC_ConfigChannel+0x108>
      {
        /* Modify sampling time if needed (not needed in case of reoccurrence */
        /* for several channels programmed consecutively into the sequencer)  */
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 8004238:	683b      	ldr	r3, [r7, #0]
 800423a:	689a      	ldr	r2, [r3, #8]
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	695b      	ldr	r3, [r3, #20]
 8004242:	2107      	movs	r1, #7
 8004244:	400b      	ands	r3, r1
 8004246:	429a      	cmp	r2, r3
 8004248:	d012      	beq.n	8004270 <HAL_ADC_ConfigChannel+0x108>
        {
          /* Channel sampling time configuration */
          /* Clear the old sample time */
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	695a      	ldr	r2, [r3, #20]
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	2107      	movs	r1, #7
 8004256:	438a      	bics	r2, r1
 8004258:	615a      	str	r2, [r3, #20]
          
          /* Set the new sample time */
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	6959      	ldr	r1, [r3, #20]
 8004260:	683b      	ldr	r3, [r7, #0]
 8004262:	689b      	ldr	r3, [r3, #8]
 8004264:	2207      	movs	r2, #7
 8004266:	401a      	ands	r2, r3
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	430a      	orrs	r2, r1
 800426e:	615a      	str	r2, [r3, #20]
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8004270:	683b      	ldr	r3, [r7, #0]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	2b10      	cmp	r3, #16
 8004276:	d003      	beq.n	8004280 <HAL_ADC_ConfigChannel+0x118>
 8004278:	683b      	ldr	r3, [r7, #0]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	2b11      	cmp	r3, #17
 800427e:	d152      	bne.n	8004326 <HAL_ADC_ConfigChannel+0x1be>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path. */
        /* If Channel_17 is selected, enable VREFINT measurement path. */
        /* If Channel_18 is selected, enable VBAT measurement path. */
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8004280:	4b2f      	ldr	r3, [pc, #188]	; (8004340 <HAL_ADC_ConfigChannel+0x1d8>)
 8004282:	6819      	ldr	r1, [r3, #0]
 8004284:	683b      	ldr	r3, [r7, #0]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	2b10      	cmp	r3, #16
 800428a:	d102      	bne.n	8004292 <HAL_ADC_ConfigChannel+0x12a>
 800428c:	2380      	movs	r3, #128	; 0x80
 800428e:	041b      	lsls	r3, r3, #16
 8004290:	e001      	b.n	8004296 <HAL_ADC_ConfigChannel+0x12e>
 8004292:	2380      	movs	r3, #128	; 0x80
 8004294:	03db      	lsls	r3, r3, #15
 8004296:	4a2a      	ldr	r2, [pc, #168]	; (8004340 <HAL_ADC_ConfigChannel+0x1d8>)
 8004298:	430b      	orrs	r3, r1
 800429a:	6013      	str	r3, [r2, #0]
        
        /* If Temp. sensor is selected, wait for stabilization delay */
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800429c:	683b      	ldr	r3, [r7, #0]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	2b10      	cmp	r3, #16
 80042a2:	d140      	bne.n	8004326 <HAL_ADC_ConfigChannel+0x1be>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80042a4:	4b27      	ldr	r3, [pc, #156]	; (8004344 <HAL_ADC_ConfigChannel+0x1dc>)
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	4927      	ldr	r1, [pc, #156]	; (8004348 <HAL_ADC_ConfigChannel+0x1e0>)
 80042aa:	0018      	movs	r0, r3
 80042ac:	f7fb ff3e 	bl	800012c <__udivsi3>
 80042b0:	0003      	movs	r3, r0
 80042b2:	001a      	movs	r2, r3
 80042b4:	0013      	movs	r3, r2
 80042b6:	009b      	lsls	r3, r3, #2
 80042b8:	189b      	adds	r3, r3, r2
 80042ba:	005b      	lsls	r3, r3, #1
 80042bc:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80042be:	e002      	b.n	80042c6 <HAL_ADC_ConfigChannel+0x15e>
          {
            wait_loop_index--;
 80042c0:	68bb      	ldr	r3, [r7, #8]
 80042c2:	3b01      	subs	r3, #1
 80042c4:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80042c6:	68bb      	ldr	r3, [r7, #8]
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d1f9      	bne.n	80042c0 <HAL_ADC_ConfigChannel+0x158>
 80042cc:	e02b      	b.n	8004326 <HAL_ADC_ConfigChannel+0x1be>
    }
    else
    {
      /* Regular sequence configuration */
      /* Reset the channel selection register from the selected channel */
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80042d4:	683b      	ldr	r3, [r7, #0]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	2101      	movs	r1, #1
 80042da:	4099      	lsls	r1, r3
 80042dc:	000b      	movs	r3, r1
 80042de:	43d9      	mvns	r1, r3
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	400a      	ands	r2, r1
 80042e6:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
      /* internal measurement paths disable: If internal channel selected,    */
      /* disable dedicated internal buffers and path.                         */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80042e8:	683b      	ldr	r3, [r7, #0]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	2b10      	cmp	r3, #16
 80042ee:	d003      	beq.n	80042f8 <HAL_ADC_ConfigChannel+0x190>
 80042f0:	683b      	ldr	r3, [r7, #0]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	2b11      	cmp	r3, #17
 80042f6:	d116      	bne.n	8004326 <HAL_ADC_ConfigChannel+0x1be>
      {
        /* If Channel_16 is selected, disable Temp. sensor measurement path. */
        /* If Channel_17 is selected, disable VREFINT measurement path. */
        /* If Channel_18 is selected, disable VBAT measurement path. */
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 80042f8:	4b11      	ldr	r3, [pc, #68]	; (8004340 <HAL_ADC_ConfigChannel+0x1d8>)
 80042fa:	6819      	ldr	r1, [r3, #0]
 80042fc:	683b      	ldr	r3, [r7, #0]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	2b10      	cmp	r3, #16
 8004302:	d101      	bne.n	8004308 <HAL_ADC_ConfigChannel+0x1a0>
 8004304:	4a11      	ldr	r2, [pc, #68]	; (800434c <HAL_ADC_ConfigChannel+0x1e4>)
 8004306:	e000      	b.n	800430a <HAL_ADC_ConfigChannel+0x1a2>
 8004308:	4a11      	ldr	r2, [pc, #68]	; (8004350 <HAL_ADC_ConfigChannel+0x1e8>)
 800430a:	4b0d      	ldr	r3, [pc, #52]	; (8004340 <HAL_ADC_ConfigChannel+0x1d8>)
 800430c:	400a      	ands	r2, r1
 800430e:	601a      	str	r2, [r3, #0]
 8004310:	e009      	b.n	8004326 <HAL_ADC_ConfigChannel+0x1be>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004316:	2220      	movs	r2, #32
 8004318:	431a      	orrs	r2, r3
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	639a      	str	r2, [r3, #56]	; 0x38
    
    tmp_hal_status = HAL_ERROR;
 800431e:	230f      	movs	r3, #15
 8004320:	18fb      	adds	r3, r7, r3
 8004322:	2201      	movs	r2, #1
 8004324:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	2234      	movs	r2, #52	; 0x34
 800432a:	2100      	movs	r1, #0
 800432c:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 800432e:	230f      	movs	r3, #15
 8004330:	18fb      	adds	r3, r7, r3
 8004332:	781b      	ldrb	r3, [r3, #0]
}
 8004334:	0018      	movs	r0, r3
 8004336:	46bd      	mov	sp, r7
 8004338:	b004      	add	sp, #16
 800433a:	bd80      	pop	{r7, pc}
 800433c:	00001001 	.word	0x00001001
 8004340:	40012708 	.word	0x40012708
 8004344:	20000020 	.word	0x20000020
 8004348:	000f4240 	.word	0x000f4240
 800434c:	ff7fffff 	.word	0xff7fffff
 8004350:	ffbfffff 	.word	0xffbfffff

08004354 <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8004354:	b580      	push	{r7, lr}
 8004356:	b084      	sub	sp, #16
 8004358:	af00      	add	r7, sp, #0
 800435a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800435c:	2300      	movs	r3, #0
 800435e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8004360:	2300      	movs	r3, #0
 8004362:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	689b      	ldr	r3, [r3, #8]
 800436a:	2203      	movs	r2, #3
 800436c:	4013      	ands	r3, r2
 800436e:	2b01      	cmp	r3, #1
 8004370:	d112      	bne.n	8004398 <ADC_Enable+0x44>
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	2201      	movs	r2, #1
 800437a:	4013      	ands	r3, r2
 800437c:	2b01      	cmp	r3, #1
 800437e:	d009      	beq.n	8004394 <ADC_Enable+0x40>
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	68da      	ldr	r2, [r3, #12]
 8004386:	2380      	movs	r3, #128	; 0x80
 8004388:	021b      	lsls	r3, r3, #8
 800438a:	401a      	ands	r2, r3
 800438c:	2380      	movs	r3, #128	; 0x80
 800438e:	021b      	lsls	r3, r3, #8
 8004390:	429a      	cmp	r2, r3
 8004392:	d101      	bne.n	8004398 <ADC_Enable+0x44>
 8004394:	2301      	movs	r3, #1
 8004396:	e000      	b.n	800439a <ADC_Enable+0x46>
 8004398:	2300      	movs	r3, #0
 800439a:	2b00      	cmp	r3, #0
 800439c:	d14b      	bne.n	8004436 <ADC_Enable+0xe2>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	689b      	ldr	r3, [r3, #8]
 80043a4:	4a26      	ldr	r2, [pc, #152]	; (8004440 <ADC_Enable+0xec>)
 80043a6:	4013      	ands	r3, r2
 80043a8:	d00d      	beq.n	80043c6 <ADC_Enable+0x72>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043ae:	2210      	movs	r2, #16
 80043b0:	431a      	orrs	r2, r3
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	639a      	str	r2, [r3, #56]	; 0x38
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80043ba:	2201      	movs	r2, #1
 80043bc:	431a      	orrs	r2, r3
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	63da      	str	r2, [r3, #60]	; 0x3c
      
      return HAL_ERROR;
 80043c2:	2301      	movs	r3, #1
 80043c4:	e038      	b.n	8004438 <ADC_Enable+0xe4>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	689a      	ldr	r2, [r3, #8]
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	2101      	movs	r1, #1
 80043d2:	430a      	orrs	r2, r1
 80043d4:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80043d6:	4b1b      	ldr	r3, [pc, #108]	; (8004444 <ADC_Enable+0xf0>)
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	491b      	ldr	r1, [pc, #108]	; (8004448 <ADC_Enable+0xf4>)
 80043dc:	0018      	movs	r0, r3
 80043de:	f7fb fea5 	bl	800012c <__udivsi3>
 80043e2:	0003      	movs	r3, r0
 80043e4:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80043e6:	e002      	b.n	80043ee <ADC_Enable+0x9a>
    {
      wait_loop_index--;
 80043e8:	68bb      	ldr	r3, [r7, #8]
 80043ea:	3b01      	subs	r3, #1
 80043ec:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80043ee:	68bb      	ldr	r3, [r7, #8]
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d1f9      	bne.n	80043e8 <ADC_Enable+0x94>
    }

    /* Get tick count */
    tickstart = HAL_GetTick();
 80043f4:	f7ff fcb2 	bl	8003d5c <HAL_GetTick>
 80043f8:	0003      	movs	r3, r0
 80043fa:	60fb      	str	r3, [r7, #12]
    
    /* Wait for ADC effectively enabled */
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80043fc:	e014      	b.n	8004428 <ADC_Enable+0xd4>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80043fe:	f7ff fcad 	bl	8003d5c <HAL_GetTick>
 8004402:	0002      	movs	r2, r0
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	1ad3      	subs	r3, r2, r3
 8004408:	2b02      	cmp	r3, #2
 800440a:	d90d      	bls.n	8004428 <ADC_Enable+0xd4>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004410:	2210      	movs	r2, #16
 8004412:	431a      	orrs	r2, r3
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	639a      	str	r2, [r3, #56]	; 0x38
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800441c:	2201      	movs	r2, #1
 800441e:	431a      	orrs	r2, r3
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	63da      	str	r2, [r3, #60]	; 0x3c
      
        return HAL_ERROR;
 8004424:	2301      	movs	r3, #1
 8004426:	e007      	b.n	8004438 <ADC_Enable+0xe4>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	2201      	movs	r2, #1
 8004430:	4013      	ands	r3, r2
 8004432:	2b01      	cmp	r3, #1
 8004434:	d1e3      	bne.n	80043fe <ADC_Enable+0xaa>
    }   
    
  }
   
  /* Return HAL status */
  return HAL_OK;
 8004436:	2300      	movs	r3, #0
}
 8004438:	0018      	movs	r0, r3
 800443a:	46bd      	mov	sp, r7
 800443c:	b004      	add	sp, #16
 800443e:	bd80      	pop	{r7, pc}
 8004440:	80000017 	.word	0x80000017
 8004444:	20000020 	.word	0x20000020
 8004448:	000f4240 	.word	0x000f4240

0800444c <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800444c:	b580      	push	{r7, lr}
 800444e:	b084      	sub	sp, #16
 8004450:	af00      	add	r7, sp, #0
 8004452:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004458:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800445e:	2250      	movs	r2, #80	; 0x50
 8004460:	4013      	ands	r3, r2
 8004462:	d140      	bne.n	80044e6 <ADC_DMAConvCplt+0x9a>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004468:	2280      	movs	r2, #128	; 0x80
 800446a:	0092      	lsls	r2, r2, #2
 800446c:	431a      	orrs	r2, r3
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	68da      	ldr	r2, [r3, #12]
 8004478:	23c0      	movs	r3, #192	; 0xc0
 800447a:	011b      	lsls	r3, r3, #4
 800447c:	4013      	ands	r3, r2
 800447e:	d12d      	bne.n	80044dc <ADC_DMAConvCplt+0x90>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	7e9b      	ldrb	r3, [r3, #26]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8004484:	2b00      	cmp	r3, #0
 8004486:	d129      	bne.n	80044dc <ADC_DMAConvCplt+0x90>
    {
      /* If End of Sequence is reached, disable interrupts */
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	2208      	movs	r2, #8
 8004490:	4013      	ands	r3, r2
 8004492:	2b08      	cmp	r3, #8
 8004494:	d122      	bne.n	80044dc <ADC_DMAConvCplt+0x90>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	689b      	ldr	r3, [r3, #8]
 800449c:	2204      	movs	r2, #4
 800449e:	4013      	ands	r3, r2
 80044a0:	d110      	bne.n	80044c4 <ADC_DMAConvCplt+0x78>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	685a      	ldr	r2, [r3, #4]
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	210c      	movs	r1, #12
 80044ae:	438a      	bics	r2, r1
 80044b0:	605a      	str	r2, [r3, #4]
          
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044b6:	4a11      	ldr	r2, [pc, #68]	; (80044fc <ADC_DMAConvCplt+0xb0>)
 80044b8:	4013      	ands	r3, r2
 80044ba:	2201      	movs	r2, #1
 80044bc:	431a      	orrs	r2, r3
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	639a      	str	r2, [r3, #56]	; 0x38
 80044c2:	e00b      	b.n	80044dc <ADC_DMAConvCplt+0x90>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044c8:	2220      	movs	r2, #32
 80044ca:	431a      	orrs	r2, r3
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	639a      	str	r2, [r3, #56]	; 0x38
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80044d4:	2201      	movs	r2, #1
 80044d6:	431a      	orrs	r2, r3
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	0018      	movs	r0, r3
 80044e0:	f7ff fe2a 	bl	8004138 <HAL_ADC_ConvCpltCallback>
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }

}
 80044e4:	e005      	b.n	80044f2 <ADC_DMAConvCplt+0xa6>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044ec:	687a      	ldr	r2, [r7, #4]
 80044ee:	0010      	movs	r0, r2
 80044f0:	4798      	blx	r3
}
 80044f2:	46c0      	nop			; (mov r8, r8)
 80044f4:	46bd      	mov	sp, r7
 80044f6:	b004      	add	sp, #16
 80044f8:	bd80      	pop	{r7, pc}
 80044fa:	46c0      	nop			; (mov r8, r8)
 80044fc:	fffffefe 	.word	0xfffffefe

08004500 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8004500:	b580      	push	{r7, lr}
 8004502:	b084      	sub	sp, #16
 8004504:	af00      	add	r7, sp, #0
 8004506:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800450c:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	0018      	movs	r0, r3
 8004512:	f7ff fe19 	bl	8004148 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004516:	46c0      	nop			; (mov r8, r8)
 8004518:	46bd      	mov	sp, r7
 800451a:	b004      	add	sp, #16
 800451c:	bd80      	pop	{r7, pc}

0800451e <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800451e:	b580      	push	{r7, lr}
 8004520:	b084      	sub	sp, #16
 8004522:	af00      	add	r7, sp, #0
 8004524:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800452a:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004530:	2240      	movs	r2, #64	; 0x40
 8004532:	431a      	orrs	r2, r3
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800453c:	2204      	movs	r2, #4
 800453e:	431a      	orrs	r2, r3
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	63da      	str	r2, [r3, #60]	; 0x3c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc); 
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	0018      	movs	r0, r3
 8004548:	f7ff fe06 	bl	8004158 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800454c:	46c0      	nop			; (mov r8, r8)
 800454e:	46bd      	mov	sp, r7
 8004550:	b004      	add	sp, #16
 8004552:	bd80      	pop	{r7, pc}

08004554 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004554:	b580      	push	{r7, lr}
 8004556:	b082      	sub	sp, #8
 8004558:	af00      	add	r7, sp, #0
 800455a:	0002      	movs	r2, r0
 800455c:	1dfb      	adds	r3, r7, #7
 800455e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8004560:	1dfb      	adds	r3, r7, #7
 8004562:	781b      	ldrb	r3, [r3, #0]
 8004564:	2b7f      	cmp	r3, #127	; 0x7f
 8004566:	d809      	bhi.n	800457c <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004568:	1dfb      	adds	r3, r7, #7
 800456a:	781b      	ldrb	r3, [r3, #0]
 800456c:	001a      	movs	r2, r3
 800456e:	231f      	movs	r3, #31
 8004570:	401a      	ands	r2, r3
 8004572:	4b04      	ldr	r3, [pc, #16]	; (8004584 <__NVIC_EnableIRQ+0x30>)
 8004574:	2101      	movs	r1, #1
 8004576:	4091      	lsls	r1, r2
 8004578:	000a      	movs	r2, r1
 800457a:	601a      	str	r2, [r3, #0]
  }
}
 800457c:	46c0      	nop			; (mov r8, r8)
 800457e:	46bd      	mov	sp, r7
 8004580:	b002      	add	sp, #8
 8004582:	bd80      	pop	{r7, pc}
 8004584:	e000e100 	.word	0xe000e100

08004588 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004588:	b590      	push	{r4, r7, lr}
 800458a:	b083      	sub	sp, #12
 800458c:	af00      	add	r7, sp, #0
 800458e:	0002      	movs	r2, r0
 8004590:	6039      	str	r1, [r7, #0]
 8004592:	1dfb      	adds	r3, r7, #7
 8004594:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8004596:	1dfb      	adds	r3, r7, #7
 8004598:	781b      	ldrb	r3, [r3, #0]
 800459a:	2b7f      	cmp	r3, #127	; 0x7f
 800459c:	d828      	bhi.n	80045f0 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800459e:	4a2f      	ldr	r2, [pc, #188]	; (800465c <__NVIC_SetPriority+0xd4>)
 80045a0:	1dfb      	adds	r3, r7, #7
 80045a2:	781b      	ldrb	r3, [r3, #0]
 80045a4:	b25b      	sxtb	r3, r3
 80045a6:	089b      	lsrs	r3, r3, #2
 80045a8:	33c0      	adds	r3, #192	; 0xc0
 80045aa:	009b      	lsls	r3, r3, #2
 80045ac:	589b      	ldr	r3, [r3, r2]
 80045ae:	1dfa      	adds	r2, r7, #7
 80045b0:	7812      	ldrb	r2, [r2, #0]
 80045b2:	0011      	movs	r1, r2
 80045b4:	2203      	movs	r2, #3
 80045b6:	400a      	ands	r2, r1
 80045b8:	00d2      	lsls	r2, r2, #3
 80045ba:	21ff      	movs	r1, #255	; 0xff
 80045bc:	4091      	lsls	r1, r2
 80045be:	000a      	movs	r2, r1
 80045c0:	43d2      	mvns	r2, r2
 80045c2:	401a      	ands	r2, r3
 80045c4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80045c6:	683b      	ldr	r3, [r7, #0]
 80045c8:	019b      	lsls	r3, r3, #6
 80045ca:	22ff      	movs	r2, #255	; 0xff
 80045cc:	401a      	ands	r2, r3
 80045ce:	1dfb      	adds	r3, r7, #7
 80045d0:	781b      	ldrb	r3, [r3, #0]
 80045d2:	0018      	movs	r0, r3
 80045d4:	2303      	movs	r3, #3
 80045d6:	4003      	ands	r3, r0
 80045d8:	00db      	lsls	r3, r3, #3
 80045da:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80045dc:	481f      	ldr	r0, [pc, #124]	; (800465c <__NVIC_SetPriority+0xd4>)
 80045de:	1dfb      	adds	r3, r7, #7
 80045e0:	781b      	ldrb	r3, [r3, #0]
 80045e2:	b25b      	sxtb	r3, r3
 80045e4:	089b      	lsrs	r3, r3, #2
 80045e6:	430a      	orrs	r2, r1
 80045e8:	33c0      	adds	r3, #192	; 0xc0
 80045ea:	009b      	lsls	r3, r3, #2
 80045ec:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80045ee:	e031      	b.n	8004654 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80045f0:	4a1b      	ldr	r2, [pc, #108]	; (8004660 <__NVIC_SetPriority+0xd8>)
 80045f2:	1dfb      	adds	r3, r7, #7
 80045f4:	781b      	ldrb	r3, [r3, #0]
 80045f6:	0019      	movs	r1, r3
 80045f8:	230f      	movs	r3, #15
 80045fa:	400b      	ands	r3, r1
 80045fc:	3b08      	subs	r3, #8
 80045fe:	089b      	lsrs	r3, r3, #2
 8004600:	3306      	adds	r3, #6
 8004602:	009b      	lsls	r3, r3, #2
 8004604:	18d3      	adds	r3, r2, r3
 8004606:	3304      	adds	r3, #4
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	1dfa      	adds	r2, r7, #7
 800460c:	7812      	ldrb	r2, [r2, #0]
 800460e:	0011      	movs	r1, r2
 8004610:	2203      	movs	r2, #3
 8004612:	400a      	ands	r2, r1
 8004614:	00d2      	lsls	r2, r2, #3
 8004616:	21ff      	movs	r1, #255	; 0xff
 8004618:	4091      	lsls	r1, r2
 800461a:	000a      	movs	r2, r1
 800461c:	43d2      	mvns	r2, r2
 800461e:	401a      	ands	r2, r3
 8004620:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8004622:	683b      	ldr	r3, [r7, #0]
 8004624:	019b      	lsls	r3, r3, #6
 8004626:	22ff      	movs	r2, #255	; 0xff
 8004628:	401a      	ands	r2, r3
 800462a:	1dfb      	adds	r3, r7, #7
 800462c:	781b      	ldrb	r3, [r3, #0]
 800462e:	0018      	movs	r0, r3
 8004630:	2303      	movs	r3, #3
 8004632:	4003      	ands	r3, r0
 8004634:	00db      	lsls	r3, r3, #3
 8004636:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004638:	4809      	ldr	r0, [pc, #36]	; (8004660 <__NVIC_SetPriority+0xd8>)
 800463a:	1dfb      	adds	r3, r7, #7
 800463c:	781b      	ldrb	r3, [r3, #0]
 800463e:	001c      	movs	r4, r3
 8004640:	230f      	movs	r3, #15
 8004642:	4023      	ands	r3, r4
 8004644:	3b08      	subs	r3, #8
 8004646:	089b      	lsrs	r3, r3, #2
 8004648:	430a      	orrs	r2, r1
 800464a:	3306      	adds	r3, #6
 800464c:	009b      	lsls	r3, r3, #2
 800464e:	18c3      	adds	r3, r0, r3
 8004650:	3304      	adds	r3, #4
 8004652:	601a      	str	r2, [r3, #0]
}
 8004654:	46c0      	nop			; (mov r8, r8)
 8004656:	46bd      	mov	sp, r7
 8004658:	b003      	add	sp, #12
 800465a:	bd90      	pop	{r4, r7, pc}
 800465c:	e000e100 	.word	0xe000e100
 8004660:	e000ed00 	.word	0xe000ed00

08004664 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004664:	b580      	push	{r7, lr}
 8004666:	b082      	sub	sp, #8
 8004668:	af00      	add	r7, sp, #0
 800466a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	3b01      	subs	r3, #1
 8004670:	4a0c      	ldr	r2, [pc, #48]	; (80046a4 <SysTick_Config+0x40>)
 8004672:	4293      	cmp	r3, r2
 8004674:	d901      	bls.n	800467a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004676:	2301      	movs	r3, #1
 8004678:	e010      	b.n	800469c <SysTick_Config+0x38>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800467a:	4b0b      	ldr	r3, [pc, #44]	; (80046a8 <SysTick_Config+0x44>)
 800467c:	687a      	ldr	r2, [r7, #4]
 800467e:	3a01      	subs	r2, #1
 8004680:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004682:	2301      	movs	r3, #1
 8004684:	425b      	negs	r3, r3
 8004686:	2103      	movs	r1, #3
 8004688:	0018      	movs	r0, r3
 800468a:	f7ff ff7d 	bl	8004588 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800468e:	4b06      	ldr	r3, [pc, #24]	; (80046a8 <SysTick_Config+0x44>)
 8004690:	2200      	movs	r2, #0
 8004692:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004694:	4b04      	ldr	r3, [pc, #16]	; (80046a8 <SysTick_Config+0x44>)
 8004696:	2207      	movs	r2, #7
 8004698:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800469a:	2300      	movs	r3, #0
}
 800469c:	0018      	movs	r0, r3
 800469e:	46bd      	mov	sp, r7
 80046a0:	b002      	add	sp, #8
 80046a2:	bd80      	pop	{r7, pc}
 80046a4:	00ffffff 	.word	0x00ffffff
 80046a8:	e000e010 	.word	0xe000e010

080046ac <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80046ac:	b580      	push	{r7, lr}
 80046ae:	b084      	sub	sp, #16
 80046b0:	af00      	add	r7, sp, #0
 80046b2:	60b9      	str	r1, [r7, #8]
 80046b4:	607a      	str	r2, [r7, #4]
 80046b6:	210f      	movs	r1, #15
 80046b8:	187b      	adds	r3, r7, r1
 80046ba:	1c02      	adds	r2, r0, #0
 80046bc:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80046be:	68ba      	ldr	r2, [r7, #8]
 80046c0:	187b      	adds	r3, r7, r1
 80046c2:	781b      	ldrb	r3, [r3, #0]
 80046c4:	b25b      	sxtb	r3, r3
 80046c6:	0011      	movs	r1, r2
 80046c8:	0018      	movs	r0, r3
 80046ca:	f7ff ff5d 	bl	8004588 <__NVIC_SetPriority>
}
 80046ce:	46c0      	nop			; (mov r8, r8)
 80046d0:	46bd      	mov	sp, r7
 80046d2:	b004      	add	sp, #16
 80046d4:	bd80      	pop	{r7, pc}

080046d6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80046d6:	b580      	push	{r7, lr}
 80046d8:	b082      	sub	sp, #8
 80046da:	af00      	add	r7, sp, #0
 80046dc:	0002      	movs	r2, r0
 80046de:	1dfb      	adds	r3, r7, #7
 80046e0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80046e2:	1dfb      	adds	r3, r7, #7
 80046e4:	781b      	ldrb	r3, [r3, #0]
 80046e6:	b25b      	sxtb	r3, r3
 80046e8:	0018      	movs	r0, r3
 80046ea:	f7ff ff33 	bl	8004554 <__NVIC_EnableIRQ>
}
 80046ee:	46c0      	nop			; (mov r8, r8)
 80046f0:	46bd      	mov	sp, r7
 80046f2:	b002      	add	sp, #8
 80046f4:	bd80      	pop	{r7, pc}

080046f6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80046f6:	b580      	push	{r7, lr}
 80046f8:	b082      	sub	sp, #8
 80046fa:	af00      	add	r7, sp, #0
 80046fc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	0018      	movs	r0, r3
 8004702:	f7ff ffaf 	bl	8004664 <SysTick_Config>
 8004706:	0003      	movs	r3, r0
}
 8004708:	0018      	movs	r0, r3
 800470a:	46bd      	mov	sp, r7
 800470c:	b002      	add	sp, #8
 800470e:	bd80      	pop	{r7, pc}

08004710 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8004710:	b580      	push	{r7, lr}
 8004712:	b084      	sub	sp, #16
 8004714:	af00      	add	r7, sp, #0
 8004716:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004718:	2300      	movs	r3, #0
 800471a:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	2b00      	cmp	r3, #0
 8004720:	d101      	bne.n	8004726 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8004722:	2301      	movs	r3, #1
 8004724:	e036      	b.n	8004794 <HAL_DMA_Init+0x84>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	2221      	movs	r2, #33	; 0x21
 800472a:	2102      	movs	r1, #2
 800472c:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	4a18      	ldr	r2, [pc, #96]	; (800479c <HAL_DMA_Init+0x8c>)
 800473a:	4013      	ands	r3, r2
 800473c:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8004746:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	68db      	ldr	r3, [r3, #12]
 800474c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004752:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	695b      	ldr	r3, [r3, #20]
 8004758:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800475e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	69db      	ldr	r3, [r3, #28]
 8004764:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004766:	68fa      	ldr	r2, [r7, #12]
 8004768:	4313      	orrs	r3, r2
 800476a:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	68fa      	ldr	r2, [r7, #12]
 8004772:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	0018      	movs	r0, r3
 8004778:	f000 f98c 	bl	8004a94 <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	2200      	movs	r2, #0
 8004780:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	2221      	movs	r2, #33	; 0x21
 8004786:	2101      	movs	r1, #1
 8004788:	5499      	strb	r1, [r3, r2]
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	2220      	movs	r2, #32
 800478e:	2100      	movs	r1, #0
 8004790:	5499      	strb	r1, [r3, r2]
  
  return HAL_OK;
 8004792:	2300      	movs	r3, #0
}  
 8004794:	0018      	movs	r0, r3
 8004796:	46bd      	mov	sp, r7
 8004798:	b004      	add	sp, #16
 800479a:	bd80      	pop	{r7, pc}
 800479c:	ffffc00f 	.word	0xffffc00f

080047a0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80047a0:	b580      	push	{r7, lr}
 80047a2:	b086      	sub	sp, #24
 80047a4:	af00      	add	r7, sp, #0
 80047a6:	60f8      	str	r0, [r7, #12]
 80047a8:	60b9      	str	r1, [r7, #8]
 80047aa:	607a      	str	r2, [r7, #4]
 80047ac:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 80047ae:	2317      	movs	r3, #23
 80047b0:	18fb      	adds	r3, r7, r3
 80047b2:	2200      	movs	r2, #0
 80047b4:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	2220      	movs	r2, #32
 80047ba:	5c9b      	ldrb	r3, [r3, r2]
 80047bc:	2b01      	cmp	r3, #1
 80047be:	d101      	bne.n	80047c4 <HAL_DMA_Start_IT+0x24>
 80047c0:	2302      	movs	r3, #2
 80047c2:	e04f      	b.n	8004864 <HAL_DMA_Start_IT+0xc4>
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	2220      	movs	r2, #32
 80047c8:	2101      	movs	r1, #1
 80047ca:	5499      	strb	r1, [r3, r2]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	2221      	movs	r2, #33	; 0x21
 80047d0:	5c9b      	ldrb	r3, [r3, r2]
 80047d2:	b2db      	uxtb	r3, r3
 80047d4:	2b01      	cmp	r3, #1
 80047d6:	d13a      	bne.n	800484e <HAL_DMA_Start_IT+0xae>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	2221      	movs	r2, #33	; 0x21
 80047dc:	2102      	movs	r1, #2
 80047de:	5499      	strb	r1, [r3, r2]
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	2200      	movs	r2, #0
 80047e4:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	681a      	ldr	r2, [r3, #0]
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	2101      	movs	r1, #1
 80047f2:	438a      	bics	r2, r1
 80047f4:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80047f6:	683b      	ldr	r3, [r7, #0]
 80047f8:	687a      	ldr	r2, [r7, #4]
 80047fa:	68b9      	ldr	r1, [r7, #8]
 80047fc:	68f8      	ldr	r0, [r7, #12]
 80047fe:	f000 f91d 	bl	8004a3c <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004806:	2b00      	cmp	r3, #0
 8004808:	d008      	beq.n	800481c <HAL_DMA_Start_IT+0x7c>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	681a      	ldr	r2, [r3, #0]
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	210e      	movs	r1, #14
 8004816:	430a      	orrs	r2, r1
 8004818:	601a      	str	r2, [r3, #0]
 800481a:	e00f      	b.n	800483c <HAL_DMA_Start_IT+0x9c>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	681a      	ldr	r2, [r3, #0]
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	210a      	movs	r1, #10
 8004828:	430a      	orrs	r2, r1
 800482a:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	681a      	ldr	r2, [r3, #0]
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	2104      	movs	r1, #4
 8004838:	438a      	bics	r2, r1
 800483a:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	681a      	ldr	r2, [r3, #0]
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	2101      	movs	r1, #1
 8004848:	430a      	orrs	r2, r1
 800484a:	601a      	str	r2, [r3, #0]
 800484c:	e007      	b.n	800485e <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	2220      	movs	r2, #32
 8004852:	2100      	movs	r1, #0
 8004854:	5499      	strb	r1, [r3, r2]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 8004856:	2317      	movs	r3, #23
 8004858:	18fb      	adds	r3, r7, r3
 800485a:	2202      	movs	r2, #2
 800485c:	701a      	strb	r2, [r3, #0]
  }     
  
  return status;    
 800485e:	2317      	movs	r3, #23
 8004860:	18fb      	adds	r3, r7, r3
 8004862:	781b      	ldrb	r3, [r3, #0]
} 
 8004864:	0018      	movs	r0, r3
 8004866:	46bd      	mov	sp, r7
 8004868:	b006      	add	sp, #24
 800486a:	bd80      	pop	{r7, pc}

0800486c <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 800486c:	b580      	push	{r7, lr}
 800486e:	b084      	sub	sp, #16
 8004870:	af00      	add	r7, sp, #0
 8004872:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004874:	230f      	movs	r3, #15
 8004876:	18fb      	adds	r3, r7, r3
 8004878:	2200      	movs	r2, #0
 800487a:	701a      	strb	r2, [r3, #0]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	2221      	movs	r2, #33	; 0x21
 8004880:	5c9b      	ldrb	r3, [r3, r2]
 8004882:	b2db      	uxtb	r3, r3
 8004884:	2b02      	cmp	r3, #2
 8004886:	d007      	beq.n	8004898 <HAL_DMA_Abort_IT+0x2c>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	2204      	movs	r2, #4
 800488c:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 800488e:	230f      	movs	r3, #15
 8004890:	18fb      	adds	r3, r7, r3
 8004892:	2201      	movs	r2, #1
 8004894:	701a      	strb	r2, [r3, #0]
 8004896:	e028      	b.n	80048ea <HAL_DMA_Abort_IT+0x7e>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	681a      	ldr	r2, [r3, #0]
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	210e      	movs	r1, #14
 80048a4:	438a      	bics	r2, r1
 80048a6:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	681a      	ldr	r2, [r3, #0]
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	2101      	movs	r1, #1
 80048b4:	438a      	bics	r2, r1
 80048b6:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80048c0:	2101      	movs	r1, #1
 80048c2:	4091      	lsls	r1, r2
 80048c4:	000a      	movs	r2, r1
 80048c6:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	2221      	movs	r2, #33	; 0x21
 80048cc:	2101      	movs	r1, #1
 80048ce:	5499      	strb	r1, [r3, r2]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	2220      	movs	r2, #32
 80048d4:	2100      	movs	r1, #0
 80048d6:	5499      	strb	r1, [r3, r2]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d004      	beq.n	80048ea <HAL_DMA_Abort_IT+0x7e>
    {
      hdma->XferAbortCallback(hdma);
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80048e4:	687a      	ldr	r2, [r7, #4]
 80048e6:	0010      	movs	r0, r2
 80048e8:	4798      	blx	r3
    } 
  }
  return status;
 80048ea:	230f      	movs	r3, #15
 80048ec:	18fb      	adds	r3, r7, r3
 80048ee:	781b      	ldrb	r3, [r3, #0]
}
 80048f0:	0018      	movs	r0, r3
 80048f2:	46bd      	mov	sp, r7
 80048f4:	b004      	add	sp, #16
 80048f6:	bd80      	pop	{r7, pc}

080048f8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80048f8:	b580      	push	{r7, lr}
 80048fa:	b084      	sub	sp, #16
 80048fc:	af00      	add	r7, sp, #0
 80048fe:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004914:	2204      	movs	r2, #4
 8004916:	409a      	lsls	r2, r3
 8004918:	0013      	movs	r3, r2
 800491a:	68fa      	ldr	r2, [r7, #12]
 800491c:	4013      	ands	r3, r2
 800491e:	d024      	beq.n	800496a <HAL_DMA_IRQHandler+0x72>
 8004920:	68bb      	ldr	r3, [r7, #8]
 8004922:	2204      	movs	r2, #4
 8004924:	4013      	ands	r3, r2
 8004926:	d020      	beq.n	800496a <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	2220      	movs	r2, #32
 8004930:	4013      	ands	r3, r2
 8004932:	d107      	bne.n	8004944 <HAL_DMA_IRQHandler+0x4c>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	681a      	ldr	r2, [r3, #0]
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	2104      	movs	r1, #4
 8004940:	438a      	bics	r2, r1
 8004942:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800494c:	2104      	movs	r1, #4
 800494e:	4091      	lsls	r1, r2
 8004950:	000a      	movs	r2, r1
 8004952:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004958:	2b00      	cmp	r3, #0
 800495a:	d100      	bne.n	800495e <HAL_DMA_IRQHandler+0x66>
 800495c:	e06a      	b.n	8004a34 <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004962:	687a      	ldr	r2, [r7, #4]
 8004964:	0010      	movs	r0, r2
 8004966:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 8004968:	e064      	b.n	8004a34 <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800496e:	2202      	movs	r2, #2
 8004970:	409a      	lsls	r2, r3
 8004972:	0013      	movs	r3, r2
 8004974:	68fa      	ldr	r2, [r7, #12]
 8004976:	4013      	ands	r3, r2
 8004978:	d02b      	beq.n	80049d2 <HAL_DMA_IRQHandler+0xda>
 800497a:	68bb      	ldr	r3, [r7, #8]
 800497c:	2202      	movs	r2, #2
 800497e:	4013      	ands	r3, r2
 8004980:	d027      	beq.n	80049d2 <HAL_DMA_IRQHandler+0xda>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	2220      	movs	r2, #32
 800498a:	4013      	ands	r3, r2
 800498c:	d10b      	bne.n	80049a6 <HAL_DMA_IRQHandler+0xae>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	681a      	ldr	r2, [r3, #0]
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	210a      	movs	r1, #10
 800499a:	438a      	bics	r2, r1
 800499c:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	2221      	movs	r2, #33	; 0x21
 80049a2:	2101      	movs	r1, #1
 80049a4:	5499      	strb	r1, [r3, r2]
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80049ae:	2102      	movs	r1, #2
 80049b0:	4091      	lsls	r1, r2
 80049b2:	000a      	movs	r2, r1
 80049b4:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	2220      	movs	r2, #32
 80049ba:	2100      	movs	r1, #0
 80049bc:	5499      	strb	r1, [r3, r2]
  	
  	if(hdma->XferCpltCallback != NULL)
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d036      	beq.n	8004a34 <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049ca:	687a      	ldr	r2, [r7, #4]
 80049cc:	0010      	movs	r0, r2
 80049ce:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 80049d0:	e030      	b.n	8004a34 <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049d6:	2208      	movs	r2, #8
 80049d8:	409a      	lsls	r2, r3
 80049da:	0013      	movs	r3, r2
 80049dc:	68fa      	ldr	r2, [r7, #12]
 80049de:	4013      	ands	r3, r2
 80049e0:	d028      	beq.n	8004a34 <HAL_DMA_IRQHandler+0x13c>
 80049e2:	68bb      	ldr	r3, [r7, #8]
 80049e4:	2208      	movs	r2, #8
 80049e6:	4013      	ands	r3, r2
 80049e8:	d024      	beq.n	8004a34 <HAL_DMA_IRQHandler+0x13c>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	681a      	ldr	r2, [r3, #0]
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	210e      	movs	r1, #14
 80049f6:	438a      	bics	r2, r1
 80049f8:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a02:	2101      	movs	r1, #1
 8004a04:	4091      	lsls	r1, r2
 8004a06:	000a      	movs	r2, r1
 8004a08:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	2201      	movs	r2, #1
 8004a0e:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	2221      	movs	r2, #33	; 0x21
 8004a14:	2101      	movs	r1, #1
 8004a16:	5499      	strb	r1, [r3, r2]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	2220      	movs	r2, #32
 8004a1c:	2100      	movs	r1, #0
 8004a1e:	5499      	strb	r1, [r3, r2]
    
    if(hdma->XferErrorCallback != NULL)
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d005      	beq.n	8004a34 <HAL_DMA_IRQHandler+0x13c>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a2c:	687a      	ldr	r2, [r7, #4]
 8004a2e:	0010      	movs	r0, r2
 8004a30:	4798      	blx	r3
    }
   }
}  
 8004a32:	e7ff      	b.n	8004a34 <HAL_DMA_IRQHandler+0x13c>
 8004a34:	46c0      	nop			; (mov r8, r8)
 8004a36:	46bd      	mov	sp, r7
 8004a38:	b004      	add	sp, #16
 8004a3a:	bd80      	pop	{r7, pc}

08004a3c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004a3c:	b580      	push	{r7, lr}
 8004a3e:	b084      	sub	sp, #16
 8004a40:	af00      	add	r7, sp, #0
 8004a42:	60f8      	str	r0, [r7, #12]
 8004a44:	60b9      	str	r1, [r7, #8]
 8004a46:	607a      	str	r2, [r7, #4]
 8004a48:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a52:	2101      	movs	r1, #1
 8004a54:	4091      	lsls	r1, r2
 8004a56:	000a      	movs	r2, r1
 8004a58:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	683a      	ldr	r2, [r7, #0]
 8004a60:	605a      	str	r2, [r3, #4]
  
  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	685b      	ldr	r3, [r3, #4]
 8004a66:	2b10      	cmp	r3, #16
 8004a68:	d108      	bne.n	8004a7c <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	687a      	ldr	r2, [r7, #4]
 8004a70:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	68ba      	ldr	r2, [r7, #8]
 8004a78:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004a7a:	e007      	b.n	8004a8c <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	68ba      	ldr	r2, [r7, #8]
 8004a82:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	687a      	ldr	r2, [r7, #4]
 8004a8a:	60da      	str	r2, [r3, #12]
}
 8004a8c:	46c0      	nop			; (mov r8, r8)
 8004a8e:	46bd      	mov	sp, r7
 8004a90:	b004      	add	sp, #16
 8004a92:	bd80      	pop	{r7, pc}

08004a94 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004a94:	b580      	push	{r7, lr}
 8004a96:	b082      	sub	sp, #8
 8004a98:	af00      	add	r7, sp, #0
 8004a9a:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	4a08      	ldr	r2, [pc, #32]	; (8004ac4 <DMA_CalcBaseAndBitshift+0x30>)
 8004aa2:	4694      	mov	ip, r2
 8004aa4:	4463      	add	r3, ip
 8004aa6:	2114      	movs	r1, #20
 8004aa8:	0018      	movs	r0, r3
 8004aaa:	f7fb fb3f 	bl	800012c <__udivsi3>
 8004aae:	0003      	movs	r3, r0
 8004ab0:	009a      	lsls	r2, r3, #2
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	4a03      	ldr	r2, [pc, #12]	; (8004ac8 <DMA_CalcBaseAndBitshift+0x34>)
 8004aba:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 8004abc:	46c0      	nop			; (mov r8, r8)
 8004abe:	46bd      	mov	sp, r7
 8004ac0:	b002      	add	sp, #8
 8004ac2:	bd80      	pop	{r7, pc}
 8004ac4:	bffdfff8 	.word	0xbffdfff8
 8004ac8:	40020000 	.word	0x40020000

08004acc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 8004acc:	b580      	push	{r7, lr}
 8004ace:	b086      	sub	sp, #24
 8004ad0:	af00      	add	r7, sp, #0
 8004ad2:	6078      	str	r0, [r7, #4]
 8004ad4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004ad6:	2300      	movs	r3, #0
 8004ad8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004ada:	e14f      	b.n	8004d7c <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004adc:	683b      	ldr	r3, [r7, #0]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	2101      	movs	r1, #1
 8004ae2:	697a      	ldr	r2, [r7, #20]
 8004ae4:	4091      	lsls	r1, r2
 8004ae6:	000a      	movs	r2, r1
 8004ae8:	4013      	ands	r3, r2
 8004aea:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d100      	bne.n	8004af4 <HAL_GPIO_Init+0x28>
 8004af2:	e140      	b.n	8004d76 <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004af4:	683b      	ldr	r3, [r7, #0]
 8004af6:	685b      	ldr	r3, [r3, #4]
 8004af8:	2b01      	cmp	r3, #1
 8004afa:	d00b      	beq.n	8004b14 <HAL_GPIO_Init+0x48>
 8004afc:	683b      	ldr	r3, [r7, #0]
 8004afe:	685b      	ldr	r3, [r3, #4]
 8004b00:	2b02      	cmp	r3, #2
 8004b02:	d007      	beq.n	8004b14 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004b04:	683b      	ldr	r3, [r7, #0]
 8004b06:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004b08:	2b11      	cmp	r3, #17
 8004b0a:	d003      	beq.n	8004b14 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004b0c:	683b      	ldr	r3, [r7, #0]
 8004b0e:	685b      	ldr	r3, [r3, #4]
 8004b10:	2b12      	cmp	r3, #18
 8004b12:	d130      	bne.n	8004b76 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	689b      	ldr	r3, [r3, #8]
 8004b18:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8004b1a:	697b      	ldr	r3, [r7, #20]
 8004b1c:	005b      	lsls	r3, r3, #1
 8004b1e:	2203      	movs	r2, #3
 8004b20:	409a      	lsls	r2, r3
 8004b22:	0013      	movs	r3, r2
 8004b24:	43da      	mvns	r2, r3
 8004b26:	693b      	ldr	r3, [r7, #16]
 8004b28:	4013      	ands	r3, r2
 8004b2a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004b2c:	683b      	ldr	r3, [r7, #0]
 8004b2e:	68da      	ldr	r2, [r3, #12]
 8004b30:	697b      	ldr	r3, [r7, #20]
 8004b32:	005b      	lsls	r3, r3, #1
 8004b34:	409a      	lsls	r2, r3
 8004b36:	0013      	movs	r3, r2
 8004b38:	693a      	ldr	r2, [r7, #16]
 8004b3a:	4313      	orrs	r3, r2
 8004b3c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	693a      	ldr	r2, [r7, #16]
 8004b42:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	685b      	ldr	r3, [r3, #4]
 8004b48:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004b4a:	2201      	movs	r2, #1
 8004b4c:	697b      	ldr	r3, [r7, #20]
 8004b4e:	409a      	lsls	r2, r3
 8004b50:	0013      	movs	r3, r2
 8004b52:	43da      	mvns	r2, r3
 8004b54:	693b      	ldr	r3, [r7, #16]
 8004b56:	4013      	ands	r3, r2
 8004b58:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8004b5a:	683b      	ldr	r3, [r7, #0]
 8004b5c:	685b      	ldr	r3, [r3, #4]
 8004b5e:	091b      	lsrs	r3, r3, #4
 8004b60:	2201      	movs	r2, #1
 8004b62:	401a      	ands	r2, r3
 8004b64:	697b      	ldr	r3, [r7, #20]
 8004b66:	409a      	lsls	r2, r3
 8004b68:	0013      	movs	r3, r2
 8004b6a:	693a      	ldr	r2, [r7, #16]
 8004b6c:	4313      	orrs	r3, r2
 8004b6e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	693a      	ldr	r2, [r7, #16]
 8004b74:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	68db      	ldr	r3, [r3, #12]
 8004b7a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8004b7c:	697b      	ldr	r3, [r7, #20]
 8004b7e:	005b      	lsls	r3, r3, #1
 8004b80:	2203      	movs	r2, #3
 8004b82:	409a      	lsls	r2, r3
 8004b84:	0013      	movs	r3, r2
 8004b86:	43da      	mvns	r2, r3
 8004b88:	693b      	ldr	r3, [r7, #16]
 8004b8a:	4013      	ands	r3, r2
 8004b8c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8004b8e:	683b      	ldr	r3, [r7, #0]
 8004b90:	689a      	ldr	r2, [r3, #8]
 8004b92:	697b      	ldr	r3, [r7, #20]
 8004b94:	005b      	lsls	r3, r3, #1
 8004b96:	409a      	lsls	r2, r3
 8004b98:	0013      	movs	r3, r2
 8004b9a:	693a      	ldr	r2, [r7, #16]
 8004b9c:	4313      	orrs	r3, r2
 8004b9e:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	693a      	ldr	r2, [r7, #16]
 8004ba4:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004ba6:	683b      	ldr	r3, [r7, #0]
 8004ba8:	685b      	ldr	r3, [r3, #4]
 8004baa:	2b02      	cmp	r3, #2
 8004bac:	d003      	beq.n	8004bb6 <HAL_GPIO_Init+0xea>
 8004bae:	683b      	ldr	r3, [r7, #0]
 8004bb0:	685b      	ldr	r3, [r3, #4]
 8004bb2:	2b12      	cmp	r3, #18
 8004bb4:	d123      	bne.n	8004bfe <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8004bb6:	697b      	ldr	r3, [r7, #20]
 8004bb8:	08da      	lsrs	r2, r3, #3
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	3208      	adds	r2, #8
 8004bbe:	0092      	lsls	r2, r2, #2
 8004bc0:	58d3      	ldr	r3, [r2, r3]
 8004bc2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004bc4:	697b      	ldr	r3, [r7, #20]
 8004bc6:	2207      	movs	r2, #7
 8004bc8:	4013      	ands	r3, r2
 8004bca:	009b      	lsls	r3, r3, #2
 8004bcc:	220f      	movs	r2, #15
 8004bce:	409a      	lsls	r2, r3
 8004bd0:	0013      	movs	r3, r2
 8004bd2:	43da      	mvns	r2, r3
 8004bd4:	693b      	ldr	r3, [r7, #16]
 8004bd6:	4013      	ands	r3, r2
 8004bd8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004bda:	683b      	ldr	r3, [r7, #0]
 8004bdc:	691a      	ldr	r2, [r3, #16]
 8004bde:	697b      	ldr	r3, [r7, #20]
 8004be0:	2107      	movs	r1, #7
 8004be2:	400b      	ands	r3, r1
 8004be4:	009b      	lsls	r3, r3, #2
 8004be6:	409a      	lsls	r2, r3
 8004be8:	0013      	movs	r3, r2
 8004bea:	693a      	ldr	r2, [r7, #16]
 8004bec:	4313      	orrs	r3, r2
 8004bee:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004bf0:	697b      	ldr	r3, [r7, #20]
 8004bf2:	08da      	lsrs	r2, r3, #3
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	3208      	adds	r2, #8
 8004bf8:	0092      	lsls	r2, r2, #2
 8004bfa:	6939      	ldr	r1, [r7, #16]
 8004bfc:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8004c04:	697b      	ldr	r3, [r7, #20]
 8004c06:	005b      	lsls	r3, r3, #1
 8004c08:	2203      	movs	r2, #3
 8004c0a:	409a      	lsls	r2, r3
 8004c0c:	0013      	movs	r3, r2
 8004c0e:	43da      	mvns	r2, r3
 8004c10:	693b      	ldr	r3, [r7, #16]
 8004c12:	4013      	ands	r3, r2
 8004c14:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004c16:	683b      	ldr	r3, [r7, #0]
 8004c18:	685b      	ldr	r3, [r3, #4]
 8004c1a:	2203      	movs	r2, #3
 8004c1c:	401a      	ands	r2, r3
 8004c1e:	697b      	ldr	r3, [r7, #20]
 8004c20:	005b      	lsls	r3, r3, #1
 8004c22:	409a      	lsls	r2, r3
 8004c24:	0013      	movs	r3, r2
 8004c26:	693a      	ldr	r2, [r7, #16]
 8004c28:	4313      	orrs	r3, r2
 8004c2a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	693a      	ldr	r2, [r7, #16]
 8004c30:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004c32:	683b      	ldr	r3, [r7, #0]
 8004c34:	685a      	ldr	r2, [r3, #4]
 8004c36:	2380      	movs	r3, #128	; 0x80
 8004c38:	055b      	lsls	r3, r3, #21
 8004c3a:	4013      	ands	r3, r2
 8004c3c:	d100      	bne.n	8004c40 <HAL_GPIO_Init+0x174>
 8004c3e:	e09a      	b.n	8004d76 <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004c40:	4b54      	ldr	r3, [pc, #336]	; (8004d94 <HAL_GPIO_Init+0x2c8>)
 8004c42:	699a      	ldr	r2, [r3, #24]
 8004c44:	4b53      	ldr	r3, [pc, #332]	; (8004d94 <HAL_GPIO_Init+0x2c8>)
 8004c46:	2101      	movs	r1, #1
 8004c48:	430a      	orrs	r2, r1
 8004c4a:	619a      	str	r2, [r3, #24]
 8004c4c:	4b51      	ldr	r3, [pc, #324]	; (8004d94 <HAL_GPIO_Init+0x2c8>)
 8004c4e:	699b      	ldr	r3, [r3, #24]
 8004c50:	2201      	movs	r2, #1
 8004c52:	4013      	ands	r3, r2
 8004c54:	60bb      	str	r3, [r7, #8]
 8004c56:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8004c58:	4a4f      	ldr	r2, [pc, #316]	; (8004d98 <HAL_GPIO_Init+0x2cc>)
 8004c5a:	697b      	ldr	r3, [r7, #20]
 8004c5c:	089b      	lsrs	r3, r3, #2
 8004c5e:	3302      	adds	r3, #2
 8004c60:	009b      	lsls	r3, r3, #2
 8004c62:	589b      	ldr	r3, [r3, r2]
 8004c64:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8004c66:	697b      	ldr	r3, [r7, #20]
 8004c68:	2203      	movs	r2, #3
 8004c6a:	4013      	ands	r3, r2
 8004c6c:	009b      	lsls	r3, r3, #2
 8004c6e:	220f      	movs	r2, #15
 8004c70:	409a      	lsls	r2, r3
 8004c72:	0013      	movs	r3, r2
 8004c74:	43da      	mvns	r2, r3
 8004c76:	693b      	ldr	r3, [r7, #16]
 8004c78:	4013      	ands	r3, r2
 8004c7a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004c7c:	687a      	ldr	r2, [r7, #4]
 8004c7e:	2390      	movs	r3, #144	; 0x90
 8004c80:	05db      	lsls	r3, r3, #23
 8004c82:	429a      	cmp	r2, r3
 8004c84:	d013      	beq.n	8004cae <HAL_GPIO_Init+0x1e2>
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	4a44      	ldr	r2, [pc, #272]	; (8004d9c <HAL_GPIO_Init+0x2d0>)
 8004c8a:	4293      	cmp	r3, r2
 8004c8c:	d00d      	beq.n	8004caa <HAL_GPIO_Init+0x1de>
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	4a43      	ldr	r2, [pc, #268]	; (8004da0 <HAL_GPIO_Init+0x2d4>)
 8004c92:	4293      	cmp	r3, r2
 8004c94:	d007      	beq.n	8004ca6 <HAL_GPIO_Init+0x1da>
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	4a42      	ldr	r2, [pc, #264]	; (8004da4 <HAL_GPIO_Init+0x2d8>)
 8004c9a:	4293      	cmp	r3, r2
 8004c9c:	d101      	bne.n	8004ca2 <HAL_GPIO_Init+0x1d6>
 8004c9e:	2303      	movs	r3, #3
 8004ca0:	e006      	b.n	8004cb0 <HAL_GPIO_Init+0x1e4>
 8004ca2:	2305      	movs	r3, #5
 8004ca4:	e004      	b.n	8004cb0 <HAL_GPIO_Init+0x1e4>
 8004ca6:	2302      	movs	r3, #2
 8004ca8:	e002      	b.n	8004cb0 <HAL_GPIO_Init+0x1e4>
 8004caa:	2301      	movs	r3, #1
 8004cac:	e000      	b.n	8004cb0 <HAL_GPIO_Init+0x1e4>
 8004cae:	2300      	movs	r3, #0
 8004cb0:	697a      	ldr	r2, [r7, #20]
 8004cb2:	2103      	movs	r1, #3
 8004cb4:	400a      	ands	r2, r1
 8004cb6:	0092      	lsls	r2, r2, #2
 8004cb8:	4093      	lsls	r3, r2
 8004cba:	693a      	ldr	r2, [r7, #16]
 8004cbc:	4313      	orrs	r3, r2
 8004cbe:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8004cc0:	4935      	ldr	r1, [pc, #212]	; (8004d98 <HAL_GPIO_Init+0x2cc>)
 8004cc2:	697b      	ldr	r3, [r7, #20]
 8004cc4:	089b      	lsrs	r3, r3, #2
 8004cc6:	3302      	adds	r3, #2
 8004cc8:	009b      	lsls	r3, r3, #2
 8004cca:	693a      	ldr	r2, [r7, #16]
 8004ccc:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004cce:	4b36      	ldr	r3, [pc, #216]	; (8004da8 <HAL_GPIO_Init+0x2dc>)
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	43da      	mvns	r2, r3
 8004cd8:	693b      	ldr	r3, [r7, #16]
 8004cda:	4013      	ands	r3, r2
 8004cdc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004cde:	683b      	ldr	r3, [r7, #0]
 8004ce0:	685a      	ldr	r2, [r3, #4]
 8004ce2:	2380      	movs	r3, #128	; 0x80
 8004ce4:	025b      	lsls	r3, r3, #9
 8004ce6:	4013      	ands	r3, r2
 8004ce8:	d003      	beq.n	8004cf2 <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8004cea:	693a      	ldr	r2, [r7, #16]
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	4313      	orrs	r3, r2
 8004cf0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8004cf2:	4b2d      	ldr	r3, [pc, #180]	; (8004da8 <HAL_GPIO_Init+0x2dc>)
 8004cf4:	693a      	ldr	r2, [r7, #16]
 8004cf6:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8004cf8:	4b2b      	ldr	r3, [pc, #172]	; (8004da8 <HAL_GPIO_Init+0x2dc>)
 8004cfa:	685b      	ldr	r3, [r3, #4]
 8004cfc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	43da      	mvns	r2, r3
 8004d02:	693b      	ldr	r3, [r7, #16]
 8004d04:	4013      	ands	r3, r2
 8004d06:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004d08:	683b      	ldr	r3, [r7, #0]
 8004d0a:	685a      	ldr	r2, [r3, #4]
 8004d0c:	2380      	movs	r3, #128	; 0x80
 8004d0e:	029b      	lsls	r3, r3, #10
 8004d10:	4013      	ands	r3, r2
 8004d12:	d003      	beq.n	8004d1c <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8004d14:	693a      	ldr	r2, [r7, #16]
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	4313      	orrs	r3, r2
 8004d1a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8004d1c:	4b22      	ldr	r3, [pc, #136]	; (8004da8 <HAL_GPIO_Init+0x2dc>)
 8004d1e:	693a      	ldr	r2, [r7, #16]
 8004d20:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004d22:	4b21      	ldr	r3, [pc, #132]	; (8004da8 <HAL_GPIO_Init+0x2dc>)
 8004d24:	689b      	ldr	r3, [r3, #8]
 8004d26:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	43da      	mvns	r2, r3
 8004d2c:	693b      	ldr	r3, [r7, #16]
 8004d2e:	4013      	ands	r3, r2
 8004d30:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004d32:	683b      	ldr	r3, [r7, #0]
 8004d34:	685a      	ldr	r2, [r3, #4]
 8004d36:	2380      	movs	r3, #128	; 0x80
 8004d38:	035b      	lsls	r3, r3, #13
 8004d3a:	4013      	ands	r3, r2
 8004d3c:	d003      	beq.n	8004d46 <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8004d3e:	693a      	ldr	r2, [r7, #16]
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	4313      	orrs	r3, r2
 8004d44:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8004d46:	4b18      	ldr	r3, [pc, #96]	; (8004da8 <HAL_GPIO_Init+0x2dc>)
 8004d48:	693a      	ldr	r2, [r7, #16]
 8004d4a:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8004d4c:	4b16      	ldr	r3, [pc, #88]	; (8004da8 <HAL_GPIO_Init+0x2dc>)
 8004d4e:	68db      	ldr	r3, [r3, #12]
 8004d50:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	43da      	mvns	r2, r3
 8004d56:	693b      	ldr	r3, [r7, #16]
 8004d58:	4013      	ands	r3, r2
 8004d5a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004d5c:	683b      	ldr	r3, [r7, #0]
 8004d5e:	685a      	ldr	r2, [r3, #4]
 8004d60:	2380      	movs	r3, #128	; 0x80
 8004d62:	039b      	lsls	r3, r3, #14
 8004d64:	4013      	ands	r3, r2
 8004d66:	d003      	beq.n	8004d70 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8004d68:	693a      	ldr	r2, [r7, #16]
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	4313      	orrs	r3, r2
 8004d6e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8004d70:	4b0d      	ldr	r3, [pc, #52]	; (8004da8 <HAL_GPIO_Init+0x2dc>)
 8004d72:	693a      	ldr	r2, [r7, #16]
 8004d74:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 8004d76:	697b      	ldr	r3, [r7, #20]
 8004d78:	3301      	adds	r3, #1
 8004d7a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004d7c:	683b      	ldr	r3, [r7, #0]
 8004d7e:	681a      	ldr	r2, [r3, #0]
 8004d80:	697b      	ldr	r3, [r7, #20]
 8004d82:	40da      	lsrs	r2, r3
 8004d84:	1e13      	subs	r3, r2, #0
 8004d86:	d000      	beq.n	8004d8a <HAL_GPIO_Init+0x2be>
 8004d88:	e6a8      	b.n	8004adc <HAL_GPIO_Init+0x10>
  } 
}
 8004d8a:	46c0      	nop			; (mov r8, r8)
 8004d8c:	46bd      	mov	sp, r7
 8004d8e:	b006      	add	sp, #24
 8004d90:	bd80      	pop	{r7, pc}
 8004d92:	46c0      	nop			; (mov r8, r8)
 8004d94:	40021000 	.word	0x40021000
 8004d98:	40010000 	.word	0x40010000
 8004d9c:	48000400 	.word	0x48000400
 8004da0:	48000800 	.word	0x48000800
 8004da4:	48000c00 	.word	0x48000c00
 8004da8:	40010400 	.word	0x40010400

08004dac <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004dac:	b580      	push	{r7, lr}
 8004dae:	b084      	sub	sp, #16
 8004db0:	af00      	add	r7, sp, #0
 8004db2:	6078      	str	r0, [r7, #4]
 8004db4:	000a      	movs	r2, r1
 8004db6:	1cbb      	adds	r3, r7, #2
 8004db8:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	691b      	ldr	r3, [r3, #16]
 8004dbe:	1cba      	adds	r2, r7, #2
 8004dc0:	8812      	ldrh	r2, [r2, #0]
 8004dc2:	4013      	ands	r3, r2
 8004dc4:	d004      	beq.n	8004dd0 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8004dc6:	230f      	movs	r3, #15
 8004dc8:	18fb      	adds	r3, r7, r3
 8004dca:	2201      	movs	r2, #1
 8004dcc:	701a      	strb	r2, [r3, #0]
 8004dce:	e003      	b.n	8004dd8 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004dd0:	230f      	movs	r3, #15
 8004dd2:	18fb      	adds	r3, r7, r3
 8004dd4:	2200      	movs	r2, #0
 8004dd6:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8004dd8:	230f      	movs	r3, #15
 8004dda:	18fb      	adds	r3, r7, r3
 8004ddc:	781b      	ldrb	r3, [r3, #0]
  }
 8004dde:	0018      	movs	r0, r3
 8004de0:	46bd      	mov	sp, r7
 8004de2:	b004      	add	sp, #16
 8004de4:	bd80      	pop	{r7, pc}

08004de6 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004de6:	b580      	push	{r7, lr}
 8004de8:	b082      	sub	sp, #8
 8004dea:	af00      	add	r7, sp, #0
 8004dec:	6078      	str	r0, [r7, #4]
 8004dee:	0008      	movs	r0, r1
 8004df0:	0011      	movs	r1, r2
 8004df2:	1cbb      	adds	r3, r7, #2
 8004df4:	1c02      	adds	r2, r0, #0
 8004df6:	801a      	strh	r2, [r3, #0]
 8004df8:	1c7b      	adds	r3, r7, #1
 8004dfa:	1c0a      	adds	r2, r1, #0
 8004dfc:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004dfe:	1c7b      	adds	r3, r7, #1
 8004e00:	781b      	ldrb	r3, [r3, #0]
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d004      	beq.n	8004e10 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004e06:	1cbb      	adds	r3, r7, #2
 8004e08:	881a      	ldrh	r2, [r3, #0]
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004e0e:	e003      	b.n	8004e18 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004e10:	1cbb      	adds	r3, r7, #2
 8004e12:	881a      	ldrh	r2, [r3, #0]
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004e18:	46c0      	nop			; (mov r8, r8)
 8004e1a:	46bd      	mov	sp, r7
 8004e1c:	b002      	add	sp, #8
 8004e1e:	bd80      	pop	{r7, pc}

08004e20 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F0 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004e20:	b580      	push	{r7, lr}
 8004e22:	b084      	sub	sp, #16
 8004e24:	af00      	add	r7, sp, #0
 8004e26:	6078      	str	r0, [r7, #4]
 8004e28:	000a      	movs	r2, r1
 8004e2a:	1cbb      	adds	r3, r7, #2
 8004e2c:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	695b      	ldr	r3, [r3, #20]
 8004e32:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004e34:	1cbb      	adds	r3, r7, #2
 8004e36:	881b      	ldrh	r3, [r3, #0]
 8004e38:	68fa      	ldr	r2, [r7, #12]
 8004e3a:	4013      	ands	r3, r2
 8004e3c:	041a      	lsls	r2, r3, #16
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	43db      	mvns	r3, r3
 8004e42:	1cb9      	adds	r1, r7, #2
 8004e44:	8809      	ldrh	r1, [r1, #0]
 8004e46:	400b      	ands	r3, r1
 8004e48:	431a      	orrs	r2, r3
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	619a      	str	r2, [r3, #24]
}
 8004e4e:	46c0      	nop			; (mov r8, r8)
 8004e50:	46bd      	mov	sp, r7
 8004e52:	b004      	add	sp, #16
 8004e54:	bd80      	pop	{r7, pc}
	...

08004e58 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004e58:	b580      	push	{r7, lr}
 8004e5a:	b082      	sub	sp, #8
 8004e5c:	af00      	add	r7, sp, #0
 8004e5e:	0002      	movs	r2, r0
 8004e60:	1dbb      	adds	r3, r7, #6
 8004e62:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8004e64:	4b09      	ldr	r3, [pc, #36]	; (8004e8c <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8004e66:	695b      	ldr	r3, [r3, #20]
 8004e68:	1dba      	adds	r2, r7, #6
 8004e6a:	8812      	ldrh	r2, [r2, #0]
 8004e6c:	4013      	ands	r3, r2
 8004e6e:	d008      	beq.n	8004e82 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  { 
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004e70:	4b06      	ldr	r3, [pc, #24]	; (8004e8c <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8004e72:	1dba      	adds	r2, r7, #6
 8004e74:	8812      	ldrh	r2, [r2, #0]
 8004e76:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004e78:	1dbb      	adds	r3, r7, #6
 8004e7a:	881b      	ldrh	r3, [r3, #0]
 8004e7c:	0018      	movs	r0, r3
 8004e7e:	f000 f807 	bl	8004e90 <HAL_GPIO_EXTI_Callback>
  }
}
 8004e82:	46c0      	nop			; (mov r8, r8)
 8004e84:	46bd      	mov	sp, r7
 8004e86:	b002      	add	sp, #8
 8004e88:	bd80      	pop	{r7, pc}
 8004e8a:	46c0      	nop			; (mov r8, r8)
 8004e8c:	40010400 	.word	0x40010400

08004e90 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8004e90:	b580      	push	{r7, lr}
 8004e92:	b082      	sub	sp, #8
 8004e94:	af00      	add	r7, sp, #0
 8004e96:	0002      	movs	r2, r0
 8004e98:	1dbb      	adds	r3, r7, #6
 8004e9a:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
            the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */ 
}
 8004e9c:	46c0      	nop			; (mov r8, r8)
 8004e9e:	46bd      	mov	sp, r7
 8004ea0:	b002      	add	sp, #8
 8004ea2:	bd80      	pop	{r7, pc}

08004ea4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004ea4:	b580      	push	{r7, lr}
 8004ea6:	b088      	sub	sp, #32
 8004ea8:	af00      	add	r7, sp, #0
 8004eaa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d101      	bne.n	8004eb6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004eb2:	2301      	movs	r3, #1
 8004eb4:	e303      	b.n	80054be <HAL_RCC_OscConfig+0x61a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	2201      	movs	r2, #1
 8004ebc:	4013      	ands	r3, r2
 8004ebe:	d100      	bne.n	8004ec2 <HAL_RCC_OscConfig+0x1e>
 8004ec0:	e08d      	b.n	8004fde <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8004ec2:	4bc4      	ldr	r3, [pc, #784]	; (80051d4 <HAL_RCC_OscConfig+0x330>)
 8004ec4:	685b      	ldr	r3, [r3, #4]
 8004ec6:	220c      	movs	r2, #12
 8004ec8:	4013      	ands	r3, r2
 8004eca:	2b04      	cmp	r3, #4
 8004ecc:	d00e      	beq.n	8004eec <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004ece:	4bc1      	ldr	r3, [pc, #772]	; (80051d4 <HAL_RCC_OscConfig+0x330>)
 8004ed0:	685b      	ldr	r3, [r3, #4]
 8004ed2:	220c      	movs	r2, #12
 8004ed4:	4013      	ands	r3, r2
 8004ed6:	2b08      	cmp	r3, #8
 8004ed8:	d116      	bne.n	8004f08 <HAL_RCC_OscConfig+0x64>
 8004eda:	4bbe      	ldr	r3, [pc, #760]	; (80051d4 <HAL_RCC_OscConfig+0x330>)
 8004edc:	685a      	ldr	r2, [r3, #4]
 8004ede:	2380      	movs	r3, #128	; 0x80
 8004ee0:	025b      	lsls	r3, r3, #9
 8004ee2:	401a      	ands	r2, r3
 8004ee4:	2380      	movs	r3, #128	; 0x80
 8004ee6:	025b      	lsls	r3, r3, #9
 8004ee8:	429a      	cmp	r2, r3
 8004eea:	d10d      	bne.n	8004f08 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004eec:	4bb9      	ldr	r3, [pc, #740]	; (80051d4 <HAL_RCC_OscConfig+0x330>)
 8004eee:	681a      	ldr	r2, [r3, #0]
 8004ef0:	2380      	movs	r3, #128	; 0x80
 8004ef2:	029b      	lsls	r3, r3, #10
 8004ef4:	4013      	ands	r3, r2
 8004ef6:	d100      	bne.n	8004efa <HAL_RCC_OscConfig+0x56>
 8004ef8:	e070      	b.n	8004fdc <HAL_RCC_OscConfig+0x138>
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	685b      	ldr	r3, [r3, #4]
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d000      	beq.n	8004f04 <HAL_RCC_OscConfig+0x60>
 8004f02:	e06b      	b.n	8004fdc <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8004f04:	2301      	movs	r3, #1
 8004f06:	e2da      	b.n	80054be <HAL_RCC_OscConfig+0x61a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	685b      	ldr	r3, [r3, #4]
 8004f0c:	2b01      	cmp	r3, #1
 8004f0e:	d107      	bne.n	8004f20 <HAL_RCC_OscConfig+0x7c>
 8004f10:	4bb0      	ldr	r3, [pc, #704]	; (80051d4 <HAL_RCC_OscConfig+0x330>)
 8004f12:	681a      	ldr	r2, [r3, #0]
 8004f14:	4baf      	ldr	r3, [pc, #700]	; (80051d4 <HAL_RCC_OscConfig+0x330>)
 8004f16:	2180      	movs	r1, #128	; 0x80
 8004f18:	0249      	lsls	r1, r1, #9
 8004f1a:	430a      	orrs	r2, r1
 8004f1c:	601a      	str	r2, [r3, #0]
 8004f1e:	e02f      	b.n	8004f80 <HAL_RCC_OscConfig+0xdc>
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	685b      	ldr	r3, [r3, #4]
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d10c      	bne.n	8004f42 <HAL_RCC_OscConfig+0x9e>
 8004f28:	4baa      	ldr	r3, [pc, #680]	; (80051d4 <HAL_RCC_OscConfig+0x330>)
 8004f2a:	681a      	ldr	r2, [r3, #0]
 8004f2c:	4ba9      	ldr	r3, [pc, #676]	; (80051d4 <HAL_RCC_OscConfig+0x330>)
 8004f2e:	49aa      	ldr	r1, [pc, #680]	; (80051d8 <HAL_RCC_OscConfig+0x334>)
 8004f30:	400a      	ands	r2, r1
 8004f32:	601a      	str	r2, [r3, #0]
 8004f34:	4ba7      	ldr	r3, [pc, #668]	; (80051d4 <HAL_RCC_OscConfig+0x330>)
 8004f36:	681a      	ldr	r2, [r3, #0]
 8004f38:	4ba6      	ldr	r3, [pc, #664]	; (80051d4 <HAL_RCC_OscConfig+0x330>)
 8004f3a:	49a8      	ldr	r1, [pc, #672]	; (80051dc <HAL_RCC_OscConfig+0x338>)
 8004f3c:	400a      	ands	r2, r1
 8004f3e:	601a      	str	r2, [r3, #0]
 8004f40:	e01e      	b.n	8004f80 <HAL_RCC_OscConfig+0xdc>
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	685b      	ldr	r3, [r3, #4]
 8004f46:	2b05      	cmp	r3, #5
 8004f48:	d10e      	bne.n	8004f68 <HAL_RCC_OscConfig+0xc4>
 8004f4a:	4ba2      	ldr	r3, [pc, #648]	; (80051d4 <HAL_RCC_OscConfig+0x330>)
 8004f4c:	681a      	ldr	r2, [r3, #0]
 8004f4e:	4ba1      	ldr	r3, [pc, #644]	; (80051d4 <HAL_RCC_OscConfig+0x330>)
 8004f50:	2180      	movs	r1, #128	; 0x80
 8004f52:	02c9      	lsls	r1, r1, #11
 8004f54:	430a      	orrs	r2, r1
 8004f56:	601a      	str	r2, [r3, #0]
 8004f58:	4b9e      	ldr	r3, [pc, #632]	; (80051d4 <HAL_RCC_OscConfig+0x330>)
 8004f5a:	681a      	ldr	r2, [r3, #0]
 8004f5c:	4b9d      	ldr	r3, [pc, #628]	; (80051d4 <HAL_RCC_OscConfig+0x330>)
 8004f5e:	2180      	movs	r1, #128	; 0x80
 8004f60:	0249      	lsls	r1, r1, #9
 8004f62:	430a      	orrs	r2, r1
 8004f64:	601a      	str	r2, [r3, #0]
 8004f66:	e00b      	b.n	8004f80 <HAL_RCC_OscConfig+0xdc>
 8004f68:	4b9a      	ldr	r3, [pc, #616]	; (80051d4 <HAL_RCC_OscConfig+0x330>)
 8004f6a:	681a      	ldr	r2, [r3, #0]
 8004f6c:	4b99      	ldr	r3, [pc, #612]	; (80051d4 <HAL_RCC_OscConfig+0x330>)
 8004f6e:	499a      	ldr	r1, [pc, #616]	; (80051d8 <HAL_RCC_OscConfig+0x334>)
 8004f70:	400a      	ands	r2, r1
 8004f72:	601a      	str	r2, [r3, #0]
 8004f74:	4b97      	ldr	r3, [pc, #604]	; (80051d4 <HAL_RCC_OscConfig+0x330>)
 8004f76:	681a      	ldr	r2, [r3, #0]
 8004f78:	4b96      	ldr	r3, [pc, #600]	; (80051d4 <HAL_RCC_OscConfig+0x330>)
 8004f7a:	4998      	ldr	r1, [pc, #608]	; (80051dc <HAL_RCC_OscConfig+0x338>)
 8004f7c:	400a      	ands	r2, r1
 8004f7e:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	685b      	ldr	r3, [r3, #4]
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d014      	beq.n	8004fb2 <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f88:	f7fe fee8 	bl	8003d5c <HAL_GetTick>
 8004f8c:	0003      	movs	r3, r0
 8004f8e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004f90:	e008      	b.n	8004fa4 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004f92:	f7fe fee3 	bl	8003d5c <HAL_GetTick>
 8004f96:	0002      	movs	r2, r0
 8004f98:	69bb      	ldr	r3, [r7, #24]
 8004f9a:	1ad3      	subs	r3, r2, r3
 8004f9c:	2b64      	cmp	r3, #100	; 0x64
 8004f9e:	d901      	bls.n	8004fa4 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8004fa0:	2303      	movs	r3, #3
 8004fa2:	e28c      	b.n	80054be <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004fa4:	4b8b      	ldr	r3, [pc, #556]	; (80051d4 <HAL_RCC_OscConfig+0x330>)
 8004fa6:	681a      	ldr	r2, [r3, #0]
 8004fa8:	2380      	movs	r3, #128	; 0x80
 8004faa:	029b      	lsls	r3, r3, #10
 8004fac:	4013      	ands	r3, r2
 8004fae:	d0f0      	beq.n	8004f92 <HAL_RCC_OscConfig+0xee>
 8004fb0:	e015      	b.n	8004fde <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004fb2:	f7fe fed3 	bl	8003d5c <HAL_GetTick>
 8004fb6:	0003      	movs	r3, r0
 8004fb8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004fba:	e008      	b.n	8004fce <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004fbc:	f7fe fece 	bl	8003d5c <HAL_GetTick>
 8004fc0:	0002      	movs	r2, r0
 8004fc2:	69bb      	ldr	r3, [r7, #24]
 8004fc4:	1ad3      	subs	r3, r2, r3
 8004fc6:	2b64      	cmp	r3, #100	; 0x64
 8004fc8:	d901      	bls.n	8004fce <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8004fca:	2303      	movs	r3, #3
 8004fcc:	e277      	b.n	80054be <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004fce:	4b81      	ldr	r3, [pc, #516]	; (80051d4 <HAL_RCC_OscConfig+0x330>)
 8004fd0:	681a      	ldr	r2, [r3, #0]
 8004fd2:	2380      	movs	r3, #128	; 0x80
 8004fd4:	029b      	lsls	r3, r3, #10
 8004fd6:	4013      	ands	r3, r2
 8004fd8:	d1f0      	bne.n	8004fbc <HAL_RCC_OscConfig+0x118>
 8004fda:	e000      	b.n	8004fde <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004fdc:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	2202      	movs	r2, #2
 8004fe4:	4013      	ands	r3, r2
 8004fe6:	d100      	bne.n	8004fea <HAL_RCC_OscConfig+0x146>
 8004fe8:	e069      	b.n	80050be <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8004fea:	4b7a      	ldr	r3, [pc, #488]	; (80051d4 <HAL_RCC_OscConfig+0x330>)
 8004fec:	685b      	ldr	r3, [r3, #4]
 8004fee:	220c      	movs	r2, #12
 8004ff0:	4013      	ands	r3, r2
 8004ff2:	d00b      	beq.n	800500c <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8004ff4:	4b77      	ldr	r3, [pc, #476]	; (80051d4 <HAL_RCC_OscConfig+0x330>)
 8004ff6:	685b      	ldr	r3, [r3, #4]
 8004ff8:	220c      	movs	r2, #12
 8004ffa:	4013      	ands	r3, r2
 8004ffc:	2b08      	cmp	r3, #8
 8004ffe:	d11c      	bne.n	800503a <HAL_RCC_OscConfig+0x196>
 8005000:	4b74      	ldr	r3, [pc, #464]	; (80051d4 <HAL_RCC_OscConfig+0x330>)
 8005002:	685a      	ldr	r2, [r3, #4]
 8005004:	2380      	movs	r3, #128	; 0x80
 8005006:	025b      	lsls	r3, r3, #9
 8005008:	4013      	ands	r3, r2
 800500a:	d116      	bne.n	800503a <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800500c:	4b71      	ldr	r3, [pc, #452]	; (80051d4 <HAL_RCC_OscConfig+0x330>)
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	2202      	movs	r2, #2
 8005012:	4013      	ands	r3, r2
 8005014:	d005      	beq.n	8005022 <HAL_RCC_OscConfig+0x17e>
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	68db      	ldr	r3, [r3, #12]
 800501a:	2b01      	cmp	r3, #1
 800501c:	d001      	beq.n	8005022 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800501e:	2301      	movs	r3, #1
 8005020:	e24d      	b.n	80054be <HAL_RCC_OscConfig+0x61a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005022:	4b6c      	ldr	r3, [pc, #432]	; (80051d4 <HAL_RCC_OscConfig+0x330>)
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	22f8      	movs	r2, #248	; 0xf8
 8005028:	4393      	bics	r3, r2
 800502a:	0019      	movs	r1, r3
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	691b      	ldr	r3, [r3, #16]
 8005030:	00da      	lsls	r2, r3, #3
 8005032:	4b68      	ldr	r3, [pc, #416]	; (80051d4 <HAL_RCC_OscConfig+0x330>)
 8005034:	430a      	orrs	r2, r1
 8005036:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005038:	e041      	b.n	80050be <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	68db      	ldr	r3, [r3, #12]
 800503e:	2b00      	cmp	r3, #0
 8005040:	d024      	beq.n	800508c <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005042:	4b64      	ldr	r3, [pc, #400]	; (80051d4 <HAL_RCC_OscConfig+0x330>)
 8005044:	681a      	ldr	r2, [r3, #0]
 8005046:	4b63      	ldr	r3, [pc, #396]	; (80051d4 <HAL_RCC_OscConfig+0x330>)
 8005048:	2101      	movs	r1, #1
 800504a:	430a      	orrs	r2, r1
 800504c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800504e:	f7fe fe85 	bl	8003d5c <HAL_GetTick>
 8005052:	0003      	movs	r3, r0
 8005054:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005056:	e008      	b.n	800506a <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005058:	f7fe fe80 	bl	8003d5c <HAL_GetTick>
 800505c:	0002      	movs	r2, r0
 800505e:	69bb      	ldr	r3, [r7, #24]
 8005060:	1ad3      	subs	r3, r2, r3
 8005062:	2b02      	cmp	r3, #2
 8005064:	d901      	bls.n	800506a <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 8005066:	2303      	movs	r3, #3
 8005068:	e229      	b.n	80054be <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800506a:	4b5a      	ldr	r3, [pc, #360]	; (80051d4 <HAL_RCC_OscConfig+0x330>)
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	2202      	movs	r2, #2
 8005070:	4013      	ands	r3, r2
 8005072:	d0f1      	beq.n	8005058 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005074:	4b57      	ldr	r3, [pc, #348]	; (80051d4 <HAL_RCC_OscConfig+0x330>)
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	22f8      	movs	r2, #248	; 0xf8
 800507a:	4393      	bics	r3, r2
 800507c:	0019      	movs	r1, r3
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	691b      	ldr	r3, [r3, #16]
 8005082:	00da      	lsls	r2, r3, #3
 8005084:	4b53      	ldr	r3, [pc, #332]	; (80051d4 <HAL_RCC_OscConfig+0x330>)
 8005086:	430a      	orrs	r2, r1
 8005088:	601a      	str	r2, [r3, #0]
 800508a:	e018      	b.n	80050be <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800508c:	4b51      	ldr	r3, [pc, #324]	; (80051d4 <HAL_RCC_OscConfig+0x330>)
 800508e:	681a      	ldr	r2, [r3, #0]
 8005090:	4b50      	ldr	r3, [pc, #320]	; (80051d4 <HAL_RCC_OscConfig+0x330>)
 8005092:	2101      	movs	r1, #1
 8005094:	438a      	bics	r2, r1
 8005096:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005098:	f7fe fe60 	bl	8003d5c <HAL_GetTick>
 800509c:	0003      	movs	r3, r0
 800509e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80050a0:	e008      	b.n	80050b4 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80050a2:	f7fe fe5b 	bl	8003d5c <HAL_GetTick>
 80050a6:	0002      	movs	r2, r0
 80050a8:	69bb      	ldr	r3, [r7, #24]
 80050aa:	1ad3      	subs	r3, r2, r3
 80050ac:	2b02      	cmp	r3, #2
 80050ae:	d901      	bls.n	80050b4 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 80050b0:	2303      	movs	r3, #3
 80050b2:	e204      	b.n	80054be <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80050b4:	4b47      	ldr	r3, [pc, #284]	; (80051d4 <HAL_RCC_OscConfig+0x330>)
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	2202      	movs	r2, #2
 80050ba:	4013      	ands	r3, r2
 80050bc:	d1f1      	bne.n	80050a2 <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	2208      	movs	r2, #8
 80050c4:	4013      	ands	r3, r2
 80050c6:	d036      	beq.n	8005136 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	69db      	ldr	r3, [r3, #28]
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d019      	beq.n	8005104 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80050d0:	4b40      	ldr	r3, [pc, #256]	; (80051d4 <HAL_RCC_OscConfig+0x330>)
 80050d2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80050d4:	4b3f      	ldr	r3, [pc, #252]	; (80051d4 <HAL_RCC_OscConfig+0x330>)
 80050d6:	2101      	movs	r1, #1
 80050d8:	430a      	orrs	r2, r1
 80050da:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80050dc:	f7fe fe3e 	bl	8003d5c <HAL_GetTick>
 80050e0:	0003      	movs	r3, r0
 80050e2:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80050e4:	e008      	b.n	80050f8 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80050e6:	f7fe fe39 	bl	8003d5c <HAL_GetTick>
 80050ea:	0002      	movs	r2, r0
 80050ec:	69bb      	ldr	r3, [r7, #24]
 80050ee:	1ad3      	subs	r3, r2, r3
 80050f0:	2b02      	cmp	r3, #2
 80050f2:	d901      	bls.n	80050f8 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 80050f4:	2303      	movs	r3, #3
 80050f6:	e1e2      	b.n	80054be <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80050f8:	4b36      	ldr	r3, [pc, #216]	; (80051d4 <HAL_RCC_OscConfig+0x330>)
 80050fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050fc:	2202      	movs	r2, #2
 80050fe:	4013      	ands	r3, r2
 8005100:	d0f1      	beq.n	80050e6 <HAL_RCC_OscConfig+0x242>
 8005102:	e018      	b.n	8005136 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005104:	4b33      	ldr	r3, [pc, #204]	; (80051d4 <HAL_RCC_OscConfig+0x330>)
 8005106:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005108:	4b32      	ldr	r3, [pc, #200]	; (80051d4 <HAL_RCC_OscConfig+0x330>)
 800510a:	2101      	movs	r1, #1
 800510c:	438a      	bics	r2, r1
 800510e:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005110:	f7fe fe24 	bl	8003d5c <HAL_GetTick>
 8005114:	0003      	movs	r3, r0
 8005116:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005118:	e008      	b.n	800512c <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800511a:	f7fe fe1f 	bl	8003d5c <HAL_GetTick>
 800511e:	0002      	movs	r2, r0
 8005120:	69bb      	ldr	r3, [r7, #24]
 8005122:	1ad3      	subs	r3, r2, r3
 8005124:	2b02      	cmp	r3, #2
 8005126:	d901      	bls.n	800512c <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8005128:	2303      	movs	r3, #3
 800512a:	e1c8      	b.n	80054be <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800512c:	4b29      	ldr	r3, [pc, #164]	; (80051d4 <HAL_RCC_OscConfig+0x330>)
 800512e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005130:	2202      	movs	r2, #2
 8005132:	4013      	ands	r3, r2
 8005134:	d1f1      	bne.n	800511a <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	2204      	movs	r2, #4
 800513c:	4013      	ands	r3, r2
 800513e:	d100      	bne.n	8005142 <HAL_RCC_OscConfig+0x29e>
 8005140:	e0b6      	b.n	80052b0 <HAL_RCC_OscConfig+0x40c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005142:	231f      	movs	r3, #31
 8005144:	18fb      	adds	r3, r7, r3
 8005146:	2200      	movs	r2, #0
 8005148:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800514a:	4b22      	ldr	r3, [pc, #136]	; (80051d4 <HAL_RCC_OscConfig+0x330>)
 800514c:	69da      	ldr	r2, [r3, #28]
 800514e:	2380      	movs	r3, #128	; 0x80
 8005150:	055b      	lsls	r3, r3, #21
 8005152:	4013      	ands	r3, r2
 8005154:	d111      	bne.n	800517a <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005156:	4b1f      	ldr	r3, [pc, #124]	; (80051d4 <HAL_RCC_OscConfig+0x330>)
 8005158:	69da      	ldr	r2, [r3, #28]
 800515a:	4b1e      	ldr	r3, [pc, #120]	; (80051d4 <HAL_RCC_OscConfig+0x330>)
 800515c:	2180      	movs	r1, #128	; 0x80
 800515e:	0549      	lsls	r1, r1, #21
 8005160:	430a      	orrs	r2, r1
 8005162:	61da      	str	r2, [r3, #28]
 8005164:	4b1b      	ldr	r3, [pc, #108]	; (80051d4 <HAL_RCC_OscConfig+0x330>)
 8005166:	69da      	ldr	r2, [r3, #28]
 8005168:	2380      	movs	r3, #128	; 0x80
 800516a:	055b      	lsls	r3, r3, #21
 800516c:	4013      	ands	r3, r2
 800516e:	60fb      	str	r3, [r7, #12]
 8005170:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8005172:	231f      	movs	r3, #31
 8005174:	18fb      	adds	r3, r7, r3
 8005176:	2201      	movs	r2, #1
 8005178:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800517a:	4b19      	ldr	r3, [pc, #100]	; (80051e0 <HAL_RCC_OscConfig+0x33c>)
 800517c:	681a      	ldr	r2, [r3, #0]
 800517e:	2380      	movs	r3, #128	; 0x80
 8005180:	005b      	lsls	r3, r3, #1
 8005182:	4013      	ands	r3, r2
 8005184:	d11a      	bne.n	80051bc <HAL_RCC_OscConfig+0x318>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005186:	4b16      	ldr	r3, [pc, #88]	; (80051e0 <HAL_RCC_OscConfig+0x33c>)
 8005188:	681a      	ldr	r2, [r3, #0]
 800518a:	4b15      	ldr	r3, [pc, #84]	; (80051e0 <HAL_RCC_OscConfig+0x33c>)
 800518c:	2180      	movs	r1, #128	; 0x80
 800518e:	0049      	lsls	r1, r1, #1
 8005190:	430a      	orrs	r2, r1
 8005192:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005194:	f7fe fde2 	bl	8003d5c <HAL_GetTick>
 8005198:	0003      	movs	r3, r0
 800519a:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800519c:	e008      	b.n	80051b0 <HAL_RCC_OscConfig+0x30c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800519e:	f7fe fddd 	bl	8003d5c <HAL_GetTick>
 80051a2:	0002      	movs	r2, r0
 80051a4:	69bb      	ldr	r3, [r7, #24]
 80051a6:	1ad3      	subs	r3, r2, r3
 80051a8:	2b64      	cmp	r3, #100	; 0x64
 80051aa:	d901      	bls.n	80051b0 <HAL_RCC_OscConfig+0x30c>
        {
          return HAL_TIMEOUT;
 80051ac:	2303      	movs	r3, #3
 80051ae:	e186      	b.n	80054be <HAL_RCC_OscConfig+0x61a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80051b0:	4b0b      	ldr	r3, [pc, #44]	; (80051e0 <HAL_RCC_OscConfig+0x33c>)
 80051b2:	681a      	ldr	r2, [r3, #0]
 80051b4:	2380      	movs	r3, #128	; 0x80
 80051b6:	005b      	lsls	r3, r3, #1
 80051b8:	4013      	ands	r3, r2
 80051ba:	d0f0      	beq.n	800519e <HAL_RCC_OscConfig+0x2fa>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	689b      	ldr	r3, [r3, #8]
 80051c0:	2b01      	cmp	r3, #1
 80051c2:	d10f      	bne.n	80051e4 <HAL_RCC_OscConfig+0x340>
 80051c4:	4b03      	ldr	r3, [pc, #12]	; (80051d4 <HAL_RCC_OscConfig+0x330>)
 80051c6:	6a1a      	ldr	r2, [r3, #32]
 80051c8:	4b02      	ldr	r3, [pc, #8]	; (80051d4 <HAL_RCC_OscConfig+0x330>)
 80051ca:	2101      	movs	r1, #1
 80051cc:	430a      	orrs	r2, r1
 80051ce:	621a      	str	r2, [r3, #32]
 80051d0:	e036      	b.n	8005240 <HAL_RCC_OscConfig+0x39c>
 80051d2:	46c0      	nop			; (mov r8, r8)
 80051d4:	40021000 	.word	0x40021000
 80051d8:	fffeffff 	.word	0xfffeffff
 80051dc:	fffbffff 	.word	0xfffbffff
 80051e0:	40007000 	.word	0x40007000
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	689b      	ldr	r3, [r3, #8]
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d10c      	bne.n	8005206 <HAL_RCC_OscConfig+0x362>
 80051ec:	4bb6      	ldr	r3, [pc, #728]	; (80054c8 <HAL_RCC_OscConfig+0x624>)
 80051ee:	6a1a      	ldr	r2, [r3, #32]
 80051f0:	4bb5      	ldr	r3, [pc, #724]	; (80054c8 <HAL_RCC_OscConfig+0x624>)
 80051f2:	2101      	movs	r1, #1
 80051f4:	438a      	bics	r2, r1
 80051f6:	621a      	str	r2, [r3, #32]
 80051f8:	4bb3      	ldr	r3, [pc, #716]	; (80054c8 <HAL_RCC_OscConfig+0x624>)
 80051fa:	6a1a      	ldr	r2, [r3, #32]
 80051fc:	4bb2      	ldr	r3, [pc, #712]	; (80054c8 <HAL_RCC_OscConfig+0x624>)
 80051fe:	2104      	movs	r1, #4
 8005200:	438a      	bics	r2, r1
 8005202:	621a      	str	r2, [r3, #32]
 8005204:	e01c      	b.n	8005240 <HAL_RCC_OscConfig+0x39c>
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	689b      	ldr	r3, [r3, #8]
 800520a:	2b05      	cmp	r3, #5
 800520c:	d10c      	bne.n	8005228 <HAL_RCC_OscConfig+0x384>
 800520e:	4bae      	ldr	r3, [pc, #696]	; (80054c8 <HAL_RCC_OscConfig+0x624>)
 8005210:	6a1a      	ldr	r2, [r3, #32]
 8005212:	4bad      	ldr	r3, [pc, #692]	; (80054c8 <HAL_RCC_OscConfig+0x624>)
 8005214:	2104      	movs	r1, #4
 8005216:	430a      	orrs	r2, r1
 8005218:	621a      	str	r2, [r3, #32]
 800521a:	4bab      	ldr	r3, [pc, #684]	; (80054c8 <HAL_RCC_OscConfig+0x624>)
 800521c:	6a1a      	ldr	r2, [r3, #32]
 800521e:	4baa      	ldr	r3, [pc, #680]	; (80054c8 <HAL_RCC_OscConfig+0x624>)
 8005220:	2101      	movs	r1, #1
 8005222:	430a      	orrs	r2, r1
 8005224:	621a      	str	r2, [r3, #32]
 8005226:	e00b      	b.n	8005240 <HAL_RCC_OscConfig+0x39c>
 8005228:	4ba7      	ldr	r3, [pc, #668]	; (80054c8 <HAL_RCC_OscConfig+0x624>)
 800522a:	6a1a      	ldr	r2, [r3, #32]
 800522c:	4ba6      	ldr	r3, [pc, #664]	; (80054c8 <HAL_RCC_OscConfig+0x624>)
 800522e:	2101      	movs	r1, #1
 8005230:	438a      	bics	r2, r1
 8005232:	621a      	str	r2, [r3, #32]
 8005234:	4ba4      	ldr	r3, [pc, #656]	; (80054c8 <HAL_RCC_OscConfig+0x624>)
 8005236:	6a1a      	ldr	r2, [r3, #32]
 8005238:	4ba3      	ldr	r3, [pc, #652]	; (80054c8 <HAL_RCC_OscConfig+0x624>)
 800523a:	2104      	movs	r1, #4
 800523c:	438a      	bics	r2, r1
 800523e:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	689b      	ldr	r3, [r3, #8]
 8005244:	2b00      	cmp	r3, #0
 8005246:	d014      	beq.n	8005272 <HAL_RCC_OscConfig+0x3ce>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005248:	f7fe fd88 	bl	8003d5c <HAL_GetTick>
 800524c:	0003      	movs	r3, r0
 800524e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005250:	e009      	b.n	8005266 <HAL_RCC_OscConfig+0x3c2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005252:	f7fe fd83 	bl	8003d5c <HAL_GetTick>
 8005256:	0002      	movs	r2, r0
 8005258:	69bb      	ldr	r3, [r7, #24]
 800525a:	1ad3      	subs	r3, r2, r3
 800525c:	4a9b      	ldr	r2, [pc, #620]	; (80054cc <HAL_RCC_OscConfig+0x628>)
 800525e:	4293      	cmp	r3, r2
 8005260:	d901      	bls.n	8005266 <HAL_RCC_OscConfig+0x3c2>
        {
          return HAL_TIMEOUT;
 8005262:	2303      	movs	r3, #3
 8005264:	e12b      	b.n	80054be <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005266:	4b98      	ldr	r3, [pc, #608]	; (80054c8 <HAL_RCC_OscConfig+0x624>)
 8005268:	6a1b      	ldr	r3, [r3, #32]
 800526a:	2202      	movs	r2, #2
 800526c:	4013      	ands	r3, r2
 800526e:	d0f0      	beq.n	8005252 <HAL_RCC_OscConfig+0x3ae>
 8005270:	e013      	b.n	800529a <HAL_RCC_OscConfig+0x3f6>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005272:	f7fe fd73 	bl	8003d5c <HAL_GetTick>
 8005276:	0003      	movs	r3, r0
 8005278:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800527a:	e009      	b.n	8005290 <HAL_RCC_OscConfig+0x3ec>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800527c:	f7fe fd6e 	bl	8003d5c <HAL_GetTick>
 8005280:	0002      	movs	r2, r0
 8005282:	69bb      	ldr	r3, [r7, #24]
 8005284:	1ad3      	subs	r3, r2, r3
 8005286:	4a91      	ldr	r2, [pc, #580]	; (80054cc <HAL_RCC_OscConfig+0x628>)
 8005288:	4293      	cmp	r3, r2
 800528a:	d901      	bls.n	8005290 <HAL_RCC_OscConfig+0x3ec>
        {
          return HAL_TIMEOUT;
 800528c:	2303      	movs	r3, #3
 800528e:	e116      	b.n	80054be <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005290:	4b8d      	ldr	r3, [pc, #564]	; (80054c8 <HAL_RCC_OscConfig+0x624>)
 8005292:	6a1b      	ldr	r3, [r3, #32]
 8005294:	2202      	movs	r2, #2
 8005296:	4013      	ands	r3, r2
 8005298:	d1f0      	bne.n	800527c <HAL_RCC_OscConfig+0x3d8>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800529a:	231f      	movs	r3, #31
 800529c:	18fb      	adds	r3, r7, r3
 800529e:	781b      	ldrb	r3, [r3, #0]
 80052a0:	2b01      	cmp	r3, #1
 80052a2:	d105      	bne.n	80052b0 <HAL_RCC_OscConfig+0x40c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80052a4:	4b88      	ldr	r3, [pc, #544]	; (80054c8 <HAL_RCC_OscConfig+0x624>)
 80052a6:	69da      	ldr	r2, [r3, #28]
 80052a8:	4b87      	ldr	r3, [pc, #540]	; (80054c8 <HAL_RCC_OscConfig+0x624>)
 80052aa:	4989      	ldr	r1, [pc, #548]	; (80054d0 <HAL_RCC_OscConfig+0x62c>)
 80052ac:	400a      	ands	r2, r1
 80052ae:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	2210      	movs	r2, #16
 80052b6:	4013      	ands	r3, r2
 80052b8:	d063      	beq.n	8005382 <HAL_RCC_OscConfig+0x4de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	695b      	ldr	r3, [r3, #20]
 80052be:	2b01      	cmp	r3, #1
 80052c0:	d12a      	bne.n	8005318 <HAL_RCC_OscConfig+0x474>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80052c2:	4b81      	ldr	r3, [pc, #516]	; (80054c8 <HAL_RCC_OscConfig+0x624>)
 80052c4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80052c6:	4b80      	ldr	r3, [pc, #512]	; (80054c8 <HAL_RCC_OscConfig+0x624>)
 80052c8:	2104      	movs	r1, #4
 80052ca:	430a      	orrs	r2, r1
 80052cc:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 80052ce:	4b7e      	ldr	r3, [pc, #504]	; (80054c8 <HAL_RCC_OscConfig+0x624>)
 80052d0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80052d2:	4b7d      	ldr	r3, [pc, #500]	; (80054c8 <HAL_RCC_OscConfig+0x624>)
 80052d4:	2101      	movs	r1, #1
 80052d6:	430a      	orrs	r2, r1
 80052d8:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80052da:	f7fe fd3f 	bl	8003d5c <HAL_GetTick>
 80052de:	0003      	movs	r3, r0
 80052e0:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80052e2:	e008      	b.n	80052f6 <HAL_RCC_OscConfig+0x452>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80052e4:	f7fe fd3a 	bl	8003d5c <HAL_GetTick>
 80052e8:	0002      	movs	r2, r0
 80052ea:	69bb      	ldr	r3, [r7, #24]
 80052ec:	1ad3      	subs	r3, r2, r3
 80052ee:	2b02      	cmp	r3, #2
 80052f0:	d901      	bls.n	80052f6 <HAL_RCC_OscConfig+0x452>
        {
          return HAL_TIMEOUT;
 80052f2:	2303      	movs	r3, #3
 80052f4:	e0e3      	b.n	80054be <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80052f6:	4b74      	ldr	r3, [pc, #464]	; (80054c8 <HAL_RCC_OscConfig+0x624>)
 80052f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80052fa:	2202      	movs	r2, #2
 80052fc:	4013      	ands	r3, r2
 80052fe:	d0f1      	beq.n	80052e4 <HAL_RCC_OscConfig+0x440>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8005300:	4b71      	ldr	r3, [pc, #452]	; (80054c8 <HAL_RCC_OscConfig+0x624>)
 8005302:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005304:	22f8      	movs	r2, #248	; 0xf8
 8005306:	4393      	bics	r3, r2
 8005308:	0019      	movs	r1, r3
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	699b      	ldr	r3, [r3, #24]
 800530e:	00da      	lsls	r2, r3, #3
 8005310:	4b6d      	ldr	r3, [pc, #436]	; (80054c8 <HAL_RCC_OscConfig+0x624>)
 8005312:	430a      	orrs	r2, r1
 8005314:	635a      	str	r2, [r3, #52]	; 0x34
 8005316:	e034      	b.n	8005382 <HAL_RCC_OscConfig+0x4de>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	695b      	ldr	r3, [r3, #20]
 800531c:	3305      	adds	r3, #5
 800531e:	d111      	bne.n	8005344 <HAL_RCC_OscConfig+0x4a0>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8005320:	4b69      	ldr	r3, [pc, #420]	; (80054c8 <HAL_RCC_OscConfig+0x624>)
 8005322:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005324:	4b68      	ldr	r3, [pc, #416]	; (80054c8 <HAL_RCC_OscConfig+0x624>)
 8005326:	2104      	movs	r1, #4
 8005328:	438a      	bics	r2, r1
 800532a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 800532c:	4b66      	ldr	r3, [pc, #408]	; (80054c8 <HAL_RCC_OscConfig+0x624>)
 800532e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005330:	22f8      	movs	r2, #248	; 0xf8
 8005332:	4393      	bics	r3, r2
 8005334:	0019      	movs	r1, r3
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	699b      	ldr	r3, [r3, #24]
 800533a:	00da      	lsls	r2, r3, #3
 800533c:	4b62      	ldr	r3, [pc, #392]	; (80054c8 <HAL_RCC_OscConfig+0x624>)
 800533e:	430a      	orrs	r2, r1
 8005340:	635a      	str	r2, [r3, #52]	; 0x34
 8005342:	e01e      	b.n	8005382 <HAL_RCC_OscConfig+0x4de>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8005344:	4b60      	ldr	r3, [pc, #384]	; (80054c8 <HAL_RCC_OscConfig+0x624>)
 8005346:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005348:	4b5f      	ldr	r3, [pc, #380]	; (80054c8 <HAL_RCC_OscConfig+0x624>)
 800534a:	2104      	movs	r1, #4
 800534c:	430a      	orrs	r2, r1
 800534e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8005350:	4b5d      	ldr	r3, [pc, #372]	; (80054c8 <HAL_RCC_OscConfig+0x624>)
 8005352:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005354:	4b5c      	ldr	r3, [pc, #368]	; (80054c8 <HAL_RCC_OscConfig+0x624>)
 8005356:	2101      	movs	r1, #1
 8005358:	438a      	bics	r2, r1
 800535a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800535c:	f7fe fcfe 	bl	8003d5c <HAL_GetTick>
 8005360:	0003      	movs	r3, r0
 8005362:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8005364:	e008      	b.n	8005378 <HAL_RCC_OscConfig+0x4d4>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8005366:	f7fe fcf9 	bl	8003d5c <HAL_GetTick>
 800536a:	0002      	movs	r2, r0
 800536c:	69bb      	ldr	r3, [r7, #24]
 800536e:	1ad3      	subs	r3, r2, r3
 8005370:	2b02      	cmp	r3, #2
 8005372:	d901      	bls.n	8005378 <HAL_RCC_OscConfig+0x4d4>
        {
          return HAL_TIMEOUT;
 8005374:	2303      	movs	r3, #3
 8005376:	e0a2      	b.n	80054be <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8005378:	4b53      	ldr	r3, [pc, #332]	; (80054c8 <HAL_RCC_OscConfig+0x624>)
 800537a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800537c:	2202      	movs	r2, #2
 800537e:	4013      	ands	r3, r2
 8005380:	d1f1      	bne.n	8005366 <HAL_RCC_OscConfig+0x4c2>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	6a1b      	ldr	r3, [r3, #32]
 8005386:	2b00      	cmp	r3, #0
 8005388:	d100      	bne.n	800538c <HAL_RCC_OscConfig+0x4e8>
 800538a:	e097      	b.n	80054bc <HAL_RCC_OscConfig+0x618>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800538c:	4b4e      	ldr	r3, [pc, #312]	; (80054c8 <HAL_RCC_OscConfig+0x624>)
 800538e:	685b      	ldr	r3, [r3, #4]
 8005390:	220c      	movs	r2, #12
 8005392:	4013      	ands	r3, r2
 8005394:	2b08      	cmp	r3, #8
 8005396:	d100      	bne.n	800539a <HAL_RCC_OscConfig+0x4f6>
 8005398:	e06b      	b.n	8005472 <HAL_RCC_OscConfig+0x5ce>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	6a1b      	ldr	r3, [r3, #32]
 800539e:	2b02      	cmp	r3, #2
 80053a0:	d14c      	bne.n	800543c <HAL_RCC_OscConfig+0x598>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80053a2:	4b49      	ldr	r3, [pc, #292]	; (80054c8 <HAL_RCC_OscConfig+0x624>)
 80053a4:	681a      	ldr	r2, [r3, #0]
 80053a6:	4b48      	ldr	r3, [pc, #288]	; (80054c8 <HAL_RCC_OscConfig+0x624>)
 80053a8:	494a      	ldr	r1, [pc, #296]	; (80054d4 <HAL_RCC_OscConfig+0x630>)
 80053aa:	400a      	ands	r2, r1
 80053ac:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80053ae:	f7fe fcd5 	bl	8003d5c <HAL_GetTick>
 80053b2:	0003      	movs	r3, r0
 80053b4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80053b6:	e008      	b.n	80053ca <HAL_RCC_OscConfig+0x526>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80053b8:	f7fe fcd0 	bl	8003d5c <HAL_GetTick>
 80053bc:	0002      	movs	r2, r0
 80053be:	69bb      	ldr	r3, [r7, #24]
 80053c0:	1ad3      	subs	r3, r2, r3
 80053c2:	2b02      	cmp	r3, #2
 80053c4:	d901      	bls.n	80053ca <HAL_RCC_OscConfig+0x526>
          {
            return HAL_TIMEOUT;
 80053c6:	2303      	movs	r3, #3
 80053c8:	e079      	b.n	80054be <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80053ca:	4b3f      	ldr	r3, [pc, #252]	; (80054c8 <HAL_RCC_OscConfig+0x624>)
 80053cc:	681a      	ldr	r2, [r3, #0]
 80053ce:	2380      	movs	r3, #128	; 0x80
 80053d0:	049b      	lsls	r3, r3, #18
 80053d2:	4013      	ands	r3, r2
 80053d4:	d1f0      	bne.n	80053b8 <HAL_RCC_OscConfig+0x514>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80053d6:	4b3c      	ldr	r3, [pc, #240]	; (80054c8 <HAL_RCC_OscConfig+0x624>)
 80053d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053da:	220f      	movs	r2, #15
 80053dc:	4393      	bics	r3, r2
 80053de:	0019      	movs	r1, r3
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80053e4:	4b38      	ldr	r3, [pc, #224]	; (80054c8 <HAL_RCC_OscConfig+0x624>)
 80053e6:	430a      	orrs	r2, r1
 80053e8:	62da      	str	r2, [r3, #44]	; 0x2c
 80053ea:	4b37      	ldr	r3, [pc, #220]	; (80054c8 <HAL_RCC_OscConfig+0x624>)
 80053ec:	685b      	ldr	r3, [r3, #4]
 80053ee:	4a3a      	ldr	r2, [pc, #232]	; (80054d8 <HAL_RCC_OscConfig+0x634>)
 80053f0:	4013      	ands	r3, r2
 80053f2:	0019      	movs	r1, r3
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053fc:	431a      	orrs	r2, r3
 80053fe:	4b32      	ldr	r3, [pc, #200]	; (80054c8 <HAL_RCC_OscConfig+0x624>)
 8005400:	430a      	orrs	r2, r1
 8005402:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005404:	4b30      	ldr	r3, [pc, #192]	; (80054c8 <HAL_RCC_OscConfig+0x624>)
 8005406:	681a      	ldr	r2, [r3, #0]
 8005408:	4b2f      	ldr	r3, [pc, #188]	; (80054c8 <HAL_RCC_OscConfig+0x624>)
 800540a:	2180      	movs	r1, #128	; 0x80
 800540c:	0449      	lsls	r1, r1, #17
 800540e:	430a      	orrs	r2, r1
 8005410:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005412:	f7fe fca3 	bl	8003d5c <HAL_GetTick>
 8005416:	0003      	movs	r3, r0
 8005418:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800541a:	e008      	b.n	800542e <HAL_RCC_OscConfig+0x58a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800541c:	f7fe fc9e 	bl	8003d5c <HAL_GetTick>
 8005420:	0002      	movs	r2, r0
 8005422:	69bb      	ldr	r3, [r7, #24]
 8005424:	1ad3      	subs	r3, r2, r3
 8005426:	2b02      	cmp	r3, #2
 8005428:	d901      	bls.n	800542e <HAL_RCC_OscConfig+0x58a>
          {
            return HAL_TIMEOUT;
 800542a:	2303      	movs	r3, #3
 800542c:	e047      	b.n	80054be <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800542e:	4b26      	ldr	r3, [pc, #152]	; (80054c8 <HAL_RCC_OscConfig+0x624>)
 8005430:	681a      	ldr	r2, [r3, #0]
 8005432:	2380      	movs	r3, #128	; 0x80
 8005434:	049b      	lsls	r3, r3, #18
 8005436:	4013      	ands	r3, r2
 8005438:	d0f0      	beq.n	800541c <HAL_RCC_OscConfig+0x578>
 800543a:	e03f      	b.n	80054bc <HAL_RCC_OscConfig+0x618>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800543c:	4b22      	ldr	r3, [pc, #136]	; (80054c8 <HAL_RCC_OscConfig+0x624>)
 800543e:	681a      	ldr	r2, [r3, #0]
 8005440:	4b21      	ldr	r3, [pc, #132]	; (80054c8 <HAL_RCC_OscConfig+0x624>)
 8005442:	4924      	ldr	r1, [pc, #144]	; (80054d4 <HAL_RCC_OscConfig+0x630>)
 8005444:	400a      	ands	r2, r1
 8005446:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005448:	f7fe fc88 	bl	8003d5c <HAL_GetTick>
 800544c:	0003      	movs	r3, r0
 800544e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005450:	e008      	b.n	8005464 <HAL_RCC_OscConfig+0x5c0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005452:	f7fe fc83 	bl	8003d5c <HAL_GetTick>
 8005456:	0002      	movs	r2, r0
 8005458:	69bb      	ldr	r3, [r7, #24]
 800545a:	1ad3      	subs	r3, r2, r3
 800545c:	2b02      	cmp	r3, #2
 800545e:	d901      	bls.n	8005464 <HAL_RCC_OscConfig+0x5c0>
          {
            return HAL_TIMEOUT;
 8005460:	2303      	movs	r3, #3
 8005462:	e02c      	b.n	80054be <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005464:	4b18      	ldr	r3, [pc, #96]	; (80054c8 <HAL_RCC_OscConfig+0x624>)
 8005466:	681a      	ldr	r2, [r3, #0]
 8005468:	2380      	movs	r3, #128	; 0x80
 800546a:	049b      	lsls	r3, r3, #18
 800546c:	4013      	ands	r3, r2
 800546e:	d1f0      	bne.n	8005452 <HAL_RCC_OscConfig+0x5ae>
 8005470:	e024      	b.n	80054bc <HAL_RCC_OscConfig+0x618>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	6a1b      	ldr	r3, [r3, #32]
 8005476:	2b01      	cmp	r3, #1
 8005478:	d101      	bne.n	800547e <HAL_RCC_OscConfig+0x5da>
      {
        return HAL_ERROR;
 800547a:	2301      	movs	r3, #1
 800547c:	e01f      	b.n	80054be <HAL_RCC_OscConfig+0x61a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 800547e:	4b12      	ldr	r3, [pc, #72]	; (80054c8 <HAL_RCC_OscConfig+0x624>)
 8005480:	685b      	ldr	r3, [r3, #4]
 8005482:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8005484:	4b10      	ldr	r3, [pc, #64]	; (80054c8 <HAL_RCC_OscConfig+0x624>)
 8005486:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005488:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800548a:	697a      	ldr	r2, [r7, #20]
 800548c:	2380      	movs	r3, #128	; 0x80
 800548e:	025b      	lsls	r3, r3, #9
 8005490:	401a      	ands	r2, r3
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005496:	429a      	cmp	r2, r3
 8005498:	d10e      	bne.n	80054b8 <HAL_RCC_OscConfig+0x614>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 800549a:	693b      	ldr	r3, [r7, #16]
 800549c:	220f      	movs	r2, #15
 800549e:	401a      	ands	r2, r3
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80054a4:	429a      	cmp	r2, r3
 80054a6:	d107      	bne.n	80054b8 <HAL_RCC_OscConfig+0x614>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 80054a8:	697a      	ldr	r2, [r7, #20]
 80054aa:	23f0      	movs	r3, #240	; 0xf0
 80054ac:	039b      	lsls	r3, r3, #14
 80054ae:	401a      	ands	r2, r3
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80054b4:	429a      	cmp	r2, r3
 80054b6:	d001      	beq.n	80054bc <HAL_RCC_OscConfig+0x618>
        {
          return HAL_ERROR;
 80054b8:	2301      	movs	r3, #1
 80054ba:	e000      	b.n	80054be <HAL_RCC_OscConfig+0x61a>
        }
      }
    }
  }

  return HAL_OK;
 80054bc:	2300      	movs	r3, #0
}
 80054be:	0018      	movs	r0, r3
 80054c0:	46bd      	mov	sp, r7
 80054c2:	b008      	add	sp, #32
 80054c4:	bd80      	pop	{r7, pc}
 80054c6:	46c0      	nop			; (mov r8, r8)
 80054c8:	40021000 	.word	0x40021000
 80054cc:	00001388 	.word	0x00001388
 80054d0:	efffffff 	.word	0xefffffff
 80054d4:	feffffff 	.word	0xfeffffff
 80054d8:	ffc2ffff 	.word	0xffc2ffff

080054dc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80054dc:	b580      	push	{r7, lr}
 80054de:	b084      	sub	sp, #16
 80054e0:	af00      	add	r7, sp, #0
 80054e2:	6078      	str	r0, [r7, #4]
 80054e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d101      	bne.n	80054f0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80054ec:	2301      	movs	r3, #1
 80054ee:	e0b3      	b.n	8005658 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80054f0:	4b5b      	ldr	r3, [pc, #364]	; (8005660 <HAL_RCC_ClockConfig+0x184>)
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	2201      	movs	r2, #1
 80054f6:	4013      	ands	r3, r2
 80054f8:	683a      	ldr	r2, [r7, #0]
 80054fa:	429a      	cmp	r2, r3
 80054fc:	d911      	bls.n	8005522 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80054fe:	4b58      	ldr	r3, [pc, #352]	; (8005660 <HAL_RCC_ClockConfig+0x184>)
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	2201      	movs	r2, #1
 8005504:	4393      	bics	r3, r2
 8005506:	0019      	movs	r1, r3
 8005508:	4b55      	ldr	r3, [pc, #340]	; (8005660 <HAL_RCC_ClockConfig+0x184>)
 800550a:	683a      	ldr	r2, [r7, #0]
 800550c:	430a      	orrs	r2, r1
 800550e:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005510:	4b53      	ldr	r3, [pc, #332]	; (8005660 <HAL_RCC_ClockConfig+0x184>)
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	2201      	movs	r2, #1
 8005516:	4013      	ands	r3, r2
 8005518:	683a      	ldr	r2, [r7, #0]
 800551a:	429a      	cmp	r2, r3
 800551c:	d001      	beq.n	8005522 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 800551e:	2301      	movs	r3, #1
 8005520:	e09a      	b.n	8005658 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	2202      	movs	r2, #2
 8005528:	4013      	ands	r3, r2
 800552a:	d015      	beq.n	8005558 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	2204      	movs	r2, #4
 8005532:	4013      	ands	r3, r2
 8005534:	d006      	beq.n	8005544 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8005536:	4b4b      	ldr	r3, [pc, #300]	; (8005664 <HAL_RCC_ClockConfig+0x188>)
 8005538:	685a      	ldr	r2, [r3, #4]
 800553a:	4b4a      	ldr	r3, [pc, #296]	; (8005664 <HAL_RCC_ClockConfig+0x188>)
 800553c:	21e0      	movs	r1, #224	; 0xe0
 800553e:	00c9      	lsls	r1, r1, #3
 8005540:	430a      	orrs	r2, r1
 8005542:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005544:	4b47      	ldr	r3, [pc, #284]	; (8005664 <HAL_RCC_ClockConfig+0x188>)
 8005546:	685b      	ldr	r3, [r3, #4]
 8005548:	22f0      	movs	r2, #240	; 0xf0
 800554a:	4393      	bics	r3, r2
 800554c:	0019      	movs	r1, r3
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	689a      	ldr	r2, [r3, #8]
 8005552:	4b44      	ldr	r3, [pc, #272]	; (8005664 <HAL_RCC_ClockConfig+0x188>)
 8005554:	430a      	orrs	r2, r1
 8005556:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	2201      	movs	r2, #1
 800555e:	4013      	ands	r3, r2
 8005560:	d040      	beq.n	80055e4 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	685b      	ldr	r3, [r3, #4]
 8005566:	2b01      	cmp	r3, #1
 8005568:	d107      	bne.n	800557a <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800556a:	4b3e      	ldr	r3, [pc, #248]	; (8005664 <HAL_RCC_ClockConfig+0x188>)
 800556c:	681a      	ldr	r2, [r3, #0]
 800556e:	2380      	movs	r3, #128	; 0x80
 8005570:	029b      	lsls	r3, r3, #10
 8005572:	4013      	ands	r3, r2
 8005574:	d114      	bne.n	80055a0 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8005576:	2301      	movs	r3, #1
 8005578:	e06e      	b.n	8005658 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	685b      	ldr	r3, [r3, #4]
 800557e:	2b02      	cmp	r3, #2
 8005580:	d107      	bne.n	8005592 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005582:	4b38      	ldr	r3, [pc, #224]	; (8005664 <HAL_RCC_ClockConfig+0x188>)
 8005584:	681a      	ldr	r2, [r3, #0]
 8005586:	2380      	movs	r3, #128	; 0x80
 8005588:	049b      	lsls	r3, r3, #18
 800558a:	4013      	ands	r3, r2
 800558c:	d108      	bne.n	80055a0 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 800558e:	2301      	movs	r3, #1
 8005590:	e062      	b.n	8005658 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005592:	4b34      	ldr	r3, [pc, #208]	; (8005664 <HAL_RCC_ClockConfig+0x188>)
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	2202      	movs	r2, #2
 8005598:	4013      	ands	r3, r2
 800559a:	d101      	bne.n	80055a0 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 800559c:	2301      	movs	r3, #1
 800559e:	e05b      	b.n	8005658 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80055a0:	4b30      	ldr	r3, [pc, #192]	; (8005664 <HAL_RCC_ClockConfig+0x188>)
 80055a2:	685b      	ldr	r3, [r3, #4]
 80055a4:	2203      	movs	r2, #3
 80055a6:	4393      	bics	r3, r2
 80055a8:	0019      	movs	r1, r3
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	685a      	ldr	r2, [r3, #4]
 80055ae:	4b2d      	ldr	r3, [pc, #180]	; (8005664 <HAL_RCC_ClockConfig+0x188>)
 80055b0:	430a      	orrs	r2, r1
 80055b2:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80055b4:	f7fe fbd2 	bl	8003d5c <HAL_GetTick>
 80055b8:	0003      	movs	r3, r0
 80055ba:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80055bc:	e009      	b.n	80055d2 <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80055be:	f7fe fbcd 	bl	8003d5c <HAL_GetTick>
 80055c2:	0002      	movs	r2, r0
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	1ad3      	subs	r3, r2, r3
 80055c8:	4a27      	ldr	r2, [pc, #156]	; (8005668 <HAL_RCC_ClockConfig+0x18c>)
 80055ca:	4293      	cmp	r3, r2
 80055cc:	d901      	bls.n	80055d2 <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 80055ce:	2303      	movs	r3, #3
 80055d0:	e042      	b.n	8005658 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80055d2:	4b24      	ldr	r3, [pc, #144]	; (8005664 <HAL_RCC_ClockConfig+0x188>)
 80055d4:	685b      	ldr	r3, [r3, #4]
 80055d6:	220c      	movs	r2, #12
 80055d8:	401a      	ands	r2, r3
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	685b      	ldr	r3, [r3, #4]
 80055de:	009b      	lsls	r3, r3, #2
 80055e0:	429a      	cmp	r2, r3
 80055e2:	d1ec      	bne.n	80055be <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80055e4:	4b1e      	ldr	r3, [pc, #120]	; (8005660 <HAL_RCC_ClockConfig+0x184>)
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	2201      	movs	r2, #1
 80055ea:	4013      	ands	r3, r2
 80055ec:	683a      	ldr	r2, [r7, #0]
 80055ee:	429a      	cmp	r2, r3
 80055f0:	d211      	bcs.n	8005616 <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80055f2:	4b1b      	ldr	r3, [pc, #108]	; (8005660 <HAL_RCC_ClockConfig+0x184>)
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	2201      	movs	r2, #1
 80055f8:	4393      	bics	r3, r2
 80055fa:	0019      	movs	r1, r3
 80055fc:	4b18      	ldr	r3, [pc, #96]	; (8005660 <HAL_RCC_ClockConfig+0x184>)
 80055fe:	683a      	ldr	r2, [r7, #0]
 8005600:	430a      	orrs	r2, r1
 8005602:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005604:	4b16      	ldr	r3, [pc, #88]	; (8005660 <HAL_RCC_ClockConfig+0x184>)
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	2201      	movs	r2, #1
 800560a:	4013      	ands	r3, r2
 800560c:	683a      	ldr	r2, [r7, #0]
 800560e:	429a      	cmp	r2, r3
 8005610:	d001      	beq.n	8005616 <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 8005612:	2301      	movs	r3, #1
 8005614:	e020      	b.n	8005658 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	2204      	movs	r2, #4
 800561c:	4013      	ands	r3, r2
 800561e:	d009      	beq.n	8005634 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8005620:	4b10      	ldr	r3, [pc, #64]	; (8005664 <HAL_RCC_ClockConfig+0x188>)
 8005622:	685b      	ldr	r3, [r3, #4]
 8005624:	4a11      	ldr	r2, [pc, #68]	; (800566c <HAL_RCC_ClockConfig+0x190>)
 8005626:	4013      	ands	r3, r2
 8005628:	0019      	movs	r1, r3
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	68da      	ldr	r2, [r3, #12]
 800562e:	4b0d      	ldr	r3, [pc, #52]	; (8005664 <HAL_RCC_ClockConfig+0x188>)
 8005630:	430a      	orrs	r2, r1
 8005632:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8005634:	f000 f820 	bl	8005678 <HAL_RCC_GetSysClockFreq>
 8005638:	0001      	movs	r1, r0
 800563a:	4b0a      	ldr	r3, [pc, #40]	; (8005664 <HAL_RCC_ClockConfig+0x188>)
 800563c:	685b      	ldr	r3, [r3, #4]
 800563e:	091b      	lsrs	r3, r3, #4
 8005640:	220f      	movs	r2, #15
 8005642:	4013      	ands	r3, r2
 8005644:	4a0a      	ldr	r2, [pc, #40]	; (8005670 <HAL_RCC_ClockConfig+0x194>)
 8005646:	5cd3      	ldrb	r3, [r2, r3]
 8005648:	000a      	movs	r2, r1
 800564a:	40da      	lsrs	r2, r3
 800564c:	4b09      	ldr	r3, [pc, #36]	; (8005674 <HAL_RCC_ClockConfig+0x198>)
 800564e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8005650:	2000      	movs	r0, #0
 8005652:	f7fe fb3d 	bl	8003cd0 <HAL_InitTick>
  
  return HAL_OK;
 8005656:	2300      	movs	r3, #0
}
 8005658:	0018      	movs	r0, r3
 800565a:	46bd      	mov	sp, r7
 800565c:	b004      	add	sp, #16
 800565e:	bd80      	pop	{r7, pc}
 8005660:	40022000 	.word	0x40022000
 8005664:	40021000 	.word	0x40021000
 8005668:	00001388 	.word	0x00001388
 800566c:	fffff8ff 	.word	0xfffff8ff
 8005670:	0800aa04 	.word	0x0800aa04
 8005674:	20000020 	.word	0x20000020

08005678 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005678:	b590      	push	{r4, r7, lr}
 800567a:	b08f      	sub	sp, #60	; 0x3c
 800567c:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 800567e:	2314      	movs	r3, #20
 8005680:	18fb      	adds	r3, r7, r3
 8005682:	4a2b      	ldr	r2, [pc, #172]	; (8005730 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005684:	ca13      	ldmia	r2!, {r0, r1, r4}
 8005686:	c313      	stmia	r3!, {r0, r1, r4}
 8005688:	6812      	ldr	r2, [r2, #0]
 800568a:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 800568c:	1d3b      	adds	r3, r7, #4
 800568e:	4a29      	ldr	r2, [pc, #164]	; (8005734 <HAL_RCC_GetSysClockFreq+0xbc>)
 8005690:	ca13      	ldmia	r2!, {r0, r1, r4}
 8005692:	c313      	stmia	r3!, {r0, r1, r4}
 8005694:	6812      	ldr	r2, [r2, #0]
 8005696:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8005698:	2300      	movs	r3, #0
 800569a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800569c:	2300      	movs	r3, #0
 800569e:	62bb      	str	r3, [r7, #40]	; 0x28
 80056a0:	2300      	movs	r3, #0
 80056a2:	637b      	str	r3, [r7, #52]	; 0x34
 80056a4:	2300      	movs	r3, #0
 80056a6:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 80056a8:	2300      	movs	r3, #0
 80056aa:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 80056ac:	4b22      	ldr	r3, [pc, #136]	; (8005738 <HAL_RCC_GetSysClockFreq+0xc0>)
 80056ae:	685b      	ldr	r3, [r3, #4]
 80056b0:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80056b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80056b4:	220c      	movs	r2, #12
 80056b6:	4013      	ands	r3, r2
 80056b8:	2b04      	cmp	r3, #4
 80056ba:	d002      	beq.n	80056c2 <HAL_RCC_GetSysClockFreq+0x4a>
 80056bc:	2b08      	cmp	r3, #8
 80056be:	d003      	beq.n	80056c8 <HAL_RCC_GetSysClockFreq+0x50>
 80056c0:	e02d      	b.n	800571e <HAL_RCC_GetSysClockFreq+0xa6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80056c2:	4b1e      	ldr	r3, [pc, #120]	; (800573c <HAL_RCC_GetSysClockFreq+0xc4>)
 80056c4:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80056c6:	e02d      	b.n	8005724 <HAL_RCC_GetSysClockFreq+0xac>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 80056c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80056ca:	0c9b      	lsrs	r3, r3, #18
 80056cc:	220f      	movs	r2, #15
 80056ce:	4013      	ands	r3, r2
 80056d0:	2214      	movs	r2, #20
 80056d2:	18ba      	adds	r2, r7, r2
 80056d4:	5cd3      	ldrb	r3, [r2, r3]
 80056d6:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 80056d8:	4b17      	ldr	r3, [pc, #92]	; (8005738 <HAL_RCC_GetSysClockFreq+0xc0>)
 80056da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056dc:	220f      	movs	r2, #15
 80056de:	4013      	ands	r3, r2
 80056e0:	1d3a      	adds	r2, r7, #4
 80056e2:	5cd3      	ldrb	r3, [r2, r3]
 80056e4:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80056e6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80056e8:	2380      	movs	r3, #128	; 0x80
 80056ea:	025b      	lsls	r3, r3, #9
 80056ec:	4013      	ands	r3, r2
 80056ee:	d009      	beq.n	8005704 <HAL_RCC_GetSysClockFreq+0x8c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80056f0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80056f2:	4812      	ldr	r0, [pc, #72]	; (800573c <HAL_RCC_GetSysClockFreq+0xc4>)
 80056f4:	f7fa fd1a 	bl	800012c <__udivsi3>
 80056f8:	0003      	movs	r3, r0
 80056fa:	001a      	movs	r2, r3
 80056fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056fe:	4353      	muls	r3, r2
 8005700:	637b      	str	r3, [r7, #52]	; 0x34
 8005702:	e009      	b.n	8005718 <HAL_RCC_GetSysClockFreq+0xa0>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8005704:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005706:	000a      	movs	r2, r1
 8005708:	0152      	lsls	r2, r2, #5
 800570a:	1a52      	subs	r2, r2, r1
 800570c:	0193      	lsls	r3, r2, #6
 800570e:	1a9b      	subs	r3, r3, r2
 8005710:	00db      	lsls	r3, r3, #3
 8005712:	185b      	adds	r3, r3, r1
 8005714:	021b      	lsls	r3, r3, #8
 8005716:	637b      	str	r3, [r7, #52]	; 0x34
#endif
      }
      sysclockfreq = pllclk;
 8005718:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800571a:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800571c:	e002      	b.n	8005724 <HAL_RCC_GetSysClockFreq+0xac>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800571e:	4b07      	ldr	r3, [pc, #28]	; (800573c <HAL_RCC_GetSysClockFreq+0xc4>)
 8005720:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8005722:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8005724:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8005726:	0018      	movs	r0, r3
 8005728:	46bd      	mov	sp, r7
 800572a:	b00f      	add	sp, #60	; 0x3c
 800572c:	bd90      	pop	{r4, r7, pc}
 800572e:	46c0      	nop			; (mov r8, r8)
 8005730:	0800a8a4 	.word	0x0800a8a4
 8005734:	0800a8b4 	.word	0x0800a8b4
 8005738:	40021000 	.word	0x40021000
 800573c:	007a1200 	.word	0x007a1200

08005740 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005740:	b580      	push	{r7, lr}
 8005742:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005744:	4b02      	ldr	r3, [pc, #8]	; (8005750 <HAL_RCC_GetHCLKFreq+0x10>)
 8005746:	681b      	ldr	r3, [r3, #0]
}
 8005748:	0018      	movs	r0, r3
 800574a:	46bd      	mov	sp, r7
 800574c:	bd80      	pop	{r7, pc}
 800574e:	46c0      	nop			; (mov r8, r8)
 8005750:	20000020 	.word	0x20000020

08005754 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005754:	b580      	push	{r7, lr}
 8005756:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8005758:	f7ff fff2 	bl	8005740 <HAL_RCC_GetHCLKFreq>
 800575c:	0001      	movs	r1, r0
 800575e:	4b06      	ldr	r3, [pc, #24]	; (8005778 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005760:	685b      	ldr	r3, [r3, #4]
 8005762:	0a1b      	lsrs	r3, r3, #8
 8005764:	2207      	movs	r2, #7
 8005766:	4013      	ands	r3, r2
 8005768:	4a04      	ldr	r2, [pc, #16]	; (800577c <HAL_RCC_GetPCLK1Freq+0x28>)
 800576a:	5cd3      	ldrb	r3, [r2, r3]
 800576c:	40d9      	lsrs	r1, r3
 800576e:	000b      	movs	r3, r1
}    
 8005770:	0018      	movs	r0, r3
 8005772:	46bd      	mov	sp, r7
 8005774:	bd80      	pop	{r7, pc}
 8005776:	46c0      	nop			; (mov r8, r8)
 8005778:	40021000 	.word	0x40021000
 800577c:	0800aa14 	.word	0x0800aa14

08005780 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005780:	b580      	push	{r7, lr}
 8005782:	b086      	sub	sp, #24
 8005784:	af00      	add	r7, sp, #0
 8005786:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005788:	2300      	movs	r3, #0
 800578a:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 800578c:	2300      	movs	r3, #0
 800578e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681a      	ldr	r2, [r3, #0]
 8005794:	2380      	movs	r3, #128	; 0x80
 8005796:	025b      	lsls	r3, r3, #9
 8005798:	4013      	ands	r3, r2
 800579a:	d100      	bne.n	800579e <HAL_RCCEx_PeriphCLKConfig+0x1e>
 800579c:	e08f      	b.n	80058be <HAL_RCCEx_PeriphCLKConfig+0x13e>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 800579e:	2317      	movs	r3, #23
 80057a0:	18fb      	adds	r3, r7, r3
 80057a2:	2200      	movs	r2, #0
 80057a4:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80057a6:	4b57      	ldr	r3, [pc, #348]	; (8005904 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80057a8:	69da      	ldr	r2, [r3, #28]
 80057aa:	2380      	movs	r3, #128	; 0x80
 80057ac:	055b      	lsls	r3, r3, #21
 80057ae:	4013      	ands	r3, r2
 80057b0:	d111      	bne.n	80057d6 <HAL_RCCEx_PeriphCLKConfig+0x56>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 80057b2:	4b54      	ldr	r3, [pc, #336]	; (8005904 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80057b4:	69da      	ldr	r2, [r3, #28]
 80057b6:	4b53      	ldr	r3, [pc, #332]	; (8005904 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80057b8:	2180      	movs	r1, #128	; 0x80
 80057ba:	0549      	lsls	r1, r1, #21
 80057bc:	430a      	orrs	r2, r1
 80057be:	61da      	str	r2, [r3, #28]
 80057c0:	4b50      	ldr	r3, [pc, #320]	; (8005904 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80057c2:	69da      	ldr	r2, [r3, #28]
 80057c4:	2380      	movs	r3, #128	; 0x80
 80057c6:	055b      	lsls	r3, r3, #21
 80057c8:	4013      	ands	r3, r2
 80057ca:	60bb      	str	r3, [r7, #8]
 80057cc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80057ce:	2317      	movs	r3, #23
 80057d0:	18fb      	adds	r3, r7, r3
 80057d2:	2201      	movs	r2, #1
 80057d4:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80057d6:	4b4c      	ldr	r3, [pc, #304]	; (8005908 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 80057d8:	681a      	ldr	r2, [r3, #0]
 80057da:	2380      	movs	r3, #128	; 0x80
 80057dc:	005b      	lsls	r3, r3, #1
 80057de:	4013      	ands	r3, r2
 80057e0:	d11a      	bne.n	8005818 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80057e2:	4b49      	ldr	r3, [pc, #292]	; (8005908 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 80057e4:	681a      	ldr	r2, [r3, #0]
 80057e6:	4b48      	ldr	r3, [pc, #288]	; (8005908 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 80057e8:	2180      	movs	r1, #128	; 0x80
 80057ea:	0049      	lsls	r1, r1, #1
 80057ec:	430a      	orrs	r2, r1
 80057ee:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80057f0:	f7fe fab4 	bl	8003d5c <HAL_GetTick>
 80057f4:	0003      	movs	r3, r0
 80057f6:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80057f8:	e008      	b.n	800580c <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80057fa:	f7fe faaf 	bl	8003d5c <HAL_GetTick>
 80057fe:	0002      	movs	r2, r0
 8005800:	693b      	ldr	r3, [r7, #16]
 8005802:	1ad3      	subs	r3, r2, r3
 8005804:	2b64      	cmp	r3, #100	; 0x64
 8005806:	d901      	bls.n	800580c <HAL_RCCEx_PeriphCLKConfig+0x8c>
        {
          return HAL_TIMEOUT;
 8005808:	2303      	movs	r3, #3
 800580a:	e077      	b.n	80058fc <HAL_RCCEx_PeriphCLKConfig+0x17c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800580c:	4b3e      	ldr	r3, [pc, #248]	; (8005908 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 800580e:	681a      	ldr	r2, [r3, #0]
 8005810:	2380      	movs	r3, #128	; 0x80
 8005812:	005b      	lsls	r3, r3, #1
 8005814:	4013      	ands	r3, r2
 8005816:	d0f0      	beq.n	80057fa <HAL_RCCEx_PeriphCLKConfig+0x7a>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005818:	4b3a      	ldr	r3, [pc, #232]	; (8005904 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800581a:	6a1a      	ldr	r2, [r3, #32]
 800581c:	23c0      	movs	r3, #192	; 0xc0
 800581e:	009b      	lsls	r3, r3, #2
 8005820:	4013      	ands	r3, r2
 8005822:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	2b00      	cmp	r3, #0
 8005828:	d034      	beq.n	8005894 <HAL_RCCEx_PeriphCLKConfig+0x114>
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	685a      	ldr	r2, [r3, #4]
 800582e:	23c0      	movs	r3, #192	; 0xc0
 8005830:	009b      	lsls	r3, r3, #2
 8005832:	4013      	ands	r3, r2
 8005834:	68fa      	ldr	r2, [r7, #12]
 8005836:	429a      	cmp	r2, r3
 8005838:	d02c      	beq.n	8005894 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800583a:	4b32      	ldr	r3, [pc, #200]	; (8005904 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800583c:	6a1b      	ldr	r3, [r3, #32]
 800583e:	4a33      	ldr	r2, [pc, #204]	; (800590c <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8005840:	4013      	ands	r3, r2
 8005842:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005844:	4b2f      	ldr	r3, [pc, #188]	; (8005904 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8005846:	6a1a      	ldr	r2, [r3, #32]
 8005848:	4b2e      	ldr	r3, [pc, #184]	; (8005904 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800584a:	2180      	movs	r1, #128	; 0x80
 800584c:	0249      	lsls	r1, r1, #9
 800584e:	430a      	orrs	r2, r1
 8005850:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005852:	4b2c      	ldr	r3, [pc, #176]	; (8005904 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8005854:	6a1a      	ldr	r2, [r3, #32]
 8005856:	4b2b      	ldr	r3, [pc, #172]	; (8005904 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8005858:	492d      	ldr	r1, [pc, #180]	; (8005910 <HAL_RCCEx_PeriphCLKConfig+0x190>)
 800585a:	400a      	ands	r2, r1
 800585c:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800585e:	4b29      	ldr	r3, [pc, #164]	; (8005904 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8005860:	68fa      	ldr	r2, [r7, #12]
 8005862:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	2201      	movs	r2, #1
 8005868:	4013      	ands	r3, r2
 800586a:	d013      	beq.n	8005894 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800586c:	f7fe fa76 	bl	8003d5c <HAL_GetTick>
 8005870:	0003      	movs	r3, r0
 8005872:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005874:	e009      	b.n	800588a <HAL_RCCEx_PeriphCLKConfig+0x10a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005876:	f7fe fa71 	bl	8003d5c <HAL_GetTick>
 800587a:	0002      	movs	r2, r0
 800587c:	693b      	ldr	r3, [r7, #16]
 800587e:	1ad3      	subs	r3, r2, r3
 8005880:	4a24      	ldr	r2, [pc, #144]	; (8005914 <HAL_RCCEx_PeriphCLKConfig+0x194>)
 8005882:	4293      	cmp	r3, r2
 8005884:	d901      	bls.n	800588a <HAL_RCCEx_PeriphCLKConfig+0x10a>
          {
            return HAL_TIMEOUT;
 8005886:	2303      	movs	r3, #3
 8005888:	e038      	b.n	80058fc <HAL_RCCEx_PeriphCLKConfig+0x17c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800588a:	4b1e      	ldr	r3, [pc, #120]	; (8005904 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800588c:	6a1b      	ldr	r3, [r3, #32]
 800588e:	2202      	movs	r2, #2
 8005890:	4013      	ands	r3, r2
 8005892:	d0f0      	beq.n	8005876 <HAL_RCCEx_PeriphCLKConfig+0xf6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005894:	4b1b      	ldr	r3, [pc, #108]	; (8005904 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8005896:	6a1b      	ldr	r3, [r3, #32]
 8005898:	4a1c      	ldr	r2, [pc, #112]	; (800590c <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 800589a:	4013      	ands	r3, r2
 800589c:	0019      	movs	r1, r3
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	685a      	ldr	r2, [r3, #4]
 80058a2:	4b18      	ldr	r3, [pc, #96]	; (8005904 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80058a4:	430a      	orrs	r2, r1
 80058a6:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80058a8:	2317      	movs	r3, #23
 80058aa:	18fb      	adds	r3, r7, r3
 80058ac:	781b      	ldrb	r3, [r3, #0]
 80058ae:	2b01      	cmp	r3, #1
 80058b0:	d105      	bne.n	80058be <HAL_RCCEx_PeriphCLKConfig+0x13e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80058b2:	4b14      	ldr	r3, [pc, #80]	; (8005904 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80058b4:	69da      	ldr	r2, [r3, #28]
 80058b6:	4b13      	ldr	r3, [pc, #76]	; (8005904 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80058b8:	4917      	ldr	r1, [pc, #92]	; (8005918 <HAL_RCCEx_PeriphCLKConfig+0x198>)
 80058ba:	400a      	ands	r2, r1
 80058bc:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	2201      	movs	r2, #1
 80058c4:	4013      	ands	r3, r2
 80058c6:	d009      	beq.n	80058dc <HAL_RCCEx_PeriphCLKConfig+0x15c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80058c8:	4b0e      	ldr	r3, [pc, #56]	; (8005904 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80058ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80058cc:	2203      	movs	r2, #3
 80058ce:	4393      	bics	r3, r2
 80058d0:	0019      	movs	r1, r3
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	689a      	ldr	r2, [r3, #8]
 80058d6:	4b0b      	ldr	r3, [pc, #44]	; (8005904 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80058d8:	430a      	orrs	r2, r1
 80058da:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	2220      	movs	r2, #32
 80058e2:	4013      	ands	r3, r2
 80058e4:	d009      	beq.n	80058fa <HAL_RCCEx_PeriphCLKConfig+0x17a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80058e6:	4b07      	ldr	r3, [pc, #28]	; (8005904 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80058e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80058ea:	2210      	movs	r2, #16
 80058ec:	4393      	bics	r3, r2
 80058ee:	0019      	movs	r1, r3
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	68da      	ldr	r2, [r3, #12]
 80058f4:	4b03      	ldr	r3, [pc, #12]	; (8005904 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80058f6:	430a      	orrs	r2, r1
 80058f8:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 80058fa:	2300      	movs	r3, #0
}
 80058fc:	0018      	movs	r0, r3
 80058fe:	46bd      	mov	sp, r7
 8005900:	b006      	add	sp, #24
 8005902:	bd80      	pop	{r7, pc}
 8005904:	40021000 	.word	0x40021000
 8005908:	40007000 	.word	0x40007000
 800590c:	fffffcff 	.word	0xfffffcff
 8005910:	fffeffff 	.word	0xfffeffff
 8005914:	00001388 	.word	0x00001388
 8005918:	efffffff 	.word	0xefffffff

0800591c <HAL_RTC_Init>:
  *         in the RTC_InitTypeDef structure and initialize the associated handle.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800591c:	b580      	push	{r7, lr}
 800591e:	b082      	sub	sp, #8
 8005920:	af00      	add	r7, sp, #0
 8005922:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if (hrtc == NULL)
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	2b00      	cmp	r3, #0
 8005928:	d101      	bne.n	800592e <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 800592a:	2301      	movs	r3, #1
 800592c:	e081      	b.n	8005a32 <HAL_RTC_Init+0x116>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	7f5b      	ldrb	r3, [r3, #29]
 8005932:	b2db      	uxtb	r3, r3
 8005934:	2b00      	cmp	r3, #0
 8005936:	d106      	bne.n	8005946 <HAL_RTC_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	2200      	movs	r2, #0
 800593c:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	0018      	movs	r0, r3
 8005942:	f7fd ff2f 	bl	80037a4 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	2202      	movs	r2, #2
 800594a:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	22ca      	movs	r2, #202	; 0xca
 8005952:	625a      	str	r2, [r3, #36]	; 0x24
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	2253      	movs	r2, #83	; 0x53
 800595a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	0018      	movs	r0, r3
 8005960:	f000 faa9 	bl	8005eb6 <RTC_EnterInitMode>
 8005964:	1e03      	subs	r3, r0, #0
 8005966:	d008      	beq.n	800597a <HAL_RTC_Init+0x5e>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	22ff      	movs	r2, #255	; 0xff
 800596e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	2204      	movs	r2, #4
 8005974:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 8005976:	2301      	movs	r3, #1
 8005978:	e05b      	b.n	8005a32 <HAL_RTC_Init+0x116>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	689a      	ldr	r2, [r3, #8]
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	492d      	ldr	r1, [pc, #180]	; (8005a3c <HAL_RTC_Init+0x120>)
 8005986:	400a      	ands	r2, r1
 8005988:	609a      	str	r2, [r3, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	6899      	ldr	r1, [r3, #8]
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	685a      	ldr	r2, [r3, #4]
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	691b      	ldr	r3, [r3, #16]
 8005998:	431a      	orrs	r2, r3
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	695b      	ldr	r3, [r3, #20]
 800599e:	431a      	orrs	r2, r3
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	430a      	orrs	r2, r1
 80059a6:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	687a      	ldr	r2, [r7, #4]
 80059ae:	68d2      	ldr	r2, [r2, #12]
 80059b0:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	6919      	ldr	r1, [r3, #16]
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	689b      	ldr	r3, [r3, #8]
 80059bc:	041a      	lsls	r2, r3, #16
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	430a      	orrs	r2, r1
 80059c4:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	68da      	ldr	r2, [r3, #12]
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	2180      	movs	r1, #128	; 0x80
 80059d2:	438a      	bics	r2, r1
 80059d4:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	689b      	ldr	r3, [r3, #8]
 80059dc:	2220      	movs	r2, #32
 80059de:	4013      	ands	r3, r2
 80059e0:	d10e      	bne.n	8005a00 <HAL_RTC_Init+0xe4>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	0018      	movs	r0, r3
 80059e6:	f000 fa3d 	bl	8005e64 <HAL_RTC_WaitForSynchro>
 80059ea:	1e03      	subs	r3, r0, #0
 80059ec:	d008      	beq.n	8005a00 <HAL_RTC_Init+0xe4>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	22ff      	movs	r2, #255	; 0xff
 80059f4:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	2204      	movs	r2, #4
 80059fa:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 80059fc:	2301      	movs	r3, #1
 80059fe:	e018      	b.n	8005a32 <HAL_RTC_Init+0x116>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	490d      	ldr	r1, [pc, #52]	; (8005a40 <HAL_RTC_Init+0x124>)
 8005a0c:	400a      	ands	r2, r1
 8005a0e:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	699a      	ldr	r2, [r3, #24]
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	430a      	orrs	r2, r1
 8005a20:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	22ff      	movs	r2, #255	; 0xff
 8005a28:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	2201      	movs	r2, #1
 8005a2e:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 8005a30:	2300      	movs	r3, #0
  }
}
 8005a32:	0018      	movs	r0, r3
 8005a34:	46bd      	mov	sp, r7
 8005a36:	b002      	add	sp, #8
 8005a38:	bd80      	pop	{r7, pc}
 8005a3a:	46c0      	nop			; (mov r8, r8)
 8005a3c:	ff8fffbf 	.word	0xff8fffbf
 8005a40:	fffbffff 	.word	0xfffbffff

08005a44 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8005a44:	b590      	push	{r4, r7, lr}
 8005a46:	b087      	sub	sp, #28
 8005a48:	af00      	add	r7, sp, #0
 8005a4a:	60f8      	str	r0, [r7, #12]
 8005a4c:	60b9      	str	r1, [r7, #8]
 8005a4e:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8005a50:	2300      	movs	r3, #0
 8005a52:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	7f1b      	ldrb	r3, [r3, #28]
 8005a58:	2b01      	cmp	r3, #1
 8005a5a:	d101      	bne.n	8005a60 <HAL_RTC_SetTime+0x1c>
 8005a5c:	2302      	movs	r3, #2
 8005a5e:	e0a5      	b.n	8005bac <HAL_RTC_SetTime+0x168>
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	2201      	movs	r2, #1
 8005a64:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	2202      	movs	r2, #2
 8005a6a:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d125      	bne.n	8005abe <HAL_RTC_SetTime+0x7a>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	689b      	ldr	r3, [r3, #8]
 8005a78:	2240      	movs	r2, #64	; 0x40
 8005a7a:	4013      	ands	r3, r2
 8005a7c:	d102      	bne.n	8005a84 <HAL_RTC_SetTime+0x40>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8005a7e:	68bb      	ldr	r3, [r7, #8]
 8005a80:	2200      	movs	r2, #0
 8005a82:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8005a84:	68bb      	ldr	r3, [r7, #8]
 8005a86:	781b      	ldrb	r3, [r3, #0]
 8005a88:	0018      	movs	r0, r3
 8005a8a:	f000 fa40 	bl	8005f0e <RTC_ByteToBcd2>
 8005a8e:	0003      	movs	r3, r0
 8005a90:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8005a92:	68bb      	ldr	r3, [r7, #8]
 8005a94:	785b      	ldrb	r3, [r3, #1]
 8005a96:	0018      	movs	r0, r3
 8005a98:	f000 fa39 	bl	8005f0e <RTC_ByteToBcd2>
 8005a9c:	0003      	movs	r3, r0
 8005a9e:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8005aa0:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 8005aa2:	68bb      	ldr	r3, [r7, #8]
 8005aa4:	789b      	ldrb	r3, [r3, #2]
 8005aa6:	0018      	movs	r0, r3
 8005aa8:	f000 fa31 	bl	8005f0e <RTC_ByteToBcd2>
 8005aac:	0003      	movs	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8005aae:	0022      	movs	r2, r4
 8005ab0:	431a      	orrs	r2, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 8005ab2:	68bb      	ldr	r3, [r7, #8]
 8005ab4:	78db      	ldrb	r3, [r3, #3]
 8005ab6:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8005ab8:	4313      	orrs	r3, r2
 8005aba:	617b      	str	r3, [r7, #20]
 8005abc:	e017      	b.n	8005aee <HAL_RTC_SetTime+0xaa>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	689b      	ldr	r3, [r3, #8]
 8005ac4:	2240      	movs	r2, #64	; 0x40
 8005ac6:	4013      	ands	r3, r2
 8005ac8:	d102      	bne.n	8005ad0 <HAL_RTC_SetTime+0x8c>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8005aca:	68bb      	ldr	r3, [r7, #8]
 8005acc:	2200      	movs	r2, #0
 8005ace:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8005ad0:	68bb      	ldr	r3, [r7, #8]
 8005ad2:	781b      	ldrb	r3, [r3, #0]
 8005ad4:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8005ad6:	68bb      	ldr	r3, [r7, #8]
 8005ad8:	785b      	ldrb	r3, [r3, #1]
 8005ada:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8005adc:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 8005ade:	68ba      	ldr	r2, [r7, #8]
 8005ae0:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8005ae2:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 8005ae4:	68bb      	ldr	r3, [r7, #8]
 8005ae6:	78db      	ldrb	r3, [r3, #3]
 8005ae8:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8005aea:	4313      	orrs	r3, r2
 8005aec:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	22ca      	movs	r2, #202	; 0xca
 8005af4:	625a      	str	r2, [r3, #36]	; 0x24
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	2253      	movs	r2, #83	; 0x53
 8005afc:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	0018      	movs	r0, r3
 8005b02:	f000 f9d8 	bl	8005eb6 <RTC_EnterInitMode>
 8005b06:	1e03      	subs	r3, r0, #0
 8005b08:	d00b      	beq.n	8005b22 <HAL_RTC_SetTime+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	22ff      	movs	r2, #255	; 0xff
 8005b10:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	2204      	movs	r2, #4
 8005b16:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	2200      	movs	r2, #0
 8005b1c:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8005b1e:	2301      	movs	r3, #1
 8005b20:	e044      	b.n	8005bac <HAL_RTC_SetTime+0x168>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	697a      	ldr	r2, [r7, #20]
 8005b28:	4922      	ldr	r1, [pc, #136]	; (8005bb4 <HAL_RTC_SetTime+0x170>)
 8005b2a:	400a      	ands	r2, r1
 8005b2c:	601a      	str	r2, [r3, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	689a      	ldr	r2, [r3, #8]
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	491f      	ldr	r1, [pc, #124]	; (8005bb8 <HAL_RTC_SetTime+0x174>)
 8005b3a:	400a      	ands	r2, r1
 8005b3c:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	6899      	ldr	r1, [r3, #8]
 8005b44:	68bb      	ldr	r3, [r7, #8]
 8005b46:	68da      	ldr	r2, [r3, #12]
 8005b48:	68bb      	ldr	r3, [r7, #8]
 8005b4a:	691b      	ldr	r3, [r3, #16]
 8005b4c:	431a      	orrs	r2, r3
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	430a      	orrs	r2, r1
 8005b54:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	68da      	ldr	r2, [r3, #12]
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	2180      	movs	r1, #128	; 0x80
 8005b62:	438a      	bics	r2, r1
 8005b64:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	689b      	ldr	r3, [r3, #8]
 8005b6c:	2220      	movs	r2, #32
 8005b6e:	4013      	ands	r3, r2
 8005b70:	d111      	bne.n	8005b96 <HAL_RTC_SetTime+0x152>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	0018      	movs	r0, r3
 8005b76:	f000 f975 	bl	8005e64 <HAL_RTC_WaitForSynchro>
 8005b7a:	1e03      	subs	r3, r0, #0
 8005b7c:	d00b      	beq.n	8005b96 <HAL_RTC_SetTime+0x152>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	22ff      	movs	r2, #255	; 0xff
 8005b84:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	2204      	movs	r2, #4
 8005b8a:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	2200      	movs	r2, #0
 8005b90:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 8005b92:	2301      	movs	r3, #1
 8005b94:	e00a      	b.n	8005bac <HAL_RTC_SetTime+0x168>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	22ff      	movs	r2, #255	; 0xff
 8005b9c:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY;
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	2201      	movs	r2, #1
 8005ba2:	775a      	strb	r2, [r3, #29]

    __HAL_UNLOCK(hrtc);
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	2200      	movs	r2, #0
 8005ba8:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 8005baa:	2300      	movs	r3, #0
  }
}
 8005bac:	0018      	movs	r0, r3
 8005bae:	46bd      	mov	sp, r7
 8005bb0:	b007      	add	sp, #28
 8005bb2:	bd90      	pop	{r4, r7, pc}
 8005bb4:	007f7f7f 	.word	0x007f7f7f
 8005bb8:	fffbffff 	.word	0xfffbffff

08005bbc <HAL_RTC_GetTime>:
  * Reading RTC current time locks the values in calendar shadow registers until Current date is read
  * to ensure consistency between the time and date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8005bbc:	b580      	push	{r7, lr}
 8005bbe:	b086      	sub	sp, #24
 8005bc0:	af00      	add	r7, sp, #0
 8005bc2:	60f8      	str	r0, [r7, #12]
 8005bc4:	60b9      	str	r1, [r7, #8]
 8005bc6:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0;
 8005bc8:	2300      	movs	r3, #0
 8005bca:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005bd2:	68bb      	ldr	r3, [r7, #8]
 8005bd4:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	691b      	ldr	r3, [r3, #16]
 8005bdc:	045b      	lsls	r3, r3, #17
 8005bde:	0c5a      	lsrs	r2, r3, #17
 8005be0:	68bb      	ldr	r3, [r7, #8]
 8005be2:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	4a22      	ldr	r2, [pc, #136]	; (8005c74 <HAL_RTC_GetTime+0xb8>)
 8005bec:	4013      	ands	r3, r2
 8005bee:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 8005bf0:	697b      	ldr	r3, [r7, #20]
 8005bf2:	0c1b      	lsrs	r3, r3, #16
 8005bf4:	b2db      	uxtb	r3, r3
 8005bf6:	223f      	movs	r2, #63	; 0x3f
 8005bf8:	4013      	ands	r3, r2
 8005bfa:	b2da      	uxtb	r2, r3
 8005bfc:	68bb      	ldr	r3, [r7, #8]
 8005bfe:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 8005c00:	697b      	ldr	r3, [r7, #20]
 8005c02:	0a1b      	lsrs	r3, r3, #8
 8005c04:	b2db      	uxtb	r3, r3
 8005c06:	227f      	movs	r2, #127	; 0x7f
 8005c08:	4013      	ands	r3, r2
 8005c0a:	b2da      	uxtb	r2, r3
 8005c0c:	68bb      	ldr	r3, [r7, #8]
 8005c0e:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 8005c10:	697b      	ldr	r3, [r7, #20]
 8005c12:	b2db      	uxtb	r3, r3
 8005c14:	227f      	movs	r2, #127	; 0x7f
 8005c16:	4013      	ands	r3, r2
 8005c18:	b2da      	uxtb	r2, r3
 8005c1a:	68bb      	ldr	r3, [r7, #8]
 8005c1c:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 8005c1e:	697b      	ldr	r3, [r7, #20]
 8005c20:	0c1b      	lsrs	r3, r3, #16
 8005c22:	b2db      	uxtb	r3, r3
 8005c24:	2240      	movs	r2, #64	; 0x40
 8005c26:	4013      	ands	r3, r2
 8005c28:	b2da      	uxtb	r2, r3
 8005c2a:	68bb      	ldr	r3, [r7, #8]
 8005c2c:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d11a      	bne.n	8005c6a <HAL_RTC_GetTime+0xae>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8005c34:	68bb      	ldr	r3, [r7, #8]
 8005c36:	781b      	ldrb	r3, [r3, #0]
 8005c38:	0018      	movs	r0, r3
 8005c3a:	f000 f989 	bl	8005f50 <RTC_Bcd2ToByte>
 8005c3e:	0003      	movs	r3, r0
 8005c40:	001a      	movs	r2, r3
 8005c42:	68bb      	ldr	r3, [r7, #8]
 8005c44:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8005c46:	68bb      	ldr	r3, [r7, #8]
 8005c48:	785b      	ldrb	r3, [r3, #1]
 8005c4a:	0018      	movs	r0, r3
 8005c4c:	f000 f980 	bl	8005f50 <RTC_Bcd2ToByte>
 8005c50:	0003      	movs	r3, r0
 8005c52:	001a      	movs	r2, r3
 8005c54:	68bb      	ldr	r3, [r7, #8]
 8005c56:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8005c58:	68bb      	ldr	r3, [r7, #8]
 8005c5a:	789b      	ldrb	r3, [r3, #2]
 8005c5c:	0018      	movs	r0, r3
 8005c5e:	f000 f977 	bl	8005f50 <RTC_Bcd2ToByte>
 8005c62:	0003      	movs	r3, r0
 8005c64:	001a      	movs	r2, r3
 8005c66:	68bb      	ldr	r3, [r7, #8]
 8005c68:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8005c6a:	2300      	movs	r3, #0
}
 8005c6c:	0018      	movs	r0, r3
 8005c6e:	46bd      	mov	sp, r7
 8005c70:	b006      	add	sp, #24
 8005c72:	bd80      	pop	{r7, pc}
 8005c74:	007f7f7f 	.word	0x007f7f7f

08005c78 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8005c78:	b590      	push	{r4, r7, lr}
 8005c7a:	b087      	sub	sp, #28
 8005c7c:	af00      	add	r7, sp, #0
 8005c7e:	60f8      	str	r0, [r7, #12]
 8005c80:	60b9      	str	r1, [r7, #8]
 8005c82:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8005c84:	2300      	movs	r3, #0
 8005c86:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	7f1b      	ldrb	r3, [r3, #28]
 8005c8c:	2b01      	cmp	r3, #1
 8005c8e:	d101      	bne.n	8005c94 <HAL_RTC_SetDate+0x1c>
 8005c90:	2302      	movs	r3, #2
 8005c92:	e091      	b.n	8005db8 <HAL_RTC_SetDate+0x140>
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	2201      	movs	r2, #1
 8005c98:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	2202      	movs	r2, #2
 8005c9e:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d10e      	bne.n	8005cc4 <HAL_RTC_SetDate+0x4c>
 8005ca6:	68bb      	ldr	r3, [r7, #8]
 8005ca8:	785b      	ldrb	r3, [r3, #1]
 8005caa:	001a      	movs	r2, r3
 8005cac:	2310      	movs	r3, #16
 8005cae:	4013      	ands	r3, r2
 8005cb0:	d008      	beq.n	8005cc4 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8005cb2:	68bb      	ldr	r3, [r7, #8]
 8005cb4:	785b      	ldrb	r3, [r3, #1]
 8005cb6:	2210      	movs	r2, #16
 8005cb8:	4393      	bics	r3, r2
 8005cba:	b2db      	uxtb	r3, r3
 8005cbc:	330a      	adds	r3, #10
 8005cbe:	b2da      	uxtb	r2, r3
 8005cc0:	68bb      	ldr	r3, [r7, #8]
 8005cc2:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d11c      	bne.n	8005d04 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8005cca:	68bb      	ldr	r3, [r7, #8]
 8005ccc:	78db      	ldrb	r3, [r3, #3]
 8005cce:	0018      	movs	r0, r3
 8005cd0:	f000 f91d 	bl	8005f0e <RTC_ByteToBcd2>
 8005cd4:	0003      	movs	r3, r0
 8005cd6:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8005cd8:	68bb      	ldr	r3, [r7, #8]
 8005cda:	785b      	ldrb	r3, [r3, #1]
 8005cdc:	0018      	movs	r0, r3
 8005cde:	f000 f916 	bl	8005f0e <RTC_ByteToBcd2>
 8005ce2:	0003      	movs	r3, r0
 8005ce4:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8005ce6:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 8005ce8:	68bb      	ldr	r3, [r7, #8]
 8005cea:	789b      	ldrb	r3, [r3, #2]
 8005cec:	0018      	movs	r0, r3
 8005cee:	f000 f90e 	bl	8005f0e <RTC_ByteToBcd2>
 8005cf2:	0003      	movs	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8005cf4:	0022      	movs	r2, r4
 8005cf6:	431a      	orrs	r2, r3
                  ((uint32_t)sDate->WeekDay << 13U));
 8005cf8:	68bb      	ldr	r3, [r7, #8]
 8005cfa:	781b      	ldrb	r3, [r3, #0]
 8005cfc:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8005cfe:	4313      	orrs	r3, r2
 8005d00:	617b      	str	r3, [r7, #20]
 8005d02:	e00e      	b.n	8005d22 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8005d04:	68bb      	ldr	r3, [r7, #8]
 8005d06:	78db      	ldrb	r3, [r3, #3]
 8005d08:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 8005d0a:	68bb      	ldr	r3, [r7, #8]
 8005d0c:	785b      	ldrb	r3, [r3, #1]
 8005d0e:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8005d10:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 8005d12:	68ba      	ldr	r2, [r7, #8]
 8005d14:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 8005d16:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 8005d18:	68bb      	ldr	r3, [r7, #8]
 8005d1a:	781b      	ldrb	r3, [r3, #0]
 8005d1c:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8005d1e:	4313      	orrs	r3, r2
 8005d20:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	22ca      	movs	r2, #202	; 0xca
 8005d28:	625a      	str	r2, [r3, #36]	; 0x24
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	2253      	movs	r2, #83	; 0x53
 8005d30:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	0018      	movs	r0, r3
 8005d36:	f000 f8be 	bl	8005eb6 <RTC_EnterInitMode>
 8005d3a:	1e03      	subs	r3, r0, #0
 8005d3c:	d00b      	beq.n	8005d56 <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	22ff      	movs	r2, #255	; 0xff
 8005d44:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	2204      	movs	r2, #4
 8005d4a:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	2200      	movs	r2, #0
 8005d50:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8005d52:	2301      	movs	r3, #1
 8005d54:	e030      	b.n	8005db8 <HAL_RTC_SetDate+0x140>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	697a      	ldr	r2, [r7, #20]
 8005d5c:	4918      	ldr	r1, [pc, #96]	; (8005dc0 <HAL_RTC_SetDate+0x148>)
 8005d5e:	400a      	ands	r2, r1
 8005d60:	605a      	str	r2, [r3, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	68da      	ldr	r2, [r3, #12]
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	2180      	movs	r1, #128	; 0x80
 8005d6e:	438a      	bics	r2, r1
 8005d70:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	689b      	ldr	r3, [r3, #8]
 8005d78:	2220      	movs	r2, #32
 8005d7a:	4013      	ands	r3, r2
 8005d7c:	d111      	bne.n	8005da2 <HAL_RTC_SetDate+0x12a>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	0018      	movs	r0, r3
 8005d82:	f000 f86f 	bl	8005e64 <HAL_RTC_WaitForSynchro>
 8005d86:	1e03      	subs	r3, r0, #0
 8005d88:	d00b      	beq.n	8005da2 <HAL_RTC_SetDate+0x12a>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	22ff      	movs	r2, #255	; 0xff
 8005d90:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	2204      	movs	r2, #4
 8005d96:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	2200      	movs	r2, #0
 8005d9c:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 8005d9e:	2301      	movs	r3, #1
 8005da0:	e00a      	b.n	8005db8 <HAL_RTC_SetDate+0x140>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	22ff      	movs	r2, #255	; 0xff
 8005da8:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	2201      	movs	r2, #1
 8005dae:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	2200      	movs	r2, #0
 8005db4:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 8005db6:	2300      	movs	r3, #0
  }
}
 8005db8:	0018      	movs	r0, r3
 8005dba:	46bd      	mov	sp, r7
 8005dbc:	b007      	add	sp, #28
 8005dbe:	bd90      	pop	{r4, r7, pc}
 8005dc0:	00ffff3f 	.word	0x00ffff3f

08005dc4 <HAL_RTC_GetDate>:
  * in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  * Reading RTC current time locks the values in calendar shadow registers until Current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8005dc4:	b580      	push	{r7, lr}
 8005dc6:	b086      	sub	sp, #24
 8005dc8:	af00      	add	r7, sp, #0
 8005dca:	60f8      	str	r0, [r7, #12]
 8005dcc:	60b9      	str	r1, [r7, #8]
 8005dce:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8005dd0:	2300      	movs	r3, #0
 8005dd2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	685b      	ldr	r3, [r3, #4]
 8005dda:	4a21      	ldr	r2, [pc, #132]	; (8005e60 <HAL_RTC_GetDate+0x9c>)
 8005ddc:	4013      	ands	r3, r2
 8005dde:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 8005de0:	697b      	ldr	r3, [r7, #20]
 8005de2:	0c1b      	lsrs	r3, r3, #16
 8005de4:	b2da      	uxtb	r2, r3
 8005de6:	68bb      	ldr	r3, [r7, #8]
 8005de8:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 8005dea:	697b      	ldr	r3, [r7, #20]
 8005dec:	0a1b      	lsrs	r3, r3, #8
 8005dee:	b2db      	uxtb	r3, r3
 8005df0:	221f      	movs	r2, #31
 8005df2:	4013      	ands	r3, r2
 8005df4:	b2da      	uxtb	r2, r3
 8005df6:	68bb      	ldr	r3, [r7, #8]
 8005df8:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8005dfa:	697b      	ldr	r3, [r7, #20]
 8005dfc:	b2db      	uxtb	r3, r3
 8005dfe:	223f      	movs	r2, #63	; 0x3f
 8005e00:	4013      	ands	r3, r2
 8005e02:	b2da      	uxtb	r2, r3
 8005e04:	68bb      	ldr	r3, [r7, #8]
 8005e06:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U);
 8005e08:	697b      	ldr	r3, [r7, #20]
 8005e0a:	0b5b      	lsrs	r3, r3, #13
 8005e0c:	b2db      	uxtb	r3, r3
 8005e0e:	2207      	movs	r2, #7
 8005e10:	4013      	ands	r3, r2
 8005e12:	b2da      	uxtb	r2, r3
 8005e14:	68bb      	ldr	r3, [r7, #8]
 8005e16:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d11a      	bne.n	8005e54 <HAL_RTC_GetDate+0x90>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8005e1e:	68bb      	ldr	r3, [r7, #8]
 8005e20:	78db      	ldrb	r3, [r3, #3]
 8005e22:	0018      	movs	r0, r3
 8005e24:	f000 f894 	bl	8005f50 <RTC_Bcd2ToByte>
 8005e28:	0003      	movs	r3, r0
 8005e2a:	001a      	movs	r2, r3
 8005e2c:	68bb      	ldr	r3, [r7, #8]
 8005e2e:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8005e30:	68bb      	ldr	r3, [r7, #8]
 8005e32:	785b      	ldrb	r3, [r3, #1]
 8005e34:	0018      	movs	r0, r3
 8005e36:	f000 f88b 	bl	8005f50 <RTC_Bcd2ToByte>
 8005e3a:	0003      	movs	r3, r0
 8005e3c:	001a      	movs	r2, r3
 8005e3e:	68bb      	ldr	r3, [r7, #8]
 8005e40:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8005e42:	68bb      	ldr	r3, [r7, #8]
 8005e44:	789b      	ldrb	r3, [r3, #2]
 8005e46:	0018      	movs	r0, r3
 8005e48:	f000 f882 	bl	8005f50 <RTC_Bcd2ToByte>
 8005e4c:	0003      	movs	r3, r0
 8005e4e:	001a      	movs	r2, r3
 8005e50:	68bb      	ldr	r3, [r7, #8]
 8005e52:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8005e54:	2300      	movs	r3, #0
}
 8005e56:	0018      	movs	r0, r3
 8005e58:	46bd      	mov	sp, r7
 8005e5a:	b006      	add	sp, #24
 8005e5c:	bd80      	pop	{r7, pc}
 8005e5e:	46c0      	nop			; (mov r8, r8)
 8005e60:	00ffff3f 	.word	0x00ffff3f

08005e64 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8005e64:	b580      	push	{r7, lr}
 8005e66:	b084      	sub	sp, #16
 8005e68:	af00      	add	r7, sp, #0
 8005e6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005e6c:	2300      	movs	r3, #0
 8005e6e:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	68da      	ldr	r2, [r3, #12]
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	21a0      	movs	r1, #160	; 0xa0
 8005e7c:	438a      	bics	r2, r1
 8005e7e:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 8005e80:	f7fd ff6c 	bl	8003d5c <HAL_GetTick>
 8005e84:	0003      	movs	r3, r0
 8005e86:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8005e88:	e00a      	b.n	8005ea0 <HAL_RTC_WaitForSynchro+0x3c>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8005e8a:	f7fd ff67 	bl	8003d5c <HAL_GetTick>
 8005e8e:	0002      	movs	r2, r0
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	1ad2      	subs	r2, r2, r3
 8005e94:	23fa      	movs	r3, #250	; 0xfa
 8005e96:	009b      	lsls	r3, r3, #2
 8005e98:	429a      	cmp	r2, r3
 8005e9a:	d901      	bls.n	8005ea0 <HAL_RTC_WaitForSynchro+0x3c>
    {
      return HAL_TIMEOUT;
 8005e9c:	2303      	movs	r3, #3
 8005e9e:	e006      	b.n	8005eae <HAL_RTC_WaitForSynchro+0x4a>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	68db      	ldr	r3, [r3, #12]
 8005ea6:	2220      	movs	r2, #32
 8005ea8:	4013      	ands	r3, r2
 8005eaa:	d0ee      	beq.n	8005e8a <HAL_RTC_WaitForSynchro+0x26>
    }
  }

  return HAL_OK;
 8005eac:	2300      	movs	r3, #0
}
 8005eae:	0018      	movs	r0, r3
 8005eb0:	46bd      	mov	sp, r7
 8005eb2:	b004      	add	sp, #16
 8005eb4:	bd80      	pop	{r7, pc}

08005eb6 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8005eb6:	b580      	push	{r7, lr}
 8005eb8:	b084      	sub	sp, #16
 8005eba:	af00      	add	r7, sp, #0
 8005ebc:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005ebe:	2300      	movs	r3, #0
 8005ec0:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	68db      	ldr	r3, [r3, #12]
 8005ec8:	2240      	movs	r2, #64	; 0x40
 8005eca:	4013      	ands	r3, r2
 8005ecc:	d11a      	bne.n	8005f04 <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	2201      	movs	r2, #1
 8005ed4:	4252      	negs	r2, r2
 8005ed6:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8005ed8:	f7fd ff40 	bl	8003d5c <HAL_GetTick>
 8005edc:	0003      	movs	r3, r0
 8005ede:	60fb      	str	r3, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8005ee0:	e00a      	b.n	8005ef8 <RTC_EnterInitMode+0x42>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8005ee2:	f7fd ff3b 	bl	8003d5c <HAL_GetTick>
 8005ee6:	0002      	movs	r2, r0
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	1ad2      	subs	r2, r2, r3
 8005eec:	23fa      	movs	r3, #250	; 0xfa
 8005eee:	009b      	lsls	r3, r3, #2
 8005ef0:	429a      	cmp	r2, r3
 8005ef2:	d901      	bls.n	8005ef8 <RTC_EnterInitMode+0x42>
      {
        return HAL_TIMEOUT;
 8005ef4:	2303      	movs	r3, #3
 8005ef6:	e006      	b.n	8005f06 <RTC_EnterInitMode+0x50>
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	68db      	ldr	r3, [r3, #12]
 8005efe:	2240      	movs	r2, #64	; 0x40
 8005f00:	4013      	ands	r3, r2
 8005f02:	d0ee      	beq.n	8005ee2 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 8005f04:	2300      	movs	r3, #0
}
 8005f06:	0018      	movs	r0, r3
 8005f08:	46bd      	mov	sp, r7
 8005f0a:	b004      	add	sp, #16
 8005f0c:	bd80      	pop	{r7, pc}

08005f0e <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8005f0e:	b580      	push	{r7, lr}
 8005f10:	b084      	sub	sp, #16
 8005f12:	af00      	add	r7, sp, #0
 8005f14:	0002      	movs	r2, r0
 8005f16:	1dfb      	adds	r3, r7, #7
 8005f18:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 8005f1a:	2300      	movs	r3, #0
 8005f1c:	60fb      	str	r3, [r7, #12]

  while (Value >= 10U)
 8005f1e:	e007      	b.n	8005f30 <RTC_ByteToBcd2+0x22>
  {
    bcdhigh++;
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	3301      	adds	r3, #1
 8005f24:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 8005f26:	1dfb      	adds	r3, r7, #7
 8005f28:	1dfa      	adds	r2, r7, #7
 8005f2a:	7812      	ldrb	r2, [r2, #0]
 8005f2c:	3a0a      	subs	r2, #10
 8005f2e:	701a      	strb	r2, [r3, #0]
  while (Value >= 10U)
 8005f30:	1dfb      	adds	r3, r7, #7
 8005f32:	781b      	ldrb	r3, [r3, #0]
 8005f34:	2b09      	cmp	r3, #9
 8005f36:	d8f3      	bhi.n	8005f20 <RTC_ByteToBcd2+0x12>
  }

  return ((uint8_t)(bcdhigh << 4U) | Value);
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	b2db      	uxtb	r3, r3
 8005f3c:	011b      	lsls	r3, r3, #4
 8005f3e:	b2da      	uxtb	r2, r3
 8005f40:	1dfb      	adds	r3, r7, #7
 8005f42:	781b      	ldrb	r3, [r3, #0]
 8005f44:	4313      	orrs	r3, r2
 8005f46:	b2db      	uxtb	r3, r3
}
 8005f48:	0018      	movs	r0, r3
 8005f4a:	46bd      	mov	sp, r7
 8005f4c:	b004      	add	sp, #16
 8005f4e:	bd80      	pop	{r7, pc}

08005f50 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8005f50:	b580      	push	{r7, lr}
 8005f52:	b084      	sub	sp, #16
 8005f54:	af00      	add	r7, sp, #0
 8005f56:	0002      	movs	r2, r0
 8005f58:	1dfb      	adds	r3, r7, #7
 8005f5a:	701a      	strb	r2, [r3, #0]
  uint32_t tmp = 0U;
 8005f5c:	2300      	movs	r3, #0
 8005f5e:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0U) >> (uint8_t)0x4U) * 10U;
 8005f60:	1dfb      	adds	r3, r7, #7
 8005f62:	781b      	ldrb	r3, [r3, #0]
 8005f64:	091b      	lsrs	r3, r3, #4
 8005f66:	b2db      	uxtb	r3, r3
 8005f68:	001a      	movs	r2, r3
 8005f6a:	0013      	movs	r3, r2
 8005f6c:	009b      	lsls	r3, r3, #2
 8005f6e:	189b      	adds	r3, r3, r2
 8005f70:	005b      	lsls	r3, r3, #1
 8005f72:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0FU));
 8005f74:	1dfb      	adds	r3, r7, #7
 8005f76:	781b      	ldrb	r3, [r3, #0]
 8005f78:	220f      	movs	r2, #15
 8005f7a:	4013      	ands	r3, r2
 8005f7c:	b2da      	uxtb	r2, r3
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	b2db      	uxtb	r3, r3
 8005f82:	18d3      	adds	r3, r2, r3
 8005f84:	b2db      	uxtb	r3, r3
}
 8005f86:	0018      	movs	r0, r3
 8005f88:	46bd      	mov	sp, r7
 8005f8a:	b004      	add	sp, #16
 8005f8c:	bd80      	pop	{r7, pc}
	...

08005f90 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005f90:	b580      	push	{r7, lr}
 8005f92:	b084      	sub	sp, #16
 8005f94:	af00      	add	r7, sp, #0
 8005f96:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d101      	bne.n	8005fa2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005f9e:	2301      	movs	r3, #1
 8005fa0:	e08a      	b.n	80060b8 <HAL_SPI_Init+0x128>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	2200      	movs	r2, #0
 8005fa6:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	225d      	movs	r2, #93	; 0x5d
 8005fac:	5c9b      	ldrb	r3, [r3, r2]
 8005fae:	b2db      	uxtb	r3, r3
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	d107      	bne.n	8005fc4 <HAL_SPI_Init+0x34>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	225c      	movs	r2, #92	; 0x5c
 8005fb8:	2100      	movs	r1, #0
 8005fba:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	0018      	movs	r0, r3
 8005fc0:	f000 f880 	bl	80060c4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	225d      	movs	r2, #93	; 0x5d
 8005fc8:	2102      	movs	r1, #2
 8005fca:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	681a      	ldr	r2, [r3, #0]
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	2140      	movs	r1, #64	; 0x40
 8005fd8:	438a      	bics	r2, r1
 8005fda:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	68da      	ldr	r2, [r3, #12]
 8005fe0:	23e0      	movs	r3, #224	; 0xe0
 8005fe2:	00db      	lsls	r3, r3, #3
 8005fe4:	429a      	cmp	r2, r3
 8005fe6:	d902      	bls.n	8005fee <HAL_SPI_Init+0x5e>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005fe8:	2300      	movs	r3, #0
 8005fea:	60fb      	str	r3, [r7, #12]
 8005fec:	e002      	b.n	8005ff4 <HAL_SPI_Init+0x64>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005fee:	2380      	movs	r3, #128	; 0x80
 8005ff0:	015b      	lsls	r3, r3, #5
 8005ff2:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	68da      	ldr	r2, [r3, #12]
 8005ff8:	23f0      	movs	r3, #240	; 0xf0
 8005ffa:	011b      	lsls	r3, r3, #4
 8005ffc:	429a      	cmp	r2, r3
 8005ffe:	d008      	beq.n	8006012 <HAL_SPI_Init+0x82>
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	68da      	ldr	r2, [r3, #12]
 8006004:	23e0      	movs	r3, #224	; 0xe0
 8006006:	00db      	lsls	r3, r3, #3
 8006008:	429a      	cmp	r2, r3
 800600a:	d002      	beq.n	8006012 <HAL_SPI_Init+0x82>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	2200      	movs	r2, #0
 8006010:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006016:	2b00      	cmp	r3, #0
 8006018:	d10c      	bne.n	8006034 <HAL_SPI_Init+0xa4>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	68da      	ldr	r2, [r3, #12]
 800601e:	23e0      	movs	r3, #224	; 0xe0
 8006020:	00db      	lsls	r3, r3, #3
 8006022:	429a      	cmp	r2, r3
 8006024:	d903      	bls.n	800602e <HAL_SPI_Init+0x9e>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	2202      	movs	r2, #2
 800602a:	631a      	str	r2, [r3, #48]	; 0x30
 800602c:	e002      	b.n	8006034 <HAL_SPI_Init+0xa4>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	2201      	movs	r2, #1
 8006032:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	685a      	ldr	r2, [r3, #4]
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	689b      	ldr	r3, [r3, #8]
 800603c:	431a      	orrs	r2, r3
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	691b      	ldr	r3, [r3, #16]
 8006042:	431a      	orrs	r2, r3
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	695b      	ldr	r3, [r3, #20]
 8006048:	431a      	orrs	r2, r3
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	6999      	ldr	r1, [r3, #24]
 800604e:	2380      	movs	r3, #128	; 0x80
 8006050:	009b      	lsls	r3, r3, #2
 8006052:	400b      	ands	r3, r1
 8006054:	431a      	orrs	r2, r3
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	69db      	ldr	r3, [r3, #28]
 800605a:	431a      	orrs	r2, r3
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	6a1b      	ldr	r3, [r3, #32]
 8006060:	431a      	orrs	r2, r3
 8006062:	0011      	movs	r1, r2
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	430a      	orrs	r2, r1
 800606e:	601a      	str	r2, [r3, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	699b      	ldr	r3, [r3, #24]
 8006074:	0c1b      	lsrs	r3, r3, #16
 8006076:	2204      	movs	r2, #4
 8006078:	401a      	ands	r2, r3
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800607e:	431a      	orrs	r2, r3
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006084:	431a      	orrs	r2, r3
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	68db      	ldr	r3, [r3, #12]
 800608a:	431a      	orrs	r2, r3
 800608c:	0011      	movs	r1, r2
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	68fa      	ldr	r2, [r7, #12]
 8006094:	430a      	orrs	r2, r1
 8006096:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	69da      	ldr	r2, [r3, #28]
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	4907      	ldr	r1, [pc, #28]	; (80060c0 <HAL_SPI_Init+0x130>)
 80060a4:	400a      	ands	r2, r1
 80060a6:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	2200      	movs	r2, #0
 80060ac:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	225d      	movs	r2, #93	; 0x5d
 80060b2:	2101      	movs	r1, #1
 80060b4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80060b6:	2300      	movs	r3, #0
}
 80060b8:	0018      	movs	r0, r3
 80060ba:	46bd      	mov	sp, r7
 80060bc:	b004      	add	sp, #16
 80060be:	bd80      	pop	{r7, pc}
 80060c0:	fffff7ff 	.word	0xfffff7ff

080060c4 <HAL_SPI_MspInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 80060c4:	b580      	push	{r7, lr}
 80060c6:	b082      	sub	sp, #8
 80060c8:	af00      	add	r7, sp, #0
 80060ca:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspInit should be implemented in the user file
   */
}
 80060cc:	46c0      	nop			; (mov r8, r8)
 80060ce:	46bd      	mov	sp, r7
 80060d0:	b002      	add	sp, #8
 80060d2:	bd80      	pop	{r7, pc}

080060d4 <HAL_SPI_Transmit_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 80060d4:	b580      	push	{r7, lr}
 80060d6:	b086      	sub	sp, #24
 80060d8:	af00      	add	r7, sp, #0
 80060da:	60f8      	str	r0, [r7, #12]
 80060dc:	60b9      	str	r1, [r7, #8]
 80060de:	1dbb      	adds	r3, r7, #6
 80060e0:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef errorcode = HAL_OK;
 80060e2:	2317      	movs	r3, #23
 80060e4:	18fb      	adds	r3, r7, r3
 80060e6:	2200      	movs	r2, #0
 80060e8:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	225c      	movs	r2, #92	; 0x5c
 80060ee:	5c9b      	ldrb	r3, [r3, r2]
 80060f0:	2b01      	cmp	r3, #1
 80060f2:	d101      	bne.n	80060f8 <HAL_SPI_Transmit_IT+0x24>
 80060f4:	2302      	movs	r3, #2
 80060f6:	e076      	b.n	80061e6 <HAL_SPI_Transmit_IT+0x112>
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	225c      	movs	r2, #92	; 0x5c
 80060fc:	2101      	movs	r1, #1
 80060fe:	5499      	strb	r1, [r3, r2]

  if ((pData == NULL) || (Size == 0U))
 8006100:	68bb      	ldr	r3, [r7, #8]
 8006102:	2b00      	cmp	r3, #0
 8006104:	d003      	beq.n	800610e <HAL_SPI_Transmit_IT+0x3a>
 8006106:	1dbb      	adds	r3, r7, #6
 8006108:	881b      	ldrh	r3, [r3, #0]
 800610a:	2b00      	cmp	r3, #0
 800610c:	d104      	bne.n	8006118 <HAL_SPI_Transmit_IT+0x44>
  {
    errorcode = HAL_ERROR;
 800610e:	2317      	movs	r3, #23
 8006110:	18fb      	adds	r3, r7, r3
 8006112:	2201      	movs	r2, #1
 8006114:	701a      	strb	r2, [r3, #0]
    goto error;
 8006116:	e05f      	b.n	80061d8 <HAL_SPI_Transmit_IT+0x104>
  }

  if (hspi->State != HAL_SPI_STATE_READY)
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	225d      	movs	r2, #93	; 0x5d
 800611c:	5c9b      	ldrb	r3, [r3, r2]
 800611e:	b2db      	uxtb	r3, r3
 8006120:	2b01      	cmp	r3, #1
 8006122:	d004      	beq.n	800612e <HAL_SPI_Transmit_IT+0x5a>
  {
    errorcode = HAL_BUSY;
 8006124:	2317      	movs	r3, #23
 8006126:	18fb      	adds	r3, r7, r3
 8006128:	2202      	movs	r2, #2
 800612a:	701a      	strb	r2, [r3, #0]
    goto error;
 800612c:	e054      	b.n	80061d8 <HAL_SPI_Transmit_IT+0x104>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	225d      	movs	r2, #93	; 0x5d
 8006132:	2103      	movs	r1, #3
 8006134:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	2200      	movs	r2, #0
 800613a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	68ba      	ldr	r2, [r7, #8]
 8006140:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	1dba      	adds	r2, r7, #6
 8006146:	8812      	ldrh	r2, [r2, #0]
 8006148:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	1dba      	adds	r2, r7, #6
 800614e:	8812      	ldrh	r2, [r2, #0]
 8006150:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	2200      	movs	r2, #0
 8006156:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	2244      	movs	r2, #68	; 0x44
 800615c:	2100      	movs	r1, #0
 800615e:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	2246      	movs	r2, #70	; 0x46
 8006164:	2100      	movs	r1, #0
 8006166:	5299      	strh	r1, [r3, r2]
  hspi->RxISR       = NULL;
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	2200      	movs	r2, #0
 800616c:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	68da      	ldr	r2, [r3, #12]
 8006172:	23e0      	movs	r3, #224	; 0xe0
 8006174:	00db      	lsls	r3, r3, #3
 8006176:	429a      	cmp	r2, r3
 8006178:	d903      	bls.n	8006182 <HAL_SPI_Transmit_IT+0xae>
  {
    hspi->TxISR = SPI_TxISR_16BIT;
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	4a1c      	ldr	r2, [pc, #112]	; (80061f0 <HAL_SPI_Transmit_IT+0x11c>)
 800617e:	651a      	str	r2, [r3, #80]	; 0x50
 8006180:	e002      	b.n	8006188 <HAL_SPI_Transmit_IT+0xb4>
  }
  else
  {
    hspi->TxISR = SPI_TxISR_8BIT;
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	4a1b      	ldr	r2, [pc, #108]	; (80061f4 <HAL_SPI_Transmit_IT+0x120>)
 8006186:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	689a      	ldr	r2, [r3, #8]
 800618c:	2380      	movs	r3, #128	; 0x80
 800618e:	021b      	lsls	r3, r3, #8
 8006190:	429a      	cmp	r2, r3
 8006192:	d108      	bne.n	80061a6 <HAL_SPI_Transmit_IT+0xd2>
  {
    SPI_1LINE_TX(hspi);
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	681a      	ldr	r2, [r3, #0]
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	2180      	movs	r1, #128	; 0x80
 80061a0:	01c9      	lsls	r1, r1, #7
 80061a2:	430a      	orrs	r2, r1
 80061a4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	685a      	ldr	r2, [r3, #4]
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	21a0      	movs	r1, #160	; 0xa0
 80061b2:	430a      	orrs	r2, r1
 80061b4:	605a      	str	r2, [r3, #4]


  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	2240      	movs	r2, #64	; 0x40
 80061be:	4013      	ands	r3, r2
 80061c0:	2b40      	cmp	r3, #64	; 0x40
 80061c2:	d008      	beq.n	80061d6 <HAL_SPI_Transmit_IT+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	681a      	ldr	r2, [r3, #0]
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	2140      	movs	r1, #64	; 0x40
 80061d0:	430a      	orrs	r2, r1
 80061d2:	601a      	str	r2, [r3, #0]
 80061d4:	e000      	b.n	80061d8 <HAL_SPI_Transmit_IT+0x104>
  }

error :
 80061d6:	46c0      	nop			; (mov r8, r8)
  __HAL_UNLOCK(hspi);
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	225c      	movs	r2, #92	; 0x5c
 80061dc:	2100      	movs	r1, #0
 80061de:	5499      	strb	r1, [r3, r2]
  return errorcode;
 80061e0:	2317      	movs	r3, #23
 80061e2:	18fb      	adds	r3, r7, r3
 80061e4:	781b      	ldrb	r3, [r3, #0]
}
 80061e6:	0018      	movs	r0, r3
 80061e8:	46bd      	mov	sp, r7
 80061ea:	b006      	add	sp, #24
 80061ec:	bd80      	pop	{r7, pc}
 80061ee:	46c0      	nop			; (mov r8, r8)
 80061f0:	08006a55 	.word	0x08006a55
 80061f4:	08006a0d 	.word	0x08006a0d

080061f8 <HAL_SPI_Receive_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 80061f8:	b580      	push	{r7, lr}
 80061fa:	b086      	sub	sp, #24
 80061fc:	af00      	add	r7, sp, #0
 80061fe:	60f8      	str	r0, [r7, #12]
 8006200:	60b9      	str	r1, [r7, #8]
 8006202:	1dbb      	adds	r3, r7, #6
 8006204:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006206:	2317      	movs	r3, #23
 8006208:	18fb      	adds	r3, r7, r3
 800620a:	2200      	movs	r2, #0
 800620c:	701a      	strb	r2, [r3, #0]
    /* in this case, 16-bit access is performed on Data
       So, check Data is 16-bit aligned address */
    assert_param(IS_SPI_16BIT_ALIGNED_ADDRESS(pData));
  }

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	689b      	ldr	r3, [r3, #8]
 8006212:	2b00      	cmp	r3, #0
 8006214:	d112      	bne.n	800623c <HAL_SPI_Receive_IT+0x44>
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	685a      	ldr	r2, [r3, #4]
 800621a:	2382      	movs	r3, #130	; 0x82
 800621c:	005b      	lsls	r3, r3, #1
 800621e:	429a      	cmp	r2, r3
 8006220:	d10c      	bne.n	800623c <HAL_SPI_Receive_IT+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	225d      	movs	r2, #93	; 0x5d
 8006226:	2104      	movs	r1, #4
 8006228:	5499      	strb	r1, [r3, r2]
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_IT(hspi, pData, pData, Size);
 800622a:	1dbb      	adds	r3, r7, #6
 800622c:	881b      	ldrh	r3, [r3, #0]
 800622e:	68ba      	ldr	r2, [r7, #8]
 8006230:	68b9      	ldr	r1, [r7, #8]
 8006232:	68f8      	ldr	r0, [r7, #12]
 8006234:	f000 f89c 	bl	8006370 <HAL_SPI_TransmitReceive_IT>
 8006238:	0003      	movs	r3, r0
 800623a:	e08d      	b.n	8006358 <HAL_SPI_Receive_IT+0x160>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	225c      	movs	r2, #92	; 0x5c
 8006240:	5c9b      	ldrb	r3, [r3, r2]
 8006242:	2b01      	cmp	r3, #1
 8006244:	d101      	bne.n	800624a <HAL_SPI_Receive_IT+0x52>
 8006246:	2302      	movs	r3, #2
 8006248:	e086      	b.n	8006358 <HAL_SPI_Receive_IT+0x160>
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	225c      	movs	r2, #92	; 0x5c
 800624e:	2101      	movs	r1, #1
 8006250:	5499      	strb	r1, [r3, r2]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	225d      	movs	r2, #93	; 0x5d
 8006256:	5c9b      	ldrb	r3, [r3, r2]
 8006258:	b2db      	uxtb	r3, r3
 800625a:	2b01      	cmp	r3, #1
 800625c:	d004      	beq.n	8006268 <HAL_SPI_Receive_IT+0x70>
  {
    errorcode = HAL_BUSY;
 800625e:	2317      	movs	r3, #23
 8006260:	18fb      	adds	r3, r7, r3
 8006262:	2202      	movs	r2, #2
 8006264:	701a      	strb	r2, [r3, #0]
    goto error;
 8006266:	e070      	b.n	800634a <HAL_SPI_Receive_IT+0x152>
  }

  if ((pData == NULL) || (Size == 0U))
 8006268:	68bb      	ldr	r3, [r7, #8]
 800626a:	2b00      	cmp	r3, #0
 800626c:	d003      	beq.n	8006276 <HAL_SPI_Receive_IT+0x7e>
 800626e:	1dbb      	adds	r3, r7, #6
 8006270:	881b      	ldrh	r3, [r3, #0]
 8006272:	2b00      	cmp	r3, #0
 8006274:	d104      	bne.n	8006280 <HAL_SPI_Receive_IT+0x88>
  {
    errorcode = HAL_ERROR;
 8006276:	2317      	movs	r3, #23
 8006278:	18fb      	adds	r3, r7, r3
 800627a:	2201      	movs	r2, #1
 800627c:	701a      	strb	r2, [r3, #0]
    goto error;
 800627e:	e064      	b.n	800634a <HAL_SPI_Receive_IT+0x152>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	225d      	movs	r2, #93	; 0x5d
 8006284:	2104      	movs	r1, #4
 8006286:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	2200      	movs	r2, #0
 800628c:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	68ba      	ldr	r2, [r7, #8]
 8006292:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	1dba      	adds	r2, r7, #6
 8006298:	2144      	movs	r1, #68	; 0x44
 800629a:	8812      	ldrh	r2, [r2, #0]
 800629c:	525a      	strh	r2, [r3, r1]
  hspi->RxXferCount = Size;
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	1dba      	adds	r2, r7, #6
 80062a2:	2146      	movs	r1, #70	; 0x46
 80062a4:	8812      	ldrh	r2, [r2, #0]
 80062a6:	525a      	strh	r2, [r3, r1]

  /* Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	2200      	movs	r2, #0
 80062ac:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	2200      	movs	r2, #0
 80062b2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	2200      	movs	r2, #0
 80062b8:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	2200      	movs	r2, #0
 80062be:	651a      	str	r2, [r3, #80]	; 0x50

  /* Check the data size to adapt Rx threshold and the set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	68da      	ldr	r2, [r3, #12]
 80062c4:	23e0      	movs	r3, #224	; 0xe0
 80062c6:	00db      	lsls	r3, r3, #3
 80062c8:	429a      	cmp	r2, r3
 80062ca:	d90b      	bls.n	80062e4 <HAL_SPI_Receive_IT+0xec>
  {
    /* Set RX Fifo threshold according the reception data length: 16 bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	685a      	ldr	r2, [r3, #4]
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	4922      	ldr	r1, [pc, #136]	; (8006360 <HAL_SPI_Receive_IT+0x168>)
 80062d8:	400a      	ands	r2, r1
 80062da:	605a      	str	r2, [r3, #4]
    hspi->RxISR = SPI_RxISR_16BIT;
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	4a21      	ldr	r2, [pc, #132]	; (8006364 <HAL_SPI_Receive_IT+0x16c>)
 80062e0:	64da      	str	r2, [r3, #76]	; 0x4c
 80062e2:	e00b      	b.n	80062fc <HAL_SPI_Receive_IT+0x104>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8 bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	685a      	ldr	r2, [r3, #4]
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	2180      	movs	r1, #128	; 0x80
 80062f0:	0149      	lsls	r1, r1, #5
 80062f2:	430a      	orrs	r2, r1
 80062f4:	605a      	str	r2, [r3, #4]
    hspi->RxISR = SPI_RxISR_8BIT;
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	4a1b      	ldr	r2, [pc, #108]	; (8006368 <HAL_SPI_Receive_IT+0x170>)
 80062fa:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	689a      	ldr	r2, [r3, #8]
 8006300:	2380      	movs	r3, #128	; 0x80
 8006302:	021b      	lsls	r3, r3, #8
 8006304:	429a      	cmp	r2, r3
 8006306:	d107      	bne.n	8006318 <HAL_SPI_Receive_IT+0x120>
  {
    SPI_1LINE_RX(hspi);
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	681a      	ldr	r2, [r3, #0]
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	4916      	ldr	r1, [pc, #88]	; (800636c <HAL_SPI_Receive_IT+0x174>)
 8006314:	400a      	ands	r2, r1
 8006316:	601a      	str	r2, [r3, #0]
    hspi->CRCSize = 0U;
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	685a      	ldr	r2, [r3, #4]
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	2160      	movs	r1, #96	; 0x60
 8006324:	430a      	orrs	r2, r1
 8006326:	605a      	str	r2, [r3, #4]
  /* Note : The SPI must be enabled after unlocking current process
            to avoid the risk of SPI interrupt handle execution before current
            process unlock */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	2240      	movs	r2, #64	; 0x40
 8006330:	4013      	ands	r3, r2
 8006332:	2b40      	cmp	r3, #64	; 0x40
 8006334:	d008      	beq.n	8006348 <HAL_SPI_Receive_IT+0x150>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	681a      	ldr	r2, [r3, #0]
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	2140      	movs	r1, #64	; 0x40
 8006342:	430a      	orrs	r2, r1
 8006344:	601a      	str	r2, [r3, #0]
 8006346:	e000      	b.n	800634a <HAL_SPI_Receive_IT+0x152>
  }

error :
 8006348:	46c0      	nop			; (mov r8, r8)
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	225c      	movs	r2, #92	; 0x5c
 800634e:	2100      	movs	r1, #0
 8006350:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8006352:	2317      	movs	r3, #23
 8006354:	18fb      	adds	r3, r7, r3
 8006356:	781b      	ldrb	r3, [r3, #0]
}
 8006358:	0018      	movs	r0, r3
 800635a:	46bd      	mov	sp, r7
 800635c:	b006      	add	sp, #24
 800635e:	bd80      	pop	{r7, pc}
 8006360:	ffffefff 	.word	0xffffefff
 8006364:	080069bf 	.word	0x080069bf
 8006368:	0800696d 	.word	0x0800696d
 800636c:	ffffbfff 	.word	0xffffbfff

08006370 <HAL_SPI_TransmitReceive_IT>:
  * @param  pRxData pointer to reception data buffer
  * @param  Size amount of data to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_IT(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size)
{
 8006370:	b580      	push	{r7, lr}
 8006372:	b086      	sub	sp, #24
 8006374:	af00      	add	r7, sp, #0
 8006376:	60f8      	str	r0, [r7, #12]
 8006378:	60b9      	str	r1, [r7, #8]
 800637a:	607a      	str	r2, [r7, #4]
 800637c:	001a      	movs	r2, r3
 800637e:	1cbb      	adds	r3, r7, #2
 8006380:	801a      	strh	r2, [r3, #0]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8006382:	2317      	movs	r3, #23
 8006384:	18fb      	adds	r3, r7, r3
 8006386:	2200      	movs	r2, #0
 8006388:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	225c      	movs	r2, #92	; 0x5c
 800638e:	5c9b      	ldrb	r3, [r3, r2]
 8006390:	2b01      	cmp	r3, #1
 8006392:	d101      	bne.n	8006398 <HAL_SPI_TransmitReceive_IT+0x28>
 8006394:	2302      	movs	r3, #2
 8006396:	e0a6      	b.n	80064e6 <HAL_SPI_TransmitReceive_IT+0x176>
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	225c      	movs	r2, #92	; 0x5c
 800639c:	2101      	movs	r1, #1
 800639e:	5499      	strb	r1, [r3, r2]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80063a0:	2016      	movs	r0, #22
 80063a2:	183b      	adds	r3, r7, r0
 80063a4:	68fa      	ldr	r2, [r7, #12]
 80063a6:	215d      	movs	r1, #93	; 0x5d
 80063a8:	5c52      	ldrb	r2, [r2, r1]
 80063aa:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	685b      	ldr	r3, [r3, #4]
 80063b0:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80063b2:	183b      	adds	r3, r7, r0
 80063b4:	781b      	ldrb	r3, [r3, #0]
 80063b6:	2b01      	cmp	r3, #1
 80063b8:	d012      	beq.n	80063e0 <HAL_SPI_TransmitReceive_IT+0x70>
 80063ba:	693a      	ldr	r2, [r7, #16]
 80063bc:	2382      	movs	r3, #130	; 0x82
 80063be:	005b      	lsls	r3, r3, #1
 80063c0:	429a      	cmp	r2, r3
 80063c2:	d108      	bne.n	80063d6 <HAL_SPI_TransmitReceive_IT+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	689b      	ldr	r3, [r3, #8]
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d104      	bne.n	80063d6 <HAL_SPI_TransmitReceive_IT+0x66>
 80063cc:	2316      	movs	r3, #22
 80063ce:	18fb      	adds	r3, r7, r3
 80063d0:	781b      	ldrb	r3, [r3, #0]
 80063d2:	2b04      	cmp	r3, #4
 80063d4:	d004      	beq.n	80063e0 <HAL_SPI_TransmitReceive_IT+0x70>
  {
    errorcode = HAL_BUSY;
 80063d6:	2317      	movs	r3, #23
 80063d8:	18fb      	adds	r3, r7, r3
 80063da:	2202      	movs	r2, #2
 80063dc:	701a      	strb	r2, [r3, #0]
    goto error;
 80063de:	e07b      	b.n	80064d8 <HAL_SPI_TransmitReceive_IT+0x168>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80063e0:	68bb      	ldr	r3, [r7, #8]
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d006      	beq.n	80063f4 <HAL_SPI_TransmitReceive_IT+0x84>
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	d003      	beq.n	80063f4 <HAL_SPI_TransmitReceive_IT+0x84>
 80063ec:	1cbb      	adds	r3, r7, #2
 80063ee:	881b      	ldrh	r3, [r3, #0]
 80063f0:	2b00      	cmp	r3, #0
 80063f2:	d104      	bne.n	80063fe <HAL_SPI_TransmitReceive_IT+0x8e>
  {
    errorcode = HAL_ERROR;
 80063f4:	2317      	movs	r3, #23
 80063f6:	18fb      	adds	r3, r7, r3
 80063f8:	2201      	movs	r2, #1
 80063fa:	701a      	strb	r2, [r3, #0]
    goto error;
 80063fc:	e06c      	b.n	80064d8 <HAL_SPI_TransmitReceive_IT+0x168>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	225d      	movs	r2, #93	; 0x5d
 8006402:	5c9b      	ldrb	r3, [r3, r2]
 8006404:	b2db      	uxtb	r3, r3
 8006406:	2b04      	cmp	r3, #4
 8006408:	d003      	beq.n	8006412 <HAL_SPI_TransmitReceive_IT+0xa2>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	225d      	movs	r2, #93	; 0x5d
 800640e:	2105      	movs	r1, #5
 8006410:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	2200      	movs	r2, #0
 8006416:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	68ba      	ldr	r2, [r7, #8]
 800641c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	1cba      	adds	r2, r7, #2
 8006422:	8812      	ldrh	r2, [r2, #0]
 8006424:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	1cba      	adds	r2, r7, #2
 800642a:	8812      	ldrh	r2, [r2, #0]
 800642c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	687a      	ldr	r2, [r7, #4]
 8006432:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	1cba      	adds	r2, r7, #2
 8006438:	2144      	movs	r1, #68	; 0x44
 800643a:	8812      	ldrh	r2, [r2, #0]
 800643c:	525a      	strh	r2, [r3, r1]
  hspi->RxXferCount = Size;
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	1cba      	adds	r2, r7, #2
 8006442:	2146      	movs	r1, #70	; 0x46
 8006444:	8812      	ldrh	r2, [r2, #0]
 8006446:	525a      	strh	r2, [r3, r1]

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	68da      	ldr	r2, [r3, #12]
 800644c:	23e0      	movs	r3, #224	; 0xe0
 800644e:	00db      	lsls	r3, r3, #3
 8006450:	429a      	cmp	r2, r3
 8006452:	d906      	bls.n	8006462 <HAL_SPI_TransmitReceive_IT+0xf2>
  {
    hspi->RxISR     = SPI_2linesRxISR_16BIT;
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	4a26      	ldr	r2, [pc, #152]	; (80064f0 <HAL_SPI_TransmitReceive_IT+0x180>)
 8006458:	64da      	str	r2, [r3, #76]	; 0x4c
    hspi->TxISR     = SPI_2linesTxISR_16BIT;
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	4a25      	ldr	r2, [pc, #148]	; (80064f4 <HAL_SPI_TransmitReceive_IT+0x184>)
 800645e:	651a      	str	r2, [r3, #80]	; 0x50
 8006460:	e005      	b.n	800646e <HAL_SPI_TransmitReceive_IT+0xfe>
  }
  else
  {
    hspi->RxISR     = SPI_2linesRxISR_8BIT;
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	4a24      	ldr	r2, [pc, #144]	; (80064f8 <HAL_SPI_TransmitReceive_IT+0x188>)
 8006466:	64da      	str	r2, [r3, #76]	; 0x4c
    hspi->TxISR     = SPI_2linesTxISR_8BIT;
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	4a24      	ldr	r2, [pc, #144]	; (80064fc <HAL_SPI_TransmitReceive_IT+0x18c>)
 800646c:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->CRCSize = 0U;
  }
#endif /* USE_SPI_CRC */

  /* Check if packing mode is enabled and if there is more than 2 data to receive */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (Size >= 2U))
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	68da      	ldr	r2, [r3, #12]
 8006472:	23e0      	movs	r3, #224	; 0xe0
 8006474:	00db      	lsls	r3, r3, #3
 8006476:	429a      	cmp	r2, r3
 8006478:	d803      	bhi.n	8006482 <HAL_SPI_TransmitReceive_IT+0x112>
 800647a:	1cbb      	adds	r3, r7, #2
 800647c:	881b      	ldrh	r3, [r3, #0]
 800647e:	2b01      	cmp	r3, #1
 8006480:	d908      	bls.n	8006494 <HAL_SPI_TransmitReceive_IT+0x124>
  {
    /* Set RX Fifo threshold according the reception data length: 16 bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	685a      	ldr	r2, [r3, #4]
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	491c      	ldr	r1, [pc, #112]	; (8006500 <HAL_SPI_TransmitReceive_IT+0x190>)
 800648e:	400a      	ands	r2, r1
 8006490:	605a      	str	r2, [r3, #4]
 8006492:	e008      	b.n	80064a6 <HAL_SPI_TransmitReceive_IT+0x136>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8 bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	685a      	ldr	r2, [r3, #4]
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	2180      	movs	r1, #128	; 0x80
 80064a0:	0149      	lsls	r1, r1, #5
 80064a2:	430a      	orrs	r2, r1
 80064a4:	605a      	str	r2, [r3, #4]
  }

  /* Enable TXE, RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	685a      	ldr	r2, [r3, #4]
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	21e0      	movs	r1, #224	; 0xe0
 80064b2:	430a      	orrs	r2, r1
 80064b4:	605a      	str	r2, [r3, #4]

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	2240      	movs	r2, #64	; 0x40
 80064be:	4013      	ands	r3, r2
 80064c0:	2b40      	cmp	r3, #64	; 0x40
 80064c2:	d008      	beq.n	80064d6 <HAL_SPI_TransmitReceive_IT+0x166>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	681a      	ldr	r2, [r3, #0]
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	2140      	movs	r1, #64	; 0x40
 80064d0:	430a      	orrs	r2, r1
 80064d2:	601a      	str	r2, [r3, #0]
 80064d4:	e000      	b.n	80064d8 <HAL_SPI_TransmitReceive_IT+0x168>
  }

error :
 80064d6:	46c0      	nop			; (mov r8, r8)
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	225c      	movs	r2, #92	; 0x5c
 80064dc:	2100      	movs	r1, #0
 80064de:	5499      	strb	r1, [r3, r2]
  return errorcode;
 80064e0:	2317      	movs	r3, #23
 80064e2:	18fb      	adds	r3, r7, r3
 80064e4:	781b      	ldrb	r3, [r3, #0]
}
 80064e6:	0018      	movs	r0, r3
 80064e8:	46bd      	mov	sp, r7
 80064ea:	b006      	add	sp, #24
 80064ec:	bd80      	pop	{r7, pc}
 80064ee:	46c0      	nop			; (mov r8, r8)
 80064f0:	080068a3 	.word	0x080068a3
 80064f4:	0800690b 	.word	0x0800690b
 80064f8:	0800674d 	.word	0x0800674d
 80064fc:	0800680f 	.word	0x0800680f
 8006500:	ffffefff 	.word	0xffffefff

08006504 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8006504:	b580      	push	{r7, lr}
 8006506:	b088      	sub	sp, #32
 8006508:	af00      	add	r7, sp, #0
 800650a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	685b      	ldr	r3, [r3, #4]
 8006512:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	689b      	ldr	r3, [r3, #8]
 800651a:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800651c:	69bb      	ldr	r3, [r7, #24]
 800651e:	099b      	lsrs	r3, r3, #6
 8006520:	001a      	movs	r2, r3
 8006522:	2301      	movs	r3, #1
 8006524:	4013      	ands	r3, r2
 8006526:	d10f      	bne.n	8006548 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8006528:	69bb      	ldr	r3, [r7, #24]
 800652a:	2201      	movs	r2, #1
 800652c:	4013      	ands	r3, r2
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800652e:	d00b      	beq.n	8006548 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8006530:	69fb      	ldr	r3, [r7, #28]
 8006532:	099b      	lsrs	r3, r3, #6
 8006534:	001a      	movs	r2, r3
 8006536:	2301      	movs	r3, #1
 8006538:	4013      	ands	r3, r2
 800653a:	d005      	beq.n	8006548 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006540:	687a      	ldr	r2, [r7, #4]
 8006542:	0010      	movs	r0, r2
 8006544:	4798      	blx	r3
    return;
 8006546:	e0d6      	b.n	80066f6 <HAL_SPI_IRQHandler+0x1f2>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8006548:	69bb      	ldr	r3, [r7, #24]
 800654a:	085b      	lsrs	r3, r3, #1
 800654c:	001a      	movs	r2, r3
 800654e:	2301      	movs	r3, #1
 8006550:	4013      	ands	r3, r2
 8006552:	d00b      	beq.n	800656c <HAL_SPI_IRQHandler+0x68>
 8006554:	69fb      	ldr	r3, [r7, #28]
 8006556:	09db      	lsrs	r3, r3, #7
 8006558:	001a      	movs	r2, r3
 800655a:	2301      	movs	r3, #1
 800655c:	4013      	ands	r3, r2
 800655e:	d005      	beq.n	800656c <HAL_SPI_IRQHandler+0x68>
  {
    hspi->TxISR(hspi);
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006564:	687a      	ldr	r2, [r7, #4]
 8006566:	0010      	movs	r0, r2
 8006568:	4798      	blx	r3
    return;
 800656a:	e0c4      	b.n	80066f6 <HAL_SPI_IRQHandler+0x1f2>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800656c:	69bb      	ldr	r3, [r7, #24]
 800656e:	095b      	lsrs	r3, r3, #5
 8006570:	001a      	movs	r2, r3
 8006572:	2301      	movs	r3, #1
 8006574:	4013      	ands	r3, r2
 8006576:	d10c      	bne.n	8006592 <HAL_SPI_IRQHandler+0x8e>
 8006578:	69bb      	ldr	r3, [r7, #24]
 800657a:	099b      	lsrs	r3, r3, #6
 800657c:	001a      	movs	r2, r3
 800657e:	2301      	movs	r3, #1
 8006580:	4013      	ands	r3, r2
 8006582:	d106      	bne.n	8006592 <HAL_SPI_IRQHandler+0x8e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8006584:	69bb      	ldr	r3, [r7, #24]
 8006586:	0a1b      	lsrs	r3, r3, #8
 8006588:	001a      	movs	r2, r3
 800658a:	2301      	movs	r3, #1
 800658c:	4013      	ands	r3, r2
 800658e:	d100      	bne.n	8006592 <HAL_SPI_IRQHandler+0x8e>
 8006590:	e0b1      	b.n	80066f6 <HAL_SPI_IRQHandler+0x1f2>
 8006592:	69fb      	ldr	r3, [r7, #28]
 8006594:	095b      	lsrs	r3, r3, #5
 8006596:	001a      	movs	r2, r3
 8006598:	2301      	movs	r3, #1
 800659a:	4013      	ands	r3, r2
 800659c:	d100      	bne.n	80065a0 <HAL_SPI_IRQHandler+0x9c>
 800659e:	e0aa      	b.n	80066f6 <HAL_SPI_IRQHandler+0x1f2>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80065a0:	69bb      	ldr	r3, [r7, #24]
 80065a2:	099b      	lsrs	r3, r3, #6
 80065a4:	001a      	movs	r2, r3
 80065a6:	2301      	movs	r3, #1
 80065a8:	4013      	ands	r3, r2
 80065aa:	d023      	beq.n	80065f4 <HAL_SPI_IRQHandler+0xf0>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	225d      	movs	r2, #93	; 0x5d
 80065b0:	5c9b      	ldrb	r3, [r3, r2]
 80065b2:	b2db      	uxtb	r3, r3
 80065b4:	2b03      	cmp	r3, #3
 80065b6:	d011      	beq.n	80065dc <HAL_SPI_IRQHandler+0xd8>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80065bc:	2204      	movs	r2, #4
 80065be:	431a      	orrs	r2, r3
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	661a      	str	r2, [r3, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80065c4:	2300      	movs	r3, #0
 80065c6:	617b      	str	r3, [r7, #20]
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	68db      	ldr	r3, [r3, #12]
 80065ce:	617b      	str	r3, [r7, #20]
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	689b      	ldr	r3, [r3, #8]
 80065d6:	617b      	str	r3, [r7, #20]
 80065d8:	697b      	ldr	r3, [r7, #20]
 80065da:	e00b      	b.n	80065f4 <HAL_SPI_IRQHandler+0xf0>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80065dc:	2300      	movs	r3, #0
 80065de:	613b      	str	r3, [r7, #16]
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	68db      	ldr	r3, [r3, #12]
 80065e6:	613b      	str	r3, [r7, #16]
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	689b      	ldr	r3, [r3, #8]
 80065ee:	613b      	str	r3, [r7, #16]
 80065f0:	693b      	ldr	r3, [r7, #16]
        return;
 80065f2:	e080      	b.n	80066f6 <HAL_SPI_IRQHandler+0x1f2>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 80065f4:	69bb      	ldr	r3, [r7, #24]
 80065f6:	095b      	lsrs	r3, r3, #5
 80065f8:	001a      	movs	r2, r3
 80065fa:	2301      	movs	r3, #1
 80065fc:	4013      	ands	r3, r2
 80065fe:	d014      	beq.n	800662a <HAL_SPI_IRQHandler+0x126>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006604:	2201      	movs	r2, #1
 8006606:	431a      	orrs	r2, r3
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800660c:	2300      	movs	r3, #0
 800660e:	60fb      	str	r3, [r7, #12]
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	689b      	ldr	r3, [r3, #8]
 8006616:	60fb      	str	r3, [r7, #12]
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	681a      	ldr	r2, [r3, #0]
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	2140      	movs	r1, #64	; 0x40
 8006624:	438a      	bics	r2, r1
 8006626:	601a      	str	r2, [r3, #0]
 8006628:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 800662a:	69bb      	ldr	r3, [r7, #24]
 800662c:	0a1b      	lsrs	r3, r3, #8
 800662e:	001a      	movs	r2, r3
 8006630:	2301      	movs	r3, #1
 8006632:	4013      	ands	r3, r2
 8006634:	d00c      	beq.n	8006650 <HAL_SPI_IRQHandler+0x14c>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800663a:	2208      	movs	r2, #8
 800663c:	431a      	orrs	r2, r3
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8006642:	2300      	movs	r3, #0
 8006644:	60bb      	str	r3, [r7, #8]
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	689b      	ldr	r3, [r3, #8]
 800664c:	60bb      	str	r3, [r7, #8]
 800664e:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006654:	2b00      	cmp	r3, #0
 8006656:	d04d      	beq.n	80066f4 <HAL_SPI_IRQHandler+0x1f0>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	685a      	ldr	r2, [r3, #4]
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	21e0      	movs	r1, #224	; 0xe0
 8006664:	438a      	bics	r2, r1
 8006666:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	225d      	movs	r2, #93	; 0x5d
 800666c:	2101      	movs	r1, #1
 800666e:	5499      	strb	r1, [r3, r2]
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8006670:	69fb      	ldr	r3, [r7, #28]
 8006672:	2202      	movs	r2, #2
 8006674:	4013      	ands	r3, r2
 8006676:	d103      	bne.n	8006680 <HAL_SPI_IRQHandler+0x17c>
 8006678:	69fb      	ldr	r3, [r7, #28]
 800667a:	2201      	movs	r2, #1
 800667c:	4013      	ands	r3, r2
 800667e:	d032      	beq.n	80066e6 <HAL_SPI_IRQHandler+0x1e2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	685a      	ldr	r2, [r3, #4]
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	2103      	movs	r1, #3
 800668c:	438a      	bics	r2, r1
 800668e:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006694:	2b00      	cmp	r3, #0
 8006696:	d010      	beq.n	80066ba <HAL_SPI_IRQHandler+0x1b6>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800669c:	4a17      	ldr	r2, [pc, #92]	; (80066fc <HAL_SPI_IRQHandler+0x1f8>)
 800669e:	635a      	str	r2, [r3, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80066a4:	0018      	movs	r0, r3
 80066a6:	f7fe f8e1 	bl	800486c <HAL_DMA_Abort_IT>
 80066aa:	1e03      	subs	r3, r0, #0
 80066ac:	d005      	beq.n	80066ba <HAL_SPI_IRQHandler+0x1b6>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80066b2:	2240      	movs	r2, #64	; 0x40
 80066b4:	431a      	orrs	r2, r3
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	661a      	str	r2, [r3, #96]	; 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80066be:	2b00      	cmp	r3, #0
 80066c0:	d016      	beq.n	80066f0 <HAL_SPI_IRQHandler+0x1ec>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80066c6:	4a0d      	ldr	r2, [pc, #52]	; (80066fc <HAL_SPI_IRQHandler+0x1f8>)
 80066c8:	635a      	str	r2, [r3, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80066ce:	0018      	movs	r0, r3
 80066d0:	f7fe f8cc 	bl	800486c <HAL_DMA_Abort_IT>
 80066d4:	1e03      	subs	r3, r0, #0
 80066d6:	d00b      	beq.n	80066f0 <HAL_SPI_IRQHandler+0x1ec>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80066dc:	2240      	movs	r2, #64	; 0x40
 80066de:	431a      	orrs	r2, r3
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	661a      	str	r2, [r3, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 80066e4:	e004      	b.n	80066f0 <HAL_SPI_IRQHandler+0x1ec>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	0018      	movs	r0, r3
 80066ea:	f000 f811 	bl	8006710 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 80066ee:	e000      	b.n	80066f2 <HAL_SPI_IRQHandler+0x1ee>
        if (hspi->hdmatx != NULL)
 80066f0:	46c0      	nop			; (mov r8, r8)
    return;
 80066f2:	46c0      	nop			; (mov r8, r8)
 80066f4:	46c0      	nop			; (mov r8, r8)
  }
}
 80066f6:	46bd      	mov	sp, r7
 80066f8:	b008      	add	sp, #32
 80066fa:	bd80      	pop	{r7, pc}
 80066fc:	08006721 	.word	0x08006721

08006700 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8006700:	b580      	push	{r7, lr}
 8006702:	b082      	sub	sp, #8
 8006704:	af00      	add	r7, sp, #0
 8006706:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8006708:	46c0      	nop			; (mov r8, r8)
 800670a:	46bd      	mov	sp, r7
 800670c:	b002      	add	sp, #8
 800670e:	bd80      	pop	{r7, pc}

08006710 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8006710:	b580      	push	{r7, lr}
 8006712:	b082      	sub	sp, #8
 8006714:	af00      	add	r7, sp, #0
 8006716:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8006718:	46c0      	nop			; (mov r8, r8)
 800671a:	46bd      	mov	sp, r7
 800671c:	b002      	add	sp, #8
 800671e:	bd80      	pop	{r7, pc}

08006720 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006720:	b580      	push	{r7, lr}
 8006722:	b084      	sub	sp, #16
 8006724:	af00      	add	r7, sp, #0
 8006726:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800672c:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	2246      	movs	r2, #70	; 0x46
 8006732:	2100      	movs	r1, #0
 8006734:	5299      	strh	r1, [r3, r2]
  hspi->TxXferCount = 0U;
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	2200      	movs	r2, #0
 800673a:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	0018      	movs	r0, r3
 8006740:	f7ff ffe6 	bl	8006710 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006744:	46c0      	nop			; (mov r8, r8)
 8006746:	46bd      	mov	sp, r7
 8006748:	b004      	add	sp, #16
 800674a:	bd80      	pop	{r7, pc}

0800674c <SPI_2linesRxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 800674c:	b580      	push	{r7, lr}
 800674e:	b082      	sub	sp, #8
 8006750:	af00      	add	r7, sp, #0
 8006752:	6078      	str	r0, [r7, #4]
  /* Receive data in packing mode */
  if (hspi->RxXferCount > 1U)
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	2246      	movs	r2, #70	; 0x46
 8006758:	5a9b      	ldrh	r3, [r3, r2]
 800675a:	b29b      	uxth	r3, r3
 800675c:	2b01      	cmp	r3, #1
 800675e:	d924      	bls.n	80067aa <SPI_2linesRxISR_8BIT+0x5e>
  {
    *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	68da      	ldr	r2, [r3, #12]
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800676a:	b292      	uxth	r2, r2
 800676c:	801a      	strh	r2, [r3, #0]
    hspi->pRxBuffPtr += sizeof(uint16_t);
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006772:	1c9a      	adds	r2, r3, #2
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->RxXferCount -= 2U;
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	2246      	movs	r2, #70	; 0x46
 800677c:	5a9b      	ldrh	r3, [r3, r2]
 800677e:	b29b      	uxth	r3, r3
 8006780:	3b02      	subs	r3, #2
 8006782:	b299      	uxth	r1, r3
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	2246      	movs	r2, #70	; 0x46
 8006788:	5299      	strh	r1, [r3, r2]
    if (hspi->RxXferCount == 1U)
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	2246      	movs	r2, #70	; 0x46
 800678e:	5a9b      	ldrh	r3, [r3, r2]
 8006790:	b29b      	uxth	r3, r3
 8006792:	2b01      	cmp	r3, #1
 8006794:	d120      	bne.n	80067d8 <SPI_2linesRxISR_8BIT+0x8c>
    {
      /* Set RX Fifo threshold according the reception data length: 8bit */
      SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	685a      	ldr	r2, [r3, #4]
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	2180      	movs	r1, #128	; 0x80
 80067a2:	0149      	lsls	r1, r1, #5
 80067a4:	430a      	orrs	r2, r1
 80067a6:	605a      	str	r2, [r3, #4]
 80067a8:	e016      	b.n	80067d8 <SPI_2linesRxISR_8BIT+0x8c>
    }
  }
  /* Receive data in 8 Bit mode */
  else
  {
    *hspi->pRxBuffPtr = *((__IO uint8_t *)&hspi->Instance->DR);
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	330c      	adds	r3, #12
 80067b0:	001a      	movs	r2, r3
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067b6:	7812      	ldrb	r2, [r2, #0]
 80067b8:	b2d2      	uxtb	r2, r2
 80067ba:	701a      	strb	r2, [r3, #0]
    hspi->pRxBuffPtr++;
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067c0:	1c5a      	adds	r2, r3, #1
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->RxXferCount--;
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	2246      	movs	r2, #70	; 0x46
 80067ca:	5a9b      	ldrh	r3, [r3, r2]
 80067cc:	b29b      	uxth	r3, r3
 80067ce:	3b01      	subs	r3, #1
 80067d0:	b299      	uxth	r1, r3
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	2246      	movs	r2, #70	; 0x46
 80067d6:	5299      	strh	r1, [r3, r2]
  }

  /* Check end of the reception */
  if (hspi->RxXferCount == 0U)
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	2246      	movs	r2, #70	; 0x46
 80067dc:	5a9b      	ldrh	r3, [r3, r2]
 80067de:	b29b      	uxth	r3, r3
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	d110      	bne.n	8006806 <SPI_2linesRxISR_8BIT+0xba>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE  and ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	685a      	ldr	r2, [r3, #4]
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	2160      	movs	r1, #96	; 0x60
 80067f0:	438a      	bics	r2, r1
 80067f2:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80067f8:	b29b      	uxth	r3, r3
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d103      	bne.n	8006806 <SPI_2linesRxISR_8BIT+0xba>
    {
      SPI_CloseRxTx_ISR(hspi);
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	0018      	movs	r0, r3
 8006802:	f000 fad3 	bl	8006dac <SPI_CloseRxTx_ISR>
    }
  }
}
 8006806:	46c0      	nop			; (mov r8, r8)
 8006808:	46bd      	mov	sp, r7
 800680a:	b002      	add	sp, #8
 800680c:	bd80      	pop	{r7, pc}

0800680e <SPI_2linesTxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 800680e:	b580      	push	{r7, lr}
 8006810:	b082      	sub	sp, #8
 8006812:	af00      	add	r7, sp, #0
 8006814:	6078      	str	r0, [r7, #4]
  /* Transmit data in packing Bit mode */
  if (hspi->TxXferCount >= 2U)
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800681a:	b29b      	uxth	r3, r3
 800681c:	2b01      	cmp	r3, #1
 800681e:	d912      	bls.n	8006846 <SPI_2linesTxISR_8BIT+0x38>
  {
    hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006824:	881a      	ldrh	r2, [r3, #0]
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	60da      	str	r2, [r3, #12]
    hspi->pTxBuffPtr += sizeof(uint16_t);
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006830:	1c9a      	adds	r2, r3, #2
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	639a      	str	r2, [r3, #56]	; 0x38
    hspi->TxXferCount -= 2U;
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800683a:	b29b      	uxth	r3, r3
 800683c:	3b02      	subs	r3, #2
 800683e:	b29a      	uxth	r2, r3
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006844:	e012      	b.n	800686c <SPI_2linesTxISR_8BIT+0x5e>
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	330c      	adds	r3, #12
 8006850:	7812      	ldrb	r2, [r2, #0]
 8006852:	701a      	strb	r2, [r3, #0]
    hspi->pTxBuffPtr++;
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006858:	1c5a      	adds	r2, r3, #1
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	639a      	str	r2, [r3, #56]	; 0x38
    hspi->TxXferCount--;
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006862:	b29b      	uxth	r3, r3
 8006864:	3b01      	subs	r3, #1
 8006866:	b29a      	uxth	r2, r3
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	87da      	strh	r2, [r3, #62]	; 0x3e
  }

  /* Check the end of the transmission */
  if (hspi->TxXferCount == 0U)
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006870:	b29b      	uxth	r3, r3
 8006872:	2b00      	cmp	r3, #0
 8006874:	d111      	bne.n	800689a <SPI_2linesTxISR_8BIT+0x8c>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	685a      	ldr	r2, [r3, #4]
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	2180      	movs	r1, #128	; 0x80
 8006882:	438a      	bics	r2, r1
 8006884:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	2246      	movs	r2, #70	; 0x46
 800688a:	5a9b      	ldrh	r3, [r3, r2]
 800688c:	b29b      	uxth	r3, r3
 800688e:	2b00      	cmp	r3, #0
 8006890:	d103      	bne.n	800689a <SPI_2linesTxISR_8BIT+0x8c>
    {
      SPI_CloseRxTx_ISR(hspi);
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	0018      	movs	r0, r3
 8006896:	f000 fa89 	bl	8006dac <SPI_CloseRxTx_ISR>
    }
  }
}
 800689a:	46c0      	nop			; (mov r8, r8)
 800689c:	46bd      	mov	sp, r7
 800689e:	b002      	add	sp, #8
 80068a0:	bd80      	pop	{r7, pc}

080068a2 <SPI_2linesRxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 80068a2:	b580      	push	{r7, lr}
 80068a4:	b082      	sub	sp, #8
 80068a6:	af00      	add	r7, sp, #0
 80068a8:	6078      	str	r0, [r7, #4]
  /* Receive data in 16 Bit mode */
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	68da      	ldr	r2, [r3, #12]
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068b4:	b292      	uxth	r2, r2
 80068b6:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068bc:	1c9a      	adds	r2, r3, #2
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount--;
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	2246      	movs	r2, #70	; 0x46
 80068c6:	5a9b      	ldrh	r3, [r3, r2]
 80068c8:	b29b      	uxth	r3, r3
 80068ca:	3b01      	subs	r3, #1
 80068cc:	b299      	uxth	r1, r3
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	2246      	movs	r2, #70	; 0x46
 80068d2:	5299      	strh	r1, [r3, r2]

  if (hspi->RxXferCount == 0U)
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	2246      	movs	r2, #70	; 0x46
 80068d8:	5a9b      	ldrh	r3, [r3, r2]
 80068da:	b29b      	uxth	r3, r3
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d110      	bne.n	8006902 <SPI_2linesRxISR_16BIT+0x60>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE);
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	685a      	ldr	r2, [r3, #4]
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	2140      	movs	r1, #64	; 0x40
 80068ec:	438a      	bics	r2, r1
 80068ee:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80068f4:	b29b      	uxth	r3, r3
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d103      	bne.n	8006902 <SPI_2linesRxISR_16BIT+0x60>
    {
      SPI_CloseRxTx_ISR(hspi);
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	0018      	movs	r0, r3
 80068fe:	f000 fa55 	bl	8006dac <SPI_CloseRxTx_ISR>
    }
  }
}
 8006902:	46c0      	nop			; (mov r8, r8)
 8006904:	46bd      	mov	sp, r7
 8006906:	b002      	add	sp, #8
 8006908:	bd80      	pop	{r7, pc}

0800690a <SPI_2linesTxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 800690a:	b580      	push	{r7, lr}
 800690c:	b082      	sub	sp, #8
 800690e:	af00      	add	r7, sp, #0
 8006910:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006916:	881a      	ldrh	r2, [r3, #0]
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006922:	1c9a      	adds	r2, r3, #2
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount--;
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800692c:	b29b      	uxth	r3, r3
 800692e:	3b01      	subs	r3, #1
 8006930:	b29a      	uxth	r2, r3
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Enable CRC Transmission */
  if (hspi->TxXferCount == 0U)
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800693a:	b29b      	uxth	r3, r3
 800693c:	2b00      	cmp	r3, #0
 800693e:	d111      	bne.n	8006964 <SPI_2linesTxISR_16BIT+0x5a>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	685a      	ldr	r2, [r3, #4]
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	2180      	movs	r1, #128	; 0x80
 800694c:	438a      	bics	r2, r1
 800694e:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	2246      	movs	r2, #70	; 0x46
 8006954:	5a9b      	ldrh	r3, [r3, r2]
 8006956:	b29b      	uxth	r3, r3
 8006958:	2b00      	cmp	r3, #0
 800695a:	d103      	bne.n	8006964 <SPI_2linesTxISR_16BIT+0x5a>
    {
      SPI_CloseRxTx_ISR(hspi);
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	0018      	movs	r0, r3
 8006960:	f000 fa24 	bl	8006dac <SPI_CloseRxTx_ISR>
    }
  }
}
 8006964:	46c0      	nop			; (mov r8, r8)
 8006966:	46bd      	mov	sp, r7
 8006968:	b002      	add	sp, #8
 800696a:	bd80      	pop	{r7, pc}

0800696c <SPI_RxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 800696c:	b580      	push	{r7, lr}
 800696e:	b082      	sub	sp, #8
 8006970:	af00      	add	r7, sp, #0
 8006972:	6078      	str	r0, [r7, #4]
  *hspi->pRxBuffPtr = (*(__IO uint8_t *)&hspi->Instance->DR);
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	330c      	adds	r3, #12
 800697a:	001a      	movs	r2, r3
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006980:	7812      	ldrb	r2, [r2, #0]
 8006982:	b2d2      	uxtb	r2, r2
 8006984:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800698a:	1c5a      	adds	r2, r3, #1
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount--;
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	2246      	movs	r2, #70	; 0x46
 8006994:	5a9b      	ldrh	r3, [r3, r2]
 8006996:	b29b      	uxth	r3, r3
 8006998:	3b01      	subs	r3, #1
 800699a:	b299      	uxth	r1, r3
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	2246      	movs	r2, #70	; 0x46
 80069a0:	5299      	strh	r1, [r3, r2]
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	2246      	movs	r2, #70	; 0x46
 80069a6:	5a9b      	ldrh	r3, [r3, r2]
 80069a8:	b29b      	uxth	r3, r3
 80069aa:	2b00      	cmp	r3, #0
 80069ac:	d103      	bne.n	80069b6 <SPI_RxISR_8BIT+0x4a>
    {
      hspi->RxISR =  SPI_RxISR_8BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	0018      	movs	r0, r3
 80069b2:	f000 fa41 	bl	8006e38 <SPI_CloseRx_ISR>
  }
}
 80069b6:	46c0      	nop			; (mov r8, r8)
 80069b8:	46bd      	mov	sp, r7
 80069ba:	b002      	add	sp, #8
 80069bc:	bd80      	pop	{r7, pc}

080069be <SPI_RxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 80069be:	b580      	push	{r7, lr}
 80069c0:	b082      	sub	sp, #8
 80069c2:	af00      	add	r7, sp, #0
 80069c4:	6078      	str	r0, [r7, #4]
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	68da      	ldr	r2, [r3, #12]
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069d0:	b292      	uxth	r2, r2
 80069d2:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069d8:	1c9a      	adds	r2, r3, #2
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount--;
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	2246      	movs	r2, #70	; 0x46
 80069e2:	5a9b      	ldrh	r3, [r3, r2]
 80069e4:	b29b      	uxth	r3, r3
 80069e6:	3b01      	subs	r3, #1
 80069e8:	b299      	uxth	r1, r3
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	2246      	movs	r2, #70	; 0x46
 80069ee:	5299      	strh	r1, [r3, r2]
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	2246      	movs	r2, #70	; 0x46
 80069f4:	5a9b      	ldrh	r3, [r3, r2]
 80069f6:	b29b      	uxth	r3, r3
 80069f8:	2b00      	cmp	r3, #0
 80069fa:	d103      	bne.n	8006a04 <SPI_RxISR_16BIT+0x46>
    {
      hspi->RxISR = SPI_RxISR_16BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	0018      	movs	r0, r3
 8006a00:	f000 fa1a 	bl	8006e38 <SPI_CloseRx_ISR>
  }
}
 8006a04:	46c0      	nop			; (mov r8, r8)
 8006a06:	46bd      	mov	sp, r7
 8006a08:	b002      	add	sp, #8
 8006a0a:	bd80      	pop	{r7, pc}

08006a0c <SPI_TxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8006a0c:	b580      	push	{r7, lr}
 8006a0e:	b082      	sub	sp, #8
 8006a10:	af00      	add	r7, sp, #0
 8006a12:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	330c      	adds	r3, #12
 8006a1e:	7812      	ldrb	r2, [r2, #0]
 8006a20:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a26:	1c5a      	adds	r2, r3, #1
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount--;
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006a30:	b29b      	uxth	r3, r3
 8006a32:	3b01      	subs	r3, #1
 8006a34:	b29a      	uxth	r2, r3
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	87da      	strh	r2, [r3, #62]	; 0x3e

  if (hspi->TxXferCount == 0U)
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006a3e:	b29b      	uxth	r3, r3
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	d103      	bne.n	8006a4c <SPI_TxISR_8BIT+0x40>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	0018      	movs	r0, r3
 8006a48:	f000 fa27 	bl	8006e9a <SPI_CloseTx_ISR>
  }
}
 8006a4c:	46c0      	nop			; (mov r8, r8)
 8006a4e:	46bd      	mov	sp, r7
 8006a50:	b002      	add	sp, #8
 8006a52:	bd80      	pop	{r7, pc}

08006a54 <SPI_TxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8006a54:	b580      	push	{r7, lr}
 8006a56:	b082      	sub	sp, #8
 8006a58:	af00      	add	r7, sp, #0
 8006a5a:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a60:	881a      	ldrh	r2, [r3, #0]
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a6c:	1c9a      	adds	r2, r3, #2
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount--;
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006a76:	b29b      	uxth	r3, r3
 8006a78:	3b01      	subs	r3, #1
 8006a7a:	b29a      	uxth	r2, r3
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	87da      	strh	r2, [r3, #62]	; 0x3e

  if (hspi->TxXferCount == 0U)
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006a84:	b29b      	uxth	r3, r3
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	d103      	bne.n	8006a92 <SPI_TxISR_16BIT+0x3e>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	0018      	movs	r0, r3
 8006a8e:	f000 fa04 	bl	8006e9a <SPI_CloseTx_ISR>
  }
}
 8006a92:	46c0      	nop			; (mov r8, r8)
 8006a94:	46bd      	mov	sp, r7
 8006a96:	b002      	add	sp, #8
 8006a98:	bd80      	pop	{r7, pc}
	...

08006a9c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006a9c:	b580      	push	{r7, lr}
 8006a9e:	b084      	sub	sp, #16
 8006aa0:	af00      	add	r7, sp, #0
 8006aa2:	60f8      	str	r0, [r7, #12]
 8006aa4:	60b9      	str	r1, [r7, #8]
 8006aa6:	603b      	str	r3, [r7, #0]
 8006aa8:	1dfb      	adds	r3, r7, #7
 8006aaa:	701a      	strb	r2, [r3, #0]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006aac:	e050      	b.n	8006b50 <SPI_WaitFlagStateUntilTimeout+0xb4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006aae:	683b      	ldr	r3, [r7, #0]
 8006ab0:	3301      	adds	r3, #1
 8006ab2:	d04d      	beq.n	8006b50 <SPI_WaitFlagStateUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8006ab4:	f7fd f952 	bl	8003d5c <HAL_GetTick>
 8006ab8:	0002      	movs	r2, r0
 8006aba:	69bb      	ldr	r3, [r7, #24]
 8006abc:	1ad3      	subs	r3, r2, r3
 8006abe:	683a      	ldr	r2, [r7, #0]
 8006ac0:	429a      	cmp	r2, r3
 8006ac2:	d902      	bls.n	8006aca <SPI_WaitFlagStateUntilTimeout+0x2e>
 8006ac4:	683b      	ldr	r3, [r7, #0]
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	d142      	bne.n	8006b50 <SPI_WaitFlagStateUntilTimeout+0xb4>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	685a      	ldr	r2, [r3, #4]
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	21e0      	movs	r1, #224	; 0xe0
 8006ad6:	438a      	bics	r2, r1
 8006ad8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	685a      	ldr	r2, [r3, #4]
 8006ade:	2382      	movs	r3, #130	; 0x82
 8006ae0:	005b      	lsls	r3, r3, #1
 8006ae2:	429a      	cmp	r2, r3
 8006ae4:	d113      	bne.n	8006b0e <SPI_WaitFlagStateUntilTimeout+0x72>
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	689a      	ldr	r2, [r3, #8]
 8006aea:	2380      	movs	r3, #128	; 0x80
 8006aec:	021b      	lsls	r3, r3, #8
 8006aee:	429a      	cmp	r2, r3
 8006af0:	d005      	beq.n	8006afe <SPI_WaitFlagStateUntilTimeout+0x62>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	689a      	ldr	r2, [r3, #8]
 8006af6:	2380      	movs	r3, #128	; 0x80
 8006af8:	00db      	lsls	r3, r3, #3
 8006afa:	429a      	cmp	r2, r3
 8006afc:	d107      	bne.n	8006b0e <SPI_WaitFlagStateUntilTimeout+0x72>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	681a      	ldr	r2, [r3, #0]
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	2140      	movs	r1, #64	; 0x40
 8006b0a:	438a      	bics	r2, r1
 8006b0c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006b12:	2380      	movs	r3, #128	; 0x80
 8006b14:	019b      	lsls	r3, r3, #6
 8006b16:	429a      	cmp	r2, r3
 8006b18:	d110      	bne.n	8006b3c <SPI_WaitFlagStateUntilTimeout+0xa0>
        {
          SPI_RESET_CRC(hspi);
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	681a      	ldr	r2, [r3, #0]
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	4914      	ldr	r1, [pc, #80]	; (8006b78 <SPI_WaitFlagStateUntilTimeout+0xdc>)
 8006b26:	400a      	ands	r2, r1
 8006b28:	601a      	str	r2, [r3, #0]
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	681a      	ldr	r2, [r3, #0]
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	2180      	movs	r1, #128	; 0x80
 8006b36:	0189      	lsls	r1, r1, #6
 8006b38:	430a      	orrs	r2, r1
 8006b3a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	225d      	movs	r2, #93	; 0x5d
 8006b40:	2101      	movs	r1, #1
 8006b42:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	225c      	movs	r2, #92	; 0x5c
 8006b48:	2100      	movs	r1, #0
 8006b4a:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8006b4c:	2303      	movs	r3, #3
 8006b4e:	e00f      	b.n	8006b70 <SPI_WaitFlagStateUntilTimeout+0xd4>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	689b      	ldr	r3, [r3, #8]
 8006b56:	68ba      	ldr	r2, [r7, #8]
 8006b58:	4013      	ands	r3, r2
 8006b5a:	68ba      	ldr	r2, [r7, #8]
 8006b5c:	1ad3      	subs	r3, r2, r3
 8006b5e:	425a      	negs	r2, r3
 8006b60:	4153      	adcs	r3, r2
 8006b62:	b2db      	uxtb	r3, r3
 8006b64:	001a      	movs	r2, r3
 8006b66:	1dfb      	adds	r3, r7, #7
 8006b68:	781b      	ldrb	r3, [r3, #0]
 8006b6a:	429a      	cmp	r2, r3
 8006b6c:	d19f      	bne.n	8006aae <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8006b6e:	2300      	movs	r3, #0
}
 8006b70:	0018      	movs	r0, r3
 8006b72:	46bd      	mov	sp, r7
 8006b74:	b004      	add	sp, #16
 8006b76:	bd80      	pop	{r7, pc}
 8006b78:	ffffdfff 	.word	0xffffdfff

08006b7c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006b7c:	b580      	push	{r7, lr}
 8006b7e:	b084      	sub	sp, #16
 8006b80:	af00      	add	r7, sp, #0
 8006b82:	60f8      	str	r0, [r7, #12]
 8006b84:	60b9      	str	r1, [r7, #8]
 8006b86:	607a      	str	r2, [r7, #4]
 8006b88:	603b      	str	r3, [r7, #0]
  while ((hspi->Instance->SR & Fifo) != State)
 8006b8a:	e05c      	b.n	8006c46 <SPI_WaitFifoStateUntilTimeout+0xca>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8006b8c:	68ba      	ldr	r2, [r7, #8]
 8006b8e:	23c0      	movs	r3, #192	; 0xc0
 8006b90:	00db      	lsls	r3, r3, #3
 8006b92:	429a      	cmp	r2, r3
 8006b94:	d106      	bne.n	8006ba4 <SPI_WaitFifoStateUntilTimeout+0x28>
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	d103      	bne.n	8006ba4 <SPI_WaitFifoStateUntilTimeout+0x28>
    {
      /* Read 8bit CRC to flush Data Register */
      READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	330c      	adds	r3, #12
 8006ba2:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 8006ba4:	683b      	ldr	r3, [r7, #0]
 8006ba6:	3301      	adds	r3, #1
 8006ba8:	d04d      	beq.n	8006c46 <SPI_WaitFifoStateUntilTimeout+0xca>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8006baa:	f7fd f8d7 	bl	8003d5c <HAL_GetTick>
 8006bae:	0002      	movs	r2, r0
 8006bb0:	69bb      	ldr	r3, [r7, #24]
 8006bb2:	1ad3      	subs	r3, r2, r3
 8006bb4:	683a      	ldr	r2, [r7, #0]
 8006bb6:	429a      	cmp	r2, r3
 8006bb8:	d902      	bls.n	8006bc0 <SPI_WaitFifoStateUntilTimeout+0x44>
 8006bba:	683b      	ldr	r3, [r7, #0]
 8006bbc:	2b00      	cmp	r3, #0
 8006bbe:	d142      	bne.n	8006c46 <SPI_WaitFifoStateUntilTimeout+0xca>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	685a      	ldr	r2, [r3, #4]
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	21e0      	movs	r1, #224	; 0xe0
 8006bcc:	438a      	bics	r2, r1
 8006bce:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	685a      	ldr	r2, [r3, #4]
 8006bd4:	2382      	movs	r3, #130	; 0x82
 8006bd6:	005b      	lsls	r3, r3, #1
 8006bd8:	429a      	cmp	r2, r3
 8006bda:	d113      	bne.n	8006c04 <SPI_WaitFifoStateUntilTimeout+0x88>
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	689a      	ldr	r2, [r3, #8]
 8006be0:	2380      	movs	r3, #128	; 0x80
 8006be2:	021b      	lsls	r3, r3, #8
 8006be4:	429a      	cmp	r2, r3
 8006be6:	d005      	beq.n	8006bf4 <SPI_WaitFifoStateUntilTimeout+0x78>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	689a      	ldr	r2, [r3, #8]
 8006bec:	2380      	movs	r3, #128	; 0x80
 8006bee:	00db      	lsls	r3, r3, #3
 8006bf0:	429a      	cmp	r2, r3
 8006bf2:	d107      	bne.n	8006c04 <SPI_WaitFifoStateUntilTimeout+0x88>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	681a      	ldr	r2, [r3, #0]
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	2140      	movs	r1, #64	; 0x40
 8006c00:	438a      	bics	r2, r1
 8006c02:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006c08:	2380      	movs	r3, #128	; 0x80
 8006c0a:	019b      	lsls	r3, r3, #6
 8006c0c:	429a      	cmp	r2, r3
 8006c0e:	d110      	bne.n	8006c32 <SPI_WaitFifoStateUntilTimeout+0xb6>
        {
          SPI_RESET_CRC(hspi);
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	681a      	ldr	r2, [r3, #0]
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	4911      	ldr	r1, [pc, #68]	; (8006c60 <SPI_WaitFifoStateUntilTimeout+0xe4>)
 8006c1c:	400a      	ands	r2, r1
 8006c1e:	601a      	str	r2, [r3, #0]
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	681a      	ldr	r2, [r3, #0]
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	2180      	movs	r1, #128	; 0x80
 8006c2c:	0189      	lsls	r1, r1, #6
 8006c2e:	430a      	orrs	r2, r1
 8006c30:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	225d      	movs	r2, #93	; 0x5d
 8006c36:	2101      	movs	r1, #1
 8006c38:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	225c      	movs	r2, #92	; 0x5c
 8006c3e:	2100      	movs	r1, #0
 8006c40:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8006c42:	2303      	movs	r3, #3
 8006c44:	e008      	b.n	8006c58 <SPI_WaitFifoStateUntilTimeout+0xdc>
  while ((hspi->Instance->SR & Fifo) != State)
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	689b      	ldr	r3, [r3, #8]
 8006c4c:	68ba      	ldr	r2, [r7, #8]
 8006c4e:	4013      	ands	r3, r2
 8006c50:	687a      	ldr	r2, [r7, #4]
 8006c52:	429a      	cmp	r2, r3
 8006c54:	d19a      	bne.n	8006b8c <SPI_WaitFifoStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 8006c56:	2300      	movs	r3, #0
}
 8006c58:	0018      	movs	r0, r3
 8006c5a:	46bd      	mov	sp, r7
 8006c5c:	b004      	add	sp, #16
 8006c5e:	bd80      	pop	{r7, pc}
 8006c60:	ffffdfff 	.word	0xffffdfff

08006c64 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8006c64:	b580      	push	{r7, lr}
 8006c66:	b086      	sub	sp, #24
 8006c68:	af02      	add	r7, sp, #8
 8006c6a:	60f8      	str	r0, [r7, #12]
 8006c6c:	60b9      	str	r1, [r7, #8]
 8006c6e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	685a      	ldr	r2, [r3, #4]
 8006c74:	2382      	movs	r3, #130	; 0x82
 8006c76:	005b      	lsls	r3, r3, #1
 8006c78:	429a      	cmp	r2, r3
 8006c7a:	d113      	bne.n	8006ca4 <SPI_EndRxTransaction+0x40>
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	689a      	ldr	r2, [r3, #8]
 8006c80:	2380      	movs	r3, #128	; 0x80
 8006c82:	021b      	lsls	r3, r3, #8
 8006c84:	429a      	cmp	r2, r3
 8006c86:	d005      	beq.n	8006c94 <SPI_EndRxTransaction+0x30>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	689a      	ldr	r2, [r3, #8]
 8006c8c:	2380      	movs	r3, #128	; 0x80
 8006c8e:	00db      	lsls	r3, r3, #3
 8006c90:	429a      	cmp	r2, r3
 8006c92:	d107      	bne.n	8006ca4 <SPI_EndRxTransaction+0x40>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	681a      	ldr	r2, [r3, #0]
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	2140      	movs	r1, #64	; 0x40
 8006ca0:	438a      	bics	r2, r1
 8006ca2:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006ca4:	68ba      	ldr	r2, [r7, #8]
 8006ca6:	68f8      	ldr	r0, [r7, #12]
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	9300      	str	r3, [sp, #0]
 8006cac:	0013      	movs	r3, r2
 8006cae:	2200      	movs	r2, #0
 8006cb0:	2180      	movs	r1, #128	; 0x80
 8006cb2:	f7ff fef3 	bl	8006a9c <SPI_WaitFlagStateUntilTimeout>
 8006cb6:	1e03      	subs	r3, r0, #0
 8006cb8:	d007      	beq.n	8006cca <SPI_EndRxTransaction+0x66>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006cbe:	2220      	movs	r2, #32
 8006cc0:	431a      	orrs	r2, r3
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8006cc6:	2303      	movs	r3, #3
 8006cc8:	e026      	b.n	8006d18 <SPI_EndRxTransaction+0xb4>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	685a      	ldr	r2, [r3, #4]
 8006cce:	2382      	movs	r3, #130	; 0x82
 8006cd0:	005b      	lsls	r3, r3, #1
 8006cd2:	429a      	cmp	r2, r3
 8006cd4:	d11f      	bne.n	8006d16 <SPI_EndRxTransaction+0xb2>
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	689a      	ldr	r2, [r3, #8]
 8006cda:	2380      	movs	r3, #128	; 0x80
 8006cdc:	021b      	lsls	r3, r3, #8
 8006cde:	429a      	cmp	r2, r3
 8006ce0:	d005      	beq.n	8006cee <SPI_EndRxTransaction+0x8a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	689a      	ldr	r2, [r3, #8]
 8006ce6:	2380      	movs	r3, #128	; 0x80
 8006ce8:	00db      	lsls	r3, r3, #3
 8006cea:	429a      	cmp	r2, r3
 8006cec:	d113      	bne.n	8006d16 <SPI_EndRxTransaction+0xb2>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006cee:	68ba      	ldr	r2, [r7, #8]
 8006cf0:	23c0      	movs	r3, #192	; 0xc0
 8006cf2:	00d9      	lsls	r1, r3, #3
 8006cf4:	68f8      	ldr	r0, [r7, #12]
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	9300      	str	r3, [sp, #0]
 8006cfa:	0013      	movs	r3, r2
 8006cfc:	2200      	movs	r2, #0
 8006cfe:	f7ff ff3d 	bl	8006b7c <SPI_WaitFifoStateUntilTimeout>
 8006d02:	1e03      	subs	r3, r0, #0
 8006d04:	d007      	beq.n	8006d16 <SPI_EndRxTransaction+0xb2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006d0a:	2220      	movs	r2, #32
 8006d0c:	431a      	orrs	r2, r3
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 8006d12:	2303      	movs	r3, #3
 8006d14:	e000      	b.n	8006d18 <SPI_EndRxTransaction+0xb4>
    }
  }
  return HAL_OK;
 8006d16:	2300      	movs	r3, #0
}
 8006d18:	0018      	movs	r0, r3
 8006d1a:	46bd      	mov	sp, r7
 8006d1c:	b004      	add	sp, #16
 8006d1e:	bd80      	pop	{r7, pc}

08006d20 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006d20:	b580      	push	{r7, lr}
 8006d22:	b086      	sub	sp, #24
 8006d24:	af02      	add	r7, sp, #8
 8006d26:	60f8      	str	r0, [r7, #12]
 8006d28:	60b9      	str	r1, [r7, #8]
 8006d2a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006d2c:	68ba      	ldr	r2, [r7, #8]
 8006d2e:	23c0      	movs	r3, #192	; 0xc0
 8006d30:	0159      	lsls	r1, r3, #5
 8006d32:	68f8      	ldr	r0, [r7, #12]
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	9300      	str	r3, [sp, #0]
 8006d38:	0013      	movs	r3, r2
 8006d3a:	2200      	movs	r2, #0
 8006d3c:	f7ff ff1e 	bl	8006b7c <SPI_WaitFifoStateUntilTimeout>
 8006d40:	1e03      	subs	r3, r0, #0
 8006d42:	d007      	beq.n	8006d54 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006d48:	2220      	movs	r2, #32
 8006d4a:	431a      	orrs	r2, r3
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8006d50:	2303      	movs	r3, #3
 8006d52:	e027      	b.n	8006da4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006d54:	68ba      	ldr	r2, [r7, #8]
 8006d56:	68f8      	ldr	r0, [r7, #12]
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	9300      	str	r3, [sp, #0]
 8006d5c:	0013      	movs	r3, r2
 8006d5e:	2200      	movs	r2, #0
 8006d60:	2180      	movs	r1, #128	; 0x80
 8006d62:	f7ff fe9b 	bl	8006a9c <SPI_WaitFlagStateUntilTimeout>
 8006d66:	1e03      	subs	r3, r0, #0
 8006d68:	d007      	beq.n	8006d7a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006d6e:	2220      	movs	r2, #32
 8006d70:	431a      	orrs	r2, r3
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8006d76:	2303      	movs	r3, #3
 8006d78:	e014      	b.n	8006da4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006d7a:	68ba      	ldr	r2, [r7, #8]
 8006d7c:	23c0      	movs	r3, #192	; 0xc0
 8006d7e:	00d9      	lsls	r1, r3, #3
 8006d80:	68f8      	ldr	r0, [r7, #12]
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	9300      	str	r3, [sp, #0]
 8006d86:	0013      	movs	r3, r2
 8006d88:	2200      	movs	r2, #0
 8006d8a:	f7ff fef7 	bl	8006b7c <SPI_WaitFifoStateUntilTimeout>
 8006d8e:	1e03      	subs	r3, r0, #0
 8006d90:	d007      	beq.n	8006da2 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006d96:	2220      	movs	r2, #32
 8006d98:	431a      	orrs	r2, r3
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8006d9e:	2303      	movs	r3, #3
 8006da0:	e000      	b.n	8006da4 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8006da2:	2300      	movs	r3, #0
}
 8006da4:	0018      	movs	r0, r3
 8006da6:	46bd      	mov	sp, r7
 8006da8:	b004      	add	sp, #16
 8006daa:	bd80      	pop	{r7, pc}

08006dac <SPI_CloseRxTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRxTx_ISR(SPI_HandleTypeDef *hspi)
{
 8006dac:	b580      	push	{r7, lr}
 8006dae:	b084      	sub	sp, #16
 8006db0:	af00      	add	r7, sp, #0
 8006db2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8006db4:	f7fc ffd2 	bl	8003d5c <HAL_GetTick>
 8006db8:	0003      	movs	r3, r0
 8006dba:	60fb      	str	r3, [r7, #12]

  /* Disable ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	685a      	ldr	r2, [r3, #4]
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	2120      	movs	r1, #32
 8006dc8:	438a      	bics	r2, r1
 8006dca:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8006dcc:	68fa      	ldr	r2, [r7, #12]
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	2164      	movs	r1, #100	; 0x64
 8006dd2:	0018      	movs	r0, r3
 8006dd4:	f7ff ffa4 	bl	8006d20 <SPI_EndRxTxTransaction>
 8006dd8:	1e03      	subs	r3, r0, #0
 8006dda:	d005      	beq.n	8006de8 <SPI_CloseRxTx_ISR+0x3c>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006de0:	2220      	movs	r2, #32
 8006de2:	431a      	orrs	r2, r3
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	661a      	str	r2, [r3, #96]	; 0x60
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	d117      	bne.n	8006e20 <SPI_CloseRxTx_ISR+0x74>
    {
      if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	225d      	movs	r2, #93	; 0x5d
 8006df4:	5c9b      	ldrb	r3, [r3, r2]
 8006df6:	b2db      	uxtb	r3, r3
 8006df8:	2b04      	cmp	r3, #4
 8006dfa:	d108      	bne.n	8006e0e <SPI_CloseRxTx_ISR+0x62>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	225d      	movs	r2, #93	; 0x5d
 8006e00:	2101      	movs	r1, #1
 8006e02:	5499      	strb	r1, [r3, r2]
        /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->RxCpltCallback(hspi);
#else
        HAL_SPI_RxCpltCallback(hspi);
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	0018      	movs	r0, r3
 8006e08:	f7fb fbea 	bl	80025e0 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 8006e0c:	e010      	b.n	8006e30 <SPI_CloseRxTx_ISR+0x84>
        hspi->State = HAL_SPI_STATE_READY;
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	225d      	movs	r2, #93	; 0x5d
 8006e12:	2101      	movs	r1, #1
 8006e14:	5499      	strb	r1, [r3, r2]
        HAL_SPI_TxRxCpltCallback(hspi);
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	0018      	movs	r0, r3
 8006e1a:	f7ff fc71 	bl	8006700 <HAL_SPI_TxRxCpltCallback>
}
 8006e1e:	e007      	b.n	8006e30 <SPI_CloseRxTx_ISR+0x84>
      hspi->State = HAL_SPI_STATE_READY;
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	225d      	movs	r2, #93	; 0x5d
 8006e24:	2101      	movs	r1, #1
 8006e26:	5499      	strb	r1, [r3, r2]
      HAL_SPI_ErrorCallback(hspi);
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	0018      	movs	r0, r3
 8006e2c:	f7ff fc70 	bl	8006710 <HAL_SPI_ErrorCallback>
}
 8006e30:	46c0      	nop			; (mov r8, r8)
 8006e32:	46bd      	mov	sp, r7
 8006e34:	b004      	add	sp, #16
 8006e36:	bd80      	pop	{r7, pc}

08006e38 <SPI_CloseRx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRx_ISR(SPI_HandleTypeDef *hspi)
{
 8006e38:	b580      	push	{r7, lr}
 8006e3a:	b082      	sub	sp, #8
 8006e3c:	af00      	add	r7, sp, #0
 8006e3e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	685a      	ldr	r2, [r3, #4]
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	2160      	movs	r1, #96	; 0x60
 8006e4c:	438a      	bics	r2, r1
 8006e4e:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 8006e50:	f7fc ff84 	bl	8003d5c <HAL_GetTick>
 8006e54:	0002      	movs	r2, r0
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	2164      	movs	r1, #100	; 0x64
 8006e5a:	0018      	movs	r0, r3
 8006e5c:	f7ff ff02 	bl	8006c64 <SPI_EndRxTransaction>
 8006e60:	1e03      	subs	r3, r0, #0
 8006e62:	d005      	beq.n	8006e70 <SPI_CloseRx_ISR+0x38>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006e68:	2220      	movs	r2, #32
 8006e6a:	431a      	orrs	r2, r3
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	661a      	str	r2, [r3, #96]	; 0x60
  }
  hspi->State = HAL_SPI_STATE_READY;
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	225d      	movs	r2, #93	; 0x5d
 8006e74:	2101      	movs	r1, #1
 8006e76:	5499      	strb	r1, [r3, r2]
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	d104      	bne.n	8006e8a <SPI_CloseRx_ISR+0x52>
    {
      /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->RxCpltCallback(hspi);
#else
      HAL_SPI_RxCpltCallback(hspi);
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	0018      	movs	r0, r3
 8006e84:	f7fb fbac 	bl	80025e0 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 8006e88:	e003      	b.n	8006e92 <SPI_CloseRx_ISR+0x5a>
      HAL_SPI_ErrorCallback(hspi);
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	0018      	movs	r0, r3
 8006e8e:	f7ff fc3f 	bl	8006710 <HAL_SPI_ErrorCallback>
}
 8006e92:	46c0      	nop			; (mov r8, r8)
 8006e94:	46bd      	mov	sp, r7
 8006e96:	b002      	add	sp, #8
 8006e98:	bd80      	pop	{r7, pc}

08006e9a <SPI_CloseTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseTx_ISR(SPI_HandleTypeDef *hspi)
{
 8006e9a:	b580      	push	{r7, lr}
 8006e9c:	b084      	sub	sp, #16
 8006e9e:	af00      	add	r7, sp, #0
 8006ea0:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006ea2:	f7fc ff5b 	bl	8003d5c <HAL_GetTick>
 8006ea6:	0003      	movs	r3, r0
 8006ea8:	60fb      	str	r3, [r7, #12]

  /* Disable TXE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	685a      	ldr	r2, [r3, #4]
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	21a0      	movs	r1, #160	; 0xa0
 8006eb6:	438a      	bics	r2, r1
 8006eb8:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8006eba:	68fa      	ldr	r2, [r7, #12]
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	2164      	movs	r1, #100	; 0x64
 8006ec0:	0018      	movs	r0, r3
 8006ec2:	f7ff ff2d 	bl	8006d20 <SPI_EndRxTxTransaction>
 8006ec6:	1e03      	subs	r3, r0, #0
 8006ec8:	d005      	beq.n	8006ed6 <SPI_CloseTx_ISR+0x3c>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006ece:	2220      	movs	r2, #32
 8006ed0:	431a      	orrs	r2, r3
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	689b      	ldr	r3, [r3, #8]
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d10a      	bne.n	8006ef4 <SPI_CloseTx_ISR+0x5a>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006ede:	2300      	movs	r3, #0
 8006ee0:	60bb      	str	r3, [r7, #8]
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	68db      	ldr	r3, [r3, #12]
 8006ee8:	60bb      	str	r3, [r7, #8]
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	689b      	ldr	r3, [r3, #8]
 8006ef0:	60bb      	str	r3, [r7, #8]
 8006ef2:	68bb      	ldr	r3, [r7, #8]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	225d      	movs	r2, #93	; 0x5d
 8006ef8:	2101      	movs	r1, #1
 8006efa:	5499      	strb	r1, [r3, r2]
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006f00:	2b00      	cmp	r3, #0
 8006f02:	d004      	beq.n	8006f0e <SPI_CloseTx_ISR+0x74>
  {
    /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	0018      	movs	r0, r3
 8006f08:	f7ff fc02 	bl	8006710 <HAL_SPI_ErrorCallback>
    hspi->TxCpltCallback(hspi);
#else
    HAL_SPI_TxCpltCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
}
 8006f0c:	e003      	b.n	8006f16 <SPI_CloseTx_ISR+0x7c>
    HAL_SPI_TxCpltCallback(hspi);
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	0018      	movs	r0, r3
 8006f12:	f7fb fb51 	bl	80025b8 <HAL_SPI_TxCpltCallback>
}
 8006f16:	46c0      	nop			; (mov r8, r8)
 8006f18:	46bd      	mov	sp, r7
 8006f1a:	b004      	add	sp, #16
 8006f1c:	bd80      	pop	{r7, pc}

08006f1e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006f1e:	b580      	push	{r7, lr}
 8006f20:	b082      	sub	sp, #8
 8006f22:	af00      	add	r7, sp, #0
 8006f24:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	d101      	bne.n	8006f30 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006f2c:	2301      	movs	r3, #1
 8006f2e:	e01e      	b.n	8006f6e <HAL_TIM_Base_Init+0x50>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	223d      	movs	r2, #61	; 0x3d
 8006f34:	5c9b      	ldrb	r3, [r3, r2]
 8006f36:	b2db      	uxtb	r3, r3
 8006f38:	2b00      	cmp	r3, #0
 8006f3a:	d107      	bne.n	8006f4c <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	223c      	movs	r2, #60	; 0x3c
 8006f40:	2100      	movs	r1, #0
 8006f42:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	0018      	movs	r0, r3
 8006f48:	f7fc fc62 	bl	8003810 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	223d      	movs	r2, #61	; 0x3d
 8006f50:	2102      	movs	r1, #2
 8006f52:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	681a      	ldr	r2, [r3, #0]
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	3304      	adds	r3, #4
 8006f5c:	0019      	movs	r1, r3
 8006f5e:	0010      	movs	r0, r2
 8006f60:	f000 fb08 	bl	8007574 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	223d      	movs	r2, #61	; 0x3d
 8006f68:	2101      	movs	r1, #1
 8006f6a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006f6c:	2300      	movs	r3, #0
}
 8006f6e:	0018      	movs	r0, r3
 8006f70:	46bd      	mov	sp, r7
 8006f72:	b002      	add	sp, #8
 8006f74:	bd80      	pop	{r7, pc}

08006f76 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8006f76:	b580      	push	{r7, lr}
 8006f78:	b084      	sub	sp, #16
 8006f7a:	af00      	add	r7, sp, #0
 8006f7c:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	223d      	movs	r2, #61	; 0x3d
 8006f82:	2102      	movs	r1, #2
 8006f84:	5499      	strb	r1, [r3, r2]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	689b      	ldr	r3, [r3, #8]
 8006f8c:	2207      	movs	r2, #7
 8006f8e:	4013      	ands	r3, r2
 8006f90:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	2b06      	cmp	r3, #6
 8006f96:	d007      	beq.n	8006fa8 <HAL_TIM_Base_Start+0x32>
  {
    __HAL_TIM_ENABLE(htim);
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	681a      	ldr	r2, [r3, #0]
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	2101      	movs	r1, #1
 8006fa4:	430a      	orrs	r2, r1
 8006fa6:	601a      	str	r2, [r3, #0]
  }

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	223d      	movs	r2, #61	; 0x3d
 8006fac:	2101      	movs	r1, #1
 8006fae:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8006fb0:	2300      	movs	r3, #0
}
 8006fb2:	0018      	movs	r0, r3
 8006fb4:	46bd      	mov	sp, r7
 8006fb6:	b004      	add	sp, #16
 8006fb8:	bd80      	pop	{r7, pc}
	...

08006fbc <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8006fbc:	b580      	push	{r7, lr}
 8006fbe:	b082      	sub	sp, #8
 8006fc0:	af00      	add	r7, sp, #0
 8006fc2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	223d      	movs	r2, #61	; 0x3d
 8006fc8:	2102      	movs	r1, #2
 8006fca:	5499      	strb	r1, [r3, r2]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	6a1b      	ldr	r3, [r3, #32]
 8006fd2:	4a0d      	ldr	r2, [pc, #52]	; (8007008 <HAL_TIM_Base_Stop+0x4c>)
 8006fd4:	4013      	ands	r3, r2
 8006fd6:	d10d      	bne.n	8006ff4 <HAL_TIM_Base_Stop+0x38>
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	6a1b      	ldr	r3, [r3, #32]
 8006fde:	4a0b      	ldr	r2, [pc, #44]	; (800700c <HAL_TIM_Base_Stop+0x50>)
 8006fe0:	4013      	ands	r3, r2
 8006fe2:	d107      	bne.n	8006ff4 <HAL_TIM_Base_Stop+0x38>
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	681a      	ldr	r2, [r3, #0]
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	2101      	movs	r1, #1
 8006ff0:	438a      	bics	r2, r1
 8006ff2:	601a      	str	r2, [r3, #0]

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	223d      	movs	r2, #61	; 0x3d
 8006ff8:	2101      	movs	r1, #1
 8006ffa:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8006ffc:	2300      	movs	r3, #0
}
 8006ffe:	0018      	movs	r0, r3
 8007000:	46bd      	mov	sp, r7
 8007002:	b002      	add	sp, #8
 8007004:	bd80      	pop	{r7, pc}
 8007006:	46c0      	nop			; (mov r8, r8)
 8007008:	00001111 	.word	0x00001111
 800700c:	00000444 	.word	0x00000444

08007010 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007010:	b580      	push	{r7, lr}
 8007012:	b084      	sub	sp, #16
 8007014:	af00      	add	r7, sp, #0
 8007016:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	68da      	ldr	r2, [r3, #12]
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	2101      	movs	r1, #1
 8007024:	430a      	orrs	r2, r1
 8007026:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	689b      	ldr	r3, [r3, #8]
 800702e:	2207      	movs	r2, #7
 8007030:	4013      	ands	r3, r2
 8007032:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007034:	68fb      	ldr	r3, [r7, #12]
 8007036:	2b06      	cmp	r3, #6
 8007038:	d007      	beq.n	800704a <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	681a      	ldr	r2, [r3, #0]
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	2101      	movs	r1, #1
 8007046:	430a      	orrs	r2, r1
 8007048:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800704a:	2300      	movs	r3, #0
}
 800704c:	0018      	movs	r0, r3
 800704e:	46bd      	mov	sp, r7
 8007050:	b004      	add	sp, #16
 8007052:	bd80      	pop	{r7, pc}

08007054 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8007054:	b580      	push	{r7, lr}
 8007056:	b082      	sub	sp, #8
 8007058:	af00      	add	r7, sp, #0
 800705a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	68da      	ldr	r2, [r3, #12]
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	2101      	movs	r1, #1
 8007068:	438a      	bics	r2, r1
 800706a:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	6a1b      	ldr	r3, [r3, #32]
 8007072:	4a0b      	ldr	r2, [pc, #44]	; (80070a0 <HAL_TIM_Base_Stop_IT+0x4c>)
 8007074:	4013      	ands	r3, r2
 8007076:	d10d      	bne.n	8007094 <HAL_TIM_Base_Stop_IT+0x40>
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	6a1b      	ldr	r3, [r3, #32]
 800707e:	4a09      	ldr	r2, [pc, #36]	; (80070a4 <HAL_TIM_Base_Stop_IT+0x50>)
 8007080:	4013      	ands	r3, r2
 8007082:	d107      	bne.n	8007094 <HAL_TIM_Base_Stop_IT+0x40>
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	681a      	ldr	r2, [r3, #0]
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	2101      	movs	r1, #1
 8007090:	438a      	bics	r2, r1
 8007092:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8007094:	2300      	movs	r3, #0
}
 8007096:	0018      	movs	r0, r3
 8007098:	46bd      	mov	sp, r7
 800709a:	b002      	add	sp, #8
 800709c:	bd80      	pop	{r7, pc}
 800709e:	46c0      	nop			; (mov r8, r8)
 80070a0:	00001111 	.word	0x00001111
 80070a4:	00000444 	.word	0x00000444

080070a8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80070a8:	b580      	push	{r7, lr}
 80070aa:	b082      	sub	sp, #8
 80070ac:	af00      	add	r7, sp, #0
 80070ae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	d101      	bne.n	80070ba <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80070b6:	2301      	movs	r3, #1
 80070b8:	e01e      	b.n	80070f8 <HAL_TIM_PWM_Init+0x50>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	223d      	movs	r2, #61	; 0x3d
 80070be:	5c9b      	ldrb	r3, [r3, r2]
 80070c0:	b2db      	uxtb	r3, r3
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	d107      	bne.n	80070d6 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	223c      	movs	r2, #60	; 0x3c
 80070ca:	2100      	movs	r1, #0
 80070cc:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	0018      	movs	r0, r3
 80070d2:	f7fc fb7f 	bl	80037d4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	223d      	movs	r2, #61	; 0x3d
 80070da:	2102      	movs	r1, #2
 80070dc:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	681a      	ldr	r2, [r3, #0]
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	3304      	adds	r3, #4
 80070e6:	0019      	movs	r1, r3
 80070e8:	0010      	movs	r0, r2
 80070ea:	f000 fa43 	bl	8007574 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	223d      	movs	r2, #61	; 0x3d
 80070f2:	2101      	movs	r1, #1
 80070f4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80070f6:	2300      	movs	r3, #0
}
 80070f8:	0018      	movs	r0, r3
 80070fa:	46bd      	mov	sp, r7
 80070fc:	b002      	add	sp, #8
 80070fe:	bd80      	pop	{r7, pc}

08007100 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007100:	b580      	push	{r7, lr}
 8007102:	b084      	sub	sp, #16
 8007104:	af00      	add	r7, sp, #0
 8007106:	6078      	str	r0, [r7, #4]
 8007108:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	6839      	ldr	r1, [r7, #0]
 8007110:	2201      	movs	r2, #1
 8007112:	0018      	movs	r0, r3
 8007114:	f000 fca0 	bl	8007a58 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	4a1a      	ldr	r2, [pc, #104]	; (8007188 <HAL_TIM_PWM_Start+0x88>)
 800711e:	4293      	cmp	r3, r2
 8007120:	d00e      	beq.n	8007140 <HAL_TIM_PWM_Start+0x40>
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	4a19      	ldr	r2, [pc, #100]	; (800718c <HAL_TIM_PWM_Start+0x8c>)
 8007128:	4293      	cmp	r3, r2
 800712a:	d009      	beq.n	8007140 <HAL_TIM_PWM_Start+0x40>
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	4a17      	ldr	r2, [pc, #92]	; (8007190 <HAL_TIM_PWM_Start+0x90>)
 8007132:	4293      	cmp	r3, r2
 8007134:	d004      	beq.n	8007140 <HAL_TIM_PWM_Start+0x40>
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	4a16      	ldr	r2, [pc, #88]	; (8007194 <HAL_TIM_PWM_Start+0x94>)
 800713c:	4293      	cmp	r3, r2
 800713e:	d101      	bne.n	8007144 <HAL_TIM_PWM_Start+0x44>
 8007140:	2301      	movs	r3, #1
 8007142:	e000      	b.n	8007146 <HAL_TIM_PWM_Start+0x46>
 8007144:	2300      	movs	r3, #0
 8007146:	2b00      	cmp	r3, #0
 8007148:	d008      	beq.n	800715c <HAL_TIM_PWM_Start+0x5c>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	2180      	movs	r1, #128	; 0x80
 8007156:	0209      	lsls	r1, r1, #8
 8007158:	430a      	orrs	r2, r1
 800715a:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	689b      	ldr	r3, [r3, #8]
 8007162:	2207      	movs	r2, #7
 8007164:	4013      	ands	r3, r2
 8007166:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	2b06      	cmp	r3, #6
 800716c:	d007      	beq.n	800717e <HAL_TIM_PWM_Start+0x7e>
  {
    __HAL_TIM_ENABLE(htim);
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	681a      	ldr	r2, [r3, #0]
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	2101      	movs	r1, #1
 800717a:	430a      	orrs	r2, r1
 800717c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800717e:	2300      	movs	r3, #0
}
 8007180:	0018      	movs	r0, r3
 8007182:	46bd      	mov	sp, r7
 8007184:	b004      	add	sp, #16
 8007186:	bd80      	pop	{r7, pc}
 8007188:	40012c00 	.word	0x40012c00
 800718c:	40014000 	.word	0x40014000
 8007190:	40014400 	.word	0x40014400
 8007194:	40014800 	.word	0x40014800

08007198 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007198:	b580      	push	{r7, lr}
 800719a:	b082      	sub	sp, #8
 800719c:	af00      	add	r7, sp, #0
 800719e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	691b      	ldr	r3, [r3, #16]
 80071a6:	2202      	movs	r2, #2
 80071a8:	4013      	ands	r3, r2
 80071aa:	2b02      	cmp	r3, #2
 80071ac:	d124      	bne.n	80071f8 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	68db      	ldr	r3, [r3, #12]
 80071b4:	2202      	movs	r2, #2
 80071b6:	4013      	ands	r3, r2
 80071b8:	2b02      	cmp	r3, #2
 80071ba:	d11d      	bne.n	80071f8 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	2203      	movs	r2, #3
 80071c2:	4252      	negs	r2, r2
 80071c4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	2201      	movs	r2, #1
 80071ca:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	699b      	ldr	r3, [r3, #24]
 80071d2:	2203      	movs	r2, #3
 80071d4:	4013      	ands	r3, r2
 80071d6:	d004      	beq.n	80071e2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	0018      	movs	r0, r3
 80071dc:	f000 f9b2 	bl	8007544 <HAL_TIM_IC_CaptureCallback>
 80071e0:	e007      	b.n	80071f2 <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	0018      	movs	r0, r3
 80071e6:	f000 f9a5 	bl	8007534 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	0018      	movs	r0, r3
 80071ee:	f000 f9b1 	bl	8007554 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	2200      	movs	r2, #0
 80071f6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	691b      	ldr	r3, [r3, #16]
 80071fe:	2204      	movs	r2, #4
 8007200:	4013      	ands	r3, r2
 8007202:	2b04      	cmp	r3, #4
 8007204:	d125      	bne.n	8007252 <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	68db      	ldr	r3, [r3, #12]
 800720c:	2204      	movs	r2, #4
 800720e:	4013      	ands	r3, r2
 8007210:	2b04      	cmp	r3, #4
 8007212:	d11e      	bne.n	8007252 <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	2205      	movs	r2, #5
 800721a:	4252      	negs	r2, r2
 800721c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	2202      	movs	r2, #2
 8007222:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	699a      	ldr	r2, [r3, #24]
 800722a:	23c0      	movs	r3, #192	; 0xc0
 800722c:	009b      	lsls	r3, r3, #2
 800722e:	4013      	ands	r3, r2
 8007230:	d004      	beq.n	800723c <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	0018      	movs	r0, r3
 8007236:	f000 f985 	bl	8007544 <HAL_TIM_IC_CaptureCallback>
 800723a:	e007      	b.n	800724c <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	0018      	movs	r0, r3
 8007240:	f000 f978 	bl	8007534 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	0018      	movs	r0, r3
 8007248:	f000 f984 	bl	8007554 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	2200      	movs	r2, #0
 8007250:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	691b      	ldr	r3, [r3, #16]
 8007258:	2208      	movs	r2, #8
 800725a:	4013      	ands	r3, r2
 800725c:	2b08      	cmp	r3, #8
 800725e:	d124      	bne.n	80072aa <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	68db      	ldr	r3, [r3, #12]
 8007266:	2208      	movs	r2, #8
 8007268:	4013      	ands	r3, r2
 800726a:	2b08      	cmp	r3, #8
 800726c:	d11d      	bne.n	80072aa <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	2209      	movs	r2, #9
 8007274:	4252      	negs	r2, r2
 8007276:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	2204      	movs	r2, #4
 800727c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	69db      	ldr	r3, [r3, #28]
 8007284:	2203      	movs	r2, #3
 8007286:	4013      	ands	r3, r2
 8007288:	d004      	beq.n	8007294 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	0018      	movs	r0, r3
 800728e:	f000 f959 	bl	8007544 <HAL_TIM_IC_CaptureCallback>
 8007292:	e007      	b.n	80072a4 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	0018      	movs	r0, r3
 8007298:	f000 f94c 	bl	8007534 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	0018      	movs	r0, r3
 80072a0:	f000 f958 	bl	8007554 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	2200      	movs	r2, #0
 80072a8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	691b      	ldr	r3, [r3, #16]
 80072b0:	2210      	movs	r2, #16
 80072b2:	4013      	ands	r3, r2
 80072b4:	2b10      	cmp	r3, #16
 80072b6:	d125      	bne.n	8007304 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	68db      	ldr	r3, [r3, #12]
 80072be:	2210      	movs	r2, #16
 80072c0:	4013      	ands	r3, r2
 80072c2:	2b10      	cmp	r3, #16
 80072c4:	d11e      	bne.n	8007304 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	2211      	movs	r2, #17
 80072cc:	4252      	negs	r2, r2
 80072ce:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	2208      	movs	r2, #8
 80072d4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	69da      	ldr	r2, [r3, #28]
 80072dc:	23c0      	movs	r3, #192	; 0xc0
 80072de:	009b      	lsls	r3, r3, #2
 80072e0:	4013      	ands	r3, r2
 80072e2:	d004      	beq.n	80072ee <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	0018      	movs	r0, r3
 80072e8:	f000 f92c 	bl	8007544 <HAL_TIM_IC_CaptureCallback>
 80072ec:	e007      	b.n	80072fe <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	0018      	movs	r0, r3
 80072f2:	f000 f91f 	bl	8007534 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	0018      	movs	r0, r3
 80072fa:	f000 f92b 	bl	8007554 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	2200      	movs	r2, #0
 8007302:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	691b      	ldr	r3, [r3, #16]
 800730a:	2201      	movs	r2, #1
 800730c:	4013      	ands	r3, r2
 800730e:	2b01      	cmp	r3, #1
 8007310:	d10f      	bne.n	8007332 <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	68db      	ldr	r3, [r3, #12]
 8007318:	2201      	movs	r2, #1
 800731a:	4013      	ands	r3, r2
 800731c:	2b01      	cmp	r3, #1
 800731e:	d108      	bne.n	8007332 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	2202      	movs	r2, #2
 8007326:	4252      	negs	r2, r2
 8007328:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	0018      	movs	r0, r3
 800732e:	f7fc fbed 	bl	8003b0c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	691b      	ldr	r3, [r3, #16]
 8007338:	2280      	movs	r2, #128	; 0x80
 800733a:	4013      	ands	r3, r2
 800733c:	2b80      	cmp	r3, #128	; 0x80
 800733e:	d10f      	bne.n	8007360 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	68db      	ldr	r3, [r3, #12]
 8007346:	2280      	movs	r2, #128	; 0x80
 8007348:	4013      	ands	r3, r2
 800734a:	2b80      	cmp	r3, #128	; 0x80
 800734c:	d108      	bne.n	8007360 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	2281      	movs	r2, #129	; 0x81
 8007354:	4252      	negs	r2, r2
 8007356:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	0018      	movs	r0, r3
 800735c:	f000 fc00 	bl	8007b60 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	691b      	ldr	r3, [r3, #16]
 8007366:	2240      	movs	r2, #64	; 0x40
 8007368:	4013      	ands	r3, r2
 800736a:	2b40      	cmp	r3, #64	; 0x40
 800736c:	d10f      	bne.n	800738e <HAL_TIM_IRQHandler+0x1f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	68db      	ldr	r3, [r3, #12]
 8007374:	2240      	movs	r2, #64	; 0x40
 8007376:	4013      	ands	r3, r2
 8007378:	2b40      	cmp	r3, #64	; 0x40
 800737a:	d108      	bne.n	800738e <HAL_TIM_IRQHandler+0x1f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	2241      	movs	r2, #65	; 0x41
 8007382:	4252      	negs	r2, r2
 8007384:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	0018      	movs	r0, r3
 800738a:	f000 f8eb 	bl	8007564 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	691b      	ldr	r3, [r3, #16]
 8007394:	2220      	movs	r2, #32
 8007396:	4013      	ands	r3, r2
 8007398:	2b20      	cmp	r3, #32
 800739a:	d10f      	bne.n	80073bc <HAL_TIM_IRQHandler+0x224>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	68db      	ldr	r3, [r3, #12]
 80073a2:	2220      	movs	r2, #32
 80073a4:	4013      	ands	r3, r2
 80073a6:	2b20      	cmp	r3, #32
 80073a8:	d108      	bne.n	80073bc <HAL_TIM_IRQHandler+0x224>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	2221      	movs	r2, #33	; 0x21
 80073b0:	4252      	negs	r2, r2
 80073b2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	0018      	movs	r0, r3
 80073b8:	f000 fbca 	bl	8007b50 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80073bc:	46c0      	nop			; (mov r8, r8)
 80073be:	46bd      	mov	sp, r7
 80073c0:	b002      	add	sp, #8
 80073c2:	bd80      	pop	{r7, pc}

080073c4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80073c4:	b580      	push	{r7, lr}
 80073c6:	b084      	sub	sp, #16
 80073c8:	af00      	add	r7, sp, #0
 80073ca:	60f8      	str	r0, [r7, #12]
 80073cc:	60b9      	str	r1, [r7, #8]
 80073ce:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	223c      	movs	r2, #60	; 0x3c
 80073d4:	5c9b      	ldrb	r3, [r3, r2]
 80073d6:	2b01      	cmp	r3, #1
 80073d8:	d101      	bne.n	80073de <HAL_TIM_PWM_ConfigChannel+0x1a>
 80073da:	2302      	movs	r3, #2
 80073dc:	e0a4      	b.n	8007528 <HAL_TIM_PWM_ConfigChannel+0x164>
 80073de:	68fb      	ldr	r3, [r7, #12]
 80073e0:	223c      	movs	r2, #60	; 0x3c
 80073e2:	2101      	movs	r1, #1
 80073e4:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	223d      	movs	r2, #61	; 0x3d
 80073ea:	2102      	movs	r1, #2
 80073ec:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	2b04      	cmp	r3, #4
 80073f2:	d029      	beq.n	8007448 <HAL_TIM_PWM_ConfigChannel+0x84>
 80073f4:	d802      	bhi.n	80073fc <HAL_TIM_PWM_ConfigChannel+0x38>
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	d005      	beq.n	8007406 <HAL_TIM_PWM_ConfigChannel+0x42>
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
      break;
    }

    default:
      break;
 80073fa:	e08c      	b.n	8007516 <HAL_TIM_PWM_ConfigChannel+0x152>
  switch (Channel)
 80073fc:	2b08      	cmp	r3, #8
 80073fe:	d046      	beq.n	800748e <HAL_TIM_PWM_ConfigChannel+0xca>
 8007400:	2b0c      	cmp	r3, #12
 8007402:	d065      	beq.n	80074d0 <HAL_TIM_PWM_ConfigChannel+0x10c>
      break;
 8007404:	e087      	b.n	8007516 <HAL_TIM_PWM_ConfigChannel+0x152>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007406:	68fb      	ldr	r3, [r7, #12]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	68ba      	ldr	r2, [r7, #8]
 800740c:	0011      	movs	r1, r2
 800740e:	0018      	movs	r0, r3
 8007410:	f000 f926 	bl	8007660 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	699a      	ldr	r2, [r3, #24]
 800741a:	68fb      	ldr	r3, [r7, #12]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	2108      	movs	r1, #8
 8007420:	430a      	orrs	r2, r1
 8007422:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	699a      	ldr	r2, [r3, #24]
 800742a:	68fb      	ldr	r3, [r7, #12]
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	2104      	movs	r1, #4
 8007430:	438a      	bics	r2, r1
 8007432:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	6999      	ldr	r1, [r3, #24]
 800743a:	68bb      	ldr	r3, [r7, #8]
 800743c:	691a      	ldr	r2, [r3, #16]
 800743e:	68fb      	ldr	r3, [r7, #12]
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	430a      	orrs	r2, r1
 8007444:	619a      	str	r2, [r3, #24]
      break;
 8007446:	e066      	b.n	8007516 <HAL_TIM_PWM_ConfigChannel+0x152>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	68ba      	ldr	r2, [r7, #8]
 800744e:	0011      	movs	r1, r2
 8007450:	0018      	movs	r0, r3
 8007452:	f000 f98d 	bl	8007770 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007456:	68fb      	ldr	r3, [r7, #12]
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	699a      	ldr	r2, [r3, #24]
 800745c:	68fb      	ldr	r3, [r7, #12]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	2180      	movs	r1, #128	; 0x80
 8007462:	0109      	lsls	r1, r1, #4
 8007464:	430a      	orrs	r2, r1
 8007466:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007468:	68fb      	ldr	r3, [r7, #12]
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	699a      	ldr	r2, [r3, #24]
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	492f      	ldr	r1, [pc, #188]	; (8007530 <HAL_TIM_PWM_ConfigChannel+0x16c>)
 8007474:	400a      	ands	r2, r1
 8007476:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	6999      	ldr	r1, [r3, #24]
 800747e:	68bb      	ldr	r3, [r7, #8]
 8007480:	691b      	ldr	r3, [r3, #16]
 8007482:	021a      	lsls	r2, r3, #8
 8007484:	68fb      	ldr	r3, [r7, #12]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	430a      	orrs	r2, r1
 800748a:	619a      	str	r2, [r3, #24]
      break;
 800748c:	e043      	b.n	8007516 <HAL_TIM_PWM_ConfigChannel+0x152>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	68ba      	ldr	r2, [r7, #8]
 8007494:	0011      	movs	r1, r2
 8007496:	0018      	movs	r0, r3
 8007498:	f000 f9ee 	bl	8007878 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	69da      	ldr	r2, [r3, #28]
 80074a2:	68fb      	ldr	r3, [r7, #12]
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	2108      	movs	r1, #8
 80074a8:	430a      	orrs	r2, r1
 80074aa:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	69da      	ldr	r2, [r3, #28]
 80074b2:	68fb      	ldr	r3, [r7, #12]
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	2104      	movs	r1, #4
 80074b8:	438a      	bics	r2, r1
 80074ba:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	69d9      	ldr	r1, [r3, #28]
 80074c2:	68bb      	ldr	r3, [r7, #8]
 80074c4:	691a      	ldr	r2, [r3, #16]
 80074c6:	68fb      	ldr	r3, [r7, #12]
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	430a      	orrs	r2, r1
 80074cc:	61da      	str	r2, [r3, #28]
      break;
 80074ce:	e022      	b.n	8007516 <HAL_TIM_PWM_ConfigChannel+0x152>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	68ba      	ldr	r2, [r7, #8]
 80074d6:	0011      	movs	r1, r2
 80074d8:	0018      	movs	r0, r3
 80074da:	f000 fa53 	bl	8007984 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80074de:	68fb      	ldr	r3, [r7, #12]
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	69da      	ldr	r2, [r3, #28]
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	2180      	movs	r1, #128	; 0x80
 80074ea:	0109      	lsls	r1, r1, #4
 80074ec:	430a      	orrs	r2, r1
 80074ee:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	69da      	ldr	r2, [r3, #28]
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	490d      	ldr	r1, [pc, #52]	; (8007530 <HAL_TIM_PWM_ConfigChannel+0x16c>)
 80074fc:	400a      	ands	r2, r1
 80074fe:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	69d9      	ldr	r1, [r3, #28]
 8007506:	68bb      	ldr	r3, [r7, #8]
 8007508:	691b      	ldr	r3, [r3, #16]
 800750a:	021a      	lsls	r2, r3, #8
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	430a      	orrs	r2, r1
 8007512:	61da      	str	r2, [r3, #28]
      break;
 8007514:	46c0      	nop			; (mov r8, r8)
  }

  htim->State = HAL_TIM_STATE_READY;
 8007516:	68fb      	ldr	r3, [r7, #12]
 8007518:	223d      	movs	r2, #61	; 0x3d
 800751a:	2101      	movs	r1, #1
 800751c:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800751e:	68fb      	ldr	r3, [r7, #12]
 8007520:	223c      	movs	r2, #60	; 0x3c
 8007522:	2100      	movs	r1, #0
 8007524:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007526:	2300      	movs	r3, #0
}
 8007528:	0018      	movs	r0, r3
 800752a:	46bd      	mov	sp, r7
 800752c:	b004      	add	sp, #16
 800752e:	bd80      	pop	{r7, pc}
 8007530:	fffffbff 	.word	0xfffffbff

08007534 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007534:	b580      	push	{r7, lr}
 8007536:	b082      	sub	sp, #8
 8007538:	af00      	add	r7, sp, #0
 800753a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800753c:	46c0      	nop			; (mov r8, r8)
 800753e:	46bd      	mov	sp, r7
 8007540:	b002      	add	sp, #8
 8007542:	bd80      	pop	{r7, pc}

08007544 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007544:	b580      	push	{r7, lr}
 8007546:	b082      	sub	sp, #8
 8007548:	af00      	add	r7, sp, #0
 800754a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800754c:	46c0      	nop			; (mov r8, r8)
 800754e:	46bd      	mov	sp, r7
 8007550:	b002      	add	sp, #8
 8007552:	bd80      	pop	{r7, pc}

08007554 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007554:	b580      	push	{r7, lr}
 8007556:	b082      	sub	sp, #8
 8007558:	af00      	add	r7, sp, #0
 800755a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800755c:	46c0      	nop			; (mov r8, r8)
 800755e:	46bd      	mov	sp, r7
 8007560:	b002      	add	sp, #8
 8007562:	bd80      	pop	{r7, pc}

08007564 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007564:	b580      	push	{r7, lr}
 8007566:	b082      	sub	sp, #8
 8007568:	af00      	add	r7, sp, #0
 800756a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800756c:	46c0      	nop			; (mov r8, r8)
 800756e:	46bd      	mov	sp, r7
 8007570:	b002      	add	sp, #8
 8007572:	bd80      	pop	{r7, pc}

08007574 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007574:	b580      	push	{r7, lr}
 8007576:	b084      	sub	sp, #16
 8007578:	af00      	add	r7, sp, #0
 800757a:	6078      	str	r0, [r7, #4]
 800757c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	4a2f      	ldr	r2, [pc, #188]	; (8007644 <TIM_Base_SetConfig+0xd0>)
 8007588:	4293      	cmp	r3, r2
 800758a:	d003      	beq.n	8007594 <TIM_Base_SetConfig+0x20>
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	4a2e      	ldr	r2, [pc, #184]	; (8007648 <TIM_Base_SetConfig+0xd4>)
 8007590:	4293      	cmp	r3, r2
 8007592:	d108      	bne.n	80075a6 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007594:	68fb      	ldr	r3, [r7, #12]
 8007596:	2270      	movs	r2, #112	; 0x70
 8007598:	4393      	bics	r3, r2
 800759a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800759c:	683b      	ldr	r3, [r7, #0]
 800759e:	685b      	ldr	r3, [r3, #4]
 80075a0:	68fa      	ldr	r2, [r7, #12]
 80075a2:	4313      	orrs	r3, r2
 80075a4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	4a26      	ldr	r2, [pc, #152]	; (8007644 <TIM_Base_SetConfig+0xd0>)
 80075aa:	4293      	cmp	r3, r2
 80075ac:	d013      	beq.n	80075d6 <TIM_Base_SetConfig+0x62>
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	4a25      	ldr	r2, [pc, #148]	; (8007648 <TIM_Base_SetConfig+0xd4>)
 80075b2:	4293      	cmp	r3, r2
 80075b4:	d00f      	beq.n	80075d6 <TIM_Base_SetConfig+0x62>
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	4a24      	ldr	r2, [pc, #144]	; (800764c <TIM_Base_SetConfig+0xd8>)
 80075ba:	4293      	cmp	r3, r2
 80075bc:	d00b      	beq.n	80075d6 <TIM_Base_SetConfig+0x62>
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	4a23      	ldr	r2, [pc, #140]	; (8007650 <TIM_Base_SetConfig+0xdc>)
 80075c2:	4293      	cmp	r3, r2
 80075c4:	d007      	beq.n	80075d6 <TIM_Base_SetConfig+0x62>
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	4a22      	ldr	r2, [pc, #136]	; (8007654 <TIM_Base_SetConfig+0xe0>)
 80075ca:	4293      	cmp	r3, r2
 80075cc:	d003      	beq.n	80075d6 <TIM_Base_SetConfig+0x62>
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	4a21      	ldr	r2, [pc, #132]	; (8007658 <TIM_Base_SetConfig+0xe4>)
 80075d2:	4293      	cmp	r3, r2
 80075d4:	d108      	bne.n	80075e8 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80075d6:	68fb      	ldr	r3, [r7, #12]
 80075d8:	4a20      	ldr	r2, [pc, #128]	; (800765c <TIM_Base_SetConfig+0xe8>)
 80075da:	4013      	ands	r3, r2
 80075dc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80075de:	683b      	ldr	r3, [r7, #0]
 80075e0:	68db      	ldr	r3, [r3, #12]
 80075e2:	68fa      	ldr	r2, [r7, #12]
 80075e4:	4313      	orrs	r3, r2
 80075e6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	2280      	movs	r2, #128	; 0x80
 80075ec:	4393      	bics	r3, r2
 80075ee:	001a      	movs	r2, r3
 80075f0:	683b      	ldr	r3, [r7, #0]
 80075f2:	695b      	ldr	r3, [r3, #20]
 80075f4:	4313      	orrs	r3, r2
 80075f6:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	68fa      	ldr	r2, [r7, #12]
 80075fc:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80075fe:	683b      	ldr	r3, [r7, #0]
 8007600:	689a      	ldr	r2, [r3, #8]
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007606:	683b      	ldr	r3, [r7, #0]
 8007608:	681a      	ldr	r2, [r3, #0]
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	4a0c      	ldr	r2, [pc, #48]	; (8007644 <TIM_Base_SetConfig+0xd0>)
 8007612:	4293      	cmp	r3, r2
 8007614:	d00b      	beq.n	800762e <TIM_Base_SetConfig+0xba>
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	4a0d      	ldr	r2, [pc, #52]	; (8007650 <TIM_Base_SetConfig+0xdc>)
 800761a:	4293      	cmp	r3, r2
 800761c:	d007      	beq.n	800762e <TIM_Base_SetConfig+0xba>
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	4a0c      	ldr	r2, [pc, #48]	; (8007654 <TIM_Base_SetConfig+0xe0>)
 8007622:	4293      	cmp	r3, r2
 8007624:	d003      	beq.n	800762e <TIM_Base_SetConfig+0xba>
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	4a0b      	ldr	r2, [pc, #44]	; (8007658 <TIM_Base_SetConfig+0xe4>)
 800762a:	4293      	cmp	r3, r2
 800762c:	d103      	bne.n	8007636 <TIM_Base_SetConfig+0xc2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800762e:	683b      	ldr	r3, [r7, #0]
 8007630:	691a      	ldr	r2, [r3, #16]
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	2201      	movs	r2, #1
 800763a:	615a      	str	r2, [r3, #20]
}
 800763c:	46c0      	nop			; (mov r8, r8)
 800763e:	46bd      	mov	sp, r7
 8007640:	b004      	add	sp, #16
 8007642:	bd80      	pop	{r7, pc}
 8007644:	40012c00 	.word	0x40012c00
 8007648:	40000400 	.word	0x40000400
 800764c:	40002000 	.word	0x40002000
 8007650:	40014000 	.word	0x40014000
 8007654:	40014400 	.word	0x40014400
 8007658:	40014800 	.word	0x40014800
 800765c:	fffffcff 	.word	0xfffffcff

08007660 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007660:	b580      	push	{r7, lr}
 8007662:	b086      	sub	sp, #24
 8007664:	af00      	add	r7, sp, #0
 8007666:	6078      	str	r0, [r7, #4]
 8007668:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	6a1b      	ldr	r3, [r3, #32]
 800766e:	2201      	movs	r2, #1
 8007670:	4393      	bics	r3, r2
 8007672:	001a      	movs	r2, r3
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	6a1b      	ldr	r3, [r3, #32]
 800767c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	685b      	ldr	r3, [r3, #4]
 8007682:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	699b      	ldr	r3, [r3, #24]
 8007688:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800768a:	68fb      	ldr	r3, [r7, #12]
 800768c:	2270      	movs	r2, #112	; 0x70
 800768e:	4393      	bics	r3, r2
 8007690:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007692:	68fb      	ldr	r3, [r7, #12]
 8007694:	2203      	movs	r2, #3
 8007696:	4393      	bics	r3, r2
 8007698:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800769a:	683b      	ldr	r3, [r7, #0]
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	68fa      	ldr	r2, [r7, #12]
 80076a0:	4313      	orrs	r3, r2
 80076a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80076a4:	697b      	ldr	r3, [r7, #20]
 80076a6:	2202      	movs	r2, #2
 80076a8:	4393      	bics	r3, r2
 80076aa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80076ac:	683b      	ldr	r3, [r7, #0]
 80076ae:	689b      	ldr	r3, [r3, #8]
 80076b0:	697a      	ldr	r2, [r7, #20]
 80076b2:	4313      	orrs	r3, r2
 80076b4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	4a27      	ldr	r2, [pc, #156]	; (8007758 <TIM_OC1_SetConfig+0xf8>)
 80076ba:	4293      	cmp	r3, r2
 80076bc:	d00b      	beq.n	80076d6 <TIM_OC1_SetConfig+0x76>
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	4a26      	ldr	r2, [pc, #152]	; (800775c <TIM_OC1_SetConfig+0xfc>)
 80076c2:	4293      	cmp	r3, r2
 80076c4:	d007      	beq.n	80076d6 <TIM_OC1_SetConfig+0x76>
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	4a25      	ldr	r2, [pc, #148]	; (8007760 <TIM_OC1_SetConfig+0x100>)
 80076ca:	4293      	cmp	r3, r2
 80076cc:	d003      	beq.n	80076d6 <TIM_OC1_SetConfig+0x76>
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	4a24      	ldr	r2, [pc, #144]	; (8007764 <TIM_OC1_SetConfig+0x104>)
 80076d2:	4293      	cmp	r3, r2
 80076d4:	d10c      	bne.n	80076f0 <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80076d6:	697b      	ldr	r3, [r7, #20]
 80076d8:	2208      	movs	r2, #8
 80076da:	4393      	bics	r3, r2
 80076dc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80076de:	683b      	ldr	r3, [r7, #0]
 80076e0:	68db      	ldr	r3, [r3, #12]
 80076e2:	697a      	ldr	r2, [r7, #20]
 80076e4:	4313      	orrs	r3, r2
 80076e6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80076e8:	697b      	ldr	r3, [r7, #20]
 80076ea:	2204      	movs	r2, #4
 80076ec:	4393      	bics	r3, r2
 80076ee:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	4a19      	ldr	r2, [pc, #100]	; (8007758 <TIM_OC1_SetConfig+0xf8>)
 80076f4:	4293      	cmp	r3, r2
 80076f6:	d00b      	beq.n	8007710 <TIM_OC1_SetConfig+0xb0>
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	4a18      	ldr	r2, [pc, #96]	; (800775c <TIM_OC1_SetConfig+0xfc>)
 80076fc:	4293      	cmp	r3, r2
 80076fe:	d007      	beq.n	8007710 <TIM_OC1_SetConfig+0xb0>
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	4a17      	ldr	r2, [pc, #92]	; (8007760 <TIM_OC1_SetConfig+0x100>)
 8007704:	4293      	cmp	r3, r2
 8007706:	d003      	beq.n	8007710 <TIM_OC1_SetConfig+0xb0>
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	4a16      	ldr	r2, [pc, #88]	; (8007764 <TIM_OC1_SetConfig+0x104>)
 800770c:	4293      	cmp	r3, r2
 800770e:	d111      	bne.n	8007734 <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007710:	693b      	ldr	r3, [r7, #16]
 8007712:	4a15      	ldr	r2, [pc, #84]	; (8007768 <TIM_OC1_SetConfig+0x108>)
 8007714:	4013      	ands	r3, r2
 8007716:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007718:	693b      	ldr	r3, [r7, #16]
 800771a:	4a14      	ldr	r2, [pc, #80]	; (800776c <TIM_OC1_SetConfig+0x10c>)
 800771c:	4013      	ands	r3, r2
 800771e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007720:	683b      	ldr	r3, [r7, #0]
 8007722:	695b      	ldr	r3, [r3, #20]
 8007724:	693a      	ldr	r2, [r7, #16]
 8007726:	4313      	orrs	r3, r2
 8007728:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800772a:	683b      	ldr	r3, [r7, #0]
 800772c:	699b      	ldr	r3, [r3, #24]
 800772e:	693a      	ldr	r2, [r7, #16]
 8007730:	4313      	orrs	r3, r2
 8007732:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	693a      	ldr	r2, [r7, #16]
 8007738:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	68fa      	ldr	r2, [r7, #12]
 800773e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007740:	683b      	ldr	r3, [r7, #0]
 8007742:	685a      	ldr	r2, [r3, #4]
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	697a      	ldr	r2, [r7, #20]
 800774c:	621a      	str	r2, [r3, #32]
}
 800774e:	46c0      	nop			; (mov r8, r8)
 8007750:	46bd      	mov	sp, r7
 8007752:	b006      	add	sp, #24
 8007754:	bd80      	pop	{r7, pc}
 8007756:	46c0      	nop			; (mov r8, r8)
 8007758:	40012c00 	.word	0x40012c00
 800775c:	40014000 	.word	0x40014000
 8007760:	40014400 	.word	0x40014400
 8007764:	40014800 	.word	0x40014800
 8007768:	fffffeff 	.word	0xfffffeff
 800776c:	fffffdff 	.word	0xfffffdff

08007770 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007770:	b580      	push	{r7, lr}
 8007772:	b086      	sub	sp, #24
 8007774:	af00      	add	r7, sp, #0
 8007776:	6078      	str	r0, [r7, #4]
 8007778:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	6a1b      	ldr	r3, [r3, #32]
 800777e:	2210      	movs	r2, #16
 8007780:	4393      	bics	r3, r2
 8007782:	001a      	movs	r2, r3
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	6a1b      	ldr	r3, [r3, #32]
 800778c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	685b      	ldr	r3, [r3, #4]
 8007792:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	699b      	ldr	r3, [r3, #24]
 8007798:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800779a:	68fb      	ldr	r3, [r7, #12]
 800779c:	4a2e      	ldr	r2, [pc, #184]	; (8007858 <TIM_OC2_SetConfig+0xe8>)
 800779e:	4013      	ands	r3, r2
 80077a0:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80077a2:	68fb      	ldr	r3, [r7, #12]
 80077a4:	4a2d      	ldr	r2, [pc, #180]	; (800785c <TIM_OC2_SetConfig+0xec>)
 80077a6:	4013      	ands	r3, r2
 80077a8:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80077aa:	683b      	ldr	r3, [r7, #0]
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	021b      	lsls	r3, r3, #8
 80077b0:	68fa      	ldr	r2, [r7, #12]
 80077b2:	4313      	orrs	r3, r2
 80077b4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80077b6:	697b      	ldr	r3, [r7, #20]
 80077b8:	2220      	movs	r2, #32
 80077ba:	4393      	bics	r3, r2
 80077bc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80077be:	683b      	ldr	r3, [r7, #0]
 80077c0:	689b      	ldr	r3, [r3, #8]
 80077c2:	011b      	lsls	r3, r3, #4
 80077c4:	697a      	ldr	r2, [r7, #20]
 80077c6:	4313      	orrs	r3, r2
 80077c8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	4a24      	ldr	r2, [pc, #144]	; (8007860 <TIM_OC2_SetConfig+0xf0>)
 80077ce:	4293      	cmp	r3, r2
 80077d0:	d10d      	bne.n	80077ee <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80077d2:	697b      	ldr	r3, [r7, #20]
 80077d4:	2280      	movs	r2, #128	; 0x80
 80077d6:	4393      	bics	r3, r2
 80077d8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80077da:	683b      	ldr	r3, [r7, #0]
 80077dc:	68db      	ldr	r3, [r3, #12]
 80077de:	011b      	lsls	r3, r3, #4
 80077e0:	697a      	ldr	r2, [r7, #20]
 80077e2:	4313      	orrs	r3, r2
 80077e4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80077e6:	697b      	ldr	r3, [r7, #20]
 80077e8:	2240      	movs	r2, #64	; 0x40
 80077ea:	4393      	bics	r3, r2
 80077ec:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	4a1b      	ldr	r2, [pc, #108]	; (8007860 <TIM_OC2_SetConfig+0xf0>)
 80077f2:	4293      	cmp	r3, r2
 80077f4:	d00b      	beq.n	800780e <TIM_OC2_SetConfig+0x9e>
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	4a1a      	ldr	r2, [pc, #104]	; (8007864 <TIM_OC2_SetConfig+0xf4>)
 80077fa:	4293      	cmp	r3, r2
 80077fc:	d007      	beq.n	800780e <TIM_OC2_SetConfig+0x9e>
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	4a19      	ldr	r2, [pc, #100]	; (8007868 <TIM_OC2_SetConfig+0xf8>)
 8007802:	4293      	cmp	r3, r2
 8007804:	d003      	beq.n	800780e <TIM_OC2_SetConfig+0x9e>
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	4a18      	ldr	r2, [pc, #96]	; (800786c <TIM_OC2_SetConfig+0xfc>)
 800780a:	4293      	cmp	r3, r2
 800780c:	d113      	bne.n	8007836 <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800780e:	693b      	ldr	r3, [r7, #16]
 8007810:	4a17      	ldr	r2, [pc, #92]	; (8007870 <TIM_OC2_SetConfig+0x100>)
 8007812:	4013      	ands	r3, r2
 8007814:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007816:	693b      	ldr	r3, [r7, #16]
 8007818:	4a16      	ldr	r2, [pc, #88]	; (8007874 <TIM_OC2_SetConfig+0x104>)
 800781a:	4013      	ands	r3, r2
 800781c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800781e:	683b      	ldr	r3, [r7, #0]
 8007820:	695b      	ldr	r3, [r3, #20]
 8007822:	009b      	lsls	r3, r3, #2
 8007824:	693a      	ldr	r2, [r7, #16]
 8007826:	4313      	orrs	r3, r2
 8007828:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800782a:	683b      	ldr	r3, [r7, #0]
 800782c:	699b      	ldr	r3, [r3, #24]
 800782e:	009b      	lsls	r3, r3, #2
 8007830:	693a      	ldr	r2, [r7, #16]
 8007832:	4313      	orrs	r3, r2
 8007834:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	693a      	ldr	r2, [r7, #16]
 800783a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	68fa      	ldr	r2, [r7, #12]
 8007840:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007842:	683b      	ldr	r3, [r7, #0]
 8007844:	685a      	ldr	r2, [r3, #4]
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	697a      	ldr	r2, [r7, #20]
 800784e:	621a      	str	r2, [r3, #32]
}
 8007850:	46c0      	nop			; (mov r8, r8)
 8007852:	46bd      	mov	sp, r7
 8007854:	b006      	add	sp, #24
 8007856:	bd80      	pop	{r7, pc}
 8007858:	ffff8fff 	.word	0xffff8fff
 800785c:	fffffcff 	.word	0xfffffcff
 8007860:	40012c00 	.word	0x40012c00
 8007864:	40014000 	.word	0x40014000
 8007868:	40014400 	.word	0x40014400
 800786c:	40014800 	.word	0x40014800
 8007870:	fffffbff 	.word	0xfffffbff
 8007874:	fffff7ff 	.word	0xfffff7ff

08007878 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007878:	b580      	push	{r7, lr}
 800787a:	b086      	sub	sp, #24
 800787c:	af00      	add	r7, sp, #0
 800787e:	6078      	str	r0, [r7, #4]
 8007880:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	6a1b      	ldr	r3, [r3, #32]
 8007886:	4a35      	ldr	r2, [pc, #212]	; (800795c <TIM_OC3_SetConfig+0xe4>)
 8007888:	401a      	ands	r2, r3
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	6a1b      	ldr	r3, [r3, #32]
 8007892:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	685b      	ldr	r3, [r3, #4]
 8007898:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	69db      	ldr	r3, [r3, #28]
 800789e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80078a0:	68fb      	ldr	r3, [r7, #12]
 80078a2:	2270      	movs	r2, #112	; 0x70
 80078a4:	4393      	bics	r3, r2
 80078a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	2203      	movs	r2, #3
 80078ac:	4393      	bics	r3, r2
 80078ae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80078b0:	683b      	ldr	r3, [r7, #0]
 80078b2:	681b      	ldr	r3, [r3, #0]
 80078b4:	68fa      	ldr	r2, [r7, #12]
 80078b6:	4313      	orrs	r3, r2
 80078b8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80078ba:	697b      	ldr	r3, [r7, #20]
 80078bc:	4a28      	ldr	r2, [pc, #160]	; (8007960 <TIM_OC3_SetConfig+0xe8>)
 80078be:	4013      	ands	r3, r2
 80078c0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80078c2:	683b      	ldr	r3, [r7, #0]
 80078c4:	689b      	ldr	r3, [r3, #8]
 80078c6:	021b      	lsls	r3, r3, #8
 80078c8:	697a      	ldr	r2, [r7, #20]
 80078ca:	4313      	orrs	r3, r2
 80078cc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	4a24      	ldr	r2, [pc, #144]	; (8007964 <TIM_OC3_SetConfig+0xec>)
 80078d2:	4293      	cmp	r3, r2
 80078d4:	d10d      	bne.n	80078f2 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80078d6:	697b      	ldr	r3, [r7, #20]
 80078d8:	4a23      	ldr	r2, [pc, #140]	; (8007968 <TIM_OC3_SetConfig+0xf0>)
 80078da:	4013      	ands	r3, r2
 80078dc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80078de:	683b      	ldr	r3, [r7, #0]
 80078e0:	68db      	ldr	r3, [r3, #12]
 80078e2:	021b      	lsls	r3, r3, #8
 80078e4:	697a      	ldr	r2, [r7, #20]
 80078e6:	4313      	orrs	r3, r2
 80078e8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80078ea:	697b      	ldr	r3, [r7, #20]
 80078ec:	4a1f      	ldr	r2, [pc, #124]	; (800796c <TIM_OC3_SetConfig+0xf4>)
 80078ee:	4013      	ands	r3, r2
 80078f0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	4a1b      	ldr	r2, [pc, #108]	; (8007964 <TIM_OC3_SetConfig+0xec>)
 80078f6:	4293      	cmp	r3, r2
 80078f8:	d00b      	beq.n	8007912 <TIM_OC3_SetConfig+0x9a>
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	4a1c      	ldr	r2, [pc, #112]	; (8007970 <TIM_OC3_SetConfig+0xf8>)
 80078fe:	4293      	cmp	r3, r2
 8007900:	d007      	beq.n	8007912 <TIM_OC3_SetConfig+0x9a>
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	4a1b      	ldr	r2, [pc, #108]	; (8007974 <TIM_OC3_SetConfig+0xfc>)
 8007906:	4293      	cmp	r3, r2
 8007908:	d003      	beq.n	8007912 <TIM_OC3_SetConfig+0x9a>
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	4a1a      	ldr	r2, [pc, #104]	; (8007978 <TIM_OC3_SetConfig+0x100>)
 800790e:	4293      	cmp	r3, r2
 8007910:	d113      	bne.n	800793a <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007912:	693b      	ldr	r3, [r7, #16]
 8007914:	4a19      	ldr	r2, [pc, #100]	; (800797c <TIM_OC3_SetConfig+0x104>)
 8007916:	4013      	ands	r3, r2
 8007918:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800791a:	693b      	ldr	r3, [r7, #16]
 800791c:	4a18      	ldr	r2, [pc, #96]	; (8007980 <TIM_OC3_SetConfig+0x108>)
 800791e:	4013      	ands	r3, r2
 8007920:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007922:	683b      	ldr	r3, [r7, #0]
 8007924:	695b      	ldr	r3, [r3, #20]
 8007926:	011b      	lsls	r3, r3, #4
 8007928:	693a      	ldr	r2, [r7, #16]
 800792a:	4313      	orrs	r3, r2
 800792c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800792e:	683b      	ldr	r3, [r7, #0]
 8007930:	699b      	ldr	r3, [r3, #24]
 8007932:	011b      	lsls	r3, r3, #4
 8007934:	693a      	ldr	r2, [r7, #16]
 8007936:	4313      	orrs	r3, r2
 8007938:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	693a      	ldr	r2, [r7, #16]
 800793e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	68fa      	ldr	r2, [r7, #12]
 8007944:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007946:	683b      	ldr	r3, [r7, #0]
 8007948:	685a      	ldr	r2, [r3, #4]
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	697a      	ldr	r2, [r7, #20]
 8007952:	621a      	str	r2, [r3, #32]
}
 8007954:	46c0      	nop			; (mov r8, r8)
 8007956:	46bd      	mov	sp, r7
 8007958:	b006      	add	sp, #24
 800795a:	bd80      	pop	{r7, pc}
 800795c:	fffffeff 	.word	0xfffffeff
 8007960:	fffffdff 	.word	0xfffffdff
 8007964:	40012c00 	.word	0x40012c00
 8007968:	fffff7ff 	.word	0xfffff7ff
 800796c:	fffffbff 	.word	0xfffffbff
 8007970:	40014000 	.word	0x40014000
 8007974:	40014400 	.word	0x40014400
 8007978:	40014800 	.word	0x40014800
 800797c:	ffffefff 	.word	0xffffefff
 8007980:	ffffdfff 	.word	0xffffdfff

08007984 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007984:	b580      	push	{r7, lr}
 8007986:	b086      	sub	sp, #24
 8007988:	af00      	add	r7, sp, #0
 800798a:	6078      	str	r0, [r7, #4]
 800798c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	6a1b      	ldr	r3, [r3, #32]
 8007992:	4a28      	ldr	r2, [pc, #160]	; (8007a34 <TIM_OC4_SetConfig+0xb0>)
 8007994:	401a      	ands	r2, r3
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	6a1b      	ldr	r3, [r3, #32]
 800799e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	685b      	ldr	r3, [r3, #4]
 80079a4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	69db      	ldr	r3, [r3, #28]
 80079aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	4a22      	ldr	r2, [pc, #136]	; (8007a38 <TIM_OC4_SetConfig+0xb4>)
 80079b0:	4013      	ands	r3, r2
 80079b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80079b4:	68fb      	ldr	r3, [r7, #12]
 80079b6:	4a21      	ldr	r2, [pc, #132]	; (8007a3c <TIM_OC4_SetConfig+0xb8>)
 80079b8:	4013      	ands	r3, r2
 80079ba:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80079bc:	683b      	ldr	r3, [r7, #0]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	021b      	lsls	r3, r3, #8
 80079c2:	68fa      	ldr	r2, [r7, #12]
 80079c4:	4313      	orrs	r3, r2
 80079c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80079c8:	693b      	ldr	r3, [r7, #16]
 80079ca:	4a1d      	ldr	r2, [pc, #116]	; (8007a40 <TIM_OC4_SetConfig+0xbc>)
 80079cc:	4013      	ands	r3, r2
 80079ce:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80079d0:	683b      	ldr	r3, [r7, #0]
 80079d2:	689b      	ldr	r3, [r3, #8]
 80079d4:	031b      	lsls	r3, r3, #12
 80079d6:	693a      	ldr	r2, [r7, #16]
 80079d8:	4313      	orrs	r3, r2
 80079da:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	4a19      	ldr	r2, [pc, #100]	; (8007a44 <TIM_OC4_SetConfig+0xc0>)
 80079e0:	4293      	cmp	r3, r2
 80079e2:	d00b      	beq.n	80079fc <TIM_OC4_SetConfig+0x78>
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	4a18      	ldr	r2, [pc, #96]	; (8007a48 <TIM_OC4_SetConfig+0xc4>)
 80079e8:	4293      	cmp	r3, r2
 80079ea:	d007      	beq.n	80079fc <TIM_OC4_SetConfig+0x78>
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	4a17      	ldr	r2, [pc, #92]	; (8007a4c <TIM_OC4_SetConfig+0xc8>)
 80079f0:	4293      	cmp	r3, r2
 80079f2:	d003      	beq.n	80079fc <TIM_OC4_SetConfig+0x78>
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	4a16      	ldr	r2, [pc, #88]	; (8007a50 <TIM_OC4_SetConfig+0xcc>)
 80079f8:	4293      	cmp	r3, r2
 80079fa:	d109      	bne.n	8007a10 <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80079fc:	697b      	ldr	r3, [r7, #20]
 80079fe:	4a15      	ldr	r2, [pc, #84]	; (8007a54 <TIM_OC4_SetConfig+0xd0>)
 8007a00:	4013      	ands	r3, r2
 8007a02:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007a04:	683b      	ldr	r3, [r7, #0]
 8007a06:	695b      	ldr	r3, [r3, #20]
 8007a08:	019b      	lsls	r3, r3, #6
 8007a0a:	697a      	ldr	r2, [r7, #20]
 8007a0c:	4313      	orrs	r3, r2
 8007a0e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	697a      	ldr	r2, [r7, #20]
 8007a14:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	68fa      	ldr	r2, [r7, #12]
 8007a1a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007a1c:	683b      	ldr	r3, [r7, #0]
 8007a1e:	685a      	ldr	r2, [r3, #4]
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	693a      	ldr	r2, [r7, #16]
 8007a28:	621a      	str	r2, [r3, #32]
}
 8007a2a:	46c0      	nop			; (mov r8, r8)
 8007a2c:	46bd      	mov	sp, r7
 8007a2e:	b006      	add	sp, #24
 8007a30:	bd80      	pop	{r7, pc}
 8007a32:	46c0      	nop			; (mov r8, r8)
 8007a34:	ffffefff 	.word	0xffffefff
 8007a38:	ffff8fff 	.word	0xffff8fff
 8007a3c:	fffffcff 	.word	0xfffffcff
 8007a40:	ffffdfff 	.word	0xffffdfff
 8007a44:	40012c00 	.word	0x40012c00
 8007a48:	40014000 	.word	0x40014000
 8007a4c:	40014400 	.word	0x40014400
 8007a50:	40014800 	.word	0x40014800
 8007a54:	ffffbfff 	.word	0xffffbfff

08007a58 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007a58:	b580      	push	{r7, lr}
 8007a5a:	b086      	sub	sp, #24
 8007a5c:	af00      	add	r7, sp, #0
 8007a5e:	60f8      	str	r0, [r7, #12]
 8007a60:	60b9      	str	r1, [r7, #8]
 8007a62:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007a64:	68bb      	ldr	r3, [r7, #8]
 8007a66:	221f      	movs	r2, #31
 8007a68:	4013      	ands	r3, r2
 8007a6a:	2201      	movs	r2, #1
 8007a6c:	409a      	lsls	r2, r3
 8007a6e:	0013      	movs	r3, r2
 8007a70:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007a72:	68fb      	ldr	r3, [r7, #12]
 8007a74:	6a1b      	ldr	r3, [r3, #32]
 8007a76:	697a      	ldr	r2, [r7, #20]
 8007a78:	43d2      	mvns	r2, r2
 8007a7a:	401a      	ands	r2, r3
 8007a7c:	68fb      	ldr	r3, [r7, #12]
 8007a7e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007a80:	68fb      	ldr	r3, [r7, #12]
 8007a82:	6a1a      	ldr	r2, [r3, #32]
 8007a84:	68bb      	ldr	r3, [r7, #8]
 8007a86:	211f      	movs	r1, #31
 8007a88:	400b      	ands	r3, r1
 8007a8a:	6879      	ldr	r1, [r7, #4]
 8007a8c:	4099      	lsls	r1, r3
 8007a8e:	000b      	movs	r3, r1
 8007a90:	431a      	orrs	r2, r3
 8007a92:	68fb      	ldr	r3, [r7, #12]
 8007a94:	621a      	str	r2, [r3, #32]
}
 8007a96:	46c0      	nop			; (mov r8, r8)
 8007a98:	46bd      	mov	sp, r7
 8007a9a:	b006      	add	sp, #24
 8007a9c:	bd80      	pop	{r7, pc}
	...

08007aa0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007aa0:	b580      	push	{r7, lr}
 8007aa2:	b084      	sub	sp, #16
 8007aa4:	af00      	add	r7, sp, #0
 8007aa6:	6078      	str	r0, [r7, #4]
 8007aa8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	223c      	movs	r2, #60	; 0x3c
 8007aae:	5c9b      	ldrb	r3, [r3, r2]
 8007ab0:	2b01      	cmp	r3, #1
 8007ab2:	d101      	bne.n	8007ab8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007ab4:	2302      	movs	r3, #2
 8007ab6:	e041      	b.n	8007b3c <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	223c      	movs	r2, #60	; 0x3c
 8007abc:	2101      	movs	r1, #1
 8007abe:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	223d      	movs	r2, #61	; 0x3d
 8007ac4:	2102      	movs	r1, #2
 8007ac6:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	685b      	ldr	r3, [r3, #4]
 8007ace:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	689b      	ldr	r3, [r3, #8]
 8007ad6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007ad8:	68fb      	ldr	r3, [r7, #12]
 8007ada:	2270      	movs	r2, #112	; 0x70
 8007adc:	4393      	bics	r3, r2
 8007ade:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007ae0:	683b      	ldr	r3, [r7, #0]
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	68fa      	ldr	r2, [r7, #12]
 8007ae6:	4313      	orrs	r3, r2
 8007ae8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	68fa      	ldr	r2, [r7, #12]
 8007af0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	4a13      	ldr	r2, [pc, #76]	; (8007b44 <HAL_TIMEx_MasterConfigSynchronization+0xa4>)
 8007af8:	4293      	cmp	r3, r2
 8007afa:	d009      	beq.n	8007b10 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	4a11      	ldr	r2, [pc, #68]	; (8007b48 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8007b02:	4293      	cmp	r3, r2
 8007b04:	d004      	beq.n	8007b10 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	4a10      	ldr	r2, [pc, #64]	; (8007b4c <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8007b0c:	4293      	cmp	r3, r2
 8007b0e:	d10c      	bne.n	8007b2a <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007b10:	68bb      	ldr	r3, [r7, #8]
 8007b12:	2280      	movs	r2, #128	; 0x80
 8007b14:	4393      	bics	r3, r2
 8007b16:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007b18:	683b      	ldr	r3, [r7, #0]
 8007b1a:	685b      	ldr	r3, [r3, #4]
 8007b1c:	68ba      	ldr	r2, [r7, #8]
 8007b1e:	4313      	orrs	r3, r2
 8007b20:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	681b      	ldr	r3, [r3, #0]
 8007b26:	68ba      	ldr	r2, [r7, #8]
 8007b28:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	223d      	movs	r2, #61	; 0x3d
 8007b2e:	2101      	movs	r1, #1
 8007b30:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	223c      	movs	r2, #60	; 0x3c
 8007b36:	2100      	movs	r1, #0
 8007b38:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007b3a:	2300      	movs	r3, #0
}
 8007b3c:	0018      	movs	r0, r3
 8007b3e:	46bd      	mov	sp, r7
 8007b40:	b004      	add	sp, #16
 8007b42:	bd80      	pop	{r7, pc}
 8007b44:	40012c00 	.word	0x40012c00
 8007b48:	40000400 	.word	0x40000400
 8007b4c:	40014000 	.word	0x40014000

08007b50 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007b50:	b580      	push	{r7, lr}
 8007b52:	b082      	sub	sp, #8
 8007b54:	af00      	add	r7, sp, #0
 8007b56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007b58:	46c0      	nop			; (mov r8, r8)
 8007b5a:	46bd      	mov	sp, r7
 8007b5c:	b002      	add	sp, #8
 8007b5e:	bd80      	pop	{r7, pc}

08007b60 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007b60:	b580      	push	{r7, lr}
 8007b62:	b082      	sub	sp, #8
 8007b64:	af00      	add	r7, sp, #0
 8007b66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007b68:	46c0      	nop			; (mov r8, r8)
 8007b6a:	46bd      	mov	sp, r7
 8007b6c:	b002      	add	sp, #8
 8007b6e:	bd80      	pop	{r7, pc}

08007b70 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007b70:	b580      	push	{r7, lr}
 8007b72:	b082      	sub	sp, #8
 8007b74:	af00      	add	r7, sp, #0
 8007b76:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	2b00      	cmp	r3, #0
 8007b7c:	d101      	bne.n	8007b82 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007b7e:	2301      	movs	r3, #1
 8007b80:	e044      	b.n	8007c0c <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007b86:	2b00      	cmp	r3, #0
 8007b88:	d107      	bne.n	8007b9a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	2270      	movs	r2, #112	; 0x70
 8007b8e:	2100      	movs	r1, #0
 8007b90:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	0018      	movs	r0, r3
 8007b96:	f7fb feb7 	bl	8003908 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	2224      	movs	r2, #36	; 0x24
 8007b9e:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	681a      	ldr	r2, [r3, #0]
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	2101      	movs	r1, #1
 8007bac:	438a      	bics	r2, r1
 8007bae:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	0018      	movs	r0, r3
 8007bb4:	f000 fa10 	bl	8007fd8 <UART_SetConfig>
 8007bb8:	0003      	movs	r3, r0
 8007bba:	2b01      	cmp	r3, #1
 8007bbc:	d101      	bne.n	8007bc2 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8007bbe:	2301      	movs	r3, #1
 8007bc0:	e024      	b.n	8007c0c <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	d003      	beq.n	8007bd2 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	0018      	movs	r0, r3
 8007bce:	f000 fb89 	bl	80082e4 <UART_AdvFeatureConfig>
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	685a      	ldr	r2, [r3, #4]
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	490d      	ldr	r1, [pc, #52]	; (8007c14 <HAL_UART_Init+0xa4>)
 8007bde:	400a      	ands	r2, r1
 8007be0:	605a      	str	r2, [r3, #4]
#endif /* USART_CR3_IREN */
#else
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN));
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	689a      	ldr	r2, [r3, #8]
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	2108      	movs	r1, #8
 8007bee:	438a      	bics	r2, r1
 8007bf0:	609a      	str	r2, [r3, #8]
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	681a      	ldr	r2, [r3, #0]
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	2101      	movs	r1, #1
 8007bfe:	430a      	orrs	r2, r1
 8007c00:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	0018      	movs	r0, r3
 8007c06:	f000 fc21 	bl	800844c <UART_CheckIdleState>
 8007c0a:	0003      	movs	r3, r0
}
 8007c0c:	0018      	movs	r0, r3
 8007c0e:	46bd      	mov	sp, r7
 8007c10:	b002      	add	sp, #8
 8007c12:	bd80      	pop	{r7, pc}
 8007c14:	fffff7ff 	.word	0xfffff7ff

08007c18 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007c18:	b580      	push	{r7, lr}
 8007c1a:	b08a      	sub	sp, #40	; 0x28
 8007c1c:	af02      	add	r7, sp, #8
 8007c1e:	60f8      	str	r0, [r7, #12]
 8007c20:	60b9      	str	r1, [r7, #8]
 8007c22:	603b      	str	r3, [r7, #0]
 8007c24:	1dbb      	adds	r3, r7, #6
 8007c26:	801a      	strh	r2, [r3, #0]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007c28:	68fb      	ldr	r3, [r7, #12]
 8007c2a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007c2c:	2b20      	cmp	r3, #32
 8007c2e:	d000      	beq.n	8007c32 <HAL_UART_Transmit+0x1a>
 8007c30:	e095      	b.n	8007d5e <HAL_UART_Transmit+0x146>
  {
    if ((pData == NULL) || (Size == 0U))
 8007c32:	68bb      	ldr	r3, [r7, #8]
 8007c34:	2b00      	cmp	r3, #0
 8007c36:	d003      	beq.n	8007c40 <HAL_UART_Transmit+0x28>
 8007c38:	1dbb      	adds	r3, r7, #6
 8007c3a:	881b      	ldrh	r3, [r3, #0]
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	d101      	bne.n	8007c44 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8007c40:	2301      	movs	r3, #1
 8007c42:	e08d      	b.n	8007d60 <HAL_UART_Transmit+0x148>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	689a      	ldr	r2, [r3, #8]
 8007c48:	2380      	movs	r3, #128	; 0x80
 8007c4a:	015b      	lsls	r3, r3, #5
 8007c4c:	429a      	cmp	r2, r3
 8007c4e:	d109      	bne.n	8007c64 <HAL_UART_Transmit+0x4c>
 8007c50:	68fb      	ldr	r3, [r7, #12]
 8007c52:	691b      	ldr	r3, [r3, #16]
 8007c54:	2b00      	cmp	r3, #0
 8007c56:	d105      	bne.n	8007c64 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8007c58:	68bb      	ldr	r3, [r7, #8]
 8007c5a:	2201      	movs	r2, #1
 8007c5c:	4013      	ands	r3, r2
 8007c5e:	d001      	beq.n	8007c64 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8007c60:	2301      	movs	r3, #1
 8007c62:	e07d      	b.n	8007d60 <HAL_UART_Transmit+0x148>
      }
    }

    __HAL_LOCK(huart);
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	2270      	movs	r2, #112	; 0x70
 8007c68:	5c9b      	ldrb	r3, [r3, r2]
 8007c6a:	2b01      	cmp	r3, #1
 8007c6c:	d101      	bne.n	8007c72 <HAL_UART_Transmit+0x5a>
 8007c6e:	2302      	movs	r3, #2
 8007c70:	e076      	b.n	8007d60 <HAL_UART_Transmit+0x148>
 8007c72:	68fb      	ldr	r3, [r7, #12]
 8007c74:	2270      	movs	r2, #112	; 0x70
 8007c76:	2101      	movs	r1, #1
 8007c78:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007c7a:	68fb      	ldr	r3, [r7, #12]
 8007c7c:	2200      	movs	r2, #0
 8007c7e:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007c80:	68fb      	ldr	r3, [r7, #12]
 8007c82:	2221      	movs	r2, #33	; 0x21
 8007c84:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8007c86:	f7fc f869 	bl	8003d5c <HAL_GetTick>
 8007c8a:	0003      	movs	r3, r0
 8007c8c:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	1dba      	adds	r2, r7, #6
 8007c92:	2150      	movs	r1, #80	; 0x50
 8007c94:	8812      	ldrh	r2, [r2, #0]
 8007c96:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8007c98:	68fb      	ldr	r3, [r7, #12]
 8007c9a:	1dba      	adds	r2, r7, #6
 8007c9c:	2152      	movs	r1, #82	; 0x52
 8007c9e:	8812      	ldrh	r2, [r2, #0]
 8007ca0:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007ca2:	68fb      	ldr	r3, [r7, #12]
 8007ca4:	689a      	ldr	r2, [r3, #8]
 8007ca6:	2380      	movs	r3, #128	; 0x80
 8007ca8:	015b      	lsls	r3, r3, #5
 8007caa:	429a      	cmp	r2, r3
 8007cac:	d108      	bne.n	8007cc0 <HAL_UART_Transmit+0xa8>
 8007cae:	68fb      	ldr	r3, [r7, #12]
 8007cb0:	691b      	ldr	r3, [r3, #16]
 8007cb2:	2b00      	cmp	r3, #0
 8007cb4:	d104      	bne.n	8007cc0 <HAL_UART_Transmit+0xa8>
    {
      pdata8bits  = NULL;
 8007cb6:	2300      	movs	r3, #0
 8007cb8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8007cba:	68bb      	ldr	r3, [r7, #8]
 8007cbc:	61bb      	str	r3, [r7, #24]
 8007cbe:	e003      	b.n	8007cc8 <HAL_UART_Transmit+0xb0>
    }
    else
    {
      pdata8bits  = pData;
 8007cc0:	68bb      	ldr	r3, [r7, #8]
 8007cc2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007cc4:	2300      	movs	r3, #0
 8007cc6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007cc8:	e02d      	b.n	8007d26 <HAL_UART_Transmit+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007cca:	697a      	ldr	r2, [r7, #20]
 8007ccc:	68f8      	ldr	r0, [r7, #12]
 8007cce:	683b      	ldr	r3, [r7, #0]
 8007cd0:	9300      	str	r3, [sp, #0]
 8007cd2:	0013      	movs	r3, r2
 8007cd4:	2200      	movs	r2, #0
 8007cd6:	2180      	movs	r1, #128	; 0x80
 8007cd8:	f000 fbfe 	bl	80084d8 <UART_WaitOnFlagUntilTimeout>
 8007cdc:	1e03      	subs	r3, r0, #0
 8007cde:	d001      	beq.n	8007ce4 <HAL_UART_Transmit+0xcc>
      {
        return HAL_TIMEOUT;
 8007ce0:	2303      	movs	r3, #3
 8007ce2:	e03d      	b.n	8007d60 <HAL_UART_Transmit+0x148>
      }
      if (pdata8bits == NULL)
 8007ce4:	69fb      	ldr	r3, [r7, #28]
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	d10b      	bne.n	8007d02 <HAL_UART_Transmit+0xea>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007cea:	69bb      	ldr	r3, [r7, #24]
 8007cec:	881a      	ldrh	r2, [r3, #0]
 8007cee:	68fb      	ldr	r3, [r7, #12]
 8007cf0:	681b      	ldr	r3, [r3, #0]
 8007cf2:	05d2      	lsls	r2, r2, #23
 8007cf4:	0dd2      	lsrs	r2, r2, #23
 8007cf6:	b292      	uxth	r2, r2
 8007cf8:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8007cfa:	69bb      	ldr	r3, [r7, #24]
 8007cfc:	3302      	adds	r3, #2
 8007cfe:	61bb      	str	r3, [r7, #24]
 8007d00:	e008      	b.n	8007d14 <HAL_UART_Transmit+0xfc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007d02:	69fb      	ldr	r3, [r7, #28]
 8007d04:	781a      	ldrb	r2, [r3, #0]
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	b292      	uxth	r2, r2
 8007d0c:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8007d0e:	69fb      	ldr	r3, [r7, #28]
 8007d10:	3301      	adds	r3, #1
 8007d12:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	2252      	movs	r2, #82	; 0x52
 8007d18:	5a9b      	ldrh	r3, [r3, r2]
 8007d1a:	b29b      	uxth	r3, r3
 8007d1c:	3b01      	subs	r3, #1
 8007d1e:	b299      	uxth	r1, r3
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	2252      	movs	r2, #82	; 0x52
 8007d24:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8007d26:	68fb      	ldr	r3, [r7, #12]
 8007d28:	2252      	movs	r2, #82	; 0x52
 8007d2a:	5a9b      	ldrh	r3, [r3, r2]
 8007d2c:	b29b      	uxth	r3, r3
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	d1cb      	bne.n	8007cca <HAL_UART_Transmit+0xb2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007d32:	697a      	ldr	r2, [r7, #20]
 8007d34:	68f8      	ldr	r0, [r7, #12]
 8007d36:	683b      	ldr	r3, [r7, #0]
 8007d38:	9300      	str	r3, [sp, #0]
 8007d3a:	0013      	movs	r3, r2
 8007d3c:	2200      	movs	r2, #0
 8007d3e:	2140      	movs	r1, #64	; 0x40
 8007d40:	f000 fbca 	bl	80084d8 <UART_WaitOnFlagUntilTimeout>
 8007d44:	1e03      	subs	r3, r0, #0
 8007d46:	d001      	beq.n	8007d4c <HAL_UART_Transmit+0x134>
    {
      return HAL_TIMEOUT;
 8007d48:	2303      	movs	r3, #3
 8007d4a:	e009      	b.n	8007d60 <HAL_UART_Transmit+0x148>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007d4c:	68fb      	ldr	r3, [r7, #12]
 8007d4e:	2220      	movs	r2, #32
 8007d50:	675a      	str	r2, [r3, #116]	; 0x74

    __HAL_UNLOCK(huart);
 8007d52:	68fb      	ldr	r3, [r7, #12]
 8007d54:	2270      	movs	r2, #112	; 0x70
 8007d56:	2100      	movs	r1, #0
 8007d58:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8007d5a:	2300      	movs	r3, #0
 8007d5c:	e000      	b.n	8007d60 <HAL_UART_Transmit+0x148>
  }
  else
  {
    return HAL_BUSY;
 8007d5e:	2302      	movs	r3, #2
  }
}
 8007d60:	0018      	movs	r0, r3
 8007d62:	46bd      	mov	sp, r7
 8007d64:	b008      	add	sp, #32
 8007d66:	bd80      	pop	{r7, pc}

08007d68 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007d68:	b580      	push	{r7, lr}
 8007d6a:	b088      	sub	sp, #32
 8007d6c:	af00      	add	r7, sp, #0
 8007d6e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	69db      	ldr	r3, [r3, #28]
 8007d76:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	689b      	ldr	r3, [r3, #8]
 8007d86:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8007d88:	69fb      	ldr	r3, [r7, #28]
 8007d8a:	4a89      	ldr	r2, [pc, #548]	; (8007fb0 <HAL_UART_IRQHandler+0x248>)
 8007d8c:	4013      	ands	r3, r2
 8007d8e:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 8007d90:	693b      	ldr	r3, [r7, #16]
 8007d92:	2b00      	cmp	r3, #0
 8007d94:	d112      	bne.n	8007dbc <HAL_UART_IRQHandler+0x54>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8007d96:	69fb      	ldr	r3, [r7, #28]
 8007d98:	2220      	movs	r2, #32
 8007d9a:	4013      	ands	r3, r2
 8007d9c:	d00e      	beq.n	8007dbc <HAL_UART_IRQHandler+0x54>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8007d9e:	69bb      	ldr	r3, [r7, #24]
 8007da0:	2220      	movs	r2, #32
 8007da2:	4013      	ands	r3, r2
 8007da4:	d00a      	beq.n	8007dbc <HAL_UART_IRQHandler+0x54>
    {
      if (huart->RxISR != NULL)
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007daa:	2b00      	cmp	r3, #0
 8007dac:	d100      	bne.n	8007db0 <HAL_UART_IRQHandler+0x48>
 8007dae:	e0f7      	b.n	8007fa0 <HAL_UART_IRQHandler+0x238>
      {
        huart->RxISR(huart);
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007db4:	687a      	ldr	r2, [r7, #4]
 8007db6:	0010      	movs	r0, r2
 8007db8:	4798      	blx	r3
      }
      return;
 8007dba:	e0f1      	b.n	8007fa0 <HAL_UART_IRQHandler+0x238>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8007dbc:	693b      	ldr	r3, [r7, #16]
 8007dbe:	2b00      	cmp	r3, #0
 8007dc0:	d100      	bne.n	8007dc4 <HAL_UART_IRQHandler+0x5c>
 8007dc2:	e0cd      	b.n	8007f60 <HAL_UART_IRQHandler+0x1f8>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8007dc4:	697b      	ldr	r3, [r7, #20]
 8007dc6:	2201      	movs	r2, #1
 8007dc8:	4013      	ands	r3, r2
 8007dca:	d105      	bne.n	8007dd8 <HAL_UART_IRQHandler+0x70>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != 0U)))
 8007dcc:	69ba      	ldr	r2, [r7, #24]
 8007dce:	2390      	movs	r3, #144	; 0x90
 8007dd0:	005b      	lsls	r3, r3, #1
 8007dd2:	4013      	ands	r3, r2
 8007dd4:	d100      	bne.n	8007dd8 <HAL_UART_IRQHandler+0x70>
 8007dd6:	e0c3      	b.n	8007f60 <HAL_UART_IRQHandler+0x1f8>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007dd8:	69fb      	ldr	r3, [r7, #28]
 8007dda:	2201      	movs	r2, #1
 8007ddc:	4013      	ands	r3, r2
 8007dde:	d00e      	beq.n	8007dfe <HAL_UART_IRQHandler+0x96>
 8007de0:	69ba      	ldr	r2, [r7, #24]
 8007de2:	2380      	movs	r3, #128	; 0x80
 8007de4:	005b      	lsls	r3, r3, #1
 8007de6:	4013      	ands	r3, r2
 8007de8:	d009      	beq.n	8007dfe <HAL_UART_IRQHandler+0x96>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	2201      	movs	r2, #1
 8007df0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007df6:	2201      	movs	r2, #1
 8007df8:	431a      	orrs	r2, r3
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007dfe:	69fb      	ldr	r3, [r7, #28]
 8007e00:	2202      	movs	r2, #2
 8007e02:	4013      	ands	r3, r2
 8007e04:	d00d      	beq.n	8007e22 <HAL_UART_IRQHandler+0xba>
 8007e06:	697b      	ldr	r3, [r7, #20]
 8007e08:	2201      	movs	r2, #1
 8007e0a:	4013      	ands	r3, r2
 8007e0c:	d009      	beq.n	8007e22 <HAL_UART_IRQHandler+0xba>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	681b      	ldr	r3, [r3, #0]
 8007e12:	2202      	movs	r2, #2
 8007e14:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007e1a:	2204      	movs	r2, #4
 8007e1c:	431a      	orrs	r2, r3
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007e22:	69fb      	ldr	r3, [r7, #28]
 8007e24:	2204      	movs	r2, #4
 8007e26:	4013      	ands	r3, r2
 8007e28:	d00d      	beq.n	8007e46 <HAL_UART_IRQHandler+0xde>
 8007e2a:	697b      	ldr	r3, [r7, #20]
 8007e2c:	2201      	movs	r2, #1
 8007e2e:	4013      	ands	r3, r2
 8007e30:	d009      	beq.n	8007e46 <HAL_UART_IRQHandler+0xde>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	2204      	movs	r2, #4
 8007e38:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007e3e:	2202      	movs	r2, #2
 8007e40:	431a      	orrs	r2, r3
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8007e46:	69fb      	ldr	r3, [r7, #28]
 8007e48:	2208      	movs	r2, #8
 8007e4a:	4013      	ands	r3, r2
 8007e4c:	d011      	beq.n	8007e72 <HAL_UART_IRQHandler+0x10a>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8007e4e:	69bb      	ldr	r3, [r7, #24]
 8007e50:	2220      	movs	r2, #32
 8007e52:	4013      	ands	r3, r2
 8007e54:	d103      	bne.n	8007e5e <HAL_UART_IRQHandler+0xf6>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8007e56:	697b      	ldr	r3, [r7, #20]
 8007e58:	2201      	movs	r2, #1
 8007e5a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8007e5c:	d009      	beq.n	8007e72 <HAL_UART_IRQHandler+0x10a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	2208      	movs	r2, #8
 8007e64:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007e6a:	2208      	movs	r2, #8
 8007e6c:	431a      	orrs	r2, r3
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8007e72:	69fa      	ldr	r2, [r7, #28]
 8007e74:	2380      	movs	r3, #128	; 0x80
 8007e76:	011b      	lsls	r3, r3, #4
 8007e78:	4013      	ands	r3, r2
 8007e7a:	d00f      	beq.n	8007e9c <HAL_UART_IRQHandler+0x134>
 8007e7c:	69ba      	ldr	r2, [r7, #24]
 8007e7e:	2380      	movs	r3, #128	; 0x80
 8007e80:	04db      	lsls	r3, r3, #19
 8007e82:	4013      	ands	r3, r2
 8007e84:	d00a      	beq.n	8007e9c <HAL_UART_IRQHandler+0x134>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	2280      	movs	r2, #128	; 0x80
 8007e8c:	0112      	lsls	r2, r2, #4
 8007e8e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007e94:	2220      	movs	r2, #32
 8007e96:	431a      	orrs	r2, r3
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007ea0:	2b00      	cmp	r3, #0
 8007ea2:	d100      	bne.n	8007ea6 <HAL_UART_IRQHandler+0x13e>
 8007ea4:	e07e      	b.n	8007fa4 <HAL_UART_IRQHandler+0x23c>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8007ea6:	69fb      	ldr	r3, [r7, #28]
 8007ea8:	2220      	movs	r2, #32
 8007eaa:	4013      	ands	r3, r2
 8007eac:	d00c      	beq.n	8007ec8 <HAL_UART_IRQHandler+0x160>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8007eae:	69bb      	ldr	r3, [r7, #24]
 8007eb0:	2220      	movs	r2, #32
 8007eb2:	4013      	ands	r3, r2
 8007eb4:	d008      	beq.n	8007ec8 <HAL_UART_IRQHandler+0x160>
      {
        if (huart->RxISR != NULL)
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007eba:	2b00      	cmp	r3, #0
 8007ebc:	d004      	beq.n	8007ec8 <HAL_UART_IRQHandler+0x160>
        {
          huart->RxISR(huart);
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007ec2:	687a      	ldr	r2, [r7, #4]
 8007ec4:	0010      	movs	r0, r2
 8007ec6:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007ecc:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	689b      	ldr	r3, [r3, #8]
 8007ed4:	2240      	movs	r2, #64	; 0x40
 8007ed6:	4013      	ands	r3, r2
 8007ed8:	2b40      	cmp	r3, #64	; 0x40
 8007eda:	d003      	beq.n	8007ee4 <HAL_UART_IRQHandler+0x17c>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8007edc:	68fb      	ldr	r3, [r7, #12]
 8007ede:	2228      	movs	r2, #40	; 0x28
 8007ee0:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007ee2:	d033      	beq.n	8007f4c <HAL_UART_IRQHandler+0x1e4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	0018      	movs	r0, r3
 8007ee8:	f000 fb74 	bl	80085d4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	689b      	ldr	r3, [r3, #8]
 8007ef2:	2240      	movs	r2, #64	; 0x40
 8007ef4:	4013      	ands	r3, r2
 8007ef6:	2b40      	cmp	r3, #64	; 0x40
 8007ef8:	d123      	bne.n	8007f42 <HAL_UART_IRQHandler+0x1da>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	681b      	ldr	r3, [r3, #0]
 8007efe:	689a      	ldr	r2, [r3, #8]
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	2140      	movs	r1, #64	; 0x40
 8007f06:	438a      	bics	r2, r1
 8007f08:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007f0e:	2b00      	cmp	r3, #0
 8007f10:	d012      	beq.n	8007f38 <HAL_UART_IRQHandler+0x1d0>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007f16:	4a27      	ldr	r2, [pc, #156]	; (8007fb4 <HAL_UART_IRQHandler+0x24c>)
 8007f18:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007f1e:	0018      	movs	r0, r3
 8007f20:	f7fc fca4 	bl	800486c <HAL_DMA_Abort_IT>
 8007f24:	1e03      	subs	r3, r0, #0
 8007f26:	d019      	beq.n	8007f5c <HAL_UART_IRQHandler+0x1f4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007f2c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007f32:	0018      	movs	r0, r3
 8007f34:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007f36:	e011      	b.n	8007f5c <HAL_UART_IRQHandler+0x1f4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	0018      	movs	r0, r3
 8007f3c:	f000 f844 	bl	8007fc8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007f40:	e00c      	b.n	8007f5c <HAL_UART_IRQHandler+0x1f4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	0018      	movs	r0, r3
 8007f46:	f000 f83f 	bl	8007fc8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007f4a:	e007      	b.n	8007f5c <HAL_UART_IRQHandler+0x1f4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	0018      	movs	r0, r3
 8007f50:	f000 f83a 	bl	8007fc8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	2200      	movs	r2, #0
 8007f58:	67da      	str	r2, [r3, #124]	; 0x7c
      }
    }
    return;
 8007f5a:	e023      	b.n	8007fa4 <HAL_UART_IRQHandler+0x23c>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007f5c:	46c0      	nop			; (mov r8, r8)
    return;
 8007f5e:	e021      	b.n	8007fa4 <HAL_UART_IRQHandler+0x23c>
    return;
  }
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8007f60:	69fb      	ldr	r3, [r7, #28]
 8007f62:	2280      	movs	r2, #128	; 0x80
 8007f64:	4013      	ands	r3, r2
 8007f66:	d00d      	beq.n	8007f84 <HAL_UART_IRQHandler+0x21c>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8007f68:	69bb      	ldr	r3, [r7, #24]
 8007f6a:	2280      	movs	r2, #128	; 0x80
 8007f6c:	4013      	ands	r3, r2
 8007f6e:	d009      	beq.n	8007f84 <HAL_UART_IRQHandler+0x21c>
  {
    if (huart->TxISR != NULL)
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	d017      	beq.n	8007fa8 <HAL_UART_IRQHandler+0x240>
    {
      huart->TxISR(huart);
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007f7c:	687a      	ldr	r2, [r7, #4]
 8007f7e:	0010      	movs	r0, r2
 8007f80:	4798      	blx	r3
    }
    return;
 8007f82:	e011      	b.n	8007fa8 <HAL_UART_IRQHandler+0x240>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007f84:	69fb      	ldr	r3, [r7, #28]
 8007f86:	2240      	movs	r2, #64	; 0x40
 8007f88:	4013      	ands	r3, r2
 8007f8a:	d00e      	beq.n	8007faa <HAL_UART_IRQHandler+0x242>
 8007f8c:	69bb      	ldr	r3, [r7, #24]
 8007f8e:	2240      	movs	r2, #64	; 0x40
 8007f90:	4013      	ands	r3, r2
 8007f92:	d00a      	beq.n	8007faa <HAL_UART_IRQHandler+0x242>
  {
    UART_EndTransmit_IT(huart);
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	0018      	movs	r0, r3
 8007f98:	f000 fb53 	bl	8008642 <UART_EndTransmit_IT>
    return;
 8007f9c:	46c0      	nop			; (mov r8, r8)
 8007f9e:	e004      	b.n	8007faa <HAL_UART_IRQHandler+0x242>
      return;
 8007fa0:	46c0      	nop			; (mov r8, r8)
 8007fa2:	e002      	b.n	8007faa <HAL_UART_IRQHandler+0x242>
    return;
 8007fa4:	46c0      	nop			; (mov r8, r8)
 8007fa6:	e000      	b.n	8007faa <HAL_UART_IRQHandler+0x242>
    return;
 8007fa8:	46c0      	nop			; (mov r8, r8)
  }

}
 8007faa:	46bd      	mov	sp, r7
 8007fac:	b008      	add	sp, #32
 8007fae:	bd80      	pop	{r7, pc}
 8007fb0:	0000080f 	.word	0x0000080f
 8007fb4:	08008615 	.word	0x08008615

08007fb8 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007fb8:	b580      	push	{r7, lr}
 8007fba:	b082      	sub	sp, #8
 8007fbc:	af00      	add	r7, sp, #0
 8007fbe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8007fc0:	46c0      	nop			; (mov r8, r8)
 8007fc2:	46bd      	mov	sp, r7
 8007fc4:	b002      	add	sp, #8
 8007fc6:	bd80      	pop	{r7, pc}

08007fc8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007fc8:	b580      	push	{r7, lr}
 8007fca:	b082      	sub	sp, #8
 8007fcc:	af00      	add	r7, sp, #0
 8007fce:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007fd0:	46c0      	nop			; (mov r8, r8)
 8007fd2:	46bd      	mov	sp, r7
 8007fd4:	b002      	add	sp, #8
 8007fd6:	bd80      	pop	{r7, pc}

08007fd8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007fd8:	b580      	push	{r7, lr}
 8007fda:	b088      	sub	sp, #32
 8007fdc:	af00      	add	r7, sp, #0
 8007fde:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8007fe0:	2300      	movs	r3, #0
 8007fe2:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 8007fe4:	2317      	movs	r3, #23
 8007fe6:	18fb      	adds	r3, r7, r3
 8007fe8:	2200      	movs	r2, #0
 8007fea:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	689a      	ldr	r2, [r3, #8]
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	691b      	ldr	r3, [r3, #16]
 8007ff4:	431a      	orrs	r2, r3
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	695b      	ldr	r3, [r3, #20]
 8007ffa:	431a      	orrs	r2, r3
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	69db      	ldr	r3, [r3, #28]
 8008000:	4313      	orrs	r3, r2
 8008002:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	4aad      	ldr	r2, [pc, #692]	; (80082c0 <UART_SetConfig+0x2e8>)
 800800c:	4013      	ands	r3, r2
 800800e:	0019      	movs	r1, r3
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	693a      	ldr	r2, [r7, #16]
 8008016:	430a      	orrs	r2, r1
 8008018:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	681b      	ldr	r3, [r3, #0]
 800801e:	685b      	ldr	r3, [r3, #4]
 8008020:	4aa8      	ldr	r2, [pc, #672]	; (80082c4 <UART_SetConfig+0x2ec>)
 8008022:	4013      	ands	r3, r2
 8008024:	0019      	movs	r1, r3
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	68da      	ldr	r2, [r3, #12]
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	430a      	orrs	r2, r1
 8008030:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	699b      	ldr	r3, [r3, #24]
 8008036:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	6a1b      	ldr	r3, [r3, #32]
 800803c:	693a      	ldr	r2, [r7, #16]
 800803e:	4313      	orrs	r3, r2
 8008040:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	689b      	ldr	r3, [r3, #8]
 8008048:	4a9f      	ldr	r2, [pc, #636]	; (80082c8 <UART_SetConfig+0x2f0>)
 800804a:	4013      	ands	r3, r2
 800804c:	0019      	movs	r1, r3
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	693a      	ldr	r2, [r7, #16]
 8008054:	430a      	orrs	r2, r1
 8008056:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	681b      	ldr	r3, [r3, #0]
 800805c:	4a9b      	ldr	r2, [pc, #620]	; (80082cc <UART_SetConfig+0x2f4>)
 800805e:	4293      	cmp	r3, r2
 8008060:	d125      	bne.n	80080ae <UART_SetConfig+0xd6>
 8008062:	4b9b      	ldr	r3, [pc, #620]	; (80082d0 <UART_SetConfig+0x2f8>)
 8008064:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008066:	2203      	movs	r2, #3
 8008068:	4013      	ands	r3, r2
 800806a:	2b01      	cmp	r3, #1
 800806c:	d00f      	beq.n	800808e <UART_SetConfig+0xb6>
 800806e:	d304      	bcc.n	800807a <UART_SetConfig+0xa2>
 8008070:	2b02      	cmp	r3, #2
 8008072:	d011      	beq.n	8008098 <UART_SetConfig+0xc0>
 8008074:	2b03      	cmp	r3, #3
 8008076:	d005      	beq.n	8008084 <UART_SetConfig+0xac>
 8008078:	e013      	b.n	80080a2 <UART_SetConfig+0xca>
 800807a:	231f      	movs	r3, #31
 800807c:	18fb      	adds	r3, r7, r3
 800807e:	2200      	movs	r2, #0
 8008080:	701a      	strb	r2, [r3, #0]
 8008082:	e022      	b.n	80080ca <UART_SetConfig+0xf2>
 8008084:	231f      	movs	r3, #31
 8008086:	18fb      	adds	r3, r7, r3
 8008088:	2202      	movs	r2, #2
 800808a:	701a      	strb	r2, [r3, #0]
 800808c:	e01d      	b.n	80080ca <UART_SetConfig+0xf2>
 800808e:	231f      	movs	r3, #31
 8008090:	18fb      	adds	r3, r7, r3
 8008092:	2204      	movs	r2, #4
 8008094:	701a      	strb	r2, [r3, #0]
 8008096:	e018      	b.n	80080ca <UART_SetConfig+0xf2>
 8008098:	231f      	movs	r3, #31
 800809a:	18fb      	adds	r3, r7, r3
 800809c:	2208      	movs	r2, #8
 800809e:	701a      	strb	r2, [r3, #0]
 80080a0:	e013      	b.n	80080ca <UART_SetConfig+0xf2>
 80080a2:	231f      	movs	r3, #31
 80080a4:	18fb      	adds	r3, r7, r3
 80080a6:	2210      	movs	r2, #16
 80080a8:	701a      	strb	r2, [r3, #0]
 80080aa:	46c0      	nop			; (mov r8, r8)
 80080ac:	e00d      	b.n	80080ca <UART_SetConfig+0xf2>
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	4a88      	ldr	r2, [pc, #544]	; (80082d4 <UART_SetConfig+0x2fc>)
 80080b4:	4293      	cmp	r3, r2
 80080b6:	d104      	bne.n	80080c2 <UART_SetConfig+0xea>
 80080b8:	231f      	movs	r3, #31
 80080ba:	18fb      	adds	r3, r7, r3
 80080bc:	2200      	movs	r2, #0
 80080be:	701a      	strb	r2, [r3, #0]
 80080c0:	e003      	b.n	80080ca <UART_SetConfig+0xf2>
 80080c2:	231f      	movs	r3, #31
 80080c4:	18fb      	adds	r3, r7, r3
 80080c6:	2210      	movs	r2, #16
 80080c8:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	69da      	ldr	r2, [r3, #28]
 80080ce:	2380      	movs	r3, #128	; 0x80
 80080d0:	021b      	lsls	r3, r3, #8
 80080d2:	429a      	cmp	r2, r3
 80080d4:	d000      	beq.n	80080d8 <UART_SetConfig+0x100>
 80080d6:	e07d      	b.n	80081d4 <UART_SetConfig+0x1fc>
  {
    switch (clocksource)
 80080d8:	231f      	movs	r3, #31
 80080da:	18fb      	adds	r3, r7, r3
 80080dc:	781b      	ldrb	r3, [r3, #0]
 80080de:	2b02      	cmp	r3, #2
 80080e0:	d01c      	beq.n	800811c <UART_SetConfig+0x144>
 80080e2:	dc02      	bgt.n	80080ea <UART_SetConfig+0x112>
 80080e4:	2b00      	cmp	r3, #0
 80080e6:	d005      	beq.n	80080f4 <UART_SetConfig+0x11c>
 80080e8:	e04b      	b.n	8008182 <UART_SetConfig+0x1aa>
 80080ea:	2b04      	cmp	r3, #4
 80080ec:	d025      	beq.n	800813a <UART_SetConfig+0x162>
 80080ee:	2b08      	cmp	r3, #8
 80080f0:	d037      	beq.n	8008162 <UART_SetConfig+0x18a>
 80080f2:	e046      	b.n	8008182 <UART_SetConfig+0x1aa>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80080f4:	f7fd fb2e 	bl	8005754 <HAL_RCC_GetPCLK1Freq>
 80080f8:	0003      	movs	r3, r0
 80080fa:	60fb      	str	r3, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80080fc:	68fb      	ldr	r3, [r7, #12]
 80080fe:	005a      	lsls	r2, r3, #1
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	685b      	ldr	r3, [r3, #4]
 8008104:	085b      	lsrs	r3, r3, #1
 8008106:	18d2      	adds	r2, r2, r3
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	685b      	ldr	r3, [r3, #4]
 800810c:	0019      	movs	r1, r3
 800810e:	0010      	movs	r0, r2
 8008110:	f7f8 f80c 	bl	800012c <__udivsi3>
 8008114:	0003      	movs	r3, r0
 8008116:	b29b      	uxth	r3, r3
 8008118:	61bb      	str	r3, [r7, #24]
        break;
 800811a:	e037      	b.n	800818c <UART_SetConfig+0x1b4>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	685b      	ldr	r3, [r3, #4]
 8008120:	085b      	lsrs	r3, r3, #1
 8008122:	4a6d      	ldr	r2, [pc, #436]	; (80082d8 <UART_SetConfig+0x300>)
 8008124:	189a      	adds	r2, r3, r2
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	685b      	ldr	r3, [r3, #4]
 800812a:	0019      	movs	r1, r3
 800812c:	0010      	movs	r0, r2
 800812e:	f7f7 fffd 	bl	800012c <__udivsi3>
 8008132:	0003      	movs	r3, r0
 8008134:	b29b      	uxth	r3, r3
 8008136:	61bb      	str	r3, [r7, #24]
        break;
 8008138:	e028      	b.n	800818c <UART_SetConfig+0x1b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800813a:	f7fd fa9d 	bl	8005678 <HAL_RCC_GetSysClockFreq>
 800813e:	0003      	movs	r3, r0
 8008140:	60fb      	str	r3, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8008142:	68fb      	ldr	r3, [r7, #12]
 8008144:	005a      	lsls	r2, r3, #1
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	685b      	ldr	r3, [r3, #4]
 800814a:	085b      	lsrs	r3, r3, #1
 800814c:	18d2      	adds	r2, r2, r3
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	685b      	ldr	r3, [r3, #4]
 8008152:	0019      	movs	r1, r3
 8008154:	0010      	movs	r0, r2
 8008156:	f7f7 ffe9 	bl	800012c <__udivsi3>
 800815a:	0003      	movs	r3, r0
 800815c:	b29b      	uxth	r3, r3
 800815e:	61bb      	str	r3, [r7, #24]
        break;
 8008160:	e014      	b.n	800818c <UART_SetConfig+0x1b4>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	685b      	ldr	r3, [r3, #4]
 8008166:	085b      	lsrs	r3, r3, #1
 8008168:	2280      	movs	r2, #128	; 0x80
 800816a:	0252      	lsls	r2, r2, #9
 800816c:	189a      	adds	r2, r3, r2
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	685b      	ldr	r3, [r3, #4]
 8008172:	0019      	movs	r1, r3
 8008174:	0010      	movs	r0, r2
 8008176:	f7f7 ffd9 	bl	800012c <__udivsi3>
 800817a:	0003      	movs	r3, r0
 800817c:	b29b      	uxth	r3, r3
 800817e:	61bb      	str	r3, [r7, #24]
        break;
 8008180:	e004      	b.n	800818c <UART_SetConfig+0x1b4>
      default:
        ret = HAL_ERROR;
 8008182:	2317      	movs	r3, #23
 8008184:	18fb      	adds	r3, r7, r3
 8008186:	2201      	movs	r2, #1
 8008188:	701a      	strb	r2, [r3, #0]
        break;
 800818a:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800818c:	69bb      	ldr	r3, [r7, #24]
 800818e:	2b0f      	cmp	r3, #15
 8008190:	d91b      	bls.n	80081ca <UART_SetConfig+0x1f2>
 8008192:	69bb      	ldr	r3, [r7, #24]
 8008194:	4a51      	ldr	r2, [pc, #324]	; (80082dc <UART_SetConfig+0x304>)
 8008196:	4293      	cmp	r3, r2
 8008198:	d817      	bhi.n	80081ca <UART_SetConfig+0x1f2>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800819a:	69bb      	ldr	r3, [r7, #24]
 800819c:	b29a      	uxth	r2, r3
 800819e:	200a      	movs	r0, #10
 80081a0:	183b      	adds	r3, r7, r0
 80081a2:	210f      	movs	r1, #15
 80081a4:	438a      	bics	r2, r1
 80081a6:	801a      	strh	r2, [r3, #0]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80081a8:	69bb      	ldr	r3, [r7, #24]
 80081aa:	085b      	lsrs	r3, r3, #1
 80081ac:	b29b      	uxth	r3, r3
 80081ae:	2207      	movs	r2, #7
 80081b0:	4013      	ands	r3, r2
 80081b2:	b299      	uxth	r1, r3
 80081b4:	183b      	adds	r3, r7, r0
 80081b6:	183a      	adds	r2, r7, r0
 80081b8:	8812      	ldrh	r2, [r2, #0]
 80081ba:	430a      	orrs	r2, r1
 80081bc:	801a      	strh	r2, [r3, #0]
      huart->Instance->BRR = brrtemp;
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	183a      	adds	r2, r7, r0
 80081c4:	8812      	ldrh	r2, [r2, #0]
 80081c6:	60da      	str	r2, [r3, #12]
 80081c8:	e06c      	b.n	80082a4 <UART_SetConfig+0x2cc>
    }
    else
    {
      ret = HAL_ERROR;
 80081ca:	2317      	movs	r3, #23
 80081cc:	18fb      	adds	r3, r7, r3
 80081ce:	2201      	movs	r2, #1
 80081d0:	701a      	strb	r2, [r3, #0]
 80081d2:	e067      	b.n	80082a4 <UART_SetConfig+0x2cc>
    }
  }
  else
  {
    switch (clocksource)
 80081d4:	231f      	movs	r3, #31
 80081d6:	18fb      	adds	r3, r7, r3
 80081d8:	781b      	ldrb	r3, [r3, #0]
 80081da:	2b02      	cmp	r3, #2
 80081dc:	d01b      	beq.n	8008216 <UART_SetConfig+0x23e>
 80081de:	dc02      	bgt.n	80081e6 <UART_SetConfig+0x20e>
 80081e0:	2b00      	cmp	r3, #0
 80081e2:	d005      	beq.n	80081f0 <UART_SetConfig+0x218>
 80081e4:	e049      	b.n	800827a <UART_SetConfig+0x2a2>
 80081e6:	2b04      	cmp	r3, #4
 80081e8:	d024      	beq.n	8008234 <UART_SetConfig+0x25c>
 80081ea:	2b08      	cmp	r3, #8
 80081ec:	d035      	beq.n	800825a <UART_SetConfig+0x282>
 80081ee:	e044      	b.n	800827a <UART_SetConfig+0x2a2>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80081f0:	f7fd fab0 	bl	8005754 <HAL_RCC_GetPCLK1Freq>
 80081f4:	0003      	movs	r3, r0
 80081f6:	60fb      	str	r3, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	685b      	ldr	r3, [r3, #4]
 80081fc:	085a      	lsrs	r2, r3, #1
 80081fe:	68fb      	ldr	r3, [r7, #12]
 8008200:	18d2      	adds	r2, r2, r3
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	685b      	ldr	r3, [r3, #4]
 8008206:	0019      	movs	r1, r3
 8008208:	0010      	movs	r0, r2
 800820a:	f7f7 ff8f 	bl	800012c <__udivsi3>
 800820e:	0003      	movs	r3, r0
 8008210:	b29b      	uxth	r3, r3
 8008212:	61bb      	str	r3, [r7, #24]
        break;
 8008214:	e036      	b.n	8008284 <UART_SetConfig+0x2ac>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	685b      	ldr	r3, [r3, #4]
 800821a:	085b      	lsrs	r3, r3, #1
 800821c:	4a30      	ldr	r2, [pc, #192]	; (80082e0 <UART_SetConfig+0x308>)
 800821e:	189a      	adds	r2, r3, r2
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	685b      	ldr	r3, [r3, #4]
 8008224:	0019      	movs	r1, r3
 8008226:	0010      	movs	r0, r2
 8008228:	f7f7 ff80 	bl	800012c <__udivsi3>
 800822c:	0003      	movs	r3, r0
 800822e:	b29b      	uxth	r3, r3
 8008230:	61bb      	str	r3, [r7, #24]
        break;
 8008232:	e027      	b.n	8008284 <UART_SetConfig+0x2ac>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008234:	f7fd fa20 	bl	8005678 <HAL_RCC_GetSysClockFreq>
 8008238:	0003      	movs	r3, r0
 800823a:	60fb      	str	r3, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	685b      	ldr	r3, [r3, #4]
 8008240:	085a      	lsrs	r2, r3, #1
 8008242:	68fb      	ldr	r3, [r7, #12]
 8008244:	18d2      	adds	r2, r2, r3
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	685b      	ldr	r3, [r3, #4]
 800824a:	0019      	movs	r1, r3
 800824c:	0010      	movs	r0, r2
 800824e:	f7f7 ff6d 	bl	800012c <__udivsi3>
 8008252:	0003      	movs	r3, r0
 8008254:	b29b      	uxth	r3, r3
 8008256:	61bb      	str	r3, [r7, #24]
        break;
 8008258:	e014      	b.n	8008284 <UART_SetConfig+0x2ac>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	685b      	ldr	r3, [r3, #4]
 800825e:	085b      	lsrs	r3, r3, #1
 8008260:	2280      	movs	r2, #128	; 0x80
 8008262:	0212      	lsls	r2, r2, #8
 8008264:	189a      	adds	r2, r3, r2
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	685b      	ldr	r3, [r3, #4]
 800826a:	0019      	movs	r1, r3
 800826c:	0010      	movs	r0, r2
 800826e:	f7f7 ff5d 	bl	800012c <__udivsi3>
 8008272:	0003      	movs	r3, r0
 8008274:	b29b      	uxth	r3, r3
 8008276:	61bb      	str	r3, [r7, #24]
        break;
 8008278:	e004      	b.n	8008284 <UART_SetConfig+0x2ac>
      default:
        ret = HAL_ERROR;
 800827a:	2317      	movs	r3, #23
 800827c:	18fb      	adds	r3, r7, r3
 800827e:	2201      	movs	r2, #1
 8008280:	701a      	strb	r2, [r3, #0]
        break;
 8008282:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008284:	69bb      	ldr	r3, [r7, #24]
 8008286:	2b0f      	cmp	r3, #15
 8008288:	d908      	bls.n	800829c <UART_SetConfig+0x2c4>
 800828a:	69bb      	ldr	r3, [r7, #24]
 800828c:	4a13      	ldr	r2, [pc, #76]	; (80082dc <UART_SetConfig+0x304>)
 800828e:	4293      	cmp	r3, r2
 8008290:	d804      	bhi.n	800829c <UART_SetConfig+0x2c4>
    {
      huart->Instance->BRR = usartdiv;
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	69ba      	ldr	r2, [r7, #24]
 8008298:	60da      	str	r2, [r3, #12]
 800829a:	e003      	b.n	80082a4 <UART_SetConfig+0x2cc>
    }
    else
    {
      ret = HAL_ERROR;
 800829c:	2317      	movs	r3, #23
 800829e:	18fb      	adds	r3, r7, r3
 80082a0:	2201      	movs	r2, #1
 80082a2:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	2200      	movs	r2, #0
 80082a8:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	2200      	movs	r2, #0
 80082ae:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 80082b0:	2317      	movs	r3, #23
 80082b2:	18fb      	adds	r3, r7, r3
 80082b4:	781b      	ldrb	r3, [r3, #0]
}
 80082b6:	0018      	movs	r0, r3
 80082b8:	46bd      	mov	sp, r7
 80082ba:	b008      	add	sp, #32
 80082bc:	bd80      	pop	{r7, pc}
 80082be:	46c0      	nop			; (mov r8, r8)
 80082c0:	ffff69f3 	.word	0xffff69f3
 80082c4:	ffffcfff 	.word	0xffffcfff
 80082c8:	fffff4ff 	.word	0xfffff4ff
 80082cc:	40013800 	.word	0x40013800
 80082d0:	40021000 	.word	0x40021000
 80082d4:	40004400 	.word	0x40004400
 80082d8:	00f42400 	.word	0x00f42400
 80082dc:	0000ffff 	.word	0x0000ffff
 80082e0:	007a1200 	.word	0x007a1200

080082e4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80082e4:	b580      	push	{r7, lr}
 80082e6:	b082      	sub	sp, #8
 80082e8:	af00      	add	r7, sp, #0
 80082ea:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80082f0:	2201      	movs	r2, #1
 80082f2:	4013      	ands	r3, r2
 80082f4:	d00b      	beq.n	800830e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	685b      	ldr	r3, [r3, #4]
 80082fc:	4a4a      	ldr	r2, [pc, #296]	; (8008428 <UART_AdvFeatureConfig+0x144>)
 80082fe:	4013      	ands	r3, r2
 8008300:	0019      	movs	r1, r3
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	681b      	ldr	r3, [r3, #0]
 800830a:	430a      	orrs	r2, r1
 800830c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008312:	2202      	movs	r2, #2
 8008314:	4013      	ands	r3, r2
 8008316:	d00b      	beq.n	8008330 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	685b      	ldr	r3, [r3, #4]
 800831e:	4a43      	ldr	r2, [pc, #268]	; (800842c <UART_AdvFeatureConfig+0x148>)
 8008320:	4013      	ands	r3, r2
 8008322:	0019      	movs	r1, r3
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	430a      	orrs	r2, r1
 800832e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008334:	2204      	movs	r2, #4
 8008336:	4013      	ands	r3, r2
 8008338:	d00b      	beq.n	8008352 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	681b      	ldr	r3, [r3, #0]
 800833e:	685b      	ldr	r3, [r3, #4]
 8008340:	4a3b      	ldr	r2, [pc, #236]	; (8008430 <UART_AdvFeatureConfig+0x14c>)
 8008342:	4013      	ands	r3, r2
 8008344:	0019      	movs	r1, r3
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	681b      	ldr	r3, [r3, #0]
 800834e:	430a      	orrs	r2, r1
 8008350:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008356:	2208      	movs	r2, #8
 8008358:	4013      	ands	r3, r2
 800835a:	d00b      	beq.n	8008374 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	685b      	ldr	r3, [r3, #4]
 8008362:	4a34      	ldr	r2, [pc, #208]	; (8008434 <UART_AdvFeatureConfig+0x150>)
 8008364:	4013      	ands	r3, r2
 8008366:	0019      	movs	r1, r3
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	430a      	orrs	r2, r1
 8008372:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008378:	2210      	movs	r2, #16
 800837a:	4013      	ands	r3, r2
 800837c:	d00b      	beq.n	8008396 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	689b      	ldr	r3, [r3, #8]
 8008384:	4a2c      	ldr	r2, [pc, #176]	; (8008438 <UART_AdvFeatureConfig+0x154>)
 8008386:	4013      	ands	r3, r2
 8008388:	0019      	movs	r1, r3
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	430a      	orrs	r2, r1
 8008394:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800839a:	2220      	movs	r2, #32
 800839c:	4013      	ands	r3, r2
 800839e:	d00b      	beq.n	80083b8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	689b      	ldr	r3, [r3, #8]
 80083a6:	4a25      	ldr	r2, [pc, #148]	; (800843c <UART_AdvFeatureConfig+0x158>)
 80083a8:	4013      	ands	r3, r2
 80083aa:	0019      	movs	r1, r3
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	430a      	orrs	r2, r1
 80083b6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80083bc:	2240      	movs	r2, #64	; 0x40
 80083be:	4013      	ands	r3, r2
 80083c0:	d01d      	beq.n	80083fe <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	681b      	ldr	r3, [r3, #0]
 80083c6:	685b      	ldr	r3, [r3, #4]
 80083c8:	4a1d      	ldr	r2, [pc, #116]	; (8008440 <UART_AdvFeatureConfig+0x15c>)
 80083ca:	4013      	ands	r3, r2
 80083cc:	0019      	movs	r1, r3
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	681b      	ldr	r3, [r3, #0]
 80083d6:	430a      	orrs	r2, r1
 80083d8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80083de:	2380      	movs	r3, #128	; 0x80
 80083e0:	035b      	lsls	r3, r3, #13
 80083e2:	429a      	cmp	r2, r3
 80083e4:	d10b      	bne.n	80083fe <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	685b      	ldr	r3, [r3, #4]
 80083ec:	4a15      	ldr	r2, [pc, #84]	; (8008444 <UART_AdvFeatureConfig+0x160>)
 80083ee:	4013      	ands	r3, r2
 80083f0:	0019      	movs	r1, r3
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	430a      	orrs	r2, r1
 80083fc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008402:	2280      	movs	r2, #128	; 0x80
 8008404:	4013      	ands	r3, r2
 8008406:	d00b      	beq.n	8008420 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	685b      	ldr	r3, [r3, #4]
 800840e:	4a0e      	ldr	r2, [pc, #56]	; (8008448 <UART_AdvFeatureConfig+0x164>)
 8008410:	4013      	ands	r3, r2
 8008412:	0019      	movs	r1, r3
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	681b      	ldr	r3, [r3, #0]
 800841c:	430a      	orrs	r2, r1
 800841e:	605a      	str	r2, [r3, #4]
  }
}
 8008420:	46c0      	nop			; (mov r8, r8)
 8008422:	46bd      	mov	sp, r7
 8008424:	b002      	add	sp, #8
 8008426:	bd80      	pop	{r7, pc}
 8008428:	fffdffff 	.word	0xfffdffff
 800842c:	fffeffff 	.word	0xfffeffff
 8008430:	fffbffff 	.word	0xfffbffff
 8008434:	ffff7fff 	.word	0xffff7fff
 8008438:	ffffefff 	.word	0xffffefff
 800843c:	ffffdfff 	.word	0xffffdfff
 8008440:	ffefffff 	.word	0xffefffff
 8008444:	ff9fffff 	.word	0xff9fffff
 8008448:	fff7ffff 	.word	0xfff7ffff

0800844c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800844c:	b580      	push	{r7, lr}
 800844e:	b086      	sub	sp, #24
 8008450:	af02      	add	r7, sp, #8
 8008452:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	2200      	movs	r2, #0
 8008458:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 800845a:	f7fb fc7f 	bl	8003d5c <HAL_GetTick>
 800845e:	0003      	movs	r3, r0
 8008460:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	2208      	movs	r2, #8
 800846a:	4013      	ands	r3, r2
 800846c:	2b08      	cmp	r3, #8
 800846e:	d10d      	bne.n	800848c <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008470:	68fa      	ldr	r2, [r7, #12]
 8008472:	2380      	movs	r3, #128	; 0x80
 8008474:	0399      	lsls	r1, r3, #14
 8008476:	6878      	ldr	r0, [r7, #4]
 8008478:	4b16      	ldr	r3, [pc, #88]	; (80084d4 <UART_CheckIdleState+0x88>)
 800847a:	9300      	str	r3, [sp, #0]
 800847c:	0013      	movs	r3, r2
 800847e:	2200      	movs	r2, #0
 8008480:	f000 f82a 	bl	80084d8 <UART_WaitOnFlagUntilTimeout>
 8008484:	1e03      	subs	r3, r0, #0
 8008486:	d001      	beq.n	800848c <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008488:	2303      	movs	r3, #3
 800848a:	e01f      	b.n	80084cc <UART_CheckIdleState+0x80>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	681b      	ldr	r3, [r3, #0]
 8008492:	2204      	movs	r2, #4
 8008494:	4013      	ands	r3, r2
 8008496:	2b04      	cmp	r3, #4
 8008498:	d10d      	bne.n	80084b6 <UART_CheckIdleState+0x6a>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800849a:	68fa      	ldr	r2, [r7, #12]
 800849c:	2380      	movs	r3, #128	; 0x80
 800849e:	03d9      	lsls	r1, r3, #15
 80084a0:	6878      	ldr	r0, [r7, #4]
 80084a2:	4b0c      	ldr	r3, [pc, #48]	; (80084d4 <UART_CheckIdleState+0x88>)
 80084a4:	9300      	str	r3, [sp, #0]
 80084a6:	0013      	movs	r3, r2
 80084a8:	2200      	movs	r2, #0
 80084aa:	f000 f815 	bl	80084d8 <UART_WaitOnFlagUntilTimeout>
 80084ae:	1e03      	subs	r3, r0, #0
 80084b0:	d001      	beq.n	80084b6 <UART_CheckIdleState+0x6a>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80084b2:	2303      	movs	r3, #3
 80084b4:	e00a      	b.n	80084cc <UART_CheckIdleState+0x80>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	2220      	movs	r2, #32
 80084ba:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	2220      	movs	r2, #32
 80084c0:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	2270      	movs	r2, #112	; 0x70
 80084c6:	2100      	movs	r1, #0
 80084c8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80084ca:	2300      	movs	r3, #0
}
 80084cc:	0018      	movs	r0, r3
 80084ce:	46bd      	mov	sp, r7
 80084d0:	b004      	add	sp, #16
 80084d2:	bd80      	pop	{r7, pc}
 80084d4:	01ffffff 	.word	0x01ffffff

080084d8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80084d8:	b580      	push	{r7, lr}
 80084da:	b084      	sub	sp, #16
 80084dc:	af00      	add	r7, sp, #0
 80084de:	60f8      	str	r0, [r7, #12]
 80084e0:	60b9      	str	r1, [r7, #8]
 80084e2:	603b      	str	r3, [r7, #0]
 80084e4:	1dfb      	adds	r3, r7, #7
 80084e6:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80084e8:	e05d      	b.n	80085a6 <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80084ea:	69bb      	ldr	r3, [r7, #24]
 80084ec:	3301      	adds	r3, #1
 80084ee:	d05a      	beq.n	80085a6 <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80084f0:	f7fb fc34 	bl	8003d5c <HAL_GetTick>
 80084f4:	0002      	movs	r2, r0
 80084f6:	683b      	ldr	r3, [r7, #0]
 80084f8:	1ad3      	subs	r3, r2, r3
 80084fa:	69ba      	ldr	r2, [r7, #24]
 80084fc:	429a      	cmp	r2, r3
 80084fe:	d302      	bcc.n	8008506 <UART_WaitOnFlagUntilTimeout+0x2e>
 8008500:	69bb      	ldr	r3, [r7, #24]
 8008502:	2b00      	cmp	r3, #0
 8008504:	d11b      	bne.n	800853e <UART_WaitOnFlagUntilTimeout+0x66>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	681b      	ldr	r3, [r3, #0]
 800850a:	681a      	ldr	r2, [r3, #0]
 800850c:	68fb      	ldr	r3, [r7, #12]
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	492f      	ldr	r1, [pc, #188]	; (80085d0 <UART_WaitOnFlagUntilTimeout+0xf8>)
 8008512:	400a      	ands	r2, r1
 8008514:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008516:	68fb      	ldr	r3, [r7, #12]
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	689a      	ldr	r2, [r3, #8]
 800851c:	68fb      	ldr	r3, [r7, #12]
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	2101      	movs	r1, #1
 8008522:	438a      	bics	r2, r1
 8008524:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8008526:	68fb      	ldr	r3, [r7, #12]
 8008528:	2220      	movs	r2, #32
 800852a:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 800852c:	68fb      	ldr	r3, [r7, #12]
 800852e:	2220      	movs	r2, #32
 8008530:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 8008532:	68fb      	ldr	r3, [r7, #12]
 8008534:	2270      	movs	r2, #112	; 0x70
 8008536:	2100      	movs	r1, #0
 8008538:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800853a:	2303      	movs	r3, #3
 800853c:	e043      	b.n	80085c6 <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800853e:	68fb      	ldr	r3, [r7, #12]
 8008540:	681b      	ldr	r3, [r3, #0]
 8008542:	681b      	ldr	r3, [r3, #0]
 8008544:	2204      	movs	r2, #4
 8008546:	4013      	ands	r3, r2
 8008548:	d02d      	beq.n	80085a6 <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800854a:	68fb      	ldr	r3, [r7, #12]
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	69da      	ldr	r2, [r3, #28]
 8008550:	2380      	movs	r3, #128	; 0x80
 8008552:	011b      	lsls	r3, r3, #4
 8008554:	401a      	ands	r2, r3
 8008556:	2380      	movs	r3, #128	; 0x80
 8008558:	011b      	lsls	r3, r3, #4
 800855a:	429a      	cmp	r2, r3
 800855c:	d123      	bne.n	80085a6 <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800855e:	68fb      	ldr	r3, [r7, #12]
 8008560:	681b      	ldr	r3, [r3, #0]
 8008562:	2280      	movs	r2, #128	; 0x80
 8008564:	0112      	lsls	r2, r2, #4
 8008566:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008568:	68fb      	ldr	r3, [r7, #12]
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	681a      	ldr	r2, [r3, #0]
 800856e:	68fb      	ldr	r3, [r7, #12]
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	4917      	ldr	r1, [pc, #92]	; (80085d0 <UART_WaitOnFlagUntilTimeout+0xf8>)
 8008574:	400a      	ands	r2, r1
 8008576:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008578:	68fb      	ldr	r3, [r7, #12]
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	689a      	ldr	r2, [r3, #8]
 800857e:	68fb      	ldr	r3, [r7, #12]
 8008580:	681b      	ldr	r3, [r3, #0]
 8008582:	2101      	movs	r1, #1
 8008584:	438a      	bics	r2, r1
 8008586:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8008588:	68fb      	ldr	r3, [r7, #12]
 800858a:	2220      	movs	r2, #32
 800858c:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 800858e:	68fb      	ldr	r3, [r7, #12]
 8008590:	2220      	movs	r2, #32
 8008592:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008594:	68fb      	ldr	r3, [r7, #12]
 8008596:	2220      	movs	r2, #32
 8008598:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800859a:	68fb      	ldr	r3, [r7, #12]
 800859c:	2270      	movs	r2, #112	; 0x70
 800859e:	2100      	movs	r1, #0
 80085a0:	5499      	strb	r1, [r3, r2]
          
          return HAL_TIMEOUT;
 80085a2:	2303      	movs	r3, #3
 80085a4:	e00f      	b.n	80085c6 <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80085a6:	68fb      	ldr	r3, [r7, #12]
 80085a8:	681b      	ldr	r3, [r3, #0]
 80085aa:	69db      	ldr	r3, [r3, #28]
 80085ac:	68ba      	ldr	r2, [r7, #8]
 80085ae:	4013      	ands	r3, r2
 80085b0:	68ba      	ldr	r2, [r7, #8]
 80085b2:	1ad3      	subs	r3, r2, r3
 80085b4:	425a      	negs	r2, r3
 80085b6:	4153      	adcs	r3, r2
 80085b8:	b2db      	uxtb	r3, r3
 80085ba:	001a      	movs	r2, r3
 80085bc:	1dfb      	adds	r3, r7, #7
 80085be:	781b      	ldrb	r3, [r3, #0]
 80085c0:	429a      	cmp	r2, r3
 80085c2:	d092      	beq.n	80084ea <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80085c4:	2300      	movs	r3, #0
}
 80085c6:	0018      	movs	r0, r3
 80085c8:	46bd      	mov	sp, r7
 80085ca:	b004      	add	sp, #16
 80085cc:	bd80      	pop	{r7, pc}
 80085ce:	46c0      	nop			; (mov r8, r8)
 80085d0:	fffffe5f 	.word	0xfffffe5f

080085d4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80085d4:	b580      	push	{r7, lr}
 80085d6:	b082      	sub	sp, #8
 80085d8:	af00      	add	r7, sp, #0
 80085da:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	681a      	ldr	r2, [r3, #0]
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	681b      	ldr	r3, [r3, #0]
 80085e6:	490a      	ldr	r1, [pc, #40]	; (8008610 <UART_EndRxTransfer+0x3c>)
 80085e8:	400a      	ands	r2, r1
 80085ea:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	689a      	ldr	r2, [r3, #8]
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	681b      	ldr	r3, [r3, #0]
 80085f6:	2101      	movs	r1, #1
 80085f8:	438a      	bics	r2, r1
 80085fa:	609a      	str	r2, [r3, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	2220      	movs	r2, #32
 8008600:	679a      	str	r2, [r3, #120]	; 0x78

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	2200      	movs	r2, #0
 8008606:	661a      	str	r2, [r3, #96]	; 0x60
}
 8008608:	46c0      	nop			; (mov r8, r8)
 800860a:	46bd      	mov	sp, r7
 800860c:	b002      	add	sp, #8
 800860e:	bd80      	pop	{r7, pc}
 8008610:	fffffedf 	.word	0xfffffedf

08008614 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008614:	b580      	push	{r7, lr}
 8008616:	b084      	sub	sp, #16
 8008618:	af00      	add	r7, sp, #0
 800861a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008620:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8008622:	68fb      	ldr	r3, [r7, #12]
 8008624:	225a      	movs	r2, #90	; 0x5a
 8008626:	2100      	movs	r1, #0
 8008628:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 800862a:	68fb      	ldr	r3, [r7, #12]
 800862c:	2252      	movs	r2, #82	; 0x52
 800862e:	2100      	movs	r1, #0
 8008630:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008632:	68fb      	ldr	r3, [r7, #12]
 8008634:	0018      	movs	r0, r3
 8008636:	f7ff fcc7 	bl	8007fc8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800863a:	46c0      	nop			; (mov r8, r8)
 800863c:	46bd      	mov	sp, r7
 800863e:	b004      	add	sp, #16
 8008640:	bd80      	pop	{r7, pc}

08008642 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008642:	b580      	push	{r7, lr}
 8008644:	b082      	sub	sp, #8
 8008646:	af00      	add	r7, sp, #0
 8008648:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	681b      	ldr	r3, [r3, #0]
 800864e:	681a      	ldr	r2, [r3, #0]
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	2140      	movs	r1, #64	; 0x40
 8008656:	438a      	bics	r2, r1
 8008658:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	2220      	movs	r2, #32
 800865e:	675a      	str	r2, [r3, #116]	; 0x74

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	2200      	movs	r2, #0
 8008664:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	0018      	movs	r0, r3
 800866a:	f7ff fca5 	bl	8007fb8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800866e:	46c0      	nop			; (mov r8, r8)
 8008670:	46bd      	mov	sp, r7
 8008672:	b002      	add	sp, #8
 8008674:	bd80      	pop	{r7, pc}
	...

08008678 <__errno>:
 8008678:	4b01      	ldr	r3, [pc, #4]	; (8008680 <__errno+0x8>)
 800867a:	6818      	ldr	r0, [r3, #0]
 800867c:	4770      	bx	lr
 800867e:	46c0      	nop			; (mov r8, r8)
 8008680:	2000002c 	.word	0x2000002c

08008684 <__libc_init_array>:
 8008684:	b570      	push	{r4, r5, r6, lr}
 8008686:	2600      	movs	r6, #0
 8008688:	4d0c      	ldr	r5, [pc, #48]	; (80086bc <__libc_init_array+0x38>)
 800868a:	4c0d      	ldr	r4, [pc, #52]	; (80086c0 <__libc_init_array+0x3c>)
 800868c:	1b64      	subs	r4, r4, r5
 800868e:	10a4      	asrs	r4, r4, #2
 8008690:	42a6      	cmp	r6, r4
 8008692:	d109      	bne.n	80086a8 <__libc_init_array+0x24>
 8008694:	2600      	movs	r6, #0
 8008696:	f002 f8b3 	bl	800a800 <_init>
 800869a:	4d0a      	ldr	r5, [pc, #40]	; (80086c4 <__libc_init_array+0x40>)
 800869c:	4c0a      	ldr	r4, [pc, #40]	; (80086c8 <__libc_init_array+0x44>)
 800869e:	1b64      	subs	r4, r4, r5
 80086a0:	10a4      	asrs	r4, r4, #2
 80086a2:	42a6      	cmp	r6, r4
 80086a4:	d105      	bne.n	80086b2 <__libc_init_array+0x2e>
 80086a6:	bd70      	pop	{r4, r5, r6, pc}
 80086a8:	00b3      	lsls	r3, r6, #2
 80086aa:	58eb      	ldr	r3, [r5, r3]
 80086ac:	4798      	blx	r3
 80086ae:	3601      	adds	r6, #1
 80086b0:	e7ee      	b.n	8008690 <__libc_init_array+0xc>
 80086b2:	00b3      	lsls	r3, r6, #2
 80086b4:	58eb      	ldr	r3, [r5, r3]
 80086b6:	4798      	blx	r3
 80086b8:	3601      	adds	r6, #1
 80086ba:	e7f2      	b.n	80086a2 <__libc_init_array+0x1e>
 80086bc:	0800ac78 	.word	0x0800ac78
 80086c0:	0800ac78 	.word	0x0800ac78
 80086c4:	0800ac78 	.word	0x0800ac78
 80086c8:	0800ac7c 	.word	0x0800ac7c

080086cc <memcpy>:
 80086cc:	2300      	movs	r3, #0
 80086ce:	b510      	push	{r4, lr}
 80086d0:	429a      	cmp	r2, r3
 80086d2:	d100      	bne.n	80086d6 <memcpy+0xa>
 80086d4:	bd10      	pop	{r4, pc}
 80086d6:	5ccc      	ldrb	r4, [r1, r3]
 80086d8:	54c4      	strb	r4, [r0, r3]
 80086da:	3301      	adds	r3, #1
 80086dc:	e7f8      	b.n	80086d0 <memcpy+0x4>

080086de <memset>:
 80086de:	0003      	movs	r3, r0
 80086e0:	1812      	adds	r2, r2, r0
 80086e2:	4293      	cmp	r3, r2
 80086e4:	d100      	bne.n	80086e8 <memset+0xa>
 80086e6:	4770      	bx	lr
 80086e8:	7019      	strb	r1, [r3, #0]
 80086ea:	3301      	adds	r3, #1
 80086ec:	e7f9      	b.n	80086e2 <memset+0x4>

080086ee <__cvt>:
 80086ee:	b5f0      	push	{r4, r5, r6, r7, lr}
 80086f0:	b08b      	sub	sp, #44	; 0x2c
 80086f2:	0014      	movs	r4, r2
 80086f4:	1e1d      	subs	r5, r3, #0
 80086f6:	9912      	ldr	r1, [sp, #72]	; 0x48
 80086f8:	da53      	bge.n	80087a2 <__cvt+0xb4>
 80086fa:	2480      	movs	r4, #128	; 0x80
 80086fc:	0624      	lsls	r4, r4, #24
 80086fe:	191b      	adds	r3, r3, r4
 8008700:	001d      	movs	r5, r3
 8008702:	0014      	movs	r4, r2
 8008704:	232d      	movs	r3, #45	; 0x2d
 8008706:	700b      	strb	r3, [r1, #0]
 8008708:	2320      	movs	r3, #32
 800870a:	9e14      	ldr	r6, [sp, #80]	; 0x50
 800870c:	2203      	movs	r2, #3
 800870e:	439e      	bics	r6, r3
 8008710:	2e46      	cmp	r6, #70	; 0x46
 8008712:	d007      	beq.n	8008724 <__cvt+0x36>
 8008714:	0033      	movs	r3, r6
 8008716:	3b45      	subs	r3, #69	; 0x45
 8008718:	4259      	negs	r1, r3
 800871a:	414b      	adcs	r3, r1
 800871c:	9910      	ldr	r1, [sp, #64]	; 0x40
 800871e:	3a01      	subs	r2, #1
 8008720:	18cb      	adds	r3, r1, r3
 8008722:	9310      	str	r3, [sp, #64]	; 0x40
 8008724:	ab09      	add	r3, sp, #36	; 0x24
 8008726:	9304      	str	r3, [sp, #16]
 8008728:	ab08      	add	r3, sp, #32
 800872a:	9303      	str	r3, [sp, #12]
 800872c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800872e:	9200      	str	r2, [sp, #0]
 8008730:	9302      	str	r3, [sp, #8]
 8008732:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008734:	0022      	movs	r2, r4
 8008736:	9301      	str	r3, [sp, #4]
 8008738:	002b      	movs	r3, r5
 800873a:	f000 fcef 	bl	800911c <_dtoa_r>
 800873e:	0007      	movs	r7, r0
 8008740:	2e47      	cmp	r6, #71	; 0x47
 8008742:	d102      	bne.n	800874a <__cvt+0x5c>
 8008744:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008746:	07db      	lsls	r3, r3, #31
 8008748:	d524      	bpl.n	8008794 <__cvt+0xa6>
 800874a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800874c:	18fb      	adds	r3, r7, r3
 800874e:	9307      	str	r3, [sp, #28]
 8008750:	2e46      	cmp	r6, #70	; 0x46
 8008752:	d114      	bne.n	800877e <__cvt+0x90>
 8008754:	783b      	ldrb	r3, [r7, #0]
 8008756:	2b30      	cmp	r3, #48	; 0x30
 8008758:	d10c      	bne.n	8008774 <__cvt+0x86>
 800875a:	2200      	movs	r2, #0
 800875c:	2300      	movs	r3, #0
 800875e:	0020      	movs	r0, r4
 8008760:	0029      	movs	r1, r5
 8008762:	f7f7 fe69 	bl	8000438 <__aeabi_dcmpeq>
 8008766:	2800      	cmp	r0, #0
 8008768:	d104      	bne.n	8008774 <__cvt+0x86>
 800876a:	2301      	movs	r3, #1
 800876c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800876e:	1a9b      	subs	r3, r3, r2
 8008770:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8008772:	6013      	str	r3, [r2, #0]
 8008774:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008776:	9a07      	ldr	r2, [sp, #28]
 8008778:	681b      	ldr	r3, [r3, #0]
 800877a:	18d3      	adds	r3, r2, r3
 800877c:	9307      	str	r3, [sp, #28]
 800877e:	2200      	movs	r2, #0
 8008780:	2300      	movs	r3, #0
 8008782:	0020      	movs	r0, r4
 8008784:	0029      	movs	r1, r5
 8008786:	f7f7 fe57 	bl	8000438 <__aeabi_dcmpeq>
 800878a:	2230      	movs	r2, #48	; 0x30
 800878c:	2800      	cmp	r0, #0
 800878e:	d00d      	beq.n	80087ac <__cvt+0xbe>
 8008790:	9b07      	ldr	r3, [sp, #28]
 8008792:	9309      	str	r3, [sp, #36]	; 0x24
 8008794:	0038      	movs	r0, r7
 8008796:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008798:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800879a:	1bdb      	subs	r3, r3, r7
 800879c:	6013      	str	r3, [r2, #0]
 800879e:	b00b      	add	sp, #44	; 0x2c
 80087a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80087a2:	2300      	movs	r3, #0
 80087a4:	e7af      	b.n	8008706 <__cvt+0x18>
 80087a6:	1c59      	adds	r1, r3, #1
 80087a8:	9109      	str	r1, [sp, #36]	; 0x24
 80087aa:	701a      	strb	r2, [r3, #0]
 80087ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80087ae:	9907      	ldr	r1, [sp, #28]
 80087b0:	428b      	cmp	r3, r1
 80087b2:	d3f8      	bcc.n	80087a6 <__cvt+0xb8>
 80087b4:	e7ee      	b.n	8008794 <__cvt+0xa6>

080087b6 <__exponent>:
 80087b6:	b5f0      	push	{r4, r5, r6, r7, lr}
 80087b8:	1c83      	adds	r3, r0, #2
 80087ba:	b085      	sub	sp, #20
 80087bc:	9301      	str	r3, [sp, #4]
 80087be:	0006      	movs	r6, r0
 80087c0:	000c      	movs	r4, r1
 80087c2:	7002      	strb	r2, [r0, #0]
 80087c4:	232b      	movs	r3, #43	; 0x2b
 80087c6:	2900      	cmp	r1, #0
 80087c8:	da01      	bge.n	80087ce <__exponent+0x18>
 80087ca:	232d      	movs	r3, #45	; 0x2d
 80087cc:	424c      	negs	r4, r1
 80087ce:	7073      	strb	r3, [r6, #1]
 80087d0:	2c09      	cmp	r4, #9
 80087d2:	dd22      	ble.n	800881a <__exponent+0x64>
 80087d4:	ab02      	add	r3, sp, #8
 80087d6:	1ddd      	adds	r5, r3, #7
 80087d8:	0020      	movs	r0, r4
 80087da:	210a      	movs	r1, #10
 80087dc:	f7f7 fe16 	bl	800040c <__aeabi_idivmod>
 80087e0:	1e6f      	subs	r7, r5, #1
 80087e2:	3130      	adds	r1, #48	; 0x30
 80087e4:	7039      	strb	r1, [r7, #0]
 80087e6:	0020      	movs	r0, r4
 80087e8:	210a      	movs	r1, #10
 80087ea:	f7f7 fd29 	bl	8000240 <__divsi3>
 80087ee:	0004      	movs	r4, r0
 80087f0:	2809      	cmp	r0, #9
 80087f2:	dc0b      	bgt.n	800880c <__exponent+0x56>
 80087f4:	3d02      	subs	r5, #2
 80087f6:	3430      	adds	r4, #48	; 0x30
 80087f8:	9b01      	ldr	r3, [sp, #4]
 80087fa:	702c      	strb	r4, [r5, #0]
 80087fc:	aa02      	add	r2, sp, #8
 80087fe:	3207      	adds	r2, #7
 8008800:	0018      	movs	r0, r3
 8008802:	42aa      	cmp	r2, r5
 8008804:	d804      	bhi.n	8008810 <__exponent+0x5a>
 8008806:	1b80      	subs	r0, r0, r6
 8008808:	b005      	add	sp, #20
 800880a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800880c:	003d      	movs	r5, r7
 800880e:	e7e3      	b.n	80087d8 <__exponent+0x22>
 8008810:	782a      	ldrb	r2, [r5, #0]
 8008812:	3501      	adds	r5, #1
 8008814:	701a      	strb	r2, [r3, #0]
 8008816:	3301      	adds	r3, #1
 8008818:	e7f0      	b.n	80087fc <__exponent+0x46>
 800881a:	2330      	movs	r3, #48	; 0x30
 800881c:	18e4      	adds	r4, r4, r3
 800881e:	70b3      	strb	r3, [r6, #2]
 8008820:	1d30      	adds	r0, r6, #4
 8008822:	70f4      	strb	r4, [r6, #3]
 8008824:	e7ef      	b.n	8008806 <__exponent+0x50>
	...

08008828 <_printf_float>:
 8008828:	b5f0      	push	{r4, r5, r6, r7, lr}
 800882a:	b095      	sub	sp, #84	; 0x54
 800882c:	000c      	movs	r4, r1
 800882e:	920a      	str	r2, [sp, #40]	; 0x28
 8008830:	930b      	str	r3, [sp, #44]	; 0x2c
 8008832:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 8008834:	9009      	str	r0, [sp, #36]	; 0x24
 8008836:	f001 fa51 	bl	8009cdc <_localeconv_r>
 800883a:	6803      	ldr	r3, [r0, #0]
 800883c:	0018      	movs	r0, r3
 800883e:	930c      	str	r3, [sp, #48]	; 0x30
 8008840:	f7f7 fc62 	bl	8000108 <strlen>
 8008844:	2300      	movs	r3, #0
 8008846:	9312      	str	r3, [sp, #72]	; 0x48
 8008848:	6823      	ldr	r3, [r4, #0]
 800884a:	900e      	str	r0, [sp, #56]	; 0x38
 800884c:	930d      	str	r3, [sp, #52]	; 0x34
 800884e:	990d      	ldr	r1, [sp, #52]	; 0x34
 8008850:	7e27      	ldrb	r7, [r4, #24]
 8008852:	682b      	ldr	r3, [r5, #0]
 8008854:	2207      	movs	r2, #7
 8008856:	05c9      	lsls	r1, r1, #23
 8008858:	d545      	bpl.n	80088e6 <_printf_float+0xbe>
 800885a:	189b      	adds	r3, r3, r2
 800885c:	4393      	bics	r3, r2
 800885e:	001a      	movs	r2, r3
 8008860:	3208      	adds	r2, #8
 8008862:	602a      	str	r2, [r5, #0]
 8008864:	681a      	ldr	r2, [r3, #0]
 8008866:	685b      	ldr	r3, [r3, #4]
 8008868:	64a2      	str	r2, [r4, #72]	; 0x48
 800886a:	64e3      	str	r3, [r4, #76]	; 0x4c
 800886c:	2201      	movs	r2, #1
 800886e:	6ce5      	ldr	r5, [r4, #76]	; 0x4c
 8008870:	6ca6      	ldr	r6, [r4, #72]	; 0x48
 8008872:	006b      	lsls	r3, r5, #1
 8008874:	085b      	lsrs	r3, r3, #1
 8008876:	930f      	str	r3, [sp, #60]	; 0x3c
 8008878:	4252      	negs	r2, r2
 800887a:	4bac      	ldr	r3, [pc, #688]	; (8008b2c <_printf_float+0x304>)
 800887c:	0030      	movs	r0, r6
 800887e:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8008880:	f7f9 fd6c 	bl	800235c <__aeabi_dcmpun>
 8008884:	2800      	cmp	r0, #0
 8008886:	d130      	bne.n	80088ea <_printf_float+0xc2>
 8008888:	2201      	movs	r2, #1
 800888a:	4ba8      	ldr	r3, [pc, #672]	; (8008b2c <_printf_float+0x304>)
 800888c:	4252      	negs	r2, r2
 800888e:	0030      	movs	r0, r6
 8008890:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8008892:	f7f7 fde1 	bl	8000458 <__aeabi_dcmple>
 8008896:	2800      	cmp	r0, #0
 8008898:	d127      	bne.n	80088ea <_printf_float+0xc2>
 800889a:	2200      	movs	r2, #0
 800889c:	2300      	movs	r3, #0
 800889e:	0030      	movs	r0, r6
 80088a0:	0029      	movs	r1, r5
 80088a2:	f7f7 fdcf 	bl	8000444 <__aeabi_dcmplt>
 80088a6:	2800      	cmp	r0, #0
 80088a8:	d003      	beq.n	80088b2 <_printf_float+0x8a>
 80088aa:	0023      	movs	r3, r4
 80088ac:	222d      	movs	r2, #45	; 0x2d
 80088ae:	3343      	adds	r3, #67	; 0x43
 80088b0:	701a      	strb	r2, [r3, #0]
 80088b2:	4d9f      	ldr	r5, [pc, #636]	; (8008b30 <_printf_float+0x308>)
 80088b4:	2f47      	cmp	r7, #71	; 0x47
 80088b6:	d800      	bhi.n	80088ba <_printf_float+0x92>
 80088b8:	4d9e      	ldr	r5, [pc, #632]	; (8008b34 <_printf_float+0x30c>)
 80088ba:	2303      	movs	r3, #3
 80088bc:	2600      	movs	r6, #0
 80088be:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80088c0:	6123      	str	r3, [r4, #16]
 80088c2:	3301      	adds	r3, #1
 80088c4:	439a      	bics	r2, r3
 80088c6:	6022      	str	r2, [r4, #0]
 80088c8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80088ca:	aa13      	add	r2, sp, #76	; 0x4c
 80088cc:	9300      	str	r3, [sp, #0]
 80088ce:	0021      	movs	r1, r4
 80088d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80088d2:	9809      	ldr	r0, [sp, #36]	; 0x24
 80088d4:	f000 f9f4 	bl	8008cc0 <_printf_common>
 80088d8:	1c43      	adds	r3, r0, #1
 80088da:	d000      	beq.n	80088de <_printf_float+0xb6>
 80088dc:	e093      	b.n	8008a06 <_printf_float+0x1de>
 80088de:	2001      	movs	r0, #1
 80088e0:	4240      	negs	r0, r0
 80088e2:	b015      	add	sp, #84	; 0x54
 80088e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80088e6:	3307      	adds	r3, #7
 80088e8:	e7b8      	b.n	800885c <_printf_float+0x34>
 80088ea:	0032      	movs	r2, r6
 80088ec:	002b      	movs	r3, r5
 80088ee:	0030      	movs	r0, r6
 80088f0:	0029      	movs	r1, r5
 80088f2:	f7f9 fd33 	bl	800235c <__aeabi_dcmpun>
 80088f6:	2800      	cmp	r0, #0
 80088f8:	d004      	beq.n	8008904 <_printf_float+0xdc>
 80088fa:	4d8f      	ldr	r5, [pc, #572]	; (8008b38 <_printf_float+0x310>)
 80088fc:	2f47      	cmp	r7, #71	; 0x47
 80088fe:	d8dc      	bhi.n	80088ba <_printf_float+0x92>
 8008900:	4d8e      	ldr	r5, [pc, #568]	; (8008b3c <_printf_float+0x314>)
 8008902:	e7da      	b.n	80088ba <_printf_float+0x92>
 8008904:	2380      	movs	r3, #128	; 0x80
 8008906:	990d      	ldr	r1, [sp, #52]	; 0x34
 8008908:	6862      	ldr	r2, [r4, #4]
 800890a:	00db      	lsls	r3, r3, #3
 800890c:	430b      	orrs	r3, r1
 800890e:	1c51      	adds	r1, r2, #1
 8008910:	d143      	bne.n	800899a <_printf_float+0x172>
 8008912:	3207      	adds	r2, #7
 8008914:	6062      	str	r2, [r4, #4]
 8008916:	aa12      	add	r2, sp, #72	; 0x48
 8008918:	2100      	movs	r1, #0
 800891a:	9205      	str	r2, [sp, #20]
 800891c:	aa11      	add	r2, sp, #68	; 0x44
 800891e:	9203      	str	r2, [sp, #12]
 8008920:	2223      	movs	r2, #35	; 0x23
 8008922:	6023      	str	r3, [r4, #0]
 8008924:	9106      	str	r1, [sp, #24]
 8008926:	9301      	str	r3, [sp, #4]
 8008928:	a908      	add	r1, sp, #32
 800892a:	6863      	ldr	r3, [r4, #4]
 800892c:	1852      	adds	r2, r2, r1
 800892e:	9202      	str	r2, [sp, #8]
 8008930:	9300      	str	r3, [sp, #0]
 8008932:	0032      	movs	r2, r6
 8008934:	002b      	movs	r3, r5
 8008936:	9704      	str	r7, [sp, #16]
 8008938:	9809      	ldr	r0, [sp, #36]	; 0x24
 800893a:	f7ff fed8 	bl	80086ee <__cvt>
 800893e:	2320      	movs	r3, #32
 8008940:	003a      	movs	r2, r7
 8008942:	0005      	movs	r5, r0
 8008944:	439a      	bics	r2, r3
 8008946:	2a47      	cmp	r2, #71	; 0x47
 8008948:	d107      	bne.n	800895a <_printf_float+0x132>
 800894a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800894c:	1cda      	adds	r2, r3, #3
 800894e:	db02      	blt.n	8008956 <_printf_float+0x12e>
 8008950:	6862      	ldr	r2, [r4, #4]
 8008952:	4293      	cmp	r3, r2
 8008954:	dd45      	ble.n	80089e2 <_printf_float+0x1ba>
 8008956:	3f02      	subs	r7, #2
 8008958:	b2ff      	uxtb	r7, r7
 800895a:	9911      	ldr	r1, [sp, #68]	; 0x44
 800895c:	2f65      	cmp	r7, #101	; 0x65
 800895e:	d825      	bhi.n	80089ac <_printf_float+0x184>
 8008960:	0020      	movs	r0, r4
 8008962:	3901      	subs	r1, #1
 8008964:	003a      	movs	r2, r7
 8008966:	3050      	adds	r0, #80	; 0x50
 8008968:	9111      	str	r1, [sp, #68]	; 0x44
 800896a:	f7ff ff24 	bl	80087b6 <__exponent>
 800896e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008970:	0006      	movs	r6, r0
 8008972:	1813      	adds	r3, r2, r0
 8008974:	6123      	str	r3, [r4, #16]
 8008976:	2a01      	cmp	r2, #1
 8008978:	dc02      	bgt.n	8008980 <_printf_float+0x158>
 800897a:	6822      	ldr	r2, [r4, #0]
 800897c:	07d2      	lsls	r2, r2, #31
 800897e:	d501      	bpl.n	8008984 <_printf_float+0x15c>
 8008980:	3301      	adds	r3, #1
 8008982:	6123      	str	r3, [r4, #16]
 8008984:	2323      	movs	r3, #35	; 0x23
 8008986:	aa08      	add	r2, sp, #32
 8008988:	189b      	adds	r3, r3, r2
 800898a:	781b      	ldrb	r3, [r3, #0]
 800898c:	2b00      	cmp	r3, #0
 800898e:	d09b      	beq.n	80088c8 <_printf_float+0xa0>
 8008990:	0023      	movs	r3, r4
 8008992:	222d      	movs	r2, #45	; 0x2d
 8008994:	3343      	adds	r3, #67	; 0x43
 8008996:	701a      	strb	r2, [r3, #0]
 8008998:	e796      	b.n	80088c8 <_printf_float+0xa0>
 800899a:	2f67      	cmp	r7, #103	; 0x67
 800899c:	d100      	bne.n	80089a0 <_printf_float+0x178>
 800899e:	e176      	b.n	8008c8e <_printf_float+0x466>
 80089a0:	2f47      	cmp	r7, #71	; 0x47
 80089a2:	d1b8      	bne.n	8008916 <_printf_float+0xee>
 80089a4:	2a00      	cmp	r2, #0
 80089a6:	d1b6      	bne.n	8008916 <_printf_float+0xee>
 80089a8:	2201      	movs	r2, #1
 80089aa:	e7b3      	b.n	8008914 <_printf_float+0xec>
 80089ac:	2f66      	cmp	r7, #102	; 0x66
 80089ae:	d119      	bne.n	80089e4 <_printf_float+0x1bc>
 80089b0:	6863      	ldr	r3, [r4, #4]
 80089b2:	2900      	cmp	r1, #0
 80089b4:	dd0c      	ble.n	80089d0 <_printf_float+0x1a8>
 80089b6:	6121      	str	r1, [r4, #16]
 80089b8:	2b00      	cmp	r3, #0
 80089ba:	d102      	bne.n	80089c2 <_printf_float+0x19a>
 80089bc:	6822      	ldr	r2, [r4, #0]
 80089be:	07d2      	lsls	r2, r2, #31
 80089c0:	d502      	bpl.n	80089c8 <_printf_float+0x1a0>
 80089c2:	3301      	adds	r3, #1
 80089c4:	185b      	adds	r3, r3, r1
 80089c6:	6123      	str	r3, [r4, #16]
 80089c8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80089ca:	2600      	movs	r6, #0
 80089cc:	65a3      	str	r3, [r4, #88]	; 0x58
 80089ce:	e7d9      	b.n	8008984 <_printf_float+0x15c>
 80089d0:	2b00      	cmp	r3, #0
 80089d2:	d103      	bne.n	80089dc <_printf_float+0x1b4>
 80089d4:	2201      	movs	r2, #1
 80089d6:	6821      	ldr	r1, [r4, #0]
 80089d8:	4211      	tst	r1, r2
 80089da:	d000      	beq.n	80089de <_printf_float+0x1b6>
 80089dc:	1c9a      	adds	r2, r3, #2
 80089de:	6122      	str	r2, [r4, #16]
 80089e0:	e7f2      	b.n	80089c8 <_printf_float+0x1a0>
 80089e2:	2767      	movs	r7, #103	; 0x67
 80089e4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80089e6:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80089e8:	4293      	cmp	r3, r2
 80089ea:	db05      	blt.n	80089f8 <_printf_float+0x1d0>
 80089ec:	6822      	ldr	r2, [r4, #0]
 80089ee:	6123      	str	r3, [r4, #16]
 80089f0:	07d2      	lsls	r2, r2, #31
 80089f2:	d5e9      	bpl.n	80089c8 <_printf_float+0x1a0>
 80089f4:	3301      	adds	r3, #1
 80089f6:	e7e6      	b.n	80089c6 <_printf_float+0x19e>
 80089f8:	2101      	movs	r1, #1
 80089fa:	2b00      	cmp	r3, #0
 80089fc:	dc01      	bgt.n	8008a02 <_printf_float+0x1da>
 80089fe:	1849      	adds	r1, r1, r1
 8008a00:	1ac9      	subs	r1, r1, r3
 8008a02:	1852      	adds	r2, r2, r1
 8008a04:	e7eb      	b.n	80089de <_printf_float+0x1b6>
 8008a06:	6822      	ldr	r2, [r4, #0]
 8008a08:	0553      	lsls	r3, r2, #21
 8008a0a:	d408      	bmi.n	8008a1e <_printf_float+0x1f6>
 8008a0c:	6923      	ldr	r3, [r4, #16]
 8008a0e:	002a      	movs	r2, r5
 8008a10:	990a      	ldr	r1, [sp, #40]	; 0x28
 8008a12:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008a14:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8008a16:	47a8      	blx	r5
 8008a18:	1c43      	adds	r3, r0, #1
 8008a1a:	d129      	bne.n	8008a70 <_printf_float+0x248>
 8008a1c:	e75f      	b.n	80088de <_printf_float+0xb6>
 8008a1e:	2f65      	cmp	r7, #101	; 0x65
 8008a20:	d800      	bhi.n	8008a24 <_printf_float+0x1fc>
 8008a22:	e0e0      	b.n	8008be6 <_printf_float+0x3be>
 8008a24:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8008a26:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8008a28:	2200      	movs	r2, #0
 8008a2a:	2300      	movs	r3, #0
 8008a2c:	f7f7 fd04 	bl	8000438 <__aeabi_dcmpeq>
 8008a30:	2800      	cmp	r0, #0
 8008a32:	d034      	beq.n	8008a9e <_printf_float+0x276>
 8008a34:	2301      	movs	r3, #1
 8008a36:	4a42      	ldr	r2, [pc, #264]	; (8008b40 <_printf_float+0x318>)
 8008a38:	990a      	ldr	r1, [sp, #40]	; 0x28
 8008a3a:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008a3c:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8008a3e:	47a8      	blx	r5
 8008a40:	1c43      	adds	r3, r0, #1
 8008a42:	d100      	bne.n	8008a46 <_printf_float+0x21e>
 8008a44:	e74b      	b.n	80088de <_printf_float+0xb6>
 8008a46:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008a48:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008a4a:	4293      	cmp	r3, r2
 8008a4c:	db02      	blt.n	8008a54 <_printf_float+0x22c>
 8008a4e:	6823      	ldr	r3, [r4, #0]
 8008a50:	07db      	lsls	r3, r3, #31
 8008a52:	d50d      	bpl.n	8008a70 <_printf_float+0x248>
 8008a54:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8008a56:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008a58:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008a5a:	990a      	ldr	r1, [sp, #40]	; 0x28
 8008a5c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008a5e:	47a8      	blx	r5
 8008a60:	2500      	movs	r5, #0
 8008a62:	1c43      	adds	r3, r0, #1
 8008a64:	d100      	bne.n	8008a68 <_printf_float+0x240>
 8008a66:	e73a      	b.n	80088de <_printf_float+0xb6>
 8008a68:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008a6a:	3b01      	subs	r3, #1
 8008a6c:	42ab      	cmp	r3, r5
 8008a6e:	dc0a      	bgt.n	8008a86 <_printf_float+0x25e>
 8008a70:	6823      	ldr	r3, [r4, #0]
 8008a72:	079b      	lsls	r3, r3, #30
 8008a74:	d500      	bpl.n	8008a78 <_printf_float+0x250>
 8008a76:	e108      	b.n	8008c8a <_printf_float+0x462>
 8008a78:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008a7a:	68e0      	ldr	r0, [r4, #12]
 8008a7c:	4298      	cmp	r0, r3
 8008a7e:	db00      	blt.n	8008a82 <_printf_float+0x25a>
 8008a80:	e72f      	b.n	80088e2 <_printf_float+0xba>
 8008a82:	0018      	movs	r0, r3
 8008a84:	e72d      	b.n	80088e2 <_printf_float+0xba>
 8008a86:	0022      	movs	r2, r4
 8008a88:	2301      	movs	r3, #1
 8008a8a:	321a      	adds	r2, #26
 8008a8c:	990a      	ldr	r1, [sp, #40]	; 0x28
 8008a8e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008a90:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8008a92:	47b0      	blx	r6
 8008a94:	1c43      	adds	r3, r0, #1
 8008a96:	d100      	bne.n	8008a9a <_printf_float+0x272>
 8008a98:	e721      	b.n	80088de <_printf_float+0xb6>
 8008a9a:	3501      	adds	r5, #1
 8008a9c:	e7e4      	b.n	8008a68 <_printf_float+0x240>
 8008a9e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008aa0:	2b00      	cmp	r3, #0
 8008aa2:	dc2d      	bgt.n	8008b00 <_printf_float+0x2d8>
 8008aa4:	2301      	movs	r3, #1
 8008aa6:	4a26      	ldr	r2, [pc, #152]	; (8008b40 <_printf_float+0x318>)
 8008aa8:	990a      	ldr	r1, [sp, #40]	; 0x28
 8008aaa:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008aac:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8008aae:	47b0      	blx	r6
 8008ab0:	1c43      	adds	r3, r0, #1
 8008ab2:	d100      	bne.n	8008ab6 <_printf_float+0x28e>
 8008ab4:	e713      	b.n	80088de <_printf_float+0xb6>
 8008ab6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008ab8:	2b00      	cmp	r3, #0
 8008aba:	d105      	bne.n	8008ac8 <_printf_float+0x2a0>
 8008abc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008abe:	2b00      	cmp	r3, #0
 8008ac0:	d102      	bne.n	8008ac8 <_printf_float+0x2a0>
 8008ac2:	6823      	ldr	r3, [r4, #0]
 8008ac4:	07db      	lsls	r3, r3, #31
 8008ac6:	d5d3      	bpl.n	8008a70 <_printf_float+0x248>
 8008ac8:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8008aca:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008acc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008ace:	990a      	ldr	r1, [sp, #40]	; 0x28
 8008ad0:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008ad2:	47b0      	blx	r6
 8008ad4:	2600      	movs	r6, #0
 8008ad6:	1c43      	adds	r3, r0, #1
 8008ad8:	d100      	bne.n	8008adc <_printf_float+0x2b4>
 8008ada:	e700      	b.n	80088de <_printf_float+0xb6>
 8008adc:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008ade:	425b      	negs	r3, r3
 8008ae0:	42b3      	cmp	r3, r6
 8008ae2:	dc01      	bgt.n	8008ae8 <_printf_float+0x2c0>
 8008ae4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008ae6:	e792      	b.n	8008a0e <_printf_float+0x1e6>
 8008ae8:	0022      	movs	r2, r4
 8008aea:	2301      	movs	r3, #1
 8008aec:	321a      	adds	r2, #26
 8008aee:	990a      	ldr	r1, [sp, #40]	; 0x28
 8008af0:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008af2:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 8008af4:	47b8      	blx	r7
 8008af6:	1c43      	adds	r3, r0, #1
 8008af8:	d100      	bne.n	8008afc <_printf_float+0x2d4>
 8008afa:	e6f0      	b.n	80088de <_printf_float+0xb6>
 8008afc:	3601      	adds	r6, #1
 8008afe:	e7ed      	b.n	8008adc <_printf_float+0x2b4>
 8008b00:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008b02:	9f12      	ldr	r7, [sp, #72]	; 0x48
 8008b04:	429f      	cmp	r7, r3
 8008b06:	dd00      	ble.n	8008b0a <_printf_float+0x2e2>
 8008b08:	001f      	movs	r7, r3
 8008b0a:	2f00      	cmp	r7, #0
 8008b0c:	dd08      	ble.n	8008b20 <_printf_float+0x2f8>
 8008b0e:	003b      	movs	r3, r7
 8008b10:	002a      	movs	r2, r5
 8008b12:	990a      	ldr	r1, [sp, #40]	; 0x28
 8008b14:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008b16:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8008b18:	47b0      	blx	r6
 8008b1a:	1c43      	adds	r3, r0, #1
 8008b1c:	d100      	bne.n	8008b20 <_printf_float+0x2f8>
 8008b1e:	e6de      	b.n	80088de <_printf_float+0xb6>
 8008b20:	2300      	movs	r3, #0
 8008b22:	930d      	str	r3, [sp, #52]	; 0x34
 8008b24:	43fb      	mvns	r3, r7
 8008b26:	17db      	asrs	r3, r3, #31
 8008b28:	930f      	str	r3, [sp, #60]	; 0x3c
 8008b2a:	e018      	b.n	8008b5e <_printf_float+0x336>
 8008b2c:	7fefffff 	.word	0x7fefffff
 8008b30:	0800aa20 	.word	0x0800aa20
 8008b34:	0800aa1c 	.word	0x0800aa1c
 8008b38:	0800aa28 	.word	0x0800aa28
 8008b3c:	0800aa24 	.word	0x0800aa24
 8008b40:	0800aa2c 	.word	0x0800aa2c
 8008b44:	0022      	movs	r2, r4
 8008b46:	2301      	movs	r3, #1
 8008b48:	321a      	adds	r2, #26
 8008b4a:	990a      	ldr	r1, [sp, #40]	; 0x28
 8008b4c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008b4e:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8008b50:	47b0      	blx	r6
 8008b52:	1c43      	adds	r3, r0, #1
 8008b54:	d100      	bne.n	8008b58 <_printf_float+0x330>
 8008b56:	e6c2      	b.n	80088de <_printf_float+0xb6>
 8008b58:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008b5a:	3301      	adds	r3, #1
 8008b5c:	930d      	str	r3, [sp, #52]	; 0x34
 8008b5e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008b60:	6da6      	ldr	r6, [r4, #88]	; 0x58
 8008b62:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008b64:	403b      	ands	r3, r7
 8008b66:	1af3      	subs	r3, r6, r3
 8008b68:	4293      	cmp	r3, r2
 8008b6a:	dceb      	bgt.n	8008b44 <_printf_float+0x31c>
 8008b6c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008b6e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008b70:	19ad      	adds	r5, r5, r6
 8008b72:	4293      	cmp	r3, r2
 8008b74:	db10      	blt.n	8008b98 <_printf_float+0x370>
 8008b76:	6823      	ldr	r3, [r4, #0]
 8008b78:	07db      	lsls	r3, r3, #31
 8008b7a:	d40d      	bmi.n	8008b98 <_printf_float+0x370>
 8008b7c:	9f12      	ldr	r7, [sp, #72]	; 0x48
 8008b7e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008b80:	1bbe      	subs	r6, r7, r6
 8008b82:	1aff      	subs	r7, r7, r3
 8008b84:	42b7      	cmp	r7, r6
 8008b86:	dd00      	ble.n	8008b8a <_printf_float+0x362>
 8008b88:	0037      	movs	r7, r6
 8008b8a:	2f00      	cmp	r7, #0
 8008b8c:	dc0d      	bgt.n	8008baa <_printf_float+0x382>
 8008b8e:	43fe      	mvns	r6, r7
 8008b90:	17f3      	asrs	r3, r6, #31
 8008b92:	2500      	movs	r5, #0
 8008b94:	930c      	str	r3, [sp, #48]	; 0x30
 8008b96:	e01c      	b.n	8008bd2 <_printf_float+0x3aa>
 8008b98:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008b9a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008b9c:	990a      	ldr	r1, [sp, #40]	; 0x28
 8008b9e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008ba0:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 8008ba2:	47b8      	blx	r7
 8008ba4:	1c43      	adds	r3, r0, #1
 8008ba6:	d1e9      	bne.n	8008b7c <_printf_float+0x354>
 8008ba8:	e699      	b.n	80088de <_printf_float+0xb6>
 8008baa:	003b      	movs	r3, r7
 8008bac:	002a      	movs	r2, r5
 8008bae:	990a      	ldr	r1, [sp, #40]	; 0x28
 8008bb0:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008bb2:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8008bb4:	47a8      	blx	r5
 8008bb6:	1c43      	adds	r3, r0, #1
 8008bb8:	d1e9      	bne.n	8008b8e <_printf_float+0x366>
 8008bba:	e690      	b.n	80088de <_printf_float+0xb6>
 8008bbc:	0022      	movs	r2, r4
 8008bbe:	2301      	movs	r3, #1
 8008bc0:	321a      	adds	r2, #26
 8008bc2:	990a      	ldr	r1, [sp, #40]	; 0x28
 8008bc4:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008bc6:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8008bc8:	47b0      	blx	r6
 8008bca:	1c43      	adds	r3, r0, #1
 8008bcc:	d100      	bne.n	8008bd0 <_printf_float+0x3a8>
 8008bce:	e686      	b.n	80088de <_printf_float+0xb6>
 8008bd0:	3501      	adds	r5, #1
 8008bd2:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8008bd4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008bd6:	990c      	ldr	r1, [sp, #48]	; 0x30
 8008bd8:	1a9b      	subs	r3, r3, r2
 8008bda:	003a      	movs	r2, r7
 8008bdc:	400a      	ands	r2, r1
 8008bde:	1a9b      	subs	r3, r3, r2
 8008be0:	42ab      	cmp	r3, r5
 8008be2:	dceb      	bgt.n	8008bbc <_printf_float+0x394>
 8008be4:	e744      	b.n	8008a70 <_printf_float+0x248>
 8008be6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008be8:	2b01      	cmp	r3, #1
 8008bea:	dc02      	bgt.n	8008bf2 <_printf_float+0x3ca>
 8008bec:	2301      	movs	r3, #1
 8008bee:	421a      	tst	r2, r3
 8008bf0:	d032      	beq.n	8008c58 <_printf_float+0x430>
 8008bf2:	2301      	movs	r3, #1
 8008bf4:	002a      	movs	r2, r5
 8008bf6:	990a      	ldr	r1, [sp, #40]	; 0x28
 8008bf8:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008bfa:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 8008bfc:	47b8      	blx	r7
 8008bfe:	1c43      	adds	r3, r0, #1
 8008c00:	d100      	bne.n	8008c04 <_printf_float+0x3dc>
 8008c02:	e66c      	b.n	80088de <_printf_float+0xb6>
 8008c04:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008c06:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008c08:	990a      	ldr	r1, [sp, #40]	; 0x28
 8008c0a:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008c0c:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 8008c0e:	3501      	adds	r5, #1
 8008c10:	47b8      	blx	r7
 8008c12:	1c43      	adds	r3, r0, #1
 8008c14:	d100      	bne.n	8008c18 <_printf_float+0x3f0>
 8008c16:	e662      	b.n	80088de <_printf_float+0xb6>
 8008c18:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8008c1a:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8008c1c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008c1e:	2200      	movs	r2, #0
 8008c20:	1e5f      	subs	r7, r3, #1
 8008c22:	2300      	movs	r3, #0
 8008c24:	f7f7 fc08 	bl	8000438 <__aeabi_dcmpeq>
 8008c28:	003b      	movs	r3, r7
 8008c2a:	2800      	cmp	r0, #0
 8008c2c:	d014      	beq.n	8008c58 <_printf_float+0x430>
 8008c2e:	2500      	movs	r5, #0
 8008c30:	e00a      	b.n	8008c48 <_printf_float+0x420>
 8008c32:	0022      	movs	r2, r4
 8008c34:	2301      	movs	r3, #1
 8008c36:	321a      	adds	r2, #26
 8008c38:	990a      	ldr	r1, [sp, #40]	; 0x28
 8008c3a:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008c3c:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 8008c3e:	47b8      	blx	r7
 8008c40:	1c43      	adds	r3, r0, #1
 8008c42:	d100      	bne.n	8008c46 <_printf_float+0x41e>
 8008c44:	e64b      	b.n	80088de <_printf_float+0xb6>
 8008c46:	3501      	adds	r5, #1
 8008c48:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008c4a:	3b01      	subs	r3, #1
 8008c4c:	42ab      	cmp	r3, r5
 8008c4e:	dcf0      	bgt.n	8008c32 <_printf_float+0x40a>
 8008c50:	0022      	movs	r2, r4
 8008c52:	0033      	movs	r3, r6
 8008c54:	3250      	adds	r2, #80	; 0x50
 8008c56:	e6db      	b.n	8008a10 <_printf_float+0x1e8>
 8008c58:	002a      	movs	r2, r5
 8008c5a:	990a      	ldr	r1, [sp, #40]	; 0x28
 8008c5c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008c5e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8008c60:	47a8      	blx	r5
 8008c62:	1c43      	adds	r3, r0, #1
 8008c64:	d1f4      	bne.n	8008c50 <_printf_float+0x428>
 8008c66:	e63a      	b.n	80088de <_printf_float+0xb6>
 8008c68:	0022      	movs	r2, r4
 8008c6a:	2301      	movs	r3, #1
 8008c6c:	3219      	adds	r2, #25
 8008c6e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8008c70:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008c72:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8008c74:	47b0      	blx	r6
 8008c76:	1c43      	adds	r3, r0, #1
 8008c78:	d100      	bne.n	8008c7c <_printf_float+0x454>
 8008c7a:	e630      	b.n	80088de <_printf_float+0xb6>
 8008c7c:	3501      	adds	r5, #1
 8008c7e:	68e3      	ldr	r3, [r4, #12]
 8008c80:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8008c82:	1a9b      	subs	r3, r3, r2
 8008c84:	42ab      	cmp	r3, r5
 8008c86:	dcef      	bgt.n	8008c68 <_printf_float+0x440>
 8008c88:	e6f6      	b.n	8008a78 <_printf_float+0x250>
 8008c8a:	2500      	movs	r5, #0
 8008c8c:	e7f7      	b.n	8008c7e <_printf_float+0x456>
 8008c8e:	2a00      	cmp	r2, #0
 8008c90:	d100      	bne.n	8008c94 <_printf_float+0x46c>
 8008c92:	e689      	b.n	80089a8 <_printf_float+0x180>
 8008c94:	2100      	movs	r1, #0
 8008c96:	9106      	str	r1, [sp, #24]
 8008c98:	a912      	add	r1, sp, #72	; 0x48
 8008c9a:	9105      	str	r1, [sp, #20]
 8008c9c:	a911      	add	r1, sp, #68	; 0x44
 8008c9e:	9103      	str	r1, [sp, #12]
 8008ca0:	2123      	movs	r1, #35	; 0x23
 8008ca2:	a808      	add	r0, sp, #32
 8008ca4:	1809      	adds	r1, r1, r0
 8008ca6:	6023      	str	r3, [r4, #0]
 8008ca8:	9301      	str	r3, [sp, #4]
 8008caa:	9200      	str	r2, [sp, #0]
 8008cac:	002b      	movs	r3, r5
 8008cae:	9704      	str	r7, [sp, #16]
 8008cb0:	9102      	str	r1, [sp, #8]
 8008cb2:	0032      	movs	r2, r6
 8008cb4:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008cb6:	f7ff fd1a 	bl	80086ee <__cvt>
 8008cba:	0005      	movs	r5, r0
 8008cbc:	e645      	b.n	800894a <_printf_float+0x122>
 8008cbe:	46c0      	nop			; (mov r8, r8)

08008cc0 <_printf_common>:
 8008cc0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008cc2:	0015      	movs	r5, r2
 8008cc4:	9301      	str	r3, [sp, #4]
 8008cc6:	688a      	ldr	r2, [r1, #8]
 8008cc8:	690b      	ldr	r3, [r1, #16]
 8008cca:	9000      	str	r0, [sp, #0]
 8008ccc:	000c      	movs	r4, r1
 8008cce:	4293      	cmp	r3, r2
 8008cd0:	da00      	bge.n	8008cd4 <_printf_common+0x14>
 8008cd2:	0013      	movs	r3, r2
 8008cd4:	0022      	movs	r2, r4
 8008cd6:	602b      	str	r3, [r5, #0]
 8008cd8:	3243      	adds	r2, #67	; 0x43
 8008cda:	7812      	ldrb	r2, [r2, #0]
 8008cdc:	2a00      	cmp	r2, #0
 8008cde:	d001      	beq.n	8008ce4 <_printf_common+0x24>
 8008ce0:	3301      	adds	r3, #1
 8008ce2:	602b      	str	r3, [r5, #0]
 8008ce4:	6823      	ldr	r3, [r4, #0]
 8008ce6:	069b      	lsls	r3, r3, #26
 8008ce8:	d502      	bpl.n	8008cf0 <_printf_common+0x30>
 8008cea:	682b      	ldr	r3, [r5, #0]
 8008cec:	3302      	adds	r3, #2
 8008cee:	602b      	str	r3, [r5, #0]
 8008cf0:	2706      	movs	r7, #6
 8008cf2:	6823      	ldr	r3, [r4, #0]
 8008cf4:	401f      	ands	r7, r3
 8008cf6:	d027      	beq.n	8008d48 <_printf_common+0x88>
 8008cf8:	0023      	movs	r3, r4
 8008cfa:	3343      	adds	r3, #67	; 0x43
 8008cfc:	781b      	ldrb	r3, [r3, #0]
 8008cfe:	1e5a      	subs	r2, r3, #1
 8008d00:	4193      	sbcs	r3, r2
 8008d02:	6822      	ldr	r2, [r4, #0]
 8008d04:	0692      	lsls	r2, r2, #26
 8008d06:	d430      	bmi.n	8008d6a <_printf_common+0xaa>
 8008d08:	0022      	movs	r2, r4
 8008d0a:	9901      	ldr	r1, [sp, #4]
 8008d0c:	3243      	adds	r2, #67	; 0x43
 8008d0e:	9800      	ldr	r0, [sp, #0]
 8008d10:	9e08      	ldr	r6, [sp, #32]
 8008d12:	47b0      	blx	r6
 8008d14:	1c43      	adds	r3, r0, #1
 8008d16:	d025      	beq.n	8008d64 <_printf_common+0xa4>
 8008d18:	2306      	movs	r3, #6
 8008d1a:	6820      	ldr	r0, [r4, #0]
 8008d1c:	682a      	ldr	r2, [r5, #0]
 8008d1e:	68e1      	ldr	r1, [r4, #12]
 8008d20:	4003      	ands	r3, r0
 8008d22:	2500      	movs	r5, #0
 8008d24:	2b04      	cmp	r3, #4
 8008d26:	d103      	bne.n	8008d30 <_printf_common+0x70>
 8008d28:	1a8d      	subs	r5, r1, r2
 8008d2a:	43eb      	mvns	r3, r5
 8008d2c:	17db      	asrs	r3, r3, #31
 8008d2e:	401d      	ands	r5, r3
 8008d30:	68a3      	ldr	r3, [r4, #8]
 8008d32:	6922      	ldr	r2, [r4, #16]
 8008d34:	4293      	cmp	r3, r2
 8008d36:	dd01      	ble.n	8008d3c <_printf_common+0x7c>
 8008d38:	1a9b      	subs	r3, r3, r2
 8008d3a:	18ed      	adds	r5, r5, r3
 8008d3c:	2700      	movs	r7, #0
 8008d3e:	42bd      	cmp	r5, r7
 8008d40:	d120      	bne.n	8008d84 <_printf_common+0xc4>
 8008d42:	2000      	movs	r0, #0
 8008d44:	e010      	b.n	8008d68 <_printf_common+0xa8>
 8008d46:	3701      	adds	r7, #1
 8008d48:	68e3      	ldr	r3, [r4, #12]
 8008d4a:	682a      	ldr	r2, [r5, #0]
 8008d4c:	1a9b      	subs	r3, r3, r2
 8008d4e:	42bb      	cmp	r3, r7
 8008d50:	ddd2      	ble.n	8008cf8 <_printf_common+0x38>
 8008d52:	0022      	movs	r2, r4
 8008d54:	2301      	movs	r3, #1
 8008d56:	3219      	adds	r2, #25
 8008d58:	9901      	ldr	r1, [sp, #4]
 8008d5a:	9800      	ldr	r0, [sp, #0]
 8008d5c:	9e08      	ldr	r6, [sp, #32]
 8008d5e:	47b0      	blx	r6
 8008d60:	1c43      	adds	r3, r0, #1
 8008d62:	d1f0      	bne.n	8008d46 <_printf_common+0x86>
 8008d64:	2001      	movs	r0, #1
 8008d66:	4240      	negs	r0, r0
 8008d68:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8008d6a:	2030      	movs	r0, #48	; 0x30
 8008d6c:	18e1      	adds	r1, r4, r3
 8008d6e:	3143      	adds	r1, #67	; 0x43
 8008d70:	7008      	strb	r0, [r1, #0]
 8008d72:	0021      	movs	r1, r4
 8008d74:	1c5a      	adds	r2, r3, #1
 8008d76:	3145      	adds	r1, #69	; 0x45
 8008d78:	7809      	ldrb	r1, [r1, #0]
 8008d7a:	18a2      	adds	r2, r4, r2
 8008d7c:	3243      	adds	r2, #67	; 0x43
 8008d7e:	3302      	adds	r3, #2
 8008d80:	7011      	strb	r1, [r2, #0]
 8008d82:	e7c1      	b.n	8008d08 <_printf_common+0x48>
 8008d84:	0022      	movs	r2, r4
 8008d86:	2301      	movs	r3, #1
 8008d88:	321a      	adds	r2, #26
 8008d8a:	9901      	ldr	r1, [sp, #4]
 8008d8c:	9800      	ldr	r0, [sp, #0]
 8008d8e:	9e08      	ldr	r6, [sp, #32]
 8008d90:	47b0      	blx	r6
 8008d92:	1c43      	adds	r3, r0, #1
 8008d94:	d0e6      	beq.n	8008d64 <_printf_common+0xa4>
 8008d96:	3701      	adds	r7, #1
 8008d98:	e7d1      	b.n	8008d3e <_printf_common+0x7e>
	...

08008d9c <_printf_i>:
 8008d9c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008d9e:	b089      	sub	sp, #36	; 0x24
 8008da0:	9204      	str	r2, [sp, #16]
 8008da2:	000a      	movs	r2, r1
 8008da4:	3243      	adds	r2, #67	; 0x43
 8008da6:	9305      	str	r3, [sp, #20]
 8008da8:	9003      	str	r0, [sp, #12]
 8008daa:	9202      	str	r2, [sp, #8]
 8008dac:	7e0a      	ldrb	r2, [r1, #24]
 8008dae:	000c      	movs	r4, r1
 8008db0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008db2:	2a6e      	cmp	r2, #110	; 0x6e
 8008db4:	d100      	bne.n	8008db8 <_printf_i+0x1c>
 8008db6:	e086      	b.n	8008ec6 <_printf_i+0x12a>
 8008db8:	d81f      	bhi.n	8008dfa <_printf_i+0x5e>
 8008dba:	2a63      	cmp	r2, #99	; 0x63
 8008dbc:	d033      	beq.n	8008e26 <_printf_i+0x8a>
 8008dbe:	d808      	bhi.n	8008dd2 <_printf_i+0x36>
 8008dc0:	2a00      	cmp	r2, #0
 8008dc2:	d100      	bne.n	8008dc6 <_printf_i+0x2a>
 8008dc4:	e08c      	b.n	8008ee0 <_printf_i+0x144>
 8008dc6:	2a58      	cmp	r2, #88	; 0x58
 8008dc8:	d04d      	beq.n	8008e66 <_printf_i+0xca>
 8008dca:	0025      	movs	r5, r4
 8008dcc:	3542      	adds	r5, #66	; 0x42
 8008dce:	702a      	strb	r2, [r5, #0]
 8008dd0:	e030      	b.n	8008e34 <_printf_i+0x98>
 8008dd2:	2a64      	cmp	r2, #100	; 0x64
 8008dd4:	d001      	beq.n	8008dda <_printf_i+0x3e>
 8008dd6:	2a69      	cmp	r2, #105	; 0x69
 8008dd8:	d1f7      	bne.n	8008dca <_printf_i+0x2e>
 8008dda:	6819      	ldr	r1, [r3, #0]
 8008ddc:	6825      	ldr	r5, [r4, #0]
 8008dde:	1d0a      	adds	r2, r1, #4
 8008de0:	0628      	lsls	r0, r5, #24
 8008de2:	d529      	bpl.n	8008e38 <_printf_i+0x9c>
 8008de4:	6808      	ldr	r0, [r1, #0]
 8008de6:	601a      	str	r2, [r3, #0]
 8008de8:	2800      	cmp	r0, #0
 8008dea:	da03      	bge.n	8008df4 <_printf_i+0x58>
 8008dec:	232d      	movs	r3, #45	; 0x2d
 8008dee:	9a02      	ldr	r2, [sp, #8]
 8008df0:	4240      	negs	r0, r0
 8008df2:	7013      	strb	r3, [r2, #0]
 8008df4:	4e6b      	ldr	r6, [pc, #428]	; (8008fa4 <_printf_i+0x208>)
 8008df6:	270a      	movs	r7, #10
 8008df8:	e04f      	b.n	8008e9a <_printf_i+0xfe>
 8008dfa:	2a73      	cmp	r2, #115	; 0x73
 8008dfc:	d074      	beq.n	8008ee8 <_printf_i+0x14c>
 8008dfe:	d808      	bhi.n	8008e12 <_printf_i+0x76>
 8008e00:	2a6f      	cmp	r2, #111	; 0x6f
 8008e02:	d01f      	beq.n	8008e44 <_printf_i+0xa8>
 8008e04:	2a70      	cmp	r2, #112	; 0x70
 8008e06:	d1e0      	bne.n	8008dca <_printf_i+0x2e>
 8008e08:	2220      	movs	r2, #32
 8008e0a:	6809      	ldr	r1, [r1, #0]
 8008e0c:	430a      	orrs	r2, r1
 8008e0e:	6022      	str	r2, [r4, #0]
 8008e10:	e003      	b.n	8008e1a <_printf_i+0x7e>
 8008e12:	2a75      	cmp	r2, #117	; 0x75
 8008e14:	d016      	beq.n	8008e44 <_printf_i+0xa8>
 8008e16:	2a78      	cmp	r2, #120	; 0x78
 8008e18:	d1d7      	bne.n	8008dca <_printf_i+0x2e>
 8008e1a:	0022      	movs	r2, r4
 8008e1c:	2178      	movs	r1, #120	; 0x78
 8008e1e:	3245      	adds	r2, #69	; 0x45
 8008e20:	7011      	strb	r1, [r2, #0]
 8008e22:	4e61      	ldr	r6, [pc, #388]	; (8008fa8 <_printf_i+0x20c>)
 8008e24:	e022      	b.n	8008e6c <_printf_i+0xd0>
 8008e26:	0025      	movs	r5, r4
 8008e28:	681a      	ldr	r2, [r3, #0]
 8008e2a:	3542      	adds	r5, #66	; 0x42
 8008e2c:	1d11      	adds	r1, r2, #4
 8008e2e:	6019      	str	r1, [r3, #0]
 8008e30:	6813      	ldr	r3, [r2, #0]
 8008e32:	702b      	strb	r3, [r5, #0]
 8008e34:	2301      	movs	r3, #1
 8008e36:	e065      	b.n	8008f04 <_printf_i+0x168>
 8008e38:	6808      	ldr	r0, [r1, #0]
 8008e3a:	601a      	str	r2, [r3, #0]
 8008e3c:	0669      	lsls	r1, r5, #25
 8008e3e:	d5d3      	bpl.n	8008de8 <_printf_i+0x4c>
 8008e40:	b200      	sxth	r0, r0
 8008e42:	e7d1      	b.n	8008de8 <_printf_i+0x4c>
 8008e44:	6819      	ldr	r1, [r3, #0]
 8008e46:	6825      	ldr	r5, [r4, #0]
 8008e48:	1d08      	adds	r0, r1, #4
 8008e4a:	6018      	str	r0, [r3, #0]
 8008e4c:	6808      	ldr	r0, [r1, #0]
 8008e4e:	062e      	lsls	r6, r5, #24
 8008e50:	d505      	bpl.n	8008e5e <_printf_i+0xc2>
 8008e52:	4e54      	ldr	r6, [pc, #336]	; (8008fa4 <_printf_i+0x208>)
 8008e54:	2708      	movs	r7, #8
 8008e56:	2a6f      	cmp	r2, #111	; 0x6f
 8008e58:	d01b      	beq.n	8008e92 <_printf_i+0xf6>
 8008e5a:	270a      	movs	r7, #10
 8008e5c:	e019      	b.n	8008e92 <_printf_i+0xf6>
 8008e5e:	066d      	lsls	r5, r5, #25
 8008e60:	d5f7      	bpl.n	8008e52 <_printf_i+0xb6>
 8008e62:	b280      	uxth	r0, r0
 8008e64:	e7f5      	b.n	8008e52 <_printf_i+0xb6>
 8008e66:	3145      	adds	r1, #69	; 0x45
 8008e68:	4e4e      	ldr	r6, [pc, #312]	; (8008fa4 <_printf_i+0x208>)
 8008e6a:	700a      	strb	r2, [r1, #0]
 8008e6c:	6818      	ldr	r0, [r3, #0]
 8008e6e:	6822      	ldr	r2, [r4, #0]
 8008e70:	1d01      	adds	r1, r0, #4
 8008e72:	6800      	ldr	r0, [r0, #0]
 8008e74:	6019      	str	r1, [r3, #0]
 8008e76:	0615      	lsls	r5, r2, #24
 8008e78:	d521      	bpl.n	8008ebe <_printf_i+0x122>
 8008e7a:	07d3      	lsls	r3, r2, #31
 8008e7c:	d502      	bpl.n	8008e84 <_printf_i+0xe8>
 8008e7e:	2320      	movs	r3, #32
 8008e80:	431a      	orrs	r2, r3
 8008e82:	6022      	str	r2, [r4, #0]
 8008e84:	2710      	movs	r7, #16
 8008e86:	2800      	cmp	r0, #0
 8008e88:	d103      	bne.n	8008e92 <_printf_i+0xf6>
 8008e8a:	2320      	movs	r3, #32
 8008e8c:	6822      	ldr	r2, [r4, #0]
 8008e8e:	439a      	bics	r2, r3
 8008e90:	6022      	str	r2, [r4, #0]
 8008e92:	0023      	movs	r3, r4
 8008e94:	2200      	movs	r2, #0
 8008e96:	3343      	adds	r3, #67	; 0x43
 8008e98:	701a      	strb	r2, [r3, #0]
 8008e9a:	6863      	ldr	r3, [r4, #4]
 8008e9c:	60a3      	str	r3, [r4, #8]
 8008e9e:	2b00      	cmp	r3, #0
 8008ea0:	db58      	blt.n	8008f54 <_printf_i+0x1b8>
 8008ea2:	2204      	movs	r2, #4
 8008ea4:	6821      	ldr	r1, [r4, #0]
 8008ea6:	4391      	bics	r1, r2
 8008ea8:	6021      	str	r1, [r4, #0]
 8008eaa:	2800      	cmp	r0, #0
 8008eac:	d154      	bne.n	8008f58 <_printf_i+0x1bc>
 8008eae:	9d02      	ldr	r5, [sp, #8]
 8008eb0:	2b00      	cmp	r3, #0
 8008eb2:	d05a      	beq.n	8008f6a <_printf_i+0x1ce>
 8008eb4:	0025      	movs	r5, r4
 8008eb6:	7833      	ldrb	r3, [r6, #0]
 8008eb8:	3542      	adds	r5, #66	; 0x42
 8008eba:	702b      	strb	r3, [r5, #0]
 8008ebc:	e055      	b.n	8008f6a <_printf_i+0x1ce>
 8008ebe:	0655      	lsls	r5, r2, #25
 8008ec0:	d5db      	bpl.n	8008e7a <_printf_i+0xde>
 8008ec2:	b280      	uxth	r0, r0
 8008ec4:	e7d9      	b.n	8008e7a <_printf_i+0xde>
 8008ec6:	681a      	ldr	r2, [r3, #0]
 8008ec8:	680d      	ldr	r5, [r1, #0]
 8008eca:	1d10      	adds	r0, r2, #4
 8008ecc:	6949      	ldr	r1, [r1, #20]
 8008ece:	6018      	str	r0, [r3, #0]
 8008ed0:	6813      	ldr	r3, [r2, #0]
 8008ed2:	062e      	lsls	r6, r5, #24
 8008ed4:	d501      	bpl.n	8008eda <_printf_i+0x13e>
 8008ed6:	6019      	str	r1, [r3, #0]
 8008ed8:	e002      	b.n	8008ee0 <_printf_i+0x144>
 8008eda:	066d      	lsls	r5, r5, #25
 8008edc:	d5fb      	bpl.n	8008ed6 <_printf_i+0x13a>
 8008ede:	8019      	strh	r1, [r3, #0]
 8008ee0:	2300      	movs	r3, #0
 8008ee2:	9d02      	ldr	r5, [sp, #8]
 8008ee4:	6123      	str	r3, [r4, #16]
 8008ee6:	e04f      	b.n	8008f88 <_printf_i+0x1ec>
 8008ee8:	681a      	ldr	r2, [r3, #0]
 8008eea:	1d11      	adds	r1, r2, #4
 8008eec:	6019      	str	r1, [r3, #0]
 8008eee:	6815      	ldr	r5, [r2, #0]
 8008ef0:	2100      	movs	r1, #0
 8008ef2:	6862      	ldr	r2, [r4, #4]
 8008ef4:	0028      	movs	r0, r5
 8008ef6:	f000 ff07 	bl	8009d08 <memchr>
 8008efa:	2800      	cmp	r0, #0
 8008efc:	d001      	beq.n	8008f02 <_printf_i+0x166>
 8008efe:	1b40      	subs	r0, r0, r5
 8008f00:	6060      	str	r0, [r4, #4]
 8008f02:	6863      	ldr	r3, [r4, #4]
 8008f04:	6123      	str	r3, [r4, #16]
 8008f06:	2300      	movs	r3, #0
 8008f08:	9a02      	ldr	r2, [sp, #8]
 8008f0a:	7013      	strb	r3, [r2, #0]
 8008f0c:	e03c      	b.n	8008f88 <_printf_i+0x1ec>
 8008f0e:	6923      	ldr	r3, [r4, #16]
 8008f10:	002a      	movs	r2, r5
 8008f12:	9904      	ldr	r1, [sp, #16]
 8008f14:	9803      	ldr	r0, [sp, #12]
 8008f16:	9d05      	ldr	r5, [sp, #20]
 8008f18:	47a8      	blx	r5
 8008f1a:	1c43      	adds	r3, r0, #1
 8008f1c:	d03e      	beq.n	8008f9c <_printf_i+0x200>
 8008f1e:	6823      	ldr	r3, [r4, #0]
 8008f20:	079b      	lsls	r3, r3, #30
 8008f22:	d415      	bmi.n	8008f50 <_printf_i+0x1b4>
 8008f24:	9b07      	ldr	r3, [sp, #28]
 8008f26:	68e0      	ldr	r0, [r4, #12]
 8008f28:	4298      	cmp	r0, r3
 8008f2a:	da39      	bge.n	8008fa0 <_printf_i+0x204>
 8008f2c:	0018      	movs	r0, r3
 8008f2e:	e037      	b.n	8008fa0 <_printf_i+0x204>
 8008f30:	0022      	movs	r2, r4
 8008f32:	2301      	movs	r3, #1
 8008f34:	3219      	adds	r2, #25
 8008f36:	9904      	ldr	r1, [sp, #16]
 8008f38:	9803      	ldr	r0, [sp, #12]
 8008f3a:	9e05      	ldr	r6, [sp, #20]
 8008f3c:	47b0      	blx	r6
 8008f3e:	1c43      	adds	r3, r0, #1
 8008f40:	d02c      	beq.n	8008f9c <_printf_i+0x200>
 8008f42:	3501      	adds	r5, #1
 8008f44:	68e3      	ldr	r3, [r4, #12]
 8008f46:	9a07      	ldr	r2, [sp, #28]
 8008f48:	1a9b      	subs	r3, r3, r2
 8008f4a:	42ab      	cmp	r3, r5
 8008f4c:	dcf0      	bgt.n	8008f30 <_printf_i+0x194>
 8008f4e:	e7e9      	b.n	8008f24 <_printf_i+0x188>
 8008f50:	2500      	movs	r5, #0
 8008f52:	e7f7      	b.n	8008f44 <_printf_i+0x1a8>
 8008f54:	2800      	cmp	r0, #0
 8008f56:	d0ad      	beq.n	8008eb4 <_printf_i+0x118>
 8008f58:	9d02      	ldr	r5, [sp, #8]
 8008f5a:	0039      	movs	r1, r7
 8008f5c:	f7f7 f96c 	bl	8000238 <__aeabi_uidivmod>
 8008f60:	5c73      	ldrb	r3, [r6, r1]
 8008f62:	3d01      	subs	r5, #1
 8008f64:	702b      	strb	r3, [r5, #0]
 8008f66:	2800      	cmp	r0, #0
 8008f68:	d1f7      	bne.n	8008f5a <_printf_i+0x1be>
 8008f6a:	2f08      	cmp	r7, #8
 8008f6c:	d109      	bne.n	8008f82 <_printf_i+0x1e6>
 8008f6e:	6823      	ldr	r3, [r4, #0]
 8008f70:	07db      	lsls	r3, r3, #31
 8008f72:	d506      	bpl.n	8008f82 <_printf_i+0x1e6>
 8008f74:	6863      	ldr	r3, [r4, #4]
 8008f76:	6922      	ldr	r2, [r4, #16]
 8008f78:	4293      	cmp	r3, r2
 8008f7a:	dc02      	bgt.n	8008f82 <_printf_i+0x1e6>
 8008f7c:	2330      	movs	r3, #48	; 0x30
 8008f7e:	3d01      	subs	r5, #1
 8008f80:	702b      	strb	r3, [r5, #0]
 8008f82:	9b02      	ldr	r3, [sp, #8]
 8008f84:	1b5b      	subs	r3, r3, r5
 8008f86:	6123      	str	r3, [r4, #16]
 8008f88:	9b05      	ldr	r3, [sp, #20]
 8008f8a:	aa07      	add	r2, sp, #28
 8008f8c:	9300      	str	r3, [sp, #0]
 8008f8e:	0021      	movs	r1, r4
 8008f90:	9b04      	ldr	r3, [sp, #16]
 8008f92:	9803      	ldr	r0, [sp, #12]
 8008f94:	f7ff fe94 	bl	8008cc0 <_printf_common>
 8008f98:	1c43      	adds	r3, r0, #1
 8008f9a:	d1b8      	bne.n	8008f0e <_printf_i+0x172>
 8008f9c:	2001      	movs	r0, #1
 8008f9e:	4240      	negs	r0, r0
 8008fa0:	b009      	add	sp, #36	; 0x24
 8008fa2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008fa4:	0800aa2e 	.word	0x0800aa2e
 8008fa8:	0800aa3f 	.word	0x0800aa3f

08008fac <siprintf>:
 8008fac:	b40e      	push	{r1, r2, r3}
 8008fae:	b500      	push	{lr}
 8008fb0:	490b      	ldr	r1, [pc, #44]	; (8008fe0 <siprintf+0x34>)
 8008fb2:	b09c      	sub	sp, #112	; 0x70
 8008fb4:	ab1d      	add	r3, sp, #116	; 0x74
 8008fb6:	9002      	str	r0, [sp, #8]
 8008fb8:	9006      	str	r0, [sp, #24]
 8008fba:	9107      	str	r1, [sp, #28]
 8008fbc:	9104      	str	r1, [sp, #16]
 8008fbe:	4809      	ldr	r0, [pc, #36]	; (8008fe4 <siprintf+0x38>)
 8008fc0:	4909      	ldr	r1, [pc, #36]	; (8008fe8 <siprintf+0x3c>)
 8008fc2:	cb04      	ldmia	r3!, {r2}
 8008fc4:	9105      	str	r1, [sp, #20]
 8008fc6:	6800      	ldr	r0, [r0, #0]
 8008fc8:	a902      	add	r1, sp, #8
 8008fca:	9301      	str	r3, [sp, #4]
 8008fcc:	f001 faa6 	bl	800a51c <_svfiprintf_r>
 8008fd0:	2300      	movs	r3, #0
 8008fd2:	9a02      	ldr	r2, [sp, #8]
 8008fd4:	7013      	strb	r3, [r2, #0]
 8008fd6:	b01c      	add	sp, #112	; 0x70
 8008fd8:	bc08      	pop	{r3}
 8008fda:	b003      	add	sp, #12
 8008fdc:	4718      	bx	r3
 8008fde:	46c0      	nop			; (mov r8, r8)
 8008fe0:	7fffffff 	.word	0x7fffffff
 8008fe4:	2000002c 	.word	0x2000002c
 8008fe8:	ffff0208 	.word	0xffff0208

08008fec <strncmp>:
 8008fec:	2300      	movs	r3, #0
 8008fee:	b530      	push	{r4, r5, lr}
 8008ff0:	429a      	cmp	r2, r3
 8008ff2:	d00a      	beq.n	800900a <strncmp+0x1e>
 8008ff4:	3a01      	subs	r2, #1
 8008ff6:	5cc4      	ldrb	r4, [r0, r3]
 8008ff8:	5ccd      	ldrb	r5, [r1, r3]
 8008ffa:	42ac      	cmp	r4, r5
 8008ffc:	d104      	bne.n	8009008 <strncmp+0x1c>
 8008ffe:	4293      	cmp	r3, r2
 8009000:	d002      	beq.n	8009008 <strncmp+0x1c>
 8009002:	3301      	adds	r3, #1
 8009004:	2c00      	cmp	r4, #0
 8009006:	d1f6      	bne.n	8008ff6 <strncmp+0xa>
 8009008:	1b63      	subs	r3, r4, r5
 800900a:	0018      	movs	r0, r3
 800900c:	bd30      	pop	{r4, r5, pc}

0800900e <quorem>:
 800900e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009010:	6903      	ldr	r3, [r0, #16]
 8009012:	690c      	ldr	r4, [r1, #16]
 8009014:	b089      	sub	sp, #36	; 0x24
 8009016:	0007      	movs	r7, r0
 8009018:	9105      	str	r1, [sp, #20]
 800901a:	2600      	movs	r6, #0
 800901c:	42a3      	cmp	r3, r4
 800901e:	db65      	blt.n	80090ec <quorem+0xde>
 8009020:	000b      	movs	r3, r1
 8009022:	3c01      	subs	r4, #1
 8009024:	3314      	adds	r3, #20
 8009026:	00a5      	lsls	r5, r4, #2
 8009028:	9303      	str	r3, [sp, #12]
 800902a:	195b      	adds	r3, r3, r5
 800902c:	9304      	str	r3, [sp, #16]
 800902e:	0003      	movs	r3, r0
 8009030:	3314      	adds	r3, #20
 8009032:	9302      	str	r3, [sp, #8]
 8009034:	195d      	adds	r5, r3, r5
 8009036:	9b04      	ldr	r3, [sp, #16]
 8009038:	6828      	ldr	r0, [r5, #0]
 800903a:	681b      	ldr	r3, [r3, #0]
 800903c:	1c59      	adds	r1, r3, #1
 800903e:	9301      	str	r3, [sp, #4]
 8009040:	f7f7 f874 	bl	800012c <__udivsi3>
 8009044:	9001      	str	r0, [sp, #4]
 8009046:	42b0      	cmp	r0, r6
 8009048:	d029      	beq.n	800909e <quorem+0x90>
 800904a:	9b03      	ldr	r3, [sp, #12]
 800904c:	9802      	ldr	r0, [sp, #8]
 800904e:	469c      	mov	ip, r3
 8009050:	9606      	str	r6, [sp, #24]
 8009052:	4662      	mov	r2, ip
 8009054:	ca08      	ldmia	r2!, {r3}
 8009056:	4694      	mov	ip, r2
 8009058:	9a01      	ldr	r2, [sp, #4]
 800905a:	b299      	uxth	r1, r3
 800905c:	4351      	muls	r1, r2
 800905e:	0c1b      	lsrs	r3, r3, #16
 8009060:	4353      	muls	r3, r2
 8009062:	1989      	adds	r1, r1, r6
 8009064:	0c0a      	lsrs	r2, r1, #16
 8009066:	189b      	adds	r3, r3, r2
 8009068:	9307      	str	r3, [sp, #28]
 800906a:	0c1e      	lsrs	r6, r3, #16
 800906c:	6803      	ldr	r3, [r0, #0]
 800906e:	b289      	uxth	r1, r1
 8009070:	b29a      	uxth	r2, r3
 8009072:	9b06      	ldr	r3, [sp, #24]
 8009074:	18d2      	adds	r2, r2, r3
 8009076:	6803      	ldr	r3, [r0, #0]
 8009078:	1a52      	subs	r2, r2, r1
 800907a:	0c19      	lsrs	r1, r3, #16
 800907c:	466b      	mov	r3, sp
 800907e:	8b9b      	ldrh	r3, [r3, #28]
 8009080:	1acb      	subs	r3, r1, r3
 8009082:	1411      	asrs	r1, r2, #16
 8009084:	185b      	adds	r3, r3, r1
 8009086:	1419      	asrs	r1, r3, #16
 8009088:	b292      	uxth	r2, r2
 800908a:	041b      	lsls	r3, r3, #16
 800908c:	431a      	orrs	r2, r3
 800908e:	9b04      	ldr	r3, [sp, #16]
 8009090:	9106      	str	r1, [sp, #24]
 8009092:	c004      	stmia	r0!, {r2}
 8009094:	4563      	cmp	r3, ip
 8009096:	d2dc      	bcs.n	8009052 <quorem+0x44>
 8009098:	682b      	ldr	r3, [r5, #0]
 800909a:	2b00      	cmp	r3, #0
 800909c:	d02d      	beq.n	80090fa <quorem+0xec>
 800909e:	9905      	ldr	r1, [sp, #20]
 80090a0:	0038      	movs	r0, r7
 80090a2:	f001 f851 	bl	800a148 <__mcmp>
 80090a6:	2800      	cmp	r0, #0
 80090a8:	db1f      	blt.n	80090ea <quorem+0xdc>
 80090aa:	2500      	movs	r5, #0
 80090ac:	9b01      	ldr	r3, [sp, #4]
 80090ae:	9802      	ldr	r0, [sp, #8]
 80090b0:	3301      	adds	r3, #1
 80090b2:	9903      	ldr	r1, [sp, #12]
 80090b4:	9301      	str	r3, [sp, #4]
 80090b6:	6802      	ldr	r2, [r0, #0]
 80090b8:	c908      	ldmia	r1!, {r3}
 80090ba:	b292      	uxth	r2, r2
 80090bc:	1955      	adds	r5, r2, r5
 80090be:	b29a      	uxth	r2, r3
 80090c0:	1aaa      	subs	r2, r5, r2
 80090c2:	6805      	ldr	r5, [r0, #0]
 80090c4:	0c1b      	lsrs	r3, r3, #16
 80090c6:	0c2d      	lsrs	r5, r5, #16
 80090c8:	1aeb      	subs	r3, r5, r3
 80090ca:	1415      	asrs	r5, r2, #16
 80090cc:	195b      	adds	r3, r3, r5
 80090ce:	141d      	asrs	r5, r3, #16
 80090d0:	b292      	uxth	r2, r2
 80090d2:	041b      	lsls	r3, r3, #16
 80090d4:	4313      	orrs	r3, r2
 80090d6:	c008      	stmia	r0!, {r3}
 80090d8:	9b04      	ldr	r3, [sp, #16]
 80090da:	428b      	cmp	r3, r1
 80090dc:	d2eb      	bcs.n	80090b6 <quorem+0xa8>
 80090de:	9a02      	ldr	r2, [sp, #8]
 80090e0:	00a3      	lsls	r3, r4, #2
 80090e2:	18d3      	adds	r3, r2, r3
 80090e4:	681a      	ldr	r2, [r3, #0]
 80090e6:	2a00      	cmp	r2, #0
 80090e8:	d011      	beq.n	800910e <quorem+0x100>
 80090ea:	9e01      	ldr	r6, [sp, #4]
 80090ec:	0030      	movs	r0, r6
 80090ee:	b009      	add	sp, #36	; 0x24
 80090f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80090f2:	682b      	ldr	r3, [r5, #0]
 80090f4:	2b00      	cmp	r3, #0
 80090f6:	d104      	bne.n	8009102 <quorem+0xf4>
 80090f8:	3c01      	subs	r4, #1
 80090fa:	9b02      	ldr	r3, [sp, #8]
 80090fc:	3d04      	subs	r5, #4
 80090fe:	42ab      	cmp	r3, r5
 8009100:	d3f7      	bcc.n	80090f2 <quorem+0xe4>
 8009102:	613c      	str	r4, [r7, #16]
 8009104:	e7cb      	b.n	800909e <quorem+0x90>
 8009106:	681a      	ldr	r2, [r3, #0]
 8009108:	2a00      	cmp	r2, #0
 800910a:	d104      	bne.n	8009116 <quorem+0x108>
 800910c:	3c01      	subs	r4, #1
 800910e:	9a02      	ldr	r2, [sp, #8]
 8009110:	3b04      	subs	r3, #4
 8009112:	429a      	cmp	r2, r3
 8009114:	d3f7      	bcc.n	8009106 <quorem+0xf8>
 8009116:	613c      	str	r4, [r7, #16]
 8009118:	e7e7      	b.n	80090ea <quorem+0xdc>
	...

0800911c <_dtoa_r>:
 800911c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800911e:	0016      	movs	r6, r2
 8009120:	001f      	movs	r7, r3
 8009122:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8009124:	b09b      	sub	sp, #108	; 0x6c
 8009126:	9002      	str	r0, [sp, #8]
 8009128:	9d23      	ldr	r5, [sp, #140]	; 0x8c
 800912a:	9606      	str	r6, [sp, #24]
 800912c:	9707      	str	r7, [sp, #28]
 800912e:	2c00      	cmp	r4, #0
 8009130:	d108      	bne.n	8009144 <_dtoa_r+0x28>
 8009132:	2010      	movs	r0, #16
 8009134:	f000 fdde 	bl	8009cf4 <malloc>
 8009138:	9b02      	ldr	r3, [sp, #8]
 800913a:	6258      	str	r0, [r3, #36]	; 0x24
 800913c:	6044      	str	r4, [r0, #4]
 800913e:	6084      	str	r4, [r0, #8]
 8009140:	6004      	str	r4, [r0, #0]
 8009142:	60c4      	str	r4, [r0, #12]
 8009144:	9b02      	ldr	r3, [sp, #8]
 8009146:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009148:	6819      	ldr	r1, [r3, #0]
 800914a:	2900      	cmp	r1, #0
 800914c:	d00b      	beq.n	8009166 <_dtoa_r+0x4a>
 800914e:	685a      	ldr	r2, [r3, #4]
 8009150:	2301      	movs	r3, #1
 8009152:	4093      	lsls	r3, r2
 8009154:	604a      	str	r2, [r1, #4]
 8009156:	608b      	str	r3, [r1, #8]
 8009158:	9802      	ldr	r0, [sp, #8]
 800915a:	f000 fe18 	bl	8009d8e <_Bfree>
 800915e:	2200      	movs	r2, #0
 8009160:	9b02      	ldr	r3, [sp, #8]
 8009162:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009164:	601a      	str	r2, [r3, #0]
 8009166:	2f00      	cmp	r7, #0
 8009168:	da20      	bge.n	80091ac <_dtoa_r+0x90>
 800916a:	2301      	movs	r3, #1
 800916c:	602b      	str	r3, [r5, #0]
 800916e:	007b      	lsls	r3, r7, #1
 8009170:	085b      	lsrs	r3, r3, #1
 8009172:	9307      	str	r3, [sp, #28]
 8009174:	9c07      	ldr	r4, [sp, #28]
 8009176:	4bb2      	ldr	r3, [pc, #712]	; (8009440 <_dtoa_r+0x324>)
 8009178:	0022      	movs	r2, r4
 800917a:	9317      	str	r3, [sp, #92]	; 0x5c
 800917c:	401a      	ands	r2, r3
 800917e:	429a      	cmp	r2, r3
 8009180:	d117      	bne.n	80091b2 <_dtoa_r+0x96>
 8009182:	4bb0      	ldr	r3, [pc, #704]	; (8009444 <_dtoa_r+0x328>)
 8009184:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8009186:	6013      	str	r3, [r2, #0]
 8009188:	9b06      	ldr	r3, [sp, #24]
 800918a:	2b00      	cmp	r3, #0
 800918c:	d103      	bne.n	8009196 <_dtoa_r+0x7a>
 800918e:	0324      	lsls	r4, r4, #12
 8009190:	d101      	bne.n	8009196 <_dtoa_r+0x7a>
 8009192:	f000 fd87 	bl	8009ca4 <_dtoa_r+0xb88>
 8009196:	4bac      	ldr	r3, [pc, #688]	; (8009448 <_dtoa_r+0x32c>)
 8009198:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800919a:	9308      	str	r3, [sp, #32]
 800919c:	2a00      	cmp	r2, #0
 800919e:	d002      	beq.n	80091a6 <_dtoa_r+0x8a>
 80091a0:	4baa      	ldr	r3, [pc, #680]	; (800944c <_dtoa_r+0x330>)
 80091a2:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80091a4:	6013      	str	r3, [r2, #0]
 80091a6:	9808      	ldr	r0, [sp, #32]
 80091a8:	b01b      	add	sp, #108	; 0x6c
 80091aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80091ac:	2300      	movs	r3, #0
 80091ae:	602b      	str	r3, [r5, #0]
 80091b0:	e7e0      	b.n	8009174 <_dtoa_r+0x58>
 80091b2:	9e06      	ldr	r6, [sp, #24]
 80091b4:	9f07      	ldr	r7, [sp, #28]
 80091b6:	2200      	movs	r2, #0
 80091b8:	2300      	movs	r3, #0
 80091ba:	0030      	movs	r0, r6
 80091bc:	0039      	movs	r1, r7
 80091be:	f7f7 f93b 	bl	8000438 <__aeabi_dcmpeq>
 80091c2:	1e05      	subs	r5, r0, #0
 80091c4:	d00b      	beq.n	80091de <_dtoa_r+0xc2>
 80091c6:	2301      	movs	r3, #1
 80091c8:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80091ca:	6013      	str	r3, [r2, #0]
 80091cc:	4ba0      	ldr	r3, [pc, #640]	; (8009450 <_dtoa_r+0x334>)
 80091ce:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80091d0:	9308      	str	r3, [sp, #32]
 80091d2:	2a00      	cmp	r2, #0
 80091d4:	d0e7      	beq.n	80091a6 <_dtoa_r+0x8a>
 80091d6:	4a9f      	ldr	r2, [pc, #636]	; (8009454 <_dtoa_r+0x338>)
 80091d8:	9924      	ldr	r1, [sp, #144]	; 0x90
 80091da:	600a      	str	r2, [r1, #0]
 80091dc:	e7e3      	b.n	80091a6 <_dtoa_r+0x8a>
 80091de:	ab18      	add	r3, sp, #96	; 0x60
 80091e0:	9301      	str	r3, [sp, #4]
 80091e2:	ab19      	add	r3, sp, #100	; 0x64
 80091e4:	9300      	str	r3, [sp, #0]
 80091e6:	0032      	movs	r2, r6
 80091e8:	003b      	movs	r3, r7
 80091ea:	9802      	ldr	r0, [sp, #8]
 80091ec:	f001 f82a 	bl	800a244 <__d2b>
 80091f0:	0063      	lsls	r3, r4, #1
 80091f2:	9003      	str	r0, [sp, #12]
 80091f4:	0d5b      	lsrs	r3, r3, #21
 80091f6:	d074      	beq.n	80092e2 <_dtoa_r+0x1c6>
 80091f8:	033a      	lsls	r2, r7, #12
 80091fa:	4c97      	ldr	r4, [pc, #604]	; (8009458 <_dtoa_r+0x33c>)
 80091fc:	0b12      	lsrs	r2, r2, #12
 80091fe:	4314      	orrs	r4, r2
 8009200:	0021      	movs	r1, r4
 8009202:	4a96      	ldr	r2, [pc, #600]	; (800945c <_dtoa_r+0x340>)
 8009204:	0030      	movs	r0, r6
 8009206:	9516      	str	r5, [sp, #88]	; 0x58
 8009208:	189e      	adds	r6, r3, r2
 800920a:	2200      	movs	r2, #0
 800920c:	4b94      	ldr	r3, [pc, #592]	; (8009460 <_dtoa_r+0x344>)
 800920e:	f7f8 fd5d 	bl	8001ccc <__aeabi_dsub>
 8009212:	4a94      	ldr	r2, [pc, #592]	; (8009464 <_dtoa_r+0x348>)
 8009214:	4b94      	ldr	r3, [pc, #592]	; (8009468 <_dtoa_r+0x34c>)
 8009216:	f7f8 fae7 	bl	80017e8 <__aeabi_dmul>
 800921a:	4a94      	ldr	r2, [pc, #592]	; (800946c <_dtoa_r+0x350>)
 800921c:	4b94      	ldr	r3, [pc, #592]	; (8009470 <_dtoa_r+0x354>)
 800921e:	f7f7 fbbd 	bl	800099c <__aeabi_dadd>
 8009222:	0004      	movs	r4, r0
 8009224:	0030      	movs	r0, r6
 8009226:	000d      	movs	r5, r1
 8009228:	f7f9 f8ea 	bl	8002400 <__aeabi_i2d>
 800922c:	4a91      	ldr	r2, [pc, #580]	; (8009474 <_dtoa_r+0x358>)
 800922e:	4b92      	ldr	r3, [pc, #584]	; (8009478 <_dtoa_r+0x35c>)
 8009230:	f7f8 fada 	bl	80017e8 <__aeabi_dmul>
 8009234:	0002      	movs	r2, r0
 8009236:	000b      	movs	r3, r1
 8009238:	0020      	movs	r0, r4
 800923a:	0029      	movs	r1, r5
 800923c:	f7f7 fbae 	bl	800099c <__aeabi_dadd>
 8009240:	0004      	movs	r4, r0
 8009242:	000d      	movs	r5, r1
 8009244:	f7f9 f8a6 	bl	8002394 <__aeabi_d2iz>
 8009248:	2200      	movs	r2, #0
 800924a:	0007      	movs	r7, r0
 800924c:	2300      	movs	r3, #0
 800924e:	0020      	movs	r0, r4
 8009250:	0029      	movs	r1, r5
 8009252:	f7f7 f8f7 	bl	8000444 <__aeabi_dcmplt>
 8009256:	2800      	cmp	r0, #0
 8009258:	d009      	beq.n	800926e <_dtoa_r+0x152>
 800925a:	0038      	movs	r0, r7
 800925c:	f7f9 f8d0 	bl	8002400 <__aeabi_i2d>
 8009260:	002b      	movs	r3, r5
 8009262:	0022      	movs	r2, r4
 8009264:	f7f7 f8e8 	bl	8000438 <__aeabi_dcmpeq>
 8009268:	4243      	negs	r3, r0
 800926a:	4158      	adcs	r0, r3
 800926c:	1a3f      	subs	r7, r7, r0
 800926e:	2301      	movs	r3, #1
 8009270:	9314      	str	r3, [sp, #80]	; 0x50
 8009272:	2f16      	cmp	r7, #22
 8009274:	d80d      	bhi.n	8009292 <_dtoa_r+0x176>
 8009276:	4981      	ldr	r1, [pc, #516]	; (800947c <_dtoa_r+0x360>)
 8009278:	00fb      	lsls	r3, r7, #3
 800927a:	18c9      	adds	r1, r1, r3
 800927c:	6808      	ldr	r0, [r1, #0]
 800927e:	6849      	ldr	r1, [r1, #4]
 8009280:	9a06      	ldr	r2, [sp, #24]
 8009282:	9b07      	ldr	r3, [sp, #28]
 8009284:	f7f7 f8f2 	bl	800046c <__aeabi_dcmpgt>
 8009288:	2800      	cmp	r0, #0
 800928a:	d046      	beq.n	800931a <_dtoa_r+0x1fe>
 800928c:	2300      	movs	r3, #0
 800928e:	3f01      	subs	r7, #1
 8009290:	9314      	str	r3, [sp, #80]	; 0x50
 8009292:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8009294:	1b9e      	subs	r6, r3, r6
 8009296:	2300      	movs	r3, #0
 8009298:	930a      	str	r3, [sp, #40]	; 0x28
 800929a:	0033      	movs	r3, r6
 800929c:	3b01      	subs	r3, #1
 800929e:	930b      	str	r3, [sp, #44]	; 0x2c
 80092a0:	d504      	bpl.n	80092ac <_dtoa_r+0x190>
 80092a2:	2301      	movs	r3, #1
 80092a4:	1b9b      	subs	r3, r3, r6
 80092a6:	930a      	str	r3, [sp, #40]	; 0x28
 80092a8:	2300      	movs	r3, #0
 80092aa:	930b      	str	r3, [sp, #44]	; 0x2c
 80092ac:	2f00      	cmp	r7, #0
 80092ae:	db36      	blt.n	800931e <_dtoa_r+0x202>
 80092b0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80092b2:	9711      	str	r7, [sp, #68]	; 0x44
 80092b4:	19db      	adds	r3, r3, r7
 80092b6:	930b      	str	r3, [sp, #44]	; 0x2c
 80092b8:	2300      	movs	r3, #0
 80092ba:	9304      	str	r3, [sp, #16]
 80092bc:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80092be:	2401      	movs	r4, #1
 80092c0:	2b09      	cmp	r3, #9
 80092c2:	d900      	bls.n	80092c6 <_dtoa_r+0x1aa>
 80092c4:	e084      	b.n	80093d0 <_dtoa_r+0x2b4>
 80092c6:	2b05      	cmp	r3, #5
 80092c8:	dd02      	ble.n	80092d0 <_dtoa_r+0x1b4>
 80092ca:	2400      	movs	r4, #0
 80092cc:	3b04      	subs	r3, #4
 80092ce:	9320      	str	r3, [sp, #128]	; 0x80
 80092d0:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80092d2:	1e98      	subs	r0, r3, #2
 80092d4:	2803      	cmp	r0, #3
 80092d6:	d900      	bls.n	80092da <_dtoa_r+0x1be>
 80092d8:	e084      	b.n	80093e4 <_dtoa_r+0x2c8>
 80092da:	f7f6 ff1d 	bl	8000118 <__gnu_thumb1_case_uqi>
 80092de:	7775      	.short	0x7775
 80092e0:	6a28      	.short	0x6a28
 80092e2:	9b18      	ldr	r3, [sp, #96]	; 0x60
 80092e4:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80092e6:	189e      	adds	r6, r3, r2
 80092e8:	4b65      	ldr	r3, [pc, #404]	; (8009480 <_dtoa_r+0x364>)
 80092ea:	18f2      	adds	r2, r6, r3
 80092ec:	2a20      	cmp	r2, #32
 80092ee:	dd0f      	ble.n	8009310 <_dtoa_r+0x1f4>
 80092f0:	2340      	movs	r3, #64	; 0x40
 80092f2:	1a9b      	subs	r3, r3, r2
 80092f4:	409c      	lsls	r4, r3
 80092f6:	4b63      	ldr	r3, [pc, #396]	; (8009484 <_dtoa_r+0x368>)
 80092f8:	9806      	ldr	r0, [sp, #24]
 80092fa:	18f3      	adds	r3, r6, r3
 80092fc:	40d8      	lsrs	r0, r3
 80092fe:	4320      	orrs	r0, r4
 8009300:	f7f9 f8b8 	bl	8002474 <__aeabi_ui2d>
 8009304:	2301      	movs	r3, #1
 8009306:	4c60      	ldr	r4, [pc, #384]	; (8009488 <_dtoa_r+0x36c>)
 8009308:	3e01      	subs	r6, #1
 800930a:	1909      	adds	r1, r1, r4
 800930c:	9316      	str	r3, [sp, #88]	; 0x58
 800930e:	e77c      	b.n	800920a <_dtoa_r+0xee>
 8009310:	2320      	movs	r3, #32
 8009312:	9806      	ldr	r0, [sp, #24]
 8009314:	1a9b      	subs	r3, r3, r2
 8009316:	4098      	lsls	r0, r3
 8009318:	e7f2      	b.n	8009300 <_dtoa_r+0x1e4>
 800931a:	9014      	str	r0, [sp, #80]	; 0x50
 800931c:	e7b9      	b.n	8009292 <_dtoa_r+0x176>
 800931e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009320:	1bdb      	subs	r3, r3, r7
 8009322:	930a      	str	r3, [sp, #40]	; 0x28
 8009324:	427b      	negs	r3, r7
 8009326:	9304      	str	r3, [sp, #16]
 8009328:	2300      	movs	r3, #0
 800932a:	9311      	str	r3, [sp, #68]	; 0x44
 800932c:	e7c6      	b.n	80092bc <_dtoa_r+0x1a0>
 800932e:	2301      	movs	r3, #1
 8009330:	930d      	str	r3, [sp, #52]	; 0x34
 8009332:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009334:	2b00      	cmp	r3, #0
 8009336:	dd59      	ble.n	80093ec <_dtoa_r+0x2d0>
 8009338:	930c      	str	r3, [sp, #48]	; 0x30
 800933a:	9309      	str	r3, [sp, #36]	; 0x24
 800933c:	9a02      	ldr	r2, [sp, #8]
 800933e:	6a55      	ldr	r5, [r2, #36]	; 0x24
 8009340:	2200      	movs	r2, #0
 8009342:	606a      	str	r2, [r5, #4]
 8009344:	3204      	adds	r2, #4
 8009346:	0010      	movs	r0, r2
 8009348:	3014      	adds	r0, #20
 800934a:	6869      	ldr	r1, [r5, #4]
 800934c:	4298      	cmp	r0, r3
 800934e:	d952      	bls.n	80093f6 <_dtoa_r+0x2da>
 8009350:	9802      	ldr	r0, [sp, #8]
 8009352:	f000 fce4 	bl	8009d1e <_Balloc>
 8009356:	9b02      	ldr	r3, [sp, #8]
 8009358:	6028      	str	r0, [r5, #0]
 800935a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800935c:	681b      	ldr	r3, [r3, #0]
 800935e:	9308      	str	r3, [sp, #32]
 8009360:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009362:	2b0e      	cmp	r3, #14
 8009364:	d900      	bls.n	8009368 <_dtoa_r+0x24c>
 8009366:	e10a      	b.n	800957e <_dtoa_r+0x462>
 8009368:	2c00      	cmp	r4, #0
 800936a:	d100      	bne.n	800936e <_dtoa_r+0x252>
 800936c:	e107      	b.n	800957e <_dtoa_r+0x462>
 800936e:	9b06      	ldr	r3, [sp, #24]
 8009370:	9c07      	ldr	r4, [sp, #28]
 8009372:	9312      	str	r3, [sp, #72]	; 0x48
 8009374:	9413      	str	r4, [sp, #76]	; 0x4c
 8009376:	2f00      	cmp	r7, #0
 8009378:	dc00      	bgt.n	800937c <_dtoa_r+0x260>
 800937a:	e089      	b.n	8009490 <_dtoa_r+0x374>
 800937c:	210f      	movs	r1, #15
 800937e:	003a      	movs	r2, r7
 8009380:	4b3e      	ldr	r3, [pc, #248]	; (800947c <_dtoa_r+0x360>)
 8009382:	400a      	ands	r2, r1
 8009384:	00d2      	lsls	r2, r2, #3
 8009386:	189b      	adds	r3, r3, r2
 8009388:	681d      	ldr	r5, [r3, #0]
 800938a:	685e      	ldr	r6, [r3, #4]
 800938c:	2302      	movs	r3, #2
 800938e:	113c      	asrs	r4, r7, #4
 8009390:	930e      	str	r3, [sp, #56]	; 0x38
 8009392:	06e3      	lsls	r3, r4, #27
 8009394:	d50b      	bpl.n	80093ae <_dtoa_r+0x292>
 8009396:	4b3d      	ldr	r3, [pc, #244]	; (800948c <_dtoa_r+0x370>)
 8009398:	400c      	ands	r4, r1
 800939a:	6a1a      	ldr	r2, [r3, #32]
 800939c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800939e:	9812      	ldr	r0, [sp, #72]	; 0x48
 80093a0:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80093a2:	f7f7 fe17 	bl	8000fd4 <__aeabi_ddiv>
 80093a6:	2303      	movs	r3, #3
 80093a8:	9006      	str	r0, [sp, #24]
 80093aa:	9107      	str	r1, [sp, #28]
 80093ac:	930e      	str	r3, [sp, #56]	; 0x38
 80093ae:	2300      	movs	r3, #0
 80093b0:	e03a      	b.n	8009428 <_dtoa_r+0x30c>
 80093b2:	2301      	movs	r3, #1
 80093b4:	930d      	str	r3, [sp, #52]	; 0x34
 80093b6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80093b8:	18fb      	adds	r3, r7, r3
 80093ba:	930c      	str	r3, [sp, #48]	; 0x30
 80093bc:	3301      	adds	r3, #1
 80093be:	9309      	str	r3, [sp, #36]	; 0x24
 80093c0:	2b00      	cmp	r3, #0
 80093c2:	dcbb      	bgt.n	800933c <_dtoa_r+0x220>
 80093c4:	2301      	movs	r3, #1
 80093c6:	e7b9      	b.n	800933c <_dtoa_r+0x220>
 80093c8:	2300      	movs	r3, #0
 80093ca:	e7b1      	b.n	8009330 <_dtoa_r+0x214>
 80093cc:	2300      	movs	r3, #0
 80093ce:	e7f1      	b.n	80093b4 <_dtoa_r+0x298>
 80093d0:	2300      	movs	r3, #0
 80093d2:	940d      	str	r4, [sp, #52]	; 0x34
 80093d4:	9320      	str	r3, [sp, #128]	; 0x80
 80093d6:	3b01      	subs	r3, #1
 80093d8:	2200      	movs	r2, #0
 80093da:	930c      	str	r3, [sp, #48]	; 0x30
 80093dc:	9309      	str	r3, [sp, #36]	; 0x24
 80093de:	3313      	adds	r3, #19
 80093e0:	9221      	str	r2, [sp, #132]	; 0x84
 80093e2:	e7ab      	b.n	800933c <_dtoa_r+0x220>
 80093e4:	2301      	movs	r3, #1
 80093e6:	930d      	str	r3, [sp, #52]	; 0x34
 80093e8:	3b02      	subs	r3, #2
 80093ea:	e7f5      	b.n	80093d8 <_dtoa_r+0x2bc>
 80093ec:	2301      	movs	r3, #1
 80093ee:	930c      	str	r3, [sp, #48]	; 0x30
 80093f0:	9309      	str	r3, [sp, #36]	; 0x24
 80093f2:	001a      	movs	r2, r3
 80093f4:	e7f4      	b.n	80093e0 <_dtoa_r+0x2c4>
 80093f6:	3101      	adds	r1, #1
 80093f8:	6069      	str	r1, [r5, #4]
 80093fa:	0052      	lsls	r2, r2, #1
 80093fc:	e7a3      	b.n	8009346 <_dtoa_r+0x22a>
 80093fe:	2301      	movs	r3, #1
 8009400:	421c      	tst	r4, r3
 8009402:	d00e      	beq.n	8009422 <_dtoa_r+0x306>
 8009404:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009406:	4a21      	ldr	r2, [pc, #132]	; (800948c <_dtoa_r+0x370>)
 8009408:	3301      	adds	r3, #1
 800940a:	930e      	str	r3, [sp, #56]	; 0x38
 800940c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800940e:	0028      	movs	r0, r5
 8009410:	00db      	lsls	r3, r3, #3
 8009412:	189b      	adds	r3, r3, r2
 8009414:	0031      	movs	r1, r6
 8009416:	681a      	ldr	r2, [r3, #0]
 8009418:	685b      	ldr	r3, [r3, #4]
 800941a:	f7f8 f9e5 	bl	80017e8 <__aeabi_dmul>
 800941e:	0005      	movs	r5, r0
 8009420:	000e      	movs	r6, r1
 8009422:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009424:	1064      	asrs	r4, r4, #1
 8009426:	3301      	adds	r3, #1
 8009428:	9310      	str	r3, [sp, #64]	; 0x40
 800942a:	2c00      	cmp	r4, #0
 800942c:	d1e7      	bne.n	80093fe <_dtoa_r+0x2e2>
 800942e:	9806      	ldr	r0, [sp, #24]
 8009430:	9907      	ldr	r1, [sp, #28]
 8009432:	002a      	movs	r2, r5
 8009434:	0033      	movs	r3, r6
 8009436:	f7f7 fdcd 	bl	8000fd4 <__aeabi_ddiv>
 800943a:	9006      	str	r0, [sp, #24]
 800943c:	9107      	str	r1, [sp, #28]
 800943e:	e042      	b.n	80094c6 <_dtoa_r+0x3aa>
 8009440:	7ff00000 	.word	0x7ff00000
 8009444:	0000270f 	.word	0x0000270f
 8009448:	0800aa59 	.word	0x0800aa59
 800944c:	0800aa5c 	.word	0x0800aa5c
 8009450:	0800aa2c 	.word	0x0800aa2c
 8009454:	0800aa2d 	.word	0x0800aa2d
 8009458:	3ff00000 	.word	0x3ff00000
 800945c:	fffffc01 	.word	0xfffffc01
 8009460:	3ff80000 	.word	0x3ff80000
 8009464:	636f4361 	.word	0x636f4361
 8009468:	3fd287a7 	.word	0x3fd287a7
 800946c:	8b60c8b3 	.word	0x8b60c8b3
 8009470:	3fc68a28 	.word	0x3fc68a28
 8009474:	509f79fb 	.word	0x509f79fb
 8009478:	3fd34413 	.word	0x3fd34413
 800947c:	0800aa88 	.word	0x0800aa88
 8009480:	00000432 	.word	0x00000432
 8009484:	00000412 	.word	0x00000412
 8009488:	fe100000 	.word	0xfe100000
 800948c:	0800aa60 	.word	0x0800aa60
 8009490:	2302      	movs	r3, #2
 8009492:	930e      	str	r3, [sp, #56]	; 0x38
 8009494:	2f00      	cmp	r7, #0
 8009496:	d016      	beq.n	80094c6 <_dtoa_r+0x3aa>
 8009498:	9812      	ldr	r0, [sp, #72]	; 0x48
 800949a:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800949c:	427c      	negs	r4, r7
 800949e:	330d      	adds	r3, #13
 80094a0:	4023      	ands	r3, r4
 80094a2:	4ace      	ldr	r2, [pc, #824]	; (80097dc <_dtoa_r+0x6c0>)
 80094a4:	00db      	lsls	r3, r3, #3
 80094a6:	18d3      	adds	r3, r2, r3
 80094a8:	681a      	ldr	r2, [r3, #0]
 80094aa:	685b      	ldr	r3, [r3, #4]
 80094ac:	f7f8 f99c 	bl	80017e8 <__aeabi_dmul>
 80094b0:	2300      	movs	r3, #0
 80094b2:	2601      	movs	r6, #1
 80094b4:	001d      	movs	r5, r3
 80094b6:	9006      	str	r0, [sp, #24]
 80094b8:	9107      	str	r1, [sp, #28]
 80094ba:	1124      	asrs	r4, r4, #4
 80094bc:	2c00      	cmp	r4, #0
 80094be:	d000      	beq.n	80094c2 <_dtoa_r+0x3a6>
 80094c0:	e08c      	b.n	80095dc <_dtoa_r+0x4c0>
 80094c2:	2b00      	cmp	r3, #0
 80094c4:	d1b9      	bne.n	800943a <_dtoa_r+0x31e>
 80094c6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80094c8:	2b00      	cmp	r3, #0
 80094ca:	d100      	bne.n	80094ce <_dtoa_r+0x3b2>
 80094cc:	e096      	b.n	80095fc <_dtoa_r+0x4e0>
 80094ce:	9c06      	ldr	r4, [sp, #24]
 80094d0:	9d07      	ldr	r5, [sp, #28]
 80094d2:	2200      	movs	r2, #0
 80094d4:	4bc2      	ldr	r3, [pc, #776]	; (80097e0 <_dtoa_r+0x6c4>)
 80094d6:	0020      	movs	r0, r4
 80094d8:	0029      	movs	r1, r5
 80094da:	f7f6 ffb3 	bl	8000444 <__aeabi_dcmplt>
 80094de:	2800      	cmp	r0, #0
 80094e0:	d100      	bne.n	80094e4 <_dtoa_r+0x3c8>
 80094e2:	e08b      	b.n	80095fc <_dtoa_r+0x4e0>
 80094e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80094e6:	2b00      	cmp	r3, #0
 80094e8:	d100      	bne.n	80094ec <_dtoa_r+0x3d0>
 80094ea:	e087      	b.n	80095fc <_dtoa_r+0x4e0>
 80094ec:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80094ee:	2b00      	cmp	r3, #0
 80094f0:	dd41      	ble.n	8009576 <_dtoa_r+0x45a>
 80094f2:	4bbc      	ldr	r3, [pc, #752]	; (80097e4 <_dtoa_r+0x6c8>)
 80094f4:	2200      	movs	r2, #0
 80094f6:	0020      	movs	r0, r4
 80094f8:	0029      	movs	r1, r5
 80094fa:	f7f8 f975 	bl	80017e8 <__aeabi_dmul>
 80094fe:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009500:	9006      	str	r0, [sp, #24]
 8009502:	9107      	str	r1, [sp, #28]
 8009504:	3301      	adds	r3, #1
 8009506:	930e      	str	r3, [sp, #56]	; 0x38
 8009508:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800950a:	1e7e      	subs	r6, r7, #1
 800950c:	980e      	ldr	r0, [sp, #56]	; 0x38
 800950e:	9310      	str	r3, [sp, #64]	; 0x40
 8009510:	f7f8 ff76 	bl	8002400 <__aeabi_i2d>
 8009514:	9a06      	ldr	r2, [sp, #24]
 8009516:	9b07      	ldr	r3, [sp, #28]
 8009518:	f7f8 f966 	bl	80017e8 <__aeabi_dmul>
 800951c:	2200      	movs	r2, #0
 800951e:	4bb2      	ldr	r3, [pc, #712]	; (80097e8 <_dtoa_r+0x6cc>)
 8009520:	f7f7 fa3c 	bl	800099c <__aeabi_dadd>
 8009524:	4ab1      	ldr	r2, [pc, #708]	; (80097ec <_dtoa_r+0x6d0>)
 8009526:	900e      	str	r0, [sp, #56]	; 0x38
 8009528:	910f      	str	r1, [sp, #60]	; 0x3c
 800952a:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 800952c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800952e:	4694      	mov	ip, r2
 8009530:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009532:	4463      	add	r3, ip
 8009534:	9315      	str	r3, [sp, #84]	; 0x54
 8009536:	001d      	movs	r5, r3
 8009538:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800953a:	2b00      	cmp	r3, #0
 800953c:	d161      	bne.n	8009602 <_dtoa_r+0x4e6>
 800953e:	9806      	ldr	r0, [sp, #24]
 8009540:	9907      	ldr	r1, [sp, #28]
 8009542:	2200      	movs	r2, #0
 8009544:	4baa      	ldr	r3, [pc, #680]	; (80097f0 <_dtoa_r+0x6d4>)
 8009546:	f7f8 fbc1 	bl	8001ccc <__aeabi_dsub>
 800954a:	0022      	movs	r2, r4
 800954c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800954e:	9006      	str	r0, [sp, #24]
 8009550:	9107      	str	r1, [sp, #28]
 8009552:	f7f6 ff8b 	bl	800046c <__aeabi_dcmpgt>
 8009556:	2800      	cmp	r0, #0
 8009558:	d000      	beq.n	800955c <_dtoa_r+0x440>
 800955a:	e2a8      	b.n	8009aae <_dtoa_r+0x992>
 800955c:	48a5      	ldr	r0, [pc, #660]	; (80097f4 <_dtoa_r+0x6d8>)
 800955e:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8009560:	4684      	mov	ip, r0
 8009562:	4461      	add	r1, ip
 8009564:	000b      	movs	r3, r1
 8009566:	9806      	ldr	r0, [sp, #24]
 8009568:	9907      	ldr	r1, [sp, #28]
 800956a:	0022      	movs	r2, r4
 800956c:	f7f6 ff6a 	bl	8000444 <__aeabi_dcmplt>
 8009570:	2800      	cmp	r0, #0
 8009572:	d000      	beq.n	8009576 <_dtoa_r+0x45a>
 8009574:	e295      	b.n	8009aa2 <_dtoa_r+0x986>
 8009576:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009578:	9c13      	ldr	r4, [sp, #76]	; 0x4c
 800957a:	9306      	str	r3, [sp, #24]
 800957c:	9407      	str	r4, [sp, #28]
 800957e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009580:	2b00      	cmp	r3, #0
 8009582:	da00      	bge.n	8009586 <_dtoa_r+0x46a>
 8009584:	e15c      	b.n	8009840 <_dtoa_r+0x724>
 8009586:	2f0e      	cmp	r7, #14
 8009588:	dd00      	ble.n	800958c <_dtoa_r+0x470>
 800958a:	e159      	b.n	8009840 <_dtoa_r+0x724>
 800958c:	4b93      	ldr	r3, [pc, #588]	; (80097dc <_dtoa_r+0x6c0>)
 800958e:	00fa      	lsls	r2, r7, #3
 8009590:	189b      	adds	r3, r3, r2
 8009592:	685c      	ldr	r4, [r3, #4]
 8009594:	681b      	ldr	r3, [r3, #0]
 8009596:	9304      	str	r3, [sp, #16]
 8009598:	9405      	str	r4, [sp, #20]
 800959a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800959c:	2b00      	cmp	r3, #0
 800959e:	db00      	blt.n	80095a2 <_dtoa_r+0x486>
 80095a0:	e0d8      	b.n	8009754 <_dtoa_r+0x638>
 80095a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80095a4:	2b00      	cmp	r3, #0
 80095a6:	dd00      	ble.n	80095aa <_dtoa_r+0x48e>
 80095a8:	e0d4      	b.n	8009754 <_dtoa_r+0x638>
 80095aa:	d000      	beq.n	80095ae <_dtoa_r+0x492>
 80095ac:	e27d      	b.n	8009aaa <_dtoa_r+0x98e>
 80095ae:	9804      	ldr	r0, [sp, #16]
 80095b0:	9905      	ldr	r1, [sp, #20]
 80095b2:	2200      	movs	r2, #0
 80095b4:	4b8e      	ldr	r3, [pc, #568]	; (80097f0 <_dtoa_r+0x6d4>)
 80095b6:	f7f8 f917 	bl	80017e8 <__aeabi_dmul>
 80095ba:	9a06      	ldr	r2, [sp, #24]
 80095bc:	9b07      	ldr	r3, [sp, #28]
 80095be:	f7f6 ff5f 	bl	8000480 <__aeabi_dcmpge>
 80095c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80095c4:	9304      	str	r3, [sp, #16]
 80095c6:	001e      	movs	r6, r3
 80095c8:	2800      	cmp	r0, #0
 80095ca:	d000      	beq.n	80095ce <_dtoa_r+0x4b2>
 80095cc:	e24f      	b.n	8009a6e <_dtoa_r+0x952>
 80095ce:	9b08      	ldr	r3, [sp, #32]
 80095d0:	9a08      	ldr	r2, [sp, #32]
 80095d2:	1c5d      	adds	r5, r3, #1
 80095d4:	2331      	movs	r3, #49	; 0x31
 80095d6:	3701      	adds	r7, #1
 80095d8:	7013      	strb	r3, [r2, #0]
 80095da:	e24b      	b.n	8009a74 <_dtoa_r+0x958>
 80095dc:	4234      	tst	r4, r6
 80095de:	d00a      	beq.n	80095f6 <_dtoa_r+0x4da>
 80095e0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80095e2:	4a85      	ldr	r2, [pc, #532]	; (80097f8 <_dtoa_r+0x6dc>)
 80095e4:	3301      	adds	r3, #1
 80095e6:	930e      	str	r3, [sp, #56]	; 0x38
 80095e8:	00eb      	lsls	r3, r5, #3
 80095ea:	189b      	adds	r3, r3, r2
 80095ec:	681a      	ldr	r2, [r3, #0]
 80095ee:	685b      	ldr	r3, [r3, #4]
 80095f0:	f7f8 f8fa 	bl	80017e8 <__aeabi_dmul>
 80095f4:	0033      	movs	r3, r6
 80095f6:	1064      	asrs	r4, r4, #1
 80095f8:	3501      	adds	r5, #1
 80095fa:	e75f      	b.n	80094bc <_dtoa_r+0x3a0>
 80095fc:	003e      	movs	r6, r7
 80095fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009600:	e784      	b.n	800950c <_dtoa_r+0x3f0>
 8009602:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009604:	990d      	ldr	r1, [sp, #52]	; 0x34
 8009606:	1e5a      	subs	r2, r3, #1
 8009608:	4b74      	ldr	r3, [pc, #464]	; (80097dc <_dtoa_r+0x6c0>)
 800960a:	00d2      	lsls	r2, r2, #3
 800960c:	189b      	adds	r3, r3, r2
 800960e:	681a      	ldr	r2, [r3, #0]
 8009610:	685b      	ldr	r3, [r3, #4]
 8009612:	2900      	cmp	r1, #0
 8009614:	d049      	beq.n	80096aa <_dtoa_r+0x58e>
 8009616:	2000      	movs	r0, #0
 8009618:	4978      	ldr	r1, [pc, #480]	; (80097fc <_dtoa_r+0x6e0>)
 800961a:	f7f7 fcdb 	bl	8000fd4 <__aeabi_ddiv>
 800961e:	002b      	movs	r3, r5
 8009620:	0022      	movs	r2, r4
 8009622:	f7f8 fb53 	bl	8001ccc <__aeabi_dsub>
 8009626:	9b08      	ldr	r3, [sp, #32]
 8009628:	900e      	str	r0, [sp, #56]	; 0x38
 800962a:	910f      	str	r1, [sp, #60]	; 0x3c
 800962c:	9315      	str	r3, [sp, #84]	; 0x54
 800962e:	9806      	ldr	r0, [sp, #24]
 8009630:	9907      	ldr	r1, [sp, #28]
 8009632:	f7f8 feaf 	bl	8002394 <__aeabi_d2iz>
 8009636:	0004      	movs	r4, r0
 8009638:	f7f8 fee2 	bl	8002400 <__aeabi_i2d>
 800963c:	0002      	movs	r2, r0
 800963e:	000b      	movs	r3, r1
 8009640:	9806      	ldr	r0, [sp, #24]
 8009642:	9907      	ldr	r1, [sp, #28]
 8009644:	f7f8 fb42 	bl	8001ccc <__aeabi_dsub>
 8009648:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800964a:	3430      	adds	r4, #48	; 0x30
 800964c:	1c5d      	adds	r5, r3, #1
 800964e:	701c      	strb	r4, [r3, #0]
 8009650:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009652:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009654:	9006      	str	r0, [sp, #24]
 8009656:	9107      	str	r1, [sp, #28]
 8009658:	f7f6 fef4 	bl	8000444 <__aeabi_dcmplt>
 800965c:	2800      	cmp	r0, #0
 800965e:	d16c      	bne.n	800973a <_dtoa_r+0x61e>
 8009660:	9a06      	ldr	r2, [sp, #24]
 8009662:	9b07      	ldr	r3, [sp, #28]
 8009664:	2000      	movs	r0, #0
 8009666:	495e      	ldr	r1, [pc, #376]	; (80097e0 <_dtoa_r+0x6c4>)
 8009668:	f7f8 fb30 	bl	8001ccc <__aeabi_dsub>
 800966c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800966e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009670:	f7f6 fee8 	bl	8000444 <__aeabi_dcmplt>
 8009674:	2800      	cmp	r0, #0
 8009676:	d000      	beq.n	800967a <_dtoa_r+0x55e>
 8009678:	e0c3      	b.n	8009802 <_dtoa_r+0x6e6>
 800967a:	9b08      	ldr	r3, [sp, #32]
 800967c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800967e:	1aeb      	subs	r3, r5, r3
 8009680:	429a      	cmp	r2, r3
 8009682:	dc00      	bgt.n	8009686 <_dtoa_r+0x56a>
 8009684:	e777      	b.n	8009576 <_dtoa_r+0x45a>
 8009686:	980e      	ldr	r0, [sp, #56]	; 0x38
 8009688:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800968a:	2200      	movs	r2, #0
 800968c:	4b55      	ldr	r3, [pc, #340]	; (80097e4 <_dtoa_r+0x6c8>)
 800968e:	f7f8 f8ab 	bl	80017e8 <__aeabi_dmul>
 8009692:	2200      	movs	r2, #0
 8009694:	900e      	str	r0, [sp, #56]	; 0x38
 8009696:	910f      	str	r1, [sp, #60]	; 0x3c
 8009698:	9806      	ldr	r0, [sp, #24]
 800969a:	9907      	ldr	r1, [sp, #28]
 800969c:	4b51      	ldr	r3, [pc, #324]	; (80097e4 <_dtoa_r+0x6c8>)
 800969e:	f7f8 f8a3 	bl	80017e8 <__aeabi_dmul>
 80096a2:	9515      	str	r5, [sp, #84]	; 0x54
 80096a4:	9006      	str	r0, [sp, #24]
 80096a6:	9107      	str	r1, [sp, #28]
 80096a8:	e7c1      	b.n	800962e <_dtoa_r+0x512>
 80096aa:	0020      	movs	r0, r4
 80096ac:	0029      	movs	r1, r5
 80096ae:	f7f8 f89b 	bl	80017e8 <__aeabi_dmul>
 80096b2:	9c08      	ldr	r4, [sp, #32]
 80096b4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80096b6:	0023      	movs	r3, r4
 80096b8:	4694      	mov	ip, r2
 80096ba:	900e      	str	r0, [sp, #56]	; 0x38
 80096bc:	910f      	str	r1, [sp, #60]	; 0x3c
 80096be:	4463      	add	r3, ip
 80096c0:	9315      	str	r3, [sp, #84]	; 0x54
 80096c2:	9806      	ldr	r0, [sp, #24]
 80096c4:	9907      	ldr	r1, [sp, #28]
 80096c6:	f7f8 fe65 	bl	8002394 <__aeabi_d2iz>
 80096ca:	0005      	movs	r5, r0
 80096cc:	f7f8 fe98 	bl	8002400 <__aeabi_i2d>
 80096d0:	000b      	movs	r3, r1
 80096d2:	0002      	movs	r2, r0
 80096d4:	9806      	ldr	r0, [sp, #24]
 80096d6:	9907      	ldr	r1, [sp, #28]
 80096d8:	f7f8 faf8 	bl	8001ccc <__aeabi_dsub>
 80096dc:	3530      	adds	r5, #48	; 0x30
 80096de:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80096e0:	7025      	strb	r5, [r4, #0]
 80096e2:	3401      	adds	r4, #1
 80096e4:	9006      	str	r0, [sp, #24]
 80096e6:	9107      	str	r1, [sp, #28]
 80096e8:	42a3      	cmp	r3, r4
 80096ea:	d12a      	bne.n	8009742 <_dtoa_r+0x626>
 80096ec:	980e      	ldr	r0, [sp, #56]	; 0x38
 80096ee:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80096f0:	9a08      	ldr	r2, [sp, #32]
 80096f2:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80096f4:	4694      	mov	ip, r2
 80096f6:	4463      	add	r3, ip
 80096f8:	2200      	movs	r2, #0
 80096fa:	001d      	movs	r5, r3
 80096fc:	4b3f      	ldr	r3, [pc, #252]	; (80097fc <_dtoa_r+0x6e0>)
 80096fe:	f7f7 f94d 	bl	800099c <__aeabi_dadd>
 8009702:	0002      	movs	r2, r0
 8009704:	000b      	movs	r3, r1
 8009706:	9806      	ldr	r0, [sp, #24]
 8009708:	9907      	ldr	r1, [sp, #28]
 800970a:	f7f6 feaf 	bl	800046c <__aeabi_dcmpgt>
 800970e:	2800      	cmp	r0, #0
 8009710:	d000      	beq.n	8009714 <_dtoa_r+0x5f8>
 8009712:	e076      	b.n	8009802 <_dtoa_r+0x6e6>
 8009714:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009716:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009718:	2000      	movs	r0, #0
 800971a:	4938      	ldr	r1, [pc, #224]	; (80097fc <_dtoa_r+0x6e0>)
 800971c:	f7f8 fad6 	bl	8001ccc <__aeabi_dsub>
 8009720:	0002      	movs	r2, r0
 8009722:	000b      	movs	r3, r1
 8009724:	9806      	ldr	r0, [sp, #24]
 8009726:	9907      	ldr	r1, [sp, #28]
 8009728:	f7f6 fe8c 	bl	8000444 <__aeabi_dcmplt>
 800972c:	2800      	cmp	r0, #0
 800972e:	d100      	bne.n	8009732 <_dtoa_r+0x616>
 8009730:	e721      	b.n	8009576 <_dtoa_r+0x45a>
 8009732:	1e6b      	subs	r3, r5, #1
 8009734:	781a      	ldrb	r2, [r3, #0]
 8009736:	2a30      	cmp	r2, #48	; 0x30
 8009738:	d001      	beq.n	800973e <_dtoa_r+0x622>
 800973a:	0037      	movs	r7, r6
 800973c:	e03f      	b.n	80097be <_dtoa_r+0x6a2>
 800973e:	001d      	movs	r5, r3
 8009740:	e7f7      	b.n	8009732 <_dtoa_r+0x616>
 8009742:	9806      	ldr	r0, [sp, #24]
 8009744:	9907      	ldr	r1, [sp, #28]
 8009746:	2200      	movs	r2, #0
 8009748:	4b26      	ldr	r3, [pc, #152]	; (80097e4 <_dtoa_r+0x6c8>)
 800974a:	f7f8 f84d 	bl	80017e8 <__aeabi_dmul>
 800974e:	9006      	str	r0, [sp, #24]
 8009750:	9107      	str	r1, [sp, #28]
 8009752:	e7b6      	b.n	80096c2 <_dtoa_r+0x5a6>
 8009754:	9e08      	ldr	r6, [sp, #32]
 8009756:	9a04      	ldr	r2, [sp, #16]
 8009758:	9b05      	ldr	r3, [sp, #20]
 800975a:	9806      	ldr	r0, [sp, #24]
 800975c:	9907      	ldr	r1, [sp, #28]
 800975e:	f7f7 fc39 	bl	8000fd4 <__aeabi_ddiv>
 8009762:	f7f8 fe17 	bl	8002394 <__aeabi_d2iz>
 8009766:	0004      	movs	r4, r0
 8009768:	f7f8 fe4a 	bl	8002400 <__aeabi_i2d>
 800976c:	9a04      	ldr	r2, [sp, #16]
 800976e:	9b05      	ldr	r3, [sp, #20]
 8009770:	f7f8 f83a 	bl	80017e8 <__aeabi_dmul>
 8009774:	0002      	movs	r2, r0
 8009776:	000b      	movs	r3, r1
 8009778:	9806      	ldr	r0, [sp, #24]
 800977a:	9907      	ldr	r1, [sp, #28]
 800977c:	f7f8 faa6 	bl	8001ccc <__aeabi_dsub>
 8009780:	0023      	movs	r3, r4
 8009782:	3330      	adds	r3, #48	; 0x30
 8009784:	7033      	strb	r3, [r6, #0]
 8009786:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009788:	9b08      	ldr	r3, [sp, #32]
 800978a:	1c75      	adds	r5, r6, #1
 800978c:	1aeb      	subs	r3, r5, r3
 800978e:	429a      	cmp	r2, r3
 8009790:	d148      	bne.n	8009824 <_dtoa_r+0x708>
 8009792:	0002      	movs	r2, r0
 8009794:	000b      	movs	r3, r1
 8009796:	f7f7 f901 	bl	800099c <__aeabi_dadd>
 800979a:	9a04      	ldr	r2, [sp, #16]
 800979c:	9b05      	ldr	r3, [sp, #20]
 800979e:	9006      	str	r0, [sp, #24]
 80097a0:	9107      	str	r1, [sp, #28]
 80097a2:	f7f6 fe63 	bl	800046c <__aeabi_dcmpgt>
 80097a6:	2800      	cmp	r0, #0
 80097a8:	d12a      	bne.n	8009800 <_dtoa_r+0x6e4>
 80097aa:	9a04      	ldr	r2, [sp, #16]
 80097ac:	9b05      	ldr	r3, [sp, #20]
 80097ae:	9806      	ldr	r0, [sp, #24]
 80097b0:	9907      	ldr	r1, [sp, #28]
 80097b2:	f7f6 fe41 	bl	8000438 <__aeabi_dcmpeq>
 80097b6:	2800      	cmp	r0, #0
 80097b8:	d001      	beq.n	80097be <_dtoa_r+0x6a2>
 80097ba:	07e3      	lsls	r3, r4, #31
 80097bc:	d420      	bmi.n	8009800 <_dtoa_r+0x6e4>
 80097be:	9903      	ldr	r1, [sp, #12]
 80097c0:	9802      	ldr	r0, [sp, #8]
 80097c2:	f000 fae4 	bl	8009d8e <_Bfree>
 80097c6:	2300      	movs	r3, #0
 80097c8:	702b      	strb	r3, [r5, #0]
 80097ca:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80097cc:	3701      	adds	r7, #1
 80097ce:	601f      	str	r7, [r3, #0]
 80097d0:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80097d2:	2b00      	cmp	r3, #0
 80097d4:	d100      	bne.n	80097d8 <_dtoa_r+0x6bc>
 80097d6:	e4e6      	b.n	80091a6 <_dtoa_r+0x8a>
 80097d8:	601d      	str	r5, [r3, #0]
 80097da:	e4e4      	b.n	80091a6 <_dtoa_r+0x8a>
 80097dc:	0800aa88 	.word	0x0800aa88
 80097e0:	3ff00000 	.word	0x3ff00000
 80097e4:	40240000 	.word	0x40240000
 80097e8:	401c0000 	.word	0x401c0000
 80097ec:	fcc00000 	.word	0xfcc00000
 80097f0:	40140000 	.word	0x40140000
 80097f4:	7cc00000 	.word	0x7cc00000
 80097f8:	0800aa60 	.word	0x0800aa60
 80097fc:	3fe00000 	.word	0x3fe00000
 8009800:	003e      	movs	r6, r7
 8009802:	1e6b      	subs	r3, r5, #1
 8009804:	781a      	ldrb	r2, [r3, #0]
 8009806:	2a39      	cmp	r2, #57	; 0x39
 8009808:	d106      	bne.n	8009818 <_dtoa_r+0x6fc>
 800980a:	9a08      	ldr	r2, [sp, #32]
 800980c:	429a      	cmp	r2, r3
 800980e:	d107      	bne.n	8009820 <_dtoa_r+0x704>
 8009810:	2330      	movs	r3, #48	; 0x30
 8009812:	7013      	strb	r3, [r2, #0]
 8009814:	0013      	movs	r3, r2
 8009816:	3601      	adds	r6, #1
 8009818:	781a      	ldrb	r2, [r3, #0]
 800981a:	3201      	adds	r2, #1
 800981c:	701a      	strb	r2, [r3, #0]
 800981e:	e78c      	b.n	800973a <_dtoa_r+0x61e>
 8009820:	001d      	movs	r5, r3
 8009822:	e7ee      	b.n	8009802 <_dtoa_r+0x6e6>
 8009824:	2200      	movs	r2, #0
 8009826:	4ba4      	ldr	r3, [pc, #656]	; (8009ab8 <_dtoa_r+0x99c>)
 8009828:	f7f7 ffde 	bl	80017e8 <__aeabi_dmul>
 800982c:	2200      	movs	r2, #0
 800982e:	2300      	movs	r3, #0
 8009830:	9006      	str	r0, [sp, #24]
 8009832:	9107      	str	r1, [sp, #28]
 8009834:	002e      	movs	r6, r5
 8009836:	f7f6 fdff 	bl	8000438 <__aeabi_dcmpeq>
 800983a:	2800      	cmp	r0, #0
 800983c:	d08b      	beq.n	8009756 <_dtoa_r+0x63a>
 800983e:	e7be      	b.n	80097be <_dtoa_r+0x6a2>
 8009840:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009842:	2a00      	cmp	r2, #0
 8009844:	d100      	bne.n	8009848 <_dtoa_r+0x72c>
 8009846:	e0da      	b.n	80099fe <_dtoa_r+0x8e2>
 8009848:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800984a:	2a01      	cmp	r2, #1
 800984c:	dd00      	ble.n	8009850 <_dtoa_r+0x734>
 800984e:	e0bd      	b.n	80099cc <_dtoa_r+0x8b0>
 8009850:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8009852:	2a00      	cmp	r2, #0
 8009854:	d100      	bne.n	8009858 <_dtoa_r+0x73c>
 8009856:	e0b5      	b.n	80099c4 <_dtoa_r+0x8a8>
 8009858:	4a98      	ldr	r2, [pc, #608]	; (8009abc <_dtoa_r+0x9a0>)
 800985a:	189b      	adds	r3, r3, r2
 800985c:	9d04      	ldr	r5, [sp, #16]
 800985e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8009860:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009862:	2101      	movs	r1, #1
 8009864:	18d2      	adds	r2, r2, r3
 8009866:	920a      	str	r2, [sp, #40]	; 0x28
 8009868:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800986a:	9802      	ldr	r0, [sp, #8]
 800986c:	18d3      	adds	r3, r2, r3
 800986e:	930b      	str	r3, [sp, #44]	; 0x2c
 8009870:	f000 fb2d 	bl	8009ece <__i2b>
 8009874:	0006      	movs	r6, r0
 8009876:	2c00      	cmp	r4, #0
 8009878:	dd0e      	ble.n	8009898 <_dtoa_r+0x77c>
 800987a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800987c:	2b00      	cmp	r3, #0
 800987e:	dd0b      	ble.n	8009898 <_dtoa_r+0x77c>
 8009880:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009882:	0023      	movs	r3, r4
 8009884:	4294      	cmp	r4, r2
 8009886:	dd00      	ble.n	800988a <_dtoa_r+0x76e>
 8009888:	0013      	movs	r3, r2
 800988a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800988c:	1ae4      	subs	r4, r4, r3
 800988e:	1ad2      	subs	r2, r2, r3
 8009890:	920a      	str	r2, [sp, #40]	; 0x28
 8009892:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009894:	1ad3      	subs	r3, r2, r3
 8009896:	930b      	str	r3, [sp, #44]	; 0x2c
 8009898:	9b04      	ldr	r3, [sp, #16]
 800989a:	2b00      	cmp	r3, #0
 800989c:	d01f      	beq.n	80098de <_dtoa_r+0x7c2>
 800989e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80098a0:	2b00      	cmp	r3, #0
 80098a2:	d100      	bne.n	80098a6 <_dtoa_r+0x78a>
 80098a4:	e0af      	b.n	8009a06 <_dtoa_r+0x8ea>
 80098a6:	2d00      	cmp	r5, #0
 80098a8:	d011      	beq.n	80098ce <_dtoa_r+0x7b2>
 80098aa:	0031      	movs	r1, r6
 80098ac:	002a      	movs	r2, r5
 80098ae:	9802      	ldr	r0, [sp, #8]
 80098b0:	f000 fba6 	bl	800a000 <__pow5mult>
 80098b4:	9a03      	ldr	r2, [sp, #12]
 80098b6:	0001      	movs	r1, r0
 80098b8:	0006      	movs	r6, r0
 80098ba:	9802      	ldr	r0, [sp, #8]
 80098bc:	f000 fb10 	bl	8009ee0 <__multiply>
 80098c0:	9903      	ldr	r1, [sp, #12]
 80098c2:	9010      	str	r0, [sp, #64]	; 0x40
 80098c4:	9802      	ldr	r0, [sp, #8]
 80098c6:	f000 fa62 	bl	8009d8e <_Bfree>
 80098ca:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80098cc:	9303      	str	r3, [sp, #12]
 80098ce:	9b04      	ldr	r3, [sp, #16]
 80098d0:	1b5a      	subs	r2, r3, r5
 80098d2:	d004      	beq.n	80098de <_dtoa_r+0x7c2>
 80098d4:	9903      	ldr	r1, [sp, #12]
 80098d6:	9802      	ldr	r0, [sp, #8]
 80098d8:	f000 fb92 	bl	800a000 <__pow5mult>
 80098dc:	9003      	str	r0, [sp, #12]
 80098de:	2101      	movs	r1, #1
 80098e0:	9802      	ldr	r0, [sp, #8]
 80098e2:	f000 faf4 	bl	8009ece <__i2b>
 80098e6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80098e8:	9004      	str	r0, [sp, #16]
 80098ea:	2b00      	cmp	r3, #0
 80098ec:	d100      	bne.n	80098f0 <_dtoa_r+0x7d4>
 80098ee:	e1e3      	b.n	8009cb8 <_dtoa_r+0xb9c>
 80098f0:	001a      	movs	r2, r3
 80098f2:	0001      	movs	r1, r0
 80098f4:	9802      	ldr	r0, [sp, #8]
 80098f6:	f000 fb83 	bl	800a000 <__pow5mult>
 80098fa:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80098fc:	9004      	str	r0, [sp, #16]
 80098fe:	2b01      	cmp	r3, #1
 8009900:	dd00      	ble.n	8009904 <_dtoa_r+0x7e8>
 8009902:	e082      	b.n	8009a0a <_dtoa_r+0x8ee>
 8009904:	2500      	movs	r5, #0
 8009906:	9b06      	ldr	r3, [sp, #24]
 8009908:	42ab      	cmp	r3, r5
 800990a:	d10e      	bne.n	800992a <_dtoa_r+0x80e>
 800990c:	9b07      	ldr	r3, [sp, #28]
 800990e:	031b      	lsls	r3, r3, #12
 8009910:	42ab      	cmp	r3, r5
 8009912:	d10a      	bne.n	800992a <_dtoa_r+0x80e>
 8009914:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009916:	9a07      	ldr	r2, [sp, #28]
 8009918:	4213      	tst	r3, r2
 800991a:	d006      	beq.n	800992a <_dtoa_r+0x80e>
 800991c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800991e:	3501      	adds	r5, #1
 8009920:	3301      	adds	r3, #1
 8009922:	930a      	str	r3, [sp, #40]	; 0x28
 8009924:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009926:	3301      	adds	r3, #1
 8009928:	930b      	str	r3, [sp, #44]	; 0x2c
 800992a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800992c:	2001      	movs	r0, #1
 800992e:	2b00      	cmp	r3, #0
 8009930:	d16c      	bne.n	8009a0c <_dtoa_r+0x8f0>
 8009932:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009934:	1818      	adds	r0, r3, r0
 8009936:	231f      	movs	r3, #31
 8009938:	4018      	ands	r0, r3
 800993a:	d07e      	beq.n	8009a3a <_dtoa_r+0x91e>
 800993c:	3301      	adds	r3, #1
 800993e:	1a1b      	subs	r3, r3, r0
 8009940:	2b04      	cmp	r3, #4
 8009942:	dd70      	ble.n	8009a26 <_dtoa_r+0x90a>
 8009944:	231c      	movs	r3, #28
 8009946:	1a18      	subs	r0, r3, r0
 8009948:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800994a:	1824      	adds	r4, r4, r0
 800994c:	181b      	adds	r3, r3, r0
 800994e:	930a      	str	r3, [sp, #40]	; 0x28
 8009950:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009952:	181b      	adds	r3, r3, r0
 8009954:	930b      	str	r3, [sp, #44]	; 0x2c
 8009956:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009958:	2b00      	cmp	r3, #0
 800995a:	dd05      	ble.n	8009968 <_dtoa_r+0x84c>
 800995c:	001a      	movs	r2, r3
 800995e:	9903      	ldr	r1, [sp, #12]
 8009960:	9802      	ldr	r0, [sp, #8]
 8009962:	f000 fb9f 	bl	800a0a4 <__lshift>
 8009966:	9003      	str	r0, [sp, #12]
 8009968:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800996a:	2b00      	cmp	r3, #0
 800996c:	dd05      	ble.n	800997a <_dtoa_r+0x85e>
 800996e:	001a      	movs	r2, r3
 8009970:	9904      	ldr	r1, [sp, #16]
 8009972:	9802      	ldr	r0, [sp, #8]
 8009974:	f000 fb96 	bl	800a0a4 <__lshift>
 8009978:	9004      	str	r0, [sp, #16]
 800997a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800997c:	2b00      	cmp	r3, #0
 800997e:	d05e      	beq.n	8009a3e <_dtoa_r+0x922>
 8009980:	9904      	ldr	r1, [sp, #16]
 8009982:	9803      	ldr	r0, [sp, #12]
 8009984:	f000 fbe0 	bl	800a148 <__mcmp>
 8009988:	2800      	cmp	r0, #0
 800998a:	da58      	bge.n	8009a3e <_dtoa_r+0x922>
 800998c:	2300      	movs	r3, #0
 800998e:	220a      	movs	r2, #10
 8009990:	9903      	ldr	r1, [sp, #12]
 8009992:	9802      	ldr	r0, [sp, #8]
 8009994:	f000 fa14 	bl	8009dc0 <__multadd>
 8009998:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800999a:	3f01      	subs	r7, #1
 800999c:	9003      	str	r0, [sp, #12]
 800999e:	2b00      	cmp	r3, #0
 80099a0:	d100      	bne.n	80099a4 <_dtoa_r+0x888>
 80099a2:	e190      	b.n	8009cc6 <_dtoa_r+0xbaa>
 80099a4:	2300      	movs	r3, #0
 80099a6:	0031      	movs	r1, r6
 80099a8:	220a      	movs	r2, #10
 80099aa:	9802      	ldr	r0, [sp, #8]
 80099ac:	f000 fa08 	bl	8009dc0 <__multadd>
 80099b0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80099b2:	0006      	movs	r6, r0
 80099b4:	2b00      	cmp	r3, #0
 80099b6:	dd00      	ble.n	80099ba <_dtoa_r+0x89e>
 80099b8:	e088      	b.n	8009acc <_dtoa_r+0x9b0>
 80099ba:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80099bc:	2b02      	cmp	r3, #2
 80099be:	dc00      	bgt.n	80099c2 <_dtoa_r+0x8a6>
 80099c0:	e084      	b.n	8009acc <_dtoa_r+0x9b0>
 80099c2:	e044      	b.n	8009a4e <_dtoa_r+0x932>
 80099c4:	2336      	movs	r3, #54	; 0x36
 80099c6:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80099c8:	1a9b      	subs	r3, r3, r2
 80099ca:	e747      	b.n	800985c <_dtoa_r+0x740>
 80099cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80099ce:	1e5d      	subs	r5, r3, #1
 80099d0:	9b04      	ldr	r3, [sp, #16]
 80099d2:	42ab      	cmp	r3, r5
 80099d4:	db08      	blt.n	80099e8 <_dtoa_r+0x8cc>
 80099d6:	1b5d      	subs	r5, r3, r5
 80099d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80099da:	2b00      	cmp	r3, #0
 80099dc:	da0c      	bge.n	80099f8 <_dtoa_r+0x8dc>
 80099de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80099e0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80099e2:	1a9c      	subs	r4, r3, r2
 80099e4:	2300      	movs	r3, #0
 80099e6:	e73b      	b.n	8009860 <_dtoa_r+0x744>
 80099e8:	9b04      	ldr	r3, [sp, #16]
 80099ea:	9504      	str	r5, [sp, #16]
 80099ec:	1aea      	subs	r2, r5, r3
 80099ee:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80099f0:	2500      	movs	r5, #0
 80099f2:	189b      	adds	r3, r3, r2
 80099f4:	9311      	str	r3, [sp, #68]	; 0x44
 80099f6:	e7ef      	b.n	80099d8 <_dtoa_r+0x8bc>
 80099f8:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80099fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80099fc:	e730      	b.n	8009860 <_dtoa_r+0x744>
 80099fe:	9d04      	ldr	r5, [sp, #16]
 8009a00:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8009a02:	9e0d      	ldr	r6, [sp, #52]	; 0x34
 8009a04:	e737      	b.n	8009876 <_dtoa_r+0x75a>
 8009a06:	9a04      	ldr	r2, [sp, #16]
 8009a08:	e764      	b.n	80098d4 <_dtoa_r+0x7b8>
 8009a0a:	2500      	movs	r5, #0
 8009a0c:	9b04      	ldr	r3, [sp, #16]
 8009a0e:	9a04      	ldr	r2, [sp, #16]
 8009a10:	691b      	ldr	r3, [r3, #16]
 8009a12:	9310      	str	r3, [sp, #64]	; 0x40
 8009a14:	3303      	adds	r3, #3
 8009a16:	009b      	lsls	r3, r3, #2
 8009a18:	18d3      	adds	r3, r2, r3
 8009a1a:	6858      	ldr	r0, [r3, #4]
 8009a1c:	f000 fa0e 	bl	8009e3c <__hi0bits>
 8009a20:	2320      	movs	r3, #32
 8009a22:	1a18      	subs	r0, r3, r0
 8009a24:	e785      	b.n	8009932 <_dtoa_r+0x816>
 8009a26:	2b04      	cmp	r3, #4
 8009a28:	d095      	beq.n	8009956 <_dtoa_r+0x83a>
 8009a2a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009a2c:	331c      	adds	r3, #28
 8009a2e:	18d2      	adds	r2, r2, r3
 8009a30:	920a      	str	r2, [sp, #40]	; 0x28
 8009a32:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009a34:	18e4      	adds	r4, r4, r3
 8009a36:	18d3      	adds	r3, r2, r3
 8009a38:	e78c      	b.n	8009954 <_dtoa_r+0x838>
 8009a3a:	0003      	movs	r3, r0
 8009a3c:	e7f5      	b.n	8009a2a <_dtoa_r+0x90e>
 8009a3e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009a40:	2b00      	cmp	r3, #0
 8009a42:	dc3d      	bgt.n	8009ac0 <_dtoa_r+0x9a4>
 8009a44:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009a46:	2b02      	cmp	r3, #2
 8009a48:	dd3a      	ble.n	8009ac0 <_dtoa_r+0x9a4>
 8009a4a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009a4c:	930c      	str	r3, [sp, #48]	; 0x30
 8009a4e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009a50:	2b00      	cmp	r3, #0
 8009a52:	d10c      	bne.n	8009a6e <_dtoa_r+0x952>
 8009a54:	9904      	ldr	r1, [sp, #16]
 8009a56:	2205      	movs	r2, #5
 8009a58:	9802      	ldr	r0, [sp, #8]
 8009a5a:	f000 f9b1 	bl	8009dc0 <__multadd>
 8009a5e:	9004      	str	r0, [sp, #16]
 8009a60:	0001      	movs	r1, r0
 8009a62:	9803      	ldr	r0, [sp, #12]
 8009a64:	f000 fb70 	bl	800a148 <__mcmp>
 8009a68:	2800      	cmp	r0, #0
 8009a6a:	dd00      	ble.n	8009a6e <_dtoa_r+0x952>
 8009a6c:	e5af      	b.n	80095ce <_dtoa_r+0x4b2>
 8009a6e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009a70:	9d08      	ldr	r5, [sp, #32]
 8009a72:	43df      	mvns	r7, r3
 8009a74:	2300      	movs	r3, #0
 8009a76:	9309      	str	r3, [sp, #36]	; 0x24
 8009a78:	9904      	ldr	r1, [sp, #16]
 8009a7a:	9802      	ldr	r0, [sp, #8]
 8009a7c:	f000 f987 	bl	8009d8e <_Bfree>
 8009a80:	2e00      	cmp	r6, #0
 8009a82:	d100      	bne.n	8009a86 <_dtoa_r+0x96a>
 8009a84:	e69b      	b.n	80097be <_dtoa_r+0x6a2>
 8009a86:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009a88:	2b00      	cmp	r3, #0
 8009a8a:	d005      	beq.n	8009a98 <_dtoa_r+0x97c>
 8009a8c:	42b3      	cmp	r3, r6
 8009a8e:	d003      	beq.n	8009a98 <_dtoa_r+0x97c>
 8009a90:	0019      	movs	r1, r3
 8009a92:	9802      	ldr	r0, [sp, #8]
 8009a94:	f000 f97b 	bl	8009d8e <_Bfree>
 8009a98:	0031      	movs	r1, r6
 8009a9a:	9802      	ldr	r0, [sp, #8]
 8009a9c:	f000 f977 	bl	8009d8e <_Bfree>
 8009aa0:	e68d      	b.n	80097be <_dtoa_r+0x6a2>
 8009aa2:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009aa4:	9304      	str	r3, [sp, #16]
 8009aa6:	001e      	movs	r6, r3
 8009aa8:	e7e1      	b.n	8009a6e <_dtoa_r+0x952>
 8009aaa:	2300      	movs	r3, #0
 8009aac:	e7fa      	b.n	8009aa4 <_dtoa_r+0x988>
 8009aae:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009ab0:	0037      	movs	r7, r6
 8009ab2:	9304      	str	r3, [sp, #16]
 8009ab4:	001e      	movs	r6, r3
 8009ab6:	e58a      	b.n	80095ce <_dtoa_r+0x4b2>
 8009ab8:	40240000 	.word	0x40240000
 8009abc:	00000433 	.word	0x00000433
 8009ac0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009ac2:	2b00      	cmp	r3, #0
 8009ac4:	d100      	bne.n	8009ac8 <_dtoa_r+0x9ac>
 8009ac6:	e0b2      	b.n	8009c2e <_dtoa_r+0xb12>
 8009ac8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009aca:	930c      	str	r3, [sp, #48]	; 0x30
 8009acc:	2c00      	cmp	r4, #0
 8009ace:	dd05      	ble.n	8009adc <_dtoa_r+0x9c0>
 8009ad0:	0031      	movs	r1, r6
 8009ad2:	0022      	movs	r2, r4
 8009ad4:	9802      	ldr	r0, [sp, #8]
 8009ad6:	f000 fae5 	bl	800a0a4 <__lshift>
 8009ada:	0006      	movs	r6, r0
 8009adc:	0030      	movs	r0, r6
 8009ade:	2d00      	cmp	r5, #0
 8009ae0:	d011      	beq.n	8009b06 <_dtoa_r+0x9ea>
 8009ae2:	6871      	ldr	r1, [r6, #4]
 8009ae4:	9802      	ldr	r0, [sp, #8]
 8009ae6:	f000 f91a 	bl	8009d1e <_Balloc>
 8009aea:	0031      	movs	r1, r6
 8009aec:	0004      	movs	r4, r0
 8009aee:	6933      	ldr	r3, [r6, #16]
 8009af0:	310c      	adds	r1, #12
 8009af2:	1c9a      	adds	r2, r3, #2
 8009af4:	0092      	lsls	r2, r2, #2
 8009af6:	300c      	adds	r0, #12
 8009af8:	f7fe fde8 	bl	80086cc <memcpy>
 8009afc:	2201      	movs	r2, #1
 8009afe:	0021      	movs	r1, r4
 8009b00:	9802      	ldr	r0, [sp, #8]
 8009b02:	f000 facf 	bl	800a0a4 <__lshift>
 8009b06:	9609      	str	r6, [sp, #36]	; 0x24
 8009b08:	0006      	movs	r6, r0
 8009b0a:	9b08      	ldr	r3, [sp, #32]
 8009b0c:	930a      	str	r3, [sp, #40]	; 0x28
 8009b0e:	9904      	ldr	r1, [sp, #16]
 8009b10:	9803      	ldr	r0, [sp, #12]
 8009b12:	f7ff fa7c 	bl	800900e <quorem>
 8009b16:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009b18:	900d      	str	r0, [sp, #52]	; 0x34
 8009b1a:	0004      	movs	r4, r0
 8009b1c:	9803      	ldr	r0, [sp, #12]
 8009b1e:	f000 fb13 	bl	800a148 <__mcmp>
 8009b22:	0032      	movs	r2, r6
 8009b24:	9010      	str	r0, [sp, #64]	; 0x40
 8009b26:	9904      	ldr	r1, [sp, #16]
 8009b28:	9802      	ldr	r0, [sp, #8]
 8009b2a:	f000 fb27 	bl	800a17c <__mdiff>
 8009b2e:	2301      	movs	r3, #1
 8009b30:	930b      	str	r3, [sp, #44]	; 0x2c
 8009b32:	68c3      	ldr	r3, [r0, #12]
 8009b34:	3430      	adds	r4, #48	; 0x30
 8009b36:	0005      	movs	r5, r0
 8009b38:	2b00      	cmp	r3, #0
 8009b3a:	d104      	bne.n	8009b46 <_dtoa_r+0xa2a>
 8009b3c:	0001      	movs	r1, r0
 8009b3e:	9803      	ldr	r0, [sp, #12]
 8009b40:	f000 fb02 	bl	800a148 <__mcmp>
 8009b44:	900b      	str	r0, [sp, #44]	; 0x2c
 8009b46:	0029      	movs	r1, r5
 8009b48:	9802      	ldr	r0, [sp, #8]
 8009b4a:	f000 f920 	bl	8009d8e <_Bfree>
 8009b4e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009b50:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8009b52:	4313      	orrs	r3, r2
 8009b54:	d10e      	bne.n	8009b74 <_dtoa_r+0xa58>
 8009b56:	9a06      	ldr	r2, [sp, #24]
 8009b58:	3301      	adds	r3, #1
 8009b5a:	4213      	tst	r3, r2
 8009b5c:	d10a      	bne.n	8009b74 <_dtoa_r+0xa58>
 8009b5e:	2c39      	cmp	r4, #57	; 0x39
 8009b60:	d026      	beq.n	8009bb0 <_dtoa_r+0xa94>
 8009b62:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009b64:	2b00      	cmp	r3, #0
 8009b66:	dd01      	ble.n	8009b6c <_dtoa_r+0xa50>
 8009b68:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 8009b6a:	3431      	adds	r4, #49	; 0x31
 8009b6c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009b6e:	1c5d      	adds	r5, r3, #1
 8009b70:	701c      	strb	r4, [r3, #0]
 8009b72:	e781      	b.n	8009a78 <_dtoa_r+0x95c>
 8009b74:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009b76:	2b00      	cmp	r3, #0
 8009b78:	db07      	blt.n	8009b8a <_dtoa_r+0xa6e>
 8009b7a:	001d      	movs	r5, r3
 8009b7c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009b7e:	431d      	orrs	r5, r3
 8009b80:	d122      	bne.n	8009bc8 <_dtoa_r+0xaac>
 8009b82:	2301      	movs	r3, #1
 8009b84:	9a06      	ldr	r2, [sp, #24]
 8009b86:	4213      	tst	r3, r2
 8009b88:	d11e      	bne.n	8009bc8 <_dtoa_r+0xaac>
 8009b8a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009b8c:	2b00      	cmp	r3, #0
 8009b8e:	dded      	ble.n	8009b6c <_dtoa_r+0xa50>
 8009b90:	9903      	ldr	r1, [sp, #12]
 8009b92:	2201      	movs	r2, #1
 8009b94:	9802      	ldr	r0, [sp, #8]
 8009b96:	f000 fa85 	bl	800a0a4 <__lshift>
 8009b9a:	9904      	ldr	r1, [sp, #16]
 8009b9c:	9003      	str	r0, [sp, #12]
 8009b9e:	f000 fad3 	bl	800a148 <__mcmp>
 8009ba2:	2800      	cmp	r0, #0
 8009ba4:	dc02      	bgt.n	8009bac <_dtoa_r+0xa90>
 8009ba6:	d1e1      	bne.n	8009b6c <_dtoa_r+0xa50>
 8009ba8:	07e3      	lsls	r3, r4, #31
 8009baa:	d5df      	bpl.n	8009b6c <_dtoa_r+0xa50>
 8009bac:	2c39      	cmp	r4, #57	; 0x39
 8009bae:	d1db      	bne.n	8009b68 <_dtoa_r+0xa4c>
 8009bb0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009bb2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009bb4:	1c5d      	adds	r5, r3, #1
 8009bb6:	2339      	movs	r3, #57	; 0x39
 8009bb8:	7013      	strb	r3, [r2, #0]
 8009bba:	1e6b      	subs	r3, r5, #1
 8009bbc:	781a      	ldrb	r2, [r3, #0]
 8009bbe:	2a39      	cmp	r2, #57	; 0x39
 8009bc0:	d067      	beq.n	8009c92 <_dtoa_r+0xb76>
 8009bc2:	3201      	adds	r2, #1
 8009bc4:	701a      	strb	r2, [r3, #0]
 8009bc6:	e757      	b.n	8009a78 <_dtoa_r+0x95c>
 8009bc8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009bca:	1c5d      	adds	r5, r3, #1
 8009bcc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009bce:	2b00      	cmp	r3, #0
 8009bd0:	dd04      	ble.n	8009bdc <_dtoa_r+0xac0>
 8009bd2:	2c39      	cmp	r4, #57	; 0x39
 8009bd4:	d0ec      	beq.n	8009bb0 <_dtoa_r+0xa94>
 8009bd6:	3401      	adds	r4, #1
 8009bd8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009bda:	e7c9      	b.n	8009b70 <_dtoa_r+0xa54>
 8009bdc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009bde:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009be0:	701c      	strb	r4, [r3, #0]
 8009be2:	9b08      	ldr	r3, [sp, #32]
 8009be4:	1aeb      	subs	r3, r5, r3
 8009be6:	4293      	cmp	r3, r2
 8009be8:	d03e      	beq.n	8009c68 <_dtoa_r+0xb4c>
 8009bea:	2300      	movs	r3, #0
 8009bec:	220a      	movs	r2, #10
 8009bee:	9903      	ldr	r1, [sp, #12]
 8009bf0:	9802      	ldr	r0, [sp, #8]
 8009bf2:	f000 f8e5 	bl	8009dc0 <__multadd>
 8009bf6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009bf8:	9003      	str	r0, [sp, #12]
 8009bfa:	42b3      	cmp	r3, r6
 8009bfc:	d109      	bne.n	8009c12 <_dtoa_r+0xaf6>
 8009bfe:	2300      	movs	r3, #0
 8009c00:	220a      	movs	r2, #10
 8009c02:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009c04:	9802      	ldr	r0, [sp, #8]
 8009c06:	f000 f8db 	bl	8009dc0 <__multadd>
 8009c0a:	9009      	str	r0, [sp, #36]	; 0x24
 8009c0c:	0006      	movs	r6, r0
 8009c0e:	950a      	str	r5, [sp, #40]	; 0x28
 8009c10:	e77d      	b.n	8009b0e <_dtoa_r+0x9f2>
 8009c12:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009c14:	2300      	movs	r3, #0
 8009c16:	220a      	movs	r2, #10
 8009c18:	9802      	ldr	r0, [sp, #8]
 8009c1a:	f000 f8d1 	bl	8009dc0 <__multadd>
 8009c1e:	2300      	movs	r3, #0
 8009c20:	9009      	str	r0, [sp, #36]	; 0x24
 8009c22:	220a      	movs	r2, #10
 8009c24:	0031      	movs	r1, r6
 8009c26:	9802      	ldr	r0, [sp, #8]
 8009c28:	f000 f8ca 	bl	8009dc0 <__multadd>
 8009c2c:	e7ee      	b.n	8009c0c <_dtoa_r+0xaf0>
 8009c2e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009c30:	930c      	str	r3, [sp, #48]	; 0x30
 8009c32:	9b08      	ldr	r3, [sp, #32]
 8009c34:	9306      	str	r3, [sp, #24]
 8009c36:	9904      	ldr	r1, [sp, #16]
 8009c38:	9803      	ldr	r0, [sp, #12]
 8009c3a:	f7ff f9e8 	bl	800900e <quorem>
 8009c3e:	9b06      	ldr	r3, [sp, #24]
 8009c40:	3030      	adds	r0, #48	; 0x30
 8009c42:	1c5d      	adds	r5, r3, #1
 8009c44:	7018      	strb	r0, [r3, #0]
 8009c46:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009c48:	9b08      	ldr	r3, [sp, #32]
 8009c4a:	0004      	movs	r4, r0
 8009c4c:	1aeb      	subs	r3, r5, r3
 8009c4e:	429a      	cmp	r2, r3
 8009c50:	dd08      	ble.n	8009c64 <_dtoa_r+0xb48>
 8009c52:	2300      	movs	r3, #0
 8009c54:	220a      	movs	r2, #10
 8009c56:	9903      	ldr	r1, [sp, #12]
 8009c58:	9802      	ldr	r0, [sp, #8]
 8009c5a:	f000 f8b1 	bl	8009dc0 <__multadd>
 8009c5e:	9506      	str	r5, [sp, #24]
 8009c60:	9003      	str	r0, [sp, #12]
 8009c62:	e7e8      	b.n	8009c36 <_dtoa_r+0xb1a>
 8009c64:	2300      	movs	r3, #0
 8009c66:	9309      	str	r3, [sp, #36]	; 0x24
 8009c68:	9903      	ldr	r1, [sp, #12]
 8009c6a:	2201      	movs	r2, #1
 8009c6c:	9802      	ldr	r0, [sp, #8]
 8009c6e:	f000 fa19 	bl	800a0a4 <__lshift>
 8009c72:	9904      	ldr	r1, [sp, #16]
 8009c74:	9003      	str	r0, [sp, #12]
 8009c76:	f000 fa67 	bl	800a148 <__mcmp>
 8009c7a:	2800      	cmp	r0, #0
 8009c7c:	dc9d      	bgt.n	8009bba <_dtoa_r+0xa9e>
 8009c7e:	d101      	bne.n	8009c84 <_dtoa_r+0xb68>
 8009c80:	07e3      	lsls	r3, r4, #31
 8009c82:	d49a      	bmi.n	8009bba <_dtoa_r+0xa9e>
 8009c84:	1e6b      	subs	r3, r5, #1
 8009c86:	781a      	ldrb	r2, [r3, #0]
 8009c88:	2a30      	cmp	r2, #48	; 0x30
 8009c8a:	d000      	beq.n	8009c8e <_dtoa_r+0xb72>
 8009c8c:	e6f4      	b.n	8009a78 <_dtoa_r+0x95c>
 8009c8e:	001d      	movs	r5, r3
 8009c90:	e7f8      	b.n	8009c84 <_dtoa_r+0xb68>
 8009c92:	9a08      	ldr	r2, [sp, #32]
 8009c94:	429a      	cmp	r2, r3
 8009c96:	d103      	bne.n	8009ca0 <_dtoa_r+0xb84>
 8009c98:	2331      	movs	r3, #49	; 0x31
 8009c9a:	3701      	adds	r7, #1
 8009c9c:	7013      	strb	r3, [r2, #0]
 8009c9e:	e6eb      	b.n	8009a78 <_dtoa_r+0x95c>
 8009ca0:	001d      	movs	r5, r3
 8009ca2:	e78a      	b.n	8009bba <_dtoa_r+0xa9e>
 8009ca4:	4b0b      	ldr	r3, [pc, #44]	; (8009cd4 <_dtoa_r+0xbb8>)
 8009ca6:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8009ca8:	9308      	str	r3, [sp, #32]
 8009caa:	4b0b      	ldr	r3, [pc, #44]	; (8009cd8 <_dtoa_r+0xbbc>)
 8009cac:	2a00      	cmp	r2, #0
 8009cae:	d001      	beq.n	8009cb4 <_dtoa_r+0xb98>
 8009cb0:	f7ff fa77 	bl	80091a2 <_dtoa_r+0x86>
 8009cb4:	f7ff fa77 	bl	80091a6 <_dtoa_r+0x8a>
 8009cb8:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009cba:	2b01      	cmp	r3, #1
 8009cbc:	dc00      	bgt.n	8009cc0 <_dtoa_r+0xba4>
 8009cbe:	e621      	b.n	8009904 <_dtoa_r+0x7e8>
 8009cc0:	9d11      	ldr	r5, [sp, #68]	; 0x44
 8009cc2:	2001      	movs	r0, #1
 8009cc4:	e635      	b.n	8009932 <_dtoa_r+0x816>
 8009cc6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009cc8:	2b00      	cmp	r3, #0
 8009cca:	dcb2      	bgt.n	8009c32 <_dtoa_r+0xb16>
 8009ccc:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009cce:	2b02      	cmp	r3, #2
 8009cd0:	ddaf      	ble.n	8009c32 <_dtoa_r+0xb16>
 8009cd2:	e6bc      	b.n	8009a4e <_dtoa_r+0x932>
 8009cd4:	0800aa50 	.word	0x0800aa50
 8009cd8:	0800aa58 	.word	0x0800aa58

08009cdc <_localeconv_r>:
 8009cdc:	4b03      	ldr	r3, [pc, #12]	; (8009cec <_localeconv_r+0x10>)
 8009cde:	681b      	ldr	r3, [r3, #0]
 8009ce0:	6a18      	ldr	r0, [r3, #32]
 8009ce2:	2800      	cmp	r0, #0
 8009ce4:	d100      	bne.n	8009ce8 <_localeconv_r+0xc>
 8009ce6:	4802      	ldr	r0, [pc, #8]	; (8009cf0 <_localeconv_r+0x14>)
 8009ce8:	30f0      	adds	r0, #240	; 0xf0
 8009cea:	4770      	bx	lr
 8009cec:	2000002c 	.word	0x2000002c
 8009cf0:	20000090 	.word	0x20000090

08009cf4 <malloc>:
 8009cf4:	b510      	push	{r4, lr}
 8009cf6:	4b03      	ldr	r3, [pc, #12]	; (8009d04 <malloc+0x10>)
 8009cf8:	0001      	movs	r1, r0
 8009cfa:	6818      	ldr	r0, [r3, #0]
 8009cfc:	f000 fb4e 	bl	800a39c <_malloc_r>
 8009d00:	bd10      	pop	{r4, pc}
 8009d02:	46c0      	nop			; (mov r8, r8)
 8009d04:	2000002c 	.word	0x2000002c

08009d08 <memchr>:
 8009d08:	b2c9      	uxtb	r1, r1
 8009d0a:	1882      	adds	r2, r0, r2
 8009d0c:	4290      	cmp	r0, r2
 8009d0e:	d101      	bne.n	8009d14 <memchr+0xc>
 8009d10:	2000      	movs	r0, #0
 8009d12:	4770      	bx	lr
 8009d14:	7803      	ldrb	r3, [r0, #0]
 8009d16:	428b      	cmp	r3, r1
 8009d18:	d0fb      	beq.n	8009d12 <memchr+0xa>
 8009d1a:	3001      	adds	r0, #1
 8009d1c:	e7f6      	b.n	8009d0c <memchr+0x4>

08009d1e <_Balloc>:
 8009d1e:	b570      	push	{r4, r5, r6, lr}
 8009d20:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009d22:	0004      	movs	r4, r0
 8009d24:	000d      	movs	r5, r1
 8009d26:	2e00      	cmp	r6, #0
 8009d28:	d107      	bne.n	8009d3a <_Balloc+0x1c>
 8009d2a:	2010      	movs	r0, #16
 8009d2c:	f7ff ffe2 	bl	8009cf4 <malloc>
 8009d30:	6260      	str	r0, [r4, #36]	; 0x24
 8009d32:	6046      	str	r6, [r0, #4]
 8009d34:	6086      	str	r6, [r0, #8]
 8009d36:	6006      	str	r6, [r0, #0]
 8009d38:	60c6      	str	r6, [r0, #12]
 8009d3a:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8009d3c:	68f3      	ldr	r3, [r6, #12]
 8009d3e:	2b00      	cmp	r3, #0
 8009d40:	d013      	beq.n	8009d6a <_Balloc+0x4c>
 8009d42:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009d44:	00aa      	lsls	r2, r5, #2
 8009d46:	68db      	ldr	r3, [r3, #12]
 8009d48:	189b      	adds	r3, r3, r2
 8009d4a:	6818      	ldr	r0, [r3, #0]
 8009d4c:	2800      	cmp	r0, #0
 8009d4e:	d118      	bne.n	8009d82 <_Balloc+0x64>
 8009d50:	2101      	movs	r1, #1
 8009d52:	000e      	movs	r6, r1
 8009d54:	40ae      	lsls	r6, r5
 8009d56:	1d72      	adds	r2, r6, #5
 8009d58:	0092      	lsls	r2, r2, #2
 8009d5a:	0020      	movs	r0, r4
 8009d5c:	f000 fac6 	bl	800a2ec <_calloc_r>
 8009d60:	2800      	cmp	r0, #0
 8009d62:	d00c      	beq.n	8009d7e <_Balloc+0x60>
 8009d64:	6045      	str	r5, [r0, #4]
 8009d66:	6086      	str	r6, [r0, #8]
 8009d68:	e00d      	b.n	8009d86 <_Balloc+0x68>
 8009d6a:	2221      	movs	r2, #33	; 0x21
 8009d6c:	2104      	movs	r1, #4
 8009d6e:	0020      	movs	r0, r4
 8009d70:	f000 fabc 	bl	800a2ec <_calloc_r>
 8009d74:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009d76:	60f0      	str	r0, [r6, #12]
 8009d78:	68db      	ldr	r3, [r3, #12]
 8009d7a:	2b00      	cmp	r3, #0
 8009d7c:	d1e1      	bne.n	8009d42 <_Balloc+0x24>
 8009d7e:	2000      	movs	r0, #0
 8009d80:	bd70      	pop	{r4, r5, r6, pc}
 8009d82:	6802      	ldr	r2, [r0, #0]
 8009d84:	601a      	str	r2, [r3, #0]
 8009d86:	2300      	movs	r3, #0
 8009d88:	6103      	str	r3, [r0, #16]
 8009d8a:	60c3      	str	r3, [r0, #12]
 8009d8c:	e7f8      	b.n	8009d80 <_Balloc+0x62>

08009d8e <_Bfree>:
 8009d8e:	b570      	push	{r4, r5, r6, lr}
 8009d90:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8009d92:	0006      	movs	r6, r0
 8009d94:	000d      	movs	r5, r1
 8009d96:	2c00      	cmp	r4, #0
 8009d98:	d107      	bne.n	8009daa <_Bfree+0x1c>
 8009d9a:	2010      	movs	r0, #16
 8009d9c:	f7ff ffaa 	bl	8009cf4 <malloc>
 8009da0:	6270      	str	r0, [r6, #36]	; 0x24
 8009da2:	6044      	str	r4, [r0, #4]
 8009da4:	6084      	str	r4, [r0, #8]
 8009da6:	6004      	str	r4, [r0, #0]
 8009da8:	60c4      	str	r4, [r0, #12]
 8009daa:	2d00      	cmp	r5, #0
 8009dac:	d007      	beq.n	8009dbe <_Bfree+0x30>
 8009dae:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8009db0:	686a      	ldr	r2, [r5, #4]
 8009db2:	68db      	ldr	r3, [r3, #12]
 8009db4:	0092      	lsls	r2, r2, #2
 8009db6:	189b      	adds	r3, r3, r2
 8009db8:	681a      	ldr	r2, [r3, #0]
 8009dba:	602a      	str	r2, [r5, #0]
 8009dbc:	601d      	str	r5, [r3, #0]
 8009dbe:	bd70      	pop	{r4, r5, r6, pc}

08009dc0 <__multadd>:
 8009dc0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009dc2:	001e      	movs	r6, r3
 8009dc4:	2314      	movs	r3, #20
 8009dc6:	469c      	mov	ip, r3
 8009dc8:	0007      	movs	r7, r0
 8009dca:	000c      	movs	r4, r1
 8009dcc:	2000      	movs	r0, #0
 8009dce:	690d      	ldr	r5, [r1, #16]
 8009dd0:	448c      	add	ip, r1
 8009dd2:	4663      	mov	r3, ip
 8009dd4:	681b      	ldr	r3, [r3, #0]
 8009dd6:	3001      	adds	r0, #1
 8009dd8:	b299      	uxth	r1, r3
 8009dda:	4663      	mov	r3, ip
 8009ddc:	681b      	ldr	r3, [r3, #0]
 8009dde:	4351      	muls	r1, r2
 8009de0:	0c1b      	lsrs	r3, r3, #16
 8009de2:	4353      	muls	r3, r2
 8009de4:	1989      	adds	r1, r1, r6
 8009de6:	0c0e      	lsrs	r6, r1, #16
 8009de8:	199b      	adds	r3, r3, r6
 8009dea:	b289      	uxth	r1, r1
 8009dec:	0c1e      	lsrs	r6, r3, #16
 8009dee:	041b      	lsls	r3, r3, #16
 8009df0:	185b      	adds	r3, r3, r1
 8009df2:	4661      	mov	r1, ip
 8009df4:	c108      	stmia	r1!, {r3}
 8009df6:	468c      	mov	ip, r1
 8009df8:	4285      	cmp	r5, r0
 8009dfa:	dcea      	bgt.n	8009dd2 <__multadd+0x12>
 8009dfc:	2e00      	cmp	r6, #0
 8009dfe:	d01b      	beq.n	8009e38 <__multadd+0x78>
 8009e00:	68a3      	ldr	r3, [r4, #8]
 8009e02:	42ab      	cmp	r3, r5
 8009e04:	dc12      	bgt.n	8009e2c <__multadd+0x6c>
 8009e06:	6863      	ldr	r3, [r4, #4]
 8009e08:	0038      	movs	r0, r7
 8009e0a:	1c59      	adds	r1, r3, #1
 8009e0c:	f7ff ff87 	bl	8009d1e <_Balloc>
 8009e10:	0021      	movs	r1, r4
 8009e12:	6923      	ldr	r3, [r4, #16]
 8009e14:	9001      	str	r0, [sp, #4]
 8009e16:	1c9a      	adds	r2, r3, #2
 8009e18:	0092      	lsls	r2, r2, #2
 8009e1a:	310c      	adds	r1, #12
 8009e1c:	300c      	adds	r0, #12
 8009e1e:	f7fe fc55 	bl	80086cc <memcpy>
 8009e22:	0021      	movs	r1, r4
 8009e24:	0038      	movs	r0, r7
 8009e26:	f7ff ffb2 	bl	8009d8e <_Bfree>
 8009e2a:	9c01      	ldr	r4, [sp, #4]
 8009e2c:	1d2b      	adds	r3, r5, #4
 8009e2e:	009b      	lsls	r3, r3, #2
 8009e30:	18e3      	adds	r3, r4, r3
 8009e32:	3501      	adds	r5, #1
 8009e34:	605e      	str	r6, [r3, #4]
 8009e36:	6125      	str	r5, [r4, #16]
 8009e38:	0020      	movs	r0, r4
 8009e3a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

08009e3c <__hi0bits>:
 8009e3c:	0003      	movs	r3, r0
 8009e3e:	0c02      	lsrs	r2, r0, #16
 8009e40:	2000      	movs	r0, #0
 8009e42:	4282      	cmp	r2, r0
 8009e44:	d101      	bne.n	8009e4a <__hi0bits+0xe>
 8009e46:	041b      	lsls	r3, r3, #16
 8009e48:	3010      	adds	r0, #16
 8009e4a:	0e1a      	lsrs	r2, r3, #24
 8009e4c:	d101      	bne.n	8009e52 <__hi0bits+0x16>
 8009e4e:	3008      	adds	r0, #8
 8009e50:	021b      	lsls	r3, r3, #8
 8009e52:	0f1a      	lsrs	r2, r3, #28
 8009e54:	d101      	bne.n	8009e5a <__hi0bits+0x1e>
 8009e56:	3004      	adds	r0, #4
 8009e58:	011b      	lsls	r3, r3, #4
 8009e5a:	0f9a      	lsrs	r2, r3, #30
 8009e5c:	d101      	bne.n	8009e62 <__hi0bits+0x26>
 8009e5e:	3002      	adds	r0, #2
 8009e60:	009b      	lsls	r3, r3, #2
 8009e62:	2b00      	cmp	r3, #0
 8009e64:	db03      	blt.n	8009e6e <__hi0bits+0x32>
 8009e66:	3001      	adds	r0, #1
 8009e68:	005b      	lsls	r3, r3, #1
 8009e6a:	d400      	bmi.n	8009e6e <__hi0bits+0x32>
 8009e6c:	2020      	movs	r0, #32
 8009e6e:	4770      	bx	lr

08009e70 <__lo0bits>:
 8009e70:	2207      	movs	r2, #7
 8009e72:	6803      	ldr	r3, [r0, #0]
 8009e74:	b510      	push	{r4, lr}
 8009e76:	0001      	movs	r1, r0
 8009e78:	401a      	ands	r2, r3
 8009e7a:	d00d      	beq.n	8009e98 <__lo0bits+0x28>
 8009e7c:	2401      	movs	r4, #1
 8009e7e:	2000      	movs	r0, #0
 8009e80:	4223      	tst	r3, r4
 8009e82:	d105      	bne.n	8009e90 <__lo0bits+0x20>
 8009e84:	3002      	adds	r0, #2
 8009e86:	4203      	tst	r3, r0
 8009e88:	d003      	beq.n	8009e92 <__lo0bits+0x22>
 8009e8a:	40e3      	lsrs	r3, r4
 8009e8c:	0020      	movs	r0, r4
 8009e8e:	600b      	str	r3, [r1, #0]
 8009e90:	bd10      	pop	{r4, pc}
 8009e92:	089b      	lsrs	r3, r3, #2
 8009e94:	600b      	str	r3, [r1, #0]
 8009e96:	e7fb      	b.n	8009e90 <__lo0bits+0x20>
 8009e98:	b29c      	uxth	r4, r3
 8009e9a:	0010      	movs	r0, r2
 8009e9c:	2c00      	cmp	r4, #0
 8009e9e:	d101      	bne.n	8009ea4 <__lo0bits+0x34>
 8009ea0:	2010      	movs	r0, #16
 8009ea2:	0c1b      	lsrs	r3, r3, #16
 8009ea4:	b2da      	uxtb	r2, r3
 8009ea6:	2a00      	cmp	r2, #0
 8009ea8:	d101      	bne.n	8009eae <__lo0bits+0x3e>
 8009eaa:	3008      	adds	r0, #8
 8009eac:	0a1b      	lsrs	r3, r3, #8
 8009eae:	071a      	lsls	r2, r3, #28
 8009eb0:	d101      	bne.n	8009eb6 <__lo0bits+0x46>
 8009eb2:	3004      	adds	r0, #4
 8009eb4:	091b      	lsrs	r3, r3, #4
 8009eb6:	079a      	lsls	r2, r3, #30
 8009eb8:	d101      	bne.n	8009ebe <__lo0bits+0x4e>
 8009eba:	3002      	adds	r0, #2
 8009ebc:	089b      	lsrs	r3, r3, #2
 8009ebe:	07da      	lsls	r2, r3, #31
 8009ec0:	d4e8      	bmi.n	8009e94 <__lo0bits+0x24>
 8009ec2:	085b      	lsrs	r3, r3, #1
 8009ec4:	d001      	beq.n	8009eca <__lo0bits+0x5a>
 8009ec6:	3001      	adds	r0, #1
 8009ec8:	e7e4      	b.n	8009e94 <__lo0bits+0x24>
 8009eca:	2020      	movs	r0, #32
 8009ecc:	e7e0      	b.n	8009e90 <__lo0bits+0x20>

08009ece <__i2b>:
 8009ece:	b510      	push	{r4, lr}
 8009ed0:	000c      	movs	r4, r1
 8009ed2:	2101      	movs	r1, #1
 8009ed4:	f7ff ff23 	bl	8009d1e <_Balloc>
 8009ed8:	2301      	movs	r3, #1
 8009eda:	6144      	str	r4, [r0, #20]
 8009edc:	6103      	str	r3, [r0, #16]
 8009ede:	bd10      	pop	{r4, pc}

08009ee0 <__multiply>:
 8009ee0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009ee2:	690b      	ldr	r3, [r1, #16]
 8009ee4:	0014      	movs	r4, r2
 8009ee6:	6912      	ldr	r2, [r2, #16]
 8009ee8:	b089      	sub	sp, #36	; 0x24
 8009eea:	000d      	movs	r5, r1
 8009eec:	4293      	cmp	r3, r2
 8009eee:	da01      	bge.n	8009ef4 <__multiply+0x14>
 8009ef0:	0025      	movs	r5, r4
 8009ef2:	000c      	movs	r4, r1
 8009ef4:	692f      	ldr	r7, [r5, #16]
 8009ef6:	6926      	ldr	r6, [r4, #16]
 8009ef8:	6869      	ldr	r1, [r5, #4]
 8009efa:	19bb      	adds	r3, r7, r6
 8009efc:	9302      	str	r3, [sp, #8]
 8009efe:	68ab      	ldr	r3, [r5, #8]
 8009f00:	19ba      	adds	r2, r7, r6
 8009f02:	4293      	cmp	r3, r2
 8009f04:	da00      	bge.n	8009f08 <__multiply+0x28>
 8009f06:	3101      	adds	r1, #1
 8009f08:	f7ff ff09 	bl	8009d1e <_Balloc>
 8009f0c:	0002      	movs	r2, r0
 8009f0e:	19bb      	adds	r3, r7, r6
 8009f10:	3214      	adds	r2, #20
 8009f12:	009b      	lsls	r3, r3, #2
 8009f14:	18d3      	adds	r3, r2, r3
 8009f16:	469c      	mov	ip, r3
 8009f18:	2100      	movs	r1, #0
 8009f1a:	0013      	movs	r3, r2
 8009f1c:	9004      	str	r0, [sp, #16]
 8009f1e:	4563      	cmp	r3, ip
 8009f20:	d31d      	bcc.n	8009f5e <__multiply+0x7e>
 8009f22:	3514      	adds	r5, #20
 8009f24:	00bf      	lsls	r7, r7, #2
 8009f26:	19eb      	adds	r3, r5, r7
 8009f28:	3414      	adds	r4, #20
 8009f2a:	00b6      	lsls	r6, r6, #2
 8009f2c:	9305      	str	r3, [sp, #20]
 8009f2e:	19a3      	adds	r3, r4, r6
 8009f30:	9503      	str	r5, [sp, #12]
 8009f32:	9401      	str	r4, [sp, #4]
 8009f34:	9307      	str	r3, [sp, #28]
 8009f36:	9b07      	ldr	r3, [sp, #28]
 8009f38:	9901      	ldr	r1, [sp, #4]
 8009f3a:	4299      	cmp	r1, r3
 8009f3c:	d311      	bcc.n	8009f62 <__multiply+0x82>
 8009f3e:	9b02      	ldr	r3, [sp, #8]
 8009f40:	2b00      	cmp	r3, #0
 8009f42:	dd06      	ble.n	8009f52 <__multiply+0x72>
 8009f44:	2304      	movs	r3, #4
 8009f46:	425b      	negs	r3, r3
 8009f48:	449c      	add	ip, r3
 8009f4a:	4663      	mov	r3, ip
 8009f4c:	681b      	ldr	r3, [r3, #0]
 8009f4e:	2b00      	cmp	r3, #0
 8009f50:	d051      	beq.n	8009ff6 <__multiply+0x116>
 8009f52:	9b04      	ldr	r3, [sp, #16]
 8009f54:	9a02      	ldr	r2, [sp, #8]
 8009f56:	0018      	movs	r0, r3
 8009f58:	611a      	str	r2, [r3, #16]
 8009f5a:	b009      	add	sp, #36	; 0x24
 8009f5c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009f5e:	c302      	stmia	r3!, {r1}
 8009f60:	e7dd      	b.n	8009f1e <__multiply+0x3e>
 8009f62:	9b01      	ldr	r3, [sp, #4]
 8009f64:	681b      	ldr	r3, [r3, #0]
 8009f66:	b298      	uxth	r0, r3
 8009f68:	2800      	cmp	r0, #0
 8009f6a:	d01c      	beq.n	8009fa6 <__multiply+0xc6>
 8009f6c:	0015      	movs	r5, r2
 8009f6e:	2600      	movs	r6, #0
 8009f70:	9f03      	ldr	r7, [sp, #12]
 8009f72:	cf02      	ldmia	r7!, {r1}
 8009f74:	682c      	ldr	r4, [r5, #0]
 8009f76:	b28b      	uxth	r3, r1
 8009f78:	4343      	muls	r3, r0
 8009f7a:	0c09      	lsrs	r1, r1, #16
 8009f7c:	4341      	muls	r1, r0
 8009f7e:	b2a4      	uxth	r4, r4
 8009f80:	191b      	adds	r3, r3, r4
 8009f82:	199b      	adds	r3, r3, r6
 8009f84:	000e      	movs	r6, r1
 8009f86:	6829      	ldr	r1, [r5, #0]
 8009f88:	9506      	str	r5, [sp, #24]
 8009f8a:	0c09      	lsrs	r1, r1, #16
 8009f8c:	1871      	adds	r1, r6, r1
 8009f8e:	0c1e      	lsrs	r6, r3, #16
 8009f90:	1989      	adds	r1, r1, r6
 8009f92:	0c0e      	lsrs	r6, r1, #16
 8009f94:	b29b      	uxth	r3, r3
 8009f96:	0409      	lsls	r1, r1, #16
 8009f98:	430b      	orrs	r3, r1
 8009f9a:	c508      	stmia	r5!, {r3}
 8009f9c:	9b05      	ldr	r3, [sp, #20]
 8009f9e:	42bb      	cmp	r3, r7
 8009fa0:	d8e7      	bhi.n	8009f72 <__multiply+0x92>
 8009fa2:	9b06      	ldr	r3, [sp, #24]
 8009fa4:	605e      	str	r6, [r3, #4]
 8009fa6:	9b01      	ldr	r3, [sp, #4]
 8009fa8:	681b      	ldr	r3, [r3, #0]
 8009faa:	0c1d      	lsrs	r5, r3, #16
 8009fac:	d01e      	beq.n	8009fec <__multiply+0x10c>
 8009fae:	0010      	movs	r0, r2
 8009fb0:	2700      	movs	r7, #0
 8009fb2:	6813      	ldr	r3, [r2, #0]
 8009fb4:	9e03      	ldr	r6, [sp, #12]
 8009fb6:	6831      	ldr	r1, [r6, #0]
 8009fb8:	6804      	ldr	r4, [r0, #0]
 8009fba:	b289      	uxth	r1, r1
 8009fbc:	4369      	muls	r1, r5
 8009fbe:	0c24      	lsrs	r4, r4, #16
 8009fc0:	1909      	adds	r1, r1, r4
 8009fc2:	19c9      	adds	r1, r1, r7
 8009fc4:	040f      	lsls	r7, r1, #16
 8009fc6:	b29b      	uxth	r3, r3
 8009fc8:	433b      	orrs	r3, r7
 8009fca:	6003      	str	r3, [r0, #0]
 8009fcc:	ce80      	ldmia	r6!, {r7}
 8009fce:	6843      	ldr	r3, [r0, #4]
 8009fd0:	0c3f      	lsrs	r7, r7, #16
 8009fd2:	436f      	muls	r7, r5
 8009fd4:	b29b      	uxth	r3, r3
 8009fd6:	18fb      	adds	r3, r7, r3
 8009fd8:	0c09      	lsrs	r1, r1, #16
 8009fda:	185b      	adds	r3, r3, r1
 8009fdc:	9905      	ldr	r1, [sp, #20]
 8009fde:	9006      	str	r0, [sp, #24]
 8009fe0:	0c1f      	lsrs	r7, r3, #16
 8009fe2:	3004      	adds	r0, #4
 8009fe4:	42b1      	cmp	r1, r6
 8009fe6:	d8e6      	bhi.n	8009fb6 <__multiply+0xd6>
 8009fe8:	9906      	ldr	r1, [sp, #24]
 8009fea:	604b      	str	r3, [r1, #4]
 8009fec:	9b01      	ldr	r3, [sp, #4]
 8009fee:	3204      	adds	r2, #4
 8009ff0:	3304      	adds	r3, #4
 8009ff2:	9301      	str	r3, [sp, #4]
 8009ff4:	e79f      	b.n	8009f36 <__multiply+0x56>
 8009ff6:	9b02      	ldr	r3, [sp, #8]
 8009ff8:	3b01      	subs	r3, #1
 8009ffa:	9302      	str	r3, [sp, #8]
 8009ffc:	e79f      	b.n	8009f3e <__multiply+0x5e>
	...

0800a000 <__pow5mult>:
 800a000:	2303      	movs	r3, #3
 800a002:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a004:	4013      	ands	r3, r2
 800a006:	0005      	movs	r5, r0
 800a008:	000e      	movs	r6, r1
 800a00a:	0014      	movs	r4, r2
 800a00c:	2b00      	cmp	r3, #0
 800a00e:	d008      	beq.n	800a022 <__pow5mult+0x22>
 800a010:	4922      	ldr	r1, [pc, #136]	; (800a09c <__pow5mult+0x9c>)
 800a012:	3b01      	subs	r3, #1
 800a014:	009a      	lsls	r2, r3, #2
 800a016:	5852      	ldr	r2, [r2, r1]
 800a018:	2300      	movs	r3, #0
 800a01a:	0031      	movs	r1, r6
 800a01c:	f7ff fed0 	bl	8009dc0 <__multadd>
 800a020:	0006      	movs	r6, r0
 800a022:	10a3      	asrs	r3, r4, #2
 800a024:	9301      	str	r3, [sp, #4]
 800a026:	d036      	beq.n	800a096 <__pow5mult+0x96>
 800a028:	6a6c      	ldr	r4, [r5, #36]	; 0x24
 800a02a:	2c00      	cmp	r4, #0
 800a02c:	d107      	bne.n	800a03e <__pow5mult+0x3e>
 800a02e:	2010      	movs	r0, #16
 800a030:	f7ff fe60 	bl	8009cf4 <malloc>
 800a034:	6268      	str	r0, [r5, #36]	; 0x24
 800a036:	6044      	str	r4, [r0, #4]
 800a038:	6084      	str	r4, [r0, #8]
 800a03a:	6004      	str	r4, [r0, #0]
 800a03c:	60c4      	str	r4, [r0, #12]
 800a03e:	6a6f      	ldr	r7, [r5, #36]	; 0x24
 800a040:	68bc      	ldr	r4, [r7, #8]
 800a042:	2c00      	cmp	r4, #0
 800a044:	d107      	bne.n	800a056 <__pow5mult+0x56>
 800a046:	4916      	ldr	r1, [pc, #88]	; (800a0a0 <__pow5mult+0xa0>)
 800a048:	0028      	movs	r0, r5
 800a04a:	f7ff ff40 	bl	8009ece <__i2b>
 800a04e:	2300      	movs	r3, #0
 800a050:	0004      	movs	r4, r0
 800a052:	60b8      	str	r0, [r7, #8]
 800a054:	6003      	str	r3, [r0, #0]
 800a056:	2201      	movs	r2, #1
 800a058:	9b01      	ldr	r3, [sp, #4]
 800a05a:	4213      	tst	r3, r2
 800a05c:	d00a      	beq.n	800a074 <__pow5mult+0x74>
 800a05e:	0031      	movs	r1, r6
 800a060:	0022      	movs	r2, r4
 800a062:	0028      	movs	r0, r5
 800a064:	f7ff ff3c 	bl	8009ee0 <__multiply>
 800a068:	0007      	movs	r7, r0
 800a06a:	0031      	movs	r1, r6
 800a06c:	0028      	movs	r0, r5
 800a06e:	f7ff fe8e 	bl	8009d8e <_Bfree>
 800a072:	003e      	movs	r6, r7
 800a074:	9b01      	ldr	r3, [sp, #4]
 800a076:	105b      	asrs	r3, r3, #1
 800a078:	9301      	str	r3, [sp, #4]
 800a07a:	d00c      	beq.n	800a096 <__pow5mult+0x96>
 800a07c:	6820      	ldr	r0, [r4, #0]
 800a07e:	2800      	cmp	r0, #0
 800a080:	d107      	bne.n	800a092 <__pow5mult+0x92>
 800a082:	0022      	movs	r2, r4
 800a084:	0021      	movs	r1, r4
 800a086:	0028      	movs	r0, r5
 800a088:	f7ff ff2a 	bl	8009ee0 <__multiply>
 800a08c:	2300      	movs	r3, #0
 800a08e:	6020      	str	r0, [r4, #0]
 800a090:	6003      	str	r3, [r0, #0]
 800a092:	0004      	movs	r4, r0
 800a094:	e7df      	b.n	800a056 <__pow5mult+0x56>
 800a096:	0030      	movs	r0, r6
 800a098:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800a09a:	46c0      	nop			; (mov r8, r8)
 800a09c:	0800ab50 	.word	0x0800ab50
 800a0a0:	00000271 	.word	0x00000271

0800a0a4 <__lshift>:
 800a0a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a0a6:	000d      	movs	r5, r1
 800a0a8:	0017      	movs	r7, r2
 800a0aa:	692b      	ldr	r3, [r5, #16]
 800a0ac:	1154      	asrs	r4, r2, #5
 800a0ae:	b085      	sub	sp, #20
 800a0b0:	18e3      	adds	r3, r4, r3
 800a0b2:	9301      	str	r3, [sp, #4]
 800a0b4:	3301      	adds	r3, #1
 800a0b6:	9300      	str	r3, [sp, #0]
 800a0b8:	6849      	ldr	r1, [r1, #4]
 800a0ba:	68ab      	ldr	r3, [r5, #8]
 800a0bc:	9002      	str	r0, [sp, #8]
 800a0be:	9a00      	ldr	r2, [sp, #0]
 800a0c0:	4293      	cmp	r3, r2
 800a0c2:	db35      	blt.n	800a130 <__lshift+0x8c>
 800a0c4:	9802      	ldr	r0, [sp, #8]
 800a0c6:	f7ff fe2a 	bl	8009d1e <_Balloc>
 800a0ca:	2300      	movs	r3, #0
 800a0cc:	0002      	movs	r2, r0
 800a0ce:	0006      	movs	r6, r0
 800a0d0:	0019      	movs	r1, r3
 800a0d2:	3214      	adds	r2, #20
 800a0d4:	42a3      	cmp	r3, r4
 800a0d6:	db2e      	blt.n	800a136 <__lshift+0x92>
 800a0d8:	43e3      	mvns	r3, r4
 800a0da:	17db      	asrs	r3, r3, #31
 800a0dc:	401c      	ands	r4, r3
 800a0de:	002b      	movs	r3, r5
 800a0e0:	00a4      	lsls	r4, r4, #2
 800a0e2:	1914      	adds	r4, r2, r4
 800a0e4:	692a      	ldr	r2, [r5, #16]
 800a0e6:	3314      	adds	r3, #20
 800a0e8:	0092      	lsls	r2, r2, #2
 800a0ea:	189a      	adds	r2, r3, r2
 800a0ec:	4694      	mov	ip, r2
 800a0ee:	221f      	movs	r2, #31
 800a0f0:	4017      	ands	r7, r2
 800a0f2:	d024      	beq.n	800a13e <__lshift+0x9a>
 800a0f4:	3201      	adds	r2, #1
 800a0f6:	1bd2      	subs	r2, r2, r7
 800a0f8:	9203      	str	r2, [sp, #12]
 800a0fa:	2200      	movs	r2, #0
 800a0fc:	6819      	ldr	r1, [r3, #0]
 800a0fe:	0020      	movs	r0, r4
 800a100:	40b9      	lsls	r1, r7
 800a102:	430a      	orrs	r2, r1
 800a104:	c404      	stmia	r4!, {r2}
 800a106:	cb04      	ldmia	r3!, {r2}
 800a108:	9903      	ldr	r1, [sp, #12]
 800a10a:	40ca      	lsrs	r2, r1
 800a10c:	459c      	cmp	ip, r3
 800a10e:	d8f5      	bhi.n	800a0fc <__lshift+0x58>
 800a110:	6042      	str	r2, [r0, #4]
 800a112:	2a00      	cmp	r2, #0
 800a114:	d002      	beq.n	800a11c <__lshift+0x78>
 800a116:	9b01      	ldr	r3, [sp, #4]
 800a118:	3302      	adds	r3, #2
 800a11a:	9300      	str	r3, [sp, #0]
 800a11c:	9b00      	ldr	r3, [sp, #0]
 800a11e:	9802      	ldr	r0, [sp, #8]
 800a120:	3b01      	subs	r3, #1
 800a122:	6133      	str	r3, [r6, #16]
 800a124:	0029      	movs	r1, r5
 800a126:	f7ff fe32 	bl	8009d8e <_Bfree>
 800a12a:	0030      	movs	r0, r6
 800a12c:	b005      	add	sp, #20
 800a12e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a130:	3101      	adds	r1, #1
 800a132:	005b      	lsls	r3, r3, #1
 800a134:	e7c3      	b.n	800a0be <__lshift+0x1a>
 800a136:	0098      	lsls	r0, r3, #2
 800a138:	5011      	str	r1, [r2, r0]
 800a13a:	3301      	adds	r3, #1
 800a13c:	e7ca      	b.n	800a0d4 <__lshift+0x30>
 800a13e:	cb04      	ldmia	r3!, {r2}
 800a140:	c404      	stmia	r4!, {r2}
 800a142:	459c      	cmp	ip, r3
 800a144:	d8fb      	bhi.n	800a13e <__lshift+0x9a>
 800a146:	e7e9      	b.n	800a11c <__lshift+0x78>

0800a148 <__mcmp>:
 800a148:	690a      	ldr	r2, [r1, #16]
 800a14a:	6903      	ldr	r3, [r0, #16]
 800a14c:	b530      	push	{r4, r5, lr}
 800a14e:	1a9b      	subs	r3, r3, r2
 800a150:	d10d      	bne.n	800a16e <__mcmp+0x26>
 800a152:	0092      	lsls	r2, r2, #2
 800a154:	3014      	adds	r0, #20
 800a156:	3114      	adds	r1, #20
 800a158:	1884      	adds	r4, r0, r2
 800a15a:	1889      	adds	r1, r1, r2
 800a15c:	3c04      	subs	r4, #4
 800a15e:	3904      	subs	r1, #4
 800a160:	6825      	ldr	r5, [r4, #0]
 800a162:	680a      	ldr	r2, [r1, #0]
 800a164:	4295      	cmp	r5, r2
 800a166:	d004      	beq.n	800a172 <__mcmp+0x2a>
 800a168:	2301      	movs	r3, #1
 800a16a:	4295      	cmp	r5, r2
 800a16c:	d304      	bcc.n	800a178 <__mcmp+0x30>
 800a16e:	0018      	movs	r0, r3
 800a170:	bd30      	pop	{r4, r5, pc}
 800a172:	42a0      	cmp	r0, r4
 800a174:	d3f2      	bcc.n	800a15c <__mcmp+0x14>
 800a176:	e7fa      	b.n	800a16e <__mcmp+0x26>
 800a178:	425b      	negs	r3, r3
 800a17a:	e7f8      	b.n	800a16e <__mcmp+0x26>

0800a17c <__mdiff>:
 800a17c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a17e:	000d      	movs	r5, r1
 800a180:	b085      	sub	sp, #20
 800a182:	0007      	movs	r7, r0
 800a184:	0011      	movs	r1, r2
 800a186:	0028      	movs	r0, r5
 800a188:	0014      	movs	r4, r2
 800a18a:	f7ff ffdd 	bl	800a148 <__mcmp>
 800a18e:	1e06      	subs	r6, r0, #0
 800a190:	d108      	bne.n	800a1a4 <__mdiff+0x28>
 800a192:	0001      	movs	r1, r0
 800a194:	0038      	movs	r0, r7
 800a196:	f7ff fdc2 	bl	8009d1e <_Balloc>
 800a19a:	2301      	movs	r3, #1
 800a19c:	6146      	str	r6, [r0, #20]
 800a19e:	6103      	str	r3, [r0, #16]
 800a1a0:	b005      	add	sp, #20
 800a1a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a1a4:	2301      	movs	r3, #1
 800a1a6:	9301      	str	r3, [sp, #4]
 800a1a8:	2800      	cmp	r0, #0
 800a1aa:	db04      	blt.n	800a1b6 <__mdiff+0x3a>
 800a1ac:	0023      	movs	r3, r4
 800a1ae:	002c      	movs	r4, r5
 800a1b0:	001d      	movs	r5, r3
 800a1b2:	2300      	movs	r3, #0
 800a1b4:	9301      	str	r3, [sp, #4]
 800a1b6:	6861      	ldr	r1, [r4, #4]
 800a1b8:	0038      	movs	r0, r7
 800a1ba:	f7ff fdb0 	bl	8009d1e <_Balloc>
 800a1be:	002f      	movs	r7, r5
 800a1c0:	2200      	movs	r2, #0
 800a1c2:	9b01      	ldr	r3, [sp, #4]
 800a1c4:	6926      	ldr	r6, [r4, #16]
 800a1c6:	60c3      	str	r3, [r0, #12]
 800a1c8:	3414      	adds	r4, #20
 800a1ca:	00b3      	lsls	r3, r6, #2
 800a1cc:	18e3      	adds	r3, r4, r3
 800a1ce:	9302      	str	r3, [sp, #8]
 800a1d0:	692b      	ldr	r3, [r5, #16]
 800a1d2:	3714      	adds	r7, #20
 800a1d4:	009b      	lsls	r3, r3, #2
 800a1d6:	18fb      	adds	r3, r7, r3
 800a1d8:	9303      	str	r3, [sp, #12]
 800a1da:	0003      	movs	r3, r0
 800a1dc:	4694      	mov	ip, r2
 800a1de:	3314      	adds	r3, #20
 800a1e0:	cc20      	ldmia	r4!, {r5}
 800a1e2:	cf04      	ldmia	r7!, {r2}
 800a1e4:	9201      	str	r2, [sp, #4]
 800a1e6:	b2aa      	uxth	r2, r5
 800a1e8:	4494      	add	ip, r2
 800a1ea:	466a      	mov	r2, sp
 800a1ec:	4661      	mov	r1, ip
 800a1ee:	8892      	ldrh	r2, [r2, #4]
 800a1f0:	0c2d      	lsrs	r5, r5, #16
 800a1f2:	1a8a      	subs	r2, r1, r2
 800a1f4:	9901      	ldr	r1, [sp, #4]
 800a1f6:	0c09      	lsrs	r1, r1, #16
 800a1f8:	1a69      	subs	r1, r5, r1
 800a1fa:	1415      	asrs	r5, r2, #16
 800a1fc:	1949      	adds	r1, r1, r5
 800a1fe:	140d      	asrs	r5, r1, #16
 800a200:	b292      	uxth	r2, r2
 800a202:	0409      	lsls	r1, r1, #16
 800a204:	430a      	orrs	r2, r1
 800a206:	601a      	str	r2, [r3, #0]
 800a208:	9a03      	ldr	r2, [sp, #12]
 800a20a:	46ac      	mov	ip, r5
 800a20c:	3304      	adds	r3, #4
 800a20e:	42ba      	cmp	r2, r7
 800a210:	d8e6      	bhi.n	800a1e0 <__mdiff+0x64>
 800a212:	9902      	ldr	r1, [sp, #8]
 800a214:	001a      	movs	r2, r3
 800a216:	428c      	cmp	r4, r1
 800a218:	d305      	bcc.n	800a226 <__mdiff+0xaa>
 800a21a:	3a04      	subs	r2, #4
 800a21c:	6813      	ldr	r3, [r2, #0]
 800a21e:	2b00      	cmp	r3, #0
 800a220:	d00e      	beq.n	800a240 <__mdiff+0xc4>
 800a222:	6106      	str	r6, [r0, #16]
 800a224:	e7bc      	b.n	800a1a0 <__mdiff+0x24>
 800a226:	cc04      	ldmia	r4!, {r2}
 800a228:	b291      	uxth	r1, r2
 800a22a:	4461      	add	r1, ip
 800a22c:	140d      	asrs	r5, r1, #16
 800a22e:	0c12      	lsrs	r2, r2, #16
 800a230:	1952      	adds	r2, r2, r5
 800a232:	1415      	asrs	r5, r2, #16
 800a234:	b289      	uxth	r1, r1
 800a236:	0412      	lsls	r2, r2, #16
 800a238:	430a      	orrs	r2, r1
 800a23a:	46ac      	mov	ip, r5
 800a23c:	c304      	stmia	r3!, {r2}
 800a23e:	e7e8      	b.n	800a212 <__mdiff+0x96>
 800a240:	3e01      	subs	r6, #1
 800a242:	e7ea      	b.n	800a21a <__mdiff+0x9e>

0800a244 <__d2b>:
 800a244:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a246:	001d      	movs	r5, r3
 800a248:	2101      	movs	r1, #1
 800a24a:	0014      	movs	r4, r2
 800a24c:	9f08      	ldr	r7, [sp, #32]
 800a24e:	f7ff fd66 	bl	8009d1e <_Balloc>
 800a252:	032b      	lsls	r3, r5, #12
 800a254:	006d      	lsls	r5, r5, #1
 800a256:	0006      	movs	r6, r0
 800a258:	0b1b      	lsrs	r3, r3, #12
 800a25a:	0d6d      	lsrs	r5, r5, #21
 800a25c:	d124      	bne.n	800a2a8 <__d2b+0x64>
 800a25e:	9301      	str	r3, [sp, #4]
 800a260:	2c00      	cmp	r4, #0
 800a262:	d027      	beq.n	800a2b4 <__d2b+0x70>
 800a264:	4668      	mov	r0, sp
 800a266:	9400      	str	r4, [sp, #0]
 800a268:	f7ff fe02 	bl	8009e70 <__lo0bits>
 800a26c:	9c00      	ldr	r4, [sp, #0]
 800a26e:	2800      	cmp	r0, #0
 800a270:	d01e      	beq.n	800a2b0 <__d2b+0x6c>
 800a272:	9b01      	ldr	r3, [sp, #4]
 800a274:	2120      	movs	r1, #32
 800a276:	001a      	movs	r2, r3
 800a278:	1a09      	subs	r1, r1, r0
 800a27a:	408a      	lsls	r2, r1
 800a27c:	40c3      	lsrs	r3, r0
 800a27e:	4322      	orrs	r2, r4
 800a280:	6172      	str	r2, [r6, #20]
 800a282:	9301      	str	r3, [sp, #4]
 800a284:	9c01      	ldr	r4, [sp, #4]
 800a286:	61b4      	str	r4, [r6, #24]
 800a288:	1e63      	subs	r3, r4, #1
 800a28a:	419c      	sbcs	r4, r3
 800a28c:	3401      	adds	r4, #1
 800a28e:	6134      	str	r4, [r6, #16]
 800a290:	2d00      	cmp	r5, #0
 800a292:	d018      	beq.n	800a2c6 <__d2b+0x82>
 800a294:	4b12      	ldr	r3, [pc, #72]	; (800a2e0 <__d2b+0x9c>)
 800a296:	18ed      	adds	r5, r5, r3
 800a298:	2335      	movs	r3, #53	; 0x35
 800a29a:	182d      	adds	r5, r5, r0
 800a29c:	603d      	str	r5, [r7, #0]
 800a29e:	1a18      	subs	r0, r3, r0
 800a2a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a2a2:	6018      	str	r0, [r3, #0]
 800a2a4:	0030      	movs	r0, r6
 800a2a6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800a2a8:	2280      	movs	r2, #128	; 0x80
 800a2aa:	0352      	lsls	r2, r2, #13
 800a2ac:	4313      	orrs	r3, r2
 800a2ae:	e7d6      	b.n	800a25e <__d2b+0x1a>
 800a2b0:	6174      	str	r4, [r6, #20]
 800a2b2:	e7e7      	b.n	800a284 <__d2b+0x40>
 800a2b4:	a801      	add	r0, sp, #4
 800a2b6:	f7ff fddb 	bl	8009e70 <__lo0bits>
 800a2ba:	2401      	movs	r4, #1
 800a2bc:	9b01      	ldr	r3, [sp, #4]
 800a2be:	6134      	str	r4, [r6, #16]
 800a2c0:	6173      	str	r3, [r6, #20]
 800a2c2:	3020      	adds	r0, #32
 800a2c4:	e7e4      	b.n	800a290 <__d2b+0x4c>
 800a2c6:	4b07      	ldr	r3, [pc, #28]	; (800a2e4 <__d2b+0xa0>)
 800a2c8:	18c0      	adds	r0, r0, r3
 800a2ca:	4b07      	ldr	r3, [pc, #28]	; (800a2e8 <__d2b+0xa4>)
 800a2cc:	6038      	str	r0, [r7, #0]
 800a2ce:	18e3      	adds	r3, r4, r3
 800a2d0:	009b      	lsls	r3, r3, #2
 800a2d2:	18f3      	adds	r3, r6, r3
 800a2d4:	6958      	ldr	r0, [r3, #20]
 800a2d6:	f7ff fdb1 	bl	8009e3c <__hi0bits>
 800a2da:	0164      	lsls	r4, r4, #5
 800a2dc:	1a20      	subs	r0, r4, r0
 800a2de:	e7df      	b.n	800a2a0 <__d2b+0x5c>
 800a2e0:	fffffbcd 	.word	0xfffffbcd
 800a2e4:	fffffbce 	.word	0xfffffbce
 800a2e8:	3fffffff 	.word	0x3fffffff

0800a2ec <_calloc_r>:
 800a2ec:	434a      	muls	r2, r1
 800a2ee:	b570      	push	{r4, r5, r6, lr}
 800a2f0:	0011      	movs	r1, r2
 800a2f2:	0014      	movs	r4, r2
 800a2f4:	f000 f852 	bl	800a39c <_malloc_r>
 800a2f8:	1e05      	subs	r5, r0, #0
 800a2fa:	d003      	beq.n	800a304 <_calloc_r+0x18>
 800a2fc:	0022      	movs	r2, r4
 800a2fe:	2100      	movs	r1, #0
 800a300:	f7fe f9ed 	bl	80086de <memset>
 800a304:	0028      	movs	r0, r5
 800a306:	bd70      	pop	{r4, r5, r6, pc}

0800a308 <_free_r>:
 800a308:	b570      	push	{r4, r5, r6, lr}
 800a30a:	0005      	movs	r5, r0
 800a30c:	2900      	cmp	r1, #0
 800a30e:	d010      	beq.n	800a332 <_free_r+0x2a>
 800a310:	1f0c      	subs	r4, r1, #4
 800a312:	6823      	ldr	r3, [r4, #0]
 800a314:	2b00      	cmp	r3, #0
 800a316:	da00      	bge.n	800a31a <_free_r+0x12>
 800a318:	18e4      	adds	r4, r4, r3
 800a31a:	0028      	movs	r0, r5
 800a31c:	f000 fa33 	bl	800a786 <__malloc_lock>
 800a320:	4a1d      	ldr	r2, [pc, #116]	; (800a398 <_free_r+0x90>)
 800a322:	6813      	ldr	r3, [r2, #0]
 800a324:	2b00      	cmp	r3, #0
 800a326:	d105      	bne.n	800a334 <_free_r+0x2c>
 800a328:	6063      	str	r3, [r4, #4]
 800a32a:	6014      	str	r4, [r2, #0]
 800a32c:	0028      	movs	r0, r5
 800a32e:	f000 fa2b 	bl	800a788 <__malloc_unlock>
 800a332:	bd70      	pop	{r4, r5, r6, pc}
 800a334:	42a3      	cmp	r3, r4
 800a336:	d909      	bls.n	800a34c <_free_r+0x44>
 800a338:	6821      	ldr	r1, [r4, #0]
 800a33a:	1860      	adds	r0, r4, r1
 800a33c:	4283      	cmp	r3, r0
 800a33e:	d1f3      	bne.n	800a328 <_free_r+0x20>
 800a340:	6818      	ldr	r0, [r3, #0]
 800a342:	685b      	ldr	r3, [r3, #4]
 800a344:	1841      	adds	r1, r0, r1
 800a346:	6021      	str	r1, [r4, #0]
 800a348:	e7ee      	b.n	800a328 <_free_r+0x20>
 800a34a:	0013      	movs	r3, r2
 800a34c:	685a      	ldr	r2, [r3, #4]
 800a34e:	2a00      	cmp	r2, #0
 800a350:	d001      	beq.n	800a356 <_free_r+0x4e>
 800a352:	42a2      	cmp	r2, r4
 800a354:	d9f9      	bls.n	800a34a <_free_r+0x42>
 800a356:	6819      	ldr	r1, [r3, #0]
 800a358:	1858      	adds	r0, r3, r1
 800a35a:	42a0      	cmp	r0, r4
 800a35c:	d10b      	bne.n	800a376 <_free_r+0x6e>
 800a35e:	6820      	ldr	r0, [r4, #0]
 800a360:	1809      	adds	r1, r1, r0
 800a362:	1858      	adds	r0, r3, r1
 800a364:	6019      	str	r1, [r3, #0]
 800a366:	4282      	cmp	r2, r0
 800a368:	d1e0      	bne.n	800a32c <_free_r+0x24>
 800a36a:	6810      	ldr	r0, [r2, #0]
 800a36c:	6852      	ldr	r2, [r2, #4]
 800a36e:	1841      	adds	r1, r0, r1
 800a370:	6019      	str	r1, [r3, #0]
 800a372:	605a      	str	r2, [r3, #4]
 800a374:	e7da      	b.n	800a32c <_free_r+0x24>
 800a376:	42a0      	cmp	r0, r4
 800a378:	d902      	bls.n	800a380 <_free_r+0x78>
 800a37a:	230c      	movs	r3, #12
 800a37c:	602b      	str	r3, [r5, #0]
 800a37e:	e7d5      	b.n	800a32c <_free_r+0x24>
 800a380:	6821      	ldr	r1, [r4, #0]
 800a382:	1860      	adds	r0, r4, r1
 800a384:	4282      	cmp	r2, r0
 800a386:	d103      	bne.n	800a390 <_free_r+0x88>
 800a388:	6810      	ldr	r0, [r2, #0]
 800a38a:	6852      	ldr	r2, [r2, #4]
 800a38c:	1841      	adds	r1, r0, r1
 800a38e:	6021      	str	r1, [r4, #0]
 800a390:	6062      	str	r2, [r4, #4]
 800a392:	605c      	str	r4, [r3, #4]
 800a394:	e7ca      	b.n	800a32c <_free_r+0x24>
 800a396:	46c0      	nop			; (mov r8, r8)
 800a398:	200002a8 	.word	0x200002a8

0800a39c <_malloc_r>:
 800a39c:	2303      	movs	r3, #3
 800a39e:	b570      	push	{r4, r5, r6, lr}
 800a3a0:	1ccd      	adds	r5, r1, #3
 800a3a2:	439d      	bics	r5, r3
 800a3a4:	3508      	adds	r5, #8
 800a3a6:	0006      	movs	r6, r0
 800a3a8:	2d0c      	cmp	r5, #12
 800a3aa:	d21e      	bcs.n	800a3ea <_malloc_r+0x4e>
 800a3ac:	250c      	movs	r5, #12
 800a3ae:	42a9      	cmp	r1, r5
 800a3b0:	d81d      	bhi.n	800a3ee <_malloc_r+0x52>
 800a3b2:	0030      	movs	r0, r6
 800a3b4:	f000 f9e7 	bl	800a786 <__malloc_lock>
 800a3b8:	4a25      	ldr	r2, [pc, #148]	; (800a450 <_malloc_r+0xb4>)
 800a3ba:	6814      	ldr	r4, [r2, #0]
 800a3bc:	0021      	movs	r1, r4
 800a3be:	2900      	cmp	r1, #0
 800a3c0:	d119      	bne.n	800a3f6 <_malloc_r+0x5a>
 800a3c2:	4c24      	ldr	r4, [pc, #144]	; (800a454 <_malloc_r+0xb8>)
 800a3c4:	6823      	ldr	r3, [r4, #0]
 800a3c6:	2b00      	cmp	r3, #0
 800a3c8:	d103      	bne.n	800a3d2 <_malloc_r+0x36>
 800a3ca:	0030      	movs	r0, r6
 800a3cc:	f000 f9a4 	bl	800a718 <_sbrk_r>
 800a3d0:	6020      	str	r0, [r4, #0]
 800a3d2:	0029      	movs	r1, r5
 800a3d4:	0030      	movs	r0, r6
 800a3d6:	f000 f99f 	bl	800a718 <_sbrk_r>
 800a3da:	1c43      	adds	r3, r0, #1
 800a3dc:	d12b      	bne.n	800a436 <_malloc_r+0x9a>
 800a3de:	230c      	movs	r3, #12
 800a3e0:	0030      	movs	r0, r6
 800a3e2:	6033      	str	r3, [r6, #0]
 800a3e4:	f000 f9d0 	bl	800a788 <__malloc_unlock>
 800a3e8:	e003      	b.n	800a3f2 <_malloc_r+0x56>
 800a3ea:	2d00      	cmp	r5, #0
 800a3ec:	dadf      	bge.n	800a3ae <_malloc_r+0x12>
 800a3ee:	230c      	movs	r3, #12
 800a3f0:	6033      	str	r3, [r6, #0]
 800a3f2:	2000      	movs	r0, #0
 800a3f4:	bd70      	pop	{r4, r5, r6, pc}
 800a3f6:	680b      	ldr	r3, [r1, #0]
 800a3f8:	1b5b      	subs	r3, r3, r5
 800a3fa:	d419      	bmi.n	800a430 <_malloc_r+0x94>
 800a3fc:	2b0b      	cmp	r3, #11
 800a3fe:	d903      	bls.n	800a408 <_malloc_r+0x6c>
 800a400:	600b      	str	r3, [r1, #0]
 800a402:	18cc      	adds	r4, r1, r3
 800a404:	6025      	str	r5, [r4, #0]
 800a406:	e003      	b.n	800a410 <_malloc_r+0x74>
 800a408:	684b      	ldr	r3, [r1, #4]
 800a40a:	428c      	cmp	r4, r1
 800a40c:	d10d      	bne.n	800a42a <_malloc_r+0x8e>
 800a40e:	6013      	str	r3, [r2, #0]
 800a410:	0030      	movs	r0, r6
 800a412:	f000 f9b9 	bl	800a788 <__malloc_unlock>
 800a416:	0020      	movs	r0, r4
 800a418:	2207      	movs	r2, #7
 800a41a:	300b      	adds	r0, #11
 800a41c:	1d23      	adds	r3, r4, #4
 800a41e:	4390      	bics	r0, r2
 800a420:	1ac3      	subs	r3, r0, r3
 800a422:	d0e7      	beq.n	800a3f4 <_malloc_r+0x58>
 800a424:	425a      	negs	r2, r3
 800a426:	50e2      	str	r2, [r4, r3]
 800a428:	e7e4      	b.n	800a3f4 <_malloc_r+0x58>
 800a42a:	6063      	str	r3, [r4, #4]
 800a42c:	000c      	movs	r4, r1
 800a42e:	e7ef      	b.n	800a410 <_malloc_r+0x74>
 800a430:	000c      	movs	r4, r1
 800a432:	6849      	ldr	r1, [r1, #4]
 800a434:	e7c3      	b.n	800a3be <_malloc_r+0x22>
 800a436:	2303      	movs	r3, #3
 800a438:	1cc4      	adds	r4, r0, #3
 800a43a:	439c      	bics	r4, r3
 800a43c:	42a0      	cmp	r0, r4
 800a43e:	d0e1      	beq.n	800a404 <_malloc_r+0x68>
 800a440:	1a21      	subs	r1, r4, r0
 800a442:	0030      	movs	r0, r6
 800a444:	f000 f968 	bl	800a718 <_sbrk_r>
 800a448:	1c43      	adds	r3, r0, #1
 800a44a:	d1db      	bne.n	800a404 <_malloc_r+0x68>
 800a44c:	e7c7      	b.n	800a3de <_malloc_r+0x42>
 800a44e:	46c0      	nop			; (mov r8, r8)
 800a450:	200002a8 	.word	0x200002a8
 800a454:	200002ac 	.word	0x200002ac

0800a458 <__ssputs_r>:
 800a458:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a45a:	688e      	ldr	r6, [r1, #8]
 800a45c:	b085      	sub	sp, #20
 800a45e:	0007      	movs	r7, r0
 800a460:	000c      	movs	r4, r1
 800a462:	9203      	str	r2, [sp, #12]
 800a464:	9301      	str	r3, [sp, #4]
 800a466:	429e      	cmp	r6, r3
 800a468:	d83c      	bhi.n	800a4e4 <__ssputs_r+0x8c>
 800a46a:	2390      	movs	r3, #144	; 0x90
 800a46c:	898a      	ldrh	r2, [r1, #12]
 800a46e:	00db      	lsls	r3, r3, #3
 800a470:	421a      	tst	r2, r3
 800a472:	d034      	beq.n	800a4de <__ssputs_r+0x86>
 800a474:	2503      	movs	r5, #3
 800a476:	6909      	ldr	r1, [r1, #16]
 800a478:	6823      	ldr	r3, [r4, #0]
 800a47a:	1a5b      	subs	r3, r3, r1
 800a47c:	9302      	str	r3, [sp, #8]
 800a47e:	6963      	ldr	r3, [r4, #20]
 800a480:	9802      	ldr	r0, [sp, #8]
 800a482:	435d      	muls	r5, r3
 800a484:	0feb      	lsrs	r3, r5, #31
 800a486:	195d      	adds	r5, r3, r5
 800a488:	9b01      	ldr	r3, [sp, #4]
 800a48a:	106d      	asrs	r5, r5, #1
 800a48c:	3301      	adds	r3, #1
 800a48e:	181b      	adds	r3, r3, r0
 800a490:	42ab      	cmp	r3, r5
 800a492:	d900      	bls.n	800a496 <__ssputs_r+0x3e>
 800a494:	001d      	movs	r5, r3
 800a496:	0553      	lsls	r3, r2, #21
 800a498:	d532      	bpl.n	800a500 <__ssputs_r+0xa8>
 800a49a:	0029      	movs	r1, r5
 800a49c:	0038      	movs	r0, r7
 800a49e:	f7ff ff7d 	bl	800a39c <_malloc_r>
 800a4a2:	1e06      	subs	r6, r0, #0
 800a4a4:	d109      	bne.n	800a4ba <__ssputs_r+0x62>
 800a4a6:	230c      	movs	r3, #12
 800a4a8:	603b      	str	r3, [r7, #0]
 800a4aa:	2340      	movs	r3, #64	; 0x40
 800a4ac:	2001      	movs	r0, #1
 800a4ae:	89a2      	ldrh	r2, [r4, #12]
 800a4b0:	4240      	negs	r0, r0
 800a4b2:	4313      	orrs	r3, r2
 800a4b4:	81a3      	strh	r3, [r4, #12]
 800a4b6:	b005      	add	sp, #20
 800a4b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a4ba:	9a02      	ldr	r2, [sp, #8]
 800a4bc:	6921      	ldr	r1, [r4, #16]
 800a4be:	f7fe f905 	bl	80086cc <memcpy>
 800a4c2:	89a3      	ldrh	r3, [r4, #12]
 800a4c4:	4a14      	ldr	r2, [pc, #80]	; (800a518 <__ssputs_r+0xc0>)
 800a4c6:	401a      	ands	r2, r3
 800a4c8:	2380      	movs	r3, #128	; 0x80
 800a4ca:	4313      	orrs	r3, r2
 800a4cc:	81a3      	strh	r3, [r4, #12]
 800a4ce:	9b02      	ldr	r3, [sp, #8]
 800a4d0:	6126      	str	r6, [r4, #16]
 800a4d2:	18f6      	adds	r6, r6, r3
 800a4d4:	6026      	str	r6, [r4, #0]
 800a4d6:	6165      	str	r5, [r4, #20]
 800a4d8:	9e01      	ldr	r6, [sp, #4]
 800a4da:	1aed      	subs	r5, r5, r3
 800a4dc:	60a5      	str	r5, [r4, #8]
 800a4de:	9b01      	ldr	r3, [sp, #4]
 800a4e0:	429e      	cmp	r6, r3
 800a4e2:	d900      	bls.n	800a4e6 <__ssputs_r+0x8e>
 800a4e4:	9e01      	ldr	r6, [sp, #4]
 800a4e6:	0032      	movs	r2, r6
 800a4e8:	9903      	ldr	r1, [sp, #12]
 800a4ea:	6820      	ldr	r0, [r4, #0]
 800a4ec:	f000 f938 	bl	800a760 <memmove>
 800a4f0:	68a3      	ldr	r3, [r4, #8]
 800a4f2:	2000      	movs	r0, #0
 800a4f4:	1b9b      	subs	r3, r3, r6
 800a4f6:	60a3      	str	r3, [r4, #8]
 800a4f8:	6823      	ldr	r3, [r4, #0]
 800a4fa:	199e      	adds	r6, r3, r6
 800a4fc:	6026      	str	r6, [r4, #0]
 800a4fe:	e7da      	b.n	800a4b6 <__ssputs_r+0x5e>
 800a500:	002a      	movs	r2, r5
 800a502:	0038      	movs	r0, r7
 800a504:	f000 f941 	bl	800a78a <_realloc_r>
 800a508:	1e06      	subs	r6, r0, #0
 800a50a:	d1e0      	bne.n	800a4ce <__ssputs_r+0x76>
 800a50c:	6921      	ldr	r1, [r4, #16]
 800a50e:	0038      	movs	r0, r7
 800a510:	f7ff fefa 	bl	800a308 <_free_r>
 800a514:	e7c7      	b.n	800a4a6 <__ssputs_r+0x4e>
 800a516:	46c0      	nop			; (mov r8, r8)
 800a518:	fffffb7f 	.word	0xfffffb7f

0800a51c <_svfiprintf_r>:
 800a51c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a51e:	b0a1      	sub	sp, #132	; 0x84
 800a520:	9003      	str	r0, [sp, #12]
 800a522:	001d      	movs	r5, r3
 800a524:	898b      	ldrh	r3, [r1, #12]
 800a526:	000f      	movs	r7, r1
 800a528:	0016      	movs	r6, r2
 800a52a:	061b      	lsls	r3, r3, #24
 800a52c:	d511      	bpl.n	800a552 <_svfiprintf_r+0x36>
 800a52e:	690b      	ldr	r3, [r1, #16]
 800a530:	2b00      	cmp	r3, #0
 800a532:	d10e      	bne.n	800a552 <_svfiprintf_r+0x36>
 800a534:	2140      	movs	r1, #64	; 0x40
 800a536:	f7ff ff31 	bl	800a39c <_malloc_r>
 800a53a:	6038      	str	r0, [r7, #0]
 800a53c:	6138      	str	r0, [r7, #16]
 800a53e:	2800      	cmp	r0, #0
 800a540:	d105      	bne.n	800a54e <_svfiprintf_r+0x32>
 800a542:	230c      	movs	r3, #12
 800a544:	9a03      	ldr	r2, [sp, #12]
 800a546:	3801      	subs	r0, #1
 800a548:	6013      	str	r3, [r2, #0]
 800a54a:	b021      	add	sp, #132	; 0x84
 800a54c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a54e:	2340      	movs	r3, #64	; 0x40
 800a550:	617b      	str	r3, [r7, #20]
 800a552:	2300      	movs	r3, #0
 800a554:	ac08      	add	r4, sp, #32
 800a556:	6163      	str	r3, [r4, #20]
 800a558:	3320      	adds	r3, #32
 800a55a:	7663      	strb	r3, [r4, #25]
 800a55c:	3310      	adds	r3, #16
 800a55e:	76a3      	strb	r3, [r4, #26]
 800a560:	9507      	str	r5, [sp, #28]
 800a562:	0035      	movs	r5, r6
 800a564:	782b      	ldrb	r3, [r5, #0]
 800a566:	2b00      	cmp	r3, #0
 800a568:	d001      	beq.n	800a56e <_svfiprintf_r+0x52>
 800a56a:	2b25      	cmp	r3, #37	; 0x25
 800a56c:	d146      	bne.n	800a5fc <_svfiprintf_r+0xe0>
 800a56e:	1bab      	subs	r3, r5, r6
 800a570:	9305      	str	r3, [sp, #20]
 800a572:	d00c      	beq.n	800a58e <_svfiprintf_r+0x72>
 800a574:	0032      	movs	r2, r6
 800a576:	0039      	movs	r1, r7
 800a578:	9803      	ldr	r0, [sp, #12]
 800a57a:	f7ff ff6d 	bl	800a458 <__ssputs_r>
 800a57e:	1c43      	adds	r3, r0, #1
 800a580:	d100      	bne.n	800a584 <_svfiprintf_r+0x68>
 800a582:	e0ae      	b.n	800a6e2 <_svfiprintf_r+0x1c6>
 800a584:	6962      	ldr	r2, [r4, #20]
 800a586:	9b05      	ldr	r3, [sp, #20]
 800a588:	4694      	mov	ip, r2
 800a58a:	4463      	add	r3, ip
 800a58c:	6163      	str	r3, [r4, #20]
 800a58e:	782b      	ldrb	r3, [r5, #0]
 800a590:	2b00      	cmp	r3, #0
 800a592:	d100      	bne.n	800a596 <_svfiprintf_r+0x7a>
 800a594:	e0a5      	b.n	800a6e2 <_svfiprintf_r+0x1c6>
 800a596:	2201      	movs	r2, #1
 800a598:	2300      	movs	r3, #0
 800a59a:	4252      	negs	r2, r2
 800a59c:	6062      	str	r2, [r4, #4]
 800a59e:	a904      	add	r1, sp, #16
 800a5a0:	3254      	adds	r2, #84	; 0x54
 800a5a2:	1852      	adds	r2, r2, r1
 800a5a4:	1c6e      	adds	r6, r5, #1
 800a5a6:	6023      	str	r3, [r4, #0]
 800a5a8:	60e3      	str	r3, [r4, #12]
 800a5aa:	60a3      	str	r3, [r4, #8]
 800a5ac:	7013      	strb	r3, [r2, #0]
 800a5ae:	65a3      	str	r3, [r4, #88]	; 0x58
 800a5b0:	7831      	ldrb	r1, [r6, #0]
 800a5b2:	2205      	movs	r2, #5
 800a5b4:	4853      	ldr	r0, [pc, #332]	; (800a704 <_svfiprintf_r+0x1e8>)
 800a5b6:	f7ff fba7 	bl	8009d08 <memchr>
 800a5ba:	1c75      	adds	r5, r6, #1
 800a5bc:	2800      	cmp	r0, #0
 800a5be:	d11f      	bne.n	800a600 <_svfiprintf_r+0xe4>
 800a5c0:	6822      	ldr	r2, [r4, #0]
 800a5c2:	06d3      	lsls	r3, r2, #27
 800a5c4:	d504      	bpl.n	800a5d0 <_svfiprintf_r+0xb4>
 800a5c6:	2353      	movs	r3, #83	; 0x53
 800a5c8:	a904      	add	r1, sp, #16
 800a5ca:	185b      	adds	r3, r3, r1
 800a5cc:	2120      	movs	r1, #32
 800a5ce:	7019      	strb	r1, [r3, #0]
 800a5d0:	0713      	lsls	r3, r2, #28
 800a5d2:	d504      	bpl.n	800a5de <_svfiprintf_r+0xc2>
 800a5d4:	2353      	movs	r3, #83	; 0x53
 800a5d6:	a904      	add	r1, sp, #16
 800a5d8:	185b      	adds	r3, r3, r1
 800a5da:	212b      	movs	r1, #43	; 0x2b
 800a5dc:	7019      	strb	r1, [r3, #0]
 800a5de:	7833      	ldrb	r3, [r6, #0]
 800a5e0:	2b2a      	cmp	r3, #42	; 0x2a
 800a5e2:	d016      	beq.n	800a612 <_svfiprintf_r+0xf6>
 800a5e4:	0035      	movs	r5, r6
 800a5e6:	2100      	movs	r1, #0
 800a5e8:	200a      	movs	r0, #10
 800a5ea:	68e3      	ldr	r3, [r4, #12]
 800a5ec:	782a      	ldrb	r2, [r5, #0]
 800a5ee:	1c6e      	adds	r6, r5, #1
 800a5f0:	3a30      	subs	r2, #48	; 0x30
 800a5f2:	2a09      	cmp	r2, #9
 800a5f4:	d94e      	bls.n	800a694 <_svfiprintf_r+0x178>
 800a5f6:	2900      	cmp	r1, #0
 800a5f8:	d018      	beq.n	800a62c <_svfiprintf_r+0x110>
 800a5fa:	e010      	b.n	800a61e <_svfiprintf_r+0x102>
 800a5fc:	3501      	adds	r5, #1
 800a5fe:	e7b1      	b.n	800a564 <_svfiprintf_r+0x48>
 800a600:	4b40      	ldr	r3, [pc, #256]	; (800a704 <_svfiprintf_r+0x1e8>)
 800a602:	6822      	ldr	r2, [r4, #0]
 800a604:	1ac0      	subs	r0, r0, r3
 800a606:	2301      	movs	r3, #1
 800a608:	4083      	lsls	r3, r0
 800a60a:	4313      	orrs	r3, r2
 800a60c:	6023      	str	r3, [r4, #0]
 800a60e:	002e      	movs	r6, r5
 800a610:	e7ce      	b.n	800a5b0 <_svfiprintf_r+0x94>
 800a612:	9b07      	ldr	r3, [sp, #28]
 800a614:	1d19      	adds	r1, r3, #4
 800a616:	681b      	ldr	r3, [r3, #0]
 800a618:	9107      	str	r1, [sp, #28]
 800a61a:	2b00      	cmp	r3, #0
 800a61c:	db01      	blt.n	800a622 <_svfiprintf_r+0x106>
 800a61e:	930b      	str	r3, [sp, #44]	; 0x2c
 800a620:	e004      	b.n	800a62c <_svfiprintf_r+0x110>
 800a622:	425b      	negs	r3, r3
 800a624:	60e3      	str	r3, [r4, #12]
 800a626:	2302      	movs	r3, #2
 800a628:	4313      	orrs	r3, r2
 800a62a:	6023      	str	r3, [r4, #0]
 800a62c:	782b      	ldrb	r3, [r5, #0]
 800a62e:	2b2e      	cmp	r3, #46	; 0x2e
 800a630:	d10a      	bne.n	800a648 <_svfiprintf_r+0x12c>
 800a632:	786b      	ldrb	r3, [r5, #1]
 800a634:	2b2a      	cmp	r3, #42	; 0x2a
 800a636:	d135      	bne.n	800a6a4 <_svfiprintf_r+0x188>
 800a638:	9b07      	ldr	r3, [sp, #28]
 800a63a:	3502      	adds	r5, #2
 800a63c:	1d1a      	adds	r2, r3, #4
 800a63e:	681b      	ldr	r3, [r3, #0]
 800a640:	9207      	str	r2, [sp, #28]
 800a642:	2b00      	cmp	r3, #0
 800a644:	db2b      	blt.n	800a69e <_svfiprintf_r+0x182>
 800a646:	9309      	str	r3, [sp, #36]	; 0x24
 800a648:	4e2f      	ldr	r6, [pc, #188]	; (800a708 <_svfiprintf_r+0x1ec>)
 800a64a:	7829      	ldrb	r1, [r5, #0]
 800a64c:	2203      	movs	r2, #3
 800a64e:	0030      	movs	r0, r6
 800a650:	f7ff fb5a 	bl	8009d08 <memchr>
 800a654:	2800      	cmp	r0, #0
 800a656:	d006      	beq.n	800a666 <_svfiprintf_r+0x14a>
 800a658:	2340      	movs	r3, #64	; 0x40
 800a65a:	1b80      	subs	r0, r0, r6
 800a65c:	4083      	lsls	r3, r0
 800a65e:	6822      	ldr	r2, [r4, #0]
 800a660:	3501      	adds	r5, #1
 800a662:	4313      	orrs	r3, r2
 800a664:	6023      	str	r3, [r4, #0]
 800a666:	7829      	ldrb	r1, [r5, #0]
 800a668:	2206      	movs	r2, #6
 800a66a:	4828      	ldr	r0, [pc, #160]	; (800a70c <_svfiprintf_r+0x1f0>)
 800a66c:	1c6e      	adds	r6, r5, #1
 800a66e:	7621      	strb	r1, [r4, #24]
 800a670:	f7ff fb4a 	bl	8009d08 <memchr>
 800a674:	2800      	cmp	r0, #0
 800a676:	d03c      	beq.n	800a6f2 <_svfiprintf_r+0x1d6>
 800a678:	4b25      	ldr	r3, [pc, #148]	; (800a710 <_svfiprintf_r+0x1f4>)
 800a67a:	2b00      	cmp	r3, #0
 800a67c:	d125      	bne.n	800a6ca <_svfiprintf_r+0x1ae>
 800a67e:	2207      	movs	r2, #7
 800a680:	9b07      	ldr	r3, [sp, #28]
 800a682:	3307      	adds	r3, #7
 800a684:	4393      	bics	r3, r2
 800a686:	3308      	adds	r3, #8
 800a688:	9307      	str	r3, [sp, #28]
 800a68a:	6963      	ldr	r3, [r4, #20]
 800a68c:	9a04      	ldr	r2, [sp, #16]
 800a68e:	189b      	adds	r3, r3, r2
 800a690:	6163      	str	r3, [r4, #20]
 800a692:	e766      	b.n	800a562 <_svfiprintf_r+0x46>
 800a694:	4343      	muls	r3, r0
 800a696:	2101      	movs	r1, #1
 800a698:	189b      	adds	r3, r3, r2
 800a69a:	0035      	movs	r5, r6
 800a69c:	e7a6      	b.n	800a5ec <_svfiprintf_r+0xd0>
 800a69e:	2301      	movs	r3, #1
 800a6a0:	425b      	negs	r3, r3
 800a6a2:	e7d0      	b.n	800a646 <_svfiprintf_r+0x12a>
 800a6a4:	2300      	movs	r3, #0
 800a6a6:	200a      	movs	r0, #10
 800a6a8:	001a      	movs	r2, r3
 800a6aa:	3501      	adds	r5, #1
 800a6ac:	6063      	str	r3, [r4, #4]
 800a6ae:	7829      	ldrb	r1, [r5, #0]
 800a6b0:	1c6e      	adds	r6, r5, #1
 800a6b2:	3930      	subs	r1, #48	; 0x30
 800a6b4:	2909      	cmp	r1, #9
 800a6b6:	d903      	bls.n	800a6c0 <_svfiprintf_r+0x1a4>
 800a6b8:	2b00      	cmp	r3, #0
 800a6ba:	d0c5      	beq.n	800a648 <_svfiprintf_r+0x12c>
 800a6bc:	9209      	str	r2, [sp, #36]	; 0x24
 800a6be:	e7c3      	b.n	800a648 <_svfiprintf_r+0x12c>
 800a6c0:	4342      	muls	r2, r0
 800a6c2:	2301      	movs	r3, #1
 800a6c4:	1852      	adds	r2, r2, r1
 800a6c6:	0035      	movs	r5, r6
 800a6c8:	e7f1      	b.n	800a6ae <_svfiprintf_r+0x192>
 800a6ca:	ab07      	add	r3, sp, #28
 800a6cc:	9300      	str	r3, [sp, #0]
 800a6ce:	003a      	movs	r2, r7
 800a6d0:	4b10      	ldr	r3, [pc, #64]	; (800a714 <_svfiprintf_r+0x1f8>)
 800a6d2:	0021      	movs	r1, r4
 800a6d4:	9803      	ldr	r0, [sp, #12]
 800a6d6:	f7fe f8a7 	bl	8008828 <_printf_float>
 800a6da:	9004      	str	r0, [sp, #16]
 800a6dc:	9b04      	ldr	r3, [sp, #16]
 800a6de:	3301      	adds	r3, #1
 800a6e0:	d1d3      	bne.n	800a68a <_svfiprintf_r+0x16e>
 800a6e2:	89bb      	ldrh	r3, [r7, #12]
 800a6e4:	980d      	ldr	r0, [sp, #52]	; 0x34
 800a6e6:	065b      	lsls	r3, r3, #25
 800a6e8:	d400      	bmi.n	800a6ec <_svfiprintf_r+0x1d0>
 800a6ea:	e72e      	b.n	800a54a <_svfiprintf_r+0x2e>
 800a6ec:	2001      	movs	r0, #1
 800a6ee:	4240      	negs	r0, r0
 800a6f0:	e72b      	b.n	800a54a <_svfiprintf_r+0x2e>
 800a6f2:	ab07      	add	r3, sp, #28
 800a6f4:	9300      	str	r3, [sp, #0]
 800a6f6:	003a      	movs	r2, r7
 800a6f8:	4b06      	ldr	r3, [pc, #24]	; (800a714 <_svfiprintf_r+0x1f8>)
 800a6fa:	0021      	movs	r1, r4
 800a6fc:	9803      	ldr	r0, [sp, #12]
 800a6fe:	f7fe fb4d 	bl	8008d9c <_printf_i>
 800a702:	e7ea      	b.n	800a6da <_svfiprintf_r+0x1be>
 800a704:	0800ab5c 	.word	0x0800ab5c
 800a708:	0800ab62 	.word	0x0800ab62
 800a70c:	0800ab66 	.word	0x0800ab66
 800a710:	08008829 	.word	0x08008829
 800a714:	0800a459 	.word	0x0800a459

0800a718 <_sbrk_r>:
 800a718:	2300      	movs	r3, #0
 800a71a:	b570      	push	{r4, r5, r6, lr}
 800a71c:	4c06      	ldr	r4, [pc, #24]	; (800a738 <_sbrk_r+0x20>)
 800a71e:	0005      	movs	r5, r0
 800a720:	0008      	movs	r0, r1
 800a722:	6023      	str	r3, [r4, #0]
 800a724:	f7f9 fa64 	bl	8003bf0 <_sbrk>
 800a728:	1c43      	adds	r3, r0, #1
 800a72a:	d103      	bne.n	800a734 <_sbrk_r+0x1c>
 800a72c:	6823      	ldr	r3, [r4, #0]
 800a72e:	2b00      	cmp	r3, #0
 800a730:	d000      	beq.n	800a734 <_sbrk_r+0x1c>
 800a732:	602b      	str	r3, [r5, #0]
 800a734:	bd70      	pop	{r4, r5, r6, pc}
 800a736:	46c0      	nop			; (mov r8, r8)
 800a738:	200009bc 	.word	0x200009bc

0800a73c <__ascii_mbtowc>:
 800a73c:	b082      	sub	sp, #8
 800a73e:	2900      	cmp	r1, #0
 800a740:	d100      	bne.n	800a744 <__ascii_mbtowc+0x8>
 800a742:	a901      	add	r1, sp, #4
 800a744:	1e10      	subs	r0, r2, #0
 800a746:	d006      	beq.n	800a756 <__ascii_mbtowc+0x1a>
 800a748:	2b00      	cmp	r3, #0
 800a74a:	d006      	beq.n	800a75a <__ascii_mbtowc+0x1e>
 800a74c:	7813      	ldrb	r3, [r2, #0]
 800a74e:	600b      	str	r3, [r1, #0]
 800a750:	7810      	ldrb	r0, [r2, #0]
 800a752:	1e43      	subs	r3, r0, #1
 800a754:	4198      	sbcs	r0, r3
 800a756:	b002      	add	sp, #8
 800a758:	4770      	bx	lr
 800a75a:	2002      	movs	r0, #2
 800a75c:	4240      	negs	r0, r0
 800a75e:	e7fa      	b.n	800a756 <__ascii_mbtowc+0x1a>

0800a760 <memmove>:
 800a760:	b510      	push	{r4, lr}
 800a762:	4288      	cmp	r0, r1
 800a764:	d902      	bls.n	800a76c <memmove+0xc>
 800a766:	188b      	adds	r3, r1, r2
 800a768:	4298      	cmp	r0, r3
 800a76a:	d303      	bcc.n	800a774 <memmove+0x14>
 800a76c:	2300      	movs	r3, #0
 800a76e:	e007      	b.n	800a780 <memmove+0x20>
 800a770:	5c8b      	ldrb	r3, [r1, r2]
 800a772:	5483      	strb	r3, [r0, r2]
 800a774:	3a01      	subs	r2, #1
 800a776:	d2fb      	bcs.n	800a770 <memmove+0x10>
 800a778:	bd10      	pop	{r4, pc}
 800a77a:	5ccc      	ldrb	r4, [r1, r3]
 800a77c:	54c4      	strb	r4, [r0, r3]
 800a77e:	3301      	adds	r3, #1
 800a780:	429a      	cmp	r2, r3
 800a782:	d1fa      	bne.n	800a77a <memmove+0x1a>
 800a784:	e7f8      	b.n	800a778 <memmove+0x18>

0800a786 <__malloc_lock>:
 800a786:	4770      	bx	lr

0800a788 <__malloc_unlock>:
 800a788:	4770      	bx	lr

0800a78a <_realloc_r>:
 800a78a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a78c:	0007      	movs	r7, r0
 800a78e:	000d      	movs	r5, r1
 800a790:	0016      	movs	r6, r2
 800a792:	2900      	cmp	r1, #0
 800a794:	d105      	bne.n	800a7a2 <_realloc_r+0x18>
 800a796:	0011      	movs	r1, r2
 800a798:	f7ff fe00 	bl	800a39c <_malloc_r>
 800a79c:	0004      	movs	r4, r0
 800a79e:	0020      	movs	r0, r4
 800a7a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a7a2:	2a00      	cmp	r2, #0
 800a7a4:	d103      	bne.n	800a7ae <_realloc_r+0x24>
 800a7a6:	f7ff fdaf 	bl	800a308 <_free_r>
 800a7aa:	0034      	movs	r4, r6
 800a7ac:	e7f7      	b.n	800a79e <_realloc_r+0x14>
 800a7ae:	f000 f81e 	bl	800a7ee <_malloc_usable_size_r>
 800a7b2:	002c      	movs	r4, r5
 800a7b4:	42b0      	cmp	r0, r6
 800a7b6:	d2f2      	bcs.n	800a79e <_realloc_r+0x14>
 800a7b8:	0031      	movs	r1, r6
 800a7ba:	0038      	movs	r0, r7
 800a7bc:	f7ff fdee 	bl	800a39c <_malloc_r>
 800a7c0:	1e04      	subs	r4, r0, #0
 800a7c2:	d0ec      	beq.n	800a79e <_realloc_r+0x14>
 800a7c4:	0029      	movs	r1, r5
 800a7c6:	0032      	movs	r2, r6
 800a7c8:	f7fd ff80 	bl	80086cc <memcpy>
 800a7cc:	0029      	movs	r1, r5
 800a7ce:	0038      	movs	r0, r7
 800a7d0:	f7ff fd9a 	bl	800a308 <_free_r>
 800a7d4:	e7e3      	b.n	800a79e <_realloc_r+0x14>

0800a7d6 <__ascii_wctomb>:
 800a7d6:	1e0b      	subs	r3, r1, #0
 800a7d8:	d004      	beq.n	800a7e4 <__ascii_wctomb+0xe>
 800a7da:	2aff      	cmp	r2, #255	; 0xff
 800a7dc:	d904      	bls.n	800a7e8 <__ascii_wctomb+0x12>
 800a7de:	238a      	movs	r3, #138	; 0x8a
 800a7e0:	6003      	str	r3, [r0, #0]
 800a7e2:	3b8b      	subs	r3, #139	; 0x8b
 800a7e4:	0018      	movs	r0, r3
 800a7e6:	4770      	bx	lr
 800a7e8:	700a      	strb	r2, [r1, #0]
 800a7ea:	2301      	movs	r3, #1
 800a7ec:	e7fa      	b.n	800a7e4 <__ascii_wctomb+0xe>

0800a7ee <_malloc_usable_size_r>:
 800a7ee:	1f0b      	subs	r3, r1, #4
 800a7f0:	681b      	ldr	r3, [r3, #0]
 800a7f2:	1f18      	subs	r0, r3, #4
 800a7f4:	2b00      	cmp	r3, #0
 800a7f6:	da01      	bge.n	800a7fc <_malloc_usable_size_r+0xe>
 800a7f8:	580b      	ldr	r3, [r1, r0]
 800a7fa:	18c0      	adds	r0, r0, r3
 800a7fc:	4770      	bx	lr
	...

0800a800 <_init>:
 800a800:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a802:	46c0      	nop			; (mov r8, r8)
 800a804:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a806:	bc08      	pop	{r3}
 800a808:	469e      	mov	lr, r3
 800a80a:	4770      	bx	lr

0800a80c <_fini>:
 800a80c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a80e:	46c0      	nop			; (mov r8, r8)
 800a810:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a812:	bc08      	pop	{r3}
 800a814:	469e      	mov	lr, r3
 800a816:	4770      	bx	lr
