CAPI=1
[main]
description = "adder"

[verilog]
src_files =
  misc/adder/hdl_core/adder.sv
  

[provider]
name = github
user = germancq
repo = IPCores
version = master    