#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000016110faed20 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v00000161110572c0_0 .net "PC", 31 0, v0000016110febc50_0;  1 drivers
v0000016111057fe0_0 .var "clk", 0 0;
v0000016111057400_0 .net "clkout", 0 0, L_0000016111059780;  1 drivers
v0000016111058080_0 .net "cycles_consumed", 31 0, v0000016111057e00_0;  1 drivers
v00000161110581c0_0 .var "rst", 0 0;
S_0000016110f55c20 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_0000016110faed20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_0000016110fc5010 .param/l "RType" 0 4 2, C4<000000>;
P_0000016110fc5048 .param/l "add" 0 4 5, C4<100000>;
P_0000016110fc5080 .param/l "addi" 0 4 8, C4<001000>;
P_0000016110fc50b8 .param/l "addu" 0 4 5, C4<100001>;
P_0000016110fc50f0 .param/l "and_" 0 4 5, C4<100100>;
P_0000016110fc5128 .param/l "andi" 0 4 8, C4<001100>;
P_0000016110fc5160 .param/l "beq" 0 4 10, C4<000100>;
P_0000016110fc5198 .param/l "bne" 0 4 10, C4<000101>;
P_0000016110fc51d0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000016110fc5208 .param/l "j" 0 4 12, C4<000010>;
P_0000016110fc5240 .param/l "jal" 0 4 12, C4<000011>;
P_0000016110fc5278 .param/l "jr" 0 4 6, C4<001000>;
P_0000016110fc52b0 .param/l "lw" 0 4 8, C4<100011>;
P_0000016110fc52e8 .param/l "nor_" 0 4 5, C4<100111>;
P_0000016110fc5320 .param/l "or_" 0 4 5, C4<100101>;
P_0000016110fc5358 .param/l "ori" 0 4 8, C4<001101>;
P_0000016110fc5390 .param/l "sgt" 0 4 6, C4<101011>;
P_0000016110fc53c8 .param/l "sll" 0 4 6, C4<000000>;
P_0000016110fc5400 .param/l "slt" 0 4 5, C4<101010>;
P_0000016110fc5438 .param/l "slti" 0 4 8, C4<101010>;
P_0000016110fc5470 .param/l "srl" 0 4 6, C4<000010>;
P_0000016110fc54a8 .param/l "sub" 0 4 5, C4<100010>;
P_0000016110fc54e0 .param/l "subu" 0 4 5, C4<100011>;
P_0000016110fc5518 .param/l "sw" 0 4 8, C4<101011>;
P_0000016110fc5550 .param/l "xor_" 0 4 5, C4<100110>;
P_0000016110fc5588 .param/l "xori" 0 4 8, C4<001110>;
L_00000161110599b0 .functor NOT 1, v00000161110581c0_0, C4<0>, C4<0>, C4<0>;
L_0000016111058ec0 .functor NOT 1, v00000161110581c0_0, C4<0>, C4<0>, C4<0>;
L_0000016111059390 .functor NOT 1, v00000161110581c0_0, C4<0>, C4<0>, C4<0>;
L_0000016111059470 .functor NOT 1, v00000161110581c0_0, C4<0>, C4<0>, C4<0>;
L_00000161110597f0 .functor NOT 1, v00000161110581c0_0, C4<0>, C4<0>, C4<0>;
L_0000016111059400 .functor NOT 1, v00000161110581c0_0, C4<0>, C4<0>, C4<0>;
L_0000016111058d70 .functor NOT 1, v00000161110581c0_0, C4<0>, C4<0>, C4<0>;
L_00000161110591d0 .functor NOT 1, v00000161110581c0_0, C4<0>, C4<0>, C4<0>;
L_0000016111059780 .functor OR 1, v0000016111057fe0_0, v0000016110fb6350_0, C4<0>, C4<0>;
L_0000016111059b00 .functor OR 1, L_00000161110a2430, L_00000161110a1fd0, C4<0>, C4<0>;
L_0000016111059b70 .functor AND 1, L_00000161110a3650, L_00000161110a3790, C4<1>, C4<1>;
L_0000016111059080 .functor NOT 1, v00000161110581c0_0, C4<0>, C4<0>, C4<0>;
L_0000016111059710 .functor OR 1, L_00000161110a2390, L_00000161110a2570, C4<0>, C4<0>;
L_0000016111058fa0 .functor OR 1, L_0000016111059710, L_00000161110a3970, C4<0>, C4<0>;
L_0000016111058d00 .functor OR 1, L_00000161110a3510, L_00000161110b3d70, C4<0>, C4<0>;
L_00000161110594e0 .functor AND 1, L_00000161110a3010, L_0000016111058d00, C4<1>, C4<1>;
L_00000161110590f0 .functor OR 1, L_00000161110b3f50, L_00000161110b4b30, C4<0>, C4<0>;
L_0000016111059160 .functor AND 1, L_00000161110b4130, L_00000161110590f0, C4<1>, C4<1>;
L_0000016111058de0 .functor NOT 1, L_0000016111059780, C4<0>, C4<0>, C4<0>;
v0000016110febbb0_0 .net "ALUOp", 3 0, v0000016110fb7070_0;  1 drivers
v0000016110febd90_0 .net "ALUResult", 31 0, v0000016110feacb0_0;  1 drivers
v0000016110febf70_0 .net "ALUSrc", 0 0, v0000016110fb6670_0;  1 drivers
v0000016111055f30_0 .net "ALUin2", 31 0, L_00000161110b5710;  1 drivers
v0000016111056430_0 .net "MemReadEn", 0 0, v0000016110fb6170_0;  1 drivers
v0000016111056b10_0 .net "MemWriteEn", 0 0, v0000016110fb67b0_0;  1 drivers
v0000016111055350_0 .net "MemtoReg", 0 0, v0000016110fb6210_0;  1 drivers
v0000016111056570_0 .net "PC", 31 0, v0000016110febc50_0;  alias, 1 drivers
v00000161110561b0_0 .net "PCPlus1", 31 0, L_00000161110a2890;  1 drivers
v0000016111054e50_0 .net "PCsrc", 0 0, v0000016110fead50_0;  1 drivers
v0000016111054ef0_0 .net "RegDst", 0 0, v0000016110fb6df0_0;  1 drivers
v0000016111054d10_0 .net "RegWriteEn", 0 0, v0000016110fb76b0_0;  1 drivers
v0000016111054c70_0 .net "WriteRegister", 4 0, L_00000161110a21b0;  1 drivers
v0000016111056250_0 .net *"_ivl_0", 0 0, L_00000161110599b0;  1 drivers
L_0000016111059ca0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000161110564d0_0 .net/2u *"_ivl_10", 4 0, L_0000016111059ca0;  1 drivers
L_000001611105a090 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000016111054db0_0 .net *"_ivl_101", 15 0, L_000001611105a090;  1 drivers
v0000016111055cb0_0 .net *"_ivl_102", 31 0, L_00000161110a31f0;  1 drivers
L_000001611105a0d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000016111056890_0 .net *"_ivl_105", 25 0, L_000001611105a0d8;  1 drivers
L_000001611105a120 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000161110569d0_0 .net/2u *"_ivl_106", 31 0, L_000001611105a120;  1 drivers
v00000161110550d0_0 .net *"_ivl_108", 0 0, L_00000161110a3650;  1 drivers
L_000001611105a168 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000016111055530_0 .net/2u *"_ivl_110", 5 0, L_000001611105a168;  1 drivers
v0000016111056610_0 .net *"_ivl_112", 0 0, L_00000161110a3790;  1 drivers
v0000016111054f90_0 .net *"_ivl_115", 0 0, L_0000016111059b70;  1 drivers
v0000016111056930_0 .net *"_ivl_116", 47 0, L_00000161110a1d50;  1 drivers
L_000001611105a1b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000016111055fd0_0 .net *"_ivl_119", 15 0, L_000001611105a1b0;  1 drivers
L_0000016111059ce8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000016111055710_0 .net/2u *"_ivl_12", 5 0, L_0000016111059ce8;  1 drivers
v00000161110566b0_0 .net *"_ivl_120", 47 0, L_00000161110a2250;  1 drivers
L_000001611105a1f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000016111056a70_0 .net *"_ivl_123", 15 0, L_000001611105a1f8;  1 drivers
v0000016111055e90_0 .net *"_ivl_125", 0 0, L_00000161110a2e30;  1 drivers
v00000161110552b0_0 .net *"_ivl_126", 31 0, L_00000161110a1df0;  1 drivers
v0000016111055030_0 .net *"_ivl_128", 47 0, L_00000161110a24d0;  1 drivers
v0000016111055170_0 .net *"_ivl_130", 47 0, L_00000161110a2bb0;  1 drivers
v0000016111056750_0 .net *"_ivl_132", 47 0, L_00000161110a3470;  1 drivers
v0000016111055210_0 .net *"_ivl_134", 47 0, L_00000161110a2070;  1 drivers
v00000161110557b0_0 .net *"_ivl_14", 0 0, L_0000016111057680;  1 drivers
v0000016111055c10_0 .net *"_ivl_140", 0 0, L_0000016111059080;  1 drivers
L_000001611105a288 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000161110562f0_0 .net/2u *"_ivl_142", 31 0, L_000001611105a288;  1 drivers
L_000001611105a360 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v00000161110553f0_0 .net/2u *"_ivl_146", 5 0, L_000001611105a360;  1 drivers
v0000016111055490_0 .net *"_ivl_148", 0 0, L_00000161110a2390;  1 drivers
L_000001611105a3a8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000016111056070_0 .net/2u *"_ivl_150", 5 0, L_000001611105a3a8;  1 drivers
v00000161110555d0_0 .net *"_ivl_152", 0 0, L_00000161110a2570;  1 drivers
v0000016111056390_0 .net *"_ivl_155", 0 0, L_0000016111059710;  1 drivers
L_000001611105a3f0 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000016111055670_0 .net/2u *"_ivl_156", 5 0, L_000001611105a3f0;  1 drivers
v0000016111056110_0 .net *"_ivl_158", 0 0, L_00000161110a3970;  1 drivers
L_0000016111059d30 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v00000161110567f0_0 .net/2u *"_ivl_16", 4 0, L_0000016111059d30;  1 drivers
v0000016111055850_0 .net *"_ivl_161", 0 0, L_0000016111058fa0;  1 drivers
L_000001611105a438 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000161110558f0_0 .net/2u *"_ivl_162", 15 0, L_000001611105a438;  1 drivers
v0000016111055990_0 .net *"_ivl_164", 31 0, L_00000161110a3a10;  1 drivers
v0000016111055a30_0 .net *"_ivl_167", 0 0, L_00000161110a2610;  1 drivers
v0000016111055ad0_0 .net *"_ivl_168", 15 0, L_00000161110a29d0;  1 drivers
v0000016111055b70_0 .net *"_ivl_170", 31 0, L_00000161110a2a70;  1 drivers
v0000016111055d50_0 .net *"_ivl_174", 31 0, L_00000161110a2f70;  1 drivers
L_000001611105a480 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000016111055df0_0 .net *"_ivl_177", 25 0, L_000001611105a480;  1 drivers
L_000001611105a4c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000016110fee160_0 .net/2u *"_ivl_178", 31 0, L_000001611105a4c8;  1 drivers
v0000016110feccc0_0 .net *"_ivl_180", 0 0, L_00000161110a3010;  1 drivers
L_000001611105a510 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000016110fede40_0 .net/2u *"_ivl_182", 5 0, L_000001611105a510;  1 drivers
v0000016110fec900_0 .net *"_ivl_184", 0 0, L_00000161110a3510;  1 drivers
L_000001611105a558 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000016110fec9a0_0 .net/2u *"_ivl_186", 5 0, L_000001611105a558;  1 drivers
v0000016110fec4a0_0 .net *"_ivl_188", 0 0, L_00000161110b3d70;  1 drivers
v0000016110fee200_0 .net *"_ivl_19", 4 0, L_0000016111057b80;  1 drivers
v0000016110fec360_0 .net *"_ivl_191", 0 0, L_0000016111058d00;  1 drivers
v0000016110fed9e0_0 .net *"_ivl_193", 0 0, L_00000161110594e0;  1 drivers
L_000001611105a5a0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000016110fedf80_0 .net/2u *"_ivl_194", 5 0, L_000001611105a5a0;  1 drivers
v0000016110fee0c0_0 .net *"_ivl_196", 0 0, L_00000161110b3e10;  1 drivers
L_000001611105a5e8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000016110fece00_0 .net/2u *"_ivl_198", 31 0, L_000001611105a5e8;  1 drivers
L_0000016111059c58 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000016110fec680_0 .net/2u *"_ivl_2", 5 0, L_0000016111059c58;  1 drivers
v0000016110fed300_0 .net *"_ivl_20", 4 0, L_0000016111058260;  1 drivers
v0000016110feda80_0 .net *"_ivl_200", 31 0, L_00000161110b5670;  1 drivers
v0000016110fedb20_0 .net *"_ivl_204", 31 0, L_00000161110b3eb0;  1 drivers
L_000001611105a630 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000016110fecfe0_0 .net *"_ivl_207", 25 0, L_000001611105a630;  1 drivers
L_000001611105a678 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000016110fedee0_0 .net/2u *"_ivl_208", 31 0, L_000001611105a678;  1 drivers
v0000016110fec400_0 .net *"_ivl_210", 0 0, L_00000161110b4130;  1 drivers
L_000001611105a6c0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000016110fec540_0 .net/2u *"_ivl_212", 5 0, L_000001611105a6c0;  1 drivers
v0000016110feca40_0 .net *"_ivl_214", 0 0, L_00000161110b3f50;  1 drivers
L_000001611105a708 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000016110fed3a0_0 .net/2u *"_ivl_216", 5 0, L_000001611105a708;  1 drivers
v0000016110fec5e0_0 .net *"_ivl_218", 0 0, L_00000161110b4b30;  1 drivers
v0000016110fecc20_0 .net *"_ivl_221", 0 0, L_00000161110590f0;  1 drivers
v0000016110fec720_0 .net *"_ivl_223", 0 0, L_0000016111059160;  1 drivers
L_000001611105a750 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000016110fecae0_0 .net/2u *"_ivl_224", 5 0, L_000001611105a750;  1 drivers
v0000016110fed440_0 .net *"_ivl_226", 0 0, L_00000161110b5a30;  1 drivers
v0000016110fecb80_0 .net *"_ivl_228", 31 0, L_00000161110b4db0;  1 drivers
v0000016110fedbc0_0 .net *"_ivl_24", 0 0, L_0000016111059390;  1 drivers
L_0000016111059d78 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000016110fecd60_0 .net/2u *"_ivl_26", 4 0, L_0000016111059d78;  1 drivers
v0000016110fec7c0_0 .net *"_ivl_29", 4 0, L_00000161110583a0;  1 drivers
v0000016110fec860_0 .net *"_ivl_32", 0 0, L_0000016111059470;  1 drivers
L_0000016111059dc0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000016110fecea0_0 .net/2u *"_ivl_34", 4 0, L_0000016111059dc0;  1 drivers
v0000016110fecf40_0 .net *"_ivl_37", 4 0, L_0000016111058440;  1 drivers
v0000016110fed4e0_0 .net *"_ivl_40", 0 0, L_00000161110597f0;  1 drivers
L_0000016111059e08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000016110fedc60_0 .net/2u *"_ivl_42", 15 0, L_0000016111059e08;  1 drivers
v0000016110fed080_0 .net *"_ivl_45", 15 0, L_00000161110a1f30;  1 drivers
v0000016110fee020_0 .net *"_ivl_48", 0 0, L_0000016111059400;  1 drivers
v0000016110fed120_0 .net *"_ivl_5", 5 0, L_00000161110574a0;  1 drivers
L_0000016111059e50 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000016110fed1c0_0 .net/2u *"_ivl_50", 36 0, L_0000016111059e50;  1 drivers
L_0000016111059e98 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000016110fed260_0 .net/2u *"_ivl_52", 31 0, L_0000016111059e98;  1 drivers
v0000016110fed580_0 .net *"_ivl_55", 4 0, L_00000161110a30b0;  1 drivers
v0000016110fed620_0 .net *"_ivl_56", 36 0, L_00000161110a27f0;  1 drivers
v0000016110fed6c0_0 .net *"_ivl_58", 36 0, L_00000161110a3ab0;  1 drivers
v0000016110fed760_0 .net *"_ivl_62", 0 0, L_0000016111058d70;  1 drivers
L_0000016111059ee0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000016110fed800_0 .net/2u *"_ivl_64", 5 0, L_0000016111059ee0;  1 drivers
v0000016110fed8a0_0 .net *"_ivl_67", 5 0, L_00000161110a3b50;  1 drivers
v0000016110fed940_0 .net *"_ivl_70", 0 0, L_00000161110591d0;  1 drivers
L_0000016111059f28 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000016110fedd00_0 .net/2u *"_ivl_72", 57 0, L_0000016111059f28;  1 drivers
L_0000016111059f70 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000016110fedda0_0 .net/2u *"_ivl_74", 31 0, L_0000016111059f70;  1 drivers
v0000016111056d20_0 .net *"_ivl_77", 25 0, L_00000161110a2cf0;  1 drivers
v0000016111058760_0 .net *"_ivl_78", 57 0, L_00000161110a33d0;  1 drivers
v0000016111057cc0_0 .net *"_ivl_8", 0 0, L_0000016111058ec0;  1 drivers
v0000016111058300_0 .net *"_ivl_80", 57 0, L_00000161110a3150;  1 drivers
L_0000016111059fb8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000016111057a40_0 .net/2u *"_ivl_84", 31 0, L_0000016111059fb8;  1 drivers
L_000001611105a000 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000161110584e0_0 .net/2u *"_ivl_88", 5 0, L_000001611105a000;  1 drivers
v0000016111057ea0_0 .net *"_ivl_90", 0 0, L_00000161110a2430;  1 drivers
L_000001611105a048 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000016111057540_0 .net/2u *"_ivl_92", 5 0, L_000001611105a048;  1 drivers
v0000016111056dc0_0 .net *"_ivl_94", 0 0, L_00000161110a1fd0;  1 drivers
v0000016111056c80_0 .net *"_ivl_97", 0 0, L_0000016111059b00;  1 drivers
v00000161110586c0_0 .net *"_ivl_98", 47 0, L_00000161110a36f0;  1 drivers
v00000161110588a0_0 .net "adderResult", 31 0, L_00000161110a3830;  1 drivers
v0000016111057d60_0 .net "address", 31 0, L_00000161110a2c50;  1 drivers
v0000016111058800_0 .net "clk", 0 0, L_0000016111059780;  alias, 1 drivers
v0000016111057e00_0 .var "cycles_consumed", 31 0;
v0000016111057360_0 .net "extImm", 31 0, L_00000161110a2b10;  1 drivers
v00000161110579a0_0 .net "funct", 5 0, L_00000161110a26b0;  1 drivers
v0000016111057ae0_0 .net "hlt", 0 0, v0000016110fb6350_0;  1 drivers
v0000016111057900_0 .net "imm", 15 0, L_00000161110a1cb0;  1 drivers
v0000016111058120_0 .net "immediate", 31 0, L_00000161110b4090;  1 drivers
v0000016111056e60_0 .net "input_clk", 0 0, v0000016111057fe0_0;  1 drivers
v0000016111058940_0 .net "instruction", 31 0, L_00000161110a2930;  1 drivers
v00000161110589e0_0 .net "memoryReadData", 31 0, v0000016110feb570_0;  1 drivers
v0000016111058a80_0 .net "nextPC", 31 0, L_00000161110a2110;  1 drivers
v00000161110570e0_0 .net "opcode", 5 0, L_00000161110575e0;  1 drivers
v0000016111056f00_0 .net "rd", 4 0, L_0000016111057720;  1 drivers
v0000016111056fa0_0 .net "readData1", 31 0, L_0000016111058f30;  1 drivers
v0000016111057860_0 .net "readData1_w", 31 0, L_00000161110b41d0;  1 drivers
v0000016111057040_0 .net "readData2", 31 0, L_0000016111058c90;  1 drivers
v0000016111057c20_0 .net "rs", 4 0, L_00000161110577c0;  1 drivers
v0000016111058580_0 .net "rst", 0 0, v00000161110581c0_0;  1 drivers
v0000016111057f40_0 .net "rt", 4 0, L_00000161110a3330;  1 drivers
v0000016111058b20_0 .net "shamt", 31 0, L_00000161110a1e90;  1 drivers
v0000016111057180_0 .net "wire_instruction", 31 0, L_0000016111059320;  1 drivers
v0000016111057220_0 .net "writeData", 31 0, L_00000161110b4310;  1 drivers
v0000016111058620_0 .net "zero", 0 0, L_00000161110b4d10;  1 drivers
L_00000161110574a0 .part L_00000161110a2930, 26, 6;
L_00000161110575e0 .functor MUXZ 6, L_00000161110574a0, L_0000016111059c58, L_00000161110599b0, C4<>;
L_0000016111057680 .cmp/eq 6, L_00000161110575e0, L_0000016111059ce8;
L_0000016111057b80 .part L_00000161110a2930, 11, 5;
L_0000016111058260 .functor MUXZ 5, L_0000016111057b80, L_0000016111059d30, L_0000016111057680, C4<>;
L_0000016111057720 .functor MUXZ 5, L_0000016111058260, L_0000016111059ca0, L_0000016111058ec0, C4<>;
L_00000161110583a0 .part L_00000161110a2930, 21, 5;
L_00000161110577c0 .functor MUXZ 5, L_00000161110583a0, L_0000016111059d78, L_0000016111059390, C4<>;
L_0000016111058440 .part L_00000161110a2930, 16, 5;
L_00000161110a3330 .functor MUXZ 5, L_0000016111058440, L_0000016111059dc0, L_0000016111059470, C4<>;
L_00000161110a1f30 .part L_00000161110a2930, 0, 16;
L_00000161110a1cb0 .functor MUXZ 16, L_00000161110a1f30, L_0000016111059e08, L_00000161110597f0, C4<>;
L_00000161110a30b0 .part L_00000161110a2930, 6, 5;
L_00000161110a27f0 .concat [ 5 32 0 0], L_00000161110a30b0, L_0000016111059e98;
L_00000161110a3ab0 .functor MUXZ 37, L_00000161110a27f0, L_0000016111059e50, L_0000016111059400, C4<>;
L_00000161110a1e90 .part L_00000161110a3ab0, 0, 32;
L_00000161110a3b50 .part L_00000161110a2930, 0, 6;
L_00000161110a26b0 .functor MUXZ 6, L_00000161110a3b50, L_0000016111059ee0, L_0000016111058d70, C4<>;
L_00000161110a2cf0 .part L_00000161110a2930, 0, 26;
L_00000161110a33d0 .concat [ 26 32 0 0], L_00000161110a2cf0, L_0000016111059f70;
L_00000161110a3150 .functor MUXZ 58, L_00000161110a33d0, L_0000016111059f28, L_00000161110591d0, C4<>;
L_00000161110a2c50 .part L_00000161110a3150, 0, 32;
L_00000161110a2890 .arith/sum 32, v0000016110febc50_0, L_0000016111059fb8;
L_00000161110a2430 .cmp/eq 6, L_00000161110575e0, L_000001611105a000;
L_00000161110a1fd0 .cmp/eq 6, L_00000161110575e0, L_000001611105a048;
L_00000161110a36f0 .concat [ 32 16 0 0], L_00000161110a2c50, L_000001611105a090;
L_00000161110a31f0 .concat [ 6 26 0 0], L_00000161110575e0, L_000001611105a0d8;
L_00000161110a3650 .cmp/eq 32, L_00000161110a31f0, L_000001611105a120;
L_00000161110a3790 .cmp/eq 6, L_00000161110a26b0, L_000001611105a168;
L_00000161110a1d50 .concat [ 32 16 0 0], L_0000016111058f30, L_000001611105a1b0;
L_00000161110a2250 .concat [ 32 16 0 0], v0000016110febc50_0, L_000001611105a1f8;
L_00000161110a2e30 .part L_00000161110a1cb0, 15, 1;
LS_00000161110a1df0_0_0 .concat [ 1 1 1 1], L_00000161110a2e30, L_00000161110a2e30, L_00000161110a2e30, L_00000161110a2e30;
LS_00000161110a1df0_0_4 .concat [ 1 1 1 1], L_00000161110a2e30, L_00000161110a2e30, L_00000161110a2e30, L_00000161110a2e30;
LS_00000161110a1df0_0_8 .concat [ 1 1 1 1], L_00000161110a2e30, L_00000161110a2e30, L_00000161110a2e30, L_00000161110a2e30;
LS_00000161110a1df0_0_12 .concat [ 1 1 1 1], L_00000161110a2e30, L_00000161110a2e30, L_00000161110a2e30, L_00000161110a2e30;
LS_00000161110a1df0_0_16 .concat [ 1 1 1 1], L_00000161110a2e30, L_00000161110a2e30, L_00000161110a2e30, L_00000161110a2e30;
LS_00000161110a1df0_0_20 .concat [ 1 1 1 1], L_00000161110a2e30, L_00000161110a2e30, L_00000161110a2e30, L_00000161110a2e30;
LS_00000161110a1df0_0_24 .concat [ 1 1 1 1], L_00000161110a2e30, L_00000161110a2e30, L_00000161110a2e30, L_00000161110a2e30;
LS_00000161110a1df0_0_28 .concat [ 1 1 1 1], L_00000161110a2e30, L_00000161110a2e30, L_00000161110a2e30, L_00000161110a2e30;
LS_00000161110a1df0_1_0 .concat [ 4 4 4 4], LS_00000161110a1df0_0_0, LS_00000161110a1df0_0_4, LS_00000161110a1df0_0_8, LS_00000161110a1df0_0_12;
LS_00000161110a1df0_1_4 .concat [ 4 4 4 4], LS_00000161110a1df0_0_16, LS_00000161110a1df0_0_20, LS_00000161110a1df0_0_24, LS_00000161110a1df0_0_28;
L_00000161110a1df0 .concat [ 16 16 0 0], LS_00000161110a1df0_1_0, LS_00000161110a1df0_1_4;
L_00000161110a24d0 .concat [ 16 32 0 0], L_00000161110a1cb0, L_00000161110a1df0;
L_00000161110a2bb0 .arith/sum 48, L_00000161110a2250, L_00000161110a24d0;
L_00000161110a3470 .functor MUXZ 48, L_00000161110a2bb0, L_00000161110a1d50, L_0000016111059b70, C4<>;
L_00000161110a2070 .functor MUXZ 48, L_00000161110a3470, L_00000161110a36f0, L_0000016111059b00, C4<>;
L_00000161110a3830 .part L_00000161110a2070, 0, 32;
L_00000161110a2110 .functor MUXZ 32, L_00000161110a2890, L_00000161110a3830, v0000016110fead50_0, C4<>;
L_00000161110a2930 .functor MUXZ 32, L_0000016111059320, L_000001611105a288, L_0000016111059080, C4<>;
L_00000161110a2390 .cmp/eq 6, L_00000161110575e0, L_000001611105a360;
L_00000161110a2570 .cmp/eq 6, L_00000161110575e0, L_000001611105a3a8;
L_00000161110a3970 .cmp/eq 6, L_00000161110575e0, L_000001611105a3f0;
L_00000161110a3a10 .concat [ 16 16 0 0], L_00000161110a1cb0, L_000001611105a438;
L_00000161110a2610 .part L_00000161110a1cb0, 15, 1;
LS_00000161110a29d0_0_0 .concat [ 1 1 1 1], L_00000161110a2610, L_00000161110a2610, L_00000161110a2610, L_00000161110a2610;
LS_00000161110a29d0_0_4 .concat [ 1 1 1 1], L_00000161110a2610, L_00000161110a2610, L_00000161110a2610, L_00000161110a2610;
LS_00000161110a29d0_0_8 .concat [ 1 1 1 1], L_00000161110a2610, L_00000161110a2610, L_00000161110a2610, L_00000161110a2610;
LS_00000161110a29d0_0_12 .concat [ 1 1 1 1], L_00000161110a2610, L_00000161110a2610, L_00000161110a2610, L_00000161110a2610;
L_00000161110a29d0 .concat [ 4 4 4 4], LS_00000161110a29d0_0_0, LS_00000161110a29d0_0_4, LS_00000161110a29d0_0_8, LS_00000161110a29d0_0_12;
L_00000161110a2a70 .concat [ 16 16 0 0], L_00000161110a1cb0, L_00000161110a29d0;
L_00000161110a2b10 .functor MUXZ 32, L_00000161110a2a70, L_00000161110a3a10, L_0000016111058fa0, C4<>;
L_00000161110a2f70 .concat [ 6 26 0 0], L_00000161110575e0, L_000001611105a480;
L_00000161110a3010 .cmp/eq 32, L_00000161110a2f70, L_000001611105a4c8;
L_00000161110a3510 .cmp/eq 6, L_00000161110a26b0, L_000001611105a510;
L_00000161110b3d70 .cmp/eq 6, L_00000161110a26b0, L_000001611105a558;
L_00000161110b3e10 .cmp/eq 6, L_00000161110575e0, L_000001611105a5a0;
L_00000161110b5670 .functor MUXZ 32, L_00000161110a2b10, L_000001611105a5e8, L_00000161110b3e10, C4<>;
L_00000161110b4090 .functor MUXZ 32, L_00000161110b5670, L_00000161110a1e90, L_00000161110594e0, C4<>;
L_00000161110b3eb0 .concat [ 6 26 0 0], L_00000161110575e0, L_000001611105a630;
L_00000161110b4130 .cmp/eq 32, L_00000161110b3eb0, L_000001611105a678;
L_00000161110b3f50 .cmp/eq 6, L_00000161110a26b0, L_000001611105a6c0;
L_00000161110b4b30 .cmp/eq 6, L_00000161110a26b0, L_000001611105a708;
L_00000161110b5a30 .cmp/eq 6, L_00000161110575e0, L_000001611105a750;
L_00000161110b4db0 .functor MUXZ 32, L_0000016111058f30, v0000016110febc50_0, L_00000161110b5a30, C4<>;
L_00000161110b41d0 .functor MUXZ 32, L_00000161110b4db0, L_0000016111058c90, L_0000016111059160, C4<>;
S_0000016110fc55d0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_0000016110f55c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000016110fa8a60 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000016111059010 .functor NOT 1, v0000016110fb6670_0, C4<0>, C4<0>, C4<0>;
v0000016110fb6490_0 .net *"_ivl_0", 0 0, L_0000016111059010;  1 drivers
v0000016110fb7610_0 .net "in1", 31 0, L_0000016111058c90;  alias, 1 drivers
v0000016110fb6d50_0 .net "in2", 31 0, L_00000161110b4090;  alias, 1 drivers
v0000016110fb6530_0 .net "out", 31 0, L_00000161110b5710;  alias, 1 drivers
v0000016110fb7110_0 .net "s", 0 0, v0000016110fb6670_0;  alias, 1 drivers
L_00000161110b5710 .functor MUXZ 32, L_00000161110b4090, L_0000016111058c90, L_0000016111059010, C4<>;
S_0000016110f55db0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_0000016110f55c20;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_0000016111050090 .param/l "RType" 0 4 2, C4<000000>;
P_00000161110500c8 .param/l "add" 0 4 5, C4<100000>;
P_0000016111050100 .param/l "addi" 0 4 8, C4<001000>;
P_0000016111050138 .param/l "addu" 0 4 5, C4<100001>;
P_0000016111050170 .param/l "and_" 0 4 5, C4<100100>;
P_00000161110501a8 .param/l "andi" 0 4 8, C4<001100>;
P_00000161110501e0 .param/l "beq" 0 4 10, C4<000100>;
P_0000016111050218 .param/l "bne" 0 4 10, C4<000101>;
P_0000016111050250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000016111050288 .param/l "j" 0 4 12, C4<000010>;
P_00000161110502c0 .param/l "jal" 0 4 12, C4<000011>;
P_00000161110502f8 .param/l "jr" 0 4 6, C4<001000>;
P_0000016111050330 .param/l "lw" 0 4 8, C4<100011>;
P_0000016111050368 .param/l "nor_" 0 4 5, C4<100111>;
P_00000161110503a0 .param/l "or_" 0 4 5, C4<100101>;
P_00000161110503d8 .param/l "ori" 0 4 8, C4<001101>;
P_0000016111050410 .param/l "sgt" 0 4 6, C4<101011>;
P_0000016111050448 .param/l "sll" 0 4 6, C4<000000>;
P_0000016111050480 .param/l "slt" 0 4 5, C4<101010>;
P_00000161110504b8 .param/l "slti" 0 4 8, C4<101010>;
P_00000161110504f0 .param/l "srl" 0 4 6, C4<000010>;
P_0000016111050528 .param/l "sub" 0 4 5, C4<100010>;
P_0000016111050560 .param/l "subu" 0 4 5, C4<100011>;
P_0000016111050598 .param/l "sw" 0 4 8, C4<101011>;
P_00000161110505d0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000016111050608 .param/l "xori" 0 4 8, C4<001110>;
v0000016110fb7070_0 .var "ALUOp", 3 0;
v0000016110fb6670_0 .var "ALUSrc", 0 0;
v0000016110fb6170_0 .var "MemReadEn", 0 0;
v0000016110fb67b0_0 .var "MemWriteEn", 0 0;
v0000016110fb6210_0 .var "MemtoReg", 0 0;
v0000016110fb6df0_0 .var "RegDst", 0 0;
v0000016110fb76b0_0 .var "RegWriteEn", 0 0;
v0000016110fb62b0_0 .net "funct", 5 0, L_00000161110a26b0;  alias, 1 drivers
v0000016110fb6350_0 .var "hlt", 0 0;
v0000016110fb6850_0 .net "opcode", 5 0, L_00000161110575e0;  alias, 1 drivers
v0000016110fb7430_0 .net "rst", 0 0, v00000161110581c0_0;  alias, 1 drivers
E_0000016110fa84a0 .event anyedge, v0000016110fb7430_0, v0000016110fb6850_0, v0000016110fb62b0_0;
S_00000161110169c0 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_0000016110f55c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_0000016110fa9060 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_0000016111059320 .functor BUFZ 32, L_00000161110a2d90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000016110fb79d0_0 .net "Data_Out", 31 0, L_0000016111059320;  alias, 1 drivers
v0000016110fb6990 .array "InstMem", 0 1023, 31 0;
v0000016110fb68f0_0 .net *"_ivl_0", 31 0, L_00000161110a2d90;  1 drivers
v0000016110fb63f0_0 .net *"_ivl_3", 9 0, L_00000161110a35b0;  1 drivers
v0000016110fb71b0_0 .net *"_ivl_4", 11 0, L_00000161110a38d0;  1 drivers
L_000001611105a240 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000016110fb6e90_0 .net *"_ivl_7", 1 0, L_000001611105a240;  1 drivers
v0000016110fb6f30_0 .net "addr", 31 0, v0000016110febc50_0;  alias, 1 drivers
v0000016110fb7250_0 .var/i "i", 31 0;
L_00000161110a2d90 .array/port v0000016110fb6990, L_00000161110a38d0;
L_00000161110a35b0 .part v0000016110febc50_0, 0, 10;
L_00000161110a38d0 .concat [ 10 2 0 0], L_00000161110a35b0, L_000001611105a240;
S_0000016111016b50 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_0000016110f55c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_0000016111058f30 .functor BUFZ 32, L_00000161110a3290, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000016111058c90 .functor BUFZ 32, L_00000161110a2ed0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000016110fb7c50_0 .net *"_ivl_0", 31 0, L_00000161110a3290;  1 drivers
v0000016110fb7cf0_0 .net *"_ivl_10", 6 0, L_00000161110a22f0;  1 drivers
L_000001611105a318 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000016110f93e10_0 .net *"_ivl_13", 1 0, L_000001611105a318;  1 drivers
v0000016110f94270_0 .net *"_ivl_2", 6 0, L_00000161110a2750;  1 drivers
L_000001611105a2d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000016110feb7f0_0 .net *"_ivl_5", 1 0, L_000001611105a2d0;  1 drivers
v0000016110feaad0_0 .net *"_ivl_8", 31 0, L_00000161110a2ed0;  1 drivers
v0000016110fec150_0 .net "clk", 0 0, L_0000016111059780;  alias, 1 drivers
v0000016110fea5d0_0 .var/i "i", 31 0;
v0000016110fec010_0 .net "readData1", 31 0, L_0000016111058f30;  alias, 1 drivers
v0000016110fea670_0 .net "readData2", 31 0, L_0000016111058c90;  alias, 1 drivers
v0000016110feb4d0_0 .net "readRegister1", 4 0, L_00000161110577c0;  alias, 1 drivers
v0000016110febe30_0 .net "readRegister2", 4 0, L_00000161110a3330;  alias, 1 drivers
v0000016110feac10 .array "registers", 31 0, 31 0;
v0000016110febb10_0 .net "rst", 0 0, v00000161110581c0_0;  alias, 1 drivers
v0000016110feb1b0_0 .net "we", 0 0, v0000016110fb76b0_0;  alias, 1 drivers
v0000016110feb2f0_0 .net "writeData", 31 0, L_00000161110b4310;  alias, 1 drivers
v0000016110feadf0_0 .net "writeRegister", 4 0, L_00000161110a21b0;  alias, 1 drivers
E_0000016110fa8760/0 .event negedge, v0000016110fb7430_0;
E_0000016110fa8760/1 .event posedge, v0000016110fec150_0;
E_0000016110fa8760 .event/or E_0000016110fa8760/0, E_0000016110fa8760/1;
L_00000161110a3290 .array/port v0000016110feac10, L_00000161110a2750;
L_00000161110a2750 .concat [ 5 2 0 0], L_00000161110577c0, L_000001611105a2d0;
L_00000161110a2ed0 .array/port v0000016110feac10, L_00000161110a22f0;
L_00000161110a22f0 .concat [ 5 2 0 0], L_00000161110a3330, L_000001611105a318;
S_0000016110f552e0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_0000016111016b50;
 .timescale 0 0;
v0000016110fb7bb0_0 .var/i "i", 31 0;
S_0000016110f55470 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_0000016110f55c20;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000016110fa8520 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_00000161110596a0 .functor NOT 1, v0000016110fb6df0_0, C4<0>, C4<0>, C4<0>;
v0000016110feae90_0 .net *"_ivl_0", 0 0, L_00000161110596a0;  1 drivers
v0000016110feb430_0 .net "in1", 4 0, L_00000161110a3330;  alias, 1 drivers
v0000016110fea490_0 .net "in2", 4 0, L_0000016111057720;  alias, 1 drivers
v0000016110fea530_0 .net "out", 4 0, L_00000161110a21b0;  alias, 1 drivers
v0000016110fec1f0_0 .net "s", 0 0, v0000016110fb6df0_0;  alias, 1 drivers
L_00000161110a21b0 .functor MUXZ 5, L_0000016111057720, L_00000161110a3330, L_00000161110596a0, C4<>;
S_0000016110f3d530 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_0000016110f55c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000016110fa87a0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000016111059550 .functor NOT 1, v0000016110fb6210_0, C4<0>, C4<0>, C4<0>;
v0000016110fea710_0 .net *"_ivl_0", 0 0, L_0000016111059550;  1 drivers
v0000016110febcf0_0 .net "in1", 31 0, v0000016110feacb0_0;  alias, 1 drivers
v0000016110febed0_0 .net "in2", 31 0, v0000016110feb570_0;  alias, 1 drivers
v0000016110fec0b0_0 .net "out", 31 0, L_00000161110b4310;  alias, 1 drivers
v0000016110feab70_0 .net "s", 0 0, v0000016110fb6210_0;  alias, 1 drivers
L_00000161110b4310 .functor MUXZ 32, v0000016110feb570_0, v0000016110feacb0_0, L_0000016111059550, C4<>;
S_0000016110f3d6c0 .scope module, "alu" "ALU" 3 81, 9 1 0, S_0000016110f55c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000016110f85120 .param/l "ADD" 0 9 12, C4<0000>;
P_0000016110f85158 .param/l "AND" 0 9 12, C4<0010>;
P_0000016110f85190 .param/l "NOR" 0 9 12, C4<0101>;
P_0000016110f851c8 .param/l "OR" 0 9 12, C4<0011>;
P_0000016110f85200 .param/l "SGT" 0 9 12, C4<0111>;
P_0000016110f85238 .param/l "SLL" 0 9 12, C4<1000>;
P_0000016110f85270 .param/l "SLT" 0 9 12, C4<0110>;
P_0000016110f852a8 .param/l "SRL" 0 9 12, C4<1001>;
P_0000016110f852e0 .param/l "SUB" 0 9 12, C4<0001>;
P_0000016110f85318 .param/l "XOR" 0 9 12, C4<0100>;
P_0000016110f85350 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_0000016110f85388 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001611105a798 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000016110fea7b0_0 .net/2u *"_ivl_0", 31 0, L_000001611105a798;  1 drivers
v0000016110fea8f0_0 .net "opSel", 3 0, v0000016110fb7070_0;  alias, 1 drivers
v0000016110fea350_0 .net "operand1", 31 0, L_00000161110b41d0;  alias, 1 drivers
v0000016110fea3f0_0 .net "operand2", 31 0, L_00000161110b5710;  alias, 1 drivers
v0000016110feacb0_0 .var "result", 31 0;
v0000016110fea990_0 .net "zero", 0 0, L_00000161110b4d10;  alias, 1 drivers
E_0000016110fa80a0 .event anyedge, v0000016110fb7070_0, v0000016110fea350_0, v0000016110fb6530_0;
L_00000161110b4d10 .cmp/eq 32, v0000016110feacb0_0, L_000001611105a798;
S_0000016110f853d0 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_0000016110f55c20;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_0000016111050650 .param/l "RType" 0 4 2, C4<000000>;
P_0000016111050688 .param/l "add" 0 4 5, C4<100000>;
P_00000161110506c0 .param/l "addi" 0 4 8, C4<001000>;
P_00000161110506f8 .param/l "addu" 0 4 5, C4<100001>;
P_0000016111050730 .param/l "and_" 0 4 5, C4<100100>;
P_0000016111050768 .param/l "andi" 0 4 8, C4<001100>;
P_00000161110507a0 .param/l "beq" 0 4 10, C4<000100>;
P_00000161110507d8 .param/l "bne" 0 4 10, C4<000101>;
P_0000016111050810 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000016111050848 .param/l "j" 0 4 12, C4<000010>;
P_0000016111050880 .param/l "jal" 0 4 12, C4<000011>;
P_00000161110508b8 .param/l "jr" 0 4 6, C4<001000>;
P_00000161110508f0 .param/l "lw" 0 4 8, C4<100011>;
P_0000016111050928 .param/l "nor_" 0 4 5, C4<100111>;
P_0000016111050960 .param/l "or_" 0 4 5, C4<100101>;
P_0000016111050998 .param/l "ori" 0 4 8, C4<001101>;
P_00000161110509d0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000016111050a08 .param/l "sll" 0 4 6, C4<000000>;
P_0000016111050a40 .param/l "slt" 0 4 5, C4<101010>;
P_0000016111050a78 .param/l "slti" 0 4 8, C4<101010>;
P_0000016111050ab0 .param/l "srl" 0 4 6, C4<000010>;
P_0000016111050ae8 .param/l "sub" 0 4 5, C4<100010>;
P_0000016111050b20 .param/l "subu" 0 4 5, C4<100011>;
P_0000016111050b58 .param/l "sw" 0 4 8, C4<101011>;
P_0000016111050b90 .param/l "xor_" 0 4 5, C4<100110>;
P_0000016111050bc8 .param/l "xori" 0 4 8, C4<001110>;
v0000016110fead50_0 .var "PCsrc", 0 0;
v0000016110fea850_0 .net "funct", 5 0, L_00000161110a26b0;  alias, 1 drivers
v0000016110feaf30_0 .net "opcode", 5 0, L_00000161110575e0;  alias, 1 drivers
v0000016110feaa30_0 .net "operand1", 31 0, L_0000016111058f30;  alias, 1 drivers
v0000016110feafd0_0 .net "operand2", 31 0, L_00000161110b5710;  alias, 1 drivers
v0000016110feb070_0 .net "rst", 0 0, v00000161110581c0_0;  alias, 1 drivers
E_0000016110fa99a0/0 .event anyedge, v0000016110fb7430_0, v0000016110fb6850_0, v0000016110fec010_0, v0000016110fb6530_0;
E_0000016110fa99a0/1 .event anyedge, v0000016110fb62b0_0;
E_0000016110fa99a0 .event/or E_0000016110fa99a0/0, E_0000016110fa99a0/1;
S_0000016110f6d7b0 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_0000016110f55c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v0000016110feb110 .array "DataMem", 0 1023, 31 0;
v0000016110feb6b0_0 .net "address", 31 0, v0000016110feacb0_0;  alias, 1 drivers
v0000016110feb250_0 .net "clock", 0 0, L_0000016111058de0;  1 drivers
v0000016110feb390_0 .net "data", 31 0, L_0000016111058c90;  alias, 1 drivers
v0000016110feba70_0 .var/i "i", 31 0;
v0000016110feb570_0 .var "q", 31 0;
v0000016110feb610_0 .net "rden", 0 0, v0000016110fb6170_0;  alias, 1 drivers
v0000016110feb750_0 .net "wren", 0 0, v0000016110fb67b0_0;  alias, 1 drivers
E_0000016110faa2a0 .event posedge, v0000016110feb250_0;
S_0000016110f6d940 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_0000016110f55c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_0000016110fa87e0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v0000016110feb890_0 .net "PCin", 31 0, L_00000161110a2110;  alias, 1 drivers
v0000016110febc50_0 .var "PCout", 31 0;
v0000016110feb9d0_0 .net "clk", 0 0, L_0000016111059780;  alias, 1 drivers
v0000016110feb930_0 .net "rst", 0 0, v00000161110581c0_0;  alias, 1 drivers
    .scope S_0000016110f853d0;
T_0 ;
    %wait E_0000016110fa99a0;
    %load/vec4 v0000016110feb070_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016110fead50_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000016110feaf30_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v0000016110feaa30_0;
    %load/vec4 v0000016110feafd0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v0000016110feaf30_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v0000016110feaa30_0;
    %load/vec4 v0000016110feafd0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v0000016110feaf30_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v0000016110feaf30_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v0000016110feaf30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v0000016110fea850_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v0000016110fead50_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000016110f6d940;
T_1 ;
    %wait E_0000016110fa8760;
    %load/vec4 v0000016110feb930_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000016110febc50_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000016110feb890_0;
    %assign/vec4 v0000016110febc50_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000161110169c0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000016110fb7250_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000016110fb7250_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000016110fb7250_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016110fb6990, 0, 4;
    %load/vec4 v0000016110fb7250_0;
    %addi 1, 0, 32;
    %store/vec4 v0000016110fb7250_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 538181642, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016110fb6990, 0, 4;
    %pushi/vec4 536936450, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016110fb6990, 0, 4;
    %pushi/vec4 538378239, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016110fb6990, 0, 4;
    %pushi/vec4 3471394, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016110fb6990, 0, 4;
    %pushi/vec4 65075242, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016110fb6990, 0, 4;
    %pushi/vec4 333447185, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016110fb6990, 0, 4;
    %pushi/vec4 2351431680, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016110fb6990, 0, 4;
    %pushi/vec4 539164671, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016110fb6990, 0, 4;
    %pushi/vec4 5642283, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016110fb6990, 0, 4;
    %pushi/vec4 274726921, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016110fb6990, 0, 4;
    %pushi/vec4 2353332224, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016110fb6990, 0, 4;
    %pushi/vec4 11018283, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016110fb6990, 0, 4;
    %pushi/vec4 6567972, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016110fb6990, 0, 4;
    %pushi/vec4 283115525, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016110fb6990, 0, 4;
    %pushi/vec4 541458433, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016110fb6990, 0, 4;
    %pushi/vec4 2898591744, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016110fb6990, 0, 4;
    %pushi/vec4 541261823, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016110fb6990, 0, 4;
    %pushi/vec4 134217736, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016110fb6990, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016110fb6990, 0, 4;
    %pushi/vec4 2890399744, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016110fb6990, 0, 4;
    %pushi/vec4 539033601, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016110fb6990, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016110fb6990, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016110fb6990, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016110fb6990, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016110fb6990, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016110fb6990, 0, 4;
    %end;
    .thread T_2;
    .scope S_0000016110f55db0;
T_3 ;
    %wait E_0000016110fa84a0;
    %load/vec4 v0000016110fb7430_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000016110fb6350_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000016110fb7070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000016110fb6670_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000016110fb76b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000016110fb67b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000016110fb6210_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000016110fb6170_0, 0;
    %assign/vec4 v0000016110fb6df0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000016110fb6350_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000016110fb7070_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000016110fb6670_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000016110fb76b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000016110fb67b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000016110fb6210_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000016110fb6170_0, 0, 1;
    %store/vec4 v0000016110fb6df0_0, 0, 1;
    %load/vec4 v0000016110fb6850_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016110fb6350_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016110fb6df0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016110fb76b0_0, 0;
    %load/vec4 v0000016110fb62b0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000016110fb7070_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000016110fb7070_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000016110fb7070_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000016110fb7070_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000016110fb7070_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000016110fb7070_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000016110fb7070_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000016110fb7070_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000016110fb7070_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000016110fb7070_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016110fb6670_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000016110fb7070_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016110fb6670_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000016110fb7070_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000016110fb7070_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016110fb76b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016110fb6df0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016110fb6670_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016110fb76b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016110fb6df0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016110fb6670_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000016110fb7070_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016110fb76b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016110fb6670_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000016110fb7070_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016110fb76b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016110fb6670_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000016110fb7070_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016110fb76b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016110fb6670_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000016110fb7070_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016110fb76b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016110fb6670_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016110fb6170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016110fb76b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016110fb6670_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016110fb6210_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016110fb67b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016110fb6670_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000016110fb7070_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000016110fb7070_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000016111016b50;
T_4 ;
    %wait E_0000016110fa8760;
    %fork t_1, S_0000016110f552e0;
    %jmp t_0;
    .scope S_0000016110f552e0;
t_1 ;
    %load/vec4 v0000016110febb10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000016110fb7bb0_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000016110fb7bb0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000016110fb7bb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016110feac10, 0, 4;
    %load/vec4 v0000016110fb7bb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000016110fb7bb0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000016110feb1b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000016110feb2f0_0;
    %load/vec4 v0000016110feadf0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016110feac10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016110feac10, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_0000016111016b50;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000016111016b50;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000016110fea5d0_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000016110fea5d0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0000016110fea5d0_0;
    %ix/getv/s 4, v0000016110fea5d0_0;
    %load/vec4a v0000016110feac10, 4;
    %ix/getv/s 4, v0000016110fea5d0_0;
    %load/vec4a v0000016110feac10, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000016110fea5d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000016110fea5d0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000016110f3d6c0;
T_6 ;
    %wait E_0000016110fa80a0;
    %load/vec4 v0000016110fea8f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000016110feacb0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0000016110fea350_0;
    %load/vec4 v0000016110fea3f0_0;
    %add;
    %assign/vec4 v0000016110feacb0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0000016110fea350_0;
    %load/vec4 v0000016110fea3f0_0;
    %sub;
    %assign/vec4 v0000016110feacb0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0000016110fea350_0;
    %load/vec4 v0000016110fea3f0_0;
    %and;
    %assign/vec4 v0000016110feacb0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0000016110fea350_0;
    %load/vec4 v0000016110fea3f0_0;
    %or;
    %assign/vec4 v0000016110feacb0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0000016110fea350_0;
    %load/vec4 v0000016110fea3f0_0;
    %xor;
    %assign/vec4 v0000016110feacb0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0000016110fea350_0;
    %load/vec4 v0000016110fea3f0_0;
    %or;
    %inv;
    %assign/vec4 v0000016110feacb0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0000016110fea350_0;
    %load/vec4 v0000016110fea3f0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v0000016110feacb0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0000016110fea3f0_0;
    %load/vec4 v0000016110fea350_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v0000016110feacb0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0000016110fea350_0;
    %ix/getv 4, v0000016110fea3f0_0;
    %shiftl 4;
    %assign/vec4 v0000016110feacb0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0000016110fea350_0;
    %ix/getv 4, v0000016110fea3f0_0;
    %shiftr 4;
    %assign/vec4 v0000016110feacb0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000016110f6d7b0;
T_7 ;
    %wait E_0000016110faa2a0;
    %load/vec4 v0000016110feb610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000016110feb6b0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000016110feb110, 4;
    %assign/vec4 v0000016110feb570_0, 0;
T_7.0 ;
    %load/vec4 v0000016110feb750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000016110feb390_0;
    %ix/getv 3, v0000016110feb6b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016110feb110, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000016110f6d7b0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000016110feba70_0, 0, 32;
T_8.0 ;
    %load/vec4 v0000016110feba70_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000016110feba70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016110feb110, 0, 4;
    %load/vec4 v0000016110feba70_0;
    %addi 1, 0, 32;
    %store/vec4 v0000016110feba70_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016110feb110, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016110feb110, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016110feb110, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016110feb110, 0, 4;
    %pushi/vec4 10, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016110feb110, 0, 4;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016110feb110, 0, 4;
    %pushi/vec4 48, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016110feb110, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016110feb110, 0, 4;
    %pushi/vec4 255, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016110feb110, 0, 4;
    %pushi/vec4 85, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016110feb110, 0, 4;
    %end;
    .thread T_8;
    .scope S_0000016110f6d7b0;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000016110feba70_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000016110feba70_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v0000016110feba70_0;
    %load/vec4a v0000016110feb110, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v0000016110feba70_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000016110feba70_0;
    %addi 1, 0, 32;
    %store/vec4 v0000016110feba70_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000016110f55c20;
T_10 ;
    %wait E_0000016110fa8760;
    %load/vec4 v0000016111058580_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000016111057e00_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000016111057e00_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000016111057e00_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000016110faed20;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016111057fe0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000161110581c0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000016110faed20;
T_12 ;
    %delay 1, 0;
    %load/vec4 v0000016111057fe0_0;
    %inv;
    %assign/vec4 v0000016111057fe0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000016110faed20;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./InsertionSort(SiliCore_version)/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000161110581c0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000161110581c0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v0000016111058080_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
