// Seed: 3342051981
module module_0 #(
    parameter id_5 = 32'd67,
    parameter id_6 = 32'd29
) (
    output logic id_1,
    output id_2,
    input logic id_3,
    output logic id_4,
    output _id_5
);
  logic _id_6 = 1;
  logic id_7;
  assign id_4 = id_4 - id_5;
  type_17 id_8 (
      1,
      1,
      1
  );
  type_18(
      1, id_6[{1, {id_5, id_6, 1, 1}} : id_5], id_5
  );
  logic id_9, id_10, id_11;
  type_19(
      "", 1, id_7 & id_2
  );
  assign id_1  = id_9;
  assign id_11 = 1;
  assign id_1  = id_3;
endmodule
module module_1 #(
    parameter id_12 = 32'd24
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input id_11;
  output id_10;
  output id_9;
  output id_8;
  input id_7;
  input id_6;
  input id_5;
  input id_4;
  output id_3;
  output id_2;
  output id_1;
  type_26(
      id_2[1], id_4 - 1, 1 == 1
  );
  assign id_3 = 1;
  logic _id_12;
  logic id_13, id_14;
  logic id_15 = 1'b0;
  logic id_16;
  always @(negedge id_11 == id_9) begin
    SystemTFIdentifier(1'b0, 1, id_8, id_7);
    case (1)
      1: id_2 = id_12;
      1: id_5 = id_14;
      default: id_3 <= 1;
    endcase
  end
  type_31(
      id_10, id_5[id_12], 1
  );
  reg id_17, id_18;
  assign id_10 = 1;
  logic id_19 = id_4;
  always @(1 or posedge id_5[1 : 1]) begin
    SystemTFIdentifier(1, id_15 - 1, 1);
  end
  logic  id_20;
  logic  id_21;
  string id_22 = "";
  logic  id_23;
  logic  id_24;
  logic  id_25;
  assign id_16[1'b0] = 1;
  assign id_23[1] = id_14#(
      .id_20(1),
      .id_4 (1'b0),
      .id_21(1)
  ) + 1;
  always @(id_12 or posedge 1) begin
    id_18 <= 1;
  end
endmodule
