


ARM Macro Assembler    Page 1 


    1 00000000 E002C014 
                       PINSEL2 EQU              0xE002C014
    2 00000000 E0028018 
                       IO1DIR  EQU              0xE0028018
    3 00000000         
    4 00000000         
    5 00000000         ;CODE TO SETUP STACK FOR THE SYSTEM
    6 00000000         
    7 00000000                 AREA             setup,CODE,READONLY
    8 00000000                 EXPORT           setup
    9 00000000 E59F00D4        LDR              R0,=PINSEL2
   10 00000004 E5901000        LDR              R1,[R0]
   11 00000008 E3A02001        LDR              R2,=1
   12 0000000C E1C11182        BIC              R1,R1,R2,LSL #3
   13 00000010 E5801000        STR              R1,[R0]
   14 00000014 E59F00C4        LDR              R0,=IO1DIR
   15 00000018 E5901000        LDR              R1,[R0]
   16 0000001C E3A02001        LDR              R2,=1
   17 00000020 E1811802        ORR              R1,R1,R2,LSL #16
   18 00000024 E5801000        STR              R1,[R0]
   19 00000028 E3A00003        LDR              R0,=0X03
   20 0000002C E3A01010        LDR              R1,=16
   21 00000030 EF000000        SWI              0
   22 00000034         ;LDR R0,0X02
   23 00000034         ;LDR R1,=16
   24 00000034         ;SWI 0 
   25 00000034         
   26 00000034 E59F00A8        LDR              R0,=0x40003FCC ;STORE STARTING 
                                                            ADDRESSES OF FLASH 
                                                            FOR EACH PROCESS AT
                                                             4000XFCC LOCATION!
                                                            
   27 00000038 E3A01801        LDR              R1,=0x00010000
   28 0000003C E5801000        STR              R1,[R0]
   29 00000040 E59F00A0        LDR              R0,=0X40004FCC
   30 00000044 E3A01906        LDR              R1,=0X00018000
   31 00000048 E5801000        STR              R1,[R0]
   32 0000004C E59F0098        LDR              R0,=0X40005FCC
   33 00000050 E3A01802        LDR              R1,=0X00020000
   34 00000054 E5801000        STR              R1,[R0]
   35 00000058         
   36 00000058         
   37 00000058 E59F2090        LDR              R2,=0X40000FCC
   38 0000005C E59F3090        LDR              R3,=0X40001FDC ;    STORE SP VA
                                                            LUE FOR ALL OTHER 3
                                                             PROCESSES
   39 00000060 E8830004        STMIA            R3,{R2}
   40 00000064 E59F308C        LDR              R3,=0X40001FE0
   41 00000068 E8830004        STMIA            R3,{R2}
   42 0000006C E59F3088        LDR              R3,=0X40001FE4
   43 00000070 E8830004        STMIA            R3,{R2}
   44 00000074 E59F6084        LDR              R6,=0X40001FFC
   45 00000078 E3A05000        LDR              R5,=0X00000000
   46 0000007C E5865000        STR              R5,[R6]
   47 00000080         
   48 00000080         ;seting up values for the process state  as all ready
   49 00000080         
   50 00000080 E59F807C        LDR              R8,=0x40001F15
   51 00000084 E3A09000        LDR              R9,=0



ARM Macro Assembler    Page 2 


   52 00000088 E5C89000        STRB             R9,[R8]
   53 0000008C E2888001        ADD              R8,R8,#1
   54 00000090 E5C89000        STRB             R9,[R8]
   55 00000094 E2888001        ADD              R8,R8,#1
   56 00000098 E5C89000        STRB             R9,[R8]
   57 0000009C E2888001        ADD              R8,R8,#1
   58 000000A0         ;to block a process
   59 000000A0         ;LDR R9,=0x00
   60 000000A0 E5C89000        STRB             R9,[R8]
   61 000000A4         
   62 000000A4         ;seting up the schedular queu
   63 000000A4 E59F805C        LDR              R8,=0x40001F10
   64 000000A8 E3A09000        LDR              R9,=0
   65 000000AC E5C89000        STRB             R9,[R8]
   66 000000B0 E2888001        ADD              R8,R8,#1
   67 000000B4 E2899001        ADD              R9,R9,#1
   68 000000B8 E5C89000        STRB             R9,[R8]
   69 000000BC E2888001        ADD              R8,R8,#1
   70 000000C0 E2899001        ADD              R9,R9,#1
   71 000000C4 E5C89000        STRB             R9,[R8]
   72 000000C8 E2888001        ADD              R8,R8,#1
   73 000000CC E2899001        ADD              R9,R9,#1
   74 000000D0 E5C89000        STRB             R9,[R8]
   75 000000D4         
   76 000000D4 E59FD030        LDR              R13,=0x40000FD0
   77 000000D8 E12FFF1E        BX               R14
   78 000000DC         
   79 000000DC                 END
              E002C014 
              E0028018 
              40003FCC 
              40004FCC 
              40005FCC 
              40000FCC 
              40001FDC 
              40001FE0 
              40001FE4 
              40001FFC 
              40001F15 
              40001F10 
              40000FD0 
Command Line: --debug --xref --apcs=interwork --depend=setup.d -osetup.o -IC:\K
eil\ARM\RV31\Inc -IC:\Keil\ARM\CMSIS\Include -IC:\Keil\ARM\Inc\Philips --list=s
etup.lst setup.s



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

setup 00000000

Symbol: setup
   Definitions
      At line 7 in file setup.s
   Uses
      At line 8 in file setup.s
Comment: setup used once
1 symbol



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Absolute symbols

IO1DIR E0028018

Symbol: IO1DIR
   Definitions
      At line 2 in file setup.s
   Uses
      At line 14 in file setup.s
Comment: IO1DIR used once
PINSEL2 E002C014

Symbol: PINSEL2
   Definitions
      At line 1 in file setup.s
   Uses
      At line 9 in file setup.s
Comment: PINSEL2 used once
2 symbols
335 symbols in table
