Analysis & Synthesis report for DUT
Wed Nov 30 15:34:10 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. General Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Parameter Settings for User Entity Instance: Top-level Entity: |decoder
 12. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0
 13. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod1
 14. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Successful - Wed Nov 30 15:34:10 2022       ;
; Quartus Prime Version       ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name               ; DUT                                         ;
; Top-level Entity Name       ; Decoder                                     ;
; Family                      ; MAX V                                       ;
; Total logic elements        ; 3,986                                       ;
; Total pins                  ; 519                                         ;
; Total virtual pins          ; 0                                           ;
; UFM blocks                  ; 0 / 1 ( 0 % )                               ;
+-----------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 5M1270ZT144C5      ;                    ;
; Top-level entity name                                            ; decoder            ; DUT                ;
; Family name                                                      ; MAX V              ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                            ; Library ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------+---------+
; decoder.vhd                      ; yes             ; Auto-Found VHDL File         ; E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/decoder.vhd            ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; f:/quartus/quartus/libraries/megafunctions/lpm_divide.tdf               ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; f:/quartus/quartus/libraries/megafunctions/abs_divider.inc              ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; f:/quartus/quartus/libraries/megafunctions/sign_div_unsign.inc          ;         ;
; aglobal201.inc                   ; yes             ; Megafunction                 ; f:/quartus/quartus/libraries/megafunctions/aglobal201.inc               ;         ;
; db/lpm_divide_n5o.tdf            ; yes             ; Auto-Generated Megafunction  ; E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_divide_n5o.tdf  ;         ;
; db/abs_divider_4dg.tdf           ; yes             ; Auto-Generated Megafunction  ; E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/abs_divider_4dg.tdf ;         ;
; db/alt_u_div_hle.tdf             ; yes             ; Auto-Generated Megafunction  ; E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/alt_u_div_hle.tdf   ;         ;
; db/add_sub_i4c.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/add_sub_i4c.tdf     ;         ;
; db/add_sub_j4c.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/add_sub_j4c.tdf     ;         ;
; db/add_sub_36c.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/add_sub_36c.tdf     ;         ;
; db/add_sub_46c.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/add_sub_46c.tdf     ;         ;
; db/add_sub_56c.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/add_sub_56c.tdf     ;         ;
; db/add_sub_66c.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/add_sub_66c.tdf     ;         ;
; db/add_sub_76c.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/add_sub_76c.tdf     ;         ;
; db/add_sub_86c.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/add_sub_86c.tdf     ;         ;
; db/add_sub_96c.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/add_sub_96c.tdf     ;         ;
; db/add_sub_a6c.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/add_sub_a6c.tdf     ;         ;
; db/add_sub_b6c.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/add_sub_b6c.tdf     ;         ;
; db/add_sub_c6c.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/add_sub_c6c.tdf     ;         ;
; db/add_sub_k4c.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/add_sub_k4c.tdf     ;         ;
; db/add_sub_d6c.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/add_sub_d6c.tdf     ;         ;
; db/add_sub_e6c.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/add_sub_e6c.tdf     ;         ;
; db/add_sub_f6c.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/add_sub_f6c.tdf     ;         ;
; db/add_sub_g6c.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/add_sub_g6c.tdf     ;         ;
; db/add_sub_h6c.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/add_sub_h6c.tdf     ;         ;
; db/add_sub_i6c.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/add_sub_i6c.tdf     ;         ;
; db/add_sub_j6c.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/add_sub_j6c.tdf     ;         ;
; db/add_sub_k6c.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/add_sub_k6c.tdf     ;         ;
; db/add_sub_l6c.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/add_sub_l6c.tdf     ;         ;
; db/add_sub_m6c.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/add_sub_m6c.tdf     ;         ;
; db/add_sub_l4c.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/add_sub_l4c.tdf     ;         ;
; db/add_sub_n6c.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/add_sub_n6c.tdf     ;         ;
; db/add_sub_o6c.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/add_sub_o6c.tdf     ;         ;
; db/add_sub_m4c.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/add_sub_m4c.tdf     ;         ;
; db/add_sub_n4c.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/add_sub_n4c.tdf     ;         ;
; db/add_sub_o4c.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/add_sub_o4c.tdf     ;         ;
; db/add_sub_p4c.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/add_sub_p4c.tdf     ;         ;
; db/add_sub_q4c.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/add_sub_q4c.tdf     ;         ;
; db/add_sub_26c.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/add_sub_26c.tdf     ;         ;
; db/lpm_abs_tb9.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf     ;         ;
; db/add_sub_tte.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/add_sub_tte.tdf     ;         ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Total logic elements                        ; 3986  ;
;     -- Combinational with no register       ; 3686  ;
;     -- Register only                        ; 84    ;
;     -- Combinational with a register        ; 216   ;
;                                             ;       ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 1178  ;
;     -- 3 input functions                    ; 1336  ;
;     -- 2 input functions                    ; 1208  ;
;     -- 1 input functions                    ; 180   ;
;     -- 0 input functions                    ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 2694  ;
;     -- arithmetic mode                      ; 1292  ;
;     -- qfbk mode                            ; 0     ;
;     -- register cascade mode                ; 0     ;
;     -- synchronous clear/load mode          ; 15    ;
;     -- asynchronous clear/load mode         ; 0     ;
;                                             ;       ;
; Total registers                             ; 300   ;
; Total logic cells in carry chains           ; 1418  ;
; I/O pins                                    ; 519   ;
; Maximum fan-out node                        ; CLOCK ;
; Maximum fan-out                             ; 300   ;
; Total fan-out                               ; 12202 ;
; Average fan-out                             ; 2.71  ;
+---------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-----------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node              ; Logic Cells ; LC Registers ; UFM Blocks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                                                                                                         ; Entity Name     ; Library Name ;
+-----------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-----------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |Decoder                                ; 3986 (516)  ; 300          ; 0          ; 519  ; 0            ; 3686 (216)   ; 84 (84)           ; 216 (216)        ; 1418 (192)      ; 0 (0)      ; |Decoder                                                                                                                    ; Decoder         ; work         ;
;    |lpm_divide:Mod0|                    ; 1735 (0)    ; 0            ; 0          ; 0    ; 0            ; 1735 (0)     ; 0 (0)             ; 0 (0)            ; 613 (0)         ; 0 (0)      ; |Decoder|lpm_divide:Mod0                                                                                                    ; lpm_divide      ; work         ;
;       |lpm_divide_n5o:auto_generated|   ; 1735 (0)    ; 0            ; 0          ; 0    ; 0            ; 1735 (0)     ; 0 (0)             ; 0 (0)            ; 613 (0)         ; 0 (0)      ; |Decoder|lpm_divide:Mod0|lpm_divide_n5o:auto_generated                                                                      ; lpm_divide_n5o  ; work         ;
;          |abs_divider_4dg:divider|      ; 1735 (32)   ; 0            ; 0          ; 0    ; 0            ; 1735 (32)    ; 0 (0)             ; 0 (0)            ; 613 (0)         ; 0 (0)      ; |Decoder|lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider                                              ; abs_divider_4dg ; work         ;
;             |add_sub_tte:compl_add_rem| ; 33 (33)     ; 0            ; 0          ; 0    ; 0            ; 33 (33)      ; 0 (0)             ; 0 (0)            ; 33 (33)         ; 0 (0)      ; |Decoder|lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|add_sub_tte:compl_add_rem                    ; add_sub_tte     ; work         ;
;             |alt_u_div_hle:divider|     ; 1609 (1027) ; 0            ; 0          ; 0    ; 0            ; 1609 (1027)  ; 0 (0)             ; 0 (0)            ; 580 (0)         ; 0 (0)      ; |Decoder|lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|alt_u_div_hle:divider                        ; alt_u_div_hle   ; work         ;
;                |add_sub_26c:add_sub_9|  ; 12 (12)     ; 0            ; 0          ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 0 (0)            ; 12 (12)         ; 0 (0)      ; |Decoder|lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|alt_u_div_hle:divider|add_sub_26c:add_sub_9  ; add_sub_26c     ; work         ;
;                |add_sub_36c:add_sub_10| ; 13 (13)     ; 0            ; 0          ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 0 (0)            ; 13 (13)         ; 0 (0)      ; |Decoder|lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|alt_u_div_hle:divider|add_sub_36c:add_sub_10 ; add_sub_36c     ; work         ;
;                |add_sub_46c:add_sub_11| ; 14 (14)     ; 0            ; 0          ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 0 (0)            ; 14 (14)         ; 0 (0)      ; |Decoder|lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|alt_u_div_hle:divider|add_sub_46c:add_sub_11 ; add_sub_46c     ; work         ;
;                |add_sub_56c:add_sub_12| ; 15 (15)     ; 0            ; 0          ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 0 (0)            ; 15 (15)         ; 0 (0)      ; |Decoder|lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|alt_u_div_hle:divider|add_sub_56c:add_sub_12 ; add_sub_56c     ; work         ;
;                |add_sub_66c:add_sub_13| ; 16 (16)     ; 0            ; 0          ; 0    ; 0            ; 16 (16)      ; 0 (0)             ; 0 (0)            ; 16 (16)         ; 0 (0)      ; |Decoder|lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|alt_u_div_hle:divider|add_sub_66c:add_sub_13 ; add_sub_66c     ; work         ;
;                |add_sub_76c:add_sub_14| ; 17 (17)     ; 0            ; 0          ; 0    ; 0            ; 17 (17)      ; 0 (0)             ; 0 (0)            ; 17 (17)         ; 0 (0)      ; |Decoder|lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|alt_u_div_hle:divider|add_sub_76c:add_sub_14 ; add_sub_76c     ; work         ;
;                |add_sub_86c:add_sub_15| ; 18 (18)     ; 0            ; 0          ; 0    ; 0            ; 18 (18)      ; 0 (0)             ; 0 (0)            ; 18 (18)         ; 0 (0)      ; |Decoder|lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|alt_u_div_hle:divider|add_sub_86c:add_sub_15 ; add_sub_86c     ; work         ;
;                |add_sub_96c:add_sub_16| ; 19 (19)     ; 0            ; 0          ; 0    ; 0            ; 19 (19)      ; 0 (0)             ; 0 (0)            ; 19 (19)         ; 0 (0)      ; |Decoder|lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|alt_u_div_hle:divider|add_sub_96c:add_sub_16 ; add_sub_96c     ; work         ;
;                |add_sub_a6c:add_sub_17| ; 20 (20)     ; 0            ; 0          ; 0    ; 0            ; 20 (20)      ; 0 (0)             ; 0 (0)            ; 20 (20)         ; 0 (0)      ; |Decoder|lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|alt_u_div_hle:divider|add_sub_a6c:add_sub_17 ; add_sub_a6c     ; work         ;
;                |add_sub_b6c:add_sub_18| ; 21 (21)     ; 0            ; 0          ; 0    ; 0            ; 21 (21)      ; 0 (0)             ; 0 (0)            ; 21 (21)         ; 0 (0)      ; |Decoder|lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|alt_u_div_hle:divider|add_sub_b6c:add_sub_18 ; add_sub_b6c     ; work         ;
;                |add_sub_c6c:add_sub_19| ; 22 (22)     ; 0            ; 0          ; 0    ; 0            ; 22 (22)      ; 0 (0)             ; 0 (0)            ; 22 (22)         ; 0 (0)      ; |Decoder|lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|alt_u_div_hle:divider|add_sub_c6c:add_sub_19 ; add_sub_c6c     ; work         ;
;                |add_sub_d6c:add_sub_20| ; 23 (23)     ; 0            ; 0          ; 0    ; 0            ; 23 (23)      ; 0 (0)             ; 0 (0)            ; 23 (23)         ; 0 (0)      ; |Decoder|lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|alt_u_div_hle:divider|add_sub_d6c:add_sub_20 ; add_sub_d6c     ; work         ;
;                |add_sub_e6c:add_sub_21| ; 24 (24)     ; 0            ; 0          ; 0    ; 0            ; 24 (24)      ; 0 (0)             ; 0 (0)            ; 24 (24)         ; 0 (0)      ; |Decoder|lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|alt_u_div_hle:divider|add_sub_e6c:add_sub_21 ; add_sub_e6c     ; work         ;
;                |add_sub_f6c:add_sub_22| ; 25 (25)     ; 0            ; 0          ; 0    ; 0            ; 25 (25)      ; 0 (0)             ; 0 (0)            ; 25 (25)         ; 0 (0)      ; |Decoder|lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|alt_u_div_hle:divider|add_sub_f6c:add_sub_22 ; add_sub_f6c     ; work         ;
;                |add_sub_g6c:add_sub_23| ; 26 (26)     ; 0            ; 0          ; 0    ; 0            ; 26 (26)      ; 0 (0)             ; 0 (0)            ; 26 (26)         ; 0 (0)      ; |Decoder|lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|alt_u_div_hle:divider|add_sub_g6c:add_sub_23 ; add_sub_g6c     ; work         ;
;                |add_sub_h6c:add_sub_24| ; 27 (27)     ; 0            ; 0          ; 0    ; 0            ; 27 (27)      ; 0 (0)             ; 0 (0)            ; 27 (27)         ; 0 (0)      ; |Decoder|lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|alt_u_div_hle:divider|add_sub_h6c:add_sub_24 ; add_sub_h6c     ; work         ;
;                |add_sub_i6c:add_sub_25| ; 28 (28)     ; 0            ; 0          ; 0    ; 0            ; 28 (28)      ; 0 (0)             ; 0 (0)            ; 28 (28)         ; 0 (0)      ; |Decoder|lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|alt_u_div_hle:divider|add_sub_i6c:add_sub_25 ; add_sub_i6c     ; work         ;
;                |add_sub_j6c:add_sub_26| ; 29 (29)     ; 0            ; 0          ; 0    ; 0            ; 29 (29)      ; 0 (0)             ; 0 (0)            ; 29 (29)         ; 0 (0)      ; |Decoder|lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|alt_u_div_hle:divider|add_sub_j6c:add_sub_26 ; add_sub_j6c     ; work         ;
;                |add_sub_k4c:add_sub_2|  ; 2 (2)       ; 0            ; 0          ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |Decoder|lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|alt_u_div_hle:divider|add_sub_k4c:add_sub_2  ; add_sub_k4c     ; work         ;
;                |add_sub_k6c:add_sub_27| ; 30 (30)     ; 0            ; 0          ; 0    ; 0            ; 30 (30)      ; 0 (0)             ; 0 (0)            ; 30 (30)         ; 0 (0)      ; |Decoder|lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|alt_u_div_hle:divider|add_sub_k6c:add_sub_27 ; add_sub_k6c     ; work         ;
;                |add_sub_l4c:add_sub_3|  ; 6 (6)       ; 0            ; 0          ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; 6 (6)           ; 0 (0)      ; |Decoder|lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|alt_u_div_hle:divider|add_sub_l4c:add_sub_3  ; add_sub_l4c     ; work         ;
;                |add_sub_l6c:add_sub_28| ; 31 (31)     ; 0            ; 0          ; 0    ; 0            ; 31 (31)      ; 0 (0)             ; 0 (0)            ; 31 (31)         ; 0 (0)      ; |Decoder|lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|alt_u_div_hle:divider|add_sub_l6c:add_sub_28 ; add_sub_l6c     ; work         ;
;                |add_sub_m4c:add_sub_4|  ; 7 (7)       ; 0            ; 0          ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |Decoder|lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|alt_u_div_hle:divider|add_sub_m4c:add_sub_4  ; add_sub_m4c     ; work         ;
;                |add_sub_m6c:add_sub_29| ; 32 (32)     ; 0            ; 0          ; 0    ; 0            ; 32 (32)      ; 0 (0)             ; 0 (0)            ; 32 (32)         ; 0 (0)      ; |Decoder|lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|alt_u_div_hle:divider|add_sub_m6c:add_sub_29 ; add_sub_m6c     ; work         ;
;                |add_sub_n4c:add_sub_5|  ; 8 (8)       ; 0            ; 0          ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; 8 (8)           ; 0 (0)      ; |Decoder|lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|alt_u_div_hle:divider|add_sub_n4c:add_sub_5  ; add_sub_n4c     ; work         ;
;                |add_sub_n6c:add_sub_30| ; 33 (33)     ; 0            ; 0          ; 0    ; 0            ; 33 (33)      ; 0 (0)             ; 0 (0)            ; 33 (33)         ; 0 (0)      ; |Decoder|lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|alt_u_div_hle:divider|add_sub_n6c:add_sub_30 ; add_sub_n6c     ; work         ;
;                |add_sub_o4c:add_sub_6|  ; 9 (9)       ; 0            ; 0          ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; 9 (9)           ; 0 (0)      ; |Decoder|lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|alt_u_div_hle:divider|add_sub_o4c:add_sub_6  ; add_sub_o4c     ; work         ;
;                |add_sub_o6c:add_sub_31| ; 34 (34)     ; 0            ; 0          ; 0    ; 0            ; 34 (34)      ; 0 (0)             ; 0 (0)            ; 34 (34)         ; 0 (0)      ; |Decoder|lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|alt_u_div_hle:divider|add_sub_o6c:add_sub_31 ; add_sub_o6c     ; work         ;
;                |add_sub_p4c:add_sub_7|  ; 10 (10)     ; 0            ; 0          ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 0 (0)            ; 10 (10)         ; 0 (0)      ; |Decoder|lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|alt_u_div_hle:divider|add_sub_p4c:add_sub_7  ; add_sub_p4c     ; work         ;
;                |add_sub_q4c:add_sub_8|  ; 11 (11)     ; 0            ; 0          ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; 11 (11)         ; 0 (0)      ; |Decoder|lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|alt_u_div_hle:divider|add_sub_q4c:add_sub_8  ; add_sub_q4c     ; work         ;
;             |lpm_abs_tb9:my_abs_num|    ; 61 (61)     ; 0            ; 0          ; 0    ; 0            ; 61 (61)      ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |Decoder|lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num                       ; lpm_abs_tb9     ; work         ;
;    |lpm_divide:Mod1|                    ; 1735 (0)    ; 0            ; 0          ; 0    ; 0            ; 1735 (0)     ; 0 (0)             ; 0 (0)            ; 613 (0)         ; 0 (0)      ; |Decoder|lpm_divide:Mod1                                                                                                    ; lpm_divide      ; work         ;
;       |lpm_divide_n5o:auto_generated|   ; 1735 (0)    ; 0            ; 0          ; 0    ; 0            ; 1735 (0)     ; 0 (0)             ; 0 (0)            ; 613 (0)         ; 0 (0)      ; |Decoder|lpm_divide:Mod1|lpm_divide_n5o:auto_generated                                                                      ; lpm_divide_n5o  ; work         ;
;          |abs_divider_4dg:divider|      ; 1735 (32)   ; 0            ; 0          ; 0    ; 0            ; 1735 (32)    ; 0 (0)             ; 0 (0)            ; 613 (0)         ; 0 (0)      ; |Decoder|lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider                                              ; abs_divider_4dg ; work         ;
;             |add_sub_tte:compl_add_rem| ; 33 (33)     ; 0            ; 0          ; 0    ; 0            ; 33 (33)      ; 0 (0)             ; 0 (0)            ; 33 (33)         ; 0 (0)      ; |Decoder|lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|add_sub_tte:compl_add_rem                    ; add_sub_tte     ; work         ;
;             |alt_u_div_hle:divider|     ; 1609 (1027) ; 0            ; 0          ; 0    ; 0            ; 1609 (1027)  ; 0 (0)             ; 0 (0)            ; 580 (0)         ; 0 (0)      ; |Decoder|lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|alt_u_div_hle:divider                        ; alt_u_div_hle   ; work         ;
;                |add_sub_26c:add_sub_9|  ; 12 (12)     ; 0            ; 0          ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 0 (0)            ; 12 (12)         ; 0 (0)      ; |Decoder|lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|alt_u_div_hle:divider|add_sub_26c:add_sub_9  ; add_sub_26c     ; work         ;
;                |add_sub_36c:add_sub_10| ; 13 (13)     ; 0            ; 0          ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 0 (0)            ; 13 (13)         ; 0 (0)      ; |Decoder|lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|alt_u_div_hle:divider|add_sub_36c:add_sub_10 ; add_sub_36c     ; work         ;
;                |add_sub_46c:add_sub_11| ; 14 (14)     ; 0            ; 0          ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 0 (0)            ; 14 (14)         ; 0 (0)      ; |Decoder|lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|alt_u_div_hle:divider|add_sub_46c:add_sub_11 ; add_sub_46c     ; work         ;
;                |add_sub_56c:add_sub_12| ; 15 (15)     ; 0            ; 0          ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 0 (0)            ; 15 (15)         ; 0 (0)      ; |Decoder|lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|alt_u_div_hle:divider|add_sub_56c:add_sub_12 ; add_sub_56c     ; work         ;
;                |add_sub_66c:add_sub_13| ; 16 (16)     ; 0            ; 0          ; 0    ; 0            ; 16 (16)      ; 0 (0)             ; 0 (0)            ; 16 (16)         ; 0 (0)      ; |Decoder|lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|alt_u_div_hle:divider|add_sub_66c:add_sub_13 ; add_sub_66c     ; work         ;
;                |add_sub_76c:add_sub_14| ; 17 (17)     ; 0            ; 0          ; 0    ; 0            ; 17 (17)      ; 0 (0)             ; 0 (0)            ; 17 (17)         ; 0 (0)      ; |Decoder|lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|alt_u_div_hle:divider|add_sub_76c:add_sub_14 ; add_sub_76c     ; work         ;
;                |add_sub_86c:add_sub_15| ; 18 (18)     ; 0            ; 0          ; 0    ; 0            ; 18 (18)      ; 0 (0)             ; 0 (0)            ; 18 (18)         ; 0 (0)      ; |Decoder|lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|alt_u_div_hle:divider|add_sub_86c:add_sub_15 ; add_sub_86c     ; work         ;
;                |add_sub_96c:add_sub_16| ; 19 (19)     ; 0            ; 0          ; 0    ; 0            ; 19 (19)      ; 0 (0)             ; 0 (0)            ; 19 (19)         ; 0 (0)      ; |Decoder|lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|alt_u_div_hle:divider|add_sub_96c:add_sub_16 ; add_sub_96c     ; work         ;
;                |add_sub_a6c:add_sub_17| ; 20 (20)     ; 0            ; 0          ; 0    ; 0            ; 20 (20)      ; 0 (0)             ; 0 (0)            ; 20 (20)         ; 0 (0)      ; |Decoder|lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|alt_u_div_hle:divider|add_sub_a6c:add_sub_17 ; add_sub_a6c     ; work         ;
;                |add_sub_b6c:add_sub_18| ; 21 (21)     ; 0            ; 0          ; 0    ; 0            ; 21 (21)      ; 0 (0)             ; 0 (0)            ; 21 (21)         ; 0 (0)      ; |Decoder|lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|alt_u_div_hle:divider|add_sub_b6c:add_sub_18 ; add_sub_b6c     ; work         ;
;                |add_sub_c6c:add_sub_19| ; 22 (22)     ; 0            ; 0          ; 0    ; 0            ; 22 (22)      ; 0 (0)             ; 0 (0)            ; 22 (22)         ; 0 (0)      ; |Decoder|lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|alt_u_div_hle:divider|add_sub_c6c:add_sub_19 ; add_sub_c6c     ; work         ;
;                |add_sub_d6c:add_sub_20| ; 23 (23)     ; 0            ; 0          ; 0    ; 0            ; 23 (23)      ; 0 (0)             ; 0 (0)            ; 23 (23)         ; 0 (0)      ; |Decoder|lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|alt_u_div_hle:divider|add_sub_d6c:add_sub_20 ; add_sub_d6c     ; work         ;
;                |add_sub_e6c:add_sub_21| ; 24 (24)     ; 0            ; 0          ; 0    ; 0            ; 24 (24)      ; 0 (0)             ; 0 (0)            ; 24 (24)         ; 0 (0)      ; |Decoder|lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|alt_u_div_hle:divider|add_sub_e6c:add_sub_21 ; add_sub_e6c     ; work         ;
;                |add_sub_f6c:add_sub_22| ; 25 (25)     ; 0            ; 0          ; 0    ; 0            ; 25 (25)      ; 0 (0)             ; 0 (0)            ; 25 (25)         ; 0 (0)      ; |Decoder|lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|alt_u_div_hle:divider|add_sub_f6c:add_sub_22 ; add_sub_f6c     ; work         ;
;                |add_sub_g6c:add_sub_23| ; 26 (26)     ; 0            ; 0          ; 0    ; 0            ; 26 (26)      ; 0 (0)             ; 0 (0)            ; 26 (26)         ; 0 (0)      ; |Decoder|lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|alt_u_div_hle:divider|add_sub_g6c:add_sub_23 ; add_sub_g6c     ; work         ;
;                |add_sub_h6c:add_sub_24| ; 27 (27)     ; 0            ; 0          ; 0    ; 0            ; 27 (27)      ; 0 (0)             ; 0 (0)            ; 27 (27)         ; 0 (0)      ; |Decoder|lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|alt_u_div_hle:divider|add_sub_h6c:add_sub_24 ; add_sub_h6c     ; work         ;
;                |add_sub_i6c:add_sub_25| ; 28 (28)     ; 0            ; 0          ; 0    ; 0            ; 28 (28)      ; 0 (0)             ; 0 (0)            ; 28 (28)         ; 0 (0)      ; |Decoder|lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|alt_u_div_hle:divider|add_sub_i6c:add_sub_25 ; add_sub_i6c     ; work         ;
;                |add_sub_j6c:add_sub_26| ; 29 (29)     ; 0            ; 0          ; 0    ; 0            ; 29 (29)      ; 0 (0)             ; 0 (0)            ; 29 (29)         ; 0 (0)      ; |Decoder|lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|alt_u_div_hle:divider|add_sub_j6c:add_sub_26 ; add_sub_j6c     ; work         ;
;                |add_sub_k4c:add_sub_2|  ; 2 (2)       ; 0            ; 0          ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |Decoder|lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|alt_u_div_hle:divider|add_sub_k4c:add_sub_2  ; add_sub_k4c     ; work         ;
;                |add_sub_k6c:add_sub_27| ; 30 (30)     ; 0            ; 0          ; 0    ; 0            ; 30 (30)      ; 0 (0)             ; 0 (0)            ; 30 (30)         ; 0 (0)      ; |Decoder|lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|alt_u_div_hle:divider|add_sub_k6c:add_sub_27 ; add_sub_k6c     ; work         ;
;                |add_sub_l4c:add_sub_3|  ; 6 (6)       ; 0            ; 0          ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; 6 (6)           ; 0 (0)      ; |Decoder|lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|alt_u_div_hle:divider|add_sub_l4c:add_sub_3  ; add_sub_l4c     ; work         ;
;                |add_sub_l6c:add_sub_28| ; 31 (31)     ; 0            ; 0          ; 0    ; 0            ; 31 (31)      ; 0 (0)             ; 0 (0)            ; 31 (31)         ; 0 (0)      ; |Decoder|lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|alt_u_div_hle:divider|add_sub_l6c:add_sub_28 ; add_sub_l6c     ; work         ;
;                |add_sub_m4c:add_sub_4|  ; 7 (7)       ; 0            ; 0          ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |Decoder|lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|alt_u_div_hle:divider|add_sub_m4c:add_sub_4  ; add_sub_m4c     ; work         ;
;                |add_sub_m6c:add_sub_29| ; 32 (32)     ; 0            ; 0          ; 0    ; 0            ; 32 (32)      ; 0 (0)             ; 0 (0)            ; 32 (32)         ; 0 (0)      ; |Decoder|lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|alt_u_div_hle:divider|add_sub_m6c:add_sub_29 ; add_sub_m6c     ; work         ;
;                |add_sub_n4c:add_sub_5|  ; 8 (8)       ; 0            ; 0          ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; 8 (8)           ; 0 (0)      ; |Decoder|lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|alt_u_div_hle:divider|add_sub_n4c:add_sub_5  ; add_sub_n4c     ; work         ;
;                |add_sub_n6c:add_sub_30| ; 33 (33)     ; 0            ; 0          ; 0    ; 0            ; 33 (33)      ; 0 (0)             ; 0 (0)            ; 33 (33)         ; 0 (0)      ; |Decoder|lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|alt_u_div_hle:divider|add_sub_n6c:add_sub_30 ; add_sub_n6c     ; work         ;
;                |add_sub_o4c:add_sub_6|  ; 9 (9)       ; 0            ; 0          ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; 9 (9)           ; 0 (0)      ; |Decoder|lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|alt_u_div_hle:divider|add_sub_o4c:add_sub_6  ; add_sub_o4c     ; work         ;
;                |add_sub_o6c:add_sub_31| ; 34 (34)     ; 0            ; 0          ; 0    ; 0            ; 34 (34)      ; 0 (0)             ; 0 (0)            ; 34 (34)         ; 0 (0)      ; |Decoder|lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|alt_u_div_hle:divider|add_sub_o6c:add_sub_31 ; add_sub_o6c     ; work         ;
;                |add_sub_p4c:add_sub_7|  ; 10 (10)     ; 0            ; 0          ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 0 (0)            ; 10 (10)         ; 0 (0)      ; |Decoder|lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|alt_u_div_hle:divider|add_sub_p4c:add_sub_7  ; add_sub_p4c     ; work         ;
;                |add_sub_q4c:add_sub_8|  ; 11 (11)     ; 0            ; 0          ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; 11 (11)         ; 0 (0)      ; |Decoder|lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|alt_u_div_hle:divider|add_sub_q4c:add_sub_8  ; add_sub_q4c     ; work         ;
;             |lpm_abs_tb9:my_abs_num|    ; 61 (61)     ; 0            ; 0          ; 0    ; 0            ; 61 (61)      ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |Decoder|lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num                       ; lpm_abs_tb9     ; work         ;
+-----------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-----------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                               ;
+----------------------------------------+-----------------------------------------+
; Register name                          ; Reason for Removal                      ;
+----------------------------------------+-----------------------------------------+
; dest_reg_2[3]~reg0                     ; Stuck at GND due to stuck port data_in  ;
; dest_reg_2[4]~reg0                     ; Stuck at GND due to stuck port data_in  ;
; Instr_OUT_2[100]~reg0                  ; Stuck at GND due to stuck port data_in  ;
; dest_reg_1[3]~reg0                     ; Stuck at GND due to stuck port data_in  ;
; dest_reg_1[4]~reg0                     ; Stuck at GND due to stuck port data_in  ;
; Instr_OUT_1[100]~reg0                  ; Stuck at GND due to stuck port data_in  ;
; opr1_addr_out_1[4]~reg0                ; Merged with opr1_addr_out_1[3]~reg0     ;
; opr1_addr_out_2[4]~reg0                ; Merged with opr1_addr_out_2[3]~reg0     ;
; opr2_addr_out_1[4]~reg0                ; Merged with opr2_addr_out_1[3]~reg0     ;
; opr2_addr_out_2[4]~reg0                ; Merged with opr2_addr_out_2[3]~reg0     ;
; dest_addr_out_1[4]~reg0                ; Merged with dest_addr_out_1[3]~reg0     ;
; dest_addr_out_2[4]~reg0                ; Merged with dest_addr_out_2[3]~reg0     ;
; flag_reg_addr_out_1[1]~reg0            ; Merged with flag_reg_addr_out_1[0]~reg0 ;
; flag_reg_addr_out_1[2]~reg0            ; Merged with flag_reg_addr_out_1[0]~reg0 ;
; flag_reg_addr_out_1[3]~reg0            ; Merged with flag_reg_addr_out_1[0]~reg0 ;
; flag_reg_addr_out_2[1]~reg0            ; Merged with flag_reg_addr_out_2[0]~reg0 ;
; flag_reg_addr_out_2[2]~reg0            ; Merged with flag_reg_addr_out_2[0]~reg0 ;
; flag_reg_addr_out_2[3]~reg0            ; Merged with flag_reg_addr_out_2[0]~reg0 ;
; opr1_addr_out_1[3]~reg0                ; Stuck at GND due to stuck port data_in  ;
; opr1_addr_out_2[3]~reg0                ; Stuck at GND due to stuck port data_in  ;
; opr2_addr_out_1[3]~reg0                ; Stuck at GND due to stuck port data_in  ;
; opr2_addr_out_2[3]~reg0                ; Stuck at GND due to stuck port data_in  ;
; dest_addr_out_1[3]~reg0                ; Stuck at GND due to stuck port data_in  ;
; dest_addr_out_2[3]~reg0                ; Stuck at GND due to stuck port data_in  ;
; flag_reg_addr_out_1[0]~reg0            ; Stuck at GND due to stuck port data_in  ;
; flag_reg_addr_out_2[0]~reg0            ; Stuck at GND due to stuck port data_in  ;
; Total Number of Removed Registers = 26 ;                                         ;
+----------------------------------------+-----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 300   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 15    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 236   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------+
; 16:1               ; 5 bits    ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |Decoder|Instr_OUT_1[18]~reg0    ;
; 16:1               ; 5 bits    ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |Decoder|Instr_OUT_2[20]~reg0    ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |Decoder|Instr_OUT_1[25]~reg0    ;
; 9:1                ; 3 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |Decoder|dest_addr_out_1[0]~reg0 ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |Decoder|Instr_OUT_2[26]~reg0    ;
; 9:1                ; 3 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |Decoder|dest_addr_out_2[2]~reg0 ;
; 11:1               ; 11 bits   ; 77 LEs        ; 11 LEs               ; 66 LEs                 ; Yes        ; |Decoder|Instr_OUT_1[13]~reg0    ;
; 11:1               ; 5 bits    ; 35 LEs        ; 10 LEs               ; 25 LEs                 ; Yes        ; |Decoder|Instr_OUT_1[2]~reg0     ;
; 16:1               ; 2 bits    ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |Decoder|Instr_OUT_1[39]~reg0    ;
; 14:1               ; 11 bits   ; 99 LEs        ; 11 LEs               ; 88 LEs                 ; Yes        ; |Decoder|Instr_OUT_1[55]~reg0    ;
; 14:1               ; 5 bits    ; 45 LEs        ; 10 LEs               ; 35 LEs                 ; Yes        ; |Decoder|Instr_OUT_1[42]~reg0    ;
; 10:1               ; 11 bits   ; 66 LEs        ; 11 LEs               ; 55 LEs                 ; Yes        ; |Decoder|Instr_OUT_1[67]~reg0    ;
; 10:1               ; 5 bits    ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |Decoder|Instr_OUT_1[63]~reg0    ;
; 16:1               ; 4 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |Decoder|Instr_OUT_1[105]~reg0   ;
; 11:1               ; 11 bits   ; 77 LEs        ; 11 LEs               ; 66 LEs                 ; Yes        ; |Decoder|Instr_OUT_2[9]~reg0     ;
; 11:1               ; 5 bits    ; 35 LEs        ; 10 LEs               ; 25 LEs                 ; Yes        ; |Decoder|Instr_OUT_2[1]~reg0     ;
; 16:1               ; 2 bits    ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |Decoder|Instr_OUT_2[39]~reg0    ;
; 14:1               ; 11 bits   ; 99 LEs        ; 11 LEs               ; 88 LEs                 ; Yes        ; |Decoder|Instr_OUT_2[57]~reg0    ;
; 14:1               ; 5 bits    ; 45 LEs        ; 10 LEs               ; 35 LEs                 ; Yes        ; |Decoder|Instr_OUT_2[42]~reg0    ;
; 10:1               ; 11 bits   ; 66 LEs        ; 11 LEs               ; 55 LEs                 ; Yes        ; |Decoder|Instr_OUT_2[65]~reg0    ;
; 10:1               ; 5 bits    ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |Decoder|Instr_OUT_2[62]~reg0    ;
; 16:1               ; 4 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |Decoder|Instr_OUT_2[102]~reg0   ;
; 15:1               ; 32 bits   ; 320 LEs       ; 32 LEs               ; 288 LEs                ; Yes        ; |Decoder|tag_counter_1[21]       ;
; 15:1               ; 32 bits   ; 320 LEs       ; 32 LEs               ; 288 LEs                ; Yes        ; |Decoder|tag_counter_2[19]       ;
; 9:1                ; 3 bits    ; 18 LEs        ; 3 LEs                ; 15 LEs                 ; Yes        ; |Decoder|opr1_addr_out_2[2]~reg0 ;
; 11:1               ; 3 bits    ; 21 LEs        ; 3 LEs                ; 18 LEs                 ; Yes        ; |Decoder|opr1_addr_out_1[0]~reg0 ;
; 12:1               ; 3 bits    ; 24 LEs        ; 3 LEs                ; 21 LEs                 ; Yes        ; |Decoder|opr2_addr_out_1[2]~reg0 ;
; 12:1               ; 3 bits    ; 24 LEs        ; 3 LEs                ; 21 LEs                 ; Yes        ; |Decoder|opr2_addr_out_2[2]~reg0 ;
; 8:1                ; 7 bits    ; 35 LEs        ; 14 LEs               ; 21 LEs                 ; Yes        ; |Decoder|Instr_OUT_1[32]~reg0    ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; Yes        ; |Decoder|Instr_OUT_2[32]~reg0    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------+


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |decoder ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; input_width    ; 6     ; Signed Integer                                 ;
; output_width   ; 16    ; Signed Integer                                 ;
; busy_arf       ; 6     ; Signed Integer                                 ;
; dest_arf_h     ; 111   ; Signed Integer                                 ;
; dest_arf_l     ; 107   ; Signed Integer                                 ;
; dest_valid     ; 106   ; Signed Integer                                 ;
; cz_rename_h    ; 105   ; Signed Integer                                 ;
; cz_rename_l    ; 102   ; Signed Integer                                 ;
; spec           ; 100   ; Signed Integer                                 ;
; tag_h          ; 99    ; Signed Integer                                 ;
; tag_l          ; 97    ; Signed Integer                                 ;
; pc_h           ; 96    ; Signed Integer                                 ;
; pc_l           ; 81    ; Signed Integer                                 ;
; opcode_h       ; 80    ; Signed Integer                                 ;
; opcode_l       ; 77    ; Signed Integer                                 ;
; cond_h         ; 76    ; Signed Integer                                 ;
; cond_l         ; 75    ; Signed Integer                                 ;
; opr1_h         ; 74    ; Signed Integer                                 ;
; opr1_l         ; 59    ; Signed Integer                                 ;
; valid1         ; 58    ; Signed Integer                                 ;
; opr2_h         ; 57    ; Signed Integer                                 ;
; opr2_l         ; 42    ; Signed Integer                                 ;
; valid2         ; 41    ; Signed Integer                                 ;
; cz_h           ; 40    ; Signed Integer                                 ;
; cz_l           ; 39    ; Signed Integer                                 ;
; valid_cz       ; 38    ; Signed Integer                                 ;
; imm16_h        ; 37    ; Signed Integer                                 ;
; imm16_l        ; 22    ; Signed Integer                                 ;
; dest_h         ; 21    ; Signed Integer                                 ;
; dest_l         ; 17    ; Signed Integer                                 ;
; dest_val_h     ; 16    ; Signed Integer                                 ;
; dest_val_l     ; 1     ; Signed Integer                                 ;
; ready          ; 0     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                ;
; LPM_WIDTHD             ; 32             ; Untyped                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_n5o ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod1 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                ;
; LPM_WIDTHD             ; 32             ; Untyped                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_n5o ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Wed Nov 30 15:33:36 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off OOO_SuperScaler -c DUT
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning (12125): Using design file decoder.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: Decoder-Behavioral File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/decoder.vhd Line: 88
    Info (12023): Found entity 1: Decoder File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/decoder.vhd Line: 6
Info (12127): Elaborating entity "decoder" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at decoder.vhd(84): used implicit default value for signal "PC_Imm" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/decoder.vhd Line: 84
Warning (10540): VHDL Signal Declaration warning at decoder.vhd(94): used explicit default value for signal "speculative_indicator" because signal was never assigned a value File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/decoder.vhd Line: 94
Warning (10873): Using initial value X (don't care) for net "Instr_OUT_1[101]" at decoder.vhd(82) File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/decoder.vhd Line: 82
Warning (10873): Using initial value X (don't care) for net "Instr_OUT_1[0]" at decoder.vhd(82) File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/decoder.vhd Line: 82
Warning (10873): Using initial value X (don't care) for net "Instr_OUT_2[101]" at decoder.vhd(83) File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/decoder.vhd Line: 83
Warning (10873): Using initial value X (don't care) for net "Instr_OUT_2[0]" at decoder.vhd(83) File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/decoder.vhd Line: 83
Info (278001): Inferred 2 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod0" File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/decoder.vhd Line: 587
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod1" File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/decoder.vhd Line: 1168
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod0" File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/decoder.vhd Line: 587
Info (12133): Instantiated megafunction "lpm_divide:Mod0" with the following parameter: File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/decoder.vhd Line: 587
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_n5o.tdf
    Info (12023): Found entity 1: lpm_divide_n5o File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_divide_n5o.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf
    Info (12023): Found entity 1: abs_divider_4dg File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/abs_divider_4dg.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_hle.tdf
    Info (12023): Found entity 1: alt_u_div_hle File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/alt_u_div_hle.tdf Line: 87
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_i4c.tdf
    Info (12023): Found entity 1: add_sub_i4c File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/add_sub_i4c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_j4c.tdf
    Info (12023): Found entity 1: add_sub_j4c File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/add_sub_j4c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_36c.tdf
    Info (12023): Found entity 1: add_sub_36c File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/add_sub_36c.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_46c.tdf
    Info (12023): Found entity 1: add_sub_46c File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/add_sub_46c.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_56c.tdf
    Info (12023): Found entity 1: add_sub_56c File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/add_sub_56c.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_66c.tdf
    Info (12023): Found entity 1: add_sub_66c File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/add_sub_66c.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_76c.tdf
    Info (12023): Found entity 1: add_sub_76c File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/add_sub_76c.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_86c.tdf
    Info (12023): Found entity 1: add_sub_86c File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/add_sub_86c.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_96c.tdf
    Info (12023): Found entity 1: add_sub_96c File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/add_sub_96c.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_a6c.tdf
    Info (12023): Found entity 1: add_sub_a6c File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/add_sub_a6c.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_b6c.tdf
    Info (12023): Found entity 1: add_sub_b6c File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/add_sub_b6c.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_c6c.tdf
    Info (12023): Found entity 1: add_sub_c6c File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/add_sub_c6c.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_k4c.tdf
    Info (12023): Found entity 1: add_sub_k4c File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/add_sub_k4c.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_d6c.tdf
    Info (12023): Found entity 1: add_sub_d6c File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/add_sub_d6c.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_e6c.tdf
    Info (12023): Found entity 1: add_sub_e6c File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/add_sub_e6c.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_f6c.tdf
    Info (12023): Found entity 1: add_sub_f6c File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/add_sub_f6c.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_g6c.tdf
    Info (12023): Found entity 1: add_sub_g6c File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/add_sub_g6c.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_h6c.tdf
    Info (12023): Found entity 1: add_sub_h6c File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/add_sub_h6c.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_i6c.tdf
    Info (12023): Found entity 1: add_sub_i6c File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/add_sub_i6c.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_j6c.tdf
    Info (12023): Found entity 1: add_sub_j6c File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/add_sub_j6c.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_k6c.tdf
    Info (12023): Found entity 1: add_sub_k6c File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/add_sub_k6c.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_l6c.tdf
    Info (12023): Found entity 1: add_sub_l6c File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/add_sub_l6c.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_m6c.tdf
    Info (12023): Found entity 1: add_sub_m6c File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/add_sub_m6c.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_l4c.tdf
    Info (12023): Found entity 1: add_sub_l4c File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/add_sub_l4c.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_n6c.tdf
    Info (12023): Found entity 1: add_sub_n6c File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/add_sub_n6c.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_o6c.tdf
    Info (12023): Found entity 1: add_sub_o6c File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/add_sub_o6c.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_m4c.tdf
    Info (12023): Found entity 1: add_sub_m4c File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/add_sub_m4c.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_n4c.tdf
    Info (12023): Found entity 1: add_sub_n4c File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/add_sub_n4c.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_o4c.tdf
    Info (12023): Found entity 1: add_sub_o4c File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/add_sub_o4c.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_p4c.tdf
    Info (12023): Found entity 1: add_sub_p4c File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/add_sub_p4c.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_q4c.tdf
    Info (12023): Found entity 1: add_sub_q4c File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/add_sub_q4c.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_26c.tdf
    Info (12023): Found entity 1: add_sub_26c File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/add_sub_26c.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_tb9.tdf
    Info (12023): Found entity 1: lpm_abs_tb9 File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_tte.tdf
    Info (12023): Found entity 1: add_sub_tte File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/add_sub_tte.tdf Line: 25
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "opr1_addr_out_1[3]" is stuck at GND File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/decoder.vhd Line: 110
    Warning (13410): Pin "opr1_addr_out_1[4]" is stuck at GND File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/decoder.vhd Line: 110
    Warning (13410): Pin "opr1_addr_out_2[3]" is stuck at GND File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/decoder.vhd Line: 691
    Warning (13410): Pin "opr1_addr_out_2[4]" is stuck at GND File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/decoder.vhd Line: 691
    Warning (13410): Pin "opr2_addr_out_1[3]" is stuck at GND File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/decoder.vhd Line: 110
    Warning (13410): Pin "opr2_addr_out_1[4]" is stuck at GND File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/decoder.vhd Line: 110
    Warning (13410): Pin "opr2_addr_out_2[3]" is stuck at GND File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/decoder.vhd Line: 691
    Warning (13410): Pin "opr2_addr_out_2[4]" is stuck at GND File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/decoder.vhd Line: 691
    Warning (13410): Pin "dest_addr_out_1[3]" is stuck at GND File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/decoder.vhd Line: 110
    Warning (13410): Pin "dest_addr_out_1[4]" is stuck at GND File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/decoder.vhd Line: 110
    Warning (13410): Pin "dest_addr_out_2[3]" is stuck at GND File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/decoder.vhd Line: 691
    Warning (13410): Pin "dest_addr_out_2[4]" is stuck at GND File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/decoder.vhd Line: 691
    Warning (13410): Pin "flag_reg_addr_out_1[0]" is stuck at GND File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/decoder.vhd Line: 110
    Warning (13410): Pin "flag_reg_addr_out_1[1]" is stuck at GND File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/decoder.vhd Line: 110
    Warning (13410): Pin "flag_reg_addr_out_1[2]" is stuck at GND File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/decoder.vhd Line: 110
    Warning (13410): Pin "flag_reg_addr_out_1[3]" is stuck at GND File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/decoder.vhd Line: 110
    Warning (13410): Pin "flag_reg_addr_out_2[0]" is stuck at GND File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/decoder.vhd Line: 691
    Warning (13410): Pin "flag_reg_addr_out_2[1]" is stuck at GND File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/decoder.vhd Line: 691
    Warning (13410): Pin "flag_reg_addr_out_2[2]" is stuck at GND File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/decoder.vhd Line: 691
    Warning (13410): Pin "flag_reg_addr_out_2[3]" is stuck at GND File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/decoder.vhd Line: 691
    Warning (13410): Pin "dest_reg_1[3]" is stuck at GND File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/decoder.vhd Line: 110
    Warning (13410): Pin "dest_reg_1[4]" is stuck at GND File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/decoder.vhd Line: 110
    Warning (13410): Pin "dest_reg_2[3]" is stuck at GND File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/decoder.vhd Line: 691
    Warning (13410): Pin "dest_reg_2[4]" is stuck at GND File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/decoder.vhd Line: 691
    Warning (13410): Pin "Instr_OUT_1[0]" is stuck at GND File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/decoder.vhd Line: 82
    Warning (13410): Pin "Instr_OUT_1[100]" is stuck at GND File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/decoder.vhd Line: 110
    Warning (13410): Pin "Instr_OUT_1[101]" is stuck at GND File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/decoder.vhd Line: 82
    Warning (13410): Pin "Instr_OUT_2[0]" is stuck at GND File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/decoder.vhd Line: 83
    Warning (13410): Pin "Instr_OUT_2[100]" is stuck at GND File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/decoder.vhd Line: 691
    Warning (13410): Pin "Instr_OUT_2[101]" is stuck at GND File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/decoder.vhd Line: 83
    Warning (13410): Pin "PC_Imm[0]" is stuck at GND File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/decoder.vhd Line: 84
    Warning (13410): Pin "PC_Imm[1]" is stuck at GND File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/decoder.vhd Line: 84
    Warning (13410): Pin "PC_Imm[2]" is stuck at GND File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/decoder.vhd Line: 84
    Warning (13410): Pin "PC_Imm[3]" is stuck at GND File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/decoder.vhd Line: 84
    Warning (13410): Pin "PC_Imm[4]" is stuck at GND File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/decoder.vhd Line: 84
    Warning (13410): Pin "PC_Imm[5]" is stuck at GND File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/decoder.vhd Line: 84
    Warning (13410): Pin "PC_Imm[6]" is stuck at GND File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/decoder.vhd Line: 84
    Warning (13410): Pin "PC_Imm[7]" is stuck at GND File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/decoder.vhd Line: 84
    Warning (13410): Pin "PC_Imm[8]" is stuck at GND File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/decoder.vhd Line: 84
    Warning (13410): Pin "PC_Imm[9]" is stuck at GND File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/decoder.vhd Line: 84
    Warning (13410): Pin "PC_Imm[10]" is stuck at GND File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/decoder.vhd Line: 84
    Warning (13410): Pin "PC_Imm[11]" is stuck at GND File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/decoder.vhd Line: 84
    Warning (13410): Pin "PC_Imm[12]" is stuck at GND File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/decoder.vhd Line: 84
    Warning (13410): Pin "PC_Imm[13]" is stuck at GND File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/decoder.vhd Line: 84
    Warning (13410): Pin "PC_Imm[14]" is stuck at GND File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/decoder.vhd Line: 84
    Warning (13410): Pin "PC_Imm[15]" is stuck at GND File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/decoder.vhd Line: 84
Warning (18009): Ignored 70 CARRY_SUM primitives
    Warning (18013): Ignored 2 CARRY_SUM primitives -- cannot place fan-in logic in single logic cell
        Warning (18014): Can't place logic feeding CARRY_SUM primitive "lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|alt_u_div_hle:divider|add_sub_k4c:add_sub_2|add_sub_cella[2]" in single logic cell File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/add_sub_k4c.tdf Line: 33
            Warning (18042): Node "lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[30]~62" of type CARRY_SUM File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
            Warning (18042): Node "lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|alt_u_div_hle:divider|add_sub_k4c:add_sub_2|add_sub_cella[0]~8" of type CARRY_SUM File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/add_sub_k4c.tdf Line: 33
        Warning (18014): Can't place logic feeding CARRY_SUM primitive "lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|alt_u_div_hle:divider|add_sub_k4c:add_sub_2|add_sub_cella[2]" in single logic cell File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/add_sub_k4c.tdf Line: 33
            Warning (18042): Node "lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[30]~62" of type CARRY_SUM File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
            Warning (18042): Node "lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|alt_u_div_hle:divider|add_sub_k4c:add_sub_2|add_sub_cella[0]~8" of type CARRY_SUM File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/add_sub_k4c.tdf Line: 33
    Warning (18011): Ignored 68 CARRY_SUM primitive(s) -- cannot place fan-out logic in single logic cell
        Warning (18012): Can't place logic fed by CARRY_SUM primitive "lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[30]~62" into a single logic cell File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
            Warning (18042): Node "lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|alt_u_div_hle:divider|add_sub_k4c:add_sub_2|_~0" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/alt_u_div_hle.tdf Line: 107
            Warning (18042): Node "lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|alt_u_div_hle:divider|add_sub_k4c:add_sub_2|add_sub_cella[2]~0" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/add_sub_k4c.tdf Line: 33
        Warning (18012): Can't place logic fed by CARRY_SUM primitive "lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|result_tmp[30]" into a single logic cell File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 33
            Warning (18042): Node "lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|result_tmp[30]~1" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 33
            Warning (18042): Node "lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|result_tmp[30]~2" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 33
        Warning (18012): Can't place logic fed by CARRY_SUM primitive "lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|result_tmp[29]" into a single logic cell File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 33
            Warning (18042): Node "lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[30]~5" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
            Warning (18042): Node "lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[30]~6" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
        Warning (18012): Can't place logic fed by CARRY_SUM primitive "lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|result_tmp[28]" into a single logic cell File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 33
            Warning (18042): Node "lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[29]~7" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
            Warning (18042): Node "lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[29]~8" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
        Warning (18012): Can't place logic fed by CARRY_SUM primitive "lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|result_tmp[27]" into a single logic cell File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 33
            Warning (18042): Node "lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[28]~59" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
            Warning (18042): Node "lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[28]~60" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
        Warning (18012): Can't place logic fed by CARRY_SUM primitive "lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|result_tmp[26]" into a single logic cell File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 33
            Warning (18042): Node "lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[27]~57" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
            Warning (18042): Node "lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[27]~58" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
        Warning (18012): Can't place logic fed by CARRY_SUM primitive "lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|result_tmp[25]" into a single logic cell File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 33
            Warning (18042): Node "lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[26]~55" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
            Warning (18042): Node "lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[26]~56" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
        Warning (18012): Can't place logic fed by CARRY_SUM primitive "lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|result_tmp[24]" into a single logic cell File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 33
            Warning (18042): Node "lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[25]~53" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
            Warning (18042): Node "lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[25]~54" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
        Warning (18012): Can't place logic fed by CARRY_SUM primitive "lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|result_tmp[23]" into a single logic cell File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 33
            Warning (18042): Node "lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[24]~51" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
            Warning (18042): Node "lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[24]~52" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
        Warning (18012): Can't place logic fed by CARRY_SUM primitive "lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|result_tmp[22]" into a single logic cell File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 33
            Warning (18042): Node "lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[23]~49" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
            Warning (18042): Node "lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[23]~50" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
        Warning (18012): Can't place logic fed by CARRY_SUM primitive "lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|result_tmp[21]" into a single logic cell File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 33
            Warning (18042): Node "lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[22]~47" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
            Warning (18042): Node "lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[22]~48" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
        Warning (18012): Can't place logic fed by CARRY_SUM primitive "lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|result_tmp[20]" into a single logic cell File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 33
            Warning (18042): Node "lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[21]~45" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
            Warning (18042): Node "lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[21]~46" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
        Warning (18012): Can't place logic fed by CARRY_SUM primitive "lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|result_tmp[19]" into a single logic cell File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 33
            Warning (18042): Node "lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[20]~43" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
            Warning (18042): Node "lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[20]~44" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
        Warning (18012): Can't place logic fed by CARRY_SUM primitive "lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|result_tmp[18]" into a single logic cell File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 33
            Warning (18042): Node "lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[19]~41" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
            Warning (18042): Node "lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[19]~42" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
        Warning (18012): Can't place logic fed by CARRY_SUM primitive "lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|result_tmp[17]" into a single logic cell File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 33
            Warning (18042): Node "lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[18]~39" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
            Warning (18042): Node "lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[18]~40" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
        Warning (18012): Can't place logic fed by CARRY_SUM primitive "lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|result_tmp[16]" into a single logic cell File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 33
            Warning (18042): Node "lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[17]~37" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
            Warning (18042): Node "lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[17]~38" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
        Warning (18012): Can't place logic fed by CARRY_SUM primitive "lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|result_tmp[15]" into a single logic cell File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 33
            Warning (18042): Node "lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[16]~35" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
            Warning (18042): Node "lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[16]~36" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
        Warning (18012): Can't place logic fed by CARRY_SUM primitive "lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|result_tmp[14]" into a single logic cell File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 33
            Warning (18042): Node "lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[15]~33" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
            Warning (18042): Node "lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[15]~34" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
        Warning (18012): Can't place logic fed by CARRY_SUM primitive "lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|result_tmp[13]" into a single logic cell File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 33
            Warning (18042): Node "lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[14]~31" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
            Warning (18042): Node "lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[14]~32" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
        Warning (18012): Can't place logic fed by CARRY_SUM primitive "lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|result_tmp[12]" into a single logic cell File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 33
            Warning (18042): Node "lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[13]~29" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
            Warning (18042): Node "lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[13]~30" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
        Warning (18012): Can't place logic fed by CARRY_SUM primitive "lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|result_tmp[11]" into a single logic cell File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 33
            Warning (18042): Node "lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[12]~27" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
            Warning (18042): Node "lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[12]~28" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
        Warning (18012): Can't place logic fed by CARRY_SUM primitive "lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|result_tmp[10]" into a single logic cell File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 33
            Warning (18042): Node "lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[11]~25" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
            Warning (18042): Node "lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[11]~26" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
        Warning (18012): Can't place logic fed by CARRY_SUM primitive "lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|result_tmp[9]" into a single logic cell File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 33
            Warning (18042): Node "lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[10]~23" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
            Warning (18042): Node "lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[10]~24" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
        Warning (18012): Can't place logic fed by CARRY_SUM primitive "lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|result_tmp[8]" into a single logic cell File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 33
            Warning (18042): Node "lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[9]~21" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
            Warning (18042): Node "lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[9]~22" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
        Warning (18012): Can't place logic fed by CARRY_SUM primitive "lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|result_tmp[7]" into a single logic cell File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 33
            Warning (18042): Node "lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[8]~19" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
            Warning (18042): Node "lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[8]~20" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
        Warning (18012): Can't place logic fed by CARRY_SUM primitive "lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|result_tmp[6]" into a single logic cell File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 33
            Warning (18042): Node "lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[7]~17" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
            Warning (18042): Node "lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[7]~18" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
        Warning (18012): Can't place logic fed by CARRY_SUM primitive "lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|result_tmp[5]" into a single logic cell File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 33
            Warning (18042): Node "lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[6]~15" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
            Warning (18042): Node "lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[6]~16" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
        Warning (18012): Can't place logic fed by CARRY_SUM primitive "lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|result_tmp[4]" into a single logic cell File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 33
            Warning (18042): Node "lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[5]~13" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
            Warning (18042): Node "lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[5]~14" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
        Warning (18012): Can't place logic fed by CARRY_SUM primitive "lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|result_tmp[3]" into a single logic cell File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 33
            Warning (18042): Node "lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[4]~11" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
            Warning (18042): Node "lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[4]~12" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
        Warning (18012): Can't place logic fed by CARRY_SUM primitive "lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|result_tmp[2]" into a single logic cell File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 33
            Warning (18042): Node "lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[3]~9" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
            Warning (18042): Node "lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[3]~10" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
        Warning (18012): Can't place logic fed by CARRY_SUM primitive "lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|result_tmp[1]" into a single logic cell File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 33
            Warning (18042): Node "lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[2]~2" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
            Warning (18042): Node "lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[2]~3" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
        Warning (18012): Can't place logic fed by CARRY_SUM primitive "lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[0]" into a single logic cell File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
            Warning (18042): Node "lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[1]~0" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
            Warning (18042): Node "lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[1]~1" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
        Warning (18012): Can't place logic fed by CARRY_SUM primitive "lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[30]~62" into a single logic cell File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
            Warning (18042): Node "lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|alt_u_div_hle:divider|add_sub_k4c:add_sub_2|_~0" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/alt_u_div_hle.tdf Line: 107
            Warning (18042): Node "lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|alt_u_div_hle:divider|add_sub_k4c:add_sub_2|add_sub_cella[2]~0" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/add_sub_k4c.tdf Line: 33
        Warning (18012): Can't place logic fed by CARRY_SUM primitive "lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|result_tmp[30]" into a single logic cell File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 33
            Warning (18042): Node "lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|result_tmp[30]~1" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 33
            Warning (18042): Node "lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|result_tmp[30]~2" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 33
        Warning (18012): Can't place logic fed by CARRY_SUM primitive "lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|result_tmp[29]" into a single logic cell File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 33
            Warning (18042): Node "lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[30]~5" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
            Warning (18042): Node "lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[30]~6" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
        Warning (18012): Can't place logic fed by CARRY_SUM primitive "lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|result_tmp[28]" into a single logic cell File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 33
            Warning (18042): Node "lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[29]~7" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
            Warning (18042): Node "lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[29]~8" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
        Warning (18012): Can't place logic fed by CARRY_SUM primitive "lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|result_tmp[27]" into a single logic cell File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 33
            Warning (18042): Node "lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[28]~59" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
            Warning (18042): Node "lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[28]~60" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
        Warning (18012): Can't place logic fed by CARRY_SUM primitive "lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|result_tmp[26]" into a single logic cell File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 33
            Warning (18042): Node "lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[27]~57" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
            Warning (18042): Node "lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[27]~58" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
        Warning (18012): Can't place logic fed by CARRY_SUM primitive "lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|result_tmp[25]" into a single logic cell File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 33
            Warning (18042): Node "lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[26]~55" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
            Warning (18042): Node "lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[26]~56" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
        Warning (18012): Can't place logic fed by CARRY_SUM primitive "lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|result_tmp[24]" into a single logic cell File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 33
            Warning (18042): Node "lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[25]~53" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
            Warning (18042): Node "lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[25]~54" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
        Warning (18012): Can't place logic fed by CARRY_SUM primitive "lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|result_tmp[23]" into a single logic cell File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 33
            Warning (18042): Node "lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[24]~51" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
            Warning (18042): Node "lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[24]~52" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
        Warning (18012): Can't place logic fed by CARRY_SUM primitive "lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|result_tmp[22]" into a single logic cell File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 33
            Warning (18042): Node "lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[23]~49" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
            Warning (18042): Node "lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[23]~50" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
        Warning (18012): Can't place logic fed by CARRY_SUM primitive "lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|result_tmp[21]" into a single logic cell File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 33
            Warning (18042): Node "lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[22]~47" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
            Warning (18042): Node "lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[22]~48" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
        Warning (18012): Can't place logic fed by CARRY_SUM primitive "lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|result_tmp[20]" into a single logic cell File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 33
            Warning (18042): Node "lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[21]~45" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
            Warning (18042): Node "lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[21]~46" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
        Warning (18012): Can't place logic fed by CARRY_SUM primitive "lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|result_tmp[19]" into a single logic cell File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 33
            Warning (18042): Node "lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[20]~43" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
            Warning (18042): Node "lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[20]~44" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
        Warning (18012): Can't place logic fed by CARRY_SUM primitive "lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|result_tmp[18]" into a single logic cell File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 33
            Warning (18042): Node "lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[19]~41" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
            Warning (18042): Node "lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[19]~42" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
        Warning (18012): Can't place logic fed by CARRY_SUM primitive "lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|result_tmp[17]" into a single logic cell File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 33
            Warning (18042): Node "lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[18]~39" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
            Warning (18042): Node "lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[18]~40" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
        Warning (18012): Can't place logic fed by CARRY_SUM primitive "lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|result_tmp[16]" into a single logic cell File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 33
            Warning (18042): Node "lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[17]~37" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
            Warning (18042): Node "lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[17]~38" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
        Warning (18012): Can't place logic fed by CARRY_SUM primitive "lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|result_tmp[15]" into a single logic cell File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 33
            Warning (18042): Node "lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[16]~35" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
            Warning (18042): Node "lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[16]~36" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
        Warning (18012): Can't place logic fed by CARRY_SUM primitive "lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|result_tmp[14]" into a single logic cell File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 33
            Warning (18042): Node "lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[15]~33" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
            Warning (18042): Node "lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[15]~34" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
        Warning (18012): Can't place logic fed by CARRY_SUM primitive "lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|result_tmp[13]" into a single logic cell File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 33
            Warning (18042): Node "lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[14]~31" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
            Warning (18042): Node "lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[14]~32" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
        Warning (18012): Can't place logic fed by CARRY_SUM primitive "lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|result_tmp[12]" into a single logic cell File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 33
            Warning (18042): Node "lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[13]~29" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
            Warning (18042): Node "lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[13]~30" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
        Warning (18012): Can't place logic fed by CARRY_SUM primitive "lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|result_tmp[11]" into a single logic cell File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 33
            Warning (18042): Node "lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[12]~27" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
            Warning (18042): Node "lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[12]~28" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
        Warning (18012): Can't place logic fed by CARRY_SUM primitive "lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|result_tmp[10]" into a single logic cell File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 33
            Warning (18042): Node "lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[11]~25" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
            Warning (18042): Node "lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[11]~26" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
        Warning (18012): Can't place logic fed by CARRY_SUM primitive "lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|result_tmp[9]" into a single logic cell File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 33
            Warning (18042): Node "lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[10]~23" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
            Warning (18042): Node "lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[10]~24" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
        Warning (18012): Can't place logic fed by CARRY_SUM primitive "lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|result_tmp[8]" into a single logic cell File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 33
            Warning (18042): Node "lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[9]~21" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
            Warning (18042): Node "lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[9]~22" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
        Warning (18012): Can't place logic fed by CARRY_SUM primitive "lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|result_tmp[7]" into a single logic cell File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 33
            Warning (18042): Node "lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[8]~19" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
            Warning (18042): Node "lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[8]~20" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
        Warning (18012): Can't place logic fed by CARRY_SUM primitive "lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|result_tmp[6]" into a single logic cell File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 33
            Warning (18042): Node "lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[7]~17" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
            Warning (18042): Node "lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[7]~18" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
        Warning (18012): Can't place logic fed by CARRY_SUM primitive "lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|result_tmp[5]" into a single logic cell File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 33
            Warning (18042): Node "lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[6]~15" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
            Warning (18042): Node "lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[6]~16" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
        Warning (18012): Can't place logic fed by CARRY_SUM primitive "lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|result_tmp[4]" into a single logic cell File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 33
            Warning (18042): Node "lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[5]~13" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
            Warning (18042): Node "lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[5]~14" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
        Warning (18012): Can't place logic fed by CARRY_SUM primitive "lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|result_tmp[3]" into a single logic cell File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 33
            Warning (18042): Node "lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[4]~11" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
            Warning (18042): Node "lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[4]~12" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
        Warning (18012): Can't place logic fed by CARRY_SUM primitive "lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|result_tmp[2]" into a single logic cell File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 33
            Warning (18042): Node "lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[3]~9" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
            Warning (18042): Node "lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[3]~10" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
        Warning (18012): Can't place logic fed by CARRY_SUM primitive "lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|result_tmp[1]" into a single logic cell File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 33
            Warning (18042): Node "lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[2]~2" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
            Warning (18042): Node "lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[2]~3" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
        Warning (18012): Can't place logic fed by CARRY_SUM primitive "lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[0]" into a single logic cell File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
            Warning (18042): Node "lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[1]~0" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
            Warning (18042): Node "lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|lpm_abs_tb9:my_abs_num|cs1a[1]~1" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/lpm_abs_tb9.tdf Line: 32
        Warning (18012): Can't place logic fed by CARRY_SUM primitive "lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|alt_u_div_hle:divider|add_sub_k4c:add_sub_2|add_sub_cella[0]~8" into a single logic cell File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/add_sub_k4c.tdf Line: 33
            Warning (18042): Node "lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|alt_u_div_hle:divider|add_sub_k4c:add_sub_2|_~0" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/alt_u_div_hle.tdf Line: 107
            Warning (18042): Node "lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|alt_u_div_hle:divider|add_sub_k4c:add_sub_2|add_sub_cella[2]~0" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/add_sub_k4c.tdf Line: 33
        Warning (18012): Can't place logic fed by CARRY_SUM primitive "lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|alt_u_div_hle:divider|add_sub_k4c:add_sub_2|add_sub_cella[0]" into a single logic cell File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/add_sub_k4c.tdf Line: 33
            Warning (18042): Node "lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|alt_u_div_hle:divider|add_sub_k4c:add_sub_2|add_sub_cella[0]~9" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/add_sub_k4c.tdf Line: 33
            Warning (18042): Node "lpm_divide:Mod0|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|alt_u_div_hle:divider|add_sub_k4c:add_sub_2|add_sub_cella[0]~10" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/add_sub_k4c.tdf Line: 33
        Warning (18012): Can't place logic fed by CARRY_SUM primitive "lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|alt_u_div_hle:divider|add_sub_k4c:add_sub_2|add_sub_cella[0]~8" into a single logic cell File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/add_sub_k4c.tdf Line: 33
            Warning (18042): Node "lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|alt_u_div_hle:divider|add_sub_k4c:add_sub_2|_~0" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/alt_u_div_hle.tdf Line: 107
            Warning (18042): Node "lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|alt_u_div_hle:divider|add_sub_k4c:add_sub_2|add_sub_cella[2]~0" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/add_sub_k4c.tdf Line: 33
        Warning (18012): Can't place logic fed by CARRY_SUM primitive "lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|alt_u_div_hle:divider|add_sub_k4c:add_sub_2|add_sub_cella[0]" into a single logic cell File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/add_sub_k4c.tdf Line: 33
            Warning (18042): Node "lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|alt_u_div_hle:divider|add_sub_k4c:add_sub_2|add_sub_cella[0]~9" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/add_sub_k4c.tdf Line: 33
            Warning (18042): Node "lpm_divide:Mod1|lpm_divide_n5o:auto_generated|abs_divider_4dg:divider|alt_u_div_hle:divider|add_sub_k4c:add_sub_2|add_sub_cella[0]~10" of type LUT File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/db/add_sub_k4c.tdf Line: 33
Warning (21074): Design contains 16 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "free_flag_reg_1[0]" File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/decoder.vhd Line: 50
    Warning (15610): No output dependent on input pin "free_flag_reg_1[1]" File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/decoder.vhd Line: 50
    Warning (15610): No output dependent on input pin "free_flag_reg_1[2]" File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/decoder.vhd Line: 50
    Warning (15610): No output dependent on input pin "free_flag_reg_1[3]" File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/decoder.vhd Line: 50
    Warning (15610): No output dependent on input pin "free_flag_reg_2[0]" File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/decoder.vhd Line: 51
    Warning (15610): No output dependent on input pin "free_flag_reg_2[1]" File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/decoder.vhd Line: 51
    Warning (15610): No output dependent on input pin "free_flag_reg_2[2]" File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/decoder.vhd Line: 51
    Warning (15610): No output dependent on input pin "free_flag_reg_2[3]" File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/decoder.vhd Line: 51
    Warning (15610): No output dependent on input pin "opr1_in_1[0]" File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/decoder.vhd Line: 52
    Warning (15610): No output dependent on input pin "opr1_in_2[0]" File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/decoder.vhd Line: 53
    Warning (15610): No output dependent on input pin "opr2_in_1[0]" File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/decoder.vhd Line: 54
    Warning (15610): No output dependent on input pin "opr2_in_2[0]" File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/decoder.vhd Line: 55
    Warning (15610): No output dependent on input pin "dest_in_1[0]" File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/decoder.vhd Line: 56
    Warning (15610): No output dependent on input pin "dest_in_2[0]" File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/decoder.vhd Line: 57
    Warning (15610): No output dependent on input pin "flag_reg_in_1[0]" File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/decoder.vhd Line: 58
    Warning (15610): No output dependent on input pin "flag_reg_in_2[0]" File: E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/decoder.vhd Line: 59
Info (21057): Implemented 4505 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 237 input pins
    Info (21059): Implemented 282 output pins
    Info (21061): Implemented 3986 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 285 warnings
    Info: Peak virtual memory: 4808 megabytes
    Info: Processing ended: Wed Nov 30 15:34:10 2022
    Info: Elapsed time: 00:00:34
    Info: Total CPU time (on all processors): 00:00:33


