// Seed: 58077635
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  wire id_3;
  not (id_2, id_3);
  module_2();
endmodule
module module_1;
  assign id_1 = !1;
  wire id_2;
  module_0(
      id_2, id_1
  );
endmodule
module module_2 ();
  assign id_1 = 1;
  module_3(
      id_1, id_1, id_1, id_1, id_1, id_1, id_1, id_1, id_1, id_1
  );
  uwire id_2;
  assign id_1 = id_2;
  assign id_1 = 1;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  id_11(
      .id_0(1),
      .id_1(id_3),
      .id_2(1 * id_3 / id_7#(1'b0, 1'b0)),
      .id_3(id_4),
      .id_4(id_9),
      .id_5(1),
      .id_6(id_3)
  );
endmodule
