// Seed: 896065517
module module_0;
  assign id_1[(1)==1] = (id_1);
endmodule
module module_1 (
    input tri1 id_0,
    output supply1 id_1,
    input tri1 id_2,
    input tri id_3,
    output supply0 id_4,
    output tri0 id_5,
    input supply1 id_6,
    output tri1 id_7,
    input uwire id_8,
    input tri1 id_9,
    input supply1 id_10,
    inout tri1 id_11,
    input wor id_12,
    input tri id_13,
    output tri1 id_14,
    input supply0 id_15,
    input wand id_16,
    input uwire id_17
);
  assign id_7 = id_13 == id_3;
  module_0();
  assign id_7 = 1 != 1;
endmodule
