[2025-09-17 10:22:24] START suite=qualcomm_srv trace=srv104_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv104_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000002 cycles: 2819478 heartbeat IPC: 3.547 cumulative IPC: 3.547 (Simulation time: 00 hr 00 min 39 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 5425407 cumulative IPC: 3.686 (Simulation time: 00 hr 01 min 15 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 5425407 cumulative IPC: 3.686 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 20000006 cycles: 5425408 heartbeat IPC: 3.837 cumulative IPC: 5 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 30000009 cycles: 11171713 heartbeat IPC: 1.74 cumulative IPC: 1.74 (Simulation time: 00 hr 02 min 14 sec)
Heartbeat CPU 0 instructions: 40000009 cycles: 16844832 heartbeat IPC: 1.763 cumulative IPC: 1.751 (Simulation time: 00 hr 03 min 10 sec)
Heartbeat CPU 0 instructions: 50000012 cycles: 22435275 heartbeat IPC: 1.789 cumulative IPC: 1.764 (Simulation time: 00 hr 04 min 07 sec)
Heartbeat CPU 0 instructions: 60000016 cycles: 28053553 heartbeat IPC: 1.78 cumulative IPC: 1.768 (Simulation time: 00 hr 05 min 04 sec)
Heartbeat CPU 0 instructions: 70000017 cycles: 33627749 heartbeat IPC: 1.794 cumulative IPC: 1.773 (Simulation time: 00 hr 06 min 05 sec)
Heartbeat CPU 0 instructions: 80000018 cycles: 39258680 heartbeat IPC: 1.776 cumulative IPC: 1.773 (Simulation time: 00 hr 07 min 07 sec)
Heartbeat CPU 0 instructions: 90000019 cycles: 44826846 heartbeat IPC: 1.796 cumulative IPC: 1.777 (Simulation time: 00 hr 08 min 05 sec)
Heartbeat CPU 0 instructions: 100000021 cycles: 50599412 heartbeat IPC: 1.732 cumulative IPC: 1.771 (Simulation time: 00 hr 09 min 06 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv104_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000022 cycles: 56367087 heartbeat IPC: 1.734 cumulative IPC: 1.767 (Simulation time: 00 hr 10 min 03 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 56684499 cumulative IPC: 1.764 (Simulation time: 00 hr 11 min 02 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 56684499 cumulative IPC: 1.764 (Simulation time: 00 hr 11 min 02 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv104_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.764 instructions: 100000002 cycles: 56684499
CPU 0 Branch Prediction Accuracy: 96.85% MPKI: 5.407 Average ROB Occupancy at Mispredict: 71.63
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0018
BRANCH_INDIRECT: 0.06096
BRANCH_CONDITIONAL: 5.013
BRANCH_DIRECT_CALL: 0.00463
BRANCH_INDIRECT_CALL: 0.3036
BRANCH_RETURN: 0.023


====Backend Stall Breakdown====
ROB_STALL: 509637
LQ_STALL: 0
SQ_STALL: 64022


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 161.44244
REPLAY_LOAD: 51.343987
NON_REPLAY_LOAD: 23.362946

== Total ==
ADDR_TRANS: 44881
REPLAY_LOAD: 33733
NON_REPLAY_LOAD: 431023

== Counts ==
ADDR_TRANS: 278
REPLAY_LOAD: 657
NON_REPLAY_LOAD: 18449

cpu0->cpu0_STLB TOTAL        ACCESS:    2205191 HIT:    2193850 MISS:      11341 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2205191 HIT:    2193850 MISS:      11341 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 264.7 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9021559 HIT:    8633087 MISS:     388472 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    8438783 HIT:    8125089 MISS:     313694 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     108038 HIT:      57259 MISS:      50779 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     449619 HIT:     448293 MISS:       1326 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      25119 HIT:       2446 MISS:      22673 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 40.36 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   17236602 HIT:    6340255 MISS:   10896347 MSHR_MERGE:    3196215
cpu0->cpu0_L1I LOAD         ACCESS:   17236602 HIT:    6340255 MISS:   10896347 MSHR_MERGE:    3196215
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 11.31 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   26876847 HIT:   25390180 MISS:    1486667 MSHR_MERGE:     614857
cpu0->cpu0_L1D LOAD         ACCESS:   14663821 HIT:   13504039 MISS:    1159782 MSHR_MERGE:     421131
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   12186325 HIT:   11885291 MISS:     301034 MSHR_MERGE:     192994
cpu0->cpu0_L1D TRANSLATION  ACCESS:      26701 HIT:        850 MISS:      25851 MSHR_MERGE:        732
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 29.32 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   13880463 HIT:   11177171 MISS:    2703292 MSHR_MERGE:    1496354
cpu0->cpu0_ITLB LOAD         ACCESS:   13880463 HIT:   11177171 MISS:    2703292 MSHR_MERGE:    1496354
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.074 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   25140297 HIT:   23599967 MISS:    1540330 MSHR_MERGE:     542077
cpu0->cpu0_DTLB LOAD         ACCESS:   25140297 HIT:   23599967 MISS:    1540330 MSHR_MERGE:     542077
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 7.9 cycles
cpu0->LLC TOTAL        ACCESS:     599334 HIT:     542722 MISS:      56612 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     313694 HIT:     280944 MISS:      32750 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      50779 HIT:      39709 MISS:      11070 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     212188 HIT:     211672 MISS:        516 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      22673 HIT:      10397 MISS:      12276 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 86.09 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        997
  ROW_BUFFER_MISS:      55073
  AVG DBUS CONGESTED CYCLE: 5.227
Channel 0 WQ ROW_BUFFER_HIT:       1174
  ROW_BUFFER_MISS:      13989
  FULL:          0
Channel 0 REFRESHES ISSUED:       4723

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0      1030735       150752        78197        13614
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1          176          501          549
  STLB miss resolved @ L2C                0           57          229         1031         2867
  STLB miss resolved @ LLC                0          105          872         2916         7931
  STLB miss resolved @ MEM                0           21          925         5569        11189

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             258604        40383      1798880         7488          184
---------------------------------------------------------------
  STLB miss resolved @ L1D                1            2           74           66           49
  STLB miss resolved @ L2C                0           40           84           83            5
  STLB miss resolved @ LLC                1           33          132          211           21
  STLB miss resolved @ MEM                0            3           12           40          200
[2025-09-17 10:33:27] END   suite=qualcomm_srv trace=srv104_ap (rc=0)
