# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../vending_machine.srcs/sources_1/imports/Tutorial_Lab0_Counter/clk_divider.vhd" \
"../../../../vending_machine.srcs/sources_1/imports/part2/vending_m.vhd" \
"../../../../vending_machine.srcs/sim_1/imports/part2/vending_m_tb.vhd" \

# Do not sort compile order
nosort
