#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Jan  5 19:11:07 2024
# Process ID: 11120
# Current directory: D:/Project/FPGA/028_UART_RS232_RXD_Ctrl_Led
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21092 D:\Project\FPGA\028_UART_RS232_RXD_Ctrl_Led\028_UART_RS232_RXD_Ctrl_Led.xpr
# Log file: D:/Project/FPGA/028_UART_RS232_RXD_Ctrl_Led/vivado.log
# Journal file: D:/Project/FPGA/028_UART_RS232_RXD_Ctrl_Led\vivado.jou
# Running On: Smile, OS: Windows, CPU Frequency: 2803 MHz, CPU Physical cores: 14, Host memory: 16849 MB
#-----------------------------------------------------------
start_gui
open_project D:/Project/FPGA/028_UART_RS232_RXD_Ctrl_Led/028_UART_RS232_RXD_Ctrl_Led.xpr
update_compile_order -fileset sources_1
load_feature simulator
open_wave_database {D:/Project/FPGA/028_UART_RS232_RXD_Ctrl_Led/028_UART_RS232_RXD_Ctrl_Led.sim/sim_1/behav/xsim/UART_RXD_Ctrl_Led_tb_behav.wdb}
open_wave_config {D:/Project/FPGA/028_UART_RS232_RXD_Ctrl_Led\UART_RXD_Ctrl_Led_tb_behav.wcfg}
open_hw_manager
connect_hw_server -allow_non_jtag
connect_hw_server -allow_non_jtag
connect_hw_server -allow_non_jtag
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 15
wait_on_run impl_1
open_run impl_1
open_run synth_1 -name synth_1
connect_hw_server -allow_non_jtag
connect_hw_server -allow_non_jtag
connect_hw_server -allow_non_jtag
close_sim
