// Seed: 443304973
`resetall
module module_0 (
    input id_0,
    output logic id_1,
    input id_2,
    input id_3,
    output id_4,
    output id_5,
    input logic id_6
);
  logic id_7;
  assign id_7 = id_6;
  assign id_7 = id_3;
endmodule
