Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.4 (lin64) Build 1071353 Tue Nov 18 16:47:07 MST 2014
| Date         : Thu Jun  4 14:36:08 2015
| Host         : ubuntu running 64-bit Ubuntu 14.04.2 LTS
| Command      : report_control_sets -verbose -file rad_add_control_sets_placed.rpt
| Design       : rad_add
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     5 |
| Minimum Number of register sites lost to control set restrictions |    22 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               5 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               9 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               4 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------+------------------+------------------+------------------+----------------+
|  Clock Signal |   Enable Signal  | Set/Reset Signal | Slice Load Count | Bel Load Count |
+---------------+------------------+------------------+------------------+----------------+
|  clk          |                  |                  |                2 |              2 |
|  ck_IBUF_BUFG |                  |                  |                1 |              3 |
|  clk          | n_0_temp2[0]_i_1 |                  |                1 |              4 |
|  clk          | n_0_z[3]_i_1     | reset_IBUF       |                1 |              4 |
|  clk          | n_0_temp[4]_i_1  |                  |                2 |              5 |
+---------------+------------------+------------------+------------------+----------------+


