Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Dec 27 12:20:23 2019
| Host         : masudalab-ubuntu running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -file ./report/network_timing_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 46 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.624        0.000                      0                25384        0.118        0.000                      0                25384        8.750        0.000                       0                  9257  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              1.624        0.000                      0                25384        0.118        0.000                      0                25384        8.750        0.000                       0                  9257  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.624ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.624ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/add_ln28_36_reg_2429_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ap_clk rise@20.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        18.354ns  (logic 7.571ns (41.250%)  route 10.783ns (58.750%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9313, unset)         0.973     0.973    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X2Y6          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_5/DOADO[1]
                         net (fo=61, routed)          8.743    12.170    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/network_mul_mul_16s_16s_30_1_1_U75/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/q0[11]
    DSP48_X4Y55          DSP48E1 (Prop_dsp48e1_B[11]_P[17])
                                                      3.656    15.826 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/network_mul_mul_16s_16s_30_1_1_U75/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p/P[17]
                         net (fo=2, routed)           1.394    17.221    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/trunc_ln28_10_fu_1161_p4[3]
    SLICE_X97Y134        LUT3 (Prop_lut3_I2_O)        0.149    17.370 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/add_ln28_36_reg_2429[7]_i_5/O
                         net (fo=2, routed)           0.645    18.015    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/add_ln28_36_reg_2429[7]_i_5_n_5
    SLICE_X97Y135        LUT4 (Prop_lut4_I3_O)        0.332    18.347 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/add_ln28_36_reg_2429[7]_i_9/O
                         net (fo=1, routed)           0.000    18.347    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/add_ln28_36_reg_2429[7]_i_9_n_5
    SLICE_X97Y135        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.879 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/add_ln28_36_reg_2429_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.879    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/add_ln28_36_reg_2429_reg[7]_i_1_n_5
    SLICE_X97Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.993 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/add_ln28_36_reg_2429_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.993    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/add_ln28_36_reg_2429_reg[11]_i_1_n_5
    SLICE_X97Y137        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.327 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/add_ln28_36_reg_2429_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    19.327    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/add_ln28_36_fu_1193_p2[13]
    SLICE_X97Y137        FDRE                                         r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/add_ln28_36_reg_2429_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    20.000    20.000 r  
                                                      0.000    20.000 r  ap_clk (IN)
                         net (fo=9313, unset)         0.924    20.924    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/ap_clk
    SLICE_X97Y137        FDRE                                         r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/add_ln28_36_reg_2429_reg[13]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
    SLICE_X97Y137        FDRE (Setup_fdre_C_D)        0.062    20.951    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/add_ln28_36_reg_2429_reg[13]
  -------------------------------------------------------------------
                         required time                         20.951    
                         arrival time                         -19.327    
  -------------------------------------------------------------------
                         slack                                  1.624    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_padding2d_fix16_fu_439/add_ln27_62_reg_7922_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_padding2d_fix16_fu_439/o_count_3_1_1_0_reg_2395_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.190ns (70.343%)  route 0.080ns (29.657%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9313, unset)         0.410     0.410    bd_0_i/hls_inst/inst/grp_padding2d_fix16_fu_439/ap_clk
    SLICE_X33Y117        FDRE                                         r  bd_0_i/hls_inst/inst/grp_padding2d_fix16_fu_439/add_ln27_62_reg_7922_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_padding2d_fix16_fu_439/add_ln27_62_reg_7922_reg[8]/Q
                         net (fo=1, routed)           0.080     0.631    bd_0_i/hls_inst/inst/grp_padding2d_fix16_fu_439/add_ln27_62_reg_7922[8]
    SLICE_X32Y117        LUT3 (Prop_lut3_I0_O)        0.049     0.680 r  bd_0_i/hls_inst/inst/grp_padding2d_fix16_fu_439/o_count_3_1_1_0_reg_2395[8]_i_1/O
                         net (fo=1, routed)           0.000     0.680    bd_0_i/hls_inst/inst/grp_padding2d_fix16_fu_439/o_count_3_1_1_0_reg_2395[8]_i_1_n_5
    SLICE_X32Y117        FDRE                                         r  bd_0_i/hls_inst/inst/grp_padding2d_fix16_fu_439/o_count_3_1_1_0_reg_2395_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9313, unset)         0.432     0.432    bd_0_i/hls_inst/inst/grp_padding2d_fix16_fu_439/ap_clk
    SLICE_X32Y117        FDRE                                         r  bd_0_i/hls_inst/inst/grp_padding2d_fix16_fu_439/o_count_3_1_1_0_reg_2395_reg[8]/C
                         clock pessimism              0.000     0.432    
    SLICE_X32Y117        FDRE (Hold_fdre_C_D)         0.131     0.563    bd_0_i/hls_inst/inst/grp_padding2d_fix16_fu_439/o_count_3_1_1_0_reg_2395_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.563    
                         arrival time                           0.680    
  -------------------------------------------------------------------
                         slack                                  0.118    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X3Y45   bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_502/trunc_ln28_51_reg_2463_reg/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         10.000      8.750      SLICE_X54Y36  bd_0_i/hls_inst/inst/sig_buffer_dest_V_U/network_sig_buffer_user_V_ram_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         10.000      8.750      SLICE_X54Y36  bd_0_i/hls_inst/inst/sig_buffer_dest_V_U/network_sig_buffer_user_V_ram_U/ram_reg_0_15_0_0/SP/CLK



