#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x557d8e249e10 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x557d8e24b590 .scope module, "ovo7670_top_tb" "ovo7670_top_tb" 3 5;
 .timescale -9 -12;
P_0x557d8e24cce0 .param/l "ACTIVE_COLUMNS" 0 3 9, +C4<00000000000000000000001010000000>;
P_0x557d8e24cd20 .param/l "ACTIVE_ROWS" 0 3 10, +C4<00000000000000000000000111100000>;
P_0x557d8e24cd60 .param/l "CLK_PERIOD_NS" 0 3 7, +C4<00000000000000000000000000001010>;
P_0x557d8e24cda0 .param/l "VRAM_ADDR_WIDTH" 0 3 11, +C4<00000000000000000000000000010011>;
v0x557d8e271240_0 .var "clk_i", 0 0;
v0x557d8e271300_0 .var "href_cmos_i", 0 0;
v0x557d8e271410_0 .net "hsync_o", 0 0, L_0x557d8e282bf0;  1 drivers
v0x557d8e271500_0 .net "main_clk_cmos_o", 0 0, v0x557d8e223f30_0;  1 drivers
v0x557d8e2715f0_0 .var "pixel_clk_cmos_i", 0 0;
v0x557d8e271730_0 .var "pixel_data_cmos_i", 7 0;
L_0x7f238ec4f018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557d8e271820_0 .net "power_mode_cmos_o", 0 0, L_0x7f238ec4f018;  1 drivers
v0x557d8e2718c0_0 .net "reset_cmos_o", 0 0, v0x557d8e270a60_0;  1 drivers
v0x557d8e271960_0 .var "reset_i", 0 0;
v0x557d8e271a00_0 .net "vga_blue_o", 3 0, L_0x557d8e2837d0;  1 drivers
v0x557d8e271aa0_0 .net "vga_green_o", 3 0, L_0x557d8e283a70;  1 drivers
v0x557d8e271b40_0 .net "vga_red_o", 3 0, L_0x557d8e2835f0;  1 drivers
v0x557d8e271be0_0 .var "vsync_cmos_i", 0 0;
v0x557d8e271cb0_0 .net "vsync_o", 0 0, L_0x557d8e282440;  1 drivers
E_0x557d8e214710 .event negedge, v0x557d8e2243f0_0;
S_0x557d8e2161a0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 43, 3 43 0, S_0x557d8e24b590;
 .timescale -9 -12;
v0x557d8e2240e0_0 .var/2s "i", 31 0;
E_0x557d8e2149e0 .event negedge, v0x557d8e26ea70_0;
S_0x557d8e269a20 .scope module, "UUT" "ovo7670_top" 3 27, 4 4 0, S_0x557d8e24b590;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "reset_i";
    .port_info 2 /INPUT 1 "pixel_clk_cmos_i";
    .port_info 3 /INPUT 1 "vsync_cmos_i";
    .port_info 4 /INPUT 1 "href_cmos_i";
    .port_info 5 /INPUT 8 "pixel_data_cmos_i";
    .port_info 6 /OUTPUT 1 "reset_cmos_o";
    .port_info 7 /OUTPUT 1 "power_mode_cmos_o";
    .port_info 8 /OUTPUT 1 "main_clk_cmos_o";
    .port_info 9 /OUTPUT 1 "vsync_o";
    .port_info 10 /OUTPUT 1 "hsync_o";
    .port_info 11 /OUTPUT 4 "vga_red_o";
    .port_info 12 /OUTPUT 4 "vga_blue_o";
    .port_info 13 /OUTPUT 4 "vga_green_o";
P_0x557d8e243f20 .param/l "ACTIVE_COLUMNS" 0 4 6, +C4<00000000000000000000001010000000>;
P_0x557d8e243f60 .param/l "ACTIVE_ROWS" 0 4 7, +C4<00000000000000000000000111100000>;
P_0x557d8e243fa0 .param/l "VRAM_ADDR_WIDTH" 0 4 8, +C4<00000000000000000000000000010011>;
L_0x7f238ec4f528 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x557d8e26fae0_0 .net/2u *"_ivl_10", 3 0, L_0x7f238ec4f528;  1 drivers
v0x557d8e26fbe0_0 .net *"_ivl_15", 3 0, L_0x557d8e2839d0;  1 drivers
L_0x7f238ec4f570 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x557d8e26fcc0_0 .net/2u *"_ivl_16", 3 0, L_0x7f238ec4f570;  1 drivers
v0x557d8e26fdb0_0 .net *"_ivl_3", 3 0, L_0x557d8e283550;  1 drivers
L_0x7f238ec4f4e0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x557d8e26fe90_0 .net/2u *"_ivl_4", 3 0, L_0x7f238ec4f4e0;  1 drivers
v0x557d8e26ffc0_0 .net *"_ivl_9", 3 0, L_0x557d8e283730;  1 drivers
v0x557d8e2700a0_0 .net "clk_i", 0 0, v0x557d8e271240_0;  1 drivers
v0x557d8e270140_0 .var "count", 9 0;
v0x557d8e270220_0 .net "href_cmos_i", 0 0, v0x557d8e271300_0;  1 drivers
v0x557d8e2702c0_0 .net "hsync_o", 0 0, L_0x557d8e282bf0;  alias, 1 drivers
v0x557d8e270390_0 .net "main_clk_cmos_o", 0 0, v0x557d8e223f30_0;  alias, 1 drivers
v0x557d8e270460_0 .net "pixel_clk_cmos_i", 0 0, v0x557d8e2715f0_0;  1 drivers
v0x557d8e270530_0 .net "pixel_count", 16 0, v0x557d8e26cbb0_0;  1 drivers
v0x557d8e2705d0_0 .net "pixel_data", 11 0, v0x557d8e26df40_0;  1 drivers
v0x557d8e270670_0 .net "pixel_data_cmos_i", 7 0, v0x557d8e271730_0;  1 drivers
v0x557d8e270710_0 .net "pixel_x", 9 0, v0x557d8e26d030_0;  1 drivers
v0x557d8e2707e0_0 .net "pixel_y", 8 0, v0x557d8e26d110_0;  1 drivers
v0x557d8e2709c0_0 .net "power_mode_cmos_o", 0 0, L_0x7f238ec4f018;  alias, 1 drivers
v0x557d8e270a60_0 .var "reset_cmos_o", 0 0;
v0x557d8e270b00_0 .net "reset_i", 0 0, v0x557d8e271960_0;  1 drivers
v0x557d8e270bf0_0 .net "vga_blue_o", 3 0, L_0x557d8e2837d0;  alias, 1 drivers
v0x557d8e270cd0_0 .net "vga_green_o", 3 0, L_0x557d8e283a70;  alias, 1 drivers
v0x557d8e270db0_0 .net "vga_red_o", 3 0, L_0x557d8e2835f0;  alias, 1 drivers
v0x557d8e270e90_0 .net "video_en", 0 0, L_0x557d8e282fc0;  1 drivers
v0x557d8e270f30_0 .net "vsync_cmos_i", 0 0, v0x557d8e271be0_0;  1 drivers
v0x557d8e270fd0_0 .net "vsync_o", 0 0, L_0x557d8e282440;  alias, 1 drivers
E_0x557d8e214bf0 .event posedge, v0x557d8e26cc90_0, v0x557d8e223f30_0;
L_0x557d8e283550 .part v0x557d8e26df40_0, 0, 4;
L_0x557d8e2835f0 .functor MUXZ 4, L_0x7f238ec4f4e0, L_0x557d8e283550, L_0x557d8e282fc0, C4<>;
L_0x557d8e283730 .part v0x557d8e26df40_0, 4, 4;
L_0x557d8e2837d0 .functor MUXZ 4, L_0x7f238ec4f528, L_0x557d8e283730, L_0x557d8e282fc0, C4<>;
L_0x557d8e2839d0 .part v0x557d8e26df40_0, 8, 4;
L_0x557d8e283a70 .functor MUXZ 4, L_0x7f238ec4f570, L_0x557d8e2839d0, L_0x557d8e282fc0, C4<>;
S_0x557d8e269ef0 .scope module, "SYNC_PULSE_CLK" "clk_25MHz" 4 36, 5 4 0, S_0x557d8e269a20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /OUTPUT 1 "clk_o";
v0x557d8e224570_0 .var "clk_count", 0 0;
v0x557d8e2243f0_0 .net "clk_i", 0 0, v0x557d8e271240_0;  alias, 1 drivers
v0x557d8e223f30_0 .var "clk_o", 0 0;
E_0x557d8e214a20 .event posedge, v0x557d8e2243f0_0;
S_0x557d8e26a240 .scope module, "SYNC_PULSE_GENERATOR" "sync_pulse_generator" 4 49, 6 4 0, S_0x557d8e269a20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "reset_i";
    .port_info 2 /OUTPUT 1 "hsync_o";
    .port_info 3 /OUTPUT 1 "vsync_o";
    .port_info 4 /OUTPUT 1 "video_en_o";
    .port_info 5 /OUTPUT 10 "x_o";
    .port_info 6 /OUTPUT 9 "y_o";
    .port_info 7 /OUTPUT 17 "pixel_o";
P_0x557d8e2496a0 .param/l "ACTIVE_COLUMNS" 0 6 8, +C4<00000000000000000000001010000000>;
P_0x557d8e2496e0 .param/l "ACTIVE_ROWS" 0 6 9, +C4<00000000000000000000000111100000>;
P_0x557d8e249720 .param/l "BACK_PORCH_HORIZONTAL" 0 6 12, +C4<00000000000000000000000000110000>;
P_0x557d8e249760 .param/l "BACK_PORCH_VERTICAL" 0 6 13, +C4<00000000000000000000000000011111>;
P_0x557d8e2497a0 .param/l "FRONT_PORCH_HORIZONTAL" 0 6 10, +C4<00000000000000000000000000010000>;
P_0x557d8e2497e0 .param/l "FRONT_PORCH_VERTICAL" 0 6 11, +C4<00000000000000000000000000001011>;
P_0x557d8e249820 .param/l "TOTAL_COLUMNS" 0 6 6, +C4<00000000000000000000001100100000>;
P_0x557d8e249860 .param/l "TOTAL_ROWS" 0 6 7, +C4<00000000000000000000001000001100>;
L_0x557d8e244d20 .functor OR 1, L_0x557d8e281f30, L_0x557d8e282230, C4<0>, C4<0>;
L_0x557d8e20b630 .functor OR 1, L_0x557d8e282790, L_0x557d8e282a10, C4<0>, C4<0>;
L_0x557d8e282fc0 .functor AND 1, L_0x557d8e282e80, L_0x557d8e283230, C4<1>, C4<1>;
v0x557d8e26aca0_0 .net *"_ivl_0", 31 0, L_0x557d8e271da0;  1 drivers
L_0x7f238ec4f0f0 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557d8e26ad80_0 .net *"_ivl_11", 21 0, L_0x7f238ec4f0f0;  1 drivers
L_0x7f238ec4f138 .functor BUFT 1, C4<00000000000000000000000111101100>, C4<0>, C4<0>, C4<0>;
v0x557d8e26ae60_0 .net/2u *"_ivl_12", 31 0, L_0x7f238ec4f138;  1 drivers
v0x557d8e26af50_0 .net *"_ivl_14", 0 0, L_0x557d8e282230;  1 drivers
v0x557d8e26b010_0 .net *"_ivl_16", 0 0, L_0x557d8e244d20;  1 drivers
L_0x7f238ec4f180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557d8e26b140_0 .net/2u *"_ivl_18", 0 0, L_0x7f238ec4f180;  1 drivers
L_0x7f238ec4f1c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557d8e26b220_0 .net/2u *"_ivl_20", 0 0, L_0x7f238ec4f1c8;  1 drivers
v0x557d8e26b300_0 .net *"_ivl_24", 31 0, L_0x557d8e2825d0;  1 drivers
L_0x7f238ec4f210 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557d8e26b3e0_0 .net *"_ivl_27", 21 0, L_0x7f238ec4f210;  1 drivers
L_0x7f238ec4f258 .functor BUFT 1, C4<00000000000000000000001010010000>, C4<0>, C4<0>, C4<0>;
v0x557d8e26b4c0_0 .net/2u *"_ivl_28", 31 0, L_0x7f238ec4f258;  1 drivers
L_0x7f238ec4f060 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557d8e26b5a0_0 .net *"_ivl_3", 21 0, L_0x7f238ec4f060;  1 drivers
v0x557d8e26b680_0 .net *"_ivl_30", 0 0, L_0x557d8e282790;  1 drivers
v0x557d8e26b740_0 .net *"_ivl_32", 31 0, L_0x557d8e282880;  1 drivers
L_0x7f238ec4f2a0 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557d8e26b820_0 .net *"_ivl_35", 21 0, L_0x7f238ec4f2a0;  1 drivers
L_0x7f238ec4f2e8 .functor BUFT 1, C4<00000000000000000000001011101111>, C4<0>, C4<0>, C4<0>;
v0x557d8e26b900_0 .net/2u *"_ivl_36", 31 0, L_0x7f238ec4f2e8;  1 drivers
v0x557d8e26b9e0_0 .net *"_ivl_38", 0 0, L_0x557d8e282a10;  1 drivers
L_0x7f238ec4f0a8 .functor BUFT 1, C4<00000000000000000000000111101011>, C4<0>, C4<0>, C4<0>;
v0x557d8e26baa0_0 .net/2u *"_ivl_4", 31 0, L_0x7f238ec4f0a8;  1 drivers
v0x557d8e26bb80_0 .net *"_ivl_40", 0 0, L_0x557d8e20b630;  1 drivers
L_0x7f238ec4f330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557d8e26bc60_0 .net/2u *"_ivl_42", 0 0, L_0x7f238ec4f330;  1 drivers
L_0x7f238ec4f378 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557d8e26bd40_0 .net/2u *"_ivl_44", 0 0, L_0x7f238ec4f378;  1 drivers
v0x557d8e26be20_0 .net *"_ivl_48", 31 0, L_0x557d8e282d90;  1 drivers
L_0x7f238ec4f3c0 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557d8e26bf00_0 .net *"_ivl_51", 21 0, L_0x7f238ec4f3c0;  1 drivers
L_0x7f238ec4f408 .functor BUFT 1, C4<00000000000000000000001010000000>, C4<0>, C4<0>, C4<0>;
v0x557d8e26bfe0_0 .net/2u *"_ivl_52", 31 0, L_0x7f238ec4f408;  1 drivers
v0x557d8e26c0c0_0 .net *"_ivl_54", 0 0, L_0x557d8e282e80;  1 drivers
v0x557d8e26c180_0 .net *"_ivl_56", 31 0, L_0x557d8e283030;  1 drivers
L_0x7f238ec4f450 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557d8e26c260_0 .net *"_ivl_59", 21 0, L_0x7f238ec4f450;  1 drivers
v0x557d8e26c340_0 .net *"_ivl_6", 0 0, L_0x557d8e281f30;  1 drivers
L_0x7f238ec4f498 .functor BUFT 1, C4<00000000000000000000000111100000>, C4<0>, C4<0>, C4<0>;
v0x557d8e26c400_0 .net/2u *"_ivl_60", 31 0, L_0x7f238ec4f498;  1 drivers
v0x557d8e26c4e0_0 .net *"_ivl_62", 0 0, L_0x557d8e283230;  1 drivers
v0x557d8e26c5a0_0 .net *"_ivl_8", 31 0, L_0x557d8e2820a0;  1 drivers
v0x557d8e26c680_0 .net "clk_i", 0 0, v0x557d8e271240_0;  alias, 1 drivers
v0x557d8e26c720_0 .var "column_count", 9 0;
v0x557d8e26c800_0 .net "hsync_o", 0 0, L_0x557d8e282bf0;  alias, 1 drivers
v0x557d8e26cad0_0 .var "pixel_4_count", 1 0;
v0x557d8e26cbb0_0 .var "pixel_o", 16 0;
v0x557d8e26cc90_0 .net "reset_i", 0 0, v0x557d8e271960_0;  alias, 1 drivers
v0x557d8e26cd50_0 .var "row_count", 9 0;
v0x557d8e26ce30_0 .net "sync_pulse_clk", 0 0, v0x557d8e20b7d0_0;  1 drivers
v0x557d8e26ced0_0 .net "video_en_o", 0 0, L_0x557d8e282fc0;  alias, 1 drivers
v0x557d8e26cf70_0 .net "vsync_o", 0 0, L_0x557d8e282440;  alias, 1 drivers
v0x557d8e26d030_0 .var "x_o", 9 0;
v0x557d8e26d110_0 .var "y_o", 8 0;
E_0x557d8e1fa050 .event posedge, v0x557d8e20b7d0_0;
L_0x557d8e271da0 .concat [ 10 22 0 0], v0x557d8e26cd50_0, L_0x7f238ec4f060;
L_0x557d8e281f30 .cmp/gt 32, L_0x7f238ec4f0a8, L_0x557d8e271da0;
L_0x557d8e2820a0 .concat [ 10 22 0 0], v0x557d8e26cd50_0, L_0x7f238ec4f0f0;
L_0x557d8e282230 .cmp/gt 32, L_0x557d8e2820a0, L_0x7f238ec4f138;
L_0x557d8e282440 .functor MUXZ 1, L_0x7f238ec4f1c8, L_0x7f238ec4f180, L_0x557d8e244d20, C4<>;
L_0x557d8e2825d0 .concat [ 10 22 0 0], v0x557d8e26c720_0, L_0x7f238ec4f210;
L_0x557d8e282790 .cmp/gt 32, L_0x7f238ec4f258, L_0x557d8e2825d0;
L_0x557d8e282880 .concat [ 10 22 0 0], v0x557d8e26c720_0, L_0x7f238ec4f2a0;
L_0x557d8e282a10 .cmp/gt 32, L_0x557d8e282880, L_0x7f238ec4f2e8;
L_0x557d8e282bf0 .functor MUXZ 1, L_0x7f238ec4f378, L_0x7f238ec4f330, L_0x557d8e20b630, C4<>;
L_0x557d8e282d90 .concat [ 10 22 0 0], v0x557d8e26c720_0, L_0x7f238ec4f3c0;
L_0x557d8e282e80 .cmp/gt 32, L_0x7f238ec4f408, L_0x557d8e282d90;
L_0x557d8e283030 .concat [ 10 22 0 0], v0x557d8e26cd50_0, L_0x7f238ec4f450;
L_0x557d8e283230 .cmp/gt 32, L_0x7f238ec4f498, L_0x557d8e283030;
S_0x557d8e26a960 .scope module, "SYNC_PULSE_CLK" "clk_25MHz" 6 24, 5 4 0, S_0x557d8e26a240;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /OUTPUT 1 "clk_o";
v0x557d8e223da0_0 .var "clk_count", 0 0;
v0x557d8e244e40_0 .net "clk_i", 0 0, v0x557d8e271240_0;  alias, 1 drivers
v0x557d8e20b7d0_0 .var "clk_o", 0 0;
S_0x557d8e26d340 .scope module, "VRAM_CONTROLLER" "vram_controller" 4 62, 7 4 0, S_0x557d8e269a20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "reset_i";
    .port_info 2 /INPUT 1 "pixel_clk_cmos_i";
    .port_info 3 /INPUT 1 "href_cmos_i";
    .port_info 4 /INPUT 8 "pixel_data_cmos_i";
    .port_info 5 /INPUT 17 "pixel_read_address_i";
    .port_info 6 /OUTPUT 12 "pixel_data_o";
P_0x557d8e24caa0 .param/l "ADDR_WIDTH" 0 7 6, +C4<00000000000000000000000000010001>;
P_0x557d8e24cae0 .param/l "DATA_WIDTH" 0 7 7, +C4<00000000000000000000000000001100>;
v0x557d8e26e4b0_0 .var "byte_count_next", 0 0;
v0x557d8e26e590_0 .var "byte_count_reg", 0 0;
v0x557d8e26e650_0 .net "clk_i", 0 0, v0x557d8e271240_0;  alias, 1 drivers
v0x557d8e26e6f0_0 .net "href_cmos_i", 0 0, v0x557d8e271300_0;  alias, 1 drivers
v0x557d8e26e790_0 .var "href_sync_1_next", 0 0;
v0x557d8e26e850_0 .var "href_sync_1_reg", 0 0;
v0x557d8e26e910_0 .var "href_sync_2_next", 0 0;
v0x557d8e26e9d0_0 .var "href_sync_2_reg", 0 0;
v0x557d8e26ea70_0 .net "pixel_clk_cmos_i", 0 0, v0x557d8e2715f0_0;  alias, 1 drivers
v0x557d8e26eba0_0 .net "pixel_data_cmos_i", 7 0, v0x557d8e271730_0;  alias, 1 drivers
v0x557d8e26ec80_0 .net "pixel_data_o", 11 0, v0x557d8e26df40_0;  alias, 1 drivers
v0x557d8e26ed70_0 .net "pixel_read_address_i", 16 0, v0x557d8e26cbb0_0;  alias, 1 drivers
v0x557d8e26ee10_0 .net "reset_i", 0 0, v0x557d8e271960_0;  alias, 1 drivers
v0x557d8e26eeb0_0 .var "vram_write_address_next", 16 0;
v0x557d8e26ef70_0 .var "vram_write_address_reg", 16 0;
v0x557d8e26f050_0 .var "vram_write_address_sync_1_next", 16 0;
v0x557d8e26f130_0 .var "vram_write_address_sync_1_reg", 16 0;
v0x557d8e26f320_0 .var "vram_write_address_sync_2_next", 16 0;
v0x557d8e26f400_0 .var "vram_write_address_sync_2_reg", 16 0;
v0x557d8e26f4f0_0 .var "vram_write_data_next", 11 0;
v0x557d8e26f5b0_0 .var "vram_write_data_reg", 11 0;
v0x557d8e26f690_0 .var "vram_write_data_sync_1_next", 11 0;
v0x557d8e26f770_0 .var "vram_write_data_sync_1_reg", 11 0;
v0x557d8e26f850_0 .var "vram_write_data_sync_2_next", 11 0;
v0x557d8e26f930_0 .var "vram_write_data_sync_2_reg", 11 0;
E_0x557d8e26d610/0 .event edge, v0x557d8e26e6f0_0, v0x557d8e26e590_0, v0x557d8e26eba0_0, v0x557d8e26eba0_0;
E_0x557d8e26d610/1 .event edge, v0x557d8e26eba0_0, v0x557d8e26eba0_0, v0x557d8e26ef70_0, v0x557d8e26f5b0_0;
E_0x557d8e26d610 .event/or E_0x557d8e26d610/0, E_0x557d8e26d610/1;
E_0x557d8e26d6a0 .event posedge, v0x557d8e26cc90_0, v0x557d8e26ea70_0;
E_0x557d8e26d700/0 .event edge, v0x557d8e26f5b0_0, v0x557d8e26f770_0, v0x557d8e26ef70_0, v0x557d8e26f130_0;
E_0x557d8e26d700/1 .event edge, v0x557d8e26e6f0_0, v0x557d8e26e850_0;
E_0x557d8e26d700 .event/or E_0x557d8e26d700/0, E_0x557d8e26d700/1;
E_0x557d8e26d780 .event posedge, v0x557d8e26cc90_0, v0x557d8e2243f0_0;
S_0x557d8e26d810 .scope module, "VRAM" "register_file" 7 29, 8 4 0, S_0x557d8e26d340;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "wr_en";
    .port_info 2 /INPUT 17 "wr_address_i";
    .port_info 3 /INPUT 17 "rd_address_i";
    .port_info 4 /INPUT 12 "wr_data_i";
    .port_info 5 /OUTPUT 12 "rd_data_o";
P_0x557d8e24cdf0 .param/l "ADDR_WIDTH" 0 8 6, +C4<00000000000000000000000000010001>;
P_0x557d8e24ce30 .param/l "DATA_WIDTH" 0 8 7, +C4<00000000000000000000000000001100>;
P_0x557d8e24ce70 .param/l "RAM_LENGTH" 0 8 8, +C4<00000000000000010010110000000000>;
P_0x557d8e24ceb0 .param/str "ROM_FILE" 0 8 9, "zeros.mem";
v0x557d8e26dcc0_0 .net "clk_i", 0 0, v0x557d8e271240_0;  alias, 1 drivers
v0x557d8e26dd80 .array "ram", 76799 0, 11 0;
v0x557d8e26de40_0 .net "rd_address_i", 16 0, v0x557d8e26cbb0_0;  alias, 1 drivers
v0x557d8e26df40_0 .var "rd_data", 11 0;
v0x557d8e26e000_0 .net "rd_data_o", 11 0, v0x557d8e26df40_0;  alias, 1 drivers
v0x557d8e26e130_0 .net "wr_address_i", 16 0, v0x557d8e26f400_0;  1 drivers
v0x557d8e26e210_0 .net "wr_data_i", 11 0, v0x557d8e26f930_0;  1 drivers
v0x557d8e26e2f0_0 .net "wr_en", 0 0, v0x557d8e26e9d0_0;  1 drivers
    .scope S_0x557d8e269ef0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557d8e224570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557d8e223f30_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x557d8e269ef0;
T_1 ;
    %wait E_0x557d8e214a20;
    %load/vec4 v0x557d8e224570_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x557d8e223f30_0;
    %inv;
    %assign/vec4 v0x557d8e223f30_0, 0;
T_1.0 ;
    %load/vec4 v0x557d8e224570_0;
    %pad/u 2;
    %addi 1, 0, 2;
    %pad/u 1;
    %assign/vec4 v0x557d8e224570_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x557d8e26a960;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557d8e223da0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557d8e20b7d0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x557d8e26a960;
T_3 ;
    %wait E_0x557d8e214a20;
    %load/vec4 v0x557d8e223da0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0x557d8e20b7d0_0;
    %inv;
    %assign/vec4 v0x557d8e20b7d0_0, 0;
T_3.0 ;
    %load/vec4 v0x557d8e223da0_0;
    %pad/u 2;
    %addi 1, 0, 2;
    %pad/u 1;
    %assign/vec4 v0x557d8e223da0_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x557d8e26a240;
T_4 ;
    %wait E_0x557d8e1fa050;
    %load/vec4 v0x557d8e26cc90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x557d8e26cd50_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x557d8e26c720_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x557d8e26d030_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x557d8e26d110_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x557d8e26cbb0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x557d8e26cad0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x557d8e26c720_0;
    %pad/u 32;
    %cmpi/u 640, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0x557d8e26cd50_0;
    %pad/u 32;
    %cmpi/u 480, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x557d8e26d030_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x557d8e26d030_0, 0;
    %load/vec4 v0x557d8e26cad0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_4.4, 4;
    %load/vec4 v0x557d8e26cbb0_0;
    %addi 1, 0, 17;
    %assign/vec4 v0x557d8e26cbb0_0, 0;
T_4.4 ;
    %load/vec4 v0x557d8e26cad0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x557d8e26cad0_0, 0;
T_4.2 ;
    %load/vec4 v0x557d8e26c720_0;
    %pad/u 32;
    %cmpi/u 799, 0, 32;
    %jmp/0xz  T_4.6, 5;
    %load/vec4 v0x557d8e26c720_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x557d8e26c720_0, 0;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v0x557d8e26cd50_0;
    %pad/u 32;
    %cmpi/u 479, 0, 32;
    %jmp/0xz  T_4.8, 5;
    %load/vec4 v0x557d8e26d110_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x557d8e26d110_0, 0;
T_4.8 ;
    %load/vec4 v0x557d8e26cd50_0;
    %pad/u 32;
    %cmpi/u 523, 0, 32;
    %jmp/0xz  T_4.10, 5;
    %load/vec4 v0x557d8e26cd50_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x557d8e26cd50_0, 0;
    %jmp T_4.11;
T_4.10 ;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x557d8e26cd50_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x557d8e26cbb0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x557d8e26cad0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x557d8e26d110_0, 0;
T_4.11 ;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x557d8e26c720_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x557d8e26d030_0, 0;
T_4.7 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x557d8e26d810;
T_5 ;
    %vpi_call/w 8 24 "$readmemb", "./mem/zeros.mem", v0x557d8e26dd80 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x557d8e26d810;
T_6 ;
    %wait E_0x557d8e214a20;
    %load/vec4 v0x557d8e26e2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x557d8e26e210_0;
    %load/vec4 v0x557d8e26e130_0;
    %pad/u 18;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557d8e26dd80, 0, 4;
T_6.0 ;
    %load/vec4 v0x557d8e26de40_0;
    %pad/u 18;
    %ix/vec4 4;
    %load/vec4a v0x557d8e26dd80, 4;
    %assign/vec4 v0x557d8e26df40_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x557d8e26d340;
T_7 ;
    %wait E_0x557d8e26d780;
    %load/vec4 v0x557d8e26ee10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x557d8e26f770_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x557d8e26f930_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x557d8e26f130_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x557d8e26f400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557d8e26e850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557d8e26e9d0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x557d8e26f690_0;
    %assign/vec4 v0x557d8e26f770_0, 0;
    %load/vec4 v0x557d8e26f850_0;
    %assign/vec4 v0x557d8e26f930_0, 0;
    %load/vec4 v0x557d8e26f050_0;
    %assign/vec4 v0x557d8e26f130_0, 0;
    %load/vec4 v0x557d8e26f320_0;
    %assign/vec4 v0x557d8e26f400_0, 0;
    %load/vec4 v0x557d8e26e790_0;
    %assign/vec4 v0x557d8e26e850_0, 0;
    %load/vec4 v0x557d8e26e910_0;
    %assign/vec4 v0x557d8e26e9d0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x557d8e26d340;
T_8 ;
Ewait_0 .event/or E_0x557d8e26d700, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x557d8e26f5b0_0;
    %store/vec4 v0x557d8e26f690_0, 0, 12;
    %load/vec4 v0x557d8e26f770_0;
    %store/vec4 v0x557d8e26f850_0, 0, 12;
    %load/vec4 v0x557d8e26ef70_0;
    %store/vec4 v0x557d8e26f050_0, 0, 17;
    %load/vec4 v0x557d8e26f130_0;
    %store/vec4 v0x557d8e26f320_0, 0, 17;
    %load/vec4 v0x557d8e26e6f0_0;
    %store/vec4 v0x557d8e26e790_0, 0, 1;
    %load/vec4 v0x557d8e26e850_0;
    %store/vec4 v0x557d8e26e910_0, 0, 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x557d8e26d340;
T_9 ;
    %wait E_0x557d8e26d6a0;
    %load/vec4 v0x557d8e26ee10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x557d8e26ef70_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x557d8e26f5b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557d8e26e590_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x557d8e26eeb0_0;
    %assign/vec4 v0x557d8e26ef70_0, 0;
    %load/vec4 v0x557d8e26f4f0_0;
    %assign/vec4 v0x557d8e26f5b0_0, 0;
    %load/vec4 v0x557d8e26e4b0_0;
    %assign/vec4 v0x557d8e26e590_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x557d8e26d340;
T_10 ;
Ewait_1 .event/or E_0x557d8e26d610, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x557d8e26e6f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x557d8e26e590_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x557d8e26eba0_0;
    %parti/s 4, 4, 4;
    %load/vec4 v0x557d8e26eba0_0;
    %parti/s 3, 0, 2;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x557d8e26f4f0_0, 4, 7;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x557d8e26eba0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x557d8e26eba0_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x557d8e26f4f0_0, 4, 5;
T_10.3 ;
    %load/vec4 v0x557d8e26ef70_0;
    %pad/u 32;
    %cmpi/u 76800, 0, 32;
    %jmp/0xz  T_10.4, 5;
    %load/vec4 v0x557d8e26e590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %load/vec4 v0x557d8e26ef70_0;
    %addi 1, 0, 17;
    %store/vec4 v0x557d8e26eeb0_0, 0, 17;
T_10.6 ;
    %jmp T_10.5;
T_10.4 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x557d8e26eeb0_0, 0, 17;
T_10.5 ;
    %load/vec4 v0x557d8e26e590_0;
    %inv;
    %store/vec4 v0x557d8e26e4b0_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x557d8e26ef70_0;
    %store/vec4 v0x557d8e26eeb0_0, 0, 17;
    %load/vec4 v0x557d8e26f5b0_0;
    %store/vec4 v0x557d8e26f4f0_0, 0, 12;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557d8e26e4b0_0, 0, 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x557d8e269a20;
T_11 ;
    %wait E_0x557d8e214bf0;
    %load/vec4 v0x557d8e270b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557d8e270a60_0, 0;
    %pushi/vec4 1023, 0, 10;
    %assign/vec4 v0x557d8e270140_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x557d8e270140_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557d8e270a60_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x557d8e270140_0;
    %subi 1, 0, 10;
    %assign/vec4 v0x557d8e270140_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x557d8e24b590;
T_12 ;
    %delay 5000, 0;
    %load/vec4 v0x557d8e271240_0;
    %inv;
    %store/vec4 v0x557d8e271240_0, 0, 1;
    %jmp T_12;
    .thread T_12;
    .scope S_0x557d8e24b590;
T_13 ;
    %delay 4000, 0;
    %load/vec4 v0x557d8e2715f0_0;
    %inv;
    %store/vec4 v0x557d8e2715f0_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_0x557d8e24b590;
T_14 ;
    %vpi_call/w 3 35 "$dumpfile", "ovo7670_top.fst" {0 0 0};
    %vpi_call/w 3 36 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x557d8e269a20 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557d8e271240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557d8e2715f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557d8e271960_0, 0, 1;
    %wait E_0x557d8e214710;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557d8e271960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557d8e271300_0, 0, 1;
    %fork t_1, S_0x557d8e2161a0;
    %jmp t_0;
    .scope S_0x557d8e2161a0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557d8e2240e0_0, 0, 32;
T_14.0 ;
    %load/vec4 v0x557d8e2240e0_0;
    %cmpi/s 50000, 0, 32;
    %jmp/0xz T_14.1, 5;
    %vpi_func 3 44 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000011111111 {0 0 0};
    %pad/u 8;
    %store/vec4 v0x557d8e271730_0, 0, 8;
    %wait E_0x557d8e2149e0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x557d8e2240e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x557d8e2240e0_0, 0, 32;
    %jmp T_14.0;
T_14.1 ;
    %end;
    .scope S_0x557d8e24b590;
t_0 %join;
    %vpi_call/w 3 48 "$finish" {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "-";
    "testbenches/ovo7670_top_tb.sv";
    "hdl/ovo7670_top.sv";
    "hdl/clk_25MHz.sv";
    "hdl/sync_pulse_generator.sv";
    "hdl/vram_controller.sv";
    "hdl/register_file.sv";
