// Seed: 2991789419
module module_0 (
    input tri1 id_0,
    input tri1 id_1,
    input tri  id_2
);
  always @(posedge id_0) id_4 -= 1;
  wire id_5;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    input tri id_1
    , id_9,
    output wire id_2,
    input tri1 id_3,
    output tri0 id_4,
    input wire id_5,
    input supply1 id_6,
    output tri0 id_7
);
  assign id_9 = id_6 ? id_5 : 1'b0;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1
  );
  assign id_2 = id_5;
endmodule
