

connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/accelerator_2049_0/inst/accelerator/m00_axis_tdata[0]} {design_1_i/accelerator_2049_0/inst/accelerator/m00_axis_tdata[1]} {design_1_i/accelerator_2049_0/inst/accelerator/m00_axis_tdata[2]}]]
connect_debug_port u_ila_0/probe1 [get_nets [list {design_1_i/accelerator_2049_0/inst/accelerator/agu/cur_state[0]} {design_1_i/accelerator_2049_0/inst/accelerator/agu/cur_state[1]} {design_1_i/accelerator_2049_0/inst/accelerator/agu/cur_state[2]} {design_1_i/accelerator_2049_0/inst/accelerator/agu/cur_state[3]} {design_1_i/accelerator_2049_0/inst/accelerator/agu/cur_state[4]}]]
connect_debug_port u_ila_0/probe2 [get_nets [list design_1_i/accelerator_2049_0/inst/sel]]
connect_debug_port u_ila_0/probe3 [get_nets [list design_1_i/accelerator_2049_0/inst/start]]








connect_debug_port u_ila_0/probe3 [get_nets [list {design_1_i/accelerator_2049_1/inst/accelerator/weights/mem[0]__0[0]} {design_1_i/accelerator_2049_1/inst/accelerator/weights/mem[0]__0[1]} {design_1_i/accelerator_2049_1/inst/accelerator/weights/mem[0]__0[2]} {design_1_i/accelerator_2049_1/inst/accelerator/weights/mem[0]__0[3]} {design_1_i/accelerator_2049_1/inst/accelerator/weights/mem[0]__0[4]} {design_1_i/accelerator_2049_1/inst/accelerator/weights/mem[0]__0[5]} {design_1_i/accelerator_2049_1/inst/accelerator/weights/mem[0]__0[6]} {design_1_i/accelerator_2049_1/inst/accelerator/weights/mem[0]__0[7]} {design_1_i/accelerator_2049_1/inst/accelerator/weights/mem[0]__0[8]} {design_1_i/accelerator_2049_1/inst/accelerator/weights/mem[0]__0[9]} {design_1_i/accelerator_2049_1/inst/accelerator/weights/mem[0]__0[10]} {design_1_i/accelerator_2049_1/inst/accelerator/weights/mem[0]__0[11]} {design_1_i/accelerator_2049_1/inst/accelerator/weights/mem[0]__0[12]} {design_1_i/accelerator_2049_1/inst/accelerator/weights/mem[0]__0[13]} {design_1_i/accelerator_2049_1/inst/accelerator/weights/mem[0]__0[14]} {design_1_i/accelerator_2049_1/inst/accelerator/weights/mem[0]__0[15]} {design_1_i/accelerator_2049_1/inst/accelerator/weights/mem[0]__0[16]} {design_1_i/accelerator_2049_1/inst/accelerator/weights/mem[0]__0[17]} {design_1_i/accelerator_2049_1/inst/accelerator/weights/mem[0]__0[18]} {design_1_i/accelerator_2049_1/inst/accelerator/weights/mem[0]__0[19]} {design_1_i/accelerator_2049_1/inst/accelerator/weights/mem[0]__0[20]} {design_1_i/accelerator_2049_1/inst/accelerator/weights/mem[0]__0[21]} {design_1_i/accelerator_2049_1/inst/accelerator/weights/mem[0]__0[22]} {design_1_i/accelerator_2049_1/inst/accelerator/weights/mem[0]__0[23]} {design_1_i/accelerator_2049_1/inst/accelerator/weights/mem[0]__0[24]} {design_1_i/accelerator_2049_1/inst/accelerator/weights/mem[0]__0[25]} {design_1_i/accelerator_2049_1/inst/accelerator/weights/mem[0]__0[26]} {design_1_i/accelerator_2049_1/inst/accelerator/weights/mem[0]__0[27]} {design_1_i/accelerator_2049_1/inst/accelerator/weights/mem[0]__0[28]} {design_1_i/accelerator_2049_1/inst/accelerator/weights/mem[0]__0[29]} {design_1_i/accelerator_2049_1/inst/accelerator/weights/mem[0]__0[30]} {design_1_i/accelerator_2049_1/inst/accelerator/weights/mem[0]__0[31]}]]



connect_debug_port u_ila_0/probe8 [get_nets [list design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/valid_result_lite]]

connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[0]} {design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[1]} {design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[2]} {design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[3]} {design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[4]} {design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[5]} {design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[6]} {design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[7]} {design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[8]} {design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[9]} {design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[10]} {design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[11]} {design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[12]} {design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[13]} {design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[14]} {design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[15]} {design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[16]} {design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[17]} {design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[18]} {design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[19]} {design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[20]} {design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[21]} {design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[22]} {design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[23]} {design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[24]} {design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[25]} {design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[26]} {design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[27]} {design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[28]} {design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[29]} {design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[30]} {design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[31]}]]
connect_debug_port u_ila_0/probe1 [get_nets [list {design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/result_lite[0]} {design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/result_lite[1]} {design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/result_lite[2]} {design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/result_lite[3]} {design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/result_lite[4]} {design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/result_lite[5]} {design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/result_lite[6]} {design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/result_lite[7]} {design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/result_lite[8]} {design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/result_lite[9]} {design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/result_lite[10]} {design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/result_lite[11]} {design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/result_lite[12]} {design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/result_lite[13]} {design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/result_lite[14]} {design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/result_lite[15]} {design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/result_lite[16]} {design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/result_lite[17]} {design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/result_lite[18]} {design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/result_lite[19]} {design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/result_lite[20]} {design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/result_lite[21]} {design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/result_lite[22]} {design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/result_lite[23]} {design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/result_lite[24]} {design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/result_lite[25]} {design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/result_lite[26]} {design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/result_lite[27]} {design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/result_lite[28]} {design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/result_lite[29]} {design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/result_lite[30]} {design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/result_lite[31]}]]
connect_debug_port u_ila_0/probe2 [get_nets [list {design_1_i/accelerator_2049_1/inst/accelerator/agu/cur_state[0]} {design_1_i/accelerator_2049_1/inst/accelerator/agu/cur_state[1]} {design_1_i/accelerator_2049_1/inst/accelerator/agu/cur_state[2]} {design_1_i/accelerator_2049_1/inst/accelerator/agu/cur_state[3]} {design_1_i/accelerator_2049_1/inst/accelerator/agu/cur_state[4]}]]
connect_debug_port u_ila_0/probe3 [get_nets [list {design_1_i/accelerator_2049_1/inst/accelerator/results/mem[0][0]} {design_1_i/accelerator_2049_1/inst/accelerator/results/mem[0][1]} {design_1_i/accelerator_2049_1/inst/accelerator/results/mem[0][2]} {design_1_i/accelerator_2049_1/inst/accelerator/results/mem[0][3]} {design_1_i/accelerator_2049_1/inst/accelerator/results/mem[0][4]} {design_1_i/accelerator_2049_1/inst/accelerator/results/mem[0][5]} {design_1_i/accelerator_2049_1/inst/accelerator/results/mem[0][6]} {design_1_i/accelerator_2049_1/inst/accelerator/results/mem[0][7]} {design_1_i/accelerator_2049_1/inst/accelerator/results/mem[0][8]} {design_1_i/accelerator_2049_1/inst/accelerator/results/mem[0][9]} {design_1_i/accelerator_2049_1/inst/accelerator/results/mem[0][10]} {design_1_i/accelerator_2049_1/inst/accelerator/results/mem[0][11]} {design_1_i/accelerator_2049_1/inst/accelerator/results/mem[0][12]} {design_1_i/accelerator_2049_1/inst/accelerator/results/mem[0][13]} {design_1_i/accelerator_2049_1/inst/accelerator/results/mem[0][14]} {design_1_i/accelerator_2049_1/inst/accelerator/results/mem[0][15]} {design_1_i/accelerator_2049_1/inst/accelerator/results/mem[0][16]} {design_1_i/accelerator_2049_1/inst/accelerator/results/mem[0][17]} {design_1_i/accelerator_2049_1/inst/accelerator/results/mem[0][18]} {design_1_i/accelerator_2049_1/inst/accelerator/results/mem[0][19]} {design_1_i/accelerator_2049_1/inst/accelerator/results/mem[0][20]} {design_1_i/accelerator_2049_1/inst/accelerator/results/mem[0][21]} {design_1_i/accelerator_2049_1/inst/accelerator/results/mem[0][22]} {design_1_i/accelerator_2049_1/inst/accelerator/results/mem[0][23]} {design_1_i/accelerator_2049_1/inst/accelerator/results/mem[0][24]} {design_1_i/accelerator_2049_1/inst/accelerator/results/mem[0][25]} {design_1_i/accelerator_2049_1/inst/accelerator/results/mem[0][26]} {design_1_i/accelerator_2049_1/inst/accelerator/results/mem[0][27]} {design_1_i/accelerator_2049_1/inst/accelerator/results/mem[0][28]} {design_1_i/accelerator_2049_1/inst/accelerator/results/mem[0][29]} {design_1_i/accelerator_2049_1/inst/accelerator/results/mem[0][30]} {design_1_i/accelerator_2049_1/inst/accelerator/results/mem[0][31]}]]
connect_debug_port u_ila_0/probe4 [get_nets [list design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/debug_reg]]
connect_debug_port u_ila_0/probe5 [get_nets [list design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/permanent_valid]]
connect_debug_port u_ila_0/probe6 [get_nets [list design_1_i/accelerator_2049_1/inst/accelerator/m00_axis_tlast_from_agu]]
connect_debug_port u_ila_0/probe7 [get_nets [list design_1_i/accelerator_2049_1/inst/start]]
connect_debug_port u_ila_0/probe8 [get_nets [list design_1_i/accelerator_2049_1/inst/accelerator/m00_axis_tready_from_agu]]
connect_debug_port u_ila_0/probe9 [get_nets [list design_1_i/accelerator_2049_1/inst/sel]]






connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/accelerator_2049_0/inst/accelerator/m00_axis_tdata[0]} {design_1_i/accelerator_2049_0/inst/accelerator/m00_axis_tdata[1]} {design_1_i/accelerator_2049_0/inst/accelerator/m00_axis_tdata[2]} {design_1_i/accelerator_2049_0/inst/accelerator/m00_axis_tdata[3]} {design_1_i/accelerator_2049_0/inst/accelerator/m00_axis_tdata[4]} {design_1_i/accelerator_2049_0/inst/accelerator/m00_axis_tdata[5]} {design_1_i/accelerator_2049_0/inst/accelerator/m00_axis_tdata[6]} {design_1_i/accelerator_2049_0/inst/accelerator/m00_axis_tdata[7]} {design_1_i/accelerator_2049_0/inst/accelerator/m00_axis_tdata[8]} {design_1_i/accelerator_2049_0/inst/accelerator/m00_axis_tdata[9]} {design_1_i/accelerator_2049_0/inst/accelerator/m00_axis_tdata[10]} {design_1_i/accelerator_2049_0/inst/accelerator/m00_axis_tdata[11]} {design_1_i/accelerator_2049_0/inst/accelerator/m00_axis_tdata[12]} {design_1_i/accelerator_2049_0/inst/accelerator/m00_axis_tdata[13]} {design_1_i/accelerator_2049_0/inst/accelerator/m00_axis_tdata[14]} {design_1_i/accelerator_2049_0/inst/accelerator/m00_axis_tdata[15]} {design_1_i/accelerator_2049_0/inst/accelerator/m00_axis_tdata[16]} {design_1_i/accelerator_2049_0/inst/accelerator/m00_axis_tdata[17]} {design_1_i/accelerator_2049_0/inst/accelerator/m00_axis_tdata[18]} {design_1_i/accelerator_2049_0/inst/accelerator/m00_axis_tdata[19]} {design_1_i/accelerator_2049_0/inst/accelerator/m00_axis_tdata[20]} {design_1_i/accelerator_2049_0/inst/accelerator/m00_axis_tdata[21]} {design_1_i/accelerator_2049_0/inst/accelerator/m00_axis_tdata[22]} {design_1_i/accelerator_2049_0/inst/accelerator/m00_axis_tdata[23]} {design_1_i/accelerator_2049_0/inst/accelerator/m00_axis_tdata[24]} {design_1_i/accelerator_2049_0/inst/accelerator/m00_axis_tdata[25]} {design_1_i/accelerator_2049_0/inst/accelerator/m00_axis_tdata[26]} {design_1_i/accelerator_2049_0/inst/accelerator/m00_axis_tdata[27]} {design_1_i/accelerator_2049_0/inst/accelerator/m00_axis_tdata[28]} {design_1_i/accelerator_2049_0/inst/accelerator/m00_axis_tdata[29]} {design_1_i/accelerator_2049_0/inst/accelerator/m00_axis_tdata[30]} {design_1_i/accelerator_2049_0/inst/accelerator/m00_axis_tdata[31]}]]
connect_debug_port u_ila_0/probe1 [get_nets [list {design_1_i/accelerator_2049_0/inst/MatMul_v1_0_S00_AXI_inst/result_lite[0]} {design_1_i/accelerator_2049_0/inst/MatMul_v1_0_S00_AXI_inst/result_lite[1]} {design_1_i/accelerator_2049_0/inst/MatMul_v1_0_S00_AXI_inst/result_lite[2]} {design_1_i/accelerator_2049_0/inst/MatMul_v1_0_S00_AXI_inst/result_lite[3]} {design_1_i/accelerator_2049_0/inst/MatMul_v1_0_S00_AXI_inst/result_lite[4]} {design_1_i/accelerator_2049_0/inst/MatMul_v1_0_S00_AXI_inst/result_lite[5]} {design_1_i/accelerator_2049_0/inst/MatMul_v1_0_S00_AXI_inst/result_lite[6]} {design_1_i/accelerator_2049_0/inst/MatMul_v1_0_S00_AXI_inst/result_lite[7]} {design_1_i/accelerator_2049_0/inst/MatMul_v1_0_S00_AXI_inst/result_lite[8]} {design_1_i/accelerator_2049_0/inst/MatMul_v1_0_S00_AXI_inst/result_lite[9]} {design_1_i/accelerator_2049_0/inst/MatMul_v1_0_S00_AXI_inst/result_lite[10]} {design_1_i/accelerator_2049_0/inst/MatMul_v1_0_S00_AXI_inst/result_lite[11]} {design_1_i/accelerator_2049_0/inst/MatMul_v1_0_S00_AXI_inst/result_lite[12]} {design_1_i/accelerator_2049_0/inst/MatMul_v1_0_S00_AXI_inst/result_lite[13]} {design_1_i/accelerator_2049_0/inst/MatMul_v1_0_S00_AXI_inst/result_lite[14]} {design_1_i/accelerator_2049_0/inst/MatMul_v1_0_S00_AXI_inst/result_lite[15]} {design_1_i/accelerator_2049_0/inst/MatMul_v1_0_S00_AXI_inst/result_lite[16]} {design_1_i/accelerator_2049_0/inst/MatMul_v1_0_S00_AXI_inst/result_lite[17]} {design_1_i/accelerator_2049_0/inst/MatMul_v1_0_S00_AXI_inst/result_lite[18]} {design_1_i/accelerator_2049_0/inst/MatMul_v1_0_S00_AXI_inst/result_lite[19]} {design_1_i/accelerator_2049_0/inst/MatMul_v1_0_S00_AXI_inst/result_lite[20]} {design_1_i/accelerator_2049_0/inst/MatMul_v1_0_S00_AXI_inst/result_lite[21]} {design_1_i/accelerator_2049_0/inst/MatMul_v1_0_S00_AXI_inst/result_lite[22]} {design_1_i/accelerator_2049_0/inst/MatMul_v1_0_S00_AXI_inst/result_lite[23]} {design_1_i/accelerator_2049_0/inst/MatMul_v1_0_S00_AXI_inst/result_lite[24]} {design_1_i/accelerator_2049_0/inst/MatMul_v1_0_S00_AXI_inst/result_lite[25]} {design_1_i/accelerator_2049_0/inst/MatMul_v1_0_S00_AXI_inst/result_lite[26]} {design_1_i/accelerator_2049_0/inst/MatMul_v1_0_S00_AXI_inst/result_lite[27]} {design_1_i/accelerator_2049_0/inst/MatMul_v1_0_S00_AXI_inst/result_lite[28]} {design_1_i/accelerator_2049_0/inst/MatMul_v1_0_S00_AXI_inst/result_lite[29]} {design_1_i/accelerator_2049_0/inst/MatMul_v1_0_S00_AXI_inst/result_lite[30]} {design_1_i/accelerator_2049_0/inst/MatMul_v1_0_S00_AXI_inst/result_lite[31]}]]
connect_debug_port u_ila_0/probe2 [get_nets [list {design_1_i/accelerator_2049_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg2[0]}]]
connect_debug_port u_ila_0/probe3 [get_nets [list {design_1_i/accelerator_2049_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[0]} {design_1_i/accelerator_2049_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[1]} {design_1_i/accelerator_2049_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[2]} {design_1_i/accelerator_2049_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[3]} {design_1_i/accelerator_2049_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[4]} {design_1_i/accelerator_2049_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[5]} {design_1_i/accelerator_2049_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[6]} {design_1_i/accelerator_2049_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[7]} {design_1_i/accelerator_2049_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[8]} {design_1_i/accelerator_2049_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[9]} {design_1_i/accelerator_2049_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[10]} {design_1_i/accelerator_2049_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[11]} {design_1_i/accelerator_2049_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[12]} {design_1_i/accelerator_2049_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[13]} {design_1_i/accelerator_2049_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[14]} {design_1_i/accelerator_2049_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[15]} {design_1_i/accelerator_2049_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[16]} {design_1_i/accelerator_2049_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[17]} {design_1_i/accelerator_2049_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[18]} {design_1_i/accelerator_2049_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[19]} {design_1_i/accelerator_2049_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[20]} {design_1_i/accelerator_2049_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[21]} {design_1_i/accelerator_2049_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[22]} {design_1_i/accelerator_2049_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[23]} {design_1_i/accelerator_2049_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[24]} {design_1_i/accelerator_2049_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[25]} {design_1_i/accelerator_2049_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[26]} {design_1_i/accelerator_2049_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[27]} {design_1_i/accelerator_2049_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[28]} {design_1_i/accelerator_2049_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[29]} {design_1_i/accelerator_2049_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[30]} {design_1_i/accelerator_2049_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[31]}]]
connect_debug_port u_ila_0/probe4 [get_nets [list {design_1_i/accelerator_2049_0/inst/accelerator/agu/cur_state[0]} {design_1_i/accelerator_2049_0/inst/accelerator/agu/cur_state[1]} {design_1_i/accelerator_2049_0/inst/accelerator/agu/cur_state[2]} {design_1_i/accelerator_2049_0/inst/accelerator/agu/cur_state[3]} {design_1_i/accelerator_2049_0/inst/accelerator/agu/cur_state[4]}]]
connect_debug_port u_ila_0/probe5 [get_nets [list {design_1_i/accelerator_2049_0/inst/accelerator/results/mem[0][0]} {design_1_i/accelerator_2049_0/inst/accelerator/results/mem[0][1]} {design_1_i/accelerator_2049_0/inst/accelerator/results/mem[0][2]} {design_1_i/accelerator_2049_0/inst/accelerator/results/mem[0][3]} {design_1_i/accelerator_2049_0/inst/accelerator/results/mem[0][4]} {design_1_i/accelerator_2049_0/inst/accelerator/results/mem[0][5]} {design_1_i/accelerator_2049_0/inst/accelerator/results/mem[0][6]} {design_1_i/accelerator_2049_0/inst/accelerator/results/mem[0][7]} {design_1_i/accelerator_2049_0/inst/accelerator/results/mem[0][8]} {design_1_i/accelerator_2049_0/inst/accelerator/results/mem[0][9]} {design_1_i/accelerator_2049_0/inst/accelerator/results/mem[0][10]} {design_1_i/accelerator_2049_0/inst/accelerator/results/mem[0][11]} {design_1_i/accelerator_2049_0/inst/accelerator/results/mem[0][12]} {design_1_i/accelerator_2049_0/inst/accelerator/results/mem[0][13]} {design_1_i/accelerator_2049_0/inst/accelerator/results/mem[0][14]} {design_1_i/accelerator_2049_0/inst/accelerator/results/mem[0][15]} {design_1_i/accelerator_2049_0/inst/accelerator/results/mem[0][16]} {design_1_i/accelerator_2049_0/inst/accelerator/results/mem[0][17]} {design_1_i/accelerator_2049_0/inst/accelerator/results/mem[0][18]} {design_1_i/accelerator_2049_0/inst/accelerator/results/mem[0][19]} {design_1_i/accelerator_2049_0/inst/accelerator/results/mem[0][20]} {design_1_i/accelerator_2049_0/inst/accelerator/results/mem[0][21]} {design_1_i/accelerator_2049_0/inst/accelerator/results/mem[0][22]} {design_1_i/accelerator_2049_0/inst/accelerator/results/mem[0][23]} {design_1_i/accelerator_2049_0/inst/accelerator/results/mem[0][24]} {design_1_i/accelerator_2049_0/inst/accelerator/results/mem[0][25]} {design_1_i/accelerator_2049_0/inst/accelerator/results/mem[0][26]} {design_1_i/accelerator_2049_0/inst/accelerator/results/mem[0][27]} {design_1_i/accelerator_2049_0/inst/accelerator/results/mem[0][28]} {design_1_i/accelerator_2049_0/inst/accelerator/results/mem[0][29]} {design_1_i/accelerator_2049_0/inst/accelerator/results/mem[0][30]} {design_1_i/accelerator_2049_0/inst/accelerator/results/mem[0][31]}]]
connect_debug_port u_ila_0/probe6 [get_nets [list design_1_i/accelerator_2049_0/inst/MatMul_v1_0_S00_AXI_inst/debug_reg]]
connect_debug_port u_ila_0/probe7 [get_nets [list design_1_i/accelerator_2049_0/inst/sel]]
connect_debug_port u_ila_0/probe8 [get_nets [list design_1_i/accelerator_2049_0/inst/start]]
connect_debug_port u_ila_0/probe9 [get_nets [list design_1_i/accelerator_2049_0/inst/accelerator/m00_axis_tready_from_agu]]
connect_debug_port u_ila_0/probe10 [get_nets [list design_1_i/accelerator_2049_0/inst/accelerator/m00_axis_tlast_from_agu]]
connect_debug_port u_ila_0/probe11 [get_nets [list design_1_i/accelerator_2049_0/inst/MatMul_v1_0_S00_AXI_inst/permanent_valid]]



connect_debug_port u_ila_0/probe12 [get_nets [list design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/consistent_result]]


connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/result_lite[0]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/result_lite[1]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/result_lite[2]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/result_lite[3]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/result_lite[4]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/result_lite[5]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/result_lite[6]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/result_lite[7]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/result_lite[8]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/result_lite[9]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/result_lite[10]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/result_lite[11]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/result_lite[12]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/result_lite[13]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/result_lite[14]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/result_lite[15]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/result_lite[16]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/result_lite[17]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/result_lite[18]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/result_lite[19]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/result_lite[20]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/result_lite[21]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/result_lite[22]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/result_lite[23]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/result_lite[24]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/result_lite[25]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/result_lite[26]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/result_lite[27]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/result_lite[28]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/result_lite[29]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/result_lite[30]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/result_lite[31]}]]
connect_debug_port u_ila_0/probe1 [get_nets [list {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/consistent_result[0]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/consistent_result[1]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/consistent_result[2]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/consistent_result[3]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/consistent_result[4]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/consistent_result[5]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/consistent_result[6]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/consistent_result[7]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/consistent_result[8]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/consistent_result[9]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/consistent_result[10]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/consistent_result[11]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/consistent_result[12]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/consistent_result[13]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/consistent_result[14]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/consistent_result[15]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/consistent_result[16]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/consistent_result[17]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/consistent_result[18]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/consistent_result[19]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/consistent_result[20]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/consistent_result[21]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/consistent_result[22]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/consistent_result[23]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/consistent_result[24]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/consistent_result[25]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/consistent_result[26]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/consistent_result[27]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/consistent_result[28]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/consistent_result[29]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/consistent_result[30]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/consistent_result[31]}]]
connect_debug_port u_ila_0/probe2 [get_nets [list {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[0]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[1]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[2]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[3]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[4]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[5]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[6]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[7]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[8]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[9]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[10]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[11]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[12]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[13]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[14]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[15]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[16]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[17]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[18]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[19]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[20]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[21]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[22]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[23]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[24]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[25]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[26]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[27]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[28]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[29]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[30]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[31]}]]
connect_debug_port u_ila_0/probe3 [get_nets [list {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg2[0]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg2[1]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg2[2]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg2[3]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg2[4]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg2[5]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg2[6]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg2[7]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg2[8]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg2[9]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg2[10]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg2[11]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg2[12]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg2[13]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg2[14]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg2[15]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg2[16]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg2[17]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg2[18]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg2[19]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg2[20]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg2[21]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg2[22]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg2[23]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg2[24]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg2[25]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg2[26]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg2[27]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg2[28]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg2[29]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg2[30]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg2[31]}]]
connect_debug_port u_ila_0/probe4 [get_nets [list {design_1_i/vector_acc_0/inst/accelerator/agu/cur_state[0]} {design_1_i/vector_acc_0/inst/accelerator/agu/cur_state[1]} {design_1_i/vector_acc_0/inst/accelerator/agu/cur_state[2]} {design_1_i/vector_acc_0/inst/accelerator/agu/cur_state[3]} {design_1_i/vector_acc_0/inst/accelerator/agu/cur_state[4]}]]
connect_debug_port u_ila_0/probe5 [get_nets [list {design_1_i/vector_acc_0/inst/accelerator/m00_axis_tdata[0]} {design_1_i/vector_acc_0/inst/accelerator/m00_axis_tdata[1]} {design_1_i/vector_acc_0/inst/accelerator/m00_axis_tdata[2]} {design_1_i/vector_acc_0/inst/accelerator/m00_axis_tdata[3]} {design_1_i/vector_acc_0/inst/accelerator/m00_axis_tdata[4]} {design_1_i/vector_acc_0/inst/accelerator/m00_axis_tdata[5]} {design_1_i/vector_acc_0/inst/accelerator/m00_axis_tdata[6]} {design_1_i/vector_acc_0/inst/accelerator/m00_axis_tdata[7]} {design_1_i/vector_acc_0/inst/accelerator/m00_axis_tdata[8]} {design_1_i/vector_acc_0/inst/accelerator/m00_axis_tdata[9]} {design_1_i/vector_acc_0/inst/accelerator/m00_axis_tdata[10]} {design_1_i/vector_acc_0/inst/accelerator/m00_axis_tdata[11]} {design_1_i/vector_acc_0/inst/accelerator/m00_axis_tdata[12]} {design_1_i/vector_acc_0/inst/accelerator/m00_axis_tdata[13]} {design_1_i/vector_acc_0/inst/accelerator/m00_axis_tdata[14]} {design_1_i/vector_acc_0/inst/accelerator/m00_axis_tdata[15]} {design_1_i/vector_acc_0/inst/accelerator/m00_axis_tdata[16]} {design_1_i/vector_acc_0/inst/accelerator/m00_axis_tdata[17]} {design_1_i/vector_acc_0/inst/accelerator/m00_axis_tdata[18]} {design_1_i/vector_acc_0/inst/accelerator/m00_axis_tdata[19]} {design_1_i/vector_acc_0/inst/accelerator/m00_axis_tdata[20]} {design_1_i/vector_acc_0/inst/accelerator/m00_axis_tdata[21]} {design_1_i/vector_acc_0/inst/accelerator/m00_axis_tdata[22]} {design_1_i/vector_acc_0/inst/accelerator/m00_axis_tdata[23]} {design_1_i/vector_acc_0/inst/accelerator/m00_axis_tdata[24]} {design_1_i/vector_acc_0/inst/accelerator/m00_axis_tdata[25]} {design_1_i/vector_acc_0/inst/accelerator/m00_axis_tdata[26]} {design_1_i/vector_acc_0/inst/accelerator/m00_axis_tdata[27]} {design_1_i/vector_acc_0/inst/accelerator/m00_axis_tdata[28]} {design_1_i/vector_acc_0/inst/accelerator/m00_axis_tdata[29]} {design_1_i/vector_acc_0/inst/accelerator/m00_axis_tdata[30]} {design_1_i/vector_acc_0/inst/accelerator/m00_axis_tdata[31]}]]
connect_debug_port u_ila_0/probe6 [get_nets [list {design_1_i/vector_acc_0/inst/accelerator/data_in_mat_RESULT[0]} {design_1_i/vector_acc_0/inst/accelerator/data_in_mat_RESULT[1]} {design_1_i/vector_acc_0/inst/accelerator/data_in_mat_RESULT[2]} {design_1_i/vector_acc_0/inst/accelerator/data_in_mat_RESULT[3]} {design_1_i/vector_acc_0/inst/accelerator/data_in_mat_RESULT[4]} {design_1_i/vector_acc_0/inst/accelerator/data_in_mat_RESULT[5]} {design_1_i/vector_acc_0/inst/accelerator/data_in_mat_RESULT[6]} {design_1_i/vector_acc_0/inst/accelerator/data_in_mat_RESULT[7]} {design_1_i/vector_acc_0/inst/accelerator/data_in_mat_RESULT[8]} {design_1_i/vector_acc_0/inst/accelerator/data_in_mat_RESULT[9]} {design_1_i/vector_acc_0/inst/accelerator/data_in_mat_RESULT[10]} {design_1_i/vector_acc_0/inst/accelerator/data_in_mat_RESULT[11]} {design_1_i/vector_acc_0/inst/accelerator/data_in_mat_RESULT[12]} {design_1_i/vector_acc_0/inst/accelerator/data_in_mat_RESULT[13]} {design_1_i/vector_acc_0/inst/accelerator/data_in_mat_RESULT[14]} {design_1_i/vector_acc_0/inst/accelerator/data_in_mat_RESULT[15]} {design_1_i/vector_acc_0/inst/accelerator/data_in_mat_RESULT[16]} {design_1_i/vector_acc_0/inst/accelerator/data_in_mat_RESULT[17]} {design_1_i/vector_acc_0/inst/accelerator/data_in_mat_RESULT[18]} {design_1_i/vector_acc_0/inst/accelerator/data_in_mat_RESULT[19]} {design_1_i/vector_acc_0/inst/accelerator/data_in_mat_RESULT[20]} {design_1_i/vector_acc_0/inst/accelerator/data_in_mat_RESULT[21]} {design_1_i/vector_acc_0/inst/accelerator/data_in_mat_RESULT[22]} {design_1_i/vector_acc_0/inst/accelerator/data_in_mat_RESULT[23]} {design_1_i/vector_acc_0/inst/accelerator/data_in_mat_RESULT[24]} {design_1_i/vector_acc_0/inst/accelerator/data_in_mat_RESULT[25]} {design_1_i/vector_acc_0/inst/accelerator/data_in_mat_RESULT[26]} {design_1_i/vector_acc_0/inst/accelerator/data_in_mat_RESULT[27]} {design_1_i/vector_acc_0/inst/accelerator/data_in_mat_RESULT[28]} {design_1_i/vector_acc_0/inst/accelerator/data_in_mat_RESULT[29]} {design_1_i/vector_acc_0/inst/accelerator/data_in_mat_RESULT[30]} {design_1_i/vector_acc_0/inst/accelerator/data_in_mat_RESULT[31]}]]
connect_debug_port u_ila_0/probe7 [get_nets [list {design_1_i/vector_acc_0/inst/accelerator/results/mem[0][0]} {design_1_i/vector_acc_0/inst/accelerator/results/mem[0][1]} {design_1_i/vector_acc_0/inst/accelerator/results/mem[0][2]} {design_1_i/vector_acc_0/inst/accelerator/results/mem[0][3]} {design_1_i/vector_acc_0/inst/accelerator/results/mem[0][4]} {design_1_i/vector_acc_0/inst/accelerator/results/mem[0][5]} {design_1_i/vector_acc_0/inst/accelerator/results/mem[0][6]} {design_1_i/vector_acc_0/inst/accelerator/results/mem[0][7]} {design_1_i/vector_acc_0/inst/accelerator/results/mem[0][8]} {design_1_i/vector_acc_0/inst/accelerator/results/mem[0][9]} {design_1_i/vector_acc_0/inst/accelerator/results/mem[0][10]} {design_1_i/vector_acc_0/inst/accelerator/results/mem[0][11]} {design_1_i/vector_acc_0/inst/accelerator/results/mem[0][12]} {design_1_i/vector_acc_0/inst/accelerator/results/mem[0][13]} {design_1_i/vector_acc_0/inst/accelerator/results/mem[0][14]} {design_1_i/vector_acc_0/inst/accelerator/results/mem[0][15]} {design_1_i/vector_acc_0/inst/accelerator/results/mem[0][16]} {design_1_i/vector_acc_0/inst/accelerator/results/mem[0][17]} {design_1_i/vector_acc_0/inst/accelerator/results/mem[0][18]} {design_1_i/vector_acc_0/inst/accelerator/results/mem[0][19]} {design_1_i/vector_acc_0/inst/accelerator/results/mem[0][20]} {design_1_i/vector_acc_0/inst/accelerator/results/mem[0][21]} {design_1_i/vector_acc_0/inst/accelerator/results/mem[0][22]} {design_1_i/vector_acc_0/inst/accelerator/results/mem[0][23]} {design_1_i/vector_acc_0/inst/accelerator/results/mem[0][24]} {design_1_i/vector_acc_0/inst/accelerator/results/mem[0][25]} {design_1_i/vector_acc_0/inst/accelerator/results/mem[0][26]} {design_1_i/vector_acc_0/inst/accelerator/results/mem[0][27]} {design_1_i/vector_acc_0/inst/accelerator/results/mem[0][28]} {design_1_i/vector_acc_0/inst/accelerator/results/mem[0][29]} {design_1_i/vector_acc_0/inst/accelerator/results/mem[0][30]} {design_1_i/vector_acc_0/inst/accelerator/results/mem[0][31]}]]
connect_debug_port u_ila_0/probe8 [get_nets [list design_1_i/vector_acc_0/inst/start]]
connect_debug_port u_ila_0/probe9 [get_nets [list design_1_i/vector_acc_0/inst/sel]]
connect_debug_port u_ila_0/probe10 [get_nets [list design_1_i/vector_acc_0/inst/accelerator/m00_axis_tready_from_agu]]
connect_debug_port u_ila_0/probe11 [get_nets [list design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/permanent_valid]]
connect_debug_port u_ila_0/probe12 [get_nets [list design_1_i/vector_acc_0/inst/accelerator/m00_axis_tlast_from_agu]]
connect_debug_port u_ila_0/probe13 [get_nets [list design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/valid_result_lite]]
connect_debug_port u_ila_0/probe14 [get_nets [list design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/temporary_permanent_valid]]




connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/vector_acc_1/inst/accelerator/agu/cur_state[0]} {design_1_i/vector_acc_1/inst/accelerator/agu/cur_state[1]} {design_1_i/vector_acc_1/inst/accelerator/agu/cur_state[2]} {design_1_i/vector_acc_1/inst/accelerator/agu/cur_state[3]} {design_1_i/vector_acc_1/inst/accelerator/agu/cur_state[4]}]]
connect_debug_port u_ila_0/probe1 [get_nets [list {design_1_i/vector_acc_1/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[0]} {design_1_i/vector_acc_1/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[1]} {design_1_i/vector_acc_1/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[2]} {design_1_i/vector_acc_1/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[3]} {design_1_i/vector_acc_1/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[4]} {design_1_i/vector_acc_1/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[5]} {design_1_i/vector_acc_1/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[6]} {design_1_i/vector_acc_1/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[7]} {design_1_i/vector_acc_1/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[8]} {design_1_i/vector_acc_1/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[9]} {design_1_i/vector_acc_1/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[10]} {design_1_i/vector_acc_1/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[11]} {design_1_i/vector_acc_1/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[12]} {design_1_i/vector_acc_1/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[13]} {design_1_i/vector_acc_1/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[14]} {design_1_i/vector_acc_1/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[15]} {design_1_i/vector_acc_1/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[16]} {design_1_i/vector_acc_1/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[17]} {design_1_i/vector_acc_1/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[18]} {design_1_i/vector_acc_1/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[19]} {design_1_i/vector_acc_1/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[20]} {design_1_i/vector_acc_1/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[21]} {design_1_i/vector_acc_1/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[22]} {design_1_i/vector_acc_1/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[23]} {design_1_i/vector_acc_1/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[24]} {design_1_i/vector_acc_1/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[25]} {design_1_i/vector_acc_1/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[26]} {design_1_i/vector_acc_1/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[27]} {design_1_i/vector_acc_1/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[28]} {design_1_i/vector_acc_1/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[29]} {design_1_i/vector_acc_1/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[30]} {design_1_i/vector_acc_1/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[31]}]]
connect_debug_port u_ila_0/probe2 [get_nets [list {design_1_i/vector_acc_1/inst/MatMul_v1_0_S00_AXI_inst/slv_reg2[0]}]]
connect_debug_port u_ila_0/probe3 [get_nets [list {design_1_i/vector_acc_1/inst/MatMul_v1_0_S00_AXI_inst/consistent_result[0]} {design_1_i/vector_acc_1/inst/MatMul_v1_0_S00_AXI_inst/consistent_result[1]} {design_1_i/vector_acc_1/inst/MatMul_v1_0_S00_AXI_inst/consistent_result[2]} {design_1_i/vector_acc_1/inst/MatMul_v1_0_S00_AXI_inst/consistent_result[3]} {design_1_i/vector_acc_1/inst/MatMul_v1_0_S00_AXI_inst/consistent_result[4]} {design_1_i/vector_acc_1/inst/MatMul_v1_0_S00_AXI_inst/consistent_result[5]} {design_1_i/vector_acc_1/inst/MatMul_v1_0_S00_AXI_inst/consistent_result[6]} {design_1_i/vector_acc_1/inst/MatMul_v1_0_S00_AXI_inst/consistent_result[7]} {design_1_i/vector_acc_1/inst/MatMul_v1_0_S00_AXI_inst/consistent_result[8]} {design_1_i/vector_acc_1/inst/MatMul_v1_0_S00_AXI_inst/consistent_result[9]} {design_1_i/vector_acc_1/inst/MatMul_v1_0_S00_AXI_inst/consistent_result[10]} {design_1_i/vector_acc_1/inst/MatMul_v1_0_S00_AXI_inst/consistent_result[11]} {design_1_i/vector_acc_1/inst/MatMul_v1_0_S00_AXI_inst/consistent_result[12]} {design_1_i/vector_acc_1/inst/MatMul_v1_0_S00_AXI_inst/consistent_result[13]} {design_1_i/vector_acc_1/inst/MatMul_v1_0_S00_AXI_inst/consistent_result[14]} {design_1_i/vector_acc_1/inst/MatMul_v1_0_S00_AXI_inst/consistent_result[15]} {design_1_i/vector_acc_1/inst/MatMul_v1_0_S00_AXI_inst/consistent_result[16]} {design_1_i/vector_acc_1/inst/MatMul_v1_0_S00_AXI_inst/consistent_result[17]} {design_1_i/vector_acc_1/inst/MatMul_v1_0_S00_AXI_inst/consistent_result[18]} {design_1_i/vector_acc_1/inst/MatMul_v1_0_S00_AXI_inst/consistent_result[19]} {design_1_i/vector_acc_1/inst/MatMul_v1_0_S00_AXI_inst/consistent_result[20]} {design_1_i/vector_acc_1/inst/MatMul_v1_0_S00_AXI_inst/consistent_result[21]} {design_1_i/vector_acc_1/inst/MatMul_v1_0_S00_AXI_inst/consistent_result[22]} {design_1_i/vector_acc_1/inst/MatMul_v1_0_S00_AXI_inst/consistent_result[23]} {design_1_i/vector_acc_1/inst/MatMul_v1_0_S00_AXI_inst/consistent_result[24]} {design_1_i/vector_acc_1/inst/MatMul_v1_0_S00_AXI_inst/consistent_result[25]} {design_1_i/vector_acc_1/inst/MatMul_v1_0_S00_AXI_inst/consistent_result[26]} {design_1_i/vector_acc_1/inst/MatMul_v1_0_S00_AXI_inst/consistent_result[27]} {design_1_i/vector_acc_1/inst/MatMul_v1_0_S00_AXI_inst/consistent_result[28]} {design_1_i/vector_acc_1/inst/MatMul_v1_0_S00_AXI_inst/consistent_result[29]} {design_1_i/vector_acc_1/inst/MatMul_v1_0_S00_AXI_inst/consistent_result[30]} {design_1_i/vector_acc_1/inst/MatMul_v1_0_S00_AXI_inst/consistent_result[31]}]]
connect_debug_port u_ila_0/probe4 [get_nets [list {design_1_i/vector_acc_1/inst/MatMul_v1_0_S00_AXI_inst/result_lite[0]} {design_1_i/vector_acc_1/inst/MatMul_v1_0_S00_AXI_inst/result_lite[1]} {design_1_i/vector_acc_1/inst/MatMul_v1_0_S00_AXI_inst/result_lite[2]} {design_1_i/vector_acc_1/inst/MatMul_v1_0_S00_AXI_inst/result_lite[3]} {design_1_i/vector_acc_1/inst/MatMul_v1_0_S00_AXI_inst/result_lite[4]} {design_1_i/vector_acc_1/inst/MatMul_v1_0_S00_AXI_inst/result_lite[5]} {design_1_i/vector_acc_1/inst/MatMul_v1_0_S00_AXI_inst/result_lite[6]} {design_1_i/vector_acc_1/inst/MatMul_v1_0_S00_AXI_inst/result_lite[7]} {design_1_i/vector_acc_1/inst/MatMul_v1_0_S00_AXI_inst/result_lite[8]} {design_1_i/vector_acc_1/inst/MatMul_v1_0_S00_AXI_inst/result_lite[9]} {design_1_i/vector_acc_1/inst/MatMul_v1_0_S00_AXI_inst/result_lite[10]} {design_1_i/vector_acc_1/inst/MatMul_v1_0_S00_AXI_inst/result_lite[11]} {design_1_i/vector_acc_1/inst/MatMul_v1_0_S00_AXI_inst/result_lite[12]} {design_1_i/vector_acc_1/inst/MatMul_v1_0_S00_AXI_inst/result_lite[13]} {design_1_i/vector_acc_1/inst/MatMul_v1_0_S00_AXI_inst/result_lite[14]} {design_1_i/vector_acc_1/inst/MatMul_v1_0_S00_AXI_inst/result_lite[15]} {design_1_i/vector_acc_1/inst/MatMul_v1_0_S00_AXI_inst/result_lite[16]} {design_1_i/vector_acc_1/inst/MatMul_v1_0_S00_AXI_inst/result_lite[17]} {design_1_i/vector_acc_1/inst/MatMul_v1_0_S00_AXI_inst/result_lite[18]} {design_1_i/vector_acc_1/inst/MatMul_v1_0_S00_AXI_inst/result_lite[19]} {design_1_i/vector_acc_1/inst/MatMul_v1_0_S00_AXI_inst/result_lite[20]} {design_1_i/vector_acc_1/inst/MatMul_v1_0_S00_AXI_inst/result_lite[21]} {design_1_i/vector_acc_1/inst/MatMul_v1_0_S00_AXI_inst/result_lite[22]} {design_1_i/vector_acc_1/inst/MatMul_v1_0_S00_AXI_inst/result_lite[23]} {design_1_i/vector_acc_1/inst/MatMul_v1_0_S00_AXI_inst/result_lite[24]} {design_1_i/vector_acc_1/inst/MatMul_v1_0_S00_AXI_inst/result_lite[25]} {design_1_i/vector_acc_1/inst/MatMul_v1_0_S00_AXI_inst/result_lite[26]} {design_1_i/vector_acc_1/inst/MatMul_v1_0_S00_AXI_inst/result_lite[27]} {design_1_i/vector_acc_1/inst/MatMul_v1_0_S00_AXI_inst/result_lite[28]} {design_1_i/vector_acc_1/inst/MatMul_v1_0_S00_AXI_inst/result_lite[29]} {design_1_i/vector_acc_1/inst/MatMul_v1_0_S00_AXI_inst/result_lite[30]} {design_1_i/vector_acc_1/inst/MatMul_v1_0_S00_AXI_inst/result_lite[31]}]]
connect_debug_port u_ila_0/probe5 [get_nets [list {design_1_i/vector_acc_1/inst/accelerator/results/mem[0][0]} {design_1_i/vector_acc_1/inst/accelerator/results/mem[0][1]} {design_1_i/vector_acc_1/inst/accelerator/results/mem[0][2]} {design_1_i/vector_acc_1/inst/accelerator/results/mem[0][3]} {design_1_i/vector_acc_1/inst/accelerator/results/mem[0][4]} {design_1_i/vector_acc_1/inst/accelerator/results/mem[0][5]} {design_1_i/vector_acc_1/inst/accelerator/results/mem[0][6]} {design_1_i/vector_acc_1/inst/accelerator/results/mem[0][7]} {design_1_i/vector_acc_1/inst/accelerator/results/mem[0][8]} {design_1_i/vector_acc_1/inst/accelerator/results/mem[0][9]} {design_1_i/vector_acc_1/inst/accelerator/results/mem[0][10]} {design_1_i/vector_acc_1/inst/accelerator/results/mem[0][11]} {design_1_i/vector_acc_1/inst/accelerator/results/mem[0][12]} {design_1_i/vector_acc_1/inst/accelerator/results/mem[0][13]} {design_1_i/vector_acc_1/inst/accelerator/results/mem[0][14]} {design_1_i/vector_acc_1/inst/accelerator/results/mem[0][15]} {design_1_i/vector_acc_1/inst/accelerator/results/mem[0][16]} {design_1_i/vector_acc_1/inst/accelerator/results/mem[0][17]} {design_1_i/vector_acc_1/inst/accelerator/results/mem[0][18]} {design_1_i/vector_acc_1/inst/accelerator/results/mem[0][19]} {design_1_i/vector_acc_1/inst/accelerator/results/mem[0][20]} {design_1_i/vector_acc_1/inst/accelerator/results/mem[0][21]} {design_1_i/vector_acc_1/inst/accelerator/results/mem[0][22]} {design_1_i/vector_acc_1/inst/accelerator/results/mem[0][23]} {design_1_i/vector_acc_1/inst/accelerator/results/mem[0][24]} {design_1_i/vector_acc_1/inst/accelerator/results/mem[0][25]} {design_1_i/vector_acc_1/inst/accelerator/results/mem[0][26]} {design_1_i/vector_acc_1/inst/accelerator/results/mem[0][27]} {design_1_i/vector_acc_1/inst/accelerator/results/mem[0][28]} {design_1_i/vector_acc_1/inst/accelerator/results/mem[0][29]} {design_1_i/vector_acc_1/inst/accelerator/results/mem[0][30]} {design_1_i/vector_acc_1/inst/accelerator/results/mem[0][31]}]]
connect_debug_port u_ila_0/probe6 [get_nets [list {design_1_i/vector_acc_1/inst/accelerator/inputs/mem[0]__0[0]} {design_1_i/vector_acc_1/inst/accelerator/inputs/mem[0]__0[1]} {design_1_i/vector_acc_1/inst/accelerator/inputs/mem[0]__0[2]} {design_1_i/vector_acc_1/inst/accelerator/inputs/mem[0]__0[3]} {design_1_i/vector_acc_1/inst/accelerator/inputs/mem[0]__0[4]} {design_1_i/vector_acc_1/inst/accelerator/inputs/mem[0]__0[5]} {design_1_i/vector_acc_1/inst/accelerator/inputs/mem[0]__0[6]} {design_1_i/vector_acc_1/inst/accelerator/inputs/mem[0]__0[7]} {design_1_i/vector_acc_1/inst/accelerator/inputs/mem[0]__0[8]} {design_1_i/vector_acc_1/inst/accelerator/inputs/mem[0]__0[9]} {design_1_i/vector_acc_1/inst/accelerator/inputs/mem[0]__0[10]} {design_1_i/vector_acc_1/inst/accelerator/inputs/mem[0]__0[11]} {design_1_i/vector_acc_1/inst/accelerator/inputs/mem[0]__0[12]} {design_1_i/vector_acc_1/inst/accelerator/inputs/mem[0]__0[13]} {design_1_i/vector_acc_1/inst/accelerator/inputs/mem[0]__0[14]} {design_1_i/vector_acc_1/inst/accelerator/inputs/mem[0]__0[15]} {design_1_i/vector_acc_1/inst/accelerator/inputs/mem[0]__0[16]} {design_1_i/vector_acc_1/inst/accelerator/inputs/mem[0]__0[17]} {design_1_i/vector_acc_1/inst/accelerator/inputs/mem[0]__0[18]} {design_1_i/vector_acc_1/inst/accelerator/inputs/mem[0]__0[19]} {design_1_i/vector_acc_1/inst/accelerator/inputs/mem[0]__0[20]} {design_1_i/vector_acc_1/inst/accelerator/inputs/mem[0]__0[21]} {design_1_i/vector_acc_1/inst/accelerator/inputs/mem[0]__0[22]} {design_1_i/vector_acc_1/inst/accelerator/inputs/mem[0]__0[23]} {design_1_i/vector_acc_1/inst/accelerator/inputs/mem[0]__0[24]} {design_1_i/vector_acc_1/inst/accelerator/inputs/mem[0]__0[25]} {design_1_i/vector_acc_1/inst/accelerator/inputs/mem[0]__0[26]} {design_1_i/vector_acc_1/inst/accelerator/inputs/mem[0]__0[27]} {design_1_i/vector_acc_1/inst/accelerator/inputs/mem[0]__0[28]} {design_1_i/vector_acc_1/inst/accelerator/inputs/mem[0]__0[29]} {design_1_i/vector_acc_1/inst/accelerator/inputs/mem[0]__0[30]} {design_1_i/vector_acc_1/inst/accelerator/inputs/mem[0]__0[31]}]]
connect_debug_port u_ila_0/probe7 [get_nets [list design_1_i/vector_acc_1/inst/MatMul_v1_0_S00_AXI_inst/permanent_valid]]
connect_debug_port u_ila_0/probe8 [get_nets [list design_1_i/vector_acc_1/inst/accelerator/m00_axis_tlast_from_agu]]
connect_debug_port u_ila_0/probe9 [get_nets [list design_1_i/vector_acc_1/inst/sel]]
connect_debug_port u_ila_0/probe10 [get_nets [list design_1_i/vector_acc_1/inst/MatMul_v1_0_S00_AXI_inst/valid_result_lite]]
connect_debug_port u_ila_0/probe11 [get_nets [list design_1_i/vector_acc_1/inst/accelerator/m00_axis_tready_from_agu]]
connect_debug_port u_ila_0/probe12 [get_nets [list design_1_i/vector_acc_1/inst/start]]
connect_debug_port u_ila_0/probe13 [get_nets [list design_1_i/vector_acc_1/inst/MatMul_v1_0_S00_AXI_inst/temporary_permanent_valid]]


create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list design_1_i/processing_system7_0/inst/FCLK_CLK0]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 10 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/vector_acc_0/inst/accelerator/addr_INPUT[0]} {design_1_i/vector_acc_0/inst/accelerator/addr_INPUT[1]} {design_1_i/vector_acc_0/inst/accelerator/addr_INPUT[2]} {design_1_i/vector_acc_0/inst/accelerator/addr_INPUT[3]} {design_1_i/vector_acc_0/inst/accelerator/addr_INPUT[4]} {design_1_i/vector_acc_0/inst/accelerator/addr_INPUT[5]} {design_1_i/vector_acc_0/inst/accelerator/addr_INPUT[6]} {design_1_i/vector_acc_0/inst/accelerator/addr_INPUT[7]} {design_1_i/vector_acc_0/inst/accelerator/addr_INPUT[8]} {design_1_i/vector_acc_0/inst/accelerator/addr_INPUT[9]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {design_1_i/vector_acc_0/inst/accelerator/m00_axis_tdata[0]} {design_1_i/vector_acc_0/inst/accelerator/m00_axis_tdata[1]} {design_1_i/vector_acc_0/inst/accelerator/m00_axis_tdata[2]} {design_1_i/vector_acc_0/inst/accelerator/m00_axis_tdata[3]} {design_1_i/vector_acc_0/inst/accelerator/m00_axis_tdata[4]} {design_1_i/vector_acc_0/inst/accelerator/m00_axis_tdata[5]} {design_1_i/vector_acc_0/inst/accelerator/m00_axis_tdata[6]} {design_1_i/vector_acc_0/inst/accelerator/m00_axis_tdata[7]} {design_1_i/vector_acc_0/inst/accelerator/m00_axis_tdata[8]} {design_1_i/vector_acc_0/inst/accelerator/m00_axis_tdata[9]} {design_1_i/vector_acc_0/inst/accelerator/m00_axis_tdata[10]} {design_1_i/vector_acc_0/inst/accelerator/m00_axis_tdata[11]} {design_1_i/vector_acc_0/inst/accelerator/m00_axis_tdata[12]} {design_1_i/vector_acc_0/inst/accelerator/m00_axis_tdata[13]} {design_1_i/vector_acc_0/inst/accelerator/m00_axis_tdata[14]} {design_1_i/vector_acc_0/inst/accelerator/m00_axis_tdata[15]} {design_1_i/vector_acc_0/inst/accelerator/m00_axis_tdata[16]} {design_1_i/vector_acc_0/inst/accelerator/m00_axis_tdata[17]} {design_1_i/vector_acc_0/inst/accelerator/m00_axis_tdata[18]} {design_1_i/vector_acc_0/inst/accelerator/m00_axis_tdata[19]} {design_1_i/vector_acc_0/inst/accelerator/m00_axis_tdata[20]} {design_1_i/vector_acc_0/inst/accelerator/m00_axis_tdata[21]} {design_1_i/vector_acc_0/inst/accelerator/m00_axis_tdata[22]} {design_1_i/vector_acc_0/inst/accelerator/m00_axis_tdata[23]} {design_1_i/vector_acc_0/inst/accelerator/m00_axis_tdata[24]} {design_1_i/vector_acc_0/inst/accelerator/m00_axis_tdata[25]} {design_1_i/vector_acc_0/inst/accelerator/m00_axis_tdata[26]} {design_1_i/vector_acc_0/inst/accelerator/m00_axis_tdata[27]} {design_1_i/vector_acc_0/inst/accelerator/m00_axis_tdata[28]} {design_1_i/vector_acc_0/inst/accelerator/m00_axis_tdata[29]} {design_1_i/vector_acc_0/inst/accelerator/m00_axis_tdata[30]} {design_1_i/vector_acc_0/inst/accelerator/m00_axis_tdata[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[2]__0[0]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[2]__0[1]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[2]__0[2]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[2]__0[3]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[2]__0[4]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[2]__0[5]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[2]__0[6]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[2]__0[7]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[2]__0[8]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[2]__0[9]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[2]__0[10]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[2]__0[11]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[2]__0[12]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[2]__0[13]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[2]__0[14]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[2]__0[15]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[2]__0[16]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[2]__0[17]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[2]__0[18]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[2]__0[19]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[2]__0[20]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[2]__0[21]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[2]__0[22]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[2]__0[23]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[2]__0[24]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[2]__0[25]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[2]__0[26]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[2]__0[27]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[2]__0[28]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[2]__0[29]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[2]__0[30]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[2]__0[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[1]__0[0]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[1]__0[1]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[1]__0[2]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[1]__0[3]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[1]__0[4]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[1]__0[5]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[1]__0[6]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[1]__0[7]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[1]__0[8]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[1]__0[9]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[1]__0[10]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[1]__0[11]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[1]__0[12]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[1]__0[13]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[1]__0[14]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[1]__0[15]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[1]__0[16]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[1]__0[17]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[1]__0[18]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[1]__0[19]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[1]__0[20]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[1]__0[21]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[1]__0[22]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[1]__0[23]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[1]__0[24]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[1]__0[25]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[1]__0[26]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[1]__0[27]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[1]__0[28]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[1]__0[29]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[1]__0[30]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[1]__0[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[0]__0[0]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[0]__0[1]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[0]__0[2]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[0]__0[3]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[0]__0[4]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[0]__0[5]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[0]__0[6]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[0]__0[7]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[0]__0[8]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[0]__0[9]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[0]__0[10]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[0]__0[11]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[0]__0[12]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[0]__0[13]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[0]__0[14]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[0]__0[15]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[0]__0[16]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[0]__0[17]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[0]__0[18]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[0]__0[19]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[0]__0[20]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[0]__0[21]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[0]__0[22]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[0]__0[23]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[0]__0[24]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[0]__0[25]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[0]__0[26]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[0]__0[27]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[0]__0[28]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[0]__0[29]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[0]__0[30]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[0]__0[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
set_property port_width 64 [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {design_1_i/vector_acc_0/inst/accelerator/alu/reg_INPUT[0]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_INPUT[1]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_INPUT[2]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_INPUT[3]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_INPUT[4]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_INPUT[5]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_INPUT[6]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_INPUT[7]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_INPUT[8]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_INPUT[9]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_INPUT[10]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_INPUT[11]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_INPUT[12]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_INPUT[13]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_INPUT[14]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_INPUT[15]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_INPUT[16]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_INPUT[17]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_INPUT[18]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_INPUT[19]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_INPUT[20]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_INPUT[21]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_INPUT[22]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_INPUT[23]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_INPUT[24]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_INPUT[25]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_INPUT[26]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_INPUT[27]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_INPUT[28]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_INPUT[29]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_INPUT[30]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_INPUT[31]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_INPUT[32]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_INPUT[33]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_INPUT[34]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_INPUT[35]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_INPUT[36]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_INPUT[37]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_INPUT[38]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_INPUT[39]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_INPUT[40]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_INPUT[41]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_INPUT[42]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_INPUT[43]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_INPUT[44]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_INPUT[45]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_INPUT[46]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_INPUT[47]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_INPUT[48]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_INPUT[49]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_INPUT[50]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_INPUT[51]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_INPUT[52]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_INPUT[53]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_INPUT[54]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_INPUT[55]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_INPUT[56]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_INPUT[57]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_INPUT[58]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_INPUT[59]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_INPUT[60]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_INPUT[61]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_INPUT[62]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_INPUT[63]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
set_property port_width 64 [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {design_1_i/vector_acc_0/inst/accelerator/alu/cur_result[0]} {design_1_i/vector_acc_0/inst/accelerator/alu/cur_result[1]} {design_1_i/vector_acc_0/inst/accelerator/alu/cur_result[2]} {design_1_i/vector_acc_0/inst/accelerator/alu/cur_result[3]} {design_1_i/vector_acc_0/inst/accelerator/alu/cur_result[4]} {design_1_i/vector_acc_0/inst/accelerator/alu/cur_result[5]} {design_1_i/vector_acc_0/inst/accelerator/alu/cur_result[6]} {design_1_i/vector_acc_0/inst/accelerator/alu/cur_result[7]} {design_1_i/vector_acc_0/inst/accelerator/alu/cur_result[8]} {design_1_i/vector_acc_0/inst/accelerator/alu/cur_result[9]} {design_1_i/vector_acc_0/inst/accelerator/alu/cur_result[10]} {design_1_i/vector_acc_0/inst/accelerator/alu/cur_result[11]} {design_1_i/vector_acc_0/inst/accelerator/alu/cur_result[12]} {design_1_i/vector_acc_0/inst/accelerator/alu/cur_result[13]} {design_1_i/vector_acc_0/inst/accelerator/alu/cur_result[14]} {design_1_i/vector_acc_0/inst/accelerator/alu/cur_result[15]} {design_1_i/vector_acc_0/inst/accelerator/alu/cur_result[16]} {design_1_i/vector_acc_0/inst/accelerator/alu/cur_result[17]} {design_1_i/vector_acc_0/inst/accelerator/alu/cur_result[18]} {design_1_i/vector_acc_0/inst/accelerator/alu/cur_result[19]} {design_1_i/vector_acc_0/inst/accelerator/alu/cur_result[20]} {design_1_i/vector_acc_0/inst/accelerator/alu/cur_result[21]} {design_1_i/vector_acc_0/inst/accelerator/alu/cur_result[22]} {design_1_i/vector_acc_0/inst/accelerator/alu/cur_result[23]} {design_1_i/vector_acc_0/inst/accelerator/alu/cur_result[24]} {design_1_i/vector_acc_0/inst/accelerator/alu/cur_result[25]} {design_1_i/vector_acc_0/inst/accelerator/alu/cur_result[26]} {design_1_i/vector_acc_0/inst/accelerator/alu/cur_result[27]} {design_1_i/vector_acc_0/inst/accelerator/alu/cur_result[28]} {design_1_i/vector_acc_0/inst/accelerator/alu/cur_result[29]} {design_1_i/vector_acc_0/inst/accelerator/alu/cur_result[30]} {design_1_i/vector_acc_0/inst/accelerator/alu/cur_result[31]} {design_1_i/vector_acc_0/inst/accelerator/alu/cur_result[32]} {design_1_i/vector_acc_0/inst/accelerator/alu/cur_result[33]} {design_1_i/vector_acc_0/inst/accelerator/alu/cur_result[34]} {design_1_i/vector_acc_0/inst/accelerator/alu/cur_result[35]} {design_1_i/vector_acc_0/inst/accelerator/alu/cur_result[36]} {design_1_i/vector_acc_0/inst/accelerator/alu/cur_result[37]} {design_1_i/vector_acc_0/inst/accelerator/alu/cur_result[38]} {design_1_i/vector_acc_0/inst/accelerator/alu/cur_result[39]} {design_1_i/vector_acc_0/inst/accelerator/alu/cur_result[40]} {design_1_i/vector_acc_0/inst/accelerator/alu/cur_result[41]} {design_1_i/vector_acc_0/inst/accelerator/alu/cur_result[42]} {design_1_i/vector_acc_0/inst/accelerator/alu/cur_result[43]} {design_1_i/vector_acc_0/inst/accelerator/alu/cur_result[44]} {design_1_i/vector_acc_0/inst/accelerator/alu/cur_result[45]} {design_1_i/vector_acc_0/inst/accelerator/alu/cur_result[46]} {design_1_i/vector_acc_0/inst/accelerator/alu/cur_result[47]} {design_1_i/vector_acc_0/inst/accelerator/alu/cur_result[48]} {design_1_i/vector_acc_0/inst/accelerator/alu/cur_result[49]} {design_1_i/vector_acc_0/inst/accelerator/alu/cur_result[50]} {design_1_i/vector_acc_0/inst/accelerator/alu/cur_result[51]} {design_1_i/vector_acc_0/inst/accelerator/alu/cur_result[52]} {design_1_i/vector_acc_0/inst/accelerator/alu/cur_result[53]} {design_1_i/vector_acc_0/inst/accelerator/alu/cur_result[54]} {design_1_i/vector_acc_0/inst/accelerator/alu/cur_result[55]} {design_1_i/vector_acc_0/inst/accelerator/alu/cur_result[56]} {design_1_i/vector_acc_0/inst/accelerator/alu/cur_result[57]} {design_1_i/vector_acc_0/inst/accelerator/alu/cur_result[58]} {design_1_i/vector_acc_0/inst/accelerator/alu/cur_result[59]} {design_1_i/vector_acc_0/inst/accelerator/alu/cur_result[60]} {design_1_i/vector_acc_0/inst/accelerator/alu/cur_result[61]} {design_1_i/vector_acc_0/inst/accelerator/alu/cur_result[62]} {design_1_i/vector_acc_0/inst/accelerator/alu/cur_result[63]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
set_property port_width 64 [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {design_1_i/vector_acc_0/inst/accelerator/alu/pre_result[0]} {design_1_i/vector_acc_0/inst/accelerator/alu/pre_result[1]} {design_1_i/vector_acc_0/inst/accelerator/alu/pre_result[2]} {design_1_i/vector_acc_0/inst/accelerator/alu/pre_result[3]} {design_1_i/vector_acc_0/inst/accelerator/alu/pre_result[4]} {design_1_i/vector_acc_0/inst/accelerator/alu/pre_result[5]} {design_1_i/vector_acc_0/inst/accelerator/alu/pre_result[6]} {design_1_i/vector_acc_0/inst/accelerator/alu/pre_result[7]} {design_1_i/vector_acc_0/inst/accelerator/alu/pre_result[8]} {design_1_i/vector_acc_0/inst/accelerator/alu/pre_result[9]} {design_1_i/vector_acc_0/inst/accelerator/alu/pre_result[10]} {design_1_i/vector_acc_0/inst/accelerator/alu/pre_result[11]} {design_1_i/vector_acc_0/inst/accelerator/alu/pre_result[12]} {design_1_i/vector_acc_0/inst/accelerator/alu/pre_result[13]} {design_1_i/vector_acc_0/inst/accelerator/alu/pre_result[14]} {design_1_i/vector_acc_0/inst/accelerator/alu/pre_result[15]} {design_1_i/vector_acc_0/inst/accelerator/alu/pre_result[16]} {design_1_i/vector_acc_0/inst/accelerator/alu/pre_result[17]} {design_1_i/vector_acc_0/inst/accelerator/alu/pre_result[18]} {design_1_i/vector_acc_0/inst/accelerator/alu/pre_result[19]} {design_1_i/vector_acc_0/inst/accelerator/alu/pre_result[20]} {design_1_i/vector_acc_0/inst/accelerator/alu/pre_result[21]} {design_1_i/vector_acc_0/inst/accelerator/alu/pre_result[22]} {design_1_i/vector_acc_0/inst/accelerator/alu/pre_result[23]} {design_1_i/vector_acc_0/inst/accelerator/alu/pre_result[24]} {design_1_i/vector_acc_0/inst/accelerator/alu/pre_result[25]} {design_1_i/vector_acc_0/inst/accelerator/alu/pre_result[26]} {design_1_i/vector_acc_0/inst/accelerator/alu/pre_result[27]} {design_1_i/vector_acc_0/inst/accelerator/alu/pre_result[28]} {design_1_i/vector_acc_0/inst/accelerator/alu/pre_result[29]} {design_1_i/vector_acc_0/inst/accelerator/alu/pre_result[30]} {design_1_i/vector_acc_0/inst/accelerator/alu/pre_result[31]} {design_1_i/vector_acc_0/inst/accelerator/alu/pre_result[32]} {design_1_i/vector_acc_0/inst/accelerator/alu/pre_result[33]} {design_1_i/vector_acc_0/inst/accelerator/alu/pre_result[34]} {design_1_i/vector_acc_0/inst/accelerator/alu/pre_result[35]} {design_1_i/vector_acc_0/inst/accelerator/alu/pre_result[36]} {design_1_i/vector_acc_0/inst/accelerator/alu/pre_result[37]} {design_1_i/vector_acc_0/inst/accelerator/alu/pre_result[38]} {design_1_i/vector_acc_0/inst/accelerator/alu/pre_result[39]} {design_1_i/vector_acc_0/inst/accelerator/alu/pre_result[40]} {design_1_i/vector_acc_0/inst/accelerator/alu/pre_result[41]} {design_1_i/vector_acc_0/inst/accelerator/alu/pre_result[42]} {design_1_i/vector_acc_0/inst/accelerator/alu/pre_result[43]} {design_1_i/vector_acc_0/inst/accelerator/alu/pre_result[44]} {design_1_i/vector_acc_0/inst/accelerator/alu/pre_result[45]} {design_1_i/vector_acc_0/inst/accelerator/alu/pre_result[46]} {design_1_i/vector_acc_0/inst/accelerator/alu/pre_result[47]} {design_1_i/vector_acc_0/inst/accelerator/alu/pre_result[48]} {design_1_i/vector_acc_0/inst/accelerator/alu/pre_result[49]} {design_1_i/vector_acc_0/inst/accelerator/alu/pre_result[50]} {design_1_i/vector_acc_0/inst/accelerator/alu/pre_result[51]} {design_1_i/vector_acc_0/inst/accelerator/alu/pre_result[52]} {design_1_i/vector_acc_0/inst/accelerator/alu/pre_result[53]} {design_1_i/vector_acc_0/inst/accelerator/alu/pre_result[54]} {design_1_i/vector_acc_0/inst/accelerator/alu/pre_result[55]} {design_1_i/vector_acc_0/inst/accelerator/alu/pre_result[56]} {design_1_i/vector_acc_0/inst/accelerator/alu/pre_result[57]} {design_1_i/vector_acc_0/inst/accelerator/alu/pre_result[58]} {design_1_i/vector_acc_0/inst/accelerator/alu/pre_result[59]} {design_1_i/vector_acc_0/inst/accelerator/alu/pre_result[60]} {design_1_i/vector_acc_0/inst/accelerator/alu/pre_result[61]} {design_1_i/vector_acc_0/inst/accelerator/alu/pre_result[62]} {design_1_i/vector_acc_0/inst/accelerator/alu/pre_result[63]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
set_property port_width 64 [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {design_1_i/vector_acc_0/inst/accelerator/alu/reg_WEIGHTS[0]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_WEIGHTS[1]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_WEIGHTS[2]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_WEIGHTS[3]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_WEIGHTS[4]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_WEIGHTS[5]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_WEIGHTS[6]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_WEIGHTS[7]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_WEIGHTS[8]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_WEIGHTS[9]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_WEIGHTS[10]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_WEIGHTS[11]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_WEIGHTS[12]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_WEIGHTS[13]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_WEIGHTS[14]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_WEIGHTS[15]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_WEIGHTS[16]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_WEIGHTS[17]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_WEIGHTS[18]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_WEIGHTS[19]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_WEIGHTS[20]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_WEIGHTS[21]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_WEIGHTS[22]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_WEIGHTS[23]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_WEIGHTS[24]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_WEIGHTS[25]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_WEIGHTS[26]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_WEIGHTS[27]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_WEIGHTS[28]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_WEIGHTS[29]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_WEIGHTS[30]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_WEIGHTS[31]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_WEIGHTS[32]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_WEIGHTS[33]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_WEIGHTS[34]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_WEIGHTS[35]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_WEIGHTS[36]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_WEIGHTS[37]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_WEIGHTS[38]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_WEIGHTS[39]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_WEIGHTS[40]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_WEIGHTS[41]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_WEIGHTS[42]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_WEIGHTS[43]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_WEIGHTS[44]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_WEIGHTS[45]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_WEIGHTS[46]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_WEIGHTS[47]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_WEIGHTS[48]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_WEIGHTS[49]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_WEIGHTS[50]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_WEIGHTS[51]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_WEIGHTS[52]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_WEIGHTS[53]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_WEIGHTS[54]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_WEIGHTS[55]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_WEIGHTS[56]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_WEIGHTS[57]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_WEIGHTS[58]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_WEIGHTS[59]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_WEIGHTS[60]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_WEIGHTS[61]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_WEIGHTS[62]} {design_1_i/vector_acc_0/inst/accelerator/alu/reg_WEIGHTS[63]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
set_property port_width 32 [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {design_1_i/vector_acc_0/inst/accelerator/results/mem[0][0]} {design_1_i/vector_acc_0/inst/accelerator/results/mem[0][1]} {design_1_i/vector_acc_0/inst/accelerator/results/mem[0][2]} {design_1_i/vector_acc_0/inst/accelerator/results/mem[0][3]} {design_1_i/vector_acc_0/inst/accelerator/results/mem[0][4]} {design_1_i/vector_acc_0/inst/accelerator/results/mem[0][5]} {design_1_i/vector_acc_0/inst/accelerator/results/mem[0][6]} {design_1_i/vector_acc_0/inst/accelerator/results/mem[0][7]} {design_1_i/vector_acc_0/inst/accelerator/results/mem[0][8]} {design_1_i/vector_acc_0/inst/accelerator/results/mem[0][9]} {design_1_i/vector_acc_0/inst/accelerator/results/mem[0][10]} {design_1_i/vector_acc_0/inst/accelerator/results/mem[0][11]} {design_1_i/vector_acc_0/inst/accelerator/results/mem[0][12]} {design_1_i/vector_acc_0/inst/accelerator/results/mem[0][13]} {design_1_i/vector_acc_0/inst/accelerator/results/mem[0][14]} {design_1_i/vector_acc_0/inst/accelerator/results/mem[0][15]} {design_1_i/vector_acc_0/inst/accelerator/results/mem[0][16]} {design_1_i/vector_acc_0/inst/accelerator/results/mem[0][17]} {design_1_i/vector_acc_0/inst/accelerator/results/mem[0][18]} {design_1_i/vector_acc_0/inst/accelerator/results/mem[0][19]} {design_1_i/vector_acc_0/inst/accelerator/results/mem[0][20]} {design_1_i/vector_acc_0/inst/accelerator/results/mem[0][21]} {design_1_i/vector_acc_0/inst/accelerator/results/mem[0][22]} {design_1_i/vector_acc_0/inst/accelerator/results/mem[0][23]} {design_1_i/vector_acc_0/inst/accelerator/results/mem[0][24]} {design_1_i/vector_acc_0/inst/accelerator/results/mem[0][25]} {design_1_i/vector_acc_0/inst/accelerator/results/mem[0][26]} {design_1_i/vector_acc_0/inst/accelerator/results/mem[0][27]} {design_1_i/vector_acc_0/inst/accelerator/results/mem[0][28]} {design_1_i/vector_acc_0/inst/accelerator/results/mem[0][29]} {design_1_i/vector_acc_0/inst/accelerator/results/mem[0][30]} {design_1_i/vector_acc_0/inst/accelerator/results/mem[0][31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
set_property port_width 32 [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[3]__0[0]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[3]__0[1]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[3]__0[2]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[3]__0[3]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[3]__0[4]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[3]__0[5]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[3]__0[6]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[3]__0[7]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[3]__0[8]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[3]__0[9]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[3]__0[10]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[3]__0[11]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[3]__0[12]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[3]__0[13]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[3]__0[14]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[3]__0[15]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[3]__0[16]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[3]__0[17]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[3]__0[18]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[3]__0[19]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[3]__0[20]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[3]__0[21]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[3]__0[22]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[3]__0[23]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[3]__0[24]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[3]__0[25]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[3]__0[26]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[3]__0[27]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[3]__0[28]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[3]__0[29]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[3]__0[30]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[3]__0[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
set_property port_width 32 [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[47][0]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[47][1]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[47][2]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[47][3]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[47][4]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[47][5]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[47][6]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[47][7]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[47][8]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[47][9]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[47][10]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[47][11]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[47][12]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[47][13]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[47][14]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[47][15]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[47][16]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[47][17]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[47][18]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[47][19]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[47][20]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[47][21]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[47][22]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[47][23]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[47][24]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[47][25]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[47][26]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[47][27]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[47][28]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[47][29]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[47][30]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[47][31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
set_property port_width 32 [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[48][0]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[48][1]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[48][2]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[48][3]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[48][4]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[48][5]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[48][6]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[48][7]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[48][8]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[48][9]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[48][10]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[48][11]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[48][12]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[48][13]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[48][14]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[48][15]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[48][16]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[48][17]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[48][18]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[48][19]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[48][20]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[48][21]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[48][22]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[48][23]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[48][24]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[48][25]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[48][26]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[48][27]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[48][28]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[48][29]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[48][30]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[48][31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
set_property port_width 1 [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg2[0]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
set_property port_width 32 [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[0]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[1]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[2]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[3]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[4]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[5]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[6]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[7]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[8]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[9]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[10]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[11]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[12]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[13]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[14]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[15]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[16]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[17]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[18]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[19]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[20]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[21]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[22]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[23]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[24]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[25]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[26]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[27]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[28]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[29]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[30]} {design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
set_property port_width 5 [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list {design_1_i/vector_acc_0/inst/accelerator/agu/cur_state[0]} {design_1_i/vector_acc_0/inst/accelerator/agu/cur_state[1]} {design_1_i/vector_acc_0/inst/accelerator/agu/cur_state[2]} {design_1_i/vector_acc_0/inst/accelerator/agu/cur_state[3]} {design_1_i/vector_acc_0/inst/accelerator/agu/cur_state[4]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
set_property port_width 32 [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[46][0]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[46][1]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[46][2]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[46][3]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[46][4]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[46][5]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[46][6]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[46][7]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[46][8]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[46][9]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[46][10]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[46][11]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[46][12]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[46][13]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[46][14]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[46][15]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[46][16]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[46][17]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[46][18]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[46][19]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[46][20]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[46][21]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[46][22]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[46][23]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[46][24]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[46][25]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[46][26]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[46][27]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[46][28]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[46][29]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[46][30]} {design_1_i/vector_acc_0/inst/accelerator/inputs/mem[46][31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
set_property port_width 1 [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list design_1_i/vector_acc_0/inst/accelerator/m00_axis_tlast_from_agu]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
set_property port_width 1 [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list design_1_i/vector_acc_0/inst/accelerator/m00_axis_tready_from_agu]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
set_property port_width 1 [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/permanent_valid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
set_property port_width 1 [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list design_1_i/vector_acc_0/inst/sel]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
set_property port_width 1 [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list design_1_i/vector_acc_0/inst/start]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
set_property port_width 1 [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/temporary_permanent_valid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
set_property port_width 1 [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list design_1_i/vector_acc_0/inst/MatMul_v1_0_S00_AXI_inst/valid_result_lite]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets u_ila_0_FCLK_CLK0]
