module fsm_test;

reg  clock, inc,dec;
  wire y_out;

  PWM test( clock, inc, dec, y_out);
  
  initial #100 $finish;

initial
begin
  
   $dumpfile("dump.vcd");
  $dumpvars(1, fsm_test);
  clock = 0;
  forever #1 clock=~clock;
end

initial 
  begin
    
    #19 inc =1 ;
    #1  inc=0;
    #19 inc =1 ;
    #1  inc=0;
    #19 dec =1 ;
    #1  dec=0;
   // #1 dec =1 ;
   // #1  dec=0;
  end
   
    
endmodule
