// Seed: 24200621
module module_0 (
    input  tri1 id_0,
    output tri0 id_1,
    output tri  id_2
);
  wire  id_4;
  logic id_5 = 1'b0;
  wire  id_6 = id_6;
  wire  id_7;
endmodule
module module_1 (
    output wand id_0,
    input wire id_1,
    input tri0 id_2,
    output tri0 id_3,
    input supply0 id_4,
    input supply1 id_5,
    output tri1 id_6,
    input wor id_7,
    input wor id_8,
    input tri1 id_9,
    input tri0 id_10,
    output tri1 id_11,
    output supply1 id_12,
    input tri0 id_13,
    input wand id_14,
    input wor id_15,
    input tri0 id_16,
    input wire id_17,
    output wand id_18,
    output tri1 id_19
);
  module_0 modCall_1 (
      id_2,
      id_11,
      id_6
  );
  assign modCall_1.id_0 = 0;
endmodule
