* A part of module has not designed yet.
 - TOP
 - TOP Controller
 - ALU Array
 - PE Array 

* A part of module is already degsined, but has not verified.
 - PE Controller

