# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1890 0.000128 2048 1.2 1540 180736 22.2824 17.8442 733.573 523.99 1297.8 1297.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1890 0.000128 2048 1.2 1540 180576 22.3108 17.7024 839.116 523.256 1402.49 1402.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1890 0.000128 2048 1.2 1540 180800 22.2782 17.7921 878.023 523.961 1442.16 1442.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1890 0.000128 2048 1.2 1540 180864 22.2106 17.6685 819.332 523.652 1382.98 1383.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1890 0.000128 2048 1.2 1540 180800 22.4114 17.7859 829.707 523.833 1393.85 1393.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1890 0.000128 2048 1.2 1540 180544 22.2228 17.707 851.222 523.188 1414.46 1414.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1890 0.000128 2048 1.2 1540 180480 22.3171 17.6983 853.508 523.625 1417.26 1417.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1890 0.000128 2048 1.2 1540 180736 22.2314 17.6687 826.036 524.119 1390.16 1390.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1890 0.000128 2048 1.2 1540 180480 22.2622 17.7052 832.792 523.792 1396.66 1396.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1890 0.000128 2048 1.2 1540 180000 22.2674 17.7112 888.917 522.496 1451.5 1451.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1890 0.000128 2048 1.2 1540 180224 22.1786 17.7198 1046.28 523.008 1609.3 1609.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1890 0.000128 2048 1.2 1545 180864 22.2535 17.6931 721.596 523.75 1285.4 1285.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1890 0.000128 2048 1.2 1545 180800 22.3538 17.7302 729.469 523.711 1293.37 1293.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1890 0.000128 2048 1.2 1545 180864 22.3156 17.7069 724.592 523.955 1288.68 1288.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1890 0.000128 2048 1.2 1545 180768 22.3574 17.7146 740.947 523.956 1305.08 1305.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1890 0.000128 2048 1.2 1545 180736 22.2634 17.6652 754.956 523.577 1318.57 1318.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1890 0.000128 2048 1.2 1545 180576 22.3122 17.7034 859.425 523.652 1423.2 1423.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1890 0.000128 2048 1.2 1545 180800 22.2618 17.6971 842.603 523.884 1406.56 1406.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1890 0.000128 2048 1.2 1545 180480 22.2333 17.6822 897.796 524.083 1461.9 1462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1890 0.000128 2048 1.2 1545 180800 22.3921 17.7521 891.034 524.428 1455.72 1455.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1890 0.000128 2048 1.2 1545 180544 22.2274 17.6801 896.414 523.507 1459.94 1460.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1890 0.000128 2048 1.2 1545 180480 22.3076 17.7009 877.945 523.629 1441.7 1441.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1890 0.000128 2048 1.2 1545 180736 22.2455 17.7359 843.457 523.563 1407.11 1407.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1890 0.000128 2048 1.2 1545 180480 22.2531 17.683 988.398 524.216 1552.66 1552.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1890 0.000128 2048 1.2 1545 180000 22.2547 17.7275 987.98 522.439 1550.51 1550.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1890 0.000128 2048 1.2 1545 180224 22.1877 17.6588 903.128 523.074 1466.16 1466.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1890 0.000128 2048 1.2 1540 180992 22.2145 17.7275 683.368 523.76 1247.18 1247.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1890 0.000128 2048 1.2 1540 180960 22.3388 17.7124 767.359 523.847 1331.37 1331.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1890 0.000128 2048 1.2 1540 181056 22.2773 17.7073 717.394 524.34 1281.83 1281.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1890 0.000128 2048 1.2 1540 180768 22.3537 17.7102 728.157 524.055 1292.39 1292.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1890 0.000128 2048 1.2 1540 180736 22.2401 17.6871 730.936 523.559 1294.54 1294.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1890 0.000128 2048 1.2 1540 180576 22.2884 17.7036 906.837 523.257 1470.19 1470.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1890 0.000128 2048 1.2 1540 180288 22.1921 17.707 631.628 523.122 1194.76 1194.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1890 0.000128 2048 1.2 1540 180800 22.2612 17.7439 871.096 524.319 1435.53 1435.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1890 0.000128 2048 1.2 1540 179840 22.1778 17.6693 609.458 522.387 1171.79 1171.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1890 0.000128 2048 1.2 1540 180864 22.2088 17.6641 816.113 523.455 1379.56 1379.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1890 0.000128 2048 1.2 1540 180480 22.25 17.6719 586.585 523.92 1150.54 1150.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1890 0.000128 2048 1.2 1540 180800 22.3892 17.7216 854.882 524.319 1419.43 1419.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1890 0.000128 2048 1.2 1540 180000 22.2599 17.7393 601.946 522.499 1164.55 1164.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1890 0.000128 2048 1.2 1540 180544 22.235 17.6847 1093.08 522.972 1656.09 1656.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1890 0.000128 2048 1.2 1540 180096 22.1593 17.621 709.408 522.211 1271.51 1271.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1890 0.000128 2048 1.2 1540 180480 22.3075 17.6968 1043.17 523.625 1606.91 1607.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1890 0.000128 2048 1.2 1540 180480 22.2687 17.6804 709.1 523.948 1273.11 1273.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1890 0.000128 2048 1.2 1540 180736 22.2344 17.706 1014.86 524.096 1579 1579.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1890 0.000128 2048 1.2 1540 180224 22.1834 17.6415 682.984 522.643 1245.57 1245.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1890 0.000128 2048 1.2 1540 180480 22.2504 17.7875 884.461 523.828 1448.44 1448.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1890 0.000128 2048 1.2 1540 178176 22.1581 17.5978 616.291 520.72 1176.88 1176.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1890 0.000128 2048 1.2 1540 180000 22.2551 17.6707 916.359 522.055 1478.45 1478.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1890 0.000128 2048 1.2 1540 179200 22.1538 17.6137 650.52 520.436 1210.83 1210.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1890 0.000128 2048 1.2 1536 180864 22.2451 17.7459 672.297 523.838 1236.24 1236.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1890 0.000128 2048 1.2 1536 180800 22.3508 17.7697 711.877 524.147 1276.25 1276.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1890 0.000128 2048 1.2 1536 180864 22.2672 17.7132 704.458 524.396 1268.95 1269.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1890 0.000128 2048 1.2 1536 180480 22.2297 17.6783 451.605 523.656 1015.28 1015.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1890 0.000128 2048 1.2 1536 180768 22.3124 17.7139 811.359 523.953 1375.45 1375.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1890 0.000128 2048 1.2 1536 180544 22.2274 17.6806 514.982 523.102 1078.1 1078.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1890 0.000128 2048 1.2 1536 180736 22.2582 17.8351 781.54 523.887 1345.64 1345.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1890 0.000128 2048 1.2 1536 180736 22.2288 17.6645 518.486 524.055 1082.54 1082.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1890 0.000128 2048 1.2 1536 180576 22.2971 17.7573 862.608 523.266 1426.04 1426.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1890 0.000128 2048 1.2 1536 180288 22.1905 17.7217 605.545 523.057 1168.62 1168.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1890 0.000128 2048 1.2 1536 180800 22.2485 17.7009 818.304 524.241 1382.61 1382.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1890 0.000128 2048 1.2 1536 179840 22.1788 17.6312 587.563 522.387 1149.87 1149.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1890 0.000128 2048 1.2 1536 180480 22.2492 17.6678 1055.09 523.963 1619.08 1619.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1890 0.000128 2048 1.2 1536 180480 22.2437 17.6947 672.336 523.919 1236.31 1236.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1890 0.000128 2048 1.2 1536 180800 22.3914 17.7828 1037.42 524.011 1601.72 1601.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1890 0.000128 2048 1.2 1536 180000 22.2612 17.672 701.084 522.556 1263.69 1263.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1890 0.000128 2048 1.2 1536 180544 22.2211 17.6866 1015.05 523.06 1578.13 1578.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1890 0.000128 2048 1.2 1536 180096 22.1339 17.6217 671.689 522.272 1233.83 1233.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1890 0.000128 2048 1.2 1536 180480 22.3043 17.6915 984.674 523.213 1548.4 1548.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1890 0.000128 2048 1.2 1536 180480 22.2751 17.7064 637.59 523.441 1201.13 1201.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1890 0.000128 2048 1.2 1536 180736 22.2268 17.6763 944.274 524.046 1508.33 1508.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1890 0.000128 2048 1.2 1536 180224 22.1829 17.6513 633.665 522.68 1196.29 1196.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1890 0.000128 2048 1.2 1550 180736 22.2255 17.6886 765.072 524.2 1329.3 1329.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1890 0.000128 2048 1.2 1550 180640 22.3499 17.7308 690.662 523.784 1254.64 1254.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1890 0.000128 2048 1.2 1550 180480 22.2805 17.7272 445.943 524.055 1010.12 1010.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1890 0.000128 2048 1.2 1550 180672 22.2782 17.6921 733.29 523.826 1297.19 1297.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1890 0.000128 2048 1.2 1550 180480 22.2374 17.662 472.595 524.019 1036.62 1036.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1890 0.000128 2048 1.2 1550 180544 22.3383 17.7093 784.783 523.441 1348.39 1348.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1890 0.000128 2048 1.2 1550 180096 22.2433 17.7029 497.846 523.543 1061.44 1061.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1890 0.000128 2048 1.2 1550 180480 22.254 17.7836 817.494 523.926 1381.57 1381.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1890 0.000128 2048 1.2 1550 180224 22.2721 17.6663 539.24 524.107 1103.4 1103.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1890 0.000128 2048 1.2 1550 180288 22.3204 17.7133 864.718 523.235 1428.09 1428.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1890 0.000128 2048 1.2 1550 179712 22.2324 17.6627 622.639 522.687 1185.33 1185.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1890 0.000128 2048 1.2 1550 180480 22.2602 17.6935 844.893 523.763 1408.72 1408.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1890 0.000128 2048 1.2 1550 179840 22.1715 17.6334 595.533 522.743 1158.19 1158.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1890 0.000128 2048 1.2 1550 180480 22.2254 17.6954 1031.94 523.579 1595.55 1595.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1890 0.000128 2048 1.2 1550 180480 22.2466 17.7086 692.621 523.844 1256.53 1256.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1890 0.000128 2048 1.2 1550 180400 22.3986 17.75 1031.23 523.882 1595.38 1595.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1890 0.000128 2048 1.2 1550 179200 22.2989 17.6654 688.018 522.427 1250.52 1250.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1890 0.000128 2048 1.2 1550 180096 22.2518 17.6906 999.073 523.547 1562.67 1562.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1890 0.000128 2048 1.2 1550 179200 22.162 17.6351 654.623 522.094 1216.62 1216.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1890 0.000128 2048 1.2 1550 180000 22.3251 17.6942 969.019 523.525 1532.67 1532.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1890 0.000128 2048 1.2 1550 179520 22.2968 17.702 640.252 523.898 1204.26 1204.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1890 0.000128 2048 1.2 1550 180224 22.2599 17.7435 927.864 524.099 1492.08 1492.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1890 0.000128 2048 1.2 1550 179200 22.2314 17.6421 651.726 523.081 1214.79 1214.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1890 0.000128 2048 1.2 1536 180480 22.2408 17.6626 668.517 523.756 1232.29 1232.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1890 0.000128 2048 1.2 1536 180224 22.2719 17.6642 430.931 523.413 994.391 994.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1890 0.000128 2048 1.2 1536 180480 22.3602 17.834 682.968 524.203 1247.48 1247.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1890 0.000128 2048 1.2 1536 180480 22.2906 17.707 439.507 524.376 1003.99 1004.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1890 0.000128 2048 1.2 1536 180480 22.2554 17.701 741.993 523.835 1305.89 1306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1890 0.000128 2048 1.2 1536 180096 22.2332 17.6661 476.779 523.574 1040.36 1040.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1890 0.000128 2048 1.2 1536 180320 22.3633 17.7046 730.884 523.998 1295.06 1295.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1890 0.000128 2048 1.2 1536 180096 22.256 17.7316 465.811 523.108 1029.02 1029.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1890 0.000128 2048 1.2 1536 180096 22.3223 17.7009 383.33 523.246 946.707 946.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1890 0.000128 2048 1.2 1536 180224 22.263 17.6659 734.231 523.996 1298.27 1298.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1890 0.000128 2048 1.2 1536 180224 22.2481 17.6727 493.695 523.742 1057.47 1057.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1890 0.000128 2048 1.2 1536 179712 22.2819 17.6722 410.034 524.331 974.429 974.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1890 0.000128 2048 1.2 1536 180288 22.3302 17.7624 1059.89 523.253 1623.35 1623.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1890 0.000128 2048 1.2 1536 179712 22.2377 17.6599 665.425 522.76 1228.2 1228.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1890 0.000128 2048 1.2 1536 179712 22.2803 17.6922 546.675 522.184 1108.94 1109.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1890 0.000128 2048 1.2 1536 180480 22.2812 17.707 987.322 524.32 1551.74 1551.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1890 0.000128 2048 1.2 1536 179840 22.1677 17.6865 665.287 522.334 1227.59 1227.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1890 0.000128 2048 1.2 1536 179520 22.3212 17.6884 553.306 523.461 1116.89 1117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1890 0.000128 2048 1.2 1536 180096 22.2455 17.7023 935.306 523.575 1498.94 1499.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1890 0.000128 2048 1.2 1536 179712 22.2845 17.6681 606.59 523.83 1170.48 1170.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1890 0.000128 2048 1.2 1536 179712 22.2165 17.666 528.767 523.606 1092.37 1092.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1890 0.000128 2048 1.2 1536 180400 22.3938 17.7492 923.423 524.368 1488.05 1488.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1890 0.000128 2048 1.2 1536 179200 22.3005 17.7124 636.075 522.067 1198.26 1198.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1890 0.000128 2048 1.2 1536 178800 22.3736 17.6875 528.926 522.323 1091.42 1091.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1890 0.000128 2048 1.2 1536 180096 22.252 17.6701 893.621 523.096 1456.75 1456.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1890 0.000128 2048 1.2 1536 179200 22.188 17.6196 620.755 522.589 1183.26 1183.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1890 0.000128 2048 1.2 1536 180096 22.2803 17.7029 515.052 523.742 1078.89 1078.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1890 0.000128 2048 1.2 1536 180000 22.3224 17.7131 875.33 523.044 1438.52 1438.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1890 0.000128 2048 1.2 1536 179520 22.3171 17.6912 628.271 523.455 1191.85 1191.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1890 0.000128 2048 1.2 1536 178560 22.3458 17.6823 516.12 522.924 1079.18 1079.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1890 0.000128 2048 1.2 1536 180224 22.2657 17.7889 884.619 523.67 1448.46 1448.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1890 0.000128 2048 1.2 1536 179200 22.2421 17.7218 596.532 523.065 1159.67 1159.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1890 0.000128 2048 1.2 1536 178176 22.1781 17.5759 537.215 520.633 1097.71 1097.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1890 0.000128 2048 1.2 1560 180736 22.2351 17.6722 690.268 523.747 1254.03 1254.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1890 0.000128 2048 1.2 1560 180480 22.2613 17.6747 441.786 523.993 1005.83 1005.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1890 0.000128 2048 1.2 1560 180800 22.3167 17.726 788.311 524.268 1352.74 1352.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1890 0.000128 2048 1.2 1560 180800 22.2511 17.7426 501.757 523.809 1065.67 1065.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1890 0.000128 2048 1.2 1560 180480 22.313 17.6904 410.71 523.151 973.975 974.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1890 0.000128 2048 1.2 1560 180864 22.2667 17.6947 723.216 524.036 1287.32 1287.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1890 0.000128 2048 1.2 1560 180480 22.2316 17.6719 475.114 523.51 1038.64 1038.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1890 0.000128 2048 1.2 1560 180288 22.2049 17.6753 390.248 522.689 952.926 953.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1890 0.000128 2048 1.2 1560 180544 22.3365 17.7032 1039.66 523.631 1603.44 1603.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1890 0.000128 2048 1.2 1560 180096 22.2572 17.678 653.649 523.576 1217.27 1217.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1890 0.000128 2048 1.2 1560 180096 22.3424 17.7968 529.53 523.754 1093.54 1093.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1890 0.000128 2048 1.2 1560 180480 22.2515 17.666 967.281 523.879 1531.18 1531.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1890 0.000128 2048 1.2 1560 180224 22.2407 17.6749 614.171 523.992 1178.19 1178.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1890 0.000128 2048 1.2 1560 180480 22.2524 17.6742 501.297 523.995 1065.33 1065.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1890 0.000128 2048 1.2 1560 180576 22.2988 17.6968 991.238 523.246 1554.59 1554.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1890 0.000128 2048 1.2 1560 180288 22.2057 17.6704 646.77 522.752 1209.51 1209.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1890 0.000128 2048 1.2 1560 179712 22.2765 17.6701 567.959 522.601 1130.62 1130.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1890 0.000128 2048 1.2 1560 179712 22.2104 17.6603 502.465 523.508 1065.95 1066.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1890 0.000128 2048 1.2 1560 180800 22.2675 17.7316 934.134 523.958 1498.2 1498.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1890 0.000128 2048 1.2 1560 179840 22.179 17.6409 631.251 522.822 1194.01 1194.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1890 0.000128 2048 1.2 1560 180480 22.2681 17.6845 532.118 523.956 1096.14 1096.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1890 0.000128 2048 1.2 1560 179200 22.2422 17.6518 520.235 523.176 1083.42 1083.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1890 0.000128 2048 1.2 1560 180480 22.2292 17.7647 876.532 523.983 1440.62 1440.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1890 0.000128 2048 1.2 1560 180480 22.2515 17.6906 625.68 524.332 1190.07 1190.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1890 0.000128 2048 1.2 1560 179712 22.2106 17.6577 514.462 523.56 1078 1078.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1890 0.000128 2048 1.2 1560 178176 22.1817 17.5985 480.332 520.723 1040.94 1041.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1890 0.000128 2048 1.2 1560 180800 22.3805 17.7493 911.406 523.918 1475.56 1475.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1890 0.000128 2048 1.2 1560 180000 22.2662 17.6767 620.104 522.55 1182.71 1182.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1890 0.000128 2048 1.2 1560 180000 22.3262 17.6939 538.083 522.399 1100.61 1100.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1890 0.000128 2048 1.2 1560 179200 22.1651 17.6315 489.934 520.422 1050.26 1050.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1890 0.000128 2048 1.2 1536 180736 22.2376 17.6781 737.717 523.753 1301.5 1301.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1890 0.000128 2048 1.2 1536 180480 22.2636 17.8181 475.417 523.888 1039.5 1039.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1890 0.000128 2048 1.2 1536 180480 22.2277 17.8436 394.328 523.967 958.475 958.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1890 0.000128 2048 1.2 1536 180800 22.3384 17.7989 711.891 523.788 1275.92 1276.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1890 0.000128 2048 1.2 1536 180800 22.2698 17.7063 470.586 524.274 1034.95 1035.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1890 0.000128 2048 1.2 1536 180480 22.2884 17.7129 383.363 523.571 947.041 947.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1890 0.000128 2048 1.2 1536 180864 22.2638 17.6906 1000.31 524.362 1564.73 1564.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1890 0.000128 2048 1.2 1536 180480 22.2224 17.6657 628.47 524.062 1192.53 1192.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1890 0.000128 2048 1.2 1536 180288 22.2168 17.6635 505.747 522.69 1068.43 1068.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1890 0.000128 2048 1.2 1536 180480 22.2379 17.6968 429.993 523.847 993.887 993.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1890 0.000128 2048 1.2 1536 180544 22.3297 17.9137 924.613 523.534 1488.5 1488.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1890 0.000128 2048 1.2 1536 180096 22.2538 17.6867 582.677 523.596 1146.33 1146.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1890 0.000128 2048 1.2 1536 180096 22.3219 17.741 479.341 523.231 1042.75 1042.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1890 0.000128 2048 1.2 1536 179200 22.1778 17.6497 430.091 522.649 992.677 992.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1890 0.000128 2048 1.2 1536 180480 22.2469 17.6638 892.328 523.494 1455.84 1455.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1890 0.000128 2048 1.2 1536 180224 22.257 17.6769 577.384 524.1 1141.53 1141.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1890 0.000128 2048 1.2 1536 180480 22.2428 17.6876 482.908 523.92 1046.87 1046.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1890 0.000128 2048 1.2 1536 179200 22.2361 17.6353 422.512 523.012 985.5 985.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1890 0.000128 2048 1.2 1536 180576 22.2968 17.7562 874.273 523.333 1437.77 1437.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1890 0.000128 2048 1.2 1536 180288 22.207 17.7107 609.844 523.172 1173.05 1173.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1890 0.000128 2048 1.2 1536 179712 22.2963 17.6659 515.442 522.48 1078 1078.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1890 0.000128 2048 1.2 1536 179712 22.2273 17.6656 515.845 523.152 1079.01 1079.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1890 0.000128 2048 1.2 1536 180800 22.2616 17.7172 869.174 523.836 1433.1 1433.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1890 0.000128 2048 1.2 1536 179840 22.1948 17.6616 620.681 522.396 1183.05 1183.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1890 0.000128 2048 1.2 1536 180480 22.2801 17.6866 514.572 523.598 1078.25 1078.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1890 0.000128 2048 1.2 1536 179200 22.2553 17.6705 478.158 522.885 1041.08 1041.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1890 0.000128 2048 1.2 1550 180608 22.2295 17.7393 777.65 523.741 1341.47 1341.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1890 0.000128 2048 1.2 1550 180480 22.2635 17.7266 495.99 523.762 1059.85 1059.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1890 0.000128 2048 1.2 1550 180480 22.2237 17.7747 407.655 523.506 971.268 971.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1890 0.000128 2048 1.2 1550 180640 22.3252 17.8066 723.035 523.655 1286.93 1287.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1890 0.000128 2048 1.2 1550 180480 22.27 17.7029 466.72 524.32 1031.12 1031.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1890 0.000128 2048 1.2 1550 180000 22.33 17.7132 388.54 523.518 952.208 952.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1890 0.000128 2048 1.2 1550 179840 22.1746 17.7236 333.985 522.376 896.374 896.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1890 0.000128 2048 1.2 1550 180672 22.2529 17.7054 992.56 523.892 1556.52 1556.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1890 0.000128 2048 1.2 1550 180480 22.2205 17.6579 618.314 524.08 1182.38 1182.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1890 0.000128 2048 1.2 1550 179712 22.2491 17.7193 500.589 522.762 1063.43 1063.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1890 0.000128 2048 1.2 1550 180480 22.245 17.6805 429.575 523.712 993.317 993.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1890 0.000128 2048 1.2 1550 180544 22.3498 17.7106 908.26 523.56 1471.99 1472.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1890 0.000128 2048 1.2 1550 180096 22.2598 17.68 576.962 523.19 1140.2 1140.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1890 0.000128 2048 1.2 1550 180096 22.3369 17.7108 473.375 523.763 1037.3 1037.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1890 0.000128 2048 1.2 1550 179200 22.1986 17.6336 424.096 522.201 986.242 986.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1890 0.000128 2048 1.2 1550 180480 22.2595 17.6806 899.591 523.929 1463.57 1463.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1890 0.000128 2048 1.2 1550 180224 22.2467 17.7446 584.165 523.582 1147.85 1147.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1890 0.000128 2048 1.2 1550 180480 22.2712 17.7067 493.222 524.276 1057.59 1057.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1890 0.000128 2048 1.2 1550 179200 22.2259 17.6318 434.063 522.709 996.741 996.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1890 0.000128 2048 1.2 1550 180288 22.3194 17.7254 922.686 523.69 1486.53 1486.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1890 0.000128 2048 1.2 1550 179712 22.2431 17.6978 655.013 522.674 1217.74 1217.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1890 0.000128 2048 1.2 1550 179712 22.2843 17.6865 538.116 521.964 1100.16 1100.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1890 0.000128 2048 1.2 1550 179712 22.2349 17.6582 514.411 523.495 1077.91 1078.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1890 0.000128 2048 1.2 1550 178560 22.3524 17.6849 465.798 522.561 1028.51 1028.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1890 0.000128 2048 1.2 1550 180480 22.2579 17.7508 895.847 523.884 1459.86 1459.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1890 0.000128 2048 1.2 1550 179840 22.166 17.821 616.722 522.247 1179.07 1179.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1890 0.000128 2048 1.2 1550 179520 22.2909 17.7684 521.452 523.458 1085.08 1085.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1890 0.000128 2048 1.2 1550 179200 22.235 17.6453 481.777 523.326 1045.09 1045.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1890 0.000128 2048 1.2 1550 177600 22.2286 17.594 455.917 520.952 1016.8 1016.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1890 0.000128 2048 1.2 1560 180480 22.2524 17.7158 713.896 524.126 1278.1 1278.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1890 0.000128 2048 1.2 1560 180224 22.2668 17.7193 471.204 528.518 1039.82 1039.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1890 0.000128 2048 1.2 1560 180096 22.2364 17.7046 380.765 523.467 944.282 944.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1890 0.000128 2048 1.2 1560 180224 22.2512 17.7008 330.768 524.164 894.99 895.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1890 0.000128 2048 1.2 1560 180480 22.3397 17.7387 994.704 524.267 1559.16 1559.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1890 0.000128 2048 1.2 1560 180480 22.282 17.7025 619.214 524.382 1183.69 1183.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1890 0.000128 2048 1.2 1560 180000 22.3376 17.7008 502.544 523.119 1065.81 1065.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1890 0.000128 2048 1.2 1560 179840 22.1697 17.6646 425.292 522.387 987.622 987.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1890 0.000128 2048 1.2 1560 180480 22.2736 17.7336 910.238 523.883 1474.24 1474.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1890 0.000128 2048 1.2 1560 180096 22.2381 17.6949 571.252 523.666 1134.96 1135.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1890 0.000128 2048 1.2 1560 179712 22.2359 17.6527 469.096 523.043 1032.14 1032.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1890 0.000128 2048 1.2 1560 179712 22.2884 17.67 423.5 524.28 987.848 987.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1890 0.000128 2048 1.2 1560 179520 22.3035 17.6776 366.414 523.841 930.342 930.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1890 0.000128 2048 1.2 1560 180320 22.3498 17.7315 869.165 523.999 1433.35 1433.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1890 0.000128 2048 1.2 1560 180096 22.2495 17.6763 552.997 523.587 1116.62 1116.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1890 0.000128 2048 1.2 1560 180096 22.3379 17.7137 463.232 523.703 1027.1 1027.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1890 0.000128 2048 1.2 1560 179200 22.1822 17.6435 405.685 522.702 968.322 968.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1890 0.000128 2048 1.2 1560 179200 22.3841 17.7398 357.848 523.987 922.065 922.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1890 0.000128 2048 1.2 1560 180224 22.257 17.6577 821.816 523.987 1385.83 1385.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1890 0.000128 2048 1.2 1560 180224 22.2509 17.6748 559.731 523.667 1123.44 1123.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1890 0.000128 2048 1.2 1560 179712 22.2905 17.6745 463.853 523.842 1027.78 1027.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1890 0.000128 2048 1.2 1560 179200 22.2171 17.6414 426.506 523.121 989.599 989.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1890 0.000128 2048 1.2 1560 179200 22.2466 17.6408 390.046 523.31 953.351 953.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1890 0.000128 2048 1.2 1536 180352 22.2379 17.6701 701.415 524.263 1265.7 1265.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1890 0.000128 2048 1.2 1536 180224 22.2743 17.6988 452.65 523.434 1016.17 1016.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1890 0.000128 2048 1.2 1536 180096 22.2356 17.7152 372.847 524.079 936.985 937.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1890 0.000128 2048 1.2 1536 180224 22.2716 17.6742 323.156 524.158 887.372 887.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1890 0.000128 2048 1.2 1536 180320 22.3396 17.7172 952.795 524.271 1517.23 1517.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1890 0.000128 2048 1.2 1536 180160 22.2879 17.7704 581.869 528.907 1150.95 1151.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1890 0.000128 2048 1.2 1536 180000 22.336 17.7699 479.79 523.208 1043.21 1043.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1890 0.000128 2048 1.2 1536 179200 22.2139 17.6357 410.732 522.266 972.957 973.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1890 0.000128 2048 1.2 1536 179200 22.3017 17.7316 373.316 522.528 935.986 936.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1890 0.000128 2048 1.2 1536 180480 22.2701 17.7104 878.867 524.05 1443 1443.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1890 0.000128 2048 1.2 1536 180096 22.2388 17.6829 548.068 523.503 1111.61 1111.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1890 0.000128 2048 1.2 1536 179712 22.231 17.6786 450.181 522.602 1012.8 1012.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1890 0.000128 2048 1.2 1536 179712 22.2861 17.7009 401.075 523.841 965.014 965.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1890 0.000128 2048 1.2 1536 179520 22.3137 17.6865 351.466 523.899 915.472 915.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1890 0.000128 2048 1.2 1536 180320 22.3245 17.7037 825.751 523.993 1389.88 1389.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1890 0.000128 2048 1.2 1536 180096 22.2482 17.7699 522.465 523.611 1086.21 1086.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1890 0.000128 2048 1.2 1536 180096 22.3375 17.7595 442.17 523.291 1005.67 1005.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1890 0.000128 2048 1.2 1536 179200 22.2024 17.703 387.171 522.603 949.792 949.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1890 0.000128 2048 1.2 1536 179200 22.4072 17.7603 342.987 524.047 907.311 907.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1890 0.000128 2048 1.2 1536 180224 22.2727 17.6678 809.74 523.991 1373.79 1373.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1890 0.000128 2048 1.2 1536 180224 22.2407 17.7357 544.486 524.155 1108.73 1108.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1890 0.000128 2048 1.2 1536 179712 22.2904 17.719 450.571 523.907 1014.6 1014.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1890 0.000128 2048 1.2 1536 179200 22.232 17.6688 412.794 522.63 975.432 975.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1890 0.000128 2048 1.2 1536 179200 22.254 17.6385 380.716 523.303 944.024 944.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1890 0.000128 2048 1.2 1536 178176 22.167 17.6763 357.507 520.624 918.079 918.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1890 0.000128 2048 1.2 1536 179200 22.4134 17.6955 1029.85 524.375 1594.44 1594.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1890 0.000128 2048 1.2 1536 179072 22.2887 17.6804 788.568 524.252 1352.9 1353.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1890 0.000128 2048 1.2 1536 178944 22.3174 17.6701 511.32 523.491 1074.9 1075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1890 0.000128 2048 1.2 1536 178944 22.3051 17.666 415.454 524.069 979.608 979.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1890 0.000128 2048 1.2 1536 178688 22.3557 17.6968 371.15 523.588 934.902 935.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1890 0.000128 2048 1.2 1536 177920 22.2514 17.7256 339.711 522.871 902.665 902.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1890 0.000128 2048 1.2 1536 178944 22.344 17.6778 315.805 524.328 880.264 880.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1890 0.000128 2048 1.2 1536 178304 22.2272 17.6905 295.81 522.215 858.054 858.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1890 0.000128 2048 1.2 1536 178176 22.2928 17.6396 280.745 522.637 843.424 843.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1890 0.000128 2048 1.2 1560 179200 22.2407 17.6368 911.615 522.644 1474.24 1474.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1890 0.000128 2048 1.2 1536 179200 22.2418 17.7418 876.824 522.594 1439.51 1439.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1890 0.000128 2048 1.2 1550 180320 22.388 17.7443 947.168 523.564 1510.97 1511.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1890 0.000128 2048 1.2 1536 180320 22.3895 17.7705 941.471 523.95 1505.69 1505.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1890 0.000128 2048 1.2 1536 180224 22.33 17.6623 920.01 524.164 1484.28 1484.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1890 0.000128 2048 1.2 1536 178560 22.2062 17.6104 471.256 521.529 1032.71 1032.82
