[2025-09-17 10:36:09] START suite=qualcomm_srv trace=srv393_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv393_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000001 cycles: 2840469 heartbeat IPC: 3.521 cumulative IPC: 3.521 (Simulation time: 00 hr 00 min 39 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 5304509 cumulative IPC: 3.77 (Simulation time: 00 hr 01 min 13 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 5304509 cumulative IPC: 3.77 (Simulation time: 00 hr 01 min 13 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 5304510 heartbeat IPC: 4.058 cumulative IPC: 5 (Simulation time: 00 hr 01 min 13 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 14762723 heartbeat IPC: 1.057 cumulative IPC: 1.057 (Simulation time: 00 hr 02 min 30 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 24416179 heartbeat IPC: 1.036 cumulative IPC: 1.046 (Simulation time: 00 hr 03 min 46 sec)
Heartbeat CPU 0 instructions: 50000007 cycles: 34209613 heartbeat IPC: 1.021 cumulative IPC: 1.038 (Simulation time: 00 hr 05 min 03 sec)
Heartbeat CPU 0 instructions: 60000009 cycles: 43843239 heartbeat IPC: 1.038 cumulative IPC: 1.038 (Simulation time: 00 hr 06 min 16 sec)
Heartbeat CPU 0 instructions: 70000011 cycles: 54119479 heartbeat IPC: 0.9731 cumulative IPC: 1.024 (Simulation time: 00 hr 07 min 36 sec)
Heartbeat CPU 0 instructions: 80000013 cycles: 63979908 heartbeat IPC: 1.014 cumulative IPC: 1.023 (Simulation time: 00 hr 08 min 54 sec)
Heartbeat CPU 0 instructions: 90000014 cycles: 74082109 heartbeat IPC: 0.9899 cumulative IPC: 1.018 (Simulation time: 00 hr 10 min 11 sec)
Heartbeat CPU 0 instructions: 100000016 cycles: 83780435 heartbeat IPC: 1.031 cumulative IPC: 1.019 (Simulation time: 00 hr 11 min 28 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv393_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000020 cycles: 93415492 heartbeat IPC: 1.038 cumulative IPC: 1.021 (Simulation time: 00 hr 12 min 37 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 98161860 cumulative IPC: 1.019 (Simulation time: 00 hr 13 min 51 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 98161860 cumulative IPC: 1.019 (Simulation time: 00 hr 13 min 51 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv393_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.019 instructions: 100000000 cycles: 98161860
CPU 0 Branch Prediction Accuracy: 94.16% MPKI: 10.44 Average ROB Occupancy at Mispredict: 40.1
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1733
BRANCH_INDIRECT: 0.1955
BRANCH_CONDITIONAL: 9.376
BRANCH_DIRECT_CALL: 0.3124
BRANCH_INDIRECT_CALL: 0.08717
BRANCH_RETURN: 0.2908


====Backend Stall Breakdown====
ROB_STALL: 1932148
LQ_STALL: 0
SQ_STALL: 470284


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 220.3965
REPLAY_LOAD: 82.13805
NON_REPLAY_LOAD: 12.917428

== Total ==
ADDR_TRANS: 440793
REPLAY_LOAD: 241568
NON_REPLAY_LOAD: 1249787

== Counts ==
ADDR_TRANS: 2000
REPLAY_LOAD: 2941
NON_REPLAY_LOAD: 96752

cpu0->cpu0_STLB TOTAL        ACCESS:    1500461 HIT:    1322639 MISS:     177822 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1500461 HIT:    1322639 MISS:     177822 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 116.2 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    4666422 HIT:    2720452 MISS:    1945970 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    3598968 HIT:    2063850 MISS:    1535118 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     173158 HIT:      78113 MISS:      95045 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     525685 HIT:     523899 MISS:       1786 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     368611 HIT:      54590 MISS:     314021 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 39.54 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14480006 HIT:   11007262 MISS:    3472744 MSHR_MERGE:     978266
cpu0->cpu0_L1I LOAD         ACCESS:   14480006 HIT:   11007262 MISS:    3472744 MSHR_MERGE:     978266
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 23.74 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   24804799 HIT:   22511151 MISS:    2293648 MSHR_MERGE:     647380
cpu0->cpu0_L1D LOAD         ACCESS:   14390545 HIT:   12913074 MISS:    1477471 MSHR_MERGE:     372978
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   10005964 HIT:    9561940 MISS:     444024 MSHR_MERGE:     270860
cpu0->cpu0_L1D TRANSLATION  ACCESS:     408290 HIT:      36137 MISS:     372153 MSHR_MERGE:       3542
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 37.94 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   11917919 HIT:   11130599 MISS:     787320 MSHR_MERGE:     410075
cpu0->cpu0_ITLB LOAD         ACCESS:   11917919 HIT:   11130599 MISS:     787320 MSHR_MERGE:     410075
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 20 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   23269757 HIT:   21761429 MISS:    1508328 MSHR_MERGE:     385112
cpu0->cpu0_DTLB LOAD         ACCESS:   23269757 HIT:   21761429 MISS:    1508328 MSHR_MERGE:     385112
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 17.94 cycles
cpu0->LLC TOTAL        ACCESS:    2239082 HIT:    2020920 MISS:     218162 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:    1535118 HIT:    1385500 MISS:     149618 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      95045 HIT:      70638 MISS:      24407 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     294898 HIT:     294642 MISS:        256 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     314021 HIT:     270140 MISS:      43881 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 91.62 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       4367
  ROW_BUFFER_MISS:     213539
  AVG DBUS CONGESTED CYCLE: 7.428
Channel 0 WQ ROW_BUFFER_HIT:      18036
  ROW_BUFFER_MISS:      93610
  FULL:          0
Channel 0 REFRESHES ISSUED:       8180

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       783286       251098       138288         7719
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          819         8730        43306         7861
  STLB miss resolved @ L2C                0         1389        15918        42408         3665
  STLB miss resolved @ LLC                0         1123        31863       136996        14704
  STLB miss resolved @ MEM                0          245         4196        20950        24567

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             104602        15142       327378       127922         2760
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          338         2992        15508          857
  STLB miss resolved @ L2C                0          112         5275        15049          338
  STLB miss resolved @ LLC                0          503        17004        95837         1628
  STLB miss resolved @ MEM                0           34         1978         9423         3453
[2025-09-17 10:50:00] END   suite=qualcomm_srv trace=srv393_ap (rc=0)
