module generator (gen_in, priem_in, clk, priem_out);

input logic gen_in, priem_in;
output logic clk, priem_out;
logic [2:0] Q;
logic nclk;


always_ff @(posedge priem_out, )
	if()

assign priem_out = ~priem_in;
assign nclk = (Q <= 3'd6 &  );


endmodule
