# FPGA-Based Edge Analytics IP Core

> A fully synthesizable, AXI4-Stream-compatible Edge Analytics IP implemented and verified on both the **PYNQ-Z2** and **Spartan-7** FPGA platforms. Performs real-time signal processing, statistical feature extraction, FFT analysis, anomaly detection, and ML feature vector assembly — entirely in RTL.

---

## Table of Contents

- [Overview](#overview)
- [Architecture](#architecture)
- [Sub-modules](#sub-modules)
- [Signal Pipeline](#signal-pipeline)
- [Top-Level I/O](#top-level-io)
- [FPGA Verification](#fpga-verification)
- [Simulation](#simulation)
- [Repository Structure](#repository-structure)
- [Tools & Platform](#tools--platform)
- [Results](#results)
- [Authors](#authors)

---

## Overview

This project implements a **configurable Edge Analytics IP Core** capable of performing the full sensor-to-decision pipeline on an FPGA without any CPU involvement. The IP is designed for deployment in IoT edge nodes, industrial monitoring systems, and embedded ML inference pipelines.

**Key capabilities:**
- Real-time moving average filtering at 100 MHz
- Time-domain statistical feature extraction (7 features per window)
- Simplified radix-2 FFT engine (16–128 point, configurable)
- Threshold-based anomaly detection with hysteresis and severity grading
- 4-state decision FSM with dwell-time control
- 16-word ML feature vector assembly with AXI4 DMA write-out
- AXI4-Stream input + AXI4 master output interface

---

## Architecture

```
AXI4-Stream Input / Stimulus Generator
            │
            ▼
    ┌──────────────┐
    │  MA Filter   │  ──────────────────────────────────────────┐
    └──────────────┘                                            │
            │                                                   │
            ▼                                                   ▼
    ┌──────────────────┐     ┌──────────────┐     ┌───────────────────┐
    │  Feature         │────▶│  Anomaly     │────▶│  Decision Engine  │
    │  Extractor       │     │  Detector    │     │  (FSM)            │
    └──────────────────┘     └──────────────┘     └───────────────────┘
            │                                               │
            ▼                                               ▼
    ┌──────────────┐                          ┌────────────────────────┐
    │  FFT Engine  │                          │  ML Feature Vec (DMA)  │
    └──────────────┘                          └────────────────────────┘
                                                         │
                                                 AXI4 Master ──▶ DRAM
```

---

## Sub-modules

| Module | File | Description |
|---|---|---|
| `ea_top` | `rtl/ea_top.v` | Top-level integration module |
| `ea_stim_gen` | `rtl/ea_stim_gen.v` | Configurable stimulus generator (ramp / sine / spike / noise) |
| `ea_ma_filter` | `rtl/ea_ma_filter.v` | Pipelined moving average filter with bypass and runtime reconfiguration |
| `ea_feature_ext` | `rtl/ea_feature_ext.v` | 7-feature time-domain extractor (mean, variance, peak, RMS, ZCR, crest factor, shape factor) |
| `ea_fft_engine` | `rtl/ea_fft_engine.v` | Simplified radix-2 FFT with spectral centroid and fundamental bin detection |
| `ea_anomaly` | `rtl/ea_anomaly.v` | Hysteresis-based anomaly detector with z-score and severity grading |
| `ea_decision` | `rtl/ea_decision.v` | 4-state decision FSM (NORMAL → WARNING → ALERT → CRITICAL) with dwell counter |
| `ea_ml_fvec` | `rtl/ea_ml_fvec.v` | 16-word ML feature vector assembler with AXI4-bursting DMA writer |

---

## Signal Pipeline

```
Sensor Data ──▶ MA Filter ──▶ Feature Extractor ──▶ Anomaly Detector
                                    │                      │
                                FFT Engine          Decision Engine
                                    │                      │
                                    └──────────────────────┘
                                                │
                                        ML Feature Vector
                                                │
                                        AXI4 DMA Write ──▶ DRAM
```

Each stage asserts a `*_valid` handshake signal. The IRQ output is a registered OR of `feat_valid | anom_flag | fft_done | ml_ready | dec_valid`.

---

## Top-Level I/O

### Key Parameters

| Parameter | Default | Description |
|---|---|---|
| `DATA_W` | 16 | Sample data width (bits) |
| `FEAT_W` | 32 | Feature output width (bits) |
| `MAX_WIN_LOG` | 5 | Log2 of maximum MA/feature window size |
| `FFT_MAX_LOG` | 7 | Log2 of maximum FFT size (128 points) |
| `SPIKE_PERIOD` | 256 | Period of spike injection in stim gen |

### Interface Summary

| Interface | Direction | Description |
|---|---|---|
| `clk_i / rst_ni` | Input | System clock and active-low reset |
| `s_axis_t*` | Input | AXI4-Stream sensor data input |
| `ctrl_*_en_i` | Input | Per-block enable controls |
| `stim_mode_i [1:0]` | Input | Stimulus mode: ramp / sine / spike+sine / noise |
| `threshold_i` | Input | Anomaly detection threshold |
| `filt_data_o / filt_valid_o` | Output | Filtered sample stream |
| `feat_*_o / feat_valid_o` | Output | Feature vector outputs |
| `fft_*_o / fft_done_o` | Output | FFT spectral outputs |
| `anom_flag_o / anom_severity_o` | Output | Anomaly detection results |
| `dec_state_o / dec_valid_o` | Output | Decision FSM state |
| `m_axi_*` | Output | AXI4 master DMA interface |
| `irq_o` | Output | Registered interrupt output |

---

## FPGA Verification

The IP was implemented and verified on two FPGA platforms.

### PYNQ-Z2 

Verified via switch-controlled LED indicators with the full AXI4 DMA pipeline active:

| Switch Config | Enabled Blocks | LED Behavior | Status |
|---|---|---|---|
| `sw[0]` only | MA Filter | LD0 steady | ✅ Confirmed |
| `sw[0]+sw[1]` | + Feature Extractor | LD1+LD7 dim (12% duty cycle) | ✅ Confirmed |
| `sw[0]+sw[1]+sw[2]`, sw[5]=0 | + Anomaly Detector | LD2 steady (ramp exceeds threshold) | ✅ Confirmed |
| `sw[0]+sw[1]+sw[2]`, sw[5]=1 | Amplitude = 4000 | Same — anomaly already saturated | ✅ Confirmed |
| + `sw[3]` | + FFT Engine | LD3 dim (~5–10% duty cycle) | ✅ Confirmed |
| + `sw[4]` | Full pipeline | All LEDs active, LD6 steady (CRITICAL state) | ✅ Confirmed |

**Decision FSM progression observed:** `NORMAL → WARNING → ALERT → CRITICAL` under sustained ramp anomaly.

### Spartan-7 

The RTL was also synthesized and implemented on a **Xilinx Spartan-7** target to validate portability across Xilinx families. The design is fully synthesizable without any board-specific primitives — all DSP inferences (`use_dsp = "yes"`) and distributed RAM attributes (`ram_style = "distributed"`) are compatible with Spartan-7 fabric.

| Aspect | Details |
|---|---|
| **Target Device** | Spartan-7 |
| **Tool** | Xilinx Vivado |
| **Constraints** | `constraints/spartan7.xdc` |
| **AXI DMA** | Verified through simulation on Spartan-7 target |
| **DSP Blocks** | DSP48E1 inferred for sine generation and amplitude scaling |

---

## Simulation

Simulated using **Cadence NC-Launch** (ncsim).

All sub-modules were verified independently before integration:

- `ea_ma_filter` — continuous stream at 100 MHz
- `ea_feature_ext` — window accumulation and pulse on `feat_valid`
- `ea_fft_engine` — frame collection, butterfly computation, `done_o` pulse
- `ea_anomaly` — hysteresis, severity levels, z-score proxy
- `ea_decision` — 4-state FSM with dwell counter
- `ea_ml_fvec` — AXI4 burst write with correct WLAST timing

---

## Repository Structure

```
edge_analytics_ip/
├── rtl/
│   ├── ea_top.v              # Top-level integration
│   ├── ea_stim_gen.v         # Stimulus generator
│   ├── ea_ma_filter.v        # Moving average filter
│   ├── ea_feature_ext.v      # Feature extractor
│   ├── ea_fft_engine.v       # FFT engine
│   ├── ea_anomaly.v          # Anomaly detector
│   ├── ea_decision.v         # Decision FSM
│   └── ea_ml_fvec.v          # ML feature vector + DMA
├── sim/
│   └── tb_ea_top.v           # Top-level testbench (Cadence)
├── constraints/
│   ├── pynq_z2.xdc           # PYNQ-Z2 pin constraints
│   └── spartan7.xdc          # Spartan-7 pin constraints
├── docs/
│   └── architecture.png      # Block diagram
├── README.md
```

---

## Tools & Platform

| Tool / Platform | Details |
|---|---|
| **Primary FPGA Board** | PYNQ-Z2 |
| **Secondary FPGA Board** | Spartan-7 |
| **Synthesis & Implementation** | Xilinx Vivado |
| **Simulation** | Cadence NC-Launch (ncsim) |
| **HDL** | Verilog (synthesizable RTL, no vendor primitives) |
| **Target Clock** | 100 MHz |
| **AXI Interface** | AXI4-Stream (slave) + AXI4 (master, DMA) |

---

## Results

- All 7 pipeline stages verified on hardware via LED indicators on PYNQ-Z2
- Successfully synthesized and implemented on Spartan-7 — confirming portability across Xilinx 7-series
- Decision FSM correctly escalates from NORMAL through CRITICAL under sustained ramp anomaly
- FFT engine correctly computes fundamental bin, DC magnitude, and spectral centroid
- AXI4 DMA writer correctly bursts 16-word feature vector with proper WLAST handshaking
- MA filter operates at full 100 MHz throughput with runtime reconfigurable window size

---

## Authors

> **SRINIDHI S** — B.E. Department of ECE 
> **RESHMI S** — B.E. Department of ECE  
> **Saveetha Engineering College**

---

