{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1731341336765 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1731341336766 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 11 13:08:56 2024 " "Processing started: Mon Nov 11 13:08:56 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1731341336766 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1731341336766 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off shiftreg4bits -c shiftreg4bits " "Command: quartus_map --read_settings_files=on --write_settings_files=off shiftreg4bits -c shiftreg4bits" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1731341336766 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1731341336872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftreg4bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file shiftreg4bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 shiftreg4bits " "Found entity 1: shiftreg4bits" {  } { { "shiftreg4bits.bdf" "" { Schematic "/home/gme/guilherme.manske/quartus/shiftreg4bits/shiftreg4bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731341336925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731341336925 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "shiftreg4bits " "Elaborating entity \"shiftreg4bits\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1731341336968 ""}
{ "Warning" "WSGN_SEARCH_FILE" "dffrs.bdf 1 1 " "Using design file dffrs.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 dffrs " "Found entity 1: dffrs" {  } { { "dffrs.bdf" "" { Schematic "/home/gme/guilherme.manske/quartus/shiftreg4bits/dffrs.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731341336973 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1731341336973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffrs dffrs:inst5 " "Elaborating entity \"dffrs\" for hierarchy \"dffrs:inst5\"" {  } { { "shiftreg4bits.bdf" "inst5" { Schematic "/home/gme/guilherme.manske/quartus/shiftreg4bits/shiftreg4bits.bdf" { { 152 872 968 280 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731341336974 ""}
{ "Warning" "WSGN_SEARCH_FILE" "latchDSR.bdf 1 1 " "Using design file latchDSR.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 latchDSR " "Found entity 1: latchDSR" {  } { { "latchDSR.bdf" "" { Schematic "/home/gme/guilherme.manske/quartus/shiftreg4bits/latchDSR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731341336976 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1731341336976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latchDSR dffrs:inst5\|latchDSR:inst1 " "Elaborating entity \"latchDSR\" for hierarchy \"dffrs:inst5\|latchDSR:inst1\"" {  } { { "dffrs.bdf" "inst1" { Schematic "/home/gme/guilherme.manske/quartus/shiftreg4bits/dffrs.bdf" { { 208 808 904 336 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731341336976 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux4x1.bdf 1 1 " "Using design file mux4x1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux4x1 " "Found entity 1: mux4x1" {  } { { "mux4x1.bdf" "" { Schematic "/home/gme/guilherme.manske/quartus/shiftreg4bits/mux4x1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731341336978 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1731341336978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x1 mux4x1:inst6 " "Elaborating entity \"mux4x1\" for hierarchy \"mux4x1:inst6\"" {  } { { "shiftreg4bits.bdf" "inst6" { Schematic "/home/gme/guilherme.manske/quartus/shiftreg4bits/shiftreg4bits.bdf" { { 152 744 840 280 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731341336979 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux2x1.bdf 1 1 " "Using design file mux2x1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "mux2x1.bdf" "" { Schematic "/home/gme/guilherme.manske/quartus/shiftreg4bits/mux2x1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731341336980 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1731341336980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 mux4x1:inst6\|mux2x1:inst2 " "Elaborating entity \"mux2x1\" for hierarchy \"mux4x1:inst6\|mux2x1:inst2\"" {  } { { "mux4x1.bdf" "inst2" { Schematic "/home/gme/guilherme.manske/quartus/shiftreg4bits/mux4x1.bdf" { { 224 616 712 320 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731341336980 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1731341337236 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1731341337450 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341337450 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "43 " "Implemented 43 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1731341337476 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1731341337476 ""} { "Info" "ICUT_CUT_TM_LCELLS" "26 " "Implemented 26 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1731341337476 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1731341337476 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "411 " "Peak virtual memory: 411 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1731341337481 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 11 13:08:57 2024 " "Processing ended: Mon Nov 11 13:08:57 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1731341337481 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1731341337481 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1731341337481 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1731341337481 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1731341338557 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1731341338557 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 11 13:08:58 2024 " "Processing started: Mon Nov 11 13:08:58 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1731341338557 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1731341338557 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off shiftreg4bits -c shiftreg4bits " "Command: quartus_fit --read_settings_files=off --write_settings_files=off shiftreg4bits -c shiftreg4bits" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1731341338557 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1731341338577 ""}
{ "Info" "0" "" "Project  = shiftreg4bits" {  } {  } 0 0 "Project  = shiftreg4bits" 0 0 "Fitter" 0 0 1731341338577 ""}
{ "Info" "0" "" "Revision = shiftreg4bits" {  } {  } 0 0 "Revision = shiftreg4bits" 0 0 "Fitter" 0 0 1731341338577 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1731341338607 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "shiftreg4bits EP4CGX15BF14C6 " "Automatically selected device EP4CGX15BF14C6 for design shiftreg4bits" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1731341338660 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1731341338679 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1731341338679 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1731341338732 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1731341338739 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX30BF14C6 " "Device EP4CGX30BF14C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1731341338856 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX22BF14C6 " "Device EP4CGX22BF14C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1731341338856 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1731341338856 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ N5 " "Pin ~ALTERA_NCEO~ is reserved at location N5" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/shiftreg4bits/" { { 0 { 0 ""} 0 121 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1731341338859 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A5 " "Pin ~ALTERA_DATA0~ is reserved at location A5" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/shiftreg4bits/" { { 0 { 0 ""} 0 123 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1731341338859 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO~ B5 " "Pin ~ALTERA_ASDO~ is reserved at location B5" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_ASDO~ } } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/shiftreg4bits/" { { 0 { 0 ""} 0 125 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1731341338859 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ C5 " "Pin ~ALTERA_NCSO~ is reserved at location C5" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/shiftreg4bits/" { { 0 { 0 ""} 0 127 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1731341338859 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ A4 " "Pin ~ALTERA_DCLK~ is reserved at location A4" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/shiftreg4bits/" { { 0 { 0 ""} 0 129 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1731341338859 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1731341338859 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1731341338860 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "17 17 " "No exact pin location assignment(s) for 17 pins of 17 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q\[3\] " "Pin Q\[3\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { Q[3] } } } { "shiftreg4bits.bdf" "" { Schematic "/home/gme/guilherme.manske/quartus/shiftreg4bits/shiftreg4bits.bdf" { { 528 120 296 544 "Q" "" } } } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/shiftreg4bits/" { { 0 { 0 ""} 0 35 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731341338971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q\[2\] " "Pin Q\[2\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { Q[2] } } } { "shiftreg4bits.bdf" "" { Schematic "/home/gme/guilherme.manske/quartus/shiftreg4bits/shiftreg4bits.bdf" { { 528 120 296 544 "Q" "" } } } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/shiftreg4bits/" { { 0 { 0 ""} 0 36 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731341338971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q\[1\] " "Pin Q\[1\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { Q[1] } } } { "shiftreg4bits.bdf" "" { Schematic "/home/gme/guilherme.manske/quartus/shiftreg4bits/shiftreg4bits.bdf" { { 528 120 296 544 "Q" "" } } } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/shiftreg4bits/" { { 0 { 0 ""} 0 37 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731341338971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q\[0\] " "Pin Q\[0\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { Q[0] } } } { "shiftreg4bits.bdf" "" { Schematic "/home/gme/guilherme.manske/quartus/shiftreg4bits/shiftreg4bits.bdf" { { 528 120 296 544 "Q" "" } } } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/shiftreg4bits/" { { 0 { 0 ""} 0 38 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731341338971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Qn\[3\] " "Pin Qn\[3\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { Qn[3] } } } { "shiftreg4bits.bdf" "" { Schematic "/home/gme/guilherme.manske/quartus/shiftreg4bits/shiftreg4bits.bdf" { { 552 120 296 568 "Qn" "" } } } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Qn[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/shiftreg4bits/" { { 0 { 0 ""} 0 45 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731341338971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Qn\[2\] " "Pin Qn\[2\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { Qn[2] } } } { "shiftreg4bits.bdf" "" { Schematic "/home/gme/guilherme.manske/quartus/shiftreg4bits/shiftreg4bits.bdf" { { 552 120 296 568 "Qn" "" } } } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Qn[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/shiftreg4bits/" { { 0 { 0 ""} 0 46 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731341338971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Qn\[1\] " "Pin Qn\[1\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { Qn[1] } } } { "shiftreg4bits.bdf" "" { Schematic "/home/gme/guilherme.manske/quartus/shiftreg4bits/shiftreg4bits.bdf" { { 552 120 296 568 "Qn" "" } } } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Qn[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/shiftreg4bits/" { { 0 { 0 ""} 0 47 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731341338971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Qn\[0\] " "Pin Qn\[0\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { Qn[0] } } } { "shiftreg4bits.bdf" "" { Schematic "/home/gme/guilherme.manske/quartus/shiftreg4bits/shiftreg4bits.bdf" { { 552 120 296 568 "Qn" "" } } } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Qn[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/shiftreg4bits/" { { 0 { 0 ""} 0 48 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731341338971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Pin CLK not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { CLK } } } { "shiftreg4bits.bdf" "" { Schematic "/home/gme/guilherme.manske/quartus/shiftreg4bits/shiftreg4bits.bdf" { { 440 112 280 456 "CLK" "" } } } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/shiftreg4bits/" { { 0 { 0 ""} 0 51 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731341338971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S " "Pin S not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { S } } } { "shiftreg4bits.bdf" "" { Schematic "/home/gme/guilherme.manske/quartus/shiftreg4bits/shiftreg4bits.bdf" { { 408 112 280 424 "S" "" } } } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { S } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/shiftreg4bits/" { { 0 { 0 ""} 0 49 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731341338971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R " "Pin R not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { R } } } { "shiftreg4bits.bdf" "" { Schematic "/home/gme/guilherme.manske/quartus/shiftreg4bits/shiftreg4bits.bdf" { { 384 112 280 400 "R" "" } } } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { R } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/shiftreg4bits/" { { 0 { 0 ""} 0 50 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731341338971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D\[3\] " "Pin D\[3\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { D[3] } } } { "shiftreg4bits.bdf" "" { Schematic "/home/gme/guilherme.manske/quartus/shiftreg4bits/shiftreg4bits.bdf" { { 72 72 240 88 "D" "" } } } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { D[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/shiftreg4bits/" { { 0 { 0 ""} 0 39 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731341338971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SEL\[0\] " "Pin SEL\[0\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { SEL[0] } } } { "shiftreg4bits.bdf" "" { Schematic "/home/gme/guilherme.manske/quartus/shiftreg4bits/shiftreg4bits.bdf" { { 352 160 328 368 "SEL" "" } } } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SEL[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/shiftreg4bits/" { { 0 { 0 ""} 0 44 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731341338971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SEL\[1\] " "Pin SEL\[1\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { SEL[1] } } } { "shiftreg4bits.bdf" "" { Schematic "/home/gme/guilherme.manske/quartus/shiftreg4bits/shiftreg4bits.bdf" { { 352 160 328 368 "SEL" "" } } } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SEL[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/shiftreg4bits/" { { 0 { 0 ""} 0 43 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731341338971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D\[2\] " "Pin D\[2\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { D[2] } } } { "shiftreg4bits.bdf" "" { Schematic "/home/gme/guilherme.manske/quartus/shiftreg4bits/shiftreg4bits.bdf" { { 72 72 240 88 "D" "" } } } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { D[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/shiftreg4bits/" { { 0 { 0 ""} 0 40 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731341338971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D\[1\] " "Pin D\[1\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { D[1] } } } { "shiftreg4bits.bdf" "" { Schematic "/home/gme/guilherme.manske/quartus/shiftreg4bits/shiftreg4bits.bdf" { { 72 72 240 88 "D" "" } } } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { D[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/shiftreg4bits/" { { 0 { 0 ""} 0 41 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731341338971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D\[0\] " "Pin D\[0\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { D[0] } } } { "shiftreg4bits.bdf" "" { Schematic "/home/gme/guilherme.manske/quartus/shiftreg4bits/shiftreg4bits.bdf" { { 72 72 240 88 "D" "" } } } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { D[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/shiftreg4bits/" { { 0 { 0 ""} 0 42 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731341338971 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1731341338971 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "shiftreg4bits.sdc " "Synopsys Design Constraints File file not found: 'shiftreg4bits.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1731341339129 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1731341339130 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1731341339130 ""}
{ "Warning" "WSTA_SCC_LOOP" "66 " "Found combinational loop of 66 nodes" { { "Warning" "WSTA_SCC_NODE" "inst9\|inst1\|inst3~0\|datac " "Node \"inst9\|inst1\|inst3~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341339130 ""} { "Warning" "WSTA_SCC_NODE" "inst9\|inst1\|inst3~0\|combout " "Node \"inst9\|inst1\|inst3~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341339130 ""} { "Warning" "WSTA_SCC_NODE" "inst9\|inst1\|inst2~2\|datad " "Node \"inst9\|inst1\|inst2~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341339130 ""} { "Warning" "WSTA_SCC_NODE" "inst9\|inst1\|inst2~2\|combout " "Node \"inst9\|inst1\|inst2~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341339130 ""} { "Warning" "WSTA_SCC_NODE" "inst8\|inst2\|inst2~0\|datab " "Node \"inst8\|inst2\|inst2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341339130 ""} { "Warning" "WSTA_SCC_NODE" "inst8\|inst2\|inst2~0\|combout " "Node \"inst8\|inst2\|inst2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341339130 ""} { "Warning" "WSTA_SCC_NODE" "inst8\|inst2\|inst2~1\|datac " "Node \"inst8\|inst2\|inst2~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341339130 ""} { "Warning" "WSTA_SCC_NODE" "inst8\|inst2\|inst2~1\|combout " "Node \"inst8\|inst2\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341339130 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|inst\|inst2~2\|datac " "Node \"inst7\|inst\|inst2~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341339130 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|inst\|inst2~2\|combout " "Node \"inst7\|inst\|inst2~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341339130 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|inst\|inst2~3\|dataa " "Node \"inst7\|inst\|inst2~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341339130 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|inst\|inst2~3\|combout " "Node \"inst7\|inst\|inst2~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341339130 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|inst1\|inst2~1\|dataa " "Node \"inst7\|inst1\|inst2~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341339130 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|inst1\|inst2~1\|combout " "Node \"inst7\|inst1\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341339130 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst2\|inst2~0\|datab " "Node \"inst6\|inst2\|inst2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341339130 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst2\|inst2~0\|combout " "Node \"inst6\|inst2\|inst2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341339130 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst2\|inst2~1\|datac " "Node \"inst6\|inst2\|inst2~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341339130 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst2\|inst2~1\|combout " "Node \"inst6\|inst2\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341339130 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|inst\|inst2~1\|datac " "Node \"inst5\|inst\|inst2~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341339130 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|inst\|inst2~1\|combout " "Node \"inst5\|inst\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341339130 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|inst\|inst2~2\|dataa " "Node \"inst5\|inst\|inst2~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341339130 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|inst\|inst2~2\|combout " "Node \"inst5\|inst\|inst2~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341339130 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|inst1\|inst2~1\|dataa " "Node \"inst5\|inst1\|inst2~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341339130 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|inst1\|inst2~1\|combout " "Node \"inst5\|inst1\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341339130 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst\|inst2~2\|dataa " "Node \"inst3\|inst\|inst2~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341339130 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst\|inst2~2\|combout " "Node \"inst3\|inst\|inst2~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341339130 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst\|inst2~3\|datad " "Node \"inst3\|inst\|inst2~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341339130 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst\|inst2~3\|combout " "Node \"inst3\|inst\|inst2~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341339130 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst\|inst2~4\|datac " "Node \"inst3\|inst\|inst2~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341339130 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst\|inst2~4\|combout " "Node \"inst3\|inst\|inst2~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341339130 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst1\|inst2~1\|dataa " "Node \"inst3\|inst1\|inst2~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341339130 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst1\|inst2~1\|combout " "Node \"inst3\|inst1\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341339130 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst\|inst2~1\|datab " "Node \"inst3\|inst\|inst2~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341339130 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst\|inst2~1\|combout " "Node \"inst3\|inst\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341339130 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst\|inst2~3\|datab " "Node \"inst3\|inst\|inst2~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341339130 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst1\|inst3~0\|datac " "Node \"inst3\|inst1\|inst3~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341339130 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst1\|inst3~0\|combout " "Node \"inst3\|inst1\|inst3~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341339130 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst1\|inst2~1\|datad " "Node \"inst3\|inst1\|inst2~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341339130 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst2\|inst2~1\|dataa " "Node \"inst6\|inst2\|inst2~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341339130 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst\|inst2~1\|datac " "Node \"inst3\|inst\|inst2~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341339130 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst1\|inst3~0\|datab " "Node \"inst3\|inst1\|inst3~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341339130 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst2\|inst2~0\|datad " "Node \"inst6\|inst2\|inst2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341339130 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|inst1\|inst3~0\|datac " "Node \"inst5\|inst1\|inst3~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341339130 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|inst1\|inst3~0\|combout " "Node \"inst5\|inst1\|inst3~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341339130 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|inst1\|inst2~1\|datad " "Node \"inst5\|inst1\|inst2~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341339130 ""} { "Warning" "WSTA_SCC_NODE" "inst8\|inst2\|inst2~1\|dataa " "Node \"inst8\|inst2\|inst2~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341339130 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|inst\|inst2~1\|dataa " "Node \"inst5\|inst\|inst2~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341339130 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|inst1\|inst3~0\|datab " "Node \"inst5\|inst1\|inst3~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341339130 ""} { "Warning" "WSTA_SCC_NODE" "inst8\|inst2\|inst2~0\|datad " "Node \"inst8\|inst2\|inst2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341339130 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|inst1\|inst3~0\|datac " "Node \"inst7\|inst1\|inst3~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341339130 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|inst1\|inst3~0\|combout " "Node \"inst7\|inst1\|inst3~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341339130 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|inst1\|inst2~1\|datad " "Node \"inst7\|inst1\|inst2~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341339130 ""} { "Warning" "WSTA_SCC_NODE" "inst9\|inst\|inst2~2\|dataa " "Node \"inst9\|inst\|inst2~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341339130 ""} { "Warning" "WSTA_SCC_NODE" "inst9\|inst\|inst2~2\|combout " "Node \"inst9\|inst\|inst2~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341339130 ""} { "Warning" "WSTA_SCC_NODE" "inst9\|inst\|inst2~3\|datad " "Node \"inst9\|inst\|inst2~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341339130 ""} { "Warning" "WSTA_SCC_NODE" "inst9\|inst\|inst2~3\|combout " "Node \"inst9\|inst\|inst2~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341339130 ""} { "Warning" "WSTA_SCC_NODE" "inst9\|inst\|inst2~4\|datac " "Node \"inst9\|inst\|inst2~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341339130 ""} { "Warning" "WSTA_SCC_NODE" "inst9\|inst\|inst2~4\|combout " "Node \"inst9\|inst\|inst2~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341339130 ""} { "Warning" "WSTA_SCC_NODE" "inst9\|inst1\|inst3~0\|dataa " "Node \"inst9\|inst1\|inst3~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341339130 ""} { "Warning" "WSTA_SCC_NODE" "inst9\|inst\|inst2~1\|datac " "Node \"inst9\|inst\|inst2~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341339130 ""} { "Warning" "WSTA_SCC_NODE" "inst9\|inst\|inst2~1\|combout " "Node \"inst9\|inst\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341339130 ""} { "Warning" "WSTA_SCC_NODE" "inst9\|inst\|inst2~3\|datab " "Node \"inst9\|inst\|inst2~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341339130 ""} { "Warning" "WSTA_SCC_NODE" "inst9\|inst1\|inst2~2\|dataa " "Node \"inst9\|inst1\|inst2~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341339130 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|inst\|inst2~2\|dataa " "Node \"inst7\|inst\|inst2~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341339130 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|inst1\|inst3~0\|datab " "Node \"inst7\|inst1\|inst3~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341339130 ""} { "Warning" "WSTA_SCC_NODE" "inst9\|inst\|inst2~2\|datad " "Node \"inst9\|inst\|inst2~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341339130 ""}  } { { "latchDSR.bdf" "" { Schematic "/home/gme/guilherme.manske/quartus/shiftreg4bits/latchDSR.bdf" { { 336 560 624 384 "inst3" "" } } } } { "latchDSR.bdf" "" { Schematic "/home/gme/guilherme.manske/quartus/shiftreg4bits/latchDSR.bdf" { { 200 560 624 248 "inst2" "" } } } } { "mux2x1.bdf" "" { Schematic "/home/gme/guilherme.manske/quartus/shiftreg4bits/mux2x1.bdf" { { 240 632 696 288 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1731341339130 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1731341339215 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1731341339216 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1731341339216 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1731341339216 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1731341339218 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1731341339218 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1731341339218 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1731341339219 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1731341339219 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1731341339219 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1731341339219 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1731341339219 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1731341339219 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "17 unused 2.5V 9 8 0 " "Number of I/O pins in group: 17 (unused VREF, 2.5V VCCIO, 9 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1731341339220 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1731341339220 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1731341339220 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1731341339221 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 7 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1731341339221 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 0 2 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1731341339221 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1731341339221 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 12 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1731341339221 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1731341339221 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 14 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1731341339221 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1731341339221 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 5 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1731341339221 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 4 0 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1731341339221 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1731341339221 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1731341339221 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731341339229 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1731341339815 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731341339846 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1731341339850 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1731341339958 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731341339958 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1731341340272 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X10_Y9 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X10_Y9" {  } { { "loc" "" { Generic "/home/gme/guilherme.manske/quartus/shiftreg4bits/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X10_Y9"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X10_Y9"} 0 0 11 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1731341340511 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1731341340511 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731341340535 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1731341340535 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1731341340535 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1731341340535 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.06 " "Total time spent on timing analysis during the Fitter is 0.06 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1731341340540 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1731341340595 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1731341340715 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1731341340767 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1731341340882 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731341341214 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/gme/guilherme.manske/quartus/shiftreg4bits/output_files/shiftreg4bits.fit.smsg " "Generated suppressed messages file /home/gme/guilherme.manske/quartus/shiftreg4bits/output_files/shiftreg4bits.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1731341341347 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 73 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 73 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "593 " "Peak virtual memory: 593 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1731341341510 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 11 13:09:01 2024 " "Processing ended: Mon Nov 11 13:09:01 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1731341341510 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1731341341510 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1731341341510 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1731341341510 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1731341343200 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1731341343200 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 11 13:09:03 2024 " "Processing started: Mon Nov 11 13:09:03 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1731341343200 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1731341343200 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off shiftreg4bits -c shiftreg4bits " "Command: quartus_asm --read_settings_files=off --write_settings_files=off shiftreg4bits -c shiftreg4bits" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1731341343201 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1731341343612 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1731341343622 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "391 " "Peak virtual memory: 391 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1731341343755 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 11 13:09:03 2024 " "Processing ended: Mon Nov 11 13:09:03 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1731341343755 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1731341343755 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1731341343755 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1731341343755 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1731341344306 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1731341345332 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1731341345333 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 11 13:09:05 2024 " "Processing started: Mon Nov 11 13:09:05 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1731341345333 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1731341345333 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta shiftreg4bits -c shiftreg4bits " "Command: quartus_sta shiftreg4bits -c shiftreg4bits" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1731341345333 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1731341345354 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1731341345418 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1731341345440 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1731341345440 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "shiftreg4bits.sdc " "Synopsys Design Constraints File file not found: 'shiftreg4bits.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1731341345605 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1731341345605 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1731341345606 ""}
{ "Warning" "WSTA_SCC_LOOP" "66 " "Found combinational loop of 66 nodes" { { "Warning" "WSTA_SCC_NODE" "inst9\|inst1\|inst3~0\|datad " "Node \"inst9\|inst1\|inst3~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341345606 ""} { "Warning" "WSTA_SCC_NODE" "inst9\|inst1\|inst3~0\|combout " "Node \"inst9\|inst1\|inst3~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341345606 ""} { "Warning" "WSTA_SCC_NODE" "inst9\|inst1\|inst2~2\|dataa " "Node \"inst9\|inst1\|inst2~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341345606 ""} { "Warning" "WSTA_SCC_NODE" "inst9\|inst1\|inst2~2\|combout " "Node \"inst9\|inst1\|inst2~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341345606 ""} { "Warning" "WSTA_SCC_NODE" "inst9\|inst1\|inst3~0\|dataa " "Node \"inst9\|inst1\|inst3~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341345606 ""} { "Warning" "WSTA_SCC_NODE" "inst8\|inst2\|inst2~0\|datab " "Node \"inst8\|inst2\|inst2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341345606 ""} { "Warning" "WSTA_SCC_NODE" "inst8\|inst2\|inst2~0\|combout " "Node \"inst8\|inst2\|inst2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341345606 ""} { "Warning" "WSTA_SCC_NODE" "inst8\|inst2\|inst2~1\|dataa " "Node \"inst8\|inst2\|inst2~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341345606 ""} { "Warning" "WSTA_SCC_NODE" "inst8\|inst2\|inst2~1\|combout " "Node \"inst8\|inst2\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341345606 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|inst\|inst2~2\|dataa " "Node \"inst7\|inst\|inst2~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341345606 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|inst\|inst2~2\|combout " "Node \"inst7\|inst\|inst2~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341345606 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|inst\|inst2~3\|dataa " "Node \"inst7\|inst\|inst2~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341345606 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|inst\|inst2~3\|combout " "Node \"inst7\|inst\|inst2~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341345606 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|inst1\|inst2~1\|datab " "Node \"inst7\|inst1\|inst2~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341345606 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|inst1\|inst2~1\|combout " "Node \"inst7\|inst1\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341345606 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|inst1\|inst3~0\|dataa " "Node \"inst7\|inst1\|inst3~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341345606 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|inst1\|inst3~0\|combout " "Node \"inst7\|inst1\|inst3~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341345606 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|inst1\|inst2~1\|datac " "Node \"inst7\|inst1\|inst2~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341345606 ""} { "Warning" "WSTA_SCC_NODE" "inst8\|inst2\|inst2~0\|dataa " "Node \"inst8\|inst2\|inst2~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341345606 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst2\|inst2~0\|dataa " "Node \"inst6\|inst2\|inst2~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341345606 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst2\|inst2~0\|combout " "Node \"inst6\|inst2\|inst2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341345606 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst2\|inst2~1\|dataa " "Node \"inst6\|inst2\|inst2~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341345606 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst2\|inst2~1\|combout " "Node \"inst6\|inst2\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341345606 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|inst\|inst2~1\|datad " "Node \"inst5\|inst\|inst2~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341345606 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|inst\|inst2~1\|combout " "Node \"inst5\|inst\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341345606 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|inst\|inst2~2\|datab " "Node \"inst5\|inst\|inst2~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341345606 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|inst\|inst2~2\|combout " "Node \"inst5\|inst\|inst2~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341345606 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|inst1\|inst3~0\|datad " "Node \"inst5\|inst1\|inst3~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341345606 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|inst1\|inst3~0\|combout " "Node \"inst5\|inst1\|inst3~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341345606 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|inst1\|inst2~1\|datac " "Node \"inst5\|inst1\|inst2~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341345606 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|inst1\|inst2~1\|combout " "Node \"inst5\|inst1\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341345606 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|inst1\|inst3~0\|dataa " "Node \"inst5\|inst1\|inst3~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341345606 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst2\|inst2~0\|datab " "Node \"inst6\|inst2\|inst2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341345606 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst\|inst2~2\|datac " "Node \"inst3\|inst\|inst2~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341345606 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst\|inst2~2\|combout " "Node \"inst3\|inst\|inst2~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341345606 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst\|inst2~3\|datab " "Node \"inst3\|inst\|inst2~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341345606 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst\|inst2~3\|combout " "Node \"inst3\|inst\|inst2~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341345606 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst\|inst2~4\|dataa " "Node \"inst3\|inst\|inst2~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341345606 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst\|inst2~4\|combout " "Node \"inst3\|inst\|inst2~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341345606 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst1\|inst3~0\|datad " "Node \"inst3\|inst1\|inst3~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341345606 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst1\|inst3~0\|combout " "Node \"inst3\|inst1\|inst3~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341345606 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst1\|inst2~1\|dataa " "Node \"inst3\|inst1\|inst2~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341345606 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst1\|inst2~1\|combout " "Node \"inst3\|inst1\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341345606 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst1\|inst3~0\|dataa " "Node \"inst3\|inst1\|inst3~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341345606 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst\|inst2~1\|datab " "Node \"inst3\|inst\|inst2~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341345606 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst\|inst2~1\|combout " "Node \"inst3\|inst\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341345606 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst\|inst2~3\|datac " "Node \"inst3\|inst\|inst2~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341345606 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst2\|inst2~1\|datab " "Node \"inst6\|inst2\|inst2~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341345606 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst\|inst2~1\|datad " "Node \"inst3\|inst\|inst2~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341345606 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst1\|inst2~1\|datac " "Node \"inst3\|inst1\|inst2~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341345606 ""} { "Warning" "WSTA_SCC_NODE" "inst8\|inst2\|inst2~1\|datab " "Node \"inst8\|inst2\|inst2~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341345606 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|inst\|inst2~1\|datab " "Node \"inst5\|inst\|inst2~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341345606 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|inst1\|inst2~1\|datad " "Node \"inst5\|inst1\|inst2~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341345606 ""} { "Warning" "WSTA_SCC_NODE" "inst9\|inst\|inst2~2\|dataa " "Node \"inst9\|inst\|inst2~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341345606 ""} { "Warning" "WSTA_SCC_NODE" "inst9\|inst\|inst2~2\|combout " "Node \"inst9\|inst\|inst2~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341345606 ""} { "Warning" "WSTA_SCC_NODE" "inst9\|inst\|inst2~3\|datab " "Node \"inst9\|inst\|inst2~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341345606 ""} { "Warning" "WSTA_SCC_NODE" "inst9\|inst\|inst2~3\|combout " "Node \"inst9\|inst\|inst2~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341345606 ""} { "Warning" "WSTA_SCC_NODE" "inst9\|inst\|inst2~4\|dataa " "Node \"inst9\|inst\|inst2~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341345606 ""} { "Warning" "WSTA_SCC_NODE" "inst9\|inst\|inst2~4\|combout " "Node \"inst9\|inst\|inst2~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341345606 ""} { "Warning" "WSTA_SCC_NODE" "inst9\|inst1\|inst2~2\|datac " "Node \"inst9\|inst1\|inst2~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341345606 ""} { "Warning" "WSTA_SCC_NODE" "inst9\|inst\|inst2~1\|datac " "Node \"inst9\|inst\|inst2~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341345606 ""} { "Warning" "WSTA_SCC_NODE" "inst9\|inst\|inst2~1\|combout " "Node \"inst9\|inst\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341345606 ""} { "Warning" "WSTA_SCC_NODE" "inst9\|inst\|inst2~3\|datad " "Node \"inst9\|inst\|inst2~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341345606 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|inst\|inst2~2\|datab " "Node \"inst7\|inst\|inst2~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341345606 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|inst1\|inst3~0\|datad " "Node \"inst7\|inst1\|inst3~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341345606 ""} { "Warning" "WSTA_SCC_NODE" "inst9\|inst\|inst2~2\|datab " "Node \"inst9\|inst\|inst2~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731341345606 ""}  } { { "latchDSR.bdf" "" { Schematic "/home/gme/guilherme.manske/quartus/shiftreg4bits/latchDSR.bdf" { { 336 560 624 384 "inst3" "" } } } } { "latchDSR.bdf" "" { Schematic "/home/gme/guilherme.manske/quartus/shiftreg4bits/latchDSR.bdf" { { 200 560 624 248 "inst2" "" } } } } { "mux2x1.bdf" "" { Schematic "/home/gme/guilherme.manske/quartus/shiftreg4bits/mux2x1.bdf" { { 240 632 696 288 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1731341345606 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1731341345691 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1731341345692 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1731341345692 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1731341345692 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Quartus II" 0 -1 1731341345694 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1731341345695 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1731341345695 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1731341345697 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1731341345697 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1731341345698 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1731341345698 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1731341345698 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1731341345703 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1731341345720 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1731341345918 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1731341345931 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1731341345931 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1731341346014 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1731341346015 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1731341346015 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1731341346016 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1731341346016 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1731341346017 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1731341346017 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1731341346017 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1731341346021 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1731341346141 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1731341346142 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1731341346224 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1731341346224 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1731341346225 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1731341346225 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1731341346226 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1731341346226 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1731341346227 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1731341346516 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1731341346516 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 72 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 72 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "385 " "Peak virtual memory: 385 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1731341346534 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 11 13:09:06 2024 " "Processing ended: Mon Nov 11 13:09:06 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1731341346534 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1731341346534 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1731341346534 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1731341346534 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1731341347787 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1731341347787 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 11 13:09:07 2024 " "Processing started: Mon Nov 11 13:09:07 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1731341347787 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1731341347787 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off shiftreg4bits -c shiftreg4bits " "Command: quartus_eda --read_settings_files=off --write_settings_files=off shiftreg4bits -c shiftreg4bits" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1731341347788 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "shiftreg4bits_6_1200mv_85c_slow.vo /home/gme/guilherme.manske/quartus/shiftreg4bits/simulation/qsim// simulation " "Generated file shiftreg4bits_6_1200mv_85c_slow.vo in folder \"/home/gme/guilherme.manske/quartus/shiftreg4bits/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1731341347998 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "shiftreg4bits_6_1200mv_0c_slow.vo /home/gme/guilherme.manske/quartus/shiftreg4bits/simulation/qsim// simulation " "Generated file shiftreg4bits_6_1200mv_0c_slow.vo in folder \"/home/gme/guilherme.manske/quartus/shiftreg4bits/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1731341348012 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "shiftreg4bits_min_1200mv_0c_fast.vo /home/gme/guilherme.manske/quartus/shiftreg4bits/simulation/qsim// simulation " "Generated file shiftreg4bits_min_1200mv_0c_fast.vo in folder \"/home/gme/guilherme.manske/quartus/shiftreg4bits/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1731341348027 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "shiftreg4bits.vo /home/gme/guilherme.manske/quartus/shiftreg4bits/simulation/qsim// simulation " "Generated file shiftreg4bits.vo in folder \"/home/gme/guilherme.manske/quartus/shiftreg4bits/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1731341348042 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "shiftreg4bits_6_1200mv_85c_v_slow.sdo /home/gme/guilherme.manske/quartus/shiftreg4bits/simulation/qsim// simulation " "Generated file shiftreg4bits_6_1200mv_85c_v_slow.sdo in folder \"/home/gme/guilherme.manske/quartus/shiftreg4bits/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1731341348057 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "shiftreg4bits_6_1200mv_0c_v_slow.sdo /home/gme/guilherme.manske/quartus/shiftreg4bits/simulation/qsim// simulation " "Generated file shiftreg4bits_6_1200mv_0c_v_slow.sdo in folder \"/home/gme/guilherme.manske/quartus/shiftreg4bits/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1731341348071 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "shiftreg4bits_min_1200mv_0c_v_fast.sdo /home/gme/guilherme.manske/quartus/shiftreg4bits/simulation/qsim// simulation " "Generated file shiftreg4bits_min_1200mv_0c_v_fast.sdo in folder \"/home/gme/guilherme.manske/quartus/shiftreg4bits/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1731341348085 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "shiftreg4bits_v.sdo /home/gme/guilherme.manske/quartus/shiftreg4bits/simulation/qsim// simulation " "Generated file shiftreg4bits_v.sdo in folder \"/home/gme/guilherme.manske/quartus/shiftreg4bits/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1731341348100 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "369 " "Peak virtual memory: 369 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1731341348121 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 11 13:09:08 2024 " "Processing ended: Mon Nov 11 13:09:08 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1731341348121 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1731341348121 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1731341348121 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1731341348121 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 150 s " "Quartus II Full Compilation was successful. 0 errors, 150 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1731341348677 ""}
