// Seed: 877784639
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_9;
endmodule
module module_1 (
    output tri1 id_0,
    input wand id_1,
    input tri id_2,
    output supply1 id_3,
    input tri1 id_4,
    output wire id_5
);
  always @(id_4 or posedge id_2) #1;
  reg id_7;
  wor id_8;
  nor primCall (id_5, id_2, id_4, id_1, id_8);
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8
  );
  initial if (id_2) id_7 <= id_8 == id_1;
endmodule
