// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_49 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        p_read16,
        p_read17,
        p_read18,
        p_read19,
        p_read20,
        p_read21,
        p_read22,
        p_read23,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
input  [17:0] p_read12;
input  [17:0] p_read13;
input  [17:0] p_read14;
input  [17:0] p_read15;
input  [17:0] p_read16;
input  [17:0] p_read17;
input  [17:0] p_read18;
input  [17:0] p_read19;
input  [17:0] p_read20;
input  [17:0] p_read21;
input  [17:0] p_read22;
input  [17:0] p_read23;
output  [11:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_420_p2;
reg   [0:0] icmp_ln86_reg_1418;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1418_pp0_iter1_reg;
reg   [0:0] icmp_ln86_reg_1418_pp0_iter2_reg;
reg   [0:0] icmp_ln86_reg_1418_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1298_fu_426_p2;
reg   [0:0] icmp_ln86_1298_reg_1429;
wire   [0:0] icmp_ln86_1299_fu_432_p2;
reg   [0:0] icmp_ln86_1299_reg_1434;
reg   [0:0] icmp_ln86_1299_reg_1434_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1299_reg_1434_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1300_fu_438_p2;
reg   [0:0] icmp_ln86_1300_reg_1440;
wire   [0:0] icmp_ln86_1301_fu_444_p2;
reg   [0:0] icmp_ln86_1301_reg_1446;
reg   [0:0] icmp_ln86_1301_reg_1446_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1302_fu_450_p2;
reg   [0:0] icmp_ln86_1302_reg_1452;
reg   [0:0] icmp_ln86_1302_reg_1452_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1302_reg_1452_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1302_reg_1452_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1303_fu_456_p2;
reg   [0:0] icmp_ln86_1303_reg_1458;
reg   [0:0] icmp_ln86_1303_reg_1458_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1303_reg_1458_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1303_reg_1458_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1304_fu_462_p2;
reg   [0:0] icmp_ln86_1304_reg_1464;
wire   [0:0] icmp_ln86_1305_fu_468_p2;
reg   [0:0] icmp_ln86_1305_reg_1470;
reg   [0:0] icmp_ln86_1305_reg_1470_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1306_fu_474_p2;
reg   [0:0] icmp_ln86_1306_reg_1476;
reg   [0:0] icmp_ln86_1306_reg_1476_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1306_reg_1476_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1307_fu_480_p2;
reg   [0:0] icmp_ln86_1307_reg_1482;
reg   [0:0] icmp_ln86_1307_reg_1482_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1307_reg_1482_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1307_reg_1482_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1308_fu_486_p2;
reg   [0:0] icmp_ln86_1308_reg_1488;
reg   [0:0] icmp_ln86_1308_reg_1488_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1308_reg_1488_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1308_reg_1488_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1309_fu_492_p2;
reg   [0:0] icmp_ln86_1309_reg_1494;
reg   [0:0] icmp_ln86_1309_reg_1494_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1309_reg_1494_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1309_reg_1494_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1309_reg_1494_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1310_fu_498_p2;
reg   [0:0] icmp_ln86_1310_reg_1500;
reg   [0:0] icmp_ln86_1310_reg_1500_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1310_reg_1500_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1310_reg_1500_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1310_reg_1500_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1310_reg_1500_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1311_fu_504_p2;
reg   [0:0] icmp_ln86_1311_reg_1506;
reg   [0:0] icmp_ln86_1311_reg_1506_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1311_reg_1506_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1311_reg_1506_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1311_reg_1506_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1311_reg_1506_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1311_reg_1506_pp0_iter6_reg;
wire   [0:0] icmp_ln86_1312_fu_510_p2;
reg   [0:0] icmp_ln86_1312_reg_1512;
reg   [0:0] icmp_ln86_1312_reg_1512_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1313_fu_516_p2;
reg   [0:0] icmp_ln86_1313_reg_1517;
wire   [0:0] icmp_ln86_1314_fu_522_p2;
reg   [0:0] icmp_ln86_1314_reg_1522;
reg   [0:0] icmp_ln86_1314_reg_1522_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1384_fu_538_p2;
reg   [0:0] icmp_ln86_1384_reg_1527;
reg   [0:0] icmp_ln86_1384_reg_1527_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1316_fu_544_p2;
reg   [0:0] icmp_ln86_1316_reg_1532;
reg   [0:0] icmp_ln86_1316_reg_1532_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1316_reg_1532_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1317_fu_550_p2;
reg   [0:0] icmp_ln86_1317_reg_1537;
reg   [0:0] icmp_ln86_1317_reg_1537_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1317_reg_1537_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1318_fu_556_p2;
reg   [0:0] icmp_ln86_1318_reg_1542;
reg   [0:0] icmp_ln86_1318_reg_1542_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1318_reg_1542_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1319_fu_562_p2;
reg   [0:0] icmp_ln86_1319_reg_1547;
reg   [0:0] icmp_ln86_1319_reg_1547_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1319_reg_1547_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1319_reg_1547_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1320_fu_568_p2;
reg   [0:0] icmp_ln86_1320_reg_1552;
reg   [0:0] icmp_ln86_1320_reg_1552_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1320_reg_1552_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1320_reg_1552_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1321_fu_574_p2;
reg   [0:0] icmp_ln86_1321_reg_1557;
reg   [0:0] icmp_ln86_1321_reg_1557_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1321_reg_1557_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1321_reg_1557_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1322_fu_580_p2;
reg   [0:0] icmp_ln86_1322_reg_1562;
reg   [0:0] icmp_ln86_1322_reg_1562_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1322_reg_1562_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1322_reg_1562_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1322_reg_1562_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1323_fu_586_p2;
reg   [0:0] icmp_ln86_1323_reg_1567;
reg   [0:0] icmp_ln86_1323_reg_1567_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1323_reg_1567_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1323_reg_1567_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1323_reg_1567_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1324_fu_592_p2;
reg   [0:0] icmp_ln86_1324_reg_1572;
reg   [0:0] icmp_ln86_1324_reg_1572_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1324_reg_1572_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1324_reg_1572_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1324_reg_1572_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1325_fu_598_p2;
reg   [0:0] icmp_ln86_1325_reg_1577;
reg   [0:0] icmp_ln86_1325_reg_1577_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1325_reg_1577_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1325_reg_1577_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1325_reg_1577_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1325_reg_1577_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1326_fu_604_p2;
reg   [0:0] icmp_ln86_1326_reg_1582;
reg   [0:0] icmp_ln86_1326_reg_1582_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1326_reg_1582_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1326_reg_1582_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1326_reg_1582_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1326_reg_1582_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1327_fu_610_p2;
reg   [0:0] icmp_ln86_1327_reg_1587;
reg   [0:0] icmp_ln86_1327_reg_1587_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1327_reg_1587_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1327_reg_1587_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1327_reg_1587_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1327_reg_1587_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1327_reg_1587_pp0_iter6_reg;
wire   [0:0] and_ln102_fu_616_p2;
reg   [0:0] and_ln102_reg_1592;
reg   [0:0] and_ln102_reg_1592_pp0_iter1_reg;
reg   [0:0] and_ln102_reg_1592_pp0_iter2_reg;
wire   [0:0] and_ln104_fu_627_p2;
reg   [0:0] and_ln104_reg_1602;
wire   [0:0] and_ln102_1250_fu_632_p2;
reg   [0:0] and_ln102_1250_reg_1608;
wire   [0:0] and_ln104_252_fu_641_p2;
reg   [0:0] and_ln104_252_reg_1615;
wire   [0:0] and_ln102_1254_fu_646_p2;
reg   [0:0] and_ln102_1254_reg_1620;
wire   [0:0] and_ln102_1255_fu_656_p2;
reg   [0:0] and_ln102_1255_reg_1626;
wire   [0:0] or_ln117_fu_672_p2;
reg   [0:0] or_ln117_reg_1632;
wire   [0:0] xor_ln104_fu_678_p2;
reg   [0:0] xor_ln104_reg_1637;
wire   [0:0] and_ln102_1251_fu_683_p2;
reg   [0:0] and_ln102_1251_reg_1643;
wire   [0:0] and_ln104_253_fu_692_p2;
reg   [0:0] and_ln104_253_reg_1649;
reg   [0:0] and_ln104_253_reg_1649_pp0_iter3_reg;
wire   [0:0] and_ln102_1256_fu_702_p2;
reg   [0:0] and_ln102_1256_reg_1655;
wire   [3:0] select_ln117_1262_fu_803_p3;
reg   [3:0] select_ln117_1262_reg_1660;
wire   [0:0] or_ln117_1182_fu_810_p2;
reg   [0:0] or_ln117_1182_reg_1665;
wire   [0:0] and_ln102_1249_fu_815_p2;
reg   [0:0] and_ln102_1249_reg_1671;
wire   [0:0] and_ln104_251_fu_824_p2;
reg   [0:0] and_ln104_251_reg_1677;
wire   [0:0] and_ln102_1252_fu_829_p2;
reg   [0:0] and_ln102_1252_reg_1683;
wire   [0:0] and_ln102_1258_fu_843_p2;
reg   [0:0] and_ln102_1258_reg_1689;
wire   [0:0] or_ln117_1186_fu_917_p2;
reg   [0:0] or_ln117_1186_reg_1695;
wire   [3:0] select_ln117_1268_fu_931_p3;
reg   [3:0] select_ln117_1268_reg_1700;
wire   [0:0] and_ln104_254_fu_944_p2;
reg   [0:0] and_ln104_254_reg_1705;
wire   [0:0] and_ln102_1253_fu_949_p2;
reg   [0:0] and_ln102_1253_reg_1710;
reg   [0:0] and_ln102_1253_reg_1710_pp0_iter5_reg;
wire   [0:0] and_ln104_255_fu_958_p2;
reg   [0:0] and_ln104_255_reg_1717;
reg   [0:0] and_ln104_255_reg_1717_pp0_iter5_reg;
reg   [0:0] and_ln104_255_reg_1717_pp0_iter6_reg;
wire   [0:0] and_ln102_1259_fu_973_p2;
reg   [0:0] and_ln102_1259_reg_1723;
wire   [0:0] or_ln117_1191_fu_1056_p2;
reg   [0:0] or_ln117_1191_reg_1728;
wire   [4:0] select_ln117_1274_fu_1068_p3;
reg   [4:0] select_ln117_1274_reg_1733;
wire   [0:0] or_ln117_1193_fu_1076_p2;
reg   [0:0] or_ln117_1193_reg_1738;
wire   [0:0] or_ln117_1195_fu_1082_p2;
reg   [0:0] or_ln117_1195_reg_1744;
reg   [0:0] or_ln117_1195_reg_1744_pp0_iter5_reg;
wire   [0:0] or_ln117_1197_fu_1158_p2;
reg   [0:0] or_ln117_1197_reg_1752;
wire   [4:0] select_ln117_1280_fu_1171_p3;
reg   [4:0] select_ln117_1280_reg_1757;
wire   [0:0] or_ln117_1201_fu_1233_p2;
reg   [0:0] or_ln117_1201_reg_1762;
wire   [4:0] select_ln117_1284_fu_1247_p3;
reg   [4:0] select_ln117_1284_reg_1767;
wire    ap_block_pp0_stage0;
wire   [12:0] tmp_fu_528_p4;
wire   [0:0] xor_ln104_621_fu_622_p2;
wire   [0:0] xor_ln104_623_fu_636_p2;
wire   [0:0] xor_ln104_627_fu_651_p2;
wire   [0:0] and_ln102_1278_fu_661_p2;
wire   [0:0] and_ln102_1263_fu_666_p2;
wire   [0:0] xor_ln104_624_fu_687_p2;
wire   [0:0] xor_ln104_628_fu_697_p2;
wire   [0:0] and_ln102_1279_fu_715_p2;
wire   [0:0] and_ln102_1262_fu_707_p2;
wire   [0:0] xor_ln117_fu_725_p2;
wire   [1:0] zext_ln117_fu_731_p1;
wire   [1:0] select_ln117_fu_735_p3;
wire   [1:0] select_ln117_1257_fu_742_p3;
wire   [0:0] and_ln102_1264_fu_711_p2;
wire   [2:0] zext_ln117_144_fu_749_p1;
wire   [0:0] or_ln117_1178_fu_753_p2;
wire   [2:0] select_ln117_1258_fu_758_p3;
wire   [0:0] or_ln117_1179_fu_765_p2;
wire   [0:0] and_ln102_1265_fu_720_p2;
wire   [2:0] select_ln117_1259_fu_769_p3;
wire   [0:0] or_ln117_1180_fu_777_p2;
wire   [2:0] select_ln117_1260_fu_783_p3;
wire   [2:0] select_ln117_1261_fu_791_p3;
wire   [3:0] zext_ln117_145_fu_799_p1;
wire   [0:0] xor_ln104_622_fu_819_p2;
wire   [0:0] xor_ln104_629_fu_834_p2;
wire   [0:0] and_ln102_1280_fu_852_p2;
wire   [0:0] and_ln102_1257_fu_839_p2;
wire   [0:0] and_ln102_1266_fu_848_p2;
wire   [0:0] or_ln117_1181_fu_867_p2;
wire   [0:0] and_ln102_1267_fu_857_p2;
wire   [3:0] select_ln117_1263_fu_872_p3;
wire   [0:0] or_ln117_1183_fu_879_p2;
wire   [3:0] select_ln117_1264_fu_884_p3;
wire   [0:0] or_ln117_1184_fu_891_p2;
wire   [0:0] and_ln102_1268_fu_862_p2;
wire   [3:0] select_ln117_1265_fu_895_p3;
wire   [0:0] or_ln117_1185_fu_903_p2;
wire   [3:0] select_ln117_1266_fu_909_p3;
wire   [3:0] select_ln117_1267_fu_923_p3;
wire   [0:0] xor_ln104_625_fu_939_p2;
wire   [0:0] xor_ln104_626_fu_953_p2;
wire   [0:0] xor_ln104_630_fu_963_p2;
wire   [0:0] and_ln102_1281_fu_978_p2;
wire   [0:0] xor_ln104_631_fu_968_p2;
wire   [0:0] and_ln102_1282_fu_992_p2;
wire   [0:0] and_ln102_1269_fu_983_p2;
wire   [0:0] or_ln117_1187_fu_1002_p2;
wire   [3:0] select_ln117_1269_fu_1007_p3;
wire   [0:0] and_ln102_1270_fu_988_p2;
wire   [4:0] zext_ln117_146_fu_1014_p1;
wire   [0:0] or_ln117_1188_fu_1018_p2;
wire   [4:0] select_ln117_1270_fu_1023_p3;
wire   [0:0] or_ln117_1189_fu_1030_p2;
wire   [0:0] and_ln102_1271_fu_997_p2;
wire   [4:0] select_ln117_1271_fu_1034_p3;
wire   [0:0] or_ln117_1190_fu_1042_p2;
wire   [4:0] select_ln117_1272_fu_1048_p3;
wire   [4:0] select_ln117_1273_fu_1060_p3;
wire   [0:0] xor_ln104_632_fu_1086_p2;
wire   [0:0] and_ln102_1283_fu_1099_p2;
wire   [0:0] and_ln102_1260_fu_1091_p2;
wire   [0:0] and_ln102_1272_fu_1095_p2;
wire   [0:0] or_ln117_1192_fu_1114_p2;
wire   [0:0] and_ln102_1273_fu_1104_p2;
wire   [4:0] select_ln117_1275_fu_1119_p3;
wire   [0:0] or_ln117_1194_fu_1126_p2;
wire   [4:0] select_ln117_1276_fu_1131_p3;
wire   [0:0] and_ln102_1274_fu_1109_p2;
wire   [4:0] select_ln117_1277_fu_1138_p3;
wire   [0:0] or_ln117_1196_fu_1146_p2;
wire   [4:0] select_ln117_1278_fu_1151_p3;
wire   [4:0] select_ln117_1279_fu_1163_p3;
wire   [0:0] xor_ln104_633_fu_1179_p2;
wire   [0:0] and_ln102_1284_fu_1188_p2;
wire   [0:0] and_ln102_1261_fu_1184_p2;
wire   [0:0] and_ln102_1275_fu_1193_p2;
wire   [0:0] or_ln117_1198_fu_1203_p2;
wire   [0:0] or_ln117_1199_fu_1208_p2;
wire   [0:0] and_ln102_1276_fu_1198_p2;
wire   [4:0] select_ln117_1281_fu_1212_p3;
wire   [0:0] or_ln117_1200_fu_1219_p2;
wire   [4:0] select_ln117_1282_fu_1225_p3;
wire   [4:0] select_ln117_1283_fu_1239_p3;
wire   [0:0] xor_ln104_634_fu_1255_p2;
wire   [0:0] and_ln102_1285_fu_1260_p2;
wire   [0:0] and_ln102_1277_fu_1265_p2;
wire   [0:0] or_ln117_1202_fu_1270_p2;
wire   [11:0] agg_result_fu_1282_p65;
wire   [4:0] agg_result_fu_1282_p66;
wire   [11:0] agg_result_fu_1282_p67;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
reg   [17:0] p_read12_int_reg;
reg   [17:0] p_read13_int_reg;
reg   [17:0] p_read14_int_reg;
reg   [17:0] p_read15_int_reg;
reg   [17:0] p_read16_int_reg;
reg   [17:0] p_read17_int_reg;
reg   [17:0] p_read18_int_reg;
reg   [17:0] p_read19_int_reg;
reg   [17:0] p_read20_int_reg;
reg   [17:0] p_read21_int_reg;
reg   [17:0] p_read22_int_reg;
reg   [17:0] p_read23_int_reg;
wire   [4:0] agg_result_fu_1282_p1;
wire   [4:0] agg_result_fu_1282_p3;
wire   [4:0] agg_result_fu_1282_p5;
wire   [4:0] agg_result_fu_1282_p7;
wire   [4:0] agg_result_fu_1282_p9;
wire   [4:0] agg_result_fu_1282_p11;
wire   [4:0] agg_result_fu_1282_p13;
wire   [4:0] agg_result_fu_1282_p15;
wire   [4:0] agg_result_fu_1282_p17;
wire   [4:0] agg_result_fu_1282_p19;
wire   [4:0] agg_result_fu_1282_p21;
wire   [4:0] agg_result_fu_1282_p23;
wire   [4:0] agg_result_fu_1282_p25;
wire   [4:0] agg_result_fu_1282_p27;
wire   [4:0] agg_result_fu_1282_p29;
wire   [4:0] agg_result_fu_1282_p31;
wire  signed [4:0] agg_result_fu_1282_p33;
wire  signed [4:0] agg_result_fu_1282_p35;
wire  signed [4:0] agg_result_fu_1282_p37;
wire  signed [4:0] agg_result_fu_1282_p39;
wire  signed [4:0] agg_result_fu_1282_p41;
wire  signed [4:0] agg_result_fu_1282_p43;
wire  signed [4:0] agg_result_fu_1282_p45;
wire  signed [4:0] agg_result_fu_1282_p47;
wire  signed [4:0] agg_result_fu_1282_p49;
wire  signed [4:0] agg_result_fu_1282_p51;
wire  signed [4:0] agg_result_fu_1282_p53;
wire  signed [4:0] agg_result_fu_1282_p55;
wire  signed [4:0] agg_result_fu_1282_p57;
wire  signed [4:0] agg_result_fu_1282_p59;
wire  signed [4:0] agg_result_fu_1282_p61;
wire  signed [4:0] agg_result_fu_1282_p63;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_65_5_12_1_1_x21 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 12 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 12 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 12 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 12 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 12 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 12 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 12 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 12 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 12 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 12 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 12 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 12 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 12 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 12 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 12 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 12 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 12 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 12 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 12 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 12 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 12 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 12 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 12 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 12 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 12 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 12 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 12 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 12 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 12 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 12 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 12 ),
    .CASE31( 5'h1F ),
    .din31_WIDTH( 12 ),
    .def_WIDTH( 12 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
sparsemux_65_5_12_1_1_x21_U1290(
    .din0(12'd4017),
    .din1(12'd287),
    .din2(12'd3978),
    .din3(12'd3623),
    .din4(12'd27),
    .din5(12'd4020),
    .din6(12'd151),
    .din7(12'd3961),
    .din8(12'd3947),
    .din9(12'd4081),
    .din10(12'd4036),
    .din11(12'd3843),
    .din12(12'd322),
    .din13(12'd83),
    .din14(12'd3234),
    .din15(12'd4069),
    .din16(12'd3743),
    .din17(12'd548),
    .din18(12'd180),
    .din19(12'd3113),
    .din20(12'd83),
    .din21(12'd3713),
    .din22(12'd673),
    .din23(12'd4090),
    .din24(12'd365),
    .din25(12'd134),
    .din26(12'd2770),
    .din27(12'd322),
    .din28(12'd59),
    .din29(12'd582),
    .din30(12'd4033),
    .din31(12'd3648),
    .def(agg_result_fu_1282_p65),
    .sel(agg_result_fu_1282_p66),
    .dout(agg_result_fu_1282_p67)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_1249_reg_1671 <= and_ln102_1249_fu_815_p2;
        and_ln102_1250_reg_1608 <= and_ln102_1250_fu_632_p2;
        and_ln102_1251_reg_1643 <= and_ln102_1251_fu_683_p2;
        and_ln102_1252_reg_1683 <= and_ln102_1252_fu_829_p2;
        and_ln102_1253_reg_1710 <= and_ln102_1253_fu_949_p2;
        and_ln102_1253_reg_1710_pp0_iter5_reg <= and_ln102_1253_reg_1710;
        and_ln102_1254_reg_1620 <= and_ln102_1254_fu_646_p2;
        and_ln102_1255_reg_1626 <= and_ln102_1255_fu_656_p2;
        and_ln102_1256_reg_1655 <= and_ln102_1256_fu_702_p2;
        and_ln102_1258_reg_1689 <= and_ln102_1258_fu_843_p2;
        and_ln102_1259_reg_1723 <= and_ln102_1259_fu_973_p2;
        and_ln102_reg_1592 <= and_ln102_fu_616_p2;
        and_ln102_reg_1592_pp0_iter1_reg <= and_ln102_reg_1592;
        and_ln102_reg_1592_pp0_iter2_reg <= and_ln102_reg_1592_pp0_iter1_reg;
        and_ln104_251_reg_1677 <= and_ln104_251_fu_824_p2;
        and_ln104_252_reg_1615 <= and_ln104_252_fu_641_p2;
        and_ln104_253_reg_1649 <= and_ln104_253_fu_692_p2;
        and_ln104_253_reg_1649_pp0_iter3_reg <= and_ln104_253_reg_1649;
        and_ln104_254_reg_1705 <= and_ln104_254_fu_944_p2;
        and_ln104_255_reg_1717 <= and_ln104_255_fu_958_p2;
        and_ln104_255_reg_1717_pp0_iter5_reg <= and_ln104_255_reg_1717;
        and_ln104_255_reg_1717_pp0_iter6_reg <= and_ln104_255_reg_1717_pp0_iter5_reg;
        and_ln104_reg_1602 <= and_ln104_fu_627_p2;
        icmp_ln86_1298_reg_1429 <= icmp_ln86_1298_fu_426_p2;
        icmp_ln86_1299_reg_1434 <= icmp_ln86_1299_fu_432_p2;
        icmp_ln86_1299_reg_1434_pp0_iter1_reg <= icmp_ln86_1299_reg_1434;
        icmp_ln86_1299_reg_1434_pp0_iter2_reg <= icmp_ln86_1299_reg_1434_pp0_iter1_reg;
        icmp_ln86_1300_reg_1440 <= icmp_ln86_1300_fu_438_p2;
        icmp_ln86_1301_reg_1446 <= icmp_ln86_1301_fu_444_p2;
        icmp_ln86_1301_reg_1446_pp0_iter1_reg <= icmp_ln86_1301_reg_1446;
        icmp_ln86_1302_reg_1452 <= icmp_ln86_1302_fu_450_p2;
        icmp_ln86_1302_reg_1452_pp0_iter1_reg <= icmp_ln86_1302_reg_1452;
        icmp_ln86_1302_reg_1452_pp0_iter2_reg <= icmp_ln86_1302_reg_1452_pp0_iter1_reg;
        icmp_ln86_1302_reg_1452_pp0_iter3_reg <= icmp_ln86_1302_reg_1452_pp0_iter2_reg;
        icmp_ln86_1303_reg_1458 <= icmp_ln86_1303_fu_456_p2;
        icmp_ln86_1303_reg_1458_pp0_iter1_reg <= icmp_ln86_1303_reg_1458;
        icmp_ln86_1303_reg_1458_pp0_iter2_reg <= icmp_ln86_1303_reg_1458_pp0_iter1_reg;
        icmp_ln86_1303_reg_1458_pp0_iter3_reg <= icmp_ln86_1303_reg_1458_pp0_iter2_reg;
        icmp_ln86_1304_reg_1464 <= icmp_ln86_1304_fu_462_p2;
        icmp_ln86_1305_reg_1470 <= icmp_ln86_1305_fu_468_p2;
        icmp_ln86_1305_reg_1470_pp0_iter1_reg <= icmp_ln86_1305_reg_1470;
        icmp_ln86_1306_reg_1476 <= icmp_ln86_1306_fu_474_p2;
        icmp_ln86_1306_reg_1476_pp0_iter1_reg <= icmp_ln86_1306_reg_1476;
        icmp_ln86_1306_reg_1476_pp0_iter2_reg <= icmp_ln86_1306_reg_1476_pp0_iter1_reg;
        icmp_ln86_1307_reg_1482 <= icmp_ln86_1307_fu_480_p2;
        icmp_ln86_1307_reg_1482_pp0_iter1_reg <= icmp_ln86_1307_reg_1482;
        icmp_ln86_1307_reg_1482_pp0_iter2_reg <= icmp_ln86_1307_reg_1482_pp0_iter1_reg;
        icmp_ln86_1307_reg_1482_pp0_iter3_reg <= icmp_ln86_1307_reg_1482_pp0_iter2_reg;
        icmp_ln86_1308_reg_1488 <= icmp_ln86_1308_fu_486_p2;
        icmp_ln86_1308_reg_1488_pp0_iter1_reg <= icmp_ln86_1308_reg_1488;
        icmp_ln86_1308_reg_1488_pp0_iter2_reg <= icmp_ln86_1308_reg_1488_pp0_iter1_reg;
        icmp_ln86_1308_reg_1488_pp0_iter3_reg <= icmp_ln86_1308_reg_1488_pp0_iter2_reg;
        icmp_ln86_1309_reg_1494 <= icmp_ln86_1309_fu_492_p2;
        icmp_ln86_1309_reg_1494_pp0_iter1_reg <= icmp_ln86_1309_reg_1494;
        icmp_ln86_1309_reg_1494_pp0_iter2_reg <= icmp_ln86_1309_reg_1494_pp0_iter1_reg;
        icmp_ln86_1309_reg_1494_pp0_iter3_reg <= icmp_ln86_1309_reg_1494_pp0_iter2_reg;
        icmp_ln86_1309_reg_1494_pp0_iter4_reg <= icmp_ln86_1309_reg_1494_pp0_iter3_reg;
        icmp_ln86_1310_reg_1500 <= icmp_ln86_1310_fu_498_p2;
        icmp_ln86_1310_reg_1500_pp0_iter1_reg <= icmp_ln86_1310_reg_1500;
        icmp_ln86_1310_reg_1500_pp0_iter2_reg <= icmp_ln86_1310_reg_1500_pp0_iter1_reg;
        icmp_ln86_1310_reg_1500_pp0_iter3_reg <= icmp_ln86_1310_reg_1500_pp0_iter2_reg;
        icmp_ln86_1310_reg_1500_pp0_iter4_reg <= icmp_ln86_1310_reg_1500_pp0_iter3_reg;
        icmp_ln86_1310_reg_1500_pp0_iter5_reg <= icmp_ln86_1310_reg_1500_pp0_iter4_reg;
        icmp_ln86_1311_reg_1506 <= icmp_ln86_1311_fu_504_p2;
        icmp_ln86_1311_reg_1506_pp0_iter1_reg <= icmp_ln86_1311_reg_1506;
        icmp_ln86_1311_reg_1506_pp0_iter2_reg <= icmp_ln86_1311_reg_1506_pp0_iter1_reg;
        icmp_ln86_1311_reg_1506_pp0_iter3_reg <= icmp_ln86_1311_reg_1506_pp0_iter2_reg;
        icmp_ln86_1311_reg_1506_pp0_iter4_reg <= icmp_ln86_1311_reg_1506_pp0_iter3_reg;
        icmp_ln86_1311_reg_1506_pp0_iter5_reg <= icmp_ln86_1311_reg_1506_pp0_iter4_reg;
        icmp_ln86_1311_reg_1506_pp0_iter6_reg <= icmp_ln86_1311_reg_1506_pp0_iter5_reg;
        icmp_ln86_1312_reg_1512 <= icmp_ln86_1312_fu_510_p2;
        icmp_ln86_1312_reg_1512_pp0_iter1_reg <= icmp_ln86_1312_reg_1512;
        icmp_ln86_1313_reg_1517 <= icmp_ln86_1313_fu_516_p2;
        icmp_ln86_1314_reg_1522 <= icmp_ln86_1314_fu_522_p2;
        icmp_ln86_1314_reg_1522_pp0_iter1_reg <= icmp_ln86_1314_reg_1522;
        icmp_ln86_1316_reg_1532 <= icmp_ln86_1316_fu_544_p2;
        icmp_ln86_1316_reg_1532_pp0_iter1_reg <= icmp_ln86_1316_reg_1532;
        icmp_ln86_1316_reg_1532_pp0_iter2_reg <= icmp_ln86_1316_reg_1532_pp0_iter1_reg;
        icmp_ln86_1317_reg_1537 <= icmp_ln86_1317_fu_550_p2;
        icmp_ln86_1317_reg_1537_pp0_iter1_reg <= icmp_ln86_1317_reg_1537;
        icmp_ln86_1317_reg_1537_pp0_iter2_reg <= icmp_ln86_1317_reg_1537_pp0_iter1_reg;
        icmp_ln86_1318_reg_1542 <= icmp_ln86_1318_fu_556_p2;
        icmp_ln86_1318_reg_1542_pp0_iter1_reg <= icmp_ln86_1318_reg_1542;
        icmp_ln86_1318_reg_1542_pp0_iter2_reg <= icmp_ln86_1318_reg_1542_pp0_iter1_reg;
        icmp_ln86_1319_reg_1547 <= icmp_ln86_1319_fu_562_p2;
        icmp_ln86_1319_reg_1547_pp0_iter1_reg <= icmp_ln86_1319_reg_1547;
        icmp_ln86_1319_reg_1547_pp0_iter2_reg <= icmp_ln86_1319_reg_1547_pp0_iter1_reg;
        icmp_ln86_1319_reg_1547_pp0_iter3_reg <= icmp_ln86_1319_reg_1547_pp0_iter2_reg;
        icmp_ln86_1320_reg_1552 <= icmp_ln86_1320_fu_568_p2;
        icmp_ln86_1320_reg_1552_pp0_iter1_reg <= icmp_ln86_1320_reg_1552;
        icmp_ln86_1320_reg_1552_pp0_iter2_reg <= icmp_ln86_1320_reg_1552_pp0_iter1_reg;
        icmp_ln86_1320_reg_1552_pp0_iter3_reg <= icmp_ln86_1320_reg_1552_pp0_iter2_reg;
        icmp_ln86_1321_reg_1557 <= icmp_ln86_1321_fu_574_p2;
        icmp_ln86_1321_reg_1557_pp0_iter1_reg <= icmp_ln86_1321_reg_1557;
        icmp_ln86_1321_reg_1557_pp0_iter2_reg <= icmp_ln86_1321_reg_1557_pp0_iter1_reg;
        icmp_ln86_1321_reg_1557_pp0_iter3_reg <= icmp_ln86_1321_reg_1557_pp0_iter2_reg;
        icmp_ln86_1322_reg_1562 <= icmp_ln86_1322_fu_580_p2;
        icmp_ln86_1322_reg_1562_pp0_iter1_reg <= icmp_ln86_1322_reg_1562;
        icmp_ln86_1322_reg_1562_pp0_iter2_reg <= icmp_ln86_1322_reg_1562_pp0_iter1_reg;
        icmp_ln86_1322_reg_1562_pp0_iter3_reg <= icmp_ln86_1322_reg_1562_pp0_iter2_reg;
        icmp_ln86_1322_reg_1562_pp0_iter4_reg <= icmp_ln86_1322_reg_1562_pp0_iter3_reg;
        icmp_ln86_1323_reg_1567 <= icmp_ln86_1323_fu_586_p2;
        icmp_ln86_1323_reg_1567_pp0_iter1_reg <= icmp_ln86_1323_reg_1567;
        icmp_ln86_1323_reg_1567_pp0_iter2_reg <= icmp_ln86_1323_reg_1567_pp0_iter1_reg;
        icmp_ln86_1323_reg_1567_pp0_iter3_reg <= icmp_ln86_1323_reg_1567_pp0_iter2_reg;
        icmp_ln86_1323_reg_1567_pp0_iter4_reg <= icmp_ln86_1323_reg_1567_pp0_iter3_reg;
        icmp_ln86_1324_reg_1572 <= icmp_ln86_1324_fu_592_p2;
        icmp_ln86_1324_reg_1572_pp0_iter1_reg <= icmp_ln86_1324_reg_1572;
        icmp_ln86_1324_reg_1572_pp0_iter2_reg <= icmp_ln86_1324_reg_1572_pp0_iter1_reg;
        icmp_ln86_1324_reg_1572_pp0_iter3_reg <= icmp_ln86_1324_reg_1572_pp0_iter2_reg;
        icmp_ln86_1324_reg_1572_pp0_iter4_reg <= icmp_ln86_1324_reg_1572_pp0_iter3_reg;
        icmp_ln86_1325_reg_1577 <= icmp_ln86_1325_fu_598_p2;
        icmp_ln86_1325_reg_1577_pp0_iter1_reg <= icmp_ln86_1325_reg_1577;
        icmp_ln86_1325_reg_1577_pp0_iter2_reg <= icmp_ln86_1325_reg_1577_pp0_iter1_reg;
        icmp_ln86_1325_reg_1577_pp0_iter3_reg <= icmp_ln86_1325_reg_1577_pp0_iter2_reg;
        icmp_ln86_1325_reg_1577_pp0_iter4_reg <= icmp_ln86_1325_reg_1577_pp0_iter3_reg;
        icmp_ln86_1325_reg_1577_pp0_iter5_reg <= icmp_ln86_1325_reg_1577_pp0_iter4_reg;
        icmp_ln86_1326_reg_1582 <= icmp_ln86_1326_fu_604_p2;
        icmp_ln86_1326_reg_1582_pp0_iter1_reg <= icmp_ln86_1326_reg_1582;
        icmp_ln86_1326_reg_1582_pp0_iter2_reg <= icmp_ln86_1326_reg_1582_pp0_iter1_reg;
        icmp_ln86_1326_reg_1582_pp0_iter3_reg <= icmp_ln86_1326_reg_1582_pp0_iter2_reg;
        icmp_ln86_1326_reg_1582_pp0_iter4_reg <= icmp_ln86_1326_reg_1582_pp0_iter3_reg;
        icmp_ln86_1326_reg_1582_pp0_iter5_reg <= icmp_ln86_1326_reg_1582_pp0_iter4_reg;
        icmp_ln86_1327_reg_1587 <= icmp_ln86_1327_fu_610_p2;
        icmp_ln86_1327_reg_1587_pp0_iter1_reg <= icmp_ln86_1327_reg_1587;
        icmp_ln86_1327_reg_1587_pp0_iter2_reg <= icmp_ln86_1327_reg_1587_pp0_iter1_reg;
        icmp_ln86_1327_reg_1587_pp0_iter3_reg <= icmp_ln86_1327_reg_1587_pp0_iter2_reg;
        icmp_ln86_1327_reg_1587_pp0_iter4_reg <= icmp_ln86_1327_reg_1587_pp0_iter3_reg;
        icmp_ln86_1327_reg_1587_pp0_iter5_reg <= icmp_ln86_1327_reg_1587_pp0_iter4_reg;
        icmp_ln86_1327_reg_1587_pp0_iter6_reg <= icmp_ln86_1327_reg_1587_pp0_iter5_reg;
        icmp_ln86_1384_reg_1527 <= icmp_ln86_1384_fu_538_p2;
        icmp_ln86_1384_reg_1527_pp0_iter1_reg <= icmp_ln86_1384_reg_1527;
        icmp_ln86_reg_1418 <= icmp_ln86_fu_420_p2;
        icmp_ln86_reg_1418_pp0_iter1_reg <= icmp_ln86_reg_1418;
        icmp_ln86_reg_1418_pp0_iter2_reg <= icmp_ln86_reg_1418_pp0_iter1_reg;
        icmp_ln86_reg_1418_pp0_iter3_reg <= icmp_ln86_reg_1418_pp0_iter2_reg;
        or_ln117_1182_reg_1665 <= or_ln117_1182_fu_810_p2;
        or_ln117_1186_reg_1695 <= or_ln117_1186_fu_917_p2;
        or_ln117_1191_reg_1728 <= or_ln117_1191_fu_1056_p2;
        or_ln117_1193_reg_1738 <= or_ln117_1193_fu_1076_p2;
        or_ln117_1195_reg_1744 <= or_ln117_1195_fu_1082_p2;
        or_ln117_1195_reg_1744_pp0_iter5_reg <= or_ln117_1195_reg_1744;
        or_ln117_1197_reg_1752 <= or_ln117_1197_fu_1158_p2;
        or_ln117_1201_reg_1762 <= or_ln117_1201_fu_1233_p2;
        or_ln117_reg_1632 <= or_ln117_fu_672_p2;
        select_ln117_1262_reg_1660 <= select_ln117_1262_fu_803_p3;
        select_ln117_1268_reg_1700 <= select_ln117_1268_fu_931_p3;
        select_ln117_1274_reg_1733 <= select_ln117_1274_fu_1068_p3;
        select_ln117_1280_reg_1757 <= select_ln117_1280_fu_1171_p3;
        select_ln117_1284_reg_1767 <= select_ln117_1284_fu_1247_p3;
        xor_ln104_reg_1637 <= xor_ln104_fu_678_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read12_int_reg <= p_read12;
        p_read13_int_reg <= p_read13;
        p_read14_int_reg <= p_read14;
        p_read15_int_reg <= p_read15;
        p_read16_int_reg <= p_read16;
        p_read17_int_reg <= p_read17;
        p_read18_int_reg <= p_read18;
        p_read19_int_reg <= p_read19;
        p_read1_int_reg <= p_read1;
        p_read20_int_reg <= p_read20;
        p_read21_int_reg <= p_read21;
        p_read22_int_reg <= p_read22;
        p_read23_int_reg <= p_read23;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign agg_result_fu_1282_p65 = 'bx;

assign agg_result_fu_1282_p66 = ((or_ln117_1202_fu_1270_p2[0:0] == 1'b1) ? select_ln117_1284_reg_1767 : 5'd31);

assign and_ln102_1249_fu_815_p2 = (xor_ln104_reg_1637 & icmp_ln86_1299_reg_1434_pp0_iter2_reg);

assign and_ln102_1250_fu_632_p2 = (icmp_ln86_1300_reg_1440 & and_ln102_reg_1592);

assign and_ln102_1251_fu_683_p2 = (icmp_ln86_1301_reg_1446_pp0_iter1_reg & and_ln104_reg_1602);

assign and_ln102_1252_fu_829_p2 = (icmp_ln86_1302_reg_1452_pp0_iter2_reg & and_ln102_1249_fu_815_p2);

assign and_ln102_1253_fu_949_p2 = (icmp_ln86_1303_reg_1458_pp0_iter3_reg & and_ln104_251_reg_1677);

assign and_ln102_1254_fu_646_p2 = (icmp_ln86_1304_reg_1464 & and_ln102_1250_fu_632_p2);

assign and_ln102_1255_fu_656_p2 = (icmp_ln86_1305_reg_1470 & and_ln104_252_fu_641_p2);

assign and_ln102_1256_fu_702_p2 = (icmp_ln86_1306_reg_1476_pp0_iter1_reg & and_ln102_1251_fu_683_p2);

assign and_ln102_1257_fu_839_p2 = (icmp_ln86_1307_reg_1482_pp0_iter2_reg & and_ln104_253_reg_1649);

assign and_ln102_1258_fu_843_p2 = (icmp_ln86_1308_reg_1488_pp0_iter2_reg & and_ln102_1252_fu_829_p2);

assign and_ln102_1259_fu_973_p2 = (icmp_ln86_1309_reg_1494_pp0_iter3_reg & and_ln104_254_fu_944_p2);

assign and_ln102_1260_fu_1091_p2 = (icmp_ln86_1310_reg_1500_pp0_iter4_reg & and_ln102_1253_reg_1710);

assign and_ln102_1261_fu_1184_p2 = (icmp_ln86_1311_reg_1506_pp0_iter5_reg & and_ln104_255_reg_1717_pp0_iter5_reg);

assign and_ln102_1262_fu_707_p2 = (icmp_ln86_1312_reg_1512_pp0_iter1_reg & and_ln102_1254_reg_1620);

assign and_ln102_1263_fu_666_p2 = (and_ln102_1278_fu_661_p2 & and_ln102_1250_fu_632_p2);

assign and_ln102_1264_fu_711_p2 = (icmp_ln86_1314_reg_1522_pp0_iter1_reg & and_ln102_1255_reg_1626);

assign and_ln102_1265_fu_720_p2 = (and_ln104_252_reg_1615 & and_ln102_1279_fu_715_p2);

assign and_ln102_1266_fu_848_p2 = (icmp_ln86_1316_reg_1532_pp0_iter2_reg & and_ln102_1256_reg_1655);

assign and_ln102_1267_fu_857_p2 = (and_ln102_1280_fu_852_p2 & and_ln102_1251_reg_1643);

assign and_ln102_1268_fu_862_p2 = (icmp_ln86_1318_reg_1542_pp0_iter2_reg & and_ln102_1257_fu_839_p2);

assign and_ln102_1269_fu_983_p2 = (and_ln104_253_reg_1649_pp0_iter3_reg & and_ln102_1281_fu_978_p2);

assign and_ln102_1270_fu_988_p2 = (icmp_ln86_1320_reg_1552_pp0_iter3_reg & and_ln102_1258_reg_1689);

assign and_ln102_1271_fu_997_p2 = (and_ln102_1282_fu_992_p2 & and_ln102_1252_reg_1683);

assign and_ln102_1272_fu_1095_p2 = (icmp_ln86_1322_reg_1562_pp0_iter4_reg & and_ln102_1259_reg_1723);

assign and_ln102_1273_fu_1104_p2 = (and_ln104_254_reg_1705 & and_ln102_1283_fu_1099_p2);

assign and_ln102_1274_fu_1109_p2 = (icmp_ln86_1324_reg_1572_pp0_iter4_reg & and_ln102_1260_fu_1091_p2);

assign and_ln102_1275_fu_1193_p2 = (and_ln102_1284_fu_1188_p2 & and_ln102_1253_reg_1710_pp0_iter5_reg);

assign and_ln102_1276_fu_1198_p2 = (icmp_ln86_1326_reg_1582_pp0_iter5_reg & and_ln102_1261_fu_1184_p2);

assign and_ln102_1277_fu_1265_p2 = (and_ln104_255_reg_1717_pp0_iter6_reg & and_ln102_1285_fu_1260_p2);

assign and_ln102_1278_fu_661_p2 = (xor_ln104_627_fu_651_p2 & icmp_ln86_1313_reg_1517);

assign and_ln102_1279_fu_715_p2 = (xor_ln104_628_fu_697_p2 & icmp_ln86_1384_reg_1527_pp0_iter1_reg);

assign and_ln102_1280_fu_852_p2 = (xor_ln104_629_fu_834_p2 & icmp_ln86_1317_reg_1537_pp0_iter2_reg);

assign and_ln102_1281_fu_978_p2 = (xor_ln104_630_fu_963_p2 & icmp_ln86_1319_reg_1547_pp0_iter3_reg);

assign and_ln102_1282_fu_992_p2 = (xor_ln104_631_fu_968_p2 & icmp_ln86_1321_reg_1557_pp0_iter3_reg);

assign and_ln102_1283_fu_1099_p2 = (xor_ln104_632_fu_1086_p2 & icmp_ln86_1323_reg_1567_pp0_iter4_reg);

assign and_ln102_1284_fu_1188_p2 = (xor_ln104_633_fu_1179_p2 & icmp_ln86_1325_reg_1577_pp0_iter5_reg);

assign and_ln102_1285_fu_1260_p2 = (xor_ln104_634_fu_1255_p2 & icmp_ln86_1327_reg_1587_pp0_iter6_reg);

assign and_ln102_fu_616_p2 = (icmp_ln86_fu_420_p2 & icmp_ln86_1298_fu_426_p2);

assign and_ln104_251_fu_824_p2 = (xor_ln104_reg_1637 & xor_ln104_622_fu_819_p2);

assign and_ln104_252_fu_641_p2 = (xor_ln104_623_fu_636_p2 & and_ln102_reg_1592);

assign and_ln104_253_fu_692_p2 = (xor_ln104_624_fu_687_p2 & and_ln104_reg_1602);

assign and_ln104_254_fu_944_p2 = (xor_ln104_625_fu_939_p2 & and_ln102_1249_reg_1671);

assign and_ln104_255_fu_958_p2 = (xor_ln104_626_fu_953_p2 & and_ln104_251_reg_1677);

assign and_ln104_fu_627_p2 = (xor_ln104_621_fu_622_p2 & icmp_ln86_reg_1418);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = agg_result_fu_1282_p67;

assign icmp_ln86_1298_fu_426_p2 = (($signed(p_read15_int_reg) < $signed(18'd322)) ? 1'b1 : 1'b0);

assign icmp_ln86_1299_fu_432_p2 = (($signed(p_read1_int_reg) < $signed(18'd49010)) ? 1'b1 : 1'b0);

assign icmp_ln86_1300_fu_438_p2 = (($signed(p_read7_int_reg) < $signed(18'd386)) ? 1'b1 : 1'b0);

assign icmp_ln86_1301_fu_444_p2 = (($signed(p_read21_int_reg) < $signed(18'd166154)) ? 1'b1 : 1'b0);

assign icmp_ln86_1302_fu_450_p2 = (($signed(p_read7_int_reg) < $signed(18'd447)) ? 1'b1 : 1'b0);

assign icmp_ln86_1303_fu_456_p2 = (($signed(p_read1_int_reg) < $signed(18'd179391)) ? 1'b1 : 1'b0);

assign icmp_ln86_1304_fu_462_p2 = (($signed(p_read6_int_reg) < $signed(18'd395)) ? 1'b1 : 1'b0);

assign icmp_ln86_1305_fu_468_p2 = (($signed(p_read11_int_reg) < $signed(18'd23)) ? 1'b1 : 1'b0);

assign icmp_ln86_1306_fu_474_p2 = (($signed(p_read3_int_reg) < $signed(18'd97564)) ? 1'b1 : 1'b0);

assign icmp_ln86_1307_fu_480_p2 = (($signed(p_read22_int_reg) < $signed(18'd187528)) ? 1'b1 : 1'b0);

assign icmp_ln86_1308_fu_486_p2 = (($signed(p_read18_int_reg) < $signed(18'd485)) ? 1'b1 : 1'b0);

assign icmp_ln86_1309_fu_492_p2 = (($signed(p_read19_int_reg) < $signed(18'd1512)) ? 1'b1 : 1'b0);

assign icmp_ln86_1310_fu_498_p2 = (($signed(p_read4_int_reg) < $signed(18'd66870)) ? 1'b1 : 1'b0);

assign icmp_ln86_1311_fu_504_p2 = (($signed(p_read15_int_reg) < $signed(18'd425)) ? 1'b1 : 1'b0);

assign icmp_ln86_1312_fu_510_p2 = (($signed(p_read9_int_reg) < $signed(18'd88)) ? 1'b1 : 1'b0);

assign icmp_ln86_1313_fu_516_p2 = (($signed(p_read2_int_reg) < $signed(18'd185281)) ? 1'b1 : 1'b0);

assign icmp_ln86_1314_fu_522_p2 = (($signed(p_read17_int_reg) < $signed(18'd890)) ? 1'b1 : 1'b0);

assign icmp_ln86_1316_fu_544_p2 = (($signed(p_read14_int_reg) < $signed(18'd31)) ? 1'b1 : 1'b0);

assign icmp_ln86_1317_fu_550_p2 = (($signed(p_read1_int_reg) < $signed(18'd214566)) ? 1'b1 : 1'b0);

assign icmp_ln86_1318_fu_556_p2 = (($signed(p_read23_int_reg) < $signed(18'd83457)) ? 1'b1 : 1'b0);

assign icmp_ln86_1319_fu_562_p2 = (($signed(p_read13_int_reg) < $signed(18'd223)) ? 1'b1 : 1'b0);

assign icmp_ln86_1320_fu_568_p2 = (($signed(p_read16_int_reg) < $signed(18'd10931)) ? 1'b1 : 1'b0);

assign icmp_ln86_1321_fu_574_p2 = (($signed(p_read7_int_reg) < $signed(18'd198)) ? 1'b1 : 1'b0);

assign icmp_ln86_1322_fu_580_p2 = (($signed(p_read12_int_reg) < $signed(18'd1729)) ? 1'b1 : 1'b0);

assign icmp_ln86_1323_fu_586_p2 = (($signed(p_read8_int_reg) < $signed(18'd438)) ? 1'b1 : 1'b0);

assign icmp_ln86_1324_fu_592_p2 = (($signed(p_read15_int_reg) < $signed(18'd347)) ? 1'b1 : 1'b0);

assign icmp_ln86_1325_fu_598_p2 = (($signed(p_read4_int_reg) < $signed(18'd75836)) ? 1'b1 : 1'b0);

assign icmp_ln86_1326_fu_604_p2 = (($signed(p_read5_int_reg) < $signed(18'd11491)) ? 1'b1 : 1'b0);

assign icmp_ln86_1327_fu_610_p2 = (($signed(p_read20_int_reg) < $signed(18'd306)) ? 1'b1 : 1'b0);

assign icmp_ln86_1384_fu_538_p2 = (($signed(tmp_fu_528_p4) < $signed(13'd1)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_420_p2 = (($signed(p_read11_int_reg) < $signed(18'd42)) ? 1'b1 : 1'b0);

assign or_ln117_1178_fu_753_p2 = (and_ln102_1264_fu_711_p2 | and_ln102_1250_reg_1608);

assign or_ln117_1179_fu_765_p2 = (and_ln102_1255_reg_1626 | and_ln102_1250_reg_1608);

assign or_ln117_1180_fu_777_p2 = (or_ln117_1179_fu_765_p2 | and_ln102_1265_fu_720_p2);

assign or_ln117_1181_fu_867_p2 = (and_ln102_reg_1592_pp0_iter2_reg | and_ln102_1266_fu_848_p2);

assign or_ln117_1182_fu_810_p2 = (and_ln102_reg_1592_pp0_iter1_reg | and_ln102_1256_fu_702_p2);

assign or_ln117_1183_fu_879_p2 = (or_ln117_1182_reg_1665 | and_ln102_1267_fu_857_p2);

assign or_ln117_1184_fu_891_p2 = (and_ln102_reg_1592_pp0_iter2_reg | and_ln102_1251_reg_1643);

assign or_ln117_1185_fu_903_p2 = (or_ln117_1184_fu_891_p2 | and_ln102_1268_fu_862_p2);

assign or_ln117_1186_fu_917_p2 = (or_ln117_1184_fu_891_p2 | and_ln102_1257_fu_839_p2);

assign or_ln117_1187_fu_1002_p2 = (or_ln117_1186_reg_1695 | and_ln102_1269_fu_983_p2);

assign or_ln117_1188_fu_1018_p2 = (icmp_ln86_reg_1418_pp0_iter3_reg | and_ln102_1270_fu_988_p2);

assign or_ln117_1189_fu_1030_p2 = (icmp_ln86_reg_1418_pp0_iter3_reg | and_ln102_1258_reg_1689);

assign or_ln117_1190_fu_1042_p2 = (or_ln117_1189_fu_1030_p2 | and_ln102_1271_fu_997_p2);

assign or_ln117_1191_fu_1056_p2 = (icmp_ln86_reg_1418_pp0_iter3_reg | and_ln102_1252_reg_1683);

assign or_ln117_1192_fu_1114_p2 = (or_ln117_1191_reg_1728 | and_ln102_1272_fu_1095_p2);

assign or_ln117_1193_fu_1076_p2 = (or_ln117_1191_fu_1056_p2 | and_ln102_1259_fu_973_p2);

assign or_ln117_1194_fu_1126_p2 = (or_ln117_1193_reg_1738 | and_ln102_1273_fu_1104_p2);

assign or_ln117_1195_fu_1082_p2 = (icmp_ln86_reg_1418_pp0_iter3_reg | and_ln102_1249_reg_1671);

assign or_ln117_1196_fu_1146_p2 = (or_ln117_1195_reg_1744 | and_ln102_1274_fu_1109_p2);

assign or_ln117_1197_fu_1158_p2 = (or_ln117_1195_reg_1744 | and_ln102_1260_fu_1091_p2);

assign or_ln117_1198_fu_1203_p2 = (or_ln117_1197_reg_1752 | and_ln102_1275_fu_1193_p2);

assign or_ln117_1199_fu_1208_p2 = (or_ln117_1195_reg_1744_pp0_iter5_reg | and_ln102_1253_reg_1710_pp0_iter5_reg);

assign or_ln117_1200_fu_1219_p2 = (or_ln117_1199_fu_1208_p2 | and_ln102_1276_fu_1198_p2);

assign or_ln117_1201_fu_1233_p2 = (or_ln117_1199_fu_1208_p2 | and_ln102_1261_fu_1184_p2);

assign or_ln117_1202_fu_1270_p2 = (or_ln117_1201_reg_1762 | and_ln102_1277_fu_1265_p2);

assign or_ln117_fu_672_p2 = (and_ln102_1263_fu_666_p2 | and_ln102_1254_fu_646_p2);

assign select_ln117_1257_fu_742_p3 = ((or_ln117_reg_1632[0:0] == 1'b1) ? select_ln117_fu_735_p3 : 2'd3);

assign select_ln117_1258_fu_758_p3 = ((and_ln102_1250_reg_1608[0:0] == 1'b1) ? zext_ln117_144_fu_749_p1 : 3'd4);

assign select_ln117_1259_fu_769_p3 = ((or_ln117_1178_fu_753_p2[0:0] == 1'b1) ? select_ln117_1258_fu_758_p3 : 3'd5);

assign select_ln117_1260_fu_783_p3 = ((or_ln117_1179_fu_765_p2[0:0] == 1'b1) ? select_ln117_1259_fu_769_p3 : 3'd6);

assign select_ln117_1261_fu_791_p3 = ((or_ln117_1180_fu_777_p2[0:0] == 1'b1) ? select_ln117_1260_fu_783_p3 : 3'd7);

assign select_ln117_1262_fu_803_p3 = ((and_ln102_reg_1592_pp0_iter1_reg[0:0] == 1'b1) ? zext_ln117_145_fu_799_p1 : 4'd8);

assign select_ln117_1263_fu_872_p3 = ((or_ln117_1181_fu_867_p2[0:0] == 1'b1) ? select_ln117_1262_reg_1660 : 4'd9);

assign select_ln117_1264_fu_884_p3 = ((or_ln117_1182_reg_1665[0:0] == 1'b1) ? select_ln117_1263_fu_872_p3 : 4'd10);

assign select_ln117_1265_fu_895_p3 = ((or_ln117_1183_fu_879_p2[0:0] == 1'b1) ? select_ln117_1264_fu_884_p3 : 4'd11);

assign select_ln117_1266_fu_909_p3 = ((or_ln117_1184_fu_891_p2[0:0] == 1'b1) ? select_ln117_1265_fu_895_p3 : 4'd12);

assign select_ln117_1267_fu_923_p3 = ((or_ln117_1185_fu_903_p2[0:0] == 1'b1) ? select_ln117_1266_fu_909_p3 : 4'd13);

assign select_ln117_1268_fu_931_p3 = ((or_ln117_1186_fu_917_p2[0:0] == 1'b1) ? select_ln117_1267_fu_923_p3 : 4'd14);

assign select_ln117_1269_fu_1007_p3 = ((or_ln117_1187_fu_1002_p2[0:0] == 1'b1) ? select_ln117_1268_reg_1700 : 4'd15);

assign select_ln117_1270_fu_1023_p3 = ((icmp_ln86_reg_1418_pp0_iter3_reg[0:0] == 1'b1) ? zext_ln117_146_fu_1014_p1 : 5'd16);

assign select_ln117_1271_fu_1034_p3 = ((or_ln117_1188_fu_1018_p2[0:0] == 1'b1) ? select_ln117_1270_fu_1023_p3 : 5'd17);

assign select_ln117_1272_fu_1048_p3 = ((or_ln117_1189_fu_1030_p2[0:0] == 1'b1) ? select_ln117_1271_fu_1034_p3 : 5'd18);

assign select_ln117_1273_fu_1060_p3 = ((or_ln117_1190_fu_1042_p2[0:0] == 1'b1) ? select_ln117_1272_fu_1048_p3 : 5'd19);

assign select_ln117_1274_fu_1068_p3 = ((or_ln117_1191_fu_1056_p2[0:0] == 1'b1) ? select_ln117_1273_fu_1060_p3 : 5'd20);

assign select_ln117_1275_fu_1119_p3 = ((or_ln117_1192_fu_1114_p2[0:0] == 1'b1) ? select_ln117_1274_reg_1733 : 5'd21);

assign select_ln117_1276_fu_1131_p3 = ((or_ln117_1193_reg_1738[0:0] == 1'b1) ? select_ln117_1275_fu_1119_p3 : 5'd22);

assign select_ln117_1277_fu_1138_p3 = ((or_ln117_1194_fu_1126_p2[0:0] == 1'b1) ? select_ln117_1276_fu_1131_p3 : 5'd23);

assign select_ln117_1278_fu_1151_p3 = ((or_ln117_1195_reg_1744[0:0] == 1'b1) ? select_ln117_1277_fu_1138_p3 : 5'd24);

assign select_ln117_1279_fu_1163_p3 = ((or_ln117_1196_fu_1146_p2[0:0] == 1'b1) ? select_ln117_1278_fu_1151_p3 : 5'd25);

assign select_ln117_1280_fu_1171_p3 = ((or_ln117_1197_fu_1158_p2[0:0] == 1'b1) ? select_ln117_1279_fu_1163_p3 : 5'd26);

assign select_ln117_1281_fu_1212_p3 = ((or_ln117_1198_fu_1203_p2[0:0] == 1'b1) ? select_ln117_1280_reg_1757 : 5'd27);

assign select_ln117_1282_fu_1225_p3 = ((or_ln117_1199_fu_1208_p2[0:0] == 1'b1) ? select_ln117_1281_fu_1212_p3 : 5'd28);

assign select_ln117_1283_fu_1239_p3 = ((or_ln117_1200_fu_1219_p2[0:0] == 1'b1) ? select_ln117_1282_fu_1225_p3 : 5'd29);

assign select_ln117_1284_fu_1247_p3 = ((or_ln117_1201_fu_1233_p2[0:0] == 1'b1) ? select_ln117_1283_fu_1239_p3 : 5'd30);

assign select_ln117_fu_735_p3 = ((and_ln102_1254_reg_1620[0:0] == 1'b1) ? zext_ln117_fu_731_p1 : 2'd2);

assign tmp_fu_528_p4 = {{p_read10_int_reg[17:5]}};

assign xor_ln104_621_fu_622_p2 = (icmp_ln86_1298_reg_1429 ^ 1'd1);

assign xor_ln104_622_fu_819_p2 = (icmp_ln86_1299_reg_1434_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_623_fu_636_p2 = (icmp_ln86_1300_reg_1440 ^ 1'd1);

assign xor_ln104_624_fu_687_p2 = (icmp_ln86_1301_reg_1446_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_625_fu_939_p2 = (icmp_ln86_1302_reg_1452_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_626_fu_953_p2 = (icmp_ln86_1303_reg_1458_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_627_fu_651_p2 = (icmp_ln86_1304_reg_1464 ^ 1'd1);

assign xor_ln104_628_fu_697_p2 = (icmp_ln86_1305_reg_1470_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_629_fu_834_p2 = (icmp_ln86_1306_reg_1476_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_630_fu_963_p2 = (icmp_ln86_1307_reg_1482_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_631_fu_968_p2 = (icmp_ln86_1308_reg_1488_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_632_fu_1086_p2 = (icmp_ln86_1309_reg_1494_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_633_fu_1179_p2 = (icmp_ln86_1310_reg_1500_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_634_fu_1255_p2 = (icmp_ln86_1311_reg_1506_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_678_p2 = (icmp_ln86_reg_1418_pp0_iter1_reg ^ 1'd1);

assign xor_ln117_fu_725_p2 = (1'd1 ^ and_ln102_1262_fu_707_p2);

assign zext_ln117_144_fu_749_p1 = select_ln117_1257_fu_742_p3;

assign zext_ln117_145_fu_799_p1 = select_ln117_1261_fu_791_p3;

assign zext_ln117_146_fu_1014_p1 = select_ln117_1269_fu_1007_p3;

assign zext_ln117_fu_731_p1 = xor_ln117_fu_725_p2;

endmodule //conifer_jettag_accelerator_decision_function_49
