[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  21196       tick       3767979       1707770       1648969       3767979 
      2  21196       tick       4939376       2338329       2312971       4939376 
      3  21196       tick       4935392       2335664       2319078       4935392 
      4  21196       tick       4937509       2336286       2312721       4937509 
      5  21196       tick       4936335       2337087       2317712       4936335 
      6  21196       tick       4941444       2339327       2316054       4941444 
      7  21196       tick       4930146       2334045       2311223       4930146 
      8  21196       tick       4938672       2336054       2317748       4938672 
      9  21196       tick       4931115       2334480       2314300       4931115 
     10  21196       tick       4942857       2338821       2317081       4942857 
     11  21196       tick       4938244       2337803       2318931       4938244 
     12  21196       tick       4941456       2337018       2316734       4941456 
     13  21196       tick       4931796       2335096       2317499       4931796 
     14  21196       tick       4942297       2338581       2320208       4942297 
     15  21196       tick       4934744       2336723       2314878       4934744 
     16  21196       tick       4943464       2338940       2316222       4943464 
     17  21196       tick       4942499       2339759       2314522       4942499 
     18  21196       tick       4933548       2334963       2319236       4933548 
     19  21196       tick       4929819       2333486       2315302       4929819 
     20  21196       exit       2757338       1305634       1290764       2757338 
