<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1412" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1412{left:527px;bottom:68px;letter-spacing:0.1px;}
#t2_1412{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_1412{left:69px;bottom:68px;letter-spacing:0.12px;}
#t4_1412{left:110px;bottom:68px;letter-spacing:0.1px;}
#t5_1412{left:69px;bottom:1083px;letter-spacing:0.15px;}
#t6_1412{left:359px;bottom:686px;letter-spacing:0.12px;word-spacing:0.02px;}
#t7_1412{left:69px;bottom:548px;letter-spacing:0.13px;}
#t8_1412{left:69px;bottom:525px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t9_1412{left:69px;bottom:509px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ta_1412{left:69px;bottom:486px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tb_1412{left:69px;bottom:469px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tc_1412{left:69px;bottom:452px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#td_1412{left:69px;bottom:429px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#te_1412{left:69px;bottom:412px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tf_1412{left:69px;bottom:396px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#tg_1412{left:69px;bottom:373px;letter-spacing:-0.17px;word-spacing:-0.5px;}
#th_1412{left:69px;bottom:356px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ti_1412{left:69px;bottom:339px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tj_1412{left:69px;bottom:316px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#tk_1412{left:69px;bottom:299px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tl_1412{left:69px;bottom:283px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tm_1412{left:69px;bottom:243px;letter-spacing:0.13px;}
#tn_1412{left:69px;bottom:218px;letter-spacing:-0.13px;word-spacing:0.02px;}
#to_1412{left:69px;bottom:200px;letter-spacing:-0.11px;}
#tp_1412{left:69px;bottom:182px;letter-spacing:-0.11px;}
#tq_1412{left:90px;bottom:163px;letter-spacing:-0.14px;}
#tr_1412{left:117px;bottom:145px;letter-spacing:-0.14px;}
#ts_1412{left:90px;bottom:127px;letter-spacing:-0.09px;}
#tt_1412{left:117px;bottom:108px;letter-spacing:-0.14px;}
#tu_1412{left:74px;bottom:1065px;letter-spacing:-0.14px;}
#tv_1412{left:74px;bottom:1050px;letter-spacing:-0.12px;}
#tw_1412{left:313px;bottom:1065px;letter-spacing:-0.15px;}
#tx_1412{left:313px;bottom:1050px;}
#ty_1412{left:358px;bottom:1065px;letter-spacing:-0.13px;word-spacing:0.07px;}
#tz_1412{left:358px;bottom:1050px;letter-spacing:-0.14px;}
#t10_1412{left:358px;bottom:1034px;letter-spacing:-0.13px;}
#t11_1412{left:433px;bottom:1065px;letter-spacing:-0.12px;}
#t12_1412{left:433px;bottom:1050px;letter-spacing:-0.13px;word-spacing:-0.41px;}
#t13_1412{left:520px;bottom:1065px;letter-spacing:-0.13px;}
#t14_1412{left:74px;bottom:1011px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t15_1412{left:74px;bottom:995px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t16_1412{left:313px;bottom:1011px;}
#t17_1412{left:358px;bottom:1011px;letter-spacing:-0.15px;}
#t18_1412{left:433px;bottom:1011px;letter-spacing:-0.15px;}
#t19_1412{left:520px;bottom:1011px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t1a_1412{left:520px;bottom:995px;letter-spacing:-0.13px;}
#t1b_1412{left:74px;bottom:972px;letter-spacing:-0.12px;}
#t1c_1412{left:74px;bottom:955px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1d_1412{left:313px;bottom:972px;}
#t1e_1412{left:358px;bottom:972px;letter-spacing:-0.15px;}
#t1f_1412{left:433px;bottom:972px;letter-spacing:-0.18px;}
#t1g_1412{left:520px;bottom:972px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t1h_1412{left:520px;bottom:955px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1i_1412{left:74px;bottom:932px;letter-spacing:-0.12px;}
#t1j_1412{left:74px;bottom:915px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1k_1412{left:313px;bottom:932px;}
#t1l_1412{left:358px;bottom:932px;letter-spacing:-0.15px;}
#t1m_1412{left:433px;bottom:932px;letter-spacing:-0.18px;}
#t1n_1412{left:520px;bottom:932px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t1o_1412{left:520px;bottom:915px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1p_1412{left:74px;bottom:892px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1q_1412{left:74px;bottom:875px;letter-spacing:-0.13px;}
#t1r_1412{left:74px;bottom:859px;letter-spacing:-0.14px;}
#t1s_1412{left:313px;bottom:892px;}
#t1t_1412{left:358px;bottom:892px;letter-spacing:-0.15px;}
#t1u_1412{left:433px;bottom:892px;letter-spacing:-0.16px;}
#t1v_1412{left:433px;bottom:875px;letter-spacing:-0.15px;}
#t1w_1412{left:520px;bottom:892px;letter-spacing:-0.11px;}
#t1x_1412{left:520px;bottom:875px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1y_1412{left:520px;bottom:859px;letter-spacing:-0.12px;}
#t1z_1412{left:74px;bottom:836px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t20_1412{left:74px;bottom:819px;letter-spacing:-0.13px;}
#t21_1412{left:74px;bottom:802px;letter-spacing:-0.15px;}
#t22_1412{left:313px;bottom:836px;}
#t23_1412{left:358px;bottom:836px;letter-spacing:-0.15px;}
#t24_1412{left:433px;bottom:836px;letter-spacing:-0.16px;}
#t25_1412{left:433px;bottom:819px;letter-spacing:-0.15px;}
#t26_1412{left:520px;bottom:836px;letter-spacing:-0.11px;}
#t27_1412{left:520px;bottom:819px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t28_1412{left:520px;bottom:802px;letter-spacing:-0.12px;}
#t29_1412{left:74px;bottom:779px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2a_1412{left:74px;bottom:762px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2b_1412{left:74px;bottom:745px;letter-spacing:-0.13px;}
#t2c_1412{left:313px;bottom:779px;}
#t2d_1412{left:358px;bottom:779px;letter-spacing:-0.15px;}
#t2e_1412{left:433px;bottom:779px;letter-spacing:-0.16px;}
#t2f_1412{left:520px;bottom:779px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t2g_1412{left:520px;bottom:762px;letter-spacing:-0.13px;}
#t2h_1412{left:520px;bottom:745px;letter-spacing:-0.13px;}
#t2i_1412{left:85px;bottom:664px;letter-spacing:-0.14px;}
#t2j_1412{left:152px;bottom:664px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t2k_1412{left:277px;bottom:664px;letter-spacing:-0.14px;word-spacing:-0.04px;}
#t2l_1412{left:429px;bottom:664px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t2m_1412{left:584px;bottom:664px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t2n_1412{left:739px;bottom:664px;letter-spacing:-0.13px;word-spacing:-0.05px;}
#t2o_1412{left:100px;bottom:640px;}
#t2p_1412{left:176px;bottom:640px;letter-spacing:-0.18px;}
#t2q_1412{left:261px;bottom:640px;letter-spacing:-0.12px;}
#t2r_1412{left:421px;bottom:640px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2s_1412{left:606px;bottom:640px;letter-spacing:-0.13px;}
#t2t_1412{left:760px;bottom:640px;letter-spacing:-0.17px;}
#t2u_1412{left:100px;bottom:616px;}
#t2v_1412{left:176px;bottom:616px;letter-spacing:-0.17px;}
#t2w_1412{left:266px;bottom:616px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2x_1412{left:426px;bottom:616px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2y_1412{left:576px;bottom:616px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t2z_1412{left:760px;bottom:616px;letter-spacing:-0.17px;}
#t30_1412{left:100px;bottom:591px;}
#t31_1412{left:177px;bottom:591px;letter-spacing:-0.13px;}
#t32_1412{left:266px;bottom:591px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t33_1412{left:422px;bottom:591px;letter-spacing:-0.11px;}
#t34_1412{left:576px;bottom:591px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t35_1412{left:760px;bottom:591px;letter-spacing:-0.17px;}

.s1_1412{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_1412{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_1412{font-size:18px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s4_1412{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s5_1412{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s6_1412{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
.s7_1412{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1412" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1412Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1412" style="-webkit-user-select: none;"><object width="935" height="1210" data="1412/1412.svg" type="image/svg+xml" id="pdf1412" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1412" class="t s1_1412">SUBPS—Subtract Packed Single Precision Floating-Point Values </span>
<span id="t2_1412" class="t s2_1412">INSTRUCTION SET REFERENCE, M-U </span>
<span id="t3_1412" class="t s1_1412">4-678 </span><span id="t4_1412" class="t s1_1412">Vol. 2B </span>
<span id="t5_1412" class="t s3_1412">SUBPS—Subtract Packed Single Precision Floating-Point Values </span>
<span id="t6_1412" class="t s4_1412">Instruction Operand Encoding </span>
<span id="t7_1412" class="t s4_1412">Description </span>
<span id="t8_1412" class="t s5_1412">Performs a SIMD subtract of the packed single precision floating-point values in the second Source operand from </span>
<span id="t9_1412" class="t s5_1412">the First Source operand, and stores the packed single precision floating-point results in the destination operand. </span>
<span id="ta_1412" class="t s5_1412">VEX.128 and EVEX.128 encoded versions: The second source operand is an XMM register or an 128-bit memory </span>
<span id="tb_1412" class="t s5_1412">location. The first source operand and destination operands are XMM registers. Bits (MAXVL-1:128) of the corre- </span>
<span id="tc_1412" class="t s5_1412">sponding destination register are zeroed. </span>
<span id="td_1412" class="t s5_1412">VEX.256 and EVEX.256 encoded versions: The second source operand is an YMM register or an 256-bit memory </span>
<span id="te_1412" class="t s5_1412">location. The first source operand and destination operands are YMM registers. Bits (MAXVL-1:256) of the corre- </span>
<span id="tf_1412" class="t s5_1412">sponding destination register are zeroed. </span>
<span id="tg_1412" class="t s5_1412">EVEX.512 encoded version: The second source operand is a ZMM register, a 512-bit memory location or a 512-bit </span>
<span id="th_1412" class="t s5_1412">vector broadcasted from a 32-bit memory location. The first source operand and destination operands are ZMM </span>
<span id="ti_1412" class="t s5_1412">registers. The destination operand is conditionally updated according to the writemask. </span>
<span id="tj_1412" class="t s5_1412">128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The desti- </span>
<span id="tk_1412" class="t s5_1412">nation is not distinct from the first source XMM register and the upper Bits (MAXVL-1:128) of the corresponding </span>
<span id="tl_1412" class="t s5_1412">register destination are unmodified. </span>
<span id="tm_1412" class="t s4_1412">Operation </span>
<span id="tn_1412" class="t s6_1412">VSUBPS (EVEX Encoded Versions When SRC2 Operand is a Vector Register) </span>
<span id="to_1412" class="t s7_1412">(KL, VL) = (4, 128), (8, 256), (16, 512) </span>
<span id="tp_1412" class="t s7_1412">IF (VL = 512) AND (EVEX.b = 1) </span>
<span id="tq_1412" class="t s7_1412">THEN </span>
<span id="tr_1412" class="t s7_1412">SET_ROUNDING_MODE_FOR_THIS_INSTRUCTION(EVEX.RC); </span>
<span id="ts_1412" class="t s7_1412">ELSE </span>
<span id="tt_1412" class="t s7_1412">SET_ROUNDING_MODE_FOR_THIS_INSTRUCTION(MXCSR.RC); </span>
<span id="tu_1412" class="t s6_1412">Opcode/ </span>
<span id="tv_1412" class="t s6_1412">Instruction </span>
<span id="tw_1412" class="t s6_1412">Op/E </span>
<span id="tx_1412" class="t s6_1412">n </span>
<span id="ty_1412" class="t s6_1412">64/32 bit </span>
<span id="tz_1412" class="t s6_1412">Mode </span>
<span id="t10_1412" class="t s6_1412">Support </span>
<span id="t11_1412" class="t s6_1412">CPUID </span>
<span id="t12_1412" class="t s6_1412">Feature Flag </span>
<span id="t13_1412" class="t s6_1412">Description </span>
<span id="t14_1412" class="t s7_1412">NP 0F 5C /r </span>
<span id="t15_1412" class="t s7_1412">SUBPS xmm1, xmm2/m128 </span>
<span id="t16_1412" class="t s7_1412">A </span><span id="t17_1412" class="t s7_1412">V/V </span><span id="t18_1412" class="t s7_1412">SSE </span><span id="t19_1412" class="t s7_1412">Subtract packed single precision floating-point values in </span>
<span id="t1a_1412" class="t s7_1412">xmm2/mem from xmm1 and store result in xmm1. </span>
<span id="t1b_1412" class="t s7_1412">VEX.128.0F.WIG 5C /r </span>
<span id="t1c_1412" class="t s7_1412">VSUBPS xmm1,xmm2, xmm3/m128 </span>
<span id="t1d_1412" class="t s7_1412">B </span><span id="t1e_1412" class="t s7_1412">V/V </span><span id="t1f_1412" class="t s7_1412">AVX </span><span id="t1g_1412" class="t s7_1412">Subtract packed single precision floating-point values in </span>
<span id="t1h_1412" class="t s7_1412">xmm3/mem from xmm2 and stores result in xmm1. </span>
<span id="t1i_1412" class="t s7_1412">VEX.256.0F.WIG 5C /r </span>
<span id="t1j_1412" class="t s7_1412">VSUBPS ymm1, ymm2, ymm3/m256 </span>
<span id="t1k_1412" class="t s7_1412">B </span><span id="t1l_1412" class="t s7_1412">V/V </span><span id="t1m_1412" class="t s7_1412">AVX </span><span id="t1n_1412" class="t s7_1412">Subtract packed single precision floating-point values in </span>
<span id="t1o_1412" class="t s7_1412">ymm3/mem from ymm2 and stores result in ymm1. </span>
<span id="t1p_1412" class="t s7_1412">EVEX.128.0F.W0 5C /r </span>
<span id="t1q_1412" class="t s7_1412">VSUBPS xmm1 {k1}{z}, xmm2, </span>
<span id="t1r_1412" class="t s7_1412">xmm3/m128/m32bcst </span>
<span id="t1s_1412" class="t s7_1412">C </span><span id="t1t_1412" class="t s7_1412">V/V </span><span id="t1u_1412" class="t s7_1412">AVX512VL </span>
<span id="t1v_1412" class="t s7_1412">AVX512F </span>
<span id="t1w_1412" class="t s7_1412">Subtract packed single precision floating-point values </span>
<span id="t1x_1412" class="t s7_1412">from xmm3/m128/m32bcst to xmm2 and stores result </span>
<span id="t1y_1412" class="t s7_1412">in xmm1 with writemask k1. </span>
<span id="t1z_1412" class="t s7_1412">EVEX.256.0F.W0 5C /r </span>
<span id="t20_1412" class="t s7_1412">VSUBPS ymm1 {k1}{z}, ymm2, </span>
<span id="t21_1412" class="t s7_1412">ymm3/m256/m32bcst </span>
<span id="t22_1412" class="t s7_1412">C </span><span id="t23_1412" class="t s7_1412">V/V </span><span id="t24_1412" class="t s7_1412">AVX512VL </span>
<span id="t25_1412" class="t s7_1412">AVX512F </span>
<span id="t26_1412" class="t s7_1412">Subtract packed single precision floating-point values </span>
<span id="t27_1412" class="t s7_1412">from ymm3/m256/m32bcst to ymm2 and stores result </span>
<span id="t28_1412" class="t s7_1412">in ymm1 with writemask k1. </span>
<span id="t29_1412" class="t s7_1412">EVEX.512.0F.W0 5C /r </span>
<span id="t2a_1412" class="t s7_1412">VSUBPS zmm1 {k1}{z}, zmm2, </span>
<span id="t2b_1412" class="t s7_1412">zmm3/m512/m32bcst{er} </span>
<span id="t2c_1412" class="t s7_1412">C </span><span id="t2d_1412" class="t s7_1412">V/V </span><span id="t2e_1412" class="t s7_1412">AVX512F </span><span id="t2f_1412" class="t s7_1412">Subtract packed single precision floating-point values in </span>
<span id="t2g_1412" class="t s7_1412">zmm3/m512/m32bcst from zmm2 and stores result in </span>
<span id="t2h_1412" class="t s7_1412">zmm1 with writemask k1. </span>
<span id="t2i_1412" class="t s6_1412">Op/En </span><span id="t2j_1412" class="t s6_1412">Tuple Type </span><span id="t2k_1412" class="t s6_1412">Operand 1 </span><span id="t2l_1412" class="t s6_1412">Operand 2 </span><span id="t2m_1412" class="t s6_1412">Operand 3 </span><span id="t2n_1412" class="t s6_1412">Operand 4 </span>
<span id="t2o_1412" class="t s7_1412">A </span><span id="t2p_1412" class="t s7_1412">N/A </span><span id="t2q_1412" class="t s7_1412">ModRM:reg (r, w) </span><span id="t2r_1412" class="t s7_1412">ModRM:r/m (r) </span><span id="t2s_1412" class="t s7_1412">N/A </span><span id="t2t_1412" class="t s7_1412">N/A </span>
<span id="t2u_1412" class="t s7_1412">B </span><span id="t2v_1412" class="t s7_1412">N/A </span><span id="t2w_1412" class="t s7_1412">ModRM:reg (w) </span><span id="t2x_1412" class="t s7_1412">VEX.vvvv (r) </span><span id="t2y_1412" class="t s7_1412">ModRM:r/m (r) </span><span id="t2z_1412" class="t s7_1412">N/A </span>
<span id="t30_1412" class="t s7_1412">C </span><span id="t31_1412" class="t s7_1412">Full </span><span id="t32_1412" class="t s7_1412">ModRM:reg (w) </span><span id="t33_1412" class="t s7_1412">EVEX.vvvv (r) </span><span id="t34_1412" class="t s7_1412">ModRM:r/m (r) </span><span id="t35_1412" class="t s7_1412">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
