# vsim -c top 
# Start time: 21:24:42 on Jan 18,2026
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: dma_topreg_block.sv(27): (vopt-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# ** Warning: dma_topreg_block.sv(33): (vopt-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# ** Warning: dma_topreg_block.sv(39): (vopt-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# ** Warning: dma_topreg_block.sv(45): (vopt-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# ** Warning: dma_topreg_block.sv(51): (vopt-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# ** Warning: dma_topreg_block.sv(57): (vopt-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# ** Warning: dma_topreg_block.sv(63): (vopt-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# ** Warning: dma_topreg_block.sv(69): (vopt-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# ** Warning: dma_topreg_block.sv(75): (vopt-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# ** Warning: dma_topreg_block.sv(81): (vopt-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.dma_interface(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.dma_pkg(fast)
# Loading work.top(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test dma_test...
# include_coverage not located
#   did you mean recording_detail?
# UVM_ERROR verilog_src/uvm-1.1d/src/reg/uvm_reg_field.svh(826) @ 0: reporter [RegModel] Access policy 'RW1C' for field 'error_status_reg_inst.bus_error' is not defined. Setting to RW
# UVM_ERROR verilog_src/uvm-1.1d/src/reg/uvm_reg_field.svh(826) @ 0: reporter [RegModel] Access policy 'RW1C' for field 'error_status_reg_inst.timeout_error' is not defined. Setting to RW
# UVM_ERROR verilog_src/uvm-1.1d/src/reg/uvm_reg_field.svh(826) @ 0: reporter [RegModel] Access policy 'RW1C' for field 'error_status_reg_inst.alignment_error' is not defined. Setting to RW
# UVM_ERROR verilog_src/uvm-1.1d/src/reg/uvm_reg_field.svh(826) @ 0: reporter [RegModel] Access policy 'RW1C' for field 'error_status_reg_inst.overflow_error' is not defined. Setting to RW
# UVM_ERROR verilog_src/uvm-1.1d/src/reg/uvm_reg_field.svh(826) @ 0: reporter [RegModel] Access policy 'RW1C' for field 'error_status_reg_inst.underflow_error' is not defined. Setting to RW
# UVM_ERROR verilog_src/uvm-1.1d/src/reg/uvm_reg_field.svh(955) @ 0: reporter [RegModel] Register 'dma_regmodel.error_status_reg_inst' containing field 'bus_error' is mapped in map 'dma_regmodel.default_map' with unknown access right 'RW1C'
# UVM_ERROR verilog_src/uvm-1.1d/src/reg/uvm_reg_field.svh(955) @ 0: reporter [RegModel] Register 'dma_regmodel.error_status_reg_inst' containing field 'bus_error' is mapped in map 'dma_regmodel.default_map' with unknown access right 'RW1C'
# UVM_FATAL @ 0: reporter [BUILDERR] stopping due to build errors
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    3
# UVM_WARNING :    0
# UVM_ERROR :    7
# UVM_FATAL :    1
# ** Report counts by id
# [BUILDERR]     1
# [Questa UVM]     2
# [RNTST]     1
# [RegModel]     7
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_report_object.svh(292)
#    Time: 0 ns  Iteration: 21  Region: /uvm_pkg::uvm_phase::m_run_phases
# End time: 21:24:55 on Jan 18,2026, Elapsed time: 0:00:13
# Errors: 0, Warnings: 10
