Block Name			X	Y		#Block ID
---------------------------
f1_0_stencil$d_reg__U10		11	13		#r107
f1_0_stencil$d_reg__U11		11	14		#r108
f1_0_stencil$d_reg__U12		9	14		#r109
f1_0_stencil$d_reg__U13		8	14		#r110
f1_0_stencil$d_reg__U2		9	12		#r111
f1_0_stencil$d_reg__U3		10	12		#r112
f1_0_stencil$d_reg__U4		11	11		#r113
f1_0_stencil$d_reg__U5		11	12		#r114
f1_0_stencil$d_reg__U6		12	12		#r115
f1_0_stencil$d_reg__U7		12	13		#r116
f1_0_stencil$d_reg__U8		8	15		#r117
f1_0_stencil$d_reg__U9		6	15		#r118
f1_0_stencil$ub_f1_0_stencil_BANK_0_garnet		11	10		#m29
f1_temp_stencil$d_reg__U16		15	10		#r101
f1_temp_stencil$d_reg__U17		15	11		#r102
f1_temp_stencil$d_reg__U18		16	11		#r103
f1_temp_stencil$d_reg__U19		16	9		#r104
f1_temp_stencil$d_reg__U20		13	10		#r105
f1_temp_stencil$d_reg__U21		14	9		#r106
f1_temp_stencil$ub_f1_temp_stencil_BANK_0_garnet		15	12		#m64
f1_up_stencil$ub_f1_up_stencil_BANK_0_garnet		15	13		#m63
f2_0_stencil$ub_f2_0_stencil_BANK_0_garnet		11	16		#m44
f2_temp_stencil$d_reg__U28		16	16		#r89
f2_temp_stencil$d_reg__U29		16	15		#r90
f2_temp_stencil$d_reg__U30		18	15		#r91
f2_temp_stencil$d_reg__U31		17	15		#r92
f2_temp_stencil$d_reg__U32		17	17		#r93
f2_temp_stencil$d_reg__U33		18	17		#r94
f2_temp_stencil$d_reg__U34		19	17		#r95
f2_temp_stencil$d_reg__U35		19	18		#r96
f2_temp_stencil$d_reg__U36		17	20		#r97
f2_temp_stencil$d_reg__U37		17	22		#r98
f2_temp_stencil$d_reg__U38		19	22		#r99
f2_temp_stencil$d_reg__U39		20	22		#r100
f2_temp_stencil$ub_f2_temp_stencil_BANK_0_garnet		15	16		#m45
h0_0_stencil$ub_h0_0_stencil_BANK_0_garnet		7	9		#m80
h1_0_stencil$ub_h1_0_stencil_BANK_0_garnet		11	13		#m61
hw_input_global_wrapper_stencil$d_reg__U46		7	5		#r83
hw_input_global_wrapper_stencil$d_reg__U47		7	6		#r84
hw_input_global_wrapper_stencil$d_reg__U48		4	7		#r85
hw_input_global_wrapper_stencil$d_reg__U49		3	9		#r86
hw_input_global_wrapper_stencil$d_reg__U50		4	10		#r87
hw_input_global_wrapper_stencil$d_reg__U51		5	11		#r88
hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_0_garnet		3	7		#m14
hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0		3	0		#I13
hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en		1	0		#i2
hw_output_stencil_op_hcompute_hw_output_stencil_write_0		4	0		#I82
hw_output_stencil_op_hcompute_hw_output_stencil_write_valid		0	0		#i4
op_hcompute_blur_unnormalized_stencil$inner_compute$i140611992102992_i140611975052816		8	12		#p12
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140611985376784_i140612003474768		4	9		#p23
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140611985378000_i140611990577680		5	6		#p19
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140611985379024_i140611986937680		4	6		#p20
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140611990115792_i140612003474768		6	6		#p18
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140611990297232_i140611986937680		6	11		#p26
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140611990613328_i140612003474768		8	11		#p27
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140611990613392_i140612003474768		4	10		#p25
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140611990702992_i140611986937680		5	10		#p15
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140611991753424_i140611986937680		5	7		#p16
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140611991756624_i140611986937680		6	5		#p17
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140611995114448_i140611986937680		4	11		#p24
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140611999552272_i140611986937680		2	9		#p22
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140612007414416_i140611986937680		4	8		#p21
op_hcompute_f0_up_stencil$inner_compute$i140611997241808_i140611990577680		6	8		#p81
op_hcompute_f1_blur_unnormalized_stencil$inner_compute$i140611977445968_i140611975052816		9	16		#p10
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$i140611975742224_i140611990577680		12	13		#p34
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$i140611975742416_i140611986937680		12	11		#p32
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$i140611975743824_i140612003474768		12	12		#p33
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$i140611975744016_i140611986937680		9	13		#p35
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$i140611975744336_i140612003474768		9	14		#p40
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$i140611975744400_i140611986937680		8	13		#p36
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$i140611975745360_i140612003474768		8	14		#p38
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$i140611975782480_i140612003474768		9	15		#p42
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$i140611976375568_i140611986937680		8	15		#p41
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$i140611976390544_i140611986937680		10	14		#p39
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$i140611976391632_i140611986937680		6	14		#p37
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$i140611976391888_i140611986937680		10	12		#p30
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$i140611976400400_i140611986937680		13	12		#p31
op_hcompute_f1_temp_blur_unnormalized_stencil$inner_compute$i140611931098960_i140611975052816		13	8		#p6
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$i140611929612688_i140611986937680		14	12		#p66
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$i140611929613840_i140611990577680		14	10		#p69
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$i140611929613968_i140611986937680		16	10		#p71
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$i140611929614800_i140611986937680		16	11		#p67
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$i140611929615376_i140611986937680		14	9		#p70
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$i140611929624848_i140612003474768		12	8		#p77
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$i140611929625040_i140612003474768		16	9		#p73
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$i140611929625104_i140612003474768		12	9		#p75
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$i140611929968208_i140611986937680		17	9		#p72
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$i140611929980496_i140611986937680		14	8		#p76
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$i140611930013392_i140611986937680		12	10		#p65
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$i140611930021968_i140611986937680		13	9		#p74
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$i140611930024784_i140612003474768		14	11		#p68
op_hcompute_f1_up_stencil_1$inner_compute$i140611927647440_i140611990577680		12	14		#p62
op_hcompute_f2_temp_blur_unnormalized_stencil$inner_compute$i140611926054544_i140611975052816		18	19		#p8
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$i140611924934608_i140611986937680		20	21		#p57
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$i140611925016912_i140611986937680		18	22		#p55
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$i140611925019728_i140611986937680		18	18		#p53
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$i140611925020432_i140611986937680		17	21		#p46
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$i140611925038800_i140611986937680		16	16		#p47
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$i140611925046480_i140611986937680		17	17		#p51
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$i140611925046928_i140611990577680		16	17		#p50
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$i140611925047312_i140611986937680		18	16		#p48
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$i140611925048208_i140612003474768		17	16		#p49
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$i140611925048976_i140612003474768		18	20		#p58
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$i140611925049168_i140611986937680		20	17		#p52
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$i140611925074192_i140612003474768		18	17		#p54
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$i140611925074256_i140612003474768		18	21		#p56
op_hcompute_h0_0_stencil$inner_compute$i140611922643536_i140611994879184		8	9		#p79
op_hcompute_h1_0_stencil$inner_compute$i140611921611088_i140611994879184		10	13		#p60
op_hcompute_hw_input_global_wrapper_stencil_port_controller_garnet		3	2		#m1
op_hcompute_hw_output_stencil_port_controller_garnet		3	1		#m3
op_hcompute_l0_0_stencil$inner_compute$i140611918306576_i140611975052816		9	10		#p11
op_hcompute_l0_0_stencil$inner_compute$i140611918793424_i140611979140240		9	11		#p28
op_hcompute_l0_up_stencil$inner_compute$i140611917712144_i140611975052816		9	8		#p5
op_hcompute_l0_up_stencil$inner_compute$i140611918793744_i140611979140240		10	8		#p78
op_hcompute_l1_0_stencil$inner_compute$i140611916660176_i140611975052816		10	16		#p9
op_hcompute_l1_0_stencil$inner_compute$i140611916696400_i140611979140240		10	15		#p43
op_hcompute_l1_up_stencil$inner_compute$i140611915628048_i140611979140240		12	18		#p59
op_hcompute_l1_up_stencil$inner_compute$i140611915638096_i140611975052816		12	17		#p7
reset		2	0		#i0
