module top_module (
    input clk,
    input shift_ena,
    input count_ena,
    input data,
    output [3:0] q);
    
    always @(posedge clk)
        begin
            if(shift_ena ==1 )
                begin
                    q <=  q<<1;
                    q[0] <= data;
                end
            else if(count_ena ==1)
                begin
                    q <= q-1;
                end
        end

endmodule
