/* Generated by Yosys 0.62+77 (git sha1 679156d32, g++ 11.5.0 -fPIC -O3) */

module MoreLogicGates(a, b, out_and, out_or, out_xor, out_nand, out_nor, out_xnor, out_anotb);
  input a;
  wire a;
  input b;
  wire b;
  output out_and;
  wire out_and;
  output out_or;
  wire out_or;
  output out_xor;
  wire out_xor;
  output out_nand;
  wire out_nand;
  output out_nor;
  wire out_nor;
  output out_xnor;
  wire out_xnor;
  output out_anotb;
  wire out_anotb;
  wire _0_;
  assign out_and = a & b;
  assign out_or = a | b;
  assign out_xor = a ^ b;
  assign out_anotb = a & _0_;
  assign out_nand = ~out_and;
  assign out_nor = ~out_or;
  assign out_xnor = ~out_xor;
  assign _0_ = ~b;
endmodule
