# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../../Simulink/hdl_prj/hdlsrc/motor_dtf_antiwindup/DT.v" \
"../../../../DT_vivado.srcs/sim_1/imports/motor_dtf_antiwindup/DT_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
