#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Aug 29 18:07:46 2020
# Process ID: 65364
# Current directory: /home/cztery/fpga_censor/censor_axi/censor_axi.runs/mb_design_lmb_bram_1_synth_1
# Command line: vivado -log mb_design_lmb_bram_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source mb_design_lmb_bram_1.tcl
# Log file: /home/cztery/fpga_censor/censor_axi/censor_axi.runs/mb_design_lmb_bram_1_synth_1/mb_design_lmb_bram_1.vds
# Journal file: /home/cztery/fpga_censor/censor_axi/censor_axi.runs/mb_design_lmb_bram_1_synth_1/vivado.jou
#-----------------------------------------------------------
source mb_design_lmb_bram_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/cztery/fpga_censor/ip_repo/censor_ip_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/home/cztery/fpga_censor/ip_repo/censor_ip_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/cztery/fpga_censor/ip_repo/censor_ip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top mb_design_lmb_bram_1 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 65400 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1428.836 ; gain = 83.797 ; free physical = 127 ; free virtual = 16584
---------------------------------------------------------------------------------
ERROR: [Synth 8-439] module 'mb_design_lmb_bram_1' not found
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1474.586 ; gain = 129.547 ; free physical = 264 ; free virtual = 16698
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
6 Infos, 1 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Sat Aug 29 18:08:03 2020...
