// Seed: 82514492
module module_0 #(
    parameter id_6 = 32'd2,
    parameter id_7 = 32'd66
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input logic [7:0] id_4;
  output supply0 id_3;
  inout wire id_2;
  inout wire id_1;
  assign module_1._id_12 = 0;
  assign id_3 = -1;
  localparam id_6 = 1 & -1;
  assign id_3 = id_4[-1];
  logic [1 : 1] _id_7;
  localparam id_8 = -1;
  wire [id_6 : 1] id_9;
  wire [id_7  *  -1  -  (  1  ) : id_6] id_10, id_11;
endmodule
module module_1 #(
    parameter id_11 = 32'd12,
    parameter id_12 = 32'd20,
    parameter id_2  = 32'd10
) (
    input tri1 id_0,
    input wor id_1,
    inout wor _id_2,
    input wire id_3,
    output tri id_4,
    input wand id_5,
    input wire id_6,
    input wand id_7,
    input uwire id_8,
    input supply0 id_9,
    inout uwire id_10,
    input uwire _id_11,
    input supply1 _id_12,
    output tri id_13,
    input wand id_14,
    input supply0 id_15
);
  assign id_4 = id_0;
  logic id_17;
  ;
  logic [7:0] id_18;
  wire id_19;
  module_0 modCall_1 (
      id_17,
      id_19,
      id_17,
      id_18,
      id_17
  );
  assign id_2 = id_6;
  wire [id_12 : id_11] id_20;
  logic [-1 : id_2] id_21;
  assign id_20 = -1 - id_7;
  logic [-1 : -1] id_22;
  assign id_18[-1'b0^""] = 1;
endmodule
