#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: us22.d[3].Q[0] (.latch clocked by clk)
Endpoint  : us00.d[6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us22.d[3].clk[0] (.latch)                                        1.338     1.338
us22.d[3].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n1741_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n1741_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n1740_.in[1] (.names)                             1.338     4.398
$abc$36592$new_n1740_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n1739_.in[3] (.names)                             1.338     5.997
$abc$36592$new_n1739_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n1790_.in[0] (.names)                             1.338     7.596
$abc$36592$new_n1790_.out[0] (.names)                            0.261     7.857
$abc$36592$new_n1788_.in[0] (.names)                             1.338     9.195
$abc$36592$new_n1788_.out[0] (.names)                            0.261     9.456
n2808.in[2] (.names)                                             1.338    10.793
n2808.out[0] (.names)                                            0.261    11.054
us00.d[6].D[0] (.latch)                                          1.338    12.392
data arrival time                                                         12.392

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us00.d[6].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -12.392
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.120


#Path 2
Startpoint: us01.d[7].Q[0] (.latch clocked by clk)
Endpoint  : us01.d[4].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us01.d[7].clk[0] (.latch)                                        1.338     1.338
us01.d[7].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n1803_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n1803_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n1802_.in[2] (.names)                             1.338     4.398
$abc$36592$new_n1802_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n1801_.in[3] (.names)                             1.338     5.997
$abc$36592$new_n1801_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n1845_.in[0] (.names)                             1.338     7.596
$abc$36592$new_n1845_.out[0] (.names)                            0.261     7.857
$abc$36592$new_n1844_.in[0] (.names)                             1.338     9.195
$abc$36592$new_n1844_.out[0] (.names)                            0.261     9.456
n2838.in[2] (.names)                                             1.338    10.793
n2838.out[0] (.names)                                            0.261    11.054
us01.d[4].D[0] (.latch)                                          1.338    12.392
data arrival time                                                         12.392

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us01.d[4].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -12.392
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.120


#Path 3
Startpoint: us20.d[1].Q[0] (.latch clocked by clk)
Endpoint  : us02.d[0].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us20.d[1].clk[0] (.latch)                                        1.338     1.338
us20.d[1].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n1871_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n1871_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n1870_.in[4] (.names)                             1.338     4.398
$abc$36592$new_n1870_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n1869_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n1869_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n1887_.in[4] (.names)                             1.338     7.596
$abc$36592$new_n1887_.out[0] (.names)                            0.261     7.857
$abc$36592$new_n1867_.in[0] (.names)                             1.338     9.195
$abc$36592$new_n1867_.out[0] (.names)                            0.261     9.456
n2858.in[2] (.names)                                             1.338    10.793
n2858.out[0] (.names)                                            0.261    11.054
us02.d[0].D[0] (.latch)                                          1.338    12.392
data arrival time                                                         12.392

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us02.d[0].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -12.392
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.120


#Path 4
Startpoint: us02.d[7].Q[0] (.latch clocked by clk)
Endpoint  : us02.d[1].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us02.d[7].clk[0] (.latch)                                        1.338     1.338
us02.d[7].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n1874_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n1874_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n1873_.in[2] (.names)                             1.338     4.398
$abc$36592$new_n1873_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n1872_.in[3] (.names)                             1.338     5.997
$abc$36592$new_n1872_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n1900_.in[0] (.names)                             1.338     7.596
$abc$36592$new_n1900_.out[0] (.names)                            0.261     7.857
$abc$36592$new_n1897_.in[0] (.names)                             1.338     9.195
$abc$36592$new_n1897_.out[0] (.names)                            0.261     9.456
n2863.in[3] (.names)                                             1.338    10.793
n2863.out[0] (.names)                                            0.261    11.054
us02.d[1].D[0] (.latch)                                          1.338    12.392
data arrival time                                                         12.392

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us02.d[1].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -12.392
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.120


#Path 5
Startpoint: us02.d[7].Q[0] (.latch clocked by clk)
Endpoint  : us02.d[3].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us02.d[7].clk[0] (.latch)                                        1.338     1.338
us02.d[7].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n1874_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n1874_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n1873_.in[2] (.names)                             1.338     4.398
$abc$36592$new_n1873_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n1872_.in[3] (.names)                             1.338     5.997
$abc$36592$new_n1872_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n1913_.in[0] (.names)                             1.338     7.596
$abc$36592$new_n1913_.out[0] (.names)                            0.261     7.857
$abc$36592$new_n1910_.in[0] (.names)                             1.338     9.195
$abc$36592$new_n1910_.out[0] (.names)                            0.261     9.456
n2873.in[3] (.names)                                             1.338    10.793
n2873.out[0] (.names)                                            0.261    11.054
us02.d[3].D[0] (.latch)                                          1.338    12.392
data arrival time                                                         12.392

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us02.d[3].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -12.392
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.120


#Path 6
Startpoint: us20.d[1].Q[0] (.latch clocked by clk)
Endpoint  : us02.d[4].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us20.d[1].clk[0] (.latch)                                        1.338     1.338
us20.d[1].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n1871_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n1871_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n1870_.in[4] (.names)                             1.338     4.398
$abc$36592$new_n1870_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n1869_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n1869_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n1919_.in[1] (.names)                             1.338     7.596
$abc$36592$new_n1919_.out[0] (.names)                            0.261     7.857
$abc$36592$new_n1918_.in[0] (.names)                             1.338     9.195
$abc$36592$new_n1918_.out[0] (.names)                            0.261     9.456
n2878.in[2] (.names)                                             1.338    10.793
n2878.out[0] (.names)                                            0.261    11.054
us02.d[4].D[0] (.latch)                                          1.338    12.392
data arrival time                                                         12.392

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us02.d[4].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -12.392
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.120


#Path 7
Startpoint: us02.d[7].Q[0] (.latch clocked by clk)
Endpoint  : us02.d[5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us02.d[7].clk[0] (.latch)                                        1.338     1.338
us02.d[7].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n1874_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n1874_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n1873_.in[2] (.names)                             1.338     4.398
$abc$36592$new_n1873_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n1872_.in[3] (.names)                             1.338     5.997
$abc$36592$new_n1872_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n1928_.in[3] (.names)                             1.338     7.596
$abc$36592$new_n1928_.out[0] (.names)                            0.261     7.857
$abc$36592$new_n1925_.in[0] (.names)                             1.338     9.195
$abc$36592$new_n1925_.out[0] (.names)                            0.261     9.456
n2883.in[3] (.names)                                             1.338    10.793
n2883.out[0] (.names)                                            0.261    11.054
us02.d[5].D[0] (.latch)                                          1.338    12.392
data arrival time                                                         12.392

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us02.d[5].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -12.392
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.120


#Path 8
Startpoint: us02.d[7].Q[0] (.latch clocked by clk)
Endpoint  : us02.d[7].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us02.d[7].clk[0] (.latch)                                        1.338     1.338
us02.d[7].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n1874_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n1874_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n1873_.in[2] (.names)                             1.338     4.398
$abc$36592$new_n1873_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n1872_.in[3] (.names)                             1.338     5.997
$abc$36592$new_n1872_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n1942_.in[2] (.names)                             1.338     7.596
$abc$36592$new_n1942_.out[0] (.names)                            0.261     7.857
$abc$36592$new_n1938_.in[0] (.names)                             1.338     9.195
$abc$36592$new_n1938_.out[0] (.names)                            0.261     9.456
n2893.in[3] (.names)                                             1.338    10.793
n2893.out[0] (.names)                                            0.261    11.054
us02.d[7].D[0] (.latch)                                          1.338    12.392
data arrival time                                                         12.392

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us02.d[7].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -12.392
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.120


#Path 9
Startpoint: us11.d[5].Q[0] (.latch clocked by clk)
Endpoint  : us20.d[2].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us11.d[5].clk[0] (.latch)                                        1.338     1.338
us11.d[5].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n1760_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n1760_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2253_.in[3] (.names)                             1.338     4.398
$abc$36592$new_n2253_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2252_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2252_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2282_.in[0] (.names)                             1.338     7.596
$abc$36592$new_n2282_.out[0] (.names)                            0.261     7.857
$abc$36592$new_n2279_.in[0] (.names)                             1.338     9.195
$abc$36592$new_n2279_.out[0] (.names)                            0.261     9.456
n3108.in[2] (.names)                                             1.338    10.793
n3108.out[0] (.names)                                            0.261    11.054
us20.d[2].D[0] (.latch)                                          1.338    12.392
data arrival time                                                         12.392

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us20.d[2].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -12.392
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.120


#Path 10
Startpoint: us11.d[1].Q[0] (.latch clocked by clk)
Endpoint  : us20.d[4].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us11.d[1].clk[0] (.latch)                                        1.338     1.338
us11.d[1].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n2256_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n2256_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2255_.in[4] (.names)                             1.338     4.398
$abc$36592$new_n2255_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2254_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2254_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2294_.in[3] (.names)                             1.338     7.596
$abc$36592$new_n2294_.out[0] (.names)                            0.261     7.857
$abc$36592$new_n2291_.in[0] (.names)                             1.338     9.195
$abc$36592$new_n2291_.out[0] (.names)                            0.261     9.456
n3118.in[2] (.names)                                             1.338    10.793
n3118.out[0] (.names)                                            0.261    11.054
us20.d[4].D[0] (.latch)                                          1.338    12.392
data arrival time                                                         12.392

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us20.d[4].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -12.392
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.120


#Path 11
Startpoint: us12.d[3].Q[0] (.latch clocked by clk)
Endpoint  : us21.d[5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us12.d[3].clk[0] (.latch)                                        1.338     1.338
us12.d[3].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n2316_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n2316_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2315_.in[4] (.names)                             1.338     4.398
$abc$36592$new_n2315_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2314_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2314_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2368_.in[0] (.names)                             1.338     7.596
$abc$36592$new_n2368_.out[0] (.names)                            0.261     7.857
$abc$36592$new_n2860_.in[0] (.names)                             1.338     9.195
$abc$36592$new_n2860_.out[0] (.names)                            0.261     9.456
n3163.in[3] (.names)                                             1.338    10.793
n3163.out[0] (.names)                                            0.261    11.054
us21.d[5].D[0] (.latch)                                          1.338    12.392
data arrival time                                                         12.392

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us21.d[5].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -12.392
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.120


#Path 12
Startpoint: us31.d[5].Q[0] (.latch clocked by clk)
Endpoint  : us12.d[3].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us31.d[5].clk[0] (.latch)                                        1.338     1.338
us31.d[5].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n1889_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n1889_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2147_.in[3] (.names)                             1.338     4.398
$abc$36592$new_n2147_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2146_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2146_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2165_.in[0] (.names)                             1.338     7.596
$abc$36592$new_n2165_.out[0] (.names)                            0.261     7.857
$abc$36592$new_n2163_.in[0] (.names)                             1.338     9.195
$abc$36592$new_n2163_.out[0] (.names)                            0.261     9.456
n3033.in[2] (.names)                                             1.338    10.793
n3033.out[0] (.names)                                            0.261    11.054
us12.d[3].D[0] (.latch)                                          1.338    12.392
data arrival time                                                         12.392

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us12.d[3].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -12.392
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.120


#Path 13
Startpoint: us31.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us12.d[4].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us31.d[4].clk[0] (.latch)                                        1.338     1.338
us31.d[4].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n2131_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n2131_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2130_.in[4] (.names)                             1.338     4.398
$abc$36592$new_n2130_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2129_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2129_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2172_.in[1] (.names)                             1.338     7.596
$abc$36592$new_n2172_.out[0] (.names)                            0.261     7.857
$abc$36592$new_n2169_.in[0] (.names)                             1.338     9.195
$abc$36592$new_n2169_.out[0] (.names)                            0.261     9.456
n3038.in[3] (.names)                                             1.338    10.793
n3038.out[0] (.names)                                            0.261    11.054
us12.d[4].D[0] (.latch)                                          1.338    12.392
data arrival time                                                         12.392

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us12.d[4].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -12.392
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.120


#Path 14
Startpoint: us31.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us12.d[6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us31.d[4].clk[0] (.latch)                                        1.338     1.338
us31.d[4].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n2131_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n2131_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2130_.in[4] (.names)                             1.338     4.398
$abc$36592$new_n2130_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2129_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2129_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2183_.in[1] (.names)                             1.338     7.596
$abc$36592$new_n2183_.out[0] (.names)                            0.261     7.857
$abc$36592$new_n2182_.in[0] (.names)                             1.338     9.195
$abc$36592$new_n2182_.out[0] (.names)                            0.261     9.456
n3048.in[2] (.names)                                             1.338    10.793
n3048.out[0] (.names)                                            0.261    11.054
us12.d[6].D[0] (.latch)                                          1.338    12.392
data arrival time                                                         12.392

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us12.d[6].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -12.392
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.120


#Path 15
Startpoint: us21.d[3].Q[0] (.latch clocked by clk)
Endpoint  : us03.d[4].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us21.d[3].clk[0] (.latch)                                        1.338     1.338
us21.d[3].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n1953_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n1953_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n1952_.in[1] (.names)                             1.338     4.398
$abc$36592$new_n1952_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n1951_.in[3] (.names)                             1.338     5.997
$abc$36592$new_n1951_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n1991_.in[2] (.names)                             1.338     7.596
$abc$36592$new_n1991_.out[0] (.names)                            0.261     7.857
$abc$36592$new_n1990_.in[0] (.names)                             1.338     9.195
$abc$36592$new_n1990_.out[0] (.names)                            0.261     9.456
n2918.in[2] (.names)                                             1.338    10.793
n2918.out[0] (.names)                                            0.261    11.054
us03.d[4].D[0] (.latch)                                          1.338    12.392
data arrival time                                                         12.392

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us03.d[4].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -12.392
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.120


#Path 16
Startpoint: us10.d[3].Q[0] (.latch clocked by clk)
Endpoint  : us23.d[4].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us10.d[3].clk[0] (.latch)                                        1.338     1.338
us10.d[3].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n2446_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n2446_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2445_.in[4] (.names)                             1.338     4.398
$abc$36592$new_n2445_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2444_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2444_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2477_.in[1] (.names)                             1.338     7.596
$abc$36592$new_n2477_.out[0] (.names)                            0.261     7.857
$abc$36592$new_n2476_.in[0] (.names)                             1.338     9.195
$abc$36592$new_n2476_.out[0] (.names)                            0.261     9.456
n3238.in[2] (.names)                                             1.338    10.793
n3238.out[0] (.names)                                            0.261    11.054
us23.d[4].D[0] (.latch)                                          1.338    12.392
data arrival time                                                         12.392

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us23.d[4].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -12.392
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.120


#Path 17
Startpoint: us10.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us33.d[4].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us10.d[4].clk[0] (.latch)                                        1.338     1.338
us10.d[4].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n2668_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n2668_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2667_.in[4] (.names)                             1.338     4.398
$abc$36592$new_n2667_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2666_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2666_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2704_.in[1] (.names)                             1.338     7.596
$abc$36592$new_n2704_.out[0] (.names)                            0.261     7.857
$abc$36592$new_n2701_.in[0] (.names)                             1.338     9.195
$abc$36592$new_n2701_.out[0] (.names)                            0.261     9.456
n3398.in[2] (.names)                                             1.338    10.793
n3398.out[0] (.names)                                            0.261    11.054
us33.d[4].D[0] (.latch)                                          1.338    12.392
data arrival time                                                         12.392

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us33.d[4].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -12.392
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.120


#Path 18
Startpoint: us12.d[1].Q[0] (.latch clocked by clk)
Endpoint  : us21.d[4].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us12.d[1].clk[0] (.latch)                                        1.338     1.338
us12.d[1].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n1812_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n1812_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2318_.in[2] (.names)                             1.338     4.398
$abc$36592$new_n2318_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2317_.in[3] (.names)                             1.338     5.997
$abc$36592$new_n2317_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2354_.in[0] (.names)                             1.338     7.596
$abc$36592$new_n2354_.out[0] (.names)                            0.261     7.857
$abc$36592$new_n2351_.in[0] (.names)                             1.338     9.195
$abc$36592$new_n2351_.out[0] (.names)                            0.261     9.456
n3158.in[3] (.names)                                             1.338    10.793
n3158.out[0] (.names)                                            0.261    11.054
us21.d[4].D[0] (.latch)                                          1.338    12.392
data arrival time                                                         12.392

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us21.d[4].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -12.392
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.120


#Path 19
Startpoint: us12.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us21.d[1].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us12.d[4].clk[0] (.latch)                                        1.338     1.338
us12.d[4].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n2322_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n2322_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2321_.in[4] (.names)                             1.338     4.398
$abc$36592$new_n2321_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2320_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2320_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2338_.in[1] (.names)                             1.338     7.596
$abc$36592$new_n2338_.out[0] (.names)                            0.261     7.857
n3143.in[0] (.names)                                             1.338     9.195
n3143.out[0] (.names)                                            0.261     9.456
us21.d[1].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us21.d[1].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 20
Startpoint: us12.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us21.d[0].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us12.d[4].clk[0] (.latch)                                        1.338     1.338
us12.d[4].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n2322_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n2322_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2321_.in[4] (.names)                             1.338     4.398
$abc$36592$new_n2321_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2320_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2320_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2330_.in[1] (.names)                             1.338     7.596
$abc$36592$new_n2330_.out[0] (.names)                            0.261     7.857
n3138.in[0] (.names)                                             1.338     9.195
n3138.out[0] (.names)                                            0.261     9.456
us21.d[0].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us21.d[0].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 21
Startpoint: us30.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us11.d[7].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us30.d[4].clk[0] (.latch)                                        1.338     1.338
us30.d[4].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n2074_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n2074_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2073_.in[4] (.names)                             1.338     4.398
$abc$36592$new_n2073_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2072_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2072_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2124_.in[1] (.names)                             1.338     7.596
$abc$36592$new_n2124_.out[0] (.names)                            0.261     7.857
n3013.in[0] (.names)                                             1.338     9.195
n3013.out[0] (.names)                                            0.261     9.456
us11.d[7].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us11.d[7].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 22
Startpoint: us12.d[2].Q[0] (.latch clocked by clk)
Endpoint  : us11.d[6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us12.d[2].clk[0] (.latch)                                        1.338     1.338
us12.d[2].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n1804_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n1804_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2076_.in[5] (.names)                             1.338     4.398
$abc$36592$new_n2076_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2075_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2075_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2117_.in[0] (.names)                             1.338     7.596
$abc$36592$new_n2117_.out[0] (.names)                            0.261     7.857
n3008.in[0] (.names)                                             1.338     9.195
n3008.out[0] (.names)                                            0.261     9.456
us11.d[6].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us11.d[6].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 23
Startpoint: us30.d[6].Q[0] (.latch clocked by clk)
Endpoint  : us11.d[3].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us30.d[6].clk[0] (.latch)                                        1.338     1.338
us30.d[6].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n1827_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n1827_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2071_.in[3] (.names)                             1.338     4.398
$abc$36592$new_n2071_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2070_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2070_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2104_.in[1] (.names)                             1.338     7.596
$abc$36592$new_n2104_.out[0] (.names)                            0.261     7.857
n2993.in[0] (.names)                                             1.338     9.195
n2993.out[0] (.names)                                            0.261     9.456
us11.d[3].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us11.d[3].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 24
Startpoint: us30.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us11.d[0].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us30.d[4].clk[0] (.latch)                                        1.338     1.338
us30.d[4].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n2074_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n2074_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2073_.in[4] (.names)                             1.338     4.398
$abc$36592$new_n2073_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2072_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2072_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2085_.in[1] (.names)                             1.338     7.596
$abc$36592$new_n2085_.out[0] (.names)                            0.261     7.857
n2978.in[0] (.names)                                             1.338     9.195
n2978.out[0] (.names)                                            0.261     9.456
us11.d[0].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us11.d[0].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 25
Startpoint: us30.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us11.d[5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us30.d[4].clk[0] (.latch)                                        1.338     1.338
us30.d[4].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n2074_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n2074_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2073_.in[4] (.names)                             1.338     4.398
$abc$36592$new_n2073_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2072_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2072_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2114_.in[2] (.names)                             1.338     7.596
$abc$36592$new_n2114_.out[0] (.names)                            0.261     7.857
n3003.in[0] (.names)                                             1.338     9.195
n3003.out[0] (.names)                                            0.261     9.456
us11.d[5].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us11.d[5].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 26
Startpoint: us30.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us11.d[4].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us30.d[4].clk[0] (.latch)                                        1.338     1.338
us30.d[4].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n2074_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n2074_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2073_.in[4] (.names)                             1.338     4.398
$abc$36592$new_n2073_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2072_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2072_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2109_.in[0] (.names)                             1.338     7.596
$abc$36592$new_n2109_.out[0] (.names)                            0.261     7.857
n2998.in[0] (.names)                                             1.338     9.195
n2998.out[0] (.names)                                            0.261     9.456
us11.d[4].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us11.d[4].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 27
Startpoint: us12.d[2].Q[0] (.latch clocked by clk)
Endpoint  : us11.d[2].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us12.d[2].clk[0] (.latch)                                        1.338     1.338
us12.d[2].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n1804_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n1804_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2076_.in[5] (.names)                             1.338     4.398
$abc$36592$new_n2076_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2075_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2075_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2099_.in[1] (.names)                             1.338     7.596
$abc$36592$new_n2099_.out[0] (.names)                            0.261     7.857
n2988.in[0] (.names)                                             1.338     9.195
n2988.out[0] (.names)                                            0.261     9.456
us11.d[2].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us11.d[2].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 28
Startpoint: us30.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us11.d[1].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us30.d[4].clk[0] (.latch)                                        1.338     1.338
us30.d[4].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n2074_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n2074_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2073_.in[4] (.names)                             1.338     4.398
$abc$36592$new_n2073_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2072_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2072_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2093_.in[1] (.names)                             1.338     7.596
$abc$36592$new_n2093_.out[0] (.names)                            0.261     7.857
n2983.in[0] (.names)                                             1.338     9.195
n2983.out[0] (.names)                                            0.261     9.456
us11.d[1].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us11.d[1].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 29
Startpoint: us12.d[5].Q[0] (.latch clocked by clk)
Endpoint  : us31.d[7].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us12.d[5].clk[0] (.latch)                                        1.338     1.338
us12.d[5].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n1826_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n1826_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2571_.in[3] (.names)                             1.338     4.398
$abc$36592$new_n2571_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2570_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2570_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2606_.in[2] (.names)                             1.338     7.596
$abc$36592$new_n2606_.out[0] (.names)                            0.261     7.857
n3333.in[0] (.names)                                             1.338     9.195
n3333.out[0] (.names)                                            0.261     9.456
us31.d[7].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us31.d[7].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 30
Startpoint: us12.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us31.d[6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us12.d[4].clk[0] (.latch)                                        1.338     1.338
us12.d[4].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n1818_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n1818_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2558_.in[3] (.names)                             1.338     4.398
$abc$36592$new_n2558_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2557_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2557_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2600_.in[4] (.names)                             1.338     7.596
$abc$36592$new_n2600_.out[0] (.names)                            0.261     7.857
n3328.in[0] (.names)                                             1.338     9.195
n3328.out[0] (.names)                                            0.261     9.456
us31.d[6].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us31.d[6].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 31
Startpoint: us12.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us31.d[5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us12.d[4].clk[0] (.latch)                                        1.338     1.338
us12.d[4].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n1818_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n1818_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2558_.in[3] (.names)                             1.338     4.398
$abc$36592$new_n2558_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2557_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2557_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2596_.in[4] (.names)                             1.338     7.596
$abc$36592$new_n2596_.out[0] (.names)                            0.261     7.857
n3323.in[0] (.names)                                             1.338     9.195
n3323.out[0] (.names)                                            0.261     9.456
us31.d[5].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us31.d[5].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 32
Startpoint: us13.d[1].Q[0] (.latch clocked by clk)
Endpoint  : us22.d[5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us13.d[1].clk[0] (.latch)                                        1.338     1.338
us13.d[1].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n1880_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n1880_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2387_.in[2] (.names)                             1.338     4.398
$abc$36592$new_n2387_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2386_.in[3] (.names)                             1.338     5.997
$abc$36592$new_n2386_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2424_.in[1] (.names)                             1.338     7.596
$abc$36592$new_n2424_.out[0] (.names)                            0.261     7.857
n3203.in[0] (.names)                                             1.338     9.195
n3203.out[0] (.names)                                            0.261     9.456
us22.d[5].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us22.d[5].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 33
Startpoint: us12.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us31.d[4].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us12.d[4].clk[0] (.latch)                                        1.338     1.338
us12.d[4].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n1818_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n1818_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2558_.in[3] (.names)                             1.338     4.398
$abc$36592$new_n2558_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2557_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2557_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2593_.in[3] (.names)                             1.338     7.596
$abc$36592$new_n2593_.out[0] (.names)                            0.261     7.857
n3318.in[0] (.names)                                             1.338     9.195
n3318.out[0] (.names)                                            0.261     9.456
us31.d[4].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us31.d[4].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 34
Startpoint: us12.d[1].Q[0] (.latch clocked by clk)
Endpoint  : us21.d[2].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us12.d[1].clk[0] (.latch)                                        1.338     1.338
us12.d[1].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n1812_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n1812_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2318_.in[2] (.names)                             1.338     4.398
$abc$36592$new_n2318_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2317_.in[3] (.names)                             1.338     5.997
$abc$36592$new_n2317_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2341_.in[3] (.names)                             1.338     7.596
$abc$36592$new_n2341_.out[0] (.names)                            0.261     7.857
n3148.in[0] (.names)                                             1.338     9.195
n3148.out[0] (.names)                                            0.261     9.456
us21.d[2].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us21.d[2].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 35
Startpoint: us12.d[3].Q[0] (.latch clocked by clk)
Endpoint  : us21.d[6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us12.d[3].clk[0] (.latch)                                        1.338     1.338
us12.d[3].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n2316_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n2316_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2315_.in[4] (.names)                             1.338     4.398
$abc$36592$new_n2315_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2314_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2314_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2371_.in[0] (.names)                             1.338     7.596
$abc$36592$new_n2371_.out[0] (.names)                            0.261     7.857
n3168.in[0] (.names)                                             1.338     9.195
n3168.out[0] (.names)                                            0.261     9.456
us21.d[6].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us21.d[6].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 36
Startpoint: us12.d[5].Q[0] (.latch clocked by clk)
Endpoint  : us21.d[7].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us12.d[5].clk[0] (.latch)                                        1.338     1.338
us12.d[5].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n1826_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n1826_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2332_.in[3] (.names)                             1.338     4.398
$abc$36592$new_n2332_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2331_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2331_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2377_.in[1] (.names)                             1.338     7.596
$abc$36592$new_n2377_.out[0] (.names)                            0.261     7.857
n3173.in[0] (.names)                                             1.338     9.195
n3173.out[0] (.names)                                            0.261     9.456
us21.d[7].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us21.d[7].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 37
Startpoint: us31.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us12.d[2].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us31.d[4].clk[0] (.latch)                                        1.338     1.338
us31.d[4].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n2131_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n2131_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2130_.in[4] (.names)                             1.338     4.398
$abc$36592$new_n2130_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2129_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2129_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2158_.in[1] (.names)                             1.338     7.596
$abc$36592$new_n2158_.out[0] (.names)                            0.261     7.857
n3028.in[0] (.names)                                             1.338     9.195
n3028.out[0] (.names)                                            0.261     9.456
us12.d[2].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us12.d[2].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 38
Startpoint: us31.d[1].Q[0] (.latch clocked by clk)
Endpoint  : us12.d[5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us31.d[1].clk[0] (.latch)                                        1.338     1.338
us31.d[1].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n2134_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n2134_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2133_.in[4] (.names)                             1.338     4.398
$abc$36592$new_n2133_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2132_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2132_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2178_.in[1] (.names)                             1.338     7.596
$abc$36592$new_n2178_.out[0] (.names)                            0.261     7.857
n3043.in[0] (.names)                                             1.338     9.195
n3043.out[0] (.names)                                            0.261     9.456
us12.d[5].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us12.d[5].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 39
Startpoint: us31.d[1].Q[0] (.latch clocked by clk)
Endpoint  : us12.d[7].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us31.d[1].clk[0] (.latch)                                        1.338     1.338
us31.d[1].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n2134_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n2134_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2133_.in[4] (.names)                             1.338     4.398
$abc$36592$new_n2133_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2132_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2132_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2192_.in[0] (.names)                             1.338     7.596
$abc$36592$new_n2192_.out[0] (.names)                            0.261     7.857
n3053.in[0] (.names)                                             1.338     9.195
n3053.out[0] (.names)                                            0.261     9.456
us12.d[7].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us12.d[7].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 40
Startpoint: us31.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us12.d[1].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us31.d[4].clk[0] (.latch)                                        1.338     1.338
us31.d[4].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n2131_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n2131_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2130_.in[4] (.names)                             1.338     4.398
$abc$36592$new_n2130_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2129_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2129_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2154_.in[1] (.names)                             1.338     7.596
$abc$36592$new_n2154_.out[0] (.names)                            0.261     7.857
n3023.in[0] (.names)                                             1.338     9.195
n3023.out[0] (.names)                                            0.261     9.456
us12.d[1].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us12.d[1].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 41
Startpoint: us31.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us12.d[0].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us31.d[4].clk[0] (.latch)                                        1.338     1.338
us31.d[4].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n2131_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n2131_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2130_.in[4] (.names)                             1.338     4.398
$abc$36592$new_n2130_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2129_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2129_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2145_.in[3] (.names)                             1.338     7.596
$abc$36592$new_n2145_.out[0] (.names)                            0.261     7.857
n3018.in[0] (.names)                                             1.338     9.195
n3018.out[0] (.names)                                            0.261     9.456
us12.d[0].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us12.d[0].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 42
Startpoint: us31.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us22.d[0].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us31.d[4].clk[0] (.latch)                                        1.338     1.338
us31.d[4].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n2385_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n2385_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2384_.in[3] (.names)                             1.338     4.398
$abc$36592$new_n2384_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2383_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2383_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2397_.in[0] (.names)                             1.338     7.596
$abc$36592$new_n2397_.out[0] (.names)                            0.261     7.857
n3178.in[0] (.names)                                             1.338     9.195
n3178.out[0] (.names)                                            0.261     9.456
us22.d[0].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us22.d[0].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 43
Startpoint: us31.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us22.d[1].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us31.d[4].clk[0] (.latch)                                        1.338     1.338
us31.d[4].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n2385_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n2385_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2384_.in[3] (.names)                             1.338     4.398
$abc$36592$new_n2384_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2383_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2383_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2404_.in[0] (.names)                             1.338     7.596
$abc$36592$new_n2404_.out[0] (.names)                            0.261     7.857
n3183.in[0] (.names)                                             1.338     9.195
n3183.out[0] (.names)                                            0.261     9.456
us22.d[1].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us22.d[1].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 44
Startpoint: us31.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us22.d[2].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us31.d[4].clk[0] (.latch)                                        1.338     1.338
us31.d[4].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n2385_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n2385_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2384_.in[3] (.names)                             1.338     4.398
$abc$36592$new_n2384_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2383_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2383_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2411_.in[2] (.names)                             1.338     7.596
$abc$36592$new_n2411_.out[0] (.names)                            0.261     7.857
n3188.in[0] (.names)                                             1.338     9.195
n3188.out[0] (.names)                                            0.261     9.456
us22.d[2].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us22.d[2].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 45
Startpoint: us13.d[5].Q[0] (.latch clocked by clk)
Endpoint  : us22.d[3].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us13.d[5].clk[0] (.latch)                                        1.338     1.338
us13.d[5].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n1885_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n1885_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2382_.in[3] (.names)                             1.338     4.398
$abc$36592$new_n2382_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2381_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2381_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2416_.in[0] (.names)                             1.338     7.596
$abc$36592$new_n2416_.out[0] (.names)                            0.261     7.857
n3193.in[0] (.names)                                             1.338     9.195
n3193.out[0] (.names)                                            0.261     9.456
us22.d[3].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us22.d[3].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 46
Startpoint: us13.d[1].Q[0] (.latch clocked by clk)
Endpoint  : us22.d[4].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us13.d[1].clk[0] (.latch)                                        1.338     1.338
us13.d[1].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n1880_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n1880_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2387_.in[2] (.names)                             1.338     4.398
$abc$36592$new_n2387_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2386_.in[3] (.names)                             1.338     5.997
$abc$36592$new_n2386_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2419_.in[1] (.names)                             1.338     7.596
$abc$36592$new_n2419_.out[0] (.names)                            0.261     7.857
n3198.in[0] (.names)                                             1.338     9.195
n3198.out[0] (.names)                                            0.261     9.456
us22.d[4].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us22.d[4].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 47
Startpoint: us12.d[1].Q[0] (.latch clocked by clk)
Endpoint  : us21.d[3].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us12.d[1].clk[0] (.latch)                                        1.338     1.338
us12.d[1].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n1812_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n1812_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2318_.in[2] (.names)                             1.338     4.398
$abc$36592$new_n2318_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2317_.in[3] (.names)                             1.338     5.997
$abc$36592$new_n2317_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2347_.in[2] (.names)                             1.338     7.596
$abc$36592$new_n2347_.out[0] (.names)                            0.261     7.857
n3153.in[0] (.names)                                             1.338     9.195
n3153.out[0] (.names)                                            0.261     9.456
us21.d[3].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us21.d[3].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 48
Startpoint: us02.d[0].Q[0] (.latch clocked by clk)
Endpoint  : us32.d[2].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us02.d[0].clk[0] (.latch)                                        1.338     1.338
us02.d[0].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n2390_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n2390_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2614_.in[3] (.names)                             1.338     4.398
$abc$36592$new_n2614_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2613_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2613_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2637_.in[0] (.names)                             1.338     7.596
$abc$36592$new_n2637_.out[0] (.names)                            0.261     7.857
n3348.in[0] (.names)                                             1.338     9.195
n3348.out[0] (.names)                                            0.261     9.456
us32.d[2].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us32.d[2].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 49
Startpoint: u0.tmp_w[0].Q[0] (.latch clocked by clk)
Endpoint  : u0.subword[12].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u0.tmp_w[0].clk[0] (.latch)                                      1.338     1.338
u0.tmp_w[0].Q[0] (.latch) [clock-to-output]                      0.124     1.462
$abc$36592$new_n1321_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n1321_.out[0] (.names)                            0.261     3.061
n898.in[0] (.names)                                              1.338     4.398
n898.out[0] (.names)                                             0.261     4.659
$abc$36592$new_n1360_.in[0] (.names)                             1.338     5.997
$abc$36592$new_n1360_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n1357_.in[0] (.names)                             1.338     7.596
$abc$36592$new_n1357_.out[0] (.names)                            0.261     7.857
n838.in[3] (.names)                                              1.338     9.195
n838.out[0] (.names)                                             0.261     9.456
u0.subword[12].D[0] (.latch)                                     1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u0.subword[12].clk[0] (.latch)                                   1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 50
Startpoint: u0.tmp_w[21].Q[0] (.latch clocked by clk)
Endpoint  : u0.subword[28].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u0.tmp_w[21].clk[0] (.latch)                                     1.338     1.338
u0.tmp_w[21].Q[0] (.latch) [clock-to-output]                     0.124     1.462
$abc$36592$new_n1542_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n1542_.out[0] (.names)                            0.261     3.061
n1003.in[0] (.names)                                             1.338     4.398
n1003.out[0] (.names)                                            0.261     4.659
$abc$36592$new_n1581_.in[0] (.names)                             1.338     5.997
$abc$36592$new_n1581_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n1580_.in[0] (.names)                             1.338     7.596
$abc$36592$new_n1580_.out[0] (.names)                            0.261     7.857
n2246.in[2] (.names)                                             1.338     9.195
n2246.out[0] (.names)                                            0.261     9.456
u0.subword[28].D[0] (.latch)                                     1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u0.subword[28].clk[0] (.latch)                                   1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 51
Startpoint: u0.tmp_w[16].Q[0] (.latch clocked by clk)
Endpoint  : u0.subword[31].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u0.tmp_w[16].clk[0] (.latch)                                     1.338     1.338
u0.tmp_w[16].Q[0] (.latch) [clock-to-output]                     0.124     1.462
$abc$36592$new_n1436_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n1436_.out[0] (.names)                            0.261     3.061
n978.in[0] (.names)                                              1.338     4.398
n978.out[0] (.names)                                             0.261     4.659
$abc$36592$new_n1597_.in[0] (.names)                             1.338     5.997
$abc$36592$new_n1597_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n1596_.in[0] (.names)                             1.338     7.596
$abc$36592$new_n1596_.out[0] (.names)                            0.261     7.857
n2261.in[2] (.names)                                             1.338     9.195
n2261.out[0] (.names)                                            0.261     9.456
u0.subword[31].D[0] (.latch)                                     1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u0.subword[31].clk[0] (.latch)                                   1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 52
Startpoint: us01.d[7].Q[0] (.latch clocked by clk)
Endpoint  : us01.d[0].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us01.d[7].clk[0] (.latch)                                        1.338     1.338
us01.d[7].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n1803_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n1803_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n1802_.in[2] (.names)                             1.338     4.398
$abc$36592$new_n1802_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n1801_.in[3] (.names)                             1.338     5.997
$abc$36592$new_n1801_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n1820_.in[2] (.names)                             1.338     7.596
$abc$36592$new_n1820_.out[0] (.names)                            0.261     7.857
n2818.in[0] (.names)                                             1.338     9.195
n2818.out[0] (.names)                                            0.261     9.456
us01.d[0].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us01.d[0].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 53
Startpoint: us01.d[7].Q[0] (.latch clocked by clk)
Endpoint  : us01.d[1].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us01.d[7].clk[0] (.latch)                                        1.338     1.338
us01.d[7].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n1803_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n1803_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n1802_.in[2] (.names)                             1.338     4.398
$abc$36592$new_n1802_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n1801_.in[3] (.names)                             1.338     5.997
$abc$36592$new_n1801_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n1831_.in[5] (.names)                             1.338     7.596
$abc$36592$new_n1831_.out[0] (.names)                            0.261     7.857
n2823.in[0] (.names)                                             1.338     9.195
n2823.out[0] (.names)                                            0.261     9.456
us01.d[1].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us01.d[1].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 54
Startpoint: us01.d[7].Q[0] (.latch clocked by clk)
Endpoint  : us01.d[2].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us01.d[7].clk[0] (.latch)                                        1.338     1.338
us01.d[7].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n1803_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n1803_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n1802_.in[2] (.names)                             1.338     4.398
$abc$36592$new_n1802_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n1801_.in[3] (.names)                             1.338     5.997
$abc$36592$new_n1801_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n1837_.in[1] (.names)                             1.338     7.596
$abc$36592$new_n1837_.out[0] (.names)                            0.261     7.857
n2828.in[0] (.names)                                             1.338     9.195
n2828.out[0] (.names)                                            0.261     9.456
us01.d[2].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us01.d[2].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 55
Startpoint: us01.d[7].Q[0] (.latch clocked by clk)
Endpoint  : us01.d[3].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us01.d[7].clk[0] (.latch)                                        1.338     1.338
us01.d[7].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n1803_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n1803_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n1802_.in[2] (.names)                             1.338     4.398
$abc$36592$new_n1802_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n1801_.in[3] (.names)                             1.338     5.997
$abc$36592$new_n1801_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n1841_.in[2] (.names)                             1.338     7.596
$abc$36592$new_n1841_.out[0] (.names)                            0.261     7.857
n2833.in[0] (.names)                                             1.338     9.195
n2833.out[0] (.names)                                            0.261     9.456
us01.d[3].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us01.d[3].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 56
Startpoint: us01.d[7].Q[0] (.latch clocked by clk)
Endpoint  : us01.d[5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us01.d[7].clk[0] (.latch)                                        1.338     1.338
us01.d[7].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n1803_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n1803_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n1802_.in[2] (.names)                             1.338     4.398
$abc$36592$new_n1802_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n1801_.in[3] (.names)                             1.338     5.997
$abc$36592$new_n1801_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n1855_.in[1] (.names)                             1.338     7.596
$abc$36592$new_n1855_.out[0] (.names)                            0.261     7.857
n2843.in[0] (.names)                                             1.338     9.195
n2843.out[0] (.names)                                            0.261     9.456
us01.d[5].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us01.d[5].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 57
Startpoint: us01.d[7].Q[0] (.latch clocked by clk)
Endpoint  : us01.d[6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us01.d[7].clk[0] (.latch)                                        1.338     1.338
us01.d[7].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n1803_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n1803_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n1802_.in[2] (.names)                             1.338     4.398
$abc$36592$new_n1802_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n1801_.in[3] (.names)                             1.338     5.997
$abc$36592$new_n1801_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n1858_.in[5] (.names)                             1.338     7.596
$abc$36592$new_n1858_.out[0] (.names)                            0.261     7.857
n2848.in[0] (.names)                                             1.338     9.195
n2848.out[0] (.names)                                            0.261     9.456
us01.d[6].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us01.d[6].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 58
Startpoint: us01.d[7].Q[0] (.latch clocked by clk)
Endpoint  : us01.d[7].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us01.d[7].clk[0] (.latch)                                        1.338     1.338
us01.d[7].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n1803_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n1803_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n1802_.in[2] (.names)                             1.338     4.398
$abc$36592$new_n1802_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n1801_.in[3] (.names)                             1.338     5.997
$abc$36592$new_n1801_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n1865_.in[4] (.names)                             1.338     7.596
$abc$36592$new_n1865_.out[0] (.names)                            0.261     7.857
n2853.in[0] (.names)                                             1.338     9.195
n2853.out[0] (.names)                                            0.261     9.456
us01.d[7].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us01.d[7].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 59
Startpoint: us02.d[7].Q[0] (.latch clocked by clk)
Endpoint  : us02.d[2].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us02.d[7].clk[0] (.latch)                                        1.338     1.338
us02.d[7].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n1874_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n1874_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n1873_.in[2] (.names)                             1.338     4.398
$abc$36592$new_n1873_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n1872_.in[3] (.names)                             1.338     5.997
$abc$36592$new_n1872_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n1907_.in[2] (.names)                             1.338     7.596
$abc$36592$new_n1907_.out[0] (.names)                            0.261     7.857
n2868.in[0] (.names)                                             1.338     9.195
n2868.out[0] (.names)                                            0.261     9.456
us02.d[2].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us02.d[2].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 60
Startpoint: us02.d[7].Q[0] (.latch clocked by clk)
Endpoint  : us02.d[6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us02.d[7].clk[0] (.latch)                                        1.338     1.338
us02.d[7].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n1874_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n1874_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n1873_.in[2] (.names)                             1.338     4.398
$abc$36592$new_n1873_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n1872_.in[3] (.names)                             1.338     5.997
$abc$36592$new_n1872_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n1935_.in[0] (.names)                             1.338     7.596
$abc$36592$new_n1935_.out[0] (.names)                            0.261     7.857
n2888.in[0] (.names)                                             1.338     9.195
n2888.out[0] (.names)                                            0.261     9.456
us02.d[6].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us02.d[6].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 61
Startpoint: us20.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us32.d[0].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us20.d[4].clk[0] (.latch)                                        1.338     1.338
us20.d[4].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n1877_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n1877_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2612_.in[3] (.names)                             1.338     4.398
$abc$36592$new_n2612_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2611_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2611_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2623_.in[1] (.names)                             1.338     7.596
$abc$36592$new_n2623_.out[0] (.names)                            0.261     7.857
n3338.in[0] (.names)                                             1.338     9.195
n3338.out[0] (.names)                                            0.261     9.456
us32.d[0].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us32.d[0].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 62
Startpoint: us20.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us32.d[1].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us20.d[4].clk[0] (.latch)                                        1.338     1.338
us20.d[4].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n1877_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n1877_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2612_.in[3] (.names)                             1.338     4.398
$abc$36592$new_n2612_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2611_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2611_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2633_.in[1] (.names)                             1.338     7.596
$abc$36592$new_n2633_.out[0] (.names)                            0.261     7.857
n3343.in[0] (.names)                                             1.338     9.195
n3343.out[0] (.names)                                            0.261     9.456
us32.d[1].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us32.d[1].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 63
Startpoint: us12.d[6].Q[0] (.latch clocked by clk)
Endpoint  : us31.d[3].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us12.d[6].clk[0] (.latch)                                        1.338     1.338
us12.d[6].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n1824_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n1824_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2573_.in[3] (.names)                             1.338     4.398
$abc$36592$new_n2573_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2572_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2572_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2588_.in[1] (.names)                             1.338     7.596
$abc$36592$new_n2588_.out[0] (.names)                            0.261     7.857
n3313.in[0] (.names)                                             1.338     9.195
n3313.out[0] (.names)                                            0.261     9.456
us31.d[3].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us31.d[3].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 64
Startpoint: us13.d[5].Q[0] (.latch clocked by clk)
Endpoint  : us32.d[3].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us13.d[5].clk[0] (.latch)                                        1.338     1.338
us13.d[5].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n1885_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n1885_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2616_.in[3] (.names)                             1.338     4.398
$abc$36592$new_n2616_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2615_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2615_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2643_.in[0] (.names)                             1.338     7.596
$abc$36592$new_n2643_.out[0] (.names)                            0.261     7.857
n3353.in[0] (.names)                                             1.338     9.195
n3353.out[0] (.names)                                            0.261     9.456
us32.d[3].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us32.d[3].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 65
Startpoint: us02.d[0].Q[0] (.latch clocked by clk)
Endpoint  : us32.d[4].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us02.d[0].clk[0] (.latch)                                        1.338     1.338
us02.d[0].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n2390_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n2390_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2614_.in[3] (.names)                             1.338     4.398
$abc$36592$new_n2614_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2613_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2613_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2648_.in[1] (.names)                             1.338     7.596
$abc$36592$new_n2648_.out[0] (.names)                            0.261     7.857
n3358.in[0] (.names)                                             1.338     9.195
n3358.out[0] (.names)                                            0.261     9.456
us32.d[4].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us32.d[4].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 66
Startpoint: us02.d[0].Q[0] (.latch clocked by clk)
Endpoint  : us32.d[5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us02.d[0].clk[0] (.latch)                                        1.338     1.338
us02.d[0].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n2390_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n2390_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2614_.in[3] (.names)                             1.338     4.398
$abc$36592$new_n2614_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2613_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2613_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2651_.in[1] (.names)                             1.338     7.596
$abc$36592$new_n2651_.out[0] (.names)                            0.261     7.857
n3363.in[0] (.names)                                             1.338     9.195
n3363.out[0] (.names)                                            0.261     9.456
us32.d[5].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us32.d[5].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 67
Startpoint: us02.d[0].Q[0] (.latch clocked by clk)
Endpoint  : us32.d[6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us02.d[0].clk[0] (.latch)                                        1.338     1.338
us02.d[0].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n2390_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n2390_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2614_.in[3] (.names)                             1.338     4.398
$abc$36592$new_n2614_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2613_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2613_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2656_.in[1] (.names)                             1.338     7.596
$abc$36592$new_n2656_.out[0] (.names)                            0.261     7.857
n3368.in[0] (.names)                                             1.338     9.195
n3368.out[0] (.names)                                            0.261     9.456
us32.d[6].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us32.d[6].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 68
Startpoint: us02.d[0].Q[0] (.latch clocked by clk)
Endpoint  : us32.d[7].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us02.d[0].clk[0] (.latch)                                        1.338     1.338
us02.d[0].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n2390_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n2390_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2614_.in[3] (.names)                             1.338     4.398
$abc$36592$new_n2614_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2613_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2613_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2661_.in[1] (.names)                             1.338     7.596
$abc$36592$new_n2661_.out[0] (.names)                            0.261     7.857
n3373.in[0] (.names)                                             1.338     9.195
n3373.out[0] (.names)                                            0.261     9.456
us32.d[7].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us32.d[7].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 69
Startpoint: us11.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us20.d[0].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us11.d[4].clk[0] (.latch)                                        1.338     1.338
us11.d[4].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n2259_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n2259_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2258_.in[4] (.names)                             1.338     4.398
$abc$36592$new_n2258_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2257_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2257_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2267_.in[0] (.names)                             1.338     7.596
$abc$36592$new_n2267_.out[0] (.names)                            0.261     7.857
n3098.in[0] (.names)                                             1.338     9.195
n3098.out[0] (.names)                                            0.261     9.456
us20.d[0].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us20.d[0].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 70
Startpoint: us11.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us20.d[1].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us11.d[4].clk[0] (.latch)                                        1.338     1.338
us11.d[4].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n2259_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n2259_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2258_.in[4] (.names)                             1.338     4.398
$abc$36592$new_n2258_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2257_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2257_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2277_.in[0] (.names)                             1.338     7.596
$abc$36592$new_n2277_.out[0] (.names)                            0.261     7.857
n3103.in[0] (.names)                                             1.338     9.195
n3103.out[0] (.names)                                            0.261     9.456
us20.d[1].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us20.d[1].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 71
Startpoint: us11.d[5].Q[0] (.latch clocked by clk)
Endpoint  : us20.d[3].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us11.d[5].clk[0] (.latch)                                        1.338     1.338
us11.d[5].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n1760_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n1760_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2253_.in[3] (.names)                             1.338     4.398
$abc$36592$new_n2253_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2252_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2252_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2289_.in[1] (.names)                             1.338     7.596
$abc$36592$new_n2289_.out[0] (.names)                            0.261     7.857
n3113.in[0] (.names)                                             1.338     9.195
n3113.out[0] (.names)                                            0.261     9.456
us20.d[3].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us20.d[3].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 72
Startpoint: us11.d[1].Q[0] (.latch clocked by clk)
Endpoint  : us20.d[5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us11.d[1].clk[0] (.latch)                                        1.338     1.338
us11.d[1].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n2256_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n2256_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2255_.in[4] (.names)                             1.338     4.398
$abc$36592$new_n2255_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2254_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2254_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2301_.in[1] (.names)                             1.338     7.596
$abc$36592$new_n2301_.out[0] (.names)                            0.261     7.857
n3123.in[0] (.names)                                             1.338     9.195
n3123.out[0] (.names)                                            0.261     9.456
us20.d[5].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us20.d[5].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 73
Startpoint: us11.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us20.d[7].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us11.d[4].clk[0] (.latch)                                        1.338     1.338
us11.d[4].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n2259_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n2259_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2258_.in[4] (.names)                             1.338     4.398
$abc$36592$new_n2258_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2257_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2257_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2311_.in[2] (.names)                             1.338     7.596
$abc$36592$new_n2311_.out[0] (.names)                            0.261     7.857
n3133.in[0] (.names)                                             1.338     9.195
n3133.out[0] (.names)                                            0.261     9.456
us20.d[7].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us20.d[7].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 74
Startpoint: us12.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us31.d[0].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us12.d[4].clk[0] (.latch)                                        1.338     1.338
us12.d[4].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n1818_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n1818_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2558_.in[3] (.names)                             1.338     4.398
$abc$36592$new_n2558_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2557_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2557_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2569_.in[2] (.names)                             1.338     7.596
$abc$36592$new_n2569_.out[0] (.names)                            0.261     7.857
n3298.in[0] (.names)                                             1.338     9.195
n3298.out[0] (.names)                                            0.261     9.456
us31.d[0].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us31.d[0].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 75
Startpoint: us12.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us31.d[1].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us12.d[4].clk[0] (.latch)                                        1.338     1.338
us12.d[4].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n1818_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n1818_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2558_.in[3] (.names)                             1.338     4.398
$abc$36592$new_n2558_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2557_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2557_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2577_.in[0] (.names)                             1.338     7.596
$abc$36592$new_n2577_.out[0] (.names)                            0.261     7.857
n3303.in[0] (.names)                                             1.338     9.195
n3303.out[0] (.names)                                            0.261     9.456
us31.d[1].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us31.d[1].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 76
Startpoint: us12.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us31.d[2].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us12.d[4].clk[0] (.latch)                                        1.338     1.338
us12.d[4].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n1818_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n1818_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2558_.in[3] (.names)                             1.338     4.398
$abc$36592$new_n2558_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2557_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2557_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2583_.in[2] (.names)                             1.338     7.596
$abc$36592$new_n2583_.out[0] (.names)                            0.261     7.857
n3308.in[0] (.names)                                             1.338     9.195
n3308.out[0] (.names)                                            0.261     9.456
us31.d[2].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us31.d[2].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 77
Startpoint: us33.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us10.d[3].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us33.d[4].clk[0] (.latch)                                        1.338     1.338
us33.d[4].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n2021_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n2021_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2020_.in[4] (.names)                             1.338     4.398
$abc$36592$new_n2020_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2019_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2019_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2046_.in[0] (.names)                             1.338     7.596
$abc$36592$new_n2046_.out[0] (.names)                            0.261     7.857
n2953.in[0] (.names)                                             1.338     9.195
n2953.out[0] (.names)                                            0.261     9.456
us10.d[3].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us10.d[3].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 78
Startpoint: us10.d[1].Q[0] (.latch clocked by clk)
Endpoint  : us33.d[6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us10.d[1].clk[0] (.latch)                                        1.338     1.338
us10.d[1].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n2671_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n2671_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2670_.in[4] (.names)                             1.338     4.398
$abc$36592$new_n2670_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2669_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2669_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2716_.in[3] (.names)                             1.338     7.596
$abc$36592$new_n2716_.out[0] (.names)                            0.261     7.857
n3408.in[0] (.names)                                             1.338     9.195
n3408.out[0] (.names)                                            0.261     9.456
us33.d[6].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us33.d[6].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 79
Startpoint: us10.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us33.d[7].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us10.d[4].clk[0] (.latch)                                        1.338     1.338
us10.d[4].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n2668_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n2668_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2667_.in[4] (.names)                             1.338     4.398
$abc$36592$new_n2667_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2666_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2666_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2722_.in[2] (.names)                             1.338     7.596
$abc$36592$new_n2722_.out[0] (.names)                            0.261     7.857
n3413.in[0] (.names)                                             1.338     9.195
n3413.out[0] (.names)                                            0.261     9.456
us33.d[7].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us33.d[7].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 80
Startpoint: us33.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us00.d[0].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us33.d[4].clk[0] (.latch)                                        1.338     1.338
us33.d[4].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n1738_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n1738_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n1737_.in[4] (.names)                             1.338     4.398
$abc$36592$new_n1737_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n1736_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n1736_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n1755_.in[0] (.names)                             1.338     7.596
$abc$36592$new_n1755_.out[0] (.names)                            0.261     7.857
n2778.in[0] (.names)                                             1.338     9.195
n2778.out[0] (.names)                                            0.261     9.456
us00.d[0].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us00.d[0].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 81
Startpoint: us33.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us00.d[1].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us33.d[4].clk[0] (.latch)                                        1.338     1.338
us33.d[4].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n1738_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n1738_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n1737_.in[4] (.names)                             1.338     4.398
$abc$36592$new_n1737_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n1736_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n1736_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n1763_.in[0] (.names)                             1.338     7.596
$abc$36592$new_n1763_.out[0] (.names)                            0.261     7.857
n2783.in[0] (.names)                                             1.338     9.195
n2783.out[0] (.names)                                            0.261     9.456
us00.d[1].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us00.d[1].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 82
Startpoint: us22.d[3].Q[0] (.latch clocked by clk)
Endpoint  : us00.d[2].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us22.d[3].clk[0] (.latch)                                        1.338     1.338
us22.d[3].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n1741_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n1741_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n1740_.in[1] (.names)                             1.338     4.398
$abc$36592$new_n1740_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n1739_.in[3] (.names)                             1.338     5.997
$abc$36592$new_n1739_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n1771_.in[1] (.names)                             1.338     7.596
$abc$36592$new_n1771_.out[0] (.names)                            0.261     7.857
n2788.in[0] (.names)                                             1.338     9.195
n2788.out[0] (.names)                                            0.261     9.456
us00.d[2].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us00.d[2].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 83
Startpoint: us22.d[1].Q[0] (.latch clocked by clk)
Endpoint  : us00.d[3].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us22.d[1].clk[0] (.latch)                                        1.338     1.338
us22.d[1].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n1745_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n1745_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n1744_.in[4] (.names)                             1.338     4.398
$abc$36592$new_n1744_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n1743_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n1743_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n1776_.in[2] (.names)                             1.338     7.596
$abc$36592$new_n1776_.out[0] (.names)                            0.261     7.857
n2793.in[0] (.names)                                             1.338     9.195
n2793.out[0] (.names)                                            0.261     9.456
us00.d[3].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us00.d[3].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 84
Startpoint: us22.d[3].Q[0] (.latch clocked by clk)
Endpoint  : us00.d[4].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us22.d[3].clk[0] (.latch)                                        1.338     1.338
us22.d[3].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n1741_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n1741_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n1740_.in[1] (.names)                             1.338     4.398
$abc$36592$new_n1740_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n1739_.in[3] (.names)                             1.338     5.997
$abc$36592$new_n1739_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n1780_.in[0] (.names)                             1.338     7.596
$abc$36592$new_n1780_.out[0] (.names)                            0.261     7.857
n2798.in[0] (.names)                                             1.338     9.195
n2798.out[0] (.names)                                            0.261     9.456
us00.d[4].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us00.d[4].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 85
Startpoint: us22.d[1].Q[0] (.latch clocked by clk)
Endpoint  : us00.d[5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us22.d[1].clk[0] (.latch)                                        1.338     1.338
us22.d[1].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n1745_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n1745_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n1744_.in[4] (.names)                             1.338     4.398
$abc$36592$new_n1744_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n1743_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n1743_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n1786_.in[0] (.names)                             1.338     7.596
$abc$36592$new_n1786_.out[0] (.names)                            0.261     7.857
n2803.in[0] (.names)                                             1.338     9.195
n2803.out[0] (.names)                                            0.261     9.456
us00.d[5].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us00.d[5].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 86
Startpoint: us22.d[1].Q[0] (.latch clocked by clk)
Endpoint  : us00.d[7].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us22.d[1].clk[0] (.latch)                                        1.338     1.338
us22.d[1].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n1745_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n1745_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n1744_.in[4] (.names)                             1.338     4.398
$abc$36592$new_n1744_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n1743_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n1743_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n1797_.in[2] (.names)                             1.338     7.596
$abc$36592$new_n1797_.out[0] (.names)                            0.261     7.857
n2813.in[0] (.names)                                             1.338     9.195
n2813.out[0] (.names)                                            0.261     9.456
us00.d[7].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us00.d[7].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 87
Startpoint: us33.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us10.d[1].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us33.d[4].clk[0] (.latch)                                        1.338     1.338
us33.d[4].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n2021_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n2021_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2020_.in[4] (.names)                             1.338     4.398
$abc$36592$new_n2020_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2019_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2019_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2037_.in[1] (.names)                             1.338     7.596
$abc$36592$new_n2037_.out[0] (.names)                            0.261     7.857
n2943.in[0] (.names)                                             1.338     9.195
n2943.out[0] (.names)                                            0.261     9.456
us10.d[1].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us10.d[1].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 88
Startpoint: us33.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us10.d[2].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us33.d[4].clk[0] (.latch)                                        1.338     1.338
us33.d[4].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n2021_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n2021_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2020_.in[4] (.names)                             1.338     4.398
$abc$36592$new_n2020_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2019_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2019_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2040_.in[1] (.names)                             1.338     7.596
$abc$36592$new_n2040_.out[0] (.names)                            0.261     7.857
n2948.in[0] (.names)                                             1.338     9.195
n2948.out[0] (.names)                                            0.261     9.456
us10.d[2].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us10.d[2].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 89
Startpoint: us11.d[2].Q[0] (.latch clocked by clk)
Endpoint  : us10.d[5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us11.d[2].clk[0] (.latch)                                        1.338     1.338
us11.d[2].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n1742_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n1742_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2018_.in[5] (.names)                             1.338     4.398
$abc$36592$new_n2018_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2017_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2017_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2057_.in[0] (.names)                             1.338     7.596
$abc$36592$new_n2057_.out[0] (.names)                            0.261     7.857
n2963.in[0] (.names)                                             1.338     9.195
n2963.out[0] (.names)                                            0.261     9.456
us10.d[5].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us10.d[5].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 90
Startpoint: us33.d[5].Q[0] (.latch clocked by clk)
Endpoint  : us10.d[7].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us33.d[5].clk[0] (.latch)                                        1.338     1.338
us33.d[5].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n1751_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n1751_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2030_.in[3] (.names)                             1.338     4.398
$abc$36592$new_n2030_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2029_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2029_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2065_.in[1] (.names)                             1.338     7.596
$abc$36592$new_n2065_.out[0] (.names)                            0.261     7.857
n2973.in[0] (.names)                                             1.338     9.195
n2973.out[0] (.names)                                            0.261     9.456
us10.d[7].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us10.d[7].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 91
Startpoint: us33.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us10.d[0].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us33.d[4].clk[0] (.latch)                                        1.338     1.338
us33.d[4].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n2021_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n2021_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2020_.in[4] (.names)                             1.338     4.398
$abc$36592$new_n2020_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2019_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2019_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2028_.in[1] (.names)                             1.338     7.596
$abc$36592$new_n2028_.out[0] (.names)                            0.261     7.857
n2938.in[0] (.names)                                             1.338     9.195
n2938.out[0] (.names)                                            0.261     9.456
us10.d[0].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us10.d[0].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 92
Startpoint: us31.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us22.d[7].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us31.d[4].clk[0] (.latch)                                        1.338     1.338
us31.d[4].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n2385_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n2385_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2384_.in[3] (.names)                             1.338     4.398
$abc$36592$new_n2384_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2383_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2383_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2436_.in[1] (.names)                             1.338     7.596
$abc$36592$new_n2436_.out[0] (.names)                            0.261     7.857
n3213.in[0] (.names)                                             1.338     9.195
n3213.out[0] (.names)                                            0.261     9.456
us22.d[7].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us22.d[7].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 93
Startpoint: us11.d[2].Q[0] (.latch clocked by clk)
Endpoint  : us10.d[4].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us11.d[2].clk[0] (.latch)                                        1.338     1.338
us11.d[2].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n1742_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n1742_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2018_.in[5] (.names)                             1.338     4.398
$abc$36592$new_n2018_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2017_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2017_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2052_.in[0] (.names)                             1.338     7.596
$abc$36592$new_n2052_.out[0] (.names)                            0.261     7.857
n2958.in[0] (.names)                                             1.338     9.195
n2958.out[0] (.names)                                            0.261     9.456
us10.d[4].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us10.d[4].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 94
Startpoint: us33.d[6].Q[0] (.latch clocked by clk)
Endpoint  : us10.d[6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us33.d[6].clk[0] (.latch)                                        1.338     1.338
us33.d[6].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n1761_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n1761_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2013_.in[3] (.names)                             1.338     4.398
$abc$36592$new_n2013_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2012_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2012_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2062_.in[0] (.names)                             1.338     7.596
$abc$36592$new_n2062_.out[0] (.names)                            0.261     7.857
n2968.in[0] (.names)                                             1.338     9.195
n2968.out[0] (.names)                                            0.261     9.456
us10.d[6].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us10.d[6].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 95
Startpoint: us11.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us20.d[6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us11.d[4].clk[0] (.latch)                                        1.338     1.338
us11.d[4].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n2259_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n2259_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2258_.in[4] (.names)                             1.338     4.398
$abc$36592$new_n2258_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2257_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2257_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2306_.in[2] (.names)                             1.338     7.596
$abc$36592$new_n2306_.out[0] (.names)                            0.261     7.857
n3128.in[0] (.names)                                             1.338     9.195
n3128.out[0] (.names)                                            0.261     9.456
us20.d[6].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us20.d[6].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 96
Startpoint: us11.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us30.d[0].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us11.d[4].clk[0] (.latch)                                        1.338     1.338
us11.d[4].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n1752_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n1752_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2503_.in[3] (.names)                             1.338     4.398
$abc$36592$new_n2503_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2502_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2502_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2515_.in[0] (.names)                             1.338     7.596
$abc$36592$new_n2515_.out[0] (.names)                            0.261     7.857
n3258.in[0] (.names)                                             1.338     9.195
n3258.out[0] (.names)                                            0.261     9.456
us30.d[0].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us30.d[0].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 97
Startpoint: us11.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us30.d[1].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us11.d[4].clk[0] (.latch)                                        1.338     1.338
us11.d[4].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n1752_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n1752_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2503_.in[3] (.names)                             1.338     4.398
$abc$36592$new_n2503_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2502_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2502_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2523_.in[0] (.names)                             1.338     7.596
$abc$36592$new_n2523_.out[0] (.names)                            0.261     7.857
n3263.in[0] (.names)                                             1.338     9.195
n3263.out[0] (.names)                                            0.261     9.456
us30.d[1].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us30.d[1].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 98
Startpoint: us11.d[5].Q[0] (.latch clocked by clk)
Endpoint  : us30.d[2].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us11.d[5].clk[0] (.latch)                                        1.338     1.338
us11.d[5].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n1760_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n1760_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2501_.in[3] (.names)                             1.338     4.398
$abc$36592$new_n2501_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2500_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2500_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2529_.in[3] (.names)                             1.338     7.596
$abc$36592$new_n2529_.out[0] (.names)                            0.261     7.857
n3268.in[0] (.names)                                             1.338     9.195
n3268.out[0] (.names)                                            0.261     9.456
us30.d[2].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us30.d[2].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 99
Startpoint: us11.d[6].Q[0] (.latch clocked by clk)
Endpoint  : us30.d[3].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us11.d[6].clk[0] (.latch)                                        1.338     1.338
us11.d[6].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n1758_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n1758_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2517_.in[3] (.names)                             1.338     4.398
$abc$36592$new_n2517_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2516_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2516_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2534_.in[1] (.names)                             1.338     7.596
$abc$36592$new_n2534_.out[0] (.names)                            0.261     7.857
n3273.in[0] (.names)                                             1.338     9.195
n3273.out[0] (.names)                                            0.261     9.456
us30.d[3].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us30.d[3].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 100
Startpoint: us11.d[6].Q[0] (.latch clocked by clk)
Endpoint  : us30.d[4].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us11.d[6].clk[0] (.latch)                                        1.338     1.338
us11.d[6].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n1758_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n1758_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2517_.in[3] (.names)                             1.338     4.398
$abc$36592$new_n2517_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2516_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2516_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2537_.in[2] (.names)                             1.338     7.596
$abc$36592$new_n2537_.out[0] (.names)                            0.261     7.857
n3278.in[0] (.names)                                             1.338     9.195
n3278.out[0] (.names)                                            0.261     9.456
us30.d[4].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us30.d[4].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#End of timing report
