Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Tue May 17 15:32:34 2022
| Host             : LAPTOP-GQQ9775L running 64-bit major release  (build 9200)
| Command          : report_power -file T_wrapper_power_routed.rpt -pb T_wrapper_power_summary_routed.pb -rpx T_wrapper_power_routed.rpx
| Design           : T_wrapper
| Device           : xc7z020clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.425        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.287        |
| Device Static (W)        | 0.138        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 68.6         |
| Junction Temperature (C) | 41.4         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.011 |        4 |       --- |             --- |
| Slice Logic             |     0.003 |     7045 |       --- |             --- |
|   LUT as Logic          |     0.003 |     2742 |     53200 |            5.15 |
|   CARRY4                |    <0.001 |      245 |     13300 |            1.84 |
|   Register              |    <0.001 |     2993 |    106400 |            2.81 |
|   F7/F8 Muxes           |    <0.001 |       16 |     53200 |            0.03 |
|   LUT as Shift Register |    <0.001 |       71 |     17400 |            0.41 |
|   Others                |     0.000 |      380 |       --- |             --- |
| Signals                 |     0.005 |     5341 |       --- |             --- |
| Block RAM               |    <0.001 |      3.5 |       140 |            2.50 |
| DSPs                    |     0.008 |       11 |       220 |            5.00 |
| I/O                     |     0.004 |       26 |       125 |           20.80 |
| PS7                     |     1.256 |        1 |       --- |             --- |
| Static Power            |     0.138 |          |           |                 |
| Total                   |     1.425 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.040 |       0.027 |      0.013 |
| Vccaux    |       1.800 |     0.014 |       0.000 |      0.014 |
| Vcco33    |       3.300 |     0.002 |       0.001 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.674 |       0.647 |      0.027 |
| Vccpaux   |       1.800 |     0.036 |       0.026 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.354 |       0.352 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+------------------------------------------------------+-----------------+
| Clock      | Domain                                               | Constraint (ns) |
+------------+------------------------------------------------------+-----------------+
| clk_fpga_0 | T_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
| clk_fpga_1 | T_i/processing_system7_0/inst/FCLK_CLK1              |            31.0 |
+------------+------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------------------+-----------+
| Name                                                     | Power (W) |
+----------------------------------------------------------+-----------+
| T_wrapper                                                |     1.287 |
|   T_i                                                    |     1.283 |
|     axi_gpio_0                                           |    <0.001 |
|       U0                                                 |    <0.001 |
|         AXI_LITE_IPIF_I                                  |    <0.001 |
|           I_SLAVE_ATTACHMENT                             |    <0.001 |
|             I_DECODER                                    |    <0.001 |
|         gpio_core_1                                      |    <0.001 |
|     processing_system7_0                                 |     1.257 |
|       inst                                               |     1.257 |
|     ps7_0_axi_periph                                     |     0.005 |
|       s00_couplers                                       |     0.004 |
|         auto_pc                                          |     0.004 |
|           inst                                           |     0.004 |
|             gen_axilite.gen_b2s_conv.axilite_b2s         |     0.004 |
|               RD.ar_channel_0                            |    <0.001 |
|                 ar_cmd_fsm_0                             |    <0.001 |
|                 cmd_translator_0                         |    <0.001 |
|                   incr_cmd_0                             |    <0.001 |
|                   wrap_cmd_0                             |    <0.001 |
|               RD.r_channel_0                             |    <0.001 |
|                 rd_data_fifo_0                           |    <0.001 |
|                 transaction_fifo_0                       |    <0.001 |
|               SI_REG                                     |     0.002 |
|                 ar.ar_pipe                               |    <0.001 |
|                 aw.aw_pipe                               |    <0.001 |
|                 b.b_pipe                                 |    <0.001 |
|                 r.r_pipe                                 |    <0.001 |
|               WR.aw_channel_0                            |    <0.001 |
|                 aw_cmd_fsm_0                             |    <0.001 |
|                 cmd_translator_0                         |    <0.001 |
|                   incr_cmd_0                             |    <0.001 |
|                   wrap_cmd_0                             |    <0.001 |
|               WR.b_channel_0                             |    <0.001 |
|                 bid_fifo_0                               |    <0.001 |
|                 bresp_fifo_0                             |    <0.001 |
|       xbar                                               |    <0.001 |
|         inst                                             |    <0.001 |
|           gen_sasd.crossbar_sasd_0                       |    <0.001 |
|             addr_arbiter_inst                            |    <0.001 |
|             gen_decerr.decerr_slave_inst                 |    <0.001 |
|             reg_slice_r                                  |    <0.001 |
|             splitter_ar                                  |    <0.001 |
|             splitter_aw                                  |    <0.001 |
|     rst_ps7_0_100M                                       |    <0.001 |
|       U0                                                 |    <0.001 |
|         EXT_LPF                                          |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                      |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                      |    <0.001 |
|         SEQ                                              |    <0.001 |
|           SEQ_COUNTER                                    |    <0.001 |
|     util_vector_logic_0                                  |    <0.001 |
|     v_axi4s_vid_out_0                                    |     0.002 |
|       inst                                               |     0.002 |
|         COUPLER_INST                                     |     0.002 |
|           generate_async_fifo.FIFO_INST                  |     0.002 |
|             XPM_FIFO_ASYNC_INST                          |     0.002 |
|               gnuram_async_fifo.xpm_fifo_base_inst       |     0.002 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst            |    <0.001 |
|                 gen_cdc_pntr.rpw_gray_reg                |    <0.001 |
|                 gen_cdc_pntr.wpr_gray_reg                |    <0.001 |
|                 gen_cdc_pntr.wpr_gray_reg_dc             |    <0.001 |
|                 gen_cdc_pntr.wr_pntr_cdc_dc_inst         |    <0.001 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst            |    <0.001 |
|                 gen_fwft.rdpp1_inst                      |    <0.001 |
|                 gen_sdpram.xpm_memory_base_inst          |    <0.001 |
|                 rdp_inst                                 |    <0.001 |
|                 rdpp1_inst                               |    <0.001 |
|                 rst_d1_inst                              |    <0.001 |
|                 wrp_inst                                 |    <0.001 |
|                 wrpp1_inst                               |    <0.001 |
|                 wrpp2_inst                               |    <0.001 |
|                 xpm_fifo_rst_inst                        |    <0.001 |
|                   gen_rst_ic.rrst_rd_inst                |    <0.001 |
|                     gen_pipe_bit[1].pipe_bit_inst        |    <0.001 |
|                     gen_pipe_bit[2].pipe_bit_inst        |    <0.001 |
|                   gen_rst_ic.rrst_wr_inst                |    <0.001 |
|                   gen_rst_ic.wrst_rd_inst                |    <0.001 |
|                   gen_rst_ic.wrst_wr_inst                |    <0.001 |
|                     gen_pipe_bit[0].pipe_bit_inst        |    <0.001 |
|                     gen_pipe_bit[1].pipe_bit_inst        |    <0.001 |
|         FORMATTER_INST                                   |    <0.001 |
|         SYNC_INST                                        |    <0.001 |
|     v_tc_0                                               |    <0.001 |
|       U0                                                 |    <0.001 |
|         U_TC_TOP                                         |    <0.001 |
|           GEN_GENERATOR.U_TC_GEN                         |    <0.001 |
|         U_VIDEO_CTRL                                     |     0.000 |
|     v_tpg_0                                              |     0.018 |
|       inst                                               |     0.018 |
|         MultiPixStream2AXIvi_U0                          |     0.001 |
|           grp_reg_unsigned_short_s_fu_223                |    <0.001 |
|           grp_reg_unsigned_short_s_fu_229                |    <0.001 |
|         bckgndYUV_V_val_0_V_U                            |    <0.001 |
|           U_T_v_tpg_0_0_fifo_w8_d1_A_ram                 |    <0.001 |
|         bckgndYUV_V_val_1_V_U                            |    <0.001 |
|           U_T_v_tpg_0_0_fifo_w8_d1_A_ram                 |    <0.001 |
|         bckgndYUV_V_val_2_V_U                            |    <0.001 |
|           U_T_v_tpg_0_0_fifo_w8_d1_A_ram                 |    <0.001 |
|         ovrlayYUV_V_val_0_V_U                            |    <0.001 |
|           U_T_v_tpg_0_0_fifo_w8_d1_A_ram                 |    <0.001 |
|         ovrlayYUV_V_val_1_V_U                            |    <0.001 |
|           U_T_v_tpg_0_0_fifo_w8_d1_A_ram                 |    <0.001 |
|         ovrlayYUV_V_val_2_V_U                            |    <0.001 |
|           U_T_v_tpg_0_0_fifo_w8_d1_A_ram                 |    <0.001 |
|         tpgBackground_U0                                 |     0.012 |
|           call_ret13_tpgPatternVerticalHo_fu_659         |    <0.001 |
|           call_ret15_tpgPRBS_fu_625                      |    <0.001 |
|           call_ret16_tpgPatternDPColorRam_fu_614         |    <0.001 |
|           call_ret2_tpgPatternHorizontal_fu_707          |    <0.001 |
|           call_ret3_tpgPatternVerticalRa_fu_638          |    <0.001 |
|           grp_tpgPatternCheckerBoa_fu_483                |    <0.001 |
|             tpgBarSelRgb_g362_U                          |    <0.001 |
|               T_v_tpg_0_0_tpgPatternDPColordEe_rom_U     |    <0.001 |
|             tpgCheckerBoardArray_U                       |    <0.001 |
|               T_v_tpg_0_0_tpgPatternCheckerocq_rom_U     |    <0.001 |
|           grp_tpgPatternColorBars_fu_590                 |    <0.001 |
|             tpgBarSelRgb_b363_U                          |    <0.001 |
|               T_v_tpg_0_0_tpgPatternDPColoreOg_rom_U     |    <0.001 |
|             tpgBarSelRgb_g360_U                          |    <0.001 |
|               T_v_tpg_0_0_tpgPatternDPColordEe_rom_U     |    <0.001 |
|             tpgBarSelRgb_r357_U                          |    <0.001 |
|               T_v_tpg_0_0_tpgPatternDPColorcud_rom_U     |    <0.001 |
|             tpgBarSelYuv_u351_U                          |    <0.001 |
|               T_v_tpg_0_0_tpgPatternCheckertde_rom_U     |    <0.001 |
|             tpgBarSelYuv_v348_U                          |    <0.001 |
|               T_v_tpg_0_0_tpgPatternCheckersc4_rom_U     |    <0.001 |
|             tpgBarSelYuv_y354_U                          |    <0.001 |
|               T_v_tpg_0_0_tpgPatternCheckerqcK_rom_U     |    <0.001 |
|           grp_tpgPatternCrossHatch_fu_549                |    <0.001 |
|             grp_reg_ap_uint_10_s_fu_189                  |    <0.001 |
|             whiYuv_1_U                                   |    <0.001 |
|               T_v_tpg_0_0_tpgPatternCrossHaCeG_rom_U     |    <0.001 |
|           grp_tpgPatternDPColorSqu_fu_438                |    <0.001 |
|             DPtpgBarArray_U                              |    <0.001 |
|               T_v_tpg_0_0_tpgPatternDPColorbkb_rom_U     |    <0.001 |
|             DPtpgBarSelRgb_CEA_g_U                       |    <0.001 |
|               T_v_tpg_0_0_tpgPatternDPColorg8j_rom_U     |    <0.001 |
|             DPtpgBarSelRgb_CEA_r_U                       |    <0.001 |
|               T_v_tpg_0_0_tpgPatternDPColorfYi_rom_U     |    <0.001 |
|             DPtpgBarSelRgb_VESA_4_U                      |    <0.001 |
|               T_v_tpg_0_0_tpgPatternDPColordEe_rom_U     |    <0.001 |
|             DPtpgBarSelRgb_VESA_5_U                      |    <0.001 |
|               T_v_tpg_0_0_tpgPatternDPColorcud_rom_U     |    <0.001 |
|             DPtpgBarSelYuv_601_u_U                       |    <0.001 |
|               T_v_tpg_0_0_tpgPatternDPColorkbM_rom_U     |    <0.001 |
|             DPtpgBarSelYuv_601_v_U                       |    <0.001 |
|               T_v_tpg_0_0_tpgPatternDPColorlbW_rom_U     |    <0.001 |
|             DPtpgBarSelYuv_601_y_U                       |    <0.001 |
|               T_v_tpg_0_0_tpgPatternDPColoribs_rom_U     |    <0.001 |
|             DPtpgBarSelYuv_709_u_U                       |    <0.001 |
|               T_v_tpg_0_0_tpgPatternDPColormb6_rom_U     |    <0.001 |
|             DPtpgBarSelYuv_709_v_U                       |    <0.001 |
|               T_v_tpg_0_0_tpgPatternDPColorncg_rom_U     |    <0.001 |
|             DPtpgBarSelYuv_709_y_U                       |    <0.001 |
|               T_v_tpg_0_0_tpgPatternDPColorjbC_rom_U     |    <0.001 |
|           grp_tpgPatternRainbow_fu_429                   |     0.006 |
|             tpgSinTableArray_9bi_1_U                     |    <0.001 |
|               T_v_tpg_0_0_tpgPatternRainbowvdy_rom_U     |    <0.001 |
|             v_tpg_mac_muladd_Aem_U42                     |    <0.001 |
|               T_v_tpg_0_0_v_tpg_mac_muladd_Aem_DSP48_4_U |    <0.001 |
|             v_tpg_mac_muladd_Bew_U43                     |     0.001 |
|               T_v_tpg_0_0_v_tpg_mac_muladd_Bew_DSP48_5_U |     0.001 |
|             v_tpg_mac_muladd_wdI_U38                     |    <0.001 |
|               T_v_tpg_0_0_v_tpg_mac_muladd_wdI_DSP48_0_U |    <0.001 |
|             v_tpg_mac_muladd_zec_U41                     |    <0.001 |
|               T_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U |    <0.001 |
|           grp_tpgPatternSolidBlack_fu_698                |    <0.001 |
|             blkYuv_U                                     |    <0.001 |
|               T_v_tpg_0_0_tpgPatternCrossHaDeQ_rom_U     |    <0.001 |
|           grp_tpgPatternSolidBlue_fu_671                 |    <0.001 |
|             bluYuv_U                                     |    <0.001 |
|               T_v_tpg_0_0_tpgPatternSolidBlYie_rom_U     |    <0.001 |
|           grp_tpgPatternSolidGreen_fu_680                |    <0.001 |
|             grnYuv_U                                     |    <0.001 |
|               T_v_tpg_0_0_tpgPatternSolidGrZio_rom_U     |    <0.001 |
|           grp_tpgPatternSolidRed_fu_650                  |    <0.001 |
|             redYuv_U                                     |    <0.001 |
|               T_v_tpg_0_0_tpgPatternSolidRe0iy_rom_U     |    <0.001 |
|           grp_tpgPatternSolidWhite_fu_689                |    <0.001 |
|             whiYuv_U                                     |    <0.001 |
|               T_v_tpg_0_0_tpgPatternCrossHaCeG_rom_U     |    <0.001 |
|           grp_tpgPatternTartanColo_fu_516                |    <0.001 |
|             tpgBarSelRgb_b364_U                          |    <0.001 |
|               T_v_tpg_0_0_tpgPatternDPColoreOg_rom_U     |    <0.001 |
|             tpgBarSelRgb_g361_U                          |    <0.001 |
|               T_v_tpg_0_0_tpgPatternDPColordEe_rom_U     |    <0.001 |
|             tpgBarSelRgb_r358_U                          |    <0.001 |
|               T_v_tpg_0_0_tpgPatternDPColorcud_rom_U     |    <0.001 |
|             tpgBarSelYuv_u352_U                          |    <0.001 |
|               T_v_tpg_0_0_tpgPatternCheckertde_rom_U     |    <0.001 |
|             tpgBarSelYuv_v349_U                          |    <0.001 |
|               T_v_tpg_0_0_tpgPatternCheckersc4_rom_U     |    <0.001 |
|             tpgBarSelYuv_y355_U                          |    <0.001 |
|               T_v_tpg_0_0_tpgPatternCheckerqcK_rom_U     |    <0.001 |
|             tpgTartanBarArray_U                          |    <0.001 |
|               T_v_tpg_0_0_tpgPatternTartanCEe0_rom_U     |    <0.001 |
|           grp_tpgPatternZonePlate_fu_570                 |     0.004 |
|             tpgSinTableArray_U                           |    <0.001 |
|               T_v_tpg_0_0_tpgPatternZonePlaLf8_rom_U     |    <0.001 |
|             v_tpg_am_addmul_1Ngs_U69                     |     0.001 |
|               T_v_tpg_0_0_v_tpg_am_addmul_1Ngs_DSP48_7_U |     0.001 |
|             v_tpg_mac_muladd_OgC_U70                     |     0.001 |
|               T_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U |     0.001 |
|             v_tpg_mul_mul_9nsPgM_U71                     |     0.000 |
|               T_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U |     0.000 |
|         tpgForeground_U0                                 |     0.002 |
|           grp_tpgPatternBox_fu_349                       |    <0.001 |
|           grp_tpgPatternCrossHair_fu_376                 |    <0.001 |
|             whiYuv_2_U                                   |    <0.001 |
|               T_v_tpg_0_0_tpgPatternCrossHa1iI_rom_U     |    <0.001 |
|         v_tpg_CTRL_s_axi_U                               |     0.002 |
|     xlslice_4                                            |     0.000 |
|     xlslice_5                                            |     0.000 |
|     xlslice_6                                            |     0.000 |
+----------------------------------------------------------+-----------+


