

================================================================
== Vivado HLS Report for 'image_filter'
================================================================
* Date:           Fri Dec 13 11:11:36 2019

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        sobel_1212
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    ?|    ?|    ?|    ?| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +----------------------+-------------------+--------+--------+--------+--------+---------+
        |                      |                   |     Latency     |     Interval    | Pipeline|
        |       Instance       |       Module      |   min  |   max  |   min  |   max  |   Type  |
        +----------------------+-------------------+--------+--------+--------+--------+---------+
        |bgr2gray_U0           |bgr2gray           |  262171|  262171|  262171|  262171|   none  |
        |addWeighted_U0        |addWeighted        |  262165|  262165|  262165|  262165|   none  |
        |gaussianBlur_U0       |gaussianBlur       |  786960|  786960|  786960|  786960|   none  |
        |sobel_y_U0            |sobel_y            |  786951|  786951|  786951|  786951|   none  |
        |sobel_x_U0            |sobel_x            |  786950|  786950|  786950|  786950|   none  |
        |Stream2Mem_Batch_U0   |Stream2Mem_Batch   |       ?|       ?|       ?|       ?|   none  |
        |Mem2Stream_Batch9_U0  |Mem2Stream_Batch9  |       ?|       ?|       ?|       ?|   none  |
        |gray2bgr_U0           |gray2bgr           |  262146|  262146|  262146|  262146|   none  |
        +----------------------+-------------------+--------+--------+--------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     24|
|FIFO             |       10|      -|     309|    453|
|Instance         |       13|     65|    9497|  17494|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       23|     65|    9806|  17971|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        8|     29|       9|     33|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------------------+--------------------------------+---------+-------+------+------+
    |             Instance             |             Module             | BRAM_18K| DSP48E|  FF  |  LUT |
    +----------------------------------+--------------------------------+---------+-------+------+------+
    |Mem2Stream_Batch9_U0              |Mem2Stream_Batch9               |        0|      0|   286|   881|
    |Stream2Mem_Batch_U0               |Stream2Mem_Batch                |        0|      0|   283|   993|
    |addWeighted_U0                    |addWeighted                     |        0|     25|  2356|  4409|
    |bgr2gray_U0                       |bgr2gray                        |        0|     39|  3960|  6769|
    |gaussianBlur_U0                   |gaussianBlur                    |        3|      1|   519|  1062|
    |gray2bgr_U0                       |gray2bgr                        |        0|      0|    26|   156|
    |image_filter_CONTROL_BUS_s_axi_U  |image_filter_CONTROL_BUS_s_axi  |        0|      0|   188|   296|
    |image_filter_hostmem_1_m_axi_U    |image_filter_hostmem_1_m_axi    |        2|      0|   512|   580|
    |image_filter_hostmem_2_m_axi_U    |image_filter_hostmem_2_m_axi    |        2|      0|   512|   580|
    |sobel_x_U0                        |sobel_x                         |        3|      0|   407|   870|
    |sobel_y_U0                        |sobel_y                         |        3|      0|   448|   898|
    +----------------------------------+--------------------------------+---------+-------+------+------+
    |Total                             |                                |       13|     65|  9497| 17494|
    +----------------------------------+--------------------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-------------------------+---------+----+----+------+-----+---------+
    |           Name          | BRAM_18K| FF | LUT| Depth| Bits| Size:D*B|
    +-------------------------+---------+----+----+------+-----+---------+
    |addWeight_stream_V_V_U   |        1|  32|  48|   128|    8|     1024|
    |gaussian_stream_x_V_s_U  |        1|  32|  48|   128|    8|     1024|
    |gaussian_stream_y_V_s_U  |        1|  32|  48|   128|    8|     1024|
    |gray_stream_V_V_U        |        1|  32|  48|   128|    8|     1024|
    |in_stream_V_V_U          |        2|  56|  60|   128|   32|     4096|
    |out_V_c_U                |        0|   5|  45|     6|   32|      192|
    |out_stream_V_V_U         |        2|  56|  60|   128|   32|     4096|
    |sobel_stream_x_V_V_U     |        1|  32|  48|   128|    8|     1024|
    |sobel_stream_y_V_V_U     |        1|  32|  48|   128|    8|     1024|
    +-------------------------+---------+----+----+------+-----+---------+
    |Total                    |       10| 309| 453|  1030|  144|    14528|
    +-------------------------+---------+----+----+------+-----+---------+

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Mem2Stream_Batch9_U0_start_full_n  |    and   |      0|  0|   8|           1|           1|
    |ap_idle                            |    and   |      0|  0|   8|           1|           1|
    |gaussianBlur_U0_start_full_n       |    and   |      0|  0|   8|           1|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0|  24|           3|           3|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------------+-----+-----+------------+--------------+--------------+
|s_axi_CONTROL_BUS_AWVALID  |  in |    1|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_AWREADY  | out |    1|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_AWADDR   |  in |    6|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_WVALID   |  in |    1|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_WREADY   | out |    1|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_WDATA    |  in |   32|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_WSTRB    |  in |    4|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_ARVALID  |  in |    1|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_ARREADY  | out |    1|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_ARADDR   |  in |    6|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_RVALID   | out |    1|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_RREADY   |  in |    1|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_RDATA    | out |   32|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_RRESP    | out |    2|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_BVALID   | out |    1|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_BREADY   |  in |    1|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_BRESP    | out |    2|    s_axi   |  CONTROL_BUS |    scalar    |
|ap_clk                     |  in |    1| ap_ctrl_hs | image_filter | return value |
|ap_rst_n                   |  in |    1| ap_ctrl_hs | image_filter | return value |
|interrupt                  | out |    1| ap_ctrl_hs | image_filter | return value |
|m_axi_hostmem_1_AWVALID    | out |    1|    m_axi   |   hostmem_1  |    pointer   |
|m_axi_hostmem_1_AWREADY    |  in |    1|    m_axi   |   hostmem_1  |    pointer   |
|m_axi_hostmem_1_AWADDR     | out |   32|    m_axi   |   hostmem_1  |    pointer   |
|m_axi_hostmem_1_AWID       | out |    1|    m_axi   |   hostmem_1  |    pointer   |
|m_axi_hostmem_1_AWLEN      | out |    8|    m_axi   |   hostmem_1  |    pointer   |
|m_axi_hostmem_1_AWSIZE     | out |    3|    m_axi   |   hostmem_1  |    pointer   |
|m_axi_hostmem_1_AWBURST    | out |    2|    m_axi   |   hostmem_1  |    pointer   |
|m_axi_hostmem_1_AWLOCK     | out |    2|    m_axi   |   hostmem_1  |    pointer   |
|m_axi_hostmem_1_AWCACHE    | out |    4|    m_axi   |   hostmem_1  |    pointer   |
|m_axi_hostmem_1_AWPROT     | out |    3|    m_axi   |   hostmem_1  |    pointer   |
|m_axi_hostmem_1_AWQOS      | out |    4|    m_axi   |   hostmem_1  |    pointer   |
|m_axi_hostmem_1_AWREGION   | out |    4|    m_axi   |   hostmem_1  |    pointer   |
|m_axi_hostmem_1_AWUSER     | out |    1|    m_axi   |   hostmem_1  |    pointer   |
|m_axi_hostmem_1_WVALID     | out |    1|    m_axi   |   hostmem_1  |    pointer   |
|m_axi_hostmem_1_WREADY     |  in |    1|    m_axi   |   hostmem_1  |    pointer   |
|m_axi_hostmem_1_WDATA      | out |   32|    m_axi   |   hostmem_1  |    pointer   |
|m_axi_hostmem_1_WSTRB      | out |    4|    m_axi   |   hostmem_1  |    pointer   |
|m_axi_hostmem_1_WLAST      | out |    1|    m_axi   |   hostmem_1  |    pointer   |
|m_axi_hostmem_1_WID        | out |    1|    m_axi   |   hostmem_1  |    pointer   |
|m_axi_hostmem_1_WUSER      | out |    1|    m_axi   |   hostmem_1  |    pointer   |
|m_axi_hostmem_1_ARVALID    | out |    1|    m_axi   |   hostmem_1  |    pointer   |
|m_axi_hostmem_1_ARREADY    |  in |    1|    m_axi   |   hostmem_1  |    pointer   |
|m_axi_hostmem_1_ARADDR     | out |   32|    m_axi   |   hostmem_1  |    pointer   |
|m_axi_hostmem_1_ARID       | out |    1|    m_axi   |   hostmem_1  |    pointer   |
|m_axi_hostmem_1_ARLEN      | out |    8|    m_axi   |   hostmem_1  |    pointer   |
|m_axi_hostmem_1_ARSIZE     | out |    3|    m_axi   |   hostmem_1  |    pointer   |
|m_axi_hostmem_1_ARBURST    | out |    2|    m_axi   |   hostmem_1  |    pointer   |
|m_axi_hostmem_1_ARLOCK     | out |    2|    m_axi   |   hostmem_1  |    pointer   |
|m_axi_hostmem_1_ARCACHE    | out |    4|    m_axi   |   hostmem_1  |    pointer   |
|m_axi_hostmem_1_ARPROT     | out |    3|    m_axi   |   hostmem_1  |    pointer   |
|m_axi_hostmem_1_ARQOS      | out |    4|    m_axi   |   hostmem_1  |    pointer   |
|m_axi_hostmem_1_ARREGION   | out |    4|    m_axi   |   hostmem_1  |    pointer   |
|m_axi_hostmem_1_ARUSER     | out |    1|    m_axi   |   hostmem_1  |    pointer   |
|m_axi_hostmem_1_RVALID     |  in |    1|    m_axi   |   hostmem_1  |    pointer   |
|m_axi_hostmem_1_RREADY     | out |    1|    m_axi   |   hostmem_1  |    pointer   |
|m_axi_hostmem_1_RDATA      |  in |   32|    m_axi   |   hostmem_1  |    pointer   |
|m_axi_hostmem_1_RLAST      |  in |    1|    m_axi   |   hostmem_1  |    pointer   |
|m_axi_hostmem_1_RID        |  in |    1|    m_axi   |   hostmem_1  |    pointer   |
|m_axi_hostmem_1_RUSER      |  in |    1|    m_axi   |   hostmem_1  |    pointer   |
|m_axi_hostmem_1_RRESP      |  in |    2|    m_axi   |   hostmem_1  |    pointer   |
|m_axi_hostmem_1_BVALID     |  in |    1|    m_axi   |   hostmem_1  |    pointer   |
|m_axi_hostmem_1_BREADY     | out |    1|    m_axi   |   hostmem_1  |    pointer   |
|m_axi_hostmem_1_BRESP      |  in |    2|    m_axi   |   hostmem_1  |    pointer   |
|m_axi_hostmem_1_BID        |  in |    1|    m_axi   |   hostmem_1  |    pointer   |
|m_axi_hostmem_1_BUSER      |  in |    1|    m_axi   |   hostmem_1  |    pointer   |
|m_axi_hostmem_2_AWVALID    | out |    1|    m_axi   |   hostmem_2  |    pointer   |
|m_axi_hostmem_2_AWREADY    |  in |    1|    m_axi   |   hostmem_2  |    pointer   |
|m_axi_hostmem_2_AWADDR     | out |   32|    m_axi   |   hostmem_2  |    pointer   |
|m_axi_hostmem_2_AWID       | out |    1|    m_axi   |   hostmem_2  |    pointer   |
|m_axi_hostmem_2_AWLEN      | out |    8|    m_axi   |   hostmem_2  |    pointer   |
|m_axi_hostmem_2_AWSIZE     | out |    3|    m_axi   |   hostmem_2  |    pointer   |
|m_axi_hostmem_2_AWBURST    | out |    2|    m_axi   |   hostmem_2  |    pointer   |
|m_axi_hostmem_2_AWLOCK     | out |    2|    m_axi   |   hostmem_2  |    pointer   |
|m_axi_hostmem_2_AWCACHE    | out |    4|    m_axi   |   hostmem_2  |    pointer   |
|m_axi_hostmem_2_AWPROT     | out |    3|    m_axi   |   hostmem_2  |    pointer   |
|m_axi_hostmem_2_AWQOS      | out |    4|    m_axi   |   hostmem_2  |    pointer   |
|m_axi_hostmem_2_AWREGION   | out |    4|    m_axi   |   hostmem_2  |    pointer   |
|m_axi_hostmem_2_AWUSER     | out |    1|    m_axi   |   hostmem_2  |    pointer   |
|m_axi_hostmem_2_WVALID     | out |    1|    m_axi   |   hostmem_2  |    pointer   |
|m_axi_hostmem_2_WREADY     |  in |    1|    m_axi   |   hostmem_2  |    pointer   |
|m_axi_hostmem_2_WDATA      | out |   32|    m_axi   |   hostmem_2  |    pointer   |
|m_axi_hostmem_2_WSTRB      | out |    4|    m_axi   |   hostmem_2  |    pointer   |
|m_axi_hostmem_2_WLAST      | out |    1|    m_axi   |   hostmem_2  |    pointer   |
|m_axi_hostmem_2_WID        | out |    1|    m_axi   |   hostmem_2  |    pointer   |
|m_axi_hostmem_2_WUSER      | out |    1|    m_axi   |   hostmem_2  |    pointer   |
|m_axi_hostmem_2_ARVALID    | out |    1|    m_axi   |   hostmem_2  |    pointer   |
|m_axi_hostmem_2_ARREADY    |  in |    1|    m_axi   |   hostmem_2  |    pointer   |
|m_axi_hostmem_2_ARADDR     | out |   32|    m_axi   |   hostmem_2  |    pointer   |
|m_axi_hostmem_2_ARID       | out |    1|    m_axi   |   hostmem_2  |    pointer   |
|m_axi_hostmem_2_ARLEN      | out |    8|    m_axi   |   hostmem_2  |    pointer   |
|m_axi_hostmem_2_ARSIZE     | out |    3|    m_axi   |   hostmem_2  |    pointer   |
|m_axi_hostmem_2_ARBURST    | out |    2|    m_axi   |   hostmem_2  |    pointer   |
|m_axi_hostmem_2_ARLOCK     | out |    2|    m_axi   |   hostmem_2  |    pointer   |
|m_axi_hostmem_2_ARCACHE    | out |    4|    m_axi   |   hostmem_2  |    pointer   |
|m_axi_hostmem_2_ARPROT     | out |    3|    m_axi   |   hostmem_2  |    pointer   |
|m_axi_hostmem_2_ARQOS      | out |    4|    m_axi   |   hostmem_2  |    pointer   |
|m_axi_hostmem_2_ARREGION   | out |    4|    m_axi   |   hostmem_2  |    pointer   |
|m_axi_hostmem_2_ARUSER     | out |    1|    m_axi   |   hostmem_2  |    pointer   |
|m_axi_hostmem_2_RVALID     |  in |    1|    m_axi   |   hostmem_2  |    pointer   |
|m_axi_hostmem_2_RREADY     | out |    1|    m_axi   |   hostmem_2  |    pointer   |
|m_axi_hostmem_2_RDATA      |  in |   32|    m_axi   |   hostmem_2  |    pointer   |
|m_axi_hostmem_2_RLAST      |  in |    1|    m_axi   |   hostmem_2  |    pointer   |
|m_axi_hostmem_2_RID        |  in |    1|    m_axi   |   hostmem_2  |    pointer   |
|m_axi_hostmem_2_RUSER      |  in |    1|    m_axi   |   hostmem_2  |    pointer   |
|m_axi_hostmem_2_RRESP      |  in |    2|    m_axi   |   hostmem_2  |    pointer   |
|m_axi_hostmem_2_BVALID     |  in |    1|    m_axi   |   hostmem_2  |    pointer   |
|m_axi_hostmem_2_BREADY     | out |    1|    m_axi   |   hostmem_2  |    pointer   |
|m_axi_hostmem_2_BRESP      |  in |    2|    m_axi   |   hostmem_2  |    pointer   |
|m_axi_hostmem_2_BID        |  in |    1|    m_axi   |   hostmem_2  |    pointer   |
|m_axi_hostmem_2_BUSER      |  in |    1|    m_axi   |   hostmem_2  |    pointer   |
+---------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 14, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 

* FSM state operations: 

 <State 1> : 4.63ns
ST_1 : Operation 15 [1/1] (1.00ns)   --->   "%out_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %out_V)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 16 [1/1] (1.00ns)   --->   "%in_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %in_V)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%out_V_c = alloca i32, align 4"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.95> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 128> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%in_stream_V_V = alloca i32, align 4" [sobel_1212/core.cpp:21]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.95> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 128> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%gray_stream_V_V = alloca i8, align 1" [sobel_1212/core.cpp:23]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.95> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 128> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%gaussian_stream_x_V_s = alloca i8, align 1" [sobel_1212/core.cpp:25]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.95> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 128> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%gaussian_stream_y_V_s = alloca i8, align 1" [sobel_1212/core.cpp:26]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.95> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 128> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sobel_stream_x_V_V = alloca i8, align 1" [sobel_1212/core.cpp:28]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.95> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 128> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sobel_stream_y_V_V = alloca i8, align 1" [sobel_1212/core.cpp:29]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.95> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 128> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%addWeight_stream_V_V = alloca i8, align 1" [sobel_1212/core.cpp:31]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.95> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 128> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%out_stream_V_V = alloca i32, align 4" [sobel_1212/core.cpp:33]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.95> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 128> <FIFO>
ST_1 : Operation 26 [2/2] (3.63ns)   --->   "call fastcc void @Mem2Stream_Batch9(i32* %hostmem_1, i32 %in_V_read, i32* %in_stream_V_V, i32 %out_V_read, i32* %out_V_c)"   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 2> : 0.00ns
ST_2 : Operation 27 [1/2] (0.00ns)   --->   "call fastcc void @Mem2Stream_Batch9(i32* %hostmem_1, i32 %in_V_read, i32* %in_stream_V_V, i32 %out_V_read, i32* %out_V_c)"   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 3> : 0.00ns
ST_3 : Operation 28 [2/2] (0.00ns)   --->   "call fastcc void @bgr2gray(i32* %in_stream_V_V, i8* %gray_stream_V_V)" [sobel_1212/core.cpp:49]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 4> : 0.00ns
ST_4 : Operation 29 [1/2] (0.00ns)   --->   "call fastcc void @bgr2gray(i32* %in_stream_V_V, i8* %gray_stream_V_V)" [sobel_1212/core.cpp:49]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 5> : 0.00ns
ST_5 : Operation 30 [2/2] (0.00ns)   --->   "call fastcc void @gaussianBlur(i8* %gray_stream_V_V, i8* %gaussian_stream_x_V_s, i8* %gaussian_stream_y_V_s)" [sobel_1212/core.cpp:52]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 6> : 0.00ns
ST_6 : Operation 31 [1/2] (0.00ns)   --->   "call fastcc void @gaussianBlur(i8* %gray_stream_V_V, i8* %gaussian_stream_x_V_s, i8* %gaussian_stream_y_V_s)" [sobel_1212/core.cpp:52]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 7> : 0.00ns
ST_7 : Operation 32 [2/2] (0.00ns)   --->   "call fastcc void @sobel_x(i8* %gaussian_stream_x_V_s, i8* %sobel_stream_x_V_V)" [sobel_1212/core.cpp:54]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 33 [2/2] (0.00ns)   --->   "call fastcc void @sobel_y(i8* %gaussian_stream_y_V_s, i8* %sobel_stream_y_V_V)" [sobel_1212/core.cpp:55]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 8> : 0.00ns
ST_8 : Operation 34 [1/2] (0.00ns)   --->   "call fastcc void @sobel_x(i8* %gaussian_stream_x_V_s, i8* %sobel_stream_x_V_V)" [sobel_1212/core.cpp:54]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 35 [1/2] (0.00ns)   --->   "call fastcc void @sobel_y(i8* %gaussian_stream_y_V_s, i8* %sobel_stream_y_V_V)" [sobel_1212/core.cpp:55]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 9> : 0.00ns
ST_9 : Operation 36 [2/2] (0.00ns)   --->   "call fastcc void @addWeighted(i8* %sobel_stream_x_V_V, i8* %sobel_stream_y_V_V, i8* %addWeight_stream_V_V)" [sobel_1212/core.cpp:57]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 10> : 0.00ns
ST_10 : Operation 37 [1/2] (0.00ns)   --->   "call fastcc void @addWeighted(i8* %sobel_stream_x_V_V, i8* %sobel_stream_y_V_V, i8* %addWeight_stream_V_V)" [sobel_1212/core.cpp:57]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 11> : 0.00ns
ST_11 : Operation 38 [2/2] (0.00ns)   --->   "call fastcc void @gray2bgr(i8* %addWeight_stream_V_V, i32* %out_stream_V_V)" [sobel_1212/core.cpp:59]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 12> : 0.00ns
ST_12 : Operation 39 [1/2] (0.00ns)   --->   "call fastcc void @gray2bgr(i8* %addWeight_stream_V_V, i32* %out_stream_V_V)" [sobel_1212/core.cpp:59]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 13> : 0.00ns
ST_13 : Operation 40 [2/2] (0.00ns)   --->   "call fastcc void @Stream2Mem_Batch(i32* %out_stream_V_V, i32* %hostmem_2, i32* nocapture %out_V_c)" [sobel_1212/core.cpp:61]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 14> : 0.00ns
ST_14 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %hostmem_2), !map !154"
ST_14 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %hostmem_1), !map !160"
ST_14 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str2) nounwind" [sobel_1212/core.cpp:17]
ST_14 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %rows), !map !164"
ST_14 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %cols), !map !170"
ST_14 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @image_filter_str) nounwind"
ST_14 : Operation 47 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @in_stream_OC_V_OC_V_s, i32 1, [1 x i8]* @p_str118, [1 x i8]* @p_str118, i32 128, i32 128, i32* %in_stream_V_V, i32* %in_stream_V_V)"
ST_14 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_stream_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str119, i32 0, i32 0, [1 x i8]* @p_str120, [1 x i8]* @p_str121, [1 x i8]* @p_str122, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str123, [1 x i8]* @p_str124)"
ST_14 : Operation 49 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @gray_stream_OC_V_OC_s, i32 1, [1 x i8]* @p_str125, [1 x i8]* @p_str125, i32 128, i32 128, i8* %gray_stream_V_V, i8* %gray_stream_V_V)"
ST_14 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %gray_stream_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str126, i32 0, i32 0, [1 x i8]* @p_str127, [1 x i8]* @p_str128, [1 x i8]* @p_str129, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str130, [1 x i8]* @p_str131)"
ST_14 : Operation 51 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @gaussian_stream_x_OC, i32 1, [1 x i8]* @p_str132, [1 x i8]* @p_str132, i32 128, i32 128, i8* %gaussian_stream_x_V_s, i8* %gaussian_stream_x_V_s)"
ST_14 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %gaussian_stream_x_V_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str133, i32 0, i32 0, [1 x i8]* @p_str134, [1 x i8]* @p_str135, [1 x i8]* @p_str136, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str137, [1 x i8]* @p_str138)"
ST_14 : Operation 53 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @gaussian_stream_y_OC, i32 1, [1 x i8]* @p_str139, [1 x i8]* @p_str139, i32 128, i32 128, i8* %gaussian_stream_y_V_s, i8* %gaussian_stream_y_V_s)"
ST_14 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %gaussian_stream_y_V_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str140, i32 0, i32 0, [1 x i8]* @p_str141, [1 x i8]* @p_str142, [1 x i8]* @p_str143, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str144, [1 x i8]* @p_str145)"
ST_14 : Operation 55 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @sobel_stream_x_OC_V_s, i32 1, [1 x i8]* @p_str146, [1 x i8]* @p_str146, i32 128, i32 128, i8* %sobel_stream_x_V_V, i8* %sobel_stream_x_V_V)"
ST_14 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %sobel_stream_x_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str147, i32 0, i32 0, [1 x i8]* @p_str148, [1 x i8]* @p_str149, [1 x i8]* @p_str150, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str151, [1 x i8]* @p_str152)"
ST_14 : Operation 57 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @sobel_stream_y_OC_V_s, i32 1, [1 x i8]* @p_str153, [1 x i8]* @p_str153, i32 128, i32 128, i8* %sobel_stream_y_V_V, i8* %sobel_stream_y_V_V)"
ST_14 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %sobel_stream_y_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str154, i32 0, i32 0, [1 x i8]* @p_str155, [1 x i8]* @p_str156, [1 x i8]* @p_str157, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str158, [1 x i8]* @p_str159)"
ST_14 : Operation 59 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @addWeight_stream_OC_s, i32 1, [1 x i8]* @p_str160, [1 x i8]* @p_str160, i32 128, i32 128, i8* %addWeight_stream_V_V, i8* %addWeight_stream_V_V)"
ST_14 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %addWeight_stream_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str161, i32 0, i32 0, [1 x i8]* @p_str162, [1 x i8]* @p_str163, [1 x i8]* @p_str164, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str165, [1 x i8]* @p_str166)"
ST_14 : Operation 61 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @out_stream_OC_V_OC_V, i32 1, [1 x i8]* @p_str167, [1 x i8]* @p_str167, i32 128, i32 128, i32* %out_stream_V_V, i32* %out_stream_V_V)"
ST_14 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_stream_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str168, i32 0, i32 0, [1 x i8]* @p_str169, [1 x i8]* @p_str170, [1 x i8]* @p_str171, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str172, [1 x i8]* @p_str173)"
ST_14 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %rows, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [12 x i8]* @p_str3, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [sobel_1212/core.cpp:8]
ST_14 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %cols, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [12 x i8]* @p_str3, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [sobel_1212/core.cpp:9]
ST_14 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [12 x i8]* @p_str3, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [sobel_1212/core.cpp:10]
ST_14 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %hostmem_1, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 256, [10 x i8]* @p_str5, [6 x i8]* @p_str6, [1 x i8]* @p_str2, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [sobel_1212/core.cpp:12]
ST_14 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %in_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [12 x i8]* @p_str3, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [sobel_1212/core.cpp:13]
ST_14 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %hostmem_2, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 256, [10 x i8]* @p_str7, [6 x i8]* @p_str6, [1 x i8]* @p_str2, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [sobel_1212/core.cpp:14]
ST_14 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %out_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [12 x i8]* @p_str3, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [sobel_1212/core.cpp:15]
ST_14 : Operation 70 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecChannel([8 x i8]* @out_OC_V_c_str, i32 1, [1 x i8]* @p_str24, [1 x i8]* @p_str24, i32 6, i32 0, i32* %out_V_c, i32* %out_V_c)"
ST_14 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str25, i32 0, i32 0, [1 x i8]* @p_str26, [1 x i8]* @p_str27, [1 x i8]* @p_str28, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str29, [1 x i8]* @p_str30)"
ST_14 : Operation 72 [1/2] (0.00ns)   --->   "call fastcc void @Stream2Mem_Batch(i32* %out_stream_V_V, i32* %hostmem_2, i32* nocapture %out_V_c)" [sobel_1212/core.cpp:61]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 73 [1/1] (0.00ns)   --->   "ret void" [sobel_1212/core.cpp:72]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ hostmem_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ hostmem_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ in_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rows]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cols]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
out_V_read            (read                ) [ 001000000000000]
in_V_read             (read                ) [ 001000000000000]
out_V_c               (alloca              ) [ 011111111111111]
in_stream_V_V         (alloca              ) [ 011111111111111]
gray_stream_V_V       (alloca              ) [ 001111111111111]
gaussian_stream_x_V_s (alloca              ) [ 001111111111111]
gaussian_stream_y_V_s (alloca              ) [ 001111111111111]
sobel_stream_x_V_V    (alloca              ) [ 001111111111111]
sobel_stream_y_V_V    (alloca              ) [ 001111111111111]
addWeight_stream_V_V  (alloca              ) [ 001111111111111]
out_stream_V_V        (alloca              ) [ 001111111111111]
StgValue_27           (call                ) [ 000000000000000]
StgValue_29           (call                ) [ 000000000000000]
StgValue_31           (call                ) [ 000000000000000]
StgValue_34           (call                ) [ 000000000000000]
StgValue_35           (call                ) [ 000000000000000]
StgValue_37           (call                ) [ 000000000000000]
StgValue_39           (call                ) [ 000000000000000]
StgValue_41           (specbitsmap         ) [ 000000000000000]
StgValue_42           (specbitsmap         ) [ 000000000000000]
StgValue_43           (specdataflowpipeline) [ 000000000000000]
StgValue_44           (specbitsmap         ) [ 000000000000000]
StgValue_45           (specbitsmap         ) [ 000000000000000]
StgValue_46           (spectopmodule       ) [ 000000000000000]
empty                 (specchannel         ) [ 000000000000000]
StgValue_48           (specinterface       ) [ 000000000000000]
empty_19              (specchannel         ) [ 000000000000000]
StgValue_50           (specinterface       ) [ 000000000000000]
empty_20              (specchannel         ) [ 000000000000000]
StgValue_52           (specinterface       ) [ 000000000000000]
empty_21              (specchannel         ) [ 000000000000000]
StgValue_54           (specinterface       ) [ 000000000000000]
empty_22              (specchannel         ) [ 000000000000000]
StgValue_56           (specinterface       ) [ 000000000000000]
empty_23              (specchannel         ) [ 000000000000000]
StgValue_58           (specinterface       ) [ 000000000000000]
empty_24              (specchannel         ) [ 000000000000000]
StgValue_60           (specinterface       ) [ 000000000000000]
empty_25              (specchannel         ) [ 000000000000000]
StgValue_62           (specinterface       ) [ 000000000000000]
StgValue_63           (specinterface       ) [ 000000000000000]
StgValue_64           (specinterface       ) [ 000000000000000]
StgValue_65           (specinterface       ) [ 000000000000000]
StgValue_66           (specinterface       ) [ 000000000000000]
StgValue_67           (specinterface       ) [ 000000000000000]
StgValue_68           (specinterface       ) [ 000000000000000]
StgValue_69           (specinterface       ) [ 000000000000000]
empty_26              (specchannel         ) [ 000000000000000]
StgValue_71           (specinterface       ) [ 000000000000000]
StgValue_72           (call                ) [ 000000000000000]
StgValue_73           (ret                 ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="hostmem_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hostmem_1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="hostmem_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hostmem_2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="rows">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="cols">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Mem2Stream_Batch9"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bgr2gray"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gaussianBlur"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sobel_x"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sobel_y"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="addWeighted"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gray2bgr"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stream2Mem_Batch"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_filter_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_OC_V_OC_V_s"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str118"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str119"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str120"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str121"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str122"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str123"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str124"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="gray_stream_OC_V_OC_s"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str125"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str126"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str127"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str128"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str129"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str130"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str131"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="gaussian_stream_x_OC"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str132"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str133"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str134"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str135"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str136"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str137"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str138"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="gaussian_stream_y_OC"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str139"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str140"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str141"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str142"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str143"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str144"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str145"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="sobel_stream_x_OC_V_s"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str146"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str147"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str148"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str149"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str150"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str151"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str152"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="sobel_stream_y_OC_V_s"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str153"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str154"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str155"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str156"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str157"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str158"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str159"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="addWeight_stream_OC_s"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str160"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str161"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str162"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str163"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str164"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str165"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str166"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_OC_V_OC_V"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str167"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str168"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str169"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str170"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str171"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str172"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str173"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_OC_V_c_str"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str24"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str25"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str26"/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str27"/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str28"/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str29"/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str30"/></StgValue>
</bind>
</comp>

<comp id="220" class="1004" name="out_V_c_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_V_c/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="in_stream_V_V_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="in_stream_V_V/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="gray_stream_V_V_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="gray_stream_V_V/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="gaussian_stream_x_V_s_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="gaussian_stream_x_V_s/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="gaussian_stream_y_V_s_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="gaussian_stream_y_V_s/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="sobel_stream_x_V_V_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sobel_stream_x_V_V/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="sobel_stream_y_V_V_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sobel_stream_y_V_V/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="addWeight_stream_V_V_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="addWeight_stream_V_V/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="out_stream_V_V_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_stream_V_V/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="out_V_read_read_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="0"/>
<pin id="258" dir="0" index="1" bw="32" slack="0"/>
<pin id="259" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_V_read/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="in_V_read_read_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="0"/>
<pin id="264" dir="0" index="1" bw="32" slack="0"/>
<pin id="265" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_V_read/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="grp_bgr2gray_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="0" slack="0"/>
<pin id="270" dir="0" index="1" bw="32" slack="2"/>
<pin id="271" dir="0" index="2" bw="8" slack="2"/>
<pin id="272" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_28/3 "/>
</bind>
</comp>

<comp id="274" class="1004" name="grp_addWeighted_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="0" slack="0"/>
<pin id="276" dir="0" index="1" bw="8" slack="8"/>
<pin id="277" dir="0" index="2" bw="8" slack="8"/>
<pin id="278" dir="0" index="3" bw="8" slack="8"/>
<pin id="279" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_36/9 "/>
</bind>
</comp>

<comp id="281" class="1004" name="grp_gaussianBlur_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="0" slack="0"/>
<pin id="283" dir="0" index="1" bw="8" slack="4"/>
<pin id="284" dir="0" index="2" bw="8" slack="4"/>
<pin id="285" dir="0" index="3" bw="8" slack="4"/>
<pin id="286" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_30/5 "/>
</bind>
</comp>

<comp id="288" class="1004" name="grp_sobel_y_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="0" slack="0"/>
<pin id="290" dir="0" index="1" bw="8" slack="6"/>
<pin id="291" dir="0" index="2" bw="8" slack="6"/>
<pin id="292" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_33/7 "/>
</bind>
</comp>

<comp id="294" class="1004" name="grp_sobel_x_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="0" slack="0"/>
<pin id="296" dir="0" index="1" bw="8" slack="6"/>
<pin id="297" dir="0" index="2" bw="8" slack="6"/>
<pin id="298" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_32/7 "/>
</bind>
</comp>

<comp id="300" class="1004" name="grp_Stream2Mem_Batch_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="0" slack="0"/>
<pin id="302" dir="0" index="1" bw="32" slack="12"/>
<pin id="303" dir="0" index="2" bw="32" slack="0"/>
<pin id="304" dir="0" index="3" bw="32" slack="12"/>
<pin id="305" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_40/13 "/>
</bind>
</comp>

<comp id="308" class="1004" name="grp_Mem2Stream_Batch9_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="0" slack="0"/>
<pin id="310" dir="0" index="1" bw="32" slack="0"/>
<pin id="311" dir="0" index="2" bw="32" slack="0"/>
<pin id="312" dir="0" index="3" bw="32" slack="0"/>
<pin id="313" dir="0" index="4" bw="32" slack="0"/>
<pin id="314" dir="0" index="5" bw="32" slack="0"/>
<pin id="315" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_26/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="grp_gray2bgr_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="0" slack="0"/>
<pin id="322" dir="0" index="1" bw="8" slack="10"/>
<pin id="323" dir="0" index="2" bw="32" slack="10"/>
<pin id="324" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_38/11 "/>
</bind>
</comp>

<comp id="326" class="1005" name="out_V_read_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="1"/>
<pin id="328" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="out_V_read "/>
</bind>
</comp>

<comp id="331" class="1005" name="in_V_read_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="1"/>
<pin id="333" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_V_read "/>
</bind>
</comp>

<comp id="336" class="1005" name="out_V_c_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="0"/>
<pin id="338" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="out_V_c "/>
</bind>
</comp>

<comp id="342" class="1005" name="in_stream_V_V_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="0"/>
<pin id="344" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="in_stream_V_V "/>
</bind>
</comp>

<comp id="348" class="1005" name="gray_stream_V_V_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="8" slack="2"/>
<pin id="350" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="gray_stream_V_V "/>
</bind>
</comp>

<comp id="354" class="1005" name="gaussian_stream_x_V_s_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="8" slack="4"/>
<pin id="356" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="gaussian_stream_x_V_s "/>
</bind>
</comp>

<comp id="360" class="1005" name="gaussian_stream_y_V_s_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="8" slack="4"/>
<pin id="362" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="gaussian_stream_y_V_s "/>
</bind>
</comp>

<comp id="366" class="1005" name="sobel_stream_x_V_V_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="8" slack="6"/>
<pin id="368" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="sobel_stream_x_V_V "/>
</bind>
</comp>

<comp id="372" class="1005" name="sobel_stream_y_V_V_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="8" slack="6"/>
<pin id="374" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="sobel_stream_y_V_V "/>
</bind>
</comp>

<comp id="378" class="1005" name="addWeight_stream_V_V_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="8" slack="8"/>
<pin id="380" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opset="addWeight_stream_V_V "/>
</bind>
</comp>

<comp id="384" class="1005" name="out_stream_V_V_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="10"/>
<pin id="386" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="out_stream_V_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="223"><net_src comp="14" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="14" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="14" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="14" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="14" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="14" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="14" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="14" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="14" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="260"><net_src comp="12" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="6" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="12" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="4" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="273"><net_src comp="18" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="280"><net_src comp="26" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="287"><net_src comp="20" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="293"><net_src comp="24" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="299"><net_src comp="22" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="306"><net_src comp="30" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="2" pin="0"/><net_sink comp="300" pin=2"/></net>

<net id="316"><net_src comp="16" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="317"><net_src comp="0" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="262" pin="2"/><net_sink comp="308" pin=2"/></net>

<net id="319"><net_src comp="256" pin="2"/><net_sink comp="308" pin=4"/></net>

<net id="325"><net_src comp="28" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="329"><net_src comp="256" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="308" pin=4"/></net>

<net id="334"><net_src comp="262" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="339"><net_src comp="220" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="308" pin=5"/></net>

<net id="341"><net_src comp="336" pin="1"/><net_sink comp="300" pin=3"/></net>

<net id="345"><net_src comp="224" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="308" pin=3"/></net>

<net id="347"><net_src comp="342" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="351"><net_src comp="228" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="353"><net_src comp="348" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="357"><net_src comp="232" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="359"><net_src comp="354" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="363"><net_src comp="236" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="281" pin=3"/></net>

<net id="365"><net_src comp="360" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="369"><net_src comp="240" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="294" pin=2"/></net>

<net id="371"><net_src comp="366" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="375"><net_src comp="244" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="377"><net_src comp="372" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="381"><net_src comp="248" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="274" pin=3"/></net>

<net id="383"><net_src comp="378" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="387"><net_src comp="252" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="389"><net_src comp="384" pin="1"/><net_sink comp="300" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: hostmem_2 | {13 14 }
 - Input state : 
	Port: image_filter : hostmem_1 | {1 2 }
	Port: image_filter : in_V | {1 }
	Port: image_filter : out_V | {1 }
  - Chain level:
	State 1
		StgValue_26 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|---------|---------|
| Operation|        Functional Unit       |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|---------|---------|
|          |      grp_bgr2gray_fu_268     |    0    |    39   |  5.307  |   3915  |   6536  |
|          |    grp_addWeighted_fu_274    |    0    |    25   |  3.538  |   2349  |   4037  |
|          |    grp_gaussianBlur_fu_281   |    3    |    1    | 18.1932 |   699   |   830   |
|   call   |      grp_sobel_y_fu_288      |    3    |    0    | 14.4723 |   531   |   694   |
|          |      grp_sobel_x_fu_294      |    3    |    0    | 16.1498 |   490   |   674   |
|          |  grp_Stream2Mem_Batch_fu_300 |    0    |    0    |  7.076  |   309   |   293   |
|          | grp_Mem2Stream_Batch9_fu_308 |    0    |    0    |  3.538  |   309   |   293   |
|          |      grp_gray2bgr_fu_320     |    0    |    0    |    0    |    39   |    44   |
|----------|------------------------------|---------|---------|---------|---------|---------|
|   read   |    out_V_read_read_fu_256    |    0    |    0    |    0    |    0    |    0    |
|          |     in_V_read_read_fu_262    |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|---------|
|   Total  |                              |    9    |    65   | 68.2742 |   8641  |  13401  |
|----------|------------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
| addWeight_stream_V_V_reg_378|    8   |
|gaussian_stream_x_V_s_reg_354|    8   |
|gaussian_stream_y_V_s_reg_360|    8   |
|   gray_stream_V_V_reg_348   |    8   |
|      in_V_read_reg_331      |   32   |
|    in_stream_V_V_reg_342    |   32   |
|       out_V_c_reg_336       |   32   |
|      out_V_read_reg_326     |   32   |
|    out_stream_V_V_reg_384   |   32   |
|  sobel_stream_x_V_V_reg_366 |    8   |
|  sobel_stream_y_V_V_reg_372 |    8   |
+-----------------------------+--------+
|            Total            |   208  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------|------|------|------|--------||---------||---------|
|             Comp             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------|------|------|------|--------||---------||---------|
| grp_Mem2Stream_Batch9_fu_308 |  p2  |   2  |  32  |   64   ||    9    |
| grp_Mem2Stream_Batch9_fu_308 |  p4  |   2  |  32  |   64   ||    9    |
|------------------------------|------|------|------|--------||---------||---------|
|             Total            |      |      |      |   128  ||  3.538  ||    18   |
|------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    9   |   65   |   68   |  8641  |  13401 |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |    -   |   208  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    9   |   65   |   71   |  8849  |  13419 |
+-----------+--------+--------+--------+--------+--------+
