INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nvluc/Desktop/Electronic and Telecomunication/KY 5/Digital Design/Full_Adder/Full_Adder.srcs/sources_1/new/code_Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module code_Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nvluc/Desktop/Electronic and Telecomunication/KY 5/Digital Design/Full_Adder/Full_Adder.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
