#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri May  1 13:35:48 2020
# Process ID: 14184
# Current directory: C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.runs/synth_1
# Command line: vivado.exe -log design_3_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_3_wrapper.tcl
# Log file: C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.runs/synth_1/design_3_wrapper.vds
# Journal file: C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source design_3_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Dennis/Vivado/HDMI_3/HDMI.ipdefs'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Dennis/VivadoHLS/Sobel/solution1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Dennis/VivadoHLS/OpenCV1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Dennis/VivadoHLS/OpenCV_2'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top design_3_wrapper -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9228 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 970.234 ; gain = 233.949
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_3_wrapper' [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/hdl/design_3_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_3' [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/synth/design_3.v:18]
INFO: [Synth 8-6157] synthesizing module 'design_3_clk_wiz_0_0' [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.runs/synth_1/.Xil/Vivado-14184-DESKTOP-8CKUBRS/realtime/design_3_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_3_clk_wiz_0_0' (1#1) [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.runs/synth_1/.Xil/Vivado-14184-DESKTOP-8CKUBRS/realtime/design_3_clk_wiz_0_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'clk_wiz_0' of module 'design_3_clk_wiz_0_0' has 4 connections declared, but only 3 given [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/synth/design_3.v:96]
INFO: [Synth 8-6157] synthesizing module 'design_3_dvi2rgb_0_0' [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.runs/synth_1/.Xil/Vivado-14184-DESKTOP-8CKUBRS/realtime/design_3_dvi2rgb_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_3_dvi2rgb_0_0' (2#1) [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.runs/synth_1/.Xil/Vivado-14184-DESKTOP-8CKUBRS/realtime/design_3_dvi2rgb_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'dvi2rgb_0' of module 'design_3_dvi2rgb_0_0' has 19 connections declared, but only 18 given [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/synth/design_3.v:100]
INFO: [Synth 8-6157] synthesizing module 'image_computing_imp_1XFPU9P' [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/synth/design_3.v:145]
INFO: [Synth 8-6157] synthesizing module 'design_3_HDMI_HPD_0' [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ip/design_3_HDMI_HPD_0/synth/design_3_HDMI_HPD_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_6_xlconstant' [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/34f7/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_6_xlconstant' (3#1) [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/34f7/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_3_HDMI_HPD_0' (4#1) [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ip/design_3_HDMI_HPD_0/synth/design_3_HDMI_HPD_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'design_3_sobel_0_0' [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.runs/synth_1/.Xil/Vivado-14184-DESKTOP-8CKUBRS/realtime/design_3_sobel_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_3_sobel_0_0' (5#1) [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.runs/synth_1/.Xil/Vivado-14184-DESKTOP-8CKUBRS/realtime/design_3_sobel_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'sobel_0' of module 'design_3_sobel_0_0' has 24 connections declared, but only 17 given [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/synth/design_3.v:211]
INFO: [Synth 8-6157] synthesizing module 'design_3_v_axi4s_vid_out_0_0' [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.runs/synth_1/.Xil/Vivado-14184-DESKTOP-8CKUBRS/realtime/design_3_v_axi4s_vid_out_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_3_v_axi4s_vid_out_0_0' (6#1) [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.runs/synth_1/.Xil/Vivado-14184-DESKTOP-8CKUBRS/realtime/design_3_v_axi4s_vid_out_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'v_axi4s_vid_out_0' of module 'design_3_v_axi4s_vid_out_0_0' has 29 connections declared, but only 21 given [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/synth/design_3.v:229]
INFO: [Synth 8-6157] synthesizing module 'design_3_v_tc_0_0' [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.runs/synth_1/.Xil/Vivado-14184-DESKTOP-8CKUBRS/realtime/design_3_v_tc_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_3_v_tc_0_0' (7#1) [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.runs/synth_1/.Xil/Vivado-14184-DESKTOP-8CKUBRS/realtime/design_3_v_tc_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'v_tc_0' of module 'design_3_v_tc_0_0' has 16 connections declared, but only 15 given [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/synth/design_3.v:251]
INFO: [Synth 8-6157] synthesizing module 'design_3_v_vid_in_axi4s_0_0' [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.runs/synth_1/.Xil/Vivado-14184-DESKTOP-8CKUBRS/realtime/design_3_v_vid_in_axi4s_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_3_v_vid_in_axi4s_0_0' (8#1) [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.runs/synth_1/.Xil/Vivado-14184-DESKTOP-8CKUBRS/realtime/design_3_v_vid_in_axi4s_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'v_vid_in_axi4s_0' of module 'design_3_v_vid_in_axi4s_0_0' has 26 connections declared, but only 22 given [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/synth/design_3.v:267]
INFO: [Synth 8-6155] done synthesizing module 'image_computing_imp_1XFPU9P' (9#1) [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/synth/design_3.v:145]
INFO: [Synth 8-6157] synthesizing module 'design_3_rgb2dvi_0_0' [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.runs/synth_1/.Xil/Vivado-14184-DESKTOP-8CKUBRS/realtime/design_3_rgb2dvi_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_3_rgb2dvi_0_0' (10#1) [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.runs/synth_1/.Xil/Vivado-14184-DESKTOP-8CKUBRS/realtime/design_3_rgb2dvi_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_3_xlconstant_0_0' [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ip/design_3_xlconstant_0_0/synth/design_3_xlconstant_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_6_xlconstant__parameterized0' [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/34f7/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 0 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_6_xlconstant__parameterized0' (10#1) [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/34f7/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_3_xlconstant_0_0' (11#1) [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ip/design_3_xlconstant_0_0/synth/design_3_xlconstant_0_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_3' (12#1) [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/synth/design_3.v:18]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36196]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (13#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36196]
INFO: [Synth 8-6155] done synthesizing module 'design_3_wrapper' (14#1) [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/hdl/design_3_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1048.797 ; gain = 312.512
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1048.797 ; gain = 312.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1048.797 ; gain = 312.512
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1048.797 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ip/design_3_clk_wiz_0_0/design_3_clk_wiz_0_0/design_3_clk_wiz_0_0_in_context.xdc] for cell 'design_3_i/clk_wiz_0'
Finished Parsing XDC File [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ip/design_3_clk_wiz_0_0/design_3_clk_wiz_0_0/design_3_clk_wiz_0_0_in_context.xdc] for cell 'design_3_i/clk_wiz_0'
Parsing XDC File [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ip/design_3_dvi2rgb_0_0/design_3_dvi2rgb_0_0/design_1_dvi2rgb_0_0_in_context.xdc] for cell 'design_3_i/dvi2rgb_0'
Finished Parsing XDC File [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ip/design_3_dvi2rgb_0_0/design_3_dvi2rgb_0_0/design_1_dvi2rgb_0_0_in_context.xdc] for cell 'design_3_i/dvi2rgb_0'
Parsing XDC File [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ip/design_3_rgb2dvi_0_0/design_3_rgb2dvi_0_0/design_1_rgb2dvi_0_0_in_context.xdc] for cell 'design_3_i/rgb2dvi_0'
Finished Parsing XDC File [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ip/design_3_rgb2dvi_0_0/design_3_rgb2dvi_0_0/design_1_rgb2dvi_0_0_in_context.xdc] for cell 'design_3_i/rgb2dvi_0'
Parsing XDC File [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ip/design_3_v_axi4s_vid_out_0_0/design_3_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0_in_context.xdc] for cell 'design_3_i/image_computing/v_axi4s_vid_out_0'
Finished Parsing XDC File [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ip/design_3_v_axi4s_vid_out_0_0/design_3_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0_in_context.xdc] for cell 'design_3_i/image_computing/v_axi4s_vid_out_0'
Parsing XDC File [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ip/design_3_v_tc_0_0/design_3_v_tc_0_0/design_2_v_tc_0_0_in_context.xdc] for cell 'design_3_i/image_computing/v_tc_0'
Finished Parsing XDC File [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ip/design_3_v_tc_0_0/design_3_v_tc_0_0/design_2_v_tc_0_0_in_context.xdc] for cell 'design_3_i/image_computing/v_tc_0'
Parsing XDC File [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ip/design_3_v_vid_in_axi4s_0_0/design_3_v_vid_in_axi4s_0_0/design_1_v_vid_in_axi4s_0_0_in_context.xdc] for cell 'design_3_i/image_computing/v_vid_in_axi4s_0'
Finished Parsing XDC File [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ip/design_3_v_vid_in_axi4s_0_0/design_3_v_vid_in_axi4s_0_0/design_1_v_vid_in_axi4s_0_0_in_context.xdc] for cell 'design_3_i/image_computing/v_vid_in_axi4s_0'
Parsing XDC File [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ip/design_3_sobel_0_0/design_3_sobel_0_0/design_3_sobel_0_0_in_context.xdc] for cell 'design_3_i/image_computing/sobel_0'
Finished Parsing XDC File [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ip/design_3_sobel_0_0/design_3_sobel_0_0/design_3_sobel_0_0_in_context.xdc] for cell 'design_3_i/image_computing/sobel_0'
Parsing XDC File [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc]
WARNING: [Vivado 12-584] No ports matched 'sys_clk'. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'sys_clk'. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:9]
WARNING: [Constraints 18-619] A clock with name 'hdmi_in_clk_p' already exists, overwriting the previous clock with the same name. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:11]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/image_filter_0_dst_axi_TDATA[6]'. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:47]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/image_filter_0_dst_axi_TDATA[2]'. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:48]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/image_filter_0_dst_axi_TDATA[4]'. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:49]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/image_filter_0_dst_axi_TDATA[8]'. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:50]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/image_filter_0_dst_axi_TDATA[22]'. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:51]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/image_filter_0_dst_axi_TDATA[10]'. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:52]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/image_filter_0_dst_axi_TDATA[11]'. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:53]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/image_filter_0_dst_axi_TDATA[14]'. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:54]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/image_filter_0_dst_axi_TDATA[17]'. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:55]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/image_filter_0_dst_axi_TDATA[20]'. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:56]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/image_filter_0_dst_axi_TDATA[5]'. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:57]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/image_filter_0_dst_axi_TDATA[9]'. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:58]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/image_filter_0_dst_axi_TDATA[13]'. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:59]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/image_filter_0_dst_axi_TDATA[15]'. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:60]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/image_filter_0_dst_axi_TDATA[18]'. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:61]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/image_filter_0_dst_axi_TDATA[21]'. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:62]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/image_filter_0_dst_axi_TDATA[23]'. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:63]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/image_filter_0_dst_axi_TDATA[0]'. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:64]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/image_filter_0_dst_axi_TDATA[1]'. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:65]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/image_filter_0_dst_axi_TDATA[19]'. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:66]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/image_filter_0_dst_axi_TDATA[3]'. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:67]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/image_filter_0_dst_axi_TDATA[7]'. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:68]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/image_filter_0_dst_axi_TDATA[12]'. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:69]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/image_filter_0_dst_axi_TDATA[16]'. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:70]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/v_vid_in_axi4s_0_video_out_TDATA[2]'. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:71]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/v_vid_in_axi4s_0_video_out_TDATA[3]'. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:72]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/v_vid_in_axi4s_0_video_out_TDATA[4]'. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:73]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/v_vid_in_axi4s_0_video_out_TDATA[5]'. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:74]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/v_vid_in_axi4s_0_video_out_TDATA[10]'. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:75]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/v_vid_in_axi4s_0_video_out_TDATA[14]'. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:76]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/v_vid_in_axi4s_0_video_out_TDATA[15]'. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:77]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/v_vid_in_axi4s_0_video_out_TDATA[6]'. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:78]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/v_vid_in_axi4s_0_video_out_TDATA[9]'. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:79]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/v_vid_in_axi4s_0_video_out_TDATA[12]'. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:80]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/v_vid_in_axi4s_0_video_out_TDATA[17]'. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:81]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/v_vid_in_axi4s_0_video_out_TDATA[0]'. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:82]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/v_vid_in_axi4s_0_video_out_TDATA[1]'. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:83]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/v_vid_in_axi4s_0_video_out_TDATA[7]'. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:84]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/v_vid_in_axi4s_0_video_out_TDATA[11]'. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:85]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/v_vid_in_axi4s_0_video_out_TDATA[20]'. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:86]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/v_vid_in_axi4s_0_video_out_TDATA[23]'. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:87]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/v_vid_in_axi4s_0_video_out_TDATA[8]'. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:88]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/v_vid_in_axi4s_0_video_out_TDATA[13]'. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:89]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/v_vid_in_axi4s_0_video_out_TDATA[16]'. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:90]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/v_vid_in_axi4s_0_video_out_TDATA[18]'. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:91]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/v_vid_in_axi4s_0_video_out_TDATA[19]'. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:92]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/v_vid_in_axi4s_0_video_out_TDATA[21]'. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:93]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/v_vid_in_axi4s_0_video_out_TDATA[22]'. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:94]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/image_filter_0_dst_axi_TVALID'. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:95]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/image_filter_0_dst_axi_TLAST'. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:96]
Finished Parsing XDC File [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/design_3_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_3_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_3_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1096.395 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1096.395 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'design_3_i/image_computing/sobel_0' at clock pin 'ap_clk' is different from the actual clock period '6.060', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'design_3_i/image_computing/v_axi4s_vid_out_0' at clock pin 'aclk' is different from the actual clock period '6.060', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'design_3_i/image_computing/v_tc_0' at clock pin 'clk' is different from the actual clock period '6.060', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'design_3_i/image_computing/v_vid_in_axi4s_0' at clock pin 'aclk' is different from the actual clock period '6.060', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1096.398 ; gain = 360.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1096.398 ; gain = 360.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ip/design_3_clk_wiz_0_0/design_3_clk_wiz_0_0/design_3_clk_wiz_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ip/design_3_clk_wiz_0_0/design_3_clk_wiz_0_0/design_3_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_clk_n. (constraint file  c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ip/design_3_dvi2rgb_0_0/design_3_dvi2rgb_0_0/design_1_dvi2rgb_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_clk_n. (constraint file  c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ip/design_3_dvi2rgb_0_0/design_3_dvi2rgb_0_0/design_1_dvi2rgb_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_clk_p. (constraint file  c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ip/design_3_dvi2rgb_0_0/design_3_dvi2rgb_0_0/design_1_dvi2rgb_0_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_clk_p. (constraint file  c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ip/design_3_dvi2rgb_0_0/design_3_dvi2rgb_0_0/design_1_dvi2rgb_0_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_data_n[0]. (constraint file  c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ip/design_3_dvi2rgb_0_0/design_3_dvi2rgb_0_0/design_1_dvi2rgb_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_data_n[0]. (constraint file  c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ip/design_3_dvi2rgb_0_0/design_3_dvi2rgb_0_0/design_1_dvi2rgb_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_data_n[1]. (constraint file  c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ip/design_3_dvi2rgb_0_0/design_3_dvi2rgb_0_0/design_1_dvi2rgb_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_data_n[1]. (constraint file  c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ip/design_3_dvi2rgb_0_0/design_3_dvi2rgb_0_0/design_1_dvi2rgb_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_data_n[2]. (constraint file  c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ip/design_3_dvi2rgb_0_0/design_3_dvi2rgb_0_0/design_1_dvi2rgb_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_data_n[2]. (constraint file  c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ip/design_3_dvi2rgb_0_0/design_3_dvi2rgb_0_0/design_1_dvi2rgb_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_data_p[0]. (constraint file  c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ip/design_3_dvi2rgb_0_0/design_3_dvi2rgb_0_0/design_1_dvi2rgb_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_data_p[0]. (constraint file  c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ip/design_3_dvi2rgb_0_0/design_3_dvi2rgb_0_0/design_1_dvi2rgb_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_data_p[1]. (constraint file  c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ip/design_3_dvi2rgb_0_0/design_3_dvi2rgb_0_0/design_1_dvi2rgb_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_data_p[1]. (constraint file  c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ip/design_3_dvi2rgb_0_0/design_3_dvi2rgb_0_0/design_1_dvi2rgb_0_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_data_p[2]. (constraint file  c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ip/design_3_dvi2rgb_0_0/design_3_dvi2rgb_0_0/design_1_dvi2rgb_0_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_data_p[2]. (constraint file  c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ip/design_3_dvi2rgb_0_0/design_3_dvi2rgb_0_0/design_1_dvi2rgb_0_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_out_clk_n. (constraint file  c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ip/design_3_rgb2dvi_0_0/design_3_rgb2dvi_0_0/design_1_rgb2dvi_0_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_out_clk_n. (constraint file  c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ip/design_3_rgb2dvi_0_0/design_3_rgb2dvi_0_0/design_1_rgb2dvi_0_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_out_clk_p. (constraint file  c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ip/design_3_rgb2dvi_0_0/design_3_rgb2dvi_0_0/design_1_rgb2dvi_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_out_clk_p. (constraint file  c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ip/design_3_rgb2dvi_0_0/design_3_rgb2dvi_0_0/design_1_rgb2dvi_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_out_data_n[0]. (constraint file  c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ip/design_3_rgb2dvi_0_0/design_3_rgb2dvi_0_0/design_1_rgb2dvi_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_out_data_n[0]. (constraint file  c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ip/design_3_rgb2dvi_0_0/design_3_rgb2dvi_0_0/design_1_rgb2dvi_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_out_data_n[1]. (constraint file  c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ip/design_3_rgb2dvi_0_0/design_3_rgb2dvi_0_0/design_1_rgb2dvi_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_out_data_n[1]. (constraint file  c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ip/design_3_rgb2dvi_0_0/design_3_rgb2dvi_0_0/design_1_rgb2dvi_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_out_data_n[2]. (constraint file  c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ip/design_3_rgb2dvi_0_0/design_3_rgb2dvi_0_0/design_1_rgb2dvi_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_out_data_n[2]. (constraint file  c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ip/design_3_rgb2dvi_0_0/design_3_rgb2dvi_0_0/design_1_rgb2dvi_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_out_data_p[0]. (constraint file  c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ip/design_3_rgb2dvi_0_0/design_3_rgb2dvi_0_0/design_1_rgb2dvi_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_out_data_p[0]. (constraint file  c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ip/design_3_rgb2dvi_0_0/design_3_rgb2dvi_0_0/design_1_rgb2dvi_0_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_out_data_p[1]. (constraint file  c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ip/design_3_rgb2dvi_0_0/design_3_rgb2dvi_0_0/design_1_rgb2dvi_0_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_out_data_p[1]. (constraint file  c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ip/design_3_rgb2dvi_0_0/design_3_rgb2dvi_0_0/design_1_rgb2dvi_0_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_out_data_p[2]. (constraint file  c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ip/design_3_rgb2dvi_0_0/design_3_rgb2dvi_0_0/design_1_rgb2dvi_0_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_out_data_p[2]. (constraint file  c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ip/design_3_rgb2dvi_0_0/design_3_rgb2dvi_0_0/design_1_rgb2dvi_0_0_in_context.xdc, line 16).
Applied set_property DONT_TOUCH = true for design_3_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_3_i/image_computing/HDMI_HPD. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_3_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_3_i/dvi2rgb_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_3_i/rgb2dvi_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_3_i/image_computing/v_axi4s_vid_out_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_3_i/image_computing/v_tc_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_3_i/image_computing/v_vid_in_axi4s_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_3_i/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_3_i/image_computing/sobel_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1096.398 ; gain = 360.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1096.398 ; gain = 360.113
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1096.398 ; gain = 360.113
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'hdmi_in_clk_p'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1114.223 ; gain = 377.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1114.223 ; gain = 377.938
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1124.262 ; gain = 387.977
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1140.055 ; gain = 403.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1140.055 ; gain = 403.770
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1140.055 ; gain = 403.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1140.055 ; gain = 403.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1140.055 ; gain = 403.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1140.055 ; gain = 403.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------+----------+
|      |BlackBox name                |Instances |
+------+-----------------------------+----------+
|1     |design_3_clk_wiz_0_0         |         1|
|2     |design_3_dvi2rgb_0_0         |         1|
|3     |design_3_rgb2dvi_0_0         |         1|
|4     |design_3_sobel_0_0           |         1|
|5     |design_3_v_axi4s_vid_out_0_0 |         1|
|6     |design_3_v_tc_0_0            |         1|
|7     |design_3_v_vid_in_axi4s_0_0  |         1|
+------+-----------------------------+----------+

Report Cell Usage: 
+------+-----------------------------+------+
|      |Cell                         |Count |
+------+-----------------------------+------+
|1     |design_3_clk_wiz_0_0         |     1|
|2     |design_3_dvi2rgb_0_0         |     1|
|3     |design_3_rgb2dvi_0_0         |     1|
|4     |design_3_sobel_0_0           |     1|
|5     |design_3_v_axi4s_vid_out_0_0 |     1|
|6     |design_3_v_tc_0_0            |     1|
|7     |design_3_v_vid_in_axi4s_0_0  |     1|
|8     |IOBUF                        |     2|
|9     |OBUF                         |     1|
+------+-----------------------------+------+

Report Instance Areas: 
+------+--------------------+----------------------------+------+
|      |Instance            |Module                      |Cells |
+------+--------------------+----------------------------+------+
|1     |top                 |                            |   205|
|2     |  design_3_i        |design_3                    |   202|
|3     |    xlconstant_0    |design_3_xlconstant_0_0     |     0|
|4     |    image_computing |image_computing_imp_1XFPU9P |   159|
|5     |      HDMI_HPD      |design_3_HDMI_HPD_0         |     0|
+------+--------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1140.055 ; gain = 403.770
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 1140.055 ; gain = 356.168
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 1140.055 ; gain = 403.770
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1140.055 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1159.664 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
50 Infos, 65 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1159.664 ; gain = 738.309
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1159.664 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.runs/synth_1/design_3_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_3_wrapper_utilization_synth.rpt -pb design_3_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri May  1 13:36:38 2020...
