Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2013.4 (lin64) Build 353583 Mon Dec  9 17:26:26 MST 2013
| Date             : Sat Apr 12 15:46:55 2014
| Host             : andrew-arch running 64-bit Arch Linux
| Command          : report_power -file narrator_power_routed.rpt -pb narrator_power_summary_routed.pb
| Design           : narrator
| Device           : xc7a100tcsg324-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
---------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 0.134  |
| Dynamic (W)              | 0.036  |
| Device Static (W)        | 0.097  |
| Total Off-Chip Power (W) | 0.000  |
| Effective TJA (C/W)      | 4.6    |
| Max Ambient (C)          | 84.4   |
| Junction Temperature (C) | 25.6   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.002 |        3 |       --- |             --- |
| Slice Logic    |    <0.001 |      244 |       --- |             --- |
|   LUT as Logic |    <0.001 |       76 |     63400 |            0.11 |
|   CARRY4       |    <0.001 |       13 |     15850 |            0.08 |
|   Register     |    <0.001 |       98 |    126800 |            0.07 |
|   Others       |     0.000 |       37 |       --- |             --- |
| Signals        |    <0.001 |      180 |       --- |             --- |
| Block RAM      |     0.031 |       16 |       135 |           11.85 |
| I/O            |     0.003 |        3 |       210 |            1.42 |
| Static Power   |     0.097 |          |           |                 |
| Total          |     0.134 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.046 |       0.031 |      0.015 |
| Vccaux    |       1.800 |     0.018 |       0.000 |      0.018 |
| Vcco33    |       3.300 |     0.005 |       0.001 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       0.000 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.003 |       0.003 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is completely routed                    |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------+-----------+-----------------+
| Clock     | Domain    | Constraint (ns) |
+-----------+-----------+-----------------+
| clk       | clk       |            10.0 |
| clk_BUFG  | clk_BUFG  |            10.0 |
| xlnx_opt_ | xlnx_opt_ |            10.0 |
+-----------+-----------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------+-----------+
| Name                                    | Power (W) |
+-----------------------------------------+-----------+
| narrator                                |     0.036 |
|   chatter_inst                          |     0.033 |
|     dac_inst                            |    <0.001 |
|     fsm_inst                            |    <0.001 |
|     rom_vo                              |     0.031 |
|       U0                                |     0.031 |
|         inst_blk_mem_gen                |     0.031 |
|           gnativebmg.native_blk_mem_gen |     0.031 |
|             valid.cstr                  |     0.031 |
|               has_mux_a.A               |    <0.001 |
|               ramloop[0].ram.r          |     0.004 |
|                 prim_init.ram           |     0.004 |
|               ramloop[1].ram.r          |     0.004 |
|                 prim_init.ram           |     0.004 |
|               ramloop[2].ram.r          |     0.004 |
|                 prim_init.ram           |     0.004 |
|               ramloop[3].ram.r          |     0.004 |
|                 prim_init.ram           |     0.004 |
|               ramloop[4].ram.r          |     0.004 |
|                 prim_init.ram           |     0.004 |
|               ramloop[5].ram.r          |     0.004 |
|                 prim_init.ram           |     0.004 |
|               ramloop[6].ram.r          |     0.004 |
|                 prim_init.ram           |     0.004 |
|               ramloop[7].ram.r          |     0.004 |
|                 prim_init.ram           |     0.004 |
+-----------------------------------------+-----------+


