// Seed: 4156961433
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  output id_3;
  input id_2;
  input id_1;
  type_4(
      id_1, id_1
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output id_5;
  inout id_4;
  input id_3;
  input id_2;
  output id_1;
  logic id_5;
  logic id_6;
  assign id_4 = 1'b0;
  logic id_7;
  logic id_8;
  type_19(
      1, 1
  );
  assign id_5 = id_2;
  defparam id_9.id_10 = id_7;
  type_20 id_11 (
      .id_0(id_9 - 1),
      .id_1(id_2)
  );
  logic id_12 = 1;
  logic id_13 = 1;
  logic id_14;
endmodule
