Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jan 12 11:09:09 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf4_fmaps/post_route_timing.rpt
| Design       : td_fused_top_td_fused_tdf4_fmaps
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
empty_n_reg/C                  td_fused_top_td_fused_tdf4_fmaps_memcore_U_1/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/d1_t1_reg[3]/D
                                                              3.132         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf4_fmaps_memcore_U_1/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/addr1_t1_reg[13]_rep/D
                                                              3.132         
empty_n_reg/C                  td_fused_top_td_fused_tdf4_fmaps_memcore_U_1/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/d1_t1_reg[2]/D
                                                              3.137         
empty_n_reg/C                  td_fused_top_td_fused_tdf4_fmaps_memcore_U_1/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/d1_t1_reg[10]/D
                                                              3.279         
empty_n_reg/C                  td_fused_top_td_fused_tdf4_fmaps_memcore_U_1/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/d1_t1_reg[11]/D
                                                              3.285         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf4_fmaps_memcore_U_1/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/addr1_t1_reg[11]_rep/D
                                                              3.300         
empty_n_reg/C                  td_fused_top_td_fused_tdf4_fmaps_memcore_U_1/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/d1_t1_reg[8]/D
                                                              3.364         
empty_n_reg/C                  td_fused_top_td_fused_tdf4_fmaps_memcore_U_1/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/d1_t1_reg[9]/D
                                                              3.376         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf4_fmaps_memcore_U_1/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/addr1_t1_reg[10]_rep/D
                                                              3.406         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf4_fmaps_memcore_U_1/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_2/ENBWREN
                                                              3.467         
empty_n_reg/C                  td_fused_top_td_fused_tdf4_fmaps_memcore_U_1/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/d1_t1_reg[4]/D
                                                              3.477         
empty_n_reg/C                  td_fused_top_td_fused_tdf4_fmaps_memcore_U_1/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/d1_t1_reg[5]/D
                                                              3.489         
empty_n_reg_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_1/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_30/ENBWREN
                                                              3.548         
empty_n_reg/C                  td_fused_top_td_fused_tdf4_fmaps_memcore_U_1/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/addr1_t1_reg[2]_rep/D
                                                              3.598         
empty_n_reg/C                  td_fused_top_td_fused_tdf4_fmaps_memcore_U_1/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/addr1_t1_reg[6]_rep/D
                                                              3.604         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf4_fmaps_memcore_U_1/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/addr0_t1_reg[10]_rep/D
                                                              3.609         
empty_n_reg/C                  td_fused_top_td_fused_tdf4_fmaps_memcore_U_1/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/addr1_t1_reg[4]_rep/D
                                                              3.610         
empty_n_reg_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_1/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_30/ENARDEN
                                                              3.611         
empty_n_reg/C                  td_fused_top_td_fused_tdf4_fmaps_memcore_U_1/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/addr1_t1_reg[5]_rep/D
                                                              3.614         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf4_fmaps_memcore_U_1/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/addr0_t1_reg[11]_rep/D
                                                              3.616         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf4_fmaps_memcore_U_1/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/addr1_t1_reg[0]_rep/D
                                                              3.659         
empty_n_reg/C                  td_fused_top_td_fused_tdf4_fmaps_memcore_U_1/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/d1_t1_reg[12]/D
                                                              3.660         
empty_n_reg/C                  td_fused_top_td_fused_tdf4_fmaps_memcore_U_1/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/d1_t1_reg[13]/D
                                                              3.666         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf4_fmaps_memcore_U_1/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_2/ENARDEN
                                                              3.667         
empty_n_reg/C                  td_fused_top_td_fused_tdf4_fmaps_memcore_U_1/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/d1_t1_reg[1]/D
                                                              3.692         
empty_n_reg/C                  td_fused_top_td_fused_tdf4_fmaps_memcore_U_1/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/d1_t1_reg[0]/D
                                                              3.697         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf4_fmaps_memcore_U_1/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/addr0_t1_reg[12]_rep/D
                                                              3.715         
empty_n_reg/C                  td_fused_top_td_fused_tdf4_fmaps_memcore_U_1/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/we1_t1_reg_rep/D
                                                              3.739         
empty_n_reg/C                  td_fused_top_td_fused_tdf4_fmaps_memcore_U_1/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/d1_t1_reg[19]/D
                                                              3.837         
empty_n_reg/C                  td_fused_top_td_fused_tdf4_fmaps_memcore_U_1/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/d1_t1_reg[18]/D
                                                              3.841         
empty_n_reg_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_1/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_31/ENARDEN
                                                              3.858         
empty_n_reg/C                  td_fused_top_td_fused_tdf4_fmaps_memcore_U_1/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/addr1_t1_reg[9]_rep/D
                                                              3.864         
empty_n_reg_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_1/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_31/ENBWREN
                                                              3.869         
empty_n_reg/C                  td_fused_top_td_fused_tdf4_fmaps_memcore_U_1/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/addr1_t1_reg[8]_rep/D
                                                              3.877         
empty_n_reg_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_1/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/d1_t1_reg[8]/CE
                                                              3.879         
empty_n_reg_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_1/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/d1_t1_reg[9]/CE
                                                              3.879         
empty_n_reg_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_1/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/d1_t1_reg[12]/CE
                                                              3.913         
empty_n_reg_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_1/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/d1_t1_reg[13]/CE
                                                              3.913         
iptr_reg[0]/C                  td_fused_top_td_fused_tdf4_fmaps_memcore_U_1/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_29/ENBWREN
                                                              3.949         
empty_n_reg_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_1/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_25/ENBWREN
                                                              3.951         
empty_n_reg_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_0/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_31/ENARDEN
                                                              3.964         
iptr_reg[0]/C                  td_fused_top_td_fused_tdf4_fmaps_memcore_U_0/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_18/REGCEB
                                                              3.991         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_0/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_20/ENBWREN
                                                              4.002         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_0/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_21/ENBWREN
                                                              4.038         
empty_n_reg/C                  td_fused_top_td_fused_tdf4_fmaps_memcore_U_1/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/d1_t1_reg[14]/D
                                                              4.047         
empty_n_reg_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_1/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/d1_t1_reg[63]/CE
                                                              4.097         
empty_n_reg_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_0/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_31/ENBWREN
                                                              4.104         
iptr_reg[0]/C                  td_fused_top_td_fused_tdf4_fmaps_memcore_U_0/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_19/REGCEB
                                                              4.119         
iptr_reg[0]/C                  td_fused_top_td_fused_tdf4_fmaps_memcore_U_1/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_28/WEA[0]
                                                              4.120         
iptr_reg[0]/C                  td_fused_top_td_fused_tdf4_fmaps_memcore_U_1/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/addr0_t1_reg[3]_rep__2/CE
                                                              4.165         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf4_fmaps_memcore_U_1/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/addr0_t1_reg[5]_rep/D
                                                              4.183         
empty_n_reg/C                  td_fused_top_td_fused_tdf4_fmaps_memcore_U_1/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/addr1_t1_reg[7]_rep/D
                                                              4.183         
empty_n_reg/C                  td_fused_top_td_fused_tdf4_fmaps_memcore_U_1/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/addr1_t1_reg[1]_rep/D
                                                              4.187         
empty_n_reg_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_1/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/d1_t1_reg[18]/CE
                                                              4.188         
empty_n_reg_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_1/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/d1_t1_reg[19]/CE
                                                              4.188         
iptr_reg[0]/C                  td_fused_top_td_fused_tdf4_fmaps_memcore_U_1/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_27/ENARDEN
                                                              4.188         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf4_fmaps_memcore_U_1/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/addr0_t1_reg[6]_rep/D
                                                              4.190         
iptr_reg[0]/C                  td_fused_top_td_fused_tdf4_fmaps_memcore_U_1/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/addr0_t1_reg[0]_rep__2/CE
                                                              4.196         
iptr_reg[0]/C                  td_fused_top_td_fused_tdf4_fmaps_memcore_U_1/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/addr0_t1_reg[12]_rep__2/CE
                                                              4.196         
iptr_reg[0]/C                  td_fused_top_td_fused_tdf4_fmaps_memcore_U_1/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/addr0_t1_reg[1]_rep__2/CE
                                                              4.196         
iptr_reg[0]/C                  td_fused_top_td_fused_tdf4_fmaps_memcore_U_1/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/addr0_t1_reg[7]_rep__2/CE
                                                              4.196         
iptr_reg[0]/C                  td_fused_top_td_fused_tdf4_fmaps_memcore_U_1/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_31/REGCEB
                                                              4.198         
empty_n_reg_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_0/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_30/ENBWREN
                                                              4.203         
empty_n_reg/C                  td_fused_top_td_fused_tdf4_fmaps_memcore_U_0/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_24/ENBWREN
                                                              4.205         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_0/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_16/ENBWREN
                                                              4.206         
empty_n_reg_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_1/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/we1_t1_reg_rep__2/CE
                                                              4.219         
iptr_reg[0]/C                  td_fused_top_td_fused_tdf4_fmaps_memcore_U_1/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/addr0_t1_reg[10]_rep__2/CE
                                                              4.222         
iptr_reg[0]/C                  td_fused_top_td_fused_tdf4_fmaps_memcore_U_1/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/addr0_t1_reg[13]_rep__2/CE
                                                              4.222         
iptr_reg[0]/C                  td_fused_top_td_fused_tdf4_fmaps_memcore_U_1/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/addr0_t1_reg[4]_rep__2/CE
                                                              4.222         
iptr_reg[0]/C                  td_fused_top_td_fused_tdf4_fmaps_memcore_U_1/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/addr0_t1_reg[9]_rep__2/CE
                                                              4.222         
empty_n_reg_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_1/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/d1_t1_reg[4]/CE
                                                              4.227         
empty_n_reg_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_1/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/d1_t1_reg[5]/CE
                                                              4.227         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_0/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_22/ENARDEN
                                                              4.242         
empty_n_reg_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_1/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_23/ENARDEN
                                                              4.263         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_0/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_20/ENARDEN
                                                              4.265         
empty_n_reg_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_1/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_26/ENBWREN
                                                              4.267         
iptr_reg[0]/C                  td_fused_top_td_fused_tdf4_fmaps_memcore_U_1/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_29/ENARDEN
                                                              4.268         
empty_n_reg_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_1/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_20/ENBWREN
                                                              4.268         
empty_n_reg_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_1/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_26/ENARDEN
                                                              4.271         
empty_n_reg_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_0/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_25/ENARDEN
                                                              4.274         
empty_n_reg_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_1/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_25/ENARDEN
                                                              4.277         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_0/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_21/ENARDEN
                                                              4.277         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_0/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_22/ENBWREN
                                                              4.283         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf4_fmaps_memcore_U_1/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/addr0_t1_reg[0]_rep/D
                                                              4.293         
empty_n_reg_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_0/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_25/ENBWREN
                                                              4.306         
iptr_reg[0]/C                  td_fused_top_td_fused_tdf4_fmaps_memcore_U_1/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/addr0_t1_reg[11]_rep__2/CE
                                                              4.309         
iptr_reg[0]/C                  td_fused_top_td_fused_tdf4_fmaps_memcore_U_1/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/addr0_t1_reg[2]_rep__2/CE
                                                              4.309         
iptr_reg[0]/C                  td_fused_top_td_fused_tdf4_fmaps_memcore_U_1/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/addr0_t1_reg[5]_rep__2/CE
                                                              4.309         
iptr_reg[0]/C                  td_fused_top_td_fused_tdf4_fmaps_memcore_U_1/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/addr0_t1_reg[6]_rep__2/CE
                                                              4.309         
empty_n_reg/C                  td_fused_top_td_fused_tdf4_fmaps_memcore_U_0/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_27/ENBWREN
                                                              4.311         
empty_n_reg_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_1/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/td_fused_top_td_fused_tdf4_fmaps_memcore_U_1/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_30_cooolgate_en_gate_666_cooolDelFlop/D
                                                              4.314         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_0/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_16/ENARDEN
                                                              4.328         
iptr_reg[0]/C                  td_fused_top_td_fused_tdf4_fmaps_memcore_U_1/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/addr0_t1_reg[8]_rep__2/CE
                                                              4.328         
empty_n_reg/C                  td_fused_top_td_fused_tdf4_fmaps_memcore_U_0/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_19/ENBWREN
                                                              4.329         
empty_n_reg_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_1/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/d1_t1_reg[60]/CE
                                                              4.336         
empty_n_reg_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_1/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/d1_t1_reg[61]/CE
                                                              4.336         
empty_n_reg/C                  td_fused_top_td_fused_tdf4_fmaps_memcore_U_1/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/d1_t1_reg[15]/D
                                                              4.362         
iptr_reg[0]/C                  td_fused_top_td_fused_tdf4_fmaps_memcore_U_1/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_28/ENARDEN
                                                              4.367         
iptr_reg[0]/C                  td_fused_top_td_fused_tdf4_fmaps_memcore_U_0/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_16/REGCEB
                                                              4.373         
empty_n_reg_rep/C              td_fused_top_td_fused_tdf4_fmaps_memcore_U_1/td_fused_top_td_fused_tdf4_fmaps_memcore_ram_U/ram_reg_23/ENBWREN
                                                              4.378         



