Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Wed Apr 27 11:53:13 2016
| Host         : localhost.localdomain running 64-bit CentOS Linux release 7.2.1511 (Core)
| Command      : report_timing -file ./reports/timing/19bit_normal_adder_timing.rpt
| Design       : normal_adder
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------

Timing Report

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            s[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.224ns  (logic 6.238ns (34.228%)  route 11.986ns (65.772%))
  Logic Levels:           11  (IBUF=1 LUT3=1 LUT5=7 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a[1]
    P16                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  a_IBUF[1]_inst/O
                         net (fo=3, routed)           2.007     2.945    a_IBUF[1]
    SLICE_X43Y19         LUT6 (Prop_lut6_I0_O)        0.124     3.069 r  s_OBUF[4]_inst_i_2/O
                         net (fo=3, routed)           0.998     4.067    c_2
    SLICE_X43Y21         LUT5 (Prop_lut5_I2_O)        0.124     4.191 r  s_OBUF[6]_inst_i_2/O
                         net (fo=3, routed)           0.412     4.603    c_4
    SLICE_X43Y23         LUT5 (Prop_lut5_I2_O)        0.118     4.721 r  s_OBUF[8]_inst_i_2/O
                         net (fo=3, routed)           1.032     5.753    c_6
    SLICE_X43Y25         LUT5 (Prop_lut5_I2_O)        0.354     6.107 r  s_OBUF[10]_inst_i_2/O
                         net (fo=3, routed)           1.002     7.109    c_8
    SLICE_X43Y27         LUT5 (Prop_lut5_I2_O)        0.354     7.463 r  s_OBUF[12]_inst_i_2/O
                         net (fo=3, routed)           0.779     8.241    c_1010_out
    SLICE_X43Y29         LUT5 (Prop_lut5_I2_O)        0.352     8.593 r  s_OBUF[14]_inst_i_2/O
                         net (fo=3, routed)           1.002     9.595    c_12
    SLICE_X43Y31         LUT5 (Prop_lut5_I2_O)        0.354     9.949 r  s_OBUF[16]_inst_i_2/O
                         net (fo=3, routed)           1.002    10.951    c_14
    SLICE_X43Y33         LUT5 (Prop_lut5_I2_O)        0.354    11.305 r  s_OBUF[18]_inst_i_2/O
                         net (fo=2, routed)           0.942    12.246    c_16
    SLICE_X43Y35         LUT3 (Prop_lut3_I0_O)        0.354    12.600 r  s_OBUF[17]_inst_i_1/O
                         net (fo=1, routed)           2.813    15.413    s_OBUF[17]
    G18                  OBUF (Prop_obuf_I_O)         2.811    18.224 r  s_OBUF[17]_inst/O
                         net (fo=0)                   0.000    18.224    s[17]
    G18                                                               r  s[17] (OUT)
  -------------------------------------------------------------------    -------------------




