module up_down_counter ( 
  input wire clk,
  input wire reset,
  input wire up_down,
  output reg [2:0] count
);
  always @(posedge clk or posedge reset) begin 
    if( reset ) begin 
      count <= 3'b000;
    end 
    else begin 
      if(up_down == 1'b1 ) begin 
        count <= count + 1'b1;
      end 
      else begin 
        count <= count - 1'b1;
      end 
    end 
  end 
endmodule 