

================================================================
== Vitis HLS Report for 'clusterOp2'
================================================================
* Date:           Thu Apr 27 04:10:24 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        cluster
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+----------+------+-----+---------+
        |                                                 |                                      |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
        |                     Instance                    |                Module                |   min   |   max   |    min    |    max   |  min | max |   Type  |
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+----------+------+-----+---------+
        |grp_clusterOp2_Pipeline_1_fu_192                 |clusterOp2_Pipeline_1                 |      362|      362|   3.620 us|  3.620 us|   362|  362|       no|
        |grp_clusterOp2_Pipeline_VITIS_LOOP_90_1_fu_198   |clusterOp2_Pipeline_VITIS_LOOP_90_1   |      362|      362|   3.620 us|  3.620 us|   362|  362|       no|
        |grp_dbscan_fu_217                                |dbscan                                |     1081|        ?|  10.810 us|         ?|  1081|    ?|       no|
        |grp_clusterOp2_Pipeline_VITIS_LOOP_111_3_fu_238  |clusterOp2_Pipeline_VITIS_LOOP_111_3  |        ?|        ?|          ?|         ?|     ?|    ?|       no|
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+----------+------+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_99_2  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    201|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |       33|  284|   36311|  40921|    0|
|Memory           |       75|    -|       1|      6|    0|
|Multiplexer      |        -|    -|       -|    417|    -|
|Register         |        -|    -|     238|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |      108|  284|   36550|  41545|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       38|  129|      34|     78|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------+--------------------------------------+---------+-----+-------+-------+-----+
    |                     Instance                    |                Module                | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +-------------------------------------------------+--------------------------------------+---------+-----+-------+-------+-----+
    |CTRL_BUS_s_axi_U                                 |CTRL_BUS_s_axi                        |        0|    0|     36|     40|    0|
    |grp_clusterOp2_Pipeline_1_fu_192                 |clusterOp2_Pipeline_1                 |        0|    0|     11|     52|    0|
    |grp_clusterOp2_Pipeline_VITIS_LOOP_111_3_fu_238  |clusterOp2_Pipeline_VITIS_LOOP_111_3  |        0|    0|     35|    149|    0|
    |grp_clusterOp2_Pipeline_VITIS_LOOP_90_1_fu_198   |clusterOp2_Pipeline_VITIS_LOOP_90_1   |        0|    0|     11|     65|    0|
    |grp_dbscan_fu_217                                |dbscan                                |       33|  284|  36218|  40615|    0|
    +-------------------------------------------------+--------------------------------------+---------+-----+-------+-------+-----+
    |Total                                            |                                      |       33|  284|  36311|  40921|    0|
    +-------------------------------------------------+--------------------------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------------------+--------------------------------+---------+---+----+-----+--------+-----+------+-------------+
    |          Memory         |             Module             | BRAM_18K| FF| LUT| URAM|  Words | Bits| Banks| W*Bits*Banks|
    +-------------------------+--------------------------------+---------+---+----+-----+--------+-----+------+-------------+
    |clusters_id_U            |clusters_id_RAM_AUTO_1R1W       |        1|  0|   0|    0|     360|    5|     1|         1800|
    |clusters_members_U       |clusters_members_RAM_AUTO_1R1W  |       72|  0|   0|    0|  129600|    9|     1|      1166400|
    |distances_U              |distances_RAM_AUTO_1R1W         |        1|  0|   0|    0|     360|   32|     1|        11520|
    |clusters_member_count_U  |distances_RAM_AUTO_1R1W         |        1|  0|   0|    0|     360|   32|     1|        11520|
    |visited_U                |visited_RAM_AUTO_1R1W           |        0|  1|   6|    0|     360|    1|     1|          360|
    +-------------------------+--------------------------------+---------+---+----+-----+--------+-----+------+-------------+
    |Total                    |                                |       75|  1|   6|    0|  131040|   79|     5|      1191600|
    +-------------------------+--------------------------------+---------+---+----+-----+--------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                           Variable Name                          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |add_ln99_fu_303_p2                                                |         +|   0|  0|  38|          31|           1|
    |next_mul_fu_288_p2                                                |         +|   0|  0|  47|          40|           9|
    |sub42_fu_272_p2                                                   |         +|   0|  0|  39|          32|           2|
    |sub_fu_330_p2                                                     |         +|   0|  0|  39|          32|           2|
    |grp_clusterOp2_Pipeline_VITIS_LOOP_111_3_fu_238_outStream_TREADY  |       and|   0|  0|   2|           1|           1|
    |icmp_ln118_fu_315_p2                                              |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln99_fu_298_p2                                               |      icmp|   0|  0|  18|          32|          32|
    +------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                             |          |   0|  0| 201|         200|          79|
    +------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  65|         13|    1|         13|
    |clusters_id_address0            |  14|          3|    9|         27|
    |clusters_id_ce0                 |  14|          3|    1|          3|
    |clusters_id_we0                 |   9|          2|    1|          2|
    |clusters_member_count_address0  |  14|          3|    9|         27|
    |clusters_member_count_ce0       |  14|          3|    1|          3|
    |clusters_member_count_we0       |   9|          2|    1|          2|
    |clusters_members_address0       |  14|          3|   17|         51|
    |clusters_members_ce0            |  14|          3|    1|          3|
    |clusters_members_we0            |   9|          2|    1|          2|
    |distances_address0              |  14|          3|    9|         27|
    |distances_ce0                   |  14|          3|    1|          3|
    |distances_we0                   |   9|          2|    1|          2|
    |i_1_fu_112                      |   9|          2|   31|         62|
    |inStream_TREADY_int_regslice    |   9|          2|    1|          2|
    |outStream_TDATA_blk_n           |   9|          2|    1|          2|
    |outStream_TDATA_int_regslice    |  14|          3|   32|         96|
    |outStream_TDEST_int_regslice    |  14|          3|    6|         18|
    |outStream_TID_int_regslice      |  14|          3|    5|         15|
    |outStream_TKEEP_int_regslice    |  14|          3|    4|         12|
    |outStream_TLAST_int_regslice    |  14|          3|    1|          3|
    |outStream_TSTRB_int_regslice    |  14|          3|    4|         12|
    |outStream_TUSER_int_regslice    |  14|          3|    2|          6|
    |outStream_TVALID_int_regslice   |  14|          3|    1|          3|
    |phi_mul_fu_108                  |   9|          2|   40|         80|
    |visited_address0                |  14|          3|    9|         27|
    |visited_ce0                     |  14|          3|    1|          3|
    |visited_d0                      |  14|          3|    1|          3|
    |visited_we0                     |  14|          3|    1|          3|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 417|         89|  193|        512|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------+----+----+-----+-----------+
    |                             Name                             | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                     |  12|   0|   12|          0|
    |cluster_count_reg_349                                         |  32|   0|   32|          0|
    |clusters_member_count_load_reg_388                            |  32|   0|   32|          0|
    |empty_107_reg_359                                             |  17|   0|   17|          0|
    |grp_clusterOp2_Pipeline_1_fu_192_ap_start_reg                 |   1|   0|    1|          0|
    |grp_clusterOp2_Pipeline_VITIS_LOOP_111_3_fu_238_ap_start_reg  |   1|   0|    1|          0|
    |grp_clusterOp2_Pipeline_VITIS_LOOP_90_1_fu_198_ap_start_reg   |   1|   0|    1|          0|
    |grp_dbscan_fu_217_ap_start_reg                                |   1|   0|    1|          0|
    |i_1_fu_112                                                    |  31|   0|   31|          0|
    |icmp_ln118_reg_377                                            |   1|   0|    1|          0|
    |phi_mul_fu_108                                                |  40|   0|   40|          0|
    |sub42_reg_354                                                 |  32|   0|   32|          0|
    |sub_reg_394                                                   |  32|   0|   32|          0|
    |tmp_id_V_reg_382                                              |   5|   0|    5|          0|
    +--------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                         | 238|   0|  238|          0|
    +--------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+------------------------+-----+-----+------------+--------------------+--------------+
|s_axi_CTRL_BUS_AWVALID  |   in|    1|       s_axi|            CTRL_BUS|   return void|
|s_axi_CTRL_BUS_AWREADY  |  out|    1|       s_axi|            CTRL_BUS|   return void|
|s_axi_CTRL_BUS_AWADDR   |   in|    4|       s_axi|            CTRL_BUS|   return void|
|s_axi_CTRL_BUS_WVALID   |   in|    1|       s_axi|            CTRL_BUS|   return void|
|s_axi_CTRL_BUS_WREADY   |  out|    1|       s_axi|            CTRL_BUS|   return void|
|s_axi_CTRL_BUS_WDATA    |   in|   32|       s_axi|            CTRL_BUS|   return void|
|s_axi_CTRL_BUS_WSTRB    |   in|    4|       s_axi|            CTRL_BUS|   return void|
|s_axi_CTRL_BUS_ARVALID  |   in|    1|       s_axi|            CTRL_BUS|   return void|
|s_axi_CTRL_BUS_ARREADY  |  out|    1|       s_axi|            CTRL_BUS|   return void|
|s_axi_CTRL_BUS_ARADDR   |   in|    4|       s_axi|            CTRL_BUS|   return void|
|s_axi_CTRL_BUS_RVALID   |  out|    1|       s_axi|            CTRL_BUS|   return void|
|s_axi_CTRL_BUS_RREADY   |   in|    1|       s_axi|            CTRL_BUS|   return void|
|s_axi_CTRL_BUS_RDATA    |  out|   32|       s_axi|            CTRL_BUS|   return void|
|s_axi_CTRL_BUS_RRESP    |  out|    2|       s_axi|            CTRL_BUS|   return void|
|s_axi_CTRL_BUS_BVALID   |  out|    1|       s_axi|            CTRL_BUS|   return void|
|s_axi_CTRL_BUS_BREADY   |   in|    1|       s_axi|            CTRL_BUS|   return void|
|s_axi_CTRL_BUS_BRESP    |  out|    2|       s_axi|            CTRL_BUS|   return void|
|ap_clk                  |   in|    1|  ap_ctrl_hs|          clusterOp2|  return value|
|ap_rst_n                |   in|    1|  ap_ctrl_hs|          clusterOp2|  return value|
|interrupt               |  out|    1|  ap_ctrl_hs|          clusterOp2|  return value|
|inStream_TDATA          |   in|   32|        axis|   inStream_V_data_V|       pointer|
|inStream_TVALID         |   in|    1|        axis|   inStream_V_dest_V|       pointer|
|inStream_TREADY         |  out|    1|        axis|   inStream_V_dest_V|       pointer|
|inStream_TDEST          |   in|    6|        axis|   inStream_V_dest_V|       pointer|
|inStream_TKEEP          |   in|    4|        axis|   inStream_V_keep_V|       pointer|
|inStream_TSTRB          |   in|    4|        axis|   inStream_V_strb_V|       pointer|
|inStream_TUSER          |   in|    2|        axis|   inStream_V_user_V|       pointer|
|inStream_TLAST          |   in|    1|        axis|   inStream_V_last_V|       pointer|
|inStream_TID            |   in|    5|        axis|     inStream_V_id_V|       pointer|
|outStream_TDATA         |  out|   32|        axis|  outStream_V_data_V|       pointer|
|outStream_TVALID        |  out|    1|        axis|  outStream_V_dest_V|       pointer|
|outStream_TREADY        |   in|    1|        axis|  outStream_V_dest_V|       pointer|
|outStream_TDEST         |  out|    6|        axis|  outStream_V_dest_V|       pointer|
|outStream_TKEEP         |  out|    4|        axis|  outStream_V_keep_V|       pointer|
|outStream_TSTRB         |  out|    4|        axis|  outStream_V_strb_V|       pointer|
|outStream_TUSER         |  out|    2|        axis|  outStream_V_user_V|       pointer|
|outStream_TLAST         |  out|    1|        axis|  outStream_V_last_V|       pointer|
|outStream_TID           |  out|    5|        axis|    outStream_V_id_V|       pointer|
+------------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 12 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 7 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 13 'alloca' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 14 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (3.25ns)   --->   "%distances = alloca i64 1" [cluster2.cpp:84]   --->   Operation 15 'alloca' 'distances' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 16 [1/1] (2.32ns)   --->   "%visited = alloca i64 1" [cluster2.cpp:85]   --->   Operation 16 'alloca' 'visited' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 17 [1/1] (3.25ns)   --->   "%clusters_id = alloca i64 1"   --->   Operation 17 'alloca' 'clusters_id' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 360> <RAM>
ST_1 : Operation 18 [1/1] (3.25ns)   --->   "%clusters_members = alloca i64 1" [cluster2.cpp:86]   --->   Operation 18 'alloca' 'clusters_members' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 19 [1/1] (3.25ns)   --->   "%clusters_member_count = alloca i64 1"   --->   Operation 19 'alloca' 'clusters_member_count' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 360> <RAM>
ST_1 : Operation 20 [2/2] (0.00ns)   --->   "%call_ln0 = call void @clusterOp2_Pipeline_1, i1 %visited"   --->   Operation 20 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln99 = store i31 0, i31 %i_1" [cluster2.cpp:99]   --->   Operation 21 'store' 'store_ln99' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln99 = store i40 0, i40 %phi_mul" [cluster2.cpp:99]   --->   Operation 22 'store' 'store_ln99' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 23 [1/2] (0.00ns)   --->   "%call_ln0 = call void @clusterOp2_Pipeline_1, i1 %visited"   --->   Operation 23 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 24 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [2/2] (3.25ns)   --->   "%call_ln0 = call void @clusterOp2_Pipeline_VITIS_LOOP_90_1, i32 %inStream_V_data_V, i4 %inStream_V_keep_V, i4 %inStream_V_strb_V, i2 %inStream_V_user_V, i1 %inStream_V_last_V, i5 %inStream_V_id_V, i6 %inStream_V_dest_V, i32 %distances"   --->   Operation 25 'call' 'call_ln0' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 26 [1/2] (0.00ns)   --->   "%call_ln0 = call void @clusterOp2_Pipeline_VITIS_LOOP_90_1, i32 %inStream_V_data_V, i4 %inStream_V_keep_V, i4 %inStream_V_strb_V, i2 %inStream_V_user_V, i1 %inStream_V_last_V, i5 %inStream_V_id_V, i6 %inStream_V_dest_V, i32 %distances"   --->   Operation 26 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "%empty_106 = wait i32 @_ssdm_op_Wait"   --->   Operation 27 'wait' 'empty_106' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 28 [2/2] (0.00ns)   --->   "%cluster_count = call i32 @dbscan, i32 %distances, i1 %visited, i5 %clusters_id, i9 %clusters_members, i32 %clusters_member_count, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [cluster2.cpp:96]   --->   Operation 28 'call' 'cluster_count' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 2.55>
ST_6 : Operation 29 [1/1] (0.00ns)   --->   "%spectopmodule_ln79 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_10" [cluster2.cpp:79]   --->   Operation 29 'spectopmodule' 'spectopmodule_ln79' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inStream_V_data_V, i4 %inStream_V_keep_V, i4 %inStream_V_strb_V, i2 %inStream_V_user_V, i1 %inStream_V_last_V, i5 %inStream_V_id_V, i6 %inStream_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inStream_V_data_V"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %inStream_V_keep_V"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %inStream_V_strb_V"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %inStream_V_user_V"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %inStream_V_last_V"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %inStream_V_id_V"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %inStream_V_dest_V"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %outStream_V_data_V, i4 %outStream_V_keep_V, i4 %outStream_V_strb_V, i2 %outStream_V_user_V, i1 %outStream_V_last_V, i5 %outStream_V_id_V, i6 %outStream_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %outStream_V_data_V"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %outStream_V_keep_V"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %outStream_V_strb_V"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %outStream_V_user_V"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %outStream_V_last_V"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %outStream_V_id_V"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %outStream_V_dest_V"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln85 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %outStream_V_data_V, i4 %outStream_V_keep_V, i4 %outStream_V_strb_V, i2 %outStream_V_user_V, i1 %outStream_V_last_V, i5 %outStream_V_id_V, i6 %outStream_V_dest_V, void @empty_4" [cluster2.cpp:85]   --->   Operation 47 'specaxissidechannel' 'specaxissidechannel_ln85' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln85 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %inStream_V_data_V, i4 %inStream_V_keep_V, i4 %inStream_V_strb_V, i2 %inStream_V_user_V, i1 %inStream_V_last_V, i5 %inStream_V_id_V, i6 %inStream_V_dest_V, void @empty_5" [cluster2.cpp:85]   --->   Operation 48 'specaxissidechannel' 'specaxissidechannel_ln85' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/2] (0.00ns)   --->   "%cluster_count = call i32 @dbscan, i32 %distances, i1 %visited, i5 %clusters_id, i9 %clusters_members, i32 %clusters_member_count, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [cluster2.cpp:96]   --->   Operation 49 'call' 'cluster_count' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 50 [1/1] (2.55ns)   --->   "%sub42 = add i32 %cluster_count, i32 4294967295" [cluster2.cpp:96]   --->   Operation 50 'add' 'sub42' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln99 = br void %VITIS_LOOP_111_3" [cluster2.cpp:99]   --->   Operation 51 'br' 'br_ln99' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 4.46>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%phi_mul_load = load i40 %phi_mul"   --->   Operation 52 'load' 'phi_mul_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "%i = load i31 %i_1" [cluster2.cpp:99]   --->   Operation 53 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%empty_107 = trunc i40 %phi_mul_load"   --->   Operation 54 'trunc' 'empty_107' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (2.87ns)   --->   "%next_mul = add i40 %phi_mul_load, i40 360"   --->   Operation 55 'add' 'next_mul' <Predicate = true> <Delay = 2.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln99_1 = zext i31 %i" [cluster2.cpp:99]   --->   Operation 56 'zext' 'zext_ln99_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 57 [1/1] (2.47ns)   --->   "%icmp_ln99 = icmp_slt  i32 %zext_ln99_1, i32 %cluster_count" [cluster2.cpp:99]   --->   Operation 57 'icmp' 'icmp_ln99' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 58 [1/1] (2.52ns)   --->   "%add_ln99 = add i31 %i, i31 1" [cluster2.cpp:99]   --->   Operation 58 'add' 'add_ln99' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln99 = br i1 %icmp_ln99, void %for.end60.loopexit, void %VITIS_LOOP_111_3.split" [cluster2.cpp:99]   --->   Operation 59 'br' 'br_ln99' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln99 = zext i31 %i" [cluster2.cpp:99]   --->   Operation 60 'zext' 'zext_ln99' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%clusters_id_addr = getelementptr i5 %clusters_id, i64 0, i64 %zext_ln99" [cluster2.cpp:107]   --->   Operation 61 'getelementptr' 'clusters_id_addr' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_7 : Operation 62 [2/2] (3.25ns)   --->   "%tmp_id_V = load i9 %clusters_id_addr"   --->   Operation 62 'load' 'tmp_id_V' <Predicate = (icmp_ln99)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 360> <RAM>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%clusters_member_count_addr = getelementptr i32 %clusters_member_count, i64 0, i64 %zext_ln99" [cluster2.cpp:99]   --->   Operation 63 'getelementptr' 'clusters_member_count_addr' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_7 : Operation 64 [2/2] (3.25ns)   --->   "%clusters_member_count_load = load i9 %clusters_member_count_addr" [cluster2.cpp:99]   --->   Operation 64 'load' 'clusters_member_count_load' <Predicate = (icmp_ln99)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 360> <RAM>
ST_7 : Operation 65 [1/1] (2.47ns)   --->   "%icmp_ln118 = icmp_eq  i32 %zext_ln99_1, i32 %sub42" [cluster2.cpp:118]   --->   Operation 65 'icmp' 'icmp_ln118' <Predicate = (icmp_ln99)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 66 [1/1] (1.58ns)   --->   "%store_ln99 = store i31 %add_ln99, i31 %i_1" [cluster2.cpp:99]   --->   Operation 66 'store' 'store_ln99' <Predicate = (icmp_ln99)> <Delay = 1.58>
ST_7 : Operation 67 [1/1] (1.58ns)   --->   "%store_ln99 = store i40 %next_mul, i40 %phi_mul" [cluster2.cpp:99]   --->   Operation 67 'store' 'store_ln99' <Predicate = (icmp_ln99)> <Delay = 1.58>

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 68 [1/2] (3.25ns)   --->   "%tmp_id_V = load i9 %clusters_id_addr"   --->   Operation 68 'load' 'tmp_id_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 360> <RAM>
ST_8 : Operation 69 [2/2] (0.00ns)   --->   "%write_ln258 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %outStream_V_data_V, i4 %outStream_V_keep_V, i4 %outStream_V_strb_V, i2 %outStream_V_user_V, i1 %outStream_V_last_V, i5 %outStream_V_id_V, i6 %outStream_V_dest_V, i32 720, i4 15, i4 15, i2 1, i1 0, i5 %tmp_id_V, i6 0"   --->   Operation 69 'write' 'write_ln258' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 70 [1/2] (3.25ns)   --->   "%clusters_member_count_load = load i9 %clusters_member_count_addr" [cluster2.cpp:99]   --->   Operation 70 'load' 'clusters_member_count_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 360> <RAM>

State 9 <SV = 8> <Delay = 2.55>
ST_9 : Operation 71 [1/2] (0.00ns)   --->   "%write_ln258 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %outStream_V_data_V, i4 %outStream_V_keep_V, i4 %outStream_V_strb_V, i2 %outStream_V_user_V, i1 %outStream_V_last_V, i5 %outStream_V_id_V, i6 %outStream_V_dest_V, i32 720, i4 15, i4 15, i2 1, i1 0, i5 %tmp_id_V, i6 0"   --->   Operation 71 'write' 'write_ln258' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_9 : Operation 72 [1/1] (2.55ns)   --->   "%sub = add i32 %clusters_member_count_load, i32 4294967295" [cluster2.cpp:99]   --->   Operation 72 'add' 'sub' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 73 [1/1] (0.00ns)   --->   "%empty_108 = wait i32 @_ssdm_op_Wait"   --->   Operation 73 'wait' 'empty_108' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 5.36>
ST_10 : Operation 74 [2/2] (5.36ns)   --->   "%call_ln99 = call void @clusterOp2_Pipeline_VITIS_LOOP_111_3, i32 %clusters_member_count_load, i17 %empty_107, i9 %clusters_members, i32 %sub, i1 %icmp_ln118, i5 %tmp_id_V, i32 %outStream_V_data_V, i4 %outStream_V_keep_V, i4 %outStream_V_strb_V, i2 %outStream_V_user_V, i1 %outStream_V_last_V, i5 %outStream_V_id_V, i6 %outStream_V_dest_V" [cluster2.cpp:99]   --->   Operation 74 'call' 'call_ln99' <Predicate = true> <Delay = 5.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 3.25>
ST_11 : Operation 75 [1/1] (0.00ns)   --->   "%specloopname_ln99 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [cluster2.cpp:99]   --->   Operation 75 'specloopname' 'specloopname_ln99' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 76 [1/2] (3.25ns)   --->   "%call_ln99 = call void @clusterOp2_Pipeline_VITIS_LOOP_111_3, i32 %clusters_member_count_load, i17 %empty_107, i9 %clusters_members, i32 %sub, i1 %icmp_ln118, i5 %tmp_id_V, i32 %outStream_V_data_V, i4 %outStream_V_keep_V, i4 %outStream_V_strb_V, i2 %outStream_V_user_V, i1 %outStream_V_last_V, i5 %outStream_V_id_V, i6 %outStream_V_dest_V" [cluster2.cpp:99]   --->   Operation 76 'call' 'call_ln99' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln99 = br void %VITIS_LOOP_111_3" [cluster2.cpp:99]   --->   Operation 77 'br' 'br_ln99' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 78 [1/1] (0.00ns)   --->   "%ret_ln130 = ret" [cluster2.cpp:130]   --->   Operation 78 'ret' 'ret_ln130' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inStream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ref_4oPi_table_256_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_sin_cos_K0_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_sin_cos_K1_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_sin_cos_K2_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_sin_cos_K3_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_sin_cos_K4_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phi_mul                    (alloca             ) [ 0111111111110]
i_1                        (alloca             ) [ 0111111111110]
distances                  (alloca             ) [ 0011111000000]
visited                    (alloca             ) [ 0011111000000]
clusters_id                (alloca             ) [ 0011111111110]
clusters_members           (alloca             ) [ 0011111111110]
clusters_member_count      (alloca             ) [ 0011111111110]
store_ln99                 (store              ) [ 0000000000000]
store_ln99                 (store              ) [ 0000000000000]
call_ln0                   (call               ) [ 0000000000000]
empty                      (wait               ) [ 0000000000000]
call_ln0                   (call               ) [ 0000000000000]
empty_106                  (wait               ) [ 0000000000000]
spectopmodule_ln79         (spectopmodule      ) [ 0000000000000]
specinterface_ln0          (specinterface      ) [ 0000000000000]
specbitsmap_ln0            (specbitsmap        ) [ 0000000000000]
specbitsmap_ln0            (specbitsmap        ) [ 0000000000000]
specbitsmap_ln0            (specbitsmap        ) [ 0000000000000]
specbitsmap_ln0            (specbitsmap        ) [ 0000000000000]
specbitsmap_ln0            (specbitsmap        ) [ 0000000000000]
specbitsmap_ln0            (specbitsmap        ) [ 0000000000000]
specbitsmap_ln0            (specbitsmap        ) [ 0000000000000]
specinterface_ln0          (specinterface      ) [ 0000000000000]
specbitsmap_ln0            (specbitsmap        ) [ 0000000000000]
specbitsmap_ln0            (specbitsmap        ) [ 0000000000000]
specbitsmap_ln0            (specbitsmap        ) [ 0000000000000]
specbitsmap_ln0            (specbitsmap        ) [ 0000000000000]
specbitsmap_ln0            (specbitsmap        ) [ 0000000000000]
specbitsmap_ln0            (specbitsmap        ) [ 0000000000000]
specbitsmap_ln0            (specbitsmap        ) [ 0000000000000]
specinterface_ln0          (specinterface      ) [ 0000000000000]
specaxissidechannel_ln85   (specaxissidechannel) [ 0000000000000]
specaxissidechannel_ln85   (specaxissidechannel) [ 0000000000000]
cluster_count              (call               ) [ 0000000111110]
sub42                      (add                ) [ 0000000111110]
br_ln99                    (br                 ) [ 0000000000000]
phi_mul_load               (load               ) [ 0000000000000]
i                          (load               ) [ 0000000000000]
empty_107                  (trunc              ) [ 0000000011110]
next_mul                   (add                ) [ 0000000000000]
zext_ln99_1                (zext               ) [ 0000000000000]
icmp_ln99                  (icmp               ) [ 0000000111110]
add_ln99                   (add                ) [ 0000000000000]
br_ln99                    (br                 ) [ 0000000000000]
zext_ln99                  (zext               ) [ 0000000000000]
clusters_id_addr           (getelementptr      ) [ 0000000010000]
clusters_member_count_addr (getelementptr      ) [ 0000000010000]
icmp_ln118                 (icmp               ) [ 0000000011110]
store_ln99                 (store              ) [ 0000000000000]
store_ln99                 (store              ) [ 0000000000000]
tmp_id_V                   (load               ) [ 0000000001110]
clusters_member_count_load (load               ) [ 0000000001110]
write_ln258                (write              ) [ 0000000000000]
sub                        (add                ) [ 0000000000110]
empty_108                  (wait               ) [ 0000000000000]
specloopname_ln99          (specloopname       ) [ 0000000000000]
call_ln99                  (call               ) [ 0000000000000]
br_ln99                    (br                 ) [ 0000000000000]
ret_ln130                  (ret                ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inStream_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inStream_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="inStream_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="inStream_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="inStream_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="inStream_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="inStream_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="outStream_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="outStream_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="outStream_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="outStream_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="outStream_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="outStream_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="outStream_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="ref_4oPi_table_256_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ref_4oPi_table_256_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="fourth_order_double_sin_cos_K0_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_sin_cos_K0_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="fourth_order_double_sin_cos_K1_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_sin_cos_K1_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="fourth_order_double_sin_cos_K2_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_sin_cos_K2_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="fourth_order_double_sin_cos_K3_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_sin_cos_K3_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="fourth_order_double_sin_cos_K4_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_sin_cos_K4_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="clusterOp2_Pipeline_1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="clusterOp2_Pipeline_VITIS_LOOP_90_1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dbscan"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="clusterOp2_Pipeline_VITIS_LOOP_111_3"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="108" class="1004" name="phi_mul_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_mul/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="i_1_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="distances_alloca_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="distances/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="visited_alloca_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="visited/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="clusters_id_alloca_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="clusters_id/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="clusters_members_alloca_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="9" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="clusters_members/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="clusters_member_count_alloca_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="clusters_member_count/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_write_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="0" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="0" index="2" bw="4" slack="0"/>
<pin id="140" dir="0" index="3" bw="4" slack="0"/>
<pin id="141" dir="0" index="4" bw="2" slack="0"/>
<pin id="142" dir="0" index="5" bw="1" slack="0"/>
<pin id="143" dir="0" index="6" bw="5" slack="0"/>
<pin id="144" dir="0" index="7" bw="6" slack="0"/>
<pin id="145" dir="0" index="8" bw="11" slack="0"/>
<pin id="146" dir="0" index="9" bw="1" slack="0"/>
<pin id="147" dir="0" index="10" bw="1" slack="0"/>
<pin id="148" dir="0" index="11" bw="1" slack="0"/>
<pin id="149" dir="0" index="12" bw="1" slack="0"/>
<pin id="150" dir="0" index="13" bw="5" slack="0"/>
<pin id="151" dir="0" index="14" bw="1" slack="0"/>
<pin id="152" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln258/8 "/>
</bind>
</comp>

<comp id="167" class="1004" name="clusters_id_addr_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="31" slack="0"/>
<pin id="171" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="clusters_id_addr/7 "/>
</bind>
</comp>

<comp id="173" class="1004" name="grp_access_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="9" slack="0"/>
<pin id="175" dir="0" index="1" bw="5" slack="2147483647"/>
<pin id="176" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="177" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_id_V/7 "/>
</bind>
</comp>

<comp id="180" class="1004" name="clusters_member_count_addr_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="31" slack="0"/>
<pin id="184" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="clusters_member_count_addr/7 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_access_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="9" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="189" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="clusters_member_count_load/7 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_clusterOp2_Pipeline_1_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="0" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="grp_clusterOp2_Pipeline_VITIS_LOOP_90_1_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="0" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="0"/>
<pin id="201" dir="0" index="2" bw="4" slack="0"/>
<pin id="202" dir="0" index="3" bw="4" slack="0"/>
<pin id="203" dir="0" index="4" bw="2" slack="0"/>
<pin id="204" dir="0" index="5" bw="1" slack="0"/>
<pin id="205" dir="0" index="6" bw="5" slack="0"/>
<pin id="206" dir="0" index="7" bw="6" slack="0"/>
<pin id="207" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="208" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="217" class="1004" name="grp_dbscan_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="0"/>
<pin id="219" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="220" dir="0" index="2" bw="1" slack="2147483647"/>
<pin id="221" dir="0" index="3" bw="5" slack="2147483647"/>
<pin id="222" dir="0" index="4" bw="9" slack="2147483647"/>
<pin id="223" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="224" dir="0" index="6" bw="256" slack="0"/>
<pin id="225" dir="0" index="7" bw="59" slack="0"/>
<pin id="226" dir="0" index="8" bw="52" slack="0"/>
<pin id="227" dir="0" index="9" bw="44" slack="0"/>
<pin id="228" dir="0" index="10" bw="33" slack="0"/>
<pin id="229" dir="0" index="11" bw="25" slack="0"/>
<pin id="230" dir="1" index="12" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="cluster_count/5 "/>
</bind>
</comp>

<comp id="238" class="1004" name="grp_clusterOp2_Pipeline_VITIS_LOOP_111_3_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="0" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="2"/>
<pin id="241" dir="0" index="2" bw="17" slack="3"/>
<pin id="242" dir="0" index="3" bw="9" slack="2147483647"/>
<pin id="243" dir="0" index="4" bw="32" slack="1"/>
<pin id="244" dir="0" index="5" bw="1" slack="3"/>
<pin id="245" dir="0" index="6" bw="5" slack="2"/>
<pin id="246" dir="0" index="7" bw="32" slack="0"/>
<pin id="247" dir="0" index="8" bw="4" slack="0"/>
<pin id="248" dir="0" index="9" bw="4" slack="0"/>
<pin id="249" dir="0" index="10" bw="2" slack="0"/>
<pin id="250" dir="0" index="11" bw="1" slack="0"/>
<pin id="251" dir="0" index="12" bw="5" slack="0"/>
<pin id="252" dir="0" index="13" bw="6" slack="0"/>
<pin id="253" dir="1" index="14" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln99/10 "/>
</bind>
</comp>

<comp id="262" class="1004" name="store_ln99_store_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="0" index="1" bw="31" slack="0"/>
<pin id="265" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln99/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="store_ln99_store_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="0"/>
<pin id="269" dir="0" index="1" bw="40" slack="0"/>
<pin id="270" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln99/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="sub42_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub42/6 "/>
</bind>
</comp>

<comp id="278" class="1004" name="phi_mul_load_load_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="40" slack="6"/>
<pin id="280" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_mul_load/7 "/>
</bind>
</comp>

<comp id="281" class="1004" name="i_load_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="31" slack="6"/>
<pin id="283" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/7 "/>
</bind>
</comp>

<comp id="284" class="1004" name="empty_107_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="40" slack="0"/>
<pin id="286" dir="1" index="1" bw="17" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_107/7 "/>
</bind>
</comp>

<comp id="288" class="1004" name="next_mul_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="40" slack="0"/>
<pin id="290" dir="0" index="1" bw="10" slack="0"/>
<pin id="291" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/7 "/>
</bind>
</comp>

<comp id="294" class="1004" name="zext_ln99_1_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="31" slack="0"/>
<pin id="296" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln99_1/7 "/>
</bind>
</comp>

<comp id="298" class="1004" name="icmp_ln99_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="0"/>
<pin id="300" dir="0" index="1" bw="32" slack="1"/>
<pin id="301" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln99/7 "/>
</bind>
</comp>

<comp id="303" class="1004" name="add_ln99_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="31" slack="0"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln99/7 "/>
</bind>
</comp>

<comp id="309" class="1004" name="zext_ln99_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="31" slack="0"/>
<pin id="311" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln99/7 "/>
</bind>
</comp>

<comp id="315" class="1004" name="icmp_ln118_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="0"/>
<pin id="317" dir="0" index="1" bw="32" slack="1"/>
<pin id="318" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln118/7 "/>
</bind>
</comp>

<comp id="320" class="1004" name="store_ln99_store_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="31" slack="0"/>
<pin id="322" dir="0" index="1" bw="31" slack="6"/>
<pin id="323" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln99/7 "/>
</bind>
</comp>

<comp id="325" class="1004" name="store_ln99_store_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="40" slack="0"/>
<pin id="327" dir="0" index="1" bw="40" slack="6"/>
<pin id="328" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln99/7 "/>
</bind>
</comp>

<comp id="330" class="1004" name="sub_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="1"/>
<pin id="332" dir="0" index="1" bw="1" slack="0"/>
<pin id="333" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub/9 "/>
</bind>
</comp>

<comp id="335" class="1005" name="phi_mul_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="40" slack="0"/>
<pin id="337" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opset="phi_mul "/>
</bind>
</comp>

<comp id="342" class="1005" name="i_1_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="31" slack="0"/>
<pin id="344" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="349" class="1005" name="cluster_count_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="32" slack="1"/>
<pin id="351" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cluster_count "/>
</bind>
</comp>

<comp id="354" class="1005" name="sub42_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="1"/>
<pin id="356" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub42 "/>
</bind>
</comp>

<comp id="359" class="1005" name="empty_107_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="17" slack="3"/>
<pin id="361" dir="1" index="1" bw="17" slack="3"/>
</pin_list>
<bind>
<opset="empty_107 "/>
</bind>
</comp>

<comp id="367" class="1005" name="clusters_id_addr_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="9" slack="1"/>
<pin id="369" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="clusters_id_addr "/>
</bind>
</comp>

<comp id="372" class="1005" name="clusters_member_count_addr_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="9" slack="1"/>
<pin id="374" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="clusters_member_count_addr "/>
</bind>
</comp>

<comp id="377" class="1005" name="icmp_ln118_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="3"/>
<pin id="379" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln118 "/>
</bind>
</comp>

<comp id="382" class="1005" name="tmp_id_V_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="5" slack="1"/>
<pin id="384" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_id_V "/>
</bind>
</comp>

<comp id="388" class="1005" name="clusters_member_count_load_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="1"/>
<pin id="390" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="clusters_member_count_load "/>
</bind>
</comp>

<comp id="394" class="1005" name="sub_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="1"/>
<pin id="396" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="111"><net_src comp="40" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="40" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="42" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="42" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="42" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="42" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="42" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="153"><net_src comp="90" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="154"><net_src comp="14" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="155"><net_src comp="16" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="156"><net_src comp="18" pin="0"/><net_sink comp="136" pin=3"/></net>

<net id="157"><net_src comp="20" pin="0"/><net_sink comp="136" pin=4"/></net>

<net id="158"><net_src comp="22" pin="0"/><net_sink comp="136" pin=5"/></net>

<net id="159"><net_src comp="24" pin="0"/><net_sink comp="136" pin=6"/></net>

<net id="160"><net_src comp="26" pin="0"/><net_sink comp="136" pin=7"/></net>

<net id="161"><net_src comp="92" pin="0"/><net_sink comp="136" pin=8"/></net>

<net id="162"><net_src comp="94" pin="0"/><net_sink comp="136" pin=9"/></net>

<net id="163"><net_src comp="94" pin="0"/><net_sink comp="136" pin=10"/></net>

<net id="164"><net_src comp="96" pin="0"/><net_sink comp="136" pin=11"/></net>

<net id="165"><net_src comp="98" pin="0"/><net_sink comp="136" pin=12"/></net>

<net id="166"><net_src comp="100" pin="0"/><net_sink comp="136" pin=14"/></net>

<net id="172"><net_src comp="88" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="178"><net_src comp="173" pin="3"/><net_sink comp="136" pin=13"/></net>

<net id="179"><net_src comp="167" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="185"><net_src comp="88" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="191"><net_src comp="180" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="196"><net_src comp="44" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="120" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="209"><net_src comp="52" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="210"><net_src comp="0" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="211"><net_src comp="2" pin="0"/><net_sink comp="198" pin=2"/></net>

<net id="212"><net_src comp="4" pin="0"/><net_sink comp="198" pin=3"/></net>

<net id="213"><net_src comp="6" pin="0"/><net_sink comp="198" pin=4"/></net>

<net id="214"><net_src comp="8" pin="0"/><net_sink comp="198" pin=5"/></net>

<net id="215"><net_src comp="10" pin="0"/><net_sink comp="198" pin=6"/></net>

<net id="216"><net_src comp="12" pin="0"/><net_sink comp="198" pin=7"/></net>

<net id="231"><net_src comp="54" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="232"><net_src comp="28" pin="0"/><net_sink comp="217" pin=6"/></net>

<net id="233"><net_src comp="30" pin="0"/><net_sink comp="217" pin=7"/></net>

<net id="234"><net_src comp="32" pin="0"/><net_sink comp="217" pin=8"/></net>

<net id="235"><net_src comp="34" pin="0"/><net_sink comp="217" pin=9"/></net>

<net id="236"><net_src comp="36" pin="0"/><net_sink comp="217" pin=10"/></net>

<net id="237"><net_src comp="38" pin="0"/><net_sink comp="217" pin=11"/></net>

<net id="254"><net_src comp="102" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="255"><net_src comp="14" pin="0"/><net_sink comp="238" pin=7"/></net>

<net id="256"><net_src comp="16" pin="0"/><net_sink comp="238" pin=8"/></net>

<net id="257"><net_src comp="18" pin="0"/><net_sink comp="238" pin=9"/></net>

<net id="258"><net_src comp="20" pin="0"/><net_sink comp="238" pin=10"/></net>

<net id="259"><net_src comp="22" pin="0"/><net_sink comp="238" pin=11"/></net>

<net id="260"><net_src comp="24" pin="0"/><net_sink comp="238" pin=12"/></net>

<net id="261"><net_src comp="26" pin="0"/><net_sink comp="238" pin=13"/></net>

<net id="266"><net_src comp="46" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="271"><net_src comp="48" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="276"><net_src comp="217" pin="12"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="70" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="287"><net_src comp="278" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="292"><net_src comp="278" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="84" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="297"><net_src comp="281" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="302"><net_src comp="294" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="307"><net_src comp="281" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="86" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="312"><net_src comp="281" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="314"><net_src comp="309" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="319"><net_src comp="294" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="324"><net_src comp="303" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="329"><net_src comp="288" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="334"><net_src comp="70" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="338"><net_src comp="108" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="340"><net_src comp="335" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="341"><net_src comp="335" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="345"><net_src comp="112" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="347"><net_src comp="342" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="348"><net_src comp="342" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="352"><net_src comp="217" pin="12"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="357"><net_src comp="272" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="362"><net_src comp="284" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="370"><net_src comp="167" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="375"><net_src comp="180" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="380"><net_src comp="315" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="238" pin=5"/></net>

<net id="385"><net_src comp="173" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="136" pin=13"/></net>

<net id="387"><net_src comp="382" pin="1"/><net_sink comp="238" pin=6"/></net>

<net id="391"><net_src comp="186" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="393"><net_src comp="388" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="397"><net_src comp="330" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="238" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outStream_V_data_V | {9 10 11 }
	Port: outStream_V_keep_V | {9 10 11 }
	Port: outStream_V_strb_V | {9 10 11 }
	Port: outStream_V_user_V | {9 10 11 }
	Port: outStream_V_last_V | {9 10 11 }
	Port: outStream_V_id_V | {9 10 11 }
	Port: outStream_V_dest_V | {9 10 11 }
 - Input state : 
	Port: clusterOp2 : inStream_V_data_V | {3 4 }
	Port: clusterOp2 : inStream_V_keep_V | {3 4 }
	Port: clusterOp2 : inStream_V_strb_V | {3 4 }
	Port: clusterOp2 : inStream_V_user_V | {3 4 }
	Port: clusterOp2 : inStream_V_last_V | {3 4 }
	Port: clusterOp2 : inStream_V_id_V | {3 4 }
	Port: clusterOp2 : inStream_V_dest_V | {3 4 }
	Port: clusterOp2 : ref_4oPi_table_256_V | {5 6 }
	Port: clusterOp2 : fourth_order_double_sin_cos_K0_V | {5 6 }
	Port: clusterOp2 : fourth_order_double_sin_cos_K1_V | {5 6 }
	Port: clusterOp2 : fourth_order_double_sin_cos_K2_V | {5 6 }
	Port: clusterOp2 : fourth_order_double_sin_cos_K3_V | {5 6 }
	Port: clusterOp2 : fourth_order_double_sin_cos_K4_V | {5 6 }
  - Chain level:
	State 1
		call_ln0 : 1
		store_ln99 : 1
		store_ln99 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
		sub42 : 1
	State 7
		empty_107 : 1
		next_mul : 1
		zext_ln99_1 : 1
		icmp_ln99 : 2
		add_ln99 : 1
		br_ln99 : 3
		zext_ln99 : 1
		clusters_id_addr : 2
		tmp_id_V : 3
		clusters_member_count_addr : 2
		clusters_member_count_load : 3
		icmp_ln118 : 2
		store_ln99 : 2
		store_ln99 : 2
	State 8
		write_ln258 : 1
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|                 Functional Unit                 |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|-------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |         grp_clusterOp2_Pipeline_1_fu_192        |    0    |    0    |    0    |    9    |    25   |    0    |
|   call   |  grp_clusterOp2_Pipeline_VITIS_LOOP_90_1_fu_198 |    0    |    0    |    0    |    9    |    25   |    0    |
|          |                grp_dbscan_fu_217                |    1    |   850   | 439.123 |  95061  |  89113  |    0    |
|          | grp_clusterOp2_Pipeline_VITIS_LOOP_111_3_fu_238 |    0    |    0    |  1.588  |    54   |   109   |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                   sub42_fu_272                  |    0    |    0    |    0    |    0    |    39   |    0    |
|    add   |                 next_mul_fu_288                 |    0    |    0    |    0    |    0    |    47   |    0    |
|          |                 add_ln99_fu_303                 |    0    |    0    |    0    |    0    |    38   |    0    |
|          |                    sub_fu_330                   |    0    |    0    |    0    |    0    |    39   |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   icmp   |                 icmp_ln99_fu_298                |    0    |    0    |    0    |    0    |    18   |    0    |
|          |                icmp_ln118_fu_315                |    0    |    0    |    0    |    0    |    18   |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   write  |                 grp_write_fu_136                |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   trunc  |                 empty_107_fu_284                |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   zext   |                zext_ln99_1_fu_294               |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                 zext_ln99_fu_309                |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                                 |    1    |   850   | 440.711 |  95133  |  89471  |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+--------------------------------+--------+--------+--------+--------+
|                                |  BRAM  |   FF   |   LUT  |  URAM  |
+--------------------------------+--------+--------+--------+--------+
|           clusters_id          |    1   |    0   |    0   |    0   |
|      clusters_member_count     |    1   |    0   |    0   |    0   |
|        clusters_members        |   72   |    0   |    0   |    0   |
|            distances           |    1   |    0   |    0   |    0   |
|fourth_order_double_sin_cos_K0_V|    -   |   59   |   236  |    -   |
|fourth_order_double_sin_cos_K1_V|    -   |   52   |   208  |    -   |
|fourth_order_double_sin_cos_K2_V|    -   |   44   |   176  |    -   |
|fourth_order_double_sin_cos_K3_V|    -   |   33   |   132  |    -   |
|fourth_order_double_sin_cos_K4_V|    -   |   25   |   100  |    -   |
|      ref_4oPi_table_256_V      |    8   |    0   |    0   |    -   |
|             visited            |    0   |    1   |    6   |    0   |
+--------------------------------+--------+--------+--------+--------+
|              Total             |   83   |   214  |   858  |    0   |
+--------------------------------+--------+--------+--------+--------+

* Register list:
+----------------------------------+--------+
|                                  |   FF   |
+----------------------------------+--------+
|       cluster_count_reg_349      |   32   |
|     clusters_id_addr_reg_367     |    9   |
|clusters_member_count_addr_reg_372|    9   |
|clusters_member_count_load_reg_388|   32   |
|         empty_107_reg_359        |   17   |
|            i_1_reg_342           |   31   |
|        icmp_ln118_reg_377        |    1   |
|          phi_mul_reg_335         |   40   |
|           sub42_reg_354          |   32   |
|            sub_reg_394           |   32   |
|         tmp_id_V_reg_382         |    5   |
+----------------------------------+--------+
|               Total              |   240  |
+----------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_136 |  p13 |   2  |   5  |   10   ||    9    |
| grp_access_fu_173 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_186 |  p0  |   2  |   9  |   18   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   46   ||  4.764  ||    27   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    1   |   850  |   440  |  95133 |  89471 |    0   |
|   Memory  |   83   |    -   |    -   |   214  |   858  |    0   |
|Multiplexer|    -   |    -   |    4   |    -   |   27   |    -   |
|  Register |    -   |    -   |    -   |   240  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   84   |   850  |   445  |  95587 |  90356 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
