

================================================================
== Vitis HLS Report for 'BackPropagateDecoderWeightChanges'
================================================================
* Date:           Thu Jul 13 23:01:09 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.232 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       57|       57|  0.570 us|  0.570 us|   57|   57|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                             |                                                   |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                           Instance                          |                       Module                      |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_BackPropagateDecoderWeightChanges_Pipeline_Loop31_fu_46  |BackPropagateDecoderWeightChanges_Pipeline_Loop31  |       12|       12|  0.120 us|  0.120 us|   12|   12|       no|
        +-------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop3   |       56|       56|        14|          -|          -|     4|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%d = alloca i32 1"   --->   Operation 4 'alloca' 'd' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (1.58ns)   --->   "%store_ln236 = store i3 0, i3 %d" [HLS/src/AutoEncoder.cpp:236]   --->   Operation 5 'store' 'store_ln236' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%br_ln236 = br void %for.body" [HLS/src/AutoEncoder.cpp:236]   --->   Operation 6 'br' 'br_ln236' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.23>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%d_4 = load i3 %d"   --->   Operation 7 'load' 'd_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (1.13ns)   --->   "%icmp_ln236 = icmp_eq  i3 %d_4, i3 4" [HLS/src/AutoEncoder.cpp:236]   --->   Operation 8 'icmp' 'icmp_ln236' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 9 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (1.65ns)   --->   "%add_ln236 = add i3 %d_4, i3 1" [HLS/src/AutoEncoder.cpp:236]   --->   Operation 10 'add' 'add_ln236' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln236 = br i1 %icmp_ln236, void %for.body.split, void %for.end23" [HLS/src/AutoEncoder.cpp:236]   --->   Operation 11 'br' 'br_ln236' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln236 = zext i3 %d_4" [HLS/src/AutoEncoder.cpp:236]   --->   Operation 12 'zext' 'zext_ln236' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%Deltas_addr = getelementptr i1 %Deltas, i64 0, i64 %zext_ln236" [HLS/src/AutoEncoder.cpp:244]   --->   Operation 13 'getelementptr' 'Deltas_addr' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (2.32ns)   --->   "%store_ln244 = store i1 0, i2 %Deltas_addr" [HLS/src/AutoEncoder.cpp:244]   --->   Operation 14 'store' 'store_ln244' <Predicate = (!icmp_ln236)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 4> <RAM>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%empty_51 = trunc i3 %d_4"   --->   Operation 15 'trunc' 'empty_51' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i2.i1, i2 %empty_51, i2 %empty_51, i1 0"   --->   Operation 16 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 17 [2/2] (4.10ns)   --->   "%call_ln0 = call void @BackPropagateDecoderWeightChanges_Pipeline_Loop31, i5 %tmp_6, i1 %DecoderWeightChanges"   --->   Operation 17 'call' 'call_ln0' <Predicate = (!icmp_ln236)> <Delay = 4.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln236 = store i3 %add_ln236, i3 %d" [HLS/src/AutoEncoder.cpp:236]   --->   Operation 18 'store' 'store_ln236' <Predicate = (!icmp_ln236)> <Delay = 1.58>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%ret_ln256 = ret" [HLS/src/AutoEncoder.cpp:256]   --->   Operation 19 'ret' 'ret_ln256' <Predicate = (icmp_ln236)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%specloopname_ln236 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [HLS/src/AutoEncoder.cpp:236]   --->   Operation 20 'specloopname' 'specloopname_ln236' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/2] (0.00ns)   --->   "%call_ln0 = call void @BackPropagateDecoderWeightChanges_Pipeline_Loop31, i5 %tmp_6, i1 %DecoderWeightChanges"   --->   Operation 21 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln236 = br void %for.body" [HLS/src/AutoEncoder.cpp:236]   --->   Operation 22 'br' 'br_ln236' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ DecoderWeightChanges]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Deltas]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
d                  (alloca           ) [ 0111]
store_ln236        (store            ) [ 0000]
br_ln236           (br               ) [ 0000]
d_4                (load             ) [ 0000]
icmp_ln236         (icmp             ) [ 0011]
empty              (speclooptripcount) [ 0000]
add_ln236          (add              ) [ 0000]
br_ln236           (br               ) [ 0000]
zext_ln236         (zext             ) [ 0000]
Deltas_addr        (getelementptr    ) [ 0000]
store_ln244        (store            ) [ 0000]
empty_51           (trunc            ) [ 0000]
tmp_6              (bitconcatenate   ) [ 0001]
store_ln236        (store            ) [ 0000]
ret_ln256          (ret              ) [ 0000]
specloopname_ln236 (specloopname     ) [ 0000]
call_ln0           (call             ) [ 0000]
br_ln236           (br               ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="DecoderWeightChanges">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DecoderWeightChanges"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="Deltas">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Deltas"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="BackPropagateDecoderWeightChanges_Pipeline_Loop31"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="28" class="1004" name="d_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="1" slack="0"/>
<pin id="30" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="d/1 "/>
</bind>
</comp>

<comp id="32" class="1004" name="Deltas_addr_gep_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="1" slack="0"/>
<pin id="34" dir="0" index="1" bw="1" slack="0"/>
<pin id="35" dir="0" index="2" bw="3" slack="0"/>
<pin id="36" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Deltas_addr/2 "/>
</bind>
</comp>

<comp id="39" class="1004" name="store_ln244_access_fu_39">
<pin_list>
<pin id="40" dir="0" index="0" bw="2" slack="0"/>
<pin id="41" dir="0" index="1" bw="1" slack="0"/>
<pin id="42" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="43" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln244/2 "/>
</bind>
</comp>

<comp id="46" class="1004" name="grp_BackPropagateDecoderWeightChanges_Pipeline_Loop31_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="0" slack="0"/>
<pin id="48" dir="0" index="1" bw="5" slack="0"/>
<pin id="49" dir="0" index="2" bw="1" slack="0"/>
<pin id="50" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="53" class="1004" name="store_ln236_store_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="1" slack="0"/>
<pin id="55" dir="0" index="1" bw="3" slack="0"/>
<pin id="56" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln236/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="d_4_load_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="3" slack="1"/>
<pin id="60" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="d_4/2 "/>
</bind>
</comp>

<comp id="61" class="1004" name="icmp_ln236_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="3" slack="0"/>
<pin id="63" dir="0" index="1" bw="3" slack="0"/>
<pin id="64" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln236/2 "/>
</bind>
</comp>

<comp id="67" class="1004" name="add_ln236_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="3" slack="0"/>
<pin id="69" dir="0" index="1" bw="1" slack="0"/>
<pin id="70" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln236/2 "/>
</bind>
</comp>

<comp id="73" class="1004" name="zext_ln236_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="3" slack="0"/>
<pin id="75" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln236/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="empty_51_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="3" slack="0"/>
<pin id="80" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_51/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="tmp_6_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="5" slack="0"/>
<pin id="84" dir="0" index="1" bw="2" slack="0"/>
<pin id="85" dir="0" index="2" bw="2" slack="0"/>
<pin id="86" dir="0" index="3" bw="1" slack="0"/>
<pin id="87" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="93" class="1004" name="store_ln236_store_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="3" slack="0"/>
<pin id="95" dir="0" index="1" bw="3" slack="1"/>
<pin id="96" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln236/2 "/>
</bind>
</comp>

<comp id="98" class="1005" name="d_reg_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="3" slack="0"/>
<pin id="100" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="d "/>
</bind>
</comp>

<comp id="108" class="1005" name="tmp_6_reg_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="5" slack="1"/>
<pin id="110" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="31"><net_src comp="4" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="37"><net_src comp="2" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="38"><net_src comp="16" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="44"><net_src comp="18" pin="0"/><net_sink comp="39" pin=1"/></net>

<net id="45"><net_src comp="32" pin="3"/><net_sink comp="39" pin=0"/></net>

<net id="51"><net_src comp="22" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="52"><net_src comp="0" pin="0"/><net_sink comp="46" pin=2"/></net>

<net id="57"><net_src comp="6" pin="0"/><net_sink comp="53" pin=0"/></net>

<net id="65"><net_src comp="58" pin="1"/><net_sink comp="61" pin=0"/></net>

<net id="66"><net_src comp="8" pin="0"/><net_sink comp="61" pin=1"/></net>

<net id="71"><net_src comp="58" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="72"><net_src comp="14" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="76"><net_src comp="58" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="77"><net_src comp="73" pin="1"/><net_sink comp="32" pin=2"/></net>

<net id="81"><net_src comp="58" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="88"><net_src comp="20" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="78" pin="1"/><net_sink comp="82" pin=1"/></net>

<net id="90"><net_src comp="78" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="91"><net_src comp="18" pin="0"/><net_sink comp="82" pin=3"/></net>

<net id="92"><net_src comp="82" pin="4"/><net_sink comp="46" pin=1"/></net>

<net id="97"><net_src comp="67" pin="2"/><net_sink comp="93" pin=0"/></net>

<net id="101"><net_src comp="28" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="102"><net_src comp="98" pin="1"/><net_sink comp="53" pin=1"/></net>

<net id="103"><net_src comp="98" pin="1"/><net_sink comp="58" pin=0"/></net>

<net id="104"><net_src comp="98" pin="1"/><net_sink comp="93" pin=1"/></net>

<net id="111"><net_src comp="82" pin="4"/><net_sink comp="108" pin=0"/></net>

<net id="112"><net_src comp="108" pin="1"/><net_sink comp="46" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: DecoderWeightChanges | {2 3 }
	Port: Deltas | {2 }
 - Input state : 
  - Chain level:
	State 1
		store_ln236 : 1
	State 2
		icmp_ln236 : 1
		add_ln236 : 1
		br_ln236 : 2
		zext_ln236 : 1
		Deltas_addr : 2
		store_ln244 : 3
		empty_51 : 1
		tmp_6 : 2
		call_ln0 : 3
		store_ln236 : 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------------------|---------|---------|
| Operation|                       Functional Unit                       |    FF   |   LUT   |
|----------|-------------------------------------------------------------|---------|---------|
|   call   | grp_BackPropagateDecoderWeightChanges_Pipeline_Loop31_fu_46 |    4    |    35   |
|----------|-------------------------------------------------------------|---------|---------|
|    add   |                       add_ln236_fu_67                       |    0    |    11   |
|----------|-------------------------------------------------------------|---------|---------|
|   icmp   |                       icmp_ln236_fu_61                      |    0    |    8    |
|----------|-------------------------------------------------------------|---------|---------|
|   zext   |                       zext_ln236_fu_73                      |    0    |    0    |
|----------|-------------------------------------------------------------|---------|---------|
|   trunc  |                        empty_51_fu_78                       |    0    |    0    |
|----------|-------------------------------------------------------------|---------|---------|
|bitconcatenate|                         tmp_6_fu_82                         |    0    |    0    |
|----------|-------------------------------------------------------------|---------|---------|
|   Total  |                                                             |    4    |    54   |
|----------|-------------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------+--------+
|             |   FF   |
+-------------+--------+
|   d_reg_98  |    3   |
|tmp_6_reg_108|    5   |
+-------------+--------+
|    Total    |    8   |
+-------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------------------------------------|------|------|------|--------||---------||---------|
|                             Comp                            |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_BackPropagateDecoderWeightChanges_Pipeline_Loop31_fu_46 |  p1  |   2  |   5  |   10   ||    9    |
|-------------------------------------------------------------|------|------|------|--------||---------||---------|
|                            Total                            |      |      |      |   10   ||  1.588  ||    9    |
|-------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    4   |   54   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |    8   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   12   |   63   |
+-----------+--------+--------+--------+
