// Seed: 3375216857
module module_0 (
    input wand id_0,
    output tri id_1
    , id_7,
    output tri1 id_2,
    output supply1 id_3,
    output wand id_4,
    input wire id_5
);
  wire id_8;
  assign id_7 = id_0;
  wire id_9;
endmodule
module module_1 (
    output logic id_0,
    output tri id_1,
    id_3 id_4
);
  reg  id_5;
  wire id_6;
  tri  id_7;
  module_0(
      id_7, id_1, id_7, id_1, id_7, id_7
  );
  wire id_8;
  id_9 :
  assert property (@(posedge 1) id_7)
  else begin
    if (1) begin
      id_5 <= 1;
    end
    id_4 = id_5 == id_3;
    if (1) begin
      $display(id_9);
    end
    id_3 <= #id_8 1'b0;
    id_0 <= id_7 < 1;
    id_1 = id_9;
    id_3 = id_7 && 1;
  end
  supply1  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ;
  assign id_7  = id_31;
  assign id_22 = id_14;
endmodule
