Time resolution is 1 ps
$stop called at time : 43 ns : File "C:/Projects/FPGA_SSD1331_OLED_Interface/src/test/clock_divider_tb.v" Line 64
