Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Mar 28 12:49:44 2024
| Host         : LAPTOP-3EF4A3RH running 64-bit major release  (build 9200)
| Command      : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
| Design       : top
| Device       : xczu9egffvb1156-3
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs                   | 10696 |     0 |    274080 |  3.90 |
|   LUT as Logic             |  8729 |     0 |    274080 |  3.18 |
|   LUT as Memory            |  1967 |     0 |    144000 |  1.37 |
|     LUT as Distributed RAM |   120 |     0 |           |       |
|     LUT as Shift Register  |  1847 |     0 |           |       |
| CLB Registers              | 16143 |     0 |    548160 |  2.94 |
|   Register as Flip Flop    | 16143 |     0 |    548160 |  2.94 |
|   Register as Latch        |     0 |     0 |    548160 |  0.00 |
| CARRY8                     |   218 |     0 |     34260 |  0.64 |
| F7 Muxes                   |   401 |     0 |    137040 |  0.29 |
| F8 Muxes                   |    70 |     0 |     68520 |  0.10 |
| F9 Muxes                   |     0 |     0 |     34260 |  0.00 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 116   |          Yes |           - |          Set |
| 1703  |          Yes |           - |        Reset |
| 190   |          Yes |         Set |            - |
| 14134 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Available | Util% |
+--------------------------------------------+-------+-------+-----------+-------+
| CLB                                        |  2382 |     0 |     34260 |  6.95 |
|   CLBL                                     |  1168 |     0 |           |       |
|   CLBM                                     |  1214 |     0 |           |       |
| LUT as Logic                               |  8729 |     0 |    274080 |  3.18 |
|   using O5 output only                     |   171 |       |           |       |
|   using O6 output only                     |  6831 |       |           |       |
|   using O5 and O6                          |  1727 |       |           |       |
| LUT as Memory                              |  1967 |     0 |    144000 |  1.37 |
|   LUT as Distributed RAM                   |   120 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |     0 |       |           |       |
|     using O5 and O6                        |   120 |       |           |       |
|   LUT as Shift Register                    |  1847 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |   117 |       |           |       |
|     using O5 and O6                        |  1730 |       |           |       |
| CLB Registers                              | 16143 |     0 |    548160 |  2.94 |
|   Register driven from within the CLB      |  7866 |       |           |       |
|   Register driven from outside the CLB     |  8277 |       |           |       |
|     LUT in front of the register is unused |  6450 |       |           |       |
|     LUT in front of the register is used   |  1827 |       |           |       |
| Unique Control Sets                        |   375 |       |     68520 |  0.55 |
+--------------------------------------------+-------+-------+-----------+-------+
* Note: Available Control Sets calculated as CLB Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |   43 |     0 |       912 |  4.71 |
|   RAMB36/FIFO*    |   42 |     0 |       912 |  4.61 |
|     FIFO36E2 only |    2 |       |           |       |
|     RAMB36E2 only |   40 |       |           |       |
|   RAMB18          |    2 |     0 |      1824 |  0.11 |
|     RAMB18E2 only |    2 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      2520 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |   25 |    25 |       328 |  7.62 |
| HPIOB_M          |    0 |     0 |        96 |  0.00 |
| HPIOB_S          |    0 |     0 |        96 |  0.00 |
| HDIOB_M          |   13 |    13 |        60 | 21.67 |
|   INPUT          |    8 |       |           |       |
|   OUTPUT         |    5 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HDIOB_S          |   12 |    12 |        60 | 20.00 |
|   INPUT          |    8 |       |           |       |
|   OUTPUT         |    4 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOB_SNGL       |    0 |     0 |        16 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |        96 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |        96 |  0.00 |
| HDIOBDIFFINBUF   |    1 |     1 |        60 |  1.67 |
|   DIFFINBUF      |    1 |     1 |           |       |
| BITSLICE_CONTROL |    0 |     0 |        32 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       208 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        32 |  0.00 |
| RIU_OR           |    0 |     0 |        16 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |   10 |     0 |       404 |  2.48 |
|   BUFGCE             |    6 |     0 |       116 |  5.17 |
|   BUFGCE_DIV         |    0 |     0 |        16 |  0.00 |
|   BUFG_GT            |    4 |     0 |       168 |  2.38 |
|   BUFG_PS            |    0 |     0 |        72 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        32 |  0.00 |
| PLL                  |    1 |     0 |         8 | 12.50 |
| MMCM                 |    0 |     0 |         4 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| GTHE4_CHANNEL   |    1 |     1 |        24 |  4.17 |
| GTHE4_COMMON    |    1 |     0 |         6 | 16.67 |
| OBUFDS_GTE4     |    0 |     0 |        12 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        12 |  0.00 |
| PS8             |    0 |     0 |         1 |  0.00 |
| SYSMONE4        |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    1 |     0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+---------------+-------+---------------------+
|    Ref Name   |  Used | Functional Category |
+---------------+-------+---------------------+
| FDRE          | 14134 |            Register |
| LUT6          |  4479 |                 CLB |
| SRL16E        |  2568 |                 CLB |
| LUT4          |  1891 |                 CLB |
| FDCE          |  1703 |            Register |
| LUT3          |  1516 |                 CLB |
| LUT5          |  1204 |                 CLB |
| LUT2          |  1161 |                 CLB |
| SRLC32E       |  1007 |                 CLB |
| MUXF7         |   401 |                 CLB |
| CARRY8        |   218 |                 CLB |
| LUT1          |   205 |                 CLB |
| FDSE          |   190 |            Register |
| RAMD32        |   188 |                 CLB |
| FDPE          |   116 |            Register |
| MUXF8         |    70 |                 CLB |
| RAMS32        |    52 |                 CLB |
| RAMB36E2      |    40 |           Block Ram |
| IBUFCTRL      |    15 |              Others |
| INBUF         |    14 |                 I/O |
| OBUF          |     9 |                 I/O |
| BUFGCE        |     6 |               Clock |
| BUFG_GT       |     4 |               Clock |
| SRLC16E       |     2 |                 CLB |
| RAMB18E2      |     2 |           Block Ram |
| FIFO36E2      |     2 |           Block Ram |
| BUFG_GT_SYNC  |     2 |               Clock |
| PLLE4_ADV     |     1 |               Clock |
| IBUFDS_GTE4   |     1 |                 I/O |
| GTHE4_COMMON  |     1 |            Advanced |
| GTHE4_CHANNEL |     1 |            Advanced |
| DIFFINBUF     |     1 |                 I/O |
| BSCANE2       |     1 |       Configuration |
+---------------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-------------------------------------+------+
|               Ref Name              | Used |
+-------------------------------------+------+
| fifo_72_72                          |    2 |
| pll_74_25_clk                       |    1 |
| ila_ethernet                        |    1 |
| fifo_ethernet_payload_keep          |    1 |
| fifo_ethernet_payload               |    1 |
| dbg_hub                             |    1 |
| axi4_stream_sfp_ethernet_controller |    1 |
+-------------------------------------+------+


