// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module ViT_act_compute_add (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_inout2_AWVALID,
        m_axi_inout2_AWREADY,
        m_axi_inout2_AWADDR,
        m_axi_inout2_AWID,
        m_axi_inout2_AWLEN,
        m_axi_inout2_AWSIZE,
        m_axi_inout2_AWBURST,
        m_axi_inout2_AWLOCK,
        m_axi_inout2_AWCACHE,
        m_axi_inout2_AWPROT,
        m_axi_inout2_AWQOS,
        m_axi_inout2_AWREGION,
        m_axi_inout2_AWUSER,
        m_axi_inout2_WVALID,
        m_axi_inout2_WREADY,
        m_axi_inout2_WDATA,
        m_axi_inout2_WSTRB,
        m_axi_inout2_WLAST,
        m_axi_inout2_WID,
        m_axi_inout2_WUSER,
        m_axi_inout2_ARVALID,
        m_axi_inout2_ARREADY,
        m_axi_inout2_ARADDR,
        m_axi_inout2_ARID,
        m_axi_inout2_ARLEN,
        m_axi_inout2_ARSIZE,
        m_axi_inout2_ARBURST,
        m_axi_inout2_ARLOCK,
        m_axi_inout2_ARCACHE,
        m_axi_inout2_ARPROT,
        m_axi_inout2_ARQOS,
        m_axi_inout2_ARREGION,
        m_axi_inout2_ARUSER,
        m_axi_inout2_RVALID,
        m_axi_inout2_RREADY,
        m_axi_inout2_RDATA,
        m_axi_inout2_RLAST,
        m_axi_inout2_RID,
        m_axi_inout2_RFIFONUM,
        m_axi_inout2_RUSER,
        m_axi_inout2_RRESP,
        m_axi_inout2_BVALID,
        m_axi_inout2_BREADY,
        m_axi_inout2_BRESP,
        m_axi_inout2_BID,
        m_axi_inout2_BUSER,
        m_axi_inout3_AWVALID,
        m_axi_inout3_AWREADY,
        m_axi_inout3_AWADDR,
        m_axi_inout3_AWID,
        m_axi_inout3_AWLEN,
        m_axi_inout3_AWSIZE,
        m_axi_inout3_AWBURST,
        m_axi_inout3_AWLOCK,
        m_axi_inout3_AWCACHE,
        m_axi_inout3_AWPROT,
        m_axi_inout3_AWQOS,
        m_axi_inout3_AWREGION,
        m_axi_inout3_AWUSER,
        m_axi_inout3_WVALID,
        m_axi_inout3_WREADY,
        m_axi_inout3_WDATA,
        m_axi_inout3_WSTRB,
        m_axi_inout3_WLAST,
        m_axi_inout3_WID,
        m_axi_inout3_WUSER,
        m_axi_inout3_ARVALID,
        m_axi_inout3_ARREADY,
        m_axi_inout3_ARADDR,
        m_axi_inout3_ARID,
        m_axi_inout3_ARLEN,
        m_axi_inout3_ARSIZE,
        m_axi_inout3_ARBURST,
        m_axi_inout3_ARLOCK,
        m_axi_inout3_ARCACHE,
        m_axi_inout3_ARPROT,
        m_axi_inout3_ARQOS,
        m_axi_inout3_ARREGION,
        m_axi_inout3_ARUSER,
        m_axi_inout3_RVALID,
        m_axi_inout3_RREADY,
        m_axi_inout3_RDATA,
        m_axi_inout3_RLAST,
        m_axi_inout3_RID,
        m_axi_inout3_RFIFONUM,
        m_axi_inout3_RUSER,
        m_axi_inout3_RRESP,
        m_axi_inout3_BVALID,
        m_axi_inout3_BREADY,
        m_axi_inout3_BRESP,
        m_axi_inout3_BID,
        m_axi_inout3_BUSER,
        x,
        y,
        out_r
);

parameter    ap_ST_fsm_pp0_stage0 = 2'd1;
parameter    ap_ST_fsm_pp0_stage1 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_inout2_AWVALID;
input   m_axi_inout2_AWREADY;
output  [63:0] m_axi_inout2_AWADDR;
output  [0:0] m_axi_inout2_AWID;
output  [31:0] m_axi_inout2_AWLEN;
output  [2:0] m_axi_inout2_AWSIZE;
output  [1:0] m_axi_inout2_AWBURST;
output  [1:0] m_axi_inout2_AWLOCK;
output  [3:0] m_axi_inout2_AWCACHE;
output  [2:0] m_axi_inout2_AWPROT;
output  [3:0] m_axi_inout2_AWQOS;
output  [3:0] m_axi_inout2_AWREGION;
output  [0:0] m_axi_inout2_AWUSER;
output   m_axi_inout2_WVALID;
input   m_axi_inout2_WREADY;
output  [255:0] m_axi_inout2_WDATA;
output  [31:0] m_axi_inout2_WSTRB;
output   m_axi_inout2_WLAST;
output  [0:0] m_axi_inout2_WID;
output  [0:0] m_axi_inout2_WUSER;
output   m_axi_inout2_ARVALID;
input   m_axi_inout2_ARREADY;
output  [63:0] m_axi_inout2_ARADDR;
output  [0:0] m_axi_inout2_ARID;
output  [31:0] m_axi_inout2_ARLEN;
output  [2:0] m_axi_inout2_ARSIZE;
output  [1:0] m_axi_inout2_ARBURST;
output  [1:0] m_axi_inout2_ARLOCK;
output  [3:0] m_axi_inout2_ARCACHE;
output  [2:0] m_axi_inout2_ARPROT;
output  [3:0] m_axi_inout2_ARQOS;
output  [3:0] m_axi_inout2_ARREGION;
output  [0:0] m_axi_inout2_ARUSER;
input   m_axi_inout2_RVALID;
output   m_axi_inout2_RREADY;
input  [255:0] m_axi_inout2_RDATA;
input   m_axi_inout2_RLAST;
input  [0:0] m_axi_inout2_RID;
input  [8:0] m_axi_inout2_RFIFONUM;
input  [0:0] m_axi_inout2_RUSER;
input  [1:0] m_axi_inout2_RRESP;
input   m_axi_inout2_BVALID;
output   m_axi_inout2_BREADY;
input  [1:0] m_axi_inout2_BRESP;
input  [0:0] m_axi_inout2_BID;
input  [0:0] m_axi_inout2_BUSER;
output   m_axi_inout3_AWVALID;
input   m_axi_inout3_AWREADY;
output  [63:0] m_axi_inout3_AWADDR;
output  [0:0] m_axi_inout3_AWID;
output  [31:0] m_axi_inout3_AWLEN;
output  [2:0] m_axi_inout3_AWSIZE;
output  [1:0] m_axi_inout3_AWBURST;
output  [1:0] m_axi_inout3_AWLOCK;
output  [3:0] m_axi_inout3_AWCACHE;
output  [2:0] m_axi_inout3_AWPROT;
output  [3:0] m_axi_inout3_AWQOS;
output  [3:0] m_axi_inout3_AWREGION;
output  [0:0] m_axi_inout3_AWUSER;
output   m_axi_inout3_WVALID;
input   m_axi_inout3_WREADY;
output  [255:0] m_axi_inout3_WDATA;
output  [31:0] m_axi_inout3_WSTRB;
output   m_axi_inout3_WLAST;
output  [0:0] m_axi_inout3_WID;
output  [0:0] m_axi_inout3_WUSER;
output   m_axi_inout3_ARVALID;
input   m_axi_inout3_ARREADY;
output  [63:0] m_axi_inout3_ARADDR;
output  [0:0] m_axi_inout3_ARID;
output  [31:0] m_axi_inout3_ARLEN;
output  [2:0] m_axi_inout3_ARSIZE;
output  [1:0] m_axi_inout3_ARBURST;
output  [1:0] m_axi_inout3_ARLOCK;
output  [3:0] m_axi_inout3_ARCACHE;
output  [2:0] m_axi_inout3_ARPROT;
output  [3:0] m_axi_inout3_ARQOS;
output  [3:0] m_axi_inout3_ARREGION;
output  [0:0] m_axi_inout3_ARUSER;
input   m_axi_inout3_RVALID;
output   m_axi_inout3_RREADY;
input  [255:0] m_axi_inout3_RDATA;
input   m_axi_inout3_RLAST;
input  [0:0] m_axi_inout3_RID;
input  [8:0] m_axi_inout3_RFIFONUM;
input  [0:0] m_axi_inout3_RUSER;
input  [1:0] m_axi_inout3_RRESP;
input   m_axi_inout3_BVALID;
output   m_axi_inout3_BREADY;
input  [1:0] m_axi_inout3_BRESP;
input  [0:0] m_axi_inout3_BID;
input  [0:0] m_axi_inout3_BUSER;
input  [63:0] x;
input  [63:0] y;
input  [63:0] out_r;

reg ap_idle;
reg m_axi_inout2_AWVALID;
reg m_axi_inout2_WVALID;
reg m_axi_inout2_ARVALID;
reg m_axi_inout2_RREADY;
reg m_axi_inout2_BREADY;
reg m_axi_inout3_ARVALID;
reg m_axi_inout3_RREADY;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
reg   [0:0] icmp_ln11_reg_565;
reg    ap_block_state2_io;
wire    ap_block_state4_pp0_stage1_iter1;
wire    ap_block_state6_pp0_stage1_iter2;
wire    ap_block_state8_pp0_stage1_iter3;
reg   [0:0] icmp_ln11_reg_565_pp0_iter4_reg;
reg   [0:0] icmp_ln813_reg_551;
reg    ap_predicate_op78_read_state10;
reg    ap_block_state10_pp0_stage1_iter4;
wire    ap_block_state12_pp0_stage1_iter5;
wire    ap_block_state14_pp0_stage1_iter6;
wire    ap_block_state16_pp0_stage1_iter7;
reg    ap_block_pp0_stage1_subdone;
reg    ap_condition_exit_pp0_iter0_stage1;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    inout2_blk_n_AR;
wire    ap_block_pp0_stage1;
reg    inout2_blk_n_R;
wire    ap_block_pp0_stage0;
reg   [0:0] icmp_ln11_reg_565_pp0_iter3_reg;
reg    inout2_blk_n_AW;
reg    inout2_blk_n_W;
reg    inout2_blk_n_B;
reg    inout3_blk_n_AR;
reg    inout3_blk_n_R;
wire   [0:0] icmp_ln813_fu_190_p2;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state5_pp0_stage0_iter2;
wire    ap_block_state7_pp0_stage0_iter3;
reg    ap_block_state9_pp0_stage0_iter4;
wire    ap_block_state11_pp0_stage0_iter5;
wire    ap_block_state13_pp0_stage0_iter6;
wire    ap_block_state15_pp0_stage0_iter7;
reg    ap_block_state17_pp0_stage0_iter8;
reg    ap_block_pp0_stage0_11001;
wire   [31:0] select_ln813_fu_196_p3;
reg   [31:0] select_ln813_reg_555;
wire   [511:0] zext_ln11_fu_212_p1;
reg   [511:0] zext_ln11_reg_560;
wire   [0:0] icmp_ln11_fu_224_p2;
reg   [0:0] icmp_ln11_reg_565_pp0_iter1_reg;
reg   [0:0] icmp_ln11_reg_565_pp0_iter2_reg;
reg   [0:0] icmp_ln11_reg_565_pp0_iter5_reg;
reg   [0:0] icmp_ln11_reg_565_pp0_iter6_reg;
reg   [58:0] trunc_ln18_1_reg_569;
reg   [58:0] trunc_ln813_s_reg_574;
reg   [58:0] trunc_ln18_9_reg_579;
reg   [58:0] trunc_ln18_9_reg_579_pp0_iter1_reg;
reg   [58:0] trunc_ln18_9_reg_579_pp0_iter2_reg;
reg   [58:0] trunc_ln18_9_reg_579_pp0_iter3_reg;
reg   [58:0] trunc_ln18_9_reg_579_pp0_iter4_reg;
reg    ap_block_pp0_stage1_11001;
wire   [31:0] trunc_ln18_fu_321_p1;
reg   [31:0] trunc_ln18_reg_596;
reg   [31:0] trunc_ln18_6_reg_601;
reg   [31:0] trunc_ln18_7_reg_606;
reg   [31:0] tmp_reg_611;
reg   [31:0] tmp_s_reg_616;
reg   [31:0] tmp_216_reg_621;
reg   [31:0] tmp_217_reg_626;
reg   [31:0] tmp_218_reg_631;
reg   [255:0] inout3_addr_read_reg_636;
wire   [31:0] add_ln813_58_fu_411_p2;
reg   [31:0] add_ln813_58_reg_646;
wire   [31:0] add_ln813_59_fu_426_p2;
reg   [31:0] add_ln813_59_reg_651;
wire   [31:0] add_ln813_60_fu_441_p2;
reg   [31:0] add_ln813_60_reg_656;
wire   [31:0] add_ln813_61_fu_456_p2;
reg   [31:0] add_ln813_61_reg_661;
wire   [31:0] add_ln813_62_fu_471_p2;
reg   [31:0] add_ln813_62_reg_666;
wire   [31:0] add_ln813_63_fu_486_p2;
reg   [31:0] add_ln813_63_reg_671;
wire   [31:0] add_ln813_64_fu_501_p2;
reg   [31:0] add_ln813_64_reg_676;
wire   [31:0] add_ln813_65_fu_516_p2;
reg   [31:0] add_ln813_65_reg_681;
reg    ap_enable_reg_pp0_iter0_reg;
reg    ap_block_pp0_stage0_subdone;
wire   [255:0] ap_phi_reg_pp0_iter0_empty_228_reg_175;
reg   [255:0] ap_phi_reg_pp0_iter1_empty_228_reg_175;
reg   [255:0] ap_phi_reg_pp0_iter2_empty_228_reg_175;
reg   [255:0] ap_phi_reg_pp0_iter3_empty_228_reg_175;
reg   [255:0] ap_phi_reg_pp0_iter4_empty_228_reg_175;
reg   [255:0] ap_phi_reg_pp0_iter5_empty_228_reg_175;
wire  signed [63:0] sext_ln18_fu_301_p1;
wire  signed [63:0] sext_ln813_fu_311_p1;
wire  signed [63:0] sext_ln18_1_fu_521_p1;
reg    ap_block_pp0_stage1_01001;
reg   [11:0] i_fu_114;
wire   [11:0] add_ln11_fu_230_p2;
wire    ap_loop_init;
reg   [11:0] ap_sig_allocacmp_i_5;
wire   [4:0] trunc_ln11_fu_186_p1;
wire   [7:0] shl_ln_fu_204_p3;
wire   [16:0] shl_ln1_fu_236_p3;
wire   [63:0] zext_ln18_fu_244_p1;
wire   [63:0] add_ln18_fu_248_p2;
wire   [63:0] add_ln813_fu_264_p2;
wire   [63:0] add_ln18_1_fu_280_p2;
wire   [511:0] tmp_219_fu_395_p3;
wire   [511:0] lshr_ln813_fu_402_p2;
wire   [31:0] trunc_ln813_fu_407_p1;
wire   [31:0] trunc_ln813_31_fu_416_p4;
wire   [31:0] trunc_ln813_32_fu_431_p4;
wire   [31:0] trunc_ln813_33_fu_446_p4;
wire   [31:0] trunc_ln813_34_fu_461_p4;
wire   [31:0] trunc_ln813_35_fu_476_p4;
wire   [31:0] trunc_ln813_36_fu_491_p4;
wire   [31:0] trunc_ln813_37_fu_506_p4;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_condition_exit_pp0_iter7_stage0;
reg    ap_idle_pp0_0to6;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg   [1:0] ap_NS_fsm;
reg    ap_idle_pp0_1to8;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_355;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

ViT_act_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage1),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter7_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage1)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter8 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to6 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter7_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to6 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter7_stage0))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to6 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter7_stage0))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to6 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter7_stage0))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to6 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter7_stage0))) begin
        ap_loop_exit_ready_pp0_iter5_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to6 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter7_stage0))) begin
        ap_loop_exit_ready_pp0_iter6_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to6 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter7_stage0))) begin
        ap_loop_exit_ready_pp0_iter7_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_355)) begin
        if (((icmp_ln813_reg_551 == 1'd1) & (icmp_ln11_reg_565_pp0_iter4_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter5_empty_228_reg_175 <= m_axi_inout3_RDATA;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter5_empty_228_reg_175 <= ap_phi_reg_pp0_iter4_empty_228_reg_175;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln11_fu_224_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i_fu_114 <= add_ln11_fu_230_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_114 <= 12'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln813_58_reg_646 <= add_ln813_58_fu_411_p2;
        add_ln813_59_reg_651 <= add_ln813_59_fu_426_p2;
        add_ln813_60_reg_656 <= add_ln813_60_fu_441_p2;
        add_ln813_61_reg_661 <= add_ln813_61_fu_456_p2;
        add_ln813_62_reg_666 <= add_ln813_62_fu_471_p2;
        add_ln813_63_reg_671 <= add_ln813_63_fu_486_p2;
        add_ln813_64_reg_676 <= add_ln813_64_fu_501_p2;
        add_ln813_65_reg_681 <= add_ln813_65_fu_516_p2;
        icmp_ln11_reg_565 <= icmp_ln11_fu_224_p2;
        icmp_ln11_reg_565_pp0_iter1_reg <= icmp_ln11_reg_565;
        icmp_ln11_reg_565_pp0_iter2_reg <= icmp_ln11_reg_565_pp0_iter1_reg;
        icmp_ln11_reg_565_pp0_iter3_reg <= icmp_ln11_reg_565_pp0_iter2_reg;
        icmp_ln11_reg_565_pp0_iter4_reg <= icmp_ln11_reg_565_pp0_iter3_reg;
        icmp_ln11_reg_565_pp0_iter5_reg <= icmp_ln11_reg_565_pp0_iter4_reg;
        icmp_ln11_reg_565_pp0_iter6_reg <= icmp_ln11_reg_565_pp0_iter5_reg;
        icmp_ln813_reg_551 <= icmp_ln813_fu_190_p2;
        select_ln813_reg_555[1 : 0] <= select_ln813_fu_196_p3[1 : 0];
        trunc_ln18_9_reg_579_pp0_iter1_reg <= trunc_ln18_9_reg_579;
        trunc_ln18_9_reg_579_pp0_iter2_reg <= trunc_ln18_9_reg_579_pp0_iter1_reg;
        trunc_ln18_9_reg_579_pp0_iter3_reg <= trunc_ln18_9_reg_579_pp0_iter2_reg;
        trunc_ln18_9_reg_579_pp0_iter4_reg <= trunc_ln18_9_reg_579_pp0_iter3_reg;
        zext_ln11_reg_560[7 : 3] <= zext_ln11_fu_212_p1[7 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_phi_reg_pp0_iter1_empty_228_reg_175 <= ap_phi_reg_pp0_iter0_empty_228_reg_175;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_phi_reg_pp0_iter2_empty_228_reg_175 <= ap_phi_reg_pp0_iter1_empty_228_reg_175;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_phi_reg_pp0_iter3_empty_228_reg_175 <= ap_phi_reg_pp0_iter2_empty_228_reg_175;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_phi_reg_pp0_iter4_empty_228_reg_175 <= ap_phi_reg_pp0_iter3_empty_228_reg_175;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln11_reg_565_pp0_iter3_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inout3_addr_read_reg_636 <= m_axi_inout3_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln11_reg_565_pp0_iter3_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_216_reg_621 <= {{m_axi_inout2_RDATA[127:96]}};
        tmp_217_reg_626 <= {{m_axi_inout2_RDATA[159:128]}};
        tmp_218_reg_631 <= {{m_axi_inout2_RDATA[191:160]}};
        tmp_reg_611 <= {{m_axi_inout2_RDATA[63:32]}};
        tmp_s_reg_616 <= {{m_axi_inout2_RDATA[95:64]}};
        trunc_ln18_6_reg_601 <= {{m_axi_inout2_RDATA[223:192]}};
        trunc_ln18_7_reg_606 <= {{m_axi_inout2_RDATA[255:224]}};
        trunc_ln18_reg_596 <= trunc_ln18_fu_321_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln11_fu_224_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        trunc_ln18_1_reg_569 <= {{add_ln18_fu_248_p2[63:5]}};
        trunc_ln18_9_reg_579 <= {{add_ln18_1_fu_280_p2[63:5]}};
        trunc_ln813_s_reg_574 <= {{add_ln813_fu_264_p2[63:5]}};
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone) & (icmp_ln11_reg_565 == 1'd1))) begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (icmp_ln11_reg_565_pp0_iter6_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter7_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter7_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter7_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to6 = 1'b1;
    end else begin
        ap_idle_pp0_0to6 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to8 = 1'b1;
    end else begin
        ap_idle_pp0_1to8 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_i_5 = 12'd0;
    end else begin
        ap_sig_allocacmp_i_5 = i_fu_114;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1) & (icmp_ln11_reg_565 == 1'd0))) begin
        inout2_blk_n_AR = m_axi_inout2_ARREADY;
    end else begin
        inout2_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        inout2_blk_n_AW = m_axi_inout2_AWREADY;
    end else begin
        inout2_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        inout2_blk_n_B = m_axi_inout2_BVALID;
    end else begin
        inout2_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln11_reg_565_pp0_iter3_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        inout2_blk_n_R = m_axi_inout2_RVALID;
    end else begin
        inout2_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        inout2_blk_n_W = m_axi_inout2_WREADY;
    end else begin
        inout2_blk_n_W = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1) & (icmp_ln11_reg_565 == 1'd0))) begin
        inout3_blk_n_AR = m_axi_inout3_ARREADY;
    end else begin
        inout3_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1) & (ap_predicate_op78_read_state10 == 1'b1)) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln11_reg_565_pp0_iter3_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)))) begin
        inout3_blk_n_R = m_axi_inout3_RVALID;
    end else begin
        inout3_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln11_reg_565 == 1'd0))) begin
        m_axi_inout2_ARVALID = 1'b1;
    end else begin
        m_axi_inout2_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        m_axi_inout2_AWVALID = 1'b1;
    end else begin
        m_axi_inout2_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        m_axi_inout2_BREADY = 1'b1;
    end else begin
        m_axi_inout2_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln11_reg_565_pp0_iter3_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        m_axi_inout2_RREADY = 1'b1;
    end else begin
        m_axi_inout2_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        m_axi_inout2_WVALID = 1'b1;
    end else begin
        m_axi_inout2_WVALID = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln11_reg_565 == 1'd0))) begin
        m_axi_inout3_ARVALID = 1'b1;
    end else begin
        m_axi_inout3_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_predicate_op78_read_state10 == 1'b1)) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln11_reg_565_pp0_iter3_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        m_axi_inout3_RREADY = 1'b1;
    end else begin
        m_axi_inout3_RREADY = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if (((ap_idle_pp0_0to6 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter7_stage0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to8 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln11_fu_230_p2 = (ap_sig_allocacmp_i_5 + 12'd1);

assign add_ln18_1_fu_280_p2 = (zext_ln18_fu_244_p1 + out_r);

assign add_ln18_fu_248_p2 = (zext_ln18_fu_244_p1 + x);

assign add_ln813_58_fu_411_p2 = (trunc_ln813_fu_407_p1 + trunc_ln18_reg_596);

assign add_ln813_59_fu_426_p2 = (trunc_ln813_31_fu_416_p4 + tmp_reg_611);

assign add_ln813_60_fu_441_p2 = (trunc_ln813_32_fu_431_p4 + tmp_s_reg_616);

assign add_ln813_61_fu_456_p2 = (trunc_ln813_33_fu_446_p4 + tmp_216_reg_621);

assign add_ln813_62_fu_471_p2 = (trunc_ln813_34_fu_461_p4 + tmp_217_reg_626);

assign add_ln813_63_fu_486_p2 = (trunc_ln813_35_fu_476_p4 + tmp_218_reg_631);

assign add_ln813_64_fu_501_p2 = (trunc_ln813_36_fu_491_p4 + trunc_ln18_6_reg_601);

assign add_ln813_65_fu_516_p2 = (trunc_ln813_37_fu_506_p4 + trunc_ln18_7_reg_606);

assign add_ln813_fu_264_p2 = (zext_ln18_fu_244_p1 + y);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((m_axi_inout2_AWREADY == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((ap_enable_reg_pp0_iter8 == 1'b1) & (m_axi_inout2_BVALID == 1'b0)) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (((m_axi_inout2_RVALID == 1'b0) & (icmp_ln11_reg_565_pp0_iter3_reg == 1'd0)) | ((icmp_ln11_reg_565_pp0_iter3_reg == 1'd0) & (m_axi_inout3_RVALID == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((m_axi_inout2_AWREADY == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((ap_enable_reg_pp0_iter8 == 1'b1) & (m_axi_inout2_BVALID == 1'b0)) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (((m_axi_inout2_RVALID == 1'b0) & (icmp_ln11_reg_565_pp0_iter3_reg == 1'd0)) | ((icmp_ln11_reg_565_pp0_iter3_reg == 1'd0) & (m_axi_inout3_RVALID == 1'b0)))));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_01001 = ((ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_op78_read_state10 == 1'b1) & (m_axi_inout3_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_pp0_stage1_11001 = (((m_axi_inout2_WREADY == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_op78_read_state10 == 1'b1) & (m_axi_inout3_RVALID == 1'b0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state2_io)));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = (((m_axi_inout2_WREADY == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_op78_read_state10 == 1'b1) & (m_axi_inout3_RVALID == 1'b0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state2_io)));
end

always @ (*) begin
    ap_block_state10_pp0_stage1_iter4 = ((ap_predicate_op78_read_state10 == 1'b1) & (m_axi_inout3_RVALID == 1'b0));
end

assign ap_block_state11_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage1_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage1_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage1_iter7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state17_pp0_stage0_iter8 = (m_axi_inout2_BVALID == 1'b0);
end

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state2_io = (((icmp_ln11_reg_565 == 1'd0) & (m_axi_inout3_ARREADY == 1'b0)) | ((m_axi_inout2_ARREADY == 1'b0) & (icmp_ln11_reg_565 == 1'd0)));
end

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state9_pp0_stage0_iter4 = (((m_axi_inout2_RVALID == 1'b0) & (icmp_ln11_reg_565_pp0_iter3_reg == 1'd0)) | ((icmp_ln11_reg_565_pp0_iter3_reg == 1'd0) & (m_axi_inout3_RVALID == 1'b0)));
end

always @ (*) begin
    ap_condition_355 = ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage1;

assign ap_phi_reg_pp0_iter0_empty_228_reg_175 = 'bx;

always @ (*) begin
    ap_predicate_op78_read_state10 = ((icmp_ln813_reg_551 == 1'd1) & (icmp_ln11_reg_565_pp0_iter4_reg == 1'd0));
end

assign icmp_ln11_fu_224_p2 = ((ap_sig_allocacmp_i_5 == 12'd3096) ? 1'b1 : 1'b0);

assign icmp_ln813_fu_190_p2 = ((trunc_ln11_fu_186_p1 != 5'd0) ? 1'b1 : 1'b0);

assign lshr_ln813_fu_402_p2 = tmp_219_fu_395_p3 >> zext_ln11_reg_560;

assign m_axi_inout2_ARADDR = sext_ln18_fu_301_p1;

assign m_axi_inout2_ARBURST = 2'd0;

assign m_axi_inout2_ARCACHE = 4'd0;

assign m_axi_inout2_ARID = 1'd0;

assign m_axi_inout2_ARLEN = 32'd1;

assign m_axi_inout2_ARLOCK = 2'd0;

assign m_axi_inout2_ARPROT = 3'd0;

assign m_axi_inout2_ARQOS = 4'd0;

assign m_axi_inout2_ARREGION = 4'd0;

assign m_axi_inout2_ARSIZE = 3'd0;

assign m_axi_inout2_ARUSER = 1'd0;

assign m_axi_inout2_AWADDR = sext_ln18_1_fu_521_p1;

assign m_axi_inout2_AWBURST = 2'd0;

assign m_axi_inout2_AWCACHE = 4'd0;

assign m_axi_inout2_AWID = 1'd0;

assign m_axi_inout2_AWLEN = 32'd1;

assign m_axi_inout2_AWLOCK = 2'd0;

assign m_axi_inout2_AWPROT = 3'd0;

assign m_axi_inout2_AWQOS = 4'd0;

assign m_axi_inout2_AWREGION = 4'd0;

assign m_axi_inout2_AWSIZE = 3'd0;

assign m_axi_inout2_AWUSER = 1'd0;

assign m_axi_inout2_WDATA = {{{{{{{{add_ln813_65_reg_681}, {add_ln813_64_reg_676}}, {add_ln813_63_reg_671}}, {add_ln813_62_reg_666}}, {add_ln813_61_reg_661}}, {add_ln813_60_reg_656}}, {add_ln813_59_reg_651}}, {add_ln813_58_reg_646}};

assign m_axi_inout2_WID = 1'd0;

assign m_axi_inout2_WLAST = 1'b0;

assign m_axi_inout2_WSTRB = 32'd4294967295;

assign m_axi_inout2_WUSER = 1'd0;

assign m_axi_inout3_ARADDR = sext_ln813_fu_311_p1;

assign m_axi_inout3_ARBURST = 2'd0;

assign m_axi_inout3_ARCACHE = 4'd0;

assign m_axi_inout3_ARID = 1'd0;

assign m_axi_inout3_ARLEN = select_ln813_reg_555;

assign m_axi_inout3_ARLOCK = 2'd0;

assign m_axi_inout3_ARPROT = 3'd0;

assign m_axi_inout3_ARQOS = 4'd0;

assign m_axi_inout3_ARREGION = 4'd0;

assign m_axi_inout3_ARSIZE = 3'd0;

assign m_axi_inout3_ARUSER = 1'd0;

assign m_axi_inout3_AWADDR = 64'd0;

assign m_axi_inout3_AWBURST = 2'd0;

assign m_axi_inout3_AWCACHE = 4'd0;

assign m_axi_inout3_AWID = 1'd0;

assign m_axi_inout3_AWLEN = 32'd0;

assign m_axi_inout3_AWLOCK = 2'd0;

assign m_axi_inout3_AWPROT = 3'd0;

assign m_axi_inout3_AWQOS = 4'd0;

assign m_axi_inout3_AWREGION = 4'd0;

assign m_axi_inout3_AWSIZE = 3'd0;

assign m_axi_inout3_AWUSER = 1'd0;

assign m_axi_inout3_AWVALID = 1'b0;

assign m_axi_inout3_BREADY = 1'b0;

assign m_axi_inout3_WDATA = 256'd0;

assign m_axi_inout3_WID = 1'd0;

assign m_axi_inout3_WLAST = 1'b0;

assign m_axi_inout3_WSTRB = 32'd0;

assign m_axi_inout3_WUSER = 1'd0;

assign m_axi_inout3_WVALID = 1'b0;

assign select_ln813_fu_196_p3 = ((icmp_ln813_fu_190_p2[0:0] == 1'b1) ? 32'd2 : 32'd1);

assign sext_ln18_1_fu_521_p1 = $signed(trunc_ln18_9_reg_579_pp0_iter4_reg);

assign sext_ln18_fu_301_p1 = $signed(trunc_ln18_1_reg_569);

assign sext_ln813_fu_311_p1 = $signed(trunc_ln813_s_reg_574);

assign shl_ln1_fu_236_p3 = {{ap_sig_allocacmp_i_5}, {5'd0}};

assign shl_ln_fu_204_p3 = {{trunc_ln11_fu_186_p1}, {3'd0}};

assign tmp_219_fu_395_p3 = {{ap_phi_reg_pp0_iter5_empty_228_reg_175}, {inout3_addr_read_reg_636}};

assign trunc_ln11_fu_186_p1 = y[4:0];

assign trunc_ln18_fu_321_p1 = m_axi_inout2_RDATA[31:0];

assign trunc_ln813_31_fu_416_p4 = {{lshr_ln813_fu_402_p2[63:32]}};

assign trunc_ln813_32_fu_431_p4 = {{lshr_ln813_fu_402_p2[95:64]}};

assign trunc_ln813_33_fu_446_p4 = {{lshr_ln813_fu_402_p2[127:96]}};

assign trunc_ln813_34_fu_461_p4 = {{lshr_ln813_fu_402_p2[159:128]}};

assign trunc_ln813_35_fu_476_p4 = {{lshr_ln813_fu_402_p2[191:160]}};

assign trunc_ln813_36_fu_491_p4 = {{lshr_ln813_fu_402_p2[223:192]}};

assign trunc_ln813_37_fu_506_p4 = {{lshr_ln813_fu_402_p2[255:224]}};

assign trunc_ln813_fu_407_p1 = lshr_ln813_fu_402_p2[31:0];

assign zext_ln11_fu_212_p1 = shl_ln_fu_204_p3;

assign zext_ln18_fu_244_p1 = shl_ln1_fu_236_p3;

always @ (posedge ap_clk) begin
    select_ln813_reg_555[31:2] <= 30'b000000000000000000000000000000;
    zext_ln11_reg_560[2:0] <= 3'b000;
    zext_ln11_reg_560[511:8] <= 504'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
end

endmodule //ViT_act_compute_add
