<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file path="VGA_40MHz_sim/VGA_40MHz.vo" type="VERILOG" />
 <topLevel name="VGA_40MHz" />
 <deviceFamily name="cyclonev" />
</simPackage>
