
050_F3DISCO_TI_Callback.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001b10  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000048  08001c98  08001c98  00011c98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001ce0  08001ce0  00020010  2**0
                  CONTENTS
  4 .ARM          00000000  08001ce0  08001ce0  00020010  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001ce0  08001ce0  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001ce0  08001ce0  00011ce0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001ce4  08001ce4  00011ce4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  08001ce8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020010  2**0
                  CONTENTS
 10 .bss          000000a4  20000010  20000010  00020010  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200000b4  200000b4  00020010  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 13 .debug_info   00009fb7  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000171a  00000000  00000000  00029ff7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000006c8  00000000  00000000  0002b718  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000640  00000000  00000000  0002bde0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001d2d4  00000000  00000000  0002c420  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00009f0a  00000000  00000000  000496f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000b04d4  00000000  00000000  000535fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00103ad2  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00001a68  00000000  00000000  00103b24  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000010 	.word	0x20000010
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08001c80 	.word	0x08001c80

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000014 	.word	0x20000014
 80001c4:	08001c80 	.word	0x08001c80

080001c8 <strlen>:
 80001c8:	4603      	mov	r3, r0
 80001ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ce:	2a00      	cmp	r2, #0
 80001d0:	d1fb      	bne.n	80001ca <strlen+0x2>
 80001d2:	1a18      	subs	r0, r3, r0
 80001d4:	3801      	subs	r0, #1
 80001d6:	4770      	bx	lr

080001d8 <SysTick_Handler>:

#include "main.h"

extern UART_HandleTypeDef huart1;

void SysTick_Handler (void){
 80001d8:	b580      	push	{r7, lr}
 80001da:	af00      	add	r7, sp, #0
	HAL_IncTick();
 80001dc:	f000 f930 	bl	8000440 <HAL_IncTick>
	HAL_SYSTICK_IRQHandler();
 80001e0:	f000 fa5f 	bl	80006a2 <HAL_SYSTICK_IRQHandler>

}
 80001e4:	bf00      	nop
 80001e6:	bd80      	pop	{r7, pc}

080001e8 <USART1_IRQHandler>:


void USART1_IRQHandler (void){
 80001e8:	b580      	push	{r7, lr}
 80001ea:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&huart1);
 80001ec:	4802      	ldr	r0, [pc, #8]	; (80001f8 <USART1_IRQHandler+0x10>)
 80001ee:	f000 fdf3 	bl	8000dd8 <HAL_UART_IRQHandler>
}
 80001f2:	bf00      	nop
 80001f4:	bd80      	pop	{r7, pc}
 80001f6:	bf00      	nop
 80001f8:	2000002c 	.word	0x2000002c

080001fc <main>:
/*************************MAIN************************************/
uint8_t data_buffer[100];
uint8_t recvd_data;
uint8_t count=0;
uint8_t reception_complete=FALSE;
int main (void){
 80001fc:	b580      	push	{r7, lr}
 80001fe:	b082      	sub	sp, #8
 8000200:	af00      	add	r7, sp, #0

	HAL_Init();
 8000202:	f000 f8cf 	bl	80003a4 <HAL_Init>
	SystemClockConfig();
 8000206:	f000 f81b 	bl	8000240 <SystemClockConfig>
	UART1_Init();
 800020a:	f000 f821 	bl	8000250 <UART1_Init>

	uint16_t len_of_data=strlen(user_data);
 800020e:	4b0a      	ldr	r3, [pc, #40]	; (8000238 <main+0x3c>)
 8000210:	681b      	ldr	r3, [r3, #0]
 8000212:	4618      	mov	r0, r3
 8000214:	f7ff ffd8 	bl	80001c8 <strlen>
 8000218:	4603      	mov	r3, r0
 800021a:	80fb      	strh	r3, [r7, #6]
	HAL_UART_Transmit(&huart1, (uint8_t*)user_data, len_of_data, HAL_MAX_DELAY);
 800021c:	4b06      	ldr	r3, [pc, #24]	; (8000238 <main+0x3c>)
 800021e:	6819      	ldr	r1, [r3, #0]
 8000220:	88fa      	ldrh	r2, [r7, #6]
 8000222:	f04f 33ff 	mov.w	r3, #4294967295
 8000226:	4805      	ldr	r0, [pc, #20]	; (800023c <main+0x40>)
 8000228:	f000 fd42 	bl	8000cb0 <HAL_UART_Transmit>



	return 0;
 800022c:	2300      	movs	r3, #0
}//END MAIN
 800022e:	4618      	mov	r0, r3
 8000230:	3708      	adds	r7, #8
 8000232:	46bd      	mov	sp, r7
 8000234:	bd80      	pop	{r7, pc}
 8000236:	bf00      	nop
 8000238:	20000000 	.word	0x20000000
 800023c:	2000002c 	.word	0x2000002c

08000240 <SystemClockConfig>:



void SystemClockConfig(void){
 8000240:	b480      	push	{r7}
 8000242:	af00      	add	r7, sp, #0

}
 8000244:	bf00      	nop
 8000246:	46bd      	mov	sp, r7
 8000248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800024c:	4770      	bx	lr
	...

08000250 <UART1_Init>:

void UART1_Init(void){
 8000250:	b580      	push	{r7, lr}
 8000252:	af00      	add	r7, sp, #0

	huart1.Instance=USART1;						//
 8000254:	4b0f      	ldr	r3, [pc, #60]	; (8000294 <UART1_Init+0x44>)
 8000256:	4a10      	ldr	r2, [pc, #64]	; (8000298 <UART1_Init+0x48>)
 8000258:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate=115200;				//
 800025a:	4b0e      	ldr	r3, [pc, #56]	; (8000294 <UART1_Init+0x44>)
 800025c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000260:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength=UART_WORDLENGTH_8B;	//
 8000262:	4b0c      	ldr	r3, [pc, #48]	; (8000294 <UART1_Init+0x44>)
 8000264:	2200      	movs	r2, #0
 8000266:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits=UART_STOPBITS_1;		//
 8000268:	4b0a      	ldr	r3, [pc, #40]	; (8000294 <UART1_Init+0x44>)
 800026a:	2200      	movs	r2, #0
 800026c:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity=UART_PARITY_NONE;		//
 800026e:	4b09      	ldr	r3, [pc, #36]	; (8000294 <UART1_Init+0x44>)
 8000270:	2200      	movs	r2, #0
 8000272:	611a      	str	r2, [r3, #16]
	huart1.Init.HwFlowCtl=UART_HWCONTROL_NONE;	//
 8000274:	4b07      	ldr	r3, [pc, #28]	; (8000294 <UART1_Init+0x44>)
 8000276:	2200      	movs	r2, #0
 8000278:	619a      	str	r2, [r3, #24]
	huart1.Init.Mode=UART_MODE_TX_RX;			//
 800027a:	4b06      	ldr	r3, [pc, #24]	; (8000294 <UART1_Init+0x44>)
 800027c:	220c      	movs	r2, #12
 800027e:	615a      	str	r2, [r3, #20]
	if (HAL_UART_Init(&huart1) !=HAL_OK){
 8000280:	4804      	ldr	r0, [pc, #16]	; (8000294 <UART1_Init+0x44>)
 8000282:	f000 fcc7 	bl	8000c14 <HAL_UART_Init>
 8000286:	4603      	mov	r3, r0
 8000288:	2b00      	cmp	r3, #0
 800028a:	d001      	beq.n	8000290 <UART1_Init+0x40>
		//There is a problem
		Error_handler();
 800028c:	f000 f806 	bl	800029c <Error_handler>
	}
}
 8000290:	bf00      	nop
 8000292:	bd80      	pop	{r7, pc}
 8000294:	2000002c 	.word	0x2000002c
 8000298:	40013800 	.word	0x40013800

0800029c <Error_handler>:


void Error_handler(void){
 800029c:	b480      	push	{r7}
 800029e:	af00      	add	r7, sp, #0
	while(1);
 80002a0:	e7fe      	b.n	80002a0 <Error_handler+0x4>
	...

080002a4 <HAL_UART_MspInit>:
	HAL_NVIC_SetPriority(UsageFault_IRQn,0,0);

}


void HAL_UART_MspInit(UART_HandleTypeDef *huart){
 80002a4:	b580      	push	{r7, lr}
 80002a6:	b08a      	sub	sp, #40	; 0x28
 80002a8:	af00      	add	r7, sp, #0
 80002aa:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef gpio_uart;
	//here we are going to do the low level inits. of the USART2 peripheral

	//1. enable the clock for the USART1 peripheral
	__HAL_RCC_USART1_CLK_ENABLE();
 80002ac:	4b1d      	ldr	r3, [pc, #116]	; (8000324 <HAL_UART_MspInit+0x80>)
 80002ae:	699b      	ldr	r3, [r3, #24]
 80002b0:	4a1c      	ldr	r2, [pc, #112]	; (8000324 <HAL_UART_MspInit+0x80>)
 80002b2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80002b6:	6193      	str	r3, [r2, #24]
 80002b8:	4b1a      	ldr	r3, [pc, #104]	; (8000324 <HAL_UART_MspInit+0x80>)
 80002ba:	699b      	ldr	r3, [r3, #24]
 80002bc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80002c0:	613b      	str	r3, [r7, #16]
 80002c2:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 80002c4:	4b17      	ldr	r3, [pc, #92]	; (8000324 <HAL_UART_MspInit+0x80>)
 80002c6:	695b      	ldr	r3, [r3, #20]
 80002c8:	4a16      	ldr	r2, [pc, #88]	; (8000324 <HAL_UART_MspInit+0x80>)
 80002ca:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80002ce:	6153      	str	r3, [r2, #20]
 80002d0:	4b14      	ldr	r3, [pc, #80]	; (8000324 <HAL_UART_MspInit+0x80>)
 80002d2:	695b      	ldr	r3, [r3, #20]
 80002d4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80002d8:	60fb      	str	r3, [r7, #12]
 80002da:	68fb      	ldr	r3, [r7, #12]
	//2. Do the pin muxing configurations
	gpio_uart.Pin=GPIO_PIN_4;
 80002dc:	2310      	movs	r3, #16
 80002de:	617b      	str	r3, [r7, #20]
	gpio_uart.Mode=GPIO_MODE_AF_PP;
 80002e0:	2302      	movs	r3, #2
 80002e2:	61bb      	str	r3, [r7, #24]
	gpio_uart.Pull=GPIO_PULLUP;
 80002e4:	2301      	movs	r3, #1
 80002e6:	61fb      	str	r3, [r7, #28]
	gpio_uart.Speed=GPIO_SPEED_FREQ_LOW;
 80002e8:	2300      	movs	r3, #0
 80002ea:	623b      	str	r3, [r7, #32]
	gpio_uart.Alternate=GPIO_AF7_USART1;	//UART2_TX
 80002ec:	2307      	movs	r3, #7
 80002ee:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(GPIOC,&gpio_uart);
 80002f0:	f107 0314 	add.w	r3, r7, #20
 80002f4:	4619      	mov	r1, r3
 80002f6:	480c      	ldr	r0, [pc, #48]	; (8000328 <HAL_UART_MspInit+0x84>)
 80002f8:	f000 fa58 	bl	80007ac <HAL_GPIO_Init>

	//nu trebuie de scrie restul setarilor dearece ele sint fixate in structura
	gpio_uart.Pin=GPIO_PIN_5;		//UART2_RX
 80002fc:	2320      	movs	r3, #32
 80002fe:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOC,&gpio_uart);
 8000300:	f107 0314 	add.w	r3, r7, #20
 8000304:	4619      	mov	r1, r3
 8000306:	4808      	ldr	r0, [pc, #32]	; (8000328 <HAL_UART_MspInit+0x84>)
 8000308:	f000 fa50 	bl	80007ac <HAL_GPIO_Init>
	//3. Enable the IRQ and set up the priority (NVIC settings)
	HAL_NVIC_EnableIRQ(USART1_IRQn);
 800030c:	2025      	movs	r0, #37	; 0x25
 800030e:	f000 f9ae 	bl	800066e <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(USART1_IRQn, 15, 0);
 8000312:	2200      	movs	r2, #0
 8000314:	210f      	movs	r1, #15
 8000316:	2025      	movs	r0, #37	; 0x25
 8000318:	f000 f98d 	bl	8000636 <HAL_NVIC_SetPriority>

}
 800031c:	bf00      	nop
 800031e:	3728      	adds	r7, #40	; 0x28
 8000320:	46bd      	mov	sp, r7
 8000322:	bd80      	pop	{r7, pc}
 8000324:	40021000 	.word	0x40021000
 8000328:	48000800 	.word	0x48000800

0800032c <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800032c:	b480      	push	{r7}
 800032e:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000330:	4b06      	ldr	r3, [pc, #24]	; (800034c <SystemInit+0x20>)
 8000332:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000336:	4a05      	ldr	r2, [pc, #20]	; (800034c <SystemInit+0x20>)
 8000338:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800033c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000340:	bf00      	nop
 8000342:	46bd      	mov	sp, r7
 8000344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000348:	4770      	bx	lr
 800034a:	bf00      	nop
 800034c:	e000ed00 	.word	0xe000ed00

08000350 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000350:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000388 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000354:	480d      	ldr	r0, [pc, #52]	; (800038c <LoopForever+0x6>)
  ldr r1, =_edata
 8000356:	490e      	ldr	r1, [pc, #56]	; (8000390 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000358:	4a0e      	ldr	r2, [pc, #56]	; (8000394 <LoopForever+0xe>)
  movs r3, #0
 800035a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800035c:	e002      	b.n	8000364 <LoopCopyDataInit>

0800035e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800035e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000360:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000362:	3304      	adds	r3, #4

08000364 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000364:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000366:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000368:	d3f9      	bcc.n	800035e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800036a:	4a0b      	ldr	r2, [pc, #44]	; (8000398 <LoopForever+0x12>)
  ldr r4, =_ebss
 800036c:	4c0b      	ldr	r4, [pc, #44]	; (800039c <LoopForever+0x16>)
  movs r3, #0
 800036e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000370:	e001      	b.n	8000376 <LoopFillZerobss>

08000372 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000372:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000374:	3204      	adds	r2, #4

08000376 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000376:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000378:	d3fb      	bcc.n	8000372 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800037a:	f7ff ffd7 	bl	800032c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800037e:	f001 fc5b 	bl	8001c38 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000382:	f7ff ff3b 	bl	80001fc <main>

08000386 <LoopForever>:

LoopForever:
    b LoopForever
 8000386:	e7fe      	b.n	8000386 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000388:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 800038c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000390:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8000394:	08001ce8 	.word	0x08001ce8
  ldr r2, =_sbss
 8000398:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 800039c:	200000b4 	.word	0x200000b4

080003a0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80003a0:	e7fe      	b.n	80003a0 <ADC1_2_IRQHandler>
	...

080003a4 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80003a4:	b580      	push	{r7, lr}
 80003a6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80003a8:	4b08      	ldr	r3, [pc, #32]	; (80003cc <HAL_Init+0x28>)
 80003aa:	681b      	ldr	r3, [r3, #0]
 80003ac:	4a07      	ldr	r2, [pc, #28]	; (80003cc <HAL_Init+0x28>)
 80003ae:	f043 0310 	orr.w	r3, r3, #16
 80003b2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80003b4:	2003      	movs	r0, #3
 80003b6:	f000 f933 	bl	8000620 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80003ba:	2000      	movs	r0, #0
 80003bc:	f000 f810 	bl	80003e0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80003c0:	f000 f806 	bl	80003d0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80003c4:	2300      	movs	r3, #0
}
 80003c6:	4618      	mov	r0, r3
 80003c8:	bd80      	pop	{r7, pc}
 80003ca:	bf00      	nop
 80003cc:	40022000 	.word	0x40022000

080003d0 <HAL_MspInit>:
/**
  * @brief  Initialize the MSP.
  * @retval None
  */
__weak void HAL_MspInit(void)
{
 80003d0:	b480      	push	{r7}
 80003d2:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspInit could be implemented in the user file
   */
}
 80003d4:	bf00      	nop
 80003d6:	46bd      	mov	sp, r7
 80003d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003dc:	4770      	bx	lr
	...

080003e0 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80003e0:	b580      	push	{r7, lr}
 80003e2:	b082      	sub	sp, #8
 80003e4:	af00      	add	r7, sp, #0
 80003e6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80003e8:	4b12      	ldr	r3, [pc, #72]	; (8000434 <HAL_InitTick+0x54>)
 80003ea:	681a      	ldr	r2, [r3, #0]
 80003ec:	4b12      	ldr	r3, [pc, #72]	; (8000438 <HAL_InitTick+0x58>)
 80003ee:	781b      	ldrb	r3, [r3, #0]
 80003f0:	4619      	mov	r1, r3
 80003f2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80003f6:	fbb3 f3f1 	udiv	r3, r3, r1
 80003fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80003fe:	4618      	mov	r0, r3
 8000400:	f000 f943 	bl	800068a <HAL_SYSTICK_Config>
 8000404:	4603      	mov	r3, r0
 8000406:	2b00      	cmp	r3, #0
 8000408:	d001      	beq.n	800040e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800040a:	2301      	movs	r3, #1
 800040c:	e00e      	b.n	800042c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800040e:	687b      	ldr	r3, [r7, #4]
 8000410:	2b0f      	cmp	r3, #15
 8000412:	d80a      	bhi.n	800042a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000414:	2200      	movs	r2, #0
 8000416:	6879      	ldr	r1, [r7, #4]
 8000418:	f04f 30ff 	mov.w	r0, #4294967295
 800041c:	f000 f90b 	bl	8000636 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000420:	4a06      	ldr	r2, [pc, #24]	; (800043c <HAL_InitTick+0x5c>)
 8000422:	687b      	ldr	r3, [r7, #4]
 8000424:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8000426:	2300      	movs	r3, #0
 8000428:	e000      	b.n	800042c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800042a:	2301      	movs	r3, #1
}
 800042c:	4618      	mov	r0, r3
 800042e:	3708      	adds	r7, #8
 8000430:	46bd      	mov	sp, r7
 8000432:	bd80      	pop	{r7, pc}
 8000434:	20000004 	.word	0x20000004
 8000438:	2000000c 	.word	0x2000000c
 800043c:	20000008 	.word	0x20000008

08000440 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000440:	b480      	push	{r7}
 8000442:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000444:	4b06      	ldr	r3, [pc, #24]	; (8000460 <HAL_IncTick+0x20>)
 8000446:	781b      	ldrb	r3, [r3, #0]
 8000448:	461a      	mov	r2, r3
 800044a:	4b06      	ldr	r3, [pc, #24]	; (8000464 <HAL_IncTick+0x24>)
 800044c:	681b      	ldr	r3, [r3, #0]
 800044e:	4413      	add	r3, r2
 8000450:	4a04      	ldr	r2, [pc, #16]	; (8000464 <HAL_IncTick+0x24>)
 8000452:	6013      	str	r3, [r2, #0]
}
 8000454:	bf00      	nop
 8000456:	46bd      	mov	sp, r7
 8000458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800045c:	4770      	bx	lr
 800045e:	bf00      	nop
 8000460:	2000000c 	.word	0x2000000c
 8000464:	200000b0 	.word	0x200000b0

08000468 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000468:	b480      	push	{r7}
 800046a:	af00      	add	r7, sp, #0
  return uwTick;  
 800046c:	4b03      	ldr	r3, [pc, #12]	; (800047c <HAL_GetTick+0x14>)
 800046e:	681b      	ldr	r3, [r3, #0]
}
 8000470:	4618      	mov	r0, r3
 8000472:	46bd      	mov	sp, r7
 8000474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000478:	4770      	bx	lr
 800047a:	bf00      	nop
 800047c:	200000b0 	.word	0x200000b0

08000480 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000480:	b480      	push	{r7}
 8000482:	b085      	sub	sp, #20
 8000484:	af00      	add	r7, sp, #0
 8000486:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000488:	687b      	ldr	r3, [r7, #4]
 800048a:	f003 0307 	and.w	r3, r3, #7
 800048e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000490:	4b0c      	ldr	r3, [pc, #48]	; (80004c4 <__NVIC_SetPriorityGrouping+0x44>)
 8000492:	68db      	ldr	r3, [r3, #12]
 8000494:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000496:	68ba      	ldr	r2, [r7, #8]
 8000498:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800049c:	4013      	ands	r3, r2
 800049e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80004a0:	68fb      	ldr	r3, [r7, #12]
 80004a2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80004a4:	68bb      	ldr	r3, [r7, #8]
 80004a6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80004a8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80004ac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80004b0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80004b2:	4a04      	ldr	r2, [pc, #16]	; (80004c4 <__NVIC_SetPriorityGrouping+0x44>)
 80004b4:	68bb      	ldr	r3, [r7, #8]
 80004b6:	60d3      	str	r3, [r2, #12]
}
 80004b8:	bf00      	nop
 80004ba:	3714      	adds	r7, #20
 80004bc:	46bd      	mov	sp, r7
 80004be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004c2:	4770      	bx	lr
 80004c4:	e000ed00 	.word	0xe000ed00

080004c8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80004c8:	b480      	push	{r7}
 80004ca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80004cc:	4b04      	ldr	r3, [pc, #16]	; (80004e0 <__NVIC_GetPriorityGrouping+0x18>)
 80004ce:	68db      	ldr	r3, [r3, #12]
 80004d0:	0a1b      	lsrs	r3, r3, #8
 80004d2:	f003 0307 	and.w	r3, r3, #7
}
 80004d6:	4618      	mov	r0, r3
 80004d8:	46bd      	mov	sp, r7
 80004da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004de:	4770      	bx	lr
 80004e0:	e000ed00 	.word	0xe000ed00

080004e4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80004e4:	b480      	push	{r7}
 80004e6:	b083      	sub	sp, #12
 80004e8:	af00      	add	r7, sp, #0
 80004ea:	4603      	mov	r3, r0
 80004ec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80004ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80004f2:	2b00      	cmp	r3, #0
 80004f4:	db0b      	blt.n	800050e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80004f6:	79fb      	ldrb	r3, [r7, #7]
 80004f8:	f003 021f 	and.w	r2, r3, #31
 80004fc:	4907      	ldr	r1, [pc, #28]	; (800051c <__NVIC_EnableIRQ+0x38>)
 80004fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000502:	095b      	lsrs	r3, r3, #5
 8000504:	2001      	movs	r0, #1
 8000506:	fa00 f202 	lsl.w	r2, r0, r2
 800050a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800050e:	bf00      	nop
 8000510:	370c      	adds	r7, #12
 8000512:	46bd      	mov	sp, r7
 8000514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000518:	4770      	bx	lr
 800051a:	bf00      	nop
 800051c:	e000e100 	.word	0xe000e100

08000520 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000520:	b480      	push	{r7}
 8000522:	b083      	sub	sp, #12
 8000524:	af00      	add	r7, sp, #0
 8000526:	4603      	mov	r3, r0
 8000528:	6039      	str	r1, [r7, #0]
 800052a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800052c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000530:	2b00      	cmp	r3, #0
 8000532:	db0a      	blt.n	800054a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000534:	683b      	ldr	r3, [r7, #0]
 8000536:	b2da      	uxtb	r2, r3
 8000538:	490c      	ldr	r1, [pc, #48]	; (800056c <__NVIC_SetPriority+0x4c>)
 800053a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800053e:	0112      	lsls	r2, r2, #4
 8000540:	b2d2      	uxtb	r2, r2
 8000542:	440b      	add	r3, r1
 8000544:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000548:	e00a      	b.n	8000560 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800054a:	683b      	ldr	r3, [r7, #0]
 800054c:	b2da      	uxtb	r2, r3
 800054e:	4908      	ldr	r1, [pc, #32]	; (8000570 <__NVIC_SetPriority+0x50>)
 8000550:	79fb      	ldrb	r3, [r7, #7]
 8000552:	f003 030f 	and.w	r3, r3, #15
 8000556:	3b04      	subs	r3, #4
 8000558:	0112      	lsls	r2, r2, #4
 800055a:	b2d2      	uxtb	r2, r2
 800055c:	440b      	add	r3, r1
 800055e:	761a      	strb	r2, [r3, #24]
}
 8000560:	bf00      	nop
 8000562:	370c      	adds	r7, #12
 8000564:	46bd      	mov	sp, r7
 8000566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800056a:	4770      	bx	lr
 800056c:	e000e100 	.word	0xe000e100
 8000570:	e000ed00 	.word	0xe000ed00

08000574 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000574:	b480      	push	{r7}
 8000576:	b089      	sub	sp, #36	; 0x24
 8000578:	af00      	add	r7, sp, #0
 800057a:	60f8      	str	r0, [r7, #12]
 800057c:	60b9      	str	r1, [r7, #8]
 800057e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000580:	68fb      	ldr	r3, [r7, #12]
 8000582:	f003 0307 	and.w	r3, r3, #7
 8000586:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000588:	69fb      	ldr	r3, [r7, #28]
 800058a:	f1c3 0307 	rsb	r3, r3, #7
 800058e:	2b04      	cmp	r3, #4
 8000590:	bf28      	it	cs
 8000592:	2304      	movcs	r3, #4
 8000594:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000596:	69fb      	ldr	r3, [r7, #28]
 8000598:	3304      	adds	r3, #4
 800059a:	2b06      	cmp	r3, #6
 800059c:	d902      	bls.n	80005a4 <NVIC_EncodePriority+0x30>
 800059e:	69fb      	ldr	r3, [r7, #28]
 80005a0:	3b03      	subs	r3, #3
 80005a2:	e000      	b.n	80005a6 <NVIC_EncodePriority+0x32>
 80005a4:	2300      	movs	r3, #0
 80005a6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80005a8:	f04f 32ff 	mov.w	r2, #4294967295
 80005ac:	69bb      	ldr	r3, [r7, #24]
 80005ae:	fa02 f303 	lsl.w	r3, r2, r3
 80005b2:	43da      	mvns	r2, r3
 80005b4:	68bb      	ldr	r3, [r7, #8]
 80005b6:	401a      	ands	r2, r3
 80005b8:	697b      	ldr	r3, [r7, #20]
 80005ba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80005bc:	f04f 31ff 	mov.w	r1, #4294967295
 80005c0:	697b      	ldr	r3, [r7, #20]
 80005c2:	fa01 f303 	lsl.w	r3, r1, r3
 80005c6:	43d9      	mvns	r1, r3
 80005c8:	687b      	ldr	r3, [r7, #4]
 80005ca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80005cc:	4313      	orrs	r3, r2
         );
}
 80005ce:	4618      	mov	r0, r3
 80005d0:	3724      	adds	r7, #36	; 0x24
 80005d2:	46bd      	mov	sp, r7
 80005d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d8:	4770      	bx	lr
	...

080005dc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80005dc:	b580      	push	{r7, lr}
 80005de:	b082      	sub	sp, #8
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80005e4:	687b      	ldr	r3, [r7, #4]
 80005e6:	3b01      	subs	r3, #1
 80005e8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80005ec:	d301      	bcc.n	80005f2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80005ee:	2301      	movs	r3, #1
 80005f0:	e00f      	b.n	8000612 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80005f2:	4a0a      	ldr	r2, [pc, #40]	; (800061c <SysTick_Config+0x40>)
 80005f4:	687b      	ldr	r3, [r7, #4]
 80005f6:	3b01      	subs	r3, #1
 80005f8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80005fa:	210f      	movs	r1, #15
 80005fc:	f04f 30ff 	mov.w	r0, #4294967295
 8000600:	f7ff ff8e 	bl	8000520 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000604:	4b05      	ldr	r3, [pc, #20]	; (800061c <SysTick_Config+0x40>)
 8000606:	2200      	movs	r2, #0
 8000608:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800060a:	4b04      	ldr	r3, [pc, #16]	; (800061c <SysTick_Config+0x40>)
 800060c:	2207      	movs	r2, #7
 800060e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000610:	2300      	movs	r3, #0
}
 8000612:	4618      	mov	r0, r3
 8000614:	3708      	adds	r7, #8
 8000616:	46bd      	mov	sp, r7
 8000618:	bd80      	pop	{r7, pc}
 800061a:	bf00      	nop
 800061c:	e000e010 	.word	0xe000e010

08000620 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000620:	b580      	push	{r7, lr}
 8000622:	b082      	sub	sp, #8
 8000624:	af00      	add	r7, sp, #0
 8000626:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000628:	6878      	ldr	r0, [r7, #4]
 800062a:	f7ff ff29 	bl	8000480 <__NVIC_SetPriorityGrouping>
}
 800062e:	bf00      	nop
 8000630:	3708      	adds	r7, #8
 8000632:	46bd      	mov	sp, r7
 8000634:	bd80      	pop	{r7, pc}

08000636 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000636:	b580      	push	{r7, lr}
 8000638:	b086      	sub	sp, #24
 800063a:	af00      	add	r7, sp, #0
 800063c:	4603      	mov	r3, r0
 800063e:	60b9      	str	r1, [r7, #8]
 8000640:	607a      	str	r2, [r7, #4]
 8000642:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000644:	2300      	movs	r3, #0
 8000646:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000648:	f7ff ff3e 	bl	80004c8 <__NVIC_GetPriorityGrouping>
 800064c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800064e:	687a      	ldr	r2, [r7, #4]
 8000650:	68b9      	ldr	r1, [r7, #8]
 8000652:	6978      	ldr	r0, [r7, #20]
 8000654:	f7ff ff8e 	bl	8000574 <NVIC_EncodePriority>
 8000658:	4602      	mov	r2, r0
 800065a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800065e:	4611      	mov	r1, r2
 8000660:	4618      	mov	r0, r3
 8000662:	f7ff ff5d 	bl	8000520 <__NVIC_SetPriority>
}
 8000666:	bf00      	nop
 8000668:	3718      	adds	r7, #24
 800066a:	46bd      	mov	sp, r7
 800066c:	bd80      	pop	{r7, pc}

0800066e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800066e:	b580      	push	{r7, lr}
 8000670:	b082      	sub	sp, #8
 8000672:	af00      	add	r7, sp, #0
 8000674:	4603      	mov	r3, r0
 8000676:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000678:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800067c:	4618      	mov	r0, r3
 800067e:	f7ff ff31 	bl	80004e4 <__NVIC_EnableIRQ>
}
 8000682:	bf00      	nop
 8000684:	3708      	adds	r7, #8
 8000686:	46bd      	mov	sp, r7
 8000688:	bd80      	pop	{r7, pc}

0800068a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800068a:	b580      	push	{r7, lr}
 800068c:	b082      	sub	sp, #8
 800068e:	af00      	add	r7, sp, #0
 8000690:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000692:	6878      	ldr	r0, [r7, #4]
 8000694:	f7ff ffa2 	bl	80005dc <SysTick_Config>
 8000698:	4603      	mov	r3, r0
}
 800069a:	4618      	mov	r0, r3
 800069c:	3708      	adds	r7, #8
 800069e:	46bd      	mov	sp, r7
 80006a0:	bd80      	pop	{r7, pc}

080006a2 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 80006a2:	b580      	push	{r7, lr}
 80006a4:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 80006a6:	f000 f802 	bl	80006ae <HAL_SYSTICK_Callback>
}
 80006aa:	bf00      	nop
 80006ac:	bd80      	pop	{r7, pc}

080006ae <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 80006ae:	b480      	push	{r7}
 80006b0:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 80006b2:	bf00      	nop
 80006b4:	46bd      	mov	sp, r7
 80006b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ba:	4770      	bx	lr

080006bc <HAL_DMA_Abort>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80006bc:	b480      	push	{r7}
 80006be:	b083      	sub	sp, #12
 80006c0:	af00      	add	r7, sp, #0
 80006c2:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80006ca:	2b02      	cmp	r3, #2
 80006cc:	d008      	beq.n	80006e0 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80006ce:	687b      	ldr	r3, [r7, #4]
 80006d0:	2204      	movs	r2, #4
 80006d2:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80006d4:	687b      	ldr	r3, [r7, #4]
 80006d6:	2200      	movs	r2, #0
 80006d8:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80006dc:	2301      	movs	r3, #1
 80006de:	e020      	b.n	8000722 <HAL_DMA_Abort+0x66>
  }
  else
  {
    /* Disable DMA IT */
     hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80006e0:	687b      	ldr	r3, [r7, #4]
 80006e2:	681b      	ldr	r3, [r3, #0]
 80006e4:	681a      	ldr	r2, [r3, #0]
 80006e6:	687b      	ldr	r3, [r7, #4]
 80006e8:	681b      	ldr	r3, [r3, #0]
 80006ea:	f022 020e 	bic.w	r2, r2, #14
 80006ee:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80006f0:	687b      	ldr	r3, [r7, #4]
 80006f2:	681b      	ldr	r3, [r3, #0]
 80006f4:	681a      	ldr	r2, [r3, #0]
 80006f6:	687b      	ldr	r3, [r7, #4]
 80006f8:	681b      	ldr	r3, [r3, #0]
 80006fa:	f022 0201 	bic.w	r2, r2, #1
 80006fe:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8000700:	687b      	ldr	r3, [r7, #4]
 8000702:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000704:	687b      	ldr	r3, [r7, #4]
 8000706:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000708:	2101      	movs	r1, #1
 800070a:	fa01 f202 	lsl.w	r2, r1, r2
 800070e:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 8000710:	687b      	ldr	r3, [r7, #4]
 8000712:	2201      	movs	r2, #1
 8000714:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8000718:	687b      	ldr	r3, [r7, #4]
 800071a:	2200      	movs	r2, #0
 800071c:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 8000720:	2300      	movs	r3, #0
}
 8000722:	4618      	mov	r0, r3
 8000724:	370c      	adds	r7, #12
 8000726:	46bd      	mov	sp, r7
 8000728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800072c:	4770      	bx	lr

0800072e <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 800072e:	b580      	push	{r7, lr}
 8000730:	b084      	sub	sp, #16
 8000732:	af00      	add	r7, sp, #0
 8000734:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000736:	2300      	movs	r3, #0
 8000738:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800073a:	687b      	ldr	r3, [r7, #4]
 800073c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000740:	2b02      	cmp	r3, #2
 8000742:	d005      	beq.n	8000750 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000744:	687b      	ldr	r3, [r7, #4]
 8000746:	2204      	movs	r2, #4
 8000748:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 800074a:	2301      	movs	r3, #1
 800074c:	73fb      	strb	r3, [r7, #15]
 800074e:	e027      	b.n	80007a0 <HAL_DMA_Abort_IT+0x72>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000750:	687b      	ldr	r3, [r7, #4]
 8000752:	681b      	ldr	r3, [r3, #0]
 8000754:	681a      	ldr	r2, [r3, #0]
 8000756:	687b      	ldr	r3, [r7, #4]
 8000758:	681b      	ldr	r3, [r3, #0]
 800075a:	f022 020e 	bic.w	r2, r2, #14
 800075e:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000760:	687b      	ldr	r3, [r7, #4]
 8000762:	681b      	ldr	r3, [r3, #0]
 8000764:	681a      	ldr	r2, [r3, #0]
 8000766:	687b      	ldr	r3, [r7, #4]
 8000768:	681b      	ldr	r3, [r3, #0]
 800076a:	f022 0201 	bic.w	r2, r2, #1
 800076e:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8000770:	687b      	ldr	r3, [r7, #4]
 8000772:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000774:	687b      	ldr	r3, [r7, #4]
 8000776:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000778:	2101      	movs	r1, #1
 800077a:	fa01 f202 	lsl.w	r2, r1, r2
 800077e:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000780:	687b      	ldr	r3, [r7, #4]
 8000782:	2201      	movs	r2, #1
 8000784:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000788:	687b      	ldr	r3, [r7, #4]
 800078a:	2200      	movs	r2, #0
 800078c:	f883 2020 	strb.w	r2, [r3, #32]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 8000790:	687b      	ldr	r3, [r7, #4]
 8000792:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000794:	2b00      	cmp	r3, #0
 8000796:	d003      	beq.n	80007a0 <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 8000798:	687b      	ldr	r3, [r7, #4]
 800079a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800079c:	6878      	ldr	r0, [r7, #4]
 800079e:	4798      	blx	r3
    } 
  }
  return status;
 80007a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80007a2:	4618      	mov	r0, r3
 80007a4:	3710      	adds	r7, #16
 80007a6:	46bd      	mov	sp, r7
 80007a8:	bd80      	pop	{r7, pc}
	...

080007ac <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80007ac:	b480      	push	{r7}
 80007ae:	b087      	sub	sp, #28
 80007b0:	af00      	add	r7, sp, #0
 80007b2:	6078      	str	r0, [r7, #4]
 80007b4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80007b6:	2300      	movs	r3, #0
 80007b8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80007ba:	e154      	b.n	8000a66 <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80007bc:	683b      	ldr	r3, [r7, #0]
 80007be:	681a      	ldr	r2, [r3, #0]
 80007c0:	2101      	movs	r1, #1
 80007c2:	697b      	ldr	r3, [r7, #20]
 80007c4:	fa01 f303 	lsl.w	r3, r1, r3
 80007c8:	4013      	ands	r3, r2
 80007ca:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80007cc:	68fb      	ldr	r3, [r7, #12]
 80007ce:	2b00      	cmp	r3, #0
 80007d0:	f000 8146 	beq.w	8000a60 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80007d4:	683b      	ldr	r3, [r7, #0]
 80007d6:	685b      	ldr	r3, [r3, #4]
 80007d8:	f003 0303 	and.w	r3, r3, #3
 80007dc:	2b01      	cmp	r3, #1
 80007de:	d005      	beq.n	80007ec <HAL_GPIO_Init+0x40>
 80007e0:	683b      	ldr	r3, [r7, #0]
 80007e2:	685b      	ldr	r3, [r3, #4]
 80007e4:	f003 0303 	and.w	r3, r3, #3
 80007e8:	2b02      	cmp	r3, #2
 80007ea:	d130      	bne.n	800084e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	689b      	ldr	r3, [r3, #8]
 80007f0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80007f2:	697b      	ldr	r3, [r7, #20]
 80007f4:	005b      	lsls	r3, r3, #1
 80007f6:	2203      	movs	r2, #3
 80007f8:	fa02 f303 	lsl.w	r3, r2, r3
 80007fc:	43db      	mvns	r3, r3
 80007fe:	693a      	ldr	r2, [r7, #16]
 8000800:	4013      	ands	r3, r2
 8000802:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000804:	683b      	ldr	r3, [r7, #0]
 8000806:	68da      	ldr	r2, [r3, #12]
 8000808:	697b      	ldr	r3, [r7, #20]
 800080a:	005b      	lsls	r3, r3, #1
 800080c:	fa02 f303 	lsl.w	r3, r2, r3
 8000810:	693a      	ldr	r2, [r7, #16]
 8000812:	4313      	orrs	r3, r2
 8000814:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000816:	687b      	ldr	r3, [r7, #4]
 8000818:	693a      	ldr	r2, [r7, #16]
 800081a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	685b      	ldr	r3, [r3, #4]
 8000820:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000822:	2201      	movs	r2, #1
 8000824:	697b      	ldr	r3, [r7, #20]
 8000826:	fa02 f303 	lsl.w	r3, r2, r3
 800082a:	43db      	mvns	r3, r3
 800082c:	693a      	ldr	r2, [r7, #16]
 800082e:	4013      	ands	r3, r2
 8000830:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000832:	683b      	ldr	r3, [r7, #0]
 8000834:	685b      	ldr	r3, [r3, #4]
 8000836:	091b      	lsrs	r3, r3, #4
 8000838:	f003 0201 	and.w	r2, r3, #1
 800083c:	697b      	ldr	r3, [r7, #20]
 800083e:	fa02 f303 	lsl.w	r3, r2, r3
 8000842:	693a      	ldr	r2, [r7, #16]
 8000844:	4313      	orrs	r3, r2
 8000846:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	693a      	ldr	r2, [r7, #16]
 800084c:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800084e:	683b      	ldr	r3, [r7, #0]
 8000850:	685b      	ldr	r3, [r3, #4]
 8000852:	f003 0303 	and.w	r3, r3, #3
 8000856:	2b03      	cmp	r3, #3
 8000858:	d017      	beq.n	800088a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800085a:	687b      	ldr	r3, [r7, #4]
 800085c:	68db      	ldr	r3, [r3, #12]
 800085e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000860:	697b      	ldr	r3, [r7, #20]
 8000862:	005b      	lsls	r3, r3, #1
 8000864:	2203      	movs	r2, #3
 8000866:	fa02 f303 	lsl.w	r3, r2, r3
 800086a:	43db      	mvns	r3, r3
 800086c:	693a      	ldr	r2, [r7, #16]
 800086e:	4013      	ands	r3, r2
 8000870:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000872:	683b      	ldr	r3, [r7, #0]
 8000874:	689a      	ldr	r2, [r3, #8]
 8000876:	697b      	ldr	r3, [r7, #20]
 8000878:	005b      	lsls	r3, r3, #1
 800087a:	fa02 f303 	lsl.w	r3, r2, r3
 800087e:	693a      	ldr	r2, [r7, #16]
 8000880:	4313      	orrs	r3, r2
 8000882:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000884:	687b      	ldr	r3, [r7, #4]
 8000886:	693a      	ldr	r2, [r7, #16]
 8000888:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800088a:	683b      	ldr	r3, [r7, #0]
 800088c:	685b      	ldr	r3, [r3, #4]
 800088e:	f003 0303 	and.w	r3, r3, #3
 8000892:	2b02      	cmp	r3, #2
 8000894:	d123      	bne.n	80008de <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000896:	697b      	ldr	r3, [r7, #20]
 8000898:	08da      	lsrs	r2, r3, #3
 800089a:	687b      	ldr	r3, [r7, #4]
 800089c:	3208      	adds	r2, #8
 800089e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80008a2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80008a4:	697b      	ldr	r3, [r7, #20]
 80008a6:	f003 0307 	and.w	r3, r3, #7
 80008aa:	009b      	lsls	r3, r3, #2
 80008ac:	220f      	movs	r2, #15
 80008ae:	fa02 f303 	lsl.w	r3, r2, r3
 80008b2:	43db      	mvns	r3, r3
 80008b4:	693a      	ldr	r2, [r7, #16]
 80008b6:	4013      	ands	r3, r2
 80008b8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80008ba:	683b      	ldr	r3, [r7, #0]
 80008bc:	691a      	ldr	r2, [r3, #16]
 80008be:	697b      	ldr	r3, [r7, #20]
 80008c0:	f003 0307 	and.w	r3, r3, #7
 80008c4:	009b      	lsls	r3, r3, #2
 80008c6:	fa02 f303 	lsl.w	r3, r2, r3
 80008ca:	693a      	ldr	r2, [r7, #16]
 80008cc:	4313      	orrs	r3, r2
 80008ce:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80008d0:	697b      	ldr	r3, [r7, #20]
 80008d2:	08da      	lsrs	r2, r3, #3
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	3208      	adds	r2, #8
 80008d8:	6939      	ldr	r1, [r7, #16]
 80008da:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80008de:	687b      	ldr	r3, [r7, #4]
 80008e0:	681b      	ldr	r3, [r3, #0]
 80008e2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80008e4:	697b      	ldr	r3, [r7, #20]
 80008e6:	005b      	lsls	r3, r3, #1
 80008e8:	2203      	movs	r2, #3
 80008ea:	fa02 f303 	lsl.w	r3, r2, r3
 80008ee:	43db      	mvns	r3, r3
 80008f0:	693a      	ldr	r2, [r7, #16]
 80008f2:	4013      	ands	r3, r2
 80008f4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80008f6:	683b      	ldr	r3, [r7, #0]
 80008f8:	685b      	ldr	r3, [r3, #4]
 80008fa:	f003 0203 	and.w	r2, r3, #3
 80008fe:	697b      	ldr	r3, [r7, #20]
 8000900:	005b      	lsls	r3, r3, #1
 8000902:	fa02 f303 	lsl.w	r3, r2, r3
 8000906:	693a      	ldr	r2, [r7, #16]
 8000908:	4313      	orrs	r3, r2
 800090a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800090c:	687b      	ldr	r3, [r7, #4]
 800090e:	693a      	ldr	r2, [r7, #16]
 8000910:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000912:	683b      	ldr	r3, [r7, #0]
 8000914:	685b      	ldr	r3, [r3, #4]
 8000916:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800091a:	2b00      	cmp	r3, #0
 800091c:	f000 80a0 	beq.w	8000a60 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000920:	4b58      	ldr	r3, [pc, #352]	; (8000a84 <HAL_GPIO_Init+0x2d8>)
 8000922:	699b      	ldr	r3, [r3, #24]
 8000924:	4a57      	ldr	r2, [pc, #348]	; (8000a84 <HAL_GPIO_Init+0x2d8>)
 8000926:	f043 0301 	orr.w	r3, r3, #1
 800092a:	6193      	str	r3, [r2, #24]
 800092c:	4b55      	ldr	r3, [pc, #340]	; (8000a84 <HAL_GPIO_Init+0x2d8>)
 800092e:	699b      	ldr	r3, [r3, #24]
 8000930:	f003 0301 	and.w	r3, r3, #1
 8000934:	60bb      	str	r3, [r7, #8]
 8000936:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000938:	4a53      	ldr	r2, [pc, #332]	; (8000a88 <HAL_GPIO_Init+0x2dc>)
 800093a:	697b      	ldr	r3, [r7, #20]
 800093c:	089b      	lsrs	r3, r3, #2
 800093e:	3302      	adds	r3, #2
 8000940:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000944:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000946:	697b      	ldr	r3, [r7, #20]
 8000948:	f003 0303 	and.w	r3, r3, #3
 800094c:	009b      	lsls	r3, r3, #2
 800094e:	220f      	movs	r2, #15
 8000950:	fa02 f303 	lsl.w	r3, r2, r3
 8000954:	43db      	mvns	r3, r3
 8000956:	693a      	ldr	r2, [r7, #16]
 8000958:	4013      	ands	r3, r2
 800095a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800095c:	687b      	ldr	r3, [r7, #4]
 800095e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000962:	d019      	beq.n	8000998 <HAL_GPIO_Init+0x1ec>
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	4a49      	ldr	r2, [pc, #292]	; (8000a8c <HAL_GPIO_Init+0x2e0>)
 8000968:	4293      	cmp	r3, r2
 800096a:	d013      	beq.n	8000994 <HAL_GPIO_Init+0x1e8>
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	4a48      	ldr	r2, [pc, #288]	; (8000a90 <HAL_GPIO_Init+0x2e4>)
 8000970:	4293      	cmp	r3, r2
 8000972:	d00d      	beq.n	8000990 <HAL_GPIO_Init+0x1e4>
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	4a47      	ldr	r2, [pc, #284]	; (8000a94 <HAL_GPIO_Init+0x2e8>)
 8000978:	4293      	cmp	r3, r2
 800097a:	d007      	beq.n	800098c <HAL_GPIO_Init+0x1e0>
 800097c:	687b      	ldr	r3, [r7, #4]
 800097e:	4a46      	ldr	r2, [pc, #280]	; (8000a98 <HAL_GPIO_Init+0x2ec>)
 8000980:	4293      	cmp	r3, r2
 8000982:	d101      	bne.n	8000988 <HAL_GPIO_Init+0x1dc>
 8000984:	2304      	movs	r3, #4
 8000986:	e008      	b.n	800099a <HAL_GPIO_Init+0x1ee>
 8000988:	2305      	movs	r3, #5
 800098a:	e006      	b.n	800099a <HAL_GPIO_Init+0x1ee>
 800098c:	2303      	movs	r3, #3
 800098e:	e004      	b.n	800099a <HAL_GPIO_Init+0x1ee>
 8000990:	2302      	movs	r3, #2
 8000992:	e002      	b.n	800099a <HAL_GPIO_Init+0x1ee>
 8000994:	2301      	movs	r3, #1
 8000996:	e000      	b.n	800099a <HAL_GPIO_Init+0x1ee>
 8000998:	2300      	movs	r3, #0
 800099a:	697a      	ldr	r2, [r7, #20]
 800099c:	f002 0203 	and.w	r2, r2, #3
 80009a0:	0092      	lsls	r2, r2, #2
 80009a2:	4093      	lsls	r3, r2
 80009a4:	693a      	ldr	r2, [r7, #16]
 80009a6:	4313      	orrs	r3, r2
 80009a8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80009aa:	4937      	ldr	r1, [pc, #220]	; (8000a88 <HAL_GPIO_Init+0x2dc>)
 80009ac:	697b      	ldr	r3, [r7, #20]
 80009ae:	089b      	lsrs	r3, r3, #2
 80009b0:	3302      	adds	r3, #2
 80009b2:	693a      	ldr	r2, [r7, #16]
 80009b4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80009b8:	4b38      	ldr	r3, [pc, #224]	; (8000a9c <HAL_GPIO_Init+0x2f0>)
 80009ba:	681b      	ldr	r3, [r3, #0]
 80009bc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80009be:	68fb      	ldr	r3, [r7, #12]
 80009c0:	43db      	mvns	r3, r3
 80009c2:	693a      	ldr	r2, [r7, #16]
 80009c4:	4013      	ands	r3, r2
 80009c6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80009c8:	683b      	ldr	r3, [r7, #0]
 80009ca:	685b      	ldr	r3, [r3, #4]
 80009cc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80009d0:	2b00      	cmp	r3, #0
 80009d2:	d003      	beq.n	80009dc <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 80009d4:	693a      	ldr	r2, [r7, #16]
 80009d6:	68fb      	ldr	r3, [r7, #12]
 80009d8:	4313      	orrs	r3, r2
 80009da:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80009dc:	4a2f      	ldr	r2, [pc, #188]	; (8000a9c <HAL_GPIO_Init+0x2f0>)
 80009de:	693b      	ldr	r3, [r7, #16]
 80009e0:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80009e2:	4b2e      	ldr	r3, [pc, #184]	; (8000a9c <HAL_GPIO_Init+0x2f0>)
 80009e4:	685b      	ldr	r3, [r3, #4]
 80009e6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80009e8:	68fb      	ldr	r3, [r7, #12]
 80009ea:	43db      	mvns	r3, r3
 80009ec:	693a      	ldr	r2, [r7, #16]
 80009ee:	4013      	ands	r3, r2
 80009f0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80009f2:	683b      	ldr	r3, [r7, #0]
 80009f4:	685b      	ldr	r3, [r3, #4]
 80009f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	d003      	beq.n	8000a06 <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 80009fe:	693a      	ldr	r2, [r7, #16]
 8000a00:	68fb      	ldr	r3, [r7, #12]
 8000a02:	4313      	orrs	r3, r2
 8000a04:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000a06:	4a25      	ldr	r2, [pc, #148]	; (8000a9c <HAL_GPIO_Init+0x2f0>)
 8000a08:	693b      	ldr	r3, [r7, #16]
 8000a0a:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000a0c:	4b23      	ldr	r3, [pc, #140]	; (8000a9c <HAL_GPIO_Init+0x2f0>)
 8000a0e:	689b      	ldr	r3, [r3, #8]
 8000a10:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000a12:	68fb      	ldr	r3, [r7, #12]
 8000a14:	43db      	mvns	r3, r3
 8000a16:	693a      	ldr	r2, [r7, #16]
 8000a18:	4013      	ands	r3, r2
 8000a1a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000a1c:	683b      	ldr	r3, [r7, #0]
 8000a1e:	685b      	ldr	r3, [r3, #4]
 8000a20:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000a24:	2b00      	cmp	r3, #0
 8000a26:	d003      	beq.n	8000a30 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8000a28:	693a      	ldr	r2, [r7, #16]
 8000a2a:	68fb      	ldr	r3, [r7, #12]
 8000a2c:	4313      	orrs	r3, r2
 8000a2e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000a30:	4a1a      	ldr	r2, [pc, #104]	; (8000a9c <HAL_GPIO_Init+0x2f0>)
 8000a32:	693b      	ldr	r3, [r7, #16]
 8000a34:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000a36:	4b19      	ldr	r3, [pc, #100]	; (8000a9c <HAL_GPIO_Init+0x2f0>)
 8000a38:	68db      	ldr	r3, [r3, #12]
 8000a3a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000a3c:	68fb      	ldr	r3, [r7, #12]
 8000a3e:	43db      	mvns	r3, r3
 8000a40:	693a      	ldr	r2, [r7, #16]
 8000a42:	4013      	ands	r3, r2
 8000a44:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000a46:	683b      	ldr	r3, [r7, #0]
 8000a48:	685b      	ldr	r3, [r3, #4]
 8000a4a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000a4e:	2b00      	cmp	r3, #0
 8000a50:	d003      	beq.n	8000a5a <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8000a52:	693a      	ldr	r2, [r7, #16]
 8000a54:	68fb      	ldr	r3, [r7, #12]
 8000a56:	4313      	orrs	r3, r2
 8000a58:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000a5a:	4a10      	ldr	r2, [pc, #64]	; (8000a9c <HAL_GPIO_Init+0x2f0>)
 8000a5c:	693b      	ldr	r3, [r7, #16]
 8000a5e:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8000a60:	697b      	ldr	r3, [r7, #20]
 8000a62:	3301      	adds	r3, #1
 8000a64:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000a66:	683b      	ldr	r3, [r7, #0]
 8000a68:	681a      	ldr	r2, [r3, #0]
 8000a6a:	697b      	ldr	r3, [r7, #20]
 8000a6c:	fa22 f303 	lsr.w	r3, r2, r3
 8000a70:	2b00      	cmp	r3, #0
 8000a72:	f47f aea3 	bne.w	80007bc <HAL_GPIO_Init+0x10>
  }
}
 8000a76:	bf00      	nop
 8000a78:	bf00      	nop
 8000a7a:	371c      	adds	r7, #28
 8000a7c:	46bd      	mov	sp, r7
 8000a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a82:	4770      	bx	lr
 8000a84:	40021000 	.word	0x40021000
 8000a88:	40010000 	.word	0x40010000
 8000a8c:	48000400 	.word	0x48000400
 8000a90:	48000800 	.word	0x48000800
 8000a94:	48000c00 	.word	0x48000c00
 8000a98:	48001000 	.word	0x48001000
 8000a9c:	40010400 	.word	0x40010400

08000aa0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8000aa0:	b480      	push	{r7}
 8000aa2:	b08b      	sub	sp, #44	; 0x2c
 8000aa4:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8000aa6:	2300      	movs	r3, #0
 8000aa8:	61fb      	str	r3, [r7, #28]
 8000aaa:	2300      	movs	r3, #0
 8000aac:	61bb      	str	r3, [r7, #24]
 8000aae:	2300      	movs	r3, #0
 8000ab0:	627b      	str	r3, [r7, #36]	; 0x24
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8000ab6:	2300      	movs	r3, #0
 8000ab8:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8000aba:	4b29      	ldr	r3, [pc, #164]	; (8000b60 <HAL_RCC_GetSysClockFreq+0xc0>)
 8000abc:	685b      	ldr	r3, [r3, #4]
 8000abe:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8000ac0:	69fb      	ldr	r3, [r7, #28]
 8000ac2:	f003 030c 	and.w	r3, r3, #12
 8000ac6:	2b04      	cmp	r3, #4
 8000ac8:	d002      	beq.n	8000ad0 <HAL_RCC_GetSysClockFreq+0x30>
 8000aca:	2b08      	cmp	r3, #8
 8000acc:	d003      	beq.n	8000ad6 <HAL_RCC_GetSysClockFreq+0x36>
 8000ace:	e03c      	b.n	8000b4a <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8000ad0:	4b24      	ldr	r3, [pc, #144]	; (8000b64 <HAL_RCC_GetSysClockFreq+0xc4>)
 8000ad2:	623b      	str	r3, [r7, #32]
      break;
 8000ad4:	e03c      	b.n	8000b50 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8000ad6:	69fb      	ldr	r3, [r7, #28]
 8000ad8:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8000adc:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8000ae0:	60ba      	str	r2, [r7, #8]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ae2:	68ba      	ldr	r2, [r7, #8]
 8000ae4:	fa92 f2a2 	rbit	r2, r2
 8000ae8:	607a      	str	r2, [r7, #4]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000aea:	687a      	ldr	r2, [r7, #4]
 8000aec:	fab2 f282 	clz	r2, r2
 8000af0:	b2d2      	uxtb	r2, r2
 8000af2:	40d3      	lsrs	r3, r2
 8000af4:	4a1c      	ldr	r2, [pc, #112]	; (8000b68 <HAL_RCC_GetSysClockFreq+0xc8>)
 8000af6:	5cd3      	ldrb	r3, [r2, r3]
 8000af8:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8000afa:	4b19      	ldr	r3, [pc, #100]	; (8000b60 <HAL_RCC_GetSysClockFreq+0xc0>)
 8000afc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000afe:	f003 030f 	and.w	r3, r3, #15
 8000b02:	220f      	movs	r2, #15
 8000b04:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000b06:	693a      	ldr	r2, [r7, #16]
 8000b08:	fa92 f2a2 	rbit	r2, r2
 8000b0c:	60fa      	str	r2, [r7, #12]
  return result;
 8000b0e:	68fa      	ldr	r2, [r7, #12]
 8000b10:	fab2 f282 	clz	r2, r2
 8000b14:	b2d2      	uxtb	r2, r2
 8000b16:	40d3      	lsrs	r3, r2
 8000b18:	4a14      	ldr	r2, [pc, #80]	; (8000b6c <HAL_RCC_GetSysClockFreq+0xcc>)
 8000b1a:	5cd3      	ldrb	r3, [r2, r3]
 8000b1c:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8000b1e:	69fb      	ldr	r3, [r7, #28]
 8000b20:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000b24:	2b00      	cmp	r3, #0
 8000b26:	d008      	beq.n	8000b3a <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8000b28:	4a0e      	ldr	r2, [pc, #56]	; (8000b64 <HAL_RCC_GetSysClockFreq+0xc4>)
 8000b2a:	69bb      	ldr	r3, [r7, #24]
 8000b2c:	fbb2 f2f3 	udiv	r2, r2, r3
 8000b30:	697b      	ldr	r3, [r7, #20]
 8000b32:	fb02 f303 	mul.w	r3, r2, r3
 8000b36:	627b      	str	r3, [r7, #36]	; 0x24
 8000b38:	e004      	b.n	8000b44 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8000b3a:	697b      	ldr	r3, [r7, #20]
 8000b3c:	4a0c      	ldr	r2, [pc, #48]	; (8000b70 <HAL_RCC_GetSysClockFreq+0xd0>)
 8000b3e:	fb02 f303 	mul.w	r3, r2, r3
 8000b42:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8000b44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b46:	623b      	str	r3, [r7, #32]
      break;
 8000b48:	e002      	b.n	8000b50 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8000b4a:	4b06      	ldr	r3, [pc, #24]	; (8000b64 <HAL_RCC_GetSysClockFreq+0xc4>)
 8000b4c:	623b      	str	r3, [r7, #32]
      break;
 8000b4e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8000b50:	6a3b      	ldr	r3, [r7, #32]
}
 8000b52:	4618      	mov	r0, r3
 8000b54:	372c      	adds	r7, #44	; 0x2c
 8000b56:	46bd      	mov	sp, r7
 8000b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b5c:	4770      	bx	lr
 8000b5e:	bf00      	nop
 8000b60:	40021000 	.word	0x40021000
 8000b64:	007a1200 	.word	0x007a1200
 8000b68:	08001cc0 	.word	0x08001cc0
 8000b6c:	08001cd0 	.word	0x08001cd0
 8000b70:	003d0900 	.word	0x003d0900

08000b74 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8000b74:	b480      	push	{r7}
 8000b76:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8000b78:	4b03      	ldr	r3, [pc, #12]	; (8000b88 <HAL_RCC_GetHCLKFreq+0x14>)
 8000b7a:	681b      	ldr	r3, [r3, #0]
}
 8000b7c:	4618      	mov	r0, r3
 8000b7e:	46bd      	mov	sp, r7
 8000b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b84:	4770      	bx	lr
 8000b86:	bf00      	nop
 8000b88:	20000004 	.word	0x20000004

08000b8c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	b082      	sub	sp, #8
 8000b90:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8000b92:	f7ff ffef 	bl	8000b74 <HAL_RCC_GetHCLKFreq>
 8000b96:	4601      	mov	r1, r0
 8000b98:	4b0b      	ldr	r3, [pc, #44]	; (8000bc8 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8000b9a:	685b      	ldr	r3, [r3, #4]
 8000b9c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8000ba0:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8000ba4:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ba6:	687a      	ldr	r2, [r7, #4]
 8000ba8:	fa92 f2a2 	rbit	r2, r2
 8000bac:	603a      	str	r2, [r7, #0]
  return result;
 8000bae:	683a      	ldr	r2, [r7, #0]
 8000bb0:	fab2 f282 	clz	r2, r2
 8000bb4:	b2d2      	uxtb	r2, r2
 8000bb6:	40d3      	lsrs	r3, r2
 8000bb8:	4a04      	ldr	r2, [pc, #16]	; (8000bcc <HAL_RCC_GetPCLK1Freq+0x40>)
 8000bba:	5cd3      	ldrb	r3, [r2, r3]
 8000bbc:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8000bc0:	4618      	mov	r0, r3
 8000bc2:	3708      	adds	r7, #8
 8000bc4:	46bd      	mov	sp, r7
 8000bc6:	bd80      	pop	{r7, pc}
 8000bc8:	40021000 	.word	0x40021000
 8000bcc:	08001cb8 	.word	0x08001cb8

08000bd0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	b082      	sub	sp, #8
 8000bd4:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8000bd6:	f7ff ffcd 	bl	8000b74 <HAL_RCC_GetHCLKFreq>
 8000bda:	4601      	mov	r1, r0
 8000bdc:	4b0b      	ldr	r3, [pc, #44]	; (8000c0c <HAL_RCC_GetPCLK2Freq+0x3c>)
 8000bde:	685b      	ldr	r3, [r3, #4]
 8000be0:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8000be4:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8000be8:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000bea:	687a      	ldr	r2, [r7, #4]
 8000bec:	fa92 f2a2 	rbit	r2, r2
 8000bf0:	603a      	str	r2, [r7, #0]
  return result;
 8000bf2:	683a      	ldr	r2, [r7, #0]
 8000bf4:	fab2 f282 	clz	r2, r2
 8000bf8:	b2d2      	uxtb	r2, r2
 8000bfa:	40d3      	lsrs	r3, r2
 8000bfc:	4a04      	ldr	r2, [pc, #16]	; (8000c10 <HAL_RCC_GetPCLK2Freq+0x40>)
 8000bfe:	5cd3      	ldrb	r3, [r2, r3]
 8000c00:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8000c04:	4618      	mov	r0, r3
 8000c06:	3708      	adds	r7, #8
 8000c08:	46bd      	mov	sp, r7
 8000c0a:	bd80      	pop	{r7, pc}
 8000c0c:	40021000 	.word	0x40021000
 8000c10:	08001cb8 	.word	0x08001cb8

08000c14 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8000c14:	b580      	push	{r7, lr}
 8000c16:	b082      	sub	sp, #8
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	2b00      	cmp	r3, #0
 8000c20:	d101      	bne.n	8000c26 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8000c22:	2301      	movs	r3, #1
 8000c24:	e040      	b.n	8000ca8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8000c2a:	2b00      	cmp	r3, #0
 8000c2c:	d106      	bne.n	8000c3c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	2200      	movs	r2, #0
 8000c32:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8000c36:	6878      	ldr	r0, [r7, #4]
 8000c38:	f7ff fb34 	bl	80002a4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	2224      	movs	r2, #36	; 0x24
 8000c40:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	681b      	ldr	r3, [r3, #0]
 8000c46:	681a      	ldr	r2, [r3, #0]
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	681b      	ldr	r3, [r3, #0]
 8000c4c:	f022 0201 	bic.w	r2, r2, #1
 8000c50:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8000c52:	6878      	ldr	r0, [r7, #4]
 8000c54:	f000 fbbe 	bl	80013d4 <UART_SetConfig>
 8000c58:	4603      	mov	r3, r0
 8000c5a:	2b01      	cmp	r3, #1
 8000c5c:	d101      	bne.n	8000c62 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8000c5e:	2301      	movs	r3, #1
 8000c60:	e022      	b.n	8000ca8 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c66:	2b00      	cmp	r3, #0
 8000c68:	d002      	beq.n	8000c70 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8000c6a:	6878      	ldr	r0, [r7, #4]
 8000c6c:	f000 fd88 	bl	8001780 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	681b      	ldr	r3, [r3, #0]
 8000c74:	685a      	ldr	r2, [r3, #4]
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	681b      	ldr	r3, [r3, #0]
 8000c7a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8000c7e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	681b      	ldr	r3, [r3, #0]
 8000c84:	689a      	ldr	r2, [r3, #8]
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	681b      	ldr	r3, [r3, #0]
 8000c8a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8000c8e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	681b      	ldr	r3, [r3, #0]
 8000c94:	681a      	ldr	r2, [r3, #0]
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	681b      	ldr	r3, [r3, #0]
 8000c9a:	f042 0201 	orr.w	r2, r2, #1
 8000c9e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8000ca0:	6878      	ldr	r0, [r7, #4]
 8000ca2:	f000 fe0f 	bl	80018c4 <UART_CheckIdleState>
 8000ca6:	4603      	mov	r3, r0
}
 8000ca8:	4618      	mov	r0, r3
 8000caa:	3708      	adds	r7, #8
 8000cac:	46bd      	mov	sp, r7
 8000cae:	bd80      	pop	{r7, pc}

08000cb0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8000cb0:	b580      	push	{r7, lr}
 8000cb2:	b08a      	sub	sp, #40	; 0x28
 8000cb4:	af02      	add	r7, sp, #8
 8000cb6:	60f8      	str	r0, [r7, #12]
 8000cb8:	60b9      	str	r1, [r7, #8]
 8000cba:	603b      	str	r3, [r7, #0]
 8000cbc:	4613      	mov	r3, r2
 8000cbe:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8000cc0:	68fb      	ldr	r3, [r7, #12]
 8000cc2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8000cc4:	2b20      	cmp	r3, #32
 8000cc6:	f040 8082 	bne.w	8000dce <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 8000cca:	68bb      	ldr	r3, [r7, #8]
 8000ccc:	2b00      	cmp	r3, #0
 8000cce:	d002      	beq.n	8000cd6 <HAL_UART_Transmit+0x26>
 8000cd0:	88fb      	ldrh	r3, [r7, #6]
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	d101      	bne.n	8000cda <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8000cd6:	2301      	movs	r3, #1
 8000cd8:	e07a      	b.n	8000dd0 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 8000cda:	68fb      	ldr	r3, [r7, #12]
 8000cdc:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8000ce0:	2b01      	cmp	r3, #1
 8000ce2:	d101      	bne.n	8000ce8 <HAL_UART_Transmit+0x38>
 8000ce4:	2302      	movs	r3, #2
 8000ce6:	e073      	b.n	8000dd0 <HAL_UART_Transmit+0x120>
 8000ce8:	68fb      	ldr	r3, [r7, #12]
 8000cea:	2201      	movs	r2, #1
 8000cec:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8000cf0:	68fb      	ldr	r3, [r7, #12]
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8000cf8:	68fb      	ldr	r3, [r7, #12]
 8000cfa:	2221      	movs	r2, #33	; 0x21
 8000cfc:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8000cfe:	f7ff fbb3 	bl	8000468 <HAL_GetTick>
 8000d02:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8000d04:	68fb      	ldr	r3, [r7, #12]
 8000d06:	88fa      	ldrh	r2, [r7, #6]
 8000d08:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8000d0c:	68fb      	ldr	r3, [r7, #12]
 8000d0e:	88fa      	ldrh	r2, [r7, #6]
 8000d10:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8000d14:	68fb      	ldr	r3, [r7, #12]
 8000d16:	689b      	ldr	r3, [r3, #8]
 8000d18:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8000d1c:	d108      	bne.n	8000d30 <HAL_UART_Transmit+0x80>
 8000d1e:	68fb      	ldr	r3, [r7, #12]
 8000d20:	691b      	ldr	r3, [r3, #16]
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	d104      	bne.n	8000d30 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8000d26:	2300      	movs	r3, #0
 8000d28:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8000d2a:	68bb      	ldr	r3, [r7, #8]
 8000d2c:	61bb      	str	r3, [r7, #24]
 8000d2e:	e003      	b.n	8000d38 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8000d30:	68bb      	ldr	r3, [r7, #8]
 8000d32:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8000d34:	2300      	movs	r3, #0
 8000d36:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8000d38:	68fb      	ldr	r3, [r7, #12]
 8000d3a:	2200      	movs	r2, #0
 8000d3c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8000d40:	e02d      	b.n	8000d9e <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8000d42:	683b      	ldr	r3, [r7, #0]
 8000d44:	9300      	str	r3, [sp, #0]
 8000d46:	697b      	ldr	r3, [r7, #20]
 8000d48:	2200      	movs	r2, #0
 8000d4a:	2180      	movs	r1, #128	; 0x80
 8000d4c:	68f8      	ldr	r0, [r7, #12]
 8000d4e:	f000 fe02 	bl	8001956 <UART_WaitOnFlagUntilTimeout>
 8000d52:	4603      	mov	r3, r0
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	d001      	beq.n	8000d5c <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8000d58:	2303      	movs	r3, #3
 8000d5a:	e039      	b.n	8000dd0 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8000d5c:	69fb      	ldr	r3, [r7, #28]
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	d10b      	bne.n	8000d7a <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8000d62:	69bb      	ldr	r3, [r7, #24]
 8000d64:	881a      	ldrh	r2, [r3, #0]
 8000d66:	68fb      	ldr	r3, [r7, #12]
 8000d68:	681b      	ldr	r3, [r3, #0]
 8000d6a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8000d6e:	b292      	uxth	r2, r2
 8000d70:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8000d72:	69bb      	ldr	r3, [r7, #24]
 8000d74:	3302      	adds	r3, #2
 8000d76:	61bb      	str	r3, [r7, #24]
 8000d78:	e008      	b.n	8000d8c <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8000d7a:	69fb      	ldr	r3, [r7, #28]
 8000d7c:	781a      	ldrb	r2, [r3, #0]
 8000d7e:	68fb      	ldr	r3, [r7, #12]
 8000d80:	681b      	ldr	r3, [r3, #0]
 8000d82:	b292      	uxth	r2, r2
 8000d84:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8000d86:	69fb      	ldr	r3, [r7, #28]
 8000d88:	3301      	adds	r3, #1
 8000d8a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8000d8c:	68fb      	ldr	r3, [r7, #12]
 8000d8e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8000d92:	b29b      	uxth	r3, r3
 8000d94:	3b01      	subs	r3, #1
 8000d96:	b29a      	uxth	r2, r3
 8000d98:	68fb      	ldr	r3, [r7, #12]
 8000d9a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8000d9e:	68fb      	ldr	r3, [r7, #12]
 8000da0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8000da4:	b29b      	uxth	r3, r3
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	d1cb      	bne.n	8000d42 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8000daa:	683b      	ldr	r3, [r7, #0]
 8000dac:	9300      	str	r3, [sp, #0]
 8000dae:	697b      	ldr	r3, [r7, #20]
 8000db0:	2200      	movs	r2, #0
 8000db2:	2140      	movs	r1, #64	; 0x40
 8000db4:	68f8      	ldr	r0, [r7, #12]
 8000db6:	f000 fdce 	bl	8001956 <UART_WaitOnFlagUntilTimeout>
 8000dba:	4603      	mov	r3, r0
 8000dbc:	2b00      	cmp	r3, #0
 8000dbe:	d001      	beq.n	8000dc4 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8000dc0:	2303      	movs	r3, #3
 8000dc2:	e005      	b.n	8000dd0 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8000dc4:	68fb      	ldr	r3, [r7, #12]
 8000dc6:	2220      	movs	r2, #32
 8000dc8:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8000dca:	2300      	movs	r3, #0
 8000dcc:	e000      	b.n	8000dd0 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 8000dce:	2302      	movs	r3, #2
  }
}
 8000dd0:	4618      	mov	r0, r3
 8000dd2:	3720      	adds	r7, #32
 8000dd4:	46bd      	mov	sp, r7
 8000dd6:	bd80      	pop	{r7, pc}

08000dd8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	b0ba      	sub	sp, #232	; 0xe8
 8000ddc:	af00      	add	r7, sp, #0
 8000dde:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	69db      	ldr	r3, [r3, #28]
 8000de6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	681b      	ldr	r3, [r3, #0]
 8000dee:	681b      	ldr	r3, [r3, #0]
 8000df0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	681b      	ldr	r3, [r3, #0]
 8000df8:	689b      	ldr	r3, [r3, #8]
 8000dfa:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8000dfe:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8000e02:	f640 030f 	movw	r3, #2063	; 0x80f
 8000e06:	4013      	ands	r3, r2
 8000e08:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8000e0c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8000e10:	2b00      	cmp	r3, #0
 8000e12:	d115      	bne.n	8000e40 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8000e14:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8000e18:	f003 0320 	and.w	r3, r3, #32
 8000e1c:	2b00      	cmp	r3, #0
 8000e1e:	d00f      	beq.n	8000e40 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8000e20:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8000e24:	f003 0320 	and.w	r3, r3, #32
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	d009      	beq.n	8000e40 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8000e30:	2b00      	cmp	r3, #0
 8000e32:	f000 82a3 	beq.w	800137c <HAL_UART_IRQHandler+0x5a4>
      {
        huart->RxISR(huart);
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8000e3a:	6878      	ldr	r0, [r7, #4]
 8000e3c:	4798      	blx	r3
      }
      return;
 8000e3e:	e29d      	b.n	800137c <HAL_UART_IRQHandler+0x5a4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8000e40:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8000e44:	2b00      	cmp	r3, #0
 8000e46:	f000 8117 	beq.w	8001078 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8000e4a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8000e4e:	f003 0301 	and.w	r3, r3, #1
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	d106      	bne.n	8000e64 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8000e56:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8000e5a:	4b85      	ldr	r3, [pc, #532]	; (8001070 <HAL_UART_IRQHandler+0x298>)
 8000e5c:	4013      	ands	r3, r2
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	f000 810a 	beq.w	8001078 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8000e64:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8000e68:	f003 0301 	and.w	r3, r3, #1
 8000e6c:	2b00      	cmp	r3, #0
 8000e6e:	d011      	beq.n	8000e94 <HAL_UART_IRQHandler+0xbc>
 8000e70:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8000e74:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	d00b      	beq.n	8000e94 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	681b      	ldr	r3, [r3, #0]
 8000e80:	2201      	movs	r2, #1
 8000e82:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8000e8a:	f043 0201 	orr.w	r2, r3, #1
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8000e94:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8000e98:	f003 0302 	and.w	r3, r3, #2
 8000e9c:	2b00      	cmp	r3, #0
 8000e9e:	d011      	beq.n	8000ec4 <HAL_UART_IRQHandler+0xec>
 8000ea0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8000ea4:	f003 0301 	and.w	r3, r3, #1
 8000ea8:	2b00      	cmp	r3, #0
 8000eaa:	d00b      	beq.n	8000ec4 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	2202      	movs	r2, #2
 8000eb2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8000eba:	f043 0204 	orr.w	r2, r3, #4
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8000ec4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8000ec8:	f003 0304 	and.w	r3, r3, #4
 8000ecc:	2b00      	cmp	r3, #0
 8000ece:	d011      	beq.n	8000ef4 <HAL_UART_IRQHandler+0x11c>
 8000ed0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8000ed4:	f003 0301 	and.w	r3, r3, #1
 8000ed8:	2b00      	cmp	r3, #0
 8000eda:	d00b      	beq.n	8000ef4 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	2204      	movs	r2, #4
 8000ee2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8000eea:	f043 0202 	orr.w	r2, r3, #2
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8000ef4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8000ef8:	f003 0308 	and.w	r3, r3, #8
 8000efc:	2b00      	cmp	r3, #0
 8000efe:	d017      	beq.n	8000f30 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8000f00:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8000f04:	f003 0320 	and.w	r3, r3, #32
 8000f08:	2b00      	cmp	r3, #0
 8000f0a:	d105      	bne.n	8000f18 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8000f0c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8000f10:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8000f14:	2b00      	cmp	r3, #0
 8000f16:	d00b      	beq.n	8000f30 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	2208      	movs	r2, #8
 8000f1e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8000f26:	f043 0208 	orr.w	r2, r3, #8
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8000f30:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8000f34:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	d012      	beq.n	8000f62 <HAL_UART_IRQHandler+0x18a>
 8000f3c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8000f40:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	d00c      	beq.n	8000f62 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000f50:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8000f58:	f043 0220 	orr.w	r2, r3, #32
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	f000 8209 	beq.w	8001380 <HAL_UART_IRQHandler+0x5a8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8000f6e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8000f72:	f003 0320 	and.w	r3, r3, #32
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	d00d      	beq.n	8000f96 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8000f7a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8000f7e:	f003 0320 	and.w	r3, r3, #32
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	d007      	beq.n	8000f96 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	d003      	beq.n	8000f96 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8000f92:	6878      	ldr	r0, [r7, #4]
 8000f94:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8000f9c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	689b      	ldr	r3, [r3, #8]
 8000fa6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000faa:	2b40      	cmp	r3, #64	; 0x40
 8000fac:	d005      	beq.n	8000fba <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8000fae:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8000fb2:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d04f      	beq.n	800105a <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8000fba:	6878      	ldr	r0, [r7, #4]
 8000fbc:	f000 fd8f 	bl	8001ade <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	689b      	ldr	r3, [r3, #8]
 8000fc6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000fca:	2b40      	cmp	r3, #64	; 0x40
 8000fcc:	d141      	bne.n	8001052 <HAL_UART_IRQHandler+0x27a>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	3308      	adds	r3, #8
 8000fd4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8000fd8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8000fdc:	e853 3f00 	ldrex	r3, [r3]
 8000fe0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8000fe4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8000fe8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000fec:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	3308      	adds	r3, #8
 8000ff6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8000ffa:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8000ffe:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001002:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8001006:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800100a:	e841 2300 	strex	r3, r2, [r1]
 800100e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8001012:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8001016:	2b00      	cmp	r3, #0
 8001018:	d1d9      	bne.n	8000fce <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800101e:	2b00      	cmp	r3, #0
 8001020:	d013      	beq.n	800104a <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001026:	4a13      	ldr	r2, [pc, #76]	; (8001074 <HAL_UART_IRQHandler+0x29c>)
 8001028:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800102e:	4618      	mov	r0, r3
 8001030:	f7ff fb7d 	bl	800072e <HAL_DMA_Abort_IT>
 8001034:	4603      	mov	r3, r0
 8001036:	2b00      	cmp	r3, #0
 8001038:	d017      	beq.n	800106a <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800103e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001040:	687a      	ldr	r2, [r7, #4]
 8001042:	6f12      	ldr	r2, [r2, #112]	; 0x70
 8001044:	4610      	mov	r0, r2
 8001046:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001048:	e00f      	b.n	800106a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800104a:	6878      	ldr	r0, [r7, #4]
 800104c:	f000 f9ac 	bl	80013a8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001050:	e00b      	b.n	800106a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8001052:	6878      	ldr	r0, [r7, #4]
 8001054:	f000 f9a8 	bl	80013a8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001058:	e007      	b.n	800106a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800105a:	6878      	ldr	r0, [r7, #4]
 800105c:	f000 f9a4 	bl	80013a8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	2200      	movs	r2, #0
 8001064:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 8001068:	e18a      	b.n	8001380 <HAL_UART_IRQHandler+0x5a8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800106a:	bf00      	nop
    return;
 800106c:	e188      	b.n	8001380 <HAL_UART_IRQHandler+0x5a8>
 800106e:	bf00      	nop
 8001070:	04000120 	.word	0x04000120
 8001074:	08001ba5 	.word	0x08001ba5

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800107c:	2b01      	cmp	r3, #1
 800107e:	f040 8143 	bne.w	8001308 <HAL_UART_IRQHandler+0x530>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8001082:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001086:	f003 0310 	and.w	r3, r3, #16
 800108a:	2b00      	cmp	r3, #0
 800108c:	f000 813c 	beq.w	8001308 <HAL_UART_IRQHandler+0x530>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8001090:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8001094:	f003 0310 	and.w	r3, r3, #16
 8001098:	2b00      	cmp	r3, #0
 800109a:	f000 8135 	beq.w	8001308 <HAL_UART_IRQHandler+0x530>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	681b      	ldr	r3, [r3, #0]
 80010a2:	2210      	movs	r2, #16
 80010a4:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	689b      	ldr	r3, [r3, #8]
 80010ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80010b0:	2b40      	cmp	r3, #64	; 0x40
 80010b2:	f040 80b1 	bne.w	8001218 <HAL_UART_IRQHandler+0x440>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	685b      	ldr	r3, [r3, #4]
 80010be:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80010c2:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	f000 815c 	beq.w	8001384 <HAL_UART_IRQHandler+0x5ac>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80010d2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80010d6:	429a      	cmp	r2, r3
 80010d8:	f080 8154 	bcs.w	8001384 <HAL_UART_IRQHandler+0x5ac>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80010e2:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80010ea:	699b      	ldr	r3, [r3, #24]
 80010ec:	2b20      	cmp	r3, #32
 80010ee:	f000 8085 	beq.w	80011fc <HAL_UART_IRQHandler+0x424>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80010fa:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80010fe:	e853 3f00 	ldrex	r3, [r3]
 8001102:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8001106:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800110a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800110e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	461a      	mov	r2, r3
 8001118:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800111c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8001120:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001124:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8001128:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800112c:	e841 2300 	strex	r3, r2, [r1]
 8001130:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8001134:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001138:	2b00      	cmp	r3, #0
 800113a:	d1da      	bne.n	80010f2 <HAL_UART_IRQHandler+0x31a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	3308      	adds	r3, #8
 8001142:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001144:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001146:	e853 3f00 	ldrex	r3, [r3]
 800114a:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800114c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800114e:	f023 0301 	bic.w	r3, r3, #1
 8001152:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	3308      	adds	r3, #8
 800115c:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8001160:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8001164:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001166:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8001168:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800116c:	e841 2300 	strex	r3, r2, [r1]
 8001170:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8001172:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001174:	2b00      	cmp	r3, #0
 8001176:	d1e1      	bne.n	800113c <HAL_UART_IRQHandler+0x364>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	3308      	adds	r3, #8
 800117e:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001180:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001182:	e853 3f00 	ldrex	r3, [r3]
 8001186:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8001188:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800118a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800118e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	3308      	adds	r3, #8
 8001198:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800119c:	66fa      	str	r2, [r7, #108]	; 0x6c
 800119e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80011a0:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80011a2:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80011a4:	e841 2300 	strex	r3, r2, [r1]
 80011a8:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80011aa:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d1e3      	bne.n	8001178 <HAL_UART_IRQHandler+0x3a0>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	2220      	movs	r2, #32
 80011b4:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	2200      	movs	r2, #0
 80011ba:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80011c2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80011c4:	e853 3f00 	ldrex	r3, [r3]
 80011c8:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80011ca:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80011cc:	f023 0310 	bic.w	r3, r3, #16
 80011d0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	461a      	mov	r2, r3
 80011da:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80011de:	65bb      	str	r3, [r7, #88]	; 0x58
 80011e0:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80011e2:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80011e4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80011e6:	e841 2300 	strex	r3, r2, [r1]
 80011ea:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80011ec:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d1e4      	bne.n	80011bc <HAL_UART_IRQHandler+0x3e4>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80011f6:	4618      	mov	r0, r3
 80011f8:	f7ff fa60 	bl	80006bc <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8001208:	b29b      	uxth	r3, r3
 800120a:	1ad3      	subs	r3, r2, r3
 800120c:	b29b      	uxth	r3, r3
 800120e:	4619      	mov	r1, r3
 8001210:	6878      	ldr	r0, [r7, #4]
 8001212:	f000 f8d3 	bl	80013bc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8001216:	e0b5      	b.n	8001384 <HAL_UART_IRQHandler+0x5ac>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8001224:	b29b      	uxth	r3, r3
 8001226:	1ad3      	subs	r3, r2, r3
 8001228:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8001232:	b29b      	uxth	r3, r3
 8001234:	2b00      	cmp	r3, #0
 8001236:	f000 80a7 	beq.w	8001388 <HAL_UART_IRQHandler+0x5b0>
          && (nb_rx_data > 0U))
 800123a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800123e:	2b00      	cmp	r3, #0
 8001240:	f000 80a2 	beq.w	8001388 <HAL_UART_IRQHandler+0x5b0>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800124a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800124c:	e853 3f00 	ldrex	r3, [r3]
 8001250:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8001252:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001254:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8001258:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	461a      	mov	r2, r3
 8001262:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8001266:	647b      	str	r3, [r7, #68]	; 0x44
 8001268:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800126a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800126c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800126e:	e841 2300 	strex	r3, r2, [r1]
 8001272:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8001274:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001276:	2b00      	cmp	r3, #0
 8001278:	d1e4      	bne.n	8001244 <HAL_UART_IRQHandler+0x46c>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	3308      	adds	r3, #8
 8001280:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001282:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001284:	e853 3f00 	ldrex	r3, [r3]
 8001288:	623b      	str	r3, [r7, #32]
   return(result);
 800128a:	6a3b      	ldr	r3, [r7, #32]
 800128c:	f023 0301 	bic.w	r3, r3, #1
 8001290:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	3308      	adds	r3, #8
 800129a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800129e:	633a      	str	r2, [r7, #48]	; 0x30
 80012a0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80012a2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80012a4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80012a6:	e841 2300 	strex	r3, r2, [r1]
 80012aa:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80012ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d1e3      	bne.n	800127a <HAL_UART_IRQHandler+0x4a2>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	2220      	movs	r2, #32
 80012b6:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	2200      	movs	r2, #0
 80012bc:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	2200      	movs	r2, #0
 80012c2:	665a      	str	r2, [r3, #100]	; 0x64

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80012ca:	693b      	ldr	r3, [r7, #16]
 80012cc:	e853 3f00 	ldrex	r3, [r3]
 80012d0:	60fb      	str	r3, [r7, #12]
   return(result);
 80012d2:	68fb      	ldr	r3, [r7, #12]
 80012d4:	f023 0310 	bic.w	r3, r3, #16
 80012d8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	461a      	mov	r2, r3
 80012e2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80012e6:	61fb      	str	r3, [r7, #28]
 80012e8:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80012ea:	69b9      	ldr	r1, [r7, #24]
 80012ec:	69fa      	ldr	r2, [r7, #28]
 80012ee:	e841 2300 	strex	r3, r2, [r1]
 80012f2:	617b      	str	r3, [r7, #20]
   return(result);
 80012f4:	697b      	ldr	r3, [r7, #20]
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d1e4      	bne.n	80012c4 <HAL_UART_IRQHandler+0x4ec>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80012fa:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80012fe:	4619      	mov	r1, r3
 8001300:	6878      	ldr	r0, [r7, #4]
 8001302:	f000 f85b 	bl	80013bc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8001306:	e03f      	b.n	8001388 <HAL_UART_IRQHandler+0x5b0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8001308:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800130c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001310:	2b00      	cmp	r3, #0
 8001312:	d00e      	beq.n	8001332 <HAL_UART_IRQHandler+0x55a>
 8001314:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8001318:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800131c:	2b00      	cmp	r3, #0
 800131e:	d008      	beq.n	8001332 <HAL_UART_IRQHandler+0x55a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8001328:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800132a:	6878      	ldr	r0, [r7, #4]
 800132c:	f000 fc7a 	bl	8001c24 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8001330:	e02d      	b.n	800138e <HAL_UART_IRQHandler+0x5b6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8001332:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001336:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800133a:	2b00      	cmp	r3, #0
 800133c:	d00e      	beq.n	800135c <HAL_UART_IRQHandler+0x584>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800133e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8001342:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001346:	2b00      	cmp	r3, #0
 8001348:	d008      	beq.n	800135c <HAL_UART_IRQHandler+0x584>
  {
    if (huart->TxISR != NULL)
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800134e:	2b00      	cmp	r3, #0
 8001350:	d01c      	beq.n	800138c <HAL_UART_IRQHandler+0x5b4>
    {
      huart->TxISR(huart);
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001356:	6878      	ldr	r0, [r7, #4]
 8001358:	4798      	blx	r3
    }
    return;
 800135a:	e017      	b.n	800138c <HAL_UART_IRQHandler+0x5b4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800135c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001360:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001364:	2b00      	cmp	r3, #0
 8001366:	d012      	beq.n	800138e <HAL_UART_IRQHandler+0x5b6>
 8001368:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800136c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001370:	2b00      	cmp	r3, #0
 8001372:	d00c      	beq.n	800138e <HAL_UART_IRQHandler+0x5b6>
  {
    UART_EndTransmit_IT(huart);
 8001374:	6878      	ldr	r0, [r7, #4]
 8001376:	f000 fc2b 	bl	8001bd0 <UART_EndTransmit_IT>
    return;
 800137a:	e008      	b.n	800138e <HAL_UART_IRQHandler+0x5b6>
      return;
 800137c:	bf00      	nop
 800137e:	e006      	b.n	800138e <HAL_UART_IRQHandler+0x5b6>
    return;
 8001380:	bf00      	nop
 8001382:	e004      	b.n	800138e <HAL_UART_IRQHandler+0x5b6>
      return;
 8001384:	bf00      	nop
 8001386:	e002      	b.n	800138e <HAL_UART_IRQHandler+0x5b6>
      return;
 8001388:	bf00      	nop
 800138a:	e000      	b.n	800138e <HAL_UART_IRQHandler+0x5b6>
    return;
 800138c:	bf00      	nop
  }

}
 800138e:	37e8      	adds	r7, #232	; 0xe8
 8001390:	46bd      	mov	sp, r7
 8001392:	bd80      	pop	{r7, pc}

08001394 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8001394:	b480      	push	{r7}
 8001396:	b083      	sub	sp, #12
 8001398:	af00      	add	r7, sp, #0
 800139a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800139c:	bf00      	nop
 800139e:	370c      	adds	r7, #12
 80013a0:	46bd      	mov	sp, r7
 80013a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a6:	4770      	bx	lr

080013a8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80013a8:	b480      	push	{r7}
 80013aa:	b083      	sub	sp, #12
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80013b0:	bf00      	nop
 80013b2:	370c      	adds	r7, #12
 80013b4:	46bd      	mov	sp, r7
 80013b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ba:	4770      	bx	lr

080013bc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80013bc:	b480      	push	{r7}
 80013be:	b083      	sub	sp, #12
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	6078      	str	r0, [r7, #4]
 80013c4:	460b      	mov	r3, r1
 80013c6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80013c8:	bf00      	nop
 80013ca:	370c      	adds	r7, #12
 80013cc:	46bd      	mov	sp, r7
 80013ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d2:	4770      	bx	lr

080013d4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b088      	sub	sp, #32
 80013d8:	af00      	add	r7, sp, #0
 80013da:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80013dc:	2300      	movs	r3, #0
 80013de:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	689a      	ldr	r2, [r3, #8]
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	691b      	ldr	r3, [r3, #16]
 80013e8:	431a      	orrs	r2, r3
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	695b      	ldr	r3, [r3, #20]
 80013ee:	431a      	orrs	r2, r3
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	69db      	ldr	r3, [r3, #28]
 80013f4:	4313      	orrs	r3, r2
 80013f6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8001402:	f023 030c 	bic.w	r3, r3, #12
 8001406:	687a      	ldr	r2, [r7, #4]
 8001408:	6812      	ldr	r2, [r2, #0]
 800140a:	6979      	ldr	r1, [r7, #20]
 800140c:	430b      	orrs	r3, r1
 800140e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	685b      	ldr	r3, [r3, #4]
 8001416:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	68da      	ldr	r2, [r3, #12]
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	430a      	orrs	r2, r1
 8001424:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	699b      	ldr	r3, [r3, #24]
 800142a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	6a1b      	ldr	r3, [r3, #32]
 8001430:	697a      	ldr	r2, [r7, #20]
 8001432:	4313      	orrs	r3, r2
 8001434:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	689b      	ldr	r3, [r3, #8]
 800143c:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	697a      	ldr	r2, [r7, #20]
 8001446:	430a      	orrs	r2, r1
 8001448:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	4aa8      	ldr	r2, [pc, #672]	; (80016f0 <UART_SetConfig+0x31c>)
 8001450:	4293      	cmp	r3, r2
 8001452:	d120      	bne.n	8001496 <UART_SetConfig+0xc2>
 8001454:	4ba7      	ldr	r3, [pc, #668]	; (80016f4 <UART_SetConfig+0x320>)
 8001456:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001458:	f003 0303 	and.w	r3, r3, #3
 800145c:	2b03      	cmp	r3, #3
 800145e:	d817      	bhi.n	8001490 <UART_SetConfig+0xbc>
 8001460:	a201      	add	r2, pc, #4	; (adr r2, 8001468 <UART_SetConfig+0x94>)
 8001462:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001466:	bf00      	nop
 8001468:	08001479 	.word	0x08001479
 800146c:	08001485 	.word	0x08001485
 8001470:	0800148b 	.word	0x0800148b
 8001474:	0800147f 	.word	0x0800147f
 8001478:	2301      	movs	r3, #1
 800147a:	77fb      	strb	r3, [r7, #31]
 800147c:	e0b5      	b.n	80015ea <UART_SetConfig+0x216>
 800147e:	2302      	movs	r3, #2
 8001480:	77fb      	strb	r3, [r7, #31]
 8001482:	e0b2      	b.n	80015ea <UART_SetConfig+0x216>
 8001484:	2304      	movs	r3, #4
 8001486:	77fb      	strb	r3, [r7, #31]
 8001488:	e0af      	b.n	80015ea <UART_SetConfig+0x216>
 800148a:	2308      	movs	r3, #8
 800148c:	77fb      	strb	r3, [r7, #31]
 800148e:	e0ac      	b.n	80015ea <UART_SetConfig+0x216>
 8001490:	2310      	movs	r3, #16
 8001492:	77fb      	strb	r3, [r7, #31]
 8001494:	e0a9      	b.n	80015ea <UART_SetConfig+0x216>
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	4a97      	ldr	r2, [pc, #604]	; (80016f8 <UART_SetConfig+0x324>)
 800149c:	4293      	cmp	r3, r2
 800149e:	d124      	bne.n	80014ea <UART_SetConfig+0x116>
 80014a0:	4b94      	ldr	r3, [pc, #592]	; (80016f4 <UART_SetConfig+0x320>)
 80014a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014a4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80014a8:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80014ac:	d011      	beq.n	80014d2 <UART_SetConfig+0xfe>
 80014ae:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80014b2:	d817      	bhi.n	80014e4 <UART_SetConfig+0x110>
 80014b4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80014b8:	d011      	beq.n	80014de <UART_SetConfig+0x10a>
 80014ba:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80014be:	d811      	bhi.n	80014e4 <UART_SetConfig+0x110>
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d003      	beq.n	80014cc <UART_SetConfig+0xf8>
 80014c4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80014c8:	d006      	beq.n	80014d8 <UART_SetConfig+0x104>
 80014ca:	e00b      	b.n	80014e4 <UART_SetConfig+0x110>
 80014cc:	2300      	movs	r3, #0
 80014ce:	77fb      	strb	r3, [r7, #31]
 80014d0:	e08b      	b.n	80015ea <UART_SetConfig+0x216>
 80014d2:	2302      	movs	r3, #2
 80014d4:	77fb      	strb	r3, [r7, #31]
 80014d6:	e088      	b.n	80015ea <UART_SetConfig+0x216>
 80014d8:	2304      	movs	r3, #4
 80014da:	77fb      	strb	r3, [r7, #31]
 80014dc:	e085      	b.n	80015ea <UART_SetConfig+0x216>
 80014de:	2308      	movs	r3, #8
 80014e0:	77fb      	strb	r3, [r7, #31]
 80014e2:	e082      	b.n	80015ea <UART_SetConfig+0x216>
 80014e4:	2310      	movs	r3, #16
 80014e6:	77fb      	strb	r3, [r7, #31]
 80014e8:	e07f      	b.n	80015ea <UART_SetConfig+0x216>
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	4a83      	ldr	r2, [pc, #524]	; (80016fc <UART_SetConfig+0x328>)
 80014f0:	4293      	cmp	r3, r2
 80014f2:	d124      	bne.n	800153e <UART_SetConfig+0x16a>
 80014f4:	4b7f      	ldr	r3, [pc, #508]	; (80016f4 <UART_SetConfig+0x320>)
 80014f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014f8:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 80014fc:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8001500:	d011      	beq.n	8001526 <UART_SetConfig+0x152>
 8001502:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8001506:	d817      	bhi.n	8001538 <UART_SetConfig+0x164>
 8001508:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800150c:	d011      	beq.n	8001532 <UART_SetConfig+0x15e>
 800150e:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8001512:	d811      	bhi.n	8001538 <UART_SetConfig+0x164>
 8001514:	2b00      	cmp	r3, #0
 8001516:	d003      	beq.n	8001520 <UART_SetConfig+0x14c>
 8001518:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800151c:	d006      	beq.n	800152c <UART_SetConfig+0x158>
 800151e:	e00b      	b.n	8001538 <UART_SetConfig+0x164>
 8001520:	2300      	movs	r3, #0
 8001522:	77fb      	strb	r3, [r7, #31]
 8001524:	e061      	b.n	80015ea <UART_SetConfig+0x216>
 8001526:	2302      	movs	r3, #2
 8001528:	77fb      	strb	r3, [r7, #31]
 800152a:	e05e      	b.n	80015ea <UART_SetConfig+0x216>
 800152c:	2304      	movs	r3, #4
 800152e:	77fb      	strb	r3, [r7, #31]
 8001530:	e05b      	b.n	80015ea <UART_SetConfig+0x216>
 8001532:	2308      	movs	r3, #8
 8001534:	77fb      	strb	r3, [r7, #31]
 8001536:	e058      	b.n	80015ea <UART_SetConfig+0x216>
 8001538:	2310      	movs	r3, #16
 800153a:	77fb      	strb	r3, [r7, #31]
 800153c:	e055      	b.n	80015ea <UART_SetConfig+0x216>
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	4a6f      	ldr	r2, [pc, #444]	; (8001700 <UART_SetConfig+0x32c>)
 8001544:	4293      	cmp	r3, r2
 8001546:	d124      	bne.n	8001592 <UART_SetConfig+0x1be>
 8001548:	4b6a      	ldr	r3, [pc, #424]	; (80016f4 <UART_SetConfig+0x320>)
 800154a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800154c:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8001550:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8001554:	d011      	beq.n	800157a <UART_SetConfig+0x1a6>
 8001556:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800155a:	d817      	bhi.n	800158c <UART_SetConfig+0x1b8>
 800155c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8001560:	d011      	beq.n	8001586 <UART_SetConfig+0x1b2>
 8001562:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8001566:	d811      	bhi.n	800158c <UART_SetConfig+0x1b8>
 8001568:	2b00      	cmp	r3, #0
 800156a:	d003      	beq.n	8001574 <UART_SetConfig+0x1a0>
 800156c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001570:	d006      	beq.n	8001580 <UART_SetConfig+0x1ac>
 8001572:	e00b      	b.n	800158c <UART_SetConfig+0x1b8>
 8001574:	2300      	movs	r3, #0
 8001576:	77fb      	strb	r3, [r7, #31]
 8001578:	e037      	b.n	80015ea <UART_SetConfig+0x216>
 800157a:	2302      	movs	r3, #2
 800157c:	77fb      	strb	r3, [r7, #31]
 800157e:	e034      	b.n	80015ea <UART_SetConfig+0x216>
 8001580:	2304      	movs	r3, #4
 8001582:	77fb      	strb	r3, [r7, #31]
 8001584:	e031      	b.n	80015ea <UART_SetConfig+0x216>
 8001586:	2308      	movs	r3, #8
 8001588:	77fb      	strb	r3, [r7, #31]
 800158a:	e02e      	b.n	80015ea <UART_SetConfig+0x216>
 800158c:	2310      	movs	r3, #16
 800158e:	77fb      	strb	r3, [r7, #31]
 8001590:	e02b      	b.n	80015ea <UART_SetConfig+0x216>
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	4a5b      	ldr	r2, [pc, #364]	; (8001704 <UART_SetConfig+0x330>)
 8001598:	4293      	cmp	r3, r2
 800159a:	d124      	bne.n	80015e6 <UART_SetConfig+0x212>
 800159c:	4b55      	ldr	r3, [pc, #340]	; (80016f4 <UART_SetConfig+0x320>)
 800159e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015a0:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 80015a4:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80015a8:	d011      	beq.n	80015ce <UART_SetConfig+0x1fa>
 80015aa:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80015ae:	d817      	bhi.n	80015e0 <UART_SetConfig+0x20c>
 80015b0:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80015b4:	d011      	beq.n	80015da <UART_SetConfig+0x206>
 80015b6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80015ba:	d811      	bhi.n	80015e0 <UART_SetConfig+0x20c>
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d003      	beq.n	80015c8 <UART_SetConfig+0x1f4>
 80015c0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80015c4:	d006      	beq.n	80015d4 <UART_SetConfig+0x200>
 80015c6:	e00b      	b.n	80015e0 <UART_SetConfig+0x20c>
 80015c8:	2300      	movs	r3, #0
 80015ca:	77fb      	strb	r3, [r7, #31]
 80015cc:	e00d      	b.n	80015ea <UART_SetConfig+0x216>
 80015ce:	2302      	movs	r3, #2
 80015d0:	77fb      	strb	r3, [r7, #31]
 80015d2:	e00a      	b.n	80015ea <UART_SetConfig+0x216>
 80015d4:	2304      	movs	r3, #4
 80015d6:	77fb      	strb	r3, [r7, #31]
 80015d8:	e007      	b.n	80015ea <UART_SetConfig+0x216>
 80015da:	2308      	movs	r3, #8
 80015dc:	77fb      	strb	r3, [r7, #31]
 80015de:	e004      	b.n	80015ea <UART_SetConfig+0x216>
 80015e0:	2310      	movs	r3, #16
 80015e2:	77fb      	strb	r3, [r7, #31]
 80015e4:	e001      	b.n	80015ea <UART_SetConfig+0x216>
 80015e6:	2310      	movs	r3, #16
 80015e8:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	69db      	ldr	r3, [r3, #28]
 80015ee:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80015f2:	d15c      	bne.n	80016ae <UART_SetConfig+0x2da>
  {
    switch (clocksource)
 80015f4:	7ffb      	ldrb	r3, [r7, #31]
 80015f6:	2b08      	cmp	r3, #8
 80015f8:	d827      	bhi.n	800164a <UART_SetConfig+0x276>
 80015fa:	a201      	add	r2, pc, #4	; (adr r2, 8001600 <UART_SetConfig+0x22c>)
 80015fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001600:	08001625 	.word	0x08001625
 8001604:	0800162d 	.word	0x0800162d
 8001608:	08001635 	.word	0x08001635
 800160c:	0800164b 	.word	0x0800164b
 8001610:	0800163b 	.word	0x0800163b
 8001614:	0800164b 	.word	0x0800164b
 8001618:	0800164b 	.word	0x0800164b
 800161c:	0800164b 	.word	0x0800164b
 8001620:	08001643 	.word	0x08001643
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8001624:	f7ff fab2 	bl	8000b8c <HAL_RCC_GetPCLK1Freq>
 8001628:	61b8      	str	r0, [r7, #24]
        break;
 800162a:	e013      	b.n	8001654 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800162c:	f7ff fad0 	bl	8000bd0 <HAL_RCC_GetPCLK2Freq>
 8001630:	61b8      	str	r0, [r7, #24]
        break;
 8001632:	e00f      	b.n	8001654 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8001634:	4b34      	ldr	r3, [pc, #208]	; (8001708 <UART_SetConfig+0x334>)
 8001636:	61bb      	str	r3, [r7, #24]
        break;
 8001638:	e00c      	b.n	8001654 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800163a:	f7ff fa31 	bl	8000aa0 <HAL_RCC_GetSysClockFreq>
 800163e:	61b8      	str	r0, [r7, #24]
        break;
 8001640:	e008      	b.n	8001654 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8001642:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001646:	61bb      	str	r3, [r7, #24]
        break;
 8001648:	e004      	b.n	8001654 <UART_SetConfig+0x280>
      default:
        pclk = 0U;
 800164a:	2300      	movs	r3, #0
 800164c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800164e:	2301      	movs	r3, #1
 8001650:	77bb      	strb	r3, [r7, #30]
        break;
 8001652:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8001654:	69bb      	ldr	r3, [r7, #24]
 8001656:	2b00      	cmp	r3, #0
 8001658:	f000 8084 	beq.w	8001764 <UART_SetConfig+0x390>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800165c:	69bb      	ldr	r3, [r7, #24]
 800165e:	005a      	lsls	r2, r3, #1
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	685b      	ldr	r3, [r3, #4]
 8001664:	085b      	lsrs	r3, r3, #1
 8001666:	441a      	add	r2, r3
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	685b      	ldr	r3, [r3, #4]
 800166c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001670:	b29b      	uxth	r3, r3
 8001672:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8001674:	693b      	ldr	r3, [r7, #16]
 8001676:	2b0f      	cmp	r3, #15
 8001678:	d916      	bls.n	80016a8 <UART_SetConfig+0x2d4>
 800167a:	693b      	ldr	r3, [r7, #16]
 800167c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001680:	d212      	bcs.n	80016a8 <UART_SetConfig+0x2d4>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8001682:	693b      	ldr	r3, [r7, #16]
 8001684:	b29b      	uxth	r3, r3
 8001686:	f023 030f 	bic.w	r3, r3, #15
 800168a:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800168c:	693b      	ldr	r3, [r7, #16]
 800168e:	085b      	lsrs	r3, r3, #1
 8001690:	b29b      	uxth	r3, r3
 8001692:	f003 0307 	and.w	r3, r3, #7
 8001696:	b29a      	uxth	r2, r3
 8001698:	89fb      	ldrh	r3, [r7, #14]
 800169a:	4313      	orrs	r3, r2
 800169c:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	89fa      	ldrh	r2, [r7, #14]
 80016a4:	60da      	str	r2, [r3, #12]
 80016a6:	e05d      	b.n	8001764 <UART_SetConfig+0x390>
      }
      else
      {
        ret = HAL_ERROR;
 80016a8:	2301      	movs	r3, #1
 80016aa:	77bb      	strb	r3, [r7, #30]
 80016ac:	e05a      	b.n	8001764 <UART_SetConfig+0x390>
      }
    }
  }
  else
  {
    switch (clocksource)
 80016ae:	7ffb      	ldrb	r3, [r7, #31]
 80016b0:	2b08      	cmp	r3, #8
 80016b2:	d836      	bhi.n	8001722 <UART_SetConfig+0x34e>
 80016b4:	a201      	add	r2, pc, #4	; (adr r2, 80016bc <UART_SetConfig+0x2e8>)
 80016b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80016ba:	bf00      	nop
 80016bc:	080016e1 	.word	0x080016e1
 80016c0:	080016e9 	.word	0x080016e9
 80016c4:	0800170d 	.word	0x0800170d
 80016c8:	08001723 	.word	0x08001723
 80016cc:	08001713 	.word	0x08001713
 80016d0:	08001723 	.word	0x08001723
 80016d4:	08001723 	.word	0x08001723
 80016d8:	08001723 	.word	0x08001723
 80016dc:	0800171b 	.word	0x0800171b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80016e0:	f7ff fa54 	bl	8000b8c <HAL_RCC_GetPCLK1Freq>
 80016e4:	61b8      	str	r0, [r7, #24]
        break;
 80016e6:	e021      	b.n	800172c <UART_SetConfig+0x358>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80016e8:	f7ff fa72 	bl	8000bd0 <HAL_RCC_GetPCLK2Freq>
 80016ec:	61b8      	str	r0, [r7, #24]
        break;
 80016ee:	e01d      	b.n	800172c <UART_SetConfig+0x358>
 80016f0:	40013800 	.word	0x40013800
 80016f4:	40021000 	.word	0x40021000
 80016f8:	40004400 	.word	0x40004400
 80016fc:	40004800 	.word	0x40004800
 8001700:	40004c00 	.word	0x40004c00
 8001704:	40005000 	.word	0x40005000
 8001708:	007a1200 	.word	0x007a1200
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800170c:	4b1b      	ldr	r3, [pc, #108]	; (800177c <UART_SetConfig+0x3a8>)
 800170e:	61bb      	str	r3, [r7, #24]
        break;
 8001710:	e00c      	b.n	800172c <UART_SetConfig+0x358>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8001712:	f7ff f9c5 	bl	8000aa0 <HAL_RCC_GetSysClockFreq>
 8001716:	61b8      	str	r0, [r7, #24]
        break;
 8001718:	e008      	b.n	800172c <UART_SetConfig+0x358>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800171a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800171e:	61bb      	str	r3, [r7, #24]
        break;
 8001720:	e004      	b.n	800172c <UART_SetConfig+0x358>
      default:
        pclk = 0U;
 8001722:	2300      	movs	r3, #0
 8001724:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8001726:	2301      	movs	r3, #1
 8001728:	77bb      	strb	r3, [r7, #30]
        break;
 800172a:	bf00      	nop
    }

    if (pclk != 0U)
 800172c:	69bb      	ldr	r3, [r7, #24]
 800172e:	2b00      	cmp	r3, #0
 8001730:	d018      	beq.n	8001764 <UART_SetConfig+0x390>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	685b      	ldr	r3, [r3, #4]
 8001736:	085a      	lsrs	r2, r3, #1
 8001738:	69bb      	ldr	r3, [r7, #24]
 800173a:	441a      	add	r2, r3
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	685b      	ldr	r3, [r3, #4]
 8001740:	fbb2 f3f3 	udiv	r3, r2, r3
 8001744:	b29b      	uxth	r3, r3
 8001746:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8001748:	693b      	ldr	r3, [r7, #16]
 800174a:	2b0f      	cmp	r3, #15
 800174c:	d908      	bls.n	8001760 <UART_SetConfig+0x38c>
 800174e:	693b      	ldr	r3, [r7, #16]
 8001750:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001754:	d204      	bcs.n	8001760 <UART_SetConfig+0x38c>
      {
        huart->Instance->BRR = usartdiv;
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	693a      	ldr	r2, [r7, #16]
 800175c:	60da      	str	r2, [r3, #12]
 800175e:	e001      	b.n	8001764 <UART_SetConfig+0x390>
      }
      else
      {
        ret = HAL_ERROR;
 8001760:	2301      	movs	r3, #1
 8001762:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	2200      	movs	r2, #0
 8001768:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	2200      	movs	r2, #0
 800176e:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8001770:	7fbb      	ldrb	r3, [r7, #30]
}
 8001772:	4618      	mov	r0, r3
 8001774:	3720      	adds	r7, #32
 8001776:	46bd      	mov	sp, r7
 8001778:	bd80      	pop	{r7, pc}
 800177a:	bf00      	nop
 800177c:	007a1200 	.word	0x007a1200

08001780 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8001780:	b480      	push	{r7}
 8001782:	b083      	sub	sp, #12
 8001784:	af00      	add	r7, sp, #0
 8001786:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800178c:	f003 0301 	and.w	r3, r3, #1
 8001790:	2b00      	cmp	r3, #0
 8001792:	d00a      	beq.n	80017aa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	685b      	ldr	r3, [r3, #4]
 800179a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	430a      	orrs	r2, r1
 80017a8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017ae:	f003 0302 	and.w	r3, r3, #2
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d00a      	beq.n	80017cc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	685b      	ldr	r3, [r3, #4]
 80017bc:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	430a      	orrs	r2, r1
 80017ca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017d0:	f003 0304 	and.w	r3, r3, #4
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d00a      	beq.n	80017ee <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	685b      	ldr	r3, [r3, #4]
 80017de:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	430a      	orrs	r2, r1
 80017ec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017f2:	f003 0308 	and.w	r3, r3, #8
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d00a      	beq.n	8001810 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	685b      	ldr	r3, [r3, #4]
 8001800:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	430a      	orrs	r2, r1
 800180e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001814:	f003 0310 	and.w	r3, r3, #16
 8001818:	2b00      	cmp	r3, #0
 800181a:	d00a      	beq.n	8001832 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	689b      	ldr	r3, [r3, #8]
 8001822:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	430a      	orrs	r2, r1
 8001830:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001836:	f003 0320 	and.w	r3, r3, #32
 800183a:	2b00      	cmp	r3, #0
 800183c:	d00a      	beq.n	8001854 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	689b      	ldr	r3, [r3, #8]
 8001844:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	430a      	orrs	r2, r1
 8001852:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001858:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800185c:	2b00      	cmp	r3, #0
 800185e:	d01a      	beq.n	8001896 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	685b      	ldr	r3, [r3, #4]
 8001866:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	430a      	orrs	r2, r1
 8001874:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800187a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800187e:	d10a      	bne.n	8001896 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	685b      	ldr	r3, [r3, #4]
 8001886:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	430a      	orrs	r2, r1
 8001894:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800189a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d00a      	beq.n	80018b8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	685b      	ldr	r3, [r3, #4]
 80018a8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	430a      	orrs	r2, r1
 80018b6:	605a      	str	r2, [r3, #4]
  }
}
 80018b8:	bf00      	nop
 80018ba:	370c      	adds	r7, #12
 80018bc:	46bd      	mov	sp, r7
 80018be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c2:	4770      	bx	lr

080018c4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80018c4:	b580      	push	{r7, lr}
 80018c6:	b086      	sub	sp, #24
 80018c8:	af02      	add	r7, sp, #8
 80018ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	2200      	movs	r2, #0
 80018d0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80018d4:	f7fe fdc8 	bl	8000468 <HAL_GetTick>
 80018d8:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	f003 0308 	and.w	r3, r3, #8
 80018e4:	2b08      	cmp	r3, #8
 80018e6:	d10e      	bne.n	8001906 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80018e8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80018ec:	9300      	str	r3, [sp, #0]
 80018ee:	68fb      	ldr	r3, [r7, #12]
 80018f0:	2200      	movs	r2, #0
 80018f2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80018f6:	6878      	ldr	r0, [r7, #4]
 80018f8:	f000 f82d 	bl	8001956 <UART_WaitOnFlagUntilTimeout>
 80018fc:	4603      	mov	r3, r0
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d001      	beq.n	8001906 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8001902:	2303      	movs	r3, #3
 8001904:	e023      	b.n	800194e <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	f003 0304 	and.w	r3, r3, #4
 8001910:	2b04      	cmp	r3, #4
 8001912:	d10e      	bne.n	8001932 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8001914:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8001918:	9300      	str	r3, [sp, #0]
 800191a:	68fb      	ldr	r3, [r7, #12]
 800191c:	2200      	movs	r2, #0
 800191e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8001922:	6878      	ldr	r0, [r7, #4]
 8001924:	f000 f817 	bl	8001956 <UART_WaitOnFlagUntilTimeout>
 8001928:	4603      	mov	r3, r0
 800192a:	2b00      	cmp	r3, #0
 800192c:	d001      	beq.n	8001932 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800192e:	2303      	movs	r3, #3
 8001930:	e00d      	b.n	800194e <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	2220      	movs	r2, #32
 8001936:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	2220      	movs	r2, #32
 800193c:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	2200      	movs	r2, #0
 8001942:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	2200      	movs	r2, #0
 8001948:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 800194c:	2300      	movs	r3, #0
}
 800194e:	4618      	mov	r0, r3
 8001950:	3710      	adds	r7, #16
 8001952:	46bd      	mov	sp, r7
 8001954:	bd80      	pop	{r7, pc}

08001956 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8001956:	b580      	push	{r7, lr}
 8001958:	b09c      	sub	sp, #112	; 0x70
 800195a:	af00      	add	r7, sp, #0
 800195c:	60f8      	str	r0, [r7, #12]
 800195e:	60b9      	str	r1, [r7, #8]
 8001960:	603b      	str	r3, [r7, #0]
 8001962:	4613      	mov	r3, r2
 8001964:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001966:	e0a5      	b.n	8001ab4 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001968:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800196a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800196e:	f000 80a1 	beq.w	8001ab4 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001972:	f7fe fd79 	bl	8000468 <HAL_GetTick>
 8001976:	4602      	mov	r2, r0
 8001978:	683b      	ldr	r3, [r7, #0]
 800197a:	1ad3      	subs	r3, r2, r3
 800197c:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800197e:	429a      	cmp	r2, r3
 8001980:	d302      	bcc.n	8001988 <UART_WaitOnFlagUntilTimeout+0x32>
 8001982:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001984:	2b00      	cmp	r3, #0
 8001986:	d13e      	bne.n	8001a06 <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001988:	68fb      	ldr	r3, [r7, #12]
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800198e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001990:	e853 3f00 	ldrex	r3, [r3]
 8001994:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8001996:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001998:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800199c:	667b      	str	r3, [r7, #100]	; 0x64
 800199e:	68fb      	ldr	r3, [r7, #12]
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	461a      	mov	r2, r3
 80019a4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80019a6:	65fb      	str	r3, [r7, #92]	; 0x5c
 80019a8:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80019aa:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80019ac:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80019ae:	e841 2300 	strex	r3, r2, [r1]
 80019b2:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80019b4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d1e6      	bne.n	8001988 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80019ba:	68fb      	ldr	r3, [r7, #12]
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	3308      	adds	r3, #8
 80019c0:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80019c2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80019c4:	e853 3f00 	ldrex	r3, [r3]
 80019c8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80019ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80019cc:	f023 0301 	bic.w	r3, r3, #1
 80019d0:	663b      	str	r3, [r7, #96]	; 0x60
 80019d2:	68fb      	ldr	r3, [r7, #12]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	3308      	adds	r3, #8
 80019d8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80019da:	64ba      	str	r2, [r7, #72]	; 0x48
 80019dc:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80019de:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80019e0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80019e2:	e841 2300 	strex	r3, r2, [r1]
 80019e6:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80019e8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d1e5      	bne.n	80019ba <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 80019ee:	68fb      	ldr	r3, [r7, #12]
 80019f0:	2220      	movs	r2, #32
 80019f2:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80019f4:	68fb      	ldr	r3, [r7, #12]
 80019f6:	2220      	movs	r2, #32
 80019f8:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80019fa:	68fb      	ldr	r3, [r7, #12]
 80019fc:	2200      	movs	r2, #0
 80019fe:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8001a02:	2303      	movs	r3, #3
 8001a04:	e067      	b.n	8001ad6 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8001a06:	68fb      	ldr	r3, [r7, #12]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	f003 0304 	and.w	r3, r3, #4
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d04f      	beq.n	8001ab4 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	69db      	ldr	r3, [r3, #28]
 8001a1a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001a1e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001a22:	d147      	bne.n	8001ab4 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8001a24:	68fb      	ldr	r3, [r7, #12]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001a2c:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001a2e:	68fb      	ldr	r3, [r7, #12]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001a34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001a36:	e853 3f00 	ldrex	r3, [r3]
 8001a3a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8001a3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a3e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8001a42:	66fb      	str	r3, [r7, #108]	; 0x6c
 8001a44:	68fb      	ldr	r3, [r7, #12]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	461a      	mov	r2, r3
 8001a4a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001a4c:	637b      	str	r3, [r7, #52]	; 0x34
 8001a4e:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001a50:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001a52:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001a54:	e841 2300 	strex	r3, r2, [r1]
 8001a58:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8001a5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d1e6      	bne.n	8001a2e <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	3308      	adds	r3, #8
 8001a66:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001a68:	697b      	ldr	r3, [r7, #20]
 8001a6a:	e853 3f00 	ldrex	r3, [r3]
 8001a6e:	613b      	str	r3, [r7, #16]
   return(result);
 8001a70:	693b      	ldr	r3, [r7, #16]
 8001a72:	f023 0301 	bic.w	r3, r3, #1
 8001a76:	66bb      	str	r3, [r7, #104]	; 0x68
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	3308      	adds	r3, #8
 8001a7e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8001a80:	623a      	str	r2, [r7, #32]
 8001a82:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001a84:	69f9      	ldr	r1, [r7, #28]
 8001a86:	6a3a      	ldr	r2, [r7, #32]
 8001a88:	e841 2300 	strex	r3, r2, [r1]
 8001a8c:	61bb      	str	r3, [r7, #24]
   return(result);
 8001a8e:	69bb      	ldr	r3, [r7, #24]
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d1e5      	bne.n	8001a60 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8001a94:	68fb      	ldr	r3, [r7, #12]
 8001a96:	2220      	movs	r2, #32
 8001a98:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8001a9a:	68fb      	ldr	r3, [r7, #12]
 8001a9c:	2220      	movs	r2, #32
 8001a9e:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8001aa0:	68fb      	ldr	r3, [r7, #12]
 8001aa2:	2220      	movs	r2, #32
 8001aa4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	2200      	movs	r2, #0
 8001aac:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8001ab0:	2303      	movs	r3, #3
 8001ab2:	e010      	b.n	8001ad6 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001ab4:	68fb      	ldr	r3, [r7, #12]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	69da      	ldr	r2, [r3, #28]
 8001aba:	68bb      	ldr	r3, [r7, #8]
 8001abc:	4013      	ands	r3, r2
 8001abe:	68ba      	ldr	r2, [r7, #8]
 8001ac0:	429a      	cmp	r2, r3
 8001ac2:	bf0c      	ite	eq
 8001ac4:	2301      	moveq	r3, #1
 8001ac6:	2300      	movne	r3, #0
 8001ac8:	b2db      	uxtb	r3, r3
 8001aca:	461a      	mov	r2, r3
 8001acc:	79fb      	ldrb	r3, [r7, #7]
 8001ace:	429a      	cmp	r2, r3
 8001ad0:	f43f af4a 	beq.w	8001968 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8001ad4:	2300      	movs	r3, #0
}
 8001ad6:	4618      	mov	r0, r3
 8001ad8:	3770      	adds	r7, #112	; 0x70
 8001ada:	46bd      	mov	sp, r7
 8001adc:	bd80      	pop	{r7, pc}

08001ade <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8001ade:	b480      	push	{r7}
 8001ae0:	b095      	sub	sp, #84	; 0x54
 8001ae2:	af00      	add	r7, sp, #0
 8001ae4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001aec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001aee:	e853 3f00 	ldrex	r3, [r3]
 8001af2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8001af4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001af6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8001afa:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	461a      	mov	r2, r3
 8001b02:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001b04:	643b      	str	r3, [r7, #64]	; 0x40
 8001b06:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001b08:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8001b0a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8001b0c:	e841 2300 	strex	r3, r2, [r1]
 8001b10:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8001b12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d1e6      	bne.n	8001ae6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	3308      	adds	r3, #8
 8001b1e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001b20:	6a3b      	ldr	r3, [r7, #32]
 8001b22:	e853 3f00 	ldrex	r3, [r3]
 8001b26:	61fb      	str	r3, [r7, #28]
   return(result);
 8001b28:	69fb      	ldr	r3, [r7, #28]
 8001b2a:	f023 0301 	bic.w	r3, r3, #1
 8001b2e:	64bb      	str	r3, [r7, #72]	; 0x48
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	3308      	adds	r3, #8
 8001b36:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8001b38:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001b3a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001b3c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001b3e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001b40:	e841 2300 	strex	r3, r2, [r1]
 8001b44:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8001b46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d1e5      	bne.n	8001b18 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001b50:	2b01      	cmp	r3, #1
 8001b52:	d118      	bne.n	8001b86 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001b5a:	68fb      	ldr	r3, [r7, #12]
 8001b5c:	e853 3f00 	ldrex	r3, [r3]
 8001b60:	60bb      	str	r3, [r7, #8]
   return(result);
 8001b62:	68bb      	ldr	r3, [r7, #8]
 8001b64:	f023 0310 	bic.w	r3, r3, #16
 8001b68:	647b      	str	r3, [r7, #68]	; 0x44
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	461a      	mov	r2, r3
 8001b70:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001b72:	61bb      	str	r3, [r7, #24]
 8001b74:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001b76:	6979      	ldr	r1, [r7, #20]
 8001b78:	69ba      	ldr	r2, [r7, #24]
 8001b7a:	e841 2300 	strex	r3, r2, [r1]
 8001b7e:	613b      	str	r3, [r7, #16]
   return(result);
 8001b80:	693b      	ldr	r3, [r7, #16]
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d1e6      	bne.n	8001b54 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	2220      	movs	r2, #32
 8001b8a:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	2200      	movs	r2, #0
 8001b90:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	2200      	movs	r2, #0
 8001b96:	665a      	str	r2, [r3, #100]	; 0x64
}
 8001b98:	bf00      	nop
 8001b9a:	3754      	adds	r7, #84	; 0x54
 8001b9c:	46bd      	mov	sp, r7
 8001b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba2:	4770      	bx	lr

08001ba4 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	b084      	sub	sp, #16
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bb0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8001bb2:	68fb      	ldr	r3, [r7, #12]
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8001bba:	68fb      	ldr	r3, [r7, #12]
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8001bc2:	68f8      	ldr	r0, [r7, #12]
 8001bc4:	f7ff fbf0 	bl	80013a8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8001bc8:	bf00      	nop
 8001bca:	3710      	adds	r7, #16
 8001bcc:	46bd      	mov	sp, r7
 8001bce:	bd80      	pop	{r7, pc}

08001bd0 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	b088      	sub	sp, #32
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001bde:	68fb      	ldr	r3, [r7, #12]
 8001be0:	e853 3f00 	ldrex	r3, [r3]
 8001be4:	60bb      	str	r3, [r7, #8]
   return(result);
 8001be6:	68bb      	ldr	r3, [r7, #8]
 8001be8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001bec:	61fb      	str	r3, [r7, #28]
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	461a      	mov	r2, r3
 8001bf4:	69fb      	ldr	r3, [r7, #28]
 8001bf6:	61bb      	str	r3, [r7, #24]
 8001bf8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001bfa:	6979      	ldr	r1, [r7, #20]
 8001bfc:	69ba      	ldr	r2, [r7, #24]
 8001bfe:	e841 2300 	strex	r3, r2, [r1]
 8001c02:	613b      	str	r3, [r7, #16]
   return(result);
 8001c04:	693b      	ldr	r3, [r7, #16]
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d1e6      	bne.n	8001bd8 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	2220      	movs	r2, #32
 8001c0e:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	2200      	movs	r2, #0
 8001c14:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8001c16:	6878      	ldr	r0, [r7, #4]
 8001c18:	f7ff fbbc 	bl	8001394 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8001c1c:	bf00      	nop
 8001c1e:	3720      	adds	r7, #32
 8001c20:	46bd      	mov	sp, r7
 8001c22:	bd80      	pop	{r7, pc}

08001c24 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8001c24:	b480      	push	{r7}
 8001c26:	b083      	sub	sp, #12
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8001c2c:	bf00      	nop
 8001c2e:	370c      	adds	r7, #12
 8001c30:	46bd      	mov	sp, r7
 8001c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c36:	4770      	bx	lr

08001c38 <__libc_init_array>:
 8001c38:	b570      	push	{r4, r5, r6, lr}
 8001c3a:	4d0d      	ldr	r5, [pc, #52]	; (8001c70 <__libc_init_array+0x38>)
 8001c3c:	4c0d      	ldr	r4, [pc, #52]	; (8001c74 <__libc_init_array+0x3c>)
 8001c3e:	1b64      	subs	r4, r4, r5
 8001c40:	10a4      	asrs	r4, r4, #2
 8001c42:	2600      	movs	r6, #0
 8001c44:	42a6      	cmp	r6, r4
 8001c46:	d109      	bne.n	8001c5c <__libc_init_array+0x24>
 8001c48:	4d0b      	ldr	r5, [pc, #44]	; (8001c78 <__libc_init_array+0x40>)
 8001c4a:	4c0c      	ldr	r4, [pc, #48]	; (8001c7c <__libc_init_array+0x44>)
 8001c4c:	f000 f818 	bl	8001c80 <_init>
 8001c50:	1b64      	subs	r4, r4, r5
 8001c52:	10a4      	asrs	r4, r4, #2
 8001c54:	2600      	movs	r6, #0
 8001c56:	42a6      	cmp	r6, r4
 8001c58:	d105      	bne.n	8001c66 <__libc_init_array+0x2e>
 8001c5a:	bd70      	pop	{r4, r5, r6, pc}
 8001c5c:	f855 3b04 	ldr.w	r3, [r5], #4
 8001c60:	4798      	blx	r3
 8001c62:	3601      	adds	r6, #1
 8001c64:	e7ee      	b.n	8001c44 <__libc_init_array+0xc>
 8001c66:	f855 3b04 	ldr.w	r3, [r5], #4
 8001c6a:	4798      	blx	r3
 8001c6c:	3601      	adds	r6, #1
 8001c6e:	e7f2      	b.n	8001c56 <__libc_init_array+0x1e>
 8001c70:	08001ce0 	.word	0x08001ce0
 8001c74:	08001ce0 	.word	0x08001ce0
 8001c78:	08001ce0 	.word	0x08001ce0
 8001c7c:	08001ce4 	.word	0x08001ce4

08001c80 <_init>:
 8001c80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001c82:	bf00      	nop
 8001c84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001c86:	bc08      	pop	{r3}
 8001c88:	469e      	mov	lr, r3
 8001c8a:	4770      	bx	lr

08001c8c <_fini>:
 8001c8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001c8e:	bf00      	nop
 8001c90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001c92:	bc08      	pop	{r3}
 8001c94:	469e      	mov	lr, r3
 8001c96:	4770      	bx	lr
