
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.013741                       # Number of seconds simulated
sim_ticks                                 13741247000                       # Number of ticks simulated
final_tick                                13741247000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 201814                       # Simulator instruction rate (inst/s)
host_op_rate                                   209966                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               49363192                       # Simulator tick rate (ticks/s)
host_mem_usage                                 685820                       # Number of bytes of host memory used
host_seconds                                   278.37                       # Real time elapsed on the host
sim_insts                                    56178930                       # Number of instructions simulated
sim_ops                                      58448361                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.physmem.bytes_read::cpu0.inst            22464                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.data            17536                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.inst            11200                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.data            24192                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.inst             6400                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.data            33024                       # Number of bytes read from this memory
system.physmem.bytes_read::total               114816                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu0.inst        22464                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu1.inst        11200                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu2.inst         6400                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           40064                       # Number of instructions bytes read from this memory
system.physmem.num_reads::cpu0.inst               351                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.data               274                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.inst               175                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.data               378                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.inst               100                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.data               516                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1794                       # Number of read requests responded to by this memory
system.physmem.bw_read::cpu0.inst             1634786                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.data             1276158                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.inst              815064                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.data             1760539                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.inst              465751                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.data             2403275                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                 8355574                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu0.inst        1634786                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu1.inst         815064                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu2.inst         465751                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2915601                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu0.inst            1634786                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.data            1276158                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.inst             815064                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.data            1760539                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.inst             465751                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.data            2403275                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total                8355574                       # Total bandwidth to/from this memory (bytes/s)
system.cpu0.branchPred.lookups                6859623                       # Number of BP lookups
system.cpu0.branchPred.condPredicted          6858749                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect              575                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups             6858033                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                6857643                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.994313                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                    273                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                55                       # Number of incorrect RAS predictions.
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls               16045                       # Number of system calls
system.cpu0.numCycles                        13741248                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles              8178                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                      34299090                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                    6859623                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches           6857916                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                     13724008                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   1249                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.PendingTrapStallCycles          162                       # Number of stall cycles due to pending traps
system.cpu0.fetch.CacheLines                     1928                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  249                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples          13732972                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             2.497882                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.505422                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                   12292      0.09%      0.09% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                     585      0.00%      0.09% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                 6857530     49.93%     50.03% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 6862565     49.97%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            13732972                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.499199                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       2.496068                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                    7710                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles                 5009                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                 13719185                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                  638                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                   430                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                 354                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  200                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts              34301033                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                  464                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                   430                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                    8269                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                    525                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          1767                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                 13719155                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles                 2826                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts              34300373                       # Number of instructions processed by rename
system.cpu0.rename.IQFullEvents                    20                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                    11                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                  2656                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands           34301901                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups            157786421                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups        34305632                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               16                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps             34296357                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                    5544                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts                48                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts            47                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                     1215                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads            13715589                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            6860349                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads          6856565                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         6856538                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                  34299095                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                 70                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                 34297564                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued              140                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined           3840                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined         9657                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved             5                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples     13732972                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        2.497461                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.710986                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0              12485      0.09%      0.09% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1            1716983     12.50%     12.59% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            3429931     24.98%     37.57% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            8573573     62.43%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       13732972                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             13722069     40.01%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                   6      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            13715313     39.99%     80.00% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            6860173     20.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              34297564                       # Type of FU issued
system.cpu0.iq.rate                          2.495957                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads          82328208                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes         34303027                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses     34296870                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 32                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                16                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses              34297548                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads         6856616                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads          974                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           38                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores          348                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                   430                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                    386                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                  137                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts           34299184                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts              246                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts             13715589                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts             6860349                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts                44                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                    11                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            38                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect           107                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          298                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                 405                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts             34297175                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts             13715202                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts              389                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                           19                       # number of nop insts executed
system.cpu0.iew.exec_refs                    20575312                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                 6858516                       # Number of branches executed
system.cpu0.iew.exec_forward_branches             821                       # Number of forward branches executed
system.cpu0.iew.exec_backward_branches        6857392                       # Number of backward branches executed
system.cpu0.iew.exec_taken_forward_branches          299                       # Number of forward branches executed that is taken
system.cpu0.iew.exec_nottaken_forward_branches          522                       # Number of forward branches executed that is not taken
system.cpu0.iew.exec_taken_backward_branches      6857157                       # Number of backward branches executed that is taken
system.cpu0.iew.exec_nottaken_backward_branches          235                       # Number of backward branches executed that is not taken
system.cpu0.iew.exec_stores                   6860110                       # Number of stores executed
system.cpu0.iew.exec_rate                    2.495929                       # Inst execution rate
system.cpu0.iew.wb_sent                      34296957                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                     34296886                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                 20575954                       # num instructions producing a value
system.cpu0.iew.wb_consumers                 20585888                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      2.495908                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.999517                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts           3858                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls             65                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts              381                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples     13732259                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     2.497428                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.582216                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0        13316      0.10%      0.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      6859027     49.95%     50.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2         1145      0.01%     50.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      1715932     12.50%     62.55% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      3428400     24.97%     87.52% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      1714233     12.48%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6           73      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7           55      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8           78      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     13732259                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts            34291994                       # Number of instructions committed
system.cpu0.commit.committedOps              34295325                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                      20574616                       # Number of memory references committed
system.cpu0.commit.loads                     13714615                       # Number of loads committed
system.cpu0.commit.membars                         26                       # Number of memory barriers committed
system.cpu0.commit.branches                   6858216                       # Number of branches committed
system.cpu0.commit.fp_insts                        16                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                 27437483                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 146                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        13720700     40.01%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult              6      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       13714615     39.99%     80.00% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       6860001     20.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         34295325                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                   78                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                    48031207                       # The number of ROB reads
system.cpu0.rob.rob_writes                   68599083                       # The number of ROB writes
system.cpu0.timesIdled                            249                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                           8276                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                   34291994                       # Number of Instructions Simulated
system.cpu0.committedOps                     34295325                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              0.400713                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        0.400713                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              2.495552                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        2.495552                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                34299671                       # number of integer regfile reads
system.cpu0.int_regfile_writes               13720997                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                      336                       # number of floating regfile reads
system.cpu0.cc_regfile_reads                144036210                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                20576960                       # number of cc regfile writes
system.cpu0.misc_regfile_reads               20843626                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    52                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements               30                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          153.888972                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           13715686                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              200                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs         68578.430000                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   153.888972                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.300564                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.300564                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          170                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          145                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.332031                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         27437134                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        27437134                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data      6858223                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        6858223                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data      6857563                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6857563                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           22                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           22                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           24                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           24                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data     13715786                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        13715786                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data     13715786                       # number of overall hits
system.cpu0.dcache.overall_hits::total       13715786                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data          206                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          206                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         2368                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2368                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            3                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data            1                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data         2574                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          2574                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data         2574                       # number of overall misses
system.cpu0.dcache.overall_misses::total         2574                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data      9273993                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total      9273993                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    118620000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    118620000                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       133500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       133500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data         7500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total         7500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data    127893993                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    127893993                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data    127893993                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    127893993                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data      6858429                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      6858429                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data      6859931                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6859931                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           25                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           25                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           25                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           25                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data     13718360                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     13718360                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data     13718360                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     13718360                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.000030                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.000030                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.000345                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000345                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.120000                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.120000                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.040000                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.040000                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.000188                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.000188                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.000188                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.000188                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 45019.383495                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 45019.383495                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 50092.905405                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 50092.905405                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        44500                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        44500                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data         7500                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total         7500                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 49686.865967                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 49686.865967                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 49686.865967                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 49686.865967                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           13                       # number of writebacks
system.cpu0.dcache.writebacks::total               13                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data           71                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total           71                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data         2186                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         2186                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data            3                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data         2257                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         2257                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data         2257                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         2257                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          135                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          135                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data          182                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          182                       # number of WriteReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data          317                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          317                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data          317                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          317                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data      6049505                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total      6049505                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data      9912500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      9912500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data         4500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total         4500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data     15962005                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     15962005                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data     15962005                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     15962005                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.000020                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.000020                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.000027                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.040000                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.040000                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.000023                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.000023                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.000023                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.000023                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 44811.148148                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 44811.148148                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 54464.285714                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 54464.285714                       # average WriteReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data         4500                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total         4500                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 50353.328076                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 50353.328076                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 50353.328076                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 50353.328076                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements               65                       # number of replacements
system.cpu0.icache.tags.tagsinuse          285.773952                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs               1487                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              381                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             3.902887                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   285.773952                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.558152                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.558152                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          316                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          274                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.617188                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses             4237                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses            4237                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst         1487                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total           1487                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst         1487                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total            1487                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst         1487                       # number of overall hits
system.cpu0.icache.overall_hits::total           1487                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          441                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          441                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          441                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           441                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          441                       # number of overall misses
system.cpu0.icache.overall_misses::total          441                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     23082997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     23082997                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     23082997                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     23082997                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     23082997                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     23082997                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst         1928                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total         1928                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst         1928                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total         1928                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst         1928                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total         1928                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.228734                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.228734                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.228734                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.228734                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.228734                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.228734                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 52342.396825                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 52342.396825                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 52342.396825                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 52342.396825                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 52342.396825                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 52342.396825                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs           11                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs           11                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst           60                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           60                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst           60                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           60                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst           60                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           60                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          381                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          381                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          381                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          381                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          381                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          381                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     19942003                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     19942003                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     19942003                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     19942003                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     19942003                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     19942003                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.197614                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.197614                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.197614                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.197614                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.197614                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.197614                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 52341.215223                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 52341.215223                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 52341.215223                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 52341.215223                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 52341.215223                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 52341.215223                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                3649271                       # Number of BP lookups
system.cpu1.branchPred.condPredicted          2769282                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect           225570                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups             2316904                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                2165015                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            93.444312                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                 355361                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect            106564                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                        13713637                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles           4087103                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                      17351555                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                    3649271                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches           2520376                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                      9387969                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                 468101                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu1.fetch.PendingTrapStallCycles          361                       # Number of stall cycles due to pending traps
system.cpu1.fetch.IcacheWaitRetryStallCycles            8                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                  3935000                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                58392                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples          13709503                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.375565                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.374103                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                 6403303     46.71%     46.71% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                  686096      5.00%     51.71% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 1688090     12.31%     64.02% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 4932014     35.98%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            13709503                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.266105                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       1.265277                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                 3769875                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles              3654529                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                  5886258                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles               165403                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                233428                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved              258477                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                  642                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts              15754412                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                 1717                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                233428                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                 4044791                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                 198817                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles       3379305                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                  5759917                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles                93235                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts              15122031                       # Number of instructions processed by rename
system.cpu1.rename.IQFullEvents                  7911                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.SQFullEvents                   208                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands           17286513                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups             69391837                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups        16705684                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps             13793387                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                 3493126                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts             93133                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts         93132                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                   419166                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads             3755828                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1777112                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads          1075232                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           30785                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                  14179047                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded             158561                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                 13320073                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued            26662                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined        2007904                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined      5815604                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved         24619                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples     13709503                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.971594                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.075631                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0            6567875     47.91%     47.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            2526381     18.43%     66.34% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            3052049     22.26%     88.60% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1563198     11.40%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       13709503                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu              7999834     60.06%     60.06% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult               13301      0.10%     60.16% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     60.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     60.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     60.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     60.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     60.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     60.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     60.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     60.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     60.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     60.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     60.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     60.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     60.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     60.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     60.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     60.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     60.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     60.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     60.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     60.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     60.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     60.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     60.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     60.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     60.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     60.16% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             3587071     26.93%     87.09% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1719867     12.91%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              13320073                       # Type of FU issued
system.cpu1.iq.rate                          0.971301                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads          40376311                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes         16345699                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses     12969290                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses              13320073                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads          984180                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads       468126                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses           33                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation          187                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores        94153                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads        27098                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                233428                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                 133817                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                66270                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts           14337628                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts           132396                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts              3755828                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts             1777112                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts             92748                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                   461                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents           187                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect        179127                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect        61107                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts              240234                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts             13154200                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts              3535601                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           165873                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                           20                       # number of nop insts executed
system.cpu1.iew.exec_refs                     5233657                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                 2587640                       # Number of branches executed
system.cpu1.iew.exec_forward_branches          697198                       # Number of forward branches executed
system.cpu1.iew.exec_backward_branches        1526624                       # Number of backward branches executed
system.cpu1.iew.exec_taken_forward_branches       289694                       # Number of forward branches executed that is taken
system.cpu1.iew.exec_nottaken_forward_branches       407504                       # Number of forward branches executed that is not taken
system.cpu1.iew.exec_taken_backward_branches      1251265                       # Number of backward branches executed that is taken
system.cpu1.iew.exec_nottaken_backward_branches       275359                       # Number of backward branches executed that is not taken
system.cpu1.iew.exec_stores                   1698056                       # Number of stores executed
system.cpu1.iew.exec_rate                    0.959206                       # Inst execution rate
system.cpu1.iew.wb_sent                      13040240                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                     12969290                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                  7250278                       # num instructions producing a value
system.cpu1.iew.wb_consumers                 10633791                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      0.945722                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.681815                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts        2007923                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls         133942                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts           224948                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples     13344518                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.923953                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.430549                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0      7094649     53.17%     53.17% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      3673141     27.53%     80.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2       698458      5.23%     85.92% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1288388      9.65%     95.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       149294      1.12%     96.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       105098      0.79%     97.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       166394      1.25%     98.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        79315      0.59%     99.33% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8        89781      0.67%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     13344518                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts            11415590                       # Number of instructions committed
system.cpu1.commit.committedOps              12329704                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                       4970661                       # Number of memory references committed
system.cpu1.commit.loads                      3287702                       # Number of loads committed
system.cpu1.commit.membars                      59826                       # Number of memory barriers committed
system.cpu1.commit.branches                   2500389                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                 10248922                       # Number of committed integer instructions.
system.cpu1.commit.function_calls              165912                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu         7345749     59.58%     59.58% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult          13294      0.11%     59.69% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     59.69% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     59.69% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     59.69% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     59.69% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     59.69% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     59.69% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     59.69% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     59.69% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     59.69% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     59.69% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     59.69% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     59.69% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     59.69% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     59.69% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     59.69% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     59.69% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     59.69% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     59.69% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     59.69% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     59.69% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     59.69% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     59.69% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     59.69% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     59.69% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     59.69% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.69% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.69% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        3287702     26.66%     86.35% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1682959     13.65%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         12329704                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                89781                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                    27484035                       # The number of ROB reads
system.cpu1.rob.rob_writes                   29040281                       # The number of ROB writes
system.cpu1.timesIdled                            226                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           4134                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                       25533                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                   11415590                       # Number of Instructions Simulated
system.cpu1.committedOps                     12329704                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              1.201308                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        1.201308                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              0.832426                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.832426                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                14104954                       # number of integer regfile reads
system.cpu1.int_regfile_writes                6906880                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                 49796033                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                 7491560                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                5894250                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                191441                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements            18167                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          492.471755                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            3865274                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            18672                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           207.009105                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   492.471755                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.961859                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.961859                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          505                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          139                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          121                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          211                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.986328                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          8366555                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         8366555                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data      2285639                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2285639                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data      1547817                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1547817                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data        66679                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        66679                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data        25667                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        25667                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data      3833456                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         3833456                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data      3833456                       # number of overall hits
system.cpu1.dcache.overall_hits::total        3833456                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data       100700                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       100700                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data        68496                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        68496                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data        14362                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        14362                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data        30669                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        30669                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data       169196                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        169196                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data       169196                       # number of overall misses
system.cpu1.dcache.overall_misses::total       169196                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data   1785295285                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1785295285                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data   1552061409                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   1552061409                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data    566241008                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    566241008                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data    574221355                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    574221355                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data      1407509                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      1407509                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data   3337356694                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   3337356694                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data   3337356694                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   3337356694                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data      2386339                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2386339                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data      1616313                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1616313                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data        81041                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        81041                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data        56336                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        56336                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data      4002652                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      4002652                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data      4002652                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      4002652                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.042199                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.042199                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.042378                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.042378                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.177219                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.177219                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.544394                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.544394                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.042271                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.042271                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.042271                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.042271                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 17728.850894                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 17728.850894                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 22659.153951                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 22659.153951                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 39426.333937                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 39426.333937                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 18723.184812                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 18723.184812                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 19724.796650                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 19724.796650                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 19724.796650                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 19724.796650                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs           20                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs           10                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         5677                       # number of writebacks
system.cpu1.dcache.writebacks::total             5677                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data        20707                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        20707                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data        33907                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        33907                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data         8219                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total         8219                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data        54614                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        54614                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data        54614                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        54614                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data        79993                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        79993                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data        34589                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        34589                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data         6143                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         6143                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data        30669                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        30669                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data       114582                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       114582                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data       114582                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       114582                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data    991819187                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    991819187                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data    734208018                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    734208018                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data    177763495                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    177763495                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data    485530145                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    485530145                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data      1318991                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      1318991                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data   1726027205                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1726027205                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data   1726027205                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1726027205                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.033521                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.033521                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.021400                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.021400                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.075801                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.075801                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.544394                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.544394                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.028627                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.028627                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.028627                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.028627                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 12398.824735                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 12398.824735                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 21226.633265                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 21226.633265                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 28937.570405                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 28937.570405                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 15831.300173                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 15831.300173                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 15063.685439                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 15063.685439                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 15063.685439                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 15063.685439                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements              621                       # number of replacements
system.cpu1.icache.tags.tagsinuse          338.343106                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3933930                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              966                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          4072.391304                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   338.343106                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.660826                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.660826                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          345                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          341                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.673828                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          7870966                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         7870966                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst      3933930                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        3933930                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst      3933930                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         3933930                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst      3933930                       # number of overall hits
system.cpu1.icache.overall_hits::total        3933930                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst         1070                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         1070                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst         1070                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          1070                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst         1070                       # number of overall misses
system.cpu1.icache.overall_misses::total         1070                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst     25037469                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     25037469                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst     25037469                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     25037469                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst     25037469                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     25037469                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst      3935000                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      3935000                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst      3935000                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      3935000                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst      3935000                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      3935000                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.000272                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000272                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.000272                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000272                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.000272                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000272                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 23399.503738                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 23399.503738                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 23399.503738                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 23399.503738                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 23399.503738                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 23399.503738                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           12                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           12                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst          104                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          104                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst          104                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          104                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst          104                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          104                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst          966                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          966                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst          966                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          966                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst          966                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          966                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst     20503524                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     20503524                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst     20503524                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     20503524                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst     20503524                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     20503524                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.000245                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000245                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.000245                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000245                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.000245                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000245                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 21225.180124                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 21225.180124                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 21225.180124                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 21225.180124                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 21225.180124                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 21225.180124                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.branchPred.lookups                3924265                       # Number of BP lookups
system.cpu2.branchPred.condPredicted          2744539                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect           296066                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups             2035025                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                1834584                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            90.150440                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                 475672                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect            151481                       # Number of incorrect RAS predictions.
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                        13713475                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles           3043092                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                      19021093                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                    3924265                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches           2310256                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                     10363077                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                 607793                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu2.fetch.PendingTrapStallCycles          523                       # Number of stall cycles due to pending traps
system.cpu2.fetch.CacheLines                  2867912                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                81086                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples          13710599                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             1.544033                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            1.395464                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                 5683182     41.45%     41.45% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                  850956      6.21%     47.66% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 1210722      8.83%     56.49% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 5965739     43.51%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            13710599                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.286161                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       1.387037                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                 2608078                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles              4437358                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                  6114361                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles               247753                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                303039                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved              341268                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                  873                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts              17106418                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                 2409                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                303039                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                 2966255                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                 357963                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles       3969370                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                  5969080                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles               144882                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts              16320313                       # Number of instructions processed by rename
system.cpu2.rename.IQFullEvents                 13635                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.SQFullEvents                   233                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.RenamedOperands           20108709                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups             73760189                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups        17596028                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps             14347573                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                 5761136                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts            126948                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts        114773                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                   570355                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads             2928133                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1223616                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads           244517                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores           96257                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                  15005496                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded             204626                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                 12960498                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued           112315                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined        3386790                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined     11695339                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved         20469                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples     13710599                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.945290                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.036216                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0            6446510     47.02%     47.02% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            2877579     20.99%     68.01% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            3076611     22.44%     90.45% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            1309899      9.55%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       13710599                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                1334812     45.33%     45.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     1      0.00%     45.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     45.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     45.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     45.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     45.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     45.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     45.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     45.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     45.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     45.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     45.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     45.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     45.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     45.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     45.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     45.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     45.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     45.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     45.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     45.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     45.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     45.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     45.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     45.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     45.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     45.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     45.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     45.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead               1052284     35.73%     81.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite               557862     18.94%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu              9254787     71.41%     71.41% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult               19735      0.15%     71.56% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     71.56% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     71.56% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     71.56% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     71.56% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     71.56% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     71.56% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     71.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     71.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     71.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     71.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     71.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     71.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     71.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     71.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     71.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     71.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     71.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     71.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.56% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             2560568     19.76%     91.32% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            1125408      8.68%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              12960498                       # Type of FU issued
system.cpu2.iq.rate                          0.945092                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                    2944959                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.227226                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads          42688869                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes         18597047                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses     12606208                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses              15905457                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads          103554                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads       718235                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses           32                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation          135                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores       120874                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads         2485                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked            6                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                303039                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                 267373                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                90739                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts           15210148                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts           125003                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts              2928133                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts             1223616                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts            114123                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                   325                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents           135                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect        245733                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect        63072                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts              308805                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts             12809216                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts              2506403                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           151282                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                           26                       # number of nop insts executed
system.cpu2.iew.exec_refs                     3621242                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                 2424237                       # Number of branches executed
system.cpu2.iew.exec_forward_branches         1011245                       # Number of forward branches executed
system.cpu2.iew.exec_backward_branches         902378                       # Number of backward branches executed
system.cpu2.iew.exec_taken_forward_branches       387145                       # Number of forward branches executed that is taken
system.cpu2.iew.exec_nottaken_forward_branches       624100                       # Number of forward branches executed that is not taken
system.cpu2.iew.exec_taken_backward_branches       514775                       # Number of backward branches executed that is taken
system.cpu2.iew.exec_nottaken_backward_branches       387603                       # Number of backward branches executed that is not taken
system.cpu2.iew.exec_stores                   1114839                       # Number of stores executed
system.cpu2.iew.exec_rate                    0.934061                       # Inst execution rate
system.cpu2.iew.wb_sent                      12704988                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                     12606208                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                  7250615                       # num instructions producing a value
system.cpu2.iew.wb_consumers                 13134825                       # num instructions consuming a value
system.cpu2.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate                      0.919257                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.552015                       # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts        3386817                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls         184157                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts           295209                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples     13142064                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.899656                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.433658                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0      7353181     55.95%     55.95% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      3147458     23.95%     79.90% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1080645      8.22%     88.12% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       717922      5.46%     93.59% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       301371      2.29%     95.88% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       265201      2.02%     97.90% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       148796      1.13%     99.03% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        83367      0.63%     99.66% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8        44123      0.34%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     13142064                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts            10471346                       # Number of instructions committed
system.cpu2.commit.committedOps              11823332                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                       3312640                       # Number of memory references committed
system.cpu2.commit.loads                      2209898                       # Number of loads committed
system.cpu2.commit.membars                      86055                       # Number of memory barriers committed
system.cpu2.commit.branches                   2340939                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                 10084525                       # Number of committed integer instructions.
system.cpu2.commit.function_calls              237351                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         8490960     71.82%     71.82% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult          19732      0.17%     71.98% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     71.98% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     71.98% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     71.98% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     71.98% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     71.98% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     71.98% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     71.98% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     71.98% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     71.98% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     71.98% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     71.98% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     71.98% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     71.98% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     71.98% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     71.98% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     71.98% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     71.98% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     71.98% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     71.98% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     71.98% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     71.98% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     71.98% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     71.98% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     71.98% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     71.98% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.98% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.98% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        2209898     18.69%     90.67% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       1102742      9.33%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         11823332                       # Class of committed instruction
system.cpu2.commit.bw_lim_events                44123                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                    28208029                       # The number of ROB reads
system.cpu2.rob.rob_writes                   30989020                       # The number of ROB writes
system.cpu2.timesIdled                            167                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                           2876                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                       25717                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                   10471346                       # Number of Instructions Simulated
system.cpu2.committedOps                     11823332                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              1.309619                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        1.309619                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              0.763581                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.763581                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                12955003                       # number of integer regfile reads
system.cpu2.int_regfile_writes                7611758                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                 45657826                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                 7446169                       # number of cc regfile writes
system.cpu2.misc_regfile_reads                4574321                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                237923                       # number of misc regfile writes
system.cpu2.dcache.tags.replacements            21898                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          495.696959                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            3039938                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            22402                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           135.699402                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   495.696959                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.968158                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.968158                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          504                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          135                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          156                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4          207                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          6878767                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         6878767                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data      2093527                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        2093527                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data       939541                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        939541                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data        89323                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        89323                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data        51497                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        51497                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data      3033068                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         3033068                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data      3033068                       # number of overall hits
system.cpu2.dcache.overall_hits::total        3033068                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data       105886                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       105886                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data        71809                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        71809                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data        12333                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        12333                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data        31623                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        31623                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data       177695                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        177695                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data       177695                       # number of overall misses
system.cpu2.dcache.overall_misses::total       177695                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data   1795795382                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1795795382                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data   1734849784                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   1734849784                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data    458015553                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total    458015553                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data    626151366                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total    626151366                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::cpu2.data      4188012                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      4188012                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data   3530645166                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   3530645166                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data   3530645166                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   3530645166                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data      2199413                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      2199413                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data      1011350                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1011350                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data       101656                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       101656                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data        83120                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        83120                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data      3210763                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      3210763                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data      3210763                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      3210763                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.048143                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.048143                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.071003                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.071003                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.121321                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.121321                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.380450                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.380450                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.055344                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.055344                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.055344                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.055344                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 16959.705551                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 16959.705551                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 24159.224944                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 24159.224944                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data 37137.399903                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 37137.399903                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data 19800.504886                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 19800.504886                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 19869.130623                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 19869.130623                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 19869.130623                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 19869.130623                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs           17                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs     8.500000                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         7849                       # number of writebacks
system.cpu2.dcache.writebacks::total             7849                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data        23512                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        23512                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data        35347                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total        35347                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::cpu2.data         7633                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total         7633                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data        58859                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        58859                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data        58859                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        58859                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data        82374                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        82374                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data        36462                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        36462                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data         4700                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         4700                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data        31623                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total        31623                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data       118836                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       118836                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data       118836                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       118836                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data    967509831                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    967509831                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data    828164552                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    828164552                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data    136392463                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total    136392463                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data    535219634                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total    535219634                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::cpu2.data      3947988                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      3947988                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data   1795674383                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1795674383                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data   1795674383                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1795674383                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.037453                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.037453                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.036053                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.036053                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.046234                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.046234                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data     0.380450                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.380450                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.037012                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.037012                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.037012                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.037012                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 11745.330213                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 11745.330213                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 22713.086282                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 22713.086282                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data 29019.672979                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 29019.672979                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data 16925.011352                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 16925.011352                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 15110.525287                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 15110.525287                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 15110.525287                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 15110.525287                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements              297                       # number of replacements
system.cpu2.icache.tags.tagsinuse          337.235992                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            2867199                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              642                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          4466.042056                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   337.235992                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.658664                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.658664                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          345                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          338                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.673828                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          5736466                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         5736466                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst      2867199                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        2867199                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst      2867199                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         2867199                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst      2867199                       # number of overall hits
system.cpu2.icache.overall_hits::total        2867199                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst          713                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          713                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst          713                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           713                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst          713                       # number of overall misses
system.cpu2.icache.overall_misses::total          713                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst     18066927                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     18066927                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst     18066927                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     18066927                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst     18066927                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     18066927                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst      2867912                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      2867912                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst      2867912                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      2867912                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst      2867912                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      2867912                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.000249                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000249                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.000249                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000249                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.000249                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000249                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 25339.308555                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 25339.308555                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 25339.308555                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 25339.308555                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 25339.308555                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 25339.308555                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst           71                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           71                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst           71                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           71                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst           71                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           71                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst          642                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          642                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst          642                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          642                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst          642                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          642                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst     14643062                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     14643062                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst     14643062                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     14643062                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst     14643062                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     14643062                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.000224                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000224                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.000224                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000224                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.000224                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000224                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 22808.507788                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 22808.507788                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 22808.507788                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 22808.507788                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 22808.507788                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 22808.507788                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                  1450.407293                       # Cycle average of tags in use
system.l2.tags.total_refs                       43109                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1546                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     27.884217                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      642.905588                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       321.717776                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data        78.014180                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst       171.352413                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data        72.801512                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst        98.823930                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data        64.791895                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.009810                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.004909                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.001190                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.002615                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.001111                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.001508                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.000989                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.022131                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1546                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           49                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1497                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.023590                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     86175                       # Number of tag accesses
system.l2.tags.data_accesses                    86175                       # Number of data accesses
system.l2.ReadReq_hits::cpu0.inst                  27                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.data                  29                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.inst                 767                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.data               12896                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.inst                 479                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.data               16159                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   30357                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            13539                       # number of Writeback hits
system.l2.Writeback_hits::total                 13539                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu0.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu1.data                2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu2.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    4                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu1.data              2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu2.data              1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  3                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu1.data                 3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu2.data                34                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    37                       # number of ReadExReq hits
system.l2.demand_hits::cpu0.inst                   27                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data                   29                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst                  767                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data                12899                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.inst                  479                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.data                16193                       # number of demand (read+write) hits
system.l2.demand_hits::total                    30394                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.inst                  27                       # number of overall hits
system.l2.overall_hits::cpu0.data                  29                       # number of overall hits
system.l2.overall_hits::cpu1.inst                 767                       # number of overall hits
system.l2.overall_hits::cpu1.data               12899                       # number of overall hits
system.l2.overall_hits::cpu2.inst                 479                       # number of overall hits
system.l2.overall_hits::cpu2.data               16193                       # number of overall hits
system.l2.overall_hits::total                   30394                       # number of overall hits
system.l2.ReadReq_misses::cpu0.inst               354                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data               101                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.inst               199                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.data                76                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.inst               163                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.data                74                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   967                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu1.data          10762                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu2.data          12360                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              23122                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu1.data         6879                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu2.data         7784                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total            14663                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data             179                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data             302                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu2.data             449                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 930                       # number of ReadExReq misses
system.l2.demand_misses::cpu0.inst                354                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data                280                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                199                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data                378                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst                163                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data                523                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1897                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst               354                       # number of overall misses
system.l2.overall_misses::cpu0.data               280                       # number of overall misses
system.l2.overall_misses::cpu1.inst               199                       # number of overall misses
system.l2.overall_misses::cpu1.data               378                       # number of overall misses
system.l2.overall_misses::cpu2.inst               163                       # number of overall misses
system.l2.overall_misses::cpu2.data               523                       # number of overall misses
system.l2.overall_misses::total                  1897                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu0.inst     18889500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu0.data      5459500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.inst     10509500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.data      4054500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.inst      8317500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.data      3920000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        51150500                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu1.data      1696000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1696000                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu1.data        53000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        53000                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu0.data      9532500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu1.data     16060500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu2.data     23832500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      49425500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu0.inst     18889500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.data     14992000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.inst     10509500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.data     20115000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.inst      8317500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.data     27752500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        100576000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu0.inst     18889500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.data     14992000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.inst     10509500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.data     20115000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.inst      8317500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.data     27752500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       100576000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu0.inst             381                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data             130                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.inst             966                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.data           12972                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.inst             642                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.data           16233                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               31324                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        13539                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             13539                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu1.data        10764                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu2.data        12361                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            23126                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu1.data         6881                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu2.data         7785                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          14666                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data           179                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data           305                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu2.data           483                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               967                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst              381                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data              309                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst              966                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data            13277                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst              642                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data            16716                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                32291                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst             381                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data             309                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst             966                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data           13277                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst             642                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data           16716                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               32291                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu0.inst       0.929134                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data       0.776923                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.inst       0.206004                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.data       0.005859                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.inst       0.253894                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.data       0.004559                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.030871                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu1.data     0.999814                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu2.data     0.999919                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.999827                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu1.data     0.999709                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu2.data     0.999872                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.999795                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data     0.990164                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu2.data     0.929607                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.961737                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu0.inst        0.929134                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.906149                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.206004                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.028470                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst        0.253894                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data        0.031287                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.058747                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst       0.929134                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.906149                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.206004                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.028470                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst       0.253894                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data       0.031287                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.058747                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu0.inst 53360.169492                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu0.data 54054.455446                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.inst 52811.557789                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.data 53348.684211                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.inst 51027.607362                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.data 52972.972973                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52896.070321                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu1.data   157.591526                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total    73.350056                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu1.data     7.704608                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total     3.614540                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu0.data 53254.189944                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu1.data 53180.463576                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu2.data 53079.064588                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 53145.698925                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu0.inst 53360.169492                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.data 53542.857143                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.inst 52811.557789                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.data 53214.285714                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.inst 51027.607362                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.data 53064.053537                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53018.450185                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.inst 53360.169492                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.data 53542.857143                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.inst 52811.557789                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.data 53214.285714                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.inst 51027.607362                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.data 53064.053537                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53018.450185                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_hits::cpu0.inst              3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu0.data              6                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.inst             24                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.inst             63                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.data              7                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                103                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::cpu0.inst               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu0.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.inst              24                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.inst              63                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.data               7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 103                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu0.inst              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu0.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.inst             24                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.inst             63                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.data              7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                103                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu0.inst          351                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu0.data           95                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.inst          175                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.data           76                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.inst          100                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.data           67                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              864                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu1.data        10762                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu2.data        12360                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         23122                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu1.data         6879                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu2.data         7784                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total        14663                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu0.data          179                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu1.data          302                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu2.data          449                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            930                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu0.inst           351                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.data           274                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.inst           175                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.data           378                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.inst           100                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.data           516                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1794                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu0.inst          351                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.data          274                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.inst          175                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.data          378                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.inst          100                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.data          516                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1794                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu0.inst     14399500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu0.data      4011500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.inst      7144000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.data      3110000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.inst      4077500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.data      2737000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     35479500                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu1.data    436397428                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu2.data    501164828                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    937562256                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu1.data    278744210                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu2.data    315385732                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total    594129942                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu0.data      7302500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu1.data     12293500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu2.data     18228500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     37824500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.inst     14399500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.data     11314000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.inst      7144000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.data     15403500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.inst      4077500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.data     20965500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     73304000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.inst     14399500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.data     11314000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.inst      7144000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.data     15403500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.inst      4077500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.data     20965500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     73304000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu0.inst     0.921260                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu0.data     0.730769                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.inst     0.181159                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.data     0.005859                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.inst     0.155763                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.data     0.004127                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.027583                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu1.data     0.999814                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu2.data     0.999919                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.999827                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu1.data     0.999709                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu2.data     0.999872                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.999795                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu0.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu1.data     0.990164                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu2.data     0.929607                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.961737                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu0.inst     0.921260                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.data     0.886731                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.inst     0.181159                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.data     0.028470                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.inst     0.155763                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.data     0.030869                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.055557                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu0.inst     0.921260                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.data     0.886731                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.inst     0.181159                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.data     0.028470                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.inst     0.155763                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.data     0.030869                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.055557                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.inst 41024.216524                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.data 42226.315789                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.inst 40822.857143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.data 40921.052632                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.inst        40775                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.data 40850.746269                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 41064.236111                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu1.data 40549.844639                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu2.data 40547.316181                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 40548.493037                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 40521.036488                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu2.data 40517.180370                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 40518.989429                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu0.data 40796.089385                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu1.data 40706.953642                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu2.data 40597.995546                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40671.505376                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.inst 41024.216524                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.data 41291.970803                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.inst 40822.857143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.data        40750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.inst        40775                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.data 40630.813953                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40860.646600                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.inst 41024.216524                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.data 41291.970803                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.inst 40822.857143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.data        40750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.inst        40775                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.data 40630.813953                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40860.646600                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 864                       # Transaction distribution
system.membus.trans_dist::ReadResp                864                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            70911                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          62177                       # Transaction distribution
system.membus.trans_dist::UpgradeResp           37785                       # Transaction distribution
system.membus.trans_dist::ReadExReq               930                       # Transaction distribution
system.membus.trans_dist::ReadExResp              930                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.physmem.port       174461                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 174461                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.physmem.port       114816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  114816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            95303                       # Total snoops (count)
system.membus.snoop_fanout::samples            135039                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  135039    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              135039                       # Request fanout histogram
system.membus.reqLayer0.occupancy            58858709                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy           65736401                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq             175334                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            175334                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            13539                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           70915                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         62180                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         133095                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          113                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          113                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1042                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1042                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          762                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side          641                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         1932                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       188413                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         1284                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       200174                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                393206                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        24384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side        20608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side        61824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side      1213056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side        41088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side      1572160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2933120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          239501                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           323123                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   5                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                 323123    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             323123                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          176101993                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            572997                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            475995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           1460976                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         162744164                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy            993938                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy         165784032                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             1.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
