vhdl xil_defaultlib  \
"../../../../verilog_v2.srcs/sources_1/ip/div_gen_4/sim/div_gen_4.vhd" \

nosort
