
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001231                       # Number of seconds simulated
sim_ticks                                  1231036959                       # Number of ticks simulated
final_tick                               398814760104                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 176030                       # Simulator instruction rate (inst/s)
host_op_rate                                   232467                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  37469                       # Simulator tick rate (ticks/s)
host_mem_usage                               67379776                       # Number of bytes of host memory used
host_seconds                                 32855.01                       # Real time elapsed on the host
sim_insts                                  5783465549                       # Number of instructions simulated
sim_ops                                    7637691661                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        68352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2688                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data         7552                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         3584                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        12416                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        16128                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         3328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data        24576                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data        69376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         3328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data        24960                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         3584                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data        12160                       # Number of bytes read from this memory
system.physmem.bytes_read::total               257152                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2688                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         3584                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         3584                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           21632                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       126080                       # Number of bytes written to this memory
system.physmem.bytes_written::total            126080                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          534                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           21                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data           59                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           28                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data           97                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          126                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           26                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data          192                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data          542                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           26                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data          195                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           28                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data           95                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2009                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             985                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  985                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1351706                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     55523922                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      2183525                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      6134666                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      2911367                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     10085806                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1455683                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     13101150                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst      2703412                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     19963657                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst      1351706                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     56355741                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst      2703412                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     20275589                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst      2911367                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data      9877851                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               208890560                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1351706                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      2183525                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      2911367                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1455683                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst      2703412                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst      1351706                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst      2703412                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst      2911367                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           17572178                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks         102417721                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total              102417721                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks         102417721                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1351706                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     55523922                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      2183525                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      6134666                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      2911367                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     10085806                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1455683                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     13101150                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst      2703412                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     19963657                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst      1351706                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     56355741                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst      2703412                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     20275589                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst      2911367                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data      9877851                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              311308281                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 2952128                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups          206475                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted       168498                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        21734                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups        83228                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits           78736                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS           20607                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect          937                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      2003024                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               1222091                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             206475                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches        99343                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               250685                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          68228                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        121645                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines           124954                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        21763                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      2421055                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.613632                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.974267                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         2170370     89.65%     89.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           13173      0.54%     90.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           20970      0.87%     91.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           31902      1.32%     92.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           13060      0.54%     92.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           15434      0.64%     93.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           16155      0.67%     94.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           11449      0.47%     94.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8          128542      5.31%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      2421055                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.069941                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.413970                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         1976869                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       148464                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           248961                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         1388                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         45372                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        33390                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          330                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts       1481847                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1099                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         45372                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         1982021                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          51266                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        80422                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           245316                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        16646                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       1478862                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          798                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          2585                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents         8164                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         2061                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands      2023978                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      6892640                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      6892640                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps      1668978                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          354980                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts          324                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          171                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            45950                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       149641                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        82736                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         4145                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        15891                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           1474137                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded          323                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          1376702                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         2292                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       224281                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       518077                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           19                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      2421055                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.568637                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.255248                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      1834425     75.77%     75.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       238193      9.84%     85.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       131566      5.43%     91.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        86076      3.56%     94.60% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        78723      3.25%     97.85% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        24262      1.00%     98.85% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        17734      0.73%     99.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         6065      0.25%     99.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         4011      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      2421055                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu            393     11.70%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          1391     41.41%     53.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         1575     46.89%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu      1133559     82.34%     82.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        25342      1.84%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          153      0.01%     84.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       136485      9.91%     94.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        81163      5.90%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       1376702                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.466342                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt               3359                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002440                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      5180109                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      1698813                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      1351327                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       1380061                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         6334                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        31538                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           73                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         5431                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads         1093                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         45372                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          38725                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         1695                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      1474460                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts           41                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       149641                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        82736                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          171                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           900                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           49                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           73                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        11975                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect        13325                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        25300                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      1356424                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       128996                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        20277                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              210025                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          183853                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             81029                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.459473                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               1351433                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              1351327                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           799812                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          2028705                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.457747                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.394248                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts      1000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps      1219330                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts       256184                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          304                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        22147                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      2375683                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.513255                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.361855                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      1881437     79.20%     79.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       235314      9.91%     89.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2        97835      4.12%     93.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        50019      2.11%     95.32% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        37196      1.57%     96.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5        21427      0.90%     97.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6        13090      0.55%     98.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        11090      0.47%     98.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        28275      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      2375683                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      1000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       1219330                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                195405                       # Number of memory references committed
system.switch_cpus0.commit.loads               118100                       # Number of loads committed
system.switch_cpus0.commit.membars                152                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            169339                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          1102366                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls        23772                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events        28275                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads             3822922                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            2996424                       # The number of ROB writes
system.switch_cpus0.timesIdled                  35616                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 531073                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts            1000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              1219330                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total      1000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.952122                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.952122                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.338739                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.338739                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         6156900                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        1847043                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads        1403873                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes           304                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus1.numCycles                 2952128                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups          266297                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted       221681                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect        25600                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups       101956                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits           95068                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS           28313                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         1172                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2307748                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts               1460510                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             266297                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       123381                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               303477                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          72012                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles         97845                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines           144617                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        24434                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      2755240                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.651817                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.028037                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         2451763     88.99%     88.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           18372      0.67%     89.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           23235      0.84%     90.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           37057      1.34%     91.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           15156      0.55%     92.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5           20005      0.73%     93.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           23528      0.85%     93.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           10911      0.40%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8          155213      5.63%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      2755240                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.090205                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.494731                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         2294309                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       112798                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles           302023                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles          152                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles         45954                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved        40405                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          217                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts       1784327                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1280                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles         45954                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         2297062                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles           6246                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        99717                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles           299405                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles         6852                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts       1772659                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents           868                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents         4819                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands      2477007                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups      8239411                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups      8239411                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps      2045293                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps          431714                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts          422                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          220                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            25198                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       167114                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        86011                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         1035                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        19363                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded           1729249                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded          424                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued          1650515                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         2014                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       226210                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined       471961                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      2755240                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.599046                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.322004                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2057292     74.67%     74.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1       317248     11.51%     86.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       130569      4.74%     90.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        72888      2.65%     93.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        98913      3.59%     97.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        30812      1.12%     98.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6        30171      1.10%     99.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        16049      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         1298      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      2755240                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          11527     79.10%     79.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          1571     10.78%     89.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         1475     10.12%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu      1390369     84.24%     84.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        22399      1.36%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          202      0.01%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       151899      9.20%     94.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        85646      5.19%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total       1650515                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.559093                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              14573                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008829                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      6072857                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes      1955903                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses      1605343                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses       1665088                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         1202                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        34229                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         1662                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles         45954                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles           4729                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles          563                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts      1729673                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         1238                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       167114                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        86011                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          220                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           468                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect        14418                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect        14790                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts        29208                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts      1620320                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       148824                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        30195                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              234443                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches          228693                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             85619                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.548865                       # Inst execution rate
system.switch_cpus1.iew.wb_sent               1605385                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count              1605343                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           961767                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers          2584092                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.543792                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.372188                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      1189853                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps      1466030                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts       263654                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          409                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts        25612                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      2709286                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.541113                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.360384                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2088067     77.07%     77.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1       315322     11.64%     88.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       114175      4.21%     92.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        56939      2.10%     95.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4        51893      1.92%     96.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        21946      0.81%     97.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6        21540      0.80%     98.55% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        10233      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        29171      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      2709286                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      1189853                       # Number of instructions committed
system.switch_cpus1.commit.committedOps       1466030                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                217234                       # Number of memory references committed
system.switch_cpus1.commit.loads               132885                       # Number of loads committed
system.switch_cpus1.commit.membars                204                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            212571                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          1319782                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls        30247                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events        29171                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads             4409786                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            3505327                       # The number of ROB writes
system.switch_cpus1.timesIdled                  36158                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 196888                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            1189853                       # Number of Instructions Simulated
system.switch_cpus1.committedOps              1466030                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      1189853                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.481086                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.481086                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.403049                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.403049                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads         7288003                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes        2245406                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads        1648891                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes           408                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus2.numCycles                 2952128                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups          240344                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted       196526                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect        25092                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups        98642                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits           92455                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS           24311                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         1155                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      2305703                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               1343625                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             240344                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       116766                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles               278827                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          69230                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles         65482                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           25                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines           142529                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        24967                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      2693863                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.612488                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.957657                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         2415036     89.65%     89.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           12857      0.48%     90.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           19925      0.74%     90.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           27303      1.01%     91.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           28665      1.06%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           24209      0.90%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           13232      0.49%     94.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           20841      0.77%     95.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          131795      4.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      2693863                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.081414                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.455138                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         2281991                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles        89704                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           278111                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles          436                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         43616                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        39480                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          211                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       1646367                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1275                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         43616                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         2288630                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          19374                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        55626                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           271940                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        14672                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       1644891                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents          2026                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents         6400                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands      2296006                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      7647396                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      7647396                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps      1962240                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          333755                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          395                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          201                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts            45635                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       154544                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores        82670                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads          990                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        18653                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           1641803                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          396                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          1550206                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued          391                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       197385                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       477957                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      2693863                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.575458                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.267903                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2039417     75.71%     75.71% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       267461      9.93%     85.63% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       136574      5.07%     90.70% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       103940      3.86%     94.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        80972      3.01%     97.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        32662      1.21%     98.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        20770      0.77%     99.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        10577      0.39%     99.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         1490      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      2693863                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu            338     12.52%     12.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead           966     35.78%     48.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         1396     51.70%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      1304502     84.15%     84.15% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        23054      1.49%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          193      0.01%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       140192      9.04%     94.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite        82265      5.31%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       1550206                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.525115                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt               2700                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.001742                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads      5797366                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      1839598                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      1525161                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       1552906                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         3104                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        27010                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         1567                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         43616                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          15757                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         1559                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      1642206                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts           14                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       154544                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts        82670                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          202                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          1331                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           15                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        13794                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        14526                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        28320                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      1527488                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       131945                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        22718                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              214183                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          216831                       # Number of branches executed
system.switch_cpus2.iew.exec_stores             82238                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.517419                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               1525230                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              1525161                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers           876689                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers          2361604                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.516631                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.371226                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      1143762                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps      1407430                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts       234776                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls          389                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        25182                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      2650247                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.531056                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.379363                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2073216     78.23%     78.23% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       286011     10.79%     89.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       108109      4.08%     93.10% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        51152      1.93%     95.03% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        43176      1.63%     96.66% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        25161      0.95%     97.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6        22167      0.84%     98.44% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7         9806      0.37%     98.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8        31449      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      2650247                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      1143762                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       1407430                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                208637                       # Number of memory references committed
system.switch_cpus2.commit.loads               127534                       # Number of loads committed
system.switch_cpus2.commit.membars                194                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            202994                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          1268038                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        28975                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events        31449                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads             4260991                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            3328037                       # The number of ROB writes
system.switch_cpus2.timesIdled                  36745                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 258265                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            1143762                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              1407430                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      1143762                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.581068                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.581068                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.387436                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.387436                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         6871946                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        2126101                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads        1526043                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes           388                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 2952128                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups          233874                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted       191567                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect        24548                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups        94829                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits           89445                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS           23587                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         1079                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      2240150                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts               1335237                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             233874                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches       113032                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               292446                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          70466                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        112948                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines           139449                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        24376                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      2690994                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.607325                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.957397                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         2398548     89.13%     89.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           31277      1.16%     90.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           36281      1.35%     91.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           19896      0.74%     92.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           22507      0.84%     93.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5           12941      0.48%     93.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6            8744      0.32%     94.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           22817      0.85%     94.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8          137983      5.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      2690994                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.079222                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.452296                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         2220259                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       133459                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles           289867                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         2331                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles         45074                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved        38000                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          376                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts       1629499                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         2057                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles         45074                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         2224194                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          21873                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       101229                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           288246                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        10374                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts       1627603                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents          2224                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents         5015                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands      2264094                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups      7575870                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups      7575870                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps      1904219                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          359875                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts          422                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          236                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            29848                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       155758                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores        83737                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         1971                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        17760                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded           1623165                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded          421                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued          1525026                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         2093                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       219066                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined       512886                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           49                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      2690994                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.566715                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.259425                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2049474     76.16%     76.16% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1       257557      9.57%     85.73% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2       138808      5.16%     90.89% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        95701      3.56%     94.45% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        83950      3.12%     97.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        42986      1.60%     99.16% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6        10670      0.40%     99.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7         6784      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         5064      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      2690994                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu            394     11.53%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          1544     45.20%     56.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         1478     43.27%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu      1277578     83.77%     83.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        23823      1.56%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          186      0.01%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       140410      9.21%     94.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        83029      5.44%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total       1525026                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.516585                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt               3416                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002240                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      5746555                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes      1842683                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses      1498194                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses       1528442                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         3859                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        29758                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           14                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           31                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         2221                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads           93                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           87                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles         45074                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          16966                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         1300                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts      1623591                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts          320                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       155758                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts        83737                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          235                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents           857                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           31                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect        13521                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect        14249                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts        27770                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts      1501323                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       131733                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        23703                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              214728                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches          209324                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             82995                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.508556                       # Inst execution rate
system.switch_cpus3.iew.wb_sent               1498272                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count              1498194                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           891166                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers          2335550                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.507496                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.381566                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      1117831                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps      1371464                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts       252156                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          372                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        24534                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      2645920                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.518332                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.336629                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2085741     78.83%     78.83% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1       260039      9.83%     88.66% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       108865      4.11%     92.77% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        65002      2.46%     95.23% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        45142      1.71%     96.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5        29303      1.11%     98.04% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6        15462      0.58%     98.63% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        12094      0.46%     99.08% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        24272      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      2645920                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      1117831                       # Number of instructions committed
system.switch_cpus3.commit.committedOps       1371464                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                207516                       # Number of memory references committed
system.switch_cpus3.commit.loads               126000                       # Number of loads committed
system.switch_cpus3.commit.membars                186                       # Number of memory barriers committed
system.switch_cpus3.commit.branches            196234                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts          1236515                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls        27923                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events        24272                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads             4245268                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            3292316                       # The number of ROB writes
system.switch_cpus3.timesIdled                  36109                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 261134                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            1117831                       # Number of Instructions Simulated
system.switch_cpus3.committedOps              1371464                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      1117831                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.640943                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.640943                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.378653                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.378653                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads         6770274                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes        2082232                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads        1518605                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes           372                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus4.numCycles                 2952128                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups          219010                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted       194062                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect        19423                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups       142371                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits          136228                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS           13460                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect          618                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles      2275822                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts               1243218                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches             219010                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches       149688                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles               275233                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles          63586                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles         56792                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines           139516                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes        18851                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples      2651892                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.528588                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.781884                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0         2376659     89.62%     89.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1           40556      1.53%     91.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2           21858      0.82%     91.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3           39888      1.50%     93.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4           13108      0.49%     93.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5           36913      1.39%     95.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6            6019      0.23%     95.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7           10416      0.39%     95.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8          106475      4.02%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total      2651892                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.074187                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.421126                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles         2258228                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles        75247                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles           274434                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles          359                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles         43621                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved        21567                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          424                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts       1396536                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1725                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles         43621                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles         2260649                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles          45333                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles        23022                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles           272112                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles         7152                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts       1393291                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents          1287                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents         5076                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands      1833506                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups      6324571                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups      6324571                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps      1449799                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps          383681                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts          194                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          103                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts            19066                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads       245877                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores        41952                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads          382                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores         9321                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded           1383508                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded          196                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued          1282368                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         1431                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined       273150                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined       580069                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples      2651892                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.483567                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.102725                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0      2092743     78.92%     78.92% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1       177615      6.70%     85.61% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2       183389      6.92%     92.53% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3       106937      4.03%     96.56% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4        57886      2.18%     98.74% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5        15412      0.58%     99.32% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6        17149      0.65%     99.97% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7          422      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8          339      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total      2651892                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu           2385     58.77%     58.77% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     58.77% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     58.77% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     58.77% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     58.77% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     58.77% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     58.77% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     58.77% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     58.77% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     58.77% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     58.77% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     58.77% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     58.77% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     58.77% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     58.77% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     58.77% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     58.77% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     58.77% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     58.77% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     58.77% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     58.77% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     58.77% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     58.77% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     58.77% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     58.77% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     58.77% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     58.77% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.77% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     58.77% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead           932     22.97%     81.74% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite          741     18.26%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu      1008794     78.67%     78.67% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult        10296      0.80%     79.47% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     79.47% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     79.47% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     79.47% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     79.47% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     79.47% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     79.47% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     79.47% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     79.47% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     79.47% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     79.47% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     79.47% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     79.47% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     79.47% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.47% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.47% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.47% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.47% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.47% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc           92      0.01%     79.48% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     79.48% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.48% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.48% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead       221925     17.31%     96.78% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite        41261      3.22%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total       1282368                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.434388                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt               4058                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.003164                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads      5222114                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes      1656873                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses      1246770                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses       1286426                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads         1174                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads        54615                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         1721                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles         43621                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles          38318                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles          917                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts      1383709                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts          221                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts       245877                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts        41952                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          102                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents           507                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents           21                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect        11816                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect         8754                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts        20570                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts      1263787                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts       218132                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts        18578                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs              259362                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches          190998                       # Number of branches executed
system.switch_cpus4.iew.exec_stores             41230                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.428094                       # Inst execution rate
system.switch_cpus4.iew.wb_sent               1247413                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count              1246770                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers           753210                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers          1667193                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.422329                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.451783                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts       979716                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps      1107465                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts       276282                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls          189                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts        19104                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples      2608271                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.424597                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.288275                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0      2193162     84.08%     84.08% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1       164785      6.32%     90.40% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2       103854      3.98%     94.38% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3        33321      1.28%     95.66% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4        54166      2.08%     97.74% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5        10999      0.42%     98.16% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6         7092      0.27%     98.43% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7         6338      0.24%     98.68% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8        34554      1.32%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total      2608271                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts       979716                       # Number of instructions committed
system.switch_cpus4.commit.committedOps       1107465                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs                231486                       # Number of memory references committed
system.switch_cpus4.commit.loads               191255                       # Number of loads committed
system.switch_cpus4.commit.membars                 94                       # Number of memory barriers committed
system.switch_cpus4.commit.branches            169456                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts           969283                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls        14301                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events        34554                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads             3957451                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes            2811165                       # The number of ROB writes
system.switch_cpus4.timesIdled                  52404                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                 300236                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts             979716                       # Number of Instructions Simulated
system.switch_cpus4.committedOps              1107465                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total       979716                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      3.013249                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                3.013249                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.331868                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.331868                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads         5862818                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes        1631518                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads        1470079                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes           188                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus5.numCycles                 2952128                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups          206986                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted       168788                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect        21861                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups        83969                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits           78878                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS           20640                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect          937                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles      2006524                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts               1223886                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches             206986                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches        99518                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles               251153                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles          68191                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles        132285                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines           125273                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        21905                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples      2435503                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.610854                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.969646                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0         2184350     89.69%     89.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1           13145      0.54%     90.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2           21141      0.87%     91.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3           31783      1.30%     92.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4           13133      0.54%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5           15582      0.64%     93.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6           16387      0.67%     94.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7           11659      0.48%     94.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8          128323      5.27%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total      2435503                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.070114                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.414578                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles         1981044                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       158428                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles           249405                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         1413                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles         45212                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved        33604                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          331                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts       1483941                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1099                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles         45212                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles         1985960                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles          57510                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles        85565                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles           246011                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        15233                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts       1481075                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents          691                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents          2635                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents         7814                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents         1186                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands      2027092                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups      6902936                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups      6902936                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps      1674181                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps          352909                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts          329                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts          176                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts            44256                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads       149622                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores        82868                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads         4089                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores        15964                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded           1476291                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded          328                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued          1379072                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         2208                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined       223344                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined       516148                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           24                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples      2435503                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.566237                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.252849                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0      1847861     75.87%     75.87% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1       238505      9.79%     85.66% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2       131414      5.40%     91.06% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3        87026      3.57%     94.63% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4        78701      3.23%     97.87% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5        24372      1.00%     98.87% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6        17398      0.71%     99.58% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7         6199      0.25%     99.83% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8         4027      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total      2435503                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu            394     11.96%     11.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead          1337     40.58%     52.53% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite         1564     47.47%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu      1135790     82.36%     82.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult        25374      1.84%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc          153      0.01%     84.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     84.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead       136519      9.90%     94.11% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite        81236      5.89%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total       1379072                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.467145                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt               3295                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.002389                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads      5199150                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes      1700033                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses      1354278                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses       1382367                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads         6355                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads        31182                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           71                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         5362                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads         1092                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles         45212                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles          46963                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles         1688                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts      1476619                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts           60                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts       149622                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts        82868                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts          176                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents           907                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           58                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           71                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect        11866                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect        13411                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts        25277                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts      1359338                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts       129296                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        19734                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs              210380                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches          184481                       # Number of branches executed
system.switch_cpus5.iew.exec_stores             81084                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.460460                       # Inst execution rate
system.switch_cpus5.iew.wb_sent               1354373                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count              1354278                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers           801556                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers          2031806                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.458746                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.394504                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts      1002995                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps      1223031                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts       254663                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls          304                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts        22272                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples      2390291                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.511666                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.360115                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0      1894648     79.26%     79.26% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1       235955      9.87%     89.14% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2        97877      4.09%     93.23% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3        50447      2.11%     95.34% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4        37324      1.56%     96.90% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5        21463      0.90%     97.80% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6        13065      0.55%     98.35% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7        11116      0.47%     98.81% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8        28396      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total      2390291                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts      1002995                       # Number of instructions committed
system.switch_cpus5.commit.committedOps       1223031                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs                195945                       # Number of memory references committed
system.switch_cpus5.commit.loads               118439                       # Number of loads committed
system.switch_cpus5.commit.membars                152                       # Number of memory barriers committed
system.switch_cpus5.commit.branches            169886                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts          1105672                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls        23841                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events        28396                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads             3839589                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes            3000613                       # The number of ROB writes
system.switch_cpus5.timesIdled                  35663                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                 516625                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts            1002995                       # Number of Instructions Simulated
system.switch_cpus5.committedOps              1223031                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total      1002995                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.943313                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.943313                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.339753                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.339753                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads         6169539                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes        1850957                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads        1405965                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes           304                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus6.numCycles                 2952128                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups          218142                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted       193301                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect        19434                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups       142429                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits          135579                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS           13485                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect          614                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles      2268347                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts               1239080                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches             218142                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches       149064                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles               274306                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles          63632                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles         48587                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines           139083                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes        18850                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples      2635319                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.530401                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.784901                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0         2361013     89.59%     89.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1           40295      1.53%     91.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2           21840      0.83%     91.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3           39697      1.51%     93.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4           13146      0.50%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5           36715      1.39%     95.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6            6054      0.23%     95.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7           10246      0.39%     95.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8          106313      4.03%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total      2635319                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.073893                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.419724                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles         2250842                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles        66949                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles           273538                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles          333                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles         43654                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved        21444                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          425                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts       1392631                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1733                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles         43654                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles         2253249                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles          40701                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles        19397                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles           271223                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles         7092                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts       1389498                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents          1234                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents         5054                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands      1829455                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups      6308917                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups      6308917                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps      1445410                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps          384019                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts          194                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts          103                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts            18954                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads       244750                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores        41929                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads          259                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores         9309                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded           1379621                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded          196                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued          1278347                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         1321                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined       273013                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined       580680                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples      2635319                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.485082                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.104575                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0      2077960     78.85%     78.85% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1       177516      6.74%     85.59% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2       182238      6.92%     92.50% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3       106422      4.04%     96.54% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4        57875      2.20%     98.74% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5        15376      0.58%     99.32% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6        17155      0.65%     99.97% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7          437      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8          340      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total      2635319                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu           2344     58.48%     58.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     58.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     58.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     58.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     58.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     58.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     58.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     58.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     58.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     58.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     58.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     58.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     58.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     58.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     58.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     58.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     58.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     58.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     58.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     58.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     58.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     58.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     58.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     58.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     58.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     58.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     58.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     58.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead           923     23.03%     81.51% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite          741     18.49%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu      1005948     78.69%     78.69% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult        10292      0.81%     79.50% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     79.50% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     79.50% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     79.50% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     79.50% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     79.50% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     79.50% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     79.50% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     79.50% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     79.50% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     79.50% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     79.50% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     79.50% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     79.50% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     79.50% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     79.50% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     79.50% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.50% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     79.50% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.50% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.50% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.50% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.50% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.50% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc           92      0.01%     79.50% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     79.50% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.50% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.50% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead       220795     17.27%     96.78% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite        41220      3.22%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total       1278347                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.433026                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt               4008                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.003135                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads      5197341                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes      1652848                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses      1242610                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses       1282355                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads         1072                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads        54596                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           20                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         1700                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles         43654                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles          33804                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles          915                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts      1379822                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts          189                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts       244750                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts        41929                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts          102                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents           497                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents           31                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           20                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect        11820                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect         8756                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts        20576                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts      1259543                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts       216995                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        18803                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs              258185                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches          190163                       # Number of branches executed
system.switch_cpus6.iew.exec_stores             41190                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.426656                       # Inst execution rate
system.switch_cpus6.iew.wb_sent               1243248                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count              1242610                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers           750737                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers          1663939                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.420920                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.451181                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts       976004                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps      1103753                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts       276106                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls          189                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts        19114                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples      2591665                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.425886                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.289280                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0      2177552     84.02%     84.02% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1       164610      6.35%     90.37% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2       103483      3.99%     94.37% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3        33357      1.29%     95.65% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4        53834      2.08%     97.73% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5        11111      0.43%     98.16% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6         7077      0.27%     98.43% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7         6375      0.25%     98.68% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8        34266      1.32%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total      2591665                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts       976004                       # Number of instructions committed
system.switch_cpus6.commit.committedOps       1103753                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs                230377                       # Number of memory references committed
system.switch_cpus6.commit.loads               190148                       # Number of loads committed
system.switch_cpus6.commit.membars                 94                       # Number of memory barriers committed
system.switch_cpus6.commit.branches            168842                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts           966183                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls        14300                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events        34266                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads             3937245                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes            2803425                       # The number of ROB writes
system.switch_cpus6.timesIdled                  52268                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                 316809                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts             976004                       # Number of Instructions Simulated
system.switch_cpus6.committedOps              1103753                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total       976004                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      3.024709                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                3.024709                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.330610                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.330610                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads         5842732                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes        1626868                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads        1464865                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes           188                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus7.numCycles                 2952128                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups          239819                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted       196187                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect        25121                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups        98139                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits           92188                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS           24344                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         1158                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles      2300974                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts               1341376                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches             239819                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches       116532                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles               278519                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles          69449                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles         65068                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.PendingTrapStallCycles           25                       # Number of stall cycles due to pending traps
system.switch_cpus7.fetch.CacheLines           142349                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes        24988                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples      2688602                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.612751                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.958105                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0         2410083     89.64%     89.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1           12962      0.48%     90.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2           20069      0.75%     90.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3           27107      1.01%     91.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4           28619      1.06%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5           24151      0.90%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6           13248      0.49%     94.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7           20600      0.77%     95.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8          131763      4.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total      2688602                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.081236                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.454376                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles         2277322                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles        89215                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles           277811                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles          443                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles         43806                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved        39301                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          211                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts       1643983                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1275                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles         43806                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles         2283985                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles          19349                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles        55112                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles           271627                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        14718                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts       1642490                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents          2031                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents         6410                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands      2292683                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups      7636248                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups      7636248                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps      1956871                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps          335812                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts          396                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts          201                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts            45810                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads       154451                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores        82454                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads         1003                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores        34363                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded           1639396                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded          397                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued          1546847                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued          353                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined       198941                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined       482148                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples      2688602                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.575335                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.261484                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0      2023549     75.26%     75.26% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1       281982     10.49%     85.75% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2       140481      5.23%     90.98% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3        98601      3.67%     94.64% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4        78570      2.92%     97.57% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5        32423      1.21%     98.77% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6        20815      0.77%     99.55% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7        10633      0.40%     99.94% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8         1548      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total      2688602                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu            351     12.89%     12.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     12.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     12.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     12.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     12.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     12.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     12.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     12.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     12.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     12.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     12.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     12.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     12.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     12.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     12.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     12.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     12.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     12.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     12.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     12.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     12.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     12.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     12.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     12.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     12.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     12.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     12.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     12.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead           970     35.64%     48.53% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite         1401     51.47%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu      1301751     84.16%     84.16% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult        22972      1.49%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc          193      0.01%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead       139867      9.04%     94.69% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite        82064      5.31%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total       1546847                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.523977                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt               2722                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001760                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads      5785371                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes      1838749                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses      1521763                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses       1549569                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads         3307                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads        27260                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           16                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         1558                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles         43806                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles          15728                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles         1530                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts      1639801                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts           17                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts       154451                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts        82454                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts          203                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents          1295                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           16                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect        13879                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect        14601                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts        28480                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts      1524078                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts       131647                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts        22769                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    8                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs              213690                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches          216159                       # Number of branches executed
system.switch_cpus7.iew.exec_stores             82043                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.516264                       # Inst execution rate
system.switch_cpus7.iew.wb_sent               1521830                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count              1521763                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers           874647                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers          2356903                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.515480                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.371100                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts      1140681                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps      1403625                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts       236176                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls          389                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts        25210                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples      2644796                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.530712                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.363347                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0      2059165     77.86%     77.86% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1       295144     11.16%     89.02% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2       106831      4.04%     93.06% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3        51083      1.93%     94.99% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4        49275      1.86%     96.85% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5        25269      0.96%     97.81% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6        18125      0.69%     98.49% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7         9857      0.37%     98.86% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8        30047      1.14%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total      2644796                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts      1140681                       # Number of instructions committed
system.switch_cpus7.commit.committedOps       1403625                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs                208087                       # Number of memory references committed
system.switch_cpus7.commit.loads               127191                       # Number of loads committed
system.switch_cpus7.commit.membars                194                       # Number of memory barriers committed
system.switch_cpus7.commit.branches            202437                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts          1264634                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls        28903                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events        30047                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads             4254537                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes            3323415                       # The number of ROB writes
system.switch_cpus7.timesIdled                  36761                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                 263526                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts            1140681                       # Number of Instructions Simulated
system.switch_cpus7.committedOps              1403625                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total      1140681                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.588040                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.588040                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.386393                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.386393                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads         6856925                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes        2121500                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads        1523416                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes           388                       # number of misc regfile writes
system.l20.replacements                           549                       # number of replacements
system.l20.tagsinuse                      4090.789193                       # Cycle average of tags in use
system.l20.total_refs                          317526                       # Total number of references to valid blocks.
system.l20.sampled_refs                          4641                       # Sample count of references to valid blocks.
system.l20.avg_refs                         68.417582                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          287.161906                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    12.763089                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   234.476396                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          3556.387802                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.070108                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.003116                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.057245                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.868259                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.998728                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data          555                       # number of ReadReq hits
system.l20.ReadReq_hits::total                    555                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             546                       # number of Writeback hits
system.l20.Writeback_hits::total                  546                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data          555                       # number of demand (read+write) hits
system.l20.demand_hits::total                     555                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data          555                       # number of overall hits
system.l20.overall_hits::total                    555                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data          477                       # number of ReadReq misses
system.l20.ReadReq_misses::total                  490                       # number of ReadReq misses
system.l20.ReadExReq_misses::switch_cpus0.data           57                       # number of ReadExReq misses
system.l20.ReadExReq_misses::total                 57                       # number of ReadExReq misses
system.l20.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data          534                       # number of demand (read+write) misses
system.l20.demand_misses::total                   547                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data          534                       # number of overall misses
system.l20.overall_misses::total                  547                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      7218262                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    258410617                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      265628879                       # number of ReadReq miss cycles
system.l20.ReadExReq_miss_latency::switch_cpus0.data     25919168                       # number of ReadExReq miss cycles
system.l20.ReadExReq_miss_latency::total     25919168                       # number of ReadExReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      7218262                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    284329785                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       291548047                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      7218262                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    284329785                       # number of overall miss cycles
system.l20.overall_miss_latency::total      291548047                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         1032                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               1045                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          546                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              546                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           57                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               57                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         1089                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                1102                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         1089                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               1102                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.462209                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.468900                       # miss rate for ReadReq accesses
system.l20.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l20.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.490358                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.496370                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.490358                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.496370                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 555250.923077                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 541741.335430                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 542099.753061                       # average ReadReq miss latency
system.l20.ReadExReq_avg_miss_latency::switch_cpus0.data 454722.245614                       # average ReadExReq miss latency
system.l20.ReadExReq_avg_miss_latency::total 454722.245614                       # average ReadExReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 555250.923077                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 532452.780899                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 532994.601463                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 555250.923077                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 532452.780899                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 532994.601463                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 314                       # number of writebacks
system.l20.writebacks::total                      314                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data          477                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total             490                       # number of ReadReq MSHR misses
system.l20.ReadExReq_mshr_misses::switch_cpus0.data           57                       # number of ReadExReq MSHR misses
system.l20.ReadExReq_mshr_misses::total            57                       # number of ReadExReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data          534                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total              547                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data          534                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total             547                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      6284248                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    224150514                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    230434762                       # number of ReadReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::switch_cpus0.data     21826108                       # number of ReadExReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::total     21826108                       # number of ReadExReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      6284248                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    245976622                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    252260870                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      6284248                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    245976622                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    252260870                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.462209                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.468900                       # mshr miss rate for ReadReq accesses
system.l20.ReadExReq_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l20.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.490358                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.496370                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.490358                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.496370                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 483403.692308                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 469917.220126                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 470275.024490                       # average ReadReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 382914.175439                       # average ReadExReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::total 382914.175439                       # average ReadExReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 483403.692308                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 460630.378277                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 461171.608775                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 483403.692308                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 460630.378277                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 461171.608775                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                            80                       # number of replacements
system.l21.tagsinuse                      4095.186577                       # Cycle average of tags in use
system.l21.total_refs                          180612                       # Total number of references to valid blocks.
system.l21.sampled_refs                          4173                       # Sample count of references to valid blocks.
system.l21.avg_refs                         43.281093                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          136.186577                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    12.701018                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data    27.061905                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3919.237077                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.033249                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.003101                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.006607                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.956845                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999801                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data          324                       # number of ReadReq hits
system.l21.ReadReq_hits::total                    326                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             103                       # number of Writeback hits
system.l21.Writeback_hits::total                  103                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data            3                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data          327                       # number of demand (read+write) hits
system.l21.demand_hits::total                     329                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data          327                       # number of overall hits
system.l21.overall_hits::total                    329                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           21                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data           59                       # number of ReadReq misses
system.l21.ReadReq_misses::total                   80                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           21                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data           59                       # number of demand (read+write) misses
system.l21.demand_misses::total                    80                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           21                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data           59                       # number of overall misses
system.l21.overall_misses::total                   80                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     26364557                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data     28364339                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total       54728896                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     26364557                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data     28364339                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total        54728896                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     26364557                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data     28364339                       # number of overall miss cycles
system.l21.overall_miss_latency::total       54728896                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           23                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data          383                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total                406                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          103                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              103                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            3                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           23                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data          386                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                 409                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           23                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data          386                       # number of overall (read+write) accesses
system.l21.overall_accesses::total                409                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.913043                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.154047                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.197044                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.913043                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.152850                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.195599                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.913043                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.152850                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.195599                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 1255455.095238                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 480751.508475                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 684111.200000                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 1255455.095238                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 480751.508475                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 684111.200000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 1255455.095238                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 480751.508475                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 684111.200000                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                  45                       # number of writebacks
system.l21.writebacks::total                       45                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           21                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data           59                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total              80                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           21                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data           59                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total               80                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           21                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data           59                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total              80                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     24847007                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     24102530                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     48949537                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     24847007                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     24102530                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     48949537                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     24847007                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     24102530                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     48949537                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.913043                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.154047                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.197044                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.913043                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.152850                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.195599                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.913043                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.152850                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.195599                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 1183190.809524                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 408517.457627                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 611869.212500                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 1183190.809524                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 408517.457627                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 611869.212500                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 1183190.809524                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 408517.457627                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 611869.212500                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                           125                       # number of replacements
system.l22.tagsinuse                      4094.834679                       # Cycle average of tags in use
system.l22.total_refs                          192868                       # Total number of references to valid blocks.
system.l22.sampled_refs                          4221                       # Sample count of references to valid blocks.
system.l22.avg_refs                         45.692490                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           91.108859                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    23.945441                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data    54.188183                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          3925.592196                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.022243                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.005846                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.013230                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.958397                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999715                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data          396                       # number of ReadReq hits
system.l22.ReadReq_hits::total                    397                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks             120                       # number of Writeback hits
system.l22.Writeback_hits::total                  120                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data            3                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data          399                       # number of demand (read+write) hits
system.l22.demand_hits::total                     400                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data          399                       # number of overall hits
system.l22.overall_hits::total                    400                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           28                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data           97                       # number of ReadReq misses
system.l22.ReadReq_misses::total                  125                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           28                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data           97                       # number of demand (read+write) misses
system.l22.demand_misses::total                   125                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           28                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data           97                       # number of overall misses
system.l22.overall_misses::total                  125                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     27115480                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data     54247099                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total       81362579                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     27115480                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data     54247099                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total        81362579                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     27115480                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data     54247099                       # number of overall miss cycles
system.l22.overall_miss_latency::total       81362579                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           29                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data          493                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total                522                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks          120                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total              120                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data            3                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           29                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data          496                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                 525                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           29                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data          496                       # number of overall (read+write) accesses
system.l22.overall_accesses::total                525                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.965517                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.196755                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.239464                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.965517                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.195565                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.238095                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.965517                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.195565                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.238095                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst       968410                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 559248.443299                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 650900.632000                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst       968410                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 559248.443299                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 650900.632000                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst       968410                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 559248.443299                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 650900.632000                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                  74                       # number of writebacks
system.l22.writebacks::total                       74                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           28                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data           97                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total             125                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           28                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data           97                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total              125                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           28                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data           97                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total             125                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     25105080                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data     47282499                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total     72387579                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     25105080                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data     47282499                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total     72387579                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     25105080                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data     47282499                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total     72387579                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.965517                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.196755                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.239464                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.965517                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.195565                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.238095                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.965517                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.195565                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.238095                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst       896610                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 487448.443299                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 579100.632000                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst       896610                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 487448.443299                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 579100.632000                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst       896610                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 487448.443299                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 579100.632000                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                           141                       # number of replacements
system.l23.tagsinuse                      4095.631757                       # Cycle average of tags in use
system.l23.total_refs                          259815                       # Total number of references to valid blocks.
system.l23.sampled_refs                          4237                       # Sample count of references to valid blocks.
system.l23.avg_refs                         61.320510                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          257.379139                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    13.845693                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data    67.427422                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3756.979504                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.062837                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.003380                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.016462                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.917231                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999910                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data          437                       # number of ReadReq hits
system.l23.ReadReq_hits::total                    437                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks             243                       # number of Writeback hits
system.l23.Writeback_hits::total                  243                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data          437                       # number of demand (read+write) hits
system.l23.demand_hits::total                     437                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data          437                       # number of overall hits
system.l23.overall_hits::total                    437                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           14                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data          126                       # number of ReadReq misses
system.l23.ReadReq_misses::total                  140                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           14                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data          126                       # number of demand (read+write) misses
system.l23.demand_misses::total                   140                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           14                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data          126                       # number of overall misses
system.l23.overall_misses::total                  140                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      6846772                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data     65686627                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total       72533399                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      6846772                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data     65686627                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total        72533399                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      6846772                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data     65686627                       # number of overall miss cycles
system.l23.overall_miss_latency::total       72533399                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           14                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data          563                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total                577                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks          243                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total              243                       # number of Writeback accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           14                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data          563                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                 577                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           14                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data          563                       # number of overall (read+write) accesses
system.l23.overall_accesses::total                577                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.223801                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.242634                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.223801                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.242634                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.223801                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.242634                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 489055.142857                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 521322.436508                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 518095.707143                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 489055.142857                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 521322.436508                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 518095.707143                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 489055.142857                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 521322.436508                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 518095.707143                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                  96                       # number of writebacks
system.l23.writebacks::total                       96                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data          126                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total             140                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data          126                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total              140                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data          126                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total             140                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      5841572                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data     56634562                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total     62476134                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      5841572                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data     56634562                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total     62476134                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      5841572                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data     56634562                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total     62476134                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.223801                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.242634                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.223801                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.242634                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.223801                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.242634                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 417255.142857                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 449480.650794                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 446258.100000                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 417255.142857                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 449480.650794                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 446258.100000                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 417255.142857                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 449480.650794                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 446258.100000                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                           218                       # number of replacements
system.l24.tagsinuse                      4095.372429                       # Cycle average of tags in use
system.l24.total_refs                           73917                       # Total number of references to valid blocks.
system.l24.sampled_refs                          4314                       # Sample count of references to valid blocks.
system.l24.avg_refs                         17.134214                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks           78.289402                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    24.591192                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data   105.162145                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          3887.329690                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.019114                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.006004                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.025674                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.949055                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999847                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data          434                       # number of ReadReq hits
system.l24.ReadReq_hits::total                    435                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks              73                       # number of Writeback hits
system.l24.Writeback_hits::total                   73                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data            3                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data          437                       # number of demand (read+write) hits
system.l24.demand_hits::total                     438                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data          437                       # number of overall hits
system.l24.overall_hits::total                    438                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           26                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data          192                       # number of ReadReq misses
system.l24.ReadReq_misses::total                  218                       # number of ReadReq misses
system.l24.demand_misses::switch_cpus4.inst           26                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data          192                       # number of demand (read+write) misses
system.l24.demand_misses::total                   218                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           26                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data          192                       # number of overall misses
system.l24.overall_misses::total                  218                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     24265062                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data     90977104                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total      115242166                       # number of ReadReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     24265062                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data     90977104                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total       115242166                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     24265062                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data     90977104                       # number of overall miss cycles
system.l24.overall_miss_latency::total      115242166                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           27                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data          626                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total                653                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks           73                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total               73                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data            3                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           27                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data          629                       # number of demand (read+write) accesses
system.l24.demand_accesses::total                 656                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           27                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data          629                       # number of overall (read+write) accesses
system.l24.overall_accesses::total                656                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.962963                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.306709                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.333844                       # miss rate for ReadReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.962963                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.305246                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.332317                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.962963                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.305246                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.332317                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 933271.615385                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 473839.083333                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 528633.788991                       # average ReadReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 933271.615385                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 473839.083333                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 528633.788991                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 933271.615385                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 473839.083333                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 528633.788991                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                  31                       # number of writebacks
system.l24.writebacks::total                       31                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           26                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data          192                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total             218                       # number of ReadReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           26                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data          192                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total              218                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           26                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data          192                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total             218                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     22398262                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data     77188770                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total     99587032                       # number of ReadReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     22398262                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data     77188770                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total     99587032                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     22398262                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data     77188770                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total     99587032                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.962963                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.306709                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.333844                       # mshr miss rate for ReadReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.962963                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.305246                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.332317                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.962963                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.305246                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.332317                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 861471.615385                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 402024.843750                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 456821.247706                       # average ReadReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 861471.615385                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 402024.843750                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 456821.247706                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 861471.615385                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 402024.843750                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 456821.247706                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                           557                       # number of replacements
system.l25.tagsinuse                      4090.929402                       # Cycle average of tags in use
system.l25.total_refs                          317532                       # Total number of references to valid blocks.
system.l25.sampled_refs                          4648                       # Sample count of references to valid blocks.
system.l25.avg_refs                         68.315835                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks          284.913289                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    12.760228                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data   240.402137                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          3552.853748                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.069559                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.003115                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.058692                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.867396                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.998762                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.data          560                       # number of ReadReq hits
system.l25.ReadReq_hits::total                    560                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks             549                       # number of Writeback hits
system.l25.Writeback_hits::total                  549                       # number of Writeback hits
system.l25.demand_hits::switch_cpus5.data          560                       # number of demand (read+write) hits
system.l25.demand_hits::total                     560                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.data          560                       # number of overall hits
system.l25.overall_hits::total                    560                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           13                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data          482                       # number of ReadReq misses
system.l25.ReadReq_misses::total                  495                       # number of ReadReq misses
system.l25.ReadExReq_misses::switch_cpus5.data           60                       # number of ReadExReq misses
system.l25.ReadExReq_misses::total                 60                       # number of ReadExReq misses
system.l25.demand_misses::switch_cpus5.inst           13                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data          542                       # number of demand (read+write) misses
system.l25.demand_misses::total                   555                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           13                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data          542                       # number of overall misses
system.l25.overall_misses::total                  555                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst      8164610                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data    255123527                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total      263288137                       # number of ReadReq miss cycles
system.l25.ReadExReq_miss_latency::switch_cpus5.data     24172416                       # number of ReadExReq miss cycles
system.l25.ReadExReq_miss_latency::total     24172416                       # number of ReadExReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst      8164610                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data    279295943                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total       287460553                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst      8164610                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data    279295943                       # number of overall miss cycles
system.l25.overall_miss_latency::total      287460553                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           13                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data         1042                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total               1055                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks          549                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total              549                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data           60                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total               60                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           13                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data         1102                       # number of demand (read+write) accesses
system.l25.demand_accesses::total                1115                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           13                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data         1102                       # number of overall (read+write) accesses
system.l25.overall_accesses::total               1115                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst            1                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.462572                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.469194                       # miss rate for ReadReq accesses
system.l25.ReadExReq_miss_rate::switch_cpus5.data            1                       # miss rate for ReadExReq accesses
system.l25.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst            1                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.491833                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.497758                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst            1                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.491833                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.497758                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 628046.923077                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 529301.923237                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 531895.226263                       # average ReadReq miss latency
system.l25.ReadExReq_avg_miss_latency::switch_cpus5.data 402873.600000                       # average ReadExReq miss latency
system.l25.ReadExReq_avg_miss_latency::total 402873.600000                       # average ReadExReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 628046.923077                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 515306.167897                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 517946.942342                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 628046.923077                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 515306.167897                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 517946.942342                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                 321                       # number of writebacks
system.l25.writebacks::total                      321                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           13                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data          482                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total             495                       # number of ReadReq MSHR misses
system.l25.ReadExReq_mshr_misses::switch_cpus5.data           60                       # number of ReadExReq MSHR misses
system.l25.ReadExReq_mshr_misses::total            60                       # number of ReadExReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           13                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data          542                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total              555                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           13                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data          542                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total             555                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst      7231199                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data    220509604                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total    227740803                       # number of ReadReq MSHR miss cycles
system.l25.ReadExReq_mshr_miss_latency::switch_cpus5.data     19864416                       # number of ReadExReq MSHR miss cycles
system.l25.ReadExReq_mshr_miss_latency::total     19864416                       # number of ReadExReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst      7231199                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data    240374020                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total    247605219                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst      7231199                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data    240374020                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total    247605219                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.462572                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.469194                       # mshr miss rate for ReadReq accesses
system.l25.ReadExReq_mshr_miss_rate::switch_cpus5.data            1                       # mshr miss rate for ReadExReq accesses
system.l25.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.491833                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.497758                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.491833                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.497758                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 556246.076923                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 457488.804979                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 460082.430303                       # average ReadReq mshr miss latency
system.l25.ReadExReq_avg_mshr_miss_latency::switch_cpus5.data 331073.600000                       # average ReadExReq mshr miss latency
system.l25.ReadExReq_avg_mshr_miss_latency::total 331073.600000                       # average ReadExReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 556246.076923                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 443494.501845                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 446135.529730                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 556246.076923                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 443494.501845                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 446135.529730                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                           221                       # number of replacements
system.l26.tagsinuse                      4095.319022                       # Cycle average of tags in use
system.l26.total_refs                           73913                       # Total number of references to valid blocks.
system.l26.sampled_refs                          4317                       # Sample count of references to valid blocks.
system.l26.avg_refs                         17.121381                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks           78.236056                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    24.727062                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data   104.891559                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          3887.464346                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.019101                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.006037                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.025608                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.949088                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999834                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data          430                       # number of ReadReq hits
system.l26.ReadReq_hits::total                    431                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks              73                       # number of Writeback hits
system.l26.Writeback_hits::total                   73                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data            3                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data          433                       # number of demand (read+write) hits
system.l26.demand_hits::total                     434                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data          433                       # number of overall hits
system.l26.overall_hits::total                    434                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           26                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data          195                       # number of ReadReq misses
system.l26.ReadReq_misses::total                  221                       # number of ReadReq misses
system.l26.demand_misses::switch_cpus6.inst           26                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data          195                       # number of demand (read+write) misses
system.l26.demand_misses::total                   221                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           26                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data          195                       # number of overall misses
system.l26.overall_misses::total                  221                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     18616198                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data     97176152                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total      115792350                       # number of ReadReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     18616198                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data     97176152                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total       115792350                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     18616198                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data     97176152                       # number of overall miss cycles
system.l26.overall_miss_latency::total      115792350                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           27                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data          625                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total                652                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks           73                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total               73                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data            3                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           27                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data          628                       # number of demand (read+write) accesses
system.l26.demand_accesses::total                 655                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           27                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data          628                       # number of overall (read+write) accesses
system.l26.overall_accesses::total                655                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.962963                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.312000                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.338957                       # miss rate for ReadReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.962963                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.310510                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.337405                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.962963                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.310510                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.337405                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 716007.615385                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 498339.241026                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 523947.285068                       # average ReadReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 716007.615385                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 498339.241026                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 523947.285068                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 716007.615385                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 498339.241026                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 523947.285068                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                  31                       # number of writebacks
system.l26.writebacks::total                       31                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           26                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data          195                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total             221                       # number of ReadReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           26                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data          195                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total              221                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           26                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data          195                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total             221                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     16748689                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data     83159545                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total     99908234                       # number of ReadReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     16748689                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data     83159545                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total     99908234                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     16748689                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data     83159545                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total     99908234                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.962963                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.312000                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.338957                       # mshr miss rate for ReadReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.962963                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.310510                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.337405                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.962963                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.310510                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.337405                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 644180.346154                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 426459.205128                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 452073.457014                       # average ReadReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 644180.346154                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 426459.205128                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 452073.457014                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 644180.346154                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 426459.205128                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 452073.457014                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                           123                       # number of replacements
system.l27.tagsinuse                      4094.811524                       # Cycle average of tags in use
system.l27.total_refs                          192868                       # Total number of references to valid blocks.
system.l27.sampled_refs                          4219                       # Sample count of references to valid blocks.
system.l27.avg_refs                         45.714150                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks           91.086057                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    23.949332                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data    52.597100                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          3927.179036                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.022238                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.005847                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.012841                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.958784                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999710                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data          396                       # number of ReadReq hits
system.l27.ReadReq_hits::total                    397                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks             120                       # number of Writeback hits
system.l27.Writeback_hits::total                  120                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data            3                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data          399                       # number of demand (read+write) hits
system.l27.demand_hits::total                     400                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data          399                       # number of overall hits
system.l27.overall_hits::total                    400                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           28                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data           95                       # number of ReadReq misses
system.l27.ReadReq_misses::total                  123                       # number of ReadReq misses
system.l27.demand_misses::switch_cpus7.inst           28                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data           95                       # number of demand (read+write) misses
system.l27.demand_misses::total                   123                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           28                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data           95                       # number of overall misses
system.l27.overall_misses::total                  123                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     25851135                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data     45322819                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total       71173954                       # number of ReadReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     25851135                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data     45322819                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total        71173954                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     25851135                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data     45322819                       # number of overall miss cycles
system.l27.overall_miss_latency::total       71173954                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           29                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data          491                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total                520                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks          120                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total              120                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data            3                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           29                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data          494                       # number of demand (read+write) accesses
system.l27.demand_accesses::total                 523                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           29                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data          494                       # number of overall (read+write) accesses
system.l27.overall_accesses::total                523                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.965517                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.193483                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.236538                       # miss rate for ReadReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.965517                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.192308                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.235182                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.965517                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.192308                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.235182                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 923254.821429                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 477082.305263                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 578650.032520                       # average ReadReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 923254.821429                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 477082.305263                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 578650.032520                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 923254.821429                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 477082.305263                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 578650.032520                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                  73                       # number of writebacks
system.l27.writebacks::total                       73                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           28                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data           95                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total             123                       # number of ReadReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           28                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data           95                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total              123                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           28                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data           95                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total             123                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     23839190                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data     38496503                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total     62335693                       # number of ReadReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     23839190                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data     38496503                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total     62335693                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     23839190                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data     38496503                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total     62335693                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.965517                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.193483                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.236538                       # mshr miss rate for ReadReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.965517                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.192308                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.235182                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.965517                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.192308                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.235182                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 851399.642857                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 405226.347368                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 506794.252033                       # average ReadReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 851399.642857                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 405226.347368                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 506794.252033                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 851399.642857                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 405226.347368                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 506794.252033                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               501.762330                       # Cycle average of tags in use
system.cpu0.icache.total_refs               750132866                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   502                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1494288.577689                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.762330                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          489                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020452                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.783654                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.804106                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       124936                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         124936                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       124936                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          124936                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       124936                       # number of overall hits
system.cpu0.icache.overall_hits::total         124936                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           18                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           18                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           18                       # number of overall misses
system.cpu0.icache.overall_misses::total           18                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      9071776                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      9071776                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      9071776                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      9071776                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      9071776                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      9071776                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       124954                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       124954                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       124954                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       124954                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       124954                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       124954                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000144                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000144                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000144                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000144                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000144                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000144                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 503987.555556                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 503987.555556                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 503987.555556                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 503987.555556                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 503987.555556                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 503987.555556                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            5                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            5                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            5                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      7327078                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      7327078                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      7327078                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      7327078                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      7327078                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      7327078                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000104                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000104                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000104                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000104                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000104                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000104                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 563621.384615                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 563621.384615                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 563621.384615                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 563621.384615                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 563621.384615                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 563621.384615                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  1089                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               125036244                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  1345                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              92963.750186                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   190.055823                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    65.944177                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.742406                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.257594                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        94901                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          94901                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        76403                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         76403                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          156                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          156                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          152                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          152                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       171304                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          171304                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       171304                       # number of overall hits
system.cpu0.dcache.overall_hits::total         171304                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         2505                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         2505                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          494                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          494                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         2999                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          2999                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         2999                       # number of overall misses
system.cpu0.dcache.overall_misses::total         2999                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    794579386                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    794579386                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    226084767                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    226084767                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1020664153                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1020664153                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1020664153                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1020664153                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        97406                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        97406                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        76897                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        76897                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          156                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          156                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          152                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          152                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       174303                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       174303                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       174303                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       174303                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.025717                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.025717                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.006424                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.006424                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.017206                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.017206                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.017206                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.017206                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 317197.359681                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 317197.359681                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 457661.471660                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 457661.471660                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 340334.829276                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 340334.829276                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 340334.829276                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 340334.829276                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          546                       # number of writebacks
system.cpu0.dcache.writebacks::total              546                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         1473                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         1473                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          437                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          437                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         1910                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         1910                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         1910                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         1910                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         1032                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         1032                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           57                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           57                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         1089                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         1089                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         1089                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         1089                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    299548865                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    299548865                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data     26392268                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     26392268                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    325941133                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    325941133                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    325941133                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    325941133                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.010595                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.010595                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000741                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000741                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.006248                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.006248                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.006248                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.006248                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 290260.528101                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 290260.528101                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 463022.245614                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 463022.245614                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 299303.152433                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 299303.152433                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 299303.152433                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 299303.152433                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               468.240121                       # Cycle average of tags in use
system.cpu1.icache.total_refs               749871061                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   478                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1568767.910042                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.240121                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          455                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.021218                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.729167                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.750385                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       144586                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         144586                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       144586                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          144586                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       144586                       # number of overall hits
system.cpu1.icache.overall_hits::total         144586                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           31                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           31                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           31                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            31                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           31                       # number of overall misses
system.cpu1.icache.overall_misses::total           31                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     43222425                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     43222425                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     43222425                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     43222425                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     43222425                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     43222425                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       144617                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       144617                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       144617                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       144617                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       144617                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       144617                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000214                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000214                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000214                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000214                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000214                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000214                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 1394271.774194                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 1394271.774194                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 1394271.774194                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 1394271.774194                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 1394271.774194                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 1394271.774194                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            8                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            8                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           23                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           23                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           23                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           23                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           23                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           23                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     26668658                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     26668658                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     26668658                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     26668658                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     26668658                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     26668658                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000159                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000159                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000159                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000159                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000159                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000159                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 1159506.869565                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 1159506.869565                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 1159506.869565                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 1159506.869565                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 1159506.869565                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 1159506.869565                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                   386                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               108881562                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                   642                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              169597.448598                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   124.953036                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data   131.046964                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.488098                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.511902                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       114264                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         114264                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        83922                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         83922                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          210                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          210                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          204                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          204                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       198186                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          198186                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       198186                       # number of overall hits
system.cpu1.dcache.overall_hits::total         198186                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data          986                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          986                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           12                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           12                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data          998                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           998                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data          998                       # number of overall misses
system.cpu1.dcache.overall_misses::total          998                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    127487511                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    127487511                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      1077239                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      1077239                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    128564750                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    128564750                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    128564750                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    128564750                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       115250                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       115250                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        83934                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        83934                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          210                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          210                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          204                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          204                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       199184                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       199184                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       199184                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       199184                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.008555                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.008555                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000143                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000143                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005010                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005010                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005010                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005010                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 129297.678499                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 129297.678499                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 89769.916667                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 89769.916667                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 128822.394790                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 128822.394790                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 128822.394790                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 128822.394790                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          103                       # number of writebacks
system.cpu1.dcache.writebacks::total              103                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data          603                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          603                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data            9                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total            9                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data          612                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total          612                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data          612                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total          612                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data          383                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          383                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data          386                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          386                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data          386                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          386                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     49932246                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     49932246                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       208340                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       208340                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     50140586                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     50140586                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     50140586                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     50140586                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003323                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003323                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000036                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000036                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001938                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001938                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001938                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001938                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 130371.399478                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 130371.399478                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 69446.666667                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 69446.666667                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 129897.891192                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 129897.891192                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 129897.891192                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 129897.891192                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               499.676715                       # Cycle average of tags in use
system.cpu2.icache.total_refs               746422167                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   504                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1480996.363095                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    24.676715                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          475                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.039546                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.761218                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.800764                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       142491                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         142491                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       142491                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          142491                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       142491                       # number of overall hits
system.cpu2.icache.overall_hits::total         142491                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           38                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           38                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           38                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            38                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           38                       # number of overall misses
system.cpu2.icache.overall_misses::total           38                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     32363629                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     32363629                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     32363629                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     32363629                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     32363629                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     32363629                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       142529                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       142529                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       142529                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       142529                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       142529                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       142529                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000267                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000267                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000267                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000267                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000267                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000267                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 851674.447368                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 851674.447368                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 851674.447368                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 851674.447368                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 851674.447368                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 851674.447368                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            9                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            9                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            9                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           29                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           29                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           29                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     27440201                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     27440201                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     27440201                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     27440201                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     27440201                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     27440201                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000203                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000203                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000203                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000203                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000203                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000203                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 946213.827586                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 946213.827586                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 946213.827586                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 946213.827586                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 946213.827586                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 946213.827586                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                   496                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               112779241                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                   752                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              149972.394947                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   164.039735                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    91.960265                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.640780                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.359220                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data        96583                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total          96583                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        80708                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         80708                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          195                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          195                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          194                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          194                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       177291                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          177291                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       177291                       # number of overall hits
system.cpu2.dcache.overall_hits::total         177291                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         1589                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         1589                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           14                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           14                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         1603                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          1603                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         1603                       # number of overall misses
system.cpu2.dcache.overall_misses::total         1603                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    282954896                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    282954896                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      1155522                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      1155522                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    284110418                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    284110418                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    284110418                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    284110418                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data        98172                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total        98172                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        80722                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        80722                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          195                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          195                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          194                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          194                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       178894                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       178894                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       178894                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       178894                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.016186                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.016186                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000173                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000173                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008961                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008961                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008961                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008961                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 178071.048458                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 178071.048458                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 82537.285714                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 82537.285714                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 177236.692452                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 177236.692452                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 177236.692452                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 177236.692452                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          120                       # number of writebacks
system.cpu2.dcache.writebacks::total              120                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         1096                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         1096                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           11                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           11                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         1107                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         1107                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         1107                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         1107                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data          493                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          493                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data          496                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          496                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data          496                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          496                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     80780300                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     80780300                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     80972600                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     80972600                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     80972600                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     80972600                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.005022                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.005022                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000037                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000037                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002773                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002773                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002773                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002773                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 163854.563895                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 163854.563895                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data        64100                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 163251.209677                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 163251.209677                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 163251.209677                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 163251.209677                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.844876                       # Cycle average of tags in use
system.cpu3.icache.total_refs               746984040                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1506016.209677                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    13.844876                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          482                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.022187                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.772436                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794623                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       139428                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         139428                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       139428                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          139428                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       139428                       # number of overall hits
system.cpu3.icache.overall_hits::total         139428                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           21                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           21                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           21                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            21                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           21                       # number of overall misses
system.cpu3.icache.overall_misses::total           21                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     10661671                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     10661671                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     10661671                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     10661671                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     10661671                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     10661671                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       139449                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       139449                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       139449                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       139449                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       139449                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       139449                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000151                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000151                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000151                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000151                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000151                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000151                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 507698.619048                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 507698.619048                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 507698.619048                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 507698.619048                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 507698.619048                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 507698.619048                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            7                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            7                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            7                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      6963588                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      6963588                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      6963588                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      6963588                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      6963588                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      6963588                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000100                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000100                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000100                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000100                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000100                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000100                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 497399.142857                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 497399.142857                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 497399.142857                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 497399.142857                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 497399.142857                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 497399.142857                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                   563                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               117730535                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                   819                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              143749.126984                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   171.432400                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    84.567600                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.669658                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.330342                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        96310                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          96310                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        80976                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         80976                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          193                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          193                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          186                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          186                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       177286                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          177286                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       177286                       # number of overall hits
system.cpu3.dcache.overall_hits::total         177286                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         1952                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1952                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          148                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          148                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         2100                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          2100                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         2100                       # number of overall misses
system.cpu3.dcache.overall_misses::total         2100                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    432769237                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    432769237                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     61897021                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     61897021                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    494666258                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    494666258                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    494666258                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    494666258                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        98262                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        98262                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        81124                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        81124                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          193                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          193                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          186                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          186                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       179386                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       179386                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       179386                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       179386                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.019865                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.019865                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.001824                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.001824                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.011707                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.011707                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.011707                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.011707                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 221705.551742                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 221705.551742                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 418223.114865                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 418223.114865                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 235555.360952                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 235555.360952                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 235555.360952                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 235555.360952                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      1016519                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              5                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 203303.800000                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          243                       # number of writebacks
system.cpu3.dcache.writebacks::total              243                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         1389                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         1389                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          148                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          148                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         1537                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         1537                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         1537                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         1537                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          563                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          563                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data          563                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          563                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data          563                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          563                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     95395381                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     95395381                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     95395381                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     95395381                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     95395381                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     95395381                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005730                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005730                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003138                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003138                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003138                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003138                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 169441.174067                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 169441.174067                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 169441.174067                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 169441.174067                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 169441.174067                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 169441.174067                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     1                       # number of replacements
system.cpu4.icache.tagsinuse               550.634069                       # Cycle average of tags in use
system.cpu4.icache.total_refs               643079701                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   553                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1162892.768535                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    25.542399                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst   525.091670                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.040933                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.841493                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.882426                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       139479                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         139479                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       139479                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          139479                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       139479                       # number of overall hits
system.cpu4.icache.overall_hits::total         139479                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           37                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           37                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           37                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            37                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           37                       # number of overall misses
system.cpu4.icache.overall_misses::total           37                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     38590195                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     38590195                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     38590195                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     38590195                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     38590195                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     38590195                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       139516                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       139516                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       139516                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       139516                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       139516                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       139516                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000265                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000265                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000265                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000265                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000265                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000265                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 1042978.243243                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 1042978.243243                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 1042978.243243                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 1042978.243243                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 1042978.243243                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 1042978.243243                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           10                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           10                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           10                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           27                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           27                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           27                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           27                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           27                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     24554248                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     24554248                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     24554248                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     24554248                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     24554248                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     24554248                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000194                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000194                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000194                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000194                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000194                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000194                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 909416.592593                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 909416.592593                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 909416.592593                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 909416.592593                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 909416.592593                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 909416.592593                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                   629                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               150623254                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                   885                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              170195.767232                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   159.466091                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    96.533909                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.622914                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.377086                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data       198088                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         198088                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        40019                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         40019                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data           95                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total           95                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data           94                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total           94                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       238107                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          238107                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       238107                       # number of overall hits
system.cpu4.dcache.overall_hits::total         238107                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         2169                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         2169                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           15                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         2184                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          2184                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         2184                       # number of overall misses
system.cpu4.dcache.overall_misses::total         2184                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data    526986231                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    526986231                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      1281400                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      1281400                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data    528267631                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    528267631                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data    528267631                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    528267631                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data       200257                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       200257                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        40034                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        40034                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data           95                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total           95                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       240291                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       240291                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       240291                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       240291                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.010831                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.010831                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000375                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000375                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.009089                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.009089                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.009089                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.009089                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 242962.762102                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 242962.762102                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 85426.666667                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 85426.666667                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 241880.783425                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 241880.783425                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 241880.783425                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 241880.783425                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks           73                       # number of writebacks
system.cpu4.dcache.writebacks::total               73                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data         1543                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         1543                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           12                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data         1555                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         1555                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data         1555                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         1555                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data          626                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total          626                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data            3                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data          629                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total          629                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data          629                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total          629                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data    120905189                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    120905189                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data    121097489                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    121097489                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data    121097489                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    121097489                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.003126                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.003126                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000075                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000075                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002618                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002618                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002618                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002618                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 193139.279553                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 193139.279553                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data        64100                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 192523.829889                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 192523.829889                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 192523.829889                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 192523.829889                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               501.759470                       # Cycle average of tags in use
system.cpu5.icache.total_refs               750133185                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   502                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1494289.213147                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    12.759470                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          489                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.020448                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.783654                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.804102                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       125255                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         125255                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       125255                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          125255                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       125255                       # number of overall hits
system.cpu5.icache.overall_hits::total         125255                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           18                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           18                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           18                       # number of overall misses
system.cpu5.icache.overall_misses::total           18                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      9139919                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      9139919                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      9139919                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      9139919                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      9139919                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      9139919                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       125273                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       125273                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       125273                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       125273                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       125273                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       125273                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000144                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000144                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000144                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000144                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000144                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000144                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 507773.277778                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 507773.277778                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 507773.277778                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 507773.277778                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 507773.277778                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 507773.277778                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            5                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            5                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            5                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           13                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           13                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           13                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      8272686                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      8272686                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      8272686                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      8272686                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      8272686                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      8272686                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000104                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000104                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000104                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000104                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000104                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000104                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 636360.461538                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 636360.461538                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 636360.461538                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 636360.461538                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 636360.461538                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 636360.461538                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  1102                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               125036577                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  1358                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              92074.062592                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   190.777367                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    65.222633                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.745224                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.254776                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data        95039                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total          95039                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data        76597                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         76597                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          157                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          157                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          152                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          152                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data       171636                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          171636                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data       171636                       # number of overall hits
system.cpu5.dcache.overall_hits::total         171636                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         2562                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         2562                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          501                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          501                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         3063                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          3063                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         3063                       # number of overall misses
system.cpu5.dcache.overall_misses::total         3063                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data    818050070                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    818050070                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data    216053620                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total    216053620                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data   1034103690                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   1034103690                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data   1034103690                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   1034103690                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data        97601                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total        97601                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data        77098                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        77098                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          157                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          157                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          152                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          152                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data       174699                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       174699                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data       174699                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       174699                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.026250                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.026250                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.006498                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.006498                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.017533                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.017533                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.017533                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.017533                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 319301.354411                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 319301.354411                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 431244.750499                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 431244.750499                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 337611.390793                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 337611.390793                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 337611.390793                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 337611.390793                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          549                       # number of writebacks
system.cpu5.dcache.writebacks::total              549                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data         1520                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         1520                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data          441                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          441                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data         1961                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         1961                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data         1961                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         1961                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         1042                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         1042                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           60                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           60                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         1102                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         1102                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         1102                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         1102                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    296701081                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    296701081                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data     24670416                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total     24670416                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    321371497                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    321371497                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    321371497                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    321371497                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.010676                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.010676                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000778                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000778                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.006308                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.006308                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.006308                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.006308                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 284741.920345                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 284741.920345                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 411173.600000                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 411173.600000                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 291625.677858                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 291625.677858                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 291625.677858                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 291625.677858                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     1                       # number of replacements
system.cpu6.icache.tagsinuse               550.770718                       # Cycle average of tags in use
system.cpu6.icache.total_refs               643079268                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   553                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1162891.985533                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    25.678449                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst   525.092269                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.041151                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.841494                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.882645                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       139046                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         139046                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       139046                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          139046                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       139046                       # number of overall hits
system.cpu6.icache.overall_hits::total         139046                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           37                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           37                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           37                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            37                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           37                       # number of overall misses
system.cpu6.icache.overall_misses::total           37                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     24056245                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     24056245                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     24056245                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     24056245                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     24056245                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     24056245                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       139083                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       139083                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       139083                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       139083                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       139083                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       139083                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000266                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000266                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000266                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000266                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000266                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000266                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 650168.783784                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 650168.783784                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 650168.783784                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 650168.783784                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 650168.783784                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 650168.783784                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           10                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           10                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           10                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           27                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           27                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           27                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           27                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           27                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     18923717                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     18923717                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     18923717                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     18923717                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     18923717                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     18923717                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000194                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000194                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000194                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000194                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000194                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000194                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 700878.407407                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 700878.407407                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 700878.407407                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 700878.407407                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 700878.407407                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 700878.407407                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                   628                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               150622254                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                   884                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              170387.165158                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   158.619537                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    97.380463                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.619608                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.380392                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data       197090                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         197090                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        40017                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         40017                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data           95                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total           95                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data           94                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total           94                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       237107                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          237107                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       237107                       # number of overall hits
system.cpu6.dcache.overall_hits::total         237107                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         2154                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         2154                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           15                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         2169                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          2169                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         2169                       # number of overall misses
system.cpu6.dcache.overall_misses::total         2169                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data    561007084                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    561007084                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data      1282278                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      1282278                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data    562289362                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    562289362                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data    562289362                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    562289362                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data       199244                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       199244                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        40032                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        40032                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data           95                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total           95                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       239276                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       239276                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       239276                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       239276                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.010811                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.010811                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000375                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000375                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.009065                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.009065                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.009065                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.009065                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 260448.971216                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 260448.971216                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 85485.200000                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 85485.200000                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 259238.986630                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 259238.986630                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 259238.986630                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 259238.986630                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks           73                       # number of writebacks
system.cpu6.dcache.writebacks::total               73                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data         1529                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         1529                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data           12                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data         1541                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         1541                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data         1541                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         1541                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data          625                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total          625                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data            3                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data          628                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total          628                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data          628                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total          628                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data    126895856                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    126895856                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data    127088156                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    127088156                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data    127088156                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    127088156                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.003137                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.003137                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000075                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000075                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002625                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002625                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002625                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002625                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 203033.369600                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 203033.369600                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data        64100                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 202369.675159                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 202369.675159                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 202369.675159                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 202369.675159                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               499.680595                       # Cycle average of tags in use
system.cpu7.icache.total_refs               746421985                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   504                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1480996.001984                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    24.680595                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          475                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.039552                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.761218                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.800770                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst       142309                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         142309                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst       142309                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          142309                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst       142309                       # number of overall hits
system.cpu7.icache.overall_hits::total         142309                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           40                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           40                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           40                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            40                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           40                       # number of overall misses
system.cpu7.icache.overall_misses::total           40                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     32040870                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     32040870                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     32040870                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     32040870                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     32040870                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     32040870                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst       142349                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       142349                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst       142349                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       142349                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst       142349                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       142349                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000281                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000281                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000281                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000281                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000281                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000281                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 801021.750000                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 801021.750000                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 801021.750000                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 801021.750000                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 801021.750000                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 801021.750000                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           11                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           11                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           11                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           29                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           29                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           29                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     26188703                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     26188703                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     26188703                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     26188703                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     26188703                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     26188703                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000204                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000204                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000204                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000204                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000204                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000204                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 903058.724138                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 903058.724138                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 903058.724138                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 903058.724138                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 903058.724138                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 903058.724138                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                   494                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               112778642                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                   750                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              150371.522667                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   163.707380                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    92.292620                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.639482                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.360518                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data        96191                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total          96191                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data        80501                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total         80501                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          195                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          195                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          194                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          194                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data       176692                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          176692                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data       176692                       # number of overall hits
system.cpu7.dcache.overall_hits::total         176692                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data         1585                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         1585                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           14                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           14                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data         1599                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          1599                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data         1599                       # number of overall misses
system.cpu7.dcache.overall_misses::total         1599                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data    291541362                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    291541362                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      1156395                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      1156395                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data    292697757                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    292697757                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data    292697757                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    292697757                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data        97776                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total        97776                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data        80515                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total        80515                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          195                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          195                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          194                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          194                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data       178291                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       178291                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data       178291                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       178291                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.016211                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.016211                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000174                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000174                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.008968                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.008968                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.008968                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.008968                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 183937.767823                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 183937.767823                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 82599.642857                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 82599.642857                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 183050.504690                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 183050.504690                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 183050.504690                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 183050.504690                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          120                       # number of writebacks
system.cpu7.dcache.writebacks::total              120                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data         1094                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         1094                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           11                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           11                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data         1105                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         1105                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data         1105                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         1105                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data          491                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          491                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data            3                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data          494                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          494                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data          494                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          494                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data     71837379                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total     71837379                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data     72029679                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total     72029679                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data     72029679                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total     72029679                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.005022                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.005022                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000037                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000037                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002771                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002771                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002771                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002771                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 146308.307536                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 146308.307536                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data        64100                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 145809.066802                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 145809.066802                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 145809.066802                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 145809.066802                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
