Wave_Ram.v,verilog,xil_defaultlib,../../../../ADC_Demo.srcs/sources_1/ip/Wave_Ram/sim/Wave_Ram.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
