INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 15:26:29 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : gaussian
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.020ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.725ns period=3.450ns})
  Destination:            lsq1/handshake_lsq_lsq1_core/stq_data_1_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.725ns period=3.450ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.450ns  (clk rise@3.450ns - clk rise@0.000ns)
  Data Path Delay:        3.310ns  (logic 1.546ns (46.704%)  route 1.764ns (53.296%))
  Logic Levels:           12  (CARRY4=7 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 3.933 - 3.450 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1078, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X13Y131        FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y131        FDCE (Prop_fdce_C_Q)         0.216     0.724 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/Q
                         net (fo=53, routed)          0.355     1.079    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/ldq_alloc_0_q
    SLICE_X15Y131        LUT3 (Prop_lut3_I0_O)        0.043     1.122 r  lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/TEMP_1_double_out_01_carry_i_4/O
                         net (fo=1, routed)           0.000     1.122    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/TEMP_1_double_out_01_carry_i_4_n_0
    SLICE_X15Y131        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     1.373 r  lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/TEMP_1_double_out_01_carry/CO[3]
                         net (fo=1, routed)           0.000     1.373    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/TEMP_1_double_out_01_carry_n_0
    SLICE_X15Y132        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     1.526 f  lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/TEMP_1_double_out_01_carry__0/O[1]
                         net (fo=5, routed)           0.187     1.713    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/TEMP_1_double_out_01[6]
    SLICE_X13Y133        LUT3 (Prop_lut3_I1_O)        0.119     1.832 r  lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/fullReg_i_3/O
                         net (fo=66, routed)          0.306     2.138    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/oldest_entry_allocated_per_port_2_0__0
    SLICE_X16Y131        LUT6 (Prop_lut6_I5_O)        0.043     2.181 r  lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/dataReg[1]_i_1/O
                         net (fo=2, routed)           0.315     2.496    load0/data_tehb/control/D[1]
    SLICE_X18Y130        LUT4 (Prop_lut4_I2_O)        0.043     2.539 r  load0/data_tehb/control/Memory[0][3]_i_8/O
                         net (fo=1, routed)           0.000     2.539    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/Memory_reg[0][3][1]
    SLICE_X18Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     2.785 r  lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/Memory_reg[0][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.785    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/Memory_reg[0][3]_i_1_n_0
    SLICE_X18Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.835 r  lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/Memory_reg[0][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.835    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/Memory_reg[0][7]_i_1_n_0
    SLICE_X18Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.885 r  lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/Memory_reg[0][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.885    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/Memory_reg[0][11]_i_1_n_0
    SLICE_X18Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.935 r  lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/Memory_reg[0][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.935    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/Memory_reg[0][15]_i_1_n_0
    SLICE_X18Y134        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     3.089 r  lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/Memory_reg[0][19]_i_1/O[3]
                         net (fo=2, routed)           0.334     3.423    buffer29/fifo/result[19]
    SLICE_X19Y134        LUT3 (Prop_lut3_I1_O)        0.128     3.551 r  buffer29/fifo/stq_data_1_q[19]_i_1/O
                         net (fo=2, routed)           0.267     3.818    lsq1/handshake_lsq_lsq1_core/stq_data_0_q_reg[31]_0[19]
    SLICE_X15Y133        FDRE                                         r  lsq1/handshake_lsq_lsq1_core/stq_data_1_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.450     3.450 r  
                                                      0.000     3.450 r  clk (IN)
                         net (fo=1078, unset)         0.483     3.933    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X15Y133        FDRE                                         r  lsq1/handshake_lsq_lsq1_core/stq_data_1_q_reg[19]/C
                         clock pessimism              0.000     3.933    
                         clock uncertainty           -0.035     3.897    
    SLICE_X15Y133        FDRE (Setup_fdre_C_D)       -0.099     3.798    lsq1/handshake_lsq_lsq1_core/stq_data_1_q_reg[19]
  -------------------------------------------------------------------
                         required time                          3.798    
                         arrival time                          -3.818    
  -------------------------------------------------------------------
                         slack                                 -0.020    




