5 a 1 * 0
8 /data/cf/uvlogic1/uvg/trevorw/projects/covered/diags/verilog -t main -vcd generate5.3.vcd -o generate5.3.cdd -v generate5.3.v
3 0 $root $root NA 0 0 1
3 0 main main generate5.3.v 1 31 1
2 1 16 c000c 0 1 400 0 0 a
2 2 16 100013 1 0 20008 0 0 1 4 1
2 3 16 c0013 1 37 100a 2 1
2 4 17 d000e 1 0 20008 0 0 32 64 44 0 0 0 0 0 0 0
2 5 17 c000e 2 2c 12000a 4 0 32 2 aa aa aa aa aa aa aa aa
2 6 18 c000c 0 1 400 0 0 a
2 7 18 100013 1 0 20004 0 0 1 4 0
2 8 18 c0013 1 37 6 7 6
1 init 0 80000 1 0 31 0 32 1 1 0 0 0 0 0 0 0
1 a 5 830004 1 0 0 0 1 1 1002
4 8 0 0
4 5 8 0
4 3 5 5
