
---------- Begin Simulation Statistics ----------
final_tick                                81224801000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 141930                       # Simulator instruction rate (inst/s)
host_mem_usage                                 684988                       # Number of bytes of host memory used
host_op_rate                                   142209                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   704.57                       # Real time elapsed on the host
host_tick_rate                              115282214                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.081225                       # Number of seconds simulated
sim_ticks                                 81224801000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.616833                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2096240                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2104303                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81379                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3728827                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                301                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1021                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              720                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4479204                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65347                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          163                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.624496                       # CPI: cycles per instruction
system.cpu.discardedOps                        190725                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42614857                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43408039                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11002163                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        30177474                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.615576                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        162449602                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       132272128                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        75261                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        158810                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          149                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       558295                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          224                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1117223                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            225                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  81224801000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              24564                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        52983                       # Transaction distribution
system.membus.trans_dist::CleanEvict            22266                       # Transaction distribution
system.membus.trans_dist::ReadExReq             58997                       # Transaction distribution
system.membus.trans_dist::ReadExResp            58996                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         24564                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       242370                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 242370                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     34955008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                34955008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             83561                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   83561    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               83561                       # Request fanout histogram
system.membus.respLayer1.occupancy         1453333000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1030963500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.3                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  81224801000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            300623                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       574327                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          321                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           59119                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           258306                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          258305                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           443                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       300180                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1207                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1674944                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1676151                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       195584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    276436224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              276631808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           75473                       # Total snoops (count)
system.tol2bus.snoopTraffic                  13563648                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           634402                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000593                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.024403                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 634027     99.94%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    374      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             634402                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2645271500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2513185494                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1993500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  81224801000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  137                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               475225                       # number of demand (read+write) hits
system.l2.demand_hits::total                   475362                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 137                       # number of overall hits
system.l2.overall_hits::.cpu.data              475225                       # number of overall hits
system.l2.overall_hits::total                  475362                       # number of overall hits
system.l2.demand_misses::.cpu.inst                306                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              83261                       # number of demand (read+write) misses
system.l2.demand_misses::total                  83567                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               306                       # number of overall misses
system.l2.overall_misses::.cpu.data             83261                       # number of overall misses
system.l2.overall_misses::total                 83567                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     31012500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   9857701000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       9888713500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     31012500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   9857701000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      9888713500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              443                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           558486                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               558929                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             443                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          558486                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              558929                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.690745                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.149083                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.149513                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.690745                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.149083                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.149513                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 101348.039216                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 118395.179015                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 118332.756950                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 101348.039216                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 118395.179015                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 118332.756950                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               52983                       # number of writebacks
system.l2.writebacks::total                     52983                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           306                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         83255                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             83561                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          306                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        83255                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            83561                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     27952500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   9024738500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   9052691000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     27952500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   9024738500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   9052691000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.690745                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.149073                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.149502                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.690745                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.149073                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.149502                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 91348.039216                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 108398.756831                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 108336.317181                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 91348.039216                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 108398.756831                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 108336.317181                       # average overall mshr miss latency
system.l2.replacements                          75473                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       521344                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           521344                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       521344                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       521344                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          300                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              300                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          300                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          300                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            199309                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                199309                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           58997                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               58997                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7411287500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7411287500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        258306                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            258306                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.228400                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.228400                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 125621.429903                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 125621.429903                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        58997                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          58997                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6821327500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6821327500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.228400                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.228400                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 115621.599403                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 115621.599403                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            137                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                137                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          306                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              306                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     31012500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     31012500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          443                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            443                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.690745                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.690745                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 101348.039216                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 101348.039216                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          306                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          306                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     27952500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     27952500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.690745                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.690745                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 91348.039216                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 91348.039216                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        275916                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            275916                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        24264                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           24264                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   2446413500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2446413500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       300180                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        300180                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.080832                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.080832                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 100824.822783                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100824.822783                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        24258                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        24258                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2203411000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2203411000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.080812                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.080812                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 90832.343969                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90832.343969                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  81224801000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7966.861529                       # Cycle average of tags in use
system.l2.tags.total_refs                     1117066                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     83665                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     13.351652                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.751870                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        37.792552                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7901.317107                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003388                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.004613                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.964516                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.972517                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           48                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          392                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4997                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2733                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   9020257                       # Number of tag accesses
system.l2.tags.data_accesses                  9020257                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  81224801000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          78336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       21313024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           21391360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        78336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         78336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     13563648                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        13563648                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             306                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           83254                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               83560                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        52983                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              52983                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            964434                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         262395521                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             263359956                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       964434                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           964434                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      166988996                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            166988996                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      166988996                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           964434                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        262395521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            430348952                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    211932.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1224.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    332942.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.039989058250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        12663                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        12663                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              466350                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             199677                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       83561                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      52983                       # Number of write requests accepted
system.mem_ctrls.readBursts                    334244                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   211932                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     78                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             21336                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             21316                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             21320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             20976                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             20812                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             20732                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             20453                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             20692                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             20724                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             20596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            20580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            20626                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            20945                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            21040                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            21016                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            21002                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             13440                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             13596                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             13580                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             13356                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             13212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             13236                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             12992                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             13048                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             13112                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             13012                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            13093                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            13044                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            13188                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            13368                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            13284                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            13356                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.14                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      29.79                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  12987985500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1670830000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             19253598000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     38866.87                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                57616.87                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   297008                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  184319                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.88                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.97                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                334244                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               211932                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   66707                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   66815                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   66964                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   67669                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   16835                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   16723                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   16573                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   15868                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   9742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  10755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  12869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  13652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  14782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  14950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  15325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  16639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  15356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  15116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  14588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  13035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   9579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   8055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        64745                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    539.758869                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   426.745359                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   346.938930                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2064      3.19%      3.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2339      3.61%      6.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        29235     45.15%     51.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1389      2.15%     54.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         5352      8.27%     62.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1099      1.70%     64.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         4175      6.45%     70.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          716      1.11%     71.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        18376     28.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        64745                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        12663                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.388849                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.070464                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    146.731268                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         12646     99.87%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            6      0.05%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            1      0.01%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559            1      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071            1      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583            1      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095            2      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607            2      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         12663                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        12663                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.735134                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.661491                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.672566                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            10438     82.43%     82.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               45      0.36%     82.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               73      0.58%     83.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               55      0.43%     83.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1786     14.10%     97.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               88      0.69%     98.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               20      0.16%     98.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               28      0.22%     98.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              123      0.97%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                5      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                2      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         12663                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               21386624                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    4992                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                13562688                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                21391616                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             13563648                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       263.30                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       166.98                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    263.36                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    166.99                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.36                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.06                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.30                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   81224756000                       # Total gap between requests
system.mem_ctrls.avgGap                     594861.41                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        78336                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     21308288                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     13562688                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 964434.495813661604                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 262337213.974830180407                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 166977177.327895224094                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1224                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       333020                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       211932                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     52183000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  19201415000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1749102231750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     42633.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     57658.44                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8253129.46                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    88.14                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            229365360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            121887810                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1189017060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          550485540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6411309840.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      13367439360                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      19933532640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        41803037610                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        514.658541                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  51650359000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2712060000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  26862382000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            232992480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            123819465                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1196913900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          555721200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6411309840.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      13398190860                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      19907636640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        41826584385                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        514.948438                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  51582190750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2712060000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  26930550250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     81224801000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  81224801000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      7018921                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          7018921                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      7018921                       # number of overall hits
system.cpu.icache.overall_hits::total         7018921                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          443                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            443                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          443                       # number of overall misses
system.cpu.icache.overall_misses::total           443                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     33888500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     33888500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     33888500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     33888500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      7019364                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      7019364                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      7019364                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      7019364                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000063                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000063                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000063                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000063                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 76497.742664                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76497.742664                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 76497.742664                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76497.742664                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          321                       # number of writebacks
system.cpu.icache.writebacks::total               321                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          443                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          443                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          443                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          443                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     33445500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     33445500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     33445500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     33445500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000063                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000063                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000063                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000063                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 75497.742664                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 75497.742664                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 75497.742664                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 75497.742664                       # average overall mshr miss latency
system.cpu.icache.replacements                    321                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      7018921                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         7018921                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          443                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           443                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     33888500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     33888500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      7019364                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      7019364                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000063                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000063                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 76497.742664                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76497.742664                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          443                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          443                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     33445500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     33445500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000063                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000063                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 75497.742664                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75497.742664                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  81224801000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           112.588215                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             7019364                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               443                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          15845.065463                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            102500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   112.588215                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.879595                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.879595                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          122                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           98                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          14039171                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         14039171                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  81224801000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  81224801000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  81224801000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51468393                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51468393                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51469080                       # number of overall hits
system.cpu.dcache.overall_hits::total        51469080                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       575371                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         575371                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       583105                       # number of overall misses
system.cpu.dcache.overall_misses::total        583105                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  17759773000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  17759773000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  17759773000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  17759773000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52043764                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52043764                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52052185                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52052185                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.011056                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.011056                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.011202                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.011202                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 30866.646042                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 30866.646042                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 30457.246980                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 30457.246980                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       521344                       # number of writebacks
system.cpu.dcache.writebacks::total            521344                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        18865                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        18865                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        18865                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        18865                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       556506                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       556506                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       558486                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       558486                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  15626650500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  15626650500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  15811469500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  15811469500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.010693                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010693                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.010729                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010729                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 28079.931753                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 28079.931753                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 28311.308609                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 28311.308609                       # average overall mshr miss latency
system.cpu.dcache.replacements                 557973                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40793160                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40793160                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       300518                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        300518                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   6185804000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   6185804000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41093678                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41093678                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007313                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007313                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 20583.805296                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 20583.805296                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2318                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2318                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       298200                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       298200                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   5730514000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   5730514000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007257                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007257                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 19217.015426                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 19217.015426                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10675233                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10675233                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       274853                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       274853                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  11573969000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  11573969000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950086                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950086                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.025101                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.025101                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 42109.669532                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 42109.669532                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        16547                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        16547                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       258306                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       258306                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   9896136500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   9896136500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.023589                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.023589                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 38311.678784                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 38311.678784                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          687                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           687                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7734                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7734                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.918418                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.918418                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         1980                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1980                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    184819000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    184819000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.235126                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.235126                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 93342.929293                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 93342.929293                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  81224801000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           501.800154                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52027641                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            558485                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             93.158529                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            210500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   501.800154                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.980078                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.980078                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          250                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          230                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           31                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104663007                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104663007                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  81224801000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  81224801000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
