pr_debug	,	F_7
SC_OUTDIV2	,	F_14
ENOMEM	,	V_31
of_clk_add_provider	,	F_29
clk_register	,	F_20
divider_save	,	V_59
csr	,	V_1
xgene_clk_pll	,	V_5
xgene_pllclk_version	,	F_23
"Add %s clock PLL\n"	,	L_11
"csr-offset"	,	L_24
writel_relaxed	,	F_4
fvco	,	V_12
reg_clk_offset	,	V_49
hw	,	V_4
prate	,	V_60
"Unable to map resource %d for %s\n"	,	L_22
clk_lock	,	V_42
xgene_register_clk	,	F_43
nout	,	V_15
dev	,	V_21
of_clk_src_simple_get	,	V_43
of_device_is_compatible	,	F_24
lock	,	V_25
xgene_clk_disable	,	F_38
xgene_dev_parameters	,	V_61
xgene_register_clk_pll	,	F_16
init	,	V_28
clk	,	V_19
reg_csr_offset	,	V_51
"disabled"	,	L_2
version	,	V_17
rc	,	V_63
of_clk_get_parent_name	,	F_28
full_name	,	V_41
__func__	,	V_30
xgene_clk_pll_recalc_rate	,	F_9
pr_err	,	F_18
"%s: could register provider clk %s\n"	,	L_32
GFP_KERNEL	,	V_29
xgene_socpllclk_init	,	F_31
clk_hw_get_name	,	F_8
"clock-output-names"	,	L_10
device	,	V_20
reg_divider_offset	,	V_54
kfree	,	F_22
xgene_clk_round_rate	,	F_42
of_address_to_resource	,	F_46
flags	,	V_24
pll_type	,	V_39
"%s clock is %s\n"	,	L_17
device_node	,	V_36
"%s: could not register clk %s\n"	,	L_6
of_property_read_u32	,	F_47
xgene_pll_type	,	V_38
"enable-offset"	,	L_26
nref	,	V_14
"divider-width"	,	L_29
fref	,	V_11
"apm,xgene-pcppll-clock"	,	L_8
clk_hw	,	V_3
"Unable to map CSR register for %s\n"	,	L_9
pll_offset	,	V_8
err	,	V_69
reg_divider_shift	,	V_55
i	,	V_67
"div-reg"	,	L_23
"%s CSR RESET PADDR base %pa csr offset 0x%08X mask 0x%08X value 0x%08X\n"	,	L_14
"%s: could not allocate APM clk\n"	,	L_5
num_parents	,	V_35
csr_reg	,	V_48
to_xgene_clk	,	F_34
pllclk	,	V_6
PLL_TYPE_SOC	,	V_44
"%s clock disabled\n"	,	L_15
xgene_clk_write	,	F_3
CLKR_RD	,	F_11
of_iomap	,	F_26
__init	,	T_5
phys_addr_t	,	T_4
divider_reg	,	V_53
xgene_clk_recalc_rate	,	F_40
"divider-shift"	,	L_30
ERR_PTR	,	F_19
parent_name	,	V_23
"%s clock checking\n"	,	L_16
xgene_clk	,	V_45
data	,	V_2
pclk	,	V_46
__iomem	,	T_2
xgene_pcppllclk_init	,	F_32
"%s pll %s\n"	,	L_1
"Add %s clock\n"	,	L_31
clk_init_data	,	V_27
xgene_clk_pll_ops	,	V_33
N_DIV_RD	,	F_10
"csr-mask"	,	L_25
u32	,	T_1
reg	,	V_7
clk_register_clkdev	,	F_30
"enable-mask"	,	L_27
of_device_is_available	,	F_45
res	,	V_66
resource	,	V_65
xgene_clk_read	,	F_1
CLKOD_RD	,	F_12
apmclk	,	V_26
xgene_pllclk_init	,	F_25
nfb	,	V_16
xgene_devclk_init	,	F_44
"no DTS register for %s\n"	,	L_21
"%s: could not register lookup clk %s\n"	,	L_20
spin_unlock_irqrestore	,	F_37
clk_name	,	V_40
readl_relaxed	,	F_2
ops	,	V_32
spin_lock_irqsave	,	F_35
reg_clk_mask	,	V_50
name	,	V_22
"divider-offset"	,	L_28
"%s clock enabled\n"	,	L_12
of_property_read_string	,	F_27
parameters	,	V_62
xgene_clk_ops	,	V_64
iounmap	,	F_48
PLL_TYPE_PCP	,	V_18
np	,	V_37
"apm,xgene-socpll-clock"	,	L_7
xgene_clk_is_enabled	,	F_39
"%s clock PADDR base %pa clk offset 0x%08X mask 0x%08X value 0x%08X\n"	,	L_13
parent_rate	,	V_10
kzalloc	,	F_17
param	,	V_47
rate	,	V_57
divider	,	V_58
xgene_clk_pll_is_enabled	,	F_5
"%s pll recalc rate %ld parent %ld version %d\n"	,	L_4
map_res	,	V_68
"enabled"	,	L_3
xgene_clk_set_rate	,	F_41
xgene_clk_enable	,	F_33
SC_N_DIV_RD	,	F_15
"%s clock recalc rate %ld parent %ld\n"	,	L_18
REGSPEC_RESET_F1_MASK	,	V_9
reg_csr_mask	,	V_52
spinlock_t	,	T_3
pll	,	V_13
parent_names	,	V_34
to_xgene_clk_pll	,	F_6
"%s clock set rate %ld\n"	,	L_19
reg_divider_width	,	V_56
__pa	,	F_36
CLKF_RD	,	F_13
IS_ERR	,	F_21
