// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.0 Build 156 04/24/2013 SJ Full Version"

// DATE "09/10/2018 22:49:30"

// 
// Device: Altera EP1C3T100C8 Package TQFP100
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module pwm3 (
	sys_clk,
	DIR,
	pwm);
input 	sys_clk;
output 	[5:0] DIR;
output 	[2:0] pwm;

// Design Ports Information
// DIR[0]	=>  Location: PIN_50,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DIR[1]	=>  Location: PIN_49,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DIR[2]	=>  Location: PIN_55,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DIR[3]	=>  Location: PIN_54,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DIR[4]	=>  Location: PIN_69,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DIR[5]	=>  Location: PIN_68,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pwm[0]	=>  Location: PIN_84,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pwm[1]	=>  Location: PIN_53,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pwm[2]	=>  Location: PIN_90,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// sys_clk	=>  Location: PIN_10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("pwm3_v.sdo");
// synopsys translate_on

wire \sys_clk~combout ;
wire \num1[1]~39 ;
wire \num1[1]~39COUT1_72 ;
wire \num1[2]~41 ;
wire \num1[3]~43 ;
wire \num1[3]~43COUT1_74 ;
wire \num1[4]~45 ;
wire \num1[4]~45COUT1_76 ;
wire \num1[5]~23 ;
wire \num1[5]~23COUT1_78 ;
wire \num1[6]~25 ;
wire \num1[6]~25COUT1_80 ;
wire \num1[7]~27 ;
wire \num1[8]~29 ;
wire \num1[8]~29COUT1_82 ;
wire \num1[9]~31 ;
wire \num1[9]~31COUT1_84 ;
wire \num1[10]~33 ;
wire \num1[10]~33COUT1_86 ;
wire \num1[11]~35 ;
wire \num1[11]~35COUT1_88 ;
wire \num1[12]~37 ;
wire \num1[13]~47 ;
wire \num1[13]~47COUT1_90 ;
wire \LessThan0~4_combout ;
wire \Add0~115_combout ;
wire \Add0~117 ;
wire \Add0~117COUT1_188 ;
wire \Add0~120_combout ;
wire \Add0~2 ;
wire \Add0~2COUT1_152 ;
wire \Add0~5_combout ;
wire \Add0~0_combout ;
wire \Add0~10_combout ;
wire \Add0~12 ;
wire \Add0~12COUT1_156 ;
wire \Add0~15_combout ;
wire \Add0~17 ;
wire \Add0~17COUT1_158 ;
wire \Add0~25_combout ;
wire \Add0~7 ;
wire \Add0~7COUT1_154 ;
wire \Add0~20_combout ;
wire \Add0~22 ;
wire \Add0~30_combout ;
wire \Add0~27 ;
wire \Add0~27COUT1_160 ;
wire \Add0~35_combout ;
wire \Add0~32 ;
wire \Add0~32COUT1_164 ;
wire \Add0~45_combout ;
wire \Add0~37 ;
wire \Add0~37COUT1_162 ;
wire \Add0~40_combout ;
wire \Add0~42 ;
wire \Add0~65_combout ;
wire \Add0~47 ;
wire \Add0~47COUT1_166 ;
wire \Add0~50_combout ;
wire \Add0~52 ;
wire \Add0~52COUT1_168 ;
wire \Add0~55_combout ;
wire \Add0~57 ;
wire \Add0~57COUT1_170 ;
wire \Add0~60_combout ;
wire \Add0~62 ;
wire \Add0~67 ;
wire \Add0~67COUT1_172 ;
wire \Add0~70_combout ;
wire \Add0~72 ;
wire \Add0~72COUT1_174 ;
wire \Add0~75_combout ;
wire \Add0~77 ;
wire \Add0~77COUT1_176 ;
wire \Add0~80_combout ;
wire \Add0~82 ;
wire \Add0~82COUT1_178 ;
wire \Add0~85_combout ;
wire \Add0~87 ;
wire \Add0~90_combout ;
wire \Add0~92 ;
wire \Add0~92COUT1_180 ;
wire \Add0~95_combout ;
wire \Add0~97 ;
wire \Add0~97COUT1_182 ;
wire \Add0~100_combout ;
wire \Add0~102 ;
wire \Add0~102COUT1_184 ;
wire \Add0~105_combout ;
wire \Add0~107 ;
wire \Add0~107COUT1_186 ;
wire \Add0~110_combout ;
wire \Add0~112 ;
wire \Add0~122 ;
wire \Add0~122COUT1_190 ;
wire \Add0~125_combout ;
wire \Equal0~6 ;
wire \Equal0~5 ;
wire \Equal0~3 ;
wire \Equal0~0 ;
wire \Equal0~2 ;
wire \Equal0~1 ;
wire \Equal0~4_combout ;
wire \Equal0~7_combout ;
wire \num1[14]~49 ;
wire \num1[14]~49COUT1_92 ;
wire \num1[15]~1 ;
wire \num1[15]~1COUT1_94 ;
wire \num1[16]~3 ;
wire \num1[16]~3COUT1_96 ;
wire \num1[17]~5 ;
wire \num1[18]~7 ;
wire \num1[18]~7COUT1_98 ;
wire \num1[19]~9 ;
wire \num1[19]~9COUT1_100 ;
wire \num1[20]~11 ;
wire \num1[20]~11COUT1_102 ;
wire \num1[21]~13 ;
wire \num1[21]~13COUT1_104 ;
wire \num1[22]~15 ;
wire \num1[23]~17 ;
wire \num1[23]~17COUT1_106 ;
wire \num1[24]~19 ;
wire \num1[24]~19COUT1_108 ;
wire \always1~2_combout ;
wire \always1~1_combout ;
wire \always1~0_combout ;
wire \always1~3_combout ;
wire \LessThan0~0_combout ;
wire \LessThan0~2_combout ;
wire \LessThan0~1_combout ;
wire \LessThan0~3_combout ;
wire \always1~4_combout ;
wire \num2[1]~17 ;
wire \num2[1]~17COUT1_72 ;
wire \num2[2]~19 ;
wire \num2[3]~21 ;
wire \num2[3]~21COUT1_74 ;
wire \num2[4]~23 ;
wire \num2[4]~23COUT1_76 ;
wire \num2[5]~1 ;
wire \num2[5]~1COUT1_78 ;
wire \num2[6]~3 ;
wire \num2[6]~3COUT1_80 ;
wire \num2[7]~5 ;
wire \num2[8]~7 ;
wire \num2[8]~7COUT1_82 ;
wire \num2[9]~9 ;
wire \num2[9]~9COUT1_84 ;
wire \num2[10]~11 ;
wire \num2[10]~11COUT1_86 ;
wire \num2[11]~13 ;
wire \num2[11]~13COUT1_88 ;
wire \num2[12]~15 ;
wire \num2[13]~25 ;
wire \num2[13]~25COUT1_90 ;
wire \num2[14]~27 ;
wire \num2[14]~27COUT1_92 ;
wire \num2[15]~29 ;
wire \num2[15]~29COUT1_94 ;
wire \num2[16]~31 ;
wire \num2[16]~31COUT1_96 ;
wire \num2[17]~33 ;
wire \num2[18]~35 ;
wire \num2[18]~35COUT1_98 ;
wire \num2[19]~37 ;
wire \num2[19]~37COUT1_100 ;
wire \num2[20]~39 ;
wire \num2[20]~39COUT1_102 ;
wire \num2[21]~41 ;
wire \num2[21]~41COUT1_104 ;
wire \num2[22]~43 ;
wire \num2[23]~45 ;
wire \num2[23]~45COUT1_106 ;
wire \num2[24]~47 ;
wire \num2[24]~47COUT1_108 ;
wire \always3~1_combout ;
wire \always3~2_combout ;
wire \always3~0_combout ;
wire \Add2~65_combout ;
wire \Add2~67 ;
wire \Add2~67COUT1_180 ;
wire \Add2~70_combout ;
wire \Add2~72 ;
wire \Add2~72COUT1_182 ;
wire \Add2~75_combout ;
wire \Add2~105_combout ;
wire \Add2~107 ;
wire \Add2~107COUT1_152 ;
wire \Add2~5_combout ;
wire \Add2~7 ;
wire \Add2~7COUT1_154 ;
wire \Add2~100_combout ;
wire \always5~0 ;
wire \Add2~102 ;
wire \Add2~122 ;
wire \Add2~122COUT1_156 ;
wire \Add2~0_combout ;
wire \Add2~2 ;
wire \Add2~2COUT1_158 ;
wire \Add2~110_combout ;
wire \always5~1 ;
wire \Add2~90_combout ;
wire \Add2~92 ;
wire \Add2~92COUT1_188 ;
wire \Add2~97 ;
wire \Add2~97COUT1_190 ;
wire \Add2~125_combout ;
wire \Add2~112 ;
wire \Add2~112COUT1_160 ;
wire \Add2~12 ;
wire \Add2~12COUT1_162 ;
wire \Add2~117 ;
wire \Add2~15_combout ;
wire \Add2~10_combout ;
wire \Equal2~0 ;
wire \Add2~40_combout ;
wire \Add2~42 ;
wire \Add2~42COUT1_172 ;
wire \Add2~45_combout ;
wire \Add2~47COUT1_174 ;
wire \Add2~52 ;
wire \Add2~52COUT1_176 ;
wire \Add2~55_combout ;
wire \Add2~47 ;
wire \Add2~50_combout ;
wire \Equal2~2 ;
wire \Equal2~3 ;
wire \Add2~17 ;
wire \Add2~17COUT1_164 ;
wire \Add2~20_combout ;
wire \Add2~22 ;
wire \Add2~22COUT1_166 ;
wire \Add2~35_combout ;
wire \Add2~37 ;
wire \Add2~37COUT1_168 ;
wire \Add2~25_combout ;
wire \Equal2~1 ;
wire \Equal2~4_combout ;
wire \Equal2~6_combout ;
wire \Add2~120_combout ;
wire \Equal2~7 ;
wire \Add2~115_combout ;
wire \Add2~27 ;
wire \Add2~27COUT1_170 ;
wire \Add2~30_combout ;
wire \Add2~32 ;
wire \Add2~57 ;
wire \Add2~57COUT1_178 ;
wire \Add2~60_combout ;
wire \Add2~62 ;
wire \Add2~77 ;
wire \Add2~77COUT1_184 ;
wire \Add2~80_combout ;
wire \Add2~82 ;
wire \Add2~82COUT1_186 ;
wire \Add2~85_combout ;
wire \Add2~87 ;
wire \Add2~95_combout ;
wire \Equal2~5 ;
wire \always5~2 ;
wire \LessThan1~2_combout ;
wire \LessThan1~1_combout ;
wire \LessThan1~0_combout ;
wire \LessThan1~3_combout ;
wire \LessThan1~4_combout ;
wire \always3~3_combout ;
wire \num3[1]~1 ;
wire \num3[1]~1COUT1_72 ;
wire \num3[2]~3 ;
wire \num3[3]~5 ;
wire \num3[3]~5COUT1_74 ;
wire \num3[4]~11 ;
wire \num3[4]~11COUT1_76 ;
wire \num3[5]~13 ;
wire \num3[5]~13COUT1_78 ;
wire \num3[6]~15 ;
wire \num3[6]~15COUT1_80 ;
wire \num3[7]~17 ;
wire \num3[8]~19 ;
wire \num3[8]~19COUT1_82 ;
wire \num3[9]~7 ;
wire \num3[9]~7COUT1_84 ;
wire \num3[10]~9 ;
wire \num3[10]~9COUT1_86 ;
wire \num3[11]~21 ;
wire \num3[11]~21COUT1_88 ;
wire \num3[12]~23 ;
wire \num3[13]~25 ;
wire \num3[13]~25COUT1_90 ;
wire \num3[14]~27 ;
wire \num3[14]~27COUT1_92 ;
wire \num3[15]~29 ;
wire \num3[15]~29COUT1_94 ;
wire \num3[16]~31 ;
wire \num3[16]~31COUT1_96 ;
wire \always5~3_combout ;
wire \num3[17]~33 ;
wire \num3[18]~35 ;
wire \num3[18]~35COUT1_98 ;
wire \num3[19]~37 ;
wire \num3[19]~37COUT1_100 ;
wire \num3[20]~39 ;
wire \num3[20]~39COUT1_102 ;
wire \num3[21]~41 ;
wire \num3[21]~41COUT1_104 ;
wire \num3[22]~43 ;
wire \num3[23]~45 ;
wire \num3[23]~45COUT1_106 ;
wire \num3[24]~47 ;
wire \num3[24]~47COUT1_108 ;
wire \always5~4_combout ;
wire \always5~5_combout ;
wire \always5~6_combout ;
wire \LessThan2~3_combout ;
wire \LessThan2~1_combout ;
wire \LessThan2~0_combout ;
wire \LessThan2~2_combout ;
wire \LessThan2~4_combout ;
wire \always5~7_combout ;
wire [25:0] num3;
wire [25:0] num2;
wire [25:0] num1;
wire [25:0] cnt2;
wire [25:0] cnt1;


// Location: PIN_10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \sys_clk~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\sys_clk~combout ),
	.regout(),
	.padio(sys_clk));
// synopsys translate_off
defparam \sys_clk~I .input_async_reset = "none";
defparam \sys_clk~I .input_power_up = "low";
defparam \sys_clk~I .input_register_mode = "none";
defparam \sys_clk~I .input_sync_reset = "none";
defparam \sys_clk~I .oe_async_reset = "none";
defparam \sys_clk~I .oe_power_up = "low";
defparam \sys_clk~I .oe_register_mode = "none";
defparam \sys_clk~I .oe_sync_reset = "none";
defparam \sys_clk~I .operation_mode = "input";
defparam \sys_clk~I .output_async_reset = "none";
defparam \sys_clk~I .output_power_up = "low";
defparam \sys_clk~I .output_register_mode = "none";
defparam \sys_clk~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X21_Y12_N3
cyclone_lcell \num1[1] (
// Equation(s):
// num1[1] = DFFEAS(num1[0] $ ((num1[1])), GLOBAL(\sys_clk~combout ), VCC, , \always1~4_combout , , , , )
// \num1[1]~39  = CARRY((num1[0] & (num1[1])))
// \num1[1]~39COUT1_72  = CARRY((num1[0] & (num1[1])))

	.clk(\sys_clk~combout ),
	.dataa(num1[0]),
	.datab(num1[1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always1~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(num1[1]),
	.cout(),
	.cout0(\num1[1]~39 ),
	.cout1(\num1[1]~39COUT1_72 ));
// synopsys translate_off
defparam \num1[1] .lut_mask = "6688";
defparam \num1[1] .operation_mode = "arithmetic";
defparam \num1[1] .output_mode = "reg_only";
defparam \num1[1] .register_cascade_mode = "off";
defparam \num1[1] .sum_lutc_input = "datac";
defparam \num1[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y12_N4
cyclone_lcell \num1[2] (
// Equation(s):
// num1[2] = DFFEAS((num1[2] $ ((\num1[1]~39 ))), GLOBAL(\sys_clk~combout ), VCC, , \always1~4_combout , , , , )
// \num1[2]~41  = CARRY(((!\num1[1]~39COUT1_72 ) # (!num1[2])))

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(num1[2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always1~4_combout ),
	.cin(gnd),
	.cin0(\num1[1]~39 ),
	.cin1(\num1[1]~39COUT1_72 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(num1[2]),
	.cout(\num1[2]~41 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \num1[2] .cin0_used = "true";
defparam \num1[2] .cin1_used = "true";
defparam \num1[2] .lut_mask = "3c3f";
defparam \num1[2] .operation_mode = "arithmetic";
defparam \num1[2] .output_mode = "reg_only";
defparam \num1[2] .register_cascade_mode = "off";
defparam \num1[2] .sum_lutc_input = "cin";
defparam \num1[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y12_N5
cyclone_lcell \num1[3] (
// Equation(s):
// num1[3] = DFFEAS((num1[3] $ ((!\num1[2]~41 ))), GLOBAL(\sys_clk~combout ), VCC, , \always1~4_combout , , , , )
// \num1[3]~43  = CARRY(((num1[3] & !\num1[2]~41 )))
// \num1[3]~43COUT1_74  = CARRY(((num1[3] & !\num1[2]~41 )))

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(num1[3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always1~4_combout ),
	.cin(\num1[2]~41 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(num1[3]),
	.cout(),
	.cout0(\num1[3]~43 ),
	.cout1(\num1[3]~43COUT1_74 ));
// synopsys translate_off
defparam \num1[3] .cin_used = "true";
defparam \num1[3] .lut_mask = "c30c";
defparam \num1[3] .operation_mode = "arithmetic";
defparam \num1[3] .output_mode = "reg_only";
defparam \num1[3] .register_cascade_mode = "off";
defparam \num1[3] .sum_lutc_input = "cin";
defparam \num1[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y12_N6
cyclone_lcell \num1[4] (
// Equation(s):
// num1[4] = DFFEAS(num1[4] $ (((((!\num1[2]~41  & \num1[3]~43 ) # (\num1[2]~41  & \num1[3]~43COUT1_74 ))))), GLOBAL(\sys_clk~combout ), VCC, , \always1~4_combout , , , , )
// \num1[4]~45  = CARRY(((!\num1[3]~43 )) # (!num1[4]))
// \num1[4]~45COUT1_76  = CARRY(((!\num1[3]~43COUT1_74 )) # (!num1[4]))

	.clk(\sys_clk~combout ),
	.dataa(num1[4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always1~4_combout ),
	.cin(\num1[2]~41 ),
	.cin0(\num1[3]~43 ),
	.cin1(\num1[3]~43COUT1_74 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(num1[4]),
	.cout(),
	.cout0(\num1[4]~45 ),
	.cout1(\num1[4]~45COUT1_76 ));
// synopsys translate_off
defparam \num1[4] .cin0_used = "true";
defparam \num1[4] .cin1_used = "true";
defparam \num1[4] .cin_used = "true";
defparam \num1[4] .lut_mask = "5a5f";
defparam \num1[4] .operation_mode = "arithmetic";
defparam \num1[4] .output_mode = "reg_only";
defparam \num1[4] .register_cascade_mode = "off";
defparam \num1[4] .sum_lutc_input = "cin";
defparam \num1[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y12_N7
cyclone_lcell \num1[5] (
// Equation(s):
// num1[5] = DFFEAS(num1[5] $ ((((!(!\num1[2]~41  & \num1[4]~45 ) # (\num1[2]~41  & \num1[4]~45COUT1_76 ))))), GLOBAL(\sys_clk~combout ), VCC, , \always1~4_combout , , , , )
// \num1[5]~23  = CARRY((num1[5] & ((!\num1[4]~45 ))))
// \num1[5]~23COUT1_78  = CARRY((num1[5] & ((!\num1[4]~45COUT1_76 ))))

	.clk(\sys_clk~combout ),
	.dataa(num1[5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always1~4_combout ),
	.cin(\num1[2]~41 ),
	.cin0(\num1[4]~45 ),
	.cin1(\num1[4]~45COUT1_76 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(num1[5]),
	.cout(),
	.cout0(\num1[5]~23 ),
	.cout1(\num1[5]~23COUT1_78 ));
// synopsys translate_off
defparam \num1[5] .cin0_used = "true";
defparam \num1[5] .cin1_used = "true";
defparam \num1[5] .cin_used = "true";
defparam \num1[5] .lut_mask = "a50a";
defparam \num1[5] .operation_mode = "arithmetic";
defparam \num1[5] .output_mode = "reg_only";
defparam \num1[5] .register_cascade_mode = "off";
defparam \num1[5] .sum_lutc_input = "cin";
defparam \num1[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y12_N8
cyclone_lcell \num1[6] (
// Equation(s):
// num1[6] = DFFEAS((num1[6] $ (((!\num1[2]~41  & \num1[5]~23 ) # (\num1[2]~41  & \num1[5]~23COUT1_78 )))), GLOBAL(\sys_clk~combout ), VCC, , \always1~4_combout , , , , )
// \num1[6]~25  = CARRY(((!\num1[5]~23 ) # (!num1[6])))
// \num1[6]~25COUT1_80  = CARRY(((!\num1[5]~23COUT1_78 ) # (!num1[6])))

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(num1[6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always1~4_combout ),
	.cin(\num1[2]~41 ),
	.cin0(\num1[5]~23 ),
	.cin1(\num1[5]~23COUT1_78 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(num1[6]),
	.cout(),
	.cout0(\num1[6]~25 ),
	.cout1(\num1[6]~25COUT1_80 ));
// synopsys translate_off
defparam \num1[6] .cin0_used = "true";
defparam \num1[6] .cin1_used = "true";
defparam \num1[6] .cin_used = "true";
defparam \num1[6] .lut_mask = "3c3f";
defparam \num1[6] .operation_mode = "arithmetic";
defparam \num1[6] .output_mode = "reg_only";
defparam \num1[6] .register_cascade_mode = "off";
defparam \num1[6] .sum_lutc_input = "cin";
defparam \num1[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y12_N9
cyclone_lcell \num1[7] (
// Equation(s):
// num1[7] = DFFEAS(num1[7] $ ((((!(!\num1[2]~41  & \num1[6]~25 ) # (\num1[2]~41  & \num1[6]~25COUT1_80 ))))), GLOBAL(\sys_clk~combout ), VCC, , \always1~4_combout , , , , )
// \num1[7]~27  = CARRY((num1[7] & ((!\num1[6]~25COUT1_80 ))))

	.clk(\sys_clk~combout ),
	.dataa(num1[7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always1~4_combout ),
	.cin(\num1[2]~41 ),
	.cin0(\num1[6]~25 ),
	.cin1(\num1[6]~25COUT1_80 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(num1[7]),
	.cout(\num1[7]~27 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \num1[7] .cin0_used = "true";
defparam \num1[7] .cin1_used = "true";
defparam \num1[7] .cin_used = "true";
defparam \num1[7] .lut_mask = "a50a";
defparam \num1[7] .operation_mode = "arithmetic";
defparam \num1[7] .output_mode = "reg_only";
defparam \num1[7] .register_cascade_mode = "off";
defparam \num1[7] .sum_lutc_input = "cin";
defparam \num1[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y11_N0
cyclone_lcell \num1[8] (
// Equation(s):
// num1[8] = DFFEAS((num1[8] $ ((\num1[7]~27 ))), GLOBAL(\sys_clk~combout ), VCC, , \always1~4_combout , , , , )
// \num1[8]~29  = CARRY(((!\num1[7]~27 ) # (!num1[8])))
// \num1[8]~29COUT1_82  = CARRY(((!\num1[7]~27 ) # (!num1[8])))

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(num1[8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always1~4_combout ),
	.cin(\num1[7]~27 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(num1[8]),
	.cout(),
	.cout0(\num1[8]~29 ),
	.cout1(\num1[8]~29COUT1_82 ));
// synopsys translate_off
defparam \num1[8] .cin_used = "true";
defparam \num1[8] .lut_mask = "3c3f";
defparam \num1[8] .operation_mode = "arithmetic";
defparam \num1[8] .output_mode = "reg_only";
defparam \num1[8] .register_cascade_mode = "off";
defparam \num1[8] .sum_lutc_input = "cin";
defparam \num1[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y11_N1
cyclone_lcell \num1[9] (
// Equation(s):
// num1[9] = DFFEAS(num1[9] $ ((((!(!\num1[7]~27  & \num1[8]~29 ) # (\num1[7]~27  & \num1[8]~29COUT1_82 ))))), GLOBAL(\sys_clk~combout ), VCC, , \always1~4_combout , , , , )
// \num1[9]~31  = CARRY((num1[9] & ((!\num1[8]~29 ))))
// \num1[9]~31COUT1_84  = CARRY((num1[9] & ((!\num1[8]~29COUT1_82 ))))

	.clk(\sys_clk~combout ),
	.dataa(num1[9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always1~4_combout ),
	.cin(\num1[7]~27 ),
	.cin0(\num1[8]~29 ),
	.cin1(\num1[8]~29COUT1_82 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(num1[9]),
	.cout(),
	.cout0(\num1[9]~31 ),
	.cout1(\num1[9]~31COUT1_84 ));
// synopsys translate_off
defparam \num1[9] .cin0_used = "true";
defparam \num1[9] .cin1_used = "true";
defparam \num1[9] .cin_used = "true";
defparam \num1[9] .lut_mask = "a50a";
defparam \num1[9] .operation_mode = "arithmetic";
defparam \num1[9] .output_mode = "reg_only";
defparam \num1[9] .register_cascade_mode = "off";
defparam \num1[9] .sum_lutc_input = "cin";
defparam \num1[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y11_N2
cyclone_lcell \num1[10] (
// Equation(s):
// num1[10] = DFFEAS(num1[10] $ (((((!\num1[7]~27  & \num1[9]~31 ) # (\num1[7]~27  & \num1[9]~31COUT1_84 ))))), GLOBAL(\sys_clk~combout ), VCC, , \always1~4_combout , , , , )
// \num1[10]~33  = CARRY(((!\num1[9]~31 )) # (!num1[10]))
// \num1[10]~33COUT1_86  = CARRY(((!\num1[9]~31COUT1_84 )) # (!num1[10]))

	.clk(\sys_clk~combout ),
	.dataa(num1[10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always1~4_combout ),
	.cin(\num1[7]~27 ),
	.cin0(\num1[9]~31 ),
	.cin1(\num1[9]~31COUT1_84 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(num1[10]),
	.cout(),
	.cout0(\num1[10]~33 ),
	.cout1(\num1[10]~33COUT1_86 ));
// synopsys translate_off
defparam \num1[10] .cin0_used = "true";
defparam \num1[10] .cin1_used = "true";
defparam \num1[10] .cin_used = "true";
defparam \num1[10] .lut_mask = "5a5f";
defparam \num1[10] .operation_mode = "arithmetic";
defparam \num1[10] .output_mode = "reg_only";
defparam \num1[10] .register_cascade_mode = "off";
defparam \num1[10] .sum_lutc_input = "cin";
defparam \num1[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y11_N3
cyclone_lcell \num1[11] (
// Equation(s):
// num1[11] = DFFEAS((num1[11] $ ((!(!\num1[7]~27  & \num1[10]~33 ) # (\num1[7]~27  & \num1[10]~33COUT1_86 )))), GLOBAL(\sys_clk~combout ), VCC, , \always1~4_combout , , , , )
// \num1[11]~35  = CARRY(((num1[11] & !\num1[10]~33 )))
// \num1[11]~35COUT1_88  = CARRY(((num1[11] & !\num1[10]~33COUT1_86 )))

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(num1[11]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always1~4_combout ),
	.cin(\num1[7]~27 ),
	.cin0(\num1[10]~33 ),
	.cin1(\num1[10]~33COUT1_86 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(num1[11]),
	.cout(),
	.cout0(\num1[11]~35 ),
	.cout1(\num1[11]~35COUT1_88 ));
// synopsys translate_off
defparam \num1[11] .cin0_used = "true";
defparam \num1[11] .cin1_used = "true";
defparam \num1[11] .cin_used = "true";
defparam \num1[11] .lut_mask = "c30c";
defparam \num1[11] .operation_mode = "arithmetic";
defparam \num1[11] .output_mode = "reg_only";
defparam \num1[11] .register_cascade_mode = "off";
defparam \num1[11] .sum_lutc_input = "cin";
defparam \num1[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y11_N4
cyclone_lcell \num1[12] (
// Equation(s):
// num1[12] = DFFEAS((num1[12] $ (((!\num1[7]~27  & \num1[11]~35 ) # (\num1[7]~27  & \num1[11]~35COUT1_88 )))), GLOBAL(\sys_clk~combout ), VCC, , \always1~4_combout , , , , )
// \num1[12]~37  = CARRY(((!\num1[11]~35COUT1_88 ) # (!num1[12])))

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(num1[12]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always1~4_combout ),
	.cin(\num1[7]~27 ),
	.cin0(\num1[11]~35 ),
	.cin1(\num1[11]~35COUT1_88 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(num1[12]),
	.cout(\num1[12]~37 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \num1[12] .cin0_used = "true";
defparam \num1[12] .cin1_used = "true";
defparam \num1[12] .cin_used = "true";
defparam \num1[12] .lut_mask = "3c3f";
defparam \num1[12] .operation_mode = "arithmetic";
defparam \num1[12] .output_mode = "reg_only";
defparam \num1[12] .register_cascade_mode = "off";
defparam \num1[12] .sum_lutc_input = "cin";
defparam \num1[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y11_N5
cyclone_lcell \num1[13] (
// Equation(s):
// num1[13] = DFFEAS((num1[13] $ ((!\num1[12]~37 ))), GLOBAL(\sys_clk~combout ), VCC, , \always1~4_combout , , , , )
// \num1[13]~47  = CARRY(((num1[13] & !\num1[12]~37 )))
// \num1[13]~47COUT1_90  = CARRY(((num1[13] & !\num1[12]~37 )))

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(num1[13]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always1~4_combout ),
	.cin(\num1[12]~37 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(num1[13]),
	.cout(),
	.cout0(\num1[13]~47 ),
	.cout1(\num1[13]~47COUT1_90 ));
// synopsys translate_off
defparam \num1[13] .cin_used = "true";
defparam \num1[13] .lut_mask = "c30c";
defparam \num1[13] .operation_mode = "arithmetic";
defparam \num1[13] .output_mode = "reg_only";
defparam \num1[13] .register_cascade_mode = "off";
defparam \num1[13] .sum_lutc_input = "cin";
defparam \num1[13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y11_N6
cyclone_lcell \num1[14] (
// Equation(s):
// num1[14] = DFFEAS(num1[14] $ (((((!\num1[12]~37  & \num1[13]~47 ) # (\num1[12]~37  & \num1[13]~47COUT1_90 ))))), GLOBAL(\sys_clk~combout ), VCC, , \always1~4_combout , , , , )
// \num1[14]~49  = CARRY(((!\num1[13]~47 )) # (!num1[14]))
// \num1[14]~49COUT1_92  = CARRY(((!\num1[13]~47COUT1_90 )) # (!num1[14]))

	.clk(\sys_clk~combout ),
	.dataa(num1[14]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always1~4_combout ),
	.cin(\num1[12]~37 ),
	.cin0(\num1[13]~47 ),
	.cin1(\num1[13]~47COUT1_90 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(num1[14]),
	.cout(),
	.cout0(\num1[14]~49 ),
	.cout1(\num1[14]~49COUT1_92 ));
// synopsys translate_off
defparam \num1[14] .cin0_used = "true";
defparam \num1[14] .cin1_used = "true";
defparam \num1[14] .cin_used = "true";
defparam \num1[14] .lut_mask = "5a5f";
defparam \num1[14] .operation_mode = "arithmetic";
defparam \num1[14] .output_mode = "reg_only";
defparam \num1[14] .register_cascade_mode = "off";
defparam \num1[14] .sum_lutc_input = "cin";
defparam \num1[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y12_N1
cyclone_lcell \LessThan0~4 (
// Equation(s):
// \LessThan0~4_combout  = (((!num1[13]) # (!num1[14])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(num1[14]),
	.datad(num1[13]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan0~4 .lut_mask = "0fff";
defparam \LessThan0~4 .operation_mode = "normal";
defparam \LessThan0~4 .output_mode = "comb_only";
defparam \LessThan0~4 .register_cascade_mode = "off";
defparam \LessThan0~4 .sum_lutc_input = "datac";
defparam \LessThan0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y11_N5
cyclone_lcell \Add0~115 (
// Equation(s):
// \Add0~115_combout  = cnt1[23] $ ((((\Add0~112 ))))
// \Add0~117  = CARRY(((!\Add0~112 )) # (!cnt1[23]))
// \Add0~117COUT1_188  = CARRY(((!\Add0~112 )) # (!cnt1[23]))

	.clk(gnd),
	.dataa(cnt1[23]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~112 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~115_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~117 ),
	.cout1(\Add0~117COUT1_188 ));
// synopsys translate_off
defparam \Add0~115 .cin_used = "true";
defparam \Add0~115 .lut_mask = "5a5f";
defparam \Add0~115 .operation_mode = "arithmetic";
defparam \Add0~115 .output_mode = "comb_only";
defparam \Add0~115 .register_cascade_mode = "off";
defparam \Add0~115 .sum_lutc_input = "cin";
defparam \Add0~115 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y11_N8
cyclone_lcell \cnt1[23] (
// Equation(s):
// cnt1[23] = DFFEAS(GND, GLOBAL(\sys_clk~combout ), VCC, , , \Add0~115_combout , , , VCC)

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add0~115_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(cnt1[23]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \cnt1[23] .lut_mask = "0000";
defparam \cnt1[23] .operation_mode = "normal";
defparam \cnt1[23] .output_mode = "reg_only";
defparam \cnt1[23] .register_cascade_mode = "off";
defparam \cnt1[23] .sum_lutc_input = "datac";
defparam \cnt1[23] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X17_Y11_N6
cyclone_lcell \Add0~120 (
// Equation(s):
// \Add0~120_combout  = (cnt1[24] $ ((!(!\Add0~112  & \Add0~117 ) # (\Add0~112  & \Add0~117COUT1_188 ))))
// \Add0~122  = CARRY(((cnt1[24] & !\Add0~117 )))
// \Add0~122COUT1_190  = CARRY(((cnt1[24] & !\Add0~117COUT1_188 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(cnt1[24]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~112 ),
	.cin0(\Add0~117 ),
	.cin1(\Add0~117COUT1_188 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~120_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~122 ),
	.cout1(\Add0~122COUT1_190 ));
// synopsys translate_off
defparam \Add0~120 .cin0_used = "true";
defparam \Add0~120 .cin1_used = "true";
defparam \Add0~120 .cin_used = "true";
defparam \Add0~120 .lut_mask = "c30c";
defparam \Add0~120 .operation_mode = "arithmetic";
defparam \Add0~120 .output_mode = "comb_only";
defparam \Add0~120 .register_cascade_mode = "off";
defparam \Add0~120 .sum_lutc_input = "cin";
defparam \Add0~120 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y11_N6
cyclone_lcell \cnt1[24] (
// Equation(s):
// cnt1[24] = DFFEAS((((\Add0~120_combout ))), GLOBAL(\sys_clk~combout ), VCC, , , , , , )

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Add0~120_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(cnt1[24]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \cnt1[24] .lut_mask = "ff00";
defparam \cnt1[24] .operation_mode = "normal";
defparam \cnt1[24] .output_mode = "reg_only";
defparam \cnt1[24] .register_cascade_mode = "off";
defparam \cnt1[24] .sum_lutc_input = "datac";
defparam \cnt1[24] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y13_N2
cyclone_lcell \Add0~0 (
// Equation(s):
// \Add0~0_combout  = (!cnt1[0])
// \Add0~2  = CARRY((cnt1[0]))
// \Add0~2COUT1_152  = CARRY((cnt1[0]))

	.clk(gnd),
	.dataa(cnt1[0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~0_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~2 ),
	.cout1(\Add0~2COUT1_152 ));
// synopsys translate_off
defparam \Add0~0 .lut_mask = "55aa";
defparam \Add0~0 .operation_mode = "arithmetic";
defparam \Add0~0 .output_mode = "comb_only";
defparam \Add0~0 .register_cascade_mode = "off";
defparam \Add0~0 .sum_lutc_input = "datac";
defparam \Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y13_N3
cyclone_lcell \Add0~5 (
// Equation(s):
// \Add0~5_combout  = cnt1[1] $ ((((\Add0~2 ))))
// \Add0~7  = CARRY(((!\Add0~2 )) # (!cnt1[1]))
// \Add0~7COUT1_154  = CARRY(((!\Add0~2COUT1_152 )) # (!cnt1[1]))

	.clk(gnd),
	.dataa(cnt1[1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add0~2 ),
	.cin1(\Add0~2COUT1_152 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~7 ),
	.cout1(\Add0~7COUT1_154 ));
// synopsys translate_off
defparam \Add0~5 .cin0_used = "true";
defparam \Add0~5 .cin1_used = "true";
defparam \Add0~5 .lut_mask = "5a5f";
defparam \Add0~5 .operation_mode = "arithmetic";
defparam \Add0~5 .output_mode = "comb_only";
defparam \Add0~5 .register_cascade_mode = "off";
defparam \Add0~5 .sum_lutc_input = "cin";
defparam \Add0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y12_N2
cyclone_lcell \cnt1[1] (
// Equation(s):
// cnt1[1] = DFFEAS((\Add0~5_combout  & ((cnt1[0]) # ((!cnt1[1]) # (!\Equal0~7_combout )))), GLOBAL(\sys_clk~combout ), VCC, , , , , , )

	.clk(\sys_clk~combout ),
	.dataa(cnt1[0]),
	.datab(\Equal0~7_combout ),
	.datac(\Add0~5_combout ),
	.datad(cnt1[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(cnt1[1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \cnt1[1] .lut_mask = "b0f0";
defparam \cnt1[1] .operation_mode = "normal";
defparam \cnt1[1] .output_mode = "reg_only";
defparam \cnt1[1] .register_cascade_mode = "off";
defparam \cnt1[1] .sum_lutc_input = "datac";
defparam \cnt1[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y13_N2
cyclone_lcell \cnt1[0] (
// Equation(s):
// cnt1[0] = DFFEAS((\Add0~0_combout  & ((cnt1[0]) # ((!\Equal0~7_combout ) # (!cnt1[1])))), GLOBAL(\sys_clk~combout ), VCC, , , , , , )

	.clk(\sys_clk~combout ),
	.dataa(cnt1[0]),
	.datab(cnt1[1]),
	.datac(\Add0~0_combout ),
	.datad(\Equal0~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(cnt1[0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \cnt1[0] .lut_mask = "b0f0";
defparam \cnt1[0] .operation_mode = "normal";
defparam \cnt1[0] .output_mode = "reg_only";
defparam \cnt1[0] .register_cascade_mode = "off";
defparam \cnt1[0] .sum_lutc_input = "datac";
defparam \cnt1[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y13_N5
cyclone_lcell \Add0~10 (
// Equation(s):
// \Add0~10_combout  = (cnt1[3] $ ((\Add0~22 )))
// \Add0~12  = CARRY(((!\Add0~22 ) # (!cnt1[3])))
// \Add0~12COUT1_156  = CARRY(((!\Add0~22 ) # (!cnt1[3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(cnt1[3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~22 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~12 ),
	.cout1(\Add0~12COUT1_156 ));
// synopsys translate_off
defparam \Add0~10 .cin_used = "true";
defparam \Add0~10 .lut_mask = "3c3f";
defparam \Add0~10 .operation_mode = "arithmetic";
defparam \Add0~10 .output_mode = "comb_only";
defparam \Add0~10 .register_cascade_mode = "off";
defparam \Add0~10 .sum_lutc_input = "cin";
defparam \Add0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y12_N7
cyclone_lcell \cnt1[3] (
// Equation(s):
// cnt1[3] = DFFEAS((\Add0~10_combout  & ((cnt1[0]) # ((!cnt1[1]) # (!\Equal0~7_combout )))), GLOBAL(\sys_clk~combout ), VCC, , , , , , )

	.clk(\sys_clk~combout ),
	.dataa(cnt1[0]),
	.datab(\Equal0~7_combout ),
	.datac(cnt1[1]),
	.datad(\Add0~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(cnt1[3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \cnt1[3] .lut_mask = "bf00";
defparam \cnt1[3] .operation_mode = "normal";
defparam \cnt1[3] .output_mode = "reg_only";
defparam \cnt1[3] .register_cascade_mode = "off";
defparam \cnt1[3] .sum_lutc_input = "datac";
defparam \cnt1[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y13_N6
cyclone_lcell \Add0~15 (
// Equation(s):
// \Add0~15_combout  = (cnt1[4] $ ((!(!\Add0~22  & \Add0~12 ) # (\Add0~22  & \Add0~12COUT1_156 ))))
// \Add0~17  = CARRY(((cnt1[4] & !\Add0~12 )))
// \Add0~17COUT1_158  = CARRY(((cnt1[4] & !\Add0~12COUT1_156 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(cnt1[4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~22 ),
	.cin0(\Add0~12 ),
	.cin1(\Add0~12COUT1_156 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~15_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~17 ),
	.cout1(\Add0~17COUT1_158 ));
// synopsys translate_off
defparam \Add0~15 .cin0_used = "true";
defparam \Add0~15 .cin1_used = "true";
defparam \Add0~15 .cin_used = "true";
defparam \Add0~15 .lut_mask = "c30c";
defparam \Add0~15 .operation_mode = "arithmetic";
defparam \Add0~15 .output_mode = "comb_only";
defparam \Add0~15 .register_cascade_mode = "off";
defparam \Add0~15 .sum_lutc_input = "cin";
defparam \Add0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y12_N5
cyclone_lcell \cnt1[4] (
// Equation(s):
// cnt1[4] = DFFEAS((\Add0~15_combout  & ((cnt1[0]) # ((!cnt1[1]) # (!\Equal0~7_combout )))), GLOBAL(\sys_clk~combout ), VCC, , , , , , )

	.clk(\sys_clk~combout ),
	.dataa(cnt1[0]),
	.datab(\Equal0~7_combout ),
	.datac(cnt1[1]),
	.datad(\Add0~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(cnt1[4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \cnt1[4] .lut_mask = "bf00";
defparam \cnt1[4] .operation_mode = "normal";
defparam \cnt1[4] .output_mode = "reg_only";
defparam \cnt1[4] .register_cascade_mode = "off";
defparam \cnt1[4] .sum_lutc_input = "datac";
defparam \cnt1[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y13_N7
cyclone_lcell \Add0~25 (
// Equation(s):
// \Add0~25_combout  = (cnt1[5] $ (((!\Add0~22  & \Add0~17 ) # (\Add0~22  & \Add0~17COUT1_158 ))))
// \Add0~27  = CARRY(((!\Add0~17 ) # (!cnt1[5])))
// \Add0~27COUT1_160  = CARRY(((!\Add0~17COUT1_158 ) # (!cnt1[5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(cnt1[5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~22 ),
	.cin0(\Add0~17 ),
	.cin1(\Add0~17COUT1_158 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~25_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~27 ),
	.cout1(\Add0~27COUT1_160 ));
// synopsys translate_off
defparam \Add0~25 .cin0_used = "true";
defparam \Add0~25 .cin1_used = "true";
defparam \Add0~25 .cin_used = "true";
defparam \Add0~25 .lut_mask = "3c3f";
defparam \Add0~25 .operation_mode = "arithmetic";
defparam \Add0~25 .output_mode = "comb_only";
defparam \Add0~25 .register_cascade_mode = "off";
defparam \Add0~25 .sum_lutc_input = "cin";
defparam \Add0~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y12_N8
cyclone_lcell \cnt1[5] (
// Equation(s):
// cnt1[5] = DFFEAS(GND, GLOBAL(\sys_clk~combout ), VCC, , , \Add0~25_combout , , , VCC)

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add0~25_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(cnt1[5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \cnt1[5] .lut_mask = "0000";
defparam \cnt1[5] .operation_mode = "normal";
defparam \cnt1[5] .output_mode = "reg_only";
defparam \cnt1[5] .register_cascade_mode = "off";
defparam \cnt1[5] .sum_lutc_input = "datac";
defparam \cnt1[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X17_Y13_N4
cyclone_lcell \Add0~20 (
// Equation(s):
// \Add0~20_combout  = cnt1[2] $ ((((!\Add0~7 ))))
// \Add0~22  = CARRY((cnt1[2] & ((!\Add0~7COUT1_154 ))))

	.clk(gnd),
	.dataa(cnt1[2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add0~7 ),
	.cin1(\Add0~7COUT1_154 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~20_combout ),
	.regout(),
	.cout(\Add0~22 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add0~20 .cin0_used = "true";
defparam \Add0~20 .cin1_used = "true";
defparam \Add0~20 .lut_mask = "a50a";
defparam \Add0~20 .operation_mode = "arithmetic";
defparam \Add0~20 .output_mode = "comb_only";
defparam \Add0~20 .register_cascade_mode = "off";
defparam \Add0~20 .sum_lutc_input = "cin";
defparam \Add0~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y12_N9
cyclone_lcell \cnt1[2] (
// Equation(s):
// \Equal0~0  = (cnt1[3] & (!cnt1[5] & (!cnt1[2] & cnt1[4])))
// cnt1[2] = DFFEAS(\Equal0~0 , GLOBAL(\sys_clk~combout ), VCC, , , \Add0~20_combout , , , VCC)

	.clk(\sys_clk~combout ),
	.dataa(cnt1[3]),
	.datab(cnt1[5]),
	.datac(\Add0~20_combout ),
	.datad(cnt1[4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~0 ),
	.regout(cnt1[2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \cnt1[2] .lut_mask = "0200";
defparam \cnt1[2] .operation_mode = "normal";
defparam \cnt1[2] .output_mode = "reg_and_comb";
defparam \cnt1[2] .register_cascade_mode = "off";
defparam \cnt1[2] .sum_lutc_input = "qfbk";
defparam \cnt1[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X17_Y12_N0
cyclone_lcell \Add0~30 (
// Equation(s):
// \Add0~30_combout  = (cnt1[8] $ ((!\Add0~42 )))
// \Add0~32  = CARRY(((cnt1[8] & !\Add0~42 )))
// \Add0~32COUT1_164  = CARRY(((cnt1[8] & !\Add0~42 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(cnt1[8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~42 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~30_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~32 ),
	.cout1(\Add0~32COUT1_164 ));
// synopsys translate_off
defparam \Add0~30 .cin_used = "true";
defparam \Add0~30 .lut_mask = "c30c";
defparam \Add0~30 .operation_mode = "arithmetic";
defparam \Add0~30 .output_mode = "comb_only";
defparam \Add0~30 .register_cascade_mode = "off";
defparam \Add0~30 .sum_lutc_input = "cin";
defparam \Add0~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y12_N5
cyclone_lcell \cnt1[8] (
// Equation(s):
// cnt1[8] = DFFEAS((\Add0~30_combout  & ((cnt1[0]) # ((!cnt1[1]) # (!\Equal0~7_combout )))), GLOBAL(\sys_clk~combout ), VCC, , , , , , )

	.clk(\sys_clk~combout ),
	.dataa(cnt1[0]),
	.datab(\Equal0~7_combout ),
	.datac(\Add0~30_combout ),
	.datad(cnt1[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(cnt1[8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \cnt1[8] .lut_mask = "b0f0";
defparam \cnt1[8] .operation_mode = "normal";
defparam \cnt1[8] .output_mode = "reg_only";
defparam \cnt1[8] .register_cascade_mode = "off";
defparam \cnt1[8] .sum_lutc_input = "datac";
defparam \cnt1[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y13_N8
cyclone_lcell \Add0~35 (
// Equation(s):
// \Add0~35_combout  = (cnt1[6] $ ((!(!\Add0~22  & \Add0~27 ) # (\Add0~22  & \Add0~27COUT1_160 ))))
// \Add0~37  = CARRY(((cnt1[6] & !\Add0~27 )))
// \Add0~37COUT1_162  = CARRY(((cnt1[6] & !\Add0~27COUT1_160 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(cnt1[6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~22 ),
	.cin0(\Add0~27 ),
	.cin1(\Add0~27COUT1_160 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~35_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~37 ),
	.cout1(\Add0~37COUT1_162 ));
// synopsys translate_off
defparam \Add0~35 .cin0_used = "true";
defparam \Add0~35 .cin1_used = "true";
defparam \Add0~35 .cin_used = "true";
defparam \Add0~35 .lut_mask = "c30c";
defparam \Add0~35 .operation_mode = "arithmetic";
defparam \Add0~35 .output_mode = "comb_only";
defparam \Add0~35 .register_cascade_mode = "off";
defparam \Add0~35 .sum_lutc_input = "cin";
defparam \Add0~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y12_N1
cyclone_lcell \Add0~45 (
// Equation(s):
// \Add0~45_combout  = cnt1[9] $ (((((!\Add0~42  & \Add0~32 ) # (\Add0~42  & \Add0~32COUT1_164 )))))
// \Add0~47  = CARRY(((!\Add0~32 )) # (!cnt1[9]))
// \Add0~47COUT1_166  = CARRY(((!\Add0~32COUT1_164 )) # (!cnt1[9]))

	.clk(gnd),
	.dataa(cnt1[9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~42 ),
	.cin0(\Add0~32 ),
	.cin1(\Add0~32COUT1_164 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~45_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~47 ),
	.cout1(\Add0~47COUT1_166 ));
// synopsys translate_off
defparam \Add0~45 .cin0_used = "true";
defparam \Add0~45 .cin1_used = "true";
defparam \Add0~45 .cin_used = "true";
defparam \Add0~45 .lut_mask = "5a5f";
defparam \Add0~45 .operation_mode = "arithmetic";
defparam \Add0~45 .output_mode = "comb_only";
defparam \Add0~45 .register_cascade_mode = "off";
defparam \Add0~45 .sum_lutc_input = "cin";
defparam \Add0~45 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y12_N3
cyclone_lcell \cnt1[9] (
// Equation(s):
// cnt1[9] = DFFEAS((((\Add0~45_combout ))), GLOBAL(\sys_clk~combout ), VCC, , , , , , )

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Add0~45_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(cnt1[9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \cnt1[9] .lut_mask = "ff00";
defparam \cnt1[9] .operation_mode = "normal";
defparam \cnt1[9] .output_mode = "reg_only";
defparam \cnt1[9] .register_cascade_mode = "off";
defparam \cnt1[9] .sum_lutc_input = "datac";
defparam \cnt1[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y12_N9
cyclone_lcell \cnt1[6] (
// Equation(s):
// \Equal0~1  = (!cnt1[7] & (cnt1[8] & (!cnt1[6] & !cnt1[9])))
// cnt1[6] = DFFEAS(\Equal0~1 , GLOBAL(\sys_clk~combout ), VCC, , , \Add0~35_combout , , , VCC)

	.clk(\sys_clk~combout ),
	.dataa(cnt1[7]),
	.datab(cnt1[8]),
	.datac(\Add0~35_combout ),
	.datad(cnt1[9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~1 ),
	.regout(cnt1[6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \cnt1[6] .lut_mask = "0004";
defparam \cnt1[6] .operation_mode = "normal";
defparam \cnt1[6] .output_mode = "reg_and_comb";
defparam \cnt1[6] .register_cascade_mode = "off";
defparam \cnt1[6] .sum_lutc_input = "qfbk";
defparam \cnt1[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X17_Y13_N9
cyclone_lcell \Add0~40 (
// Equation(s):
// \Add0~40_combout  = (cnt1[7] $ (((!\Add0~22  & \Add0~37 ) # (\Add0~22  & \Add0~37COUT1_162 ))))
// \Add0~42  = CARRY(((!\Add0~37COUT1_162 ) # (!cnt1[7])))

	.clk(gnd),
	.dataa(vcc),
	.datab(cnt1[7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~22 ),
	.cin0(\Add0~37 ),
	.cin1(\Add0~37COUT1_162 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~40_combout ),
	.regout(),
	.cout(\Add0~42 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add0~40 .cin0_used = "true";
defparam \Add0~40 .cin1_used = "true";
defparam \Add0~40 .cin_used = "true";
defparam \Add0~40 .lut_mask = "3c3f";
defparam \Add0~40 .operation_mode = "arithmetic";
defparam \Add0~40 .output_mode = "comb_only";
defparam \Add0~40 .register_cascade_mode = "off";
defparam \Add0~40 .sum_lutc_input = "cin";
defparam \Add0~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y12_N7
cyclone_lcell \cnt1[7] (
// Equation(s):
// cnt1[7] = DFFEAS((((\Add0~40_combout ))), GLOBAL(\sys_clk~combout ), VCC, , , , , , )

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Add0~40_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(cnt1[7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \cnt1[7] .lut_mask = "ff00";
defparam \cnt1[7] .operation_mode = "normal";
defparam \cnt1[7] .output_mode = "reg_only";
defparam \cnt1[7] .register_cascade_mode = "off";
defparam \cnt1[7] .sum_lutc_input = "datac";
defparam \cnt1[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y12_N5
cyclone_lcell \Add0~65 (
// Equation(s):
// \Add0~65_combout  = cnt1[13] $ ((((\Add0~62 ))))
// \Add0~67  = CARRY(((!\Add0~62 )) # (!cnt1[13]))
// \Add0~67COUT1_172  = CARRY(((!\Add0~62 )) # (!cnt1[13]))

	.clk(gnd),
	.dataa(cnt1[13]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~62 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~65_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~67 ),
	.cout1(\Add0~67COUT1_172 ));
// synopsys translate_off
defparam \Add0~65 .cin_used = "true";
defparam \Add0~65 .lut_mask = "5a5f";
defparam \Add0~65 .operation_mode = "arithmetic";
defparam \Add0~65 .output_mode = "comb_only";
defparam \Add0~65 .register_cascade_mode = "off";
defparam \Add0~65 .sum_lutc_input = "cin";
defparam \Add0~65 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y12_N6
cyclone_lcell \cnt1[13] (
// Equation(s):
// cnt1[13] = DFFEAS(GND, GLOBAL(\sys_clk~combout ), VCC, , , \Add0~65_combout , , , VCC)

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add0~65_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(cnt1[13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \cnt1[13] .lut_mask = "0000";
defparam \cnt1[13] .operation_mode = "normal";
defparam \cnt1[13] .output_mode = "reg_only";
defparam \cnt1[13] .register_cascade_mode = "off";
defparam \cnt1[13] .sum_lutc_input = "datac";
defparam \cnt1[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X17_Y12_N2
cyclone_lcell \Add0~50 (
// Equation(s):
// \Add0~50_combout  = (cnt1[10] $ ((!(!\Add0~42  & \Add0~47 ) # (\Add0~42  & \Add0~47COUT1_166 ))))
// \Add0~52  = CARRY(((cnt1[10] & !\Add0~47 )))
// \Add0~52COUT1_168  = CARRY(((cnt1[10] & !\Add0~47COUT1_166 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(cnt1[10]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~42 ),
	.cin0(\Add0~47 ),
	.cin1(\Add0~47COUT1_166 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~50_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~52 ),
	.cout1(\Add0~52COUT1_168 ));
// synopsys translate_off
defparam \Add0~50 .cin0_used = "true";
defparam \Add0~50 .cin1_used = "true";
defparam \Add0~50 .cin_used = "true";
defparam \Add0~50 .lut_mask = "c30c";
defparam \Add0~50 .operation_mode = "arithmetic";
defparam \Add0~50 .output_mode = "comb_only";
defparam \Add0~50 .register_cascade_mode = "off";
defparam \Add0~50 .sum_lutc_input = "cin";
defparam \Add0~50 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y12_N0
cyclone_lcell \cnt1[10] (
// Equation(s):
// \Equal0~2  = (!cnt1[13] & (!cnt1[11] & (!cnt1[10] & !cnt1[12])))
// cnt1[10] = DFFEAS(\Equal0~2 , GLOBAL(\sys_clk~combout ), VCC, , , \Add0~50_combout , , , VCC)

	.clk(\sys_clk~combout ),
	.dataa(cnt1[13]),
	.datab(cnt1[11]),
	.datac(\Add0~50_combout ),
	.datad(cnt1[12]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~2 ),
	.regout(cnt1[10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \cnt1[10] .lut_mask = "0001";
defparam \cnt1[10] .operation_mode = "normal";
defparam \cnt1[10] .output_mode = "reg_and_comb";
defparam \cnt1[10] .register_cascade_mode = "off";
defparam \cnt1[10] .sum_lutc_input = "qfbk";
defparam \cnt1[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X17_Y12_N3
cyclone_lcell \Add0~55 (
// Equation(s):
// \Add0~55_combout  = (cnt1[11] $ (((!\Add0~42  & \Add0~52 ) # (\Add0~42  & \Add0~52COUT1_168 ))))
// \Add0~57  = CARRY(((!\Add0~52 ) # (!cnt1[11])))
// \Add0~57COUT1_170  = CARRY(((!\Add0~52COUT1_168 ) # (!cnt1[11])))

	.clk(gnd),
	.dataa(vcc),
	.datab(cnt1[11]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~42 ),
	.cin0(\Add0~52 ),
	.cin1(\Add0~52COUT1_168 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~55_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~57 ),
	.cout1(\Add0~57COUT1_170 ));
// synopsys translate_off
defparam \Add0~55 .cin0_used = "true";
defparam \Add0~55 .cin1_used = "true";
defparam \Add0~55 .cin_used = "true";
defparam \Add0~55 .lut_mask = "3c3f";
defparam \Add0~55 .operation_mode = "arithmetic";
defparam \Add0~55 .output_mode = "comb_only";
defparam \Add0~55 .register_cascade_mode = "off";
defparam \Add0~55 .sum_lutc_input = "cin";
defparam \Add0~55 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y12_N4
cyclone_lcell \cnt1[11] (
// Equation(s):
// cnt1[11] = DFFEAS(GND, GLOBAL(\sys_clk~combout ), VCC, , , \Add0~55_combout , , , VCC)

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add0~55_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(cnt1[11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \cnt1[11] .lut_mask = "0000";
defparam \cnt1[11] .operation_mode = "normal";
defparam \cnt1[11] .output_mode = "reg_only";
defparam \cnt1[11] .register_cascade_mode = "off";
defparam \cnt1[11] .sum_lutc_input = "datac";
defparam \cnt1[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X17_Y12_N4
cyclone_lcell \Add0~60 (
// Equation(s):
// \Add0~60_combout  = cnt1[12] $ ((((!(!\Add0~42  & \Add0~57 ) # (\Add0~42  & \Add0~57COUT1_170 )))))
// \Add0~62  = CARRY((cnt1[12] & ((!\Add0~57COUT1_170 ))))

	.clk(gnd),
	.dataa(cnt1[12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~42 ),
	.cin0(\Add0~57 ),
	.cin1(\Add0~57COUT1_170 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~60_combout ),
	.regout(),
	.cout(\Add0~62 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add0~60 .cin0_used = "true";
defparam \Add0~60 .cin1_used = "true";
defparam \Add0~60 .cin_used = "true";
defparam \Add0~60 .lut_mask = "a50a";
defparam \Add0~60 .operation_mode = "arithmetic";
defparam \Add0~60 .output_mode = "comb_only";
defparam \Add0~60 .register_cascade_mode = "off";
defparam \Add0~60 .sum_lutc_input = "cin";
defparam \Add0~60 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y12_N1
cyclone_lcell \cnt1[12] (
// Equation(s):
// cnt1[12] = DFFEAS((((\Add0~60_combout ))), GLOBAL(\sys_clk~combout ), VCC, , , , , , )

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Add0~60_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(cnt1[12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \cnt1[12] .lut_mask = "ff00";
defparam \cnt1[12] .operation_mode = "normal";
defparam \cnt1[12] .output_mode = "reg_only";
defparam \cnt1[12] .register_cascade_mode = "off";
defparam \cnt1[12] .sum_lutc_input = "datac";
defparam \cnt1[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y12_N6
cyclone_lcell \Add0~70 (
// Equation(s):
// \Add0~70_combout  = cnt1[14] $ ((((!(!\Add0~62  & \Add0~67 ) # (\Add0~62  & \Add0~67COUT1_172 )))))
// \Add0~72  = CARRY((cnt1[14] & ((!\Add0~67 ))))
// \Add0~72COUT1_174  = CARRY((cnt1[14] & ((!\Add0~67COUT1_172 ))))

	.clk(gnd),
	.dataa(cnt1[14]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~62 ),
	.cin0(\Add0~67 ),
	.cin1(\Add0~67COUT1_172 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~70_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~72 ),
	.cout1(\Add0~72COUT1_174 ));
// synopsys translate_off
defparam \Add0~70 .cin0_used = "true";
defparam \Add0~70 .cin1_used = "true";
defparam \Add0~70 .cin_used = "true";
defparam \Add0~70 .lut_mask = "a50a";
defparam \Add0~70 .operation_mode = "arithmetic";
defparam \Add0~70 .output_mode = "comb_only";
defparam \Add0~70 .register_cascade_mode = "off";
defparam \Add0~70 .sum_lutc_input = "cin";
defparam \Add0~70 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y12_N2
cyclone_lcell \cnt1[14] (
// Equation(s):
// cnt1[14] = DFFEAS((\Add0~70_combout  & (((cnt1[0]) # (!\Equal0~7_combout )) # (!cnt1[1]))), GLOBAL(\sys_clk~combout ), VCC, , , , , , )

	.clk(\sys_clk~combout ),
	.dataa(cnt1[1]),
	.datab(\Equal0~7_combout ),
	.datac(cnt1[0]),
	.datad(\Add0~70_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(cnt1[14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \cnt1[14] .lut_mask = "f700";
defparam \cnt1[14] .operation_mode = "normal";
defparam \cnt1[14] .output_mode = "reg_only";
defparam \cnt1[14] .register_cascade_mode = "off";
defparam \cnt1[14] .sum_lutc_input = "datac";
defparam \cnt1[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y12_N7
cyclone_lcell \Add0~75 (
// Equation(s):
// \Add0~75_combout  = (cnt1[15] $ (((!\Add0~62  & \Add0~72 ) # (\Add0~62  & \Add0~72COUT1_174 ))))
// \Add0~77  = CARRY(((!\Add0~72 ) # (!cnt1[15])))
// \Add0~77COUT1_176  = CARRY(((!\Add0~72COUT1_174 ) # (!cnt1[15])))

	.clk(gnd),
	.dataa(vcc),
	.datab(cnt1[15]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~62 ),
	.cin0(\Add0~72 ),
	.cin1(\Add0~72COUT1_174 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~75_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~77 ),
	.cout1(\Add0~77COUT1_176 ));
// synopsys translate_off
defparam \Add0~75 .cin0_used = "true";
defparam \Add0~75 .cin1_used = "true";
defparam \Add0~75 .cin_used = "true";
defparam \Add0~75 .lut_mask = "3c3f";
defparam \Add0~75 .operation_mode = "arithmetic";
defparam \Add0~75 .output_mode = "comb_only";
defparam \Add0~75 .register_cascade_mode = "off";
defparam \Add0~75 .sum_lutc_input = "cin";
defparam \Add0~75 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y12_N7
cyclone_lcell \cnt1[15] (
// Equation(s):
// \Equal0~3  = (cnt1[14] & (!cnt1[17] & (!cnt1[15] & !cnt1[16])))
// cnt1[15] = DFFEAS(\Equal0~3 , GLOBAL(\sys_clk~combout ), VCC, , , \Add0~75_combout , , , VCC)

	.clk(\sys_clk~combout ),
	.dataa(cnt1[14]),
	.datab(cnt1[17]),
	.datac(\Add0~75_combout ),
	.datad(cnt1[16]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~3 ),
	.regout(cnt1[15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \cnt1[15] .lut_mask = "0002";
defparam \cnt1[15] .operation_mode = "normal";
defparam \cnt1[15] .output_mode = "reg_and_comb";
defparam \cnt1[15] .register_cascade_mode = "off";
defparam \cnt1[15] .sum_lutc_input = "qfbk";
defparam \cnt1[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X17_Y12_N8
cyclone_lcell \Add0~80 (
// Equation(s):
// \Add0~80_combout  = (cnt1[16] $ ((!(!\Add0~62  & \Add0~77 ) # (\Add0~62  & \Add0~77COUT1_176 ))))
// \Add0~82  = CARRY(((cnt1[16] & !\Add0~77 )))
// \Add0~82COUT1_178  = CARRY(((cnt1[16] & !\Add0~77COUT1_176 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(cnt1[16]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~62 ),
	.cin0(\Add0~77 ),
	.cin1(\Add0~77COUT1_176 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~80_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~82 ),
	.cout1(\Add0~82COUT1_178 ));
// synopsys translate_off
defparam \Add0~80 .cin0_used = "true";
defparam \Add0~80 .cin1_used = "true";
defparam \Add0~80 .cin_used = "true";
defparam \Add0~80 .lut_mask = "c30c";
defparam \Add0~80 .operation_mode = "arithmetic";
defparam \Add0~80 .output_mode = "comb_only";
defparam \Add0~80 .register_cascade_mode = "off";
defparam \Add0~80 .sum_lutc_input = "cin";
defparam \Add0~80 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y12_N6
cyclone_lcell \cnt1[16] (
// Equation(s):
// cnt1[16] = DFFEAS(GND, GLOBAL(\sys_clk~combout ), VCC, , , \Add0~80_combout , , , VCC)

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add0~80_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(cnt1[16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \cnt1[16] .lut_mask = "0000";
defparam \cnt1[16] .operation_mode = "normal";
defparam \cnt1[16] .output_mode = "reg_only";
defparam \cnt1[16] .register_cascade_mode = "off";
defparam \cnt1[16] .sum_lutc_input = "datac";
defparam \cnt1[16] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X17_Y12_N9
cyclone_lcell \Add0~85 (
// Equation(s):
// \Add0~85_combout  = (cnt1[17] $ (((!\Add0~62  & \Add0~82 ) # (\Add0~62  & \Add0~82COUT1_178 ))))
// \Add0~87  = CARRY(((!\Add0~82COUT1_178 ) # (!cnt1[17])))

	.clk(gnd),
	.dataa(vcc),
	.datab(cnt1[17]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~62 ),
	.cin0(\Add0~82 ),
	.cin1(\Add0~82COUT1_178 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~85_combout ),
	.regout(),
	.cout(\Add0~87 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add0~85 .cin0_used = "true";
defparam \Add0~85 .cin1_used = "true";
defparam \Add0~85 .cin_used = "true";
defparam \Add0~85 .lut_mask = "3c3f";
defparam \Add0~85 .operation_mode = "arithmetic";
defparam \Add0~85 .output_mode = "comb_only";
defparam \Add0~85 .register_cascade_mode = "off";
defparam \Add0~85 .sum_lutc_input = "cin";
defparam \Add0~85 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y12_N4
cyclone_lcell \cnt1[17] (
// Equation(s):
// cnt1[17] = DFFEAS(GND, GLOBAL(\sys_clk~combout ), VCC, , , \Add0~85_combout , , , VCC)

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add0~85_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(cnt1[17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \cnt1[17] .lut_mask = "0000";
defparam \cnt1[17] .operation_mode = "normal";
defparam \cnt1[17] .output_mode = "reg_only";
defparam \cnt1[17] .register_cascade_mode = "off";
defparam \cnt1[17] .sum_lutc_input = "datac";
defparam \cnt1[17] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X17_Y11_N0
cyclone_lcell \Add0~90 (
// Equation(s):
// \Add0~90_combout  = (cnt1[18] $ ((!\Add0~87 )))
// \Add0~92  = CARRY(((cnt1[18] & !\Add0~87 )))
// \Add0~92COUT1_180  = CARRY(((cnt1[18] & !\Add0~87 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(cnt1[18]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~87 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~90_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~92 ),
	.cout1(\Add0~92COUT1_180 ));
// synopsys translate_off
defparam \Add0~90 .cin_used = "true";
defparam \Add0~90 .lut_mask = "c30c";
defparam \Add0~90 .operation_mode = "arithmetic";
defparam \Add0~90 .output_mode = "comb_only";
defparam \Add0~90 .register_cascade_mode = "off";
defparam \Add0~90 .sum_lutc_input = "cin";
defparam \Add0~90 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y12_N9
cyclone_lcell \cnt1[18] (
// Equation(s):
// \Equal0~5  = (!cnt1[21] & (!cnt1[20] & (!cnt1[18] & !cnt1[19])))
// cnt1[18] = DFFEAS(\Equal0~5 , GLOBAL(\sys_clk~combout ), VCC, , , \Add0~90_combout , , , VCC)

	.clk(\sys_clk~combout ),
	.dataa(cnt1[21]),
	.datab(cnt1[20]),
	.datac(\Add0~90_combout ),
	.datad(cnt1[19]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~5 ),
	.regout(cnt1[18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \cnt1[18] .lut_mask = "0001";
defparam \cnt1[18] .operation_mode = "normal";
defparam \cnt1[18] .output_mode = "reg_and_comb";
defparam \cnt1[18] .register_cascade_mode = "off";
defparam \cnt1[18] .sum_lutc_input = "qfbk";
defparam \cnt1[18] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X17_Y11_N1
cyclone_lcell \Add0~95 (
// Equation(s):
// \Add0~95_combout  = (cnt1[19] $ (((!\Add0~87  & \Add0~92 ) # (\Add0~87  & \Add0~92COUT1_180 ))))
// \Add0~97  = CARRY(((!\Add0~92 ) # (!cnt1[19])))
// \Add0~97COUT1_182  = CARRY(((!\Add0~92COUT1_180 ) # (!cnt1[19])))

	.clk(gnd),
	.dataa(vcc),
	.datab(cnt1[19]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~87 ),
	.cin0(\Add0~92 ),
	.cin1(\Add0~92COUT1_180 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~95_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~97 ),
	.cout1(\Add0~97COUT1_182 ));
// synopsys translate_off
defparam \Add0~95 .cin0_used = "true";
defparam \Add0~95 .cin1_used = "true";
defparam \Add0~95 .cin_used = "true";
defparam \Add0~95 .lut_mask = "3c3f";
defparam \Add0~95 .operation_mode = "arithmetic";
defparam \Add0~95 .output_mode = "comb_only";
defparam \Add0~95 .register_cascade_mode = "off";
defparam \Add0~95 .sum_lutc_input = "cin";
defparam \Add0~95 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y11_N9
cyclone_lcell \cnt1[19] (
// Equation(s):
// cnt1[19] = DFFEAS((((\Add0~95_combout ))), GLOBAL(\sys_clk~combout ), VCC, , , , , , )

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Add0~95_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(cnt1[19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \cnt1[19] .lut_mask = "ff00";
defparam \cnt1[19] .operation_mode = "normal";
defparam \cnt1[19] .output_mode = "reg_only";
defparam \cnt1[19] .register_cascade_mode = "off";
defparam \cnt1[19] .sum_lutc_input = "datac";
defparam \cnt1[19] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y11_N2
cyclone_lcell \Add0~100 (
// Equation(s):
// \Add0~100_combout  = (cnt1[20] $ ((!(!\Add0~87  & \Add0~97 ) # (\Add0~87  & \Add0~97COUT1_182 ))))
// \Add0~102  = CARRY(((cnt1[20] & !\Add0~97 )))
// \Add0~102COUT1_184  = CARRY(((cnt1[20] & !\Add0~97COUT1_182 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(cnt1[20]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~87 ),
	.cin0(\Add0~97 ),
	.cin1(\Add0~97COUT1_182 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~100_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~102 ),
	.cout1(\Add0~102COUT1_184 ));
// synopsys translate_off
defparam \Add0~100 .cin0_used = "true";
defparam \Add0~100 .cin1_used = "true";
defparam \Add0~100 .cin_used = "true";
defparam \Add0~100 .lut_mask = "c30c";
defparam \Add0~100 .operation_mode = "arithmetic";
defparam \Add0~100 .output_mode = "comb_only";
defparam \Add0~100 .register_cascade_mode = "off";
defparam \Add0~100 .sum_lutc_input = "cin";
defparam \Add0~100 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y12_N5
cyclone_lcell \cnt1[20] (
// Equation(s):
// cnt1[20] = DFFEAS((((\Add0~100_combout ))), GLOBAL(\sys_clk~combout ), VCC, , , , , , )

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Add0~100_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(cnt1[20]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \cnt1[20] .lut_mask = "ff00";
defparam \cnt1[20] .operation_mode = "normal";
defparam \cnt1[20] .output_mode = "reg_only";
defparam \cnt1[20] .register_cascade_mode = "off";
defparam \cnt1[20] .sum_lutc_input = "datac";
defparam \cnt1[20] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y11_N3
cyclone_lcell \Add0~105 (
// Equation(s):
// \Add0~105_combout  = cnt1[21] $ (((((!\Add0~87  & \Add0~102 ) # (\Add0~87  & \Add0~102COUT1_184 )))))
// \Add0~107  = CARRY(((!\Add0~102 )) # (!cnt1[21]))
// \Add0~107COUT1_186  = CARRY(((!\Add0~102COUT1_184 )) # (!cnt1[21]))

	.clk(gnd),
	.dataa(cnt1[21]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~87 ),
	.cin0(\Add0~102 ),
	.cin1(\Add0~102COUT1_184 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~105_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~107 ),
	.cout1(\Add0~107COUT1_186 ));
// synopsys translate_off
defparam \Add0~105 .cin0_used = "true";
defparam \Add0~105 .cin1_used = "true";
defparam \Add0~105 .cin_used = "true";
defparam \Add0~105 .lut_mask = "5a5f";
defparam \Add0~105 .operation_mode = "arithmetic";
defparam \Add0~105 .output_mode = "comb_only";
defparam \Add0~105 .register_cascade_mode = "off";
defparam \Add0~105 .sum_lutc_input = "cin";
defparam \Add0~105 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y12_N3
cyclone_lcell \cnt1[21] (
// Equation(s):
// cnt1[21] = DFFEAS(GND, GLOBAL(\sys_clk~combout ), VCC, , , \Add0~105_combout , , , VCC)

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add0~105_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(cnt1[21]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \cnt1[21] .lut_mask = "0000";
defparam \cnt1[21] .operation_mode = "normal";
defparam \cnt1[21] .output_mode = "reg_only";
defparam \cnt1[21] .register_cascade_mode = "off";
defparam \cnt1[21] .sum_lutc_input = "datac";
defparam \cnt1[21] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X17_Y11_N4
cyclone_lcell \Add0~110 (
// Equation(s):
// \Add0~110_combout  = cnt1[22] $ ((((!(!\Add0~87  & \Add0~107 ) # (\Add0~87  & \Add0~107COUT1_186 )))))
// \Add0~112  = CARRY((cnt1[22] & ((!\Add0~107COUT1_186 ))))

	.clk(gnd),
	.dataa(cnt1[22]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~87 ),
	.cin0(\Add0~107 ),
	.cin1(\Add0~107COUT1_186 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~110_combout ),
	.regout(),
	.cout(\Add0~112 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add0~110 .cin0_used = "true";
defparam \Add0~110 .cin1_used = "true";
defparam \Add0~110 .cin_used = "true";
defparam \Add0~110 .lut_mask = "a50a";
defparam \Add0~110 .operation_mode = "arithmetic";
defparam \Add0~110 .output_mode = "comb_only";
defparam \Add0~110 .register_cascade_mode = "off";
defparam \Add0~110 .sum_lutc_input = "cin";
defparam \Add0~110 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y12_N8
cyclone_lcell \cnt1[22] (
// Equation(s):
// \Equal0~6  = (!cnt1[25] & (!cnt1[24] & (!cnt1[22] & !cnt1[23])))
// cnt1[22] = DFFEAS(\Equal0~6 , GLOBAL(\sys_clk~combout ), VCC, , , \Add0~110_combout , , , VCC)

	.clk(\sys_clk~combout ),
	.dataa(cnt1[25]),
	.datab(cnt1[24]),
	.datac(\Add0~110_combout ),
	.datad(cnt1[23]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~6 ),
	.regout(cnt1[22]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \cnt1[22] .lut_mask = "0001";
defparam \cnt1[22] .operation_mode = "normal";
defparam \cnt1[22] .output_mode = "reg_and_comb";
defparam \cnt1[22] .register_cascade_mode = "off";
defparam \cnt1[22] .sum_lutc_input = "qfbk";
defparam \cnt1[22] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X17_Y11_N7
cyclone_lcell \Add0~125 (
// Equation(s):
// \Add0~125_combout  = (((!\Add0~112  & \Add0~122 ) # (\Add0~112  & \Add0~122COUT1_190 ) $ (cnt1[25])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(cnt1[25]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~112 ),
	.cin0(\Add0~122 ),
	.cin1(\Add0~122COUT1_190 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~125_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add0~125 .cin0_used = "true";
defparam \Add0~125 .cin1_used = "true";
defparam \Add0~125 .cin_used = "true";
defparam \Add0~125 .lut_mask = "0ff0";
defparam \Add0~125 .operation_mode = "normal";
defparam \Add0~125 .output_mode = "comb_only";
defparam \Add0~125 .register_cascade_mode = "off";
defparam \Add0~125 .sum_lutc_input = "cin";
defparam \Add0~125 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y11_N4
cyclone_lcell \cnt1[25] (
// Equation(s):
// cnt1[25] = DFFEAS((((\Add0~125_combout ))), GLOBAL(\sys_clk~combout ), VCC, , , , , , )

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Add0~125_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(cnt1[25]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \cnt1[25] .lut_mask = "ff00";
defparam \cnt1[25] .operation_mode = "normal";
defparam \cnt1[25] .output_mode = "reg_only";
defparam \cnt1[25] .register_cascade_mode = "off";
defparam \cnt1[25] .sum_lutc_input = "datac";
defparam \cnt1[25] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y12_N1
cyclone_lcell \Equal0~4 (
// Equation(s):
// \Equal0~4_combout  = (\Equal0~3  & (\Equal0~0  & (\Equal0~2  & \Equal0~1 )))

	.clk(gnd),
	.dataa(\Equal0~3 ),
	.datab(\Equal0~0 ),
	.datac(\Equal0~2 ),
	.datad(\Equal0~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal0~4 .lut_mask = "8000";
defparam \Equal0~4 .operation_mode = "normal";
defparam \Equal0~4 .output_mode = "comb_only";
defparam \Equal0~4 .register_cascade_mode = "off";
defparam \Equal0~4 .sum_lutc_input = "datac";
defparam \Equal0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y12_N0
cyclone_lcell \Equal0~7 (
// Equation(s):
// \Equal0~7_combout  = ((\Equal0~6  & (\Equal0~5  & \Equal0~4_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Equal0~6 ),
	.datac(\Equal0~5 ),
	.datad(\Equal0~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal0~7 .lut_mask = "c000";
defparam \Equal0~7 .operation_mode = "normal";
defparam \Equal0~7 .output_mode = "comb_only";
defparam \Equal0~7 .register_cascade_mode = "off";
defparam \Equal0~7 .sum_lutc_input = "datac";
defparam \Equal0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y11_N7
cyclone_lcell \num1[15] (
// Equation(s):
// num1[15] = DFFEAS(num1[15] $ ((((!(!\num1[12]~37  & \num1[14]~49 ) # (\num1[12]~37  & \num1[14]~49COUT1_92 ))))), GLOBAL(\sys_clk~combout ), VCC, , \always1~4_combout , , , , )
// \num1[15]~1  = CARRY((num1[15] & ((!\num1[14]~49 ))))
// \num1[15]~1COUT1_94  = CARRY((num1[15] & ((!\num1[14]~49COUT1_92 ))))

	.clk(\sys_clk~combout ),
	.dataa(num1[15]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always1~4_combout ),
	.cin(\num1[12]~37 ),
	.cin0(\num1[14]~49 ),
	.cin1(\num1[14]~49COUT1_92 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(num1[15]),
	.cout(),
	.cout0(\num1[15]~1 ),
	.cout1(\num1[15]~1COUT1_94 ));
// synopsys translate_off
defparam \num1[15] .cin0_used = "true";
defparam \num1[15] .cin1_used = "true";
defparam \num1[15] .cin_used = "true";
defparam \num1[15] .lut_mask = "a50a";
defparam \num1[15] .operation_mode = "arithmetic";
defparam \num1[15] .output_mode = "reg_only";
defparam \num1[15] .register_cascade_mode = "off";
defparam \num1[15] .sum_lutc_input = "cin";
defparam \num1[15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y11_N8
cyclone_lcell \num1[16] (
// Equation(s):
// num1[16] = DFFEAS((num1[16] $ (((!\num1[12]~37  & \num1[15]~1 ) # (\num1[12]~37  & \num1[15]~1COUT1_94 )))), GLOBAL(\sys_clk~combout ), VCC, , \always1~4_combout , , , , )
// \num1[16]~3  = CARRY(((!\num1[15]~1 ) # (!num1[16])))
// \num1[16]~3COUT1_96  = CARRY(((!\num1[15]~1COUT1_94 ) # (!num1[16])))

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(num1[16]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always1~4_combout ),
	.cin(\num1[12]~37 ),
	.cin0(\num1[15]~1 ),
	.cin1(\num1[15]~1COUT1_94 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(num1[16]),
	.cout(),
	.cout0(\num1[16]~3 ),
	.cout1(\num1[16]~3COUT1_96 ));
// synopsys translate_off
defparam \num1[16] .cin0_used = "true";
defparam \num1[16] .cin1_used = "true";
defparam \num1[16] .cin_used = "true";
defparam \num1[16] .lut_mask = "3c3f";
defparam \num1[16] .operation_mode = "arithmetic";
defparam \num1[16] .output_mode = "reg_only";
defparam \num1[16] .register_cascade_mode = "off";
defparam \num1[16] .sum_lutc_input = "cin";
defparam \num1[16] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y11_N9
cyclone_lcell \num1[17] (
// Equation(s):
// num1[17] = DFFEAS(num1[17] $ ((((!(!\num1[12]~37  & \num1[16]~3 ) # (\num1[12]~37  & \num1[16]~3COUT1_96 ))))), GLOBAL(\sys_clk~combout ), VCC, , \always1~4_combout , , , , )
// \num1[17]~5  = CARRY((num1[17] & ((!\num1[16]~3COUT1_96 ))))

	.clk(\sys_clk~combout ),
	.dataa(num1[17]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always1~4_combout ),
	.cin(\num1[12]~37 ),
	.cin0(\num1[16]~3 ),
	.cin1(\num1[16]~3COUT1_96 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(num1[17]),
	.cout(\num1[17]~5 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \num1[17] .cin0_used = "true";
defparam \num1[17] .cin1_used = "true";
defparam \num1[17] .cin_used = "true";
defparam \num1[17] .lut_mask = "a50a";
defparam \num1[17] .operation_mode = "arithmetic";
defparam \num1[17] .output_mode = "reg_only";
defparam \num1[17] .register_cascade_mode = "off";
defparam \num1[17] .sum_lutc_input = "cin";
defparam \num1[17] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y10_N0
cyclone_lcell \num1[18] (
// Equation(s):
// num1[18] = DFFEAS((num1[18] $ ((\num1[17]~5 ))), GLOBAL(\sys_clk~combout ), VCC, , \always1~4_combout , , , , )
// \num1[18]~7  = CARRY(((!\num1[17]~5 ) # (!num1[18])))
// \num1[18]~7COUT1_98  = CARRY(((!\num1[17]~5 ) # (!num1[18])))

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(num1[18]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always1~4_combout ),
	.cin(\num1[17]~5 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(num1[18]),
	.cout(),
	.cout0(\num1[18]~7 ),
	.cout1(\num1[18]~7COUT1_98 ));
// synopsys translate_off
defparam \num1[18] .cin_used = "true";
defparam \num1[18] .lut_mask = "3c3f";
defparam \num1[18] .operation_mode = "arithmetic";
defparam \num1[18] .output_mode = "reg_only";
defparam \num1[18] .register_cascade_mode = "off";
defparam \num1[18] .sum_lutc_input = "cin";
defparam \num1[18] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y10_N1
cyclone_lcell \num1[19] (
// Equation(s):
// num1[19] = DFFEAS(num1[19] $ ((((!(!\num1[17]~5  & \num1[18]~7 ) # (\num1[17]~5  & \num1[18]~7COUT1_98 ))))), GLOBAL(\sys_clk~combout ), VCC, , \always1~4_combout , , , , )
// \num1[19]~9  = CARRY((num1[19] & ((!\num1[18]~7 ))))
// \num1[19]~9COUT1_100  = CARRY((num1[19] & ((!\num1[18]~7COUT1_98 ))))

	.clk(\sys_clk~combout ),
	.dataa(num1[19]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always1~4_combout ),
	.cin(\num1[17]~5 ),
	.cin0(\num1[18]~7 ),
	.cin1(\num1[18]~7COUT1_98 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(num1[19]),
	.cout(),
	.cout0(\num1[19]~9 ),
	.cout1(\num1[19]~9COUT1_100 ));
// synopsys translate_off
defparam \num1[19] .cin0_used = "true";
defparam \num1[19] .cin1_used = "true";
defparam \num1[19] .cin_used = "true";
defparam \num1[19] .lut_mask = "a50a";
defparam \num1[19] .operation_mode = "arithmetic";
defparam \num1[19] .output_mode = "reg_only";
defparam \num1[19] .register_cascade_mode = "off";
defparam \num1[19] .sum_lutc_input = "cin";
defparam \num1[19] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y10_N2
cyclone_lcell \num1[20] (
// Equation(s):
// num1[20] = DFFEAS(num1[20] $ (((((!\num1[17]~5  & \num1[19]~9 ) # (\num1[17]~5  & \num1[19]~9COUT1_100 ))))), GLOBAL(\sys_clk~combout ), VCC, , \always1~4_combout , , , , )
// \num1[20]~11  = CARRY(((!\num1[19]~9 )) # (!num1[20]))
// \num1[20]~11COUT1_102  = CARRY(((!\num1[19]~9COUT1_100 )) # (!num1[20]))

	.clk(\sys_clk~combout ),
	.dataa(num1[20]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always1~4_combout ),
	.cin(\num1[17]~5 ),
	.cin0(\num1[19]~9 ),
	.cin1(\num1[19]~9COUT1_100 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(num1[20]),
	.cout(),
	.cout0(\num1[20]~11 ),
	.cout1(\num1[20]~11COUT1_102 ));
// synopsys translate_off
defparam \num1[20] .cin0_used = "true";
defparam \num1[20] .cin1_used = "true";
defparam \num1[20] .cin_used = "true";
defparam \num1[20] .lut_mask = "5a5f";
defparam \num1[20] .operation_mode = "arithmetic";
defparam \num1[20] .output_mode = "reg_only";
defparam \num1[20] .register_cascade_mode = "off";
defparam \num1[20] .sum_lutc_input = "cin";
defparam \num1[20] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y10_N3
cyclone_lcell \num1[21] (
// Equation(s):
// num1[21] = DFFEAS((num1[21] $ ((!(!\num1[17]~5  & \num1[20]~11 ) # (\num1[17]~5  & \num1[20]~11COUT1_102 )))), GLOBAL(\sys_clk~combout ), VCC, , \always1~4_combout , , , , )
// \num1[21]~13  = CARRY(((num1[21] & !\num1[20]~11 )))
// \num1[21]~13COUT1_104  = CARRY(((num1[21] & !\num1[20]~11COUT1_102 )))

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(num1[21]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always1~4_combout ),
	.cin(\num1[17]~5 ),
	.cin0(\num1[20]~11 ),
	.cin1(\num1[20]~11COUT1_102 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(num1[21]),
	.cout(),
	.cout0(\num1[21]~13 ),
	.cout1(\num1[21]~13COUT1_104 ));
// synopsys translate_off
defparam \num1[21] .cin0_used = "true";
defparam \num1[21] .cin1_used = "true";
defparam \num1[21] .cin_used = "true";
defparam \num1[21] .lut_mask = "c30c";
defparam \num1[21] .operation_mode = "arithmetic";
defparam \num1[21] .output_mode = "reg_only";
defparam \num1[21] .register_cascade_mode = "off";
defparam \num1[21] .sum_lutc_input = "cin";
defparam \num1[21] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y10_N4
cyclone_lcell \num1[22] (
// Equation(s):
// num1[22] = DFFEAS((num1[22] $ (((!\num1[17]~5  & \num1[21]~13 ) # (\num1[17]~5  & \num1[21]~13COUT1_104 )))), GLOBAL(\sys_clk~combout ), VCC, , \always1~4_combout , , , , )
// \num1[22]~15  = CARRY(((!\num1[21]~13COUT1_104 ) # (!num1[22])))

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(num1[22]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always1~4_combout ),
	.cin(\num1[17]~5 ),
	.cin0(\num1[21]~13 ),
	.cin1(\num1[21]~13COUT1_104 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(num1[22]),
	.cout(\num1[22]~15 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \num1[22] .cin0_used = "true";
defparam \num1[22] .cin1_used = "true";
defparam \num1[22] .cin_used = "true";
defparam \num1[22] .lut_mask = "3c3f";
defparam \num1[22] .operation_mode = "arithmetic";
defparam \num1[22] .output_mode = "reg_only";
defparam \num1[22] .register_cascade_mode = "off";
defparam \num1[22] .sum_lutc_input = "cin";
defparam \num1[22] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y10_N5
cyclone_lcell \num1[23] (
// Equation(s):
// num1[23] = DFFEAS(num1[23] $ ((((!\num1[22]~15 )))), GLOBAL(\sys_clk~combout ), VCC, , \always1~4_combout , , , , )
// \num1[23]~17  = CARRY((num1[23] & ((!\num1[22]~15 ))))
// \num1[23]~17COUT1_106  = CARRY((num1[23] & ((!\num1[22]~15 ))))

	.clk(\sys_clk~combout ),
	.dataa(num1[23]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always1~4_combout ),
	.cin(\num1[22]~15 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(num1[23]),
	.cout(),
	.cout0(\num1[23]~17 ),
	.cout1(\num1[23]~17COUT1_106 ));
// synopsys translate_off
defparam \num1[23] .cin_used = "true";
defparam \num1[23] .lut_mask = "a50a";
defparam \num1[23] .operation_mode = "arithmetic";
defparam \num1[23] .output_mode = "reg_only";
defparam \num1[23] .register_cascade_mode = "off";
defparam \num1[23] .sum_lutc_input = "cin";
defparam \num1[23] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y10_N6
cyclone_lcell \num1[24] (
// Equation(s):
// num1[24] = DFFEAS((num1[24] $ (((!\num1[22]~15  & \num1[23]~17 ) # (\num1[22]~15  & \num1[23]~17COUT1_106 )))), GLOBAL(\sys_clk~combout ), VCC, , \always1~4_combout , , , , )
// \num1[24]~19  = CARRY(((!\num1[23]~17 ) # (!num1[24])))
// \num1[24]~19COUT1_108  = CARRY(((!\num1[23]~17COUT1_106 ) # (!num1[24])))

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(num1[24]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always1~4_combout ),
	.cin(\num1[22]~15 ),
	.cin0(\num1[23]~17 ),
	.cin1(\num1[23]~17COUT1_106 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(num1[24]),
	.cout(),
	.cout0(\num1[24]~19 ),
	.cout1(\num1[24]~19COUT1_108 ));
// synopsys translate_off
defparam \num1[24] .cin0_used = "true";
defparam \num1[24] .cin1_used = "true";
defparam \num1[24] .cin_used = "true";
defparam \num1[24] .lut_mask = "3c3f";
defparam \num1[24] .operation_mode = "arithmetic";
defparam \num1[24] .output_mode = "reg_only";
defparam \num1[24] .register_cascade_mode = "off";
defparam \num1[24] .sum_lutc_input = "cin";
defparam \num1[24] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y10_N7
cyclone_lcell \num1[25] (
// Equation(s):
// num1[25] = DFFEAS(num1[25] $ ((((!(!\num1[22]~15  & \num1[24]~19 ) # (\num1[22]~15  & \num1[24]~19COUT1_108 ))))), GLOBAL(\sys_clk~combout ), VCC, , \always1~4_combout , , , , )

	.clk(\sys_clk~combout ),
	.dataa(num1[25]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always1~4_combout ),
	.cin(\num1[22]~15 ),
	.cin0(\num1[24]~19 ),
	.cin1(\num1[24]~19COUT1_108 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(num1[25]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \num1[25] .cin0_used = "true";
defparam \num1[25] .cin1_used = "true";
defparam \num1[25] .cin_used = "true";
defparam \num1[25] .lut_mask = "a5a5";
defparam \num1[25] .operation_mode = "normal";
defparam \num1[25] .output_mode = "reg_only";
defparam \num1[25] .register_cascade_mode = "off";
defparam \num1[25] .sum_lutc_input = "cin";
defparam \num1[25] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y10_N8
cyclone_lcell \always1~2 (
// Equation(s):
// \always1~2_combout  = (!num1[23] & (!num1[21] & (!num1[22] & !num1[24])))

	.clk(gnd),
	.dataa(num1[23]),
	.datab(num1[21]),
	.datac(num1[22]),
	.datad(num1[24]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\always1~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \always1~2 .lut_mask = "0001";
defparam \always1~2 .operation_mode = "normal";
defparam \always1~2 .output_mode = "comb_only";
defparam \always1~2 .register_cascade_mode = "off";
defparam \always1~2 .sum_lutc_input = "datac";
defparam \always1~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y12_N2
cyclone_lcell \always1~1 (
// Equation(s):
// \always1~1_combout  = (!num1[17] & (!num1[20] & (!num1[18] & !num1[19])))

	.clk(gnd),
	.dataa(num1[17]),
	.datab(num1[20]),
	.datac(num1[18]),
	.datad(num1[19]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\always1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \always1~1 .lut_mask = "0001";
defparam \always1~1 .operation_mode = "normal";
defparam \always1~1 .output_mode = "comb_only";
defparam \always1~1 .register_cascade_mode = "off";
defparam \always1~1 .sum_lutc_input = "datac";
defparam \always1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y12_N6
cyclone_lcell \always1~0 (
// Equation(s):
// \always1~0_combout  = (!num1[16] & (!cnt1[1] & (cnt1[0] & !num1[15])))

	.clk(gnd),
	.dataa(num1[16]),
	.datab(cnt1[1]),
	.datac(cnt1[0]),
	.datad(num1[15]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\always1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \always1~0 .lut_mask = "0010";
defparam \always1~0 .operation_mode = "normal";
defparam \always1~0 .output_mode = "comb_only";
defparam \always1~0 .register_cascade_mode = "off";
defparam \always1~0 .sum_lutc_input = "datac";
defparam \always1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y12_N7
cyclone_lcell \always1~3 (
// Equation(s):
// \always1~3_combout  = (!num1[25] & (\always1~2_combout  & (\always1~1_combout  & \always1~0_combout )))

	.clk(gnd),
	.dataa(num1[25]),
	.datab(\always1~2_combout ),
	.datac(\always1~1_combout ),
	.datad(\always1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\always1~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \always1~3 .lut_mask = "4000";
defparam \always1~3 .operation_mode = "normal";
defparam \always1~3 .output_mode = "comb_only";
defparam \always1~3 .register_cascade_mode = "off";
defparam \always1~3 .sum_lutc_input = "datac";
defparam \always1~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y12_N3
cyclone_lcell \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = (!num1[6] & (!num1[7] & (!num1[5] & !num1[8])))

	.clk(gnd),
	.dataa(num1[6]),
	.datab(num1[7]),
	.datac(num1[5]),
	.datad(num1[8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan0~0 .lut_mask = "0001";
defparam \LessThan0~0 .operation_mode = "normal";
defparam \LessThan0~0 .output_mode = "comb_only";
defparam \LessThan0~0 .register_cascade_mode = "off";
defparam \LessThan0~0 .sum_lutc_input = "datac";
defparam \LessThan0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y12_N0
cyclone_lcell \LessThan0~2 (
// Equation(s):
// \LessThan0~2_combout  = ((!num1[0] & (!num1[1] & !num1[2]))) # (!num1[3])

	.clk(gnd),
	.dataa(num1[0]),
	.datab(num1[1]),
	.datac(num1[2]),
	.datad(num1[3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan0~2 .lut_mask = "01ff";
defparam \LessThan0~2 .operation_mode = "normal";
defparam \LessThan0~2 .output_mode = "comb_only";
defparam \LessThan0~2 .register_cascade_mode = "off";
defparam \LessThan0~2 .sum_lutc_input = "datac";
defparam \LessThan0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y11_N2
cyclone_lcell \LessThan0~1 (
// Equation(s):
// \LessThan0~1_combout  = (!num1[9] & (!num1[12] & (!num1[10] & !num1[11])))

	.clk(gnd),
	.dataa(num1[9]),
	.datab(num1[12]),
	.datac(num1[10]),
	.datad(num1[11]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan0~1 .lut_mask = "0001";
defparam \LessThan0~1 .operation_mode = "normal";
defparam \LessThan0~1 .output_mode = "comb_only";
defparam \LessThan0~1 .register_cascade_mode = "off";
defparam \LessThan0~1 .sum_lutc_input = "datac";
defparam \LessThan0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y12_N4
cyclone_lcell \LessThan0~3 (
// Equation(s):
// \LessThan0~3_combout  = (\LessThan0~0_combout  & (\LessThan0~1_combout  & ((\LessThan0~2_combout ) # (!num1[4]))))

	.clk(gnd),
	.dataa(num1[4]),
	.datab(\LessThan0~0_combout ),
	.datac(\LessThan0~2_combout ),
	.datad(\LessThan0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan0~3 .lut_mask = "c400";
defparam \LessThan0~3 .operation_mode = "normal";
defparam \LessThan0~3 .output_mode = "comb_only";
defparam \LessThan0~3 .register_cascade_mode = "off";
defparam \LessThan0~3 .sum_lutc_input = "datac";
defparam \LessThan0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y12_N5
cyclone_lcell \always1~4 (
// Equation(s):
// \always1~4_combout  = (\Equal0~7_combout  & (\always1~3_combout  & ((\LessThan0~4_combout ) # (\LessThan0~3_combout ))))

	.clk(gnd),
	.dataa(\LessThan0~4_combout ),
	.datab(\Equal0~7_combout ),
	.datac(\always1~3_combout ),
	.datad(\LessThan0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\always1~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \always1~4 .lut_mask = "c080";
defparam \always1~4 .operation_mode = "normal";
defparam \always1~4 .output_mode = "comb_only";
defparam \always1~4 .register_cascade_mode = "off";
defparam \always1~4 .sum_lutc_input = "datac";
defparam \always1~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y12_N1
cyclone_lcell \num1[0] (
// Equation(s):
// num1[0] = DFFEAS(num1[0] $ ((((\always1~4_combout )))), GLOBAL(\sys_clk~combout ), VCC, , , , , , )

	.clk(\sys_clk~combout ),
	.dataa(num1[0]),
	.datab(vcc),
	.datac(\always1~4_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(num1[0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \num1[0] .lut_mask = "5a5a";
defparam \num1[0] .operation_mode = "normal";
defparam \num1[0] .output_mode = "reg_only";
defparam \num1[0] .register_cascade_mode = "off";
defparam \num1[0] .sum_lutc_input = "datac";
defparam \num1[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y13_N3
cyclone_lcell \num2[1] (
// Equation(s):
// num2[1] = DFFEAS(num2[0] $ ((num2[1])), GLOBAL(\sys_clk~combout ), VCC, , \always3~3_combout , , , , )
// \num2[1]~17  = CARRY((num2[0] & (num2[1])))
// \num2[1]~17COUT1_72  = CARRY((num2[0] & (num2[1])))

	.clk(\sys_clk~combout ),
	.dataa(num2[0]),
	.datab(num2[1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always3~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(num2[1]),
	.cout(),
	.cout0(\num2[1]~17 ),
	.cout1(\num2[1]~17COUT1_72 ));
// synopsys translate_off
defparam \num2[1] .lut_mask = "6688";
defparam \num2[1] .operation_mode = "arithmetic";
defparam \num2[1] .output_mode = "reg_only";
defparam \num2[1] .register_cascade_mode = "off";
defparam \num2[1] .sum_lutc_input = "datac";
defparam \num2[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y13_N4
cyclone_lcell \num2[2] (
// Equation(s):
// num2[2] = DFFEAS((num2[2] $ ((\num2[1]~17 ))), GLOBAL(\sys_clk~combout ), VCC, , \always3~3_combout , , , , )
// \num2[2]~19  = CARRY(((!\num2[1]~17COUT1_72 ) # (!num2[2])))

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(num2[2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always3~3_combout ),
	.cin(gnd),
	.cin0(\num2[1]~17 ),
	.cin1(\num2[1]~17COUT1_72 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(num2[2]),
	.cout(\num2[2]~19 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \num2[2] .cin0_used = "true";
defparam \num2[2] .cin1_used = "true";
defparam \num2[2] .lut_mask = "3c3f";
defparam \num2[2] .operation_mode = "arithmetic";
defparam \num2[2] .output_mode = "reg_only";
defparam \num2[2] .register_cascade_mode = "off";
defparam \num2[2] .sum_lutc_input = "cin";
defparam \num2[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y13_N5
cyclone_lcell \num2[3] (
// Equation(s):
// num2[3] = DFFEAS((num2[3] $ ((!\num2[2]~19 ))), GLOBAL(\sys_clk~combout ), VCC, , \always3~3_combout , , , , )
// \num2[3]~21  = CARRY(((num2[3] & !\num2[2]~19 )))
// \num2[3]~21COUT1_74  = CARRY(((num2[3] & !\num2[2]~19 )))

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(num2[3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always3~3_combout ),
	.cin(\num2[2]~19 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(num2[3]),
	.cout(),
	.cout0(\num2[3]~21 ),
	.cout1(\num2[3]~21COUT1_74 ));
// synopsys translate_off
defparam \num2[3] .cin_used = "true";
defparam \num2[3] .lut_mask = "c30c";
defparam \num2[3] .operation_mode = "arithmetic";
defparam \num2[3] .output_mode = "reg_only";
defparam \num2[3] .register_cascade_mode = "off";
defparam \num2[3] .sum_lutc_input = "cin";
defparam \num2[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y13_N6
cyclone_lcell \num2[4] (
// Equation(s):
// num2[4] = DFFEAS(num2[4] $ (((((!\num2[2]~19  & \num2[3]~21 ) # (\num2[2]~19  & \num2[3]~21COUT1_74 ))))), GLOBAL(\sys_clk~combout ), VCC, , \always3~3_combout , , , , )
// \num2[4]~23  = CARRY(((!\num2[3]~21 )) # (!num2[4]))
// \num2[4]~23COUT1_76  = CARRY(((!\num2[3]~21COUT1_74 )) # (!num2[4]))

	.clk(\sys_clk~combout ),
	.dataa(num2[4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always3~3_combout ),
	.cin(\num2[2]~19 ),
	.cin0(\num2[3]~21 ),
	.cin1(\num2[3]~21COUT1_74 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(num2[4]),
	.cout(),
	.cout0(\num2[4]~23 ),
	.cout1(\num2[4]~23COUT1_76 ));
// synopsys translate_off
defparam \num2[4] .cin0_used = "true";
defparam \num2[4] .cin1_used = "true";
defparam \num2[4] .cin_used = "true";
defparam \num2[4] .lut_mask = "5a5f";
defparam \num2[4] .operation_mode = "arithmetic";
defparam \num2[4] .output_mode = "reg_only";
defparam \num2[4] .register_cascade_mode = "off";
defparam \num2[4] .sum_lutc_input = "cin";
defparam \num2[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y13_N7
cyclone_lcell \num2[5] (
// Equation(s):
// num2[5] = DFFEAS(num2[5] $ ((((!(!\num2[2]~19  & \num2[4]~23 ) # (\num2[2]~19  & \num2[4]~23COUT1_76 ))))), GLOBAL(\sys_clk~combout ), VCC, , \always3~3_combout , , , , )
// \num2[5]~1  = CARRY((num2[5] & ((!\num2[4]~23 ))))
// \num2[5]~1COUT1_78  = CARRY((num2[5] & ((!\num2[4]~23COUT1_76 ))))

	.clk(\sys_clk~combout ),
	.dataa(num2[5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always3~3_combout ),
	.cin(\num2[2]~19 ),
	.cin0(\num2[4]~23 ),
	.cin1(\num2[4]~23COUT1_76 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(num2[5]),
	.cout(),
	.cout0(\num2[5]~1 ),
	.cout1(\num2[5]~1COUT1_78 ));
// synopsys translate_off
defparam \num2[5] .cin0_used = "true";
defparam \num2[5] .cin1_used = "true";
defparam \num2[5] .cin_used = "true";
defparam \num2[5] .lut_mask = "a50a";
defparam \num2[5] .operation_mode = "arithmetic";
defparam \num2[5] .output_mode = "reg_only";
defparam \num2[5] .register_cascade_mode = "off";
defparam \num2[5] .sum_lutc_input = "cin";
defparam \num2[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y13_N8
cyclone_lcell \num2[6] (
// Equation(s):
// num2[6] = DFFEAS((num2[6] $ (((!\num2[2]~19  & \num2[5]~1 ) # (\num2[2]~19  & \num2[5]~1COUT1_78 )))), GLOBAL(\sys_clk~combout ), VCC, , \always3~3_combout , , , , )
// \num2[6]~3  = CARRY(((!\num2[5]~1 ) # (!num2[6])))
// \num2[6]~3COUT1_80  = CARRY(((!\num2[5]~1COUT1_78 ) # (!num2[6])))

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(num2[6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always3~3_combout ),
	.cin(\num2[2]~19 ),
	.cin0(\num2[5]~1 ),
	.cin1(\num2[5]~1COUT1_78 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(num2[6]),
	.cout(),
	.cout0(\num2[6]~3 ),
	.cout1(\num2[6]~3COUT1_80 ));
// synopsys translate_off
defparam \num2[6] .cin0_used = "true";
defparam \num2[6] .cin1_used = "true";
defparam \num2[6] .cin_used = "true";
defparam \num2[6] .lut_mask = "3c3f";
defparam \num2[6] .operation_mode = "arithmetic";
defparam \num2[6] .output_mode = "reg_only";
defparam \num2[6] .register_cascade_mode = "off";
defparam \num2[6] .sum_lutc_input = "cin";
defparam \num2[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y13_N9
cyclone_lcell \num2[7] (
// Equation(s):
// num2[7] = DFFEAS(num2[7] $ ((((!(!\num2[2]~19  & \num2[6]~3 ) # (\num2[2]~19  & \num2[6]~3COUT1_80 ))))), GLOBAL(\sys_clk~combout ), VCC, , \always3~3_combout , , , , )
// \num2[7]~5  = CARRY((num2[7] & ((!\num2[6]~3COUT1_80 ))))

	.clk(\sys_clk~combout ),
	.dataa(num2[7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always3~3_combout ),
	.cin(\num2[2]~19 ),
	.cin0(\num2[6]~3 ),
	.cin1(\num2[6]~3COUT1_80 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(num2[7]),
	.cout(\num2[7]~5 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \num2[7] .cin0_used = "true";
defparam \num2[7] .cin1_used = "true";
defparam \num2[7] .cin_used = "true";
defparam \num2[7] .lut_mask = "a50a";
defparam \num2[7] .operation_mode = "arithmetic";
defparam \num2[7] .output_mode = "reg_only";
defparam \num2[7] .register_cascade_mode = "off";
defparam \num2[7] .sum_lutc_input = "cin";
defparam \num2[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y12_N0
cyclone_lcell \num2[8] (
// Equation(s):
// num2[8] = DFFEAS((num2[8] $ ((\num2[7]~5 ))), GLOBAL(\sys_clk~combout ), VCC, , \always3~3_combout , , , , )
// \num2[8]~7  = CARRY(((!\num2[7]~5 ) # (!num2[8])))
// \num2[8]~7COUT1_82  = CARRY(((!\num2[7]~5 ) # (!num2[8])))

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(num2[8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always3~3_combout ),
	.cin(\num2[7]~5 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(num2[8]),
	.cout(),
	.cout0(\num2[8]~7 ),
	.cout1(\num2[8]~7COUT1_82 ));
// synopsys translate_off
defparam \num2[8] .cin_used = "true";
defparam \num2[8] .lut_mask = "3c3f";
defparam \num2[8] .operation_mode = "arithmetic";
defparam \num2[8] .output_mode = "reg_only";
defparam \num2[8] .register_cascade_mode = "off";
defparam \num2[8] .sum_lutc_input = "cin";
defparam \num2[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y12_N1
cyclone_lcell \num2[9] (
// Equation(s):
// num2[9] = DFFEAS(num2[9] $ ((((!(!\num2[7]~5  & \num2[8]~7 ) # (\num2[7]~5  & \num2[8]~7COUT1_82 ))))), GLOBAL(\sys_clk~combout ), VCC, , \always3~3_combout , , , , )
// \num2[9]~9  = CARRY((num2[9] & ((!\num2[8]~7 ))))
// \num2[9]~9COUT1_84  = CARRY((num2[9] & ((!\num2[8]~7COUT1_82 ))))

	.clk(\sys_clk~combout ),
	.dataa(num2[9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always3~3_combout ),
	.cin(\num2[7]~5 ),
	.cin0(\num2[8]~7 ),
	.cin1(\num2[8]~7COUT1_82 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(num2[9]),
	.cout(),
	.cout0(\num2[9]~9 ),
	.cout1(\num2[9]~9COUT1_84 ));
// synopsys translate_off
defparam \num2[9] .cin0_used = "true";
defparam \num2[9] .cin1_used = "true";
defparam \num2[9] .cin_used = "true";
defparam \num2[9] .lut_mask = "a50a";
defparam \num2[9] .operation_mode = "arithmetic";
defparam \num2[9] .output_mode = "reg_only";
defparam \num2[9] .register_cascade_mode = "off";
defparam \num2[9] .sum_lutc_input = "cin";
defparam \num2[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y12_N2
cyclone_lcell \num2[10] (
// Equation(s):
// num2[10] = DFFEAS(num2[10] $ (((((!\num2[7]~5  & \num2[9]~9 ) # (\num2[7]~5  & \num2[9]~9COUT1_84 ))))), GLOBAL(\sys_clk~combout ), VCC, , \always3~3_combout , , , , )
// \num2[10]~11  = CARRY(((!\num2[9]~9 )) # (!num2[10]))
// \num2[10]~11COUT1_86  = CARRY(((!\num2[9]~9COUT1_84 )) # (!num2[10]))

	.clk(\sys_clk~combout ),
	.dataa(num2[10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always3~3_combout ),
	.cin(\num2[7]~5 ),
	.cin0(\num2[9]~9 ),
	.cin1(\num2[9]~9COUT1_84 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(num2[10]),
	.cout(),
	.cout0(\num2[10]~11 ),
	.cout1(\num2[10]~11COUT1_86 ));
// synopsys translate_off
defparam \num2[10] .cin0_used = "true";
defparam \num2[10] .cin1_used = "true";
defparam \num2[10] .cin_used = "true";
defparam \num2[10] .lut_mask = "5a5f";
defparam \num2[10] .operation_mode = "arithmetic";
defparam \num2[10] .output_mode = "reg_only";
defparam \num2[10] .register_cascade_mode = "off";
defparam \num2[10] .sum_lutc_input = "cin";
defparam \num2[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y12_N3
cyclone_lcell \num2[11] (
// Equation(s):
// num2[11] = DFFEAS((num2[11] $ ((!(!\num2[7]~5  & \num2[10]~11 ) # (\num2[7]~5  & \num2[10]~11COUT1_86 )))), GLOBAL(\sys_clk~combout ), VCC, , \always3~3_combout , , , , )
// \num2[11]~13  = CARRY(((num2[11] & !\num2[10]~11 )))
// \num2[11]~13COUT1_88  = CARRY(((num2[11] & !\num2[10]~11COUT1_86 )))

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(num2[11]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always3~3_combout ),
	.cin(\num2[7]~5 ),
	.cin0(\num2[10]~11 ),
	.cin1(\num2[10]~11COUT1_86 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(num2[11]),
	.cout(),
	.cout0(\num2[11]~13 ),
	.cout1(\num2[11]~13COUT1_88 ));
// synopsys translate_off
defparam \num2[11] .cin0_used = "true";
defparam \num2[11] .cin1_used = "true";
defparam \num2[11] .cin_used = "true";
defparam \num2[11] .lut_mask = "c30c";
defparam \num2[11] .operation_mode = "arithmetic";
defparam \num2[11] .output_mode = "reg_only";
defparam \num2[11] .register_cascade_mode = "off";
defparam \num2[11] .sum_lutc_input = "cin";
defparam \num2[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y12_N4
cyclone_lcell \num2[12] (
// Equation(s):
// num2[12] = DFFEAS((num2[12] $ (((!\num2[7]~5  & \num2[11]~13 ) # (\num2[7]~5  & \num2[11]~13COUT1_88 )))), GLOBAL(\sys_clk~combout ), VCC, , \always3~3_combout , , , , )
// \num2[12]~15  = CARRY(((!\num2[11]~13COUT1_88 ) # (!num2[12])))

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(num2[12]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always3~3_combout ),
	.cin(\num2[7]~5 ),
	.cin0(\num2[11]~13 ),
	.cin1(\num2[11]~13COUT1_88 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(num2[12]),
	.cout(\num2[12]~15 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \num2[12] .cin0_used = "true";
defparam \num2[12] .cin1_used = "true";
defparam \num2[12] .cin_used = "true";
defparam \num2[12] .lut_mask = "3c3f";
defparam \num2[12] .operation_mode = "arithmetic";
defparam \num2[12] .output_mode = "reg_only";
defparam \num2[12] .register_cascade_mode = "off";
defparam \num2[12] .sum_lutc_input = "cin";
defparam \num2[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y12_N5
cyclone_lcell \num2[13] (
// Equation(s):
// num2[13] = DFFEAS((num2[13] $ ((!\num2[12]~15 ))), GLOBAL(\sys_clk~combout ), VCC, , \always3~3_combout , , , , )
// \num2[13]~25  = CARRY(((num2[13] & !\num2[12]~15 )))
// \num2[13]~25COUT1_90  = CARRY(((num2[13] & !\num2[12]~15 )))

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(num2[13]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always3~3_combout ),
	.cin(\num2[12]~15 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(num2[13]),
	.cout(),
	.cout0(\num2[13]~25 ),
	.cout1(\num2[13]~25COUT1_90 ));
// synopsys translate_off
defparam \num2[13] .cin_used = "true";
defparam \num2[13] .lut_mask = "c30c";
defparam \num2[13] .operation_mode = "arithmetic";
defparam \num2[13] .output_mode = "reg_only";
defparam \num2[13] .register_cascade_mode = "off";
defparam \num2[13] .sum_lutc_input = "cin";
defparam \num2[13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y12_N6
cyclone_lcell \num2[14] (
// Equation(s):
// num2[14] = DFFEAS(num2[14] $ (((((!\num2[12]~15  & \num2[13]~25 ) # (\num2[12]~15  & \num2[13]~25COUT1_90 ))))), GLOBAL(\sys_clk~combout ), VCC, , \always3~3_combout , , , , )
// \num2[14]~27  = CARRY(((!\num2[13]~25 )) # (!num2[14]))
// \num2[14]~27COUT1_92  = CARRY(((!\num2[13]~25COUT1_90 )) # (!num2[14]))

	.clk(\sys_clk~combout ),
	.dataa(num2[14]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always3~3_combout ),
	.cin(\num2[12]~15 ),
	.cin0(\num2[13]~25 ),
	.cin1(\num2[13]~25COUT1_90 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(num2[14]),
	.cout(),
	.cout0(\num2[14]~27 ),
	.cout1(\num2[14]~27COUT1_92 ));
// synopsys translate_off
defparam \num2[14] .cin0_used = "true";
defparam \num2[14] .cin1_used = "true";
defparam \num2[14] .cin_used = "true";
defparam \num2[14] .lut_mask = "5a5f";
defparam \num2[14] .operation_mode = "arithmetic";
defparam \num2[14] .output_mode = "reg_only";
defparam \num2[14] .register_cascade_mode = "off";
defparam \num2[14] .sum_lutc_input = "cin";
defparam \num2[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y12_N7
cyclone_lcell \num2[15] (
// Equation(s):
// num2[15] = DFFEAS(num2[15] $ ((((!(!\num2[12]~15  & \num2[14]~27 ) # (\num2[12]~15  & \num2[14]~27COUT1_92 ))))), GLOBAL(\sys_clk~combout ), VCC, , \always3~3_combout , , , , )
// \num2[15]~29  = CARRY((num2[15] & ((!\num2[14]~27 ))))
// \num2[15]~29COUT1_94  = CARRY((num2[15] & ((!\num2[14]~27COUT1_92 ))))

	.clk(\sys_clk~combout ),
	.dataa(num2[15]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always3~3_combout ),
	.cin(\num2[12]~15 ),
	.cin0(\num2[14]~27 ),
	.cin1(\num2[14]~27COUT1_92 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(num2[15]),
	.cout(),
	.cout0(\num2[15]~29 ),
	.cout1(\num2[15]~29COUT1_94 ));
// synopsys translate_off
defparam \num2[15] .cin0_used = "true";
defparam \num2[15] .cin1_used = "true";
defparam \num2[15] .cin_used = "true";
defparam \num2[15] .lut_mask = "a50a";
defparam \num2[15] .operation_mode = "arithmetic";
defparam \num2[15] .output_mode = "reg_only";
defparam \num2[15] .register_cascade_mode = "off";
defparam \num2[15] .sum_lutc_input = "cin";
defparam \num2[15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y12_N8
cyclone_lcell \num2[16] (
// Equation(s):
// num2[16] = DFFEAS((num2[16] $ (((!\num2[12]~15  & \num2[15]~29 ) # (\num2[12]~15  & \num2[15]~29COUT1_94 )))), GLOBAL(\sys_clk~combout ), VCC, , \always3~3_combout , , , , )
// \num2[16]~31  = CARRY(((!\num2[15]~29 ) # (!num2[16])))
// \num2[16]~31COUT1_96  = CARRY(((!\num2[15]~29COUT1_94 ) # (!num2[16])))

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(num2[16]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always3~3_combout ),
	.cin(\num2[12]~15 ),
	.cin0(\num2[15]~29 ),
	.cin1(\num2[15]~29COUT1_94 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(num2[16]),
	.cout(),
	.cout0(\num2[16]~31 ),
	.cout1(\num2[16]~31COUT1_96 ));
// synopsys translate_off
defparam \num2[16] .cin0_used = "true";
defparam \num2[16] .cin1_used = "true";
defparam \num2[16] .cin_used = "true";
defparam \num2[16] .lut_mask = "3c3f";
defparam \num2[16] .operation_mode = "arithmetic";
defparam \num2[16] .output_mode = "reg_only";
defparam \num2[16] .register_cascade_mode = "off";
defparam \num2[16] .sum_lutc_input = "cin";
defparam \num2[16] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y12_N9
cyclone_lcell \num2[17] (
// Equation(s):
// num2[17] = DFFEAS(num2[17] $ ((((!(!\num2[12]~15  & \num2[16]~31 ) # (\num2[12]~15  & \num2[16]~31COUT1_96 ))))), GLOBAL(\sys_clk~combout ), VCC, , \always3~3_combout , , , , )
// \num2[17]~33  = CARRY((num2[17] & ((!\num2[16]~31COUT1_96 ))))

	.clk(\sys_clk~combout ),
	.dataa(num2[17]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always3~3_combout ),
	.cin(\num2[12]~15 ),
	.cin0(\num2[16]~31 ),
	.cin1(\num2[16]~31COUT1_96 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(num2[17]),
	.cout(\num2[17]~33 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \num2[17] .cin0_used = "true";
defparam \num2[17] .cin1_used = "true";
defparam \num2[17] .cin_used = "true";
defparam \num2[17] .lut_mask = "a50a";
defparam \num2[17] .operation_mode = "arithmetic";
defparam \num2[17] .output_mode = "reg_only";
defparam \num2[17] .register_cascade_mode = "off";
defparam \num2[17] .sum_lutc_input = "cin";
defparam \num2[17] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y11_N0
cyclone_lcell \num2[18] (
// Equation(s):
// num2[18] = DFFEAS((num2[18] $ ((\num2[17]~33 ))), GLOBAL(\sys_clk~combout ), VCC, , \always3~3_combout , , , , )
// \num2[18]~35  = CARRY(((!\num2[17]~33 ) # (!num2[18])))
// \num2[18]~35COUT1_98  = CARRY(((!\num2[17]~33 ) # (!num2[18])))

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(num2[18]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always3~3_combout ),
	.cin(\num2[17]~33 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(num2[18]),
	.cout(),
	.cout0(\num2[18]~35 ),
	.cout1(\num2[18]~35COUT1_98 ));
// synopsys translate_off
defparam \num2[18] .cin_used = "true";
defparam \num2[18] .lut_mask = "3c3f";
defparam \num2[18] .operation_mode = "arithmetic";
defparam \num2[18] .output_mode = "reg_only";
defparam \num2[18] .register_cascade_mode = "off";
defparam \num2[18] .sum_lutc_input = "cin";
defparam \num2[18] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y11_N1
cyclone_lcell \num2[19] (
// Equation(s):
// num2[19] = DFFEAS(num2[19] $ ((((!(!\num2[17]~33  & \num2[18]~35 ) # (\num2[17]~33  & \num2[18]~35COUT1_98 ))))), GLOBAL(\sys_clk~combout ), VCC, , \always3~3_combout , , , , )
// \num2[19]~37  = CARRY((num2[19] & ((!\num2[18]~35 ))))
// \num2[19]~37COUT1_100  = CARRY((num2[19] & ((!\num2[18]~35COUT1_98 ))))

	.clk(\sys_clk~combout ),
	.dataa(num2[19]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always3~3_combout ),
	.cin(\num2[17]~33 ),
	.cin0(\num2[18]~35 ),
	.cin1(\num2[18]~35COUT1_98 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(num2[19]),
	.cout(),
	.cout0(\num2[19]~37 ),
	.cout1(\num2[19]~37COUT1_100 ));
// synopsys translate_off
defparam \num2[19] .cin0_used = "true";
defparam \num2[19] .cin1_used = "true";
defparam \num2[19] .cin_used = "true";
defparam \num2[19] .lut_mask = "a50a";
defparam \num2[19] .operation_mode = "arithmetic";
defparam \num2[19] .output_mode = "reg_only";
defparam \num2[19] .register_cascade_mode = "off";
defparam \num2[19] .sum_lutc_input = "cin";
defparam \num2[19] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y11_N2
cyclone_lcell \num2[20] (
// Equation(s):
// num2[20] = DFFEAS(num2[20] $ (((((!\num2[17]~33  & \num2[19]~37 ) # (\num2[17]~33  & \num2[19]~37COUT1_100 ))))), GLOBAL(\sys_clk~combout ), VCC, , \always3~3_combout , , , , )
// \num2[20]~39  = CARRY(((!\num2[19]~37 )) # (!num2[20]))
// \num2[20]~39COUT1_102  = CARRY(((!\num2[19]~37COUT1_100 )) # (!num2[20]))

	.clk(\sys_clk~combout ),
	.dataa(num2[20]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always3~3_combout ),
	.cin(\num2[17]~33 ),
	.cin0(\num2[19]~37 ),
	.cin1(\num2[19]~37COUT1_100 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(num2[20]),
	.cout(),
	.cout0(\num2[20]~39 ),
	.cout1(\num2[20]~39COUT1_102 ));
// synopsys translate_off
defparam \num2[20] .cin0_used = "true";
defparam \num2[20] .cin1_used = "true";
defparam \num2[20] .cin_used = "true";
defparam \num2[20] .lut_mask = "5a5f";
defparam \num2[20] .operation_mode = "arithmetic";
defparam \num2[20] .output_mode = "reg_only";
defparam \num2[20] .register_cascade_mode = "off";
defparam \num2[20] .sum_lutc_input = "cin";
defparam \num2[20] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y11_N3
cyclone_lcell \num2[21] (
// Equation(s):
// num2[21] = DFFEAS((num2[21] $ ((!(!\num2[17]~33  & \num2[20]~39 ) # (\num2[17]~33  & \num2[20]~39COUT1_102 )))), GLOBAL(\sys_clk~combout ), VCC, , \always3~3_combout , , , , )
// \num2[21]~41  = CARRY(((num2[21] & !\num2[20]~39 )))
// \num2[21]~41COUT1_104  = CARRY(((num2[21] & !\num2[20]~39COUT1_102 )))

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(num2[21]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always3~3_combout ),
	.cin(\num2[17]~33 ),
	.cin0(\num2[20]~39 ),
	.cin1(\num2[20]~39COUT1_102 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(num2[21]),
	.cout(),
	.cout0(\num2[21]~41 ),
	.cout1(\num2[21]~41COUT1_104 ));
// synopsys translate_off
defparam \num2[21] .cin0_used = "true";
defparam \num2[21] .cin1_used = "true";
defparam \num2[21] .cin_used = "true";
defparam \num2[21] .lut_mask = "c30c";
defparam \num2[21] .operation_mode = "arithmetic";
defparam \num2[21] .output_mode = "reg_only";
defparam \num2[21] .register_cascade_mode = "off";
defparam \num2[21] .sum_lutc_input = "cin";
defparam \num2[21] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y11_N4
cyclone_lcell \num2[22] (
// Equation(s):
// num2[22] = DFFEAS((num2[22] $ (((!\num2[17]~33  & \num2[21]~41 ) # (\num2[17]~33  & \num2[21]~41COUT1_104 )))), GLOBAL(\sys_clk~combout ), VCC, , \always3~3_combout , , , , )
// \num2[22]~43  = CARRY(((!\num2[21]~41COUT1_104 ) # (!num2[22])))

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(num2[22]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always3~3_combout ),
	.cin(\num2[17]~33 ),
	.cin0(\num2[21]~41 ),
	.cin1(\num2[21]~41COUT1_104 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(num2[22]),
	.cout(\num2[22]~43 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \num2[22] .cin0_used = "true";
defparam \num2[22] .cin1_used = "true";
defparam \num2[22] .cin_used = "true";
defparam \num2[22] .lut_mask = "3c3f";
defparam \num2[22] .operation_mode = "arithmetic";
defparam \num2[22] .output_mode = "reg_only";
defparam \num2[22] .register_cascade_mode = "off";
defparam \num2[22] .sum_lutc_input = "cin";
defparam \num2[22] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y11_N5
cyclone_lcell \num2[23] (
// Equation(s):
// num2[23] = DFFEAS((num2[23] $ ((!\num2[22]~43 ))), GLOBAL(\sys_clk~combout ), VCC, , \always3~3_combout , , , , )
// \num2[23]~45  = CARRY(((num2[23] & !\num2[22]~43 )))
// \num2[23]~45COUT1_106  = CARRY(((num2[23] & !\num2[22]~43 )))

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(num2[23]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always3~3_combout ),
	.cin(\num2[22]~43 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(num2[23]),
	.cout(),
	.cout0(\num2[23]~45 ),
	.cout1(\num2[23]~45COUT1_106 ));
// synopsys translate_off
defparam \num2[23] .cin_used = "true";
defparam \num2[23] .lut_mask = "c30c";
defparam \num2[23] .operation_mode = "arithmetic";
defparam \num2[23] .output_mode = "reg_only";
defparam \num2[23] .register_cascade_mode = "off";
defparam \num2[23] .sum_lutc_input = "cin";
defparam \num2[23] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y11_N6
cyclone_lcell \num2[24] (
// Equation(s):
// num2[24] = DFFEAS(num2[24] $ (((((!\num2[22]~43  & \num2[23]~45 ) # (\num2[22]~43  & \num2[23]~45COUT1_106 ))))), GLOBAL(\sys_clk~combout ), VCC, , \always3~3_combout , , , , )
// \num2[24]~47  = CARRY(((!\num2[23]~45 )) # (!num2[24]))
// \num2[24]~47COUT1_108  = CARRY(((!\num2[23]~45COUT1_106 )) # (!num2[24]))

	.clk(\sys_clk~combout ),
	.dataa(num2[24]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always3~3_combout ),
	.cin(\num2[22]~43 ),
	.cin0(\num2[23]~45 ),
	.cin1(\num2[23]~45COUT1_106 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(num2[24]),
	.cout(),
	.cout0(\num2[24]~47 ),
	.cout1(\num2[24]~47COUT1_108 ));
// synopsys translate_off
defparam \num2[24] .cin0_used = "true";
defparam \num2[24] .cin1_used = "true";
defparam \num2[24] .cin_used = "true";
defparam \num2[24] .lut_mask = "5a5f";
defparam \num2[24] .operation_mode = "arithmetic";
defparam \num2[24] .output_mode = "reg_only";
defparam \num2[24] .register_cascade_mode = "off";
defparam \num2[24] .sum_lutc_input = "cin";
defparam \num2[24] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y11_N7
cyclone_lcell \num2[25] (
// Equation(s):
// num2[25] = DFFEAS(num2[25] $ ((((!(!\num2[22]~43  & \num2[24]~47 ) # (\num2[22]~43  & \num2[24]~47COUT1_108 ))))), GLOBAL(\sys_clk~combout ), VCC, , \always3~3_combout , , , , )

	.clk(\sys_clk~combout ),
	.dataa(num2[25]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always3~3_combout ),
	.cin(\num2[22]~43 ),
	.cin0(\num2[24]~47 ),
	.cin1(\num2[24]~47COUT1_108 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(num2[25]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \num2[25] .cin0_used = "true";
defparam \num2[25] .cin1_used = "true";
defparam \num2[25] .cin_used = "true";
defparam \num2[25] .lut_mask = "a5a5";
defparam \num2[25] .operation_mode = "normal";
defparam \num2[25] .output_mode = "reg_only";
defparam \num2[25] .register_cascade_mode = "off";
defparam \num2[25] .sum_lutc_input = "cin";
defparam \num2[25] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y11_N8
cyclone_lcell \always3~1 (
// Equation(s):
// \always3~1_combout  = (!num2[20] & (!num2[21] & (!num2[22] & !num2[19])))

	.clk(gnd),
	.dataa(num2[20]),
	.datab(num2[21]),
	.datac(num2[22]),
	.datad(num2[19]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\always3~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \always3~1 .lut_mask = "0001";
defparam \always3~1 .operation_mode = "normal";
defparam \always3~1 .output_mode = "comb_only";
defparam \always3~1 .register_cascade_mode = "off";
defparam \always3~1 .sum_lutc_input = "datac";
defparam \always3~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y11_N9
cyclone_lcell \always3~2 (
// Equation(s):
// \always3~2_combout  = (!num2[24] & (!num2[23] & (!num2[25] & \always3~1_combout )))

	.clk(gnd),
	.dataa(num2[24]),
	.datab(num2[23]),
	.datac(num2[25]),
	.datad(\always3~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\always3~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \always3~2 .lut_mask = "0100";
defparam \always3~2 .operation_mode = "normal";
defparam \always3~2 .output_mode = "comb_only";
defparam \always3~2 .register_cascade_mode = "off";
defparam \always3~2 .sum_lutc_input = "datac";
defparam \always3~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y11_N8
cyclone_lcell \always3~0 (
// Equation(s):
// \always3~0_combout  = (!num2[18] & (!num2[16] & (!num2[17] & !num2[15])))

	.clk(gnd),
	.dataa(num2[18]),
	.datab(num2[16]),
	.datac(num2[17]),
	.datad(num2[15]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\always3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \always3~0 .lut_mask = "0001";
defparam \always3~0 .operation_mode = "normal";
defparam \always3~0 .output_mode = "comb_only";
defparam \always3~0 .register_cascade_mode = "off";
defparam \always3~0 .sum_lutc_input = "datac";
defparam \always3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y10_N0
cyclone_lcell \Add2~65 (
// Equation(s):
// \Add2~65_combout  = cnt2[18] $ ((((!\Add2~62 ))))
// \Add2~67  = CARRY((cnt2[18] & ((!\Add2~62 ))))
// \Add2~67COUT1_180  = CARRY((cnt2[18] & ((!\Add2~62 ))))

	.clk(gnd),
	.dataa(cnt2[18]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~62 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~65_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~67 ),
	.cout1(\Add2~67COUT1_180 ));
// synopsys translate_off
defparam \Add2~65 .cin_used = "true";
defparam \Add2~65 .lut_mask = "a50a";
defparam \Add2~65 .operation_mode = "arithmetic";
defparam \Add2~65 .output_mode = "comb_only";
defparam \Add2~65 .register_cascade_mode = "off";
defparam \Add2~65 .sum_lutc_input = "cin";
defparam \Add2~65 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N6
cyclone_lcell \cnt2[18] (
// Equation(s):
// cnt2[18] = DFFEAS((((\Add2~65_combout ))), GLOBAL(\sys_clk~combout ), VCC, , , , , , )

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Add2~65_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(cnt2[18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \cnt2[18] .lut_mask = "ff00";
defparam \cnt2[18] .operation_mode = "normal";
defparam \cnt2[18] .output_mode = "reg_only";
defparam \cnt2[18] .register_cascade_mode = "off";
defparam \cnt2[18] .sum_lutc_input = "datac";
defparam \cnt2[18] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y10_N1
cyclone_lcell \Add2~70 (
// Equation(s):
// \Add2~70_combout  = (cnt2[19] $ (((!\Add2~62  & \Add2~67 ) # (\Add2~62  & \Add2~67COUT1_180 ))))
// \Add2~72  = CARRY(((!\Add2~67 ) # (!cnt2[19])))
// \Add2~72COUT1_182  = CARRY(((!\Add2~67COUT1_180 ) # (!cnt2[19])))

	.clk(gnd),
	.dataa(vcc),
	.datab(cnt2[19]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~62 ),
	.cin0(\Add2~67 ),
	.cin1(\Add2~67COUT1_180 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~70_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~72 ),
	.cout1(\Add2~72COUT1_182 ));
// synopsys translate_off
defparam \Add2~70 .cin0_used = "true";
defparam \Add2~70 .cin1_used = "true";
defparam \Add2~70 .cin_used = "true";
defparam \Add2~70 .lut_mask = "3c3f";
defparam \Add2~70 .operation_mode = "arithmetic";
defparam \Add2~70 .output_mode = "comb_only";
defparam \Add2~70 .register_cascade_mode = "off";
defparam \Add2~70 .sum_lutc_input = "cin";
defparam \Add2~70 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N9
cyclone_lcell \cnt2[19] (
// Equation(s):
// cnt2[19] = DFFEAS((((\Add2~70_combout ))), GLOBAL(\sys_clk~combout ), VCC, , , , , , )

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Add2~70_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(cnt2[19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \cnt2[19] .lut_mask = "ff00";
defparam \cnt2[19] .operation_mode = "normal";
defparam \cnt2[19] .output_mode = "reg_only";
defparam \cnt2[19] .register_cascade_mode = "off";
defparam \cnt2[19] .sum_lutc_input = "datac";
defparam \cnt2[19] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y10_N2
cyclone_lcell \Add2~75 (
// Equation(s):
// \Add2~75_combout  = cnt2[20] $ ((((!(!\Add2~62  & \Add2~72 ) # (\Add2~62  & \Add2~72COUT1_182 )))))
// \Add2~77  = CARRY((cnt2[20] & ((!\Add2~72 ))))
// \Add2~77COUT1_184  = CARRY((cnt2[20] & ((!\Add2~72COUT1_182 ))))

	.clk(gnd),
	.dataa(cnt2[20]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~62 ),
	.cin0(\Add2~72 ),
	.cin1(\Add2~72COUT1_182 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~75_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~77 ),
	.cout1(\Add2~77COUT1_184 ));
// synopsys translate_off
defparam \Add2~75 .cin0_used = "true";
defparam \Add2~75 .cin1_used = "true";
defparam \Add2~75 .cin_used = "true";
defparam \Add2~75 .lut_mask = "a50a";
defparam \Add2~75 .operation_mode = "arithmetic";
defparam \Add2~75 .output_mode = "comb_only";
defparam \Add2~75 .register_cascade_mode = "off";
defparam \Add2~75 .sum_lutc_input = "cin";
defparam \Add2~75 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N5
cyclone_lcell \cnt2[20] (
// Equation(s):
// cnt2[20] = DFFEAS(GND, GLOBAL(\sys_clk~combout ), VCC, , , \Add2~75_combout , , , VCC)

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add2~75_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(cnt2[20]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \cnt2[20] .lut_mask = "0000";
defparam \cnt2[20] .operation_mode = "normal";
defparam \cnt2[20] .output_mode = "reg_only";
defparam \cnt2[20] .register_cascade_mode = "off";
defparam \cnt2[20] .sum_lutc_input = "datac";
defparam \cnt2[20] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y12_N2
cyclone_lcell \Add2~105 (
// Equation(s):
// \Add2~105_combout  = ((!cnt2[0]))
// \Add2~107  = CARRY(((cnt2[0])))
// \Add2~107COUT1_152  = CARRY(((cnt2[0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(cnt2[0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~105_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~107 ),
	.cout1(\Add2~107COUT1_152 ));
// synopsys translate_off
defparam \Add2~105 .lut_mask = "33cc";
defparam \Add2~105 .operation_mode = "arithmetic";
defparam \Add2~105 .output_mode = "comb_only";
defparam \Add2~105 .register_cascade_mode = "off";
defparam \Add2~105 .sum_lutc_input = "datac";
defparam \Add2~105 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y10_N6
cyclone_lcell \cnt2[0] (
// Equation(s):
// \Equal2~7  = (cnt2[3] & (!cnt2[5] & (cnt2[0] & !cnt2[2])))
// cnt2[0] = DFFEAS(\Equal2~7 , GLOBAL(\sys_clk~combout ), VCC, , , \Add2~105_combout , , , VCC)

	.clk(\sys_clk~combout ),
	.dataa(cnt2[3]),
	.datab(cnt2[5]),
	.datac(\Add2~105_combout ),
	.datad(cnt2[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~7 ),
	.regout(cnt2[0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \cnt2[0] .lut_mask = "0020";
defparam \cnt2[0] .operation_mode = "normal";
defparam \cnt2[0] .output_mode = "reg_and_comb";
defparam \cnt2[0] .register_cascade_mode = "off";
defparam \cnt2[0] .sum_lutc_input = "qfbk";
defparam \cnt2[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y10_N3
cyclone_lcell \cnt2[2] (
// Equation(s):
// \always5~0  = (((cnt2[2] & !cnt2[0])))
// cnt2[2] = DFFEAS(\always5~0 , GLOBAL(\sys_clk~combout ), VCC, , , \Add2~100_combout , , , VCC)

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add2~100_combout ),
	.datad(cnt2[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\always5~0 ),
	.regout(cnt2[2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \cnt2[2] .lut_mask = "00f0";
defparam \cnt2[2] .operation_mode = "normal";
defparam \cnt2[2] .output_mode = "reg_and_comb";
defparam \cnt2[2] .register_cascade_mode = "off";
defparam \cnt2[2] .sum_lutc_input = "qfbk";
defparam \cnt2[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y12_N3
cyclone_lcell \Add2~5 (
// Equation(s):
// \Add2~5_combout  = (cnt2[1] $ ((\Add2~107 )))
// \Add2~7  = CARRY(((!\Add2~107 ) # (!cnt2[1])))
// \Add2~7COUT1_154  = CARRY(((!\Add2~107COUT1_152 ) # (!cnt2[1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(cnt2[1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add2~107 ),
	.cin1(\Add2~107COUT1_152 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~7 ),
	.cout1(\Add2~7COUT1_154 ));
// synopsys translate_off
defparam \Add2~5 .cin0_used = "true";
defparam \Add2~5 .cin1_used = "true";
defparam \Add2~5 .lut_mask = "3c3f";
defparam \Add2~5 .operation_mode = "arithmetic";
defparam \Add2~5 .output_mode = "comb_only";
defparam \Add2~5 .register_cascade_mode = "off";
defparam \Add2~5 .sum_lutc_input = "cin";
defparam \Add2~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y9_N2
cyclone_lcell \cnt2[1] (
// Equation(s):
// cnt2[1] = DFFEAS((\Add2~5_combout  & (((!\Equal2~6_combout ) # (!\Equal2~7 )) # (!cnt2[7]))), GLOBAL(\sys_clk~combout ), VCC, , , , , , )

	.clk(\sys_clk~combout ),
	.dataa(cnt2[7]),
	.datab(\Equal2~7 ),
	.datac(\Equal2~6_combout ),
	.datad(\Add2~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(cnt2[1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \cnt2[1] .lut_mask = "7f00";
defparam \cnt2[1] .operation_mode = "normal";
defparam \cnt2[1] .output_mode = "reg_only";
defparam \cnt2[1] .register_cascade_mode = "off";
defparam \cnt2[1] .sum_lutc_input = "datac";
defparam \cnt2[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y12_N4
cyclone_lcell \Add2~100 (
// Equation(s):
// \Add2~100_combout  = (cnt2[2] $ ((!\Add2~7 )))
// \Add2~102  = CARRY(((cnt2[2] & !\Add2~7COUT1_154 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(cnt2[2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add2~7 ),
	.cin1(\Add2~7COUT1_154 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~100_combout ),
	.regout(),
	.cout(\Add2~102 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add2~100 .cin0_used = "true";
defparam \Add2~100 .cin1_used = "true";
defparam \Add2~100 .lut_mask = "c30c";
defparam \Add2~100 .operation_mode = "arithmetic";
defparam \Add2~100 .output_mode = "comb_only";
defparam \Add2~100 .register_cascade_mode = "off";
defparam \Add2~100 .sum_lutc_input = "cin";
defparam \Add2~100 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y10_N1
cyclone_lcell \cnt2[5] (
// Equation(s):
// \always5~1  = (!cnt2[3] & (!cnt2[7] & (cnt2[5] & \always5~0 )))
// cnt2[5] = DFFEAS(\always5~1 , GLOBAL(\sys_clk~combout ), VCC, , , \Add2~110_combout , , , VCC)

	.clk(\sys_clk~combout ),
	.dataa(cnt2[3]),
	.datab(cnt2[7]),
	.datac(\Add2~110_combout ),
	.datad(\always5~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\always5~1 ),
	.regout(cnt2[5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \cnt2[5] .lut_mask = "1000";
defparam \cnt2[5] .operation_mode = "normal";
defparam \cnt2[5] .output_mode = "reg_and_comb";
defparam \cnt2[5] .register_cascade_mode = "off";
defparam \cnt2[5] .sum_lutc_input = "qfbk";
defparam \cnt2[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y12_N5
cyclone_lcell \Add2~120 (
// Equation(s):
// \Add2~120_combout  = (cnt2[3] $ ((\Add2~102 )))
// \Add2~122  = CARRY(((!\Add2~102 ) # (!cnt2[3])))
// \Add2~122COUT1_156  = CARRY(((!\Add2~102 ) # (!cnt2[3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(cnt2[3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~102 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~120_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~122 ),
	.cout1(\Add2~122COUT1_156 ));
// synopsys translate_off
defparam \Add2~120 .cin_used = "true";
defparam \Add2~120 .lut_mask = "3c3f";
defparam \Add2~120 .operation_mode = "arithmetic";
defparam \Add2~120 .output_mode = "comb_only";
defparam \Add2~120 .register_cascade_mode = "off";
defparam \Add2~120 .sum_lutc_input = "cin";
defparam \Add2~120 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y12_N6
cyclone_lcell \Add2~0 (
// Equation(s):
// \Add2~0_combout  = cnt2[4] $ ((((!(!\Add2~102  & \Add2~122 ) # (\Add2~102  & \Add2~122COUT1_156 )))))
// \Add2~2  = CARRY((cnt2[4] & ((!\Add2~122 ))))
// \Add2~2COUT1_158  = CARRY((cnt2[4] & ((!\Add2~122COUT1_156 ))))

	.clk(gnd),
	.dataa(cnt2[4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~102 ),
	.cin0(\Add2~122 ),
	.cin1(\Add2~122COUT1_156 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~0_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~2 ),
	.cout1(\Add2~2COUT1_158 ));
// synopsys translate_off
defparam \Add2~0 .cin0_used = "true";
defparam \Add2~0 .cin1_used = "true";
defparam \Add2~0 .cin_used = "true";
defparam \Add2~0 .lut_mask = "a50a";
defparam \Add2~0 .operation_mode = "arithmetic";
defparam \Add2~0 .output_mode = "comb_only";
defparam \Add2~0 .register_cascade_mode = "off";
defparam \Add2~0 .sum_lutc_input = "cin";
defparam \Add2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y9_N1
cyclone_lcell \cnt2[4] (
// Equation(s):
// cnt2[4] = DFFEAS((\Add2~0_combout  & (((!\Equal2~6_combout ) # (!\Equal2~7 )) # (!cnt2[7]))), GLOBAL(\sys_clk~combout ), VCC, , , , , , )

	.clk(\sys_clk~combout ),
	.dataa(cnt2[7]),
	.datab(\Equal2~7 ),
	.datac(\Equal2~6_combout ),
	.datad(\Add2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(cnt2[4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \cnt2[4] .lut_mask = "7f00";
defparam \cnt2[4] .operation_mode = "normal";
defparam \cnt2[4] .output_mode = "reg_only";
defparam \cnt2[4] .register_cascade_mode = "off";
defparam \cnt2[4] .sum_lutc_input = "datac";
defparam \cnt2[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y12_N7
cyclone_lcell \Add2~110 (
// Equation(s):
// \Add2~110_combout  = (cnt2[5] $ (((!\Add2~102  & \Add2~2 ) # (\Add2~102  & \Add2~2COUT1_158 ))))
// \Add2~112  = CARRY(((!\Add2~2 ) # (!cnt2[5])))
// \Add2~112COUT1_160  = CARRY(((!\Add2~2COUT1_158 ) # (!cnt2[5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(cnt2[5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~102 ),
	.cin0(\Add2~2 ),
	.cin1(\Add2~2COUT1_158 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~110_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~112 ),
	.cout1(\Add2~112COUT1_160 ));
// synopsys translate_off
defparam \Add2~110 .cin0_used = "true";
defparam \Add2~110 .cin1_used = "true";
defparam \Add2~110 .cin_used = "true";
defparam \Add2~110 .lut_mask = "3c3f";
defparam \Add2~110 .operation_mode = "arithmetic";
defparam \Add2~110 .output_mode = "comb_only";
defparam \Add2~110 .register_cascade_mode = "off";
defparam \Add2~110 .sum_lutc_input = "cin";
defparam \Add2~110 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y10_N5
cyclone_lcell \Add2~90 (
// Equation(s):
// \Add2~90_combout  = cnt2[23] $ ((((\Add2~87 ))))
// \Add2~92  = CARRY(((!\Add2~87 )) # (!cnt2[23]))
// \Add2~92COUT1_188  = CARRY(((!\Add2~87 )) # (!cnt2[23]))

	.clk(gnd),
	.dataa(cnt2[23]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~87 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~90_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~92 ),
	.cout1(\Add2~92COUT1_188 ));
// synopsys translate_off
defparam \Add2~90 .cin_used = "true";
defparam \Add2~90 .lut_mask = "5a5f";
defparam \Add2~90 .operation_mode = "arithmetic";
defparam \Add2~90 .output_mode = "comb_only";
defparam \Add2~90 .register_cascade_mode = "off";
defparam \Add2~90 .sum_lutc_input = "cin";
defparam \Add2~90 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y10_N8
cyclone_lcell \cnt2[23] (
// Equation(s):
// cnt2[23] = DFFEAS(GND, GLOBAL(\sys_clk~combout ), VCC, , , \Add2~90_combout , , , VCC)

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add2~90_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(cnt2[23]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \cnt2[23] .lut_mask = "0000";
defparam \cnt2[23] .operation_mode = "normal";
defparam \cnt2[23] .output_mode = "reg_only";
defparam \cnt2[23] .register_cascade_mode = "off";
defparam \cnt2[23] .sum_lutc_input = "datac";
defparam \cnt2[23] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y10_N6
cyclone_lcell \Add2~95 (
// Equation(s):
// \Add2~95_combout  = (cnt2[24] $ ((!(!\Add2~87  & \Add2~92 ) # (\Add2~87  & \Add2~92COUT1_188 ))))
// \Add2~97  = CARRY(((cnt2[24] & !\Add2~92 )))
// \Add2~97COUT1_190  = CARRY(((cnt2[24] & !\Add2~92COUT1_188 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(cnt2[24]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~87 ),
	.cin0(\Add2~92 ),
	.cin1(\Add2~92COUT1_188 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~95_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~97 ),
	.cout1(\Add2~97COUT1_190 ));
// synopsys translate_off
defparam \Add2~95 .cin0_used = "true";
defparam \Add2~95 .cin1_used = "true";
defparam \Add2~95 .cin_used = "true";
defparam \Add2~95 .lut_mask = "c30c";
defparam \Add2~95 .operation_mode = "arithmetic";
defparam \Add2~95 .output_mode = "comb_only";
defparam \Add2~95 .register_cascade_mode = "off";
defparam \Add2~95 .sum_lutc_input = "cin";
defparam \Add2~95 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y10_N7
cyclone_lcell \Add2~125 (
// Equation(s):
// \Add2~125_combout  = (((!\Add2~87  & \Add2~97 ) # (\Add2~87  & \Add2~97COUT1_190 ) $ (cnt2[25])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(cnt2[25]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~87 ),
	.cin0(\Add2~97 ),
	.cin1(\Add2~97COUT1_190 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~125_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add2~125 .cin0_used = "true";
defparam \Add2~125 .cin1_used = "true";
defparam \Add2~125 .cin_used = "true";
defparam \Add2~125 .lut_mask = "0ff0";
defparam \Add2~125 .operation_mode = "normal";
defparam \Add2~125 .output_mode = "comb_only";
defparam \Add2~125 .register_cascade_mode = "off";
defparam \Add2~125 .sum_lutc_input = "cin";
defparam \Add2~125 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y12_N8
cyclone_lcell \Add2~10 (
// Equation(s):
// \Add2~10_combout  = cnt2[6] $ ((((!(!\Add2~102  & \Add2~112 ) # (\Add2~102  & \Add2~112COUT1_160 )))))
// \Add2~12  = CARRY((cnt2[6] & ((!\Add2~112 ))))
// \Add2~12COUT1_162  = CARRY((cnt2[6] & ((!\Add2~112COUT1_160 ))))

	.clk(gnd),
	.dataa(cnt2[6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~102 ),
	.cin0(\Add2~112 ),
	.cin1(\Add2~112COUT1_160 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~12 ),
	.cout1(\Add2~12COUT1_162 ));
// synopsys translate_off
defparam \Add2~10 .cin0_used = "true";
defparam \Add2~10 .cin1_used = "true";
defparam \Add2~10 .cin_used = "true";
defparam \Add2~10 .lut_mask = "a50a";
defparam \Add2~10 .operation_mode = "arithmetic";
defparam \Add2~10 .output_mode = "comb_only";
defparam \Add2~10 .register_cascade_mode = "off";
defparam \Add2~10 .sum_lutc_input = "cin";
defparam \Add2~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y12_N9
cyclone_lcell \Add2~115 (
// Equation(s):
// \Add2~115_combout  = cnt2[7] $ (((((!\Add2~102  & \Add2~12 ) # (\Add2~102  & \Add2~12COUT1_162 )))))
// \Add2~117  = CARRY(((!\Add2~12COUT1_162 )) # (!cnt2[7]))

	.clk(gnd),
	.dataa(cnt2[7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~102 ),
	.cin0(\Add2~12 ),
	.cin1(\Add2~12COUT1_162 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~115_combout ),
	.regout(),
	.cout(\Add2~117 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add2~115 .cin0_used = "true";
defparam \Add2~115 .cin1_used = "true";
defparam \Add2~115 .cin_used = "true";
defparam \Add2~115 .lut_mask = "5a5f";
defparam \Add2~115 .operation_mode = "arithmetic";
defparam \Add2~115 .output_mode = "comb_only";
defparam \Add2~115 .register_cascade_mode = "off";
defparam \Add2~115 .sum_lutc_input = "cin";
defparam \Add2~115 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y11_N0
cyclone_lcell \Add2~15 (
// Equation(s):
// \Add2~15_combout  = cnt2[8] $ ((((!\Add2~117 ))))
// \Add2~17  = CARRY((cnt2[8] & ((!\Add2~117 ))))
// \Add2~17COUT1_164  = CARRY((cnt2[8] & ((!\Add2~117 ))))

	.clk(gnd),
	.dataa(cnt2[8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~117 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~15_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~17 ),
	.cout1(\Add2~17COUT1_164 ));
// synopsys translate_off
defparam \Add2~15 .cin_used = "true";
defparam \Add2~15 .lut_mask = "a50a";
defparam \Add2~15 .operation_mode = "arithmetic";
defparam \Add2~15 .output_mode = "comb_only";
defparam \Add2~15 .register_cascade_mode = "off";
defparam \Add2~15 .sum_lutc_input = "cin";
defparam \Add2~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y10_N4
cyclone_lcell \cnt2[8] (
// Equation(s):
// cnt2[8] = DFFEAS(GND, GLOBAL(\sys_clk~combout ), VCC, , , \Add2~15_combout , , , VCC)

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add2~15_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(cnt2[8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \cnt2[8] .lut_mask = "0000";
defparam \cnt2[8] .operation_mode = "normal";
defparam \cnt2[8] .output_mode = "reg_only";
defparam \cnt2[8] .register_cascade_mode = "off";
defparam \cnt2[8] .sum_lutc_input = "datac";
defparam \cnt2[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y9_N7
cyclone_lcell \cnt2[6] (
// Equation(s):
// \Equal2~0  = (!cnt2[1] & (cnt2[4] & (!cnt2[6] & !cnt2[8])))
// cnt2[6] = DFFEAS(\Equal2~0 , GLOBAL(\sys_clk~combout ), VCC, , , \Add2~10_combout , , , VCC)

	.clk(\sys_clk~combout ),
	.dataa(cnt2[1]),
	.datab(cnt2[4]),
	.datac(\Add2~10_combout ),
	.datad(cnt2[8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~0 ),
	.regout(cnt2[6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \cnt2[6] .lut_mask = "0004";
defparam \cnt2[6] .operation_mode = "normal";
defparam \cnt2[6] .output_mode = "reg_and_comb";
defparam \cnt2[6] .register_cascade_mode = "off";
defparam \cnt2[6] .sum_lutc_input = "qfbk";
defparam \cnt2[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y11_N5
cyclone_lcell \Add2~40 (
// Equation(s):
// \Add2~40_combout  = (cnt2[13] $ ((\Add2~32 )))
// \Add2~42  = CARRY(((!\Add2~32 ) # (!cnt2[13])))
// \Add2~42COUT1_172  = CARRY(((!\Add2~32 ) # (!cnt2[13])))

	.clk(gnd),
	.dataa(vcc),
	.datab(cnt2[13]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~32 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~40_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~42 ),
	.cout1(\Add2~42COUT1_172 ));
// synopsys translate_off
defparam \Add2~40 .cin_used = "true";
defparam \Add2~40 .lut_mask = "3c3f";
defparam \Add2~40 .operation_mode = "arithmetic";
defparam \Add2~40 .output_mode = "comb_only";
defparam \Add2~40 .register_cascade_mode = "off";
defparam \Add2~40 .sum_lutc_input = "cin";
defparam \Add2~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y9_N6
cyclone_lcell \cnt2[13] (
// Equation(s):
// cnt2[13] = DFFEAS((\Add2~40_combout  & (((!\Equal2~6_combout ) # (!\Equal2~7 )) # (!cnt2[7]))), GLOBAL(\sys_clk~combout ), VCC, , , , , , )

	.clk(\sys_clk~combout ),
	.dataa(cnt2[7]),
	.datab(\Equal2~7 ),
	.datac(\Add2~40_combout ),
	.datad(\Equal2~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(cnt2[13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \cnt2[13] .lut_mask = "70f0";
defparam \cnt2[13] .operation_mode = "normal";
defparam \cnt2[13] .output_mode = "reg_only";
defparam \cnt2[13] .register_cascade_mode = "off";
defparam \cnt2[13] .sum_lutc_input = "datac";
defparam \cnt2[13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y11_N6
cyclone_lcell \Add2~45 (
// Equation(s):
// \Add2~45_combout  = cnt2[14] $ ((((!(!\Add2~32  & \Add2~42 ) # (\Add2~32  & \Add2~42COUT1_172 )))))
// \Add2~47  = CARRY((cnt2[14] & ((!\Add2~42 ))))
// \Add2~47COUT1_174  = CARRY((cnt2[14] & ((!\Add2~42COUT1_172 ))))

	.clk(gnd),
	.dataa(cnt2[14]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~32 ),
	.cin0(\Add2~42 ),
	.cin1(\Add2~42COUT1_172 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~45_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~47 ),
	.cout1(\Add2~47COUT1_174 ));
// synopsys translate_off
defparam \Add2~45 .cin0_used = "true";
defparam \Add2~45 .cin1_used = "true";
defparam \Add2~45 .cin_used = "true";
defparam \Add2~45 .lut_mask = "a50a";
defparam \Add2~45 .operation_mode = "arithmetic";
defparam \Add2~45 .output_mode = "comb_only";
defparam \Add2~45 .register_cascade_mode = "off";
defparam \Add2~45 .sum_lutc_input = "cin";
defparam \Add2~45 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y11_N7
cyclone_lcell \Add2~50 (
// Equation(s):
// \Add2~50_combout  = (cnt2[15] $ (((!\Add2~32  & \Add2~47 ) # (\Add2~32  & \Add2~47COUT1_174 ))))
// \Add2~52  = CARRY(((!\Add2~47 ) # (!cnt2[15])))
// \Add2~52COUT1_176  = CARRY(((!\Add2~47COUT1_174 ) # (!cnt2[15])))

	.clk(gnd),
	.dataa(vcc),
	.datab(cnt2[15]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~32 ),
	.cin0(\Add2~47 ),
	.cin1(\Add2~47COUT1_174 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~50_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~52 ),
	.cout1(\Add2~52COUT1_176 ));
// synopsys translate_off
defparam \Add2~50 .cin0_used = "true";
defparam \Add2~50 .cin1_used = "true";
defparam \Add2~50 .cin_used = "true";
defparam \Add2~50 .lut_mask = "3c3f";
defparam \Add2~50 .operation_mode = "arithmetic";
defparam \Add2~50 .output_mode = "comb_only";
defparam \Add2~50 .register_cascade_mode = "off";
defparam \Add2~50 .sum_lutc_input = "cin";
defparam \Add2~50 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y11_N8
cyclone_lcell \Add2~55 (
// Equation(s):
// \Add2~55_combout  = cnt2[16] $ ((((!(!\Add2~32  & \Add2~52 ) # (\Add2~32  & \Add2~52COUT1_176 )))))
// \Add2~57  = CARRY((cnt2[16] & ((!\Add2~52 ))))
// \Add2~57COUT1_178  = CARRY((cnt2[16] & ((!\Add2~52COUT1_176 ))))

	.clk(gnd),
	.dataa(cnt2[16]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~32 ),
	.cin0(\Add2~52 ),
	.cin1(\Add2~52COUT1_176 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~55_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~57 ),
	.cout1(\Add2~57COUT1_178 ));
// synopsys translate_off
defparam \Add2~55 .cin0_used = "true";
defparam \Add2~55 .cin1_used = "true";
defparam \Add2~55 .cin_used = "true";
defparam \Add2~55 .lut_mask = "a50a";
defparam \Add2~55 .operation_mode = "arithmetic";
defparam \Add2~55 .output_mode = "comb_only";
defparam \Add2~55 .register_cascade_mode = "off";
defparam \Add2~55 .sum_lutc_input = "cin";
defparam \Add2~55 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y9_N6
cyclone_lcell \cnt2[16] (
// Equation(s):
// cnt2[16] = DFFEAS(GND, GLOBAL(\sys_clk~combout ), VCC, , , \Add2~55_combout , , , VCC)

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add2~55_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(cnt2[16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \cnt2[16] .lut_mask = "0000";
defparam \cnt2[16] .operation_mode = "normal";
defparam \cnt2[16] .output_mode = "reg_only";
defparam \cnt2[16] .register_cascade_mode = "off";
defparam \cnt2[16] .sum_lutc_input = "datac";
defparam \cnt2[16] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y9_N5
cyclone_lcell \cnt2[14] (
// Equation(s):
// \Equal2~2  = (cnt2[13] & (!cnt2[15] & (!cnt2[14] & !cnt2[16])))
// cnt2[14] = DFFEAS(\Equal2~2 , GLOBAL(\sys_clk~combout ), VCC, , , \Add2~45_combout , , , VCC)

	.clk(\sys_clk~combout ),
	.dataa(cnt2[13]),
	.datab(cnt2[15]),
	.datac(\Add2~45_combout ),
	.datad(cnt2[16]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~2 ),
	.regout(cnt2[14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \cnt2[14] .lut_mask = "0002";
defparam \cnt2[14] .operation_mode = "normal";
defparam \cnt2[14] .output_mode = "reg_and_comb";
defparam \cnt2[14] .register_cascade_mode = "off";
defparam \cnt2[14] .sum_lutc_input = "qfbk";
defparam \cnt2[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y9_N3
cyclone_lcell \cnt2[15] (
// Equation(s):
// cnt2[15] = DFFEAS((((\Add2~50_combout ))), GLOBAL(\sys_clk~combout ), VCC, , , , , , )

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Add2~50_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(cnt2[15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \cnt2[15] .lut_mask = "ff00";
defparam \cnt2[15] .operation_mode = "normal";
defparam \cnt2[15] .output_mode = "reg_only";
defparam \cnt2[15] .register_cascade_mode = "off";
defparam \cnt2[15] .sum_lutc_input = "datac";
defparam \cnt2[15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N4
cyclone_lcell \cnt2[17] (
// Equation(s):
// \Equal2~3  = (!cnt2[19] & (!cnt2[20] & (!cnt2[17] & !cnt2[18])))
// cnt2[17] = DFFEAS(\Equal2~3 , GLOBAL(\sys_clk~combout ), VCC, , , \Add2~60_combout , , , VCC)

	.clk(\sys_clk~combout ),
	.dataa(cnt2[19]),
	.datab(cnt2[20]),
	.datac(\Add2~60_combout ),
	.datad(cnt2[18]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~3 ),
	.regout(cnt2[17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \cnt2[17] .lut_mask = "0001";
defparam \cnt2[17] .operation_mode = "normal";
defparam \cnt2[17] .output_mode = "reg_and_comb";
defparam \cnt2[17] .register_cascade_mode = "off";
defparam \cnt2[17] .sum_lutc_input = "qfbk";
defparam \cnt2[17] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y11_N1
cyclone_lcell \Add2~20 (
// Equation(s):
// \Add2~20_combout  = cnt2[9] $ (((((!\Add2~117  & \Add2~17 ) # (\Add2~117  & \Add2~17COUT1_164 )))))
// \Add2~22  = CARRY(((!\Add2~17 )) # (!cnt2[9]))
// \Add2~22COUT1_166  = CARRY(((!\Add2~17COUT1_164 )) # (!cnt2[9]))

	.clk(gnd),
	.dataa(cnt2[9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~117 ),
	.cin0(\Add2~17 ),
	.cin1(\Add2~17COUT1_164 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~20_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~22 ),
	.cout1(\Add2~22COUT1_166 ));
// synopsys translate_off
defparam \Add2~20 .cin0_used = "true";
defparam \Add2~20 .cin1_used = "true";
defparam \Add2~20 .cin_used = "true";
defparam \Add2~20 .lut_mask = "5a5f";
defparam \Add2~20 .operation_mode = "arithmetic";
defparam \Add2~20 .output_mode = "comb_only";
defparam \Add2~20 .register_cascade_mode = "off";
defparam \Add2~20 .sum_lutc_input = "cin";
defparam \Add2~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y10_N7
cyclone_lcell \cnt2[9] (
// Equation(s):
// cnt2[9] = DFFEAS((\Add2~20_combout  & (((!\Equal2~6_combout ) # (!cnt2[7])) # (!\Equal2~7 ))), GLOBAL(\sys_clk~combout ), VCC, , , , , , )

	.clk(\sys_clk~combout ),
	.dataa(\Equal2~7 ),
	.datab(cnt2[7]),
	.datac(\Equal2~6_combout ),
	.datad(\Add2~20_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(cnt2[9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \cnt2[9] .lut_mask = "7f00";
defparam \cnt2[9] .operation_mode = "normal";
defparam \cnt2[9] .output_mode = "reg_only";
defparam \cnt2[9] .register_cascade_mode = "off";
defparam \cnt2[9] .sum_lutc_input = "datac";
defparam \cnt2[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y11_N2
cyclone_lcell \Add2~35 (
// Equation(s):
// \Add2~35_combout  = cnt2[10] $ ((((!(!\Add2~117  & \Add2~22 ) # (\Add2~117  & \Add2~22COUT1_166 )))))
// \Add2~37  = CARRY((cnt2[10] & ((!\Add2~22 ))))
// \Add2~37COUT1_168  = CARRY((cnt2[10] & ((!\Add2~22COUT1_166 ))))

	.clk(gnd),
	.dataa(cnt2[10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~117 ),
	.cin0(\Add2~22 ),
	.cin1(\Add2~22COUT1_166 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~35_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~37 ),
	.cout1(\Add2~37COUT1_168 ));
// synopsys translate_off
defparam \Add2~35 .cin0_used = "true";
defparam \Add2~35 .cin1_used = "true";
defparam \Add2~35 .cin_used = "true";
defparam \Add2~35 .lut_mask = "a50a";
defparam \Add2~35 .operation_mode = "arithmetic";
defparam \Add2~35 .output_mode = "comb_only";
defparam \Add2~35 .register_cascade_mode = "off";
defparam \Add2~35 .sum_lutc_input = "cin";
defparam \Add2~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y9_N4
cyclone_lcell \cnt2[10] (
// Equation(s):
// \Equal2~1  = (cnt2[11] & (cnt2[12] & (!cnt2[10] & cnt2[9])))
// cnt2[10] = DFFEAS(\Equal2~1 , GLOBAL(\sys_clk~combout ), VCC, , , \Add2~35_combout , , , VCC)

	.clk(\sys_clk~combout ),
	.dataa(cnt2[11]),
	.datab(cnt2[12]),
	.datac(\Add2~35_combout ),
	.datad(cnt2[9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~1 ),
	.regout(cnt2[10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \cnt2[10] .lut_mask = "0800";
defparam \cnt2[10] .operation_mode = "normal";
defparam \cnt2[10] .output_mode = "reg_and_comb";
defparam \cnt2[10] .register_cascade_mode = "off";
defparam \cnt2[10] .sum_lutc_input = "qfbk";
defparam \cnt2[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y11_N3
cyclone_lcell \Add2~25 (
// Equation(s):
// \Add2~25_combout  = (cnt2[11] $ (((!\Add2~117  & \Add2~37 ) # (\Add2~117  & \Add2~37COUT1_168 ))))
// \Add2~27  = CARRY(((!\Add2~37 ) # (!cnt2[11])))
// \Add2~27COUT1_170  = CARRY(((!\Add2~37COUT1_168 ) # (!cnt2[11])))

	.clk(gnd),
	.dataa(vcc),
	.datab(cnt2[11]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~117 ),
	.cin0(\Add2~37 ),
	.cin1(\Add2~37COUT1_168 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~25_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~27 ),
	.cout1(\Add2~27COUT1_170 ));
// synopsys translate_off
defparam \Add2~25 .cin0_used = "true";
defparam \Add2~25 .cin1_used = "true";
defparam \Add2~25 .cin_used = "true";
defparam \Add2~25 .lut_mask = "3c3f";
defparam \Add2~25 .operation_mode = "arithmetic";
defparam \Add2~25 .output_mode = "comb_only";
defparam \Add2~25 .register_cascade_mode = "off";
defparam \Add2~25 .sum_lutc_input = "cin";
defparam \Add2~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y9_N9
cyclone_lcell \cnt2[11] (
// Equation(s):
// cnt2[11] = DFFEAS((\Add2~25_combout  & (((!\Equal2~6_combout ) # (!\Equal2~7 )) # (!cnt2[7]))), GLOBAL(\sys_clk~combout ), VCC, , , , , , )

	.clk(\sys_clk~combout ),
	.dataa(cnt2[7]),
	.datab(\Equal2~7 ),
	.datac(\Add2~25_combout ),
	.datad(\Equal2~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(cnt2[11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \cnt2[11] .lut_mask = "70f0";
defparam \cnt2[11] .operation_mode = "normal";
defparam \cnt2[11] .output_mode = "reg_only";
defparam \cnt2[11] .register_cascade_mode = "off";
defparam \cnt2[11] .sum_lutc_input = "datac";
defparam \cnt2[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y9_N1
cyclone_lcell \Equal2~4 (
// Equation(s):
// \Equal2~4_combout  = (\Equal2~0  & (\Equal2~2  & (\Equal2~3  & \Equal2~1 )))

	.clk(gnd),
	.dataa(\Equal2~0 ),
	.datab(\Equal2~2 ),
	.datac(\Equal2~3 ),
	.datad(\Equal2~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal2~4 .lut_mask = "8000";
defparam \Equal2~4 .operation_mode = "normal";
defparam \Equal2~4 .output_mode = "comb_only";
defparam \Equal2~4 .register_cascade_mode = "off";
defparam \Equal2~4 .sum_lutc_input = "datac";
defparam \Equal2~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y9_N2
cyclone_lcell \cnt2[25] (
// Equation(s):
// \always5~2  = (\Equal2~5  & (\always5~1  & (!cnt2[25] & \Equal2~4_combout )))
// cnt2[25] = DFFEAS(\always5~2 , GLOBAL(\sys_clk~combout ), VCC, , , \Add2~125_combout , , , VCC)

	.clk(\sys_clk~combout ),
	.dataa(\Equal2~5 ),
	.datab(\always5~1 ),
	.datac(\Add2~125_combout ),
	.datad(\Equal2~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\always5~2 ),
	.regout(cnt2[25]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \cnt2[25] .lut_mask = "0800";
defparam \cnt2[25] .operation_mode = "normal";
defparam \cnt2[25] .output_mode = "reg_and_comb";
defparam \cnt2[25] .register_cascade_mode = "off";
defparam \cnt2[25] .sum_lutc_input = "qfbk";
defparam \cnt2[25] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y9_N5
cyclone_lcell \Equal2~6 (
// Equation(s):
// \Equal2~6_combout  = (\Equal2~5  & (((!cnt2[25] & \Equal2~4_combout ))))

	.clk(gnd),
	.dataa(\Equal2~5 ),
	.datab(vcc),
	.datac(cnt2[25]),
	.datad(\Equal2~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal2~6 .lut_mask = "0a00";
defparam \Equal2~6 .operation_mode = "normal";
defparam \Equal2~6 .output_mode = "comb_only";
defparam \Equal2~6 .register_cascade_mode = "off";
defparam \Equal2~6 .sum_lutc_input = "datac";
defparam \Equal2~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y10_N2
cyclone_lcell \cnt2[3] (
// Equation(s):
// cnt2[3] = DFFEAS((\Add2~120_combout  & (((!\Equal2~6_combout ) # (!cnt2[7])) # (!\Equal2~7 ))), GLOBAL(\sys_clk~combout ), VCC, , , , , , )

	.clk(\sys_clk~combout ),
	.dataa(\Equal2~7 ),
	.datab(cnt2[7]),
	.datac(\Equal2~6_combout ),
	.datad(\Add2~120_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(cnt2[3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \cnt2[3] .lut_mask = "7f00";
defparam \cnt2[3] .operation_mode = "normal";
defparam \cnt2[3] .output_mode = "reg_only";
defparam \cnt2[3] .register_cascade_mode = "off";
defparam \cnt2[3] .sum_lutc_input = "datac";
defparam \cnt2[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y10_N5
cyclone_lcell \cnt2[7] (
// Equation(s):
// cnt2[7] = DFFEAS((\Add2~115_combout  & (((!\Equal2~6_combout ) # (!cnt2[7])) # (!\Equal2~7 ))), GLOBAL(\sys_clk~combout ), VCC, , , , , , )

	.clk(\sys_clk~combout ),
	.dataa(\Equal2~7 ),
	.datab(cnt2[7]),
	.datac(\Equal2~6_combout ),
	.datad(\Add2~115_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(cnt2[7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \cnt2[7] .lut_mask = "7f00";
defparam \cnt2[7] .operation_mode = "normal";
defparam \cnt2[7] .output_mode = "reg_only";
defparam \cnt2[7] .register_cascade_mode = "off";
defparam \cnt2[7] .sum_lutc_input = "datac";
defparam \cnt2[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y11_N4
cyclone_lcell \Add2~30 (
// Equation(s):
// \Add2~30_combout  = (cnt2[12] $ ((!(!\Add2~117  & \Add2~27 ) # (\Add2~117  & \Add2~27COUT1_170 ))))
// \Add2~32  = CARRY(((cnt2[12] & !\Add2~27COUT1_170 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(cnt2[12]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~117 ),
	.cin0(\Add2~27 ),
	.cin1(\Add2~27COUT1_170 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~30_combout ),
	.regout(),
	.cout(\Add2~32 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add2~30 .cin0_used = "true";
defparam \Add2~30 .cin1_used = "true";
defparam \Add2~30 .cin_used = "true";
defparam \Add2~30 .lut_mask = "c30c";
defparam \Add2~30 .operation_mode = "arithmetic";
defparam \Add2~30 .output_mode = "comb_only";
defparam \Add2~30 .register_cascade_mode = "off";
defparam \Add2~30 .sum_lutc_input = "cin";
defparam \Add2~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y9_N8
cyclone_lcell \cnt2[12] (
// Equation(s):
// cnt2[12] = DFFEAS((\Add2~30_combout  & (((!\Equal2~7 ) # (!\Equal2~6_combout )) # (!cnt2[7]))), GLOBAL(\sys_clk~combout ), VCC, , , , , , )

	.clk(\sys_clk~combout ),
	.dataa(cnt2[7]),
	.datab(\Equal2~6_combout ),
	.datac(\Equal2~7 ),
	.datad(\Add2~30_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(cnt2[12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \cnt2[12] .lut_mask = "7f00";
defparam \cnt2[12] .operation_mode = "normal";
defparam \cnt2[12] .output_mode = "reg_only";
defparam \cnt2[12] .register_cascade_mode = "off";
defparam \cnt2[12] .sum_lutc_input = "datac";
defparam \cnt2[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y11_N9
cyclone_lcell \Add2~60 (
// Equation(s):
// \Add2~60_combout  = (cnt2[17] $ (((!\Add2~32  & \Add2~57 ) # (\Add2~32  & \Add2~57COUT1_178 ))))
// \Add2~62  = CARRY(((!\Add2~57COUT1_178 ) # (!cnt2[17])))

	.clk(gnd),
	.dataa(vcc),
	.datab(cnt2[17]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~32 ),
	.cin0(\Add2~57 ),
	.cin1(\Add2~57COUT1_178 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~60_combout ),
	.regout(),
	.cout(\Add2~62 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add2~60 .cin0_used = "true";
defparam \Add2~60 .cin1_used = "true";
defparam \Add2~60 .cin_used = "true";
defparam \Add2~60 .lut_mask = "3c3f";
defparam \Add2~60 .operation_mode = "arithmetic";
defparam \Add2~60 .output_mode = "comb_only";
defparam \Add2~60 .register_cascade_mode = "off";
defparam \Add2~60 .sum_lutc_input = "cin";
defparam \Add2~60 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y10_N3
cyclone_lcell \Add2~80 (
// Equation(s):
// \Add2~80_combout  = (cnt2[21] $ (((!\Add2~62  & \Add2~77 ) # (\Add2~62  & \Add2~77COUT1_184 ))))
// \Add2~82  = CARRY(((!\Add2~77 ) # (!cnt2[21])))
// \Add2~82COUT1_186  = CARRY(((!\Add2~77COUT1_184 ) # (!cnt2[21])))

	.clk(gnd),
	.dataa(vcc),
	.datab(cnt2[21]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~62 ),
	.cin0(\Add2~77 ),
	.cin1(\Add2~77COUT1_184 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~80_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~82 ),
	.cout1(\Add2~82COUT1_186 ));
// synopsys translate_off
defparam \Add2~80 .cin0_used = "true";
defparam \Add2~80 .cin1_used = "true";
defparam \Add2~80 .cin_used = "true";
defparam \Add2~80 .lut_mask = "3c3f";
defparam \Add2~80 .operation_mode = "arithmetic";
defparam \Add2~80 .output_mode = "comb_only";
defparam \Add2~80 .register_cascade_mode = "off";
defparam \Add2~80 .sum_lutc_input = "cin";
defparam \Add2~80 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y10_N0
cyclone_lcell \cnt2[21] (
// Equation(s):
// \Equal2~5  = (!cnt2[24] & (!cnt2[23] & (!cnt2[21] & !cnt2[22])))
// cnt2[21] = DFFEAS(\Equal2~5 , GLOBAL(\sys_clk~combout ), VCC, , , \Add2~80_combout , , , VCC)

	.clk(\sys_clk~combout ),
	.dataa(cnt2[24]),
	.datab(cnt2[23]),
	.datac(\Add2~80_combout ),
	.datad(cnt2[22]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~5 ),
	.regout(cnt2[21]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \cnt2[21] .lut_mask = "0001";
defparam \cnt2[21] .operation_mode = "normal";
defparam \cnt2[21] .output_mode = "reg_and_comb";
defparam \cnt2[21] .register_cascade_mode = "off";
defparam \cnt2[21] .sum_lutc_input = "qfbk";
defparam \cnt2[21] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y10_N4
cyclone_lcell \Add2~85 (
// Equation(s):
// \Add2~85_combout  = (cnt2[22] $ ((!(!\Add2~62  & \Add2~82 ) # (\Add2~62  & \Add2~82COUT1_186 ))))
// \Add2~87  = CARRY(((cnt2[22] & !\Add2~82COUT1_186 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(cnt2[22]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~62 ),
	.cin0(\Add2~82 ),
	.cin1(\Add2~82COUT1_186 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~85_combout ),
	.regout(),
	.cout(\Add2~87 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add2~85 .cin0_used = "true";
defparam \Add2~85 .cin1_used = "true";
defparam \Add2~85 .cin_used = "true";
defparam \Add2~85 .lut_mask = "c30c";
defparam \Add2~85 .operation_mode = "arithmetic";
defparam \Add2~85 .output_mode = "comb_only";
defparam \Add2~85 .register_cascade_mode = "off";
defparam \Add2~85 .sum_lutc_input = "cin";
defparam \Add2~85 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y10_N8
cyclone_lcell \cnt2[22] (
// Equation(s):
// cnt2[22] = DFFEAS(GND, GLOBAL(\sys_clk~combout ), VCC, , , \Add2~85_combout , , , VCC)

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add2~85_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(cnt2[22]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \cnt2[22] .lut_mask = "0000";
defparam \cnt2[22] .operation_mode = "normal";
defparam \cnt2[22] .output_mode = "reg_only";
defparam \cnt2[22] .register_cascade_mode = "off";
defparam \cnt2[22] .sum_lutc_input = "datac";
defparam \cnt2[22] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y10_N9
cyclone_lcell \cnt2[24] (
// Equation(s):
// cnt2[24] = DFFEAS((((\Add2~95_combout ))), GLOBAL(\sys_clk~combout ), VCC, , , , , , )

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Add2~95_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(cnt2[24]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \cnt2[24] .lut_mask = "ff00";
defparam \cnt2[24] .operation_mode = "normal";
defparam \cnt2[24] .output_mode = "reg_only";
defparam \cnt2[24] .register_cascade_mode = "off";
defparam \cnt2[24] .sum_lutc_input = "datac";
defparam \cnt2[24] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y13_N0
cyclone_lcell \LessThan1~2 (
// Equation(s):
// \LessThan1~2_combout  = ((!num2[0] & (!num2[2] & !num2[1]))) # (!num2[3])

	.clk(gnd),
	.dataa(num2[0]),
	.datab(num2[3]),
	.datac(num2[2]),
	.datad(num2[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan1~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan1~2 .lut_mask = "3337";
defparam \LessThan1~2 .operation_mode = "normal";
defparam \LessThan1~2 .output_mode = "comb_only";
defparam \LessThan1~2 .register_cascade_mode = "off";
defparam \LessThan1~2 .sum_lutc_input = "datac";
defparam \LessThan1~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y12_N3
cyclone_lcell \LessThan1~1 (
// Equation(s):
// \LessThan1~1_combout  = (!num2[11] & (!num2[12] & (!num2[10] & !num2[9])))

	.clk(gnd),
	.dataa(num2[11]),
	.datab(num2[12]),
	.datac(num2[10]),
	.datad(num2[9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan1~1 .lut_mask = "0001";
defparam \LessThan1~1 .operation_mode = "normal";
defparam \LessThan1~1 .output_mode = "comb_only";
defparam \LessThan1~1 .register_cascade_mode = "off";
defparam \LessThan1~1 .sum_lutc_input = "datac";
defparam \LessThan1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y13_N1
cyclone_lcell \LessThan1~0 (
// Equation(s):
// \LessThan1~0_combout  = (!num2[7] & (!num2[6] & (!num2[5] & !num2[8])))

	.clk(gnd),
	.dataa(num2[7]),
	.datab(num2[6]),
	.datac(num2[5]),
	.datad(num2[8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan1~0 .lut_mask = "0001";
defparam \LessThan1~0 .operation_mode = "normal";
defparam \LessThan1~0 .output_mode = "comb_only";
defparam \LessThan1~0 .register_cascade_mode = "off";
defparam \LessThan1~0 .sum_lutc_input = "datac";
defparam \LessThan1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y9_N7
cyclone_lcell \LessThan1~3 (
// Equation(s):
// \LessThan1~3_combout  = (\LessThan1~1_combout  & (\LessThan1~0_combout  & ((\LessThan1~2_combout ) # (!num2[4]))))

	.clk(gnd),
	.dataa(num2[4]),
	.datab(\LessThan1~2_combout ),
	.datac(\LessThan1~1_combout ),
	.datad(\LessThan1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan1~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan1~3 .lut_mask = "d000";
defparam \LessThan1~3 .operation_mode = "normal";
defparam \LessThan1~3 .output_mode = "comb_only";
defparam \LessThan1~3 .register_cascade_mode = "off";
defparam \LessThan1~3 .sum_lutc_input = "datac";
defparam \LessThan1~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y9_N8
cyclone_lcell \LessThan1~4 (
// Equation(s):
// \LessThan1~4_combout  = (((\LessThan1~3_combout ) # (!num2[14])) # (!num2[13]))

	.clk(gnd),
	.dataa(vcc),
	.datab(num2[13]),
	.datac(num2[14]),
	.datad(\LessThan1~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan1~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan1~4 .lut_mask = "ff3f";
defparam \LessThan1~4 .operation_mode = "normal";
defparam \LessThan1~4 .output_mode = "comb_only";
defparam \LessThan1~4 .register_cascade_mode = "off";
defparam \LessThan1~4 .sum_lutc_input = "datac";
defparam \LessThan1~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y9_N9
cyclone_lcell \always3~3 (
// Equation(s):
// \always3~3_combout  = (\always3~2_combout  & (\always3~0_combout  & (\always5~2  & \LessThan1~4_combout )))

	.clk(gnd),
	.dataa(\always3~2_combout ),
	.datab(\always3~0_combout ),
	.datac(\always5~2 ),
	.datad(\LessThan1~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\always3~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \always3~3 .lut_mask = "8000";
defparam \always3~3 .operation_mode = "normal";
defparam \always3~3 .output_mode = "comb_only";
defparam \always3~3 .register_cascade_mode = "off";
defparam \always3~3 .sum_lutc_input = "datac";
defparam \always3~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y13_N2
cyclone_lcell \num2[0] (
// Equation(s):
// num2[0] = DFFEAS(((num2[0] $ (\always3~3_combout ))), GLOBAL(\sys_clk~combout ), VCC, , , , , , )

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(num2[0]),
	.datad(\always3~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(num2[0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \num2[0] .lut_mask = "0ff0";
defparam \num2[0] .operation_mode = "normal";
defparam \num2[0] .output_mode = "reg_only";
defparam \num2[0] .register_cascade_mode = "off";
defparam \num2[0] .sum_lutc_input = "datac";
defparam \num2[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y10_N3
cyclone_lcell \num3[1] (
// Equation(s):
// num3[1] = DFFEAS(num3[0] $ ((num3[1])), GLOBAL(\sys_clk~combout ), VCC, , \always5~7_combout , , , , )
// \num3[1]~1  = CARRY((num3[0] & (num3[1])))
// \num3[1]~1COUT1_72  = CARRY((num3[0] & (num3[1])))

	.clk(\sys_clk~combout ),
	.dataa(num3[0]),
	.datab(num3[1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always5~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(num3[1]),
	.cout(),
	.cout0(\num3[1]~1 ),
	.cout1(\num3[1]~1COUT1_72 ));
// synopsys translate_off
defparam \num3[1] .lut_mask = "6688";
defparam \num3[1] .operation_mode = "arithmetic";
defparam \num3[1] .output_mode = "reg_only";
defparam \num3[1] .register_cascade_mode = "off";
defparam \num3[1] .sum_lutc_input = "datac";
defparam \num3[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y10_N4
cyclone_lcell \num3[2] (
// Equation(s):
// num3[2] = DFFEAS((num3[2] $ ((\num3[1]~1 ))), GLOBAL(\sys_clk~combout ), VCC, , \always5~7_combout , , , , )
// \num3[2]~3  = CARRY(((!\num3[1]~1COUT1_72 ) # (!num3[2])))

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(num3[2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always5~7_combout ),
	.cin(gnd),
	.cin0(\num3[1]~1 ),
	.cin1(\num3[1]~1COUT1_72 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(num3[2]),
	.cout(\num3[2]~3 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \num3[2] .cin0_used = "true";
defparam \num3[2] .cin1_used = "true";
defparam \num3[2] .lut_mask = "3c3f";
defparam \num3[2] .operation_mode = "arithmetic";
defparam \num3[2] .output_mode = "reg_only";
defparam \num3[2] .register_cascade_mode = "off";
defparam \num3[2] .sum_lutc_input = "cin";
defparam \num3[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y10_N5
cyclone_lcell \num3[3] (
// Equation(s):
// num3[3] = DFFEAS((num3[3] $ ((!\num3[2]~3 ))), GLOBAL(\sys_clk~combout ), VCC, , \always5~7_combout , , , , )
// \num3[3]~5  = CARRY(((num3[3] & !\num3[2]~3 )))
// \num3[3]~5COUT1_74  = CARRY(((num3[3] & !\num3[2]~3 )))

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(num3[3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always5~7_combout ),
	.cin(\num3[2]~3 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(num3[3]),
	.cout(),
	.cout0(\num3[3]~5 ),
	.cout1(\num3[3]~5COUT1_74 ));
// synopsys translate_off
defparam \num3[3] .cin_used = "true";
defparam \num3[3] .lut_mask = "c30c";
defparam \num3[3] .operation_mode = "arithmetic";
defparam \num3[3] .output_mode = "reg_only";
defparam \num3[3] .register_cascade_mode = "off";
defparam \num3[3] .sum_lutc_input = "cin";
defparam \num3[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y10_N6
cyclone_lcell \num3[4] (
// Equation(s):
// num3[4] = DFFEAS(num3[4] $ (((((!\num3[2]~3  & \num3[3]~5 ) # (\num3[2]~3  & \num3[3]~5COUT1_74 ))))), GLOBAL(\sys_clk~combout ), VCC, , \always5~7_combout , , , , )
// \num3[4]~11  = CARRY(((!\num3[3]~5 )) # (!num3[4]))
// \num3[4]~11COUT1_76  = CARRY(((!\num3[3]~5COUT1_74 )) # (!num3[4]))

	.clk(\sys_clk~combout ),
	.dataa(num3[4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always5~7_combout ),
	.cin(\num3[2]~3 ),
	.cin0(\num3[3]~5 ),
	.cin1(\num3[3]~5COUT1_74 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(num3[4]),
	.cout(),
	.cout0(\num3[4]~11 ),
	.cout1(\num3[4]~11COUT1_76 ));
// synopsys translate_off
defparam \num3[4] .cin0_used = "true";
defparam \num3[4] .cin1_used = "true";
defparam \num3[4] .cin_used = "true";
defparam \num3[4] .lut_mask = "5a5f";
defparam \num3[4] .operation_mode = "arithmetic";
defparam \num3[4] .output_mode = "reg_only";
defparam \num3[4] .register_cascade_mode = "off";
defparam \num3[4] .sum_lutc_input = "cin";
defparam \num3[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y10_N7
cyclone_lcell \num3[5] (
// Equation(s):
// num3[5] = DFFEAS(num3[5] $ ((((!(!\num3[2]~3  & \num3[4]~11 ) # (\num3[2]~3  & \num3[4]~11COUT1_76 ))))), GLOBAL(\sys_clk~combout ), VCC, , \always5~7_combout , , , , )
// \num3[5]~13  = CARRY((num3[5] & ((!\num3[4]~11 ))))
// \num3[5]~13COUT1_78  = CARRY((num3[5] & ((!\num3[4]~11COUT1_76 ))))

	.clk(\sys_clk~combout ),
	.dataa(num3[5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always5~7_combout ),
	.cin(\num3[2]~3 ),
	.cin0(\num3[4]~11 ),
	.cin1(\num3[4]~11COUT1_76 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(num3[5]),
	.cout(),
	.cout0(\num3[5]~13 ),
	.cout1(\num3[5]~13COUT1_78 ));
// synopsys translate_off
defparam \num3[5] .cin0_used = "true";
defparam \num3[5] .cin1_used = "true";
defparam \num3[5] .cin_used = "true";
defparam \num3[5] .lut_mask = "a50a";
defparam \num3[5] .operation_mode = "arithmetic";
defparam \num3[5] .output_mode = "reg_only";
defparam \num3[5] .register_cascade_mode = "off";
defparam \num3[5] .sum_lutc_input = "cin";
defparam \num3[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y10_N8
cyclone_lcell \num3[6] (
// Equation(s):
// num3[6] = DFFEAS((num3[6] $ (((!\num3[2]~3  & \num3[5]~13 ) # (\num3[2]~3  & \num3[5]~13COUT1_78 )))), GLOBAL(\sys_clk~combout ), VCC, , \always5~7_combout , , , , )
// \num3[6]~15  = CARRY(((!\num3[5]~13 ) # (!num3[6])))
// \num3[6]~15COUT1_80  = CARRY(((!\num3[5]~13COUT1_78 ) # (!num3[6])))

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(num3[6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always5~7_combout ),
	.cin(\num3[2]~3 ),
	.cin0(\num3[5]~13 ),
	.cin1(\num3[5]~13COUT1_78 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(num3[6]),
	.cout(),
	.cout0(\num3[6]~15 ),
	.cout1(\num3[6]~15COUT1_80 ));
// synopsys translate_off
defparam \num3[6] .cin0_used = "true";
defparam \num3[6] .cin1_used = "true";
defparam \num3[6] .cin_used = "true";
defparam \num3[6] .lut_mask = "3c3f";
defparam \num3[6] .operation_mode = "arithmetic";
defparam \num3[6] .output_mode = "reg_only";
defparam \num3[6] .register_cascade_mode = "off";
defparam \num3[6] .sum_lutc_input = "cin";
defparam \num3[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y10_N9
cyclone_lcell \num3[7] (
// Equation(s):
// num3[7] = DFFEAS(num3[7] $ ((((!(!\num3[2]~3  & \num3[6]~15 ) # (\num3[2]~3  & \num3[6]~15COUT1_80 ))))), GLOBAL(\sys_clk~combout ), VCC, , \always5~7_combout , , , , )
// \num3[7]~17  = CARRY((num3[7] & ((!\num3[6]~15COUT1_80 ))))

	.clk(\sys_clk~combout ),
	.dataa(num3[7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always5~7_combout ),
	.cin(\num3[2]~3 ),
	.cin0(\num3[6]~15 ),
	.cin1(\num3[6]~15COUT1_80 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(num3[7]),
	.cout(\num3[7]~17 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \num3[7] .cin0_used = "true";
defparam \num3[7] .cin1_used = "true";
defparam \num3[7] .cin_used = "true";
defparam \num3[7] .lut_mask = "a50a";
defparam \num3[7] .operation_mode = "arithmetic";
defparam \num3[7] .output_mode = "reg_only";
defparam \num3[7] .register_cascade_mode = "off";
defparam \num3[7] .sum_lutc_input = "cin";
defparam \num3[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y9_N0
cyclone_lcell \num3[8] (
// Equation(s):
// num3[8] = DFFEAS((num3[8] $ ((\num3[7]~17 ))), GLOBAL(\sys_clk~combout ), VCC, , \always5~7_combout , , , , )
// \num3[8]~19  = CARRY(((!\num3[7]~17 ) # (!num3[8])))
// \num3[8]~19COUT1_82  = CARRY(((!\num3[7]~17 ) # (!num3[8])))

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(num3[8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always5~7_combout ),
	.cin(\num3[7]~17 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(num3[8]),
	.cout(),
	.cout0(\num3[8]~19 ),
	.cout1(\num3[8]~19COUT1_82 ));
// synopsys translate_off
defparam \num3[8] .cin_used = "true";
defparam \num3[8] .lut_mask = "3c3f";
defparam \num3[8] .operation_mode = "arithmetic";
defparam \num3[8] .output_mode = "reg_only";
defparam \num3[8] .register_cascade_mode = "off";
defparam \num3[8] .sum_lutc_input = "cin";
defparam \num3[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y9_N1
cyclone_lcell \num3[9] (
// Equation(s):
// num3[9] = DFFEAS(num3[9] $ ((((!(!\num3[7]~17  & \num3[8]~19 ) # (\num3[7]~17  & \num3[8]~19COUT1_82 ))))), GLOBAL(\sys_clk~combout ), VCC, , \always5~7_combout , , , , )
// \num3[9]~7  = CARRY((num3[9] & ((!\num3[8]~19 ))))
// \num3[9]~7COUT1_84  = CARRY((num3[9] & ((!\num3[8]~19COUT1_82 ))))

	.clk(\sys_clk~combout ),
	.dataa(num3[9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always5~7_combout ),
	.cin(\num3[7]~17 ),
	.cin0(\num3[8]~19 ),
	.cin1(\num3[8]~19COUT1_82 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(num3[9]),
	.cout(),
	.cout0(\num3[9]~7 ),
	.cout1(\num3[9]~7COUT1_84 ));
// synopsys translate_off
defparam \num3[9] .cin0_used = "true";
defparam \num3[9] .cin1_used = "true";
defparam \num3[9] .cin_used = "true";
defparam \num3[9] .lut_mask = "a50a";
defparam \num3[9] .operation_mode = "arithmetic";
defparam \num3[9] .output_mode = "reg_only";
defparam \num3[9] .register_cascade_mode = "off";
defparam \num3[9] .sum_lutc_input = "cin";
defparam \num3[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y9_N2
cyclone_lcell \num3[10] (
// Equation(s):
// num3[10] = DFFEAS(num3[10] $ (((((!\num3[7]~17  & \num3[9]~7 ) # (\num3[7]~17  & \num3[9]~7COUT1_84 ))))), GLOBAL(\sys_clk~combout ), VCC, , \always5~7_combout , , , , )
// \num3[10]~9  = CARRY(((!\num3[9]~7 )) # (!num3[10]))
// \num3[10]~9COUT1_86  = CARRY(((!\num3[9]~7COUT1_84 )) # (!num3[10]))

	.clk(\sys_clk~combout ),
	.dataa(num3[10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always5~7_combout ),
	.cin(\num3[7]~17 ),
	.cin0(\num3[9]~7 ),
	.cin1(\num3[9]~7COUT1_84 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(num3[10]),
	.cout(),
	.cout0(\num3[10]~9 ),
	.cout1(\num3[10]~9COUT1_86 ));
// synopsys translate_off
defparam \num3[10] .cin0_used = "true";
defparam \num3[10] .cin1_used = "true";
defparam \num3[10] .cin_used = "true";
defparam \num3[10] .lut_mask = "5a5f";
defparam \num3[10] .operation_mode = "arithmetic";
defparam \num3[10] .output_mode = "reg_only";
defparam \num3[10] .register_cascade_mode = "off";
defparam \num3[10] .sum_lutc_input = "cin";
defparam \num3[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y9_N3
cyclone_lcell \num3[11] (
// Equation(s):
// num3[11] = DFFEAS((num3[11] $ ((!(!\num3[7]~17  & \num3[10]~9 ) # (\num3[7]~17  & \num3[10]~9COUT1_86 )))), GLOBAL(\sys_clk~combout ), VCC, , \always5~7_combout , , , , )
// \num3[11]~21  = CARRY(((num3[11] & !\num3[10]~9 )))
// \num3[11]~21COUT1_88  = CARRY(((num3[11] & !\num3[10]~9COUT1_86 )))

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(num3[11]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always5~7_combout ),
	.cin(\num3[7]~17 ),
	.cin0(\num3[10]~9 ),
	.cin1(\num3[10]~9COUT1_86 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(num3[11]),
	.cout(),
	.cout0(\num3[11]~21 ),
	.cout1(\num3[11]~21COUT1_88 ));
// synopsys translate_off
defparam \num3[11] .cin0_used = "true";
defparam \num3[11] .cin1_used = "true";
defparam \num3[11] .cin_used = "true";
defparam \num3[11] .lut_mask = "c30c";
defparam \num3[11] .operation_mode = "arithmetic";
defparam \num3[11] .output_mode = "reg_only";
defparam \num3[11] .register_cascade_mode = "off";
defparam \num3[11] .sum_lutc_input = "cin";
defparam \num3[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y9_N4
cyclone_lcell \num3[12] (
// Equation(s):
// num3[12] = DFFEAS((num3[12] $ (((!\num3[7]~17  & \num3[11]~21 ) # (\num3[7]~17  & \num3[11]~21COUT1_88 )))), GLOBAL(\sys_clk~combout ), VCC, , \always5~7_combout , , , , )
// \num3[12]~23  = CARRY(((!\num3[11]~21COUT1_88 ) # (!num3[12])))

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(num3[12]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always5~7_combout ),
	.cin(\num3[7]~17 ),
	.cin0(\num3[11]~21 ),
	.cin1(\num3[11]~21COUT1_88 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(num3[12]),
	.cout(\num3[12]~23 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \num3[12] .cin0_used = "true";
defparam \num3[12] .cin1_used = "true";
defparam \num3[12] .cin_used = "true";
defparam \num3[12] .lut_mask = "3c3f";
defparam \num3[12] .operation_mode = "arithmetic";
defparam \num3[12] .output_mode = "reg_only";
defparam \num3[12] .register_cascade_mode = "off";
defparam \num3[12] .sum_lutc_input = "cin";
defparam \num3[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y9_N5
cyclone_lcell \num3[13] (
// Equation(s):
// num3[13] = DFFEAS((num3[13] $ ((!\num3[12]~23 ))), GLOBAL(\sys_clk~combout ), VCC, , \always5~7_combout , , , , )
// \num3[13]~25  = CARRY(((num3[13] & !\num3[12]~23 )))
// \num3[13]~25COUT1_90  = CARRY(((num3[13] & !\num3[12]~23 )))

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(num3[13]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always5~7_combout ),
	.cin(\num3[12]~23 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(num3[13]),
	.cout(),
	.cout0(\num3[13]~25 ),
	.cout1(\num3[13]~25COUT1_90 ));
// synopsys translate_off
defparam \num3[13] .cin_used = "true";
defparam \num3[13] .lut_mask = "c30c";
defparam \num3[13] .operation_mode = "arithmetic";
defparam \num3[13] .output_mode = "reg_only";
defparam \num3[13] .register_cascade_mode = "off";
defparam \num3[13] .sum_lutc_input = "cin";
defparam \num3[13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y9_N6
cyclone_lcell \num3[14] (
// Equation(s):
// num3[14] = DFFEAS(num3[14] $ (((((!\num3[12]~23  & \num3[13]~25 ) # (\num3[12]~23  & \num3[13]~25COUT1_90 ))))), GLOBAL(\sys_clk~combout ), VCC, , \always5~7_combout , , , , )
// \num3[14]~27  = CARRY(((!\num3[13]~25 )) # (!num3[14]))
// \num3[14]~27COUT1_92  = CARRY(((!\num3[13]~25COUT1_90 )) # (!num3[14]))

	.clk(\sys_clk~combout ),
	.dataa(num3[14]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always5~7_combout ),
	.cin(\num3[12]~23 ),
	.cin0(\num3[13]~25 ),
	.cin1(\num3[13]~25COUT1_90 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(num3[14]),
	.cout(),
	.cout0(\num3[14]~27 ),
	.cout1(\num3[14]~27COUT1_92 ));
// synopsys translate_off
defparam \num3[14] .cin0_used = "true";
defparam \num3[14] .cin1_used = "true";
defparam \num3[14] .cin_used = "true";
defparam \num3[14] .lut_mask = "5a5f";
defparam \num3[14] .operation_mode = "arithmetic";
defparam \num3[14] .output_mode = "reg_only";
defparam \num3[14] .register_cascade_mode = "off";
defparam \num3[14] .sum_lutc_input = "cin";
defparam \num3[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y9_N7
cyclone_lcell \num3[15] (
// Equation(s):
// num3[15] = DFFEAS(num3[15] $ ((((!(!\num3[12]~23  & \num3[14]~27 ) # (\num3[12]~23  & \num3[14]~27COUT1_92 ))))), GLOBAL(\sys_clk~combout ), VCC, , \always5~7_combout , , , , )
// \num3[15]~29  = CARRY((num3[15] & ((!\num3[14]~27 ))))
// \num3[15]~29COUT1_94  = CARRY((num3[15] & ((!\num3[14]~27COUT1_92 ))))

	.clk(\sys_clk~combout ),
	.dataa(num3[15]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always5~7_combout ),
	.cin(\num3[12]~23 ),
	.cin0(\num3[14]~27 ),
	.cin1(\num3[14]~27COUT1_92 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(num3[15]),
	.cout(),
	.cout0(\num3[15]~29 ),
	.cout1(\num3[15]~29COUT1_94 ));
// synopsys translate_off
defparam \num3[15] .cin0_used = "true";
defparam \num3[15] .cin1_used = "true";
defparam \num3[15] .cin_used = "true";
defparam \num3[15] .lut_mask = "a50a";
defparam \num3[15] .operation_mode = "arithmetic";
defparam \num3[15] .output_mode = "reg_only";
defparam \num3[15] .register_cascade_mode = "off";
defparam \num3[15] .sum_lutc_input = "cin";
defparam \num3[15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y9_N8
cyclone_lcell \num3[16] (
// Equation(s):
// num3[16] = DFFEAS((num3[16] $ (((!\num3[12]~23  & \num3[15]~29 ) # (\num3[12]~23  & \num3[15]~29COUT1_94 )))), GLOBAL(\sys_clk~combout ), VCC, , \always5~7_combout , , , , )
// \num3[16]~31  = CARRY(((!\num3[15]~29 ) # (!num3[16])))
// \num3[16]~31COUT1_96  = CARRY(((!\num3[15]~29COUT1_94 ) # (!num3[16])))

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(num3[16]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always5~7_combout ),
	.cin(\num3[12]~23 ),
	.cin0(\num3[15]~29 ),
	.cin1(\num3[15]~29COUT1_94 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(num3[16]),
	.cout(),
	.cout0(\num3[16]~31 ),
	.cout1(\num3[16]~31COUT1_96 ));
// synopsys translate_off
defparam \num3[16] .cin0_used = "true";
defparam \num3[16] .cin1_used = "true";
defparam \num3[16] .cin_used = "true";
defparam \num3[16] .lut_mask = "3c3f";
defparam \num3[16] .operation_mode = "arithmetic";
defparam \num3[16] .output_mode = "reg_only";
defparam \num3[16] .register_cascade_mode = "off";
defparam \num3[16] .sum_lutc_input = "cin";
defparam \num3[16] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y9_N9
cyclone_lcell \num3[17] (
// Equation(s):
// num3[17] = DFFEAS(num3[17] $ ((((!(!\num3[12]~23  & \num3[16]~31 ) # (\num3[12]~23  & \num3[16]~31COUT1_96 ))))), GLOBAL(\sys_clk~combout ), VCC, , \always5~7_combout , , , , )
// \num3[17]~33  = CARRY((num3[17] & ((!\num3[16]~31COUT1_96 ))))

	.clk(\sys_clk~combout ),
	.dataa(num3[17]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always5~7_combout ),
	.cin(\num3[12]~23 ),
	.cin0(\num3[16]~31 ),
	.cin1(\num3[16]~31COUT1_96 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(num3[17]),
	.cout(\num3[17]~33 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \num3[17] .cin0_used = "true";
defparam \num3[17] .cin1_used = "true";
defparam \num3[17] .cin_used = "true";
defparam \num3[17] .lut_mask = "a50a";
defparam \num3[17] .operation_mode = "arithmetic";
defparam \num3[17] .output_mode = "reg_only";
defparam \num3[17] .register_cascade_mode = "off";
defparam \num3[17] .sum_lutc_input = "cin";
defparam \num3[17] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N0
cyclone_lcell \always5~3 (
// Equation(s):
// \always5~3_combout  = (!num3[14] & (!num3[16] & (!num3[15] & !num3[17])))

	.clk(gnd),
	.dataa(num3[14]),
	.datab(num3[16]),
	.datac(num3[15]),
	.datad(num3[17]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\always5~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \always5~3 .lut_mask = "0001";
defparam \always5~3 .operation_mode = "normal";
defparam \always5~3 .output_mode = "comb_only";
defparam \always5~3 .register_cascade_mode = "off";
defparam \always5~3 .sum_lutc_input = "datac";
defparam \always5~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N0
cyclone_lcell \num3[18] (
// Equation(s):
// num3[18] = DFFEAS((num3[18] $ ((\num3[17]~33 ))), GLOBAL(\sys_clk~combout ), VCC, , \always5~7_combout , , , , )
// \num3[18]~35  = CARRY(((!\num3[17]~33 ) # (!num3[18])))
// \num3[18]~35COUT1_98  = CARRY(((!\num3[17]~33 ) # (!num3[18])))

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(num3[18]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always5~7_combout ),
	.cin(\num3[17]~33 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(num3[18]),
	.cout(),
	.cout0(\num3[18]~35 ),
	.cout1(\num3[18]~35COUT1_98 ));
// synopsys translate_off
defparam \num3[18] .cin_used = "true";
defparam \num3[18] .lut_mask = "3c3f";
defparam \num3[18] .operation_mode = "arithmetic";
defparam \num3[18] .output_mode = "reg_only";
defparam \num3[18] .register_cascade_mode = "off";
defparam \num3[18] .sum_lutc_input = "cin";
defparam \num3[18] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N1
cyclone_lcell \num3[19] (
// Equation(s):
// num3[19] = DFFEAS(num3[19] $ ((((!(!\num3[17]~33  & \num3[18]~35 ) # (\num3[17]~33  & \num3[18]~35COUT1_98 ))))), GLOBAL(\sys_clk~combout ), VCC, , \always5~7_combout , , , , )
// \num3[19]~37  = CARRY((num3[19] & ((!\num3[18]~35 ))))
// \num3[19]~37COUT1_100  = CARRY((num3[19] & ((!\num3[18]~35COUT1_98 ))))

	.clk(\sys_clk~combout ),
	.dataa(num3[19]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always5~7_combout ),
	.cin(\num3[17]~33 ),
	.cin0(\num3[18]~35 ),
	.cin1(\num3[18]~35COUT1_98 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(num3[19]),
	.cout(),
	.cout0(\num3[19]~37 ),
	.cout1(\num3[19]~37COUT1_100 ));
// synopsys translate_off
defparam \num3[19] .cin0_used = "true";
defparam \num3[19] .cin1_used = "true";
defparam \num3[19] .cin_used = "true";
defparam \num3[19] .lut_mask = "a50a";
defparam \num3[19] .operation_mode = "arithmetic";
defparam \num3[19] .output_mode = "reg_only";
defparam \num3[19] .register_cascade_mode = "off";
defparam \num3[19] .sum_lutc_input = "cin";
defparam \num3[19] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N2
cyclone_lcell \num3[20] (
// Equation(s):
// num3[20] = DFFEAS(num3[20] $ (((((!\num3[17]~33  & \num3[19]~37 ) # (\num3[17]~33  & \num3[19]~37COUT1_100 ))))), GLOBAL(\sys_clk~combout ), VCC, , \always5~7_combout , , , , )
// \num3[20]~39  = CARRY(((!\num3[19]~37 )) # (!num3[20]))
// \num3[20]~39COUT1_102  = CARRY(((!\num3[19]~37COUT1_100 )) # (!num3[20]))

	.clk(\sys_clk~combout ),
	.dataa(num3[20]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always5~7_combout ),
	.cin(\num3[17]~33 ),
	.cin0(\num3[19]~37 ),
	.cin1(\num3[19]~37COUT1_100 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(num3[20]),
	.cout(),
	.cout0(\num3[20]~39 ),
	.cout1(\num3[20]~39COUT1_102 ));
// synopsys translate_off
defparam \num3[20] .cin0_used = "true";
defparam \num3[20] .cin1_used = "true";
defparam \num3[20] .cin_used = "true";
defparam \num3[20] .lut_mask = "5a5f";
defparam \num3[20] .operation_mode = "arithmetic";
defparam \num3[20] .output_mode = "reg_only";
defparam \num3[20] .register_cascade_mode = "off";
defparam \num3[20] .sum_lutc_input = "cin";
defparam \num3[20] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N3
cyclone_lcell \num3[21] (
// Equation(s):
// num3[21] = DFFEAS((num3[21] $ ((!(!\num3[17]~33  & \num3[20]~39 ) # (\num3[17]~33  & \num3[20]~39COUT1_102 )))), GLOBAL(\sys_clk~combout ), VCC, , \always5~7_combout , , , , )
// \num3[21]~41  = CARRY(((num3[21] & !\num3[20]~39 )))
// \num3[21]~41COUT1_104  = CARRY(((num3[21] & !\num3[20]~39COUT1_102 )))

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(num3[21]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always5~7_combout ),
	.cin(\num3[17]~33 ),
	.cin0(\num3[20]~39 ),
	.cin1(\num3[20]~39COUT1_102 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(num3[21]),
	.cout(),
	.cout0(\num3[21]~41 ),
	.cout1(\num3[21]~41COUT1_104 ));
// synopsys translate_off
defparam \num3[21] .cin0_used = "true";
defparam \num3[21] .cin1_used = "true";
defparam \num3[21] .cin_used = "true";
defparam \num3[21] .lut_mask = "c30c";
defparam \num3[21] .operation_mode = "arithmetic";
defparam \num3[21] .output_mode = "reg_only";
defparam \num3[21] .register_cascade_mode = "off";
defparam \num3[21] .sum_lutc_input = "cin";
defparam \num3[21] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N4
cyclone_lcell \num3[22] (
// Equation(s):
// num3[22] = DFFEAS((num3[22] $ (((!\num3[17]~33  & \num3[21]~41 ) # (\num3[17]~33  & \num3[21]~41COUT1_104 )))), GLOBAL(\sys_clk~combout ), VCC, , \always5~7_combout , , , , )
// \num3[22]~43  = CARRY(((!\num3[21]~41COUT1_104 ) # (!num3[22])))

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(num3[22]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always5~7_combout ),
	.cin(\num3[17]~33 ),
	.cin0(\num3[21]~41 ),
	.cin1(\num3[21]~41COUT1_104 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(num3[22]),
	.cout(\num3[22]~43 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \num3[22] .cin0_used = "true";
defparam \num3[22] .cin1_used = "true";
defparam \num3[22] .cin_used = "true";
defparam \num3[22] .lut_mask = "3c3f";
defparam \num3[22] .operation_mode = "arithmetic";
defparam \num3[22] .output_mode = "reg_only";
defparam \num3[22] .register_cascade_mode = "off";
defparam \num3[22] .sum_lutc_input = "cin";
defparam \num3[22] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N5
cyclone_lcell \num3[23] (
// Equation(s):
// num3[23] = DFFEAS((num3[23] $ ((!\num3[22]~43 ))), GLOBAL(\sys_clk~combout ), VCC, , \always5~7_combout , , , , )
// \num3[23]~45  = CARRY(((num3[23] & !\num3[22]~43 )))
// \num3[23]~45COUT1_106  = CARRY(((num3[23] & !\num3[22]~43 )))

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(num3[23]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always5~7_combout ),
	.cin(\num3[22]~43 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(num3[23]),
	.cout(),
	.cout0(\num3[23]~45 ),
	.cout1(\num3[23]~45COUT1_106 ));
// synopsys translate_off
defparam \num3[23] .cin_used = "true";
defparam \num3[23] .lut_mask = "c30c";
defparam \num3[23] .operation_mode = "arithmetic";
defparam \num3[23] .output_mode = "reg_only";
defparam \num3[23] .register_cascade_mode = "off";
defparam \num3[23] .sum_lutc_input = "cin";
defparam \num3[23] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N6
cyclone_lcell \num3[24] (
// Equation(s):
// num3[24] = DFFEAS(num3[24] $ (((((!\num3[22]~43  & \num3[23]~45 ) # (\num3[22]~43  & \num3[23]~45COUT1_106 ))))), GLOBAL(\sys_clk~combout ), VCC, , \always5~7_combout , , , , )
// \num3[24]~47  = CARRY(((!\num3[23]~45 )) # (!num3[24]))
// \num3[24]~47COUT1_108  = CARRY(((!\num3[23]~45COUT1_106 )) # (!num3[24]))

	.clk(\sys_clk~combout ),
	.dataa(num3[24]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always5~7_combout ),
	.cin(\num3[22]~43 ),
	.cin0(\num3[23]~45 ),
	.cin1(\num3[23]~45COUT1_106 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(num3[24]),
	.cout(),
	.cout0(\num3[24]~47 ),
	.cout1(\num3[24]~47COUT1_108 ));
// synopsys translate_off
defparam \num3[24] .cin0_used = "true";
defparam \num3[24] .cin1_used = "true";
defparam \num3[24] .cin_used = "true";
defparam \num3[24] .lut_mask = "5a5f";
defparam \num3[24] .operation_mode = "arithmetic";
defparam \num3[24] .output_mode = "reg_only";
defparam \num3[24] .register_cascade_mode = "off";
defparam \num3[24] .sum_lutc_input = "cin";
defparam \num3[24] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N7
cyclone_lcell \num3[25] (
// Equation(s):
// num3[25] = DFFEAS(num3[25] $ ((((!(!\num3[22]~43  & \num3[24]~47 ) # (\num3[22]~43  & \num3[24]~47COUT1_108 ))))), GLOBAL(\sys_clk~combout ), VCC, , \always5~7_combout , , , , )

	.clk(\sys_clk~combout ),
	.dataa(num3[25]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always5~7_combout ),
	.cin(\num3[22]~43 ),
	.cin0(\num3[24]~47 ),
	.cin1(\num3[24]~47COUT1_108 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(num3[25]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \num3[25] .cin0_used = "true";
defparam \num3[25] .cin1_used = "true";
defparam \num3[25] .cin_used = "true";
defparam \num3[25] .lut_mask = "a5a5";
defparam \num3[25] .operation_mode = "normal";
defparam \num3[25] .output_mode = "reg_only";
defparam \num3[25] .register_cascade_mode = "off";
defparam \num3[25] .sum_lutc_input = "cin";
defparam \num3[25] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N8
cyclone_lcell \always5~4 (
// Equation(s):
// \always5~4_combout  = (!num3[19] & (!num3[21] & (!num3[20] & !num3[18])))

	.clk(gnd),
	.dataa(num3[19]),
	.datab(num3[21]),
	.datac(num3[20]),
	.datad(num3[18]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\always5~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \always5~4 .lut_mask = "0001";
defparam \always5~4 .operation_mode = "normal";
defparam \always5~4 .output_mode = "comb_only";
defparam \always5~4 .register_cascade_mode = "off";
defparam \always5~4 .sum_lutc_input = "datac";
defparam \always5~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N9
cyclone_lcell \always5~5 (
// Equation(s):
// \always5~5_combout  = (((!num3[22] & !num3[23])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(num3[22]),
	.datad(num3[23]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\always5~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \always5~5 .lut_mask = "000f";
defparam \always5~5 .operation_mode = "normal";
defparam \always5~5 .output_mode = "comb_only";
defparam \always5~5 .register_cascade_mode = "off";
defparam \always5~5 .sum_lutc_input = "datac";
defparam \always5~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y8_N9
cyclone_lcell \always5~6 (
// Equation(s):
// \always5~6_combout  = (!num3[24] & (!num3[25] & (\always5~4_combout  & \always5~5_combout )))

	.clk(gnd),
	.dataa(num3[24]),
	.datab(num3[25]),
	.datac(\always5~4_combout ),
	.datad(\always5~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\always5~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \always5~6 .lut_mask = "1000";
defparam \always5~6 .operation_mode = "normal";
defparam \always5~6 .output_mode = "comb_only";
defparam \always5~6 .register_cascade_mode = "off";
defparam \always5~6 .sum_lutc_input = "datac";
defparam \always5~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N9
cyclone_lcell \LessThan2~3 (
// Equation(s):
// \LessThan2~3_combout  = ((!num3[9] & (!num3[10] & !num3[8]))) # (!num3[11])

	.clk(gnd),
	.dataa(num3[11]),
	.datab(num3[9]),
	.datac(num3[10]),
	.datad(num3[8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan2~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan2~3 .lut_mask = "5557";
defparam \LessThan2~3 .operation_mode = "normal";
defparam \LessThan2~3 .output_mode = "comb_only";
defparam \LessThan2~3 .register_cascade_mode = "off";
defparam \LessThan2~3 .sum_lutc_input = "datac";
defparam \LessThan2~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N7
cyclone_lcell \LessThan2~1 (
// Equation(s):
// \LessThan2~1_combout  = (!num3[9] & (!num3[10] & (!num3[5] & !num3[4])))

	.clk(gnd),
	.dataa(num3[9]),
	.datab(num3[10]),
	.datac(num3[5]),
	.datad(num3[4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan2~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan2~1 .lut_mask = "0001";
defparam \LessThan2~1 .operation_mode = "normal";
defparam \LessThan2~1 .output_mode = "comb_only";
defparam \LessThan2~1 .register_cascade_mode = "off";
defparam \LessThan2~1 .sum_lutc_input = "datac";
defparam \LessThan2~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N2
cyclone_lcell \LessThan2~0 (
// Equation(s):
// \LessThan2~0_combout  = ((!num3[0] & (!num3[2] & !num3[1]))) # (!num3[3])

	.clk(gnd),
	.dataa(num3[0]),
	.datab(num3[2]),
	.datac(num3[3]),
	.datad(num3[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan2~0 .lut_mask = "0f1f";
defparam \LessThan2~0 .operation_mode = "normal";
defparam \LessThan2~0 .output_mode = "comb_only";
defparam \LessThan2~0 .register_cascade_mode = "off";
defparam \LessThan2~0 .sum_lutc_input = "datac";
defparam \LessThan2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N3
cyclone_lcell \LessThan2~2 (
// Equation(s):
// \LessThan2~2_combout  = (!num3[7] & (!num3[6] & (\LessThan2~1_combout  & \LessThan2~0_combout )))

	.clk(gnd),
	.dataa(num3[7]),
	.datab(num3[6]),
	.datac(\LessThan2~1_combout ),
	.datad(\LessThan2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan2~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan2~2 .lut_mask = "1000";
defparam \LessThan2~2 .operation_mode = "normal";
defparam \LessThan2~2 .output_mode = "comb_only";
defparam \LessThan2~2 .register_cascade_mode = "off";
defparam \LessThan2~2 .sum_lutc_input = "datac";
defparam \LessThan2~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N4
cyclone_lcell \LessThan2~4 (
// Equation(s):
// \LessThan2~4_combout  = (((\LessThan2~3_combout ) # (\LessThan2~2_combout )) # (!num3[13])) # (!num3[12])

	.clk(gnd),
	.dataa(num3[12]),
	.datab(num3[13]),
	.datac(\LessThan2~3_combout ),
	.datad(\LessThan2~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan2~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan2~4 .lut_mask = "fff7";
defparam \LessThan2~4 .operation_mode = "normal";
defparam \LessThan2~4 .output_mode = "comb_only";
defparam \LessThan2~4 .register_cascade_mode = "off";
defparam \LessThan2~4 .sum_lutc_input = "datac";
defparam \LessThan2~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y9_N3
cyclone_lcell \always5~7 (
// Equation(s):
// \always5~7_combout  = (\always5~3_combout  & (\always5~6_combout  & (\LessThan2~4_combout  & \always5~2 )))

	.clk(gnd),
	.dataa(\always5~3_combout ),
	.datab(\always5~6_combout ),
	.datac(\LessThan2~4_combout ),
	.datad(\always5~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\always5~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \always5~7 .lut_mask = "8000";
defparam \always5~7 .operation_mode = "normal";
defparam \always5~7 .output_mode = "comb_only";
defparam \always5~7 .register_cascade_mode = "off";
defparam \always5~7 .sum_lutc_input = "datac";
defparam \always5~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N8
cyclone_lcell \num3[0] (
// Equation(s):
// num3[0] = DFFEAS((num3[0] $ ((\always5~7_combout ))), GLOBAL(\sys_clk~combout ), VCC, , , , , , )

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(num3[0]),
	.datac(\always5~7_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(num3[0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \num3[0] .lut_mask = "3c3c";
defparam \num3[0] .operation_mode = "normal";
defparam \num3[0] .output_mode = "reg_only";
defparam \num3[0] .register_cascade_mode = "off";
defparam \num3[0] .sum_lutc_input = "datac";
defparam \num3[0] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_50,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \DIR[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(DIR[0]));
// synopsys translate_off
defparam \DIR[0]~I .input_async_reset = "none";
defparam \DIR[0]~I .input_power_up = "low";
defparam \DIR[0]~I .input_register_mode = "none";
defparam \DIR[0]~I .input_sync_reset = "none";
defparam \DIR[0]~I .oe_async_reset = "none";
defparam \DIR[0]~I .oe_power_up = "low";
defparam \DIR[0]~I .oe_register_mode = "none";
defparam \DIR[0]~I .oe_sync_reset = "none";
defparam \DIR[0]~I .operation_mode = "output";
defparam \DIR[0]~I .output_async_reset = "none";
defparam \DIR[0]~I .output_power_up = "low";
defparam \DIR[0]~I .output_register_mode = "none";
defparam \DIR[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_49,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \DIR[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(DIR[1]));
// synopsys translate_off
defparam \DIR[1]~I .input_async_reset = "none";
defparam \DIR[1]~I .input_power_up = "low";
defparam \DIR[1]~I .input_register_mode = "none";
defparam \DIR[1]~I .input_sync_reset = "none";
defparam \DIR[1]~I .oe_async_reset = "none";
defparam \DIR[1]~I .oe_power_up = "low";
defparam \DIR[1]~I .oe_register_mode = "none";
defparam \DIR[1]~I .oe_sync_reset = "none";
defparam \DIR[1]~I .operation_mode = "output";
defparam \DIR[1]~I .output_async_reset = "none";
defparam \DIR[1]~I .output_power_up = "low";
defparam \DIR[1]~I .output_register_mode = "none";
defparam \DIR[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_55,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \DIR[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(DIR[2]));
// synopsys translate_off
defparam \DIR[2]~I .input_async_reset = "none";
defparam \DIR[2]~I .input_power_up = "low";
defparam \DIR[2]~I .input_register_mode = "none";
defparam \DIR[2]~I .input_sync_reset = "none";
defparam \DIR[2]~I .oe_async_reset = "none";
defparam \DIR[2]~I .oe_power_up = "low";
defparam \DIR[2]~I .oe_register_mode = "none";
defparam \DIR[2]~I .oe_sync_reset = "none";
defparam \DIR[2]~I .operation_mode = "output";
defparam \DIR[2]~I .output_async_reset = "none";
defparam \DIR[2]~I .output_power_up = "low";
defparam \DIR[2]~I .output_register_mode = "none";
defparam \DIR[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_54,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \DIR[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(DIR[3]));
// synopsys translate_off
defparam \DIR[3]~I .input_async_reset = "none";
defparam \DIR[3]~I .input_power_up = "low";
defparam \DIR[3]~I .input_register_mode = "none";
defparam \DIR[3]~I .input_sync_reset = "none";
defparam \DIR[3]~I .oe_async_reset = "none";
defparam \DIR[3]~I .oe_power_up = "low";
defparam \DIR[3]~I .oe_register_mode = "none";
defparam \DIR[3]~I .oe_sync_reset = "none";
defparam \DIR[3]~I .operation_mode = "output";
defparam \DIR[3]~I .output_async_reset = "none";
defparam \DIR[3]~I .output_power_up = "low";
defparam \DIR[3]~I .output_register_mode = "none";
defparam \DIR[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_69,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \DIR[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(DIR[4]));
// synopsys translate_off
defparam \DIR[4]~I .input_async_reset = "none";
defparam \DIR[4]~I .input_power_up = "low";
defparam \DIR[4]~I .input_register_mode = "none";
defparam \DIR[4]~I .input_sync_reset = "none";
defparam \DIR[4]~I .oe_async_reset = "none";
defparam \DIR[4]~I .oe_power_up = "low";
defparam \DIR[4]~I .oe_register_mode = "none";
defparam \DIR[4]~I .oe_sync_reset = "none";
defparam \DIR[4]~I .operation_mode = "output";
defparam \DIR[4]~I .output_async_reset = "none";
defparam \DIR[4]~I .output_power_up = "low";
defparam \DIR[4]~I .output_register_mode = "none";
defparam \DIR[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_68,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \DIR[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(DIR[5]));
// synopsys translate_off
defparam \DIR[5]~I .input_async_reset = "none";
defparam \DIR[5]~I .input_power_up = "low";
defparam \DIR[5]~I .input_register_mode = "none";
defparam \DIR[5]~I .input_sync_reset = "none";
defparam \DIR[5]~I .oe_async_reset = "none";
defparam \DIR[5]~I .oe_power_up = "low";
defparam \DIR[5]~I .oe_register_mode = "none";
defparam \DIR[5]~I .oe_sync_reset = "none";
defparam \DIR[5]~I .operation_mode = "output";
defparam \DIR[5]~I .output_async_reset = "none";
defparam \DIR[5]~I .output_power_up = "low";
defparam \DIR[5]~I .output_register_mode = "none";
defparam \DIR[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_84,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \pwm[0]~I (
	.datain(num1[0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(pwm[0]));
// synopsys translate_off
defparam \pwm[0]~I .input_async_reset = "none";
defparam \pwm[0]~I .input_power_up = "low";
defparam \pwm[0]~I .input_register_mode = "none";
defparam \pwm[0]~I .input_sync_reset = "none";
defparam \pwm[0]~I .oe_async_reset = "none";
defparam \pwm[0]~I .oe_power_up = "low";
defparam \pwm[0]~I .oe_register_mode = "none";
defparam \pwm[0]~I .oe_sync_reset = "none";
defparam \pwm[0]~I .operation_mode = "output";
defparam \pwm[0]~I .output_async_reset = "none";
defparam \pwm[0]~I .output_power_up = "low";
defparam \pwm[0]~I .output_register_mode = "none";
defparam \pwm[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_53,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \pwm[1]~I (
	.datain(num2[0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(pwm[1]));
// synopsys translate_off
defparam \pwm[1]~I .input_async_reset = "none";
defparam \pwm[1]~I .input_power_up = "low";
defparam \pwm[1]~I .input_register_mode = "none";
defparam \pwm[1]~I .input_sync_reset = "none";
defparam \pwm[1]~I .oe_async_reset = "none";
defparam \pwm[1]~I .oe_power_up = "low";
defparam \pwm[1]~I .oe_register_mode = "none";
defparam \pwm[1]~I .oe_sync_reset = "none";
defparam \pwm[1]~I .operation_mode = "output";
defparam \pwm[1]~I .output_async_reset = "none";
defparam \pwm[1]~I .output_power_up = "low";
defparam \pwm[1]~I .output_register_mode = "none";
defparam \pwm[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_90,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \pwm[2]~I (
	.datain(num3[0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(pwm[2]));
// synopsys translate_off
defparam \pwm[2]~I .input_async_reset = "none";
defparam \pwm[2]~I .input_power_up = "low";
defparam \pwm[2]~I .input_register_mode = "none";
defparam \pwm[2]~I .input_sync_reset = "none";
defparam \pwm[2]~I .oe_async_reset = "none";
defparam \pwm[2]~I .oe_power_up = "low";
defparam \pwm[2]~I .oe_register_mode = "none";
defparam \pwm[2]~I .oe_sync_reset = "none";
defparam \pwm[2]~I .operation_mode = "output";
defparam \pwm[2]~I .output_async_reset = "none";
defparam \pwm[2]~I .output_power_up = "low";
defparam \pwm[2]~I .output_register_mode = "none";
defparam \pwm[2]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
