{
  "module_name": "bma400.h",
  "hash_id": "581bfda75e789fed6c692146328504144f2f378959395a25985a6c085faab503",
  "original_prompt": "Ingested from linux-6.6.14/drivers/iio/accel/bma400.h",
  "human_readable_source": " \n \n\n#ifndef _BMA400_H_\n#define _BMA400_H_\n\n#include <linux/bits.h>\n#include <linux/regmap.h>\n\n \n\n \n#define BMA400_CHIP_ID_REG          0x00\n#define BMA400_ERR_REG              0x02\n#define BMA400_STATUS_REG           0x03\n\n \n#define BMA400_X_AXIS_LSB_REG       0x04\n#define BMA400_X_AXIS_MSB_REG       0x05\n#define BMA400_Y_AXIS_LSB_REG       0x06\n#define BMA400_Y_AXIS_MSB_REG       0x07\n#define BMA400_Z_AXIS_LSB_REG       0x08\n#define BMA400_Z_AXIS_MSB_REG       0x09\n\n \n#define BMA400_SENSOR_TIME0         0x0a\n#define BMA400_SENSOR_TIME1         0x0b\n#define BMA400_SENSOR_TIME2         0x0c\n\n \n#define BMA400_EVENT_REG            0x0d\n#define BMA400_INT_STAT0_REG        0x0e\n#define BMA400_INT_STAT1_REG        0x0f\n#define BMA400_INT_STAT2_REG        0x10\n#define BMA400_INT12_MAP_REG        0x23\n#define BMA400_INT_ENG_OVRUN_MSK    BIT(4)\n\n \n#define BMA400_TEMP_DATA_REG        0x11\n\n \n#define BMA400_FIFO_LENGTH0_REG     0x12\n#define BMA400_FIFO_LENGTH1_REG     0x13\n#define BMA400_FIFO_DATA_REG        0x14\n\n \n#define BMA400_STEP_CNT0_REG        0x15\n#define BMA400_STEP_CNT1_REG        0x16\n#define BMA400_STEP_CNT3_REG        0x17\n#define BMA400_STEP_STAT_REG        0x18\n#define BMA400_STEP_INT_MSK         BIT(0)\n#define BMA400_STEP_RAW_LEN         0x03\n#define BMA400_STEP_STAT_MASK       GENMASK(9, 8)\n\n \n#define BMA400_ACC_CONFIG0_REG      0x19\n#define BMA400_ACC_CONFIG1_REG      0x1a\n#define BMA400_ACC_CONFIG2_REG      0x1b\n#define BMA400_CMD_REG              0x7e\n\n \n#define BMA400_INT_CONFIG0_REG\t    0x1f\n#define BMA400_INT_CONFIG1_REG\t    0x20\n#define BMA400_INT1_MAP_REG\t    0x21\n#define BMA400_INT_IO_CTRL_REG\t    0x24\n#define BMA400_INT_DRDY_MSK\t    BIT(7)\n\n \n#define BMA400_ID_REG_VAL           0x90\n\n#define BMA400_LP_OSR_SHIFT         5\n#define BMA400_NP_OSR_SHIFT         4\n#define BMA400_SCALE_SHIFT          6\n\n#define BMA400_TWO_BITS_MASK        GENMASK(1, 0)\n#define BMA400_LP_OSR_MASK          GENMASK(6, 5)\n#define BMA400_NP_OSR_MASK          GENMASK(5, 4)\n#define BMA400_ACC_ODR_MASK         GENMASK(3, 0)\n#define BMA400_ACC_SCALE_MASK       GENMASK(7, 6)\n\n#define BMA400_ACC_ODR_MIN_RAW      0x05\n#define BMA400_ACC_ODR_LP_RAW       0x06\n#define BMA400_ACC_ODR_MAX_RAW      0x0b\n\n#define BMA400_ACC_ODR_MAX_HZ       800\n#define BMA400_ACC_ODR_MIN_WHOLE_HZ 25\n#define BMA400_ACC_ODR_MIN_HZ       12\n\n \n#define BMA400_GEN1INT_CONFIG0      0x3f\n#define BMA400_GEN2INT_CONFIG0      0x4A\n#define BMA400_GEN_CONFIG1_OFF      0x01\n#define BMA400_GEN_CONFIG2_OFF      0x02\n#define BMA400_GEN_CONFIG3_OFF      0x03\n#define BMA400_GEN_CONFIG31_OFF     0x04\n#define BMA400_INT_GEN1_MSK         BIT(2)\n#define BMA400_INT_GEN2_MSK         BIT(3)\n#define BMA400_GEN_HYST_MSK         GENMASK(1, 0)\n\n \n#define BMA400_TAP_CONFIG           0x57\n#define BMA400_TAP_CONFIG1          0x58\n#define BMA400_S_TAP_MSK            BIT(2)\n#define BMA400_D_TAP_MSK            BIT(3)\n#define BMA400_INT_S_TAP_MSK        BIT(10)\n#define BMA400_INT_D_TAP_MSK        BIT(11)\n#define BMA400_TAP_SEN_MSK          GENMASK(2, 0)\n#define BMA400_TAP_TICSTH_MSK       GENMASK(1, 0)\n#define BMA400_TAP_QUIET_MSK        GENMASK(3, 2)\n#define BMA400_TAP_QUIETDT_MSK      GENMASK(5, 4)\n#define BMA400_TAP_TIM_LIST_LEN     4\n\n \n#define BMA400_SCALE_MIN            9577\n#define BMA400_SCALE_MAX            76617\n\nextern const struct regmap_config bma400_regmap_config;\n\nint bma400_probe(struct device *dev, struct regmap *regmap, int irq,\n\t\t const char *name);\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}