C:\Users\ADG\source\repos\SystemVerilogDV\SystemVerilogDV\bin\Release\SystemVerilogDV.exe.config
C:\Users\ADG\source\repos\SystemVerilogDV\SystemVerilogDV\bin\Release\SystemVerilogDV.exe
C:\Users\ADG\source\repos\SystemVerilogDV\SystemVerilogDV\bin\Release\SystemVerilogDV.pdb
C:\Users\ADG\source\repos\SystemVerilogDV\SystemVerilogDV\obj\Release\FormalPropertyVerification.baml
C:\Users\ADG\source\repos\SystemVerilogDV\SystemVerilogDV\obj\Release\FPGAVivadoDesignSuite.baml
C:\Users\ADG\source\repos\SystemVerilogDV\SystemVerilogDV\obj\Release\Hardware Emulation.baml
C:\Users\ADG\source\repos\SystemVerilogDV\SystemVerilogDV\obj\Release\MainWindow.baml
C:\Users\ADG\source\repos\SystemVerilogDV\SystemVerilogDV\obj\Release\System Level Modeling.baml
C:\Users\ADG\source\repos\SystemVerilogDV\SystemVerilogDV\obj\Release\SystemVerilogAssertions.baml
C:\Users\ADG\source\repos\SystemVerilogDV\SystemVerilogDV\obj\Release\XilinxTrainingCertificate.baml
C:\Users\ADG\source\repos\SystemVerilogDV\SystemVerilogDV\obj\Release\FormalPropertyVerification.g.cs
C:\Users\ADG\source\repos\SystemVerilogDV\SystemVerilogDV\obj\Release\FPGAVivadoDesignSuite.g.cs
C:\Users\ADG\source\repos\SystemVerilogDV\SystemVerilogDV\obj\Release\Hardware Emulation.g.cs
C:\Users\ADG\source\repos\SystemVerilogDV\SystemVerilogDV\obj\Release\MainWindow.g.cs
C:\Users\ADG\source\repos\SystemVerilogDV\SystemVerilogDV\obj\Release\System Level Modeling.g.cs
C:\Users\ADG\source\repos\SystemVerilogDV\SystemVerilogDV\obj\Release\SystemVerilogAssertions.g.cs
C:\Users\ADG\source\repos\SystemVerilogDV\SystemVerilogDV\obj\Release\XilinxTrainingCertificate.g.cs
C:\Users\ADG\source\repos\SystemVerilogDV\SystemVerilogDV\obj\Release\App.g.cs
C:\Users\ADG\source\repos\SystemVerilogDV\SystemVerilogDV\obj\Release\SystemVerilogDV_MarkupCompile.cache
C:\Users\ADG\source\repos\SystemVerilogDV\SystemVerilogDV\obj\Release\SystemVerilogDV_MarkupCompile.lref
C:\Users\ADG\source\repos\SystemVerilogDV\SystemVerilogDV\obj\Release\SystemVerilogDV.g.resources
C:\Users\ADG\source\repos\SystemVerilogDV\SystemVerilogDV\obj\Release\SystemVerilogDV.Properties.Resources.resources
C:\Users\ADG\source\repos\SystemVerilogDV\SystemVerilogDV\obj\Release\SystemVerilog.csproj.GenerateResource.cache
C:\Users\ADG\source\repos\SystemVerilogDV\SystemVerilogDV\obj\Release\SystemVerilog.csproj.CoreCompileInputs.cache
C:\Users\ADG\source\repos\SystemVerilogDV\SystemVerilogDV\obj\Release\SystemVerilogDV.exe
C:\Users\ADG\source\repos\SystemVerilogDV\SystemVerilogDV\obj\Release\SystemVerilogDV.pdb
