============================================================
   Tang Dynasty, V5.6.119222
      Copyright (c) 2012-2024 Anlogic Inc.
   Executable = D:/Anlogic/TD_5.6.5_Release_119.222/bin/td.exe
   Built at =   17:28:21 May 30 2024
   Run by =     admin
   Run Date =   Sun Mar  9 12:49:55 2025

   Run on =     GYT
============================================================
RUN-1002 : start command "open_project Cortex_M0.prj -phy"
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/Cortex_M0_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.119222.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.119222 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/Cortex_M0_gate.db" in  1.291898s wall, 0.421875s user + 0.031250s system = 0.453125s CPU (35.1%)

RUN-1004 : used memory is 269 MB, reserved memory is 255 MB, peak memory is 281 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD_5.6.5_Release_119.222/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    new     |       new        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4024 : Net "clk_dup_4" drives clk pins.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4024 : Net "keyboard_Interface/u_keyboard_scan/scan_clk" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_4 as clock net
SYN-4025 : Tag rtl::Net keyboard_Interface/u_keyboard_scan/scan_clk as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net SWCLK_dup_1 to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net keyboard_Interface/u_keyboard_scan/scan_clk to drive 24 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 7814 instances
RUN-0007 : 5509 luts, 2091 seqs, 51 mslices, 34 lslices, 41 pads, 80 brams, 3 dsps
RUN-1001 : There are total 8200 nets
RUN-1001 : 4604 nets have 2 pins
RUN-1001 : 2610 nets have [3 - 5] pins
RUN-1001 : 480 nets have [6 - 10] pins
RUN-1001 : 255 nets have [11 - 20] pins
RUN-1001 : 247 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     259     
RUN-1001 :   No   |  No   |  Yes  |     284     
RUN-1001 :   No   |  Yes  |  No   |     12      
RUN-1001 :   Yes  |  No   |  No   |     788     
RUN-1001 :   Yes  |  No   |  Yes  |     748     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    3    |  62   |     5      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 69
PHY-3001 : Initial placement ...
PHY-3001 : design contains 7812 instances, 5509 luts, 2091 seqs, 85 slices, 10 macros(85 instances: 51 mslices 34 lslices)
PHY-0007 : Cell area utilization is 28%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.99356e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 7812.
PHY-3001 : End clustering;  0.000008s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 28%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.48751e+06, overlap = 223.125
PHY-3002 : Step(2): len = 1.16334e+06, overlap = 236.125
PHY-3002 : Step(3): len = 728484, overlap = 306.156
PHY-3002 : Step(4): len = 584380, overlap = 373.406
PHY-3002 : Step(5): len = 460711, overlap = 411.312
PHY-3002 : Step(6): len = 417040, overlap = 443.562
PHY-3002 : Step(7): len = 351335, overlap = 492.562
PHY-3002 : Step(8): len = 347445, overlap = 507.062
PHY-3002 : Step(9): len = 257470, overlap = 523.875
PHY-3002 : Step(10): len = 250168, overlap = 529.469
PHY-3002 : Step(11): len = 238475, overlap = 531.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.29636e-06
PHY-3002 : Step(12): len = 273961, overlap = 516.688
PHY-3002 : Step(13): len = 284424, overlap = 501.688
PHY-3002 : Step(14): len = 246874, overlap = 509.594
PHY-3002 : Step(15): len = 247197, overlap = 523.312
PHY-3002 : Step(16): len = 246535, overlap = 502.969
PHY-3002 : Step(17): len = 244365, overlap = 503.25
PHY-3002 : Step(18): len = 244908, overlap = 497.375
PHY-3002 : Step(19): len = 241026, overlap = 495.375
PHY-3002 : Step(20): len = 237775, overlap = 494.688
PHY-3002 : Step(21): len = 233991, overlap = 482.562
PHY-3002 : Step(22): len = 229438, overlap = 471
PHY-3002 : Step(23): len = 226741, overlap = 474.188
PHY-3002 : Step(24): len = 225079, overlap = 466.688
PHY-3002 : Step(25): len = 221208, overlap = 464.125
PHY-3002 : Step(26): len = 218714, overlap = 475.062
PHY-3002 : Step(27): len = 216562, overlap = 472.219
PHY-3002 : Step(28): len = 214425, overlap = 481.594
PHY-3002 : Step(29): len = 212781, overlap = 478.656
PHY-3002 : Step(30): len = 210749, overlap = 474.719
PHY-3002 : Step(31): len = 208914, overlap = 475.094
PHY-3002 : Step(32): len = 206924, overlap = 468.781
PHY-3002 : Step(33): len = 205644, overlap = 470.812
PHY-3002 : Step(34): len = 204475, overlap = 473.031
PHY-3002 : Step(35): len = 203689, overlap = 467.906
PHY-3002 : Step(36): len = 202635, overlap = 483
PHY-3002 : Step(37): len = 202823, overlap = 485.875
PHY-3002 : Step(38): len = 202254, overlap = 489.344
PHY-3002 : Step(39): len = 200859, overlap = 482.406
PHY-3002 : Step(40): len = 199508, overlap = 483.094
PHY-3002 : Step(41): len = 198954, overlap = 476.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.59272e-06
PHY-3002 : Step(42): len = 202905, overlap = 464.219
PHY-3002 : Step(43): len = 204351, overlap = 463.906
PHY-3002 : Step(44): len = 207308, overlap = 472.469
PHY-3002 : Step(45): len = 209227, overlap = 472.781
PHY-3002 : Step(46): len = 210475, overlap = 461.25
PHY-3002 : Step(47): len = 210690, overlap = 458.719
PHY-3002 : Step(48): len = 211924, overlap = 455.344
PHY-3002 : Step(49): len = 213866, overlap = 441.969
PHY-3002 : Step(50): len = 217670, overlap = 426.438
PHY-3002 : Step(51): len = 221112, overlap = 401.719
PHY-3002 : Step(52): len = 223627, overlap = 397.188
PHY-3002 : Step(53): len = 225006, overlap = 393.875
PHY-3002 : Step(54): len = 224489, overlap = 386.906
PHY-3002 : Step(55): len = 224736, overlap = 385.875
PHY-3002 : Step(56): len = 225030, overlap = 374.688
PHY-3002 : Step(57): len = 226081, overlap = 375.844
PHY-3002 : Step(58): len = 226615, overlap = 362.031
PHY-3002 : Step(59): len = 227673, overlap = 356.156
PHY-3002 : Step(60): len = 228878, overlap = 350.562
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.18544e-06
PHY-3002 : Step(61): len = 231586, overlap = 353.656
PHY-3002 : Step(62): len = 231931, overlap = 357.844
PHY-3002 : Step(63): len = 233722, overlap = 355
PHY-3002 : Step(64): len = 234457, overlap = 354.094
PHY-3002 : Step(65): len = 240876, overlap = 341.875
PHY-3002 : Step(66): len = 245558, overlap = 332.969
PHY-3002 : Step(67): len = 250698, overlap = 318.906
PHY-3002 : Step(68): len = 256282, overlap = 303.812
PHY-3002 : Step(69): len = 260169, overlap = 288.406
PHY-3002 : Step(70): len = 263135, overlap = 289.594
PHY-3002 : Step(71): len = 265405, overlap = 286.969
PHY-3002 : Step(72): len = 267134, overlap = 287.812
PHY-3002 : Step(73): len = 267940, overlap = 290.656
PHY-3002 : Step(74): len = 268981, overlap = 288.5
PHY-3002 : Step(75): len = 270001, overlap = 282.5
PHY-3002 : Step(76): len = 270462, overlap = 281.125
PHY-3002 : Step(77): len = 270897, overlap = 275.938
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.83709e-05
PHY-3002 : Step(78): len = 273937, overlap = 271.062
PHY-3002 : Step(79): len = 274371, overlap = 271.156
PHY-3002 : Step(80): len = 276124, overlap = 273.406
PHY-3002 : Step(81): len = 277377, overlap = 281.656
PHY-3002 : Step(82): len = 287119, overlap = 272.812
PHY-3002 : Step(83): len = 292676, overlap = 254.594
PHY-3002 : Step(84): len = 294223, overlap = 245.281
PHY-3002 : Step(85): len = 297156, overlap = 234.281
PHY-3002 : Step(86): len = 299161, overlap = 224.219
PHY-3002 : Step(87): len = 301410, overlap = 235.438
PHY-3002 : Step(88): len = 303759, overlap = 232.469
PHY-3002 : Step(89): len = 305073, overlap = 232.062
PHY-3002 : Step(90): len = 305806, overlap = 227.594
PHY-3002 : Step(91): len = 306624, overlap = 227.062
PHY-3002 : Step(92): len = 307102, overlap = 225.969
PHY-3002 : Step(93): len = 307684, overlap = 222.344
PHY-3002 : Step(94): len = 309091, overlap = 217.469
PHY-3002 : Step(95): len = 309573, overlap = 219.25
PHY-3002 : Step(96): len = 309870, overlap = 218.25
PHY-3002 : Step(97): len = 310711, overlap = 212.344
PHY-3002 : Step(98): len = 311655, overlap = 206.906
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.57827e-05
PHY-3002 : Step(99): len = 314165, overlap = 205.938
PHY-3002 : Step(100): len = 315724, overlap = 205.188
PHY-3002 : Step(101): len = 318526, overlap = 197.688
PHY-3002 : Step(102): len = 321812, overlap = 197.781
PHY-3002 : Step(103): len = 325934, overlap = 192
PHY-3002 : Step(104): len = 329699, overlap = 191.594
PHY-3002 : Step(105): len = 334980, overlap = 198.531
PHY-3002 : Step(106): len = 336662, overlap = 194.25
PHY-3002 : Step(107): len = 337915, overlap = 191.719
PHY-3002 : Step(108): len = 339111, overlap = 195.719
PHY-3002 : Step(109): len = 340375, overlap = 194.25
PHY-3002 : Step(110): len = 341782, overlap = 193.156
PHY-3002 : Step(111): len = 341754, overlap = 192.531
PHY-3002 : Step(112): len = 341615, overlap = 190.656
PHY-3002 : Step(113): len = 342028, overlap = 184.312
PHY-3001 : Before Legalized: Len = 342028
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.021049s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (74.2%)

PHY-3001 : After Legalized: Len = 383329, Over = 47.0625
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 35%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/8200.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 481224, over cnt = 1720(4%), over = 9731, worst = 73
PHY-1001 : End global iterations;  0.452419s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (51.8%)

PHY-1001 : Congestion index: top1 = 117.11, top5 = 80.96, top10 = 66.08, top15 = 57.51.
PHY-3001 : End congestion estimation;  0.554197s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (53.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.98058e-06
PHY-3002 : Step(114): len = 349578, overlap = 143.312
PHY-3002 : Step(115): len = 347991, overlap = 169.312
PHY-3002 : Step(116): len = 326821, overlap = 207.375
PHY-3002 : Step(117): len = 314616, overlap = 238.531
PHY-3002 : Step(118): len = 303025, overlap = 252.938
PHY-3002 : Step(119): len = 286835, overlap = 260.719
PHY-3002 : Step(120): len = 284213, overlap = 269.281
PHY-3002 : Step(121): len = 284350, overlap = 274.25
PHY-3002 : Step(122): len = 280970, overlap = 282.094
PHY-3002 : Step(123): len = 281564, overlap = 279.406
PHY-3002 : Step(124): len = 281841, overlap = 277.906
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.96117e-06
PHY-3002 : Step(125): len = 279865, overlap = 278.719
PHY-3002 : Step(126): len = 281215, overlap = 277.625
PHY-3002 : Step(127): len = 286067, overlap = 270.219
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.19223e-05
PHY-3002 : Step(128): len = 308996, overlap = 240.406
PHY-3002 : Step(129): len = 318918, overlap = 227.312
PHY-3002 : Step(130): len = 331886, overlap = 183.969
PHY-3002 : Step(131): len = 336055, overlap = 165.812
PHY-3002 : Step(132): len = 340419, overlap = 153.938
PHY-3002 : Step(133): len = 342268, overlap = 148.469
PHY-3002 : Step(134): len = 343759, overlap = 145.281
PHY-3002 : Step(135): len = 344578, overlap = 139.156
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.38447e-05
PHY-3002 : Step(136): len = 360822, overlap = 107.094
PHY-3002 : Step(137): len = 366497, overlap = 103
PHY-3002 : Step(138): len = 374764, overlap = 88.625
PHY-3002 : Step(139): len = 383168, overlap = 76.2812
PHY-3002 : Step(140): len = 390183, overlap = 56.375
PHY-3002 : Step(141): len = 388957, overlap = 40.25
PHY-3002 : Step(142): len = 383129, overlap = 39.375
PHY-3002 : Step(143): len = 381040, overlap = 39.8438
PHY-3002 : Step(144): len = 380037, overlap = 39.4375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.76893e-05
PHY-3002 : Step(145): len = 392548, overlap = 33.75
PHY-3002 : Step(146): len = 402488, overlap = 28.4688
PHY-3002 : Step(147): len = 408592, overlap = 28.0938
PHY-3002 : Step(148): len = 409238, overlap = 23.8438
PHY-3002 : Step(149): len = 411085, overlap = 21.0938
PHY-3002 : Step(150): len = 411632, overlap = 17.9688
PHY-3002 : Step(151): len = 409930, overlap = 17.6875
PHY-3002 : Step(152): len = 410289, overlap = 17.2188
PHY-3002 : Step(153): len = 410860, overlap = 17.5938
PHY-3002 : Step(154): len = 407435, overlap = 17.7188
PHY-3002 : Step(155): len = 407435, overlap = 17.7188
PHY-3002 : Step(156): len = 406382, overlap = 19.1562
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 9.53787e-05
PHY-3002 : Step(157): len = 425355, overlap = 14.0312
PHY-3002 : Step(158): len = 431118, overlap = 16
PHY-3002 : Step(159): len = 437873, overlap = 13.5312
PHY-3002 : Step(160): len = 436610, overlap = 10.25
PHY-3002 : Step(161): len = 436509, overlap = 8.25
PHY-3002 : Step(162): len = 436090, overlap = 6.25
PHY-3002 : Step(163): len = 437344, overlap = 7.6875
PHY-3002 : Step(164): len = 438292, overlap = 8.0625
PHY-3002 : Step(165): len = 438873, overlap = 8.375
PHY-3002 : Step(166): len = 437831, overlap = 8.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000190757
PHY-3002 : Step(167): len = 451913, overlap = 5.625
PHY-3002 : Step(168): len = 457794, overlap = 4.9375
PHY-3002 : Step(169): len = 464962, overlap = 4.71875
PHY-3002 : Step(170): len = 461813, overlap = 4.21875
PHY-3002 : Step(171): len = 461677, overlap = 4.21875
PHY-3002 : Step(172): len = 462012, overlap = 3.53125
PHY-3002 : Step(173): len = 462517, overlap = 3.8125
PHY-3002 : Step(174): len = 463162, overlap = 3.875
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 35%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3/8200.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 590656, over cnt = 1617(4%), over = 7259, worst = 74
PHY-1001 : End global iterations;  0.485908s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (74.0%)

PHY-1001 : Congestion index: top1 = 84.96, top5 = 62.23, top10 = 52.25, top15 = 46.56.
PHY-3001 : End congestion estimation;  0.595215s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (65.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.72978e-05
PHY-3002 : Step(175): len = 460115, overlap = 22.4688
PHY-3002 : Step(176): len = 458792, overlap = 18.75
PHY-3002 : Step(177): len = 443275, overlap = 15.0312
PHY-3002 : Step(178): len = 428541, overlap = 24.6562
PHY-3002 : Step(179): len = 420276, overlap = 28.9375
PHY-3002 : Step(180): len = 412916, overlap = 26.6562
PHY-3002 : Step(181): len = 408296, overlap = 31.7188
PHY-3002 : Step(182): len = 403043, overlap = 33.9375
PHY-3002 : Step(183): len = 395478, overlap = 31.5
PHY-3002 : Step(184): len = 393906, overlap = 30.4375
PHY-3002 : Step(185): len = 391700, overlap = 29.8438
PHY-3002 : Step(186): len = 389777, overlap = 34.6875
PHY-3002 : Step(187): len = 390041, overlap = 35.375
PHY-3002 : Step(188): len = 388560, overlap = 35.375
PHY-3002 : Step(189): len = 386140, overlap = 36.1562
PHY-3002 : Step(190): len = 385944, overlap = 36.4375
PHY-3002 : Step(191): len = 384502, overlap = 41.8438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000154596
PHY-3002 : Step(192): len = 396802, overlap = 31.2812
PHY-3002 : Step(193): len = 400343, overlap = 27.75
PHY-3002 : Step(194): len = 405730, overlap = 19.9375
PHY-3002 : Step(195): len = 408104, overlap = 17.6562
PHY-3002 : Step(196): len = 410250, overlap = 17
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000309191
PHY-3002 : Step(197): len = 415879, overlap = 16.0625
PHY-3002 : Step(198): len = 420391, overlap = 12.6562
PHY-3002 : Step(199): len = 431477, overlap = 10.875
PHY-3002 : Step(200): len = 437703, overlap = 11.1562
PHY-3002 : Step(201): len = 436255, overlap = 12.5625
PHY-3002 : Step(202): len = 435753, overlap = 14.4375
PHY-3002 : Step(203): len = 435111, overlap = 14.2188
PHY-3002 : Step(204): len = 435315, overlap = 12.9375
PHY-3002 : Step(205): len = 435823, overlap = 11.0625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000609263
PHY-3002 : Step(206): len = 440096, overlap = 9.96875
PHY-3002 : Step(207): len = 443975, overlap = 8.9375
PHY-3002 : Step(208): len = 451594, overlap = 5.75
PHY-3002 : Step(209): len = 454201, overlap = 6.25
PHY-3002 : Step(210): len = 455873, overlap = 5.0625
PHY-3002 : Step(211): len = 458276, overlap = 4.3125
PHY-3002 : Step(212): len = 459514, overlap = 5.40625
PHY-3002 : Step(213): len = 460657, overlap = 5.71875
PHY-3002 : Step(214): len = 462157, overlap = 4.6875
PHY-3002 : Step(215): len = 462963, overlap = 6
PHY-3002 : Step(216): len = 462563, overlap = 6.21875
PHY-3002 : Step(217): len = 462433, overlap = 6.65625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00116399
PHY-3002 : Step(218): len = 465203, overlap = 5.6875
PHY-3002 : Step(219): len = 467465, overlap = 5.0625
PHY-3002 : Step(220): len = 470776, overlap = 4.75
PHY-3002 : Step(221): len = 472487, overlap = 5.0625
PHY-3002 : Step(222): len = 473928, overlap = 5.90625
PHY-3002 : Step(223): len = 476234, overlap = 5.9375
PHY-3002 : Step(224): len = 478006, overlap = 4.90625
PHY-3002 : Step(225): len = 479671, overlap = 5.15625
PHY-3002 : Step(226): len = 481403, overlap = 4.5625
PHY-3002 : Step(227): len = 483182, overlap = 2.40625
PHY-3002 : Step(228): len = 484271, overlap = 2.6875
PHY-3002 : Step(229): len = 484649, overlap = 2.875
PHY-3002 : Step(230): len = 484681, overlap = 3.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00214362
PHY-3002 : Step(231): len = 485590, overlap = 3.34375
PHY-3002 : Step(232): len = 487182, overlap = 3.40625
PHY-3002 : Step(233): len = 488418, overlap = 3.34375
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 82.53 peak overflow 1.44
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 218/8200.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 647256, over cnt = 1549(4%), over = 5579, worst = 32
PHY-1001 : End global iterations;  0.495710s wall, 0.375000s user + 0.015625s system = 0.390625s CPU (78.8%)

PHY-1001 : Congestion index: top1 = 65.75, top5 = 51.86, top10 = 45.02, top15 = 41.00.
PHY-1001 : End incremental global routing;  0.600821s wall, 0.406250s user + 0.031250s system = 0.437500s CPU (72.8%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 38901, tnet num: 8198, tinst num: 7812, tnode num: 46412, tedge num: 63359.
TMR-2508 : Levelizing timing graph completed, there are 55 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.360958s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (56.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.081311s wall, 0.656250s user + 0.031250s system = 0.687500s CPU (63.6%)

OPT-1001 : Current memory(MB): used = 405, reserve = 394, peak = 405.
OPT-1001 : End physical optimization;  1.132164s wall, 0.671875s user + 0.031250s system = 0.703125s CPU (62.1%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 5509 LUT to BLE ...
SYN-4008 : Packed 5509 LUT and 731 SEQ to BLE.
SYN-4003 : Packing 1360 remaining SEQ's ...
SYN-4005 : Packed 1251 SEQ with LUT/SLICE
SYN-4006 : 3531 single LUT's are left
SYN-4006 : 109 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 5618/5832 primitive instances ...
PHY-3001 : End packing;  0.330428s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (52.0%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 3386 instances
RUN-1001 : 1629 mslices, 1628 lslices, 41 pads, 80 brams, 3 dsps
RUN-1001 : There are total 7637 nets
RUN-1001 : 3700 nets have 2 pins
RUN-1001 : 2842 nets have [3 - 5] pins
RUN-1001 : 568 nets have [6 - 10] pins
RUN-1001 : 272 nets have [11 - 20] pins
RUN-1001 : 251 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : design contains 3384 instances, 3257 slices, 10 macros(85 instances: 51 mslices 34 lslices)
PHY-3001 : Cell area utilization is 39%
PHY-3001 : After packing: Len = 508259, Over = 25.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 39%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3703/7637.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 671240, over cnt = 1392(3%), over = 3437, worst = 16
PHY-1002 : len = 686128, over cnt = 839(2%), over = 1756, worst = 16
PHY-1002 : len = 696120, over cnt = 352(1%), over = 775, worst = 16
PHY-1002 : len = 701208, over cnt = 103(0%), over = 196, worst = 9
PHY-1002 : len = 702912, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.900996s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (50.3%)

PHY-1001 : Congestion index: top1 = 54.35, top5 = 45.72, top10 = 41.45, top15 = 38.61.
PHY-3001 : End congestion estimation;  1.048806s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (50.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.92157e-05
PHY-3002 : Step(234): len = 489744, overlap = 27
PHY-3002 : Step(235): len = 470815, overlap = 35.25
PHY-3002 : Step(236): len = 460308, overlap = 39.25
PHY-3002 : Step(237): len = 454724, overlap = 39.5
PHY-3002 : Step(238): len = 449279, overlap = 42.25
PHY-3002 : Step(239): len = 442882, overlap = 46.25
PHY-3002 : Step(240): len = 440382, overlap = 48.5
PHY-3002 : Step(241): len = 438153, overlap = 50.75
PHY-3002 : Step(242): len = 437488, overlap = 50.75
PHY-3002 : Step(243): len = 435546, overlap = 50.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.84314e-05
PHY-3002 : Step(244): len = 449488, overlap = 38.25
PHY-3002 : Step(245): len = 459439, overlap = 33.25
PHY-3002 : Step(246): len = 459427, overlap = 28.75
PHY-3002 : Step(247): len = 460533, overlap = 24.5
PHY-3002 : Step(248): len = 463085, overlap = 24
PHY-3002 : Step(249): len = 464929, overlap = 23
PHY-3002 : Step(250): len = 465899, overlap = 25.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000196863
PHY-3002 : Step(251): len = 476255, overlap = 19
PHY-3002 : Step(252): len = 485957, overlap = 17.25
PHY-3002 : Step(253): len = 485969, overlap = 17.25
PHY-3002 : Step(254): len = 487859, overlap = 17.25
PHY-3002 : Step(255): len = 492945, overlap = 12
PHY-3002 : Step(256): len = 497748, overlap = 13.25
PHY-3002 : Step(257): len = 501078, overlap = 12.25
PHY-3002 : Step(258): len = 502928, overlap = 11.5
PHY-3002 : Step(259): len = 503289, overlap = 10.25
PHY-3002 : Step(260): len = 503550, overlap = 11.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00039244
PHY-3002 : Step(261): len = 509971, overlap = 8
PHY-3002 : Step(262): len = 515501, overlap = 8.5
PHY-3002 : Step(263): len = 519031, overlap = 8
PHY-3002 : Step(264): len = 521321, overlap = 6.25
PHY-3002 : Step(265): len = 522489, overlap = 6.5
PHY-3002 : Step(266): len = 522904, overlap = 5.25
PHY-3002 : Step(267): len = 522866, overlap = 6
PHY-3002 : Step(268): len = 523191, overlap = 6.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000703346
PHY-3002 : Step(269): len = 527024, overlap = 6
PHY-3002 : Step(270): len = 530585, overlap = 5.75
PHY-3002 : Step(271): len = 531373, overlap = 5.75
PHY-3002 : Step(272): len = 531658, overlap = 5.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00116902
PHY-3002 : Step(273): len = 533346, overlap = 6
PHY-3002 : Step(274): len = 536637, overlap = 5.25
PHY-3002 : Step(275): len = 542021, overlap = 4.5
PHY-3002 : Step(276): len = 541452, overlap = 3.75
PHY-3002 : Step(277): len = 540704, overlap = 4
PHY-3002 : Step(278): len = 539950, overlap = 4
PHY-3002 : Step(279): len = 539967, overlap = 4.25
PHY-3002 : Step(280): len = 541033, overlap = 4.25
PHY-3002 : Step(281): len = 541302, overlap = 4.25
PHY-3002 : Step(282): len = 541052, overlap = 4
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.0019506
PHY-3002 : Step(283): len = 542327, overlap = 4
PHY-3002 : Step(284): len = 544563, overlap = 4.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00321958
PHY-3002 : Step(285): len = 544615, overlap = 4.25
PHY-3002 : Step(286): len = 546106, overlap = 4
PHY-3002 : Step(287): len = 548900, overlap = 3.25
PHY-3002 : Step(288): len = 549489, overlap = 2.75
PHY-3002 : Step(289): len = 549590, overlap = 2.5
PHY-3002 : Step(290): len = 549717, overlap = 2
PHY-3002 : Step(291): len = 550377, overlap = 2.5
PHY-3002 : Step(292): len = 551240, overlap = 2.25
PHY-3002 : Step(293): len = 551640, overlap = 2.25
PHY-3002 : Step(294): len = 552084, overlap = 2.75
PHY-3001 : Before Legalized: Len = 552084
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.772361s wall, 0.109375s user + 0.203125s system = 0.312500s CPU (40.5%)

PHY-3001 : After Legalized: Len = 565551, Over = 0
PHY-3001 : Trial Legalized: Len = 565551
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 39%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 61/7637.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 711784, over cnt = 1222(3%), over = 2322, worst = 11
PHY-1002 : len = 722032, over cnt = 558(1%), over = 940, worst = 11
PHY-1002 : len = 728328, over cnt = 211(0%), over = 371, worst = 10
PHY-1002 : len = 731984, over cnt = 72(0%), over = 115, worst = 8
PHY-1002 : len = 733288, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.947102s wall, 0.531250s user + 0.031250s system = 0.562500s CPU (59.4%)

PHY-1001 : Congestion index: top1 = 51.62, top5 = 44.84, top10 = 41.19, top15 = 38.72.
PHY-3001 : End congestion estimation;  1.104901s wall, 0.593750s user + 0.031250s system = 0.625000s CPU (56.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000123798
PHY-3002 : Step(295): len = 533991, overlap = 4.25
PHY-3002 : Step(296): len = 520321, overlap = 10.25
PHY-3002 : Step(297): len = 512666, overlap = 14
PHY-3002 : Step(298): len = 506738, overlap = 16
PHY-3002 : Step(299): len = 503957, overlap = 13.5
PHY-3002 : Step(300): len = 500489, overlap = 13.75
PHY-3002 : Step(301): len = 498831, overlap = 14.75
PHY-3002 : Step(302): len = 497269, overlap = 14.5
PHY-3002 : Step(303): len = 496550, overlap = 13.5
PHY-3002 : Step(304): len = 496245, overlap = 13.75
PHY-3001 : Before Legalized: Len = 496245
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010330s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : After Legalized: Len = 504880, Over = 0
PHY-3001 : Legalized: Len = 504880, Over = 0
PHY-3001 : Spreading special nets. 6 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.016234s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 7 instances has been re-located, deltaX = 0, deltaY = 5, maxDist = 1.
PHY-3001 : Final: Len = 504938, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 210/7637.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 648536, over cnt = 1263(3%), over = 2388, worst = 12
PHY-1002 : len = 659016, over cnt = 633(1%), over = 1036, worst = 11
PHY-1002 : len = 668696, over cnt = 190(0%), over = 300, worst = 11
PHY-1002 : len = 671800, over cnt = 43(0%), over = 60, worst = 5
PHY-1002 : len = 672288, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.005697s wall, 0.562500s user + 0.015625s system = 0.578125s CPU (57.5%)

PHY-1001 : Congestion index: top1 = 49.53, top5 = 43.11, top10 = 39.40, top15 = 36.91.
PHY-1001 : End incremental global routing;  1.134140s wall, 0.609375s user + 0.015625s system = 0.625000s CPU (55.1%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 37938, tnet num: 7635, tinst num: 3384, tnode num: 44204, tedge num: 63659.
TMR-2508 : Levelizing timing graph completed, there are 53 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.562698s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (36.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.841607s wall, 0.843750s user + 0.015625s system = 0.859375s CPU (46.7%)

OPT-1001 : Current memory(MB): used = 436, reserve = 426, peak = 436.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.008461s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7139/7637.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 672288, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.047416s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (33.0%)

PHY-1001 : Congestion index: top1 = 49.53, top5 = 43.11, top10 = 39.40, top15 = 36.91.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.010200s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 48.965517
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  2.088401s wall, 0.906250s user + 0.031250s system = 0.937500s CPU (44.9%)

RUN-1003 : finish command "place" in  14.254085s wall, 7.218750s user + 0.734375s system = 7.953125s CPU (55.8%)

RUN-1004 : used memory is 385 MB, reserved memory is 377 MB, peak memory is 442 MB
RUN-1002 : start command "export_db Cortex_M0_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db Cortex_M0_place.db" in  1.238754s wall, 1.062500s user + 0.000000s system = 1.062500s CPU (85.8%)

RUN-1004 : used memory is 384 MB, reserved memory is 374 MB, peak memory is 516 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD_5.6.5_Release_119.222/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 3386 instances
RUN-1001 : 1629 mslices, 1628 lslices, 41 pads, 80 brams, 3 dsps
RUN-1001 : There are total 7637 nets
RUN-1001 : 3700 nets have 2 pins
RUN-1001 : 2842 nets have [3 - 5] pins
RUN-1001 : 568 nets have [6 - 10] pins
RUN-1001 : 272 nets have [11 - 20] pins
RUN-1001 : 251 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 37938, tnet num: 7635, tinst num: 3384, tnode num: 44204, tedge num: 63659.
TMR-2508 : Levelizing timing graph completed, there are 53 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 1629 mslices, 1628 lslices, 41 pads, 80 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7635 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 3464 clock pins, and constraint 6245 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 647680, over cnt = 1261(3%), over = 2390, worst = 12
PHY-1002 : len = 658024, over cnt = 638(1%), over = 1047, worst = 10
PHY-1002 : len = 667000, over cnt = 223(0%), over = 354, worst = 10
PHY-1002 : len = 671616, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.895412s wall, 0.546875s user + 0.031250s system = 0.578125s CPU (64.6%)

PHY-1001 : Congestion index: top1 = 49.94, top5 = 43.10, top10 = 39.40, top15 = 36.86.
PHY-1001 : End global routing;  1.035931s wall, 0.625000s user + 0.031250s system = 0.656250s CPU (63.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 481, reserve = 473, peak = 516.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance col[3]_syn_4 with INV attribute.
PHY-1001 : Processed IO instance col[2]_syn_4 with INV attribute.
PHY-1001 : Processed IO instance col[1]_syn_4 with INV attribute.
PHY-1001 : Processed IO instance col[0]_syn_4 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : clock net SWCLK_syn_4 will be merged with clock SWCLK_dup_1
PHY-1001 : net clk_dup_4 will be routed on clock mesh
PHY-1001 : clock net keyboard_Interface/u_keyboard_scan/scan_clk_syn_4 will be merged with clock keyboard_Interface/u_keyboard_scan/scan_clk
PHY-1001 : Current memory(MB): used = 746, reserve = 742, peak = 746.
PHY-1001 : End build detailed router design. 2.855607s wall, 1.390625s user + 0.015625s system = 1.406250s CPU (49.2%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 89552, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.503425s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (27.9%)

PHY-1001 : Current memory(MB): used = 780, reserve = 777, peak = 780.
PHY-1001 : End phase 1; 0.508156s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (27.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 : Routed 98% nets.
PHY-1022 : len = 2.07861e+06, over cnt = 679(0%), over = 680, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 791, reserve = 787, peak = 791.
PHY-1001 : End initial routed; 30.562034s wall, 17.218750s user + 0.312500s system = 17.531250s CPU (57.4%)

PHY-1001 : Current memory(MB): used = 791, reserve = 787, peak = 791.
PHY-1001 : End phase 2; 30.562063s wall, 17.218750s user + 0.312500s system = 17.531250s CPU (57.4%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 2.05234e+06, over cnt = 185(0%), over = 185, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 1.740765s wall, 0.812500s user + 0.046875s system = 0.859375s CPU (49.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 2.04769e+06, over cnt = 39(0%), over = 39, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.487436s wall, 0.328125s user + 0.015625s system = 0.343750s CPU (70.5%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 2.04718e+06, over cnt = 16(0%), over = 16, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.186994s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (33.4%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 2.04684e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.110150s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (42.6%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 2.04684e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 0.111768s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (28.0%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 2.04684e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 6; 0.136052s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (23.0%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 2.04684e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 7; 0.160997s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (29.1%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1022 : len = 2.04683e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 8; 0.076673s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (61.1%)

PHY-1001 : ==== DR Iter 9 ====
PHY-1022 : len = 2.0468e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 9; 0.075704s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (61.9%)

PHY-1001 : ==== DR Iter 10 ====
PHY-1022 : len = 2.04683e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 10; 0.102040s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (61.3%)

PHY-1001 : Commit to database.....
PHY-1001 : 191 feed throughs used by 121 nets
PHY-1001 : End commit to database; 1.136694s wall, 0.375000s user + 0.015625s system = 0.390625s CPU (34.4%)

PHY-1001 : Current memory(MB): used = 856, reserve = 856, peak = 856.
PHY-1001 : End phase 3; 4.489066s wall, 1.984375s user + 0.093750s system = 2.078125s CPU (46.3%)

PHY-1003 : Routed, final wirelength = 2.04683e+06
PHY-1001 : Current memory(MB): used = 858, reserve = 857, peak = 858.
PHY-1001 : End export database. 0.021464s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  38.631704s wall, 20.843750s user + 0.421875s system = 21.265625s CPU (55.0%)

RUN-1003 : finish command "route" in  40.535506s wall, 21.843750s user + 0.453125s system = 22.296875s CPU (55.0%)

RUN-1004 : used memory is 767 MB, reserved memory is 765 MB, peak memory is 858 MB
RUN-1002 : start command "report_area -io_info -file Cortex_M0_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        41
  #input                    7
  #output                  17
  #inout                   17

Utilization Statistics
#lut                     6073   out of  19600   30.98%
#reg                     2103   out of  19600   10.73%
#le                      6182
  #lut only              4079   out of   6182   65.98%
  #reg only               109   out of   6182    1.76%
  #lut&reg               1994   out of   6182   32.25%
#dsp                        3   out of     29   10.34%
#bram                      64   out of     64  100.00%
  #bram9k                  64
  #fifo9k                   0
#bram32k                   16   out of     16  100.00%
#pad                       41   out of    188   21.81%
  #ireg                     5
  #oreg                     5
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       2   out of     16   12.50%

Clock Resource Statistics
Index     ClockNet                                       Type               DriverType         Driver                                                      Fanout
#1        clk_dup_4                                      GCLK               io                 clk_syn_5.di                                                1642
#2        SWCLK_dup_1                                    GCLK               io                 SWCLK_syn_2.di                                              72
#3        keyboard_Interface/u_keyboard_scan/scan_clk    GCLK               mslice             keyboard_Interface/u_keyboard_scan/scan_clk_reg_syn_9.q1    18


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     RSTn         INPUT         E3        LVTTL33           N/A          PULLUP      NONE    
    SWCLK         INPUT         K3        LVTTL33           N/A          PULLUP      NONE    
     clk          INPUT         R7        LVTTL33           N/A          PULLUP      NONE    
    col[3]        INPUT        F10        LVTTL33           N/A          PULLUP      IREG    
    col[2]        INPUT        C11        LVTTL33           N/A          PULLUP      IREG    
    col[1]        INPUT        D11        LVTTL33           N/A          PULLUP      IREG    
    col[0]        INPUT        E11        LVTTL33           N/A          PULLUP      IREG    
     beep        OUTPUT        H11        LVCMOS33           8            NONE       NONE    
    row[3]       OUTPUT         D9        LVTTL33            8            NONE       OREG    
    row[2]       OUTPUT         F9        LVTTL33            8            NONE       OREG    
    row[1]       OUTPUT        C10        LVTTL33            8            NONE       OREG    
    row[0]       OUTPUT        E10        LVTTL33            8            NONE       OREG    
  seg_led[7]     OUTPUT         C8        LVCMOS33           8            NONE       NONE    
  seg_led[6]     OUTPUT         A8        LVCMOS33           8            NONE       NONE    
  seg_led[5]     OUTPUT         B5        LVCMOS33           8            NONE       NONE    
  seg_led[4]     OUTPUT         A7        LVCMOS33           8            NONE       NONE    
  seg_led[3]     OUTPUT         E8        LVCMOS33           8            NONE       NONE    
  seg_led[2]     OUTPUT         B8        LVCMOS33           8            NONE       NONE    
  seg_led[1]     OUTPUT         A6        LVCMOS33           8            NONE       NONE    
  seg_led[0]     OUTPUT         A4        LVCMOS33           8            NONE       NONE    
  seg_sel[3]     OUTPUT         C9        LVCMOS33           8            NONE       NONE    
  seg_sel[2]     OUTPUT         B6        LVCMOS33           8            NONE       NONE    
  seg_sel[1]     OUTPUT         A5        LVCMOS33           8            NONE       NONE    
  seg_sel[0]     OUTPUT         A3        LVCMOS33           8            NONE       NONE    
    LED[7]        INOUT        F16        LVCMOS33           8           PULLUP      NONE    
    LED[6]        INOUT        E16        LVCMOS33           8           PULLUP      NONE    
    LED[5]        INOUT        E13        LVCMOS33           8           PULLUP      NONE    
    LED[4]        INOUT        C16        LVCMOS33           8           PULLUP      NONE    
    LED[3]        INOUT        C15        LVCMOS33           8           PULLUP      NONE    
    LED[2]        INOUT        B16        LVCMOS33           8           PULLUP      NONE    
    LED[1]        INOUT        B15        LVCMOS33           8           PULLUP      NONE    
    LED[0]        INOUT        B14        LVCMOS33           8           PULLUP      OREG    
    SW[7]         INOUT        A14        LVCMOS33           8           PULLUP      NONE    
    SW[6]         INOUT        A13        LVCMOS33           8           PULLUP      NONE    
    SW[5]         INOUT        B12        LVCMOS33           8           PULLUP      NONE    
    SW[4]         INOUT        A12        LVCMOS33           8           PULLUP      NONE    
    SW[3]         INOUT        A11        LVCMOS33           8           PULLUP      NONE    
    SW[2]         INOUT        B10        LVCMOS33           8           PULLUP      NONE    
    SW[1]         INOUT        A10        LVCMOS33           8           PULLUP      NONE    
    SW[0]         INOUT         A9        LVCMOS33           8           PULLUP      NONE    
    SWDIO         INOUT         K6        LVTTL33            8           PULLUP      IREG    

Report Hierarchy Area:
+-------------------------------------------------------------------------------------------------+
|Instance              |Module               |le     |lut     |ripple  |seq     |bram    |dsp     |
+-------------------------------------------------------------------------------------------------+
|top                   |CortexM0_SoC         |6182   |5988    |85      |2113    |80      |3       |
|  CortexM0            |cortexm0ds_logic     |5270   |5195    |65      |1366    |0       |3       |
|  GPIO_Interface      |AHBlite_GPIO         |232    |213     |0       |192     |0       |0       |
|  Interconncet        |AHBlite_Interconnect |6      |6       |0       |4       |0       |0       |
|    SlaveMUX          |AHBlite_SlaveMUX     |3      |3       |0       |3       |0       |0       |
|  RAMCODE_Interface   |AHBlite_Block_RAM    |18     |17      |0       |14      |16      |0       |
|    RAM               |Block_RAM            |0      |0       |0       |0       |16      |0       |
|  RAMDATA_Interface   |AHBlite_Block_RAM    |39     |39      |0       |27      |64      |0       |
|    RAM               |Block_RAM            |2      |2       |0       |1       |64      |0       |
|  SEG_Interface       |AHBlite_SEG          |205    |182     |0       |177     |0       |0       |
|    u_seg_led_decoder |seg_led_decoder      |8      |8       |0       |0       |0       |0       |
|    u_seg_sel_decoder |seg_sel_decoder      |4      |4       |0       |0       |0       |0       |
|  keyboard_Interface  |AHBlite_keyboard     |402    |326     |20      |322     |0       |0       |
|    u_key_filter      |key_filter           |89     |76      |11      |69      |0       |0       |
|    u_keyboard_scan   |keyboard_scan        |72     |50      |9       |49      |0       |0       |
|    u_onehot2bin1ry   |onehot2bin1ry        |9      |9       |0       |4       |0       |0       |
+-------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       3659  
    #2          2       1774  
    #3          3       545   
    #4          4       523   
    #5        5-10      608   
    #6        11-50     428   
    #7       51-100      52   
    #8       101-500     1    
    #9        >500       1    
  Average     3.76            

RUN-1002 : start command "export_db Cortex_M0_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db Cortex_M0_pr.db" in  1.466873s wall, 1.109375s user + 0.000000s system = 1.109375s CPU (75.6%)

RUN-1004 : used memory is 752 MB, reserved memory is 752 MB, peak memory is 858 MB
RUN-1002 : start command "export_bid Cortex_M0_inst.bid"
RUN-1002 : start command "bitgen -bit Cortex_M0.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 3384
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 7637, pip num: 113355
BIT-1002 : Init feedthrough with 8 threads.
BIT-1002 : Init feedthrough completely, num: 191
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 2998 valid insts, and 289220 bits set as '1'.
BIT-1004 : the usercode register value: 00000000111101110000000000000000
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file Cortex_M0.bit.
RUN-1003 : finish command "bitgen -bit Cortex_M0.bit" in  8.560459s wall, 51.875000s user + 0.328125s system = 52.203125s CPU (609.8%)

RUN-1004 : used memory is 775 MB, reserved memory is 783 MB, peak memory is 949 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20250309_124955.log"
