# VSDSquadron Mini Internship
This repository includes the files related to VSDSquadron Mini Research Internship Program - 20th October 2024 Cohort. 

## Intern: Kedar Desai
## College: B.M.S. College of Engineering, Bengaluru
## LinkedIn: https://www.linkedin.com/in/kedardesai372004
## Course Instructor: Kunal Ghosh

### Task: 1
#### Recording-1: https://1drv.ms/v/s!Ai4WW_jutengioJdZ78uhSPF1aH--w?e=FOv6oe
1. Create GitHub repo. 
2. Install RISC-V toolchain using VDI shared over whatsapp group. 
3. Refer to C based Lab video (https://1drv.ms/v/s!Ai4WW_jutenghrYpUsL_MLKJDSLVyg?e=gdA9TW) and RISC-V based lab video (https://1drv.ms/v/s!Ai4WW_jutengg7dbp9XlZXjJmxogBw?e=ycX4fO).
4. Complete exact steps on your machine.
5. Upload snapshot of compiled C code and RISC-V Objdmp on your GitHub repo.

### Task: 2
#### Recording-2: https://1drv.ms/v/s!Ai4WW_jutengioNNuMgM-OzvVic2Qw?e=qyDLQx
#### Task: 2A
1. SPIKE Simulation (https://1drv.ms/v/s!Ai4WW_jutengg7dmZwxQmBY-JEGihg?e=A4ASgZ) and observation with -O1 and -Ofast.
2. Upload snapshot of compiled C Code, RISC-V Objdmp with above options on your GitHub repo.
#### Task: 2B
1. Write a simple C program for any simple application and compile with RISC-V GCC/SPIKE.

### Task: 3
#### Recording-3: https://1drv.ms/v/s!Ai4WW_jutengioVXeULLeI8yaBEUpQ?e=UShN0M
1. List various RISC-V instruction type (R, I, S, B, U, J) after going through RISC-V software documentation (https://riscv.org/technical/specifications/).
2. Identify 15 unique RISC-V instructions from riscv-objdmp of your application code.
3. Identify exact 32-bit instruction code in the instruction type format for 15 unique instructions.
4. Upload the 32-bit pattern on Github.
