Info: Generated by version: 24.3 build 212
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\Kirill\Documents\picorv_c10gx\ip\myROM.ip --block-symbol-file --output-directory=C:\Users\Kirill\Documents\picorv_c10gx\ip\myROM --family="Cyclone 10 GX" --part=10CX220YF780E5G
: myROM.rom_1port_0: Targeting device family: Cyclone 10 GX.
: myROM.rom_1port_0: In 'Mem Init' tab, the initial content of the memory must be specified for a ROM.
: myROM.rom_1port_0: In 'Performance Optimization' tab, Cyclone 10 GX does not support 'Timing/Power Optimization' feature.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\Kirill\Documents\picorv_c10gx\ip\myROM.ip --synthesis=VERILOG --output-directory=C:\Users\Kirill\Documents\picorv_c10gx\ip\myROM --family="Cyclone 10 GX" --part=10CX220YF780E5G
: myROM.rom_1port_0: Targeting device family: Cyclone 10 GX.
: myROM.rom_1port_0: In 'Mem Init' tab, the initial content of the memory must be specified for a ROM.
: myROM.rom_1port_0: In 'Performance Optimization' tab, Cyclone 10 GX does not support 'Timing/Power Optimization' feature.
Info: myROM: "Transforming system: myROM"
Info: myROM: "Naming system components in system: myROM"
Info: myROM: "Processing generation queue"
Info: myROM: "Generating: myROM"
Info: myROM: "Generating: myROM_rom_1port_2021_ydz5faq"
Info: myROM: Done "myROM" with 2 modules, 2 files
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in myROM. No files generated.
Info: Finished: Generate IP Core Documentation
