<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <title>SPMDEVAFF_EL1</title>
    <link href="insn.css" rel="stylesheet" type="text/css"/>
  </head>
  <body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">SPMDEVAFF_EL1, System Performance Monitors Device Affinity Register</h1><p>The SPMDEVAFF_EL1 characteristics are:</p><h2>Purpose</h2>
        <p>For additional information, see the CoreSight Architecture Specification.</p>

      
        <p>For a System PMU that has affinity with a single PE or a group of PEs, SPMDEVAFF_EL1 is a copy of <a href="AArch64-mpidr_el1.html">MPIDR_EL1</a> or part of <a href="AArch64-mpidr_el1.html">MPIDR_EL1</a>:</p>

      
        <ul>
<li>If the System PMU has affinity with a single PE, then the affinity level is 0 and  SPMDEVAFF_EL1 reads the same value as <a href="AArch64-mpidr_el1.html">MPIDR_EL1</a>, and SPMDEVAFF_EL1.F0V reads-as-one to indicate affinity level 0.
</li><li>If the System PMU has affinity with a group of PEs, then the affinity level is 1, 2, or 3, parts of SPMDEVAFF_EL1 reads the same value as parts of <a href="AArch64-mpidr_el1.html">MPIDR_EL1</a>, and the rest of SPMDEVAFF_EL1 indicates the level.
</li></ul>

      
        <p>For example, if the group of PEs is a subset of the PEs at affinity level 1 then all of the following are true:</p>

      
        <ul>
<li>All the PEs in the group have the same values in <a href="AArch64-mpidr_el1.html">MPIDR_EL1</a>.{Aff3,Aff2}, and these values are equal to SPMDEVAFF_EL1.{Aff3,Aff2}.
</li><li>SPMDEVAFF_EL1.Aff1 is nonzero and not <span class="hexnumber">0x80</span>, and SPMDEVAFF_EL1.{Aff0,F0V} read-as-zero, to indicate at least affinity level 1. The subset of PEs at level 1 that the System PMU has affinity with is indicated by the least-significant set bit in SPMDEVAFF_EL1.Aff1. In this example, if SPMDEVAFF_EL1.Aff1[2:0] is <span class="binarynumber">0b100</span>, then the System PMU has affinity with the up-to 8 PEs that have <a href="AArch64-mpidr_el1.html">MPIDR_EL1</a>.Aff1[7:3] == SPMDEVAFF_EL1.Aff1[7:3].
</li></ul>

      
        <p>Depending on the <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> nature of the system, it might be possible that SPMDEVAFF_EL1 is read before system firmware has configured the System PMU and/or the PE or group of PEs that the System PMU has affinity with. When this is the case, SPMDEVAFF_EL1 reads as zero.</p>
      <h2>Configuration</h2><p>This register is present only when FEAT_SPMU is implemented. Otherwise, direct accesses to SPMDEVAFF_EL1 are <span class="arm-defined-word">UNDEFINED</span>.</p><h2>Attributes</h2>
        <p>SPMDEVAFF_EL1 is a 64-bit register.</p>
      <h2>Field descriptions</h2><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot><tbody><tr class="firstrow"><td class="lr" colspan="24"><a href="#fieldset_0-63_40">RES0</a></td><td class="lr" colspan="8"><a href="#fieldset_0-39_32">Aff3</a></td></tr><tr class="firstrow"><td class="lr" colspan="1"><a href="#fieldset_0-31_31">F0V</a></td><td class="lr" colspan="1"><a href="#fieldset_0-30_30-1">U</a></td><td class="lr" colspan="5"><a href="#fieldset_0-29_25">RES0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-24_24-1">MT</a></td><td class="lr" colspan="8"><a href="#fieldset_0-23_16-1">Aff2</a></td><td class="lr" colspan="8"><a href="#fieldset_0-15_8-1">Aff1</a></td><td class="lr" colspan="8"><a href="#fieldset_0-7_0-1">Aff0</a></td></tr></tbody></table><h4 id="fieldset_0-63_40">Bits [63:40]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-39_32">Aff3, bits [39:32]</h4><div class="field">
      <p>PE affinity level 3. The <a href="AArch64-mpidr_el1.html">MPIDR_EL1</a>.Aff3 field, viewed from the highest Exception level of the associated PE or PEs.</p>
    
      <p>This field has an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> value.</p>
    <p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-31_31">F0V, bit [31]</h4><div class="field">
      <p>Indicates that the SPMDEVAFF_EL1.Aff0 field is valid.</p>
    <table class="valuetable"><tr><th>F0V</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>SPMDEVAFF_EL1.Aff0 is not valid, and the PE affinity is above level 0 or a subset of level 0.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>SPMDEVAFF_EL1.Aff0 is valid, and the PE affinity is at level 0.</p>
        </td></tr></table>
      <p>This field has an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> value.</p>
    <p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-30_30-1">U, bit [30]<span class="condition"><br/>When SPMDEVAFF_EL1.F0V == 1:
                        </span></h4><div class="field">
      <p>Uniprocessor. The <a href="AArch64-mpidr_el1.html">MPIDR_EL1</a>.U field, viewed from the highest Exception level of the associated PE.</p>
    
      <p>This field has an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> value.</p>
    <p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-30_30-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">UNKNOWN</span>.</p>
    </div><h4 id="fieldset_0-29_25">Bits [29:25]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-24_24-1">MT, bit [24]<span class="condition"><br/>When SPMDEVAFF_EL1.F0V == 1:
                        </span></h4><div class="field">
      <p>Multithreaded. The <a href="AArch64-mpidr_el1.html">MPIDR_EL1</a>.MT field, viewed from the highest Exception level of the associated PE.</p>
    
      <p>This field has an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> value.</p>
    <p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-24_24-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">UNKNOWN</span>.</p>
    </div><h4 id="fieldset_0-23_16-1">Aff2, bits [23:16]<span class="condition"><br/>When affine with a PE or PEs at affinity level 2 or below:
                        </span></h4><div class="field">
      <p>PE affinity level 2. The <a href="AArch64-mpidr_el1.html">MPIDR_EL1</a>.Aff2 field, viewed from the highest Exception level of the associated PE or PEs.</p>
    
      <p>This field has an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> value.</p>
    <p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-23_16-2"><span class="condition"><br/>When affine with a sub-set of PEs at affinity level 2:
                        </span></h4><div class="field">
      <p>PE affinity level 2. Defines part of the <a href="AArch64-mpidr_el1.html">MPIDR_EL1</a>.Aff2 field, viewed from the highest Exception level of the associated PEs.</p>
    <table class="valuetable"><tr><th>Aff2</th><th>Meaning</th></tr><tr><td class="bitfield">0bxxxxxxx1</td><td>
          <p>SPMDEVAFF_EL1.Aff2[7:1] is the value of <a href="AArch64-mpidr_el1.html">MPIDR_EL1</a>.Aff2[7:1], viewed from the highest Exception level of the associated PEs.</p>
        </td></tr><tr><td class="bitfield">0bxxxxxx10</td><td>
          <p>SPMDEVAFF_EL1.Aff2[7:2] is the value of <a href="AArch64-mpidr_el1.html">MPIDR_EL1</a>.Aff2[7:2], viewed from the highest Exception level of the associated PEs.</p>
        </td></tr><tr><td class="bitfield">0bxxxxx100</td><td>
          <p>SPMDEVAFF_EL1.Aff2[7:3] is the value of <a href="AArch64-mpidr_el1.html">MPIDR_EL1</a>.Aff2[7:3], viewed from the highest Exception level of the associated PEs.</p>
        </td></tr><tr><td class="bitfield">0bxxxx1000</td><td>
          <p>SPMDEVAFF_EL1.Aff2[7:4] is the value of <a href="AArch64-mpidr_el1.html">MPIDR_EL1</a>.Aff2[7:4], viewed from the highest Exception level of the associated PEs.</p>
        </td></tr><tr><td class="bitfield">0bxxx10000</td><td>
          <p>SPMDEVAFF_EL1.Aff2[7:5] is the value of <a href="AArch64-mpidr_el1.html">MPIDR_EL1</a>.Aff2[7:5], viewed from the highest Exception level of the associated PEs.</p>
        </td></tr><tr><td class="bitfield">0bxx100000</td><td>
          <p>SPMDEVAFF_EL1.Aff2[7:6] is the value of <a href="AArch64-mpidr_el1.html">MPIDR_EL1</a>.Aff2[7:6], viewed from the highest Exception level of the associated PEs.</p>
        </td></tr><tr><td class="bitfield">0bx1000000</td><td>
          <p>SPMDEVAFF_EL1.Aff2[7] is the value of <a href="AArch64-mpidr_el1.html">MPIDR_EL1</a>.Aff2[7], viewed from the highest Exception level of the associated PEs.</p>
        </td></tr></table>
      <p>This field has an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> value.</p>
    <p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-23_16-3"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>PE affinity level NOT DEFINED. Indicates whether the PE affinity is at level 3.</p>
    <table class="valuetable"><tr><th>Aff2</th><th>Meaning</th></tr><tr><td class="bitfield">0x80</td><td>
          <p>PE affinity is at level 3.</p>
        </td></tr></table>
      <p>All other values are reserved.</p>
    <p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-15_8-1">Aff1, bits [15:8]<span class="condition"><br/>When affine with a PE or PEs at affinity level 1 or below:
                        </span></h4><div class="field">
      <p>PE affinity level 1. The <a href="AArch64-mpidr_el1.html">MPIDR_EL1</a>.Aff1 field, viewed from the highest Exception level of the associated PE or PEs.</p>
    
      <p>This field has an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> value.</p>
    <p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-15_8-2"><span class="condition"><br/>When affine with a sub-set of PEs at affinity level 1:
                        </span></h4><div class="field">
      <p>PE affinity level 1. Defines part of the <a href="AArch64-mpidr_el1.html">MPIDR_EL1</a>.Aff1 field, viewed from the highest Exception level of the associated PEs.</p>
    <table class="valuetable"><tr><th>Aff1</th><th>Meaning</th></tr><tr><td class="bitfield">0bxxxxxxx1</td><td>
          <p>SPMDEVAFF_EL1.Aff1[7:1] is the value of <a href="AArch64-mpidr_el1.html">MPIDR_EL1</a>.Aff1[7:1], viewed from the highest Exception level of the associated PEs.</p>
        </td></tr><tr><td class="bitfield">0bxxxxxx10</td><td>
          <p>SPMDEVAFF_EL1.Aff1[7:2] is the value of <a href="AArch64-mpidr_el1.html">MPIDR_EL1</a>.Aff1[7:2], viewed from the highest Exception level of the associated PEs.</p>
        </td></tr><tr><td class="bitfield">0bxxxxx100</td><td>
          <p>SPMDEVAFF_EL1.Aff1[7:3] is the value of <a href="AArch64-mpidr_el1.html">MPIDR_EL1</a>.Aff1[7:3], viewed from the highest Exception level of the associated PEs.</p>
        </td></tr><tr><td class="bitfield">0bxxxx1000</td><td>
          <p>SPMDEVAFF_EL1.Aff1[7:4] is the value of <a href="AArch64-mpidr_el1.html">MPIDR_EL1</a>.Aff1[7:4], viewed from the highest Exception level of the associated PEs.</p>
        </td></tr><tr><td class="bitfield">0bxxx10000</td><td>
          <p>SPMDEVAFF_EL1.Aff1[7:5] is the value of <a href="AArch64-mpidr_el1.html">MPIDR_EL1</a>.Aff1[7:5], viewed from the highest Exception level of the associated PEs.</p>
        </td></tr><tr><td class="bitfield">0bxx100000</td><td>
          <p>SPMDEVAFF_EL1.Aff1[7:6] is the value of <a href="AArch64-mpidr_el1.html">MPIDR_EL1</a>.Aff1[7:6], viewed from the highest Exception level of the associated PEs.</p>
        </td></tr><tr><td class="bitfield">0bx1000000</td><td>
          <p>SPMDEVAFF_EL1.Aff1[7] is the value of <a href="AArch64-mpidr_el1.html">MPIDR_EL1</a>.Aff1[7], viewed from the highest Exception level of the associated PEs.</p>
        </td></tr></table>
      <p>This field has an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> value.</p>
    <p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-15_8-3"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>PE affinity level 1. Indicates whether the PE affinity is at level 2.</p>
    <table class="valuetable"><tr><th>Aff1</th><th>Meaning</th></tr><tr><td class="bitfield">0x00</td><td>
          <p>PE affinity is above level 2 or a subset of level 2.</p>
        </td></tr><tr><td class="bitfield">0x80</td><td>
          <p>PE affinity is at level 2.</p>
        </td></tr></table>
      <p>This field has an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> value.</p>
    <p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-7_0-1">Aff0, bits [7:0]<span class="condition"><br/>When affine with a PE at affinity level 0:
                        </span></h4><div class="field">
      <p>PE affinity level 0. The <a href="AArch64-mpidr_el1.html">MPIDR_EL1</a>.Aff0 field, viewed from the highest Exception level of the associated PE.</p>
    
      <p>This field has an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> value.</p>
    <p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-7_0-2"><span class="condition"><br/>When affine with a sub-set of PEs at affinity level 0:
                        </span></h4><div class="field">
      <p>PE affinity level 0. Defines part of the <a href="AArch64-mpidr_el1.html">MPIDR_EL1</a>.Aff0 field, viewed from the highest Exception level of the associated PEs.</p>
    <table class="valuetable"><tr><th>Aff0</th><th>Meaning</th></tr><tr><td class="bitfield">0bxxxxxxx1</td><td>
          <p>SPMDEVAFF_EL1.Aff0[7:1] is the value of <a href="AArch64-mpidr_el1.html">MPIDR_EL1</a>.Aff0[7:1], viewed from the highest Exception level of the associated PEs.</p>
        </td></tr><tr><td class="bitfield">0bxxxxxx10</td><td>
          <p>SPMDEVAFF_EL1.Aff0[7:2] is the value of <a href="AArch64-mpidr_el1.html">MPIDR_EL1</a>.Aff0[7:2], viewed from the highest Exception level of the associated PEs.</p>
        </td></tr><tr><td class="bitfield">0bxxxxx100</td><td>
          <p>SPMDEVAFF_EL1.Aff0[7:3] is the value of <a href="AArch64-mpidr_el1.html">MPIDR_EL1</a>.Aff0[7:3], viewed from the highest Exception level of the associated PEs.</p>
        </td></tr><tr><td class="bitfield">0bxxxx1000</td><td>
          <p>SPMDEVAFF_EL1.Aff0[7:4] is the value of <a href="AArch64-mpidr_el1.html">MPIDR_EL1</a>.Aff0[7:4], viewed from the highest Exception level of the associated PEs.</p>
        </td></tr><tr><td class="bitfield">0bxxx10000</td><td>
          <p>SPMDEVAFF_EL1.Aff0[7:5] is the value of <a href="AArch64-mpidr_el1.html">MPIDR_EL1</a>.Aff0[7:5], viewed from the highest Exception level of the associated PEs.</p>
        </td></tr><tr><td class="bitfield">0bxx100000</td><td>
          <p>SPMDEVAFF_EL1.Aff0[7:6] is the value of <a href="AArch64-mpidr_el1.html">MPIDR_EL1</a>.Aff0[7:6], viewed from the highest Exception level of the associated PEs.</p>
        </td></tr><tr><td class="bitfield">0bx1000000</td><td>
          <p>SPMDEVAFF_EL1.Aff0[7] is the value of <a href="AArch64-mpidr_el1.html">MPIDR_EL1</a>.Aff0[7], viewed from the highest Exception level of the associated PEs.</p>
        </td></tr></table>
      <p>This field has an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> value.</p>
    <p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-7_0-3"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>PE affinity level 0. Indicates whether the PE affinity is at level 1.</p>
    <table class="valuetable"><tr><th>Aff0</th><th>Meaning</th></tr><tr><td class="bitfield">0x00</td><td>
          <p>PE affinity is above level 1 or a subset of level 1.</p>
        </td></tr><tr><td class="bitfield">0x80</td><td>
          <p>PE affinity is at level 1.</p>
        </td></tr></table>
      <p>This field has an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> value.</p>
    <p>Access to this field is <span class="access_level">RO</span>.</p></div><div class="access_mechanisms"><h2>Accessing SPMDEVAFF_EL1</h2>
        <p>Reads of SPMDEVAFF_EL1 are not affected by the value of <a href="AArch64-vmpidr_el2.html">VMPIDR_EL2</a> at any Exception level.</p>

      
        <p>If System PMU &lt;s&gt; has affinity only with this PE, then it is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether SPMDEVAFF_EL1 reads-as-zero or reads the same value as <a href="AArch64-mpidr_el1.html">MPIDR_EL1</a>.</p>

      
        <p>To access SPMDEVAFF_EL1 for System PMU &lt;s&gt;, set <a href="AArch64-spmselr_el0.html">SPMSELR_EL0</a>.SYSPMUSEL to s.</p>

      
        <p>SPMDEVAFF_EL1 reads-as-zero if any of the following are true:</p>

      
        <ul>
<li>System PMU &lt;s&gt; is not implemented.
</li><li>System PMU &lt;s&gt; has no affinity with the PE or cluster of PEs.
</li></ul>
      <p>Accesses to this register use the following encodings in the System register encoding space:</p><h4 class="assembler">MRS &lt;Xt&gt;, SPMDEVAFF_EL1</h4><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b10</td><td>0b000</td><td>0b1001</td><td>0b1101</td><td>0b110</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if Halted() &amp;&amp; HaveEL(EL3) &amp;&amp; EDSCR.SDD == '1' &amp;&amp; boolean IMPLEMENTATION_DEFINED "EL3 trap priority when SDD == '1'" &amp;&amp; MDCR_EL3.EnPM2 == '0' then
        UNDEFINED;
    elsif Halted() &amp;&amp; HaveEL(EL3) &amp;&amp; EDSCR.SDD == '1' &amp;&amp; boolean IMPLEMENTATION_DEFINED "EL3 trap priority when SDD == '1'" &amp;&amp; SPMACCESSR_EL3&lt;(UInt(SPMSELR_EL0.SYSPMUSEL) * 2) + 1:UInt(SPMSELR_EL0.SYSPMUSEL) * 2&gt; == '00' then
        UNDEFINED;
    elsif EL2Enabled() &amp;&amp; IsFeatureImplemented(FEAT_FGT2) &amp;&amp; HaveEL(EL3) &amp;&amp; SCR_EL3.FGTEn2 == '0' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() &amp;&amp; IsFeatureImplemented(FEAT_FGT2) &amp;&amp; HDFGRTR2_EL2.nSPMDEVAFF_EL1 == '0' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() &amp;&amp; MDCR_EL2.EnSPM == '0' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() &amp;&amp; SPMACCESSR_EL2&lt;(UInt(SPMSELR_EL0.SYSPMUSEL) * 2) + 1:UInt(SPMSELR_EL0.SYSPMUSEL) * 2&gt; == '00' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) &amp;&amp; MDCR_EL3.EnPM2 == '0' then
        if Halted() &amp;&amp; EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    elsif HaveEL(EL3) &amp;&amp; SPMACCESSR_EL3&lt;(UInt(SPMSELR_EL0.SYSPMUSEL) * 2) + 1:UInt(SPMSELR_EL0.SYSPMUSEL) * 2&gt; == '00' then
        if Halted() &amp;&amp; EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = SPMDEVAFF_EL1[UInt(SPMSELR_EL0.SYSPMUSEL)];
elsif PSTATE.EL == EL2 then
    if Halted() &amp;&amp; HaveEL(EL3) &amp;&amp; EDSCR.SDD == '1' &amp;&amp; boolean IMPLEMENTATION_DEFINED "EL3 trap priority when SDD == '1'" &amp;&amp; MDCR_EL3.EnPM2 == '0' then
        UNDEFINED;
    elsif Halted() &amp;&amp; HaveEL(EL3) &amp;&amp; EDSCR.SDD == '1' &amp;&amp; boolean IMPLEMENTATION_DEFINED "EL3 trap priority when SDD == '1'" &amp;&amp; SPMACCESSR_EL3&lt;(UInt(SPMSELR_EL0.SYSPMUSEL) * 2) + 1:UInt(SPMSELR_EL0.SYSPMUSEL) * 2&gt; == '00' then
        UNDEFINED;
    elsif HaveEL(EL3) &amp;&amp; MDCR_EL3.EnPM2 == '0' then
        if Halted() &amp;&amp; EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    elsif HaveEL(EL3) &amp;&amp; SPMACCESSR_EL3&lt;(UInt(SPMSELR_EL0.SYSPMUSEL) * 2) + 1:UInt(SPMSELR_EL0.SYSPMUSEL) * 2&gt; == '00' then
        if Halted() &amp;&amp; EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = SPMDEVAFF_EL1[UInt(SPMSELR_EL0.SYSPMUSEL)];
elsif PSTATE.EL == EL3 then
    X[t, 64] = SPMDEVAFF_EL1[UInt(SPMSELR_EL0.SYSPMUSEL)];
                </p></div><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">30/03/2023 19:07; 997dd0cf3258cacf72aa7cf7a885f19a4758c3af</p><p class="copyconf">Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
