{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 14 09:49:23 2023 " "Info: Processing started: Tue Feb 14 09:49:23 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lock -c lock " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lock -c lock" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lock.v 4 4 " "Info: Found 4 design units, including 4 entities, in source file lock.v" { { "Info" "ISGN_ENTITY_NAME" "1 lock " "Info: Found entity 1: lock" {  } { { "lock.v" "" { Text "C:/Users/Administrator/OneDrive/Desktop/lock/lock.v" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 compare " "Info: Found entity 2: compare" {  } { { "lock.v" "" { Text "C:/Users/Administrator/OneDrive/Desktop/lock/lock.v" 55 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 update " "Info: Found entity 3: update" {  } { { "lock.v" "" { Text "C:/Users/Administrator/OneDrive/Desktop/lock/lock.v" 79 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 buzzer_ctrl " "Info: Found entity 4: buzzer_ctrl" {  } { { "lock.v" "" { Text "C:/Users/Administrator/OneDrive/Desktop/lock/lock.v" 109 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blk_diagram.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file blk_diagram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 blk_diagram " "Info: Found entity 1: blk_diagram" {  } { { "blk_diagram.bdf" "" { Schematic "C:/Users/Administrator/OneDrive/Desktop/lock/blk_diagram.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_to_dis.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file bcd_to_dis.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_to_dis " "Info: Found entity 1: bcd_to_dis" {  } { { "bcd_to_dis.v" "" { Text "C:/Users/Administrator/OneDrive/Desktop/lock/bcd_to_dis.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blk_bcd.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file blk_bcd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 blk_bcd " "Info: Found entity 1: blk_bcd" {  } { { "blk_bcd.bdf" "" { Schematic "C:/Users/Administrator/OneDrive/Desktop/lock/blk_bcd.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "blk_diagram " "Info: Elaborating entity \"blk_diagram\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lock lock:inst " "Info: Elaborating entity \"lock\" for hierarchy \"lock:inst\"" {  } { { "blk_diagram.bdf" "inst" { Schematic "C:/Users/Administrator/OneDrive/Desktop/lock/blk_diagram.bdf" { { 152 360 512 280 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compare lock:inst\|compare:cmp " "Info: Elaborating entity \"compare\" for hierarchy \"lock:inst\|compare:cmp\"" {  } { { "lock.v" "cmp" { Text "C:/Users/Administrator/OneDrive/Desktop/lock/lock.v" 39 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 lock.v(72) " "Warning (10230): Verilog HDL assignment warning at lock.v(72): truncated value with size 32 to match size of target (3)" {  } { { "lock.v" "" { Text "C:/Users/Administrator/OneDrive/Desktop/lock/lock.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "update lock:inst\|update:u1 " "Info: Elaborating entity \"update\" for hierarchy \"lock:inst\|update:u1\"" {  } { { "lock.v" "u1" { Text "C:/Users/Administrator/OneDrive/Desktop/lock/lock.v" 41 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buzzer_ctrl lock:inst\|buzzer_ctrl:buzz " "Info: Elaborating entity \"buzzer_ctrl\" for hierarchy \"lock:inst\|buzzer_ctrl:buzz\"" {  } { { "lock.v" "buzz" { Text "C:/Users/Administrator/OneDrive/Desktop/lock/lock.v" 43 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CREATED_ALOAD_CCT" "" "Warning: Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "lock:inst\|update:u1\|current_pass\[0\] lock:inst\|update:u1\|current_pass\[0\]~_emulated lock:inst\|update:u1\|current_pass\[0\]~latch " "Warning (13310): Register \"lock:inst\|update:u1\|current_pass\[0\]\" is converted into an equivalent circuit using register \"lock:inst\|update:u1\|current_pass\[0\]~_emulated\" and latch \"lock:inst\|update:u1\|current_pass\[0\]~latch\"" {  } { { "lock.v" "" { Text "C:/Users/Administrator/OneDrive/Desktop/lock/lock.v" 96 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "lock:inst\|update:u1\|current_pass\[1\] lock:inst\|update:u1\|current_pass\[1\]~_emulated lock:inst\|update:u1\|current_pass\[1\]~latch " "Warning (13310): Register \"lock:inst\|update:u1\|current_pass\[1\]\" is converted into an equivalent circuit using register \"lock:inst\|update:u1\|current_pass\[1\]~_emulated\" and latch \"lock:inst\|update:u1\|current_pass\[1\]~latch\"" {  } { { "lock.v" "" { Text "C:/Users/Administrator/OneDrive/Desktop/lock/lock.v" 96 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "lock:inst\|update:u1\|current_pass\[2\] lock:inst\|update:u1\|current_pass\[2\]~_emulated lock:inst\|update:u1\|current_pass\[2\]~latch " "Warning (13310): Register \"lock:inst\|update:u1\|current_pass\[2\]\" is converted into an equivalent circuit using register \"lock:inst\|update:u1\|current_pass\[2\]~_emulated\" and latch \"lock:inst\|update:u1\|current_pass\[2\]~latch\"" {  } { { "lock.v" "" { Text "C:/Users/Administrator/OneDrive/Desktop/lock/lock.v" 96 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "lock:inst\|update:u1\|current_pass\[3\] lock:inst\|update:u1\|current_pass\[3\]~_emulated lock:inst\|update:u1\|current_pass\[3\]~latch " "Warning (13310): Register \"lock:inst\|update:u1\|current_pass\[3\]\" is converted into an equivalent circuit using register \"lock:inst\|update:u1\|current_pass\[3\]~_emulated\" and latch \"lock:inst\|update:u1\|current_pass\[3\]~latch\"" {  } { { "lock.v" "" { Text "C:/Users/Administrator/OneDrive/Desktop/lock/lock.v" 96 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "35 " "Info: Implemented 35 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Info: Implemented 7 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Info: Implemented 2 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "26 " "Info: Implemented 26 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "229 " "Info: Peak virtual memory: 229 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 14 09:49:23 2023 " "Info: Processing ended: Tue Feb 14 09:49:23 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 14 09:49:24 2023 " "Info: Processing started: Tue Feb 14 09:49:24 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lock -c lock " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off lock -c lock" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 8 " "Info: Parallel compilation is enabled and will use 4 of the 8 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "lock EP2C20F484C7 " "Info: Selected device EP2C20F484C7 for design \"lock\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Info: Device EP2C15AF484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Info: Device EP2C35F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Info: Device EP2C50F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Info: Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Info: Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Info: Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "disp\[0\] " "Warning: Node \"disp\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "disp\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "disp\[1\] " "Warning: Node \"disp\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "disp\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "disp\[2\] " "Warning: Node \"disp\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "disp\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "disp\[3\] " "Warning: Node \"disp\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "disp\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "disp\[4\] " "Warning: Node \"disp\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "disp\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "disp\[5\] " "Warning: Node \"disp\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "disp\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "disp\[6\] " "Warning: Node \"disp\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "disp\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in\[0\] " "Warning: Node \"in\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "in\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in\[1\] " "Warning: Node \"in\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "in\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in\[2\] " "Warning: Node \"in\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "in\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in\[3\] " "Warning: Node \"in\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "in\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register lock:inst\|update:u1\|current_pass\[0\]~latch register lock:inst\|update:u1\|current_pass\[0\]~latch -3.843 ns " "Info: Slack time is -3.843 ns between source register \"lock:inst\|update:u1\|current_pass\[0\]~latch\" and destination register \"lock:inst\|update:u1\|current_pass\[0\]~latch\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.297 ns + Largest register register " "Info: + Largest register to register requirement is -0.297 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "reset destination 2.626 ns   Shortest register " "Info:   Shortest clock path from clock \"reset\" to destination register is 2.626 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.783 ns) 0.783 ns reset 1 CLK Unassigned 20 " "Info: 1: + IC(0.000 ns) + CELL(0.783 ns) = 0.783 ns; Loc. = Unassigned; Fanout = 20; CLK Node = 'reset'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "blk_diagram.bdf" "" { Schematic "C:/Users/Administrator/OneDrive/Desktop/lock/blk_diagram.bdf" { { 208 192 360 224 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.665 ns) + CELL(0.178 ns) 2.626 ns lock:inst\|update:u1\|current_pass\[0\]~latch 2 REG Unassigned 4 " "Info: 2: + IC(1.665 ns) + CELL(0.178 ns) = 2.626 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'lock:inst\|update:u1\|current_pass\[0\]~latch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.843 ns" { reset lock:inst|update:u1|current_pass[0]~latch } "NODE_NAME" } } { "lock.v" "" { Text "C:/Users/Administrator/OneDrive/Desktop/lock/lock.v" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.961 ns ( 36.60 % ) " "Info: Total cell delay = 0.961 ns ( 36.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.665 ns ( 63.40 % ) " "Info: Total interconnect delay = 1.665 ns ( 63.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "blk_diagram.bdf" "" { Schematic "C:/Users/Administrator/OneDrive/Desktop/lock/blk_diagram.bdf" { { 208 192 360 224 "reset" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "reset destination 2.626 ns   Longest register " "Info:   Longest clock path from clock \"reset\" to destination register is 2.626 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.783 ns) 0.783 ns reset 1 CLK Unassigned 20 " "Info: 1: + IC(0.000 ns) + CELL(0.783 ns) = 0.783 ns; Loc. = Unassigned; Fanout = 20; CLK Node = 'reset'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "blk_diagram.bdf" "" { Schematic "C:/Users/Administrator/OneDrive/Desktop/lock/blk_diagram.bdf" { { 208 192 360 224 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.665 ns) + CELL(0.178 ns) 2.626 ns lock:inst\|update:u1\|current_pass\[0\]~latch 2 REG Unassigned 4 " "Info: 2: + IC(1.665 ns) + CELL(0.178 ns) = 2.626 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'lock:inst\|update:u1\|current_pass\[0\]~latch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.843 ns" { reset lock:inst|update:u1|current_pass[0]~latch } "NODE_NAME" } } { "lock.v" "" { Text "C:/Users/Administrator/OneDrive/Desktop/lock/lock.v" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.961 ns ( 36.60 % ) " "Info: Total cell delay = 0.961 ns ( 36.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.665 ns ( 63.40 % ) " "Info: Total interconnect delay = 1.665 ns ( 63.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "blk_diagram.bdf" "" { Schematic "C:/Users/Administrator/OneDrive/Desktop/lock/blk_diagram.bdf" { { 208 192 360 224 "reset" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "reset source 2.626 ns   Shortest register " "Info:   Shortest clock path from clock \"reset\" to source register is 2.626 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.783 ns) 0.783 ns reset 1 CLK Unassigned 20 " "Info: 1: + IC(0.000 ns) + CELL(0.783 ns) = 0.783 ns; Loc. = Unassigned; Fanout = 20; CLK Node = 'reset'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "blk_diagram.bdf" "" { Schematic "C:/Users/Administrator/OneDrive/Desktop/lock/blk_diagram.bdf" { { 208 192 360 224 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.665 ns) + CELL(0.178 ns) 2.626 ns lock:inst\|update:u1\|current_pass\[0\]~latch 2 REG Unassigned 4 " "Info: 2: + IC(1.665 ns) + CELL(0.178 ns) = 2.626 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'lock:inst\|update:u1\|current_pass\[0\]~latch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.843 ns" { reset lock:inst|update:u1|current_pass[0]~latch } "NODE_NAME" } } { "lock.v" "" { Text "C:/Users/Administrator/OneDrive/Desktop/lock/lock.v" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.961 ns ( 36.60 % ) " "Info: Total cell delay = 0.961 ns ( 36.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.665 ns ( 63.40 % ) " "Info: Total interconnect delay = 1.665 ns ( 63.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "blk_diagram.bdf" "" { Schematic "C:/Users/Administrator/OneDrive/Desktop/lock/blk_diagram.bdf" { { 208 192 360 224 "reset" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "reset source 2.626 ns   Longest register " "Info:   Longest clock path from clock \"reset\" to source register is 2.626 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.783 ns) 0.783 ns reset 1 CLK Unassigned 20 " "Info: 1: + IC(0.000 ns) + CELL(0.783 ns) = 0.783 ns; Loc. = Unassigned; Fanout = 20; CLK Node = 'reset'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "blk_diagram.bdf" "" { Schematic "C:/Users/Administrator/OneDrive/Desktop/lock/blk_diagram.bdf" { { 208 192 360 224 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.665 ns) + CELL(0.178 ns) 2.626 ns lock:inst\|update:u1\|current_pass\[0\]~latch 2 REG Unassigned 4 " "Info: 2: + IC(1.665 ns) + CELL(0.178 ns) = 2.626 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'lock:inst\|update:u1\|current_pass\[0\]~latch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.843 ns" { reset lock:inst|update:u1|current_pass[0]~latch } "NODE_NAME" } } { "lock.v" "" { Text "C:/Users/Administrator/OneDrive/Desktop/lock/lock.v" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.961 ns ( 36.60 % ) " "Info: Total cell delay = 0.961 ns ( 36.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.665 ns ( 63.40 % ) " "Info: Total interconnect delay = 1.665 ns ( 63.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "blk_diagram.bdf" "" { Schematic "C:/Users/Administrator/OneDrive/Desktop/lock/blk_diagram.bdf" { { 208 192 360 224 "reset" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns   " "Info:   Micro clock to output delay of source is 0.000 ns" {  } { { "lock.v" "" { Text "C:/Users/Administrator/OneDrive/Desktop/lock/lock.v" 96 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.297 ns   " "Info:   Micro setup delay of destination is 1.297 ns" {  } { { "lock.v" "" { Text "C:/Users/Administrator/OneDrive/Desktop/lock/lock.v" 96 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.546 ns - Longest register register " "Info: - Longest register to register delay is 3.546 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lock:inst\|update:u1\|current_pass\[0\]~latch 1 REG Unassigned 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'lock:inst\|update:u1\|current_pass\[0\]~latch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lock:inst|update:u1|current_pass[0]~latch } "NODE_NAME" } } { "lock.v" "" { Text "C:/Users/Administrator/OneDrive/Desktop/lock/lock.v" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.637 ns) 2.637 ns lock:inst\|update:u1\|current_pass~13 2 COMB LOOP Unassigned 2 " "Info: 2: + IC(0.000 ns) + CELL(2.637 ns) = 2.637 ns; Loc. = Unassigned; Fanout = 2; COMB LOOP Node = 'lock:inst\|update:u1\|current_pass~13'" { { "Info" "ITDB_PART_OF_SCC" "lock:inst\|update:u1\|current_pass\[0\]~head_lut Unassigned " "Info: Loc. = Unassigned; Node \"lock:inst\|update:u1\|current_pass\[0\]~head_lut\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lock:inst|update:u1|current_pass[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "lock:inst\|update:u1\|current_pass~13 Unassigned " "Info: Loc. = Unassigned; Node \"lock:inst\|update:u1\|current_pass~13\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lock:inst|update:u1|current_pass~13 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lock:inst|update:u1|current_pass[0]~head_lut } "NODE_NAME" } } { "lock.v" "" { Text "C:/Users/Administrator/OneDrive/Desktop/lock/lock.v" 96 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lock:inst|update:u1|current_pass~13 } "NODE_NAME" } } { "lock.v" "" { Text "C:/Users/Administrator/OneDrive/Desktop/lock/lock.v" 88 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.637 ns" { lock:inst|update:u1|current_pass[0]~latch lock:inst|update:u1|current_pass~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.521 ns) 3.546 ns lock:inst\|update:u1\|current_pass\[0\]~latch 3 REG Unassigned 4 " "Info: 3: + IC(0.388 ns) + CELL(0.521 ns) = 3.546 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'lock:inst\|update:u1\|current_pass\[0\]~latch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.909 ns" { lock:inst|update:u1|current_pass~13 lock:inst|update:u1|current_pass[0]~latch } "NODE_NAME" } } { "lock.v" "" { Text "C:/Users/Administrator/OneDrive/Desktop/lock/lock.v" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.158 ns ( 89.06 % ) " "Info: Total cell delay = 3.158 ns ( 89.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.388 ns ( 10.94 % ) " "Info: Total interconnect delay = 0.388 ns ( 10.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.546 ns" { lock:inst|update:u1|current_pass[0]~latch lock:inst|update:u1|current_pass~13 lock:inst|update:u1|current_pass[0]~latch } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.546 ns" { lock:inst|update:u1|current_pass[0]~latch lock:inst|update:u1|current_pass~13 lock:inst|update:u1|current_pass[0]~latch } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "3.546 ns register register " "Info: Estimated most critical path is register to register delay of 3.546 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lock:inst\|update:u1\|current_pass\[0\]~latch 1 REG LAB_X48_Y10 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X48_Y10; Fanout = 4; REG Node = 'lock:inst\|update:u1\|current_pass\[0\]~latch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lock:inst|update:u1|current_pass[0]~latch } "NODE_NAME" } } { "lock.v" "" { Text "C:/Users/Administrator/OneDrive/Desktop/lock/lock.v" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.637 ns) 2.637 ns lock:inst\|update:u1\|current_pass~13 2 COMB LOOP LAB_X49_Y10 2 " "Info: 2: + IC(0.000 ns) + CELL(2.637 ns) = 2.637 ns; Loc. = LAB_X49_Y10; Fanout = 2; COMB LOOP Node = 'lock:inst\|update:u1\|current_pass~13'" { { "Info" "ITDB_PART_OF_SCC" "lock:inst\|update:u1\|current_pass\[0\]~head_lut LAB_X49_Y10 " "Info: Loc. = LAB_X49_Y10; Node \"lock:inst\|update:u1\|current_pass\[0\]~head_lut\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lock:inst|update:u1|current_pass[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "lock:inst\|update:u1\|current_pass~13 LAB_X49_Y10 " "Info: Loc. = LAB_X49_Y10; Node \"lock:inst\|update:u1\|current_pass~13\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lock:inst|update:u1|current_pass~13 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lock:inst|update:u1|current_pass[0]~head_lut } "NODE_NAME" } } { "lock.v" "" { Text "C:/Users/Administrator/OneDrive/Desktop/lock/lock.v" 96 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lock:inst|update:u1|current_pass~13 } "NODE_NAME" } } { "lock.v" "" { Text "C:/Users/Administrator/OneDrive/Desktop/lock/lock.v" 88 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.637 ns" { lock:inst|update:u1|current_pass[0]~latch lock:inst|update:u1|current_pass~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.521 ns) 3.546 ns lock:inst\|update:u1\|current_pass\[0\]~latch 3 REG LAB_X48_Y10 4 " "Info: 3: + IC(0.388 ns) + CELL(0.521 ns) = 3.546 ns; Loc. = LAB_X48_Y10; Fanout = 4; REG Node = 'lock:inst\|update:u1\|current_pass\[0\]~latch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.909 ns" { lock:inst|update:u1|current_pass~13 lock:inst|update:u1|current_pass[0]~latch } "NODE_NAME" } } { "lock.v" "" { Text "C:/Users/Administrator/OneDrive/Desktop/lock/lock.v" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.158 ns ( 89.06 % ) " "Info: Total cell delay = 3.158 ns ( 89.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.388 ns ( 10.94 % ) " "Info: Total interconnect delay = 0.388 ns ( 10.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.546 ns" { lock:inst|update:u1|current_pass[0]~latch lock:inst|update:u1|current_pass~13 lock:inst|update:u1|current_pass[0]~latch } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X38_Y0 X50_Y13 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X38_Y0 to location X50_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "2 " "Warning: Found 2 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out 0 " "Info: Pin \"out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "buzzer 0 " "Info: Pin \"buzzer\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Administrator/OneDrive/Desktop/lock/lock.fit.smsg " "Info: Generated suppressed messages file C:/Users/Administrator/OneDrive/Desktop/lock/lock.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 14 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "289 " "Info: Peak virtual memory: 289 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 14 09:49:26 2023 " "Info: Processing ended: Tue Feb 14 09:49:26 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 14 09:49:27 2023 " "Info: Processing started: Tue Feb 14 09:49:27 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lock -c lock " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off lock -c lock" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "243 " "Info: Peak virtual memory: 243 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 14 09:49:28 2023 " "Info: Processing ended: Tue Feb 14 09:49:28 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 14 09:49:29 2023 " "Info: Processing started: Tue Feb 14 09:49:29 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lock -c lock --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lock -c lock --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 8 " "Info: Parallel compilation is enabled and will use 4 of the 8 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "lock:inst\|update:u1\|current_pass\[1\]~latch " "Warning: Node \"lock:inst\|update:u1\|current_pass\[1\]~latch\" is a latch" {  } { { "lock.v" "" { Text "C:/Users/Administrator/OneDrive/Desktop/lock/lock.v" 96 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lock:inst\|update:u1\|current_pass\[2\]~latch " "Warning: Node \"lock:inst\|update:u1\|current_pass\[2\]~latch\" is a latch" {  } { { "lock.v" "" { Text "C:/Users/Administrator/OneDrive/Desktop/lock/lock.v" 96 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lock:inst\|update:u1\|current_pass\[0\]~latch " "Warning: Node \"lock:inst\|update:u1\|current_pass\[0\]~latch\" is a latch" {  } { { "lock.v" "" { Text "C:/Users/Administrator/OneDrive/Desktop/lock/lock.v" 96 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lock:inst\|update:u1\|current_pass\[3\]~latch " "Warning: Node \"lock:inst\|update:u1\|current_pass\[3\]~latch\" is a latch" {  } { { "lock.v" "" { Text "C:/Users/Administrator/OneDrive/Desktop/lock/lock.v" 96 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "lock:inst\|update:u1\|current_pass\[2\]~head_lut " "Warning: Node \"lock:inst\|update:u1\|current_pass\[2\]~head_lut\"" {  } { { "lock.v" "" { Text "C:/Users/Administrator/OneDrive/Desktop/lock/lock.v" 96 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "lock:inst\|update:u1\|current_pass~12 " "Warning: Node \"lock:inst\|update:u1\|current_pass~12\"" {  } { { "lock.v" "" { Text "C:/Users/Administrator/OneDrive/Desktop/lock/lock.v" 88 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "lock.v" "" { Text "C:/Users/Administrator/OneDrive/Desktop/lock/lock.v" 96 -1 0 } } { "lock.v" "" { Text "C:/Users/Administrator/OneDrive/Desktop/lock/lock.v" 88 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "lock:inst\|update:u1\|current_pass\[0\]~head_lut " "Warning: Node \"lock:inst\|update:u1\|current_pass\[0\]~head_lut\"" {  } { { "lock.v" "" { Text "C:/Users/Administrator/OneDrive/Desktop/lock/lock.v" 96 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "lock:inst\|update:u1\|current_pass~13 " "Warning: Node \"lock:inst\|update:u1\|current_pass~13\"" {  } { { "lock.v" "" { Text "C:/Users/Administrator/OneDrive/Desktop/lock/lock.v" 88 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "lock.v" "" { Text "C:/Users/Administrator/OneDrive/Desktop/lock/lock.v" 96 -1 0 } } { "lock.v" "" { Text "C:/Users/Administrator/OneDrive/Desktop/lock/lock.v" 88 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "lock:inst\|update:u1\|current_pass\[1\]~head_lut " "Warning: Node \"lock:inst\|update:u1\|current_pass\[1\]~head_lut\"" {  } { { "lock.v" "" { Text "C:/Users/Administrator/OneDrive/Desktop/lock/lock.v" 96 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "lock:inst\|update:u1\|current_pass~14 " "Warning: Node \"lock:inst\|update:u1\|current_pass~14\"" {  } { { "lock.v" "" { Text "C:/Users/Administrator/OneDrive/Desktop/lock/lock.v" 88 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "lock.v" "" { Text "C:/Users/Administrator/OneDrive/Desktop/lock/lock.v" 96 -1 0 } } { "lock.v" "" { Text "C:/Users/Administrator/OneDrive/Desktop/lock/lock.v" 88 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "lock:inst\|update:u1\|current_pass\[3\]~head_lut " "Warning: Node \"lock:inst\|update:u1\|current_pass\[3\]~head_lut\"" {  } { { "lock.v" "" { Text "C:/Users/Administrator/OneDrive/Desktop/lock/lock.v" 96 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "lock:inst\|update:u1\|current_pass~15 " "Warning: Node \"lock:inst\|update:u1\|current_pass~15\"" {  } { { "lock.v" "" { Text "C:/Users/Administrator/OneDrive/Desktop/lock/lock.v" 88 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "lock.v" "" { Text "C:/Users/Administrator/OneDrive/Desktop/lock/lock.v" 96 -1 0 } } { "lock.v" "" { Text "C:/Users/Administrator/OneDrive/Desktop/lock/lock.v" 88 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "blk_diagram.bdf" "" { Schematic "C:/Users/Administrator/OneDrive/Desktop/lock/blk_diagram.bdf" { { 224 192 360 240 "clk" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "start " "Info: Assuming node \"start\" is an undefined clock" {  } { { "blk_diagram.bdf" "" { Schematic "C:/Users/Administrator/OneDrive/Desktop/lock/blk_diagram.bdf" { { 192 192 360 208 "start" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "start" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "reset " "Info: Assuming node \"reset\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "blk_diagram.bdf" "" { Schematic "C:/Users/Administrator/OneDrive/Desktop/lock/blk_diagram.bdf" { { 208 192 360 224 "reset" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register lock:inst\|compare:cmp\|out register lock:inst\|compare:cmp\|wrong_attempt\[2\] 238.55 MHz 4.192 ns Internal " "Info: Clock \"clk\" has Internal fmax of 238.55 MHz between source register \"lock:inst\|compare:cmp\|out\" and destination register \"lock:inst\|compare:cmp\|wrong_attempt\[2\]\" (period= 4.192 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.953 ns + Longest register register " "Info: + Longest register to register delay is 3.953 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lock:inst\|compare:cmp\|out 1 REG LCFF_X49_Y10_N25 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X49_Y10_N25; Fanout = 14; REG Node = 'lock:inst\|compare:cmp\|out'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lock:inst|compare:cmp|out } "NODE_NAME" } } { "lock.v" "" { Text "C:/Users/Administrator/OneDrive/Desktop/lock/lock.v" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.238 ns) 2.238 ns lock:inst\|update:u1\|current_pass\[3\]~head_lut 2 COMB LOOP LCCOMB_X49_Y10_N4 2 " "Info: 2: + IC(0.000 ns) + CELL(2.238 ns) = 2.238 ns; Loc. = LCCOMB_X49_Y10_N4; Fanout = 2; COMB LOOP Node = 'lock:inst\|update:u1\|current_pass\[3\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "lock:inst\|update:u1\|current_pass\[3\]~head_lut LCCOMB_X49_Y10_N4 " "Info: Loc. = LCCOMB_X49_Y10_N4; Node \"lock:inst\|update:u1\|current_pass\[3\]~head_lut\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lock:inst|update:u1|current_pass[3]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "lock:inst\|update:u1\|current_pass~15 LCCOMB_X48_Y10_N12 " "Info: Loc. = LCCOMB_X48_Y10_N12; Node \"lock:inst\|update:u1\|current_pass~15\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lock:inst|update:u1|current_pass~15 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lock:inst|update:u1|current_pass[3]~head_lut } "NODE_NAME" } } { "lock.v" "" { Text "C:/Users/Administrator/OneDrive/Desktop/lock/lock.v" 96 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lock:inst|update:u1|current_pass~15 } "NODE_NAME" } } { "lock.v" "" { Text "C:/Users/Administrator/OneDrive/Desktop/lock/lock.v" 88 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.238 ns" { lock:inst|compare:cmp|out lock:inst|update:u1|current_pass[3]~head_lut } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.312 ns) + CELL(0.322 ns) 2.872 ns lock:inst\|compare:cmp\|Equal0~1 3 COMB LCCOMB_X49_Y10_N22 4 " "Info: 3: + IC(0.312 ns) + CELL(0.322 ns) = 2.872 ns; Loc. = LCCOMB_X49_Y10_N22; Fanout = 4; COMB Node = 'lock:inst\|compare:cmp\|Equal0~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.634 ns" { lock:inst|update:u1|current_pass[3]~head_lut lock:inst|compare:cmp|Equal0~1 } "NODE_NAME" } } { "lock.v" "" { Text "C:/Users/Administrator/OneDrive/Desktop/lock/lock.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.312 ns) + CELL(0.177 ns) 3.361 ns lock:inst\|compare:cmp\|wrong_attempt~3 4 COMB LCCOMB_X49_Y10_N28 1 " "Info: 4: + IC(0.312 ns) + CELL(0.177 ns) = 3.361 ns; Loc. = LCCOMB_X49_Y10_N28; Fanout = 1; COMB Node = 'lock:inst\|compare:cmp\|wrong_attempt~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.489 ns" { lock:inst|compare:cmp|Equal0~1 lock:inst|compare:cmp|wrong_attempt~3 } "NODE_NAME" } } { "lock.v" "" { Text "C:/Users/Administrator/OneDrive/Desktop/lock/lock.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.319 ns) + CELL(0.177 ns) 3.857 ns lock:inst\|compare:cmp\|wrong_attempt~4 5 COMB LCCOMB_X49_Y10_N2 1 " "Info: 5: + IC(0.319 ns) + CELL(0.177 ns) = 3.857 ns; Loc. = LCCOMB_X49_Y10_N2; Fanout = 1; COMB Node = 'lock:inst\|compare:cmp\|wrong_attempt~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.496 ns" { lock:inst|compare:cmp|wrong_attempt~3 lock:inst|compare:cmp|wrong_attempt~4 } "NODE_NAME" } } { "lock.v" "" { Text "C:/Users/Administrator/OneDrive/Desktop/lock/lock.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 3.953 ns lock:inst\|compare:cmp\|wrong_attempt\[2\] 6 REG LCFF_X49_Y10_N3 2 " "Info: 6: + IC(0.000 ns) + CELL(0.096 ns) = 3.953 ns; Loc. = LCFF_X49_Y10_N3; Fanout = 2; REG Node = 'lock:inst\|compare:cmp\|wrong_attempt\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { lock:inst|compare:cmp|wrong_attempt~4 lock:inst|compare:cmp|wrong_attempt[2] } "NODE_NAME" } } { "lock.v" "" { Text "C:/Users/Administrator/OneDrive/Desktop/lock/lock.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.010 ns ( 76.14 % ) " "Info: Total cell delay = 3.010 ns ( 76.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.943 ns ( 23.86 % ) " "Info: Total interconnect delay = 0.943 ns ( 23.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.953 ns" { lock:inst|compare:cmp|out lock:inst|update:u1|current_pass[3]~head_lut lock:inst|compare:cmp|Equal0~1 lock:inst|compare:cmp|wrong_attempt~3 lock:inst|compare:cmp|wrong_attempt~4 lock:inst|compare:cmp|wrong_attempt[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.953 ns" { lock:inst|compare:cmp|out {} lock:inst|update:u1|current_pass[3]~head_lut {} lock:inst|compare:cmp|Equal0~1 {} lock:inst|compare:cmp|wrong_attempt~3 {} lock:inst|compare:cmp|wrong_attempt~4 {} lock:inst|compare:cmp|wrong_attempt[2] {} } { 0.000ns 0.000ns 0.312ns 0.312ns 0.319ns 0.000ns } { 0.000ns 2.238ns 0.322ns 0.177ns 0.177ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.539 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.539 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns clk 1 CLK PIN_R22 4 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "blk_diagram.bdf" "" { Schematic "C:/Users/Administrator/OneDrive/Desktop/lock/blk_diagram.bdf" { { 224 192 360 240 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.073 ns) + CELL(0.602 ns) 2.539 ns lock:inst\|compare:cmp\|wrong_attempt\[2\] 2 REG LCFF_X49_Y10_N3 2 " "Info: 2: + IC(1.073 ns) + CELL(0.602 ns) = 2.539 ns; Loc. = LCFF_X49_Y10_N3; Fanout = 2; REG Node = 'lock:inst\|compare:cmp\|wrong_attempt\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.675 ns" { clk lock:inst|compare:cmp|wrong_attempt[2] } "NODE_NAME" } } { "lock.v" "" { Text "C:/Users/Administrator/OneDrive/Desktop/lock/lock.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.466 ns ( 57.74 % ) " "Info: Total cell delay = 1.466 ns ( 57.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.073 ns ( 42.26 % ) " "Info: Total interconnect delay = 1.073 ns ( 42.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.539 ns" { clk lock:inst|compare:cmp|wrong_attempt[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.539 ns" { clk {} clk~combout {} lock:inst|compare:cmp|wrong_attempt[2] {} } { 0.000ns 0.000ns 1.073ns } { 0.000ns 0.864ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.539 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.539 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns clk 1 CLK PIN_R22 4 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "blk_diagram.bdf" "" { Schematic "C:/Users/Administrator/OneDrive/Desktop/lock/blk_diagram.bdf" { { 224 192 360 240 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.073 ns) + CELL(0.602 ns) 2.539 ns lock:inst\|compare:cmp\|out 2 REG LCFF_X49_Y10_N25 14 " "Info: 2: + IC(1.073 ns) + CELL(0.602 ns) = 2.539 ns; Loc. = LCFF_X49_Y10_N25; Fanout = 14; REG Node = 'lock:inst\|compare:cmp\|out'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.675 ns" { clk lock:inst|compare:cmp|out } "NODE_NAME" } } { "lock.v" "" { Text "C:/Users/Administrator/OneDrive/Desktop/lock/lock.v" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.466 ns ( 57.74 % ) " "Info: Total cell delay = 1.466 ns ( 57.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.073 ns ( 42.26 % ) " "Info: Total interconnect delay = 1.073 ns ( 42.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.539 ns" { clk lock:inst|compare:cmp|out } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.539 ns" { clk {} clk~combout {} lock:inst|compare:cmp|out {} } { 0.000ns 0.000ns 1.073ns } { 0.000ns 0.864ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.539 ns" { clk lock:inst|compare:cmp|wrong_attempt[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.539 ns" { clk {} clk~combout {} lock:inst|compare:cmp|wrong_attempt[2] {} } { 0.000ns 0.000ns 1.073ns } { 0.000ns 0.864ns 0.602ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.539 ns" { clk lock:inst|compare:cmp|out } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.539 ns" { clk {} clk~combout {} lock:inst|compare:cmp|out {} } { 0.000ns 0.000ns 1.073ns } { 0.000ns 0.864ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "lock.v" "" { Text "C:/Users/Administrator/OneDrive/Desktop/lock/lock.v" 61 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "lock.v" "" { Text "C:/Users/Administrator/OneDrive/Desktop/lock/lock.v" 64 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.953 ns" { lock:inst|compare:cmp|out lock:inst|update:u1|current_pass[3]~head_lut lock:inst|compare:cmp|Equal0~1 lock:inst|compare:cmp|wrong_attempt~3 lock:inst|compare:cmp|wrong_attempt~4 lock:inst|compare:cmp|wrong_attempt[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.953 ns" { lock:inst|compare:cmp|out {} lock:inst|update:u1|current_pass[3]~head_lut {} lock:inst|compare:cmp|Equal0~1 {} lock:inst|compare:cmp|wrong_attempt~3 {} lock:inst|compare:cmp|wrong_attempt~4 {} lock:inst|compare:cmp|wrong_attempt[2] {} } { 0.000ns 0.000ns 0.312ns 0.312ns 0.319ns 0.000ns } { 0.000ns 2.238ns 0.322ns 0.177ns 0.177ns 0.096ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.539 ns" { clk lock:inst|compare:cmp|wrong_attempt[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.539 ns" { clk {} clk~combout {} lock:inst|compare:cmp|wrong_attempt[2] {} } { 0.000ns 0.000ns 1.073ns } { 0.000ns 0.864ns 0.602ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.539 ns" { clk lock:inst|compare:cmp|out } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.539 ns" { clk {} clk~combout {} lock:inst|compare:cmp|out {} } { 0.000ns 0.000ns 1.073ns } { 0.000ns 0.864ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "start " "Info: No valid register-to-register data paths exist for clock \"start\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "reset register lock:inst\|update:u1\|current_pass\[2\]~latch register lock:inst\|update:u1\|current_pass\[2\]~latch 308.55 MHz 3.241 ns Internal " "Info: Clock \"reset\" has Internal fmax of 308.55 MHz between source register \"lock:inst\|update:u1\|current_pass\[2\]~latch\" and destination register \"lock:inst\|update:u1\|current_pass\[2\]~latch\" (period= 3.241 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.088 ns + Longest register register " "Info: + Longest register to register delay is 2.088 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lock:inst\|update:u1\|current_pass\[2\]~latch 1 REG LCCOMB_X48_Y10_N30 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X48_Y10_N30; Fanout = 4; REG Node = 'lock:inst\|update:u1\|current_pass\[2\]~latch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lock:inst|update:u1|current_pass[2]~latch } "NODE_NAME" } } { "lock.v" "" { Text "C:/Users/Administrator/OneDrive/Desktop/lock/lock.v" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.612 ns) 1.612 ns lock:inst\|update:u1\|current_pass~12 2 COMB LOOP LCCOMB_X48_Y10_N26 2 " "Info: 2: + IC(0.000 ns) + CELL(1.612 ns) = 1.612 ns; Loc. = LCCOMB_X48_Y10_N26; Fanout = 2; COMB LOOP Node = 'lock:inst\|update:u1\|current_pass~12'" { { "Info" "ITDB_PART_OF_SCC" "lock:inst\|update:u1\|current_pass\[2\]~head_lut LCCOMB_X49_Y10_N14 " "Info: Loc. = LCCOMB_X49_Y10_N14; Node \"lock:inst\|update:u1\|current_pass\[2\]~head_lut\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lock:inst|update:u1|current_pass[2]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "lock:inst\|update:u1\|current_pass~12 LCCOMB_X48_Y10_N26 " "Info: Loc. = LCCOMB_X48_Y10_N26; Node \"lock:inst\|update:u1\|current_pass~12\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lock:inst|update:u1|current_pass~12 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lock:inst|update:u1|current_pass[2]~head_lut } "NODE_NAME" } } { "lock.v" "" { Text "C:/Users/Administrator/OneDrive/Desktop/lock/lock.v" 96 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lock:inst|update:u1|current_pass~12 } "NODE_NAME" } } { "lock.v" "" { Text "C:/Users/Administrator/OneDrive/Desktop/lock/lock.v" 88 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.612 ns" { lock:inst|update:u1|current_pass[2]~latch lock:inst|update:u1|current_pass~12 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.178 ns) 2.088 ns lock:inst\|update:u1\|current_pass\[2\]~latch 3 REG LCCOMB_X48_Y10_N30 4 " "Info: 3: + IC(0.298 ns) + CELL(0.178 ns) = 2.088 ns; Loc. = LCCOMB_X48_Y10_N30; Fanout = 4; REG Node = 'lock:inst\|update:u1\|current_pass\[2\]~latch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.476 ns" { lock:inst|update:u1|current_pass~12 lock:inst|update:u1|current_pass[2]~latch } "NODE_NAME" } } { "lock.v" "" { Text "C:/Users/Administrator/OneDrive/Desktop/lock/lock.v" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.790 ns ( 85.73 % ) " "Info: Total cell delay = 1.790 ns ( 85.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.298 ns ( 14.27 % ) " "Info: Total interconnect delay = 0.298 ns ( 14.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.088 ns" { lock:inst|update:u1|current_pass[2]~latch lock:inst|update:u1|current_pass~12 lock:inst|update:u1|current_pass[2]~latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.088 ns" { lock:inst|update:u1|current_pass[2]~latch {} lock:inst|update:u1|current_pass~12 {} lock:inst|update:u1|current_pass[2]~latch {} } { 0.000ns 0.000ns 0.298ns } { 0.000ns 1.612ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "reset destination 2.628 ns + Shortest register " "Info: + Shortest clock path from clock \"reset\" to destination register is 2.628 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns reset 1 CLK PIN_T22 20 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T22; Fanout = 20; CLK Node = 'reset'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "blk_diagram.bdf" "" { Schematic "C:/Users/Administrator/OneDrive/Desktop/lock/blk_diagram.bdf" { { 208 192 360 224 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.432 ns) + CELL(0.322 ns) 2.628 ns lock:inst\|update:u1\|current_pass\[2\]~latch 2 REG LCCOMB_X48_Y10_N30 4 " "Info: 2: + IC(1.432 ns) + CELL(0.322 ns) = 2.628 ns; Loc. = LCCOMB_X48_Y10_N30; Fanout = 4; REG Node = 'lock:inst\|update:u1\|current_pass\[2\]~latch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.754 ns" { reset lock:inst|update:u1|current_pass[2]~latch } "NODE_NAME" } } { "lock.v" "" { Text "C:/Users/Administrator/OneDrive/Desktop/lock/lock.v" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.196 ns ( 45.51 % ) " "Info: Total cell delay = 1.196 ns ( 45.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.432 ns ( 54.49 % ) " "Info: Total interconnect delay = 1.432 ns ( 54.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.628 ns" { reset lock:inst|update:u1|current_pass[2]~latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.628 ns" { reset {} reset~combout {} lock:inst|update:u1|current_pass[2]~latch {} } { 0.000ns 0.000ns 1.432ns } { 0.000ns 0.874ns 0.322ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "reset source 2.628 ns - Longest register " "Info: - Longest clock path from clock \"reset\" to source register is 2.628 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns reset 1 CLK PIN_T22 20 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T22; Fanout = 20; CLK Node = 'reset'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "blk_diagram.bdf" "" { Schematic "C:/Users/Administrator/OneDrive/Desktop/lock/blk_diagram.bdf" { { 208 192 360 224 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.432 ns) + CELL(0.322 ns) 2.628 ns lock:inst\|update:u1\|current_pass\[2\]~latch 2 REG LCCOMB_X48_Y10_N30 4 " "Info: 2: + IC(1.432 ns) + CELL(0.322 ns) = 2.628 ns; Loc. = LCCOMB_X48_Y10_N30; Fanout = 4; REG Node = 'lock:inst\|update:u1\|current_pass\[2\]~latch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.754 ns" { reset lock:inst|update:u1|current_pass[2]~latch } "NODE_NAME" } } { "lock.v" "" { Text "C:/Users/Administrator/OneDrive/Desktop/lock/lock.v" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.196 ns ( 45.51 % ) " "Info: Total cell delay = 1.196 ns ( 45.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.432 ns ( 54.49 % ) " "Info: Total interconnect delay = 1.432 ns ( 54.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.628 ns" { reset lock:inst|update:u1|current_pass[2]~latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.628 ns" { reset {} reset~combout {} lock:inst|update:u1|current_pass[2]~latch {} } { 0.000ns 0.000ns 1.432ns } { 0.000ns 0.874ns 0.322ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.628 ns" { reset lock:inst|update:u1|current_pass[2]~latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.628 ns" { reset {} reset~combout {} lock:inst|update:u1|current_pass[2]~latch {} } { 0.000ns 0.000ns 1.432ns } { 0.000ns 0.874ns 0.322ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "lock.v" "" { Text "C:/Users/Administrator/OneDrive/Desktop/lock/lock.v" 96 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.153 ns + " "Info: + Micro setup delay of destination is 1.153 ns" {  } { { "lock.v" "" { Text "C:/Users/Administrator/OneDrive/Desktop/lock/lock.v" 96 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.088 ns" { lock:inst|update:u1|current_pass[2]~latch lock:inst|update:u1|current_pass~12 lock:inst|update:u1|current_pass[2]~latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.088 ns" { lock:inst|update:u1|current_pass[2]~latch {} lock:inst|update:u1|current_pass~12 {} lock:inst|update:u1|current_pass[2]~latch {} } { 0.000ns 0.000ns 0.298ns } { 0.000ns 1.612ns 0.178ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.628 ns" { reset lock:inst|update:u1|current_pass[2]~latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.628 ns" { reset {} reset~combout {} lock:inst|update:u1|current_pass[2]~latch {} } { 0.000ns 0.000ns 1.432ns } { 0.000ns 0.874ns 0.322ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lock:inst\|update:u1\|current_pass\[1\]~latch reset reset 6.611 ns register " "Info: tsu for register \"lock:inst\|update:u1\|current_pass\[1\]~latch\" (data pin = \"reset\", clock pin = \"reset\") is 6.611 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.805 ns + Longest pin register " "Info: + Longest pin to register delay is 7.805 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns reset 1 CLK PIN_T22 20 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T22; Fanout = 20; CLK Node = 'reset'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "blk_diagram.bdf" "" { Schematic "C:/Users/Administrator/OneDrive/Desktop/lock/blk_diagram.bdf" { { 208 192 360 224 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(6.294 ns) 7.168 ns lock:inst\|update:u1\|current_pass~14 2 COMB LOOP LCCOMB_X49_Y10_N20 2 " "Info: 2: + IC(0.000 ns) + CELL(6.294 ns) = 7.168 ns; Loc. = LCCOMB_X49_Y10_N20; Fanout = 2; COMB LOOP Node = 'lock:inst\|update:u1\|current_pass~14'" { { "Info" "ITDB_PART_OF_SCC" "lock:inst\|update:u1\|current_pass\[1\]~head_lut LCCOMB_X49_Y10_N26 " "Info: Loc. = LCCOMB_X49_Y10_N26; Node \"lock:inst\|update:u1\|current_pass\[1\]~head_lut\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lock:inst|update:u1|current_pass[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "lock:inst\|update:u1\|current_pass~14 LCCOMB_X49_Y10_N20 " "Info: Loc. = LCCOMB_X49_Y10_N20; Node \"lock:inst\|update:u1\|current_pass~14\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lock:inst|update:u1|current_pass~14 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lock:inst|update:u1|current_pass[1]~head_lut } "NODE_NAME" } } { "lock.v" "" { Text "C:/Users/Administrator/OneDrive/Desktop/lock/lock.v" 96 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lock:inst|update:u1|current_pass~14 } "NODE_NAME" } } { "lock.v" "" { Text "C:/Users/Administrator/OneDrive/Desktop/lock/lock.v" 88 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.294 ns" { reset lock:inst|update:u1|current_pass~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.315 ns) + CELL(0.322 ns) 7.805 ns lock:inst\|update:u1\|current_pass\[1\]~latch 3 REG LCCOMB_X49_Y10_N30 4 " "Info: 3: + IC(0.315 ns) + CELL(0.322 ns) = 7.805 ns; Loc. = LCCOMB_X49_Y10_N30; Fanout = 4; REG Node = 'lock:inst\|update:u1\|current_pass\[1\]~latch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.637 ns" { lock:inst|update:u1|current_pass~14 lock:inst|update:u1|current_pass[1]~latch } "NODE_NAME" } } { "lock.v" "" { Text "C:/Users/Administrator/OneDrive/Desktop/lock/lock.v" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.490 ns ( 95.96 % ) " "Info: Total cell delay = 7.490 ns ( 95.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.315 ns ( 4.04 % ) " "Info: Total interconnect delay = 0.315 ns ( 4.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.805 ns" { reset lock:inst|update:u1|current_pass~14 lock:inst|update:u1|current_pass[1]~latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.805 ns" { reset {} reset~combout {} lock:inst|update:u1|current_pass~14 {} lock:inst|update:u1|current_pass[1]~latch {} } { 0.000ns 0.000ns 0.000ns 0.315ns } { 0.000ns 0.874ns 6.294ns 0.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.030 ns + " "Info: + Micro setup delay of destination is 1.030 ns" {  } { { "lock.v" "" { Text "C:/Users/Administrator/OneDrive/Desktop/lock/lock.v" 96 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "reset destination 2.224 ns - Shortest register " "Info: - Shortest clock path from clock \"reset\" to destination register is 2.224 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns reset 1 CLK PIN_T22 20 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T22; Fanout = 20; CLK Node = 'reset'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "blk_diagram.bdf" "" { Schematic "C:/Users/Administrator/OneDrive/Desktop/lock/blk_diagram.bdf" { { 208 192 360 224 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.172 ns) + CELL(0.178 ns) 2.224 ns lock:inst\|update:u1\|current_pass\[1\]~latch 2 REG LCCOMB_X49_Y10_N30 4 " "Info: 2: + IC(1.172 ns) + CELL(0.178 ns) = 2.224 ns; Loc. = LCCOMB_X49_Y10_N30; Fanout = 4; REG Node = 'lock:inst\|update:u1\|current_pass\[1\]~latch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.350 ns" { reset lock:inst|update:u1|current_pass[1]~latch } "NODE_NAME" } } { "lock.v" "" { Text "C:/Users/Administrator/OneDrive/Desktop/lock/lock.v" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.052 ns ( 47.30 % ) " "Info: Total cell delay = 1.052 ns ( 47.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.172 ns ( 52.70 % ) " "Info: Total interconnect delay = 1.172 ns ( 52.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.224 ns" { reset lock:inst|update:u1|current_pass[1]~latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.224 ns" { reset {} reset~combout {} lock:inst|update:u1|current_pass[1]~latch {} } { 0.000ns 0.000ns 1.172ns } { 0.000ns 0.874ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.805 ns" { reset lock:inst|update:u1|current_pass~14 lock:inst|update:u1|current_pass[1]~latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.805 ns" { reset {} reset~combout {} lock:inst|update:u1|current_pass~14 {} lock:inst|update:u1|current_pass[1]~latch {} } { 0.000ns 0.000ns 0.000ns 0.315ns } { 0.000ns 0.874ns 6.294ns 0.322ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.224 ns" { reset lock:inst|update:u1|current_pass[1]~latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.224 ns" { reset {} reset~combout {} lock:inst|update:u1|current_pass[1]~latch {} } { 0.000ns 0.000ns 1.172ns } { 0.000ns 0.874ns 0.178ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk buzzer lock:inst\|compare:cmp\|out 7.575 ns register " "Info: tco from clock \"clk\" to destination pin \"buzzer\" through register \"lock:inst\|compare:cmp\|out\" is 7.575 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.539 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.539 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns clk 1 CLK PIN_R22 4 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "blk_diagram.bdf" "" { Schematic "C:/Users/Administrator/OneDrive/Desktop/lock/blk_diagram.bdf" { { 224 192 360 240 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.073 ns) + CELL(0.602 ns) 2.539 ns lock:inst\|compare:cmp\|out 2 REG LCFF_X49_Y10_N25 14 " "Info: 2: + IC(1.073 ns) + CELL(0.602 ns) = 2.539 ns; Loc. = LCFF_X49_Y10_N25; Fanout = 14; REG Node = 'lock:inst\|compare:cmp\|out'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.675 ns" { clk lock:inst|compare:cmp|out } "NODE_NAME" } } { "lock.v" "" { Text "C:/Users/Administrator/OneDrive/Desktop/lock/lock.v" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.466 ns ( 57.74 % ) " "Info: Total cell delay = 1.466 ns ( 57.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.073 ns ( 42.26 % ) " "Info: Total interconnect delay = 1.073 ns ( 42.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.539 ns" { clk lock:inst|compare:cmp|out } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.539 ns" { clk {} clk~combout {} lock:inst|compare:cmp|out {} } { 0.000ns 0.000ns 1.073ns } { 0.000ns 0.864ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "lock.v" "" { Text "C:/Users/Administrator/OneDrive/Desktop/lock/lock.v" 61 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.759 ns + Longest register pin " "Info: + Longest register to pin delay is 4.759 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lock:inst\|compare:cmp\|out 1 REG LCFF_X49_Y10_N25 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X49_Y10_N25; Fanout = 14; REG Node = 'lock:inst\|compare:cmp\|out'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lock:inst|compare:cmp|out } "NODE_NAME" } } { "lock.v" "" { Text "C:/Users/Administrator/OneDrive/Desktop/lock/lock.v" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.875 ns) + CELL(0.322 ns) 1.197 ns lock:inst\|buzzer_ctrl:buzz\|buzzer 2 COMB LCCOMB_X48_Y10_N8 1 " "Info: 2: + IC(0.875 ns) + CELL(0.322 ns) = 1.197 ns; Loc. = LCCOMB_X48_Y10_N8; Fanout = 1; COMB Node = 'lock:inst\|buzzer_ctrl:buzz\|buzzer'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.197 ns" { lock:inst|compare:cmp|out lock:inst|buzzer_ctrl:buzz|buzzer } "NODE_NAME" } } { "lock.v" "" { Text "C:/Users/Administrator/OneDrive/Desktop/lock/lock.v" 112 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(2.840 ns) 4.759 ns buzzer 3 PIN PIN_R20 0 " "Info: 3: + IC(0.722 ns) + CELL(2.840 ns) = 4.759 ns; Loc. = PIN_R20; Fanout = 0; PIN Node = 'buzzer'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.562 ns" { lock:inst|buzzer_ctrl:buzz|buzzer buzzer } "NODE_NAME" } } { "blk_diagram.bdf" "" { Schematic "C:/Users/Administrator/OneDrive/Desktop/lock/blk_diagram.bdf" { { 192 512 688 208 "buzzer" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.162 ns ( 66.44 % ) " "Info: Total cell delay = 3.162 ns ( 66.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.597 ns ( 33.56 % ) " "Info: Total interconnect delay = 1.597 ns ( 33.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.759 ns" { lock:inst|compare:cmp|out lock:inst|buzzer_ctrl:buzz|buzzer buzzer } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.759 ns" { lock:inst|compare:cmp|out {} lock:inst|buzzer_ctrl:buzz|buzzer {} buzzer {} } { 0.000ns 0.875ns 0.722ns } { 0.000ns 0.322ns 2.840ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.539 ns" { clk lock:inst|compare:cmp|out } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.539 ns" { clk {} clk~combout {} lock:inst|compare:cmp|out {} } { 0.000ns 0.000ns 1.073ns } { 0.000ns 0.864ns 0.602ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.759 ns" { lock:inst|compare:cmp|out lock:inst|buzzer_ctrl:buzz|buzzer buzzer } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.759 ns" { lock:inst|compare:cmp|out {} lock:inst|buzzer_ctrl:buzz|buzzer {} buzzer {} } { 0.000ns 0.875ns 0.722ns } { 0.000ns 0.322ns 2.840ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lock:inst\|compare:cmp\|out digit\[1\] clk 0.517 ns register " "Info: th for register \"lock:inst\|compare:cmp\|out\" (data pin = \"digit\[1\]\", clock pin = \"clk\") is 0.517 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.539 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.539 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns clk 1 CLK PIN_R22 4 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "blk_diagram.bdf" "" { Schematic "C:/Users/Administrator/OneDrive/Desktop/lock/blk_diagram.bdf" { { 224 192 360 240 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.073 ns) + CELL(0.602 ns) 2.539 ns lock:inst\|compare:cmp\|out 2 REG LCFF_X49_Y10_N25 14 " "Info: 2: + IC(1.073 ns) + CELL(0.602 ns) = 2.539 ns; Loc. = LCFF_X49_Y10_N25; Fanout = 14; REG Node = 'lock:inst\|compare:cmp\|out'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.675 ns" { clk lock:inst|compare:cmp|out } "NODE_NAME" } } { "lock.v" "" { Text "C:/Users/Administrator/OneDrive/Desktop/lock/lock.v" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.466 ns ( 57.74 % ) " "Info: Total cell delay = 1.466 ns ( 57.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.073 ns ( 42.26 % ) " "Info: Total interconnect delay = 1.073 ns ( 42.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.539 ns" { clk lock:inst|compare:cmp|out } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.539 ns" { clk {} clk~combout {} lock:inst|compare:cmp|out {} } { 0.000ns 0.000ns 1.073ns } { 0.000ns 0.864ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "lock.v" "" { Text "C:/Users/Administrator/OneDrive/Desktop/lock/lock.v" 61 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.308 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.308 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns digit\[1\] 1 PIN PIN_L21 8 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L21; Fanout = 8; PIN Node = 'digit\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { digit[1] } "NODE_NAME" } } { "blk_diagram.bdf" "" { Schematic "C:/Users/Administrator/OneDrive/Desktop/lock/blk_diagram.bdf" { { 176 192 360 192 "digit\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.864 ns) + CELL(0.322 ns) 2.212 ns lock:inst\|compare:cmp\|Equal0~2 2 COMB LCCOMB_X49_Y10_N24 1 " "Info: 2: + IC(0.864 ns) + CELL(0.322 ns) = 2.212 ns; Loc. = LCCOMB_X49_Y10_N24; Fanout = 1; COMB Node = 'lock:inst\|compare:cmp\|Equal0~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.186 ns" { digit[1] lock:inst|compare:cmp|Equal0~2 } "NODE_NAME" } } { "lock.v" "" { Text "C:/Users/Administrator/OneDrive/Desktop/lock/lock.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 2.308 ns lock:inst\|compare:cmp\|out 3 REG LCFF_X49_Y10_N25 14 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 2.308 ns; Loc. = LCFF_X49_Y10_N25; Fanout = 14; REG Node = 'lock:inst\|compare:cmp\|out'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { lock:inst|compare:cmp|Equal0~2 lock:inst|compare:cmp|out } "NODE_NAME" } } { "lock.v" "" { Text "C:/Users/Administrator/OneDrive/Desktop/lock/lock.v" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.444 ns ( 62.56 % ) " "Info: Total cell delay = 1.444 ns ( 62.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.864 ns ( 37.44 % ) " "Info: Total interconnect delay = 0.864 ns ( 37.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.308 ns" { digit[1] lock:inst|compare:cmp|Equal0~2 lock:inst|compare:cmp|out } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.308 ns" { digit[1] {} digit[1]~combout {} lock:inst|compare:cmp|Equal0~2 {} lock:inst|compare:cmp|out {} } { 0.000ns 0.000ns 0.864ns 0.000ns } { 0.000ns 1.026ns 0.322ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.539 ns" { clk lock:inst|compare:cmp|out } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.539 ns" { clk {} clk~combout {} lock:inst|compare:cmp|out {} } { 0.000ns 0.000ns 1.073ns } { 0.000ns 0.864ns 0.602ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.308 ns" { digit[1] lock:inst|compare:cmp|Equal0~2 lock:inst|compare:cmp|out } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.308 ns" { digit[1] {} digit[1]~combout {} lock:inst|compare:cmp|Equal0~2 {} lock:inst|compare:cmp|out {} } { 0.000ns 0.000ns 0.864ns 0.000ns } { 0.000ns 1.026ns 0.322ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 18 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "193 " "Info: Peak virtual memory: 193 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 14 09:49:29 2023 " "Info: Processing ended: Tue Feb 14 09:49:29 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II " "Info: Running Quartus II EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 14 09:49:30 2023 " "Info: Processing started: Tue Feb 14 09:49:30 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off lock -c lock " "Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off lock -c lock" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "lock.vo lock_v.sdo M:/Codes/Verilog/logic_analy/simulation/qsim// simulation " "Info: Generated files \"lock.vo\" and \"lock_v.sdo\" in directory \"M:/Codes/Verilog/logic_analy/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 0 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II " "Info: Quartus II EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "172 " "Info: Peak virtual memory: 172 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 14 09:49:30 2023 " "Info: Processing ended: Tue Feb 14 09:49:30 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 38 s " "Info: Quartus II Full Compilation was successful. 0 errors, 38 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II " "Info: Running Quartus II Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 14 09:50:01 2023 " "Info: Processing started: Tue Feb 14 09:50:01 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_rpp lock -c lock --netlist_type=sgate " "Info: Command: quartus_rpp lock -c lock --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II " "Info: Quartus II Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "166 " "Info: Peak virtual memory: 166 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 14 09:50:01 2023 " "Info: Processing ended: Tue Feb 14 09:50:01 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
