Project README
-------
Module heirarchy
Core
- Corelet
    - L0
    - MAC Array
    - OFIFO
    - SFP
- PSUM Memory (SRAM)
    - Simple memory that TB (Control) writes into and Corelet reads out of (via TB Control)
- Activation Memory (SRAM)
    - Simple memory that TB (Control) writes into and Corelet reads out of (via TB Control)
