// Seed: 2200791741
module module_0 (
    input wand id_0,
    input wire id_1
);
  assign {-1'h0, id_1} = -1;
  wire id_3, id_4;
  logic [7:0][-1 'b0] id_5;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    output wire id_0,
    output wire id_1,
    output wire id_2,
    input  wire id_3,
    input  tri0 id_4,
    output wor  id_5,
    output tri0 id_6,
    output tri0 id_7
);
  assign id_7 = id_3;
  id_9(
      id_2
  );
  always id_1 = -1;
  module_0 modCall_1 (
      id_3,
      id_3
  );
endmodule
