Flow report for VHDL4_Antoine_Phan
Wed Oct 26 22:08:38 2022
Quartus Prime Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Flow Summary                                                                  ;
+---------------------------------+---------------------------------------------+
; Flow Status                     ; Successful - Wed Oct 26 22:08:38 2022       ;
; Quartus Prime Version           ; 21.1.1 Build 850 06/23/2022 SJ Lite Edition ;
; Revision Name                   ; VHDL4_Antoine_Phan                          ;
; Top-level Entity Name           ; Antoine_Phan_Wrapper                        ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CSEMA5F31C6                                ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 19 / 32,070 ( < 1 % )                       ;
; Total registers                 ; 0                                           ;
; Total pins                      ; 36 / 457 ( 8 % )                            ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0 / 4,065,280 ( 0 % )                       ;
; Total DSP Blocks                ; 0 / 87 ( 0 % )                              ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0 / 6 ( 0 % )                               ;
; Total DLLs                      ; 0 / 4 ( 0 % )                               ;
+---------------------------------+---------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 10/26/2022 22:07:48 ;
; Main task         ; Compilation         ;
; Revision Name     ; VHDL4_Antoine_Phan  ;
+-------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                          ;
+-------------------------------------+----------------------------------------+--------------------+----------------------+----------------+
; Assignment Name                     ; Value                                  ; Default Value      ; Entity Name          ; Section Id     ;
+-------------------------------------+----------------------------------------+--------------------+----------------------+----------------+
; COMPILER_SIGNATURE_ID               ; 106594150217876.166683646830115        ; --                 ; --                   ; --             ;
; EDA_OUTPUT_DATA_FORMAT              ; Vhdl                                   ; --                 ; --                   ; eda_simulation ;
; EDA_SIMULATION_TOOL                 ; Questa Intel FPGA (VHDL)               ; <None>             ; --                   ; --             ;
; EDA_TIME_SCALE                      ; 1 ps                                   ; --                 ; --                   ; eda_simulation ;
; MAX_CORE_JUNCTION_TEMP              ; 85                                     ; --                 ; --                   ; --             ;
; MIN_CORE_JUNCTION_TEMP              ; 0                                      ; --                 ; --                   ; --             ;
; OUTPUT_IO_TIMING_FAR_END_VMEAS      ; Half Signal Swing                      ; --                 ; --                   ; --             ;
; OUTPUT_IO_TIMING_FAR_END_VMEAS      ; Half Signal Swing                      ; --                 ; --                   ; --             ;
; OUTPUT_IO_TIMING_NEAR_END_VMEAS     ; Half Vccio                             ; --                 ; --                   ; --             ;
; OUTPUT_IO_TIMING_NEAR_END_VMEAS     ; Half Vccio                             ; --                 ; --                   ; --             ;
; PARTITION_COLOR                     ; -- (Not supported for targeted family) ; --                 ; Antoine_Phan_Wrapper ; Top            ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; -- (Not supported for targeted family) ; --                 ; Antoine_Phan_Wrapper ; Top            ;
; PARTITION_NETLIST_TYPE              ; -- (Not supported for targeted family) ; --                 ; Antoine_Phan_Wrapper ; Top            ;
; POWER_BOARD_THERMAL_MODEL           ; None (CONSERVATIVE)                    ; --                 ; --                   ; --             ;
; POWER_PRESET_COOLING_SOLUTION       ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW  ; --                 ; --                   ; --             ;
; PROJECT_OUTPUT_DIRECTORY            ; output_files                           ; --                 ; --                   ; --             ;
; TOP_LEVEL_ENTITY                    ; Antoine_Phan_Wrapper                   ; VHDL4_Antoine_Phan ; --                   ; --             ;
+-------------------------------------+----------------------------------------+--------------------+----------------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                        ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis ; 00:00:08     ; 1.0                     ; 499 MB              ; 00:00:21                           ;
; Fitter               ; 00:00:26     ; 1.0                     ; 1875 MB             ; 00:00:47                           ;
; Assembler            ; 00:00:07     ; 1.0                     ; 522 MB              ; 00:00:07                           ;
; Timing Analyzer      ; 00:00:04     ; 1.1                     ; 847 MB              ; 00:00:04                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 700 MB              ; 00:00:01                           ;
; Total                ; 00:00:46     ; --                      ; --                  ; 00:01:20                           ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+


+------------------------------------------------------------------------------------+
; Flow OS Summary                                                                    ;
+----------------------+------------------+------------+------------+----------------+
; Module Name          ; Machine Hostname ; OS Name    ; OS Version ; Processor type ;
+----------------------+------------------+------------+------------+----------------+
; Analysis & Synthesis ; archiee          ; Arch Linux ; Arch Linux ; x86_64         ;
; Fitter               ; archiee          ; Arch Linux ; Arch Linux ; x86_64         ;
; Assembler            ; archiee          ; Arch Linux ; Arch Linux ; x86_64         ;
; Timing Analyzer      ; archiee          ; Arch Linux ; Arch Linux ; x86_64         ;
; EDA Netlist Writer   ; archiee          ; Arch Linux ; Arch Linux ; x86_64         ;
+----------------------+------------------+------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off VHDL4_Antoine_Phan -c VHDL4_Antoine_Phan
quartus_fit --read_settings_files=off --write_settings_files=off VHDL4_Antoine_Phan -c VHDL4_Antoine_Phan
quartus_asm --read_settings_files=off --write_settings_files=off VHDL4_Antoine_Phan -c VHDL4_Antoine_Phan
quartus_sta VHDL4_Antoine_Phan -c VHDL4_Antoine_Phan
quartus_eda --read_settings_files=off --write_settings_files=off VHDL4_Antoine_Phan -c VHDL4_Antoine_Phan



