@W: MT530 :"d:\chang\_74hc112\hdl\hc112.v":8:2:8:7|Found inferred clock _74HC112|Clk which controls 1 sequential elements including Q. This clock has no specified timing constraint which may adversely impact design performance. 
