--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml juntar.twx juntar.ncd -o juntar.twr juntar.pcf -ucf
BasysRevEGeneralYo.ucf

Design file:              juntar.ncd
Physical constraint file: juntar.pcf
Device,package,speed:     xc3s100e,tq144,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
encoder1    |    0.701(R)|    0.621(R)|clk_BUFGP         |   0.000|
encoder2    |    4.669(R)|   -0.207(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
anodo<0>    |    8.946(R)|clk_BUFGP         |   0.000|
anodo<1>    |    8.474(R)|clk_BUFGP         |   0.000|
anodo<2>    |    8.434(R)|clk_BUFGP         |   0.000|
anodo<3>    |    8.879(R)|clk_BUFGP         |   0.000|
motor1      |    7.954(R)|clk_BUFGP         |   0.000|
segmento<0> |   13.945(R)|clk_BUFGP         |   0.000|
segmento<1> |   13.900(R)|clk_BUFGP         |   0.000|
segmento<2> |   13.975(R)|clk_BUFGP         |   0.000|
segmento<3> |   13.688(R)|clk_BUFGP         |   0.000|
segmento<4> |   13.690(R)|clk_BUFGP         |   0.000|
segmento<5> |   13.956(R)|clk_BUFGP         |   0.000|
segmento<6> |   12.531(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.989|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
btn_reset      |anodo<0>       |    7.777|
btn_reset      |anodo<1>       |    7.806|
btn_reset      |anodo<2>       |    7.741|
btn_reset      |anodo<3>       |    7.247|
---------------+---------------+---------+


Analysis completed Fri Sep 13 18:23:44 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4504 MB



