v 20110115 2
C 40000 40000 0 0 0 title-B.sym
C 45000 47200 1 90 0 capacitor-4.sym
{
T 43900 47400 5 10 0 1 90 0 1
device=POLARIZED_CAPACITOR
T 44500 47400 5 10 1 1 90 0 1
refdes=C1
T 44300 47400 5 10 0 1 90 0 1
symversion=0.1
T 45000 47200 5 10 1 1 90 0 1
value=359.98F
}
C 45000 46100 1 90 0 capacitor-4.sym
{
T 43900 46300 5 10 0 1 90 0 1
device=POLARIZED_CAPACITOR
T 44500 46300 5 10 1 1 90 0 1
refdes=C2
T 44300 46300 5 10 0 1 90 0 1
symversion=0.1
T 45000 46100 5 10 1 1 90 0 1
value=360.01F
}
C 45000 45000 1 90 0 capacitor-4.sym
{
T 43900 45200 5 10 0 1 90 0 1
device=POLARIZED_CAPACITOR
T 44500 45200 5 10 1 1 90 0 1
refdes=C3
T 44300 45200 5 10 0 1 90 0 1
symversion=0.1
T 45000 45000 5 10 1 1 90 0 1
value=360.03F
}
C 45000 43900 1 90 0 capacitor-4.sym
{
T 43900 44100 5 10 0 1 90 0 1
device=POLARIZED_CAPACITOR
T 44500 44100 5 10 1 1 90 0 1
refdes=C4
T 44300 44100 5 10 0 1 90 0 1
symversion=0.1
T 45000 43900 5 10 1 1 90 0 1
value=359.97F
}
C 45000 42800 1 90 0 capacitor-4.sym
{
T 43900 43000 5 10 0 1 90 0 1
device=POLARIZED_CAPACITOR
T 44500 43000 5 10 1 1 90 0 1
refdes=C5
T 44300 43000 5 10 0 1 90 0 1
symversion=0.1
T 45000 42800 5 10 1 1 90 0 1
value=360F
}
N 44800 48600 51900 48600 4
N 49700 48600 49700 50200 4
N 42300 50200 49700 50200 4
N 44800 42800 44800 42200 4
N 42300 42200 51900 42200 4
N 51900 47900 51900 48600 4
N 51900 46900 51900 42200 4
N 44800 43900 44800 43700 4
N 44800 45000 44800 44800 4
N 44800 46100 44800 45900 4
N 44800 47200 44800 47000 4
N 44800 48100 46300 48100 4
N 44800 47100 46300 47100 4
N 44800 46000 46300 46000 4
N 44800 44900 46300 44900 4
N 44800 43800 46300 43800 4
N 44800 42700 46300 42700 4
C 46400 42700 1 90 0 resistor-2.sym
{
T 46050 43100 5 10 0 0 90 0 1
device=RESISTOR
T 46100 42900 5 10 1 1 90 0 1
refdes=R5
}
C 46400 43800 1 90 0 resistor-2.sym
{
T 46050 44200 5 10 0 0 90 0 1
device=RESISTOR
T 46100 44000 5 10 1 1 90 0 1
refdes=R4
}
C 46400 44900 1 90 0 resistor-2.sym
{
T 46050 45300 5 10 0 0 90 0 1
device=RESISTOR
T 46100 45100 5 10 1 1 90 0 1
refdes=R3
}
C 46400 46000 1 90 0 resistor-2.sym
{
T 46050 46400 5 10 0 0 90 0 1
device=RESISTOR
T 46100 46200 5 10 1 1 90 0 1
refdes=R2
}
C 46400 47100 1 90 0 resistor-2.sym
{
T 46050 47500 5 10 0 0 90 0 1
device=RESISTOR
T 46100 47300 5 10 1 1 90 0 1
refdes=R1
}
N 46300 48100 46300 48000 4
N 46300 47100 46300 46900 4
N 46300 46000 46300 45800 4
N 46300 44900 46300 44700 4
N 46300 43800 46300 43600 4
N 44800 48100 44800 48600 4
C 54400 46600 1 0 0 gnd-2.sym
C 54200 46900 1 0 0 vsin-1.sym
{
T 54900 47550 5 10 1 1 0 0 1
refdes=V1
T 54900 47750 5 10 0 0 0 0 1
device=vsin
T 54900 47950 5 10 0 0 0 0 1
footprint=none
T 54900 47350 5 10 1 1 0 0 1
value=sin 0 24 30
}
N 54500 48100 53700 48100 4
N 51900 46900 52500 46900 4
C 53700 48000 1 180 0 bridge-1.sym
{
T 53500 47000 5 10 1 1 180 0 1
refdes=U1
T 53500 46600 5 10 0 0 180 0 1
device=bridge
T 53500 46200 5 10 0 0 180 0 1
symversion=0.1
}
N 51900 47900 52500 47900 4
N 52500 47900 52500 47800 4
N 53700 48100 53700 47800 4
N 53700 46900 53700 47300 4
N 53700 46900 54500 46900 4
N 52500 47300 52500 46900 4
N 42300 50200 42300 47700 4
{
T 42300 50200 5 10 1 1 0 0 1
netname=output_n
}
N 42300 46500 42300 42200 4
{
T 42300 46500 5 10 1 1 0 0 1
netname=output_p
}
