Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b3b8889d8a91458abba2b5abfc5b9f6b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_segment_behav xil_defaultlib.tb_segment xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-277] actual bit length 32 differs from formal bit length 1 [C:/Users/Malav/Documents/EE316Lab/LabWork/Lab3_2/Lab3_2.srcs/sources_1/new/segment_display.v:10]
WARNING: [VRFC 10-277] actual bit length 32 differs from formal bit length 1 [C:/Users/Malav/Documents/EE316Lab/LabWork/Lab3_2/Lab3_2.srcs/sources_1/new/segment_display.v:11]
WARNING: [VRFC 10-277] actual bit length 32 differs from formal bit length 1 [C:/Users/Malav/Documents/EE316Lab/LabWork/Lab3_2/Lab3_2.srcs/sources_1/new/segment_display.v:12]
WARNING: [VRFC 10-277] actual bit length 32 differs from formal bit length 1 [C:/Users/Malav/Documents/EE316Lab/LabWork/Lab3_2/Lab3_2.srcs/sources_1/new/segment_display.v:13]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.segment_display
Compiling module xil_defaultlib.tb_segment
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_segment_behav
