Starting process: Module

Starting process: 

SCUBA, Version Diamond (64-bit) 3.12.0.240.2
Thu Jul 04 17:23:43 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : D:\Diamond\diamond\3.12\ispfpga\bin\nt64\scuba.exe -w -n add -lang verilog -synth lse -bus_exp 7 -bb -arch xo2c00 -type mgaddsub -width 16 -unsigned -cin -cout -pipeline 0 
    Circuit name     : add
    Module type      : add
    Module Version   : 3.5
    Width            : 16
    Ports            : 
	Inputs       : DataA[15:0], DataB[15:0], Cin
	Outputs      : Result[15:0], Cout
    I/O buffer       : not inserted
    Representation   : unsigned number
    EDIF output      : add.edn
    Verilog output   : add.v
    Verilog template : add_tmpl.v
    Verilog testbench: tb_add_tmpl.v
    Verilog purpose  : for synthesis and simulation
    Bus notation     : big endian
    Report output    : add.srp
    Estimated Resource Usage:
            LUT : 22

END   SCUBA Module Synthesis

File: add.lpc created.


End process: completed successfully.


Total Warnings:  0

Total Errors:  0


