Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Nov 18 12:28:06 2021
| Host         : LAPTOP-6SUQ7SD3 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Drone_control_sets_placed.rpt
| Design       : Drone
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    16 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      6 |            1 |
|      8 |            1 |
|     12 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              14 |            4 |
| No           | No                    | Yes                    |               2 |            1 |
| No           | Yes                   | No                     |              12 |            2 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              28 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+-----------------------------------+-----------------------------------+------------------+----------------+
|      Clock Signal      |           Enable Signal           |          Set/Reset Signal         | Slice Load Count | Bel Load Count |
+------------------------+-----------------------------------+-----------------------------------+------------------+----------------+
|  Clock_IBUF_BUFG       |                                   | BP_Reset_IBUF                     |                1 |              2 |
|  Clock_IBUF_BUFG       |                                   |                                   |                2 |              6 |
|  SPEED_BLOCK/Rythm_CLK |                                   |                                   |                2 |              8 |
|  SPEED_BLOCK/Rythm_CLK |                                   | SPEED_BLOCK/PWMcnt[6]_i_1_n_0     |                2 |             12 |
|  Clock_IBUF_BUFG       | SPEED_BLOCK/Rythm_cnt[13]_i_2_n_0 | SPEED_BLOCK/Rythm_cnt[13]_i_1_n_0 |                5 |             28 |
+------------------------+-----------------------------------+-----------------------------------+------------------+----------------+


