# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"test1_tb_func_synth.v" \
"../../../../../Lab4Verilog.srcs/sim_1/new/test1_tb.v" \

# Do not sort compile order
nosort
