;redcode
;assert 1
	SPL 0, <-32
	CMP -7, <-420
	MOV -1, <-20
	MOV -307, <-20
	DJN -1, @-20
	SUB 210, 0
	SUB @127, 106
	JMZ 0, 300
	SUB -0, -20
	SUB @121, @102
	SUB 1, <0
	SUB 1, <0
	SUB 21, 0
	SPL <121, 106
	CMP -7, <-420
	SLT #0, 300
	SLT #0, 300
	CMP <0, 912
	SUB 210, 0
	SPL 0, <-32
	SUB 0, @0
	SPL 0, <-32
	SPL 0, <-32
	MOV -1, <-20
	SUB #-0, 30
	SPL <127, 100
	SUB <0, 912
	SUB #-0, 30
	SUB @121, @102
	SUB @121, @102
	SUB 100, -100
	SPL -100
	SUB <0, 912
	SPL 1, @0
	DAT #0, <-32
	ADD -700, -10
	SLT 0, @42
	SUB #-112, @-200
	SUB 21, 0
	SPL -7, @-420
	SUB #-0, 30
	SLT 0, @42
	SPL 0, 912
	SUB @127, -106
	SUB @127, -106
	SUB #0, @200
	MOV -7, <-20
	SPL 0, <-32
	SUB #0, @200
	SPL 0, <-32
	CMP -7, <-420
