\hypertarget{struct_r_c_c___type_def}{}\doxysection{RCC\+\_\+\+Type\+Def Struct Reference}
\label{struct_r_c_c___type_def}\index{RCC\_TypeDef@{RCC\_TypeDef}}


Reset and Clock Control.  




{\ttfamily \#include $<$stm32g431xx.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_a056687364a883b087fc5664830563cad}{ICSCR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{CFGR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_ae6ff257862eba6b4b367feea786bf1fd}{PLLCFGR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_af86c61a5d38a4fc9cef942a12744486b}{RESERVED0}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_ac4ac04e673b5b8320d53f7b0947db902}{RESERVED1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_a197c5ad92b90b5d78ebb04f072983c14}{CIER}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_af7b2383b3d5fbc21e7356b6cbefc2c0f}{CIFR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_a543aa341a8ebd0ea0c03b89bf0beceff}{CICR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_a4c9b972a304c0e08ca27cbe57627c496}{RESERVED2}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_a46c20c598e9e12f919f0ea47ebcbc90f}{AHB1\+RSTR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_a78a5aa9dd5694c48a7d8e66888a46450}{AHB2\+RSTR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_a28560c5bfeb45326ea7f2019dba57bea}{AHB3\+RSTR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_af2b40c5e36a5e861490988275499e158}{RESERVED3}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_a237a692a156e19b3becf8fc97ff0f584}{APB1\+RSTR1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_a652b0e9556d58102277cd30ae6559382}{APB1\+RSTR2}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_ab2c5389c9ff4ac188cd498b8f7170968}{APB2\+RSTR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_ac0018930ee9f18afda25b695b9a4ec16}{RESERVED4}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_a1e9c75b06c99d0611535f38c7b4aa845}{AHB1\+ENR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_a5e92ed32c33c92e7ebf6919400ad535b}{AHB2\+ENR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_acdaa650fcd63730825479f6e8f70d4c0}{AHB3\+ENR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_adb4bebbe6b0ac5c1518bc6efb1086fd9}{RESERVED5}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_a79b5aff2202e70906b3ac0a0e3ecfa98}{APB1\+ENR1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_af84d22cd2c07c0a4b4d37f8cc8ba856d}{APB1\+ENR2}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_acc7bb47dddd2d94de124f74886d919be}{APB2\+ENR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_a540dca302294444f48c31655a7496a3a}{RESERVED6}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_ad8423b2da6edd95c40655f31a39b5d63}{AHB1\+SMENR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_aaf0a001d3f29b6edcc69182a77f8c9a9}{AHB2\+SMENR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_a959e3c2e6f3e6327d47d2f70af1d6922}{AHB3\+SMENR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_a6be3d40baea405ecaf6b38462357dac0}{RESERVED7}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_adadeee103cf937f548f7f922eb305e97}{APB1\+SMENR1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_a0b86632e083b14cd70083eb2af0dd29e}{APB1\+SMENR2}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_a4484a5d1f02025926b62dcc5e0311bb0}{APB2\+SMENR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_af9aea66fa3452ae47d2b938898b1c094}{RESERVED8}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_a04dc454e176d50a3a5918b2095880924}{CCIPR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_ad5e6ea0a37a7f654716cd4036ad9d54a}{RESERVED9}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_a0b9a3ced775287c8585a6a61af4b40e9}{BDCR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_a876dd0a8546697065f406b7543e27af2}{CSR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_a7f0ff70edf1518ec0cf18b3868ae8419}{CRRCR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_a6491ddb037276e9d38c378a89e33cfe7}{CCIPR2}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Reset and Clock Control. 

\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_r_c_c___type_def_a1e9c75b06c99d0611535f38c7b4aa845}\label{struct_r_c_c___type_def_a1e9c75b06c99d0611535f38c7b4aa845}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!AHB1ENR@{AHB1ENR}}
\index{AHB1ENR@{AHB1ENR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{AHB1ENR}{AHB1ENR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t AHB1\+ENR}

RCC AHB1 peripheral clocks enable register, Address offset\+: 0x48 \mbox{\Hypertarget{struct_r_c_c___type_def_a46c20c598e9e12f919f0ea47ebcbc90f}\label{struct_r_c_c___type_def_a46c20c598e9e12f919f0ea47ebcbc90f}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!AHB1RSTR@{AHB1RSTR}}
\index{AHB1RSTR@{AHB1RSTR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{AHB1RSTR}{AHB1RSTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t AHB1\+RSTR}

RCC AHB1 peripheral reset register, Address offset\+: 0x28 \mbox{\Hypertarget{struct_r_c_c___type_def_ad8423b2da6edd95c40655f31a39b5d63}\label{struct_r_c_c___type_def_ad8423b2da6edd95c40655f31a39b5d63}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!AHB1SMENR@{AHB1SMENR}}
\index{AHB1SMENR@{AHB1SMENR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{AHB1SMENR}{AHB1SMENR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t AHB1\+SMENR}

RCC AHB1 peripheral clocks enable in sleep and stop modes register, Address offset\+: 0x68 \mbox{\Hypertarget{struct_r_c_c___type_def_a5e92ed32c33c92e7ebf6919400ad535b}\label{struct_r_c_c___type_def_a5e92ed32c33c92e7ebf6919400ad535b}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!AHB2ENR@{AHB2ENR}}
\index{AHB2ENR@{AHB2ENR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{AHB2ENR}{AHB2ENR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t AHB2\+ENR}

RCC AHB2 peripheral clocks enable register, Address offset\+: 0x4C \mbox{\Hypertarget{struct_r_c_c___type_def_a78a5aa9dd5694c48a7d8e66888a46450}\label{struct_r_c_c___type_def_a78a5aa9dd5694c48a7d8e66888a46450}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!AHB2RSTR@{AHB2RSTR}}
\index{AHB2RSTR@{AHB2RSTR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{AHB2RSTR}{AHB2RSTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t AHB2\+RSTR}

RCC AHB2 peripheral reset register, Address offset\+: 0x2C \mbox{\Hypertarget{struct_r_c_c___type_def_aaf0a001d3f29b6edcc69182a77f8c9a9}\label{struct_r_c_c___type_def_aaf0a001d3f29b6edcc69182a77f8c9a9}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!AHB2SMENR@{AHB2SMENR}}
\index{AHB2SMENR@{AHB2SMENR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{AHB2SMENR}{AHB2SMENR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t AHB2\+SMENR}

RCC AHB2 peripheral clocks enable in sleep and stop modes register, Address offset\+: 0x6C \mbox{\Hypertarget{struct_r_c_c___type_def_acdaa650fcd63730825479f6e8f70d4c0}\label{struct_r_c_c___type_def_acdaa650fcd63730825479f6e8f70d4c0}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!AHB3ENR@{AHB3ENR}}
\index{AHB3ENR@{AHB3ENR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{AHB3ENR}{AHB3ENR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t AHB3\+ENR}

RCC AHB3 peripheral clocks enable register, Address offset\+: 0x50 \mbox{\Hypertarget{struct_r_c_c___type_def_a28560c5bfeb45326ea7f2019dba57bea}\label{struct_r_c_c___type_def_a28560c5bfeb45326ea7f2019dba57bea}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!AHB3RSTR@{AHB3RSTR}}
\index{AHB3RSTR@{AHB3RSTR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{AHB3RSTR}{AHB3RSTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t AHB3\+RSTR}

RCC AHB3 peripheral reset register, Address offset\+: 0x30 \mbox{\Hypertarget{struct_r_c_c___type_def_a959e3c2e6f3e6327d47d2f70af1d6922}\label{struct_r_c_c___type_def_a959e3c2e6f3e6327d47d2f70af1d6922}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!AHB3SMENR@{AHB3SMENR}}
\index{AHB3SMENR@{AHB3SMENR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{AHB3SMENR}{AHB3SMENR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t AHB3\+SMENR}

RCC AHB3 peripheral clocks enable in sleep and stop modes register, Address offset\+: 0x70 \mbox{\Hypertarget{struct_r_c_c___type_def_a79b5aff2202e70906b3ac0a0e3ecfa98}\label{struct_r_c_c___type_def_a79b5aff2202e70906b3ac0a0e3ecfa98}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!APB1ENR1@{APB1ENR1}}
\index{APB1ENR1@{APB1ENR1}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{APB1ENR1}{APB1ENR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t APB1\+ENR1}

RCC APB1 peripheral clocks enable register 1, Address offset\+: 0x58 \mbox{\Hypertarget{struct_r_c_c___type_def_af84d22cd2c07c0a4b4d37f8cc8ba856d}\label{struct_r_c_c___type_def_af84d22cd2c07c0a4b4d37f8cc8ba856d}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!APB1ENR2@{APB1ENR2}}
\index{APB1ENR2@{APB1ENR2}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{APB1ENR2}{APB1ENR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t APB1\+ENR2}

RCC APB1 peripheral clocks enable register 2, Address offset\+: 0x5C \mbox{\Hypertarget{struct_r_c_c___type_def_a237a692a156e19b3becf8fc97ff0f584}\label{struct_r_c_c___type_def_a237a692a156e19b3becf8fc97ff0f584}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!APB1RSTR1@{APB1RSTR1}}
\index{APB1RSTR1@{APB1RSTR1}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{APB1RSTR1}{APB1RSTR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t APB1\+RSTR1}

RCC APB1 peripheral reset register 1, Address offset\+: 0x38 \mbox{\Hypertarget{struct_r_c_c___type_def_a652b0e9556d58102277cd30ae6559382}\label{struct_r_c_c___type_def_a652b0e9556d58102277cd30ae6559382}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!APB1RSTR2@{APB1RSTR2}}
\index{APB1RSTR2@{APB1RSTR2}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{APB1RSTR2}{APB1RSTR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t APB1\+RSTR2}

RCC APB1 peripheral reset register 2, Address offset\+: 0x3C \mbox{\Hypertarget{struct_r_c_c___type_def_adadeee103cf937f548f7f922eb305e97}\label{struct_r_c_c___type_def_adadeee103cf937f548f7f922eb305e97}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!APB1SMENR1@{APB1SMENR1}}
\index{APB1SMENR1@{APB1SMENR1}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{APB1SMENR1}{APB1SMENR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t APB1\+SMENR1}

RCC APB1 peripheral clocks enable in sleep mode and stop modes register 1, Address offset\+: 0x78 \mbox{\Hypertarget{struct_r_c_c___type_def_a0b86632e083b14cd70083eb2af0dd29e}\label{struct_r_c_c___type_def_a0b86632e083b14cd70083eb2af0dd29e}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!APB1SMENR2@{APB1SMENR2}}
\index{APB1SMENR2@{APB1SMENR2}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{APB1SMENR2}{APB1SMENR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t APB1\+SMENR2}

RCC APB1 peripheral clocks enable in sleep mode and stop modes register 2, Address offset\+: 0x7C \mbox{\Hypertarget{struct_r_c_c___type_def_acc7bb47dddd2d94de124f74886d919be}\label{struct_r_c_c___type_def_acc7bb47dddd2d94de124f74886d919be}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!APB2ENR@{APB2ENR}}
\index{APB2ENR@{APB2ENR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{APB2ENR}{APB2ENR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t APB2\+ENR}

RCC APB2 peripheral clocks enable register, Address offset\+: 0x60 \mbox{\Hypertarget{struct_r_c_c___type_def_ab2c5389c9ff4ac188cd498b8f7170968}\label{struct_r_c_c___type_def_ab2c5389c9ff4ac188cd498b8f7170968}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!APB2RSTR@{APB2RSTR}}
\index{APB2RSTR@{APB2RSTR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{APB2RSTR}{APB2RSTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t APB2\+RSTR}

RCC APB2 peripheral reset register, Address offset\+: 0x40 \mbox{\Hypertarget{struct_r_c_c___type_def_a4484a5d1f02025926b62dcc5e0311bb0}\label{struct_r_c_c___type_def_a4484a5d1f02025926b62dcc5e0311bb0}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!APB2SMENR@{APB2SMENR}}
\index{APB2SMENR@{APB2SMENR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{APB2SMENR}{APB2SMENR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t APB2\+SMENR}

RCC APB2 peripheral clocks enable in sleep mode and stop modes register, Address offset\+: 0x80 \mbox{\Hypertarget{struct_r_c_c___type_def_a0b9a3ced775287c8585a6a61af4b40e9}\label{struct_r_c_c___type_def_a0b9a3ced775287c8585a6a61af4b40e9}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!BDCR@{BDCR}}
\index{BDCR@{BDCR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BDCR}{BDCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t BDCR}

RCC backup domain control register, Address offset\+: 0x90 \mbox{\Hypertarget{struct_r_c_c___type_def_a04dc454e176d50a3a5918b2095880924}\label{struct_r_c_c___type_def_a04dc454e176d50a3a5918b2095880924}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!CCIPR@{CCIPR}}
\index{CCIPR@{CCIPR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CCIPR}{CCIPR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CCIPR}

RCC peripherals independent clock configuration register, Address offset\+: 0x88 \mbox{\Hypertarget{struct_r_c_c___type_def_a6491ddb037276e9d38c378a89e33cfe7}\label{struct_r_c_c___type_def_a6491ddb037276e9d38c378a89e33cfe7}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!CCIPR2@{CCIPR2}}
\index{CCIPR2@{CCIPR2}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CCIPR2}{CCIPR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CCIPR2}

RCC peripherals independent clock configuration register 2, Address offset\+: 0x9C \mbox{\Hypertarget{struct_r_c_c___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}\label{struct_r_c_c___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!CFGR@{CFGR}}
\index{CFGR@{CFGR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CFGR}{CFGR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CFGR}

RCC clock configuration register, Address offset\+: 0x08 \mbox{\Hypertarget{struct_r_c_c___type_def_a543aa341a8ebd0ea0c03b89bf0beceff}\label{struct_r_c_c___type_def_a543aa341a8ebd0ea0c03b89bf0beceff}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!CICR@{CICR}}
\index{CICR@{CICR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CICR}{CICR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CICR}

RCC clock interrupt clear register, Address offset\+: 0x20 \mbox{\Hypertarget{struct_r_c_c___type_def_a197c5ad92b90b5d78ebb04f072983c14}\label{struct_r_c_c___type_def_a197c5ad92b90b5d78ebb04f072983c14}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!CIER@{CIER}}
\index{CIER@{CIER}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CIER}{CIER}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CIER}

RCC clock interrupt enable register, Address offset\+: 0x18 \mbox{\Hypertarget{struct_r_c_c___type_def_af7b2383b3d5fbc21e7356b6cbefc2c0f}\label{struct_r_c_c___type_def_af7b2383b3d5fbc21e7356b6cbefc2c0f}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!CIFR@{CIFR}}
\index{CIFR@{CIFR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CIFR}{CIFR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CIFR}

RCC clock interrupt flag register, Address offset\+: 0x1C \mbox{\Hypertarget{struct_r_c_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}\label{struct_r_c_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!CR@{CR}}
\index{CR@{CR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CR}

RCC clock control register, Address offset\+: 0x00 \mbox{\Hypertarget{struct_r_c_c___type_def_a7f0ff70edf1518ec0cf18b3868ae8419}\label{struct_r_c_c___type_def_a7f0ff70edf1518ec0cf18b3868ae8419}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!CRRCR@{CRRCR}}
\index{CRRCR@{CRRCR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CRRCR}{CRRCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CRRCR}

RCC clock recovery RC register, Address offset\+: 0x98 \mbox{\Hypertarget{struct_r_c_c___type_def_a876dd0a8546697065f406b7543e27af2}\label{struct_r_c_c___type_def_a876dd0a8546697065f406b7543e27af2}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!CSR@{CSR}}
\index{CSR@{CSR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CSR}{CSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CSR}

RCC clock control \& status register, Address offset\+: 0x94 \mbox{\Hypertarget{struct_r_c_c___type_def_a056687364a883b087fc5664830563cad}\label{struct_r_c_c___type_def_a056687364a883b087fc5664830563cad}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!ICSCR@{ICSCR}}
\index{ICSCR@{ICSCR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ICSCR}{ICSCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ICSCR}

RCC internal clock sources calibration register, Address offset\+: 0x04 \mbox{\Hypertarget{struct_r_c_c___type_def_ae6ff257862eba6b4b367feea786bf1fd}\label{struct_r_c_c___type_def_ae6ff257862eba6b4b367feea786bf1fd}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!PLLCFGR@{PLLCFGR}}
\index{PLLCFGR@{PLLCFGR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PLLCFGR}{PLLCFGR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PLLCFGR}

RCC system PLL configuration register, Address offset\+: 0x0C \mbox{\Hypertarget{struct_r_c_c___type_def_af86c61a5d38a4fc9cef942a12744486b}\label{struct_r_c_c___type_def_af86c61a5d38a4fc9cef942a12744486b}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED0}{RESERVED0}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED0}

Reserved, Address offset\+: 0x10 \mbox{\Hypertarget{struct_r_c_c___type_def_ac4ac04e673b5b8320d53f7b0947db902}\label{struct_r_c_c___type_def_ac4ac04e673b5b8320d53f7b0947db902}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED1}{RESERVED1}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED1}

Reserved, Address offset\+: 0x14 \mbox{\Hypertarget{struct_r_c_c___type_def_a4c9b972a304c0e08ca27cbe57627c496}\label{struct_r_c_c___type_def_a4c9b972a304c0e08ca27cbe57627c496}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED2}{RESERVED2}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED2}

Reserved, Address offset\+: 0x24 \mbox{\Hypertarget{struct_r_c_c___type_def_af2b40c5e36a5e861490988275499e158}\label{struct_r_c_c___type_def_af2b40c5e36a5e861490988275499e158}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!RESERVED3@{RESERVED3}}
\index{RESERVED3@{RESERVED3}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED3}{RESERVED3}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED3}

Reserved, Address offset\+: 0x34 \mbox{\Hypertarget{struct_r_c_c___type_def_ac0018930ee9f18afda25b695b9a4ec16}\label{struct_r_c_c___type_def_ac0018930ee9f18afda25b695b9a4ec16}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!RESERVED4@{RESERVED4}}
\index{RESERVED4@{RESERVED4}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED4}{RESERVED4}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED4}

Reserved, Address offset\+: 0x44 \mbox{\Hypertarget{struct_r_c_c___type_def_adb4bebbe6b0ac5c1518bc6efb1086fd9}\label{struct_r_c_c___type_def_adb4bebbe6b0ac5c1518bc6efb1086fd9}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!RESERVED5@{RESERVED5}}
\index{RESERVED5@{RESERVED5}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED5}{RESERVED5}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED5}

Reserved, Address offset\+: 0x54 \mbox{\Hypertarget{struct_r_c_c___type_def_a540dca302294444f48c31655a7496a3a}\label{struct_r_c_c___type_def_a540dca302294444f48c31655a7496a3a}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!RESERVED6@{RESERVED6}}
\index{RESERVED6@{RESERVED6}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED6}{RESERVED6}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED6}

Reserved, Address offset\+: 0x64 \mbox{\Hypertarget{struct_r_c_c___type_def_a6be3d40baea405ecaf6b38462357dac0}\label{struct_r_c_c___type_def_a6be3d40baea405ecaf6b38462357dac0}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!RESERVED7@{RESERVED7}}
\index{RESERVED7@{RESERVED7}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED7}{RESERVED7}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED7}

Reserved, Address offset\+: 0x74 \mbox{\Hypertarget{struct_r_c_c___type_def_af9aea66fa3452ae47d2b938898b1c094}\label{struct_r_c_c___type_def_af9aea66fa3452ae47d2b938898b1c094}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!RESERVED8@{RESERVED8}}
\index{RESERVED8@{RESERVED8}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED8}{RESERVED8}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED8}

Reserved, Address offset\+: 0x84 \mbox{\Hypertarget{struct_r_c_c___type_def_ad5e6ea0a37a7f654716cd4036ad9d54a}\label{struct_r_c_c___type_def_ad5e6ea0a37a7f654716cd4036ad9d54a}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!RESERVED9@{RESERVED9}}
\index{RESERVED9@{RESERVED9}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED9}{RESERVED9}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED9}

Reserved, Address offset\+: 0x8C 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+G4xx/\+Include/\mbox{\hyperlink{stm32g431xx_8h}{stm32g431xx.\+h}}\end{DoxyCompactItemize}
