{
  "module_name": "regs.h",
  "hash_id": "da542a01cbb20337a0e562747685da4b6bf8d4eb46329acefa2250246a027154",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/mediatek/mt7601u/regs.h",
  "human_readable_source": " \n \n\n#ifndef __MT76_REGS_H\n#define __MT76_REGS_H\n\n#include <linux/bitops.h>\n\n#define MT_ASIC_VERSION\t\t\t0x0000\n\n#define MT76XX_REV_E3\t\t0x22\n#define MT76XX_REV_E4\t\t0x33\n\n#define MT_CMB_CTRL\t\t\t0x0020\n#define MT_CMB_CTRL_XTAL_RDY\t\tBIT(22)\n#define MT_CMB_CTRL_PLL_LD\t\tBIT(23)\n\n#define MT_EFUSE_CTRL\t\t\t0x0024\n#define MT_EFUSE_CTRL_AOUT\t\tGENMASK(5, 0)\n#define MT_EFUSE_CTRL_MODE\t\tGENMASK(7, 6)\n#define MT_EFUSE_CTRL_LDO_OFF_TIME\tGENMASK(13, 8)\n#define MT_EFUSE_CTRL_LDO_ON_TIME\tGENMASK(15, 14)\n#define MT_EFUSE_CTRL_AIN\t\tGENMASK(25, 16)\n#define MT_EFUSE_CTRL_KICK\t\tBIT(30)\n#define MT_EFUSE_CTRL_SEL\t\tBIT(31)\n\n#define MT_EFUSE_DATA_BASE\t\t0x0028\n#define MT_EFUSE_DATA(_n)\t\t(MT_EFUSE_DATA_BASE + ((_n) << 2))\n\n#define MT_COEXCFG0\t\t\t0x0040\n#define MT_COEXCFG0_COEX_EN\t\tBIT(0)\n\n#define MT_WLAN_FUN_CTRL\t\t0x0080\n#define MT_WLAN_FUN_CTRL_WLAN_EN\tBIT(0)\n#define MT_WLAN_FUN_CTRL_WLAN_CLK_EN\tBIT(1)\n#define MT_WLAN_FUN_CTRL_WLAN_RESET_RF\tBIT(2)\n\n#define MT_WLAN_FUN_CTRL_WLAN_RESET\tBIT(3)  \n#define MT_WLAN_FUN_CTRL_CSR_F20M_CKEN\tBIT(3)  \n\n#define MT_WLAN_FUN_CTRL_PCIE_CLK_REQ\tBIT(4)\n#define MT_WLAN_FUN_CTRL_FRC_WL_ANT_SEL\tBIT(5)\n#define MT_WLAN_FUN_CTRL_INV_ANT_SEL\tBIT(6)\n#define MT_WLAN_FUN_CTRL_WAKE_HOST\tBIT(7)\n\n#define MT_WLAN_FUN_CTRL_THERM_RST\tBIT(8)  \n#define MT_WLAN_FUN_CTRL_THERM_CKEN\tBIT(9)  \n\n#define MT_WLAN_FUN_CTRL_GPIO_IN\tGENMASK(15, 8)  \n#define MT_WLAN_FUN_CTRL_GPIO_OUT\tGENMASK(23, 16)  \n#define MT_WLAN_FUN_CTRL_GPIO_OUT_EN\tGENMASK(31, 24)  \n\n#define MT_XO_CTRL0\t\t\t0x0100\n#define MT_XO_CTRL1\t\t\t0x0104\n#define MT_XO_CTRL2\t\t\t0x0108\n#define MT_XO_CTRL3\t\t\t0x010c\n#define MT_XO_CTRL4\t\t\t0x0110\n\n#define MT_XO_CTRL5\t\t\t0x0114\n#define MT_XO_CTRL5_C2_VAL\t\tGENMASK(14, 8)\n\n#define MT_XO_CTRL6\t\t\t0x0118\n#define MT_XO_CTRL6_C2_CTRL\t\tGENMASK(14, 8)\n\n#define MT_XO_CTRL7\t\t\t0x011c\n\n#define MT_WLAN_MTC_CTRL\t\t0x10148\n#define MT_WLAN_MTC_CTRL_MTCMOS_PWR_UP\tBIT(0)\n#define MT_WLAN_MTC_CTRL_PWR_ACK\tBIT(12)\n#define MT_WLAN_MTC_CTRL_PWR_ACK_S\tBIT(13)\n#define MT_WLAN_MTC_CTRL_BBP_MEM_PD\tGENMASK(19, 16)\n#define MT_WLAN_MTC_CTRL_PBF_MEM_PD\tBIT(20)\n#define MT_WLAN_MTC_CTRL_FCE_MEM_PD\tBIT(21)\n#define MT_WLAN_MTC_CTRL_TSO_MEM_PD\tBIT(22)\n#define MT_WLAN_MTC_CTRL_BBP_MEM_RB\tBIT(24)\n#define MT_WLAN_MTC_CTRL_PBF_MEM_RB\tBIT(25)\n#define MT_WLAN_MTC_CTRL_FCE_MEM_RB\tBIT(26)\n#define MT_WLAN_MTC_CTRL_TSO_MEM_RB\tBIT(27)\n#define MT_WLAN_MTC_CTRL_STATE_UP\tBIT(28)\n\n#define MT_INT_SOURCE_CSR\t\t0x0200\n#define MT_INT_MASK_CSR\t\t\t0x0204\n\n#define MT_INT_RX_DONE(_n)\t\tBIT(_n)\n#define MT_INT_RX_DONE_ALL\t\tGENMASK(1, 0)\n#define MT_INT_TX_DONE_ALL\t\tGENMASK(13, 4)\n#define MT_INT_TX_DONE(_n)\t\tBIT(_n + 4)\n#define MT_INT_RX_COHERENT\t\tBIT(16)\n#define MT_INT_TX_COHERENT\t\tBIT(17)\n#define MT_INT_ANY_COHERENT\t\tBIT(18)\n#define MT_INT_MCU_CMD\t\t\tBIT(19)\n#define MT_INT_TBTT\t\t\tBIT(20)\n#define MT_INT_PRE_TBTT\t\t\tBIT(21)\n#define MT_INT_TX_STAT\t\t\tBIT(22)\n#define MT_INT_AUTO_WAKEUP\t\tBIT(23)\n#define MT_INT_GPTIMER\t\t\tBIT(24)\n#define MT_INT_RXDELAYINT\t\tBIT(26)\n#define MT_INT_TXDELAYINT\t\tBIT(27)\n\n#define MT_WPDMA_GLO_CFG\t\t0x0208\n#define MT_WPDMA_GLO_CFG_TX_DMA_EN\tBIT(0)\n#define MT_WPDMA_GLO_CFG_TX_DMA_BUSY\tBIT(1)\n#define MT_WPDMA_GLO_CFG_RX_DMA_EN\tBIT(2)\n#define MT_WPDMA_GLO_CFG_RX_DMA_BUSY\tBIT(3)\n#define MT_WPDMA_GLO_CFG_DMA_BURST_SIZE\tGENMASK(5, 4)\n#define MT_WPDMA_GLO_CFG_TX_WRITEBACK_DONE\tBIT(6)\n#define MT_WPDMA_GLO_CFG_BIG_ENDIAN\tBIT(7)\n#define MT_WPDMA_GLO_CFG_HDR_SEG_LEN\tGENMASK(15, 8)\n#define MT_WPDMA_GLO_CFG_CLK_GATE_DIS\tBIT(30)\n#define MT_WPDMA_GLO_CFG_RX_2B_OFFSET\tBIT(31)\n\n#define MT_WPDMA_RST_IDX\t\t0x020c\n\n#define MT_WPDMA_DELAY_INT_CFG\t\t0x0210\n\n#define MT_WMM_AIFSN\t\t0x0214\n#define MT_WMM_AIFSN_MASK\t\tGENMASK(3, 0)\n#define MT_WMM_AIFSN_SHIFT(_n)\t\t((_n) * 4)\n\n#define MT_WMM_CWMIN\t\t0x0218\n#define MT_WMM_CWMIN_MASK\t\tGENMASK(3, 0)\n#define MT_WMM_CWMIN_SHIFT(_n)\t\t((_n) * 4)\n\n#define MT_WMM_CWMAX\t\t0x021c\n#define MT_WMM_CWMAX_MASK\t\tGENMASK(3, 0)\n#define MT_WMM_CWMAX_SHIFT(_n)\t\t((_n) * 4)\n\n#define MT_WMM_TXOP_BASE\t\t0x0220\n#define MT_WMM_TXOP(_n)\t\t\t(MT_WMM_TXOP_BASE + (((_n) / 2) << 2))\n#define MT_WMM_TXOP_SHIFT(_n)\t\t((_n & 1) * 16)\n#define MT_WMM_TXOP_MASK\t\tGENMASK(15, 0)\n\n#define MT_FCE_DMA_ADDR\t\t\t0x0230\n#define MT_FCE_DMA_LEN\t\t\t0x0234\n\n#define MT_USB_DMA_CFG\t\t\t0x238\n#define MT_USB_DMA_CFG_RX_BULK_AGG_TOUT\tGENMASK(7, 0)\n#define MT_USB_DMA_CFG_RX_BULK_AGG_LMT\tGENMASK(15, 8)\n#define MT_USB_DMA_CFG_PHY_CLR\t\tBIT(16)\n#define MT_USB_DMA_CFG_TX_CLR\t\tBIT(19)\n#define MT_USB_DMA_CFG_TXOP_HALT\tBIT(20)\n#define MT_USB_DMA_CFG_RX_BULK_AGG_EN\tBIT(21)\n#define MT_USB_DMA_CFG_RX_BULK_EN\tBIT(22)\n#define MT_USB_DMA_CFG_TX_BULK_EN\tBIT(23)\n#define MT_USB_DMA_CFG_UDMA_RX_WL_DROP\tBIT(25)\n#define MT_USB_DMA_CFG_EP_OUT_VALID\tGENMASK(29, 27)\n#define MT_USB_DMA_CFG_RX_BUSY\t\tBIT(30)\n#define MT_USB_DMA_CFG_TX_BUSY\t\tBIT(31)\n\n#define MT_TSO_CTRL\t\t\t0x0250\n#define MT_HEADER_TRANS_CTRL_REG\t0x0260\n\n#define MT_US_CYC_CFG\t\t\t0x02a4\n#define MT_US_CYC_CNT\t\t\tGENMASK(7, 0)\n\n#define MT_TX_RING_BASE\t\t\t0x0300\n#define MT_RX_RING_BASE\t\t\t0x03c0\n#define MT_RING_SIZE\t\t\t0x10\n\n#define MT_TX_HW_QUEUE_MCU\t\t8\n#define MT_TX_HW_QUEUE_MGMT\t\t9\n\n#define MT_PBF_SYS_CTRL\t\t\t0x0400\n#define MT_PBF_SYS_CTRL_MCU_RESET\tBIT(0)\n#define MT_PBF_SYS_CTRL_DMA_RESET\tBIT(1)\n#define MT_PBF_SYS_CTRL_MAC_RESET\tBIT(2)\n#define MT_PBF_SYS_CTRL_PBF_RESET\tBIT(3)\n#define MT_PBF_SYS_CTRL_ASY_RESET\tBIT(4)\n\n#define MT_PBF_CFG\t\t\t0x0404\n#define MT_PBF_CFG_TX0Q_EN\t\tBIT(0)\n#define MT_PBF_CFG_TX1Q_EN\t\tBIT(1)\n#define MT_PBF_CFG_TX2Q_EN\t\tBIT(2)\n#define MT_PBF_CFG_TX3Q_EN\t\tBIT(3)\n#define MT_PBF_CFG_RX0Q_EN\t\tBIT(4)\n#define MT_PBF_CFG_RX_DROP_EN\t\tBIT(8)\n\n#define MT_PBF_TX_MAX_PCNT\t\t0x0408\n#define MT_PBF_RX_MAX_PCNT\t\t0x040c\n\n#define MT_BCN_OFFSET_BASE\t\t0x041c\n#define MT_BCN_OFFSET(_n)\t\t(MT_BCN_OFFSET_BASE + ((_n) << 2))\n\n#define MT_RXQ_STA\t\t\t0x0430\n#define MT_TXQ_STA\t\t\t0x0434\n\n#define\tMT_RF_CSR_CFG\t\t\t0x0500\n#define MT_RF_CSR_CFG_DATA\t\tGENMASK(7, 0)\n#define MT_RF_CSR_CFG_REG_ID\t\tGENMASK(13, 8)\n#define MT_RF_CSR_CFG_REG_BANK\t\tGENMASK(17, 14)\n#define MT_RF_CSR_CFG_WR\t\tBIT(30)\n#define MT_RF_CSR_CFG_KICK\t\tBIT(31)\n\n#define MT_RF_BYPASS_0\t\t\t0x0504\n#define MT_RF_BYPASS_1\t\t\t0x0508\n#define MT_RF_SETTING_0\t\t\t0x050c\n\n#define MT_RF_DATA_WRITE\t\t0x0524\n\n#define MT_RF_CTRL\t\t\t0x0528\n#define MT_RF_CTRL_ADDR\t\t\tGENMASK(11, 0)\n#define MT_RF_CTRL_WRITE\t\tBIT(12)\n#define MT_RF_CTRL_BUSY\t\t\tBIT(13)\n#define MT_RF_CTRL_IDX\t\t\tBIT(16)\n\n#define MT_RF_DATA_READ\t\t\t0x052c\n\n#define MT_FCE_PSE_CTRL\t\t\t0x0800\n#define MT_FCE_PARAMETERS\t\t0x0804\n#define MT_FCE_CSO\t\t\t0x0808\n\n#define MT_FCE_L2_STUFF\t\t\t0x080c\n#define MT_FCE_L2_STUFF_HT_L2_EN\tBIT(0)\n#define MT_FCE_L2_STUFF_QOS_L2_EN\tBIT(1)\n#define MT_FCE_L2_STUFF_RX_STUFF_EN\tBIT(2)\n#define MT_FCE_L2_STUFF_TX_STUFF_EN\tBIT(3)\n#define MT_FCE_L2_STUFF_WR_MPDU_LEN_EN\tBIT(4)\n#define MT_FCE_L2_STUFF_MVINV_BSWAP\tBIT(5)\n#define MT_FCE_L2_STUFF_TS_CMD_QSEL_EN\tGENMASK(15, 8)\n#define MT_FCE_L2_STUFF_TS_LEN_EN\tGENMASK(23, 16)\n#define MT_FCE_L2_STUFF_OTHER_PORT\tGENMASK(25, 24)\n\n#define MT_FCE_WLAN_FLOW_CONTROL1\t0x0824\n\n#define MT_TX_CPU_FROM_FCE_BASE_PTR\t0x09a0\n#define MT_TX_CPU_FROM_FCE_MAX_COUNT\t0x09a4\n#define MT_TX_CPU_FROM_FCE_CPU_DESC_IDX\t0x09a8\n\n#define MT_FCE_PDMA_GLOBAL_CONF\t\t0x09c4\n\n#define MT_PAUSE_ENABLE_CONTROL1\t0x0a38\n\n#define MT_FCE_SKIP_FS\t\t\t0x0a6c\n\n#define MT_MAC_CSR0\t\t\t0x1000\n\n#define MT_MAC_SYS_CTRL\t\t\t0x1004\n#define MT_MAC_SYS_CTRL_RESET_CSR\tBIT(0)\n#define MT_MAC_SYS_CTRL_RESET_BBP\tBIT(1)\n#define MT_MAC_SYS_CTRL_ENABLE_TX\tBIT(2)\n#define MT_MAC_SYS_CTRL_ENABLE_RX\tBIT(3)\n\n#define MT_MAC_ADDR_DW0\t\t\t0x1008\n#define MT_MAC_ADDR_DW1\t\t\t0x100c\n#define MT_MAC_ADDR_DW1_U2ME_MASK\tGENMASK(23, 16)\n\n#define MT_MAC_BSSID_DW0\t\t0x1010\n#define MT_MAC_BSSID_DW1\t\t0x1014\n#define MT_MAC_BSSID_DW1_ADDR\t\tGENMASK(15, 0)\n#define MT_MAC_BSSID_DW1_MBSS_MODE\tGENMASK(17, 16)\n#define MT_MAC_BSSID_DW1_MBEACON_N\tGENMASK(20, 18)\n#define MT_MAC_BSSID_DW1_MBSS_LOCAL_BIT\tBIT(21)\n#define MT_MAC_BSSID_DW1_MBSS_MODE_B2\tBIT(22)\n#define MT_MAC_BSSID_DW1_MBEACON_N_B3\tBIT(23)\n#define MT_MAC_BSSID_DW1_MBSS_IDX_BYTE\tGENMASK(26, 24)\n\n#define MT_MAX_LEN_CFG\t\t\t0x1018\n#define MT_MAX_LEN_CFG_AMPDU\t\tGENMASK(13, 12)\n\n#define MT_BBP_CSR_CFG\t\t\t0x101c\n#define MT_BBP_CSR_CFG_VAL\t\tGENMASK(7, 0)\n#define MT_BBP_CSR_CFG_REG_NUM\t\tGENMASK(15, 8)\n#define MT_BBP_CSR_CFG_READ\t\tBIT(16)\n#define MT_BBP_CSR_CFG_BUSY\t\tBIT(17)\n#define MT_BBP_CSR_CFG_PAR_DUR\t\tBIT(18)\n#define MT_BBP_CSR_CFG_RW_MODE\t\tBIT(19)\n\n#define MT_AMPDU_MAX_LEN_20M1S\t\t0x1030\n#define MT_AMPDU_MAX_LEN_20M2S\t\t0x1034\n#define MT_AMPDU_MAX_LEN_40M1S\t\t0x1038\n#define MT_AMPDU_MAX_LEN_40M2S\t\t0x103c\n#define MT_AMPDU_MAX_LEN\t\t0x1040\n\n#define MT_WCID_DROP_BASE\t\t0x106c\n#define MT_WCID_DROP(_n)\t\t(MT_WCID_DROP_BASE + ((_n) >> 5) * 4)\n#define MT_WCID_DROP_MASK(_n)\t\tBIT((_n) % 32)\n\n#define MT_BCN_BYPASS_MASK\t\t0x108c\n\n#define MT_MAC_APC_BSSID_BASE\t\t0x1090\n#define MT_MAC_APC_BSSID_L(_n)\t\t(MT_MAC_APC_BSSID_BASE + ((_n) * 8))\n#define MT_MAC_APC_BSSID_H(_n)\t\t(MT_MAC_APC_BSSID_BASE + ((_n) * 8 + 4))\n#define MT_MAC_APC_BSSID_H_ADDR\t\tGENMASK(15, 0)\n#define MT_MAC_APC_BSSID0_H_EN\t\tBIT(16)\n\n#define MT_XIFS_TIME_CFG\t\t0x1100\n#define MT_XIFS_TIME_CFG_CCK_SIFS\tGENMASK(7, 0)\n#define MT_XIFS_TIME_CFG_OFDM_SIFS\tGENMASK(15, 8)\n#define MT_XIFS_TIME_CFG_OFDM_XIFS\tGENMASK(19, 16)\n#define MT_XIFS_TIME_CFG_EIFS\t\tGENMASK(28, 20)\n#define MT_XIFS_TIME_CFG_BB_RXEND_EN\tBIT(29)\n\n#define MT_BKOFF_SLOT_CFG\t\t0x1104\n#define MT_BKOFF_SLOT_CFG_SLOTTIME\tGENMASK(7, 0)\n#define MT_BKOFF_SLOT_CFG_CC_DELAY\tGENMASK(11, 8)\n\n#define MT_BEACON_TIME_CFG\t\t0x1114\n#define MT_BEACON_TIME_CFG_INTVAL\tGENMASK(15, 0)\n#define MT_BEACON_TIME_CFG_TIMER_EN\tBIT(16)\n#define MT_BEACON_TIME_CFG_SYNC_MODE\tGENMASK(18, 17)\n#define MT_BEACON_TIME_CFG_TBTT_EN\tBIT(19)\n#define MT_BEACON_TIME_CFG_BEACON_TX\tBIT(20)\n#define MT_BEACON_TIME_CFG_TSF_COMP\tGENMASK(31, 24)\n\n#define MT_TBTT_SYNC_CFG\t\t0x1118\n#define MT_TBTT_TIMER_CFG\t\t0x1124\n\n#define MT_INT_TIMER_CFG\t\t0x1128\n#define MT_INT_TIMER_CFG_PRE_TBTT\tGENMASK(15, 0)\n#define MT_INT_TIMER_CFG_GP_TIMER\tGENMASK(31, 16)\n\n#define MT_INT_TIMER_EN\t\t\t0x112c\n#define MT_INT_TIMER_EN_PRE_TBTT_EN\tBIT(0)\n#define MT_INT_TIMER_EN_GP_TIMER_EN\tBIT(1)\n\n#define MT_MAC_STATUS\t\t\t0x1200\n#define MT_MAC_STATUS_TX\t\tBIT(0)\n#define MT_MAC_STATUS_RX\t\tBIT(1)\n\n#define MT_PWR_PIN_CFG\t\t\t0x1204\n#define MT_AUX_CLK_CFG\t\t\t0x120c\n\n#define MT_BB_PA_MODE_CFG0\t\t0x1214\n#define MT_BB_PA_MODE_CFG1\t\t0x1218\n#define MT_RF_PA_MODE_CFG0\t\t0x121c\n#define MT_RF_PA_MODE_CFG1\t\t0x1220\n\n#define MT_RF_PA_MODE_ADJ0\t\t0x1228\n#define MT_RF_PA_MODE_ADJ1\t\t0x122c\n\n#define MT_DACCLK_EN_DLY_CFG\t\t0x1264\n\n#define MT_EDCA_CFG_BASE\t\t0x1300\n#define MT_EDCA_CFG_AC(_n)\t\t(MT_EDCA_CFG_BASE + ((_n) << 2))\n#define MT_EDCA_CFG_TXOP\t\tGENMASK(7, 0)\n#define MT_EDCA_CFG_AIFSN\t\tGENMASK(11, 8)\n#define MT_EDCA_CFG_CWMIN\t\tGENMASK(15, 12)\n#define MT_EDCA_CFG_CWMAX\t\tGENMASK(19, 16)\n\n#define MT_TX_PWR_CFG_0\t\t\t0x1314\n#define MT_TX_PWR_CFG_1\t\t\t0x1318\n#define MT_TX_PWR_CFG_2\t\t\t0x131c\n#define MT_TX_PWR_CFG_3\t\t\t0x1320\n#define MT_TX_PWR_CFG_4\t\t\t0x1324\n\n#define MT_TX_BAND_CFG\t\t\t0x132c\n#define MT_TX_BAND_CFG_UPPER_40M\tBIT(0)\n#define MT_TX_BAND_CFG_5G\t\tBIT(1)\n#define MT_TX_BAND_CFG_2G\t\tBIT(2)\n\n#define MT_HT_FBK_TO_LEGACY\t\t0x1384\n#define MT_TX_MPDU_ADJ_INT\t\t0x1388\n\n#define MT_TX_PWR_CFG_7\t\t\t0x13d4\n#define MT_TX_PWR_CFG_8\t\t\t0x13d8\n#define MT_TX_PWR_CFG_9\t\t\t0x13dc\n\n#define MT_TX_SW_CFG0\t\t\t0x1330\n#define MT_TX_SW_CFG1\t\t\t0x1334\n#define MT_TX_SW_CFG2\t\t\t0x1338\n\n#define MT_TXOP_CTRL_CFG\t\t0x1340\n#define MT_TXOP_TRUN_EN\t\t\tGENMASK(5, 0)\n#define MT_TXOP_EXT_CCA_DLY\t\tGENMASK(15, 8)\n#define MT_TXOP_CTRL\n\n#define MT_TX_RTS_CFG\t\t\t0x1344\n#define MT_TX_RTS_CFG_RETRY_LIMIT\tGENMASK(7, 0)\n#define MT_TX_RTS_CFG_THRESH\t\tGENMASK(23, 8)\n#define MT_TX_RTS_FALLBACK\t\tBIT(24)\n\n#define MT_TX_TIMEOUT_CFG\t\t0x1348\n#define MT_TX_RETRY_CFG\t\t\t0x134c\n#define MT_TX_LINK_CFG\t\t\t0x1350\n#define MT_HT_FBK_CFG0\t\t\t0x1354\n#define MT_HT_FBK_CFG1\t\t\t0x1358\n#define MT_LG_FBK_CFG0\t\t\t0x135c\n#define MT_LG_FBK_CFG1\t\t\t0x1360\n\n#define MT_CCK_PROT_CFG\t\t\t0x1364\n#define MT_OFDM_PROT_CFG\t\t0x1368\n#define MT_MM20_PROT_CFG\t\t0x136c\n#define MT_MM40_PROT_CFG\t\t0x1370\n#define MT_GF20_PROT_CFG\t\t0x1374\n#define MT_GF40_PROT_CFG\t\t0x1378\n\n#define MT_PROT_RATE\t\t\tGENMASK(15, 0)\n#define MT_PROT_CTRL_RTS_CTS\t\tBIT(16)\n#define MT_PROT_CTRL_CTS2SELF\t\tBIT(17)\n#define MT_PROT_NAV_SHORT\t\tBIT(18)\n#define MT_PROT_NAV_LONG\t\tBIT(19)\n#define MT_PROT_TXOP_ALLOW_CCK\t\tBIT(20)\n#define MT_PROT_TXOP_ALLOW_OFDM\t\tBIT(21)\n#define MT_PROT_TXOP_ALLOW_MM20\t\tBIT(22)\n#define MT_PROT_TXOP_ALLOW_MM40\t\tBIT(23)\n#define MT_PROT_TXOP_ALLOW_GF20\t\tBIT(24)\n#define MT_PROT_TXOP_ALLOW_GF40\t\tBIT(25)\n#define MT_PROT_RTS_THR_EN\t\tBIT(26)\n#define MT_PROT_RATE_CCK_11\t\t0x0003\n#define MT_PROT_RATE_OFDM_6\t\t0x4000\n#define MT_PROT_RATE_OFDM_24\t\t0x4004\n#define MT_PROT_RATE_DUP_OFDM_24\t0x4084\n#define MT_PROT_TXOP_ALLOW_ALL\t\tGENMASK(25, 20)\n#define MT_PROT_TXOP_ALLOW_BW20\t\t(MT_PROT_TXOP_ALLOW_ALL &\t\\\n\t\t\t\t\t ~MT_PROT_TXOP_ALLOW_MM40 &\t\\\n\t\t\t\t\t ~MT_PROT_TXOP_ALLOW_GF40)\n\n#define MT_EXP_ACK_TIME\t\t\t0x1380\n\n#define MT_TX_PWR_CFG_0_EXT\t\t0x1390\n#define MT_TX_PWR_CFG_1_EXT\t\t0x1394\n\n#define MT_TX_FBK_LIMIT\t\t\t0x1398\n#define MT_TX_FBK_LIMIT_MPDU_FBK\tGENMASK(7, 0)\n#define MT_TX_FBK_LIMIT_AMPDU_FBK\tGENMASK(15, 8)\n#define MT_TX_FBK_LIMIT_MPDU_UP_CLEAR\tBIT(16)\n#define MT_TX_FBK_LIMIT_AMPDU_UP_CLEAR\tBIT(17)\n#define MT_TX_FBK_LIMIT_RATE_LUT\tBIT(18)\n\n#define MT_TX0_RF_GAIN_CORR\t\t0x13a0\n#define MT_TX1_RF_GAIN_CORR\t\t0x13a4\n#define MT_TX0_RF_GAIN_ATTEN\t\t0x13a8\n\n#define MT_TX_ALC_CFG_0\t\t\t0x13b0\n#define MT_TX_ALC_CFG_0_CH_INIT_0\tGENMASK(5, 0)\n#define MT_TX_ALC_CFG_0_CH_INIT_1\tGENMASK(13, 8)\n#define MT_TX_ALC_CFG_0_LIMIT_0\t\tGENMASK(21, 16)\n#define MT_TX_ALC_CFG_0_LIMIT_1\t\tGENMASK(29, 24)\n\n#define MT_TX_ALC_CFG_1\t\t\t0x13b4\n#define MT_TX_ALC_CFG_1_TEMP_COMP\tGENMASK(5, 0)\n\n#define MT_TX_ALC_CFG_2\t\t\t0x13a8\n#define MT_TX_ALC_CFG_2_TEMP_COMP\tGENMASK(5, 0)\n\n#define MT_TX0_BB_GAIN_ATTEN\t\t0x13c0\n\n#define MT_TX_ALC_VGA3\t\t\t0x13c8\n\n#define MT_TX_PROT_CFG6\t\t\t0x13e0\n#define MT_TX_PROT_CFG7\t\t\t0x13e4\n#define MT_TX_PROT_CFG8\t\t\t0x13e8\n\n#define MT_PIFS_TX_CFG\t\t\t0x13ec\n\n#define MT_RX_FILTR_CFG\t\t\t0x1400\n\n#define MT_RX_FILTR_CFG_CRC_ERR\t\tBIT(0)\n#define MT_RX_FILTR_CFG_PHY_ERR\t\tBIT(1)\n#define MT_RX_FILTR_CFG_PROMISC\t\tBIT(2)\n#define MT_RX_FILTR_CFG_OTHER_BSS\tBIT(3)\n#define MT_RX_FILTR_CFG_VER_ERR\t\tBIT(4)\n#define MT_RX_FILTR_CFG_MCAST\t\tBIT(5)\n#define MT_RX_FILTR_CFG_BCAST\t\tBIT(6)\n#define MT_RX_FILTR_CFG_DUP\t\tBIT(7)\n#define MT_RX_FILTR_CFG_CFACK\t\tBIT(8)\n#define MT_RX_FILTR_CFG_CFEND\t\tBIT(9)\n#define MT_RX_FILTR_CFG_ACK\t\tBIT(10)\n#define MT_RX_FILTR_CFG_CTS\t\tBIT(11)\n#define MT_RX_FILTR_CFG_RTS\t\tBIT(12)\n#define MT_RX_FILTR_CFG_PSPOLL\t\tBIT(13)\n#define MT_RX_FILTR_CFG_BA\t\tBIT(14)\n#define MT_RX_FILTR_CFG_BAR\t\tBIT(15)\n#define MT_RX_FILTR_CFG_CTRL_RSV\tBIT(16)\n\n#define MT_AUTO_RSP_CFG\t\t\t0x1404\n\n#define MT_AUTO_RSP_PREAMB_SHORT\tBIT(4)\n\n#define MT_LEGACY_BASIC_RATE\t\t0x1408\n#define MT_HT_BASIC_RATE\t\t0x140c\n\n#define MT_RX_PARSER_CFG\t\t0x1418\n#define MT_RX_PARSER_RX_SET_NAV_ALL\tBIT(0)\n\n#define MT_EXT_CCA_CFG\t\t\t0x141c\n#define MT_EXT_CCA_CFG_CCA0\t\tGENMASK(1, 0)\n#define MT_EXT_CCA_CFG_CCA1\t\tGENMASK(3, 2)\n#define MT_EXT_CCA_CFG_CCA2\t\tGENMASK(5, 4)\n#define MT_EXT_CCA_CFG_CCA3\t\tGENMASK(7, 6)\n#define MT_EXT_CCA_CFG_CCA_MASK\t\tGENMASK(11, 8)\n#define MT_EXT_CCA_CFG_ED_CCA_MASK\tGENMASK(15, 12)\n\n#define MT_TX_SW_CFG3\t\t\t0x1478\n\n#define MT_PN_PAD_MODE\t\t\t0x150c\n\n#define MT_TXOP_HLDR_ET\t\t\t0x1608\n\n#define MT_PROT_AUTO_TX_CFG\t\t0x1648\n\n#define MT_RX_STA_CNT0\t\t\t0x1700\n#define MT_RX_STA_CNT1\t\t\t0x1704\n#define MT_RX_STA_CNT2\t\t\t0x1708\n#define MT_TX_STA_CNT0\t\t\t0x170c\n#define MT_TX_STA_CNT1\t\t\t0x1710\n#define MT_TX_STA_CNT2\t\t\t0x1714\n\n \n#define MT_TX_STAT_FIFO\t\t\t0x1718\n#define MT_TX_STAT_FIFO_VALID\t\tBIT(0)\n#define MT_TX_STAT_FIFO_PID_TYPE\tGENMASK(4, 1)\n#define MT_TX_STAT_FIFO_SUCCESS\t\tBIT(5)\n#define MT_TX_STAT_FIFO_AGGR\t\tBIT(6)\n#define MT_TX_STAT_FIFO_ACKREQ\t\tBIT(7)\n#define MT_TX_STAT_FIFO_WCID\t\tGENMASK(15, 8)\n#define MT_TX_STAT_FIFO_RATE\t\tGENMASK(31, 16)\n\n#define MT_TX_AGG_STAT\t\t\t0x171c\n\n#define MT_TX_AGG_CNT_BASE0\t\t0x1720\n\n#define MT_MPDU_DENSITY_CNT\t\t0x1740\n\n#define MT_TX_AGG_CNT_BASE1\t\t0x174c\n\n#define MT_TX_AGG_CNT(_id)\t\t((_id) < 8 ?\t\t\t\\\n\t\t\t\t\t MT_TX_AGG_CNT_BASE0 + ((_id) << 2) : \\\n\t\t\t\t\t MT_TX_AGG_CNT_BASE1 + ((_id - 8) << 2))\n\n#define MT_TX_STAT_FIFO_EXT\t\t0x1798\n#define MT_TX_STAT_FIFO_EXT_RETRY\tGENMASK(7, 0)\n\n#define MT_BBP_CORE_BASE\t\t0x2000\n#define MT_BBP_IBI_BASE\t\t\t0x2100\n#define MT_BBP_AGC_BASE\t\t\t0x2300\n#define MT_BBP_TXC_BASE\t\t\t0x2400\n#define MT_BBP_RXC_BASE\t\t\t0x2500\n#define MT_BBP_TXO_BASE\t\t\t0x2600\n#define MT_BBP_TXBE_BASE\t\t0x2700\n#define MT_BBP_RXFE_BASE\t\t0x2800\n#define MT_BBP_RXO_BASE\t\t\t0x2900\n#define MT_BBP_DFS_BASE\t\t\t0x2a00\n#define MT_BBP_TR_BASE\t\t\t0x2b00\n#define MT_BBP_CAL_BASE\t\t\t0x2c00\n#define MT_BBP_DSC_BASE\t\t\t0x2e00\n#define MT_BBP_PFMU_BASE\t\t0x2f00\n\n#define MT_BBP(_type, _n)\t\t(MT_BBP_##_type##_BASE + ((_n) << 2))\n\n#define MT_BBP_CORE_R1_BW\t\tGENMASK(4, 3)\n\n#define MT_BBP_AGC_R0_CTRL_CHAN\t\tGENMASK(9, 8)\n#define MT_BBP_AGC_R0_BW\t\tGENMASK(14, 12)\n\n \n#define MT_BBP_AGC_LNA_GAIN\t\tGENMASK(21, 16)\n\n \n#define MT_BBP_AGC_GAIN\t\t\tGENMASK(14, 8)\n\n#define MT_BBP_AGC20_RSSI0\t\tGENMASK(7, 0)\n#define MT_BBP_AGC20_RSSI1\t\tGENMASK(15, 8)\n\n#define MT_BBP_TXBE_R0_CTRL_CHAN\tGENMASK(1, 0)\n\n#define MT_WCID_ADDR_BASE\t\t0x1800\n#define MT_WCID_ADDR(_n)\t\t(MT_WCID_ADDR_BASE + (_n) * 8)\n\n#define MT_SRAM_BASE\t\t\t0x4000\n\n#define MT_WCID_KEY_BASE\t\t0x8000\n#define MT_WCID_KEY(_n)\t\t\t(MT_WCID_KEY_BASE + (_n) * 32)\n\n#define MT_WCID_IV_BASE\t\t\t0xa000\n#define MT_WCID_IV(_n)\t\t\t(MT_WCID_IV_BASE + (_n) * 8)\n\n#define MT_WCID_ATTR_BASE\t\t0xa800\n#define MT_WCID_ATTR(_n)\t\t(MT_WCID_ATTR_BASE + (_n) * 4)\n\n#define MT_WCID_ATTR_PAIRWISE\t\tBIT(0)\n#define MT_WCID_ATTR_PKEY_MODE\t\tGENMASK(3, 1)\n#define MT_WCID_ATTR_BSS_IDX\t\tGENMASK(6, 4)\n#define MT_WCID_ATTR_RXWI_UDF\t\tGENMASK(9, 7)\n#define MT_WCID_ATTR_PKEY_MODE_EXT\tBIT(10)\n#define MT_WCID_ATTR_BSS_IDX_EXT\tBIT(11)\n#define MT_WCID_ATTR_WAPI_MCBC\t\tBIT(15)\n#define MT_WCID_ATTR_WAPI_KEYID\t\tGENMASK(31, 24)\n\n#define MT_SKEY_BASE_0\t\t\t0xac00\n#define MT_SKEY_BASE_1\t\t\t0xb400\n#define MT_SKEY_0(_bss, _idx)\t\t\\\n\t(MT_SKEY_BASE_0 + (4 * (_bss) + _idx) * 32)\n#define MT_SKEY_1(_bss, _idx)\t\t\\\n\t(MT_SKEY_BASE_1 + (4 * ((_bss) & 7) + _idx) * 32)\n#define MT_SKEY(_bss, _idx)\t\t\\\n\t((_bss & 8) ? MT_SKEY_1(_bss, _idx) : MT_SKEY_0(_bss, _idx))\n\n#define MT_SKEY_MODE_BASE_0\t\t0xb000\n#define MT_SKEY_MODE_BASE_1\t\t0xb3f0\n#define MT_SKEY_MODE_0(_bss)\t\t\\\n\t(MT_SKEY_MODE_BASE_0 + ((_bss / 2) << 2))\n#define MT_SKEY_MODE_1(_bss)\t\t\\\n\t(MT_SKEY_MODE_BASE_1 + ((((_bss) & 7) / 2) << 2))\n#define MT_SKEY_MODE(_bss)\t\t\\\n\t((_bss & 8) ? MT_SKEY_MODE_1(_bss) : MT_SKEY_MODE_0(_bss))\n#define MT_SKEY_MODE_MASK\t\tGENMASK(3, 0)\n#define MT_SKEY_MODE_SHIFT(_bss, _idx)\t(4 * ((_idx) + 4 * (_bss & 1)))\n\n#define MT_BEACON_BASE\t\t\t0xc000\n\n#define MT_TEMP_SENSOR\t\t\t0x1d000\n#define MT_TEMP_SENSOR_VAL\t\tGENMASK(6, 0)\n\nenum mt76_cipher_type {\n\tMT_CIPHER_NONE,\n\tMT_CIPHER_WEP40,\n\tMT_CIPHER_WEP104,\n\tMT_CIPHER_TKIP,\n\tMT_CIPHER_AES_CCMP,\n\tMT_CIPHER_CKIP40,\n\tMT_CIPHER_CKIP104,\n\tMT_CIPHER_CKIP128,\n\tMT_CIPHER_WAPI,\n};\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}