# VerilogAI
This repo contains my contributions to the Zhang Research group's efforts to train an AI model in Verilog code generation. 
