
*** Running vivado
    with args -log cpu_design_thinpad_sram_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source cpu_design_thinpad_sram_0_0.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source cpu_design_thinpad_sram_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_serial_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/gjz010/Documents/GitHub/ip_repo/simple_axilite_slave_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/gjz010/Documents/GitHub/ip_repo/axi_simple_master_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/gjz010/Documents/GitHub/ip_repo/l1_cache_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/gjz010/Documents/GitHub/ip_repo/sram_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top cpu_design_thinpad_sram_0_0 -part xc7a100tfgg676-2L -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tfgg676-2L
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 644 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 820.652 ; gain = 178.664
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cpu_design_thinpad_sram_0_0' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ip/cpu_design_thinpad_sram_0_0/synth/cpu_design_thinpad_sram_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'thinpad_sram_v1_0' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/bcc2/hdl/thinpad_sram_v1_0.v:4]
	Parameter C_S00_AXI_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 23 - type: integer 
	Parameter C_S00_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S00_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S00_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S00_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S00_AXI_BUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'thinpad_sram_v1_0_S00_AXI' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/bcc2/hdl/thinpad_sram_v1_0_S00_AXI.v:166]
	Parameter C_S_AXI_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 23 - type: integer 
	Parameter C_S_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_LSB bound to: 3 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 7 - type: integer 
	Parameter USER_NUM_MEM bound to: 1 - type: integer 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter READING bound to: 1 - type: integer 
	Parameter WRITING bound to: 2 - type: integer 
	Parameter WRESP bound to: 3 - type: integer 
	Parameter SRAM_IDLE_R bound to: 0 - type: integer 
	Parameter SRAM_IDLE_W bound to: 1 - type: integer 
	Parameter SRAM_READ_0 bound to: 2 - type: integer 
	Parameter SRAM_READ_1 bound to: 3 - type: integer 
	Parameter SRAM_WRITE_0 bound to: 4 - type: integer 
	Parameter SRAM_WRITE_1 bound to: 5 - type: integer 
	Parameter SRAM_WAIT_R bound to: 6 - type: integer 
	Parameter SRAM_WAIT_W bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sram_burster' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/bcc2/hdl/thinpad_sram_v1_0_S00_AXI.v:4]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter ACT bound to: 1 - type: integer 
	Parameter FIN bound to: 2 - type: integer 
	Parameter FIX bound to: 0 - type: integer 
	Parameter INCR bound to: 1 - type: integer 
	Parameter WRAP bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/bcc2/hdl/thinpad_sram_v1_0_S00_AXI.v:54]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/bcc2/hdl/thinpad_sram_v1_0_S00_AXI.v:80]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/bcc2/hdl/thinpad_sram_v1_0_S00_AXI.v:71]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/bcc2/hdl/thinpad_sram_v1_0_S00_AXI.v:131]
WARNING: [Synth 8-6014] Unused sequential element addr_reg was removed.  [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/bcc2/hdl/thinpad_sram_v1_0_S00_AXI.v:134]
INFO: [Synth 8-6155] done synthesizing module 'sram_burster' (1#1) [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/bcc2/hdl/thinpad_sram_v1_0_S00_AXI.v:4]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/bcc2/hdl/thinpad_sram_v1_0_S00_AXI.v:463]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/bcc2/hdl/thinpad_sram_v1_0_S00_AXI.v:509]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/bcc2/hdl/thinpad_sram_v1_0_S00_AXI.v:555]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/bcc2/hdl/thinpad_sram_v1_0_S00_AXI.v:582]
INFO: [Synth 8-6155] done synthesizing module 'thinpad_sram_v1_0_S00_AXI' (2#1) [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/bcc2/hdl/thinpad_sram_v1_0_S00_AXI.v:166]
INFO: [Synth 8-6155] done synthesizing module 'thinpad_sram_v1_0' (3#1) [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/bcc2/hdl/thinpad_sram_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cpu_design_thinpad_sram_0_0' (4#1) [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ip/cpu_design_thinpad_sram_0_0/synth/cpu_design_thinpad_sram_0_0.v:57]
WARNING: [Synth 8-3331] design thinpad_sram_v1_0_S00_AXI has unconnected port S_AXI_AWLOCK
WARNING: [Synth 8-3331] design thinpad_sram_v1_0_S00_AXI has unconnected port S_AXI_AWCACHE[3]
WARNING: [Synth 8-3331] design thinpad_sram_v1_0_S00_AXI has unconnected port S_AXI_AWCACHE[2]
WARNING: [Synth 8-3331] design thinpad_sram_v1_0_S00_AXI has unconnected port S_AXI_AWCACHE[1]
WARNING: [Synth 8-3331] design thinpad_sram_v1_0_S00_AXI has unconnected port S_AXI_AWCACHE[0]
WARNING: [Synth 8-3331] design thinpad_sram_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design thinpad_sram_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design thinpad_sram_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design thinpad_sram_v1_0_S00_AXI has unconnected port S_AXI_AWQOS[3]
WARNING: [Synth 8-3331] design thinpad_sram_v1_0_S00_AXI has unconnected port S_AXI_AWQOS[2]
WARNING: [Synth 8-3331] design thinpad_sram_v1_0_S00_AXI has unconnected port S_AXI_AWQOS[1]
WARNING: [Synth 8-3331] design thinpad_sram_v1_0_S00_AXI has unconnected port S_AXI_AWQOS[0]
WARNING: [Synth 8-3331] design thinpad_sram_v1_0_S00_AXI has unconnected port S_AXI_AWREGION[3]
WARNING: [Synth 8-3331] design thinpad_sram_v1_0_S00_AXI has unconnected port S_AXI_AWREGION[2]
WARNING: [Synth 8-3331] design thinpad_sram_v1_0_S00_AXI has unconnected port S_AXI_AWREGION[1]
WARNING: [Synth 8-3331] design thinpad_sram_v1_0_S00_AXI has unconnected port S_AXI_AWREGION[0]
WARNING: [Synth 8-3331] design thinpad_sram_v1_0_S00_AXI has unconnected port S_AXI_AWUSER[0]
WARNING: [Synth 8-3331] design thinpad_sram_v1_0_S00_AXI has unconnected port S_AXI_WLAST
WARNING: [Synth 8-3331] design thinpad_sram_v1_0_S00_AXI has unconnected port S_AXI_WUSER[0]
WARNING: [Synth 8-3331] design thinpad_sram_v1_0_S00_AXI has unconnected port S_AXI_ARLOCK
WARNING: [Synth 8-3331] design thinpad_sram_v1_0_S00_AXI has unconnected port S_AXI_ARCACHE[3]
WARNING: [Synth 8-3331] design thinpad_sram_v1_0_S00_AXI has unconnected port S_AXI_ARCACHE[2]
WARNING: [Synth 8-3331] design thinpad_sram_v1_0_S00_AXI has unconnected port S_AXI_ARCACHE[1]
WARNING: [Synth 8-3331] design thinpad_sram_v1_0_S00_AXI has unconnected port S_AXI_ARCACHE[0]
WARNING: [Synth 8-3331] design thinpad_sram_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design thinpad_sram_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design thinpad_sram_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
WARNING: [Synth 8-3331] design thinpad_sram_v1_0_S00_AXI has unconnected port S_AXI_ARQOS[3]
WARNING: [Synth 8-3331] design thinpad_sram_v1_0_S00_AXI has unconnected port S_AXI_ARQOS[2]
WARNING: [Synth 8-3331] design thinpad_sram_v1_0_S00_AXI has unconnected port S_AXI_ARQOS[1]
WARNING: [Synth 8-3331] design thinpad_sram_v1_0_S00_AXI has unconnected port S_AXI_ARQOS[0]
WARNING: [Synth 8-3331] design thinpad_sram_v1_0_S00_AXI has unconnected port S_AXI_ARREGION[3]
WARNING: [Synth 8-3331] design thinpad_sram_v1_0_S00_AXI has unconnected port S_AXI_ARREGION[2]
WARNING: [Synth 8-3331] design thinpad_sram_v1_0_S00_AXI has unconnected port S_AXI_ARREGION[1]
WARNING: [Synth 8-3331] design thinpad_sram_v1_0_S00_AXI has unconnected port S_AXI_ARREGION[0]
WARNING: [Synth 8-3331] design thinpad_sram_v1_0_S00_AXI has unconnected port S_AXI_ARUSER[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 887.602 ; gain = 245.613
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 887.602 ; gain = 245.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 887.602 ; gain = 245.613
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1001.816 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.116 . Memory (MB): peak = 1004.039 ; gain = 2.223
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1004.039 ; gain = 362.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1004.039 ; gain = 362.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1004.039 ; gain = 362.051
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'sram_burster'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'thinpad_sram_v1_0_S00_AXI'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                         00000000
                     ACT |                              010 |                         00000001
                     FIN |                              100 |                         00000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'sram_burster'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                 READING |                               01 |                               01
                 WRITING |                               10 |                               10
                   WRESP |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'thinpad_sram_v1_0_S00_AXI'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1004.039 ; gain = 362.051
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     23 Bit       Adders := 9     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               64 Bit    Registers := 2     
	               23 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 3     
	   3 Input     23 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 2     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
	   3 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 16    
	   7 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sram_burster 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     23 Bit       Adders := 9     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               23 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 3     
	   3 Input     23 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 6     
Module thinpad_sram_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 2     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
	   5 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 16    
	   7 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3917] design cpu_design_thinpad_sram_0_0 has port sram_ce driven by constant 0
INFO: [Synth 8-3917] design cpu_design_thinpad_sram_0_0 has port s00_axi_bresp[1] driven by constant 0
INFO: [Synth 8-3917] design cpu_design_thinpad_sram_0_0 has port s00_axi_bresp[0] driven by constant 0
INFO: [Synth 8-3917] design cpu_design_thinpad_sram_0_0 has port s00_axi_buser[0] driven by constant 0
INFO: [Synth 8-3917] design cpu_design_thinpad_sram_0_0 has port s00_axi_rresp[1] driven by constant 0
INFO: [Synth 8-3917] design cpu_design_thinpad_sram_0_0 has port s00_axi_rresp[0] driven by constant 0
INFO: [Synth 8-3917] design cpu_design_thinpad_sram_0_0 has port s00_axi_ruser[0] driven by constant 0
WARNING: [Synth 8-3331] design cpu_design_thinpad_sram_0_0 has unconnected port s00_axi_awlock
WARNING: [Synth 8-3331] design cpu_design_thinpad_sram_0_0 has unconnected port s00_axi_awcache[3]
WARNING: [Synth 8-3331] design cpu_design_thinpad_sram_0_0 has unconnected port s00_axi_awcache[2]
WARNING: [Synth 8-3331] design cpu_design_thinpad_sram_0_0 has unconnected port s00_axi_awcache[1]
WARNING: [Synth 8-3331] design cpu_design_thinpad_sram_0_0 has unconnected port s00_axi_awcache[0]
WARNING: [Synth 8-3331] design cpu_design_thinpad_sram_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design cpu_design_thinpad_sram_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design cpu_design_thinpad_sram_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design cpu_design_thinpad_sram_0_0 has unconnected port s00_axi_awregion[3]
WARNING: [Synth 8-3331] design cpu_design_thinpad_sram_0_0 has unconnected port s00_axi_awregion[2]
WARNING: [Synth 8-3331] design cpu_design_thinpad_sram_0_0 has unconnected port s00_axi_awregion[1]
WARNING: [Synth 8-3331] design cpu_design_thinpad_sram_0_0 has unconnected port s00_axi_awregion[0]
WARNING: [Synth 8-3331] design cpu_design_thinpad_sram_0_0 has unconnected port s00_axi_awqos[3]
WARNING: [Synth 8-3331] design cpu_design_thinpad_sram_0_0 has unconnected port s00_axi_awqos[2]
WARNING: [Synth 8-3331] design cpu_design_thinpad_sram_0_0 has unconnected port s00_axi_awqos[1]
WARNING: [Synth 8-3331] design cpu_design_thinpad_sram_0_0 has unconnected port s00_axi_awqos[0]
WARNING: [Synth 8-3331] design cpu_design_thinpad_sram_0_0 has unconnected port s00_axi_awuser[0]
WARNING: [Synth 8-3331] design cpu_design_thinpad_sram_0_0 has unconnected port s00_axi_wlast
WARNING: [Synth 8-3331] design cpu_design_thinpad_sram_0_0 has unconnected port s00_axi_wuser[0]
WARNING: [Synth 8-3331] design cpu_design_thinpad_sram_0_0 has unconnected port s00_axi_arlock
WARNING: [Synth 8-3331] design cpu_design_thinpad_sram_0_0 has unconnected port s00_axi_arcache[3]
WARNING: [Synth 8-3331] design cpu_design_thinpad_sram_0_0 has unconnected port s00_axi_arcache[2]
WARNING: [Synth 8-3331] design cpu_design_thinpad_sram_0_0 has unconnected port s00_axi_arcache[1]
WARNING: [Synth 8-3331] design cpu_design_thinpad_sram_0_0 has unconnected port s00_axi_arcache[0]
WARNING: [Synth 8-3331] design cpu_design_thinpad_sram_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design cpu_design_thinpad_sram_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design cpu_design_thinpad_sram_0_0 has unconnected port s00_axi_arprot[0]
WARNING: [Synth 8-3331] design cpu_design_thinpad_sram_0_0 has unconnected port s00_axi_arregion[3]
WARNING: [Synth 8-3331] design cpu_design_thinpad_sram_0_0 has unconnected port s00_axi_arregion[2]
WARNING: [Synth 8-3331] design cpu_design_thinpad_sram_0_0 has unconnected port s00_axi_arregion[1]
WARNING: [Synth 8-3331] design cpu_design_thinpad_sram_0_0 has unconnected port s00_axi_arregion[0]
WARNING: [Synth 8-3331] design cpu_design_thinpad_sram_0_0 has unconnected port s00_axi_arqos[3]
WARNING: [Synth 8-3331] design cpu_design_thinpad_sram_0_0 has unconnected port s00_axi_arqos[2]
WARNING: [Synth 8-3331] design cpu_design_thinpad_sram_0_0 has unconnected port s00_axi_arqos[1]
WARNING: [Synth 8-3331] design cpu_design_thinpad_sram_0_0 has unconnected port s00_axi_arqos[0]
WARNING: [Synth 8-3331] design cpu_design_thinpad_sram_0_0 has unconnected port s00_axi_aruser[0]
INFO: [Synth 8-3886] merging instance 'inst/thinpad_sram_v1_0_S00_AXI_inst/sram_state_reg[4]' (FDRE) to 'inst/thinpad_sram_v1_0_S00_AXI_inst/sram_state_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/thinpad_sram_v1_0_S00_AXI_inst/sram_state_reg[3] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1004.039 ; gain = 362.051
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 1004.039 ; gain = 362.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 1004.039 ; gain = 362.051
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 1004.039 ; gain = 362.051
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 1008.734 ; gain = 366.746
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 1008.734 ; gain = 366.746
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 1008.734 ; gain = 366.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 1008.734 ; gain = 366.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 1008.734 ; gain = 366.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 1008.734 ; gain = 366.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    48|
|2     |LUT1   |     8|
|3     |LUT2   |     6|
|4     |LUT3   |    16|
|5     |LUT4   |    34|
|6     |LUT5   |    27|
|7     |LUT6   |   109|
|8     |MUXF7  |    18|
|9     |FDRE   |   195|
|10    |FDSE   |     2|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------------------+--------------------------+------+
|      |Instance                           |Module                    |Cells |
+------+-----------------------------------+--------------------------+------+
|1     |top                                |                          |   463|
|2     |  inst                             |thinpad_sram_v1_0         |   463|
|3     |    thinpad_sram_v1_0_S00_AXI_inst |thinpad_sram_v1_0_S00_AXI |   463|
|4     |      get_addr                     |sram_burster              |   297|
+------+-----------------------------------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 1008.734 ; gain = 366.746
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 36 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:38 ; elapsed = 00:00:51 . Memory (MB): peak = 1008.734 ; gain = 250.309
Synthesis Optimization Complete : Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 1008.734 ; gain = 366.746
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 66 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1025.789 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 74 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:05 ; elapsed = 00:01:10 . Memory (MB): peak = 1025.789 ; gain = 639.910
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1025.789 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.runs/cpu_design_thinpad_sram_0_0_synth_1/cpu_design_thinpad_sram_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP cpu_design_thinpad_sram_0_0, cache-ID = 9254dce9bf68976e
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1025.789 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.runs/cpu_design_thinpad_sram_0_0_synth_1/cpu_design_thinpad_sram_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file cpu_design_thinpad_sram_0_0_utilization_synth.rpt -pb cpu_design_thinpad_sram_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Aug  1 14:57:50 2019...
