

================================================================
== Synthesis Summary Report of 'shift_register'
================================================================
+ General Information: 
    * Date:           Mon Mar 25 05:06:30 2024
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        4shift_register
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcvu11p-flga2577-1-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------+------+------+---------+--------+----------+---------+------+----------+------+----+---------+----------+-----+
    |      Modules     | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |    |         |          |     |
    |      & Loops     | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|    FF   |    LUT   | URAM|
    +------------------+------+------+---------+--------+----------+---------+------+----------+------+----+---------+----------+-----+
    |+ shift_register  |     -|  6.65|        0|   0.000|         -|        1|     -|        no|     -|   -|  5 (~0%)|  44 (~0%)|    -|
    +------------------+------+------+---------+--------+----------+---------+------+----------+------+----+---------+----------+-----+


================================================================
== HW Interfaces
================================================================
* Other Ports
+--------+---------+-----------+----------+
| Port   | Mode    | Direction | Bitwidth |
+--------+---------+-----------+----------+
| areset | ap_none | in        | 1        |
| data   | ap_none | in        | 4        |
| ena    | ap_none | in        | 1        |
| load   | ap_none | in        | 1        |
| q      | ap_vld  | out       | 4        |
+--------+---------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+-------------+
| Argument | Direction | Datatype    |
+----------+-----------+-------------+
| areset   | in        | ap_uint<1>& |
| load     | in        | ap_uint<1>& |
| ena      | in        | ap_uint<1>& |
| data     | in        | ap_uint<4>& |
| q        | out       | ap_uint<4>& |
+----------+-----------+-------------+

* SW-to-HW Mapping
+----------+--------------+---------+
| Argument | HW Interface | HW Type |
+----------+--------------+---------+
| areset   | areset       | port    |
| load     | load         | port    |
| ena      | ena          | port    |
| data     | data         | port    |
| q        | q            | port    |
| q        | q_ap_vld     | port    |
+----------+--------------+---------+


================================================================
== Bind Op Report
================================================================
  No bind op info in design

================================================================
== Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
  No pragmas found

