// Copyright (C) 1991-2009 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II"
// VERSION "Version 9.1 Build 222 10/21/2009 SJ Web Edition"

// DATE "10/25/2017 09:32:13"

// 
// Device: Altera EP2S15F484C3 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Multiplier_32bit (
	CLK,
	St,
	Mplier,
	Mcand,
	Done,
	Product);
input 	CLK;
input 	St;
input 	[15:0] Mplier;
input 	[15:0] Mcand;
output 	Done;
output 	[30:0] Product;

// Design Ports Information
// Done	=>  Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
// Product[0]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Product[1]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Product[2]	=>  Location: PIN_AB6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Product[3]	=>  Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Product[4]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Product[5]	=>  Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Product[6]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Product[7]	=>  Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Product[8]	=>  Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Product[9]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
// Product[10]	=>  Location: PIN_W10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Product[11]	=>  Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Product[12]	=>  Location: PIN_AB7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Product[13]	=>  Location: PIN_K16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
// Product[14]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Product[15]	=>  Location: PIN_AA8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Product[16]	=>  Location: PIN_Y11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Product[17]	=>  Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Product[18]	=>  Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Product[19]	=>  Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Product[20]	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
// Product[21]	=>  Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Product[22]	=>  Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Product[23]	=>  Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Product[24]	=>  Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Product[25]	=>  Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Product[26]	=>  Location: PIN_L15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
// Product[27]	=>  Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Product[28]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Product[29]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
// Product[30]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// St	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLK	=>  Location: PIN_N20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Mplier[0]	=>  Location: PIN_Y8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Mplier[15]	=>  Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Mplier[14]	=>  Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Mplier[12]	=>  Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Mplier[13]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Mplier[5]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Mplier[4]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Mplier[3]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Mplier[2]	=>  Location: PIN_E7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Mplier[1]	=>  Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Mplier[11]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Mplier[10]	=>  Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Mplier[9]	=>  Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Mplier[8]	=>  Location: PIN_E9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Mplier[6]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Mplier[7]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Mcand[15]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Mcand[0]	=>  Location: PIN_Y9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Mcand[1]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Mcand[2]	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Mcand[3]	=>  Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Mcand[4]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Mcand[5]	=>  Location: PIN_M20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Mcand[6]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Mcand[7]	=>  Location: PIN_Y7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Mcand[8]	=>  Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Mcand[9]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Mcand[10]	=>  Location: PIN_H9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Mcand[11]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Mcand[12]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Mcand[13]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Mcand[14]	=>  Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("Multiplier_32bit_v.sdo");
// synopsys translate_on

wire \WideNor2~2_combout ;
wire \Equal0~1_combout ;
wire \CLK~combout ;
wire \CLK~clkctrl_outclk ;
wire \St~combout ;
wire \Add2~1_sumout ;
wire \Selector0~0_combout ;
wire \state.000~regout ;
wire \nextstate.001~0_combout ;
wire \state.001~feeder_combout ;
wire \state.001~regout ;
wire \Selector1~0_combout ;
wire \state.010~regout ;
wire \Add2~2 ;
wire \Add2~5_sumout ;
wire \Add2~6 ;
wire \Add2~9_sumout ;
wire \Add2~10 ;
wire \Add2~13_sumout ;
wire \Add2~14 ;
wire \Add2~17_sumout ;
wire \Add2~18 ;
wire \Add2~21_sumout ;
wire \Add2~22 ;
wire \Add2~25_sumout ;
wire \Add2~26 ;
wire \Add2~29_sumout ;
wire \Add2~30 ;
wire \Add2~33_sumout ;
wire \Add2~34 ;
wire \Add2~37_sumout ;
wire \Add2~38 ;
wire \Add2~41_sumout ;
wire \Add2~42 ;
wire \Add2~45_sumout ;
wire \Add2~46 ;
wire \Add2~49_sumout ;
wire \Add2~50 ;
wire \Add2~53_sumout ;
wire \Add2~54 ;
wire \Add2~57_sumout ;
wire \Equal0~2_combout ;
wire \Add2~58 ;
wire \Add2~61_sumout ;
wire \Add2~62 ;
wire \Add2~65_sumout ;
wire \Add2~66 ;
wire \Add2~69_sumout ;
wire \Add2~70 ;
wire \Add2~73_sumout ;
wire \Add2~74 ;
wire \Add2~77_sumout ;
wire \Add2~78 ;
wire \Add2~81_sumout ;
wire \Equal0~3_combout ;
wire \Add2~82 ;
wire \Add2~85_sumout ;
wire \Add2~86 ;
wire \Add2~89_sumout ;
wire \Add2~90 ;
wire \Add2~93_sumout ;
wire \Add2~94 ;
wire \Add2~97_sumout ;
wire \Add2~98 ;
wire \Add2~101_sumout ;
wire \Add2~102 ;
wire \Add2~105_sumout ;
wire \Add2~106 ;
wire \Add2~109_sumout ;
wire \Equal0~5_combout ;
wire \Add2~110 ;
wire \Add2~113_sumout ;
wire \Add2~114 ;
wire \Add2~117_sumout ;
wire \Add2~118 ;
wire \Add2~121_sumout ;
wire \Add2~122 ;
wire \Add2~125_sumout ;
wire \Equal0~4_combout ;
wire \Equal0~0_combout ;
wire \Equal0~6_combout ;
wire \nextstate.011~0_combout ;
wire \state.011~regout ;
wire \Selector2~0_combout ;
wire \state.100~regout ;
wire \WideNor1~1_combout ;
wire \WideNor1~2_combout ;
wire \WideNor1~0_combout ;
wire \WideNor1~combout ;
wire \Sign~regout ;
wire \RegB[15]~feeder_combout ;
wire \RegA~1_combout ;
wire \RegB[3]~feeder_combout ;
wire \RegB[14]~feeder_combout ;
wire \RegB[13]~feeder_combout ;
wire \RegB[12]~feeder_combout ;
wire \RegB[10]~feeder_combout ;
wire \RegB[8]~feeder_combout ;
wire \RegB[7]~feeder_combout ;
wire \RegB[6]~feeder_combout ;
wire \RegB[4]~feeder_combout ;
wire \RegB[2]~feeder_combout ;
wire \RegB[1]~feeder_combout ;
wire \Add0~2_cout ;
wire \Add0~6 ;
wire \Add0~10 ;
wire \Add0~14 ;
wire \Add0~18 ;
wire \Add0~22 ;
wire \Add0~26 ;
wire \Add0~30 ;
wire \Add0~34 ;
wire \Add0~38 ;
wire \Add0~42 ;
wire \Add0~46 ;
wire \Add0~50 ;
wire \Add0~54 ;
wire \Add0~58 ;
wire \Add0~61_sumout ;
wire \RegA~10_combout ;
wire \Add0~62 ;
wire \Add0~66 ;
wire \Add0~69_sumout ;
wire \RegA~11_combout ;
wire \Add0~65_sumout ;
wire \RegA[17]~9_combout ;
wire \AdSh~0_combout ;
wire \RegA[0]~3_combout ;
wire \Add0~57_sumout ;
wire \Add0~53_sumout ;
wire \Add0~49_sumout ;
wire \Add0~45_sumout ;
wire \Add0~41_sumout ;
wire \Add0~37_sumout ;
wire \Add0~33_sumout ;
wire \Add0~29_sumout ;
wire \Add0~25_sumout ;
wire \Add0~21_sumout ;
wire \Add0~17_sumout ;
wire \Add0~13_sumout ;
wire \Add0~9_sumout ;
wire \Add0~5_sumout ;
wire \RegA~7_combout ;
wire \RegA~8_combout ;
wire \RegA[0]~0_combout ;
wire \RegA[14]~feeder_combout ;
wire \RegA[12]~6_combout ;
wire \RegA[0]~4_combout ;
wire \WideNor2~0_combout ;
wire \RegA[8]~feeder_combout ;
wire \RegA[9]~feeder_combout ;
wire \RegA[10]~feeder_combout ;
wire \RegA[11]~feeder_combout ;
wire \RegA[12]~feeder_combout ;
wire \RegA[13]~feeder_combout ;
wire \RegA[5]~feeder_combout ;
wire \RegA[6]~feeder_combout ;
wire \RegA[7]~feeder_combout ;
wire \WideNor2~1_combout ;
wire \WideNor2~5_combout ;
wire \WideNor2~4_combout ;
wire \WideNor2~3_combout ;
wire \WideNor2~combout ;
wire \RegA~5_combout ;
wire \RegA~2_combout ;
wire \RegA[2]~feeder_combout ;
wire \RegA[3]~feeder_combout ;
wire \RegA[4]~feeder_combout ;
wire [31:0] Cntr;
wire [15:0] \Mcand~combout ;
wire [15:0] \Mplier~combout ;
wire [31:0] RegA;
wire [15:0] RegB;


// Location: LCCOMB_X23_Y16_N30
stratixii_lcell_comb \WideNor2~2 (
// Equation(s):
// \WideNor2~2_combout  = ( !RegA[2] & ( !RegA[3] & ( (!RegA[4] & (!RegA[9] & (!RegA[12] & !RegA[26]))) ) ) )

	.dataa(!RegA[4]),
	.datab(!RegA[9]),
	.datac(!RegA[12]),
	.datad(!RegA[26]),
	.datae(!RegA[2]),
	.dataf(!RegA[3]),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideNor2~2 .extended_lut = "off";
defparam \WideNor2~2 .lut_mask = 64'h8000000000000000;
defparam \WideNor2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N16
stratixii_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = ( !Cntr[7] & ( !Cntr[8] & ( (Cntr[3] & (Cntr[2] & (!Cntr[6] & !Cntr[4]))) ) ) )

	.dataa(!Cntr[3]),
	.datab(!Cntr[2]),
	.datac(!Cntr[6]),
	.datad(!Cntr[4]),
	.datae(!Cntr[7]),
	.dataf(!Cntr[8]),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~1 .extended_lut = "off";
defparam \Equal0~1 .lut_mask = 64'h1000000000000000;
defparam \Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: PIN_E9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \Mplier[8]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Mplier~combout [8]),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Mplier[8]));
// synopsys translate_off
defparam \Mplier[8]~I .ddio_mode = "none";
defparam \Mplier[8]~I .ddioinclk_input = "negated_inclk";
defparam \Mplier[8]~I .dqs_delay_buffer_mode = "none";
defparam \Mplier[8]~I .dqs_out_mode = "none";
defparam \Mplier[8]~I .inclk_input = "normal";
defparam \Mplier[8]~I .input_async_reset = "none";
defparam \Mplier[8]~I .input_power_up = "low";
defparam \Mplier[8]~I .input_register_mode = "none";
defparam \Mplier[8]~I .input_sync_reset = "none";
defparam \Mplier[8]~I .oe_async_reset = "none";
defparam \Mplier[8]~I .oe_power_up = "low";
defparam \Mplier[8]~I .oe_register_mode = "none";
defparam \Mplier[8]~I .oe_sync_reset = "none";
defparam \Mplier[8]~I .operation_mode = "input";
defparam \Mplier[8]~I .output_async_reset = "none";
defparam \Mplier[8]~I .output_power_up = "low";
defparam \Mplier[8]~I .output_register_mode = "none";
defparam \Mplier[8]~I .output_sync_reset = "none";
defparam \Mplier[8]~I .sim_dqs_delay_increment = 0;
defparam \Mplier[8]~I .sim_dqs_intrinsic_delay = 0;
defparam \Mplier[8]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_N20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \CLK~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\CLK~combout ),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(CLK));
// synopsys translate_off
defparam \CLK~I .ddio_mode = "none";
defparam \CLK~I .ddioinclk_input = "negated_inclk";
defparam \CLK~I .dqs_delay_buffer_mode = "none";
defparam \CLK~I .dqs_out_mode = "none";
defparam \CLK~I .inclk_input = "normal";
defparam \CLK~I .input_async_reset = "none";
defparam \CLK~I .input_power_up = "low";
defparam \CLK~I .input_register_mode = "none";
defparam \CLK~I .input_sync_reset = "none";
defparam \CLK~I .oe_async_reset = "none";
defparam \CLK~I .oe_power_up = "low";
defparam \CLK~I .oe_register_mode = "none";
defparam \CLK~I .oe_sync_reset = "none";
defparam \CLK~I .operation_mode = "input";
defparam \CLK~I .output_async_reset = "none";
defparam \CLK~I .output_power_up = "low";
defparam \CLK~I .output_register_mode = "none";
defparam \CLK~I .output_sync_reset = "none";
defparam \CLK~I .sim_dqs_delay_increment = 0;
defparam \CLK~I .sim_dqs_intrinsic_delay = 0;
defparam \CLK~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: CLKCTRL_G3
stratixii_clkctrl \CLK~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\CLK~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLK~clkctrl_outclk ));
// synopsys translate_off
defparam \CLK~clkctrl .clock_type = "global clock";
// synopsys translate_on

// Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \St~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\St~combout ),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(St));
// synopsys translate_off
defparam \St~I .ddio_mode = "none";
defparam \St~I .ddioinclk_input = "negated_inclk";
defparam \St~I .dqs_delay_buffer_mode = "none";
defparam \St~I .dqs_out_mode = "none";
defparam \St~I .inclk_input = "normal";
defparam \St~I .input_async_reset = "none";
defparam \St~I .input_power_up = "low";
defparam \St~I .input_register_mode = "none";
defparam \St~I .input_sync_reset = "none";
defparam \St~I .oe_async_reset = "none";
defparam \St~I .oe_power_up = "low";
defparam \St~I .oe_register_mode = "none";
defparam \St~I .oe_sync_reset = "none";
defparam \St~I .operation_mode = "input";
defparam \St~I .output_async_reset = "none";
defparam \St~I .output_power_up = "low";
defparam \St~I .output_register_mode = "none";
defparam \St~I .output_sync_reset = "none";
defparam \St~I .sim_dqs_delay_increment = 0;
defparam \St~I .sim_dqs_intrinsic_delay = 0;
defparam \St~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N0
stratixii_lcell_comb \Add2~1 (
// Equation(s):
// \Add2~1_sumout  = SUM(( Cntr[0] ) + ( VCC ) + ( !VCC ))
// \Add2~2  = CARRY(( Cntr[0] ) + ( VCC ) + ( !VCC ))

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(!Cntr[0]),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~1_sumout ),
	.cout(\Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \Add2~1 .extended_lut = "off";
defparam \Add2~1 .lut_mask = 64'h00000000000000FF;
defparam \Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N8
stratixii_lcell_comb \Selector0~0 (
// Equation(s):
// \Selector0~0_combout  = ( \St~combout  ) # ( !\St~combout  & ( (!\state.100~regout  & \state.000~regout ) ) )

	.dataa(vcc),
	.datab(vcc),
	.datac(!\state.100~regout ),
	.datad(!\state.000~regout ),
	.datae(vcc),
	.dataf(!\St~combout ),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector0~0 .extended_lut = "off";
defparam \Selector0~0 .lut_mask = 64'h00F000F0FFFFFFFF;
defparam \Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X23_Y17_N9
stratixii_lcell_ff \state.000 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Selector0~0_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\state.000~regout ));

// Location: LCCOMB_X23_Y18_N30
stratixii_lcell_comb \nextstate.001~0 (
// Equation(s):
// \nextstate.001~0_combout  = ( !\state.000~regout  & ( \St~combout  ) )

	.dataa(vcc),
	.datab(vcc),
	.datac(!\St~combout ),
	.datad(vcc),
	.datae(vcc),
	.dataf(!\state.000~regout ),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nextstate.001~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nextstate.001~0 .extended_lut = "off";
defparam \nextstate.001~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \nextstate.001~0 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N28
stratixii_lcell_comb \state.001~feeder (
// Equation(s):
// \state.001~feeder_combout  = ( \nextstate.001~0_combout  )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.datae(vcc),
	.dataf(!\nextstate.001~0_combout ),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state.001~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state.001~feeder .extended_lut = "off";
defparam \state.001~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \state.001~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X23_Y18_N29
stratixii_lcell_ff \state.001 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\state.001~feeder_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\state.001~regout ));

// Location: LCCOMB_X23_Y17_N10
stratixii_lcell_comb \Selector1~0 (
// Equation(s):
// \Selector1~0_combout  = ( \Equal0~6_combout  & ( \state.001~regout  ) ) # ( !\Equal0~6_combout  & ( (\state.010~regout ) # (\state.001~regout ) ) )

	.dataa(vcc),
	.datab(vcc),
	.datac(!\state.001~regout ),
	.datad(!\state.010~regout ),
	.datae(vcc),
	.dataf(!\Equal0~6_combout ),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector1~0 .extended_lut = "off";
defparam \Selector1~0 .lut_mask = 64'h0FFF0FFF0F0F0F0F;
defparam \Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X23_Y17_N11
stratixii_lcell_ff \state.010 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Selector1~0_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\state.010~regout ));

// Location: LCFF_X23_Y20_N1
stratixii_lcell_ff \Cntr[0] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Add2~1_sumout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\Equal0~6_combout ),
	.sload(gnd),
	.ena(\state.010~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(Cntr[0]));

// Location: LCCOMB_X23_Y20_N2
stratixii_lcell_comb \Add2~5 (
// Equation(s):
// \Add2~5_sumout  = SUM(( Cntr[1] ) + ( GND ) + ( \Add2~2  ))
// \Add2~6  = CARRY(( Cntr[1] ) + ( GND ) + ( \Add2~2  ))

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(!Cntr[1]),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(\Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~5_sumout ),
	.cout(\Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \Add2~5 .extended_lut = "off";
defparam \Add2~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X23_Y20_N3
stratixii_lcell_ff \Cntr[1] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Add2~5_sumout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\Equal0~6_combout ),
	.sload(gnd),
	.ena(\state.010~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(Cntr[1]));

// Location: LCCOMB_X23_Y20_N4
stratixii_lcell_comb \Add2~9 (
// Equation(s):
// \Add2~9_sumout  = SUM(( Cntr[2] ) + ( GND ) + ( \Add2~6  ))
// \Add2~10  = CARRY(( Cntr[2] ) + ( GND ) + ( \Add2~6  ))

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(!Cntr[2]),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(\Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~9_sumout ),
	.cout(\Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \Add2~9 .extended_lut = "off";
defparam \Add2~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X23_Y20_N5
stratixii_lcell_ff \Cntr[2] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Add2~9_sumout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\Equal0~6_combout ),
	.sload(gnd),
	.ena(\state.010~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(Cntr[2]));

// Location: LCCOMB_X23_Y20_N6
stratixii_lcell_comb \Add2~13 (
// Equation(s):
// \Add2~13_sumout  = SUM(( Cntr[3] ) + ( GND ) + ( \Add2~10  ))
// \Add2~14  = CARRY(( Cntr[3] ) + ( GND ) + ( \Add2~10  ))

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(!Cntr[3]),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(\Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~13_sumout ),
	.cout(\Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \Add2~13 .extended_lut = "off";
defparam \Add2~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X23_Y20_N7
stratixii_lcell_ff \Cntr[3] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Add2~13_sumout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\Equal0~6_combout ),
	.sload(gnd),
	.ena(\state.010~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(Cntr[3]));

// Location: LCCOMB_X23_Y20_N8
stratixii_lcell_comb \Add2~17 (
// Equation(s):
// \Add2~17_sumout  = SUM(( Cntr[4] ) + ( GND ) + ( \Add2~14  ))
// \Add2~18  = CARRY(( Cntr[4] ) + ( GND ) + ( \Add2~14  ))

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(!Cntr[4]),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(\Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~17_sumout ),
	.cout(\Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \Add2~17 .extended_lut = "off";
defparam \Add2~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X23_Y20_N9
stratixii_lcell_ff \Cntr[4] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Add2~17_sumout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\Equal0~6_combout ),
	.sload(gnd),
	.ena(\state.010~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(Cntr[4]));

// Location: LCCOMB_X23_Y20_N10
stratixii_lcell_comb \Add2~21 (
// Equation(s):
// \Add2~21_sumout  = SUM(( Cntr[5] ) + ( GND ) + ( \Add2~18  ))
// \Add2~22  = CARRY(( Cntr[5] ) + ( GND ) + ( \Add2~18  ))

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(!Cntr[5]),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(\Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~21_sumout ),
	.cout(\Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \Add2~21 .extended_lut = "off";
defparam \Add2~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X23_Y20_N11
stratixii_lcell_ff \Cntr[5] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Add2~21_sumout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\Equal0~6_combout ),
	.sload(gnd),
	.ena(\state.010~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(Cntr[5]));

// Location: LCCOMB_X23_Y20_N12
stratixii_lcell_comb \Add2~25 (
// Equation(s):
// \Add2~25_sumout  = SUM(( Cntr[6] ) + ( GND ) + ( \Add2~22  ))
// \Add2~26  = CARRY(( Cntr[6] ) + ( GND ) + ( \Add2~22  ))

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(!Cntr[6]),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(\Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~25_sumout ),
	.cout(\Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \Add2~25 .extended_lut = "off";
defparam \Add2~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X23_Y20_N13
stratixii_lcell_ff \Cntr[6] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Add2~25_sumout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\Equal0~6_combout ),
	.sload(gnd),
	.ena(\state.010~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(Cntr[6]));

// Location: LCCOMB_X23_Y20_N14
stratixii_lcell_comb \Add2~29 (
// Equation(s):
// \Add2~29_sumout  = SUM(( Cntr[7] ) + ( GND ) + ( \Add2~26  ))
// \Add2~30  = CARRY(( Cntr[7] ) + ( GND ) + ( \Add2~26  ))

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(!Cntr[7]),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(\Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~29_sumout ),
	.cout(\Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \Add2~29 .extended_lut = "off";
defparam \Add2~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X23_Y20_N15
stratixii_lcell_ff \Cntr[7] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Add2~29_sumout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\Equal0~6_combout ),
	.sload(gnd),
	.ena(\state.010~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(Cntr[7]));

// Location: LCCOMB_X23_Y20_N16
stratixii_lcell_comb \Add2~33 (
// Equation(s):
// \Add2~33_sumout  = SUM(( Cntr[8] ) + ( GND ) + ( \Add2~30  ))
// \Add2~34  = CARRY(( Cntr[8] ) + ( GND ) + ( \Add2~30  ))

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(!Cntr[8]),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(\Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~33_sumout ),
	.cout(\Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \Add2~33 .extended_lut = "off";
defparam \Add2~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X23_Y20_N17
stratixii_lcell_ff \Cntr[8] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Add2~33_sumout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\Equal0~6_combout ),
	.sload(gnd),
	.ena(\state.010~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(Cntr[8]));

// Location: LCCOMB_X23_Y20_N18
stratixii_lcell_comb \Add2~37 (
// Equation(s):
// \Add2~37_sumout  = SUM(( Cntr[9] ) + ( GND ) + ( \Add2~34  ))
// \Add2~38  = CARRY(( Cntr[9] ) + ( GND ) + ( \Add2~34  ))

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(!Cntr[9]),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(\Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~37_sumout ),
	.cout(\Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \Add2~37 .extended_lut = "off";
defparam \Add2~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X23_Y20_N19
stratixii_lcell_ff \Cntr[9] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Add2~37_sumout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\Equal0~6_combout ),
	.sload(gnd),
	.ena(\state.010~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(Cntr[9]));

// Location: LCCOMB_X23_Y20_N20
stratixii_lcell_comb \Add2~41 (
// Equation(s):
// \Add2~41_sumout  = SUM(( Cntr[10] ) + ( GND ) + ( \Add2~38  ))
// \Add2~42  = CARRY(( Cntr[10] ) + ( GND ) + ( \Add2~38  ))

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(!Cntr[10]),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(\Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~41_sumout ),
	.cout(\Add2~42 ),
	.shareout());
// synopsys translate_off
defparam \Add2~41 .extended_lut = "off";
defparam \Add2~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add2~41 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X23_Y20_N21
stratixii_lcell_ff \Cntr[10] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Add2~41_sumout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\Equal0~6_combout ),
	.sload(gnd),
	.ena(\state.010~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(Cntr[10]));

// Location: LCCOMB_X23_Y20_N22
stratixii_lcell_comb \Add2~45 (
// Equation(s):
// \Add2~45_sumout  = SUM(( Cntr[11] ) + ( GND ) + ( \Add2~42  ))
// \Add2~46  = CARRY(( Cntr[11] ) + ( GND ) + ( \Add2~42  ))

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(!Cntr[11]),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(\Add2~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~45_sumout ),
	.cout(\Add2~46 ),
	.shareout());
// synopsys translate_off
defparam \Add2~45 .extended_lut = "off";
defparam \Add2~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add2~45 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X23_Y20_N23
stratixii_lcell_ff \Cntr[11] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Add2~45_sumout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\Equal0~6_combout ),
	.sload(gnd),
	.ena(\state.010~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(Cntr[11]));

// Location: LCCOMB_X23_Y20_N24
stratixii_lcell_comb \Add2~49 (
// Equation(s):
// \Add2~49_sumout  = SUM(( Cntr[12] ) + ( GND ) + ( \Add2~46  ))
// \Add2~50  = CARRY(( Cntr[12] ) + ( GND ) + ( \Add2~46  ))

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(!Cntr[12]),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(\Add2~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~49_sumout ),
	.cout(\Add2~50 ),
	.shareout());
// synopsys translate_off
defparam \Add2~49 .extended_lut = "off";
defparam \Add2~49 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add2~49 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X23_Y20_N25
stratixii_lcell_ff \Cntr[12] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Add2~49_sumout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\Equal0~6_combout ),
	.sload(gnd),
	.ena(\state.010~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(Cntr[12]));

// Location: LCCOMB_X23_Y20_N26
stratixii_lcell_comb \Add2~53 (
// Equation(s):
// \Add2~53_sumout  = SUM(( Cntr[13] ) + ( GND ) + ( \Add2~50  ))
// \Add2~54  = CARRY(( Cntr[13] ) + ( GND ) + ( \Add2~50  ))

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(!Cntr[13]),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(\Add2~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~53_sumout ),
	.cout(\Add2~54 ),
	.shareout());
// synopsys translate_off
defparam \Add2~53 .extended_lut = "off";
defparam \Add2~53 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add2~53 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X23_Y20_N27
stratixii_lcell_ff \Cntr[13] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Add2~53_sumout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\Equal0~6_combout ),
	.sload(gnd),
	.ena(\state.010~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(Cntr[13]));

// Location: LCCOMB_X23_Y20_N28
stratixii_lcell_comb \Add2~57 (
// Equation(s):
// \Add2~57_sumout  = SUM(( Cntr[14] ) + ( GND ) + ( \Add2~54  ))
// \Add2~58  = CARRY(( Cntr[14] ) + ( GND ) + ( \Add2~54  ))

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(!Cntr[14]),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(\Add2~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~57_sumout ),
	.cout(\Add2~58 ),
	.shareout());
// synopsys translate_off
defparam \Add2~57 .extended_lut = "off";
defparam \Add2~57 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add2~57 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X23_Y20_N29
stratixii_lcell_ff \Cntr[14] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Add2~57_sumout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\Equal0~6_combout ),
	.sload(gnd),
	.ena(\state.010~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(Cntr[14]));

// Location: LCCOMB_X23_Y17_N0
stratixii_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = ( !Cntr[13] & ( !Cntr[14] & ( (!Cntr[11] & (!Cntr[10] & (!Cntr[9] & !Cntr[12]))) ) ) )

	.dataa(!Cntr[11]),
	.datab(!Cntr[10]),
	.datac(!Cntr[9]),
	.datad(!Cntr[12]),
	.datae(!Cntr[13]),
	.dataf(!Cntr[14]),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~2 .extended_lut = "off";
defparam \Equal0~2 .lut_mask = 64'h8000000000000000;
defparam \Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N30
stratixii_lcell_comb \Add2~61 (
// Equation(s):
// \Add2~61_sumout  = SUM(( Cntr[15] ) + ( GND ) + ( \Add2~58  ))
// \Add2~62  = CARRY(( Cntr[15] ) + ( GND ) + ( \Add2~58  ))

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(!Cntr[15]),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(\Add2~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~61_sumout ),
	.cout(\Add2~62 ),
	.shareout());
// synopsys translate_off
defparam \Add2~61 .extended_lut = "off";
defparam \Add2~61 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add2~61 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X23_Y20_N31
stratixii_lcell_ff \Cntr[15] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Add2~61_sumout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\Equal0~6_combout ),
	.sload(gnd),
	.ena(\state.010~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(Cntr[15]));

// Location: LCCOMB_X23_Y19_N0
stratixii_lcell_comb \Add2~65 (
// Equation(s):
// \Add2~65_sumout  = SUM(( Cntr[16] ) + ( GND ) + ( \Add2~62  ))
// \Add2~66  = CARRY(( Cntr[16] ) + ( GND ) + ( \Add2~62  ))

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(!Cntr[16]),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(\Add2~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~65_sumout ),
	.cout(\Add2~66 ),
	.shareout());
// synopsys translate_off
defparam \Add2~65 .extended_lut = "off";
defparam \Add2~65 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add2~65 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X23_Y19_N1
stratixii_lcell_ff \Cntr[16] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Add2~65_sumout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\Equal0~6_combout ),
	.sload(gnd),
	.ena(\state.010~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(Cntr[16]));

// Location: LCCOMB_X23_Y19_N2
stratixii_lcell_comb \Add2~69 (
// Equation(s):
// \Add2~69_sumout  = SUM(( Cntr[17] ) + ( GND ) + ( \Add2~66  ))
// \Add2~70  = CARRY(( Cntr[17] ) + ( GND ) + ( \Add2~66  ))

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(!Cntr[17]),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(\Add2~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~69_sumout ),
	.cout(\Add2~70 ),
	.shareout());
// synopsys translate_off
defparam \Add2~69 .extended_lut = "off";
defparam \Add2~69 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add2~69 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X23_Y19_N3
stratixii_lcell_ff \Cntr[17] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Add2~69_sumout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\Equal0~6_combout ),
	.sload(gnd),
	.ena(\state.010~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(Cntr[17]));

// Location: LCCOMB_X23_Y19_N4
stratixii_lcell_comb \Add2~73 (
// Equation(s):
// \Add2~73_sumout  = SUM(( Cntr[18] ) + ( GND ) + ( \Add2~70  ))
// \Add2~74  = CARRY(( Cntr[18] ) + ( GND ) + ( \Add2~70  ))

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(!Cntr[18]),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(\Add2~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~73_sumout ),
	.cout(\Add2~74 ),
	.shareout());
// synopsys translate_off
defparam \Add2~73 .extended_lut = "off";
defparam \Add2~73 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add2~73 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X23_Y19_N5
stratixii_lcell_ff \Cntr[18] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Add2~73_sumout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\Equal0~6_combout ),
	.sload(gnd),
	.ena(\state.010~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(Cntr[18]));

// Location: LCCOMB_X23_Y19_N6
stratixii_lcell_comb \Add2~77 (
// Equation(s):
// \Add2~77_sumout  = SUM(( Cntr[19] ) + ( GND ) + ( \Add2~74  ))
// \Add2~78  = CARRY(( Cntr[19] ) + ( GND ) + ( \Add2~74  ))

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(!Cntr[19]),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(\Add2~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~77_sumout ),
	.cout(\Add2~78 ),
	.shareout());
// synopsys translate_off
defparam \Add2~77 .extended_lut = "off";
defparam \Add2~77 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add2~77 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X23_Y19_N7
stratixii_lcell_ff \Cntr[19] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Add2~77_sumout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\Equal0~6_combout ),
	.sload(gnd),
	.ena(\state.010~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(Cntr[19]));

// Location: LCCOMB_X23_Y19_N8
stratixii_lcell_comb \Add2~81 (
// Equation(s):
// \Add2~81_sumout  = SUM(( Cntr[20] ) + ( GND ) + ( \Add2~78  ))
// \Add2~82  = CARRY(( Cntr[20] ) + ( GND ) + ( \Add2~78  ))

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(!Cntr[20]),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(\Add2~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~81_sumout ),
	.cout(\Add2~82 ),
	.shareout());
// synopsys translate_off
defparam \Add2~81 .extended_lut = "off";
defparam \Add2~81 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add2~81 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X23_Y19_N9
stratixii_lcell_ff \Cntr[20] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Add2~81_sumout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\Equal0~6_combout ),
	.sload(gnd),
	.ena(\state.010~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(Cntr[20]));

// Location: LCCOMB_X23_Y17_N22
stratixii_lcell_comb \Equal0~3 (
// Equation(s):
// \Equal0~3_combout  = ( !Cntr[19] & ( !Cntr[15] & ( (!Cntr[18] & (!Cntr[5] & (!Cntr[17] & !Cntr[20]))) ) ) )

	.dataa(!Cntr[18]),
	.datab(!Cntr[5]),
	.datac(!Cntr[17]),
	.datad(!Cntr[20]),
	.datae(!Cntr[19]),
	.dataf(!Cntr[15]),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~3 .extended_lut = "off";
defparam \Equal0~3 .lut_mask = 64'h8000000000000000;
defparam \Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N10
stratixii_lcell_comb \Add2~85 (
// Equation(s):
// \Add2~85_sumout  = SUM(( Cntr[21] ) + ( GND ) + ( \Add2~82  ))
// \Add2~86  = CARRY(( Cntr[21] ) + ( GND ) + ( \Add2~82  ))

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(!Cntr[21]),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(\Add2~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~85_sumout ),
	.cout(\Add2~86 ),
	.shareout());
// synopsys translate_off
defparam \Add2~85 .extended_lut = "off";
defparam \Add2~85 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add2~85 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X23_Y19_N11
stratixii_lcell_ff \Cntr[21] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Add2~85_sumout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\Equal0~6_combout ),
	.sload(gnd),
	.ena(\state.010~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(Cntr[21]));

// Location: LCCOMB_X23_Y19_N12
stratixii_lcell_comb \Add2~89 (
// Equation(s):
// \Add2~89_sumout  = SUM(( Cntr[22] ) + ( GND ) + ( \Add2~86  ))
// \Add2~90  = CARRY(( Cntr[22] ) + ( GND ) + ( \Add2~86  ))

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(!Cntr[22]),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(\Add2~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~89_sumout ),
	.cout(\Add2~90 ),
	.shareout());
// synopsys translate_off
defparam \Add2~89 .extended_lut = "off";
defparam \Add2~89 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add2~89 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X23_Y19_N13
stratixii_lcell_ff \Cntr[22] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Add2~89_sumout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\Equal0~6_combout ),
	.sload(gnd),
	.ena(\state.010~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(Cntr[22]));

// Location: LCCOMB_X23_Y19_N14
stratixii_lcell_comb \Add2~93 (
// Equation(s):
// \Add2~93_sumout  = SUM(( Cntr[23] ) + ( GND ) + ( \Add2~90  ))
// \Add2~94  = CARRY(( Cntr[23] ) + ( GND ) + ( \Add2~90  ))

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(!Cntr[23]),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(\Add2~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~93_sumout ),
	.cout(\Add2~94 ),
	.shareout());
// synopsys translate_off
defparam \Add2~93 .extended_lut = "off";
defparam \Add2~93 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add2~93 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X23_Y19_N15
stratixii_lcell_ff \Cntr[23] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Add2~93_sumout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\Equal0~6_combout ),
	.sload(gnd),
	.ena(\state.010~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(Cntr[23]));

// Location: LCCOMB_X23_Y19_N16
stratixii_lcell_comb \Add2~97 (
// Equation(s):
// \Add2~97_sumout  = SUM(( Cntr[24] ) + ( GND ) + ( \Add2~94  ))
// \Add2~98  = CARRY(( Cntr[24] ) + ( GND ) + ( \Add2~94  ))

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(!Cntr[24]),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(\Add2~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~97_sumout ),
	.cout(\Add2~98 ),
	.shareout());
// synopsys translate_off
defparam \Add2~97 .extended_lut = "off";
defparam \Add2~97 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add2~97 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X23_Y19_N17
stratixii_lcell_ff \Cntr[24] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Add2~97_sumout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\Equal0~6_combout ),
	.sload(gnd),
	.ena(\state.010~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(Cntr[24]));

// Location: LCCOMB_X23_Y19_N18
stratixii_lcell_comb \Add2~101 (
// Equation(s):
// \Add2~101_sumout  = SUM(( Cntr[25] ) + ( GND ) + ( \Add2~98  ))
// \Add2~102  = CARRY(( Cntr[25] ) + ( GND ) + ( \Add2~98  ))

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(!Cntr[25]),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(\Add2~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~101_sumout ),
	.cout(\Add2~102 ),
	.shareout());
// synopsys translate_off
defparam \Add2~101 .extended_lut = "off";
defparam \Add2~101 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add2~101 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X23_Y19_N19
stratixii_lcell_ff \Cntr[25] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Add2~101_sumout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\Equal0~6_combout ),
	.sload(gnd),
	.ena(\state.010~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(Cntr[25]));

// Location: LCCOMB_X23_Y19_N20
stratixii_lcell_comb \Add2~105 (
// Equation(s):
// \Add2~105_sumout  = SUM(( Cntr[26] ) + ( GND ) + ( \Add2~102  ))
// \Add2~106  = CARRY(( Cntr[26] ) + ( GND ) + ( \Add2~102  ))

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(!Cntr[26]),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(\Add2~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~105_sumout ),
	.cout(\Add2~106 ),
	.shareout());
// synopsys translate_off
defparam \Add2~105 .extended_lut = "off";
defparam \Add2~105 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add2~105 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X23_Y19_N21
stratixii_lcell_ff \Cntr[26] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Add2~105_sumout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\Equal0~6_combout ),
	.sload(gnd),
	.ena(\state.010~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(Cntr[26]));

// Location: LCCOMB_X23_Y19_N22
stratixii_lcell_comb \Add2~109 (
// Equation(s):
// \Add2~109_sumout  = SUM(( Cntr[27] ) + ( GND ) + ( \Add2~106  ))
// \Add2~110  = CARRY(( Cntr[27] ) + ( GND ) + ( \Add2~106  ))

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(!Cntr[27]),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(\Add2~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~109_sumout ),
	.cout(\Add2~110 ),
	.shareout());
// synopsys translate_off
defparam \Add2~109 .extended_lut = "off";
defparam \Add2~109 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add2~109 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X23_Y19_N23
stratixii_lcell_ff \Cntr[27] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Add2~109_sumout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\Equal0~6_combout ),
	.sload(gnd),
	.ena(\state.010~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(Cntr[27]));

// Location: LCCOMB_X22_Y19_N18
stratixii_lcell_comb \Equal0~5 (
// Equation(s):
// \Equal0~5_combout  = ( !Cntr[27] & ( !Cntr[24] & ( (!Cntr[22] & (!Cntr[25] & (!Cntr[21] & !Cntr[23]))) ) ) )

	.dataa(!Cntr[22]),
	.datab(!Cntr[25]),
	.datac(!Cntr[21]),
	.datad(!Cntr[23]),
	.datae(!Cntr[27]),
	.dataf(!Cntr[24]),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~5 .extended_lut = "off";
defparam \Equal0~5 .lut_mask = 64'h8000000000000000;
defparam \Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N24
stratixii_lcell_comb \Add2~113 (
// Equation(s):
// \Add2~113_sumout  = SUM(( Cntr[28] ) + ( GND ) + ( \Add2~110  ))
// \Add2~114  = CARRY(( Cntr[28] ) + ( GND ) + ( \Add2~110  ))

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(!Cntr[28]),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(\Add2~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~113_sumout ),
	.cout(\Add2~114 ),
	.shareout());
// synopsys translate_off
defparam \Add2~113 .extended_lut = "off";
defparam \Add2~113 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add2~113 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X23_Y19_N25
stratixii_lcell_ff \Cntr[28] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Add2~113_sumout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\Equal0~6_combout ),
	.sload(gnd),
	.ena(\state.010~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(Cntr[28]));

// Location: LCCOMB_X23_Y19_N26
stratixii_lcell_comb \Add2~117 (
// Equation(s):
// \Add2~117_sumout  = SUM(( Cntr[29] ) + ( GND ) + ( \Add2~114  ))
// \Add2~118  = CARRY(( Cntr[29] ) + ( GND ) + ( \Add2~114  ))

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(!Cntr[29]),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(\Add2~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~117_sumout ),
	.cout(\Add2~118 ),
	.shareout());
// synopsys translate_off
defparam \Add2~117 .extended_lut = "off";
defparam \Add2~117 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add2~117 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X23_Y19_N27
stratixii_lcell_ff \Cntr[29] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Add2~117_sumout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\Equal0~6_combout ),
	.sload(gnd),
	.ena(\state.010~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(Cntr[29]));

// Location: LCCOMB_X23_Y19_N28
stratixii_lcell_comb \Add2~121 (
// Equation(s):
// \Add2~121_sumout  = SUM(( Cntr[30] ) + ( GND ) + ( \Add2~118  ))
// \Add2~122  = CARRY(( Cntr[30] ) + ( GND ) + ( \Add2~118  ))

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(!Cntr[30]),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(\Add2~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~121_sumout ),
	.cout(\Add2~122 ),
	.shareout());
// synopsys translate_off
defparam \Add2~121 .extended_lut = "off";
defparam \Add2~121 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add2~121 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X23_Y19_N29
stratixii_lcell_ff \Cntr[30] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Add2~121_sumout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\Equal0~6_combout ),
	.sload(gnd),
	.ena(\state.010~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(Cntr[30]));

// Location: LCCOMB_X23_Y19_N30
stratixii_lcell_comb \Add2~125 (
// Equation(s):
// \Add2~125_sumout  = SUM(( Cntr[31] ) + ( GND ) + ( \Add2~122  ))

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(!Cntr[31]),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(\Add2~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~125_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add2~125 .extended_lut = "off";
defparam \Add2~125 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add2~125 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X23_Y19_N31
stratixii_lcell_ff \Cntr[31] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Add2~125_sumout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\Equal0~6_combout ),
	.sload(gnd),
	.ena(\state.010~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(Cntr[31]));

// Location: LCCOMB_X23_Y17_N24
stratixii_lcell_comb \Equal0~4 (
// Equation(s):
// \Equal0~4_combout  = ( !Cntr[31] & ( !Cntr[30] & ( (!Cntr[29] & (!Cntr[28] & (!Cntr[16] & !Cntr[26]))) ) ) )

	.dataa(!Cntr[29]),
	.datab(!Cntr[28]),
	.datac(!Cntr[16]),
	.datad(!Cntr[26]),
	.datae(!Cntr[31]),
	.dataf(!Cntr[30]),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~4 .extended_lut = "off";
defparam \Equal0~4 .lut_mask = 64'h8000000000000000;
defparam \Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N2
stratixii_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = ( Cntr[0] & ( Cntr[1] ) )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.datae(!Cntr[0]),
	.dataf(!Cntr[1]),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~0 .extended_lut = "off";
defparam \Equal0~0 .lut_mask = 64'h000000000000FFFF;
defparam \Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N14
stratixii_lcell_comb \Equal0~6 (
// Equation(s):
// \Equal0~6_combout  = ( \Equal0~4_combout  & ( \Equal0~0_combout  & ( (\Equal0~1_combout  & (\Equal0~2_combout  & (\Equal0~3_combout  & \Equal0~5_combout ))) ) ) )

	.dataa(!\Equal0~1_combout ),
	.datab(!\Equal0~2_combout ),
	.datac(!\Equal0~3_combout ),
	.datad(!\Equal0~5_combout ),
	.datae(!\Equal0~4_combout ),
	.dataf(!\Equal0~0_combout ),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~6 .extended_lut = "off";
defparam \Equal0~6 .lut_mask = 64'h0000000000000001;
defparam \Equal0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N6
stratixii_lcell_comb \nextstate.011~0 (
// Equation(s):
// \nextstate.011~0_combout  = ( \Equal0~6_combout  & ( \state.010~regout  ) )

	.dataa(!\state.010~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.datae(vcc),
	.dataf(!\Equal0~6_combout ),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nextstate.011~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nextstate.011~0 .extended_lut = "off";
defparam \nextstate.011~0 .lut_mask = 64'h0000000055555555;
defparam \nextstate.011~0 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X23_Y17_N7
stratixii_lcell_ff \state.011 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\nextstate.011~0_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\state.011~regout ));

// Location: LCCOMB_X23_Y18_N6
stratixii_lcell_comb \Selector2~0 (
// Equation(s):
// \Selector2~0_combout  = ((\St~combout  & \state.100~regout )) # (\state.011~regout )

	.dataa(vcc),
	.datab(!\St~combout ),
	.datac(!\state.011~regout ),
	.datad(!\state.100~regout ),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector2~0 .extended_lut = "off";
defparam \Selector2~0 .lut_mask = 64'h0F3F0F3F0F3F0F3F;
defparam \Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X23_Y18_N7
stratixii_lcell_ff \state.100 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Selector2~0_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\state.100~regout ));

// Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \Mplier[5]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Mplier~combout [5]),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Mplier[5]));
// synopsys translate_off
defparam \Mplier[5]~I .ddio_mode = "none";
defparam \Mplier[5]~I .ddioinclk_input = "negated_inclk";
defparam \Mplier[5]~I .dqs_delay_buffer_mode = "none";
defparam \Mplier[5]~I .dqs_out_mode = "none";
defparam \Mplier[5]~I .inclk_input = "normal";
defparam \Mplier[5]~I .input_async_reset = "none";
defparam \Mplier[5]~I .input_power_up = "low";
defparam \Mplier[5]~I .input_register_mode = "none";
defparam \Mplier[5]~I .input_sync_reset = "none";
defparam \Mplier[5]~I .oe_async_reset = "none";
defparam \Mplier[5]~I .oe_power_up = "low";
defparam \Mplier[5]~I .oe_register_mode = "none";
defparam \Mplier[5]~I .oe_sync_reset = "none";
defparam \Mplier[5]~I .operation_mode = "input";
defparam \Mplier[5]~I .output_async_reset = "none";
defparam \Mplier[5]~I .output_power_up = "low";
defparam \Mplier[5]~I .output_register_mode = "none";
defparam \Mplier[5]~I .output_sync_reset = "none";
defparam \Mplier[5]~I .sim_dqs_delay_increment = 0;
defparam \Mplier[5]~I .sim_dqs_intrinsic_delay = 0;
defparam \Mplier[5]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \Mplier[3]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Mplier~combout [3]),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Mplier[3]));
// synopsys translate_off
defparam \Mplier[3]~I .ddio_mode = "none";
defparam \Mplier[3]~I .ddioinclk_input = "negated_inclk";
defparam \Mplier[3]~I .dqs_delay_buffer_mode = "none";
defparam \Mplier[3]~I .dqs_out_mode = "none";
defparam \Mplier[3]~I .inclk_input = "normal";
defparam \Mplier[3]~I .input_async_reset = "none";
defparam \Mplier[3]~I .input_power_up = "low";
defparam \Mplier[3]~I .input_register_mode = "none";
defparam \Mplier[3]~I .input_sync_reset = "none";
defparam \Mplier[3]~I .oe_async_reset = "none";
defparam \Mplier[3]~I .oe_power_up = "low";
defparam \Mplier[3]~I .oe_register_mode = "none";
defparam \Mplier[3]~I .oe_sync_reset = "none";
defparam \Mplier[3]~I .operation_mode = "input";
defparam \Mplier[3]~I .output_async_reset = "none";
defparam \Mplier[3]~I .output_power_up = "low";
defparam \Mplier[3]~I .output_register_mode = "none";
defparam \Mplier[3]~I .output_sync_reset = "none";
defparam \Mplier[3]~I .sim_dqs_delay_increment = 0;
defparam \Mplier[3]~I .sim_dqs_intrinsic_delay = 0;
defparam \Mplier[3]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \Mplier[1]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Mplier~combout [1]),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Mplier[1]));
// synopsys translate_off
defparam \Mplier[1]~I .ddio_mode = "none";
defparam \Mplier[1]~I .ddioinclk_input = "negated_inclk";
defparam \Mplier[1]~I .dqs_delay_buffer_mode = "none";
defparam \Mplier[1]~I .dqs_out_mode = "none";
defparam \Mplier[1]~I .inclk_input = "normal";
defparam \Mplier[1]~I .input_async_reset = "none";
defparam \Mplier[1]~I .input_power_up = "low";
defparam \Mplier[1]~I .input_register_mode = "none";
defparam \Mplier[1]~I .input_sync_reset = "none";
defparam \Mplier[1]~I .oe_async_reset = "none";
defparam \Mplier[1]~I .oe_power_up = "low";
defparam \Mplier[1]~I .oe_register_mode = "none";
defparam \Mplier[1]~I .oe_sync_reset = "none";
defparam \Mplier[1]~I .operation_mode = "input";
defparam \Mplier[1]~I .output_async_reset = "none";
defparam \Mplier[1]~I .output_power_up = "low";
defparam \Mplier[1]~I .output_register_mode = "none";
defparam \Mplier[1]~I .output_sync_reset = "none";
defparam \Mplier[1]~I .sim_dqs_delay_increment = 0;
defparam \Mplier[1]~I .sim_dqs_intrinsic_delay = 0;
defparam \Mplier[1]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_Y8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \Mplier[0]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Mplier~combout [0]),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Mplier[0]));
// synopsys translate_off
defparam \Mplier[0]~I .ddio_mode = "none";
defparam \Mplier[0]~I .ddioinclk_input = "negated_inclk";
defparam \Mplier[0]~I .dqs_delay_buffer_mode = "none";
defparam \Mplier[0]~I .dqs_out_mode = "none";
defparam \Mplier[0]~I .inclk_input = "normal";
defparam \Mplier[0]~I .input_async_reset = "none";
defparam \Mplier[0]~I .input_power_up = "low";
defparam \Mplier[0]~I .input_register_mode = "none";
defparam \Mplier[0]~I .input_sync_reset = "none";
defparam \Mplier[0]~I .oe_async_reset = "none";
defparam \Mplier[0]~I .oe_power_up = "low";
defparam \Mplier[0]~I .oe_register_mode = "none";
defparam \Mplier[0]~I .oe_sync_reset = "none";
defparam \Mplier[0]~I .operation_mode = "input";
defparam \Mplier[0]~I .output_async_reset = "none";
defparam \Mplier[0]~I .output_power_up = "low";
defparam \Mplier[0]~I .output_register_mode = "none";
defparam \Mplier[0]~I .output_sync_reset = "none";
defparam \Mplier[0]~I .sim_dqs_delay_increment = 0;
defparam \Mplier[0]~I .sim_dqs_intrinsic_delay = 0;
defparam \Mplier[0]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_E7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \Mplier[2]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Mplier~combout [2]),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Mplier[2]));
// synopsys translate_off
defparam \Mplier[2]~I .ddio_mode = "none";
defparam \Mplier[2]~I .ddioinclk_input = "negated_inclk";
defparam \Mplier[2]~I .dqs_delay_buffer_mode = "none";
defparam \Mplier[2]~I .dqs_out_mode = "none";
defparam \Mplier[2]~I .inclk_input = "normal";
defparam \Mplier[2]~I .input_async_reset = "none";
defparam \Mplier[2]~I .input_power_up = "low";
defparam \Mplier[2]~I .input_register_mode = "none";
defparam \Mplier[2]~I .input_sync_reset = "none";
defparam \Mplier[2]~I .oe_async_reset = "none";
defparam \Mplier[2]~I .oe_power_up = "low";
defparam \Mplier[2]~I .oe_register_mode = "none";
defparam \Mplier[2]~I .oe_sync_reset = "none";
defparam \Mplier[2]~I .operation_mode = "input";
defparam \Mplier[2]~I .output_async_reset = "none";
defparam \Mplier[2]~I .output_power_up = "low";
defparam \Mplier[2]~I .output_register_mode = "none";
defparam \Mplier[2]~I .output_sync_reset = "none";
defparam \Mplier[2]~I .sim_dqs_delay_increment = 0;
defparam \Mplier[2]~I .sim_dqs_intrinsic_delay = 0;
defparam \Mplier[2]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N6
stratixii_lcell_comb \WideNor1~1 (
// Equation(s):
// \WideNor1~1_combout  = ( !\Mplier~combout [2] & ( (!\Mplier~combout [4] & (!\Mplier~combout [3] & (!\Mplier~combout [1] & !\Mplier~combout [0]))) ) )

	.dataa(!\Mplier~combout [4]),
	.datab(!\Mplier~combout [3]),
	.datac(!\Mplier~combout [1]),
	.datad(!\Mplier~combout [0]),
	.datae(vcc),
	.dataf(!\Mplier~combout [2]),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideNor1~1 .extended_lut = "off";
defparam \WideNor1~1 .lut_mask = 64'h8000800000000000;
defparam \WideNor1~1 .shared_arith = "off";
// synopsys translate_on

// Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \Mplier[9]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Mplier~combout [9]),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Mplier[9]));
// synopsys translate_off
defparam \Mplier[9]~I .ddio_mode = "none";
defparam \Mplier[9]~I .ddioinclk_input = "negated_inclk";
defparam \Mplier[9]~I .dqs_delay_buffer_mode = "none";
defparam \Mplier[9]~I .dqs_out_mode = "none";
defparam \Mplier[9]~I .inclk_input = "normal";
defparam \Mplier[9]~I .input_async_reset = "none";
defparam \Mplier[9]~I .input_power_up = "low";
defparam \Mplier[9]~I .input_register_mode = "none";
defparam \Mplier[9]~I .input_sync_reset = "none";
defparam \Mplier[9]~I .oe_async_reset = "none";
defparam \Mplier[9]~I .oe_power_up = "low";
defparam \Mplier[9]~I .oe_register_mode = "none";
defparam \Mplier[9]~I .oe_sync_reset = "none";
defparam \Mplier[9]~I .operation_mode = "input";
defparam \Mplier[9]~I .output_async_reset = "none";
defparam \Mplier[9]~I .output_power_up = "low";
defparam \Mplier[9]~I .output_register_mode = "none";
defparam \Mplier[9]~I .output_sync_reset = "none";
defparam \Mplier[9]~I .sim_dqs_delay_increment = 0;
defparam \Mplier[9]~I .sim_dqs_intrinsic_delay = 0;
defparam \Mplier[9]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \Mplier[10]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Mplier~combout [10]),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Mplier[10]));
// synopsys translate_off
defparam \Mplier[10]~I .ddio_mode = "none";
defparam \Mplier[10]~I .ddioinclk_input = "negated_inclk";
defparam \Mplier[10]~I .dqs_delay_buffer_mode = "none";
defparam \Mplier[10]~I .dqs_out_mode = "none";
defparam \Mplier[10]~I .inclk_input = "normal";
defparam \Mplier[10]~I .input_async_reset = "none";
defparam \Mplier[10]~I .input_power_up = "low";
defparam \Mplier[10]~I .input_register_mode = "none";
defparam \Mplier[10]~I .input_sync_reset = "none";
defparam \Mplier[10]~I .oe_async_reset = "none";
defparam \Mplier[10]~I .oe_power_up = "low";
defparam \Mplier[10]~I .oe_register_mode = "none";
defparam \Mplier[10]~I .oe_sync_reset = "none";
defparam \Mplier[10]~I .operation_mode = "input";
defparam \Mplier[10]~I .output_async_reset = "none";
defparam \Mplier[10]~I .output_power_up = "low";
defparam \Mplier[10]~I .output_register_mode = "none";
defparam \Mplier[10]~I .output_sync_reset = "none";
defparam \Mplier[10]~I .sim_dqs_delay_increment = 0;
defparam \Mplier[10]~I .sim_dqs_intrinsic_delay = 0;
defparam \Mplier[10]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \Mplier[7]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Mplier~combout [7]),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Mplier[7]));
// synopsys translate_off
defparam \Mplier[7]~I .ddio_mode = "none";
defparam \Mplier[7]~I .ddioinclk_input = "negated_inclk";
defparam \Mplier[7]~I .dqs_delay_buffer_mode = "none";
defparam \Mplier[7]~I .dqs_out_mode = "none";
defparam \Mplier[7]~I .inclk_input = "normal";
defparam \Mplier[7]~I .input_async_reset = "none";
defparam \Mplier[7]~I .input_power_up = "low";
defparam \Mplier[7]~I .input_register_mode = "none";
defparam \Mplier[7]~I .input_sync_reset = "none";
defparam \Mplier[7]~I .oe_async_reset = "none";
defparam \Mplier[7]~I .oe_power_up = "low";
defparam \Mplier[7]~I .oe_register_mode = "none";
defparam \Mplier[7]~I .oe_sync_reset = "none";
defparam \Mplier[7]~I .operation_mode = "input";
defparam \Mplier[7]~I .output_async_reset = "none";
defparam \Mplier[7]~I .output_power_up = "low";
defparam \Mplier[7]~I .output_register_mode = "none";
defparam \Mplier[7]~I .output_sync_reset = "none";
defparam \Mplier[7]~I .sim_dqs_delay_increment = 0;
defparam \Mplier[7]~I .sim_dqs_intrinsic_delay = 0;
defparam \Mplier[7]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \Mplier[6]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Mplier~combout [6]),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Mplier[6]));
// synopsys translate_off
defparam \Mplier[6]~I .ddio_mode = "none";
defparam \Mplier[6]~I .ddioinclk_input = "negated_inclk";
defparam \Mplier[6]~I .dqs_delay_buffer_mode = "none";
defparam \Mplier[6]~I .dqs_out_mode = "none";
defparam \Mplier[6]~I .inclk_input = "normal";
defparam \Mplier[6]~I .input_async_reset = "none";
defparam \Mplier[6]~I .input_power_up = "low";
defparam \Mplier[6]~I .input_register_mode = "none";
defparam \Mplier[6]~I .input_sync_reset = "none";
defparam \Mplier[6]~I .oe_async_reset = "none";
defparam \Mplier[6]~I .oe_power_up = "low";
defparam \Mplier[6]~I .oe_register_mode = "none";
defparam \Mplier[6]~I .oe_sync_reset = "none";
defparam \Mplier[6]~I .operation_mode = "input";
defparam \Mplier[6]~I .output_async_reset = "none";
defparam \Mplier[6]~I .output_power_up = "low";
defparam \Mplier[6]~I .output_register_mode = "none";
defparam \Mplier[6]~I .output_sync_reset = "none";
defparam \Mplier[6]~I .sim_dqs_delay_increment = 0;
defparam \Mplier[6]~I .sim_dqs_intrinsic_delay = 0;
defparam \Mplier[6]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N12
stratixii_lcell_comb \WideNor1~2 (
// Equation(s):
// \WideNor1~2_combout  = ( !\Mplier~combout [6] & ( (!\Mplier~combout [8] & (!\Mplier~combout [9] & (!\Mplier~combout [10] & !\Mplier~combout [7]))) ) )

	.dataa(!\Mplier~combout [8]),
	.datab(!\Mplier~combout [9]),
	.datac(!\Mplier~combout [10]),
	.datad(!\Mplier~combout [7]),
	.datae(vcc),
	.dataf(!\Mplier~combout [6]),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideNor1~2 .extended_lut = "off";
defparam \WideNor1~2 .lut_mask = 64'h8000800000000000;
defparam \WideNor1~2 .shared_arith = "off";
// synopsys translate_on

// Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \Mplier[14]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Mplier~combout [14]),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Mplier[14]));
// synopsys translate_off
defparam \Mplier[14]~I .ddio_mode = "none";
defparam \Mplier[14]~I .ddioinclk_input = "negated_inclk";
defparam \Mplier[14]~I .dqs_delay_buffer_mode = "none";
defparam \Mplier[14]~I .dqs_out_mode = "none";
defparam \Mplier[14]~I .inclk_input = "normal";
defparam \Mplier[14]~I .input_async_reset = "none";
defparam \Mplier[14]~I .input_power_up = "low";
defparam \Mplier[14]~I .input_register_mode = "none";
defparam \Mplier[14]~I .input_sync_reset = "none";
defparam \Mplier[14]~I .oe_async_reset = "none";
defparam \Mplier[14]~I .oe_power_up = "low";
defparam \Mplier[14]~I .oe_register_mode = "none";
defparam \Mplier[14]~I .oe_sync_reset = "none";
defparam \Mplier[14]~I .operation_mode = "input";
defparam \Mplier[14]~I .output_async_reset = "none";
defparam \Mplier[14]~I .output_power_up = "low";
defparam \Mplier[14]~I .output_register_mode = "none";
defparam \Mplier[14]~I .output_sync_reset = "none";
defparam \Mplier[14]~I .sim_dqs_delay_increment = 0;
defparam \Mplier[14]~I .sim_dqs_intrinsic_delay = 0;
defparam \Mplier[14]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \Mplier[12]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Mplier~combout [12]),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Mplier[12]));
// synopsys translate_off
defparam \Mplier[12]~I .ddio_mode = "none";
defparam \Mplier[12]~I .ddioinclk_input = "negated_inclk";
defparam \Mplier[12]~I .dqs_delay_buffer_mode = "none";
defparam \Mplier[12]~I .dqs_out_mode = "none";
defparam \Mplier[12]~I .inclk_input = "normal";
defparam \Mplier[12]~I .input_async_reset = "none";
defparam \Mplier[12]~I .input_power_up = "low";
defparam \Mplier[12]~I .input_register_mode = "none";
defparam \Mplier[12]~I .input_sync_reset = "none";
defparam \Mplier[12]~I .oe_async_reset = "none";
defparam \Mplier[12]~I .oe_power_up = "low";
defparam \Mplier[12]~I .oe_register_mode = "none";
defparam \Mplier[12]~I .oe_sync_reset = "none";
defparam \Mplier[12]~I .operation_mode = "input";
defparam \Mplier[12]~I .output_async_reset = "none";
defparam \Mplier[12]~I .output_power_up = "low";
defparam \Mplier[12]~I .output_register_mode = "none";
defparam \Mplier[12]~I .output_sync_reset = "none";
defparam \Mplier[12]~I .sim_dqs_delay_increment = 0;
defparam \Mplier[12]~I .sim_dqs_intrinsic_delay = 0;
defparam \Mplier[12]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \Mplier[15]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Mplier~combout [15]),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Mplier[15]));
// synopsys translate_off
defparam \Mplier[15]~I .ddio_mode = "none";
defparam \Mplier[15]~I .ddioinclk_input = "negated_inclk";
defparam \Mplier[15]~I .dqs_delay_buffer_mode = "none";
defparam \Mplier[15]~I .dqs_out_mode = "none";
defparam \Mplier[15]~I .inclk_input = "normal";
defparam \Mplier[15]~I .input_async_reset = "none";
defparam \Mplier[15]~I .input_power_up = "low";
defparam \Mplier[15]~I .input_register_mode = "none";
defparam \Mplier[15]~I .input_sync_reset = "none";
defparam \Mplier[15]~I .oe_async_reset = "none";
defparam \Mplier[15]~I .oe_power_up = "low";
defparam \Mplier[15]~I .oe_register_mode = "none";
defparam \Mplier[15]~I .oe_sync_reset = "none";
defparam \Mplier[15]~I .operation_mode = "input";
defparam \Mplier[15]~I .output_async_reset = "none";
defparam \Mplier[15]~I .output_power_up = "low";
defparam \Mplier[15]~I .output_register_mode = "none";
defparam \Mplier[15]~I .output_sync_reset = "none";
defparam \Mplier[15]~I .sim_dqs_delay_increment = 0;
defparam \Mplier[15]~I .sim_dqs_intrinsic_delay = 0;
defparam \Mplier[15]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N22
stratixii_lcell_comb \WideNor1~0 (
// Equation(s):
// \WideNor1~0_combout  = (!\Mplier~combout [13] & (!\Mplier~combout [14] & (!\Mplier~combout [12] & !\Mplier~combout [15])))

	.dataa(!\Mplier~combout [13]),
	.datab(!\Mplier~combout [14]),
	.datac(!\Mplier~combout [12]),
	.datad(!\Mplier~combout [15]),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideNor1~0 .extended_lut = "off";
defparam \WideNor1~0 .lut_mask = 64'h8000800080008000;
defparam \WideNor1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N0
stratixii_lcell_comb WideNor1(
// Equation(s):
// \WideNor1~combout  = ( \WideNor1~0_combout  & ( (!\Mplier~combout [11] & (!\Mplier~combout [5] & (\WideNor1~1_combout  & \WideNor1~2_combout ))) ) )

	.dataa(!\Mplier~combout [11]),
	.datab(!\Mplier~combout [5]),
	.datac(!\WideNor1~1_combout ),
	.datad(!\WideNor1~2_combout ),
	.datae(vcc),
	.dataf(!\WideNor1~0_combout ),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam WideNor1.extended_lut = "off";
defparam WideNor1.lut_mask = 64'h0000000000080008;
defparam WideNor1.shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X23_Y17_N29
stratixii_lcell_ff Sign(
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\Mplier~combout [15]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\nextstate.001~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Sign~regout ));

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \Mcand[15]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Mcand~combout [15]),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Mcand[15]));
// synopsys translate_off
defparam \Mcand[15]~I .ddio_mode = "none";
defparam \Mcand[15]~I .ddioinclk_input = "negated_inclk";
defparam \Mcand[15]~I .dqs_delay_buffer_mode = "none";
defparam \Mcand[15]~I .dqs_out_mode = "none";
defparam \Mcand[15]~I .inclk_input = "normal";
defparam \Mcand[15]~I .input_async_reset = "none";
defparam \Mcand[15]~I .input_power_up = "low";
defparam \Mcand[15]~I .input_register_mode = "none";
defparam \Mcand[15]~I .input_sync_reset = "none";
defparam \Mcand[15]~I .oe_async_reset = "none";
defparam \Mcand[15]~I .oe_power_up = "low";
defparam \Mcand[15]~I .oe_register_mode = "none";
defparam \Mcand[15]~I .oe_sync_reset = "none";
defparam \Mcand[15]~I .operation_mode = "input";
defparam \Mcand[15]~I .output_async_reset = "none";
defparam \Mcand[15]~I .output_power_up = "low";
defparam \Mcand[15]~I .output_register_mode = "none";
defparam \Mcand[15]~I .output_sync_reset = "none";
defparam \Mcand[15]~I .sim_dqs_delay_increment = 0;
defparam \Mcand[15]~I .sim_dqs_intrinsic_delay = 0;
defparam \Mcand[15]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N28
stratixii_lcell_comb \RegB[15]~feeder (
// Equation(s):
// \RegB[15]~feeder_combout  = ( \Mcand~combout [15] )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.datae(vcc),
	.dataf(!\Mcand~combout [15]),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegB[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegB[15]~feeder .extended_lut = "off";
defparam \RegB[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegB[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X22_Y17_N29
stratixii_lcell_ff \RegB[15] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RegB[15]~feeder_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nextstate.001~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegB[15]));

// Location: LCCOMB_X23_Y16_N10
stratixii_lcell_comb \RegA~1 (
// Equation(s):
// \RegA~1_combout  = ( RegA[15] & ( ((\state.011~regout  & (!\Sign~regout  $ (!RegB[15])))) # (\state.001~regout ) ) ) # ( !RegA[15] & ( (\state.011~regout  & (!\Sign~regout  $ (!RegB[15]))) ) )

	.dataa(!\state.011~regout ),
	.datab(!\Sign~regout ),
	.datac(!\state.001~regout ),
	.datad(!RegB[15]),
	.datae(vcc),
	.dataf(!RegA[15]),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegA~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegA~1 .extended_lut = "off";
defparam \RegA~1 .lut_mask = 64'h114411441F4F1F4F;
defparam \RegA~1 .shared_arith = "off";
// synopsys translate_on

// Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \Mcand[3]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Mcand~combout [3]),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Mcand[3]));
// synopsys translate_off
defparam \Mcand[3]~I .ddio_mode = "none";
defparam \Mcand[3]~I .ddioinclk_input = "negated_inclk";
defparam \Mcand[3]~I .dqs_delay_buffer_mode = "none";
defparam \Mcand[3]~I .dqs_out_mode = "none";
defparam \Mcand[3]~I .inclk_input = "normal";
defparam \Mcand[3]~I .input_async_reset = "none";
defparam \Mcand[3]~I .input_power_up = "low";
defparam \Mcand[3]~I .input_register_mode = "none";
defparam \Mcand[3]~I .input_sync_reset = "none";
defparam \Mcand[3]~I .oe_async_reset = "none";
defparam \Mcand[3]~I .oe_power_up = "low";
defparam \Mcand[3]~I .oe_register_mode = "none";
defparam \Mcand[3]~I .oe_sync_reset = "none";
defparam \Mcand[3]~I .operation_mode = "input";
defparam \Mcand[3]~I .output_async_reset = "none";
defparam \Mcand[3]~I .output_power_up = "low";
defparam \Mcand[3]~I .output_register_mode = "none";
defparam \Mcand[3]~I .output_sync_reset = "none";
defparam \Mcand[3]~I .sim_dqs_delay_increment = 0;
defparam \Mcand[3]~I .sim_dqs_intrinsic_delay = 0;
defparam \Mcand[3]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N8
stratixii_lcell_comb \RegB[3]~feeder (
// Equation(s):
// \RegB[3]~feeder_combout  = ( \Mcand~combout [3] )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.datae(vcc),
	.dataf(!\Mcand~combout [3]),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegB[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegB[3]~feeder .extended_lut = "off";
defparam \RegB[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegB[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X25_Y17_N9
stratixii_lcell_ff \RegB[3] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RegB[3]~feeder_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nextstate.001~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegB[3]));

// Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \Mcand[14]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Mcand~combout [14]),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Mcand[14]));
// synopsys translate_off
defparam \Mcand[14]~I .ddio_mode = "none";
defparam \Mcand[14]~I .ddioinclk_input = "negated_inclk";
defparam \Mcand[14]~I .dqs_delay_buffer_mode = "none";
defparam \Mcand[14]~I .dqs_out_mode = "none";
defparam \Mcand[14]~I .inclk_input = "normal";
defparam \Mcand[14]~I .input_async_reset = "none";
defparam \Mcand[14]~I .input_power_up = "low";
defparam \Mcand[14]~I .input_register_mode = "none";
defparam \Mcand[14]~I .input_sync_reset = "none";
defparam \Mcand[14]~I .oe_async_reset = "none";
defparam \Mcand[14]~I .oe_power_up = "low";
defparam \Mcand[14]~I .oe_register_mode = "none";
defparam \Mcand[14]~I .oe_sync_reset = "none";
defparam \Mcand[14]~I .operation_mode = "input";
defparam \Mcand[14]~I .output_async_reset = "none";
defparam \Mcand[14]~I .output_power_up = "low";
defparam \Mcand[14]~I .output_register_mode = "none";
defparam \Mcand[14]~I .output_sync_reset = "none";
defparam \Mcand[14]~I .sim_dqs_delay_increment = 0;
defparam \Mcand[14]~I .sim_dqs_intrinsic_delay = 0;
defparam \Mcand[14]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N18
stratixii_lcell_comb \RegB[14]~feeder (
// Equation(s):
// \RegB[14]~feeder_combout  = ( \Mcand~combout [14] )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.datae(vcc),
	.dataf(!\Mcand~combout [14]),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegB[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegB[14]~feeder .extended_lut = "off";
defparam \RegB[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegB[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X25_Y17_N19
stratixii_lcell_ff \RegB[14] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RegB[14]~feeder_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nextstate.001~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegB[14]));

// Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \Mcand[13]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Mcand~combout [13]),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Mcand[13]));
// synopsys translate_off
defparam \Mcand[13]~I .ddio_mode = "none";
defparam \Mcand[13]~I .ddioinclk_input = "negated_inclk";
defparam \Mcand[13]~I .dqs_delay_buffer_mode = "none";
defparam \Mcand[13]~I .dqs_out_mode = "none";
defparam \Mcand[13]~I .inclk_input = "normal";
defparam \Mcand[13]~I .input_async_reset = "none";
defparam \Mcand[13]~I .input_power_up = "low";
defparam \Mcand[13]~I .input_register_mode = "none";
defparam \Mcand[13]~I .input_sync_reset = "none";
defparam \Mcand[13]~I .oe_async_reset = "none";
defparam \Mcand[13]~I .oe_power_up = "low";
defparam \Mcand[13]~I .oe_register_mode = "none";
defparam \Mcand[13]~I .oe_sync_reset = "none";
defparam \Mcand[13]~I .operation_mode = "input";
defparam \Mcand[13]~I .output_async_reset = "none";
defparam \Mcand[13]~I .output_power_up = "low";
defparam \Mcand[13]~I .output_register_mode = "none";
defparam \Mcand[13]~I .output_sync_reset = "none";
defparam \Mcand[13]~I .sim_dqs_delay_increment = 0;
defparam \Mcand[13]~I .sim_dqs_intrinsic_delay = 0;
defparam \Mcand[13]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N26
stratixii_lcell_comb \RegB[13]~feeder (
// Equation(s):
// \RegB[13]~feeder_combout  = ( \Mcand~combout [13] )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.datae(vcc),
	.dataf(!\Mcand~combout [13]),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegB[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegB[13]~feeder .extended_lut = "off";
defparam \RegB[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegB[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X25_Y17_N27
stratixii_lcell_ff \RegB[13] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RegB[13]~feeder_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nextstate.001~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegB[13]));

// Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \Mcand[12]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Mcand~combout [12]),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Mcand[12]));
// synopsys translate_off
defparam \Mcand[12]~I .ddio_mode = "none";
defparam \Mcand[12]~I .ddioinclk_input = "negated_inclk";
defparam \Mcand[12]~I .dqs_delay_buffer_mode = "none";
defparam \Mcand[12]~I .dqs_out_mode = "none";
defparam \Mcand[12]~I .inclk_input = "normal";
defparam \Mcand[12]~I .input_async_reset = "none";
defparam \Mcand[12]~I .input_power_up = "low";
defparam \Mcand[12]~I .input_register_mode = "none";
defparam \Mcand[12]~I .input_sync_reset = "none";
defparam \Mcand[12]~I .oe_async_reset = "none";
defparam \Mcand[12]~I .oe_power_up = "low";
defparam \Mcand[12]~I .oe_register_mode = "none";
defparam \Mcand[12]~I .oe_sync_reset = "none";
defparam \Mcand[12]~I .operation_mode = "input";
defparam \Mcand[12]~I .output_async_reset = "none";
defparam \Mcand[12]~I .output_power_up = "low";
defparam \Mcand[12]~I .output_register_mode = "none";
defparam \Mcand[12]~I .output_sync_reset = "none";
defparam \Mcand[12]~I .sim_dqs_delay_increment = 0;
defparam \Mcand[12]~I .sim_dqs_intrinsic_delay = 0;
defparam \Mcand[12]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N28
stratixii_lcell_comb \RegB[12]~feeder (
// Equation(s):
// \RegB[12]~feeder_combout  = ( \Mcand~combout [12] )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.datae(vcc),
	.dataf(!\Mcand~combout [12]),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegB[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegB[12]~feeder .extended_lut = "off";
defparam \RegB[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegB[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X25_Y17_N29
stratixii_lcell_ff \RegB[12] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RegB[12]~feeder_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nextstate.001~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegB[12]));

// Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \Mcand[11]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Mcand~combout [11]),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Mcand[11]));
// synopsys translate_off
defparam \Mcand[11]~I .ddio_mode = "none";
defparam \Mcand[11]~I .ddioinclk_input = "negated_inclk";
defparam \Mcand[11]~I .dqs_delay_buffer_mode = "none";
defparam \Mcand[11]~I .dqs_out_mode = "none";
defparam \Mcand[11]~I .inclk_input = "normal";
defparam \Mcand[11]~I .input_async_reset = "none";
defparam \Mcand[11]~I .input_power_up = "low";
defparam \Mcand[11]~I .input_register_mode = "none";
defparam \Mcand[11]~I .input_sync_reset = "none";
defparam \Mcand[11]~I .oe_async_reset = "none";
defparam \Mcand[11]~I .oe_power_up = "low";
defparam \Mcand[11]~I .oe_register_mode = "none";
defparam \Mcand[11]~I .oe_sync_reset = "none";
defparam \Mcand[11]~I .operation_mode = "input";
defparam \Mcand[11]~I .output_async_reset = "none";
defparam \Mcand[11]~I .output_power_up = "low";
defparam \Mcand[11]~I .output_register_mode = "none";
defparam \Mcand[11]~I .output_sync_reset = "none";
defparam \Mcand[11]~I .sim_dqs_delay_increment = 0;
defparam \Mcand[11]~I .sim_dqs_intrinsic_delay = 0;
defparam \Mcand[11]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCFF_X25_Y17_N11
stratixii_lcell_ff \RegB[11] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\Mcand~combout [11]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\nextstate.001~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegB[11]));

// Location: PIN_H9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \Mcand[10]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Mcand~combout [10]),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Mcand[10]));
// synopsys translate_off
defparam \Mcand[10]~I .ddio_mode = "none";
defparam \Mcand[10]~I .ddioinclk_input = "negated_inclk";
defparam \Mcand[10]~I .dqs_delay_buffer_mode = "none";
defparam \Mcand[10]~I .dqs_out_mode = "none";
defparam \Mcand[10]~I .inclk_input = "normal";
defparam \Mcand[10]~I .input_async_reset = "none";
defparam \Mcand[10]~I .input_power_up = "low";
defparam \Mcand[10]~I .input_register_mode = "none";
defparam \Mcand[10]~I .input_sync_reset = "none";
defparam \Mcand[10]~I .oe_async_reset = "none";
defparam \Mcand[10]~I .oe_power_up = "low";
defparam \Mcand[10]~I .oe_register_mode = "none";
defparam \Mcand[10]~I .oe_sync_reset = "none";
defparam \Mcand[10]~I .operation_mode = "input";
defparam \Mcand[10]~I .output_async_reset = "none";
defparam \Mcand[10]~I .output_power_up = "low";
defparam \Mcand[10]~I .output_register_mode = "none";
defparam \Mcand[10]~I .output_sync_reset = "none";
defparam \Mcand[10]~I .sim_dqs_delay_increment = 0;
defparam \Mcand[10]~I .sim_dqs_intrinsic_delay = 0;
defparam \Mcand[10]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N12
stratixii_lcell_comb \RegB[10]~feeder (
// Equation(s):
// \RegB[10]~feeder_combout  = ( \Mcand~combout [10] )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.datae(vcc),
	.dataf(!\Mcand~combout [10]),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegB[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegB[10]~feeder .extended_lut = "off";
defparam \RegB[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegB[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X25_Y17_N13
stratixii_lcell_ff \RegB[10] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RegB[10]~feeder_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nextstate.001~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegB[10]));

// Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \Mcand[9]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Mcand~combout [9]),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Mcand[9]));
// synopsys translate_off
defparam \Mcand[9]~I .ddio_mode = "none";
defparam \Mcand[9]~I .ddioinclk_input = "negated_inclk";
defparam \Mcand[9]~I .dqs_delay_buffer_mode = "none";
defparam \Mcand[9]~I .dqs_out_mode = "none";
defparam \Mcand[9]~I .inclk_input = "normal";
defparam \Mcand[9]~I .input_async_reset = "none";
defparam \Mcand[9]~I .input_power_up = "low";
defparam \Mcand[9]~I .input_register_mode = "none";
defparam \Mcand[9]~I .input_sync_reset = "none";
defparam \Mcand[9]~I .oe_async_reset = "none";
defparam \Mcand[9]~I .oe_power_up = "low";
defparam \Mcand[9]~I .oe_register_mode = "none";
defparam \Mcand[9]~I .oe_sync_reset = "none";
defparam \Mcand[9]~I .operation_mode = "input";
defparam \Mcand[9]~I .output_async_reset = "none";
defparam \Mcand[9]~I .output_power_up = "low";
defparam \Mcand[9]~I .output_register_mode = "none";
defparam \Mcand[9]~I .output_sync_reset = "none";
defparam \Mcand[9]~I .sim_dqs_delay_increment = 0;
defparam \Mcand[9]~I .sim_dqs_intrinsic_delay = 0;
defparam \Mcand[9]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCFF_X25_Y17_N31
stratixii_lcell_ff \RegB[9] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\Mcand~combout [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\nextstate.001~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegB[9]));

// Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \Mcand[8]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Mcand~combout [8]),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Mcand[8]));
// synopsys translate_off
defparam \Mcand[8]~I .ddio_mode = "none";
defparam \Mcand[8]~I .ddioinclk_input = "negated_inclk";
defparam \Mcand[8]~I .dqs_delay_buffer_mode = "none";
defparam \Mcand[8]~I .dqs_out_mode = "none";
defparam \Mcand[8]~I .inclk_input = "normal";
defparam \Mcand[8]~I .input_async_reset = "none";
defparam \Mcand[8]~I .input_power_up = "low";
defparam \Mcand[8]~I .input_register_mode = "none";
defparam \Mcand[8]~I .input_sync_reset = "none";
defparam \Mcand[8]~I .oe_async_reset = "none";
defparam \Mcand[8]~I .oe_power_up = "low";
defparam \Mcand[8]~I .oe_register_mode = "none";
defparam \Mcand[8]~I .oe_sync_reset = "none";
defparam \Mcand[8]~I .operation_mode = "input";
defparam \Mcand[8]~I .output_async_reset = "none";
defparam \Mcand[8]~I .output_power_up = "low";
defparam \Mcand[8]~I .output_register_mode = "none";
defparam \Mcand[8]~I .output_sync_reset = "none";
defparam \Mcand[8]~I .sim_dqs_delay_increment = 0;
defparam \Mcand[8]~I .sim_dqs_intrinsic_delay = 0;
defparam \Mcand[8]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N24
stratixii_lcell_comb \RegB[8]~feeder (
// Equation(s):
// \RegB[8]~feeder_combout  = ( \Mcand~combout [8] )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.datae(vcc),
	.dataf(!\Mcand~combout [8]),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegB[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegB[8]~feeder .extended_lut = "off";
defparam \RegB[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegB[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X25_Y17_N25
stratixii_lcell_ff \RegB[8] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RegB[8]~feeder_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nextstate.001~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegB[8]));

// Location: PIN_Y7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \Mcand[7]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Mcand~combout [7]),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Mcand[7]));
// synopsys translate_off
defparam \Mcand[7]~I .ddio_mode = "none";
defparam \Mcand[7]~I .ddioinclk_input = "negated_inclk";
defparam \Mcand[7]~I .dqs_delay_buffer_mode = "none";
defparam \Mcand[7]~I .dqs_out_mode = "none";
defparam \Mcand[7]~I .inclk_input = "normal";
defparam \Mcand[7]~I .input_async_reset = "none";
defparam \Mcand[7]~I .input_power_up = "low";
defparam \Mcand[7]~I .input_register_mode = "none";
defparam \Mcand[7]~I .input_sync_reset = "none";
defparam \Mcand[7]~I .oe_async_reset = "none";
defparam \Mcand[7]~I .oe_power_up = "low";
defparam \Mcand[7]~I .oe_register_mode = "none";
defparam \Mcand[7]~I .oe_sync_reset = "none";
defparam \Mcand[7]~I .operation_mode = "input";
defparam \Mcand[7]~I .output_async_reset = "none";
defparam \Mcand[7]~I .output_power_up = "low";
defparam \Mcand[7]~I .output_register_mode = "none";
defparam \Mcand[7]~I .output_sync_reset = "none";
defparam \Mcand[7]~I .sim_dqs_delay_increment = 0;
defparam \Mcand[7]~I .sim_dqs_intrinsic_delay = 0;
defparam \Mcand[7]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N20
stratixii_lcell_comb \RegB[7]~feeder (
// Equation(s):
// \RegB[7]~feeder_combout  = ( \Mcand~combout [7] )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.datae(vcc),
	.dataf(!\Mcand~combout [7]),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegB[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegB[7]~feeder .extended_lut = "off";
defparam \RegB[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegB[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X25_Y17_N21
stratixii_lcell_ff \RegB[7] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RegB[7]~feeder_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nextstate.001~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegB[7]));

// Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \Mcand[6]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Mcand~combout [6]),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Mcand[6]));
// synopsys translate_off
defparam \Mcand[6]~I .ddio_mode = "none";
defparam \Mcand[6]~I .ddioinclk_input = "negated_inclk";
defparam \Mcand[6]~I .dqs_delay_buffer_mode = "none";
defparam \Mcand[6]~I .dqs_out_mode = "none";
defparam \Mcand[6]~I .inclk_input = "normal";
defparam \Mcand[6]~I .input_async_reset = "none";
defparam \Mcand[6]~I .input_power_up = "low";
defparam \Mcand[6]~I .input_register_mode = "none";
defparam \Mcand[6]~I .input_sync_reset = "none";
defparam \Mcand[6]~I .oe_async_reset = "none";
defparam \Mcand[6]~I .oe_power_up = "low";
defparam \Mcand[6]~I .oe_register_mode = "none";
defparam \Mcand[6]~I .oe_sync_reset = "none";
defparam \Mcand[6]~I .operation_mode = "input";
defparam \Mcand[6]~I .output_async_reset = "none";
defparam \Mcand[6]~I .output_power_up = "low";
defparam \Mcand[6]~I .output_register_mode = "none";
defparam \Mcand[6]~I .output_sync_reset = "none";
defparam \Mcand[6]~I .sim_dqs_delay_increment = 0;
defparam \Mcand[6]~I .sim_dqs_intrinsic_delay = 0;
defparam \Mcand[6]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N22
stratixii_lcell_comb \RegB[6]~feeder (
// Equation(s):
// \RegB[6]~feeder_combout  = ( \Mcand~combout [6] )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.datae(vcc),
	.dataf(!\Mcand~combout [6]),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegB[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegB[6]~feeder .extended_lut = "off";
defparam \RegB[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegB[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X25_Y17_N23
stratixii_lcell_ff \RegB[6] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RegB[6]~feeder_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nextstate.001~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegB[6]));

// Location: PIN_M20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \Mcand[5]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Mcand~combout [5]),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Mcand[5]));
// synopsys translate_off
defparam \Mcand[5]~I .ddio_mode = "none";
defparam \Mcand[5]~I .ddioinclk_input = "negated_inclk";
defparam \Mcand[5]~I .dqs_delay_buffer_mode = "none";
defparam \Mcand[5]~I .dqs_out_mode = "none";
defparam \Mcand[5]~I .inclk_input = "normal";
defparam \Mcand[5]~I .input_async_reset = "none";
defparam \Mcand[5]~I .input_power_up = "low";
defparam \Mcand[5]~I .input_register_mode = "none";
defparam \Mcand[5]~I .input_sync_reset = "none";
defparam \Mcand[5]~I .oe_async_reset = "none";
defparam \Mcand[5]~I .oe_power_up = "low";
defparam \Mcand[5]~I .oe_register_mode = "none";
defparam \Mcand[5]~I .oe_sync_reset = "none";
defparam \Mcand[5]~I .operation_mode = "input";
defparam \Mcand[5]~I .output_async_reset = "none";
defparam \Mcand[5]~I .output_power_up = "low";
defparam \Mcand[5]~I .output_register_mode = "none";
defparam \Mcand[5]~I .output_sync_reset = "none";
defparam \Mcand[5]~I .sim_dqs_delay_increment = 0;
defparam \Mcand[5]~I .sim_dqs_intrinsic_delay = 0;
defparam \Mcand[5]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCFF_X25_Y17_N17
stratixii_lcell_ff \RegB[5] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\Mcand~combout [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\nextstate.001~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegB[5]));

// Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \Mcand[4]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Mcand~combout [4]),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Mcand[4]));
// synopsys translate_off
defparam \Mcand[4]~I .ddio_mode = "none";
defparam \Mcand[4]~I .ddioinclk_input = "negated_inclk";
defparam \Mcand[4]~I .dqs_delay_buffer_mode = "none";
defparam \Mcand[4]~I .dqs_out_mode = "none";
defparam \Mcand[4]~I .inclk_input = "normal";
defparam \Mcand[4]~I .input_async_reset = "none";
defparam \Mcand[4]~I .input_power_up = "low";
defparam \Mcand[4]~I .input_register_mode = "none";
defparam \Mcand[4]~I .input_sync_reset = "none";
defparam \Mcand[4]~I .oe_async_reset = "none";
defparam \Mcand[4]~I .oe_power_up = "low";
defparam \Mcand[4]~I .oe_register_mode = "none";
defparam \Mcand[4]~I .oe_sync_reset = "none";
defparam \Mcand[4]~I .operation_mode = "input";
defparam \Mcand[4]~I .output_async_reset = "none";
defparam \Mcand[4]~I .output_power_up = "low";
defparam \Mcand[4]~I .output_register_mode = "none";
defparam \Mcand[4]~I .output_sync_reset = "none";
defparam \Mcand[4]~I .sim_dqs_delay_increment = 0;
defparam \Mcand[4]~I .sim_dqs_intrinsic_delay = 0;
defparam \Mcand[4]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N14
stratixii_lcell_comb \RegB[4]~feeder (
// Equation(s):
// \RegB[4]~feeder_combout  = ( \Mcand~combout [4] )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.datae(vcc),
	.dataf(!\Mcand~combout [4]),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegB[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegB[4]~feeder .extended_lut = "off";
defparam \RegB[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegB[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X25_Y17_N15
stratixii_lcell_ff \RegB[4] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RegB[4]~feeder_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nextstate.001~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegB[4]));

// Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \Mcand[2]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Mcand~combout [2]),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Mcand[2]));
// synopsys translate_off
defparam \Mcand[2]~I .ddio_mode = "none";
defparam \Mcand[2]~I .ddioinclk_input = "negated_inclk";
defparam \Mcand[2]~I .dqs_delay_buffer_mode = "none";
defparam \Mcand[2]~I .dqs_out_mode = "none";
defparam \Mcand[2]~I .inclk_input = "normal";
defparam \Mcand[2]~I .input_async_reset = "none";
defparam \Mcand[2]~I .input_power_up = "low";
defparam \Mcand[2]~I .input_register_mode = "none";
defparam \Mcand[2]~I .input_sync_reset = "none";
defparam \Mcand[2]~I .oe_async_reset = "none";
defparam \Mcand[2]~I .oe_power_up = "low";
defparam \Mcand[2]~I .oe_register_mode = "none";
defparam \Mcand[2]~I .oe_sync_reset = "none";
defparam \Mcand[2]~I .operation_mode = "input";
defparam \Mcand[2]~I .output_async_reset = "none";
defparam \Mcand[2]~I .output_power_up = "low";
defparam \Mcand[2]~I .output_register_mode = "none";
defparam \Mcand[2]~I .output_sync_reset = "none";
defparam \Mcand[2]~I .sim_dqs_delay_increment = 0;
defparam \Mcand[2]~I .sim_dqs_intrinsic_delay = 0;
defparam \Mcand[2]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N6
stratixii_lcell_comb \RegB[2]~feeder (
// Equation(s):
// \RegB[2]~feeder_combout  = ( \Mcand~combout [2] )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.datae(vcc),
	.dataf(!\Mcand~combout [2]),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegB[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegB[2]~feeder .extended_lut = "off";
defparam \RegB[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegB[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X25_Y17_N7
stratixii_lcell_ff \RegB[2] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RegB[2]~feeder_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nextstate.001~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegB[2]));

// Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \Mcand[1]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Mcand~combout [1]),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Mcand[1]));
// synopsys translate_off
defparam \Mcand[1]~I .ddio_mode = "none";
defparam \Mcand[1]~I .ddioinclk_input = "negated_inclk";
defparam \Mcand[1]~I .dqs_delay_buffer_mode = "none";
defparam \Mcand[1]~I .dqs_out_mode = "none";
defparam \Mcand[1]~I .inclk_input = "normal";
defparam \Mcand[1]~I .input_async_reset = "none";
defparam \Mcand[1]~I .input_power_up = "low";
defparam \Mcand[1]~I .input_register_mode = "none";
defparam \Mcand[1]~I .input_sync_reset = "none";
defparam \Mcand[1]~I .oe_async_reset = "none";
defparam \Mcand[1]~I .oe_power_up = "low";
defparam \Mcand[1]~I .oe_register_mode = "none";
defparam \Mcand[1]~I .oe_sync_reset = "none";
defparam \Mcand[1]~I .operation_mode = "input";
defparam \Mcand[1]~I .output_async_reset = "none";
defparam \Mcand[1]~I .output_power_up = "low";
defparam \Mcand[1]~I .output_register_mode = "none";
defparam \Mcand[1]~I .output_sync_reset = "none";
defparam \Mcand[1]~I .sim_dqs_delay_increment = 0;
defparam \Mcand[1]~I .sim_dqs_intrinsic_delay = 0;
defparam \Mcand[1]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N16
stratixii_lcell_comb \RegB[1]~feeder (
// Equation(s):
// \RegB[1]~feeder_combout  = \Mcand~combout [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(!\Mcand~combout [1]),
	.datad(vcc),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegB[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegB[1]~feeder .extended_lut = "off";
defparam \RegB[1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \RegB[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X22_Y17_N17
stratixii_lcell_ff \RegB[1] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RegB[1]~feeder_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nextstate.001~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegB[1]));

// Location: PIN_Y9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \Mcand[0]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Mcand~combout [0]),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Mcand[0]));
// synopsys translate_off
defparam \Mcand[0]~I .ddio_mode = "none";
defparam \Mcand[0]~I .ddioinclk_input = "negated_inclk";
defparam \Mcand[0]~I .dqs_delay_buffer_mode = "none";
defparam \Mcand[0]~I .dqs_out_mode = "none";
defparam \Mcand[0]~I .inclk_input = "normal";
defparam \Mcand[0]~I .input_async_reset = "none";
defparam \Mcand[0]~I .input_power_up = "low";
defparam \Mcand[0]~I .input_register_mode = "none";
defparam \Mcand[0]~I .input_sync_reset = "none";
defparam \Mcand[0]~I .oe_async_reset = "none";
defparam \Mcand[0]~I .oe_power_up = "low";
defparam \Mcand[0]~I .oe_register_mode = "none";
defparam \Mcand[0]~I .oe_sync_reset = "none";
defparam \Mcand[0]~I .operation_mode = "input";
defparam \Mcand[0]~I .output_async_reset = "none";
defparam \Mcand[0]~I .output_power_up = "low";
defparam \Mcand[0]~I .output_register_mode = "none";
defparam \Mcand[0]~I .output_sync_reset = "none";
defparam \Mcand[0]~I .sim_dqs_delay_increment = 0;
defparam \Mcand[0]~I .sim_dqs_intrinsic_delay = 0;
defparam \Mcand[0]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCFF_X25_Y17_N1
stratixii_lcell_ff \RegB[0] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.adatasdata(\Mcand~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\nextstate.001~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegB[0]));

// Location: LCCOMB_X22_Y17_N0
stratixii_lcell_comb \Add0~2 (
// Equation(s):
// \Add0~2_cout  = CARRY(( RegB[15] ) + ( VCC ) + ( !VCC ))

	.dataa(vcc),
	.datab(!RegB[15]),
	.datac(vcc),
	.datad(vcc),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add0~2_cout ),
	.shareout());
// synopsys translate_off
defparam \Add0~2 .extended_lut = "off";
defparam \Add0~2 .lut_mask = 64'h0000000000003333;
defparam \Add0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N2
stratixii_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( RegA[16] ) + ( (!RegB[15] & RegB[0]) ) + ( \Add0~2_cout  ))
// \Add0~6  = CARRY(( RegA[16] ) + ( (!RegB[15] & RegB[0]) ) + ( \Add0~2_cout  ))

	.dataa(vcc),
	.datab(!RegB[15]),
	.datac(!RegA[16]),
	.datad(vcc),
	.datae(vcc),
	.dataf(!RegB[0]),
	.datag(vcc),
	.cin(\Add0~2_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(\Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h0000FF3300000F0F;
defparam \Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N4
stratixii_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_sumout  = SUM(( RegA[17] ) + ( (!RegB[15] & RegB[1]) ) + ( \Add0~6  ))
// \Add0~10  = CARRY(( RegA[17] ) + ( (!RegB[15] & RegB[1]) ) + ( \Add0~6  ))

	.dataa(vcc),
	.datab(!RegB[15]),
	.datac(vcc),
	.datad(!RegA[17]),
	.datae(vcc),
	.dataf(!RegB[1]),
	.datag(vcc),
	.cin(\Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~9_sumout ),
	.cout(\Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h0000FF33000000FF;
defparam \Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N6
stratixii_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_sumout  = SUM(( RegA[18] ) + ( (!RegB[15] & RegB[2]) ) + ( \Add0~10  ))
// \Add0~14  = CARRY(( RegA[18] ) + ( (!RegB[15] & RegB[2]) ) + ( \Add0~10  ))

	.dataa(vcc),
	.datab(!RegB[15]),
	.datac(vcc),
	.datad(!RegA[18]),
	.datae(vcc),
	.dataf(!RegB[2]),
	.datag(vcc),
	.cin(\Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~13_sumout ),
	.cout(\Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h0000FF33000000FF;
defparam \Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N8
stratixii_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( RegA[19] ) + ( (!RegB[15] & RegB[3]) ) + ( \Add0~14  ))
// \Add0~18  = CARRY(( RegA[19] ) + ( (!RegB[15] & RegB[3]) ) + ( \Add0~14  ))

	.dataa(vcc),
	.datab(!RegB[15]),
	.datac(!RegB[3]),
	.datad(!RegA[19]),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(\Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(\Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h0000F3F3000000FF;
defparam \Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N10
stratixii_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_sumout  = SUM(( RegA[20] ) + ( (!RegB[15] & RegB[4]) ) + ( \Add0~18  ))
// \Add0~22  = CARRY(( RegA[20] ) + ( (!RegB[15] & RegB[4]) ) + ( \Add0~18  ))

	.dataa(vcc),
	.datab(!RegB[15]),
	.datac(vcc),
	.datad(!RegA[20]),
	.datae(vcc),
	.dataf(!RegB[4]),
	.datag(vcc),
	.cin(\Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~21_sumout ),
	.cout(\Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Add0~21 .extended_lut = "off";
defparam \Add0~21 .lut_mask = 64'h0000FF33000000FF;
defparam \Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N12
stratixii_lcell_comb \Add0~25 (
// Equation(s):
// \Add0~25_sumout  = SUM(( RegA[21] ) + ( (!RegB[15] & RegB[5]) ) + ( \Add0~22  ))
// \Add0~26  = CARRY(( RegA[21] ) + ( (!RegB[15] & RegB[5]) ) + ( \Add0~22  ))

	.dataa(vcc),
	.datab(!RegB[15]),
	.datac(vcc),
	.datad(!RegA[21]),
	.datae(vcc),
	.dataf(!RegB[5]),
	.datag(vcc),
	.cin(\Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~25_sumout ),
	.cout(\Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Add0~25 .extended_lut = "off";
defparam \Add0~25 .lut_mask = 64'h0000FF33000000FF;
defparam \Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N14
stratixii_lcell_comb \Add0~29 (
// Equation(s):
// \Add0~29_sumout  = SUM(( RegA[22] ) + ( (!RegB[15] & RegB[6]) ) + ( \Add0~26  ))
// \Add0~30  = CARRY(( RegA[22] ) + ( (!RegB[15] & RegB[6]) ) + ( \Add0~26  ))

	.dataa(vcc),
	.datab(vcc),
	.datac(!RegB[15]),
	.datad(!RegA[22]),
	.datae(vcc),
	.dataf(!RegB[6]),
	.datag(vcc),
	.cin(\Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~29_sumout ),
	.cout(\Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \Add0~29 .extended_lut = "off";
defparam \Add0~29 .lut_mask = 64'h0000FF0F000000FF;
defparam \Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N0
stratixii_lcell_comb \Add0~33 (
// Equation(s):
// \Add0~33_sumout  = SUM(( RegA[23] ) + ( (!RegB[15] & RegB[7]) ) + ( \Add0~30  ))
// \Add0~34  = CARRY(( RegA[23] ) + ( (!RegB[15] & RegB[7]) ) + ( \Add0~30  ))

	.dataa(vcc),
	.datab(!RegB[15]),
	.datac(vcc),
	.datad(!RegA[23]),
	.datae(vcc),
	.dataf(!RegB[7]),
	.datag(vcc),
	.cin(\Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~33_sumout ),
	.cout(\Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \Add0~33 .extended_lut = "off";
defparam \Add0~33 .lut_mask = 64'h0000FF33000000FF;
defparam \Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N2
stratixii_lcell_comb \Add0~37 (
// Equation(s):
// \Add0~37_sumout  = SUM(( RegA[24] ) + ( (!RegB[15] & RegB[8]) ) + ( \Add0~34  ))
// \Add0~38  = CARRY(( RegA[24] ) + ( (!RegB[15] & RegB[8]) ) + ( \Add0~34  ))

	.dataa(vcc),
	.datab(!RegB[15]),
	.datac(!RegA[24]),
	.datad(vcc),
	.datae(vcc),
	.dataf(!RegB[8]),
	.datag(vcc),
	.cin(\Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~37_sumout ),
	.cout(\Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \Add0~37 .extended_lut = "off";
defparam \Add0~37 .lut_mask = 64'h0000FF3300000F0F;
defparam \Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N4
stratixii_lcell_comb \Add0~41 (
// Equation(s):
// \Add0~41_sumout  = SUM(( RegA[25] ) + ( (!RegB[15] & RegB[9]) ) + ( \Add0~38  ))
// \Add0~42  = CARRY(( RegA[25] ) + ( (!RegB[15] & RegB[9]) ) + ( \Add0~38  ))

	.dataa(vcc),
	.datab(!RegB[15]),
	.datac(vcc),
	.datad(!RegA[25]),
	.datae(vcc),
	.dataf(!RegB[9]),
	.datag(vcc),
	.cin(\Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~41_sumout ),
	.cout(\Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \Add0~41 .extended_lut = "off";
defparam \Add0~41 .lut_mask = 64'h0000FF33000000FF;
defparam \Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N6
stratixii_lcell_comb \Add0~45 (
// Equation(s):
// \Add0~45_sumout  = SUM(( RegA[26] ) + ( (!RegB[15] & RegB[10]) ) + ( \Add0~42  ))
// \Add0~46  = CARRY(( RegA[26] ) + ( (!RegB[15] & RegB[10]) ) + ( \Add0~42  ))

	.dataa(vcc),
	.datab(!RegB[15]),
	.datac(vcc),
	.datad(!RegA[26]),
	.datae(vcc),
	.dataf(!RegB[10]),
	.datag(vcc),
	.cin(\Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~45_sumout ),
	.cout(\Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \Add0~45 .extended_lut = "off";
defparam \Add0~45 .lut_mask = 64'h0000FF33000000FF;
defparam \Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N8
stratixii_lcell_comb \Add0~49 (
// Equation(s):
// \Add0~49_sumout  = SUM(( RegA[27] ) + ( (!RegB[15] & RegB[11]) ) + ( \Add0~46  ))
// \Add0~50  = CARRY(( RegA[27] ) + ( (!RegB[15] & RegB[11]) ) + ( \Add0~46  ))

	.dataa(vcc),
	.datab(!RegB[15]),
	.datac(vcc),
	.datad(!RegA[27]),
	.datae(vcc),
	.dataf(!RegB[11]),
	.datag(vcc),
	.cin(\Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~49_sumout ),
	.cout(\Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \Add0~49 .extended_lut = "off";
defparam \Add0~49 .lut_mask = 64'h0000FF33000000FF;
defparam \Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N10
stratixii_lcell_comb \Add0~53 (
// Equation(s):
// \Add0~53_sumout  = SUM(( RegA[28] ) + ( (!RegB[15] & RegB[12]) ) + ( \Add0~50  ))
// \Add0~54  = CARRY(( RegA[28] ) + ( (!RegB[15] & RegB[12]) ) + ( \Add0~50  ))

	.dataa(vcc),
	.datab(!RegB[15]),
	.datac(vcc),
	.datad(!RegA[28]),
	.datae(vcc),
	.dataf(!RegB[12]),
	.datag(vcc),
	.cin(\Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~53_sumout ),
	.cout(\Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \Add0~53 .extended_lut = "off";
defparam \Add0~53 .lut_mask = 64'h0000FF33000000FF;
defparam \Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N12
stratixii_lcell_comb \Add0~57 (
// Equation(s):
// \Add0~57_sumout  = SUM(( RegA[29] ) + ( (!RegB[15] & RegB[13]) ) + ( \Add0~54  ))
// \Add0~58  = CARRY(( RegA[29] ) + ( (!RegB[15] & RegB[13]) ) + ( \Add0~54  ))

	.dataa(vcc),
	.datab(!RegB[15]),
	.datac(!RegA[29]),
	.datad(vcc),
	.datae(vcc),
	.dataf(!RegB[13]),
	.datag(vcc),
	.cin(\Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~57_sumout ),
	.cout(\Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \Add0~57 .extended_lut = "off";
defparam \Add0~57 .lut_mask = 64'h0000FF3300000F0F;
defparam \Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N14
stratixii_lcell_comb \Add0~61 (
// Equation(s):
// \Add0~61_sumout  = SUM(( RegA[30] ) + ( (!RegB[15] & RegB[14]) ) + ( \Add0~58  ))
// \Add0~62  = CARRY(( RegA[30] ) + ( (!RegB[15] & RegB[14]) ) + ( \Add0~58  ))

	.dataa(!RegA[30]),
	.datab(!RegB[15]),
	.datac(vcc),
	.datad(vcc),
	.datae(vcc),
	.dataf(!RegB[14]),
	.datag(vcc),
	.cin(\Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~61_sumout ),
	.cout(\Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \Add0~61 .extended_lut = "off";
defparam \Add0~61 .lut_mask = 64'h0000FF3300005555;
defparam \Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N12
stratixii_lcell_comb \RegA~10 (
// Equation(s):
// \RegA~10_combout  = ( \Sign~regout  & ( (!\state.011~regout  & (!\state.000~regout  & (\St~combout ))) # (\state.011~regout  & ((!RegB[15]) # ((!\state.000~regout  & \St~combout )))) ) ) # ( !\Sign~regout  & ( (!\state.011~regout  & (!\state.000~regout  & 
// (\St~combout ))) # (\state.011~regout  & (((!\state.000~regout  & \St~combout )) # (RegB[15]))) ) )

	.dataa(!\state.011~regout ),
	.datab(!\state.000~regout ),
	.datac(!\St~combout ),
	.datad(!RegB[15]),
	.datae(vcc),
	.dataf(!\Sign~regout ),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegA~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegA~10 .extended_lut = "off";
defparam \RegA~10 .lut_mask = 64'h0C5D0C5D5D0C5D0C;
defparam \RegA~10 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N16
stratixii_lcell_comb \Add0~65 (
// Equation(s):
// \Add0~65_sumout  = SUM(( RegA[31] ) + ( GND ) + ( \Add0~62  ))
// \Add0~66  = CARRY(( RegA[31] ) + ( GND ) + ( \Add0~62  ))

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(!RegA[31]),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(\Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~65_sumout ),
	.cout(\Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \Add0~65 .extended_lut = "off";
defparam \Add0~65 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N18
stratixii_lcell_comb \Add0~69 (
// Equation(s):
// \Add0~69_sumout  = SUM(( RegA[31] ) + ( GND ) + ( \Add0~66  ))

	.dataa(vcc),
	.datab(vcc),
	.datac(!RegA[31]),
	.datad(vcc),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(\Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~69_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~69 .extended_lut = "off";
defparam \Add0~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N24
stratixii_lcell_comb \RegA~11 (
// Equation(s):
// \RegA~11_combout  = ( \Add0~69_sumout  & ( (!\RegA~10_combout  & ((!\state.010~regout  & ((RegA[31]))) # (\state.010~regout  & (RegA[0])))) ) ) # ( !\Add0~69_sumout  & ( (!\state.010~regout  & (!\RegA~10_combout  & RegA[31])) ) )

	.dataa(!\state.010~regout ),
	.datab(!RegA[0]),
	.datac(!\RegA~10_combout ),
	.datad(!RegA[31]),
	.datae(vcc),
	.dataf(!\Add0~69_sumout ),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegA~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegA~11 .extended_lut = "off";
defparam \RegA~11 .lut_mask = 64'h00A000A010B010B0;
defparam \RegA~11 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X22_Y16_N25
stratixii_lcell_ff \RegA[31] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RegA~11_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegA[31]));

// Location: LCCOMB_X23_Y18_N0
stratixii_lcell_comb \RegA[17]~9 (
// Equation(s):
// \RegA[17]~9_combout  = ( \nextstate.001~0_combout  & ( (!\state.011~regout ) # (!\Sign~regout  $ (RegB[15])) ) ) # ( !\nextstate.001~0_combout  & ( (\state.011~regout  & (!\Sign~regout  $ (!RegB[15]))) ) )

	.dataa(vcc),
	.datab(!\state.011~regout ),
	.datac(!\Sign~regout ),
	.datad(!RegB[15]),
	.datae(vcc),
	.dataf(!\nextstate.001~0_combout ),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegA[17]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegA[17]~9 .extended_lut = "off";
defparam \RegA[17]~9 .lut_mask = 64'h03300330FCCFFCCF;
defparam \RegA[17]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N26
stratixii_lcell_comb \AdSh~0 (
// Equation(s):
// \AdSh~0_combout  = (!RegA[0]) # (!\state.010~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(!RegA[0]),
	.datad(!\state.010~regout ),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AdSh~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AdSh~0 .extended_lut = "off";
defparam \AdSh~0 .lut_mask = 64'hFFF0FFF0FFF0FFF0;
defparam \AdSh~0 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N30
stratixii_lcell_comb \RegA[0]~3 (
// Equation(s):
// \RegA[0]~3_combout  = ( \state.000~regout  & ( RegB[15] & ( ((!\Sign~regout  & \state.011~regout )) # (\state.010~regout ) ) ) ) # ( !\state.000~regout  & ( RegB[15] & ( (((!\Sign~regout  & \state.011~regout )) # (\state.010~regout )) # (\St~combout ) ) ) 
// ) # ( \state.000~regout  & ( !RegB[15] & ( ((\Sign~regout  & \state.011~regout )) # (\state.010~regout ) ) ) ) # ( !\state.000~regout  & ( !RegB[15] & ( (((\Sign~regout  & \state.011~regout )) # (\state.010~regout )) # (\St~combout ) ) ) )

	.dataa(!\St~combout ),
	.datab(!\state.010~regout ),
	.datac(!\Sign~regout ),
	.datad(!\state.011~regout ),
	.datae(!\state.000~regout ),
	.dataf(!RegB[15]),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegA[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegA[0]~3 .extended_lut = "off";
defparam \RegA[0]~3 .lut_mask = 64'h777F333F77F733F3;
defparam \RegA[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X22_Y16_N17
stratixii_lcell_ff \RegA[30] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Add0~65_sumout ),
	.adatasdata(RegA[31]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\RegA[17]~9_combout ),
	.sload(\AdSh~0_combout ),
	.ena(\RegA[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegA[30]));

// Location: LCFF_X22_Y16_N15
stratixii_lcell_ff \RegA[29] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Add0~61_sumout ),
	.adatasdata(RegA[30]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\RegA[17]~9_combout ),
	.sload(\AdSh~0_combout ),
	.ena(\RegA[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegA[29]));

// Location: LCFF_X22_Y16_N13
stratixii_lcell_ff \RegA[28] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Add0~57_sumout ),
	.adatasdata(RegA[29]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\RegA[17]~9_combout ),
	.sload(\AdSh~0_combout ),
	.ena(\RegA[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegA[28]));

// Location: LCFF_X22_Y16_N11
stratixii_lcell_ff \RegA[27] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Add0~53_sumout ),
	.adatasdata(RegA[28]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\RegA[17]~9_combout ),
	.sload(\AdSh~0_combout ),
	.ena(\RegA[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegA[27]));

// Location: LCFF_X22_Y16_N9
stratixii_lcell_ff \RegA[26] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Add0~49_sumout ),
	.adatasdata(RegA[27]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\RegA[17]~9_combout ),
	.sload(\AdSh~0_combout ),
	.ena(\RegA[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegA[26]));

// Location: LCFF_X22_Y16_N7
stratixii_lcell_ff \RegA[25] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Add0~45_sumout ),
	.adatasdata(RegA[26]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\RegA[17]~9_combout ),
	.sload(\AdSh~0_combout ),
	.ena(\RegA[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegA[25]));

// Location: LCFF_X22_Y16_N5
stratixii_lcell_ff \RegA[24] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Add0~41_sumout ),
	.adatasdata(RegA[25]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\RegA[17]~9_combout ),
	.sload(\AdSh~0_combout ),
	.ena(\RegA[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegA[24]));

// Location: LCFF_X22_Y16_N3
stratixii_lcell_ff \RegA[23] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Add0~37_sumout ),
	.adatasdata(RegA[24]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\RegA[17]~9_combout ),
	.sload(\AdSh~0_combout ),
	.ena(\RegA[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegA[23]));

// Location: LCFF_X22_Y16_N1
stratixii_lcell_ff \RegA[22] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Add0~33_sumout ),
	.adatasdata(RegA[23]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\RegA[17]~9_combout ),
	.sload(\AdSh~0_combout ),
	.ena(\RegA[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegA[22]));

// Location: LCFF_X22_Y17_N15
stratixii_lcell_ff \RegA[21] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Add0~29_sumout ),
	.adatasdata(RegA[22]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\RegA[17]~9_combout ),
	.sload(\AdSh~0_combout ),
	.ena(\RegA[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegA[21]));

// Location: LCFF_X22_Y17_N13
stratixii_lcell_ff \RegA[20] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Add0~25_sumout ),
	.adatasdata(RegA[21]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\RegA[17]~9_combout ),
	.sload(\AdSh~0_combout ),
	.ena(\RegA[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegA[20]));

// Location: LCFF_X22_Y17_N11
stratixii_lcell_ff \RegA[19] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Add0~21_sumout ),
	.adatasdata(RegA[20]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\RegA[17]~9_combout ),
	.sload(\AdSh~0_combout ),
	.ena(\RegA[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegA[19]));

// Location: LCFF_X22_Y17_N9
stratixii_lcell_ff \RegA[18] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Add0~17_sumout ),
	.adatasdata(RegA[19]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\RegA[17]~9_combout ),
	.sload(\AdSh~0_combout ),
	.ena(\RegA[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegA[18]));

// Location: LCFF_X22_Y17_N7
stratixii_lcell_ff \RegA[17] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Add0~13_sumout ),
	.adatasdata(RegA[18]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\RegA[17]~9_combout ),
	.sload(\AdSh~0_combout ),
	.ena(\RegA[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegA[17]));

// Location: LCFF_X22_Y17_N5
stratixii_lcell_ff \RegA[16] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Add0~9_sumout ),
	.adatasdata(RegA[17]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\RegA[17]~9_combout ),
	.sload(\AdSh~0_combout ),
	.ena(\RegA[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegA[16]));

// Location: LCCOMB_X22_Y17_N30
stratixii_lcell_comb \RegA~7 (
// Equation(s):
// \RegA~7_combout  = ( \state.010~regout  & ( (!RegA[0] & (RegA[16])) # (RegA[0] & ((\Add0~5_sumout ))) ) ) # ( !\state.010~regout  & ( RegA[15] ) )

	.dataa(!RegA[0]),
	.datab(!RegA[15]),
	.datac(!RegA[16]),
	.datad(!\Add0~5_sumout ),
	.datae(vcc),
	.dataf(!\state.010~regout ),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegA~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegA~7 .extended_lut = "off";
defparam \RegA~7 .lut_mask = 64'h333333330A5F0A5F;
defparam \RegA~7 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N18
stratixii_lcell_comb \RegA~8 (
// Equation(s):
// \RegA~8_combout  = ( \RegA~7_combout  & ( (!\RegA~1_combout  & ((!\nextstate.001~0_combout ) # (\Mplier~combout [15]))) ) ) # ( !\RegA~7_combout  & ( (\Mplier~combout [15] & (\nextstate.001~0_combout  & !\RegA~1_combout )) ) )

	.dataa(vcc),
	.datab(!\Mplier~combout [15]),
	.datac(!\nextstate.001~0_combout ),
	.datad(!\RegA~1_combout ),
	.datae(vcc),
	.dataf(!\RegA~7_combout ),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegA~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegA~8 .extended_lut = "off";
defparam \RegA~8 .lut_mask = 64'h03000300F300F300;
defparam \RegA~8 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X22_Y17_N19
stratixii_lcell_ff \RegA[15] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RegA~8_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegA[15]));

// Location: LCCOMB_X23_Y16_N20
stratixii_lcell_comb \RegA[0]~0 (
// Equation(s):
// \RegA[0]~0_combout  = ( \state.001~regout  & ( ((\St~combout  & !\state.000~regout )) # (RegA[15]) ) ) # ( !\state.001~regout  & ( (\St~combout  & !\state.000~regout ) ) )

	.dataa(!\St~combout ),
	.datab(!\state.000~regout ),
	.datac(!RegA[15]),
	.datad(vcc),
	.datae(vcc),
	.dataf(!\state.001~regout ),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegA[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegA[0]~0 .extended_lut = "off";
defparam \RegA[0]~0 .lut_mask = 64'h444444444F4F4F4F;
defparam \RegA[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N20
stratixii_lcell_comb \RegA[14]~feeder (
// Equation(s):
// \RegA[14]~feeder_combout  = \Mplier~combout [14]

	.dataa(vcc),
	.datab(!\Mplier~combout [14]),
	.datac(vcc),
	.datad(vcc),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegA[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegA[14]~feeder .extended_lut = "off";
defparam \RegA[14]~feeder .lut_mask = 64'h3333333333333333;
defparam \RegA[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N18
stratixii_lcell_comb \RegA[12]~6 (
// Equation(s):
// \RegA[12]~6_combout  = ( RegA[15] & ( !\state.001~regout  $ (((!\state.011~regout ) # (!\Sign~regout  $ (RegB[15])))) ) ) # ( !RegA[15] & ( (\state.011~regout  & (!\Sign~regout  $ (!RegB[15]))) ) )

	.dataa(!\state.001~regout ),
	.datab(!\Sign~regout ),
	.datac(!RegB[15]),
	.datad(!\state.011~regout ),
	.datae(vcc),
	.dataf(!RegA[15]),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegA[12]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegA[12]~6 .extended_lut = "off";
defparam \RegA[12]~6 .lut_mask = 64'h003C003C55695569;
defparam \RegA[12]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N4
stratixii_lcell_comb \RegA[0]~4 (
// Equation(s):
// \RegA[0]~4_combout  = ( \RegA[0]~3_combout  ) # ( !\RegA[0]~3_combout  & ( (RegA[15] & \state.001~regout ) ) )

	.dataa(vcc),
	.datab(!RegA[15]),
	.datac(vcc),
	.datad(!\state.001~regout ),
	.datae(vcc),
	.dataf(!\RegA[0]~3_combout ),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegA[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegA[0]~4 .extended_lut = "off";
defparam \RegA[0]~4 .lut_mask = 64'h00330033FFFFFFFF;
defparam \RegA[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X23_Y18_N21
stratixii_lcell_ff \RegA[14] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RegA[14]~feeder_combout ),
	.adatasdata(RegA[15]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\RegA[12]~6_combout ),
	.sload(!\nextstate.001~0_combout ),
	.ena(\RegA[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegA[14]));

// Location: LCCOMB_X23_Y18_N18
stratixii_lcell_comb \WideNor2~0 (
// Equation(s):
// \WideNor2~0_combout  = ( !RegA[14] & ( !RegA[13] ) )

	.dataa(!RegA[13]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.datae(vcc),
	.dataf(!RegA[14]),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideNor2~0 .extended_lut = "off";
defparam \WideNor2~0 .lut_mask = 64'hAAAAAAAA00000000;
defparam \WideNor2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N14
stratixii_lcell_comb \RegA[8]~feeder (
// Equation(s):
// \RegA[8]~feeder_combout  = \Mplier~combout [8]

	.dataa(!\Mplier~combout [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegA[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegA[8]~feeder .extended_lut = "off";
defparam \RegA[8]~feeder .lut_mask = 64'h5555555555555555;
defparam \RegA[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N14
stratixii_lcell_comb \RegA[9]~feeder (
// Equation(s):
// \RegA[9]~feeder_combout  = \Mplier~combout [9]

	.dataa(vcc),
	.datab(vcc),
	.datac(!\Mplier~combout [9]),
	.datad(vcc),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegA[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegA[9]~feeder .extended_lut = "off";
defparam \RegA[9]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \RegA[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N24
stratixii_lcell_comb \RegA[10]~feeder (
// Equation(s):
// \RegA[10]~feeder_combout  = \Mplier~combout [10]

	.dataa(vcc),
	.datab(vcc),
	.datac(!\Mplier~combout [10]),
	.datad(vcc),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegA[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegA[10]~feeder .extended_lut = "off";
defparam \RegA[10]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \RegA[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \Mplier[11]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Mplier~combout [11]),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Mplier[11]));
// synopsys translate_off
defparam \Mplier[11]~I .ddio_mode = "none";
defparam \Mplier[11]~I .ddioinclk_input = "negated_inclk";
defparam \Mplier[11]~I .dqs_delay_buffer_mode = "none";
defparam \Mplier[11]~I .dqs_out_mode = "none";
defparam \Mplier[11]~I .inclk_input = "normal";
defparam \Mplier[11]~I .input_async_reset = "none";
defparam \Mplier[11]~I .input_power_up = "low";
defparam \Mplier[11]~I .input_register_mode = "none";
defparam \Mplier[11]~I .input_sync_reset = "none";
defparam \Mplier[11]~I .oe_async_reset = "none";
defparam \Mplier[11]~I .oe_power_up = "low";
defparam \Mplier[11]~I .oe_register_mode = "none";
defparam \Mplier[11]~I .oe_sync_reset = "none";
defparam \Mplier[11]~I .operation_mode = "input";
defparam \Mplier[11]~I .output_async_reset = "none";
defparam \Mplier[11]~I .output_power_up = "low";
defparam \Mplier[11]~I .output_register_mode = "none";
defparam \Mplier[11]~I .output_sync_reset = "none";
defparam \Mplier[11]~I .sim_dqs_delay_increment = 0;
defparam \Mplier[11]~I .sim_dqs_intrinsic_delay = 0;
defparam \Mplier[11]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N16
stratixii_lcell_comb \RegA[11]~feeder (
// Equation(s):
// \RegA[11]~feeder_combout  = ( \Mplier~combout [11] )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.datae(vcc),
	.dataf(!\Mplier~combout [11]),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegA[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegA[11]~feeder .extended_lut = "off";
defparam \RegA[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegA[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N22
stratixii_lcell_comb \RegA[12]~feeder (
// Equation(s):
// \RegA[12]~feeder_combout  = ( \Mplier~combout [12] )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.datae(vcc),
	.dataf(!\Mplier~combout [12]),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegA[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegA[12]~feeder .extended_lut = "off";
defparam \RegA[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegA[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \Mplier[13]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Mplier~combout [13]),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Mplier[13]));
// synopsys translate_off
defparam \Mplier[13]~I .ddio_mode = "none";
defparam \Mplier[13]~I .ddioinclk_input = "negated_inclk";
defparam \Mplier[13]~I .dqs_delay_buffer_mode = "none";
defparam \Mplier[13]~I .dqs_out_mode = "none";
defparam \Mplier[13]~I .inclk_input = "normal";
defparam \Mplier[13]~I .input_async_reset = "none";
defparam \Mplier[13]~I .input_power_up = "low";
defparam \Mplier[13]~I .input_register_mode = "none";
defparam \Mplier[13]~I .input_sync_reset = "none";
defparam \Mplier[13]~I .oe_async_reset = "none";
defparam \Mplier[13]~I .oe_power_up = "low";
defparam \Mplier[13]~I .oe_register_mode = "none";
defparam \Mplier[13]~I .oe_sync_reset = "none";
defparam \Mplier[13]~I .operation_mode = "input";
defparam \Mplier[13]~I .output_async_reset = "none";
defparam \Mplier[13]~I .output_power_up = "low";
defparam \Mplier[13]~I .output_register_mode = "none";
defparam \Mplier[13]~I .output_sync_reset = "none";
defparam \Mplier[13]~I .sim_dqs_delay_increment = 0;
defparam \Mplier[13]~I .sim_dqs_intrinsic_delay = 0;
defparam \Mplier[13]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N16
stratixii_lcell_comb \RegA[13]~feeder (
// Equation(s):
// \RegA[13]~feeder_combout  = \Mplier~combout [13]

	.dataa(vcc),
	.datab(vcc),
	.datac(!\Mplier~combout [13]),
	.datad(vcc),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegA[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegA[13]~feeder .extended_lut = "off";
defparam \RegA[13]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \RegA[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X23_Y18_N17
stratixii_lcell_ff \RegA[13] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RegA[13]~feeder_combout ),
	.adatasdata(RegA[14]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\RegA[12]~6_combout ),
	.sload(!\nextstate.001~0_combout ),
	.ena(\RegA[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegA[13]));

// Location: LCFF_X23_Y16_N23
stratixii_lcell_ff \RegA[12] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RegA[12]~feeder_combout ),
	.adatasdata(RegA[13]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\RegA[12]~6_combout ),
	.sload(!\nextstate.001~0_combout ),
	.ena(\RegA[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegA[12]));

// Location: LCFF_X23_Y16_N17
stratixii_lcell_ff \RegA[11] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RegA[11]~feeder_combout ),
	.adatasdata(RegA[12]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\RegA[12]~6_combout ),
	.sload(!\nextstate.001~0_combout ),
	.ena(\RegA[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegA[11]));

// Location: LCFF_X23_Y18_N25
stratixii_lcell_ff \RegA[10] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RegA[10]~feeder_combout ),
	.adatasdata(RegA[11]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\RegA[12]~6_combout ),
	.sload(!\nextstate.001~0_combout ),
	.ena(\RegA[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegA[10]));

// Location: LCFF_X23_Y16_N15
stratixii_lcell_ff \RegA[9] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RegA[9]~feeder_combout ),
	.adatasdata(RegA[10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\RegA[12]~6_combout ),
	.sload(!\nextstate.001~0_combout ),
	.ena(\RegA[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegA[9]));

// Location: LCFF_X23_Y18_N15
stratixii_lcell_ff \RegA[8] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RegA[8]~feeder_combout ),
	.adatasdata(RegA[9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\RegA[12]~6_combout ),
	.sload(!\nextstate.001~0_combout ),
	.ena(\RegA[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegA[8]));

// Location: LCCOMB_X23_Y18_N2
stratixii_lcell_comb \RegA[5]~feeder (
// Equation(s):
// \RegA[5]~feeder_combout  = ( \Mplier~combout [5] )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.datae(vcc),
	.dataf(!\Mplier~combout [5]),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegA[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegA[5]~feeder .extended_lut = "off";
defparam \RegA[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegA[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N4
stratixii_lcell_comb \RegA[6]~feeder (
// Equation(s):
// \RegA[6]~feeder_combout  = \Mplier~combout [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(!\Mplier~combout [6]),
	.datad(vcc),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegA[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegA[6]~feeder .extended_lut = "off";
defparam \RegA[6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \RegA[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N26
stratixii_lcell_comb \RegA[7]~feeder (
// Equation(s):
// \RegA[7]~feeder_combout  = \Mplier~combout [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(!\Mplier~combout [7]),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegA[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegA[7]~feeder .extended_lut = "off";
defparam \RegA[7]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \RegA[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X23_Y18_N27
stratixii_lcell_ff \RegA[7] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RegA[7]~feeder_combout ),
	.adatasdata(RegA[8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\RegA[12]~6_combout ),
	.sload(!\nextstate.001~0_combout ),
	.ena(\RegA[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegA[7]));

// Location: LCFF_X23_Y18_N5
stratixii_lcell_ff \RegA[6] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RegA[6]~feeder_combout ),
	.adatasdata(RegA[7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\RegA[12]~6_combout ),
	.sload(!\nextstate.001~0_combout ),
	.ena(\RegA[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegA[6]));

// Location: LCFF_X23_Y18_N3
stratixii_lcell_ff \RegA[5] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RegA[5]~feeder_combout ),
	.adatasdata(RegA[6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\RegA[12]~6_combout ),
	.sload(!\nextstate.001~0_combout ),
	.ena(\RegA[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegA[5]));

// Location: LCCOMB_X23_Y18_N8
stratixii_lcell_comb \WideNor2~1 (
// Equation(s):
// \WideNor2~1_combout  = ( !RegA[11] & ( !RegA[6] & ( (!RegA[7] & (!RegA[8] & (!RegA[5] & !RegA[10]))) ) ) )

	.dataa(!RegA[7]),
	.datab(!RegA[8]),
	.datac(!RegA[5]),
	.datad(!RegA[10]),
	.datae(!RegA[11]),
	.dataf(!RegA[6]),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideNor2~1 .extended_lut = "off";
defparam \WideNor2~1 .lut_mask = 64'h8000000000000000;
defparam \WideNor2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N22
stratixii_lcell_comb \WideNor2~5 (
// Equation(s):
// \WideNor2~5_combout  = ( !RegA[24] & ( !RegA[23] & ( (!RegA[20] & (!RegA[19] & (!RegA[21] & !RegA[22]))) ) ) )

	.dataa(!RegA[20]),
	.datab(!RegA[19]),
	.datac(!RegA[21]),
	.datad(!RegA[22]),
	.datae(!RegA[24]),
	.dataf(!RegA[23]),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideNor2~5 .extended_lut = "off";
defparam \WideNor2~5 .lut_mask = 64'h8000000000000000;
defparam \WideNor2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N30
stratixii_lcell_comb \WideNor2~4 (
// Equation(s):
// \WideNor2~4_combout  = ( !RegA[17] & ( !RegA[0] & ( (!RegA[1] & (!RegA[31] & (!RegA[15] & !RegA[18]))) ) ) )

	.dataa(!RegA[1]),
	.datab(!RegA[31]),
	.datac(!RegA[15]),
	.datad(!RegA[18]),
	.datae(!RegA[17]),
	.dataf(!RegA[0]),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideNor2~4 .extended_lut = "off";
defparam \WideNor2~4 .lut_mask = 64'h8000000000000000;
defparam \WideNor2~4 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N20
stratixii_lcell_comb \WideNor2~3 (
// Equation(s):
// \WideNor2~3_combout  = ( !RegA[25] & ( !RegA[16] & ( (!RegA[28] & (!RegA[27] & (!RegA[30] & !RegA[29]))) ) ) )

	.dataa(!RegA[28]),
	.datab(!RegA[27]),
	.datac(!RegA[30]),
	.datad(!RegA[29]),
	.datae(!RegA[25]),
	.dataf(!RegA[16]),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideNor2~3 .extended_lut = "off";
defparam \WideNor2~3 .lut_mask = 64'h8000000000000000;
defparam \WideNor2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N24
stratixii_lcell_comb WideNor2(
// Equation(s):
// \WideNor2~combout  = ( \WideNor2~4_combout  & ( \WideNor2~3_combout  & ( (\WideNor2~2_combout  & (\WideNor2~0_combout  & (\WideNor2~1_combout  & \WideNor2~5_combout ))) ) ) )

	.dataa(!\WideNor2~2_combout ),
	.datab(!\WideNor2~0_combout ),
	.datac(!\WideNor2~1_combout ),
	.datad(!\WideNor2~5_combout ),
	.datae(!\WideNor2~4_combout ),
	.dataf(!\WideNor2~3_combout ),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor2~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam WideNor2.extended_lut = "off";
defparam WideNor2.lut_mask = 64'h0000000000000001;
defparam WideNor2.shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N26
stratixii_lcell_comb \RegA~5 (
// Equation(s):
// \RegA~5_combout  = ( \RegA~1_combout  & ( \WideNor2~combout  & ( (!\RegA[0]~0_combout ) # (\WideNor1~combout ) ) ) ) # ( !\RegA~1_combout  & ( \WideNor2~combout  & ( (!\RegA[0]~0_combout  & (RegA[2])) # (\RegA[0]~0_combout  & ((\Mplier~combout [1]))) ) ) 
// ) # ( \RegA~1_combout  & ( !\WideNor2~combout  & ( (\WideNor1~combout  & \RegA[0]~0_combout ) ) ) ) # ( !\RegA~1_combout  & ( !\WideNor2~combout  & ( (!\RegA[0]~0_combout  & (RegA[2])) # (\RegA[0]~0_combout  & ((\Mplier~combout [1]))) ) ) )

	.dataa(!RegA[2]),
	.datab(!\WideNor1~combout ),
	.datac(!\Mplier~combout [1]),
	.datad(!\RegA[0]~0_combout ),
	.datae(!\RegA~1_combout ),
	.dataf(!\WideNor2~combout ),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegA~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegA~5 .extended_lut = "off";
defparam \RegA~5 .lut_mask = 64'h550F0033550FFF33;
defparam \RegA~5 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X23_Y16_N27
stratixii_lcell_ff \RegA[1] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RegA~5_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegA[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegA[1]));

// Location: LCCOMB_X23_Y17_N18
stratixii_lcell_comb \RegA~2 (
// Equation(s):
// \RegA~2_combout  = ( \RegA~1_combout  & ( \WideNor2~combout  & ( (!\WideNor1~combout  & \RegA[0]~0_combout ) ) ) ) # ( !\RegA~1_combout  & ( \WideNor2~combout  & ( (!\RegA[0]~0_combout  & ((RegA[1]))) # (\RegA[0]~0_combout  & (\Mplier~combout [0])) ) ) ) 
// # ( \RegA~1_combout  & ( !\WideNor2~combout  & ( (!\WideNor1~combout ) # (!\RegA[0]~0_combout ) ) ) ) # ( !\RegA~1_combout  & ( !\WideNor2~combout  & ( (!\RegA[0]~0_combout  & ((RegA[1]))) # (\RegA[0]~0_combout  & (\Mplier~combout [0])) ) ) )

	.dataa(!\Mplier~combout [0]),
	.datab(!\WideNor1~combout ),
	.datac(!\RegA[0]~0_combout ),
	.datad(!RegA[1]),
	.datae(!\RegA~1_combout ),
	.dataf(!\WideNor2~combout ),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegA~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegA~2 .extended_lut = "off";
defparam \RegA~2 .lut_mask = 64'h05F5FCFC05F50C0C;
defparam \RegA~2 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X23_Y17_N19
stratixii_lcell_ff \RegA[0] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RegA~2_combout ),
	.adatasdata(gnd),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegA[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegA[0]));

// Location: LCCOMB_X23_Y16_N2
stratixii_lcell_comb \RegA[2]~feeder (
// Equation(s):
// \RegA[2]~feeder_combout  = ( \Mplier~combout [2] )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.datae(vcc),
	.dataf(!\Mplier~combout [2]),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegA[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegA[2]~feeder .extended_lut = "off";
defparam \RegA[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegA[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N4
stratixii_lcell_comb \RegA[3]~feeder (
// Equation(s):
// \RegA[3]~feeder_combout  = \Mplier~combout [3]

	.dataa(vcc),
	.datab(!\Mplier~combout [3]),
	.datac(vcc),
	.datad(vcc),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegA[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegA[3]~feeder .extended_lut = "off";
defparam \RegA[3]~feeder .lut_mask = 64'h3333333333333333;
defparam \RegA[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \Mplier[4]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Mplier~combout [4]),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Mplier[4]));
// synopsys translate_off
defparam \Mplier[4]~I .ddio_mode = "none";
defparam \Mplier[4]~I .ddioinclk_input = "negated_inclk";
defparam \Mplier[4]~I .dqs_delay_buffer_mode = "none";
defparam \Mplier[4]~I .dqs_out_mode = "none";
defparam \Mplier[4]~I .inclk_input = "normal";
defparam \Mplier[4]~I .input_async_reset = "none";
defparam \Mplier[4]~I .input_power_up = "low";
defparam \Mplier[4]~I .input_register_mode = "none";
defparam \Mplier[4]~I .input_sync_reset = "none";
defparam \Mplier[4]~I .oe_async_reset = "none";
defparam \Mplier[4]~I .oe_power_up = "low";
defparam \Mplier[4]~I .oe_register_mode = "none";
defparam \Mplier[4]~I .oe_sync_reset = "none";
defparam \Mplier[4]~I .operation_mode = "input";
defparam \Mplier[4]~I .output_async_reset = "none";
defparam \Mplier[4]~I .output_power_up = "low";
defparam \Mplier[4]~I .output_register_mode = "none";
defparam \Mplier[4]~I .output_sync_reset = "none";
defparam \Mplier[4]~I .sim_dqs_delay_increment = 0;
defparam \Mplier[4]~I .sim_dqs_intrinsic_delay = 0;
defparam \Mplier[4]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N8
stratixii_lcell_comb \RegA[4]~feeder (
// Equation(s):
// \RegA[4]~feeder_combout  = ( \Mplier~combout [4] )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.datae(vcc),
	.dataf(!\Mplier~combout [4]),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegA[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegA[4]~feeder .extended_lut = "off";
defparam \RegA[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegA[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X23_Y16_N9
stratixii_lcell_ff \RegA[4] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RegA[4]~feeder_combout ),
	.adatasdata(RegA[5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\RegA[12]~6_combout ),
	.sload(!\nextstate.001~0_combout ),
	.ena(\RegA[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegA[4]));

// Location: LCFF_X23_Y16_N5
stratixii_lcell_ff \RegA[3] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RegA[3]~feeder_combout ),
	.adatasdata(RegA[4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\RegA[12]~6_combout ),
	.sload(!\nextstate.001~0_combout ),
	.ena(\RegA[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegA[3]));

// Location: LCFF_X23_Y16_N3
stratixii_lcell_ff \RegA[2] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RegA[2]~feeder_combout ),
	.adatasdata(RegA[3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\RegA[12]~6_combout ),
	.sload(!\nextstate.001~0_combout ),
	.ena(\RegA[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(RegA[2]));

// Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
stratixii_io \Done~I (
	.datain(\state.100~regout ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Done));
// synopsys translate_off
defparam \Done~I .ddio_mode = "none";
defparam \Done~I .ddioinclk_input = "negated_inclk";
defparam \Done~I .dqs_delay_buffer_mode = "none";
defparam \Done~I .dqs_out_mode = "none";
defparam \Done~I .inclk_input = "normal";
defparam \Done~I .input_async_reset = "none";
defparam \Done~I .input_power_up = "low";
defparam \Done~I .input_register_mode = "none";
defparam \Done~I .input_sync_reset = "none";
defparam \Done~I .oe_async_reset = "none";
defparam \Done~I .oe_power_up = "low";
defparam \Done~I .oe_register_mode = "none";
defparam \Done~I .oe_sync_reset = "none";
defparam \Done~I .operation_mode = "output";
defparam \Done~I .output_async_reset = "none";
defparam \Done~I .output_power_up = "low";
defparam \Done~I .output_register_mode = "none";
defparam \Done~I .output_sync_reset = "none";
defparam \Done~I .sim_dqs_delay_increment = 0;
defparam \Done~I .sim_dqs_intrinsic_delay = 0;
defparam \Done~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \Product[0]~I (
	.datain(RegA[0]),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Product[0]));
// synopsys translate_off
defparam \Product[0]~I .ddio_mode = "none";
defparam \Product[0]~I .ddioinclk_input = "negated_inclk";
defparam \Product[0]~I .dqs_delay_buffer_mode = "none";
defparam \Product[0]~I .dqs_out_mode = "none";
defparam \Product[0]~I .inclk_input = "normal";
defparam \Product[0]~I .input_async_reset = "none";
defparam \Product[0]~I .input_power_up = "low";
defparam \Product[0]~I .input_register_mode = "none";
defparam \Product[0]~I .input_sync_reset = "none";
defparam \Product[0]~I .oe_async_reset = "none";
defparam \Product[0]~I .oe_power_up = "low";
defparam \Product[0]~I .oe_register_mode = "none";
defparam \Product[0]~I .oe_sync_reset = "none";
defparam \Product[0]~I .operation_mode = "output";
defparam \Product[0]~I .output_async_reset = "none";
defparam \Product[0]~I .output_power_up = "low";
defparam \Product[0]~I .output_register_mode = "none";
defparam \Product[0]~I .output_sync_reset = "none";
defparam \Product[0]~I .sim_dqs_delay_increment = 0;
defparam \Product[0]~I .sim_dqs_intrinsic_delay = 0;
defparam \Product[0]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \Product[1]~I (
	.datain(RegA[1]),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Product[1]));
// synopsys translate_off
defparam \Product[1]~I .ddio_mode = "none";
defparam \Product[1]~I .ddioinclk_input = "negated_inclk";
defparam \Product[1]~I .dqs_delay_buffer_mode = "none";
defparam \Product[1]~I .dqs_out_mode = "none";
defparam \Product[1]~I .inclk_input = "normal";
defparam \Product[1]~I .input_async_reset = "none";
defparam \Product[1]~I .input_power_up = "low";
defparam \Product[1]~I .input_register_mode = "none";
defparam \Product[1]~I .input_sync_reset = "none";
defparam \Product[1]~I .oe_async_reset = "none";
defparam \Product[1]~I .oe_power_up = "low";
defparam \Product[1]~I .oe_register_mode = "none";
defparam \Product[1]~I .oe_sync_reset = "none";
defparam \Product[1]~I .operation_mode = "output";
defparam \Product[1]~I .output_async_reset = "none";
defparam \Product[1]~I .output_power_up = "low";
defparam \Product[1]~I .output_register_mode = "none";
defparam \Product[1]~I .output_sync_reset = "none";
defparam \Product[1]~I .sim_dqs_delay_increment = 0;
defparam \Product[1]~I .sim_dqs_intrinsic_delay = 0;
defparam \Product[1]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_AB6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \Product[2]~I (
	.datain(RegA[2]),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Product[2]));
// synopsys translate_off
defparam \Product[2]~I .ddio_mode = "none";
defparam \Product[2]~I .ddioinclk_input = "negated_inclk";
defparam \Product[2]~I .dqs_delay_buffer_mode = "none";
defparam \Product[2]~I .dqs_out_mode = "none";
defparam \Product[2]~I .inclk_input = "normal";
defparam \Product[2]~I .input_async_reset = "none";
defparam \Product[2]~I .input_power_up = "low";
defparam \Product[2]~I .input_register_mode = "none";
defparam \Product[2]~I .input_sync_reset = "none";
defparam \Product[2]~I .oe_async_reset = "none";
defparam \Product[2]~I .oe_power_up = "low";
defparam \Product[2]~I .oe_register_mode = "none";
defparam \Product[2]~I .oe_sync_reset = "none";
defparam \Product[2]~I .operation_mode = "output";
defparam \Product[2]~I .output_async_reset = "none";
defparam \Product[2]~I .output_power_up = "low";
defparam \Product[2]~I .output_register_mode = "none";
defparam \Product[2]~I .output_sync_reset = "none";
defparam \Product[2]~I .sim_dqs_delay_increment = 0;
defparam \Product[2]~I .sim_dqs_intrinsic_delay = 0;
defparam \Product[2]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \Product[3]~I (
	.datain(RegA[3]),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Product[3]));
// synopsys translate_off
defparam \Product[3]~I .ddio_mode = "none";
defparam \Product[3]~I .ddioinclk_input = "negated_inclk";
defparam \Product[3]~I .dqs_delay_buffer_mode = "none";
defparam \Product[3]~I .dqs_out_mode = "none";
defparam \Product[3]~I .inclk_input = "normal";
defparam \Product[3]~I .input_async_reset = "none";
defparam \Product[3]~I .input_power_up = "low";
defparam \Product[3]~I .input_register_mode = "none";
defparam \Product[3]~I .input_sync_reset = "none";
defparam \Product[3]~I .oe_async_reset = "none";
defparam \Product[3]~I .oe_power_up = "low";
defparam \Product[3]~I .oe_register_mode = "none";
defparam \Product[3]~I .oe_sync_reset = "none";
defparam \Product[3]~I .operation_mode = "output";
defparam \Product[3]~I .output_async_reset = "none";
defparam \Product[3]~I .output_power_up = "low";
defparam \Product[3]~I .output_register_mode = "none";
defparam \Product[3]~I .output_sync_reset = "none";
defparam \Product[3]~I .sim_dqs_delay_increment = 0;
defparam \Product[3]~I .sim_dqs_intrinsic_delay = 0;
defparam \Product[3]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \Product[4]~I (
	.datain(RegA[4]),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Product[4]));
// synopsys translate_off
defparam \Product[4]~I .ddio_mode = "none";
defparam \Product[4]~I .ddioinclk_input = "negated_inclk";
defparam \Product[4]~I .dqs_delay_buffer_mode = "none";
defparam \Product[4]~I .dqs_out_mode = "none";
defparam \Product[4]~I .inclk_input = "normal";
defparam \Product[4]~I .input_async_reset = "none";
defparam \Product[4]~I .input_power_up = "low";
defparam \Product[4]~I .input_register_mode = "none";
defparam \Product[4]~I .input_sync_reset = "none";
defparam \Product[4]~I .oe_async_reset = "none";
defparam \Product[4]~I .oe_power_up = "low";
defparam \Product[4]~I .oe_register_mode = "none";
defparam \Product[4]~I .oe_sync_reset = "none";
defparam \Product[4]~I .operation_mode = "output";
defparam \Product[4]~I .output_async_reset = "none";
defparam \Product[4]~I .output_power_up = "low";
defparam \Product[4]~I .output_register_mode = "none";
defparam \Product[4]~I .output_sync_reset = "none";
defparam \Product[4]~I .sim_dqs_delay_increment = 0;
defparam \Product[4]~I .sim_dqs_intrinsic_delay = 0;
defparam \Product[4]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \Product[5]~I (
	.datain(RegA[5]),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Product[5]));
// synopsys translate_off
defparam \Product[5]~I .ddio_mode = "none";
defparam \Product[5]~I .ddioinclk_input = "negated_inclk";
defparam \Product[5]~I .dqs_delay_buffer_mode = "none";
defparam \Product[5]~I .dqs_out_mode = "none";
defparam \Product[5]~I .inclk_input = "normal";
defparam \Product[5]~I .input_async_reset = "none";
defparam \Product[5]~I .input_power_up = "low";
defparam \Product[5]~I .input_register_mode = "none";
defparam \Product[5]~I .input_sync_reset = "none";
defparam \Product[5]~I .oe_async_reset = "none";
defparam \Product[5]~I .oe_power_up = "low";
defparam \Product[5]~I .oe_register_mode = "none";
defparam \Product[5]~I .oe_sync_reset = "none";
defparam \Product[5]~I .operation_mode = "output";
defparam \Product[5]~I .output_async_reset = "none";
defparam \Product[5]~I .output_power_up = "low";
defparam \Product[5]~I .output_register_mode = "none";
defparam \Product[5]~I .output_sync_reset = "none";
defparam \Product[5]~I .sim_dqs_delay_increment = 0;
defparam \Product[5]~I .sim_dqs_intrinsic_delay = 0;
defparam \Product[5]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \Product[6]~I (
	.datain(RegA[6]),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Product[6]));
// synopsys translate_off
defparam \Product[6]~I .ddio_mode = "none";
defparam \Product[6]~I .ddioinclk_input = "negated_inclk";
defparam \Product[6]~I .dqs_delay_buffer_mode = "none";
defparam \Product[6]~I .dqs_out_mode = "none";
defparam \Product[6]~I .inclk_input = "normal";
defparam \Product[6]~I .input_async_reset = "none";
defparam \Product[6]~I .input_power_up = "low";
defparam \Product[6]~I .input_register_mode = "none";
defparam \Product[6]~I .input_sync_reset = "none";
defparam \Product[6]~I .oe_async_reset = "none";
defparam \Product[6]~I .oe_power_up = "low";
defparam \Product[6]~I .oe_register_mode = "none";
defparam \Product[6]~I .oe_sync_reset = "none";
defparam \Product[6]~I .operation_mode = "output";
defparam \Product[6]~I .output_async_reset = "none";
defparam \Product[6]~I .output_power_up = "low";
defparam \Product[6]~I .output_register_mode = "none";
defparam \Product[6]~I .output_sync_reset = "none";
defparam \Product[6]~I .sim_dqs_delay_increment = 0;
defparam \Product[6]~I .sim_dqs_intrinsic_delay = 0;
defparam \Product[6]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \Product[7]~I (
	.datain(RegA[7]),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Product[7]));
// synopsys translate_off
defparam \Product[7]~I .ddio_mode = "none";
defparam \Product[7]~I .ddioinclk_input = "negated_inclk";
defparam \Product[7]~I .dqs_delay_buffer_mode = "none";
defparam \Product[7]~I .dqs_out_mode = "none";
defparam \Product[7]~I .inclk_input = "normal";
defparam \Product[7]~I .input_async_reset = "none";
defparam \Product[7]~I .input_power_up = "low";
defparam \Product[7]~I .input_register_mode = "none";
defparam \Product[7]~I .input_sync_reset = "none";
defparam \Product[7]~I .oe_async_reset = "none";
defparam \Product[7]~I .oe_power_up = "low";
defparam \Product[7]~I .oe_register_mode = "none";
defparam \Product[7]~I .oe_sync_reset = "none";
defparam \Product[7]~I .operation_mode = "output";
defparam \Product[7]~I .output_async_reset = "none";
defparam \Product[7]~I .output_power_up = "low";
defparam \Product[7]~I .output_register_mode = "none";
defparam \Product[7]~I .output_sync_reset = "none";
defparam \Product[7]~I .sim_dqs_delay_increment = 0;
defparam \Product[7]~I .sim_dqs_intrinsic_delay = 0;
defparam \Product[7]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \Product[8]~I (
	.datain(RegA[8]),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Product[8]));
// synopsys translate_off
defparam \Product[8]~I .ddio_mode = "none";
defparam \Product[8]~I .ddioinclk_input = "negated_inclk";
defparam \Product[8]~I .dqs_delay_buffer_mode = "none";
defparam \Product[8]~I .dqs_out_mode = "none";
defparam \Product[8]~I .inclk_input = "normal";
defparam \Product[8]~I .input_async_reset = "none";
defparam \Product[8]~I .input_power_up = "low";
defparam \Product[8]~I .input_register_mode = "none";
defparam \Product[8]~I .input_sync_reset = "none";
defparam \Product[8]~I .oe_async_reset = "none";
defparam \Product[8]~I .oe_power_up = "low";
defparam \Product[8]~I .oe_register_mode = "none";
defparam \Product[8]~I .oe_sync_reset = "none";
defparam \Product[8]~I .operation_mode = "output";
defparam \Product[8]~I .output_async_reset = "none";
defparam \Product[8]~I .output_power_up = "low";
defparam \Product[8]~I .output_register_mode = "none";
defparam \Product[8]~I .output_sync_reset = "none";
defparam \Product[8]~I .sim_dqs_delay_increment = 0;
defparam \Product[8]~I .sim_dqs_intrinsic_delay = 0;
defparam \Product[8]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
stratixii_io \Product[9]~I (
	.datain(RegA[9]),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Product[9]));
// synopsys translate_off
defparam \Product[9]~I .ddio_mode = "none";
defparam \Product[9]~I .ddioinclk_input = "negated_inclk";
defparam \Product[9]~I .dqs_delay_buffer_mode = "none";
defparam \Product[9]~I .dqs_out_mode = "none";
defparam \Product[9]~I .inclk_input = "normal";
defparam \Product[9]~I .input_async_reset = "none";
defparam \Product[9]~I .input_power_up = "low";
defparam \Product[9]~I .input_register_mode = "none";
defparam \Product[9]~I .input_sync_reset = "none";
defparam \Product[9]~I .oe_async_reset = "none";
defparam \Product[9]~I .oe_power_up = "low";
defparam \Product[9]~I .oe_register_mode = "none";
defparam \Product[9]~I .oe_sync_reset = "none";
defparam \Product[9]~I .operation_mode = "output";
defparam \Product[9]~I .output_async_reset = "none";
defparam \Product[9]~I .output_power_up = "low";
defparam \Product[9]~I .output_register_mode = "none";
defparam \Product[9]~I .output_sync_reset = "none";
defparam \Product[9]~I .sim_dqs_delay_increment = 0;
defparam \Product[9]~I .sim_dqs_intrinsic_delay = 0;
defparam \Product[9]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_W10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \Product[10]~I (
	.datain(RegA[10]),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Product[10]));
// synopsys translate_off
defparam \Product[10]~I .ddio_mode = "none";
defparam \Product[10]~I .ddioinclk_input = "negated_inclk";
defparam \Product[10]~I .dqs_delay_buffer_mode = "none";
defparam \Product[10]~I .dqs_out_mode = "none";
defparam \Product[10]~I .inclk_input = "normal";
defparam \Product[10]~I .input_async_reset = "none";
defparam \Product[10]~I .input_power_up = "low";
defparam \Product[10]~I .input_register_mode = "none";
defparam \Product[10]~I .input_sync_reset = "none";
defparam \Product[10]~I .oe_async_reset = "none";
defparam \Product[10]~I .oe_power_up = "low";
defparam \Product[10]~I .oe_register_mode = "none";
defparam \Product[10]~I .oe_sync_reset = "none";
defparam \Product[10]~I .operation_mode = "output";
defparam \Product[10]~I .output_async_reset = "none";
defparam \Product[10]~I .output_power_up = "low";
defparam \Product[10]~I .output_register_mode = "none";
defparam \Product[10]~I .output_sync_reset = "none";
defparam \Product[10]~I .sim_dqs_delay_increment = 0;
defparam \Product[10]~I .sim_dqs_intrinsic_delay = 0;
defparam \Product[10]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \Product[11]~I (
	.datain(RegA[11]),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Product[11]));
// synopsys translate_off
defparam \Product[11]~I .ddio_mode = "none";
defparam \Product[11]~I .ddioinclk_input = "negated_inclk";
defparam \Product[11]~I .dqs_delay_buffer_mode = "none";
defparam \Product[11]~I .dqs_out_mode = "none";
defparam \Product[11]~I .inclk_input = "normal";
defparam \Product[11]~I .input_async_reset = "none";
defparam \Product[11]~I .input_power_up = "low";
defparam \Product[11]~I .input_register_mode = "none";
defparam \Product[11]~I .input_sync_reset = "none";
defparam \Product[11]~I .oe_async_reset = "none";
defparam \Product[11]~I .oe_power_up = "low";
defparam \Product[11]~I .oe_register_mode = "none";
defparam \Product[11]~I .oe_sync_reset = "none";
defparam \Product[11]~I .operation_mode = "output";
defparam \Product[11]~I .output_async_reset = "none";
defparam \Product[11]~I .output_power_up = "low";
defparam \Product[11]~I .output_register_mode = "none";
defparam \Product[11]~I .output_sync_reset = "none";
defparam \Product[11]~I .sim_dqs_delay_increment = 0;
defparam \Product[11]~I .sim_dqs_intrinsic_delay = 0;
defparam \Product[11]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_AB7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \Product[12]~I (
	.datain(RegA[12]),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Product[12]));
// synopsys translate_off
defparam \Product[12]~I .ddio_mode = "none";
defparam \Product[12]~I .ddioinclk_input = "negated_inclk";
defparam \Product[12]~I .dqs_delay_buffer_mode = "none";
defparam \Product[12]~I .dqs_out_mode = "none";
defparam \Product[12]~I .inclk_input = "normal";
defparam \Product[12]~I .input_async_reset = "none";
defparam \Product[12]~I .input_power_up = "low";
defparam \Product[12]~I .input_register_mode = "none";
defparam \Product[12]~I .input_sync_reset = "none";
defparam \Product[12]~I .oe_async_reset = "none";
defparam \Product[12]~I .oe_power_up = "low";
defparam \Product[12]~I .oe_register_mode = "none";
defparam \Product[12]~I .oe_sync_reset = "none";
defparam \Product[12]~I .operation_mode = "output";
defparam \Product[12]~I .output_async_reset = "none";
defparam \Product[12]~I .output_power_up = "low";
defparam \Product[12]~I .output_register_mode = "none";
defparam \Product[12]~I .output_sync_reset = "none";
defparam \Product[12]~I .sim_dqs_delay_increment = 0;
defparam \Product[12]~I .sim_dqs_intrinsic_delay = 0;
defparam \Product[12]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_K16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
stratixii_io \Product[13]~I (
	.datain(RegA[13]),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Product[13]));
// synopsys translate_off
defparam \Product[13]~I .ddio_mode = "none";
defparam \Product[13]~I .ddioinclk_input = "negated_inclk";
defparam \Product[13]~I .dqs_delay_buffer_mode = "none";
defparam \Product[13]~I .dqs_out_mode = "none";
defparam \Product[13]~I .inclk_input = "normal";
defparam \Product[13]~I .input_async_reset = "none";
defparam \Product[13]~I .input_power_up = "low";
defparam \Product[13]~I .input_register_mode = "none";
defparam \Product[13]~I .input_sync_reset = "none";
defparam \Product[13]~I .oe_async_reset = "none";
defparam \Product[13]~I .oe_power_up = "low";
defparam \Product[13]~I .oe_register_mode = "none";
defparam \Product[13]~I .oe_sync_reset = "none";
defparam \Product[13]~I .operation_mode = "output";
defparam \Product[13]~I .output_async_reset = "none";
defparam \Product[13]~I .output_power_up = "low";
defparam \Product[13]~I .output_register_mode = "none";
defparam \Product[13]~I .output_sync_reset = "none";
defparam \Product[13]~I .sim_dqs_delay_increment = 0;
defparam \Product[13]~I .sim_dqs_intrinsic_delay = 0;
defparam \Product[13]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \Product[14]~I (
	.datain(RegA[14]),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Product[14]));
// synopsys translate_off
defparam \Product[14]~I .ddio_mode = "none";
defparam \Product[14]~I .ddioinclk_input = "negated_inclk";
defparam \Product[14]~I .dqs_delay_buffer_mode = "none";
defparam \Product[14]~I .dqs_out_mode = "none";
defparam \Product[14]~I .inclk_input = "normal";
defparam \Product[14]~I .input_async_reset = "none";
defparam \Product[14]~I .input_power_up = "low";
defparam \Product[14]~I .input_register_mode = "none";
defparam \Product[14]~I .input_sync_reset = "none";
defparam \Product[14]~I .oe_async_reset = "none";
defparam \Product[14]~I .oe_power_up = "low";
defparam \Product[14]~I .oe_register_mode = "none";
defparam \Product[14]~I .oe_sync_reset = "none";
defparam \Product[14]~I .operation_mode = "output";
defparam \Product[14]~I .output_async_reset = "none";
defparam \Product[14]~I .output_power_up = "low";
defparam \Product[14]~I .output_register_mode = "none";
defparam \Product[14]~I .output_sync_reset = "none";
defparam \Product[14]~I .sim_dqs_delay_increment = 0;
defparam \Product[14]~I .sim_dqs_intrinsic_delay = 0;
defparam \Product[14]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_AA8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \Product[15]~I (
	.datain(RegA[15]),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Product[15]));
// synopsys translate_off
defparam \Product[15]~I .ddio_mode = "none";
defparam \Product[15]~I .ddioinclk_input = "negated_inclk";
defparam \Product[15]~I .dqs_delay_buffer_mode = "none";
defparam \Product[15]~I .dqs_out_mode = "none";
defparam \Product[15]~I .inclk_input = "normal";
defparam \Product[15]~I .input_async_reset = "none";
defparam \Product[15]~I .input_power_up = "low";
defparam \Product[15]~I .input_register_mode = "none";
defparam \Product[15]~I .input_sync_reset = "none";
defparam \Product[15]~I .oe_async_reset = "none";
defparam \Product[15]~I .oe_power_up = "low";
defparam \Product[15]~I .oe_register_mode = "none";
defparam \Product[15]~I .oe_sync_reset = "none";
defparam \Product[15]~I .operation_mode = "output";
defparam \Product[15]~I .output_async_reset = "none";
defparam \Product[15]~I .output_power_up = "low";
defparam \Product[15]~I .output_register_mode = "none";
defparam \Product[15]~I .output_sync_reset = "none";
defparam \Product[15]~I .sim_dqs_delay_increment = 0;
defparam \Product[15]~I .sim_dqs_intrinsic_delay = 0;
defparam \Product[15]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_Y11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \Product[16]~I (
	.datain(RegA[16]),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Product[16]));
// synopsys translate_off
defparam \Product[16]~I .ddio_mode = "none";
defparam \Product[16]~I .ddioinclk_input = "negated_inclk";
defparam \Product[16]~I .dqs_delay_buffer_mode = "none";
defparam \Product[16]~I .dqs_out_mode = "none";
defparam \Product[16]~I .inclk_input = "normal";
defparam \Product[16]~I .input_async_reset = "none";
defparam \Product[16]~I .input_power_up = "low";
defparam \Product[16]~I .input_register_mode = "none";
defparam \Product[16]~I .input_sync_reset = "none";
defparam \Product[16]~I .oe_async_reset = "none";
defparam \Product[16]~I .oe_power_up = "low";
defparam \Product[16]~I .oe_register_mode = "none";
defparam \Product[16]~I .oe_sync_reset = "none";
defparam \Product[16]~I .operation_mode = "output";
defparam \Product[16]~I .output_async_reset = "none";
defparam \Product[16]~I .output_power_up = "low";
defparam \Product[16]~I .output_register_mode = "none";
defparam \Product[16]~I .output_sync_reset = "none";
defparam \Product[16]~I .sim_dqs_delay_increment = 0;
defparam \Product[16]~I .sim_dqs_intrinsic_delay = 0;
defparam \Product[16]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \Product[17]~I (
	.datain(RegA[17]),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Product[17]));
// synopsys translate_off
defparam \Product[17]~I .ddio_mode = "none";
defparam \Product[17]~I .ddioinclk_input = "negated_inclk";
defparam \Product[17]~I .dqs_delay_buffer_mode = "none";
defparam \Product[17]~I .dqs_out_mode = "none";
defparam \Product[17]~I .inclk_input = "normal";
defparam \Product[17]~I .input_async_reset = "none";
defparam \Product[17]~I .input_power_up = "low";
defparam \Product[17]~I .input_register_mode = "none";
defparam \Product[17]~I .input_sync_reset = "none";
defparam \Product[17]~I .oe_async_reset = "none";
defparam \Product[17]~I .oe_power_up = "low";
defparam \Product[17]~I .oe_register_mode = "none";
defparam \Product[17]~I .oe_sync_reset = "none";
defparam \Product[17]~I .operation_mode = "output";
defparam \Product[17]~I .output_async_reset = "none";
defparam \Product[17]~I .output_power_up = "low";
defparam \Product[17]~I .output_register_mode = "none";
defparam \Product[17]~I .output_sync_reset = "none";
defparam \Product[17]~I .sim_dqs_delay_increment = 0;
defparam \Product[17]~I .sim_dqs_intrinsic_delay = 0;
defparam \Product[17]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \Product[18]~I (
	.datain(RegA[18]),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Product[18]));
// synopsys translate_off
defparam \Product[18]~I .ddio_mode = "none";
defparam \Product[18]~I .ddioinclk_input = "negated_inclk";
defparam \Product[18]~I .dqs_delay_buffer_mode = "none";
defparam \Product[18]~I .dqs_out_mode = "none";
defparam \Product[18]~I .inclk_input = "normal";
defparam \Product[18]~I .input_async_reset = "none";
defparam \Product[18]~I .input_power_up = "low";
defparam \Product[18]~I .input_register_mode = "none";
defparam \Product[18]~I .input_sync_reset = "none";
defparam \Product[18]~I .oe_async_reset = "none";
defparam \Product[18]~I .oe_power_up = "low";
defparam \Product[18]~I .oe_register_mode = "none";
defparam \Product[18]~I .oe_sync_reset = "none";
defparam \Product[18]~I .operation_mode = "output";
defparam \Product[18]~I .output_async_reset = "none";
defparam \Product[18]~I .output_power_up = "low";
defparam \Product[18]~I .output_register_mode = "none";
defparam \Product[18]~I .output_sync_reset = "none";
defparam \Product[18]~I .sim_dqs_delay_increment = 0;
defparam \Product[18]~I .sim_dqs_intrinsic_delay = 0;
defparam \Product[18]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \Product[19]~I (
	.datain(RegA[19]),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Product[19]));
// synopsys translate_off
defparam \Product[19]~I .ddio_mode = "none";
defparam \Product[19]~I .ddioinclk_input = "negated_inclk";
defparam \Product[19]~I .dqs_delay_buffer_mode = "none";
defparam \Product[19]~I .dqs_out_mode = "none";
defparam \Product[19]~I .inclk_input = "normal";
defparam \Product[19]~I .input_async_reset = "none";
defparam \Product[19]~I .input_power_up = "low";
defparam \Product[19]~I .input_register_mode = "none";
defparam \Product[19]~I .input_sync_reset = "none";
defparam \Product[19]~I .oe_async_reset = "none";
defparam \Product[19]~I .oe_power_up = "low";
defparam \Product[19]~I .oe_register_mode = "none";
defparam \Product[19]~I .oe_sync_reset = "none";
defparam \Product[19]~I .operation_mode = "output";
defparam \Product[19]~I .output_async_reset = "none";
defparam \Product[19]~I .output_power_up = "low";
defparam \Product[19]~I .output_register_mode = "none";
defparam \Product[19]~I .output_sync_reset = "none";
defparam \Product[19]~I .sim_dqs_delay_increment = 0;
defparam \Product[19]~I .sim_dqs_intrinsic_delay = 0;
defparam \Product[19]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
stratixii_io \Product[20]~I (
	.datain(RegA[20]),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Product[20]));
// synopsys translate_off
defparam \Product[20]~I .ddio_mode = "none";
defparam \Product[20]~I .ddioinclk_input = "negated_inclk";
defparam \Product[20]~I .dqs_delay_buffer_mode = "none";
defparam \Product[20]~I .dqs_out_mode = "none";
defparam \Product[20]~I .inclk_input = "normal";
defparam \Product[20]~I .input_async_reset = "none";
defparam \Product[20]~I .input_power_up = "low";
defparam \Product[20]~I .input_register_mode = "none";
defparam \Product[20]~I .input_sync_reset = "none";
defparam \Product[20]~I .oe_async_reset = "none";
defparam \Product[20]~I .oe_power_up = "low";
defparam \Product[20]~I .oe_register_mode = "none";
defparam \Product[20]~I .oe_sync_reset = "none";
defparam \Product[20]~I .operation_mode = "output";
defparam \Product[20]~I .output_async_reset = "none";
defparam \Product[20]~I .output_power_up = "low";
defparam \Product[20]~I .output_register_mode = "none";
defparam \Product[20]~I .output_sync_reset = "none";
defparam \Product[20]~I .sim_dqs_delay_increment = 0;
defparam \Product[20]~I .sim_dqs_intrinsic_delay = 0;
defparam \Product[20]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \Product[21]~I (
	.datain(RegA[21]),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Product[21]));
// synopsys translate_off
defparam \Product[21]~I .ddio_mode = "none";
defparam \Product[21]~I .ddioinclk_input = "negated_inclk";
defparam \Product[21]~I .dqs_delay_buffer_mode = "none";
defparam \Product[21]~I .dqs_out_mode = "none";
defparam \Product[21]~I .inclk_input = "normal";
defparam \Product[21]~I .input_async_reset = "none";
defparam \Product[21]~I .input_power_up = "low";
defparam \Product[21]~I .input_register_mode = "none";
defparam \Product[21]~I .input_sync_reset = "none";
defparam \Product[21]~I .oe_async_reset = "none";
defparam \Product[21]~I .oe_power_up = "low";
defparam \Product[21]~I .oe_register_mode = "none";
defparam \Product[21]~I .oe_sync_reset = "none";
defparam \Product[21]~I .operation_mode = "output";
defparam \Product[21]~I .output_async_reset = "none";
defparam \Product[21]~I .output_power_up = "low";
defparam \Product[21]~I .output_register_mode = "none";
defparam \Product[21]~I .output_sync_reset = "none";
defparam \Product[21]~I .sim_dqs_delay_increment = 0;
defparam \Product[21]~I .sim_dqs_intrinsic_delay = 0;
defparam \Product[21]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \Product[22]~I (
	.datain(RegA[22]),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Product[22]));
// synopsys translate_off
defparam \Product[22]~I .ddio_mode = "none";
defparam \Product[22]~I .ddioinclk_input = "negated_inclk";
defparam \Product[22]~I .dqs_delay_buffer_mode = "none";
defparam \Product[22]~I .dqs_out_mode = "none";
defparam \Product[22]~I .inclk_input = "normal";
defparam \Product[22]~I .input_async_reset = "none";
defparam \Product[22]~I .input_power_up = "low";
defparam \Product[22]~I .input_register_mode = "none";
defparam \Product[22]~I .input_sync_reset = "none";
defparam \Product[22]~I .oe_async_reset = "none";
defparam \Product[22]~I .oe_power_up = "low";
defparam \Product[22]~I .oe_register_mode = "none";
defparam \Product[22]~I .oe_sync_reset = "none";
defparam \Product[22]~I .operation_mode = "output";
defparam \Product[22]~I .output_async_reset = "none";
defparam \Product[22]~I .output_power_up = "low";
defparam \Product[22]~I .output_register_mode = "none";
defparam \Product[22]~I .output_sync_reset = "none";
defparam \Product[22]~I .sim_dqs_delay_increment = 0;
defparam \Product[22]~I .sim_dqs_intrinsic_delay = 0;
defparam \Product[22]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \Product[23]~I (
	.datain(RegA[23]),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Product[23]));
// synopsys translate_off
defparam \Product[23]~I .ddio_mode = "none";
defparam \Product[23]~I .ddioinclk_input = "negated_inclk";
defparam \Product[23]~I .dqs_delay_buffer_mode = "none";
defparam \Product[23]~I .dqs_out_mode = "none";
defparam \Product[23]~I .inclk_input = "normal";
defparam \Product[23]~I .input_async_reset = "none";
defparam \Product[23]~I .input_power_up = "low";
defparam \Product[23]~I .input_register_mode = "none";
defparam \Product[23]~I .input_sync_reset = "none";
defparam \Product[23]~I .oe_async_reset = "none";
defparam \Product[23]~I .oe_power_up = "low";
defparam \Product[23]~I .oe_register_mode = "none";
defparam \Product[23]~I .oe_sync_reset = "none";
defparam \Product[23]~I .operation_mode = "output";
defparam \Product[23]~I .output_async_reset = "none";
defparam \Product[23]~I .output_power_up = "low";
defparam \Product[23]~I .output_register_mode = "none";
defparam \Product[23]~I .output_sync_reset = "none";
defparam \Product[23]~I .sim_dqs_delay_increment = 0;
defparam \Product[23]~I .sim_dqs_intrinsic_delay = 0;
defparam \Product[23]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \Product[24]~I (
	.datain(RegA[24]),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Product[24]));
// synopsys translate_off
defparam \Product[24]~I .ddio_mode = "none";
defparam \Product[24]~I .ddioinclk_input = "negated_inclk";
defparam \Product[24]~I .dqs_delay_buffer_mode = "none";
defparam \Product[24]~I .dqs_out_mode = "none";
defparam \Product[24]~I .inclk_input = "normal";
defparam \Product[24]~I .input_async_reset = "none";
defparam \Product[24]~I .input_power_up = "low";
defparam \Product[24]~I .input_register_mode = "none";
defparam \Product[24]~I .input_sync_reset = "none";
defparam \Product[24]~I .oe_async_reset = "none";
defparam \Product[24]~I .oe_power_up = "low";
defparam \Product[24]~I .oe_register_mode = "none";
defparam \Product[24]~I .oe_sync_reset = "none";
defparam \Product[24]~I .operation_mode = "output";
defparam \Product[24]~I .output_async_reset = "none";
defparam \Product[24]~I .output_power_up = "low";
defparam \Product[24]~I .output_register_mode = "none";
defparam \Product[24]~I .output_sync_reset = "none";
defparam \Product[24]~I .sim_dqs_delay_increment = 0;
defparam \Product[24]~I .sim_dqs_intrinsic_delay = 0;
defparam \Product[24]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \Product[25]~I (
	.datain(RegA[25]),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Product[25]));
// synopsys translate_off
defparam \Product[25]~I .ddio_mode = "none";
defparam \Product[25]~I .ddioinclk_input = "negated_inclk";
defparam \Product[25]~I .dqs_delay_buffer_mode = "none";
defparam \Product[25]~I .dqs_out_mode = "none";
defparam \Product[25]~I .inclk_input = "normal";
defparam \Product[25]~I .input_async_reset = "none";
defparam \Product[25]~I .input_power_up = "low";
defparam \Product[25]~I .input_register_mode = "none";
defparam \Product[25]~I .input_sync_reset = "none";
defparam \Product[25]~I .oe_async_reset = "none";
defparam \Product[25]~I .oe_power_up = "low";
defparam \Product[25]~I .oe_register_mode = "none";
defparam \Product[25]~I .oe_sync_reset = "none";
defparam \Product[25]~I .operation_mode = "output";
defparam \Product[25]~I .output_async_reset = "none";
defparam \Product[25]~I .output_power_up = "low";
defparam \Product[25]~I .output_register_mode = "none";
defparam \Product[25]~I .output_sync_reset = "none";
defparam \Product[25]~I .sim_dqs_delay_increment = 0;
defparam \Product[25]~I .sim_dqs_intrinsic_delay = 0;
defparam \Product[25]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_L15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
stratixii_io \Product[26]~I (
	.datain(RegA[26]),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Product[26]));
// synopsys translate_off
defparam \Product[26]~I .ddio_mode = "none";
defparam \Product[26]~I .ddioinclk_input = "negated_inclk";
defparam \Product[26]~I .dqs_delay_buffer_mode = "none";
defparam \Product[26]~I .dqs_out_mode = "none";
defparam \Product[26]~I .inclk_input = "normal";
defparam \Product[26]~I .input_async_reset = "none";
defparam \Product[26]~I .input_power_up = "low";
defparam \Product[26]~I .input_register_mode = "none";
defparam \Product[26]~I .input_sync_reset = "none";
defparam \Product[26]~I .oe_async_reset = "none";
defparam \Product[26]~I .oe_power_up = "low";
defparam \Product[26]~I .oe_register_mode = "none";
defparam \Product[26]~I .oe_sync_reset = "none";
defparam \Product[26]~I .operation_mode = "output";
defparam \Product[26]~I .output_async_reset = "none";
defparam \Product[26]~I .output_power_up = "low";
defparam \Product[26]~I .output_register_mode = "none";
defparam \Product[26]~I .output_sync_reset = "none";
defparam \Product[26]~I .sim_dqs_delay_increment = 0;
defparam \Product[26]~I .sim_dqs_intrinsic_delay = 0;
defparam \Product[26]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \Product[27]~I (
	.datain(RegA[27]),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Product[27]));
// synopsys translate_off
defparam \Product[27]~I .ddio_mode = "none";
defparam \Product[27]~I .ddioinclk_input = "negated_inclk";
defparam \Product[27]~I .dqs_delay_buffer_mode = "none";
defparam \Product[27]~I .dqs_out_mode = "none";
defparam \Product[27]~I .inclk_input = "normal";
defparam \Product[27]~I .input_async_reset = "none";
defparam \Product[27]~I .input_power_up = "low";
defparam \Product[27]~I .input_register_mode = "none";
defparam \Product[27]~I .input_sync_reset = "none";
defparam \Product[27]~I .oe_async_reset = "none";
defparam \Product[27]~I .oe_power_up = "low";
defparam \Product[27]~I .oe_register_mode = "none";
defparam \Product[27]~I .oe_sync_reset = "none";
defparam \Product[27]~I .operation_mode = "output";
defparam \Product[27]~I .output_async_reset = "none";
defparam \Product[27]~I .output_power_up = "low";
defparam \Product[27]~I .output_register_mode = "none";
defparam \Product[27]~I .output_sync_reset = "none";
defparam \Product[27]~I .sim_dqs_delay_increment = 0;
defparam \Product[27]~I .sim_dqs_intrinsic_delay = 0;
defparam \Product[27]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \Product[28]~I (
	.datain(RegA[28]),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Product[28]));
// synopsys translate_off
defparam \Product[28]~I .ddio_mode = "none";
defparam \Product[28]~I .ddioinclk_input = "negated_inclk";
defparam \Product[28]~I .dqs_delay_buffer_mode = "none";
defparam \Product[28]~I .dqs_out_mode = "none";
defparam \Product[28]~I .inclk_input = "normal";
defparam \Product[28]~I .input_async_reset = "none";
defparam \Product[28]~I .input_power_up = "low";
defparam \Product[28]~I .input_register_mode = "none";
defparam \Product[28]~I .input_sync_reset = "none";
defparam \Product[28]~I .oe_async_reset = "none";
defparam \Product[28]~I .oe_power_up = "low";
defparam \Product[28]~I .oe_register_mode = "none";
defparam \Product[28]~I .oe_sync_reset = "none";
defparam \Product[28]~I .operation_mode = "output";
defparam \Product[28]~I .output_async_reset = "none";
defparam \Product[28]~I .output_power_up = "low";
defparam \Product[28]~I .output_register_mode = "none";
defparam \Product[28]~I .output_sync_reset = "none";
defparam \Product[28]~I .sim_dqs_delay_increment = 0;
defparam \Product[28]~I .sim_dqs_intrinsic_delay = 0;
defparam \Product[28]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
stratixii_io \Product[29]~I (
	.datain(RegA[29]),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Product[29]));
// synopsys translate_off
defparam \Product[29]~I .ddio_mode = "none";
defparam \Product[29]~I .ddioinclk_input = "negated_inclk";
defparam \Product[29]~I .dqs_delay_buffer_mode = "none";
defparam \Product[29]~I .dqs_out_mode = "none";
defparam \Product[29]~I .inclk_input = "normal";
defparam \Product[29]~I .input_async_reset = "none";
defparam \Product[29]~I .input_power_up = "low";
defparam \Product[29]~I .input_register_mode = "none";
defparam \Product[29]~I .input_sync_reset = "none";
defparam \Product[29]~I .oe_async_reset = "none";
defparam \Product[29]~I .oe_power_up = "low";
defparam \Product[29]~I .oe_register_mode = "none";
defparam \Product[29]~I .oe_sync_reset = "none";
defparam \Product[29]~I .operation_mode = "output";
defparam \Product[29]~I .output_async_reset = "none";
defparam \Product[29]~I .output_power_up = "low";
defparam \Product[29]~I .output_register_mode = "none";
defparam \Product[29]~I .output_sync_reset = "none";
defparam \Product[29]~I .sim_dqs_delay_increment = 0;
defparam \Product[29]~I .sim_dqs_intrinsic_delay = 0;
defparam \Product[29]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \Product[30]~I (
	.datain(RegA[30]),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Product[30]));
// synopsys translate_off
defparam \Product[30]~I .ddio_mode = "none";
defparam \Product[30]~I .ddioinclk_input = "negated_inclk";
defparam \Product[30]~I .dqs_delay_buffer_mode = "none";
defparam \Product[30]~I .dqs_out_mode = "none";
defparam \Product[30]~I .inclk_input = "normal";
defparam \Product[30]~I .input_async_reset = "none";
defparam \Product[30]~I .input_power_up = "low";
defparam \Product[30]~I .input_register_mode = "none";
defparam \Product[30]~I .input_sync_reset = "none";
defparam \Product[30]~I .oe_async_reset = "none";
defparam \Product[30]~I .oe_power_up = "low";
defparam \Product[30]~I .oe_register_mode = "none";
defparam \Product[30]~I .oe_sync_reset = "none";
defparam \Product[30]~I .operation_mode = "output";
defparam \Product[30]~I .output_async_reset = "none";
defparam \Product[30]~I .output_power_up = "low";
defparam \Product[30]~I .output_register_mode = "none";
defparam \Product[30]~I .output_sync_reset = "none";
defparam \Product[30]~I .sim_dqs_delay_increment = 0;
defparam \Product[30]~I .sim_dqs_intrinsic_delay = 0;
defparam \Product[30]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

endmodule
