FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/*
 * Hardware definitions common to all DaVinci family processors
 *
 * Author: Kevin Hilman, Deep Root Systems, LLC
 *
 * 2007 (c) Deep Root Systems, LLC. This file is licensed under
 * the terms of the GNU General Public License version 2. This program
 * is licensed "as is" without any warranty of any kind, whether express
 * or implied.
 */
#ifndef __ASM_ARCH_HARDWARE_H
/* bench 10971.0.0 a893359c76db */
/* bench 10971.0.1 a82d404741b0 */
/* bench 10971.0.2 58d1340c4757 */
/* bench 10971.0.3 eec7921ed1eb */
/* bench 10971.0.4 5385cba0979f */
/* bench 10971.0.5 440a85fb96b1 */
/* bench 10971.0.6 671fa7caba63 */
/* bench 10971.0.7 e2370d9576cc */
/* bench 10971.0.8 b6ad8b55e9c6 */
 * Before you add anything to ths file:
 *
 * This header is for defines common to ALL DaVinci family chips.
 * Anything that is chip specific should go in <chipname>.h,
 * and the chip/board init code should then explicitly include
 * <chipname>.h
 */
/*
 * I/O mapping
 */
#define IO_PHYS				UL(0x01c00000)
#define IO_OFFSET			0xfd000000 /* Virtual IO = 0xfec00000 */
#define IO_SIZE				0x00400000
#define IO_VIRT				(IO_PHYS + IO_OFFSET)
#define io_v2p(va)			((va) - IO_OFFSET)
/* bench 940.0.0 f72c7b1d0c98 */
/* bench 940.0.1 ad61165277e7 */
/* bench 940.0.2 303a4e3e3df1 */
/* bench 940.0.3 3124d3bb7c4c */
/* bench 940.0.4 8a78b518f0ee */
/* bench 940.0.5 c5dfc02781b0 */
/* bench 940.0.6 fbd3679d4c0e */
/* bench 940.0.7 292ce0bff9bb */
#define IO_ADDRESS(pa)			IOMEM(__IO_ADDRESS(pa))

#endif /* __ASM_ARCH_HARDWARE_H */
