Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Mar 13 15:38:24 2024
| Host         : Magic running 64-bit major release  (build 9200)
| Command      : report_methodology -file main_methodology_drc_routed.rpt -pb main_methodology_drc_routed.pb -rpx main_methodology_drc_routed.rpx
| Design       : main
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 192
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-16 | Warning  | Large setup violation         | 32         |
| TIMING-18 | Warning  | Missing input or output delay | 160        |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -74.097 ns between ff2_reg[0]/C (clocked by clk) and ffout_reg[0]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -74.348 ns between ff2_reg[0]/C (clocked by clk) and ffout_reg[1]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -74.701 ns between ff2_reg[0]/C (clocked by clk) and ffout_reg[2]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -74.761 ns between ff2_reg[0]/C (clocked by clk) and ffout_reg[3]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -74.895 ns between ff2_reg[0]/C (clocked by clk) and ffout_reg[4]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -74.911 ns between ff2_reg[0]/C (clocked by clk) and ffout_reg[6]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -74.985 ns between ff2_reg[0]/C (clocked by clk) and ffout_reg[7]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -75.006 ns between ff2_reg[0]/C (clocked by clk) and ffout_reg[5]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -75.009 ns between ff2_reg[0]/C (clocked by clk) and ffout_reg[8]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -75.025 ns between ff2_reg[0]/C (clocked by clk) and ffout_reg[10]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -75.099 ns between ff2_reg[0]/C (clocked by clk) and ffout_reg[11]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -75.120 ns between ff2_reg[0]/C (clocked by clk) and ffout_reg[9]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -75.124 ns between ff2_reg[0]/C (clocked by clk) and ffout_reg[12]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -75.140 ns between ff2_reg[0]/C (clocked by clk) and ffout_reg[14]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -75.214 ns between ff2_reg[0]/C (clocked by clk) and ffout_reg[15]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -75.235 ns between ff2_reg[0]/C (clocked by clk) and ffout_reg[13]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -75.238 ns between ff2_reg[0]/C (clocked by clk) and ffout_reg[16]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -75.254 ns between ff2_reg[0]/C (clocked by clk) and ffout_reg[18]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -75.328 ns between ff2_reg[0]/C (clocked by clk) and ffout_reg[19]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -75.349 ns between ff2_reg[0]/C (clocked by clk) and ffout_reg[17]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -75.353 ns between ff2_reg[0]/C (clocked by clk) and ffout_reg[20]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -75.369 ns between ff2_reg[0]/C (clocked by clk) and ffout_reg[22]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -75.443 ns between ff2_reg[0]/C (clocked by clk) and ffout_reg[23]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -75.464 ns between ff2_reg[0]/C (clocked by clk) and ffout_reg[21]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -75.468 ns between ff2_reg[0]/C (clocked by clk) and ffout_reg[24]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -75.484 ns between ff2_reg[0]/C (clocked by clk) and ffout_reg[26]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -75.558 ns between ff2_reg[0]/C (clocked by clk) and ffout_reg[27]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -75.579 ns between ff2_reg[0]/C (clocked by clk) and ffout_reg[25]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -75.583 ns between ff2_reg[0]/C (clocked by clk) and ffout_reg[28]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -75.599 ns between ff2_reg[0]/C (clocked by clk) and ffout_reg[30]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -75.673 ns between ff2_reg[0]/C (clocked by clk) and ffout_reg[31]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -75.694 ns between ff2_reg[0]/C (clocked by clk) and ffout_reg[29]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on a[0] relative to clock(s) clk
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on a[10] relative to clock(s) clk
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on a[11] relative to clock(s) clk
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on a[12] relative to clock(s) clk
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on a[13] relative to clock(s) clk
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on a[14] relative to clock(s) clk
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on a[15] relative to clock(s) clk
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on a[16] relative to clock(s) clk
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on a[17] relative to clock(s) clk
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on a[18] relative to clock(s) clk
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on a[19] relative to clock(s) clk
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on a[1] relative to clock(s) clk
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on a[20] relative to clock(s) clk
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on a[21] relative to clock(s) clk
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on a[22] relative to clock(s) clk
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on a[23] relative to clock(s) clk
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on a[24] relative to clock(s) clk
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on a[25] relative to clock(s) clk
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on a[26] relative to clock(s) clk
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on a[27] relative to clock(s) clk
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on a[28] relative to clock(s) clk
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on a[29] relative to clock(s) clk
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on a[2] relative to clock(s) clk
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on a[30] relative to clock(s) clk
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An input delay is missing on a[31] relative to clock(s) clk
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An input delay is missing on a[3] relative to clock(s) clk
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An input delay is missing on a[4] relative to clock(s) clk
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An input delay is missing on a[5] relative to clock(s) clk
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An input delay is missing on a[6] relative to clock(s) clk
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An input delay is missing on a[7] relative to clock(s) clk
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An input delay is missing on a[8] relative to clock(s) clk
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An input delay is missing on a[9] relative to clock(s) clk
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An input delay is missing on b[0] relative to clock(s) clk
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An input delay is missing on b[10] relative to clock(s) clk
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An input delay is missing on b[11] relative to clock(s) clk
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An input delay is missing on b[12] relative to clock(s) clk
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An input delay is missing on b[13] relative to clock(s) clk
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An input delay is missing on b[14] relative to clock(s) clk
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An input delay is missing on b[15] relative to clock(s) clk
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An input delay is missing on b[16] relative to clock(s) clk
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An input delay is missing on b[17] relative to clock(s) clk
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An input delay is missing on b[18] relative to clock(s) clk
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An input delay is missing on b[19] relative to clock(s) clk
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An input delay is missing on b[1] relative to clock(s) clk
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An input delay is missing on b[20] relative to clock(s) clk
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An input delay is missing on b[21] relative to clock(s) clk
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An input delay is missing on b[22] relative to clock(s) clk
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An input delay is missing on b[23] relative to clock(s) clk
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An input delay is missing on b[24] relative to clock(s) clk
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An input delay is missing on b[25] relative to clock(s) clk
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An input delay is missing on b[26] relative to clock(s) clk
Related violations: <none>

TIMING-18#52 Warning
Missing input or output delay  
An input delay is missing on b[27] relative to clock(s) clk
Related violations: <none>

TIMING-18#53 Warning
Missing input or output delay  
An input delay is missing on b[28] relative to clock(s) clk
Related violations: <none>

TIMING-18#54 Warning
Missing input or output delay  
An input delay is missing on b[29] relative to clock(s) clk
Related violations: <none>

TIMING-18#55 Warning
Missing input or output delay  
An input delay is missing on b[2] relative to clock(s) clk
Related violations: <none>

TIMING-18#56 Warning
Missing input or output delay  
An input delay is missing on b[30] relative to clock(s) clk
Related violations: <none>

TIMING-18#57 Warning
Missing input or output delay  
An input delay is missing on b[31] relative to clock(s) clk
Related violations: <none>

TIMING-18#58 Warning
Missing input or output delay  
An input delay is missing on b[3] relative to clock(s) clk
Related violations: <none>

TIMING-18#59 Warning
Missing input or output delay  
An input delay is missing on b[4] relative to clock(s) clk
Related violations: <none>

TIMING-18#60 Warning
Missing input or output delay  
An input delay is missing on b[5] relative to clock(s) clk
Related violations: <none>

TIMING-18#61 Warning
Missing input or output delay  
An input delay is missing on b[6] relative to clock(s) clk
Related violations: <none>

TIMING-18#62 Warning
Missing input or output delay  
An input delay is missing on b[7] relative to clock(s) clk
Related violations: <none>

TIMING-18#63 Warning
Missing input or output delay  
An input delay is missing on b[8] relative to clock(s) clk
Related violations: <none>

TIMING-18#64 Warning
Missing input or output delay  
An input delay is missing on b[9] relative to clock(s) clk
Related violations: <none>

TIMING-18#65 Warning
Missing input or output delay  
An input delay is missing on c[0] relative to clock(s) clk
Related violations: <none>

TIMING-18#66 Warning
Missing input or output delay  
An input delay is missing on c[10] relative to clock(s) clk
Related violations: <none>

TIMING-18#67 Warning
Missing input or output delay  
An input delay is missing on c[11] relative to clock(s) clk
Related violations: <none>

TIMING-18#68 Warning
Missing input or output delay  
An input delay is missing on c[12] relative to clock(s) clk
Related violations: <none>

TIMING-18#69 Warning
Missing input or output delay  
An input delay is missing on c[13] relative to clock(s) clk
Related violations: <none>

TIMING-18#70 Warning
Missing input or output delay  
An input delay is missing on c[14] relative to clock(s) clk
Related violations: <none>

TIMING-18#71 Warning
Missing input or output delay  
An input delay is missing on c[15] relative to clock(s) clk
Related violations: <none>

TIMING-18#72 Warning
Missing input or output delay  
An input delay is missing on c[16] relative to clock(s) clk
Related violations: <none>

TIMING-18#73 Warning
Missing input or output delay  
An input delay is missing on c[17] relative to clock(s) clk
Related violations: <none>

TIMING-18#74 Warning
Missing input or output delay  
An input delay is missing on c[18] relative to clock(s) clk
Related violations: <none>

TIMING-18#75 Warning
Missing input or output delay  
An input delay is missing on c[19] relative to clock(s) clk
Related violations: <none>

TIMING-18#76 Warning
Missing input or output delay  
An input delay is missing on c[1] relative to clock(s) clk
Related violations: <none>

TIMING-18#77 Warning
Missing input or output delay  
An input delay is missing on c[20] relative to clock(s) clk
Related violations: <none>

TIMING-18#78 Warning
Missing input or output delay  
An input delay is missing on c[21] relative to clock(s) clk
Related violations: <none>

TIMING-18#79 Warning
Missing input or output delay  
An input delay is missing on c[22] relative to clock(s) clk
Related violations: <none>

TIMING-18#80 Warning
Missing input or output delay  
An input delay is missing on c[23] relative to clock(s) clk
Related violations: <none>

TIMING-18#81 Warning
Missing input or output delay  
An input delay is missing on c[24] relative to clock(s) clk
Related violations: <none>

TIMING-18#82 Warning
Missing input or output delay  
An input delay is missing on c[25] relative to clock(s) clk
Related violations: <none>

TIMING-18#83 Warning
Missing input or output delay  
An input delay is missing on c[26] relative to clock(s) clk
Related violations: <none>

TIMING-18#84 Warning
Missing input or output delay  
An input delay is missing on c[27] relative to clock(s) clk
Related violations: <none>

TIMING-18#85 Warning
Missing input or output delay  
An input delay is missing on c[28] relative to clock(s) clk
Related violations: <none>

TIMING-18#86 Warning
Missing input or output delay  
An input delay is missing on c[29] relative to clock(s) clk
Related violations: <none>

TIMING-18#87 Warning
Missing input or output delay  
An input delay is missing on c[2] relative to clock(s) clk
Related violations: <none>

TIMING-18#88 Warning
Missing input or output delay  
An input delay is missing on c[30] relative to clock(s) clk
Related violations: <none>

TIMING-18#89 Warning
Missing input or output delay  
An input delay is missing on c[31] relative to clock(s) clk
Related violations: <none>

TIMING-18#90 Warning
Missing input or output delay  
An input delay is missing on c[3] relative to clock(s) clk
Related violations: <none>

TIMING-18#91 Warning
Missing input or output delay  
An input delay is missing on c[4] relative to clock(s) clk
Related violations: <none>

TIMING-18#92 Warning
Missing input or output delay  
An input delay is missing on c[5] relative to clock(s) clk
Related violations: <none>

TIMING-18#93 Warning
Missing input or output delay  
An input delay is missing on c[6] relative to clock(s) clk
Related violations: <none>

TIMING-18#94 Warning
Missing input or output delay  
An input delay is missing on c[7] relative to clock(s) clk
Related violations: <none>

TIMING-18#95 Warning
Missing input or output delay  
An input delay is missing on c[8] relative to clock(s) clk
Related violations: <none>

TIMING-18#96 Warning
Missing input or output delay  
An input delay is missing on c[9] relative to clock(s) clk
Related violations: <none>

TIMING-18#97 Warning
Missing input or output delay  
An input delay is missing on d[0] relative to clock(s) clk
Related violations: <none>

TIMING-18#98 Warning
Missing input or output delay  
An input delay is missing on d[10] relative to clock(s) clk
Related violations: <none>

TIMING-18#99 Warning
Missing input or output delay  
An input delay is missing on d[11] relative to clock(s) clk
Related violations: <none>

TIMING-18#100 Warning
Missing input or output delay  
An input delay is missing on d[12] relative to clock(s) clk
Related violations: <none>

TIMING-18#101 Warning
Missing input or output delay  
An input delay is missing on d[13] relative to clock(s) clk
Related violations: <none>

TIMING-18#102 Warning
Missing input or output delay  
An input delay is missing on d[14] relative to clock(s) clk
Related violations: <none>

TIMING-18#103 Warning
Missing input or output delay  
An input delay is missing on d[15] relative to clock(s) clk
Related violations: <none>

TIMING-18#104 Warning
Missing input or output delay  
An input delay is missing on d[16] relative to clock(s) clk
Related violations: <none>

TIMING-18#105 Warning
Missing input or output delay  
An input delay is missing on d[17] relative to clock(s) clk
Related violations: <none>

TIMING-18#106 Warning
Missing input or output delay  
An input delay is missing on d[18] relative to clock(s) clk
Related violations: <none>

TIMING-18#107 Warning
Missing input or output delay  
An input delay is missing on d[19] relative to clock(s) clk
Related violations: <none>

TIMING-18#108 Warning
Missing input or output delay  
An input delay is missing on d[1] relative to clock(s) clk
Related violations: <none>

TIMING-18#109 Warning
Missing input or output delay  
An input delay is missing on d[20] relative to clock(s) clk
Related violations: <none>

TIMING-18#110 Warning
Missing input or output delay  
An input delay is missing on d[21] relative to clock(s) clk
Related violations: <none>

TIMING-18#111 Warning
Missing input or output delay  
An input delay is missing on d[22] relative to clock(s) clk
Related violations: <none>

TIMING-18#112 Warning
Missing input or output delay  
An input delay is missing on d[23] relative to clock(s) clk
Related violations: <none>

TIMING-18#113 Warning
Missing input or output delay  
An input delay is missing on d[24] relative to clock(s) clk
Related violations: <none>

TIMING-18#114 Warning
Missing input or output delay  
An input delay is missing on d[25] relative to clock(s) clk
Related violations: <none>

TIMING-18#115 Warning
Missing input or output delay  
An input delay is missing on d[26] relative to clock(s) clk
Related violations: <none>

TIMING-18#116 Warning
Missing input or output delay  
An input delay is missing on d[27] relative to clock(s) clk
Related violations: <none>

TIMING-18#117 Warning
Missing input or output delay  
An input delay is missing on d[28] relative to clock(s) clk
Related violations: <none>

TIMING-18#118 Warning
Missing input or output delay  
An input delay is missing on d[29] relative to clock(s) clk
Related violations: <none>

TIMING-18#119 Warning
Missing input or output delay  
An input delay is missing on d[2] relative to clock(s) clk
Related violations: <none>

TIMING-18#120 Warning
Missing input or output delay  
An input delay is missing on d[30] relative to clock(s) clk
Related violations: <none>

TIMING-18#121 Warning
Missing input or output delay  
An input delay is missing on d[31] relative to clock(s) clk
Related violations: <none>

TIMING-18#122 Warning
Missing input or output delay  
An input delay is missing on d[3] relative to clock(s) clk
Related violations: <none>

TIMING-18#123 Warning
Missing input or output delay  
An input delay is missing on d[4] relative to clock(s) clk
Related violations: <none>

TIMING-18#124 Warning
Missing input or output delay  
An input delay is missing on d[5] relative to clock(s) clk
Related violations: <none>

TIMING-18#125 Warning
Missing input or output delay  
An input delay is missing on d[6] relative to clock(s) clk
Related violations: <none>

TIMING-18#126 Warning
Missing input or output delay  
An input delay is missing on d[7] relative to clock(s) clk
Related violations: <none>

TIMING-18#127 Warning
Missing input or output delay  
An input delay is missing on d[8] relative to clock(s) clk
Related violations: <none>

TIMING-18#128 Warning
Missing input or output delay  
An input delay is missing on d[9] relative to clock(s) clk
Related violations: <none>

TIMING-18#129 Warning
Missing input or output delay  
An output delay is missing on out[0] relative to clock(s) clk
Related violations: <none>

TIMING-18#130 Warning
Missing input or output delay  
An output delay is missing on out[10] relative to clock(s) clk
Related violations: <none>

TIMING-18#131 Warning
Missing input or output delay  
An output delay is missing on out[11] relative to clock(s) clk
Related violations: <none>

TIMING-18#132 Warning
Missing input or output delay  
An output delay is missing on out[12] relative to clock(s) clk
Related violations: <none>

TIMING-18#133 Warning
Missing input or output delay  
An output delay is missing on out[13] relative to clock(s) clk
Related violations: <none>

TIMING-18#134 Warning
Missing input or output delay  
An output delay is missing on out[14] relative to clock(s) clk
Related violations: <none>

TIMING-18#135 Warning
Missing input or output delay  
An output delay is missing on out[15] relative to clock(s) clk
Related violations: <none>

TIMING-18#136 Warning
Missing input or output delay  
An output delay is missing on out[16] relative to clock(s) clk
Related violations: <none>

TIMING-18#137 Warning
Missing input or output delay  
An output delay is missing on out[17] relative to clock(s) clk
Related violations: <none>

TIMING-18#138 Warning
Missing input or output delay  
An output delay is missing on out[18] relative to clock(s) clk
Related violations: <none>

TIMING-18#139 Warning
Missing input or output delay  
An output delay is missing on out[19] relative to clock(s) clk
Related violations: <none>

TIMING-18#140 Warning
Missing input or output delay  
An output delay is missing on out[1] relative to clock(s) clk
Related violations: <none>

TIMING-18#141 Warning
Missing input or output delay  
An output delay is missing on out[20] relative to clock(s) clk
Related violations: <none>

TIMING-18#142 Warning
Missing input or output delay  
An output delay is missing on out[21] relative to clock(s) clk
Related violations: <none>

TIMING-18#143 Warning
Missing input or output delay  
An output delay is missing on out[22] relative to clock(s) clk
Related violations: <none>

TIMING-18#144 Warning
Missing input or output delay  
An output delay is missing on out[23] relative to clock(s) clk
Related violations: <none>

TIMING-18#145 Warning
Missing input or output delay  
An output delay is missing on out[24] relative to clock(s) clk
Related violations: <none>

TIMING-18#146 Warning
Missing input or output delay  
An output delay is missing on out[25] relative to clock(s) clk
Related violations: <none>

TIMING-18#147 Warning
Missing input or output delay  
An output delay is missing on out[26] relative to clock(s) clk
Related violations: <none>

TIMING-18#148 Warning
Missing input or output delay  
An output delay is missing on out[27] relative to clock(s) clk
Related violations: <none>

TIMING-18#149 Warning
Missing input or output delay  
An output delay is missing on out[28] relative to clock(s) clk
Related violations: <none>

TIMING-18#150 Warning
Missing input or output delay  
An output delay is missing on out[29] relative to clock(s) clk
Related violations: <none>

TIMING-18#151 Warning
Missing input or output delay  
An output delay is missing on out[2] relative to clock(s) clk
Related violations: <none>

TIMING-18#152 Warning
Missing input or output delay  
An output delay is missing on out[30] relative to clock(s) clk
Related violations: <none>

TIMING-18#153 Warning
Missing input or output delay  
An output delay is missing on out[31] relative to clock(s) clk
Related violations: <none>

TIMING-18#154 Warning
Missing input or output delay  
An output delay is missing on out[3] relative to clock(s) clk
Related violations: <none>

TIMING-18#155 Warning
Missing input or output delay  
An output delay is missing on out[4] relative to clock(s) clk
Related violations: <none>

TIMING-18#156 Warning
Missing input or output delay  
An output delay is missing on out[5] relative to clock(s) clk
Related violations: <none>

TIMING-18#157 Warning
Missing input or output delay  
An output delay is missing on out[6] relative to clock(s) clk
Related violations: <none>

TIMING-18#158 Warning
Missing input or output delay  
An output delay is missing on out[7] relative to clock(s) clk
Related violations: <none>

TIMING-18#159 Warning
Missing input or output delay  
An output delay is missing on out[8] relative to clock(s) clk
Related violations: <none>

TIMING-18#160 Warning
Missing input or output delay  
An output delay is missing on out[9] relative to clock(s) clk
Related violations: <none>


