{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1586587544868 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1586587544878 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 10 23:45:44 2020 " "Processing started: Fri Apr 10 23:45:44 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1586587544878 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586587544878 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ExU -c ExU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ExU -c ExU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586587544878 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1586587545620 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1586587545620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/srl64.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sourcecode/srl64.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SRL64-rtl " "Found design unit 1: SRL64-rtl" {  } { { "SourceCode/SRL64.vhd" "" { Text "C:/Users/Angus Kan/Documents/GitHub/ENSC350FP/ExU/SourceCode/SRL64.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586587558653 ""} { "Info" "ISGN_ENTITY_NAME" "1 SRL64 " "Found entity 1: SRL64" {  } { { "SourceCode/SRL64.vhd" "" { Text "C:/Users/Angus Kan/Documents/GitHub/ENSC350FP/ExU/SourceCode/SRL64.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586587558653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586587558653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/sra64.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sourcecode/sra64.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SRA64-rtl " "Found design unit 1: SRA64-rtl" {  } { { "SourceCode/SRA64.vhd" "" { Text "C:/Users/Angus Kan/Documents/GitHub/ENSC350FP/ExU/SourceCode/SRA64.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586587558658 ""} { "Info" "ISGN_ENTITY_NAME" "1 SRA64 " "Found entity 1: SRA64" {  } { { "SourceCode/SRA64.vhd" "" { Text "C:/Users/Angus Kan/Documents/GitHub/ENSC350FP/ExU/SourceCode/SRA64.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586587558658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586587558658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/sll64.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sourcecode/sll64.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SLL64-rtl " "Found design unit 1: SLL64-rtl" {  } { { "SourceCode/SLL64.vhd" "" { Text "C:/Users/Angus Kan/Documents/GitHub/ENSC350FP/ExU/SourceCode/SLL64.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586587558665 ""} { "Info" "ISGN_ENTITY_NAME" "1 SLL64 " "Found entity 1: SLL64" {  } { { "SourceCode/SLL64.vhd" "" { Text "C:/Users/Angus Kan/Documents/GitHub/ENSC350FP/ExU/SourceCode/SLL64.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586587558665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586587558665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/shiftunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sourcecode/shiftunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftUnit-rtl " "Found design unit 1: ShiftUnit-rtl" {  } { { "SourceCode/ShiftUnit.vhd" "" { Text "C:/Users/Angus Kan/Documents/GitHub/ENSC350FP/ExU/SourceCode/ShiftUnit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586587558670 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftUnit " "Found entity 1: ShiftUnit" {  } { { "SourceCode/ShiftUnit.vhd" "" { Text "C:/Users/Angus Kan/Documents/GitHub/ENSC350FP/ExU/SourceCode/ShiftUnit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586587558670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586587558670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/execunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sourcecode/execunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ExecUnit-rtl " "Found design unit 1: ExecUnit-rtl" {  } { { "SourceCode/ExecUnit.vhd" "" { Text "C:/Users/Angus Kan/Documents/GitHub/ENSC350FP/ExU/SourceCode/ExecUnit.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586587558677 ""} { "Info" "ISGN_ENTITY_NAME" "1 ExecUnit " "Found entity 1: ExecUnit" {  } { { "SourceCode/ExecUnit.vhd" "" { Text "C:/Users/Angus Kan/Documents/GitHub/ENSC350FP/ExU/SourceCode/ExecUnit.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586587558677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586587558677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/arithunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sourcecode/arithunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ArithUnit-rtl " "Found design unit 1: ArithUnit-rtl" {  } { { "SourceCode/ArithUnit.vhd" "" { Text "C:/Users/Angus Kan/Documents/GitHub/ENSC350FP/ExU/SourceCode/ArithUnit.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586587558684 ""} { "Info" "ISGN_ENTITY_NAME" "1 ArithUnit " "Found entity 1: ArithUnit" {  } { { "SourceCode/ArithUnit.vhd" "" { Text "C:/Users/Angus Kan/Documents/GitHub/ENSC350FP/ExU/SourceCode/ArithUnit.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586587558684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586587558684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/adder.vhd 4 2 " "Found 4 design units, including 2 entities, in source file sourcecode/adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rippleadder-rtl " "Found design unit 1: rippleadder-rtl" {  } { { "SourceCode/Adder.vhd" "" { Text "C:/Users/Angus Kan/Documents/GitHub/ENSC350FP/ExU/SourceCode/Adder.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586587558690 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 FullAdder-rtl " "Found design unit 2: FullAdder-rtl" {  } { { "SourceCode/Adder.vhd" "" { Text "C:/Users/Angus Kan/Documents/GitHub/ENSC350FP/ExU/SourceCode/Adder.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586587558690 ""} { "Info" "ISGN_ENTITY_NAME" "1 rippleadder " "Found entity 1: rippleadder" {  } { { "SourceCode/Adder.vhd" "" { Text "C:/Users/Angus Kan/Documents/GitHub/ENSC350FP/ExU/SourceCode/Adder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586587558690 ""} { "Info" "ISGN_ENTITY_NAME" "2 FullAdder " "Found entity 2: FullAdder" {  } { { "SourceCode/Adder.vhd" "" { Text "C:/Users/Angus Kan/Documents/GitHub/ENSC350FP/ExU/SourceCode/Adder.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586587558690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586587558690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/logicunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sourcecode/logicunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LogicUnit-rtl " "Found design unit 1: LogicUnit-rtl" {  } { { "SourceCode/LogicUnit.vhd" "" { Text "C:/Users/Angus Kan/Documents/GitHub/ENSC350FP/ExU/SourceCode/LogicUnit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586587558696 ""} { "Info" "ISGN_ENTITY_NAME" "1 LogicUnit " "Found entity 1: LogicUnit" {  } { { "SourceCode/LogicUnit.vhd" "" { Text "C:/Users/Angus Kan/Documents/GitHub/ENSC350FP/ExU/SourceCode/LogicUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586587558696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586587558696 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ExecUnit " "Elaborating entity \"ExecUnit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1586587558768 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "addY ExecUnit.vhd(22) " "Verilog HDL or VHDL warning at ExecUnit.vhd(22): object \"addY\" assigned a value but never read" {  } { { "SourceCode/ExecUnit.vhd" "" { Text "C:/Users/Angus Kan/Documents/GitHub/ENSC350FP/ExU/SourceCode/ExecUnit.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1586587558770 "|ExecUnit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cout ExecUnit.vhd(23) " "Verilog HDL or VHDL warning at ExecUnit.vhd(23): object \"cout\" assigned a value but never read" {  } { { "SourceCode/ExecUnit.vhd" "" { Text "C:/Users/Angus Kan/Documents/GitHub/ENSC350FP/ExU/SourceCode/ExecUnit.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1586587558770 "|ExecUnit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ovfl ExecUnit.vhd(23) " "Verilog HDL or VHDL warning at ExecUnit.vhd(23): object \"ovfl\" assigned a value but never read" {  } { { "SourceCode/ExecUnit.vhd" "" { Text "C:/Users/Angus Kan/Documents/GitHub/ENSC350FP/ExU/SourceCode/ExecUnit.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1586587558770 "|ExecUnit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ArithUnit ArithUnit:ArithUnit " "Elaborating entity \"ArithUnit\" for hierarchy \"ArithUnit:ArithUnit\"" {  } { { "SourceCode/ExecUnit.vhd" "ArithUnit" { Text "C:/Users/Angus Kan/Documents/GitHub/ENSC350FP/ExU/SourceCode/ExecUnit.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586587558837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rippleadder ArithUnit:ArithUnit\|rippleadder:add " "Elaborating entity \"rippleadder\" for hierarchy \"ArithUnit:ArithUnit\|rippleadder:add\"" {  } { { "SourceCode/ArithUnit.vhd" "add" { Text "C:/Users/Angus Kan/Documents/GitHub/ENSC350FP/ExU/SourceCode/ArithUnit.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586587558872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder ArithUnit:ArithUnit\|rippleadder:add\|FullAdder:\\rippleAdder:0:RippleAdder " "Elaborating entity \"FullAdder\" for hierarchy \"ArithUnit:ArithUnit\|rippleadder:add\|FullAdder:\\rippleAdder:0:RippleAdder\"" {  } { { "SourceCode/Adder.vhd" "\\rippleAdder:0:RippleAdder" { Text "C:/Users/Angus Kan/Documents/GitHub/ENSC350FP/ExU/SourceCode/Adder.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586587558910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicUnit LogicUnit:LogicUnit " "Elaborating entity \"LogicUnit\" for hierarchy \"LogicUnit:LogicUnit\"" {  } { { "SourceCode/ExecUnit.vhd" "LogicUnit" { Text "C:/Users/Angus Kan/Documents/GitHub/ENSC350FP/ExU/SourceCode/ExecUnit.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586587559013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftUnit ShiftUnit:ShiftUnit " "Elaborating entity \"ShiftUnit\" for hierarchy \"ShiftUnit:ShiftUnit\"" {  } { { "SourceCode/ExecUnit.vhd" "ShiftUnit" { Text "C:/Users/Angus Kan/Documents/GitHub/ENSC350FP/ExU/SourceCode/ExecUnit.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586587559038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SLL64 ShiftUnit:ShiftUnit\|SLL64:SLLcircuit " "Elaborating entity \"SLL64\" for hierarchy \"ShiftUnit:ShiftUnit\|SLL64:SLLcircuit\"" {  } { { "SourceCode/ShiftUnit.vhd" "SLLcircuit" { Text "C:/Users/Angus Kan/Documents/GitHub/ENSC350FP/ExU/SourceCode/ShiftUnit.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586587559043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRL64 ShiftUnit:ShiftUnit\|SRL64:SRLcircuit " "Elaborating entity \"SRL64\" for hierarchy \"ShiftUnit:ShiftUnit\|SRL64:SRLcircuit\"" {  } { { "SourceCode/ShiftUnit.vhd" "SRLcircuit" { Text "C:/Users/Angus Kan/Documents/GitHub/ENSC350FP/ExU/SourceCode/ShiftUnit.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586587559048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRA64 ShiftUnit:ShiftUnit\|SRA64:SRAcircuit " "Elaborating entity \"SRA64\" for hierarchy \"ShiftUnit:ShiftUnit\|SRA64:SRAcircuit\"" {  } { { "SourceCode/ShiftUnit.vhd" "SRAcircuit" { Text "C:/Users/Angus Kan/Documents/GitHub/ENSC350FP/ExU/SourceCode/ShiftUnit.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586587559052 ""}
{ "Error" "EVRFX_VHDL_1078_UNCONVERTED" "SRA64.vhd(39) " "VHDL error at SRA64.vhd(39): expression is not constant" {  } { { "SourceCode/SRA64.vhd" "" { Text "C:/Users/Angus Kan/Documents/GitHub/ENSC350FP/ExU/SourceCode/SRA64.vhd" 39 0 0 } }  } 0 10779 "VHDL error at %1!s!: expression is not constant" 0 0 "Analysis & Synthesis" 0 -1 1586587559056 ""}
{ "Error" "EVRFX_VHDL_SUBPROGRAM_CALL_FAILED" "RESIZE SRA64.vhd(39) " "VHDL Subprogram error at SRA64.vhd(39):  failed to elaborate call to subprogram \"RESIZE\"" {  } { { "SourceCode/SRA64.vhd" "" { Text "C:/Users/Angus Kan/Documents/GitHub/ENSC350FP/ExU/SourceCode/SRA64.vhd" 39 0 0 } }  } 0 10657 "VHDL Subprogram error at %2!s!:  failed to elaborate call to subprogram \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586587559057 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "ShiftUnit:ShiftUnit\|SRA64:SRAcircuit " "Can't elaborate user hierarchy \"ShiftUnit:ShiftUnit\|SRA64:SRAcircuit\"" {  } { { "SourceCode/ShiftUnit.vhd" "SRAcircuit" { Text "C:/Users/Angus Kan/Documents/GitHub/ENSC350FP/ExU/SourceCode/ShiftUnit.vhd" 34 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586587559058 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4786 " "Peak virtual memory: 4786 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1586587559328 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Apr 10 23:45:59 2020 " "Processing ended: Fri Apr 10 23:45:59 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1586587559328 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1586587559328 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1586587559328 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1586587559328 ""}
