library IEEE;
use IEEE.std_logic_1164.all;

entity Extender is
    port(
        i_imm    : in std_logic_vector(15 downto 0);    
        i_sign   : in std_logic;
        o_O      : out std_logic_vector(31 downto 0)
    );  
end Extender;

architecture dataflow of Extender is
begin 
    process(i_imm, i_sign)
    begin
        if i_sign = '1' then
            -- Sign extension (copy i_imm(15) to the upper 16 bits)
            o_O <= (others => i_imm(15)) & i_imm;
        else
            -- Zero extension (fill upper 16 bits with '0')
            o_O <= (others => '0') & i_imm;
        end if;
    end process;
end dataflow;