Release 13.4 - xst O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: TOP.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TOP.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TOP"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : TOP
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================

INFO:Xst - Part-select index evaluated to out of bound value may lead to incorrect synthesis results; it is recommended not to use them in RTL

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\Laboratorios\Desktop\projeto\Top.vhd" into library work
Parsing entity <TOP>.
Parsing architecture <Behavioral> of entity <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <TOP> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "C:\Users\Laboratorios\Desktop\projeto\Top.vhd" Line 78: rst should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Laboratorios\Desktop\projeto\Top.vhd" Line 80: baixo should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Laboratorios\Desktop\projeto\Top.vhd" Line 95: rst should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Laboratorios\Desktop\projeto\Top.vhd" Line 110: rst should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Laboratorios\Desktop\projeto\Top.vhd" Line 125: rst should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Laboratorios\Desktop\projeto\Top.vhd" Line 140: rst should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Laboratorios\Desktop\projeto\Top.vhd" Line 155: rst should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Laboratorios\Desktop\projeto\Top.vhd" Line 170: rst should be on the sensitivity list of the process

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <TOP>.
    Related source file is "c:/users/laboratorios/desktop/projeto/top.vhd".
WARNING:Xst:647 - Input <cima> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <esquerda> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <direita> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 10-bit register for signal <b>.
    Found 10-bit register for signal <a>.
    Found 10-bit register for signal <m>.
    Found 10-bit register for signal <v>.
    Found 10-bit register for signal <v2>.
    Found 10-bit register for signal <a2>.
    Found 10-bit register for signal <a3>.
    Found 1-bit register for signal <clk25>.
    Found 27-bit register for signal <contx>.
    Found 27-bit register for signal <cont>.
    Found 27-bit register for signal <cont1>.
    Found 27-bit register for signal <cont2>.
    Found 27-bit register for signal <cont3>.
    Found 27-bit register for signal <cont4>.
    Found 27-bit register for signal <cont5>.
    Found 1-bit register for signal <red_out>.
    Found 1-bit register for signal <green_out>.
    Found 1-bit register for signal <blue_out>.
    Found 1-bit register for signal <hs_out>.
    Found 1-bit register for signal <vs_out>.
    Found 10-bit register for signal <horizontal_counter>.
    Found 10-bit register for signal <vertical_counter>.
    Found 1-bit register for signal <clk50>.
    Found 11-bit subtractor for signal <GND_6_o_GND_6_o_sub_81_OUT> created at line 233.
    Found 11-bit subtractor for signal <GND_6_o_GND_6_o_sub_83_OUT> created at line 233.
    Found 11-bit subtractor for signal <GND_6_o_GND_6_o_sub_101_OUT> created at line 259.
    Found 11-bit subtractor for signal <GND_6_o_GND_6_o_sub_103_OUT> created at line 259.
    Found 11-bit subtractor for signal <GND_6_o_GND_6_o_sub_121_OUT> created at line 285.
    Found 11-bit subtractor for signal <GND_6_o_GND_6_o_sub_123_OUT> created at line 285.
    Found 27-bit adder for signal <contx[26]_GND_6_o_add_0_OUT> created at line 82.
    Found 10-bit adder for signal <b[9]_GND_6_o_add_2_OUT> created at line 85.
    Found 27-bit adder for signal <cont[26]_GND_6_o_add_10_OUT> created at line 98.
    Found 10-bit adder for signal <a[9]_GND_6_o_add_12_OUT> created at line 101.
    Found 27-bit adder for signal <cont1[26]_GND_6_o_add_18_OUT> created at line 113.
    Found 10-bit adder for signal <m[9]_GND_6_o_add_20_OUT> created at line 116.
    Found 27-bit adder for signal <cont2[26]_GND_6_o_add_26_OUT> created at line 128.
    Found 10-bit adder for signal <v[9]_GND_6_o_add_28_OUT> created at line 131.
    Found 27-bit adder for signal <cont3[26]_GND_6_o_add_34_OUT> created at line 143.
    Found 10-bit adder for signal <v2[9]_GND_6_o_add_36_OUT> created at line 146.
    Found 27-bit adder for signal <cont4[26]_GND_6_o_add_42_OUT> created at line 158.
    Found 10-bit adder for signal <a2[9]_GND_6_o_add_44_OUT> created at line 161.
    Found 27-bit adder for signal <cont5[26]_GND_6_o_add_50_OUT> created at line 173.
    Found 10-bit adder for signal <a3[9]_GND_6_o_add_52_OUT> created at line 176.
    Found 11-bit adder for signal <n0469> created at line 220.
    Found 11-bit adder for signal <n0471> created at line 220.
    Found 11-bit adder for signal <n0473> created at line 246.
    Found 11-bit adder for signal <n0475> created at line 246.
    Found 11-bit adder for signal <n0477> created at line 272.
    Found 11-bit adder for signal <n0479> created at line 272.
    Found 11-bit adder for signal <n0481> created at line 298.
    Found 11-bit adder for signal <n0483> created at line 298.
    Found 11-bit adder for signal <n0485> created at line 324.
    Found 11-bit adder for signal <n0487> created at line 324.
    Found 11-bit adder for signal <n0489> created at line 336.
    Found 11-bit adder for signal <n0491> created at line 336.
    Found 10-bit adder for signal <horizontal_counter[9]_GND_6_o_add_186_OUT> created at line 405.
    Found 10-bit adder for signal <vertical_counter[9]_GND_6_o_add_188_OUT> created at line 407.
    Found 11-bit subtractor for signal <GND_6_o_GND_6_o_sub_141_OUT<10:0>> created at line 311.
    Found 11-bit subtractor for signal <GND_6_o_GND_6_o_sub_143_OUT<10:0>> created at line 311.
    Found 10-bit comparator lessequal for signal <n0063> created at line 200
    Found 10-bit comparator greater for signal <horizontal_counter[9]_PWR_6_o_LessThan_60_o> created at line 201
    Found 10-bit comparator greater for signal <vertical_counter[9]_PWR_6_o_LessThan_62_o> created at line 203
    Found 10-bit comparator lessequal for signal <n0070> created at line 212
    Found 10-bit comparator lessequal for signal <n0072> created at line 212
    Found 10-bit comparator lessequal for signal <n0075> created at line 213
    Found 10-bit comparator lessequal for signal <n0077> created at line 213
    Found 10-bit comparator lessequal for signal <n0082> created at line 219
    Found 10-bit comparator lessequal for signal <n0084> created at line 219
    Found 11-bit comparator lessequal for signal <n0088> created at line 220
    Found 11-bit comparator lessequal for signal <n0091> created at line 220
    Found 10-bit comparator lessequal for signal <n0096> created at line 225
    Found 10-bit comparator lessequal for signal <n0098> created at line 225
    Found 10-bit comparator lessequal for signal <n0101> created at line 232
    Found 10-bit comparator lessequal for signal <n0103> created at line 232
    Found 11-bit comparator lessequal for signal <n0107> created at line 233
    Found 11-bit comparator lessequal for signal <n0110> created at line 233
    Found 10-bit comparator lessequal for signal <n0115> created at line 245
    Found 10-bit comparator lessequal for signal <n0117> created at line 245
    Found 11-bit comparator lessequal for signal <n0121> created at line 246
    Found 11-bit comparator lessequal for signal <n0124> created at line 246
    Found 10-bit comparator lessequal for signal <n0129> created at line 258
    Found 10-bit comparator lessequal for signal <n0131> created at line 258
    Found 11-bit comparator lessequal for signal <n0135> created at line 259
    Found 11-bit comparator lessequal for signal <n0138> created at line 259
    Found 10-bit comparator lessequal for signal <n0143> created at line 271
    Found 10-bit comparator lessequal for signal <n0145> created at line 271
    Found 11-bit comparator lessequal for signal <n0149> created at line 272
    Found 11-bit comparator lessequal for signal <n0152> created at line 272
    Found 10-bit comparator lessequal for signal <n0157> created at line 284
    Found 10-bit comparator lessequal for signal <n0159> created at line 284
    Found 11-bit comparator lessequal for signal <n0163> created at line 285
    Found 11-bit comparator lessequal for signal <n0166> created at line 285
    Found 10-bit comparator lessequal for signal <n0171> created at line 297
    Found 10-bit comparator lessequal for signal <n0173> created at line 297
    Found 11-bit comparator lessequal for signal <n0177> created at line 298
    Found 11-bit comparator lessequal for signal <n0180> created at line 298
    Found 10-bit comparator lessequal for signal <n0185> created at line 310
    Found 10-bit comparator lessequal for signal <n0187> created at line 310
    Found 11-bit comparator lessequal for signal <n0191> created at line 311
    Found 11-bit comparator lessequal for signal <n0194> created at line 311
    Found 10-bit comparator lessequal for signal <n0199> created at line 323
    Found 10-bit comparator lessequal for signal <n0201> created at line 323
    Found 11-bit comparator lessequal for signal <n0205> created at line 324
    Found 11-bit comparator lessequal for signal <n0208> created at line 324
    Found 11-bit comparator lessequal for signal <n0214> created at line 336
    Found 11-bit comparator lessequal for signal <n0217> created at line 336
    Found 10-bit comparator lessequal for signal <n0220> created at line 337
    Found 10-bit comparator lessequal for signal <n0222> created at line 337
    Found 10-bit comparator lessequal for signal <n0227> created at line 342
    Found 10-bit comparator lessequal for signal <n0229> created at line 342
    Found 10-bit comparator lessequal for signal <n0235> created at line 350
    Found 10-bit comparator lessequal for signal <n0237> created at line 350
    Found 10-bit comparator greater for signal <GND_6_o_horizontal_counter[9]_LessThan_183_o> created at line 391
    Found 10-bit comparator greater for signal <horizontal_counter[9]_GND_6_o_LessThan_184_o> created at line 392
    Found 10-bit comparator greater for signal <GND_6_o_vertical_counter[9]_LessThan_185_o> created at line 398
    Found 10-bit comparator greater for signal <vertical_counter[9]_GND_6_o_LessThan_186_o> created at line 399
    Summary:
	inferred  36 Adder/Subtractor(s).
	inferred 286 D-type flip-flop(s).
	inferred  57 Comparator(s).
	inferred  27 Multiplexer(s).
Unit <TOP> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 36
 10-bit adder                                          : 9
 11-bit adder                                          : 12
 11-bit subtractor                                     : 8
 27-bit adder                                          : 7
# Registers                                            : 23
 1-bit register                                        : 7
 10-bit register                                       : 9
 27-bit register                                       : 7
# Comparators                                          : 57
 10-bit comparator greater                             : 6
 10-bit comparator lessequal                           : 31
 11-bit comparator lessequal                           : 20
# Multiplexers                                         : 27
 1-bit 2-to-1 multiplexer                              : 3
 3-bit 2-to-1 multiplexer                              : 24

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <TOP>.
The following registers are absorbed into counter <b>: 1 register on signal <b>.
The following registers are absorbed into counter <a>: 1 register on signal <a>.
The following registers are absorbed into counter <m>: 1 register on signal <m>.
The following registers are absorbed into counter <v>: 1 register on signal <v>.
The following registers are absorbed into counter <v2>: 1 register on signal <v2>.
The following registers are absorbed into counter <a2>: 1 register on signal <a2>.
The following registers are absorbed into counter <a3>: 1 register on signal <a3>.
The following registers are absorbed into counter <contx>: 1 register on signal <contx>.
The following registers are absorbed into counter <cont1>: 1 register on signal <cont1>.
The following registers are absorbed into counter <cont>: 1 register on signal <cont>.
The following registers are absorbed into counter <cont2>: 1 register on signal <cont2>.
The following registers are absorbed into counter <cont3>: 1 register on signal <cont3>.
The following registers are absorbed into counter <cont4>: 1 register on signal <cont4>.
The following registers are absorbed into counter <cont5>: 1 register on signal <cont5>.
The following registers are absorbed into counter <horizontal_counter>: 1 register on signal <horizontal_counter>.
The following registers are absorbed into counter <vertical_counter>: 1 register on signal <vertical_counter>.
Unit <TOP> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 27
 11-bit adder                                          : 12
 11-bit subtractor                                     : 8
 27-bit adder                                          : 7
# Counters                                             : 16
 10-bit up counter                                     : 9
 27-bit up counter                                     : 7
# Registers                                            : 7
 Flip-Flops                                            : 7
# Comparators                                          : 57
 10-bit comparator greater                             : 6
 10-bit comparator lessequal                           : 31
 11-bit comparator lessequal                           : 20
# Multiplexers                                         : 27
 1-bit 2-to-1 multiplexer                              : 3
 3-bit 2-to-1 multiplexer                              : 24

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <TOP> ...
WARNING:Xst:1293 - FF/Latch <cont2_24> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cont2_25> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cont2_26> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cont3_18> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cont3_19> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cont3_20> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cont3_21> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cont3_22> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cont3_23> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cont3_24> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cont3_25> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cont3_26> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cont4_19> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cont4_20> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cont4_21> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cont4_22> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cont4_23> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cont4_24> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cont4_25> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cont4_26> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cont5_19> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cont5_20> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cont5_21> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cont5_22> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cont5_23> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cont5_24> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cont5_25> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cont5_26> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <contx_20> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <contx_21> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <contx_22> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <contx_23> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <contx_24> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <contx_25> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <contx_26> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cont1_19> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cont1_20> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cont1_21> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cont1_22> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cont1_23> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cont1_24> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cont1_25> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cont1_26> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cont_19> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cont_20> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cont_21> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cont_22> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cont_23> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cont_24> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cont_25> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cont_26> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cont2_19> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cont2_20> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cont2_21> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cont2_22> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cont2_23> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <cont1_1> in Unit <TOP> is equivalent to the following 5 FFs/Latches, which will be removed : <cont_1> <cont2_1> <cont3_1> <cont4_1> <cont5_1> 
INFO:Xst:2261 - The FF/Latch <cont1_2> in Unit <TOP> is equivalent to the following 5 FFs/Latches, which will be removed : <cont_2> <cont2_2> <cont3_2> <cont4_2> <cont5_2> 
INFO:Xst:2261 - The FF/Latch <cont1_3> in Unit <TOP> is equivalent to the following 5 FFs/Latches, which will be removed : <cont_3> <cont2_3> <cont3_3> <cont4_3> <cont5_3> 
INFO:Xst:2261 - The FF/Latch <cont1_4> in Unit <TOP> is equivalent to the following 3 FFs/Latches, which will be removed : <cont_4> <cont2_4> <cont5_4> 
INFO:Xst:2261 - The FF/Latch <clk50> in Unit <TOP> is equivalent to the following 6 FFs/Latches, which will be removed : <cont1_0> <cont_0> <cont2_0> <cont3_0> <cont4_0> <cont5_0> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TOP, actual ratio is 11.
FlipFlop horizontal_counter_0 has been replicated 1 time(s)
FlipFlop horizontal_counter_1 has been replicated 2 time(s)
FlipFlop horizontal_counter_2 has been replicated 2 time(s)
FlipFlop horizontal_counter_3 has been replicated 2 time(s)
FlipFlop horizontal_counter_4 has been replicated 2 time(s)
FlipFlop horizontal_counter_5 has been replicated 2 time(s)
FlipFlop horizontal_counter_6 has been replicated 2 time(s)
FlipFlop horizontal_counter_7 has been replicated 2 time(s)
FlipFlop horizontal_counter_8 has been replicated 2 time(s)
FlipFlop horizontal_counter_9 has been replicated 2 time(s)
FlipFlop vertical_counter_4 has been replicated 1 time(s)
FlipFlop vertical_counter_5 has been replicated 1 time(s)
FlipFlop vertical_counter_6 has been replicated 2 time(s)
FlipFlop vertical_counter_7 has been replicated 2 time(s)
FlipFlop vertical_counter_8 has been replicated 2 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 233
 Flip-Flops                                            : 233

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : TOP.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1713
#      GND                         : 1
#      INV                         : 37
#      LUT1                        : 333
#      LUT2                        : 40
#      LUT3                        : 69
#      LUT4                        : 240
#      LUT5                        : 114
#      LUT6                        : 98
#      MUXCY                       : 441
#      VCC                         : 1
#      XORCY                       : 339
# FlipFlops/Latches                : 233
#      FD                          : 63
#      FDCE                        : 70
#      FDE                         : 1
#      FDR                         : 35
#      FDRE                        : 64
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 7
#      IBUF                        : 2
#      OBUF                        : 5

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             233  out of  18224     1%  
 Number of Slice LUTs:                  931  out of   9112    10%  
    Number used as Logic:               931  out of   9112    10%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    966
   Number with an unused Flip Flop:     733  out of    966    75%  
   Number with an unused LUT:            35  out of    966     3%  
   Number of fully used LUT-FF pairs:   198  out of    966    20%  
   Number of unique control sets:        18

IO Utilization: 
 Number of IOs:                          11
 Number of bonded IOBs:                   8  out of    232     3%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 180   |
clk50                              | NONE(clk25)            | 1     |
clk25                              | BUFG                   | 52    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 6.332ns (Maximum Frequency: 157.932MHz)
   Minimum input arrival time before clock: 5.808ns
   Maximum output required time after clock: 3.597ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 6.004ns (frequency: 166.557MHz)
  Total number of paths / destination ports: 39285 / 296
-------------------------------------------------------------------------
Delay:               6.004ns (Levels of Logic = 14)
  Source:            clk50 (FF)
  Destination:       cont4_4 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: clk50 to cont4_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             14   0.447   0.957  clk50 (clk50)
     INV:I->O              1   0.206   0.000  Madd_cont4[26]_GND_6_o_add_42_OUT_lut<0>_INV_0 (Madd_cont4[26]_GND_6_o_add_42_OUT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Madd_cont4[26]_GND_6_o_add_42_OUT_cy<0> (Madd_cont4[26]_GND_6_o_add_42_OUT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Madd_cont4[26]_GND_6_o_add_42_OUT_cy<1> (Madd_cont4[26]_GND_6_o_add_42_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Madd_cont4[26]_GND_6_o_add_42_OUT_cy<2> (Madd_cont4[26]_GND_6_o_add_42_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Madd_cont4[26]_GND_6_o_add_42_OUT_cy<3> (Madd_cont4[26]_GND_6_o_add_42_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Madd_cont4[26]_GND_6_o_add_42_OUT_cy<4> (Madd_cont4[26]_GND_6_o_add_42_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Madd_cont4[26]_GND_6_o_add_42_OUT_cy<5> (Madd_cont4[26]_GND_6_o_add_42_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Madd_cont4[26]_GND_6_o_add_42_OUT_cy<6> (Madd_cont4[26]_GND_6_o_add_42_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Madd_cont4[26]_GND_6_o_add_42_OUT_cy<7> (Madd_cont4[26]_GND_6_o_add_42_OUT_cy<7>)
     XORCY:CI->O           1   0.180   0.808  Madd_cont4[26]_GND_6_o_add_42_OUT_xor<8> (cont4[26]_GND_6_o_add_42_OUT<8>)
     LUT5:I2->O            1   0.205   0.580  GND_6_o_cont4[26]_equal_44_o<26>1_SW0 (N71)
     LUT6:I5->O            2   0.205   0.617  GND_6_o_cont4[26]_equal_44_o<26>2 (GND_6_o_cont4[26]_equal_44_o<26>1)
     LUT6:I5->O           15   0.205   0.982  _n05221 (_n0522)
     LUT4:I3->O            1   0.205   0.000  cont4_4_rstpot (cont4_4_rstpot)
     FD:D                      0.102          cont4_4
    ----------------------------------------
    Total                      6.004ns (2.060ns logic, 3.944ns route)
                                       (34.3% logic, 65.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk50'
  Clock period: 1.456ns (frequency: 686.884MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.456ns (Levels of Logic = 0)
  Source:            clk25 (FF)
  Destination:       clk25 (FF)
  Source Clock:      clk50 rising
  Destination Clock: clk50 rising

  Data Path: clk25 to clk25
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.447   0.579  clk25 (clk25)
     FDR:R                     0.430          clk25
    ----------------------------------------
    Total                      1.456ns (0.877ns logic, 0.579ns route)
                                       (60.2% logic, 39.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk25'
  Clock period: 6.332ns (frequency: 157.932MHz)
  Total number of paths / destination ports: 5385 / 120
-------------------------------------------------------------------------
Delay:               6.332ns (Levels of Logic = 6)
  Source:            vertical_counter_9 (FF)
  Destination:       red_out (FF)
  Source Clock:      clk25 rising
  Destination Clock: clk25 rising

  Data Path: vertical_counter_9 to red_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            19   0.447   1.072  vertical_counter_9 (vertical_counter_9)
     LUT3:I2->O            2   0.205   0.721  GND_6_o_vertical_counter[9]_AND_21_o21 (GND_6_o_vertical_counter[9]_AND_21_o2)
     LUT6:I4->O            2   0.203   0.617  GND_6_o_vertical_counter[9]_AND_21_o (GND_6_o_vertical_counter[9]_AND_21_o)
     LUT3:I2->O            2   0.205   0.617  Mmux_PWR_6_o_PWR_6_o_mux_176_OUT221 (Mmux_PWR_6_o_PWR_6_o_mux_176_OUT22)
     LUT6:I5->O            1   0.205   0.684  Mmux_PWR_6_o_PWR_6_o_mux_176_OUT22 (Mmux_PWR_6_o_PWR_6_o_mux_176_OUT23)
     LUT6:I4->O            2   0.203   0.845  Mmux_PWR_6_o_PWR_6_o_mux_176_OUT26 (PWR_6_o_PWR_6_o_mux_176_OUT<1>)
     LUT3:I0->O            1   0.205   0.000  Mmux_GND_6_o_PWR_6_o_MUX_65_o111 (PWR_6_o_PWR_6_o_MUX_69_o)
     FDR:D                     0.102          green_out
    ----------------------------------------
    Total                      6.332ns (1.775ns logic, 4.557ns route)
                                       (28.0% logic, 72.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 271 / 236
-------------------------------------------------------------------------
Offset:              5.808ns (Levels of Logic = 4)
  Source:            RST (PAD)
  Destination:       cont4_4 (FF)
  Destination Clock: CLK rising

  Data Path: RST to cont4_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           138   1.222   2.081  RST_IBUF (RST_IBUF)
     LUT2:I0->O            1   0.203   0.808  GND_6_o_cont4[26]_equal_44_o<26>4_SW0 (N69)
     LUT6:I3->O           15   0.205   0.982  _n05221 (_n0522)
     LUT4:I3->O            1   0.205   0.000  cont4_4_rstpot (cont4_4_rstpot)
     FD:D                      0.102          cont4_4
    ----------------------------------------
    Total                      5.808ns (1.937ns logic, 3.871ns route)
                                       (33.4% logic, 66.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk25'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            red_out (FF)
  Destination:       red_out (PAD)
  Source Clock:      clk25 rising

  Data Path: red_out to red_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.447   0.579  red_out (red_out_OBUF)
     OBUF:I->O                 2.571          red_out_OBUF (red_out)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    6.004|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk25
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    8.958|         |         |         |
clk25          |    6.332|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk50
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk50          |    1.456|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 11.16 secs
 
--> 

Total memory usage is 261164 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   67 (   0 filtered)
Number of infos    :    7 (   0 filtered)

