<design_size title="Design Size Report">
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="6" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Performance/Pipeline" col5="Optimizations"/>
            <rows>
                <row id="0" col0="model_test" col1="model_test.cpp:7" col2="41785" col3="19612" col4="3666" col5="3778">
                    <row id="3" col0="conv_2d_cl&lt;ap_fixed&lt;12, 4, AP_RND, AP_SAT, 0&gt;, ap_fixed&lt;25, 10, AP_TRN, AP_WRAP, 0&gt;, config2&gt;" col1="nnet_conv2d.h:42" col2="41777" col3="19604" col4="3563" col5="3571">
                        <row id="6" col0="conv_2d_latency_cl&lt;ap_fixed&lt;12, 4, AP_RND, AP_SAT, 0&gt;, ap_fixed&lt;25, 10, AP_TRN, AP_WRAP, 0&gt;, config2&gt;" col1="nnet_conv2d_latency.h:11" col2="41775" col3="19602" col4="3560" col5="3567">
                            <row id="1" col0="fill_buffer" col1="nnet_code_gen.h:17" col2="40940" col3="6105" col4="" col5=""/>
                            <row id="2" col0="product" col1="nnet_mult.h:70" col2="155" col3="" col4="" col5=""/>
                            <row id="5" col0="cast&lt;ap_fixed&lt;12, 4, AP_RND, AP_SAT, 0&gt;, ap_fixed&lt;25, 10, AP_TRN, AP_WRAP, 0&gt;, config2_mult&gt;" col1="nnet_mult.h:110" col2="61" col3="420" col3_disp="   420 (20 calls)" col4="" col5=""/>
                        </row>
                    </row>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Description of Compilation Phases">
        <table>
            <keys size="2">Compilation Phase, Description</keys>
            <column name="Compile/Link">All functions are compiled and linked into a single design</column>
            <column name="Unroll/Inline">After user unroll and inline pragmas are applied</column>
            <column name="Performance/Pipeline">After performance and pipeline pragmas are applied</column>
            <column name="Optimizations">After high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

