<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>TLM-2.0: /tmp/systemc-2.3.3/src/tlm_core/tlm_2/tlm_2_interfaces/tlm_fw_bw_ifs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="Doxyfile.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">TLM-2.0<span id="projectnumber">&#160;2.0.5</span>
   </div>
   <div id="projectbrief">Accellera TLM-2.0 proof-of-concept library</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('tlm__fw__bw__ifs_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle"><div class="title">tlm_fw_bw_ifs.h</div></div>
</div><!--header-->
<div class="contents">
<a href="tlm__fw__bw__ifs_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*****************************************************************************</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment"></span> </div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">  Licensed to Accellera Systems Initiative Inc. (Accellera) under one or</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment">  more contributor license agreements.  See the NOTICE file distributed</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">  with this work for additional information regarding copyright ownership.</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment">  Accellera licenses this file to you under the Apache License, Version 2.0</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">  (the &quot;License&quot;); you may not use this file except in compliance with the</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">  License.  You may obtain a copy of the License at</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment"></span> </div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">    http://www.apache.org/licenses/LICENSE-2.0</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment"></span> </div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment">  Unless required by applicable law or agreed to in writing, software</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment">  distributed under the License is distributed on an &quot;AS IS&quot; BASIS,</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="comment">  WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="comment">  implied.  See the License for the specific language governing</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="comment">  permissions and limitations under the License.</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="comment"></span> </div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="comment"> *****************************************************************************/</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span> </div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="preprocessor">#ifndef __TLM_FW_BW_IFS_H__</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="preprocessor">#define __TLM_FW_BW_IFS_H__</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span> </div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="preprocessor">#include &lt;systemc&gt;</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="preprocessor">#include &quot;<a class="code" href="tlm__generic__payload_8h.html">tlm_core/tlm_2/tlm_generic_payload/tlm_generic_payload.h</a>&quot;</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="preprocessor">#include &quot;<a class="code" href="tlm__dmi_8h.html">tlm_core/tlm_2/tlm_2_interfaces/tlm_dmi.h</a>&quot;</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span> </div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="keyword">namespace </span><a class="code hl_namespace" href="namespacetlm.html">tlm</a> {</div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span> </div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno"><a class="line" href="namespacetlm.html#adac10369502c45362dded44267fea971">   29</a></span><span class="keyword">enum</span> <a class="code hl_enumeration" href="namespacetlm.html#adac10369502c45362dded44267fea971">tlm_sync_enum</a> { <a class="code hl_enumvalue" href="namespacetlm.html#adac10369502c45362dded44267fea971af6204a34490ffed0970e74a5a08fb389">TLM_ACCEPTED</a>, <a class="code hl_enumvalue" href="namespacetlm.html#adac10369502c45362dded44267fea971af9691927ab58a12f9e075fd128543271">TLM_UPDATED</a>, <a class="code hl_enumvalue" href="namespacetlm.html#adac10369502c45362dded44267fea971a1f3b5d4718b9ee198afca7753e5b7910">TLM_COMPLETED</a> };</div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span> </div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="comment">// Basic interfaces</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="comment"></span><span class="keyword">template</span> &lt;<span class="keyword">typename</span> TRANS = tlm_generic_payload,</div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span>          <span class="keyword">typename</span> PHASE = tlm_phase&gt;</div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno"><a class="line" href="classtlm_1_1tlm__fw__nonblocking__transport__if.html">   36</a></span><span class="keyword">class </span><a class="code hl_class" href="classtlm_1_1tlm__fw__nonblocking__transport__if.html">tlm_fw_nonblocking_transport_if</a> : <span class="keyword">public</span> <span class="keyword">virtual</span> sc_core::sc_interface {</div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="keyword">public</span>:</div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno"><a class="line" href="classtlm_1_1tlm__fw__nonblocking__transport__if.html#a542b68459126ea6c9431174df4f97d14">   38</a></span>  <span class="keyword">virtual</span> <a class="code hl_enumeration" href="namespacetlm.html#adac10369502c45362dded44267fea971">tlm_sync_enum</a> <a class="code hl_function" href="classtlm_1_1tlm__fw__nonblocking__transport__if.html#a542b68459126ea6c9431174df4f97d14">nb_transport_fw</a>(TRANS&amp; trans,</div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span>                                        PHASE&amp; phase,</div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span>                                        sc_core::sc_time&amp; t) = 0;</div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span>};</div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span> </div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="keyword">template</span> &lt;<span class="keyword">typename</span> TRANS = <a class="code hl_class" href="classtlm_1_1tlm__generic__payload.html">tlm_generic_payload</a>,</div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span>          <span class="keyword">typename</span> PHASE = <a class="code hl_class" href="classtlm_1_1tlm__phase.html">tlm_phase</a>&gt;</div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno"><a class="line" href="classtlm_1_1tlm__bw__nonblocking__transport__if.html">   45</a></span><span class="keyword">class </span><a class="code hl_class" href="classtlm_1_1tlm__bw__nonblocking__transport__if.html">tlm_bw_nonblocking_transport_if</a> : <span class="keyword">public</span> <span class="keyword">virtual</span> sc_core::sc_interface {</div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="keyword">public</span>:</div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno"><a class="line" href="classtlm_1_1tlm__bw__nonblocking__transport__if.html#a3ec41ec9ff402632fae2d9a2c7f91022">   47</a></span>  <span class="keyword">virtual</span> <a class="code hl_enumeration" href="namespacetlm.html#adac10369502c45362dded44267fea971">tlm_sync_enum</a> <a class="code hl_function" href="classtlm_1_1tlm__bw__nonblocking__transport__if.html#a3ec41ec9ff402632fae2d9a2c7f91022">nb_transport_bw</a>(TRANS&amp; trans,</div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span>                                        PHASE&amp; phase,</div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span>                                        sc_core::sc_time&amp; t) = 0;</div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span>};</div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span> </div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="keyword">template</span> &lt;<span class="keyword">typename</span> TRANS = tlm_<span class="keyword">generic</span>_payload&gt;</div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno"><a class="line" href="classtlm_1_1tlm__blocking__transport__if.html">   53</a></span><span class="keyword">class </span><a class="code hl_class" href="classtlm_1_1tlm__blocking__transport__if.html">tlm_blocking_transport_if</a> : <span class="keyword">public</span> <span class="keyword">virtual</span> sc_core::sc_interface {</div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="keyword">public</span>:</div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno"><a class="line" href="classtlm_1_1tlm__blocking__transport__if.html#a0d86fcef8ec8629e8325af784e34702f">   55</a></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code hl_function" href="classtlm_1_1tlm__blocking__transport__if.html#a0d86fcef8ec8629e8325af784e34702f">b_transport</a>(TRANS&amp; trans,</div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span>                           sc_core::sc_time&amp; t) = 0;</div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span>};</div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span> </div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="comment">// DMI interfaces for getting and invalidating DMI pointers:</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span><span class="comment"></span> </div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span><span class="comment">// The semantics of the forward interface are as follows:</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span><span class="comment">//</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="comment">// - An initiator that wants to get direct access to a target&#39;s memory region</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="comment">//   can call the get_direct_mem_ptr method with the &#39;trans&#39; parameter set to</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="comment">//   the address that it wants to gain access to. It sets the trans.m_command</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="comment">//   to specify if the initiator intended use (read or write)</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="comment">//   to the target&#39;s DMI region. The initiator is responsible for calling the</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span><span class="comment">//   method with a freshly initialized tlm_dmi object either by using a newly</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="comment">//   constructed object, or by calling an existing object&#39;s init() method.</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="comment">// - Although a reference to a complete &#39;TRANS&#39; type is passed to the get_</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span><span class="comment">//   direct_mem_ptr call, only the address command, and extension fields are of</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span><span class="comment">//   interest in most cases.</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span><span class="comment">// - Read and write ranges are not necessarily identical. If they are, a target</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span><span class="comment">//   can specify that the range is valid for all accesses with the tlm_data</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span><span class="comment">//   m_type attribute in the.</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span><span class="comment">// - The interconnect, if any, needs to decode the address and forward the</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span><span class="comment">//   call to the corresponding target. It needs to handle the address exactly</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="comment">//   as the target would expect on a transaction call, e.g. mask the address</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="comment">//   according to the target&#39;s address width.</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="comment">// - If the target supports DMI access for the given address, it sets the</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="comment">//   data fields in the DMI struct and returns true.</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="comment">// - If a target does not support DMI access it needs to return false.</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="comment">//   The target can either set the correct address range in the DMI struct</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span><span class="comment">//   to indicate the memory region where DMI is disallowed, or it can specify</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span><span class="comment">//   the complete address range if it doesn&#39;t know it&#39;s memory range. In this</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span><span class="comment">//   case the interconnect is responsible for clipping the address range to</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="comment">//   the correct range that the target serves.</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="comment">// - The interconnect must always translate the addresses to the initiator&#39;s</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="comment">//   address space. This must be the inverse operation of what the</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="comment">//   interconnect needed to do when forwarding the call. In case the</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="comment">//   component wants to change any member of the tlm_dmi object, e.g. for</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="comment">//   its own latency to the target&#39;s latency, it must only do so *after* the</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="comment">//   target has been called. The target is always allowed to overwrite all</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="comment">//   values in the tlm_dmi object.</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="comment">// - In case the slave returned with an invalid region the bus/interconnect</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span><span class="comment">//   must fill in the complete address region for the particular slave in the</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="comment">//   DMI data structure.</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span><span class="comment">//</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="comment">// DMI hint optimization:</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span><span class="comment">//</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="comment">// Initiators may use the DMI hint in the tlm_generic_payload to avoid</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="comment">// unnecessary DMI attempts. The recommended sequence of interface</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span><span class="comment">// method calls would be:</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="comment">//</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="comment">// - The initiator first tries to check if it has a valid DMI region for the</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="comment">//   address that it wants to access next.</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="comment">// - If not, it performs a normal transaction.</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="comment">// - If the DMI hint in this transaction is true, the initiator can try and</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="comment">//   get the DMI region.</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="comment">//</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="comment">// Note that the DMI hint optimization is completely optional and every</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><span class="comment">// initiator model is free to ignore the DMI hint. However, a target is</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><span class="comment">// required to set the DMI hint to true if a DMI request on the given address</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span><span class="comment">// with the given transaction type (read or write) would have succeeded.</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span> </div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span><span class="keyword">template</span> &lt;<span class="keyword">typename</span> TRANS = tlm_<span class="keyword">generic</span>_payload&gt;</div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno"><a class="line" href="classtlm_1_1tlm__fw__direct__mem__if.html">  119</a></span><span class="keyword">class </span><a class="code hl_class" href="classtlm_1_1tlm__fw__direct__mem__if.html">tlm_fw_direct_mem_if</a> : <span class="keyword">public</span> <span class="keyword">virtual</span> sc_core::sc_interface</div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span>{</div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="keyword">public</span>:</div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno"><a class="line" href="classtlm_1_1tlm__fw__direct__mem__if.html#ad6a97ca72a1d8a5c7306f56fb3272812">  122</a></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classtlm_1_1tlm__fw__direct__mem__if.html#ad6a97ca72a1d8a5c7306f56fb3272812">get_direct_mem_ptr</a>(TRANS&amp; trans,</div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span>                                  <a class="code hl_class" href="classtlm_1_1tlm__dmi.html">tlm_dmi</a>&amp;  dmi_data) = 0;</div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span>};</div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span> </div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span><span class="comment">// The semantics of the backwards call is as follows:</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="comment">//</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span><span class="comment">// - An interconnect component or a target is required to invalidate all</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="comment">//   affected DMI regions whenever any change in the regions take place.</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><span class="comment">//   The exact rule is that a component must invalidate all those DMI regions</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="comment">//   that it already reported, if it would answer the same DMI request</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="comment">//   with any member of the tlm_dmi data structure set differently.</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="comment">// - An interconnect component must forward the invalidate_direct_mem_ptr call</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="comment">//   to all initiators that could potentially have a DMI pointer to the region</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span><span class="comment">//   specified in the method arguments. A safe implementation is to call</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><span class="comment">//   every attached initiator.</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="comment">// - An interconnect component must transform the address region of an</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="comment">//   incoming invalidate_direct_mem_ptr to the corresponding address space</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="comment">//   for the initiators. Basically, this is the same address transformation</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="comment">//   that the interconnect does on the DMI ranges on the forward direction.</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="comment">// - Each initiator must check if it has a pointer to the given region and</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="comment">//   throw this away. It is recommended that the initiator throws away all DMI</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="comment">//   regions that have any overlap with the given regions, but this is not a</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="comment">//   hard requirement.</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="comment">//</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="comment">// - A full DMI pointer invalidation, e.g. for a bus remap can be signaled</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="comment">//   by setting the range: 0x0 - 0xffffffffffffffffull = (sc_dt::uint64)-1</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="comment">// - An initiator must throw away all DMI pointers in this case.</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="comment">//</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="comment">// - Under no circumstances a model is allowed to call the get_direct_mem_ptr</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="comment">//   from within the invalidate_direct_mem_ptr method, directly or indirectly.</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="comment">//</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno"><a class="line" href="classtlm_1_1tlm__bw__direct__mem__if.html">  153</a></span><span class="keyword">class </span><a class="code hl_class" href="classtlm_1_1tlm__bw__direct__mem__if.html">tlm_bw_direct_mem_if</a> : <span class="keyword">public</span> <span class="keyword">virtual</span> sc_core::sc_interface</div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span>{</div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="keyword">public</span>:</div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno"><a class="line" href="classtlm_1_1tlm__bw__direct__mem__if.html#aaa1efc3defd487dc4be30e29dad7c5eb">  156</a></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code hl_function" href="classtlm_1_1tlm__bw__direct__mem__if.html#aaa1efc3defd487dc4be30e29dad7c5eb">invalidate_direct_mem_ptr</a>(sc_dt::uint64 start_range,</div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span>                                         sc_dt::uint64 end_range) = 0;</div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span>};</div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span> </div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="comment">// debug interface for memory access</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="comment"></span><span class="comment">//</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="comment">// This interface can be used to gain access to a targets memory or registers</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span><span class="comment">// in a non-intrusive manner. No side effects, waits or event notifications</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="comment">// must happen in the course of the method.</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="comment">//</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="comment">// Semantics:</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span><span class="comment">// - The initiator calls the transport_dbg method with transaction &#39;trans&#39; as</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span><span class="comment">//   argument. The commonly used parts of trans for debug are:</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span><span class="comment">//   . address: The start address that it wants to peek or poke.</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span><span class="comment">//   . length:  The number of bytes that it requests to read or write.</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span><span class="comment">//   . command: Indicates a read or write access.</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="comment">//   . data:    A pointer to the initiator-allocated data buffer, which must</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span><span class="comment">//              be at least num_bytes large. The data is always organized in</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span><span class="comment">//              the endianness of the machine.</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span><span class="comment">//   . extensions: Any extension that could affect the transaction.</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span><span class="comment">// - The interconnect, if any, will decode the address and forward the call to</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="comment">//   the appropriate target.</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span><span class="comment">// - The target must return the number of successfully transmitted bytes, where</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span><span class="comment">//   this number must be &lt;= num_bytes. Thus, a target can safely return 0 if it</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="comment">//   does not support debug transactions.</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><span class="comment">//</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="keyword">template</span> &lt;<span class="keyword">typename</span> TRANS = tlm_<span class="keyword">generic</span>_payload&gt;</div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno"><a class="line" href="classtlm_1_1tlm__transport__dbg__if.html">  185</a></span><span class="keyword">class </span><a class="code hl_class" href="classtlm_1_1tlm__transport__dbg__if.html">tlm_transport_dbg_if</a> : <span class="keyword">public</span> <span class="keyword">virtual</span> sc_core::sc_interface</div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span>{</div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span><span class="keyword">public</span>:</div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span>  <span class="comment">// The return value of defines the number of bytes successfully</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span>  <span class="comment">// transferred.</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno"><a class="line" href="classtlm_1_1tlm__transport__dbg__if.html#a52237c74db249fb83ebe6d34c0edb768">  190</a></span>  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code hl_function" href="classtlm_1_1tlm__transport__dbg__if.html#a52237c74db249fb83ebe6d34c0edb768">transport_dbg</a>(TRANS&amp; trans) = 0;</div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span>};</div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span> </div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span><span class="comment">// Combined interfaces</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><span class="comment"></span> </div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno"><a class="line" href="structtlm_1_1tlm__base__protocol__types.html">  197</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structtlm_1_1tlm__base__protocol__types.html">tlm_base_protocol_types</a></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span>{</div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno"><a class="line" href="structtlm_1_1tlm__base__protocol__types.html#adfbab7801136feef68a492b3a34952ed">  199</a></span>  <span class="keyword">typedef</span> <a class="code hl_class" href="classtlm_1_1tlm__generic__payload.html">tlm_generic_payload</a> <a class="code hl_typedef" href="structtlm_1_1tlm__base__protocol__types.html#adfbab7801136feef68a492b3a34952ed">tlm_payload_type</a>;</div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno"><a class="line" href="structtlm_1_1tlm__base__protocol__types.html#a792bfa6063c683b4a5ad9335df0ff1be">  200</a></span>  <span class="keyword">typedef</span> <a class="code hl_class" href="classtlm_1_1tlm__phase.html">tlm_phase</a> <a class="code hl_typedef" href="structtlm_1_1tlm__base__protocol__types.html#a792bfa6063c683b4a5ad9335df0ff1be">tlm_phase_type</a>;</div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span>};</div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span> </div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span><span class="comment">// The forward interface:</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span><span class="keyword">template</span> &lt;<span class="keyword">typename</span> TYPES = tlm_base_protocol_types&gt;</div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno"><a class="line" href="classtlm_1_1tlm__fw__transport__if.html">  205</a></span><span class="keyword">class </span><a class="code hl_class" href="classtlm_1_1tlm__fw__transport__if.html">tlm_fw_transport_if</a></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span>  : <span class="keyword">public</span> <span class="keyword">virtual</span> <a class="code hl_class" href="classtlm_1_1tlm__fw__nonblocking__transport__if.html">tlm_fw_nonblocking_transport_if</a>&lt;<span class="keyword">typename</span> TYPES::tlm_payload_type,</div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span>                                                   <span class="keyword">typename</span> TYPES::tlm_phase_type&gt;</div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span>  , <span class="keyword">public</span> <span class="keyword">virtual</span> <a class="code hl_class" href="classtlm_1_1tlm__blocking__transport__if.html">tlm_blocking_transport_if&lt;typename TYPES::tlm_payload_type&gt;</a></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span>  , <span class="keyword">public</span> <span class="keyword">virtual</span> <a class="code hl_class" href="classtlm_1_1tlm__fw__direct__mem__if.html">tlm_fw_direct_mem_if&lt;typename TYPES::tlm_payload_type&gt;</a></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span>  , <span class="keyword">public</span> <span class="keyword">virtual</span> <a class="code hl_class" href="classtlm_1_1tlm__transport__dbg__if.html">tlm_transport_dbg_if&lt;typename TYPES::tlm_payload_type&gt;</a></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span>{};</div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span> </div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span><span class="comment">// The backward interface:</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span><span class="keyword">template</span> &lt;<span class="keyword">typename</span> TYPES = tlm_base_protocol_types&gt;</div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno"><a class="line" href="classtlm_1_1tlm__bw__transport__if.html">  215</a></span><span class="keyword">class </span><a class="code hl_class" href="classtlm_1_1tlm__bw__transport__if.html">tlm_bw_transport_if</a></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span>  : <span class="keyword">public</span> <span class="keyword">virtual</span> <a class="code hl_class" href="classtlm_1_1tlm__bw__nonblocking__transport__if.html">tlm_bw_nonblocking_transport_if</a>&lt;typename TYPES::tlm_payload_type,</div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span>                                                   typename TYPES::tlm_phase_type&gt;</div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span>  , <span class="keyword">public</span> <span class="keyword">virtual</span> <a class="code hl_class" href="classtlm_1_1tlm__bw__direct__mem__if.html">tlm_bw_direct_mem_if</a></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span>{};</div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span> </div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span>} <span class="comment">// namespace tlm</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span> </div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span><span class="preprocessor">#endif </span><span class="comment">/* __TLM_FW_BW_IFS_H__ */</span><span class="preprocessor"></span></div>
<div class="ttc" id="aclasstlm_1_1tlm__blocking__transport__if_html"><div class="ttname"><a href="classtlm_1_1tlm__blocking__transport__if.html">tlm::tlm_blocking_transport_if</a></div><div class="ttdef"><b>Definition:</b> <a href="tlm__fw__bw__ifs_8h_source.html#l00053">tlm_fw_bw_ifs.h:53</a></div></div>
<div class="ttc" id="aclasstlm_1_1tlm__blocking__transport__if_html_a0d86fcef8ec8629e8325af784e34702f"><div class="ttname"><a href="classtlm_1_1tlm__blocking__transport__if.html#a0d86fcef8ec8629e8325af784e34702f">tlm::tlm_blocking_transport_if::b_transport</a></div><div class="ttdeci">virtual void b_transport(TRANS &amp;trans, sc_core::sc_time &amp;t)=0</div></div>
<div class="ttc" id="aclasstlm_1_1tlm__bw__direct__mem__if_html"><div class="ttname"><a href="classtlm_1_1tlm__bw__direct__mem__if.html">tlm::tlm_bw_direct_mem_if</a></div><div class="ttdef"><b>Definition:</b> <a href="tlm__fw__bw__ifs_8h_source.html#l00153">tlm_fw_bw_ifs.h:154</a></div></div>
<div class="ttc" id="aclasstlm_1_1tlm__bw__direct__mem__if_html_aaa1efc3defd487dc4be30e29dad7c5eb"><div class="ttname"><a href="classtlm_1_1tlm__bw__direct__mem__if.html#aaa1efc3defd487dc4be30e29dad7c5eb">tlm::tlm_bw_direct_mem_if::invalidate_direct_mem_ptr</a></div><div class="ttdeci">virtual void invalidate_direct_mem_ptr(sc_dt::uint64 start_range, sc_dt::uint64 end_range)=0</div></div>
<div class="ttc" id="aclasstlm_1_1tlm__bw__nonblocking__transport__if_html"><div class="ttname"><a href="classtlm_1_1tlm__bw__nonblocking__transport__if.html">tlm::tlm_bw_nonblocking_transport_if</a></div><div class="ttdef"><b>Definition:</b> <a href="tlm__fw__bw__ifs_8h_source.html#l00045">tlm_fw_bw_ifs.h:45</a></div></div>
<div class="ttc" id="aclasstlm_1_1tlm__bw__nonblocking__transport__if_html_a3ec41ec9ff402632fae2d9a2c7f91022"><div class="ttname"><a href="classtlm_1_1tlm__bw__nonblocking__transport__if.html#a3ec41ec9ff402632fae2d9a2c7f91022">tlm::tlm_bw_nonblocking_transport_if::nb_transport_bw</a></div><div class="ttdeci">virtual tlm_sync_enum nb_transport_bw(TRANS &amp;trans, PHASE &amp;phase, sc_core::sc_time &amp;t)=0</div></div>
<div class="ttc" id="aclasstlm_1_1tlm__bw__transport__if_html"><div class="ttname"><a href="classtlm_1_1tlm__bw__transport__if.html">tlm::tlm_bw_transport_if</a></div><div class="ttdef"><b>Definition:</b> <a href="tlm__fw__bw__ifs_8h_source.html#l00215">tlm_fw_bw_ifs.h:219</a></div></div>
<div class="ttc" id="aclasstlm_1_1tlm__dmi_html"><div class="ttname"><a href="classtlm_1_1tlm__dmi.html">tlm::tlm_dmi</a></div><div class="ttdef"><b>Definition:</b> <a href="tlm__dmi_8h_source.html#l00027">tlm_dmi.h:28</a></div></div>
<div class="ttc" id="aclasstlm_1_1tlm__fw__direct__mem__if_html"><div class="ttname"><a href="classtlm_1_1tlm__fw__direct__mem__if.html">tlm::tlm_fw_direct_mem_if</a></div><div class="ttdef"><b>Definition:</b> <a href="tlm__fw__bw__ifs_8h_source.html#l00119">tlm_fw_bw_ifs.h:120</a></div></div>
<div class="ttc" id="aclasstlm_1_1tlm__fw__direct__mem__if_html_ad6a97ca72a1d8a5c7306f56fb3272812"><div class="ttname"><a href="classtlm_1_1tlm__fw__direct__mem__if.html#ad6a97ca72a1d8a5c7306f56fb3272812">tlm::tlm_fw_direct_mem_if::get_direct_mem_ptr</a></div><div class="ttdeci">virtual bool get_direct_mem_ptr(TRANS &amp;trans, tlm_dmi &amp;dmi_data)=0</div></div>
<div class="ttc" id="aclasstlm_1_1tlm__fw__nonblocking__transport__if_html"><div class="ttname"><a href="classtlm_1_1tlm__fw__nonblocking__transport__if.html">tlm::tlm_fw_nonblocking_transport_if</a></div><div class="ttdef"><b>Definition:</b> <a href="tlm__fw__bw__ifs_8h_source.html#l00036">tlm_fw_bw_ifs.h:36</a></div></div>
<div class="ttc" id="aclasstlm_1_1tlm__fw__nonblocking__transport__if_html_a542b68459126ea6c9431174df4f97d14"><div class="ttname"><a href="classtlm_1_1tlm__fw__nonblocking__transport__if.html#a542b68459126ea6c9431174df4f97d14">tlm::tlm_fw_nonblocking_transport_if::nb_transport_fw</a></div><div class="ttdeci">virtual tlm_sync_enum nb_transport_fw(TRANS &amp;trans, PHASE &amp;phase, sc_core::sc_time &amp;t)=0</div></div>
<div class="ttc" id="aclasstlm_1_1tlm__fw__transport__if_html"><div class="ttname"><a href="classtlm_1_1tlm__fw__transport__if.html">tlm::tlm_fw_transport_if</a></div><div class="ttdef"><b>Definition:</b> <a href="tlm__fw__bw__ifs_8h_source.html#l00205">tlm_fw_bw_ifs.h:211</a></div></div>
<div class="ttc" id="aclasstlm_1_1tlm__generic__payload_html"><div class="ttname"><a href="classtlm_1_1tlm__generic__payload.html">tlm::tlm_generic_payload</a></div><div class="ttdef"><b>Definition:</b> <a href="tlm__gp_8h_source.html#l00121">tlm_gp.h:121</a></div></div>
<div class="ttc" id="aclasstlm_1_1tlm__phase_html"><div class="ttname"><a href="classtlm_1_1tlm__phase.html">tlm::tlm_phase</a></div><div class="ttdef"><b>Definition:</b> <a href="tlm__phase_8h_source.html#l00042">tlm_phase.h:43</a></div></div>
<div class="ttc" id="aclasstlm_1_1tlm__transport__dbg__if_html"><div class="ttname"><a href="classtlm_1_1tlm__transport__dbg__if.html">tlm::tlm_transport_dbg_if</a></div><div class="ttdef"><b>Definition:</b> <a href="tlm__fw__bw__ifs_8h_source.html#l00185">tlm_fw_bw_ifs.h:186</a></div></div>
<div class="ttc" id="aclasstlm_1_1tlm__transport__dbg__if_html_a52237c74db249fb83ebe6d34c0edb768"><div class="ttname"><a href="classtlm_1_1tlm__transport__dbg__if.html#a52237c74db249fb83ebe6d34c0edb768">tlm::tlm_transport_dbg_if::transport_dbg</a></div><div class="ttdeci">virtual unsigned int transport_dbg(TRANS &amp;trans)=0</div></div>
<div class="ttc" id="anamespacetlm_html"><div class="ttname"><a href="namespacetlm.html">tlm</a></div><div class="ttdef"><b>Definition:</b> <a href="tlm__analysis__fifo_8h_source.html#l00027">tlm_analysis_fifo.h:27</a></div></div>
<div class="ttc" id="anamespacetlm_html_adac10369502c45362dded44267fea971"><div class="ttname"><a href="namespacetlm.html#adac10369502c45362dded44267fea971">tlm::tlm_sync_enum</a></div><div class="ttdeci">tlm_sync_enum</div><div class="ttdef"><b>Definition:</b> <a href="tlm__fw__bw__ifs_8h_source.html#l00029">tlm_fw_bw_ifs.h:29</a></div></div>
<div class="ttc" id="anamespacetlm_html_adac10369502c45362dded44267fea971a1f3b5d4718b9ee198afca7753e5b7910"><div class="ttname"><a href="namespacetlm.html#adac10369502c45362dded44267fea971a1f3b5d4718b9ee198afca7753e5b7910">tlm::TLM_COMPLETED</a></div><div class="ttdeci">@ TLM_COMPLETED</div><div class="ttdef"><b>Definition:</b> <a href="tlm__fw__bw__ifs_8h_source.html#l00029">tlm_fw_bw_ifs.h:29</a></div></div>
<div class="ttc" id="anamespacetlm_html_adac10369502c45362dded44267fea971af6204a34490ffed0970e74a5a08fb389"><div class="ttname"><a href="namespacetlm.html#adac10369502c45362dded44267fea971af6204a34490ffed0970e74a5a08fb389">tlm::TLM_ACCEPTED</a></div><div class="ttdeci">@ TLM_ACCEPTED</div><div class="ttdef"><b>Definition:</b> <a href="tlm__fw__bw__ifs_8h_source.html#l00029">tlm_fw_bw_ifs.h:29</a></div></div>
<div class="ttc" id="anamespacetlm_html_adac10369502c45362dded44267fea971af9691927ab58a12f9e075fd128543271"><div class="ttname"><a href="namespacetlm.html#adac10369502c45362dded44267fea971af9691927ab58a12f9e075fd128543271">tlm::TLM_UPDATED</a></div><div class="ttdeci">@ TLM_UPDATED</div><div class="ttdef"><b>Definition:</b> <a href="tlm__fw__bw__ifs_8h_source.html#l00029">tlm_fw_bw_ifs.h:29</a></div></div>
<div class="ttc" id="astructtlm_1_1tlm__base__protocol__types_html"><div class="ttname"><a href="structtlm_1_1tlm__base__protocol__types.html">tlm::tlm_base_protocol_types</a></div><div class="ttdef"><b>Definition:</b> <a href="tlm__fw__bw__ifs_8h_source.html#l00197">tlm_fw_bw_ifs.h:198</a></div></div>
<div class="ttc" id="astructtlm_1_1tlm__base__protocol__types_html_a792bfa6063c683b4a5ad9335df0ff1be"><div class="ttname"><a href="structtlm_1_1tlm__base__protocol__types.html#a792bfa6063c683b4a5ad9335df0ff1be">tlm::tlm_base_protocol_types::tlm_phase_type</a></div><div class="ttdeci">tlm_phase tlm_phase_type</div><div class="ttdef"><b>Definition:</b> <a href="tlm__fw__bw__ifs_8h_source.html#l00200">tlm_fw_bw_ifs.h:200</a></div></div>
<div class="ttc" id="astructtlm_1_1tlm__base__protocol__types_html_adfbab7801136feef68a492b3a34952ed"><div class="ttname"><a href="structtlm_1_1tlm__base__protocol__types.html#adfbab7801136feef68a492b3a34952ed">tlm::tlm_base_protocol_types::tlm_payload_type</a></div><div class="ttdeci">tlm_generic_payload tlm_payload_type</div><div class="ttdef"><b>Definition:</b> <a href="tlm__fw__bw__ifs_8h_source.html#l00199">tlm_fw_bw_ifs.h:199</a></div></div>
<div class="ttc" id="atlm__dmi_8h_html"><div class="ttname"><a href="tlm__dmi_8h.html">tlm_dmi.h</a></div></div>
<div class="ttc" id="atlm__generic__payload_8h_html"><div class="ttname"><a href="tlm__generic__payload_8h.html">tlm_generic_payload.h</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_16734ca84e7613705823980931531bfe.html">tlm_core</a></li><li class="navelem"><a class="el" href="dir_b78dfe049c2128e262af76512e812368.html">tlm_2</a></li><li class="navelem"><a class="el" href="dir_8ed514927a980e2ce55f5cdcca3d010c.html">tlm_2_interfaces</a></li><li class="navelem"><a class="el" href="tlm__fw__bw__ifs_8h.html">tlm_fw_bw_ifs.h</a></li>
    <li class="footer">Generated on Mon Nov 1 2021 10:52:30 for TLM-2.0 by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.2 </li>
  </ul>
</div>
</body>
</html>
