Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o H:/xilinx/SimpleProcessor/OPERATION8_OPERATION8_sch_tb_isim_beh.exe -prj H:/xilinx/SimpleProcessor/OPERATION8_OPERATION8_sch_tb_beh.prj work.OPERATION8_OPERATION8_sch_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "H:/xilinx/SimpleProcessor/MUX3.vhf" into library work
Parsing VHDL file "H:/xilinx/SimpleProcessor/F_F.vhf" into library work
Parsing VHDL file "H:/xilinx/SimpleProcessor/FA.vhd" into library work
Parsing VHDL file "H:/xilinx/SimpleProcessor/MemorUnit.vhf" into library work
Parsing VHDL file "H:/xilinx/SimpleProcessor/ALU.vhf" into library work
Parsing VHDL file "H:/xilinx/SimpleProcessor/ControlUnit8.vhd" into library work
Parsing VHDL file "H:/xilinx/SimpleProcessor/ALUEightBit.vhf" into library work
Parsing VHDL file "H:/xilinx/SimpleProcessor/OPERATION8.vhf" into library work
Parsing VHDL file "H:/xilinx/SimpleProcessor/OP8_TB.vhd" into library work
Parsing VHDL file "H:/xilinx/SimpleProcessor/Processor.vhf" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package vcomponents
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture dataflow of entity FA [fa_default]
Compiling architecture and2_v of entity AND2 [and2_default]
Compiling architecture inv_v of entity INV [inv_default]
Compiling architecture xor2_v of entity XOR2 [xor2_default]
Compiling architecture or2_v of entity OR2 [or2_default]
Compiling architecture and4_v of entity AND4 [and4_default]
Compiling architecture or8_hxilinx_operation8_v of entity OR8_HXILINX_OPERATION8 [or8_hxilinx_operation8_default]
Compiling architecture behavioral of entity MUX3_MUSER_OPERATION8 [mux3_muser_operation8_default]
Compiling architecture behavioral of entity ALU_MUSER_OPERATION8 [alu_muser_operation8_default]
Compiling architecture nand2_v of entity NAND2 [nand2_default]
Compiling architecture behavioral of entity F_F_MUSER_OPERATION8 [f_f_muser_operation8_default]
Compiling architecture behavioral of entity MemorUnit_MUSER_OPERATION8 [memorunit_muser_operation8_defau...]
Compiling architecture behavioral of entity ALUEightBit_MUSER_OPERATION8 [alueightbit_muser_operation8_def...]
Compiling architecture behavioural of entity ControlUnit8 [controlunit8_default]
Compiling architecture behavioral of entity OPERATION8 [operation8_default]
Compiling architecture behavioral of entity operation8_operation8_sch_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 37 VHDL Units
Built simulation executable H:/xilinx/SimpleProcessor/OPERATION8_OPERATION8_sch_tb_isim_beh.exe
Fuse Memory Usage: 49972 KB
Fuse CPU Usage: 1796 ms
