// Seed: 736227644
module module_0;
  always @(posedge id_1) begin : LABEL_0
    #1;
    begin : LABEL_0
      id_1 = id_1;
    end
    assign id_1 = 1'b0;
  end
  id_3(
      1
  );
  wire id_4;
  assign id_2 = 1;
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    input tri0 id_0,
    input wor id_1,
    input tri id_2,
    input supply1 id_3,
    input wor id_4
    , id_18, id_19,
    input wor id_5,
    input supply1 id_6,
    input wire id_7,
    output logic id_8,
    output supply1 id_9,
    input logic id_10,
    input uwire id_11,
    input wor id_12,
    input tri1 id_13,
    input wand id_14,
    input uwire id_15
    , id_20,
    input tri1 id_16
);
  initial id_8 <= id_10;
  module_0 modCall_1 ();
endmodule
