// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module alveo_hls4ml_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_gmem0_AWVALID,
        m_axi_gmem0_AWREADY,
        m_axi_gmem0_AWADDR,
        m_axi_gmem0_AWID,
        m_axi_gmem0_AWLEN,
        m_axi_gmem0_AWSIZE,
        m_axi_gmem0_AWBURST,
        m_axi_gmem0_AWLOCK,
        m_axi_gmem0_AWCACHE,
        m_axi_gmem0_AWPROT,
        m_axi_gmem0_AWQOS,
        m_axi_gmem0_AWREGION,
        m_axi_gmem0_AWUSER,
        m_axi_gmem0_WVALID,
        m_axi_gmem0_WREADY,
        m_axi_gmem0_WDATA,
        m_axi_gmem0_WSTRB,
        m_axi_gmem0_WLAST,
        m_axi_gmem0_WID,
        m_axi_gmem0_WUSER,
        m_axi_gmem0_ARVALID,
        m_axi_gmem0_ARREADY,
        m_axi_gmem0_ARADDR,
        m_axi_gmem0_ARID,
        m_axi_gmem0_ARLEN,
        m_axi_gmem0_ARSIZE,
        m_axi_gmem0_ARBURST,
        m_axi_gmem0_ARLOCK,
        m_axi_gmem0_ARCACHE,
        m_axi_gmem0_ARPROT,
        m_axi_gmem0_ARQOS,
        m_axi_gmem0_ARREGION,
        m_axi_gmem0_ARUSER,
        m_axi_gmem0_RVALID,
        m_axi_gmem0_RREADY,
        m_axi_gmem0_RDATA,
        m_axi_gmem0_RLAST,
        m_axi_gmem0_RID,
        m_axi_gmem0_RFIFONUM,
        m_axi_gmem0_RUSER,
        m_axi_gmem0_RRESP,
        m_axi_gmem0_BVALID,
        m_axi_gmem0_BREADY,
        m_axi_gmem0_BRESP,
        m_axi_gmem0_BID,
        m_axi_gmem0_BUSER,
        in_stream1_68_din,
        in_stream1_68_num_data_valid,
        in_stream1_68_fifo_cap,
        in_stream1_68_full_n,
        in_stream1_68_write,
        in_stream1_67_din,
        in_stream1_67_num_data_valid,
        in_stream1_67_fifo_cap,
        in_stream1_67_full_n,
        in_stream1_67_write,
        in_stream1_66_din,
        in_stream1_66_num_data_valid,
        in_stream1_66_fifo_cap,
        in_stream1_66_full_n,
        in_stream1_66_write,
        in_stream1_65_din,
        in_stream1_65_num_data_valid,
        in_stream1_65_fifo_cap,
        in_stream1_65_full_n,
        in_stream1_65_write,
        in_stream1_64_din,
        in_stream1_64_num_data_valid,
        in_stream1_64_fifo_cap,
        in_stream1_64_full_n,
        in_stream1_64_write,
        in_stream1_63_din,
        in_stream1_63_num_data_valid,
        in_stream1_63_fifo_cap,
        in_stream1_63_full_n,
        in_stream1_63_write,
        in_stream1_62_din,
        in_stream1_62_num_data_valid,
        in_stream1_62_fifo_cap,
        in_stream1_62_full_n,
        in_stream1_62_write,
        in_stream1_61_din,
        in_stream1_61_num_data_valid,
        in_stream1_61_fifo_cap,
        in_stream1_61_full_n,
        in_stream1_61_write,
        in_stream1_60_din,
        in_stream1_60_num_data_valid,
        in_stream1_60_fifo_cap,
        in_stream1_60_full_n,
        in_stream1_60_write,
        in_stream1_59_din,
        in_stream1_59_num_data_valid,
        in_stream1_59_fifo_cap,
        in_stream1_59_full_n,
        in_stream1_59_write,
        in_stream1_58_din,
        in_stream1_58_num_data_valid,
        in_stream1_58_fifo_cap,
        in_stream1_58_full_n,
        in_stream1_58_write,
        in_stream1_57_din,
        in_stream1_57_num_data_valid,
        in_stream1_57_fifo_cap,
        in_stream1_57_full_n,
        in_stream1_57_write,
        in_stream1_56_din,
        in_stream1_56_num_data_valid,
        in_stream1_56_fifo_cap,
        in_stream1_56_full_n,
        in_stream1_56_write,
        in_stream1_55_din,
        in_stream1_55_num_data_valid,
        in_stream1_55_fifo_cap,
        in_stream1_55_full_n,
        in_stream1_55_write,
        in_stream1_54_din,
        in_stream1_54_num_data_valid,
        in_stream1_54_fifo_cap,
        in_stream1_54_full_n,
        in_stream1_54_write,
        in_stream1_53_din,
        in_stream1_53_num_data_valid,
        in_stream1_53_fifo_cap,
        in_stream1_53_full_n,
        in_stream1_53_write,
        in_stream1_52_din,
        in_stream1_52_num_data_valid,
        in_stream1_52_fifo_cap,
        in_stream1_52_full_n,
        in_stream1_52_write,
        in_stream1_51_din,
        in_stream1_51_num_data_valid,
        in_stream1_51_fifo_cap,
        in_stream1_51_full_n,
        in_stream1_51_write,
        in_stream1_50_din,
        in_stream1_50_num_data_valid,
        in_stream1_50_fifo_cap,
        in_stream1_50_full_n,
        in_stream1_50_write,
        in_stream1_49_din,
        in_stream1_49_num_data_valid,
        in_stream1_49_fifo_cap,
        in_stream1_49_full_n,
        in_stream1_49_write,
        in_stream1_48_din,
        in_stream1_48_num_data_valid,
        in_stream1_48_fifo_cap,
        in_stream1_48_full_n,
        in_stream1_48_write,
        in_stream1_47_din,
        in_stream1_47_num_data_valid,
        in_stream1_47_fifo_cap,
        in_stream1_47_full_n,
        in_stream1_47_write,
        in_stream1_46_din,
        in_stream1_46_num_data_valid,
        in_stream1_46_fifo_cap,
        in_stream1_46_full_n,
        in_stream1_46_write,
        in_stream1_45_din,
        in_stream1_45_num_data_valid,
        in_stream1_45_fifo_cap,
        in_stream1_45_full_n,
        in_stream1_45_write,
        in_stream1_44_din,
        in_stream1_44_num_data_valid,
        in_stream1_44_fifo_cap,
        in_stream1_44_full_n,
        in_stream1_44_write,
        in_stream1_43_din,
        in_stream1_43_num_data_valid,
        in_stream1_43_fifo_cap,
        in_stream1_43_full_n,
        in_stream1_43_write,
        in_stream1_42_din,
        in_stream1_42_num_data_valid,
        in_stream1_42_fifo_cap,
        in_stream1_42_full_n,
        in_stream1_42_write,
        in_stream1_41_din,
        in_stream1_41_num_data_valid,
        in_stream1_41_fifo_cap,
        in_stream1_41_full_n,
        in_stream1_41_write,
        in_stream1_40_din,
        in_stream1_40_num_data_valid,
        in_stream1_40_fifo_cap,
        in_stream1_40_full_n,
        in_stream1_40_write,
        in_stream1_39_din,
        in_stream1_39_num_data_valid,
        in_stream1_39_fifo_cap,
        in_stream1_39_full_n,
        in_stream1_39_write,
        in_stream1_38_din,
        in_stream1_38_num_data_valid,
        in_stream1_38_fifo_cap,
        in_stream1_38_full_n,
        in_stream1_38_write,
        in_stream1_37_din,
        in_stream1_37_num_data_valid,
        in_stream1_37_fifo_cap,
        in_stream1_37_full_n,
        in_stream1_37_write,
        in_stream1_36_din,
        in_stream1_36_num_data_valid,
        in_stream1_36_fifo_cap,
        in_stream1_36_full_n,
        in_stream1_36_write,
        in_stream1_35_din,
        in_stream1_35_num_data_valid,
        in_stream1_35_fifo_cap,
        in_stream1_35_full_n,
        in_stream1_35_write,
        in_stream1_34_din,
        in_stream1_34_num_data_valid,
        in_stream1_34_fifo_cap,
        in_stream1_34_full_n,
        in_stream1_34_write,
        in_stream1_33_din,
        in_stream1_33_num_data_valid,
        in_stream1_33_fifo_cap,
        in_stream1_33_full_n,
        in_stream1_33_write,
        in_stream1_32_din,
        in_stream1_32_num_data_valid,
        in_stream1_32_fifo_cap,
        in_stream1_32_full_n,
        in_stream1_32_write,
        in_stream1_31_din,
        in_stream1_31_num_data_valid,
        in_stream1_31_fifo_cap,
        in_stream1_31_full_n,
        in_stream1_31_write,
        in_stream1_30_din,
        in_stream1_30_num_data_valid,
        in_stream1_30_fifo_cap,
        in_stream1_30_full_n,
        in_stream1_30_write,
        in_stream1_29_din,
        in_stream1_29_num_data_valid,
        in_stream1_29_fifo_cap,
        in_stream1_29_full_n,
        in_stream1_29_write,
        in_stream1_28_din,
        in_stream1_28_num_data_valid,
        in_stream1_28_fifo_cap,
        in_stream1_28_full_n,
        in_stream1_28_write,
        in_stream1_27_din,
        in_stream1_27_num_data_valid,
        in_stream1_27_fifo_cap,
        in_stream1_27_full_n,
        in_stream1_27_write,
        in_stream1_26_din,
        in_stream1_26_num_data_valid,
        in_stream1_26_fifo_cap,
        in_stream1_26_full_n,
        in_stream1_26_write,
        in_stream1_25_din,
        in_stream1_25_num_data_valid,
        in_stream1_25_fifo_cap,
        in_stream1_25_full_n,
        in_stream1_25_write,
        in_stream1_24_din,
        in_stream1_24_num_data_valid,
        in_stream1_24_fifo_cap,
        in_stream1_24_full_n,
        in_stream1_24_write,
        in_stream1_23_din,
        in_stream1_23_num_data_valid,
        in_stream1_23_fifo_cap,
        in_stream1_23_full_n,
        in_stream1_23_write,
        in_stream1_22_din,
        in_stream1_22_num_data_valid,
        in_stream1_22_fifo_cap,
        in_stream1_22_full_n,
        in_stream1_22_write,
        in_stream1_21_din,
        in_stream1_21_num_data_valid,
        in_stream1_21_fifo_cap,
        in_stream1_21_full_n,
        in_stream1_21_write,
        in_stream1_20_din,
        in_stream1_20_num_data_valid,
        in_stream1_20_fifo_cap,
        in_stream1_20_full_n,
        in_stream1_20_write,
        in_stream1_19_din,
        in_stream1_19_num_data_valid,
        in_stream1_19_fifo_cap,
        in_stream1_19_full_n,
        in_stream1_19_write,
        in_stream1_18_din,
        in_stream1_18_num_data_valid,
        in_stream1_18_fifo_cap,
        in_stream1_18_full_n,
        in_stream1_18_write,
        in_stream1_17_din,
        in_stream1_17_num_data_valid,
        in_stream1_17_fifo_cap,
        in_stream1_17_full_n,
        in_stream1_17_write,
        in_stream1_16_din,
        in_stream1_16_num_data_valid,
        in_stream1_16_fifo_cap,
        in_stream1_16_full_n,
        in_stream1_16_write,
        in_stream1_15_din,
        in_stream1_15_num_data_valid,
        in_stream1_15_fifo_cap,
        in_stream1_15_full_n,
        in_stream1_15_write,
        in_stream1_14_din,
        in_stream1_14_num_data_valid,
        in_stream1_14_fifo_cap,
        in_stream1_14_full_n,
        in_stream1_14_write,
        in_stream1_13_din,
        in_stream1_13_num_data_valid,
        in_stream1_13_fifo_cap,
        in_stream1_13_full_n,
        in_stream1_13_write,
        in_stream1_12_din,
        in_stream1_12_num_data_valid,
        in_stream1_12_fifo_cap,
        in_stream1_12_full_n,
        in_stream1_12_write,
        in_stream1_11_din,
        in_stream1_11_num_data_valid,
        in_stream1_11_fifo_cap,
        in_stream1_11_full_n,
        in_stream1_11_write,
        in_stream1_10_din,
        in_stream1_10_num_data_valid,
        in_stream1_10_fifo_cap,
        in_stream1_10_full_n,
        in_stream1_10_write,
        in_stream1_9_din,
        in_stream1_9_num_data_valid,
        in_stream1_9_fifo_cap,
        in_stream1_9_full_n,
        in_stream1_9_write,
        in_stream1_8_din,
        in_stream1_8_num_data_valid,
        in_stream1_8_fifo_cap,
        in_stream1_8_full_n,
        in_stream1_8_write,
        in_stream1_7_din,
        in_stream1_7_num_data_valid,
        in_stream1_7_fifo_cap,
        in_stream1_7_full_n,
        in_stream1_7_write,
        in_stream1_6_din,
        in_stream1_6_num_data_valid,
        in_stream1_6_fifo_cap,
        in_stream1_6_full_n,
        in_stream1_6_write,
        in_stream1_5_din,
        in_stream1_5_num_data_valid,
        in_stream1_5_fifo_cap,
        in_stream1_5_full_n,
        in_stream1_5_write,
        in_stream1_4_din,
        in_stream1_4_num_data_valid,
        in_stream1_4_fifo_cap,
        in_stream1_4_full_n,
        in_stream1_4_write,
        in_stream1_3_din,
        in_stream1_3_num_data_valid,
        in_stream1_3_fifo_cap,
        in_stream1_3_full_n,
        in_stream1_3_write,
        in_stream1_2_din,
        in_stream1_2_num_data_valid,
        in_stream1_2_fifo_cap,
        in_stream1_2_full_n,
        in_stream1_2_write,
        in_stream1_1_din,
        in_stream1_1_num_data_valid,
        in_stream1_1_fifo_cap,
        in_stream1_1_full_n,
        in_stream1_1_write,
        in_stream1_0_din,
        in_stream1_0_num_data_valid,
        in_stream1_0_fifo_cap,
        in_stream1_0_full_n,
        in_stream1_0_write,
        in_stream1_69_din,
        in_stream1_69_num_data_valid,
        in_stream1_69_fifo_cap,
        in_stream1_69_full_n,
        in_stream1_69_write,
        sext_ln67
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_gmem0_AWVALID;
input   m_axi_gmem0_AWREADY;
output  [63:0] m_axi_gmem0_AWADDR;
output  [0:0] m_axi_gmem0_AWID;
output  [31:0] m_axi_gmem0_AWLEN;
output  [2:0] m_axi_gmem0_AWSIZE;
output  [1:0] m_axi_gmem0_AWBURST;
output  [1:0] m_axi_gmem0_AWLOCK;
output  [3:0] m_axi_gmem0_AWCACHE;
output  [2:0] m_axi_gmem0_AWPROT;
output  [3:0] m_axi_gmem0_AWQOS;
output  [3:0] m_axi_gmem0_AWREGION;
output  [0:0] m_axi_gmem0_AWUSER;
output   m_axi_gmem0_WVALID;
input   m_axi_gmem0_WREADY;
output  [31:0] m_axi_gmem0_WDATA;
output  [3:0] m_axi_gmem0_WSTRB;
output   m_axi_gmem0_WLAST;
output  [0:0] m_axi_gmem0_WID;
output  [0:0] m_axi_gmem0_WUSER;
output   m_axi_gmem0_ARVALID;
input   m_axi_gmem0_ARREADY;
output  [63:0] m_axi_gmem0_ARADDR;
output  [0:0] m_axi_gmem0_ARID;
output  [31:0] m_axi_gmem0_ARLEN;
output  [2:0] m_axi_gmem0_ARSIZE;
output  [1:0] m_axi_gmem0_ARBURST;
output  [1:0] m_axi_gmem0_ARLOCK;
output  [3:0] m_axi_gmem0_ARCACHE;
output  [2:0] m_axi_gmem0_ARPROT;
output  [3:0] m_axi_gmem0_ARQOS;
output  [3:0] m_axi_gmem0_ARREGION;
output  [0:0] m_axi_gmem0_ARUSER;
input   m_axi_gmem0_RVALID;
output   m_axi_gmem0_RREADY;
input  [31:0] m_axi_gmem0_RDATA;
input   m_axi_gmem0_RLAST;
input  [0:0] m_axi_gmem0_RID;
input  [8:0] m_axi_gmem0_RFIFONUM;
input  [0:0] m_axi_gmem0_RUSER;
input  [1:0] m_axi_gmem0_RRESP;
input   m_axi_gmem0_BVALID;
output   m_axi_gmem0_BREADY;
input  [1:0] m_axi_gmem0_BRESP;
input  [0:0] m_axi_gmem0_BID;
input  [0:0] m_axi_gmem0_BUSER;
output  [15:0] in_stream1_68_din;
input  [7:0] in_stream1_68_num_data_valid;
input  [7:0] in_stream1_68_fifo_cap;
input   in_stream1_68_full_n;
output   in_stream1_68_write;
output  [15:0] in_stream1_67_din;
input  [7:0] in_stream1_67_num_data_valid;
input  [7:0] in_stream1_67_fifo_cap;
input   in_stream1_67_full_n;
output   in_stream1_67_write;
output  [15:0] in_stream1_66_din;
input  [7:0] in_stream1_66_num_data_valid;
input  [7:0] in_stream1_66_fifo_cap;
input   in_stream1_66_full_n;
output   in_stream1_66_write;
output  [15:0] in_stream1_65_din;
input  [7:0] in_stream1_65_num_data_valid;
input  [7:0] in_stream1_65_fifo_cap;
input   in_stream1_65_full_n;
output   in_stream1_65_write;
output  [15:0] in_stream1_64_din;
input  [7:0] in_stream1_64_num_data_valid;
input  [7:0] in_stream1_64_fifo_cap;
input   in_stream1_64_full_n;
output   in_stream1_64_write;
output  [15:0] in_stream1_63_din;
input  [7:0] in_stream1_63_num_data_valid;
input  [7:0] in_stream1_63_fifo_cap;
input   in_stream1_63_full_n;
output   in_stream1_63_write;
output  [15:0] in_stream1_62_din;
input  [7:0] in_stream1_62_num_data_valid;
input  [7:0] in_stream1_62_fifo_cap;
input   in_stream1_62_full_n;
output   in_stream1_62_write;
output  [15:0] in_stream1_61_din;
input  [7:0] in_stream1_61_num_data_valid;
input  [7:0] in_stream1_61_fifo_cap;
input   in_stream1_61_full_n;
output   in_stream1_61_write;
output  [15:0] in_stream1_60_din;
input  [7:0] in_stream1_60_num_data_valid;
input  [7:0] in_stream1_60_fifo_cap;
input   in_stream1_60_full_n;
output   in_stream1_60_write;
output  [15:0] in_stream1_59_din;
input  [7:0] in_stream1_59_num_data_valid;
input  [7:0] in_stream1_59_fifo_cap;
input   in_stream1_59_full_n;
output   in_stream1_59_write;
output  [15:0] in_stream1_58_din;
input  [7:0] in_stream1_58_num_data_valid;
input  [7:0] in_stream1_58_fifo_cap;
input   in_stream1_58_full_n;
output   in_stream1_58_write;
output  [15:0] in_stream1_57_din;
input  [7:0] in_stream1_57_num_data_valid;
input  [7:0] in_stream1_57_fifo_cap;
input   in_stream1_57_full_n;
output   in_stream1_57_write;
output  [15:0] in_stream1_56_din;
input  [7:0] in_stream1_56_num_data_valid;
input  [7:0] in_stream1_56_fifo_cap;
input   in_stream1_56_full_n;
output   in_stream1_56_write;
output  [15:0] in_stream1_55_din;
input  [7:0] in_stream1_55_num_data_valid;
input  [7:0] in_stream1_55_fifo_cap;
input   in_stream1_55_full_n;
output   in_stream1_55_write;
output  [15:0] in_stream1_54_din;
input  [7:0] in_stream1_54_num_data_valid;
input  [7:0] in_stream1_54_fifo_cap;
input   in_stream1_54_full_n;
output   in_stream1_54_write;
output  [15:0] in_stream1_53_din;
input  [7:0] in_stream1_53_num_data_valid;
input  [7:0] in_stream1_53_fifo_cap;
input   in_stream1_53_full_n;
output   in_stream1_53_write;
output  [15:0] in_stream1_52_din;
input  [7:0] in_stream1_52_num_data_valid;
input  [7:0] in_stream1_52_fifo_cap;
input   in_stream1_52_full_n;
output   in_stream1_52_write;
output  [15:0] in_stream1_51_din;
input  [7:0] in_stream1_51_num_data_valid;
input  [7:0] in_stream1_51_fifo_cap;
input   in_stream1_51_full_n;
output   in_stream1_51_write;
output  [15:0] in_stream1_50_din;
input  [7:0] in_stream1_50_num_data_valid;
input  [7:0] in_stream1_50_fifo_cap;
input   in_stream1_50_full_n;
output   in_stream1_50_write;
output  [15:0] in_stream1_49_din;
input  [7:0] in_stream1_49_num_data_valid;
input  [7:0] in_stream1_49_fifo_cap;
input   in_stream1_49_full_n;
output   in_stream1_49_write;
output  [15:0] in_stream1_48_din;
input  [7:0] in_stream1_48_num_data_valid;
input  [7:0] in_stream1_48_fifo_cap;
input   in_stream1_48_full_n;
output   in_stream1_48_write;
output  [15:0] in_stream1_47_din;
input  [7:0] in_stream1_47_num_data_valid;
input  [7:0] in_stream1_47_fifo_cap;
input   in_stream1_47_full_n;
output   in_stream1_47_write;
output  [15:0] in_stream1_46_din;
input  [7:0] in_stream1_46_num_data_valid;
input  [7:0] in_stream1_46_fifo_cap;
input   in_stream1_46_full_n;
output   in_stream1_46_write;
output  [15:0] in_stream1_45_din;
input  [7:0] in_stream1_45_num_data_valid;
input  [7:0] in_stream1_45_fifo_cap;
input   in_stream1_45_full_n;
output   in_stream1_45_write;
output  [15:0] in_stream1_44_din;
input  [7:0] in_stream1_44_num_data_valid;
input  [7:0] in_stream1_44_fifo_cap;
input   in_stream1_44_full_n;
output   in_stream1_44_write;
output  [15:0] in_stream1_43_din;
input  [7:0] in_stream1_43_num_data_valid;
input  [7:0] in_stream1_43_fifo_cap;
input   in_stream1_43_full_n;
output   in_stream1_43_write;
output  [15:0] in_stream1_42_din;
input  [7:0] in_stream1_42_num_data_valid;
input  [7:0] in_stream1_42_fifo_cap;
input   in_stream1_42_full_n;
output   in_stream1_42_write;
output  [15:0] in_stream1_41_din;
input  [7:0] in_stream1_41_num_data_valid;
input  [7:0] in_stream1_41_fifo_cap;
input   in_stream1_41_full_n;
output   in_stream1_41_write;
output  [15:0] in_stream1_40_din;
input  [7:0] in_stream1_40_num_data_valid;
input  [7:0] in_stream1_40_fifo_cap;
input   in_stream1_40_full_n;
output   in_stream1_40_write;
output  [15:0] in_stream1_39_din;
input  [7:0] in_stream1_39_num_data_valid;
input  [7:0] in_stream1_39_fifo_cap;
input   in_stream1_39_full_n;
output   in_stream1_39_write;
output  [15:0] in_stream1_38_din;
input  [7:0] in_stream1_38_num_data_valid;
input  [7:0] in_stream1_38_fifo_cap;
input   in_stream1_38_full_n;
output   in_stream1_38_write;
output  [15:0] in_stream1_37_din;
input  [7:0] in_stream1_37_num_data_valid;
input  [7:0] in_stream1_37_fifo_cap;
input   in_stream1_37_full_n;
output   in_stream1_37_write;
output  [15:0] in_stream1_36_din;
input  [7:0] in_stream1_36_num_data_valid;
input  [7:0] in_stream1_36_fifo_cap;
input   in_stream1_36_full_n;
output   in_stream1_36_write;
output  [15:0] in_stream1_35_din;
input  [7:0] in_stream1_35_num_data_valid;
input  [7:0] in_stream1_35_fifo_cap;
input   in_stream1_35_full_n;
output   in_stream1_35_write;
output  [15:0] in_stream1_34_din;
input  [7:0] in_stream1_34_num_data_valid;
input  [7:0] in_stream1_34_fifo_cap;
input   in_stream1_34_full_n;
output   in_stream1_34_write;
output  [15:0] in_stream1_33_din;
input  [7:0] in_stream1_33_num_data_valid;
input  [7:0] in_stream1_33_fifo_cap;
input   in_stream1_33_full_n;
output   in_stream1_33_write;
output  [15:0] in_stream1_32_din;
input  [7:0] in_stream1_32_num_data_valid;
input  [7:0] in_stream1_32_fifo_cap;
input   in_stream1_32_full_n;
output   in_stream1_32_write;
output  [15:0] in_stream1_31_din;
input  [7:0] in_stream1_31_num_data_valid;
input  [7:0] in_stream1_31_fifo_cap;
input   in_stream1_31_full_n;
output   in_stream1_31_write;
output  [15:0] in_stream1_30_din;
input  [7:0] in_stream1_30_num_data_valid;
input  [7:0] in_stream1_30_fifo_cap;
input   in_stream1_30_full_n;
output   in_stream1_30_write;
output  [15:0] in_stream1_29_din;
input  [7:0] in_stream1_29_num_data_valid;
input  [7:0] in_stream1_29_fifo_cap;
input   in_stream1_29_full_n;
output   in_stream1_29_write;
output  [15:0] in_stream1_28_din;
input  [7:0] in_stream1_28_num_data_valid;
input  [7:0] in_stream1_28_fifo_cap;
input   in_stream1_28_full_n;
output   in_stream1_28_write;
output  [15:0] in_stream1_27_din;
input  [7:0] in_stream1_27_num_data_valid;
input  [7:0] in_stream1_27_fifo_cap;
input   in_stream1_27_full_n;
output   in_stream1_27_write;
output  [15:0] in_stream1_26_din;
input  [7:0] in_stream1_26_num_data_valid;
input  [7:0] in_stream1_26_fifo_cap;
input   in_stream1_26_full_n;
output   in_stream1_26_write;
output  [15:0] in_stream1_25_din;
input  [7:0] in_stream1_25_num_data_valid;
input  [7:0] in_stream1_25_fifo_cap;
input   in_stream1_25_full_n;
output   in_stream1_25_write;
output  [15:0] in_stream1_24_din;
input  [7:0] in_stream1_24_num_data_valid;
input  [7:0] in_stream1_24_fifo_cap;
input   in_stream1_24_full_n;
output   in_stream1_24_write;
output  [15:0] in_stream1_23_din;
input  [7:0] in_stream1_23_num_data_valid;
input  [7:0] in_stream1_23_fifo_cap;
input   in_stream1_23_full_n;
output   in_stream1_23_write;
output  [15:0] in_stream1_22_din;
input  [7:0] in_stream1_22_num_data_valid;
input  [7:0] in_stream1_22_fifo_cap;
input   in_stream1_22_full_n;
output   in_stream1_22_write;
output  [15:0] in_stream1_21_din;
input  [7:0] in_stream1_21_num_data_valid;
input  [7:0] in_stream1_21_fifo_cap;
input   in_stream1_21_full_n;
output   in_stream1_21_write;
output  [15:0] in_stream1_20_din;
input  [7:0] in_stream1_20_num_data_valid;
input  [7:0] in_stream1_20_fifo_cap;
input   in_stream1_20_full_n;
output   in_stream1_20_write;
output  [15:0] in_stream1_19_din;
input  [7:0] in_stream1_19_num_data_valid;
input  [7:0] in_stream1_19_fifo_cap;
input   in_stream1_19_full_n;
output   in_stream1_19_write;
output  [15:0] in_stream1_18_din;
input  [7:0] in_stream1_18_num_data_valid;
input  [7:0] in_stream1_18_fifo_cap;
input   in_stream1_18_full_n;
output   in_stream1_18_write;
output  [15:0] in_stream1_17_din;
input  [7:0] in_stream1_17_num_data_valid;
input  [7:0] in_stream1_17_fifo_cap;
input   in_stream1_17_full_n;
output   in_stream1_17_write;
output  [15:0] in_stream1_16_din;
input  [7:0] in_stream1_16_num_data_valid;
input  [7:0] in_stream1_16_fifo_cap;
input   in_stream1_16_full_n;
output   in_stream1_16_write;
output  [15:0] in_stream1_15_din;
input  [7:0] in_stream1_15_num_data_valid;
input  [7:0] in_stream1_15_fifo_cap;
input   in_stream1_15_full_n;
output   in_stream1_15_write;
output  [15:0] in_stream1_14_din;
input  [7:0] in_stream1_14_num_data_valid;
input  [7:0] in_stream1_14_fifo_cap;
input   in_stream1_14_full_n;
output   in_stream1_14_write;
output  [15:0] in_stream1_13_din;
input  [7:0] in_stream1_13_num_data_valid;
input  [7:0] in_stream1_13_fifo_cap;
input   in_stream1_13_full_n;
output   in_stream1_13_write;
output  [15:0] in_stream1_12_din;
input  [7:0] in_stream1_12_num_data_valid;
input  [7:0] in_stream1_12_fifo_cap;
input   in_stream1_12_full_n;
output   in_stream1_12_write;
output  [15:0] in_stream1_11_din;
input  [7:0] in_stream1_11_num_data_valid;
input  [7:0] in_stream1_11_fifo_cap;
input   in_stream1_11_full_n;
output   in_stream1_11_write;
output  [15:0] in_stream1_10_din;
input  [7:0] in_stream1_10_num_data_valid;
input  [7:0] in_stream1_10_fifo_cap;
input   in_stream1_10_full_n;
output   in_stream1_10_write;
output  [15:0] in_stream1_9_din;
input  [7:0] in_stream1_9_num_data_valid;
input  [7:0] in_stream1_9_fifo_cap;
input   in_stream1_9_full_n;
output   in_stream1_9_write;
output  [15:0] in_stream1_8_din;
input  [7:0] in_stream1_8_num_data_valid;
input  [7:0] in_stream1_8_fifo_cap;
input   in_stream1_8_full_n;
output   in_stream1_8_write;
output  [15:0] in_stream1_7_din;
input  [7:0] in_stream1_7_num_data_valid;
input  [7:0] in_stream1_7_fifo_cap;
input   in_stream1_7_full_n;
output   in_stream1_7_write;
output  [15:0] in_stream1_6_din;
input  [7:0] in_stream1_6_num_data_valid;
input  [7:0] in_stream1_6_fifo_cap;
input   in_stream1_6_full_n;
output   in_stream1_6_write;
output  [15:0] in_stream1_5_din;
input  [7:0] in_stream1_5_num_data_valid;
input  [7:0] in_stream1_5_fifo_cap;
input   in_stream1_5_full_n;
output   in_stream1_5_write;
output  [15:0] in_stream1_4_din;
input  [7:0] in_stream1_4_num_data_valid;
input  [7:0] in_stream1_4_fifo_cap;
input   in_stream1_4_full_n;
output   in_stream1_4_write;
output  [15:0] in_stream1_3_din;
input  [7:0] in_stream1_3_num_data_valid;
input  [7:0] in_stream1_3_fifo_cap;
input   in_stream1_3_full_n;
output   in_stream1_3_write;
output  [15:0] in_stream1_2_din;
input  [7:0] in_stream1_2_num_data_valid;
input  [7:0] in_stream1_2_fifo_cap;
input   in_stream1_2_full_n;
output   in_stream1_2_write;
output  [15:0] in_stream1_1_din;
input  [7:0] in_stream1_1_num_data_valid;
input  [7:0] in_stream1_1_fifo_cap;
input   in_stream1_1_full_n;
output   in_stream1_1_write;
output  [15:0] in_stream1_0_din;
input  [7:0] in_stream1_0_num_data_valid;
input  [7:0] in_stream1_0_fifo_cap;
input   in_stream1_0_full_n;
output   in_stream1_0_write;
output  [15:0] in_stream1_69_din;
input  [7:0] in_stream1_69_num_data_valid;
input  [7:0] in_stream1_69_fifo_cap;
input   in_stream1_69_full_n;
output   in_stream1_69_write;
input  [61:0] sext_ln67;

reg ap_idle;
reg m_axi_gmem0_RREADY;
reg in_stream1_68_write;
reg in_stream1_67_write;
reg in_stream1_66_write;
reg in_stream1_65_write;
reg in_stream1_64_write;
reg in_stream1_63_write;
reg in_stream1_62_write;
reg in_stream1_61_write;
reg in_stream1_60_write;
reg in_stream1_59_write;
reg in_stream1_58_write;
reg in_stream1_57_write;
reg in_stream1_56_write;
reg in_stream1_55_write;
reg in_stream1_54_write;
reg in_stream1_53_write;
reg in_stream1_52_write;
reg in_stream1_51_write;
reg in_stream1_50_write;
reg in_stream1_49_write;
reg in_stream1_48_write;
reg in_stream1_47_write;
reg in_stream1_46_write;
reg in_stream1_45_write;
reg in_stream1_44_write;
reg in_stream1_43_write;
reg in_stream1_42_write;
reg in_stream1_41_write;
reg in_stream1_40_write;
reg in_stream1_39_write;
reg in_stream1_38_write;
reg in_stream1_37_write;
reg in_stream1_36_write;
reg in_stream1_35_write;
reg in_stream1_34_write;
reg in_stream1_33_write;
reg in_stream1_32_write;
reg in_stream1_31_write;
reg in_stream1_30_write;
reg in_stream1_29_write;
reg in_stream1_28_write;
reg in_stream1_27_write;
reg in_stream1_26_write;
reg in_stream1_25_write;
reg in_stream1_24_write;
reg in_stream1_23_write;
reg in_stream1_22_write;
reg in_stream1_21_write;
reg in_stream1_20_write;
reg in_stream1_19_write;
reg in_stream1_18_write;
reg in_stream1_17_write;
reg in_stream1_16_write;
reg in_stream1_15_write;
reg in_stream1_14_write;
reg in_stream1_13_write;
reg in_stream1_12_write;
reg in_stream1_11_write;
reg in_stream1_10_write;
reg in_stream1_9_write;
reg in_stream1_8_write;
reg in_stream1_7_write;
reg in_stream1_6_write;
reg in_stream1_5_write;
reg in_stream1_4_write;
reg in_stream1_3_write;
reg in_stream1_2_write;
reg in_stream1_1_write;
reg in_stream1_0_write;
reg in_stream1_69_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] icmp_ln67_reg_1065;
reg   [0:0] trunc_ln68_reg_1078;
reg    ap_predicate_op99_read_state2;
reg    ap_block_state2_pp0_stage0_iter1;
reg   [6:0] select_ln67_reg_1074;
reg   [6:0] select_ln67_reg_1074_pp0_iter1_reg;
reg    ap_predicate_op250_write_state3;
reg    ap_block_state3_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln67_fu_880_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    gmem0_blk_n_R;
wire    ap_block_pp0_stage0;
reg    in_stream1_0_blk_n;
reg    in_stream1_1_blk_n;
reg    in_stream1_2_blk_n;
reg    in_stream1_3_blk_n;
reg    in_stream1_4_blk_n;
reg    in_stream1_5_blk_n;
reg    in_stream1_6_blk_n;
reg    in_stream1_7_blk_n;
reg    in_stream1_8_blk_n;
reg    in_stream1_9_blk_n;
reg    in_stream1_10_blk_n;
reg    in_stream1_11_blk_n;
reg    in_stream1_12_blk_n;
reg    in_stream1_13_blk_n;
reg    in_stream1_14_blk_n;
reg    in_stream1_15_blk_n;
reg    in_stream1_16_blk_n;
reg    in_stream1_17_blk_n;
reg    in_stream1_18_blk_n;
reg    in_stream1_19_blk_n;
reg    in_stream1_20_blk_n;
reg    in_stream1_21_blk_n;
reg    in_stream1_22_blk_n;
reg    in_stream1_23_blk_n;
reg    in_stream1_24_blk_n;
reg    in_stream1_25_blk_n;
reg    in_stream1_26_blk_n;
reg    in_stream1_27_blk_n;
reg    in_stream1_28_blk_n;
reg    in_stream1_29_blk_n;
reg    in_stream1_30_blk_n;
reg    in_stream1_31_blk_n;
reg    in_stream1_32_blk_n;
reg    in_stream1_33_blk_n;
reg    in_stream1_34_blk_n;
reg    in_stream1_35_blk_n;
reg    in_stream1_36_blk_n;
reg    in_stream1_37_blk_n;
reg    in_stream1_38_blk_n;
reg    in_stream1_39_blk_n;
reg    in_stream1_40_blk_n;
reg    in_stream1_41_blk_n;
reg    in_stream1_42_blk_n;
reg    in_stream1_43_blk_n;
reg    in_stream1_44_blk_n;
reg    in_stream1_45_blk_n;
reg    in_stream1_46_blk_n;
reg    in_stream1_47_blk_n;
reg    in_stream1_48_blk_n;
reg    in_stream1_49_blk_n;
reg    in_stream1_50_blk_n;
reg    in_stream1_51_blk_n;
reg    in_stream1_52_blk_n;
reg    in_stream1_53_blk_n;
reg    in_stream1_54_blk_n;
reg    in_stream1_55_blk_n;
reg    in_stream1_56_blk_n;
reg    in_stream1_57_blk_n;
reg    in_stream1_58_blk_n;
reg    in_stream1_59_blk_n;
reg    in_stream1_60_blk_n;
reg    in_stream1_61_blk_n;
reg    in_stream1_62_blk_n;
reg    in_stream1_63_blk_n;
reg    in_stream1_64_blk_n;
reg    in_stream1_65_blk_n;
reg    in_stream1_66_blk_n;
reg    in_stream1_67_blk_n;
reg    in_stream1_68_blk_n;
reg    in_stream1_69_blk_n;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln67_reg_1065_pp0_iter1_reg;
wire   [0:0] icmp_ln68_fu_895_p2;
reg   [0:0] icmp_ln68_reg_1069;
reg   [0:0] icmp_ln68_reg_1069_pp0_iter1_reg;
wire   [6:0] select_ln67_fu_901_p3;
wire   [0:0] trunc_ln68_fu_909_p1;
reg   [0:0] trunc_ln68_reg_1078_pp0_iter1_reg;
reg   [31:0] gmem0_addr_read_reg_1082;
reg    ap_condition_exit_pp0_iter1_stage0;
reg   [31:0] ap_phi_mux_empty_phi_fu_852_p4;
wire   [31:0] ap_phi_reg_pp0_iter2_empty_reg_849;
wire   [31:0] zext_ln68_fu_945_p1;
reg   [15:0] shiftreg_fu_336;
wire    ap_loop_init;
reg   [6:0] i1_fu_340;
wire   [6:0] add_ln68_fu_913_p2;
reg   [6:0] ap_sig_allocacmp_i1_load;
reg   [12:0] indvar_flatten_fu_344;
wire   [12:0] add_ln67_fu_886_p2;
reg   [12:0] ap_sig_allocacmp_indvar_flatten_load;
wire   [15:0] trunc_ln70_fu_950_p1;
reg    ap_block_pp0_stage0_01001;
wire   [15:0] select_ln67_1_fu_938_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_done_reg = 1'b0;
end

alveo_hls4ml_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln67_fu_880_p2 == 1'd0))) begin
            i1_fu_340 <= add_ln68_fu_913_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i1_fu_340 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln67_fu_880_p2 == 1'd0))) begin
            indvar_flatten_fu_344 <= add_ln67_fu_886_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_344 <= 13'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            shiftreg_fu_336 <= 16'd0;
        end else if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
            shiftreg_fu_336 <= {{ap_phi_mux_empty_phi_fu_852_p4[31:16]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        icmp_ln67_reg_1065 <= icmp_ln67_fu_880_p2;
        icmp_ln67_reg_1065_pp0_iter1_reg <= icmp_ln67_reg_1065;
        icmp_ln68_reg_1069_pp0_iter1_reg <= icmp_ln68_reg_1069;
        select_ln67_reg_1074_pp0_iter1_reg <= select_ln67_reg_1074;
        trunc_ln68_reg_1078_pp0_iter1_reg <= trunc_ln68_reg_1078;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_op99_read_state2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        gmem0_addr_read_reg_1082 <= m_axi_gmem0_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln67_fu_880_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln68_reg_1069 <= icmp_ln68_fu_895_p2;
        select_ln67_reg_1074 <= select_ln67_fu_901_p3;
        trunc_ln68_reg_1078 <= trunc_ln68_fu_909_p1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln67_fu_880_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln67_reg_1065 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln67_reg_1065_pp0_iter1_reg == 1'd0)) begin
        if ((trunc_ln68_reg_1078_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_empty_phi_fu_852_p4 = zext_ln68_fu_945_p1;
        end else if ((trunc_ln68_reg_1078_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_empty_phi_fu_852_p4 = gmem0_addr_read_reg_1082;
        end else begin
            ap_phi_mux_empty_phi_fu_852_p4 = ap_phi_reg_pp0_iter2_empty_reg_849;
        end
    end else begin
        ap_phi_mux_empty_phi_fu_852_p4 = ap_phi_reg_pp0_iter2_empty_reg_849;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_i1_load = 7'd0;
    end else begin
        ap_sig_allocacmp_i1_load = i1_fu_340;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten_load = 13'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_344;
    end
end

always @ (*) begin
    if (((ap_predicate_op99_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        gmem0_blk_n_R = m_axi_gmem0_RVALID;
    end else begin
        gmem0_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        in_stream1_0_blk_n = in_stream1_0_full_n;
    end else begin
        in_stream1_0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        in_stream1_0_write = 1'b1;
    end else begin
        in_stream1_0_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd10) & (1'b0 == ap_block_pp0_stage0))) begin
        in_stream1_10_blk_n = in_stream1_10_full_n;
    end else begin
        in_stream1_10_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd10) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        in_stream1_10_write = 1'b1;
    end else begin
        in_stream1_10_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd11) & (1'b0 == ap_block_pp0_stage0))) begin
        in_stream1_11_blk_n = in_stream1_11_full_n;
    end else begin
        in_stream1_11_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd11) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        in_stream1_11_write = 1'b1;
    end else begin
        in_stream1_11_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd12) & (1'b0 == ap_block_pp0_stage0))) begin
        in_stream1_12_blk_n = in_stream1_12_full_n;
    end else begin
        in_stream1_12_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd12) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        in_stream1_12_write = 1'b1;
    end else begin
        in_stream1_12_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd13) & (1'b0 == ap_block_pp0_stage0))) begin
        in_stream1_13_blk_n = in_stream1_13_full_n;
    end else begin
        in_stream1_13_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd13) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        in_stream1_13_write = 1'b1;
    end else begin
        in_stream1_13_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd14) & (1'b0 == ap_block_pp0_stage0))) begin
        in_stream1_14_blk_n = in_stream1_14_full_n;
    end else begin
        in_stream1_14_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd14) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        in_stream1_14_write = 1'b1;
    end else begin
        in_stream1_14_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd15) & (1'b0 == ap_block_pp0_stage0))) begin
        in_stream1_15_blk_n = in_stream1_15_full_n;
    end else begin
        in_stream1_15_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd15) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        in_stream1_15_write = 1'b1;
    end else begin
        in_stream1_15_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd16) & (1'b0 == ap_block_pp0_stage0))) begin
        in_stream1_16_blk_n = in_stream1_16_full_n;
    end else begin
        in_stream1_16_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd16) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        in_stream1_16_write = 1'b1;
    end else begin
        in_stream1_16_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd17) & (1'b0 == ap_block_pp0_stage0))) begin
        in_stream1_17_blk_n = in_stream1_17_full_n;
    end else begin
        in_stream1_17_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd17) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        in_stream1_17_write = 1'b1;
    end else begin
        in_stream1_17_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd18) & (1'b0 == ap_block_pp0_stage0))) begin
        in_stream1_18_blk_n = in_stream1_18_full_n;
    end else begin
        in_stream1_18_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd18) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        in_stream1_18_write = 1'b1;
    end else begin
        in_stream1_18_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd19) & (1'b0 == ap_block_pp0_stage0))) begin
        in_stream1_19_blk_n = in_stream1_19_full_n;
    end else begin
        in_stream1_19_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd19) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        in_stream1_19_write = 1'b1;
    end else begin
        in_stream1_19_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd1) & (1'b0 == ap_block_pp0_stage0))) begin
        in_stream1_1_blk_n = in_stream1_1_full_n;
    end else begin
        in_stream1_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        in_stream1_1_write = 1'b1;
    end else begin
        in_stream1_1_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd20) & (1'b0 == ap_block_pp0_stage0))) begin
        in_stream1_20_blk_n = in_stream1_20_full_n;
    end else begin
        in_stream1_20_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd20) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        in_stream1_20_write = 1'b1;
    end else begin
        in_stream1_20_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd21) & (1'b0 == ap_block_pp0_stage0))) begin
        in_stream1_21_blk_n = in_stream1_21_full_n;
    end else begin
        in_stream1_21_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd21) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        in_stream1_21_write = 1'b1;
    end else begin
        in_stream1_21_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd22) & (1'b0 == ap_block_pp0_stage0))) begin
        in_stream1_22_blk_n = in_stream1_22_full_n;
    end else begin
        in_stream1_22_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd22) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        in_stream1_22_write = 1'b1;
    end else begin
        in_stream1_22_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd23) & (1'b0 == ap_block_pp0_stage0))) begin
        in_stream1_23_blk_n = in_stream1_23_full_n;
    end else begin
        in_stream1_23_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd23) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        in_stream1_23_write = 1'b1;
    end else begin
        in_stream1_23_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd24) & (1'b0 == ap_block_pp0_stage0))) begin
        in_stream1_24_blk_n = in_stream1_24_full_n;
    end else begin
        in_stream1_24_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd24) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        in_stream1_24_write = 1'b1;
    end else begin
        in_stream1_24_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd25) & (1'b0 == ap_block_pp0_stage0))) begin
        in_stream1_25_blk_n = in_stream1_25_full_n;
    end else begin
        in_stream1_25_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd25) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        in_stream1_25_write = 1'b1;
    end else begin
        in_stream1_25_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd26) & (1'b0 == ap_block_pp0_stage0))) begin
        in_stream1_26_blk_n = in_stream1_26_full_n;
    end else begin
        in_stream1_26_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd26) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        in_stream1_26_write = 1'b1;
    end else begin
        in_stream1_26_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd27) & (1'b0 == ap_block_pp0_stage0))) begin
        in_stream1_27_blk_n = in_stream1_27_full_n;
    end else begin
        in_stream1_27_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd27) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        in_stream1_27_write = 1'b1;
    end else begin
        in_stream1_27_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd28) & (1'b0 == ap_block_pp0_stage0))) begin
        in_stream1_28_blk_n = in_stream1_28_full_n;
    end else begin
        in_stream1_28_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd28) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        in_stream1_28_write = 1'b1;
    end else begin
        in_stream1_28_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd29) & (1'b0 == ap_block_pp0_stage0))) begin
        in_stream1_29_blk_n = in_stream1_29_full_n;
    end else begin
        in_stream1_29_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd29) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        in_stream1_29_write = 1'b1;
    end else begin
        in_stream1_29_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd2) & (1'b0 == ap_block_pp0_stage0))) begin
        in_stream1_2_blk_n = in_stream1_2_full_n;
    end else begin
        in_stream1_2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd2) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        in_stream1_2_write = 1'b1;
    end else begin
        in_stream1_2_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd30) & (1'b0 == ap_block_pp0_stage0))) begin
        in_stream1_30_blk_n = in_stream1_30_full_n;
    end else begin
        in_stream1_30_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd30) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        in_stream1_30_write = 1'b1;
    end else begin
        in_stream1_30_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd31) & (1'b0 == ap_block_pp0_stage0))) begin
        in_stream1_31_blk_n = in_stream1_31_full_n;
    end else begin
        in_stream1_31_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd31) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        in_stream1_31_write = 1'b1;
    end else begin
        in_stream1_31_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd32) & (1'b0 == ap_block_pp0_stage0))) begin
        in_stream1_32_blk_n = in_stream1_32_full_n;
    end else begin
        in_stream1_32_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd32) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        in_stream1_32_write = 1'b1;
    end else begin
        in_stream1_32_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd33) & (1'b0 == ap_block_pp0_stage0))) begin
        in_stream1_33_blk_n = in_stream1_33_full_n;
    end else begin
        in_stream1_33_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd33) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        in_stream1_33_write = 1'b1;
    end else begin
        in_stream1_33_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd34) & (1'b0 == ap_block_pp0_stage0))) begin
        in_stream1_34_blk_n = in_stream1_34_full_n;
    end else begin
        in_stream1_34_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd34) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        in_stream1_34_write = 1'b1;
    end else begin
        in_stream1_34_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd35) & (1'b0 == ap_block_pp0_stage0))) begin
        in_stream1_35_blk_n = in_stream1_35_full_n;
    end else begin
        in_stream1_35_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd35) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        in_stream1_35_write = 1'b1;
    end else begin
        in_stream1_35_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd36) & (1'b0 == ap_block_pp0_stage0))) begin
        in_stream1_36_blk_n = in_stream1_36_full_n;
    end else begin
        in_stream1_36_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd36) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        in_stream1_36_write = 1'b1;
    end else begin
        in_stream1_36_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd37) & (1'b0 == ap_block_pp0_stage0))) begin
        in_stream1_37_blk_n = in_stream1_37_full_n;
    end else begin
        in_stream1_37_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd37) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        in_stream1_37_write = 1'b1;
    end else begin
        in_stream1_37_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd38) & (1'b0 == ap_block_pp0_stage0))) begin
        in_stream1_38_blk_n = in_stream1_38_full_n;
    end else begin
        in_stream1_38_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd38) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        in_stream1_38_write = 1'b1;
    end else begin
        in_stream1_38_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd39) & (1'b0 == ap_block_pp0_stage0))) begin
        in_stream1_39_blk_n = in_stream1_39_full_n;
    end else begin
        in_stream1_39_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd39) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        in_stream1_39_write = 1'b1;
    end else begin
        in_stream1_39_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd3) & (1'b0 == ap_block_pp0_stage0))) begin
        in_stream1_3_blk_n = in_stream1_3_full_n;
    end else begin
        in_stream1_3_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd3) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        in_stream1_3_write = 1'b1;
    end else begin
        in_stream1_3_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd40) & (1'b0 == ap_block_pp0_stage0))) begin
        in_stream1_40_blk_n = in_stream1_40_full_n;
    end else begin
        in_stream1_40_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd40) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        in_stream1_40_write = 1'b1;
    end else begin
        in_stream1_40_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd41) & (1'b0 == ap_block_pp0_stage0))) begin
        in_stream1_41_blk_n = in_stream1_41_full_n;
    end else begin
        in_stream1_41_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd41) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        in_stream1_41_write = 1'b1;
    end else begin
        in_stream1_41_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd42) & (1'b0 == ap_block_pp0_stage0))) begin
        in_stream1_42_blk_n = in_stream1_42_full_n;
    end else begin
        in_stream1_42_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd42) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        in_stream1_42_write = 1'b1;
    end else begin
        in_stream1_42_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd43) & (1'b0 == ap_block_pp0_stage0))) begin
        in_stream1_43_blk_n = in_stream1_43_full_n;
    end else begin
        in_stream1_43_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd43) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        in_stream1_43_write = 1'b1;
    end else begin
        in_stream1_43_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd44) & (1'b0 == ap_block_pp0_stage0))) begin
        in_stream1_44_blk_n = in_stream1_44_full_n;
    end else begin
        in_stream1_44_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd44) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        in_stream1_44_write = 1'b1;
    end else begin
        in_stream1_44_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd45) & (1'b0 == ap_block_pp0_stage0))) begin
        in_stream1_45_blk_n = in_stream1_45_full_n;
    end else begin
        in_stream1_45_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd45) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        in_stream1_45_write = 1'b1;
    end else begin
        in_stream1_45_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd46) & (1'b0 == ap_block_pp0_stage0))) begin
        in_stream1_46_blk_n = in_stream1_46_full_n;
    end else begin
        in_stream1_46_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd46) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        in_stream1_46_write = 1'b1;
    end else begin
        in_stream1_46_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd47) & (1'b0 == ap_block_pp0_stage0))) begin
        in_stream1_47_blk_n = in_stream1_47_full_n;
    end else begin
        in_stream1_47_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd47) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        in_stream1_47_write = 1'b1;
    end else begin
        in_stream1_47_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd48) & (1'b0 == ap_block_pp0_stage0))) begin
        in_stream1_48_blk_n = in_stream1_48_full_n;
    end else begin
        in_stream1_48_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd48) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        in_stream1_48_write = 1'b1;
    end else begin
        in_stream1_48_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd49) & (1'b0 == ap_block_pp0_stage0))) begin
        in_stream1_49_blk_n = in_stream1_49_full_n;
    end else begin
        in_stream1_49_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd49) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        in_stream1_49_write = 1'b1;
    end else begin
        in_stream1_49_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd4) & (1'b0 == ap_block_pp0_stage0))) begin
        in_stream1_4_blk_n = in_stream1_4_full_n;
    end else begin
        in_stream1_4_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd4) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        in_stream1_4_write = 1'b1;
    end else begin
        in_stream1_4_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd50) & (1'b0 == ap_block_pp0_stage0))) begin
        in_stream1_50_blk_n = in_stream1_50_full_n;
    end else begin
        in_stream1_50_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd50) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        in_stream1_50_write = 1'b1;
    end else begin
        in_stream1_50_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd51) & (1'b0 == ap_block_pp0_stage0))) begin
        in_stream1_51_blk_n = in_stream1_51_full_n;
    end else begin
        in_stream1_51_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd51) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        in_stream1_51_write = 1'b1;
    end else begin
        in_stream1_51_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd52) & (1'b0 == ap_block_pp0_stage0))) begin
        in_stream1_52_blk_n = in_stream1_52_full_n;
    end else begin
        in_stream1_52_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd52) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        in_stream1_52_write = 1'b1;
    end else begin
        in_stream1_52_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd53) & (1'b0 == ap_block_pp0_stage0))) begin
        in_stream1_53_blk_n = in_stream1_53_full_n;
    end else begin
        in_stream1_53_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd53) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        in_stream1_53_write = 1'b1;
    end else begin
        in_stream1_53_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd54) & (1'b0 == ap_block_pp0_stage0))) begin
        in_stream1_54_blk_n = in_stream1_54_full_n;
    end else begin
        in_stream1_54_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd54) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        in_stream1_54_write = 1'b1;
    end else begin
        in_stream1_54_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd55) & (1'b0 == ap_block_pp0_stage0))) begin
        in_stream1_55_blk_n = in_stream1_55_full_n;
    end else begin
        in_stream1_55_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd55) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        in_stream1_55_write = 1'b1;
    end else begin
        in_stream1_55_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd56) & (1'b0 == ap_block_pp0_stage0))) begin
        in_stream1_56_blk_n = in_stream1_56_full_n;
    end else begin
        in_stream1_56_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd56) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        in_stream1_56_write = 1'b1;
    end else begin
        in_stream1_56_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd57) & (1'b0 == ap_block_pp0_stage0))) begin
        in_stream1_57_blk_n = in_stream1_57_full_n;
    end else begin
        in_stream1_57_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd57) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        in_stream1_57_write = 1'b1;
    end else begin
        in_stream1_57_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd58) & (1'b0 == ap_block_pp0_stage0))) begin
        in_stream1_58_blk_n = in_stream1_58_full_n;
    end else begin
        in_stream1_58_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd58) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        in_stream1_58_write = 1'b1;
    end else begin
        in_stream1_58_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd59) & (1'b0 == ap_block_pp0_stage0))) begin
        in_stream1_59_blk_n = in_stream1_59_full_n;
    end else begin
        in_stream1_59_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd59) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        in_stream1_59_write = 1'b1;
    end else begin
        in_stream1_59_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd5) & (1'b0 == ap_block_pp0_stage0))) begin
        in_stream1_5_blk_n = in_stream1_5_full_n;
    end else begin
        in_stream1_5_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd5) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        in_stream1_5_write = 1'b1;
    end else begin
        in_stream1_5_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd60) & (1'b0 == ap_block_pp0_stage0))) begin
        in_stream1_60_blk_n = in_stream1_60_full_n;
    end else begin
        in_stream1_60_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd60) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        in_stream1_60_write = 1'b1;
    end else begin
        in_stream1_60_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd61) & (1'b0 == ap_block_pp0_stage0))) begin
        in_stream1_61_blk_n = in_stream1_61_full_n;
    end else begin
        in_stream1_61_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd61) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        in_stream1_61_write = 1'b1;
    end else begin
        in_stream1_61_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd62) & (1'b0 == ap_block_pp0_stage0))) begin
        in_stream1_62_blk_n = in_stream1_62_full_n;
    end else begin
        in_stream1_62_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd62) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        in_stream1_62_write = 1'b1;
    end else begin
        in_stream1_62_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd63) & (1'b0 == ap_block_pp0_stage0))) begin
        in_stream1_63_blk_n = in_stream1_63_full_n;
    end else begin
        in_stream1_63_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd63) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        in_stream1_63_write = 1'b1;
    end else begin
        in_stream1_63_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd64) & (1'b0 == ap_block_pp0_stage0))) begin
        in_stream1_64_blk_n = in_stream1_64_full_n;
    end else begin
        in_stream1_64_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd64) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        in_stream1_64_write = 1'b1;
    end else begin
        in_stream1_64_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd65) & (1'b0 == ap_block_pp0_stage0))) begin
        in_stream1_65_blk_n = in_stream1_65_full_n;
    end else begin
        in_stream1_65_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd65) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        in_stream1_65_write = 1'b1;
    end else begin
        in_stream1_65_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd66) & (1'b0 == ap_block_pp0_stage0))) begin
        in_stream1_66_blk_n = in_stream1_66_full_n;
    end else begin
        in_stream1_66_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd66) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        in_stream1_66_write = 1'b1;
    end else begin
        in_stream1_66_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd67) & (1'b0 == ap_block_pp0_stage0))) begin
        in_stream1_67_blk_n = in_stream1_67_full_n;
    end else begin
        in_stream1_67_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd67) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        in_stream1_67_write = 1'b1;
    end else begin
        in_stream1_67_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd68) & (1'b0 == ap_block_pp0_stage0))) begin
        in_stream1_68_blk_n = in_stream1_68_full_n;
    end else begin
        in_stream1_68_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd68) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        in_stream1_68_write = 1'b1;
    end else begin
        in_stream1_68_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op250_write_state3 == 1'b1))) begin
        in_stream1_69_blk_n = in_stream1_69_full_n;
    end else begin
        in_stream1_69_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op250_write_state3 == 1'b1))) begin
        in_stream1_69_write = 1'b1;
    end else begin
        in_stream1_69_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd6) & (1'b0 == ap_block_pp0_stage0))) begin
        in_stream1_6_blk_n = in_stream1_6_full_n;
    end else begin
        in_stream1_6_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd6) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        in_stream1_6_write = 1'b1;
    end else begin
        in_stream1_6_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd7) & (1'b0 == ap_block_pp0_stage0))) begin
        in_stream1_7_blk_n = in_stream1_7_full_n;
    end else begin
        in_stream1_7_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd7) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        in_stream1_7_write = 1'b1;
    end else begin
        in_stream1_7_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd8) & (1'b0 == ap_block_pp0_stage0))) begin
        in_stream1_8_blk_n = in_stream1_8_full_n;
    end else begin
        in_stream1_8_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd8) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        in_stream1_8_write = 1'b1;
    end else begin
        in_stream1_8_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd9) & (1'b0 == ap_block_pp0_stage0))) begin
        in_stream1_9_blk_n = in_stream1_9_full_n;
    end else begin
        in_stream1_9_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd9) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        in_stream1_9_write = 1'b1;
    end else begin
        in_stream1_9_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op99_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        m_axi_gmem0_RREADY = 1'b1;
    end else begin
        m_axi_gmem0_RREADY = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln67_fu_886_p2 = (ap_sig_allocacmp_indvar_flatten_load + 13'd1);

assign add_ln68_fu_913_p2 = (select_ln67_fu_901_p3 + 7'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_predicate_op99_read_state2 == 1'b1) & (m_axi_gmem0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (((in_stream1_69_full_n == 1'b0) & (ap_predicate_op250_write_state3 == 1'b1)) | ((in_stream1_0_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd0)) | ((in_stream1_1_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd1)) | ((in_stream1_2_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd2)) | ((in_stream1_3_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd3)) | ((in_stream1_4_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd4)) | ((in_stream1_5_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd5)) | ((in_stream1_6_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd6)) | ((in_stream1_7_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd7)) | ((in_stream1_8_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd8)) | ((in_stream1_9_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd9)) | ((in_stream1_10_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd10)) | ((in_stream1_11_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd11)) | ((in_stream1_12_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd12)) | ((in_stream1_13_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd13)) | ((in_stream1_14_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd14)) | ((in_stream1_15_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd15)) | ((in_stream1_16_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd16)) | ((in_stream1_17_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd17)) | ((in_stream1_18_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd18)) | ((in_stream1_19_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd19)) | ((in_stream1_20_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd20)) | ((in_stream1_21_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd21)) | ((in_stream1_22_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd22)) | ((in_stream1_23_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd23)) | ((in_stream1_24_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd24)) | ((in_stream1_25_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd25)) | ((in_stream1_26_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd26)) | ((in_stream1_27_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd27)) | ((in_stream1_28_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd28)) | ((in_stream1_29_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd29)) | ((in_stream1_30_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd30)) | ((in_stream1_31_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd31)) | ((in_stream1_32_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd32)) | ((in_stream1_33_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd33)) | ((in_stream1_34_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd34)) | ((in_stream1_35_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd35)) | ((in_stream1_36_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd36)) | ((in_stream1_37_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd37)) | ((in_stream1_38_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd38)) | ((in_stream1_39_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd39)) | ((in_stream1_40_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd40)) | ((in_stream1_41_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd41)) | ((in_stream1_42_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd42)) | ((in_stream1_43_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd43)) | ((in_stream1_44_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd44)) | ((in_stream1_45_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd45)) | ((in_stream1_46_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd46)) | ((in_stream1_47_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd47)) | ((in_stream1_48_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd48)) | ((in_stream1_49_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd49)) | ((in_stream1_50_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd50)) | ((in_stream1_51_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd51)) | ((in_stream1_52_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd52)) | ((in_stream1_53_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd53)) | ((in_stream1_54_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd54)) | ((in_stream1_55_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd55)) | ((in_stream1_56_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd56)) | ((in_stream1_57_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd57)) | ((in_stream1_58_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd58)) | ((in_stream1_59_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd59)) | ((in_stream1_60_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd60)) | ((in_stream1_61_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd61)) | ((in_stream1_62_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd62)) | ((in_stream1_63_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd63)) | ((in_stream1_64_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd64)) | ((in_stream1_65_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd65)) | ((in_stream1_66_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd66)) | ((in_stream1_67_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd67)) | ((select_ln67_reg_1074_pp0_iter1_reg == 7'd68) & (in_stream1_68_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_predicate_op99_read_state2 == 1'b1) & (m_axi_gmem0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (((in_stream1_69_full_n == 1'b0) & (ap_predicate_op250_write_state3 == 1'b1)) | ((in_stream1_0_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd0)) | ((in_stream1_1_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd1)) | ((in_stream1_2_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd2)) | ((in_stream1_3_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd3)) | ((in_stream1_4_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd4)) | ((in_stream1_5_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd5)) | ((in_stream1_6_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd6)) | ((in_stream1_7_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd7)) | ((in_stream1_8_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd8)) | ((in_stream1_9_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd9)) | ((in_stream1_10_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd10)) | ((in_stream1_11_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd11)) | ((in_stream1_12_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd12)) | ((in_stream1_13_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd13)) | ((in_stream1_14_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd14)) | ((in_stream1_15_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd15)) | ((in_stream1_16_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd16)) | ((in_stream1_17_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd17)) | ((in_stream1_18_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd18)) | ((in_stream1_19_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd19)) | ((in_stream1_20_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd20)) | ((in_stream1_21_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd21)) | ((in_stream1_22_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd22)) | ((in_stream1_23_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd23)) | ((in_stream1_24_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd24)) | ((in_stream1_25_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd25)) | ((in_stream1_26_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd26)) | ((in_stream1_27_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd27)) | ((in_stream1_28_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd28)) | ((in_stream1_29_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd29)) | ((in_stream1_30_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd30)) | ((in_stream1_31_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd31)) | ((in_stream1_32_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd32)) | ((in_stream1_33_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd33)) | ((in_stream1_34_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd34)) | ((in_stream1_35_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd35)) | ((in_stream1_36_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd36)) | ((in_stream1_37_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd37)) | ((in_stream1_38_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd38)) | ((in_stream1_39_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd39)) | ((in_stream1_40_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd40)) | ((in_stream1_41_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd41)) | ((in_stream1_42_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd42)) | ((in_stream1_43_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd43)) | ((in_stream1_44_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd44)) | ((in_stream1_45_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd45)) | ((in_stream1_46_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd46)) | ((in_stream1_47_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd47)) | ((in_stream1_48_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd48)) | ((in_stream1_49_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd49)) | ((in_stream1_50_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd50)) | ((in_stream1_51_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd51)) | ((in_stream1_52_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd52)) | ((in_stream1_53_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd53)) | ((in_stream1_54_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd54)) | ((in_stream1_55_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd55)) | ((in_stream1_56_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd56)) | ((in_stream1_57_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd57)) | ((in_stream1_58_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd58)) | ((in_stream1_59_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd59)) | ((in_stream1_60_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd60)) | ((in_stream1_61_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd61)) | ((in_stream1_62_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd62)) | ((in_stream1_63_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd63)) | ((in_stream1_64_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd64)) | ((in_stream1_65_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd65)) | ((in_stream1_66_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd66)) | ((in_stream1_67_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd67)) | ((select_ln67_reg_1074_pp0_iter1_reg == 7'd68) & (in_stream1_68_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_predicate_op99_read_state2 == 1'b1) & (m_axi_gmem0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (((in_stream1_69_full_n == 1'b0) & (ap_predicate_op250_write_state3 == 1'b1)) | ((in_stream1_0_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd0)) | ((in_stream1_1_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd1)) | ((in_stream1_2_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd2)) | ((in_stream1_3_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd3)) | ((in_stream1_4_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd4)) | ((in_stream1_5_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd5)) | ((in_stream1_6_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd6)) | ((in_stream1_7_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd7)) | ((in_stream1_8_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd8)) | ((in_stream1_9_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd9)) | ((in_stream1_10_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd10)) | ((in_stream1_11_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd11)) | ((in_stream1_12_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd12)) | ((in_stream1_13_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd13)) | ((in_stream1_14_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd14)) | ((in_stream1_15_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd15)) | ((in_stream1_16_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd16)) | ((in_stream1_17_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd17)) | ((in_stream1_18_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd18)) | ((in_stream1_19_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd19)) | ((in_stream1_20_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd20)) | ((in_stream1_21_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd21)) | ((in_stream1_22_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd22)) | ((in_stream1_23_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd23)) | ((in_stream1_24_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd24)) | ((in_stream1_25_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd25)) | ((in_stream1_26_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd26)) | ((in_stream1_27_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd27)) | ((in_stream1_28_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd28)) | ((in_stream1_29_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd29)) | ((in_stream1_30_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd30)) | ((in_stream1_31_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd31)) | ((in_stream1_32_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd32)) | ((in_stream1_33_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd33)) | ((in_stream1_34_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd34)) | ((in_stream1_35_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd35)) | ((in_stream1_36_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd36)) | ((in_stream1_37_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd37)) | ((in_stream1_38_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd38)) | ((in_stream1_39_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd39)) | ((in_stream1_40_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd40)) | ((in_stream1_41_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd41)) | ((in_stream1_42_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd42)) | ((in_stream1_43_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd43)) | ((in_stream1_44_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd44)) | ((in_stream1_45_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd45)) | ((in_stream1_46_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd46)) | ((in_stream1_47_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd47)) | ((in_stream1_48_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd48)) | ((in_stream1_49_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd49)) | ((in_stream1_50_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd50)) | ((in_stream1_51_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd51)) | ((in_stream1_52_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd52)) | ((in_stream1_53_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd53)) | ((in_stream1_54_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd54)) | ((in_stream1_55_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd55)) | ((in_stream1_56_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd56)) | ((in_stream1_57_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd57)) | ((in_stream1_58_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd58)) | ((in_stream1_59_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd59)) | ((in_stream1_60_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd60)) | ((in_stream1_61_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd61)) | ((in_stream1_62_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd62)) | ((in_stream1_63_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd63)) | ((in_stream1_64_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd64)) | ((in_stream1_65_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd65)) | ((in_stream1_66_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd66)) | ((in_stream1_67_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd67)) | ((select_ln67_reg_1074_pp0_iter1_reg == 7'd68) & (in_stream1_68_full_n == 1'b0)))));
end

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((ap_predicate_op99_read_state2 == 1'b1) & (m_axi_gmem0_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = (((in_stream1_69_full_n == 1'b0) & (ap_predicate_op250_write_state3 == 1'b1)) | ((in_stream1_0_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd0)) | ((in_stream1_1_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd1)) | ((in_stream1_2_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd2)) | ((in_stream1_3_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd3)) | ((in_stream1_4_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd4)) | ((in_stream1_5_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd5)) | ((in_stream1_6_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd6)) | ((in_stream1_7_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd7)) | ((in_stream1_8_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd8)) | ((in_stream1_9_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd9)) | ((in_stream1_10_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd10)) | ((in_stream1_11_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd11)) | ((in_stream1_12_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd12)) | ((in_stream1_13_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd13)) | ((in_stream1_14_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd14)) | ((in_stream1_15_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd15)) | ((in_stream1_16_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd16)) | ((in_stream1_17_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd17)) | ((in_stream1_18_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd18)) | ((in_stream1_19_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd19)) | ((in_stream1_20_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd20)) | ((in_stream1_21_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd21)) | ((in_stream1_22_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd22)) | ((in_stream1_23_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd23)) | ((in_stream1_24_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd24)) | ((in_stream1_25_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd25)) | ((in_stream1_26_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd26)) | ((in_stream1_27_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd27)) | ((in_stream1_28_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd28)) | ((in_stream1_29_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd29)) | ((in_stream1_30_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd30)) | ((in_stream1_31_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd31)) | ((in_stream1_32_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd32)) | ((in_stream1_33_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd33)) | ((in_stream1_34_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd34)) | ((in_stream1_35_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd35)) | ((in_stream1_36_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd36)) | ((in_stream1_37_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd37)) | ((in_stream1_38_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd38)) | ((in_stream1_39_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd39)) | ((in_stream1_40_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd40)) | ((in_stream1_41_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd41)) | ((in_stream1_42_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd42)) | ((in_stream1_43_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd43)) | ((in_stream1_44_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd44)) | ((in_stream1_45_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd45)) | ((in_stream1_46_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd46)) | ((in_stream1_47_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd47)) | ((in_stream1_48_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd48)) | ((in_stream1_49_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd49)) | ((in_stream1_50_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd50)) | ((in_stream1_51_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd51)) | ((in_stream1_52_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd52)) | ((in_stream1_53_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd53)) | ((in_stream1_54_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd54)) | ((in_stream1_55_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd55)) | ((in_stream1_56_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd56)) | ((in_stream1_57_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd57)) | ((in_stream1_58_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd58)) | ((in_stream1_59_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd59)) | ((in_stream1_60_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd60)) | ((in_stream1_61_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd61)) | ((in_stream1_62_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd62)) | ((in_stream1_63_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd63)) | ((in_stream1_64_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd64)) | ((in_stream1_65_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd65)) | ((in_stream1_66_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd66)) | ((in_stream1_67_full_n == 1'b0) & (select_ln67_reg_1074_pp0_iter1_reg == 7'd67)) | ((select_ln67_reg_1074_pp0_iter1_reg == 7'd68) & (in_stream1_68_full_n == 1'b0)));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter2_empty_reg_849 = 'bx;

always @ (*) begin
    ap_predicate_op250_write_state3 = ((select_ln67_reg_1074_pp0_iter1_reg == 7'd69) | ((select_ln67_reg_1074_pp0_iter1_reg == 7'd70) | ((select_ln67_reg_1074_pp0_iter1_reg == 7'd71) | ((select_ln67_reg_1074_pp0_iter1_reg == 7'd72) | ((select_ln67_reg_1074_pp0_iter1_reg == 7'd73) | ((select_ln67_reg_1074_pp0_iter1_reg == 7'd74) | ((select_ln67_reg_1074_pp0_iter1_reg == 7'd75) | ((select_ln67_reg_1074_pp0_iter1_reg == 7'd76) | ((select_ln67_reg_1074_pp0_iter1_reg == 7'd77) | ((select_ln67_reg_1074_pp0_iter1_reg == 7'd78) | ((select_ln67_reg_1074_pp0_iter1_reg == 7'd79) | ((select_ln67_reg_1074_pp0_iter1_reg == 7'd80) | ((select_ln67_reg_1074_pp0_iter1_reg == 7'd81) | ((select_ln67_reg_1074_pp0_iter1_reg == 7'd82) | ((select_ln67_reg_1074_pp0_iter1_reg == 7'd83) | ((select_ln67_reg_1074_pp0_iter1_reg == 7'd84) | ((select_ln67_reg_1074_pp0_iter1_reg == 7'd85) | ((select_ln67_reg_1074_pp0_iter1_reg == 7'd86) | ((select_ln67_reg_1074_pp0_iter1_reg == 7'd87) | ((select_ln67_reg_1074_pp0_iter1_reg == 7'd88) | ((select_ln67_reg_1074_pp0_iter1_reg == 7'd89) | ((select_ln67_reg_1074_pp0_iter1_reg == 7'd90) | ((select_ln67_reg_1074_pp0_iter1_reg == 7'd91) | ((select_ln67_reg_1074_pp0_iter1_reg == 7'd92) | ((select_ln67_reg_1074_pp0_iter1_reg == 7'd93) | ((select_ln67_reg_1074_pp0_iter1_reg == 7'd94) | ((select_ln67_reg_1074_pp0_iter1_reg == 7'd95) | ((select_ln67_reg_1074_pp0_iter1_reg == 7'd96) | ((select_ln67_reg_1074_pp0_iter1_reg == 7'd97) | ((select_ln67_reg_1074_pp0_iter1_reg == 7'd98) | ((select_ln67_reg_1074_pp0_iter1_reg == 7'd99) | ((select_ln67_reg_1074_pp0_iter1_reg == 7'd100) | ((select_ln67_reg_1074_pp0_iter1_reg == 7'd101) | ((select_ln67_reg_1074_pp0_iter1_reg == 7'd102) | ((select_ln67_reg_1074_pp0_iter1_reg == 7'd103) | ((select_ln67_reg_1074_pp0_iter1_reg == 7'd104) | ((select_ln67_reg_1074_pp0_iter1_reg == 7'd105) | ((select_ln67_reg_1074_pp0_iter1_reg == 7'd106) | ((select_ln67_reg_1074_pp0_iter1_reg == 7'd107) | ((select_ln67_reg_1074_pp0_iter1_reg == 7'd108) | ((select_ln67_reg_1074_pp0_iter1_reg == 7'd109) | ((select_ln67_reg_1074_pp0_iter1_reg == 7'd110) | ((select_ln67_reg_1074_pp0_iter1_reg == 7'd111) | ((select_ln67_reg_1074_pp0_iter1_reg == 7'd112) | ((select_ln67_reg_1074_pp0_iter1_reg == 7'd113) | ((select_ln67_reg_1074_pp0_iter1_reg == 7'd114) | ((select_ln67_reg_1074_pp0_iter1_reg == 7'd115) | ((select_ln67_reg_1074_pp0_iter1_reg == 7'd116) | ((select_ln67_reg_1074_pp0_iter1_reg == 7'd117) | ((select_ln67_reg_1074_pp0_iter1_reg == 7'd118) | ((select_ln67_reg_1074_pp0_iter1_reg == 7'd119) | ((select_ln67_reg_1074_pp0_iter1_reg == 7'd120) | ((select_ln67_reg_1074_pp0_iter1_reg == 7'd121) | ((select_ln67_reg_1074_pp0_iter1_reg == 7'd122) | ((select_ln67_reg_1074_pp0_iter1_reg == 7'd123) | ((select_ln67_reg_1074_pp0_iter1_reg == 7'd124) | ((select_ln67_reg_1074_pp0_iter1_reg == 7'd125) | ((select_ln67_reg_1074_pp0_iter1_reg == 7'd126) | (select_ln67_reg_1074_pp0_iter1_reg == 7'd127)))))))))))))))))))))))))))))))))))))))))))))))))))))))))));
end

always @ (*) begin
    ap_predicate_op99_read_state2 = ((trunc_ln68_reg_1078 == 1'd0) & (icmp_ln67_reg_1065 == 1'd0));
end

assign icmp_ln67_fu_880_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 13'd5110) ? 1'b1 : 1'b0);

assign icmp_ln68_fu_895_p2 = ((ap_sig_allocacmp_i1_load == 7'd70) ? 1'b1 : 1'b0);

assign in_stream1_0_din = trunc_ln70_fu_950_p1;

assign in_stream1_10_din = trunc_ln70_fu_950_p1;

assign in_stream1_11_din = trunc_ln70_fu_950_p1;

assign in_stream1_12_din = trunc_ln70_fu_950_p1;

assign in_stream1_13_din = trunc_ln70_fu_950_p1;

assign in_stream1_14_din = trunc_ln70_fu_950_p1;

assign in_stream1_15_din = trunc_ln70_fu_950_p1;

assign in_stream1_16_din = trunc_ln70_fu_950_p1;

assign in_stream1_17_din = trunc_ln70_fu_950_p1;

assign in_stream1_18_din = trunc_ln70_fu_950_p1;

assign in_stream1_19_din = trunc_ln70_fu_950_p1;

assign in_stream1_1_din = trunc_ln70_fu_950_p1;

assign in_stream1_20_din = trunc_ln70_fu_950_p1;

assign in_stream1_21_din = trunc_ln70_fu_950_p1;

assign in_stream1_22_din = trunc_ln70_fu_950_p1;

assign in_stream1_23_din = trunc_ln70_fu_950_p1;

assign in_stream1_24_din = trunc_ln70_fu_950_p1;

assign in_stream1_25_din = trunc_ln70_fu_950_p1;

assign in_stream1_26_din = trunc_ln70_fu_950_p1;

assign in_stream1_27_din = trunc_ln70_fu_950_p1;

assign in_stream1_28_din = trunc_ln70_fu_950_p1;

assign in_stream1_29_din = trunc_ln70_fu_950_p1;

assign in_stream1_2_din = trunc_ln70_fu_950_p1;

assign in_stream1_30_din = trunc_ln70_fu_950_p1;

assign in_stream1_31_din = trunc_ln70_fu_950_p1;

assign in_stream1_32_din = trunc_ln70_fu_950_p1;

assign in_stream1_33_din = trunc_ln70_fu_950_p1;

assign in_stream1_34_din = trunc_ln70_fu_950_p1;

assign in_stream1_35_din = trunc_ln70_fu_950_p1;

assign in_stream1_36_din = trunc_ln70_fu_950_p1;

assign in_stream1_37_din = trunc_ln70_fu_950_p1;

assign in_stream1_38_din = trunc_ln70_fu_950_p1;

assign in_stream1_39_din = trunc_ln70_fu_950_p1;

assign in_stream1_3_din = trunc_ln70_fu_950_p1;

assign in_stream1_40_din = trunc_ln70_fu_950_p1;

assign in_stream1_41_din = trunc_ln70_fu_950_p1;

assign in_stream1_42_din = trunc_ln70_fu_950_p1;

assign in_stream1_43_din = trunc_ln70_fu_950_p1;

assign in_stream1_44_din = trunc_ln70_fu_950_p1;

assign in_stream1_45_din = trunc_ln70_fu_950_p1;

assign in_stream1_46_din = trunc_ln70_fu_950_p1;

assign in_stream1_47_din = trunc_ln70_fu_950_p1;

assign in_stream1_48_din = trunc_ln70_fu_950_p1;

assign in_stream1_49_din = trunc_ln70_fu_950_p1;

assign in_stream1_4_din = trunc_ln70_fu_950_p1;

assign in_stream1_50_din = trunc_ln70_fu_950_p1;

assign in_stream1_51_din = trunc_ln70_fu_950_p1;

assign in_stream1_52_din = trunc_ln70_fu_950_p1;

assign in_stream1_53_din = trunc_ln70_fu_950_p1;

assign in_stream1_54_din = trunc_ln70_fu_950_p1;

assign in_stream1_55_din = trunc_ln70_fu_950_p1;

assign in_stream1_56_din = trunc_ln70_fu_950_p1;

assign in_stream1_57_din = trunc_ln70_fu_950_p1;

assign in_stream1_58_din = trunc_ln70_fu_950_p1;

assign in_stream1_59_din = trunc_ln70_fu_950_p1;

assign in_stream1_5_din = trunc_ln70_fu_950_p1;

assign in_stream1_60_din = trunc_ln70_fu_950_p1;

assign in_stream1_61_din = trunc_ln70_fu_950_p1;

assign in_stream1_62_din = trunc_ln70_fu_950_p1;

assign in_stream1_63_din = trunc_ln70_fu_950_p1;

assign in_stream1_64_din = trunc_ln70_fu_950_p1;

assign in_stream1_65_din = trunc_ln70_fu_950_p1;

assign in_stream1_66_din = trunc_ln70_fu_950_p1;

assign in_stream1_67_din = trunc_ln70_fu_950_p1;

assign in_stream1_68_din = trunc_ln70_fu_950_p1;

assign in_stream1_69_din = trunc_ln70_fu_950_p1;

assign in_stream1_6_din = trunc_ln70_fu_950_p1;

assign in_stream1_7_din = trunc_ln70_fu_950_p1;

assign in_stream1_8_din = trunc_ln70_fu_950_p1;

assign in_stream1_9_din = trunc_ln70_fu_950_p1;

assign m_axi_gmem0_ARADDR = 64'd0;

assign m_axi_gmem0_ARBURST = 2'd0;

assign m_axi_gmem0_ARCACHE = 4'd0;

assign m_axi_gmem0_ARID = 1'd0;

assign m_axi_gmem0_ARLEN = 32'd0;

assign m_axi_gmem0_ARLOCK = 2'd0;

assign m_axi_gmem0_ARPROT = 3'd0;

assign m_axi_gmem0_ARQOS = 4'd0;

assign m_axi_gmem0_ARREGION = 4'd0;

assign m_axi_gmem0_ARSIZE = 3'd0;

assign m_axi_gmem0_ARUSER = 1'd0;

assign m_axi_gmem0_ARVALID = 1'b0;

assign m_axi_gmem0_AWADDR = 64'd0;

assign m_axi_gmem0_AWBURST = 2'd0;

assign m_axi_gmem0_AWCACHE = 4'd0;

assign m_axi_gmem0_AWID = 1'd0;

assign m_axi_gmem0_AWLEN = 32'd0;

assign m_axi_gmem0_AWLOCK = 2'd0;

assign m_axi_gmem0_AWPROT = 3'd0;

assign m_axi_gmem0_AWQOS = 4'd0;

assign m_axi_gmem0_AWREGION = 4'd0;

assign m_axi_gmem0_AWSIZE = 3'd0;

assign m_axi_gmem0_AWUSER = 1'd0;

assign m_axi_gmem0_AWVALID = 1'b0;

assign m_axi_gmem0_BREADY = 1'b0;

assign m_axi_gmem0_WDATA = 32'd0;

assign m_axi_gmem0_WID = 1'd0;

assign m_axi_gmem0_WLAST = 1'b0;

assign m_axi_gmem0_WSTRB = 4'd0;

assign m_axi_gmem0_WUSER = 1'd0;

assign m_axi_gmem0_WVALID = 1'b0;

assign select_ln67_1_fu_938_p3 = ((icmp_ln68_reg_1069_pp0_iter1_reg[0:0] == 1'b1) ? 16'd0 : shiftreg_fu_336);

assign select_ln67_fu_901_p3 = ((icmp_ln68_fu_895_p2[0:0] == 1'b1) ? 7'd0 : ap_sig_allocacmp_i1_load);

assign trunc_ln68_fu_909_p1 = select_ln67_fu_901_p3[0:0];

assign trunc_ln70_fu_950_p1 = ap_phi_mux_empty_phi_fu_852_p4[15:0];

assign zext_ln68_fu_945_p1 = select_ln67_1_fu_938_p3;

endmodule //alveo_hls4ml_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2
