INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adam/repos/sig-gen-name-tbd/vivado/PL_PROJ_MASTER/PL_PROJ/PL_PROJ.srcs/sources_1/imports/ip/ch_unit_v993/src/ch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ch_unit
INFO: [VRFC 10-2458] undeclared symbol playback_clk, assumed default net type wire [/home/adam/repos/sig-gen-name-tbd/vivado/PL_PROJ_MASTER/PL_PROJ/PL_PROJ.srcs/sources_1/imports/ip/ch_unit_v993/src/ch_unit.v:37]
INFO: [VRFC 10-2458] undeclared symbol write_oneshot, assumed default net type wire [/home/adam/repos/sig-gen-name-tbd/vivado/PL_PROJ_MASTER/PL_PROJ/PL_PROJ.srcs/sources_1/imports/ip/ch_unit_v993/src/ch_unit.v:49]
INFO: [VRFC 10-2458] undeclared symbol wen, assumed default net type wire [/home/adam/repos/sig-gen-name-tbd/vivado/PL_PROJ_MASTER/PL_PROJ/PL_PROJ.srcs/sources_1/imports/ip/ch_unit_v993/src/ch_unit.v:51]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adam/repos/sig-gen-name-tbd/vivado/PL_PROJ_MASTER/PL_PROJ/PL_PROJ.srcs/sources_1/imports/ip/clk_enable_signa_ip/src/clk_en_signal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_en_sig
INFO: [VRFC 10-2458] undeclared symbol write_os, assumed default net type wire [/home/adam/repos/sig-gen-name-tbd/vivado/PL_PROJ_MASTER/PL_PROJ/PL_PROJ.srcs/sources_1/imports/ip/clk_enable_signa_ip/src/clk_en_signal.v:19]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adam/repos/sig-gen-name-tbd/vivado/PL_PROJ_MASTER/PL_PROJ/PL_PROJ.srcs/sources_1/new/four_ch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_ch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adam/repos/sig-gen-name-tbd/vivado/PL_PROJ_MASTER/PL_PROJ/PL_PROJ.srcs/sources_1/new/four_gpio_ch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_gpio_ch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adam/repos/sig-gen-name-tbd/vivado/PL_PROJ_MASTER/PL_PROJ/PL_PROJ.srcs/sources_1/new/gpio_to_ch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio_to_ch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adam/repos/sig-gen-name-tbd/vivado/PL_PROJ_MASTER/PL_PROJ/PL_PROJ.srcs/sources_1/new/pl_sys_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pl_sys_top
INFO: [VRFC 10-2458] undeclared symbol o_ch_0_gpio_playback_done, assumed default net type wire [/home/adam/repos/sig-gen-name-tbd/vivado/PL_PROJ_MASTER/PL_PROJ/PL_PROJ.srcs/sources_1/new/pl_sys_top.v:53]
INFO: [VRFC 10-2458] undeclared symbol o_ch_1_gpio_playback_done, assumed default net type wire [/home/adam/repos/sig-gen-name-tbd/vivado/PL_PROJ_MASTER/PL_PROJ/PL_PROJ.srcs/sources_1/new/pl_sys_top.v:54]
INFO: [VRFC 10-2458] undeclared symbol o_ch_2_gpio_playback_done, assumed default net type wire [/home/adam/repos/sig-gen-name-tbd/vivado/PL_PROJ_MASTER/PL_PROJ/PL_PROJ.srcs/sources_1/new/pl_sys_top.v:55]
INFO: [VRFC 10-2458] undeclared symbol o_ch_3_gpio_playback_done, assumed default net type wire [/home/adam/repos/sig-gen-name-tbd/vivado/PL_PROJ_MASTER/PL_PROJ/PL_PROJ.srcs/sources_1/new/pl_sys_top.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adam/repos/sig-gen-name-tbd/vivado/PL_PROJ_MASTER/PL_PROJ/PL_PROJ.srcs/sources_1/imports/ip/clk_enable_signa_ip/src/pos_oneshot.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pos_oneshot
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adam/repos/sig-gen-name-tbd/vivado/PL_PROJ_MASTER/PL_PROJ/PL_PROJ.srcs/sources_1/imports/ip/ch_unit_v993/src/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adam/repos/sig-gen-name-tbd/vivado/PL_PROJ_MASTER/PL_PROJ/PL_PROJ.srcs/sources_1/imports/ip/ch_unit_v993/src/ram_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_ctrl
INFO: [VRFC 10-2458] undeclared symbol write_addr_oneshot, assumed default net type wire [/home/adam/repos/sig-gen-name-tbd/vivado/PL_PROJ_MASTER/PL_PROJ/PL_PROJ.srcs/sources_1/imports/ip/ch_unit_v993/src/ram_ctrl.v:37]
INFO: [VRFC 10-2458] undeclared symbol write_stop_addr_oneshot, assumed default net type wire [/home/adam/repos/sig-gen-name-tbd/vivado/PL_PROJ_MASTER/PL_PROJ/PL_PROJ.srcs/sources_1/imports/ip/ch_unit_v993/src/ram_ctrl.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adam/repos/sig-gen-name-tbd/vivado/PL_PROJ_MASTER/PL_PROJ/PL_PROJ.srcs/sim_1/new/pl_sys_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pl_sys_top_tb
