#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Mon Mar 27 16:43:01 2023
# Process ID: 21564
# Current directory: D:/PROJECTS/camera_system-master-Ori/ip_repo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent712 D:\PROJECTS\camera_system-master-Ori\ip_repo\edit_myip_v1_0.xpr
# Log file: D:/PROJECTS/camera_system-master-Ori/ip_repo/vivado.log
# Journal file: D:/PROJECTS/camera_system-master-Ori/ip_repo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/PROJECTS/camera_system-master-Ori/ip_repo/edit_myip_v1_0.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/PROJECTS/camera_system-master-Ori/ip_repo/myip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado_2016/Vivado/2016.4/data/ip'.
opopen_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 847.973 ; gain = 139.43ipipx::open_ipxact_file D:/PROJECTS/camera_system-master-Ori/ip_repo/myip_1.0/component.xml
WARNING: [IP_Flow 19-4308] Project file 'src/hsvConverter.v' is not found in the component files. Please add the packaging file if necessary.
WARNING: [IP_Flow 19-4308] Project file 'src/ImageIPU.v' is not found in the component files. Please add the packaging file if necessary.
WARNING: [IP_Flow 19-4308] Project file 'src/hsvConverter.v' is not found in the component files. Please add the packaging file if necessary.
WARNING: [IP_Flow 19-4308] Project file 'src/ImageIPU.v' is not found in the component files. Please add the packaging file if necessary.
ipx::remove_bus_interface S00_AXIS_CLK [ipx::current_core]
set_property is_include true [ipx::get_files hdl/myip_v1_0_S00_AXIS.v -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files hdl/myip_v1_0_M00_AXIS.v -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files hdl/myip_v1_0.v -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files hdl/myip_v1_0_S00_AXIS.v -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files hdl/myip_v1_0_M00_AXIS.v -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files hdl/myip_v1_0.v -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files xgui/myip_v1_0.tcl -of_objects [ipx::get_file_groups xilinx_xpgui -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files bd/bd.tcl -of_objects [ipx::get_file_groups bd_tcl -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files hdl/myip_v1_0_S00_AXIS.v -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files hdl/myip_v1_0_M00_AXIS.v -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files hdl/myip_v1_0.v -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files hdl/myip_v1_0_S00_AXIS.v -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files hdl/myip_v1_0_M00_AXIS.v -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files hdl/myip_v1_0.v -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files xgui/myip_v1_0.tcl -of_objects [ipx::get_file_groups xilinx_xpgui -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files bd/bd.tcl -of_objects [ipx::get_file_groups bd_tcl -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files hdl/myip_v1_0_S00_AXIS.v -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files hdl/myip_v1_0_M00_AXIS.v -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files hdl/myip_v1_0.v -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files hdl/myip_v1_0_S00_AXIS.v -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files hdl/myip_v1_0_M00_AXIS.v -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files hdl/myip_v1_0.v -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files xgui/myip_v1_0.tcl -of_objects [ipx::get_file_groups xilinx_xpgui -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files bd/bd.tcl -of_objects [ipx::get_file_groups bd_tcl -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files xgui/myip_v1_0.tcl -of_objects [ipx::get_file_groups xilinx_xpgui -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files bd/bd.tcl -of_objects [ipx::get_file_groups bd_tcl -of_objects [ipx::current_core]]]
ipx::merge_project_changes files [ipx::current_core]
ipx::add_bus_interface a_clk [ipx::current_core]
set_property abstraction_type_vlnv xilinx.com:interface:axis_rtl:1.0 [ipx::get_bus_interfaces a_clk -of_objects [ipx::current_core]]
set_property bus_type_vlnv xilinx.com:interface:axis:1.0 [ipx::get_bus_interfaces a_clk -of_objects [ipx::current_core]]
set_property interface_mode master [ipx::get_bus_interfaces a_clk -of_objects [ipx::current_core]]
ipx::remove_bus_interface a_clk [ipx::current_core]
ipx::merge_project_changes ports [ipx::current_core]
WARNING: [IP_Flow 19-4300] HDL parameter 'C_S00_AXIS_TDATA_WIDTH' has its value changed from '32' to '8'.
