OpenROAD b57893514040c5aa453ab5c104f35d1173a8add9 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO GPL-0002] DBU: 2000
[INFO GPL-0003] SiteSize: 380 2800
[INFO GPL-0004] CoreAreaLxLy: 4180 5600
[INFO GPL-0005] CoreAreaUxUy: 980020 980000
[INFO GPL-0006] NumInstances: 61761
[INFO GPL-0007] NumPlaceInstances: 60365
[INFO GPL-0008] NumFixedInstances: 1396
[INFO GPL-0009] NumDummyInstances: 0
[INFO GPL-0010] NumNets: 61320
[INFO GPL-0011] NumPins: 195834
[INFO GPL-0012] DieAreaLxLy: 0 0
[INFO GPL-0013] DieAreaUxUy: 984040 984040
[INFO GPL-0014] CoreAreaLxLy: 4180 5600
[INFO GPL-0015] CoreAreaUxUy: 980020 980000
[INFO GPL-0016] CoreArea: 950858496000
[INFO GPL-0017] NonPlaceInstsArea: 1485344000
[INFO GPL-0018] PlaceInstsArea: 360640672000
[INFO GPL-0019] Util(%): 37.99
[INFO GPL-0020] StdInstsArea: 360640672000
[INFO GPL-0021] MacroInstsArea: 0
[InitialPlace]  Iter: 1 CG residual: 0.00176766 HPWL: 1103509572
[InitialPlace]  Iter: 2 CG residual: 0.00172656 HPWL: 560504840
[InitialPlace]  Iter: 3 CG residual: 0.00099819 HPWL: 543578157
[InitialPlace]  Iter: 4 CG residual: 0.00056241 HPWL: 514259651
[InitialPlace]  Iter: 5 CG residual: 0.00035644 HPWL: 498087578
[InitialPlace]  Iter: 6 CG residual: 0.00027981 HPWL: 483211600
[InitialPlace]  Iter: 7 CG residual: 0.00019395 HPWL: 471181315
[InitialPlace]  Iter: 8 CG residual: 0.00022125 HPWL: 463902265
[InitialPlace]  Iter: 9 CG residual: 0.00015094 HPWL: 459581667
[InitialPlace]  Iter: 10 CG residual: 0.00006830 HPWL: 457689302
[InitialPlace]  Iter: 11 CG residual: 0.00005953 HPWL: 456204296
[InitialPlace]  Iter: 12 CG residual: 0.00005174 HPWL: 454811011
[InitialPlace]  Iter: 13 CG residual: 0.00005685 HPWL: 453241469
[InitialPlace]  Iter: 14 CG residual: 0.00004970 HPWL: 451745564
[InitialPlace]  Iter: 15 CG residual: 0.00005169 HPWL: 450241732
[InitialPlace]  Iter: 16 CG residual: 0.00006103 HPWL: 449045405
[InitialPlace]  Iter: 17 CG residual: 0.00005492 HPWL: 447907205
[InitialPlace]  Iter: 18 CG residual: 0.00004845 HPWL: 446885685
[InitialPlace]  Iter: 19 CG residual: 0.00003837 HPWL: 445868469
[InitialPlace]  Iter: 20 CG residual: 0.00004340 HPWL: 445158880
[INFO GPL-0031] FillerInit: NumGCells: 96491
[INFO GPL-0032] FillerInit: NumGNets: 61320
[INFO GPL-0033] FillerInit: NumGPins: 195834
[INFO GPL-0023] TargetDensity: 0.60
[INFO GPL-0024] AveragePlaceInstArea: 5974334
[INFO GPL-0025] IdealBinArea: 9957223
[INFO GPL-0026] IdealBinCnt: 95494
[INFO GPL-0027] TotalBinArea: 950858496000
[INFO GPL-0028] BinCnt: 256 256
[INFO GPL-0029] BinSize: 3812 3807
[INFO GPL-0030] NumBins: 65536
[NesterovSolve] Iter: 1 overflow: 0.978435 HPWL: 137513301
[NesterovSolve] Iter: 10 overflow: 0.960371 HPWL: 176512159
[NesterovSolve] Iter: 20 overflow: 0.958065 HPWL: 206480071
[NesterovSolve] Iter: 30 overflow: 0.957601 HPWL: 221658884
[NesterovSolve] Iter: 40 overflow: 0.957255 HPWL: 226492272
[NesterovSolve] Iter: 50 overflow: 0.957557 HPWL: 225580621
[NesterovSolve] Iter: 60 overflow: 0.957485 HPWL: 222616209
[NesterovSolve] Iter: 70 overflow: 0.957334 HPWL: 220935794
[NesterovSolve] Iter: 80 overflow: 0.957217 HPWL: 221247172
[NesterovSolve] Iter: 90 overflow: 0.957024 HPWL: 221836679
[NesterovSolve] Iter: 100 overflow: 0.957338 HPWL: 221633318
[NesterovSolve] Iter: 110 overflow: 0.957209 HPWL: 220885978
[NesterovSolve] Iter: 120 overflow: 0.95682 HPWL: 220318750
[NesterovSolve] Iter: 130 overflow: 0.957054 HPWL: 220617671
[NesterovSolve] Iter: 140 overflow: 0.956907 HPWL: 222127709
[NesterovSolve] Iter: 150 overflow: 0.956403 HPWL: 224291558
[NesterovSolve] Iter: 160 overflow: 0.955303 HPWL: 226627448
[NesterovSolve] Iter: 170 overflow: 0.953891 HPWL: 230284290
[NesterovSolve] Iter: 180 overflow: 0.951244 HPWL: 236273002
[NesterovSolve] Iter: 190 overflow: 0.946684 HPWL: 244345061
[NesterovSolve] Iter: 200 overflow: 0.940734 HPWL: 255096333
[NesterovSolve] Iter: 210 overflow: 0.93497 HPWL: 271307875
[NesterovSolve] Iter: 220 overflow: 0.927658 HPWL: 297441744
[NesterovSolve] Iter: 230 overflow: 0.917773 HPWL: 335149502
[NesterovSolve] Iter: 240 overflow: 0.905876 HPWL: 381502278
[NesterovSolve] Iter: 250 overflow: 0.892524 HPWL: 435526340
[NesterovSolve] Iter: 260 overflow: 0.876478 HPWL: 485507761
[NesterovSolve] Iter: 270 overflow: 0.855273 HPWL: 515394615
[NesterovSolve] Iter: 280 overflow: 0.832665 HPWL: 562545587
[NesterovSolve] Iter: 290 overflow: 0.807618 HPWL: 627713292
[INFO GPL-0100] worst slack -7.7e-11
[INFO GPL-0103] Weighted 7356 nets.
[NesterovSolve] Iter: 300 overflow: 0.780719 HPWL: 648439754
[NesterovSolve] Iter: 310 overflow: 0.766247 HPWL: 642925756
[NesterovSolve] Iter: 320 overflow: 0.728616 HPWL: 678250355
[NesterovSolve] Iter: 330 overflow: 0.688051 HPWL: 728404762
[NesterovSolve] Iter: 340 overflow: 0.644618 HPWL: 755846478
[INFO GPL-0100] worst slack -4.17e-10
[INFO GPL-0103] Weighted 7355 nets.
[NesterovSolve] Iter: 350 overflow: 0.595872 HPWL: 780952937
[NesterovSolve] Snapshot saved at iter = 349
[NesterovSolve] Iter: 360 overflow: 0.547917 HPWL: 790794862
[NesterovSolve] Iter: 370 overflow: 0.493914 HPWL: 797663920
[INFO GPL-0100] worst slack -3.17e-10
[INFO GPL-0103] Weighted 7359 nets.
[NesterovSolve] Iter: 380 overflow: 0.439573 HPWL: 791455991
[NesterovSolve] Iter: 390 overflow: 0.381597 HPWL: 779121423
[NesterovSolve] Iter: 400 overflow: 0.330094 HPWL: 767313440
[NesterovSolve] Iter: 410 overflow: 0.29418 HPWL: 754564550
[INFO GPL-0100] worst slack -2.12e-10
[INFO GPL-0103] Weighted 7358 nets.
[NesterovSolve] Iter: 420 overflow: 0.263557 HPWL: 748085131
[NesterovSolve] Iter: 430 overflow: 0.232359 HPWL: 741993344
[NesterovSolve] Iter: 440 overflow: 0.204315 HPWL: 737686608
[INFO GPL-0100] worst slack -1.96e-10
[INFO GPL-0103] Weighted 7359 nets.
[INFO GPL-0075] Routability numCall: 1 inflationIterCnt: 1 bloatIterCnt: 0
[INFO GPL-0036] TileLxLy: 0 0
[INFO GPL-0037] TileSize: 4200 4200
[INFO GPL-0038] TileCnt: 234 234
[INFO GPL-0039] numRoutingLayers: 10
[INFO GPL-0040] NumTiles: 54756
[INFO GPL-0063] TotalRouteOverflowH2: 0.9047621488571167
[INFO GPL-0064] TotalRouteOverflowV2: 0.0
[INFO GPL-0065] OverflowTileCnt2: 7
[INFO GPL-0066] 0.5%RC: 1.0011423764505771
[INFO GPL-0067] 1.0%RC: 1.0005715490517102
[INFO GPL-0068] 2.0%RC: 1.0002858648179644
[INFO GPL-0069] 5.0%RC: 1.000114367608249
[INFO GPL-0070] 0.5rcK: 1.0
[INFO GPL-0071] 1.0rcK: 1.0
[INFO GPL-0072] 2.0rcK: 0.0
[INFO GPL-0073] 5.0rcK: 0.0
[INFO GPL-0074] FinalRC: 1.000857
[NesterovSolve] Iter: 450 overflow: 0.179231 HPWL: 735163000
[NesterovSolve] Iter: 460 overflow: 0.157903 HPWL: 734224404
[INFO GPL-0100] worst slack -1.76e-10
[INFO GPL-0103] Weighted 7359 nets.
[NesterovSolve] Iter: 470 overflow: 0.139363 HPWL: 734640275
[NesterovSolve] Iter: 480 overflow: 0.12242 HPWL: 736048406
[NesterovSolve] Iter: 490 overflow: 0.107346 HPWL: 738602905
[NesterovSolve] Finished with Overflow: 0.099313

==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns -6205.06

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns -11.42

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack -11.42

==========================================================================
global place report_clock_skew
--------------------------------------------------------------------------
Clock clk_i
Latency      CRPR       Skew
gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[12].sub_unit_i/_2413_/G ^
   0.46
gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_531_/CK ^
   0.00      0.00       0.46


==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: encoder/gen_encoder_units[1].encoder_unit/_504_
          (removal check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.30    0.30 ^ input external delay
                  0.00    0.00    0.30 ^ rst_ni (in)
   546 1301.62                           rst_ni (net)
                  1.18    0.97    1.27 ^ encoder/gen_encoder_units[1].encoder_unit/_504_/RN (DFFR_X1)
                                  1.27   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ encoder/gen_encoder_units[1].encoder_unit/_504_/CK (DFFR_X1)
                          1.66    1.66   library removal time
                                  1.66   data required time
-----------------------------------------------------------------------------
                                  1.66   data required time
                                 -1.27   data arrival time
-----------------------------------------------------------------------------
                                 -0.39   slack (VIOLATED)


Startpoint: gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[7].sub_unit_i/_2926_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[7].sub_unit_i/_2380_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock network delay (ideal)
                  0.00    0.00    1.50 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[7].sub_unit_i/_2926_/GN (DLL_X1)
                  0.01    0.04    1.54 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[7].sub_unit_i/_2926_/Q (DLL_X1)
     1    0.98                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[7].sub_unit_i/gen_cg_word_iter[10].cg_i.en_latch (net)
                  0.01    0.00    1.54 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[7].sub_unit_i/_2380_/A2 (AND2_X1)
                                  1.54   data arrival time

                  0.00    1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock network delay (ideal)
                          0.00    1.50   clock reconvergence pessimism
                                  1.50 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[7].sub_unit_i/_2380_/A1 (AND2_X1)
                          0.00    1.50   clock gating hold time
                                  1.50   data required time
-----------------------------------------------------------------------------
                                  1.50   data required time
                                 -1.54   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: encoder/gen_encoder_units[0].encoder_unit/_494_
            (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: encoder/gen_encoder_units[0].encoder_unit/_495_
          (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ encoder/gen_encoder_units[0].encoder_unit/_494_/CK (DFFR_X1)
                  0.01    0.07    0.07 ^ encoder/gen_encoder_units[0].encoder_unit/_494_/QN (DFFR_X1)
     2    2.78                           encoder/gen_encoder_units[0].encoder_unit/_001_ (net)
                  0.01    0.00    0.07 ^ encoder/gen_encoder_units[0].encoder_unit/_368_/A2 (OR2_X1)
                  0.01    0.03    0.09 ^ encoder/gen_encoder_units[0].encoder_unit/_368_/ZN (OR2_X1)
     1    1.82                           encoder/gen_encoder_units[0].encoder_unit/_113_ (net)
                  0.01    0.00    0.09 ^ encoder/gen_encoder_units[0].encoder_unit/_369_/A (INV_X1)
                  0.00    0.01    0.10 v encoder/gen_encoder_units[0].encoder_unit/_369_/ZN (INV_X1)
     1    1.16                           encoder/gen_encoder_units[0].encoder_unit/k_addr_n[2] (net)
                  0.00    0.00    0.10 v encoder/gen_encoder_units[0].encoder_unit/_495_/D (DFFR_X1)
                                  0.10   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ encoder/gen_encoder_units[0].encoder_unit/_495_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.10   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: encoder/gen_encoder_units[1].encoder_unit/_504_
          (recovery check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.30    0.30 ^ input external delay
                  0.00    0.00    0.30 ^ rst_ni (in)
   546 1301.62                           rst_ni (net)
                  1.18    0.97    1.27 ^ encoder/gen_encoder_units[1].encoder_unit/_504_/RN (DFFR_X1)
                                  1.27   data arrival time

                  0.00    3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ encoder/gen_encoder_units[1].encoder_unit/_504_/CK (DFFR_X1)
                         -0.22    2.78   library recovery time
                                  2.78   data required time
-----------------------------------------------------------------------------
                                  2.78   data required time
                                 -1.27   data arrival time
-----------------------------------------------------------------------------
                                  1.51   slack (MET)


Startpoint: gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[12].sub_unit_i/_2935_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[12].sub_unit_i/_2390_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock network delay (ideal)
                  0.00    0.00    1.50 v clk_i (in)
   540  974.01                           clk_i (net)
                          0.10    1.60   time given to startpoint
                  0.02    0.00    1.60 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[12].sub_unit_i/_2935_/D (DLL_X1)
                  0.01    0.04    1.64 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[12].sub_unit_i/_2935_/Q (DLL_X1)
     1    1.61                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[12].sub_unit_i/gen_cg_word_iter[19].cg_i.en_latch (net)
                  0.01    0.00    1.64 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[12].sub_unit_i/_2390_/A2 (AND2_X1)
                                  1.64   data arrival time

                  0.00    3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[12].sub_unit_i/_2390_/A1 (AND2_X1)
                          0.00    3.00   clock gating setup time
                                  3.00   data required time
-----------------------------------------------------------------------------
                                  3.00   data required time
                                 -1.64   data arrival time
-----------------------------------------------------------------------------
                                  1.36   slack (MET)


Startpoint: encoder/_279_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_546_
          (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ encoder/_279_/CK (DFFR_X1)
                  7.94    7.27    7.27 ^ encoder/_279_/Q (DFFR_X1)
  1874 3936.49                           c_addr_enc_o[0] (net)
                  8.79    2.87   10.14 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[4].sub_unit_i/_1298_/A2 (NOR2_X2)
                  2.80    3.42   13.56 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[4].sub_unit_i/_1298_/ZN (NOR2_X2)
    64  126.86                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[4].sub_unit_i/_0939_ (net)
                  2.80    0.01   13.57 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[4].sub_unit_i/_2329_/A1 (NAND3_X1)
                  0.42    0.38   13.95 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[4].sub_unit_i/_2329_/ZN (NAND3_X1)
     1    1.68                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[4].sub_unit_i/_0794_ (net)
                  0.42    0.00   13.95 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[4].sub_unit_i/_2330_/A2 (NAND2_X1)
                  0.06    0.02   13.97 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[4].sub_unit_i/_2330_/ZN (NAND2_X1)
     1    2.45                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[4].sub_unit_i/_0795_ (net)
                  0.06    0.00   13.97 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[4].sub_unit_i/_2331_/A2 (NOR2_X1)
                  0.02    0.05   14.01 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[4].sub_unit_i/_2331_/ZN (NOR2_X1)
     1    1.99                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[4].sub_unit_i/_0796_ (net)
                  0.02    0.00   14.01 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[4].sub_unit_i/_2332_/A2 (NAND2_X1)
                  0.01    0.02   14.04 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[4].sub_unit_i/_2332_/ZN (NAND2_X1)
     1    5.10                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[4].sub_unit_i/_0797_ (net)
                  0.01    0.00   14.04 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[4].sub_unit_i/_2333_/A2 (NOR2_X1)
                  0.03    0.05   14.08 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[4].sub_unit_i/_2333_/ZN (NOR2_X1)
     1    4.75                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[4].sub_unit_i/_0798_ (net)
                  0.03    0.00   14.08 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[4].sub_unit_i/_2365_/A1 (NAND3_X1)
                  0.02    0.03   14.11 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[4].sub_unit_i/_2365_/ZN (NAND3_X1)
     1    2.47                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read_outputs_subunits[191] (net)
                  0.02    0.00   14.11 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_1162_/A2 (NAND2_X1)
                  0.03    0.03   14.14 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_1162_/ZN (NAND2_X1)
     1    4.31                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0571_ (net)
                  0.03    0.00   14.14 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_1163_/A2 (NAND2_X1)
                  0.01    0.02   14.15 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_1163_/ZN (NAND2_X1)
     1    1.70                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0572_ (net)
                  0.01    0.00   14.15 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_1164_/A (INV_X1)
                  0.01    0.02   14.17 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_1164_/ZN (INV_X1)
     1    4.36                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0573_ (net)
                  0.01    0.00   14.17 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_1165_/A2 (NAND2_X1)
                  0.01    0.02   14.19 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_1165_/ZN (NAND2_X1)
     1    3.23                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0574_ (net)
                  0.01    0.00   14.19 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_1166_/A2 (NOR2_X1)
                  0.08    0.10   14.29 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_1166_/ZN (NOR2_X1)
     1   15.85                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0575_ (net)
                  0.08    0.00   14.29 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_1167_/A2 (NAND2_X1)
                  0.02    0.02   14.32 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_1167_/ZN (NAND2_X1)
     1    2.66                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/rdata_o[15] (net)
                  0.02    0.00   14.32 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_384_/A2 (NAND2_X1)
                  0.06    0.03   14.35 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_384_/ZN (NAND2_X1)
     1    5.58                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_099_ (net)
                  0.06    0.00   14.35 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_385_/A (INV_X1)
                  0.02    0.02   14.37 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_385_/ZN (INV_X1)
     1    6.67                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/rdata_o_n[15] (net)
                  0.02    0.00   14.37 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_546_/D (DFFR_X1)
                                 14.37   data arrival time

                  0.00    3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_546_/CK (DFFR_X1)
                         -0.04    2.96   library setup time
                                  2.96   data required time
-----------------------------------------------------------------------------
                                  2.96   data required time
                                -14.37   data arrival time
-----------------------------------------------------------------------------
                                -11.42   slack (VIOLATED)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: encoder/gen_encoder_units[1].encoder_unit/_504_
          (recovery check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.30    0.30 ^ input external delay
                  0.00    0.00    0.30 ^ rst_ni (in)
   546 1301.62                           rst_ni (net)
                  1.18    0.97    1.27 ^ encoder/gen_encoder_units[1].encoder_unit/_504_/RN (DFFR_X1)
                                  1.27   data arrival time

                  0.00    3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ encoder/gen_encoder_units[1].encoder_unit/_504_/CK (DFFR_X1)
                         -0.22    2.78   library recovery time
                                  2.78   data required time
-----------------------------------------------------------------------------
                                  2.78   data required time
                                 -1.27   data arrival time
-----------------------------------------------------------------------------
                                  1.51   slack (MET)


Startpoint: gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[12].sub_unit_i/_2935_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[12].sub_unit_i/_2390_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock network delay (ideal)
                  0.00    0.00    1.50 v clk_i (in)
   540  974.01                           clk_i (net)
                          0.10    1.60   time given to startpoint
                  0.02    0.00    1.60 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[12].sub_unit_i/_2935_/D (DLL_X1)
                  0.01    0.04    1.64 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[12].sub_unit_i/_2935_/Q (DLL_X1)
     1    1.61                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[12].sub_unit_i/gen_cg_word_iter[19].cg_i.en_latch (net)
                  0.01    0.00    1.64 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[12].sub_unit_i/_2390_/A2 (AND2_X1)
                                  1.64   data arrival time

                  0.00    3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[12].sub_unit_i/_2390_/A1 (AND2_X1)
                          0.00    3.00   clock gating setup time
                                  3.00   data required time
-----------------------------------------------------------------------------
                                  3.00   data required time
                                 -1.64   data arrival time
-----------------------------------------------------------------------------
                                  1.36   slack (MET)


Startpoint: encoder/_279_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_546_
          (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ encoder/_279_/CK (DFFR_X1)
                  7.94    7.27    7.27 ^ encoder/_279_/Q (DFFR_X1)
  1874 3936.49                           c_addr_enc_o[0] (net)
                  8.79    2.87   10.14 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[4].sub_unit_i/_1298_/A2 (NOR2_X2)
                  2.80    3.42   13.56 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[4].sub_unit_i/_1298_/ZN (NOR2_X2)
    64  126.86                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[4].sub_unit_i/_0939_ (net)
                  2.80    0.01   13.57 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[4].sub_unit_i/_2329_/A1 (NAND3_X1)
                  0.42    0.38   13.95 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[4].sub_unit_i/_2329_/ZN (NAND3_X1)
     1    1.68                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[4].sub_unit_i/_0794_ (net)
                  0.42    0.00   13.95 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[4].sub_unit_i/_2330_/A2 (NAND2_X1)
                  0.06    0.02   13.97 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[4].sub_unit_i/_2330_/ZN (NAND2_X1)
     1    2.45                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[4].sub_unit_i/_0795_ (net)
                  0.06    0.00   13.97 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[4].sub_unit_i/_2331_/A2 (NOR2_X1)
                  0.02    0.05   14.01 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[4].sub_unit_i/_2331_/ZN (NOR2_X1)
     1    1.99                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[4].sub_unit_i/_0796_ (net)
                  0.02    0.00   14.01 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[4].sub_unit_i/_2332_/A2 (NAND2_X1)
                  0.01    0.02   14.04 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[4].sub_unit_i/_2332_/ZN (NAND2_X1)
     1    5.10                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[4].sub_unit_i/_0797_ (net)
                  0.01    0.00   14.04 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[4].sub_unit_i/_2333_/A2 (NOR2_X1)
                  0.03    0.05   14.08 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[4].sub_unit_i/_2333_/ZN (NOR2_X1)
     1    4.75                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[4].sub_unit_i/_0798_ (net)
                  0.03    0.00   14.08 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[4].sub_unit_i/_2365_/A1 (NAND3_X1)
                  0.02    0.03   14.11 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[4].sub_unit_i/_2365_/ZN (NAND3_X1)
     1    2.47                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read_outputs_subunits[191] (net)
                  0.02    0.00   14.11 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_1162_/A2 (NAND2_X1)
                  0.03    0.03   14.14 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_1162_/ZN (NAND2_X1)
     1    4.31                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0571_ (net)
                  0.03    0.00   14.14 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_1163_/A2 (NAND2_X1)
                  0.01    0.02   14.15 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_1163_/ZN (NAND2_X1)
     1    1.70                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0572_ (net)
                  0.01    0.00   14.15 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_1164_/A (INV_X1)
                  0.01    0.02   14.17 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_1164_/ZN (INV_X1)
     1    4.36                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0573_ (net)
                  0.01    0.00   14.17 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_1165_/A2 (NAND2_X1)
                  0.01    0.02   14.19 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_1165_/ZN (NAND2_X1)
     1    3.23                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0574_ (net)
                  0.01    0.00   14.19 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_1166_/A2 (NOR2_X1)
                  0.08    0.10   14.29 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_1166_/ZN (NOR2_X1)
     1   15.85                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0575_ (net)
                  0.08    0.00   14.29 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_1167_/A2 (NAND2_X1)
                  0.02    0.02   14.32 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_1167_/ZN (NAND2_X1)
     1    2.66                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/rdata_o[15] (net)
                  0.02    0.00   14.32 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_384_/A2 (NAND2_X1)
                  0.06    0.03   14.35 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_384_/ZN (NAND2_X1)
     1    5.58                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_099_ (net)
                  0.06    0.00   14.35 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_385_/A (INV_X1)
                  0.02    0.02   14.37 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_385_/ZN (INV_X1)
     1    6.67                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/rdata_o_n[15] (net)
                  0.02    0.00   14.37 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_546_/D (DFFR_X1)
                                 14.37   data arrival time

                  0.00    3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_546_/CK (DFFR_X1)
                         -0.04    2.96   library setup time
                                  2.96   data required time
-----------------------------------------------------------------------------
                                  2.96   data required time
                                -14.37   data arrival time
-----------------------------------------------------------------------------
                                -11.42   slack (VIOLATED)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.26e-02   1.99e-03   5.70e-04   2.51e-02  54.6%
Combinational          5.03e-03   1.50e-02   8.99e-04   2.09e-02  45.4%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.76e-02   1.70e-02   1.47e-03   4.60e-02 100.0%
                          60.0%      36.9%       3.2%

==========================================================================
global place report_design_area
--------------------------------------------------------------------------
Design area 90532 u^2 38% utilization.

Elapsed time: 3:19.67[h:]min:sec. CPU time: user 199.23 sys 0.42 (99%). Peak memory: 719316KB.
