Release 14.1 - xst P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Reading design: reflejo.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "reflejo.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "reflejo"
Output Format                      : NGC
Target Device                      : xc3s1000-5-ft256

---- Source Options
Top Module Name                    : reflejo
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/hlocal/p2_mia/Practica2/divisor.vhd" in Library work.
Entity <divisor> compiled.
Entity <divisor> (Architecture <divisor_arch>) compiled.
Compiling vhdl file "C:/hlocal/p2_mia/Practica2/reflejo.vhd" in Library work.
Entity <reflejo> compiled.
Entity <reflejo> (Architecture <Behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <reflejo> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <divisor> in library <work> (architecture <divisor_arch>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <reflejo> in library <work> (Architecture <Behavioral>).
Entity <reflejo> analyzed. Unit <reflejo> generated.

Analyzing Entity <divisor> in library <work> (Architecture <divisor_arch>).
Entity <divisor> analyzed. Unit <divisor> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <divisor>.
    Related source file is "C:/hlocal/p2_mia/Practica2/divisor.vhd".
    Found 1-bit register for signal <clk_aux>.
    Found 26-bit up counter for signal <cuenta>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <divisor> synthesized.


Synthesizing Unit <reflejo>.
    Related source file is "C:/hlocal/p2_mia/Practica2/reflejo.vhd".
    Using one-hot encoding for signal <ESTADO>.
    Found 5-bit register for signal <leds>.
    Found 7-bit register for signal <numero>.
    Found 18-bit register for signal <ESTADO>.
    Found 18-bit register for signal <SIG_ESTADO>.
    Summary:
	inferred  30 D-type flip-flop(s).
Unit <reflejo> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 26-bit up counter                                     : 1
# Registers                                            : 5
 1-bit register                                        : 1
 18-bit register                                       : 2
 5-bit register                                        : 1
 7-bit register                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 26-bit up counter                                     : 1
# Registers                                            : 49
 Flip-Flops                                            : 49

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <reflejo> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block reflejo, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 75
 Flip-Flops                                            : 75

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : reflejo.ngr
Top Level Output File Name         : reflejo
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 16

Cell Usage :
# BELS                             : 132
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 25
#      LUT2                        : 7
#      LUT2_L                      : 1
#      LUT3                        : 2
#      LUT3_L                      : 1
#      LUT4                        : 31
#      LUT4_D                      : 1
#      LUT4_L                      : 1
#      MUXCY                       : 32
#      VCC                         : 1
#      XORCY                       : 26
# FlipFlops/Latches                : 75
#      FD                          : 18
#      FDC                         : 22
#      FDE                         : 8
#      FDP                         : 1
#      FDR                         : 26
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 15
#      IBUF                        : 3
#      OBUF                        : 12
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1000ft256-5 

 Number of Slices:                       51  out of   7680     0%  
 Number of Slice Flip Flops:             75  out of  15360     0%  
 Number of 4 input LUTs:                 72  out of  15360     0%  
 Number of IOs:                          16
 Number of bonded IOBs:                  16  out of    173     9%  
 Number of GCLKs:                         2  out of      8    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
divider_1/clk_aux1                 | BUFG                   | 48    |
clk                                | BUFGP                  | 27    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
rst                                | IBUF                   | 23    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.726ns (Maximum Frequency: 174.640MHz)
   Minimum input arrival time before clock: 4.152ns
   Maximum output required time after clock: 6.280ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'divider_1/clk_aux1'
  Clock period: 5.726ns (frequency: 174.640MHz)
  Total number of paths / destination ports: 246 / 48
-------------------------------------------------------------------------
Delay:               5.726ns (Levels of Logic = 4)
  Source:            ESTADO_14 (FF)
  Destination:       numero_0 (FF)
  Source Clock:      divider_1/clk_aux1 rising
  Destination Clock: divider_1/clk_aux1 rising

  Data Path: ESTADO_14 to numero_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.626   1.066  ESTADO_14 (ESTADO_14)
     LUT4_L:I0->LO         1   0.479   0.123  numero_mux0000<3>1_SW0 (N111)
     LUT4:I3->O            8   0.479   0.944  numero_mux0000<3>1 (N11)
     LUT4_D:I3->O          6   0.479   0.876  numero_or0000 (numero_or0000)
     LUT4:I3->O            1   0.479   0.000  numero_mux0000<3> (numero_mux0000<3>)
     FDE:D                     0.176          numero_3
    ----------------------------------------
    Total                      5.726ns (2.718ns logic, 3.008ns route)
                                       (47.5% logic, 52.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.546ns (frequency: 180.302MHz)
  Total number of paths / destination ports: 1054 / 54
-------------------------------------------------------------------------
Delay:               5.546ns (Levels of Logic = 8)
  Source:            divider_1/cuenta_5 (FF)
  Destination:       divider_1/cuenta_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: divider_1/cuenta_5 to divider_1/cuenta_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.626   1.040  divider_1/cuenta_5 (divider_1/cuenta_5)
     LUT2:I0->O            1   0.479   0.000  divider_1/cuenta_cmp_eq0000_wg_lut<0> (divider_1/cuenta_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.435   0.000  divider_1/cuenta_cmp_eq0000_wg_cy<0> (divider_1/cuenta_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  divider_1/cuenta_cmp_eq0000_wg_cy<1> (divider_1/cuenta_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  divider_1/cuenta_cmp_eq0000_wg_cy<2> (divider_1/cuenta_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  divider_1/cuenta_cmp_eq0000_wg_cy<3> (divider_1/cuenta_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  divider_1/cuenta_cmp_eq0000_wg_cy<4> (divider_1/cuenta_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  divider_1/cuenta_cmp_eq0000_wg_cy<5> (divider_1/cuenta_cmp_eq0000_wg_cy<5>)
     MUXCY:CI->O          27   0.246   1.551  divider_1/cuenta_cmp_eq0000_wg_cy<6> (divider_1/cuenta_cmp_eq0000)
     FDR:R                     0.892          divider_1/cuenta_0
    ----------------------------------------
    Total                      5.546ns (2.955ns logic, 2.591ns route)
                                       (53.3% logic, 46.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'divider_1/clk_aux1'
  Total number of paths / destination ports: 17 / 14
-------------------------------------------------------------------------
Offset:              4.152ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       numero_0 (FF)
  Destination Clock: divider_1/clk_aux1 rising

  Data Path: rst to numero_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            24   0.715   1.527  rst_IBUF (rst_IBUF)
     INV:I->O              7   0.479   0.906  rst_inv1_INV_0 (rst_inv)
     FDE:CE                    0.524          numero_0
    ----------------------------------------
    Total                      4.152ns (1.718ns logic, 2.434ns route)
                                       (41.4% logic, 58.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'divider_1/clk_aux1'
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Offset:              6.280ns (Levels of Logic = 1)
  Source:            leds_4 (FF)
  Destination:       leds<4> (PAD)
  Source Clock:      divider_1/clk_aux1 rising

  Data Path: leds_4 to leds<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.626   0.745  leds_4 (leds_4)
     OBUF:I->O                 4.909          leds_4_OBUF (leds<4>)
    ----------------------------------------
    Total                      6.280ns (5.535ns logic, 0.745ns route)
                                       (88.1% logic, 11.9% route)

=========================================================================


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 3.50 secs
 
--> 

Total memory usage is 257168 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

