/** ==================================================================
 *  @file   nsf2_cred.h                                                  
 *                                                                    
 *  @path   /ti/psp/iss/hal/cred_cram/cred/inc/cortexm3_sys_ape/                                                  
 *                                                                    
 *  @desc   This  File contains.                                      
 * ===================================================================
 *  Copyright (c) Texas Instruments Inc 2011, 2012                    
 *                                                                    
 *  Use of this software is controlled by the terms and conditions found
 *  in the license agreement under which this software has been supplied
 * ===================================================================*/

/* ============================================================================ 
 * TEXAS INSTRUMENTS INCORPORATED PROPRIETARY INFORMATION Property of Texas
 * Instruments For Unrestricted Internal Use Only Unauthorized reproduction
 * and/or distribution is strictly prohibited.  This product is protected
 * under copyright law and trade secret law as an unpublished work.  Created
 * 2008, (C) Copyright 2008 Texas Instruments.  All rights reserved. */

/**
 *  @Component:   NSF2
 *
 *  @Filename:    nsf2_cred.h
 *
 *  @Description: Component description is not available
 *
 *  Generated by: Socrates CRED generator prototype
 *
    *//* ====================================================================== */

#ifndef __NSF2_CRED_H
#define __NSF2_CRED_H

#ifdef __cplusplus
extern "C" {
#endif

    /* 
     * Instance NSF2 of component NSF2 mapped in MONICA at address 0x55060780
     */

                                                                              /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BITFIELD
 *
 * @BRIEF        The bitfield must be defined according to register width
 *               of the component - 64/32/16/8
 *
    *//*------------------------------------------------------------------------ */
#undef BITFIELD
#define BITFIELD BITFIELD_16

    /* 
     *  List of Register arrays for component NSF2
     *
     */

    /* 
     *  List of bundle arrays for component NSF2
     *
     */

    /* 
     *  List of bundles for component NSF2
     *
     */

    /* 
     * List of registers for component NSF2
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_CFG
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_CFG                                      0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_BLKW
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_BLKW                                     0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_BLKH
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_BLKH                                     0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_IOMST
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_IOMST                                    0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_IOMOFST
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_IOMOFST                                  0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_WMST
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_WMST                                     0xAul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_WMOFST
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_WMOFST                                   0xCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_THR00
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_THR00                                    0xEul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_THR01
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_THR01                                    0x10ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_THR02
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_THR02                                    0x12ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_THR03
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_THR03                                    0x14ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_THR04
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_THR04                                    0x16ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_THR05
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_THR05                                    0x18ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_THR10
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_THR10                                    0x1Aul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_THR11
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_THR11                                    0x1Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_THR12
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_THR12                                    0x1Eul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_THR13
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_THR13                                    0x20ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_THR14
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_THR14                                    0x22ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_THR15
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_THR15                                    0x24ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_THR20
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_THR20                                    0x26ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_THR21
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_THR21                                    0x28ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_THR22
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_THR22                                    0x2Aul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_THR23
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_THR23                                    0x2Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_THR24
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_THR24                                    0x2Eul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_THR25
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_THR25                                    0x30ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_SHD_XST
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_SHD_XST                                  0x32ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_SHD_YST
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_SHD_YST                                  0x34ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_SHD_HA1
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_SHD_HA1                                  0x36ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_SHD_HA2
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_SHD_HA2                                  0x38ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_SHD_VA1
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_SHD_VA1                                  0x3Aul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_SHD_VA2
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_SHD_VA2                                  0x3Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_SHD_HS
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_SHD_HS                                   0x3Eul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_SHD_VS
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_SHD_VS                                   0x40ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_SHD_GADJ
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_SHD_GADJ                                 0x42ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_SHD_OADJ
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_SHD_OADJ                                 0x44ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_MAXG
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_MAXG                                     0x46ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_SFT_SLOPE
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_SFT_SLOPE                                0x48ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_EE_L1_SLOPE
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_EE_L1_SLOPE                              0x4Aul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_EE_L1_THR1
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_EE_L1_THR1                               0x4Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_EE_L1_THR2
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_EE_L1_THR2                               0x4Eul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_EE_L1_OFST2
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_EE_L1_OFST2                              0x50ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_EE_L2_SLOPE
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_EE_L2_SLOPE                              0x52ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_EE_L2_THR1
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_EE_L2_THR1                               0x54ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_EE_L2_THR2
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_EE_L2_THR2                               0x56ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_EE_L2_OFST2
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_EE_L2_OFST2                              0x58ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_EE_L3_SLOPE
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_EE_L3_SLOPE                              0x5Aul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_EE_L3_THR1
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_EE_L3_THR1                               0x5Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_EE_L3_THR2
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_EE_L3_THR2                               0x5Eul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_EE_L3_OFST2
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_EE_L3_OFST2                              0x60ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_IOMSTC
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_IOMSTC                                   0x62ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_DS_THR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_DS_THR                                   0x64ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_DS_SLOPE1
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_DS_SLOPE1                                0x66ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_DS_SLOPE2
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_DS_SLOPE2                                0x68ul

    /* 
     * List of register bitfields for component NSF2
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_CFG__BUSY   
 *
 * @BRIEF        0 = idle, 1 = busy (read-only) - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_CFG__BUSY                           BITFIELD(15, 15)
#define NSF2__NSF_CFG__BUSY__POS                      15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_CFG__DESAT_EN   
 *
 * @BRIEF        desaturation enable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_CFG__DESAT_EN                       BITFIELD(14, 14)
#define NSF2__NSF_CFG__DESAT_EN__POS                  14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_CFG__SHD_EN   
 *
 * @BRIEF        shading gain enable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_CFG__SHD_EN                         BITFIELD(13, 13)
#define NSF2__NSF_CFG__SHD_EN__POS                    13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_CFG__EE_EN   
 *
 * @BRIEF        edge enhancement enable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_CFG__EE_EN                          BITFIELD(12, 12)
#define NSF2__NSF_CFG__EE_EN__POS                     12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_CFG__LBKEEP   
 *
 * @BRIEF        keep contents in working memory, should be 0 for first block 
 *               in a column, and 1 for subsequent blocks - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_CFG__LBKEEP                         BITFIELD(11, 11)
#define NSF2__NSF_CFG__LBKEEP__POS                    11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_CFG__Y_EN   
 *
 * @BRIEF        Y enable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_CFG__Y_EN                           BITFIELD(10, 10)
#define NSF2__NSF_CFG__Y_EN__POS                      10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_CFG__CBCR_EN   
 *
 * @BRIEF        CbCr enable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_CFG__CBCR_EN                        BITFIELD(9, 9)
#define NSF2__NSF_CFG__CBCR_EN__POS                   9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_CFG__SOFT_THR_EN_CHROMA   
 *
 * @BRIEF        Soft thresholding enable for chroma - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_CFG__SOFT_THR_EN_CHROMA             BITFIELD(8, 8)
#define NSF2__NSF_CFG__SOFT_THR_EN_CHROMA__POS        8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_CFG__SOFT_THR_EN_LUMA   
 *
 * @BRIEF        Soft thresholding enable for luma - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_CFG__SOFT_THR_EN_LUMA               BITFIELD(7, 7)
#define NSF2__NSF_CFG__SOFT_THR_EN_LUMA__POS          7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_CFG__C_AS_INTRLV_Y   
 *
 * @BRIEF        Treat YCbCr 420 CbCr data as 2 interleaved Y planes 
 *               Still use colors 1 and 2 for threshold parameters, but use 
 *               the Y curve to compute threshold (Figure 4 instead of 5) 
 *               This is intended for CbCr-only (y_en=0, cbcr_en=1) and 
 *               YCbCr420 mode. 
 *               Enabling this for other configurations (mode=1 or y_en=1) 
 *               leads to indeterminate output. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_CFG__C_AS_INTRLV_Y                  BITFIELD(5, 5)
#define NSF2__NSF_CFG__C_AS_INTRLV_Y__POS             5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_CFG__TRIG_SRC   
 *
 * @BRIEF        Trigger source to start computation 
 *               0 = MMR, 1 = hardware start signal. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_CFG__TRIG_SRC                       BITFIELD(4, 4)
#define NSF2__NSF_CFG__TRIG_SRC__POS                  4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_CFG__MODE   
 *
 * @BRIEF        0 = YCbCr 420 
 *               1 = YCbCr 422 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_CFG__MODE                           BITFIELD(3, 3)
#define NSF2__NSF_CFG__MODE__POS                      3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_CFG__OUT_EN   
 *
 * @BRIEF        output enable, should be 0 for first few blocks in a column 
 *               to skip the first 14 output lines, 1 for subsequent blocks - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_CFG__OUT_EN                         BITFIELD(2, 2)
#define NSF2__NSF_CFG__OUT_EN__POS                    2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_CFG__INT_EN   
 *
 * @BRIEF        interrupt enable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_CFG__INT_EN                         BITFIELD(1, 1)
#define NSF2__NSF_CFG__INT_EN__POS                    1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_CFG__START   
 *
 * @BRIEF        write 1 to start processing, hardware clears it when 
 *               processing is completed. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_CFG__START                          BITFIELD(0, 0)
#define NSF2__NSF_CFG__START__POS                     0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_BLKW__BLKW   
 *
 * @BRIEF        input block width in pixels, should be multiple of 8, output 
 *               block width = BLKW - 32 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_BLKW__BLKW                          BITFIELD(13, 0)
#define NSF2__NSF_BLKW__BLKW__POS                     0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_BLKH__BLKH   
 *
 * @BRIEF        input and output block height in pixels, should be even - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_BLKH__BLKH                          BITFIELD(13, 0)
#define NSF2__NSF_BLKH__BLKH__POS                     0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_IOMST__ADDR   
 *
 * @BRIEF        IO memory starting address (byte address), should be 64-bit 
 *               aligned (multiple of 8) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_IOMST__ADDR                         BITFIELD(15, 0)
#define NSF2__NSF_IOMST__ADDR__POS                    0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_IOMOFST__ADDR   
 *
 * @BRIEF        IO memory line offset (byte address), should be 64-bit 
 *               aligned (multiple of 8), >= 2*BLKW for 422, >= BLKW for 420 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_IOMOFST__ADDR                       BITFIELD(15, 0)
#define NSF2__NSF_IOMOFST__ADDR__POS                  0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_WMST__ADDR   
 *
 * @BRIEF        working memory starting address (128-bit/word) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_WMST__ADDR                          BITFIELD(15, 0)
#define NSF2__NSF_WMST__ADDR__POS                     0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_WMOFST__ADDR   
 *
 * @BRIEF        working memory color offset (128-bit/word), >= BLKW, should 
 *               be even when CbCr enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_WMOFST__ADDR                        BITFIELD(15, 0)
#define NSF2__NSF_WMOFST__ADDR__POS                   0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_THR00__OFST_01   
 *
 * @BRIEF        color 0 level 1 offset, U10Q2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_THR00__OFST_01                      BITFIELD(9, 0)
#define NSF2__NSF_THR00__OFST_01__POS                 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_THR01__SLOPE_01   
 *
 * @BRIEF        color 0 level 1 slope, S9Q10 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_THR01__SLOPE_01                     BITFIELD(8, 0)
#define NSF2__NSF_THR01__SLOPE_01__POS                0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_THR02__OFST_02   
 *
 * @BRIEF        color 0 level 2 offset, U10Q2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_THR02__OFST_02                      BITFIELD(9, 0)
#define NSF2__NSF_THR02__OFST_02__POS                 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_THR03__SLOPE_02   
 *
 * @BRIEF        color 0 level 2 slope, S9Q10 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_THR03__SLOPE_02                     BITFIELD(8, 0)
#define NSF2__NSF_THR03__SLOPE_02__POS                0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_THR04__OFST_03   
 *
 * @BRIEF        color 0 level 3 offset, U10Q2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_THR04__OFST_03                      BITFIELD(9, 0)
#define NSF2__NSF_THR04__OFST_03__POS                 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_THR05__SLOPE_03   
 *
 * @BRIEF        color 0 level 3 slope, S9Q10 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_THR05__SLOPE_03                     BITFIELD(8, 0)
#define NSF2__NSF_THR05__SLOPE_03__POS                0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_THR10__OFST_11   
 *
 * @BRIEF        color 1 level 1 offset, U10Q2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_THR10__OFST_11                      BITFIELD(9, 0)
#define NSF2__NSF_THR10__OFST_11__POS                 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_THR11__SLOPE_11   
 *
 * @BRIEF        color 1 level 1 slope, S9Q10 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_THR11__SLOPE_11                     BITFIELD(8, 0)
#define NSF2__NSF_THR11__SLOPE_11__POS                0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_THR12__OFST_12   
 *
 * @BRIEF        color 1 level 2 offset, U10Q2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_THR12__OFST_12                      BITFIELD(9, 0)
#define NSF2__NSF_THR12__OFST_12__POS                 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_THR13__SLOPE_12   
 *
 * @BRIEF        color 1 level 2 slope, S9Q10 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_THR13__SLOPE_12                     BITFIELD(8, 0)
#define NSF2__NSF_THR13__SLOPE_12__POS                0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_THR14__OFST_13   
 *
 * @BRIEF        color 1 level 3 offset, U10Q2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_THR14__OFST_13                      BITFIELD(9, 0)
#define NSF2__NSF_THR14__OFST_13__POS                 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_THR15__SLOPE_13   
 *
 * @BRIEF        color 1 level 3 slope, S9Q10 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_THR15__SLOPE_13                     BITFIELD(8, 0)
#define NSF2__NSF_THR15__SLOPE_13__POS                0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_THR20__OFST_21   
 *
 * @BRIEF        color 2 level 1 offset, U10Q2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_THR20__OFST_21                      BITFIELD(9, 0)
#define NSF2__NSF_THR20__OFST_21__POS                 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_THR21__SLOPE_21   
 *
 * @BRIEF        color 2 level 1 slope, S9Q10 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_THR21__SLOPE_21                     BITFIELD(8, 0)
#define NSF2__NSF_THR21__SLOPE_21__POS                0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_THR22__OFST_22   
 *
 * @BRIEF        color 2 level 2 offset, U10Q2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_THR22__OFST_22                      BITFIELD(9, 0)
#define NSF2__NSF_THR22__OFST_22__POS                 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_THR23__SLOPE_22   
 *
 * @BRIEF        color 2 level 2 slope, S9Q10 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_THR23__SLOPE_22                     BITFIELD(8, 0)
#define NSF2__NSF_THR23__SLOPE_22__POS                0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_THR24__OFST_23   
 *
 * @BRIEF        color 2 level 3 offset, U10Q2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_THR24__OFST_23                      BITFIELD(9, 0)
#define NSF2__NSF_THR24__OFST_23__POS                 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_THR25__SLOPE_23   
 *
 * @BRIEF        color 2 level 3 slope, S9Q10 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_THR25__SLOPE_23                     BITFIELD(8, 0)
#define NSF2__NSF_THR25__SLOPE_23__POS                0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_SHD_XST__HCOUNT   
 *
 * @BRIEF        shading gain horizontal start count - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_SHD_XST__HCOUNT                     BITFIELD(13, 0)
#define NSF2__NSF_SHD_XST__HCOUNT__POS                0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_SHD_YST__VCOUNT   
 *
 * @BRIEF        shading gain vertical start count - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_SHD_YST__VCOUNT                     BITFIELD(13, 0)
#define NSF2__NSF_SHD_YST__VCOUNT__POS                0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_SHD_HA1__HA1   
 *
 * @BRIEF        shading gain HA1 coefficient - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_SHD_HA1__HA1                        BITFIELD(12, 0)
#define NSF2__NSF_SHD_HA1__HA1__POS                   0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_SHD_HA2__HA2   
 *
 * @BRIEF        shading gain HA2 coefficient - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_SHD_HA2__HA2                        BITFIELD(12, 0)
#define NSF2__NSF_SHD_HA2__HA2__POS                   0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_SHD_VA1__VA1   
 *
 * @BRIEF        shading gain VA1 coefficient - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_SHD_VA1__VA1                        BITFIELD(12, 0)
#define NSF2__NSF_SHD_VA1__VA1__POS                   0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_SHD_VA2__VA2   
 *
 * @BRIEF        shading gain VA1 coefficient - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_SHD_VA2__VA2                        BITFIELD(12, 0)
#define NSF2__NSF_SHD_VA2__VA2__POS                   0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_SHD_HS__HCS   
 *
 * @BRIEF        shading gain HCS shift count, 1 or 2 allowed - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_SHD_HS__HCS                         BITFIELD(13, 12)
#define NSF2__NSF_SHD_HS__HCS__POS                    12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_SHD_HS__HS2   
 *
 * @BRIEF        shading gain HS2 shift count - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_SHD_HS__HS2                         BITFIELD(11, 8)
#define NSF2__NSF_SHD_HS__HS2__POS                    8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_SHD_HS__HS1   
 *
 * @BRIEF        shading gain HS1 shift count - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_SHD_HS__HS1                         BITFIELD(7, 4)
#define NSF2__NSF_SHD_HS__HS1__POS                    4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_SHD_HS__S0   
 *
 * @BRIEF        shading gain S0 shift count - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_SHD_HS__S0                          BITFIELD(3, 0)
#define NSF2__NSF_SHD_HS__S0__POS                     0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_SHD_VS__VCS   
 *
 * @BRIEF        shading gain VCS shift count, 1 or 2 allowed - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_SHD_VS__VCS                         BITFIELD(13, 12)
#define NSF2__NSF_SHD_VS__VCS__POS                    12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_SHD_VS__VS2   
 *
 * @BRIEF        shading gain VS2 shift count - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_SHD_VS__VS2                         BITFIELD(11, 8)
#define NSF2__NSF_SHD_VS__VS2__POS                    8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_SHD_VS__VS1   
 *
 * @BRIEF        shading gain VS1 shift count - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_SHD_VS__VS1                         BITFIELD(7, 4)
#define NSF2__NSF_SHD_VS__VS1__POS                    4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_SHD_GADJ__GADJ   
 *
 * @BRIEF        shading gain gain adjustment, unsigned - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_SHD_GADJ__GADJ                      BITFIELD(7, 0)
#define NSF2__NSF_SHD_GADJ__GADJ__POS                 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_SHD_OADJ__OADJ   
 *
 * @BRIEF        Shading gain offset adjustment, S13Q5 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_SHD_OADJ__OADJ                      BITFIELD(12, 0)
#define NSF2__NSF_SHD_OADJ__OADJ__POS                 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_MAXG__MAXG   
 *
 * @BRIEF        shading gain maximum gain, U9Q5 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_MAXG__MAXG                          BITFIELD(8, 0)
#define NSF2__NSF_MAXG__MAXG__POS                     0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_SFT_SLOPE__SLOPE   
 *
 * @BRIEF        soft thresholding slope, select {0, 1/8, 1/4, 1/2} - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_SFT_SLOPE__SLOPE                    BITFIELD(1, 0)
#define NSF2__NSF_SFT_SLOPE__SLOPE__POS               0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_EE_L1_SLOPE__SLOPE   
 *
 * @BRIEF        edge enhancement slope, select {1, 2, ..., 8}/2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_EE_L1_SLOPE__SLOPE                  BITFIELD(2, 0)
#define NSF2__NSF_EE_L1_SLOPE__SLOPE__POS             0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_EE_L1_THR1__THR   
 *
 * @BRIEF        edge enhancement threshold 1, U10Q2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_EE_L1_THR1__THR                     BITFIELD(9, 0)
#define NSF2__NSF_EE_L1_THR1__THR__POS                0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_EE_L1_THR2__THR   
 *
 * @BRIEF        edge enhancement threshold 2, U10Q2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_EE_L1_THR2__THR                     BITFIELD(9, 0)
#define NSF2__NSF_EE_L1_THR2__THR__POS                0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_EE_L1_OFST2__OFST   
 *
 * @BRIEF        edge enhancement offset 2, U10Q2, ofst2 = thr1 + slope * 
 *               (thr2 - thr1) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_EE_L1_OFST2__OFST                   BITFIELD(9, 0)
#define NSF2__NSF_EE_L1_OFST2__OFST__POS              0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_EE_L2_SLOPE__SLOPE   
 *
 * @BRIEF        edge enhancement slope, select {1, 2, ..., 8}/2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_EE_L2_SLOPE__SLOPE                  BITFIELD(2, 0)
#define NSF2__NSF_EE_L2_SLOPE__SLOPE__POS             0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_EE_L2_THR1__THR   
 *
 * @BRIEF        edge enhancement threshold 1, U10Q2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_EE_L2_THR1__THR                     BITFIELD(9, 0)
#define NSF2__NSF_EE_L2_THR1__THR__POS                0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_EE_L2_THR2__THR   
 *
 * @BRIEF        edge enhancement threshold 2, U10Q2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_EE_L2_THR2__THR                     BITFIELD(9, 0)
#define NSF2__NSF_EE_L2_THR2__THR__POS                0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_EE_L2_OFST2__OFST   
 *
 * @BRIEF        edge enhancement offset 2, U10Q2, ofst2 = thr1 + slope * 
 *               (thr2 - thr1) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_EE_L2_OFST2__OFST                   BITFIELD(9, 0)
#define NSF2__NSF_EE_L2_OFST2__OFST__POS              0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_EE_L3_SLOPE__SLOPE   
 *
 * @BRIEF        edge enhancement slope, select {1, 2, ..., 8}/2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_EE_L3_SLOPE__SLOPE                  BITFIELD(2, 0)
#define NSF2__NSF_EE_L3_SLOPE__SLOPE__POS             0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_EE_L3_THR1__THR   
 *
 * @BRIEF        edge enhancement threshold 1, U10Q2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_EE_L3_THR1__THR                     BITFIELD(9, 0)
#define NSF2__NSF_EE_L3_THR1__THR__POS                0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_EE_L3_THR2__THR   
 *
 * @BRIEF        edge enhancement threshold 2, U10Q2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_EE_L3_THR2__THR                     BITFIELD(9, 0)
#define NSF2__NSF_EE_L3_THR2__THR__POS                0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_EE_L3_OFST2__OFST   
 *
 * @BRIEF        edge enhancement offset 2, U10Q2, ofst2 = thr1 + slope * 
 *               (thr2 - thr1) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_EE_L3_OFST2__OFST                   BITFIELD(9, 0)
#define NSF2__NSF_EE_L3_OFST2__OFST__POS              0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_IOMSTC__ADDR   
 *
 * @BRIEF        IO memory starting address for 420 chroma, in bytes, should 
 *               be 64-bit aligned (multiple of 8) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_IOMSTC__ADDR                        BITFIELD(15, 0)
#define NSF2__NSF_IOMSTC__ADDR__POS                   0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_DS_THR__THR2   
 *
 * @BRIEF        desaturation threshold 2, U6Q0 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_DS_THR__THR2                        BITFIELD(13, 8)
#define NSF2__NSF_DS_THR__THR2__POS                   8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_DS_THR__THR1   
 *
 * @BRIEF        desaturation threshold 1, U6Q0 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_DS_THR__THR1                        BITFIELD(5, 0)
#define NSF2__NSF_DS_THR__THR1__POS                   0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_DS_SLOPE1__SLOPE   
 *
 * @BRIEF        Desaturation slope 1, U10Q10 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_DS_SLOPE1__SLOPE                    BITFIELD(9, 0)
#define NSF2__NSF_DS_SLOPE1__SLOPE__POS               0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   NSF2__NSF_DS_SLOPE2__SLOPE   
 *
 * @BRIEF        Desaturation slope 2, U10Q10 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define NSF2__NSF_DS_SLOPE2__SLOPE                    BITFIELD(9, 0)
#define NSF2__NSF_DS_SLOPE2__SLOPE__POS               0

    /* 
     * List of register bitfields values for component NSF2
     *
     */

#ifdef __cplusplus
}
#endif
#endif                                                     /* __NSF2_CRED_H */
