
Plane.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000dae8  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000464  0800dc78  0800dc78  0000ec78  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e0dc  0800e0dc  000102c8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800e0dc  0800e0dc  0000f0dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e0e4  0800e0e4  000102c8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e0e4  0800e0e4  0000f0e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800e0e8  0800e0e8  0000f0e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000002c8  20000000  0800e0ec  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000102c8  2**0
                  CONTENTS
 10 .bss          0000200c  200002c8  200002c8  000102c8  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200022d4  200022d4  000102c8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000102c8  2**0
                  CONTENTS, READONLY
 13 .debug_info   00016a13  00000000  00000000  000102f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004b3c  00000000  00000000  00026d0b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000014d0  00000000  00000000  0002b848  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000f3f  00000000  00000000  0002cd18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002ac9f  00000000  00000000  0002dc57  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001bffc  00000000  00000000  000588f6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e3821  00000000  00000000  000748f2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00158113  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000062b4  00000000  00000000  00158158  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005b  00000000  00000000  0015e40c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200002c8 	.word	0x200002c8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800dc60 	.word	0x0800dc60

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200002cc 	.word	0x200002cc
 80001cc:	0800dc60 	.word	0x0800dc60

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bfc:	f000 b988 	b.w	8000f10 <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9d08      	ldr	r5, [sp, #32]
 8000c1e:	468e      	mov	lr, r1
 8000c20:	4604      	mov	r4, r0
 8000c22:	4688      	mov	r8, r1
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d14a      	bne.n	8000cbe <__udivmoddi4+0xa6>
 8000c28:	428a      	cmp	r2, r1
 8000c2a:	4617      	mov	r7, r2
 8000c2c:	d962      	bls.n	8000cf4 <__udivmoddi4+0xdc>
 8000c2e:	fab2 f682 	clz	r6, r2
 8000c32:	b14e      	cbz	r6, 8000c48 <__udivmoddi4+0x30>
 8000c34:	f1c6 0320 	rsb	r3, r6, #32
 8000c38:	fa01 f806 	lsl.w	r8, r1, r6
 8000c3c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c40:	40b7      	lsls	r7, r6
 8000c42:	ea43 0808 	orr.w	r8, r3, r8
 8000c46:	40b4      	lsls	r4, r6
 8000c48:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c4c:	fa1f fc87 	uxth.w	ip, r7
 8000c50:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c54:	0c23      	lsrs	r3, r4, #16
 8000c56:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c5a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c5e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c62:	429a      	cmp	r2, r3
 8000c64:	d909      	bls.n	8000c7a <__udivmoddi4+0x62>
 8000c66:	18fb      	adds	r3, r7, r3
 8000c68:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c6c:	f080 80ea 	bcs.w	8000e44 <__udivmoddi4+0x22c>
 8000c70:	429a      	cmp	r2, r3
 8000c72:	f240 80e7 	bls.w	8000e44 <__udivmoddi4+0x22c>
 8000c76:	3902      	subs	r1, #2
 8000c78:	443b      	add	r3, r7
 8000c7a:	1a9a      	subs	r2, r3, r2
 8000c7c:	b2a3      	uxth	r3, r4
 8000c7e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c82:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c86:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c8a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c8e:	459c      	cmp	ip, r3
 8000c90:	d909      	bls.n	8000ca6 <__udivmoddi4+0x8e>
 8000c92:	18fb      	adds	r3, r7, r3
 8000c94:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c98:	f080 80d6 	bcs.w	8000e48 <__udivmoddi4+0x230>
 8000c9c:	459c      	cmp	ip, r3
 8000c9e:	f240 80d3 	bls.w	8000e48 <__udivmoddi4+0x230>
 8000ca2:	443b      	add	r3, r7
 8000ca4:	3802      	subs	r0, #2
 8000ca6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000caa:	eba3 030c 	sub.w	r3, r3, ip
 8000cae:	2100      	movs	r1, #0
 8000cb0:	b11d      	cbz	r5, 8000cba <__udivmoddi4+0xa2>
 8000cb2:	40f3      	lsrs	r3, r6
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cbe:	428b      	cmp	r3, r1
 8000cc0:	d905      	bls.n	8000cce <__udivmoddi4+0xb6>
 8000cc2:	b10d      	cbz	r5, 8000cc8 <__udivmoddi4+0xb0>
 8000cc4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cc8:	2100      	movs	r1, #0
 8000cca:	4608      	mov	r0, r1
 8000ccc:	e7f5      	b.n	8000cba <__udivmoddi4+0xa2>
 8000cce:	fab3 f183 	clz	r1, r3
 8000cd2:	2900      	cmp	r1, #0
 8000cd4:	d146      	bne.n	8000d64 <__udivmoddi4+0x14c>
 8000cd6:	4573      	cmp	r3, lr
 8000cd8:	d302      	bcc.n	8000ce0 <__udivmoddi4+0xc8>
 8000cda:	4282      	cmp	r2, r0
 8000cdc:	f200 8105 	bhi.w	8000eea <__udivmoddi4+0x2d2>
 8000ce0:	1a84      	subs	r4, r0, r2
 8000ce2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000ce6:	2001      	movs	r0, #1
 8000ce8:	4690      	mov	r8, r2
 8000cea:	2d00      	cmp	r5, #0
 8000cec:	d0e5      	beq.n	8000cba <__udivmoddi4+0xa2>
 8000cee:	e9c5 4800 	strd	r4, r8, [r5]
 8000cf2:	e7e2      	b.n	8000cba <__udivmoddi4+0xa2>
 8000cf4:	2a00      	cmp	r2, #0
 8000cf6:	f000 8090 	beq.w	8000e1a <__udivmoddi4+0x202>
 8000cfa:	fab2 f682 	clz	r6, r2
 8000cfe:	2e00      	cmp	r6, #0
 8000d00:	f040 80a4 	bne.w	8000e4c <__udivmoddi4+0x234>
 8000d04:	1a8a      	subs	r2, r1, r2
 8000d06:	0c03      	lsrs	r3, r0, #16
 8000d08:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d0c:	b280      	uxth	r0, r0
 8000d0e:	b2bc      	uxth	r4, r7
 8000d10:	2101      	movs	r1, #1
 8000d12:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d16:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d1a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d1e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d22:	429a      	cmp	r2, r3
 8000d24:	d907      	bls.n	8000d36 <__udivmoddi4+0x11e>
 8000d26:	18fb      	adds	r3, r7, r3
 8000d28:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d2c:	d202      	bcs.n	8000d34 <__udivmoddi4+0x11c>
 8000d2e:	429a      	cmp	r2, r3
 8000d30:	f200 80e0 	bhi.w	8000ef4 <__udivmoddi4+0x2dc>
 8000d34:	46c4      	mov	ip, r8
 8000d36:	1a9b      	subs	r3, r3, r2
 8000d38:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d3c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d40:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d44:	fb02 f404 	mul.w	r4, r2, r4
 8000d48:	429c      	cmp	r4, r3
 8000d4a:	d907      	bls.n	8000d5c <__udivmoddi4+0x144>
 8000d4c:	18fb      	adds	r3, r7, r3
 8000d4e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d52:	d202      	bcs.n	8000d5a <__udivmoddi4+0x142>
 8000d54:	429c      	cmp	r4, r3
 8000d56:	f200 80ca 	bhi.w	8000eee <__udivmoddi4+0x2d6>
 8000d5a:	4602      	mov	r2, r0
 8000d5c:	1b1b      	subs	r3, r3, r4
 8000d5e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d62:	e7a5      	b.n	8000cb0 <__udivmoddi4+0x98>
 8000d64:	f1c1 0620 	rsb	r6, r1, #32
 8000d68:	408b      	lsls	r3, r1
 8000d6a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d6e:	431f      	orrs	r7, r3
 8000d70:	fa0e f401 	lsl.w	r4, lr, r1
 8000d74:	fa20 f306 	lsr.w	r3, r0, r6
 8000d78:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d7c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d80:	4323      	orrs	r3, r4
 8000d82:	fa00 f801 	lsl.w	r8, r0, r1
 8000d86:	fa1f fc87 	uxth.w	ip, r7
 8000d8a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d8e:	0c1c      	lsrs	r4, r3, #16
 8000d90:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d94:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d98:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d9c:	45a6      	cmp	lr, r4
 8000d9e:	fa02 f201 	lsl.w	r2, r2, r1
 8000da2:	d909      	bls.n	8000db8 <__udivmoddi4+0x1a0>
 8000da4:	193c      	adds	r4, r7, r4
 8000da6:	f100 3aff 	add.w	sl, r0, #4294967295
 8000daa:	f080 809c 	bcs.w	8000ee6 <__udivmoddi4+0x2ce>
 8000dae:	45a6      	cmp	lr, r4
 8000db0:	f240 8099 	bls.w	8000ee6 <__udivmoddi4+0x2ce>
 8000db4:	3802      	subs	r0, #2
 8000db6:	443c      	add	r4, r7
 8000db8:	eba4 040e 	sub.w	r4, r4, lr
 8000dbc:	fa1f fe83 	uxth.w	lr, r3
 8000dc0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dc4:	fb09 4413 	mls	r4, r9, r3, r4
 8000dc8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000dcc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dd0:	45a4      	cmp	ip, r4
 8000dd2:	d908      	bls.n	8000de6 <__udivmoddi4+0x1ce>
 8000dd4:	193c      	adds	r4, r7, r4
 8000dd6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000dda:	f080 8082 	bcs.w	8000ee2 <__udivmoddi4+0x2ca>
 8000dde:	45a4      	cmp	ip, r4
 8000de0:	d97f      	bls.n	8000ee2 <__udivmoddi4+0x2ca>
 8000de2:	3b02      	subs	r3, #2
 8000de4:	443c      	add	r4, r7
 8000de6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dea:	eba4 040c 	sub.w	r4, r4, ip
 8000dee:	fba0 ec02 	umull	lr, ip, r0, r2
 8000df2:	4564      	cmp	r4, ip
 8000df4:	4673      	mov	r3, lr
 8000df6:	46e1      	mov	r9, ip
 8000df8:	d362      	bcc.n	8000ec0 <__udivmoddi4+0x2a8>
 8000dfa:	d05f      	beq.n	8000ebc <__udivmoddi4+0x2a4>
 8000dfc:	b15d      	cbz	r5, 8000e16 <__udivmoddi4+0x1fe>
 8000dfe:	ebb8 0203 	subs.w	r2, r8, r3
 8000e02:	eb64 0409 	sbc.w	r4, r4, r9
 8000e06:	fa04 f606 	lsl.w	r6, r4, r6
 8000e0a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e0e:	431e      	orrs	r6, r3
 8000e10:	40cc      	lsrs	r4, r1
 8000e12:	e9c5 6400 	strd	r6, r4, [r5]
 8000e16:	2100      	movs	r1, #0
 8000e18:	e74f      	b.n	8000cba <__udivmoddi4+0xa2>
 8000e1a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e1e:	0c01      	lsrs	r1, r0, #16
 8000e20:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e24:	b280      	uxth	r0, r0
 8000e26:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e2a:	463b      	mov	r3, r7
 8000e2c:	4638      	mov	r0, r7
 8000e2e:	463c      	mov	r4, r7
 8000e30:	46b8      	mov	r8, r7
 8000e32:	46be      	mov	lr, r7
 8000e34:	2620      	movs	r6, #32
 8000e36:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e3a:	eba2 0208 	sub.w	r2, r2, r8
 8000e3e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e42:	e766      	b.n	8000d12 <__udivmoddi4+0xfa>
 8000e44:	4601      	mov	r1, r0
 8000e46:	e718      	b.n	8000c7a <__udivmoddi4+0x62>
 8000e48:	4610      	mov	r0, r2
 8000e4a:	e72c      	b.n	8000ca6 <__udivmoddi4+0x8e>
 8000e4c:	f1c6 0220 	rsb	r2, r6, #32
 8000e50:	fa2e f302 	lsr.w	r3, lr, r2
 8000e54:	40b7      	lsls	r7, r6
 8000e56:	40b1      	lsls	r1, r6
 8000e58:	fa20 f202 	lsr.w	r2, r0, r2
 8000e5c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e60:	430a      	orrs	r2, r1
 8000e62:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e66:	b2bc      	uxth	r4, r7
 8000e68:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e6c:	0c11      	lsrs	r1, r2, #16
 8000e6e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e72:	fb08 f904 	mul.w	r9, r8, r4
 8000e76:	40b0      	lsls	r0, r6
 8000e78:	4589      	cmp	r9, r1
 8000e7a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e7e:	b280      	uxth	r0, r0
 8000e80:	d93e      	bls.n	8000f00 <__udivmoddi4+0x2e8>
 8000e82:	1879      	adds	r1, r7, r1
 8000e84:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e88:	d201      	bcs.n	8000e8e <__udivmoddi4+0x276>
 8000e8a:	4589      	cmp	r9, r1
 8000e8c:	d81f      	bhi.n	8000ece <__udivmoddi4+0x2b6>
 8000e8e:	eba1 0109 	sub.w	r1, r1, r9
 8000e92:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e96:	fb09 f804 	mul.w	r8, r9, r4
 8000e9a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e9e:	b292      	uxth	r2, r2
 8000ea0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ea4:	4542      	cmp	r2, r8
 8000ea6:	d229      	bcs.n	8000efc <__udivmoddi4+0x2e4>
 8000ea8:	18ba      	adds	r2, r7, r2
 8000eaa:	f109 31ff 	add.w	r1, r9, #4294967295
 8000eae:	d2c4      	bcs.n	8000e3a <__udivmoddi4+0x222>
 8000eb0:	4542      	cmp	r2, r8
 8000eb2:	d2c2      	bcs.n	8000e3a <__udivmoddi4+0x222>
 8000eb4:	f1a9 0102 	sub.w	r1, r9, #2
 8000eb8:	443a      	add	r2, r7
 8000eba:	e7be      	b.n	8000e3a <__udivmoddi4+0x222>
 8000ebc:	45f0      	cmp	r8, lr
 8000ebe:	d29d      	bcs.n	8000dfc <__udivmoddi4+0x1e4>
 8000ec0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ec4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ec8:	3801      	subs	r0, #1
 8000eca:	46e1      	mov	r9, ip
 8000ecc:	e796      	b.n	8000dfc <__udivmoddi4+0x1e4>
 8000ece:	eba7 0909 	sub.w	r9, r7, r9
 8000ed2:	4449      	add	r1, r9
 8000ed4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ed8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000edc:	fb09 f804 	mul.w	r8, r9, r4
 8000ee0:	e7db      	b.n	8000e9a <__udivmoddi4+0x282>
 8000ee2:	4673      	mov	r3, lr
 8000ee4:	e77f      	b.n	8000de6 <__udivmoddi4+0x1ce>
 8000ee6:	4650      	mov	r0, sl
 8000ee8:	e766      	b.n	8000db8 <__udivmoddi4+0x1a0>
 8000eea:	4608      	mov	r0, r1
 8000eec:	e6fd      	b.n	8000cea <__udivmoddi4+0xd2>
 8000eee:	443b      	add	r3, r7
 8000ef0:	3a02      	subs	r2, #2
 8000ef2:	e733      	b.n	8000d5c <__udivmoddi4+0x144>
 8000ef4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ef8:	443b      	add	r3, r7
 8000efa:	e71c      	b.n	8000d36 <__udivmoddi4+0x11e>
 8000efc:	4649      	mov	r1, r9
 8000efe:	e79c      	b.n	8000e3a <__udivmoddi4+0x222>
 8000f00:	eba1 0109 	sub.w	r1, r1, r9
 8000f04:	46c4      	mov	ip, r8
 8000f06:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f0a:	fb09 f804 	mul.w	r8, r9, r4
 8000f0e:	e7c4      	b.n	8000e9a <__udivmoddi4+0x282>

08000f10 <__aeabi_idiv0>:
 8000f10:	4770      	bx	lr
 8000f12:	bf00      	nop

08000f14 <LL_TIM_CC_EnableChannel>:
  *         @arg @ref LL_TIM_CHANNEL_CH3N
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_CC_EnableChannel(TIM_TypeDef *TIMx, uint32_t Channels)
{
 8000f14:	b480      	push	{r7}
 8000f16:	b083      	sub	sp, #12
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	6078      	str	r0, [r7, #4]
 8000f1c:	6039      	str	r1, [r7, #0]
  SET_BIT(TIMx->CCER, Channels);
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	6a1a      	ldr	r2, [r3, #32]
 8000f22:	683b      	ldr	r3, [r7, #0]
 8000f24:	431a      	orrs	r2, r3
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	621a      	str	r2, [r3, #32]
}
 8000f2a:	bf00      	nop
 8000f2c:	370c      	adds	r7, #12
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f34:	4770      	bx	lr

08000f36 <LL_TIM_CC_DisableChannel>:
  *         @arg @ref LL_TIM_CHANNEL_CH3N
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_CC_DisableChannel(TIM_TypeDef *TIMx, uint32_t Channels)
{
 8000f36:	b480      	push	{r7}
 8000f38:	b083      	sub	sp, #12
 8000f3a:	af00      	add	r7, sp, #0
 8000f3c:	6078      	str	r0, [r7, #4]
 8000f3e:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(TIMx->CCER, Channels);
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	6a1a      	ldr	r2, [r3, #32]
 8000f44:	683b      	ldr	r3, [r7, #0]
 8000f46:	43db      	mvns	r3, r3
 8000f48:	401a      	ands	r2, r3
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	621a      	str	r2, [r3, #32]
}
 8000f4e:	bf00      	nop
 8000f50:	370c      	adds	r7, #12
 8000f52:	46bd      	mov	sp, r7
 8000f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f58:	4770      	bx	lr
	...

08000f5c <BuzzerPlayNote>:

#include <FC_Basic/Buzzer.h>
#include "main.h"


void BuzzerPlayNote(Note note){
 8000f5c:	b590      	push	{r4, r7, lr}
 8000f5e:	b083      	sub	sp, #12
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	4603      	mov	r3, r0
 8000f64:	71fb      	strb	r3, [r7, #7]
	TIM4->ARR = APB1_CLOCKS/TIM4->PSC/tones[note];
 8000f66:	4b11      	ldr	r3, [pc, #68]	@ (8000fac <BuzzerPlayNote+0x50>)
 8000f68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000f6a:	4a11      	ldr	r2, [pc, #68]	@ (8000fb0 <BuzzerPlayNote+0x54>)
 8000f6c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f70:	4618      	mov	r0, r3
 8000f72:	f7ff fac7 	bl	8000504 <__aeabi_ui2d>
 8000f76:	79fb      	ldrb	r3, [r7, #7]
 8000f78:	4a0e      	ldr	r2, [pc, #56]	@ (8000fb4 <BuzzerPlayNote+0x58>)
 8000f7a:	00db      	lsls	r3, r3, #3
 8000f7c:	4413      	add	r3, r2
 8000f7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f82:	f7ff fc63 	bl	800084c <__aeabi_ddiv>
 8000f86:	4602      	mov	r2, r0
 8000f88:	460b      	mov	r3, r1
 8000f8a:	4c08      	ldr	r4, [pc, #32]	@ (8000fac <BuzzerPlayNote+0x50>)
 8000f8c:	4610      	mov	r0, r2
 8000f8e:	4619      	mov	r1, r3
 8000f90:	f7ff fe0a 	bl	8000ba8 <__aeabi_d2uiz>
 8000f94:	4603      	mov	r3, r0
 8000f96:	62e3      	str	r3, [r4, #44]	@ 0x2c
	TIM4->CCR3 = TIM4->ARR/2;
 8000f98:	4b04      	ldr	r3, [pc, #16]	@ (8000fac <BuzzerPlayNote+0x50>)
 8000f9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000f9c:	4a03      	ldr	r2, [pc, #12]	@ (8000fac <BuzzerPlayNote+0x50>)
 8000f9e:	085b      	lsrs	r3, r3, #1
 8000fa0:	63d3      	str	r3, [r2, #60]	@ 0x3c
	return;
 8000fa2:	bf00      	nop
}
 8000fa4:	370c      	adds	r7, #12
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	bd90      	pop	{r4, r7, pc}
 8000faa:	bf00      	nop
 8000fac:	40000800 	.word	0x40000800
 8000fb0:	0501bd00 	.word	0x0501bd00
 8000fb4:	0800dcf8 	.word	0x0800dcf8

08000fb8 <BuzzerPlayInit>:

void BuzzerPlayInit(void){
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	af00      	add	r7, sp, #0
	LL_TIM_CC_EnableChannel(TIM4, LL_TIM_CHANNEL_CH3);
 8000fbc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000fc0:	4813      	ldr	r0, [pc, #76]	@ (8001010 <BuzzerPlayInit+0x58>)
 8000fc2:	f7ff ffa7 	bl	8000f14 <LL_TIM_CC_EnableChannel>
	TIM4->ARR = 21;
 8000fc6:	4b12      	ldr	r3, [pc, #72]	@ (8001010 <BuzzerPlayInit+0x58>)
 8000fc8:	2215      	movs	r2, #21
 8000fca:	62da      	str	r2, [r3, #44]	@ 0x2c
	TIM4->CCR3 = TIM4->ARR/2;
 8000fcc:	4b10      	ldr	r3, [pc, #64]	@ (8001010 <BuzzerPlayInit+0x58>)
 8000fce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000fd0:	4a0f      	ldr	r2, [pc, #60]	@ (8001010 <BuzzerPlayInit+0x58>)
 8000fd2:	085b      	lsrs	r3, r3, #1
 8000fd4:	63d3      	str	r3, [r2, #60]	@ 0x3c

	TIM4->PSC = 2000;
 8000fd6:	4b0e      	ldr	r3, [pc, #56]	@ (8001010 <BuzzerPlayInit+0x58>)
 8000fd8:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8000fdc:	629a      	str	r2, [r3, #40]	@ 0x28
	HAL_Delay(100);
 8000fde:	2064      	movs	r0, #100	@ 0x64
 8000fe0:	f002 fdca 	bl	8003b78 <HAL_Delay>
	TIM4->PSC = 1500;
 8000fe4:	4b0a      	ldr	r3, [pc, #40]	@ (8001010 <BuzzerPlayInit+0x58>)
 8000fe6:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8000fea:	629a      	str	r2, [r3, #40]	@ 0x28
	HAL_Delay(100);
 8000fec:	2064      	movs	r0, #100	@ 0x64
 8000fee:	f002 fdc3 	bl	8003b78 <HAL_Delay>
	TIM4->PSC = 1000;
 8000ff2:	4b07      	ldr	r3, [pc, #28]	@ (8001010 <BuzzerPlayInit+0x58>)
 8000ff4:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000ff8:	629a      	str	r2, [r3, #40]	@ 0x28
	HAL_Delay(100);
 8000ffa:	2064      	movs	r0, #100	@ 0x64
 8000ffc:	f002 fdbc 	bl	8003b78 <HAL_Delay>

	LL_TIM_CC_DisableChannel(TIM4, LL_TIM_CHANNEL_CH3);
 8001000:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001004:	4802      	ldr	r0, [pc, #8]	@ (8001010 <BuzzerPlayInit+0x58>)
 8001006:	f7ff ff96 	bl	8000f36 <LL_TIM_CC_DisableChannel>
	return;
 800100a:	bf00      	nop
}
 800100c:	bd80      	pop	{r7, pc}
 800100e:	bf00      	nop
 8001010:	40000800 	.word	0x40000800

08001014 <BuzzerPlayOneCycle>:

void BuzzerPlayOneCycle(void){
 8001014:	b580      	push	{r7, lr}
 8001016:	b082      	sub	sp, #8
 8001018:	af00      	add	r7, sp, #0
	LL_TIM_CC_EnableChannel(TIM4, LL_TIM_CHANNEL_CH3);
 800101a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800101e:	4810      	ldr	r0, [pc, #64]	@ (8001060 <BuzzerPlayOneCycle+0x4c>)
 8001020:	f7ff ff78 	bl	8000f14 <LL_TIM_CC_EnableChannel>
	TIM4->PSC = 4;
 8001024:	4b0e      	ldr	r3, [pc, #56]	@ (8001060 <BuzzerPlayOneCycle+0x4c>)
 8001026:	2204      	movs	r2, #4
 8001028:	629a      	str	r2, [r3, #40]	@ 0x28

	for (int i=0; i<8; i++){
 800102a:	2300      	movs	r3, #0
 800102c:	607b      	str	r3, [r7, #4]
 800102e:	e00a      	b.n	8001046 <BuzzerPlayOneCycle+0x32>
		BuzzerPlayNote(i);
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	b2db      	uxtb	r3, r3
 8001034:	4618      	mov	r0, r3
 8001036:	f7ff ff91 	bl	8000f5c <BuzzerPlayNote>
		HAL_Delay(150);
 800103a:	2096      	movs	r0, #150	@ 0x96
 800103c:	f002 fd9c 	bl	8003b78 <HAL_Delay>
	for (int i=0; i<8; i++){
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	3301      	adds	r3, #1
 8001044:	607b      	str	r3, [r7, #4]
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	2b07      	cmp	r3, #7
 800104a:	ddf1      	ble.n	8001030 <BuzzerPlayOneCycle+0x1c>
	}
	LL_TIM_CC_DisableChannel(TIM4, LL_TIM_CHANNEL_CH3);
 800104c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001050:	4803      	ldr	r0, [pc, #12]	@ (8001060 <BuzzerPlayOneCycle+0x4c>)
 8001052:	f7ff ff70 	bl	8000f36 <LL_TIM_CC_DisableChannel>
	return;
 8001056:	bf00      	nop
}
 8001058:	3708      	adds	r7, #8
 800105a:	46bd      	mov	sp, r7
 800105c:	bd80      	pop	{r7, pc}
 800105e:	bf00      	nop
 8001060:	40000800 	.word	0x40000800

08001064 <RB_init>:
  * @param  ptRB		
  					size 		
  * @retval unsigned int 0 
  */
unsigned char RB_init(RingFifo_t * ptRB, unsigned short size)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	b082      	sub	sp, #8
 8001068:	af00      	add	r7, sp, #0
 800106a:	6078      	str	r0, [r7, #4]
 800106c:	460b      	mov	r3, r1
 800106e:	807b      	strh	r3, [r7, #2]

	if(size & (size-1))
 8001070:	887a      	ldrh	r2, [r7, #2]
 8001072:	887b      	ldrh	r3, [r7, #2]
 8001074:	3b01      	subs	r3, #1
 8001076:	4013      	ands	r3, r2
 8001078:	2b00      	cmp	r3, #0
 800107a:	d005      	beq.n	8001088 <RB_init+0x24>
	{
		assert(0);
 800107c:	4b12      	ldr	r3, [pc, #72]	@ (80010c8 <RB_init+0x64>)
 800107e:	4a13      	ldr	r2, [pc, #76]	@ (80010cc <RB_init+0x68>)
 8001080:	2119      	movs	r1, #25
 8001082:	4813      	ldr	r0, [pc, #76]	@ (80010d0 <RB_init+0x6c>)
 8001084:	f00a f96c 	bl	800b360 <__assert_func>
		return 1;
	}

	ptRB->size = size;
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	887a      	ldrh	r2, [r7, #2]
 800108c:	801a      	strh	r2, [r3, #0]
	ptRB->wrIdx= 0;
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	2200      	movs	r2, #0
 8001092:	805a      	strh	r2, [r3, #2]
	ptRB->rdIdx= 0;
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	2200      	movs	r2, #0
 8001098:	809a      	strh	r2, [r3, #4]
	ptRB->data = malloc(size);
 800109a:	887b      	ldrh	r3, [r7, #2]
 800109c:	4618      	mov	r0, r3
 800109e:	f00a f97d 	bl	800b39c <malloc>
 80010a2:	4603      	mov	r3, r0
 80010a4:	461a      	mov	r2, r3
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	609a      	str	r2, [r3, #8]

	assert(ptRB->data);
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	689b      	ldr	r3, [r3, #8]
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d105      	bne.n	80010be <RB_init+0x5a>
 80010b2:	4b08      	ldr	r3, [pc, #32]	@ (80010d4 <RB_init+0x70>)
 80010b4:	4a05      	ldr	r2, [pc, #20]	@ (80010cc <RB_init+0x68>)
 80010b6:	2122      	movs	r1, #34	@ 0x22
 80010b8:	4805      	ldr	r0, [pc, #20]	@ (80010d0 <RB_init+0x6c>)
 80010ba:	f00a f951 	bl	800b360 <__assert_func>

	return 0;
 80010be:	2300      	movs	r3, #0
}
 80010c0:	4618      	mov	r0, r3
 80010c2:	3708      	adds	r7, #8
 80010c4:	46bd      	mov	sp, r7
 80010c6:	bd80      	pop	{r7, pc}
 80010c8:	0800dc78 	.word	0x0800dc78
 80010cc:	0800dd38 	.word	0x0800dd38
 80010d0:	0800dc7c 	.word	0x0800dc7c
 80010d4:	0800dca0 	.word	0x0800dca0

080010d8 <RB_write>:
		ptRB->rdIdx= 0;
		memset(ptRB->data, 0, ptRB->size);
}

void RB_write(RingFifo_t * ptRB, unsigned char data)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	b082      	sub	sp, #8
 80010dc:	af00      	add	r7, sp, #0
 80010de:	6078      	str	r0, [r7, #4]
 80010e0:	460b      	mov	r3, r1
 80010e2:	70fb      	strb	r3, [r7, #3]
  if(RB_isfull(ptRB))
 80010e4:	6878      	ldr	r0, [r7, #4]
 80010e6:	f000 f852 	bl	800118e <RB_isfull>
 80010ea:	4603      	mov	r3, r0
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d116      	bne.n	800111e <RB_write+0x46>
    return;
    
	ptRB->data[ptRB->wrIdx] = data;
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	689b      	ldr	r3, [r3, #8]
 80010f4:	687a      	ldr	r2, [r7, #4]
 80010f6:	8852      	ldrh	r2, [r2, #2]
 80010f8:	4413      	add	r3, r2
 80010fa:	78fa      	ldrb	r2, [r7, #3]
 80010fc:	701a      	strb	r2, [r3, #0]
	ptRB->wrIdx = (ptRB->size-1) & (ptRB->wrIdx+1);	
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	881b      	ldrh	r3, [r3, #0]
 8001102:	3b01      	subs	r3, #1
 8001104:	b29b      	uxth	r3, r3
 8001106:	b21a      	sxth	r2, r3
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	885b      	ldrh	r3, [r3, #2]
 800110c:	3301      	adds	r3, #1
 800110e:	b29b      	uxth	r3, r3
 8001110:	b21b      	sxth	r3, r3
 8001112:	4013      	ands	r3, r2
 8001114:	b21b      	sxth	r3, r3
 8001116:	b29a      	uxth	r2, r3
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	805a      	strh	r2, [r3, #2]
 800111c:	e000      	b.n	8001120 <RB_write+0x48>
    return;
 800111e:	bf00      	nop
}
 8001120:	3708      	adds	r7, #8
 8001122:	46bd      	mov	sp, r7
 8001124:	bd80      	pop	{r7, pc}

08001126 <RB_read>:

unsigned char RB_read(RingFifo_t * ptRB)
{
 8001126:	b480      	push	{r7}
 8001128:	b085      	sub	sp, #20
 800112a:	af00      	add	r7, sp, #0
 800112c:	6078      	str	r0, [r7, #4]

	unsigned char val = ptRB->data[ptRB->rdIdx];
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	689b      	ldr	r3, [r3, #8]
 8001132:	687a      	ldr	r2, [r7, #4]
 8001134:	8892      	ldrh	r2, [r2, #4]
 8001136:	4413      	add	r3, r2
 8001138:	781b      	ldrb	r3, [r3, #0]
 800113a:	73fb      	strb	r3, [r7, #15]
	ptRB->rdIdx = (ptRB->size-1) & (ptRB->rdIdx+1);	
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	881b      	ldrh	r3, [r3, #0]
 8001140:	3b01      	subs	r3, #1
 8001142:	b29b      	uxth	r3, r3
 8001144:	b21a      	sxth	r2, r3
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	889b      	ldrh	r3, [r3, #4]
 800114a:	3301      	adds	r3, #1
 800114c:	b29b      	uxth	r3, r3
 800114e:	b21b      	sxth	r3, r3
 8001150:	4013      	ands	r3, r2
 8001152:	b21b      	sxth	r3, r3
 8001154:	b29a      	uxth	r2, r3
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	809a      	strh	r2, [r3, #4]

	return val;
 800115a:	7bfb      	ldrb	r3, [r7, #15]
}
 800115c:	4618      	mov	r0, r3
 800115e:	3714      	adds	r7, #20
 8001160:	46bd      	mov	sp, r7
 8001162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001166:	4770      	bx	lr

08001168 <RB_isempty>:

unsigned char RB_isempty(RingFifo_t * ptRB)
{
 8001168:	b480      	push	{r7}
 800116a:	b083      	sub	sp, #12
 800116c:	af00      	add	r7, sp, #0
 800116e:	6078      	str	r0, [r7, #4]
	return (ptRB->rdIdx == ptRB->wrIdx);
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	889a      	ldrh	r2, [r3, #4]
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	885b      	ldrh	r3, [r3, #2]
 8001178:	429a      	cmp	r2, r3
 800117a:	bf0c      	ite	eq
 800117c:	2301      	moveq	r3, #1
 800117e:	2300      	movne	r3, #0
 8001180:	b2db      	uxtb	r3, r3
}
 8001182:	4618      	mov	r0, r3
 8001184:	370c      	adds	r7, #12
 8001186:	46bd      	mov	sp, r7
 8001188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800118c:	4770      	bx	lr

0800118e <RB_isfull>:

unsigned char RB_isfull(RingFifo_t * ptRB)
{
 800118e:	b480      	push	{r7}
 8001190:	b083      	sub	sp, #12
 8001192:	af00      	add	r7, sp, #0
 8001194:	6078      	str	r0, [r7, #4]
	return ((ptRB->size-1) & ptRB->rdIdx) == ((ptRB->size-1) & (ptRB->wrIdx+1));
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	889b      	ldrh	r3, [r3, #4]
 800119a:	461a      	mov	r2, r3
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	885b      	ldrh	r3, [r3, #2]
 80011a0:	3301      	adds	r3, #1
 80011a2:	405a      	eors	r2, r3
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	881b      	ldrh	r3, [r3, #0]
 80011a8:	3b01      	subs	r3, #1
 80011aa:	4013      	ands	r3, r2
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	bf0c      	ite	eq
 80011b0:	2301      	moveq	r3, #1
 80011b2:	2300      	movne	r3, #0
 80011b4:	b2db      	uxtb	r3, r3
}
 80011b6:	4618      	mov	r0, r3
 80011b8:	370c      	adds	r7, #12
 80011ba:	46bd      	mov	sp, r7
 80011bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c0:	4770      	bx	lr

080011c2 <LL_SPI_Enable>:
  * @rmtoll CR1          SPE           LL_SPI_Enable
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_Enable(SPI_TypeDef *SPIx)
{
 80011c2:	b480      	push	{r7}
 80011c4:	b083      	sub	sp, #12
 80011c6:	af00      	add	r7, sp, #0
 80011c8:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	601a      	str	r2, [r3, #0]
}
 80011d6:	bf00      	nop
 80011d8:	370c      	adds	r7, #12
 80011da:	46bd      	mov	sp, r7
 80011dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e0:	4770      	bx	lr

080011e2 <LL_SPI_SetStandard>:
  *         @arg @ref LL_SPI_PROTOCOL_MOTOROLA
  *         @arg @ref LL_SPI_PROTOCOL_TI
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetStandard(SPI_TypeDef *SPIx, uint32_t Standard)
{
 80011e2:	b480      	push	{r7}
 80011e4:	b083      	sub	sp, #12
 80011e6:	af00      	add	r7, sp, #0
 80011e8:	6078      	str	r0, [r7, #4]
 80011ea:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	685b      	ldr	r3, [r3, #4]
 80011f0:	f023 0210 	bic.w	r2, r3, #16
 80011f4:	683b      	ldr	r3, [r7, #0]
 80011f6:	431a      	orrs	r2, r3
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	605a      	str	r2, [r3, #4]
}
 80011fc:	bf00      	nop
 80011fe:	370c      	adds	r7, #12
 8001200:	46bd      	mov	sp, r7
 8001202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001206:	4770      	bx	lr

08001208 <LL_SPI_IsActiveFlag_RXNE>:
  * @rmtoll SR           RXNE          LL_SPI_IsActiveFlag_RXNE
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_RXNE(const SPI_TypeDef *SPIx)
{
 8001208:	b480      	push	{r7}
 800120a:	b083      	sub	sp, #12
 800120c:	af00      	add	r7, sp, #0
 800120e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	689b      	ldr	r3, [r3, #8]
 8001214:	f003 0301 	and.w	r3, r3, #1
 8001218:	2b01      	cmp	r3, #1
 800121a:	d101      	bne.n	8001220 <LL_SPI_IsActiveFlag_RXNE+0x18>
 800121c:	2301      	movs	r3, #1
 800121e:	e000      	b.n	8001222 <LL_SPI_IsActiveFlag_RXNE+0x1a>
 8001220:	2300      	movs	r3, #0
}
 8001222:	4618      	mov	r0, r3
 8001224:	370c      	adds	r7, #12
 8001226:	46bd      	mov	sp, r7
 8001228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800122c:	4770      	bx	lr

0800122e <LL_SPI_IsActiveFlag_TXE>:
  * @rmtoll SR           TXE           LL_SPI_IsActiveFlag_TXE
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_TXE(const SPI_TypeDef *SPIx)
{
 800122e:	b480      	push	{r7}
 8001230:	b083      	sub	sp, #12
 8001232:	af00      	add	r7, sp, #0
 8001234:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	689b      	ldr	r3, [r3, #8]
 800123a:	f003 0302 	and.w	r3, r3, #2
 800123e:	2b02      	cmp	r3, #2
 8001240:	d101      	bne.n	8001246 <LL_SPI_IsActiveFlag_TXE+0x18>
 8001242:	2301      	movs	r3, #1
 8001244:	e000      	b.n	8001248 <LL_SPI_IsActiveFlag_TXE+0x1a>
 8001246:	2300      	movs	r3, #0
}
 8001248:	4618      	mov	r0, r3
 800124a:	370c      	adds	r7, #12
 800124c:	46bd      	mov	sp, r7
 800124e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001252:	4770      	bx	lr

08001254 <LL_SPI_ReceiveData8>:
  * @rmtoll DR           DR            LL_SPI_ReceiveData8
  * @param  SPIx SPI Instance
  * @retval RxData Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_SPI_ReceiveData8(SPI_TypeDef *SPIx)
{
 8001254:	b480      	push	{r7}
 8001256:	b083      	sub	sp, #12
 8001258:	af00      	add	r7, sp, #0
 800125a:	6078      	str	r0, [r7, #4]
  return (*((__IO uint8_t *)&SPIx->DR));
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	330c      	adds	r3, #12
 8001260:	781b      	ldrb	r3, [r3, #0]
 8001262:	b2db      	uxtb	r3, r3
}
 8001264:	4618      	mov	r0, r3
 8001266:	370c      	adds	r7, #12
 8001268:	46bd      	mov	sp, r7
 800126a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800126e:	4770      	bx	lr

08001270 <LL_SPI_TransmitData8>:
  * @param  SPIx SPI Instance
  * @param  TxData Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_SPI_TransmitData8(SPI_TypeDef *SPIx, uint8_t TxData)
{
 8001270:	b480      	push	{r7}
 8001272:	b085      	sub	sp, #20
 8001274:	af00      	add	r7, sp, #0
 8001276:	6078      	str	r0, [r7, #4]
 8001278:	460b      	mov	r3, r1
 800127a:	70fb      	strb	r3, [r7, #3]
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SPIx->DR);
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	330c      	adds	r3, #12
 8001280:	60fb      	str	r3, [r7, #12]
  *spidr = TxData;
 8001282:	68fb      	ldr	r3, [r7, #12]
 8001284:	78fa      	ldrb	r2, [r7, #3]
 8001286:	701a      	strb	r2, [r3, #0]
#else
  *((__IO uint8_t *)&SPIx->DR) = TxData;
#endif /* __GNUC__ */
}
 8001288:	bf00      	nop
 800128a:	3714      	adds	r7, #20
 800128c:	46bd      	mov	sp, r7
 800128e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001292:	4770      	bx	lr

08001294 <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8001294:	b480      	push	{r7}
 8001296:	b083      	sub	sp, #12
 8001298:	af00      	add	r7, sp, #0
 800129a:	6078      	str	r0, [r7, #4]
 800129c:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	683a      	ldr	r2, [r7, #0]
 80012a2:	619a      	str	r2, [r3, #24]
}
 80012a4:	bf00      	nop
 80012a6:	370c      	adds	r7, #12
 80012a8:	46bd      	mov	sp, r7
 80012aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ae:	4770      	bx	lr

080012b0 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 80012b0:	b480      	push	{r7}
 80012b2:	b083      	sub	sp, #12
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	6078      	str	r0, [r7, #4]
 80012b8:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 80012ba:	683b      	ldr	r3, [r7, #0]
 80012bc:	041a      	lsls	r2, r3, #16
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	619a      	str	r2, [r3, #24]
}
 80012c2:	bf00      	nop
 80012c4:	370c      	adds	r7, #12
 80012c6:	46bd      	mov	sp, r7
 80012c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012cc:	4770      	bx	lr
	...

080012d0 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 80012d0:	b480      	push	{r7}
 80012d2:	b085      	sub	sp, #20
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 80012d8:	4b08      	ldr	r3, [pc, #32]	@ (80012fc <LL_AHB1_GRP1_EnableClock+0x2c>)
 80012da:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80012dc:	4907      	ldr	r1, [pc, #28]	@ (80012fc <LL_AHB1_GRP1_EnableClock+0x2c>)
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	4313      	orrs	r3, r2
 80012e2:	630b      	str	r3, [r1, #48]	@ 0x30
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80012e4:	4b05      	ldr	r3, [pc, #20]	@ (80012fc <LL_AHB1_GRP1_EnableClock+0x2c>)
 80012e6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	4013      	ands	r3, r2
 80012ec:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80012ee:	68fb      	ldr	r3, [r7, #12]
}
 80012f0:	bf00      	nop
 80012f2:	3714      	adds	r7, #20
 80012f4:	46bd      	mov	sp, r7
 80012f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012fa:	4770      	bx	lr
 80012fc:	40023800 	.word	0x40023800

08001300 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8001300:	b480      	push	{r7}
 8001302:	b085      	sub	sp, #20
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8001308:	4b08      	ldr	r3, [pc, #32]	@ (800132c <LL_APB2_GRP1_EnableClock+0x2c>)
 800130a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800130c:	4907      	ldr	r1, [pc, #28]	@ (800132c <LL_APB2_GRP1_EnableClock+0x2c>)
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	4313      	orrs	r3, r2
 8001312:	644b      	str	r3, [r1, #68]	@ 0x44
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8001314:	4b05      	ldr	r3, [pc, #20]	@ (800132c <LL_APB2_GRP1_EnableClock+0x2c>)
 8001316:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	4013      	ands	r3, r2
 800131c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800131e:	68fb      	ldr	r3, [r7, #12]
}
 8001320:	bf00      	nop
 8001322:	3714      	adds	r7, #20
 8001324:	46bd      	mov	sp, r7
 8001326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800132a:	4770      	bx	lr
 800132c:	40023800 	.word	0x40023800

08001330 <ICM42688_GPIO_SPI_Initialization>:

int32_t gyro_x_offset, gyro_y_offset, gyro_z_offset; // To remove offset


void ICM42688_GPIO_SPI_Initialization(void)
{
 8001330:	b580      	push	{r7, lr}
 8001332:	b090      	sub	sp, #64	@ 0x40
 8001334:	af00      	add	r7, sp, #0
	LL_SPI_InitTypeDef SPI_InitStruct = {0};
 8001336:	f107 0318 	add.w	r3, r7, #24
 800133a:	2228      	movs	r2, #40	@ 0x28
 800133c:	2100      	movs	r1, #0
 800133e:	4618      	mov	r0, r3
 8001340:	f00a fe4f 	bl	800bfe2 <memset>
	
	LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001344:	463b      	mov	r3, r7
 8001346:	2200      	movs	r2, #0
 8001348:	601a      	str	r2, [r3, #0]
 800134a:	605a      	str	r2, [r3, #4]
 800134c:	609a      	str	r2, [r3, #8]
 800134e:	60da      	str	r2, [r3, #12]
 8001350:	611a      	str	r2, [r3, #16]
 8001352:	615a      	str	r2, [r3, #20]
	/* Peripheral clock enable */
	LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SPI1);
 8001354:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8001358:	f7ff ffd2 	bl	8001300 <LL_APB2_GRP1_EnableClock>
	
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 800135c:	2001      	movs	r0, #1
 800135e:	f7ff ffb7 	bl	80012d0 <LL_AHB1_GRP1_EnableClock>
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOE);
 8001362:	2010      	movs	r0, #16
 8001364:	f7ff ffb4 	bl	80012d0 <LL_AHB1_GRP1_EnableClock>
	/**SPI1 GPIO Configuration
	PA5   ------> SPI1_SCK
	PA6   ------> SPI1_MISO
	PA7   ------> SPI1_MOSI
	*/
	GPIO_InitStruct.Pin = LL_GPIO_PIN_5|LL_GPIO_PIN_6|LL_GPIO_PIN_7;
 8001368:	23e0      	movs	r3, #224	@ 0xe0
 800136a:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800136c:	2302      	movs	r3, #2
 800136e:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001370:	2303      	movs	r3, #3
 8001372:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001374:	2300      	movs	r3, #0
 8001376:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001378:	2300      	movs	r3, #0
 800137a:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 800137c:	2305      	movs	r3, #5
 800137e:	617b      	str	r3, [r7, #20]
	LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001380:	463b      	mov	r3, r7
 8001382:	4619      	mov	r1, r3
 8001384:	4820      	ldr	r0, [pc, #128]	@ (8001408 <ICM42688_GPIO_SPI_Initialization+0xd8>)
 8001386:	f004 ffb0 	bl	80062ea <LL_GPIO_Init>
	
	SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 800138a:	2300      	movs	r3, #0
 800138c:	61bb      	str	r3, [r7, #24]
	SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 800138e:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8001392:	61fb      	str	r3, [r7, #28]
	SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8001394:	2300      	movs	r3, #0
 8001396:	623b      	str	r3, [r7, #32]
	SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 8001398:	2302      	movs	r3, #2
 800139a:	627b      	str	r3, [r7, #36]	@ 0x24
	SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 800139c:	2301      	movs	r3, #1
 800139e:	62bb      	str	r3, [r7, #40]	@ 0x28
	SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 80013a0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80013a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
	SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV8; //ICM-42688 MAX SPI CLK is 10MHz. But DIV2(42MHz) is available.
 80013a6:	2310      	movs	r3, #16
 80013a8:	633b      	str	r3, [r7, #48]	@ 0x30
	SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 80013aa:	2300      	movs	r3, #0
 80013ac:	637b      	str	r3, [r7, #52]	@ 0x34
	SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 80013ae:	2300      	movs	r3, #0
 80013b0:	63bb      	str	r3, [r7, #56]	@ 0x38
	SPI_InitStruct.CRCPoly = 10;
 80013b2:	230a      	movs	r3, #10
 80013b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
	LL_SPI_Init(ICM42688_SPI_CHANNEL, &SPI_InitStruct);
 80013b6:	f107 0318 	add.w	r3, r7, #24
 80013ba:	4619      	mov	r1, r3
 80013bc:	4813      	ldr	r0, [pc, #76]	@ (800140c <ICM42688_GPIO_SPI_Initialization+0xdc>)
 80013be:	f005 f96e 	bl	800669e <LL_SPI_Init>
	LL_SPI_SetStandard(ICM42688_SPI_CHANNEL, LL_SPI_PROTOCOL_MOTOROLA);
 80013c2:	2100      	movs	r1, #0
 80013c4:	4811      	ldr	r0, [pc, #68]	@ (800140c <ICM42688_GPIO_SPI_Initialization+0xdc>)
 80013c6:	f7ff ff0c 	bl	80011e2 <LL_SPI_SetStandard>
	/**ICM42688 GPIO Control Configuration
	 * PC4  ------> ICM42688_SPI_CS_PIN (output)
	 * PC5  ------> ICM42688_INT_PIN (input)
	 */
	/**/
	LL_GPIO_ResetOutputPin(ICM42688_SPI_CS_PORT, ICM42688_SPI_CS_PIN);
 80013ca:	2120      	movs	r1, #32
 80013cc:	4810      	ldr	r0, [pc, #64]	@ (8001410 <ICM42688_GPIO_SPI_Initialization+0xe0>)
 80013ce:	f7ff ff6f 	bl	80012b0 <LL_GPIO_ResetOutputPin>
	
	/**/
	GPIO_InitStruct.Pin = ICM42688_SPI_CS_PIN;
 80013d2:	2320      	movs	r3, #32
 80013d4:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80013d6:	2301      	movs	r3, #1
 80013d8:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80013da:	2303      	movs	r3, #3
 80013dc:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80013de:	2300      	movs	r3, #0
 80013e0:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80013e2:	2300      	movs	r3, #0
 80013e4:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(ICM42688_SPI_CS_PORT, &GPIO_InitStruct);
 80013e6:	463b      	mov	r3, r7
 80013e8:	4619      	mov	r1, r3
 80013ea:	4809      	ldr	r0, [pc, #36]	@ (8001410 <ICM42688_GPIO_SPI_Initialization+0xe0>)
 80013ec:	f004 ff7d 	bl	80062ea <LL_GPIO_Init>
//	GPIO_InitStruct.Pin = ICM42688_INT_PIN;
//	GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
//	GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
//	LL_GPIO_Init(ICM42688_INT_PORT, &GPIO_InitStruct);

	LL_SPI_Enable(ICM42688_SPI_CHANNEL);
 80013f0:	4806      	ldr	r0, [pc, #24]	@ (800140c <ICM42688_GPIO_SPI_Initialization+0xdc>)
 80013f2:	f7ff fee6 	bl	80011c2 <LL_SPI_Enable>

	CHIP_DESELECT(ICM42688);
 80013f6:	2120      	movs	r1, #32
 80013f8:	4805      	ldr	r0, [pc, #20]	@ (8001410 <ICM42688_GPIO_SPI_Initialization+0xe0>)
 80013fa:	f7ff ff4b 	bl	8001294 <LL_GPIO_SetOutputPin>
}
 80013fe:	bf00      	nop
 8001400:	3740      	adds	r7, #64	@ 0x40
 8001402:	46bd      	mov	sp, r7
 8001404:	bd80      	pop	{r7, pc}
 8001406:	bf00      	nop
 8001408:	40020000 	.word	0x40020000
 800140c:	40013000 	.word	0x40013000
 8001410:	40021000 	.word	0x40021000

08001414 <SPI1_SendByte>:


unsigned char SPI1_SendByte(unsigned char data)
{
 8001414:	b580      	push	{r7, lr}
 8001416:	b082      	sub	sp, #8
 8001418:	af00      	add	r7, sp, #0
 800141a:	4603      	mov	r3, r0
 800141c:	71fb      	strb	r3, [r7, #7]
	while(LL_SPI_IsActiveFlag_TXE(ICM42688_SPI_CHANNEL)==RESET);
 800141e:	bf00      	nop
 8001420:	480c      	ldr	r0, [pc, #48]	@ (8001454 <SPI1_SendByte+0x40>)
 8001422:	f7ff ff04 	bl	800122e <LL_SPI_IsActiveFlag_TXE>
 8001426:	4603      	mov	r3, r0
 8001428:	2b00      	cmp	r3, #0
 800142a:	d0f9      	beq.n	8001420 <SPI1_SendByte+0xc>
	LL_SPI_TransmitData8(ICM42688_SPI_CHANNEL, data);
 800142c:	79fb      	ldrb	r3, [r7, #7]
 800142e:	4619      	mov	r1, r3
 8001430:	4808      	ldr	r0, [pc, #32]	@ (8001454 <SPI1_SendByte+0x40>)
 8001432:	f7ff ff1d 	bl	8001270 <LL_SPI_TransmitData8>
	
	while(LL_SPI_IsActiveFlag_RXNE(ICM42688_SPI_CHANNEL)==RESET);
 8001436:	bf00      	nop
 8001438:	4806      	ldr	r0, [pc, #24]	@ (8001454 <SPI1_SendByte+0x40>)
 800143a:	f7ff fee5 	bl	8001208 <LL_SPI_IsActiveFlag_RXNE>
 800143e:	4603      	mov	r3, r0
 8001440:	2b00      	cmp	r3, #0
 8001442:	d0f9      	beq.n	8001438 <SPI1_SendByte+0x24>
	return LL_SPI_ReceiveData8(ICM42688_SPI_CHANNEL);
 8001444:	4803      	ldr	r0, [pc, #12]	@ (8001454 <SPI1_SendByte+0x40>)
 8001446:	f7ff ff05 	bl	8001254 <LL_SPI_ReceiveData8>
 800144a:	4603      	mov	r3, r0
}
 800144c:	4618      	mov	r0, r3
 800144e:	3708      	adds	r7, #8
 8001450:	46bd      	mov	sp, r7
 8001452:	bd80      	pop	{r7, pc}
 8001454:	40013000 	.word	0x40013000

08001458 <ICM42688_Readbyte>:

//////////////////////////////////////////////////////////////

uint8_t ICM42688_Readbyte(uint8_t reg_addr)
{
 8001458:	b580      	push	{r7, lr}
 800145a:	b084      	sub	sp, #16
 800145c:	af00      	add	r7, sp, #0
 800145e:	4603      	mov	r3, r0
 8001460:	71fb      	strb	r3, [r7, #7]
	uint8_t val;

	CHIP_SELECT(ICM42688);
 8001462:	2120      	movs	r1, #32
 8001464:	480b      	ldr	r0, [pc, #44]	@ (8001494 <ICM42688_Readbyte+0x3c>)
 8001466:	f7ff ff23 	bl	80012b0 <LL_GPIO_ResetOutputPin>
	SPI1_SendByte(reg_addr | 0x80); //Register. MSB 1 is read instruction.
 800146a:	79fb      	ldrb	r3, [r7, #7]
 800146c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001470:	b2db      	uxtb	r3, r3
 8001472:	4618      	mov	r0, r3
 8001474:	f7ff ffce 	bl	8001414 <SPI1_SendByte>
	val = SPI1_SendByte(0x00); //Send DUMMY to read data
 8001478:	2000      	movs	r0, #0
 800147a:	f7ff ffcb 	bl	8001414 <SPI1_SendByte>
 800147e:	4603      	mov	r3, r0
 8001480:	73fb      	strb	r3, [r7, #15]
	CHIP_DESELECT(ICM42688);
 8001482:	2120      	movs	r1, #32
 8001484:	4803      	ldr	r0, [pc, #12]	@ (8001494 <ICM42688_Readbyte+0x3c>)
 8001486:	f7ff ff05 	bl	8001294 <LL_GPIO_SetOutputPin>
	
	return val;
 800148a:	7bfb      	ldrb	r3, [r7, #15]
}
 800148c:	4618      	mov	r0, r3
 800148e:	3710      	adds	r7, #16
 8001490:	46bd      	mov	sp, r7
 8001492:	bd80      	pop	{r7, pc}
 8001494:	40021000 	.word	0x40021000

08001498 <ICM42688_Readbytes>:

void ICM42688_Readbytes(unsigned char reg_addr, unsigned char len, unsigned char* data)
{
 8001498:	b590      	push	{r4, r7, lr}
 800149a:	b085      	sub	sp, #20
 800149c:	af00      	add	r7, sp, #0
 800149e:	4603      	mov	r3, r0
 80014a0:	603a      	str	r2, [r7, #0]
 80014a2:	71fb      	strb	r3, [r7, #7]
 80014a4:	460b      	mov	r3, r1
 80014a6:	71bb      	strb	r3, [r7, #6]
	unsigned int i = 0;
 80014a8:	2300      	movs	r3, #0
 80014aa:	60fb      	str	r3, [r7, #12]

	CHIP_SELECT(ICM42688);
 80014ac:	2120      	movs	r1, #32
 80014ae:	4810      	ldr	r0, [pc, #64]	@ (80014f0 <ICM42688_Readbytes+0x58>)
 80014b0:	f7ff fefe 	bl	80012b0 <LL_GPIO_ResetOutputPin>
	SPI1_SendByte(reg_addr | 0x80); //Register. MSB 1 is read instruction.
 80014b4:	79fb      	ldrb	r3, [r7, #7]
 80014b6:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80014ba:	b2db      	uxtb	r3, r3
 80014bc:	4618      	mov	r0, r3
 80014be:	f7ff ffa9 	bl	8001414 <SPI1_SendByte>
	while(i < len)
 80014c2:	e009      	b.n	80014d8 <ICM42688_Readbytes+0x40>
	{
		data[i++] = SPI1_SendByte(0x00); //Send DUMMY to read data
 80014c4:	68fb      	ldr	r3, [r7, #12]
 80014c6:	1c5a      	adds	r2, r3, #1
 80014c8:	60fa      	str	r2, [r7, #12]
 80014ca:	683a      	ldr	r2, [r7, #0]
 80014cc:	18d4      	adds	r4, r2, r3
 80014ce:	2000      	movs	r0, #0
 80014d0:	f7ff ffa0 	bl	8001414 <SPI1_SendByte>
 80014d4:	4603      	mov	r3, r0
 80014d6:	7023      	strb	r3, [r4, #0]
	while(i < len)
 80014d8:	79bb      	ldrb	r3, [r7, #6]
 80014da:	68fa      	ldr	r2, [r7, #12]
 80014dc:	429a      	cmp	r2, r3
 80014de:	d3f1      	bcc.n	80014c4 <ICM42688_Readbytes+0x2c>
	}
	CHIP_DESELECT(ICM42688);
 80014e0:	2120      	movs	r1, #32
 80014e2:	4803      	ldr	r0, [pc, #12]	@ (80014f0 <ICM42688_Readbytes+0x58>)
 80014e4:	f7ff fed6 	bl	8001294 <LL_GPIO_SetOutputPin>
}
 80014e8:	bf00      	nop
 80014ea:	3714      	adds	r7, #20
 80014ec:	46bd      	mov	sp, r7
 80014ee:	bd90      	pop	{r4, r7, pc}
 80014f0:	40021000 	.word	0x40021000

080014f4 <ICM42688_Writebyte>:

void ICM42688_Writebyte(uint8_t reg_addr, uint8_t val)
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	b082      	sub	sp, #8
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	4603      	mov	r3, r0
 80014fc:	460a      	mov	r2, r1
 80014fe:	71fb      	strb	r3, [r7, #7]
 8001500:	4613      	mov	r3, r2
 8001502:	71bb      	strb	r3, [r7, #6]
	CHIP_SELECT(ICM42688);
 8001504:	2120      	movs	r1, #32
 8001506:	480b      	ldr	r0, [pc, #44]	@ (8001534 <ICM42688_Writebyte+0x40>)
 8001508:	f7ff fed2 	bl	80012b0 <LL_GPIO_ResetOutputPin>
	SPI1_SendByte(reg_addr & 0x7F); //Register. MSB 0 is write instruction.
 800150c:	79fb      	ldrb	r3, [r7, #7]
 800150e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001512:	b2db      	uxtb	r3, r3
 8001514:	4618      	mov	r0, r3
 8001516:	f7ff ff7d 	bl	8001414 <SPI1_SendByte>
	SPI1_SendByte(val); //Send Data to write
 800151a:	79bb      	ldrb	r3, [r7, #6]
 800151c:	4618      	mov	r0, r3
 800151e:	f7ff ff79 	bl	8001414 <SPI1_SendByte>
	CHIP_DESELECT(ICM42688);
 8001522:	2120      	movs	r1, #32
 8001524:	4803      	ldr	r0, [pc, #12]	@ (8001534 <ICM42688_Writebyte+0x40>)
 8001526:	f7ff feb5 	bl	8001294 <LL_GPIO_SetOutputPin>
}
 800152a:	bf00      	nop
 800152c:	3708      	adds	r7, #8
 800152e:	46bd      	mov	sp, r7
 8001530:	bd80      	pop	{r7, pc}
 8001532:	bf00      	nop
 8001534:	40021000 	.word	0x40021000

08001538 <ICM42688_Initialization>:
	CHIP_DESELECT(ICM42688);
}


int ICM42688_Initialization(void)
{
 8001538:	b580      	push	{r7, lr}
 800153a:	b084      	sub	sp, #16
 800153c:	af00      	add	r7, sp, #0

	uint8_t who_am_i = 0;
 800153e:	2300      	movs	r3, #0
 8001540:	73fb      	strb	r3, [r7, #15]
	int16_t accel_raw_data[3] = {0};  // To remove offset
 8001542:	f107 0308 	add.w	r3, r7, #8
 8001546:	2200      	movs	r2, #0
 8001548:	601a      	str	r2, [r3, #0]
 800154a:	809a      	strh	r2, [r3, #4]
	int16_t gyro_raw_data[3] = {0};   // To remove offset
 800154c:	463b      	mov	r3, r7
 800154e:	2200      	movs	r2, #0
 8001550:	601a      	str	r2, [r3, #0]
 8001552:	809a      	strh	r2, [r3, #4]
	
	ICM42688_GPIO_SPI_Initialization();
 8001554:	f7ff feec 	bl	8001330 <ICM42688_GPIO_SPI_Initialization>
	
	// printf("Checking ICM42688...\n\r");
	
	who_am_i = ICM42688_Readbyte(WHO_AM_I); 
 8001558:	2075      	movs	r0, #117	@ 0x75
 800155a:	f7ff ff7d 	bl	8001458 <ICM42688_Readbyte>
 800155e:	4603      	mov	r3, r0
 8001560:	73fb      	strb	r3, [r7, #15]

	if(who_am_i == 0x47)
 8001562:	7bfb      	ldrb	r3, [r7, #15]
 8001564:	2b47      	cmp	r3, #71	@ 0x47
 8001566:	d00c      	beq.n	8001582 <ICM42688_Initialization+0x4a>
	{
		// printf("ICM42688 who_am_i = 0x%02x...OK\n\r", who_am_i);
	}
	// recheck
	else if(who_am_i != 0x47)
 8001568:	7bfb      	ldrb	r3, [r7, #15]
 800156a:	2b47      	cmp	r3, #71	@ 0x47
 800156c:	d009      	beq.n	8001582 <ICM42688_Initialization+0x4a>
	{
		who_am_i = ICM42688_Readbyte(WHO_AM_I); // check again WHO_AM_I (0x75)
 800156e:	2075      	movs	r0, #117	@ 0x75
 8001570:	f7ff ff72 	bl	8001458 <ICM42688_Readbyte>
 8001574:	4603      	mov	r3, r0
 8001576:	73fb      	strb	r3, [r7, #15]

		if (who_am_i != 0x12){
 8001578:	7bfb      	ldrb	r3, [r7, #15]
 800157a:	2b12      	cmp	r3, #18
 800157c:	d001      	beq.n	8001582 <ICM42688_Initialization+0x4a>
			// printf( "ICM42688 Not OK: 0x%02x Should be 0x%02x\n\r", who_am_i, 0x12);
			return 1; //ERROR
 800157e:	2301      	movs	r3, #1
 8001580:	e02a      	b.n	80015d8 <ICM42688_Initialization+0xa0>
		}
	}
	
	// PWR_MGMT0
	ICM42688_Writebyte(PWR_MGMT0, 0x0F); // Temp on, ACC, GYRO LPF Mode
 8001582:	210f      	movs	r1, #15
 8001584:	204e      	movs	r0, #78	@ 0x4e
 8001586:	f7ff ffb5 	bl	80014f4 <ICM42688_Writebyte>
	HAL_Delay(50);
 800158a:	2032      	movs	r0, #50	@ 0x32
 800158c:	f002 faf4 	bl	8003b78 <HAL_Delay>

	
	// GYRO_CONFIG0
	ICM42688_Writebyte(GYRO_CONFIG0, 0x06); // Gyro sensitivity 2000 dps, 1kHz
 8001590:	2106      	movs	r1, #6
 8001592:	204f      	movs	r0, #79	@ 0x4f
 8001594:	f7ff ffae 	bl	80014f4 <ICM42688_Writebyte>
	HAL_Delay(50);
 8001598:	2032      	movs	r0, #50	@ 0x32
 800159a:	f002 faed 	bl	8003b78 <HAL_Delay>
	ICM42688_Writebyte(GYRO_CONFIG1, 0x00); // Gyro temp DLPF 4kHz, UI Filter 1st, 	DEC2_M2 reserved
 800159e:	2100      	movs	r1, #0
 80015a0:	2051      	movs	r0, #81	@ 0x51
 80015a2:	f7ff ffa7 	bl	80014f4 <ICM42688_Writebyte>
	HAL_Delay(50);
 80015a6:	2032      	movs	r0, #50	@ 0x32
 80015a8:	f002 fae6 	bl	8003b78 <HAL_Delay>

	ICM42688_Writebyte(ACCEL_CONFIG0, 0x06); // Acc sensitivity 16g, 1kHz
 80015ac:	2106      	movs	r1, #6
 80015ae:	2050      	movs	r0, #80	@ 0x50
 80015b0:	f7ff ffa0 	bl	80014f4 <ICM42688_Writebyte>
	HAL_Delay(50);
 80015b4:	2032      	movs	r0, #50	@ 0x32
 80015b6:	f002 fadf 	bl	8003b78 <HAL_Delay>
	ICM42688_Writebyte(ACCEL_CONFIG1, 0x00); // Acc UI Filter 1st, 	DEC2_M2 reserved
 80015ba:	2100      	movs	r1, #0
 80015bc:	2053      	movs	r0, #83	@ 0x53
 80015be:	f7ff ff99 	bl	80014f4 <ICM42688_Writebyte>
	HAL_Delay(50);
 80015c2:	2032      	movs	r0, #50	@ 0x32
 80015c4:	f002 fad8 	bl	8003b78 <HAL_Delay>

	ICM42688_Writebyte(GYRO_ACCEL_CONFIG0, 0x11); // LPF default max(400Hz,ODR)/4
 80015c8:	2111      	movs	r1, #17
 80015ca:	2052      	movs	r0, #82	@ 0x52
 80015cc:	f7ff ff92 	bl	80014f4 <ICM42688_Writebyte>
	HAL_Delay(50);
 80015d0:	2032      	movs	r0, #50	@ 0x32
 80015d2:	f002 fad1 	bl	8003b78 <HAL_Delay>
//	HAL_Delay(50);
	
	// printf("gyro bias: %d %d %d\n", gyro_x_offset, gyro_y_offset, gyro_z_offset);
	
	// Remove Gyro X offset
	return 0; //OK
 80015d6:	2300      	movs	r3, #0
}
 80015d8:	4618      	mov	r0, r3
 80015da:	3710      	adds	r7, #16
 80015dc:	46bd      	mov	sp, r7
 80015de:	bd80      	pop	{r7, pc}

080015e0 <ICM42688_Get6AxisRawData>:

void ICM42688_Get6AxisRawData()
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	b084      	sub	sp, #16
 80015e4:	af00      	add	r7, sp, #0
	uint8_t data[14];

	ICM42688_Readbytes(ACCEL_DATA_X1, 14, data);
 80015e6:	463b      	mov	r3, r7
 80015e8:	461a      	mov	r2, r3
 80015ea:	210e      	movs	r1, #14
 80015ec:	201f      	movs	r0, #31
 80015ee:	f7ff ff53 	bl	8001498 <ICM42688_Readbytes>
//	ICM42688.acc_z_raw = ((data[6] << 8) | data[7]);
//	ICM42688.gyro_x_raw = ((data[8] << 8) | data[9]);
//	ICM42688.gyro_y_raw = ((data[10] << 8) | data[11]);
//	ICM42688.gyro_z_raw = ((data[12] << 8) | data[13]);

	raw_imu.temperature = (data[0] << 8) | data[1];
 80015f2:	783b      	ldrb	r3, [r7, #0]
 80015f4:	b21b      	sxth	r3, r3
 80015f6:	021b      	lsls	r3, r3, #8
 80015f8:	b21a      	sxth	r2, r3
 80015fa:	787b      	ldrb	r3, [r7, #1]
 80015fc:	b21b      	sxth	r3, r3
 80015fe:	4313      	orrs	r3, r2
 8001600:	b21a      	sxth	r2, r3
 8001602:	4b21      	ldr	r3, [pc, #132]	@ (8001688 <ICM42688_Get6AxisRawData+0xa8>)
 8001604:	f8a3 201b 	strh.w	r2, [r3, #27]
	raw_imu.xacc = (data[2] << 8) | data[3];
 8001608:	78bb      	ldrb	r3, [r7, #2]
 800160a:	b21b      	sxth	r3, r3
 800160c:	021b      	lsls	r3, r3, #8
 800160e:	b21a      	sxth	r2, r3
 8001610:	78fb      	ldrb	r3, [r7, #3]
 8001612:	b21b      	sxth	r3, r3
 8001614:	4313      	orrs	r3, r2
 8001616:	b21a      	sxth	r2, r3
 8001618:	4b1b      	ldr	r3, [pc, #108]	@ (8001688 <ICM42688_Get6AxisRawData+0xa8>)
 800161a:	811a      	strh	r2, [r3, #8]
	raw_imu.yacc = (data[4] << 8) | data[5];
 800161c:	793b      	ldrb	r3, [r7, #4]
 800161e:	b21b      	sxth	r3, r3
 8001620:	021b      	lsls	r3, r3, #8
 8001622:	b21a      	sxth	r2, r3
 8001624:	797b      	ldrb	r3, [r7, #5]
 8001626:	b21b      	sxth	r3, r3
 8001628:	4313      	orrs	r3, r2
 800162a:	b21a      	sxth	r2, r3
 800162c:	4b16      	ldr	r3, [pc, #88]	@ (8001688 <ICM42688_Get6AxisRawData+0xa8>)
 800162e:	815a      	strh	r2, [r3, #10]
	raw_imu.zacc = ((data[6] << 8) | data[7]);
 8001630:	79bb      	ldrb	r3, [r7, #6]
 8001632:	b21b      	sxth	r3, r3
 8001634:	021b      	lsls	r3, r3, #8
 8001636:	b21a      	sxth	r2, r3
 8001638:	79fb      	ldrb	r3, [r7, #7]
 800163a:	b21b      	sxth	r3, r3
 800163c:	4313      	orrs	r3, r2
 800163e:	b21a      	sxth	r2, r3
 8001640:	4b11      	ldr	r3, [pc, #68]	@ (8001688 <ICM42688_Get6AxisRawData+0xa8>)
 8001642:	819a      	strh	r2, [r3, #12]
	raw_imu.xgyro = ((data[8] << 8) | data[9]);
 8001644:	7a3b      	ldrb	r3, [r7, #8]
 8001646:	b21b      	sxth	r3, r3
 8001648:	021b      	lsls	r3, r3, #8
 800164a:	b21a      	sxth	r2, r3
 800164c:	7a7b      	ldrb	r3, [r7, #9]
 800164e:	b21b      	sxth	r3, r3
 8001650:	4313      	orrs	r3, r2
 8001652:	b21a      	sxth	r2, r3
 8001654:	4b0c      	ldr	r3, [pc, #48]	@ (8001688 <ICM42688_Get6AxisRawData+0xa8>)
 8001656:	81da      	strh	r2, [r3, #14]
	raw_imu.ygyro = ((data[10] << 8) | data[11]);
 8001658:	7abb      	ldrb	r3, [r7, #10]
 800165a:	b21b      	sxth	r3, r3
 800165c:	021b      	lsls	r3, r3, #8
 800165e:	b21a      	sxth	r2, r3
 8001660:	7afb      	ldrb	r3, [r7, #11]
 8001662:	b21b      	sxth	r3, r3
 8001664:	4313      	orrs	r3, r2
 8001666:	b21a      	sxth	r2, r3
 8001668:	4b07      	ldr	r3, [pc, #28]	@ (8001688 <ICM42688_Get6AxisRawData+0xa8>)
 800166a:	821a      	strh	r2, [r3, #16]
	raw_imu.zgyro = ((data[12] << 8) | data[13]);
 800166c:	7b3b      	ldrb	r3, [r7, #12]
 800166e:	b21b      	sxth	r3, r3
 8001670:	021b      	lsls	r3, r3, #8
 8001672:	b21a      	sxth	r2, r3
 8001674:	7b7b      	ldrb	r3, [r7, #13]
 8001676:	b21b      	sxth	r3, r3
 8001678:	4313      	orrs	r3, r2
 800167a:	b21a      	sxth	r2, r3
 800167c:	4b02      	ldr	r3, [pc, #8]	@ (8001688 <ICM42688_Get6AxisRawData+0xa8>)
 800167e:	825a      	strh	r2, [r3, #18]
}
 8001680:	bf00      	nop
 8001682:	3710      	adds	r7, #16
 8001684:	46bd      	mov	sp, r7
 8001686:	bd80      	pop	{r7, pc}
 8001688:	200003f8 	.word	0x200003f8

0800168c <Log_Send>:
#include <GCS_MAVLink/GCS_Common.h>


/* Functions -----------------------------------------------------------------*/
int Log_Send()
{
 800168c:	b580      	push	{r7, lr}
 800168e:	b082      	sub	sp, #8
 8001690:	af00      	add	r7, sp, #0
	const uint8_t code = 0xFD;
 8001692:	23fd      	movs	r3, #253	@ 0xfd
 8001694:	71fb      	strb	r3, [r7, #7]
	static uint32_t previous_time = 0;

	// 4Hz  
	if(!(system_time.time_boot_ms - previous_time > 250)) return -1;
 8001696:	4b10      	ldr	r3, [pc, #64]	@ (80016d8 <Log_Send+0x4c>)
 8001698:	689a      	ldr	r2, [r3, #8]
 800169a:	4b10      	ldr	r3, [pc, #64]	@ (80016dc <Log_Send+0x50>)
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	1ad3      	subs	r3, r2, r3
 80016a0:	2bfa      	cmp	r3, #250	@ 0xfa
 80016a2:	d802      	bhi.n	80016aa <Log_Send+0x1e>
 80016a4:	f04f 33ff 	mov.w	r3, #4294967295
 80016a8:	e011      	b.n	80016ce <Log_Send+0x42>
	previous_time = system_time.time_boot_ms;
 80016aa:	4b0b      	ldr	r3, [pc, #44]	@ (80016d8 <Log_Send+0x4c>)
 80016ac:	689b      	ldr	r3, [r3, #8]
 80016ae:	4a0b      	ldr	r2, [pc, #44]	@ (80016dc <Log_Send+0x50>)
 80016b0:	6013      	str	r3, [r2, #0]

	while(1 == CDC_Transmit_FS(&code, sizeof(code))) {}
 80016b2:	bf00      	nop
 80016b4:	1dfb      	adds	r3, r7, #7
 80016b6:	2101      	movs	r1, #1
 80016b8:	4618      	mov	r0, r3
 80016ba:	f009 f9f5 	bl	800aaa8 <CDC_Transmit_FS>
 80016be:	4603      	mov	r3, r0
 80016c0:	2b01      	cmp	r3, #1
 80016c2:	d0f7      	beq.n	80016b4 <Log_Send+0x28>

	Log_transmit(&servo_output_raw, sizeof(servo_output_raw));
 80016c4:	2125      	movs	r1, #37	@ 0x25
 80016c6:	4806      	ldr	r0, [pc, #24]	@ (80016e0 <Log_Send+0x54>)
 80016c8:	f000 f80c 	bl	80016e4 <Log_transmit>
	// Log_transmit(&RC_channels, sizeof(RC_channels));
	// while(1 == CDC_Transmit_FS(&RC_channels, sizeof(RC_CHANNELS))) {}
	return 0;
 80016cc:	2300      	movs	r3, #0
}
 80016ce:	4618      	mov	r0, r3
 80016d0:	3708      	adds	r7, #8
 80016d2:	46bd      	mov	sp, r7
 80016d4:	bd80      	pop	{r7, pc}
 80016d6:	bf00      	nop
 80016d8:	200003ec 	.word	0x200003ec
 80016dc:	200002e4 	.word	0x200002e4
 80016e0:	20000418 	.word	0x20000418

080016e4 <Log_transmit>:
 * SRXL2.c  
 * 	- readByte  cal crc     
 */
extern uint16_t calculate_crc(const uint8_t *data, uint8_t len);
int Log_transmit(uint8_t* p, uint8_t len)
{
 80016e4:	b580      	push	{r7, lr}
 80016e6:	b084      	sub	sp, #16
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	6078      	str	r0, [r7, #4]
 80016ec:	460b      	mov	r3, r1
 80016ee:	70fb      	strb	r3, [r7, #3]
	uint16_t crc = calculate_crc(p, len);
 80016f0:	78fb      	ldrb	r3, [r7, #3]
 80016f2:	4619      	mov	r1, r3
 80016f4:	6878      	ldr	r0, [r7, #4]
 80016f6:	f000 fc25 	bl	8001f44 <calculate_crc>
 80016fa:	4603      	mov	r3, r0
 80016fc:	81fb      	strh	r3, [r7, #14]

	while(1 == CDC_Transmit_FS(p, len)) {}
 80016fe:	bf00      	nop
 8001700:	78fb      	ldrb	r3, [r7, #3]
 8001702:	4619      	mov	r1, r3
 8001704:	6878      	ldr	r0, [r7, #4]
 8001706:	f009 f9cf 	bl	800aaa8 <CDC_Transmit_FS>
 800170a:	4603      	mov	r3, r0
 800170c:	2b01      	cmp	r3, #1
 800170e:	d0f7      	beq.n	8001700 <Log_transmit+0x1c>
	while(1 == CDC_Transmit_FS((uint8_t*)&crc, sizeof(uint16_t))) {}
 8001710:	bf00      	nop
 8001712:	f107 030e 	add.w	r3, r7, #14
 8001716:	2102      	movs	r1, #2
 8001718:	4618      	mov	r0, r3
 800171a:	f009 f9c5 	bl	800aaa8 <CDC_Transmit_FS>
 800171e:	4603      	mov	r3, r0
 8001720:	2b01      	cmp	r3, #1
 8001722:	d0f6      	beq.n	8001712 <Log_transmit+0x2e>
	return len;
 8001724:	78fb      	ldrb	r3, [r7, #3]
}
 8001726:	4618      	mov	r0, r3
 8001728:	3710      	adds	r7, #16
 800172a:	46bd      	mov	sp, r7
 800172c:	bd80      	pop	{r7, pc}
	...

08001730 <PARM_load>:
	DroneCAN = 14,
	Ghost	 = 15,
	MAVRadio = 16,
};

int PARM_load(void){
 8001730:	b480      	push	{r7}
 8001732:	b085      	sub	sp, #20
 8001734:	af00      	add	r7, sp, #0
	SERVO* servo = &parm_servo;
 8001736:	4b74      	ldr	r3, [pc, #464]	@ (8001908 <PARM_load+0x1d8>)
 8001738:	607b      	str	r3, [r7, #4]
	SERVO_CH* servo_ch = parm_servo_ch;
 800173a:	4b74      	ldr	r3, [pc, #464]	@ (800190c <PARM_load+0x1dc>)
 800173c:	603b      	str	r3, [r7, #0]
	PARM_rc.PROTOCOLS = (0x1<<SRXL2);
 800173e:	4b74      	ldr	r3, [pc, #464]	@ (8001910 <PARM_load+0x1e0>)
 8001740:	2200      	movs	r2, #0
 8001742:	701a      	strb	r2, [r3, #0]
 8001744:	2200      	movs	r2, #0
 8001746:	f042 0201 	orr.w	r2, r2, #1
 800174a:	705a      	strb	r2, [r3, #1]
	PARM_rc.FS_TIMEOUT = 1.0;
 800174c:	4b70      	ldr	r3, [pc, #448]	@ (8001910 <PARM_load+0x1e0>)
 800174e:	3302      	adds	r3, #2
 8001750:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8001754:	601a      	str	r2, [r3, #0]
	PARM_rc.reversedMask = 0x00;
 8001756:	4b6e      	ldr	r3, [pc, #440]	@ (8001910 <PARM_load+0x1e0>)
 8001758:	2200      	movs	r2, #0
 800175a:	719a      	strb	r2, [r3, #6]
 800175c:	2200      	movs	r2, #0
 800175e:	71da      	strb	r2, [r3, #7]
 8001760:	2200      	movs	r2, #0
 8001762:	721a      	strb	r2, [r3, #8]
 8001764:	2200      	movs	r2, #0
 8001766:	725a      	strb	r2, [r3, #9]

	for(int i=0; i<RC_CHANNEL_MAX; i++)
 8001768:	2300      	movs	r3, #0
 800176a:	60fb      	str	r3, [r7, #12]
 800176c:	e03f      	b.n	80017ee <PARM_load+0xbe>
	{
		PARM_rc.CHANNEL[i].MIN = 1000;
 800176e:	4968      	ldr	r1, [pc, #416]	@ (8001910 <PARM_load+0x1e0>)
 8001770:	68fa      	ldr	r2, [r7, #12]
 8001772:	4613      	mov	r3, r2
 8001774:	00db      	lsls	r3, r3, #3
 8001776:	4413      	add	r3, r2
 8001778:	440b      	add	r3, r1
 800177a:	3308      	adds	r3, #8
 800177c:	2200      	movs	r2, #0
 800177e:	f062 0217 	orn	r2, r2, #23
 8001782:	709a      	strb	r2, [r3, #2]
 8001784:	2200      	movs	r2, #0
 8001786:	f042 0203 	orr.w	r2, r2, #3
 800178a:	70da      	strb	r2, [r3, #3]
		PARM_rc.CHANNEL[i].MAX = 2000;
 800178c:	4960      	ldr	r1, [pc, #384]	@ (8001910 <PARM_load+0x1e0>)
 800178e:	68fa      	ldr	r2, [r7, #12]
 8001790:	4613      	mov	r3, r2
 8001792:	00db      	lsls	r3, r3, #3
 8001794:	4413      	add	r3, r2
 8001796:	440b      	add	r3, r1
 8001798:	3308      	adds	r3, #8
 800179a:	2200      	movs	r2, #0
 800179c:	f062 022f 	orn	r2, r2, #47	@ 0x2f
 80017a0:	711a      	strb	r2, [r3, #4]
 80017a2:	2200      	movs	r2, #0
 80017a4:	f042 0207 	orr.w	r2, r2, #7
 80017a8:	715a      	strb	r2, [r3, #5]
		PARM_rc.CHANNEL[i].TRIM = 0;
 80017aa:	4959      	ldr	r1, [pc, #356]	@ (8001910 <PARM_load+0x1e0>)
 80017ac:	68fa      	ldr	r2, [r7, #12]
 80017ae:	4613      	mov	r3, r2
 80017b0:	00db      	lsls	r3, r3, #3
 80017b2:	4413      	add	r3, r2
 80017b4:	440b      	add	r3, r1
 80017b6:	3308      	adds	r3, #8
 80017b8:	2200      	movs	r2, #0
 80017ba:	719a      	strb	r2, [r3, #6]
 80017bc:	2200      	movs	r2, #0
 80017be:	71da      	strb	r2, [r3, #7]
		PARM_rc.CHANNEL[i].DZ = 0;
 80017c0:	4953      	ldr	r1, [pc, #332]	@ (8001910 <PARM_load+0x1e0>)
 80017c2:	68fa      	ldr	r2, [r7, #12]
 80017c4:	4613      	mov	r3, r2
 80017c6:	00db      	lsls	r3, r3, #3
 80017c8:	4413      	add	r3, r2
 80017ca:	440b      	add	r3, r1
 80017cc:	3310      	adds	r3, #16
 80017ce:	2200      	movs	r2, #0
 80017d0:	701a      	strb	r2, [r3, #0]
		PARM_rc.CHANNEL[i].OPTION = 0;
 80017d2:	494f      	ldr	r1, [pc, #316]	@ (8001910 <PARM_load+0x1e0>)
 80017d4:	68fa      	ldr	r2, [r7, #12]
 80017d6:	4613      	mov	r3, r2
 80017d8:	00db      	lsls	r3, r3, #3
 80017da:	4413      	add	r3, r2
 80017dc:	440b      	add	r3, r1
 80017de:	3308      	adds	r3, #8
 80017e0:	2200      	movs	r2, #0
 80017e2:	725a      	strb	r2, [r3, #9]
 80017e4:	2200      	movs	r2, #0
 80017e6:	729a      	strb	r2, [r3, #10]
	for(int i=0; i<RC_CHANNEL_MAX; i++)
 80017e8:	68fb      	ldr	r3, [r7, #12]
 80017ea:	3301      	adds	r3, #1
 80017ec:	60fb      	str	r3, [r7, #12]
 80017ee:	68fb      	ldr	r3, [r7, #12]
 80017f0:	2b1f      	cmp	r3, #31
 80017f2:	ddbc      	ble.n	800176e <PARM_load+0x3e>
	}
	PARM_rc.MAP.THR = 0;
 80017f4:	4b46      	ldr	r3, [pc, #280]	@ (8001910 <PARM_load+0x1e0>)
 80017f6:	2200      	movs	r2, #0
 80017f8:	f883 212a 	strb.w	r2, [r3, #298]	@ 0x12a
	PARM_rc.MAP.ROL = 1;
 80017fc:	4b44      	ldr	r3, [pc, #272]	@ (8001910 <PARM_load+0x1e0>)
 80017fe:	2201      	movs	r2, #1
 8001800:	f883 212b 	strb.w	r2, [r3, #299]	@ 0x12b
	PARM_rc.MAP.PIT = 2;
 8001804:	4b42      	ldr	r3, [pc, #264]	@ (8001910 <PARM_load+0x1e0>)
 8001806:	2202      	movs	r2, #2
 8001808:	f883 212c 	strb.w	r2, [r3, #300]	@ 0x12c
	PARM_rc.MAP.YAW = 3;
 800180c:	4b40      	ldr	r3, [pc, #256]	@ (8001910 <PARM_load+0x1e0>)
 800180e:	2203      	movs	r2, #3
 8001810:	f883 212d 	strb.w	r2, [r3, #301]	@ 0x12d

	servo->AUTO_TRIM = 0;
 8001814:	687a      	ldr	r2, [r7, #4]
 8001816:	7813      	ldrb	r3, [r2, #0]
 8001818:	f023 0301 	bic.w	r3, r3, #1
 800181c:	7013      	strb	r3, [r2, #0]
	servo->DSHOT_ESC = 0;
 800181e:	687a      	ldr	r2, [r7, #4]
 8001820:	78d3      	ldrb	r3, [r2, #3]
 8001822:	f023 0338 	bic.w	r3, r3, #56	@ 0x38
 8001826:	70d3      	strb	r3, [r2, #3]
	servo->DSHOT_RATE = 0;
 8001828:	687a      	ldr	r2, [r7, #4]
 800182a:	78d3      	ldrb	r3, [r2, #3]
 800182c:	f023 0307 	bic.w	r3, r3, #7
 8001830:	70d3      	strb	r3, [r2, #3]
	servo->RATE = 50;
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	2200      	movs	r2, #0
 8001836:	f042 0232 	orr.w	r2, r2, #50	@ 0x32
 800183a:	705a      	strb	r2, [r3, #1]
 800183c:	2200      	movs	r2, #0
 800183e:	709a      	strb	r2, [r3, #2]
	servo->GPIO_MASK = 0xFF;
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	f04f 32ff 	mov.w	r2, #4294967295
 8001846:	711a      	strb	r2, [r3, #4]
 8001848:	2200      	movs	r2, #0
 800184a:	715a      	strb	r2, [r3, #5]
 800184c:	2200      	movs	r2, #0
 800184e:	719a      	strb	r2, [r3, #6]
 8001850:	2200      	movs	r2, #0
 8001852:	71da      	strb	r2, [r3, #7]
	servo->RC_FS_MSK = 0xFF;
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	f04f 32ff 	mov.w	r2, #4294967295
 800185a:	721a      	strb	r2, [r3, #8]
 800185c:	2200      	movs	r2, #0
 800185e:	725a      	strb	r2, [r3, #9]
	servo->_32_ENABLE = 0;
 8001860:	687a      	ldr	r2, [r7, #4]
 8001862:	7a93      	ldrb	r3, [r2, #10]
 8001864:	f023 0301 	bic.w	r3, r3, #1
 8001868:	7293      	strb	r3, [r2, #10]

	for(int i=0; i<32; i++){
 800186a:	2300      	movs	r3, #0
 800186c:	60bb      	str	r3, [r7, #8]
 800186e:	e040      	b.n	80018f2 <PARM_load+0x1c2>
		servo_ch[i].FUNCTION = 0;
 8001870:	68ba      	ldr	r2, [r7, #8]
 8001872:	4613      	mov	r3, r2
 8001874:	00db      	lsls	r3, r3, #3
 8001876:	4413      	add	r3, r2
 8001878:	683a      	ldr	r2, [r7, #0]
 800187a:	4413      	add	r3, r2
 800187c:	2200      	movs	r2, #0
 800187e:	71da      	strb	r2, [r3, #7]
 8001880:	2200      	movs	r2, #0
 8001882:	721a      	strb	r2, [r3, #8]
		servo_ch[i].MAX = 2000;
 8001884:	68ba      	ldr	r2, [r7, #8]
 8001886:	4613      	mov	r3, r2
 8001888:	00db      	lsls	r3, r3, #3
 800188a:	4413      	add	r3, r2
 800188c:	683a      	ldr	r2, [r7, #0]
 800188e:	4413      	add	r3, r2
 8001890:	2200      	movs	r2, #0
 8001892:	f062 022f 	orn	r2, r2, #47	@ 0x2f
 8001896:	709a      	strb	r2, [r3, #2]
 8001898:	2200      	movs	r2, #0
 800189a:	f042 0207 	orr.w	r2, r2, #7
 800189e:	70da      	strb	r2, [r3, #3]
		servo_ch[i].MIN = 1000;
 80018a0:	68ba      	ldr	r2, [r7, #8]
 80018a2:	4613      	mov	r3, r2
 80018a4:	00db      	lsls	r3, r3, #3
 80018a6:	4413      	add	r3, r2
 80018a8:	683a      	ldr	r2, [r7, #0]
 80018aa:	4413      	add	r3, r2
 80018ac:	2200      	movs	r2, #0
 80018ae:	f062 0217 	orn	r2, r2, #23
 80018b2:	701a      	strb	r2, [r3, #0]
 80018b4:	2200      	movs	r2, #0
 80018b6:	f042 0203 	orr.w	r2, r2, #3
 80018ba:	705a      	strb	r2, [r3, #1]
		servo_ch[i].TRIM = 1500;
 80018bc:	68ba      	ldr	r2, [r7, #8]
 80018be:	4613      	mov	r3, r2
 80018c0:	00db      	lsls	r3, r3, #3
 80018c2:	4413      	add	r3, r2
 80018c4:	683a      	ldr	r2, [r7, #0]
 80018c6:	4413      	add	r3, r2
 80018c8:	2200      	movs	r2, #0
 80018ca:	f062 0223 	orn	r2, r2, #35	@ 0x23
 80018ce:	711a      	strb	r2, [r3, #4]
 80018d0:	2200      	movs	r2, #0
 80018d2:	f042 0205 	orr.w	r2, r2, #5
 80018d6:	715a      	strb	r2, [r3, #5]
		servo_ch[i].REVERSED = 0;
 80018d8:	68ba      	ldr	r2, [r7, #8]
 80018da:	4613      	mov	r3, r2
 80018dc:	00db      	lsls	r3, r3, #3
 80018de:	4413      	add	r3, r2
 80018e0:	683a      	ldr	r2, [r7, #0]
 80018e2:	441a      	add	r2, r3
 80018e4:	7993      	ldrb	r3, [r2, #6]
 80018e6:	f023 0301 	bic.w	r3, r3, #1
 80018ea:	7193      	strb	r3, [r2, #6]
	for(int i=0; i<32; i++){
 80018ec:	68bb      	ldr	r3, [r7, #8]
 80018ee:	3301      	adds	r3, #1
 80018f0:	60bb      	str	r3, [r7, #8]
 80018f2:	68bb      	ldr	r3, [r7, #8]
 80018f4:	2b1f      	cmp	r3, #31
 80018f6:	ddbb      	ble.n	8001870 <PARM_load+0x140>
	}
}
 80018f8:	bf00      	nop
 80018fa:	4618      	mov	r0, r3
 80018fc:	3714      	adds	r7, #20
 80018fe:	46bd      	mov	sp, r7
 8001900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001904:	4770      	bx	lr
 8001906:	bf00      	nop
 8001908:	200002e8 	.word	0x200002e8
 800190c:	200002f4 	.word	0x200002f4
 8001910:	2000046c 	.word	0x2000046c

08001914 <LL_USART_IsActiveFlag_TXE>:
  * @rmtoll SR           TXE           LL_USART_IsActiveFlag_TXE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TXE(const USART_TypeDef *USARTx)
{
 8001914:	b480      	push	{r7}
 8001916:	b083      	sub	sp, #12
 8001918:	af00      	add	r7, sp, #0
 800191a:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_TXE) == (USART_SR_TXE));
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001924:	2b80      	cmp	r3, #128	@ 0x80
 8001926:	bf0c      	ite	eq
 8001928:	2301      	moveq	r3, #1
 800192a:	2300      	movne	r3, #0
 800192c:	b2db      	uxtb	r3, r3
}
 800192e:	4618      	mov	r0, r3
 8001930:	370c      	adds	r7, #12
 8001932:	46bd      	mov	sp, r7
 8001934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001938:	4770      	bx	lr

0800193a <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 800193a:	b480      	push	{r7}
 800193c:	b083      	sub	sp, #12
 800193e:	af00      	add	r7, sp, #0
 8001940:	6078      	str	r0, [r7, #4]
 8001942:	460b      	mov	r3, r1
 8001944:	70fb      	strb	r3, [r7, #3]
  USARTx->DR = Value;
 8001946:	78fa      	ldrb	r2, [r7, #3]
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	605a      	str	r2, [r3, #4]
}
 800194c:	bf00      	nop
 800194e:	370c      	adds	r7, #12
 8001950:	46bd      	mov	sp, r7
 8001952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001956:	4770      	bx	lr

08001958 <RC_halfDuplex_Transmit>:
 * @retval -1 :  .
 *
 * +  PC1 (RSSI) GPIO 
 */
int RC_halfDuplex_Transmit(uint8_t *data, uint8_t len)
{
 8001958:	b580      	push	{r7, lr}
 800195a:	b084      	sub	sp, #16
 800195c:	af00      	add	r7, sp, #0
 800195e:	6078      	str	r0, [r7, #4]
 8001960:	460b      	mov	r3, r1
 8001962:	70fb      	strb	r3, [r7, #3]
	if(RC_rxFlag.half_using == 1) return -1;
 8001964:	4b18      	ldr	r3, [pc, #96]	@ (80019c8 <RC_halfDuplex_Transmit+0x70>)
 8001966:	781b      	ldrb	r3, [r3, #0]
 8001968:	f003 0302 	and.w	r3, r3, #2
 800196c:	b2db      	uxtb	r3, r3
 800196e:	2b00      	cmp	r3, #0
 8001970:	d002      	beq.n	8001978 <RC_halfDuplex_Transmit+0x20>
 8001972:	f04f 33ff 	mov.w	r3, #4294967295
 8001976:	e023      	b.n	80019c0 <RC_halfDuplex_Transmit+0x68>

	RC_rxFlag.half_using = 1;
 8001978:	4a13      	ldr	r2, [pc, #76]	@ (80019c8 <RC_halfDuplex_Transmit+0x70>)
 800197a:	7813      	ldrb	r3, [r2, #0]
 800197c:	f043 0302 	orr.w	r3, r3, #2
 8001980:	7013      	strb	r3, [r2, #0]
	RC_rxFlag.half_tx = 1;
 8001982:	4a11      	ldr	r2, [pc, #68]	@ (80019c8 <RC_halfDuplex_Transmit+0x70>)
 8001984:	7813      	ldrb	r3, [r2, #0]
 8001986:	f043 0301 	orr.w	r3, r3, #1
 800198a:	7013      	strb	r3, [r2, #0]

	for(int i=0; i<len; i++){
 800198c:	2300      	movs	r3, #0
 800198e:	60fb      	str	r3, [r7, #12]
 8001990:	e011      	b.n	80019b6 <RC_halfDuplex_Transmit+0x5e>
		while(!LL_USART_IsActiveFlag_TXE(USART1));
 8001992:	bf00      	nop
 8001994:	480d      	ldr	r0, [pc, #52]	@ (80019cc <RC_halfDuplex_Transmit+0x74>)
 8001996:	f7ff ffbd 	bl	8001914 <LL_USART_IsActiveFlag_TXE>
 800199a:	4603      	mov	r3, r0
 800199c:	2b00      	cmp	r3, #0
 800199e:	d0f9      	beq.n	8001994 <RC_halfDuplex_Transmit+0x3c>
		LL_USART_TransmitData8(USART1, data[i]);
 80019a0:	68fb      	ldr	r3, [r7, #12]
 80019a2:	687a      	ldr	r2, [r7, #4]
 80019a4:	4413      	add	r3, r2
 80019a6:	781b      	ldrb	r3, [r3, #0]
 80019a8:	4619      	mov	r1, r3
 80019aa:	4808      	ldr	r0, [pc, #32]	@ (80019cc <RC_halfDuplex_Transmit+0x74>)
 80019ac:	f7ff ffc5 	bl	800193a <LL_USART_TransmitData8>
	for(int i=0; i<len; i++){
 80019b0:	68fb      	ldr	r3, [r7, #12]
 80019b2:	3301      	adds	r3, #1
 80019b4:	60fb      	str	r3, [r7, #12]
 80019b6:	78fb      	ldrb	r3, [r7, #3]
 80019b8:	68fa      	ldr	r2, [r7, #12]
 80019ba:	429a      	cmp	r2, r3
 80019bc:	dbe9      	blt.n	8001992 <RC_halfDuplex_Transmit+0x3a>

		// while(!LL_USART_IsActiveFlag_TC(USART1));
	}
	return 0;
 80019be:	2300      	movs	r3, #0
}
 80019c0:	4618      	mov	r0, r3
 80019c2:	3710      	adds	r7, #16
 80019c4:	46bd      	mov	sp, r7
 80019c6:	bd80      	pop	{r7, pc}
 80019c8:	2000036c 	.word	0x2000036c
 80019cc:	40011000 	.word	0x40011000

080019d0 <map>:
 * @parm uint16_t in_max : x 
 * @parm uint16_t out_min : x 
 * @parm uint16_t out_max : x 
 * @retVal uint16_t :  
 */
uint16_t map(uint16_t x, uint16_t in_min, uint16_t in_max, uint16_t out_min, uint16_t out_max) {
 80019d0:	b490      	push	{r4, r7}
 80019d2:	b082      	sub	sp, #8
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	4604      	mov	r4, r0
 80019d8:	4608      	mov	r0, r1
 80019da:	4611      	mov	r1, r2
 80019dc:	461a      	mov	r2, r3
 80019de:	4623      	mov	r3, r4
 80019e0:	80fb      	strh	r3, [r7, #6]
 80019e2:	4603      	mov	r3, r0
 80019e4:	80bb      	strh	r3, [r7, #4]
 80019e6:	460b      	mov	r3, r1
 80019e8:	807b      	strh	r3, [r7, #2]
 80019ea:	4613      	mov	r3, r2
 80019ec:	803b      	strh	r3, [r7, #0]
    return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 80019ee:	88fa      	ldrh	r2, [r7, #6]
 80019f0:	88bb      	ldrh	r3, [r7, #4]
 80019f2:	1ad3      	subs	r3, r2, r3
 80019f4:	8a39      	ldrh	r1, [r7, #16]
 80019f6:	883a      	ldrh	r2, [r7, #0]
 80019f8:	1a8a      	subs	r2, r1, r2
 80019fa:	fb03 f202 	mul.w	r2, r3, r2
 80019fe:	8879      	ldrh	r1, [r7, #2]
 8001a00:	88bb      	ldrh	r3, [r7, #4]
 8001a02:	1acb      	subs	r3, r1, r3
 8001a04:	fb92 f3f3 	sdiv	r3, r2, r3
 8001a08:	b29a      	uxth	r2, r3
 8001a0a:	883b      	ldrh	r3, [r7, #0]
 8001a0c:	4413      	add	r3, r2
 8001a0e:	b29b      	uxth	r3, r3
}
 8001a10:	4618      	mov	r0, r3
 8001a12:	3708      	adds	r7, #8
 8001a14:	46bd      	mov	sp, r7
 8001a16:	bc90      	pop	{r4, r7}
 8001a18:	4770      	bx	lr
	...

08001a1c <SRXL2_Initialization>:

/* driver_SRXL2.h ------------------------------------------------------------*/
/*
 * @brief      
 */
int SRXL2_Initialization(void){
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	af00      	add	r7, sp, #0
	while(RB_init(&RC_rxRingFifo, SRXL2_RING_BUFFER_SIZE));
 8001a20:	bf00      	nop
 8001a22:	2180      	movs	r1, #128	@ 0x80
 8001a24:	4804      	ldr	r0, [pc, #16]	@ (8001a38 <SRXL2_Initialization+0x1c>)
 8001a26:	f7ff fb1d 	bl	8001064 <RB_init>
 8001a2a:	4603      	mov	r3, r0
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d1f8      	bne.n	8001a22 <SRXL2_Initialization+0x6>

	return 0;
 8001a30:	2300      	movs	r3, #0
}
 8001a32:	4618      	mov	r0, r3
 8001a34:	bd80      	pop	{r7, pc}
 8001a36:	bf00      	nop
 8001a38:	20000360 	.word	0x20000360

08001a3c <SRXL2_Connect>:
 * @detail    Handshake  
 * @parm none
 * @retval 0 :  
 * @retval 2 :  
 */
int SRXL2_Connect(void){
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	b086      	sub	sp, #24
 8001a40:	af00      	add	r7, sp, #0
	SRXL2_Header *header = &packet.header;
 8001a42:	4b2f      	ldr	r3, [pc, #188]	@ (8001b00 <SRXL2_Connect+0xc4>)
 8001a44:	617b      	str	r3, [r7, #20]
	SRXL2_Handshake_Data* rx;
	SRXL2_Handshake_Packet tx_packet;

	while(1)
	{
		if(SRXL2_readByte() != 0) continue;
 8001a46:	f000 f893 	bl	8001b70 <SRXL2_readByte>
 8001a4a:	4603      	mov	r3, r0
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d145      	bne.n	8001adc <SRXL2_Connect+0xa0>
		if(calculate_crc(SRXL2_data, header->len) != packet.crc) continue;
 8001a50:	697b      	ldr	r3, [r7, #20]
 8001a52:	789b      	ldrb	r3, [r3, #2]
 8001a54:	4619      	mov	r1, r3
 8001a56:	482b      	ldr	r0, [pc, #172]	@ (8001b04 <SRXL2_Connect+0xc8>)
 8001a58:	f000 fa74 	bl	8001f44 <calculate_crc>
 8001a5c:	4603      	mov	r3, r0
 8001a5e:	461a      	mov	r2, r3
 8001a60:	4b27      	ldr	r3, [pc, #156]	@ (8001b00 <SRXL2_Connect+0xc4>)
 8001a62:	f8b3 3013 	ldrh.w	r3, [r3, #19]
 8001a66:	b29b      	uxth	r3, r3
 8001a68:	429a      	cmp	r2, r3
 8001a6a:	d139      	bne.n	8001ae0 <SRXL2_Connect+0xa4>

		switch(header->pType)
 8001a6c:	697b      	ldr	r3, [r7, #20]
 8001a6e:	785b      	ldrb	r3, [r3, #1]
 8001a70:	2b21      	cmp	r3, #33	@ 0x21
 8001a72:	d003      	beq.n	8001a7c <SRXL2_Connect+0x40>
 8001a74:	2bcd      	cmp	r3, #205	@ 0xcd
 8001a76:	d135      	bne.n	8001ae4 <SRXL2_Connect+0xa8>
		{
		case SRXL_CTRL_ID:
			return 2;
 8001a78:	2302      	movs	r3, #2
 8001a7a:	e03d      	b.n	8001af8 <SRXL2_Connect+0xbc>
		case SRXL_HANDSHAKE_ID:
			rx = &(((SRXL2_Handshake_Packet *) SRXL2_data)->data);
 8001a7c:	4b22      	ldr	r3, [pc, #136]	@ (8001b08 <SRXL2_Connect+0xcc>)
 8001a7e:	613b      	str	r3, [r7, #16]

			//  ID 
			if((rx->SrcID)>>4 == 0x1)
 8001a80:	693b      	ldr	r3, [r7, #16]
 8001a82:	781b      	ldrb	r3, [r3, #0]
 8001a84:	091b      	lsrs	r3, r3, #4
 8001a86:	b2db      	uxtb	r3, r3
 8001a88:	2b01      	cmp	r3, #1
 8001a8a:	d10e      	bne.n	8001aaa <SRXL2_Connect+0x6e>
			{
				receiver_info.SrcID = rx->SrcID;
 8001a8c:	693b      	ldr	r3, [r7, #16]
 8001a8e:	781a      	ldrb	r2, [r3, #0]
 8001a90:	4b1e      	ldr	r3, [pc, #120]	@ (8001b0c <SRXL2_Connect+0xd0>)
 8001a92:	701a      	strb	r2, [r3, #0]
				receiver_info.Info = rx->Info;
 8001a94:	693b      	ldr	r3, [r7, #16]
 8001a96:	791a      	ldrb	r2, [r3, #4]
 8001a98:	4b1c      	ldr	r3, [pc, #112]	@ (8001b0c <SRXL2_Connect+0xd0>)
 8001a9a:	711a      	strb	r2, [r3, #4]
				receiver_info.UID = rx->UID;
 8001a9c:	693b      	ldr	r3, [r7, #16]
 8001a9e:	f8d3 3005 	ldr.w	r3, [r3, #5]
 8001aa2:	4a1a      	ldr	r2, [pc, #104]	@ (8001b0c <SRXL2_Connect+0xd0>)
 8001aa4:	f8c2 3005 	str.w	r3, [r2, #5]
				break;
 8001aa8:	e000      	b.n	8001aac <SRXL2_Connect+0x70>
			}
			break;
 8001aaa:	bf00      	nop
		default:
			continue;
		}

		break;
 8001aac:	bf00      	nop
	}

	tx_packet.header.speckrum_id = SPEKTRUM_SRXL_ID;
 8001aae:	23a6      	movs	r3, #166	@ 0xa6
 8001ab0:	703b      	strb	r3, [r7, #0]
	tx_packet.header.pType = SRXL_HANDSHAKE_ID;
 8001ab2:	2321      	movs	r3, #33	@ 0x21
 8001ab4:	707b      	strb	r3, [r7, #1]
	tx_packet.header.len = sizeof(SRXL2_Handshake_Packet);
 8001ab6:	230e      	movs	r3, #14
 8001ab8:	70bb      	strb	r3, [r7, #2]

	tx_packet.data.SrcID = SRXL_FC_DEVICE_ID;
 8001aba:	4b15      	ldr	r3, [pc, #84]	@ (8001b10 <SRXL2_Connect+0xd4>)
 8001abc:	781b      	ldrb	r3, [r3, #0]
 8001abe:	70fb      	strb	r3, [r7, #3]
	tx_packet.data.DestID = receiver_info.SrcID;
 8001ac0:	4b12      	ldr	r3, [pc, #72]	@ (8001b0c <SRXL2_Connect+0xd0>)
 8001ac2:	781b      	ldrb	r3, [r3, #0]
 8001ac4:	713b      	strb	r3, [r7, #4]
	tx_packet.data.Priority = 0x60;
 8001ac6:	2360      	movs	r3, #96	@ 0x60
 8001ac8:	717b      	strb	r3, [r7, #5]
	tx_packet.data.BaudRate = SRXL_BAUD_115200;
 8001aca:	2300      	movs	r3, #0
 8001acc:	71bb      	strb	r3, [r7, #6]
	tx_packet.data.Info = 0x01;
 8001ace:	2301      	movs	r3, #1
 8001ad0:	71fb      	strb	r3, [r7, #7]
	tx_packet.data.UID = 0x12345678;
 8001ad2:	4b10      	ldr	r3, [pc, #64]	@ (8001b14 <SRXL2_Connect+0xd8>)
 8001ad4:	60bb      	str	r3, [r7, #8]

	tx_packet.crc = 0x0000;
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	81bb      	strh	r3, [r7, #12]

	while(SRXL2_doHandshake(&tx_packet));
 8001ada:	e005      	b.n	8001ae8 <SRXL2_Connect+0xac>
		if(SRXL2_readByte() != 0) continue;
 8001adc:	bf00      	nop
 8001ade:	e7b2      	b.n	8001a46 <SRXL2_Connect+0xa>
		if(calculate_crc(SRXL2_data, header->len) != packet.crc) continue;
 8001ae0:	bf00      	nop
 8001ae2:	e7b0      	b.n	8001a46 <SRXL2_Connect+0xa>
			continue;
 8001ae4:	bf00      	nop
		if(SRXL2_readByte() != 0) continue;
 8001ae6:	e7ae      	b.n	8001a46 <SRXL2_Connect+0xa>
	while(SRXL2_doHandshake(&tx_packet));
 8001ae8:	463b      	mov	r3, r7
 8001aea:	4618      	mov	r0, r3
 8001aec:	f000 f9f0 	bl	8001ed0 <SRXL2_doHandshake>
 8001af0:	4603      	mov	r3, r0
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d1f8      	bne.n	8001ae8 <SRXL2_Connect+0xac>

	return 0;
 8001af6:	2300      	movs	r3, #0
}
 8001af8:	4618      	mov	r0, r3
 8001afa:	3718      	adds	r7, #24
 8001afc:	46bd      	mov	sp, r7
 8001afe:	bd80      	pop	{r7, pc}
 8001b00:	200003c0 	.word	0x200003c0
 8001b04:	20000370 	.word	0x20000370
 8001b08:	20000373 	.word	0x20000373
 8001b0c:	200003d8 	.word	0x200003d8
 8001b10:	20000000 	.word	0x20000000
 8001b14:	12345678 	.word	0x12345678

08001b18 <SRXL2_GetData>:


/*
 *   
 */
int SRXL2_GetData(){
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b082      	sub	sp, #8
 8001b1c:	af00      	add	r7, sp, #0
	SRXL2_Header *header = &packet.header;
 8001b1e:	4b12      	ldr	r3, [pc, #72]	@ (8001b68 <SRXL2_GetData+0x50>)
 8001b20:	607b      	str	r3, [r7, #4]
	do{
		if(SRXL2_readByte() !=0) continue;
 8001b22:	f000 f825 	bl	8001b70 <SRXL2_readByte>
 8001b26:	4603      	mov	r3, r0
 8001b28:	2b00      	cmp	r3, #0
	}
	while(calculate_crc(SRXL2_data, header->len) != packet.crc);
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	789b      	ldrb	r3, [r3, #2]
 8001b2e:	4619      	mov	r1, r3
 8001b30:	480e      	ldr	r0, [pc, #56]	@ (8001b6c <SRXL2_GetData+0x54>)
 8001b32:	f000 fa07 	bl	8001f44 <calculate_crc>
 8001b36:	4603      	mov	r3, r0
 8001b38:	461a      	mov	r2, r3
 8001b3a:	4b0b      	ldr	r3, [pc, #44]	@ (8001b68 <SRXL2_GetData+0x50>)
 8001b3c:	f8b3 3013 	ldrh.w	r3, [r3, #19]
 8001b40:	b29b      	uxth	r3, r3
 8001b42:	429a      	cmp	r2, r3
 8001b44:	d1ed      	bne.n	8001b22 <SRXL2_GetData+0xa>

//	while(SRXL2_readByte()){}

	switch(header->pType){
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	785b      	ldrb	r3, [r3, #1]
 8001b4a:	2b21      	cmp	r3, #33	@ 0x21
 8001b4c:	d005      	beq.n	8001b5a <SRXL2_GetData+0x42>
 8001b4e:	2bcd      	cmp	r3, #205	@ 0xcd
 8001b50:	d104      	bne.n	8001b5c <SRXL2_GetData+0x44>
	case SRXL_HANDSHAKE_ID :
		break;
	case SRXL_CTRL_ID :
		SRXL2_parseControlData((SRXL2_Control_Packet*)SRXL2_data);
 8001b52:	4806      	ldr	r0, [pc, #24]	@ (8001b6c <SRXL2_GetData+0x54>)
 8001b54:	f000 f88e 	bl	8001c74 <SRXL2_parseControlData>
		// SRXL2_SendTelemetryData();
		break;
 8001b58:	e000      	b.n	8001b5c <SRXL2_GetData+0x44>
		break;
 8001b5a:	bf00      	nop
	}
	return 0;
 8001b5c:	2300      	movs	r3, #0
}
 8001b5e:	4618      	mov	r0, r3
 8001b60:	3708      	adds	r7, #8
 8001b62:	46bd      	mov	sp, r7
 8001b64:	bd80      	pop	{r7, pc}
 8001b66:	bf00      	nop
 8001b68:	200003c0 	.word	0x200003c0
 8001b6c:	20000370 	.word	0x20000370

08001b70 <SRXL2_readByte>:
 * @retval 0 :  
 * @retval -1 :   
 * @retval -2 :  
 * @retval -3 : CRC 
 */
int SRXL2_readByte(void){
 8001b70:	b590      	push	{r4, r7, lr}
 8001b72:	b085      	sub	sp, #20
 8001b74:	af00      	add	r7, sp, #0
	SRXL2_Packet *rx = &packet;
 8001b76:	4b3b      	ldr	r3, [pc, #236]	@ (8001c64 <SRXL2_readByte+0xf4>)
 8001b78:	60bb      	str	r3, [r7, #8]
	SRXL2_Header *header = &rx->header;
 8001b7a:	68bb      	ldr	r3, [r7, #8]
 8001b7c:	607b      	str	r3, [r7, #4]
	enum INDEX_PACKET {
			pType = 1,
			len = 2
	};

	if(RC_rxFlag.uart == 0)
 8001b7e:	4b3a      	ldr	r3, [pc, #232]	@ (8001c68 <SRXL2_readByte+0xf8>)
 8001b80:	781b      	ldrb	r3, [r3, #0]
 8001b82:	f003 0304 	and.w	r3, r3, #4
 8001b86:	b2db      	uxtb	r3, r3
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d102      	bne.n	8001b92 <SRXL2_readByte+0x22>
	{
		return -1;
 8001b8c:	f04f 33ff 	mov.w	r3, #4294967295
 8001b90:	e064      	b.n	8001c5c <SRXL2_readByte+0xec>
	}
	if(RB_isempty(&RC_rxRingFifo))
 8001b92:	4836      	ldr	r0, [pc, #216]	@ (8001c6c <SRXL2_readByte+0xfc>)
 8001b94:	f7ff fae8 	bl	8001168 <RB_isempty>
 8001b98:	4603      	mov	r3, r0
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d002      	beq.n	8001ba4 <SRXL2_readByte+0x34>
	{
		return -2;
 8001b9e:	f06f 0301 	mvn.w	r3, #1
 8001ba2:	e05b      	b.n	8001c5c <SRXL2_readByte+0xec>
	}

	// flag clear
	RC_rxFlag.uart = 0;
 8001ba4:	4a30      	ldr	r2, [pc, #192]	@ (8001c68 <SRXL2_readByte+0xf8>)
 8001ba6:	7813      	ldrb	r3, [r2, #0]
 8001ba8:	f023 0304 	bic.w	r3, r3, #4
 8001bac:	7013      	strb	r3, [r2, #0]

	/*
	 * SRXL2_data      
	 */
	for(uint8_t cnt = 0; cnt < SRXL2_RING_BUFFER_SIZE; cnt++){
 8001bae:	2300      	movs	r3, #0
 8001bb0:	73fb      	strb	r3, [r7, #15]
 8001bb2:	e00e      	b.n	8001bd2 <SRXL2_readByte+0x62>
		uint8_t value = RB_read(&RC_rxRingFifo);
 8001bb4:	482d      	ldr	r0, [pc, #180]	@ (8001c6c <SRXL2_readByte+0xfc>)
 8001bb6:	f7ff fab6 	bl	8001126 <RB_read>
 8001bba:	4603      	mov	r3, r0
 8001bbc:	70fb      	strb	r3, [r7, #3]

		if(value == SPEKTRUM_SRXL_ID){
 8001bbe:	78fb      	ldrb	r3, [r7, #3]
 8001bc0:	2ba6      	cmp	r3, #166	@ 0xa6
 8001bc2:	d103      	bne.n	8001bcc <SRXL2_readByte+0x5c>
			SRXL2_data[0] = SPEKTRUM_SRXL_ID;
 8001bc4:	4b2a      	ldr	r3, [pc, #168]	@ (8001c70 <SRXL2_readByte+0x100>)
 8001bc6:	22a6      	movs	r2, #166	@ 0xa6
 8001bc8:	701a      	strb	r2, [r3, #0]
			break;
 8001bca:	e006      	b.n	8001bda <SRXL2_readByte+0x6a>
	for(uint8_t cnt = 0; cnt < SRXL2_RING_BUFFER_SIZE; cnt++){
 8001bcc:	7bfb      	ldrb	r3, [r7, #15]
 8001bce:	3301      	adds	r3, #1
 8001bd0:	73fb      	strb	r3, [r7, #15]
 8001bd2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	daec      	bge.n	8001bb4 <SRXL2_readByte+0x44>
		}
	}

	for(uint8_t cnt = 1; cnt < SRXL_MAX_BUFFER_SIZE; cnt++){
 8001bda:	2301      	movs	r3, #1
 8001bdc:	73bb      	strb	r3, [r7, #14]
 8001bde:	e014      	b.n	8001c0a <SRXL2_readByte+0x9a>
		SRXL2_data[cnt] = RB_read(&RC_rxRingFifo);
 8001be0:	7bbc      	ldrb	r4, [r7, #14]
 8001be2:	4822      	ldr	r0, [pc, #136]	@ (8001c6c <SRXL2_readByte+0xfc>)
 8001be4:	f7ff fa9f 	bl	8001126 <RB_read>
 8001be8:	4603      	mov	r3, r0
 8001bea:	461a      	mov	r2, r3
 8001bec:	4b20      	ldr	r3, [pc, #128]	@ (8001c70 <SRXL2_readByte+0x100>)
 8001bee:	551a      	strb	r2, [r3, r4]

		if(cnt>len && SRXL2_data[len] == cnt+1){
 8001bf0:	7bbb      	ldrb	r3, [r7, #14]
 8001bf2:	2b02      	cmp	r3, #2
 8001bf4:	d906      	bls.n	8001c04 <SRXL2_readByte+0x94>
 8001bf6:	4b1e      	ldr	r3, [pc, #120]	@ (8001c70 <SRXL2_readByte+0x100>)
 8001bf8:	789b      	ldrb	r3, [r3, #2]
 8001bfa:	461a      	mov	r2, r3
 8001bfc:	7bbb      	ldrb	r3, [r7, #14]
 8001bfe:	3301      	adds	r3, #1
 8001c00:	429a      	cmp	r2, r3
 8001c02:	d006      	beq.n	8001c12 <SRXL2_readByte+0xa2>
	for(uint8_t cnt = 1; cnt < SRXL_MAX_BUFFER_SIZE; cnt++){
 8001c04:	7bbb      	ldrb	r3, [r7, #14]
 8001c06:	3301      	adds	r3, #1
 8001c08:	73bb      	strb	r3, [r7, #14]
 8001c0a:	7bbb      	ldrb	r3, [r7, #14]
 8001c0c:	2b4f      	cmp	r3, #79	@ 0x4f
 8001c0e:	d9e7      	bls.n	8001be0 <SRXL2_readByte+0x70>
 8001c10:	e000      	b.n	8001c14 <SRXL2_readByte+0xa4>
//		if(cnt>len && SRXL2_data[len] == cnt){
			break;
 8001c12:	bf00      	nop
		}
	}

	header->speckrum_id = SPEKTRUM_SRXL_ID;
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	22a6      	movs	r2, #166	@ 0xa6
 8001c18:	701a      	strb	r2, [r3, #0]
	header->pType = SRXL2_data[pType];
 8001c1a:	4b15      	ldr	r3, [pc, #84]	@ (8001c70 <SRXL2_readByte+0x100>)
 8001c1c:	785a      	ldrb	r2, [r3, #1]
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	705a      	strb	r2, [r3, #1]
	header->len = SRXL2_data[len];
 8001c22:	4b13      	ldr	r3, [pc, #76]	@ (8001c70 <SRXL2_readByte+0x100>)
 8001c24:	789a      	ldrb	r2, [r3, #2]
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	709a      	strb	r2, [r3, #2]

	rx->Data = SRXL2_data;
 8001c2a:	68bb      	ldr	r3, [r7, #8]
 8001c2c:	4a10      	ldr	r2, [pc, #64]	@ (8001c70 <SRXL2_readByte+0x100>)
 8001c2e:	f8c3 2003 	str.w	r2, [r3, #3]
	rx->crc = ((uint16_t)SRXL2_data[header->len -2] << 8 | SRXL2_data[header->len -1]);
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	789b      	ldrb	r3, [r3, #2]
 8001c36:	3b02      	subs	r3, #2
 8001c38:	4a0d      	ldr	r2, [pc, #52]	@ (8001c70 <SRXL2_readByte+0x100>)
 8001c3a:	5cd3      	ldrb	r3, [r2, r3]
 8001c3c:	b21b      	sxth	r3, r3
 8001c3e:	021b      	lsls	r3, r3, #8
 8001c40:	b21a      	sxth	r2, r3
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	789b      	ldrb	r3, [r3, #2]
 8001c46:	3b01      	subs	r3, #1
 8001c48:	4909      	ldr	r1, [pc, #36]	@ (8001c70 <SRXL2_readByte+0x100>)
 8001c4a:	5ccb      	ldrb	r3, [r1, r3]
 8001c4c:	b21b      	sxth	r3, r3
 8001c4e:	4313      	orrs	r3, r2
 8001c50:	b21b      	sxth	r3, r3
 8001c52:	b29a      	uxth	r2, r3
 8001c54:	68bb      	ldr	r3, [r7, #8]
 8001c56:	f8a3 2013 	strh.w	r2, [r3, #19]

//	if(calculate_crc(SRXL2_data, header->len) != rx->crc){
//		return -3;
//	}

	return 0;
 8001c5a:	2300      	movs	r3, #0
}
 8001c5c:	4618      	mov	r0, r3
 8001c5e:	3714      	adds	r7, #20
 8001c60:	46bd      	mov	sp, r7
 8001c62:	bd90      	pop	{r4, r7, pc}
 8001c64:	200003c0 	.word	0x200003c0
 8001c68:	2000036c 	.word	0x2000036c
 8001c6c:	20000360 	.word	0x20000360
 8001c70:	20000370 	.word	0x20000370

08001c74 <SRXL2_parseControlData>:
 *		   data  (1000us~2000us), , , Dead-zone .
 * 		   RC_Channel[] 
 * @parm SRXL_Control_Pack *rx : (SRXL2_Control_Packet*)packet
 */
int SRXL2_parseControlData(SRXL2_Control_Packet *rx)
{
 8001c74:	b590      	push	{r4, r7, lr}
 8001c76:	b08b      	sub	sp, #44	@ 0x2c
 8001c78:	af02      	add	r7, sp, #8
 8001c7a:	6078      	str	r0, [r7, #4]
	PARM_RC *parm = &PARM_rc;
 8001c7c:	4b8f      	ldr	r3, [pc, #572]	@ (8001ebc <SRXL2_parseControlData+0x248>)
 8001c7e:	617b      	str	r3, [r7, #20]
	RC_CHANNELS *rc = &RC_channels;
 8001c80:	4b8f      	ldr	r3, [pc, #572]	@ (8001ec0 <SRXL2_parseControlData+0x24c>)
 8001c82:	613b      	str	r3, [r7, #16]


	// if(rx->Command == SRXL_CTRL_CMD_VTX)
	// if(rx->Command == SRXL_CTRL_CMD_FWDPGM)

	uint8_t channelCnt = 0;
 8001c84:	2300      	movs	r3, #0
 8001c86:	77fb      	strb	r3, [r7, #31]
	static uint32_t channelMask = 0;

	static uint32_t previousTime = 0;

	for(int i=0; i<SRXL_MAX_CHANNEL; i++)
 8001c88:	2300      	movs	r3, #0
 8001c8a:	61bb      	str	r3, [r7, #24]
 8001c8c:	e0cb      	b.n	8001e26 <SRXL2_parseControlData+0x1b2>
	{
		if(!((rx->data.mask>>i)&0x01)) continue;
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	689a      	ldr	r2, [r3, #8]
 8001c92:	69bb      	ldr	r3, [r7, #24]
 8001c94:	fa22 f303 	lsr.w	r3, r2, r3
 8001c98:	f003 0301 	and.w	r3, r3, #1
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	f000 80be 	beq.w	8001e1e <SRXL2_parseControlData+0x1aa>
		if(i>=18) break;
 8001ca2:	69bb      	ldr	r3, [r7, #24]
 8001ca4:	2b11      	cmp	r3, #17
 8001ca6:	f300 80c3 	bgt.w	8001e30 <SRXL2_parseControlData+0x1bc>

		uint16_t value = rx->data.values[channelCnt];
 8001caa:	7ff9      	ldrb	r1, [r7, #31]
 8001cac:	687a      	ldr	r2, [r7, #4]
 8001cae:	004b      	lsls	r3, r1, #1
 8001cb0:	4413      	add	r3, r2
 8001cb2:	7b18      	ldrb	r0, [r3, #12]
 8001cb4:	004b      	lsls	r3, r1, #1
 8001cb6:	4413      	add	r3, r2
 8001cb8:	7b5b      	ldrb	r3, [r3, #13]
 8001cba:	021b      	lsls	r3, r3, #8
 8001cbc:	4303      	orrs	r3, r0
 8001cbe:	81fb      	strh	r3, [r7, #14]
		channelCnt++;
 8001cc0:	7ffb      	ldrb	r3, [r7, #31]
 8001cc2:	3301      	adds	r3, #1
 8001cc4:	77fb      	strb	r3, [r7, #31]

		// RC    
		value = value<SRXL_CTRL_VALUE_MIN?SRXL_CTRL_VALUE_MIN:value;
 8001cc6:	89fb      	ldrh	r3, [r7, #14]
 8001cc8:	f642 22a0 	movw	r2, #10912	@ 0x2aa0
 8001ccc:	4293      	cmp	r3, r2
 8001cce:	bf38      	it	cc
 8001cd0:	4613      	movcc	r3, r2
 8001cd2:	81fb      	strh	r3, [r7, #14]
		value = value>SRXL_CTRL_VALUE_MAX?SRXL_CTRL_VALUE_MAX:value;
 8001cd4:	89fb      	ldrh	r3, [r7, #14]
 8001cd6:	f24d 5254 	movw	r2, #54612	@ 0xd554
 8001cda:	4293      	cmp	r3, r2
 8001cdc:	bf28      	it	cs
 8001cde:	4613      	movcs	r3, r2
 8001ce0:	81fb      	strh	r3, [r7, #14]

		// Reverse 
		if((parm->reversedMask>>i)&0x01)
 8001ce2:	697b      	ldr	r3, [r7, #20]
 8001ce4:	f8d3 2006 	ldr.w	r2, [r3, #6]
 8001ce8:	69bb      	ldr	r3, [r7, #24]
 8001cea:	fa22 f303 	lsr.w	r3, r2, r3
 8001cee:	f003 0301 	and.w	r3, r3, #1
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d02f      	beq.n	8001d56 <SRXL2_parseControlData+0xe2>
		{
			rc->value[i] = map(value,
 8001cf6:	6979      	ldr	r1, [r7, #20]
 8001cf8:	69ba      	ldr	r2, [r7, #24]
 8001cfa:	4613      	mov	r3, r2
 8001cfc:	00db      	lsls	r3, r3, #3
 8001cfe:	4413      	add	r3, r2
 8001d00:	440b      	add	r3, r1
 8001d02:	3308      	adds	r3, #8
 8001d04:	889b      	ldrh	r3, [r3, #4]
 8001d06:	b29c      	uxth	r4, r3
 8001d08:	6979      	ldr	r1, [r7, #20]
 8001d0a:	69ba      	ldr	r2, [r7, #24]
 8001d0c:	4613      	mov	r3, r2
 8001d0e:	00db      	lsls	r3, r3, #3
 8001d10:	4413      	add	r3, r2
 8001d12:	440b      	add	r3, r1
 8001d14:	3308      	adds	r3, #8
 8001d16:	885b      	ldrh	r3, [r3, #2]
 8001d18:	b29b      	uxth	r3, r3
 8001d1a:	89f8      	ldrh	r0, [r7, #14]
 8001d1c:	9300      	str	r3, [sp, #0]
 8001d1e:	4623      	mov	r3, r4
 8001d20:	f24d 5254 	movw	r2, #54612	@ 0xd554
 8001d24:	f642 21a0 	movw	r1, #10912	@ 0x2aa0
 8001d28:	f7ff fe52 	bl	80019d0 <map>
 8001d2c:	4603      	mov	r3, r0
 8001d2e:	4618      	mov	r0, r3
					SRXL_CTRL_VALUE_MIN, SRXL_CTRL_VALUE_MAX,
					parm->CHANNEL[i].MAX, parm->CHANNEL[i].MIN) + parm->CHANNEL[i].TRIM;
 8001d30:	6979      	ldr	r1, [r7, #20]
 8001d32:	69ba      	ldr	r2, [r7, #24]
 8001d34:	4613      	mov	r3, r2
 8001d36:	00db      	lsls	r3, r3, #3
 8001d38:	4413      	add	r3, r2
 8001d3a:	440b      	add	r3, r1
 8001d3c:	3308      	adds	r3, #8
 8001d3e:	88db      	ldrh	r3, [r3, #6]
 8001d40:	b29b      	uxth	r3, r3
 8001d42:	4403      	add	r3, r0
 8001d44:	b299      	uxth	r1, r3
			rc->value[i] = map(value,
 8001d46:	693a      	ldr	r2, [r7, #16]
 8001d48:	69bb      	ldr	r3, [r7, #24]
 8001d4a:	005b      	lsls	r3, r3, #1
 8001d4c:	4413      	add	r3, r2
 8001d4e:	460a      	mov	r2, r1
 8001d50:	f8a3 2005 	strh.w	r2, [r3, #5]
 8001d54:	e02e      	b.n	8001db4 <SRXL2_parseControlData+0x140>
		}
		else{
			rc->value[i] = map(value,
 8001d56:	6979      	ldr	r1, [r7, #20]
 8001d58:	69ba      	ldr	r2, [r7, #24]
 8001d5a:	4613      	mov	r3, r2
 8001d5c:	00db      	lsls	r3, r3, #3
 8001d5e:	4413      	add	r3, r2
 8001d60:	440b      	add	r3, r1
 8001d62:	3308      	adds	r3, #8
 8001d64:	885b      	ldrh	r3, [r3, #2]
 8001d66:	b29c      	uxth	r4, r3
 8001d68:	6979      	ldr	r1, [r7, #20]
 8001d6a:	69ba      	ldr	r2, [r7, #24]
 8001d6c:	4613      	mov	r3, r2
 8001d6e:	00db      	lsls	r3, r3, #3
 8001d70:	4413      	add	r3, r2
 8001d72:	440b      	add	r3, r1
 8001d74:	3308      	adds	r3, #8
 8001d76:	889b      	ldrh	r3, [r3, #4]
 8001d78:	b29b      	uxth	r3, r3
 8001d7a:	89f8      	ldrh	r0, [r7, #14]
 8001d7c:	9300      	str	r3, [sp, #0]
 8001d7e:	4623      	mov	r3, r4
 8001d80:	f24d 5254 	movw	r2, #54612	@ 0xd554
 8001d84:	f642 21a0 	movw	r1, #10912	@ 0x2aa0
 8001d88:	f7ff fe22 	bl	80019d0 <map>
 8001d8c:	4603      	mov	r3, r0
 8001d8e:	4618      	mov	r0, r3
					SRXL_CTRL_VALUE_MIN, SRXL_CTRL_VALUE_MAX,
					parm->CHANNEL[i].MIN, parm->CHANNEL[i].MAX) + parm->CHANNEL[i].TRIM;
 8001d90:	6979      	ldr	r1, [r7, #20]
 8001d92:	69ba      	ldr	r2, [r7, #24]
 8001d94:	4613      	mov	r3, r2
 8001d96:	00db      	lsls	r3, r3, #3
 8001d98:	4413      	add	r3, r2
 8001d9a:	440b      	add	r3, r1
 8001d9c:	3308      	adds	r3, #8
 8001d9e:	88db      	ldrh	r3, [r3, #6]
 8001da0:	b29b      	uxth	r3, r3
 8001da2:	4403      	add	r3, r0
 8001da4:	b299      	uxth	r1, r3
			rc->value[i] = map(value,
 8001da6:	693a      	ldr	r2, [r7, #16]
 8001da8:	69bb      	ldr	r3, [r7, #24]
 8001daa:	005b      	lsls	r3, r3, #1
 8001dac:	4413      	add	r3, r2
 8001dae:	460a      	mov	r2, r1
 8001db0:	f8a3 2005 	strh.w	r2, [r3, #5]
		}

		// Dead-zone 
		if(rc->value[i]>(1500-parm->CHANNEL[i].DZ) && rc->value[i]<(1500+parm->CHANNEL[i].DZ)){
 8001db4:	693a      	ldr	r2, [r7, #16]
 8001db6:	69bb      	ldr	r3, [r7, #24]
 8001db8:	005b      	lsls	r3, r3, #1
 8001dba:	4413      	add	r3, r2
 8001dbc:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 8001dc0:	b29b      	uxth	r3, r3
 8001dc2:	4618      	mov	r0, r3
 8001dc4:	6979      	ldr	r1, [r7, #20]
 8001dc6:	69ba      	ldr	r2, [r7, #24]
 8001dc8:	4613      	mov	r3, r2
 8001dca:	00db      	lsls	r3, r3, #3
 8001dcc:	4413      	add	r3, r2
 8001dce:	440b      	add	r3, r1
 8001dd0:	3310      	adds	r3, #16
 8001dd2:	781b      	ldrb	r3, [r3, #0]
 8001dd4:	f5c3 63bb 	rsb	r3, r3, #1496	@ 0x5d8
 8001dd8:	3304      	adds	r3, #4
 8001dda:	4298      	cmp	r0, r3
 8001ddc:	dd20      	ble.n	8001e20 <SRXL2_parseControlData+0x1ac>
 8001dde:	6979      	ldr	r1, [r7, #20]
 8001de0:	69ba      	ldr	r2, [r7, #24]
 8001de2:	4613      	mov	r3, r2
 8001de4:	00db      	lsls	r3, r3, #3
 8001de6:	4413      	add	r3, r2
 8001de8:	440b      	add	r3, r1
 8001dea:	3310      	adds	r3, #16
 8001dec:	781b      	ldrb	r3, [r3, #0]
 8001dee:	f203 52db 	addw	r2, r3, #1499	@ 0x5db
 8001df2:	6939      	ldr	r1, [r7, #16]
 8001df4:	69bb      	ldr	r3, [r7, #24]
 8001df6:	005b      	lsls	r3, r3, #1
 8001df8:	440b      	add	r3, r1
 8001dfa:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 8001dfe:	b29b      	uxth	r3, r3
 8001e00:	429a      	cmp	r2, r3
 8001e02:	db0d      	blt.n	8001e20 <SRXL2_parseControlData+0x1ac>
			rc->value[i] = 1500;
 8001e04:	693a      	ldr	r2, [r7, #16]
 8001e06:	69bb      	ldr	r3, [r7, #24]
 8001e08:	005b      	lsls	r3, r3, #1
 8001e0a:	4413      	add	r3, r2
 8001e0c:	2200      	movs	r2, #0
 8001e0e:	f062 0223 	orn	r2, r2, #35	@ 0x23
 8001e12:	715a      	strb	r2, [r3, #5]
 8001e14:	2200      	movs	r2, #0
 8001e16:	f042 0205 	orr.w	r2, r2, #5
 8001e1a:	719a      	strb	r2, [r3, #6]
 8001e1c:	e000      	b.n	8001e20 <SRXL2_parseControlData+0x1ac>
		if(!((rx->data.mask>>i)&0x01)) continue;
 8001e1e:	bf00      	nop
	for(int i=0; i<SRXL_MAX_CHANNEL; i++)
 8001e20:	69bb      	ldr	r3, [r7, #24]
 8001e22:	3301      	adds	r3, #1
 8001e24:	61bb      	str	r3, [r7, #24]
 8001e26:	69bb      	ldr	r3, [r7, #24]
 8001e28:	2b1f      	cmp	r3, #31
 8001e2a:	f77f af30 	ble.w	8001c8e <SRXL2_parseControlData+0x1a>
 8001e2e:	e000      	b.n	8001e32 <SRXL2_parseControlData+0x1be>
		if(i>=18) break;
 8001e30:	bf00      	nop
		}
	}

	channelMask |= rx->data.mask;
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	689a      	ldr	r2, [r3, #8]
 8001e36:	4b23      	ldr	r3, [pc, #140]	@ (8001ec4 <SRXL2_parseControlData+0x250>)
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	4313      	orrs	r3, r2
 8001e3c:	4a21      	ldr	r2, [pc, #132]	@ (8001ec4 <SRXL2_parseControlData+0x250>)
 8001e3e:	6013      	str	r3, [r2, #0]
	rc->chancount = countSetBits(channelMask);
 8001e40:	4b20      	ldr	r3, [pc, #128]	@ (8001ec4 <SRXL2_parseControlData+0x250>)
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	4618      	mov	r0, r3
 8001e46:	f000 f8e0 	bl	800200a <countSetBits>
 8001e4a:	4603      	mov	r3, r0
 8001e4c:	461a      	mov	r2, r3
 8001e4e:	693b      	ldr	r3, [r7, #16]
 8001e50:	711a      	strb	r2, [r3, #4]
	rc->time_boot_ms = system_time.time_boot_ms;
 8001e52:	4b1d      	ldr	r3, [pc, #116]	@ (8001ec8 <SRXL2_parseControlData+0x254>)
 8001e54:	689a      	ldr	r2, [r3, #8]
 8001e56:	693b      	ldr	r3, [r7, #16]
 8001e58:	601a      	str	r2, [r3, #0]

	if(system_time.time_boot_ms - previousTime > 2000){
 8001e5a:	4b1b      	ldr	r3, [pc, #108]	@ (8001ec8 <SRXL2_parseControlData+0x254>)
 8001e5c:	689a      	ldr	r2, [r3, #8]
 8001e5e:	4b1b      	ldr	r3, [pc, #108]	@ (8001ecc <SRXL2_parseControlData+0x258>)
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	1ad3      	subs	r3, r2, r3
 8001e64:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8001e68:	d906      	bls.n	8001e78 <SRXL2_parseControlData+0x204>
		previousTime = system_time.time_boot_ms;
 8001e6a:	4b17      	ldr	r3, [pc, #92]	@ (8001ec8 <SRXL2_parseControlData+0x254>)
 8001e6c:	689b      	ldr	r3, [r3, #8]
 8001e6e:	4a17      	ldr	r2, [pc, #92]	@ (8001ecc <SRXL2_parseControlData+0x258>)
 8001e70:	6013      	str	r3, [r2, #0]
		channelMask = 0;
 8001e72:	4b14      	ldr	r3, [pc, #80]	@ (8001ec4 <SRXL2_parseControlData+0x250>)
 8001e74:	2200      	movs	r2, #0
 8001e76:	601a      	str	r2, [r3, #0]
	}

	// rssi, frameLoss, Fail-safe   
	switch(rx->Command){
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	78db      	ldrb	r3, [r3, #3]
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d001      	beq.n	8001e84 <SRXL2_parseControlData+0x210>
 8001e80:	2b01      	cmp	r3, #1
		 */
		if((rx->data.rssi&0x80)) break;
		rc->rssi = map(rx->data.rssi, 0, 100, 0, 254);
		break;
	case SRXL_CTRL_CMD_CHANNEL_FS:
		break;
 8001e82:	e016      	b.n	8001eb2 <SRXL2_parseControlData+0x23e>
		if((rx->data.rssi&0x80)) break;
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	f993 3005 	ldrsb.w	r3, [r3, #5]
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	db10      	blt.n	8001eb0 <SRXL2_parseControlData+0x23c>
		rc->rssi = map(rx->data.rssi, 0, 100, 0, 254);
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	f993 3005 	ldrsb.w	r3, [r3, #5]
 8001e94:	b298      	uxth	r0, r3
 8001e96:	23fe      	movs	r3, #254	@ 0xfe
 8001e98:	9300      	str	r3, [sp, #0]
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	2264      	movs	r2, #100	@ 0x64
 8001e9e:	2100      	movs	r1, #0
 8001ea0:	f7ff fd96 	bl	80019d0 <map>
 8001ea4:	4603      	mov	r3, r0
 8001ea6:	b2da      	uxtb	r2, r3
 8001ea8:	693b      	ldr	r3, [r7, #16]
 8001eaa:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
		break;
 8001eae:	e000      	b.n	8001eb2 <SRXL2_parseControlData+0x23e>
		if((rx->data.rssi&0x80)) break;
 8001eb0:	bf00      	nop
	}

	return 0;
 8001eb2:	2300      	movs	r3, #0
}
 8001eb4:	4618      	mov	r0, r3
 8001eb6:	3724      	adds	r7, #36	@ 0x24
 8001eb8:	46bd      	mov	sp, r7
 8001eba:	bd90      	pop	{r4, r7, pc}
 8001ebc:	2000046c 	.word	0x2000046c
 8001ec0:	20000440 	.word	0x20000440
 8001ec4:	200003e4 	.word	0x200003e4
 8001ec8:	200003ec 	.word	0x200003ec
 8001ecc:	200003e8 	.word	0x200003e8

08001ed0 <SRXL2_doHandshake>:
 * @retval 0 :  
 * @retval -1 :  
 * @retval -2 :    
 */
int SRXL2_doHandshake(SRXL2_Handshake_Packet *tx_packet)
{
 8001ed0:	b580      	push	{r7, lr}
 8001ed2:	b086      	sub	sp, #24
 8001ed4:	af00      	add	r7, sp, #0
 8001ed6:	6078      	str	r0, [r7, #4]
	SRXL2_Handshake_Data* rx;
	SRXL2_Handshake_Data* data = &tx_packet->data;
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	3303      	adds	r3, #3
 8001edc:	617b      	str	r3, [r7, #20]

	uint8_t len = tx_packet->header.len;
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	789b      	ldrb	r3, [r3, #2]
 8001ee2:	74fb      	strb	r3, [r7, #19]
	if(sizeof(*tx_packet) != len) return -2;
 8001ee4:	7cfb      	ldrb	r3, [r7, #19]
 8001ee6:	2b0e      	cmp	r3, #14
 8001ee8:	d002      	beq.n	8001ef0 <SRXL2_doHandshake+0x20>
 8001eea:	f06f 0301 	mvn.w	r3, #1
 8001eee:	e020      	b.n	8001f32 <SRXL2_doHandshake+0x62>

	while(1)
	{
//		if(SRXL2_readByte()) continue;

		SRXL2_GetData();
 8001ef0:	f7ff fe12 	bl	8001b18 <SRXL2_GetData>
		if(packet.header.pType == SRXL_HANDSHAKE_ID)
 8001ef4:	4b11      	ldr	r3, [pc, #68]	@ (8001f3c <SRXL2_doHandshake+0x6c>)
 8001ef6:	785b      	ldrb	r3, [r3, #1]
 8001ef8:	2b21      	cmp	r3, #33	@ 0x21
 8001efa:	d1f9      	bne.n	8001ef0 <SRXL2_doHandshake+0x20>
		{
			rx = &(((SRXL2_Handshake_Packet *) SRXL2_data)->data);
 8001efc:	4b10      	ldr	r3, [pc, #64]	@ (8001f40 <SRXL2_doHandshake+0x70>)
 8001efe:	60fb      	str	r3, [r7, #12]

			if(rx->SrcID == data->DestID && rx->DestID == data->SrcID)
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	781a      	ldrb	r2, [r3, #0]
 8001f04:	697b      	ldr	r3, [r7, #20]
 8001f06:	785b      	ldrb	r3, [r3, #1]
 8001f08:	429a      	cmp	r2, r3
 8001f0a:	d1f1      	bne.n	8001ef0 <SRXL2_doHandshake+0x20>
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	785a      	ldrb	r2, [r3, #1]
 8001f10:	697b      	ldr	r3, [r7, #20]
 8001f12:	781b      	ldrb	r3, [r3, #0]
 8001f14:	429a      	cmp	r2, r3
 8001f16:	d000      	beq.n	8001f1a <SRXL2_doHandshake+0x4a>
		SRXL2_GetData();
 8001f18:	e7ea      	b.n	8001ef0 <SRXL2_doHandshake+0x20>
			{
				break;
 8001f1a:	bf00      	nop
			}
		}
	}

	insert_crc((uint8_t*)tx_packet, len);
 8001f1c:	7cfb      	ldrb	r3, [r7, #19]
 8001f1e:	4619      	mov	r1, r3
 8001f20:	6878      	ldr	r0, [r7, #4]
 8001f22:	f000 f850 	bl	8001fc6 <insert_crc>
	return RC_halfDuplex_Transmit((uint8_t*)tx_packet, len);
 8001f26:	7cfb      	ldrb	r3, [r7, #19]
 8001f28:	4619      	mov	r1, r3
 8001f2a:	6878      	ldr	r0, [r7, #4]
 8001f2c:	f7ff fd14 	bl	8001958 <RC_halfDuplex_Transmit>
 8001f30:	4603      	mov	r3, r0
}
 8001f32:	4618      	mov	r0, r3
 8001f34:	3718      	adds	r7, #24
 8001f36:	46bd      	mov	sp, r7
 8001f38:	bd80      	pop	{r7, pc}
 8001f3a:	bf00      	nop
 8001f3c:	200003c0 	.word	0x200003c0
 8001f40:	20000373 	.word	0x20000373

08001f44 <calculate_crc>:
 * @parm const uint8_t* data : data address
 * @parm uint8_t len : sizeof(data)
 * @retval uint16_t crc
 */
uint16_t calculate_crc(const uint8_t *data, uint8_t len)
{
 8001f44:	b480      	push	{r7}
 8001f46:	b085      	sub	sp, #20
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	6078      	str	r0, [r7, #4]
 8001f4c:	460b      	mov	r3, r1
 8001f4e:	70fb      	strb	r3, [r7, #3]
	uint16_t crc = 0x0000;
 8001f50:	2300      	movs	r3, #0
 8001f52:	81fb      	strh	r3, [r7, #14]
	for (uint8_t i = 0; i < len-2; i++) {
 8001f54:	2300      	movs	r3, #0
 8001f56:	737b      	strb	r3, [r7, #13]
 8001f58:	e029      	b.n	8001fae <calculate_crc+0x6a>
		crc ^= ((uint16_t)data[i] << 8);
 8001f5a:	7b7b      	ldrb	r3, [r7, #13]
 8001f5c:	687a      	ldr	r2, [r7, #4]
 8001f5e:	4413      	add	r3, r2
 8001f60:	781b      	ldrb	r3, [r3, #0]
 8001f62:	b21b      	sxth	r3, r3
 8001f64:	021b      	lsls	r3, r3, #8
 8001f66:	b21a      	sxth	r2, r3
 8001f68:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001f6c:	4053      	eors	r3, r2
 8001f6e:	b21b      	sxth	r3, r3
 8001f70:	81fb      	strh	r3, [r7, #14]
		for (uint8_t j = 0; j < 8; j++) {
 8001f72:	2300      	movs	r3, #0
 8001f74:	733b      	strb	r3, [r7, #12]
 8001f76:	e014      	b.n	8001fa2 <calculate_crc+0x5e>
			if (crc & 0x8000)
 8001f78:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	da0a      	bge.n	8001f96 <calculate_crc+0x52>
				crc = (crc << 1) ^ 0x1021;
 8001f80:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001f84:	005b      	lsls	r3, r3, #1
 8001f86:	b21b      	sxth	r3, r3
 8001f88:	f483 5381 	eor.w	r3, r3, #4128	@ 0x1020
 8001f8c:	f083 0301 	eor.w	r3, r3, #1
 8001f90:	b21b      	sxth	r3, r3
 8001f92:	81fb      	strh	r3, [r7, #14]
 8001f94:	e002      	b.n	8001f9c <calculate_crc+0x58>
			else
				crc = (crc << 1);
 8001f96:	89fb      	ldrh	r3, [r7, #14]
 8001f98:	005b      	lsls	r3, r3, #1
 8001f9a:	81fb      	strh	r3, [r7, #14]
		for (uint8_t j = 0; j < 8; j++) {
 8001f9c:	7b3b      	ldrb	r3, [r7, #12]
 8001f9e:	3301      	adds	r3, #1
 8001fa0:	733b      	strb	r3, [r7, #12]
 8001fa2:	7b3b      	ldrb	r3, [r7, #12]
 8001fa4:	2b07      	cmp	r3, #7
 8001fa6:	d9e7      	bls.n	8001f78 <calculate_crc+0x34>
	for (uint8_t i = 0; i < len-2; i++) {
 8001fa8:	7b7b      	ldrb	r3, [r7, #13]
 8001faa:	3301      	adds	r3, #1
 8001fac:	737b      	strb	r3, [r7, #13]
 8001fae:	7b7a      	ldrb	r2, [r7, #13]
 8001fb0:	78fb      	ldrb	r3, [r7, #3]
 8001fb2:	3b02      	subs	r3, #2
 8001fb4:	429a      	cmp	r2, r3
 8001fb6:	dbd0      	blt.n	8001f5a <calculate_crc+0x16>
		}
	}

	return crc;
 8001fb8:	89fb      	ldrh	r3, [r7, #14]
}
 8001fba:	4618      	mov	r0, r3
 8001fbc:	3714      	adds	r7, #20
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc4:	4770      	bx	lr

08001fc6 <insert_crc>:
 * @parm uint8_t* data : data address
 * @parm uint8_t len : sizeof(data)
 * @retval uint16_t crc
 */
uint16_t insert_crc(uint8_t *data, uint8_t len)
{
 8001fc6:	b580      	push	{r7, lr}
 8001fc8:	b084      	sub	sp, #16
 8001fca:	af00      	add	r7, sp, #0
 8001fcc:	6078      	str	r0, [r7, #4]
 8001fce:	460b      	mov	r3, r1
 8001fd0:	70fb      	strb	r3, [r7, #3]
	uint16_t crc = calculate_crc(data, len);
 8001fd2:	78fb      	ldrb	r3, [r7, #3]
 8001fd4:	4619      	mov	r1, r3
 8001fd6:	6878      	ldr	r0, [r7, #4]
 8001fd8:	f7ff ffb4 	bl	8001f44 <calculate_crc>
 8001fdc:	4603      	mov	r3, r0
 8001fde:	81fb      	strh	r3, [r7, #14]

	data[len -2] = (uint8_t)(crc >> 8);
 8001fe0:	89fb      	ldrh	r3, [r7, #14]
 8001fe2:	0a1b      	lsrs	r3, r3, #8
 8001fe4:	b299      	uxth	r1, r3
 8001fe6:	78fb      	ldrb	r3, [r7, #3]
 8001fe8:	3b02      	subs	r3, #2
 8001fea:	687a      	ldr	r2, [r7, #4]
 8001fec:	4413      	add	r3, r2
 8001fee:	b2ca      	uxtb	r2, r1
 8001ff0:	701a      	strb	r2, [r3, #0]
	data[len -1] = (uint8_t)(crc & 0xFF);
 8001ff2:	78fb      	ldrb	r3, [r7, #3]
 8001ff4:	3b01      	subs	r3, #1
 8001ff6:	687a      	ldr	r2, [r7, #4]
 8001ff8:	4413      	add	r3, r2
 8001ffa:	89fa      	ldrh	r2, [r7, #14]
 8001ffc:	b2d2      	uxtb	r2, r2
 8001ffe:	701a      	strb	r2, [r3, #0]

	return crc;
 8002000:	89fb      	ldrh	r3, [r7, #14]
}
 8002002:	4618      	mov	r0, r3
 8002004:	3710      	adds	r7, #16
 8002006:	46bd      	mov	sp, r7
 8002008:	bd80      	pop	{r7, pc}

0800200a <countSetBits>:
 *	Set bit(1)   
 *	@parm uint32_t i : bits
 *	@retval uint8_t num of set bits
 */
uint8_t countSetBits(uint32_t i)
{
 800200a:	b480      	push	{r7}
 800200c:	b083      	sub	sp, #12
 800200e:	af00      	add	r7, sp, #0
 8002010:	6078      	str	r0, [r7, #4]
     // C or C++: use uint32_t
     i = i - ((i >> 1) & 0x55555555);        // add pairs of bits
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	085b      	lsrs	r3, r3, #1
 8002016:	f003 3355 	and.w	r3, r3, #1431655765	@ 0x55555555
 800201a:	687a      	ldr	r2, [r7, #4]
 800201c:	1ad3      	subs	r3, r2, r3
 800201e:	607b      	str	r3, [r7, #4]
     i = (i & 0x33333333) + ((i >> 2) & 0x33333333);  // quads
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	f003 3233 	and.w	r2, r3, #858993459	@ 0x33333333
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	089b      	lsrs	r3, r3, #2
 800202a:	f003 3333 	and.w	r3, r3, #858993459	@ 0x33333333
 800202e:	4413      	add	r3, r2
 8002030:	607b      	str	r3, [r7, #4]
     i = (i + (i >> 4)) & 0x0F0F0F0F;        // groups of 8
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	091a      	lsrs	r2, r3, #4
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	4413      	add	r3, r2
 800203a:	f003 330f 	and.w	r3, r3, #252645135	@ 0xf0f0f0f
 800203e:	607b      	str	r3, [r7, #4]
     return (uint8_t)((i * 0x01010101) >> 24);          // horizontal sum of bytes
 8002040:	687a      	ldr	r2, [r7, #4]
 8002042:	4613      	mov	r3, r2
 8002044:	021b      	lsls	r3, r3, #8
 8002046:	4413      	add	r3, r2
 8002048:	041a      	lsls	r2, r3, #16
 800204a:	4413      	add	r3, r2
 800204c:	0e1b      	lsrs	r3, r3, #24
 800204e:	b2db      	uxtb	r3, r3
}
 8002050:	4618      	mov	r0, r3
 8002052:	370c      	adds	r7, #12
 8002054:	46bd      	mov	sp, r7
 8002056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800205a:	4770      	bx	lr

0800205c <LL_TIM_EnableCounter>:
{
 800205c:	b480      	push	{r7}
 800205e:	b083      	sub	sp, #12
 8002060:	af00      	add	r7, sp, #0
 8002062:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	f043 0201 	orr.w	r2, r3, #1
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	601a      	str	r2, [r3, #0]
}
 8002070:	bf00      	nop
 8002072:	370c      	adds	r7, #12
 8002074:	46bd      	mov	sp, r7
 8002076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800207a:	4770      	bx	lr

0800207c <LL_TIM_EnableAllOutputs>:
  * @rmtoll BDTR         MOE           LL_TIM_EnableAllOutputs
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableAllOutputs(TIM_TypeDef *TIMx)
{
 800207c:	b480      	push	{r7}
 800207e:	b083      	sub	sp, #12
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002088:	f443 4200 	orr.w	r2, r3, #32768	@ 0x8000
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	645a      	str	r2, [r3, #68]	@ 0x44
}
 8002090:	bf00      	nop
 8002092:	370c      	adds	r7, #12
 8002094:	46bd      	mov	sp, r7
 8002096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800209a:	4770      	bx	lr

0800209c <LL_TIM_DisableAllOutputs>:
  * @rmtoll BDTR         MOE           LL_TIM_DisableAllOutputs
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableAllOutputs(TIM_TypeDef *TIMx)
{
 800209c:	b480      	push	{r7}
 800209e:	b083      	sub	sp, #12
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020a8:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	645a      	str	r2, [r3, #68]	@ 0x44
}
 80020b0:	bf00      	nop
 80020b2:	370c      	adds	r7, #12
 80020b4:	46bd      	mov	sp, r7
 80020b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ba:	4770      	bx	lr

080020bc <SERVO_Initialization>:
 * @detail  ,  
 * @parm none
 * @retval none
 */
void SERVO_Initialization(void)
{
 80020bc:	b580      	push	{r7, lr}
 80020be:	b082      	sub	sp, #8
 80020c0:	af00      	add	r7, sp, #0
	SERVO* servo = &parm_servo;
 80020c2:	4b0a      	ldr	r3, [pc, #40]	@ (80020ec <SERVO_Initialization+0x30>)
 80020c4:	607b      	str	r3, [r7, #4]

	LL_TIM_EnableCounter(TIM1);
 80020c6:	480a      	ldr	r0, [pc, #40]	@ (80020f0 <SERVO_Initialization+0x34>)
 80020c8:	f7ff ffc8 	bl	800205c <LL_TIM_EnableCounter>
	LL_TIM_EnableCounter(TIM3);
 80020cc:	4809      	ldr	r0, [pc, #36]	@ (80020f4 <SERVO_Initialization+0x38>)
 80020ce:	f7ff ffc5 	bl	800205c <LL_TIM_EnableCounter>
	LL_TIM_EnableCounter(TIM4);
 80020d2:	4809      	ldr	r0, [pc, #36]	@ (80020f8 <SERVO_Initialization+0x3c>)
 80020d4:	f7ff ffc2 	bl	800205c <LL_TIM_EnableCounter>
	LL_TIM_EnableCounter(TIM5);
 80020d8:	4808      	ldr	r0, [pc, #32]	@ (80020fc <SERVO_Initialization+0x40>)
 80020da:	f7ff ffbf 	bl	800205c <LL_TIM_EnableCounter>

	SERVO_doDisarm();
 80020de:	f000 f86f 	bl	80021c0 <SERVO_doDisarm>

	return;
 80020e2:	bf00      	nop
}
 80020e4:	3708      	adds	r7, #8
 80020e6:	46bd      	mov	sp, r7
 80020e8:	bd80      	pop	{r7, pc}
 80020ea:	bf00      	nop
 80020ec:	200002e8 	.word	0x200002e8
 80020f0:	40010000 	.word	0x40010000
 80020f4:	40000400 	.word	0x40000400
 80020f8:	40000800 	.word	0x40000800
 80020fc:	40000c00 	.word	0x40000c00

08002100 <configurePWM>:
 * @parm uint16_t hz 50-490
 * @retval 0 : 
 * @retval 1 :   
 */
uint8_t configurePWM(uint16_t hz)
{
 8002100:	b480      	push	{r7}
 8002102:	b083      	sub	sp, #12
 8002104:	af00      	add	r7, sp, #0
 8002106:	4603      	mov	r3, r0
 8002108:	80fb      	strh	r3, [r7, #6]
	if(hz>490 || hz<50) return 1;
 800210a:	88fb      	ldrh	r3, [r7, #6]
 800210c:	f5b3 7ff5 	cmp.w	r3, #490	@ 0x1ea
 8002110:	d802      	bhi.n	8002118 <configurePWM+0x18>
 8002112:	88fb      	ldrh	r3, [r7, #6]
 8002114:	2b31      	cmp	r3, #49	@ 0x31
 8002116:	d801      	bhi.n	800211c <configurePWM+0x1c>
 8002118:	2301      	movs	r3, #1
 800211a:	e01c      	b.n	8002156 <configurePWM+0x56>

	TIM1->ARR = 20000;
 800211c:	4b11      	ldr	r3, [pc, #68]	@ (8002164 <configurePWM+0x64>)
 800211e:	f644 6220 	movw	r2, #20000	@ 0x4e20
 8002122:	62da      	str	r2, [r3, #44]	@ 0x2c
	TIM1->PSC = 84;
 8002124:	4b0f      	ldr	r3, [pc, #60]	@ (8002164 <configurePWM+0x64>)
 8002126:	2254      	movs	r2, #84	@ 0x54
 8002128:	629a      	str	r2, [r3, #40]	@ 0x28

	TIM3->ARR = 20000;
 800212a:	4b0f      	ldr	r3, [pc, #60]	@ (8002168 <configurePWM+0x68>)
 800212c:	f644 6220 	movw	r2, #20000	@ 0x4e20
 8002130:	62da      	str	r2, [r3, #44]	@ 0x2c
	TIM3->PSC = 84;
 8002132:	4b0d      	ldr	r3, [pc, #52]	@ (8002168 <configurePWM+0x68>)
 8002134:	2254      	movs	r2, #84	@ 0x54
 8002136:	629a      	str	r2, [r3, #40]	@ 0x28

	TIM4->ARR = 20000;
 8002138:	4b0c      	ldr	r3, [pc, #48]	@ (800216c <configurePWM+0x6c>)
 800213a:	f644 6220 	movw	r2, #20000	@ 0x4e20
 800213e:	62da      	str	r2, [r3, #44]	@ 0x2c
	TIM4->PSC = 84;
 8002140:	4b0a      	ldr	r3, [pc, #40]	@ (800216c <configurePWM+0x6c>)
 8002142:	2254      	movs	r2, #84	@ 0x54
 8002144:	629a      	str	r2, [r3, #40]	@ 0x28

	TIM5->ARR = 20000;
 8002146:	4b0a      	ldr	r3, [pc, #40]	@ (8002170 <configurePWM+0x70>)
 8002148:	f644 6220 	movw	r2, #20000	@ 0x4e20
 800214c:	62da      	str	r2, [r3, #44]	@ 0x2c
	TIM5->PSC = 84;
 800214e:	4b08      	ldr	r3, [pc, #32]	@ (8002170 <configurePWM+0x70>)
 8002150:	2254      	movs	r2, #84	@ 0x54
 8002152:	629a      	str	r2, [r3, #40]	@ 0x28

	return 0;
 8002154:	2300      	movs	r3, #0
}
 8002156:	4618      	mov	r0, r3
 8002158:	370c      	adds	r7, #12
 800215a:	46bd      	mov	sp, r7
 800215c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002160:	4770      	bx	lr
 8002162:	bf00      	nop
 8002164:	40010000 	.word	0x40010000
 8002168:	40000400 	.word	0x40000400
 800216c:	40000800 	.word	0x40000800
 8002170:	40000c00 	.word	0x40000c00

08002174 <SERVO_doArm>:


void SERVO_doArm(void)
{
 8002174:	b580      	push	{r7, lr}
 8002176:	b082      	sub	sp, #8
 8002178:	af00      	add	r7, sp, #0
	SERVO* servo = &parm_servo;
 800217a:	4b0c      	ldr	r3, [pc, #48]	@ (80021ac <SERVO_doArm+0x38>)
 800217c:	607b      	str	r3, [r7, #4]
	configurePWM(servo->RATE);
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8002184:	b29b      	uxth	r3, r3
 8002186:	4618      	mov	r0, r3
 8002188:	f7ff ffba 	bl	8002100 <configurePWM>

	LL_TIM_EnableAllOutputs(TIM1);
 800218c:	4808      	ldr	r0, [pc, #32]	@ (80021b0 <SERVO_doArm+0x3c>)
 800218e:	f7ff ff75 	bl	800207c <LL_TIM_EnableAllOutputs>
	LL_TIM_EnableAllOutputs(TIM3);
 8002192:	4808      	ldr	r0, [pc, #32]	@ (80021b4 <SERVO_doArm+0x40>)
 8002194:	f7ff ff72 	bl	800207c <LL_TIM_EnableAllOutputs>
	LL_TIM_EnableAllOutputs(TIM4);
 8002198:	4807      	ldr	r0, [pc, #28]	@ (80021b8 <SERVO_doArm+0x44>)
 800219a:	f7ff ff6f 	bl	800207c <LL_TIM_EnableAllOutputs>
	LL_TIM_EnableAllOutputs(TIM5);
 800219e:	4807      	ldr	r0, [pc, #28]	@ (80021bc <SERVO_doArm+0x48>)
 80021a0:	f7ff ff6c 	bl	800207c <LL_TIM_EnableAllOutputs>
	{
		if(!(servo->GPIO_MASK&0x1<<i)) continue;
		// LL_TIM_CC_EnableChannel(TIMx, Channels)
	}
	*/
	return;
 80021a4:	bf00      	nop
}
 80021a6:	3708      	adds	r7, #8
 80021a8:	46bd      	mov	sp, r7
 80021aa:	bd80      	pop	{r7, pc}
 80021ac:	200002e8 	.word	0x200002e8
 80021b0:	40010000 	.word	0x40010000
 80021b4:	40000400 	.word	0x40000400
 80021b8:	40000800 	.word	0x40000800
 80021bc:	40000c00 	.word	0x40000c00

080021c0 <SERVO_doDisarm>:


void SERVO_doDisarm(void)
{
 80021c0:	b580      	push	{r7, lr}
 80021c2:	af00      	add	r7, sp, #0
	LL_TIM_DisableAllOutputs(TIM1);
 80021c4:	4806      	ldr	r0, [pc, #24]	@ (80021e0 <SERVO_doDisarm+0x20>)
 80021c6:	f7ff ff69 	bl	800209c <LL_TIM_DisableAllOutputs>
	LL_TIM_DisableAllOutputs(TIM3);
 80021ca:	4806      	ldr	r0, [pc, #24]	@ (80021e4 <SERVO_doDisarm+0x24>)
 80021cc:	f7ff ff66 	bl	800209c <LL_TIM_DisableAllOutputs>
	LL_TIM_DisableAllOutputs(TIM4);
 80021d0:	4805      	ldr	r0, [pc, #20]	@ (80021e8 <SERVO_doDisarm+0x28>)
 80021d2:	f7ff ff63 	bl	800209c <LL_TIM_DisableAllOutputs>
	LL_TIM_DisableAllOutputs(TIM5);
 80021d6:	4805      	ldr	r0, [pc, #20]	@ (80021ec <SERVO_doDisarm+0x2c>)
 80021d8:	f7ff ff60 	bl	800209c <LL_TIM_DisableAllOutputs>

	return;
 80021dc:	bf00      	nop
}
 80021de:	bd80      	pop	{r7, pc}
 80021e0:	40010000 	.word	0x40010000
 80021e4:	40000400 	.word	0x40000400
 80021e8:	40000800 	.word	0x40000800
 80021ec:	40000c00 	.word	0x40000c00

080021f0 <SERVO_control>:
 * @detail    
 * @parm none
 * @retval none
 */
void SERVO_control(void)
{
 80021f0:	b580      	push	{r7, lr}
 80021f2:	af00      	add	r7, sp, #0
	calculateServoOutput();
 80021f4:	f000 f804 	bl	8002200 <calculateServoOutput>

	controlPWM();
 80021f8:	f000 f83c 	bl	8002274 <controlPWM>
	return;
 80021fc:	bf00      	nop
}
 80021fe:	bd80      	pop	{r7, pc}

08002200 <calculateServoOutput>:
 * @detail
 * @parm none
 * @retval none
 */
void calculateServoOutput(void)
{
 8002200:	b480      	push	{r7}
 8002202:	b083      	sub	sp, #12
 8002204:	af00      	add	r7, sp, #0
	SERVO* servo = &parm_servo;
 8002206:	4b17      	ldr	r3, [pc, #92]	@ (8002264 <calculateServoOutput+0x64>)
 8002208:	603b      	str	r3, [r7, #0]

	servo_output_raw.time_usec = system_time.time_boot_ms;
 800220a:	4b17      	ldr	r3, [pc, #92]	@ (8002268 <calculateServoOutput+0x68>)
 800220c:	689b      	ldr	r3, [r3, #8]
 800220e:	4a17      	ldr	r2, [pc, #92]	@ (800226c <calculateServoOutput+0x6c>)
 8002210:	6013      	str	r3, [r2, #0]

	for(uint8_t i=0; i<NUM_SERVO_CHANNELS; i++)
 8002212:	2300      	movs	r3, #0
 8002214:	71fb      	strb	r3, [r7, #7]
 8002216:	e01b      	b.n	8002250 <calculateServoOutput+0x50>
	{
		if(!(servo->GPIO_MASK&0x1<<i)) continue;
 8002218:	683b      	ldr	r3, [r7, #0]
 800221a:	685b      	ldr	r3, [r3, #4]
 800221c:	79fa      	ldrb	r2, [r7, #7]
 800221e:	2101      	movs	r1, #1
 8002220:	fa01 f202 	lsl.w	r2, r1, r2
 8002224:	4013      	ands	r3, r2
 8002226:	2b00      	cmp	r3, #0
 8002228:	d00e      	beq.n	8002248 <calculateServoOutput+0x48>

		servo_output_raw.servo_raw[i] = RC_channels.value[i];
 800222a:	79fb      	ldrb	r3, [r7, #7]
 800222c:	79fa      	ldrb	r2, [r7, #7]
 800222e:	4910      	ldr	r1, [pc, #64]	@ (8002270 <calculateServoOutput+0x70>)
 8002230:	005b      	lsls	r3, r3, #1
 8002232:	440b      	add	r3, r1
 8002234:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 8002238:	b298      	uxth	r0, r3
 800223a:	490c      	ldr	r1, [pc, #48]	@ (800226c <calculateServoOutput+0x6c>)
 800223c:	0053      	lsls	r3, r2, #1
 800223e:	440b      	add	r3, r1
 8002240:	4602      	mov	r2, r0
 8002242:	f8a3 2005 	strh.w	r2, [r3, #5]
 8002246:	e000      	b.n	800224a <calculateServoOutput+0x4a>
		if(!(servo->GPIO_MASK&0x1<<i)) continue;
 8002248:	bf00      	nop
	for(uint8_t i=0; i<NUM_SERVO_CHANNELS; i++)
 800224a:	79fb      	ldrb	r3, [r7, #7]
 800224c:	3301      	adds	r3, #1
 800224e:	71fb      	strb	r3, [r7, #7]
 8002250:	79fb      	ldrb	r3, [r7, #7]
 8002252:	2b0b      	cmp	r3, #11
 8002254:	d9e0      	bls.n	8002218 <calculateServoOutput+0x18>
	}

	return;
 8002256:	bf00      	nop
}
 8002258:	370c      	adds	r7, #12
 800225a:	46bd      	mov	sp, r7
 800225c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002260:	4770      	bx	lr
 8002262:	bf00      	nop
 8002264:	200002e8 	.word	0x200002e8
 8002268:	200003ec 	.word	0x200003ec
 800226c:	20000418 	.word	0x20000418
 8002270:	20000440 	.word	0x20000440

08002274 <controlPWM>:
 * @detail
 * @parm none
 * @retval none
 */
void controlPWM(void)
{
 8002274:	b480      	push	{r7}
 8002276:	b083      	sub	sp, #12
 8002278:	af00      	add	r7, sp, #0
	SERVO* servo = &parm_servo;
 800227a:	4b0d      	ldr	r3, [pc, #52]	@ (80022b0 <controlPWM+0x3c>)
 800227c:	607b      	str	r3, [r7, #4]

	TIM4->CCR2 = servo_output_raw.servo_raw[0];
 800227e:	4b0d      	ldr	r3, [pc, #52]	@ (80022b4 <controlPWM+0x40>)
 8002280:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 8002284:	b29a      	uxth	r2, r3
 8002286:	4b0c      	ldr	r3, [pc, #48]	@ (80022b8 <controlPWM+0x44>)
 8002288:	639a      	str	r2, [r3, #56]	@ 0x38
	TIM3->CCR1 = servo_output_raw.servo_raw[1];
 800228a:	4b0a      	ldr	r3, [pc, #40]	@ (80022b4 <controlPWM+0x40>)
 800228c:	f8b3 3007 	ldrh.w	r3, [r3, #7]
 8002290:	b29a      	uxth	r2, r3
 8002292:	4b0a      	ldr	r3, [pc, #40]	@ (80022bc <controlPWM+0x48>)
 8002294:	635a      	str	r2, [r3, #52]	@ 0x34
	TIM3->CCR2 = servo_output_raw.servo_raw[2];
 8002296:	4b07      	ldr	r3, [pc, #28]	@ (80022b4 <controlPWM+0x40>)
 8002298:	f8b3 3009 	ldrh.w	r3, [r3, #9]
 800229c:	b29a      	uxth	r2, r3
 800229e:	4b07      	ldr	r3, [pc, #28]	@ (80022bc <controlPWM+0x48>)
 80022a0:	639a      	str	r2, [r3, #56]	@ 0x38
	{
		if(!(servo->GPIO_MASK&0x1<<i)) continue;
		// CCR_MAP[i] = servo_output_raw.servo_raw[i];
	}
	*/
	return;
 80022a2:	bf00      	nop
}
 80022a4:	370c      	adds	r7, #12
 80022a6:	46bd      	mov	sp, r7
 80022a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ac:	4770      	bx	lr
 80022ae:	bf00      	nop
 80022b0:	200002e8 	.word	0x200002e8
 80022b4:	20000418 	.word	0x20000418
 80022b8:	40000800 	.word	0x40000800
 80022bc:	40000400 	.word	0x40000400

080022c0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80022c0:	b480      	push	{r7}
 80022c2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80022c4:	4b04      	ldr	r3, [pc, #16]	@ (80022d8 <__NVIC_GetPriorityGrouping+0x18>)
 80022c6:	68db      	ldr	r3, [r3, #12]
 80022c8:	0a1b      	lsrs	r3, r3, #8
 80022ca:	f003 0307 	and.w	r3, r3, #7
}
 80022ce:	4618      	mov	r0, r3
 80022d0:	46bd      	mov	sp, r7
 80022d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d6:	4770      	bx	lr
 80022d8:	e000ed00 	.word	0xe000ed00

080022dc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80022dc:	b480      	push	{r7}
 80022de:	b083      	sub	sp, #12
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	4603      	mov	r3, r0
 80022e4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80022e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	db0b      	blt.n	8002306 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80022ee:	79fb      	ldrb	r3, [r7, #7]
 80022f0:	f003 021f 	and.w	r2, r3, #31
 80022f4:	4907      	ldr	r1, [pc, #28]	@ (8002314 <__NVIC_EnableIRQ+0x38>)
 80022f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022fa:	095b      	lsrs	r3, r3, #5
 80022fc:	2001      	movs	r0, #1
 80022fe:	fa00 f202 	lsl.w	r2, r0, r2
 8002302:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002306:	bf00      	nop
 8002308:	370c      	adds	r7, #12
 800230a:	46bd      	mov	sp, r7
 800230c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002310:	4770      	bx	lr
 8002312:	bf00      	nop
 8002314:	e000e100 	.word	0xe000e100

08002318 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002318:	b480      	push	{r7}
 800231a:	b083      	sub	sp, #12
 800231c:	af00      	add	r7, sp, #0
 800231e:	4603      	mov	r3, r0
 8002320:	6039      	str	r1, [r7, #0]
 8002322:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002324:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002328:	2b00      	cmp	r3, #0
 800232a:	db0a      	blt.n	8002342 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800232c:	683b      	ldr	r3, [r7, #0]
 800232e:	b2da      	uxtb	r2, r3
 8002330:	490c      	ldr	r1, [pc, #48]	@ (8002364 <__NVIC_SetPriority+0x4c>)
 8002332:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002336:	0112      	lsls	r2, r2, #4
 8002338:	b2d2      	uxtb	r2, r2
 800233a:	440b      	add	r3, r1
 800233c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002340:	e00a      	b.n	8002358 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002342:	683b      	ldr	r3, [r7, #0]
 8002344:	b2da      	uxtb	r2, r3
 8002346:	4908      	ldr	r1, [pc, #32]	@ (8002368 <__NVIC_SetPriority+0x50>)
 8002348:	79fb      	ldrb	r3, [r7, #7]
 800234a:	f003 030f 	and.w	r3, r3, #15
 800234e:	3b04      	subs	r3, #4
 8002350:	0112      	lsls	r2, r2, #4
 8002352:	b2d2      	uxtb	r2, r2
 8002354:	440b      	add	r3, r1
 8002356:	761a      	strb	r2, [r3, #24]
}
 8002358:	bf00      	nop
 800235a:	370c      	adds	r7, #12
 800235c:	46bd      	mov	sp, r7
 800235e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002362:	4770      	bx	lr
 8002364:	e000e100 	.word	0xe000e100
 8002368:	e000ed00 	.word	0xe000ed00

0800236c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800236c:	b480      	push	{r7}
 800236e:	b089      	sub	sp, #36	@ 0x24
 8002370:	af00      	add	r7, sp, #0
 8002372:	60f8      	str	r0, [r7, #12]
 8002374:	60b9      	str	r1, [r7, #8]
 8002376:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	f003 0307 	and.w	r3, r3, #7
 800237e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002380:	69fb      	ldr	r3, [r7, #28]
 8002382:	f1c3 0307 	rsb	r3, r3, #7
 8002386:	2b04      	cmp	r3, #4
 8002388:	bf28      	it	cs
 800238a:	2304      	movcs	r3, #4
 800238c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800238e:	69fb      	ldr	r3, [r7, #28]
 8002390:	3304      	adds	r3, #4
 8002392:	2b06      	cmp	r3, #6
 8002394:	d902      	bls.n	800239c <NVIC_EncodePriority+0x30>
 8002396:	69fb      	ldr	r3, [r7, #28]
 8002398:	3b03      	subs	r3, #3
 800239a:	e000      	b.n	800239e <NVIC_EncodePriority+0x32>
 800239c:	2300      	movs	r3, #0
 800239e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023a0:	f04f 32ff 	mov.w	r2, #4294967295
 80023a4:	69bb      	ldr	r3, [r7, #24]
 80023a6:	fa02 f303 	lsl.w	r3, r2, r3
 80023aa:	43da      	mvns	r2, r3
 80023ac:	68bb      	ldr	r3, [r7, #8]
 80023ae:	401a      	ands	r2, r3
 80023b0:	697b      	ldr	r3, [r7, #20]
 80023b2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80023b4:	f04f 31ff 	mov.w	r1, #4294967295
 80023b8:	697b      	ldr	r3, [r7, #20]
 80023ba:	fa01 f303 	lsl.w	r3, r1, r3
 80023be:	43d9      	mvns	r1, r3
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023c4:	4313      	orrs	r3, r2
         );
}
 80023c6:	4618      	mov	r0, r3
 80023c8:	3724      	adds	r7, #36	@ 0x24
 80023ca:	46bd      	mov	sp, r7
 80023cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d0:	4770      	bx	lr

080023d2 <LL_ADC_REG_SetSequencerRanks>:
  *         (1) On STM32F4, parameter available only on ADC instance: ADC1.\n
  *         (2) On devices STM32F42x and STM32F43x, limitation: this internal channel is shared between temperature sensor and Vbat, only 1 measurement path must be enabled.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80023d2:	b480      	push	{r7}
 80023d4:	b089      	sub	sp, #36	@ 0x24
 80023d6:	af00      	add	r7, sp, #0
 80023d8:	60f8      	str	r0, [r7, #12]
 80023da:	60b9      	str	r1, [r7, #8]
 80023dc:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, __ADC_MASK_SHIFT(Rank, ADC_REG_SQRX_REGOFFSET_MASK));
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	332c      	adds	r3, #44	@ 0x2c
 80023e2:	4619      	mov	r1, r3
 80023e4:	68bb      	ldr	r3, [r7, #8]
 80023e6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80023ea:	f44f 7240 	mov.w	r2, #768	@ 0x300
 80023ee:	617a      	str	r2, [r7, #20]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023f0:	697a      	ldr	r2, [r7, #20]
 80023f2:	fa92 f2a2 	rbit	r2, r2
 80023f6:	613a      	str	r2, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80023f8:	693a      	ldr	r2, [r7, #16]
 80023fa:	61ba      	str	r2, [r7, #24]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80023fc:	69ba      	ldr	r2, [r7, #24]
 80023fe:	2a00      	cmp	r2, #0
 8002400:	d101      	bne.n	8002406 <LL_ADC_REG_SetSequencerRanks+0x34>
  {
    return 32U;
 8002402:	2220      	movs	r2, #32
 8002404:	e003      	b.n	800240e <LL_ADC_REG_SetSequencerRanks+0x3c>
  }
  return __builtin_clz(value);
 8002406:	69ba      	ldr	r2, [r7, #24]
 8002408:	fab2 f282 	clz	r2, r2
 800240c:	b2d2      	uxtb	r2, r2
 800240e:	40d3      	lsrs	r3, r2
 8002410:	009b      	lsls	r3, r3, #2
 8002412:	440b      	add	r3, r1
 8002414:	61fb      	str	r3, [r7, #28]

  MODIFY_REG(*preg,
 8002416:	69fb      	ldr	r3, [r7, #28]
 8002418:	681a      	ldr	r2, [r3, #0]
 800241a:	68bb      	ldr	r3, [r7, #8]
 800241c:	f003 031f 	and.w	r3, r3, #31
 8002420:	211f      	movs	r1, #31
 8002422:	fa01 f303 	lsl.w	r3, r1, r3
 8002426:	43db      	mvns	r3, r3
 8002428:	401a      	ands	r2, r3
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	f003 011f 	and.w	r1, r3, #31
 8002430:	68bb      	ldr	r3, [r7, #8]
 8002432:	f003 031f 	and.w	r3, r3, #31
 8002436:	fa01 f303 	lsl.w	r3, r1, r3
 800243a:	431a      	orrs	r2, r3
 800243c:	69fb      	ldr	r3, [r7, #28]
 800243e:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             (Channel & ADC_CHANNEL_ID_NUMBER_MASK) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002440:	bf00      	nop
 8002442:	3724      	adds	r7, #36	@ 0x24
 8002444:	46bd      	mov	sp, r7
 8002446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800244a:	4770      	bx	lr

0800244c <LL_ADC_REG_SetFlagEndOfConversion>:
  *         @arg @ref LL_ADC_REG_FLAG_EOC_SEQUENCE_CONV
  *         @arg @ref LL_ADC_REG_FLAG_EOC_UNITARY_CONV
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetFlagEndOfConversion(ADC_TypeDef *ADCx, uint32_t EocSelection)
{
 800244c:	b480      	push	{r7}
 800244e:	b083      	sub	sp, #12
 8002450:	af00      	add	r7, sp, #0
 8002452:	6078      	str	r0, [r7, #4]
 8002454:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR2, ADC_CR2_EOCS, EocSelection);
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	689b      	ldr	r3, [r3, #8]
 800245a:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800245e:	683b      	ldr	r3, [r7, #0]
 8002460:	431a      	orrs	r2, r3
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	609a      	str	r2, [r3, #8]
}
 8002466:	bf00      	nop
 8002468:	370c      	adds	r7, #12
 800246a:	46bd      	mov	sp, r7
 800246c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002470:	4770      	bx	lr

08002472 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_144CYCLES
  *         @arg @ref LL_ADC_SAMPLINGTIME_480CYCLES
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002472:	b480      	push	{r7}
 8002474:	b08f      	sub	sp, #60	@ 0x3c
 8002476:	af00      	add	r7, sp, #0
 8002478:	60f8      	str	r0, [r7, #12]
 800247a:	60b9      	str	r1, [r7, #8]
 800247c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPRX_REGOFFSET_MASK));
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	330c      	adds	r3, #12
 8002482:	4619      	mov	r1, r3
 8002484:	68bb      	ldr	r3, [r7, #8]
 8002486:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800248a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800248e:	617a      	str	r2, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002490:	697a      	ldr	r2, [r7, #20]
 8002492:	fa92 f2a2 	rbit	r2, r2
 8002496:	613a      	str	r2, [r7, #16]
  return result;
 8002498:	693a      	ldr	r2, [r7, #16]
 800249a:	61ba      	str	r2, [r7, #24]
  if (value == 0U)
 800249c:	69ba      	ldr	r2, [r7, #24]
 800249e:	2a00      	cmp	r2, #0
 80024a0:	d101      	bne.n	80024a6 <LL_ADC_SetChannelSamplingTime+0x34>
    return 32U;
 80024a2:	2220      	movs	r2, #32
 80024a4:	e003      	b.n	80024ae <LL_ADC_SetChannelSamplingTime+0x3c>
  return __builtin_clz(value);
 80024a6:	69ba      	ldr	r2, [r7, #24]
 80024a8:	fab2 f282 	clz	r2, r2
 80024ac:	b2d2      	uxtb	r2, r2
 80024ae:	40d3      	lsrs	r3, r2
 80024b0:	009b      	lsls	r3, r3, #2
 80024b2:	440b      	add	r3, r1
 80024b4:	637b      	str	r3, [r7, #52]	@ 0x34

  MODIFY_REG(*preg,
 80024b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80024b8:	681a      	ldr	r2, [r3, #0]
 80024ba:	68bb      	ldr	r3, [r7, #8]
 80024bc:	f003 73f8 	and.w	r3, r3, #32505856	@ 0x1f00000
 80024c0:	f04f 71f8 	mov.w	r1, #32505856	@ 0x1f00000
 80024c4:	6239      	str	r1, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024c6:	6a39      	ldr	r1, [r7, #32]
 80024c8:	fa91 f1a1 	rbit	r1, r1
 80024cc:	61f9      	str	r1, [r7, #28]
  return result;
 80024ce:	69f9      	ldr	r1, [r7, #28]
 80024d0:	6279      	str	r1, [r7, #36]	@ 0x24
  if (value == 0U)
 80024d2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80024d4:	2900      	cmp	r1, #0
 80024d6:	d101      	bne.n	80024dc <LL_ADC_SetChannelSamplingTime+0x6a>
    return 32U;
 80024d8:	2120      	movs	r1, #32
 80024da:	e003      	b.n	80024e4 <LL_ADC_SetChannelSamplingTime+0x72>
  return __builtin_clz(value);
 80024dc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80024de:	fab1 f181 	clz	r1, r1
 80024e2:	b2c9      	uxtb	r1, r1
 80024e4:	40cb      	lsrs	r3, r1
 80024e6:	2107      	movs	r1, #7
 80024e8:	fa01 f303 	lsl.w	r3, r1, r3
 80024ec:	43db      	mvns	r3, r3
 80024ee:	401a      	ands	r2, r3
 80024f0:	68bb      	ldr	r3, [r7, #8]
 80024f2:	f003 73f8 	and.w	r3, r3, #32505856	@ 0x1f00000
 80024f6:	f04f 71f8 	mov.w	r1, #32505856	@ 0x1f00000
 80024fa:	62f9      	str	r1, [r7, #44]	@ 0x2c
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024fc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80024fe:	fa91 f1a1 	rbit	r1, r1
 8002502:	62b9      	str	r1, [r7, #40]	@ 0x28
  return result;
 8002504:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002506:	6339      	str	r1, [r7, #48]	@ 0x30
  if (value == 0U)
 8002508:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800250a:	2900      	cmp	r1, #0
 800250c:	d101      	bne.n	8002512 <LL_ADC_SetChannelSamplingTime+0xa0>
    return 32U;
 800250e:	2120      	movs	r1, #32
 8002510:	e003      	b.n	800251a <LL_ADC_SetChannelSamplingTime+0xa8>
  return __builtin_clz(value);
 8002512:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8002514:	fab1 f181 	clz	r1, r1
 8002518:	b2c9      	uxtb	r1, r1
 800251a:	40cb      	lsrs	r3, r1
 800251c:	6879      	ldr	r1, [r7, #4]
 800251e:	fa01 f303 	lsl.w	r3, r1, r3
 8002522:	431a      	orrs	r2, r3
 8002524:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002526:	601a      	str	r2, [r3, #0]
             ADC_SMPR2_SMP0 << __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPx_BITOFFSET_MASK),
             SamplingTime   << __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPx_BITOFFSET_MASK));
}
 8002528:	bf00      	nop
 800252a:	373c      	adds	r7, #60	@ 0x3c
 800252c:	46bd      	mov	sp, r7
 800252e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002532:	4770      	bx	lr

08002534 <LL_SPI_SetStandard>:
{
 8002534:	b480      	push	{r7}
 8002536:	b083      	sub	sp, #12
 8002538:	af00      	add	r7, sp, #0
 800253a:	6078      	str	r0, [r7, #4]
 800253c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	685b      	ldr	r3, [r3, #4]
 8002542:	f023 0210 	bic.w	r2, r3, #16
 8002546:	683b      	ldr	r3, [r7, #0]
 8002548:	431a      	orrs	r2, r3
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	605a      	str	r2, [r3, #4]
}
 800254e:	bf00      	nop
 8002550:	370c      	adds	r7, #12
 8002552:	46bd      	mov	sp, r7
 8002554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002558:	4770      	bx	lr

0800255a <LL_TIM_EnableCounter>:
{
 800255a:	b480      	push	{r7}
 800255c:	b083      	sub	sp, #12
 800255e:	af00      	add	r7, sp, #0
 8002560:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	f043 0201 	orr.w	r2, r3, #1
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	601a      	str	r2, [r3, #0]
}
 800256e:	bf00      	nop
 8002570:	370c      	adds	r7, #12
 8002572:	46bd      	mov	sp, r7
 8002574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002578:	4770      	bx	lr

0800257a <LL_TIM_DisableARRPreload>:
{
 800257a:	b480      	push	{r7}
 800257c:	b083      	sub	sp, #12
 800257e:	af00      	add	r7, sp, #0
 8002580:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	601a      	str	r2, [r3, #0]
}
 800258e:	bf00      	nop
 8002590:	370c      	adds	r7, #12
 8002592:	46bd      	mov	sp, r7
 8002594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002598:	4770      	bx	lr
	...

0800259c <LL_TIM_OC_DisableFast>:
{
 800259c:	b480      	push	{r7}
 800259e:	b085      	sub	sp, #20
 80025a0:	af00      	add	r7, sp, #0
 80025a2:	6078      	str	r0, [r7, #4]
 80025a4:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 80025a6:	683b      	ldr	r3, [r7, #0]
 80025a8:	2b01      	cmp	r3, #1
 80025aa:	d01c      	beq.n	80025e6 <LL_TIM_OC_DisableFast+0x4a>
 80025ac:	683b      	ldr	r3, [r7, #0]
 80025ae:	2b04      	cmp	r3, #4
 80025b0:	d017      	beq.n	80025e2 <LL_TIM_OC_DisableFast+0x46>
 80025b2:	683b      	ldr	r3, [r7, #0]
 80025b4:	2b10      	cmp	r3, #16
 80025b6:	d012      	beq.n	80025de <LL_TIM_OC_DisableFast+0x42>
 80025b8:	683b      	ldr	r3, [r7, #0]
 80025ba:	2b40      	cmp	r3, #64	@ 0x40
 80025bc:	d00d      	beq.n	80025da <LL_TIM_OC_DisableFast+0x3e>
 80025be:	683b      	ldr	r3, [r7, #0]
 80025c0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80025c4:	d007      	beq.n	80025d6 <LL_TIM_OC_DisableFast+0x3a>
 80025c6:	683b      	ldr	r3, [r7, #0]
 80025c8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80025cc:	d101      	bne.n	80025d2 <LL_TIM_OC_DisableFast+0x36>
 80025ce:	2305      	movs	r3, #5
 80025d0:	e00a      	b.n	80025e8 <LL_TIM_OC_DisableFast+0x4c>
 80025d2:	2306      	movs	r3, #6
 80025d4:	e008      	b.n	80025e8 <LL_TIM_OC_DisableFast+0x4c>
 80025d6:	2304      	movs	r3, #4
 80025d8:	e006      	b.n	80025e8 <LL_TIM_OC_DisableFast+0x4c>
 80025da:	2303      	movs	r3, #3
 80025dc:	e004      	b.n	80025e8 <LL_TIM_OC_DisableFast+0x4c>
 80025de:	2302      	movs	r3, #2
 80025e0:	e002      	b.n	80025e8 <LL_TIM_OC_DisableFast+0x4c>
 80025e2:	2301      	movs	r3, #1
 80025e4:	e000      	b.n	80025e8 <LL_TIM_OC_DisableFast+0x4c>
 80025e6:	2300      	movs	r3, #0
 80025e8:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	3318      	adds	r3, #24
 80025ee:	4619      	mov	r1, r3
 80025f0:	7bfb      	ldrb	r3, [r7, #15]
 80025f2:	4a0b      	ldr	r2, [pc, #44]	@ (8002620 <LL_TIM_OC_DisableFast+0x84>)
 80025f4:	5cd3      	ldrb	r3, [r2, r3]
 80025f6:	440b      	add	r3, r1
 80025f8:	60bb      	str	r3, [r7, #8]
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 80025fa:	68bb      	ldr	r3, [r7, #8]
 80025fc:	681a      	ldr	r2, [r3, #0]
 80025fe:	7bfb      	ldrb	r3, [r7, #15]
 8002600:	4908      	ldr	r1, [pc, #32]	@ (8002624 <LL_TIM_OC_DisableFast+0x88>)
 8002602:	5ccb      	ldrb	r3, [r1, r3]
 8002604:	4619      	mov	r1, r3
 8002606:	2304      	movs	r3, #4
 8002608:	408b      	lsls	r3, r1
 800260a:	43db      	mvns	r3, r3
 800260c:	401a      	ands	r2, r3
 800260e:	68bb      	ldr	r3, [r7, #8]
 8002610:	601a      	str	r2, [r3, #0]
}
 8002612:	bf00      	nop
 8002614:	3714      	adds	r7, #20
 8002616:	46bd      	mov	sp, r7
 8002618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800261c:	4770      	bx	lr
 800261e:	bf00      	nop
 8002620:	0800dd40 	.word	0x0800dd40
 8002624:	0800dd48 	.word	0x0800dd48

08002628 <LL_TIM_OC_EnablePreload>:
{
 8002628:	b480      	push	{r7}
 800262a:	b085      	sub	sp, #20
 800262c:	af00      	add	r7, sp, #0
 800262e:	6078      	str	r0, [r7, #4]
 8002630:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8002632:	683b      	ldr	r3, [r7, #0]
 8002634:	2b01      	cmp	r3, #1
 8002636:	d01c      	beq.n	8002672 <LL_TIM_OC_EnablePreload+0x4a>
 8002638:	683b      	ldr	r3, [r7, #0]
 800263a:	2b04      	cmp	r3, #4
 800263c:	d017      	beq.n	800266e <LL_TIM_OC_EnablePreload+0x46>
 800263e:	683b      	ldr	r3, [r7, #0]
 8002640:	2b10      	cmp	r3, #16
 8002642:	d012      	beq.n	800266a <LL_TIM_OC_EnablePreload+0x42>
 8002644:	683b      	ldr	r3, [r7, #0]
 8002646:	2b40      	cmp	r3, #64	@ 0x40
 8002648:	d00d      	beq.n	8002666 <LL_TIM_OC_EnablePreload+0x3e>
 800264a:	683b      	ldr	r3, [r7, #0]
 800264c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002650:	d007      	beq.n	8002662 <LL_TIM_OC_EnablePreload+0x3a>
 8002652:	683b      	ldr	r3, [r7, #0]
 8002654:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002658:	d101      	bne.n	800265e <LL_TIM_OC_EnablePreload+0x36>
 800265a:	2305      	movs	r3, #5
 800265c:	e00a      	b.n	8002674 <LL_TIM_OC_EnablePreload+0x4c>
 800265e:	2306      	movs	r3, #6
 8002660:	e008      	b.n	8002674 <LL_TIM_OC_EnablePreload+0x4c>
 8002662:	2304      	movs	r3, #4
 8002664:	e006      	b.n	8002674 <LL_TIM_OC_EnablePreload+0x4c>
 8002666:	2303      	movs	r3, #3
 8002668:	e004      	b.n	8002674 <LL_TIM_OC_EnablePreload+0x4c>
 800266a:	2302      	movs	r3, #2
 800266c:	e002      	b.n	8002674 <LL_TIM_OC_EnablePreload+0x4c>
 800266e:	2301      	movs	r3, #1
 8002670:	e000      	b.n	8002674 <LL_TIM_OC_EnablePreload+0x4c>
 8002672:	2300      	movs	r3, #0
 8002674:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	3318      	adds	r3, #24
 800267a:	4619      	mov	r1, r3
 800267c:	7bfb      	ldrb	r3, [r7, #15]
 800267e:	4a0a      	ldr	r2, [pc, #40]	@ (80026a8 <LL_TIM_OC_EnablePreload+0x80>)
 8002680:	5cd3      	ldrb	r3, [r2, r3]
 8002682:	440b      	add	r3, r1
 8002684:	60bb      	str	r3, [r7, #8]
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8002686:	68bb      	ldr	r3, [r7, #8]
 8002688:	681a      	ldr	r2, [r3, #0]
 800268a:	7bfb      	ldrb	r3, [r7, #15]
 800268c:	4907      	ldr	r1, [pc, #28]	@ (80026ac <LL_TIM_OC_EnablePreload+0x84>)
 800268e:	5ccb      	ldrb	r3, [r1, r3]
 8002690:	4619      	mov	r1, r3
 8002692:	2308      	movs	r3, #8
 8002694:	408b      	lsls	r3, r1
 8002696:	431a      	orrs	r2, r3
 8002698:	68bb      	ldr	r3, [r7, #8]
 800269a:	601a      	str	r2, [r3, #0]
}
 800269c:	bf00      	nop
 800269e:	3714      	adds	r7, #20
 80026a0:	46bd      	mov	sp, r7
 80026a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a6:	4770      	bx	lr
 80026a8:	0800dd40 	.word	0x0800dd40
 80026ac:	0800dd48 	.word	0x0800dd48

080026b0 <LL_TIM_SetClockSource>:
{
 80026b0:	b480      	push	{r7}
 80026b2:	b083      	sub	sp, #12
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	6078      	str	r0, [r7, #4]
 80026b8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	689b      	ldr	r3, [r3, #8]
 80026be:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80026c2:	f023 0307 	bic.w	r3, r3, #7
 80026c6:	683a      	ldr	r2, [r7, #0]
 80026c8:	431a      	orrs	r2, r3
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	609a      	str	r2, [r3, #8]
}
 80026ce:	bf00      	nop
 80026d0:	370c      	adds	r7, #12
 80026d2:	46bd      	mov	sp, r7
 80026d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d8:	4770      	bx	lr

080026da <LL_TIM_SetTriggerOutput>:
{
 80026da:	b480      	push	{r7}
 80026dc:	b083      	sub	sp, #12
 80026de:	af00      	add	r7, sp, #0
 80026e0:	6078      	str	r0, [r7, #4]
 80026e2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	685b      	ldr	r3, [r3, #4]
 80026e8:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80026ec:	683b      	ldr	r3, [r7, #0]
 80026ee:	431a      	orrs	r2, r3
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	605a      	str	r2, [r3, #4]
}
 80026f4:	bf00      	nop
 80026f6:	370c      	adds	r7, #12
 80026f8:	46bd      	mov	sp, r7
 80026fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026fe:	4770      	bx	lr

08002700 <LL_TIM_DisableMasterSlaveMode>:
{
 8002700:	b480      	push	{r7}
 8002702:	b083      	sub	sp, #12
 8002704:	af00      	add	r7, sp, #0
 8002706:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	689b      	ldr	r3, [r3, #8]
 800270c:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	609a      	str	r2, [r3, #8]
}
 8002714:	bf00      	nop
 8002716:	370c      	adds	r7, #12
 8002718:	46bd      	mov	sp, r7
 800271a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800271e:	4770      	bx	lr

08002720 <LL_TIM_EnableIT_UPDATE>:
  * @rmtoll DIER         UIE           LL_TIM_EnableIT_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableIT_UPDATE(TIM_TypeDef *TIMx)
{
 8002720:	b480      	push	{r7}
 8002722:	b083      	sub	sp, #12
 8002724:	af00      	add	r7, sp, #0
 8002726:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	68db      	ldr	r3, [r3, #12]
 800272c:	f043 0201 	orr.w	r2, r3, #1
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	60da      	str	r2, [r3, #12]
}
 8002734:	bf00      	nop
 8002736:	370c      	adds	r7, #12
 8002738:	46bd      	mov	sp, r7
 800273a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800273e:	4770      	bx	lr

08002740 <LL_USART_Enable>:
{
 8002740:	b480      	push	{r7}
 8002742:	b083      	sub	sp, #12
 8002744:	af00      	add	r7, sp, #0
 8002746:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	68db      	ldr	r3, [r3, #12]
 800274c:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	60da      	str	r2, [r3, #12]
}
 8002754:	bf00      	nop
 8002756:	370c      	adds	r7, #12
 8002758:	46bd      	mov	sp, r7
 800275a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800275e:	4770      	bx	lr

08002760 <LL_USART_ConfigAsyncMode>:
{
 8002760:	b480      	push	{r7}
 8002762:	b083      	sub	sp, #12
 8002764:	af00      	add	r7, sp, #0
 8002766:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	691b      	ldr	r3, [r3, #16]
 800276c:	f423 4290 	bic.w	r2, r3, #18432	@ 0x4800
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	695b      	ldr	r3, [r3, #20]
 8002778:	f023 022a 	bic.w	r2, r3, #42	@ 0x2a
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	615a      	str	r2, [r3, #20]
}
 8002780:	bf00      	nop
 8002782:	370c      	adds	r7, #12
 8002784:	46bd      	mov	sp, r7
 8002786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800278a:	4770      	bx	lr

0800278c <LL_USART_ConfigHalfDuplexMode>:
{
 800278c:	b480      	push	{r7}
 800278e:	b083      	sub	sp, #12
 8002790:	af00      	add	r7, sp, #0
 8002792:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	691b      	ldr	r3, [r3, #16]
 8002798:	f423 4290 	bic.w	r2, r3, #18432	@ 0x4800
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN));
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	695b      	ldr	r3, [r3, #20]
 80027a4:	f023 0222 	bic.w	r2, r3, #34	@ 0x22
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	615a      	str	r2, [r3, #20]
  SET_BIT(USARTx->CR3, USART_CR3_HDSEL);
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	695b      	ldr	r3, [r3, #20]
 80027b0:	f043 0208 	orr.w	r2, r3, #8
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	615a      	str	r2, [r3, #20]
}
 80027b8:	bf00      	nop
 80027ba:	370c      	adds	r7, #12
 80027bc:	46bd      	mov	sp, r7
 80027be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c2:	4770      	bx	lr

080027c4 <LL_USART_EnableIT_RXNE>:
{
 80027c4:	b480      	push	{r7}
 80027c6:	b089      	sub	sp, #36	@ 0x24
 80027c8:	af00      	add	r7, sp, #0
 80027ca:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_RXNEIE);
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	330c      	adds	r3, #12
 80027d0:	60fb      	str	r3, [r7, #12]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	e853 3f00 	ldrex	r3, [r3]
 80027d8:	60bb      	str	r3, [r7, #8]
   return(result);
 80027da:	68bb      	ldr	r3, [r7, #8]
 80027dc:	f043 0320 	orr.w	r3, r3, #32
 80027e0:	61fb      	str	r3, [r7, #28]
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	330c      	adds	r3, #12
 80027e6:	69fa      	ldr	r2, [r7, #28]
 80027e8:	61ba      	str	r2, [r7, #24]
 80027ea:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80027ec:	6979      	ldr	r1, [r7, #20]
 80027ee:	69ba      	ldr	r2, [r7, #24]
 80027f0:	e841 2300 	strex	r3, r2, [r1]
 80027f4:	613b      	str	r3, [r7, #16]
   return(result);
 80027f6:	693b      	ldr	r3, [r7, #16]
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d1e7      	bne.n	80027cc <LL_USART_EnableIT_RXNE+0x8>
}
 80027fc:	bf00      	nop
 80027fe:	bf00      	nop
 8002800:	3724      	adds	r7, #36	@ 0x24
 8002802:	46bd      	mov	sp, r7
 8002804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002808:	4770      	bx	lr

0800280a <LL_GPIO_ResetOutputPin>:
{
 800280a:	b480      	push	{r7}
 800280c:	b083      	sub	sp, #12
 800280e:	af00      	add	r7, sp, #0
 8002810:	6078      	str	r0, [r7, #4]
 8002812:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8002814:	683b      	ldr	r3, [r7, #0]
 8002816:	041a      	lsls	r2, r3, #16
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	619a      	str	r2, [r3, #24]
}
 800281c:	bf00      	nop
 800281e:	370c      	adds	r7, #12
 8002820:	46bd      	mov	sp, r7
 8002822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002826:	4770      	bx	lr

08002828 <LL_AHB1_GRP1_EnableClock>:
{
 8002828:	b480      	push	{r7}
 800282a:	b085      	sub	sp, #20
 800282c:	af00      	add	r7, sp, #0
 800282e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8002830:	4b08      	ldr	r3, [pc, #32]	@ (8002854 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002832:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002834:	4907      	ldr	r1, [pc, #28]	@ (8002854 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	4313      	orrs	r3, r2
 800283a:	630b      	str	r3, [r1, #48]	@ 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 800283c:	4b05      	ldr	r3, [pc, #20]	@ (8002854 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800283e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	4013      	ands	r3, r2
 8002844:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002846:	68fb      	ldr	r3, [r7, #12]
}
 8002848:	bf00      	nop
 800284a:	3714      	adds	r7, #20
 800284c:	46bd      	mov	sp, r7
 800284e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002852:	4770      	bx	lr
 8002854:	40023800 	.word	0x40023800

08002858 <LL_APB1_GRP1_EnableClock>:
{
 8002858:	b480      	push	{r7}
 800285a:	b085      	sub	sp, #20
 800285c:	af00      	add	r7, sp, #0
 800285e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 8002860:	4b08      	ldr	r3, [pc, #32]	@ (8002884 <LL_APB1_GRP1_EnableClock+0x2c>)
 8002862:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002864:	4907      	ldr	r1, [pc, #28]	@ (8002884 <LL_APB1_GRP1_EnableClock+0x2c>)
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	4313      	orrs	r3, r2
 800286a:	640b      	str	r3, [r1, #64]	@ 0x40
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 800286c:	4b05      	ldr	r3, [pc, #20]	@ (8002884 <LL_APB1_GRP1_EnableClock+0x2c>)
 800286e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	4013      	ands	r3, r2
 8002874:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002876:	68fb      	ldr	r3, [r7, #12]
}
 8002878:	bf00      	nop
 800287a:	3714      	adds	r7, #20
 800287c:	46bd      	mov	sp, r7
 800287e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002882:	4770      	bx	lr
 8002884:	40023800 	.word	0x40023800

08002888 <LL_APB2_GRP1_EnableClock>:
{
 8002888:	b480      	push	{r7}
 800288a:	b085      	sub	sp, #20
 800288c:	af00      	add	r7, sp, #0
 800288e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8002890:	4b08      	ldr	r3, [pc, #32]	@ (80028b4 <LL_APB2_GRP1_EnableClock+0x2c>)
 8002892:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002894:	4907      	ldr	r1, [pc, #28]	@ (80028b4 <LL_APB2_GRP1_EnableClock+0x2c>)
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	4313      	orrs	r3, r2
 800289a:	644b      	str	r3, [r1, #68]	@ 0x44
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 800289c:	4b05      	ldr	r3, [pc, #20]	@ (80028b4 <LL_APB2_GRP1_EnableClock+0x2c>)
 800289e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	4013      	ands	r3, r2
 80028a4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80028a6:	68fb      	ldr	r3, [r7, #12]
}
 80028a8:	bf00      	nop
 80028aa:	3714      	adds	r7, #20
 80028ac:	46bd      	mov	sp, r7
 80028ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b2:	4770      	bx	lr
 80028b4:	40023800 	.word	0x40023800

080028b8 <_write>:
/* USER CODE END Includes */

/* Private typedef -----------------------------------------------------------*/
/* USER CODE BEGIN PTD */
int _write(int file, char *p, int len)
{
 80028b8:	b580      	push	{r7, lr}
 80028ba:	b084      	sub	sp, #16
 80028bc:	af00      	add	r7, sp, #0
 80028be:	60f8      	str	r0, [r7, #12]
 80028c0:	60b9      	str	r1, [r7, #8]
 80028c2:	607a      	str	r2, [r7, #4]
	{
		while(!LL_USART_IsActiveFlag_TXE(USART2));
		LL_USART_TransmitData8(USART2, *(p+i));
	}
#else
	while(USBD_BUSY == CDC_Transmit_FS((uint8_t*)p, len)) {}
 80028c4:	bf00      	nop
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	b29b      	uxth	r3, r3
 80028ca:	4619      	mov	r1, r3
 80028cc:	68b8      	ldr	r0, [r7, #8]
 80028ce:	f008 f8eb 	bl	800aaa8 <CDC_Transmit_FS>
 80028d2:	4603      	mov	r3, r0
 80028d4:	2b01      	cmp	r3, #1
 80028d6:	d0f6      	beq.n	80028c6 <_write+0xe>
	return len;
 80028d8:	687b      	ldr	r3, [r7, #4]
#endif
}
 80028da:	4618      	mov	r0, r3
 80028dc:	3710      	adds	r7, #16
 80028de:	46bd      	mov	sp, r7
 80028e0:	bd80      	pop	{r7, pc}
	...

080028e4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80028e4:	b580      	push	{r7, lr}
 80028e6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80028e8:	f001 f8d4 	bl	8003a94 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80028ec:	f000 f854 	bl	8002998 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80028f0:	f000 fe12 	bl	8003518 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 80028f4:	f000 fd00 	bl	80032f8 <MX_USART1_UART_Init>
  MX_TIM3_Init();
 80028f8:	f000 f980 	bl	8002bfc <MX_TIM3_Init>
  MX_TIM4_Init();
 80028fc:	f000 fa38 	bl	8002d70 <MX_TIM4_Init>
  MX_TIM5_Init();
 8002900:	f000 fae2 	bl	8002ec8 <MX_TIM5_Init>
  MX_TIM13_Init();
 8002904:	f000 fb84 	bl	8003010 <MX_TIM13_Init>
  MX_TIM14_Init();
 8002908:	f000 fbd6 	bl	80030b8 <MX_TIM14_Init>
  MX_SPI1_Init();
 800290c:	f000 f924 	bl	8002b58 <MX_SPI1_Init>
  MX_USART2_UART_Init();
 8002910:	f000 fd50 	bl	80033b4 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8002914:	f000 fdae 	bl	8003474 <MX_USART3_UART_Init>
  MX_UART4_Init();
 8002918:	f000 fc24 	bl	8003164 <MX_UART4_Init>
  MX_UART5_Init();
 800291c:	f000 fc74 	bl	8003208 <MX_UART5_Init>
  MX_USB_DEVICE_Init();
 8002920:	f008 f804 	bl	800a92c <MX_USB_DEVICE_Init>
  MX_ADC1_Init();
 8002924:	f000 f8a2 	bl	8002a6c <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */

  LL_TIM_EnableCounter(TIM4);
 8002928:	4815      	ldr	r0, [pc, #84]	@ (8002980 <main+0x9c>)
 800292a:	f7ff fe16 	bl	800255a <LL_TIM_EnableCounter>
  LL_TIM_EnableCounter(TIM13);
 800292e:	4815      	ldr	r0, [pc, #84]	@ (8002984 <main+0xa0>)
 8002930:	f7ff fe13 	bl	800255a <LL_TIM_EnableCounter>
  LL_TIM_EnableCounter(TIM14);
 8002934:	4814      	ldr	r0, [pc, #80]	@ (8002988 <main+0xa4>)
 8002936:	f7ff fe10 	bl	800255a <LL_TIM_EnableCounter>

  PARM_load();
 800293a:	f7fe fef9 	bl	8001730 <PARM_load>

  SRXL2_Initialization();
 800293e:	f7ff f86d 	bl	8001a1c <SRXL2_Initialization>
  SERVO_Initialization();
 8002942:	f7ff fbbb 	bl	80020bc <SERVO_Initialization>
  BuzzerPlayInit();
 8002946:	f7fe fb37 	bl	8000fb8 <BuzzerPlayInit>

  // interrupt when finished receiving
  LL_USART_EnableIT_RXNE(USART1);
 800294a:	4810      	ldr	r0, [pc, #64]	@ (800298c <main+0xa8>)
 800294c:	f7ff ff3a 	bl	80027c4 <LL_USART_EnableIT_RXNE>
  LL_USART_EnableIT_RXNE(USART2);
 8002950:	480f      	ldr	r0, [pc, #60]	@ (8002990 <main+0xac>)
 8002952:	f7ff ff37 	bl	80027c4 <LL_USART_EnableIT_RXNE>
  LL_USART_EnableIT_RXNE(USART3);
 8002956:	480f      	ldr	r0, [pc, #60]	@ (8002994 <main+0xb0>)
 8002958:	f7ff ff34 	bl	80027c4 <LL_USART_EnableIT_RXNE>

  //   
  SRXL2_Connect();
 800295c:	f7ff f86e 	bl	8001a3c <SRXL2_Connect>
  ICM42688_Initialization();
 8002960:	f7fe fdea 	bl	8001538 <ICM42688_Initialization>
  BuzzerPlayOneCycle();
 8002964:	f7fe fb56 	bl	8001014 <BuzzerPlayOneCycle>
  SERVO_doArm();
 8002968:	f7ff fc04 	bl	8002174 <SERVO_doArm>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(SRXL2_GetData() != 0)
 800296c:	f7ff f8d4 	bl	8001b18 <SRXL2_GetData>
	  {
		  // Do fail safe
	  }

	  ICM42688_Get6AxisRawData();
 8002970:	f7fe fe36 	bl	80015e0 <ICM42688_Get6AxisRawData>

	  // SRXL2_reqSignalQuality();

	  SERVO_control();
 8002974:	f7ff fc3c 	bl	80021f0 <SERVO_control>
	  Log_Send();
 8002978:	f7fe fe88 	bl	800168c <Log_Send>
	  if(SRXL2_GetData() != 0)
 800297c:	e7f6      	b.n	800296c <main+0x88>
 800297e:	bf00      	nop
 8002980:	40000800 	.word	0x40000800
 8002984:	40001c00 	.word	0x40001c00
 8002988:	40002000 	.word	0x40002000
 800298c:	40011000 	.word	0x40011000
 8002990:	40004400 	.word	0x40004400
 8002994:	40004800 	.word	0x40004800

08002998 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002998:	b580      	push	{r7, lr}
 800299a:	b094      	sub	sp, #80	@ 0x50
 800299c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800299e:	f107 0320 	add.w	r3, r7, #32
 80029a2:	2230      	movs	r2, #48	@ 0x30
 80029a4:	2100      	movs	r1, #0
 80029a6:	4618      	mov	r0, r3
 80029a8:	f009 fb1b 	bl	800bfe2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80029ac:	f107 030c 	add.w	r3, r7, #12
 80029b0:	2200      	movs	r2, #0
 80029b2:	601a      	str	r2, [r3, #0]
 80029b4:	605a      	str	r2, [r3, #4]
 80029b6:	609a      	str	r2, [r3, #8]
 80029b8:	60da      	str	r2, [r3, #12]
 80029ba:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80029bc:	2300      	movs	r3, #0
 80029be:	60bb      	str	r3, [r7, #8]
 80029c0:	4b28      	ldr	r3, [pc, #160]	@ (8002a64 <SystemClock_Config+0xcc>)
 80029c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029c4:	4a27      	ldr	r2, [pc, #156]	@ (8002a64 <SystemClock_Config+0xcc>)
 80029c6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80029ca:	6413      	str	r3, [r2, #64]	@ 0x40
 80029cc:	4b25      	ldr	r3, [pc, #148]	@ (8002a64 <SystemClock_Config+0xcc>)
 80029ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029d0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80029d4:	60bb      	str	r3, [r7, #8]
 80029d6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80029d8:	2300      	movs	r3, #0
 80029da:	607b      	str	r3, [r7, #4]
 80029dc:	4b22      	ldr	r3, [pc, #136]	@ (8002a68 <SystemClock_Config+0xd0>)
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	4a21      	ldr	r2, [pc, #132]	@ (8002a68 <SystemClock_Config+0xd0>)
 80029e2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80029e6:	6013      	str	r3, [r2, #0]
 80029e8:	4b1f      	ldr	r3, [pc, #124]	@ (8002a68 <SystemClock_Config+0xd0>)
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80029f0:	607b      	str	r3, [r7, #4]
 80029f2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80029f4:	2301      	movs	r3, #1
 80029f6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80029f8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80029fc:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80029fe:	2302      	movs	r3, #2
 8002a00:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002a02:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002a06:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002a08:	2308      	movs	r3, #8
 8002a0a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8002a0c:	23a8      	movs	r3, #168	@ 0xa8
 8002a0e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002a10:	2302      	movs	r3, #2
 8002a12:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8002a14:	2307      	movs	r3, #7
 8002a16:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002a18:	f107 0320 	add.w	r3, r7, #32
 8002a1c:	4618      	mov	r0, r3
 8002a1e:	f002 fdcf 	bl	80055c0 <HAL_RCC_OscConfig>
 8002a22:	4603      	mov	r3, r0
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d001      	beq.n	8002a2c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8002a28:	f000 fdc4 	bl	80035b4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002a2c:	230f      	movs	r3, #15
 8002a2e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002a30:	2302      	movs	r3, #2
 8002a32:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002a34:	2300      	movs	r3, #0
 8002a36:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002a38:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002a3c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002a3e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002a42:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002a44:	f107 030c 	add.w	r3, r7, #12
 8002a48:	2105      	movs	r1, #5
 8002a4a:	4618      	mov	r0, r3
 8002a4c:	f003 f830 	bl	8005ab0 <HAL_RCC_ClockConfig>
 8002a50:	4603      	mov	r3, r0
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d001      	beq.n	8002a5a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8002a56:	f000 fdad 	bl	80035b4 <Error_Handler>
  }
}
 8002a5a:	bf00      	nop
 8002a5c:	3750      	adds	r7, #80	@ 0x50
 8002a5e:	46bd      	mov	sp, r7
 8002a60:	bd80      	pop	{r7, pc}
 8002a62:	bf00      	nop
 8002a64:	40023800 	.word	0x40023800
 8002a68:	40007000 	.word	0x40007000

08002a6c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002a6c:	b580      	push	{r7, lr}
 8002a6e:	b092      	sub	sp, #72	@ 0x48
 8002a70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  LL_ADC_InitTypeDef ADC_InitStruct = {0};
 8002a72:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8002a76:	2200      	movs	r2, #0
 8002a78:	601a      	str	r2, [r3, #0]
 8002a7a:	605a      	str	r2, [r3, #4]
 8002a7c:	609a      	str	r2, [r3, #8]
  LL_ADC_REG_InitTypeDef ADC_REG_InitStruct = {0};
 8002a7e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002a82:	2200      	movs	r2, #0
 8002a84:	601a      	str	r2, [r3, #0]
 8002a86:	605a      	str	r2, [r3, #4]
 8002a88:	609a      	str	r2, [r3, #8]
 8002a8a:	60da      	str	r2, [r3, #12]
 8002a8c:	611a      	str	r2, [r3, #16]
  LL_ADC_CommonInitTypeDef ADC_CommonInitStruct = {0};
 8002a8e:	f107 0318 	add.w	r3, r7, #24
 8002a92:	2200      	movs	r2, #0
 8002a94:	601a      	str	r2, [r3, #0]
 8002a96:	605a      	str	r2, [r3, #4]
 8002a98:	609a      	str	r2, [r3, #8]
 8002a9a:	60da      	str	r2, [r3, #12]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a9c:	463b      	mov	r3, r7
 8002a9e:	2200      	movs	r2, #0
 8002aa0:	601a      	str	r2, [r3, #0]
 8002aa2:	605a      	str	r2, [r3, #4]
 8002aa4:	609a      	str	r2, [r3, #8]
 8002aa6:	60da      	str	r2, [r3, #12]
 8002aa8:	611a      	str	r2, [r3, #16]
 8002aaa:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_ADC1);
 8002aac:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8002ab0:	f7ff feea 	bl	8002888 <LL_APB2_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8002ab4:	2004      	movs	r0, #4
 8002ab6:	f7ff feb7 	bl	8002828 <LL_AHB1_GRP1_EnableClock>
  /**ADC1 GPIO Configuration
  PC1   ------> ADC1_IN11
  */
  GPIO_InitStruct.Pin = RSSI_Pin;
 8002aba:	2302      	movs	r3, #2
 8002abc:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 8002abe:	2303      	movs	r3, #3
 8002ac0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002ac2:	2300      	movs	r3, #0
 8002ac4:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(RSSI_GPIO_Port, &GPIO_InitStruct);
 8002ac6:	463b      	mov	r3, r7
 8002ac8:	4619      	mov	r1, r3
 8002aca:	481f      	ldr	r0, [pc, #124]	@ (8002b48 <MX_ADC1_Init+0xdc>)
 8002acc:	f003 fc0d 	bl	80062ea <LL_GPIO_Init>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  ADC_InitStruct.Resolution = LL_ADC_RESOLUTION_12B;
 8002ad0:	2300      	movs	r3, #0
 8002ad2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  ADC_InitStruct.DataAlignment = LL_ADC_DATA_ALIGN_RIGHT;
 8002ad4:	2300      	movs	r3, #0
 8002ad6:	643b      	str	r3, [r7, #64]	@ 0x40
  ADC_InitStruct.SequencersScanMode = LL_ADC_SEQ_SCAN_DISABLE;
 8002ad8:	2300      	movs	r3, #0
 8002ada:	647b      	str	r3, [r7, #68]	@ 0x44
  LL_ADC_Init(ADC1, &ADC_InitStruct);
 8002adc:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8002ae0:	4619      	mov	r1, r3
 8002ae2:	481a      	ldr	r0, [pc, #104]	@ (8002b4c <MX_ADC1_Init+0xe0>)
 8002ae4:	f003 fa48 	bl	8005f78 <LL_ADC_Init>
  ADC_REG_InitStruct.TriggerSource = LL_ADC_REG_TRIG_SOFTWARE;
 8002ae8:	2300      	movs	r3, #0
 8002aea:	62bb      	str	r3, [r7, #40]	@ 0x28
  ADC_REG_InitStruct.SequencerLength = LL_ADC_REG_SEQ_SCAN_DISABLE;
 8002aec:	2300      	movs	r3, #0
 8002aee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  ADC_REG_InitStruct.SequencerDiscont = LL_ADC_REG_SEQ_DISCONT_DISABLE;
 8002af0:	2300      	movs	r3, #0
 8002af2:	633b      	str	r3, [r7, #48]	@ 0x30
  ADC_REG_InitStruct.ContinuousMode = LL_ADC_REG_CONV_SINGLE;
 8002af4:	2300      	movs	r3, #0
 8002af6:	637b      	str	r3, [r7, #52]	@ 0x34
  ADC_REG_InitStruct.DMATransfer = LL_ADC_REG_DMA_TRANSFER_NONE;
 8002af8:	2300      	movs	r3, #0
 8002afa:	63bb      	str	r3, [r7, #56]	@ 0x38
  LL_ADC_REG_Init(ADC1, &ADC_REG_InitStruct);
 8002afc:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002b00:	4619      	mov	r1, r3
 8002b02:	4812      	ldr	r0, [pc, #72]	@ (8002b4c <MX_ADC1_Init+0xe0>)
 8002b04:	f003 fa64 	bl	8005fd0 <LL_ADC_REG_Init>
  LL_ADC_REG_SetFlagEndOfConversion(ADC1, LL_ADC_REG_FLAG_EOC_UNITARY_CONV);
 8002b08:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002b0c:	480f      	ldr	r0, [pc, #60]	@ (8002b4c <MX_ADC1_Init+0xe0>)
 8002b0e:	f7ff fc9d 	bl	800244c <LL_ADC_REG_SetFlagEndOfConversion>
  ADC_CommonInitStruct.CommonClock = LL_ADC_CLOCK_SYNC_PCLK_DIV4;
 8002b12:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002b16:	61bb      	str	r3, [r7, #24]
  ADC_CommonInitStruct.Multimode = LL_ADC_MULTI_INDEPENDENT;
 8002b18:	2300      	movs	r3, #0
 8002b1a:	61fb      	str	r3, [r7, #28]
  LL_ADC_CommonInit(__LL_ADC_COMMON_INSTANCE(ADC1), &ADC_CommonInitStruct);
 8002b1c:	f107 0318 	add.w	r3, r7, #24
 8002b20:	4619      	mov	r1, r3
 8002b22:	480b      	ldr	r0, [pc, #44]	@ (8002b50 <MX_ADC1_Init+0xe4>)
 8002b24:	f003 f9e0 	bl	8005ee8 <LL_ADC_CommonInit>

  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_11);
 8002b28:	4a0a      	ldr	r2, [pc, #40]	@ (8002b54 <MX_ADC1_Init+0xe8>)
 8002b2a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002b2e:	4807      	ldr	r0, [pc, #28]	@ (8002b4c <MX_ADC1_Init+0xe0>)
 8002b30:	f7ff fc4f 	bl	80023d2 <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_11, LL_ADC_SAMPLINGTIME_3CYCLES);
 8002b34:	2200      	movs	r2, #0
 8002b36:	4907      	ldr	r1, [pc, #28]	@ (8002b54 <MX_ADC1_Init+0xe8>)
 8002b38:	4804      	ldr	r0, [pc, #16]	@ (8002b4c <MX_ADC1_Init+0xe0>)
 8002b3a:	f7ff fc9a 	bl	8002472 <LL_ADC_SetChannelSamplingTime>
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002b3e:	bf00      	nop
 8002b40:	3748      	adds	r7, #72	@ 0x48
 8002b42:	46bd      	mov	sp, r7
 8002b44:	bd80      	pop	{r7, pc}
 8002b46:	bf00      	nop
 8002b48:	40020800 	.word	0x40020800
 8002b4c:	40012000 	.word	0x40012000
 8002b50:	40012300 	.word	0x40012300
 8002b54:	0030000b 	.word	0x0030000b

08002b58 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002b58:	b580      	push	{r7, lr}
 8002b5a:	b090      	sub	sp, #64	@ 0x40
 8002b5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 0 */

  /* USER CODE END SPI1_Init 0 */

  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 8002b5e:	f107 0318 	add.w	r3, r7, #24
 8002b62:	2228      	movs	r2, #40	@ 0x28
 8002b64:	2100      	movs	r1, #0
 8002b66:	4618      	mov	r0, r3
 8002b68:	f009 fa3b 	bl	800bfe2 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b6c:	463b      	mov	r3, r7
 8002b6e:	2200      	movs	r2, #0
 8002b70:	601a      	str	r2, [r3, #0]
 8002b72:	605a      	str	r2, [r3, #4]
 8002b74:	609a      	str	r2, [r3, #8]
 8002b76:	60da      	str	r2, [r3, #12]
 8002b78:	611a      	str	r2, [r3, #16]
 8002b7a:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SPI1);
 8002b7c:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8002b80:	f7ff fe82 	bl	8002888 <LL_APB2_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8002b84:	2001      	movs	r0, #1
 8002b86:	f7ff fe4f 	bl	8002828 <LL_AHB1_GRP1_EnableClock>
  /**SPI1 GPIO Configuration
  PA5   ------> SPI1_SCK
  PA6   ------> SPI1_MISO
  PA7   ------> SPI1_MOSI
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_5|LL_GPIO_PIN_6|LL_GPIO_PIN_7;
 8002b8a:	23e0      	movs	r3, #224	@ 0xe0
 8002b8c:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002b8e:	2302      	movs	r3, #2
 8002b90:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002b92:	2303      	movs	r3, #3
 8002b94:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002b96:	2300      	movs	r3, #0
 8002b98:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002b9a:	2300      	movs	r3, #0
 8002b9c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8002b9e:	2305      	movs	r3, #5
 8002ba0:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ba2:	463b      	mov	r3, r7
 8002ba4:	4619      	mov	r1, r3
 8002ba6:	4813      	ldr	r0, [pc, #76]	@ (8002bf4 <MX_SPI1_Init+0x9c>)
 8002ba8:	f003 fb9f 	bl	80062ea <LL_GPIO_Init>

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8002bac:	2300      	movs	r3, #0
 8002bae:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8002bb0:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8002bb4:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8002bb6:	2300      	movs	r3, #0
 8002bb8:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 8002bba:	2302      	movs	r3, #2
 8002bbc:	627b      	str	r3, [r7, #36]	@ 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 8002bbe:	2301      	movs	r3, #1
 8002bc0:	62bb      	str	r3, [r7, #40]	@ 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8002bc2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002bc6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV16;
 8002bc8:	2318      	movs	r3, #24
 8002bca:	633b      	str	r3, [r7, #48]	@ 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8002bcc:	2300      	movs	r3, #0
 8002bce:	637b      	str	r3, [r7, #52]	@ 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8002bd0:	2300      	movs	r3, #0
 8002bd2:	63bb      	str	r3, [r7, #56]	@ 0x38
  SPI_InitStruct.CRCPoly = 10;
 8002bd4:	230a      	movs	r3, #10
 8002bd6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  LL_SPI_Init(SPI1, &SPI_InitStruct);
 8002bd8:	f107 0318 	add.w	r3, r7, #24
 8002bdc:	4619      	mov	r1, r3
 8002bde:	4806      	ldr	r0, [pc, #24]	@ (8002bf8 <MX_SPI1_Init+0xa0>)
 8002be0:	f003 fd5d 	bl	800669e <LL_SPI_Init>
  LL_SPI_SetStandard(SPI1, LL_SPI_PROTOCOL_MOTOROLA);
 8002be4:	2100      	movs	r1, #0
 8002be6:	4804      	ldr	r0, [pc, #16]	@ (8002bf8 <MX_SPI1_Init+0xa0>)
 8002be8:	f7ff fca4 	bl	8002534 <LL_SPI_SetStandard>
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002bec:	bf00      	nop
 8002bee:	3740      	adds	r7, #64	@ 0x40
 8002bf0:	46bd      	mov	sp, r7
 8002bf2:	bd80      	pop	{r7, pc}
 8002bf4:	40020000 	.word	0x40020000
 8002bf8:	40013000 	.word	0x40013000

08002bfc <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002bfc:	b580      	push	{r7, lr}
 8002bfe:	b094      	sub	sp, #80	@ 0x50
 8002c00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8002c02:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8002c06:	2200      	movs	r2, #0
 8002c08:	601a      	str	r2, [r3, #0]
 8002c0a:	605a      	str	r2, [r3, #4]
 8002c0c:	609a      	str	r2, [r3, #8]
 8002c0e:	60da      	str	r2, [r3, #12]
 8002c10:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 8002c12:	f107 031c 	add.w	r3, r7, #28
 8002c16:	2220      	movs	r2, #32
 8002c18:	2100      	movs	r1, #0
 8002c1a:	4618      	mov	r0, r3
 8002c1c:	f009 f9e1 	bl	800bfe2 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c20:	1d3b      	adds	r3, r7, #4
 8002c22:	2200      	movs	r2, #0
 8002c24:	601a      	str	r2, [r3, #0]
 8002c26:	605a      	str	r2, [r3, #4]
 8002c28:	609a      	str	r2, [r3, #8]
 8002c2a:	60da      	str	r2, [r3, #12]
 8002c2c:	611a      	str	r2, [r3, #16]
 8002c2e:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM3);
 8002c30:	2002      	movs	r0, #2
 8002c32:	f7ff fe11 	bl	8002858 <LL_APB1_GRP1_EnableClock>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  TIM_InitStruct.Prescaler = 83;
 8002c36:	2353      	movs	r3, #83	@ 0x53
 8002c38:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8002c3a:	2300      	movs	r3, #0
 8002c3c:	643b      	str	r3, [r7, #64]	@ 0x40
  TIM_InitStruct.Autoreload = 20000-LL_TIM_IC_FILTER_FDIV1_N2;
 8002c3e:	4b48      	ldr	r3, [pc, #288]	@ (8002d60 <MX_TIM3_Init+0x164>)
 8002c40:	647b      	str	r3, [r7, #68]	@ 0x44
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8002c42:	2300      	movs	r3, #0
 8002c44:	64bb      	str	r3, [r7, #72]	@ 0x48
  LL_TIM_Init(TIM3, &TIM_InitStruct);
 8002c46:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8002c4a:	4619      	mov	r1, r3
 8002c4c:	4845      	ldr	r0, [pc, #276]	@ (8002d64 <MX_TIM3_Init+0x168>)
 8002c4e:	f003 fdeb 	bl	8006828 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM3);
 8002c52:	4844      	ldr	r0, [pc, #272]	@ (8002d64 <MX_TIM3_Init+0x168>)
 8002c54:	f7ff fc91 	bl	800257a <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM3, LL_TIM_CLOCKSOURCE_INTERNAL);
 8002c58:	2100      	movs	r1, #0
 8002c5a:	4842      	ldr	r0, [pc, #264]	@ (8002d64 <MX_TIM3_Init+0x168>)
 8002c5c:	f7ff fd28 	bl	80026b0 <LL_TIM_SetClockSource>
  LL_TIM_OC_EnablePreload(TIM3, LL_TIM_CHANNEL_CH1);
 8002c60:	2101      	movs	r1, #1
 8002c62:	4840      	ldr	r0, [pc, #256]	@ (8002d64 <MX_TIM3_Init+0x168>)
 8002c64:	f7ff fce0 	bl	8002628 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 8002c68:	2360      	movs	r3, #96	@ 0x60
 8002c6a:	61fb      	str	r3, [r7, #28]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8002c6c:	2300      	movs	r3, #0
 8002c6e:	623b      	str	r3, [r7, #32]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 8002c70:	2300      	movs	r3, #0
 8002c72:	627b      	str	r3, [r7, #36]	@ 0x24
  TIM_OC_InitStruct.CompareValue = 0;
 8002c74:	2300      	movs	r3, #0
 8002c76:	62bb      	str	r3, [r7, #40]	@ 0x28
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 8002c78:	2300      	movs	r3, #0
 8002c7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  LL_TIM_OC_Init(TIM3, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 8002c7c:	f107 031c 	add.w	r3, r7, #28
 8002c80:	461a      	mov	r2, r3
 8002c82:	2101      	movs	r1, #1
 8002c84:	4837      	ldr	r0, [pc, #220]	@ (8002d64 <MX_TIM3_Init+0x168>)
 8002c86:	f003 fe69 	bl	800695c <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM3, LL_TIM_CHANNEL_CH1);
 8002c8a:	2101      	movs	r1, #1
 8002c8c:	4835      	ldr	r0, [pc, #212]	@ (8002d64 <MX_TIM3_Init+0x168>)
 8002c8e:	f7ff fc85 	bl	800259c <LL_TIM_OC_DisableFast>
  LL_TIM_OC_EnablePreload(TIM3, LL_TIM_CHANNEL_CH2);
 8002c92:	2110      	movs	r1, #16
 8002c94:	4833      	ldr	r0, [pc, #204]	@ (8002d64 <MX_TIM3_Init+0x168>)
 8002c96:	f7ff fcc7 	bl	8002628 <LL_TIM_OC_EnablePreload>
  LL_TIM_OC_Init(TIM3, LL_TIM_CHANNEL_CH2, &TIM_OC_InitStruct);
 8002c9a:	f107 031c 	add.w	r3, r7, #28
 8002c9e:	461a      	mov	r2, r3
 8002ca0:	2110      	movs	r1, #16
 8002ca2:	4830      	ldr	r0, [pc, #192]	@ (8002d64 <MX_TIM3_Init+0x168>)
 8002ca4:	f003 fe5a 	bl	800695c <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM3, LL_TIM_CHANNEL_CH2);
 8002ca8:	2110      	movs	r1, #16
 8002caa:	482e      	ldr	r0, [pc, #184]	@ (8002d64 <MX_TIM3_Init+0x168>)
 8002cac:	f7ff fc76 	bl	800259c <LL_TIM_OC_DisableFast>
  LL_TIM_OC_EnablePreload(TIM3, LL_TIM_CHANNEL_CH3);
 8002cb0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002cb4:	482b      	ldr	r0, [pc, #172]	@ (8002d64 <MX_TIM3_Init+0x168>)
 8002cb6:	f7ff fcb7 	bl	8002628 <LL_TIM_OC_EnablePreload>
  LL_TIM_OC_Init(TIM3, LL_TIM_CHANNEL_CH3, &TIM_OC_InitStruct);
 8002cba:	f107 031c 	add.w	r3, r7, #28
 8002cbe:	461a      	mov	r2, r3
 8002cc0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002cc4:	4827      	ldr	r0, [pc, #156]	@ (8002d64 <MX_TIM3_Init+0x168>)
 8002cc6:	f003 fe49 	bl	800695c <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM3, LL_TIM_CHANNEL_CH3);
 8002cca:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002cce:	4825      	ldr	r0, [pc, #148]	@ (8002d64 <MX_TIM3_Init+0x168>)
 8002cd0:	f7ff fc64 	bl	800259c <LL_TIM_OC_DisableFast>
  LL_TIM_OC_EnablePreload(TIM3, LL_TIM_CHANNEL_CH4);
 8002cd4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002cd8:	4822      	ldr	r0, [pc, #136]	@ (8002d64 <MX_TIM3_Init+0x168>)
 8002cda:	f7ff fca5 	bl	8002628 <LL_TIM_OC_EnablePreload>
  LL_TIM_OC_Init(TIM3, LL_TIM_CHANNEL_CH4, &TIM_OC_InitStruct);
 8002cde:	f107 031c 	add.w	r3, r7, #28
 8002ce2:	461a      	mov	r2, r3
 8002ce4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002ce8:	481e      	ldr	r0, [pc, #120]	@ (8002d64 <MX_TIM3_Init+0x168>)
 8002cea:	f003 fe37 	bl	800695c <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM3, LL_TIM_CHANNEL_CH4);
 8002cee:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002cf2:	481c      	ldr	r0, [pc, #112]	@ (8002d64 <MX_TIM3_Init+0x168>)
 8002cf4:	f7ff fc52 	bl	800259c <LL_TIM_OC_DisableFast>
  LL_TIM_SetTriggerOutput(TIM3, LL_TIM_TRGO_RESET);
 8002cf8:	2100      	movs	r1, #0
 8002cfa:	481a      	ldr	r0, [pc, #104]	@ (8002d64 <MX_TIM3_Init+0x168>)
 8002cfc:	f7ff fced 	bl	80026da <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM3);
 8002d00:	4818      	ldr	r0, [pc, #96]	@ (8002d64 <MX_TIM3_Init+0x168>)
 8002d02:	f7ff fcfd 	bl	8002700 <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8002d06:	2002      	movs	r0, #2
 8002d08:	f7ff fd8e 	bl	8002828 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8002d0c:	2004      	movs	r0, #4
 8002d0e:	f7ff fd8b 	bl	8002828 <LL_AHB1_GRP1_EnableClock>
  PB0   ------> TIM3_CH3
  PB1   ------> TIM3_CH4
  PC6   ------> TIM3_CH1
  PC7   ------> TIM3_CH2
  */
  GPIO_InitStruct.Pin = AUX_CH1_Pin|AUX_CH2_Pin;
 8002d12:	2303      	movs	r3, #3
 8002d14:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002d16:	2302      	movs	r3, #2
 8002d18:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002d1a:	2300      	movs	r3, #0
 8002d1c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002d1e:	2300      	movs	r3, #0
 8002d20:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002d22:	2300      	movs	r3, #0
 8002d24:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 8002d26:	2302      	movs	r3, #2
 8002d28:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d2a:	1d3b      	adds	r3, r7, #4
 8002d2c:	4619      	mov	r1, r3
 8002d2e:	480e      	ldr	r0, [pc, #56]	@ (8002d68 <MX_TIM3_Init+0x16c>)
 8002d30:	f003 fadb 	bl	80062ea <LL_GPIO_Init>

  GPIO_InitStruct.Pin = MAIN_CH2_Pin|MAIN_CH3_Pin;
 8002d34:	23c0      	movs	r3, #192	@ 0xc0
 8002d36:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002d38:	2302      	movs	r3, #2
 8002d3a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002d3c:	2300      	movs	r3, #0
 8002d3e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002d40:	2300      	movs	r3, #0
 8002d42:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002d44:	2300      	movs	r3, #0
 8002d46:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 8002d48:	2302      	movs	r3, #2
 8002d4a:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002d4c:	1d3b      	adds	r3, r7, #4
 8002d4e:	4619      	mov	r1, r3
 8002d50:	4806      	ldr	r0, [pc, #24]	@ (8002d6c <MX_TIM3_Init+0x170>)
 8002d52:	f003 faca 	bl	80062ea <LL_GPIO_Init>

}
 8002d56:	bf00      	nop
 8002d58:	3750      	adds	r7, #80	@ 0x50
 8002d5a:	46bd      	mov	sp, r7
 8002d5c:	bd80      	pop	{r7, pc}
 8002d5e:	bf00      	nop
 8002d60:	fff04e20 	.word	0xfff04e20
 8002d64:	40000400 	.word	0x40000400
 8002d68:	40020400 	.word	0x40020400
 8002d6c:	40020800 	.word	0x40020800

08002d70 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8002d70:	b580      	push	{r7, lr}
 8002d72:	b094      	sub	sp, #80	@ 0x50
 8002d74:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8002d76:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8002d7a:	2200      	movs	r2, #0
 8002d7c:	601a      	str	r2, [r3, #0]
 8002d7e:	605a      	str	r2, [r3, #4]
 8002d80:	609a      	str	r2, [r3, #8]
 8002d82:	60da      	str	r2, [r3, #12]
 8002d84:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 8002d86:	f107 031c 	add.w	r3, r7, #28
 8002d8a:	2220      	movs	r2, #32
 8002d8c:	2100      	movs	r1, #0
 8002d8e:	4618      	mov	r0, r3
 8002d90:	f009 f927 	bl	800bfe2 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d94:	1d3b      	adds	r3, r7, #4
 8002d96:	2200      	movs	r2, #0
 8002d98:	601a      	str	r2, [r3, #0]
 8002d9a:	605a      	str	r2, [r3, #4]
 8002d9c:	609a      	str	r2, [r3, #8]
 8002d9e:	60da      	str	r2, [r3, #12]
 8002da0:	611a      	str	r2, [r3, #16]
 8002da2:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM4);
 8002da4:	2004      	movs	r0, #4
 8002da6:	f7ff fd57 	bl	8002858 <LL_APB1_GRP1_EnableClock>

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  TIM_InitStruct.Prescaler = 4;
 8002daa:	2304      	movs	r3, #4
 8002dac:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8002dae:	2300      	movs	r3, #0
 8002db0:	643b      	str	r3, [r7, #64]	@ 0x40
  TIM_InitStruct.Autoreload = 64220-LL_TIM_IC_FILTER_FDIV1_N2;
 8002db2:	4b41      	ldr	r3, [pc, #260]	@ (8002eb8 <MX_TIM4_Init+0x148>)
 8002db4:	647b      	str	r3, [r7, #68]	@ 0x44
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8002db6:	2300      	movs	r3, #0
 8002db8:	64bb      	str	r3, [r7, #72]	@ 0x48
  LL_TIM_Init(TIM4, &TIM_InitStruct);
 8002dba:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8002dbe:	4619      	mov	r1, r3
 8002dc0:	483e      	ldr	r0, [pc, #248]	@ (8002ebc <MX_TIM4_Init+0x14c>)
 8002dc2:	f003 fd31 	bl	8006828 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM4);
 8002dc6:	483d      	ldr	r0, [pc, #244]	@ (8002ebc <MX_TIM4_Init+0x14c>)
 8002dc8:	f7ff fbd7 	bl	800257a <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM4, LL_TIM_CLOCKSOURCE_INTERNAL);
 8002dcc:	2100      	movs	r1, #0
 8002dce:	483b      	ldr	r0, [pc, #236]	@ (8002ebc <MX_TIM4_Init+0x14c>)
 8002dd0:	f7ff fc6e 	bl	80026b0 <LL_TIM_SetClockSource>
  LL_TIM_OC_EnablePreload(TIM4, LL_TIM_CHANNEL_CH2);
 8002dd4:	2110      	movs	r1, #16
 8002dd6:	4839      	ldr	r0, [pc, #228]	@ (8002ebc <MX_TIM4_Init+0x14c>)
 8002dd8:	f7ff fc26 	bl	8002628 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 8002ddc:	2360      	movs	r3, #96	@ 0x60
 8002dde:	61fb      	str	r3, [r7, #28]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8002de0:	2300      	movs	r3, #0
 8002de2:	623b      	str	r3, [r7, #32]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 8002de4:	2300      	movs	r3, #0
 8002de6:	627b      	str	r3, [r7, #36]	@ 0x24
  TIM_OC_InitStruct.CompareValue = 0;
 8002de8:	2300      	movs	r3, #0
 8002dea:	62bb      	str	r3, [r7, #40]	@ 0x28
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 8002dec:	2300      	movs	r3, #0
 8002dee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  LL_TIM_OC_Init(TIM4, LL_TIM_CHANNEL_CH2, &TIM_OC_InitStruct);
 8002df0:	f107 031c 	add.w	r3, r7, #28
 8002df4:	461a      	mov	r2, r3
 8002df6:	2110      	movs	r1, #16
 8002df8:	4830      	ldr	r0, [pc, #192]	@ (8002ebc <MX_TIM4_Init+0x14c>)
 8002dfa:	f003 fdaf 	bl	800695c <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM4, LL_TIM_CHANNEL_CH2);
 8002dfe:	2110      	movs	r1, #16
 8002e00:	482e      	ldr	r0, [pc, #184]	@ (8002ebc <MX_TIM4_Init+0x14c>)
 8002e02:	f7ff fbcb 	bl	800259c <LL_TIM_OC_DisableFast>
  LL_TIM_OC_EnablePreload(TIM4, LL_TIM_CHANNEL_CH3);
 8002e06:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002e0a:	482c      	ldr	r0, [pc, #176]	@ (8002ebc <MX_TIM4_Init+0x14c>)
 8002e0c:	f7ff fc0c 	bl	8002628 <LL_TIM_OC_EnablePreload>
  LL_TIM_OC_Init(TIM4, LL_TIM_CHANNEL_CH3, &TIM_OC_InitStruct);
 8002e10:	f107 031c 	add.w	r3, r7, #28
 8002e14:	461a      	mov	r2, r3
 8002e16:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002e1a:	4828      	ldr	r0, [pc, #160]	@ (8002ebc <MX_TIM4_Init+0x14c>)
 8002e1c:	f003 fd9e 	bl	800695c <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM4, LL_TIM_CHANNEL_CH3);
 8002e20:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002e24:	4825      	ldr	r0, [pc, #148]	@ (8002ebc <MX_TIM4_Init+0x14c>)
 8002e26:	f7ff fbb9 	bl	800259c <LL_TIM_OC_DisableFast>
  LL_TIM_OC_EnablePreload(TIM4, LL_TIM_CHANNEL_CH4);
 8002e2a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002e2e:	4823      	ldr	r0, [pc, #140]	@ (8002ebc <MX_TIM4_Init+0x14c>)
 8002e30:	f7ff fbfa 	bl	8002628 <LL_TIM_OC_EnablePreload>
  LL_TIM_OC_Init(TIM4, LL_TIM_CHANNEL_CH4, &TIM_OC_InitStruct);
 8002e34:	f107 031c 	add.w	r3, r7, #28
 8002e38:	461a      	mov	r2, r3
 8002e3a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002e3e:	481f      	ldr	r0, [pc, #124]	@ (8002ebc <MX_TIM4_Init+0x14c>)
 8002e40:	f003 fd8c 	bl	800695c <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM4, LL_TIM_CHANNEL_CH4);
 8002e44:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002e48:	481c      	ldr	r0, [pc, #112]	@ (8002ebc <MX_TIM4_Init+0x14c>)
 8002e4a:	f7ff fba7 	bl	800259c <LL_TIM_OC_DisableFast>
  LL_TIM_SetTriggerOutput(TIM4, LL_TIM_TRGO_RESET);
 8002e4e:	2100      	movs	r1, #0
 8002e50:	481a      	ldr	r0, [pc, #104]	@ (8002ebc <MX_TIM4_Init+0x14c>)
 8002e52:	f7ff fc42 	bl	80026da <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM4);
 8002e56:	4819      	ldr	r0, [pc, #100]	@ (8002ebc <MX_TIM4_Init+0x14c>)
 8002e58:	f7ff fc52 	bl	8002700 <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOD);
 8002e5c:	2008      	movs	r0, #8
 8002e5e:	f7ff fce3 	bl	8002828 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8002e62:	2002      	movs	r0, #2
 8002e64:	f7ff fce0 	bl	8002828 <LL_AHB1_GRP1_EnableClock>
  /**TIM4 GPIO Configuration
  PD14   ------> TIM4_CH3
  PD15   ------> TIM4_CH4
  PB7   ------> TIM4_CH2
  */
  GPIO_InitStruct.Pin = Buzzer_Pin|MAIN_CH4_Pin;
 8002e68:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8002e6c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002e6e:	2302      	movs	r3, #2
 8002e70:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002e72:	2300      	movs	r3, #0
 8002e74:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002e76:	2300      	movs	r3, #0
 8002e78:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002e7a:	2300      	movs	r3, #0
 8002e7c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 8002e7e:	2302      	movs	r3, #2
 8002e80:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002e82:	1d3b      	adds	r3, r7, #4
 8002e84:	4619      	mov	r1, r3
 8002e86:	480e      	ldr	r0, [pc, #56]	@ (8002ec0 <MX_TIM4_Init+0x150>)
 8002e88:	f003 fa2f 	bl	80062ea <LL_GPIO_Init>

  GPIO_InitStruct.Pin = MAIN_CH1_Pin;
 8002e8c:	2380      	movs	r3, #128	@ 0x80
 8002e8e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002e90:	2302      	movs	r3, #2
 8002e92:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002e94:	2300      	movs	r3, #0
 8002e96:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002e98:	2300      	movs	r3, #0
 8002e9a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002e9c:	2300      	movs	r3, #0
 8002e9e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 8002ea0:	2302      	movs	r3, #2
 8002ea2:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(MAIN_CH1_GPIO_Port, &GPIO_InitStruct);
 8002ea4:	1d3b      	adds	r3, r7, #4
 8002ea6:	4619      	mov	r1, r3
 8002ea8:	4806      	ldr	r0, [pc, #24]	@ (8002ec4 <MX_TIM4_Init+0x154>)
 8002eaa:	f003 fa1e 	bl	80062ea <LL_GPIO_Init>

}
 8002eae:	bf00      	nop
 8002eb0:	3750      	adds	r7, #80	@ 0x50
 8002eb2:	46bd      	mov	sp, r7
 8002eb4:	bd80      	pop	{r7, pc}
 8002eb6:	bf00      	nop
 8002eb8:	fff0fadc 	.word	0xfff0fadc
 8002ebc:	40000800 	.word	0x40000800
 8002ec0:	40020c00 	.word	0x40020c00
 8002ec4:	40020400 	.word	0x40020400

08002ec8 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8002ec8:	b580      	push	{r7, lr}
 8002eca:	b094      	sub	sp, #80	@ 0x50
 8002ecc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8002ece:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8002ed2:	2200      	movs	r2, #0
 8002ed4:	601a      	str	r2, [r3, #0]
 8002ed6:	605a      	str	r2, [r3, #4]
 8002ed8:	609a      	str	r2, [r3, #8]
 8002eda:	60da      	str	r2, [r3, #12]
 8002edc:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 8002ede:	f107 031c 	add.w	r3, r7, #28
 8002ee2:	2220      	movs	r2, #32
 8002ee4:	2100      	movs	r1, #0
 8002ee6:	4618      	mov	r0, r3
 8002ee8:	f009 f87b 	bl	800bfe2 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002eec:	1d3b      	adds	r3, r7, #4
 8002eee:	2200      	movs	r2, #0
 8002ef0:	601a      	str	r2, [r3, #0]
 8002ef2:	605a      	str	r2, [r3, #4]
 8002ef4:	609a      	str	r2, [r3, #8]
 8002ef6:	60da      	str	r2, [r3, #12]
 8002ef8:	611a      	str	r2, [r3, #16]
 8002efa:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM5);
 8002efc:	2008      	movs	r0, #8
 8002efe:	f7ff fcab 	bl	8002858 <LL_APB1_GRP1_EnableClock>

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  TIM_InitStruct.Prescaler = 83;
 8002f02:	2353      	movs	r3, #83	@ 0x53
 8002f04:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8002f06:	2300      	movs	r3, #0
 8002f08:	643b      	str	r3, [r7, #64]	@ 0x40
  TIM_InitStruct.Autoreload = 20000-LL_TIM_IC_FILTER_FDIV1_N2;
 8002f0a:	4b3e      	ldr	r3, [pc, #248]	@ (8003004 <MX_TIM5_Init+0x13c>)
 8002f0c:	647b      	str	r3, [r7, #68]	@ 0x44
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8002f0e:	2300      	movs	r3, #0
 8002f10:	64bb      	str	r3, [r7, #72]	@ 0x48
  LL_TIM_Init(TIM5, &TIM_InitStruct);
 8002f12:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8002f16:	4619      	mov	r1, r3
 8002f18:	483b      	ldr	r0, [pc, #236]	@ (8003008 <MX_TIM5_Init+0x140>)
 8002f1a:	f003 fc85 	bl	8006828 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM5);
 8002f1e:	483a      	ldr	r0, [pc, #232]	@ (8003008 <MX_TIM5_Init+0x140>)
 8002f20:	f7ff fb2b 	bl	800257a <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM5, LL_TIM_CLOCKSOURCE_INTERNAL);
 8002f24:	2100      	movs	r1, #0
 8002f26:	4838      	ldr	r0, [pc, #224]	@ (8003008 <MX_TIM5_Init+0x140>)
 8002f28:	f7ff fbc2 	bl	80026b0 <LL_TIM_SetClockSource>
  LL_TIM_OC_EnablePreload(TIM5, LL_TIM_CHANNEL_CH1);
 8002f2c:	2101      	movs	r1, #1
 8002f2e:	4836      	ldr	r0, [pc, #216]	@ (8003008 <MX_TIM5_Init+0x140>)
 8002f30:	f7ff fb7a 	bl	8002628 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 8002f34:	2360      	movs	r3, #96	@ 0x60
 8002f36:	61fb      	str	r3, [r7, #28]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8002f38:	2300      	movs	r3, #0
 8002f3a:	623b      	str	r3, [r7, #32]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 8002f3c:	2300      	movs	r3, #0
 8002f3e:	627b      	str	r3, [r7, #36]	@ 0x24
  TIM_OC_InitStruct.CompareValue = 0;
 8002f40:	2300      	movs	r3, #0
 8002f42:	62bb      	str	r3, [r7, #40]	@ 0x28
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 8002f44:	2300      	movs	r3, #0
 8002f46:	62fb      	str	r3, [r7, #44]	@ 0x2c
  LL_TIM_OC_Init(TIM5, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 8002f48:	f107 031c 	add.w	r3, r7, #28
 8002f4c:	461a      	mov	r2, r3
 8002f4e:	2101      	movs	r1, #1
 8002f50:	482d      	ldr	r0, [pc, #180]	@ (8003008 <MX_TIM5_Init+0x140>)
 8002f52:	f003 fd03 	bl	800695c <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM5, LL_TIM_CHANNEL_CH1);
 8002f56:	2101      	movs	r1, #1
 8002f58:	482b      	ldr	r0, [pc, #172]	@ (8003008 <MX_TIM5_Init+0x140>)
 8002f5a:	f7ff fb1f 	bl	800259c <LL_TIM_OC_DisableFast>
  LL_TIM_OC_EnablePreload(TIM5, LL_TIM_CHANNEL_CH2);
 8002f5e:	2110      	movs	r1, #16
 8002f60:	4829      	ldr	r0, [pc, #164]	@ (8003008 <MX_TIM5_Init+0x140>)
 8002f62:	f7ff fb61 	bl	8002628 <LL_TIM_OC_EnablePreload>
  LL_TIM_OC_Init(TIM5, LL_TIM_CHANNEL_CH2, &TIM_OC_InitStruct);
 8002f66:	f107 031c 	add.w	r3, r7, #28
 8002f6a:	461a      	mov	r2, r3
 8002f6c:	2110      	movs	r1, #16
 8002f6e:	4826      	ldr	r0, [pc, #152]	@ (8003008 <MX_TIM5_Init+0x140>)
 8002f70:	f003 fcf4 	bl	800695c <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM5, LL_TIM_CHANNEL_CH2);
 8002f74:	2110      	movs	r1, #16
 8002f76:	4824      	ldr	r0, [pc, #144]	@ (8003008 <MX_TIM5_Init+0x140>)
 8002f78:	f7ff fb10 	bl	800259c <LL_TIM_OC_DisableFast>
  LL_TIM_OC_EnablePreload(TIM5, LL_TIM_CHANNEL_CH3);
 8002f7c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002f80:	4821      	ldr	r0, [pc, #132]	@ (8003008 <MX_TIM5_Init+0x140>)
 8002f82:	f7ff fb51 	bl	8002628 <LL_TIM_OC_EnablePreload>
  LL_TIM_OC_Init(TIM5, LL_TIM_CHANNEL_CH3, &TIM_OC_InitStruct);
 8002f86:	f107 031c 	add.w	r3, r7, #28
 8002f8a:	461a      	mov	r2, r3
 8002f8c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002f90:	481d      	ldr	r0, [pc, #116]	@ (8003008 <MX_TIM5_Init+0x140>)
 8002f92:	f003 fce3 	bl	800695c <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM5, LL_TIM_CHANNEL_CH3);
 8002f96:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002f9a:	481b      	ldr	r0, [pc, #108]	@ (8003008 <MX_TIM5_Init+0x140>)
 8002f9c:	f7ff fafe 	bl	800259c <LL_TIM_OC_DisableFast>
  LL_TIM_OC_EnablePreload(TIM5, LL_TIM_CHANNEL_CH4);
 8002fa0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002fa4:	4818      	ldr	r0, [pc, #96]	@ (8003008 <MX_TIM5_Init+0x140>)
 8002fa6:	f7ff fb3f 	bl	8002628 <LL_TIM_OC_EnablePreload>
  LL_TIM_OC_Init(TIM5, LL_TIM_CHANNEL_CH4, &TIM_OC_InitStruct);
 8002faa:	f107 031c 	add.w	r3, r7, #28
 8002fae:	461a      	mov	r2, r3
 8002fb0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002fb4:	4814      	ldr	r0, [pc, #80]	@ (8003008 <MX_TIM5_Init+0x140>)
 8002fb6:	f003 fcd1 	bl	800695c <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM5, LL_TIM_CHANNEL_CH4);
 8002fba:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002fbe:	4812      	ldr	r0, [pc, #72]	@ (8003008 <MX_TIM5_Init+0x140>)
 8002fc0:	f7ff faec 	bl	800259c <LL_TIM_OC_DisableFast>
  LL_TIM_SetTriggerOutput(TIM5, LL_TIM_TRGO_RESET);
 8002fc4:	2100      	movs	r1, #0
 8002fc6:	4810      	ldr	r0, [pc, #64]	@ (8003008 <MX_TIM5_Init+0x140>)
 8002fc8:	f7ff fb87 	bl	80026da <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM5);
 8002fcc:	480e      	ldr	r0, [pc, #56]	@ (8003008 <MX_TIM5_Init+0x140>)
 8002fce:	f7ff fb97 	bl	8002700 <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8002fd2:	2001      	movs	r0, #1
 8002fd4:	f7ff fc28 	bl	8002828 <LL_AHB1_GRP1_EnableClock>
  PA0-WKUP   ------> TIM5_CH1
  PA1   ------> TIM5_CH2
  PA2   ------> TIM5_CH3
  PA3   ------> TIM5_CH4
  */
  GPIO_InitStruct.Pin = MAIN_CH5_Pin|MAIN_CH6_Pin|MAIN_CH7_Pin|MAIN_CH8_Pin;
 8002fd8:	230f      	movs	r3, #15
 8002fda:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002fdc:	2302      	movs	r3, #2
 8002fde:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002fe0:	2300      	movs	r3, #0
 8002fe2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002fe4:	2300      	movs	r3, #0
 8002fe6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002fe8:	2300      	movs	r3, #0
 8002fea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 8002fec:	2302      	movs	r3, #2
 8002fee:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ff0:	1d3b      	adds	r3, r7, #4
 8002ff2:	4619      	mov	r1, r3
 8002ff4:	4805      	ldr	r0, [pc, #20]	@ (800300c <MX_TIM5_Init+0x144>)
 8002ff6:	f003 f978 	bl	80062ea <LL_GPIO_Init>

}
 8002ffa:	bf00      	nop
 8002ffc:	3750      	adds	r7, #80	@ 0x50
 8002ffe:	46bd      	mov	sp, r7
 8003000:	bd80      	pop	{r7, pc}
 8003002:	bf00      	nop
 8003004:	fff04e20 	.word	0xfff04e20
 8003008:	40000c00 	.word	0x40000c00
 800300c:	40020000 	.word	0x40020000

08003010 <MX_TIM13_Init>:
  * @brief TIM13 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM13_Init(void)
{
 8003010:	b580      	push	{r7, lr}
 8003012:	b08e      	sub	sp, #56	@ 0x38
 8003014:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM13_Init 0 */

  /* USER CODE END TIM13_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8003016:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800301a:	2200      	movs	r2, #0
 800301c:	601a      	str	r2, [r3, #0]
 800301e:	605a      	str	r2, [r3, #4]
 8003020:	609a      	str	r2, [r3, #8]
 8003022:	60da      	str	r2, [r3, #12]
 8003024:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 8003026:	1d3b      	adds	r3, r7, #4
 8003028:	2220      	movs	r2, #32
 800302a:	2100      	movs	r1, #0
 800302c:	4618      	mov	r0, r3
 800302e:	f008 ffd8 	bl	800bfe2 <memset>

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM13);
 8003032:	2080      	movs	r0, #128	@ 0x80
 8003034:	f7ff fc10 	bl	8002858 <LL_APB1_GRP1_EnableClock>

  /* TIM13 interrupt Init */
  NVIC_SetPriority(TIM8_UP_TIM13_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8003038:	f7ff f942 	bl	80022c0 <__NVIC_GetPriorityGrouping>
 800303c:	4603      	mov	r3, r0
 800303e:	2200      	movs	r2, #0
 8003040:	2100      	movs	r1, #0
 8003042:	4618      	mov	r0, r3
 8003044:	f7ff f992 	bl	800236c <NVIC_EncodePriority>
 8003048:	4603      	mov	r3, r0
 800304a:	4619      	mov	r1, r3
 800304c:	202c      	movs	r0, #44	@ 0x2c
 800304e:	f7ff f963 	bl	8002318 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 8003052:	202c      	movs	r0, #44	@ 0x2c
 8003054:	f7ff f942 	bl	80022dc <__NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  TIM_InitStruct.Prescaler = 1;
 8003058:	2301      	movs	r3, #1
 800305a:	84bb      	strh	r3, [r7, #36]	@ 0x24
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 800305c:	2300      	movs	r3, #0
 800305e:	62bb      	str	r3, [r7, #40]	@ 0x28
  TIM_InitStruct.Autoreload = 42000-LL_TIM_IC_FILTER_FDIV1_N2;
 8003060:	4b13      	ldr	r3, [pc, #76]	@ (80030b0 <MX_TIM13_Init+0xa0>)
 8003062:	62fb      	str	r3, [r7, #44]	@ 0x2c
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8003064:	2300      	movs	r3, #0
 8003066:	633b      	str	r3, [r7, #48]	@ 0x30
  LL_TIM_Init(TIM13, &TIM_InitStruct);
 8003068:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800306c:	4619      	mov	r1, r3
 800306e:	4811      	ldr	r0, [pc, #68]	@ (80030b4 <MX_TIM13_Init+0xa4>)
 8003070:	f003 fbda 	bl	8006828 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM13);
 8003074:	480f      	ldr	r0, [pc, #60]	@ (80030b4 <MX_TIM13_Init+0xa4>)
 8003076:	f7ff fa80 	bl	800257a <LL_TIM_DisableARRPreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_FROZEN;
 800307a:	2300      	movs	r3, #0
 800307c:	607b      	str	r3, [r7, #4]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 800307e:	2300      	movs	r3, #0
 8003080:	60bb      	str	r3, [r7, #8]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 8003082:	2300      	movs	r3, #0
 8003084:	60fb      	str	r3, [r7, #12]
  TIM_OC_InitStruct.CompareValue = 0;
 8003086:	2300      	movs	r3, #0
 8003088:	613b      	str	r3, [r7, #16]
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 800308a:	2300      	movs	r3, #0
 800308c:	617b      	str	r3, [r7, #20]
  LL_TIM_OC_Init(TIM13, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 800308e:	1d3b      	adds	r3, r7, #4
 8003090:	461a      	mov	r2, r3
 8003092:	2101      	movs	r1, #1
 8003094:	4807      	ldr	r0, [pc, #28]	@ (80030b4 <MX_TIM13_Init+0xa4>)
 8003096:	f003 fc61 	bl	800695c <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM13, LL_TIM_CHANNEL_CH1);
 800309a:	2101      	movs	r1, #1
 800309c:	4805      	ldr	r0, [pc, #20]	@ (80030b4 <MX_TIM13_Init+0xa4>)
 800309e:	f7ff fa7d 	bl	800259c <LL_TIM_OC_DisableFast>
  /* USER CODE BEGIN TIM13_Init 2 */
  LL_TIM_EnableIT_UPDATE(TIM13);
 80030a2:	4804      	ldr	r0, [pc, #16]	@ (80030b4 <MX_TIM13_Init+0xa4>)
 80030a4:	f7ff fb3c 	bl	8002720 <LL_TIM_EnableIT_UPDATE>
//  TIM13->ARR = 42000;
//  TIM13->PSC = 2;

  /* USER CODE END TIM13_Init 2 */

}
 80030a8:	bf00      	nop
 80030aa:	3738      	adds	r7, #56	@ 0x38
 80030ac:	46bd      	mov	sp, r7
 80030ae:	bd80      	pop	{r7, pc}
 80030b0:	fff0a410 	.word	0xfff0a410
 80030b4:	40001c00 	.word	0x40001c00

080030b8 <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 80030b8:	b580      	push	{r7, lr}
 80030ba:	b08e      	sub	sp, #56	@ 0x38
 80030bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM14_Init 0 */

  /* USER CODE END TIM14_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 80030be:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80030c2:	2200      	movs	r2, #0
 80030c4:	601a      	str	r2, [r3, #0]
 80030c6:	605a      	str	r2, [r3, #4]
 80030c8:	609a      	str	r2, [r3, #8]
 80030ca:	60da      	str	r2, [r3, #12]
 80030cc:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 80030ce:	1d3b      	adds	r3, r7, #4
 80030d0:	2220      	movs	r2, #32
 80030d2:	2100      	movs	r1, #0
 80030d4:	4618      	mov	r0, r3
 80030d6:	f008 ff84 	bl	800bfe2 <memset>

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM14);
 80030da:	f44f 7080 	mov.w	r0, #256	@ 0x100
 80030de:	f7ff fbbb 	bl	8002858 <LL_APB1_GRP1_EnableClock>

  /* TIM14 interrupt Init */
  NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80030e2:	f7ff f8ed 	bl	80022c0 <__NVIC_GetPriorityGrouping>
 80030e6:	4603      	mov	r3, r0
 80030e8:	2200      	movs	r2, #0
 80030ea:	2100      	movs	r1, #0
 80030ec:	4618      	mov	r0, r3
 80030ee:	f7ff f93d 	bl	800236c <NVIC_EncodePriority>
 80030f2:	4603      	mov	r3, r0
 80030f4:	4619      	mov	r1, r3
 80030f6:	202d      	movs	r0, #45	@ 0x2d
 80030f8:	f7ff f90e 	bl	8002318 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 80030fc:	202d      	movs	r0, #45	@ 0x2d
 80030fe:	f7ff f8ed 	bl	80022dc <__NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  TIM_InitStruct.Prescaler = 83;
 8003102:	2353      	movs	r3, #83	@ 0x53
 8003104:	84bb      	strh	r3, [r7, #36]	@ 0x24
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8003106:	2300      	movs	r3, #0
 8003108:	62bb      	str	r3, [r7, #40]	@ 0x28
  TIM_InitStruct.Autoreload = 1000-LL_TIM_IC_FILTER_FDIV1_N2;
 800310a:	4b14      	ldr	r3, [pc, #80]	@ (800315c <MX_TIM14_Init+0xa4>)
 800310c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 800310e:	2300      	movs	r3, #0
 8003110:	633b      	str	r3, [r7, #48]	@ 0x30
  LL_TIM_Init(TIM14, &TIM_InitStruct);
 8003112:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003116:	4619      	mov	r1, r3
 8003118:	4811      	ldr	r0, [pc, #68]	@ (8003160 <MX_TIM14_Init+0xa8>)
 800311a:	f003 fb85 	bl	8006828 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM14);
 800311e:	4810      	ldr	r0, [pc, #64]	@ (8003160 <MX_TIM14_Init+0xa8>)
 8003120:	f7ff fa2b 	bl	800257a <LL_TIM_DisableARRPreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_FROZEN;
 8003124:	2300      	movs	r3, #0
 8003126:	607b      	str	r3, [r7, #4]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8003128:	2300      	movs	r3, #0
 800312a:	60bb      	str	r3, [r7, #8]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 800312c:	2300      	movs	r3, #0
 800312e:	60fb      	str	r3, [r7, #12]
  TIM_OC_InitStruct.CompareValue = 0;
 8003130:	2300      	movs	r3, #0
 8003132:	613b      	str	r3, [r7, #16]
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 8003134:	2300      	movs	r3, #0
 8003136:	617b      	str	r3, [r7, #20]
  LL_TIM_OC_Init(TIM14, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 8003138:	1d3b      	adds	r3, r7, #4
 800313a:	461a      	mov	r2, r3
 800313c:	2101      	movs	r1, #1
 800313e:	4808      	ldr	r0, [pc, #32]	@ (8003160 <MX_TIM14_Init+0xa8>)
 8003140:	f003 fc0c 	bl	800695c <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM14, LL_TIM_CHANNEL_CH1);
 8003144:	2101      	movs	r1, #1
 8003146:	4806      	ldr	r0, [pc, #24]	@ (8003160 <MX_TIM14_Init+0xa8>)
 8003148:	f7ff fa28 	bl	800259c <LL_TIM_OC_DisableFast>
  /* USER CODE BEGIN TIM14_Init 2 */
  LL_TIM_EnableIT_UPDATE(TIM14);
 800314c:	4804      	ldr	r0, [pc, #16]	@ (8003160 <MX_TIM14_Init+0xa8>)
 800314e:	f7ff fae7 	bl	8002720 <LL_TIM_EnableIT_UPDATE>
  /* USER CODE END TIM14_Init 2 */

}
 8003152:	bf00      	nop
 8003154:	3738      	adds	r7, #56	@ 0x38
 8003156:	46bd      	mov	sp, r7
 8003158:	bd80      	pop	{r7, pc}
 800315a:	bf00      	nop
 800315c:	fff003e8 	.word	0xfff003e8
 8003160:	40002000 	.word	0x40002000

08003164 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8003164:	b580      	push	{r7, lr}
 8003166:	b08e      	sub	sp, #56	@ 0x38
 8003168:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN UART4_Init 0 */

  /* USER CODE END UART4_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 800316a:	f107 031c 	add.w	r3, r7, #28
 800316e:	2200      	movs	r2, #0
 8003170:	601a      	str	r2, [r3, #0]
 8003172:	605a      	str	r2, [r3, #4]
 8003174:	609a      	str	r2, [r3, #8]
 8003176:	60da      	str	r2, [r3, #12]
 8003178:	611a      	str	r2, [r3, #16]
 800317a:	615a      	str	r2, [r3, #20]
 800317c:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800317e:	1d3b      	adds	r3, r7, #4
 8003180:	2200      	movs	r2, #0
 8003182:	601a      	str	r2, [r3, #0]
 8003184:	605a      	str	r2, [r3, #4]
 8003186:	609a      	str	r2, [r3, #8]
 8003188:	60da      	str	r2, [r3, #12]
 800318a:	611a      	str	r2, [r3, #16]
 800318c:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_UART4);
 800318e:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8003192:	f7ff fb61 	bl	8002858 <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8003196:	2004      	movs	r0, #4
 8003198:	f7ff fb46 	bl	8002828 <LL_AHB1_GRP1_EnableClock>
  /**UART4 GPIO Configuration
  PC10   ------> UART4_TX
  PC11   ------> UART4_RX
  */
  GPIO_InitStruct.Pin = GPS1_TX_Pin|GPS2_RX_Pin;
 800319c:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80031a0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80031a2:	2302      	movs	r3, #2
 80031a4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80031a6:	2303      	movs	r3, #3
 80031a8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80031aa:	2300      	movs	r3, #0
 80031ac:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80031ae:	2300      	movs	r3, #0
 80031b0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_8;
 80031b2:	2308      	movs	r3, #8
 80031b4:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80031b6:	1d3b      	adds	r3, r7, #4
 80031b8:	4619      	mov	r1, r3
 80031ba:	4811      	ldr	r0, [pc, #68]	@ (8003200 <MX_UART4_Init+0x9c>)
 80031bc:	f003 f895 	bl	80062ea <LL_GPIO_Init>

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  USART_InitStruct.BaudRate = 115200;
 80031c0:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 80031c4:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 80031c6:	2300      	movs	r3, #0
 80031c8:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 80031ca:	2300      	movs	r3, #0
 80031cc:	627b      	str	r3, [r7, #36]	@ 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 80031ce:	2300      	movs	r3, #0
 80031d0:	62bb      	str	r3, [r7, #40]	@ 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 80031d2:	230c      	movs	r3, #12
 80031d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 80031d6:	2300      	movs	r3, #0
 80031d8:	633b      	str	r3, [r7, #48]	@ 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 80031da:	2300      	movs	r3, #0
 80031dc:	637b      	str	r3, [r7, #52]	@ 0x34
  LL_USART_Init(UART4, &USART_InitStruct);
 80031de:	f107 031c 	add.w	r3, r7, #28
 80031e2:	4619      	mov	r1, r3
 80031e4:	4807      	ldr	r0, [pc, #28]	@ (8003204 <MX_UART4_Init+0xa0>)
 80031e6:	f004 f807 	bl	80071f8 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(UART4);
 80031ea:	4806      	ldr	r0, [pc, #24]	@ (8003204 <MX_UART4_Init+0xa0>)
 80031ec:	f7ff fab8 	bl	8002760 <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(UART4);
 80031f0:	4804      	ldr	r0, [pc, #16]	@ (8003204 <MX_UART4_Init+0xa0>)
 80031f2:	f7ff faa5 	bl	8002740 <LL_USART_Enable>
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 80031f6:	bf00      	nop
 80031f8:	3738      	adds	r7, #56	@ 0x38
 80031fa:	46bd      	mov	sp, r7
 80031fc:	bd80      	pop	{r7, pc}
 80031fe:	bf00      	nop
 8003200:	40020800 	.word	0x40020800
 8003204:	40004c00 	.word	0x40004c00

08003208 <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 8003208:	b580      	push	{r7, lr}
 800320a:	b08e      	sub	sp, #56	@ 0x38
 800320c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN UART5_Init 0 */

  /* USER CODE END UART5_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 800320e:	f107 031c 	add.w	r3, r7, #28
 8003212:	2200      	movs	r2, #0
 8003214:	601a      	str	r2, [r3, #0]
 8003216:	605a      	str	r2, [r3, #4]
 8003218:	609a      	str	r2, [r3, #8]
 800321a:	60da      	str	r2, [r3, #12]
 800321c:	611a      	str	r2, [r3, #16]
 800321e:	615a      	str	r2, [r3, #20]
 8003220:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003222:	1d3b      	adds	r3, r7, #4
 8003224:	2200      	movs	r2, #0
 8003226:	601a      	str	r2, [r3, #0]
 8003228:	605a      	str	r2, [r3, #4]
 800322a:	609a      	str	r2, [r3, #8]
 800322c:	60da      	str	r2, [r3, #12]
 800322e:	611a      	str	r2, [r3, #16]
 8003230:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_UART5);
 8003232:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8003236:	f7ff fb0f 	bl	8002858 <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 800323a:	2004      	movs	r0, #4
 800323c:	f7ff faf4 	bl	8002828 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOD);
 8003240:	2008      	movs	r0, #8
 8003242:	f7ff faf1 	bl	8002828 <LL_AHB1_GRP1_EnableClock>
  /**UART5 GPIO Configuration
  PC12   ------> UART5_TX
  PD2   ------> UART5_RX
  */
  GPIO_InitStruct.Pin = GPS2_TX_Pin;
 8003246:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800324a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800324c:	2302      	movs	r3, #2
 800324e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8003250:	2303      	movs	r3, #3
 8003252:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8003254:	2300      	movs	r3, #0
 8003256:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8003258:	2300      	movs	r3, #0
 800325a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_8;
 800325c:	2308      	movs	r3, #8
 800325e:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPS2_TX_GPIO_Port, &GPIO_InitStruct);
 8003260:	1d3b      	adds	r3, r7, #4
 8003262:	4619      	mov	r1, r3
 8003264:	4821      	ldr	r0, [pc, #132]	@ (80032ec <MX_UART5_Init+0xe4>)
 8003266:	f003 f840 	bl	80062ea <LL_GPIO_Init>

  GPIO_InitStruct.Pin = GPS2_RXD2_Pin;
 800326a:	2304      	movs	r3, #4
 800326c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800326e:	2302      	movs	r3, #2
 8003270:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8003272:	2303      	movs	r3, #3
 8003274:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8003276:	2300      	movs	r3, #0
 8003278:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800327a:	2300      	movs	r3, #0
 800327c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_8;
 800327e:	2308      	movs	r3, #8
 8003280:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPS2_RXD2_GPIO_Port, &GPIO_InitStruct);
 8003282:	1d3b      	adds	r3, r7, #4
 8003284:	4619      	mov	r1, r3
 8003286:	481a      	ldr	r0, [pc, #104]	@ (80032f0 <MX_UART5_Init+0xe8>)
 8003288:	f003 f82f 	bl	80062ea <LL_GPIO_Init>

  /* UART5 interrupt Init */
  NVIC_SetPriority(UART5_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 800328c:	f7ff f818 	bl	80022c0 <__NVIC_GetPriorityGrouping>
 8003290:	4603      	mov	r3, r0
 8003292:	2200      	movs	r2, #0
 8003294:	2100      	movs	r1, #0
 8003296:	4618      	mov	r0, r3
 8003298:	f7ff f868 	bl	800236c <NVIC_EncodePriority>
 800329c:	4603      	mov	r3, r0
 800329e:	4619      	mov	r1, r3
 80032a0:	2035      	movs	r0, #53	@ 0x35
 80032a2:	f7ff f839 	bl	8002318 <__NVIC_SetPriority>
  NVIC_EnableIRQ(UART5_IRQn);
 80032a6:	2035      	movs	r0, #53	@ 0x35
 80032a8:	f7ff f818 	bl	80022dc <__NVIC_EnableIRQ>

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  USART_InitStruct.BaudRate = 115200;
 80032ac:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 80032b0:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 80032b2:	2300      	movs	r3, #0
 80032b4:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 80032b6:	2300      	movs	r3, #0
 80032b8:	627b      	str	r3, [r7, #36]	@ 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 80032ba:	2300      	movs	r3, #0
 80032bc:	62bb      	str	r3, [r7, #40]	@ 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 80032be:	230c      	movs	r3, #12
 80032c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 80032c2:	2300      	movs	r3, #0
 80032c4:	633b      	str	r3, [r7, #48]	@ 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 80032c6:	2300      	movs	r3, #0
 80032c8:	637b      	str	r3, [r7, #52]	@ 0x34
  LL_USART_Init(UART5, &USART_InitStruct);
 80032ca:	f107 031c 	add.w	r3, r7, #28
 80032ce:	4619      	mov	r1, r3
 80032d0:	4808      	ldr	r0, [pc, #32]	@ (80032f4 <MX_UART5_Init+0xec>)
 80032d2:	f003 ff91 	bl	80071f8 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(UART5);
 80032d6:	4807      	ldr	r0, [pc, #28]	@ (80032f4 <MX_UART5_Init+0xec>)
 80032d8:	f7ff fa42 	bl	8002760 <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(UART5);
 80032dc:	4805      	ldr	r0, [pc, #20]	@ (80032f4 <MX_UART5_Init+0xec>)
 80032de:	f7ff fa2f 	bl	8002740 <LL_USART_Enable>
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 80032e2:	bf00      	nop
 80032e4:	3738      	adds	r7, #56	@ 0x38
 80032e6:	46bd      	mov	sp, r7
 80032e8:	bd80      	pop	{r7, pc}
 80032ea:	bf00      	nop
 80032ec:	40020800 	.word	0x40020800
 80032f0:	40020c00 	.word	0x40020c00
 80032f4:	40005000 	.word	0x40005000

080032f8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80032f8:	b580      	push	{r7, lr}
 80032fa:	b08e      	sub	sp, #56	@ 0x38
 80032fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART1_Init 0 */

  /* USER CODE END USART1_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 80032fe:	f107 031c 	add.w	r3, r7, #28
 8003302:	2200      	movs	r2, #0
 8003304:	601a      	str	r2, [r3, #0]
 8003306:	605a      	str	r2, [r3, #4]
 8003308:	609a      	str	r2, [r3, #8]
 800330a:	60da      	str	r2, [r3, #12]
 800330c:	611a      	str	r2, [r3, #16]
 800330e:	615a      	str	r2, [r3, #20]
 8003310:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003312:	1d3b      	adds	r3, r7, #4
 8003314:	2200      	movs	r2, #0
 8003316:	601a      	str	r2, [r3, #0]
 8003318:	605a      	str	r2, [r3, #4]
 800331a:	609a      	str	r2, [r3, #8]
 800331c:	60da      	str	r2, [r3, #12]
 800331e:	611a      	str	r2, [r3, #16]
 8003320:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_USART1);
 8003322:	2010      	movs	r0, #16
 8003324:	f7ff fab0 	bl	8002888 <LL_APB2_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8003328:	2001      	movs	r0, #1
 800332a:	f7ff fa7d 	bl	8002828 <LL_AHB1_GRP1_EnableClock>
  /**USART1 GPIO Configuration
  PA9   ------> USART1_TX
  */
  GPIO_InitStruct.Pin = RC_SRXL2_Pin;
 800332e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003332:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8003334:	2302      	movs	r3, #2
 8003336:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8003338:	2303      	movs	r3, #3
 800333a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800333c:	2300      	movs	r3, #0
 800333e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8003340:	2301      	movs	r3, #1
 8003342:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 8003344:	2307      	movs	r3, #7
 8003346:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(RC_SRXL2_GPIO_Port, &GPIO_InitStruct);
 8003348:	1d3b      	adds	r3, r7, #4
 800334a:	4619      	mov	r1, r3
 800334c:	4817      	ldr	r0, [pc, #92]	@ (80033ac <MX_USART1_UART_Init+0xb4>)
 800334e:	f002 ffcc 	bl	80062ea <LL_GPIO_Init>

  /* USART1 interrupt Init */
  NVIC_SetPriority(USART1_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8003352:	f7fe ffb5 	bl	80022c0 <__NVIC_GetPriorityGrouping>
 8003356:	4603      	mov	r3, r0
 8003358:	2200      	movs	r2, #0
 800335a:	2100      	movs	r1, #0
 800335c:	4618      	mov	r0, r3
 800335e:	f7ff f805 	bl	800236c <NVIC_EncodePriority>
 8003362:	4603      	mov	r3, r0
 8003364:	4619      	mov	r1, r3
 8003366:	2025      	movs	r0, #37	@ 0x25
 8003368:	f7fe ffd6 	bl	8002318 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART1_IRQn);
 800336c:	2025      	movs	r0, #37	@ 0x25
 800336e:	f7fe ffb5 	bl	80022dc <__NVIC_EnableIRQ>

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  USART_InitStruct.BaudRate = 115200;
 8003372:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 8003376:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8003378:	2300      	movs	r3, #0
 800337a:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 800337c:	2300      	movs	r3, #0
 800337e:	627b      	str	r3, [r7, #36]	@ 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8003380:	2300      	movs	r3, #0
 8003382:	62bb      	str	r3, [r7, #40]	@ 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8003384:	230c      	movs	r3, #12
 8003386:	62fb      	str	r3, [r7, #44]	@ 0x2c
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8003388:	2300      	movs	r3, #0
 800338a:	637b      	str	r3, [r7, #52]	@ 0x34
  LL_USART_Init(USART1, &USART_InitStruct);
 800338c:	f107 031c 	add.w	r3, r7, #28
 8003390:	4619      	mov	r1, r3
 8003392:	4807      	ldr	r0, [pc, #28]	@ (80033b0 <MX_USART1_UART_Init+0xb8>)
 8003394:	f003 ff30 	bl	80071f8 <LL_USART_Init>
  LL_USART_Enable(USART1);
 8003398:	4805      	ldr	r0, [pc, #20]	@ (80033b0 <MX_USART1_UART_Init+0xb8>)
 800339a:	f7ff f9d1 	bl	8002740 <LL_USART_Enable>
  LL_USART_ConfigHalfDuplexMode(USART1);
 800339e:	4804      	ldr	r0, [pc, #16]	@ (80033b0 <MX_USART1_UART_Init+0xb8>)
 80033a0:	f7ff f9f4 	bl	800278c <LL_USART_ConfigHalfDuplexMode>
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80033a4:	bf00      	nop
 80033a6:	3738      	adds	r7, #56	@ 0x38
 80033a8:	46bd      	mov	sp, r7
 80033aa:	bd80      	pop	{r7, pc}
 80033ac:	40020000 	.word	0x40020000
 80033b0:	40011000 	.word	0x40011000

080033b4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80033b4:	b580      	push	{r7, lr}
 80033b6:	b08e      	sub	sp, #56	@ 0x38
 80033b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART2_Init 0 */

  /* USER CODE END USART2_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 80033ba:	f107 031c 	add.w	r3, r7, #28
 80033be:	2200      	movs	r2, #0
 80033c0:	601a      	str	r2, [r3, #0]
 80033c2:	605a      	str	r2, [r3, #4]
 80033c4:	609a      	str	r2, [r3, #8]
 80033c6:	60da      	str	r2, [r3, #12]
 80033c8:	611a      	str	r2, [r3, #16]
 80033ca:	615a      	str	r2, [r3, #20]
 80033cc:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80033ce:	1d3b      	adds	r3, r7, #4
 80033d0:	2200      	movs	r2, #0
 80033d2:	601a      	str	r2, [r3, #0]
 80033d4:	605a      	str	r2, [r3, #4]
 80033d6:	609a      	str	r2, [r3, #8]
 80033d8:	60da      	str	r2, [r3, #12]
 80033da:	611a      	str	r2, [r3, #16]
 80033dc:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART2);
 80033de:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 80033e2:	f7ff fa39 	bl	8002858 <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOD);
 80033e6:	2008      	movs	r0, #8
 80033e8:	f7ff fa1e 	bl	8002828 <LL_AHB1_GRP1_EnableClock>
  PD3   ------> USART2_CTS
  PD4   ------> USART2_RTS
  PD5   ------> USART2_TX
  PD6   ------> USART2_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_3|LL_GPIO_PIN_4|Telm1_TX_Pin|Telm1_RX_Pin;
 80033ec:	2378      	movs	r3, #120	@ 0x78
 80033ee:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80033f0:	2302      	movs	r3, #2
 80033f2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80033f4:	2303      	movs	r3, #3
 80033f6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80033f8:	2300      	movs	r3, #0
 80033fa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80033fc:	2300      	movs	r3, #0
 80033fe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 8003400:	2307      	movs	r3, #7
 8003402:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003404:	1d3b      	adds	r3, r7, #4
 8003406:	4619      	mov	r1, r3
 8003408:	4818      	ldr	r0, [pc, #96]	@ (800346c <MX_USART2_UART_Init+0xb8>)
 800340a:	f002 ff6e 	bl	80062ea <LL_GPIO_Init>

  /* USART2 interrupt Init */
  NVIC_SetPriority(USART2_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 800340e:	f7fe ff57 	bl	80022c0 <__NVIC_GetPriorityGrouping>
 8003412:	4603      	mov	r3, r0
 8003414:	2200      	movs	r2, #0
 8003416:	2100      	movs	r1, #0
 8003418:	4618      	mov	r0, r3
 800341a:	f7fe ffa7 	bl	800236c <NVIC_EncodePriority>
 800341e:	4603      	mov	r3, r0
 8003420:	4619      	mov	r1, r3
 8003422:	2026      	movs	r0, #38	@ 0x26
 8003424:	f7fe ff78 	bl	8002318 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART2_IRQn);
 8003428:	2026      	movs	r0, #38	@ 0x26
 800342a:	f7fe ff57 	bl	80022dc <__NVIC_EnableIRQ>

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  USART_InitStruct.BaudRate = 57600;
 800342e:	f44f 4361 	mov.w	r3, #57600	@ 0xe100
 8003432:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8003434:	2300      	movs	r3, #0
 8003436:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8003438:	2300      	movs	r3, #0
 800343a:	627b      	str	r3, [r7, #36]	@ 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 800343c:	2300      	movs	r3, #0
 800343e:	62bb      	str	r3, [r7, #40]	@ 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8003440:	230c      	movs	r3, #12
 8003442:	62fb      	str	r3, [r7, #44]	@ 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8003444:	2300      	movs	r3, #0
 8003446:	633b      	str	r3, [r7, #48]	@ 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8003448:	2300      	movs	r3, #0
 800344a:	637b      	str	r3, [r7, #52]	@ 0x34
  LL_USART_Init(USART2, &USART_InitStruct);
 800344c:	f107 031c 	add.w	r3, r7, #28
 8003450:	4619      	mov	r1, r3
 8003452:	4807      	ldr	r0, [pc, #28]	@ (8003470 <MX_USART2_UART_Init+0xbc>)
 8003454:	f003 fed0 	bl	80071f8 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART2);
 8003458:	4805      	ldr	r0, [pc, #20]	@ (8003470 <MX_USART2_UART_Init+0xbc>)
 800345a:	f7ff f981 	bl	8002760 <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART2);
 800345e:	4804      	ldr	r0, [pc, #16]	@ (8003470 <MX_USART2_UART_Init+0xbc>)
 8003460:	f7ff f96e 	bl	8002740 <LL_USART_Enable>
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8003464:	bf00      	nop
 8003466:	3738      	adds	r7, #56	@ 0x38
 8003468:	46bd      	mov	sp, r7
 800346a:	bd80      	pop	{r7, pc}
 800346c:	40020c00 	.word	0x40020c00
 8003470:	40004400 	.word	0x40004400

08003474 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8003474:	b580      	push	{r7, lr}
 8003476:	b08e      	sub	sp, #56	@ 0x38
 8003478:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART3_Init 0 */

  /* USER CODE END USART3_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 800347a:	f107 031c 	add.w	r3, r7, #28
 800347e:	2200      	movs	r2, #0
 8003480:	601a      	str	r2, [r3, #0]
 8003482:	605a      	str	r2, [r3, #4]
 8003484:	609a      	str	r2, [r3, #8]
 8003486:	60da      	str	r2, [r3, #12]
 8003488:	611a      	str	r2, [r3, #16]
 800348a:	615a      	str	r2, [r3, #20]
 800348c:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800348e:	1d3b      	adds	r3, r7, #4
 8003490:	2200      	movs	r2, #0
 8003492:	601a      	str	r2, [r3, #0]
 8003494:	605a      	str	r2, [r3, #4]
 8003496:	609a      	str	r2, [r3, #8]
 8003498:	60da      	str	r2, [r3, #12]
 800349a:	611a      	str	r2, [r3, #16]
 800349c:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART3);
 800349e:	f44f 2080 	mov.w	r0, #262144	@ 0x40000
 80034a2:	f7ff f9d9 	bl	8002858 <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOD);
 80034a6:	2008      	movs	r0, #8
 80034a8:	f7ff f9be 	bl	8002828 <LL_AHB1_GRP1_EnableClock>
  PD8   ------> USART3_TX
  PD9   ------> USART3_RX
  PD11   ------> USART3_CTS
  PD12   ------> USART3_RTS
  */
  GPIO_InitStruct.Pin = Telm2_TX_Pin|Telm2_RX_Pin|LL_GPIO_PIN_11|LL_GPIO_PIN_12;
 80034ac:	f44f 53d8 	mov.w	r3, #6912	@ 0x1b00
 80034b0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80034b2:	2302      	movs	r3, #2
 80034b4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80034b6:	2303      	movs	r3, #3
 80034b8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80034ba:	2300      	movs	r3, #0
 80034bc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80034be:	2300      	movs	r3, #0
 80034c0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 80034c2:	2307      	movs	r3, #7
 80034c4:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80034c6:	1d3b      	adds	r3, r7, #4
 80034c8:	4619      	mov	r1, r3
 80034ca:	4811      	ldr	r0, [pc, #68]	@ (8003510 <MX_USART3_UART_Init+0x9c>)
 80034cc:	f002 ff0d 	bl	80062ea <LL_GPIO_Init>

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  USART_InitStruct.BaudRate = 115200;
 80034d0:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 80034d4:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 80034d6:	2300      	movs	r3, #0
 80034d8:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 80034da:	2300      	movs	r3, #0
 80034dc:	627b      	str	r3, [r7, #36]	@ 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 80034de:	2300      	movs	r3, #0
 80034e0:	62bb      	str	r3, [r7, #40]	@ 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 80034e2:	230c      	movs	r3, #12
 80034e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 80034e6:	2300      	movs	r3, #0
 80034e8:	633b      	str	r3, [r7, #48]	@ 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 80034ea:	2300      	movs	r3, #0
 80034ec:	637b      	str	r3, [r7, #52]	@ 0x34
  LL_USART_Init(USART3, &USART_InitStruct);
 80034ee:	f107 031c 	add.w	r3, r7, #28
 80034f2:	4619      	mov	r1, r3
 80034f4:	4807      	ldr	r0, [pc, #28]	@ (8003514 <MX_USART3_UART_Init+0xa0>)
 80034f6:	f003 fe7f 	bl	80071f8 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART3);
 80034fa:	4806      	ldr	r0, [pc, #24]	@ (8003514 <MX_USART3_UART_Init+0xa0>)
 80034fc:	f7ff f930 	bl	8002760 <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART3);
 8003500:	4804      	ldr	r0, [pc, #16]	@ (8003514 <MX_USART3_UART_Init+0xa0>)
 8003502:	f7ff f91d 	bl	8002740 <LL_USART_Enable>
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8003506:	bf00      	nop
 8003508:	3738      	adds	r7, #56	@ 0x38
 800350a:	46bd      	mov	sp, r7
 800350c:	bd80      	pop	{r7, pc}
 800350e:	bf00      	nop
 8003510:	40020c00 	.word	0x40020c00
 8003514:	40004800 	.word	0x40004800

08003518 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003518:	b580      	push	{r7, lr}
 800351a:	b086      	sub	sp, #24
 800351c:	af00      	add	r7, sp, #0
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800351e:	463b      	mov	r3, r7
 8003520:	2200      	movs	r2, #0
 8003522:	601a      	str	r2, [r3, #0]
 8003524:	605a      	str	r2, [r3, #4]
 8003526:	609a      	str	r2, [r3, #8]
 8003528:	60da      	str	r2, [r3, #12]
 800352a:	611a      	str	r2, [r3, #16]
 800352c:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOE);
 800352e:	2010      	movs	r0, #16
 8003530:	f7ff f97a 	bl	8002828 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOH);
 8003534:	2080      	movs	r0, #128	@ 0x80
 8003536:	f7ff f977 	bl	8002828 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 800353a:	2004      	movs	r0, #4
 800353c:	f7ff f974 	bl	8002828 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8003540:	2001      	movs	r0, #1
 8003542:	f7ff f971 	bl	8002828 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8003546:	2002      	movs	r0, #2
 8003548:	f7ff f96e 	bl	8002828 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOD);
 800354c:	2008      	movs	r0, #8
 800354e:	f7ff f96b 	bl	8002828 <LL_AHB1_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(GPIOE, LED_BLUE_Pin|GYRO1_NSS_Pin|LED_RED_Pin|LED_YELLOW_Pin);
 8003552:	2127      	movs	r1, #39	@ 0x27
 8003554:	4815      	ldr	r0, [pc, #84]	@ (80035ac <MX_GPIO_Init+0x94>)
 8003556:	f7ff f958 	bl	800280a <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GPS1_SW_LED_GPIO_Port, GPS1_SW_LED_Pin);
 800355a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800355e:	4814      	ldr	r0, [pc, #80]	@ (80035b0 <MX_GPIO_Init+0x98>)
 8003560:	f7ff f953 	bl	800280a <LL_GPIO_ResetOutputPin>

  /**/
  GPIO_InitStruct.Pin = LED_BLUE_Pin|GYRO1_NSS_Pin|LED_RED_Pin|LED_YELLOW_Pin;
 8003564:	2327      	movs	r3, #39	@ 0x27
 8003566:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8003568:	2301      	movs	r3, #1
 800356a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800356c:	2300      	movs	r3, #0
 800356e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8003570:	2300      	movs	r3, #0
 8003572:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8003574:	2300      	movs	r3, #0
 8003576:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003578:	463b      	mov	r3, r7
 800357a:	4619      	mov	r1, r3
 800357c:	480b      	ldr	r0, [pc, #44]	@ (80035ac <MX_GPIO_Init+0x94>)
 800357e:	f002 feb4 	bl	80062ea <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = GPS1_SW_LED_Pin;
 8003582:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003586:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8003588:	2301      	movs	r3, #1
 800358a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800358c:	2300      	movs	r3, #0
 800358e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8003590:	2300      	movs	r3, #0
 8003592:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8003594:	2300      	movs	r3, #0
 8003596:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPS1_SW_LED_GPIO_Port, &GPIO_InitStruct);
 8003598:	463b      	mov	r3, r7
 800359a:	4619      	mov	r1, r3
 800359c:	4804      	ldr	r0, [pc, #16]	@ (80035b0 <MX_GPIO_Init+0x98>)
 800359e:	f002 fea4 	bl	80062ea <LL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 80035a2:	bf00      	nop
 80035a4:	3718      	adds	r7, #24
 80035a6:	46bd      	mov	sp, r7
 80035a8:	bd80      	pop	{r7, pc}
 80035aa:	bf00      	nop
 80035ac:	40021000 	.word	0x40021000
 80035b0:	40020c00 	.word	0x40020c00

080035b4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80035b4:	b480      	push	{r7}
 80035b6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80035b8:	b672      	cpsid	i
}
 80035ba:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80035bc:	bf00      	nop
 80035be:	e7fd      	b.n	80035bc <Error_Handler+0x8>

080035c0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80035c0:	b480      	push	{r7}
 80035c2:	b083      	sub	sp, #12
 80035c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80035c6:	2300      	movs	r3, #0
 80035c8:	607b      	str	r3, [r7, #4]
 80035ca:	4b10      	ldr	r3, [pc, #64]	@ (800360c <HAL_MspInit+0x4c>)
 80035cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035ce:	4a0f      	ldr	r2, [pc, #60]	@ (800360c <HAL_MspInit+0x4c>)
 80035d0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80035d4:	6453      	str	r3, [r2, #68]	@ 0x44
 80035d6:	4b0d      	ldr	r3, [pc, #52]	@ (800360c <HAL_MspInit+0x4c>)
 80035d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035da:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80035de:	607b      	str	r3, [r7, #4]
 80035e0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80035e2:	2300      	movs	r3, #0
 80035e4:	603b      	str	r3, [r7, #0]
 80035e6:	4b09      	ldr	r3, [pc, #36]	@ (800360c <HAL_MspInit+0x4c>)
 80035e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035ea:	4a08      	ldr	r2, [pc, #32]	@ (800360c <HAL_MspInit+0x4c>)
 80035ec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80035f0:	6413      	str	r3, [r2, #64]	@ 0x40
 80035f2:	4b06      	ldr	r3, [pc, #24]	@ (800360c <HAL_MspInit+0x4c>)
 80035f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035f6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80035fa:	603b      	str	r3, [r7, #0]
 80035fc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80035fe:	bf00      	nop
 8003600:	370c      	adds	r7, #12
 8003602:	46bd      	mov	sp, r7
 8003604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003608:	4770      	bx	lr
 800360a:	bf00      	nop
 800360c:	40023800 	.word	0x40023800

08003610 <LL_TIM_EnableCounter>:
{
 8003610:	b480      	push	{r7}
 8003612:	b083      	sub	sp, #12
 8003614:	af00      	add	r7, sp, #0
 8003616:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	f043 0201 	orr.w	r2, r3, #1
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	601a      	str	r2, [r3, #0]
}
 8003624:	bf00      	nop
 8003626:	370c      	adds	r7, #12
 8003628:	46bd      	mov	sp, r7
 800362a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800362e:	4770      	bx	lr

08003630 <LL_TIM_DisableCounter>:
{
 8003630:	b480      	push	{r7}
 8003632:	b083      	sub	sp, #12
 8003634:	af00      	add	r7, sp, #0
 8003636:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_CEN);
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	f023 0201 	bic.w	r2, r3, #1
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	601a      	str	r2, [r3, #0]
}
 8003644:	bf00      	nop
 8003646:	370c      	adds	r7, #12
 8003648:	46bd      	mov	sp, r7
 800364a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800364e:	4770      	bx	lr

08003650 <LL_TIM_SetCounter>:
{
 8003650:	b480      	push	{r7}
 8003652:	b083      	sub	sp, #12
 8003654:	af00      	add	r7, sp, #0
 8003656:	6078      	str	r0, [r7, #4]
 8003658:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CNT, Counter);
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	683a      	ldr	r2, [r7, #0]
 800365e:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8003660:	bf00      	nop
 8003662:	370c      	adds	r7, #12
 8003664:	46bd      	mov	sp, r7
 8003666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800366a:	4770      	bx	lr

0800366c <LL_TIM_ClearFlag_UPDATE>:
{
 800366c:	b480      	push	{r7}
 800366e:	b083      	sub	sp, #12
 8003670:	af00      	add	r7, sp, #0
 8003672:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	f06f 0201 	mvn.w	r2, #1
 800367a:	611a      	str	r2, [r3, #16]
}
 800367c:	bf00      	nop
 800367e:	370c      	adds	r7, #12
 8003680:	46bd      	mov	sp, r7
 8003682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003686:	4770      	bx	lr

08003688 <LL_TIM_IsActiveFlag_UPDATE>:
{
 8003688:	b480      	push	{r7}
 800368a:	b083      	sub	sp, #12
 800368c:	af00      	add	r7, sp, #0
 800368e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	691b      	ldr	r3, [r3, #16]
 8003694:	f003 0301 	and.w	r3, r3, #1
 8003698:	2b01      	cmp	r3, #1
 800369a:	d101      	bne.n	80036a0 <LL_TIM_IsActiveFlag_UPDATE+0x18>
 800369c:	2301      	movs	r3, #1
 800369e:	e000      	b.n	80036a2 <LL_TIM_IsActiveFlag_UPDATE+0x1a>
 80036a0:	2300      	movs	r3, #0
}
 80036a2:	4618      	mov	r0, r3
 80036a4:	370c      	adds	r7, #12
 80036a6:	46bd      	mov	sp, r7
 80036a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ac:	4770      	bx	lr

080036ae <LL_USART_IsActiveFlag_RXNE>:
{
 80036ae:	b480      	push	{r7}
 80036b0:	b083      	sub	sp, #12
 80036b2:	af00      	add	r7, sp, #0
 80036b4:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_RXNE) == (USART_SR_RXNE));
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	f003 0320 	and.w	r3, r3, #32
 80036be:	2b20      	cmp	r3, #32
 80036c0:	bf0c      	ite	eq
 80036c2:	2301      	moveq	r3, #1
 80036c4:	2300      	movne	r3, #0
 80036c6:	b2db      	uxtb	r3, r3
}
 80036c8:	4618      	mov	r0, r3
 80036ca:	370c      	adds	r7, #12
 80036cc:	46bd      	mov	sp, r7
 80036ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d2:	4770      	bx	lr

080036d4 <LL_USART_ClearFlag_RXNE>:
{
 80036d4:	b480      	push	{r7}
 80036d6:	b083      	sub	sp, #12
 80036d8:	af00      	add	r7, sp, #0
 80036da:	6078      	str	r0, [r7, #4]
  WRITE_REG(USARTx->SR, ~(USART_SR_RXNE));
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	f06f 0220 	mvn.w	r2, #32
 80036e2:	601a      	str	r2, [r3, #0]
}
 80036e4:	bf00      	nop
 80036e6:	370c      	adds	r7, #12
 80036e8:	46bd      	mov	sp, r7
 80036ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ee:	4770      	bx	lr

080036f0 <LL_USART_ReceiveData8>:
{
 80036f0:	b480      	push	{r7}
 80036f2:	b083      	sub	sp, #12
 80036f4:	af00      	add	r7, sp, #0
 80036f6:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(USARTx->DR, USART_DR_DR));
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	685b      	ldr	r3, [r3, #4]
 80036fc:	b2db      	uxtb	r3, r3
}
 80036fe:	4618      	mov	r0, r3
 8003700:	370c      	adds	r7, #12
 8003702:	46bd      	mov	sp, r7
 8003704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003708:	4770      	bx	lr

0800370a <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800370a:	b480      	push	{r7}
 800370c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800370e:	bf00      	nop
 8003710:	e7fd      	b.n	800370e <NMI_Handler+0x4>

08003712 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003712:	b480      	push	{r7}
 8003714:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003716:	bf00      	nop
 8003718:	e7fd      	b.n	8003716 <HardFault_Handler+0x4>

0800371a <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800371a:	b480      	push	{r7}
 800371c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800371e:	bf00      	nop
 8003720:	e7fd      	b.n	800371e <MemManage_Handler+0x4>

08003722 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003722:	b480      	push	{r7}
 8003724:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003726:	bf00      	nop
 8003728:	e7fd      	b.n	8003726 <BusFault_Handler+0x4>

0800372a <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800372a:	b480      	push	{r7}
 800372c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800372e:	bf00      	nop
 8003730:	e7fd      	b.n	800372e <UsageFault_Handler+0x4>

08003732 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003732:	b480      	push	{r7}
 8003734:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003736:	bf00      	nop
 8003738:	46bd      	mov	sp, r7
 800373a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800373e:	4770      	bx	lr

08003740 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003740:	b480      	push	{r7}
 8003742:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003744:	bf00      	nop
 8003746:	46bd      	mov	sp, r7
 8003748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800374c:	4770      	bx	lr

0800374e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800374e:	b480      	push	{r7}
 8003750:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003752:	bf00      	nop
 8003754:	46bd      	mov	sp, r7
 8003756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800375a:	4770      	bx	lr

0800375c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800375c:	b580      	push	{r7, lr}
 800375e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003760:	f000 f9ea 	bl	8003b38 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003764:	bf00      	nop
 8003766:	bd80      	pop	{r7, pc}

08003768 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8003768:	b580      	push	{r7, lr}
 800376a:	b082      	sub	sp, #8
 800376c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

	if(LL_USART_IsActiveFlag_RXNE(USART1))
 800376e:	4814      	ldr	r0, [pc, #80]	@ (80037c0 <USART1_IRQHandler+0x58>)
 8003770:	f7ff ff9d 	bl	80036ae <LL_USART_IsActiveFlag_RXNE>
 8003774:	4603      	mov	r3, r0
 8003776:	2b00      	cmp	r3, #0
 8003778:	d01d      	beq.n	80037b6 <USART1_IRQHandler+0x4e>
	{
		LL_USART_ClearFlag_RXNE(USART1);
 800377a:	4811      	ldr	r0, [pc, #68]	@ (80037c0 <USART1_IRQHandler+0x58>)
 800377c:	f7ff ffaa 	bl	80036d4 <LL_USART_ClearFlag_RXNE>
		uint8_t uart1_rx_data = LL_USART_ReceiveData8(USART1);
 8003780:	480f      	ldr	r0, [pc, #60]	@ (80037c0 <USART1_IRQHandler+0x58>)
 8003782:	f7ff ffb5 	bl	80036f0 <LL_USART_ReceiveData8>
 8003786:	4603      	mov	r3, r0
 8003788:	71fb      	strb	r3, [r7, #7]

		RC_rxFlag.half_using = 1;
 800378a:	4a0e      	ldr	r2, [pc, #56]	@ (80037c4 <USART1_IRQHandler+0x5c>)
 800378c:	7813      	ldrb	r3, [r2, #0]
 800378e:	f043 0302 	orr.w	r3, r3, #2
 8003792:	7013      	strb	r3, [r2, #0]
		RC_rxFlag.uart = 1;
 8003794:	4a0b      	ldr	r2, [pc, #44]	@ (80037c4 <USART1_IRQHandler+0x5c>)
 8003796:	7813      	ldrb	r3, [r2, #0]
 8003798:	f043 0304 	orr.w	r3, r3, #4
 800379c:	7013      	strb	r3, [r2, #0]

		LL_TIM_EnableCounter(TIM14);
 800379e:	480a      	ldr	r0, [pc, #40]	@ (80037c8 <USART1_IRQHandler+0x60>)
 80037a0:	f7ff ff36 	bl	8003610 <LL_TIM_EnableCounter>
		LL_TIM_SetCounter(TIM14, 0);
 80037a4:	2100      	movs	r1, #0
 80037a6:	4808      	ldr	r0, [pc, #32]	@ (80037c8 <USART1_IRQHandler+0x60>)
 80037a8:	f7ff ff52 	bl	8003650 <LL_TIM_SetCounter>

		RB_write(&RC_rxRingFifo, uart1_rx_data);
 80037ac:	79fb      	ldrb	r3, [r7, #7]
 80037ae:	4619      	mov	r1, r3
 80037b0:	4806      	ldr	r0, [pc, #24]	@ (80037cc <USART1_IRQHandler+0x64>)
 80037b2:	f7fd fc91 	bl	80010d8 <RB_write>

  /* USER CODE END USART1_IRQn 0 */
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80037b6:	bf00      	nop
 80037b8:	3708      	adds	r7, #8
 80037ba:	46bd      	mov	sp, r7
 80037bc:	bd80      	pop	{r7, pc}
 80037be:	bf00      	nop
 80037c0:	40011000 	.word	0x40011000
 80037c4:	2000036c 	.word	0x2000036c
 80037c8:	40002000 	.word	0x40002000
 80037cc:	20000360 	.word	0x20000360

080037d0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80037d0:	b580      	push	{r7, lr}
 80037d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

	if(LL_USART_IsActiveFlag_RXNE(USART2))
 80037d4:	480a      	ldr	r0, [pc, #40]	@ (8003800 <USART2_IRQHandler+0x30>)
 80037d6:	f7ff ff6a 	bl	80036ae <LL_USART_IsActiveFlag_RXNE>
 80037da:	4603      	mov	r3, r0
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d00c      	beq.n	80037fa <USART2_IRQHandler+0x2a>
	{
		LL_USART_ClearFlag_RXNE(USART2);
 80037e0:	4807      	ldr	r0, [pc, #28]	@ (8003800 <USART2_IRQHandler+0x30>)
 80037e2:	f7ff ff77 	bl	80036d4 <LL_USART_ClearFlag_RXNE>

		uart2_rx_data = LL_USART_ReceiveData8(USART2);
 80037e6:	4806      	ldr	r0, [pc, #24]	@ (8003800 <USART2_IRQHandler+0x30>)
 80037e8:	f7ff ff82 	bl	80036f0 <LL_USART_ReceiveData8>
 80037ec:	4603      	mov	r3, r0
 80037ee:	461a      	mov	r2, r3
 80037f0:	4b04      	ldr	r3, [pc, #16]	@ (8003804 <USART2_IRQHandler+0x34>)
 80037f2:	701a      	strb	r2, [r3, #0]
		uart2_rx_flag = 1;
 80037f4:	4b04      	ldr	r3, [pc, #16]	@ (8003808 <USART2_IRQHandler+0x38>)
 80037f6:	2201      	movs	r2, #1
 80037f8:	701a      	strb	r2, [r3, #0]
	}
  /* USER CODE END USART2_IRQn 0 */
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80037fa:	bf00      	nop
 80037fc:	bd80      	pop	{r7, pc}
 80037fe:	bf00      	nop
 8003800:	40004400 	.word	0x40004400
 8003804:	2000059b 	.word	0x2000059b
 8003808:	2000059a 	.word	0x2000059a

0800380c <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 800380c:	b580      	push	{r7, lr}
 800380e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */
	if(LL_TIM_IsActiveFlag_UPDATE(TIM13))
 8003810:	4807      	ldr	r0, [pc, #28]	@ (8003830 <TIM8_UP_TIM13_IRQHandler+0x24>)
 8003812:	f7ff ff39 	bl	8003688 <LL_TIM_IsActiveFlag_UPDATE>
 8003816:	4603      	mov	r3, r0
 8003818:	2b00      	cmp	r3, #0
 800381a:	d007      	beq.n	800382c <TIM8_UP_TIM13_IRQHandler+0x20>
	{
		LL_TIM_ClearFlag_UPDATE(TIM13);
 800381c:	4804      	ldr	r0, [pc, #16]	@ (8003830 <TIM8_UP_TIM13_IRQHandler+0x24>)
 800381e:	f7ff ff25 	bl	800366c <LL_TIM_ClearFlag_UPDATE>
		system_time.time_boot_ms++;
 8003822:	4b04      	ldr	r3, [pc, #16]	@ (8003834 <TIM8_UP_TIM13_IRQHandler+0x28>)
 8003824:	689b      	ldr	r3, [r3, #8]
 8003826:	3301      	adds	r3, #1
 8003828:	4a02      	ldr	r2, [pc, #8]	@ (8003834 <TIM8_UP_TIM13_IRQHandler+0x28>)
 800382a:	6093      	str	r3, [r2, #8]

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 800382c:	bf00      	nop
 800382e:	bd80      	pop	{r7, pc}
 8003830:	40001c00 	.word	0x40001c00
 8003834:	200003ec 	.word	0x200003ec

08003838 <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 8003838:	b580      	push	{r7, lr}
 800383a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */
	if(LL_TIM_IsActiveFlag_UPDATE(TIM14))
 800383c:	4817      	ldr	r0, [pc, #92]	@ (800389c <TIM8_TRG_COM_TIM14_IRQHandler+0x64>)
 800383e:	f7ff ff23 	bl	8003688 <LL_TIM_IsActiveFlag_UPDATE>
 8003842:	4603      	mov	r3, r0
 8003844:	2b00      	cmp	r3, #0
 8003846:	d027      	beq.n	8003898 <TIM8_TRG_COM_TIM14_IRQHandler+0x60>
	{

		LL_TIM_ClearFlag_UPDATE(TIM14);
 8003848:	4814      	ldr	r0, [pc, #80]	@ (800389c <TIM8_TRG_COM_TIM14_IRQHandler+0x64>)
 800384a:	f7ff ff0f 	bl	800366c <LL_TIM_ClearFlag_UPDATE>

		if(RC_rxFlag.half_using == 1 && RC_rxFlag.half_tx == 0){
 800384e:	4b14      	ldr	r3, [pc, #80]	@ (80038a0 <TIM8_TRG_COM_TIM14_IRQHandler+0x68>)
 8003850:	781b      	ldrb	r3, [r3, #0]
 8003852:	f003 0302 	and.w	r3, r3, #2
 8003856:	b2db      	uxtb	r3, r3
 8003858:	2b00      	cmp	r3, #0
 800385a:	d010      	beq.n	800387e <TIM8_TRG_COM_TIM14_IRQHandler+0x46>
 800385c:	4b10      	ldr	r3, [pc, #64]	@ (80038a0 <TIM8_TRG_COM_TIM14_IRQHandler+0x68>)
 800385e:	781b      	ldrb	r3, [r3, #0]
 8003860:	f003 0301 	and.w	r3, r3, #1
 8003864:	b2db      	uxtb	r3, r3
 8003866:	2b00      	cmp	r3, #0
 8003868:	d109      	bne.n	800387e <TIM8_TRG_COM_TIM14_IRQHandler+0x46>
			RC_rxFlag.half_using = 0;
 800386a:	4a0d      	ldr	r2, [pc, #52]	@ (80038a0 <TIM8_TRG_COM_TIM14_IRQHandler+0x68>)
 800386c:	7813      	ldrb	r3, [r2, #0]
 800386e:	f023 0302 	bic.w	r3, r3, #2
 8003872:	7013      	strb	r3, [r2, #0]
			LL_TIM_SetCounter(TIM14, 0);
 8003874:	2100      	movs	r1, #0
 8003876:	4809      	ldr	r0, [pc, #36]	@ (800389c <TIM8_TRG_COM_TIM14_IRQHandler+0x64>)
 8003878:	f7ff feea 	bl	8003650 <LL_TIM_SetCounter>
	}
  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 800387c:	e00c      	b.n	8003898 <TIM8_TRG_COM_TIM14_IRQHandler+0x60>
			RC_rxFlag.half_using = 1;
 800387e:	4a08      	ldr	r2, [pc, #32]	@ (80038a0 <TIM8_TRG_COM_TIM14_IRQHandler+0x68>)
 8003880:	7813      	ldrb	r3, [r2, #0]
 8003882:	f043 0302 	orr.w	r3, r3, #2
 8003886:	7013      	strb	r3, [r2, #0]
			RC_rxFlag.half_tx = 0;
 8003888:	4a05      	ldr	r2, [pc, #20]	@ (80038a0 <TIM8_TRG_COM_TIM14_IRQHandler+0x68>)
 800388a:	7813      	ldrb	r3, [r2, #0]
 800388c:	f023 0301 	bic.w	r3, r3, #1
 8003890:	7013      	strb	r3, [r2, #0]
			LL_TIM_DisableCounter(TIM14);
 8003892:	4802      	ldr	r0, [pc, #8]	@ (800389c <TIM8_TRG_COM_TIM14_IRQHandler+0x64>)
 8003894:	f7ff fecc 	bl	8003630 <LL_TIM_DisableCounter>
}
 8003898:	bf00      	nop
 800389a:	bd80      	pop	{r7, pc}
 800389c:	40002000 	.word	0x40002000
 80038a0:	2000036c 	.word	0x2000036c

080038a4 <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 80038a4:	b480      	push	{r7}
 80038a6:	af00      	add	r7, sp, #0

  /* USER CODE END UART5_IRQn 0 */
  /* USER CODE BEGIN UART5_IRQn 1 */

  /* USER CODE END UART5_IRQn 1 */
}
 80038a8:	bf00      	nop
 80038aa:	46bd      	mov	sp, r7
 80038ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b0:	4770      	bx	lr
	...

080038b4 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80038b4:	b580      	push	{r7, lr}
 80038b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80038b8:	4802      	ldr	r0, [pc, #8]	@ (80038c4 <OTG_FS_IRQHandler+0x10>)
 80038ba:	f000 fd73 	bl	80043a4 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80038be:	bf00      	nop
 80038c0:	bd80      	pop	{r7, pc}
 80038c2:	bf00      	nop
 80038c4:	20001a84 	.word	0x20001a84

080038c8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80038c8:	b480      	push	{r7}
 80038ca:	af00      	add	r7, sp, #0
  return 1;
 80038cc:	2301      	movs	r3, #1
}
 80038ce:	4618      	mov	r0, r3
 80038d0:	46bd      	mov	sp, r7
 80038d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d6:	4770      	bx	lr

080038d8 <_kill>:

int _kill(int pid, int sig)
{
 80038d8:	b580      	push	{r7, lr}
 80038da:	b082      	sub	sp, #8
 80038dc:	af00      	add	r7, sp, #0
 80038de:	6078      	str	r0, [r7, #4]
 80038e0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80038e2:	f008 fbe1 	bl	800c0a8 <__errno>
 80038e6:	4603      	mov	r3, r0
 80038e8:	2216      	movs	r2, #22
 80038ea:	601a      	str	r2, [r3, #0]
  return -1;
 80038ec:	f04f 33ff 	mov.w	r3, #4294967295
}
 80038f0:	4618      	mov	r0, r3
 80038f2:	3708      	adds	r7, #8
 80038f4:	46bd      	mov	sp, r7
 80038f6:	bd80      	pop	{r7, pc}

080038f8 <_exit>:

void _exit (int status)
{
 80038f8:	b580      	push	{r7, lr}
 80038fa:	b082      	sub	sp, #8
 80038fc:	af00      	add	r7, sp, #0
 80038fe:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003900:	f04f 31ff 	mov.w	r1, #4294967295
 8003904:	6878      	ldr	r0, [r7, #4]
 8003906:	f7ff ffe7 	bl	80038d8 <_kill>
  while (1) {}    /* Make sure we hang here */
 800390a:	bf00      	nop
 800390c:	e7fd      	b.n	800390a <_exit+0x12>

0800390e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800390e:	b580      	push	{r7, lr}
 8003910:	b086      	sub	sp, #24
 8003912:	af00      	add	r7, sp, #0
 8003914:	60f8      	str	r0, [r7, #12]
 8003916:	60b9      	str	r1, [r7, #8]
 8003918:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800391a:	2300      	movs	r3, #0
 800391c:	617b      	str	r3, [r7, #20]
 800391e:	e00a      	b.n	8003936 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003920:	f3af 8000 	nop.w
 8003924:	4601      	mov	r1, r0
 8003926:	68bb      	ldr	r3, [r7, #8]
 8003928:	1c5a      	adds	r2, r3, #1
 800392a:	60ba      	str	r2, [r7, #8]
 800392c:	b2ca      	uxtb	r2, r1
 800392e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003930:	697b      	ldr	r3, [r7, #20]
 8003932:	3301      	adds	r3, #1
 8003934:	617b      	str	r3, [r7, #20]
 8003936:	697a      	ldr	r2, [r7, #20]
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	429a      	cmp	r2, r3
 800393c:	dbf0      	blt.n	8003920 <_read+0x12>
  }

  return len;
 800393e:	687b      	ldr	r3, [r7, #4]
}
 8003940:	4618      	mov	r0, r3
 8003942:	3718      	adds	r7, #24
 8003944:	46bd      	mov	sp, r7
 8003946:	bd80      	pop	{r7, pc}

08003948 <_close>:
  }
  return len;
}

int _close(int file)
{
 8003948:	b480      	push	{r7}
 800394a:	b083      	sub	sp, #12
 800394c:	af00      	add	r7, sp, #0
 800394e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003950:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003954:	4618      	mov	r0, r3
 8003956:	370c      	adds	r7, #12
 8003958:	46bd      	mov	sp, r7
 800395a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800395e:	4770      	bx	lr

08003960 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003960:	b480      	push	{r7}
 8003962:	b083      	sub	sp, #12
 8003964:	af00      	add	r7, sp, #0
 8003966:	6078      	str	r0, [r7, #4]
 8003968:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800396a:	683b      	ldr	r3, [r7, #0]
 800396c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003970:	605a      	str	r2, [r3, #4]
  return 0;
 8003972:	2300      	movs	r3, #0
}
 8003974:	4618      	mov	r0, r3
 8003976:	370c      	adds	r7, #12
 8003978:	46bd      	mov	sp, r7
 800397a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800397e:	4770      	bx	lr

08003980 <_isatty>:

int _isatty(int file)
{
 8003980:	b480      	push	{r7}
 8003982:	b083      	sub	sp, #12
 8003984:	af00      	add	r7, sp, #0
 8003986:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003988:	2301      	movs	r3, #1
}
 800398a:	4618      	mov	r0, r3
 800398c:	370c      	adds	r7, #12
 800398e:	46bd      	mov	sp, r7
 8003990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003994:	4770      	bx	lr

08003996 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003996:	b480      	push	{r7}
 8003998:	b085      	sub	sp, #20
 800399a:	af00      	add	r7, sp, #0
 800399c:	60f8      	str	r0, [r7, #12]
 800399e:	60b9      	str	r1, [r7, #8]
 80039a0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80039a2:	2300      	movs	r3, #0
}
 80039a4:	4618      	mov	r0, r3
 80039a6:	3714      	adds	r7, #20
 80039a8:	46bd      	mov	sp, r7
 80039aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ae:	4770      	bx	lr

080039b0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80039b0:	b580      	push	{r7, lr}
 80039b2:	b086      	sub	sp, #24
 80039b4:	af00      	add	r7, sp, #0
 80039b6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80039b8:	4a14      	ldr	r2, [pc, #80]	@ (8003a0c <_sbrk+0x5c>)
 80039ba:	4b15      	ldr	r3, [pc, #84]	@ (8003a10 <_sbrk+0x60>)
 80039bc:	1ad3      	subs	r3, r2, r3
 80039be:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80039c0:	697b      	ldr	r3, [r7, #20]
 80039c2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80039c4:	4b13      	ldr	r3, [pc, #76]	@ (8003a14 <_sbrk+0x64>)
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d102      	bne.n	80039d2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80039cc:	4b11      	ldr	r3, [pc, #68]	@ (8003a14 <_sbrk+0x64>)
 80039ce:	4a12      	ldr	r2, [pc, #72]	@ (8003a18 <_sbrk+0x68>)
 80039d0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80039d2:	4b10      	ldr	r3, [pc, #64]	@ (8003a14 <_sbrk+0x64>)
 80039d4:	681a      	ldr	r2, [r3, #0]
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	4413      	add	r3, r2
 80039da:	693a      	ldr	r2, [r7, #16]
 80039dc:	429a      	cmp	r2, r3
 80039de:	d207      	bcs.n	80039f0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80039e0:	f008 fb62 	bl	800c0a8 <__errno>
 80039e4:	4603      	mov	r3, r0
 80039e6:	220c      	movs	r2, #12
 80039e8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80039ea:	f04f 33ff 	mov.w	r3, #4294967295
 80039ee:	e009      	b.n	8003a04 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80039f0:	4b08      	ldr	r3, [pc, #32]	@ (8003a14 <_sbrk+0x64>)
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80039f6:	4b07      	ldr	r3, [pc, #28]	@ (8003a14 <_sbrk+0x64>)
 80039f8:	681a      	ldr	r2, [r3, #0]
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	4413      	add	r3, r2
 80039fe:	4a05      	ldr	r2, [pc, #20]	@ (8003a14 <_sbrk+0x64>)
 8003a00:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003a02:	68fb      	ldr	r3, [r7, #12]
}
 8003a04:	4618      	mov	r0, r3
 8003a06:	3718      	adds	r7, #24
 8003a08:	46bd      	mov	sp, r7
 8003a0a:	bd80      	pop	{r7, pc}
 8003a0c:	20020000 	.word	0x20020000
 8003a10:	00000400 	.word	0x00000400
 8003a14:	2000059c 	.word	0x2000059c
 8003a18:	200022d8 	.word	0x200022d8

08003a1c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003a1c:	b480      	push	{r7}
 8003a1e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003a20:	4b06      	ldr	r3, [pc, #24]	@ (8003a3c <SystemInit+0x20>)
 8003a22:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a26:	4a05      	ldr	r2, [pc, #20]	@ (8003a3c <SystemInit+0x20>)
 8003a28:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003a2c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003a30:	bf00      	nop
 8003a32:	46bd      	mov	sp, r7
 8003a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a38:	4770      	bx	lr
 8003a3a:	bf00      	nop
 8003a3c:	e000ed00 	.word	0xe000ed00

08003a40 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003a40:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003a78 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8003a44:	f7ff ffea 	bl	8003a1c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003a48:	480c      	ldr	r0, [pc, #48]	@ (8003a7c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003a4a:	490d      	ldr	r1, [pc, #52]	@ (8003a80 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003a4c:	4a0d      	ldr	r2, [pc, #52]	@ (8003a84 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003a4e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003a50:	e002      	b.n	8003a58 <LoopCopyDataInit>

08003a52 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003a52:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003a54:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003a56:	3304      	adds	r3, #4

08003a58 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003a58:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003a5a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003a5c:	d3f9      	bcc.n	8003a52 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003a5e:	4a0a      	ldr	r2, [pc, #40]	@ (8003a88 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003a60:	4c0a      	ldr	r4, [pc, #40]	@ (8003a8c <LoopFillZerobss+0x22>)
  movs r3, #0
 8003a62:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003a64:	e001      	b.n	8003a6a <LoopFillZerobss>

08003a66 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003a66:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003a68:	3204      	adds	r2, #4

08003a6a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003a6a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003a6c:	d3fb      	bcc.n	8003a66 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003a6e:	f008 fb21 	bl	800c0b4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003a72:	f7fe ff37 	bl	80028e4 <main>
  bx  lr    
 8003a76:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8003a78:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003a7c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003a80:	200002c8 	.word	0x200002c8
  ldr r2, =_sidata
 8003a84:	0800e0ec 	.word	0x0800e0ec
  ldr r2, =_sbss
 8003a88:	200002c8 	.word	0x200002c8
  ldr r4, =_ebss
 8003a8c:	200022d4 	.word	0x200022d4

08003a90 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003a90:	e7fe      	b.n	8003a90 <ADC_IRQHandler>
	...

08003a94 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003a94:	b580      	push	{r7, lr}
 8003a96:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003a98:	4b0e      	ldr	r3, [pc, #56]	@ (8003ad4 <HAL_Init+0x40>)
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	4a0d      	ldr	r2, [pc, #52]	@ (8003ad4 <HAL_Init+0x40>)
 8003a9e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003aa2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003aa4:	4b0b      	ldr	r3, [pc, #44]	@ (8003ad4 <HAL_Init+0x40>)
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	4a0a      	ldr	r2, [pc, #40]	@ (8003ad4 <HAL_Init+0x40>)
 8003aaa:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003aae:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003ab0:	4b08      	ldr	r3, [pc, #32]	@ (8003ad4 <HAL_Init+0x40>)
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	4a07      	ldr	r2, [pc, #28]	@ (8003ad4 <HAL_Init+0x40>)
 8003ab6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003aba:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003abc:	2003      	movs	r0, #3
 8003abe:	f000 f94f 	bl	8003d60 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003ac2:	200f      	movs	r0, #15
 8003ac4:	f000 f808 	bl	8003ad8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003ac8:	f7ff fd7a 	bl	80035c0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003acc:	2300      	movs	r3, #0
}
 8003ace:	4618      	mov	r0, r3
 8003ad0:	bd80      	pop	{r7, pc}
 8003ad2:	bf00      	nop
 8003ad4:	40023c00 	.word	0x40023c00

08003ad8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003ad8:	b580      	push	{r7, lr}
 8003ada:	b082      	sub	sp, #8
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003ae0:	4b12      	ldr	r3, [pc, #72]	@ (8003b2c <HAL_InitTick+0x54>)
 8003ae2:	681a      	ldr	r2, [r3, #0]
 8003ae4:	4b12      	ldr	r3, [pc, #72]	@ (8003b30 <HAL_InitTick+0x58>)
 8003ae6:	781b      	ldrb	r3, [r3, #0]
 8003ae8:	4619      	mov	r1, r3
 8003aea:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003aee:	fbb3 f3f1 	udiv	r3, r3, r1
 8003af2:	fbb2 f3f3 	udiv	r3, r2, r3
 8003af6:	4618      	mov	r0, r3
 8003af8:	f000 f967 	bl	8003dca <HAL_SYSTICK_Config>
 8003afc:	4603      	mov	r3, r0
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d001      	beq.n	8003b06 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003b02:	2301      	movs	r3, #1
 8003b04:	e00e      	b.n	8003b24 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	2b0f      	cmp	r3, #15
 8003b0a:	d80a      	bhi.n	8003b22 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003b0c:	2200      	movs	r2, #0
 8003b0e:	6879      	ldr	r1, [r7, #4]
 8003b10:	f04f 30ff 	mov.w	r0, #4294967295
 8003b14:	f000 f92f 	bl	8003d76 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003b18:	4a06      	ldr	r2, [pc, #24]	@ (8003b34 <HAL_InitTick+0x5c>)
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003b1e:	2300      	movs	r3, #0
 8003b20:	e000      	b.n	8003b24 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003b22:	2301      	movs	r3, #1
}
 8003b24:	4618      	mov	r0, r3
 8003b26:	3708      	adds	r7, #8
 8003b28:	46bd      	mov	sp, r7
 8003b2a:	bd80      	pop	{r7, pc}
 8003b2c:	20000004 	.word	0x20000004
 8003b30:	2000000c 	.word	0x2000000c
 8003b34:	20000008 	.word	0x20000008

08003b38 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003b38:	b480      	push	{r7}
 8003b3a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003b3c:	4b06      	ldr	r3, [pc, #24]	@ (8003b58 <HAL_IncTick+0x20>)
 8003b3e:	781b      	ldrb	r3, [r3, #0]
 8003b40:	461a      	mov	r2, r3
 8003b42:	4b06      	ldr	r3, [pc, #24]	@ (8003b5c <HAL_IncTick+0x24>)
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	4413      	add	r3, r2
 8003b48:	4a04      	ldr	r2, [pc, #16]	@ (8003b5c <HAL_IncTick+0x24>)
 8003b4a:	6013      	str	r3, [r2, #0]
}
 8003b4c:	bf00      	nop
 8003b4e:	46bd      	mov	sp, r7
 8003b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b54:	4770      	bx	lr
 8003b56:	bf00      	nop
 8003b58:	2000000c 	.word	0x2000000c
 8003b5c:	200005a0 	.word	0x200005a0

08003b60 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003b60:	b480      	push	{r7}
 8003b62:	af00      	add	r7, sp, #0
  return uwTick;
 8003b64:	4b03      	ldr	r3, [pc, #12]	@ (8003b74 <HAL_GetTick+0x14>)
 8003b66:	681b      	ldr	r3, [r3, #0]
}
 8003b68:	4618      	mov	r0, r3
 8003b6a:	46bd      	mov	sp, r7
 8003b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b70:	4770      	bx	lr
 8003b72:	bf00      	nop
 8003b74:	200005a0 	.word	0x200005a0

08003b78 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003b78:	b580      	push	{r7, lr}
 8003b7a:	b084      	sub	sp, #16
 8003b7c:	af00      	add	r7, sp, #0
 8003b7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003b80:	f7ff ffee 	bl	8003b60 <HAL_GetTick>
 8003b84:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b90:	d005      	beq.n	8003b9e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003b92:	4b0a      	ldr	r3, [pc, #40]	@ (8003bbc <HAL_Delay+0x44>)
 8003b94:	781b      	ldrb	r3, [r3, #0]
 8003b96:	461a      	mov	r2, r3
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	4413      	add	r3, r2
 8003b9c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003b9e:	bf00      	nop
 8003ba0:	f7ff ffde 	bl	8003b60 <HAL_GetTick>
 8003ba4:	4602      	mov	r2, r0
 8003ba6:	68bb      	ldr	r3, [r7, #8]
 8003ba8:	1ad3      	subs	r3, r2, r3
 8003baa:	68fa      	ldr	r2, [r7, #12]
 8003bac:	429a      	cmp	r2, r3
 8003bae:	d8f7      	bhi.n	8003ba0 <HAL_Delay+0x28>
  {
  }
}
 8003bb0:	bf00      	nop
 8003bb2:	bf00      	nop
 8003bb4:	3710      	adds	r7, #16
 8003bb6:	46bd      	mov	sp, r7
 8003bb8:	bd80      	pop	{r7, pc}
 8003bba:	bf00      	nop
 8003bbc:	2000000c 	.word	0x2000000c

08003bc0 <__NVIC_SetPriorityGrouping>:
{
 8003bc0:	b480      	push	{r7}
 8003bc2:	b085      	sub	sp, #20
 8003bc4:	af00      	add	r7, sp, #0
 8003bc6:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	f003 0307 	and.w	r3, r3, #7
 8003bce:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003bd0:	4b0c      	ldr	r3, [pc, #48]	@ (8003c04 <__NVIC_SetPriorityGrouping+0x44>)
 8003bd2:	68db      	ldr	r3, [r3, #12]
 8003bd4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003bd6:	68ba      	ldr	r2, [r7, #8]
 8003bd8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003bdc:	4013      	ands	r3, r2
 8003bde:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003be4:	68bb      	ldr	r3, [r7, #8]
 8003be6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003be8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003bec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003bf0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003bf2:	4a04      	ldr	r2, [pc, #16]	@ (8003c04 <__NVIC_SetPriorityGrouping+0x44>)
 8003bf4:	68bb      	ldr	r3, [r7, #8]
 8003bf6:	60d3      	str	r3, [r2, #12]
}
 8003bf8:	bf00      	nop
 8003bfa:	3714      	adds	r7, #20
 8003bfc:	46bd      	mov	sp, r7
 8003bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c02:	4770      	bx	lr
 8003c04:	e000ed00 	.word	0xe000ed00

08003c08 <__NVIC_GetPriorityGrouping>:
{
 8003c08:	b480      	push	{r7}
 8003c0a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003c0c:	4b04      	ldr	r3, [pc, #16]	@ (8003c20 <__NVIC_GetPriorityGrouping+0x18>)
 8003c0e:	68db      	ldr	r3, [r3, #12]
 8003c10:	0a1b      	lsrs	r3, r3, #8
 8003c12:	f003 0307 	and.w	r3, r3, #7
}
 8003c16:	4618      	mov	r0, r3
 8003c18:	46bd      	mov	sp, r7
 8003c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c1e:	4770      	bx	lr
 8003c20:	e000ed00 	.word	0xe000ed00

08003c24 <__NVIC_EnableIRQ>:
{
 8003c24:	b480      	push	{r7}
 8003c26:	b083      	sub	sp, #12
 8003c28:	af00      	add	r7, sp, #0
 8003c2a:	4603      	mov	r3, r0
 8003c2c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003c2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	db0b      	blt.n	8003c4e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003c36:	79fb      	ldrb	r3, [r7, #7]
 8003c38:	f003 021f 	and.w	r2, r3, #31
 8003c3c:	4907      	ldr	r1, [pc, #28]	@ (8003c5c <__NVIC_EnableIRQ+0x38>)
 8003c3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c42:	095b      	lsrs	r3, r3, #5
 8003c44:	2001      	movs	r0, #1
 8003c46:	fa00 f202 	lsl.w	r2, r0, r2
 8003c4a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8003c4e:	bf00      	nop
 8003c50:	370c      	adds	r7, #12
 8003c52:	46bd      	mov	sp, r7
 8003c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c58:	4770      	bx	lr
 8003c5a:	bf00      	nop
 8003c5c:	e000e100 	.word	0xe000e100

08003c60 <__NVIC_SetPriority>:
{
 8003c60:	b480      	push	{r7}
 8003c62:	b083      	sub	sp, #12
 8003c64:	af00      	add	r7, sp, #0
 8003c66:	4603      	mov	r3, r0
 8003c68:	6039      	str	r1, [r7, #0]
 8003c6a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003c6c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	db0a      	blt.n	8003c8a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003c74:	683b      	ldr	r3, [r7, #0]
 8003c76:	b2da      	uxtb	r2, r3
 8003c78:	490c      	ldr	r1, [pc, #48]	@ (8003cac <__NVIC_SetPriority+0x4c>)
 8003c7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c7e:	0112      	lsls	r2, r2, #4
 8003c80:	b2d2      	uxtb	r2, r2
 8003c82:	440b      	add	r3, r1
 8003c84:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8003c88:	e00a      	b.n	8003ca0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003c8a:	683b      	ldr	r3, [r7, #0]
 8003c8c:	b2da      	uxtb	r2, r3
 8003c8e:	4908      	ldr	r1, [pc, #32]	@ (8003cb0 <__NVIC_SetPriority+0x50>)
 8003c90:	79fb      	ldrb	r3, [r7, #7]
 8003c92:	f003 030f 	and.w	r3, r3, #15
 8003c96:	3b04      	subs	r3, #4
 8003c98:	0112      	lsls	r2, r2, #4
 8003c9a:	b2d2      	uxtb	r2, r2
 8003c9c:	440b      	add	r3, r1
 8003c9e:	761a      	strb	r2, [r3, #24]
}
 8003ca0:	bf00      	nop
 8003ca2:	370c      	adds	r7, #12
 8003ca4:	46bd      	mov	sp, r7
 8003ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003caa:	4770      	bx	lr
 8003cac:	e000e100 	.word	0xe000e100
 8003cb0:	e000ed00 	.word	0xe000ed00

08003cb4 <NVIC_EncodePriority>:
{
 8003cb4:	b480      	push	{r7}
 8003cb6:	b089      	sub	sp, #36	@ 0x24
 8003cb8:	af00      	add	r7, sp, #0
 8003cba:	60f8      	str	r0, [r7, #12]
 8003cbc:	60b9      	str	r1, [r7, #8]
 8003cbe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	f003 0307 	and.w	r3, r3, #7
 8003cc6:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003cc8:	69fb      	ldr	r3, [r7, #28]
 8003cca:	f1c3 0307 	rsb	r3, r3, #7
 8003cce:	2b04      	cmp	r3, #4
 8003cd0:	bf28      	it	cs
 8003cd2:	2304      	movcs	r3, #4
 8003cd4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003cd6:	69fb      	ldr	r3, [r7, #28]
 8003cd8:	3304      	adds	r3, #4
 8003cda:	2b06      	cmp	r3, #6
 8003cdc:	d902      	bls.n	8003ce4 <NVIC_EncodePriority+0x30>
 8003cde:	69fb      	ldr	r3, [r7, #28]
 8003ce0:	3b03      	subs	r3, #3
 8003ce2:	e000      	b.n	8003ce6 <NVIC_EncodePriority+0x32>
 8003ce4:	2300      	movs	r3, #0
 8003ce6:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003ce8:	f04f 32ff 	mov.w	r2, #4294967295
 8003cec:	69bb      	ldr	r3, [r7, #24]
 8003cee:	fa02 f303 	lsl.w	r3, r2, r3
 8003cf2:	43da      	mvns	r2, r3
 8003cf4:	68bb      	ldr	r3, [r7, #8]
 8003cf6:	401a      	ands	r2, r3
 8003cf8:	697b      	ldr	r3, [r7, #20]
 8003cfa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003cfc:	f04f 31ff 	mov.w	r1, #4294967295
 8003d00:	697b      	ldr	r3, [r7, #20]
 8003d02:	fa01 f303 	lsl.w	r3, r1, r3
 8003d06:	43d9      	mvns	r1, r3
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003d0c:	4313      	orrs	r3, r2
}
 8003d0e:	4618      	mov	r0, r3
 8003d10:	3724      	adds	r7, #36	@ 0x24
 8003d12:	46bd      	mov	sp, r7
 8003d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d18:	4770      	bx	lr
	...

08003d1c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003d1c:	b580      	push	{r7, lr}
 8003d1e:	b082      	sub	sp, #8
 8003d20:	af00      	add	r7, sp, #0
 8003d22:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	3b01      	subs	r3, #1
 8003d28:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003d2c:	d301      	bcc.n	8003d32 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003d2e:	2301      	movs	r3, #1
 8003d30:	e00f      	b.n	8003d52 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003d32:	4a0a      	ldr	r2, [pc, #40]	@ (8003d5c <SysTick_Config+0x40>)
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	3b01      	subs	r3, #1
 8003d38:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003d3a:	210f      	movs	r1, #15
 8003d3c:	f04f 30ff 	mov.w	r0, #4294967295
 8003d40:	f7ff ff8e 	bl	8003c60 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003d44:	4b05      	ldr	r3, [pc, #20]	@ (8003d5c <SysTick_Config+0x40>)
 8003d46:	2200      	movs	r2, #0
 8003d48:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003d4a:	4b04      	ldr	r3, [pc, #16]	@ (8003d5c <SysTick_Config+0x40>)
 8003d4c:	2207      	movs	r2, #7
 8003d4e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003d50:	2300      	movs	r3, #0
}
 8003d52:	4618      	mov	r0, r3
 8003d54:	3708      	adds	r7, #8
 8003d56:	46bd      	mov	sp, r7
 8003d58:	bd80      	pop	{r7, pc}
 8003d5a:	bf00      	nop
 8003d5c:	e000e010 	.word	0xe000e010

08003d60 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003d60:	b580      	push	{r7, lr}
 8003d62:	b082      	sub	sp, #8
 8003d64:	af00      	add	r7, sp, #0
 8003d66:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003d68:	6878      	ldr	r0, [r7, #4]
 8003d6a:	f7ff ff29 	bl	8003bc0 <__NVIC_SetPriorityGrouping>
}
 8003d6e:	bf00      	nop
 8003d70:	3708      	adds	r7, #8
 8003d72:	46bd      	mov	sp, r7
 8003d74:	bd80      	pop	{r7, pc}

08003d76 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003d76:	b580      	push	{r7, lr}
 8003d78:	b086      	sub	sp, #24
 8003d7a:	af00      	add	r7, sp, #0
 8003d7c:	4603      	mov	r3, r0
 8003d7e:	60b9      	str	r1, [r7, #8]
 8003d80:	607a      	str	r2, [r7, #4]
 8003d82:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003d84:	2300      	movs	r3, #0
 8003d86:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003d88:	f7ff ff3e 	bl	8003c08 <__NVIC_GetPriorityGrouping>
 8003d8c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003d8e:	687a      	ldr	r2, [r7, #4]
 8003d90:	68b9      	ldr	r1, [r7, #8]
 8003d92:	6978      	ldr	r0, [r7, #20]
 8003d94:	f7ff ff8e 	bl	8003cb4 <NVIC_EncodePriority>
 8003d98:	4602      	mov	r2, r0
 8003d9a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003d9e:	4611      	mov	r1, r2
 8003da0:	4618      	mov	r0, r3
 8003da2:	f7ff ff5d 	bl	8003c60 <__NVIC_SetPriority>
}
 8003da6:	bf00      	nop
 8003da8:	3718      	adds	r7, #24
 8003daa:	46bd      	mov	sp, r7
 8003dac:	bd80      	pop	{r7, pc}

08003dae <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003dae:	b580      	push	{r7, lr}
 8003db0:	b082      	sub	sp, #8
 8003db2:	af00      	add	r7, sp, #0
 8003db4:	4603      	mov	r3, r0
 8003db6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003db8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003dbc:	4618      	mov	r0, r3
 8003dbe:	f7ff ff31 	bl	8003c24 <__NVIC_EnableIRQ>
}
 8003dc2:	bf00      	nop
 8003dc4:	3708      	adds	r7, #8
 8003dc6:	46bd      	mov	sp, r7
 8003dc8:	bd80      	pop	{r7, pc}

08003dca <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003dca:	b580      	push	{r7, lr}
 8003dcc:	b082      	sub	sp, #8
 8003dce:	af00      	add	r7, sp, #0
 8003dd0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003dd2:	6878      	ldr	r0, [r7, #4]
 8003dd4:	f7ff ffa2 	bl	8003d1c <SysTick_Config>
 8003dd8:	4603      	mov	r3, r0
}
 8003dda:	4618      	mov	r0, r3
 8003ddc:	3708      	adds	r7, #8
 8003dde:	46bd      	mov	sp, r7
 8003de0:	bd80      	pop	{r7, pc}
	...

08003de4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003de4:	b480      	push	{r7}
 8003de6:	b089      	sub	sp, #36	@ 0x24
 8003de8:	af00      	add	r7, sp, #0
 8003dea:	6078      	str	r0, [r7, #4]
 8003dec:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003dee:	2300      	movs	r3, #0
 8003df0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003df2:	2300      	movs	r3, #0
 8003df4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003df6:	2300      	movs	r3, #0
 8003df8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003dfa:	2300      	movs	r3, #0
 8003dfc:	61fb      	str	r3, [r7, #28]
 8003dfe:	e16b      	b.n	80040d8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003e00:	2201      	movs	r2, #1
 8003e02:	69fb      	ldr	r3, [r7, #28]
 8003e04:	fa02 f303 	lsl.w	r3, r2, r3
 8003e08:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003e0a:	683b      	ldr	r3, [r7, #0]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	697a      	ldr	r2, [r7, #20]
 8003e10:	4013      	ands	r3, r2
 8003e12:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003e14:	693a      	ldr	r2, [r7, #16]
 8003e16:	697b      	ldr	r3, [r7, #20]
 8003e18:	429a      	cmp	r2, r3
 8003e1a:	f040 815a 	bne.w	80040d2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003e1e:	683b      	ldr	r3, [r7, #0]
 8003e20:	685b      	ldr	r3, [r3, #4]
 8003e22:	f003 0303 	and.w	r3, r3, #3
 8003e26:	2b01      	cmp	r3, #1
 8003e28:	d005      	beq.n	8003e36 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003e2a:	683b      	ldr	r3, [r7, #0]
 8003e2c:	685b      	ldr	r3, [r3, #4]
 8003e2e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003e32:	2b02      	cmp	r3, #2
 8003e34:	d130      	bne.n	8003e98 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	689b      	ldr	r3, [r3, #8]
 8003e3a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003e3c:	69fb      	ldr	r3, [r7, #28]
 8003e3e:	005b      	lsls	r3, r3, #1
 8003e40:	2203      	movs	r2, #3
 8003e42:	fa02 f303 	lsl.w	r3, r2, r3
 8003e46:	43db      	mvns	r3, r3
 8003e48:	69ba      	ldr	r2, [r7, #24]
 8003e4a:	4013      	ands	r3, r2
 8003e4c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003e4e:	683b      	ldr	r3, [r7, #0]
 8003e50:	68da      	ldr	r2, [r3, #12]
 8003e52:	69fb      	ldr	r3, [r7, #28]
 8003e54:	005b      	lsls	r3, r3, #1
 8003e56:	fa02 f303 	lsl.w	r3, r2, r3
 8003e5a:	69ba      	ldr	r2, [r7, #24]
 8003e5c:	4313      	orrs	r3, r2
 8003e5e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	69ba      	ldr	r2, [r7, #24]
 8003e64:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	685b      	ldr	r3, [r3, #4]
 8003e6a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003e6c:	2201      	movs	r2, #1
 8003e6e:	69fb      	ldr	r3, [r7, #28]
 8003e70:	fa02 f303 	lsl.w	r3, r2, r3
 8003e74:	43db      	mvns	r3, r3
 8003e76:	69ba      	ldr	r2, [r7, #24]
 8003e78:	4013      	ands	r3, r2
 8003e7a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003e7c:	683b      	ldr	r3, [r7, #0]
 8003e7e:	685b      	ldr	r3, [r3, #4]
 8003e80:	091b      	lsrs	r3, r3, #4
 8003e82:	f003 0201 	and.w	r2, r3, #1
 8003e86:	69fb      	ldr	r3, [r7, #28]
 8003e88:	fa02 f303 	lsl.w	r3, r2, r3
 8003e8c:	69ba      	ldr	r2, [r7, #24]
 8003e8e:	4313      	orrs	r3, r2
 8003e90:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	69ba      	ldr	r2, [r7, #24]
 8003e96:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003e98:	683b      	ldr	r3, [r7, #0]
 8003e9a:	685b      	ldr	r3, [r3, #4]
 8003e9c:	f003 0303 	and.w	r3, r3, #3
 8003ea0:	2b03      	cmp	r3, #3
 8003ea2:	d017      	beq.n	8003ed4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	68db      	ldr	r3, [r3, #12]
 8003ea8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003eaa:	69fb      	ldr	r3, [r7, #28]
 8003eac:	005b      	lsls	r3, r3, #1
 8003eae:	2203      	movs	r2, #3
 8003eb0:	fa02 f303 	lsl.w	r3, r2, r3
 8003eb4:	43db      	mvns	r3, r3
 8003eb6:	69ba      	ldr	r2, [r7, #24]
 8003eb8:	4013      	ands	r3, r2
 8003eba:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003ebc:	683b      	ldr	r3, [r7, #0]
 8003ebe:	689a      	ldr	r2, [r3, #8]
 8003ec0:	69fb      	ldr	r3, [r7, #28]
 8003ec2:	005b      	lsls	r3, r3, #1
 8003ec4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ec8:	69ba      	ldr	r2, [r7, #24]
 8003eca:	4313      	orrs	r3, r2
 8003ecc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	69ba      	ldr	r2, [r7, #24]
 8003ed2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003ed4:	683b      	ldr	r3, [r7, #0]
 8003ed6:	685b      	ldr	r3, [r3, #4]
 8003ed8:	f003 0303 	and.w	r3, r3, #3
 8003edc:	2b02      	cmp	r3, #2
 8003ede:	d123      	bne.n	8003f28 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003ee0:	69fb      	ldr	r3, [r7, #28]
 8003ee2:	08da      	lsrs	r2, r3, #3
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	3208      	adds	r2, #8
 8003ee8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003eec:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003eee:	69fb      	ldr	r3, [r7, #28]
 8003ef0:	f003 0307 	and.w	r3, r3, #7
 8003ef4:	009b      	lsls	r3, r3, #2
 8003ef6:	220f      	movs	r2, #15
 8003ef8:	fa02 f303 	lsl.w	r3, r2, r3
 8003efc:	43db      	mvns	r3, r3
 8003efe:	69ba      	ldr	r2, [r7, #24]
 8003f00:	4013      	ands	r3, r2
 8003f02:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003f04:	683b      	ldr	r3, [r7, #0]
 8003f06:	691a      	ldr	r2, [r3, #16]
 8003f08:	69fb      	ldr	r3, [r7, #28]
 8003f0a:	f003 0307 	and.w	r3, r3, #7
 8003f0e:	009b      	lsls	r3, r3, #2
 8003f10:	fa02 f303 	lsl.w	r3, r2, r3
 8003f14:	69ba      	ldr	r2, [r7, #24]
 8003f16:	4313      	orrs	r3, r2
 8003f18:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003f1a:	69fb      	ldr	r3, [r7, #28]
 8003f1c:	08da      	lsrs	r2, r3, #3
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	3208      	adds	r2, #8
 8003f22:	69b9      	ldr	r1, [r7, #24]
 8003f24:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003f2e:	69fb      	ldr	r3, [r7, #28]
 8003f30:	005b      	lsls	r3, r3, #1
 8003f32:	2203      	movs	r2, #3
 8003f34:	fa02 f303 	lsl.w	r3, r2, r3
 8003f38:	43db      	mvns	r3, r3
 8003f3a:	69ba      	ldr	r2, [r7, #24]
 8003f3c:	4013      	ands	r3, r2
 8003f3e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003f40:	683b      	ldr	r3, [r7, #0]
 8003f42:	685b      	ldr	r3, [r3, #4]
 8003f44:	f003 0203 	and.w	r2, r3, #3
 8003f48:	69fb      	ldr	r3, [r7, #28]
 8003f4a:	005b      	lsls	r3, r3, #1
 8003f4c:	fa02 f303 	lsl.w	r3, r2, r3
 8003f50:	69ba      	ldr	r2, [r7, #24]
 8003f52:	4313      	orrs	r3, r2
 8003f54:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	69ba      	ldr	r2, [r7, #24]
 8003f5a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003f5c:	683b      	ldr	r3, [r7, #0]
 8003f5e:	685b      	ldr	r3, [r3, #4]
 8003f60:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	f000 80b4 	beq.w	80040d2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003f6a:	2300      	movs	r3, #0
 8003f6c:	60fb      	str	r3, [r7, #12]
 8003f6e:	4b60      	ldr	r3, [pc, #384]	@ (80040f0 <HAL_GPIO_Init+0x30c>)
 8003f70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f72:	4a5f      	ldr	r2, [pc, #380]	@ (80040f0 <HAL_GPIO_Init+0x30c>)
 8003f74:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003f78:	6453      	str	r3, [r2, #68]	@ 0x44
 8003f7a:	4b5d      	ldr	r3, [pc, #372]	@ (80040f0 <HAL_GPIO_Init+0x30c>)
 8003f7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f7e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003f82:	60fb      	str	r3, [r7, #12]
 8003f84:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003f86:	4a5b      	ldr	r2, [pc, #364]	@ (80040f4 <HAL_GPIO_Init+0x310>)
 8003f88:	69fb      	ldr	r3, [r7, #28]
 8003f8a:	089b      	lsrs	r3, r3, #2
 8003f8c:	3302      	adds	r3, #2
 8003f8e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003f92:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003f94:	69fb      	ldr	r3, [r7, #28]
 8003f96:	f003 0303 	and.w	r3, r3, #3
 8003f9a:	009b      	lsls	r3, r3, #2
 8003f9c:	220f      	movs	r2, #15
 8003f9e:	fa02 f303 	lsl.w	r3, r2, r3
 8003fa2:	43db      	mvns	r3, r3
 8003fa4:	69ba      	ldr	r2, [r7, #24]
 8003fa6:	4013      	ands	r3, r2
 8003fa8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	4a52      	ldr	r2, [pc, #328]	@ (80040f8 <HAL_GPIO_Init+0x314>)
 8003fae:	4293      	cmp	r3, r2
 8003fb0:	d02b      	beq.n	800400a <HAL_GPIO_Init+0x226>
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	4a51      	ldr	r2, [pc, #324]	@ (80040fc <HAL_GPIO_Init+0x318>)
 8003fb6:	4293      	cmp	r3, r2
 8003fb8:	d025      	beq.n	8004006 <HAL_GPIO_Init+0x222>
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	4a50      	ldr	r2, [pc, #320]	@ (8004100 <HAL_GPIO_Init+0x31c>)
 8003fbe:	4293      	cmp	r3, r2
 8003fc0:	d01f      	beq.n	8004002 <HAL_GPIO_Init+0x21e>
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	4a4f      	ldr	r2, [pc, #316]	@ (8004104 <HAL_GPIO_Init+0x320>)
 8003fc6:	4293      	cmp	r3, r2
 8003fc8:	d019      	beq.n	8003ffe <HAL_GPIO_Init+0x21a>
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	4a4e      	ldr	r2, [pc, #312]	@ (8004108 <HAL_GPIO_Init+0x324>)
 8003fce:	4293      	cmp	r3, r2
 8003fd0:	d013      	beq.n	8003ffa <HAL_GPIO_Init+0x216>
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	4a4d      	ldr	r2, [pc, #308]	@ (800410c <HAL_GPIO_Init+0x328>)
 8003fd6:	4293      	cmp	r3, r2
 8003fd8:	d00d      	beq.n	8003ff6 <HAL_GPIO_Init+0x212>
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	4a4c      	ldr	r2, [pc, #304]	@ (8004110 <HAL_GPIO_Init+0x32c>)
 8003fde:	4293      	cmp	r3, r2
 8003fe0:	d007      	beq.n	8003ff2 <HAL_GPIO_Init+0x20e>
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	4a4b      	ldr	r2, [pc, #300]	@ (8004114 <HAL_GPIO_Init+0x330>)
 8003fe6:	4293      	cmp	r3, r2
 8003fe8:	d101      	bne.n	8003fee <HAL_GPIO_Init+0x20a>
 8003fea:	2307      	movs	r3, #7
 8003fec:	e00e      	b.n	800400c <HAL_GPIO_Init+0x228>
 8003fee:	2308      	movs	r3, #8
 8003ff0:	e00c      	b.n	800400c <HAL_GPIO_Init+0x228>
 8003ff2:	2306      	movs	r3, #6
 8003ff4:	e00a      	b.n	800400c <HAL_GPIO_Init+0x228>
 8003ff6:	2305      	movs	r3, #5
 8003ff8:	e008      	b.n	800400c <HAL_GPIO_Init+0x228>
 8003ffa:	2304      	movs	r3, #4
 8003ffc:	e006      	b.n	800400c <HAL_GPIO_Init+0x228>
 8003ffe:	2303      	movs	r3, #3
 8004000:	e004      	b.n	800400c <HAL_GPIO_Init+0x228>
 8004002:	2302      	movs	r3, #2
 8004004:	e002      	b.n	800400c <HAL_GPIO_Init+0x228>
 8004006:	2301      	movs	r3, #1
 8004008:	e000      	b.n	800400c <HAL_GPIO_Init+0x228>
 800400a:	2300      	movs	r3, #0
 800400c:	69fa      	ldr	r2, [r7, #28]
 800400e:	f002 0203 	and.w	r2, r2, #3
 8004012:	0092      	lsls	r2, r2, #2
 8004014:	4093      	lsls	r3, r2
 8004016:	69ba      	ldr	r2, [r7, #24]
 8004018:	4313      	orrs	r3, r2
 800401a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800401c:	4935      	ldr	r1, [pc, #212]	@ (80040f4 <HAL_GPIO_Init+0x310>)
 800401e:	69fb      	ldr	r3, [r7, #28]
 8004020:	089b      	lsrs	r3, r3, #2
 8004022:	3302      	adds	r3, #2
 8004024:	69ba      	ldr	r2, [r7, #24]
 8004026:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800402a:	4b3b      	ldr	r3, [pc, #236]	@ (8004118 <HAL_GPIO_Init+0x334>)
 800402c:	689b      	ldr	r3, [r3, #8]
 800402e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004030:	693b      	ldr	r3, [r7, #16]
 8004032:	43db      	mvns	r3, r3
 8004034:	69ba      	ldr	r2, [r7, #24]
 8004036:	4013      	ands	r3, r2
 8004038:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800403a:	683b      	ldr	r3, [r7, #0]
 800403c:	685b      	ldr	r3, [r3, #4]
 800403e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004042:	2b00      	cmp	r3, #0
 8004044:	d003      	beq.n	800404e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8004046:	69ba      	ldr	r2, [r7, #24]
 8004048:	693b      	ldr	r3, [r7, #16]
 800404a:	4313      	orrs	r3, r2
 800404c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800404e:	4a32      	ldr	r2, [pc, #200]	@ (8004118 <HAL_GPIO_Init+0x334>)
 8004050:	69bb      	ldr	r3, [r7, #24]
 8004052:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004054:	4b30      	ldr	r3, [pc, #192]	@ (8004118 <HAL_GPIO_Init+0x334>)
 8004056:	68db      	ldr	r3, [r3, #12]
 8004058:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800405a:	693b      	ldr	r3, [r7, #16]
 800405c:	43db      	mvns	r3, r3
 800405e:	69ba      	ldr	r2, [r7, #24]
 8004060:	4013      	ands	r3, r2
 8004062:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004064:	683b      	ldr	r3, [r7, #0]
 8004066:	685b      	ldr	r3, [r3, #4]
 8004068:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800406c:	2b00      	cmp	r3, #0
 800406e:	d003      	beq.n	8004078 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8004070:	69ba      	ldr	r2, [r7, #24]
 8004072:	693b      	ldr	r3, [r7, #16]
 8004074:	4313      	orrs	r3, r2
 8004076:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004078:	4a27      	ldr	r2, [pc, #156]	@ (8004118 <HAL_GPIO_Init+0x334>)
 800407a:	69bb      	ldr	r3, [r7, #24]
 800407c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800407e:	4b26      	ldr	r3, [pc, #152]	@ (8004118 <HAL_GPIO_Init+0x334>)
 8004080:	685b      	ldr	r3, [r3, #4]
 8004082:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004084:	693b      	ldr	r3, [r7, #16]
 8004086:	43db      	mvns	r3, r3
 8004088:	69ba      	ldr	r2, [r7, #24]
 800408a:	4013      	ands	r3, r2
 800408c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800408e:	683b      	ldr	r3, [r7, #0]
 8004090:	685b      	ldr	r3, [r3, #4]
 8004092:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004096:	2b00      	cmp	r3, #0
 8004098:	d003      	beq.n	80040a2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800409a:	69ba      	ldr	r2, [r7, #24]
 800409c:	693b      	ldr	r3, [r7, #16]
 800409e:	4313      	orrs	r3, r2
 80040a0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80040a2:	4a1d      	ldr	r2, [pc, #116]	@ (8004118 <HAL_GPIO_Init+0x334>)
 80040a4:	69bb      	ldr	r3, [r7, #24]
 80040a6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80040a8:	4b1b      	ldr	r3, [pc, #108]	@ (8004118 <HAL_GPIO_Init+0x334>)
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80040ae:	693b      	ldr	r3, [r7, #16]
 80040b0:	43db      	mvns	r3, r3
 80040b2:	69ba      	ldr	r2, [r7, #24]
 80040b4:	4013      	ands	r3, r2
 80040b6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80040b8:	683b      	ldr	r3, [r7, #0]
 80040ba:	685b      	ldr	r3, [r3, #4]
 80040bc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d003      	beq.n	80040cc <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80040c4:	69ba      	ldr	r2, [r7, #24]
 80040c6:	693b      	ldr	r3, [r7, #16]
 80040c8:	4313      	orrs	r3, r2
 80040ca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80040cc:	4a12      	ldr	r2, [pc, #72]	@ (8004118 <HAL_GPIO_Init+0x334>)
 80040ce:	69bb      	ldr	r3, [r7, #24]
 80040d0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80040d2:	69fb      	ldr	r3, [r7, #28]
 80040d4:	3301      	adds	r3, #1
 80040d6:	61fb      	str	r3, [r7, #28]
 80040d8:	69fb      	ldr	r3, [r7, #28]
 80040da:	2b0f      	cmp	r3, #15
 80040dc:	f67f ae90 	bls.w	8003e00 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80040e0:	bf00      	nop
 80040e2:	bf00      	nop
 80040e4:	3724      	adds	r7, #36	@ 0x24
 80040e6:	46bd      	mov	sp, r7
 80040e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ec:	4770      	bx	lr
 80040ee:	bf00      	nop
 80040f0:	40023800 	.word	0x40023800
 80040f4:	40013800 	.word	0x40013800
 80040f8:	40020000 	.word	0x40020000
 80040fc:	40020400 	.word	0x40020400
 8004100:	40020800 	.word	0x40020800
 8004104:	40020c00 	.word	0x40020c00
 8004108:	40021000 	.word	0x40021000
 800410c:	40021400 	.word	0x40021400
 8004110:	40021800 	.word	0x40021800
 8004114:	40021c00 	.word	0x40021c00
 8004118:	40013c00 	.word	0x40013c00

0800411c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800411c:	b580      	push	{r7, lr}
 800411e:	b086      	sub	sp, #24
 8004120:	af02      	add	r7, sp, #8
 8004122:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	2b00      	cmp	r3, #0
 8004128:	d101      	bne.n	800412e <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800412a:	2301      	movs	r3, #1
 800412c:	e101      	b.n	8004332 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 800413a:	b2db      	uxtb	r3, r3
 800413c:	2b00      	cmp	r3, #0
 800413e:	d106      	bne.n	800414e <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	2200      	movs	r2, #0
 8004144:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8004148:	6878      	ldr	r0, [r7, #4]
 800414a:	f006 fdf5 	bl	800ad38 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	2203      	movs	r2, #3
 8004152:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8004156:	68bb      	ldr	r3, [r7, #8]
 8004158:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800415c:	d102      	bne.n	8004164 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	2200      	movs	r2, #0
 8004162:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	4618      	mov	r0, r3
 800416a:	f003 f9dc 	bl	8007526 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	6818      	ldr	r0, [r3, #0]
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	7c1a      	ldrb	r2, [r3, #16]
 8004176:	f88d 2000 	strb.w	r2, [sp]
 800417a:	3304      	adds	r3, #4
 800417c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800417e:	f003 f8bb 	bl	80072f8 <USB_CoreInit>
 8004182:	4603      	mov	r3, r0
 8004184:	2b00      	cmp	r3, #0
 8004186:	d005      	beq.n	8004194 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	2202      	movs	r2, #2
 800418c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004190:	2301      	movs	r3, #1
 8004192:	e0ce      	b.n	8004332 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	2100      	movs	r1, #0
 800419a:	4618      	mov	r0, r3
 800419c:	f003 f9d4 	bl	8007548 <USB_SetCurrentMode>
 80041a0:	4603      	mov	r3, r0
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d005      	beq.n	80041b2 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	2202      	movs	r2, #2
 80041aa:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80041ae:	2301      	movs	r3, #1
 80041b0:	e0bf      	b.n	8004332 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80041b2:	2300      	movs	r3, #0
 80041b4:	73fb      	strb	r3, [r7, #15]
 80041b6:	e04a      	b.n	800424e <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80041b8:	7bfa      	ldrb	r2, [r7, #15]
 80041ba:	6879      	ldr	r1, [r7, #4]
 80041bc:	4613      	mov	r3, r2
 80041be:	00db      	lsls	r3, r3, #3
 80041c0:	4413      	add	r3, r2
 80041c2:	009b      	lsls	r3, r3, #2
 80041c4:	440b      	add	r3, r1
 80041c6:	3315      	adds	r3, #21
 80041c8:	2201      	movs	r2, #1
 80041ca:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80041cc:	7bfa      	ldrb	r2, [r7, #15]
 80041ce:	6879      	ldr	r1, [r7, #4]
 80041d0:	4613      	mov	r3, r2
 80041d2:	00db      	lsls	r3, r3, #3
 80041d4:	4413      	add	r3, r2
 80041d6:	009b      	lsls	r3, r3, #2
 80041d8:	440b      	add	r3, r1
 80041da:	3314      	adds	r3, #20
 80041dc:	7bfa      	ldrb	r2, [r7, #15]
 80041de:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80041e0:	7bfa      	ldrb	r2, [r7, #15]
 80041e2:	7bfb      	ldrb	r3, [r7, #15]
 80041e4:	b298      	uxth	r0, r3
 80041e6:	6879      	ldr	r1, [r7, #4]
 80041e8:	4613      	mov	r3, r2
 80041ea:	00db      	lsls	r3, r3, #3
 80041ec:	4413      	add	r3, r2
 80041ee:	009b      	lsls	r3, r3, #2
 80041f0:	440b      	add	r3, r1
 80041f2:	332e      	adds	r3, #46	@ 0x2e
 80041f4:	4602      	mov	r2, r0
 80041f6:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80041f8:	7bfa      	ldrb	r2, [r7, #15]
 80041fa:	6879      	ldr	r1, [r7, #4]
 80041fc:	4613      	mov	r3, r2
 80041fe:	00db      	lsls	r3, r3, #3
 8004200:	4413      	add	r3, r2
 8004202:	009b      	lsls	r3, r3, #2
 8004204:	440b      	add	r3, r1
 8004206:	3318      	adds	r3, #24
 8004208:	2200      	movs	r2, #0
 800420a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800420c:	7bfa      	ldrb	r2, [r7, #15]
 800420e:	6879      	ldr	r1, [r7, #4]
 8004210:	4613      	mov	r3, r2
 8004212:	00db      	lsls	r3, r3, #3
 8004214:	4413      	add	r3, r2
 8004216:	009b      	lsls	r3, r3, #2
 8004218:	440b      	add	r3, r1
 800421a:	331c      	adds	r3, #28
 800421c:	2200      	movs	r2, #0
 800421e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8004220:	7bfa      	ldrb	r2, [r7, #15]
 8004222:	6879      	ldr	r1, [r7, #4]
 8004224:	4613      	mov	r3, r2
 8004226:	00db      	lsls	r3, r3, #3
 8004228:	4413      	add	r3, r2
 800422a:	009b      	lsls	r3, r3, #2
 800422c:	440b      	add	r3, r1
 800422e:	3320      	adds	r3, #32
 8004230:	2200      	movs	r2, #0
 8004232:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8004234:	7bfa      	ldrb	r2, [r7, #15]
 8004236:	6879      	ldr	r1, [r7, #4]
 8004238:	4613      	mov	r3, r2
 800423a:	00db      	lsls	r3, r3, #3
 800423c:	4413      	add	r3, r2
 800423e:	009b      	lsls	r3, r3, #2
 8004240:	440b      	add	r3, r1
 8004242:	3324      	adds	r3, #36	@ 0x24
 8004244:	2200      	movs	r2, #0
 8004246:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004248:	7bfb      	ldrb	r3, [r7, #15]
 800424a:	3301      	adds	r3, #1
 800424c:	73fb      	strb	r3, [r7, #15]
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	791b      	ldrb	r3, [r3, #4]
 8004252:	7bfa      	ldrb	r2, [r7, #15]
 8004254:	429a      	cmp	r2, r3
 8004256:	d3af      	bcc.n	80041b8 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004258:	2300      	movs	r3, #0
 800425a:	73fb      	strb	r3, [r7, #15]
 800425c:	e044      	b.n	80042e8 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800425e:	7bfa      	ldrb	r2, [r7, #15]
 8004260:	6879      	ldr	r1, [r7, #4]
 8004262:	4613      	mov	r3, r2
 8004264:	00db      	lsls	r3, r3, #3
 8004266:	4413      	add	r3, r2
 8004268:	009b      	lsls	r3, r3, #2
 800426a:	440b      	add	r3, r1
 800426c:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8004270:	2200      	movs	r2, #0
 8004272:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8004274:	7bfa      	ldrb	r2, [r7, #15]
 8004276:	6879      	ldr	r1, [r7, #4]
 8004278:	4613      	mov	r3, r2
 800427a:	00db      	lsls	r3, r3, #3
 800427c:	4413      	add	r3, r2
 800427e:	009b      	lsls	r3, r3, #2
 8004280:	440b      	add	r3, r1
 8004282:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8004286:	7bfa      	ldrb	r2, [r7, #15]
 8004288:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800428a:	7bfa      	ldrb	r2, [r7, #15]
 800428c:	6879      	ldr	r1, [r7, #4]
 800428e:	4613      	mov	r3, r2
 8004290:	00db      	lsls	r3, r3, #3
 8004292:	4413      	add	r3, r2
 8004294:	009b      	lsls	r3, r3, #2
 8004296:	440b      	add	r3, r1
 8004298:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800429c:	2200      	movs	r2, #0
 800429e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80042a0:	7bfa      	ldrb	r2, [r7, #15]
 80042a2:	6879      	ldr	r1, [r7, #4]
 80042a4:	4613      	mov	r3, r2
 80042a6:	00db      	lsls	r3, r3, #3
 80042a8:	4413      	add	r3, r2
 80042aa:	009b      	lsls	r3, r3, #2
 80042ac:	440b      	add	r3, r1
 80042ae:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 80042b2:	2200      	movs	r2, #0
 80042b4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80042b6:	7bfa      	ldrb	r2, [r7, #15]
 80042b8:	6879      	ldr	r1, [r7, #4]
 80042ba:	4613      	mov	r3, r2
 80042bc:	00db      	lsls	r3, r3, #3
 80042be:	4413      	add	r3, r2
 80042c0:	009b      	lsls	r3, r3, #2
 80042c2:	440b      	add	r3, r1
 80042c4:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80042c8:	2200      	movs	r2, #0
 80042ca:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80042cc:	7bfa      	ldrb	r2, [r7, #15]
 80042ce:	6879      	ldr	r1, [r7, #4]
 80042d0:	4613      	mov	r3, r2
 80042d2:	00db      	lsls	r3, r3, #3
 80042d4:	4413      	add	r3, r2
 80042d6:	009b      	lsls	r3, r3, #2
 80042d8:	440b      	add	r3, r1
 80042da:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80042de:	2200      	movs	r2, #0
 80042e0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80042e2:	7bfb      	ldrb	r3, [r7, #15]
 80042e4:	3301      	adds	r3, #1
 80042e6:	73fb      	strb	r3, [r7, #15]
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	791b      	ldrb	r3, [r3, #4]
 80042ec:	7bfa      	ldrb	r2, [r7, #15]
 80042ee:	429a      	cmp	r2, r3
 80042f0:	d3b5      	bcc.n	800425e <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	6818      	ldr	r0, [r3, #0]
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	7c1a      	ldrb	r2, [r3, #16]
 80042fa:	f88d 2000 	strb.w	r2, [sp]
 80042fe:	3304      	adds	r3, #4
 8004300:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004302:	f003 f96d 	bl	80075e0 <USB_DevInit>
 8004306:	4603      	mov	r3, r0
 8004308:	2b00      	cmp	r3, #0
 800430a:	d005      	beq.n	8004318 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	2202      	movs	r2, #2
 8004310:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004314:	2301      	movs	r3, #1
 8004316:	e00c      	b.n	8004332 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	2200      	movs	r2, #0
 800431c:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	2201      	movs	r2, #1
 8004322:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	4618      	mov	r0, r3
 800432c:	f004 f9b7 	bl	800869e <USB_DevDisconnect>

  return HAL_OK;
 8004330:	2300      	movs	r3, #0
}
 8004332:	4618      	mov	r0, r3
 8004334:	3710      	adds	r7, #16
 8004336:	46bd      	mov	sp, r7
 8004338:	bd80      	pop	{r7, pc}

0800433a <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800433a:	b580      	push	{r7, lr}
 800433c:	b084      	sub	sp, #16
 800433e:	af00      	add	r7, sp, #0
 8004340:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800434e:	2b01      	cmp	r3, #1
 8004350:	d101      	bne.n	8004356 <HAL_PCD_Start+0x1c>
 8004352:	2302      	movs	r3, #2
 8004354:	e022      	b.n	800439c <HAL_PCD_Start+0x62>
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	2201      	movs	r2, #1
 800435a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	68db      	ldr	r3, [r3, #12]
 8004362:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004366:	2b00      	cmp	r3, #0
 8004368:	d009      	beq.n	800437e <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 800436e:	2b01      	cmp	r3, #1
 8004370:	d105      	bne.n	800437e <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004376:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	4618      	mov	r0, r3
 8004384:	f003 f8be 	bl	8007504 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	4618      	mov	r0, r3
 800438e:	f004 f965 	bl	800865c <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	2200      	movs	r2, #0
 8004396:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800439a:	2300      	movs	r3, #0
}
 800439c:	4618      	mov	r0, r3
 800439e:	3710      	adds	r7, #16
 80043a0:	46bd      	mov	sp, r7
 80043a2:	bd80      	pop	{r7, pc}

080043a4 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80043a4:	b590      	push	{r4, r7, lr}
 80043a6:	b08d      	sub	sp, #52	@ 0x34
 80043a8:	af00      	add	r7, sp, #0
 80043aa:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80043b2:	6a3b      	ldr	r3, [r7, #32]
 80043b4:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	4618      	mov	r0, r3
 80043bc:	f004 fa23 	bl	8008806 <USB_GetMode>
 80043c0:	4603      	mov	r3, r0
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	f040 848c 	bne.w	8004ce0 <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	4618      	mov	r0, r3
 80043ce:	f004 f987 	bl	80086e0 <USB_ReadInterrupts>
 80043d2:	4603      	mov	r3, r0
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	f000 8482 	beq.w	8004cde <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 80043da:	69fb      	ldr	r3, [r7, #28]
 80043dc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80043e0:	689b      	ldr	r3, [r3, #8]
 80043e2:	0a1b      	lsrs	r3, r3, #8
 80043e4:	f3c3 020d 	ubfx	r2, r3, #0, #14
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	4618      	mov	r0, r3
 80043f4:	f004 f974 	bl	80086e0 <USB_ReadInterrupts>
 80043f8:	4603      	mov	r3, r0
 80043fa:	f003 0302 	and.w	r3, r3, #2
 80043fe:	2b02      	cmp	r3, #2
 8004400:	d107      	bne.n	8004412 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	695a      	ldr	r2, [r3, #20]
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	f002 0202 	and.w	r2, r2, #2
 8004410:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	4618      	mov	r0, r3
 8004418:	f004 f962 	bl	80086e0 <USB_ReadInterrupts>
 800441c:	4603      	mov	r3, r0
 800441e:	f003 0310 	and.w	r3, r3, #16
 8004422:	2b10      	cmp	r3, #16
 8004424:	d161      	bne.n	80044ea <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	699a      	ldr	r2, [r3, #24]
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	f022 0210 	bic.w	r2, r2, #16
 8004434:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8004436:	6a3b      	ldr	r3, [r7, #32]
 8004438:	6a1b      	ldr	r3, [r3, #32]
 800443a:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 800443c:	69bb      	ldr	r3, [r7, #24]
 800443e:	f003 020f 	and.w	r2, r3, #15
 8004442:	4613      	mov	r3, r2
 8004444:	00db      	lsls	r3, r3, #3
 8004446:	4413      	add	r3, r2
 8004448:	009b      	lsls	r3, r3, #2
 800444a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800444e:	687a      	ldr	r2, [r7, #4]
 8004450:	4413      	add	r3, r2
 8004452:	3304      	adds	r3, #4
 8004454:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8004456:	69bb      	ldr	r3, [r7, #24]
 8004458:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 800445c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004460:	d124      	bne.n	80044ac <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8004462:	69ba      	ldr	r2, [r7, #24]
 8004464:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8004468:	4013      	ands	r3, r2
 800446a:	2b00      	cmp	r3, #0
 800446c:	d035      	beq.n	80044da <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800446e:	697b      	ldr	r3, [r7, #20]
 8004470:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8004472:	69bb      	ldr	r3, [r7, #24]
 8004474:	091b      	lsrs	r3, r3, #4
 8004476:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8004478:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800447c:	b29b      	uxth	r3, r3
 800447e:	461a      	mov	r2, r3
 8004480:	6a38      	ldr	r0, [r7, #32]
 8004482:	f003 ff99 	bl	80083b8 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004486:	697b      	ldr	r3, [r7, #20]
 8004488:	68da      	ldr	r2, [r3, #12]
 800448a:	69bb      	ldr	r3, [r7, #24]
 800448c:	091b      	lsrs	r3, r3, #4
 800448e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004492:	441a      	add	r2, r3
 8004494:	697b      	ldr	r3, [r7, #20]
 8004496:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004498:	697b      	ldr	r3, [r7, #20]
 800449a:	695a      	ldr	r2, [r3, #20]
 800449c:	69bb      	ldr	r3, [r7, #24]
 800449e:	091b      	lsrs	r3, r3, #4
 80044a0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80044a4:	441a      	add	r2, r3
 80044a6:	697b      	ldr	r3, [r7, #20]
 80044a8:	615a      	str	r2, [r3, #20]
 80044aa:	e016      	b.n	80044da <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 80044ac:	69bb      	ldr	r3, [r7, #24]
 80044ae:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 80044b2:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80044b6:	d110      	bne.n	80044da <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80044be:	2208      	movs	r2, #8
 80044c0:	4619      	mov	r1, r3
 80044c2:	6a38      	ldr	r0, [r7, #32]
 80044c4:	f003 ff78 	bl	80083b8 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80044c8:	697b      	ldr	r3, [r7, #20]
 80044ca:	695a      	ldr	r2, [r3, #20]
 80044cc:	69bb      	ldr	r3, [r7, #24]
 80044ce:	091b      	lsrs	r3, r3, #4
 80044d0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80044d4:	441a      	add	r2, r3
 80044d6:	697b      	ldr	r3, [r7, #20]
 80044d8:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	699a      	ldr	r2, [r3, #24]
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	f042 0210 	orr.w	r2, r2, #16
 80044e8:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	4618      	mov	r0, r3
 80044f0:	f004 f8f6 	bl	80086e0 <USB_ReadInterrupts>
 80044f4:	4603      	mov	r3, r0
 80044f6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80044fa:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80044fe:	f040 80a7 	bne.w	8004650 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8004502:	2300      	movs	r3, #0
 8004504:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	4618      	mov	r0, r3
 800450c:	f004 f8fb 	bl	8008706 <USB_ReadDevAllOutEpInterrupt>
 8004510:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8004512:	e099      	b.n	8004648 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8004514:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004516:	f003 0301 	and.w	r3, r3, #1
 800451a:	2b00      	cmp	r3, #0
 800451c:	f000 808e 	beq.w	800463c <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004526:	b2d2      	uxtb	r2, r2
 8004528:	4611      	mov	r1, r2
 800452a:	4618      	mov	r0, r3
 800452c:	f004 f91f 	bl	800876e <USB_ReadDevOutEPInterrupt>
 8004530:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8004532:	693b      	ldr	r3, [r7, #16]
 8004534:	f003 0301 	and.w	r3, r3, #1
 8004538:	2b00      	cmp	r3, #0
 800453a:	d00c      	beq.n	8004556 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800453c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800453e:	015a      	lsls	r2, r3, #5
 8004540:	69fb      	ldr	r3, [r7, #28]
 8004542:	4413      	add	r3, r2
 8004544:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004548:	461a      	mov	r2, r3
 800454a:	2301      	movs	r3, #1
 800454c:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 800454e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004550:	6878      	ldr	r0, [r7, #4]
 8004552:	f000 fea3 	bl	800529c <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8004556:	693b      	ldr	r3, [r7, #16]
 8004558:	f003 0308 	and.w	r3, r3, #8
 800455c:	2b00      	cmp	r3, #0
 800455e:	d00c      	beq.n	800457a <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8004560:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004562:	015a      	lsls	r2, r3, #5
 8004564:	69fb      	ldr	r3, [r7, #28]
 8004566:	4413      	add	r3, r2
 8004568:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800456c:	461a      	mov	r2, r3
 800456e:	2308      	movs	r3, #8
 8004570:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8004572:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004574:	6878      	ldr	r0, [r7, #4]
 8004576:	f000 ff79 	bl	800546c <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800457a:	693b      	ldr	r3, [r7, #16]
 800457c:	f003 0310 	and.w	r3, r3, #16
 8004580:	2b00      	cmp	r3, #0
 8004582:	d008      	beq.n	8004596 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8004584:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004586:	015a      	lsls	r2, r3, #5
 8004588:	69fb      	ldr	r3, [r7, #28]
 800458a:	4413      	add	r3, r2
 800458c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004590:	461a      	mov	r2, r3
 8004592:	2310      	movs	r3, #16
 8004594:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8004596:	693b      	ldr	r3, [r7, #16]
 8004598:	f003 0302 	and.w	r3, r3, #2
 800459c:	2b00      	cmp	r3, #0
 800459e:	d030      	beq.n	8004602 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 80045a0:	6a3b      	ldr	r3, [r7, #32]
 80045a2:	695b      	ldr	r3, [r3, #20]
 80045a4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80045a8:	2b80      	cmp	r3, #128	@ 0x80
 80045aa:	d109      	bne.n	80045c0 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 80045ac:	69fb      	ldr	r3, [r7, #28]
 80045ae:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80045b2:	685b      	ldr	r3, [r3, #4]
 80045b4:	69fa      	ldr	r2, [r7, #28]
 80045b6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80045ba:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80045be:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 80045c0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80045c2:	4613      	mov	r3, r2
 80045c4:	00db      	lsls	r3, r3, #3
 80045c6:	4413      	add	r3, r2
 80045c8:	009b      	lsls	r3, r3, #2
 80045ca:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80045ce:	687a      	ldr	r2, [r7, #4]
 80045d0:	4413      	add	r3, r2
 80045d2:	3304      	adds	r3, #4
 80045d4:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80045d6:	697b      	ldr	r3, [r7, #20]
 80045d8:	78db      	ldrb	r3, [r3, #3]
 80045da:	2b01      	cmp	r3, #1
 80045dc:	d108      	bne.n	80045f0 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 80045de:	697b      	ldr	r3, [r7, #20]
 80045e0:	2200      	movs	r2, #0
 80045e2:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80045e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045e6:	b2db      	uxtb	r3, r3
 80045e8:	4619      	mov	r1, r3
 80045ea:	6878      	ldr	r0, [r7, #4]
 80045ec:	f006 fcaa 	bl	800af44 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 80045f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045f2:	015a      	lsls	r2, r3, #5
 80045f4:	69fb      	ldr	r3, [r7, #28]
 80045f6:	4413      	add	r3, r2
 80045f8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80045fc:	461a      	mov	r2, r3
 80045fe:	2302      	movs	r3, #2
 8004600:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004602:	693b      	ldr	r3, [r7, #16]
 8004604:	f003 0320 	and.w	r3, r3, #32
 8004608:	2b00      	cmp	r3, #0
 800460a:	d008      	beq.n	800461e <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800460c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800460e:	015a      	lsls	r2, r3, #5
 8004610:	69fb      	ldr	r3, [r7, #28]
 8004612:	4413      	add	r3, r2
 8004614:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004618:	461a      	mov	r2, r3
 800461a:	2320      	movs	r3, #32
 800461c:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800461e:	693b      	ldr	r3, [r7, #16]
 8004620:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004624:	2b00      	cmp	r3, #0
 8004626:	d009      	beq.n	800463c <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8004628:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800462a:	015a      	lsls	r2, r3, #5
 800462c:	69fb      	ldr	r3, [r7, #28]
 800462e:	4413      	add	r3, r2
 8004630:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004634:	461a      	mov	r2, r3
 8004636:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800463a:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 800463c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800463e:	3301      	adds	r3, #1
 8004640:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8004642:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004644:	085b      	lsrs	r3, r3, #1
 8004646:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8004648:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800464a:	2b00      	cmp	r3, #0
 800464c:	f47f af62 	bne.w	8004514 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	4618      	mov	r0, r3
 8004656:	f004 f843 	bl	80086e0 <USB_ReadInterrupts>
 800465a:	4603      	mov	r3, r0
 800465c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004660:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004664:	f040 80db 	bne.w	800481e <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	4618      	mov	r0, r3
 800466e:	f004 f864 	bl	800873a <USB_ReadDevAllInEpInterrupt>
 8004672:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8004674:	2300      	movs	r3, #0
 8004676:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8004678:	e0cd      	b.n	8004816 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800467a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800467c:	f003 0301 	and.w	r3, r3, #1
 8004680:	2b00      	cmp	r3, #0
 8004682:	f000 80c2 	beq.w	800480a <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800468c:	b2d2      	uxtb	r2, r2
 800468e:	4611      	mov	r1, r2
 8004690:	4618      	mov	r0, r3
 8004692:	f004 f88a 	bl	80087aa <USB_ReadDevInEPInterrupt>
 8004696:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8004698:	693b      	ldr	r3, [r7, #16]
 800469a:	f003 0301 	and.w	r3, r3, #1
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d057      	beq.n	8004752 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80046a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046a4:	f003 030f 	and.w	r3, r3, #15
 80046a8:	2201      	movs	r2, #1
 80046aa:	fa02 f303 	lsl.w	r3, r2, r3
 80046ae:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80046b0:	69fb      	ldr	r3, [r7, #28]
 80046b2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80046b6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	43db      	mvns	r3, r3
 80046bc:	69f9      	ldr	r1, [r7, #28]
 80046be:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80046c2:	4013      	ands	r3, r2
 80046c4:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80046c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046c8:	015a      	lsls	r2, r3, #5
 80046ca:	69fb      	ldr	r3, [r7, #28]
 80046cc:	4413      	add	r3, r2
 80046ce:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80046d2:	461a      	mov	r2, r3
 80046d4:	2301      	movs	r3, #1
 80046d6:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	799b      	ldrb	r3, [r3, #6]
 80046dc:	2b01      	cmp	r3, #1
 80046de:	d132      	bne.n	8004746 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80046e0:	6879      	ldr	r1, [r7, #4]
 80046e2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80046e4:	4613      	mov	r3, r2
 80046e6:	00db      	lsls	r3, r3, #3
 80046e8:	4413      	add	r3, r2
 80046ea:	009b      	lsls	r3, r3, #2
 80046ec:	440b      	add	r3, r1
 80046ee:	3320      	adds	r3, #32
 80046f0:	6819      	ldr	r1, [r3, #0]
 80046f2:	6878      	ldr	r0, [r7, #4]
 80046f4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80046f6:	4613      	mov	r3, r2
 80046f8:	00db      	lsls	r3, r3, #3
 80046fa:	4413      	add	r3, r2
 80046fc:	009b      	lsls	r3, r3, #2
 80046fe:	4403      	add	r3, r0
 8004700:	331c      	adds	r3, #28
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	4419      	add	r1, r3
 8004706:	6878      	ldr	r0, [r7, #4]
 8004708:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800470a:	4613      	mov	r3, r2
 800470c:	00db      	lsls	r3, r3, #3
 800470e:	4413      	add	r3, r2
 8004710:	009b      	lsls	r3, r3, #2
 8004712:	4403      	add	r3, r0
 8004714:	3320      	adds	r3, #32
 8004716:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8004718:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800471a:	2b00      	cmp	r3, #0
 800471c:	d113      	bne.n	8004746 <HAL_PCD_IRQHandler+0x3a2>
 800471e:	6879      	ldr	r1, [r7, #4]
 8004720:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004722:	4613      	mov	r3, r2
 8004724:	00db      	lsls	r3, r3, #3
 8004726:	4413      	add	r3, r2
 8004728:	009b      	lsls	r3, r3, #2
 800472a:	440b      	add	r3, r1
 800472c:	3324      	adds	r3, #36	@ 0x24
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	2b00      	cmp	r3, #0
 8004732:	d108      	bne.n	8004746 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	6818      	ldr	r0, [r3, #0]
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800473e:	461a      	mov	r2, r3
 8004740:	2101      	movs	r1, #1
 8004742:	f004 f891 	bl	8008868 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8004746:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004748:	b2db      	uxtb	r3, r3
 800474a:	4619      	mov	r1, r3
 800474c:	6878      	ldr	r0, [r7, #4]
 800474e:	f006 fb74 	bl	800ae3a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8004752:	693b      	ldr	r3, [r7, #16]
 8004754:	f003 0308 	and.w	r3, r3, #8
 8004758:	2b00      	cmp	r3, #0
 800475a:	d008      	beq.n	800476e <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800475c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800475e:	015a      	lsls	r2, r3, #5
 8004760:	69fb      	ldr	r3, [r7, #28]
 8004762:	4413      	add	r3, r2
 8004764:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004768:	461a      	mov	r2, r3
 800476a:	2308      	movs	r3, #8
 800476c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800476e:	693b      	ldr	r3, [r7, #16]
 8004770:	f003 0310 	and.w	r3, r3, #16
 8004774:	2b00      	cmp	r3, #0
 8004776:	d008      	beq.n	800478a <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8004778:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800477a:	015a      	lsls	r2, r3, #5
 800477c:	69fb      	ldr	r3, [r7, #28]
 800477e:	4413      	add	r3, r2
 8004780:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004784:	461a      	mov	r2, r3
 8004786:	2310      	movs	r3, #16
 8004788:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800478a:	693b      	ldr	r3, [r7, #16]
 800478c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004790:	2b00      	cmp	r3, #0
 8004792:	d008      	beq.n	80047a6 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8004794:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004796:	015a      	lsls	r2, r3, #5
 8004798:	69fb      	ldr	r3, [r7, #28]
 800479a:	4413      	add	r3, r2
 800479c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80047a0:	461a      	mov	r2, r3
 80047a2:	2340      	movs	r3, #64	@ 0x40
 80047a4:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80047a6:	693b      	ldr	r3, [r7, #16]
 80047a8:	f003 0302 	and.w	r3, r3, #2
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d023      	beq.n	80047f8 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 80047b0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80047b2:	6a38      	ldr	r0, [r7, #32]
 80047b4:	f003 f878 	bl	80078a8 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 80047b8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80047ba:	4613      	mov	r3, r2
 80047bc:	00db      	lsls	r3, r3, #3
 80047be:	4413      	add	r3, r2
 80047c0:	009b      	lsls	r3, r3, #2
 80047c2:	3310      	adds	r3, #16
 80047c4:	687a      	ldr	r2, [r7, #4]
 80047c6:	4413      	add	r3, r2
 80047c8:	3304      	adds	r3, #4
 80047ca:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80047cc:	697b      	ldr	r3, [r7, #20]
 80047ce:	78db      	ldrb	r3, [r3, #3]
 80047d0:	2b01      	cmp	r3, #1
 80047d2:	d108      	bne.n	80047e6 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 80047d4:	697b      	ldr	r3, [r7, #20]
 80047d6:	2200      	movs	r2, #0
 80047d8:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80047da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047dc:	b2db      	uxtb	r3, r3
 80047de:	4619      	mov	r1, r3
 80047e0:	6878      	ldr	r0, [r7, #4]
 80047e2:	f006 fbc1 	bl	800af68 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80047e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047e8:	015a      	lsls	r2, r3, #5
 80047ea:	69fb      	ldr	r3, [r7, #28]
 80047ec:	4413      	add	r3, r2
 80047ee:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80047f2:	461a      	mov	r2, r3
 80047f4:	2302      	movs	r3, #2
 80047f6:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80047f8:	693b      	ldr	r3, [r7, #16]
 80047fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d003      	beq.n	800480a <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8004802:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004804:	6878      	ldr	r0, [r7, #4]
 8004806:	f000 fcbd 	bl	8005184 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800480a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800480c:	3301      	adds	r3, #1
 800480e:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8004810:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004812:	085b      	lsrs	r3, r3, #1
 8004814:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8004816:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004818:	2b00      	cmp	r3, #0
 800481a:	f47f af2e 	bne.w	800467a <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	4618      	mov	r0, r3
 8004824:	f003 ff5c 	bl	80086e0 <USB_ReadInterrupts>
 8004828:	4603      	mov	r3, r0
 800482a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800482e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004832:	d122      	bne.n	800487a <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004834:	69fb      	ldr	r3, [r7, #28]
 8004836:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800483a:	685b      	ldr	r3, [r3, #4]
 800483c:	69fa      	ldr	r2, [r7, #28]
 800483e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004842:	f023 0301 	bic.w	r3, r3, #1
 8004846:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 800484e:	2b01      	cmp	r3, #1
 8004850:	d108      	bne.n	8004864 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	2200      	movs	r2, #0
 8004856:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800485a:	2100      	movs	r1, #0
 800485c:	6878      	ldr	r0, [r7, #4]
 800485e:	f000 fea3 	bl	80055a8 <HAL_PCDEx_LPM_Callback>
 8004862:	e002      	b.n	800486a <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8004864:	6878      	ldr	r0, [r7, #4]
 8004866:	f006 fb5f 	bl	800af28 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	695a      	ldr	r2, [r3, #20]
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8004878:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	4618      	mov	r0, r3
 8004880:	f003 ff2e 	bl	80086e0 <USB_ReadInterrupts>
 8004884:	4603      	mov	r3, r0
 8004886:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800488a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800488e:	d112      	bne.n	80048b6 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8004890:	69fb      	ldr	r3, [r7, #28]
 8004892:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004896:	689b      	ldr	r3, [r3, #8]
 8004898:	f003 0301 	and.w	r3, r3, #1
 800489c:	2b01      	cmp	r3, #1
 800489e:	d102      	bne.n	80048a6 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80048a0:	6878      	ldr	r0, [r7, #4]
 80048a2:	f006 fb1b 	bl	800aedc <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	695a      	ldr	r2, [r3, #20]
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 80048b4:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	4618      	mov	r0, r3
 80048bc:	f003 ff10 	bl	80086e0 <USB_ReadInterrupts>
 80048c0:	4603      	mov	r3, r0
 80048c2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80048c6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80048ca:	f040 80b7 	bne.w	8004a3c <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80048ce:	69fb      	ldr	r3, [r7, #28]
 80048d0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80048d4:	685b      	ldr	r3, [r3, #4]
 80048d6:	69fa      	ldr	r2, [r7, #28]
 80048d8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80048dc:	f023 0301 	bic.w	r3, r3, #1
 80048e0:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	2110      	movs	r1, #16
 80048e8:	4618      	mov	r0, r3
 80048ea:	f002 ffdd 	bl	80078a8 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80048ee:	2300      	movs	r3, #0
 80048f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80048f2:	e046      	b.n	8004982 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 80048f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80048f6:	015a      	lsls	r2, r3, #5
 80048f8:	69fb      	ldr	r3, [r7, #28]
 80048fa:	4413      	add	r3, r2
 80048fc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004900:	461a      	mov	r2, r3
 8004902:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004906:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8004908:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800490a:	015a      	lsls	r2, r3, #5
 800490c:	69fb      	ldr	r3, [r7, #28]
 800490e:	4413      	add	r3, r2
 8004910:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004918:	0151      	lsls	r1, r2, #5
 800491a:	69fa      	ldr	r2, [r7, #28]
 800491c:	440a      	add	r2, r1
 800491e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004922:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004926:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8004928:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800492a:	015a      	lsls	r2, r3, #5
 800492c:	69fb      	ldr	r3, [r7, #28]
 800492e:	4413      	add	r3, r2
 8004930:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004934:	461a      	mov	r2, r3
 8004936:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800493a:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800493c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800493e:	015a      	lsls	r2, r3, #5
 8004940:	69fb      	ldr	r3, [r7, #28]
 8004942:	4413      	add	r3, r2
 8004944:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800494c:	0151      	lsls	r1, r2, #5
 800494e:	69fa      	ldr	r2, [r7, #28]
 8004950:	440a      	add	r2, r1
 8004952:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004956:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800495a:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800495c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800495e:	015a      	lsls	r2, r3, #5
 8004960:	69fb      	ldr	r3, [r7, #28]
 8004962:	4413      	add	r3, r2
 8004964:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800496c:	0151      	lsls	r1, r2, #5
 800496e:	69fa      	ldr	r2, [r7, #28]
 8004970:	440a      	add	r2, r1
 8004972:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004976:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800497a:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800497c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800497e:	3301      	adds	r3, #1
 8004980:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	791b      	ldrb	r3, [r3, #4]
 8004986:	461a      	mov	r2, r3
 8004988:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800498a:	4293      	cmp	r3, r2
 800498c:	d3b2      	bcc.n	80048f4 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800498e:	69fb      	ldr	r3, [r7, #28]
 8004990:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004994:	69db      	ldr	r3, [r3, #28]
 8004996:	69fa      	ldr	r2, [r7, #28]
 8004998:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800499c:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 80049a0:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	7bdb      	ldrb	r3, [r3, #15]
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d016      	beq.n	80049d8 <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80049aa:	69fb      	ldr	r3, [r7, #28]
 80049ac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80049b0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80049b4:	69fa      	ldr	r2, [r7, #28]
 80049b6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80049ba:	f043 030b 	orr.w	r3, r3, #11
 80049be:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 80049c2:	69fb      	ldr	r3, [r7, #28]
 80049c4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80049c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049ca:	69fa      	ldr	r2, [r7, #28]
 80049cc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80049d0:	f043 030b 	orr.w	r3, r3, #11
 80049d4:	6453      	str	r3, [r2, #68]	@ 0x44
 80049d6:	e015      	b.n	8004a04 <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 80049d8:	69fb      	ldr	r3, [r7, #28]
 80049da:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80049de:	695b      	ldr	r3, [r3, #20]
 80049e0:	69fa      	ldr	r2, [r7, #28]
 80049e2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80049e6:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80049ea:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 80049ee:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 80049f0:	69fb      	ldr	r3, [r7, #28]
 80049f2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80049f6:	691b      	ldr	r3, [r3, #16]
 80049f8:	69fa      	ldr	r2, [r7, #28]
 80049fa:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80049fe:	f043 030b 	orr.w	r3, r3, #11
 8004a02:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8004a04:	69fb      	ldr	r3, [r7, #28]
 8004a06:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	69fa      	ldr	r2, [r7, #28]
 8004a0e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004a12:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8004a16:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	6818      	ldr	r0, [r3, #0]
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004a26:	461a      	mov	r2, r3
 8004a28:	f003 ff1e 	bl	8008868 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	695a      	ldr	r2, [r3, #20]
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8004a3a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	4618      	mov	r0, r3
 8004a42:	f003 fe4d 	bl	80086e0 <USB_ReadInterrupts>
 8004a46:	4603      	mov	r3, r0
 8004a48:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004a4c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004a50:	d123      	bne.n	8004a9a <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	4618      	mov	r0, r3
 8004a58:	f003 fee3 	bl	8008822 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	4618      	mov	r0, r3
 8004a62:	f002 ff9a 	bl	800799a <USB_GetDevSpeed>
 8004a66:	4603      	mov	r3, r0
 8004a68:	461a      	mov	r2, r3
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681c      	ldr	r4, [r3, #0]
 8004a72:	f001 fa07 	bl	8005e84 <HAL_RCC_GetHCLKFreq>
 8004a76:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004a7c:	461a      	mov	r2, r3
 8004a7e:	4620      	mov	r0, r4
 8004a80:	f002 fc9e 	bl	80073c0 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8004a84:	6878      	ldr	r0, [r7, #4]
 8004a86:	f006 fa00 	bl	800ae8a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	695a      	ldr	r2, [r3, #20]
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8004a98:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	4618      	mov	r0, r3
 8004aa0:	f003 fe1e 	bl	80086e0 <USB_ReadInterrupts>
 8004aa4:	4603      	mov	r3, r0
 8004aa6:	f003 0308 	and.w	r3, r3, #8
 8004aaa:	2b08      	cmp	r3, #8
 8004aac:	d10a      	bne.n	8004ac4 <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8004aae:	6878      	ldr	r0, [r7, #4]
 8004ab0:	f006 f9dd 	bl	800ae6e <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	695a      	ldr	r2, [r3, #20]
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	f002 0208 	and.w	r2, r2, #8
 8004ac2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	4618      	mov	r0, r3
 8004aca:	f003 fe09 	bl	80086e0 <USB_ReadInterrupts>
 8004ace:	4603      	mov	r3, r0
 8004ad0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004ad4:	2b80      	cmp	r3, #128	@ 0x80
 8004ad6:	d123      	bne.n	8004b20 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8004ad8:	6a3b      	ldr	r3, [r7, #32]
 8004ada:	699b      	ldr	r3, [r3, #24]
 8004adc:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004ae0:	6a3b      	ldr	r3, [r7, #32]
 8004ae2:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004ae4:	2301      	movs	r3, #1
 8004ae6:	627b      	str	r3, [r7, #36]	@ 0x24
 8004ae8:	e014      	b.n	8004b14 <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8004aea:	6879      	ldr	r1, [r7, #4]
 8004aec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004aee:	4613      	mov	r3, r2
 8004af0:	00db      	lsls	r3, r3, #3
 8004af2:	4413      	add	r3, r2
 8004af4:	009b      	lsls	r3, r3, #2
 8004af6:	440b      	add	r3, r1
 8004af8:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8004afc:	781b      	ldrb	r3, [r3, #0]
 8004afe:	2b01      	cmp	r3, #1
 8004b00:	d105      	bne.n	8004b0e <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8004b02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b04:	b2db      	uxtb	r3, r3
 8004b06:	4619      	mov	r1, r3
 8004b08:	6878      	ldr	r0, [r7, #4]
 8004b0a:	f000 fb0a 	bl	8005122 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004b0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b10:	3301      	adds	r3, #1
 8004b12:	627b      	str	r3, [r7, #36]	@ 0x24
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	791b      	ldrb	r3, [r3, #4]
 8004b18:	461a      	mov	r2, r3
 8004b1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b1c:	4293      	cmp	r3, r2
 8004b1e:	d3e4      	bcc.n	8004aea <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	4618      	mov	r0, r3
 8004b26:	f003 fddb 	bl	80086e0 <USB_ReadInterrupts>
 8004b2a:	4603      	mov	r3, r0
 8004b2c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004b30:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004b34:	d13c      	bne.n	8004bb0 <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004b36:	2301      	movs	r3, #1
 8004b38:	627b      	str	r3, [r7, #36]	@ 0x24
 8004b3a:	e02b      	b.n	8004b94 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8004b3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b3e:	015a      	lsls	r2, r3, #5
 8004b40:	69fb      	ldr	r3, [r7, #28]
 8004b42:	4413      	add	r3, r2
 8004b44:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8004b4c:	6879      	ldr	r1, [r7, #4]
 8004b4e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b50:	4613      	mov	r3, r2
 8004b52:	00db      	lsls	r3, r3, #3
 8004b54:	4413      	add	r3, r2
 8004b56:	009b      	lsls	r3, r3, #2
 8004b58:	440b      	add	r3, r1
 8004b5a:	3318      	adds	r3, #24
 8004b5c:	781b      	ldrb	r3, [r3, #0]
 8004b5e:	2b01      	cmp	r3, #1
 8004b60:	d115      	bne.n	8004b8e <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8004b62:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	da12      	bge.n	8004b8e <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8004b68:	6879      	ldr	r1, [r7, #4]
 8004b6a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b6c:	4613      	mov	r3, r2
 8004b6e:	00db      	lsls	r3, r3, #3
 8004b70:	4413      	add	r3, r2
 8004b72:	009b      	lsls	r3, r3, #2
 8004b74:	440b      	add	r3, r1
 8004b76:	3317      	adds	r3, #23
 8004b78:	2201      	movs	r2, #1
 8004b7a:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8004b7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b7e:	b2db      	uxtb	r3, r3
 8004b80:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8004b84:	b2db      	uxtb	r3, r3
 8004b86:	4619      	mov	r1, r3
 8004b88:	6878      	ldr	r0, [r7, #4]
 8004b8a:	f000 faca 	bl	8005122 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004b8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b90:	3301      	adds	r3, #1
 8004b92:	627b      	str	r3, [r7, #36]	@ 0x24
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	791b      	ldrb	r3, [r3, #4]
 8004b98:	461a      	mov	r2, r3
 8004b9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b9c:	4293      	cmp	r3, r2
 8004b9e:	d3cd      	bcc.n	8004b3c <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	695a      	ldr	r2, [r3, #20]
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8004bae:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	4618      	mov	r0, r3
 8004bb6:	f003 fd93 	bl	80086e0 <USB_ReadInterrupts>
 8004bba:	4603      	mov	r3, r0
 8004bbc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004bc0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004bc4:	d156      	bne.n	8004c74 <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004bc6:	2301      	movs	r3, #1
 8004bc8:	627b      	str	r3, [r7, #36]	@ 0x24
 8004bca:	e045      	b.n	8004c58 <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8004bcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bce:	015a      	lsls	r2, r3, #5
 8004bd0:	69fb      	ldr	r3, [r7, #28]
 8004bd2:	4413      	add	r3, r2
 8004bd4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8004bdc:	6879      	ldr	r1, [r7, #4]
 8004bde:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004be0:	4613      	mov	r3, r2
 8004be2:	00db      	lsls	r3, r3, #3
 8004be4:	4413      	add	r3, r2
 8004be6:	009b      	lsls	r3, r3, #2
 8004be8:	440b      	add	r3, r1
 8004bea:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8004bee:	781b      	ldrb	r3, [r3, #0]
 8004bf0:	2b01      	cmp	r3, #1
 8004bf2:	d12e      	bne.n	8004c52 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8004bf4:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	da2b      	bge.n	8004c52 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8004bfa:	69bb      	ldr	r3, [r7, #24]
 8004bfc:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8004c06:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8004c0a:	429a      	cmp	r2, r3
 8004c0c:	d121      	bne.n	8004c52 <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8004c0e:	6879      	ldr	r1, [r7, #4]
 8004c10:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004c12:	4613      	mov	r3, r2
 8004c14:	00db      	lsls	r3, r3, #3
 8004c16:	4413      	add	r3, r2
 8004c18:	009b      	lsls	r3, r3, #2
 8004c1a:	440b      	add	r3, r1
 8004c1c:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8004c20:	2201      	movs	r2, #1
 8004c22:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8004c24:	6a3b      	ldr	r3, [r7, #32]
 8004c26:	699b      	ldr	r3, [r3, #24]
 8004c28:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8004c2c:	6a3b      	ldr	r3, [r7, #32]
 8004c2e:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8004c30:	6a3b      	ldr	r3, [r7, #32]
 8004c32:	695b      	ldr	r3, [r3, #20]
 8004c34:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d10a      	bne.n	8004c52 <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8004c3c:	69fb      	ldr	r3, [r7, #28]
 8004c3e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004c42:	685b      	ldr	r3, [r3, #4]
 8004c44:	69fa      	ldr	r2, [r7, #28]
 8004c46:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004c4a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004c4e:	6053      	str	r3, [r2, #4]
            break;
 8004c50:	e008      	b.n	8004c64 <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004c52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c54:	3301      	adds	r3, #1
 8004c56:	627b      	str	r3, [r7, #36]	@ 0x24
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	791b      	ldrb	r3, [r3, #4]
 8004c5c:	461a      	mov	r2, r3
 8004c5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c60:	4293      	cmp	r3, r2
 8004c62:	d3b3      	bcc.n	8004bcc <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	695a      	ldr	r2, [r3, #20]
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8004c72:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	4618      	mov	r0, r3
 8004c7a:	f003 fd31 	bl	80086e0 <USB_ReadInterrupts>
 8004c7e:	4603      	mov	r3, r0
 8004c80:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8004c84:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004c88:	d10a      	bne.n	8004ca0 <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8004c8a:	6878      	ldr	r0, [r7, #4]
 8004c8c:	f006 f97e 	bl	800af8c <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	695a      	ldr	r2, [r3, #20]
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8004c9e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	4618      	mov	r0, r3
 8004ca6:	f003 fd1b 	bl	80086e0 <USB_ReadInterrupts>
 8004caa:	4603      	mov	r3, r0
 8004cac:	f003 0304 	and.w	r3, r3, #4
 8004cb0:	2b04      	cmp	r3, #4
 8004cb2:	d115      	bne.n	8004ce0 <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	685b      	ldr	r3, [r3, #4]
 8004cba:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8004cbc:	69bb      	ldr	r3, [r7, #24]
 8004cbe:	f003 0304 	and.w	r3, r3, #4
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d002      	beq.n	8004ccc <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8004cc6:	6878      	ldr	r0, [r7, #4]
 8004cc8:	f006 f96e 	bl	800afa8 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	6859      	ldr	r1, [r3, #4]
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	69ba      	ldr	r2, [r7, #24]
 8004cd8:	430a      	orrs	r2, r1
 8004cda:	605a      	str	r2, [r3, #4]
 8004cdc:	e000      	b.n	8004ce0 <HAL_PCD_IRQHandler+0x93c>
      return;
 8004cde:	bf00      	nop
    }
  }
}
 8004ce0:	3734      	adds	r7, #52	@ 0x34
 8004ce2:	46bd      	mov	sp, r7
 8004ce4:	bd90      	pop	{r4, r7, pc}

08004ce6 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8004ce6:	b580      	push	{r7, lr}
 8004ce8:	b082      	sub	sp, #8
 8004cea:	af00      	add	r7, sp, #0
 8004cec:	6078      	str	r0, [r7, #4]
 8004cee:	460b      	mov	r3, r1
 8004cf0:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004cf8:	2b01      	cmp	r3, #1
 8004cfa:	d101      	bne.n	8004d00 <HAL_PCD_SetAddress+0x1a>
 8004cfc:	2302      	movs	r3, #2
 8004cfe:	e012      	b.n	8004d26 <HAL_PCD_SetAddress+0x40>
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	2201      	movs	r2, #1
 8004d04:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	78fa      	ldrb	r2, [r7, #3]
 8004d0c:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	78fa      	ldrb	r2, [r7, #3]
 8004d14:	4611      	mov	r1, r2
 8004d16:	4618      	mov	r0, r3
 8004d18:	f003 fc7a 	bl	8008610 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	2200      	movs	r2, #0
 8004d20:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004d24:	2300      	movs	r3, #0
}
 8004d26:	4618      	mov	r0, r3
 8004d28:	3708      	adds	r7, #8
 8004d2a:	46bd      	mov	sp, r7
 8004d2c:	bd80      	pop	{r7, pc}

08004d2e <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8004d2e:	b580      	push	{r7, lr}
 8004d30:	b084      	sub	sp, #16
 8004d32:	af00      	add	r7, sp, #0
 8004d34:	6078      	str	r0, [r7, #4]
 8004d36:	4608      	mov	r0, r1
 8004d38:	4611      	mov	r1, r2
 8004d3a:	461a      	mov	r2, r3
 8004d3c:	4603      	mov	r3, r0
 8004d3e:	70fb      	strb	r3, [r7, #3]
 8004d40:	460b      	mov	r3, r1
 8004d42:	803b      	strh	r3, [r7, #0]
 8004d44:	4613      	mov	r3, r2
 8004d46:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8004d48:	2300      	movs	r3, #0
 8004d4a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004d4c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	da0f      	bge.n	8004d74 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004d54:	78fb      	ldrb	r3, [r7, #3]
 8004d56:	f003 020f 	and.w	r2, r3, #15
 8004d5a:	4613      	mov	r3, r2
 8004d5c:	00db      	lsls	r3, r3, #3
 8004d5e:	4413      	add	r3, r2
 8004d60:	009b      	lsls	r3, r3, #2
 8004d62:	3310      	adds	r3, #16
 8004d64:	687a      	ldr	r2, [r7, #4]
 8004d66:	4413      	add	r3, r2
 8004d68:	3304      	adds	r3, #4
 8004d6a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	2201      	movs	r2, #1
 8004d70:	705a      	strb	r2, [r3, #1]
 8004d72:	e00f      	b.n	8004d94 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004d74:	78fb      	ldrb	r3, [r7, #3]
 8004d76:	f003 020f 	and.w	r2, r3, #15
 8004d7a:	4613      	mov	r3, r2
 8004d7c:	00db      	lsls	r3, r3, #3
 8004d7e:	4413      	add	r3, r2
 8004d80:	009b      	lsls	r3, r3, #2
 8004d82:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004d86:	687a      	ldr	r2, [r7, #4]
 8004d88:	4413      	add	r3, r2
 8004d8a:	3304      	adds	r3, #4
 8004d8c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	2200      	movs	r2, #0
 8004d92:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8004d94:	78fb      	ldrb	r3, [r7, #3]
 8004d96:	f003 030f 	and.w	r3, r3, #15
 8004d9a:	b2da      	uxtb	r2, r3
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8004da0:	883b      	ldrh	r3, [r7, #0]
 8004da2:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	78ba      	ldrb	r2, [r7, #2]
 8004dae:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	785b      	ldrb	r3, [r3, #1]
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d004      	beq.n	8004dc2 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	781b      	ldrb	r3, [r3, #0]
 8004dbc:	461a      	mov	r2, r3
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8004dc2:	78bb      	ldrb	r3, [r7, #2]
 8004dc4:	2b02      	cmp	r3, #2
 8004dc6:	d102      	bne.n	8004dce <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	2200      	movs	r2, #0
 8004dcc:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004dd4:	2b01      	cmp	r3, #1
 8004dd6:	d101      	bne.n	8004ddc <HAL_PCD_EP_Open+0xae>
 8004dd8:	2302      	movs	r3, #2
 8004dda:	e00e      	b.n	8004dfa <HAL_PCD_EP_Open+0xcc>
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	2201      	movs	r2, #1
 8004de0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	68f9      	ldr	r1, [r7, #12]
 8004dea:	4618      	mov	r0, r3
 8004dec:	f002 fdfa 	bl	80079e4 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	2200      	movs	r2, #0
 8004df4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8004df8:	7afb      	ldrb	r3, [r7, #11]
}
 8004dfa:	4618      	mov	r0, r3
 8004dfc:	3710      	adds	r7, #16
 8004dfe:	46bd      	mov	sp, r7
 8004e00:	bd80      	pop	{r7, pc}

08004e02 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004e02:	b580      	push	{r7, lr}
 8004e04:	b084      	sub	sp, #16
 8004e06:	af00      	add	r7, sp, #0
 8004e08:	6078      	str	r0, [r7, #4]
 8004e0a:	460b      	mov	r3, r1
 8004e0c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004e0e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	da0f      	bge.n	8004e36 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004e16:	78fb      	ldrb	r3, [r7, #3]
 8004e18:	f003 020f 	and.w	r2, r3, #15
 8004e1c:	4613      	mov	r3, r2
 8004e1e:	00db      	lsls	r3, r3, #3
 8004e20:	4413      	add	r3, r2
 8004e22:	009b      	lsls	r3, r3, #2
 8004e24:	3310      	adds	r3, #16
 8004e26:	687a      	ldr	r2, [r7, #4]
 8004e28:	4413      	add	r3, r2
 8004e2a:	3304      	adds	r3, #4
 8004e2c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	2201      	movs	r2, #1
 8004e32:	705a      	strb	r2, [r3, #1]
 8004e34:	e00f      	b.n	8004e56 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004e36:	78fb      	ldrb	r3, [r7, #3]
 8004e38:	f003 020f 	and.w	r2, r3, #15
 8004e3c:	4613      	mov	r3, r2
 8004e3e:	00db      	lsls	r3, r3, #3
 8004e40:	4413      	add	r3, r2
 8004e42:	009b      	lsls	r3, r3, #2
 8004e44:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004e48:	687a      	ldr	r2, [r7, #4]
 8004e4a:	4413      	add	r3, r2
 8004e4c:	3304      	adds	r3, #4
 8004e4e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	2200      	movs	r2, #0
 8004e54:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8004e56:	78fb      	ldrb	r3, [r7, #3]
 8004e58:	f003 030f 	and.w	r3, r3, #15
 8004e5c:	b2da      	uxtb	r2, r3
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004e68:	2b01      	cmp	r3, #1
 8004e6a:	d101      	bne.n	8004e70 <HAL_PCD_EP_Close+0x6e>
 8004e6c:	2302      	movs	r3, #2
 8004e6e:	e00e      	b.n	8004e8e <HAL_PCD_EP_Close+0x8c>
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	2201      	movs	r2, #1
 8004e74:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	68f9      	ldr	r1, [r7, #12]
 8004e7e:	4618      	mov	r0, r3
 8004e80:	f002 fe38 	bl	8007af4 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	2200      	movs	r2, #0
 8004e88:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8004e8c:	2300      	movs	r3, #0
}
 8004e8e:	4618      	mov	r0, r3
 8004e90:	3710      	adds	r7, #16
 8004e92:	46bd      	mov	sp, r7
 8004e94:	bd80      	pop	{r7, pc}

08004e96 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004e96:	b580      	push	{r7, lr}
 8004e98:	b086      	sub	sp, #24
 8004e9a:	af00      	add	r7, sp, #0
 8004e9c:	60f8      	str	r0, [r7, #12]
 8004e9e:	607a      	str	r2, [r7, #4]
 8004ea0:	603b      	str	r3, [r7, #0]
 8004ea2:	460b      	mov	r3, r1
 8004ea4:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004ea6:	7afb      	ldrb	r3, [r7, #11]
 8004ea8:	f003 020f 	and.w	r2, r3, #15
 8004eac:	4613      	mov	r3, r2
 8004eae:	00db      	lsls	r3, r3, #3
 8004eb0:	4413      	add	r3, r2
 8004eb2:	009b      	lsls	r3, r3, #2
 8004eb4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004eb8:	68fa      	ldr	r2, [r7, #12]
 8004eba:	4413      	add	r3, r2
 8004ebc:	3304      	adds	r3, #4
 8004ebe:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004ec0:	697b      	ldr	r3, [r7, #20]
 8004ec2:	687a      	ldr	r2, [r7, #4]
 8004ec4:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8004ec6:	697b      	ldr	r3, [r7, #20]
 8004ec8:	683a      	ldr	r2, [r7, #0]
 8004eca:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8004ecc:	697b      	ldr	r3, [r7, #20]
 8004ece:	2200      	movs	r2, #0
 8004ed0:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8004ed2:	697b      	ldr	r3, [r7, #20]
 8004ed4:	2200      	movs	r2, #0
 8004ed6:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004ed8:	7afb      	ldrb	r3, [r7, #11]
 8004eda:	f003 030f 	and.w	r3, r3, #15
 8004ede:	b2da      	uxtb	r2, r3
 8004ee0:	697b      	ldr	r3, [r7, #20]
 8004ee2:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	799b      	ldrb	r3, [r3, #6]
 8004ee8:	2b01      	cmp	r3, #1
 8004eea:	d102      	bne.n	8004ef2 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004eec:	687a      	ldr	r2, [r7, #4]
 8004eee:	697b      	ldr	r3, [r7, #20]
 8004ef0:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	6818      	ldr	r0, [r3, #0]
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	799b      	ldrb	r3, [r3, #6]
 8004efa:	461a      	mov	r2, r3
 8004efc:	6979      	ldr	r1, [r7, #20]
 8004efe:	f002 fed5 	bl	8007cac <USB_EPStartXfer>

  return HAL_OK;
 8004f02:	2300      	movs	r3, #0
}
 8004f04:	4618      	mov	r0, r3
 8004f06:	3718      	adds	r7, #24
 8004f08:	46bd      	mov	sp, r7
 8004f0a:	bd80      	pop	{r7, pc}

08004f0c <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8004f0c:	b480      	push	{r7}
 8004f0e:	b083      	sub	sp, #12
 8004f10:	af00      	add	r7, sp, #0
 8004f12:	6078      	str	r0, [r7, #4]
 8004f14:	460b      	mov	r3, r1
 8004f16:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8004f18:	78fb      	ldrb	r3, [r7, #3]
 8004f1a:	f003 020f 	and.w	r2, r3, #15
 8004f1e:	6879      	ldr	r1, [r7, #4]
 8004f20:	4613      	mov	r3, r2
 8004f22:	00db      	lsls	r3, r3, #3
 8004f24:	4413      	add	r3, r2
 8004f26:	009b      	lsls	r3, r3, #2
 8004f28:	440b      	add	r3, r1
 8004f2a:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8004f2e:	681b      	ldr	r3, [r3, #0]
}
 8004f30:	4618      	mov	r0, r3
 8004f32:	370c      	adds	r7, #12
 8004f34:	46bd      	mov	sp, r7
 8004f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f3a:	4770      	bx	lr

08004f3c <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004f3c:	b580      	push	{r7, lr}
 8004f3e:	b086      	sub	sp, #24
 8004f40:	af00      	add	r7, sp, #0
 8004f42:	60f8      	str	r0, [r7, #12]
 8004f44:	607a      	str	r2, [r7, #4]
 8004f46:	603b      	str	r3, [r7, #0]
 8004f48:	460b      	mov	r3, r1
 8004f4a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004f4c:	7afb      	ldrb	r3, [r7, #11]
 8004f4e:	f003 020f 	and.w	r2, r3, #15
 8004f52:	4613      	mov	r3, r2
 8004f54:	00db      	lsls	r3, r3, #3
 8004f56:	4413      	add	r3, r2
 8004f58:	009b      	lsls	r3, r3, #2
 8004f5a:	3310      	adds	r3, #16
 8004f5c:	68fa      	ldr	r2, [r7, #12]
 8004f5e:	4413      	add	r3, r2
 8004f60:	3304      	adds	r3, #4
 8004f62:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004f64:	697b      	ldr	r3, [r7, #20]
 8004f66:	687a      	ldr	r2, [r7, #4]
 8004f68:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8004f6a:	697b      	ldr	r3, [r7, #20]
 8004f6c:	683a      	ldr	r2, [r7, #0]
 8004f6e:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8004f70:	697b      	ldr	r3, [r7, #20]
 8004f72:	2200      	movs	r2, #0
 8004f74:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8004f76:	697b      	ldr	r3, [r7, #20]
 8004f78:	2201      	movs	r2, #1
 8004f7a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004f7c:	7afb      	ldrb	r3, [r7, #11]
 8004f7e:	f003 030f 	and.w	r3, r3, #15
 8004f82:	b2da      	uxtb	r2, r3
 8004f84:	697b      	ldr	r3, [r7, #20]
 8004f86:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	799b      	ldrb	r3, [r3, #6]
 8004f8c:	2b01      	cmp	r3, #1
 8004f8e:	d102      	bne.n	8004f96 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004f90:	687a      	ldr	r2, [r7, #4]
 8004f92:	697b      	ldr	r3, [r7, #20]
 8004f94:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	6818      	ldr	r0, [r3, #0]
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	799b      	ldrb	r3, [r3, #6]
 8004f9e:	461a      	mov	r2, r3
 8004fa0:	6979      	ldr	r1, [r7, #20]
 8004fa2:	f002 fe83 	bl	8007cac <USB_EPStartXfer>

  return HAL_OK;
 8004fa6:	2300      	movs	r3, #0
}
 8004fa8:	4618      	mov	r0, r3
 8004faa:	3718      	adds	r7, #24
 8004fac:	46bd      	mov	sp, r7
 8004fae:	bd80      	pop	{r7, pc}

08004fb0 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004fb0:	b580      	push	{r7, lr}
 8004fb2:	b084      	sub	sp, #16
 8004fb4:	af00      	add	r7, sp, #0
 8004fb6:	6078      	str	r0, [r7, #4]
 8004fb8:	460b      	mov	r3, r1
 8004fba:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8004fbc:	78fb      	ldrb	r3, [r7, #3]
 8004fbe:	f003 030f 	and.w	r3, r3, #15
 8004fc2:	687a      	ldr	r2, [r7, #4]
 8004fc4:	7912      	ldrb	r2, [r2, #4]
 8004fc6:	4293      	cmp	r3, r2
 8004fc8:	d901      	bls.n	8004fce <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8004fca:	2301      	movs	r3, #1
 8004fcc:	e04f      	b.n	800506e <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004fce:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	da0f      	bge.n	8004ff6 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004fd6:	78fb      	ldrb	r3, [r7, #3]
 8004fd8:	f003 020f 	and.w	r2, r3, #15
 8004fdc:	4613      	mov	r3, r2
 8004fde:	00db      	lsls	r3, r3, #3
 8004fe0:	4413      	add	r3, r2
 8004fe2:	009b      	lsls	r3, r3, #2
 8004fe4:	3310      	adds	r3, #16
 8004fe6:	687a      	ldr	r2, [r7, #4]
 8004fe8:	4413      	add	r3, r2
 8004fea:	3304      	adds	r3, #4
 8004fec:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	2201      	movs	r2, #1
 8004ff2:	705a      	strb	r2, [r3, #1]
 8004ff4:	e00d      	b.n	8005012 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004ff6:	78fa      	ldrb	r2, [r7, #3]
 8004ff8:	4613      	mov	r3, r2
 8004ffa:	00db      	lsls	r3, r3, #3
 8004ffc:	4413      	add	r3, r2
 8004ffe:	009b      	lsls	r3, r3, #2
 8005000:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005004:	687a      	ldr	r2, [r7, #4]
 8005006:	4413      	add	r3, r2
 8005008:	3304      	adds	r3, #4
 800500a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	2200      	movs	r2, #0
 8005010:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	2201      	movs	r2, #1
 8005016:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005018:	78fb      	ldrb	r3, [r7, #3]
 800501a:	f003 030f 	and.w	r3, r3, #15
 800501e:	b2da      	uxtb	r2, r3
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800502a:	2b01      	cmp	r3, #1
 800502c:	d101      	bne.n	8005032 <HAL_PCD_EP_SetStall+0x82>
 800502e:	2302      	movs	r3, #2
 8005030:	e01d      	b.n	800506e <HAL_PCD_EP_SetStall+0xbe>
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	2201      	movs	r2, #1
 8005036:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	68f9      	ldr	r1, [r7, #12]
 8005040:	4618      	mov	r0, r3
 8005042:	f003 fa11 	bl	8008468 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8005046:	78fb      	ldrb	r3, [r7, #3]
 8005048:	f003 030f 	and.w	r3, r3, #15
 800504c:	2b00      	cmp	r3, #0
 800504e:	d109      	bne.n	8005064 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	6818      	ldr	r0, [r3, #0]
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	7999      	ldrb	r1, [r3, #6]
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800505e:	461a      	mov	r2, r3
 8005060:	f003 fc02 	bl	8008868 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	2200      	movs	r2, #0
 8005068:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800506c:	2300      	movs	r3, #0
}
 800506e:	4618      	mov	r0, r3
 8005070:	3710      	adds	r7, #16
 8005072:	46bd      	mov	sp, r7
 8005074:	bd80      	pop	{r7, pc}

08005076 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005076:	b580      	push	{r7, lr}
 8005078:	b084      	sub	sp, #16
 800507a:	af00      	add	r7, sp, #0
 800507c:	6078      	str	r0, [r7, #4]
 800507e:	460b      	mov	r3, r1
 8005080:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8005082:	78fb      	ldrb	r3, [r7, #3]
 8005084:	f003 030f 	and.w	r3, r3, #15
 8005088:	687a      	ldr	r2, [r7, #4]
 800508a:	7912      	ldrb	r2, [r2, #4]
 800508c:	4293      	cmp	r3, r2
 800508e:	d901      	bls.n	8005094 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8005090:	2301      	movs	r3, #1
 8005092:	e042      	b.n	800511a <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005094:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005098:	2b00      	cmp	r3, #0
 800509a:	da0f      	bge.n	80050bc <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800509c:	78fb      	ldrb	r3, [r7, #3]
 800509e:	f003 020f 	and.w	r2, r3, #15
 80050a2:	4613      	mov	r3, r2
 80050a4:	00db      	lsls	r3, r3, #3
 80050a6:	4413      	add	r3, r2
 80050a8:	009b      	lsls	r3, r3, #2
 80050aa:	3310      	adds	r3, #16
 80050ac:	687a      	ldr	r2, [r7, #4]
 80050ae:	4413      	add	r3, r2
 80050b0:	3304      	adds	r3, #4
 80050b2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	2201      	movs	r2, #1
 80050b8:	705a      	strb	r2, [r3, #1]
 80050ba:	e00f      	b.n	80050dc <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80050bc:	78fb      	ldrb	r3, [r7, #3]
 80050be:	f003 020f 	and.w	r2, r3, #15
 80050c2:	4613      	mov	r3, r2
 80050c4:	00db      	lsls	r3, r3, #3
 80050c6:	4413      	add	r3, r2
 80050c8:	009b      	lsls	r3, r3, #2
 80050ca:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80050ce:	687a      	ldr	r2, [r7, #4]
 80050d0:	4413      	add	r3, r2
 80050d2:	3304      	adds	r3, #4
 80050d4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	2200      	movs	r2, #0
 80050da:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	2200      	movs	r2, #0
 80050e0:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80050e2:	78fb      	ldrb	r3, [r7, #3]
 80050e4:	f003 030f 	and.w	r3, r3, #15
 80050e8:	b2da      	uxtb	r2, r3
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80050f4:	2b01      	cmp	r3, #1
 80050f6:	d101      	bne.n	80050fc <HAL_PCD_EP_ClrStall+0x86>
 80050f8:	2302      	movs	r3, #2
 80050fa:	e00e      	b.n	800511a <HAL_PCD_EP_ClrStall+0xa4>
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	2201      	movs	r2, #1
 8005100:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	68f9      	ldr	r1, [r7, #12]
 800510a:	4618      	mov	r0, r3
 800510c:	f003 fa1a 	bl	8008544 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	2200      	movs	r2, #0
 8005114:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8005118:	2300      	movs	r3, #0
}
 800511a:	4618      	mov	r0, r3
 800511c:	3710      	adds	r7, #16
 800511e:	46bd      	mov	sp, r7
 8005120:	bd80      	pop	{r7, pc}

08005122 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005122:	b580      	push	{r7, lr}
 8005124:	b084      	sub	sp, #16
 8005126:	af00      	add	r7, sp, #0
 8005128:	6078      	str	r0, [r7, #4]
 800512a:	460b      	mov	r3, r1
 800512c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 800512e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005132:	2b00      	cmp	r3, #0
 8005134:	da0c      	bge.n	8005150 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005136:	78fb      	ldrb	r3, [r7, #3]
 8005138:	f003 020f 	and.w	r2, r3, #15
 800513c:	4613      	mov	r3, r2
 800513e:	00db      	lsls	r3, r3, #3
 8005140:	4413      	add	r3, r2
 8005142:	009b      	lsls	r3, r3, #2
 8005144:	3310      	adds	r3, #16
 8005146:	687a      	ldr	r2, [r7, #4]
 8005148:	4413      	add	r3, r2
 800514a:	3304      	adds	r3, #4
 800514c:	60fb      	str	r3, [r7, #12]
 800514e:	e00c      	b.n	800516a <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005150:	78fb      	ldrb	r3, [r7, #3]
 8005152:	f003 020f 	and.w	r2, r3, #15
 8005156:	4613      	mov	r3, r2
 8005158:	00db      	lsls	r3, r3, #3
 800515a:	4413      	add	r3, r2
 800515c:	009b      	lsls	r3, r3, #2
 800515e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005162:	687a      	ldr	r2, [r7, #4]
 8005164:	4413      	add	r3, r2
 8005166:	3304      	adds	r3, #4
 8005168:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	68f9      	ldr	r1, [r7, #12]
 8005170:	4618      	mov	r0, r3
 8005172:	f003 f839 	bl	80081e8 <USB_EPStopXfer>
 8005176:	4603      	mov	r3, r0
 8005178:	72fb      	strb	r3, [r7, #11]

  return ret;
 800517a:	7afb      	ldrb	r3, [r7, #11]
}
 800517c:	4618      	mov	r0, r3
 800517e:	3710      	adds	r7, #16
 8005180:	46bd      	mov	sp, r7
 8005182:	bd80      	pop	{r7, pc}

08005184 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005184:	b580      	push	{r7, lr}
 8005186:	b08a      	sub	sp, #40	@ 0x28
 8005188:	af02      	add	r7, sp, #8
 800518a:	6078      	str	r0, [r7, #4]
 800518c:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005194:	697b      	ldr	r3, [r7, #20]
 8005196:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8005198:	683a      	ldr	r2, [r7, #0]
 800519a:	4613      	mov	r3, r2
 800519c:	00db      	lsls	r3, r3, #3
 800519e:	4413      	add	r3, r2
 80051a0:	009b      	lsls	r3, r3, #2
 80051a2:	3310      	adds	r3, #16
 80051a4:	687a      	ldr	r2, [r7, #4]
 80051a6:	4413      	add	r3, r2
 80051a8:	3304      	adds	r3, #4
 80051aa:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	695a      	ldr	r2, [r3, #20]
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	691b      	ldr	r3, [r3, #16]
 80051b4:	429a      	cmp	r2, r3
 80051b6:	d901      	bls.n	80051bc <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80051b8:	2301      	movs	r3, #1
 80051ba:	e06b      	b.n	8005294 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	691a      	ldr	r2, [r3, #16]
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	695b      	ldr	r3, [r3, #20]
 80051c4:	1ad3      	subs	r3, r2, r3
 80051c6:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	689b      	ldr	r3, [r3, #8]
 80051cc:	69fa      	ldr	r2, [r7, #28]
 80051ce:	429a      	cmp	r2, r3
 80051d0:	d902      	bls.n	80051d8 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	689b      	ldr	r3, [r3, #8]
 80051d6:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80051d8:	69fb      	ldr	r3, [r7, #28]
 80051da:	3303      	adds	r3, #3
 80051dc:	089b      	lsrs	r3, r3, #2
 80051de:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80051e0:	e02a      	b.n	8005238 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	691a      	ldr	r2, [r3, #16]
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	695b      	ldr	r3, [r3, #20]
 80051ea:	1ad3      	subs	r3, r2, r3
 80051ec:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	689b      	ldr	r3, [r3, #8]
 80051f2:	69fa      	ldr	r2, [r7, #28]
 80051f4:	429a      	cmp	r2, r3
 80051f6:	d902      	bls.n	80051fe <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	689b      	ldr	r3, [r3, #8]
 80051fc:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80051fe:	69fb      	ldr	r3, [r7, #28]
 8005200:	3303      	adds	r3, #3
 8005202:	089b      	lsrs	r3, r3, #2
 8005204:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	68d9      	ldr	r1, [r3, #12]
 800520a:	683b      	ldr	r3, [r7, #0]
 800520c:	b2da      	uxtb	r2, r3
 800520e:	69fb      	ldr	r3, [r7, #28]
 8005210:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8005216:	9300      	str	r3, [sp, #0]
 8005218:	4603      	mov	r3, r0
 800521a:	6978      	ldr	r0, [r7, #20]
 800521c:	f003 f88e 	bl	800833c <USB_WritePacket>

    ep->xfer_buff  += len;
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	68da      	ldr	r2, [r3, #12]
 8005224:	69fb      	ldr	r3, [r7, #28]
 8005226:	441a      	add	r2, r3
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	695a      	ldr	r2, [r3, #20]
 8005230:	69fb      	ldr	r3, [r7, #28]
 8005232:	441a      	add	r2, r3
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005238:	683b      	ldr	r3, [r7, #0]
 800523a:	015a      	lsls	r2, r3, #5
 800523c:	693b      	ldr	r3, [r7, #16]
 800523e:	4413      	add	r3, r2
 8005240:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005244:	699b      	ldr	r3, [r3, #24]
 8005246:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8005248:	69ba      	ldr	r2, [r7, #24]
 800524a:	429a      	cmp	r2, r3
 800524c:	d809      	bhi.n	8005262 <PCD_WriteEmptyTxFifo+0xde>
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	695a      	ldr	r2, [r3, #20]
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005256:	429a      	cmp	r2, r3
 8005258:	d203      	bcs.n	8005262 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	691b      	ldr	r3, [r3, #16]
 800525e:	2b00      	cmp	r3, #0
 8005260:	d1bf      	bne.n	80051e2 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	691a      	ldr	r2, [r3, #16]
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	695b      	ldr	r3, [r3, #20]
 800526a:	429a      	cmp	r2, r3
 800526c:	d811      	bhi.n	8005292 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800526e:	683b      	ldr	r3, [r7, #0]
 8005270:	f003 030f 	and.w	r3, r3, #15
 8005274:	2201      	movs	r2, #1
 8005276:	fa02 f303 	lsl.w	r3, r2, r3
 800527a:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800527c:	693b      	ldr	r3, [r7, #16]
 800527e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005282:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005284:	68bb      	ldr	r3, [r7, #8]
 8005286:	43db      	mvns	r3, r3
 8005288:	6939      	ldr	r1, [r7, #16]
 800528a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800528e:	4013      	ands	r3, r2
 8005290:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8005292:	2300      	movs	r3, #0
}
 8005294:	4618      	mov	r0, r3
 8005296:	3720      	adds	r7, #32
 8005298:	46bd      	mov	sp, r7
 800529a:	bd80      	pop	{r7, pc}

0800529c <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800529c:	b580      	push	{r7, lr}
 800529e:	b088      	sub	sp, #32
 80052a0:	af00      	add	r7, sp, #0
 80052a2:	6078      	str	r0, [r7, #4]
 80052a4:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80052ac:	69fb      	ldr	r3, [r7, #28]
 80052ae:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80052b0:	69fb      	ldr	r3, [r7, #28]
 80052b2:	333c      	adds	r3, #60	@ 0x3c
 80052b4:	3304      	adds	r3, #4
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80052ba:	683b      	ldr	r3, [r7, #0]
 80052bc:	015a      	lsls	r2, r3, #5
 80052be:	69bb      	ldr	r3, [r7, #24]
 80052c0:	4413      	add	r3, r2
 80052c2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80052c6:	689b      	ldr	r3, [r3, #8]
 80052c8:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	799b      	ldrb	r3, [r3, #6]
 80052ce:	2b01      	cmp	r3, #1
 80052d0:	d17b      	bne.n	80053ca <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80052d2:	693b      	ldr	r3, [r7, #16]
 80052d4:	f003 0308 	and.w	r3, r3, #8
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d015      	beq.n	8005308 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80052dc:	697b      	ldr	r3, [r7, #20]
 80052de:	4a61      	ldr	r2, [pc, #388]	@ (8005464 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80052e0:	4293      	cmp	r3, r2
 80052e2:	f240 80b9 	bls.w	8005458 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80052e6:	693b      	ldr	r3, [r7, #16]
 80052e8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	f000 80b3 	beq.w	8005458 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80052f2:	683b      	ldr	r3, [r7, #0]
 80052f4:	015a      	lsls	r2, r3, #5
 80052f6:	69bb      	ldr	r3, [r7, #24]
 80052f8:	4413      	add	r3, r2
 80052fa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80052fe:	461a      	mov	r2, r3
 8005300:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005304:	6093      	str	r3, [r2, #8]
 8005306:	e0a7      	b.n	8005458 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8005308:	693b      	ldr	r3, [r7, #16]
 800530a:	f003 0320 	and.w	r3, r3, #32
 800530e:	2b00      	cmp	r3, #0
 8005310:	d009      	beq.n	8005326 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005312:	683b      	ldr	r3, [r7, #0]
 8005314:	015a      	lsls	r2, r3, #5
 8005316:	69bb      	ldr	r3, [r7, #24]
 8005318:	4413      	add	r3, r2
 800531a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800531e:	461a      	mov	r2, r3
 8005320:	2320      	movs	r3, #32
 8005322:	6093      	str	r3, [r2, #8]
 8005324:	e098      	b.n	8005458 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8005326:	693b      	ldr	r3, [r7, #16]
 8005328:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800532c:	2b00      	cmp	r3, #0
 800532e:	f040 8093 	bne.w	8005458 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005332:	697b      	ldr	r3, [r7, #20]
 8005334:	4a4b      	ldr	r2, [pc, #300]	@ (8005464 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8005336:	4293      	cmp	r3, r2
 8005338:	d90f      	bls.n	800535a <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800533a:	693b      	ldr	r3, [r7, #16]
 800533c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005340:	2b00      	cmp	r3, #0
 8005342:	d00a      	beq.n	800535a <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005344:	683b      	ldr	r3, [r7, #0]
 8005346:	015a      	lsls	r2, r3, #5
 8005348:	69bb      	ldr	r3, [r7, #24]
 800534a:	4413      	add	r3, r2
 800534c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005350:	461a      	mov	r2, r3
 8005352:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005356:	6093      	str	r3, [r2, #8]
 8005358:	e07e      	b.n	8005458 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800535a:	683a      	ldr	r2, [r7, #0]
 800535c:	4613      	mov	r3, r2
 800535e:	00db      	lsls	r3, r3, #3
 8005360:	4413      	add	r3, r2
 8005362:	009b      	lsls	r3, r3, #2
 8005364:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005368:	687a      	ldr	r2, [r7, #4]
 800536a:	4413      	add	r3, r2
 800536c:	3304      	adds	r3, #4
 800536e:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	6a1a      	ldr	r2, [r3, #32]
 8005374:	683b      	ldr	r3, [r7, #0]
 8005376:	0159      	lsls	r1, r3, #5
 8005378:	69bb      	ldr	r3, [r7, #24]
 800537a:	440b      	add	r3, r1
 800537c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005380:	691b      	ldr	r3, [r3, #16]
 8005382:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005386:	1ad2      	subs	r2, r2, r3
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 800538c:	683b      	ldr	r3, [r7, #0]
 800538e:	2b00      	cmp	r3, #0
 8005390:	d114      	bne.n	80053bc <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	691b      	ldr	r3, [r3, #16]
 8005396:	2b00      	cmp	r3, #0
 8005398:	d109      	bne.n	80053ae <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	6818      	ldr	r0, [r3, #0]
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80053a4:	461a      	mov	r2, r3
 80053a6:	2101      	movs	r1, #1
 80053a8:	f003 fa5e 	bl	8008868 <USB_EP0_OutStart>
 80053ac:	e006      	b.n	80053bc <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	68da      	ldr	r2, [r3, #12]
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	695b      	ldr	r3, [r3, #20]
 80053b6:	441a      	add	r2, r3
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80053bc:	683b      	ldr	r3, [r7, #0]
 80053be:	b2db      	uxtb	r3, r3
 80053c0:	4619      	mov	r1, r3
 80053c2:	6878      	ldr	r0, [r7, #4]
 80053c4:	f005 fd1e 	bl	800ae04 <HAL_PCD_DataOutStageCallback>
 80053c8:	e046      	b.n	8005458 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80053ca:	697b      	ldr	r3, [r7, #20]
 80053cc:	4a26      	ldr	r2, [pc, #152]	@ (8005468 <PCD_EP_OutXfrComplete_int+0x1cc>)
 80053ce:	4293      	cmp	r3, r2
 80053d0:	d124      	bne.n	800541c <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80053d2:	693b      	ldr	r3, [r7, #16]
 80053d4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d00a      	beq.n	80053f2 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80053dc:	683b      	ldr	r3, [r7, #0]
 80053de:	015a      	lsls	r2, r3, #5
 80053e0:	69bb      	ldr	r3, [r7, #24]
 80053e2:	4413      	add	r3, r2
 80053e4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80053e8:	461a      	mov	r2, r3
 80053ea:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80053ee:	6093      	str	r3, [r2, #8]
 80053f0:	e032      	b.n	8005458 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80053f2:	693b      	ldr	r3, [r7, #16]
 80053f4:	f003 0320 	and.w	r3, r3, #32
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d008      	beq.n	800540e <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80053fc:	683b      	ldr	r3, [r7, #0]
 80053fe:	015a      	lsls	r2, r3, #5
 8005400:	69bb      	ldr	r3, [r7, #24]
 8005402:	4413      	add	r3, r2
 8005404:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005408:	461a      	mov	r2, r3
 800540a:	2320      	movs	r3, #32
 800540c:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800540e:	683b      	ldr	r3, [r7, #0]
 8005410:	b2db      	uxtb	r3, r3
 8005412:	4619      	mov	r1, r3
 8005414:	6878      	ldr	r0, [r7, #4]
 8005416:	f005 fcf5 	bl	800ae04 <HAL_PCD_DataOutStageCallback>
 800541a:	e01d      	b.n	8005458 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800541c:	683b      	ldr	r3, [r7, #0]
 800541e:	2b00      	cmp	r3, #0
 8005420:	d114      	bne.n	800544c <PCD_EP_OutXfrComplete_int+0x1b0>
 8005422:	6879      	ldr	r1, [r7, #4]
 8005424:	683a      	ldr	r2, [r7, #0]
 8005426:	4613      	mov	r3, r2
 8005428:	00db      	lsls	r3, r3, #3
 800542a:	4413      	add	r3, r2
 800542c:	009b      	lsls	r3, r3, #2
 800542e:	440b      	add	r3, r1
 8005430:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	2b00      	cmp	r3, #0
 8005438:	d108      	bne.n	800544c <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	6818      	ldr	r0, [r3, #0]
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005444:	461a      	mov	r2, r3
 8005446:	2100      	movs	r1, #0
 8005448:	f003 fa0e 	bl	8008868 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800544c:	683b      	ldr	r3, [r7, #0]
 800544e:	b2db      	uxtb	r3, r3
 8005450:	4619      	mov	r1, r3
 8005452:	6878      	ldr	r0, [r7, #4]
 8005454:	f005 fcd6 	bl	800ae04 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8005458:	2300      	movs	r3, #0
}
 800545a:	4618      	mov	r0, r3
 800545c:	3720      	adds	r7, #32
 800545e:	46bd      	mov	sp, r7
 8005460:	bd80      	pop	{r7, pc}
 8005462:	bf00      	nop
 8005464:	4f54300a 	.word	0x4f54300a
 8005468:	4f54310a 	.word	0x4f54310a

0800546c <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800546c:	b580      	push	{r7, lr}
 800546e:	b086      	sub	sp, #24
 8005470:	af00      	add	r7, sp, #0
 8005472:	6078      	str	r0, [r7, #4]
 8005474:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800547c:	697b      	ldr	r3, [r7, #20]
 800547e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8005480:	697b      	ldr	r3, [r7, #20]
 8005482:	333c      	adds	r3, #60	@ 0x3c
 8005484:	3304      	adds	r3, #4
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800548a:	683b      	ldr	r3, [r7, #0]
 800548c:	015a      	lsls	r2, r3, #5
 800548e:	693b      	ldr	r3, [r7, #16]
 8005490:	4413      	add	r3, r2
 8005492:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005496:	689b      	ldr	r3, [r3, #8]
 8005498:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	4a15      	ldr	r2, [pc, #84]	@ (80054f4 <PCD_EP_OutSetupPacket_int+0x88>)
 800549e:	4293      	cmp	r3, r2
 80054a0:	d90e      	bls.n	80054c0 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80054a2:	68bb      	ldr	r3, [r7, #8]
 80054a4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d009      	beq.n	80054c0 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80054ac:	683b      	ldr	r3, [r7, #0]
 80054ae:	015a      	lsls	r2, r3, #5
 80054b0:	693b      	ldr	r3, [r7, #16]
 80054b2:	4413      	add	r3, r2
 80054b4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80054b8:	461a      	mov	r2, r3
 80054ba:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80054be:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80054c0:	6878      	ldr	r0, [r7, #4]
 80054c2:	f005 fc8d 	bl	800ade0 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	4a0a      	ldr	r2, [pc, #40]	@ (80054f4 <PCD_EP_OutSetupPacket_int+0x88>)
 80054ca:	4293      	cmp	r3, r2
 80054cc:	d90c      	bls.n	80054e8 <PCD_EP_OutSetupPacket_int+0x7c>
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	799b      	ldrb	r3, [r3, #6]
 80054d2:	2b01      	cmp	r3, #1
 80054d4:	d108      	bne.n	80054e8 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	6818      	ldr	r0, [r3, #0]
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80054e0:	461a      	mov	r2, r3
 80054e2:	2101      	movs	r1, #1
 80054e4:	f003 f9c0 	bl	8008868 <USB_EP0_OutStart>
  }

  return HAL_OK;
 80054e8:	2300      	movs	r3, #0
}
 80054ea:	4618      	mov	r0, r3
 80054ec:	3718      	adds	r7, #24
 80054ee:	46bd      	mov	sp, r7
 80054f0:	bd80      	pop	{r7, pc}
 80054f2:	bf00      	nop
 80054f4:	4f54300a 	.word	0x4f54300a

080054f8 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80054f8:	b480      	push	{r7}
 80054fa:	b085      	sub	sp, #20
 80054fc:	af00      	add	r7, sp, #0
 80054fe:	6078      	str	r0, [r7, #4]
 8005500:	460b      	mov	r3, r1
 8005502:	70fb      	strb	r3, [r7, #3]
 8005504:	4613      	mov	r3, r2
 8005506:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800550e:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8005510:	78fb      	ldrb	r3, [r7, #3]
 8005512:	2b00      	cmp	r3, #0
 8005514:	d107      	bne.n	8005526 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8005516:	883b      	ldrh	r3, [r7, #0]
 8005518:	0419      	lsls	r1, r3, #16
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	68ba      	ldr	r2, [r7, #8]
 8005520:	430a      	orrs	r2, r1
 8005522:	629a      	str	r2, [r3, #40]	@ 0x28
 8005524:	e028      	b.n	8005578 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800552c:	0c1b      	lsrs	r3, r3, #16
 800552e:	68ba      	ldr	r2, [r7, #8]
 8005530:	4413      	add	r3, r2
 8005532:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005534:	2300      	movs	r3, #0
 8005536:	73fb      	strb	r3, [r7, #15]
 8005538:	e00d      	b.n	8005556 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	681a      	ldr	r2, [r3, #0]
 800553e:	7bfb      	ldrb	r3, [r7, #15]
 8005540:	3340      	adds	r3, #64	@ 0x40
 8005542:	009b      	lsls	r3, r3, #2
 8005544:	4413      	add	r3, r2
 8005546:	685b      	ldr	r3, [r3, #4]
 8005548:	0c1b      	lsrs	r3, r3, #16
 800554a:	68ba      	ldr	r2, [r7, #8]
 800554c:	4413      	add	r3, r2
 800554e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005550:	7bfb      	ldrb	r3, [r7, #15]
 8005552:	3301      	adds	r3, #1
 8005554:	73fb      	strb	r3, [r7, #15]
 8005556:	7bfa      	ldrb	r2, [r7, #15]
 8005558:	78fb      	ldrb	r3, [r7, #3]
 800555a:	3b01      	subs	r3, #1
 800555c:	429a      	cmp	r2, r3
 800555e:	d3ec      	bcc.n	800553a <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8005560:	883b      	ldrh	r3, [r7, #0]
 8005562:	0418      	lsls	r0, r3, #16
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	6819      	ldr	r1, [r3, #0]
 8005568:	78fb      	ldrb	r3, [r7, #3]
 800556a:	3b01      	subs	r3, #1
 800556c:	68ba      	ldr	r2, [r7, #8]
 800556e:	4302      	orrs	r2, r0
 8005570:	3340      	adds	r3, #64	@ 0x40
 8005572:	009b      	lsls	r3, r3, #2
 8005574:	440b      	add	r3, r1
 8005576:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8005578:	2300      	movs	r3, #0
}
 800557a:	4618      	mov	r0, r3
 800557c:	3714      	adds	r7, #20
 800557e:	46bd      	mov	sp, r7
 8005580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005584:	4770      	bx	lr

08005586 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8005586:	b480      	push	{r7}
 8005588:	b083      	sub	sp, #12
 800558a:	af00      	add	r7, sp, #0
 800558c:	6078      	str	r0, [r7, #4]
 800558e:	460b      	mov	r3, r1
 8005590:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	887a      	ldrh	r2, [r7, #2]
 8005598:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800559a:	2300      	movs	r3, #0
}
 800559c:	4618      	mov	r0, r3
 800559e:	370c      	adds	r7, #12
 80055a0:	46bd      	mov	sp, r7
 80055a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055a6:	4770      	bx	lr

080055a8 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 80055a8:	b480      	push	{r7}
 80055aa:	b083      	sub	sp, #12
 80055ac:	af00      	add	r7, sp, #0
 80055ae:	6078      	str	r0, [r7, #4]
 80055b0:	460b      	mov	r3, r1
 80055b2:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 80055b4:	bf00      	nop
 80055b6:	370c      	adds	r7, #12
 80055b8:	46bd      	mov	sp, r7
 80055ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055be:	4770      	bx	lr

080055c0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80055c0:	b580      	push	{r7, lr}
 80055c2:	b086      	sub	sp, #24
 80055c4:	af00      	add	r7, sp, #0
 80055c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d101      	bne.n	80055d2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80055ce:	2301      	movs	r3, #1
 80055d0:	e267      	b.n	8005aa2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	f003 0301 	and.w	r3, r3, #1
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d075      	beq.n	80056ca <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80055de:	4b88      	ldr	r3, [pc, #544]	@ (8005800 <HAL_RCC_OscConfig+0x240>)
 80055e0:	689b      	ldr	r3, [r3, #8]
 80055e2:	f003 030c 	and.w	r3, r3, #12
 80055e6:	2b04      	cmp	r3, #4
 80055e8:	d00c      	beq.n	8005604 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80055ea:	4b85      	ldr	r3, [pc, #532]	@ (8005800 <HAL_RCC_OscConfig+0x240>)
 80055ec:	689b      	ldr	r3, [r3, #8]
 80055ee:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80055f2:	2b08      	cmp	r3, #8
 80055f4:	d112      	bne.n	800561c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80055f6:	4b82      	ldr	r3, [pc, #520]	@ (8005800 <HAL_RCC_OscConfig+0x240>)
 80055f8:	685b      	ldr	r3, [r3, #4]
 80055fa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80055fe:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005602:	d10b      	bne.n	800561c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005604:	4b7e      	ldr	r3, [pc, #504]	@ (8005800 <HAL_RCC_OscConfig+0x240>)
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800560c:	2b00      	cmp	r3, #0
 800560e:	d05b      	beq.n	80056c8 <HAL_RCC_OscConfig+0x108>
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	685b      	ldr	r3, [r3, #4]
 8005614:	2b00      	cmp	r3, #0
 8005616:	d157      	bne.n	80056c8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005618:	2301      	movs	r3, #1
 800561a:	e242      	b.n	8005aa2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	685b      	ldr	r3, [r3, #4]
 8005620:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005624:	d106      	bne.n	8005634 <HAL_RCC_OscConfig+0x74>
 8005626:	4b76      	ldr	r3, [pc, #472]	@ (8005800 <HAL_RCC_OscConfig+0x240>)
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	4a75      	ldr	r2, [pc, #468]	@ (8005800 <HAL_RCC_OscConfig+0x240>)
 800562c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005630:	6013      	str	r3, [r2, #0]
 8005632:	e01d      	b.n	8005670 <HAL_RCC_OscConfig+0xb0>
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	685b      	ldr	r3, [r3, #4]
 8005638:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800563c:	d10c      	bne.n	8005658 <HAL_RCC_OscConfig+0x98>
 800563e:	4b70      	ldr	r3, [pc, #448]	@ (8005800 <HAL_RCC_OscConfig+0x240>)
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	4a6f      	ldr	r2, [pc, #444]	@ (8005800 <HAL_RCC_OscConfig+0x240>)
 8005644:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005648:	6013      	str	r3, [r2, #0]
 800564a:	4b6d      	ldr	r3, [pc, #436]	@ (8005800 <HAL_RCC_OscConfig+0x240>)
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	4a6c      	ldr	r2, [pc, #432]	@ (8005800 <HAL_RCC_OscConfig+0x240>)
 8005650:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005654:	6013      	str	r3, [r2, #0]
 8005656:	e00b      	b.n	8005670 <HAL_RCC_OscConfig+0xb0>
 8005658:	4b69      	ldr	r3, [pc, #420]	@ (8005800 <HAL_RCC_OscConfig+0x240>)
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	4a68      	ldr	r2, [pc, #416]	@ (8005800 <HAL_RCC_OscConfig+0x240>)
 800565e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005662:	6013      	str	r3, [r2, #0]
 8005664:	4b66      	ldr	r3, [pc, #408]	@ (8005800 <HAL_RCC_OscConfig+0x240>)
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	4a65      	ldr	r2, [pc, #404]	@ (8005800 <HAL_RCC_OscConfig+0x240>)
 800566a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800566e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	685b      	ldr	r3, [r3, #4]
 8005674:	2b00      	cmp	r3, #0
 8005676:	d013      	beq.n	80056a0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005678:	f7fe fa72 	bl	8003b60 <HAL_GetTick>
 800567c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800567e:	e008      	b.n	8005692 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005680:	f7fe fa6e 	bl	8003b60 <HAL_GetTick>
 8005684:	4602      	mov	r2, r0
 8005686:	693b      	ldr	r3, [r7, #16]
 8005688:	1ad3      	subs	r3, r2, r3
 800568a:	2b64      	cmp	r3, #100	@ 0x64
 800568c:	d901      	bls.n	8005692 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800568e:	2303      	movs	r3, #3
 8005690:	e207      	b.n	8005aa2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005692:	4b5b      	ldr	r3, [pc, #364]	@ (8005800 <HAL_RCC_OscConfig+0x240>)
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800569a:	2b00      	cmp	r3, #0
 800569c:	d0f0      	beq.n	8005680 <HAL_RCC_OscConfig+0xc0>
 800569e:	e014      	b.n	80056ca <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80056a0:	f7fe fa5e 	bl	8003b60 <HAL_GetTick>
 80056a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80056a6:	e008      	b.n	80056ba <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80056a8:	f7fe fa5a 	bl	8003b60 <HAL_GetTick>
 80056ac:	4602      	mov	r2, r0
 80056ae:	693b      	ldr	r3, [r7, #16]
 80056b0:	1ad3      	subs	r3, r2, r3
 80056b2:	2b64      	cmp	r3, #100	@ 0x64
 80056b4:	d901      	bls.n	80056ba <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80056b6:	2303      	movs	r3, #3
 80056b8:	e1f3      	b.n	8005aa2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80056ba:	4b51      	ldr	r3, [pc, #324]	@ (8005800 <HAL_RCC_OscConfig+0x240>)
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d1f0      	bne.n	80056a8 <HAL_RCC_OscConfig+0xe8>
 80056c6:	e000      	b.n	80056ca <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80056c8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	f003 0302 	and.w	r3, r3, #2
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d063      	beq.n	800579e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80056d6:	4b4a      	ldr	r3, [pc, #296]	@ (8005800 <HAL_RCC_OscConfig+0x240>)
 80056d8:	689b      	ldr	r3, [r3, #8]
 80056da:	f003 030c 	and.w	r3, r3, #12
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d00b      	beq.n	80056fa <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80056e2:	4b47      	ldr	r3, [pc, #284]	@ (8005800 <HAL_RCC_OscConfig+0x240>)
 80056e4:	689b      	ldr	r3, [r3, #8]
 80056e6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80056ea:	2b08      	cmp	r3, #8
 80056ec:	d11c      	bne.n	8005728 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80056ee:	4b44      	ldr	r3, [pc, #272]	@ (8005800 <HAL_RCC_OscConfig+0x240>)
 80056f0:	685b      	ldr	r3, [r3, #4]
 80056f2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d116      	bne.n	8005728 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80056fa:	4b41      	ldr	r3, [pc, #260]	@ (8005800 <HAL_RCC_OscConfig+0x240>)
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	f003 0302 	and.w	r3, r3, #2
 8005702:	2b00      	cmp	r3, #0
 8005704:	d005      	beq.n	8005712 <HAL_RCC_OscConfig+0x152>
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	68db      	ldr	r3, [r3, #12]
 800570a:	2b01      	cmp	r3, #1
 800570c:	d001      	beq.n	8005712 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800570e:	2301      	movs	r3, #1
 8005710:	e1c7      	b.n	8005aa2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005712:	4b3b      	ldr	r3, [pc, #236]	@ (8005800 <HAL_RCC_OscConfig+0x240>)
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	691b      	ldr	r3, [r3, #16]
 800571e:	00db      	lsls	r3, r3, #3
 8005720:	4937      	ldr	r1, [pc, #220]	@ (8005800 <HAL_RCC_OscConfig+0x240>)
 8005722:	4313      	orrs	r3, r2
 8005724:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005726:	e03a      	b.n	800579e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	68db      	ldr	r3, [r3, #12]
 800572c:	2b00      	cmp	r3, #0
 800572e:	d020      	beq.n	8005772 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005730:	4b34      	ldr	r3, [pc, #208]	@ (8005804 <HAL_RCC_OscConfig+0x244>)
 8005732:	2201      	movs	r2, #1
 8005734:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005736:	f7fe fa13 	bl	8003b60 <HAL_GetTick>
 800573a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800573c:	e008      	b.n	8005750 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800573e:	f7fe fa0f 	bl	8003b60 <HAL_GetTick>
 8005742:	4602      	mov	r2, r0
 8005744:	693b      	ldr	r3, [r7, #16]
 8005746:	1ad3      	subs	r3, r2, r3
 8005748:	2b02      	cmp	r3, #2
 800574a:	d901      	bls.n	8005750 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800574c:	2303      	movs	r3, #3
 800574e:	e1a8      	b.n	8005aa2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005750:	4b2b      	ldr	r3, [pc, #172]	@ (8005800 <HAL_RCC_OscConfig+0x240>)
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	f003 0302 	and.w	r3, r3, #2
 8005758:	2b00      	cmp	r3, #0
 800575a:	d0f0      	beq.n	800573e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800575c:	4b28      	ldr	r3, [pc, #160]	@ (8005800 <HAL_RCC_OscConfig+0x240>)
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	691b      	ldr	r3, [r3, #16]
 8005768:	00db      	lsls	r3, r3, #3
 800576a:	4925      	ldr	r1, [pc, #148]	@ (8005800 <HAL_RCC_OscConfig+0x240>)
 800576c:	4313      	orrs	r3, r2
 800576e:	600b      	str	r3, [r1, #0]
 8005770:	e015      	b.n	800579e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005772:	4b24      	ldr	r3, [pc, #144]	@ (8005804 <HAL_RCC_OscConfig+0x244>)
 8005774:	2200      	movs	r2, #0
 8005776:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005778:	f7fe f9f2 	bl	8003b60 <HAL_GetTick>
 800577c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800577e:	e008      	b.n	8005792 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005780:	f7fe f9ee 	bl	8003b60 <HAL_GetTick>
 8005784:	4602      	mov	r2, r0
 8005786:	693b      	ldr	r3, [r7, #16]
 8005788:	1ad3      	subs	r3, r2, r3
 800578a:	2b02      	cmp	r3, #2
 800578c:	d901      	bls.n	8005792 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800578e:	2303      	movs	r3, #3
 8005790:	e187      	b.n	8005aa2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005792:	4b1b      	ldr	r3, [pc, #108]	@ (8005800 <HAL_RCC_OscConfig+0x240>)
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	f003 0302 	and.w	r3, r3, #2
 800579a:	2b00      	cmp	r3, #0
 800579c:	d1f0      	bne.n	8005780 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	f003 0308 	and.w	r3, r3, #8
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d036      	beq.n	8005818 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	695b      	ldr	r3, [r3, #20]
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d016      	beq.n	80057e0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80057b2:	4b15      	ldr	r3, [pc, #84]	@ (8005808 <HAL_RCC_OscConfig+0x248>)
 80057b4:	2201      	movs	r2, #1
 80057b6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80057b8:	f7fe f9d2 	bl	8003b60 <HAL_GetTick>
 80057bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80057be:	e008      	b.n	80057d2 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80057c0:	f7fe f9ce 	bl	8003b60 <HAL_GetTick>
 80057c4:	4602      	mov	r2, r0
 80057c6:	693b      	ldr	r3, [r7, #16]
 80057c8:	1ad3      	subs	r3, r2, r3
 80057ca:	2b02      	cmp	r3, #2
 80057cc:	d901      	bls.n	80057d2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80057ce:	2303      	movs	r3, #3
 80057d0:	e167      	b.n	8005aa2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80057d2:	4b0b      	ldr	r3, [pc, #44]	@ (8005800 <HAL_RCC_OscConfig+0x240>)
 80057d4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80057d6:	f003 0302 	and.w	r3, r3, #2
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d0f0      	beq.n	80057c0 <HAL_RCC_OscConfig+0x200>
 80057de:	e01b      	b.n	8005818 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80057e0:	4b09      	ldr	r3, [pc, #36]	@ (8005808 <HAL_RCC_OscConfig+0x248>)
 80057e2:	2200      	movs	r2, #0
 80057e4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80057e6:	f7fe f9bb 	bl	8003b60 <HAL_GetTick>
 80057ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80057ec:	e00e      	b.n	800580c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80057ee:	f7fe f9b7 	bl	8003b60 <HAL_GetTick>
 80057f2:	4602      	mov	r2, r0
 80057f4:	693b      	ldr	r3, [r7, #16]
 80057f6:	1ad3      	subs	r3, r2, r3
 80057f8:	2b02      	cmp	r3, #2
 80057fa:	d907      	bls.n	800580c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80057fc:	2303      	movs	r3, #3
 80057fe:	e150      	b.n	8005aa2 <HAL_RCC_OscConfig+0x4e2>
 8005800:	40023800 	.word	0x40023800
 8005804:	42470000 	.word	0x42470000
 8005808:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800580c:	4b88      	ldr	r3, [pc, #544]	@ (8005a30 <HAL_RCC_OscConfig+0x470>)
 800580e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005810:	f003 0302 	and.w	r3, r3, #2
 8005814:	2b00      	cmp	r3, #0
 8005816:	d1ea      	bne.n	80057ee <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	f003 0304 	and.w	r3, r3, #4
 8005820:	2b00      	cmp	r3, #0
 8005822:	f000 8097 	beq.w	8005954 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005826:	2300      	movs	r3, #0
 8005828:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800582a:	4b81      	ldr	r3, [pc, #516]	@ (8005a30 <HAL_RCC_OscConfig+0x470>)
 800582c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800582e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005832:	2b00      	cmp	r3, #0
 8005834:	d10f      	bne.n	8005856 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005836:	2300      	movs	r3, #0
 8005838:	60bb      	str	r3, [r7, #8]
 800583a:	4b7d      	ldr	r3, [pc, #500]	@ (8005a30 <HAL_RCC_OscConfig+0x470>)
 800583c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800583e:	4a7c      	ldr	r2, [pc, #496]	@ (8005a30 <HAL_RCC_OscConfig+0x470>)
 8005840:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005844:	6413      	str	r3, [r2, #64]	@ 0x40
 8005846:	4b7a      	ldr	r3, [pc, #488]	@ (8005a30 <HAL_RCC_OscConfig+0x470>)
 8005848:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800584a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800584e:	60bb      	str	r3, [r7, #8]
 8005850:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005852:	2301      	movs	r3, #1
 8005854:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005856:	4b77      	ldr	r3, [pc, #476]	@ (8005a34 <HAL_RCC_OscConfig+0x474>)
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800585e:	2b00      	cmp	r3, #0
 8005860:	d118      	bne.n	8005894 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005862:	4b74      	ldr	r3, [pc, #464]	@ (8005a34 <HAL_RCC_OscConfig+0x474>)
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	4a73      	ldr	r2, [pc, #460]	@ (8005a34 <HAL_RCC_OscConfig+0x474>)
 8005868:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800586c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800586e:	f7fe f977 	bl	8003b60 <HAL_GetTick>
 8005872:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005874:	e008      	b.n	8005888 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005876:	f7fe f973 	bl	8003b60 <HAL_GetTick>
 800587a:	4602      	mov	r2, r0
 800587c:	693b      	ldr	r3, [r7, #16]
 800587e:	1ad3      	subs	r3, r2, r3
 8005880:	2b02      	cmp	r3, #2
 8005882:	d901      	bls.n	8005888 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005884:	2303      	movs	r3, #3
 8005886:	e10c      	b.n	8005aa2 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005888:	4b6a      	ldr	r3, [pc, #424]	@ (8005a34 <HAL_RCC_OscConfig+0x474>)
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005890:	2b00      	cmp	r3, #0
 8005892:	d0f0      	beq.n	8005876 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	689b      	ldr	r3, [r3, #8]
 8005898:	2b01      	cmp	r3, #1
 800589a:	d106      	bne.n	80058aa <HAL_RCC_OscConfig+0x2ea>
 800589c:	4b64      	ldr	r3, [pc, #400]	@ (8005a30 <HAL_RCC_OscConfig+0x470>)
 800589e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80058a0:	4a63      	ldr	r2, [pc, #396]	@ (8005a30 <HAL_RCC_OscConfig+0x470>)
 80058a2:	f043 0301 	orr.w	r3, r3, #1
 80058a6:	6713      	str	r3, [r2, #112]	@ 0x70
 80058a8:	e01c      	b.n	80058e4 <HAL_RCC_OscConfig+0x324>
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	689b      	ldr	r3, [r3, #8]
 80058ae:	2b05      	cmp	r3, #5
 80058b0:	d10c      	bne.n	80058cc <HAL_RCC_OscConfig+0x30c>
 80058b2:	4b5f      	ldr	r3, [pc, #380]	@ (8005a30 <HAL_RCC_OscConfig+0x470>)
 80058b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80058b6:	4a5e      	ldr	r2, [pc, #376]	@ (8005a30 <HAL_RCC_OscConfig+0x470>)
 80058b8:	f043 0304 	orr.w	r3, r3, #4
 80058bc:	6713      	str	r3, [r2, #112]	@ 0x70
 80058be:	4b5c      	ldr	r3, [pc, #368]	@ (8005a30 <HAL_RCC_OscConfig+0x470>)
 80058c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80058c2:	4a5b      	ldr	r2, [pc, #364]	@ (8005a30 <HAL_RCC_OscConfig+0x470>)
 80058c4:	f043 0301 	orr.w	r3, r3, #1
 80058c8:	6713      	str	r3, [r2, #112]	@ 0x70
 80058ca:	e00b      	b.n	80058e4 <HAL_RCC_OscConfig+0x324>
 80058cc:	4b58      	ldr	r3, [pc, #352]	@ (8005a30 <HAL_RCC_OscConfig+0x470>)
 80058ce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80058d0:	4a57      	ldr	r2, [pc, #348]	@ (8005a30 <HAL_RCC_OscConfig+0x470>)
 80058d2:	f023 0301 	bic.w	r3, r3, #1
 80058d6:	6713      	str	r3, [r2, #112]	@ 0x70
 80058d8:	4b55      	ldr	r3, [pc, #340]	@ (8005a30 <HAL_RCC_OscConfig+0x470>)
 80058da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80058dc:	4a54      	ldr	r2, [pc, #336]	@ (8005a30 <HAL_RCC_OscConfig+0x470>)
 80058de:	f023 0304 	bic.w	r3, r3, #4
 80058e2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	689b      	ldr	r3, [r3, #8]
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d015      	beq.n	8005918 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80058ec:	f7fe f938 	bl	8003b60 <HAL_GetTick>
 80058f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80058f2:	e00a      	b.n	800590a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80058f4:	f7fe f934 	bl	8003b60 <HAL_GetTick>
 80058f8:	4602      	mov	r2, r0
 80058fa:	693b      	ldr	r3, [r7, #16]
 80058fc:	1ad3      	subs	r3, r2, r3
 80058fe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005902:	4293      	cmp	r3, r2
 8005904:	d901      	bls.n	800590a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005906:	2303      	movs	r3, #3
 8005908:	e0cb      	b.n	8005aa2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800590a:	4b49      	ldr	r3, [pc, #292]	@ (8005a30 <HAL_RCC_OscConfig+0x470>)
 800590c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800590e:	f003 0302 	and.w	r3, r3, #2
 8005912:	2b00      	cmp	r3, #0
 8005914:	d0ee      	beq.n	80058f4 <HAL_RCC_OscConfig+0x334>
 8005916:	e014      	b.n	8005942 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005918:	f7fe f922 	bl	8003b60 <HAL_GetTick>
 800591c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800591e:	e00a      	b.n	8005936 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005920:	f7fe f91e 	bl	8003b60 <HAL_GetTick>
 8005924:	4602      	mov	r2, r0
 8005926:	693b      	ldr	r3, [r7, #16]
 8005928:	1ad3      	subs	r3, r2, r3
 800592a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800592e:	4293      	cmp	r3, r2
 8005930:	d901      	bls.n	8005936 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005932:	2303      	movs	r3, #3
 8005934:	e0b5      	b.n	8005aa2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005936:	4b3e      	ldr	r3, [pc, #248]	@ (8005a30 <HAL_RCC_OscConfig+0x470>)
 8005938:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800593a:	f003 0302 	and.w	r3, r3, #2
 800593e:	2b00      	cmp	r3, #0
 8005940:	d1ee      	bne.n	8005920 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005942:	7dfb      	ldrb	r3, [r7, #23]
 8005944:	2b01      	cmp	r3, #1
 8005946:	d105      	bne.n	8005954 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005948:	4b39      	ldr	r3, [pc, #228]	@ (8005a30 <HAL_RCC_OscConfig+0x470>)
 800594a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800594c:	4a38      	ldr	r2, [pc, #224]	@ (8005a30 <HAL_RCC_OscConfig+0x470>)
 800594e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005952:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	699b      	ldr	r3, [r3, #24]
 8005958:	2b00      	cmp	r3, #0
 800595a:	f000 80a1 	beq.w	8005aa0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800595e:	4b34      	ldr	r3, [pc, #208]	@ (8005a30 <HAL_RCC_OscConfig+0x470>)
 8005960:	689b      	ldr	r3, [r3, #8]
 8005962:	f003 030c 	and.w	r3, r3, #12
 8005966:	2b08      	cmp	r3, #8
 8005968:	d05c      	beq.n	8005a24 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	699b      	ldr	r3, [r3, #24]
 800596e:	2b02      	cmp	r3, #2
 8005970:	d141      	bne.n	80059f6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005972:	4b31      	ldr	r3, [pc, #196]	@ (8005a38 <HAL_RCC_OscConfig+0x478>)
 8005974:	2200      	movs	r2, #0
 8005976:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005978:	f7fe f8f2 	bl	8003b60 <HAL_GetTick>
 800597c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800597e:	e008      	b.n	8005992 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005980:	f7fe f8ee 	bl	8003b60 <HAL_GetTick>
 8005984:	4602      	mov	r2, r0
 8005986:	693b      	ldr	r3, [r7, #16]
 8005988:	1ad3      	subs	r3, r2, r3
 800598a:	2b02      	cmp	r3, #2
 800598c:	d901      	bls.n	8005992 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800598e:	2303      	movs	r3, #3
 8005990:	e087      	b.n	8005aa2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005992:	4b27      	ldr	r3, [pc, #156]	@ (8005a30 <HAL_RCC_OscConfig+0x470>)
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800599a:	2b00      	cmp	r3, #0
 800599c:	d1f0      	bne.n	8005980 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	69da      	ldr	r2, [r3, #28]
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	6a1b      	ldr	r3, [r3, #32]
 80059a6:	431a      	orrs	r2, r3
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059ac:	019b      	lsls	r3, r3, #6
 80059ae:	431a      	orrs	r2, r3
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80059b4:	085b      	lsrs	r3, r3, #1
 80059b6:	3b01      	subs	r3, #1
 80059b8:	041b      	lsls	r3, r3, #16
 80059ba:	431a      	orrs	r2, r3
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059c0:	061b      	lsls	r3, r3, #24
 80059c2:	491b      	ldr	r1, [pc, #108]	@ (8005a30 <HAL_RCC_OscConfig+0x470>)
 80059c4:	4313      	orrs	r3, r2
 80059c6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80059c8:	4b1b      	ldr	r3, [pc, #108]	@ (8005a38 <HAL_RCC_OscConfig+0x478>)
 80059ca:	2201      	movs	r2, #1
 80059cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80059ce:	f7fe f8c7 	bl	8003b60 <HAL_GetTick>
 80059d2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80059d4:	e008      	b.n	80059e8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80059d6:	f7fe f8c3 	bl	8003b60 <HAL_GetTick>
 80059da:	4602      	mov	r2, r0
 80059dc:	693b      	ldr	r3, [r7, #16]
 80059de:	1ad3      	subs	r3, r2, r3
 80059e0:	2b02      	cmp	r3, #2
 80059e2:	d901      	bls.n	80059e8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80059e4:	2303      	movs	r3, #3
 80059e6:	e05c      	b.n	8005aa2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80059e8:	4b11      	ldr	r3, [pc, #68]	@ (8005a30 <HAL_RCC_OscConfig+0x470>)
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d0f0      	beq.n	80059d6 <HAL_RCC_OscConfig+0x416>
 80059f4:	e054      	b.n	8005aa0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80059f6:	4b10      	ldr	r3, [pc, #64]	@ (8005a38 <HAL_RCC_OscConfig+0x478>)
 80059f8:	2200      	movs	r2, #0
 80059fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80059fc:	f7fe f8b0 	bl	8003b60 <HAL_GetTick>
 8005a00:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005a02:	e008      	b.n	8005a16 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005a04:	f7fe f8ac 	bl	8003b60 <HAL_GetTick>
 8005a08:	4602      	mov	r2, r0
 8005a0a:	693b      	ldr	r3, [r7, #16]
 8005a0c:	1ad3      	subs	r3, r2, r3
 8005a0e:	2b02      	cmp	r3, #2
 8005a10:	d901      	bls.n	8005a16 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005a12:	2303      	movs	r3, #3
 8005a14:	e045      	b.n	8005aa2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005a16:	4b06      	ldr	r3, [pc, #24]	@ (8005a30 <HAL_RCC_OscConfig+0x470>)
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d1f0      	bne.n	8005a04 <HAL_RCC_OscConfig+0x444>
 8005a22:	e03d      	b.n	8005aa0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	699b      	ldr	r3, [r3, #24]
 8005a28:	2b01      	cmp	r3, #1
 8005a2a:	d107      	bne.n	8005a3c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005a2c:	2301      	movs	r3, #1
 8005a2e:	e038      	b.n	8005aa2 <HAL_RCC_OscConfig+0x4e2>
 8005a30:	40023800 	.word	0x40023800
 8005a34:	40007000 	.word	0x40007000
 8005a38:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005a3c:	4b1b      	ldr	r3, [pc, #108]	@ (8005aac <HAL_RCC_OscConfig+0x4ec>)
 8005a3e:	685b      	ldr	r3, [r3, #4]
 8005a40:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	699b      	ldr	r3, [r3, #24]
 8005a46:	2b01      	cmp	r3, #1
 8005a48:	d028      	beq.n	8005a9c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005a54:	429a      	cmp	r2, r3
 8005a56:	d121      	bne.n	8005a9c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005a62:	429a      	cmp	r2, r3
 8005a64:	d11a      	bne.n	8005a9c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005a66:	68fa      	ldr	r2, [r7, #12]
 8005a68:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005a6c:	4013      	ands	r3, r2
 8005a6e:	687a      	ldr	r2, [r7, #4]
 8005a70:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005a72:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005a74:	4293      	cmp	r3, r2
 8005a76:	d111      	bne.n	8005a9c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a82:	085b      	lsrs	r3, r3, #1
 8005a84:	3b01      	subs	r3, #1
 8005a86:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005a88:	429a      	cmp	r2, r3
 8005a8a:	d107      	bne.n	8005a9c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a96:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005a98:	429a      	cmp	r2, r3
 8005a9a:	d001      	beq.n	8005aa0 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005a9c:	2301      	movs	r3, #1
 8005a9e:	e000      	b.n	8005aa2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005aa0:	2300      	movs	r3, #0
}
 8005aa2:	4618      	mov	r0, r3
 8005aa4:	3718      	adds	r7, #24
 8005aa6:	46bd      	mov	sp, r7
 8005aa8:	bd80      	pop	{r7, pc}
 8005aaa:	bf00      	nop
 8005aac:	40023800 	.word	0x40023800

08005ab0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005ab0:	b580      	push	{r7, lr}
 8005ab2:	b084      	sub	sp, #16
 8005ab4:	af00      	add	r7, sp, #0
 8005ab6:	6078      	str	r0, [r7, #4]
 8005ab8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d101      	bne.n	8005ac4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005ac0:	2301      	movs	r3, #1
 8005ac2:	e0cc      	b.n	8005c5e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005ac4:	4b68      	ldr	r3, [pc, #416]	@ (8005c68 <HAL_RCC_ClockConfig+0x1b8>)
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	f003 0307 	and.w	r3, r3, #7
 8005acc:	683a      	ldr	r2, [r7, #0]
 8005ace:	429a      	cmp	r2, r3
 8005ad0:	d90c      	bls.n	8005aec <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005ad2:	4b65      	ldr	r3, [pc, #404]	@ (8005c68 <HAL_RCC_ClockConfig+0x1b8>)
 8005ad4:	683a      	ldr	r2, [r7, #0]
 8005ad6:	b2d2      	uxtb	r2, r2
 8005ad8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005ada:	4b63      	ldr	r3, [pc, #396]	@ (8005c68 <HAL_RCC_ClockConfig+0x1b8>)
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	f003 0307 	and.w	r3, r3, #7
 8005ae2:	683a      	ldr	r2, [r7, #0]
 8005ae4:	429a      	cmp	r2, r3
 8005ae6:	d001      	beq.n	8005aec <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005ae8:	2301      	movs	r3, #1
 8005aea:	e0b8      	b.n	8005c5e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	f003 0302 	and.w	r3, r3, #2
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d020      	beq.n	8005b3a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	f003 0304 	and.w	r3, r3, #4
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d005      	beq.n	8005b10 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005b04:	4b59      	ldr	r3, [pc, #356]	@ (8005c6c <HAL_RCC_ClockConfig+0x1bc>)
 8005b06:	689b      	ldr	r3, [r3, #8]
 8005b08:	4a58      	ldr	r2, [pc, #352]	@ (8005c6c <HAL_RCC_ClockConfig+0x1bc>)
 8005b0a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8005b0e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	f003 0308 	and.w	r3, r3, #8
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d005      	beq.n	8005b28 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005b1c:	4b53      	ldr	r3, [pc, #332]	@ (8005c6c <HAL_RCC_ClockConfig+0x1bc>)
 8005b1e:	689b      	ldr	r3, [r3, #8]
 8005b20:	4a52      	ldr	r2, [pc, #328]	@ (8005c6c <HAL_RCC_ClockConfig+0x1bc>)
 8005b22:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005b26:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005b28:	4b50      	ldr	r3, [pc, #320]	@ (8005c6c <HAL_RCC_ClockConfig+0x1bc>)
 8005b2a:	689b      	ldr	r3, [r3, #8]
 8005b2c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	689b      	ldr	r3, [r3, #8]
 8005b34:	494d      	ldr	r1, [pc, #308]	@ (8005c6c <HAL_RCC_ClockConfig+0x1bc>)
 8005b36:	4313      	orrs	r3, r2
 8005b38:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	f003 0301 	and.w	r3, r3, #1
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d044      	beq.n	8005bd0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	685b      	ldr	r3, [r3, #4]
 8005b4a:	2b01      	cmp	r3, #1
 8005b4c:	d107      	bne.n	8005b5e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005b4e:	4b47      	ldr	r3, [pc, #284]	@ (8005c6c <HAL_RCC_ClockConfig+0x1bc>)
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d119      	bne.n	8005b8e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005b5a:	2301      	movs	r3, #1
 8005b5c:	e07f      	b.n	8005c5e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	685b      	ldr	r3, [r3, #4]
 8005b62:	2b02      	cmp	r3, #2
 8005b64:	d003      	beq.n	8005b6e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005b6a:	2b03      	cmp	r3, #3
 8005b6c:	d107      	bne.n	8005b7e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005b6e:	4b3f      	ldr	r3, [pc, #252]	@ (8005c6c <HAL_RCC_ClockConfig+0x1bc>)
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d109      	bne.n	8005b8e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005b7a:	2301      	movs	r3, #1
 8005b7c:	e06f      	b.n	8005c5e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005b7e:	4b3b      	ldr	r3, [pc, #236]	@ (8005c6c <HAL_RCC_ClockConfig+0x1bc>)
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	f003 0302 	and.w	r3, r3, #2
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d101      	bne.n	8005b8e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005b8a:	2301      	movs	r3, #1
 8005b8c:	e067      	b.n	8005c5e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005b8e:	4b37      	ldr	r3, [pc, #220]	@ (8005c6c <HAL_RCC_ClockConfig+0x1bc>)
 8005b90:	689b      	ldr	r3, [r3, #8]
 8005b92:	f023 0203 	bic.w	r2, r3, #3
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	685b      	ldr	r3, [r3, #4]
 8005b9a:	4934      	ldr	r1, [pc, #208]	@ (8005c6c <HAL_RCC_ClockConfig+0x1bc>)
 8005b9c:	4313      	orrs	r3, r2
 8005b9e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005ba0:	f7fd ffde 	bl	8003b60 <HAL_GetTick>
 8005ba4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005ba6:	e00a      	b.n	8005bbe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005ba8:	f7fd ffda 	bl	8003b60 <HAL_GetTick>
 8005bac:	4602      	mov	r2, r0
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	1ad3      	subs	r3, r2, r3
 8005bb2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005bb6:	4293      	cmp	r3, r2
 8005bb8:	d901      	bls.n	8005bbe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005bba:	2303      	movs	r3, #3
 8005bbc:	e04f      	b.n	8005c5e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005bbe:	4b2b      	ldr	r3, [pc, #172]	@ (8005c6c <HAL_RCC_ClockConfig+0x1bc>)
 8005bc0:	689b      	ldr	r3, [r3, #8]
 8005bc2:	f003 020c 	and.w	r2, r3, #12
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	685b      	ldr	r3, [r3, #4]
 8005bca:	009b      	lsls	r3, r3, #2
 8005bcc:	429a      	cmp	r2, r3
 8005bce:	d1eb      	bne.n	8005ba8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005bd0:	4b25      	ldr	r3, [pc, #148]	@ (8005c68 <HAL_RCC_ClockConfig+0x1b8>)
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	f003 0307 	and.w	r3, r3, #7
 8005bd8:	683a      	ldr	r2, [r7, #0]
 8005bda:	429a      	cmp	r2, r3
 8005bdc:	d20c      	bcs.n	8005bf8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005bde:	4b22      	ldr	r3, [pc, #136]	@ (8005c68 <HAL_RCC_ClockConfig+0x1b8>)
 8005be0:	683a      	ldr	r2, [r7, #0]
 8005be2:	b2d2      	uxtb	r2, r2
 8005be4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005be6:	4b20      	ldr	r3, [pc, #128]	@ (8005c68 <HAL_RCC_ClockConfig+0x1b8>)
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	f003 0307 	and.w	r3, r3, #7
 8005bee:	683a      	ldr	r2, [r7, #0]
 8005bf0:	429a      	cmp	r2, r3
 8005bf2:	d001      	beq.n	8005bf8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005bf4:	2301      	movs	r3, #1
 8005bf6:	e032      	b.n	8005c5e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	f003 0304 	and.w	r3, r3, #4
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	d008      	beq.n	8005c16 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005c04:	4b19      	ldr	r3, [pc, #100]	@ (8005c6c <HAL_RCC_ClockConfig+0x1bc>)
 8005c06:	689b      	ldr	r3, [r3, #8]
 8005c08:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	68db      	ldr	r3, [r3, #12]
 8005c10:	4916      	ldr	r1, [pc, #88]	@ (8005c6c <HAL_RCC_ClockConfig+0x1bc>)
 8005c12:	4313      	orrs	r3, r2
 8005c14:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	f003 0308 	and.w	r3, r3, #8
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d009      	beq.n	8005c36 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005c22:	4b12      	ldr	r3, [pc, #72]	@ (8005c6c <HAL_RCC_ClockConfig+0x1bc>)
 8005c24:	689b      	ldr	r3, [r3, #8]
 8005c26:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	691b      	ldr	r3, [r3, #16]
 8005c2e:	00db      	lsls	r3, r3, #3
 8005c30:	490e      	ldr	r1, [pc, #56]	@ (8005c6c <HAL_RCC_ClockConfig+0x1bc>)
 8005c32:	4313      	orrs	r3, r2
 8005c34:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005c36:	f000 f821 	bl	8005c7c <HAL_RCC_GetSysClockFreq>
 8005c3a:	4602      	mov	r2, r0
 8005c3c:	4b0b      	ldr	r3, [pc, #44]	@ (8005c6c <HAL_RCC_ClockConfig+0x1bc>)
 8005c3e:	689b      	ldr	r3, [r3, #8]
 8005c40:	091b      	lsrs	r3, r3, #4
 8005c42:	f003 030f 	and.w	r3, r3, #15
 8005c46:	490a      	ldr	r1, [pc, #40]	@ (8005c70 <HAL_RCC_ClockConfig+0x1c0>)
 8005c48:	5ccb      	ldrb	r3, [r1, r3]
 8005c4a:	fa22 f303 	lsr.w	r3, r2, r3
 8005c4e:	4a09      	ldr	r2, [pc, #36]	@ (8005c74 <HAL_RCC_ClockConfig+0x1c4>)
 8005c50:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8005c52:	4b09      	ldr	r3, [pc, #36]	@ (8005c78 <HAL_RCC_ClockConfig+0x1c8>)
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	4618      	mov	r0, r3
 8005c58:	f7fd ff3e 	bl	8003ad8 <HAL_InitTick>

  return HAL_OK;
 8005c5c:	2300      	movs	r3, #0
}
 8005c5e:	4618      	mov	r0, r3
 8005c60:	3710      	adds	r7, #16
 8005c62:	46bd      	mov	sp, r7
 8005c64:	bd80      	pop	{r7, pc}
 8005c66:	bf00      	nop
 8005c68:	40023c00 	.word	0x40023c00
 8005c6c:	40023800 	.word	0x40023800
 8005c70:	0800dd50 	.word	0x0800dd50
 8005c74:	20000004 	.word	0x20000004
 8005c78:	20000008 	.word	0x20000008

08005c7c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005c7c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005c80:	b094      	sub	sp, #80	@ 0x50
 8005c82:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005c84:	2300      	movs	r3, #0
 8005c86:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8005c88:	2300      	movs	r3, #0
 8005c8a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8005c8c:	2300      	movs	r3, #0
 8005c8e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8005c90:	2300      	movs	r3, #0
 8005c92:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005c94:	4b79      	ldr	r3, [pc, #484]	@ (8005e7c <HAL_RCC_GetSysClockFreq+0x200>)
 8005c96:	689b      	ldr	r3, [r3, #8]
 8005c98:	f003 030c 	and.w	r3, r3, #12
 8005c9c:	2b08      	cmp	r3, #8
 8005c9e:	d00d      	beq.n	8005cbc <HAL_RCC_GetSysClockFreq+0x40>
 8005ca0:	2b08      	cmp	r3, #8
 8005ca2:	f200 80e1 	bhi.w	8005e68 <HAL_RCC_GetSysClockFreq+0x1ec>
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d002      	beq.n	8005cb0 <HAL_RCC_GetSysClockFreq+0x34>
 8005caa:	2b04      	cmp	r3, #4
 8005cac:	d003      	beq.n	8005cb6 <HAL_RCC_GetSysClockFreq+0x3a>
 8005cae:	e0db      	b.n	8005e68 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005cb0:	4b73      	ldr	r3, [pc, #460]	@ (8005e80 <HAL_RCC_GetSysClockFreq+0x204>)
 8005cb2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005cb4:	e0db      	b.n	8005e6e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005cb6:	4b72      	ldr	r3, [pc, #456]	@ (8005e80 <HAL_RCC_GetSysClockFreq+0x204>)
 8005cb8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005cba:	e0d8      	b.n	8005e6e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005cbc:	4b6f      	ldr	r3, [pc, #444]	@ (8005e7c <HAL_RCC_GetSysClockFreq+0x200>)
 8005cbe:	685b      	ldr	r3, [r3, #4]
 8005cc0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005cc4:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005cc6:	4b6d      	ldr	r3, [pc, #436]	@ (8005e7c <HAL_RCC_GetSysClockFreq+0x200>)
 8005cc8:	685b      	ldr	r3, [r3, #4]
 8005cca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	d063      	beq.n	8005d9a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005cd2:	4b6a      	ldr	r3, [pc, #424]	@ (8005e7c <HAL_RCC_GetSysClockFreq+0x200>)
 8005cd4:	685b      	ldr	r3, [r3, #4]
 8005cd6:	099b      	lsrs	r3, r3, #6
 8005cd8:	2200      	movs	r2, #0
 8005cda:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005cdc:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8005cde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ce0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005ce4:	633b      	str	r3, [r7, #48]	@ 0x30
 8005ce6:	2300      	movs	r3, #0
 8005ce8:	637b      	str	r3, [r7, #52]	@ 0x34
 8005cea:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8005cee:	4622      	mov	r2, r4
 8005cf0:	462b      	mov	r3, r5
 8005cf2:	f04f 0000 	mov.w	r0, #0
 8005cf6:	f04f 0100 	mov.w	r1, #0
 8005cfa:	0159      	lsls	r1, r3, #5
 8005cfc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005d00:	0150      	lsls	r0, r2, #5
 8005d02:	4602      	mov	r2, r0
 8005d04:	460b      	mov	r3, r1
 8005d06:	4621      	mov	r1, r4
 8005d08:	1a51      	subs	r1, r2, r1
 8005d0a:	6139      	str	r1, [r7, #16]
 8005d0c:	4629      	mov	r1, r5
 8005d0e:	eb63 0301 	sbc.w	r3, r3, r1
 8005d12:	617b      	str	r3, [r7, #20]
 8005d14:	f04f 0200 	mov.w	r2, #0
 8005d18:	f04f 0300 	mov.w	r3, #0
 8005d1c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005d20:	4659      	mov	r1, fp
 8005d22:	018b      	lsls	r3, r1, #6
 8005d24:	4651      	mov	r1, sl
 8005d26:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005d2a:	4651      	mov	r1, sl
 8005d2c:	018a      	lsls	r2, r1, #6
 8005d2e:	4651      	mov	r1, sl
 8005d30:	ebb2 0801 	subs.w	r8, r2, r1
 8005d34:	4659      	mov	r1, fp
 8005d36:	eb63 0901 	sbc.w	r9, r3, r1
 8005d3a:	f04f 0200 	mov.w	r2, #0
 8005d3e:	f04f 0300 	mov.w	r3, #0
 8005d42:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005d46:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005d4a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005d4e:	4690      	mov	r8, r2
 8005d50:	4699      	mov	r9, r3
 8005d52:	4623      	mov	r3, r4
 8005d54:	eb18 0303 	adds.w	r3, r8, r3
 8005d58:	60bb      	str	r3, [r7, #8]
 8005d5a:	462b      	mov	r3, r5
 8005d5c:	eb49 0303 	adc.w	r3, r9, r3
 8005d60:	60fb      	str	r3, [r7, #12]
 8005d62:	f04f 0200 	mov.w	r2, #0
 8005d66:	f04f 0300 	mov.w	r3, #0
 8005d6a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8005d6e:	4629      	mov	r1, r5
 8005d70:	028b      	lsls	r3, r1, #10
 8005d72:	4621      	mov	r1, r4
 8005d74:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005d78:	4621      	mov	r1, r4
 8005d7a:	028a      	lsls	r2, r1, #10
 8005d7c:	4610      	mov	r0, r2
 8005d7e:	4619      	mov	r1, r3
 8005d80:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005d82:	2200      	movs	r2, #0
 8005d84:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005d86:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005d88:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005d8c:	f7fa ff2c 	bl	8000be8 <__aeabi_uldivmod>
 8005d90:	4602      	mov	r2, r0
 8005d92:	460b      	mov	r3, r1
 8005d94:	4613      	mov	r3, r2
 8005d96:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005d98:	e058      	b.n	8005e4c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005d9a:	4b38      	ldr	r3, [pc, #224]	@ (8005e7c <HAL_RCC_GetSysClockFreq+0x200>)
 8005d9c:	685b      	ldr	r3, [r3, #4]
 8005d9e:	099b      	lsrs	r3, r3, #6
 8005da0:	2200      	movs	r2, #0
 8005da2:	4618      	mov	r0, r3
 8005da4:	4611      	mov	r1, r2
 8005da6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8005daa:	623b      	str	r3, [r7, #32]
 8005dac:	2300      	movs	r3, #0
 8005dae:	627b      	str	r3, [r7, #36]	@ 0x24
 8005db0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005db4:	4642      	mov	r2, r8
 8005db6:	464b      	mov	r3, r9
 8005db8:	f04f 0000 	mov.w	r0, #0
 8005dbc:	f04f 0100 	mov.w	r1, #0
 8005dc0:	0159      	lsls	r1, r3, #5
 8005dc2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005dc6:	0150      	lsls	r0, r2, #5
 8005dc8:	4602      	mov	r2, r0
 8005dca:	460b      	mov	r3, r1
 8005dcc:	4641      	mov	r1, r8
 8005dce:	ebb2 0a01 	subs.w	sl, r2, r1
 8005dd2:	4649      	mov	r1, r9
 8005dd4:	eb63 0b01 	sbc.w	fp, r3, r1
 8005dd8:	f04f 0200 	mov.w	r2, #0
 8005ddc:	f04f 0300 	mov.w	r3, #0
 8005de0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005de4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005de8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005dec:	ebb2 040a 	subs.w	r4, r2, sl
 8005df0:	eb63 050b 	sbc.w	r5, r3, fp
 8005df4:	f04f 0200 	mov.w	r2, #0
 8005df8:	f04f 0300 	mov.w	r3, #0
 8005dfc:	00eb      	lsls	r3, r5, #3
 8005dfe:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005e02:	00e2      	lsls	r2, r4, #3
 8005e04:	4614      	mov	r4, r2
 8005e06:	461d      	mov	r5, r3
 8005e08:	4643      	mov	r3, r8
 8005e0a:	18e3      	adds	r3, r4, r3
 8005e0c:	603b      	str	r3, [r7, #0]
 8005e0e:	464b      	mov	r3, r9
 8005e10:	eb45 0303 	adc.w	r3, r5, r3
 8005e14:	607b      	str	r3, [r7, #4]
 8005e16:	f04f 0200 	mov.w	r2, #0
 8005e1a:	f04f 0300 	mov.w	r3, #0
 8005e1e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005e22:	4629      	mov	r1, r5
 8005e24:	028b      	lsls	r3, r1, #10
 8005e26:	4621      	mov	r1, r4
 8005e28:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005e2c:	4621      	mov	r1, r4
 8005e2e:	028a      	lsls	r2, r1, #10
 8005e30:	4610      	mov	r0, r2
 8005e32:	4619      	mov	r1, r3
 8005e34:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005e36:	2200      	movs	r2, #0
 8005e38:	61bb      	str	r3, [r7, #24]
 8005e3a:	61fa      	str	r2, [r7, #28]
 8005e3c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005e40:	f7fa fed2 	bl	8000be8 <__aeabi_uldivmod>
 8005e44:	4602      	mov	r2, r0
 8005e46:	460b      	mov	r3, r1
 8005e48:	4613      	mov	r3, r2
 8005e4a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8005e4c:	4b0b      	ldr	r3, [pc, #44]	@ (8005e7c <HAL_RCC_GetSysClockFreq+0x200>)
 8005e4e:	685b      	ldr	r3, [r3, #4]
 8005e50:	0c1b      	lsrs	r3, r3, #16
 8005e52:	f003 0303 	and.w	r3, r3, #3
 8005e56:	3301      	adds	r3, #1
 8005e58:	005b      	lsls	r3, r3, #1
 8005e5a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8005e5c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005e5e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005e60:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e64:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005e66:	e002      	b.n	8005e6e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005e68:	4b05      	ldr	r3, [pc, #20]	@ (8005e80 <HAL_RCC_GetSysClockFreq+0x204>)
 8005e6a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005e6c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005e6e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8005e70:	4618      	mov	r0, r3
 8005e72:	3750      	adds	r7, #80	@ 0x50
 8005e74:	46bd      	mov	sp, r7
 8005e76:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005e7a:	bf00      	nop
 8005e7c:	40023800 	.word	0x40023800
 8005e80:	00f42400 	.word	0x00f42400

08005e84 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005e84:	b480      	push	{r7}
 8005e86:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005e88:	4b03      	ldr	r3, [pc, #12]	@ (8005e98 <HAL_RCC_GetHCLKFreq+0x14>)
 8005e8a:	681b      	ldr	r3, [r3, #0]
}
 8005e8c:	4618      	mov	r0, r3
 8005e8e:	46bd      	mov	sp, r7
 8005e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e94:	4770      	bx	lr
 8005e96:	bf00      	nop
 8005e98:	20000004 	.word	0x20000004

08005e9c <LL_ADC_REG_SetSequencerLength>:
{
 8005e9c:	b480      	push	{r7}
 8005e9e:	b083      	sub	sp, #12
 8005ea0:	af00      	add	r7, sp, #0
 8005ea2:	6078      	str	r0, [r7, #4]
 8005ea4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks);
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005eaa:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8005eae:	683b      	ldr	r3, [r7, #0]
 8005eb0:	431a      	orrs	r2, r3
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8005eb6:	bf00      	nop
 8005eb8:	370c      	adds	r7, #12
 8005eba:	46bd      	mov	sp, r7
 8005ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ec0:	4770      	bx	lr

08005ec2 <LL_ADC_IsEnabled>:
  * @rmtoll CR2      ADON           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8005ec2:	b480      	push	{r7}
 8005ec4:	b083      	sub	sp, #12
 8005ec6:	af00      	add	r7, sp, #0
 8005ec8:	6078      	str	r0, [r7, #4]
  return (READ_BIT(ADCx->CR2, ADC_CR2_ADON) == (ADC_CR2_ADON));
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	689b      	ldr	r3, [r3, #8]
 8005ece:	f003 0301 	and.w	r3, r3, #1
 8005ed2:	2b01      	cmp	r3, #1
 8005ed4:	bf0c      	ite	eq
 8005ed6:	2301      	moveq	r3, #1
 8005ed8:	2300      	movne	r3, #0
 8005eda:	b2db      	uxtb	r3, r3
}
 8005edc:	4618      	mov	r0, r3
 8005ede:	370c      	adds	r7, #12
 8005ee0:	46bd      	mov	sp, r7
 8005ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ee6:	4770      	bx	lr

08005ee8 <LL_ADC_CommonInit>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC common registers are initialized
  *          - ERROR: ADC common registers are not initialized
  */
ErrorStatus LL_ADC_CommonInit(ADC_Common_TypeDef *ADCxy_COMMON, LL_ADC_CommonInitTypeDef *ADC_CommonInitStruct)
{
 8005ee8:	b590      	push	{r4, r7, lr}
 8005eea:	b085      	sub	sp, #20
 8005eec:	af00      	add	r7, sp, #0
 8005eee:	6078      	str	r0, [r7, #4]
 8005ef0:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 8005ef2:	2300      	movs	r3, #0
 8005ef4:	73fb      	strb	r3, [r7, #15]
  /* Note: Hardware constraint (refer to description of functions             */
  /*       "LL_ADC_SetCommonXXX()" and "LL_ADC_SetMultiXXX()"):               */
  /*       On this STM32 series, setting of these features is conditioned to  */
  /*       ADC state:                                                         */
  /*       All ADC instances of the ADC common group must be disabled.        */
  if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(ADCxy_COMMON) == 0UL)
 8005ef6:	481c      	ldr	r0, [pc, #112]	@ (8005f68 <LL_ADC_CommonInit+0x80>)
 8005ef8:	f7ff ffe3 	bl	8005ec2 <LL_ADC_IsEnabled>
 8005efc:	4604      	mov	r4, r0
 8005efe:	481b      	ldr	r0, [pc, #108]	@ (8005f6c <LL_ADC_CommonInit+0x84>)
 8005f00:	f7ff ffdf 	bl	8005ec2 <LL_ADC_IsEnabled>
 8005f04:	4603      	mov	r3, r0
 8005f06:	431c      	orrs	r4, r3
 8005f08:	4819      	ldr	r0, [pc, #100]	@ (8005f70 <LL_ADC_CommonInit+0x88>)
 8005f0a:	f7ff ffda 	bl	8005ec2 <LL_ADC_IsEnabled>
 8005f0e:	4603      	mov	r3, r0
 8005f10:	4323      	orrs	r3, r4
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d120      	bne.n	8005f58 <LL_ADC_CommonInit+0x70>
    /*    selected device)                                                    */
    /*    - Set ADC multimode configuration                                   */
    /*    - Set ADC multimode DMA transfer                                    */
    /*    - Set ADC multimode: delay between 2 sampling phases                */
#if defined(ADC_MULTIMODE_SUPPORT)
    if (ADC_CommonInitStruct->Multimode != LL_ADC_MULTI_INDEPENDENT)
 8005f16:	683b      	ldr	r3, [r7, #0]
 8005f18:	685b      	ldr	r3, [r3, #4]
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d012      	beq.n	8005f44 <LL_ADC_CommonInit+0x5c>
    {
      MODIFY_REG(ADCxy_COMMON->CCR,
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	685a      	ldr	r2, [r3, #4]
 8005f22:	4b14      	ldr	r3, [pc, #80]	@ (8005f74 <LL_ADC_CommonInit+0x8c>)
 8005f24:	4013      	ands	r3, r2
 8005f26:	683a      	ldr	r2, [r7, #0]
 8005f28:	6811      	ldr	r1, [r2, #0]
 8005f2a:	683a      	ldr	r2, [r7, #0]
 8005f2c:	6852      	ldr	r2, [r2, #4]
 8005f2e:	4311      	orrs	r1, r2
 8005f30:	683a      	ldr	r2, [r7, #0]
 8005f32:	6892      	ldr	r2, [r2, #8]
 8005f34:	4311      	orrs	r1, r2
 8005f36:	683a      	ldr	r2, [r7, #0]
 8005f38:	68d2      	ldr	r2, [r2, #12]
 8005f3a:	430a      	orrs	r2, r1
 8005f3c:	431a      	orrs	r2, r3
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	605a      	str	r2, [r3, #4]
 8005f42:	e00b      	b.n	8005f5c <LL_ADC_CommonInit+0x74>
                 | ADC_CommonInitStruct->MultiTwoSamplingDelay
                );
    }
    else
    {
      MODIFY_REG(ADCxy_COMMON->CCR,
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	685a      	ldr	r2, [r3, #4]
 8005f48:	4b0a      	ldr	r3, [pc, #40]	@ (8005f74 <LL_ADC_CommonInit+0x8c>)
 8005f4a:	4013      	ands	r3, r2
 8005f4c:	683a      	ldr	r2, [r7, #0]
 8005f4e:	6812      	ldr	r2, [r2, #0]
 8005f50:	431a      	orrs	r2, r3
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	605a      	str	r2, [r3, #4]
 8005f56:	e001      	b.n	8005f5c <LL_ADC_CommonInit+0x74>
  }
  else
  {
    /* Initialization error: One or several ADC instances belonging to        */
    /* the same ADC common instance are not disabled.                         */
    status = ERROR;
 8005f58:	2301      	movs	r3, #1
 8005f5a:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8005f5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f5e:	4618      	mov	r0, r3
 8005f60:	3714      	adds	r7, #20
 8005f62:	46bd      	mov	sp, r7
 8005f64:	bd90      	pop	{r4, r7, pc}
 8005f66:	bf00      	nop
 8005f68:	40012000 	.word	0x40012000
 8005f6c:	40012100 	.word	0x40012100
 8005f70:	40012200 	.word	0x40012200
 8005f74:	fffc10e0 	.word	0xfffc10e0

08005f78 <LL_ADC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC registers are initialized
  *          - ERROR: ADC registers are not initialized
  */
ErrorStatus LL_ADC_Init(ADC_TypeDef *ADCx, LL_ADC_InitTypeDef *ADC_InitStruct)
{
 8005f78:	b580      	push	{r7, lr}
 8005f7a:	b084      	sub	sp, #16
 8005f7c:	af00      	add	r7, sp, #0
 8005f7e:	6078      	str	r0, [r7, #4]
 8005f80:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 8005f82:	2300      	movs	r3, #0
 8005f84:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_ADC_DATA_ALIGN(ADC_InitStruct->DataAlignment));
  assert_param(IS_LL_ADC_SCAN_SELECTION(ADC_InitStruct->SequencersScanMode));

  /* Note: Hardware constraint (refer to description of this function):       */
  /*       ADC instance must be disabled.                                     */
  if (LL_ADC_IsEnabled(ADCx) == 0UL)
 8005f86:	6878      	ldr	r0, [r7, #4]
 8005f88:	f7ff ff9b 	bl	8005ec2 <LL_ADC_IsEnabled>
 8005f8c:	4603      	mov	r3, r0
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	d117      	bne.n	8005fc2 <LL_ADC_Init+0x4a>
  {
    /* Configuration of ADC hierarchical scope:                               */
    /*  - ADC instance                                                        */
    /*    - Set ADC data resolution                                           */
    /*    - Set ADC conversion data alignment                                 */
    MODIFY_REG(ADCx->CR1,
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	685b      	ldr	r3, [r3, #4]
 8005f96:	f023 7340 	bic.w	r3, r3, #50331648	@ 0x3000000
 8005f9a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005f9e:	683a      	ldr	r2, [r7, #0]
 8005fa0:	6811      	ldr	r1, [r2, #0]
 8005fa2:	683a      	ldr	r2, [r7, #0]
 8005fa4:	6892      	ldr	r2, [r2, #8]
 8005fa6:	430a      	orrs	r2, r1
 8005fa8:	431a      	orrs	r2, r3
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	605a      	str	r2, [r3, #4]
               ,
               ADC_InitStruct->Resolution
               | ADC_InitStruct->SequencersScanMode
              );

    MODIFY_REG(ADCx->CR2,
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	689b      	ldr	r3, [r3, #8]
 8005fb2:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8005fb6:	683b      	ldr	r3, [r7, #0]
 8005fb8:	685b      	ldr	r3, [r3, #4]
 8005fba:	431a      	orrs	r2, r3
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	609a      	str	r2, [r3, #8]
 8005fc0:	e001      	b.n	8005fc6 <LL_ADC_Init+0x4e>

  }
  else
  {
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
 8005fc2:	2301      	movs	r3, #1
 8005fc4:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 8005fc6:	7bfb      	ldrb	r3, [r7, #15]
}
 8005fc8:	4618      	mov	r0, r3
 8005fca:	3710      	adds	r7, #16
 8005fcc:	46bd      	mov	sp, r7
 8005fce:	bd80      	pop	{r7, pc}

08005fd0 <LL_ADC_REG_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC registers are initialized
  *          - ERROR: ADC registers are not initialized
  */
ErrorStatus LL_ADC_REG_Init(ADC_TypeDef *ADCx, LL_ADC_REG_InitTypeDef *ADC_REG_InitStruct)
{
 8005fd0:	b580      	push	{r7, lr}
 8005fd2:	b084      	sub	sp, #16
 8005fd4:	af00      	add	r7, sp, #0
 8005fd6:	6078      	str	r0, [r7, #4]
 8005fd8:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 8005fda:	2300      	movs	r3, #0
 8005fdc:	73fb      	strb	r3, [r7, #15]
  assert_param((ADC_REG_InitStruct->ContinuousMode == LL_ADC_REG_CONV_SINGLE)
               || (ADC_REG_InitStruct->SequencerDiscont == LL_ADC_REG_SEQ_DISCONT_DISABLE));

  /* Note: Hardware constraint (refer to description of this function):       */
  /*       ADC instance must be disabled.                                     */
  if (LL_ADC_IsEnabled(ADCx) == 0UL)
 8005fde:	6878      	ldr	r0, [r7, #4]
 8005fe0:	f7ff ff6f 	bl	8005ec2 <LL_ADC_IsEnabled>
 8005fe4:	4603      	mov	r3, r0
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d12b      	bne.n	8006042 <LL_ADC_REG_Init+0x72>
    /*    - Set ADC group regular conversion data transfer: no transfer or    */
    /*      transfer by DMA, and DMA requests mode                            */
    /* Note: On this STM32 series, ADC trigger edge is set when starting      */
    /*       ADC conversion.                                                  */
    /*       Refer to function @ref LL_ADC_REG_StartConversionExtTrig().      */
    if (ADC_REG_InitStruct->SequencerLength != LL_ADC_REG_SEQ_SCAN_DISABLE)
 8005fea:	683b      	ldr	r3, [r7, #0]
 8005fec:	685b      	ldr	r3, [r3, #4]
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d009      	beq.n	8006006 <LL_ADC_REG_Init+0x36>
    {
      MODIFY_REG(ADCx->CR1,
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	685b      	ldr	r3, [r3, #4]
 8005ff6:	f423 4268 	bic.w	r2, r3, #59392	@ 0xe800
 8005ffa:	683b      	ldr	r3, [r7, #0]
 8005ffc:	689b      	ldr	r3, [r3, #8]
 8005ffe:	431a      	orrs	r2, r3
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	605a      	str	r2, [r3, #4]
 8006004:	e005      	b.n	8006012 <LL_ADC_REG_Init+0x42>
                 ADC_REG_InitStruct->SequencerDiscont
                );
    }
    else
    {
      MODIFY_REG(ADCx->CR1,
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	685b      	ldr	r3, [r3, #4]
 800600a:	f423 4268 	bic.w	r2, r3, #59392	@ 0xe800
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	605a      	str	r2, [r3, #4]
                 ,
                 LL_ADC_REG_SEQ_DISCONT_DISABLE
                );
    }

    MODIFY_REG(ADCx->CR2,
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	689a      	ldr	r2, [r3, #8]
 8006016:	4b0e      	ldr	r3, [pc, #56]	@ (8006050 <LL_ADC_REG_Init+0x80>)
 8006018:	4013      	ands	r3, r2
 800601a:	683a      	ldr	r2, [r7, #0]
 800601c:	6812      	ldr	r2, [r2, #0]
 800601e:	f002 6170 	and.w	r1, r2, #251658240	@ 0xf000000
 8006022:	683a      	ldr	r2, [r7, #0]
 8006024:	68d2      	ldr	r2, [r2, #12]
 8006026:	4311      	orrs	r1, r2
 8006028:	683a      	ldr	r2, [r7, #0]
 800602a:	6912      	ldr	r2, [r2, #16]
 800602c:	430a      	orrs	r2, r1
 800602e:	431a      	orrs	r2, r3
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	609a      	str	r2, [r3, #8]
    /* Note: If ADC instance feature scan mode is disabled                    */
    /*       (refer to  ADC instance initialization structure                 */
    /*       parameter @ref SequencersScanMode                                */
    /*       or function @ref LL_ADC_SetSequencersScanMode() ),               */
    /*       this parameter is discarded.                                     */
    LL_ADC_REG_SetSequencerLength(ADCx, ADC_REG_InitStruct->SequencerLength);
 8006034:	683b      	ldr	r3, [r7, #0]
 8006036:	685b      	ldr	r3, [r3, #4]
 8006038:	4619      	mov	r1, r3
 800603a:	6878      	ldr	r0, [r7, #4]
 800603c:	f7ff ff2e 	bl	8005e9c <LL_ADC_REG_SetSequencerLength>
 8006040:	e001      	b.n	8006046 <LL_ADC_REG_Init+0x76>
  }
  else
  {
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
 8006042:	2301      	movs	r3, #1
 8006044:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 8006046:	7bfb      	ldrb	r3, [r7, #15]
}
 8006048:	4618      	mov	r0, r3
 800604a:	3710      	adds	r7, #16
 800604c:	46bd      	mov	sp, r7
 800604e:	bd80      	pop	{r7, pc}
 8006050:	c0fffcfd 	.word	0xc0fffcfd

08006054 <LL_GPIO_SetPinMode>:
{
 8006054:	b480      	push	{r7}
 8006056:	b08b      	sub	sp, #44	@ 0x2c
 8006058:	af00      	add	r7, sp, #0
 800605a:	60f8      	str	r0, [r7, #12]
 800605c:	60b9      	str	r1, [r7, #8]
 800605e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	681a      	ldr	r2, [r3, #0]
 8006064:	68bb      	ldr	r3, [r7, #8]
 8006066:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006068:	697b      	ldr	r3, [r7, #20]
 800606a:	fa93 f3a3 	rbit	r3, r3
 800606e:	613b      	str	r3, [r7, #16]
  return result;
 8006070:	693b      	ldr	r3, [r7, #16]
 8006072:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8006074:	69bb      	ldr	r3, [r7, #24]
 8006076:	2b00      	cmp	r3, #0
 8006078:	d101      	bne.n	800607e <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 800607a:	2320      	movs	r3, #32
 800607c:	e003      	b.n	8006086 <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 800607e:	69bb      	ldr	r3, [r7, #24]
 8006080:	fab3 f383 	clz	r3, r3
 8006084:	b2db      	uxtb	r3, r3
 8006086:	005b      	lsls	r3, r3, #1
 8006088:	2103      	movs	r1, #3
 800608a:	fa01 f303 	lsl.w	r3, r1, r3
 800608e:	43db      	mvns	r3, r3
 8006090:	401a      	ands	r2, r3
 8006092:	68bb      	ldr	r3, [r7, #8]
 8006094:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006096:	6a3b      	ldr	r3, [r7, #32]
 8006098:	fa93 f3a3 	rbit	r3, r3
 800609c:	61fb      	str	r3, [r7, #28]
  return result;
 800609e:	69fb      	ldr	r3, [r7, #28]
 80060a0:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80060a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	d101      	bne.n	80060ac <LL_GPIO_SetPinMode+0x58>
    return 32U;
 80060a8:	2320      	movs	r3, #32
 80060aa:	e003      	b.n	80060b4 <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 80060ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060ae:	fab3 f383 	clz	r3, r3
 80060b2:	b2db      	uxtb	r3, r3
 80060b4:	005b      	lsls	r3, r3, #1
 80060b6:	6879      	ldr	r1, [r7, #4]
 80060b8:	fa01 f303 	lsl.w	r3, r1, r3
 80060bc:	431a      	orrs	r2, r3
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	601a      	str	r2, [r3, #0]
}
 80060c2:	bf00      	nop
 80060c4:	372c      	adds	r7, #44	@ 0x2c
 80060c6:	46bd      	mov	sp, r7
 80060c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060cc:	4770      	bx	lr

080060ce <LL_GPIO_SetPinOutputType>:
{
 80060ce:	b480      	push	{r7}
 80060d0:	b085      	sub	sp, #20
 80060d2:	af00      	add	r7, sp, #0
 80060d4:	60f8      	str	r0, [r7, #12]
 80060d6:	60b9      	str	r1, [r7, #8]
 80060d8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	685a      	ldr	r2, [r3, #4]
 80060de:	68bb      	ldr	r3, [r7, #8]
 80060e0:	43db      	mvns	r3, r3
 80060e2:	401a      	ands	r2, r3
 80060e4:	68bb      	ldr	r3, [r7, #8]
 80060e6:	6879      	ldr	r1, [r7, #4]
 80060e8:	fb01 f303 	mul.w	r3, r1, r3
 80060ec:	431a      	orrs	r2, r3
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	605a      	str	r2, [r3, #4]
}
 80060f2:	bf00      	nop
 80060f4:	3714      	adds	r7, #20
 80060f6:	46bd      	mov	sp, r7
 80060f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060fc:	4770      	bx	lr

080060fe <LL_GPIO_SetPinSpeed>:
{
 80060fe:	b480      	push	{r7}
 8006100:	b08b      	sub	sp, #44	@ 0x2c
 8006102:	af00      	add	r7, sp, #0
 8006104:	60f8      	str	r0, [r7, #12]
 8006106:	60b9      	str	r1, [r7, #8]
 8006108:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	689a      	ldr	r2, [r3, #8]
 800610e:	68bb      	ldr	r3, [r7, #8]
 8006110:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006112:	697b      	ldr	r3, [r7, #20]
 8006114:	fa93 f3a3 	rbit	r3, r3
 8006118:	613b      	str	r3, [r7, #16]
  return result;
 800611a:	693b      	ldr	r3, [r7, #16]
 800611c:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800611e:	69bb      	ldr	r3, [r7, #24]
 8006120:	2b00      	cmp	r3, #0
 8006122:	d101      	bne.n	8006128 <LL_GPIO_SetPinSpeed+0x2a>
    return 32U;
 8006124:	2320      	movs	r3, #32
 8006126:	e003      	b.n	8006130 <LL_GPIO_SetPinSpeed+0x32>
  return __builtin_clz(value);
 8006128:	69bb      	ldr	r3, [r7, #24]
 800612a:	fab3 f383 	clz	r3, r3
 800612e:	b2db      	uxtb	r3, r3
 8006130:	005b      	lsls	r3, r3, #1
 8006132:	2103      	movs	r1, #3
 8006134:	fa01 f303 	lsl.w	r3, r1, r3
 8006138:	43db      	mvns	r3, r3
 800613a:	401a      	ands	r2, r3
 800613c:	68bb      	ldr	r3, [r7, #8]
 800613e:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006140:	6a3b      	ldr	r3, [r7, #32]
 8006142:	fa93 f3a3 	rbit	r3, r3
 8006146:	61fb      	str	r3, [r7, #28]
  return result;
 8006148:	69fb      	ldr	r3, [r7, #28]
 800614a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800614c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800614e:	2b00      	cmp	r3, #0
 8006150:	d101      	bne.n	8006156 <LL_GPIO_SetPinSpeed+0x58>
    return 32U;
 8006152:	2320      	movs	r3, #32
 8006154:	e003      	b.n	800615e <LL_GPIO_SetPinSpeed+0x60>
  return __builtin_clz(value);
 8006156:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006158:	fab3 f383 	clz	r3, r3
 800615c:	b2db      	uxtb	r3, r3
 800615e:	005b      	lsls	r3, r3, #1
 8006160:	6879      	ldr	r1, [r7, #4]
 8006162:	fa01 f303 	lsl.w	r3, r1, r3
 8006166:	431a      	orrs	r2, r3
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	609a      	str	r2, [r3, #8]
}
 800616c:	bf00      	nop
 800616e:	372c      	adds	r7, #44	@ 0x2c
 8006170:	46bd      	mov	sp, r7
 8006172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006176:	4770      	bx	lr

08006178 <LL_GPIO_SetPinPull>:
{
 8006178:	b480      	push	{r7}
 800617a:	b08b      	sub	sp, #44	@ 0x2c
 800617c:	af00      	add	r7, sp, #0
 800617e:	60f8      	str	r0, [r7, #12]
 8006180:	60b9      	str	r1, [r7, #8]
 8006182:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	68da      	ldr	r2, [r3, #12]
 8006188:	68bb      	ldr	r3, [r7, #8]
 800618a:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800618c:	697b      	ldr	r3, [r7, #20]
 800618e:	fa93 f3a3 	rbit	r3, r3
 8006192:	613b      	str	r3, [r7, #16]
  return result;
 8006194:	693b      	ldr	r3, [r7, #16]
 8006196:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8006198:	69bb      	ldr	r3, [r7, #24]
 800619a:	2b00      	cmp	r3, #0
 800619c:	d101      	bne.n	80061a2 <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 800619e:	2320      	movs	r3, #32
 80061a0:	e003      	b.n	80061aa <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 80061a2:	69bb      	ldr	r3, [r7, #24]
 80061a4:	fab3 f383 	clz	r3, r3
 80061a8:	b2db      	uxtb	r3, r3
 80061aa:	005b      	lsls	r3, r3, #1
 80061ac:	2103      	movs	r1, #3
 80061ae:	fa01 f303 	lsl.w	r3, r1, r3
 80061b2:	43db      	mvns	r3, r3
 80061b4:	401a      	ands	r2, r3
 80061b6:	68bb      	ldr	r3, [r7, #8]
 80061b8:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80061ba:	6a3b      	ldr	r3, [r7, #32]
 80061bc:	fa93 f3a3 	rbit	r3, r3
 80061c0:	61fb      	str	r3, [r7, #28]
  return result;
 80061c2:	69fb      	ldr	r3, [r7, #28]
 80061c4:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80061c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d101      	bne.n	80061d0 <LL_GPIO_SetPinPull+0x58>
    return 32U;
 80061cc:	2320      	movs	r3, #32
 80061ce:	e003      	b.n	80061d8 <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 80061d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061d2:	fab3 f383 	clz	r3, r3
 80061d6:	b2db      	uxtb	r3, r3
 80061d8:	005b      	lsls	r3, r3, #1
 80061da:	6879      	ldr	r1, [r7, #4]
 80061dc:	fa01 f303 	lsl.w	r3, r1, r3
 80061e0:	431a      	orrs	r2, r3
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	60da      	str	r2, [r3, #12]
}
 80061e6:	bf00      	nop
 80061e8:	372c      	adds	r7, #44	@ 0x2c
 80061ea:	46bd      	mov	sp, r7
 80061ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061f0:	4770      	bx	lr

080061f2 <LL_GPIO_SetAFPin_0_7>:
{
 80061f2:	b480      	push	{r7}
 80061f4:	b08b      	sub	sp, #44	@ 0x2c
 80061f6:	af00      	add	r7, sp, #0
 80061f8:	60f8      	str	r0, [r7, #12]
 80061fa:	60b9      	str	r1, [r7, #8]
 80061fc:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	6a1a      	ldr	r2, [r3, #32]
 8006202:	68bb      	ldr	r3, [r7, #8]
 8006204:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006206:	697b      	ldr	r3, [r7, #20]
 8006208:	fa93 f3a3 	rbit	r3, r3
 800620c:	613b      	str	r3, [r7, #16]
  return result;
 800620e:	693b      	ldr	r3, [r7, #16]
 8006210:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8006212:	69bb      	ldr	r3, [r7, #24]
 8006214:	2b00      	cmp	r3, #0
 8006216:	d101      	bne.n	800621c <LL_GPIO_SetAFPin_0_7+0x2a>
    return 32U;
 8006218:	2320      	movs	r3, #32
 800621a:	e003      	b.n	8006224 <LL_GPIO_SetAFPin_0_7+0x32>
  return __builtin_clz(value);
 800621c:	69bb      	ldr	r3, [r7, #24]
 800621e:	fab3 f383 	clz	r3, r3
 8006222:	b2db      	uxtb	r3, r3
 8006224:	009b      	lsls	r3, r3, #2
 8006226:	210f      	movs	r1, #15
 8006228:	fa01 f303 	lsl.w	r3, r1, r3
 800622c:	43db      	mvns	r3, r3
 800622e:	401a      	ands	r2, r3
 8006230:	68bb      	ldr	r3, [r7, #8]
 8006232:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006234:	6a3b      	ldr	r3, [r7, #32]
 8006236:	fa93 f3a3 	rbit	r3, r3
 800623a:	61fb      	str	r3, [r7, #28]
  return result;
 800623c:	69fb      	ldr	r3, [r7, #28]
 800623e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8006240:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006242:	2b00      	cmp	r3, #0
 8006244:	d101      	bne.n	800624a <LL_GPIO_SetAFPin_0_7+0x58>
    return 32U;
 8006246:	2320      	movs	r3, #32
 8006248:	e003      	b.n	8006252 <LL_GPIO_SetAFPin_0_7+0x60>
  return __builtin_clz(value);
 800624a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800624c:	fab3 f383 	clz	r3, r3
 8006250:	b2db      	uxtb	r3, r3
 8006252:	009b      	lsls	r3, r3, #2
 8006254:	6879      	ldr	r1, [r7, #4]
 8006256:	fa01 f303 	lsl.w	r3, r1, r3
 800625a:	431a      	orrs	r2, r3
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	621a      	str	r2, [r3, #32]
}
 8006260:	bf00      	nop
 8006262:	372c      	adds	r7, #44	@ 0x2c
 8006264:	46bd      	mov	sp, r7
 8006266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800626a:	4770      	bx	lr

0800626c <LL_GPIO_SetAFPin_8_15>:
{
 800626c:	b480      	push	{r7}
 800626e:	b08b      	sub	sp, #44	@ 0x2c
 8006270:	af00      	add	r7, sp, #0
 8006272:	60f8      	str	r0, [r7, #12]
 8006274:	60b9      	str	r1, [r7, #8]
 8006276:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800627c:	68bb      	ldr	r3, [r7, #8]
 800627e:	0a1b      	lsrs	r3, r3, #8
 8006280:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006282:	697b      	ldr	r3, [r7, #20]
 8006284:	fa93 f3a3 	rbit	r3, r3
 8006288:	613b      	str	r3, [r7, #16]
  return result;
 800628a:	693b      	ldr	r3, [r7, #16]
 800628c:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800628e:	69bb      	ldr	r3, [r7, #24]
 8006290:	2b00      	cmp	r3, #0
 8006292:	d101      	bne.n	8006298 <LL_GPIO_SetAFPin_8_15+0x2c>
    return 32U;
 8006294:	2320      	movs	r3, #32
 8006296:	e003      	b.n	80062a0 <LL_GPIO_SetAFPin_8_15+0x34>
  return __builtin_clz(value);
 8006298:	69bb      	ldr	r3, [r7, #24]
 800629a:	fab3 f383 	clz	r3, r3
 800629e:	b2db      	uxtb	r3, r3
 80062a0:	009b      	lsls	r3, r3, #2
 80062a2:	210f      	movs	r1, #15
 80062a4:	fa01 f303 	lsl.w	r3, r1, r3
 80062a8:	43db      	mvns	r3, r3
 80062aa:	401a      	ands	r2, r3
 80062ac:	68bb      	ldr	r3, [r7, #8]
 80062ae:	0a1b      	lsrs	r3, r3, #8
 80062b0:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80062b2:	6a3b      	ldr	r3, [r7, #32]
 80062b4:	fa93 f3a3 	rbit	r3, r3
 80062b8:	61fb      	str	r3, [r7, #28]
  return result;
 80062ba:	69fb      	ldr	r3, [r7, #28]
 80062bc:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80062be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d101      	bne.n	80062c8 <LL_GPIO_SetAFPin_8_15+0x5c>
    return 32U;
 80062c4:	2320      	movs	r3, #32
 80062c6:	e003      	b.n	80062d0 <LL_GPIO_SetAFPin_8_15+0x64>
  return __builtin_clz(value);
 80062c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062ca:	fab3 f383 	clz	r3, r3
 80062ce:	b2db      	uxtb	r3, r3
 80062d0:	009b      	lsls	r3, r3, #2
 80062d2:	6879      	ldr	r1, [r7, #4]
 80062d4:	fa01 f303 	lsl.w	r3, r1, r3
 80062d8:	431a      	orrs	r2, r3
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	625a      	str	r2, [r3, #36]	@ 0x24
}
 80062de:	bf00      	nop
 80062e0:	372c      	adds	r7, #44	@ 0x2c
 80062e2:	46bd      	mov	sp, r7
 80062e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062e8:	4770      	bx	lr

080062ea <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 80062ea:	b580      	push	{r7, lr}
 80062ec:	b08a      	sub	sp, #40	@ 0x28
 80062ee:	af00      	add	r7, sp, #0
 80062f0:	6078      	str	r0, [r7, #4]
 80062f2:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 80062f4:	2300      	movs	r3, #0
 80062f6:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t currentpin = 0x00000000U;
 80062f8:	2300      	movs	r3, #0
 80062fa:	623b      	str	r3, [r7, #32]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 80062fc:	683b      	ldr	r3, [r7, #0]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	61bb      	str	r3, [r7, #24]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006302:	69bb      	ldr	r3, [r7, #24]
 8006304:	fa93 f3a3 	rbit	r3, r3
 8006308:	617b      	str	r3, [r7, #20]
  return result;
 800630a:	697b      	ldr	r3, [r7, #20]
 800630c:	61fb      	str	r3, [r7, #28]
  if (value == 0U)
 800630e:	69fb      	ldr	r3, [r7, #28]
 8006310:	2b00      	cmp	r3, #0
 8006312:	d101      	bne.n	8006318 <LL_GPIO_Init+0x2e>
    return 32U;
 8006314:	2320      	movs	r3, #32
 8006316:	e003      	b.n	8006320 <LL_GPIO_Init+0x36>
  return __builtin_clz(value);
 8006318:	69fb      	ldr	r3, [r7, #28]
 800631a:	fab3 f383 	clz	r3, r3
 800631e:	b2db      	uxtb	r3, r3
 8006320:	627b      	str	r3, [r7, #36]	@ 0x24
  
  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8006322:	e057      	b.n	80063d4 <LL_GPIO_Init+0xea>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 8006324:	683b      	ldr	r3, [r7, #0]
 8006326:	681a      	ldr	r2, [r3, #0]
 8006328:	2101      	movs	r1, #1
 800632a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800632c:	fa01 f303 	lsl.w	r3, r1, r3
 8006330:	4013      	ands	r3, r2
 8006332:	623b      	str	r3, [r7, #32]
    
    if (currentpin)
 8006334:	6a3b      	ldr	r3, [r7, #32]
 8006336:	2b00      	cmp	r3, #0
 8006338:	d049      	beq.n	80063ce <LL_GPIO_Init+0xe4>
    {
      
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 800633a:	683b      	ldr	r3, [r7, #0]
 800633c:	685b      	ldr	r3, [r3, #4]
 800633e:	2b01      	cmp	r3, #1
 8006340:	d003      	beq.n	800634a <LL_GPIO_Init+0x60>
 8006342:	683b      	ldr	r3, [r7, #0]
 8006344:	685b      	ldr	r3, [r3, #4]
 8006346:	2b02      	cmp	r3, #2
 8006348:	d10d      	bne.n	8006366 <LL_GPIO_Init+0x7c>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));
        
        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 800634a:	683b      	ldr	r3, [r7, #0]
 800634c:	689b      	ldr	r3, [r3, #8]
 800634e:	461a      	mov	r2, r3
 8006350:	6a39      	ldr	r1, [r7, #32]
 8006352:	6878      	ldr	r0, [r7, #4]
 8006354:	f7ff fed3 	bl	80060fe <LL_GPIO_SetPinSpeed>
        
        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));
        
        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 8006358:	683b      	ldr	r3, [r7, #0]
 800635a:	68db      	ldr	r3, [r3, #12]
 800635c:	461a      	mov	r2, r3
 800635e:	6a39      	ldr	r1, [r7, #32]
 8006360:	6878      	ldr	r0, [r7, #4]
 8006362:	f7ff feb4 	bl	80060ce <LL_GPIO_SetPinOutputType>
      }
      
      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8006366:	683b      	ldr	r3, [r7, #0]
 8006368:	691b      	ldr	r3, [r3, #16]
 800636a:	461a      	mov	r2, r3
 800636c:	6a39      	ldr	r1, [r7, #32]
 800636e:	6878      	ldr	r0, [r7, #4]
 8006370:	f7ff ff02 	bl	8006178 <LL_GPIO_SetPinPull>
      
      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8006374:	683b      	ldr	r3, [r7, #0]
 8006376:	685b      	ldr	r3, [r3, #4]
 8006378:	2b02      	cmp	r3, #2
 800637a:	d121      	bne.n	80063c0 <LL_GPIO_Init+0xd6>
 800637c:	6a3b      	ldr	r3, [r7, #32]
 800637e:	60fb      	str	r3, [r7, #12]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	fa93 f3a3 	rbit	r3, r3
 8006386:	60bb      	str	r3, [r7, #8]
  return result;
 8006388:	68bb      	ldr	r3, [r7, #8]
 800638a:	613b      	str	r3, [r7, #16]
  if (value == 0U)
 800638c:	693b      	ldr	r3, [r7, #16]
 800638e:	2b00      	cmp	r3, #0
 8006390:	d101      	bne.n	8006396 <LL_GPIO_Init+0xac>
    return 32U;
 8006392:	2320      	movs	r3, #32
 8006394:	e003      	b.n	800639e <LL_GPIO_Init+0xb4>
  return __builtin_clz(value);
 8006396:	693b      	ldr	r3, [r7, #16]
 8006398:	fab3 f383 	clz	r3, r3
 800639c:	b2db      	uxtb	r3, r3
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));
        
        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 800639e:	2b07      	cmp	r3, #7
 80063a0:	d807      	bhi.n	80063b2 <LL_GPIO_Init+0xc8>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 80063a2:	683b      	ldr	r3, [r7, #0]
 80063a4:	695b      	ldr	r3, [r3, #20]
 80063a6:	461a      	mov	r2, r3
 80063a8:	6a39      	ldr	r1, [r7, #32]
 80063aa:	6878      	ldr	r0, [r7, #4]
 80063ac:	f7ff ff21 	bl	80061f2 <LL_GPIO_SetAFPin_0_7>
 80063b0:	e006      	b.n	80063c0 <LL_GPIO_Init+0xd6>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 80063b2:	683b      	ldr	r3, [r7, #0]
 80063b4:	695b      	ldr	r3, [r3, #20]
 80063b6:	461a      	mov	r2, r3
 80063b8:	6a39      	ldr	r1, [r7, #32]
 80063ba:	6878      	ldr	r0, [r7, #4]
 80063bc:	f7ff ff56 	bl	800626c <LL_GPIO_SetAFPin_8_15>
        }
      }
      
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 80063c0:	683b      	ldr	r3, [r7, #0]
 80063c2:	685b      	ldr	r3, [r3, #4]
 80063c4:	461a      	mov	r2, r3
 80063c6:	6a39      	ldr	r1, [r7, #32]
 80063c8:	6878      	ldr	r0, [r7, #4]
 80063ca:	f7ff fe43 	bl	8006054 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 80063ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063d0:	3301      	adds	r3, #1
 80063d2:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 80063d4:	683b      	ldr	r3, [r7, #0]
 80063d6:	681a      	ldr	r2, [r3, #0]
 80063d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063da:	fa22 f303 	lsr.w	r3, r2, r3
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d1a0      	bne.n	8006324 <LL_GPIO_Init+0x3a>
  }

  return (SUCCESS);
 80063e2:	2300      	movs	r3, #0
}
 80063e4:	4618      	mov	r0, r3
 80063e6:	3728      	adds	r7, #40	@ 0x28
 80063e8:	46bd      	mov	sp, r7
 80063ea:	bd80      	pop	{r7, pc}

080063ec <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLLR (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 80063ec:	b480      	push	{r7}
 80063ee:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80063f0:	4b04      	ldr	r3, [pc, #16]	@ (8006404 <LL_RCC_GetSysClkSource+0x18>)
 80063f2:	689b      	ldr	r3, [r3, #8]
 80063f4:	f003 030c 	and.w	r3, r3, #12
}
 80063f8:	4618      	mov	r0, r3
 80063fa:	46bd      	mov	sp, r7
 80063fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006400:	4770      	bx	lr
 8006402:	bf00      	nop
 8006404:	40023800 	.word	0x40023800

08006408 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 8006408:	b480      	push	{r7}
 800640a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 800640c:	4b04      	ldr	r3, [pc, #16]	@ (8006420 <LL_RCC_GetAHBPrescaler+0x18>)
 800640e:	689b      	ldr	r3, [r3, #8]
 8006410:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8006414:	4618      	mov	r0, r3
 8006416:	46bd      	mov	sp, r7
 8006418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800641c:	4770      	bx	lr
 800641e:	bf00      	nop
 8006420:	40023800 	.word	0x40023800

08006424 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8006424:	b480      	push	{r7}
 8006426:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8006428:	4b04      	ldr	r3, [pc, #16]	@ (800643c <LL_RCC_GetAPB1Prescaler+0x18>)
 800642a:	689b      	ldr	r3, [r3, #8]
 800642c:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
}
 8006430:	4618      	mov	r0, r3
 8006432:	46bd      	mov	sp, r7
 8006434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006438:	4770      	bx	lr
 800643a:	bf00      	nop
 800643c:	40023800 	.word	0x40023800

08006440 <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 8006440:	b480      	push	{r7}
 8006442:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8006444:	4b04      	ldr	r3, [pc, #16]	@ (8006458 <LL_RCC_GetAPB2Prescaler+0x18>)
 8006446:	689b      	ldr	r3, [r3, #8]
 8006448:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 800644c:	4618      	mov	r0, r3
 800644e:	46bd      	mov	sp, r7
 8006450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006454:	4770      	bx	lr
 8006456:	bf00      	nop
 8006458:	40023800 	.word	0x40023800

0800645c <LL_RCC_PLL_GetMainSource>:
  * @retval Returned value can be one of the following values:
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 800645c:	b480      	push	{r7}
 800645e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8006460:	4b04      	ldr	r3, [pc, #16]	@ (8006474 <LL_RCC_PLL_GetMainSource+0x18>)
 8006462:	685b      	ldr	r3, [r3, #4]
 8006464:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
}
 8006468:	4618      	mov	r0, r3
 800646a:	46bd      	mov	sp, r7
 800646c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006470:	4770      	bx	lr
 8006472:	bf00      	nop
 8006474:	40023800 	.word	0x40023800

08006478 <LL_RCC_PLL_GetN>:
  * @retval Between 50/192(*) and 432
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8006478:	b480      	push	{r7}
 800647a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 800647c:	4b04      	ldr	r3, [pc, #16]	@ (8006490 <LL_RCC_PLL_GetN+0x18>)
 800647e:	685b      	ldr	r3, [r3, #4]
 8006480:	099b      	lsrs	r3, r3, #6
 8006482:	f3c3 0308 	ubfx	r3, r3, #0, #9
}
 8006486:	4618      	mov	r0, r3
 8006488:	46bd      	mov	sp, r7
 800648a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800648e:	4770      	bx	lr
 8006490:	40023800 	.word	0x40023800

08006494 <LL_RCC_PLL_GetP>:
  *         @arg @ref LL_RCC_PLLP_DIV_4
  *         @arg @ref LL_RCC_PLLP_DIV_6
  *         @arg @ref LL_RCC_PLLP_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetP(void)
{
 8006494:	b480      	push	{r7}
 8006496:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP));
 8006498:	4b04      	ldr	r3, [pc, #16]	@ (80064ac <LL_RCC_PLL_GetP+0x18>)
 800649a:	685b      	ldr	r3, [r3, #4]
 800649c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
}
 80064a0:	4618      	mov	r0, r3
 80064a2:	46bd      	mov	sp, r7
 80064a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064a8:	4770      	bx	lr
 80064aa:	bf00      	nop
 80064ac:	40023800 	.word	0x40023800

080064b0 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_61
  *         @arg @ref LL_RCC_PLLM_DIV_62
  *         @arg @ref LL_RCC_PLLM_DIV_63
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 80064b0:	b480      	push	{r7}
 80064b2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 80064b4:	4b04      	ldr	r3, [pc, #16]	@ (80064c8 <LL_RCC_PLL_GetDivider+0x18>)
 80064b6:	685b      	ldr	r3, [r3, #4]
 80064b8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
}
 80064bc:	4618      	mov	r0, r3
 80064be:	46bd      	mov	sp, r7
 80064c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064c4:	4770      	bx	lr
 80064c6:	bf00      	nop
 80064c8:	40023800 	.word	0x40023800

080064cc <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 80064cc:	b580      	push	{r7, lr}
 80064ce:	b082      	sub	sp, #8
 80064d0:	af00      	add	r7, sp, #0
 80064d2:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 80064d4:	f000 f820 	bl	8006518 <RCC_GetSystemClockFreq>
 80064d8:	4602      	mov	r2, r0
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	4618      	mov	r0, r3
 80064e4:	f000 f83e 	bl	8006564 <RCC_GetHCLKClockFreq>
 80064e8:	4602      	mov	r2, r0
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	685b      	ldr	r3, [r3, #4]
 80064f2:	4618      	mov	r0, r3
 80064f4:	f000 f84c 	bl	8006590 <RCC_GetPCLK1ClockFreq>
 80064f8:	4602      	mov	r2, r0
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	685b      	ldr	r3, [r3, #4]
 8006502:	4618      	mov	r0, r3
 8006504:	f000 f858 	bl	80065b8 <RCC_GetPCLK2ClockFreq>
 8006508:	4602      	mov	r2, r0
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	60da      	str	r2, [r3, #12]
}
 800650e:	bf00      	nop
 8006510:	3708      	adds	r7, #8
 8006512:	46bd      	mov	sp, r7
 8006514:	bd80      	pop	{r7, pc}
	...

08006518 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 8006518:	b580      	push	{r7, lr}
 800651a:	b082      	sub	sp, #8
 800651c:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 800651e:	2300      	movs	r3, #0
 8006520:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 8006522:	f7ff ff63 	bl	80063ec <LL_RCC_GetSysClkSource>
 8006526:	4603      	mov	r3, r0
 8006528:	2b08      	cmp	r3, #8
 800652a:	d00c      	beq.n	8006546 <RCC_GetSystemClockFreq+0x2e>
 800652c:	2b08      	cmp	r3, #8
 800652e:	d80f      	bhi.n	8006550 <RCC_GetSystemClockFreq+0x38>
 8006530:	2b00      	cmp	r3, #0
 8006532:	d002      	beq.n	800653a <RCC_GetSystemClockFreq+0x22>
 8006534:	2b04      	cmp	r3, #4
 8006536:	d003      	beq.n	8006540 <RCC_GetSystemClockFreq+0x28>
 8006538:	e00a      	b.n	8006550 <RCC_GetSystemClockFreq+0x38>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 800653a:	4b09      	ldr	r3, [pc, #36]	@ (8006560 <RCC_GetSystemClockFreq+0x48>)
 800653c:	607b      	str	r3, [r7, #4]
      break;
 800653e:	e00a      	b.n	8006556 <RCC_GetSystemClockFreq+0x3e>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 8006540:	4b07      	ldr	r3, [pc, #28]	@ (8006560 <RCC_GetSystemClockFreq+0x48>)
 8006542:	607b      	str	r3, [r7, #4]
      break;
 8006544:	e007      	b.n	8006556 <RCC_GetSystemClockFreq+0x3e>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLL);
 8006546:	2008      	movs	r0, #8
 8006548:	f000 f84a 	bl	80065e0 <RCC_PLL_GetFreqDomain_SYS>
 800654c:	6078      	str	r0, [r7, #4]
      break;
 800654e:	e002      	b.n	8006556 <RCC_GetSystemClockFreq+0x3e>
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLLR);
      break;
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

    default:
      frequency = HSI_VALUE;
 8006550:	4b03      	ldr	r3, [pc, #12]	@ (8006560 <RCC_GetSystemClockFreq+0x48>)
 8006552:	607b      	str	r3, [r7, #4]
      break;
 8006554:	bf00      	nop
  }

  return frequency;
 8006556:	687b      	ldr	r3, [r7, #4]
}
 8006558:	4618      	mov	r0, r3
 800655a:	3708      	adds	r7, #8
 800655c:	46bd      	mov	sp, r7
 800655e:	bd80      	pop	{r7, pc}
 8006560:	00f42400 	.word	0x00f42400

08006564 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8006564:	b580      	push	{r7, lr}
 8006566:	b082      	sub	sp, #8
 8006568:	af00      	add	r7, sp, #0
 800656a:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 800656c:	f7ff ff4c 	bl	8006408 <LL_RCC_GetAHBPrescaler>
 8006570:	4603      	mov	r3, r0
 8006572:	091b      	lsrs	r3, r3, #4
 8006574:	f003 030f 	and.w	r3, r3, #15
 8006578:	4a04      	ldr	r2, [pc, #16]	@ (800658c <RCC_GetHCLKClockFreq+0x28>)
 800657a:	5cd3      	ldrb	r3, [r2, r3]
 800657c:	461a      	mov	r2, r3
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	40d3      	lsrs	r3, r2
}
 8006582:	4618      	mov	r0, r3
 8006584:	3708      	adds	r7, #8
 8006586:	46bd      	mov	sp, r7
 8006588:	bd80      	pop	{r7, pc}
 800658a:	bf00      	nop
 800658c:	0800dd50 	.word	0x0800dd50

08006590 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8006590:	b580      	push	{r7, lr}
 8006592:	b082      	sub	sp, #8
 8006594:	af00      	add	r7, sp, #0
 8006596:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8006598:	f7ff ff44 	bl	8006424 <LL_RCC_GetAPB1Prescaler>
 800659c:	4603      	mov	r3, r0
 800659e:	0a9b      	lsrs	r3, r3, #10
 80065a0:	4a04      	ldr	r2, [pc, #16]	@ (80065b4 <RCC_GetPCLK1ClockFreq+0x24>)
 80065a2:	5cd3      	ldrb	r3, [r2, r3]
 80065a4:	461a      	mov	r2, r3
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	40d3      	lsrs	r3, r2
}
 80065aa:	4618      	mov	r0, r3
 80065ac:	3708      	adds	r7, #8
 80065ae:	46bd      	mov	sp, r7
 80065b0:	bd80      	pop	{r7, pc}
 80065b2:	bf00      	nop
 80065b4:	0800dd60 	.word	0x0800dd60

080065b8 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 80065b8:	b580      	push	{r7, lr}
 80065ba:	b082      	sub	sp, #8
 80065bc:	af00      	add	r7, sp, #0
 80065be:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 80065c0:	f7ff ff3e 	bl	8006440 <LL_RCC_GetAPB2Prescaler>
 80065c4:	4603      	mov	r3, r0
 80065c6:	0b5b      	lsrs	r3, r3, #13
 80065c8:	4a04      	ldr	r2, [pc, #16]	@ (80065dc <RCC_GetPCLK2ClockFreq+0x24>)
 80065ca:	5cd3      	ldrb	r3, [r2, r3]
 80065cc:	461a      	mov	r2, r3
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	40d3      	lsrs	r3, r2
}
 80065d2:	4618      	mov	r0, r3
 80065d4:	3708      	adds	r7, #8
 80065d6:	46bd      	mov	sp, r7
 80065d8:	bd80      	pop	{r7, pc}
 80065da:	bf00      	nop
 80065dc:	0800dd60 	.word	0x0800dd60

080065e0 <RCC_PLL_GetFreqDomain_SYS>:
  * @brief  Return PLL clock frequency used for system domain
  * @param  SYSCLK_Source System clock source
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(uint32_t SYSCLK_Source)
{
 80065e0:	b590      	push	{r4, r7, lr}
 80065e2:	b087      	sub	sp, #28
 80065e4:	af00      	add	r7, sp, #0
 80065e6:	6078      	str	r0, [r7, #4]
  uint32_t pllinputfreq = 0U;
 80065e8:	2300      	movs	r3, #0
 80065ea:	617b      	str	r3, [r7, #20]
  uint32_t pllsource = 0U;
 80065ec:	2300      	movs	r3, #0
 80065ee:	60fb      	str	r3, [r7, #12]
  uint32_t plloutputfreq = 0U;
 80065f0:	2300      	movs	r3, #0
 80065f2:	613b      	str	r3, [r7, #16]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / (PLLP or PLLR)
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 80065f4:	f7ff ff32 	bl	800645c <LL_RCC_PLL_GetMainSource>
 80065f8:	60f8      	str	r0, [r7, #12]

  switch (pllsource)
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d004      	beq.n	800660a <RCC_PLL_GetFreqDomain_SYS+0x2a>
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006606:	d003      	beq.n	8006610 <RCC_PLL_GetFreqDomain_SYS+0x30>
 8006608:	e005      	b.n	8006616 <RCC_PLL_GetFreqDomain_SYS+0x36>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 800660a:	4b12      	ldr	r3, [pc, #72]	@ (8006654 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 800660c:	617b      	str	r3, [r7, #20]
      break;
 800660e:	e005      	b.n	800661c <RCC_PLL_GetFreqDomain_SYS+0x3c>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 8006610:	4b10      	ldr	r3, [pc, #64]	@ (8006654 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 8006612:	617b      	str	r3, [r7, #20]
      break;
 8006614:	e002      	b.n	800661c <RCC_PLL_GetFreqDomain_SYS+0x3c>

    default:
      pllinputfreq = HSI_VALUE;
 8006616:	4b0f      	ldr	r3, [pc, #60]	@ (8006654 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 8006618:	617b      	str	r3, [r7, #20]
      break;
 800661a:	bf00      	nop
  }

  if (SYSCLK_Source == LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	2b08      	cmp	r3, #8
 8006620:	d113      	bne.n	800664a <RCC_PLL_GetFreqDomain_SYS+0x6a>
  {
    plloutputfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8006622:	f7ff ff45 	bl	80064b0 <LL_RCC_PLL_GetDivider>
 8006626:	4602      	mov	r2, r0
 8006628:	697b      	ldr	r3, [r7, #20]
 800662a:	fbb3 f4f2 	udiv	r4, r3, r2
 800662e:	f7ff ff23 	bl	8006478 <LL_RCC_PLL_GetN>
 8006632:	4603      	mov	r3, r0
 8006634:	fb03 f404 	mul.w	r4, r3, r4
 8006638:	f7ff ff2c 	bl	8006494 <LL_RCC_PLL_GetP>
 800663c:	4603      	mov	r3, r0
 800663e:	0c1b      	lsrs	r3, r3, #16
 8006640:	3301      	adds	r3, #1
 8006642:	005b      	lsls	r3, r3, #1
 8006644:	fbb4 f3f3 	udiv	r3, r4, r3
 8006648:	613b      	str	r3, [r7, #16]
    plloutputfreq = __LL_RCC_CALC_PLLRCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
                                               LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

  return plloutputfreq;
 800664a:	693b      	ldr	r3, [r7, #16]
}
 800664c:	4618      	mov	r0, r3
 800664e:	371c      	adds	r7, #28
 8006650:	46bd      	mov	sp, r7
 8006652:	bd90      	pop	{r4, r7, pc}
 8006654:	00f42400 	.word	0x00f42400

08006658 <LL_SPI_IsEnabled>:
{
 8006658:	b480      	push	{r7}
 800665a:	b083      	sub	sp, #12
 800665c:	af00      	add	r7, sp, #0
 800665e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE)) ? 1UL : 0UL);
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006668:	2b40      	cmp	r3, #64	@ 0x40
 800666a:	d101      	bne.n	8006670 <LL_SPI_IsEnabled+0x18>
 800666c:	2301      	movs	r3, #1
 800666e:	e000      	b.n	8006672 <LL_SPI_IsEnabled+0x1a>
 8006670:	2300      	movs	r3, #0
}
 8006672:	4618      	mov	r0, r3
 8006674:	370c      	adds	r7, #12
 8006676:	46bd      	mov	sp, r7
 8006678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800667c:	4770      	bx	lr

0800667e <LL_SPI_SetCRCPolynomial>:
{
 800667e:	b480      	push	{r7}
 8006680:	b083      	sub	sp, #12
 8006682:	af00      	add	r7, sp, #0
 8006684:	6078      	str	r0, [r7, #4]
 8006686:	6039      	str	r1, [r7, #0]
  WRITE_REG(SPIx->CRCPR, (uint16_t)CRCPoly);
 8006688:	683b      	ldr	r3, [r7, #0]
 800668a:	b29b      	uxth	r3, r3
 800668c:	461a      	mov	r2, r3
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	611a      	str	r2, [r3, #16]
}
 8006692:	bf00      	nop
 8006694:	370c      	adds	r7, #12
 8006696:	46bd      	mov	sp, r7
 8006698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800669c:	4770      	bx	lr

0800669e <LL_SPI_Init>:
  * @param  SPIx SPI Instance
  * @param  SPI_InitStruct pointer to a @ref LL_SPI_InitTypeDef structure
  * @retval An ErrorStatus enumeration value. (Return always SUCCESS)
  */
ErrorStatus LL_SPI_Init(SPI_TypeDef *SPIx, LL_SPI_InitTypeDef *SPI_InitStruct)
{
 800669e:	b580      	push	{r7, lr}
 80066a0:	b084      	sub	sp, #16
 80066a2:	af00      	add	r7, sp, #0
 80066a4:	6078      	str	r0, [r7, #4]
 80066a6:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 80066a8:	2301      	movs	r3, #1
 80066aa:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_SPI_NSS(SPI_InitStruct->NSS));
  assert_param(IS_LL_SPI_BAUDRATE(SPI_InitStruct->BaudRate));
  assert_param(IS_LL_SPI_BITORDER(SPI_InitStruct->BitOrder));
  assert_param(IS_LL_SPI_CRCCALCULATION(SPI_InitStruct->CRCCalculation));

  if (LL_SPI_IsEnabled(SPIx) == 0x00000000U)
 80066ac:	6878      	ldr	r0, [r7, #4]
 80066ae:	f7ff ffd3 	bl	8006658 <LL_SPI_IsEnabled>
 80066b2:	4603      	mov	r3, r0
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	d139      	bne.n	800672c <LL_SPI_Init+0x8e>
     * - NSS management:     SPI_CR1_SSM bit
     * - BaudRate prescaler: SPI_CR1_BR[2:0] bits
     * - BitOrder:           SPI_CR1_LSBFIRST bit
     * - CRCCalculation:     SPI_CR1_CRCEN bit
     */
    MODIFY_REG(SPIx->CR1,
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80066c0:	f023 03bf 	bic.w	r3, r3, #191	@ 0xbf
 80066c4:	683a      	ldr	r2, [r7, #0]
 80066c6:	6811      	ldr	r1, [r2, #0]
 80066c8:	683a      	ldr	r2, [r7, #0]
 80066ca:	6852      	ldr	r2, [r2, #4]
 80066cc:	4311      	orrs	r1, r2
 80066ce:	683a      	ldr	r2, [r7, #0]
 80066d0:	6892      	ldr	r2, [r2, #8]
 80066d2:	4311      	orrs	r1, r2
 80066d4:	683a      	ldr	r2, [r7, #0]
 80066d6:	68d2      	ldr	r2, [r2, #12]
 80066d8:	4311      	orrs	r1, r2
 80066da:	683a      	ldr	r2, [r7, #0]
 80066dc:	6912      	ldr	r2, [r2, #16]
 80066de:	4311      	orrs	r1, r2
 80066e0:	683a      	ldr	r2, [r7, #0]
 80066e2:	6952      	ldr	r2, [r2, #20]
 80066e4:	4311      	orrs	r1, r2
 80066e6:	683a      	ldr	r2, [r7, #0]
 80066e8:	6992      	ldr	r2, [r2, #24]
 80066ea:	4311      	orrs	r1, r2
 80066ec:	683a      	ldr	r2, [r7, #0]
 80066ee:	69d2      	ldr	r2, [r2, #28]
 80066f0:	4311      	orrs	r1, r2
 80066f2:	683a      	ldr	r2, [r7, #0]
 80066f4:	6a12      	ldr	r2, [r2, #32]
 80066f6:	430a      	orrs	r2, r1
 80066f8:	431a      	orrs	r2, r3
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	601a      	str	r2, [r3, #0]

    /*---------------------------- SPIx CR2 Configuration ------------------------
     * Configure SPIx CR2 with parameters:
     * - NSS management:     SSOE bit
     */
    MODIFY_REG(SPIx->CR2, SPI_CR2_SSOE, (SPI_InitStruct->NSS >> 16U));
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	685b      	ldr	r3, [r3, #4]
 8006702:	f023 0204 	bic.w	r2, r3, #4
 8006706:	683b      	ldr	r3, [r7, #0]
 8006708:	695b      	ldr	r3, [r3, #20]
 800670a:	0c1b      	lsrs	r3, r3, #16
 800670c:	431a      	orrs	r2, r3
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	605a      	str	r2, [r3, #4]

    /*---------------------------- SPIx CRCPR Configuration ----------------------
     * Configure SPIx CRCPR with parameters:
     * - CRCPoly:            CRCPOLY[15:0] bits
     */
    if (SPI_InitStruct->CRCCalculation == LL_SPI_CRCCALCULATION_ENABLE)
 8006712:	683b      	ldr	r3, [r7, #0]
 8006714:	6a1b      	ldr	r3, [r3, #32]
 8006716:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800671a:	d105      	bne.n	8006728 <LL_SPI_Init+0x8a>
    {
      assert_param(IS_LL_SPI_CRC_POLYNOMIAL(SPI_InitStruct->CRCPoly));
      LL_SPI_SetCRCPolynomial(SPIx, SPI_InitStruct->CRCPoly);
 800671c:	683b      	ldr	r3, [r7, #0]
 800671e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006720:	4619      	mov	r1, r3
 8006722:	6878      	ldr	r0, [r7, #4]
 8006724:	f7ff ffab 	bl	800667e <LL_SPI_SetCRCPolynomial>
    }
    status = SUCCESS;
 8006728:	2300      	movs	r3, #0
 800672a:	73fb      	strb	r3, [r7, #15]
  }

  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  CLEAR_BIT(SPIx->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	69db      	ldr	r3, [r3, #28]
 8006730:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	61da      	str	r2, [r3, #28]
  return status;
 8006738:	7bfb      	ldrb	r3, [r7, #15]
}
 800673a:	4618      	mov	r0, r3
 800673c:	3710      	adds	r7, #16
 800673e:	46bd      	mov	sp, r7
 8006740:	bd80      	pop	{r7, pc}

08006742 <LL_TIM_SetPrescaler>:
{
 8006742:	b480      	push	{r7}
 8006744:	b083      	sub	sp, #12
 8006746:	af00      	add	r7, sp, #0
 8006748:	6078      	str	r0, [r7, #4]
 800674a:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	683a      	ldr	r2, [r7, #0]
 8006750:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8006752:	bf00      	nop
 8006754:	370c      	adds	r7, #12
 8006756:	46bd      	mov	sp, r7
 8006758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800675c:	4770      	bx	lr

0800675e <LL_TIM_SetAutoReload>:
{
 800675e:	b480      	push	{r7}
 8006760:	b083      	sub	sp, #12
 8006762:	af00      	add	r7, sp, #0
 8006764:	6078      	str	r0, [r7, #4]
 8006766:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	683a      	ldr	r2, [r7, #0]
 800676c:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 800676e:	bf00      	nop
 8006770:	370c      	adds	r7, #12
 8006772:	46bd      	mov	sp, r7
 8006774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006778:	4770      	bx	lr

0800677a <LL_TIM_SetRepetitionCounter>:
{
 800677a:	b480      	push	{r7}
 800677c:	b083      	sub	sp, #12
 800677e:	af00      	add	r7, sp, #0
 8006780:	6078      	str	r0, [r7, #4]
 8006782:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	683a      	ldr	r2, [r7, #0]
 8006788:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800678a:	bf00      	nop
 800678c:	370c      	adds	r7, #12
 800678e:	46bd      	mov	sp, r7
 8006790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006794:	4770      	bx	lr

08006796 <LL_TIM_OC_SetCompareCH1>:
{
 8006796:	b480      	push	{r7}
 8006798:	b083      	sub	sp, #12
 800679a:	af00      	add	r7, sp, #0
 800679c:	6078      	str	r0, [r7, #4]
 800679e:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	683a      	ldr	r2, [r7, #0]
 80067a4:	635a      	str	r2, [r3, #52]	@ 0x34
}
 80067a6:	bf00      	nop
 80067a8:	370c      	adds	r7, #12
 80067aa:	46bd      	mov	sp, r7
 80067ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067b0:	4770      	bx	lr

080067b2 <LL_TIM_OC_SetCompareCH2>:
{
 80067b2:	b480      	push	{r7}
 80067b4:	b083      	sub	sp, #12
 80067b6:	af00      	add	r7, sp, #0
 80067b8:	6078      	str	r0, [r7, #4]
 80067ba:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	683a      	ldr	r2, [r7, #0]
 80067c0:	639a      	str	r2, [r3, #56]	@ 0x38
}
 80067c2:	bf00      	nop
 80067c4:	370c      	adds	r7, #12
 80067c6:	46bd      	mov	sp, r7
 80067c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067cc:	4770      	bx	lr

080067ce <LL_TIM_OC_SetCompareCH3>:
{
 80067ce:	b480      	push	{r7}
 80067d0:	b083      	sub	sp, #12
 80067d2:	af00      	add	r7, sp, #0
 80067d4:	6078      	str	r0, [r7, #4]
 80067d6:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	683a      	ldr	r2, [r7, #0]
 80067dc:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 80067de:	bf00      	nop
 80067e0:	370c      	adds	r7, #12
 80067e2:	46bd      	mov	sp, r7
 80067e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067e8:	4770      	bx	lr

080067ea <LL_TIM_OC_SetCompareCH4>:
{
 80067ea:	b480      	push	{r7}
 80067ec:	b083      	sub	sp, #12
 80067ee:	af00      	add	r7, sp, #0
 80067f0:	6078      	str	r0, [r7, #4]
 80067f2:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	683a      	ldr	r2, [r7, #0]
 80067f8:	641a      	str	r2, [r3, #64]	@ 0x40
}
 80067fa:	bf00      	nop
 80067fc:	370c      	adds	r7, #12
 80067fe:	46bd      	mov	sp, r7
 8006800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006804:	4770      	bx	lr

08006806 <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 8006806:	b480      	push	{r7}
 8006808:	b083      	sub	sp, #12
 800680a:	af00      	add	r7, sp, #0
 800680c:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	695b      	ldr	r3, [r3, #20]
 8006812:	f043 0201 	orr.w	r2, r3, #1
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	615a      	str	r2, [r3, #20]
}
 800681a:	bf00      	nop
 800681c:	370c      	adds	r7, #12
 800681e:	46bd      	mov	sp, r7
 8006820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006824:	4770      	bx	lr
	...

08006828 <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, const LL_TIM_InitTypeDef *TIM_InitStruct)
{
 8006828:	b580      	push	{r7, lr}
 800682a:	b084      	sub	sp, #16
 800682c:	af00      	add	r7, sp, #0
 800682e:	6078      	str	r0, [r7, #4]
 8006830:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	4a3d      	ldr	r2, [pc, #244]	@ (8006930 <LL_TIM_Init+0x108>)
 800683c:	4293      	cmp	r3, r2
 800683e:	d013      	beq.n	8006868 <LL_TIM_Init+0x40>
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006846:	d00f      	beq.n	8006868 <LL_TIM_Init+0x40>
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	4a3a      	ldr	r2, [pc, #232]	@ (8006934 <LL_TIM_Init+0x10c>)
 800684c:	4293      	cmp	r3, r2
 800684e:	d00b      	beq.n	8006868 <LL_TIM_Init+0x40>
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	4a39      	ldr	r2, [pc, #228]	@ (8006938 <LL_TIM_Init+0x110>)
 8006854:	4293      	cmp	r3, r2
 8006856:	d007      	beq.n	8006868 <LL_TIM_Init+0x40>
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	4a38      	ldr	r2, [pc, #224]	@ (800693c <LL_TIM_Init+0x114>)
 800685c:	4293      	cmp	r3, r2
 800685e:	d003      	beq.n	8006868 <LL_TIM_Init+0x40>
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	4a37      	ldr	r2, [pc, #220]	@ (8006940 <LL_TIM_Init+0x118>)
 8006864:	4293      	cmp	r3, r2
 8006866:	d106      	bne.n	8006876 <LL_TIM_Init+0x4e>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800686e:	683b      	ldr	r3, [r7, #0]
 8006870:	685b      	ldr	r3, [r3, #4]
 8006872:	4313      	orrs	r3, r2
 8006874:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	4a2d      	ldr	r2, [pc, #180]	@ (8006930 <LL_TIM_Init+0x108>)
 800687a:	4293      	cmp	r3, r2
 800687c:	d02b      	beq.n	80068d6 <LL_TIM_Init+0xae>
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006884:	d027      	beq.n	80068d6 <LL_TIM_Init+0xae>
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	4a2a      	ldr	r2, [pc, #168]	@ (8006934 <LL_TIM_Init+0x10c>)
 800688a:	4293      	cmp	r3, r2
 800688c:	d023      	beq.n	80068d6 <LL_TIM_Init+0xae>
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	4a29      	ldr	r2, [pc, #164]	@ (8006938 <LL_TIM_Init+0x110>)
 8006892:	4293      	cmp	r3, r2
 8006894:	d01f      	beq.n	80068d6 <LL_TIM_Init+0xae>
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	4a28      	ldr	r2, [pc, #160]	@ (800693c <LL_TIM_Init+0x114>)
 800689a:	4293      	cmp	r3, r2
 800689c:	d01b      	beq.n	80068d6 <LL_TIM_Init+0xae>
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	4a27      	ldr	r2, [pc, #156]	@ (8006940 <LL_TIM_Init+0x118>)
 80068a2:	4293      	cmp	r3, r2
 80068a4:	d017      	beq.n	80068d6 <LL_TIM_Init+0xae>
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	4a26      	ldr	r2, [pc, #152]	@ (8006944 <LL_TIM_Init+0x11c>)
 80068aa:	4293      	cmp	r3, r2
 80068ac:	d013      	beq.n	80068d6 <LL_TIM_Init+0xae>
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	4a25      	ldr	r2, [pc, #148]	@ (8006948 <LL_TIM_Init+0x120>)
 80068b2:	4293      	cmp	r3, r2
 80068b4:	d00f      	beq.n	80068d6 <LL_TIM_Init+0xae>
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	4a24      	ldr	r2, [pc, #144]	@ (800694c <LL_TIM_Init+0x124>)
 80068ba:	4293      	cmp	r3, r2
 80068bc:	d00b      	beq.n	80068d6 <LL_TIM_Init+0xae>
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	4a23      	ldr	r2, [pc, #140]	@ (8006950 <LL_TIM_Init+0x128>)
 80068c2:	4293      	cmp	r3, r2
 80068c4:	d007      	beq.n	80068d6 <LL_TIM_Init+0xae>
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	4a22      	ldr	r2, [pc, #136]	@ (8006954 <LL_TIM_Init+0x12c>)
 80068ca:	4293      	cmp	r3, r2
 80068cc:	d003      	beq.n	80068d6 <LL_TIM_Init+0xae>
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	4a21      	ldr	r2, [pc, #132]	@ (8006958 <LL_TIM_Init+0x130>)
 80068d2:	4293      	cmp	r3, r2
 80068d4:	d106      	bne.n	80068e4 <LL_TIM_Init+0xbc>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80068dc:	683b      	ldr	r3, [r7, #0]
 80068de:	68db      	ldr	r3, [r3, #12]
 80068e0:	4313      	orrs	r3, r2
 80068e2:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	68fa      	ldr	r2, [r7, #12]
 80068e8:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 80068ea:	683b      	ldr	r3, [r7, #0]
 80068ec:	689b      	ldr	r3, [r3, #8]
 80068ee:	4619      	mov	r1, r3
 80068f0:	6878      	ldr	r0, [r7, #4]
 80068f2:	f7ff ff34 	bl	800675e <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 80068f6:	683b      	ldr	r3, [r7, #0]
 80068f8:	881b      	ldrh	r3, [r3, #0]
 80068fa:	4619      	mov	r1, r3
 80068fc:	6878      	ldr	r0, [r7, #4]
 80068fe:	f7ff ff20 	bl	8006742 <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	4a0a      	ldr	r2, [pc, #40]	@ (8006930 <LL_TIM_Init+0x108>)
 8006906:	4293      	cmp	r3, r2
 8006908:	d003      	beq.n	8006912 <LL_TIM_Init+0xea>
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	4a0c      	ldr	r2, [pc, #48]	@ (8006940 <LL_TIM_Init+0x118>)
 800690e:	4293      	cmp	r3, r2
 8006910:	d105      	bne.n	800691e <LL_TIM_Init+0xf6>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 8006912:	683b      	ldr	r3, [r7, #0]
 8006914:	691b      	ldr	r3, [r3, #16]
 8006916:	4619      	mov	r1, r3
 8006918:	6878      	ldr	r0, [r7, #4]
 800691a:	f7ff ff2e 	bl	800677a <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 800691e:	6878      	ldr	r0, [r7, #4]
 8006920:	f7ff ff71 	bl	8006806 <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 8006924:	2300      	movs	r3, #0
}
 8006926:	4618      	mov	r0, r3
 8006928:	3710      	adds	r7, #16
 800692a:	46bd      	mov	sp, r7
 800692c:	bd80      	pop	{r7, pc}
 800692e:	bf00      	nop
 8006930:	40010000 	.word	0x40010000
 8006934:	40000400 	.word	0x40000400
 8006938:	40000800 	.word	0x40000800
 800693c:	40000c00 	.word	0x40000c00
 8006940:	40010400 	.word	0x40010400
 8006944:	40014000 	.word	0x40014000
 8006948:	40014400 	.word	0x40014400
 800694c:	40014800 	.word	0x40014800
 8006950:	40001800 	.word	0x40001800
 8006954:	40001c00 	.word	0x40001c00
 8006958:	40002000 	.word	0x40002000

0800695c <LL_TIM_OC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx output channel is initialized
  *          - ERROR: TIMx output channel is not initialized
  */
ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, const LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
 800695c:	b580      	push	{r7, lr}
 800695e:	b086      	sub	sp, #24
 8006960:	af00      	add	r7, sp, #0
 8006962:	60f8      	str	r0, [r7, #12]
 8006964:	60b9      	str	r1, [r7, #8]
 8006966:	607a      	str	r2, [r7, #4]
  ErrorStatus result = ERROR;
 8006968:	2301      	movs	r3, #1
 800696a:	75fb      	strb	r3, [r7, #23]

  switch (Channel)
 800696c:	68bb      	ldr	r3, [r7, #8]
 800696e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006972:	d027      	beq.n	80069c4 <LL_TIM_OC_Init+0x68>
 8006974:	68bb      	ldr	r3, [r7, #8]
 8006976:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800697a:	d82a      	bhi.n	80069d2 <LL_TIM_OC_Init+0x76>
 800697c:	68bb      	ldr	r3, [r7, #8]
 800697e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006982:	d018      	beq.n	80069b6 <LL_TIM_OC_Init+0x5a>
 8006984:	68bb      	ldr	r3, [r7, #8]
 8006986:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800698a:	d822      	bhi.n	80069d2 <LL_TIM_OC_Init+0x76>
 800698c:	68bb      	ldr	r3, [r7, #8]
 800698e:	2b01      	cmp	r3, #1
 8006990:	d003      	beq.n	800699a <LL_TIM_OC_Init+0x3e>
 8006992:	68bb      	ldr	r3, [r7, #8]
 8006994:	2b10      	cmp	r3, #16
 8006996:	d007      	beq.n	80069a8 <LL_TIM_OC_Init+0x4c>
      break;
    case LL_TIM_CHANNEL_CH4:
      result = OC4Config(TIMx, TIM_OC_InitStruct);
      break;
    default:
      break;
 8006998:	e01b      	b.n	80069d2 <LL_TIM_OC_Init+0x76>
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 800699a:	6879      	ldr	r1, [r7, #4]
 800699c:	68f8      	ldr	r0, [r7, #12]
 800699e:	f000 f81f 	bl	80069e0 <OC1Config>
 80069a2:	4603      	mov	r3, r0
 80069a4:	75fb      	strb	r3, [r7, #23]
      break;
 80069a6:	e015      	b.n	80069d4 <LL_TIM_OC_Init+0x78>
      result = OC2Config(TIMx, TIM_OC_InitStruct);
 80069a8:	6879      	ldr	r1, [r7, #4]
 80069aa:	68f8      	ldr	r0, [r7, #12]
 80069ac:	f000 f884 	bl	8006ab8 <OC2Config>
 80069b0:	4603      	mov	r3, r0
 80069b2:	75fb      	strb	r3, [r7, #23]
      break;
 80069b4:	e00e      	b.n	80069d4 <LL_TIM_OC_Init+0x78>
      result = OC3Config(TIMx, TIM_OC_InitStruct);
 80069b6:	6879      	ldr	r1, [r7, #4]
 80069b8:	68f8      	ldr	r0, [r7, #12]
 80069ba:	f000 f8ed 	bl	8006b98 <OC3Config>
 80069be:	4603      	mov	r3, r0
 80069c0:	75fb      	strb	r3, [r7, #23]
      break;
 80069c2:	e007      	b.n	80069d4 <LL_TIM_OC_Init+0x78>
      result = OC4Config(TIMx, TIM_OC_InitStruct);
 80069c4:	6879      	ldr	r1, [r7, #4]
 80069c6:	68f8      	ldr	r0, [r7, #12]
 80069c8:	f000 f956 	bl	8006c78 <OC4Config>
 80069cc:	4603      	mov	r3, r0
 80069ce:	75fb      	strb	r3, [r7, #23]
      break;
 80069d0:	e000      	b.n	80069d4 <LL_TIM_OC_Init+0x78>
      break;
 80069d2:	bf00      	nop
  }

  return result;
 80069d4:	7dfb      	ldrb	r3, [r7, #23]
}
 80069d6:	4618      	mov	r0, r3
 80069d8:	3718      	adds	r7, #24
 80069da:	46bd      	mov	sp, r7
 80069dc:	bd80      	pop	{r7, pc}
	...

080069e0 <OC1Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC1Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 80069e0:	b580      	push	{r7, lr}
 80069e2:	b086      	sub	sp, #24
 80069e4:	af00      	add	r7, sp, #0
 80069e6:	6078      	str	r0, [r7, #4]
 80069e8:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 1: Reset the CC1E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	6a1b      	ldr	r3, [r3, #32]
 80069ee:	f023 0201 	bic.w	r2, r3, #1
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	6a1b      	ldr	r3, [r3, #32]
 80069fa:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	685b      	ldr	r3, [r3, #4]
 8006a00:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	699b      	ldr	r3, [r3, #24]
 8006a06:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S);
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	f023 0303 	bic.w	r3, r3, #3
 8006a0e:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006a16:	683b      	ldr	r3, [r7, #0]
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	4313      	orrs	r3, r2
 8006a1c:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 8006a1e:	697b      	ldr	r3, [r7, #20]
 8006a20:	f023 0202 	bic.w	r2, r3, #2
 8006a24:	683b      	ldr	r3, [r7, #0]
 8006a26:	691b      	ldr	r3, [r3, #16]
 8006a28:	4313      	orrs	r3, r2
 8006a2a:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 8006a2c:	697b      	ldr	r3, [r7, #20]
 8006a2e:	f023 0201 	bic.w	r2, r3, #1
 8006a32:	683b      	ldr	r3, [r7, #0]
 8006a34:	685b      	ldr	r3, [r3, #4]
 8006a36:	4313      	orrs	r3, r2
 8006a38:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	4a1c      	ldr	r2, [pc, #112]	@ (8006ab0 <OC1Config+0xd0>)
 8006a3e:	4293      	cmp	r3, r2
 8006a40:	d003      	beq.n	8006a4a <OC1Config+0x6a>
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	4a1b      	ldr	r2, [pc, #108]	@ (8006ab4 <OC1Config+0xd4>)
 8006a46:	4293      	cmp	r3, r2
 8006a48:	d11e      	bne.n	8006a88 <OC1Config+0xa8>
    assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
    assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 8006a4a:	697b      	ldr	r3, [r7, #20]
 8006a4c:	f023 0208 	bic.w	r2, r3, #8
 8006a50:	683b      	ldr	r3, [r7, #0]
 8006a52:	695b      	ldr	r3, [r3, #20]
 8006a54:	009b      	lsls	r3, r3, #2
 8006a56:	4313      	orrs	r3, r2
 8006a58:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 8006a5a:	697b      	ldr	r3, [r7, #20]
 8006a5c:	f023 0204 	bic.w	r2, r3, #4
 8006a60:	683b      	ldr	r3, [r7, #0]
 8006a62:	689b      	ldr	r3, [r3, #8]
 8006a64:	009b      	lsls	r3, r3, #2
 8006a66:	4313      	orrs	r3, r2
 8006a68:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 8006a6a:	693b      	ldr	r3, [r7, #16]
 8006a6c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006a70:	683b      	ldr	r3, [r7, #0]
 8006a72:	699b      	ldr	r3, [r3, #24]
 8006a74:	4313      	orrs	r3, r2
 8006a76:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 8006a78:	693b      	ldr	r3, [r7, #16]
 8006a7a:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8006a7e:	683b      	ldr	r3, [r7, #0]
 8006a80:	69db      	ldr	r3, [r3, #28]
 8006a82:	005b      	lsls	r3, r3, #1
 8006a84:	4313      	orrs	r3, r2
 8006a86:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	693a      	ldr	r2, [r7, #16]
 8006a8c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	68fa      	ldr	r2, [r7, #12]
 8006a92:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 8006a94:	683b      	ldr	r3, [r7, #0]
 8006a96:	68db      	ldr	r3, [r3, #12]
 8006a98:	4619      	mov	r1, r3
 8006a9a:	6878      	ldr	r0, [r7, #4]
 8006a9c:	f7ff fe7b 	bl	8006796 <LL_TIM_OC_SetCompareCH1>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	697a      	ldr	r2, [r7, #20]
 8006aa4:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8006aa6:	2300      	movs	r3, #0
}
 8006aa8:	4618      	mov	r0, r3
 8006aaa:	3718      	adds	r7, #24
 8006aac:	46bd      	mov	sp, r7
 8006aae:	bd80      	pop	{r7, pc}
 8006ab0:	40010000 	.word	0x40010000
 8006ab4:	40010400 	.word	0x40010400

08006ab8 <OC2Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC2Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8006ab8:	b580      	push	{r7, lr}
 8006aba:	b086      	sub	sp, #24
 8006abc:	af00      	add	r7, sp, #0
 8006abe:	6078      	str	r0, [r7, #4]
 8006ac0:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 2: Reset the CC2E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	6a1b      	ldr	r3, [r3, #32]
 8006ac6:	f023 0210 	bic.w	r2, r3, #16
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	6a1b      	ldr	r3, [r3, #32]
 8006ad2:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	685b      	ldr	r3, [r3, #4]
 8006ad8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	699b      	ldr	r3, [r3, #24]
 8006ade:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC2S);
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006ae6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8006aee:	683b      	ldr	r3, [r7, #0]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	021b      	lsls	r3, r3, #8
 8006af4:	4313      	orrs	r3, r2
 8006af6:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 8006af8:	697b      	ldr	r3, [r7, #20]
 8006afa:	f023 0220 	bic.w	r2, r3, #32
 8006afe:	683b      	ldr	r3, [r7, #0]
 8006b00:	691b      	ldr	r3, [r3, #16]
 8006b02:	011b      	lsls	r3, r3, #4
 8006b04:	4313      	orrs	r3, r2
 8006b06:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 8006b08:	697b      	ldr	r3, [r7, #20]
 8006b0a:	f023 0210 	bic.w	r2, r3, #16
 8006b0e:	683b      	ldr	r3, [r7, #0]
 8006b10:	685b      	ldr	r3, [r3, #4]
 8006b12:	011b      	lsls	r3, r3, #4
 8006b14:	4313      	orrs	r3, r2
 8006b16:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	4a1d      	ldr	r2, [pc, #116]	@ (8006b90 <OC2Config+0xd8>)
 8006b1c:	4293      	cmp	r3, r2
 8006b1e:	d003      	beq.n	8006b28 <OC2Config+0x70>
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	4a1c      	ldr	r2, [pc, #112]	@ (8006b94 <OC2Config+0xdc>)
 8006b24:	4293      	cmp	r3, r2
 8006b26:	d11f      	bne.n	8006b68 <OC2Config+0xb0>
    assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
    assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 8006b28:	697b      	ldr	r3, [r7, #20]
 8006b2a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006b2e:	683b      	ldr	r3, [r7, #0]
 8006b30:	695b      	ldr	r3, [r3, #20]
 8006b32:	019b      	lsls	r3, r3, #6
 8006b34:	4313      	orrs	r3, r2
 8006b36:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 8006b38:	697b      	ldr	r3, [r7, #20]
 8006b3a:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8006b3e:	683b      	ldr	r3, [r7, #0]
 8006b40:	689b      	ldr	r3, [r3, #8]
 8006b42:	019b      	lsls	r3, r3, #6
 8006b44:	4313      	orrs	r3, r2
 8006b46:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 8006b48:	693b      	ldr	r3, [r7, #16]
 8006b4a:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8006b4e:	683b      	ldr	r3, [r7, #0]
 8006b50:	699b      	ldr	r3, [r3, #24]
 8006b52:	009b      	lsls	r3, r3, #2
 8006b54:	4313      	orrs	r3, r2
 8006b56:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 8006b58:	693b      	ldr	r3, [r7, #16]
 8006b5a:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8006b5e:	683b      	ldr	r3, [r7, #0]
 8006b60:	69db      	ldr	r3, [r3, #28]
 8006b62:	00db      	lsls	r3, r3, #3
 8006b64:	4313      	orrs	r3, r2
 8006b66:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	693a      	ldr	r2, [r7, #16]
 8006b6c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	68fa      	ldr	r2, [r7, #12]
 8006b72:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 8006b74:	683b      	ldr	r3, [r7, #0]
 8006b76:	68db      	ldr	r3, [r3, #12]
 8006b78:	4619      	mov	r1, r3
 8006b7a:	6878      	ldr	r0, [r7, #4]
 8006b7c:	f7ff fe19 	bl	80067b2 <LL_TIM_OC_SetCompareCH2>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	697a      	ldr	r2, [r7, #20]
 8006b84:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8006b86:	2300      	movs	r3, #0
}
 8006b88:	4618      	mov	r0, r3
 8006b8a:	3718      	adds	r7, #24
 8006b8c:	46bd      	mov	sp, r7
 8006b8e:	bd80      	pop	{r7, pc}
 8006b90:	40010000 	.word	0x40010000
 8006b94:	40010400 	.word	0x40010400

08006b98 <OC3Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC3Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8006b98:	b580      	push	{r7, lr}
 8006b9a:	b086      	sub	sp, #24
 8006b9c:	af00      	add	r7, sp, #0
 8006b9e:	6078      	str	r0, [r7, #4]
 8006ba0:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 3: Reset the CC3E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	6a1b      	ldr	r3, [r3, #32]
 8006ba6:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	6a1b      	ldr	r3, [r3, #32]
 8006bb2:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	685b      	ldr	r3, [r3, #4]
 8006bb8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	69db      	ldr	r3, [r3, #28]
 8006bbe:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC3S);
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	f023 0303 	bic.w	r3, r3, #3
 8006bc6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006bce:	683b      	ldr	r3, [r7, #0]
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	4313      	orrs	r3, r2
 8006bd4:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 8006bd6:	697b      	ldr	r3, [r7, #20]
 8006bd8:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8006bdc:	683b      	ldr	r3, [r7, #0]
 8006bde:	691b      	ldr	r3, [r3, #16]
 8006be0:	021b      	lsls	r3, r3, #8
 8006be2:	4313      	orrs	r3, r2
 8006be4:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 8006be6:	697b      	ldr	r3, [r7, #20]
 8006be8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006bec:	683b      	ldr	r3, [r7, #0]
 8006bee:	685b      	ldr	r3, [r3, #4]
 8006bf0:	021b      	lsls	r3, r3, #8
 8006bf2:	4313      	orrs	r3, r2
 8006bf4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	4a1d      	ldr	r2, [pc, #116]	@ (8006c70 <OC3Config+0xd8>)
 8006bfa:	4293      	cmp	r3, r2
 8006bfc:	d003      	beq.n	8006c06 <OC3Config+0x6e>
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	4a1c      	ldr	r2, [pc, #112]	@ (8006c74 <OC3Config+0xdc>)
 8006c02:	4293      	cmp	r3, r2
 8006c04:	d11f      	bne.n	8006c46 <OC3Config+0xae>
    assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
    assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
 8006c06:	697b      	ldr	r3, [r7, #20]
 8006c08:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8006c0c:	683b      	ldr	r3, [r7, #0]
 8006c0e:	695b      	ldr	r3, [r3, #20]
 8006c10:	029b      	lsls	r3, r3, #10
 8006c12:	4313      	orrs	r3, r2
 8006c14:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 8006c16:	697b      	ldr	r3, [r7, #20]
 8006c18:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8006c1c:	683b      	ldr	r3, [r7, #0]
 8006c1e:	689b      	ldr	r3, [r3, #8]
 8006c20:	029b      	lsls	r3, r3, #10
 8006c22:	4313      	orrs	r3, r2
 8006c24:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 8006c26:	693b      	ldr	r3, [r7, #16]
 8006c28:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006c2c:	683b      	ldr	r3, [r7, #0]
 8006c2e:	699b      	ldr	r3, [r3, #24]
 8006c30:	011b      	lsls	r3, r3, #4
 8006c32:	4313      	orrs	r3, r2
 8006c34:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 8006c36:	693b      	ldr	r3, [r7, #16]
 8006c38:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8006c3c:	683b      	ldr	r3, [r7, #0]
 8006c3e:	69db      	ldr	r3, [r3, #28]
 8006c40:	015b      	lsls	r3, r3, #5
 8006c42:	4313      	orrs	r3, r2
 8006c44:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	693a      	ldr	r2, [r7, #16]
 8006c4a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	68fa      	ldr	r2, [r7, #12]
 8006c50:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 8006c52:	683b      	ldr	r3, [r7, #0]
 8006c54:	68db      	ldr	r3, [r3, #12]
 8006c56:	4619      	mov	r1, r3
 8006c58:	6878      	ldr	r0, [r7, #4]
 8006c5a:	f7ff fdb8 	bl	80067ce <LL_TIM_OC_SetCompareCH3>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	697a      	ldr	r2, [r7, #20]
 8006c62:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8006c64:	2300      	movs	r3, #0
}
 8006c66:	4618      	mov	r0, r3
 8006c68:	3718      	adds	r7, #24
 8006c6a:	46bd      	mov	sp, r7
 8006c6c:	bd80      	pop	{r7, pc}
 8006c6e:	bf00      	nop
 8006c70:	40010000 	.word	0x40010000
 8006c74:	40010400 	.word	0x40010400

08006c78 <OC4Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC4Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8006c78:	b580      	push	{r7, lr}
 8006c7a:	b086      	sub	sp, #24
 8006c7c:	af00      	add	r7, sp, #0
 8006c7e:	6078      	str	r0, [r7, #4]
 8006c80:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 4: Reset the CC4E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	6a1b      	ldr	r3, [r3, #32]
 8006c86:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	6a1b      	ldr	r3, [r3, #32]
 8006c92:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	685b      	ldr	r3, [r3, #4]
 8006c98:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	69db      	ldr	r3, [r3, #28]
 8006c9e:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006ca6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8006cae:	683b      	ldr	r3, [r7, #0]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	021b      	lsls	r3, r3, #8
 8006cb4:	4313      	orrs	r3, r2
 8006cb6:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 8006cb8:	693b      	ldr	r3, [r7, #16]
 8006cba:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8006cbe:	683b      	ldr	r3, [r7, #0]
 8006cc0:	691b      	ldr	r3, [r3, #16]
 8006cc2:	031b      	lsls	r3, r3, #12
 8006cc4:	4313      	orrs	r3, r2
 8006cc6:	613b      	str	r3, [r7, #16]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 8006cc8:	693b      	ldr	r3, [r7, #16]
 8006cca:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006cce:	683b      	ldr	r3, [r7, #0]
 8006cd0:	685b      	ldr	r3, [r3, #4]
 8006cd2:	031b      	lsls	r3, r3, #12
 8006cd4:	4313      	orrs	r3, r2
 8006cd6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	4a11      	ldr	r2, [pc, #68]	@ (8006d20 <OC4Config+0xa8>)
 8006cdc:	4293      	cmp	r3, r2
 8006cde:	d003      	beq.n	8006ce8 <OC4Config+0x70>
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	4a10      	ldr	r2, [pc, #64]	@ (8006d24 <OC4Config+0xac>)
 8006ce4:	4293      	cmp	r3, r2
 8006ce6:	d107      	bne.n	8006cf8 <OC4Config+0x80>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 8006ce8:	697b      	ldr	r3, [r7, #20]
 8006cea:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8006cee:	683b      	ldr	r3, [r7, #0]
 8006cf0:	699b      	ldr	r3, [r3, #24]
 8006cf2:	019b      	lsls	r3, r3, #6
 8006cf4:	4313      	orrs	r3, r2
 8006cf6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	697a      	ldr	r2, [r7, #20]
 8006cfc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	68fa      	ldr	r2, [r7, #12]
 8006d02:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 8006d04:	683b      	ldr	r3, [r7, #0]
 8006d06:	68db      	ldr	r3, [r3, #12]
 8006d08:	4619      	mov	r1, r3
 8006d0a:	6878      	ldr	r0, [r7, #4]
 8006d0c:	f7ff fd6d 	bl	80067ea <LL_TIM_OC_SetCompareCH4>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	693a      	ldr	r2, [r7, #16]
 8006d14:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8006d16:	2300      	movs	r3, #0
}
 8006d18:	4618      	mov	r0, r3
 8006d1a:	3718      	adds	r7, #24
 8006d1c:	46bd      	mov	sp, r7
 8006d1e:	bd80      	pop	{r7, pc}
 8006d20:	40010000 	.word	0x40010000
 8006d24:	40010400 	.word	0x40010400

08006d28 <LL_USART_IsEnabled>:
{
 8006d28:	b480      	push	{r7}
 8006d2a:	b083      	sub	sp, #12
 8006d2c:	af00      	add	r7, sp, #0
 8006d2e:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	68db      	ldr	r3, [r3, #12]
 8006d34:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006d38:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006d3c:	bf0c      	ite	eq
 8006d3e:	2301      	moveq	r3, #1
 8006d40:	2300      	movne	r3, #0
 8006d42:	b2db      	uxtb	r3, r3
}
 8006d44:	4618      	mov	r0, r3
 8006d46:	370c      	adds	r7, #12
 8006d48:	46bd      	mov	sp, r7
 8006d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d4e:	4770      	bx	lr

08006d50 <LL_USART_SetStopBitsLength>:
{
 8006d50:	b480      	push	{r7}
 8006d52:	b083      	sub	sp, #12
 8006d54:	af00      	add	r7, sp, #0
 8006d56:	6078      	str	r0, [r7, #4]
 8006d58:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	691b      	ldr	r3, [r3, #16]
 8006d5e:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8006d62:	683b      	ldr	r3, [r7, #0]
 8006d64:	431a      	orrs	r2, r3
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	611a      	str	r2, [r3, #16]
}
 8006d6a:	bf00      	nop
 8006d6c:	370c      	adds	r7, #12
 8006d6e:	46bd      	mov	sp, r7
 8006d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d74:	4770      	bx	lr

08006d76 <LL_USART_SetHWFlowCtrl>:
{
 8006d76:	b480      	push	{r7}
 8006d78:	b083      	sub	sp, #12
 8006d7a:	af00      	add	r7, sp, #0
 8006d7c:	6078      	str	r0, [r7, #4]
 8006d7e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	695b      	ldr	r3, [r3, #20]
 8006d84:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006d88:	683b      	ldr	r3, [r7, #0]
 8006d8a:	431a      	orrs	r2, r3
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	615a      	str	r2, [r3, #20]
}
 8006d90:	bf00      	nop
 8006d92:	370c      	adds	r7, #12
 8006d94:	46bd      	mov	sp, r7
 8006d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d9a:	4770      	bx	lr

08006d9c <LL_USART_SetBaudRate>:
{
 8006d9c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006da0:	b0c0      	sub	sp, #256	@ 0x100
 8006da2:	af00      	add	r7, sp, #0
 8006da4:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8006da8:	f8c7 10f8 	str.w	r1, [r7, #248]	@ 0xf8
 8006dac:	f8c7 20f4 	str.w	r2, [r7, #244]	@ 0xf4
 8006db0:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 8006db4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006db8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006dbc:	f040 810c 	bne.w	8006fd8 <LL_USART_SetBaudRate+0x23c>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 8006dc0:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8006dc4:	2200      	movs	r2, #0
 8006dc6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006dca:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8006dce:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8006dd2:	4622      	mov	r2, r4
 8006dd4:	462b      	mov	r3, r5
 8006dd6:	1891      	adds	r1, r2, r2
 8006dd8:	6639      	str	r1, [r7, #96]	@ 0x60
 8006dda:	415b      	adcs	r3, r3
 8006ddc:	667b      	str	r3, [r7, #100]	@ 0x64
 8006dde:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 8006de2:	4621      	mov	r1, r4
 8006de4:	eb12 0801 	adds.w	r8, r2, r1
 8006de8:	4629      	mov	r1, r5
 8006dea:	eb43 0901 	adc.w	r9, r3, r1
 8006dee:	f04f 0200 	mov.w	r2, #0
 8006df2:	f04f 0300 	mov.w	r3, #0
 8006df6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006dfa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006dfe:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006e02:	4690      	mov	r8, r2
 8006e04:	4699      	mov	r9, r3
 8006e06:	4623      	mov	r3, r4
 8006e08:	eb18 0303 	adds.w	r3, r8, r3
 8006e0c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006e10:	462b      	mov	r3, r5
 8006e12:	eb49 0303 	adc.w	r3, r9, r3
 8006e16:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006e1a:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8006e1e:	2200      	movs	r2, #0
 8006e20:	469a      	mov	sl, r3
 8006e22:	4693      	mov	fp, r2
 8006e24:	eb1a 030a 	adds.w	r3, sl, sl
 8006e28:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006e2a:	eb4b 030b 	adc.w	r3, fp, fp
 8006e2e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006e30:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8006e34:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8006e38:	f7f9 fed6 	bl	8000be8 <__aeabi_uldivmod>
 8006e3c:	4602      	mov	r2, r0
 8006e3e:	460b      	mov	r3, r1
 8006e40:	4b64      	ldr	r3, [pc, #400]	@ (8006fd4 <LL_USART_SetBaudRate+0x238>)
 8006e42:	fba3 2302 	umull	r2, r3, r3, r2
 8006e46:	095b      	lsrs	r3, r3, #5
 8006e48:	b29b      	uxth	r3, r3
 8006e4a:	011b      	lsls	r3, r3, #4
 8006e4c:	b29c      	uxth	r4, r3
 8006e4e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8006e52:	2200      	movs	r2, #0
 8006e54:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006e58:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8006e5c:	e9d7 8936 	ldrd	r8, r9, [r7, #216]	@ 0xd8
 8006e60:	4642      	mov	r2, r8
 8006e62:	464b      	mov	r3, r9
 8006e64:	1891      	adds	r1, r2, r2
 8006e66:	6539      	str	r1, [r7, #80]	@ 0x50
 8006e68:	415b      	adcs	r3, r3
 8006e6a:	657b      	str	r3, [r7, #84]	@ 0x54
 8006e6c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8006e70:	4641      	mov	r1, r8
 8006e72:	1851      	adds	r1, r2, r1
 8006e74:	64b9      	str	r1, [r7, #72]	@ 0x48
 8006e76:	4649      	mov	r1, r9
 8006e78:	414b      	adcs	r3, r1
 8006e7a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006e7c:	f04f 0200 	mov.w	r2, #0
 8006e80:	f04f 0300 	mov.w	r3, #0
 8006e84:	e9d7 ab12 	ldrd	sl, fp, [r7, #72]	@ 0x48
 8006e88:	4659      	mov	r1, fp
 8006e8a:	00cb      	lsls	r3, r1, #3
 8006e8c:	4651      	mov	r1, sl
 8006e8e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006e92:	4651      	mov	r1, sl
 8006e94:	00ca      	lsls	r2, r1, #3
 8006e96:	4610      	mov	r0, r2
 8006e98:	4619      	mov	r1, r3
 8006e9a:	4603      	mov	r3, r0
 8006e9c:	4642      	mov	r2, r8
 8006e9e:	189b      	adds	r3, r3, r2
 8006ea0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006ea4:	464b      	mov	r3, r9
 8006ea6:	460a      	mov	r2, r1
 8006ea8:	eb42 0303 	adc.w	r3, r2, r3
 8006eac:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8006eb0:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8006eb4:	2200      	movs	r2, #0
 8006eb6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006eba:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 8006ebe:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8006ec2:	460b      	mov	r3, r1
 8006ec4:	18db      	adds	r3, r3, r3
 8006ec6:	643b      	str	r3, [r7, #64]	@ 0x40
 8006ec8:	4613      	mov	r3, r2
 8006eca:	eb42 0303 	adc.w	r3, r2, r3
 8006ece:	647b      	str	r3, [r7, #68]	@ 0x44
 8006ed0:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8006ed4:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	@ 0xd0
 8006ed8:	f7f9 fe86 	bl	8000be8 <__aeabi_uldivmod>
 8006edc:	4602      	mov	r2, r0
 8006ede:	460b      	mov	r3, r1
 8006ee0:	4611      	mov	r1, r2
 8006ee2:	4b3c      	ldr	r3, [pc, #240]	@ (8006fd4 <LL_USART_SetBaudRate+0x238>)
 8006ee4:	fba3 2301 	umull	r2, r3, r3, r1
 8006ee8:	095b      	lsrs	r3, r3, #5
 8006eea:	2264      	movs	r2, #100	@ 0x64
 8006eec:	fb02 f303 	mul.w	r3, r2, r3
 8006ef0:	1acb      	subs	r3, r1, r3
 8006ef2:	00db      	lsls	r3, r3, #3
 8006ef4:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8006ef8:	4b36      	ldr	r3, [pc, #216]	@ (8006fd4 <LL_USART_SetBaudRate+0x238>)
 8006efa:	fba3 2302 	umull	r2, r3, r3, r2
 8006efe:	095b      	lsrs	r3, r3, #5
 8006f00:	b29b      	uxth	r3, r3
 8006f02:	005b      	lsls	r3, r3, #1
 8006f04:	b29b      	uxth	r3, r3
 8006f06:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8006f0a:	b29b      	uxth	r3, r3
 8006f0c:	4423      	add	r3, r4
 8006f0e:	b29c      	uxth	r4, r3
 8006f10:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8006f14:	2200      	movs	r2, #0
 8006f16:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006f1a:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8006f1e:	e9d7 8930 	ldrd	r8, r9, [r7, #192]	@ 0xc0
 8006f22:	4642      	mov	r2, r8
 8006f24:	464b      	mov	r3, r9
 8006f26:	1891      	adds	r1, r2, r2
 8006f28:	63b9      	str	r1, [r7, #56]	@ 0x38
 8006f2a:	415b      	adcs	r3, r3
 8006f2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006f2e:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8006f32:	4641      	mov	r1, r8
 8006f34:	1851      	adds	r1, r2, r1
 8006f36:	6339      	str	r1, [r7, #48]	@ 0x30
 8006f38:	4649      	mov	r1, r9
 8006f3a:	414b      	adcs	r3, r1
 8006f3c:	637b      	str	r3, [r7, #52]	@ 0x34
 8006f3e:	f04f 0200 	mov.w	r2, #0
 8006f42:	f04f 0300 	mov.w	r3, #0
 8006f46:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8006f4a:	4659      	mov	r1, fp
 8006f4c:	00cb      	lsls	r3, r1, #3
 8006f4e:	4651      	mov	r1, sl
 8006f50:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006f54:	4651      	mov	r1, sl
 8006f56:	00ca      	lsls	r2, r1, #3
 8006f58:	4610      	mov	r0, r2
 8006f5a:	4619      	mov	r1, r3
 8006f5c:	4603      	mov	r3, r0
 8006f5e:	4642      	mov	r2, r8
 8006f60:	189b      	adds	r3, r3, r2
 8006f62:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006f66:	464b      	mov	r3, r9
 8006f68:	460a      	mov	r2, r1
 8006f6a:	eb42 0303 	adc.w	r3, r2, r3
 8006f6e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8006f72:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8006f76:	2200      	movs	r2, #0
 8006f78:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006f7c:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 8006f80:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8006f84:	460b      	mov	r3, r1
 8006f86:	18db      	adds	r3, r3, r3
 8006f88:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006f8a:	4613      	mov	r3, r2
 8006f8c:	eb42 0303 	adc.w	r3, r2, r3
 8006f90:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006f92:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006f96:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	@ 0xb8
 8006f9a:	f7f9 fe25 	bl	8000be8 <__aeabi_uldivmod>
 8006f9e:	4602      	mov	r2, r0
 8006fa0:	460b      	mov	r3, r1
 8006fa2:	4b0c      	ldr	r3, [pc, #48]	@ (8006fd4 <LL_USART_SetBaudRate+0x238>)
 8006fa4:	fba3 1302 	umull	r1, r3, r3, r2
 8006fa8:	095b      	lsrs	r3, r3, #5
 8006faa:	2164      	movs	r1, #100	@ 0x64
 8006fac:	fb01 f303 	mul.w	r3, r1, r3
 8006fb0:	1ad3      	subs	r3, r2, r3
 8006fb2:	00db      	lsls	r3, r3, #3
 8006fb4:	3332      	adds	r3, #50	@ 0x32
 8006fb6:	4a07      	ldr	r2, [pc, #28]	@ (8006fd4 <LL_USART_SetBaudRate+0x238>)
 8006fb8:	fba2 2303 	umull	r2, r3, r2, r3
 8006fbc:	095b      	lsrs	r3, r3, #5
 8006fbe:	b29b      	uxth	r3, r3
 8006fc0:	f003 0307 	and.w	r3, r3, #7
 8006fc4:	b29b      	uxth	r3, r3
 8006fc6:	4423      	add	r3, r4
 8006fc8:	b29b      	uxth	r3, r3
 8006fca:	461a      	mov	r2, r3
 8006fcc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006fd0:	609a      	str	r2, [r3, #8]
}
 8006fd2:	e108      	b.n	80071e6 <LL_USART_SetBaudRate+0x44a>
 8006fd4:	51eb851f 	.word	0x51eb851f
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8006fd8:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8006fdc:	2200      	movs	r2, #0
 8006fde:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006fe2:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8006fe6:	e9d7 892a 	ldrd	r8, r9, [r7, #168]	@ 0xa8
 8006fea:	4642      	mov	r2, r8
 8006fec:	464b      	mov	r3, r9
 8006fee:	1891      	adds	r1, r2, r2
 8006ff0:	6239      	str	r1, [r7, #32]
 8006ff2:	415b      	adcs	r3, r3
 8006ff4:	627b      	str	r3, [r7, #36]	@ 0x24
 8006ff6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006ffa:	4641      	mov	r1, r8
 8006ffc:	1854      	adds	r4, r2, r1
 8006ffe:	4649      	mov	r1, r9
 8007000:	eb43 0501 	adc.w	r5, r3, r1
 8007004:	f04f 0200 	mov.w	r2, #0
 8007008:	f04f 0300 	mov.w	r3, #0
 800700c:	00eb      	lsls	r3, r5, #3
 800700e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007012:	00e2      	lsls	r2, r4, #3
 8007014:	4614      	mov	r4, r2
 8007016:	461d      	mov	r5, r3
 8007018:	4643      	mov	r3, r8
 800701a:	18e3      	adds	r3, r4, r3
 800701c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007020:	464b      	mov	r3, r9
 8007022:	eb45 0303 	adc.w	r3, r5, r3
 8007026:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800702a:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 800702e:	2200      	movs	r2, #0
 8007030:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007034:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8007038:	f04f 0200 	mov.w	r2, #0
 800703c:	f04f 0300 	mov.w	r3, #0
 8007040:	e9d7 4526 	ldrd	r4, r5, [r7, #152]	@ 0x98
 8007044:	4629      	mov	r1, r5
 8007046:	008b      	lsls	r3, r1, #2
 8007048:	4621      	mov	r1, r4
 800704a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800704e:	4621      	mov	r1, r4
 8007050:	008a      	lsls	r2, r1, #2
 8007052:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	@ 0xa0
 8007056:	f7f9 fdc7 	bl	8000be8 <__aeabi_uldivmod>
 800705a:	4602      	mov	r2, r0
 800705c:	460b      	mov	r3, r1
 800705e:	4b65      	ldr	r3, [pc, #404]	@ (80071f4 <LL_USART_SetBaudRate+0x458>)
 8007060:	fba3 2302 	umull	r2, r3, r3, r2
 8007064:	095b      	lsrs	r3, r3, #5
 8007066:	b29b      	uxth	r3, r3
 8007068:	011b      	lsls	r3, r3, #4
 800706a:	b29c      	uxth	r4, r3
 800706c:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8007070:	2200      	movs	r2, #0
 8007072:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007076:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800707a:	e9d7 8924 	ldrd	r8, r9, [r7, #144]	@ 0x90
 800707e:	4642      	mov	r2, r8
 8007080:	464b      	mov	r3, r9
 8007082:	1891      	adds	r1, r2, r2
 8007084:	61b9      	str	r1, [r7, #24]
 8007086:	415b      	adcs	r3, r3
 8007088:	61fb      	str	r3, [r7, #28]
 800708a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800708e:	4641      	mov	r1, r8
 8007090:	1851      	adds	r1, r2, r1
 8007092:	6139      	str	r1, [r7, #16]
 8007094:	4649      	mov	r1, r9
 8007096:	414b      	adcs	r3, r1
 8007098:	617b      	str	r3, [r7, #20]
 800709a:	f04f 0200 	mov.w	r2, #0
 800709e:	f04f 0300 	mov.w	r3, #0
 80070a2:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80070a6:	4659      	mov	r1, fp
 80070a8:	00cb      	lsls	r3, r1, #3
 80070aa:	4651      	mov	r1, sl
 80070ac:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80070b0:	4651      	mov	r1, sl
 80070b2:	00ca      	lsls	r2, r1, #3
 80070b4:	4610      	mov	r0, r2
 80070b6:	4619      	mov	r1, r3
 80070b8:	4603      	mov	r3, r0
 80070ba:	4642      	mov	r2, r8
 80070bc:	189b      	adds	r3, r3, r2
 80070be:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80070c2:	464b      	mov	r3, r9
 80070c4:	460a      	mov	r2, r1
 80070c6:	eb42 0303 	adc.w	r3, r2, r3
 80070ca:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80070ce:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 80070d2:	2200      	movs	r2, #0
 80070d4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80070d8:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 80070dc:	f04f 0200 	mov.w	r2, #0
 80070e0:	f04f 0300 	mov.w	r3, #0
 80070e4:	e9d7 8920 	ldrd	r8, r9, [r7, #128]	@ 0x80
 80070e8:	4649      	mov	r1, r9
 80070ea:	008b      	lsls	r3, r1, #2
 80070ec:	4641      	mov	r1, r8
 80070ee:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80070f2:	4641      	mov	r1, r8
 80070f4:	008a      	lsls	r2, r1, #2
 80070f6:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	@ 0x88
 80070fa:	f7f9 fd75 	bl	8000be8 <__aeabi_uldivmod>
 80070fe:	4602      	mov	r2, r0
 8007100:	460b      	mov	r3, r1
 8007102:	4611      	mov	r1, r2
 8007104:	4b3b      	ldr	r3, [pc, #236]	@ (80071f4 <LL_USART_SetBaudRate+0x458>)
 8007106:	fba3 2301 	umull	r2, r3, r3, r1
 800710a:	095b      	lsrs	r3, r3, #5
 800710c:	2264      	movs	r2, #100	@ 0x64
 800710e:	fb02 f303 	mul.w	r3, r2, r3
 8007112:	1acb      	subs	r3, r1, r3
 8007114:	011b      	lsls	r3, r3, #4
 8007116:	3332      	adds	r3, #50	@ 0x32
 8007118:	4a36      	ldr	r2, [pc, #216]	@ (80071f4 <LL_USART_SetBaudRate+0x458>)
 800711a:	fba2 2303 	umull	r2, r3, r2, r3
 800711e:	095b      	lsrs	r3, r3, #5
 8007120:	b29b      	uxth	r3, r3
 8007122:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007126:	b29b      	uxth	r3, r3
 8007128:	4423      	add	r3, r4
 800712a:	b29c      	uxth	r4, r3
 800712c:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8007130:	2200      	movs	r2, #0
 8007132:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007134:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8007136:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800713a:	4642      	mov	r2, r8
 800713c:	464b      	mov	r3, r9
 800713e:	1891      	adds	r1, r2, r2
 8007140:	60b9      	str	r1, [r7, #8]
 8007142:	415b      	adcs	r3, r3
 8007144:	60fb      	str	r3, [r7, #12]
 8007146:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800714a:	4641      	mov	r1, r8
 800714c:	1851      	adds	r1, r2, r1
 800714e:	6039      	str	r1, [r7, #0]
 8007150:	4649      	mov	r1, r9
 8007152:	414b      	adcs	r3, r1
 8007154:	607b      	str	r3, [r7, #4]
 8007156:	f04f 0200 	mov.w	r2, #0
 800715a:	f04f 0300 	mov.w	r3, #0
 800715e:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007162:	4659      	mov	r1, fp
 8007164:	00cb      	lsls	r3, r1, #3
 8007166:	4651      	mov	r1, sl
 8007168:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800716c:	4651      	mov	r1, sl
 800716e:	00ca      	lsls	r2, r1, #3
 8007170:	4610      	mov	r0, r2
 8007172:	4619      	mov	r1, r3
 8007174:	4603      	mov	r3, r0
 8007176:	4642      	mov	r2, r8
 8007178:	189b      	adds	r3, r3, r2
 800717a:	673b      	str	r3, [r7, #112]	@ 0x70
 800717c:	464b      	mov	r3, r9
 800717e:	460a      	mov	r2, r1
 8007180:	eb42 0303 	adc.w	r3, r2, r3
 8007184:	677b      	str	r3, [r7, #116]	@ 0x74
 8007186:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 800718a:	2200      	movs	r2, #0
 800718c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800718e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007190:	f04f 0200 	mov.w	r2, #0
 8007194:	f04f 0300 	mov.w	r3, #0
 8007198:	e9d7 891a 	ldrd	r8, r9, [r7, #104]	@ 0x68
 800719c:	4649      	mov	r1, r9
 800719e:	008b      	lsls	r3, r1, #2
 80071a0:	4641      	mov	r1, r8
 80071a2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80071a6:	4641      	mov	r1, r8
 80071a8:	008a      	lsls	r2, r1, #2
 80071aa:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 80071ae:	f7f9 fd1b 	bl	8000be8 <__aeabi_uldivmod>
 80071b2:	4602      	mov	r2, r0
 80071b4:	460b      	mov	r3, r1
 80071b6:	4b0f      	ldr	r3, [pc, #60]	@ (80071f4 <LL_USART_SetBaudRate+0x458>)
 80071b8:	fba3 1302 	umull	r1, r3, r3, r2
 80071bc:	095b      	lsrs	r3, r3, #5
 80071be:	2164      	movs	r1, #100	@ 0x64
 80071c0:	fb01 f303 	mul.w	r3, r1, r3
 80071c4:	1ad3      	subs	r3, r2, r3
 80071c6:	011b      	lsls	r3, r3, #4
 80071c8:	3332      	adds	r3, #50	@ 0x32
 80071ca:	4a0a      	ldr	r2, [pc, #40]	@ (80071f4 <LL_USART_SetBaudRate+0x458>)
 80071cc:	fba2 2303 	umull	r2, r3, r2, r3
 80071d0:	095b      	lsrs	r3, r3, #5
 80071d2:	b29b      	uxth	r3, r3
 80071d4:	f003 030f 	and.w	r3, r3, #15
 80071d8:	b29b      	uxth	r3, r3
 80071da:	4423      	add	r3, r4
 80071dc:	b29b      	uxth	r3, r3
 80071de:	461a      	mov	r2, r3
 80071e0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80071e4:	609a      	str	r2, [r3, #8]
}
 80071e6:	bf00      	nop
 80071e8:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80071ec:	46bd      	mov	sp, r7
 80071ee:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80071f2:	bf00      	nop
 80071f4:	51eb851f 	.word	0x51eb851f

080071f8 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, const LL_USART_InitTypeDef *USART_InitStruct)
{
 80071f8:	b580      	push	{r7, lr}
 80071fa:	b088      	sub	sp, #32
 80071fc:	af00      	add	r7, sp, #0
 80071fe:	6078      	str	r0, [r7, #4]
 8007200:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8007202:	2301      	movs	r3, #1
 8007204:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 8007206:	2300      	movs	r3, #0
 8007208:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 800720a:	6878      	ldr	r0, [r7, #4]
 800720c:	f7ff fd8c 	bl	8006d28 <LL_USART_IsEnabled>
 8007210:	4603      	mov	r3, r0
 8007212:	2b00      	cmp	r3, #0
 8007214:	d15e      	bne.n	80072d4 <LL_USART_Init+0xdc>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	68db      	ldr	r3, [r3, #12]
 800721a:	f423 4316 	bic.w	r3, r3, #38400	@ 0x9600
 800721e:	f023 030c 	bic.w	r3, r3, #12
 8007222:	683a      	ldr	r2, [r7, #0]
 8007224:	6851      	ldr	r1, [r2, #4]
 8007226:	683a      	ldr	r2, [r7, #0]
 8007228:	68d2      	ldr	r2, [r2, #12]
 800722a:	4311      	orrs	r1, r2
 800722c:	683a      	ldr	r2, [r7, #0]
 800722e:	6912      	ldr	r2, [r2, #16]
 8007230:	4311      	orrs	r1, r2
 8007232:	683a      	ldr	r2, [r7, #0]
 8007234:	6992      	ldr	r2, [r2, #24]
 8007236:	430a      	orrs	r2, r1
 8007238:	431a      	orrs	r2, r3
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	60da      	str	r2, [r3, #12]
    /*---------------------------- USART CR2 Configuration -----------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 800723e:	683b      	ldr	r3, [r7, #0]
 8007240:	689b      	ldr	r3, [r3, #8]
 8007242:	4619      	mov	r1, r3
 8007244:	6878      	ldr	r0, [r7, #4]
 8007246:	f7ff fd83 	bl	8006d50 <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration -----------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 800724a:	683b      	ldr	r3, [r7, #0]
 800724c:	695b      	ldr	r3, [r3, #20]
 800724e:	4619      	mov	r1, r3
 8007250:	6878      	ldr	r0, [r7, #4]
 8007252:	f7ff fd90 	bl	8006d76 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration -----------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 8007256:	f107 0308 	add.w	r3, r7, #8
 800725a:	4618      	mov	r0, r3
 800725c:	f7ff f936 	bl	80064cc <LL_RCC_GetSystemClocksFreq>
    if (USARTx == USART1)
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	4a1f      	ldr	r2, [pc, #124]	@ (80072e0 <LL_USART_Init+0xe8>)
 8007264:	4293      	cmp	r3, r2
 8007266:	d102      	bne.n	800726e <LL_USART_Init+0x76>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 8007268:	697b      	ldr	r3, [r7, #20]
 800726a:	61bb      	str	r3, [r7, #24]
 800726c:	e021      	b.n	80072b2 <LL_USART_Init+0xba>
    }
    else if (USARTx == USART2)
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	4a1c      	ldr	r2, [pc, #112]	@ (80072e4 <LL_USART_Init+0xec>)
 8007272:	4293      	cmp	r3, r2
 8007274:	d102      	bne.n	800727c <LL_USART_Init+0x84>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8007276:	693b      	ldr	r3, [r7, #16]
 8007278:	61bb      	str	r3, [r7, #24]
 800727a:	e01a      	b.n	80072b2 <LL_USART_Init+0xba>
    }
#if defined(USART3)
    else if (USARTx == USART3)
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	4a1a      	ldr	r2, [pc, #104]	@ (80072e8 <LL_USART_Init+0xf0>)
 8007280:	4293      	cmp	r3, r2
 8007282:	d102      	bne.n	800728a <LL_USART_Init+0x92>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8007284:	693b      	ldr	r3, [r7, #16]
 8007286:	61bb      	str	r3, [r7, #24]
 8007288:	e013      	b.n	80072b2 <LL_USART_Init+0xba>
    }
#endif /* USART3 */
#if defined(USART6)
    else if (USARTx == USART6)
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	4a17      	ldr	r2, [pc, #92]	@ (80072ec <LL_USART_Init+0xf4>)
 800728e:	4293      	cmp	r3, r2
 8007290:	d102      	bne.n	8007298 <LL_USART_Init+0xa0>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 8007292:	697b      	ldr	r3, [r7, #20]
 8007294:	61bb      	str	r3, [r7, #24]
 8007296:	e00c      	b.n	80072b2 <LL_USART_Init+0xba>
    }
#endif /* USART6 */
#if defined(UART4)
    else if (USARTx == UART4)
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	4a15      	ldr	r2, [pc, #84]	@ (80072f0 <LL_USART_Init+0xf8>)
 800729c:	4293      	cmp	r3, r2
 800729e:	d102      	bne.n	80072a6 <LL_USART_Init+0xae>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 80072a0:	693b      	ldr	r3, [r7, #16]
 80072a2:	61bb      	str	r3, [r7, #24]
 80072a4:	e005      	b.n	80072b2 <LL_USART_Init+0xba>
    }
#endif /* UART4 */
#if defined(UART5)
    else if (USARTx == UART5)
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	4a12      	ldr	r2, [pc, #72]	@ (80072f4 <LL_USART_Init+0xfc>)
 80072aa:	4293      	cmp	r3, r2
 80072ac:	d101      	bne.n	80072b2 <LL_USART_Init+0xba>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 80072ae:	693b      	ldr	r3, [r7, #16]
 80072b0:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 80072b2:	69bb      	ldr	r3, [r7, #24]
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d00d      	beq.n	80072d4 <LL_USART_Init+0xdc>
        && (USART_InitStruct->BaudRate != 0U))
 80072b8:	683b      	ldr	r3, [r7, #0]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	2b00      	cmp	r3, #0
 80072be:	d009      	beq.n	80072d4 <LL_USART_Init+0xdc>
    {
      status = SUCCESS;
 80072c0:	2300      	movs	r3, #0
 80072c2:	77fb      	strb	r3, [r7, #31]
      LL_USART_SetBaudRate(USARTx,
                           periphclk,
                           USART_InitStruct->OverSampling,
 80072c4:	683b      	ldr	r3, [r7, #0]
 80072c6:	699a      	ldr	r2, [r3, #24]
                           USART_InitStruct->BaudRate);
 80072c8:	683b      	ldr	r3, [r7, #0]
 80072ca:	681b      	ldr	r3, [r3, #0]
      LL_USART_SetBaudRate(USARTx,
 80072cc:	69b9      	ldr	r1, [r7, #24]
 80072ce:	6878      	ldr	r0, [r7, #4]
 80072d0:	f7ff fd64 	bl	8006d9c <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MIN(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 80072d4:	7ffb      	ldrb	r3, [r7, #31]
}
 80072d6:	4618      	mov	r0, r3
 80072d8:	3720      	adds	r7, #32
 80072da:	46bd      	mov	sp, r7
 80072dc:	bd80      	pop	{r7, pc}
 80072de:	bf00      	nop
 80072e0:	40011000 	.word	0x40011000
 80072e4:	40004400 	.word	0x40004400
 80072e8:	40004800 	.word	0x40004800
 80072ec:	40011400 	.word	0x40011400
 80072f0:	40004c00 	.word	0x40004c00
 80072f4:	40005000 	.word	0x40005000

080072f8 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80072f8:	b084      	sub	sp, #16
 80072fa:	b580      	push	{r7, lr}
 80072fc:	b084      	sub	sp, #16
 80072fe:	af00      	add	r7, sp, #0
 8007300:	6078      	str	r0, [r7, #4]
 8007302:	f107 001c 	add.w	r0, r7, #28
 8007306:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800730a:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800730e:	2b01      	cmp	r3, #1
 8007310:	d123      	bne.n	800735a <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007316:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	68db      	ldr	r3, [r3, #12]
 8007322:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8007326:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800732a:	687a      	ldr	r2, [r7, #4]
 800732c:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	68db      	ldr	r3, [r3, #12]
 8007332:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800733a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800733e:	2b01      	cmp	r3, #1
 8007340:	d105      	bne.n	800734e <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	68db      	ldr	r3, [r3, #12]
 8007346:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800734e:	6878      	ldr	r0, [r7, #4]
 8007350:	f001 fae8 	bl	8008924 <USB_CoreReset>
 8007354:	4603      	mov	r3, r0
 8007356:	73fb      	strb	r3, [r7, #15]
 8007358:	e01b      	b.n	8007392 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	68db      	ldr	r3, [r3, #12]
 800735e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007366:	6878      	ldr	r0, [r7, #4]
 8007368:	f001 fadc 	bl	8008924 <USB_CoreReset>
 800736c:	4603      	mov	r3, r0
 800736e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8007370:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8007374:	2b00      	cmp	r3, #0
 8007376:	d106      	bne.n	8007386 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800737c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	639a      	str	r2, [r3, #56]	@ 0x38
 8007384:	e005      	b.n	8007392 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800738a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8007392:	7fbb      	ldrb	r3, [r7, #30]
 8007394:	2b01      	cmp	r3, #1
 8007396:	d10b      	bne.n	80073b0 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	689b      	ldr	r3, [r3, #8]
 800739c:	f043 0206 	orr.w	r2, r3, #6
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	689b      	ldr	r3, [r3, #8]
 80073a8:	f043 0220 	orr.w	r2, r3, #32
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80073b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80073b2:	4618      	mov	r0, r3
 80073b4:	3710      	adds	r7, #16
 80073b6:	46bd      	mov	sp, r7
 80073b8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80073bc:	b004      	add	sp, #16
 80073be:	4770      	bx	lr

080073c0 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 80073c0:	b480      	push	{r7}
 80073c2:	b087      	sub	sp, #28
 80073c4:	af00      	add	r7, sp, #0
 80073c6:	60f8      	str	r0, [r7, #12]
 80073c8:	60b9      	str	r1, [r7, #8]
 80073ca:	4613      	mov	r3, r2
 80073cc:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 80073ce:	79fb      	ldrb	r3, [r7, #7]
 80073d0:	2b02      	cmp	r3, #2
 80073d2:	d165      	bne.n	80074a0 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 80073d4:	68bb      	ldr	r3, [r7, #8]
 80073d6:	4a41      	ldr	r2, [pc, #260]	@ (80074dc <USB_SetTurnaroundTime+0x11c>)
 80073d8:	4293      	cmp	r3, r2
 80073da:	d906      	bls.n	80073ea <USB_SetTurnaroundTime+0x2a>
 80073dc:	68bb      	ldr	r3, [r7, #8]
 80073de:	4a40      	ldr	r2, [pc, #256]	@ (80074e0 <USB_SetTurnaroundTime+0x120>)
 80073e0:	4293      	cmp	r3, r2
 80073e2:	d202      	bcs.n	80073ea <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 80073e4:	230f      	movs	r3, #15
 80073e6:	617b      	str	r3, [r7, #20]
 80073e8:	e062      	b.n	80074b0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 80073ea:	68bb      	ldr	r3, [r7, #8]
 80073ec:	4a3c      	ldr	r2, [pc, #240]	@ (80074e0 <USB_SetTurnaroundTime+0x120>)
 80073ee:	4293      	cmp	r3, r2
 80073f0:	d306      	bcc.n	8007400 <USB_SetTurnaroundTime+0x40>
 80073f2:	68bb      	ldr	r3, [r7, #8]
 80073f4:	4a3b      	ldr	r2, [pc, #236]	@ (80074e4 <USB_SetTurnaroundTime+0x124>)
 80073f6:	4293      	cmp	r3, r2
 80073f8:	d202      	bcs.n	8007400 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 80073fa:	230e      	movs	r3, #14
 80073fc:	617b      	str	r3, [r7, #20]
 80073fe:	e057      	b.n	80074b0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8007400:	68bb      	ldr	r3, [r7, #8]
 8007402:	4a38      	ldr	r2, [pc, #224]	@ (80074e4 <USB_SetTurnaroundTime+0x124>)
 8007404:	4293      	cmp	r3, r2
 8007406:	d306      	bcc.n	8007416 <USB_SetTurnaroundTime+0x56>
 8007408:	68bb      	ldr	r3, [r7, #8]
 800740a:	4a37      	ldr	r2, [pc, #220]	@ (80074e8 <USB_SetTurnaroundTime+0x128>)
 800740c:	4293      	cmp	r3, r2
 800740e:	d202      	bcs.n	8007416 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8007410:	230d      	movs	r3, #13
 8007412:	617b      	str	r3, [r7, #20]
 8007414:	e04c      	b.n	80074b0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8007416:	68bb      	ldr	r3, [r7, #8]
 8007418:	4a33      	ldr	r2, [pc, #204]	@ (80074e8 <USB_SetTurnaroundTime+0x128>)
 800741a:	4293      	cmp	r3, r2
 800741c:	d306      	bcc.n	800742c <USB_SetTurnaroundTime+0x6c>
 800741e:	68bb      	ldr	r3, [r7, #8]
 8007420:	4a32      	ldr	r2, [pc, #200]	@ (80074ec <USB_SetTurnaroundTime+0x12c>)
 8007422:	4293      	cmp	r3, r2
 8007424:	d802      	bhi.n	800742c <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8007426:	230c      	movs	r3, #12
 8007428:	617b      	str	r3, [r7, #20]
 800742a:	e041      	b.n	80074b0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800742c:	68bb      	ldr	r3, [r7, #8]
 800742e:	4a2f      	ldr	r2, [pc, #188]	@ (80074ec <USB_SetTurnaroundTime+0x12c>)
 8007430:	4293      	cmp	r3, r2
 8007432:	d906      	bls.n	8007442 <USB_SetTurnaroundTime+0x82>
 8007434:	68bb      	ldr	r3, [r7, #8]
 8007436:	4a2e      	ldr	r2, [pc, #184]	@ (80074f0 <USB_SetTurnaroundTime+0x130>)
 8007438:	4293      	cmp	r3, r2
 800743a:	d802      	bhi.n	8007442 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800743c:	230b      	movs	r3, #11
 800743e:	617b      	str	r3, [r7, #20]
 8007440:	e036      	b.n	80074b0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8007442:	68bb      	ldr	r3, [r7, #8]
 8007444:	4a2a      	ldr	r2, [pc, #168]	@ (80074f0 <USB_SetTurnaroundTime+0x130>)
 8007446:	4293      	cmp	r3, r2
 8007448:	d906      	bls.n	8007458 <USB_SetTurnaroundTime+0x98>
 800744a:	68bb      	ldr	r3, [r7, #8]
 800744c:	4a29      	ldr	r2, [pc, #164]	@ (80074f4 <USB_SetTurnaroundTime+0x134>)
 800744e:	4293      	cmp	r3, r2
 8007450:	d802      	bhi.n	8007458 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8007452:	230a      	movs	r3, #10
 8007454:	617b      	str	r3, [r7, #20]
 8007456:	e02b      	b.n	80074b0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8007458:	68bb      	ldr	r3, [r7, #8]
 800745a:	4a26      	ldr	r2, [pc, #152]	@ (80074f4 <USB_SetTurnaroundTime+0x134>)
 800745c:	4293      	cmp	r3, r2
 800745e:	d906      	bls.n	800746e <USB_SetTurnaroundTime+0xae>
 8007460:	68bb      	ldr	r3, [r7, #8]
 8007462:	4a25      	ldr	r2, [pc, #148]	@ (80074f8 <USB_SetTurnaroundTime+0x138>)
 8007464:	4293      	cmp	r3, r2
 8007466:	d202      	bcs.n	800746e <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8007468:	2309      	movs	r3, #9
 800746a:	617b      	str	r3, [r7, #20]
 800746c:	e020      	b.n	80074b0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800746e:	68bb      	ldr	r3, [r7, #8]
 8007470:	4a21      	ldr	r2, [pc, #132]	@ (80074f8 <USB_SetTurnaroundTime+0x138>)
 8007472:	4293      	cmp	r3, r2
 8007474:	d306      	bcc.n	8007484 <USB_SetTurnaroundTime+0xc4>
 8007476:	68bb      	ldr	r3, [r7, #8]
 8007478:	4a20      	ldr	r2, [pc, #128]	@ (80074fc <USB_SetTurnaroundTime+0x13c>)
 800747a:	4293      	cmp	r3, r2
 800747c:	d802      	bhi.n	8007484 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800747e:	2308      	movs	r3, #8
 8007480:	617b      	str	r3, [r7, #20]
 8007482:	e015      	b.n	80074b0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8007484:	68bb      	ldr	r3, [r7, #8]
 8007486:	4a1d      	ldr	r2, [pc, #116]	@ (80074fc <USB_SetTurnaroundTime+0x13c>)
 8007488:	4293      	cmp	r3, r2
 800748a:	d906      	bls.n	800749a <USB_SetTurnaroundTime+0xda>
 800748c:	68bb      	ldr	r3, [r7, #8]
 800748e:	4a1c      	ldr	r2, [pc, #112]	@ (8007500 <USB_SetTurnaroundTime+0x140>)
 8007490:	4293      	cmp	r3, r2
 8007492:	d202      	bcs.n	800749a <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8007494:	2307      	movs	r3, #7
 8007496:	617b      	str	r3, [r7, #20]
 8007498:	e00a      	b.n	80074b0 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800749a:	2306      	movs	r3, #6
 800749c:	617b      	str	r3, [r7, #20]
 800749e:	e007      	b.n	80074b0 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 80074a0:	79fb      	ldrb	r3, [r7, #7]
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	d102      	bne.n	80074ac <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 80074a6:	2309      	movs	r3, #9
 80074a8:	617b      	str	r3, [r7, #20]
 80074aa:	e001      	b.n	80074b0 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 80074ac:	2309      	movs	r3, #9
 80074ae:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	68db      	ldr	r3, [r3, #12]
 80074b4:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	68da      	ldr	r2, [r3, #12]
 80074c0:	697b      	ldr	r3, [r7, #20]
 80074c2:	029b      	lsls	r3, r3, #10
 80074c4:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 80074c8:	431a      	orrs	r2, r3
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80074ce:	2300      	movs	r3, #0
}
 80074d0:	4618      	mov	r0, r3
 80074d2:	371c      	adds	r7, #28
 80074d4:	46bd      	mov	sp, r7
 80074d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074da:	4770      	bx	lr
 80074dc:	00d8acbf 	.word	0x00d8acbf
 80074e0:	00e4e1c0 	.word	0x00e4e1c0
 80074e4:	00f42400 	.word	0x00f42400
 80074e8:	01067380 	.word	0x01067380
 80074ec:	011a499f 	.word	0x011a499f
 80074f0:	01312cff 	.word	0x01312cff
 80074f4:	014ca43f 	.word	0x014ca43f
 80074f8:	016e3600 	.word	0x016e3600
 80074fc:	01a6ab1f 	.word	0x01a6ab1f
 8007500:	01e84800 	.word	0x01e84800

08007504 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007504:	b480      	push	{r7}
 8007506:	b083      	sub	sp, #12
 8007508:	af00      	add	r7, sp, #0
 800750a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	689b      	ldr	r3, [r3, #8]
 8007510:	f043 0201 	orr.w	r2, r3, #1
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007518:	2300      	movs	r3, #0
}
 800751a:	4618      	mov	r0, r3
 800751c:	370c      	adds	r7, #12
 800751e:	46bd      	mov	sp, r7
 8007520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007524:	4770      	bx	lr

08007526 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007526:	b480      	push	{r7}
 8007528:	b083      	sub	sp, #12
 800752a:	af00      	add	r7, sp, #0
 800752c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	689b      	ldr	r3, [r3, #8]
 8007532:	f023 0201 	bic.w	r2, r3, #1
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800753a:	2300      	movs	r3, #0
}
 800753c:	4618      	mov	r0, r3
 800753e:	370c      	adds	r7, #12
 8007540:	46bd      	mov	sp, r7
 8007542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007546:	4770      	bx	lr

08007548 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8007548:	b580      	push	{r7, lr}
 800754a:	b084      	sub	sp, #16
 800754c:	af00      	add	r7, sp, #0
 800754e:	6078      	str	r0, [r7, #4]
 8007550:	460b      	mov	r3, r1
 8007552:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8007554:	2300      	movs	r3, #0
 8007556:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	68db      	ldr	r3, [r3, #12]
 800755c:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8007564:	78fb      	ldrb	r3, [r7, #3]
 8007566:	2b01      	cmp	r3, #1
 8007568:	d115      	bne.n	8007596 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	68db      	ldr	r3, [r3, #12]
 800756e:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8007576:	200a      	movs	r0, #10
 8007578:	f7fc fafe 	bl	8003b78 <HAL_Delay>
      ms += 10U;
 800757c:	68fb      	ldr	r3, [r7, #12]
 800757e:	330a      	adds	r3, #10
 8007580:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8007582:	6878      	ldr	r0, [r7, #4]
 8007584:	f001 f93f 	bl	8008806 <USB_GetMode>
 8007588:	4603      	mov	r3, r0
 800758a:	2b01      	cmp	r3, #1
 800758c:	d01e      	beq.n	80075cc <USB_SetCurrentMode+0x84>
 800758e:	68fb      	ldr	r3, [r7, #12]
 8007590:	2bc7      	cmp	r3, #199	@ 0xc7
 8007592:	d9f0      	bls.n	8007576 <USB_SetCurrentMode+0x2e>
 8007594:	e01a      	b.n	80075cc <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8007596:	78fb      	ldrb	r3, [r7, #3]
 8007598:	2b00      	cmp	r3, #0
 800759a:	d115      	bne.n	80075c8 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	68db      	ldr	r3, [r3, #12]
 80075a0:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80075a8:	200a      	movs	r0, #10
 80075aa:	f7fc fae5 	bl	8003b78 <HAL_Delay>
      ms += 10U;
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	330a      	adds	r3, #10
 80075b2:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80075b4:	6878      	ldr	r0, [r7, #4]
 80075b6:	f001 f926 	bl	8008806 <USB_GetMode>
 80075ba:	4603      	mov	r3, r0
 80075bc:	2b00      	cmp	r3, #0
 80075be:	d005      	beq.n	80075cc <USB_SetCurrentMode+0x84>
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	2bc7      	cmp	r3, #199	@ 0xc7
 80075c4:	d9f0      	bls.n	80075a8 <USB_SetCurrentMode+0x60>
 80075c6:	e001      	b.n	80075cc <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80075c8:	2301      	movs	r3, #1
 80075ca:	e005      	b.n	80075d8 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 80075cc:	68fb      	ldr	r3, [r7, #12]
 80075ce:	2bc8      	cmp	r3, #200	@ 0xc8
 80075d0:	d101      	bne.n	80075d6 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80075d2:	2301      	movs	r3, #1
 80075d4:	e000      	b.n	80075d8 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80075d6:	2300      	movs	r3, #0
}
 80075d8:	4618      	mov	r0, r3
 80075da:	3710      	adds	r7, #16
 80075dc:	46bd      	mov	sp, r7
 80075de:	bd80      	pop	{r7, pc}

080075e0 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80075e0:	b084      	sub	sp, #16
 80075e2:	b580      	push	{r7, lr}
 80075e4:	b086      	sub	sp, #24
 80075e6:	af00      	add	r7, sp, #0
 80075e8:	6078      	str	r0, [r7, #4]
 80075ea:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80075ee:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80075f2:	2300      	movs	r3, #0
 80075f4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80075fa:	2300      	movs	r3, #0
 80075fc:	613b      	str	r3, [r7, #16]
 80075fe:	e009      	b.n	8007614 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8007600:	687a      	ldr	r2, [r7, #4]
 8007602:	693b      	ldr	r3, [r7, #16]
 8007604:	3340      	adds	r3, #64	@ 0x40
 8007606:	009b      	lsls	r3, r3, #2
 8007608:	4413      	add	r3, r2
 800760a:	2200      	movs	r2, #0
 800760c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800760e:	693b      	ldr	r3, [r7, #16]
 8007610:	3301      	adds	r3, #1
 8007612:	613b      	str	r3, [r7, #16]
 8007614:	693b      	ldr	r3, [r7, #16]
 8007616:	2b0e      	cmp	r3, #14
 8007618:	d9f2      	bls.n	8007600 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800761a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800761e:	2b00      	cmp	r3, #0
 8007620:	d11c      	bne.n	800765c <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007622:	68fb      	ldr	r3, [r7, #12]
 8007624:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007628:	685b      	ldr	r3, [r3, #4]
 800762a:	68fa      	ldr	r2, [r7, #12]
 800762c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007630:	f043 0302 	orr.w	r3, r3, #2
 8007634:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800763a:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007646:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007652:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	639a      	str	r2, [r3, #56]	@ 0x38
 800765a:	e00b      	b.n	8007674 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007660:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800766c:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800767a:	461a      	mov	r2, r3
 800767c:	2300      	movs	r3, #0
 800767e:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007680:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8007684:	2b01      	cmp	r3, #1
 8007686:	d10d      	bne.n	80076a4 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8007688:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800768c:	2b00      	cmp	r3, #0
 800768e:	d104      	bne.n	800769a <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8007690:	2100      	movs	r1, #0
 8007692:	6878      	ldr	r0, [r7, #4]
 8007694:	f000 f968 	bl	8007968 <USB_SetDevSpeed>
 8007698:	e008      	b.n	80076ac <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800769a:	2101      	movs	r1, #1
 800769c:	6878      	ldr	r0, [r7, #4]
 800769e:	f000 f963 	bl	8007968 <USB_SetDevSpeed>
 80076a2:	e003      	b.n	80076ac <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80076a4:	2103      	movs	r1, #3
 80076a6:	6878      	ldr	r0, [r7, #4]
 80076a8:	f000 f95e 	bl	8007968 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80076ac:	2110      	movs	r1, #16
 80076ae:	6878      	ldr	r0, [r7, #4]
 80076b0:	f000 f8fa 	bl	80078a8 <USB_FlushTxFifo>
 80076b4:	4603      	mov	r3, r0
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	d001      	beq.n	80076be <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 80076ba:	2301      	movs	r3, #1
 80076bc:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80076be:	6878      	ldr	r0, [r7, #4]
 80076c0:	f000 f924 	bl	800790c <USB_FlushRxFifo>
 80076c4:	4603      	mov	r3, r0
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	d001      	beq.n	80076ce <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 80076ca:	2301      	movs	r3, #1
 80076cc:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80076ce:	68fb      	ldr	r3, [r7, #12]
 80076d0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80076d4:	461a      	mov	r2, r3
 80076d6:	2300      	movs	r3, #0
 80076d8:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80076da:	68fb      	ldr	r3, [r7, #12]
 80076dc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80076e0:	461a      	mov	r2, r3
 80076e2:	2300      	movs	r3, #0
 80076e4:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80076e6:	68fb      	ldr	r3, [r7, #12]
 80076e8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80076ec:	461a      	mov	r2, r3
 80076ee:	2300      	movs	r3, #0
 80076f0:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80076f2:	2300      	movs	r3, #0
 80076f4:	613b      	str	r3, [r7, #16]
 80076f6:	e043      	b.n	8007780 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80076f8:	693b      	ldr	r3, [r7, #16]
 80076fa:	015a      	lsls	r2, r3, #5
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	4413      	add	r3, r2
 8007700:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800770a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800770e:	d118      	bne.n	8007742 <USB_DevInit+0x162>
    {
      if (i == 0U)
 8007710:	693b      	ldr	r3, [r7, #16]
 8007712:	2b00      	cmp	r3, #0
 8007714:	d10a      	bne.n	800772c <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8007716:	693b      	ldr	r3, [r7, #16]
 8007718:	015a      	lsls	r2, r3, #5
 800771a:	68fb      	ldr	r3, [r7, #12]
 800771c:	4413      	add	r3, r2
 800771e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007722:	461a      	mov	r2, r3
 8007724:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8007728:	6013      	str	r3, [r2, #0]
 800772a:	e013      	b.n	8007754 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800772c:	693b      	ldr	r3, [r7, #16]
 800772e:	015a      	lsls	r2, r3, #5
 8007730:	68fb      	ldr	r3, [r7, #12]
 8007732:	4413      	add	r3, r2
 8007734:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007738:	461a      	mov	r2, r3
 800773a:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800773e:	6013      	str	r3, [r2, #0]
 8007740:	e008      	b.n	8007754 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8007742:	693b      	ldr	r3, [r7, #16]
 8007744:	015a      	lsls	r2, r3, #5
 8007746:	68fb      	ldr	r3, [r7, #12]
 8007748:	4413      	add	r3, r2
 800774a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800774e:	461a      	mov	r2, r3
 8007750:	2300      	movs	r3, #0
 8007752:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8007754:	693b      	ldr	r3, [r7, #16]
 8007756:	015a      	lsls	r2, r3, #5
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	4413      	add	r3, r2
 800775c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007760:	461a      	mov	r2, r3
 8007762:	2300      	movs	r3, #0
 8007764:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8007766:	693b      	ldr	r3, [r7, #16]
 8007768:	015a      	lsls	r2, r3, #5
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	4413      	add	r3, r2
 800776e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007772:	461a      	mov	r2, r3
 8007774:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8007778:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800777a:	693b      	ldr	r3, [r7, #16]
 800777c:	3301      	adds	r3, #1
 800777e:	613b      	str	r3, [r7, #16]
 8007780:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8007784:	461a      	mov	r2, r3
 8007786:	693b      	ldr	r3, [r7, #16]
 8007788:	4293      	cmp	r3, r2
 800778a:	d3b5      	bcc.n	80076f8 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800778c:	2300      	movs	r3, #0
 800778e:	613b      	str	r3, [r7, #16]
 8007790:	e043      	b.n	800781a <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007792:	693b      	ldr	r3, [r7, #16]
 8007794:	015a      	lsls	r2, r3, #5
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	4413      	add	r3, r2
 800779a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80077a4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80077a8:	d118      	bne.n	80077dc <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 80077aa:	693b      	ldr	r3, [r7, #16]
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	d10a      	bne.n	80077c6 <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80077b0:	693b      	ldr	r3, [r7, #16]
 80077b2:	015a      	lsls	r2, r3, #5
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	4413      	add	r3, r2
 80077b8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80077bc:	461a      	mov	r2, r3
 80077be:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80077c2:	6013      	str	r3, [r2, #0]
 80077c4:	e013      	b.n	80077ee <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80077c6:	693b      	ldr	r3, [r7, #16]
 80077c8:	015a      	lsls	r2, r3, #5
 80077ca:	68fb      	ldr	r3, [r7, #12]
 80077cc:	4413      	add	r3, r2
 80077ce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80077d2:	461a      	mov	r2, r3
 80077d4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80077d8:	6013      	str	r3, [r2, #0]
 80077da:	e008      	b.n	80077ee <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80077dc:	693b      	ldr	r3, [r7, #16]
 80077de:	015a      	lsls	r2, r3, #5
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	4413      	add	r3, r2
 80077e4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80077e8:	461a      	mov	r2, r3
 80077ea:	2300      	movs	r3, #0
 80077ec:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80077ee:	693b      	ldr	r3, [r7, #16]
 80077f0:	015a      	lsls	r2, r3, #5
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	4413      	add	r3, r2
 80077f6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80077fa:	461a      	mov	r2, r3
 80077fc:	2300      	movs	r3, #0
 80077fe:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8007800:	693b      	ldr	r3, [r7, #16]
 8007802:	015a      	lsls	r2, r3, #5
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	4413      	add	r3, r2
 8007808:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800780c:	461a      	mov	r2, r3
 800780e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8007812:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007814:	693b      	ldr	r3, [r7, #16]
 8007816:	3301      	adds	r3, #1
 8007818:	613b      	str	r3, [r7, #16]
 800781a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800781e:	461a      	mov	r2, r3
 8007820:	693b      	ldr	r3, [r7, #16]
 8007822:	4293      	cmp	r3, r2
 8007824:	d3b5      	bcc.n	8007792 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8007826:	68fb      	ldr	r3, [r7, #12]
 8007828:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800782c:	691b      	ldr	r3, [r3, #16]
 800782e:	68fa      	ldr	r2, [r7, #12]
 8007830:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007834:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007838:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	2200      	movs	r2, #0
 800783e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8007846:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8007848:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800784c:	2b00      	cmp	r3, #0
 800784e:	d105      	bne.n	800785c <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	699b      	ldr	r3, [r3, #24]
 8007854:	f043 0210 	orr.w	r2, r3, #16
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	699a      	ldr	r2, [r3, #24]
 8007860:	4b10      	ldr	r3, [pc, #64]	@ (80078a4 <USB_DevInit+0x2c4>)
 8007862:	4313      	orrs	r3, r2
 8007864:	687a      	ldr	r2, [r7, #4]
 8007866:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8007868:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800786c:	2b00      	cmp	r3, #0
 800786e:	d005      	beq.n	800787c <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	699b      	ldr	r3, [r3, #24]
 8007874:	f043 0208 	orr.w	r2, r3, #8
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800787c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8007880:	2b01      	cmp	r3, #1
 8007882:	d107      	bne.n	8007894 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	699b      	ldr	r3, [r3, #24]
 8007888:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800788c:	f043 0304 	orr.w	r3, r3, #4
 8007890:	687a      	ldr	r2, [r7, #4]
 8007892:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8007894:	7dfb      	ldrb	r3, [r7, #23]
}
 8007896:	4618      	mov	r0, r3
 8007898:	3718      	adds	r7, #24
 800789a:	46bd      	mov	sp, r7
 800789c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80078a0:	b004      	add	sp, #16
 80078a2:	4770      	bx	lr
 80078a4:	803c3800 	.word	0x803c3800

080078a8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80078a8:	b480      	push	{r7}
 80078aa:	b085      	sub	sp, #20
 80078ac:	af00      	add	r7, sp, #0
 80078ae:	6078      	str	r0, [r7, #4]
 80078b0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80078b2:	2300      	movs	r3, #0
 80078b4:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80078b6:	68fb      	ldr	r3, [r7, #12]
 80078b8:	3301      	adds	r3, #1
 80078ba:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80078c2:	d901      	bls.n	80078c8 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80078c4:	2303      	movs	r3, #3
 80078c6:	e01b      	b.n	8007900 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	691b      	ldr	r3, [r3, #16]
 80078cc:	2b00      	cmp	r3, #0
 80078ce:	daf2      	bge.n	80078b6 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80078d0:	2300      	movs	r3, #0
 80078d2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80078d4:	683b      	ldr	r3, [r7, #0]
 80078d6:	019b      	lsls	r3, r3, #6
 80078d8:	f043 0220 	orr.w	r2, r3, #32
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80078e0:	68fb      	ldr	r3, [r7, #12]
 80078e2:	3301      	adds	r3, #1
 80078e4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80078e6:	68fb      	ldr	r3, [r7, #12]
 80078e8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80078ec:	d901      	bls.n	80078f2 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80078ee:	2303      	movs	r3, #3
 80078f0:	e006      	b.n	8007900 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	691b      	ldr	r3, [r3, #16]
 80078f6:	f003 0320 	and.w	r3, r3, #32
 80078fa:	2b20      	cmp	r3, #32
 80078fc:	d0f0      	beq.n	80078e0 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80078fe:	2300      	movs	r3, #0
}
 8007900:	4618      	mov	r0, r3
 8007902:	3714      	adds	r7, #20
 8007904:	46bd      	mov	sp, r7
 8007906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800790a:	4770      	bx	lr

0800790c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800790c:	b480      	push	{r7}
 800790e:	b085      	sub	sp, #20
 8007910:	af00      	add	r7, sp, #0
 8007912:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007914:	2300      	movs	r3, #0
 8007916:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007918:	68fb      	ldr	r3, [r7, #12]
 800791a:	3301      	adds	r3, #1
 800791c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007924:	d901      	bls.n	800792a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8007926:	2303      	movs	r3, #3
 8007928:	e018      	b.n	800795c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	691b      	ldr	r3, [r3, #16]
 800792e:	2b00      	cmp	r3, #0
 8007930:	daf2      	bge.n	8007918 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8007932:	2300      	movs	r3, #0
 8007934:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	2210      	movs	r2, #16
 800793a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800793c:	68fb      	ldr	r3, [r7, #12]
 800793e:	3301      	adds	r3, #1
 8007940:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007942:	68fb      	ldr	r3, [r7, #12]
 8007944:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007948:	d901      	bls.n	800794e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800794a:	2303      	movs	r3, #3
 800794c:	e006      	b.n	800795c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	691b      	ldr	r3, [r3, #16]
 8007952:	f003 0310 	and.w	r3, r3, #16
 8007956:	2b10      	cmp	r3, #16
 8007958:	d0f0      	beq.n	800793c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800795a:	2300      	movs	r3, #0
}
 800795c:	4618      	mov	r0, r3
 800795e:	3714      	adds	r7, #20
 8007960:	46bd      	mov	sp, r7
 8007962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007966:	4770      	bx	lr

08007968 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8007968:	b480      	push	{r7}
 800796a:	b085      	sub	sp, #20
 800796c:	af00      	add	r7, sp, #0
 800796e:	6078      	str	r0, [r7, #4]
 8007970:	460b      	mov	r3, r1
 8007972:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8007978:	68fb      	ldr	r3, [r7, #12]
 800797a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800797e:	681a      	ldr	r2, [r3, #0]
 8007980:	78fb      	ldrb	r3, [r7, #3]
 8007982:	68f9      	ldr	r1, [r7, #12]
 8007984:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007988:	4313      	orrs	r3, r2
 800798a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800798c:	2300      	movs	r3, #0
}
 800798e:	4618      	mov	r0, r3
 8007990:	3714      	adds	r7, #20
 8007992:	46bd      	mov	sp, r7
 8007994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007998:	4770      	bx	lr

0800799a <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 800799a:	b480      	push	{r7}
 800799c:	b087      	sub	sp, #28
 800799e:	af00      	add	r7, sp, #0
 80079a0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 80079a6:	693b      	ldr	r3, [r7, #16]
 80079a8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80079ac:	689b      	ldr	r3, [r3, #8]
 80079ae:	f003 0306 	and.w	r3, r3, #6
 80079b2:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 80079b4:	68fb      	ldr	r3, [r7, #12]
 80079b6:	2b00      	cmp	r3, #0
 80079b8:	d102      	bne.n	80079c0 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 80079ba:	2300      	movs	r3, #0
 80079bc:	75fb      	strb	r3, [r7, #23]
 80079be:	e00a      	b.n	80079d6 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	2b02      	cmp	r3, #2
 80079c4:	d002      	beq.n	80079cc <USB_GetDevSpeed+0x32>
 80079c6:	68fb      	ldr	r3, [r7, #12]
 80079c8:	2b06      	cmp	r3, #6
 80079ca:	d102      	bne.n	80079d2 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 80079cc:	2302      	movs	r3, #2
 80079ce:	75fb      	strb	r3, [r7, #23]
 80079d0:	e001      	b.n	80079d6 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 80079d2:	230f      	movs	r3, #15
 80079d4:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 80079d6:	7dfb      	ldrb	r3, [r7, #23]
}
 80079d8:	4618      	mov	r0, r3
 80079da:	371c      	adds	r7, #28
 80079dc:	46bd      	mov	sp, r7
 80079de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079e2:	4770      	bx	lr

080079e4 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80079e4:	b480      	push	{r7}
 80079e6:	b085      	sub	sp, #20
 80079e8:	af00      	add	r7, sp, #0
 80079ea:	6078      	str	r0, [r7, #4]
 80079ec:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80079f2:	683b      	ldr	r3, [r7, #0]
 80079f4:	781b      	ldrb	r3, [r3, #0]
 80079f6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80079f8:	683b      	ldr	r3, [r7, #0]
 80079fa:	785b      	ldrb	r3, [r3, #1]
 80079fc:	2b01      	cmp	r3, #1
 80079fe:	d13a      	bne.n	8007a76 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8007a00:	68fb      	ldr	r3, [r7, #12]
 8007a02:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007a06:	69da      	ldr	r2, [r3, #28]
 8007a08:	683b      	ldr	r3, [r7, #0]
 8007a0a:	781b      	ldrb	r3, [r3, #0]
 8007a0c:	f003 030f 	and.w	r3, r3, #15
 8007a10:	2101      	movs	r1, #1
 8007a12:	fa01 f303 	lsl.w	r3, r1, r3
 8007a16:	b29b      	uxth	r3, r3
 8007a18:	68f9      	ldr	r1, [r7, #12]
 8007a1a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007a1e:	4313      	orrs	r3, r2
 8007a20:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8007a22:	68bb      	ldr	r3, [r7, #8]
 8007a24:	015a      	lsls	r2, r3, #5
 8007a26:	68fb      	ldr	r3, [r7, #12]
 8007a28:	4413      	add	r3, r2
 8007a2a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	d155      	bne.n	8007ae4 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007a38:	68bb      	ldr	r3, [r7, #8]
 8007a3a:	015a      	lsls	r2, r3, #5
 8007a3c:	68fb      	ldr	r3, [r7, #12]
 8007a3e:	4413      	add	r3, r2
 8007a40:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007a44:	681a      	ldr	r2, [r3, #0]
 8007a46:	683b      	ldr	r3, [r7, #0]
 8007a48:	689b      	ldr	r3, [r3, #8]
 8007a4a:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8007a4e:	683b      	ldr	r3, [r7, #0]
 8007a50:	791b      	ldrb	r3, [r3, #4]
 8007a52:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007a54:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8007a56:	68bb      	ldr	r3, [r7, #8]
 8007a58:	059b      	lsls	r3, r3, #22
 8007a5a:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007a5c:	4313      	orrs	r3, r2
 8007a5e:	68ba      	ldr	r2, [r7, #8]
 8007a60:	0151      	lsls	r1, r2, #5
 8007a62:	68fa      	ldr	r2, [r7, #12]
 8007a64:	440a      	add	r2, r1
 8007a66:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007a6a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007a6e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007a72:	6013      	str	r3, [r2, #0]
 8007a74:	e036      	b.n	8007ae4 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007a7c:	69da      	ldr	r2, [r3, #28]
 8007a7e:	683b      	ldr	r3, [r7, #0]
 8007a80:	781b      	ldrb	r3, [r3, #0]
 8007a82:	f003 030f 	and.w	r3, r3, #15
 8007a86:	2101      	movs	r1, #1
 8007a88:	fa01 f303 	lsl.w	r3, r1, r3
 8007a8c:	041b      	lsls	r3, r3, #16
 8007a8e:	68f9      	ldr	r1, [r7, #12]
 8007a90:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007a94:	4313      	orrs	r3, r2
 8007a96:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8007a98:	68bb      	ldr	r3, [r7, #8]
 8007a9a:	015a      	lsls	r2, r3, #5
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	4413      	add	r3, r2
 8007aa0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007aaa:	2b00      	cmp	r3, #0
 8007aac:	d11a      	bne.n	8007ae4 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8007aae:	68bb      	ldr	r3, [r7, #8]
 8007ab0:	015a      	lsls	r2, r3, #5
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	4413      	add	r3, r2
 8007ab6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007aba:	681a      	ldr	r2, [r3, #0]
 8007abc:	683b      	ldr	r3, [r7, #0]
 8007abe:	689b      	ldr	r3, [r3, #8]
 8007ac0:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8007ac4:	683b      	ldr	r3, [r7, #0]
 8007ac6:	791b      	ldrb	r3, [r3, #4]
 8007ac8:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8007aca:	430b      	orrs	r3, r1
 8007acc:	4313      	orrs	r3, r2
 8007ace:	68ba      	ldr	r2, [r7, #8]
 8007ad0:	0151      	lsls	r1, r2, #5
 8007ad2:	68fa      	ldr	r2, [r7, #12]
 8007ad4:	440a      	add	r2, r1
 8007ad6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007ada:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007ade:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007ae2:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8007ae4:	2300      	movs	r3, #0
}
 8007ae6:	4618      	mov	r0, r3
 8007ae8:	3714      	adds	r7, #20
 8007aea:	46bd      	mov	sp, r7
 8007aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007af0:	4770      	bx	lr
	...

08007af4 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8007af4:	b480      	push	{r7}
 8007af6:	b085      	sub	sp, #20
 8007af8:	af00      	add	r7, sp, #0
 8007afa:	6078      	str	r0, [r7, #4]
 8007afc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007b02:	683b      	ldr	r3, [r7, #0]
 8007b04:	781b      	ldrb	r3, [r3, #0]
 8007b06:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8007b08:	683b      	ldr	r3, [r7, #0]
 8007b0a:	785b      	ldrb	r3, [r3, #1]
 8007b0c:	2b01      	cmp	r3, #1
 8007b0e:	d161      	bne.n	8007bd4 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007b10:	68bb      	ldr	r3, [r7, #8]
 8007b12:	015a      	lsls	r2, r3, #5
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	4413      	add	r3, r2
 8007b18:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007b22:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007b26:	d11f      	bne.n	8007b68 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8007b28:	68bb      	ldr	r3, [r7, #8]
 8007b2a:	015a      	lsls	r2, r3, #5
 8007b2c:	68fb      	ldr	r3, [r7, #12]
 8007b2e:	4413      	add	r3, r2
 8007b30:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	68ba      	ldr	r2, [r7, #8]
 8007b38:	0151      	lsls	r1, r2, #5
 8007b3a:	68fa      	ldr	r2, [r7, #12]
 8007b3c:	440a      	add	r2, r1
 8007b3e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007b42:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007b46:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8007b48:	68bb      	ldr	r3, [r7, #8]
 8007b4a:	015a      	lsls	r2, r3, #5
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	4413      	add	r3, r2
 8007b50:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	68ba      	ldr	r2, [r7, #8]
 8007b58:	0151      	lsls	r1, r2, #5
 8007b5a:	68fa      	ldr	r2, [r7, #12]
 8007b5c:	440a      	add	r2, r1
 8007b5e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007b62:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007b66:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8007b68:	68fb      	ldr	r3, [r7, #12]
 8007b6a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007b6e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007b70:	683b      	ldr	r3, [r7, #0]
 8007b72:	781b      	ldrb	r3, [r3, #0]
 8007b74:	f003 030f 	and.w	r3, r3, #15
 8007b78:	2101      	movs	r1, #1
 8007b7a:	fa01 f303 	lsl.w	r3, r1, r3
 8007b7e:	b29b      	uxth	r3, r3
 8007b80:	43db      	mvns	r3, r3
 8007b82:	68f9      	ldr	r1, [r7, #12]
 8007b84:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007b88:	4013      	ands	r3, r2
 8007b8a:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007b92:	69da      	ldr	r2, [r3, #28]
 8007b94:	683b      	ldr	r3, [r7, #0]
 8007b96:	781b      	ldrb	r3, [r3, #0]
 8007b98:	f003 030f 	and.w	r3, r3, #15
 8007b9c:	2101      	movs	r1, #1
 8007b9e:	fa01 f303 	lsl.w	r3, r1, r3
 8007ba2:	b29b      	uxth	r3, r3
 8007ba4:	43db      	mvns	r3, r3
 8007ba6:	68f9      	ldr	r1, [r7, #12]
 8007ba8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007bac:	4013      	ands	r3, r2
 8007bae:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8007bb0:	68bb      	ldr	r3, [r7, #8]
 8007bb2:	015a      	lsls	r2, r3, #5
 8007bb4:	68fb      	ldr	r3, [r7, #12]
 8007bb6:	4413      	add	r3, r2
 8007bb8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007bbc:	681a      	ldr	r2, [r3, #0]
 8007bbe:	68bb      	ldr	r3, [r7, #8]
 8007bc0:	0159      	lsls	r1, r3, #5
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	440b      	add	r3, r1
 8007bc6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007bca:	4619      	mov	r1, r3
 8007bcc:	4b35      	ldr	r3, [pc, #212]	@ (8007ca4 <USB_DeactivateEndpoint+0x1b0>)
 8007bce:	4013      	ands	r3, r2
 8007bd0:	600b      	str	r3, [r1, #0]
 8007bd2:	e060      	b.n	8007c96 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007bd4:	68bb      	ldr	r3, [r7, #8]
 8007bd6:	015a      	lsls	r2, r3, #5
 8007bd8:	68fb      	ldr	r3, [r7, #12]
 8007bda:	4413      	add	r3, r2
 8007bdc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007be6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007bea:	d11f      	bne.n	8007c2c <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8007bec:	68bb      	ldr	r3, [r7, #8]
 8007bee:	015a      	lsls	r2, r3, #5
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	4413      	add	r3, r2
 8007bf4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	68ba      	ldr	r2, [r7, #8]
 8007bfc:	0151      	lsls	r1, r2, #5
 8007bfe:	68fa      	ldr	r2, [r7, #12]
 8007c00:	440a      	add	r2, r1
 8007c02:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007c06:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007c0a:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8007c0c:	68bb      	ldr	r3, [r7, #8]
 8007c0e:	015a      	lsls	r2, r3, #5
 8007c10:	68fb      	ldr	r3, [r7, #12]
 8007c12:	4413      	add	r3, r2
 8007c14:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	68ba      	ldr	r2, [r7, #8]
 8007c1c:	0151      	lsls	r1, r2, #5
 8007c1e:	68fa      	ldr	r2, [r7, #12]
 8007c20:	440a      	add	r2, r1
 8007c22:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007c26:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007c2a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8007c2c:	68fb      	ldr	r3, [r7, #12]
 8007c2e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007c32:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007c34:	683b      	ldr	r3, [r7, #0]
 8007c36:	781b      	ldrb	r3, [r3, #0]
 8007c38:	f003 030f 	and.w	r3, r3, #15
 8007c3c:	2101      	movs	r1, #1
 8007c3e:	fa01 f303 	lsl.w	r3, r1, r3
 8007c42:	041b      	lsls	r3, r3, #16
 8007c44:	43db      	mvns	r3, r3
 8007c46:	68f9      	ldr	r1, [r7, #12]
 8007c48:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007c4c:	4013      	ands	r3, r2
 8007c4e:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8007c50:	68fb      	ldr	r3, [r7, #12]
 8007c52:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007c56:	69da      	ldr	r2, [r3, #28]
 8007c58:	683b      	ldr	r3, [r7, #0]
 8007c5a:	781b      	ldrb	r3, [r3, #0]
 8007c5c:	f003 030f 	and.w	r3, r3, #15
 8007c60:	2101      	movs	r1, #1
 8007c62:	fa01 f303 	lsl.w	r3, r1, r3
 8007c66:	041b      	lsls	r3, r3, #16
 8007c68:	43db      	mvns	r3, r3
 8007c6a:	68f9      	ldr	r1, [r7, #12]
 8007c6c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007c70:	4013      	ands	r3, r2
 8007c72:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8007c74:	68bb      	ldr	r3, [r7, #8]
 8007c76:	015a      	lsls	r2, r3, #5
 8007c78:	68fb      	ldr	r3, [r7, #12]
 8007c7a:	4413      	add	r3, r2
 8007c7c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007c80:	681a      	ldr	r2, [r3, #0]
 8007c82:	68bb      	ldr	r3, [r7, #8]
 8007c84:	0159      	lsls	r1, r3, #5
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	440b      	add	r3, r1
 8007c8a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007c8e:	4619      	mov	r1, r3
 8007c90:	4b05      	ldr	r3, [pc, #20]	@ (8007ca8 <USB_DeactivateEndpoint+0x1b4>)
 8007c92:	4013      	ands	r3, r2
 8007c94:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8007c96:	2300      	movs	r3, #0
}
 8007c98:	4618      	mov	r0, r3
 8007c9a:	3714      	adds	r7, #20
 8007c9c:	46bd      	mov	sp, r7
 8007c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ca2:	4770      	bx	lr
 8007ca4:	ec337800 	.word	0xec337800
 8007ca8:	eff37800 	.word	0xeff37800

08007cac <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8007cac:	b580      	push	{r7, lr}
 8007cae:	b08a      	sub	sp, #40	@ 0x28
 8007cb0:	af02      	add	r7, sp, #8
 8007cb2:	60f8      	str	r0, [r7, #12]
 8007cb4:	60b9      	str	r1, [r7, #8]
 8007cb6:	4613      	mov	r3, r2
 8007cb8:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007cba:	68fb      	ldr	r3, [r7, #12]
 8007cbc:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8007cbe:	68bb      	ldr	r3, [r7, #8]
 8007cc0:	781b      	ldrb	r3, [r3, #0]
 8007cc2:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007cc4:	68bb      	ldr	r3, [r7, #8]
 8007cc6:	785b      	ldrb	r3, [r3, #1]
 8007cc8:	2b01      	cmp	r3, #1
 8007cca:	f040 817f 	bne.w	8007fcc <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8007cce:	68bb      	ldr	r3, [r7, #8]
 8007cd0:	691b      	ldr	r3, [r3, #16]
 8007cd2:	2b00      	cmp	r3, #0
 8007cd4:	d132      	bne.n	8007d3c <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007cd6:	69bb      	ldr	r3, [r7, #24]
 8007cd8:	015a      	lsls	r2, r3, #5
 8007cda:	69fb      	ldr	r3, [r7, #28]
 8007cdc:	4413      	add	r3, r2
 8007cde:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007ce2:	691b      	ldr	r3, [r3, #16]
 8007ce4:	69ba      	ldr	r2, [r7, #24]
 8007ce6:	0151      	lsls	r1, r2, #5
 8007ce8:	69fa      	ldr	r2, [r7, #28]
 8007cea:	440a      	add	r2, r1
 8007cec:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007cf0:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8007cf4:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8007cf8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8007cfa:	69bb      	ldr	r3, [r7, #24]
 8007cfc:	015a      	lsls	r2, r3, #5
 8007cfe:	69fb      	ldr	r3, [r7, #28]
 8007d00:	4413      	add	r3, r2
 8007d02:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007d06:	691b      	ldr	r3, [r3, #16]
 8007d08:	69ba      	ldr	r2, [r7, #24]
 8007d0a:	0151      	lsls	r1, r2, #5
 8007d0c:	69fa      	ldr	r2, [r7, #28]
 8007d0e:	440a      	add	r2, r1
 8007d10:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007d14:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007d18:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007d1a:	69bb      	ldr	r3, [r7, #24]
 8007d1c:	015a      	lsls	r2, r3, #5
 8007d1e:	69fb      	ldr	r3, [r7, #28]
 8007d20:	4413      	add	r3, r2
 8007d22:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007d26:	691b      	ldr	r3, [r3, #16]
 8007d28:	69ba      	ldr	r2, [r7, #24]
 8007d2a:	0151      	lsls	r1, r2, #5
 8007d2c:	69fa      	ldr	r2, [r7, #28]
 8007d2e:	440a      	add	r2, r1
 8007d30:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007d34:	0cdb      	lsrs	r3, r3, #19
 8007d36:	04db      	lsls	r3, r3, #19
 8007d38:	6113      	str	r3, [r2, #16]
 8007d3a:	e097      	b.n	8007e6c <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007d3c:	69bb      	ldr	r3, [r7, #24]
 8007d3e:	015a      	lsls	r2, r3, #5
 8007d40:	69fb      	ldr	r3, [r7, #28]
 8007d42:	4413      	add	r3, r2
 8007d44:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007d48:	691b      	ldr	r3, [r3, #16]
 8007d4a:	69ba      	ldr	r2, [r7, #24]
 8007d4c:	0151      	lsls	r1, r2, #5
 8007d4e:	69fa      	ldr	r2, [r7, #28]
 8007d50:	440a      	add	r2, r1
 8007d52:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007d56:	0cdb      	lsrs	r3, r3, #19
 8007d58:	04db      	lsls	r3, r3, #19
 8007d5a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007d5c:	69bb      	ldr	r3, [r7, #24]
 8007d5e:	015a      	lsls	r2, r3, #5
 8007d60:	69fb      	ldr	r3, [r7, #28]
 8007d62:	4413      	add	r3, r2
 8007d64:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007d68:	691b      	ldr	r3, [r3, #16]
 8007d6a:	69ba      	ldr	r2, [r7, #24]
 8007d6c:	0151      	lsls	r1, r2, #5
 8007d6e:	69fa      	ldr	r2, [r7, #28]
 8007d70:	440a      	add	r2, r1
 8007d72:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007d76:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8007d7a:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8007d7e:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 8007d80:	69bb      	ldr	r3, [r7, #24]
 8007d82:	2b00      	cmp	r3, #0
 8007d84:	d11a      	bne.n	8007dbc <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8007d86:	68bb      	ldr	r3, [r7, #8]
 8007d88:	691a      	ldr	r2, [r3, #16]
 8007d8a:	68bb      	ldr	r3, [r7, #8]
 8007d8c:	689b      	ldr	r3, [r3, #8]
 8007d8e:	429a      	cmp	r2, r3
 8007d90:	d903      	bls.n	8007d9a <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8007d92:	68bb      	ldr	r3, [r7, #8]
 8007d94:	689a      	ldr	r2, [r3, #8]
 8007d96:	68bb      	ldr	r3, [r7, #8]
 8007d98:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8007d9a:	69bb      	ldr	r3, [r7, #24]
 8007d9c:	015a      	lsls	r2, r3, #5
 8007d9e:	69fb      	ldr	r3, [r7, #28]
 8007da0:	4413      	add	r3, r2
 8007da2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007da6:	691b      	ldr	r3, [r3, #16]
 8007da8:	69ba      	ldr	r2, [r7, #24]
 8007daa:	0151      	lsls	r1, r2, #5
 8007dac:	69fa      	ldr	r2, [r7, #28]
 8007dae:	440a      	add	r2, r1
 8007db0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007db4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007db8:	6113      	str	r3, [r2, #16]
 8007dba:	e044      	b.n	8007e46 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8007dbc:	68bb      	ldr	r3, [r7, #8]
 8007dbe:	691a      	ldr	r2, [r3, #16]
 8007dc0:	68bb      	ldr	r3, [r7, #8]
 8007dc2:	689b      	ldr	r3, [r3, #8]
 8007dc4:	4413      	add	r3, r2
 8007dc6:	1e5a      	subs	r2, r3, #1
 8007dc8:	68bb      	ldr	r3, [r7, #8]
 8007dca:	689b      	ldr	r3, [r3, #8]
 8007dcc:	fbb2 f3f3 	udiv	r3, r2, r3
 8007dd0:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (pktcnt << 19));
 8007dd2:	69bb      	ldr	r3, [r7, #24]
 8007dd4:	015a      	lsls	r2, r3, #5
 8007dd6:	69fb      	ldr	r3, [r7, #28]
 8007dd8:	4413      	add	r3, r2
 8007dda:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007dde:	691a      	ldr	r2, [r3, #16]
 8007de0:	8afb      	ldrh	r3, [r7, #22]
 8007de2:	04d9      	lsls	r1, r3, #19
 8007de4:	4ba4      	ldr	r3, [pc, #656]	@ (8008078 <USB_EPStartXfer+0x3cc>)
 8007de6:	400b      	ands	r3, r1
 8007de8:	69b9      	ldr	r1, [r7, #24]
 8007dea:	0148      	lsls	r0, r1, #5
 8007dec:	69f9      	ldr	r1, [r7, #28]
 8007dee:	4401      	add	r1, r0
 8007df0:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8007df4:	4313      	orrs	r3, r2
 8007df6:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8007df8:	68bb      	ldr	r3, [r7, #8]
 8007dfa:	791b      	ldrb	r3, [r3, #4]
 8007dfc:	2b01      	cmp	r3, #1
 8007dfe:	d122      	bne.n	8007e46 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8007e00:	69bb      	ldr	r3, [r7, #24]
 8007e02:	015a      	lsls	r2, r3, #5
 8007e04:	69fb      	ldr	r3, [r7, #28]
 8007e06:	4413      	add	r3, r2
 8007e08:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007e0c:	691b      	ldr	r3, [r3, #16]
 8007e0e:	69ba      	ldr	r2, [r7, #24]
 8007e10:	0151      	lsls	r1, r2, #5
 8007e12:	69fa      	ldr	r2, [r7, #28]
 8007e14:	440a      	add	r2, r1
 8007e16:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007e1a:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8007e1e:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (pktcnt << 29));
 8007e20:	69bb      	ldr	r3, [r7, #24]
 8007e22:	015a      	lsls	r2, r3, #5
 8007e24:	69fb      	ldr	r3, [r7, #28]
 8007e26:	4413      	add	r3, r2
 8007e28:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007e2c:	691a      	ldr	r2, [r3, #16]
 8007e2e:	8afb      	ldrh	r3, [r7, #22]
 8007e30:	075b      	lsls	r3, r3, #29
 8007e32:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 8007e36:	69b9      	ldr	r1, [r7, #24]
 8007e38:	0148      	lsls	r0, r1, #5
 8007e3a:	69f9      	ldr	r1, [r7, #28]
 8007e3c:	4401      	add	r1, r0
 8007e3e:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8007e42:	4313      	orrs	r3, r2
 8007e44:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8007e46:	69bb      	ldr	r3, [r7, #24]
 8007e48:	015a      	lsls	r2, r3, #5
 8007e4a:	69fb      	ldr	r3, [r7, #28]
 8007e4c:	4413      	add	r3, r2
 8007e4e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007e52:	691a      	ldr	r2, [r3, #16]
 8007e54:	68bb      	ldr	r3, [r7, #8]
 8007e56:	691b      	ldr	r3, [r3, #16]
 8007e58:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007e5c:	69b9      	ldr	r1, [r7, #24]
 8007e5e:	0148      	lsls	r0, r1, #5
 8007e60:	69f9      	ldr	r1, [r7, #28]
 8007e62:	4401      	add	r1, r0
 8007e64:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8007e68:	4313      	orrs	r3, r2
 8007e6a:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8007e6c:	79fb      	ldrb	r3, [r7, #7]
 8007e6e:	2b01      	cmp	r3, #1
 8007e70:	d14b      	bne.n	8007f0a <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8007e72:	68bb      	ldr	r3, [r7, #8]
 8007e74:	69db      	ldr	r3, [r3, #28]
 8007e76:	2b00      	cmp	r3, #0
 8007e78:	d009      	beq.n	8007e8e <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8007e7a:	69bb      	ldr	r3, [r7, #24]
 8007e7c:	015a      	lsls	r2, r3, #5
 8007e7e:	69fb      	ldr	r3, [r7, #28]
 8007e80:	4413      	add	r3, r2
 8007e82:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007e86:	461a      	mov	r2, r3
 8007e88:	68bb      	ldr	r3, [r7, #8]
 8007e8a:	69db      	ldr	r3, [r3, #28]
 8007e8c:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8007e8e:	68bb      	ldr	r3, [r7, #8]
 8007e90:	791b      	ldrb	r3, [r3, #4]
 8007e92:	2b01      	cmp	r3, #1
 8007e94:	d128      	bne.n	8007ee8 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007e96:	69fb      	ldr	r3, [r7, #28]
 8007e98:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007e9c:	689b      	ldr	r3, [r3, #8]
 8007e9e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007ea2:	2b00      	cmp	r3, #0
 8007ea4:	d110      	bne.n	8007ec8 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8007ea6:	69bb      	ldr	r3, [r7, #24]
 8007ea8:	015a      	lsls	r2, r3, #5
 8007eaa:	69fb      	ldr	r3, [r7, #28]
 8007eac:	4413      	add	r3, r2
 8007eae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007eb2:	681b      	ldr	r3, [r3, #0]
 8007eb4:	69ba      	ldr	r2, [r7, #24]
 8007eb6:	0151      	lsls	r1, r2, #5
 8007eb8:	69fa      	ldr	r2, [r7, #28]
 8007eba:	440a      	add	r2, r1
 8007ebc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007ec0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007ec4:	6013      	str	r3, [r2, #0]
 8007ec6:	e00f      	b.n	8007ee8 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8007ec8:	69bb      	ldr	r3, [r7, #24]
 8007eca:	015a      	lsls	r2, r3, #5
 8007ecc:	69fb      	ldr	r3, [r7, #28]
 8007ece:	4413      	add	r3, r2
 8007ed0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	69ba      	ldr	r2, [r7, #24]
 8007ed8:	0151      	lsls	r1, r2, #5
 8007eda:	69fa      	ldr	r2, [r7, #28]
 8007edc:	440a      	add	r2, r1
 8007ede:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007ee2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007ee6:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007ee8:	69bb      	ldr	r3, [r7, #24]
 8007eea:	015a      	lsls	r2, r3, #5
 8007eec:	69fb      	ldr	r3, [r7, #28]
 8007eee:	4413      	add	r3, r2
 8007ef0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007ef4:	681b      	ldr	r3, [r3, #0]
 8007ef6:	69ba      	ldr	r2, [r7, #24]
 8007ef8:	0151      	lsls	r1, r2, #5
 8007efa:	69fa      	ldr	r2, [r7, #28]
 8007efc:	440a      	add	r2, r1
 8007efe:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007f02:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8007f06:	6013      	str	r3, [r2, #0]
 8007f08:	e166      	b.n	80081d8 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007f0a:	69bb      	ldr	r3, [r7, #24]
 8007f0c:	015a      	lsls	r2, r3, #5
 8007f0e:	69fb      	ldr	r3, [r7, #28]
 8007f10:	4413      	add	r3, r2
 8007f12:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	69ba      	ldr	r2, [r7, #24]
 8007f1a:	0151      	lsls	r1, r2, #5
 8007f1c:	69fa      	ldr	r2, [r7, #28]
 8007f1e:	440a      	add	r2, r1
 8007f20:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007f24:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8007f28:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8007f2a:	68bb      	ldr	r3, [r7, #8]
 8007f2c:	791b      	ldrb	r3, [r3, #4]
 8007f2e:	2b01      	cmp	r3, #1
 8007f30:	d015      	beq.n	8007f5e <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8007f32:	68bb      	ldr	r3, [r7, #8]
 8007f34:	691b      	ldr	r3, [r3, #16]
 8007f36:	2b00      	cmp	r3, #0
 8007f38:	f000 814e 	beq.w	80081d8 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8007f3c:	69fb      	ldr	r3, [r7, #28]
 8007f3e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007f42:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007f44:	68bb      	ldr	r3, [r7, #8]
 8007f46:	781b      	ldrb	r3, [r3, #0]
 8007f48:	f003 030f 	and.w	r3, r3, #15
 8007f4c:	2101      	movs	r1, #1
 8007f4e:	fa01 f303 	lsl.w	r3, r1, r3
 8007f52:	69f9      	ldr	r1, [r7, #28]
 8007f54:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007f58:	4313      	orrs	r3, r2
 8007f5a:	634b      	str	r3, [r1, #52]	@ 0x34
 8007f5c:	e13c      	b.n	80081d8 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007f5e:	69fb      	ldr	r3, [r7, #28]
 8007f60:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007f64:	689b      	ldr	r3, [r3, #8]
 8007f66:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007f6a:	2b00      	cmp	r3, #0
 8007f6c:	d110      	bne.n	8007f90 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8007f6e:	69bb      	ldr	r3, [r7, #24]
 8007f70:	015a      	lsls	r2, r3, #5
 8007f72:	69fb      	ldr	r3, [r7, #28]
 8007f74:	4413      	add	r3, r2
 8007f76:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	69ba      	ldr	r2, [r7, #24]
 8007f7e:	0151      	lsls	r1, r2, #5
 8007f80:	69fa      	ldr	r2, [r7, #28]
 8007f82:	440a      	add	r2, r1
 8007f84:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007f88:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007f8c:	6013      	str	r3, [r2, #0]
 8007f8e:	e00f      	b.n	8007fb0 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8007f90:	69bb      	ldr	r3, [r7, #24]
 8007f92:	015a      	lsls	r2, r3, #5
 8007f94:	69fb      	ldr	r3, [r7, #28]
 8007f96:	4413      	add	r3, r2
 8007f98:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	69ba      	ldr	r2, [r7, #24]
 8007fa0:	0151      	lsls	r1, r2, #5
 8007fa2:	69fa      	ldr	r2, [r7, #28]
 8007fa4:	440a      	add	r2, r1
 8007fa6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007faa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007fae:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8007fb0:	68bb      	ldr	r3, [r7, #8]
 8007fb2:	68d9      	ldr	r1, [r3, #12]
 8007fb4:	68bb      	ldr	r3, [r7, #8]
 8007fb6:	781a      	ldrb	r2, [r3, #0]
 8007fb8:	68bb      	ldr	r3, [r7, #8]
 8007fba:	691b      	ldr	r3, [r3, #16]
 8007fbc:	b298      	uxth	r0, r3
 8007fbe:	79fb      	ldrb	r3, [r7, #7]
 8007fc0:	9300      	str	r3, [sp, #0]
 8007fc2:	4603      	mov	r3, r0
 8007fc4:	68f8      	ldr	r0, [r7, #12]
 8007fc6:	f000 f9b9 	bl	800833c <USB_WritePacket>
 8007fca:	e105      	b.n	80081d8 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8007fcc:	69bb      	ldr	r3, [r7, #24]
 8007fce:	015a      	lsls	r2, r3, #5
 8007fd0:	69fb      	ldr	r3, [r7, #28]
 8007fd2:	4413      	add	r3, r2
 8007fd4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007fd8:	691b      	ldr	r3, [r3, #16]
 8007fda:	69ba      	ldr	r2, [r7, #24]
 8007fdc:	0151      	lsls	r1, r2, #5
 8007fde:	69fa      	ldr	r2, [r7, #28]
 8007fe0:	440a      	add	r2, r1
 8007fe2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007fe6:	0cdb      	lsrs	r3, r3, #19
 8007fe8:	04db      	lsls	r3, r3, #19
 8007fea:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8007fec:	69bb      	ldr	r3, [r7, #24]
 8007fee:	015a      	lsls	r2, r3, #5
 8007ff0:	69fb      	ldr	r3, [r7, #28]
 8007ff2:	4413      	add	r3, r2
 8007ff4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007ff8:	691b      	ldr	r3, [r3, #16]
 8007ffa:	69ba      	ldr	r2, [r7, #24]
 8007ffc:	0151      	lsls	r1, r2, #5
 8007ffe:	69fa      	ldr	r2, [r7, #28]
 8008000:	440a      	add	r2, r1
 8008002:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008006:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800800a:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800800e:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 8008010:	69bb      	ldr	r3, [r7, #24]
 8008012:	2b00      	cmp	r3, #0
 8008014:	d132      	bne.n	800807c <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 8008016:	68bb      	ldr	r3, [r7, #8]
 8008018:	691b      	ldr	r3, [r3, #16]
 800801a:	2b00      	cmp	r3, #0
 800801c:	d003      	beq.n	8008026 <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 800801e:	68bb      	ldr	r3, [r7, #8]
 8008020:	689a      	ldr	r2, [r3, #8]
 8008022:	68bb      	ldr	r3, [r7, #8]
 8008024:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8008026:	68bb      	ldr	r3, [r7, #8]
 8008028:	689a      	ldr	r2, [r3, #8]
 800802a:	68bb      	ldr	r3, [r7, #8]
 800802c:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800802e:	69bb      	ldr	r3, [r7, #24]
 8008030:	015a      	lsls	r2, r3, #5
 8008032:	69fb      	ldr	r3, [r7, #28]
 8008034:	4413      	add	r3, r2
 8008036:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800803a:	691a      	ldr	r2, [r3, #16]
 800803c:	68bb      	ldr	r3, [r7, #8]
 800803e:	6a1b      	ldr	r3, [r3, #32]
 8008040:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008044:	69b9      	ldr	r1, [r7, #24]
 8008046:	0148      	lsls	r0, r1, #5
 8008048:	69f9      	ldr	r1, [r7, #28]
 800804a:	4401      	add	r1, r0
 800804c:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8008050:	4313      	orrs	r3, r2
 8008052:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008054:	69bb      	ldr	r3, [r7, #24]
 8008056:	015a      	lsls	r2, r3, #5
 8008058:	69fb      	ldr	r3, [r7, #28]
 800805a:	4413      	add	r3, r2
 800805c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008060:	691b      	ldr	r3, [r3, #16]
 8008062:	69ba      	ldr	r2, [r7, #24]
 8008064:	0151      	lsls	r1, r2, #5
 8008066:	69fa      	ldr	r2, [r7, #28]
 8008068:	440a      	add	r2, r1
 800806a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800806e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008072:	6113      	str	r3, [r2, #16]
 8008074:	e062      	b.n	800813c <USB_EPStartXfer+0x490>
 8008076:	bf00      	nop
 8008078:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 800807c:	68bb      	ldr	r3, [r7, #8]
 800807e:	691b      	ldr	r3, [r3, #16]
 8008080:	2b00      	cmp	r3, #0
 8008082:	d123      	bne.n	80080cc <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8008084:	69bb      	ldr	r3, [r7, #24]
 8008086:	015a      	lsls	r2, r3, #5
 8008088:	69fb      	ldr	r3, [r7, #28]
 800808a:	4413      	add	r3, r2
 800808c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008090:	691a      	ldr	r2, [r3, #16]
 8008092:	68bb      	ldr	r3, [r7, #8]
 8008094:	689b      	ldr	r3, [r3, #8]
 8008096:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800809a:	69b9      	ldr	r1, [r7, #24]
 800809c:	0148      	lsls	r0, r1, #5
 800809e:	69f9      	ldr	r1, [r7, #28]
 80080a0:	4401      	add	r1, r0
 80080a2:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80080a6:	4313      	orrs	r3, r2
 80080a8:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80080aa:	69bb      	ldr	r3, [r7, #24]
 80080ac:	015a      	lsls	r2, r3, #5
 80080ae:	69fb      	ldr	r3, [r7, #28]
 80080b0:	4413      	add	r3, r2
 80080b2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80080b6:	691b      	ldr	r3, [r3, #16]
 80080b8:	69ba      	ldr	r2, [r7, #24]
 80080ba:	0151      	lsls	r1, r2, #5
 80080bc:	69fa      	ldr	r2, [r7, #28]
 80080be:	440a      	add	r2, r1
 80080c0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80080c4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80080c8:	6113      	str	r3, [r2, #16]
 80080ca:	e037      	b.n	800813c <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80080cc:	68bb      	ldr	r3, [r7, #8]
 80080ce:	691a      	ldr	r2, [r3, #16]
 80080d0:	68bb      	ldr	r3, [r7, #8]
 80080d2:	689b      	ldr	r3, [r3, #8]
 80080d4:	4413      	add	r3, r2
 80080d6:	1e5a      	subs	r2, r3, #1
 80080d8:	68bb      	ldr	r3, [r7, #8]
 80080da:	689b      	ldr	r3, [r3, #8]
 80080dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80080e0:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 80080e2:	68bb      	ldr	r3, [r7, #8]
 80080e4:	689b      	ldr	r3, [r3, #8]
 80080e6:	8afa      	ldrh	r2, [r7, #22]
 80080e8:	fb03 f202 	mul.w	r2, r3, r2
 80080ec:	68bb      	ldr	r3, [r7, #8]
 80080ee:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 80080f0:	69bb      	ldr	r3, [r7, #24]
 80080f2:	015a      	lsls	r2, r3, #5
 80080f4:	69fb      	ldr	r3, [r7, #28]
 80080f6:	4413      	add	r3, r2
 80080f8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80080fc:	691a      	ldr	r2, [r3, #16]
 80080fe:	8afb      	ldrh	r3, [r7, #22]
 8008100:	04d9      	lsls	r1, r3, #19
 8008102:	4b38      	ldr	r3, [pc, #224]	@ (80081e4 <USB_EPStartXfer+0x538>)
 8008104:	400b      	ands	r3, r1
 8008106:	69b9      	ldr	r1, [r7, #24]
 8008108:	0148      	lsls	r0, r1, #5
 800810a:	69f9      	ldr	r1, [r7, #28]
 800810c:	4401      	add	r1, r0
 800810e:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8008112:	4313      	orrs	r3, r2
 8008114:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8008116:	69bb      	ldr	r3, [r7, #24]
 8008118:	015a      	lsls	r2, r3, #5
 800811a:	69fb      	ldr	r3, [r7, #28]
 800811c:	4413      	add	r3, r2
 800811e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008122:	691a      	ldr	r2, [r3, #16]
 8008124:	68bb      	ldr	r3, [r7, #8]
 8008126:	6a1b      	ldr	r3, [r3, #32]
 8008128:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800812c:	69b9      	ldr	r1, [r7, #24]
 800812e:	0148      	lsls	r0, r1, #5
 8008130:	69f9      	ldr	r1, [r7, #28]
 8008132:	4401      	add	r1, r0
 8008134:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8008138:	4313      	orrs	r3, r2
 800813a:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 800813c:	79fb      	ldrb	r3, [r7, #7]
 800813e:	2b01      	cmp	r3, #1
 8008140:	d10d      	bne.n	800815e <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8008142:	68bb      	ldr	r3, [r7, #8]
 8008144:	68db      	ldr	r3, [r3, #12]
 8008146:	2b00      	cmp	r3, #0
 8008148:	d009      	beq.n	800815e <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800814a:	68bb      	ldr	r3, [r7, #8]
 800814c:	68d9      	ldr	r1, [r3, #12]
 800814e:	69bb      	ldr	r3, [r7, #24]
 8008150:	015a      	lsls	r2, r3, #5
 8008152:	69fb      	ldr	r3, [r7, #28]
 8008154:	4413      	add	r3, r2
 8008156:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800815a:	460a      	mov	r2, r1
 800815c:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800815e:	68bb      	ldr	r3, [r7, #8]
 8008160:	791b      	ldrb	r3, [r3, #4]
 8008162:	2b01      	cmp	r3, #1
 8008164:	d128      	bne.n	80081b8 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008166:	69fb      	ldr	r3, [r7, #28]
 8008168:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800816c:	689b      	ldr	r3, [r3, #8]
 800816e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008172:	2b00      	cmp	r3, #0
 8008174:	d110      	bne.n	8008198 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8008176:	69bb      	ldr	r3, [r7, #24]
 8008178:	015a      	lsls	r2, r3, #5
 800817a:	69fb      	ldr	r3, [r7, #28]
 800817c:	4413      	add	r3, r2
 800817e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	69ba      	ldr	r2, [r7, #24]
 8008186:	0151      	lsls	r1, r2, #5
 8008188:	69fa      	ldr	r2, [r7, #28]
 800818a:	440a      	add	r2, r1
 800818c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008190:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8008194:	6013      	str	r3, [r2, #0]
 8008196:	e00f      	b.n	80081b8 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8008198:	69bb      	ldr	r3, [r7, #24]
 800819a:	015a      	lsls	r2, r3, #5
 800819c:	69fb      	ldr	r3, [r7, #28]
 800819e:	4413      	add	r3, r2
 80081a0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80081a4:	681b      	ldr	r3, [r3, #0]
 80081a6:	69ba      	ldr	r2, [r7, #24]
 80081a8:	0151      	lsls	r1, r2, #5
 80081aa:	69fa      	ldr	r2, [r7, #28]
 80081ac:	440a      	add	r2, r1
 80081ae:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80081b2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80081b6:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80081b8:	69bb      	ldr	r3, [r7, #24]
 80081ba:	015a      	lsls	r2, r3, #5
 80081bc:	69fb      	ldr	r3, [r7, #28]
 80081be:	4413      	add	r3, r2
 80081c0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80081c4:	681b      	ldr	r3, [r3, #0]
 80081c6:	69ba      	ldr	r2, [r7, #24]
 80081c8:	0151      	lsls	r1, r2, #5
 80081ca:	69fa      	ldr	r2, [r7, #28]
 80081cc:	440a      	add	r2, r1
 80081ce:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80081d2:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80081d6:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80081d8:	2300      	movs	r3, #0
}
 80081da:	4618      	mov	r0, r3
 80081dc:	3720      	adds	r7, #32
 80081de:	46bd      	mov	sp, r7
 80081e0:	bd80      	pop	{r7, pc}
 80081e2:	bf00      	nop
 80081e4:	1ff80000 	.word	0x1ff80000

080081e8 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80081e8:	b480      	push	{r7}
 80081ea:	b087      	sub	sp, #28
 80081ec:	af00      	add	r7, sp, #0
 80081ee:	6078      	str	r0, [r7, #4]
 80081f0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80081f2:	2300      	movs	r3, #0
 80081f4:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 80081f6:	2300      	movs	r3, #0
 80081f8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 80081fe:	683b      	ldr	r3, [r7, #0]
 8008200:	785b      	ldrb	r3, [r3, #1]
 8008202:	2b01      	cmp	r3, #1
 8008204:	d14a      	bne.n	800829c <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008206:	683b      	ldr	r3, [r7, #0]
 8008208:	781b      	ldrb	r3, [r3, #0]
 800820a:	015a      	lsls	r2, r3, #5
 800820c:	693b      	ldr	r3, [r7, #16]
 800820e:	4413      	add	r3, r2
 8008210:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800821a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800821e:	f040 8086 	bne.w	800832e <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8008222:	683b      	ldr	r3, [r7, #0]
 8008224:	781b      	ldrb	r3, [r3, #0]
 8008226:	015a      	lsls	r2, r3, #5
 8008228:	693b      	ldr	r3, [r7, #16]
 800822a:	4413      	add	r3, r2
 800822c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	683a      	ldr	r2, [r7, #0]
 8008234:	7812      	ldrb	r2, [r2, #0]
 8008236:	0151      	lsls	r1, r2, #5
 8008238:	693a      	ldr	r2, [r7, #16]
 800823a:	440a      	add	r2, r1
 800823c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008240:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8008244:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8008246:	683b      	ldr	r3, [r7, #0]
 8008248:	781b      	ldrb	r3, [r3, #0]
 800824a:	015a      	lsls	r2, r3, #5
 800824c:	693b      	ldr	r3, [r7, #16]
 800824e:	4413      	add	r3, r2
 8008250:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	683a      	ldr	r2, [r7, #0]
 8008258:	7812      	ldrb	r2, [r2, #0]
 800825a:	0151      	lsls	r1, r2, #5
 800825c:	693a      	ldr	r2, [r7, #16]
 800825e:	440a      	add	r2, r1
 8008260:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008264:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008268:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800826a:	68fb      	ldr	r3, [r7, #12]
 800826c:	3301      	adds	r3, #1
 800826e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8008270:	68fb      	ldr	r3, [r7, #12]
 8008272:	f242 7210 	movw	r2, #10000	@ 0x2710
 8008276:	4293      	cmp	r3, r2
 8008278:	d902      	bls.n	8008280 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800827a:	2301      	movs	r3, #1
 800827c:	75fb      	strb	r3, [r7, #23]
          break;
 800827e:	e056      	b.n	800832e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8008280:	683b      	ldr	r3, [r7, #0]
 8008282:	781b      	ldrb	r3, [r3, #0]
 8008284:	015a      	lsls	r2, r3, #5
 8008286:	693b      	ldr	r3, [r7, #16]
 8008288:	4413      	add	r3, r2
 800828a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800828e:	681b      	ldr	r3, [r3, #0]
 8008290:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008294:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008298:	d0e7      	beq.n	800826a <USB_EPStopXfer+0x82>
 800829a:	e048      	b.n	800832e <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800829c:	683b      	ldr	r3, [r7, #0]
 800829e:	781b      	ldrb	r3, [r3, #0]
 80082a0:	015a      	lsls	r2, r3, #5
 80082a2:	693b      	ldr	r3, [r7, #16]
 80082a4:	4413      	add	r3, r2
 80082a6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80082b0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80082b4:	d13b      	bne.n	800832e <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 80082b6:	683b      	ldr	r3, [r7, #0]
 80082b8:	781b      	ldrb	r3, [r3, #0]
 80082ba:	015a      	lsls	r2, r3, #5
 80082bc:	693b      	ldr	r3, [r7, #16]
 80082be:	4413      	add	r3, r2
 80082c0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80082c4:	681b      	ldr	r3, [r3, #0]
 80082c6:	683a      	ldr	r2, [r7, #0]
 80082c8:	7812      	ldrb	r2, [r2, #0]
 80082ca:	0151      	lsls	r1, r2, #5
 80082cc:	693a      	ldr	r2, [r7, #16]
 80082ce:	440a      	add	r2, r1
 80082d0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80082d4:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80082d8:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 80082da:	683b      	ldr	r3, [r7, #0]
 80082dc:	781b      	ldrb	r3, [r3, #0]
 80082de:	015a      	lsls	r2, r3, #5
 80082e0:	693b      	ldr	r3, [r7, #16]
 80082e2:	4413      	add	r3, r2
 80082e4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	683a      	ldr	r2, [r7, #0]
 80082ec:	7812      	ldrb	r2, [r2, #0]
 80082ee:	0151      	lsls	r1, r2, #5
 80082f0:	693a      	ldr	r2, [r7, #16]
 80082f2:	440a      	add	r2, r1
 80082f4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80082f8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80082fc:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80082fe:	68fb      	ldr	r3, [r7, #12]
 8008300:	3301      	adds	r3, #1
 8008302:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8008304:	68fb      	ldr	r3, [r7, #12]
 8008306:	f242 7210 	movw	r2, #10000	@ 0x2710
 800830a:	4293      	cmp	r3, r2
 800830c:	d902      	bls.n	8008314 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800830e:	2301      	movs	r3, #1
 8008310:	75fb      	strb	r3, [r7, #23]
          break;
 8008312:	e00c      	b.n	800832e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8008314:	683b      	ldr	r3, [r7, #0]
 8008316:	781b      	ldrb	r3, [r3, #0]
 8008318:	015a      	lsls	r2, r3, #5
 800831a:	693b      	ldr	r3, [r7, #16]
 800831c:	4413      	add	r3, r2
 800831e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008328:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800832c:	d0e7      	beq.n	80082fe <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800832e:	7dfb      	ldrb	r3, [r7, #23]
}
 8008330:	4618      	mov	r0, r3
 8008332:	371c      	adds	r7, #28
 8008334:	46bd      	mov	sp, r7
 8008336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800833a:	4770      	bx	lr

0800833c <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800833c:	b480      	push	{r7}
 800833e:	b089      	sub	sp, #36	@ 0x24
 8008340:	af00      	add	r7, sp, #0
 8008342:	60f8      	str	r0, [r7, #12]
 8008344:	60b9      	str	r1, [r7, #8]
 8008346:	4611      	mov	r1, r2
 8008348:	461a      	mov	r2, r3
 800834a:	460b      	mov	r3, r1
 800834c:	71fb      	strb	r3, [r7, #7]
 800834e:	4613      	mov	r3, r2
 8008350:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008352:	68fb      	ldr	r3, [r7, #12]
 8008354:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8008356:	68bb      	ldr	r3, [r7, #8]
 8008358:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800835a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800835e:	2b00      	cmp	r3, #0
 8008360:	d123      	bne.n	80083aa <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8008362:	88bb      	ldrh	r3, [r7, #4]
 8008364:	3303      	adds	r3, #3
 8008366:	089b      	lsrs	r3, r3, #2
 8008368:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800836a:	2300      	movs	r3, #0
 800836c:	61bb      	str	r3, [r7, #24]
 800836e:	e018      	b.n	80083a2 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8008370:	79fb      	ldrb	r3, [r7, #7]
 8008372:	031a      	lsls	r2, r3, #12
 8008374:	697b      	ldr	r3, [r7, #20]
 8008376:	4413      	add	r3, r2
 8008378:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800837c:	461a      	mov	r2, r3
 800837e:	69fb      	ldr	r3, [r7, #28]
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	6013      	str	r3, [r2, #0]
      pSrc++;
 8008384:	69fb      	ldr	r3, [r7, #28]
 8008386:	3301      	adds	r3, #1
 8008388:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800838a:	69fb      	ldr	r3, [r7, #28]
 800838c:	3301      	adds	r3, #1
 800838e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008390:	69fb      	ldr	r3, [r7, #28]
 8008392:	3301      	adds	r3, #1
 8008394:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008396:	69fb      	ldr	r3, [r7, #28]
 8008398:	3301      	adds	r3, #1
 800839a:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800839c:	69bb      	ldr	r3, [r7, #24]
 800839e:	3301      	adds	r3, #1
 80083a0:	61bb      	str	r3, [r7, #24]
 80083a2:	69ba      	ldr	r2, [r7, #24]
 80083a4:	693b      	ldr	r3, [r7, #16]
 80083a6:	429a      	cmp	r2, r3
 80083a8:	d3e2      	bcc.n	8008370 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 80083aa:	2300      	movs	r3, #0
}
 80083ac:	4618      	mov	r0, r3
 80083ae:	3724      	adds	r7, #36	@ 0x24
 80083b0:	46bd      	mov	sp, r7
 80083b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083b6:	4770      	bx	lr

080083b8 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80083b8:	b480      	push	{r7}
 80083ba:	b08b      	sub	sp, #44	@ 0x2c
 80083bc:	af00      	add	r7, sp, #0
 80083be:	60f8      	str	r0, [r7, #12]
 80083c0:	60b9      	str	r1, [r7, #8]
 80083c2:	4613      	mov	r3, r2
 80083c4:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80083c6:	68fb      	ldr	r3, [r7, #12]
 80083c8:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80083ca:	68bb      	ldr	r3, [r7, #8]
 80083cc:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80083ce:	88fb      	ldrh	r3, [r7, #6]
 80083d0:	089b      	lsrs	r3, r3, #2
 80083d2:	b29b      	uxth	r3, r3
 80083d4:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80083d6:	88fb      	ldrh	r3, [r7, #6]
 80083d8:	f003 0303 	and.w	r3, r3, #3
 80083dc:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80083de:	2300      	movs	r3, #0
 80083e0:	623b      	str	r3, [r7, #32]
 80083e2:	e014      	b.n	800840e <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80083e4:	69bb      	ldr	r3, [r7, #24]
 80083e6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80083ea:	681a      	ldr	r2, [r3, #0]
 80083ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083ee:	601a      	str	r2, [r3, #0]
    pDest++;
 80083f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083f2:	3301      	adds	r3, #1
 80083f4:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80083f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083f8:	3301      	adds	r3, #1
 80083fa:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80083fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083fe:	3301      	adds	r3, #1
 8008400:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8008402:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008404:	3301      	adds	r3, #1
 8008406:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8008408:	6a3b      	ldr	r3, [r7, #32]
 800840a:	3301      	adds	r3, #1
 800840c:	623b      	str	r3, [r7, #32]
 800840e:	6a3a      	ldr	r2, [r7, #32]
 8008410:	697b      	ldr	r3, [r7, #20]
 8008412:	429a      	cmp	r2, r3
 8008414:	d3e6      	bcc.n	80083e4 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8008416:	8bfb      	ldrh	r3, [r7, #30]
 8008418:	2b00      	cmp	r3, #0
 800841a:	d01e      	beq.n	800845a <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800841c:	2300      	movs	r3, #0
 800841e:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8008420:	69bb      	ldr	r3, [r7, #24]
 8008422:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008426:	461a      	mov	r2, r3
 8008428:	f107 0310 	add.w	r3, r7, #16
 800842c:	6812      	ldr	r2, [r2, #0]
 800842e:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8008430:	693a      	ldr	r2, [r7, #16]
 8008432:	6a3b      	ldr	r3, [r7, #32]
 8008434:	b2db      	uxtb	r3, r3
 8008436:	00db      	lsls	r3, r3, #3
 8008438:	fa22 f303 	lsr.w	r3, r2, r3
 800843c:	b2da      	uxtb	r2, r3
 800843e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008440:	701a      	strb	r2, [r3, #0]
      i++;
 8008442:	6a3b      	ldr	r3, [r7, #32]
 8008444:	3301      	adds	r3, #1
 8008446:	623b      	str	r3, [r7, #32]
      pDest++;
 8008448:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800844a:	3301      	adds	r3, #1
 800844c:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800844e:	8bfb      	ldrh	r3, [r7, #30]
 8008450:	3b01      	subs	r3, #1
 8008452:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8008454:	8bfb      	ldrh	r3, [r7, #30]
 8008456:	2b00      	cmp	r3, #0
 8008458:	d1ea      	bne.n	8008430 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800845a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800845c:	4618      	mov	r0, r3
 800845e:	372c      	adds	r7, #44	@ 0x2c
 8008460:	46bd      	mov	sp, r7
 8008462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008466:	4770      	bx	lr

08008468 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8008468:	b480      	push	{r7}
 800846a:	b085      	sub	sp, #20
 800846c:	af00      	add	r7, sp, #0
 800846e:	6078      	str	r0, [r7, #4]
 8008470:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008476:	683b      	ldr	r3, [r7, #0]
 8008478:	781b      	ldrb	r3, [r3, #0]
 800847a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800847c:	683b      	ldr	r3, [r7, #0]
 800847e:	785b      	ldrb	r3, [r3, #1]
 8008480:	2b01      	cmp	r3, #1
 8008482:	d12c      	bne.n	80084de <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8008484:	68bb      	ldr	r3, [r7, #8]
 8008486:	015a      	lsls	r2, r3, #5
 8008488:	68fb      	ldr	r3, [r7, #12]
 800848a:	4413      	add	r3, r2
 800848c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008490:	681b      	ldr	r3, [r3, #0]
 8008492:	2b00      	cmp	r3, #0
 8008494:	db12      	blt.n	80084bc <USB_EPSetStall+0x54>
 8008496:	68bb      	ldr	r3, [r7, #8]
 8008498:	2b00      	cmp	r3, #0
 800849a:	d00f      	beq.n	80084bc <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800849c:	68bb      	ldr	r3, [r7, #8]
 800849e:	015a      	lsls	r2, r3, #5
 80084a0:	68fb      	ldr	r3, [r7, #12]
 80084a2:	4413      	add	r3, r2
 80084a4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	68ba      	ldr	r2, [r7, #8]
 80084ac:	0151      	lsls	r1, r2, #5
 80084ae:	68fa      	ldr	r2, [r7, #12]
 80084b0:	440a      	add	r2, r1
 80084b2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80084b6:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80084ba:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 80084bc:	68bb      	ldr	r3, [r7, #8]
 80084be:	015a      	lsls	r2, r3, #5
 80084c0:	68fb      	ldr	r3, [r7, #12]
 80084c2:	4413      	add	r3, r2
 80084c4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	68ba      	ldr	r2, [r7, #8]
 80084cc:	0151      	lsls	r1, r2, #5
 80084ce:	68fa      	ldr	r2, [r7, #12]
 80084d0:	440a      	add	r2, r1
 80084d2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80084d6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80084da:	6013      	str	r3, [r2, #0]
 80084dc:	e02b      	b.n	8008536 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 80084de:	68bb      	ldr	r3, [r7, #8]
 80084e0:	015a      	lsls	r2, r3, #5
 80084e2:	68fb      	ldr	r3, [r7, #12]
 80084e4:	4413      	add	r3, r2
 80084e6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	2b00      	cmp	r3, #0
 80084ee:	db12      	blt.n	8008516 <USB_EPSetStall+0xae>
 80084f0:	68bb      	ldr	r3, [r7, #8]
 80084f2:	2b00      	cmp	r3, #0
 80084f4:	d00f      	beq.n	8008516 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 80084f6:	68bb      	ldr	r3, [r7, #8]
 80084f8:	015a      	lsls	r2, r3, #5
 80084fa:	68fb      	ldr	r3, [r7, #12]
 80084fc:	4413      	add	r3, r2
 80084fe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008502:	681b      	ldr	r3, [r3, #0]
 8008504:	68ba      	ldr	r2, [r7, #8]
 8008506:	0151      	lsls	r1, r2, #5
 8008508:	68fa      	ldr	r2, [r7, #12]
 800850a:	440a      	add	r2, r1
 800850c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008510:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8008514:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8008516:	68bb      	ldr	r3, [r7, #8]
 8008518:	015a      	lsls	r2, r3, #5
 800851a:	68fb      	ldr	r3, [r7, #12]
 800851c:	4413      	add	r3, r2
 800851e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	68ba      	ldr	r2, [r7, #8]
 8008526:	0151      	lsls	r1, r2, #5
 8008528:	68fa      	ldr	r2, [r7, #12]
 800852a:	440a      	add	r2, r1
 800852c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008530:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8008534:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008536:	2300      	movs	r3, #0
}
 8008538:	4618      	mov	r0, r3
 800853a:	3714      	adds	r7, #20
 800853c:	46bd      	mov	sp, r7
 800853e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008542:	4770      	bx	lr

08008544 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8008544:	b480      	push	{r7}
 8008546:	b085      	sub	sp, #20
 8008548:	af00      	add	r7, sp, #0
 800854a:	6078      	str	r0, [r7, #4]
 800854c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008552:	683b      	ldr	r3, [r7, #0]
 8008554:	781b      	ldrb	r3, [r3, #0]
 8008556:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008558:	683b      	ldr	r3, [r7, #0]
 800855a:	785b      	ldrb	r3, [r3, #1]
 800855c:	2b01      	cmp	r3, #1
 800855e:	d128      	bne.n	80085b2 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8008560:	68bb      	ldr	r3, [r7, #8]
 8008562:	015a      	lsls	r2, r3, #5
 8008564:	68fb      	ldr	r3, [r7, #12]
 8008566:	4413      	add	r3, r2
 8008568:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	68ba      	ldr	r2, [r7, #8]
 8008570:	0151      	lsls	r1, r2, #5
 8008572:	68fa      	ldr	r2, [r7, #12]
 8008574:	440a      	add	r2, r1
 8008576:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800857a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800857e:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8008580:	683b      	ldr	r3, [r7, #0]
 8008582:	791b      	ldrb	r3, [r3, #4]
 8008584:	2b03      	cmp	r3, #3
 8008586:	d003      	beq.n	8008590 <USB_EPClearStall+0x4c>
 8008588:	683b      	ldr	r3, [r7, #0]
 800858a:	791b      	ldrb	r3, [r3, #4]
 800858c:	2b02      	cmp	r3, #2
 800858e:	d138      	bne.n	8008602 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8008590:	68bb      	ldr	r3, [r7, #8]
 8008592:	015a      	lsls	r2, r3, #5
 8008594:	68fb      	ldr	r3, [r7, #12]
 8008596:	4413      	add	r3, r2
 8008598:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	68ba      	ldr	r2, [r7, #8]
 80085a0:	0151      	lsls	r1, r2, #5
 80085a2:	68fa      	ldr	r2, [r7, #12]
 80085a4:	440a      	add	r2, r1
 80085a6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80085aa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80085ae:	6013      	str	r3, [r2, #0]
 80085b0:	e027      	b.n	8008602 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80085b2:	68bb      	ldr	r3, [r7, #8]
 80085b4:	015a      	lsls	r2, r3, #5
 80085b6:	68fb      	ldr	r3, [r7, #12]
 80085b8:	4413      	add	r3, r2
 80085ba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	68ba      	ldr	r2, [r7, #8]
 80085c2:	0151      	lsls	r1, r2, #5
 80085c4:	68fa      	ldr	r2, [r7, #12]
 80085c6:	440a      	add	r2, r1
 80085c8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80085cc:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80085d0:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80085d2:	683b      	ldr	r3, [r7, #0]
 80085d4:	791b      	ldrb	r3, [r3, #4]
 80085d6:	2b03      	cmp	r3, #3
 80085d8:	d003      	beq.n	80085e2 <USB_EPClearStall+0x9e>
 80085da:	683b      	ldr	r3, [r7, #0]
 80085dc:	791b      	ldrb	r3, [r3, #4]
 80085de:	2b02      	cmp	r3, #2
 80085e0:	d10f      	bne.n	8008602 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80085e2:	68bb      	ldr	r3, [r7, #8]
 80085e4:	015a      	lsls	r2, r3, #5
 80085e6:	68fb      	ldr	r3, [r7, #12]
 80085e8:	4413      	add	r3, r2
 80085ea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	68ba      	ldr	r2, [r7, #8]
 80085f2:	0151      	lsls	r1, r2, #5
 80085f4:	68fa      	ldr	r2, [r7, #12]
 80085f6:	440a      	add	r2, r1
 80085f8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80085fc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008600:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8008602:	2300      	movs	r3, #0
}
 8008604:	4618      	mov	r0, r3
 8008606:	3714      	adds	r7, #20
 8008608:	46bd      	mov	sp, r7
 800860a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800860e:	4770      	bx	lr

08008610 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8008610:	b480      	push	{r7}
 8008612:	b085      	sub	sp, #20
 8008614:	af00      	add	r7, sp, #0
 8008616:	6078      	str	r0, [r7, #4]
 8008618:	460b      	mov	r3, r1
 800861a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8008620:	68fb      	ldr	r3, [r7, #12]
 8008622:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	68fa      	ldr	r2, [r7, #12]
 800862a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800862e:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8008632:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8008634:	68fb      	ldr	r3, [r7, #12]
 8008636:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800863a:	681a      	ldr	r2, [r3, #0]
 800863c:	78fb      	ldrb	r3, [r7, #3]
 800863e:	011b      	lsls	r3, r3, #4
 8008640:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8008644:	68f9      	ldr	r1, [r7, #12]
 8008646:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800864a:	4313      	orrs	r3, r2
 800864c:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800864e:	2300      	movs	r3, #0
}
 8008650:	4618      	mov	r0, r3
 8008652:	3714      	adds	r7, #20
 8008654:	46bd      	mov	sp, r7
 8008656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800865a:	4770      	bx	lr

0800865c <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800865c:	b480      	push	{r7}
 800865e:	b085      	sub	sp, #20
 8008660:	af00      	add	r7, sp, #0
 8008662:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8008668:	68fb      	ldr	r3, [r7, #12]
 800866a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800866e:	681b      	ldr	r3, [r3, #0]
 8008670:	68fa      	ldr	r2, [r7, #12]
 8008672:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8008676:	f023 0303 	bic.w	r3, r3, #3
 800867a:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800867c:	68fb      	ldr	r3, [r7, #12]
 800867e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008682:	685b      	ldr	r3, [r3, #4]
 8008684:	68fa      	ldr	r2, [r7, #12]
 8008686:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800868a:	f023 0302 	bic.w	r3, r3, #2
 800868e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008690:	2300      	movs	r3, #0
}
 8008692:	4618      	mov	r0, r3
 8008694:	3714      	adds	r7, #20
 8008696:	46bd      	mov	sp, r7
 8008698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800869c:	4770      	bx	lr

0800869e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800869e:	b480      	push	{r7}
 80086a0:	b085      	sub	sp, #20
 80086a2:	af00      	add	r7, sp, #0
 80086a4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80086aa:	68fb      	ldr	r3, [r7, #12]
 80086ac:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80086b0:	681b      	ldr	r3, [r3, #0]
 80086b2:	68fa      	ldr	r2, [r7, #12]
 80086b4:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80086b8:	f023 0303 	bic.w	r3, r3, #3
 80086bc:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80086be:	68fb      	ldr	r3, [r7, #12]
 80086c0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80086c4:	685b      	ldr	r3, [r3, #4]
 80086c6:	68fa      	ldr	r2, [r7, #12]
 80086c8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80086cc:	f043 0302 	orr.w	r3, r3, #2
 80086d0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80086d2:	2300      	movs	r3, #0
}
 80086d4:	4618      	mov	r0, r3
 80086d6:	3714      	adds	r7, #20
 80086d8:	46bd      	mov	sp, r7
 80086da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086de:	4770      	bx	lr

080086e0 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 80086e0:	b480      	push	{r7}
 80086e2:	b085      	sub	sp, #20
 80086e4:	af00      	add	r7, sp, #0
 80086e6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	695b      	ldr	r3, [r3, #20]
 80086ec:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	699b      	ldr	r3, [r3, #24]
 80086f2:	68fa      	ldr	r2, [r7, #12]
 80086f4:	4013      	ands	r3, r2
 80086f6:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80086f8:	68fb      	ldr	r3, [r7, #12]
}
 80086fa:	4618      	mov	r0, r3
 80086fc:	3714      	adds	r7, #20
 80086fe:	46bd      	mov	sp, r7
 8008700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008704:	4770      	bx	lr

08008706 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8008706:	b480      	push	{r7}
 8008708:	b085      	sub	sp, #20
 800870a:	af00      	add	r7, sp, #0
 800870c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8008712:	68fb      	ldr	r3, [r7, #12]
 8008714:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008718:	699b      	ldr	r3, [r3, #24]
 800871a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800871c:	68fb      	ldr	r3, [r7, #12]
 800871e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008722:	69db      	ldr	r3, [r3, #28]
 8008724:	68ba      	ldr	r2, [r7, #8]
 8008726:	4013      	ands	r3, r2
 8008728:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800872a:	68bb      	ldr	r3, [r7, #8]
 800872c:	0c1b      	lsrs	r3, r3, #16
}
 800872e:	4618      	mov	r0, r3
 8008730:	3714      	adds	r7, #20
 8008732:	46bd      	mov	sp, r7
 8008734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008738:	4770      	bx	lr

0800873a <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800873a:	b480      	push	{r7}
 800873c:	b085      	sub	sp, #20
 800873e:	af00      	add	r7, sp, #0
 8008740:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8008746:	68fb      	ldr	r3, [r7, #12]
 8008748:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800874c:	699b      	ldr	r3, [r3, #24]
 800874e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8008750:	68fb      	ldr	r3, [r7, #12]
 8008752:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008756:	69db      	ldr	r3, [r3, #28]
 8008758:	68ba      	ldr	r2, [r7, #8]
 800875a:	4013      	ands	r3, r2
 800875c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800875e:	68bb      	ldr	r3, [r7, #8]
 8008760:	b29b      	uxth	r3, r3
}
 8008762:	4618      	mov	r0, r3
 8008764:	3714      	adds	r7, #20
 8008766:	46bd      	mov	sp, r7
 8008768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800876c:	4770      	bx	lr

0800876e <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800876e:	b480      	push	{r7}
 8008770:	b085      	sub	sp, #20
 8008772:	af00      	add	r7, sp, #0
 8008774:	6078      	str	r0, [r7, #4]
 8008776:	460b      	mov	r3, r1
 8008778:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800877e:	78fb      	ldrb	r3, [r7, #3]
 8008780:	015a      	lsls	r2, r3, #5
 8008782:	68fb      	ldr	r3, [r7, #12]
 8008784:	4413      	add	r3, r2
 8008786:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800878a:	689b      	ldr	r3, [r3, #8]
 800878c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800878e:	68fb      	ldr	r3, [r7, #12]
 8008790:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008794:	695b      	ldr	r3, [r3, #20]
 8008796:	68ba      	ldr	r2, [r7, #8]
 8008798:	4013      	ands	r3, r2
 800879a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800879c:	68bb      	ldr	r3, [r7, #8]
}
 800879e:	4618      	mov	r0, r3
 80087a0:	3714      	adds	r7, #20
 80087a2:	46bd      	mov	sp, r7
 80087a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087a8:	4770      	bx	lr

080087aa <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80087aa:	b480      	push	{r7}
 80087ac:	b087      	sub	sp, #28
 80087ae:	af00      	add	r7, sp, #0
 80087b0:	6078      	str	r0, [r7, #4]
 80087b2:	460b      	mov	r3, r1
 80087b4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 80087ba:	697b      	ldr	r3, [r7, #20]
 80087bc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80087c0:	691b      	ldr	r3, [r3, #16]
 80087c2:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 80087c4:	697b      	ldr	r3, [r7, #20]
 80087c6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80087ca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80087cc:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 80087ce:	78fb      	ldrb	r3, [r7, #3]
 80087d0:	f003 030f 	and.w	r3, r3, #15
 80087d4:	68fa      	ldr	r2, [r7, #12]
 80087d6:	fa22 f303 	lsr.w	r3, r2, r3
 80087da:	01db      	lsls	r3, r3, #7
 80087dc:	b2db      	uxtb	r3, r3
 80087de:	693a      	ldr	r2, [r7, #16]
 80087e0:	4313      	orrs	r3, r2
 80087e2:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 80087e4:	78fb      	ldrb	r3, [r7, #3]
 80087e6:	015a      	lsls	r2, r3, #5
 80087e8:	697b      	ldr	r3, [r7, #20]
 80087ea:	4413      	add	r3, r2
 80087ec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80087f0:	689b      	ldr	r3, [r3, #8]
 80087f2:	693a      	ldr	r2, [r7, #16]
 80087f4:	4013      	ands	r3, r2
 80087f6:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80087f8:	68bb      	ldr	r3, [r7, #8]
}
 80087fa:	4618      	mov	r0, r3
 80087fc:	371c      	adds	r7, #28
 80087fe:	46bd      	mov	sp, r7
 8008800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008804:	4770      	bx	lr

08008806 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8008806:	b480      	push	{r7}
 8008808:	b083      	sub	sp, #12
 800880a:	af00      	add	r7, sp, #0
 800880c:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	695b      	ldr	r3, [r3, #20]
 8008812:	f003 0301 	and.w	r3, r3, #1
}
 8008816:	4618      	mov	r0, r3
 8008818:	370c      	adds	r7, #12
 800881a:	46bd      	mov	sp, r7
 800881c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008820:	4770      	bx	lr

08008822 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8008822:	b480      	push	{r7}
 8008824:	b085      	sub	sp, #20
 8008826:	af00      	add	r7, sp, #0
 8008828:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800882e:	68fb      	ldr	r3, [r7, #12]
 8008830:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008834:	681b      	ldr	r3, [r3, #0]
 8008836:	68fa      	ldr	r2, [r7, #12]
 8008838:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800883c:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8008840:	f023 0307 	bic.w	r3, r3, #7
 8008844:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8008846:	68fb      	ldr	r3, [r7, #12]
 8008848:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800884c:	685b      	ldr	r3, [r3, #4]
 800884e:	68fa      	ldr	r2, [r7, #12]
 8008850:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008854:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008858:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800885a:	2300      	movs	r3, #0
}
 800885c:	4618      	mov	r0, r3
 800885e:	3714      	adds	r7, #20
 8008860:	46bd      	mov	sp, r7
 8008862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008866:	4770      	bx	lr

08008868 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8008868:	b480      	push	{r7}
 800886a:	b087      	sub	sp, #28
 800886c:	af00      	add	r7, sp, #0
 800886e:	60f8      	str	r0, [r7, #12]
 8008870:	460b      	mov	r3, r1
 8008872:	607a      	str	r2, [r7, #4]
 8008874:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008876:	68fb      	ldr	r3, [r7, #12]
 8008878:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800887a:	68fb      	ldr	r3, [r7, #12]
 800887c:	333c      	adds	r3, #60	@ 0x3c
 800887e:	3304      	adds	r3, #4
 8008880:	681b      	ldr	r3, [r3, #0]
 8008882:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8008884:	693b      	ldr	r3, [r7, #16]
 8008886:	4a26      	ldr	r2, [pc, #152]	@ (8008920 <USB_EP0_OutStart+0xb8>)
 8008888:	4293      	cmp	r3, r2
 800888a:	d90a      	bls.n	80088a2 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800888c:	697b      	ldr	r3, [r7, #20]
 800888e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008892:	681b      	ldr	r3, [r3, #0]
 8008894:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008898:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800889c:	d101      	bne.n	80088a2 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800889e:	2300      	movs	r3, #0
 80088a0:	e037      	b.n	8008912 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 80088a2:	697b      	ldr	r3, [r7, #20]
 80088a4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80088a8:	461a      	mov	r2, r3
 80088aa:	2300      	movs	r3, #0
 80088ac:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80088ae:	697b      	ldr	r3, [r7, #20]
 80088b0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80088b4:	691b      	ldr	r3, [r3, #16]
 80088b6:	697a      	ldr	r2, [r7, #20]
 80088b8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80088bc:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80088c0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 80088c2:	697b      	ldr	r3, [r7, #20]
 80088c4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80088c8:	691b      	ldr	r3, [r3, #16]
 80088ca:	697a      	ldr	r2, [r7, #20]
 80088cc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80088d0:	f043 0318 	orr.w	r3, r3, #24
 80088d4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 80088d6:	697b      	ldr	r3, [r7, #20]
 80088d8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80088dc:	691b      	ldr	r3, [r3, #16]
 80088de:	697a      	ldr	r2, [r7, #20]
 80088e0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80088e4:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 80088e8:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 80088ea:	7afb      	ldrb	r3, [r7, #11]
 80088ec:	2b01      	cmp	r3, #1
 80088ee:	d10f      	bne.n	8008910 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 80088f0:	697b      	ldr	r3, [r7, #20]
 80088f2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80088f6:	461a      	mov	r2, r3
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 80088fc:	697b      	ldr	r3, [r7, #20]
 80088fe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008902:	681b      	ldr	r3, [r3, #0]
 8008904:	697a      	ldr	r2, [r7, #20]
 8008906:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800890a:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 800890e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008910:	2300      	movs	r3, #0
}
 8008912:	4618      	mov	r0, r3
 8008914:	371c      	adds	r7, #28
 8008916:	46bd      	mov	sp, r7
 8008918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800891c:	4770      	bx	lr
 800891e:	bf00      	nop
 8008920:	4f54300a 	.word	0x4f54300a

08008924 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8008924:	b480      	push	{r7}
 8008926:	b085      	sub	sp, #20
 8008928:	af00      	add	r7, sp, #0
 800892a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800892c:	2300      	movs	r3, #0
 800892e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008930:	68fb      	ldr	r3, [r7, #12]
 8008932:	3301      	adds	r3, #1
 8008934:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008936:	68fb      	ldr	r3, [r7, #12]
 8008938:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800893c:	d901      	bls.n	8008942 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800893e:	2303      	movs	r3, #3
 8008940:	e01b      	b.n	800897a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	691b      	ldr	r3, [r3, #16]
 8008946:	2b00      	cmp	r3, #0
 8008948:	daf2      	bge.n	8008930 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800894a:	2300      	movs	r3, #0
 800894c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	691b      	ldr	r3, [r3, #16]
 8008952:	f043 0201 	orr.w	r2, r3, #1
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800895a:	68fb      	ldr	r3, [r7, #12]
 800895c:	3301      	adds	r3, #1
 800895e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008960:	68fb      	ldr	r3, [r7, #12]
 8008962:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008966:	d901      	bls.n	800896c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8008968:	2303      	movs	r3, #3
 800896a:	e006      	b.n	800897a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	691b      	ldr	r3, [r3, #16]
 8008970:	f003 0301 	and.w	r3, r3, #1
 8008974:	2b01      	cmp	r3, #1
 8008976:	d0f0      	beq.n	800895a <USB_CoreReset+0x36>

  return HAL_OK;
 8008978:	2300      	movs	r3, #0
}
 800897a:	4618      	mov	r0, r3
 800897c:	3714      	adds	r7, #20
 800897e:	46bd      	mov	sp, r7
 8008980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008984:	4770      	bx	lr
	...

08008988 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008988:	b580      	push	{r7, lr}
 800898a:	b084      	sub	sp, #16
 800898c:	af00      	add	r7, sp, #0
 800898e:	6078      	str	r0, [r7, #4]
 8008990:	460b      	mov	r3, r1
 8008992:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8008994:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8008998:	f002 fc9e 	bl	800b2d8 <USBD_static_malloc>
 800899c:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800899e:	68fb      	ldr	r3, [r7, #12]
 80089a0:	2b00      	cmp	r3, #0
 80089a2:	d109      	bne.n	80089b8 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	32b0      	adds	r2, #176	@ 0xb0
 80089ae:	2100      	movs	r1, #0
 80089b0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 80089b4:	2302      	movs	r3, #2
 80089b6:	e0d4      	b.n	8008b62 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 80089b8:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 80089bc:	2100      	movs	r1, #0
 80089be:	68f8      	ldr	r0, [r7, #12]
 80089c0:	f003 fb0f 	bl	800bfe2 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	32b0      	adds	r2, #176	@ 0xb0
 80089ce:	68f9      	ldr	r1, [r7, #12]
 80089d0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	32b0      	adds	r2, #176	@ 0xb0
 80089de:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	7c1b      	ldrb	r3, [r3, #16]
 80089ec:	2b00      	cmp	r3, #0
 80089ee:	d138      	bne.n	8008a62 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80089f0:	4b5e      	ldr	r3, [pc, #376]	@ (8008b6c <USBD_CDC_Init+0x1e4>)
 80089f2:	7819      	ldrb	r1, [r3, #0]
 80089f4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80089f8:	2202      	movs	r2, #2
 80089fa:	6878      	ldr	r0, [r7, #4]
 80089fc:	f002 fb49 	bl	800b092 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8008a00:	4b5a      	ldr	r3, [pc, #360]	@ (8008b6c <USBD_CDC_Init+0x1e4>)
 8008a02:	781b      	ldrb	r3, [r3, #0]
 8008a04:	f003 020f 	and.w	r2, r3, #15
 8008a08:	6879      	ldr	r1, [r7, #4]
 8008a0a:	4613      	mov	r3, r2
 8008a0c:	009b      	lsls	r3, r3, #2
 8008a0e:	4413      	add	r3, r2
 8008a10:	009b      	lsls	r3, r3, #2
 8008a12:	440b      	add	r3, r1
 8008a14:	3324      	adds	r3, #36	@ 0x24
 8008a16:	2201      	movs	r2, #1
 8008a18:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8008a1a:	4b55      	ldr	r3, [pc, #340]	@ (8008b70 <USBD_CDC_Init+0x1e8>)
 8008a1c:	7819      	ldrb	r1, [r3, #0]
 8008a1e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008a22:	2202      	movs	r2, #2
 8008a24:	6878      	ldr	r0, [r7, #4]
 8008a26:	f002 fb34 	bl	800b092 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8008a2a:	4b51      	ldr	r3, [pc, #324]	@ (8008b70 <USBD_CDC_Init+0x1e8>)
 8008a2c:	781b      	ldrb	r3, [r3, #0]
 8008a2e:	f003 020f 	and.w	r2, r3, #15
 8008a32:	6879      	ldr	r1, [r7, #4]
 8008a34:	4613      	mov	r3, r2
 8008a36:	009b      	lsls	r3, r3, #2
 8008a38:	4413      	add	r3, r2
 8008a3a:	009b      	lsls	r3, r3, #2
 8008a3c:	440b      	add	r3, r1
 8008a3e:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8008a42:	2201      	movs	r2, #1
 8008a44:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8008a46:	4b4b      	ldr	r3, [pc, #300]	@ (8008b74 <USBD_CDC_Init+0x1ec>)
 8008a48:	781b      	ldrb	r3, [r3, #0]
 8008a4a:	f003 020f 	and.w	r2, r3, #15
 8008a4e:	6879      	ldr	r1, [r7, #4]
 8008a50:	4613      	mov	r3, r2
 8008a52:	009b      	lsls	r3, r3, #2
 8008a54:	4413      	add	r3, r2
 8008a56:	009b      	lsls	r3, r3, #2
 8008a58:	440b      	add	r3, r1
 8008a5a:	3326      	adds	r3, #38	@ 0x26
 8008a5c:	2210      	movs	r2, #16
 8008a5e:	801a      	strh	r2, [r3, #0]
 8008a60:	e035      	b.n	8008ace <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8008a62:	4b42      	ldr	r3, [pc, #264]	@ (8008b6c <USBD_CDC_Init+0x1e4>)
 8008a64:	7819      	ldrb	r1, [r3, #0]
 8008a66:	2340      	movs	r3, #64	@ 0x40
 8008a68:	2202      	movs	r2, #2
 8008a6a:	6878      	ldr	r0, [r7, #4]
 8008a6c:	f002 fb11 	bl	800b092 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8008a70:	4b3e      	ldr	r3, [pc, #248]	@ (8008b6c <USBD_CDC_Init+0x1e4>)
 8008a72:	781b      	ldrb	r3, [r3, #0]
 8008a74:	f003 020f 	and.w	r2, r3, #15
 8008a78:	6879      	ldr	r1, [r7, #4]
 8008a7a:	4613      	mov	r3, r2
 8008a7c:	009b      	lsls	r3, r3, #2
 8008a7e:	4413      	add	r3, r2
 8008a80:	009b      	lsls	r3, r3, #2
 8008a82:	440b      	add	r3, r1
 8008a84:	3324      	adds	r3, #36	@ 0x24
 8008a86:	2201      	movs	r2, #1
 8008a88:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8008a8a:	4b39      	ldr	r3, [pc, #228]	@ (8008b70 <USBD_CDC_Init+0x1e8>)
 8008a8c:	7819      	ldrb	r1, [r3, #0]
 8008a8e:	2340      	movs	r3, #64	@ 0x40
 8008a90:	2202      	movs	r2, #2
 8008a92:	6878      	ldr	r0, [r7, #4]
 8008a94:	f002 fafd 	bl	800b092 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8008a98:	4b35      	ldr	r3, [pc, #212]	@ (8008b70 <USBD_CDC_Init+0x1e8>)
 8008a9a:	781b      	ldrb	r3, [r3, #0]
 8008a9c:	f003 020f 	and.w	r2, r3, #15
 8008aa0:	6879      	ldr	r1, [r7, #4]
 8008aa2:	4613      	mov	r3, r2
 8008aa4:	009b      	lsls	r3, r3, #2
 8008aa6:	4413      	add	r3, r2
 8008aa8:	009b      	lsls	r3, r3, #2
 8008aaa:	440b      	add	r3, r1
 8008aac:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8008ab0:	2201      	movs	r2, #1
 8008ab2:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8008ab4:	4b2f      	ldr	r3, [pc, #188]	@ (8008b74 <USBD_CDC_Init+0x1ec>)
 8008ab6:	781b      	ldrb	r3, [r3, #0]
 8008ab8:	f003 020f 	and.w	r2, r3, #15
 8008abc:	6879      	ldr	r1, [r7, #4]
 8008abe:	4613      	mov	r3, r2
 8008ac0:	009b      	lsls	r3, r3, #2
 8008ac2:	4413      	add	r3, r2
 8008ac4:	009b      	lsls	r3, r3, #2
 8008ac6:	440b      	add	r3, r1
 8008ac8:	3326      	adds	r3, #38	@ 0x26
 8008aca:	2210      	movs	r2, #16
 8008acc:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8008ace:	4b29      	ldr	r3, [pc, #164]	@ (8008b74 <USBD_CDC_Init+0x1ec>)
 8008ad0:	7819      	ldrb	r1, [r3, #0]
 8008ad2:	2308      	movs	r3, #8
 8008ad4:	2203      	movs	r2, #3
 8008ad6:	6878      	ldr	r0, [r7, #4]
 8008ad8:	f002 fadb 	bl	800b092 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8008adc:	4b25      	ldr	r3, [pc, #148]	@ (8008b74 <USBD_CDC_Init+0x1ec>)
 8008ade:	781b      	ldrb	r3, [r3, #0]
 8008ae0:	f003 020f 	and.w	r2, r3, #15
 8008ae4:	6879      	ldr	r1, [r7, #4]
 8008ae6:	4613      	mov	r3, r2
 8008ae8:	009b      	lsls	r3, r3, #2
 8008aea:	4413      	add	r3, r2
 8008aec:	009b      	lsls	r3, r3, #2
 8008aee:	440b      	add	r3, r1
 8008af0:	3324      	adds	r3, #36	@ 0x24
 8008af2:	2201      	movs	r2, #1
 8008af4:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8008af6:	68fb      	ldr	r3, [r7, #12]
 8008af8:	2200      	movs	r2, #0
 8008afa:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008b04:	687a      	ldr	r2, [r7, #4]
 8008b06:	33b0      	adds	r3, #176	@ 0xb0
 8008b08:	009b      	lsls	r3, r3, #2
 8008b0a:	4413      	add	r3, r2
 8008b0c:	685b      	ldr	r3, [r3, #4]
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8008b12:	68fb      	ldr	r3, [r7, #12]
 8008b14:	2200      	movs	r2, #0
 8008b16:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8008b1a:	68fb      	ldr	r3, [r7, #12]
 8008b1c:	2200      	movs	r2, #0
 8008b1e:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 8008b22:	68fb      	ldr	r3, [r7, #12]
 8008b24:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8008b28:	2b00      	cmp	r3, #0
 8008b2a:	d101      	bne.n	8008b30 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8008b2c:	2302      	movs	r3, #2
 8008b2e:	e018      	b.n	8008b62 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	7c1b      	ldrb	r3, [r3, #16]
 8008b34:	2b00      	cmp	r3, #0
 8008b36:	d10a      	bne.n	8008b4e <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008b38:	4b0d      	ldr	r3, [pc, #52]	@ (8008b70 <USBD_CDC_Init+0x1e8>)
 8008b3a:	7819      	ldrb	r1, [r3, #0]
 8008b3c:	68fb      	ldr	r3, [r7, #12]
 8008b3e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008b42:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008b46:	6878      	ldr	r0, [r7, #4]
 8008b48:	f002 fb92 	bl	800b270 <USBD_LL_PrepareReceive>
 8008b4c:	e008      	b.n	8008b60 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008b4e:	4b08      	ldr	r3, [pc, #32]	@ (8008b70 <USBD_CDC_Init+0x1e8>)
 8008b50:	7819      	ldrb	r1, [r3, #0]
 8008b52:	68fb      	ldr	r3, [r7, #12]
 8008b54:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008b58:	2340      	movs	r3, #64	@ 0x40
 8008b5a:	6878      	ldr	r0, [r7, #4]
 8008b5c:	f002 fb88 	bl	800b270 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8008b60:	2300      	movs	r3, #0
}
 8008b62:	4618      	mov	r0, r3
 8008b64:	3710      	adds	r7, #16
 8008b66:	46bd      	mov	sp, r7
 8008b68:	bd80      	pop	{r7, pc}
 8008b6a:	bf00      	nop
 8008b6c:	20000097 	.word	0x20000097
 8008b70:	20000098 	.word	0x20000098
 8008b74:	20000099 	.word	0x20000099

08008b78 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008b78:	b580      	push	{r7, lr}
 8008b7a:	b082      	sub	sp, #8
 8008b7c:	af00      	add	r7, sp, #0
 8008b7e:	6078      	str	r0, [r7, #4]
 8008b80:	460b      	mov	r3, r1
 8008b82:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8008b84:	4b3a      	ldr	r3, [pc, #232]	@ (8008c70 <USBD_CDC_DeInit+0xf8>)
 8008b86:	781b      	ldrb	r3, [r3, #0]
 8008b88:	4619      	mov	r1, r3
 8008b8a:	6878      	ldr	r0, [r7, #4]
 8008b8c:	f002 faa7 	bl	800b0de <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8008b90:	4b37      	ldr	r3, [pc, #220]	@ (8008c70 <USBD_CDC_DeInit+0xf8>)
 8008b92:	781b      	ldrb	r3, [r3, #0]
 8008b94:	f003 020f 	and.w	r2, r3, #15
 8008b98:	6879      	ldr	r1, [r7, #4]
 8008b9a:	4613      	mov	r3, r2
 8008b9c:	009b      	lsls	r3, r3, #2
 8008b9e:	4413      	add	r3, r2
 8008ba0:	009b      	lsls	r3, r3, #2
 8008ba2:	440b      	add	r3, r1
 8008ba4:	3324      	adds	r3, #36	@ 0x24
 8008ba6:	2200      	movs	r2, #0
 8008ba8:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8008baa:	4b32      	ldr	r3, [pc, #200]	@ (8008c74 <USBD_CDC_DeInit+0xfc>)
 8008bac:	781b      	ldrb	r3, [r3, #0]
 8008bae:	4619      	mov	r1, r3
 8008bb0:	6878      	ldr	r0, [r7, #4]
 8008bb2:	f002 fa94 	bl	800b0de <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8008bb6:	4b2f      	ldr	r3, [pc, #188]	@ (8008c74 <USBD_CDC_DeInit+0xfc>)
 8008bb8:	781b      	ldrb	r3, [r3, #0]
 8008bba:	f003 020f 	and.w	r2, r3, #15
 8008bbe:	6879      	ldr	r1, [r7, #4]
 8008bc0:	4613      	mov	r3, r2
 8008bc2:	009b      	lsls	r3, r3, #2
 8008bc4:	4413      	add	r3, r2
 8008bc6:	009b      	lsls	r3, r3, #2
 8008bc8:	440b      	add	r3, r1
 8008bca:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8008bce:	2200      	movs	r2, #0
 8008bd0:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8008bd2:	4b29      	ldr	r3, [pc, #164]	@ (8008c78 <USBD_CDC_DeInit+0x100>)
 8008bd4:	781b      	ldrb	r3, [r3, #0]
 8008bd6:	4619      	mov	r1, r3
 8008bd8:	6878      	ldr	r0, [r7, #4]
 8008bda:	f002 fa80 	bl	800b0de <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8008bde:	4b26      	ldr	r3, [pc, #152]	@ (8008c78 <USBD_CDC_DeInit+0x100>)
 8008be0:	781b      	ldrb	r3, [r3, #0]
 8008be2:	f003 020f 	and.w	r2, r3, #15
 8008be6:	6879      	ldr	r1, [r7, #4]
 8008be8:	4613      	mov	r3, r2
 8008bea:	009b      	lsls	r3, r3, #2
 8008bec:	4413      	add	r3, r2
 8008bee:	009b      	lsls	r3, r3, #2
 8008bf0:	440b      	add	r3, r1
 8008bf2:	3324      	adds	r3, #36	@ 0x24
 8008bf4:	2200      	movs	r2, #0
 8008bf6:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8008bf8:	4b1f      	ldr	r3, [pc, #124]	@ (8008c78 <USBD_CDC_DeInit+0x100>)
 8008bfa:	781b      	ldrb	r3, [r3, #0]
 8008bfc:	f003 020f 	and.w	r2, r3, #15
 8008c00:	6879      	ldr	r1, [r7, #4]
 8008c02:	4613      	mov	r3, r2
 8008c04:	009b      	lsls	r3, r3, #2
 8008c06:	4413      	add	r3, r2
 8008c08:	009b      	lsls	r3, r3, #2
 8008c0a:	440b      	add	r3, r1
 8008c0c:	3326      	adds	r3, #38	@ 0x26
 8008c0e:	2200      	movs	r2, #0
 8008c10:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	32b0      	adds	r2, #176	@ 0xb0
 8008c1c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008c20:	2b00      	cmp	r3, #0
 8008c22:	d01f      	beq.n	8008c64 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008c2a:	687a      	ldr	r2, [r7, #4]
 8008c2c:	33b0      	adds	r3, #176	@ 0xb0
 8008c2e:	009b      	lsls	r3, r3, #2
 8008c30:	4413      	add	r3, r2
 8008c32:	685b      	ldr	r3, [r3, #4]
 8008c34:	685b      	ldr	r3, [r3, #4]
 8008c36:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	32b0      	adds	r2, #176	@ 0xb0
 8008c42:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008c46:	4618      	mov	r0, r3
 8008c48:	f002 fb54 	bl	800b2f4 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	32b0      	adds	r2, #176	@ 0xb0
 8008c56:	2100      	movs	r1, #0
 8008c58:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	2200      	movs	r2, #0
 8008c60:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8008c64:	2300      	movs	r3, #0
}
 8008c66:	4618      	mov	r0, r3
 8008c68:	3708      	adds	r7, #8
 8008c6a:	46bd      	mov	sp, r7
 8008c6c:	bd80      	pop	{r7, pc}
 8008c6e:	bf00      	nop
 8008c70:	20000097 	.word	0x20000097
 8008c74:	20000098 	.word	0x20000098
 8008c78:	20000099 	.word	0x20000099

08008c7c <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8008c7c:	b580      	push	{r7, lr}
 8008c7e:	b086      	sub	sp, #24
 8008c80:	af00      	add	r7, sp, #0
 8008c82:	6078      	str	r0, [r7, #4]
 8008c84:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	32b0      	adds	r2, #176	@ 0xb0
 8008c90:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008c94:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8008c96:	2300      	movs	r3, #0
 8008c98:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8008c9a:	2300      	movs	r3, #0
 8008c9c:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8008c9e:	2300      	movs	r3, #0
 8008ca0:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8008ca2:	693b      	ldr	r3, [r7, #16]
 8008ca4:	2b00      	cmp	r3, #0
 8008ca6:	d101      	bne.n	8008cac <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8008ca8:	2303      	movs	r3, #3
 8008caa:	e0bf      	b.n	8008e2c <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008cac:	683b      	ldr	r3, [r7, #0]
 8008cae:	781b      	ldrb	r3, [r3, #0]
 8008cb0:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008cb4:	2b00      	cmp	r3, #0
 8008cb6:	d050      	beq.n	8008d5a <USBD_CDC_Setup+0xde>
 8008cb8:	2b20      	cmp	r3, #32
 8008cba:	f040 80af 	bne.w	8008e1c <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8008cbe:	683b      	ldr	r3, [r7, #0]
 8008cc0:	88db      	ldrh	r3, [r3, #6]
 8008cc2:	2b00      	cmp	r3, #0
 8008cc4:	d03a      	beq.n	8008d3c <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8008cc6:	683b      	ldr	r3, [r7, #0]
 8008cc8:	781b      	ldrb	r3, [r3, #0]
 8008cca:	b25b      	sxtb	r3, r3
 8008ccc:	2b00      	cmp	r3, #0
 8008cce:	da1b      	bge.n	8008d08 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008cd6:	687a      	ldr	r2, [r7, #4]
 8008cd8:	33b0      	adds	r3, #176	@ 0xb0
 8008cda:	009b      	lsls	r3, r3, #2
 8008cdc:	4413      	add	r3, r2
 8008cde:	685b      	ldr	r3, [r3, #4]
 8008ce0:	689b      	ldr	r3, [r3, #8]
 8008ce2:	683a      	ldr	r2, [r7, #0]
 8008ce4:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8008ce6:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8008ce8:	683a      	ldr	r2, [r7, #0]
 8008cea:	88d2      	ldrh	r2, [r2, #6]
 8008cec:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8008cee:	683b      	ldr	r3, [r7, #0]
 8008cf0:	88db      	ldrh	r3, [r3, #6]
 8008cf2:	2b07      	cmp	r3, #7
 8008cf4:	bf28      	it	cs
 8008cf6:	2307      	movcs	r3, #7
 8008cf8:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8008cfa:	693b      	ldr	r3, [r7, #16]
 8008cfc:	89fa      	ldrh	r2, [r7, #14]
 8008cfe:	4619      	mov	r1, r3
 8008d00:	6878      	ldr	r0, [r7, #4]
 8008d02:	f001 fd93 	bl	800a82c <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8008d06:	e090      	b.n	8008e2a <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8008d08:	683b      	ldr	r3, [r7, #0]
 8008d0a:	785a      	ldrb	r2, [r3, #1]
 8008d0c:	693b      	ldr	r3, [r7, #16]
 8008d0e:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8008d12:	683b      	ldr	r3, [r7, #0]
 8008d14:	88db      	ldrh	r3, [r3, #6]
 8008d16:	2b3f      	cmp	r3, #63	@ 0x3f
 8008d18:	d803      	bhi.n	8008d22 <USBD_CDC_Setup+0xa6>
 8008d1a:	683b      	ldr	r3, [r7, #0]
 8008d1c:	88db      	ldrh	r3, [r3, #6]
 8008d1e:	b2da      	uxtb	r2, r3
 8008d20:	e000      	b.n	8008d24 <USBD_CDC_Setup+0xa8>
 8008d22:	2240      	movs	r2, #64	@ 0x40
 8008d24:	693b      	ldr	r3, [r7, #16]
 8008d26:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8008d2a:	6939      	ldr	r1, [r7, #16]
 8008d2c:	693b      	ldr	r3, [r7, #16]
 8008d2e:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 8008d32:	461a      	mov	r2, r3
 8008d34:	6878      	ldr	r0, [r7, #4]
 8008d36:	f001 fda5 	bl	800a884 <USBD_CtlPrepareRx>
      break;
 8008d3a:	e076      	b.n	8008e2a <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008d42:	687a      	ldr	r2, [r7, #4]
 8008d44:	33b0      	adds	r3, #176	@ 0xb0
 8008d46:	009b      	lsls	r3, r3, #2
 8008d48:	4413      	add	r3, r2
 8008d4a:	685b      	ldr	r3, [r3, #4]
 8008d4c:	689b      	ldr	r3, [r3, #8]
 8008d4e:	683a      	ldr	r2, [r7, #0]
 8008d50:	7850      	ldrb	r0, [r2, #1]
 8008d52:	2200      	movs	r2, #0
 8008d54:	6839      	ldr	r1, [r7, #0]
 8008d56:	4798      	blx	r3
      break;
 8008d58:	e067      	b.n	8008e2a <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008d5a:	683b      	ldr	r3, [r7, #0]
 8008d5c:	785b      	ldrb	r3, [r3, #1]
 8008d5e:	2b0b      	cmp	r3, #11
 8008d60:	d851      	bhi.n	8008e06 <USBD_CDC_Setup+0x18a>
 8008d62:	a201      	add	r2, pc, #4	@ (adr r2, 8008d68 <USBD_CDC_Setup+0xec>)
 8008d64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d68:	08008d99 	.word	0x08008d99
 8008d6c:	08008e15 	.word	0x08008e15
 8008d70:	08008e07 	.word	0x08008e07
 8008d74:	08008e07 	.word	0x08008e07
 8008d78:	08008e07 	.word	0x08008e07
 8008d7c:	08008e07 	.word	0x08008e07
 8008d80:	08008e07 	.word	0x08008e07
 8008d84:	08008e07 	.word	0x08008e07
 8008d88:	08008e07 	.word	0x08008e07
 8008d8c:	08008e07 	.word	0x08008e07
 8008d90:	08008dc3 	.word	0x08008dc3
 8008d94:	08008ded 	.word	0x08008ded
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008d9e:	b2db      	uxtb	r3, r3
 8008da0:	2b03      	cmp	r3, #3
 8008da2:	d107      	bne.n	8008db4 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8008da4:	f107 030a 	add.w	r3, r7, #10
 8008da8:	2202      	movs	r2, #2
 8008daa:	4619      	mov	r1, r3
 8008dac:	6878      	ldr	r0, [r7, #4]
 8008dae:	f001 fd3d 	bl	800a82c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008db2:	e032      	b.n	8008e1a <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8008db4:	6839      	ldr	r1, [r7, #0]
 8008db6:	6878      	ldr	r0, [r7, #4]
 8008db8:	f001 fcbb 	bl	800a732 <USBD_CtlError>
            ret = USBD_FAIL;
 8008dbc:	2303      	movs	r3, #3
 8008dbe:	75fb      	strb	r3, [r7, #23]
          break;
 8008dc0:	e02b      	b.n	8008e1a <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008dc8:	b2db      	uxtb	r3, r3
 8008dca:	2b03      	cmp	r3, #3
 8008dcc:	d107      	bne.n	8008dde <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8008dce:	f107 030d 	add.w	r3, r7, #13
 8008dd2:	2201      	movs	r2, #1
 8008dd4:	4619      	mov	r1, r3
 8008dd6:	6878      	ldr	r0, [r7, #4]
 8008dd8:	f001 fd28 	bl	800a82c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008ddc:	e01d      	b.n	8008e1a <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8008dde:	6839      	ldr	r1, [r7, #0]
 8008de0:	6878      	ldr	r0, [r7, #4]
 8008de2:	f001 fca6 	bl	800a732 <USBD_CtlError>
            ret = USBD_FAIL;
 8008de6:	2303      	movs	r3, #3
 8008de8:	75fb      	strb	r3, [r7, #23]
          break;
 8008dea:	e016      	b.n	8008e1a <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008df2:	b2db      	uxtb	r3, r3
 8008df4:	2b03      	cmp	r3, #3
 8008df6:	d00f      	beq.n	8008e18 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8008df8:	6839      	ldr	r1, [r7, #0]
 8008dfa:	6878      	ldr	r0, [r7, #4]
 8008dfc:	f001 fc99 	bl	800a732 <USBD_CtlError>
            ret = USBD_FAIL;
 8008e00:	2303      	movs	r3, #3
 8008e02:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8008e04:	e008      	b.n	8008e18 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8008e06:	6839      	ldr	r1, [r7, #0]
 8008e08:	6878      	ldr	r0, [r7, #4]
 8008e0a:	f001 fc92 	bl	800a732 <USBD_CtlError>
          ret = USBD_FAIL;
 8008e0e:	2303      	movs	r3, #3
 8008e10:	75fb      	strb	r3, [r7, #23]
          break;
 8008e12:	e002      	b.n	8008e1a <USBD_CDC_Setup+0x19e>
          break;
 8008e14:	bf00      	nop
 8008e16:	e008      	b.n	8008e2a <USBD_CDC_Setup+0x1ae>
          break;
 8008e18:	bf00      	nop
      }
      break;
 8008e1a:	e006      	b.n	8008e2a <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8008e1c:	6839      	ldr	r1, [r7, #0]
 8008e1e:	6878      	ldr	r0, [r7, #4]
 8008e20:	f001 fc87 	bl	800a732 <USBD_CtlError>
      ret = USBD_FAIL;
 8008e24:	2303      	movs	r3, #3
 8008e26:	75fb      	strb	r3, [r7, #23]
      break;
 8008e28:	bf00      	nop
  }

  return (uint8_t)ret;
 8008e2a:	7dfb      	ldrb	r3, [r7, #23]
}
 8008e2c:	4618      	mov	r0, r3
 8008e2e:	3718      	adds	r7, #24
 8008e30:	46bd      	mov	sp, r7
 8008e32:	bd80      	pop	{r7, pc}

08008e34 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008e34:	b580      	push	{r7, lr}
 8008e36:	b084      	sub	sp, #16
 8008e38:	af00      	add	r7, sp, #0
 8008e3a:	6078      	str	r0, [r7, #4]
 8008e3c:	460b      	mov	r3, r1
 8008e3e:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008e46:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	32b0      	adds	r2, #176	@ 0xb0
 8008e52:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008e56:	2b00      	cmp	r3, #0
 8008e58:	d101      	bne.n	8008e5e <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8008e5a:	2303      	movs	r3, #3
 8008e5c:	e065      	b.n	8008f2a <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	32b0      	adds	r2, #176	@ 0xb0
 8008e68:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008e6c:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8008e6e:	78fb      	ldrb	r3, [r7, #3]
 8008e70:	f003 020f 	and.w	r2, r3, #15
 8008e74:	6879      	ldr	r1, [r7, #4]
 8008e76:	4613      	mov	r3, r2
 8008e78:	009b      	lsls	r3, r3, #2
 8008e7a:	4413      	add	r3, r2
 8008e7c:	009b      	lsls	r3, r3, #2
 8008e7e:	440b      	add	r3, r1
 8008e80:	3318      	adds	r3, #24
 8008e82:	681b      	ldr	r3, [r3, #0]
 8008e84:	2b00      	cmp	r3, #0
 8008e86:	d02f      	beq.n	8008ee8 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8008e88:	78fb      	ldrb	r3, [r7, #3]
 8008e8a:	f003 020f 	and.w	r2, r3, #15
 8008e8e:	6879      	ldr	r1, [r7, #4]
 8008e90:	4613      	mov	r3, r2
 8008e92:	009b      	lsls	r3, r3, #2
 8008e94:	4413      	add	r3, r2
 8008e96:	009b      	lsls	r3, r3, #2
 8008e98:	440b      	add	r3, r1
 8008e9a:	3318      	adds	r3, #24
 8008e9c:	681a      	ldr	r2, [r3, #0]
 8008e9e:	78fb      	ldrb	r3, [r7, #3]
 8008ea0:	f003 010f 	and.w	r1, r3, #15
 8008ea4:	68f8      	ldr	r0, [r7, #12]
 8008ea6:	460b      	mov	r3, r1
 8008ea8:	00db      	lsls	r3, r3, #3
 8008eaa:	440b      	add	r3, r1
 8008eac:	009b      	lsls	r3, r3, #2
 8008eae:	4403      	add	r3, r0
 8008eb0:	331c      	adds	r3, #28
 8008eb2:	681b      	ldr	r3, [r3, #0]
 8008eb4:	fbb2 f1f3 	udiv	r1, r2, r3
 8008eb8:	fb01 f303 	mul.w	r3, r1, r3
 8008ebc:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8008ebe:	2b00      	cmp	r3, #0
 8008ec0:	d112      	bne.n	8008ee8 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8008ec2:	78fb      	ldrb	r3, [r7, #3]
 8008ec4:	f003 020f 	and.w	r2, r3, #15
 8008ec8:	6879      	ldr	r1, [r7, #4]
 8008eca:	4613      	mov	r3, r2
 8008ecc:	009b      	lsls	r3, r3, #2
 8008ece:	4413      	add	r3, r2
 8008ed0:	009b      	lsls	r3, r3, #2
 8008ed2:	440b      	add	r3, r1
 8008ed4:	3318      	adds	r3, #24
 8008ed6:	2200      	movs	r2, #0
 8008ed8:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8008eda:	78f9      	ldrb	r1, [r7, #3]
 8008edc:	2300      	movs	r3, #0
 8008ede:	2200      	movs	r2, #0
 8008ee0:	6878      	ldr	r0, [r7, #4]
 8008ee2:	f002 f9a4 	bl	800b22e <USBD_LL_Transmit>
 8008ee6:	e01f      	b.n	8008f28 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8008ee8:	68bb      	ldr	r3, [r7, #8]
 8008eea:	2200      	movs	r2, #0
 8008eec:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008ef6:	687a      	ldr	r2, [r7, #4]
 8008ef8:	33b0      	adds	r3, #176	@ 0xb0
 8008efa:	009b      	lsls	r3, r3, #2
 8008efc:	4413      	add	r3, r2
 8008efe:	685b      	ldr	r3, [r3, #4]
 8008f00:	691b      	ldr	r3, [r3, #16]
 8008f02:	2b00      	cmp	r3, #0
 8008f04:	d010      	beq.n	8008f28 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008f0c:	687a      	ldr	r2, [r7, #4]
 8008f0e:	33b0      	adds	r3, #176	@ 0xb0
 8008f10:	009b      	lsls	r3, r3, #2
 8008f12:	4413      	add	r3, r2
 8008f14:	685b      	ldr	r3, [r3, #4]
 8008f16:	691b      	ldr	r3, [r3, #16]
 8008f18:	68ba      	ldr	r2, [r7, #8]
 8008f1a:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 8008f1e:	68ba      	ldr	r2, [r7, #8]
 8008f20:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8008f24:	78fa      	ldrb	r2, [r7, #3]
 8008f26:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8008f28:	2300      	movs	r3, #0
}
 8008f2a:	4618      	mov	r0, r3
 8008f2c:	3710      	adds	r7, #16
 8008f2e:	46bd      	mov	sp, r7
 8008f30:	bd80      	pop	{r7, pc}

08008f32 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008f32:	b580      	push	{r7, lr}
 8008f34:	b084      	sub	sp, #16
 8008f36:	af00      	add	r7, sp, #0
 8008f38:	6078      	str	r0, [r7, #4]
 8008f3a:	460b      	mov	r3, r1
 8008f3c:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	32b0      	adds	r2, #176	@ 0xb0
 8008f48:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008f4c:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	32b0      	adds	r2, #176	@ 0xb0
 8008f58:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008f5c:	2b00      	cmp	r3, #0
 8008f5e:	d101      	bne.n	8008f64 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8008f60:	2303      	movs	r3, #3
 8008f62:	e01a      	b.n	8008f9a <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8008f64:	78fb      	ldrb	r3, [r7, #3]
 8008f66:	4619      	mov	r1, r3
 8008f68:	6878      	ldr	r0, [r7, #4]
 8008f6a:	f002 f9a2 	bl	800b2b2 <USBD_LL_GetRxDataSize>
 8008f6e:	4602      	mov	r2, r0
 8008f70:	68fb      	ldr	r3, [r7, #12]
 8008f72:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008f7c:	687a      	ldr	r2, [r7, #4]
 8008f7e:	33b0      	adds	r3, #176	@ 0xb0
 8008f80:	009b      	lsls	r3, r3, #2
 8008f82:	4413      	add	r3, r2
 8008f84:	685b      	ldr	r3, [r3, #4]
 8008f86:	68db      	ldr	r3, [r3, #12]
 8008f88:	68fa      	ldr	r2, [r7, #12]
 8008f8a:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8008f8e:	68fa      	ldr	r2, [r7, #12]
 8008f90:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8008f94:	4611      	mov	r1, r2
 8008f96:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8008f98:	2300      	movs	r3, #0
}
 8008f9a:	4618      	mov	r0, r3
 8008f9c:	3710      	adds	r7, #16
 8008f9e:	46bd      	mov	sp, r7
 8008fa0:	bd80      	pop	{r7, pc}

08008fa2 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8008fa2:	b580      	push	{r7, lr}
 8008fa4:	b084      	sub	sp, #16
 8008fa6:	af00      	add	r7, sp, #0
 8008fa8:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	32b0      	adds	r2, #176	@ 0xb0
 8008fb4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008fb8:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8008fba:	68fb      	ldr	r3, [r7, #12]
 8008fbc:	2b00      	cmp	r3, #0
 8008fbe:	d101      	bne.n	8008fc4 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8008fc0:	2303      	movs	r3, #3
 8008fc2:	e024      	b.n	800900e <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008fca:	687a      	ldr	r2, [r7, #4]
 8008fcc:	33b0      	adds	r3, #176	@ 0xb0
 8008fce:	009b      	lsls	r3, r3, #2
 8008fd0:	4413      	add	r3, r2
 8008fd2:	685b      	ldr	r3, [r3, #4]
 8008fd4:	2b00      	cmp	r3, #0
 8008fd6:	d019      	beq.n	800900c <USBD_CDC_EP0_RxReady+0x6a>
 8008fd8:	68fb      	ldr	r3, [r7, #12]
 8008fda:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8008fde:	2bff      	cmp	r3, #255	@ 0xff
 8008fe0:	d014      	beq.n	800900c <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008fe8:	687a      	ldr	r2, [r7, #4]
 8008fea:	33b0      	adds	r3, #176	@ 0xb0
 8008fec:	009b      	lsls	r3, r3, #2
 8008fee:	4413      	add	r3, r2
 8008ff0:	685b      	ldr	r3, [r3, #4]
 8008ff2:	689b      	ldr	r3, [r3, #8]
 8008ff4:	68fa      	ldr	r2, [r7, #12]
 8008ff6:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 8008ffa:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8008ffc:	68fa      	ldr	r2, [r7, #12]
 8008ffe:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8009002:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8009004:	68fb      	ldr	r3, [r7, #12]
 8009006:	22ff      	movs	r2, #255	@ 0xff
 8009008:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800900c:	2300      	movs	r3, #0
}
 800900e:	4618      	mov	r0, r3
 8009010:	3710      	adds	r7, #16
 8009012:	46bd      	mov	sp, r7
 8009014:	bd80      	pop	{r7, pc}
	...

08009018 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8009018:	b580      	push	{r7, lr}
 800901a:	b086      	sub	sp, #24
 800901c:	af00      	add	r7, sp, #0
 800901e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8009020:	2182      	movs	r1, #130	@ 0x82
 8009022:	4818      	ldr	r0, [pc, #96]	@ (8009084 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8009024:	f000 fd4f 	bl	8009ac6 <USBD_GetEpDesc>
 8009028:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800902a:	2101      	movs	r1, #1
 800902c:	4815      	ldr	r0, [pc, #84]	@ (8009084 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800902e:	f000 fd4a 	bl	8009ac6 <USBD_GetEpDesc>
 8009032:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8009034:	2181      	movs	r1, #129	@ 0x81
 8009036:	4813      	ldr	r0, [pc, #76]	@ (8009084 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8009038:	f000 fd45 	bl	8009ac6 <USBD_GetEpDesc>
 800903c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800903e:	697b      	ldr	r3, [r7, #20]
 8009040:	2b00      	cmp	r3, #0
 8009042:	d002      	beq.n	800904a <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8009044:	697b      	ldr	r3, [r7, #20]
 8009046:	2210      	movs	r2, #16
 8009048:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800904a:	693b      	ldr	r3, [r7, #16]
 800904c:	2b00      	cmp	r3, #0
 800904e:	d006      	beq.n	800905e <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8009050:	693b      	ldr	r3, [r7, #16]
 8009052:	2200      	movs	r2, #0
 8009054:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009058:	711a      	strb	r2, [r3, #4]
 800905a:	2200      	movs	r2, #0
 800905c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800905e:	68fb      	ldr	r3, [r7, #12]
 8009060:	2b00      	cmp	r3, #0
 8009062:	d006      	beq.n	8009072 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8009064:	68fb      	ldr	r3, [r7, #12]
 8009066:	2200      	movs	r2, #0
 8009068:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800906c:	711a      	strb	r2, [r3, #4]
 800906e:	2200      	movs	r2, #0
 8009070:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	2243      	movs	r2, #67	@ 0x43
 8009076:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8009078:	4b02      	ldr	r3, [pc, #8]	@ (8009084 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800907a:	4618      	mov	r0, r3
 800907c:	3718      	adds	r7, #24
 800907e:	46bd      	mov	sp, r7
 8009080:	bd80      	pop	{r7, pc}
 8009082:	bf00      	nop
 8009084:	20000054 	.word	0x20000054

08009088 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8009088:	b580      	push	{r7, lr}
 800908a:	b086      	sub	sp, #24
 800908c:	af00      	add	r7, sp, #0
 800908e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8009090:	2182      	movs	r1, #130	@ 0x82
 8009092:	4818      	ldr	r0, [pc, #96]	@ (80090f4 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8009094:	f000 fd17 	bl	8009ac6 <USBD_GetEpDesc>
 8009098:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800909a:	2101      	movs	r1, #1
 800909c:	4815      	ldr	r0, [pc, #84]	@ (80090f4 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800909e:	f000 fd12 	bl	8009ac6 <USBD_GetEpDesc>
 80090a2:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80090a4:	2181      	movs	r1, #129	@ 0x81
 80090a6:	4813      	ldr	r0, [pc, #76]	@ (80090f4 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80090a8:	f000 fd0d 	bl	8009ac6 <USBD_GetEpDesc>
 80090ac:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80090ae:	697b      	ldr	r3, [r7, #20]
 80090b0:	2b00      	cmp	r3, #0
 80090b2:	d002      	beq.n	80090ba <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 80090b4:	697b      	ldr	r3, [r7, #20]
 80090b6:	2210      	movs	r2, #16
 80090b8:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80090ba:	693b      	ldr	r3, [r7, #16]
 80090bc:	2b00      	cmp	r3, #0
 80090be:	d006      	beq.n	80090ce <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 80090c0:	693b      	ldr	r3, [r7, #16]
 80090c2:	2200      	movs	r2, #0
 80090c4:	711a      	strb	r2, [r3, #4]
 80090c6:	2200      	movs	r2, #0
 80090c8:	f042 0202 	orr.w	r2, r2, #2
 80090cc:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80090ce:	68fb      	ldr	r3, [r7, #12]
 80090d0:	2b00      	cmp	r3, #0
 80090d2:	d006      	beq.n	80090e2 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 80090d4:	68fb      	ldr	r3, [r7, #12]
 80090d6:	2200      	movs	r2, #0
 80090d8:	711a      	strb	r2, [r3, #4]
 80090da:	2200      	movs	r2, #0
 80090dc:	f042 0202 	orr.w	r2, r2, #2
 80090e0:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	2243      	movs	r2, #67	@ 0x43
 80090e6:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80090e8:	4b02      	ldr	r3, [pc, #8]	@ (80090f4 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 80090ea:	4618      	mov	r0, r3
 80090ec:	3718      	adds	r7, #24
 80090ee:	46bd      	mov	sp, r7
 80090f0:	bd80      	pop	{r7, pc}
 80090f2:	bf00      	nop
 80090f4:	20000054 	.word	0x20000054

080090f8 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80090f8:	b580      	push	{r7, lr}
 80090fa:	b086      	sub	sp, #24
 80090fc:	af00      	add	r7, sp, #0
 80090fe:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8009100:	2182      	movs	r1, #130	@ 0x82
 8009102:	4818      	ldr	r0, [pc, #96]	@ (8009164 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8009104:	f000 fcdf 	bl	8009ac6 <USBD_GetEpDesc>
 8009108:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800910a:	2101      	movs	r1, #1
 800910c:	4815      	ldr	r0, [pc, #84]	@ (8009164 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800910e:	f000 fcda 	bl	8009ac6 <USBD_GetEpDesc>
 8009112:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8009114:	2181      	movs	r1, #129	@ 0x81
 8009116:	4813      	ldr	r0, [pc, #76]	@ (8009164 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8009118:	f000 fcd5 	bl	8009ac6 <USBD_GetEpDesc>
 800911c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800911e:	697b      	ldr	r3, [r7, #20]
 8009120:	2b00      	cmp	r3, #0
 8009122:	d002      	beq.n	800912a <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8009124:	697b      	ldr	r3, [r7, #20]
 8009126:	2210      	movs	r2, #16
 8009128:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800912a:	693b      	ldr	r3, [r7, #16]
 800912c:	2b00      	cmp	r3, #0
 800912e:	d006      	beq.n	800913e <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8009130:	693b      	ldr	r3, [r7, #16]
 8009132:	2200      	movs	r2, #0
 8009134:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009138:	711a      	strb	r2, [r3, #4]
 800913a:	2200      	movs	r2, #0
 800913c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800913e:	68fb      	ldr	r3, [r7, #12]
 8009140:	2b00      	cmp	r3, #0
 8009142:	d006      	beq.n	8009152 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8009144:	68fb      	ldr	r3, [r7, #12]
 8009146:	2200      	movs	r2, #0
 8009148:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800914c:	711a      	strb	r2, [r3, #4]
 800914e:	2200      	movs	r2, #0
 8009150:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	2243      	movs	r2, #67	@ 0x43
 8009156:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8009158:	4b02      	ldr	r3, [pc, #8]	@ (8009164 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800915a:	4618      	mov	r0, r3
 800915c:	3718      	adds	r7, #24
 800915e:	46bd      	mov	sp, r7
 8009160:	bd80      	pop	{r7, pc}
 8009162:	bf00      	nop
 8009164:	20000054 	.word	0x20000054

08009168 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8009168:	b480      	push	{r7}
 800916a:	b083      	sub	sp, #12
 800916c:	af00      	add	r7, sp, #0
 800916e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	220a      	movs	r2, #10
 8009174:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8009176:	4b03      	ldr	r3, [pc, #12]	@ (8009184 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8009178:	4618      	mov	r0, r3
 800917a:	370c      	adds	r7, #12
 800917c:	46bd      	mov	sp, r7
 800917e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009182:	4770      	bx	lr
 8009184:	20000010 	.word	0x20000010

08009188 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8009188:	b480      	push	{r7}
 800918a:	b083      	sub	sp, #12
 800918c:	af00      	add	r7, sp, #0
 800918e:	6078      	str	r0, [r7, #4]
 8009190:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8009192:	683b      	ldr	r3, [r7, #0]
 8009194:	2b00      	cmp	r3, #0
 8009196:	d101      	bne.n	800919c <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8009198:	2303      	movs	r3, #3
 800919a:	e009      	b.n	80091b0 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80091a2:	687a      	ldr	r2, [r7, #4]
 80091a4:	33b0      	adds	r3, #176	@ 0xb0
 80091a6:	009b      	lsls	r3, r3, #2
 80091a8:	4413      	add	r3, r2
 80091aa:	683a      	ldr	r2, [r7, #0]
 80091ac:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 80091ae:	2300      	movs	r3, #0
}
 80091b0:	4618      	mov	r0, r3
 80091b2:	370c      	adds	r7, #12
 80091b4:	46bd      	mov	sp, r7
 80091b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091ba:	4770      	bx	lr

080091bc <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 80091bc:	b480      	push	{r7}
 80091be:	b087      	sub	sp, #28
 80091c0:	af00      	add	r7, sp, #0
 80091c2:	60f8      	str	r0, [r7, #12]
 80091c4:	60b9      	str	r1, [r7, #8]
 80091c6:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80091c8:	68fb      	ldr	r3, [r7, #12]
 80091ca:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80091ce:	68fb      	ldr	r3, [r7, #12]
 80091d0:	32b0      	adds	r2, #176	@ 0xb0
 80091d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80091d6:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 80091d8:	697b      	ldr	r3, [r7, #20]
 80091da:	2b00      	cmp	r3, #0
 80091dc:	d101      	bne.n	80091e2 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 80091de:	2303      	movs	r3, #3
 80091e0:	e008      	b.n	80091f4 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 80091e2:	697b      	ldr	r3, [r7, #20]
 80091e4:	68ba      	ldr	r2, [r7, #8]
 80091e6:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 80091ea:	697b      	ldr	r3, [r7, #20]
 80091ec:	687a      	ldr	r2, [r7, #4]
 80091ee:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 80091f2:	2300      	movs	r3, #0
}
 80091f4:	4618      	mov	r0, r3
 80091f6:	371c      	adds	r7, #28
 80091f8:	46bd      	mov	sp, r7
 80091fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091fe:	4770      	bx	lr

08009200 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8009200:	b480      	push	{r7}
 8009202:	b085      	sub	sp, #20
 8009204:	af00      	add	r7, sp, #0
 8009206:	6078      	str	r0, [r7, #4]
 8009208:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	32b0      	adds	r2, #176	@ 0xb0
 8009214:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009218:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800921a:	68fb      	ldr	r3, [r7, #12]
 800921c:	2b00      	cmp	r3, #0
 800921e:	d101      	bne.n	8009224 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8009220:	2303      	movs	r3, #3
 8009222:	e004      	b.n	800922e <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8009224:	68fb      	ldr	r3, [r7, #12]
 8009226:	683a      	ldr	r2, [r7, #0]
 8009228:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800922c:	2300      	movs	r3, #0
}
 800922e:	4618      	mov	r0, r3
 8009230:	3714      	adds	r7, #20
 8009232:	46bd      	mov	sp, r7
 8009234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009238:	4770      	bx	lr
	...

0800923c <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800923c:	b580      	push	{r7, lr}
 800923e:	b084      	sub	sp, #16
 8009240:	af00      	add	r7, sp, #0
 8009242:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	32b0      	adds	r2, #176	@ 0xb0
 800924e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009252:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 8009254:	2301      	movs	r3, #1
 8009256:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8009258:	68bb      	ldr	r3, [r7, #8]
 800925a:	2b00      	cmp	r3, #0
 800925c:	d101      	bne.n	8009262 <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800925e:	2303      	movs	r3, #3
 8009260:	e025      	b.n	80092ae <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 8009262:	68bb      	ldr	r3, [r7, #8]
 8009264:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8009268:	2b00      	cmp	r3, #0
 800926a:	d11f      	bne.n	80092ac <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800926c:	68bb      	ldr	r3, [r7, #8]
 800926e:	2201      	movs	r2, #1
 8009270:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8009274:	4b10      	ldr	r3, [pc, #64]	@ (80092b8 <USBD_CDC_TransmitPacket+0x7c>)
 8009276:	781b      	ldrb	r3, [r3, #0]
 8009278:	f003 020f 	and.w	r2, r3, #15
 800927c:	68bb      	ldr	r3, [r7, #8]
 800927e:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 8009282:	6878      	ldr	r0, [r7, #4]
 8009284:	4613      	mov	r3, r2
 8009286:	009b      	lsls	r3, r3, #2
 8009288:	4413      	add	r3, r2
 800928a:	009b      	lsls	r3, r3, #2
 800928c:	4403      	add	r3, r0
 800928e:	3318      	adds	r3, #24
 8009290:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 8009292:	4b09      	ldr	r3, [pc, #36]	@ (80092b8 <USBD_CDC_TransmitPacket+0x7c>)
 8009294:	7819      	ldrb	r1, [r3, #0]
 8009296:	68bb      	ldr	r3, [r7, #8]
 8009298:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 800929c:	68bb      	ldr	r3, [r7, #8]
 800929e:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 80092a2:	6878      	ldr	r0, [r7, #4]
 80092a4:	f001 ffc3 	bl	800b22e <USBD_LL_Transmit>

    ret = USBD_OK;
 80092a8:	2300      	movs	r3, #0
 80092aa:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 80092ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80092ae:	4618      	mov	r0, r3
 80092b0:	3710      	adds	r7, #16
 80092b2:	46bd      	mov	sp, r7
 80092b4:	bd80      	pop	{r7, pc}
 80092b6:	bf00      	nop
 80092b8:	20000097 	.word	0x20000097

080092bc <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 80092bc:	b580      	push	{r7, lr}
 80092be:	b084      	sub	sp, #16
 80092c0:	af00      	add	r7, sp, #0
 80092c2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	32b0      	adds	r2, #176	@ 0xb0
 80092ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80092d2:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	32b0      	adds	r2, #176	@ 0xb0
 80092de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80092e2:	2b00      	cmp	r3, #0
 80092e4:	d101      	bne.n	80092ea <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 80092e6:	2303      	movs	r3, #3
 80092e8:	e018      	b.n	800931c <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	7c1b      	ldrb	r3, [r3, #16]
 80092ee:	2b00      	cmp	r3, #0
 80092f0:	d10a      	bne.n	8009308 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80092f2:	4b0c      	ldr	r3, [pc, #48]	@ (8009324 <USBD_CDC_ReceivePacket+0x68>)
 80092f4:	7819      	ldrb	r1, [r3, #0]
 80092f6:	68fb      	ldr	r3, [r7, #12]
 80092f8:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80092fc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009300:	6878      	ldr	r0, [r7, #4]
 8009302:	f001 ffb5 	bl	800b270 <USBD_LL_PrepareReceive>
 8009306:	e008      	b.n	800931a <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8009308:	4b06      	ldr	r3, [pc, #24]	@ (8009324 <USBD_CDC_ReceivePacket+0x68>)
 800930a:	7819      	ldrb	r1, [r3, #0]
 800930c:	68fb      	ldr	r3, [r7, #12]
 800930e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8009312:	2340      	movs	r3, #64	@ 0x40
 8009314:	6878      	ldr	r0, [r7, #4]
 8009316:	f001 ffab 	bl	800b270 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800931a:	2300      	movs	r3, #0
}
 800931c:	4618      	mov	r0, r3
 800931e:	3710      	adds	r7, #16
 8009320:	46bd      	mov	sp, r7
 8009322:	bd80      	pop	{r7, pc}
 8009324:	20000098 	.word	0x20000098

08009328 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8009328:	b580      	push	{r7, lr}
 800932a:	b086      	sub	sp, #24
 800932c:	af00      	add	r7, sp, #0
 800932e:	60f8      	str	r0, [r7, #12]
 8009330:	60b9      	str	r1, [r7, #8]
 8009332:	4613      	mov	r3, r2
 8009334:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8009336:	68fb      	ldr	r3, [r7, #12]
 8009338:	2b00      	cmp	r3, #0
 800933a:	d101      	bne.n	8009340 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800933c:	2303      	movs	r3, #3
 800933e:	e01f      	b.n	8009380 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8009340:	68fb      	ldr	r3, [r7, #12]
 8009342:	2200      	movs	r2, #0
 8009344:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8009348:	68fb      	ldr	r3, [r7, #12]
 800934a:	2200      	movs	r2, #0
 800934c:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8009350:	68fb      	ldr	r3, [r7, #12]
 8009352:	2200      	movs	r2, #0
 8009354:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8009358:	68bb      	ldr	r3, [r7, #8]
 800935a:	2b00      	cmp	r3, #0
 800935c:	d003      	beq.n	8009366 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800935e:	68fb      	ldr	r3, [r7, #12]
 8009360:	68ba      	ldr	r2, [r7, #8]
 8009362:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009366:	68fb      	ldr	r3, [r7, #12]
 8009368:	2201      	movs	r2, #1
 800936a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800936e:	68fb      	ldr	r3, [r7, #12]
 8009370:	79fa      	ldrb	r2, [r7, #7]
 8009372:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8009374:	68f8      	ldr	r0, [r7, #12]
 8009376:	f001 fe25 	bl	800afc4 <USBD_LL_Init>
 800937a:	4603      	mov	r3, r0
 800937c:	75fb      	strb	r3, [r7, #23]

  return ret;
 800937e:	7dfb      	ldrb	r3, [r7, #23]
}
 8009380:	4618      	mov	r0, r3
 8009382:	3718      	adds	r7, #24
 8009384:	46bd      	mov	sp, r7
 8009386:	bd80      	pop	{r7, pc}

08009388 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8009388:	b580      	push	{r7, lr}
 800938a:	b084      	sub	sp, #16
 800938c:	af00      	add	r7, sp, #0
 800938e:	6078      	str	r0, [r7, #4]
 8009390:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8009392:	2300      	movs	r3, #0
 8009394:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8009396:	683b      	ldr	r3, [r7, #0]
 8009398:	2b00      	cmp	r3, #0
 800939a:	d101      	bne.n	80093a0 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800939c:	2303      	movs	r3, #3
 800939e:	e025      	b.n	80093ec <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	683a      	ldr	r2, [r7, #0]
 80093a4:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	32ae      	adds	r2, #174	@ 0xae
 80093b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80093b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80093b8:	2b00      	cmp	r3, #0
 80093ba:	d00f      	beq.n	80093dc <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	32ae      	adds	r2, #174	@ 0xae
 80093c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80093ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80093cc:	f107 020e 	add.w	r2, r7, #14
 80093d0:	4610      	mov	r0, r2
 80093d2:	4798      	blx	r3
 80093d4:	4602      	mov	r2, r0
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80093e2:	1c5a      	adds	r2, r3, #1
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 80093ea:	2300      	movs	r3, #0
}
 80093ec:	4618      	mov	r0, r3
 80093ee:	3710      	adds	r7, #16
 80093f0:	46bd      	mov	sp, r7
 80093f2:	bd80      	pop	{r7, pc}

080093f4 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 80093f4:	b580      	push	{r7, lr}
 80093f6:	b082      	sub	sp, #8
 80093f8:	af00      	add	r7, sp, #0
 80093fa:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 80093fc:	6878      	ldr	r0, [r7, #4]
 80093fe:	f001 fe2d 	bl	800b05c <USBD_LL_Start>
 8009402:	4603      	mov	r3, r0
}
 8009404:	4618      	mov	r0, r3
 8009406:	3708      	adds	r7, #8
 8009408:	46bd      	mov	sp, r7
 800940a:	bd80      	pop	{r7, pc}

0800940c <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800940c:	b480      	push	{r7}
 800940e:	b083      	sub	sp, #12
 8009410:	af00      	add	r7, sp, #0
 8009412:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8009414:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8009416:	4618      	mov	r0, r3
 8009418:	370c      	adds	r7, #12
 800941a:	46bd      	mov	sp, r7
 800941c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009420:	4770      	bx	lr

08009422 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009422:	b580      	push	{r7, lr}
 8009424:	b084      	sub	sp, #16
 8009426:	af00      	add	r7, sp, #0
 8009428:	6078      	str	r0, [r7, #4]
 800942a:	460b      	mov	r3, r1
 800942c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800942e:	2300      	movs	r3, #0
 8009430:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009438:	2b00      	cmp	r3, #0
 800943a:	d009      	beq.n	8009450 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009442:	681b      	ldr	r3, [r3, #0]
 8009444:	78fa      	ldrb	r2, [r7, #3]
 8009446:	4611      	mov	r1, r2
 8009448:	6878      	ldr	r0, [r7, #4]
 800944a:	4798      	blx	r3
 800944c:	4603      	mov	r3, r0
 800944e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8009450:	7bfb      	ldrb	r3, [r7, #15]
}
 8009452:	4618      	mov	r0, r3
 8009454:	3710      	adds	r7, #16
 8009456:	46bd      	mov	sp, r7
 8009458:	bd80      	pop	{r7, pc}

0800945a <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800945a:	b580      	push	{r7, lr}
 800945c:	b084      	sub	sp, #16
 800945e:	af00      	add	r7, sp, #0
 8009460:	6078      	str	r0, [r7, #4]
 8009462:	460b      	mov	r3, r1
 8009464:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8009466:	2300      	movs	r3, #0
 8009468:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009470:	685b      	ldr	r3, [r3, #4]
 8009472:	78fa      	ldrb	r2, [r7, #3]
 8009474:	4611      	mov	r1, r2
 8009476:	6878      	ldr	r0, [r7, #4]
 8009478:	4798      	blx	r3
 800947a:	4603      	mov	r3, r0
 800947c:	2b00      	cmp	r3, #0
 800947e:	d001      	beq.n	8009484 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8009480:	2303      	movs	r3, #3
 8009482:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8009484:	7bfb      	ldrb	r3, [r7, #15]
}
 8009486:	4618      	mov	r0, r3
 8009488:	3710      	adds	r7, #16
 800948a:	46bd      	mov	sp, r7
 800948c:	bd80      	pop	{r7, pc}

0800948e <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800948e:	b580      	push	{r7, lr}
 8009490:	b084      	sub	sp, #16
 8009492:	af00      	add	r7, sp, #0
 8009494:	6078      	str	r0, [r7, #4]
 8009496:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800949e:	6839      	ldr	r1, [r7, #0]
 80094a0:	4618      	mov	r0, r3
 80094a2:	f001 f90c 	bl	800a6be <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	2201      	movs	r2, #1
 80094aa:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 80094b4:	461a      	mov	r2, r3
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80094c2:	f003 031f 	and.w	r3, r3, #31
 80094c6:	2b02      	cmp	r3, #2
 80094c8:	d01a      	beq.n	8009500 <USBD_LL_SetupStage+0x72>
 80094ca:	2b02      	cmp	r3, #2
 80094cc:	d822      	bhi.n	8009514 <USBD_LL_SetupStage+0x86>
 80094ce:	2b00      	cmp	r3, #0
 80094d0:	d002      	beq.n	80094d8 <USBD_LL_SetupStage+0x4a>
 80094d2:	2b01      	cmp	r3, #1
 80094d4:	d00a      	beq.n	80094ec <USBD_LL_SetupStage+0x5e>
 80094d6:	e01d      	b.n	8009514 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80094de:	4619      	mov	r1, r3
 80094e0:	6878      	ldr	r0, [r7, #4]
 80094e2:	f000 fb63 	bl	8009bac <USBD_StdDevReq>
 80094e6:	4603      	mov	r3, r0
 80094e8:	73fb      	strb	r3, [r7, #15]
      break;
 80094ea:	e020      	b.n	800952e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80094f2:	4619      	mov	r1, r3
 80094f4:	6878      	ldr	r0, [r7, #4]
 80094f6:	f000 fbcb 	bl	8009c90 <USBD_StdItfReq>
 80094fa:	4603      	mov	r3, r0
 80094fc:	73fb      	strb	r3, [r7, #15]
      break;
 80094fe:	e016      	b.n	800952e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8009506:	4619      	mov	r1, r3
 8009508:	6878      	ldr	r0, [r7, #4]
 800950a:	f000 fc2d 	bl	8009d68 <USBD_StdEPReq>
 800950e:	4603      	mov	r3, r0
 8009510:	73fb      	strb	r3, [r7, #15]
      break;
 8009512:	e00c      	b.n	800952e <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800951a:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800951e:	b2db      	uxtb	r3, r3
 8009520:	4619      	mov	r1, r3
 8009522:	6878      	ldr	r0, [r7, #4]
 8009524:	f001 fdfa 	bl	800b11c <USBD_LL_StallEP>
 8009528:	4603      	mov	r3, r0
 800952a:	73fb      	strb	r3, [r7, #15]
      break;
 800952c:	bf00      	nop
  }

  return ret;
 800952e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009530:	4618      	mov	r0, r3
 8009532:	3710      	adds	r7, #16
 8009534:	46bd      	mov	sp, r7
 8009536:	bd80      	pop	{r7, pc}

08009538 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8009538:	b580      	push	{r7, lr}
 800953a:	b086      	sub	sp, #24
 800953c:	af00      	add	r7, sp, #0
 800953e:	60f8      	str	r0, [r7, #12]
 8009540:	460b      	mov	r3, r1
 8009542:	607a      	str	r2, [r7, #4]
 8009544:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8009546:	2300      	movs	r3, #0
 8009548:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 800954a:	7afb      	ldrb	r3, [r7, #11]
 800954c:	2b00      	cmp	r3, #0
 800954e:	d16e      	bne.n	800962e <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 8009550:	68fb      	ldr	r3, [r7, #12]
 8009552:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8009556:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8009558:	68fb      	ldr	r3, [r7, #12]
 800955a:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800955e:	2b03      	cmp	r3, #3
 8009560:	f040 8098 	bne.w	8009694 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8009564:	693b      	ldr	r3, [r7, #16]
 8009566:	689a      	ldr	r2, [r3, #8]
 8009568:	693b      	ldr	r3, [r7, #16]
 800956a:	68db      	ldr	r3, [r3, #12]
 800956c:	429a      	cmp	r2, r3
 800956e:	d913      	bls.n	8009598 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 8009570:	693b      	ldr	r3, [r7, #16]
 8009572:	689a      	ldr	r2, [r3, #8]
 8009574:	693b      	ldr	r3, [r7, #16]
 8009576:	68db      	ldr	r3, [r3, #12]
 8009578:	1ad2      	subs	r2, r2, r3
 800957a:	693b      	ldr	r3, [r7, #16]
 800957c:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800957e:	693b      	ldr	r3, [r7, #16]
 8009580:	68da      	ldr	r2, [r3, #12]
 8009582:	693b      	ldr	r3, [r7, #16]
 8009584:	689b      	ldr	r3, [r3, #8]
 8009586:	4293      	cmp	r3, r2
 8009588:	bf28      	it	cs
 800958a:	4613      	movcs	r3, r2
 800958c:	461a      	mov	r2, r3
 800958e:	6879      	ldr	r1, [r7, #4]
 8009590:	68f8      	ldr	r0, [r7, #12]
 8009592:	f001 f994 	bl	800a8be <USBD_CtlContinueRx>
 8009596:	e07d      	b.n	8009694 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8009598:	68fb      	ldr	r3, [r7, #12]
 800959a:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800959e:	f003 031f 	and.w	r3, r3, #31
 80095a2:	2b02      	cmp	r3, #2
 80095a4:	d014      	beq.n	80095d0 <USBD_LL_DataOutStage+0x98>
 80095a6:	2b02      	cmp	r3, #2
 80095a8:	d81d      	bhi.n	80095e6 <USBD_LL_DataOutStage+0xae>
 80095aa:	2b00      	cmp	r3, #0
 80095ac:	d002      	beq.n	80095b4 <USBD_LL_DataOutStage+0x7c>
 80095ae:	2b01      	cmp	r3, #1
 80095b0:	d003      	beq.n	80095ba <USBD_LL_DataOutStage+0x82>
 80095b2:	e018      	b.n	80095e6 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 80095b4:	2300      	movs	r3, #0
 80095b6:	75bb      	strb	r3, [r7, #22]
            break;
 80095b8:	e018      	b.n	80095ec <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 80095ba:	68fb      	ldr	r3, [r7, #12]
 80095bc:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 80095c0:	b2db      	uxtb	r3, r3
 80095c2:	4619      	mov	r1, r3
 80095c4:	68f8      	ldr	r0, [r7, #12]
 80095c6:	f000 fa64 	bl	8009a92 <USBD_CoreFindIF>
 80095ca:	4603      	mov	r3, r0
 80095cc:	75bb      	strb	r3, [r7, #22]
            break;
 80095ce:	e00d      	b.n	80095ec <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 80095d0:	68fb      	ldr	r3, [r7, #12]
 80095d2:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 80095d6:	b2db      	uxtb	r3, r3
 80095d8:	4619      	mov	r1, r3
 80095da:	68f8      	ldr	r0, [r7, #12]
 80095dc:	f000 fa66 	bl	8009aac <USBD_CoreFindEP>
 80095e0:	4603      	mov	r3, r0
 80095e2:	75bb      	strb	r3, [r7, #22]
            break;
 80095e4:	e002      	b.n	80095ec <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 80095e6:	2300      	movs	r3, #0
 80095e8:	75bb      	strb	r3, [r7, #22]
            break;
 80095ea:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 80095ec:	7dbb      	ldrb	r3, [r7, #22]
 80095ee:	2b00      	cmp	r3, #0
 80095f0:	d119      	bne.n	8009626 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80095f2:	68fb      	ldr	r3, [r7, #12]
 80095f4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80095f8:	b2db      	uxtb	r3, r3
 80095fa:	2b03      	cmp	r3, #3
 80095fc:	d113      	bne.n	8009626 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 80095fe:	7dba      	ldrb	r2, [r7, #22]
 8009600:	68fb      	ldr	r3, [r7, #12]
 8009602:	32ae      	adds	r2, #174	@ 0xae
 8009604:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009608:	691b      	ldr	r3, [r3, #16]
 800960a:	2b00      	cmp	r3, #0
 800960c:	d00b      	beq.n	8009626 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 800960e:	7dba      	ldrb	r2, [r7, #22]
 8009610:	68fb      	ldr	r3, [r7, #12]
 8009612:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8009616:	7dba      	ldrb	r2, [r7, #22]
 8009618:	68fb      	ldr	r3, [r7, #12]
 800961a:	32ae      	adds	r2, #174	@ 0xae
 800961c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009620:	691b      	ldr	r3, [r3, #16]
 8009622:	68f8      	ldr	r0, [r7, #12]
 8009624:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8009626:	68f8      	ldr	r0, [r7, #12]
 8009628:	f001 f95a 	bl	800a8e0 <USBD_CtlSendStatus>
 800962c:	e032      	b.n	8009694 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800962e:	7afb      	ldrb	r3, [r7, #11]
 8009630:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009634:	b2db      	uxtb	r3, r3
 8009636:	4619      	mov	r1, r3
 8009638:	68f8      	ldr	r0, [r7, #12]
 800963a:	f000 fa37 	bl	8009aac <USBD_CoreFindEP>
 800963e:	4603      	mov	r3, r0
 8009640:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009642:	7dbb      	ldrb	r3, [r7, #22]
 8009644:	2bff      	cmp	r3, #255	@ 0xff
 8009646:	d025      	beq.n	8009694 <USBD_LL_DataOutStage+0x15c>
 8009648:	7dbb      	ldrb	r3, [r7, #22]
 800964a:	2b00      	cmp	r3, #0
 800964c:	d122      	bne.n	8009694 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800964e:	68fb      	ldr	r3, [r7, #12]
 8009650:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009654:	b2db      	uxtb	r3, r3
 8009656:	2b03      	cmp	r3, #3
 8009658:	d117      	bne.n	800968a <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800965a:	7dba      	ldrb	r2, [r7, #22]
 800965c:	68fb      	ldr	r3, [r7, #12]
 800965e:	32ae      	adds	r2, #174	@ 0xae
 8009660:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009664:	699b      	ldr	r3, [r3, #24]
 8009666:	2b00      	cmp	r3, #0
 8009668:	d00f      	beq.n	800968a <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 800966a:	7dba      	ldrb	r2, [r7, #22]
 800966c:	68fb      	ldr	r3, [r7, #12]
 800966e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8009672:	7dba      	ldrb	r2, [r7, #22]
 8009674:	68fb      	ldr	r3, [r7, #12]
 8009676:	32ae      	adds	r2, #174	@ 0xae
 8009678:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800967c:	699b      	ldr	r3, [r3, #24]
 800967e:	7afa      	ldrb	r2, [r7, #11]
 8009680:	4611      	mov	r1, r2
 8009682:	68f8      	ldr	r0, [r7, #12]
 8009684:	4798      	blx	r3
 8009686:	4603      	mov	r3, r0
 8009688:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800968a:	7dfb      	ldrb	r3, [r7, #23]
 800968c:	2b00      	cmp	r3, #0
 800968e:	d001      	beq.n	8009694 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 8009690:	7dfb      	ldrb	r3, [r7, #23]
 8009692:	e000      	b.n	8009696 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 8009694:	2300      	movs	r3, #0
}
 8009696:	4618      	mov	r0, r3
 8009698:	3718      	adds	r7, #24
 800969a:	46bd      	mov	sp, r7
 800969c:	bd80      	pop	{r7, pc}

0800969e <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800969e:	b580      	push	{r7, lr}
 80096a0:	b086      	sub	sp, #24
 80096a2:	af00      	add	r7, sp, #0
 80096a4:	60f8      	str	r0, [r7, #12]
 80096a6:	460b      	mov	r3, r1
 80096a8:	607a      	str	r2, [r7, #4]
 80096aa:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 80096ac:	7afb      	ldrb	r3, [r7, #11]
 80096ae:	2b00      	cmp	r3, #0
 80096b0:	d16f      	bne.n	8009792 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 80096b2:	68fb      	ldr	r3, [r7, #12]
 80096b4:	3314      	adds	r3, #20
 80096b6:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80096b8:	68fb      	ldr	r3, [r7, #12]
 80096ba:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80096be:	2b02      	cmp	r3, #2
 80096c0:	d15a      	bne.n	8009778 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 80096c2:	693b      	ldr	r3, [r7, #16]
 80096c4:	689a      	ldr	r2, [r3, #8]
 80096c6:	693b      	ldr	r3, [r7, #16]
 80096c8:	68db      	ldr	r3, [r3, #12]
 80096ca:	429a      	cmp	r2, r3
 80096cc:	d914      	bls.n	80096f8 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 80096ce:	693b      	ldr	r3, [r7, #16]
 80096d0:	689a      	ldr	r2, [r3, #8]
 80096d2:	693b      	ldr	r3, [r7, #16]
 80096d4:	68db      	ldr	r3, [r3, #12]
 80096d6:	1ad2      	subs	r2, r2, r3
 80096d8:	693b      	ldr	r3, [r7, #16]
 80096da:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 80096dc:	693b      	ldr	r3, [r7, #16]
 80096de:	689b      	ldr	r3, [r3, #8]
 80096e0:	461a      	mov	r2, r3
 80096e2:	6879      	ldr	r1, [r7, #4]
 80096e4:	68f8      	ldr	r0, [r7, #12]
 80096e6:	f001 f8bc 	bl	800a862 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80096ea:	2300      	movs	r3, #0
 80096ec:	2200      	movs	r2, #0
 80096ee:	2100      	movs	r1, #0
 80096f0:	68f8      	ldr	r0, [r7, #12]
 80096f2:	f001 fdbd 	bl	800b270 <USBD_LL_PrepareReceive>
 80096f6:	e03f      	b.n	8009778 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 80096f8:	693b      	ldr	r3, [r7, #16]
 80096fa:	68da      	ldr	r2, [r3, #12]
 80096fc:	693b      	ldr	r3, [r7, #16]
 80096fe:	689b      	ldr	r3, [r3, #8]
 8009700:	429a      	cmp	r2, r3
 8009702:	d11c      	bne.n	800973e <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8009704:	693b      	ldr	r3, [r7, #16]
 8009706:	685a      	ldr	r2, [r3, #4]
 8009708:	693b      	ldr	r3, [r7, #16]
 800970a:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800970c:	429a      	cmp	r2, r3
 800970e:	d316      	bcc.n	800973e <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8009710:	693b      	ldr	r3, [r7, #16]
 8009712:	685a      	ldr	r2, [r3, #4]
 8009714:	68fb      	ldr	r3, [r7, #12]
 8009716:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800971a:	429a      	cmp	r2, r3
 800971c:	d20f      	bcs.n	800973e <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800971e:	2200      	movs	r2, #0
 8009720:	2100      	movs	r1, #0
 8009722:	68f8      	ldr	r0, [r7, #12]
 8009724:	f001 f89d 	bl	800a862 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8009728:	68fb      	ldr	r3, [r7, #12]
 800972a:	2200      	movs	r2, #0
 800972c:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009730:	2300      	movs	r3, #0
 8009732:	2200      	movs	r2, #0
 8009734:	2100      	movs	r1, #0
 8009736:	68f8      	ldr	r0, [r7, #12]
 8009738:	f001 fd9a 	bl	800b270 <USBD_LL_PrepareReceive>
 800973c:	e01c      	b.n	8009778 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800973e:	68fb      	ldr	r3, [r7, #12]
 8009740:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009744:	b2db      	uxtb	r3, r3
 8009746:	2b03      	cmp	r3, #3
 8009748:	d10f      	bne.n	800976a <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800974a:	68fb      	ldr	r3, [r7, #12]
 800974c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009750:	68db      	ldr	r3, [r3, #12]
 8009752:	2b00      	cmp	r3, #0
 8009754:	d009      	beq.n	800976a <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 8009756:	68fb      	ldr	r3, [r7, #12]
 8009758:	2200      	movs	r2, #0
 800975a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800975e:	68fb      	ldr	r3, [r7, #12]
 8009760:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009764:	68db      	ldr	r3, [r3, #12]
 8009766:	68f8      	ldr	r0, [r7, #12]
 8009768:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800976a:	2180      	movs	r1, #128	@ 0x80
 800976c:	68f8      	ldr	r0, [r7, #12]
 800976e:	f001 fcd5 	bl	800b11c <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8009772:	68f8      	ldr	r0, [r7, #12]
 8009774:	f001 f8c7 	bl	800a906 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8009778:	68fb      	ldr	r3, [r7, #12]
 800977a:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800977e:	2b00      	cmp	r3, #0
 8009780:	d03a      	beq.n	80097f8 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 8009782:	68f8      	ldr	r0, [r7, #12]
 8009784:	f7ff fe42 	bl	800940c <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8009788:	68fb      	ldr	r3, [r7, #12]
 800978a:	2200      	movs	r2, #0
 800978c:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8009790:	e032      	b.n	80097f8 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8009792:	7afb      	ldrb	r3, [r7, #11]
 8009794:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8009798:	b2db      	uxtb	r3, r3
 800979a:	4619      	mov	r1, r3
 800979c:	68f8      	ldr	r0, [r7, #12]
 800979e:	f000 f985 	bl	8009aac <USBD_CoreFindEP>
 80097a2:	4603      	mov	r3, r0
 80097a4:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80097a6:	7dfb      	ldrb	r3, [r7, #23]
 80097a8:	2bff      	cmp	r3, #255	@ 0xff
 80097aa:	d025      	beq.n	80097f8 <USBD_LL_DataInStage+0x15a>
 80097ac:	7dfb      	ldrb	r3, [r7, #23]
 80097ae:	2b00      	cmp	r3, #0
 80097b0:	d122      	bne.n	80097f8 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80097b2:	68fb      	ldr	r3, [r7, #12]
 80097b4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80097b8:	b2db      	uxtb	r3, r3
 80097ba:	2b03      	cmp	r3, #3
 80097bc:	d11c      	bne.n	80097f8 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 80097be:	7dfa      	ldrb	r2, [r7, #23]
 80097c0:	68fb      	ldr	r3, [r7, #12]
 80097c2:	32ae      	adds	r2, #174	@ 0xae
 80097c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80097c8:	695b      	ldr	r3, [r3, #20]
 80097ca:	2b00      	cmp	r3, #0
 80097cc:	d014      	beq.n	80097f8 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 80097ce:	7dfa      	ldrb	r2, [r7, #23]
 80097d0:	68fb      	ldr	r3, [r7, #12]
 80097d2:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 80097d6:	7dfa      	ldrb	r2, [r7, #23]
 80097d8:	68fb      	ldr	r3, [r7, #12]
 80097da:	32ae      	adds	r2, #174	@ 0xae
 80097dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80097e0:	695b      	ldr	r3, [r3, #20]
 80097e2:	7afa      	ldrb	r2, [r7, #11]
 80097e4:	4611      	mov	r1, r2
 80097e6:	68f8      	ldr	r0, [r7, #12]
 80097e8:	4798      	blx	r3
 80097ea:	4603      	mov	r3, r0
 80097ec:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 80097ee:	7dbb      	ldrb	r3, [r7, #22]
 80097f0:	2b00      	cmp	r3, #0
 80097f2:	d001      	beq.n	80097f8 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 80097f4:	7dbb      	ldrb	r3, [r7, #22]
 80097f6:	e000      	b.n	80097fa <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 80097f8:	2300      	movs	r3, #0
}
 80097fa:	4618      	mov	r0, r3
 80097fc:	3718      	adds	r7, #24
 80097fe:	46bd      	mov	sp, r7
 8009800:	bd80      	pop	{r7, pc}

08009802 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8009802:	b580      	push	{r7, lr}
 8009804:	b084      	sub	sp, #16
 8009806:	af00      	add	r7, sp, #0
 8009808:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800980a:	2300      	movs	r3, #0
 800980c:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	2201      	movs	r2, #1
 8009812:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	2200      	movs	r2, #0
 800981a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	2200      	movs	r2, #0
 8009822:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	2200      	movs	r2, #0
 8009828:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	2200      	movs	r2, #0
 8009830:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800983a:	2b00      	cmp	r3, #0
 800983c:	d014      	beq.n	8009868 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009844:	685b      	ldr	r3, [r3, #4]
 8009846:	2b00      	cmp	r3, #0
 8009848:	d00e      	beq.n	8009868 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009850:	685b      	ldr	r3, [r3, #4]
 8009852:	687a      	ldr	r2, [r7, #4]
 8009854:	6852      	ldr	r2, [r2, #4]
 8009856:	b2d2      	uxtb	r2, r2
 8009858:	4611      	mov	r1, r2
 800985a:	6878      	ldr	r0, [r7, #4]
 800985c:	4798      	blx	r3
 800985e:	4603      	mov	r3, r0
 8009860:	2b00      	cmp	r3, #0
 8009862:	d001      	beq.n	8009868 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8009864:	2303      	movs	r3, #3
 8009866:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009868:	2340      	movs	r3, #64	@ 0x40
 800986a:	2200      	movs	r2, #0
 800986c:	2100      	movs	r1, #0
 800986e:	6878      	ldr	r0, [r7, #4]
 8009870:	f001 fc0f 	bl	800b092 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	2201      	movs	r2, #1
 8009878:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	2240      	movs	r2, #64	@ 0x40
 8009880:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009884:	2340      	movs	r3, #64	@ 0x40
 8009886:	2200      	movs	r2, #0
 8009888:	2180      	movs	r1, #128	@ 0x80
 800988a:	6878      	ldr	r0, [r7, #4]
 800988c:	f001 fc01 	bl	800b092 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	2201      	movs	r2, #1
 8009894:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	2240      	movs	r2, #64	@ 0x40
 800989a:	621a      	str	r2, [r3, #32]

  return ret;
 800989c:	7bfb      	ldrb	r3, [r7, #15]
}
 800989e:	4618      	mov	r0, r3
 80098a0:	3710      	adds	r7, #16
 80098a2:	46bd      	mov	sp, r7
 80098a4:	bd80      	pop	{r7, pc}

080098a6 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 80098a6:	b480      	push	{r7}
 80098a8:	b083      	sub	sp, #12
 80098aa:	af00      	add	r7, sp, #0
 80098ac:	6078      	str	r0, [r7, #4]
 80098ae:	460b      	mov	r3, r1
 80098b0:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	78fa      	ldrb	r2, [r7, #3]
 80098b6:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80098b8:	2300      	movs	r3, #0
}
 80098ba:	4618      	mov	r0, r3
 80098bc:	370c      	adds	r7, #12
 80098be:	46bd      	mov	sp, r7
 80098c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098c4:	4770      	bx	lr

080098c6 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 80098c6:	b480      	push	{r7}
 80098c8:	b083      	sub	sp, #12
 80098ca:	af00      	add	r7, sp, #0
 80098cc:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80098d4:	b2db      	uxtb	r3, r3
 80098d6:	2b04      	cmp	r3, #4
 80098d8:	d006      	beq.n	80098e8 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80098e0:	b2da      	uxtb	r2, r3
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	2204      	movs	r2, #4
 80098ec:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 80098f0:	2300      	movs	r3, #0
}
 80098f2:	4618      	mov	r0, r3
 80098f4:	370c      	adds	r7, #12
 80098f6:	46bd      	mov	sp, r7
 80098f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098fc:	4770      	bx	lr

080098fe <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 80098fe:	b480      	push	{r7}
 8009900:	b083      	sub	sp, #12
 8009902:	af00      	add	r7, sp, #0
 8009904:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800990c:	b2db      	uxtb	r3, r3
 800990e:	2b04      	cmp	r3, #4
 8009910:	d106      	bne.n	8009920 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8009918:	b2da      	uxtb	r2, r3
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8009920:	2300      	movs	r3, #0
}
 8009922:	4618      	mov	r0, r3
 8009924:	370c      	adds	r7, #12
 8009926:	46bd      	mov	sp, r7
 8009928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800992c:	4770      	bx	lr

0800992e <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800992e:	b580      	push	{r7, lr}
 8009930:	b082      	sub	sp, #8
 8009932:	af00      	add	r7, sp, #0
 8009934:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800993c:	b2db      	uxtb	r3, r3
 800993e:	2b03      	cmp	r3, #3
 8009940:	d110      	bne.n	8009964 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009948:	2b00      	cmp	r3, #0
 800994a:	d00b      	beq.n	8009964 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009952:	69db      	ldr	r3, [r3, #28]
 8009954:	2b00      	cmp	r3, #0
 8009956:	d005      	beq.n	8009964 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800995e:	69db      	ldr	r3, [r3, #28]
 8009960:	6878      	ldr	r0, [r7, #4]
 8009962:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8009964:	2300      	movs	r3, #0
}
 8009966:	4618      	mov	r0, r3
 8009968:	3708      	adds	r7, #8
 800996a:	46bd      	mov	sp, r7
 800996c:	bd80      	pop	{r7, pc}

0800996e <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800996e:	b580      	push	{r7, lr}
 8009970:	b082      	sub	sp, #8
 8009972:	af00      	add	r7, sp, #0
 8009974:	6078      	str	r0, [r7, #4]
 8009976:	460b      	mov	r3, r1
 8009978:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	32ae      	adds	r2, #174	@ 0xae
 8009984:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009988:	2b00      	cmp	r3, #0
 800998a:	d101      	bne.n	8009990 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800998c:	2303      	movs	r3, #3
 800998e:	e01c      	b.n	80099ca <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009996:	b2db      	uxtb	r3, r3
 8009998:	2b03      	cmp	r3, #3
 800999a:	d115      	bne.n	80099c8 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80099a2:	687b      	ldr	r3, [r7, #4]
 80099a4:	32ae      	adds	r2, #174	@ 0xae
 80099a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80099aa:	6a1b      	ldr	r3, [r3, #32]
 80099ac:	2b00      	cmp	r3, #0
 80099ae:	d00b      	beq.n	80099c8 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	32ae      	adds	r2, #174	@ 0xae
 80099ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80099be:	6a1b      	ldr	r3, [r3, #32]
 80099c0:	78fa      	ldrb	r2, [r7, #3]
 80099c2:	4611      	mov	r1, r2
 80099c4:	6878      	ldr	r0, [r7, #4]
 80099c6:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80099c8:	2300      	movs	r3, #0
}
 80099ca:	4618      	mov	r0, r3
 80099cc:	3708      	adds	r7, #8
 80099ce:	46bd      	mov	sp, r7
 80099d0:	bd80      	pop	{r7, pc}

080099d2 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 80099d2:	b580      	push	{r7, lr}
 80099d4:	b082      	sub	sp, #8
 80099d6:	af00      	add	r7, sp, #0
 80099d8:	6078      	str	r0, [r7, #4]
 80099da:	460b      	mov	r3, r1
 80099dc:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	32ae      	adds	r2, #174	@ 0xae
 80099e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80099ec:	2b00      	cmp	r3, #0
 80099ee:	d101      	bne.n	80099f4 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 80099f0:	2303      	movs	r3, #3
 80099f2:	e01c      	b.n	8009a2e <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80099fa:	b2db      	uxtb	r3, r3
 80099fc:	2b03      	cmp	r3, #3
 80099fe:	d115      	bne.n	8009a2c <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	32ae      	adds	r2, #174	@ 0xae
 8009a0a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009a0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009a10:	2b00      	cmp	r3, #0
 8009a12:	d00b      	beq.n	8009a2c <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009a1a:	687b      	ldr	r3, [r7, #4]
 8009a1c:	32ae      	adds	r2, #174	@ 0xae
 8009a1e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009a22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009a24:	78fa      	ldrb	r2, [r7, #3]
 8009a26:	4611      	mov	r1, r2
 8009a28:	6878      	ldr	r0, [r7, #4]
 8009a2a:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8009a2c:	2300      	movs	r3, #0
}
 8009a2e:	4618      	mov	r0, r3
 8009a30:	3708      	adds	r7, #8
 8009a32:	46bd      	mov	sp, r7
 8009a34:	bd80      	pop	{r7, pc}

08009a36 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8009a36:	b480      	push	{r7}
 8009a38:	b083      	sub	sp, #12
 8009a3a:	af00      	add	r7, sp, #0
 8009a3c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8009a3e:	2300      	movs	r3, #0
}
 8009a40:	4618      	mov	r0, r3
 8009a42:	370c      	adds	r7, #12
 8009a44:	46bd      	mov	sp, r7
 8009a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a4a:	4770      	bx	lr

08009a4c <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8009a4c:	b580      	push	{r7, lr}
 8009a4e:	b084      	sub	sp, #16
 8009a50:	af00      	add	r7, sp, #0
 8009a52:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8009a54:	2300      	movs	r3, #0
 8009a56:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	2201      	movs	r2, #1
 8009a5c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009a66:	2b00      	cmp	r3, #0
 8009a68:	d00e      	beq.n	8009a88 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009a70:	685b      	ldr	r3, [r3, #4]
 8009a72:	687a      	ldr	r2, [r7, #4]
 8009a74:	6852      	ldr	r2, [r2, #4]
 8009a76:	b2d2      	uxtb	r2, r2
 8009a78:	4611      	mov	r1, r2
 8009a7a:	6878      	ldr	r0, [r7, #4]
 8009a7c:	4798      	blx	r3
 8009a7e:	4603      	mov	r3, r0
 8009a80:	2b00      	cmp	r3, #0
 8009a82:	d001      	beq.n	8009a88 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8009a84:	2303      	movs	r3, #3
 8009a86:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8009a88:	7bfb      	ldrb	r3, [r7, #15]
}
 8009a8a:	4618      	mov	r0, r3
 8009a8c:	3710      	adds	r7, #16
 8009a8e:	46bd      	mov	sp, r7
 8009a90:	bd80      	pop	{r7, pc}

08009a92 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8009a92:	b480      	push	{r7}
 8009a94:	b083      	sub	sp, #12
 8009a96:	af00      	add	r7, sp, #0
 8009a98:	6078      	str	r0, [r7, #4]
 8009a9a:	460b      	mov	r3, r1
 8009a9c:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8009a9e:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8009aa0:	4618      	mov	r0, r3
 8009aa2:	370c      	adds	r7, #12
 8009aa4:	46bd      	mov	sp, r7
 8009aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aaa:	4770      	bx	lr

08009aac <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8009aac:	b480      	push	{r7}
 8009aae:	b083      	sub	sp, #12
 8009ab0:	af00      	add	r7, sp, #0
 8009ab2:	6078      	str	r0, [r7, #4]
 8009ab4:	460b      	mov	r3, r1
 8009ab6:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8009ab8:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8009aba:	4618      	mov	r0, r3
 8009abc:	370c      	adds	r7, #12
 8009abe:	46bd      	mov	sp, r7
 8009ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ac4:	4770      	bx	lr

08009ac6 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8009ac6:	b580      	push	{r7, lr}
 8009ac8:	b086      	sub	sp, #24
 8009aca:	af00      	add	r7, sp, #0
 8009acc:	6078      	str	r0, [r7, #4]
 8009ace:	460b      	mov	r3, r1
 8009ad0:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8009ada:	2300      	movs	r3, #0
 8009adc:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8009ade:	68fb      	ldr	r3, [r7, #12]
 8009ae0:	885b      	ldrh	r3, [r3, #2]
 8009ae2:	b29b      	uxth	r3, r3
 8009ae4:	68fa      	ldr	r2, [r7, #12]
 8009ae6:	7812      	ldrb	r2, [r2, #0]
 8009ae8:	4293      	cmp	r3, r2
 8009aea:	d91f      	bls.n	8009b2c <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 8009aec:	68fb      	ldr	r3, [r7, #12]
 8009aee:	781b      	ldrb	r3, [r3, #0]
 8009af0:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8009af2:	e013      	b.n	8009b1c <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8009af4:	f107 030a 	add.w	r3, r7, #10
 8009af8:	4619      	mov	r1, r3
 8009afa:	6978      	ldr	r0, [r7, #20]
 8009afc:	f000 f81b 	bl	8009b36 <USBD_GetNextDesc>
 8009b00:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8009b02:	697b      	ldr	r3, [r7, #20]
 8009b04:	785b      	ldrb	r3, [r3, #1]
 8009b06:	2b05      	cmp	r3, #5
 8009b08:	d108      	bne.n	8009b1c <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8009b0a:	697b      	ldr	r3, [r7, #20]
 8009b0c:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8009b0e:	693b      	ldr	r3, [r7, #16]
 8009b10:	789b      	ldrb	r3, [r3, #2]
 8009b12:	78fa      	ldrb	r2, [r7, #3]
 8009b14:	429a      	cmp	r2, r3
 8009b16:	d008      	beq.n	8009b2a <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8009b18:	2300      	movs	r3, #0
 8009b1a:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8009b1c:	68fb      	ldr	r3, [r7, #12]
 8009b1e:	885b      	ldrh	r3, [r3, #2]
 8009b20:	b29a      	uxth	r2, r3
 8009b22:	897b      	ldrh	r3, [r7, #10]
 8009b24:	429a      	cmp	r2, r3
 8009b26:	d8e5      	bhi.n	8009af4 <USBD_GetEpDesc+0x2e>
 8009b28:	e000      	b.n	8009b2c <USBD_GetEpDesc+0x66>
          break;
 8009b2a:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8009b2c:	693b      	ldr	r3, [r7, #16]
}
 8009b2e:	4618      	mov	r0, r3
 8009b30:	3718      	adds	r7, #24
 8009b32:	46bd      	mov	sp, r7
 8009b34:	bd80      	pop	{r7, pc}

08009b36 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8009b36:	b480      	push	{r7}
 8009b38:	b085      	sub	sp, #20
 8009b3a:	af00      	add	r7, sp, #0
 8009b3c:	6078      	str	r0, [r7, #4]
 8009b3e:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8009b44:	683b      	ldr	r3, [r7, #0]
 8009b46:	881b      	ldrh	r3, [r3, #0]
 8009b48:	68fa      	ldr	r2, [r7, #12]
 8009b4a:	7812      	ldrb	r2, [r2, #0]
 8009b4c:	4413      	add	r3, r2
 8009b4e:	b29a      	uxth	r2, r3
 8009b50:	683b      	ldr	r3, [r7, #0]
 8009b52:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8009b54:	68fb      	ldr	r3, [r7, #12]
 8009b56:	781b      	ldrb	r3, [r3, #0]
 8009b58:	461a      	mov	r2, r3
 8009b5a:	687b      	ldr	r3, [r7, #4]
 8009b5c:	4413      	add	r3, r2
 8009b5e:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8009b60:	68fb      	ldr	r3, [r7, #12]
}
 8009b62:	4618      	mov	r0, r3
 8009b64:	3714      	adds	r7, #20
 8009b66:	46bd      	mov	sp, r7
 8009b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b6c:	4770      	bx	lr

08009b6e <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8009b6e:	b480      	push	{r7}
 8009b70:	b087      	sub	sp, #28
 8009b72:	af00      	add	r7, sp, #0
 8009b74:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8009b7a:	697b      	ldr	r3, [r7, #20]
 8009b7c:	781b      	ldrb	r3, [r3, #0]
 8009b7e:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8009b80:	697b      	ldr	r3, [r7, #20]
 8009b82:	3301      	adds	r3, #1
 8009b84:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8009b86:	697b      	ldr	r3, [r7, #20]
 8009b88:	781b      	ldrb	r3, [r3, #0]
 8009b8a:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8009b8c:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8009b90:	021b      	lsls	r3, r3, #8
 8009b92:	b21a      	sxth	r2, r3
 8009b94:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8009b98:	4313      	orrs	r3, r2
 8009b9a:	b21b      	sxth	r3, r3
 8009b9c:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8009b9e:	89fb      	ldrh	r3, [r7, #14]
}
 8009ba0:	4618      	mov	r0, r3
 8009ba2:	371c      	adds	r7, #28
 8009ba4:	46bd      	mov	sp, r7
 8009ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009baa:	4770      	bx	lr

08009bac <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009bac:	b580      	push	{r7, lr}
 8009bae:	b084      	sub	sp, #16
 8009bb0:	af00      	add	r7, sp, #0
 8009bb2:	6078      	str	r0, [r7, #4]
 8009bb4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009bb6:	2300      	movs	r3, #0
 8009bb8:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009bba:	683b      	ldr	r3, [r7, #0]
 8009bbc:	781b      	ldrb	r3, [r3, #0]
 8009bbe:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009bc2:	2b40      	cmp	r3, #64	@ 0x40
 8009bc4:	d005      	beq.n	8009bd2 <USBD_StdDevReq+0x26>
 8009bc6:	2b40      	cmp	r3, #64	@ 0x40
 8009bc8:	d857      	bhi.n	8009c7a <USBD_StdDevReq+0xce>
 8009bca:	2b00      	cmp	r3, #0
 8009bcc:	d00f      	beq.n	8009bee <USBD_StdDevReq+0x42>
 8009bce:	2b20      	cmp	r3, #32
 8009bd0:	d153      	bne.n	8009c7a <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	32ae      	adds	r2, #174	@ 0xae
 8009bdc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009be0:	689b      	ldr	r3, [r3, #8]
 8009be2:	6839      	ldr	r1, [r7, #0]
 8009be4:	6878      	ldr	r0, [r7, #4]
 8009be6:	4798      	blx	r3
 8009be8:	4603      	mov	r3, r0
 8009bea:	73fb      	strb	r3, [r7, #15]
      break;
 8009bec:	e04a      	b.n	8009c84 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009bee:	683b      	ldr	r3, [r7, #0]
 8009bf0:	785b      	ldrb	r3, [r3, #1]
 8009bf2:	2b09      	cmp	r3, #9
 8009bf4:	d83b      	bhi.n	8009c6e <USBD_StdDevReq+0xc2>
 8009bf6:	a201      	add	r2, pc, #4	@ (adr r2, 8009bfc <USBD_StdDevReq+0x50>)
 8009bf8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009bfc:	08009c51 	.word	0x08009c51
 8009c00:	08009c65 	.word	0x08009c65
 8009c04:	08009c6f 	.word	0x08009c6f
 8009c08:	08009c5b 	.word	0x08009c5b
 8009c0c:	08009c6f 	.word	0x08009c6f
 8009c10:	08009c2f 	.word	0x08009c2f
 8009c14:	08009c25 	.word	0x08009c25
 8009c18:	08009c6f 	.word	0x08009c6f
 8009c1c:	08009c47 	.word	0x08009c47
 8009c20:	08009c39 	.word	0x08009c39
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8009c24:	6839      	ldr	r1, [r7, #0]
 8009c26:	6878      	ldr	r0, [r7, #4]
 8009c28:	f000 fa3c 	bl	800a0a4 <USBD_GetDescriptor>
          break;
 8009c2c:	e024      	b.n	8009c78 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8009c2e:	6839      	ldr	r1, [r7, #0]
 8009c30:	6878      	ldr	r0, [r7, #4]
 8009c32:	f000 fba1 	bl	800a378 <USBD_SetAddress>
          break;
 8009c36:	e01f      	b.n	8009c78 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8009c38:	6839      	ldr	r1, [r7, #0]
 8009c3a:	6878      	ldr	r0, [r7, #4]
 8009c3c:	f000 fbe0 	bl	800a400 <USBD_SetConfig>
 8009c40:	4603      	mov	r3, r0
 8009c42:	73fb      	strb	r3, [r7, #15]
          break;
 8009c44:	e018      	b.n	8009c78 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8009c46:	6839      	ldr	r1, [r7, #0]
 8009c48:	6878      	ldr	r0, [r7, #4]
 8009c4a:	f000 fc83 	bl	800a554 <USBD_GetConfig>
          break;
 8009c4e:	e013      	b.n	8009c78 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8009c50:	6839      	ldr	r1, [r7, #0]
 8009c52:	6878      	ldr	r0, [r7, #4]
 8009c54:	f000 fcb4 	bl	800a5c0 <USBD_GetStatus>
          break;
 8009c58:	e00e      	b.n	8009c78 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8009c5a:	6839      	ldr	r1, [r7, #0]
 8009c5c:	6878      	ldr	r0, [r7, #4]
 8009c5e:	f000 fce3 	bl	800a628 <USBD_SetFeature>
          break;
 8009c62:	e009      	b.n	8009c78 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8009c64:	6839      	ldr	r1, [r7, #0]
 8009c66:	6878      	ldr	r0, [r7, #4]
 8009c68:	f000 fd07 	bl	800a67a <USBD_ClrFeature>
          break;
 8009c6c:	e004      	b.n	8009c78 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8009c6e:	6839      	ldr	r1, [r7, #0]
 8009c70:	6878      	ldr	r0, [r7, #4]
 8009c72:	f000 fd5e 	bl	800a732 <USBD_CtlError>
          break;
 8009c76:	bf00      	nop
      }
      break;
 8009c78:	e004      	b.n	8009c84 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8009c7a:	6839      	ldr	r1, [r7, #0]
 8009c7c:	6878      	ldr	r0, [r7, #4]
 8009c7e:	f000 fd58 	bl	800a732 <USBD_CtlError>
      break;
 8009c82:	bf00      	nop
  }

  return ret;
 8009c84:	7bfb      	ldrb	r3, [r7, #15]
}
 8009c86:	4618      	mov	r0, r3
 8009c88:	3710      	adds	r7, #16
 8009c8a:	46bd      	mov	sp, r7
 8009c8c:	bd80      	pop	{r7, pc}
 8009c8e:	bf00      	nop

08009c90 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009c90:	b580      	push	{r7, lr}
 8009c92:	b084      	sub	sp, #16
 8009c94:	af00      	add	r7, sp, #0
 8009c96:	6078      	str	r0, [r7, #4]
 8009c98:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009c9a:	2300      	movs	r3, #0
 8009c9c:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009c9e:	683b      	ldr	r3, [r7, #0]
 8009ca0:	781b      	ldrb	r3, [r3, #0]
 8009ca2:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009ca6:	2b40      	cmp	r3, #64	@ 0x40
 8009ca8:	d005      	beq.n	8009cb6 <USBD_StdItfReq+0x26>
 8009caa:	2b40      	cmp	r3, #64	@ 0x40
 8009cac:	d852      	bhi.n	8009d54 <USBD_StdItfReq+0xc4>
 8009cae:	2b00      	cmp	r3, #0
 8009cb0:	d001      	beq.n	8009cb6 <USBD_StdItfReq+0x26>
 8009cb2:	2b20      	cmp	r3, #32
 8009cb4:	d14e      	bne.n	8009d54 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009cbc:	b2db      	uxtb	r3, r3
 8009cbe:	3b01      	subs	r3, #1
 8009cc0:	2b02      	cmp	r3, #2
 8009cc2:	d840      	bhi.n	8009d46 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8009cc4:	683b      	ldr	r3, [r7, #0]
 8009cc6:	889b      	ldrh	r3, [r3, #4]
 8009cc8:	b2db      	uxtb	r3, r3
 8009cca:	2b01      	cmp	r3, #1
 8009ccc:	d836      	bhi.n	8009d3c <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8009cce:	683b      	ldr	r3, [r7, #0]
 8009cd0:	889b      	ldrh	r3, [r3, #4]
 8009cd2:	b2db      	uxtb	r3, r3
 8009cd4:	4619      	mov	r1, r3
 8009cd6:	6878      	ldr	r0, [r7, #4]
 8009cd8:	f7ff fedb 	bl	8009a92 <USBD_CoreFindIF>
 8009cdc:	4603      	mov	r3, r0
 8009cde:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009ce0:	7bbb      	ldrb	r3, [r7, #14]
 8009ce2:	2bff      	cmp	r3, #255	@ 0xff
 8009ce4:	d01d      	beq.n	8009d22 <USBD_StdItfReq+0x92>
 8009ce6:	7bbb      	ldrb	r3, [r7, #14]
 8009ce8:	2b00      	cmp	r3, #0
 8009cea:	d11a      	bne.n	8009d22 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8009cec:	7bba      	ldrb	r2, [r7, #14]
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	32ae      	adds	r2, #174	@ 0xae
 8009cf2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009cf6:	689b      	ldr	r3, [r3, #8]
 8009cf8:	2b00      	cmp	r3, #0
 8009cfa:	d00f      	beq.n	8009d1c <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8009cfc:	7bba      	ldrb	r2, [r7, #14]
 8009cfe:	687b      	ldr	r3, [r7, #4]
 8009d00:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8009d04:	7bba      	ldrb	r2, [r7, #14]
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	32ae      	adds	r2, #174	@ 0xae
 8009d0a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009d0e:	689b      	ldr	r3, [r3, #8]
 8009d10:	6839      	ldr	r1, [r7, #0]
 8009d12:	6878      	ldr	r0, [r7, #4]
 8009d14:	4798      	blx	r3
 8009d16:	4603      	mov	r3, r0
 8009d18:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8009d1a:	e004      	b.n	8009d26 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8009d1c:	2303      	movs	r3, #3
 8009d1e:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8009d20:	e001      	b.n	8009d26 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8009d22:	2303      	movs	r3, #3
 8009d24:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8009d26:	683b      	ldr	r3, [r7, #0]
 8009d28:	88db      	ldrh	r3, [r3, #6]
 8009d2a:	2b00      	cmp	r3, #0
 8009d2c:	d110      	bne.n	8009d50 <USBD_StdItfReq+0xc0>
 8009d2e:	7bfb      	ldrb	r3, [r7, #15]
 8009d30:	2b00      	cmp	r3, #0
 8009d32:	d10d      	bne.n	8009d50 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8009d34:	6878      	ldr	r0, [r7, #4]
 8009d36:	f000 fdd3 	bl	800a8e0 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8009d3a:	e009      	b.n	8009d50 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8009d3c:	6839      	ldr	r1, [r7, #0]
 8009d3e:	6878      	ldr	r0, [r7, #4]
 8009d40:	f000 fcf7 	bl	800a732 <USBD_CtlError>
          break;
 8009d44:	e004      	b.n	8009d50 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8009d46:	6839      	ldr	r1, [r7, #0]
 8009d48:	6878      	ldr	r0, [r7, #4]
 8009d4a:	f000 fcf2 	bl	800a732 <USBD_CtlError>
          break;
 8009d4e:	e000      	b.n	8009d52 <USBD_StdItfReq+0xc2>
          break;
 8009d50:	bf00      	nop
      }
      break;
 8009d52:	e004      	b.n	8009d5e <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8009d54:	6839      	ldr	r1, [r7, #0]
 8009d56:	6878      	ldr	r0, [r7, #4]
 8009d58:	f000 fceb 	bl	800a732 <USBD_CtlError>
      break;
 8009d5c:	bf00      	nop
  }

  return ret;
 8009d5e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009d60:	4618      	mov	r0, r3
 8009d62:	3710      	adds	r7, #16
 8009d64:	46bd      	mov	sp, r7
 8009d66:	bd80      	pop	{r7, pc}

08009d68 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009d68:	b580      	push	{r7, lr}
 8009d6a:	b084      	sub	sp, #16
 8009d6c:	af00      	add	r7, sp, #0
 8009d6e:	6078      	str	r0, [r7, #4]
 8009d70:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8009d72:	2300      	movs	r3, #0
 8009d74:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8009d76:	683b      	ldr	r3, [r7, #0]
 8009d78:	889b      	ldrh	r3, [r3, #4]
 8009d7a:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009d7c:	683b      	ldr	r3, [r7, #0]
 8009d7e:	781b      	ldrb	r3, [r3, #0]
 8009d80:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009d84:	2b40      	cmp	r3, #64	@ 0x40
 8009d86:	d007      	beq.n	8009d98 <USBD_StdEPReq+0x30>
 8009d88:	2b40      	cmp	r3, #64	@ 0x40
 8009d8a:	f200 817f 	bhi.w	800a08c <USBD_StdEPReq+0x324>
 8009d8e:	2b00      	cmp	r3, #0
 8009d90:	d02a      	beq.n	8009de8 <USBD_StdEPReq+0x80>
 8009d92:	2b20      	cmp	r3, #32
 8009d94:	f040 817a 	bne.w	800a08c <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8009d98:	7bbb      	ldrb	r3, [r7, #14]
 8009d9a:	4619      	mov	r1, r3
 8009d9c:	6878      	ldr	r0, [r7, #4]
 8009d9e:	f7ff fe85 	bl	8009aac <USBD_CoreFindEP>
 8009da2:	4603      	mov	r3, r0
 8009da4:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009da6:	7b7b      	ldrb	r3, [r7, #13]
 8009da8:	2bff      	cmp	r3, #255	@ 0xff
 8009daa:	f000 8174 	beq.w	800a096 <USBD_StdEPReq+0x32e>
 8009dae:	7b7b      	ldrb	r3, [r7, #13]
 8009db0:	2b00      	cmp	r3, #0
 8009db2:	f040 8170 	bne.w	800a096 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 8009db6:	7b7a      	ldrb	r2, [r7, #13]
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8009dbe:	7b7a      	ldrb	r2, [r7, #13]
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	32ae      	adds	r2, #174	@ 0xae
 8009dc4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009dc8:	689b      	ldr	r3, [r3, #8]
 8009dca:	2b00      	cmp	r3, #0
 8009dcc:	f000 8163 	beq.w	800a096 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8009dd0:	7b7a      	ldrb	r2, [r7, #13]
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	32ae      	adds	r2, #174	@ 0xae
 8009dd6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009dda:	689b      	ldr	r3, [r3, #8]
 8009ddc:	6839      	ldr	r1, [r7, #0]
 8009dde:	6878      	ldr	r0, [r7, #4]
 8009de0:	4798      	blx	r3
 8009de2:	4603      	mov	r3, r0
 8009de4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8009de6:	e156      	b.n	800a096 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009de8:	683b      	ldr	r3, [r7, #0]
 8009dea:	785b      	ldrb	r3, [r3, #1]
 8009dec:	2b03      	cmp	r3, #3
 8009dee:	d008      	beq.n	8009e02 <USBD_StdEPReq+0x9a>
 8009df0:	2b03      	cmp	r3, #3
 8009df2:	f300 8145 	bgt.w	800a080 <USBD_StdEPReq+0x318>
 8009df6:	2b00      	cmp	r3, #0
 8009df8:	f000 809b 	beq.w	8009f32 <USBD_StdEPReq+0x1ca>
 8009dfc:	2b01      	cmp	r3, #1
 8009dfe:	d03c      	beq.n	8009e7a <USBD_StdEPReq+0x112>
 8009e00:	e13e      	b.n	800a080 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009e08:	b2db      	uxtb	r3, r3
 8009e0a:	2b02      	cmp	r3, #2
 8009e0c:	d002      	beq.n	8009e14 <USBD_StdEPReq+0xac>
 8009e0e:	2b03      	cmp	r3, #3
 8009e10:	d016      	beq.n	8009e40 <USBD_StdEPReq+0xd8>
 8009e12:	e02c      	b.n	8009e6e <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009e14:	7bbb      	ldrb	r3, [r7, #14]
 8009e16:	2b00      	cmp	r3, #0
 8009e18:	d00d      	beq.n	8009e36 <USBD_StdEPReq+0xce>
 8009e1a:	7bbb      	ldrb	r3, [r7, #14]
 8009e1c:	2b80      	cmp	r3, #128	@ 0x80
 8009e1e:	d00a      	beq.n	8009e36 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8009e20:	7bbb      	ldrb	r3, [r7, #14]
 8009e22:	4619      	mov	r1, r3
 8009e24:	6878      	ldr	r0, [r7, #4]
 8009e26:	f001 f979 	bl	800b11c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8009e2a:	2180      	movs	r1, #128	@ 0x80
 8009e2c:	6878      	ldr	r0, [r7, #4]
 8009e2e:	f001 f975 	bl	800b11c <USBD_LL_StallEP>
 8009e32:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009e34:	e020      	b.n	8009e78 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8009e36:	6839      	ldr	r1, [r7, #0]
 8009e38:	6878      	ldr	r0, [r7, #4]
 8009e3a:	f000 fc7a 	bl	800a732 <USBD_CtlError>
              break;
 8009e3e:	e01b      	b.n	8009e78 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8009e40:	683b      	ldr	r3, [r7, #0]
 8009e42:	885b      	ldrh	r3, [r3, #2]
 8009e44:	2b00      	cmp	r3, #0
 8009e46:	d10e      	bne.n	8009e66 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8009e48:	7bbb      	ldrb	r3, [r7, #14]
 8009e4a:	2b00      	cmp	r3, #0
 8009e4c:	d00b      	beq.n	8009e66 <USBD_StdEPReq+0xfe>
 8009e4e:	7bbb      	ldrb	r3, [r7, #14]
 8009e50:	2b80      	cmp	r3, #128	@ 0x80
 8009e52:	d008      	beq.n	8009e66 <USBD_StdEPReq+0xfe>
 8009e54:	683b      	ldr	r3, [r7, #0]
 8009e56:	88db      	ldrh	r3, [r3, #6]
 8009e58:	2b00      	cmp	r3, #0
 8009e5a:	d104      	bne.n	8009e66 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8009e5c:	7bbb      	ldrb	r3, [r7, #14]
 8009e5e:	4619      	mov	r1, r3
 8009e60:	6878      	ldr	r0, [r7, #4]
 8009e62:	f001 f95b 	bl	800b11c <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8009e66:	6878      	ldr	r0, [r7, #4]
 8009e68:	f000 fd3a 	bl	800a8e0 <USBD_CtlSendStatus>

              break;
 8009e6c:	e004      	b.n	8009e78 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8009e6e:	6839      	ldr	r1, [r7, #0]
 8009e70:	6878      	ldr	r0, [r7, #4]
 8009e72:	f000 fc5e 	bl	800a732 <USBD_CtlError>
              break;
 8009e76:	bf00      	nop
          }
          break;
 8009e78:	e107      	b.n	800a08a <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8009e7a:	687b      	ldr	r3, [r7, #4]
 8009e7c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009e80:	b2db      	uxtb	r3, r3
 8009e82:	2b02      	cmp	r3, #2
 8009e84:	d002      	beq.n	8009e8c <USBD_StdEPReq+0x124>
 8009e86:	2b03      	cmp	r3, #3
 8009e88:	d016      	beq.n	8009eb8 <USBD_StdEPReq+0x150>
 8009e8a:	e04b      	b.n	8009f24 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009e8c:	7bbb      	ldrb	r3, [r7, #14]
 8009e8e:	2b00      	cmp	r3, #0
 8009e90:	d00d      	beq.n	8009eae <USBD_StdEPReq+0x146>
 8009e92:	7bbb      	ldrb	r3, [r7, #14]
 8009e94:	2b80      	cmp	r3, #128	@ 0x80
 8009e96:	d00a      	beq.n	8009eae <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8009e98:	7bbb      	ldrb	r3, [r7, #14]
 8009e9a:	4619      	mov	r1, r3
 8009e9c:	6878      	ldr	r0, [r7, #4]
 8009e9e:	f001 f93d 	bl	800b11c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8009ea2:	2180      	movs	r1, #128	@ 0x80
 8009ea4:	6878      	ldr	r0, [r7, #4]
 8009ea6:	f001 f939 	bl	800b11c <USBD_LL_StallEP>
 8009eaa:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009eac:	e040      	b.n	8009f30 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8009eae:	6839      	ldr	r1, [r7, #0]
 8009eb0:	6878      	ldr	r0, [r7, #4]
 8009eb2:	f000 fc3e 	bl	800a732 <USBD_CtlError>
              break;
 8009eb6:	e03b      	b.n	8009f30 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8009eb8:	683b      	ldr	r3, [r7, #0]
 8009eba:	885b      	ldrh	r3, [r3, #2]
 8009ebc:	2b00      	cmp	r3, #0
 8009ebe:	d136      	bne.n	8009f2e <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8009ec0:	7bbb      	ldrb	r3, [r7, #14]
 8009ec2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009ec6:	2b00      	cmp	r3, #0
 8009ec8:	d004      	beq.n	8009ed4 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8009eca:	7bbb      	ldrb	r3, [r7, #14]
 8009ecc:	4619      	mov	r1, r3
 8009ece:	6878      	ldr	r0, [r7, #4]
 8009ed0:	f001 f943 	bl	800b15a <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8009ed4:	6878      	ldr	r0, [r7, #4]
 8009ed6:	f000 fd03 	bl	800a8e0 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8009eda:	7bbb      	ldrb	r3, [r7, #14]
 8009edc:	4619      	mov	r1, r3
 8009ede:	6878      	ldr	r0, [r7, #4]
 8009ee0:	f7ff fde4 	bl	8009aac <USBD_CoreFindEP>
 8009ee4:	4603      	mov	r3, r0
 8009ee6:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009ee8:	7b7b      	ldrb	r3, [r7, #13]
 8009eea:	2bff      	cmp	r3, #255	@ 0xff
 8009eec:	d01f      	beq.n	8009f2e <USBD_StdEPReq+0x1c6>
 8009eee:	7b7b      	ldrb	r3, [r7, #13]
 8009ef0:	2b00      	cmp	r3, #0
 8009ef2:	d11c      	bne.n	8009f2e <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8009ef4:	7b7a      	ldrb	r2, [r7, #13]
 8009ef6:	687b      	ldr	r3, [r7, #4]
 8009ef8:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8009efc:	7b7a      	ldrb	r2, [r7, #13]
 8009efe:	687b      	ldr	r3, [r7, #4]
 8009f00:	32ae      	adds	r2, #174	@ 0xae
 8009f02:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009f06:	689b      	ldr	r3, [r3, #8]
 8009f08:	2b00      	cmp	r3, #0
 8009f0a:	d010      	beq.n	8009f2e <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8009f0c:	7b7a      	ldrb	r2, [r7, #13]
 8009f0e:	687b      	ldr	r3, [r7, #4]
 8009f10:	32ae      	adds	r2, #174	@ 0xae
 8009f12:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009f16:	689b      	ldr	r3, [r3, #8]
 8009f18:	6839      	ldr	r1, [r7, #0]
 8009f1a:	6878      	ldr	r0, [r7, #4]
 8009f1c:	4798      	blx	r3
 8009f1e:	4603      	mov	r3, r0
 8009f20:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8009f22:	e004      	b.n	8009f2e <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8009f24:	6839      	ldr	r1, [r7, #0]
 8009f26:	6878      	ldr	r0, [r7, #4]
 8009f28:	f000 fc03 	bl	800a732 <USBD_CtlError>
              break;
 8009f2c:	e000      	b.n	8009f30 <USBD_StdEPReq+0x1c8>
              break;
 8009f2e:	bf00      	nop
          }
          break;
 8009f30:	e0ab      	b.n	800a08a <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009f38:	b2db      	uxtb	r3, r3
 8009f3a:	2b02      	cmp	r3, #2
 8009f3c:	d002      	beq.n	8009f44 <USBD_StdEPReq+0x1dc>
 8009f3e:	2b03      	cmp	r3, #3
 8009f40:	d032      	beq.n	8009fa8 <USBD_StdEPReq+0x240>
 8009f42:	e097      	b.n	800a074 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009f44:	7bbb      	ldrb	r3, [r7, #14]
 8009f46:	2b00      	cmp	r3, #0
 8009f48:	d007      	beq.n	8009f5a <USBD_StdEPReq+0x1f2>
 8009f4a:	7bbb      	ldrb	r3, [r7, #14]
 8009f4c:	2b80      	cmp	r3, #128	@ 0x80
 8009f4e:	d004      	beq.n	8009f5a <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8009f50:	6839      	ldr	r1, [r7, #0]
 8009f52:	6878      	ldr	r0, [r7, #4]
 8009f54:	f000 fbed 	bl	800a732 <USBD_CtlError>
                break;
 8009f58:	e091      	b.n	800a07e <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009f5a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009f5e:	2b00      	cmp	r3, #0
 8009f60:	da0b      	bge.n	8009f7a <USBD_StdEPReq+0x212>
 8009f62:	7bbb      	ldrb	r3, [r7, #14]
 8009f64:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009f68:	4613      	mov	r3, r2
 8009f6a:	009b      	lsls	r3, r3, #2
 8009f6c:	4413      	add	r3, r2
 8009f6e:	009b      	lsls	r3, r3, #2
 8009f70:	3310      	adds	r3, #16
 8009f72:	687a      	ldr	r2, [r7, #4]
 8009f74:	4413      	add	r3, r2
 8009f76:	3304      	adds	r3, #4
 8009f78:	e00b      	b.n	8009f92 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8009f7a:	7bbb      	ldrb	r3, [r7, #14]
 8009f7c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009f80:	4613      	mov	r3, r2
 8009f82:	009b      	lsls	r3, r3, #2
 8009f84:	4413      	add	r3, r2
 8009f86:	009b      	lsls	r3, r3, #2
 8009f88:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8009f8c:	687a      	ldr	r2, [r7, #4]
 8009f8e:	4413      	add	r3, r2
 8009f90:	3304      	adds	r3, #4
 8009f92:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8009f94:	68bb      	ldr	r3, [r7, #8]
 8009f96:	2200      	movs	r2, #0
 8009f98:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8009f9a:	68bb      	ldr	r3, [r7, #8]
 8009f9c:	2202      	movs	r2, #2
 8009f9e:	4619      	mov	r1, r3
 8009fa0:	6878      	ldr	r0, [r7, #4]
 8009fa2:	f000 fc43 	bl	800a82c <USBD_CtlSendData>
              break;
 8009fa6:	e06a      	b.n	800a07e <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8009fa8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009fac:	2b00      	cmp	r3, #0
 8009fae:	da11      	bge.n	8009fd4 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8009fb0:	7bbb      	ldrb	r3, [r7, #14]
 8009fb2:	f003 020f 	and.w	r2, r3, #15
 8009fb6:	6879      	ldr	r1, [r7, #4]
 8009fb8:	4613      	mov	r3, r2
 8009fba:	009b      	lsls	r3, r3, #2
 8009fbc:	4413      	add	r3, r2
 8009fbe:	009b      	lsls	r3, r3, #2
 8009fc0:	440b      	add	r3, r1
 8009fc2:	3324      	adds	r3, #36	@ 0x24
 8009fc4:	881b      	ldrh	r3, [r3, #0]
 8009fc6:	2b00      	cmp	r3, #0
 8009fc8:	d117      	bne.n	8009ffa <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8009fca:	6839      	ldr	r1, [r7, #0]
 8009fcc:	6878      	ldr	r0, [r7, #4]
 8009fce:	f000 fbb0 	bl	800a732 <USBD_CtlError>
                  break;
 8009fd2:	e054      	b.n	800a07e <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8009fd4:	7bbb      	ldrb	r3, [r7, #14]
 8009fd6:	f003 020f 	and.w	r2, r3, #15
 8009fda:	6879      	ldr	r1, [r7, #4]
 8009fdc:	4613      	mov	r3, r2
 8009fde:	009b      	lsls	r3, r3, #2
 8009fe0:	4413      	add	r3, r2
 8009fe2:	009b      	lsls	r3, r3, #2
 8009fe4:	440b      	add	r3, r1
 8009fe6:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8009fea:	881b      	ldrh	r3, [r3, #0]
 8009fec:	2b00      	cmp	r3, #0
 8009fee:	d104      	bne.n	8009ffa <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8009ff0:	6839      	ldr	r1, [r7, #0]
 8009ff2:	6878      	ldr	r0, [r7, #4]
 8009ff4:	f000 fb9d 	bl	800a732 <USBD_CtlError>
                  break;
 8009ff8:	e041      	b.n	800a07e <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009ffa:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009ffe:	2b00      	cmp	r3, #0
 800a000:	da0b      	bge.n	800a01a <USBD_StdEPReq+0x2b2>
 800a002:	7bbb      	ldrb	r3, [r7, #14]
 800a004:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a008:	4613      	mov	r3, r2
 800a00a:	009b      	lsls	r3, r3, #2
 800a00c:	4413      	add	r3, r2
 800a00e:	009b      	lsls	r3, r3, #2
 800a010:	3310      	adds	r3, #16
 800a012:	687a      	ldr	r2, [r7, #4]
 800a014:	4413      	add	r3, r2
 800a016:	3304      	adds	r3, #4
 800a018:	e00b      	b.n	800a032 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800a01a:	7bbb      	ldrb	r3, [r7, #14]
 800a01c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a020:	4613      	mov	r3, r2
 800a022:	009b      	lsls	r3, r3, #2
 800a024:	4413      	add	r3, r2
 800a026:	009b      	lsls	r3, r3, #2
 800a028:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800a02c:	687a      	ldr	r2, [r7, #4]
 800a02e:	4413      	add	r3, r2
 800a030:	3304      	adds	r3, #4
 800a032:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800a034:	7bbb      	ldrb	r3, [r7, #14]
 800a036:	2b00      	cmp	r3, #0
 800a038:	d002      	beq.n	800a040 <USBD_StdEPReq+0x2d8>
 800a03a:	7bbb      	ldrb	r3, [r7, #14]
 800a03c:	2b80      	cmp	r3, #128	@ 0x80
 800a03e:	d103      	bne.n	800a048 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 800a040:	68bb      	ldr	r3, [r7, #8]
 800a042:	2200      	movs	r2, #0
 800a044:	601a      	str	r2, [r3, #0]
 800a046:	e00e      	b.n	800a066 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800a048:	7bbb      	ldrb	r3, [r7, #14]
 800a04a:	4619      	mov	r1, r3
 800a04c:	6878      	ldr	r0, [r7, #4]
 800a04e:	f001 f8a3 	bl	800b198 <USBD_LL_IsStallEP>
 800a052:	4603      	mov	r3, r0
 800a054:	2b00      	cmp	r3, #0
 800a056:	d003      	beq.n	800a060 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 800a058:	68bb      	ldr	r3, [r7, #8]
 800a05a:	2201      	movs	r2, #1
 800a05c:	601a      	str	r2, [r3, #0]
 800a05e:	e002      	b.n	800a066 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 800a060:	68bb      	ldr	r3, [r7, #8]
 800a062:	2200      	movs	r2, #0
 800a064:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800a066:	68bb      	ldr	r3, [r7, #8]
 800a068:	2202      	movs	r2, #2
 800a06a:	4619      	mov	r1, r3
 800a06c:	6878      	ldr	r0, [r7, #4]
 800a06e:	f000 fbdd 	bl	800a82c <USBD_CtlSendData>
              break;
 800a072:	e004      	b.n	800a07e <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 800a074:	6839      	ldr	r1, [r7, #0]
 800a076:	6878      	ldr	r0, [r7, #4]
 800a078:	f000 fb5b 	bl	800a732 <USBD_CtlError>
              break;
 800a07c:	bf00      	nop
          }
          break;
 800a07e:	e004      	b.n	800a08a <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 800a080:	6839      	ldr	r1, [r7, #0]
 800a082:	6878      	ldr	r0, [r7, #4]
 800a084:	f000 fb55 	bl	800a732 <USBD_CtlError>
          break;
 800a088:	bf00      	nop
      }
      break;
 800a08a:	e005      	b.n	800a098 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 800a08c:	6839      	ldr	r1, [r7, #0]
 800a08e:	6878      	ldr	r0, [r7, #4]
 800a090:	f000 fb4f 	bl	800a732 <USBD_CtlError>
      break;
 800a094:	e000      	b.n	800a098 <USBD_StdEPReq+0x330>
      break;
 800a096:	bf00      	nop
  }

  return ret;
 800a098:	7bfb      	ldrb	r3, [r7, #15]
}
 800a09a:	4618      	mov	r0, r3
 800a09c:	3710      	adds	r7, #16
 800a09e:	46bd      	mov	sp, r7
 800a0a0:	bd80      	pop	{r7, pc}
	...

0800a0a4 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a0a4:	b580      	push	{r7, lr}
 800a0a6:	b084      	sub	sp, #16
 800a0a8:	af00      	add	r7, sp, #0
 800a0aa:	6078      	str	r0, [r7, #4]
 800a0ac:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800a0ae:	2300      	movs	r3, #0
 800a0b0:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800a0b2:	2300      	movs	r3, #0
 800a0b4:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800a0b6:	2300      	movs	r3, #0
 800a0b8:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800a0ba:	683b      	ldr	r3, [r7, #0]
 800a0bc:	885b      	ldrh	r3, [r3, #2]
 800a0be:	0a1b      	lsrs	r3, r3, #8
 800a0c0:	b29b      	uxth	r3, r3
 800a0c2:	3b01      	subs	r3, #1
 800a0c4:	2b06      	cmp	r3, #6
 800a0c6:	f200 8128 	bhi.w	800a31a <USBD_GetDescriptor+0x276>
 800a0ca:	a201      	add	r2, pc, #4	@ (adr r2, 800a0d0 <USBD_GetDescriptor+0x2c>)
 800a0cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a0d0:	0800a0ed 	.word	0x0800a0ed
 800a0d4:	0800a105 	.word	0x0800a105
 800a0d8:	0800a145 	.word	0x0800a145
 800a0dc:	0800a31b 	.word	0x0800a31b
 800a0e0:	0800a31b 	.word	0x0800a31b
 800a0e4:	0800a2bb 	.word	0x0800a2bb
 800a0e8:	0800a2e7 	.word	0x0800a2e7
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800a0ec:	687b      	ldr	r3, [r7, #4]
 800a0ee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a0f2:	681b      	ldr	r3, [r3, #0]
 800a0f4:	687a      	ldr	r2, [r7, #4]
 800a0f6:	7c12      	ldrb	r2, [r2, #16]
 800a0f8:	f107 0108 	add.w	r1, r7, #8
 800a0fc:	4610      	mov	r0, r2
 800a0fe:	4798      	blx	r3
 800a100:	60f8      	str	r0, [r7, #12]
      break;
 800a102:	e112      	b.n	800a32a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	7c1b      	ldrb	r3, [r3, #16]
 800a108:	2b00      	cmp	r3, #0
 800a10a:	d10d      	bne.n	800a128 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a112:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a114:	f107 0208 	add.w	r2, r7, #8
 800a118:	4610      	mov	r0, r2
 800a11a:	4798      	blx	r3
 800a11c:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a11e:	68fb      	ldr	r3, [r7, #12]
 800a120:	3301      	adds	r3, #1
 800a122:	2202      	movs	r2, #2
 800a124:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800a126:	e100      	b.n	800a32a <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a12e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a130:	f107 0208 	add.w	r2, r7, #8
 800a134:	4610      	mov	r0, r2
 800a136:	4798      	blx	r3
 800a138:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a13a:	68fb      	ldr	r3, [r7, #12]
 800a13c:	3301      	adds	r3, #1
 800a13e:	2202      	movs	r2, #2
 800a140:	701a      	strb	r2, [r3, #0]
      break;
 800a142:	e0f2      	b.n	800a32a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800a144:	683b      	ldr	r3, [r7, #0]
 800a146:	885b      	ldrh	r3, [r3, #2]
 800a148:	b2db      	uxtb	r3, r3
 800a14a:	2b05      	cmp	r3, #5
 800a14c:	f200 80ac 	bhi.w	800a2a8 <USBD_GetDescriptor+0x204>
 800a150:	a201      	add	r2, pc, #4	@ (adr r2, 800a158 <USBD_GetDescriptor+0xb4>)
 800a152:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a156:	bf00      	nop
 800a158:	0800a171 	.word	0x0800a171
 800a15c:	0800a1a5 	.word	0x0800a1a5
 800a160:	0800a1d9 	.word	0x0800a1d9
 800a164:	0800a20d 	.word	0x0800a20d
 800a168:	0800a241 	.word	0x0800a241
 800a16c:	0800a275 	.word	0x0800a275
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800a170:	687b      	ldr	r3, [r7, #4]
 800a172:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a176:	685b      	ldr	r3, [r3, #4]
 800a178:	2b00      	cmp	r3, #0
 800a17a:	d00b      	beq.n	800a194 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800a17c:	687b      	ldr	r3, [r7, #4]
 800a17e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a182:	685b      	ldr	r3, [r3, #4]
 800a184:	687a      	ldr	r2, [r7, #4]
 800a186:	7c12      	ldrb	r2, [r2, #16]
 800a188:	f107 0108 	add.w	r1, r7, #8
 800a18c:	4610      	mov	r0, r2
 800a18e:	4798      	blx	r3
 800a190:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a192:	e091      	b.n	800a2b8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a194:	6839      	ldr	r1, [r7, #0]
 800a196:	6878      	ldr	r0, [r7, #4]
 800a198:	f000 facb 	bl	800a732 <USBD_CtlError>
            err++;
 800a19c:	7afb      	ldrb	r3, [r7, #11]
 800a19e:	3301      	adds	r3, #1
 800a1a0:	72fb      	strb	r3, [r7, #11]
          break;
 800a1a2:	e089      	b.n	800a2b8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800a1a4:	687b      	ldr	r3, [r7, #4]
 800a1a6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a1aa:	689b      	ldr	r3, [r3, #8]
 800a1ac:	2b00      	cmp	r3, #0
 800a1ae:	d00b      	beq.n	800a1c8 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a1b6:	689b      	ldr	r3, [r3, #8]
 800a1b8:	687a      	ldr	r2, [r7, #4]
 800a1ba:	7c12      	ldrb	r2, [r2, #16]
 800a1bc:	f107 0108 	add.w	r1, r7, #8
 800a1c0:	4610      	mov	r0, r2
 800a1c2:	4798      	blx	r3
 800a1c4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a1c6:	e077      	b.n	800a2b8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a1c8:	6839      	ldr	r1, [r7, #0]
 800a1ca:	6878      	ldr	r0, [r7, #4]
 800a1cc:	f000 fab1 	bl	800a732 <USBD_CtlError>
            err++;
 800a1d0:	7afb      	ldrb	r3, [r7, #11]
 800a1d2:	3301      	adds	r3, #1
 800a1d4:	72fb      	strb	r3, [r7, #11]
          break;
 800a1d6:	e06f      	b.n	800a2b8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800a1d8:	687b      	ldr	r3, [r7, #4]
 800a1da:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a1de:	68db      	ldr	r3, [r3, #12]
 800a1e0:	2b00      	cmp	r3, #0
 800a1e2:	d00b      	beq.n	800a1fc <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800a1e4:	687b      	ldr	r3, [r7, #4]
 800a1e6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a1ea:	68db      	ldr	r3, [r3, #12]
 800a1ec:	687a      	ldr	r2, [r7, #4]
 800a1ee:	7c12      	ldrb	r2, [r2, #16]
 800a1f0:	f107 0108 	add.w	r1, r7, #8
 800a1f4:	4610      	mov	r0, r2
 800a1f6:	4798      	blx	r3
 800a1f8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a1fa:	e05d      	b.n	800a2b8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a1fc:	6839      	ldr	r1, [r7, #0]
 800a1fe:	6878      	ldr	r0, [r7, #4]
 800a200:	f000 fa97 	bl	800a732 <USBD_CtlError>
            err++;
 800a204:	7afb      	ldrb	r3, [r7, #11]
 800a206:	3301      	adds	r3, #1
 800a208:	72fb      	strb	r3, [r7, #11]
          break;
 800a20a:	e055      	b.n	800a2b8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a212:	691b      	ldr	r3, [r3, #16]
 800a214:	2b00      	cmp	r3, #0
 800a216:	d00b      	beq.n	800a230 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a21e:	691b      	ldr	r3, [r3, #16]
 800a220:	687a      	ldr	r2, [r7, #4]
 800a222:	7c12      	ldrb	r2, [r2, #16]
 800a224:	f107 0108 	add.w	r1, r7, #8
 800a228:	4610      	mov	r0, r2
 800a22a:	4798      	blx	r3
 800a22c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a22e:	e043      	b.n	800a2b8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a230:	6839      	ldr	r1, [r7, #0]
 800a232:	6878      	ldr	r0, [r7, #4]
 800a234:	f000 fa7d 	bl	800a732 <USBD_CtlError>
            err++;
 800a238:	7afb      	ldrb	r3, [r7, #11]
 800a23a:	3301      	adds	r3, #1
 800a23c:	72fb      	strb	r3, [r7, #11]
          break;
 800a23e:	e03b      	b.n	800a2b8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a246:	695b      	ldr	r3, [r3, #20]
 800a248:	2b00      	cmp	r3, #0
 800a24a:	d00b      	beq.n	800a264 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a252:	695b      	ldr	r3, [r3, #20]
 800a254:	687a      	ldr	r2, [r7, #4]
 800a256:	7c12      	ldrb	r2, [r2, #16]
 800a258:	f107 0108 	add.w	r1, r7, #8
 800a25c:	4610      	mov	r0, r2
 800a25e:	4798      	blx	r3
 800a260:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a262:	e029      	b.n	800a2b8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a264:	6839      	ldr	r1, [r7, #0]
 800a266:	6878      	ldr	r0, [r7, #4]
 800a268:	f000 fa63 	bl	800a732 <USBD_CtlError>
            err++;
 800a26c:	7afb      	ldrb	r3, [r7, #11]
 800a26e:	3301      	adds	r3, #1
 800a270:	72fb      	strb	r3, [r7, #11]
          break;
 800a272:	e021      	b.n	800a2b8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a27a:	699b      	ldr	r3, [r3, #24]
 800a27c:	2b00      	cmp	r3, #0
 800a27e:	d00b      	beq.n	800a298 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800a280:	687b      	ldr	r3, [r7, #4]
 800a282:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a286:	699b      	ldr	r3, [r3, #24]
 800a288:	687a      	ldr	r2, [r7, #4]
 800a28a:	7c12      	ldrb	r2, [r2, #16]
 800a28c:	f107 0108 	add.w	r1, r7, #8
 800a290:	4610      	mov	r0, r2
 800a292:	4798      	blx	r3
 800a294:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a296:	e00f      	b.n	800a2b8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a298:	6839      	ldr	r1, [r7, #0]
 800a29a:	6878      	ldr	r0, [r7, #4]
 800a29c:	f000 fa49 	bl	800a732 <USBD_CtlError>
            err++;
 800a2a0:	7afb      	ldrb	r3, [r7, #11]
 800a2a2:	3301      	adds	r3, #1
 800a2a4:	72fb      	strb	r3, [r7, #11]
          break;
 800a2a6:	e007      	b.n	800a2b8 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800a2a8:	6839      	ldr	r1, [r7, #0]
 800a2aa:	6878      	ldr	r0, [r7, #4]
 800a2ac:	f000 fa41 	bl	800a732 <USBD_CtlError>
          err++;
 800a2b0:	7afb      	ldrb	r3, [r7, #11]
 800a2b2:	3301      	adds	r3, #1
 800a2b4:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800a2b6:	bf00      	nop
      }
      break;
 800a2b8:	e037      	b.n	800a32a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	7c1b      	ldrb	r3, [r3, #16]
 800a2be:	2b00      	cmp	r3, #0
 800a2c0:	d109      	bne.n	800a2d6 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a2c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a2ca:	f107 0208 	add.w	r2, r7, #8
 800a2ce:	4610      	mov	r0, r2
 800a2d0:	4798      	blx	r3
 800a2d2:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a2d4:	e029      	b.n	800a32a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800a2d6:	6839      	ldr	r1, [r7, #0]
 800a2d8:	6878      	ldr	r0, [r7, #4]
 800a2da:	f000 fa2a 	bl	800a732 <USBD_CtlError>
        err++;
 800a2de:	7afb      	ldrb	r3, [r7, #11]
 800a2e0:	3301      	adds	r3, #1
 800a2e2:	72fb      	strb	r3, [r7, #11]
      break;
 800a2e4:	e021      	b.n	800a32a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a2e6:	687b      	ldr	r3, [r7, #4]
 800a2e8:	7c1b      	ldrb	r3, [r3, #16]
 800a2ea:	2b00      	cmp	r3, #0
 800a2ec:	d10d      	bne.n	800a30a <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a2f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a2f6:	f107 0208 	add.w	r2, r7, #8
 800a2fa:	4610      	mov	r0, r2
 800a2fc:	4798      	blx	r3
 800a2fe:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800a300:	68fb      	ldr	r3, [r7, #12]
 800a302:	3301      	adds	r3, #1
 800a304:	2207      	movs	r2, #7
 800a306:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a308:	e00f      	b.n	800a32a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800a30a:	6839      	ldr	r1, [r7, #0]
 800a30c:	6878      	ldr	r0, [r7, #4]
 800a30e:	f000 fa10 	bl	800a732 <USBD_CtlError>
        err++;
 800a312:	7afb      	ldrb	r3, [r7, #11]
 800a314:	3301      	adds	r3, #1
 800a316:	72fb      	strb	r3, [r7, #11]
      break;
 800a318:	e007      	b.n	800a32a <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800a31a:	6839      	ldr	r1, [r7, #0]
 800a31c:	6878      	ldr	r0, [r7, #4]
 800a31e:	f000 fa08 	bl	800a732 <USBD_CtlError>
      err++;
 800a322:	7afb      	ldrb	r3, [r7, #11]
 800a324:	3301      	adds	r3, #1
 800a326:	72fb      	strb	r3, [r7, #11]
      break;
 800a328:	bf00      	nop
  }

  if (err != 0U)
 800a32a:	7afb      	ldrb	r3, [r7, #11]
 800a32c:	2b00      	cmp	r3, #0
 800a32e:	d11e      	bne.n	800a36e <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800a330:	683b      	ldr	r3, [r7, #0]
 800a332:	88db      	ldrh	r3, [r3, #6]
 800a334:	2b00      	cmp	r3, #0
 800a336:	d016      	beq.n	800a366 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800a338:	893b      	ldrh	r3, [r7, #8]
 800a33a:	2b00      	cmp	r3, #0
 800a33c:	d00e      	beq.n	800a35c <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800a33e:	683b      	ldr	r3, [r7, #0]
 800a340:	88da      	ldrh	r2, [r3, #6]
 800a342:	893b      	ldrh	r3, [r7, #8]
 800a344:	4293      	cmp	r3, r2
 800a346:	bf28      	it	cs
 800a348:	4613      	movcs	r3, r2
 800a34a:	b29b      	uxth	r3, r3
 800a34c:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800a34e:	893b      	ldrh	r3, [r7, #8]
 800a350:	461a      	mov	r2, r3
 800a352:	68f9      	ldr	r1, [r7, #12]
 800a354:	6878      	ldr	r0, [r7, #4]
 800a356:	f000 fa69 	bl	800a82c <USBD_CtlSendData>
 800a35a:	e009      	b.n	800a370 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800a35c:	6839      	ldr	r1, [r7, #0]
 800a35e:	6878      	ldr	r0, [r7, #4]
 800a360:	f000 f9e7 	bl	800a732 <USBD_CtlError>
 800a364:	e004      	b.n	800a370 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800a366:	6878      	ldr	r0, [r7, #4]
 800a368:	f000 faba 	bl	800a8e0 <USBD_CtlSendStatus>
 800a36c:	e000      	b.n	800a370 <USBD_GetDescriptor+0x2cc>
    return;
 800a36e:	bf00      	nop
  }
}
 800a370:	3710      	adds	r7, #16
 800a372:	46bd      	mov	sp, r7
 800a374:	bd80      	pop	{r7, pc}
 800a376:	bf00      	nop

0800a378 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a378:	b580      	push	{r7, lr}
 800a37a:	b084      	sub	sp, #16
 800a37c:	af00      	add	r7, sp, #0
 800a37e:	6078      	str	r0, [r7, #4]
 800a380:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800a382:	683b      	ldr	r3, [r7, #0]
 800a384:	889b      	ldrh	r3, [r3, #4]
 800a386:	2b00      	cmp	r3, #0
 800a388:	d131      	bne.n	800a3ee <USBD_SetAddress+0x76>
 800a38a:	683b      	ldr	r3, [r7, #0]
 800a38c:	88db      	ldrh	r3, [r3, #6]
 800a38e:	2b00      	cmp	r3, #0
 800a390:	d12d      	bne.n	800a3ee <USBD_SetAddress+0x76>
 800a392:	683b      	ldr	r3, [r7, #0]
 800a394:	885b      	ldrh	r3, [r3, #2]
 800a396:	2b7f      	cmp	r3, #127	@ 0x7f
 800a398:	d829      	bhi.n	800a3ee <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800a39a:	683b      	ldr	r3, [r7, #0]
 800a39c:	885b      	ldrh	r3, [r3, #2]
 800a39e:	b2db      	uxtb	r3, r3
 800a3a0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a3a4:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a3a6:	687b      	ldr	r3, [r7, #4]
 800a3a8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a3ac:	b2db      	uxtb	r3, r3
 800a3ae:	2b03      	cmp	r3, #3
 800a3b0:	d104      	bne.n	800a3bc <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800a3b2:	6839      	ldr	r1, [r7, #0]
 800a3b4:	6878      	ldr	r0, [r7, #4]
 800a3b6:	f000 f9bc 	bl	800a732 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a3ba:	e01d      	b.n	800a3f8 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800a3bc:	687b      	ldr	r3, [r7, #4]
 800a3be:	7bfa      	ldrb	r2, [r7, #15]
 800a3c0:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800a3c4:	7bfb      	ldrb	r3, [r7, #15]
 800a3c6:	4619      	mov	r1, r3
 800a3c8:	6878      	ldr	r0, [r7, #4]
 800a3ca:	f000 ff11 	bl	800b1f0 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800a3ce:	6878      	ldr	r0, [r7, #4]
 800a3d0:	f000 fa86 	bl	800a8e0 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800a3d4:	7bfb      	ldrb	r3, [r7, #15]
 800a3d6:	2b00      	cmp	r3, #0
 800a3d8:	d004      	beq.n	800a3e4 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800a3da:	687b      	ldr	r3, [r7, #4]
 800a3dc:	2202      	movs	r2, #2
 800a3de:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a3e2:	e009      	b.n	800a3f8 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800a3e4:	687b      	ldr	r3, [r7, #4]
 800a3e6:	2201      	movs	r2, #1
 800a3e8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a3ec:	e004      	b.n	800a3f8 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800a3ee:	6839      	ldr	r1, [r7, #0]
 800a3f0:	6878      	ldr	r0, [r7, #4]
 800a3f2:	f000 f99e 	bl	800a732 <USBD_CtlError>
  }
}
 800a3f6:	bf00      	nop
 800a3f8:	bf00      	nop
 800a3fa:	3710      	adds	r7, #16
 800a3fc:	46bd      	mov	sp, r7
 800a3fe:	bd80      	pop	{r7, pc}

0800a400 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a400:	b580      	push	{r7, lr}
 800a402:	b084      	sub	sp, #16
 800a404:	af00      	add	r7, sp, #0
 800a406:	6078      	str	r0, [r7, #4]
 800a408:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a40a:	2300      	movs	r3, #0
 800a40c:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800a40e:	683b      	ldr	r3, [r7, #0]
 800a410:	885b      	ldrh	r3, [r3, #2]
 800a412:	b2da      	uxtb	r2, r3
 800a414:	4b4e      	ldr	r3, [pc, #312]	@ (800a550 <USBD_SetConfig+0x150>)
 800a416:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800a418:	4b4d      	ldr	r3, [pc, #308]	@ (800a550 <USBD_SetConfig+0x150>)
 800a41a:	781b      	ldrb	r3, [r3, #0]
 800a41c:	2b01      	cmp	r3, #1
 800a41e:	d905      	bls.n	800a42c <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800a420:	6839      	ldr	r1, [r7, #0]
 800a422:	6878      	ldr	r0, [r7, #4]
 800a424:	f000 f985 	bl	800a732 <USBD_CtlError>
    return USBD_FAIL;
 800a428:	2303      	movs	r3, #3
 800a42a:	e08c      	b.n	800a546 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800a42c:	687b      	ldr	r3, [r7, #4]
 800a42e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a432:	b2db      	uxtb	r3, r3
 800a434:	2b02      	cmp	r3, #2
 800a436:	d002      	beq.n	800a43e <USBD_SetConfig+0x3e>
 800a438:	2b03      	cmp	r3, #3
 800a43a:	d029      	beq.n	800a490 <USBD_SetConfig+0x90>
 800a43c:	e075      	b.n	800a52a <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800a43e:	4b44      	ldr	r3, [pc, #272]	@ (800a550 <USBD_SetConfig+0x150>)
 800a440:	781b      	ldrb	r3, [r3, #0]
 800a442:	2b00      	cmp	r3, #0
 800a444:	d020      	beq.n	800a488 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800a446:	4b42      	ldr	r3, [pc, #264]	@ (800a550 <USBD_SetConfig+0x150>)
 800a448:	781b      	ldrb	r3, [r3, #0]
 800a44a:	461a      	mov	r2, r3
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800a450:	4b3f      	ldr	r3, [pc, #252]	@ (800a550 <USBD_SetConfig+0x150>)
 800a452:	781b      	ldrb	r3, [r3, #0]
 800a454:	4619      	mov	r1, r3
 800a456:	6878      	ldr	r0, [r7, #4]
 800a458:	f7fe ffe3 	bl	8009422 <USBD_SetClassConfig>
 800a45c:	4603      	mov	r3, r0
 800a45e:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800a460:	7bfb      	ldrb	r3, [r7, #15]
 800a462:	2b00      	cmp	r3, #0
 800a464:	d008      	beq.n	800a478 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800a466:	6839      	ldr	r1, [r7, #0]
 800a468:	6878      	ldr	r0, [r7, #4]
 800a46a:	f000 f962 	bl	800a732 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800a46e:	687b      	ldr	r3, [r7, #4]
 800a470:	2202      	movs	r2, #2
 800a472:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800a476:	e065      	b.n	800a544 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800a478:	6878      	ldr	r0, [r7, #4]
 800a47a:	f000 fa31 	bl	800a8e0 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800a47e:	687b      	ldr	r3, [r7, #4]
 800a480:	2203      	movs	r2, #3
 800a482:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800a486:	e05d      	b.n	800a544 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800a488:	6878      	ldr	r0, [r7, #4]
 800a48a:	f000 fa29 	bl	800a8e0 <USBD_CtlSendStatus>
      break;
 800a48e:	e059      	b.n	800a544 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800a490:	4b2f      	ldr	r3, [pc, #188]	@ (800a550 <USBD_SetConfig+0x150>)
 800a492:	781b      	ldrb	r3, [r3, #0]
 800a494:	2b00      	cmp	r3, #0
 800a496:	d112      	bne.n	800a4be <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	2202      	movs	r2, #2
 800a49c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800a4a0:	4b2b      	ldr	r3, [pc, #172]	@ (800a550 <USBD_SetConfig+0x150>)
 800a4a2:	781b      	ldrb	r3, [r3, #0]
 800a4a4:	461a      	mov	r2, r3
 800a4a6:	687b      	ldr	r3, [r7, #4]
 800a4a8:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800a4aa:	4b29      	ldr	r3, [pc, #164]	@ (800a550 <USBD_SetConfig+0x150>)
 800a4ac:	781b      	ldrb	r3, [r3, #0]
 800a4ae:	4619      	mov	r1, r3
 800a4b0:	6878      	ldr	r0, [r7, #4]
 800a4b2:	f7fe ffd2 	bl	800945a <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800a4b6:	6878      	ldr	r0, [r7, #4]
 800a4b8:	f000 fa12 	bl	800a8e0 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800a4bc:	e042      	b.n	800a544 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800a4be:	4b24      	ldr	r3, [pc, #144]	@ (800a550 <USBD_SetConfig+0x150>)
 800a4c0:	781b      	ldrb	r3, [r3, #0]
 800a4c2:	461a      	mov	r2, r3
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	685b      	ldr	r3, [r3, #4]
 800a4c8:	429a      	cmp	r2, r3
 800a4ca:	d02a      	beq.n	800a522 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	685b      	ldr	r3, [r3, #4]
 800a4d0:	b2db      	uxtb	r3, r3
 800a4d2:	4619      	mov	r1, r3
 800a4d4:	6878      	ldr	r0, [r7, #4]
 800a4d6:	f7fe ffc0 	bl	800945a <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800a4da:	4b1d      	ldr	r3, [pc, #116]	@ (800a550 <USBD_SetConfig+0x150>)
 800a4dc:	781b      	ldrb	r3, [r3, #0]
 800a4de:	461a      	mov	r2, r3
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800a4e4:	4b1a      	ldr	r3, [pc, #104]	@ (800a550 <USBD_SetConfig+0x150>)
 800a4e6:	781b      	ldrb	r3, [r3, #0]
 800a4e8:	4619      	mov	r1, r3
 800a4ea:	6878      	ldr	r0, [r7, #4]
 800a4ec:	f7fe ff99 	bl	8009422 <USBD_SetClassConfig>
 800a4f0:	4603      	mov	r3, r0
 800a4f2:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800a4f4:	7bfb      	ldrb	r3, [r7, #15]
 800a4f6:	2b00      	cmp	r3, #0
 800a4f8:	d00f      	beq.n	800a51a <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800a4fa:	6839      	ldr	r1, [r7, #0]
 800a4fc:	6878      	ldr	r0, [r7, #4]
 800a4fe:	f000 f918 	bl	800a732 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	685b      	ldr	r3, [r3, #4]
 800a506:	b2db      	uxtb	r3, r3
 800a508:	4619      	mov	r1, r3
 800a50a:	6878      	ldr	r0, [r7, #4]
 800a50c:	f7fe ffa5 	bl	800945a <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	2202      	movs	r2, #2
 800a514:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800a518:	e014      	b.n	800a544 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800a51a:	6878      	ldr	r0, [r7, #4]
 800a51c:	f000 f9e0 	bl	800a8e0 <USBD_CtlSendStatus>
      break;
 800a520:	e010      	b.n	800a544 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800a522:	6878      	ldr	r0, [r7, #4]
 800a524:	f000 f9dc 	bl	800a8e0 <USBD_CtlSendStatus>
      break;
 800a528:	e00c      	b.n	800a544 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800a52a:	6839      	ldr	r1, [r7, #0]
 800a52c:	6878      	ldr	r0, [r7, #4]
 800a52e:	f000 f900 	bl	800a732 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800a532:	4b07      	ldr	r3, [pc, #28]	@ (800a550 <USBD_SetConfig+0x150>)
 800a534:	781b      	ldrb	r3, [r3, #0]
 800a536:	4619      	mov	r1, r3
 800a538:	6878      	ldr	r0, [r7, #4]
 800a53a:	f7fe ff8e 	bl	800945a <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800a53e:	2303      	movs	r3, #3
 800a540:	73fb      	strb	r3, [r7, #15]
      break;
 800a542:	bf00      	nop
  }

  return ret;
 800a544:	7bfb      	ldrb	r3, [r7, #15]
}
 800a546:	4618      	mov	r0, r3
 800a548:	3710      	adds	r7, #16
 800a54a:	46bd      	mov	sp, r7
 800a54c:	bd80      	pop	{r7, pc}
 800a54e:	bf00      	nop
 800a550:	200005a4 	.word	0x200005a4

0800a554 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a554:	b580      	push	{r7, lr}
 800a556:	b082      	sub	sp, #8
 800a558:	af00      	add	r7, sp, #0
 800a55a:	6078      	str	r0, [r7, #4]
 800a55c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800a55e:	683b      	ldr	r3, [r7, #0]
 800a560:	88db      	ldrh	r3, [r3, #6]
 800a562:	2b01      	cmp	r3, #1
 800a564:	d004      	beq.n	800a570 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800a566:	6839      	ldr	r1, [r7, #0]
 800a568:	6878      	ldr	r0, [r7, #4]
 800a56a:	f000 f8e2 	bl	800a732 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800a56e:	e023      	b.n	800a5b8 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800a570:	687b      	ldr	r3, [r7, #4]
 800a572:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a576:	b2db      	uxtb	r3, r3
 800a578:	2b02      	cmp	r3, #2
 800a57a:	dc02      	bgt.n	800a582 <USBD_GetConfig+0x2e>
 800a57c:	2b00      	cmp	r3, #0
 800a57e:	dc03      	bgt.n	800a588 <USBD_GetConfig+0x34>
 800a580:	e015      	b.n	800a5ae <USBD_GetConfig+0x5a>
 800a582:	2b03      	cmp	r3, #3
 800a584:	d00b      	beq.n	800a59e <USBD_GetConfig+0x4a>
 800a586:	e012      	b.n	800a5ae <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800a588:	687b      	ldr	r3, [r7, #4]
 800a58a:	2200      	movs	r2, #0
 800a58c:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800a58e:	687b      	ldr	r3, [r7, #4]
 800a590:	3308      	adds	r3, #8
 800a592:	2201      	movs	r2, #1
 800a594:	4619      	mov	r1, r3
 800a596:	6878      	ldr	r0, [r7, #4]
 800a598:	f000 f948 	bl	800a82c <USBD_CtlSendData>
        break;
 800a59c:	e00c      	b.n	800a5b8 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800a59e:	687b      	ldr	r3, [r7, #4]
 800a5a0:	3304      	adds	r3, #4
 800a5a2:	2201      	movs	r2, #1
 800a5a4:	4619      	mov	r1, r3
 800a5a6:	6878      	ldr	r0, [r7, #4]
 800a5a8:	f000 f940 	bl	800a82c <USBD_CtlSendData>
        break;
 800a5ac:	e004      	b.n	800a5b8 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800a5ae:	6839      	ldr	r1, [r7, #0]
 800a5b0:	6878      	ldr	r0, [r7, #4]
 800a5b2:	f000 f8be 	bl	800a732 <USBD_CtlError>
        break;
 800a5b6:	bf00      	nop
}
 800a5b8:	bf00      	nop
 800a5ba:	3708      	adds	r7, #8
 800a5bc:	46bd      	mov	sp, r7
 800a5be:	bd80      	pop	{r7, pc}

0800a5c0 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a5c0:	b580      	push	{r7, lr}
 800a5c2:	b082      	sub	sp, #8
 800a5c4:	af00      	add	r7, sp, #0
 800a5c6:	6078      	str	r0, [r7, #4]
 800a5c8:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800a5ca:	687b      	ldr	r3, [r7, #4]
 800a5cc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a5d0:	b2db      	uxtb	r3, r3
 800a5d2:	3b01      	subs	r3, #1
 800a5d4:	2b02      	cmp	r3, #2
 800a5d6:	d81e      	bhi.n	800a616 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800a5d8:	683b      	ldr	r3, [r7, #0]
 800a5da:	88db      	ldrh	r3, [r3, #6]
 800a5dc:	2b02      	cmp	r3, #2
 800a5de:	d004      	beq.n	800a5ea <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800a5e0:	6839      	ldr	r1, [r7, #0]
 800a5e2:	6878      	ldr	r0, [r7, #4]
 800a5e4:	f000 f8a5 	bl	800a732 <USBD_CtlError>
        break;
 800a5e8:	e01a      	b.n	800a620 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800a5ea:	687b      	ldr	r3, [r7, #4]
 800a5ec:	2201      	movs	r2, #1
 800a5ee:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800a5f0:	687b      	ldr	r3, [r7, #4]
 800a5f2:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800a5f6:	2b00      	cmp	r3, #0
 800a5f8:	d005      	beq.n	800a606 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	68db      	ldr	r3, [r3, #12]
 800a5fe:	f043 0202 	orr.w	r2, r3, #2
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800a606:	687b      	ldr	r3, [r7, #4]
 800a608:	330c      	adds	r3, #12
 800a60a:	2202      	movs	r2, #2
 800a60c:	4619      	mov	r1, r3
 800a60e:	6878      	ldr	r0, [r7, #4]
 800a610:	f000 f90c 	bl	800a82c <USBD_CtlSendData>
      break;
 800a614:	e004      	b.n	800a620 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800a616:	6839      	ldr	r1, [r7, #0]
 800a618:	6878      	ldr	r0, [r7, #4]
 800a61a:	f000 f88a 	bl	800a732 <USBD_CtlError>
      break;
 800a61e:	bf00      	nop
  }
}
 800a620:	bf00      	nop
 800a622:	3708      	adds	r7, #8
 800a624:	46bd      	mov	sp, r7
 800a626:	bd80      	pop	{r7, pc}

0800a628 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a628:	b580      	push	{r7, lr}
 800a62a:	b082      	sub	sp, #8
 800a62c:	af00      	add	r7, sp, #0
 800a62e:	6078      	str	r0, [r7, #4]
 800a630:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a632:	683b      	ldr	r3, [r7, #0]
 800a634:	885b      	ldrh	r3, [r3, #2]
 800a636:	2b01      	cmp	r3, #1
 800a638:	d107      	bne.n	800a64a <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800a63a:	687b      	ldr	r3, [r7, #4]
 800a63c:	2201      	movs	r2, #1
 800a63e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800a642:	6878      	ldr	r0, [r7, #4]
 800a644:	f000 f94c 	bl	800a8e0 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800a648:	e013      	b.n	800a672 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800a64a:	683b      	ldr	r3, [r7, #0]
 800a64c:	885b      	ldrh	r3, [r3, #2]
 800a64e:	2b02      	cmp	r3, #2
 800a650:	d10b      	bne.n	800a66a <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800a652:	683b      	ldr	r3, [r7, #0]
 800a654:	889b      	ldrh	r3, [r3, #4]
 800a656:	0a1b      	lsrs	r3, r3, #8
 800a658:	b29b      	uxth	r3, r3
 800a65a:	b2da      	uxtb	r2, r3
 800a65c:	687b      	ldr	r3, [r7, #4]
 800a65e:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800a662:	6878      	ldr	r0, [r7, #4]
 800a664:	f000 f93c 	bl	800a8e0 <USBD_CtlSendStatus>
}
 800a668:	e003      	b.n	800a672 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800a66a:	6839      	ldr	r1, [r7, #0]
 800a66c:	6878      	ldr	r0, [r7, #4]
 800a66e:	f000 f860 	bl	800a732 <USBD_CtlError>
}
 800a672:	bf00      	nop
 800a674:	3708      	adds	r7, #8
 800a676:	46bd      	mov	sp, r7
 800a678:	bd80      	pop	{r7, pc}

0800a67a <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a67a:	b580      	push	{r7, lr}
 800a67c:	b082      	sub	sp, #8
 800a67e:	af00      	add	r7, sp, #0
 800a680:	6078      	str	r0, [r7, #4]
 800a682:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a68a:	b2db      	uxtb	r3, r3
 800a68c:	3b01      	subs	r3, #1
 800a68e:	2b02      	cmp	r3, #2
 800a690:	d80b      	bhi.n	800a6aa <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a692:	683b      	ldr	r3, [r7, #0]
 800a694:	885b      	ldrh	r3, [r3, #2]
 800a696:	2b01      	cmp	r3, #1
 800a698:	d10c      	bne.n	800a6b4 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800a69a:	687b      	ldr	r3, [r7, #4]
 800a69c:	2200      	movs	r2, #0
 800a69e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800a6a2:	6878      	ldr	r0, [r7, #4]
 800a6a4:	f000 f91c 	bl	800a8e0 <USBD_CtlSendStatus>
      }
      break;
 800a6a8:	e004      	b.n	800a6b4 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800a6aa:	6839      	ldr	r1, [r7, #0]
 800a6ac:	6878      	ldr	r0, [r7, #4]
 800a6ae:	f000 f840 	bl	800a732 <USBD_CtlError>
      break;
 800a6b2:	e000      	b.n	800a6b6 <USBD_ClrFeature+0x3c>
      break;
 800a6b4:	bf00      	nop
  }
}
 800a6b6:	bf00      	nop
 800a6b8:	3708      	adds	r7, #8
 800a6ba:	46bd      	mov	sp, r7
 800a6bc:	bd80      	pop	{r7, pc}

0800a6be <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800a6be:	b580      	push	{r7, lr}
 800a6c0:	b084      	sub	sp, #16
 800a6c2:	af00      	add	r7, sp, #0
 800a6c4:	6078      	str	r0, [r7, #4]
 800a6c6:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800a6c8:	683b      	ldr	r3, [r7, #0]
 800a6ca:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800a6cc:	68fb      	ldr	r3, [r7, #12]
 800a6ce:	781a      	ldrb	r2, [r3, #0]
 800a6d0:	687b      	ldr	r3, [r7, #4]
 800a6d2:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800a6d4:	68fb      	ldr	r3, [r7, #12]
 800a6d6:	3301      	adds	r3, #1
 800a6d8:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800a6da:	68fb      	ldr	r3, [r7, #12]
 800a6dc:	781a      	ldrb	r2, [r3, #0]
 800a6de:	687b      	ldr	r3, [r7, #4]
 800a6e0:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800a6e2:	68fb      	ldr	r3, [r7, #12]
 800a6e4:	3301      	adds	r3, #1
 800a6e6:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800a6e8:	68f8      	ldr	r0, [r7, #12]
 800a6ea:	f7ff fa40 	bl	8009b6e <SWAPBYTE>
 800a6ee:	4603      	mov	r3, r0
 800a6f0:	461a      	mov	r2, r3
 800a6f2:	687b      	ldr	r3, [r7, #4]
 800a6f4:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800a6f6:	68fb      	ldr	r3, [r7, #12]
 800a6f8:	3301      	adds	r3, #1
 800a6fa:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800a6fc:	68fb      	ldr	r3, [r7, #12]
 800a6fe:	3301      	adds	r3, #1
 800a700:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800a702:	68f8      	ldr	r0, [r7, #12]
 800a704:	f7ff fa33 	bl	8009b6e <SWAPBYTE>
 800a708:	4603      	mov	r3, r0
 800a70a:	461a      	mov	r2, r3
 800a70c:	687b      	ldr	r3, [r7, #4]
 800a70e:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800a710:	68fb      	ldr	r3, [r7, #12]
 800a712:	3301      	adds	r3, #1
 800a714:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800a716:	68fb      	ldr	r3, [r7, #12]
 800a718:	3301      	adds	r3, #1
 800a71a:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800a71c:	68f8      	ldr	r0, [r7, #12]
 800a71e:	f7ff fa26 	bl	8009b6e <SWAPBYTE>
 800a722:	4603      	mov	r3, r0
 800a724:	461a      	mov	r2, r3
 800a726:	687b      	ldr	r3, [r7, #4]
 800a728:	80da      	strh	r2, [r3, #6]
}
 800a72a:	bf00      	nop
 800a72c:	3710      	adds	r7, #16
 800a72e:	46bd      	mov	sp, r7
 800a730:	bd80      	pop	{r7, pc}

0800a732 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a732:	b580      	push	{r7, lr}
 800a734:	b082      	sub	sp, #8
 800a736:	af00      	add	r7, sp, #0
 800a738:	6078      	str	r0, [r7, #4]
 800a73a:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800a73c:	2180      	movs	r1, #128	@ 0x80
 800a73e:	6878      	ldr	r0, [r7, #4]
 800a740:	f000 fcec 	bl	800b11c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800a744:	2100      	movs	r1, #0
 800a746:	6878      	ldr	r0, [r7, #4]
 800a748:	f000 fce8 	bl	800b11c <USBD_LL_StallEP>
}
 800a74c:	bf00      	nop
 800a74e:	3708      	adds	r7, #8
 800a750:	46bd      	mov	sp, r7
 800a752:	bd80      	pop	{r7, pc}

0800a754 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800a754:	b580      	push	{r7, lr}
 800a756:	b086      	sub	sp, #24
 800a758:	af00      	add	r7, sp, #0
 800a75a:	60f8      	str	r0, [r7, #12]
 800a75c:	60b9      	str	r1, [r7, #8]
 800a75e:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800a760:	2300      	movs	r3, #0
 800a762:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800a764:	68fb      	ldr	r3, [r7, #12]
 800a766:	2b00      	cmp	r3, #0
 800a768:	d042      	beq.n	800a7f0 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800a76a:	68fb      	ldr	r3, [r7, #12]
 800a76c:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800a76e:	6938      	ldr	r0, [r7, #16]
 800a770:	f000 f842 	bl	800a7f8 <USBD_GetLen>
 800a774:	4603      	mov	r3, r0
 800a776:	3301      	adds	r3, #1
 800a778:	005b      	lsls	r3, r3, #1
 800a77a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a77e:	d808      	bhi.n	800a792 <USBD_GetString+0x3e>
 800a780:	6938      	ldr	r0, [r7, #16]
 800a782:	f000 f839 	bl	800a7f8 <USBD_GetLen>
 800a786:	4603      	mov	r3, r0
 800a788:	3301      	adds	r3, #1
 800a78a:	b29b      	uxth	r3, r3
 800a78c:	005b      	lsls	r3, r3, #1
 800a78e:	b29a      	uxth	r2, r3
 800a790:	e001      	b.n	800a796 <USBD_GetString+0x42>
 800a792:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a796:	687b      	ldr	r3, [r7, #4]
 800a798:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800a79a:	7dfb      	ldrb	r3, [r7, #23]
 800a79c:	68ba      	ldr	r2, [r7, #8]
 800a79e:	4413      	add	r3, r2
 800a7a0:	687a      	ldr	r2, [r7, #4]
 800a7a2:	7812      	ldrb	r2, [r2, #0]
 800a7a4:	701a      	strb	r2, [r3, #0]
  idx++;
 800a7a6:	7dfb      	ldrb	r3, [r7, #23]
 800a7a8:	3301      	adds	r3, #1
 800a7aa:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800a7ac:	7dfb      	ldrb	r3, [r7, #23]
 800a7ae:	68ba      	ldr	r2, [r7, #8]
 800a7b0:	4413      	add	r3, r2
 800a7b2:	2203      	movs	r2, #3
 800a7b4:	701a      	strb	r2, [r3, #0]
  idx++;
 800a7b6:	7dfb      	ldrb	r3, [r7, #23]
 800a7b8:	3301      	adds	r3, #1
 800a7ba:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800a7bc:	e013      	b.n	800a7e6 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800a7be:	7dfb      	ldrb	r3, [r7, #23]
 800a7c0:	68ba      	ldr	r2, [r7, #8]
 800a7c2:	4413      	add	r3, r2
 800a7c4:	693a      	ldr	r2, [r7, #16]
 800a7c6:	7812      	ldrb	r2, [r2, #0]
 800a7c8:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800a7ca:	693b      	ldr	r3, [r7, #16]
 800a7cc:	3301      	adds	r3, #1
 800a7ce:	613b      	str	r3, [r7, #16]
    idx++;
 800a7d0:	7dfb      	ldrb	r3, [r7, #23]
 800a7d2:	3301      	adds	r3, #1
 800a7d4:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800a7d6:	7dfb      	ldrb	r3, [r7, #23]
 800a7d8:	68ba      	ldr	r2, [r7, #8]
 800a7da:	4413      	add	r3, r2
 800a7dc:	2200      	movs	r2, #0
 800a7de:	701a      	strb	r2, [r3, #0]
    idx++;
 800a7e0:	7dfb      	ldrb	r3, [r7, #23]
 800a7e2:	3301      	adds	r3, #1
 800a7e4:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800a7e6:	693b      	ldr	r3, [r7, #16]
 800a7e8:	781b      	ldrb	r3, [r3, #0]
 800a7ea:	2b00      	cmp	r3, #0
 800a7ec:	d1e7      	bne.n	800a7be <USBD_GetString+0x6a>
 800a7ee:	e000      	b.n	800a7f2 <USBD_GetString+0x9e>
    return;
 800a7f0:	bf00      	nop
  }
}
 800a7f2:	3718      	adds	r7, #24
 800a7f4:	46bd      	mov	sp, r7
 800a7f6:	bd80      	pop	{r7, pc}

0800a7f8 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800a7f8:	b480      	push	{r7}
 800a7fa:	b085      	sub	sp, #20
 800a7fc:	af00      	add	r7, sp, #0
 800a7fe:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800a800:	2300      	movs	r3, #0
 800a802:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800a804:	687b      	ldr	r3, [r7, #4]
 800a806:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800a808:	e005      	b.n	800a816 <USBD_GetLen+0x1e>
  {
    len++;
 800a80a:	7bfb      	ldrb	r3, [r7, #15]
 800a80c:	3301      	adds	r3, #1
 800a80e:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800a810:	68bb      	ldr	r3, [r7, #8]
 800a812:	3301      	adds	r3, #1
 800a814:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800a816:	68bb      	ldr	r3, [r7, #8]
 800a818:	781b      	ldrb	r3, [r3, #0]
 800a81a:	2b00      	cmp	r3, #0
 800a81c:	d1f5      	bne.n	800a80a <USBD_GetLen+0x12>
  }

  return len;
 800a81e:	7bfb      	ldrb	r3, [r7, #15]
}
 800a820:	4618      	mov	r0, r3
 800a822:	3714      	adds	r7, #20
 800a824:	46bd      	mov	sp, r7
 800a826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a82a:	4770      	bx	lr

0800a82c <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800a82c:	b580      	push	{r7, lr}
 800a82e:	b084      	sub	sp, #16
 800a830:	af00      	add	r7, sp, #0
 800a832:	60f8      	str	r0, [r7, #12]
 800a834:	60b9      	str	r1, [r7, #8]
 800a836:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800a838:	68fb      	ldr	r3, [r7, #12]
 800a83a:	2202      	movs	r2, #2
 800a83c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800a840:	68fb      	ldr	r3, [r7, #12]
 800a842:	687a      	ldr	r2, [r7, #4]
 800a844:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800a846:	68fb      	ldr	r3, [r7, #12]
 800a848:	687a      	ldr	r2, [r7, #4]
 800a84a:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a84c:	687b      	ldr	r3, [r7, #4]
 800a84e:	68ba      	ldr	r2, [r7, #8]
 800a850:	2100      	movs	r1, #0
 800a852:	68f8      	ldr	r0, [r7, #12]
 800a854:	f000 fceb 	bl	800b22e <USBD_LL_Transmit>

  return USBD_OK;
 800a858:	2300      	movs	r3, #0
}
 800a85a:	4618      	mov	r0, r3
 800a85c:	3710      	adds	r7, #16
 800a85e:	46bd      	mov	sp, r7
 800a860:	bd80      	pop	{r7, pc}

0800a862 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800a862:	b580      	push	{r7, lr}
 800a864:	b084      	sub	sp, #16
 800a866:	af00      	add	r7, sp, #0
 800a868:	60f8      	str	r0, [r7, #12]
 800a86a:	60b9      	str	r1, [r7, #8]
 800a86c:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a86e:	687b      	ldr	r3, [r7, #4]
 800a870:	68ba      	ldr	r2, [r7, #8]
 800a872:	2100      	movs	r1, #0
 800a874:	68f8      	ldr	r0, [r7, #12]
 800a876:	f000 fcda 	bl	800b22e <USBD_LL_Transmit>

  return USBD_OK;
 800a87a:	2300      	movs	r3, #0
}
 800a87c:	4618      	mov	r0, r3
 800a87e:	3710      	adds	r7, #16
 800a880:	46bd      	mov	sp, r7
 800a882:	bd80      	pop	{r7, pc}

0800a884 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800a884:	b580      	push	{r7, lr}
 800a886:	b084      	sub	sp, #16
 800a888:	af00      	add	r7, sp, #0
 800a88a:	60f8      	str	r0, [r7, #12]
 800a88c:	60b9      	str	r1, [r7, #8]
 800a88e:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800a890:	68fb      	ldr	r3, [r7, #12]
 800a892:	2203      	movs	r2, #3
 800a894:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800a898:	68fb      	ldr	r3, [r7, #12]
 800a89a:	687a      	ldr	r2, [r7, #4]
 800a89c:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800a8a0:	68fb      	ldr	r3, [r7, #12]
 800a8a2:	687a      	ldr	r2, [r7, #4]
 800a8a4:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a8a8:	687b      	ldr	r3, [r7, #4]
 800a8aa:	68ba      	ldr	r2, [r7, #8]
 800a8ac:	2100      	movs	r1, #0
 800a8ae:	68f8      	ldr	r0, [r7, #12]
 800a8b0:	f000 fcde 	bl	800b270 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a8b4:	2300      	movs	r3, #0
}
 800a8b6:	4618      	mov	r0, r3
 800a8b8:	3710      	adds	r7, #16
 800a8ba:	46bd      	mov	sp, r7
 800a8bc:	bd80      	pop	{r7, pc}

0800a8be <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800a8be:	b580      	push	{r7, lr}
 800a8c0:	b084      	sub	sp, #16
 800a8c2:	af00      	add	r7, sp, #0
 800a8c4:	60f8      	str	r0, [r7, #12]
 800a8c6:	60b9      	str	r1, [r7, #8]
 800a8c8:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a8ca:	687b      	ldr	r3, [r7, #4]
 800a8cc:	68ba      	ldr	r2, [r7, #8]
 800a8ce:	2100      	movs	r1, #0
 800a8d0:	68f8      	ldr	r0, [r7, #12]
 800a8d2:	f000 fccd 	bl	800b270 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a8d6:	2300      	movs	r3, #0
}
 800a8d8:	4618      	mov	r0, r3
 800a8da:	3710      	adds	r7, #16
 800a8dc:	46bd      	mov	sp, r7
 800a8de:	bd80      	pop	{r7, pc}

0800a8e0 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800a8e0:	b580      	push	{r7, lr}
 800a8e2:	b082      	sub	sp, #8
 800a8e4:	af00      	add	r7, sp, #0
 800a8e6:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800a8e8:	687b      	ldr	r3, [r7, #4]
 800a8ea:	2204      	movs	r2, #4
 800a8ec:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800a8f0:	2300      	movs	r3, #0
 800a8f2:	2200      	movs	r2, #0
 800a8f4:	2100      	movs	r1, #0
 800a8f6:	6878      	ldr	r0, [r7, #4]
 800a8f8:	f000 fc99 	bl	800b22e <USBD_LL_Transmit>

  return USBD_OK;
 800a8fc:	2300      	movs	r3, #0
}
 800a8fe:	4618      	mov	r0, r3
 800a900:	3708      	adds	r7, #8
 800a902:	46bd      	mov	sp, r7
 800a904:	bd80      	pop	{r7, pc}

0800a906 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800a906:	b580      	push	{r7, lr}
 800a908:	b082      	sub	sp, #8
 800a90a:	af00      	add	r7, sp, #0
 800a90c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800a90e:	687b      	ldr	r3, [r7, #4]
 800a910:	2205      	movs	r2, #5
 800a912:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a916:	2300      	movs	r3, #0
 800a918:	2200      	movs	r2, #0
 800a91a:	2100      	movs	r1, #0
 800a91c:	6878      	ldr	r0, [r7, #4]
 800a91e:	f000 fca7 	bl	800b270 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a922:	2300      	movs	r3, #0
}
 800a924:	4618      	mov	r0, r3
 800a926:	3708      	adds	r7, #8
 800a928:	46bd      	mov	sp, r7
 800a92a:	bd80      	pop	{r7, pc}

0800a92c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800a92c:	b580      	push	{r7, lr}
 800a92e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800a930:	2200      	movs	r2, #0
 800a932:	4912      	ldr	r1, [pc, #72]	@ (800a97c <MX_USB_DEVICE_Init+0x50>)
 800a934:	4812      	ldr	r0, [pc, #72]	@ (800a980 <MX_USB_DEVICE_Init+0x54>)
 800a936:	f7fe fcf7 	bl	8009328 <USBD_Init>
 800a93a:	4603      	mov	r3, r0
 800a93c:	2b00      	cmp	r3, #0
 800a93e:	d001      	beq.n	800a944 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800a940:	f7f8 fe38 	bl	80035b4 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800a944:	490f      	ldr	r1, [pc, #60]	@ (800a984 <MX_USB_DEVICE_Init+0x58>)
 800a946:	480e      	ldr	r0, [pc, #56]	@ (800a980 <MX_USB_DEVICE_Init+0x54>)
 800a948:	f7fe fd1e 	bl	8009388 <USBD_RegisterClass>
 800a94c:	4603      	mov	r3, r0
 800a94e:	2b00      	cmp	r3, #0
 800a950:	d001      	beq.n	800a956 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800a952:	f7f8 fe2f 	bl	80035b4 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800a956:	490c      	ldr	r1, [pc, #48]	@ (800a988 <MX_USB_DEVICE_Init+0x5c>)
 800a958:	4809      	ldr	r0, [pc, #36]	@ (800a980 <MX_USB_DEVICE_Init+0x54>)
 800a95a:	f7fe fc15 	bl	8009188 <USBD_CDC_RegisterInterface>
 800a95e:	4603      	mov	r3, r0
 800a960:	2b00      	cmp	r3, #0
 800a962:	d001      	beq.n	800a968 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800a964:	f7f8 fe26 	bl	80035b4 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800a968:	4805      	ldr	r0, [pc, #20]	@ (800a980 <MX_USB_DEVICE_Init+0x54>)
 800a96a:	f7fe fd43 	bl	80093f4 <USBD_Start>
 800a96e:	4603      	mov	r3, r0
 800a970:	2b00      	cmp	r3, #0
 800a972:	d001      	beq.n	800a978 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800a974:	f7f8 fe1e 	bl	80035b4 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800a978:	bf00      	nop
 800a97a:	bd80      	pop	{r7, pc}
 800a97c:	200000b0 	.word	0x200000b0
 800a980:	200005a8 	.word	0x200005a8
 800a984:	2000001c 	.word	0x2000001c
 800a988:	2000009c 	.word	0x2000009c

0800a98c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800a98c:	b580      	push	{r7, lr}
 800a98e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800a990:	2200      	movs	r2, #0
 800a992:	4905      	ldr	r1, [pc, #20]	@ (800a9a8 <CDC_Init_FS+0x1c>)
 800a994:	4805      	ldr	r0, [pc, #20]	@ (800a9ac <CDC_Init_FS+0x20>)
 800a996:	f7fe fc11 	bl	80091bc <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800a99a:	4905      	ldr	r1, [pc, #20]	@ (800a9b0 <CDC_Init_FS+0x24>)
 800a99c:	4803      	ldr	r0, [pc, #12]	@ (800a9ac <CDC_Init_FS+0x20>)
 800a99e:	f7fe fc2f 	bl	8009200 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800a9a2:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800a9a4:	4618      	mov	r0, r3
 800a9a6:	bd80      	pop	{r7, pc}
 800a9a8:	20001084 	.word	0x20001084
 800a9ac:	200005a8 	.word	0x200005a8
 800a9b0:	20000884 	.word	0x20000884

0800a9b4 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800a9b4:	b480      	push	{r7}
 800a9b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800a9b8:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800a9ba:	4618      	mov	r0, r3
 800a9bc:	46bd      	mov	sp, r7
 800a9be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9c2:	4770      	bx	lr

0800a9c4 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800a9c4:	b480      	push	{r7}
 800a9c6:	b083      	sub	sp, #12
 800a9c8:	af00      	add	r7, sp, #0
 800a9ca:	4603      	mov	r3, r0
 800a9cc:	6039      	str	r1, [r7, #0]
 800a9ce:	71fb      	strb	r3, [r7, #7]
 800a9d0:	4613      	mov	r3, r2
 800a9d2:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800a9d4:	79fb      	ldrb	r3, [r7, #7]
 800a9d6:	2b23      	cmp	r3, #35	@ 0x23
 800a9d8:	d84a      	bhi.n	800aa70 <CDC_Control_FS+0xac>
 800a9da:	a201      	add	r2, pc, #4	@ (adr r2, 800a9e0 <CDC_Control_FS+0x1c>)
 800a9dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a9e0:	0800aa71 	.word	0x0800aa71
 800a9e4:	0800aa71 	.word	0x0800aa71
 800a9e8:	0800aa71 	.word	0x0800aa71
 800a9ec:	0800aa71 	.word	0x0800aa71
 800a9f0:	0800aa71 	.word	0x0800aa71
 800a9f4:	0800aa71 	.word	0x0800aa71
 800a9f8:	0800aa71 	.word	0x0800aa71
 800a9fc:	0800aa71 	.word	0x0800aa71
 800aa00:	0800aa71 	.word	0x0800aa71
 800aa04:	0800aa71 	.word	0x0800aa71
 800aa08:	0800aa71 	.word	0x0800aa71
 800aa0c:	0800aa71 	.word	0x0800aa71
 800aa10:	0800aa71 	.word	0x0800aa71
 800aa14:	0800aa71 	.word	0x0800aa71
 800aa18:	0800aa71 	.word	0x0800aa71
 800aa1c:	0800aa71 	.word	0x0800aa71
 800aa20:	0800aa71 	.word	0x0800aa71
 800aa24:	0800aa71 	.word	0x0800aa71
 800aa28:	0800aa71 	.word	0x0800aa71
 800aa2c:	0800aa71 	.word	0x0800aa71
 800aa30:	0800aa71 	.word	0x0800aa71
 800aa34:	0800aa71 	.word	0x0800aa71
 800aa38:	0800aa71 	.word	0x0800aa71
 800aa3c:	0800aa71 	.word	0x0800aa71
 800aa40:	0800aa71 	.word	0x0800aa71
 800aa44:	0800aa71 	.word	0x0800aa71
 800aa48:	0800aa71 	.word	0x0800aa71
 800aa4c:	0800aa71 	.word	0x0800aa71
 800aa50:	0800aa71 	.word	0x0800aa71
 800aa54:	0800aa71 	.word	0x0800aa71
 800aa58:	0800aa71 	.word	0x0800aa71
 800aa5c:	0800aa71 	.word	0x0800aa71
 800aa60:	0800aa71 	.word	0x0800aa71
 800aa64:	0800aa71 	.word	0x0800aa71
 800aa68:	0800aa71 	.word	0x0800aa71
 800aa6c:	0800aa71 	.word	0x0800aa71
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800aa70:	bf00      	nop
  }

  return (USBD_OK);
 800aa72:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800aa74:	4618      	mov	r0, r3
 800aa76:	370c      	adds	r7, #12
 800aa78:	46bd      	mov	sp, r7
 800aa7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa7e:	4770      	bx	lr

0800aa80 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800aa80:	b580      	push	{r7, lr}
 800aa82:	b082      	sub	sp, #8
 800aa84:	af00      	add	r7, sp, #0
 800aa86:	6078      	str	r0, [r7, #4]
 800aa88:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800aa8a:	6879      	ldr	r1, [r7, #4]
 800aa8c:	4805      	ldr	r0, [pc, #20]	@ (800aaa4 <CDC_Receive_FS+0x24>)
 800aa8e:	f7fe fbb7 	bl	8009200 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800aa92:	4804      	ldr	r0, [pc, #16]	@ (800aaa4 <CDC_Receive_FS+0x24>)
 800aa94:	f7fe fc12 	bl	80092bc <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800aa98:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800aa9a:	4618      	mov	r0, r3
 800aa9c:	3708      	adds	r7, #8
 800aa9e:	46bd      	mov	sp, r7
 800aaa0:	bd80      	pop	{r7, pc}
 800aaa2:	bf00      	nop
 800aaa4:	200005a8 	.word	0x200005a8

0800aaa8 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800aaa8:	b580      	push	{r7, lr}
 800aaaa:	b084      	sub	sp, #16
 800aaac:	af00      	add	r7, sp, #0
 800aaae:	6078      	str	r0, [r7, #4]
 800aab0:	460b      	mov	r3, r1
 800aab2:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800aab4:	2300      	movs	r3, #0
 800aab6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800aab8:	4b0d      	ldr	r3, [pc, #52]	@ (800aaf0 <CDC_Transmit_FS+0x48>)
 800aaba:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800aabe:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800aac0:	68bb      	ldr	r3, [r7, #8]
 800aac2:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800aac6:	2b00      	cmp	r3, #0
 800aac8:	d001      	beq.n	800aace <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800aaca:	2301      	movs	r3, #1
 800aacc:	e00b      	b.n	800aae6 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800aace:	887b      	ldrh	r3, [r7, #2]
 800aad0:	461a      	mov	r2, r3
 800aad2:	6879      	ldr	r1, [r7, #4]
 800aad4:	4806      	ldr	r0, [pc, #24]	@ (800aaf0 <CDC_Transmit_FS+0x48>)
 800aad6:	f7fe fb71 	bl	80091bc <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800aada:	4805      	ldr	r0, [pc, #20]	@ (800aaf0 <CDC_Transmit_FS+0x48>)
 800aadc:	f7fe fbae 	bl	800923c <USBD_CDC_TransmitPacket>
 800aae0:	4603      	mov	r3, r0
 800aae2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800aae4:	7bfb      	ldrb	r3, [r7, #15]
}
 800aae6:	4618      	mov	r0, r3
 800aae8:	3710      	adds	r7, #16
 800aaea:	46bd      	mov	sp, r7
 800aaec:	bd80      	pop	{r7, pc}
 800aaee:	bf00      	nop
 800aaf0:	200005a8 	.word	0x200005a8

0800aaf4 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800aaf4:	b480      	push	{r7}
 800aaf6:	b087      	sub	sp, #28
 800aaf8:	af00      	add	r7, sp, #0
 800aafa:	60f8      	str	r0, [r7, #12]
 800aafc:	60b9      	str	r1, [r7, #8]
 800aafe:	4613      	mov	r3, r2
 800ab00:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800ab02:	2300      	movs	r3, #0
 800ab04:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800ab06:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800ab0a:	4618      	mov	r0, r3
 800ab0c:	371c      	adds	r7, #28
 800ab0e:	46bd      	mov	sp, r7
 800ab10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab14:	4770      	bx	lr
	...

0800ab18 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ab18:	b480      	push	{r7}
 800ab1a:	b083      	sub	sp, #12
 800ab1c:	af00      	add	r7, sp, #0
 800ab1e:	4603      	mov	r3, r0
 800ab20:	6039      	str	r1, [r7, #0]
 800ab22:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800ab24:	683b      	ldr	r3, [r7, #0]
 800ab26:	2212      	movs	r2, #18
 800ab28:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800ab2a:	4b03      	ldr	r3, [pc, #12]	@ (800ab38 <USBD_FS_DeviceDescriptor+0x20>)
}
 800ab2c:	4618      	mov	r0, r3
 800ab2e:	370c      	adds	r7, #12
 800ab30:	46bd      	mov	sp, r7
 800ab32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab36:	4770      	bx	lr
 800ab38:	200000cc 	.word	0x200000cc

0800ab3c <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ab3c:	b480      	push	{r7}
 800ab3e:	b083      	sub	sp, #12
 800ab40:	af00      	add	r7, sp, #0
 800ab42:	4603      	mov	r3, r0
 800ab44:	6039      	str	r1, [r7, #0]
 800ab46:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800ab48:	683b      	ldr	r3, [r7, #0]
 800ab4a:	2204      	movs	r2, #4
 800ab4c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800ab4e:	4b03      	ldr	r3, [pc, #12]	@ (800ab5c <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800ab50:	4618      	mov	r0, r3
 800ab52:	370c      	adds	r7, #12
 800ab54:	46bd      	mov	sp, r7
 800ab56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab5a:	4770      	bx	lr
 800ab5c:	200000e0 	.word	0x200000e0

0800ab60 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ab60:	b580      	push	{r7, lr}
 800ab62:	b082      	sub	sp, #8
 800ab64:	af00      	add	r7, sp, #0
 800ab66:	4603      	mov	r3, r0
 800ab68:	6039      	str	r1, [r7, #0]
 800ab6a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800ab6c:	79fb      	ldrb	r3, [r7, #7]
 800ab6e:	2b00      	cmp	r3, #0
 800ab70:	d105      	bne.n	800ab7e <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800ab72:	683a      	ldr	r2, [r7, #0]
 800ab74:	4907      	ldr	r1, [pc, #28]	@ (800ab94 <USBD_FS_ProductStrDescriptor+0x34>)
 800ab76:	4808      	ldr	r0, [pc, #32]	@ (800ab98 <USBD_FS_ProductStrDescriptor+0x38>)
 800ab78:	f7ff fdec 	bl	800a754 <USBD_GetString>
 800ab7c:	e004      	b.n	800ab88 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800ab7e:	683a      	ldr	r2, [r7, #0]
 800ab80:	4904      	ldr	r1, [pc, #16]	@ (800ab94 <USBD_FS_ProductStrDescriptor+0x34>)
 800ab82:	4805      	ldr	r0, [pc, #20]	@ (800ab98 <USBD_FS_ProductStrDescriptor+0x38>)
 800ab84:	f7ff fde6 	bl	800a754 <USBD_GetString>
  }
  return USBD_StrDesc;
 800ab88:	4b02      	ldr	r3, [pc, #8]	@ (800ab94 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800ab8a:	4618      	mov	r0, r3
 800ab8c:	3708      	adds	r7, #8
 800ab8e:	46bd      	mov	sp, r7
 800ab90:	bd80      	pop	{r7, pc}
 800ab92:	bf00      	nop
 800ab94:	20001884 	.word	0x20001884
 800ab98:	0800dcac 	.word	0x0800dcac

0800ab9c <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ab9c:	b580      	push	{r7, lr}
 800ab9e:	b082      	sub	sp, #8
 800aba0:	af00      	add	r7, sp, #0
 800aba2:	4603      	mov	r3, r0
 800aba4:	6039      	str	r1, [r7, #0]
 800aba6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800aba8:	683a      	ldr	r2, [r7, #0]
 800abaa:	4904      	ldr	r1, [pc, #16]	@ (800abbc <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800abac:	4804      	ldr	r0, [pc, #16]	@ (800abc0 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800abae:	f7ff fdd1 	bl	800a754 <USBD_GetString>
  return USBD_StrDesc;
 800abb2:	4b02      	ldr	r3, [pc, #8]	@ (800abbc <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800abb4:	4618      	mov	r0, r3
 800abb6:	3708      	adds	r7, #8
 800abb8:	46bd      	mov	sp, r7
 800abba:	bd80      	pop	{r7, pc}
 800abbc:	20001884 	.word	0x20001884
 800abc0:	0800dcc4 	.word	0x0800dcc4

0800abc4 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800abc4:	b580      	push	{r7, lr}
 800abc6:	b082      	sub	sp, #8
 800abc8:	af00      	add	r7, sp, #0
 800abca:	4603      	mov	r3, r0
 800abcc:	6039      	str	r1, [r7, #0]
 800abce:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800abd0:	683b      	ldr	r3, [r7, #0]
 800abd2:	221a      	movs	r2, #26
 800abd4:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800abd6:	f000 f843 	bl	800ac60 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800abda:	4b02      	ldr	r3, [pc, #8]	@ (800abe4 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800abdc:	4618      	mov	r0, r3
 800abde:	3708      	adds	r7, #8
 800abe0:	46bd      	mov	sp, r7
 800abe2:	bd80      	pop	{r7, pc}
 800abe4:	200000e4 	.word	0x200000e4

0800abe8 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800abe8:	b580      	push	{r7, lr}
 800abea:	b082      	sub	sp, #8
 800abec:	af00      	add	r7, sp, #0
 800abee:	4603      	mov	r3, r0
 800abf0:	6039      	str	r1, [r7, #0]
 800abf2:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800abf4:	79fb      	ldrb	r3, [r7, #7]
 800abf6:	2b00      	cmp	r3, #0
 800abf8:	d105      	bne.n	800ac06 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800abfa:	683a      	ldr	r2, [r7, #0]
 800abfc:	4907      	ldr	r1, [pc, #28]	@ (800ac1c <USBD_FS_ConfigStrDescriptor+0x34>)
 800abfe:	4808      	ldr	r0, [pc, #32]	@ (800ac20 <USBD_FS_ConfigStrDescriptor+0x38>)
 800ac00:	f7ff fda8 	bl	800a754 <USBD_GetString>
 800ac04:	e004      	b.n	800ac10 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800ac06:	683a      	ldr	r2, [r7, #0]
 800ac08:	4904      	ldr	r1, [pc, #16]	@ (800ac1c <USBD_FS_ConfigStrDescriptor+0x34>)
 800ac0a:	4805      	ldr	r0, [pc, #20]	@ (800ac20 <USBD_FS_ConfigStrDescriptor+0x38>)
 800ac0c:	f7ff fda2 	bl	800a754 <USBD_GetString>
  }
  return USBD_StrDesc;
 800ac10:	4b02      	ldr	r3, [pc, #8]	@ (800ac1c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800ac12:	4618      	mov	r0, r3
 800ac14:	3708      	adds	r7, #8
 800ac16:	46bd      	mov	sp, r7
 800ac18:	bd80      	pop	{r7, pc}
 800ac1a:	bf00      	nop
 800ac1c:	20001884 	.word	0x20001884
 800ac20:	0800dcd8 	.word	0x0800dcd8

0800ac24 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ac24:	b580      	push	{r7, lr}
 800ac26:	b082      	sub	sp, #8
 800ac28:	af00      	add	r7, sp, #0
 800ac2a:	4603      	mov	r3, r0
 800ac2c:	6039      	str	r1, [r7, #0]
 800ac2e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800ac30:	79fb      	ldrb	r3, [r7, #7]
 800ac32:	2b00      	cmp	r3, #0
 800ac34:	d105      	bne.n	800ac42 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800ac36:	683a      	ldr	r2, [r7, #0]
 800ac38:	4907      	ldr	r1, [pc, #28]	@ (800ac58 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800ac3a:	4808      	ldr	r0, [pc, #32]	@ (800ac5c <USBD_FS_InterfaceStrDescriptor+0x38>)
 800ac3c:	f7ff fd8a 	bl	800a754 <USBD_GetString>
 800ac40:	e004      	b.n	800ac4c <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800ac42:	683a      	ldr	r2, [r7, #0]
 800ac44:	4904      	ldr	r1, [pc, #16]	@ (800ac58 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800ac46:	4805      	ldr	r0, [pc, #20]	@ (800ac5c <USBD_FS_InterfaceStrDescriptor+0x38>)
 800ac48:	f7ff fd84 	bl	800a754 <USBD_GetString>
  }
  return USBD_StrDesc;
 800ac4c:	4b02      	ldr	r3, [pc, #8]	@ (800ac58 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800ac4e:	4618      	mov	r0, r3
 800ac50:	3708      	adds	r7, #8
 800ac52:	46bd      	mov	sp, r7
 800ac54:	bd80      	pop	{r7, pc}
 800ac56:	bf00      	nop
 800ac58:	20001884 	.word	0x20001884
 800ac5c:	0800dce4 	.word	0x0800dce4

0800ac60 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800ac60:	b580      	push	{r7, lr}
 800ac62:	b084      	sub	sp, #16
 800ac64:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800ac66:	4b0f      	ldr	r3, [pc, #60]	@ (800aca4 <Get_SerialNum+0x44>)
 800ac68:	681b      	ldr	r3, [r3, #0]
 800ac6a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800ac6c:	4b0e      	ldr	r3, [pc, #56]	@ (800aca8 <Get_SerialNum+0x48>)
 800ac6e:	681b      	ldr	r3, [r3, #0]
 800ac70:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800ac72:	4b0e      	ldr	r3, [pc, #56]	@ (800acac <Get_SerialNum+0x4c>)
 800ac74:	681b      	ldr	r3, [r3, #0]
 800ac76:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800ac78:	68fa      	ldr	r2, [r7, #12]
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	4413      	add	r3, r2
 800ac7e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800ac80:	68fb      	ldr	r3, [r7, #12]
 800ac82:	2b00      	cmp	r3, #0
 800ac84:	d009      	beq.n	800ac9a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800ac86:	2208      	movs	r2, #8
 800ac88:	4909      	ldr	r1, [pc, #36]	@ (800acb0 <Get_SerialNum+0x50>)
 800ac8a:	68f8      	ldr	r0, [r7, #12]
 800ac8c:	f000 f814 	bl	800acb8 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800ac90:	2204      	movs	r2, #4
 800ac92:	4908      	ldr	r1, [pc, #32]	@ (800acb4 <Get_SerialNum+0x54>)
 800ac94:	68b8      	ldr	r0, [r7, #8]
 800ac96:	f000 f80f 	bl	800acb8 <IntToUnicode>
  }
}
 800ac9a:	bf00      	nop
 800ac9c:	3710      	adds	r7, #16
 800ac9e:	46bd      	mov	sp, r7
 800aca0:	bd80      	pop	{r7, pc}
 800aca2:	bf00      	nop
 800aca4:	1fff7a10 	.word	0x1fff7a10
 800aca8:	1fff7a14 	.word	0x1fff7a14
 800acac:	1fff7a18 	.word	0x1fff7a18
 800acb0:	200000e6 	.word	0x200000e6
 800acb4:	200000f6 	.word	0x200000f6

0800acb8 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800acb8:	b480      	push	{r7}
 800acba:	b087      	sub	sp, #28
 800acbc:	af00      	add	r7, sp, #0
 800acbe:	60f8      	str	r0, [r7, #12]
 800acc0:	60b9      	str	r1, [r7, #8]
 800acc2:	4613      	mov	r3, r2
 800acc4:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800acc6:	2300      	movs	r3, #0
 800acc8:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800acca:	2300      	movs	r3, #0
 800accc:	75fb      	strb	r3, [r7, #23]
 800acce:	e027      	b.n	800ad20 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800acd0:	68fb      	ldr	r3, [r7, #12]
 800acd2:	0f1b      	lsrs	r3, r3, #28
 800acd4:	2b09      	cmp	r3, #9
 800acd6:	d80b      	bhi.n	800acf0 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800acd8:	68fb      	ldr	r3, [r7, #12]
 800acda:	0f1b      	lsrs	r3, r3, #28
 800acdc:	b2da      	uxtb	r2, r3
 800acde:	7dfb      	ldrb	r3, [r7, #23]
 800ace0:	005b      	lsls	r3, r3, #1
 800ace2:	4619      	mov	r1, r3
 800ace4:	68bb      	ldr	r3, [r7, #8]
 800ace6:	440b      	add	r3, r1
 800ace8:	3230      	adds	r2, #48	@ 0x30
 800acea:	b2d2      	uxtb	r2, r2
 800acec:	701a      	strb	r2, [r3, #0]
 800acee:	e00a      	b.n	800ad06 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800acf0:	68fb      	ldr	r3, [r7, #12]
 800acf2:	0f1b      	lsrs	r3, r3, #28
 800acf4:	b2da      	uxtb	r2, r3
 800acf6:	7dfb      	ldrb	r3, [r7, #23]
 800acf8:	005b      	lsls	r3, r3, #1
 800acfa:	4619      	mov	r1, r3
 800acfc:	68bb      	ldr	r3, [r7, #8]
 800acfe:	440b      	add	r3, r1
 800ad00:	3237      	adds	r2, #55	@ 0x37
 800ad02:	b2d2      	uxtb	r2, r2
 800ad04:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800ad06:	68fb      	ldr	r3, [r7, #12]
 800ad08:	011b      	lsls	r3, r3, #4
 800ad0a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800ad0c:	7dfb      	ldrb	r3, [r7, #23]
 800ad0e:	005b      	lsls	r3, r3, #1
 800ad10:	3301      	adds	r3, #1
 800ad12:	68ba      	ldr	r2, [r7, #8]
 800ad14:	4413      	add	r3, r2
 800ad16:	2200      	movs	r2, #0
 800ad18:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800ad1a:	7dfb      	ldrb	r3, [r7, #23]
 800ad1c:	3301      	adds	r3, #1
 800ad1e:	75fb      	strb	r3, [r7, #23]
 800ad20:	7dfa      	ldrb	r2, [r7, #23]
 800ad22:	79fb      	ldrb	r3, [r7, #7]
 800ad24:	429a      	cmp	r2, r3
 800ad26:	d3d3      	bcc.n	800acd0 <IntToUnicode+0x18>
  }
}
 800ad28:	bf00      	nop
 800ad2a:	bf00      	nop
 800ad2c:	371c      	adds	r7, #28
 800ad2e:	46bd      	mov	sp, r7
 800ad30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad34:	4770      	bx	lr
	...

0800ad38 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800ad38:	b580      	push	{r7, lr}
 800ad3a:	b08a      	sub	sp, #40	@ 0x28
 800ad3c:	af00      	add	r7, sp, #0
 800ad3e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800ad40:	f107 0314 	add.w	r3, r7, #20
 800ad44:	2200      	movs	r2, #0
 800ad46:	601a      	str	r2, [r3, #0]
 800ad48:	605a      	str	r2, [r3, #4]
 800ad4a:	609a      	str	r2, [r3, #8]
 800ad4c:	60da      	str	r2, [r3, #12]
 800ad4e:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800ad50:	687b      	ldr	r3, [r7, #4]
 800ad52:	681b      	ldr	r3, [r3, #0]
 800ad54:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800ad58:	d13a      	bne.n	800add0 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800ad5a:	2300      	movs	r3, #0
 800ad5c:	613b      	str	r3, [r7, #16]
 800ad5e:	4b1e      	ldr	r3, [pc, #120]	@ (800add8 <HAL_PCD_MspInit+0xa0>)
 800ad60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ad62:	4a1d      	ldr	r2, [pc, #116]	@ (800add8 <HAL_PCD_MspInit+0xa0>)
 800ad64:	f043 0301 	orr.w	r3, r3, #1
 800ad68:	6313      	str	r3, [r2, #48]	@ 0x30
 800ad6a:	4b1b      	ldr	r3, [pc, #108]	@ (800add8 <HAL_PCD_MspInit+0xa0>)
 800ad6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ad6e:	f003 0301 	and.w	r3, r3, #1
 800ad72:	613b      	str	r3, [r7, #16]
 800ad74:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800ad76:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800ad7a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ad7c:	2302      	movs	r3, #2
 800ad7e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ad80:	2300      	movs	r3, #0
 800ad82:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800ad84:	2303      	movs	r3, #3
 800ad86:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800ad88:	230a      	movs	r3, #10
 800ad8a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ad8c:	f107 0314 	add.w	r3, r7, #20
 800ad90:	4619      	mov	r1, r3
 800ad92:	4812      	ldr	r0, [pc, #72]	@ (800addc <HAL_PCD_MspInit+0xa4>)
 800ad94:	f7f9 f826 	bl	8003de4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800ad98:	4b0f      	ldr	r3, [pc, #60]	@ (800add8 <HAL_PCD_MspInit+0xa0>)
 800ad9a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ad9c:	4a0e      	ldr	r2, [pc, #56]	@ (800add8 <HAL_PCD_MspInit+0xa0>)
 800ad9e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ada2:	6353      	str	r3, [r2, #52]	@ 0x34
 800ada4:	2300      	movs	r3, #0
 800ada6:	60fb      	str	r3, [r7, #12]
 800ada8:	4b0b      	ldr	r3, [pc, #44]	@ (800add8 <HAL_PCD_MspInit+0xa0>)
 800adaa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800adac:	4a0a      	ldr	r2, [pc, #40]	@ (800add8 <HAL_PCD_MspInit+0xa0>)
 800adae:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800adb2:	6453      	str	r3, [r2, #68]	@ 0x44
 800adb4:	4b08      	ldr	r3, [pc, #32]	@ (800add8 <HAL_PCD_MspInit+0xa0>)
 800adb6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800adb8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800adbc:	60fb      	str	r3, [r7, #12]
 800adbe:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800adc0:	2200      	movs	r2, #0
 800adc2:	2100      	movs	r1, #0
 800adc4:	2043      	movs	r0, #67	@ 0x43
 800adc6:	f7f8 ffd6 	bl	8003d76 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800adca:	2043      	movs	r0, #67	@ 0x43
 800adcc:	f7f8 ffef 	bl	8003dae <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800add0:	bf00      	nop
 800add2:	3728      	adds	r7, #40	@ 0x28
 800add4:	46bd      	mov	sp, r7
 800add6:	bd80      	pop	{r7, pc}
 800add8:	40023800 	.word	0x40023800
 800addc:	40020000 	.word	0x40020000

0800ade0 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ade0:	b580      	push	{r7, lr}
 800ade2:	b082      	sub	sp, #8
 800ade4:	af00      	add	r7, sp, #0
 800ade6:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800ade8:	687b      	ldr	r3, [r7, #4]
 800adea:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800adee:	687b      	ldr	r3, [r7, #4]
 800adf0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800adf4:	4619      	mov	r1, r3
 800adf6:	4610      	mov	r0, r2
 800adf8:	f7fe fb49 	bl	800948e <USBD_LL_SetupStage>
}
 800adfc:	bf00      	nop
 800adfe:	3708      	adds	r7, #8
 800ae00:	46bd      	mov	sp, r7
 800ae02:	bd80      	pop	{r7, pc}

0800ae04 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ae04:	b580      	push	{r7, lr}
 800ae06:	b082      	sub	sp, #8
 800ae08:	af00      	add	r7, sp, #0
 800ae0a:	6078      	str	r0, [r7, #4]
 800ae0c:	460b      	mov	r3, r1
 800ae0e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800ae10:	687b      	ldr	r3, [r7, #4]
 800ae12:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800ae16:	78fa      	ldrb	r2, [r7, #3]
 800ae18:	6879      	ldr	r1, [r7, #4]
 800ae1a:	4613      	mov	r3, r2
 800ae1c:	00db      	lsls	r3, r3, #3
 800ae1e:	4413      	add	r3, r2
 800ae20:	009b      	lsls	r3, r3, #2
 800ae22:	440b      	add	r3, r1
 800ae24:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800ae28:	681a      	ldr	r2, [r3, #0]
 800ae2a:	78fb      	ldrb	r3, [r7, #3]
 800ae2c:	4619      	mov	r1, r3
 800ae2e:	f7fe fb83 	bl	8009538 <USBD_LL_DataOutStage>
}
 800ae32:	bf00      	nop
 800ae34:	3708      	adds	r7, #8
 800ae36:	46bd      	mov	sp, r7
 800ae38:	bd80      	pop	{r7, pc}

0800ae3a <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ae3a:	b580      	push	{r7, lr}
 800ae3c:	b082      	sub	sp, #8
 800ae3e:	af00      	add	r7, sp, #0
 800ae40:	6078      	str	r0, [r7, #4]
 800ae42:	460b      	mov	r3, r1
 800ae44:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800ae46:	687b      	ldr	r3, [r7, #4]
 800ae48:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800ae4c:	78fa      	ldrb	r2, [r7, #3]
 800ae4e:	6879      	ldr	r1, [r7, #4]
 800ae50:	4613      	mov	r3, r2
 800ae52:	00db      	lsls	r3, r3, #3
 800ae54:	4413      	add	r3, r2
 800ae56:	009b      	lsls	r3, r3, #2
 800ae58:	440b      	add	r3, r1
 800ae5a:	3320      	adds	r3, #32
 800ae5c:	681a      	ldr	r2, [r3, #0]
 800ae5e:	78fb      	ldrb	r3, [r7, #3]
 800ae60:	4619      	mov	r1, r3
 800ae62:	f7fe fc1c 	bl	800969e <USBD_LL_DataInStage>
}
 800ae66:	bf00      	nop
 800ae68:	3708      	adds	r7, #8
 800ae6a:	46bd      	mov	sp, r7
 800ae6c:	bd80      	pop	{r7, pc}

0800ae6e <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ae6e:	b580      	push	{r7, lr}
 800ae70:	b082      	sub	sp, #8
 800ae72:	af00      	add	r7, sp, #0
 800ae74:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800ae76:	687b      	ldr	r3, [r7, #4]
 800ae78:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800ae7c:	4618      	mov	r0, r3
 800ae7e:	f7fe fd56 	bl	800992e <USBD_LL_SOF>
}
 800ae82:	bf00      	nop
 800ae84:	3708      	adds	r7, #8
 800ae86:	46bd      	mov	sp, r7
 800ae88:	bd80      	pop	{r7, pc}

0800ae8a <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ae8a:	b580      	push	{r7, lr}
 800ae8c:	b084      	sub	sp, #16
 800ae8e:	af00      	add	r7, sp, #0
 800ae90:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800ae92:	2301      	movs	r3, #1
 800ae94:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800ae96:	687b      	ldr	r3, [r7, #4]
 800ae98:	79db      	ldrb	r3, [r3, #7]
 800ae9a:	2b00      	cmp	r3, #0
 800ae9c:	d102      	bne.n	800aea4 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800ae9e:	2300      	movs	r3, #0
 800aea0:	73fb      	strb	r3, [r7, #15]
 800aea2:	e008      	b.n	800aeb6 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800aea4:	687b      	ldr	r3, [r7, #4]
 800aea6:	79db      	ldrb	r3, [r3, #7]
 800aea8:	2b02      	cmp	r3, #2
 800aeaa:	d102      	bne.n	800aeb2 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800aeac:	2301      	movs	r3, #1
 800aeae:	73fb      	strb	r3, [r7, #15]
 800aeb0:	e001      	b.n	800aeb6 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800aeb2:	f7f8 fb7f 	bl	80035b4 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800aeb6:	687b      	ldr	r3, [r7, #4]
 800aeb8:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800aebc:	7bfa      	ldrb	r2, [r7, #15]
 800aebe:	4611      	mov	r1, r2
 800aec0:	4618      	mov	r0, r3
 800aec2:	f7fe fcf0 	bl	80098a6 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800aec6:	687b      	ldr	r3, [r7, #4]
 800aec8:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800aecc:	4618      	mov	r0, r3
 800aece:	f7fe fc98 	bl	8009802 <USBD_LL_Reset>
}
 800aed2:	bf00      	nop
 800aed4:	3710      	adds	r7, #16
 800aed6:	46bd      	mov	sp, r7
 800aed8:	bd80      	pop	{r7, pc}
	...

0800aedc <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800aedc:	b580      	push	{r7, lr}
 800aede:	b082      	sub	sp, #8
 800aee0:	af00      	add	r7, sp, #0
 800aee2:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800aee4:	687b      	ldr	r3, [r7, #4]
 800aee6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800aeea:	4618      	mov	r0, r3
 800aeec:	f7fe fceb 	bl	80098c6 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800aef0:	687b      	ldr	r3, [r7, #4]
 800aef2:	681b      	ldr	r3, [r3, #0]
 800aef4:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800aef8:	681b      	ldr	r3, [r3, #0]
 800aefa:	687a      	ldr	r2, [r7, #4]
 800aefc:	6812      	ldr	r2, [r2, #0]
 800aefe:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800af02:	f043 0301 	orr.w	r3, r3, #1
 800af06:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800af08:	687b      	ldr	r3, [r7, #4]
 800af0a:	7adb      	ldrb	r3, [r3, #11]
 800af0c:	2b00      	cmp	r3, #0
 800af0e:	d005      	beq.n	800af1c <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800af10:	4b04      	ldr	r3, [pc, #16]	@ (800af24 <HAL_PCD_SuspendCallback+0x48>)
 800af12:	691b      	ldr	r3, [r3, #16]
 800af14:	4a03      	ldr	r2, [pc, #12]	@ (800af24 <HAL_PCD_SuspendCallback+0x48>)
 800af16:	f043 0306 	orr.w	r3, r3, #6
 800af1a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800af1c:	bf00      	nop
 800af1e:	3708      	adds	r7, #8
 800af20:	46bd      	mov	sp, r7
 800af22:	bd80      	pop	{r7, pc}
 800af24:	e000ed00 	.word	0xe000ed00

0800af28 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800af28:	b580      	push	{r7, lr}
 800af2a:	b082      	sub	sp, #8
 800af2c:	af00      	add	r7, sp, #0
 800af2e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800af30:	687b      	ldr	r3, [r7, #4]
 800af32:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800af36:	4618      	mov	r0, r3
 800af38:	f7fe fce1 	bl	80098fe <USBD_LL_Resume>
}
 800af3c:	bf00      	nop
 800af3e:	3708      	adds	r7, #8
 800af40:	46bd      	mov	sp, r7
 800af42:	bd80      	pop	{r7, pc}

0800af44 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800af44:	b580      	push	{r7, lr}
 800af46:	b082      	sub	sp, #8
 800af48:	af00      	add	r7, sp, #0
 800af4a:	6078      	str	r0, [r7, #4]
 800af4c:	460b      	mov	r3, r1
 800af4e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800af50:	687b      	ldr	r3, [r7, #4]
 800af52:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800af56:	78fa      	ldrb	r2, [r7, #3]
 800af58:	4611      	mov	r1, r2
 800af5a:	4618      	mov	r0, r3
 800af5c:	f7fe fd39 	bl	80099d2 <USBD_LL_IsoOUTIncomplete>
}
 800af60:	bf00      	nop
 800af62:	3708      	adds	r7, #8
 800af64:	46bd      	mov	sp, r7
 800af66:	bd80      	pop	{r7, pc}

0800af68 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800af68:	b580      	push	{r7, lr}
 800af6a:	b082      	sub	sp, #8
 800af6c:	af00      	add	r7, sp, #0
 800af6e:	6078      	str	r0, [r7, #4]
 800af70:	460b      	mov	r3, r1
 800af72:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800af74:	687b      	ldr	r3, [r7, #4]
 800af76:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800af7a:	78fa      	ldrb	r2, [r7, #3]
 800af7c:	4611      	mov	r1, r2
 800af7e:	4618      	mov	r0, r3
 800af80:	f7fe fcf5 	bl	800996e <USBD_LL_IsoINIncomplete>
}
 800af84:	bf00      	nop
 800af86:	3708      	adds	r7, #8
 800af88:	46bd      	mov	sp, r7
 800af8a:	bd80      	pop	{r7, pc}

0800af8c <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800af8c:	b580      	push	{r7, lr}
 800af8e:	b082      	sub	sp, #8
 800af90:	af00      	add	r7, sp, #0
 800af92:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800af94:	687b      	ldr	r3, [r7, #4]
 800af96:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800af9a:	4618      	mov	r0, r3
 800af9c:	f7fe fd4b 	bl	8009a36 <USBD_LL_DevConnected>
}
 800afa0:	bf00      	nop
 800afa2:	3708      	adds	r7, #8
 800afa4:	46bd      	mov	sp, r7
 800afa6:	bd80      	pop	{r7, pc}

0800afa8 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800afa8:	b580      	push	{r7, lr}
 800afaa:	b082      	sub	sp, #8
 800afac:	af00      	add	r7, sp, #0
 800afae:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800afb0:	687b      	ldr	r3, [r7, #4]
 800afb2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800afb6:	4618      	mov	r0, r3
 800afb8:	f7fe fd48 	bl	8009a4c <USBD_LL_DevDisconnected>
}
 800afbc:	bf00      	nop
 800afbe:	3708      	adds	r7, #8
 800afc0:	46bd      	mov	sp, r7
 800afc2:	bd80      	pop	{r7, pc}

0800afc4 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800afc4:	b580      	push	{r7, lr}
 800afc6:	b082      	sub	sp, #8
 800afc8:	af00      	add	r7, sp, #0
 800afca:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800afcc:	687b      	ldr	r3, [r7, #4]
 800afce:	781b      	ldrb	r3, [r3, #0]
 800afd0:	2b00      	cmp	r3, #0
 800afd2:	d13c      	bne.n	800b04e <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800afd4:	4a20      	ldr	r2, [pc, #128]	@ (800b058 <USBD_LL_Init+0x94>)
 800afd6:	687b      	ldr	r3, [r7, #4]
 800afd8:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800afdc:	687b      	ldr	r3, [r7, #4]
 800afde:	4a1e      	ldr	r2, [pc, #120]	@ (800b058 <USBD_LL_Init+0x94>)
 800afe0:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800afe4:	4b1c      	ldr	r3, [pc, #112]	@ (800b058 <USBD_LL_Init+0x94>)
 800afe6:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800afea:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800afec:	4b1a      	ldr	r3, [pc, #104]	@ (800b058 <USBD_LL_Init+0x94>)
 800afee:	2204      	movs	r2, #4
 800aff0:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800aff2:	4b19      	ldr	r3, [pc, #100]	@ (800b058 <USBD_LL_Init+0x94>)
 800aff4:	2202      	movs	r2, #2
 800aff6:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800aff8:	4b17      	ldr	r3, [pc, #92]	@ (800b058 <USBD_LL_Init+0x94>)
 800affa:	2200      	movs	r2, #0
 800affc:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800affe:	4b16      	ldr	r3, [pc, #88]	@ (800b058 <USBD_LL_Init+0x94>)
 800b000:	2202      	movs	r2, #2
 800b002:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800b004:	4b14      	ldr	r3, [pc, #80]	@ (800b058 <USBD_LL_Init+0x94>)
 800b006:	2200      	movs	r2, #0
 800b008:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800b00a:	4b13      	ldr	r3, [pc, #76]	@ (800b058 <USBD_LL_Init+0x94>)
 800b00c:	2200      	movs	r2, #0
 800b00e:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800b010:	4b11      	ldr	r3, [pc, #68]	@ (800b058 <USBD_LL_Init+0x94>)
 800b012:	2200      	movs	r2, #0
 800b014:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800b016:	4b10      	ldr	r3, [pc, #64]	@ (800b058 <USBD_LL_Init+0x94>)
 800b018:	2200      	movs	r2, #0
 800b01a:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800b01c:	4b0e      	ldr	r3, [pc, #56]	@ (800b058 <USBD_LL_Init+0x94>)
 800b01e:	2200      	movs	r2, #0
 800b020:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800b022:	480d      	ldr	r0, [pc, #52]	@ (800b058 <USBD_LL_Init+0x94>)
 800b024:	f7f9 f87a 	bl	800411c <HAL_PCD_Init>
 800b028:	4603      	mov	r3, r0
 800b02a:	2b00      	cmp	r3, #0
 800b02c:	d001      	beq.n	800b032 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800b02e:	f7f8 fac1 	bl	80035b4 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800b032:	2180      	movs	r1, #128	@ 0x80
 800b034:	4808      	ldr	r0, [pc, #32]	@ (800b058 <USBD_LL_Init+0x94>)
 800b036:	f7fa faa6 	bl	8005586 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800b03a:	2240      	movs	r2, #64	@ 0x40
 800b03c:	2100      	movs	r1, #0
 800b03e:	4806      	ldr	r0, [pc, #24]	@ (800b058 <USBD_LL_Init+0x94>)
 800b040:	f7fa fa5a 	bl	80054f8 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800b044:	2280      	movs	r2, #128	@ 0x80
 800b046:	2101      	movs	r1, #1
 800b048:	4803      	ldr	r0, [pc, #12]	@ (800b058 <USBD_LL_Init+0x94>)
 800b04a:	f7fa fa55 	bl	80054f8 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800b04e:	2300      	movs	r3, #0
}
 800b050:	4618      	mov	r0, r3
 800b052:	3708      	adds	r7, #8
 800b054:	46bd      	mov	sp, r7
 800b056:	bd80      	pop	{r7, pc}
 800b058:	20001a84 	.word	0x20001a84

0800b05c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800b05c:	b580      	push	{r7, lr}
 800b05e:	b084      	sub	sp, #16
 800b060:	af00      	add	r7, sp, #0
 800b062:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b064:	2300      	movs	r3, #0
 800b066:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b068:	2300      	movs	r3, #0
 800b06a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800b06c:	687b      	ldr	r3, [r7, #4]
 800b06e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b072:	4618      	mov	r0, r3
 800b074:	f7f9 f961 	bl	800433a <HAL_PCD_Start>
 800b078:	4603      	mov	r3, r0
 800b07a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b07c:	7bfb      	ldrb	r3, [r7, #15]
 800b07e:	4618      	mov	r0, r3
 800b080:	f000 f942 	bl	800b308 <USBD_Get_USB_Status>
 800b084:	4603      	mov	r3, r0
 800b086:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b088:	7bbb      	ldrb	r3, [r7, #14]
}
 800b08a:	4618      	mov	r0, r3
 800b08c:	3710      	adds	r7, #16
 800b08e:	46bd      	mov	sp, r7
 800b090:	bd80      	pop	{r7, pc}

0800b092 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800b092:	b580      	push	{r7, lr}
 800b094:	b084      	sub	sp, #16
 800b096:	af00      	add	r7, sp, #0
 800b098:	6078      	str	r0, [r7, #4]
 800b09a:	4608      	mov	r0, r1
 800b09c:	4611      	mov	r1, r2
 800b09e:	461a      	mov	r2, r3
 800b0a0:	4603      	mov	r3, r0
 800b0a2:	70fb      	strb	r3, [r7, #3]
 800b0a4:	460b      	mov	r3, r1
 800b0a6:	70bb      	strb	r3, [r7, #2]
 800b0a8:	4613      	mov	r3, r2
 800b0aa:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b0ac:	2300      	movs	r3, #0
 800b0ae:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b0b0:	2300      	movs	r3, #0
 800b0b2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800b0b4:	687b      	ldr	r3, [r7, #4]
 800b0b6:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800b0ba:	78bb      	ldrb	r3, [r7, #2]
 800b0bc:	883a      	ldrh	r2, [r7, #0]
 800b0be:	78f9      	ldrb	r1, [r7, #3]
 800b0c0:	f7f9 fe35 	bl	8004d2e <HAL_PCD_EP_Open>
 800b0c4:	4603      	mov	r3, r0
 800b0c6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b0c8:	7bfb      	ldrb	r3, [r7, #15]
 800b0ca:	4618      	mov	r0, r3
 800b0cc:	f000 f91c 	bl	800b308 <USBD_Get_USB_Status>
 800b0d0:	4603      	mov	r3, r0
 800b0d2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b0d4:	7bbb      	ldrb	r3, [r7, #14]
}
 800b0d6:	4618      	mov	r0, r3
 800b0d8:	3710      	adds	r7, #16
 800b0da:	46bd      	mov	sp, r7
 800b0dc:	bd80      	pop	{r7, pc}

0800b0de <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b0de:	b580      	push	{r7, lr}
 800b0e0:	b084      	sub	sp, #16
 800b0e2:	af00      	add	r7, sp, #0
 800b0e4:	6078      	str	r0, [r7, #4]
 800b0e6:	460b      	mov	r3, r1
 800b0e8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b0ea:	2300      	movs	r3, #0
 800b0ec:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b0ee:	2300      	movs	r3, #0
 800b0f0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800b0f2:	687b      	ldr	r3, [r7, #4]
 800b0f4:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b0f8:	78fa      	ldrb	r2, [r7, #3]
 800b0fa:	4611      	mov	r1, r2
 800b0fc:	4618      	mov	r0, r3
 800b0fe:	f7f9 fe80 	bl	8004e02 <HAL_PCD_EP_Close>
 800b102:	4603      	mov	r3, r0
 800b104:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b106:	7bfb      	ldrb	r3, [r7, #15]
 800b108:	4618      	mov	r0, r3
 800b10a:	f000 f8fd 	bl	800b308 <USBD_Get_USB_Status>
 800b10e:	4603      	mov	r3, r0
 800b110:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b112:	7bbb      	ldrb	r3, [r7, #14]
}
 800b114:	4618      	mov	r0, r3
 800b116:	3710      	adds	r7, #16
 800b118:	46bd      	mov	sp, r7
 800b11a:	bd80      	pop	{r7, pc}

0800b11c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b11c:	b580      	push	{r7, lr}
 800b11e:	b084      	sub	sp, #16
 800b120:	af00      	add	r7, sp, #0
 800b122:	6078      	str	r0, [r7, #4]
 800b124:	460b      	mov	r3, r1
 800b126:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b128:	2300      	movs	r3, #0
 800b12a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b12c:	2300      	movs	r3, #0
 800b12e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800b130:	687b      	ldr	r3, [r7, #4]
 800b132:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b136:	78fa      	ldrb	r2, [r7, #3]
 800b138:	4611      	mov	r1, r2
 800b13a:	4618      	mov	r0, r3
 800b13c:	f7f9 ff38 	bl	8004fb0 <HAL_PCD_EP_SetStall>
 800b140:	4603      	mov	r3, r0
 800b142:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b144:	7bfb      	ldrb	r3, [r7, #15]
 800b146:	4618      	mov	r0, r3
 800b148:	f000 f8de 	bl	800b308 <USBD_Get_USB_Status>
 800b14c:	4603      	mov	r3, r0
 800b14e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b150:	7bbb      	ldrb	r3, [r7, #14]
}
 800b152:	4618      	mov	r0, r3
 800b154:	3710      	adds	r7, #16
 800b156:	46bd      	mov	sp, r7
 800b158:	bd80      	pop	{r7, pc}

0800b15a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b15a:	b580      	push	{r7, lr}
 800b15c:	b084      	sub	sp, #16
 800b15e:	af00      	add	r7, sp, #0
 800b160:	6078      	str	r0, [r7, #4]
 800b162:	460b      	mov	r3, r1
 800b164:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b166:	2300      	movs	r3, #0
 800b168:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b16a:	2300      	movs	r3, #0
 800b16c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800b16e:	687b      	ldr	r3, [r7, #4]
 800b170:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b174:	78fa      	ldrb	r2, [r7, #3]
 800b176:	4611      	mov	r1, r2
 800b178:	4618      	mov	r0, r3
 800b17a:	f7f9 ff7c 	bl	8005076 <HAL_PCD_EP_ClrStall>
 800b17e:	4603      	mov	r3, r0
 800b180:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b182:	7bfb      	ldrb	r3, [r7, #15]
 800b184:	4618      	mov	r0, r3
 800b186:	f000 f8bf 	bl	800b308 <USBD_Get_USB_Status>
 800b18a:	4603      	mov	r3, r0
 800b18c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b18e:	7bbb      	ldrb	r3, [r7, #14]
}
 800b190:	4618      	mov	r0, r3
 800b192:	3710      	adds	r7, #16
 800b194:	46bd      	mov	sp, r7
 800b196:	bd80      	pop	{r7, pc}

0800b198 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b198:	b480      	push	{r7}
 800b19a:	b085      	sub	sp, #20
 800b19c:	af00      	add	r7, sp, #0
 800b19e:	6078      	str	r0, [r7, #4]
 800b1a0:	460b      	mov	r3, r1
 800b1a2:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800b1a4:	687b      	ldr	r3, [r7, #4]
 800b1a6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b1aa:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800b1ac:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800b1b0:	2b00      	cmp	r3, #0
 800b1b2:	da0b      	bge.n	800b1cc <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800b1b4:	78fb      	ldrb	r3, [r7, #3]
 800b1b6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b1ba:	68f9      	ldr	r1, [r7, #12]
 800b1bc:	4613      	mov	r3, r2
 800b1be:	00db      	lsls	r3, r3, #3
 800b1c0:	4413      	add	r3, r2
 800b1c2:	009b      	lsls	r3, r3, #2
 800b1c4:	440b      	add	r3, r1
 800b1c6:	3316      	adds	r3, #22
 800b1c8:	781b      	ldrb	r3, [r3, #0]
 800b1ca:	e00b      	b.n	800b1e4 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800b1cc:	78fb      	ldrb	r3, [r7, #3]
 800b1ce:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b1d2:	68f9      	ldr	r1, [r7, #12]
 800b1d4:	4613      	mov	r3, r2
 800b1d6:	00db      	lsls	r3, r3, #3
 800b1d8:	4413      	add	r3, r2
 800b1da:	009b      	lsls	r3, r3, #2
 800b1dc:	440b      	add	r3, r1
 800b1de:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800b1e2:	781b      	ldrb	r3, [r3, #0]
  }
}
 800b1e4:	4618      	mov	r0, r3
 800b1e6:	3714      	adds	r7, #20
 800b1e8:	46bd      	mov	sp, r7
 800b1ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1ee:	4770      	bx	lr

0800b1f0 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800b1f0:	b580      	push	{r7, lr}
 800b1f2:	b084      	sub	sp, #16
 800b1f4:	af00      	add	r7, sp, #0
 800b1f6:	6078      	str	r0, [r7, #4]
 800b1f8:	460b      	mov	r3, r1
 800b1fa:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b1fc:	2300      	movs	r3, #0
 800b1fe:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b200:	2300      	movs	r3, #0
 800b202:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800b204:	687b      	ldr	r3, [r7, #4]
 800b206:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b20a:	78fa      	ldrb	r2, [r7, #3]
 800b20c:	4611      	mov	r1, r2
 800b20e:	4618      	mov	r0, r3
 800b210:	f7f9 fd69 	bl	8004ce6 <HAL_PCD_SetAddress>
 800b214:	4603      	mov	r3, r0
 800b216:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b218:	7bfb      	ldrb	r3, [r7, #15]
 800b21a:	4618      	mov	r0, r3
 800b21c:	f000 f874 	bl	800b308 <USBD_Get_USB_Status>
 800b220:	4603      	mov	r3, r0
 800b222:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b224:	7bbb      	ldrb	r3, [r7, #14]
}
 800b226:	4618      	mov	r0, r3
 800b228:	3710      	adds	r7, #16
 800b22a:	46bd      	mov	sp, r7
 800b22c:	bd80      	pop	{r7, pc}

0800b22e <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800b22e:	b580      	push	{r7, lr}
 800b230:	b086      	sub	sp, #24
 800b232:	af00      	add	r7, sp, #0
 800b234:	60f8      	str	r0, [r7, #12]
 800b236:	607a      	str	r2, [r7, #4]
 800b238:	603b      	str	r3, [r7, #0]
 800b23a:	460b      	mov	r3, r1
 800b23c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b23e:	2300      	movs	r3, #0
 800b240:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b242:	2300      	movs	r3, #0
 800b244:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800b246:	68fb      	ldr	r3, [r7, #12]
 800b248:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800b24c:	7af9      	ldrb	r1, [r7, #11]
 800b24e:	683b      	ldr	r3, [r7, #0]
 800b250:	687a      	ldr	r2, [r7, #4]
 800b252:	f7f9 fe73 	bl	8004f3c <HAL_PCD_EP_Transmit>
 800b256:	4603      	mov	r3, r0
 800b258:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b25a:	7dfb      	ldrb	r3, [r7, #23]
 800b25c:	4618      	mov	r0, r3
 800b25e:	f000 f853 	bl	800b308 <USBD_Get_USB_Status>
 800b262:	4603      	mov	r3, r0
 800b264:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800b266:	7dbb      	ldrb	r3, [r7, #22]
}
 800b268:	4618      	mov	r0, r3
 800b26a:	3718      	adds	r7, #24
 800b26c:	46bd      	mov	sp, r7
 800b26e:	bd80      	pop	{r7, pc}

0800b270 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800b270:	b580      	push	{r7, lr}
 800b272:	b086      	sub	sp, #24
 800b274:	af00      	add	r7, sp, #0
 800b276:	60f8      	str	r0, [r7, #12]
 800b278:	607a      	str	r2, [r7, #4]
 800b27a:	603b      	str	r3, [r7, #0]
 800b27c:	460b      	mov	r3, r1
 800b27e:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b280:	2300      	movs	r3, #0
 800b282:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b284:	2300      	movs	r3, #0
 800b286:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800b288:	68fb      	ldr	r3, [r7, #12]
 800b28a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800b28e:	7af9      	ldrb	r1, [r7, #11]
 800b290:	683b      	ldr	r3, [r7, #0]
 800b292:	687a      	ldr	r2, [r7, #4]
 800b294:	f7f9 fdff 	bl	8004e96 <HAL_PCD_EP_Receive>
 800b298:	4603      	mov	r3, r0
 800b29a:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b29c:	7dfb      	ldrb	r3, [r7, #23]
 800b29e:	4618      	mov	r0, r3
 800b2a0:	f000 f832 	bl	800b308 <USBD_Get_USB_Status>
 800b2a4:	4603      	mov	r3, r0
 800b2a6:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800b2a8:	7dbb      	ldrb	r3, [r7, #22]
}
 800b2aa:	4618      	mov	r0, r3
 800b2ac:	3718      	adds	r7, #24
 800b2ae:	46bd      	mov	sp, r7
 800b2b0:	bd80      	pop	{r7, pc}

0800b2b2 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b2b2:	b580      	push	{r7, lr}
 800b2b4:	b082      	sub	sp, #8
 800b2b6:	af00      	add	r7, sp, #0
 800b2b8:	6078      	str	r0, [r7, #4]
 800b2ba:	460b      	mov	r3, r1
 800b2bc:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800b2be:	687b      	ldr	r3, [r7, #4]
 800b2c0:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b2c4:	78fa      	ldrb	r2, [r7, #3]
 800b2c6:	4611      	mov	r1, r2
 800b2c8:	4618      	mov	r0, r3
 800b2ca:	f7f9 fe1f 	bl	8004f0c <HAL_PCD_EP_GetRxCount>
 800b2ce:	4603      	mov	r3, r0
}
 800b2d0:	4618      	mov	r0, r3
 800b2d2:	3708      	adds	r7, #8
 800b2d4:	46bd      	mov	sp, r7
 800b2d6:	bd80      	pop	{r7, pc}

0800b2d8 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800b2d8:	b480      	push	{r7}
 800b2da:	b083      	sub	sp, #12
 800b2dc:	af00      	add	r7, sp, #0
 800b2de:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800b2e0:	4b03      	ldr	r3, [pc, #12]	@ (800b2f0 <USBD_static_malloc+0x18>)
}
 800b2e2:	4618      	mov	r0, r3
 800b2e4:	370c      	adds	r7, #12
 800b2e6:	46bd      	mov	sp, r7
 800b2e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2ec:	4770      	bx	lr
 800b2ee:	bf00      	nop
 800b2f0:	20001f68 	.word	0x20001f68

0800b2f4 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800b2f4:	b480      	push	{r7}
 800b2f6:	b083      	sub	sp, #12
 800b2f8:	af00      	add	r7, sp, #0
 800b2fa:	6078      	str	r0, [r7, #4]

}
 800b2fc:	bf00      	nop
 800b2fe:	370c      	adds	r7, #12
 800b300:	46bd      	mov	sp, r7
 800b302:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b306:	4770      	bx	lr

0800b308 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800b308:	b480      	push	{r7}
 800b30a:	b085      	sub	sp, #20
 800b30c:	af00      	add	r7, sp, #0
 800b30e:	4603      	mov	r3, r0
 800b310:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b312:	2300      	movs	r3, #0
 800b314:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800b316:	79fb      	ldrb	r3, [r7, #7]
 800b318:	2b03      	cmp	r3, #3
 800b31a:	d817      	bhi.n	800b34c <USBD_Get_USB_Status+0x44>
 800b31c:	a201      	add	r2, pc, #4	@ (adr r2, 800b324 <USBD_Get_USB_Status+0x1c>)
 800b31e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b322:	bf00      	nop
 800b324:	0800b335 	.word	0x0800b335
 800b328:	0800b33b 	.word	0x0800b33b
 800b32c:	0800b341 	.word	0x0800b341
 800b330:	0800b347 	.word	0x0800b347
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800b334:	2300      	movs	r3, #0
 800b336:	73fb      	strb	r3, [r7, #15]
    break;
 800b338:	e00b      	b.n	800b352 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800b33a:	2303      	movs	r3, #3
 800b33c:	73fb      	strb	r3, [r7, #15]
    break;
 800b33e:	e008      	b.n	800b352 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800b340:	2301      	movs	r3, #1
 800b342:	73fb      	strb	r3, [r7, #15]
    break;
 800b344:	e005      	b.n	800b352 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800b346:	2303      	movs	r3, #3
 800b348:	73fb      	strb	r3, [r7, #15]
    break;
 800b34a:	e002      	b.n	800b352 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800b34c:	2303      	movs	r3, #3
 800b34e:	73fb      	strb	r3, [r7, #15]
    break;
 800b350:	bf00      	nop
  }
  return usb_status;
 800b352:	7bfb      	ldrb	r3, [r7, #15]
}
 800b354:	4618      	mov	r0, r3
 800b356:	3714      	adds	r7, #20
 800b358:	46bd      	mov	sp, r7
 800b35a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b35e:	4770      	bx	lr

0800b360 <__assert_func>:
 800b360:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b362:	4614      	mov	r4, r2
 800b364:	461a      	mov	r2, r3
 800b366:	4b09      	ldr	r3, [pc, #36]	@ (800b38c <__assert_func+0x2c>)
 800b368:	681b      	ldr	r3, [r3, #0]
 800b36a:	4605      	mov	r5, r0
 800b36c:	68d8      	ldr	r0, [r3, #12]
 800b36e:	b14c      	cbz	r4, 800b384 <__assert_func+0x24>
 800b370:	4b07      	ldr	r3, [pc, #28]	@ (800b390 <__assert_func+0x30>)
 800b372:	9100      	str	r1, [sp, #0]
 800b374:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b378:	4906      	ldr	r1, [pc, #24]	@ (800b394 <__assert_func+0x34>)
 800b37a:	462b      	mov	r3, r5
 800b37c:	f000 fdbe 	bl	800befc <fiprintf>
 800b380:	f000 febf 	bl	800c102 <abort>
 800b384:	4b04      	ldr	r3, [pc, #16]	@ (800b398 <__assert_func+0x38>)
 800b386:	461c      	mov	r4, r3
 800b388:	e7f3      	b.n	800b372 <__assert_func+0x12>
 800b38a:	bf00      	nop
 800b38c:	2000010c 	.word	0x2000010c
 800b390:	0800dd68 	.word	0x0800dd68
 800b394:	0800dd75 	.word	0x0800dd75
 800b398:	0800dda3 	.word	0x0800dda3

0800b39c <malloc>:
 800b39c:	4b02      	ldr	r3, [pc, #8]	@ (800b3a8 <malloc+0xc>)
 800b39e:	4601      	mov	r1, r0
 800b3a0:	6818      	ldr	r0, [r3, #0]
 800b3a2:	f000 b825 	b.w	800b3f0 <_malloc_r>
 800b3a6:	bf00      	nop
 800b3a8:	2000010c 	.word	0x2000010c

0800b3ac <sbrk_aligned>:
 800b3ac:	b570      	push	{r4, r5, r6, lr}
 800b3ae:	4e0f      	ldr	r6, [pc, #60]	@ (800b3ec <sbrk_aligned+0x40>)
 800b3b0:	460c      	mov	r4, r1
 800b3b2:	6831      	ldr	r1, [r6, #0]
 800b3b4:	4605      	mov	r5, r0
 800b3b6:	b911      	cbnz	r1, 800b3be <sbrk_aligned+0x12>
 800b3b8:	f000 fe54 	bl	800c064 <_sbrk_r>
 800b3bc:	6030      	str	r0, [r6, #0]
 800b3be:	4621      	mov	r1, r4
 800b3c0:	4628      	mov	r0, r5
 800b3c2:	f000 fe4f 	bl	800c064 <_sbrk_r>
 800b3c6:	1c43      	adds	r3, r0, #1
 800b3c8:	d103      	bne.n	800b3d2 <sbrk_aligned+0x26>
 800b3ca:	f04f 34ff 	mov.w	r4, #4294967295
 800b3ce:	4620      	mov	r0, r4
 800b3d0:	bd70      	pop	{r4, r5, r6, pc}
 800b3d2:	1cc4      	adds	r4, r0, #3
 800b3d4:	f024 0403 	bic.w	r4, r4, #3
 800b3d8:	42a0      	cmp	r0, r4
 800b3da:	d0f8      	beq.n	800b3ce <sbrk_aligned+0x22>
 800b3dc:	1a21      	subs	r1, r4, r0
 800b3de:	4628      	mov	r0, r5
 800b3e0:	f000 fe40 	bl	800c064 <_sbrk_r>
 800b3e4:	3001      	adds	r0, #1
 800b3e6:	d1f2      	bne.n	800b3ce <sbrk_aligned+0x22>
 800b3e8:	e7ef      	b.n	800b3ca <sbrk_aligned+0x1e>
 800b3ea:	bf00      	nop
 800b3ec:	20002188 	.word	0x20002188

0800b3f0 <_malloc_r>:
 800b3f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b3f4:	1ccd      	adds	r5, r1, #3
 800b3f6:	f025 0503 	bic.w	r5, r5, #3
 800b3fa:	3508      	adds	r5, #8
 800b3fc:	2d0c      	cmp	r5, #12
 800b3fe:	bf38      	it	cc
 800b400:	250c      	movcc	r5, #12
 800b402:	2d00      	cmp	r5, #0
 800b404:	4606      	mov	r6, r0
 800b406:	db01      	blt.n	800b40c <_malloc_r+0x1c>
 800b408:	42a9      	cmp	r1, r5
 800b40a:	d904      	bls.n	800b416 <_malloc_r+0x26>
 800b40c:	230c      	movs	r3, #12
 800b40e:	6033      	str	r3, [r6, #0]
 800b410:	2000      	movs	r0, #0
 800b412:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b416:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b4ec <_malloc_r+0xfc>
 800b41a:	f000 f869 	bl	800b4f0 <__malloc_lock>
 800b41e:	f8d8 3000 	ldr.w	r3, [r8]
 800b422:	461c      	mov	r4, r3
 800b424:	bb44      	cbnz	r4, 800b478 <_malloc_r+0x88>
 800b426:	4629      	mov	r1, r5
 800b428:	4630      	mov	r0, r6
 800b42a:	f7ff ffbf 	bl	800b3ac <sbrk_aligned>
 800b42e:	1c43      	adds	r3, r0, #1
 800b430:	4604      	mov	r4, r0
 800b432:	d158      	bne.n	800b4e6 <_malloc_r+0xf6>
 800b434:	f8d8 4000 	ldr.w	r4, [r8]
 800b438:	4627      	mov	r7, r4
 800b43a:	2f00      	cmp	r7, #0
 800b43c:	d143      	bne.n	800b4c6 <_malloc_r+0xd6>
 800b43e:	2c00      	cmp	r4, #0
 800b440:	d04b      	beq.n	800b4da <_malloc_r+0xea>
 800b442:	6823      	ldr	r3, [r4, #0]
 800b444:	4639      	mov	r1, r7
 800b446:	4630      	mov	r0, r6
 800b448:	eb04 0903 	add.w	r9, r4, r3
 800b44c:	f000 fe0a 	bl	800c064 <_sbrk_r>
 800b450:	4581      	cmp	r9, r0
 800b452:	d142      	bne.n	800b4da <_malloc_r+0xea>
 800b454:	6821      	ldr	r1, [r4, #0]
 800b456:	1a6d      	subs	r5, r5, r1
 800b458:	4629      	mov	r1, r5
 800b45a:	4630      	mov	r0, r6
 800b45c:	f7ff ffa6 	bl	800b3ac <sbrk_aligned>
 800b460:	3001      	adds	r0, #1
 800b462:	d03a      	beq.n	800b4da <_malloc_r+0xea>
 800b464:	6823      	ldr	r3, [r4, #0]
 800b466:	442b      	add	r3, r5
 800b468:	6023      	str	r3, [r4, #0]
 800b46a:	f8d8 3000 	ldr.w	r3, [r8]
 800b46e:	685a      	ldr	r2, [r3, #4]
 800b470:	bb62      	cbnz	r2, 800b4cc <_malloc_r+0xdc>
 800b472:	f8c8 7000 	str.w	r7, [r8]
 800b476:	e00f      	b.n	800b498 <_malloc_r+0xa8>
 800b478:	6822      	ldr	r2, [r4, #0]
 800b47a:	1b52      	subs	r2, r2, r5
 800b47c:	d420      	bmi.n	800b4c0 <_malloc_r+0xd0>
 800b47e:	2a0b      	cmp	r2, #11
 800b480:	d917      	bls.n	800b4b2 <_malloc_r+0xc2>
 800b482:	1961      	adds	r1, r4, r5
 800b484:	42a3      	cmp	r3, r4
 800b486:	6025      	str	r5, [r4, #0]
 800b488:	bf18      	it	ne
 800b48a:	6059      	strne	r1, [r3, #4]
 800b48c:	6863      	ldr	r3, [r4, #4]
 800b48e:	bf08      	it	eq
 800b490:	f8c8 1000 	streq.w	r1, [r8]
 800b494:	5162      	str	r2, [r4, r5]
 800b496:	604b      	str	r3, [r1, #4]
 800b498:	4630      	mov	r0, r6
 800b49a:	f000 f82f 	bl	800b4fc <__malloc_unlock>
 800b49e:	f104 000b 	add.w	r0, r4, #11
 800b4a2:	1d23      	adds	r3, r4, #4
 800b4a4:	f020 0007 	bic.w	r0, r0, #7
 800b4a8:	1ac2      	subs	r2, r0, r3
 800b4aa:	bf1c      	itt	ne
 800b4ac:	1a1b      	subne	r3, r3, r0
 800b4ae:	50a3      	strne	r3, [r4, r2]
 800b4b0:	e7af      	b.n	800b412 <_malloc_r+0x22>
 800b4b2:	6862      	ldr	r2, [r4, #4]
 800b4b4:	42a3      	cmp	r3, r4
 800b4b6:	bf0c      	ite	eq
 800b4b8:	f8c8 2000 	streq.w	r2, [r8]
 800b4bc:	605a      	strne	r2, [r3, #4]
 800b4be:	e7eb      	b.n	800b498 <_malloc_r+0xa8>
 800b4c0:	4623      	mov	r3, r4
 800b4c2:	6864      	ldr	r4, [r4, #4]
 800b4c4:	e7ae      	b.n	800b424 <_malloc_r+0x34>
 800b4c6:	463c      	mov	r4, r7
 800b4c8:	687f      	ldr	r7, [r7, #4]
 800b4ca:	e7b6      	b.n	800b43a <_malloc_r+0x4a>
 800b4cc:	461a      	mov	r2, r3
 800b4ce:	685b      	ldr	r3, [r3, #4]
 800b4d0:	42a3      	cmp	r3, r4
 800b4d2:	d1fb      	bne.n	800b4cc <_malloc_r+0xdc>
 800b4d4:	2300      	movs	r3, #0
 800b4d6:	6053      	str	r3, [r2, #4]
 800b4d8:	e7de      	b.n	800b498 <_malloc_r+0xa8>
 800b4da:	230c      	movs	r3, #12
 800b4dc:	6033      	str	r3, [r6, #0]
 800b4de:	4630      	mov	r0, r6
 800b4e0:	f000 f80c 	bl	800b4fc <__malloc_unlock>
 800b4e4:	e794      	b.n	800b410 <_malloc_r+0x20>
 800b4e6:	6005      	str	r5, [r0, #0]
 800b4e8:	e7d6      	b.n	800b498 <_malloc_r+0xa8>
 800b4ea:	bf00      	nop
 800b4ec:	2000218c 	.word	0x2000218c

0800b4f0 <__malloc_lock>:
 800b4f0:	4801      	ldr	r0, [pc, #4]	@ (800b4f8 <__malloc_lock+0x8>)
 800b4f2:	f000 be04 	b.w	800c0fe <__retarget_lock_acquire_recursive>
 800b4f6:	bf00      	nop
 800b4f8:	200022d0 	.word	0x200022d0

0800b4fc <__malloc_unlock>:
 800b4fc:	4801      	ldr	r0, [pc, #4]	@ (800b504 <__malloc_unlock+0x8>)
 800b4fe:	f000 bdff 	b.w	800c100 <__retarget_lock_release_recursive>
 800b502:	bf00      	nop
 800b504:	200022d0 	.word	0x200022d0

0800b508 <__cvt>:
 800b508:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b50c:	ec57 6b10 	vmov	r6, r7, d0
 800b510:	2f00      	cmp	r7, #0
 800b512:	460c      	mov	r4, r1
 800b514:	4619      	mov	r1, r3
 800b516:	463b      	mov	r3, r7
 800b518:	bfbb      	ittet	lt
 800b51a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800b51e:	461f      	movlt	r7, r3
 800b520:	2300      	movge	r3, #0
 800b522:	232d      	movlt	r3, #45	@ 0x2d
 800b524:	700b      	strb	r3, [r1, #0]
 800b526:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b528:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800b52c:	4691      	mov	r9, r2
 800b52e:	f023 0820 	bic.w	r8, r3, #32
 800b532:	bfbc      	itt	lt
 800b534:	4632      	movlt	r2, r6
 800b536:	4616      	movlt	r6, r2
 800b538:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800b53c:	d005      	beq.n	800b54a <__cvt+0x42>
 800b53e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800b542:	d100      	bne.n	800b546 <__cvt+0x3e>
 800b544:	3401      	adds	r4, #1
 800b546:	2102      	movs	r1, #2
 800b548:	e000      	b.n	800b54c <__cvt+0x44>
 800b54a:	2103      	movs	r1, #3
 800b54c:	ab03      	add	r3, sp, #12
 800b54e:	9301      	str	r3, [sp, #4]
 800b550:	ab02      	add	r3, sp, #8
 800b552:	9300      	str	r3, [sp, #0]
 800b554:	ec47 6b10 	vmov	d0, r6, r7
 800b558:	4653      	mov	r3, sl
 800b55a:	4622      	mov	r2, r4
 800b55c:	f000 fe60 	bl	800c220 <_dtoa_r>
 800b560:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800b564:	4605      	mov	r5, r0
 800b566:	d119      	bne.n	800b59c <__cvt+0x94>
 800b568:	f019 0f01 	tst.w	r9, #1
 800b56c:	d00e      	beq.n	800b58c <__cvt+0x84>
 800b56e:	eb00 0904 	add.w	r9, r0, r4
 800b572:	2200      	movs	r2, #0
 800b574:	2300      	movs	r3, #0
 800b576:	4630      	mov	r0, r6
 800b578:	4639      	mov	r1, r7
 800b57a:	f7f5 faa5 	bl	8000ac8 <__aeabi_dcmpeq>
 800b57e:	b108      	cbz	r0, 800b584 <__cvt+0x7c>
 800b580:	f8cd 900c 	str.w	r9, [sp, #12]
 800b584:	2230      	movs	r2, #48	@ 0x30
 800b586:	9b03      	ldr	r3, [sp, #12]
 800b588:	454b      	cmp	r3, r9
 800b58a:	d31e      	bcc.n	800b5ca <__cvt+0xc2>
 800b58c:	9b03      	ldr	r3, [sp, #12]
 800b58e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b590:	1b5b      	subs	r3, r3, r5
 800b592:	4628      	mov	r0, r5
 800b594:	6013      	str	r3, [r2, #0]
 800b596:	b004      	add	sp, #16
 800b598:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b59c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800b5a0:	eb00 0904 	add.w	r9, r0, r4
 800b5a4:	d1e5      	bne.n	800b572 <__cvt+0x6a>
 800b5a6:	7803      	ldrb	r3, [r0, #0]
 800b5a8:	2b30      	cmp	r3, #48	@ 0x30
 800b5aa:	d10a      	bne.n	800b5c2 <__cvt+0xba>
 800b5ac:	2200      	movs	r2, #0
 800b5ae:	2300      	movs	r3, #0
 800b5b0:	4630      	mov	r0, r6
 800b5b2:	4639      	mov	r1, r7
 800b5b4:	f7f5 fa88 	bl	8000ac8 <__aeabi_dcmpeq>
 800b5b8:	b918      	cbnz	r0, 800b5c2 <__cvt+0xba>
 800b5ba:	f1c4 0401 	rsb	r4, r4, #1
 800b5be:	f8ca 4000 	str.w	r4, [sl]
 800b5c2:	f8da 3000 	ldr.w	r3, [sl]
 800b5c6:	4499      	add	r9, r3
 800b5c8:	e7d3      	b.n	800b572 <__cvt+0x6a>
 800b5ca:	1c59      	adds	r1, r3, #1
 800b5cc:	9103      	str	r1, [sp, #12]
 800b5ce:	701a      	strb	r2, [r3, #0]
 800b5d0:	e7d9      	b.n	800b586 <__cvt+0x7e>

0800b5d2 <__exponent>:
 800b5d2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b5d4:	2900      	cmp	r1, #0
 800b5d6:	bfba      	itte	lt
 800b5d8:	4249      	neglt	r1, r1
 800b5da:	232d      	movlt	r3, #45	@ 0x2d
 800b5dc:	232b      	movge	r3, #43	@ 0x2b
 800b5de:	2909      	cmp	r1, #9
 800b5e0:	7002      	strb	r2, [r0, #0]
 800b5e2:	7043      	strb	r3, [r0, #1]
 800b5e4:	dd29      	ble.n	800b63a <__exponent+0x68>
 800b5e6:	f10d 0307 	add.w	r3, sp, #7
 800b5ea:	461d      	mov	r5, r3
 800b5ec:	270a      	movs	r7, #10
 800b5ee:	461a      	mov	r2, r3
 800b5f0:	fbb1 f6f7 	udiv	r6, r1, r7
 800b5f4:	fb07 1416 	mls	r4, r7, r6, r1
 800b5f8:	3430      	adds	r4, #48	@ 0x30
 800b5fa:	f802 4c01 	strb.w	r4, [r2, #-1]
 800b5fe:	460c      	mov	r4, r1
 800b600:	2c63      	cmp	r4, #99	@ 0x63
 800b602:	f103 33ff 	add.w	r3, r3, #4294967295
 800b606:	4631      	mov	r1, r6
 800b608:	dcf1      	bgt.n	800b5ee <__exponent+0x1c>
 800b60a:	3130      	adds	r1, #48	@ 0x30
 800b60c:	1e94      	subs	r4, r2, #2
 800b60e:	f803 1c01 	strb.w	r1, [r3, #-1]
 800b612:	1c41      	adds	r1, r0, #1
 800b614:	4623      	mov	r3, r4
 800b616:	42ab      	cmp	r3, r5
 800b618:	d30a      	bcc.n	800b630 <__exponent+0x5e>
 800b61a:	f10d 0309 	add.w	r3, sp, #9
 800b61e:	1a9b      	subs	r3, r3, r2
 800b620:	42ac      	cmp	r4, r5
 800b622:	bf88      	it	hi
 800b624:	2300      	movhi	r3, #0
 800b626:	3302      	adds	r3, #2
 800b628:	4403      	add	r3, r0
 800b62a:	1a18      	subs	r0, r3, r0
 800b62c:	b003      	add	sp, #12
 800b62e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b630:	f813 6b01 	ldrb.w	r6, [r3], #1
 800b634:	f801 6f01 	strb.w	r6, [r1, #1]!
 800b638:	e7ed      	b.n	800b616 <__exponent+0x44>
 800b63a:	2330      	movs	r3, #48	@ 0x30
 800b63c:	3130      	adds	r1, #48	@ 0x30
 800b63e:	7083      	strb	r3, [r0, #2]
 800b640:	70c1      	strb	r1, [r0, #3]
 800b642:	1d03      	adds	r3, r0, #4
 800b644:	e7f1      	b.n	800b62a <__exponent+0x58>
	...

0800b648 <_printf_float>:
 800b648:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b64c:	b08d      	sub	sp, #52	@ 0x34
 800b64e:	460c      	mov	r4, r1
 800b650:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800b654:	4616      	mov	r6, r2
 800b656:	461f      	mov	r7, r3
 800b658:	4605      	mov	r5, r0
 800b65a:	f000 fccb 	bl	800bff4 <_localeconv_r>
 800b65e:	6803      	ldr	r3, [r0, #0]
 800b660:	9304      	str	r3, [sp, #16]
 800b662:	4618      	mov	r0, r3
 800b664:	f7f4 fe04 	bl	8000270 <strlen>
 800b668:	2300      	movs	r3, #0
 800b66a:	930a      	str	r3, [sp, #40]	@ 0x28
 800b66c:	f8d8 3000 	ldr.w	r3, [r8]
 800b670:	9005      	str	r0, [sp, #20]
 800b672:	3307      	adds	r3, #7
 800b674:	f023 0307 	bic.w	r3, r3, #7
 800b678:	f103 0208 	add.w	r2, r3, #8
 800b67c:	f894 a018 	ldrb.w	sl, [r4, #24]
 800b680:	f8d4 b000 	ldr.w	fp, [r4]
 800b684:	f8c8 2000 	str.w	r2, [r8]
 800b688:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b68c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800b690:	9307      	str	r3, [sp, #28]
 800b692:	f8cd 8018 	str.w	r8, [sp, #24]
 800b696:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800b69a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b69e:	4b9c      	ldr	r3, [pc, #624]	@ (800b910 <_printf_float+0x2c8>)
 800b6a0:	f04f 32ff 	mov.w	r2, #4294967295
 800b6a4:	f7f5 fa42 	bl	8000b2c <__aeabi_dcmpun>
 800b6a8:	bb70      	cbnz	r0, 800b708 <_printf_float+0xc0>
 800b6aa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b6ae:	4b98      	ldr	r3, [pc, #608]	@ (800b910 <_printf_float+0x2c8>)
 800b6b0:	f04f 32ff 	mov.w	r2, #4294967295
 800b6b4:	f7f5 fa1c 	bl	8000af0 <__aeabi_dcmple>
 800b6b8:	bb30      	cbnz	r0, 800b708 <_printf_float+0xc0>
 800b6ba:	2200      	movs	r2, #0
 800b6bc:	2300      	movs	r3, #0
 800b6be:	4640      	mov	r0, r8
 800b6c0:	4649      	mov	r1, r9
 800b6c2:	f7f5 fa0b 	bl	8000adc <__aeabi_dcmplt>
 800b6c6:	b110      	cbz	r0, 800b6ce <_printf_float+0x86>
 800b6c8:	232d      	movs	r3, #45	@ 0x2d
 800b6ca:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b6ce:	4a91      	ldr	r2, [pc, #580]	@ (800b914 <_printf_float+0x2cc>)
 800b6d0:	4b91      	ldr	r3, [pc, #580]	@ (800b918 <_printf_float+0x2d0>)
 800b6d2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800b6d6:	bf8c      	ite	hi
 800b6d8:	4690      	movhi	r8, r2
 800b6da:	4698      	movls	r8, r3
 800b6dc:	2303      	movs	r3, #3
 800b6de:	6123      	str	r3, [r4, #16]
 800b6e0:	f02b 0304 	bic.w	r3, fp, #4
 800b6e4:	6023      	str	r3, [r4, #0]
 800b6e6:	f04f 0900 	mov.w	r9, #0
 800b6ea:	9700      	str	r7, [sp, #0]
 800b6ec:	4633      	mov	r3, r6
 800b6ee:	aa0b      	add	r2, sp, #44	@ 0x2c
 800b6f0:	4621      	mov	r1, r4
 800b6f2:	4628      	mov	r0, r5
 800b6f4:	f000 f9d2 	bl	800ba9c <_printf_common>
 800b6f8:	3001      	adds	r0, #1
 800b6fa:	f040 808d 	bne.w	800b818 <_printf_float+0x1d0>
 800b6fe:	f04f 30ff 	mov.w	r0, #4294967295
 800b702:	b00d      	add	sp, #52	@ 0x34
 800b704:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b708:	4642      	mov	r2, r8
 800b70a:	464b      	mov	r3, r9
 800b70c:	4640      	mov	r0, r8
 800b70e:	4649      	mov	r1, r9
 800b710:	f7f5 fa0c 	bl	8000b2c <__aeabi_dcmpun>
 800b714:	b140      	cbz	r0, 800b728 <_printf_float+0xe0>
 800b716:	464b      	mov	r3, r9
 800b718:	2b00      	cmp	r3, #0
 800b71a:	bfbc      	itt	lt
 800b71c:	232d      	movlt	r3, #45	@ 0x2d
 800b71e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800b722:	4a7e      	ldr	r2, [pc, #504]	@ (800b91c <_printf_float+0x2d4>)
 800b724:	4b7e      	ldr	r3, [pc, #504]	@ (800b920 <_printf_float+0x2d8>)
 800b726:	e7d4      	b.n	800b6d2 <_printf_float+0x8a>
 800b728:	6863      	ldr	r3, [r4, #4]
 800b72a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800b72e:	9206      	str	r2, [sp, #24]
 800b730:	1c5a      	adds	r2, r3, #1
 800b732:	d13b      	bne.n	800b7ac <_printf_float+0x164>
 800b734:	2306      	movs	r3, #6
 800b736:	6063      	str	r3, [r4, #4]
 800b738:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800b73c:	2300      	movs	r3, #0
 800b73e:	6022      	str	r2, [r4, #0]
 800b740:	9303      	str	r3, [sp, #12]
 800b742:	ab0a      	add	r3, sp, #40	@ 0x28
 800b744:	e9cd a301 	strd	sl, r3, [sp, #4]
 800b748:	ab09      	add	r3, sp, #36	@ 0x24
 800b74a:	9300      	str	r3, [sp, #0]
 800b74c:	6861      	ldr	r1, [r4, #4]
 800b74e:	ec49 8b10 	vmov	d0, r8, r9
 800b752:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800b756:	4628      	mov	r0, r5
 800b758:	f7ff fed6 	bl	800b508 <__cvt>
 800b75c:	9b06      	ldr	r3, [sp, #24]
 800b75e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b760:	2b47      	cmp	r3, #71	@ 0x47
 800b762:	4680      	mov	r8, r0
 800b764:	d129      	bne.n	800b7ba <_printf_float+0x172>
 800b766:	1cc8      	adds	r0, r1, #3
 800b768:	db02      	blt.n	800b770 <_printf_float+0x128>
 800b76a:	6863      	ldr	r3, [r4, #4]
 800b76c:	4299      	cmp	r1, r3
 800b76e:	dd41      	ble.n	800b7f4 <_printf_float+0x1ac>
 800b770:	f1aa 0a02 	sub.w	sl, sl, #2
 800b774:	fa5f fa8a 	uxtb.w	sl, sl
 800b778:	3901      	subs	r1, #1
 800b77a:	4652      	mov	r2, sl
 800b77c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800b780:	9109      	str	r1, [sp, #36]	@ 0x24
 800b782:	f7ff ff26 	bl	800b5d2 <__exponent>
 800b786:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b788:	1813      	adds	r3, r2, r0
 800b78a:	2a01      	cmp	r2, #1
 800b78c:	4681      	mov	r9, r0
 800b78e:	6123      	str	r3, [r4, #16]
 800b790:	dc02      	bgt.n	800b798 <_printf_float+0x150>
 800b792:	6822      	ldr	r2, [r4, #0]
 800b794:	07d2      	lsls	r2, r2, #31
 800b796:	d501      	bpl.n	800b79c <_printf_float+0x154>
 800b798:	3301      	adds	r3, #1
 800b79a:	6123      	str	r3, [r4, #16]
 800b79c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800b7a0:	2b00      	cmp	r3, #0
 800b7a2:	d0a2      	beq.n	800b6ea <_printf_float+0xa2>
 800b7a4:	232d      	movs	r3, #45	@ 0x2d
 800b7a6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b7aa:	e79e      	b.n	800b6ea <_printf_float+0xa2>
 800b7ac:	9a06      	ldr	r2, [sp, #24]
 800b7ae:	2a47      	cmp	r2, #71	@ 0x47
 800b7b0:	d1c2      	bne.n	800b738 <_printf_float+0xf0>
 800b7b2:	2b00      	cmp	r3, #0
 800b7b4:	d1c0      	bne.n	800b738 <_printf_float+0xf0>
 800b7b6:	2301      	movs	r3, #1
 800b7b8:	e7bd      	b.n	800b736 <_printf_float+0xee>
 800b7ba:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800b7be:	d9db      	bls.n	800b778 <_printf_float+0x130>
 800b7c0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800b7c4:	d118      	bne.n	800b7f8 <_printf_float+0x1b0>
 800b7c6:	2900      	cmp	r1, #0
 800b7c8:	6863      	ldr	r3, [r4, #4]
 800b7ca:	dd0b      	ble.n	800b7e4 <_printf_float+0x19c>
 800b7cc:	6121      	str	r1, [r4, #16]
 800b7ce:	b913      	cbnz	r3, 800b7d6 <_printf_float+0x18e>
 800b7d0:	6822      	ldr	r2, [r4, #0]
 800b7d2:	07d0      	lsls	r0, r2, #31
 800b7d4:	d502      	bpl.n	800b7dc <_printf_float+0x194>
 800b7d6:	3301      	adds	r3, #1
 800b7d8:	440b      	add	r3, r1
 800b7da:	6123      	str	r3, [r4, #16]
 800b7dc:	65a1      	str	r1, [r4, #88]	@ 0x58
 800b7de:	f04f 0900 	mov.w	r9, #0
 800b7e2:	e7db      	b.n	800b79c <_printf_float+0x154>
 800b7e4:	b913      	cbnz	r3, 800b7ec <_printf_float+0x1a4>
 800b7e6:	6822      	ldr	r2, [r4, #0]
 800b7e8:	07d2      	lsls	r2, r2, #31
 800b7ea:	d501      	bpl.n	800b7f0 <_printf_float+0x1a8>
 800b7ec:	3302      	adds	r3, #2
 800b7ee:	e7f4      	b.n	800b7da <_printf_float+0x192>
 800b7f0:	2301      	movs	r3, #1
 800b7f2:	e7f2      	b.n	800b7da <_printf_float+0x192>
 800b7f4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800b7f8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b7fa:	4299      	cmp	r1, r3
 800b7fc:	db05      	blt.n	800b80a <_printf_float+0x1c2>
 800b7fe:	6823      	ldr	r3, [r4, #0]
 800b800:	6121      	str	r1, [r4, #16]
 800b802:	07d8      	lsls	r0, r3, #31
 800b804:	d5ea      	bpl.n	800b7dc <_printf_float+0x194>
 800b806:	1c4b      	adds	r3, r1, #1
 800b808:	e7e7      	b.n	800b7da <_printf_float+0x192>
 800b80a:	2900      	cmp	r1, #0
 800b80c:	bfd4      	ite	le
 800b80e:	f1c1 0202 	rsble	r2, r1, #2
 800b812:	2201      	movgt	r2, #1
 800b814:	4413      	add	r3, r2
 800b816:	e7e0      	b.n	800b7da <_printf_float+0x192>
 800b818:	6823      	ldr	r3, [r4, #0]
 800b81a:	055a      	lsls	r2, r3, #21
 800b81c:	d407      	bmi.n	800b82e <_printf_float+0x1e6>
 800b81e:	6923      	ldr	r3, [r4, #16]
 800b820:	4642      	mov	r2, r8
 800b822:	4631      	mov	r1, r6
 800b824:	4628      	mov	r0, r5
 800b826:	47b8      	blx	r7
 800b828:	3001      	adds	r0, #1
 800b82a:	d12b      	bne.n	800b884 <_printf_float+0x23c>
 800b82c:	e767      	b.n	800b6fe <_printf_float+0xb6>
 800b82e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800b832:	f240 80dd 	bls.w	800b9f0 <_printf_float+0x3a8>
 800b836:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800b83a:	2200      	movs	r2, #0
 800b83c:	2300      	movs	r3, #0
 800b83e:	f7f5 f943 	bl	8000ac8 <__aeabi_dcmpeq>
 800b842:	2800      	cmp	r0, #0
 800b844:	d033      	beq.n	800b8ae <_printf_float+0x266>
 800b846:	4a37      	ldr	r2, [pc, #220]	@ (800b924 <_printf_float+0x2dc>)
 800b848:	2301      	movs	r3, #1
 800b84a:	4631      	mov	r1, r6
 800b84c:	4628      	mov	r0, r5
 800b84e:	47b8      	blx	r7
 800b850:	3001      	adds	r0, #1
 800b852:	f43f af54 	beq.w	800b6fe <_printf_float+0xb6>
 800b856:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800b85a:	4543      	cmp	r3, r8
 800b85c:	db02      	blt.n	800b864 <_printf_float+0x21c>
 800b85e:	6823      	ldr	r3, [r4, #0]
 800b860:	07d8      	lsls	r0, r3, #31
 800b862:	d50f      	bpl.n	800b884 <_printf_float+0x23c>
 800b864:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b868:	4631      	mov	r1, r6
 800b86a:	4628      	mov	r0, r5
 800b86c:	47b8      	blx	r7
 800b86e:	3001      	adds	r0, #1
 800b870:	f43f af45 	beq.w	800b6fe <_printf_float+0xb6>
 800b874:	f04f 0900 	mov.w	r9, #0
 800b878:	f108 38ff 	add.w	r8, r8, #4294967295
 800b87c:	f104 0a1a 	add.w	sl, r4, #26
 800b880:	45c8      	cmp	r8, r9
 800b882:	dc09      	bgt.n	800b898 <_printf_float+0x250>
 800b884:	6823      	ldr	r3, [r4, #0]
 800b886:	079b      	lsls	r3, r3, #30
 800b888:	f100 8103 	bmi.w	800ba92 <_printf_float+0x44a>
 800b88c:	68e0      	ldr	r0, [r4, #12]
 800b88e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b890:	4298      	cmp	r0, r3
 800b892:	bfb8      	it	lt
 800b894:	4618      	movlt	r0, r3
 800b896:	e734      	b.n	800b702 <_printf_float+0xba>
 800b898:	2301      	movs	r3, #1
 800b89a:	4652      	mov	r2, sl
 800b89c:	4631      	mov	r1, r6
 800b89e:	4628      	mov	r0, r5
 800b8a0:	47b8      	blx	r7
 800b8a2:	3001      	adds	r0, #1
 800b8a4:	f43f af2b 	beq.w	800b6fe <_printf_float+0xb6>
 800b8a8:	f109 0901 	add.w	r9, r9, #1
 800b8ac:	e7e8      	b.n	800b880 <_printf_float+0x238>
 800b8ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b8b0:	2b00      	cmp	r3, #0
 800b8b2:	dc39      	bgt.n	800b928 <_printf_float+0x2e0>
 800b8b4:	4a1b      	ldr	r2, [pc, #108]	@ (800b924 <_printf_float+0x2dc>)
 800b8b6:	2301      	movs	r3, #1
 800b8b8:	4631      	mov	r1, r6
 800b8ba:	4628      	mov	r0, r5
 800b8bc:	47b8      	blx	r7
 800b8be:	3001      	adds	r0, #1
 800b8c0:	f43f af1d 	beq.w	800b6fe <_printf_float+0xb6>
 800b8c4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800b8c8:	ea59 0303 	orrs.w	r3, r9, r3
 800b8cc:	d102      	bne.n	800b8d4 <_printf_float+0x28c>
 800b8ce:	6823      	ldr	r3, [r4, #0]
 800b8d0:	07d9      	lsls	r1, r3, #31
 800b8d2:	d5d7      	bpl.n	800b884 <_printf_float+0x23c>
 800b8d4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b8d8:	4631      	mov	r1, r6
 800b8da:	4628      	mov	r0, r5
 800b8dc:	47b8      	blx	r7
 800b8de:	3001      	adds	r0, #1
 800b8e0:	f43f af0d 	beq.w	800b6fe <_printf_float+0xb6>
 800b8e4:	f04f 0a00 	mov.w	sl, #0
 800b8e8:	f104 0b1a 	add.w	fp, r4, #26
 800b8ec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b8ee:	425b      	negs	r3, r3
 800b8f0:	4553      	cmp	r3, sl
 800b8f2:	dc01      	bgt.n	800b8f8 <_printf_float+0x2b0>
 800b8f4:	464b      	mov	r3, r9
 800b8f6:	e793      	b.n	800b820 <_printf_float+0x1d8>
 800b8f8:	2301      	movs	r3, #1
 800b8fa:	465a      	mov	r2, fp
 800b8fc:	4631      	mov	r1, r6
 800b8fe:	4628      	mov	r0, r5
 800b900:	47b8      	blx	r7
 800b902:	3001      	adds	r0, #1
 800b904:	f43f aefb 	beq.w	800b6fe <_printf_float+0xb6>
 800b908:	f10a 0a01 	add.w	sl, sl, #1
 800b90c:	e7ee      	b.n	800b8ec <_printf_float+0x2a4>
 800b90e:	bf00      	nop
 800b910:	7fefffff 	.word	0x7fefffff
 800b914:	0800dda8 	.word	0x0800dda8
 800b918:	0800dda4 	.word	0x0800dda4
 800b91c:	0800ddb0 	.word	0x0800ddb0
 800b920:	0800ddac 	.word	0x0800ddac
 800b924:	0800ddb4 	.word	0x0800ddb4
 800b928:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800b92a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800b92e:	4553      	cmp	r3, sl
 800b930:	bfa8      	it	ge
 800b932:	4653      	movge	r3, sl
 800b934:	2b00      	cmp	r3, #0
 800b936:	4699      	mov	r9, r3
 800b938:	dc36      	bgt.n	800b9a8 <_printf_float+0x360>
 800b93a:	f04f 0b00 	mov.w	fp, #0
 800b93e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b942:	f104 021a 	add.w	r2, r4, #26
 800b946:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800b948:	9306      	str	r3, [sp, #24]
 800b94a:	eba3 0309 	sub.w	r3, r3, r9
 800b94e:	455b      	cmp	r3, fp
 800b950:	dc31      	bgt.n	800b9b6 <_printf_float+0x36e>
 800b952:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b954:	459a      	cmp	sl, r3
 800b956:	dc3a      	bgt.n	800b9ce <_printf_float+0x386>
 800b958:	6823      	ldr	r3, [r4, #0]
 800b95a:	07da      	lsls	r2, r3, #31
 800b95c:	d437      	bmi.n	800b9ce <_printf_float+0x386>
 800b95e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b960:	ebaa 0903 	sub.w	r9, sl, r3
 800b964:	9b06      	ldr	r3, [sp, #24]
 800b966:	ebaa 0303 	sub.w	r3, sl, r3
 800b96a:	4599      	cmp	r9, r3
 800b96c:	bfa8      	it	ge
 800b96e:	4699      	movge	r9, r3
 800b970:	f1b9 0f00 	cmp.w	r9, #0
 800b974:	dc33      	bgt.n	800b9de <_printf_float+0x396>
 800b976:	f04f 0800 	mov.w	r8, #0
 800b97a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b97e:	f104 0b1a 	add.w	fp, r4, #26
 800b982:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b984:	ebaa 0303 	sub.w	r3, sl, r3
 800b988:	eba3 0309 	sub.w	r3, r3, r9
 800b98c:	4543      	cmp	r3, r8
 800b98e:	f77f af79 	ble.w	800b884 <_printf_float+0x23c>
 800b992:	2301      	movs	r3, #1
 800b994:	465a      	mov	r2, fp
 800b996:	4631      	mov	r1, r6
 800b998:	4628      	mov	r0, r5
 800b99a:	47b8      	blx	r7
 800b99c:	3001      	adds	r0, #1
 800b99e:	f43f aeae 	beq.w	800b6fe <_printf_float+0xb6>
 800b9a2:	f108 0801 	add.w	r8, r8, #1
 800b9a6:	e7ec      	b.n	800b982 <_printf_float+0x33a>
 800b9a8:	4642      	mov	r2, r8
 800b9aa:	4631      	mov	r1, r6
 800b9ac:	4628      	mov	r0, r5
 800b9ae:	47b8      	blx	r7
 800b9b0:	3001      	adds	r0, #1
 800b9b2:	d1c2      	bne.n	800b93a <_printf_float+0x2f2>
 800b9b4:	e6a3      	b.n	800b6fe <_printf_float+0xb6>
 800b9b6:	2301      	movs	r3, #1
 800b9b8:	4631      	mov	r1, r6
 800b9ba:	4628      	mov	r0, r5
 800b9bc:	9206      	str	r2, [sp, #24]
 800b9be:	47b8      	blx	r7
 800b9c0:	3001      	adds	r0, #1
 800b9c2:	f43f ae9c 	beq.w	800b6fe <_printf_float+0xb6>
 800b9c6:	9a06      	ldr	r2, [sp, #24]
 800b9c8:	f10b 0b01 	add.w	fp, fp, #1
 800b9cc:	e7bb      	b.n	800b946 <_printf_float+0x2fe>
 800b9ce:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b9d2:	4631      	mov	r1, r6
 800b9d4:	4628      	mov	r0, r5
 800b9d6:	47b8      	blx	r7
 800b9d8:	3001      	adds	r0, #1
 800b9da:	d1c0      	bne.n	800b95e <_printf_float+0x316>
 800b9dc:	e68f      	b.n	800b6fe <_printf_float+0xb6>
 800b9de:	9a06      	ldr	r2, [sp, #24]
 800b9e0:	464b      	mov	r3, r9
 800b9e2:	4442      	add	r2, r8
 800b9e4:	4631      	mov	r1, r6
 800b9e6:	4628      	mov	r0, r5
 800b9e8:	47b8      	blx	r7
 800b9ea:	3001      	adds	r0, #1
 800b9ec:	d1c3      	bne.n	800b976 <_printf_float+0x32e>
 800b9ee:	e686      	b.n	800b6fe <_printf_float+0xb6>
 800b9f0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800b9f4:	f1ba 0f01 	cmp.w	sl, #1
 800b9f8:	dc01      	bgt.n	800b9fe <_printf_float+0x3b6>
 800b9fa:	07db      	lsls	r3, r3, #31
 800b9fc:	d536      	bpl.n	800ba6c <_printf_float+0x424>
 800b9fe:	2301      	movs	r3, #1
 800ba00:	4642      	mov	r2, r8
 800ba02:	4631      	mov	r1, r6
 800ba04:	4628      	mov	r0, r5
 800ba06:	47b8      	blx	r7
 800ba08:	3001      	adds	r0, #1
 800ba0a:	f43f ae78 	beq.w	800b6fe <_printf_float+0xb6>
 800ba0e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ba12:	4631      	mov	r1, r6
 800ba14:	4628      	mov	r0, r5
 800ba16:	47b8      	blx	r7
 800ba18:	3001      	adds	r0, #1
 800ba1a:	f43f ae70 	beq.w	800b6fe <_printf_float+0xb6>
 800ba1e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800ba22:	2200      	movs	r2, #0
 800ba24:	2300      	movs	r3, #0
 800ba26:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ba2a:	f7f5 f84d 	bl	8000ac8 <__aeabi_dcmpeq>
 800ba2e:	b9c0      	cbnz	r0, 800ba62 <_printf_float+0x41a>
 800ba30:	4653      	mov	r3, sl
 800ba32:	f108 0201 	add.w	r2, r8, #1
 800ba36:	4631      	mov	r1, r6
 800ba38:	4628      	mov	r0, r5
 800ba3a:	47b8      	blx	r7
 800ba3c:	3001      	adds	r0, #1
 800ba3e:	d10c      	bne.n	800ba5a <_printf_float+0x412>
 800ba40:	e65d      	b.n	800b6fe <_printf_float+0xb6>
 800ba42:	2301      	movs	r3, #1
 800ba44:	465a      	mov	r2, fp
 800ba46:	4631      	mov	r1, r6
 800ba48:	4628      	mov	r0, r5
 800ba4a:	47b8      	blx	r7
 800ba4c:	3001      	adds	r0, #1
 800ba4e:	f43f ae56 	beq.w	800b6fe <_printf_float+0xb6>
 800ba52:	f108 0801 	add.w	r8, r8, #1
 800ba56:	45d0      	cmp	r8, sl
 800ba58:	dbf3      	blt.n	800ba42 <_printf_float+0x3fa>
 800ba5a:	464b      	mov	r3, r9
 800ba5c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800ba60:	e6df      	b.n	800b822 <_printf_float+0x1da>
 800ba62:	f04f 0800 	mov.w	r8, #0
 800ba66:	f104 0b1a 	add.w	fp, r4, #26
 800ba6a:	e7f4      	b.n	800ba56 <_printf_float+0x40e>
 800ba6c:	2301      	movs	r3, #1
 800ba6e:	4642      	mov	r2, r8
 800ba70:	e7e1      	b.n	800ba36 <_printf_float+0x3ee>
 800ba72:	2301      	movs	r3, #1
 800ba74:	464a      	mov	r2, r9
 800ba76:	4631      	mov	r1, r6
 800ba78:	4628      	mov	r0, r5
 800ba7a:	47b8      	blx	r7
 800ba7c:	3001      	adds	r0, #1
 800ba7e:	f43f ae3e 	beq.w	800b6fe <_printf_float+0xb6>
 800ba82:	f108 0801 	add.w	r8, r8, #1
 800ba86:	68e3      	ldr	r3, [r4, #12]
 800ba88:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800ba8a:	1a5b      	subs	r3, r3, r1
 800ba8c:	4543      	cmp	r3, r8
 800ba8e:	dcf0      	bgt.n	800ba72 <_printf_float+0x42a>
 800ba90:	e6fc      	b.n	800b88c <_printf_float+0x244>
 800ba92:	f04f 0800 	mov.w	r8, #0
 800ba96:	f104 0919 	add.w	r9, r4, #25
 800ba9a:	e7f4      	b.n	800ba86 <_printf_float+0x43e>

0800ba9c <_printf_common>:
 800ba9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800baa0:	4616      	mov	r6, r2
 800baa2:	4698      	mov	r8, r3
 800baa4:	688a      	ldr	r2, [r1, #8]
 800baa6:	690b      	ldr	r3, [r1, #16]
 800baa8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800baac:	4293      	cmp	r3, r2
 800baae:	bfb8      	it	lt
 800bab0:	4613      	movlt	r3, r2
 800bab2:	6033      	str	r3, [r6, #0]
 800bab4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800bab8:	4607      	mov	r7, r0
 800baba:	460c      	mov	r4, r1
 800babc:	b10a      	cbz	r2, 800bac2 <_printf_common+0x26>
 800babe:	3301      	adds	r3, #1
 800bac0:	6033      	str	r3, [r6, #0]
 800bac2:	6823      	ldr	r3, [r4, #0]
 800bac4:	0699      	lsls	r1, r3, #26
 800bac6:	bf42      	ittt	mi
 800bac8:	6833      	ldrmi	r3, [r6, #0]
 800baca:	3302      	addmi	r3, #2
 800bacc:	6033      	strmi	r3, [r6, #0]
 800bace:	6825      	ldr	r5, [r4, #0]
 800bad0:	f015 0506 	ands.w	r5, r5, #6
 800bad4:	d106      	bne.n	800bae4 <_printf_common+0x48>
 800bad6:	f104 0a19 	add.w	sl, r4, #25
 800bada:	68e3      	ldr	r3, [r4, #12]
 800badc:	6832      	ldr	r2, [r6, #0]
 800bade:	1a9b      	subs	r3, r3, r2
 800bae0:	42ab      	cmp	r3, r5
 800bae2:	dc26      	bgt.n	800bb32 <_printf_common+0x96>
 800bae4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800bae8:	6822      	ldr	r2, [r4, #0]
 800baea:	3b00      	subs	r3, #0
 800baec:	bf18      	it	ne
 800baee:	2301      	movne	r3, #1
 800baf0:	0692      	lsls	r2, r2, #26
 800baf2:	d42b      	bmi.n	800bb4c <_printf_common+0xb0>
 800baf4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800baf8:	4641      	mov	r1, r8
 800bafa:	4638      	mov	r0, r7
 800bafc:	47c8      	blx	r9
 800bafe:	3001      	adds	r0, #1
 800bb00:	d01e      	beq.n	800bb40 <_printf_common+0xa4>
 800bb02:	6823      	ldr	r3, [r4, #0]
 800bb04:	6922      	ldr	r2, [r4, #16]
 800bb06:	f003 0306 	and.w	r3, r3, #6
 800bb0a:	2b04      	cmp	r3, #4
 800bb0c:	bf02      	ittt	eq
 800bb0e:	68e5      	ldreq	r5, [r4, #12]
 800bb10:	6833      	ldreq	r3, [r6, #0]
 800bb12:	1aed      	subeq	r5, r5, r3
 800bb14:	68a3      	ldr	r3, [r4, #8]
 800bb16:	bf0c      	ite	eq
 800bb18:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800bb1c:	2500      	movne	r5, #0
 800bb1e:	4293      	cmp	r3, r2
 800bb20:	bfc4      	itt	gt
 800bb22:	1a9b      	subgt	r3, r3, r2
 800bb24:	18ed      	addgt	r5, r5, r3
 800bb26:	2600      	movs	r6, #0
 800bb28:	341a      	adds	r4, #26
 800bb2a:	42b5      	cmp	r5, r6
 800bb2c:	d11a      	bne.n	800bb64 <_printf_common+0xc8>
 800bb2e:	2000      	movs	r0, #0
 800bb30:	e008      	b.n	800bb44 <_printf_common+0xa8>
 800bb32:	2301      	movs	r3, #1
 800bb34:	4652      	mov	r2, sl
 800bb36:	4641      	mov	r1, r8
 800bb38:	4638      	mov	r0, r7
 800bb3a:	47c8      	blx	r9
 800bb3c:	3001      	adds	r0, #1
 800bb3e:	d103      	bne.n	800bb48 <_printf_common+0xac>
 800bb40:	f04f 30ff 	mov.w	r0, #4294967295
 800bb44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bb48:	3501      	adds	r5, #1
 800bb4a:	e7c6      	b.n	800bada <_printf_common+0x3e>
 800bb4c:	18e1      	adds	r1, r4, r3
 800bb4e:	1c5a      	adds	r2, r3, #1
 800bb50:	2030      	movs	r0, #48	@ 0x30
 800bb52:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800bb56:	4422      	add	r2, r4
 800bb58:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800bb5c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800bb60:	3302      	adds	r3, #2
 800bb62:	e7c7      	b.n	800baf4 <_printf_common+0x58>
 800bb64:	2301      	movs	r3, #1
 800bb66:	4622      	mov	r2, r4
 800bb68:	4641      	mov	r1, r8
 800bb6a:	4638      	mov	r0, r7
 800bb6c:	47c8      	blx	r9
 800bb6e:	3001      	adds	r0, #1
 800bb70:	d0e6      	beq.n	800bb40 <_printf_common+0xa4>
 800bb72:	3601      	adds	r6, #1
 800bb74:	e7d9      	b.n	800bb2a <_printf_common+0x8e>
	...

0800bb78 <_printf_i>:
 800bb78:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800bb7c:	7e0f      	ldrb	r7, [r1, #24]
 800bb7e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800bb80:	2f78      	cmp	r7, #120	@ 0x78
 800bb82:	4691      	mov	r9, r2
 800bb84:	4680      	mov	r8, r0
 800bb86:	460c      	mov	r4, r1
 800bb88:	469a      	mov	sl, r3
 800bb8a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800bb8e:	d807      	bhi.n	800bba0 <_printf_i+0x28>
 800bb90:	2f62      	cmp	r7, #98	@ 0x62
 800bb92:	d80a      	bhi.n	800bbaa <_printf_i+0x32>
 800bb94:	2f00      	cmp	r7, #0
 800bb96:	f000 80d1 	beq.w	800bd3c <_printf_i+0x1c4>
 800bb9a:	2f58      	cmp	r7, #88	@ 0x58
 800bb9c:	f000 80b8 	beq.w	800bd10 <_printf_i+0x198>
 800bba0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800bba4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800bba8:	e03a      	b.n	800bc20 <_printf_i+0xa8>
 800bbaa:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800bbae:	2b15      	cmp	r3, #21
 800bbb0:	d8f6      	bhi.n	800bba0 <_printf_i+0x28>
 800bbb2:	a101      	add	r1, pc, #4	@ (adr r1, 800bbb8 <_printf_i+0x40>)
 800bbb4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800bbb8:	0800bc11 	.word	0x0800bc11
 800bbbc:	0800bc25 	.word	0x0800bc25
 800bbc0:	0800bba1 	.word	0x0800bba1
 800bbc4:	0800bba1 	.word	0x0800bba1
 800bbc8:	0800bba1 	.word	0x0800bba1
 800bbcc:	0800bba1 	.word	0x0800bba1
 800bbd0:	0800bc25 	.word	0x0800bc25
 800bbd4:	0800bba1 	.word	0x0800bba1
 800bbd8:	0800bba1 	.word	0x0800bba1
 800bbdc:	0800bba1 	.word	0x0800bba1
 800bbe0:	0800bba1 	.word	0x0800bba1
 800bbe4:	0800bd23 	.word	0x0800bd23
 800bbe8:	0800bc4f 	.word	0x0800bc4f
 800bbec:	0800bcdd 	.word	0x0800bcdd
 800bbf0:	0800bba1 	.word	0x0800bba1
 800bbf4:	0800bba1 	.word	0x0800bba1
 800bbf8:	0800bd45 	.word	0x0800bd45
 800bbfc:	0800bba1 	.word	0x0800bba1
 800bc00:	0800bc4f 	.word	0x0800bc4f
 800bc04:	0800bba1 	.word	0x0800bba1
 800bc08:	0800bba1 	.word	0x0800bba1
 800bc0c:	0800bce5 	.word	0x0800bce5
 800bc10:	6833      	ldr	r3, [r6, #0]
 800bc12:	1d1a      	adds	r2, r3, #4
 800bc14:	681b      	ldr	r3, [r3, #0]
 800bc16:	6032      	str	r2, [r6, #0]
 800bc18:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800bc1c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800bc20:	2301      	movs	r3, #1
 800bc22:	e09c      	b.n	800bd5e <_printf_i+0x1e6>
 800bc24:	6833      	ldr	r3, [r6, #0]
 800bc26:	6820      	ldr	r0, [r4, #0]
 800bc28:	1d19      	adds	r1, r3, #4
 800bc2a:	6031      	str	r1, [r6, #0]
 800bc2c:	0606      	lsls	r6, r0, #24
 800bc2e:	d501      	bpl.n	800bc34 <_printf_i+0xbc>
 800bc30:	681d      	ldr	r5, [r3, #0]
 800bc32:	e003      	b.n	800bc3c <_printf_i+0xc4>
 800bc34:	0645      	lsls	r5, r0, #25
 800bc36:	d5fb      	bpl.n	800bc30 <_printf_i+0xb8>
 800bc38:	f9b3 5000 	ldrsh.w	r5, [r3]
 800bc3c:	2d00      	cmp	r5, #0
 800bc3e:	da03      	bge.n	800bc48 <_printf_i+0xd0>
 800bc40:	232d      	movs	r3, #45	@ 0x2d
 800bc42:	426d      	negs	r5, r5
 800bc44:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bc48:	4858      	ldr	r0, [pc, #352]	@ (800bdac <_printf_i+0x234>)
 800bc4a:	230a      	movs	r3, #10
 800bc4c:	e011      	b.n	800bc72 <_printf_i+0xfa>
 800bc4e:	6821      	ldr	r1, [r4, #0]
 800bc50:	6833      	ldr	r3, [r6, #0]
 800bc52:	0608      	lsls	r0, r1, #24
 800bc54:	f853 5b04 	ldr.w	r5, [r3], #4
 800bc58:	d402      	bmi.n	800bc60 <_printf_i+0xe8>
 800bc5a:	0649      	lsls	r1, r1, #25
 800bc5c:	bf48      	it	mi
 800bc5e:	b2ad      	uxthmi	r5, r5
 800bc60:	2f6f      	cmp	r7, #111	@ 0x6f
 800bc62:	4852      	ldr	r0, [pc, #328]	@ (800bdac <_printf_i+0x234>)
 800bc64:	6033      	str	r3, [r6, #0]
 800bc66:	bf14      	ite	ne
 800bc68:	230a      	movne	r3, #10
 800bc6a:	2308      	moveq	r3, #8
 800bc6c:	2100      	movs	r1, #0
 800bc6e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800bc72:	6866      	ldr	r6, [r4, #4]
 800bc74:	60a6      	str	r6, [r4, #8]
 800bc76:	2e00      	cmp	r6, #0
 800bc78:	db05      	blt.n	800bc86 <_printf_i+0x10e>
 800bc7a:	6821      	ldr	r1, [r4, #0]
 800bc7c:	432e      	orrs	r6, r5
 800bc7e:	f021 0104 	bic.w	r1, r1, #4
 800bc82:	6021      	str	r1, [r4, #0]
 800bc84:	d04b      	beq.n	800bd1e <_printf_i+0x1a6>
 800bc86:	4616      	mov	r6, r2
 800bc88:	fbb5 f1f3 	udiv	r1, r5, r3
 800bc8c:	fb03 5711 	mls	r7, r3, r1, r5
 800bc90:	5dc7      	ldrb	r7, [r0, r7]
 800bc92:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800bc96:	462f      	mov	r7, r5
 800bc98:	42bb      	cmp	r3, r7
 800bc9a:	460d      	mov	r5, r1
 800bc9c:	d9f4      	bls.n	800bc88 <_printf_i+0x110>
 800bc9e:	2b08      	cmp	r3, #8
 800bca0:	d10b      	bne.n	800bcba <_printf_i+0x142>
 800bca2:	6823      	ldr	r3, [r4, #0]
 800bca4:	07df      	lsls	r7, r3, #31
 800bca6:	d508      	bpl.n	800bcba <_printf_i+0x142>
 800bca8:	6923      	ldr	r3, [r4, #16]
 800bcaa:	6861      	ldr	r1, [r4, #4]
 800bcac:	4299      	cmp	r1, r3
 800bcae:	bfde      	ittt	le
 800bcb0:	2330      	movle	r3, #48	@ 0x30
 800bcb2:	f806 3c01 	strble.w	r3, [r6, #-1]
 800bcb6:	f106 36ff 	addle.w	r6, r6, #4294967295
 800bcba:	1b92      	subs	r2, r2, r6
 800bcbc:	6122      	str	r2, [r4, #16]
 800bcbe:	f8cd a000 	str.w	sl, [sp]
 800bcc2:	464b      	mov	r3, r9
 800bcc4:	aa03      	add	r2, sp, #12
 800bcc6:	4621      	mov	r1, r4
 800bcc8:	4640      	mov	r0, r8
 800bcca:	f7ff fee7 	bl	800ba9c <_printf_common>
 800bcce:	3001      	adds	r0, #1
 800bcd0:	d14a      	bne.n	800bd68 <_printf_i+0x1f0>
 800bcd2:	f04f 30ff 	mov.w	r0, #4294967295
 800bcd6:	b004      	add	sp, #16
 800bcd8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bcdc:	6823      	ldr	r3, [r4, #0]
 800bcde:	f043 0320 	orr.w	r3, r3, #32
 800bce2:	6023      	str	r3, [r4, #0]
 800bce4:	4832      	ldr	r0, [pc, #200]	@ (800bdb0 <_printf_i+0x238>)
 800bce6:	2778      	movs	r7, #120	@ 0x78
 800bce8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800bcec:	6823      	ldr	r3, [r4, #0]
 800bcee:	6831      	ldr	r1, [r6, #0]
 800bcf0:	061f      	lsls	r7, r3, #24
 800bcf2:	f851 5b04 	ldr.w	r5, [r1], #4
 800bcf6:	d402      	bmi.n	800bcfe <_printf_i+0x186>
 800bcf8:	065f      	lsls	r7, r3, #25
 800bcfa:	bf48      	it	mi
 800bcfc:	b2ad      	uxthmi	r5, r5
 800bcfe:	6031      	str	r1, [r6, #0]
 800bd00:	07d9      	lsls	r1, r3, #31
 800bd02:	bf44      	itt	mi
 800bd04:	f043 0320 	orrmi.w	r3, r3, #32
 800bd08:	6023      	strmi	r3, [r4, #0]
 800bd0a:	b11d      	cbz	r5, 800bd14 <_printf_i+0x19c>
 800bd0c:	2310      	movs	r3, #16
 800bd0e:	e7ad      	b.n	800bc6c <_printf_i+0xf4>
 800bd10:	4826      	ldr	r0, [pc, #152]	@ (800bdac <_printf_i+0x234>)
 800bd12:	e7e9      	b.n	800bce8 <_printf_i+0x170>
 800bd14:	6823      	ldr	r3, [r4, #0]
 800bd16:	f023 0320 	bic.w	r3, r3, #32
 800bd1a:	6023      	str	r3, [r4, #0]
 800bd1c:	e7f6      	b.n	800bd0c <_printf_i+0x194>
 800bd1e:	4616      	mov	r6, r2
 800bd20:	e7bd      	b.n	800bc9e <_printf_i+0x126>
 800bd22:	6833      	ldr	r3, [r6, #0]
 800bd24:	6825      	ldr	r5, [r4, #0]
 800bd26:	6961      	ldr	r1, [r4, #20]
 800bd28:	1d18      	adds	r0, r3, #4
 800bd2a:	6030      	str	r0, [r6, #0]
 800bd2c:	062e      	lsls	r6, r5, #24
 800bd2e:	681b      	ldr	r3, [r3, #0]
 800bd30:	d501      	bpl.n	800bd36 <_printf_i+0x1be>
 800bd32:	6019      	str	r1, [r3, #0]
 800bd34:	e002      	b.n	800bd3c <_printf_i+0x1c4>
 800bd36:	0668      	lsls	r0, r5, #25
 800bd38:	d5fb      	bpl.n	800bd32 <_printf_i+0x1ba>
 800bd3a:	8019      	strh	r1, [r3, #0]
 800bd3c:	2300      	movs	r3, #0
 800bd3e:	6123      	str	r3, [r4, #16]
 800bd40:	4616      	mov	r6, r2
 800bd42:	e7bc      	b.n	800bcbe <_printf_i+0x146>
 800bd44:	6833      	ldr	r3, [r6, #0]
 800bd46:	1d1a      	adds	r2, r3, #4
 800bd48:	6032      	str	r2, [r6, #0]
 800bd4a:	681e      	ldr	r6, [r3, #0]
 800bd4c:	6862      	ldr	r2, [r4, #4]
 800bd4e:	2100      	movs	r1, #0
 800bd50:	4630      	mov	r0, r6
 800bd52:	f7f4 fa3d 	bl	80001d0 <memchr>
 800bd56:	b108      	cbz	r0, 800bd5c <_printf_i+0x1e4>
 800bd58:	1b80      	subs	r0, r0, r6
 800bd5a:	6060      	str	r0, [r4, #4]
 800bd5c:	6863      	ldr	r3, [r4, #4]
 800bd5e:	6123      	str	r3, [r4, #16]
 800bd60:	2300      	movs	r3, #0
 800bd62:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bd66:	e7aa      	b.n	800bcbe <_printf_i+0x146>
 800bd68:	6923      	ldr	r3, [r4, #16]
 800bd6a:	4632      	mov	r2, r6
 800bd6c:	4649      	mov	r1, r9
 800bd6e:	4640      	mov	r0, r8
 800bd70:	47d0      	blx	sl
 800bd72:	3001      	adds	r0, #1
 800bd74:	d0ad      	beq.n	800bcd2 <_printf_i+0x15a>
 800bd76:	6823      	ldr	r3, [r4, #0]
 800bd78:	079b      	lsls	r3, r3, #30
 800bd7a:	d413      	bmi.n	800bda4 <_printf_i+0x22c>
 800bd7c:	68e0      	ldr	r0, [r4, #12]
 800bd7e:	9b03      	ldr	r3, [sp, #12]
 800bd80:	4298      	cmp	r0, r3
 800bd82:	bfb8      	it	lt
 800bd84:	4618      	movlt	r0, r3
 800bd86:	e7a6      	b.n	800bcd6 <_printf_i+0x15e>
 800bd88:	2301      	movs	r3, #1
 800bd8a:	4632      	mov	r2, r6
 800bd8c:	4649      	mov	r1, r9
 800bd8e:	4640      	mov	r0, r8
 800bd90:	47d0      	blx	sl
 800bd92:	3001      	adds	r0, #1
 800bd94:	d09d      	beq.n	800bcd2 <_printf_i+0x15a>
 800bd96:	3501      	adds	r5, #1
 800bd98:	68e3      	ldr	r3, [r4, #12]
 800bd9a:	9903      	ldr	r1, [sp, #12]
 800bd9c:	1a5b      	subs	r3, r3, r1
 800bd9e:	42ab      	cmp	r3, r5
 800bda0:	dcf2      	bgt.n	800bd88 <_printf_i+0x210>
 800bda2:	e7eb      	b.n	800bd7c <_printf_i+0x204>
 800bda4:	2500      	movs	r5, #0
 800bda6:	f104 0619 	add.w	r6, r4, #25
 800bdaa:	e7f5      	b.n	800bd98 <_printf_i+0x220>
 800bdac:	0800ddb6 	.word	0x0800ddb6
 800bdb0:	0800ddc7 	.word	0x0800ddc7

0800bdb4 <std>:
 800bdb4:	2300      	movs	r3, #0
 800bdb6:	b510      	push	{r4, lr}
 800bdb8:	4604      	mov	r4, r0
 800bdba:	e9c0 3300 	strd	r3, r3, [r0]
 800bdbe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800bdc2:	6083      	str	r3, [r0, #8]
 800bdc4:	8181      	strh	r1, [r0, #12]
 800bdc6:	6643      	str	r3, [r0, #100]	@ 0x64
 800bdc8:	81c2      	strh	r2, [r0, #14]
 800bdca:	6183      	str	r3, [r0, #24]
 800bdcc:	4619      	mov	r1, r3
 800bdce:	2208      	movs	r2, #8
 800bdd0:	305c      	adds	r0, #92	@ 0x5c
 800bdd2:	f000 f906 	bl	800bfe2 <memset>
 800bdd6:	4b0d      	ldr	r3, [pc, #52]	@ (800be0c <std+0x58>)
 800bdd8:	6263      	str	r3, [r4, #36]	@ 0x24
 800bdda:	4b0d      	ldr	r3, [pc, #52]	@ (800be10 <std+0x5c>)
 800bddc:	62a3      	str	r3, [r4, #40]	@ 0x28
 800bdde:	4b0d      	ldr	r3, [pc, #52]	@ (800be14 <std+0x60>)
 800bde0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800bde2:	4b0d      	ldr	r3, [pc, #52]	@ (800be18 <std+0x64>)
 800bde4:	6323      	str	r3, [r4, #48]	@ 0x30
 800bde6:	4b0d      	ldr	r3, [pc, #52]	@ (800be1c <std+0x68>)
 800bde8:	6224      	str	r4, [r4, #32]
 800bdea:	429c      	cmp	r4, r3
 800bdec:	d006      	beq.n	800bdfc <std+0x48>
 800bdee:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800bdf2:	4294      	cmp	r4, r2
 800bdf4:	d002      	beq.n	800bdfc <std+0x48>
 800bdf6:	33d0      	adds	r3, #208	@ 0xd0
 800bdf8:	429c      	cmp	r4, r3
 800bdfa:	d105      	bne.n	800be08 <std+0x54>
 800bdfc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800be00:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800be04:	f000 b97a 	b.w	800c0fc <__retarget_lock_init_recursive>
 800be08:	bd10      	pop	{r4, pc}
 800be0a:	bf00      	nop
 800be0c:	0800bf5d 	.word	0x0800bf5d
 800be10:	0800bf7f 	.word	0x0800bf7f
 800be14:	0800bfb7 	.word	0x0800bfb7
 800be18:	0800bfdb 	.word	0x0800bfdb
 800be1c:	20002190 	.word	0x20002190

0800be20 <stdio_exit_handler>:
 800be20:	4a02      	ldr	r2, [pc, #8]	@ (800be2c <stdio_exit_handler+0xc>)
 800be22:	4903      	ldr	r1, [pc, #12]	@ (800be30 <stdio_exit_handler+0x10>)
 800be24:	4803      	ldr	r0, [pc, #12]	@ (800be34 <stdio_exit_handler+0x14>)
 800be26:	f000 b87b 	b.w	800bf20 <_fwalk_sglue>
 800be2a:	bf00      	nop
 800be2c:	20000100 	.word	0x20000100
 800be30:	0800d8d5 	.word	0x0800d8d5
 800be34:	20000110 	.word	0x20000110

0800be38 <cleanup_stdio>:
 800be38:	6841      	ldr	r1, [r0, #4]
 800be3a:	4b0c      	ldr	r3, [pc, #48]	@ (800be6c <cleanup_stdio+0x34>)
 800be3c:	4299      	cmp	r1, r3
 800be3e:	b510      	push	{r4, lr}
 800be40:	4604      	mov	r4, r0
 800be42:	d001      	beq.n	800be48 <cleanup_stdio+0x10>
 800be44:	f001 fd46 	bl	800d8d4 <_fflush_r>
 800be48:	68a1      	ldr	r1, [r4, #8]
 800be4a:	4b09      	ldr	r3, [pc, #36]	@ (800be70 <cleanup_stdio+0x38>)
 800be4c:	4299      	cmp	r1, r3
 800be4e:	d002      	beq.n	800be56 <cleanup_stdio+0x1e>
 800be50:	4620      	mov	r0, r4
 800be52:	f001 fd3f 	bl	800d8d4 <_fflush_r>
 800be56:	68e1      	ldr	r1, [r4, #12]
 800be58:	4b06      	ldr	r3, [pc, #24]	@ (800be74 <cleanup_stdio+0x3c>)
 800be5a:	4299      	cmp	r1, r3
 800be5c:	d004      	beq.n	800be68 <cleanup_stdio+0x30>
 800be5e:	4620      	mov	r0, r4
 800be60:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800be64:	f001 bd36 	b.w	800d8d4 <_fflush_r>
 800be68:	bd10      	pop	{r4, pc}
 800be6a:	bf00      	nop
 800be6c:	20002190 	.word	0x20002190
 800be70:	200021f8 	.word	0x200021f8
 800be74:	20002260 	.word	0x20002260

0800be78 <global_stdio_init.part.0>:
 800be78:	b510      	push	{r4, lr}
 800be7a:	4b0b      	ldr	r3, [pc, #44]	@ (800bea8 <global_stdio_init.part.0+0x30>)
 800be7c:	4c0b      	ldr	r4, [pc, #44]	@ (800beac <global_stdio_init.part.0+0x34>)
 800be7e:	4a0c      	ldr	r2, [pc, #48]	@ (800beb0 <global_stdio_init.part.0+0x38>)
 800be80:	601a      	str	r2, [r3, #0]
 800be82:	4620      	mov	r0, r4
 800be84:	2200      	movs	r2, #0
 800be86:	2104      	movs	r1, #4
 800be88:	f7ff ff94 	bl	800bdb4 <std>
 800be8c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800be90:	2201      	movs	r2, #1
 800be92:	2109      	movs	r1, #9
 800be94:	f7ff ff8e 	bl	800bdb4 <std>
 800be98:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800be9c:	2202      	movs	r2, #2
 800be9e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bea2:	2112      	movs	r1, #18
 800bea4:	f7ff bf86 	b.w	800bdb4 <std>
 800bea8:	200022c8 	.word	0x200022c8
 800beac:	20002190 	.word	0x20002190
 800beb0:	0800be21 	.word	0x0800be21

0800beb4 <__sfp_lock_acquire>:
 800beb4:	4801      	ldr	r0, [pc, #4]	@ (800bebc <__sfp_lock_acquire+0x8>)
 800beb6:	f000 b922 	b.w	800c0fe <__retarget_lock_acquire_recursive>
 800beba:	bf00      	nop
 800bebc:	200022d1 	.word	0x200022d1

0800bec0 <__sfp_lock_release>:
 800bec0:	4801      	ldr	r0, [pc, #4]	@ (800bec8 <__sfp_lock_release+0x8>)
 800bec2:	f000 b91d 	b.w	800c100 <__retarget_lock_release_recursive>
 800bec6:	bf00      	nop
 800bec8:	200022d1 	.word	0x200022d1

0800becc <__sinit>:
 800becc:	b510      	push	{r4, lr}
 800bece:	4604      	mov	r4, r0
 800bed0:	f7ff fff0 	bl	800beb4 <__sfp_lock_acquire>
 800bed4:	6a23      	ldr	r3, [r4, #32]
 800bed6:	b11b      	cbz	r3, 800bee0 <__sinit+0x14>
 800bed8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bedc:	f7ff bff0 	b.w	800bec0 <__sfp_lock_release>
 800bee0:	4b04      	ldr	r3, [pc, #16]	@ (800bef4 <__sinit+0x28>)
 800bee2:	6223      	str	r3, [r4, #32]
 800bee4:	4b04      	ldr	r3, [pc, #16]	@ (800bef8 <__sinit+0x2c>)
 800bee6:	681b      	ldr	r3, [r3, #0]
 800bee8:	2b00      	cmp	r3, #0
 800beea:	d1f5      	bne.n	800bed8 <__sinit+0xc>
 800beec:	f7ff ffc4 	bl	800be78 <global_stdio_init.part.0>
 800bef0:	e7f2      	b.n	800bed8 <__sinit+0xc>
 800bef2:	bf00      	nop
 800bef4:	0800be39 	.word	0x0800be39
 800bef8:	200022c8 	.word	0x200022c8

0800befc <fiprintf>:
 800befc:	b40e      	push	{r1, r2, r3}
 800befe:	b503      	push	{r0, r1, lr}
 800bf00:	4601      	mov	r1, r0
 800bf02:	ab03      	add	r3, sp, #12
 800bf04:	4805      	ldr	r0, [pc, #20]	@ (800bf1c <fiprintf+0x20>)
 800bf06:	f853 2b04 	ldr.w	r2, [r3], #4
 800bf0a:	6800      	ldr	r0, [r0, #0]
 800bf0c:	9301      	str	r3, [sp, #4]
 800bf0e:	f001 fb45 	bl	800d59c <_vfiprintf_r>
 800bf12:	b002      	add	sp, #8
 800bf14:	f85d eb04 	ldr.w	lr, [sp], #4
 800bf18:	b003      	add	sp, #12
 800bf1a:	4770      	bx	lr
 800bf1c:	2000010c 	.word	0x2000010c

0800bf20 <_fwalk_sglue>:
 800bf20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bf24:	4607      	mov	r7, r0
 800bf26:	4688      	mov	r8, r1
 800bf28:	4614      	mov	r4, r2
 800bf2a:	2600      	movs	r6, #0
 800bf2c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800bf30:	f1b9 0901 	subs.w	r9, r9, #1
 800bf34:	d505      	bpl.n	800bf42 <_fwalk_sglue+0x22>
 800bf36:	6824      	ldr	r4, [r4, #0]
 800bf38:	2c00      	cmp	r4, #0
 800bf3a:	d1f7      	bne.n	800bf2c <_fwalk_sglue+0xc>
 800bf3c:	4630      	mov	r0, r6
 800bf3e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bf42:	89ab      	ldrh	r3, [r5, #12]
 800bf44:	2b01      	cmp	r3, #1
 800bf46:	d907      	bls.n	800bf58 <_fwalk_sglue+0x38>
 800bf48:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800bf4c:	3301      	adds	r3, #1
 800bf4e:	d003      	beq.n	800bf58 <_fwalk_sglue+0x38>
 800bf50:	4629      	mov	r1, r5
 800bf52:	4638      	mov	r0, r7
 800bf54:	47c0      	blx	r8
 800bf56:	4306      	orrs	r6, r0
 800bf58:	3568      	adds	r5, #104	@ 0x68
 800bf5a:	e7e9      	b.n	800bf30 <_fwalk_sglue+0x10>

0800bf5c <__sread>:
 800bf5c:	b510      	push	{r4, lr}
 800bf5e:	460c      	mov	r4, r1
 800bf60:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bf64:	f000 f86c 	bl	800c040 <_read_r>
 800bf68:	2800      	cmp	r0, #0
 800bf6a:	bfab      	itete	ge
 800bf6c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800bf6e:	89a3      	ldrhlt	r3, [r4, #12]
 800bf70:	181b      	addge	r3, r3, r0
 800bf72:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800bf76:	bfac      	ite	ge
 800bf78:	6563      	strge	r3, [r4, #84]	@ 0x54
 800bf7a:	81a3      	strhlt	r3, [r4, #12]
 800bf7c:	bd10      	pop	{r4, pc}

0800bf7e <__swrite>:
 800bf7e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bf82:	461f      	mov	r7, r3
 800bf84:	898b      	ldrh	r3, [r1, #12]
 800bf86:	05db      	lsls	r3, r3, #23
 800bf88:	4605      	mov	r5, r0
 800bf8a:	460c      	mov	r4, r1
 800bf8c:	4616      	mov	r6, r2
 800bf8e:	d505      	bpl.n	800bf9c <__swrite+0x1e>
 800bf90:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bf94:	2302      	movs	r3, #2
 800bf96:	2200      	movs	r2, #0
 800bf98:	f000 f840 	bl	800c01c <_lseek_r>
 800bf9c:	89a3      	ldrh	r3, [r4, #12]
 800bf9e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bfa2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800bfa6:	81a3      	strh	r3, [r4, #12]
 800bfa8:	4632      	mov	r2, r6
 800bfaa:	463b      	mov	r3, r7
 800bfac:	4628      	mov	r0, r5
 800bfae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bfb2:	f000 b867 	b.w	800c084 <_write_r>

0800bfb6 <__sseek>:
 800bfb6:	b510      	push	{r4, lr}
 800bfb8:	460c      	mov	r4, r1
 800bfba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bfbe:	f000 f82d 	bl	800c01c <_lseek_r>
 800bfc2:	1c43      	adds	r3, r0, #1
 800bfc4:	89a3      	ldrh	r3, [r4, #12]
 800bfc6:	bf15      	itete	ne
 800bfc8:	6560      	strne	r0, [r4, #84]	@ 0x54
 800bfca:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800bfce:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800bfd2:	81a3      	strheq	r3, [r4, #12]
 800bfd4:	bf18      	it	ne
 800bfd6:	81a3      	strhne	r3, [r4, #12]
 800bfd8:	bd10      	pop	{r4, pc}

0800bfda <__sclose>:
 800bfda:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bfde:	f000 b80d 	b.w	800bffc <_close_r>

0800bfe2 <memset>:
 800bfe2:	4402      	add	r2, r0
 800bfe4:	4603      	mov	r3, r0
 800bfe6:	4293      	cmp	r3, r2
 800bfe8:	d100      	bne.n	800bfec <memset+0xa>
 800bfea:	4770      	bx	lr
 800bfec:	f803 1b01 	strb.w	r1, [r3], #1
 800bff0:	e7f9      	b.n	800bfe6 <memset+0x4>
	...

0800bff4 <_localeconv_r>:
 800bff4:	4800      	ldr	r0, [pc, #0]	@ (800bff8 <_localeconv_r+0x4>)
 800bff6:	4770      	bx	lr
 800bff8:	2000024c 	.word	0x2000024c

0800bffc <_close_r>:
 800bffc:	b538      	push	{r3, r4, r5, lr}
 800bffe:	4d06      	ldr	r5, [pc, #24]	@ (800c018 <_close_r+0x1c>)
 800c000:	2300      	movs	r3, #0
 800c002:	4604      	mov	r4, r0
 800c004:	4608      	mov	r0, r1
 800c006:	602b      	str	r3, [r5, #0]
 800c008:	f7f7 fc9e 	bl	8003948 <_close>
 800c00c:	1c43      	adds	r3, r0, #1
 800c00e:	d102      	bne.n	800c016 <_close_r+0x1a>
 800c010:	682b      	ldr	r3, [r5, #0]
 800c012:	b103      	cbz	r3, 800c016 <_close_r+0x1a>
 800c014:	6023      	str	r3, [r4, #0]
 800c016:	bd38      	pop	{r3, r4, r5, pc}
 800c018:	200022cc 	.word	0x200022cc

0800c01c <_lseek_r>:
 800c01c:	b538      	push	{r3, r4, r5, lr}
 800c01e:	4d07      	ldr	r5, [pc, #28]	@ (800c03c <_lseek_r+0x20>)
 800c020:	4604      	mov	r4, r0
 800c022:	4608      	mov	r0, r1
 800c024:	4611      	mov	r1, r2
 800c026:	2200      	movs	r2, #0
 800c028:	602a      	str	r2, [r5, #0]
 800c02a:	461a      	mov	r2, r3
 800c02c:	f7f7 fcb3 	bl	8003996 <_lseek>
 800c030:	1c43      	adds	r3, r0, #1
 800c032:	d102      	bne.n	800c03a <_lseek_r+0x1e>
 800c034:	682b      	ldr	r3, [r5, #0]
 800c036:	b103      	cbz	r3, 800c03a <_lseek_r+0x1e>
 800c038:	6023      	str	r3, [r4, #0]
 800c03a:	bd38      	pop	{r3, r4, r5, pc}
 800c03c:	200022cc 	.word	0x200022cc

0800c040 <_read_r>:
 800c040:	b538      	push	{r3, r4, r5, lr}
 800c042:	4d07      	ldr	r5, [pc, #28]	@ (800c060 <_read_r+0x20>)
 800c044:	4604      	mov	r4, r0
 800c046:	4608      	mov	r0, r1
 800c048:	4611      	mov	r1, r2
 800c04a:	2200      	movs	r2, #0
 800c04c:	602a      	str	r2, [r5, #0]
 800c04e:	461a      	mov	r2, r3
 800c050:	f7f7 fc5d 	bl	800390e <_read>
 800c054:	1c43      	adds	r3, r0, #1
 800c056:	d102      	bne.n	800c05e <_read_r+0x1e>
 800c058:	682b      	ldr	r3, [r5, #0]
 800c05a:	b103      	cbz	r3, 800c05e <_read_r+0x1e>
 800c05c:	6023      	str	r3, [r4, #0]
 800c05e:	bd38      	pop	{r3, r4, r5, pc}
 800c060:	200022cc 	.word	0x200022cc

0800c064 <_sbrk_r>:
 800c064:	b538      	push	{r3, r4, r5, lr}
 800c066:	4d06      	ldr	r5, [pc, #24]	@ (800c080 <_sbrk_r+0x1c>)
 800c068:	2300      	movs	r3, #0
 800c06a:	4604      	mov	r4, r0
 800c06c:	4608      	mov	r0, r1
 800c06e:	602b      	str	r3, [r5, #0]
 800c070:	f7f7 fc9e 	bl	80039b0 <_sbrk>
 800c074:	1c43      	adds	r3, r0, #1
 800c076:	d102      	bne.n	800c07e <_sbrk_r+0x1a>
 800c078:	682b      	ldr	r3, [r5, #0]
 800c07a:	b103      	cbz	r3, 800c07e <_sbrk_r+0x1a>
 800c07c:	6023      	str	r3, [r4, #0]
 800c07e:	bd38      	pop	{r3, r4, r5, pc}
 800c080:	200022cc 	.word	0x200022cc

0800c084 <_write_r>:
 800c084:	b538      	push	{r3, r4, r5, lr}
 800c086:	4d07      	ldr	r5, [pc, #28]	@ (800c0a4 <_write_r+0x20>)
 800c088:	4604      	mov	r4, r0
 800c08a:	4608      	mov	r0, r1
 800c08c:	4611      	mov	r1, r2
 800c08e:	2200      	movs	r2, #0
 800c090:	602a      	str	r2, [r5, #0]
 800c092:	461a      	mov	r2, r3
 800c094:	f7f6 fc10 	bl	80028b8 <_write>
 800c098:	1c43      	adds	r3, r0, #1
 800c09a:	d102      	bne.n	800c0a2 <_write_r+0x1e>
 800c09c:	682b      	ldr	r3, [r5, #0]
 800c09e:	b103      	cbz	r3, 800c0a2 <_write_r+0x1e>
 800c0a0:	6023      	str	r3, [r4, #0]
 800c0a2:	bd38      	pop	{r3, r4, r5, pc}
 800c0a4:	200022cc 	.word	0x200022cc

0800c0a8 <__errno>:
 800c0a8:	4b01      	ldr	r3, [pc, #4]	@ (800c0b0 <__errno+0x8>)
 800c0aa:	6818      	ldr	r0, [r3, #0]
 800c0ac:	4770      	bx	lr
 800c0ae:	bf00      	nop
 800c0b0:	2000010c 	.word	0x2000010c

0800c0b4 <__libc_init_array>:
 800c0b4:	b570      	push	{r4, r5, r6, lr}
 800c0b6:	4d0d      	ldr	r5, [pc, #52]	@ (800c0ec <__libc_init_array+0x38>)
 800c0b8:	4c0d      	ldr	r4, [pc, #52]	@ (800c0f0 <__libc_init_array+0x3c>)
 800c0ba:	1b64      	subs	r4, r4, r5
 800c0bc:	10a4      	asrs	r4, r4, #2
 800c0be:	2600      	movs	r6, #0
 800c0c0:	42a6      	cmp	r6, r4
 800c0c2:	d109      	bne.n	800c0d8 <__libc_init_array+0x24>
 800c0c4:	4d0b      	ldr	r5, [pc, #44]	@ (800c0f4 <__libc_init_array+0x40>)
 800c0c6:	4c0c      	ldr	r4, [pc, #48]	@ (800c0f8 <__libc_init_array+0x44>)
 800c0c8:	f001 fdca 	bl	800dc60 <_init>
 800c0cc:	1b64      	subs	r4, r4, r5
 800c0ce:	10a4      	asrs	r4, r4, #2
 800c0d0:	2600      	movs	r6, #0
 800c0d2:	42a6      	cmp	r6, r4
 800c0d4:	d105      	bne.n	800c0e2 <__libc_init_array+0x2e>
 800c0d6:	bd70      	pop	{r4, r5, r6, pc}
 800c0d8:	f855 3b04 	ldr.w	r3, [r5], #4
 800c0dc:	4798      	blx	r3
 800c0de:	3601      	adds	r6, #1
 800c0e0:	e7ee      	b.n	800c0c0 <__libc_init_array+0xc>
 800c0e2:	f855 3b04 	ldr.w	r3, [r5], #4
 800c0e6:	4798      	blx	r3
 800c0e8:	3601      	adds	r6, #1
 800c0ea:	e7f2      	b.n	800c0d2 <__libc_init_array+0x1e>
 800c0ec:	0800e0e4 	.word	0x0800e0e4
 800c0f0:	0800e0e4 	.word	0x0800e0e4
 800c0f4:	0800e0e4 	.word	0x0800e0e4
 800c0f8:	0800e0e8 	.word	0x0800e0e8

0800c0fc <__retarget_lock_init_recursive>:
 800c0fc:	4770      	bx	lr

0800c0fe <__retarget_lock_acquire_recursive>:
 800c0fe:	4770      	bx	lr

0800c100 <__retarget_lock_release_recursive>:
 800c100:	4770      	bx	lr

0800c102 <abort>:
 800c102:	b508      	push	{r3, lr}
 800c104:	2006      	movs	r0, #6
 800c106:	f001 fcc9 	bl	800da9c <raise>
 800c10a:	2001      	movs	r0, #1
 800c10c:	f7f7 fbf4 	bl	80038f8 <_exit>

0800c110 <quorem>:
 800c110:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c114:	6903      	ldr	r3, [r0, #16]
 800c116:	690c      	ldr	r4, [r1, #16]
 800c118:	42a3      	cmp	r3, r4
 800c11a:	4607      	mov	r7, r0
 800c11c:	db7e      	blt.n	800c21c <quorem+0x10c>
 800c11e:	3c01      	subs	r4, #1
 800c120:	f101 0814 	add.w	r8, r1, #20
 800c124:	00a3      	lsls	r3, r4, #2
 800c126:	f100 0514 	add.w	r5, r0, #20
 800c12a:	9300      	str	r3, [sp, #0]
 800c12c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c130:	9301      	str	r3, [sp, #4]
 800c132:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800c136:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c13a:	3301      	adds	r3, #1
 800c13c:	429a      	cmp	r2, r3
 800c13e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800c142:	fbb2 f6f3 	udiv	r6, r2, r3
 800c146:	d32e      	bcc.n	800c1a6 <quorem+0x96>
 800c148:	f04f 0a00 	mov.w	sl, #0
 800c14c:	46c4      	mov	ip, r8
 800c14e:	46ae      	mov	lr, r5
 800c150:	46d3      	mov	fp, sl
 800c152:	f85c 3b04 	ldr.w	r3, [ip], #4
 800c156:	b298      	uxth	r0, r3
 800c158:	fb06 a000 	mla	r0, r6, r0, sl
 800c15c:	0c02      	lsrs	r2, r0, #16
 800c15e:	0c1b      	lsrs	r3, r3, #16
 800c160:	fb06 2303 	mla	r3, r6, r3, r2
 800c164:	f8de 2000 	ldr.w	r2, [lr]
 800c168:	b280      	uxth	r0, r0
 800c16a:	b292      	uxth	r2, r2
 800c16c:	1a12      	subs	r2, r2, r0
 800c16e:	445a      	add	r2, fp
 800c170:	f8de 0000 	ldr.w	r0, [lr]
 800c174:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c178:	b29b      	uxth	r3, r3
 800c17a:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800c17e:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800c182:	b292      	uxth	r2, r2
 800c184:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800c188:	45e1      	cmp	r9, ip
 800c18a:	f84e 2b04 	str.w	r2, [lr], #4
 800c18e:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800c192:	d2de      	bcs.n	800c152 <quorem+0x42>
 800c194:	9b00      	ldr	r3, [sp, #0]
 800c196:	58eb      	ldr	r3, [r5, r3]
 800c198:	b92b      	cbnz	r3, 800c1a6 <quorem+0x96>
 800c19a:	9b01      	ldr	r3, [sp, #4]
 800c19c:	3b04      	subs	r3, #4
 800c19e:	429d      	cmp	r5, r3
 800c1a0:	461a      	mov	r2, r3
 800c1a2:	d32f      	bcc.n	800c204 <quorem+0xf4>
 800c1a4:	613c      	str	r4, [r7, #16]
 800c1a6:	4638      	mov	r0, r7
 800c1a8:	f001 f8c6 	bl	800d338 <__mcmp>
 800c1ac:	2800      	cmp	r0, #0
 800c1ae:	db25      	blt.n	800c1fc <quorem+0xec>
 800c1b0:	4629      	mov	r1, r5
 800c1b2:	2000      	movs	r0, #0
 800c1b4:	f858 2b04 	ldr.w	r2, [r8], #4
 800c1b8:	f8d1 c000 	ldr.w	ip, [r1]
 800c1bc:	fa1f fe82 	uxth.w	lr, r2
 800c1c0:	fa1f f38c 	uxth.w	r3, ip
 800c1c4:	eba3 030e 	sub.w	r3, r3, lr
 800c1c8:	4403      	add	r3, r0
 800c1ca:	0c12      	lsrs	r2, r2, #16
 800c1cc:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800c1d0:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800c1d4:	b29b      	uxth	r3, r3
 800c1d6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c1da:	45c1      	cmp	r9, r8
 800c1dc:	f841 3b04 	str.w	r3, [r1], #4
 800c1e0:	ea4f 4022 	mov.w	r0, r2, asr #16
 800c1e4:	d2e6      	bcs.n	800c1b4 <quorem+0xa4>
 800c1e6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c1ea:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c1ee:	b922      	cbnz	r2, 800c1fa <quorem+0xea>
 800c1f0:	3b04      	subs	r3, #4
 800c1f2:	429d      	cmp	r5, r3
 800c1f4:	461a      	mov	r2, r3
 800c1f6:	d30b      	bcc.n	800c210 <quorem+0x100>
 800c1f8:	613c      	str	r4, [r7, #16]
 800c1fa:	3601      	adds	r6, #1
 800c1fc:	4630      	mov	r0, r6
 800c1fe:	b003      	add	sp, #12
 800c200:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c204:	6812      	ldr	r2, [r2, #0]
 800c206:	3b04      	subs	r3, #4
 800c208:	2a00      	cmp	r2, #0
 800c20a:	d1cb      	bne.n	800c1a4 <quorem+0x94>
 800c20c:	3c01      	subs	r4, #1
 800c20e:	e7c6      	b.n	800c19e <quorem+0x8e>
 800c210:	6812      	ldr	r2, [r2, #0]
 800c212:	3b04      	subs	r3, #4
 800c214:	2a00      	cmp	r2, #0
 800c216:	d1ef      	bne.n	800c1f8 <quorem+0xe8>
 800c218:	3c01      	subs	r4, #1
 800c21a:	e7ea      	b.n	800c1f2 <quorem+0xe2>
 800c21c:	2000      	movs	r0, #0
 800c21e:	e7ee      	b.n	800c1fe <quorem+0xee>

0800c220 <_dtoa_r>:
 800c220:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c224:	69c7      	ldr	r7, [r0, #28]
 800c226:	b097      	sub	sp, #92	@ 0x5c
 800c228:	ed8d 0b04 	vstr	d0, [sp, #16]
 800c22c:	ec55 4b10 	vmov	r4, r5, d0
 800c230:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800c232:	9107      	str	r1, [sp, #28]
 800c234:	4681      	mov	r9, r0
 800c236:	920c      	str	r2, [sp, #48]	@ 0x30
 800c238:	9311      	str	r3, [sp, #68]	@ 0x44
 800c23a:	b97f      	cbnz	r7, 800c25c <_dtoa_r+0x3c>
 800c23c:	2010      	movs	r0, #16
 800c23e:	f7ff f8ad 	bl	800b39c <malloc>
 800c242:	4602      	mov	r2, r0
 800c244:	f8c9 001c 	str.w	r0, [r9, #28]
 800c248:	b920      	cbnz	r0, 800c254 <_dtoa_r+0x34>
 800c24a:	4ba9      	ldr	r3, [pc, #676]	@ (800c4f0 <_dtoa_r+0x2d0>)
 800c24c:	21ef      	movs	r1, #239	@ 0xef
 800c24e:	48a9      	ldr	r0, [pc, #676]	@ (800c4f4 <_dtoa_r+0x2d4>)
 800c250:	f7ff f886 	bl	800b360 <__assert_func>
 800c254:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800c258:	6007      	str	r7, [r0, #0]
 800c25a:	60c7      	str	r7, [r0, #12]
 800c25c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c260:	6819      	ldr	r1, [r3, #0]
 800c262:	b159      	cbz	r1, 800c27c <_dtoa_r+0x5c>
 800c264:	685a      	ldr	r2, [r3, #4]
 800c266:	604a      	str	r2, [r1, #4]
 800c268:	2301      	movs	r3, #1
 800c26a:	4093      	lsls	r3, r2
 800c26c:	608b      	str	r3, [r1, #8]
 800c26e:	4648      	mov	r0, r9
 800c270:	f000 fe30 	bl	800ced4 <_Bfree>
 800c274:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c278:	2200      	movs	r2, #0
 800c27a:	601a      	str	r2, [r3, #0]
 800c27c:	1e2b      	subs	r3, r5, #0
 800c27e:	bfb9      	ittee	lt
 800c280:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800c284:	9305      	strlt	r3, [sp, #20]
 800c286:	2300      	movge	r3, #0
 800c288:	6033      	strge	r3, [r6, #0]
 800c28a:	9f05      	ldr	r7, [sp, #20]
 800c28c:	4b9a      	ldr	r3, [pc, #616]	@ (800c4f8 <_dtoa_r+0x2d8>)
 800c28e:	bfbc      	itt	lt
 800c290:	2201      	movlt	r2, #1
 800c292:	6032      	strlt	r2, [r6, #0]
 800c294:	43bb      	bics	r3, r7
 800c296:	d112      	bne.n	800c2be <_dtoa_r+0x9e>
 800c298:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800c29a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800c29e:	6013      	str	r3, [r2, #0]
 800c2a0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800c2a4:	4323      	orrs	r3, r4
 800c2a6:	f000 855a 	beq.w	800cd5e <_dtoa_r+0xb3e>
 800c2aa:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c2ac:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800c50c <_dtoa_r+0x2ec>
 800c2b0:	2b00      	cmp	r3, #0
 800c2b2:	f000 855c 	beq.w	800cd6e <_dtoa_r+0xb4e>
 800c2b6:	f10a 0303 	add.w	r3, sl, #3
 800c2ba:	f000 bd56 	b.w	800cd6a <_dtoa_r+0xb4a>
 800c2be:	ed9d 7b04 	vldr	d7, [sp, #16]
 800c2c2:	2200      	movs	r2, #0
 800c2c4:	ec51 0b17 	vmov	r0, r1, d7
 800c2c8:	2300      	movs	r3, #0
 800c2ca:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800c2ce:	f7f4 fbfb 	bl	8000ac8 <__aeabi_dcmpeq>
 800c2d2:	4680      	mov	r8, r0
 800c2d4:	b158      	cbz	r0, 800c2ee <_dtoa_r+0xce>
 800c2d6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800c2d8:	2301      	movs	r3, #1
 800c2da:	6013      	str	r3, [r2, #0]
 800c2dc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c2de:	b113      	cbz	r3, 800c2e6 <_dtoa_r+0xc6>
 800c2e0:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800c2e2:	4b86      	ldr	r3, [pc, #536]	@ (800c4fc <_dtoa_r+0x2dc>)
 800c2e4:	6013      	str	r3, [r2, #0]
 800c2e6:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800c510 <_dtoa_r+0x2f0>
 800c2ea:	f000 bd40 	b.w	800cd6e <_dtoa_r+0xb4e>
 800c2ee:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800c2f2:	aa14      	add	r2, sp, #80	@ 0x50
 800c2f4:	a915      	add	r1, sp, #84	@ 0x54
 800c2f6:	4648      	mov	r0, r9
 800c2f8:	f001 f8ce 	bl	800d498 <__d2b>
 800c2fc:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800c300:	9002      	str	r0, [sp, #8]
 800c302:	2e00      	cmp	r6, #0
 800c304:	d078      	beq.n	800c3f8 <_dtoa_r+0x1d8>
 800c306:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c308:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800c30c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c310:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c314:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800c318:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800c31c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800c320:	4619      	mov	r1, r3
 800c322:	2200      	movs	r2, #0
 800c324:	4b76      	ldr	r3, [pc, #472]	@ (800c500 <_dtoa_r+0x2e0>)
 800c326:	f7f3 ffaf 	bl	8000288 <__aeabi_dsub>
 800c32a:	a36b      	add	r3, pc, #428	@ (adr r3, 800c4d8 <_dtoa_r+0x2b8>)
 800c32c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c330:	f7f4 f962 	bl	80005f8 <__aeabi_dmul>
 800c334:	a36a      	add	r3, pc, #424	@ (adr r3, 800c4e0 <_dtoa_r+0x2c0>)
 800c336:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c33a:	f7f3 ffa7 	bl	800028c <__adddf3>
 800c33e:	4604      	mov	r4, r0
 800c340:	4630      	mov	r0, r6
 800c342:	460d      	mov	r5, r1
 800c344:	f7f4 f8ee 	bl	8000524 <__aeabi_i2d>
 800c348:	a367      	add	r3, pc, #412	@ (adr r3, 800c4e8 <_dtoa_r+0x2c8>)
 800c34a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c34e:	f7f4 f953 	bl	80005f8 <__aeabi_dmul>
 800c352:	4602      	mov	r2, r0
 800c354:	460b      	mov	r3, r1
 800c356:	4620      	mov	r0, r4
 800c358:	4629      	mov	r1, r5
 800c35a:	f7f3 ff97 	bl	800028c <__adddf3>
 800c35e:	4604      	mov	r4, r0
 800c360:	460d      	mov	r5, r1
 800c362:	f7f4 fbf9 	bl	8000b58 <__aeabi_d2iz>
 800c366:	2200      	movs	r2, #0
 800c368:	4607      	mov	r7, r0
 800c36a:	2300      	movs	r3, #0
 800c36c:	4620      	mov	r0, r4
 800c36e:	4629      	mov	r1, r5
 800c370:	f7f4 fbb4 	bl	8000adc <__aeabi_dcmplt>
 800c374:	b140      	cbz	r0, 800c388 <_dtoa_r+0x168>
 800c376:	4638      	mov	r0, r7
 800c378:	f7f4 f8d4 	bl	8000524 <__aeabi_i2d>
 800c37c:	4622      	mov	r2, r4
 800c37e:	462b      	mov	r3, r5
 800c380:	f7f4 fba2 	bl	8000ac8 <__aeabi_dcmpeq>
 800c384:	b900      	cbnz	r0, 800c388 <_dtoa_r+0x168>
 800c386:	3f01      	subs	r7, #1
 800c388:	2f16      	cmp	r7, #22
 800c38a:	d852      	bhi.n	800c432 <_dtoa_r+0x212>
 800c38c:	4b5d      	ldr	r3, [pc, #372]	@ (800c504 <_dtoa_r+0x2e4>)
 800c38e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800c392:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c396:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c39a:	f7f4 fb9f 	bl	8000adc <__aeabi_dcmplt>
 800c39e:	2800      	cmp	r0, #0
 800c3a0:	d049      	beq.n	800c436 <_dtoa_r+0x216>
 800c3a2:	3f01      	subs	r7, #1
 800c3a4:	2300      	movs	r3, #0
 800c3a6:	9310      	str	r3, [sp, #64]	@ 0x40
 800c3a8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800c3aa:	1b9b      	subs	r3, r3, r6
 800c3ac:	1e5a      	subs	r2, r3, #1
 800c3ae:	bf45      	ittet	mi
 800c3b0:	f1c3 0301 	rsbmi	r3, r3, #1
 800c3b4:	9300      	strmi	r3, [sp, #0]
 800c3b6:	2300      	movpl	r3, #0
 800c3b8:	2300      	movmi	r3, #0
 800c3ba:	9206      	str	r2, [sp, #24]
 800c3bc:	bf54      	ite	pl
 800c3be:	9300      	strpl	r3, [sp, #0]
 800c3c0:	9306      	strmi	r3, [sp, #24]
 800c3c2:	2f00      	cmp	r7, #0
 800c3c4:	db39      	blt.n	800c43a <_dtoa_r+0x21a>
 800c3c6:	9b06      	ldr	r3, [sp, #24]
 800c3c8:	970d      	str	r7, [sp, #52]	@ 0x34
 800c3ca:	443b      	add	r3, r7
 800c3cc:	9306      	str	r3, [sp, #24]
 800c3ce:	2300      	movs	r3, #0
 800c3d0:	9308      	str	r3, [sp, #32]
 800c3d2:	9b07      	ldr	r3, [sp, #28]
 800c3d4:	2b09      	cmp	r3, #9
 800c3d6:	d863      	bhi.n	800c4a0 <_dtoa_r+0x280>
 800c3d8:	2b05      	cmp	r3, #5
 800c3da:	bfc4      	itt	gt
 800c3dc:	3b04      	subgt	r3, #4
 800c3de:	9307      	strgt	r3, [sp, #28]
 800c3e0:	9b07      	ldr	r3, [sp, #28]
 800c3e2:	f1a3 0302 	sub.w	r3, r3, #2
 800c3e6:	bfcc      	ite	gt
 800c3e8:	2400      	movgt	r4, #0
 800c3ea:	2401      	movle	r4, #1
 800c3ec:	2b03      	cmp	r3, #3
 800c3ee:	d863      	bhi.n	800c4b8 <_dtoa_r+0x298>
 800c3f0:	e8df f003 	tbb	[pc, r3]
 800c3f4:	2b375452 	.word	0x2b375452
 800c3f8:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800c3fc:	441e      	add	r6, r3
 800c3fe:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800c402:	2b20      	cmp	r3, #32
 800c404:	bfc1      	itttt	gt
 800c406:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800c40a:	409f      	lslgt	r7, r3
 800c40c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800c410:	fa24 f303 	lsrgt.w	r3, r4, r3
 800c414:	bfd6      	itet	le
 800c416:	f1c3 0320 	rsble	r3, r3, #32
 800c41a:	ea47 0003 	orrgt.w	r0, r7, r3
 800c41e:	fa04 f003 	lslle.w	r0, r4, r3
 800c422:	f7f4 f86f 	bl	8000504 <__aeabi_ui2d>
 800c426:	2201      	movs	r2, #1
 800c428:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800c42c:	3e01      	subs	r6, #1
 800c42e:	9212      	str	r2, [sp, #72]	@ 0x48
 800c430:	e776      	b.n	800c320 <_dtoa_r+0x100>
 800c432:	2301      	movs	r3, #1
 800c434:	e7b7      	b.n	800c3a6 <_dtoa_r+0x186>
 800c436:	9010      	str	r0, [sp, #64]	@ 0x40
 800c438:	e7b6      	b.n	800c3a8 <_dtoa_r+0x188>
 800c43a:	9b00      	ldr	r3, [sp, #0]
 800c43c:	1bdb      	subs	r3, r3, r7
 800c43e:	9300      	str	r3, [sp, #0]
 800c440:	427b      	negs	r3, r7
 800c442:	9308      	str	r3, [sp, #32]
 800c444:	2300      	movs	r3, #0
 800c446:	930d      	str	r3, [sp, #52]	@ 0x34
 800c448:	e7c3      	b.n	800c3d2 <_dtoa_r+0x1b2>
 800c44a:	2301      	movs	r3, #1
 800c44c:	9309      	str	r3, [sp, #36]	@ 0x24
 800c44e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c450:	eb07 0b03 	add.w	fp, r7, r3
 800c454:	f10b 0301 	add.w	r3, fp, #1
 800c458:	2b01      	cmp	r3, #1
 800c45a:	9303      	str	r3, [sp, #12]
 800c45c:	bfb8      	it	lt
 800c45e:	2301      	movlt	r3, #1
 800c460:	e006      	b.n	800c470 <_dtoa_r+0x250>
 800c462:	2301      	movs	r3, #1
 800c464:	9309      	str	r3, [sp, #36]	@ 0x24
 800c466:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c468:	2b00      	cmp	r3, #0
 800c46a:	dd28      	ble.n	800c4be <_dtoa_r+0x29e>
 800c46c:	469b      	mov	fp, r3
 800c46e:	9303      	str	r3, [sp, #12]
 800c470:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800c474:	2100      	movs	r1, #0
 800c476:	2204      	movs	r2, #4
 800c478:	f102 0514 	add.w	r5, r2, #20
 800c47c:	429d      	cmp	r5, r3
 800c47e:	d926      	bls.n	800c4ce <_dtoa_r+0x2ae>
 800c480:	6041      	str	r1, [r0, #4]
 800c482:	4648      	mov	r0, r9
 800c484:	f000 fce6 	bl	800ce54 <_Balloc>
 800c488:	4682      	mov	sl, r0
 800c48a:	2800      	cmp	r0, #0
 800c48c:	d142      	bne.n	800c514 <_dtoa_r+0x2f4>
 800c48e:	4b1e      	ldr	r3, [pc, #120]	@ (800c508 <_dtoa_r+0x2e8>)
 800c490:	4602      	mov	r2, r0
 800c492:	f240 11af 	movw	r1, #431	@ 0x1af
 800c496:	e6da      	b.n	800c24e <_dtoa_r+0x2e>
 800c498:	2300      	movs	r3, #0
 800c49a:	e7e3      	b.n	800c464 <_dtoa_r+0x244>
 800c49c:	2300      	movs	r3, #0
 800c49e:	e7d5      	b.n	800c44c <_dtoa_r+0x22c>
 800c4a0:	2401      	movs	r4, #1
 800c4a2:	2300      	movs	r3, #0
 800c4a4:	9307      	str	r3, [sp, #28]
 800c4a6:	9409      	str	r4, [sp, #36]	@ 0x24
 800c4a8:	f04f 3bff 	mov.w	fp, #4294967295
 800c4ac:	2200      	movs	r2, #0
 800c4ae:	f8cd b00c 	str.w	fp, [sp, #12]
 800c4b2:	2312      	movs	r3, #18
 800c4b4:	920c      	str	r2, [sp, #48]	@ 0x30
 800c4b6:	e7db      	b.n	800c470 <_dtoa_r+0x250>
 800c4b8:	2301      	movs	r3, #1
 800c4ba:	9309      	str	r3, [sp, #36]	@ 0x24
 800c4bc:	e7f4      	b.n	800c4a8 <_dtoa_r+0x288>
 800c4be:	f04f 0b01 	mov.w	fp, #1
 800c4c2:	f8cd b00c 	str.w	fp, [sp, #12]
 800c4c6:	465b      	mov	r3, fp
 800c4c8:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800c4cc:	e7d0      	b.n	800c470 <_dtoa_r+0x250>
 800c4ce:	3101      	adds	r1, #1
 800c4d0:	0052      	lsls	r2, r2, #1
 800c4d2:	e7d1      	b.n	800c478 <_dtoa_r+0x258>
 800c4d4:	f3af 8000 	nop.w
 800c4d8:	636f4361 	.word	0x636f4361
 800c4dc:	3fd287a7 	.word	0x3fd287a7
 800c4e0:	8b60c8b3 	.word	0x8b60c8b3
 800c4e4:	3fc68a28 	.word	0x3fc68a28
 800c4e8:	509f79fb 	.word	0x509f79fb
 800c4ec:	3fd34413 	.word	0x3fd34413
 800c4f0:	0800dde5 	.word	0x0800dde5
 800c4f4:	0800ddfc 	.word	0x0800ddfc
 800c4f8:	7ff00000 	.word	0x7ff00000
 800c4fc:	0800ddb5 	.word	0x0800ddb5
 800c500:	3ff80000 	.word	0x3ff80000
 800c504:	0800df10 	.word	0x0800df10
 800c508:	0800de54 	.word	0x0800de54
 800c50c:	0800dde1 	.word	0x0800dde1
 800c510:	0800ddb4 	.word	0x0800ddb4
 800c514:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c518:	6018      	str	r0, [r3, #0]
 800c51a:	9b03      	ldr	r3, [sp, #12]
 800c51c:	2b0e      	cmp	r3, #14
 800c51e:	f200 80a1 	bhi.w	800c664 <_dtoa_r+0x444>
 800c522:	2c00      	cmp	r4, #0
 800c524:	f000 809e 	beq.w	800c664 <_dtoa_r+0x444>
 800c528:	2f00      	cmp	r7, #0
 800c52a:	dd33      	ble.n	800c594 <_dtoa_r+0x374>
 800c52c:	4b9c      	ldr	r3, [pc, #624]	@ (800c7a0 <_dtoa_r+0x580>)
 800c52e:	f007 020f 	and.w	r2, r7, #15
 800c532:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c536:	ed93 7b00 	vldr	d7, [r3]
 800c53a:	05f8      	lsls	r0, r7, #23
 800c53c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800c540:	ea4f 1427 	mov.w	r4, r7, asr #4
 800c544:	d516      	bpl.n	800c574 <_dtoa_r+0x354>
 800c546:	4b97      	ldr	r3, [pc, #604]	@ (800c7a4 <_dtoa_r+0x584>)
 800c548:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c54c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800c550:	f7f4 f97c 	bl	800084c <__aeabi_ddiv>
 800c554:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c558:	f004 040f 	and.w	r4, r4, #15
 800c55c:	2603      	movs	r6, #3
 800c55e:	4d91      	ldr	r5, [pc, #580]	@ (800c7a4 <_dtoa_r+0x584>)
 800c560:	b954      	cbnz	r4, 800c578 <_dtoa_r+0x358>
 800c562:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c566:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c56a:	f7f4 f96f 	bl	800084c <__aeabi_ddiv>
 800c56e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c572:	e028      	b.n	800c5c6 <_dtoa_r+0x3a6>
 800c574:	2602      	movs	r6, #2
 800c576:	e7f2      	b.n	800c55e <_dtoa_r+0x33e>
 800c578:	07e1      	lsls	r1, r4, #31
 800c57a:	d508      	bpl.n	800c58e <_dtoa_r+0x36e>
 800c57c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800c580:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c584:	f7f4 f838 	bl	80005f8 <__aeabi_dmul>
 800c588:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800c58c:	3601      	adds	r6, #1
 800c58e:	1064      	asrs	r4, r4, #1
 800c590:	3508      	adds	r5, #8
 800c592:	e7e5      	b.n	800c560 <_dtoa_r+0x340>
 800c594:	f000 80af 	beq.w	800c6f6 <_dtoa_r+0x4d6>
 800c598:	427c      	negs	r4, r7
 800c59a:	4b81      	ldr	r3, [pc, #516]	@ (800c7a0 <_dtoa_r+0x580>)
 800c59c:	4d81      	ldr	r5, [pc, #516]	@ (800c7a4 <_dtoa_r+0x584>)
 800c59e:	f004 020f 	and.w	r2, r4, #15
 800c5a2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c5a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5aa:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c5ae:	f7f4 f823 	bl	80005f8 <__aeabi_dmul>
 800c5b2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c5b6:	1124      	asrs	r4, r4, #4
 800c5b8:	2300      	movs	r3, #0
 800c5ba:	2602      	movs	r6, #2
 800c5bc:	2c00      	cmp	r4, #0
 800c5be:	f040 808f 	bne.w	800c6e0 <_dtoa_r+0x4c0>
 800c5c2:	2b00      	cmp	r3, #0
 800c5c4:	d1d3      	bne.n	800c56e <_dtoa_r+0x34e>
 800c5c6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c5c8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800c5cc:	2b00      	cmp	r3, #0
 800c5ce:	f000 8094 	beq.w	800c6fa <_dtoa_r+0x4da>
 800c5d2:	4b75      	ldr	r3, [pc, #468]	@ (800c7a8 <_dtoa_r+0x588>)
 800c5d4:	2200      	movs	r2, #0
 800c5d6:	4620      	mov	r0, r4
 800c5d8:	4629      	mov	r1, r5
 800c5da:	f7f4 fa7f 	bl	8000adc <__aeabi_dcmplt>
 800c5de:	2800      	cmp	r0, #0
 800c5e0:	f000 808b 	beq.w	800c6fa <_dtoa_r+0x4da>
 800c5e4:	9b03      	ldr	r3, [sp, #12]
 800c5e6:	2b00      	cmp	r3, #0
 800c5e8:	f000 8087 	beq.w	800c6fa <_dtoa_r+0x4da>
 800c5ec:	f1bb 0f00 	cmp.w	fp, #0
 800c5f0:	dd34      	ble.n	800c65c <_dtoa_r+0x43c>
 800c5f2:	4620      	mov	r0, r4
 800c5f4:	4b6d      	ldr	r3, [pc, #436]	@ (800c7ac <_dtoa_r+0x58c>)
 800c5f6:	2200      	movs	r2, #0
 800c5f8:	4629      	mov	r1, r5
 800c5fa:	f7f3 fffd 	bl	80005f8 <__aeabi_dmul>
 800c5fe:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c602:	f107 38ff 	add.w	r8, r7, #4294967295
 800c606:	3601      	adds	r6, #1
 800c608:	465c      	mov	r4, fp
 800c60a:	4630      	mov	r0, r6
 800c60c:	f7f3 ff8a 	bl	8000524 <__aeabi_i2d>
 800c610:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c614:	f7f3 fff0 	bl	80005f8 <__aeabi_dmul>
 800c618:	4b65      	ldr	r3, [pc, #404]	@ (800c7b0 <_dtoa_r+0x590>)
 800c61a:	2200      	movs	r2, #0
 800c61c:	f7f3 fe36 	bl	800028c <__adddf3>
 800c620:	4605      	mov	r5, r0
 800c622:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800c626:	2c00      	cmp	r4, #0
 800c628:	d16a      	bne.n	800c700 <_dtoa_r+0x4e0>
 800c62a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c62e:	4b61      	ldr	r3, [pc, #388]	@ (800c7b4 <_dtoa_r+0x594>)
 800c630:	2200      	movs	r2, #0
 800c632:	f7f3 fe29 	bl	8000288 <__aeabi_dsub>
 800c636:	4602      	mov	r2, r0
 800c638:	460b      	mov	r3, r1
 800c63a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c63e:	462a      	mov	r2, r5
 800c640:	4633      	mov	r3, r6
 800c642:	f7f4 fa69 	bl	8000b18 <__aeabi_dcmpgt>
 800c646:	2800      	cmp	r0, #0
 800c648:	f040 8298 	bne.w	800cb7c <_dtoa_r+0x95c>
 800c64c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c650:	462a      	mov	r2, r5
 800c652:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800c656:	f7f4 fa41 	bl	8000adc <__aeabi_dcmplt>
 800c65a:	bb38      	cbnz	r0, 800c6ac <_dtoa_r+0x48c>
 800c65c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800c660:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800c664:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800c666:	2b00      	cmp	r3, #0
 800c668:	f2c0 8157 	blt.w	800c91a <_dtoa_r+0x6fa>
 800c66c:	2f0e      	cmp	r7, #14
 800c66e:	f300 8154 	bgt.w	800c91a <_dtoa_r+0x6fa>
 800c672:	4b4b      	ldr	r3, [pc, #300]	@ (800c7a0 <_dtoa_r+0x580>)
 800c674:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800c678:	ed93 7b00 	vldr	d7, [r3]
 800c67c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c67e:	2b00      	cmp	r3, #0
 800c680:	ed8d 7b00 	vstr	d7, [sp]
 800c684:	f280 80e5 	bge.w	800c852 <_dtoa_r+0x632>
 800c688:	9b03      	ldr	r3, [sp, #12]
 800c68a:	2b00      	cmp	r3, #0
 800c68c:	f300 80e1 	bgt.w	800c852 <_dtoa_r+0x632>
 800c690:	d10c      	bne.n	800c6ac <_dtoa_r+0x48c>
 800c692:	4b48      	ldr	r3, [pc, #288]	@ (800c7b4 <_dtoa_r+0x594>)
 800c694:	2200      	movs	r2, #0
 800c696:	ec51 0b17 	vmov	r0, r1, d7
 800c69a:	f7f3 ffad 	bl	80005f8 <__aeabi_dmul>
 800c69e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c6a2:	f7f4 fa2f 	bl	8000b04 <__aeabi_dcmpge>
 800c6a6:	2800      	cmp	r0, #0
 800c6a8:	f000 8266 	beq.w	800cb78 <_dtoa_r+0x958>
 800c6ac:	2400      	movs	r4, #0
 800c6ae:	4625      	mov	r5, r4
 800c6b0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c6b2:	4656      	mov	r6, sl
 800c6b4:	ea6f 0803 	mvn.w	r8, r3
 800c6b8:	2700      	movs	r7, #0
 800c6ba:	4621      	mov	r1, r4
 800c6bc:	4648      	mov	r0, r9
 800c6be:	f000 fc09 	bl	800ced4 <_Bfree>
 800c6c2:	2d00      	cmp	r5, #0
 800c6c4:	f000 80bd 	beq.w	800c842 <_dtoa_r+0x622>
 800c6c8:	b12f      	cbz	r7, 800c6d6 <_dtoa_r+0x4b6>
 800c6ca:	42af      	cmp	r7, r5
 800c6cc:	d003      	beq.n	800c6d6 <_dtoa_r+0x4b6>
 800c6ce:	4639      	mov	r1, r7
 800c6d0:	4648      	mov	r0, r9
 800c6d2:	f000 fbff 	bl	800ced4 <_Bfree>
 800c6d6:	4629      	mov	r1, r5
 800c6d8:	4648      	mov	r0, r9
 800c6da:	f000 fbfb 	bl	800ced4 <_Bfree>
 800c6de:	e0b0      	b.n	800c842 <_dtoa_r+0x622>
 800c6e0:	07e2      	lsls	r2, r4, #31
 800c6e2:	d505      	bpl.n	800c6f0 <_dtoa_r+0x4d0>
 800c6e4:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c6e8:	f7f3 ff86 	bl	80005f8 <__aeabi_dmul>
 800c6ec:	3601      	adds	r6, #1
 800c6ee:	2301      	movs	r3, #1
 800c6f0:	1064      	asrs	r4, r4, #1
 800c6f2:	3508      	adds	r5, #8
 800c6f4:	e762      	b.n	800c5bc <_dtoa_r+0x39c>
 800c6f6:	2602      	movs	r6, #2
 800c6f8:	e765      	b.n	800c5c6 <_dtoa_r+0x3a6>
 800c6fa:	9c03      	ldr	r4, [sp, #12]
 800c6fc:	46b8      	mov	r8, r7
 800c6fe:	e784      	b.n	800c60a <_dtoa_r+0x3ea>
 800c700:	4b27      	ldr	r3, [pc, #156]	@ (800c7a0 <_dtoa_r+0x580>)
 800c702:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c704:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c708:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800c70c:	4454      	add	r4, sl
 800c70e:	2900      	cmp	r1, #0
 800c710:	d054      	beq.n	800c7bc <_dtoa_r+0x59c>
 800c712:	4929      	ldr	r1, [pc, #164]	@ (800c7b8 <_dtoa_r+0x598>)
 800c714:	2000      	movs	r0, #0
 800c716:	f7f4 f899 	bl	800084c <__aeabi_ddiv>
 800c71a:	4633      	mov	r3, r6
 800c71c:	462a      	mov	r2, r5
 800c71e:	f7f3 fdb3 	bl	8000288 <__aeabi_dsub>
 800c722:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800c726:	4656      	mov	r6, sl
 800c728:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c72c:	f7f4 fa14 	bl	8000b58 <__aeabi_d2iz>
 800c730:	4605      	mov	r5, r0
 800c732:	f7f3 fef7 	bl	8000524 <__aeabi_i2d>
 800c736:	4602      	mov	r2, r0
 800c738:	460b      	mov	r3, r1
 800c73a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c73e:	f7f3 fda3 	bl	8000288 <__aeabi_dsub>
 800c742:	3530      	adds	r5, #48	@ 0x30
 800c744:	4602      	mov	r2, r0
 800c746:	460b      	mov	r3, r1
 800c748:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c74c:	f806 5b01 	strb.w	r5, [r6], #1
 800c750:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c754:	f7f4 f9c2 	bl	8000adc <__aeabi_dcmplt>
 800c758:	2800      	cmp	r0, #0
 800c75a:	d172      	bne.n	800c842 <_dtoa_r+0x622>
 800c75c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c760:	4911      	ldr	r1, [pc, #68]	@ (800c7a8 <_dtoa_r+0x588>)
 800c762:	2000      	movs	r0, #0
 800c764:	f7f3 fd90 	bl	8000288 <__aeabi_dsub>
 800c768:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c76c:	f7f4 f9b6 	bl	8000adc <__aeabi_dcmplt>
 800c770:	2800      	cmp	r0, #0
 800c772:	f040 80b4 	bne.w	800c8de <_dtoa_r+0x6be>
 800c776:	42a6      	cmp	r6, r4
 800c778:	f43f af70 	beq.w	800c65c <_dtoa_r+0x43c>
 800c77c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800c780:	4b0a      	ldr	r3, [pc, #40]	@ (800c7ac <_dtoa_r+0x58c>)
 800c782:	2200      	movs	r2, #0
 800c784:	f7f3 ff38 	bl	80005f8 <__aeabi_dmul>
 800c788:	4b08      	ldr	r3, [pc, #32]	@ (800c7ac <_dtoa_r+0x58c>)
 800c78a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800c78e:	2200      	movs	r2, #0
 800c790:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c794:	f7f3 ff30 	bl	80005f8 <__aeabi_dmul>
 800c798:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c79c:	e7c4      	b.n	800c728 <_dtoa_r+0x508>
 800c79e:	bf00      	nop
 800c7a0:	0800df10 	.word	0x0800df10
 800c7a4:	0800dee8 	.word	0x0800dee8
 800c7a8:	3ff00000 	.word	0x3ff00000
 800c7ac:	40240000 	.word	0x40240000
 800c7b0:	401c0000 	.word	0x401c0000
 800c7b4:	40140000 	.word	0x40140000
 800c7b8:	3fe00000 	.word	0x3fe00000
 800c7bc:	4631      	mov	r1, r6
 800c7be:	4628      	mov	r0, r5
 800c7c0:	f7f3 ff1a 	bl	80005f8 <__aeabi_dmul>
 800c7c4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800c7c8:	9413      	str	r4, [sp, #76]	@ 0x4c
 800c7ca:	4656      	mov	r6, sl
 800c7cc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c7d0:	f7f4 f9c2 	bl	8000b58 <__aeabi_d2iz>
 800c7d4:	4605      	mov	r5, r0
 800c7d6:	f7f3 fea5 	bl	8000524 <__aeabi_i2d>
 800c7da:	4602      	mov	r2, r0
 800c7dc:	460b      	mov	r3, r1
 800c7de:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c7e2:	f7f3 fd51 	bl	8000288 <__aeabi_dsub>
 800c7e6:	3530      	adds	r5, #48	@ 0x30
 800c7e8:	f806 5b01 	strb.w	r5, [r6], #1
 800c7ec:	4602      	mov	r2, r0
 800c7ee:	460b      	mov	r3, r1
 800c7f0:	42a6      	cmp	r6, r4
 800c7f2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c7f6:	f04f 0200 	mov.w	r2, #0
 800c7fa:	d124      	bne.n	800c846 <_dtoa_r+0x626>
 800c7fc:	4baf      	ldr	r3, [pc, #700]	@ (800cabc <_dtoa_r+0x89c>)
 800c7fe:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800c802:	f7f3 fd43 	bl	800028c <__adddf3>
 800c806:	4602      	mov	r2, r0
 800c808:	460b      	mov	r3, r1
 800c80a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c80e:	f7f4 f983 	bl	8000b18 <__aeabi_dcmpgt>
 800c812:	2800      	cmp	r0, #0
 800c814:	d163      	bne.n	800c8de <_dtoa_r+0x6be>
 800c816:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c81a:	49a8      	ldr	r1, [pc, #672]	@ (800cabc <_dtoa_r+0x89c>)
 800c81c:	2000      	movs	r0, #0
 800c81e:	f7f3 fd33 	bl	8000288 <__aeabi_dsub>
 800c822:	4602      	mov	r2, r0
 800c824:	460b      	mov	r3, r1
 800c826:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c82a:	f7f4 f957 	bl	8000adc <__aeabi_dcmplt>
 800c82e:	2800      	cmp	r0, #0
 800c830:	f43f af14 	beq.w	800c65c <_dtoa_r+0x43c>
 800c834:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800c836:	1e73      	subs	r3, r6, #1
 800c838:	9313      	str	r3, [sp, #76]	@ 0x4c
 800c83a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800c83e:	2b30      	cmp	r3, #48	@ 0x30
 800c840:	d0f8      	beq.n	800c834 <_dtoa_r+0x614>
 800c842:	4647      	mov	r7, r8
 800c844:	e03b      	b.n	800c8be <_dtoa_r+0x69e>
 800c846:	4b9e      	ldr	r3, [pc, #632]	@ (800cac0 <_dtoa_r+0x8a0>)
 800c848:	f7f3 fed6 	bl	80005f8 <__aeabi_dmul>
 800c84c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c850:	e7bc      	b.n	800c7cc <_dtoa_r+0x5ac>
 800c852:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800c856:	4656      	mov	r6, sl
 800c858:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c85c:	4620      	mov	r0, r4
 800c85e:	4629      	mov	r1, r5
 800c860:	f7f3 fff4 	bl	800084c <__aeabi_ddiv>
 800c864:	f7f4 f978 	bl	8000b58 <__aeabi_d2iz>
 800c868:	4680      	mov	r8, r0
 800c86a:	f7f3 fe5b 	bl	8000524 <__aeabi_i2d>
 800c86e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c872:	f7f3 fec1 	bl	80005f8 <__aeabi_dmul>
 800c876:	4602      	mov	r2, r0
 800c878:	460b      	mov	r3, r1
 800c87a:	4620      	mov	r0, r4
 800c87c:	4629      	mov	r1, r5
 800c87e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800c882:	f7f3 fd01 	bl	8000288 <__aeabi_dsub>
 800c886:	f806 4b01 	strb.w	r4, [r6], #1
 800c88a:	9d03      	ldr	r5, [sp, #12]
 800c88c:	eba6 040a 	sub.w	r4, r6, sl
 800c890:	42a5      	cmp	r5, r4
 800c892:	4602      	mov	r2, r0
 800c894:	460b      	mov	r3, r1
 800c896:	d133      	bne.n	800c900 <_dtoa_r+0x6e0>
 800c898:	f7f3 fcf8 	bl	800028c <__adddf3>
 800c89c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c8a0:	4604      	mov	r4, r0
 800c8a2:	460d      	mov	r5, r1
 800c8a4:	f7f4 f938 	bl	8000b18 <__aeabi_dcmpgt>
 800c8a8:	b9c0      	cbnz	r0, 800c8dc <_dtoa_r+0x6bc>
 800c8aa:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c8ae:	4620      	mov	r0, r4
 800c8b0:	4629      	mov	r1, r5
 800c8b2:	f7f4 f909 	bl	8000ac8 <__aeabi_dcmpeq>
 800c8b6:	b110      	cbz	r0, 800c8be <_dtoa_r+0x69e>
 800c8b8:	f018 0f01 	tst.w	r8, #1
 800c8bc:	d10e      	bne.n	800c8dc <_dtoa_r+0x6bc>
 800c8be:	9902      	ldr	r1, [sp, #8]
 800c8c0:	4648      	mov	r0, r9
 800c8c2:	f000 fb07 	bl	800ced4 <_Bfree>
 800c8c6:	2300      	movs	r3, #0
 800c8c8:	7033      	strb	r3, [r6, #0]
 800c8ca:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800c8cc:	3701      	adds	r7, #1
 800c8ce:	601f      	str	r7, [r3, #0]
 800c8d0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c8d2:	2b00      	cmp	r3, #0
 800c8d4:	f000 824b 	beq.w	800cd6e <_dtoa_r+0xb4e>
 800c8d8:	601e      	str	r6, [r3, #0]
 800c8da:	e248      	b.n	800cd6e <_dtoa_r+0xb4e>
 800c8dc:	46b8      	mov	r8, r7
 800c8de:	4633      	mov	r3, r6
 800c8e0:	461e      	mov	r6, r3
 800c8e2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c8e6:	2a39      	cmp	r2, #57	@ 0x39
 800c8e8:	d106      	bne.n	800c8f8 <_dtoa_r+0x6d8>
 800c8ea:	459a      	cmp	sl, r3
 800c8ec:	d1f8      	bne.n	800c8e0 <_dtoa_r+0x6c0>
 800c8ee:	2230      	movs	r2, #48	@ 0x30
 800c8f0:	f108 0801 	add.w	r8, r8, #1
 800c8f4:	f88a 2000 	strb.w	r2, [sl]
 800c8f8:	781a      	ldrb	r2, [r3, #0]
 800c8fa:	3201      	adds	r2, #1
 800c8fc:	701a      	strb	r2, [r3, #0]
 800c8fe:	e7a0      	b.n	800c842 <_dtoa_r+0x622>
 800c900:	4b6f      	ldr	r3, [pc, #444]	@ (800cac0 <_dtoa_r+0x8a0>)
 800c902:	2200      	movs	r2, #0
 800c904:	f7f3 fe78 	bl	80005f8 <__aeabi_dmul>
 800c908:	2200      	movs	r2, #0
 800c90a:	2300      	movs	r3, #0
 800c90c:	4604      	mov	r4, r0
 800c90e:	460d      	mov	r5, r1
 800c910:	f7f4 f8da 	bl	8000ac8 <__aeabi_dcmpeq>
 800c914:	2800      	cmp	r0, #0
 800c916:	d09f      	beq.n	800c858 <_dtoa_r+0x638>
 800c918:	e7d1      	b.n	800c8be <_dtoa_r+0x69e>
 800c91a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c91c:	2a00      	cmp	r2, #0
 800c91e:	f000 80ea 	beq.w	800caf6 <_dtoa_r+0x8d6>
 800c922:	9a07      	ldr	r2, [sp, #28]
 800c924:	2a01      	cmp	r2, #1
 800c926:	f300 80cd 	bgt.w	800cac4 <_dtoa_r+0x8a4>
 800c92a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800c92c:	2a00      	cmp	r2, #0
 800c92e:	f000 80c1 	beq.w	800cab4 <_dtoa_r+0x894>
 800c932:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800c936:	9c08      	ldr	r4, [sp, #32]
 800c938:	9e00      	ldr	r6, [sp, #0]
 800c93a:	9a00      	ldr	r2, [sp, #0]
 800c93c:	441a      	add	r2, r3
 800c93e:	9200      	str	r2, [sp, #0]
 800c940:	9a06      	ldr	r2, [sp, #24]
 800c942:	2101      	movs	r1, #1
 800c944:	441a      	add	r2, r3
 800c946:	4648      	mov	r0, r9
 800c948:	9206      	str	r2, [sp, #24]
 800c94a:	f000 fb77 	bl	800d03c <__i2b>
 800c94e:	4605      	mov	r5, r0
 800c950:	b166      	cbz	r6, 800c96c <_dtoa_r+0x74c>
 800c952:	9b06      	ldr	r3, [sp, #24]
 800c954:	2b00      	cmp	r3, #0
 800c956:	dd09      	ble.n	800c96c <_dtoa_r+0x74c>
 800c958:	42b3      	cmp	r3, r6
 800c95a:	9a00      	ldr	r2, [sp, #0]
 800c95c:	bfa8      	it	ge
 800c95e:	4633      	movge	r3, r6
 800c960:	1ad2      	subs	r2, r2, r3
 800c962:	9200      	str	r2, [sp, #0]
 800c964:	9a06      	ldr	r2, [sp, #24]
 800c966:	1af6      	subs	r6, r6, r3
 800c968:	1ad3      	subs	r3, r2, r3
 800c96a:	9306      	str	r3, [sp, #24]
 800c96c:	9b08      	ldr	r3, [sp, #32]
 800c96e:	b30b      	cbz	r3, 800c9b4 <_dtoa_r+0x794>
 800c970:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c972:	2b00      	cmp	r3, #0
 800c974:	f000 80c6 	beq.w	800cb04 <_dtoa_r+0x8e4>
 800c978:	2c00      	cmp	r4, #0
 800c97a:	f000 80c0 	beq.w	800cafe <_dtoa_r+0x8de>
 800c97e:	4629      	mov	r1, r5
 800c980:	4622      	mov	r2, r4
 800c982:	4648      	mov	r0, r9
 800c984:	f000 fc12 	bl	800d1ac <__pow5mult>
 800c988:	9a02      	ldr	r2, [sp, #8]
 800c98a:	4601      	mov	r1, r0
 800c98c:	4605      	mov	r5, r0
 800c98e:	4648      	mov	r0, r9
 800c990:	f000 fb6a 	bl	800d068 <__multiply>
 800c994:	9902      	ldr	r1, [sp, #8]
 800c996:	4680      	mov	r8, r0
 800c998:	4648      	mov	r0, r9
 800c99a:	f000 fa9b 	bl	800ced4 <_Bfree>
 800c99e:	9b08      	ldr	r3, [sp, #32]
 800c9a0:	1b1b      	subs	r3, r3, r4
 800c9a2:	9308      	str	r3, [sp, #32]
 800c9a4:	f000 80b1 	beq.w	800cb0a <_dtoa_r+0x8ea>
 800c9a8:	9a08      	ldr	r2, [sp, #32]
 800c9aa:	4641      	mov	r1, r8
 800c9ac:	4648      	mov	r0, r9
 800c9ae:	f000 fbfd 	bl	800d1ac <__pow5mult>
 800c9b2:	9002      	str	r0, [sp, #8]
 800c9b4:	2101      	movs	r1, #1
 800c9b6:	4648      	mov	r0, r9
 800c9b8:	f000 fb40 	bl	800d03c <__i2b>
 800c9bc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c9be:	4604      	mov	r4, r0
 800c9c0:	2b00      	cmp	r3, #0
 800c9c2:	f000 81d8 	beq.w	800cd76 <_dtoa_r+0xb56>
 800c9c6:	461a      	mov	r2, r3
 800c9c8:	4601      	mov	r1, r0
 800c9ca:	4648      	mov	r0, r9
 800c9cc:	f000 fbee 	bl	800d1ac <__pow5mult>
 800c9d0:	9b07      	ldr	r3, [sp, #28]
 800c9d2:	2b01      	cmp	r3, #1
 800c9d4:	4604      	mov	r4, r0
 800c9d6:	f300 809f 	bgt.w	800cb18 <_dtoa_r+0x8f8>
 800c9da:	9b04      	ldr	r3, [sp, #16]
 800c9dc:	2b00      	cmp	r3, #0
 800c9de:	f040 8097 	bne.w	800cb10 <_dtoa_r+0x8f0>
 800c9e2:	9b05      	ldr	r3, [sp, #20]
 800c9e4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c9e8:	2b00      	cmp	r3, #0
 800c9ea:	f040 8093 	bne.w	800cb14 <_dtoa_r+0x8f4>
 800c9ee:	9b05      	ldr	r3, [sp, #20]
 800c9f0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800c9f4:	0d1b      	lsrs	r3, r3, #20
 800c9f6:	051b      	lsls	r3, r3, #20
 800c9f8:	b133      	cbz	r3, 800ca08 <_dtoa_r+0x7e8>
 800c9fa:	9b00      	ldr	r3, [sp, #0]
 800c9fc:	3301      	adds	r3, #1
 800c9fe:	9300      	str	r3, [sp, #0]
 800ca00:	9b06      	ldr	r3, [sp, #24]
 800ca02:	3301      	adds	r3, #1
 800ca04:	9306      	str	r3, [sp, #24]
 800ca06:	2301      	movs	r3, #1
 800ca08:	9308      	str	r3, [sp, #32]
 800ca0a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ca0c:	2b00      	cmp	r3, #0
 800ca0e:	f000 81b8 	beq.w	800cd82 <_dtoa_r+0xb62>
 800ca12:	6923      	ldr	r3, [r4, #16]
 800ca14:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800ca18:	6918      	ldr	r0, [r3, #16]
 800ca1a:	f000 fac3 	bl	800cfa4 <__hi0bits>
 800ca1e:	f1c0 0020 	rsb	r0, r0, #32
 800ca22:	9b06      	ldr	r3, [sp, #24]
 800ca24:	4418      	add	r0, r3
 800ca26:	f010 001f 	ands.w	r0, r0, #31
 800ca2a:	f000 8082 	beq.w	800cb32 <_dtoa_r+0x912>
 800ca2e:	f1c0 0320 	rsb	r3, r0, #32
 800ca32:	2b04      	cmp	r3, #4
 800ca34:	dd73      	ble.n	800cb1e <_dtoa_r+0x8fe>
 800ca36:	9b00      	ldr	r3, [sp, #0]
 800ca38:	f1c0 001c 	rsb	r0, r0, #28
 800ca3c:	4403      	add	r3, r0
 800ca3e:	9300      	str	r3, [sp, #0]
 800ca40:	9b06      	ldr	r3, [sp, #24]
 800ca42:	4403      	add	r3, r0
 800ca44:	4406      	add	r6, r0
 800ca46:	9306      	str	r3, [sp, #24]
 800ca48:	9b00      	ldr	r3, [sp, #0]
 800ca4a:	2b00      	cmp	r3, #0
 800ca4c:	dd05      	ble.n	800ca5a <_dtoa_r+0x83a>
 800ca4e:	9902      	ldr	r1, [sp, #8]
 800ca50:	461a      	mov	r2, r3
 800ca52:	4648      	mov	r0, r9
 800ca54:	f000 fc04 	bl	800d260 <__lshift>
 800ca58:	9002      	str	r0, [sp, #8]
 800ca5a:	9b06      	ldr	r3, [sp, #24]
 800ca5c:	2b00      	cmp	r3, #0
 800ca5e:	dd05      	ble.n	800ca6c <_dtoa_r+0x84c>
 800ca60:	4621      	mov	r1, r4
 800ca62:	461a      	mov	r2, r3
 800ca64:	4648      	mov	r0, r9
 800ca66:	f000 fbfb 	bl	800d260 <__lshift>
 800ca6a:	4604      	mov	r4, r0
 800ca6c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800ca6e:	2b00      	cmp	r3, #0
 800ca70:	d061      	beq.n	800cb36 <_dtoa_r+0x916>
 800ca72:	9802      	ldr	r0, [sp, #8]
 800ca74:	4621      	mov	r1, r4
 800ca76:	f000 fc5f 	bl	800d338 <__mcmp>
 800ca7a:	2800      	cmp	r0, #0
 800ca7c:	da5b      	bge.n	800cb36 <_dtoa_r+0x916>
 800ca7e:	2300      	movs	r3, #0
 800ca80:	9902      	ldr	r1, [sp, #8]
 800ca82:	220a      	movs	r2, #10
 800ca84:	4648      	mov	r0, r9
 800ca86:	f000 fa47 	bl	800cf18 <__multadd>
 800ca8a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ca8c:	9002      	str	r0, [sp, #8]
 800ca8e:	f107 38ff 	add.w	r8, r7, #4294967295
 800ca92:	2b00      	cmp	r3, #0
 800ca94:	f000 8177 	beq.w	800cd86 <_dtoa_r+0xb66>
 800ca98:	4629      	mov	r1, r5
 800ca9a:	2300      	movs	r3, #0
 800ca9c:	220a      	movs	r2, #10
 800ca9e:	4648      	mov	r0, r9
 800caa0:	f000 fa3a 	bl	800cf18 <__multadd>
 800caa4:	f1bb 0f00 	cmp.w	fp, #0
 800caa8:	4605      	mov	r5, r0
 800caaa:	dc6f      	bgt.n	800cb8c <_dtoa_r+0x96c>
 800caac:	9b07      	ldr	r3, [sp, #28]
 800caae:	2b02      	cmp	r3, #2
 800cab0:	dc49      	bgt.n	800cb46 <_dtoa_r+0x926>
 800cab2:	e06b      	b.n	800cb8c <_dtoa_r+0x96c>
 800cab4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800cab6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800caba:	e73c      	b.n	800c936 <_dtoa_r+0x716>
 800cabc:	3fe00000 	.word	0x3fe00000
 800cac0:	40240000 	.word	0x40240000
 800cac4:	9b03      	ldr	r3, [sp, #12]
 800cac6:	1e5c      	subs	r4, r3, #1
 800cac8:	9b08      	ldr	r3, [sp, #32]
 800caca:	42a3      	cmp	r3, r4
 800cacc:	db09      	blt.n	800cae2 <_dtoa_r+0x8c2>
 800cace:	1b1c      	subs	r4, r3, r4
 800cad0:	9b03      	ldr	r3, [sp, #12]
 800cad2:	2b00      	cmp	r3, #0
 800cad4:	f6bf af30 	bge.w	800c938 <_dtoa_r+0x718>
 800cad8:	9b00      	ldr	r3, [sp, #0]
 800cada:	9a03      	ldr	r2, [sp, #12]
 800cadc:	1a9e      	subs	r6, r3, r2
 800cade:	2300      	movs	r3, #0
 800cae0:	e72b      	b.n	800c93a <_dtoa_r+0x71a>
 800cae2:	9b08      	ldr	r3, [sp, #32]
 800cae4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800cae6:	9408      	str	r4, [sp, #32]
 800cae8:	1ae3      	subs	r3, r4, r3
 800caea:	441a      	add	r2, r3
 800caec:	9e00      	ldr	r6, [sp, #0]
 800caee:	9b03      	ldr	r3, [sp, #12]
 800caf0:	920d      	str	r2, [sp, #52]	@ 0x34
 800caf2:	2400      	movs	r4, #0
 800caf4:	e721      	b.n	800c93a <_dtoa_r+0x71a>
 800caf6:	9c08      	ldr	r4, [sp, #32]
 800caf8:	9e00      	ldr	r6, [sp, #0]
 800cafa:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800cafc:	e728      	b.n	800c950 <_dtoa_r+0x730>
 800cafe:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800cb02:	e751      	b.n	800c9a8 <_dtoa_r+0x788>
 800cb04:	9a08      	ldr	r2, [sp, #32]
 800cb06:	9902      	ldr	r1, [sp, #8]
 800cb08:	e750      	b.n	800c9ac <_dtoa_r+0x78c>
 800cb0a:	f8cd 8008 	str.w	r8, [sp, #8]
 800cb0e:	e751      	b.n	800c9b4 <_dtoa_r+0x794>
 800cb10:	2300      	movs	r3, #0
 800cb12:	e779      	b.n	800ca08 <_dtoa_r+0x7e8>
 800cb14:	9b04      	ldr	r3, [sp, #16]
 800cb16:	e777      	b.n	800ca08 <_dtoa_r+0x7e8>
 800cb18:	2300      	movs	r3, #0
 800cb1a:	9308      	str	r3, [sp, #32]
 800cb1c:	e779      	b.n	800ca12 <_dtoa_r+0x7f2>
 800cb1e:	d093      	beq.n	800ca48 <_dtoa_r+0x828>
 800cb20:	9a00      	ldr	r2, [sp, #0]
 800cb22:	331c      	adds	r3, #28
 800cb24:	441a      	add	r2, r3
 800cb26:	9200      	str	r2, [sp, #0]
 800cb28:	9a06      	ldr	r2, [sp, #24]
 800cb2a:	441a      	add	r2, r3
 800cb2c:	441e      	add	r6, r3
 800cb2e:	9206      	str	r2, [sp, #24]
 800cb30:	e78a      	b.n	800ca48 <_dtoa_r+0x828>
 800cb32:	4603      	mov	r3, r0
 800cb34:	e7f4      	b.n	800cb20 <_dtoa_r+0x900>
 800cb36:	9b03      	ldr	r3, [sp, #12]
 800cb38:	2b00      	cmp	r3, #0
 800cb3a:	46b8      	mov	r8, r7
 800cb3c:	dc20      	bgt.n	800cb80 <_dtoa_r+0x960>
 800cb3e:	469b      	mov	fp, r3
 800cb40:	9b07      	ldr	r3, [sp, #28]
 800cb42:	2b02      	cmp	r3, #2
 800cb44:	dd1e      	ble.n	800cb84 <_dtoa_r+0x964>
 800cb46:	f1bb 0f00 	cmp.w	fp, #0
 800cb4a:	f47f adb1 	bne.w	800c6b0 <_dtoa_r+0x490>
 800cb4e:	4621      	mov	r1, r4
 800cb50:	465b      	mov	r3, fp
 800cb52:	2205      	movs	r2, #5
 800cb54:	4648      	mov	r0, r9
 800cb56:	f000 f9df 	bl	800cf18 <__multadd>
 800cb5a:	4601      	mov	r1, r0
 800cb5c:	4604      	mov	r4, r0
 800cb5e:	9802      	ldr	r0, [sp, #8]
 800cb60:	f000 fbea 	bl	800d338 <__mcmp>
 800cb64:	2800      	cmp	r0, #0
 800cb66:	f77f ada3 	ble.w	800c6b0 <_dtoa_r+0x490>
 800cb6a:	4656      	mov	r6, sl
 800cb6c:	2331      	movs	r3, #49	@ 0x31
 800cb6e:	f806 3b01 	strb.w	r3, [r6], #1
 800cb72:	f108 0801 	add.w	r8, r8, #1
 800cb76:	e59f      	b.n	800c6b8 <_dtoa_r+0x498>
 800cb78:	9c03      	ldr	r4, [sp, #12]
 800cb7a:	46b8      	mov	r8, r7
 800cb7c:	4625      	mov	r5, r4
 800cb7e:	e7f4      	b.n	800cb6a <_dtoa_r+0x94a>
 800cb80:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800cb84:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cb86:	2b00      	cmp	r3, #0
 800cb88:	f000 8101 	beq.w	800cd8e <_dtoa_r+0xb6e>
 800cb8c:	2e00      	cmp	r6, #0
 800cb8e:	dd05      	ble.n	800cb9c <_dtoa_r+0x97c>
 800cb90:	4629      	mov	r1, r5
 800cb92:	4632      	mov	r2, r6
 800cb94:	4648      	mov	r0, r9
 800cb96:	f000 fb63 	bl	800d260 <__lshift>
 800cb9a:	4605      	mov	r5, r0
 800cb9c:	9b08      	ldr	r3, [sp, #32]
 800cb9e:	2b00      	cmp	r3, #0
 800cba0:	d05c      	beq.n	800cc5c <_dtoa_r+0xa3c>
 800cba2:	6869      	ldr	r1, [r5, #4]
 800cba4:	4648      	mov	r0, r9
 800cba6:	f000 f955 	bl	800ce54 <_Balloc>
 800cbaa:	4606      	mov	r6, r0
 800cbac:	b928      	cbnz	r0, 800cbba <_dtoa_r+0x99a>
 800cbae:	4b82      	ldr	r3, [pc, #520]	@ (800cdb8 <_dtoa_r+0xb98>)
 800cbb0:	4602      	mov	r2, r0
 800cbb2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800cbb6:	f7ff bb4a 	b.w	800c24e <_dtoa_r+0x2e>
 800cbba:	692a      	ldr	r2, [r5, #16]
 800cbbc:	3202      	adds	r2, #2
 800cbbe:	0092      	lsls	r2, r2, #2
 800cbc0:	f105 010c 	add.w	r1, r5, #12
 800cbc4:	300c      	adds	r0, #12
 800cbc6:	f000 ff85 	bl	800dad4 <memcpy>
 800cbca:	2201      	movs	r2, #1
 800cbcc:	4631      	mov	r1, r6
 800cbce:	4648      	mov	r0, r9
 800cbd0:	f000 fb46 	bl	800d260 <__lshift>
 800cbd4:	f10a 0301 	add.w	r3, sl, #1
 800cbd8:	9300      	str	r3, [sp, #0]
 800cbda:	eb0a 030b 	add.w	r3, sl, fp
 800cbde:	9308      	str	r3, [sp, #32]
 800cbe0:	9b04      	ldr	r3, [sp, #16]
 800cbe2:	f003 0301 	and.w	r3, r3, #1
 800cbe6:	462f      	mov	r7, r5
 800cbe8:	9306      	str	r3, [sp, #24]
 800cbea:	4605      	mov	r5, r0
 800cbec:	9b00      	ldr	r3, [sp, #0]
 800cbee:	9802      	ldr	r0, [sp, #8]
 800cbf0:	4621      	mov	r1, r4
 800cbf2:	f103 3bff 	add.w	fp, r3, #4294967295
 800cbf6:	f7ff fa8b 	bl	800c110 <quorem>
 800cbfa:	4603      	mov	r3, r0
 800cbfc:	3330      	adds	r3, #48	@ 0x30
 800cbfe:	9003      	str	r0, [sp, #12]
 800cc00:	4639      	mov	r1, r7
 800cc02:	9802      	ldr	r0, [sp, #8]
 800cc04:	9309      	str	r3, [sp, #36]	@ 0x24
 800cc06:	f000 fb97 	bl	800d338 <__mcmp>
 800cc0a:	462a      	mov	r2, r5
 800cc0c:	9004      	str	r0, [sp, #16]
 800cc0e:	4621      	mov	r1, r4
 800cc10:	4648      	mov	r0, r9
 800cc12:	f000 fbad 	bl	800d370 <__mdiff>
 800cc16:	68c2      	ldr	r2, [r0, #12]
 800cc18:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cc1a:	4606      	mov	r6, r0
 800cc1c:	bb02      	cbnz	r2, 800cc60 <_dtoa_r+0xa40>
 800cc1e:	4601      	mov	r1, r0
 800cc20:	9802      	ldr	r0, [sp, #8]
 800cc22:	f000 fb89 	bl	800d338 <__mcmp>
 800cc26:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cc28:	4602      	mov	r2, r0
 800cc2a:	4631      	mov	r1, r6
 800cc2c:	4648      	mov	r0, r9
 800cc2e:	920c      	str	r2, [sp, #48]	@ 0x30
 800cc30:	9309      	str	r3, [sp, #36]	@ 0x24
 800cc32:	f000 f94f 	bl	800ced4 <_Bfree>
 800cc36:	9b07      	ldr	r3, [sp, #28]
 800cc38:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800cc3a:	9e00      	ldr	r6, [sp, #0]
 800cc3c:	ea42 0103 	orr.w	r1, r2, r3
 800cc40:	9b06      	ldr	r3, [sp, #24]
 800cc42:	4319      	orrs	r1, r3
 800cc44:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cc46:	d10d      	bne.n	800cc64 <_dtoa_r+0xa44>
 800cc48:	2b39      	cmp	r3, #57	@ 0x39
 800cc4a:	d027      	beq.n	800cc9c <_dtoa_r+0xa7c>
 800cc4c:	9a04      	ldr	r2, [sp, #16]
 800cc4e:	2a00      	cmp	r2, #0
 800cc50:	dd01      	ble.n	800cc56 <_dtoa_r+0xa36>
 800cc52:	9b03      	ldr	r3, [sp, #12]
 800cc54:	3331      	adds	r3, #49	@ 0x31
 800cc56:	f88b 3000 	strb.w	r3, [fp]
 800cc5a:	e52e      	b.n	800c6ba <_dtoa_r+0x49a>
 800cc5c:	4628      	mov	r0, r5
 800cc5e:	e7b9      	b.n	800cbd4 <_dtoa_r+0x9b4>
 800cc60:	2201      	movs	r2, #1
 800cc62:	e7e2      	b.n	800cc2a <_dtoa_r+0xa0a>
 800cc64:	9904      	ldr	r1, [sp, #16]
 800cc66:	2900      	cmp	r1, #0
 800cc68:	db04      	blt.n	800cc74 <_dtoa_r+0xa54>
 800cc6a:	9807      	ldr	r0, [sp, #28]
 800cc6c:	4301      	orrs	r1, r0
 800cc6e:	9806      	ldr	r0, [sp, #24]
 800cc70:	4301      	orrs	r1, r0
 800cc72:	d120      	bne.n	800ccb6 <_dtoa_r+0xa96>
 800cc74:	2a00      	cmp	r2, #0
 800cc76:	ddee      	ble.n	800cc56 <_dtoa_r+0xa36>
 800cc78:	9902      	ldr	r1, [sp, #8]
 800cc7a:	9300      	str	r3, [sp, #0]
 800cc7c:	2201      	movs	r2, #1
 800cc7e:	4648      	mov	r0, r9
 800cc80:	f000 faee 	bl	800d260 <__lshift>
 800cc84:	4621      	mov	r1, r4
 800cc86:	9002      	str	r0, [sp, #8]
 800cc88:	f000 fb56 	bl	800d338 <__mcmp>
 800cc8c:	2800      	cmp	r0, #0
 800cc8e:	9b00      	ldr	r3, [sp, #0]
 800cc90:	dc02      	bgt.n	800cc98 <_dtoa_r+0xa78>
 800cc92:	d1e0      	bne.n	800cc56 <_dtoa_r+0xa36>
 800cc94:	07da      	lsls	r2, r3, #31
 800cc96:	d5de      	bpl.n	800cc56 <_dtoa_r+0xa36>
 800cc98:	2b39      	cmp	r3, #57	@ 0x39
 800cc9a:	d1da      	bne.n	800cc52 <_dtoa_r+0xa32>
 800cc9c:	2339      	movs	r3, #57	@ 0x39
 800cc9e:	f88b 3000 	strb.w	r3, [fp]
 800cca2:	4633      	mov	r3, r6
 800cca4:	461e      	mov	r6, r3
 800cca6:	3b01      	subs	r3, #1
 800cca8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800ccac:	2a39      	cmp	r2, #57	@ 0x39
 800ccae:	d04e      	beq.n	800cd4e <_dtoa_r+0xb2e>
 800ccb0:	3201      	adds	r2, #1
 800ccb2:	701a      	strb	r2, [r3, #0]
 800ccb4:	e501      	b.n	800c6ba <_dtoa_r+0x49a>
 800ccb6:	2a00      	cmp	r2, #0
 800ccb8:	dd03      	ble.n	800ccc2 <_dtoa_r+0xaa2>
 800ccba:	2b39      	cmp	r3, #57	@ 0x39
 800ccbc:	d0ee      	beq.n	800cc9c <_dtoa_r+0xa7c>
 800ccbe:	3301      	adds	r3, #1
 800ccc0:	e7c9      	b.n	800cc56 <_dtoa_r+0xa36>
 800ccc2:	9a00      	ldr	r2, [sp, #0]
 800ccc4:	9908      	ldr	r1, [sp, #32]
 800ccc6:	f802 3c01 	strb.w	r3, [r2, #-1]
 800ccca:	428a      	cmp	r2, r1
 800cccc:	d028      	beq.n	800cd20 <_dtoa_r+0xb00>
 800ccce:	9902      	ldr	r1, [sp, #8]
 800ccd0:	2300      	movs	r3, #0
 800ccd2:	220a      	movs	r2, #10
 800ccd4:	4648      	mov	r0, r9
 800ccd6:	f000 f91f 	bl	800cf18 <__multadd>
 800ccda:	42af      	cmp	r7, r5
 800ccdc:	9002      	str	r0, [sp, #8]
 800ccde:	f04f 0300 	mov.w	r3, #0
 800cce2:	f04f 020a 	mov.w	r2, #10
 800cce6:	4639      	mov	r1, r7
 800cce8:	4648      	mov	r0, r9
 800ccea:	d107      	bne.n	800ccfc <_dtoa_r+0xadc>
 800ccec:	f000 f914 	bl	800cf18 <__multadd>
 800ccf0:	4607      	mov	r7, r0
 800ccf2:	4605      	mov	r5, r0
 800ccf4:	9b00      	ldr	r3, [sp, #0]
 800ccf6:	3301      	adds	r3, #1
 800ccf8:	9300      	str	r3, [sp, #0]
 800ccfa:	e777      	b.n	800cbec <_dtoa_r+0x9cc>
 800ccfc:	f000 f90c 	bl	800cf18 <__multadd>
 800cd00:	4629      	mov	r1, r5
 800cd02:	4607      	mov	r7, r0
 800cd04:	2300      	movs	r3, #0
 800cd06:	220a      	movs	r2, #10
 800cd08:	4648      	mov	r0, r9
 800cd0a:	f000 f905 	bl	800cf18 <__multadd>
 800cd0e:	4605      	mov	r5, r0
 800cd10:	e7f0      	b.n	800ccf4 <_dtoa_r+0xad4>
 800cd12:	f1bb 0f00 	cmp.w	fp, #0
 800cd16:	bfcc      	ite	gt
 800cd18:	465e      	movgt	r6, fp
 800cd1a:	2601      	movle	r6, #1
 800cd1c:	4456      	add	r6, sl
 800cd1e:	2700      	movs	r7, #0
 800cd20:	9902      	ldr	r1, [sp, #8]
 800cd22:	9300      	str	r3, [sp, #0]
 800cd24:	2201      	movs	r2, #1
 800cd26:	4648      	mov	r0, r9
 800cd28:	f000 fa9a 	bl	800d260 <__lshift>
 800cd2c:	4621      	mov	r1, r4
 800cd2e:	9002      	str	r0, [sp, #8]
 800cd30:	f000 fb02 	bl	800d338 <__mcmp>
 800cd34:	2800      	cmp	r0, #0
 800cd36:	dcb4      	bgt.n	800cca2 <_dtoa_r+0xa82>
 800cd38:	d102      	bne.n	800cd40 <_dtoa_r+0xb20>
 800cd3a:	9b00      	ldr	r3, [sp, #0]
 800cd3c:	07db      	lsls	r3, r3, #31
 800cd3e:	d4b0      	bmi.n	800cca2 <_dtoa_r+0xa82>
 800cd40:	4633      	mov	r3, r6
 800cd42:	461e      	mov	r6, r3
 800cd44:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800cd48:	2a30      	cmp	r2, #48	@ 0x30
 800cd4a:	d0fa      	beq.n	800cd42 <_dtoa_r+0xb22>
 800cd4c:	e4b5      	b.n	800c6ba <_dtoa_r+0x49a>
 800cd4e:	459a      	cmp	sl, r3
 800cd50:	d1a8      	bne.n	800cca4 <_dtoa_r+0xa84>
 800cd52:	2331      	movs	r3, #49	@ 0x31
 800cd54:	f108 0801 	add.w	r8, r8, #1
 800cd58:	f88a 3000 	strb.w	r3, [sl]
 800cd5c:	e4ad      	b.n	800c6ba <_dtoa_r+0x49a>
 800cd5e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800cd60:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800cdbc <_dtoa_r+0xb9c>
 800cd64:	b11b      	cbz	r3, 800cd6e <_dtoa_r+0xb4e>
 800cd66:	f10a 0308 	add.w	r3, sl, #8
 800cd6a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800cd6c:	6013      	str	r3, [r2, #0]
 800cd6e:	4650      	mov	r0, sl
 800cd70:	b017      	add	sp, #92	@ 0x5c
 800cd72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cd76:	9b07      	ldr	r3, [sp, #28]
 800cd78:	2b01      	cmp	r3, #1
 800cd7a:	f77f ae2e 	ble.w	800c9da <_dtoa_r+0x7ba>
 800cd7e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800cd80:	9308      	str	r3, [sp, #32]
 800cd82:	2001      	movs	r0, #1
 800cd84:	e64d      	b.n	800ca22 <_dtoa_r+0x802>
 800cd86:	f1bb 0f00 	cmp.w	fp, #0
 800cd8a:	f77f aed9 	ble.w	800cb40 <_dtoa_r+0x920>
 800cd8e:	4656      	mov	r6, sl
 800cd90:	9802      	ldr	r0, [sp, #8]
 800cd92:	4621      	mov	r1, r4
 800cd94:	f7ff f9bc 	bl	800c110 <quorem>
 800cd98:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800cd9c:	f806 3b01 	strb.w	r3, [r6], #1
 800cda0:	eba6 020a 	sub.w	r2, r6, sl
 800cda4:	4593      	cmp	fp, r2
 800cda6:	ddb4      	ble.n	800cd12 <_dtoa_r+0xaf2>
 800cda8:	9902      	ldr	r1, [sp, #8]
 800cdaa:	2300      	movs	r3, #0
 800cdac:	220a      	movs	r2, #10
 800cdae:	4648      	mov	r0, r9
 800cdb0:	f000 f8b2 	bl	800cf18 <__multadd>
 800cdb4:	9002      	str	r0, [sp, #8]
 800cdb6:	e7eb      	b.n	800cd90 <_dtoa_r+0xb70>
 800cdb8:	0800de54 	.word	0x0800de54
 800cdbc:	0800ddd8 	.word	0x0800ddd8

0800cdc0 <_free_r>:
 800cdc0:	b538      	push	{r3, r4, r5, lr}
 800cdc2:	4605      	mov	r5, r0
 800cdc4:	2900      	cmp	r1, #0
 800cdc6:	d041      	beq.n	800ce4c <_free_r+0x8c>
 800cdc8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cdcc:	1f0c      	subs	r4, r1, #4
 800cdce:	2b00      	cmp	r3, #0
 800cdd0:	bfb8      	it	lt
 800cdd2:	18e4      	addlt	r4, r4, r3
 800cdd4:	f7fe fb8c 	bl	800b4f0 <__malloc_lock>
 800cdd8:	4a1d      	ldr	r2, [pc, #116]	@ (800ce50 <_free_r+0x90>)
 800cdda:	6813      	ldr	r3, [r2, #0]
 800cddc:	b933      	cbnz	r3, 800cdec <_free_r+0x2c>
 800cdde:	6063      	str	r3, [r4, #4]
 800cde0:	6014      	str	r4, [r2, #0]
 800cde2:	4628      	mov	r0, r5
 800cde4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cde8:	f7fe bb88 	b.w	800b4fc <__malloc_unlock>
 800cdec:	42a3      	cmp	r3, r4
 800cdee:	d908      	bls.n	800ce02 <_free_r+0x42>
 800cdf0:	6820      	ldr	r0, [r4, #0]
 800cdf2:	1821      	adds	r1, r4, r0
 800cdf4:	428b      	cmp	r3, r1
 800cdf6:	bf01      	itttt	eq
 800cdf8:	6819      	ldreq	r1, [r3, #0]
 800cdfa:	685b      	ldreq	r3, [r3, #4]
 800cdfc:	1809      	addeq	r1, r1, r0
 800cdfe:	6021      	streq	r1, [r4, #0]
 800ce00:	e7ed      	b.n	800cdde <_free_r+0x1e>
 800ce02:	461a      	mov	r2, r3
 800ce04:	685b      	ldr	r3, [r3, #4]
 800ce06:	b10b      	cbz	r3, 800ce0c <_free_r+0x4c>
 800ce08:	42a3      	cmp	r3, r4
 800ce0a:	d9fa      	bls.n	800ce02 <_free_r+0x42>
 800ce0c:	6811      	ldr	r1, [r2, #0]
 800ce0e:	1850      	adds	r0, r2, r1
 800ce10:	42a0      	cmp	r0, r4
 800ce12:	d10b      	bne.n	800ce2c <_free_r+0x6c>
 800ce14:	6820      	ldr	r0, [r4, #0]
 800ce16:	4401      	add	r1, r0
 800ce18:	1850      	adds	r0, r2, r1
 800ce1a:	4283      	cmp	r3, r0
 800ce1c:	6011      	str	r1, [r2, #0]
 800ce1e:	d1e0      	bne.n	800cde2 <_free_r+0x22>
 800ce20:	6818      	ldr	r0, [r3, #0]
 800ce22:	685b      	ldr	r3, [r3, #4]
 800ce24:	6053      	str	r3, [r2, #4]
 800ce26:	4408      	add	r0, r1
 800ce28:	6010      	str	r0, [r2, #0]
 800ce2a:	e7da      	b.n	800cde2 <_free_r+0x22>
 800ce2c:	d902      	bls.n	800ce34 <_free_r+0x74>
 800ce2e:	230c      	movs	r3, #12
 800ce30:	602b      	str	r3, [r5, #0]
 800ce32:	e7d6      	b.n	800cde2 <_free_r+0x22>
 800ce34:	6820      	ldr	r0, [r4, #0]
 800ce36:	1821      	adds	r1, r4, r0
 800ce38:	428b      	cmp	r3, r1
 800ce3a:	bf04      	itt	eq
 800ce3c:	6819      	ldreq	r1, [r3, #0]
 800ce3e:	685b      	ldreq	r3, [r3, #4]
 800ce40:	6063      	str	r3, [r4, #4]
 800ce42:	bf04      	itt	eq
 800ce44:	1809      	addeq	r1, r1, r0
 800ce46:	6021      	streq	r1, [r4, #0]
 800ce48:	6054      	str	r4, [r2, #4]
 800ce4a:	e7ca      	b.n	800cde2 <_free_r+0x22>
 800ce4c:	bd38      	pop	{r3, r4, r5, pc}
 800ce4e:	bf00      	nop
 800ce50:	2000218c 	.word	0x2000218c

0800ce54 <_Balloc>:
 800ce54:	b570      	push	{r4, r5, r6, lr}
 800ce56:	69c6      	ldr	r6, [r0, #28]
 800ce58:	4604      	mov	r4, r0
 800ce5a:	460d      	mov	r5, r1
 800ce5c:	b976      	cbnz	r6, 800ce7c <_Balloc+0x28>
 800ce5e:	2010      	movs	r0, #16
 800ce60:	f7fe fa9c 	bl	800b39c <malloc>
 800ce64:	4602      	mov	r2, r0
 800ce66:	61e0      	str	r0, [r4, #28]
 800ce68:	b920      	cbnz	r0, 800ce74 <_Balloc+0x20>
 800ce6a:	4b18      	ldr	r3, [pc, #96]	@ (800cecc <_Balloc+0x78>)
 800ce6c:	4818      	ldr	r0, [pc, #96]	@ (800ced0 <_Balloc+0x7c>)
 800ce6e:	216b      	movs	r1, #107	@ 0x6b
 800ce70:	f7fe fa76 	bl	800b360 <__assert_func>
 800ce74:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ce78:	6006      	str	r6, [r0, #0]
 800ce7a:	60c6      	str	r6, [r0, #12]
 800ce7c:	69e6      	ldr	r6, [r4, #28]
 800ce7e:	68f3      	ldr	r3, [r6, #12]
 800ce80:	b183      	cbz	r3, 800cea4 <_Balloc+0x50>
 800ce82:	69e3      	ldr	r3, [r4, #28]
 800ce84:	68db      	ldr	r3, [r3, #12]
 800ce86:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800ce8a:	b9b8      	cbnz	r0, 800cebc <_Balloc+0x68>
 800ce8c:	2101      	movs	r1, #1
 800ce8e:	fa01 f605 	lsl.w	r6, r1, r5
 800ce92:	1d72      	adds	r2, r6, #5
 800ce94:	0092      	lsls	r2, r2, #2
 800ce96:	4620      	mov	r0, r4
 800ce98:	f000 fe2a 	bl	800daf0 <_calloc_r>
 800ce9c:	b160      	cbz	r0, 800ceb8 <_Balloc+0x64>
 800ce9e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800cea2:	e00e      	b.n	800cec2 <_Balloc+0x6e>
 800cea4:	2221      	movs	r2, #33	@ 0x21
 800cea6:	2104      	movs	r1, #4
 800cea8:	4620      	mov	r0, r4
 800ceaa:	f000 fe21 	bl	800daf0 <_calloc_r>
 800ceae:	69e3      	ldr	r3, [r4, #28]
 800ceb0:	60f0      	str	r0, [r6, #12]
 800ceb2:	68db      	ldr	r3, [r3, #12]
 800ceb4:	2b00      	cmp	r3, #0
 800ceb6:	d1e4      	bne.n	800ce82 <_Balloc+0x2e>
 800ceb8:	2000      	movs	r0, #0
 800ceba:	bd70      	pop	{r4, r5, r6, pc}
 800cebc:	6802      	ldr	r2, [r0, #0]
 800cebe:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800cec2:	2300      	movs	r3, #0
 800cec4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800cec8:	e7f7      	b.n	800ceba <_Balloc+0x66>
 800ceca:	bf00      	nop
 800cecc:	0800dde5 	.word	0x0800dde5
 800ced0:	0800de65 	.word	0x0800de65

0800ced4 <_Bfree>:
 800ced4:	b570      	push	{r4, r5, r6, lr}
 800ced6:	69c6      	ldr	r6, [r0, #28]
 800ced8:	4605      	mov	r5, r0
 800ceda:	460c      	mov	r4, r1
 800cedc:	b976      	cbnz	r6, 800cefc <_Bfree+0x28>
 800cede:	2010      	movs	r0, #16
 800cee0:	f7fe fa5c 	bl	800b39c <malloc>
 800cee4:	4602      	mov	r2, r0
 800cee6:	61e8      	str	r0, [r5, #28]
 800cee8:	b920      	cbnz	r0, 800cef4 <_Bfree+0x20>
 800ceea:	4b09      	ldr	r3, [pc, #36]	@ (800cf10 <_Bfree+0x3c>)
 800ceec:	4809      	ldr	r0, [pc, #36]	@ (800cf14 <_Bfree+0x40>)
 800ceee:	218f      	movs	r1, #143	@ 0x8f
 800cef0:	f7fe fa36 	bl	800b360 <__assert_func>
 800cef4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800cef8:	6006      	str	r6, [r0, #0]
 800cefa:	60c6      	str	r6, [r0, #12]
 800cefc:	b13c      	cbz	r4, 800cf0e <_Bfree+0x3a>
 800cefe:	69eb      	ldr	r3, [r5, #28]
 800cf00:	6862      	ldr	r2, [r4, #4]
 800cf02:	68db      	ldr	r3, [r3, #12]
 800cf04:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800cf08:	6021      	str	r1, [r4, #0]
 800cf0a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800cf0e:	bd70      	pop	{r4, r5, r6, pc}
 800cf10:	0800dde5 	.word	0x0800dde5
 800cf14:	0800de65 	.word	0x0800de65

0800cf18 <__multadd>:
 800cf18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cf1c:	690d      	ldr	r5, [r1, #16]
 800cf1e:	4607      	mov	r7, r0
 800cf20:	460c      	mov	r4, r1
 800cf22:	461e      	mov	r6, r3
 800cf24:	f101 0c14 	add.w	ip, r1, #20
 800cf28:	2000      	movs	r0, #0
 800cf2a:	f8dc 3000 	ldr.w	r3, [ip]
 800cf2e:	b299      	uxth	r1, r3
 800cf30:	fb02 6101 	mla	r1, r2, r1, r6
 800cf34:	0c1e      	lsrs	r6, r3, #16
 800cf36:	0c0b      	lsrs	r3, r1, #16
 800cf38:	fb02 3306 	mla	r3, r2, r6, r3
 800cf3c:	b289      	uxth	r1, r1
 800cf3e:	3001      	adds	r0, #1
 800cf40:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800cf44:	4285      	cmp	r5, r0
 800cf46:	f84c 1b04 	str.w	r1, [ip], #4
 800cf4a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800cf4e:	dcec      	bgt.n	800cf2a <__multadd+0x12>
 800cf50:	b30e      	cbz	r6, 800cf96 <__multadd+0x7e>
 800cf52:	68a3      	ldr	r3, [r4, #8]
 800cf54:	42ab      	cmp	r3, r5
 800cf56:	dc19      	bgt.n	800cf8c <__multadd+0x74>
 800cf58:	6861      	ldr	r1, [r4, #4]
 800cf5a:	4638      	mov	r0, r7
 800cf5c:	3101      	adds	r1, #1
 800cf5e:	f7ff ff79 	bl	800ce54 <_Balloc>
 800cf62:	4680      	mov	r8, r0
 800cf64:	b928      	cbnz	r0, 800cf72 <__multadd+0x5a>
 800cf66:	4602      	mov	r2, r0
 800cf68:	4b0c      	ldr	r3, [pc, #48]	@ (800cf9c <__multadd+0x84>)
 800cf6a:	480d      	ldr	r0, [pc, #52]	@ (800cfa0 <__multadd+0x88>)
 800cf6c:	21ba      	movs	r1, #186	@ 0xba
 800cf6e:	f7fe f9f7 	bl	800b360 <__assert_func>
 800cf72:	6922      	ldr	r2, [r4, #16]
 800cf74:	3202      	adds	r2, #2
 800cf76:	f104 010c 	add.w	r1, r4, #12
 800cf7a:	0092      	lsls	r2, r2, #2
 800cf7c:	300c      	adds	r0, #12
 800cf7e:	f000 fda9 	bl	800dad4 <memcpy>
 800cf82:	4621      	mov	r1, r4
 800cf84:	4638      	mov	r0, r7
 800cf86:	f7ff ffa5 	bl	800ced4 <_Bfree>
 800cf8a:	4644      	mov	r4, r8
 800cf8c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800cf90:	3501      	adds	r5, #1
 800cf92:	615e      	str	r6, [r3, #20]
 800cf94:	6125      	str	r5, [r4, #16]
 800cf96:	4620      	mov	r0, r4
 800cf98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cf9c:	0800de54 	.word	0x0800de54
 800cfa0:	0800de65 	.word	0x0800de65

0800cfa4 <__hi0bits>:
 800cfa4:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800cfa8:	4603      	mov	r3, r0
 800cfaa:	bf36      	itet	cc
 800cfac:	0403      	lslcc	r3, r0, #16
 800cfae:	2000      	movcs	r0, #0
 800cfb0:	2010      	movcc	r0, #16
 800cfb2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800cfb6:	bf3c      	itt	cc
 800cfb8:	021b      	lslcc	r3, r3, #8
 800cfba:	3008      	addcc	r0, #8
 800cfbc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800cfc0:	bf3c      	itt	cc
 800cfc2:	011b      	lslcc	r3, r3, #4
 800cfc4:	3004      	addcc	r0, #4
 800cfc6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cfca:	bf3c      	itt	cc
 800cfcc:	009b      	lslcc	r3, r3, #2
 800cfce:	3002      	addcc	r0, #2
 800cfd0:	2b00      	cmp	r3, #0
 800cfd2:	db05      	blt.n	800cfe0 <__hi0bits+0x3c>
 800cfd4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800cfd8:	f100 0001 	add.w	r0, r0, #1
 800cfdc:	bf08      	it	eq
 800cfde:	2020      	moveq	r0, #32
 800cfe0:	4770      	bx	lr

0800cfe2 <__lo0bits>:
 800cfe2:	6803      	ldr	r3, [r0, #0]
 800cfe4:	4602      	mov	r2, r0
 800cfe6:	f013 0007 	ands.w	r0, r3, #7
 800cfea:	d00b      	beq.n	800d004 <__lo0bits+0x22>
 800cfec:	07d9      	lsls	r1, r3, #31
 800cfee:	d421      	bmi.n	800d034 <__lo0bits+0x52>
 800cff0:	0798      	lsls	r0, r3, #30
 800cff2:	bf49      	itett	mi
 800cff4:	085b      	lsrmi	r3, r3, #1
 800cff6:	089b      	lsrpl	r3, r3, #2
 800cff8:	2001      	movmi	r0, #1
 800cffa:	6013      	strmi	r3, [r2, #0]
 800cffc:	bf5c      	itt	pl
 800cffe:	6013      	strpl	r3, [r2, #0]
 800d000:	2002      	movpl	r0, #2
 800d002:	4770      	bx	lr
 800d004:	b299      	uxth	r1, r3
 800d006:	b909      	cbnz	r1, 800d00c <__lo0bits+0x2a>
 800d008:	0c1b      	lsrs	r3, r3, #16
 800d00a:	2010      	movs	r0, #16
 800d00c:	b2d9      	uxtb	r1, r3
 800d00e:	b909      	cbnz	r1, 800d014 <__lo0bits+0x32>
 800d010:	3008      	adds	r0, #8
 800d012:	0a1b      	lsrs	r3, r3, #8
 800d014:	0719      	lsls	r1, r3, #28
 800d016:	bf04      	itt	eq
 800d018:	091b      	lsreq	r3, r3, #4
 800d01a:	3004      	addeq	r0, #4
 800d01c:	0799      	lsls	r1, r3, #30
 800d01e:	bf04      	itt	eq
 800d020:	089b      	lsreq	r3, r3, #2
 800d022:	3002      	addeq	r0, #2
 800d024:	07d9      	lsls	r1, r3, #31
 800d026:	d403      	bmi.n	800d030 <__lo0bits+0x4e>
 800d028:	085b      	lsrs	r3, r3, #1
 800d02a:	f100 0001 	add.w	r0, r0, #1
 800d02e:	d003      	beq.n	800d038 <__lo0bits+0x56>
 800d030:	6013      	str	r3, [r2, #0]
 800d032:	4770      	bx	lr
 800d034:	2000      	movs	r0, #0
 800d036:	4770      	bx	lr
 800d038:	2020      	movs	r0, #32
 800d03a:	4770      	bx	lr

0800d03c <__i2b>:
 800d03c:	b510      	push	{r4, lr}
 800d03e:	460c      	mov	r4, r1
 800d040:	2101      	movs	r1, #1
 800d042:	f7ff ff07 	bl	800ce54 <_Balloc>
 800d046:	4602      	mov	r2, r0
 800d048:	b928      	cbnz	r0, 800d056 <__i2b+0x1a>
 800d04a:	4b05      	ldr	r3, [pc, #20]	@ (800d060 <__i2b+0x24>)
 800d04c:	4805      	ldr	r0, [pc, #20]	@ (800d064 <__i2b+0x28>)
 800d04e:	f240 1145 	movw	r1, #325	@ 0x145
 800d052:	f7fe f985 	bl	800b360 <__assert_func>
 800d056:	2301      	movs	r3, #1
 800d058:	6144      	str	r4, [r0, #20]
 800d05a:	6103      	str	r3, [r0, #16]
 800d05c:	bd10      	pop	{r4, pc}
 800d05e:	bf00      	nop
 800d060:	0800de54 	.word	0x0800de54
 800d064:	0800de65 	.word	0x0800de65

0800d068 <__multiply>:
 800d068:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d06c:	4617      	mov	r7, r2
 800d06e:	690a      	ldr	r2, [r1, #16]
 800d070:	693b      	ldr	r3, [r7, #16]
 800d072:	429a      	cmp	r2, r3
 800d074:	bfa8      	it	ge
 800d076:	463b      	movge	r3, r7
 800d078:	4689      	mov	r9, r1
 800d07a:	bfa4      	itt	ge
 800d07c:	460f      	movge	r7, r1
 800d07e:	4699      	movge	r9, r3
 800d080:	693d      	ldr	r5, [r7, #16]
 800d082:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800d086:	68bb      	ldr	r3, [r7, #8]
 800d088:	6879      	ldr	r1, [r7, #4]
 800d08a:	eb05 060a 	add.w	r6, r5, sl
 800d08e:	42b3      	cmp	r3, r6
 800d090:	b085      	sub	sp, #20
 800d092:	bfb8      	it	lt
 800d094:	3101      	addlt	r1, #1
 800d096:	f7ff fedd 	bl	800ce54 <_Balloc>
 800d09a:	b930      	cbnz	r0, 800d0aa <__multiply+0x42>
 800d09c:	4602      	mov	r2, r0
 800d09e:	4b41      	ldr	r3, [pc, #260]	@ (800d1a4 <__multiply+0x13c>)
 800d0a0:	4841      	ldr	r0, [pc, #260]	@ (800d1a8 <__multiply+0x140>)
 800d0a2:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800d0a6:	f7fe f95b 	bl	800b360 <__assert_func>
 800d0aa:	f100 0414 	add.w	r4, r0, #20
 800d0ae:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800d0b2:	4623      	mov	r3, r4
 800d0b4:	2200      	movs	r2, #0
 800d0b6:	4573      	cmp	r3, lr
 800d0b8:	d320      	bcc.n	800d0fc <__multiply+0x94>
 800d0ba:	f107 0814 	add.w	r8, r7, #20
 800d0be:	f109 0114 	add.w	r1, r9, #20
 800d0c2:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800d0c6:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800d0ca:	9302      	str	r3, [sp, #8]
 800d0cc:	1beb      	subs	r3, r5, r7
 800d0ce:	3b15      	subs	r3, #21
 800d0d0:	f023 0303 	bic.w	r3, r3, #3
 800d0d4:	3304      	adds	r3, #4
 800d0d6:	3715      	adds	r7, #21
 800d0d8:	42bd      	cmp	r5, r7
 800d0da:	bf38      	it	cc
 800d0dc:	2304      	movcc	r3, #4
 800d0de:	9301      	str	r3, [sp, #4]
 800d0e0:	9b02      	ldr	r3, [sp, #8]
 800d0e2:	9103      	str	r1, [sp, #12]
 800d0e4:	428b      	cmp	r3, r1
 800d0e6:	d80c      	bhi.n	800d102 <__multiply+0x9a>
 800d0e8:	2e00      	cmp	r6, #0
 800d0ea:	dd03      	ble.n	800d0f4 <__multiply+0x8c>
 800d0ec:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800d0f0:	2b00      	cmp	r3, #0
 800d0f2:	d055      	beq.n	800d1a0 <__multiply+0x138>
 800d0f4:	6106      	str	r6, [r0, #16]
 800d0f6:	b005      	add	sp, #20
 800d0f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d0fc:	f843 2b04 	str.w	r2, [r3], #4
 800d100:	e7d9      	b.n	800d0b6 <__multiply+0x4e>
 800d102:	f8b1 a000 	ldrh.w	sl, [r1]
 800d106:	f1ba 0f00 	cmp.w	sl, #0
 800d10a:	d01f      	beq.n	800d14c <__multiply+0xe4>
 800d10c:	46c4      	mov	ip, r8
 800d10e:	46a1      	mov	r9, r4
 800d110:	2700      	movs	r7, #0
 800d112:	f85c 2b04 	ldr.w	r2, [ip], #4
 800d116:	f8d9 3000 	ldr.w	r3, [r9]
 800d11a:	fa1f fb82 	uxth.w	fp, r2
 800d11e:	b29b      	uxth	r3, r3
 800d120:	fb0a 330b 	mla	r3, sl, fp, r3
 800d124:	443b      	add	r3, r7
 800d126:	f8d9 7000 	ldr.w	r7, [r9]
 800d12a:	0c12      	lsrs	r2, r2, #16
 800d12c:	0c3f      	lsrs	r7, r7, #16
 800d12e:	fb0a 7202 	mla	r2, sl, r2, r7
 800d132:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800d136:	b29b      	uxth	r3, r3
 800d138:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d13c:	4565      	cmp	r5, ip
 800d13e:	f849 3b04 	str.w	r3, [r9], #4
 800d142:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800d146:	d8e4      	bhi.n	800d112 <__multiply+0xaa>
 800d148:	9b01      	ldr	r3, [sp, #4]
 800d14a:	50e7      	str	r7, [r4, r3]
 800d14c:	9b03      	ldr	r3, [sp, #12]
 800d14e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800d152:	3104      	adds	r1, #4
 800d154:	f1b9 0f00 	cmp.w	r9, #0
 800d158:	d020      	beq.n	800d19c <__multiply+0x134>
 800d15a:	6823      	ldr	r3, [r4, #0]
 800d15c:	4647      	mov	r7, r8
 800d15e:	46a4      	mov	ip, r4
 800d160:	f04f 0a00 	mov.w	sl, #0
 800d164:	f8b7 b000 	ldrh.w	fp, [r7]
 800d168:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800d16c:	fb09 220b 	mla	r2, r9, fp, r2
 800d170:	4452      	add	r2, sl
 800d172:	b29b      	uxth	r3, r3
 800d174:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d178:	f84c 3b04 	str.w	r3, [ip], #4
 800d17c:	f857 3b04 	ldr.w	r3, [r7], #4
 800d180:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d184:	f8bc 3000 	ldrh.w	r3, [ip]
 800d188:	fb09 330a 	mla	r3, r9, sl, r3
 800d18c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800d190:	42bd      	cmp	r5, r7
 800d192:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d196:	d8e5      	bhi.n	800d164 <__multiply+0xfc>
 800d198:	9a01      	ldr	r2, [sp, #4]
 800d19a:	50a3      	str	r3, [r4, r2]
 800d19c:	3404      	adds	r4, #4
 800d19e:	e79f      	b.n	800d0e0 <__multiply+0x78>
 800d1a0:	3e01      	subs	r6, #1
 800d1a2:	e7a1      	b.n	800d0e8 <__multiply+0x80>
 800d1a4:	0800de54 	.word	0x0800de54
 800d1a8:	0800de65 	.word	0x0800de65

0800d1ac <__pow5mult>:
 800d1ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d1b0:	4615      	mov	r5, r2
 800d1b2:	f012 0203 	ands.w	r2, r2, #3
 800d1b6:	4607      	mov	r7, r0
 800d1b8:	460e      	mov	r6, r1
 800d1ba:	d007      	beq.n	800d1cc <__pow5mult+0x20>
 800d1bc:	4c25      	ldr	r4, [pc, #148]	@ (800d254 <__pow5mult+0xa8>)
 800d1be:	3a01      	subs	r2, #1
 800d1c0:	2300      	movs	r3, #0
 800d1c2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d1c6:	f7ff fea7 	bl	800cf18 <__multadd>
 800d1ca:	4606      	mov	r6, r0
 800d1cc:	10ad      	asrs	r5, r5, #2
 800d1ce:	d03d      	beq.n	800d24c <__pow5mult+0xa0>
 800d1d0:	69fc      	ldr	r4, [r7, #28]
 800d1d2:	b97c      	cbnz	r4, 800d1f4 <__pow5mult+0x48>
 800d1d4:	2010      	movs	r0, #16
 800d1d6:	f7fe f8e1 	bl	800b39c <malloc>
 800d1da:	4602      	mov	r2, r0
 800d1dc:	61f8      	str	r0, [r7, #28]
 800d1de:	b928      	cbnz	r0, 800d1ec <__pow5mult+0x40>
 800d1e0:	4b1d      	ldr	r3, [pc, #116]	@ (800d258 <__pow5mult+0xac>)
 800d1e2:	481e      	ldr	r0, [pc, #120]	@ (800d25c <__pow5mult+0xb0>)
 800d1e4:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800d1e8:	f7fe f8ba 	bl	800b360 <__assert_func>
 800d1ec:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d1f0:	6004      	str	r4, [r0, #0]
 800d1f2:	60c4      	str	r4, [r0, #12]
 800d1f4:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800d1f8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d1fc:	b94c      	cbnz	r4, 800d212 <__pow5mult+0x66>
 800d1fe:	f240 2171 	movw	r1, #625	@ 0x271
 800d202:	4638      	mov	r0, r7
 800d204:	f7ff ff1a 	bl	800d03c <__i2b>
 800d208:	2300      	movs	r3, #0
 800d20a:	f8c8 0008 	str.w	r0, [r8, #8]
 800d20e:	4604      	mov	r4, r0
 800d210:	6003      	str	r3, [r0, #0]
 800d212:	f04f 0900 	mov.w	r9, #0
 800d216:	07eb      	lsls	r3, r5, #31
 800d218:	d50a      	bpl.n	800d230 <__pow5mult+0x84>
 800d21a:	4631      	mov	r1, r6
 800d21c:	4622      	mov	r2, r4
 800d21e:	4638      	mov	r0, r7
 800d220:	f7ff ff22 	bl	800d068 <__multiply>
 800d224:	4631      	mov	r1, r6
 800d226:	4680      	mov	r8, r0
 800d228:	4638      	mov	r0, r7
 800d22a:	f7ff fe53 	bl	800ced4 <_Bfree>
 800d22e:	4646      	mov	r6, r8
 800d230:	106d      	asrs	r5, r5, #1
 800d232:	d00b      	beq.n	800d24c <__pow5mult+0xa0>
 800d234:	6820      	ldr	r0, [r4, #0]
 800d236:	b938      	cbnz	r0, 800d248 <__pow5mult+0x9c>
 800d238:	4622      	mov	r2, r4
 800d23a:	4621      	mov	r1, r4
 800d23c:	4638      	mov	r0, r7
 800d23e:	f7ff ff13 	bl	800d068 <__multiply>
 800d242:	6020      	str	r0, [r4, #0]
 800d244:	f8c0 9000 	str.w	r9, [r0]
 800d248:	4604      	mov	r4, r0
 800d24a:	e7e4      	b.n	800d216 <__pow5mult+0x6a>
 800d24c:	4630      	mov	r0, r6
 800d24e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d252:	bf00      	nop
 800d254:	0800dedc 	.word	0x0800dedc
 800d258:	0800dde5 	.word	0x0800dde5
 800d25c:	0800de65 	.word	0x0800de65

0800d260 <__lshift>:
 800d260:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d264:	460c      	mov	r4, r1
 800d266:	6849      	ldr	r1, [r1, #4]
 800d268:	6923      	ldr	r3, [r4, #16]
 800d26a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d26e:	68a3      	ldr	r3, [r4, #8]
 800d270:	4607      	mov	r7, r0
 800d272:	4691      	mov	r9, r2
 800d274:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d278:	f108 0601 	add.w	r6, r8, #1
 800d27c:	42b3      	cmp	r3, r6
 800d27e:	db0b      	blt.n	800d298 <__lshift+0x38>
 800d280:	4638      	mov	r0, r7
 800d282:	f7ff fde7 	bl	800ce54 <_Balloc>
 800d286:	4605      	mov	r5, r0
 800d288:	b948      	cbnz	r0, 800d29e <__lshift+0x3e>
 800d28a:	4602      	mov	r2, r0
 800d28c:	4b28      	ldr	r3, [pc, #160]	@ (800d330 <__lshift+0xd0>)
 800d28e:	4829      	ldr	r0, [pc, #164]	@ (800d334 <__lshift+0xd4>)
 800d290:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800d294:	f7fe f864 	bl	800b360 <__assert_func>
 800d298:	3101      	adds	r1, #1
 800d29a:	005b      	lsls	r3, r3, #1
 800d29c:	e7ee      	b.n	800d27c <__lshift+0x1c>
 800d29e:	2300      	movs	r3, #0
 800d2a0:	f100 0114 	add.w	r1, r0, #20
 800d2a4:	f100 0210 	add.w	r2, r0, #16
 800d2a8:	4618      	mov	r0, r3
 800d2aa:	4553      	cmp	r3, sl
 800d2ac:	db33      	blt.n	800d316 <__lshift+0xb6>
 800d2ae:	6920      	ldr	r0, [r4, #16]
 800d2b0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d2b4:	f104 0314 	add.w	r3, r4, #20
 800d2b8:	f019 091f 	ands.w	r9, r9, #31
 800d2bc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d2c0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800d2c4:	d02b      	beq.n	800d31e <__lshift+0xbe>
 800d2c6:	f1c9 0e20 	rsb	lr, r9, #32
 800d2ca:	468a      	mov	sl, r1
 800d2cc:	2200      	movs	r2, #0
 800d2ce:	6818      	ldr	r0, [r3, #0]
 800d2d0:	fa00 f009 	lsl.w	r0, r0, r9
 800d2d4:	4310      	orrs	r0, r2
 800d2d6:	f84a 0b04 	str.w	r0, [sl], #4
 800d2da:	f853 2b04 	ldr.w	r2, [r3], #4
 800d2de:	459c      	cmp	ip, r3
 800d2e0:	fa22 f20e 	lsr.w	r2, r2, lr
 800d2e4:	d8f3      	bhi.n	800d2ce <__lshift+0x6e>
 800d2e6:	ebac 0304 	sub.w	r3, ip, r4
 800d2ea:	3b15      	subs	r3, #21
 800d2ec:	f023 0303 	bic.w	r3, r3, #3
 800d2f0:	3304      	adds	r3, #4
 800d2f2:	f104 0015 	add.w	r0, r4, #21
 800d2f6:	4560      	cmp	r0, ip
 800d2f8:	bf88      	it	hi
 800d2fa:	2304      	movhi	r3, #4
 800d2fc:	50ca      	str	r2, [r1, r3]
 800d2fe:	b10a      	cbz	r2, 800d304 <__lshift+0xa4>
 800d300:	f108 0602 	add.w	r6, r8, #2
 800d304:	3e01      	subs	r6, #1
 800d306:	4638      	mov	r0, r7
 800d308:	612e      	str	r6, [r5, #16]
 800d30a:	4621      	mov	r1, r4
 800d30c:	f7ff fde2 	bl	800ced4 <_Bfree>
 800d310:	4628      	mov	r0, r5
 800d312:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d316:	f842 0f04 	str.w	r0, [r2, #4]!
 800d31a:	3301      	adds	r3, #1
 800d31c:	e7c5      	b.n	800d2aa <__lshift+0x4a>
 800d31e:	3904      	subs	r1, #4
 800d320:	f853 2b04 	ldr.w	r2, [r3], #4
 800d324:	f841 2f04 	str.w	r2, [r1, #4]!
 800d328:	459c      	cmp	ip, r3
 800d32a:	d8f9      	bhi.n	800d320 <__lshift+0xc0>
 800d32c:	e7ea      	b.n	800d304 <__lshift+0xa4>
 800d32e:	bf00      	nop
 800d330:	0800de54 	.word	0x0800de54
 800d334:	0800de65 	.word	0x0800de65

0800d338 <__mcmp>:
 800d338:	690a      	ldr	r2, [r1, #16]
 800d33a:	4603      	mov	r3, r0
 800d33c:	6900      	ldr	r0, [r0, #16]
 800d33e:	1a80      	subs	r0, r0, r2
 800d340:	b530      	push	{r4, r5, lr}
 800d342:	d10e      	bne.n	800d362 <__mcmp+0x2a>
 800d344:	3314      	adds	r3, #20
 800d346:	3114      	adds	r1, #20
 800d348:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800d34c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800d350:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800d354:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800d358:	4295      	cmp	r5, r2
 800d35a:	d003      	beq.n	800d364 <__mcmp+0x2c>
 800d35c:	d205      	bcs.n	800d36a <__mcmp+0x32>
 800d35e:	f04f 30ff 	mov.w	r0, #4294967295
 800d362:	bd30      	pop	{r4, r5, pc}
 800d364:	42a3      	cmp	r3, r4
 800d366:	d3f3      	bcc.n	800d350 <__mcmp+0x18>
 800d368:	e7fb      	b.n	800d362 <__mcmp+0x2a>
 800d36a:	2001      	movs	r0, #1
 800d36c:	e7f9      	b.n	800d362 <__mcmp+0x2a>
	...

0800d370 <__mdiff>:
 800d370:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d374:	4689      	mov	r9, r1
 800d376:	4606      	mov	r6, r0
 800d378:	4611      	mov	r1, r2
 800d37a:	4648      	mov	r0, r9
 800d37c:	4614      	mov	r4, r2
 800d37e:	f7ff ffdb 	bl	800d338 <__mcmp>
 800d382:	1e05      	subs	r5, r0, #0
 800d384:	d112      	bne.n	800d3ac <__mdiff+0x3c>
 800d386:	4629      	mov	r1, r5
 800d388:	4630      	mov	r0, r6
 800d38a:	f7ff fd63 	bl	800ce54 <_Balloc>
 800d38e:	4602      	mov	r2, r0
 800d390:	b928      	cbnz	r0, 800d39e <__mdiff+0x2e>
 800d392:	4b3f      	ldr	r3, [pc, #252]	@ (800d490 <__mdiff+0x120>)
 800d394:	f240 2137 	movw	r1, #567	@ 0x237
 800d398:	483e      	ldr	r0, [pc, #248]	@ (800d494 <__mdiff+0x124>)
 800d39a:	f7fd ffe1 	bl	800b360 <__assert_func>
 800d39e:	2301      	movs	r3, #1
 800d3a0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800d3a4:	4610      	mov	r0, r2
 800d3a6:	b003      	add	sp, #12
 800d3a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d3ac:	bfbc      	itt	lt
 800d3ae:	464b      	movlt	r3, r9
 800d3b0:	46a1      	movlt	r9, r4
 800d3b2:	4630      	mov	r0, r6
 800d3b4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800d3b8:	bfba      	itte	lt
 800d3ba:	461c      	movlt	r4, r3
 800d3bc:	2501      	movlt	r5, #1
 800d3be:	2500      	movge	r5, #0
 800d3c0:	f7ff fd48 	bl	800ce54 <_Balloc>
 800d3c4:	4602      	mov	r2, r0
 800d3c6:	b918      	cbnz	r0, 800d3d0 <__mdiff+0x60>
 800d3c8:	4b31      	ldr	r3, [pc, #196]	@ (800d490 <__mdiff+0x120>)
 800d3ca:	f240 2145 	movw	r1, #581	@ 0x245
 800d3ce:	e7e3      	b.n	800d398 <__mdiff+0x28>
 800d3d0:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800d3d4:	6926      	ldr	r6, [r4, #16]
 800d3d6:	60c5      	str	r5, [r0, #12]
 800d3d8:	f109 0310 	add.w	r3, r9, #16
 800d3dc:	f109 0514 	add.w	r5, r9, #20
 800d3e0:	f104 0e14 	add.w	lr, r4, #20
 800d3e4:	f100 0b14 	add.w	fp, r0, #20
 800d3e8:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800d3ec:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800d3f0:	9301      	str	r3, [sp, #4]
 800d3f2:	46d9      	mov	r9, fp
 800d3f4:	f04f 0c00 	mov.w	ip, #0
 800d3f8:	9b01      	ldr	r3, [sp, #4]
 800d3fa:	f85e 0b04 	ldr.w	r0, [lr], #4
 800d3fe:	f853 af04 	ldr.w	sl, [r3, #4]!
 800d402:	9301      	str	r3, [sp, #4]
 800d404:	fa1f f38a 	uxth.w	r3, sl
 800d408:	4619      	mov	r1, r3
 800d40a:	b283      	uxth	r3, r0
 800d40c:	1acb      	subs	r3, r1, r3
 800d40e:	0c00      	lsrs	r0, r0, #16
 800d410:	4463      	add	r3, ip
 800d412:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800d416:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800d41a:	b29b      	uxth	r3, r3
 800d41c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800d420:	4576      	cmp	r6, lr
 800d422:	f849 3b04 	str.w	r3, [r9], #4
 800d426:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d42a:	d8e5      	bhi.n	800d3f8 <__mdiff+0x88>
 800d42c:	1b33      	subs	r3, r6, r4
 800d42e:	3b15      	subs	r3, #21
 800d430:	f023 0303 	bic.w	r3, r3, #3
 800d434:	3415      	adds	r4, #21
 800d436:	3304      	adds	r3, #4
 800d438:	42a6      	cmp	r6, r4
 800d43a:	bf38      	it	cc
 800d43c:	2304      	movcc	r3, #4
 800d43e:	441d      	add	r5, r3
 800d440:	445b      	add	r3, fp
 800d442:	461e      	mov	r6, r3
 800d444:	462c      	mov	r4, r5
 800d446:	4544      	cmp	r4, r8
 800d448:	d30e      	bcc.n	800d468 <__mdiff+0xf8>
 800d44a:	f108 0103 	add.w	r1, r8, #3
 800d44e:	1b49      	subs	r1, r1, r5
 800d450:	f021 0103 	bic.w	r1, r1, #3
 800d454:	3d03      	subs	r5, #3
 800d456:	45a8      	cmp	r8, r5
 800d458:	bf38      	it	cc
 800d45a:	2100      	movcc	r1, #0
 800d45c:	440b      	add	r3, r1
 800d45e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d462:	b191      	cbz	r1, 800d48a <__mdiff+0x11a>
 800d464:	6117      	str	r7, [r2, #16]
 800d466:	e79d      	b.n	800d3a4 <__mdiff+0x34>
 800d468:	f854 1b04 	ldr.w	r1, [r4], #4
 800d46c:	46e6      	mov	lr, ip
 800d46e:	0c08      	lsrs	r0, r1, #16
 800d470:	fa1c fc81 	uxtah	ip, ip, r1
 800d474:	4471      	add	r1, lr
 800d476:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800d47a:	b289      	uxth	r1, r1
 800d47c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800d480:	f846 1b04 	str.w	r1, [r6], #4
 800d484:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d488:	e7dd      	b.n	800d446 <__mdiff+0xd6>
 800d48a:	3f01      	subs	r7, #1
 800d48c:	e7e7      	b.n	800d45e <__mdiff+0xee>
 800d48e:	bf00      	nop
 800d490:	0800de54 	.word	0x0800de54
 800d494:	0800de65 	.word	0x0800de65

0800d498 <__d2b>:
 800d498:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800d49c:	460f      	mov	r7, r1
 800d49e:	2101      	movs	r1, #1
 800d4a0:	ec59 8b10 	vmov	r8, r9, d0
 800d4a4:	4616      	mov	r6, r2
 800d4a6:	f7ff fcd5 	bl	800ce54 <_Balloc>
 800d4aa:	4604      	mov	r4, r0
 800d4ac:	b930      	cbnz	r0, 800d4bc <__d2b+0x24>
 800d4ae:	4602      	mov	r2, r0
 800d4b0:	4b23      	ldr	r3, [pc, #140]	@ (800d540 <__d2b+0xa8>)
 800d4b2:	4824      	ldr	r0, [pc, #144]	@ (800d544 <__d2b+0xac>)
 800d4b4:	f240 310f 	movw	r1, #783	@ 0x30f
 800d4b8:	f7fd ff52 	bl	800b360 <__assert_func>
 800d4bc:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800d4c0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800d4c4:	b10d      	cbz	r5, 800d4ca <__d2b+0x32>
 800d4c6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800d4ca:	9301      	str	r3, [sp, #4]
 800d4cc:	f1b8 0300 	subs.w	r3, r8, #0
 800d4d0:	d023      	beq.n	800d51a <__d2b+0x82>
 800d4d2:	4668      	mov	r0, sp
 800d4d4:	9300      	str	r3, [sp, #0]
 800d4d6:	f7ff fd84 	bl	800cfe2 <__lo0bits>
 800d4da:	e9dd 1200 	ldrd	r1, r2, [sp]
 800d4de:	b1d0      	cbz	r0, 800d516 <__d2b+0x7e>
 800d4e0:	f1c0 0320 	rsb	r3, r0, #32
 800d4e4:	fa02 f303 	lsl.w	r3, r2, r3
 800d4e8:	430b      	orrs	r3, r1
 800d4ea:	40c2      	lsrs	r2, r0
 800d4ec:	6163      	str	r3, [r4, #20]
 800d4ee:	9201      	str	r2, [sp, #4]
 800d4f0:	9b01      	ldr	r3, [sp, #4]
 800d4f2:	61a3      	str	r3, [r4, #24]
 800d4f4:	2b00      	cmp	r3, #0
 800d4f6:	bf0c      	ite	eq
 800d4f8:	2201      	moveq	r2, #1
 800d4fa:	2202      	movne	r2, #2
 800d4fc:	6122      	str	r2, [r4, #16]
 800d4fe:	b1a5      	cbz	r5, 800d52a <__d2b+0x92>
 800d500:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800d504:	4405      	add	r5, r0
 800d506:	603d      	str	r5, [r7, #0]
 800d508:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800d50c:	6030      	str	r0, [r6, #0]
 800d50e:	4620      	mov	r0, r4
 800d510:	b003      	add	sp, #12
 800d512:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d516:	6161      	str	r1, [r4, #20]
 800d518:	e7ea      	b.n	800d4f0 <__d2b+0x58>
 800d51a:	a801      	add	r0, sp, #4
 800d51c:	f7ff fd61 	bl	800cfe2 <__lo0bits>
 800d520:	9b01      	ldr	r3, [sp, #4]
 800d522:	6163      	str	r3, [r4, #20]
 800d524:	3020      	adds	r0, #32
 800d526:	2201      	movs	r2, #1
 800d528:	e7e8      	b.n	800d4fc <__d2b+0x64>
 800d52a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800d52e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800d532:	6038      	str	r0, [r7, #0]
 800d534:	6918      	ldr	r0, [r3, #16]
 800d536:	f7ff fd35 	bl	800cfa4 <__hi0bits>
 800d53a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800d53e:	e7e5      	b.n	800d50c <__d2b+0x74>
 800d540:	0800de54 	.word	0x0800de54
 800d544:	0800de65 	.word	0x0800de65

0800d548 <__sfputc_r>:
 800d548:	6893      	ldr	r3, [r2, #8]
 800d54a:	3b01      	subs	r3, #1
 800d54c:	2b00      	cmp	r3, #0
 800d54e:	b410      	push	{r4}
 800d550:	6093      	str	r3, [r2, #8]
 800d552:	da08      	bge.n	800d566 <__sfputc_r+0x1e>
 800d554:	6994      	ldr	r4, [r2, #24]
 800d556:	42a3      	cmp	r3, r4
 800d558:	db01      	blt.n	800d55e <__sfputc_r+0x16>
 800d55a:	290a      	cmp	r1, #10
 800d55c:	d103      	bne.n	800d566 <__sfputc_r+0x1e>
 800d55e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d562:	f000 b9df 	b.w	800d924 <__swbuf_r>
 800d566:	6813      	ldr	r3, [r2, #0]
 800d568:	1c58      	adds	r0, r3, #1
 800d56a:	6010      	str	r0, [r2, #0]
 800d56c:	7019      	strb	r1, [r3, #0]
 800d56e:	4608      	mov	r0, r1
 800d570:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d574:	4770      	bx	lr

0800d576 <__sfputs_r>:
 800d576:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d578:	4606      	mov	r6, r0
 800d57a:	460f      	mov	r7, r1
 800d57c:	4614      	mov	r4, r2
 800d57e:	18d5      	adds	r5, r2, r3
 800d580:	42ac      	cmp	r4, r5
 800d582:	d101      	bne.n	800d588 <__sfputs_r+0x12>
 800d584:	2000      	movs	r0, #0
 800d586:	e007      	b.n	800d598 <__sfputs_r+0x22>
 800d588:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d58c:	463a      	mov	r2, r7
 800d58e:	4630      	mov	r0, r6
 800d590:	f7ff ffda 	bl	800d548 <__sfputc_r>
 800d594:	1c43      	adds	r3, r0, #1
 800d596:	d1f3      	bne.n	800d580 <__sfputs_r+0xa>
 800d598:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800d59c <_vfiprintf_r>:
 800d59c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d5a0:	460d      	mov	r5, r1
 800d5a2:	b09d      	sub	sp, #116	@ 0x74
 800d5a4:	4614      	mov	r4, r2
 800d5a6:	4698      	mov	r8, r3
 800d5a8:	4606      	mov	r6, r0
 800d5aa:	b118      	cbz	r0, 800d5b4 <_vfiprintf_r+0x18>
 800d5ac:	6a03      	ldr	r3, [r0, #32]
 800d5ae:	b90b      	cbnz	r3, 800d5b4 <_vfiprintf_r+0x18>
 800d5b0:	f7fe fc8c 	bl	800becc <__sinit>
 800d5b4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d5b6:	07d9      	lsls	r1, r3, #31
 800d5b8:	d405      	bmi.n	800d5c6 <_vfiprintf_r+0x2a>
 800d5ba:	89ab      	ldrh	r3, [r5, #12]
 800d5bc:	059a      	lsls	r2, r3, #22
 800d5be:	d402      	bmi.n	800d5c6 <_vfiprintf_r+0x2a>
 800d5c0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d5c2:	f7fe fd9c 	bl	800c0fe <__retarget_lock_acquire_recursive>
 800d5c6:	89ab      	ldrh	r3, [r5, #12]
 800d5c8:	071b      	lsls	r3, r3, #28
 800d5ca:	d501      	bpl.n	800d5d0 <_vfiprintf_r+0x34>
 800d5cc:	692b      	ldr	r3, [r5, #16]
 800d5ce:	b99b      	cbnz	r3, 800d5f8 <_vfiprintf_r+0x5c>
 800d5d0:	4629      	mov	r1, r5
 800d5d2:	4630      	mov	r0, r6
 800d5d4:	f000 f9e4 	bl	800d9a0 <__swsetup_r>
 800d5d8:	b170      	cbz	r0, 800d5f8 <_vfiprintf_r+0x5c>
 800d5da:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d5dc:	07dc      	lsls	r4, r3, #31
 800d5de:	d504      	bpl.n	800d5ea <_vfiprintf_r+0x4e>
 800d5e0:	f04f 30ff 	mov.w	r0, #4294967295
 800d5e4:	b01d      	add	sp, #116	@ 0x74
 800d5e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d5ea:	89ab      	ldrh	r3, [r5, #12]
 800d5ec:	0598      	lsls	r0, r3, #22
 800d5ee:	d4f7      	bmi.n	800d5e0 <_vfiprintf_r+0x44>
 800d5f0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d5f2:	f7fe fd85 	bl	800c100 <__retarget_lock_release_recursive>
 800d5f6:	e7f3      	b.n	800d5e0 <_vfiprintf_r+0x44>
 800d5f8:	2300      	movs	r3, #0
 800d5fa:	9309      	str	r3, [sp, #36]	@ 0x24
 800d5fc:	2320      	movs	r3, #32
 800d5fe:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d602:	f8cd 800c 	str.w	r8, [sp, #12]
 800d606:	2330      	movs	r3, #48	@ 0x30
 800d608:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800d7b8 <_vfiprintf_r+0x21c>
 800d60c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d610:	f04f 0901 	mov.w	r9, #1
 800d614:	4623      	mov	r3, r4
 800d616:	469a      	mov	sl, r3
 800d618:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d61c:	b10a      	cbz	r2, 800d622 <_vfiprintf_r+0x86>
 800d61e:	2a25      	cmp	r2, #37	@ 0x25
 800d620:	d1f9      	bne.n	800d616 <_vfiprintf_r+0x7a>
 800d622:	ebba 0b04 	subs.w	fp, sl, r4
 800d626:	d00b      	beq.n	800d640 <_vfiprintf_r+0xa4>
 800d628:	465b      	mov	r3, fp
 800d62a:	4622      	mov	r2, r4
 800d62c:	4629      	mov	r1, r5
 800d62e:	4630      	mov	r0, r6
 800d630:	f7ff ffa1 	bl	800d576 <__sfputs_r>
 800d634:	3001      	adds	r0, #1
 800d636:	f000 80a7 	beq.w	800d788 <_vfiprintf_r+0x1ec>
 800d63a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d63c:	445a      	add	r2, fp
 800d63e:	9209      	str	r2, [sp, #36]	@ 0x24
 800d640:	f89a 3000 	ldrb.w	r3, [sl]
 800d644:	2b00      	cmp	r3, #0
 800d646:	f000 809f 	beq.w	800d788 <_vfiprintf_r+0x1ec>
 800d64a:	2300      	movs	r3, #0
 800d64c:	f04f 32ff 	mov.w	r2, #4294967295
 800d650:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d654:	f10a 0a01 	add.w	sl, sl, #1
 800d658:	9304      	str	r3, [sp, #16]
 800d65a:	9307      	str	r3, [sp, #28]
 800d65c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d660:	931a      	str	r3, [sp, #104]	@ 0x68
 800d662:	4654      	mov	r4, sl
 800d664:	2205      	movs	r2, #5
 800d666:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d66a:	4853      	ldr	r0, [pc, #332]	@ (800d7b8 <_vfiprintf_r+0x21c>)
 800d66c:	f7f2 fdb0 	bl	80001d0 <memchr>
 800d670:	9a04      	ldr	r2, [sp, #16]
 800d672:	b9d8      	cbnz	r0, 800d6ac <_vfiprintf_r+0x110>
 800d674:	06d1      	lsls	r1, r2, #27
 800d676:	bf44      	itt	mi
 800d678:	2320      	movmi	r3, #32
 800d67a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d67e:	0713      	lsls	r3, r2, #28
 800d680:	bf44      	itt	mi
 800d682:	232b      	movmi	r3, #43	@ 0x2b
 800d684:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d688:	f89a 3000 	ldrb.w	r3, [sl]
 800d68c:	2b2a      	cmp	r3, #42	@ 0x2a
 800d68e:	d015      	beq.n	800d6bc <_vfiprintf_r+0x120>
 800d690:	9a07      	ldr	r2, [sp, #28]
 800d692:	4654      	mov	r4, sl
 800d694:	2000      	movs	r0, #0
 800d696:	f04f 0c0a 	mov.w	ip, #10
 800d69a:	4621      	mov	r1, r4
 800d69c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d6a0:	3b30      	subs	r3, #48	@ 0x30
 800d6a2:	2b09      	cmp	r3, #9
 800d6a4:	d94b      	bls.n	800d73e <_vfiprintf_r+0x1a2>
 800d6a6:	b1b0      	cbz	r0, 800d6d6 <_vfiprintf_r+0x13a>
 800d6a8:	9207      	str	r2, [sp, #28]
 800d6aa:	e014      	b.n	800d6d6 <_vfiprintf_r+0x13a>
 800d6ac:	eba0 0308 	sub.w	r3, r0, r8
 800d6b0:	fa09 f303 	lsl.w	r3, r9, r3
 800d6b4:	4313      	orrs	r3, r2
 800d6b6:	9304      	str	r3, [sp, #16]
 800d6b8:	46a2      	mov	sl, r4
 800d6ba:	e7d2      	b.n	800d662 <_vfiprintf_r+0xc6>
 800d6bc:	9b03      	ldr	r3, [sp, #12]
 800d6be:	1d19      	adds	r1, r3, #4
 800d6c0:	681b      	ldr	r3, [r3, #0]
 800d6c2:	9103      	str	r1, [sp, #12]
 800d6c4:	2b00      	cmp	r3, #0
 800d6c6:	bfbb      	ittet	lt
 800d6c8:	425b      	neglt	r3, r3
 800d6ca:	f042 0202 	orrlt.w	r2, r2, #2
 800d6ce:	9307      	strge	r3, [sp, #28]
 800d6d0:	9307      	strlt	r3, [sp, #28]
 800d6d2:	bfb8      	it	lt
 800d6d4:	9204      	strlt	r2, [sp, #16]
 800d6d6:	7823      	ldrb	r3, [r4, #0]
 800d6d8:	2b2e      	cmp	r3, #46	@ 0x2e
 800d6da:	d10a      	bne.n	800d6f2 <_vfiprintf_r+0x156>
 800d6dc:	7863      	ldrb	r3, [r4, #1]
 800d6de:	2b2a      	cmp	r3, #42	@ 0x2a
 800d6e0:	d132      	bne.n	800d748 <_vfiprintf_r+0x1ac>
 800d6e2:	9b03      	ldr	r3, [sp, #12]
 800d6e4:	1d1a      	adds	r2, r3, #4
 800d6e6:	681b      	ldr	r3, [r3, #0]
 800d6e8:	9203      	str	r2, [sp, #12]
 800d6ea:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d6ee:	3402      	adds	r4, #2
 800d6f0:	9305      	str	r3, [sp, #20]
 800d6f2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800d7c8 <_vfiprintf_r+0x22c>
 800d6f6:	7821      	ldrb	r1, [r4, #0]
 800d6f8:	2203      	movs	r2, #3
 800d6fa:	4650      	mov	r0, sl
 800d6fc:	f7f2 fd68 	bl	80001d0 <memchr>
 800d700:	b138      	cbz	r0, 800d712 <_vfiprintf_r+0x176>
 800d702:	9b04      	ldr	r3, [sp, #16]
 800d704:	eba0 000a 	sub.w	r0, r0, sl
 800d708:	2240      	movs	r2, #64	@ 0x40
 800d70a:	4082      	lsls	r2, r0
 800d70c:	4313      	orrs	r3, r2
 800d70e:	3401      	adds	r4, #1
 800d710:	9304      	str	r3, [sp, #16]
 800d712:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d716:	4829      	ldr	r0, [pc, #164]	@ (800d7bc <_vfiprintf_r+0x220>)
 800d718:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d71c:	2206      	movs	r2, #6
 800d71e:	f7f2 fd57 	bl	80001d0 <memchr>
 800d722:	2800      	cmp	r0, #0
 800d724:	d03f      	beq.n	800d7a6 <_vfiprintf_r+0x20a>
 800d726:	4b26      	ldr	r3, [pc, #152]	@ (800d7c0 <_vfiprintf_r+0x224>)
 800d728:	bb1b      	cbnz	r3, 800d772 <_vfiprintf_r+0x1d6>
 800d72a:	9b03      	ldr	r3, [sp, #12]
 800d72c:	3307      	adds	r3, #7
 800d72e:	f023 0307 	bic.w	r3, r3, #7
 800d732:	3308      	adds	r3, #8
 800d734:	9303      	str	r3, [sp, #12]
 800d736:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d738:	443b      	add	r3, r7
 800d73a:	9309      	str	r3, [sp, #36]	@ 0x24
 800d73c:	e76a      	b.n	800d614 <_vfiprintf_r+0x78>
 800d73e:	fb0c 3202 	mla	r2, ip, r2, r3
 800d742:	460c      	mov	r4, r1
 800d744:	2001      	movs	r0, #1
 800d746:	e7a8      	b.n	800d69a <_vfiprintf_r+0xfe>
 800d748:	2300      	movs	r3, #0
 800d74a:	3401      	adds	r4, #1
 800d74c:	9305      	str	r3, [sp, #20]
 800d74e:	4619      	mov	r1, r3
 800d750:	f04f 0c0a 	mov.w	ip, #10
 800d754:	4620      	mov	r0, r4
 800d756:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d75a:	3a30      	subs	r2, #48	@ 0x30
 800d75c:	2a09      	cmp	r2, #9
 800d75e:	d903      	bls.n	800d768 <_vfiprintf_r+0x1cc>
 800d760:	2b00      	cmp	r3, #0
 800d762:	d0c6      	beq.n	800d6f2 <_vfiprintf_r+0x156>
 800d764:	9105      	str	r1, [sp, #20]
 800d766:	e7c4      	b.n	800d6f2 <_vfiprintf_r+0x156>
 800d768:	fb0c 2101 	mla	r1, ip, r1, r2
 800d76c:	4604      	mov	r4, r0
 800d76e:	2301      	movs	r3, #1
 800d770:	e7f0      	b.n	800d754 <_vfiprintf_r+0x1b8>
 800d772:	ab03      	add	r3, sp, #12
 800d774:	9300      	str	r3, [sp, #0]
 800d776:	462a      	mov	r2, r5
 800d778:	4b12      	ldr	r3, [pc, #72]	@ (800d7c4 <_vfiprintf_r+0x228>)
 800d77a:	a904      	add	r1, sp, #16
 800d77c:	4630      	mov	r0, r6
 800d77e:	f7fd ff63 	bl	800b648 <_printf_float>
 800d782:	4607      	mov	r7, r0
 800d784:	1c78      	adds	r0, r7, #1
 800d786:	d1d6      	bne.n	800d736 <_vfiprintf_r+0x19a>
 800d788:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d78a:	07d9      	lsls	r1, r3, #31
 800d78c:	d405      	bmi.n	800d79a <_vfiprintf_r+0x1fe>
 800d78e:	89ab      	ldrh	r3, [r5, #12]
 800d790:	059a      	lsls	r2, r3, #22
 800d792:	d402      	bmi.n	800d79a <_vfiprintf_r+0x1fe>
 800d794:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d796:	f7fe fcb3 	bl	800c100 <__retarget_lock_release_recursive>
 800d79a:	89ab      	ldrh	r3, [r5, #12]
 800d79c:	065b      	lsls	r3, r3, #25
 800d79e:	f53f af1f 	bmi.w	800d5e0 <_vfiprintf_r+0x44>
 800d7a2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d7a4:	e71e      	b.n	800d5e4 <_vfiprintf_r+0x48>
 800d7a6:	ab03      	add	r3, sp, #12
 800d7a8:	9300      	str	r3, [sp, #0]
 800d7aa:	462a      	mov	r2, r5
 800d7ac:	4b05      	ldr	r3, [pc, #20]	@ (800d7c4 <_vfiprintf_r+0x228>)
 800d7ae:	a904      	add	r1, sp, #16
 800d7b0:	4630      	mov	r0, r6
 800d7b2:	f7fe f9e1 	bl	800bb78 <_printf_i>
 800d7b6:	e7e4      	b.n	800d782 <_vfiprintf_r+0x1e6>
 800d7b8:	0800debe 	.word	0x0800debe
 800d7bc:	0800dec8 	.word	0x0800dec8
 800d7c0:	0800b649 	.word	0x0800b649
 800d7c4:	0800d577 	.word	0x0800d577
 800d7c8:	0800dec4 	.word	0x0800dec4

0800d7cc <__sflush_r>:
 800d7cc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d7d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d7d4:	0716      	lsls	r6, r2, #28
 800d7d6:	4605      	mov	r5, r0
 800d7d8:	460c      	mov	r4, r1
 800d7da:	d454      	bmi.n	800d886 <__sflush_r+0xba>
 800d7dc:	684b      	ldr	r3, [r1, #4]
 800d7de:	2b00      	cmp	r3, #0
 800d7e0:	dc02      	bgt.n	800d7e8 <__sflush_r+0x1c>
 800d7e2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800d7e4:	2b00      	cmp	r3, #0
 800d7e6:	dd48      	ble.n	800d87a <__sflush_r+0xae>
 800d7e8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d7ea:	2e00      	cmp	r6, #0
 800d7ec:	d045      	beq.n	800d87a <__sflush_r+0xae>
 800d7ee:	2300      	movs	r3, #0
 800d7f0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800d7f4:	682f      	ldr	r7, [r5, #0]
 800d7f6:	6a21      	ldr	r1, [r4, #32]
 800d7f8:	602b      	str	r3, [r5, #0]
 800d7fa:	d030      	beq.n	800d85e <__sflush_r+0x92>
 800d7fc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800d7fe:	89a3      	ldrh	r3, [r4, #12]
 800d800:	0759      	lsls	r1, r3, #29
 800d802:	d505      	bpl.n	800d810 <__sflush_r+0x44>
 800d804:	6863      	ldr	r3, [r4, #4]
 800d806:	1ad2      	subs	r2, r2, r3
 800d808:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800d80a:	b10b      	cbz	r3, 800d810 <__sflush_r+0x44>
 800d80c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800d80e:	1ad2      	subs	r2, r2, r3
 800d810:	2300      	movs	r3, #0
 800d812:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d814:	6a21      	ldr	r1, [r4, #32]
 800d816:	4628      	mov	r0, r5
 800d818:	47b0      	blx	r6
 800d81a:	1c43      	adds	r3, r0, #1
 800d81c:	89a3      	ldrh	r3, [r4, #12]
 800d81e:	d106      	bne.n	800d82e <__sflush_r+0x62>
 800d820:	6829      	ldr	r1, [r5, #0]
 800d822:	291d      	cmp	r1, #29
 800d824:	d82b      	bhi.n	800d87e <__sflush_r+0xb2>
 800d826:	4a2a      	ldr	r2, [pc, #168]	@ (800d8d0 <__sflush_r+0x104>)
 800d828:	40ca      	lsrs	r2, r1
 800d82a:	07d6      	lsls	r6, r2, #31
 800d82c:	d527      	bpl.n	800d87e <__sflush_r+0xb2>
 800d82e:	2200      	movs	r2, #0
 800d830:	6062      	str	r2, [r4, #4]
 800d832:	04d9      	lsls	r1, r3, #19
 800d834:	6922      	ldr	r2, [r4, #16]
 800d836:	6022      	str	r2, [r4, #0]
 800d838:	d504      	bpl.n	800d844 <__sflush_r+0x78>
 800d83a:	1c42      	adds	r2, r0, #1
 800d83c:	d101      	bne.n	800d842 <__sflush_r+0x76>
 800d83e:	682b      	ldr	r3, [r5, #0]
 800d840:	b903      	cbnz	r3, 800d844 <__sflush_r+0x78>
 800d842:	6560      	str	r0, [r4, #84]	@ 0x54
 800d844:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d846:	602f      	str	r7, [r5, #0]
 800d848:	b1b9      	cbz	r1, 800d87a <__sflush_r+0xae>
 800d84a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d84e:	4299      	cmp	r1, r3
 800d850:	d002      	beq.n	800d858 <__sflush_r+0x8c>
 800d852:	4628      	mov	r0, r5
 800d854:	f7ff fab4 	bl	800cdc0 <_free_r>
 800d858:	2300      	movs	r3, #0
 800d85a:	6363      	str	r3, [r4, #52]	@ 0x34
 800d85c:	e00d      	b.n	800d87a <__sflush_r+0xae>
 800d85e:	2301      	movs	r3, #1
 800d860:	4628      	mov	r0, r5
 800d862:	47b0      	blx	r6
 800d864:	4602      	mov	r2, r0
 800d866:	1c50      	adds	r0, r2, #1
 800d868:	d1c9      	bne.n	800d7fe <__sflush_r+0x32>
 800d86a:	682b      	ldr	r3, [r5, #0]
 800d86c:	2b00      	cmp	r3, #0
 800d86e:	d0c6      	beq.n	800d7fe <__sflush_r+0x32>
 800d870:	2b1d      	cmp	r3, #29
 800d872:	d001      	beq.n	800d878 <__sflush_r+0xac>
 800d874:	2b16      	cmp	r3, #22
 800d876:	d11e      	bne.n	800d8b6 <__sflush_r+0xea>
 800d878:	602f      	str	r7, [r5, #0]
 800d87a:	2000      	movs	r0, #0
 800d87c:	e022      	b.n	800d8c4 <__sflush_r+0xf8>
 800d87e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d882:	b21b      	sxth	r3, r3
 800d884:	e01b      	b.n	800d8be <__sflush_r+0xf2>
 800d886:	690f      	ldr	r7, [r1, #16]
 800d888:	2f00      	cmp	r7, #0
 800d88a:	d0f6      	beq.n	800d87a <__sflush_r+0xae>
 800d88c:	0793      	lsls	r3, r2, #30
 800d88e:	680e      	ldr	r6, [r1, #0]
 800d890:	bf08      	it	eq
 800d892:	694b      	ldreq	r3, [r1, #20]
 800d894:	600f      	str	r7, [r1, #0]
 800d896:	bf18      	it	ne
 800d898:	2300      	movne	r3, #0
 800d89a:	eba6 0807 	sub.w	r8, r6, r7
 800d89e:	608b      	str	r3, [r1, #8]
 800d8a0:	f1b8 0f00 	cmp.w	r8, #0
 800d8a4:	dde9      	ble.n	800d87a <__sflush_r+0xae>
 800d8a6:	6a21      	ldr	r1, [r4, #32]
 800d8a8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800d8aa:	4643      	mov	r3, r8
 800d8ac:	463a      	mov	r2, r7
 800d8ae:	4628      	mov	r0, r5
 800d8b0:	47b0      	blx	r6
 800d8b2:	2800      	cmp	r0, #0
 800d8b4:	dc08      	bgt.n	800d8c8 <__sflush_r+0xfc>
 800d8b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d8ba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d8be:	81a3      	strh	r3, [r4, #12]
 800d8c0:	f04f 30ff 	mov.w	r0, #4294967295
 800d8c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d8c8:	4407      	add	r7, r0
 800d8ca:	eba8 0800 	sub.w	r8, r8, r0
 800d8ce:	e7e7      	b.n	800d8a0 <__sflush_r+0xd4>
 800d8d0:	20400001 	.word	0x20400001

0800d8d4 <_fflush_r>:
 800d8d4:	b538      	push	{r3, r4, r5, lr}
 800d8d6:	690b      	ldr	r3, [r1, #16]
 800d8d8:	4605      	mov	r5, r0
 800d8da:	460c      	mov	r4, r1
 800d8dc:	b913      	cbnz	r3, 800d8e4 <_fflush_r+0x10>
 800d8de:	2500      	movs	r5, #0
 800d8e0:	4628      	mov	r0, r5
 800d8e2:	bd38      	pop	{r3, r4, r5, pc}
 800d8e4:	b118      	cbz	r0, 800d8ee <_fflush_r+0x1a>
 800d8e6:	6a03      	ldr	r3, [r0, #32]
 800d8e8:	b90b      	cbnz	r3, 800d8ee <_fflush_r+0x1a>
 800d8ea:	f7fe faef 	bl	800becc <__sinit>
 800d8ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d8f2:	2b00      	cmp	r3, #0
 800d8f4:	d0f3      	beq.n	800d8de <_fflush_r+0xa>
 800d8f6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800d8f8:	07d0      	lsls	r0, r2, #31
 800d8fa:	d404      	bmi.n	800d906 <_fflush_r+0x32>
 800d8fc:	0599      	lsls	r1, r3, #22
 800d8fe:	d402      	bmi.n	800d906 <_fflush_r+0x32>
 800d900:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d902:	f7fe fbfc 	bl	800c0fe <__retarget_lock_acquire_recursive>
 800d906:	4628      	mov	r0, r5
 800d908:	4621      	mov	r1, r4
 800d90a:	f7ff ff5f 	bl	800d7cc <__sflush_r>
 800d90e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d910:	07da      	lsls	r2, r3, #31
 800d912:	4605      	mov	r5, r0
 800d914:	d4e4      	bmi.n	800d8e0 <_fflush_r+0xc>
 800d916:	89a3      	ldrh	r3, [r4, #12]
 800d918:	059b      	lsls	r3, r3, #22
 800d91a:	d4e1      	bmi.n	800d8e0 <_fflush_r+0xc>
 800d91c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d91e:	f7fe fbef 	bl	800c100 <__retarget_lock_release_recursive>
 800d922:	e7dd      	b.n	800d8e0 <_fflush_r+0xc>

0800d924 <__swbuf_r>:
 800d924:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d926:	460e      	mov	r6, r1
 800d928:	4614      	mov	r4, r2
 800d92a:	4605      	mov	r5, r0
 800d92c:	b118      	cbz	r0, 800d936 <__swbuf_r+0x12>
 800d92e:	6a03      	ldr	r3, [r0, #32]
 800d930:	b90b      	cbnz	r3, 800d936 <__swbuf_r+0x12>
 800d932:	f7fe facb 	bl	800becc <__sinit>
 800d936:	69a3      	ldr	r3, [r4, #24]
 800d938:	60a3      	str	r3, [r4, #8]
 800d93a:	89a3      	ldrh	r3, [r4, #12]
 800d93c:	071a      	lsls	r2, r3, #28
 800d93e:	d501      	bpl.n	800d944 <__swbuf_r+0x20>
 800d940:	6923      	ldr	r3, [r4, #16]
 800d942:	b943      	cbnz	r3, 800d956 <__swbuf_r+0x32>
 800d944:	4621      	mov	r1, r4
 800d946:	4628      	mov	r0, r5
 800d948:	f000 f82a 	bl	800d9a0 <__swsetup_r>
 800d94c:	b118      	cbz	r0, 800d956 <__swbuf_r+0x32>
 800d94e:	f04f 37ff 	mov.w	r7, #4294967295
 800d952:	4638      	mov	r0, r7
 800d954:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d956:	6823      	ldr	r3, [r4, #0]
 800d958:	6922      	ldr	r2, [r4, #16]
 800d95a:	1a98      	subs	r0, r3, r2
 800d95c:	6963      	ldr	r3, [r4, #20]
 800d95e:	b2f6      	uxtb	r6, r6
 800d960:	4283      	cmp	r3, r0
 800d962:	4637      	mov	r7, r6
 800d964:	dc05      	bgt.n	800d972 <__swbuf_r+0x4e>
 800d966:	4621      	mov	r1, r4
 800d968:	4628      	mov	r0, r5
 800d96a:	f7ff ffb3 	bl	800d8d4 <_fflush_r>
 800d96e:	2800      	cmp	r0, #0
 800d970:	d1ed      	bne.n	800d94e <__swbuf_r+0x2a>
 800d972:	68a3      	ldr	r3, [r4, #8]
 800d974:	3b01      	subs	r3, #1
 800d976:	60a3      	str	r3, [r4, #8]
 800d978:	6823      	ldr	r3, [r4, #0]
 800d97a:	1c5a      	adds	r2, r3, #1
 800d97c:	6022      	str	r2, [r4, #0]
 800d97e:	701e      	strb	r6, [r3, #0]
 800d980:	6962      	ldr	r2, [r4, #20]
 800d982:	1c43      	adds	r3, r0, #1
 800d984:	429a      	cmp	r2, r3
 800d986:	d004      	beq.n	800d992 <__swbuf_r+0x6e>
 800d988:	89a3      	ldrh	r3, [r4, #12]
 800d98a:	07db      	lsls	r3, r3, #31
 800d98c:	d5e1      	bpl.n	800d952 <__swbuf_r+0x2e>
 800d98e:	2e0a      	cmp	r6, #10
 800d990:	d1df      	bne.n	800d952 <__swbuf_r+0x2e>
 800d992:	4621      	mov	r1, r4
 800d994:	4628      	mov	r0, r5
 800d996:	f7ff ff9d 	bl	800d8d4 <_fflush_r>
 800d99a:	2800      	cmp	r0, #0
 800d99c:	d0d9      	beq.n	800d952 <__swbuf_r+0x2e>
 800d99e:	e7d6      	b.n	800d94e <__swbuf_r+0x2a>

0800d9a0 <__swsetup_r>:
 800d9a0:	b538      	push	{r3, r4, r5, lr}
 800d9a2:	4b29      	ldr	r3, [pc, #164]	@ (800da48 <__swsetup_r+0xa8>)
 800d9a4:	4605      	mov	r5, r0
 800d9a6:	6818      	ldr	r0, [r3, #0]
 800d9a8:	460c      	mov	r4, r1
 800d9aa:	b118      	cbz	r0, 800d9b4 <__swsetup_r+0x14>
 800d9ac:	6a03      	ldr	r3, [r0, #32]
 800d9ae:	b90b      	cbnz	r3, 800d9b4 <__swsetup_r+0x14>
 800d9b0:	f7fe fa8c 	bl	800becc <__sinit>
 800d9b4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d9b8:	0719      	lsls	r1, r3, #28
 800d9ba:	d422      	bmi.n	800da02 <__swsetup_r+0x62>
 800d9bc:	06da      	lsls	r2, r3, #27
 800d9be:	d407      	bmi.n	800d9d0 <__swsetup_r+0x30>
 800d9c0:	2209      	movs	r2, #9
 800d9c2:	602a      	str	r2, [r5, #0]
 800d9c4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d9c8:	81a3      	strh	r3, [r4, #12]
 800d9ca:	f04f 30ff 	mov.w	r0, #4294967295
 800d9ce:	e033      	b.n	800da38 <__swsetup_r+0x98>
 800d9d0:	0758      	lsls	r0, r3, #29
 800d9d2:	d512      	bpl.n	800d9fa <__swsetup_r+0x5a>
 800d9d4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d9d6:	b141      	cbz	r1, 800d9ea <__swsetup_r+0x4a>
 800d9d8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d9dc:	4299      	cmp	r1, r3
 800d9de:	d002      	beq.n	800d9e6 <__swsetup_r+0x46>
 800d9e0:	4628      	mov	r0, r5
 800d9e2:	f7ff f9ed 	bl	800cdc0 <_free_r>
 800d9e6:	2300      	movs	r3, #0
 800d9e8:	6363      	str	r3, [r4, #52]	@ 0x34
 800d9ea:	89a3      	ldrh	r3, [r4, #12]
 800d9ec:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800d9f0:	81a3      	strh	r3, [r4, #12]
 800d9f2:	2300      	movs	r3, #0
 800d9f4:	6063      	str	r3, [r4, #4]
 800d9f6:	6923      	ldr	r3, [r4, #16]
 800d9f8:	6023      	str	r3, [r4, #0]
 800d9fa:	89a3      	ldrh	r3, [r4, #12]
 800d9fc:	f043 0308 	orr.w	r3, r3, #8
 800da00:	81a3      	strh	r3, [r4, #12]
 800da02:	6923      	ldr	r3, [r4, #16]
 800da04:	b94b      	cbnz	r3, 800da1a <__swsetup_r+0x7a>
 800da06:	89a3      	ldrh	r3, [r4, #12]
 800da08:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800da0c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800da10:	d003      	beq.n	800da1a <__swsetup_r+0x7a>
 800da12:	4621      	mov	r1, r4
 800da14:	4628      	mov	r0, r5
 800da16:	f000 f8c4 	bl	800dba2 <__smakebuf_r>
 800da1a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800da1e:	f013 0201 	ands.w	r2, r3, #1
 800da22:	d00a      	beq.n	800da3a <__swsetup_r+0x9a>
 800da24:	2200      	movs	r2, #0
 800da26:	60a2      	str	r2, [r4, #8]
 800da28:	6962      	ldr	r2, [r4, #20]
 800da2a:	4252      	negs	r2, r2
 800da2c:	61a2      	str	r2, [r4, #24]
 800da2e:	6922      	ldr	r2, [r4, #16]
 800da30:	b942      	cbnz	r2, 800da44 <__swsetup_r+0xa4>
 800da32:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800da36:	d1c5      	bne.n	800d9c4 <__swsetup_r+0x24>
 800da38:	bd38      	pop	{r3, r4, r5, pc}
 800da3a:	0799      	lsls	r1, r3, #30
 800da3c:	bf58      	it	pl
 800da3e:	6962      	ldrpl	r2, [r4, #20]
 800da40:	60a2      	str	r2, [r4, #8]
 800da42:	e7f4      	b.n	800da2e <__swsetup_r+0x8e>
 800da44:	2000      	movs	r0, #0
 800da46:	e7f7      	b.n	800da38 <__swsetup_r+0x98>
 800da48:	2000010c 	.word	0x2000010c

0800da4c <_raise_r>:
 800da4c:	291f      	cmp	r1, #31
 800da4e:	b538      	push	{r3, r4, r5, lr}
 800da50:	4605      	mov	r5, r0
 800da52:	460c      	mov	r4, r1
 800da54:	d904      	bls.n	800da60 <_raise_r+0x14>
 800da56:	2316      	movs	r3, #22
 800da58:	6003      	str	r3, [r0, #0]
 800da5a:	f04f 30ff 	mov.w	r0, #4294967295
 800da5e:	bd38      	pop	{r3, r4, r5, pc}
 800da60:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800da62:	b112      	cbz	r2, 800da6a <_raise_r+0x1e>
 800da64:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800da68:	b94b      	cbnz	r3, 800da7e <_raise_r+0x32>
 800da6a:	4628      	mov	r0, r5
 800da6c:	f000 f830 	bl	800dad0 <_getpid_r>
 800da70:	4622      	mov	r2, r4
 800da72:	4601      	mov	r1, r0
 800da74:	4628      	mov	r0, r5
 800da76:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800da7a:	f000 b817 	b.w	800daac <_kill_r>
 800da7e:	2b01      	cmp	r3, #1
 800da80:	d00a      	beq.n	800da98 <_raise_r+0x4c>
 800da82:	1c59      	adds	r1, r3, #1
 800da84:	d103      	bne.n	800da8e <_raise_r+0x42>
 800da86:	2316      	movs	r3, #22
 800da88:	6003      	str	r3, [r0, #0]
 800da8a:	2001      	movs	r0, #1
 800da8c:	e7e7      	b.n	800da5e <_raise_r+0x12>
 800da8e:	2100      	movs	r1, #0
 800da90:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800da94:	4620      	mov	r0, r4
 800da96:	4798      	blx	r3
 800da98:	2000      	movs	r0, #0
 800da9a:	e7e0      	b.n	800da5e <_raise_r+0x12>

0800da9c <raise>:
 800da9c:	4b02      	ldr	r3, [pc, #8]	@ (800daa8 <raise+0xc>)
 800da9e:	4601      	mov	r1, r0
 800daa0:	6818      	ldr	r0, [r3, #0]
 800daa2:	f7ff bfd3 	b.w	800da4c <_raise_r>
 800daa6:	bf00      	nop
 800daa8:	2000010c 	.word	0x2000010c

0800daac <_kill_r>:
 800daac:	b538      	push	{r3, r4, r5, lr}
 800daae:	4d07      	ldr	r5, [pc, #28]	@ (800dacc <_kill_r+0x20>)
 800dab0:	2300      	movs	r3, #0
 800dab2:	4604      	mov	r4, r0
 800dab4:	4608      	mov	r0, r1
 800dab6:	4611      	mov	r1, r2
 800dab8:	602b      	str	r3, [r5, #0]
 800daba:	f7f5 ff0d 	bl	80038d8 <_kill>
 800dabe:	1c43      	adds	r3, r0, #1
 800dac0:	d102      	bne.n	800dac8 <_kill_r+0x1c>
 800dac2:	682b      	ldr	r3, [r5, #0]
 800dac4:	b103      	cbz	r3, 800dac8 <_kill_r+0x1c>
 800dac6:	6023      	str	r3, [r4, #0]
 800dac8:	bd38      	pop	{r3, r4, r5, pc}
 800daca:	bf00      	nop
 800dacc:	200022cc 	.word	0x200022cc

0800dad0 <_getpid_r>:
 800dad0:	f7f5 befa 	b.w	80038c8 <_getpid>

0800dad4 <memcpy>:
 800dad4:	440a      	add	r2, r1
 800dad6:	4291      	cmp	r1, r2
 800dad8:	f100 33ff 	add.w	r3, r0, #4294967295
 800dadc:	d100      	bne.n	800dae0 <memcpy+0xc>
 800dade:	4770      	bx	lr
 800dae0:	b510      	push	{r4, lr}
 800dae2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800dae6:	f803 4f01 	strb.w	r4, [r3, #1]!
 800daea:	4291      	cmp	r1, r2
 800daec:	d1f9      	bne.n	800dae2 <memcpy+0xe>
 800daee:	bd10      	pop	{r4, pc}

0800daf0 <_calloc_r>:
 800daf0:	b570      	push	{r4, r5, r6, lr}
 800daf2:	fba1 5402 	umull	r5, r4, r1, r2
 800daf6:	b934      	cbnz	r4, 800db06 <_calloc_r+0x16>
 800daf8:	4629      	mov	r1, r5
 800dafa:	f7fd fc79 	bl	800b3f0 <_malloc_r>
 800dafe:	4606      	mov	r6, r0
 800db00:	b928      	cbnz	r0, 800db0e <_calloc_r+0x1e>
 800db02:	4630      	mov	r0, r6
 800db04:	bd70      	pop	{r4, r5, r6, pc}
 800db06:	220c      	movs	r2, #12
 800db08:	6002      	str	r2, [r0, #0]
 800db0a:	2600      	movs	r6, #0
 800db0c:	e7f9      	b.n	800db02 <_calloc_r+0x12>
 800db0e:	462a      	mov	r2, r5
 800db10:	4621      	mov	r1, r4
 800db12:	f7fe fa66 	bl	800bfe2 <memset>
 800db16:	e7f4      	b.n	800db02 <_calloc_r+0x12>

0800db18 <__ascii_mbtowc>:
 800db18:	b082      	sub	sp, #8
 800db1a:	b901      	cbnz	r1, 800db1e <__ascii_mbtowc+0x6>
 800db1c:	a901      	add	r1, sp, #4
 800db1e:	b142      	cbz	r2, 800db32 <__ascii_mbtowc+0x1a>
 800db20:	b14b      	cbz	r3, 800db36 <__ascii_mbtowc+0x1e>
 800db22:	7813      	ldrb	r3, [r2, #0]
 800db24:	600b      	str	r3, [r1, #0]
 800db26:	7812      	ldrb	r2, [r2, #0]
 800db28:	1e10      	subs	r0, r2, #0
 800db2a:	bf18      	it	ne
 800db2c:	2001      	movne	r0, #1
 800db2e:	b002      	add	sp, #8
 800db30:	4770      	bx	lr
 800db32:	4610      	mov	r0, r2
 800db34:	e7fb      	b.n	800db2e <__ascii_mbtowc+0x16>
 800db36:	f06f 0001 	mvn.w	r0, #1
 800db3a:	e7f8      	b.n	800db2e <__ascii_mbtowc+0x16>

0800db3c <__ascii_wctomb>:
 800db3c:	4603      	mov	r3, r0
 800db3e:	4608      	mov	r0, r1
 800db40:	b141      	cbz	r1, 800db54 <__ascii_wctomb+0x18>
 800db42:	2aff      	cmp	r2, #255	@ 0xff
 800db44:	d904      	bls.n	800db50 <__ascii_wctomb+0x14>
 800db46:	228a      	movs	r2, #138	@ 0x8a
 800db48:	601a      	str	r2, [r3, #0]
 800db4a:	f04f 30ff 	mov.w	r0, #4294967295
 800db4e:	4770      	bx	lr
 800db50:	700a      	strb	r2, [r1, #0]
 800db52:	2001      	movs	r0, #1
 800db54:	4770      	bx	lr

0800db56 <__swhatbuf_r>:
 800db56:	b570      	push	{r4, r5, r6, lr}
 800db58:	460c      	mov	r4, r1
 800db5a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800db5e:	2900      	cmp	r1, #0
 800db60:	b096      	sub	sp, #88	@ 0x58
 800db62:	4615      	mov	r5, r2
 800db64:	461e      	mov	r6, r3
 800db66:	da0d      	bge.n	800db84 <__swhatbuf_r+0x2e>
 800db68:	89a3      	ldrh	r3, [r4, #12]
 800db6a:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800db6e:	f04f 0100 	mov.w	r1, #0
 800db72:	bf14      	ite	ne
 800db74:	2340      	movne	r3, #64	@ 0x40
 800db76:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800db7a:	2000      	movs	r0, #0
 800db7c:	6031      	str	r1, [r6, #0]
 800db7e:	602b      	str	r3, [r5, #0]
 800db80:	b016      	add	sp, #88	@ 0x58
 800db82:	bd70      	pop	{r4, r5, r6, pc}
 800db84:	466a      	mov	r2, sp
 800db86:	f000 f849 	bl	800dc1c <_fstat_r>
 800db8a:	2800      	cmp	r0, #0
 800db8c:	dbec      	blt.n	800db68 <__swhatbuf_r+0x12>
 800db8e:	9901      	ldr	r1, [sp, #4]
 800db90:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800db94:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800db98:	4259      	negs	r1, r3
 800db9a:	4159      	adcs	r1, r3
 800db9c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800dba0:	e7eb      	b.n	800db7a <__swhatbuf_r+0x24>

0800dba2 <__smakebuf_r>:
 800dba2:	898b      	ldrh	r3, [r1, #12]
 800dba4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800dba6:	079d      	lsls	r5, r3, #30
 800dba8:	4606      	mov	r6, r0
 800dbaa:	460c      	mov	r4, r1
 800dbac:	d507      	bpl.n	800dbbe <__smakebuf_r+0x1c>
 800dbae:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800dbb2:	6023      	str	r3, [r4, #0]
 800dbb4:	6123      	str	r3, [r4, #16]
 800dbb6:	2301      	movs	r3, #1
 800dbb8:	6163      	str	r3, [r4, #20]
 800dbba:	b003      	add	sp, #12
 800dbbc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dbbe:	ab01      	add	r3, sp, #4
 800dbc0:	466a      	mov	r2, sp
 800dbc2:	f7ff ffc8 	bl	800db56 <__swhatbuf_r>
 800dbc6:	9f00      	ldr	r7, [sp, #0]
 800dbc8:	4605      	mov	r5, r0
 800dbca:	4639      	mov	r1, r7
 800dbcc:	4630      	mov	r0, r6
 800dbce:	f7fd fc0f 	bl	800b3f0 <_malloc_r>
 800dbd2:	b948      	cbnz	r0, 800dbe8 <__smakebuf_r+0x46>
 800dbd4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dbd8:	059a      	lsls	r2, r3, #22
 800dbda:	d4ee      	bmi.n	800dbba <__smakebuf_r+0x18>
 800dbdc:	f023 0303 	bic.w	r3, r3, #3
 800dbe0:	f043 0302 	orr.w	r3, r3, #2
 800dbe4:	81a3      	strh	r3, [r4, #12]
 800dbe6:	e7e2      	b.n	800dbae <__smakebuf_r+0xc>
 800dbe8:	89a3      	ldrh	r3, [r4, #12]
 800dbea:	6020      	str	r0, [r4, #0]
 800dbec:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800dbf0:	81a3      	strh	r3, [r4, #12]
 800dbf2:	9b01      	ldr	r3, [sp, #4]
 800dbf4:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800dbf8:	b15b      	cbz	r3, 800dc12 <__smakebuf_r+0x70>
 800dbfa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800dbfe:	4630      	mov	r0, r6
 800dc00:	f000 f81e 	bl	800dc40 <_isatty_r>
 800dc04:	b128      	cbz	r0, 800dc12 <__smakebuf_r+0x70>
 800dc06:	89a3      	ldrh	r3, [r4, #12]
 800dc08:	f023 0303 	bic.w	r3, r3, #3
 800dc0c:	f043 0301 	orr.w	r3, r3, #1
 800dc10:	81a3      	strh	r3, [r4, #12]
 800dc12:	89a3      	ldrh	r3, [r4, #12]
 800dc14:	431d      	orrs	r5, r3
 800dc16:	81a5      	strh	r5, [r4, #12]
 800dc18:	e7cf      	b.n	800dbba <__smakebuf_r+0x18>
	...

0800dc1c <_fstat_r>:
 800dc1c:	b538      	push	{r3, r4, r5, lr}
 800dc1e:	4d07      	ldr	r5, [pc, #28]	@ (800dc3c <_fstat_r+0x20>)
 800dc20:	2300      	movs	r3, #0
 800dc22:	4604      	mov	r4, r0
 800dc24:	4608      	mov	r0, r1
 800dc26:	4611      	mov	r1, r2
 800dc28:	602b      	str	r3, [r5, #0]
 800dc2a:	f7f5 fe99 	bl	8003960 <_fstat>
 800dc2e:	1c43      	adds	r3, r0, #1
 800dc30:	d102      	bne.n	800dc38 <_fstat_r+0x1c>
 800dc32:	682b      	ldr	r3, [r5, #0]
 800dc34:	b103      	cbz	r3, 800dc38 <_fstat_r+0x1c>
 800dc36:	6023      	str	r3, [r4, #0]
 800dc38:	bd38      	pop	{r3, r4, r5, pc}
 800dc3a:	bf00      	nop
 800dc3c:	200022cc 	.word	0x200022cc

0800dc40 <_isatty_r>:
 800dc40:	b538      	push	{r3, r4, r5, lr}
 800dc42:	4d06      	ldr	r5, [pc, #24]	@ (800dc5c <_isatty_r+0x1c>)
 800dc44:	2300      	movs	r3, #0
 800dc46:	4604      	mov	r4, r0
 800dc48:	4608      	mov	r0, r1
 800dc4a:	602b      	str	r3, [r5, #0]
 800dc4c:	f7f5 fe98 	bl	8003980 <_isatty>
 800dc50:	1c43      	adds	r3, r0, #1
 800dc52:	d102      	bne.n	800dc5a <_isatty_r+0x1a>
 800dc54:	682b      	ldr	r3, [r5, #0]
 800dc56:	b103      	cbz	r3, 800dc5a <_isatty_r+0x1a>
 800dc58:	6023      	str	r3, [r4, #0]
 800dc5a:	bd38      	pop	{r3, r4, r5, pc}
 800dc5c:	200022cc 	.word	0x200022cc

0800dc60 <_init>:
 800dc60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dc62:	bf00      	nop
 800dc64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dc66:	bc08      	pop	{r3}
 800dc68:	469e      	mov	lr, r3
 800dc6a:	4770      	bx	lr

0800dc6c <_fini>:
 800dc6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dc6e:	bf00      	nop
 800dc70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dc72:	bc08      	pop	{r3}
 800dc74:	469e      	mov	lr, r3
 800dc76:	4770      	bx	lr
