{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1697087570923 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697087570928 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 11 22:12:50 2023 " "Processing started: Wed Oct 11 22:12:50 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697087570928 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697087570928 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697087570928 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1697087571169 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1697087571169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram32x3.v 1 1 " "Found 1 design units, including 1 entities, in source file ram32x3.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram32x3 " "Found entity 1: ram32x3" {  } { { "ram32x3.v" "" { Text "D:/Documents/ee_371/lab2/ram32x3.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697087577497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697087577497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task1.sv 1 1 " "Found 1 design units, including 1 entities, in source file task1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 task1 " "Found entity 1: task1" {  } { { "task1.sv" "" { Text "D:/Documents/ee_371/lab2/task1.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697087577498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697087577498 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "task2.sv(16) " "Verilog HDL information at task2.sv(16): always construct contains both blocking and non-blocking assignments" {  } { { "task2.sv" "" { Text "D:/Documents/ee_371/lab2/task2.sv" 16 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1697087577498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task2.sv 1 1 " "Found 1 design units, including 1 entities, in source file task2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 task2 " "Found entity 1: task2" {  } { { "task2.sv" "" { Text "D:/Documents/ee_371/lab2/task2.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697087577499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697087577499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task1_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file task1_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 task1_tb " "Found entity 1: task1_tb" {  } { { "task1_tb.sv" "" { Text "D:/Documents/ee_371/lab2/task1_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697087577499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697087577499 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 DE1_SoC.sv(11) " "Verilog HDL Declaration information at DE1_SoC.sv(11): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "DE1_SoC.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC.sv" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1697087577500 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 DE1_SoC.sv(11) " "Verilog HDL Declaration information at DE1_SoC.sv(11): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "DE1_SoC.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC.sv" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1697087577500 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 hex4 DE1_SoC.sv(11) " "Verilog HDL Declaration information at DE1_SoC.sv(11): object \"HEX4\" differs only in case from object \"hex4\" in the same scope" {  } { { "DE1_SoC.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC.sv" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1697087577500 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 hex5 DE1_SoC.sv(11) " "Verilog HDL Declaration information at DE1_SoC.sv(11): object \"HEX5\" differs only in case from object \"hex5\" in the same scope" {  } { { "DE1_SoC.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC.sv" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1697087577500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC " "Found entity 1: DE1_SoC" {  } { { "DE1_SoC.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697087577500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697087577500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7.sv 1 1 " "Found 1 design units, including 1 entities, in source file seg7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Found entity 1: seg7" {  } { { "seg7.sv" "" { Text "D:/Documents/ee_371/lab2/seg7.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697087577501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697087577501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_tb " "Found entity 1: DE1_SoC_tb" {  } { { "DE1_SoC_tb.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697087577502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697087577502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram32x3port2.v 1 1 " "Found 1 design units, including 1 entities, in source file ram32x3port2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram32x3port2 " "Found entity 1: ram32x3port2" {  } { { "ram32x3port2.v" "" { Text "D:/Documents/ee_371/lab2/ram32x3port2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697087577503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697087577503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task3_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file task3_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 task3_tb " "Found entity 1: task3_tb" {  } { { "task3_tb.sv" "" { Text "D:/Documents/ee_371/lab2/task3_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697087577504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697087577504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task3.sv 1 1 " "Found 1 design units, including 1 entities, in source file task3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 task3 " "Found entity 1: task3" {  } { { "task3.sv" "" { Text "D:/Documents/ee_371/lab2/task3.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697087577504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697087577504 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(44) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(44): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC_augment.sv" 44 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1697087577505 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(45) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(45): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC_augment.sv" 45 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1697087577505 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(46) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(46): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC_augment.sv" 46 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1697087577505 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(47) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(47): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC_augment.sv" 47 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1697087577505 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(48) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(48): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC_augment.sv" 48 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1697087577505 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(49) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(49): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC_augment.sv" 49 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1697087577505 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(50) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(50): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC_augment.sv" 50 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1697087577505 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(51) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(51): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC_augment.sv" 51 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1697087577505 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(52) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(52): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC_augment.sv" 52 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1697087577505 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(53) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(53): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC_augment.sv" 53 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1697087577505 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(54) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(54): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC_augment.sv" 54 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1697087577505 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(55) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(55): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC_augment.sv" 55 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1697087577506 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(56) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(56): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC_augment.sv" 56 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1697087577506 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(57) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(57): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC_augment.sv" 57 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1697087577506 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(65) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(65): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC_augment.sv" 65 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1697087577506 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(66) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(66): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC_augment.sv" 66 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1697087577506 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(68) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(68): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC_augment.sv" 68 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1697087577506 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(69) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(69): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC_augment.sv" 69 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1697087577506 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(70) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(70): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC_augment.sv" 70 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1697087577506 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(79) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(79): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC_augment.sv" 79 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1697087577506 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(80) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(80): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC_augment.sv" 80 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1697087577506 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(81) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(81): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC_augment.sv" 81 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1697087577506 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(82) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(82): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC_augment.sv" 82 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1697087577506 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(83) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(83): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC_augment.sv" 83 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1697087577506 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(84) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(84): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC_augment.sv" 84 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1697087577506 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(85) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(85): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC_augment.sv" 85 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1697087577506 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(86) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(86): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC_augment.sv" 86 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1697087577506 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(87) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(87): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC_augment.sv" 87 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1697087577506 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(88) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(88): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC_augment.sv" 88 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1697087577506 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(89) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(89): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC_augment.sv" 89 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1697087577506 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(90) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(90): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC_augment.sv" 90 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1697087577506 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(91) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(91): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC_augment.sv" 91 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1697087577506 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(92) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(92): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC_augment.sv" 92 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1697087577506 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(107) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(107): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC_augment.sv" 107 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1697087577506 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(108) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(108): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC_augment.sv" 108 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1697087577506 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(110) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(110): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC_augment.sv" 110 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1697087577506 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(111) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(111): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC_augment.sv" 111 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1697087577506 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(112) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(112): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC_augment.sv" 112 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1697087577506 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DE1_SoC_augment.sv(119) " "Verilog HDL information at DE1_SoC_augment.sv(119): always construct contains both blocking and non-blocking assignments" {  } { { "DE1_SoC_augment.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC_augment.sv" 119 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1697087577506 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 DE1_SoC_augment.sv(10) " "Verilog HDL Declaration information at DE1_SoC_augment.sv(10): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "DE1_SoC_augment.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC_augment.sv" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1697087577506 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 DE1_SoC_augment.sv(10) " "Verilog HDL Declaration information at DE1_SoC_augment.sv(10): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "DE1_SoC_augment.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC_augment.sv" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1697087577506 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 DE1_SoC_augment.sv(10) " "Verilog HDL Declaration information at DE1_SoC_augment.sv(10): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "DE1_SoC_augment.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC_augment.sv" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1697087577506 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 DE1_SoC_augment.sv(10) " "Verilog HDL Declaration information at DE1_SoC_augment.sv(10): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "DE1_SoC_augment.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC_augment.sv" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1697087577506 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 hex4 DE1_SoC_augment.sv(10) " "Verilog HDL Declaration information at DE1_SoC_augment.sv(10): object \"HEX4\" differs only in case from object \"hex4\" in the same scope" {  } { { "DE1_SoC_augment.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC_augment.sv" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1697087577506 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 hex5 DE1_SoC_augment.sv(10) " "Verilog HDL Declaration information at DE1_SoC_augment.sv(10): object \"HEX5\" differs only in case from object \"hex5\" in the same scope" {  } { { "DE1_SoC_augment.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC_augment.sv" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1697087577507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_augment.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_augment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_augment " "Found entity 1: DE1_SoC_augment" {  } { { "DE1_SoC_augment.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC_augment.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697087577507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697087577507 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "task2_augment.sv(20) " "Verilog HDL information at task2_augment.sv(20): always construct contains both blocking and non-blocking assignments" {  } { { "task2_augment.sv" "" { Text "D:/Documents/ee_371/lab2/task2_augment.sv" 20 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1697087577507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task2_augment.sv 1 1 " "Found 1 design units, including 1 entities, in source file task2_augment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 task2_augment " "Found entity 1: task2_augment" {  } { { "task2_augment.sv" "" { Text "D:/Documents/ee_371/lab2/task2_augment.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697087577507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697087577507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.sv" "" { Text "D:/Documents/ee_371/lab2/clock_divider.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697087577508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697087577508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_single.sv 1 1 " "Found 1 design units, including 1 entities, in source file dff_single.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dff_single " "Found entity 1: dff_single" {  } { { "dff_single.sv" "" { Text "D:/Documents/ee_371/lab2/dff_single.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697087577509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697087577509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_pair.sv 1 1 " "Found 1 design units, including 1 entities, in source file dff_pair.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dff_pair " "Found entity 1: dff_pair" {  } { { "dff_pair.sv" "" { Text "D:/Documents/ee_371/lab2/dff_pair.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697087577509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697087577509 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HEX DE1_SoC_tb.sv(13) " "Verilog HDL Implicit Net warning at DE1_SoC_tb.sv(13): created implicit net for \"HEX\"" {  } { { "DE1_SoC_tb.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC_tb.sv" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697087577509 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "h2 DE1_SoC_augment.sv(27) " "Verilog HDL Implicit Net warning at DE1_SoC_augment.sv(27): created implicit net for \"h2\"" {  } { { "DE1_SoC_augment.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC_augment.sv" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697087577509 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "h3 DE1_SoC_augment.sv(28) " "Verilog HDL Implicit Net warning at DE1_SoC_augment.sv(28): created implicit net for \"h3\"" {  } { { "DE1_SoC_augment.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC_augment.sv" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697087577509 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SoC " "Elaborating entity \"DE1_SoC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1697087577535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff_pair dff_pair:dff2 " "Elaborating entity \"dff_pair\" for hierarchy \"dff_pair:dff2\"" {  } { { "DE1_SoC.sv" "dff2" { Text "D:/Documents/ee_371/lab2/DE1_SoC.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697087577540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff_single dff_pair:dff2\|dff_single:dff1 " "Elaborating entity \"dff_single\" for hierarchy \"dff_pair:dff2\|dff_single:dff1\"" {  } { { "dff_pair.sv" "dff1" { Text "D:/Documents/ee_371/lab2/dff_pair.sv" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697087577541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "task2 task2:t2 " "Elaborating entity \"task2\" for hierarchy \"task2:t2\"" {  } { { "DE1_SoC.sv" "t2" { Text "D:/Documents/ee_371/lab2/DE1_SoC.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697087577542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7 seg7:hex0 " "Elaborating entity \"seg7\" for hierarchy \"seg7:hex0\"" {  } { { "DE1_SoC.sv" "hex0" { Text "D:/Documents/ee_371/lab2/DE1_SoC.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697087577544 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697087577842 "|DE1_SoC|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697087577842 "|DE1_SoC|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697087577842 "|DE1_SoC|HEX5[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1697087577842 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1697087577893 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Documents/ee_371/lab2/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file D:/Documents/ee_371/lab2/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697087578059 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1697087578149 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697087578149 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "DE1_SoC.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697087578174 "|DE1_SoC|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE1_SoC.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697087578174 "|DE1_SoC|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "DE1_SoC.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697087578174 "|DE1_SoC|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "DE1_SoC.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697087578174 "|DE1_SoC|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1697087578174 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "258 " "Implemented 258 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1697087578175 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1697087578175 ""} { "Info" "ICUT_CUT_TM_LCELLS" "215 " "Implemented 215 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1697087578175 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1697087578175 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 51 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 51 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4883 " "Peak virtual memory: 4883 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697087578192 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 11 22:12:58 2023 " "Processing ended: Wed Oct 11 22:12:58 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697087578192 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697087578192 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697087578192 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1697087578192 ""}
