
---------- Begin Simulation Statistics ----------
final_tick                               371669559862500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  30014                       # Simulator instruction rate (inst/s)
host_mem_usage                                 897916                       # Number of bytes of host memory used
host_op_rate                                    67155                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   333.18                       # Real time elapsed on the host
host_tick_rate                               25406588                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000006                       # Number of instructions simulated
sim_ops                                      22374673                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008465                       # Number of seconds simulated
sim_ticks                                  8464980000                       # Number of ticks simulated
system.cpu.committedInsts                           5                       # Number of instructions committed
system.cpu.committedOps                            17                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           8                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          10                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               22                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         22                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     16                       # Number of float alu accesses
system.cpu.num_fp_insts                            16                       # number of float instructions
system.cpu.num_fp_register_reads                   24                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                  16                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     9                       # Number of integer alu accesses
system.cpu.num_int_insts                            9                       # number of integer instructions
system.cpu.num_int_register_reads                  25                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  1                       # number of times the integer registers were written
system.cpu.num_load_insts                           8                       # Number of load instructions
system.cpu.num_mem_refs                             8                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         1      5.88%      5.88% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   4     23.53%     29.41% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     29.41% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     29.41% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     29.41% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     29.41% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     29.41% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  4     23.53%     52.94% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   8     47.06%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         17                       # Class of executed instruction
system.cpu.workload.numSyscalls                     5                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       102146                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        207318                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       130181                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           27                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect         6433                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       146352                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits        70037                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       130181                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses        60144                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          177547                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           17883                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         4097                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads            718052                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           611195                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts         6688                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             106288                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1537582                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          405                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts       785825                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       22374656                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     16703198                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.339543                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.585298                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     11989295     71.78%     71.78% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       721378      4.32%     76.10% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       840081      5.03%     81.13% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       280711      1.68%     82.81% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       553626      3.31%     86.12% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       258516      1.55%     87.67% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       330820      1.98%     89.65% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       191189      1.14%     90.79% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1537582      9.21%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     16703198                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           20559192                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         8242                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          10716167                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               7506752                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass         3248      0.01%      0.01% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      3440241     15.38%     15.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          647      0.00%     15.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          133      0.00%     15.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd          604      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd          746      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu        55789      0.25%     15.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     15.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         4810      0.02%     15.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc         4991      0.02%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift           32      0.00%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      5262290     23.52%     39.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     39.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     39.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     39.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        10955      0.05%     39.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     39.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      3855430     17.23%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       756767      3.38%     59.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite        77584      0.35%     60.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      6749985     30.17%     90.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      2150404      9.61%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     22374656                       # Class of committed instruction
system.switch_cpus.commit.refs                9734740                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              22374656                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.692994                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.692994                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      12805459                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       23433999                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           834293                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2539399                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          13287                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        616896                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             7694027                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  1840                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             2377868                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   721                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              177547                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1122305                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              15593948                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          2110                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           64                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               10744536                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          334                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1692                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           26574                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.010487                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1200346                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches        87920                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.634647                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     16809671                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.411020                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.904555                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         13264057     78.91%     78.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           108316      0.64%     79.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           213478      1.27%     80.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           175513      1.04%     81.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           187090      1.11%     82.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           149814      0.89%     83.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           223101      1.33%     85.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            85473      0.51%     85.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          2402829     14.29%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     16809671                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          34698451                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         18491409                       # number of floating regfile writes
system.switch_cpus.idleCycles                  120267                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts         8858                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           138108                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.374233                       # Inst execution rate
system.switch_cpus.iew.exec_refs             10221938                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            2377868                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          424939                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       7708676                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           11                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          403                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      2446077                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     23277887                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       7844070                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        18175                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      23265681                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           4179                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       4316078                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          13287                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       4325940                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        29251                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       555285                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           81                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          311                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       201899                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       218085                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          311                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         7051                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         1807                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          28952352                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              23046551                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.606086                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          17547601                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.361290                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               23102950                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         21977794                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         2039489                       # number of integer regfile writes
system.switch_cpus.ipc                       0.590670                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.590670                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        55508      0.24%      0.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       3798891     16.32%     16.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          653      0.00%     16.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           140      0.00%     16.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         3660      0.02%     16.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     16.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     16.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     16.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     16.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     16.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     16.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     16.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd          788      0.00%     16.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     16.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu        56944      0.24%     16.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     16.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         5025      0.02%     16.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc         5167      0.02%     16.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     16.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     16.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift           78      0.00%     16.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     16.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     16.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     16.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      5262528     22.60%     39.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     39.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     39.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     39.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        10955      0.05%     39.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     39.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      3855530     16.56%     56.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     56.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     56.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     56.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     56.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     56.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     56.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     56.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     56.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     56.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     56.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     56.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       898685      3.86%     59.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       131620      0.57%     60.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      6950135     29.85%     90.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      2247552      9.65%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       23283859                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        21772448                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     42634617                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     20740920                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     21030807                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1027016                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.044108                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           13371      1.30%      1.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      1.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      1.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      1.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      1.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      1.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      1.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      1.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      1.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      1.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      1.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      1.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      1.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            712      0.07%      1.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      1.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              1      0.00%      1.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc           362      0.04%      1.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      1.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      1.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            1      0.00%      1.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      1.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      1.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      1.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       116925     11.38%     12.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       250270     24.37%     37.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     37.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     37.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     37.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     37.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     37.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     37.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     37.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     37.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     37.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     37.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     37.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     37.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     37.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          88154      8.58%     45.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         14668      1.43%     47.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead       486405     47.36%     94.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite        56147      5.47%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        2482919                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     21773618                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      2305631                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      3150567                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           23273050                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          23283859                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded         4837                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined       903186                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         3833                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         4432                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined       595364                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     16809671                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.385147                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.349527                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     11348485     67.51%     67.51% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       714343      4.25%     71.76% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       737986      4.39%     76.15% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       645868      3.84%     79.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       895125      5.33%     85.32% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       707782      4.21%     89.53% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       783300      4.66%     94.19% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       477526      2.84%     97.03% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       499256      2.97%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     16809671                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.375307                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1122588                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   361                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        23993                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       113714                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      7708676                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      2446077                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        10730004                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 16929938                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         4834452                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20443121                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         198309                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1112890                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        2544292                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         20923                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      68425457                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       23353737                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     21353014                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2867348                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        5215983                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          13287                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       7981276                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps           909839                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     34764483                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     22115950                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles           81                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           15                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           3763291                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           15                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             38242897                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            46427743                       # The number of ROB writes
system.switch_cpus.timesIdled                    1380                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       119240                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       100406                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       240018                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         100406                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 371669559862500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              73669                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        31315                       # Transaction distribution
system.membus.trans_dist::CleanEvict            70831                       # Transaction distribution
system.membus.trans_dist::ReadExReq             31503                       # Transaction distribution
system.membus.trans_dist::ReadExResp            31503                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         73669                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       312490                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       312490                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 312490                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      8735168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      8735168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 8735168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            105172                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  105172    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              105172                       # Request fanout histogram
system.membus.reqLayer2.occupancy           353198500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          580884500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.9                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   8464980000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 371669559862500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 371669559862500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 371669559862500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             85145                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        75335                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1774                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          177209                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            35631                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           35631                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2286                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        82861                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         6346                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       354448                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                360794                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       259840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     10400640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               10660480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          135078                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2004160                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           255856                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.392436                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.488294                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 155449     60.76%     60.76% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 100407     39.24%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             255856                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          165800000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         177729499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3426000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 371669559862500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          853                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        14752                       # number of demand (read+write) hits
system.l2.demand_hits::total                    15605                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          853                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        14752                       # number of overall hits
system.l2.overall_hits::total                   15605                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  4                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst         1431                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       103736                       # number of demand (read+write) misses
system.l2.demand_misses::total                 105173                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 4                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst         1431                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       103736                       # number of overall misses
system.l2.overall_misses::total                105173                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    115324500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  10496786000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      10612110500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    115324500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  10496786000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     10612110500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                4                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst         2284                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       118488                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               120778                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               4                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         2284                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       118488                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              120778                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.626532                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.875498                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.870796                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.626532                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.875498                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.870796                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 80590.146751                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 101187.495180                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100901.471861                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 80590.146751                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 101187.495180                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100901.471861                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               31315                       # number of writebacks
system.l2.writebacks::total                     31315                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         1431                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       103736                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            105167                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1431                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       103736                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           105167                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    101014500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   9459436000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   9560450500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    101014500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   9459436000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   9560450500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.626532                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.875498                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.870746                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.626532                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.875498                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.870746                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 70590.146751                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 91187.591579                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90907.323590                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 70590.146751                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 91187.591579                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90907.323590                       # average overall mshr miss latency
system.l2.replacements                         135078                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        44020                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            44020                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        44020                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        44020                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1773                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1773                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1773                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1773                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        67474                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         67474                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         4128                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4128                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        31503                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               31503                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   3101326500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3101326500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        35631                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             35631                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.884146                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.884146                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 98445.433768                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98445.433768                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        31503                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          31503                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   2786296500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2786296500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.884146                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.884146                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 88445.433768                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88445.433768                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          853                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                853                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1431                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1433                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    115324500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    115324500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         2284                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2286                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.626532                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.626859                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 80590.146751                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80477.669225                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1431                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1431                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    101014500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    101014500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.626532                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.625984                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 70590.146751                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70590.146751                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        10624                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             10624                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            4                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data        72233                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           72237                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   7395459500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   7395459500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data        82857                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         82861                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.871779                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.871785                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 102383.391248                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 102377.721943                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        72233                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        72233                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   6673139500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6673139500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.871779                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.871737                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 92383.529689                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92383.529689                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 371669559862500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2023.965657                       # Cycle average of tags in use
system.l2.tags.total_refs                      146851                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    135078                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.087157                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              371661094883000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     275.119327                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.084634                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         1.125534                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    30.386294                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1717.249868                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.134336                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000041                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000550                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.014837                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.838501                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.988264                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           97                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          328                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          304                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1319                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1097194                       # Number of tag accesses
system.l2.tags.data_accesses                  1097194                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 371669559862500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        91584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      6639040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6731008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        91584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         91712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2004160                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2004160                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         1431                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       103735                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              105172                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        31315                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              31315                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             15121                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             30242                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst     10819163                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    784294824                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             795159351                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        15121                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst     10819163                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         10834284                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      236758976                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            236758976                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      236758976                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            15121                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            30242                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst     10819163                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    784294824                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1031918327                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     31306.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1431.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    103677.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000165388500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1887                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1887                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              213504                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              29431                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      105166                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      31315                       # Number of write requests accepted
system.mem_ctrls.readBursts                    105166                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    31315                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     58                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     9                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              5379                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6066                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              6588                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6489                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              6474                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              6324                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              7651                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              7700                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             7023                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6391                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             7340                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             6353                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             6616                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6342                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1719                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1673                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1851                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2058                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1986                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1732                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1699                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1731                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2151                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2468                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2112                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1860                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2111                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2093                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1898                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.73                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.04                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3232367750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  525540000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5203142750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     30752.82                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                49502.82                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    17231                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   24118                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 16.39                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                77.04                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                105166                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                31315                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   57900                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   23576                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   14055                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    9543                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        95032                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     91.846788                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    77.584510                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    83.656035                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        79178     83.32%     83.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         9689     10.20%     93.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4093      4.31%     97.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1241      1.31%     99.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          444      0.47%     99.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          204      0.21%     99.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           83      0.09%     99.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           30      0.03%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           70      0.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        95032                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1887                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      55.676736                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     49.818977                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     45.882583                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           1377     72.97%     72.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          482     25.54%     98.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           19      1.01%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            6      0.32%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            1      0.05%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1600-1663            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1887                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1887                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.575517                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.545643                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.024873                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1393     73.82%     73.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               38      2.01%     75.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              347     18.39%     94.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               86      4.56%     98.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               20      1.06%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.11%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1887                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6726912                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3712                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2001792                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6730624                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2004160                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       794.68                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       236.48                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    795.11                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    236.76                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.06                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.21                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.85                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8464488000                       # Total gap between requests
system.mem_ctrls.avgGap                      62019.53                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        91584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      6635328                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2001792                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 10819163.187627140433                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 783856311.532927393913                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 236479235.627254873514                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         1431                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       103735                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        31315                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     42142750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   5161000000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 203363392250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     29449.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     49751.77                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6494120.78                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    30.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            349224540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            185602065                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           395670240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           87847380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     668113680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3798583740                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         51719040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5536760685                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        654.078413                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    103189750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    282620000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   8079159250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            329339640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            175044375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           354800880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           75423780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     668113680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3781821750                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         65140320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         5449684425                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        643.791766                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    140968750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    282620000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   8041380250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 371661094882500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           11000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     8464969000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 371669559862500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            8                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1119743                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1119751                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            8                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1119743                       # number of overall hits
system.cpu.icache.overall_hits::total         1119751                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         2561                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2563                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         2561                       # number of overall misses
system.cpu.icache.overall_misses::total          2563                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    144223499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    144223499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    144223499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    144223499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           10                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1122304                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1122314                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           10                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1122304                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1122314                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.200000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.002282                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002284                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.200000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.002282                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002284                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 56315.306130                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56271.361295                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 56315.306130                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56271.361295                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          978                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                12                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    81.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1774                       # number of writebacks
system.cpu.icache.writebacks::total              1774                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          277                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          277                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          277                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          277                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         2284                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2284                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         2284                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2284                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    127764999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    127764999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    127764999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    127764999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.002035                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002035                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.002035                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002035                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 55939.141419                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55939.141419                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 55939.141419                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 55939.141419                       # average overall mshr miss latency
system.cpu.icache.replacements                   1774                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            8                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1119743                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1119751                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         2561                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2563                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    144223499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    144223499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           10                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1122304                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1122314                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.200000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.002282                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002284                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 56315.306130                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56271.361295                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          277                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          277                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         2284                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2284                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    127764999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    127764999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.002035                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002035                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 55939.141419                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55939.141419                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 371669559862500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.008335                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              721321                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1774                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            406.607103                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      371661094883000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000028                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.008308                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000016                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000016                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          502                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2246914                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2246914                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 371669559862500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 371669559862500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 371669559862500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 371669559862500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 371669559862500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 371669559862500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 371669559862500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            4                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      9171036                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          9171040                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            4                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      9188949                       # number of overall hits
system.cpu.dcache.overall_hits::total         9188953                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            4                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       173736                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         173740                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            4                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       177505                       # number of overall misses
system.cpu.dcache.overall_misses::total        177509                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  15442362369                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  15442362369                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  15442362369                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  15442362369                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            8                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      9344772                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      9344780                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            8                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      9366454                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      9366462                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.018592                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.018592                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.018951                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.018952                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 88884.067603                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 88882.021233                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 86996.774001                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 86994.813609                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      2049869                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             29907                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    68.541445                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        44020                       # number of writebacks
system.cpu.dcache.writebacks::total             44020                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        56846                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        56846                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        56846                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        56846                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       116890                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       116890                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       118488                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       118488                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  10690344369                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  10690344369                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  10835730369                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  10835730369                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.012509                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012509                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.012650                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012650                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 91456.449388                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 91456.449388                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 91450.023369                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 91450.023369                       # average overall mshr miss latency
system.cpu.dcache.replacements                 117466                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            4                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      6978727                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         6978731                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            4                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       138079                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        138083                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  12207036000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  12207036000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            8                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      7116806                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      7116814                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.019402                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.019402                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 88406.173278                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 88403.612320                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        56820                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        56820                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        81259                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        81259                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   7490944000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7490944000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.011418                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011418                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 92186.022471                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 92186.022471                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2192309                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2192309                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        35657                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        35657                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   3235326369                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3235326369                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      2227966                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2227966                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.016004                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.016004                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 90734.676754                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 90734.676754                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           26                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           26                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        35631                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        35631                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   3199400369                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3199400369                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.015993                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015993                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 89792.606691                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 89792.606691                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        17913                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         17913                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data         3769                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         3769                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        21682                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        21682                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.173831                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.173831                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         1598                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1598                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    145386000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    145386000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.073702                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.073702                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 90979.974969                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 90979.974969                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 371669559862500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.023132                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             8896577                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            117466                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             75.737464                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      371661094883500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000004                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.023128                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000023                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000023                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          122                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          520                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          380                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          18851414                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         18851414                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               371692857663500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  41401                       # Simulator instruction rate (inst/s)
host_mem_usage                                 898052                       # Number of bytes of host memory used
host_op_rate                                    92951                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   966.17                       # Real time elapsed on the host
host_tick_rate                               24113602                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000006                       # Number of instructions simulated
sim_ops                                      89806638                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.023298                       # Number of seconds simulated
sim_ticks                                 23297801000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       279909                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        559863                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       104934                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect         1911                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       120215                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits        84578                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       104934                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses        20356                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          136590                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           15360                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads            591035                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           989324                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts         1911                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches              58275                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4667215                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          960                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      1400706                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       67431965                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     46394435                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.453449                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.670647                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     32372366     69.78%     69.78% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2038578      4.39%     74.17% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      2486735      5.36%     79.53% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       776985      1.67%     81.21% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1686933      3.64%     84.84% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       774949      1.67%     86.51% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      1005953      2.17%     88.68% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       584721      1.26%     89.94% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4667215     10.06%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     46394435                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           63908178                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls          960                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          31091085                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              22953419                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass         1911      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      9104381     13.50%     13.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult         1974      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd          984      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       143172      0.21%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd     16430274     24.37%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        34320      0.05%     38.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     38.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     12006801     17.81%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      1971080      2.92%     58.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       166899      0.25%     59.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead     20982339     31.12%     90.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      6587830      9.77%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     67431965                       # Class of committed instruction
system.switch_cpus.commit.refs               29708148                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              67431965                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.553187                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.553187                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      35018574                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       69308338                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2221703                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           7500688                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          17737                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1818913                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            23356666                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  4385                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             7103199                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1689                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              136590                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           3250819                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              43270500                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes           155                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               31410063                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles           35474                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.002931                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      3289378                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches        99938                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.674099                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     46577615                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.500618                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.976164                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         36156141     77.63%     77.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           307976      0.66%     78.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           644412      1.38%     79.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           509481      1.09%     80.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           524012      1.13%     81.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           428925      0.92%     82.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           652791      1.40%     84.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           218488      0.47%     84.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          7135389     15.32%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     46577615                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads         107968632                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         57518927                       # number of floating regfile writes
system.switch_cpus.idleCycles                   17987                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts         1911                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           111121                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.488685                       # Inst execution rate
system.switch_cpus.iew.exec_refs             30913696                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            7103199                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         1155265                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      23366250                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts           29                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      7254786                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     69118284                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      23810497                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        11962                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      69366167                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          11378                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      11945929                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          17737                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      11975194                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        81997                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      1719666                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           24                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          723                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       412850                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       500061                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          723                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         1911                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          86751750                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              68763142                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.605904                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          52563244                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.475743                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               68890997                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         63850601                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         4035873                       # number of integer regfile writes
system.switch_cpus.ipc                       0.643838                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.643838                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       122895      0.18%      0.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       9712148     14.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         1978      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         7704      0.01%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       143254      0.21%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     16430977     23.68%     38.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     38.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     38.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     38.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        34320      0.05%     38.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     38.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     12007060     17.31%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      2280971      3.29%     58.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       283431      0.41%     59.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead     21533480     31.04%     90.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      6819911      9.83%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       69378129                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        67529708                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads    132230088                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     64333891                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     65005632                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             3136214                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.045205                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            1529      0.05%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       365856     11.67%     11.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       786494     25.08%     36.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     36.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     36.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     36.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     36.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     36.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     36.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     36.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     36.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     36.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     36.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     36.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     36.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     36.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     36.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     36.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     36.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         269687      8.60%     45.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         34772      1.11%     46.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead      1511130     48.18%     94.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       166746      5.32%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        4861740                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     56241041                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      4429251                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      5799700                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           69106764                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          69378129                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded        11520                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      1686325                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         1042                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        10560                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined       787163                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     46577615                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.489517                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.412508                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     30444221     65.36%     65.36% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      2061324      4.43%     69.79% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2117209      4.55%     74.33% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1885764      4.05%     78.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2675913      5.75%     84.13% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      2105297      4.52%     88.65% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2339450      5.02%     93.67% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1429238      3.07%     96.74% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1519199      3.26%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     46577615                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.488942                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             3250819                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        75293                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       294073                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     23366250                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      7254786                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        31836799                       # number of misc regfile reads
system.switch_cpus.numCycles                 46595602                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        13338795                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      61172824                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         520674                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3052351                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        7418918                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         42264                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     203778214                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       69179633                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     62705728                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           8464767                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       13616782                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          17737                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      21703965                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          1532907                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups    108118232                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     63483365                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          11246638                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            110360211                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           137848546                       # The number of ROB writes
system.switch_cpus.timesIdled                     307                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       333284                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       270650                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       666566                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         270650                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  23297801000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             200590                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        80097                       # Transaction distribution
system.membus.trans_dist::CleanEvict           199812                       # Transaction distribution
system.membus.trans_dist::ReadExReq             79364                       # Transaction distribution
system.membus.trans_dist::ReadExResp            79364                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        200590                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       839817                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       839817                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 839817                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     23043264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     23043264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                23043264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            279954                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  279954    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              279954                       # Request fanout histogram
system.membus.reqLayer2.occupancy           936764000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1549209500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.6                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  23297801000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  23297801000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  23297801000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  23297801000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            241014                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       209360                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          336                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          481615                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            92270                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           92270                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           336                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       240676                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1008                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       998842                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                999850                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        43008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     29581504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               29624512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          358027                       # Total snoops (count)
system.tol2bus.snoopTraffic                   5126208                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           691309                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.391504                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.488087                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 420659     60.85%     60.85% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 270650     39.15%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             691309                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          462882000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         499422000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            504000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  23297801000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          137                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        53192                       # number of demand (read+write) hits
system.l2.demand_hits::total                    53329                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          137                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        53192                       # number of overall hits
system.l2.overall_hits::total                   53329                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst          199                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       279754                       # number of demand (read+write) misses
system.l2.demand_misses::total                 279953                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst          199                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       279754                       # number of overall misses
system.l2.overall_misses::total                279953                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     17761500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  28272337000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      28290098500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     17761500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  28272337000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     28290098500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst          336                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       332946                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               333282                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          336                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       332946                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              333282                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.592262                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.840238                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.839988                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.592262                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.840238                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.839988                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 89253.768844                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 101061.421821                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101053.028544                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 89253.768844                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 101061.421821                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101053.028544                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               80097                       # number of writebacks
system.l2.writebacks::total                     80097                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          199                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       279754                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            279953                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          199                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       279754                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           279953                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     15771500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  25474787000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  25490558500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     15771500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  25474787000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  25490558500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.592262                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.840238                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.839988                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.592262                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.840238                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.839988                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 79253.768844                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 91061.386075                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91052.992824                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 79253.768844                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 91061.386075                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91052.992824                       # average overall mshr miss latency
system.l2.replacements                         358027                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       129263                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           129263                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       129263                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       129263                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          336                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              336                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          336                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          336                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       192532                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        192532                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        12906                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 12906                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        79364                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               79364                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   7838843000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7838843000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        92270                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             92270                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.860128                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.860128                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 98770.765082                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98770.765082                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        79364                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          79364                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   7045203000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7045203000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.860128                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.860128                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 88770.765082                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88770.765082                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          137                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                137                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst          199                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              199                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     17761500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     17761500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          336                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            336                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.592262                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.592262                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 89253.768844                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89253.768844                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          199                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          199                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     15771500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     15771500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.592262                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.592262                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 79253.768844                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79253.768844                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        40286                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             40286                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       200390                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          200390                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  20433494000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  20433494000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       240676                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        240676                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.832613                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.832613                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 101968.631169                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101968.631169                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       200390                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       200390                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  18429584000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  18429584000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.832613                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.832613                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 91968.581267                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91968.581267                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  23297801000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         2048                       # Cycle average of tags in use
system.l2.tags.total_refs                      499726                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    360075                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.387839                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     319.150802                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data                1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     3.231049                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1724.618149                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.155835                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000488                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.001578                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.842099                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           94                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          415                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          167                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          365                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1007                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3024291                       # Number of tag accesses
system.l2.tags.data_accesses                  3024291                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  23297801000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst        12736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     17904320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           17917056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        12736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         12736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      5126208                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5126208                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          199                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       279755                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              279954                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        80097                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              80097                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst       546661                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    768498280                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             769044941                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       546661                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           546661                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      220029693                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            220029693                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      220029693                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       546661                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    768498280                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            989074634                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     80097.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       199.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    279654.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000298268750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4834                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4834                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              568247                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              75354                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      279954                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      80097                       # Number of write requests accepted
system.mem_ctrls.readBursts                    279954                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    80097                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    101                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             18840                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             13757                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             16731                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             15842                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             19283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             16344                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             17530                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             16313                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             19402                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             19761                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            19169                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            16466                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            19439                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            16022                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            17931                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            17023                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4908                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4950                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4846                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5180                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4807                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5254                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5038                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5207                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5570                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5421                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4778                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5171                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4706                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5155                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4977                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.72                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.37                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8644572000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1399265000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             13891815750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     30889.69                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                49639.69                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    40830                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   61831                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 14.59                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                77.20                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                279954                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                80097                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  154227                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   62148                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   37120                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   26344                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       257278                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     89.537512                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    76.698038                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    77.627368                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       215633     83.81%     83.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        26858     10.44%     94.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9634      3.74%     98.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3066      1.19%     99.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1248      0.49%     99.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          544      0.21%     99.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          201      0.08%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           68      0.03%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           26      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       257278                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4834                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      57.894497                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     52.729765                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     24.906837                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15             17      0.35%      0.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23           145      3.00%      3.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           429      8.87%     12.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           685     14.17%     26.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           771     15.95%     42.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           563     11.65%     53.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           463      9.58%     63.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71           428      8.85%     72.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79           356      7.36%     79.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87           284      5.88%     85.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95           260      5.38%     91.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103          196      4.05%     95.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111          105      2.17%     97.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           60      1.24%     98.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           31      0.64%     99.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135           21      0.43%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143           11      0.23%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            4      0.08%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            3      0.06%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-183            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4834                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4834                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.568887                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.539155                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.021551                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3604     74.56%     74.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               56      1.16%     75.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              881     18.23%     93.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              249      5.15%     99.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               36      0.74%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                7      0.14%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4834                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               17910592                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    6464                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5126016                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                17917056                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5126208                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       768.77                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       220.02                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    769.04                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    220.03                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.72                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.72                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   23297833500                       # Total gap between requests
system.mem_ctrls.avgGap                      64707.04                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        12736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     17897856                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      5126016                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 546661.034661597456                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 768220829.081680297852                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 220021451.809979826212                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          199                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       279755                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        80097                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      7572750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  13884243000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 568482149000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     38054.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     49630.01                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7097421.24                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    28.52                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            945007560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            502272045                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1036820820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          213941700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1839002880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      10451236710                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        145314240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        15133595955                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        649.571861                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    292026250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    777920000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  22227854750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            892014480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            474097965                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           961329600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          204148980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1839002880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      10449682890                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        146622720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        14966899515                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        642.416832                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    295723250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    777920000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  22224157750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 371661094882500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           11000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    31762770000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 371692857663500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            8                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      4370224                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4370232                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            8                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      4370224                       # number of overall hits
system.cpu.icache.overall_hits::total         4370232                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         2899                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2901                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         2899                       # number of overall misses
system.cpu.icache.overall_misses::total          2901                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    164379499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    164379499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    164379499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    164379499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           10                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      4373123                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4373133                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           10                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      4373123                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4373133                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.200000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000663                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000663                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.200000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000663                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000663                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 56702.138324                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56663.046880                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 56702.138324                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56663.046880                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          978                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                12                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    81.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2110                       # number of writebacks
system.cpu.icache.writebacks::total              2110                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          279                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          279                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          279                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          279                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         2620                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2620                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         2620                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2620                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    147505499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    147505499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    147505499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    147505499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000599                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000599                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000599                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000599                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 56299.808779                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 56299.808779                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 56299.808779                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 56299.808779                       # average overall mshr miss latency
system.cpu.icache.replacements                   2110                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            8                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      4370224                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4370232                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         2899                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2901                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    164379499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    164379499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           10                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      4373123                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4373133                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.200000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000663                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000663                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 56702.138324                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56663.046880                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          279                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          279                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         2620                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2620                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    147505499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    147505499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000599                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000599                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 56299.808779                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 56299.808779                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 371692857663500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.040427                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4372854                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2622                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1667.755149                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      371661094883000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000028                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.040399                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000079                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000079                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          503                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8748888                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8748888                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 371692857663500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 371692857663500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 371692857663500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 371692857663500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 371692857663500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 371692857663500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 371692857663500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            4                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     37022491                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         37022495                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            4                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     37082872                       # number of overall hits
system.cpu.dcache.overall_hits::total        37082876                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            4                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       662116                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         662120                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            4                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       675257                       # number of overall misses
system.cpu.dcache.overall_misses::total        675261                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  57239331968                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  57239331968                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  57239331968                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  57239331968                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            8                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     37684607                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     37684615                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            8                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     37758129                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     37758137                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.017570                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017570                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.017884                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017884                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 86449.099505                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 86448.577249                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 84766.736173                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 84766.234046                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      7697220                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            113819                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    67.626846                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       173283                       # number of writebacks
system.cpu.dcache.writebacks::total            173283                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       216124                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       216124                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       216124                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       216124                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       445992                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       445992                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       451434                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       451434                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  39698297468                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  39698297468                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  40182634968                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  40182634968                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.011835                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011835                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.011956                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011956                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 89011.232193                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 89011.232193                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 89011.095682                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 89011.095682                       # average overall mshr miss latency
system.cpu.dcache.replacements                 450414                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            4                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     28167769                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        28167773                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            4                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       534121                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        534125                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  45794715000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  45794715000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            8                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     28701890                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     28701898                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.018609                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018609                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 85738.465629                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 85737.823543                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       216030                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       216030                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       318091                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       318091                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  28382681500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  28382681500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.011083                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011083                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 89228.181558                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 89228.181558                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      8854722                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8854722                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       127995                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       127995                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  11444616968                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  11444616968                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      8982717                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8982717                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014249                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014249                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 89414.562819                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 89414.562819                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           94                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           94                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       127901                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       127901                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  11315615968                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  11315615968                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014239                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014239                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 88471.677063                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 88471.677063                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        60381                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         60381                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data        13141                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        13141                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        73522                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        73522                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.178736                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.178736                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         5442                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         5442                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    484337500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    484337500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.074019                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.074019                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 88999.908122                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 88999.908122                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 371692857663500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.087315                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            37534314                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            451438                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             83.143896                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      371661094883500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000004                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.087311                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000085                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000085                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          119                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          771                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          122                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          75967712                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         75967712                       # Number of data accesses

---------- End Simulation Statistics   ----------
