m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/and-h/Documents/GitHub/clockBareMetal/software/Clock/obj/default/runtime/sim/mentor
valtera_avalon_clock_source
DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
DXx25 altera_common_sv_packages 13 verbosity_pkg 0 22 4YjSX2bZ@O[2c7k`E]niQ3
!s110 1604453195
!i10b 1
!s100 7>6YBzb`DQn61JSAYoHJA0
I[oP4^kRBXQ]C<YC<d1h3T2
VDg1SIo80bB@j0V0VzS_@n1
!s105 altera_avalon_clock_source_sv_unit
S1
R0
w1604452862
8C:/Users/and-h/Documents/GitHub/clockBareMetal/sistema/testbench/sistema_tb/simulation/submodules/altera_avalon_clock_source.sv
FC:/Users/and-h/Documents/GitHub/clockBareMetal/sistema/testbench/sistema_tb/simulation/submodules/altera_avalon_clock_source.sv
L0 23
OV;L;10.5b;63
r1
!s85 0
31
!s108 1604453195.000000
!s107 C:/Users/and-h/Documents/GitHub/clockBareMetal/sistema/testbench/sistema_tb/simulation/submodules/altera_avalon_clock_source.sv|
!s90 -reportprogress|300|-sv|C:/Users/and-h/Documents/GitHub/clockBareMetal/sistema/testbench/sistema_tb/simulation/submodules/altera_avalon_clock_source.sv|-L|altera_common_sv_packages|-work|sistema_inst_clk_bfm|
!i113 1
o-sv -L altera_common_sv_packages -work sistema_inst_clk_bfm
tCvgOpt 0
