

================================================================
== Vitis HLS Report for 'broadcast_Pipeline_VITIS_LOOP_88_1'
================================================================
* Date:           Mon Feb  3 14:21:55 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        filter_dut
* Solution:       hls (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.815 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_88_1  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       12|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        0|       68|    -|
|Register             |        -|     -|        5|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|        5|       80|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state1_pp0_stage0_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_condition_155                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_160                  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  12|           6|           7|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_phi_mux_e_5_phi_fu_63_p4  |  14|          3|    1|          3|
    |e_5_reg_60                   |   9|          2|    1|          2|
    |e_p_strm_blk_n               |   9|          2|    1|          2|
    |e_strm_blk_n                 |   9|          2|    1|          2|
    |e_v_strm_blk_n               |   9|          2|    1|          2|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  68|         15|    7|         15|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |e_5_reg_60               |  1|   0|    1|          0|
    |e_6_reg_71               |  1|   0|    1|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    |  5|   0|    5|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+-------------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  broadcast_Pipeline_VITIS_LOOP_88_1|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  broadcast_Pipeline_VITIS_LOOP_88_1|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  broadcast_Pipeline_VITIS_LOOP_88_1|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  broadcast_Pipeline_VITIS_LOOP_88_1|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  broadcast_Pipeline_VITIS_LOOP_88_1|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  broadcast_Pipeline_VITIS_LOOP_88_1|  return value|
|e_strm_dout              |   in|    1|     ap_fifo|                              e_strm|       pointer|
|e_strm_empty_n           |   in|    1|     ap_fifo|                              e_strm|       pointer|
|e_strm_read              |  out|    1|     ap_fifo|                              e_strm|       pointer|
|e_v_strm_din             |  out|    1|     ap_fifo|                            e_v_strm|       pointer|
|e_v_strm_num_data_valid  |   in|    4|     ap_fifo|                            e_v_strm|       pointer|
|e_v_strm_fifo_cap        |   in|    4|     ap_fifo|                            e_v_strm|       pointer|
|e_v_strm_full_n          |   in|    1|     ap_fifo|                            e_v_strm|       pointer|
|e_v_strm_write           |  out|    1|     ap_fifo|                            e_v_strm|       pointer|
|e_p_strm_din             |  out|    1|     ap_fifo|                            e_p_strm|       pointer|
|e_p_strm_num_data_valid  |   in|    6|     ap_fifo|                            e_p_strm|       pointer|
|e_p_strm_fifo_cap        |   in|    6|     ap_fifo|                            e_p_strm|       pointer|
|e_p_strm_full_n          |   in|    1|     ap_fifo|                            e_p_strm|       pointer|
|e_p_strm_write           |  out|    1|     ap_fifo|                            e_p_strm|       pointer|
|e                        |   in|    1|     ap_none|                                   e|        scalar|
+-------------------------+-----+-----+------------+------------------------------------+--------------+

