// Seed: 1019486667
module module_0 ();
  wire id_1;
endmodule
module module_1 (
    output supply0 id_0,
    input supply1 id_1,
    output uwire id_2,
    input wire id_3,
    input tri id_4,
    output wand id_5,
    output wire id_6,
    input wand id_7
    , id_9
);
  tri0 id_10;
  wire id_11 = id_11;
  wire id_12;
  tri0 id_13;
  final $display(!id_10, (id_13) - id_13);
  module_0();
endmodule
module module_2 (
    input  logic id_0,
    output logic id_1,
    input  logic id_2,
    output tri   id_3,
    input  logic id_4
);
  assign id_1 = id_4;
  logic id_6;
  module_0();
  always @(1 or posedge id_0) begin
    if (1)
      if (1 - id_4) begin
        if (1) begin
          fork
            id_7(id_0, id_6, id_4, {1, id_4});
            begin
              id_7 <= 1;
              id_7 <= id_2;
              id_1 = #id_8 1;
            end
          join
        end
      end else id_6 <= 1 !=? id_6;
    id_6 = #1 id_0 < 1 + 1;
  end
endmodule
