{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1640073927256 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1640073927256 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 21 17:05:27 2021 " "Processing started: Tue Dec 21 17:05:27 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1640073927256 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640073927256 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off quartus -c quartus " "Command: quartus_map --read_settings_files=on --write_settings_files=off quartus -c quartus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640073927256 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1640073927553 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1640073927553 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "PROJECT_inst.v " "Can't analyze file -- file PROJECT_inst.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1640073933630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file count_8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 count_8 " "Found entity 1: count_8" {  } { { "count_8.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/count_8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640073933646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640073933646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file count_4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 count_4 " "Found entity 1: count_4" {  } { { "count_4.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/count_4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640073933646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640073933646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8bit_16x1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux_8bit_16x1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8bit_16x1 " "Found entity 1: mux_8bit_16x1" {  } { { "mux_8bit_16x1.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/mux_8bit_16x1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640073933646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640073933646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count16.bdf 1 1 " "Found 1 design units, including 1 entities, in source file count16.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 count16 " "Found entity 1: count16" {  } { { "count16.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/count16.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640073933646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640073933646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_8bit_ce.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg_8bit_ce.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg_8bit_ce " "Found entity 1: reg_8bit_ce" {  } { { "reg_8bit_ce.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/reg_8bit_ce.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640073933646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640073933646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_5.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ram_5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_5 " "Found entity 1: RAM_5" {  } { { "RAM_5.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/RAM_5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640073933646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640073933646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux_5.bdf 1 1 " "Found 1 design units, including 1 entities, in source file demux_5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 demux_5 " "Found entity 1: demux_5" {  } { { "demux_5.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/demux_5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640073933646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640073933646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_5.bdf 1 1 " "Found 1 design units, including 1 entities, in source file count_5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 count_5 " "Found entity 1: count_5" {  } { { "count_5.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/count_5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640073933646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640073933646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decre_4bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decre_4bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decre_4bit " "Found entity 1: decre_4bit" {  } { { "decre_4bit.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/decre_4bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640073933646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640073933646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8bit_2x1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux_8bit_2x1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8bit_2x1 " "Found entity 1: mux_8bit_2x1" {  } { { "mux_8bit_2x1.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/mux_8bit_2x1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640073933646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640073933646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file half_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "half_adder.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/half_adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640073933661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640073933661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/full_adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640073933661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640073933661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mx_4bit_2x1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mx_4bit_2x1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mx_4bit_2x1 " "Found entity 1: mx_4bit_2x1" {  } { { "mx_4bit_2x1.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/mx_4bit_2x1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640073933661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640073933661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mx_2x1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mx_2x1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mx_2x1 " "Found entity 1: mx_2x1" {  } { { "mx_2x1.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/mx_2x1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640073933661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640073933661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_register.bdf 1 1 " "Found 1 design units, including 1 entities, in source file four_bit_register.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 four_bit_register " "Found entity 1: four_bit_register" {  } { { "four_bit_register.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/four_bit_register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640073933661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640073933661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eight_bit_register.bdf 1 1 " "Found 1 design units, including 1 entities, in source file eight_bit_register.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 eight_bit_register " "Found entity 1: eight_bit_register" {  } { { "eight_bit_register.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/eight_bit_register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640073933661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640073933661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decimal_to_alphabet.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decimal_to_alphabet.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decimal_to_alphabet " "Found entity 1: decimal_to_alphabet" {  } { { "decimal_to_alphabet.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/decimal_to_alphabet.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640073933661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640073933661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file counter4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 counter4 " "Found entity 1: counter4" {  } { { "counter4.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/counter4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640073933661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640073933661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_8bit_2bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file adder_8bit_2bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 adder_8bit_2bit " "Found entity 1: adder_8bit_2bit" {  } { { "adder_8bit_2bit.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/adder_8bit_2bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640073933661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640073933661 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "test.bdf " "Can't analyze file -- file test.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1640073933677 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "quartus.bdf " "Can't analyze file -- file quartus.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1640073933677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file counter2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 counter2 " "Found entity 1: counter2" {  } { { "counter2.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/counter2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640073933677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640073933677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file or_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 or_8bit " "Found entity 1: or_8bit" {  } { { "or_8bit.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/or_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640073933677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640073933677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bittobus_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bittobus_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 bitToBus_8bit " "Found entity 1: bitToBus_8bit" {  } { { "bitToBus_8bit.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/bitToBus_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640073933677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640073933677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d2b_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file d2b_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 d2b_8bit " "Found entity 1: d2b_8bit" {  } { { "d2b_8bit.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/d2b_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640073933677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640073933677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_module.bdf 1 1 " "Found 1 design units, including 1 entities, in source file input_module.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 INPUT_MODULE " "Found entity 1: INPUT_MODULE" {  } { { "INPUT_MODULE.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/INPUT_MODULE.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640073933677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640073933677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decre_2bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decre_2bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decre_2bit " "Found entity 1: decre_2bit" {  } { { "decre_2bit.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/decre_2bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640073933677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640073933677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_8bit_4bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file adder_8bit_4bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 adder_8bit_4bit " "Found entity 1: adder_8bit_4bit" {  } { { "adder_8bit_4bit.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/adder_8bit_4bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640073933677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640073933677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convert_to_ascii.bdf 1 1 " "Found 1 design units, including 1 entities, in source file convert_to_ascii.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CONVERT_TO_ASCII " "Found entity 1: CONVERT_TO_ASCII" {  } { { "CONVERT_TO_ASCII.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/CONVERT_TO_ASCII.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640073933692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640073933692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_8bit_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file adder_8bit_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 adder_8bit_8bit " "Found entity 1: adder_8bit_8bit" {  } { { "adder_8bit_8bit.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/adder_8bit_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640073933692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640073933692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project.bdf 1 1 " "Found 1 design units, including 1 entities, in source file project.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PROJECT " "Found entity 1: PROJECT" {  } { { "PROJECT.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/PROJECT.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640073933692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640073933692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shw_module.bdf 1 1 " "Found 1 design units, including 1 entities, in source file shw_module.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 shw_module " "Found entity 1: shw_module" {  } { { "shw_module.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/shw_module.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640073933692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640073933692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "b2seg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file b2seg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 b2seg " "Found entity 1: b2seg" {  } { { "b2seg.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/b2seg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640073933692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640073933692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "is_ascii.bdf 1 1 " "Found 1 design units, including 1 entities, in source file is_ascii.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 is_ascii " "Found entity 1: is_ascii" {  } { { "is_ascii.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/is_ascii.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640073933692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640073933692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mov_module.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mov_module.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mov_module " "Found entity 1: mov_module" {  } { { "mov_module.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/mov_module.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640073933692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640073933692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_module.bdf 1 1 " "Found 1 design units, including 1 entities, in source file add_module.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_module " "Found entity 1: add_module" {  } { { "add_module.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/add_module.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640073933692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640073933692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_subtractor_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file adder_subtractor_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 adder_subtractor_8bit " "Found entity 1: adder_subtractor_8bit" {  } { { "adder_subtractor_8bit.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/adder_subtractor_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640073933692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640073933692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_8bit_2bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file and_8bit_2bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 and_8bit_2bit " "Found entity 1: and_8bit_2bit" {  } { { "and_8bit_2bit.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/and_8bit_2bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640073933692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640073933692 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "and_8bit_2bit " "Elaborating entity \"and_8bit_2bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1640073933724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitToBus_8bit bitToBus_8bit:inst8 " "Elaborating entity \"bitToBus_8bit\" for hierarchy \"bitToBus_8bit:inst8\"" {  } { { "and_8bit_2bit.bdf" "inst8" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/and_8bit_2bit.bdf" { { 224 936 1080 416 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640073933739 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Din " "Converted elements in bus name \"Din\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Din\[0\] Din0 " "Converted element name(s) from \"Din\[0\]\" to \"Din0\"" {  } { { "bitToBus_8bit.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/bitToBus_8bit.bdf" { { 280 424 576 297 "Din\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1640073933739 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Din\[7\] Din7 " "Converted element name(s) from \"Din\[7\]\" to \"Din7\"" {  } { { "bitToBus_8bit.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/bitToBus_8bit.bdf" { { 64 440 576 81 "Din\[7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1640073933739 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Din\[1\] Din1 " "Converted element name(s) from \"Din\[1\]\" to \"Din1\"" {  } { { "bitToBus_8bit.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/bitToBus_8bit.bdf" { { 256 424 576 273 "Din\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1640073933739 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Din\[6\] Din6 " "Converted element name(s) from \"Din\[6\]\" to \"Din6\"" {  } { { "bitToBus_8bit.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/bitToBus_8bit.bdf" { { 88 440 576 105 "Din\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1640073933739 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Din\[5\] Din5 " "Converted element name(s) from \"Din\[5\]\" to \"Din5\"" {  } { { "bitToBus_8bit.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/bitToBus_8bit.bdf" { { 112 440 576 129 "Din\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1640073933739 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Din\[2\] Din2 " "Converted element name(s) from \"Din\[2\]\" to \"Din2\"" {  } { { "bitToBus_8bit.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/bitToBus_8bit.bdf" { { 232 424 576 249 "Din\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1640073933739 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Din\[3\] Din3 " "Converted element name(s) from \"Din\[3\]\" to \"Din3\"" {  } { { "bitToBus_8bit.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/bitToBus_8bit.bdf" { { 200 424 576 217 "Din\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1640073933739 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Din\[4\] Din4 " "Converted element name(s) from \"Din\[4\]\" to \"Din4\"" {  } { { "bitToBus_8bit.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/bitToBus_8bit.bdf" { { 160 440 576 177 "Din\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1640073933739 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Din\[7..0\] Din7..0 " "Converted element name(s) from \"Din\[7..0\]\" to \"Din7..0\"" {  } { { "bitToBus_8bit.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/bitToBus_8bit.bdf" { { 29 560 577 104 "Din\[7..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1640073933739 ""}  } { { "bitToBus_8bit.bdf" "" { Schematic "C:/Users/user/Logic-circuit-and-design/term_project/quartus/bitToBus_8bit.bdf" { { 280 424 576 297 "Din\[0\]" "" } { 64 440 576 81 "Din\[7\]" "" } { 256 424 576 273 "Din\[1\]" "" } { 88 440 576 105 "Din\[6\]" "" } { 112 440 576 129 "Din\[5\]" "" } { 232 424 576 249 "Din\[2\]" "" } { 200 424 576 217 "Din\[3\]" "" } { 160 440 576 177 "Din\[4\]" "" } { 29 560 577 104 "Din\[7..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1640073933739 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "25 " "Implemented 25 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1640073933911 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1640073933911 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1640073933911 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1640073933911 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4721 " "Peak virtual memory: 4721 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1640073933974 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 21 17:05:33 2021 " "Processing ended: Tue Dec 21 17:05:33 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1640073933974 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1640073933974 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1640073933974 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1640073933974 ""}
