=====
SETUP
0.258
17.739
17.998
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_command/n313_s2
9.463
10.033
u_v9958/u_v9958_core/u_vdp_command/n314_s0
10.208
10.763
u_v9958/u_v9958_core/u_vdp_command/n702_s0
11.772
12.321
u_v9958/u_v9958_core/u_vdp_command/n703_s0
12.321
12.356
u_v9958/u_v9958_core/u_vdp_command/n704_s0
12.356
12.392
u_v9958/u_v9958_core/u_vdp_command/n705_s0
12.392
12.427
u_v9958/u_v9958_core/u_vdp_command/n706_s0
12.427
12.462
u_v9958/u_v9958_core/u_vdp_command/n707_s0
12.462
12.497
u_v9958/u_v9958_core/u_vdp_command/n708_s0
12.497
12.532
u_v9958/u_v9958_core/u_vdp_command/n709_s0
12.532
12.568
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s12
14.003
14.520
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10
14.917
15.487
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
15.488
16.005
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
16.410
16.980
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_4_s0
17.739
=====
SETUP
0.290
17.707
17.998
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_command/n313_s2
9.463
10.033
u_v9958/u_v9958_core/u_vdp_command/n314_s0
10.208
10.763
u_v9958/u_v9958_core/u_vdp_command/n702_s0
11.772
12.321
u_v9958/u_v9958_core/u_vdp_command/n703_s0
12.321
12.356
u_v9958/u_v9958_core/u_vdp_command/n704_s0
12.356
12.392
u_v9958/u_v9958_core/u_vdp_command/n705_s0
12.392
12.427
u_v9958/u_v9958_core/u_vdp_command/n706_s0
12.427
12.462
u_v9958/u_v9958_core/u_vdp_command/n707_s0
12.462
12.497
u_v9958/u_v9958_core/u_vdp_command/n708_s0
12.497
12.532
u_v9958/u_v9958_core/u_vdp_command/n709_s0
12.532
12.568
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s12
14.003
14.520
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10
14.917
15.487
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
15.488
16.005
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
16.410
16.980
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_6_s0
17.707
=====
SETUP
0.299
17.699
17.998
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_command/n313_s2
9.463
10.033
u_v9958/u_v9958_core/u_vdp_command/n314_s0
10.208
10.763
u_v9958/u_v9958_core/u_vdp_command/n702_s0
11.772
12.321
u_v9958/u_v9958_core/u_vdp_command/n703_s0
12.321
12.356
u_v9958/u_v9958_core/u_vdp_command/n704_s0
12.356
12.392
u_v9958/u_v9958_core/u_vdp_command/n705_s0
12.392
12.427
u_v9958/u_v9958_core/u_vdp_command/n706_s0
12.427
12.462
u_v9958/u_v9958_core/u_vdp_command/n707_s0
12.462
12.497
u_v9958/u_v9958_core/u_vdp_command/n708_s0
12.497
12.532
u_v9958/u_v9958_core/u_vdp_command/n709_s0
12.532
12.568
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s12
14.003
14.520
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10
14.917
15.487
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
15.488
16.005
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
16.410
16.980
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_0_s0
17.699
=====
SETUP
0.299
17.699
17.998
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_command/n313_s2
9.463
10.033
u_v9958/u_v9958_core/u_vdp_command/n314_s0
10.208
10.763
u_v9958/u_v9958_core/u_vdp_command/n702_s0
11.772
12.321
u_v9958/u_v9958_core/u_vdp_command/n703_s0
12.321
12.356
u_v9958/u_v9958_core/u_vdp_command/n704_s0
12.356
12.392
u_v9958/u_v9958_core/u_vdp_command/n705_s0
12.392
12.427
u_v9958/u_v9958_core/u_vdp_command/n706_s0
12.427
12.462
u_v9958/u_v9958_core/u_vdp_command/n707_s0
12.462
12.497
u_v9958/u_v9958_core/u_vdp_command/n708_s0
12.497
12.532
u_v9958/u_v9958_core/u_vdp_command/n709_s0
12.532
12.568
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s12
14.003
14.520
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10
14.917
15.487
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
15.488
16.005
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
16.410
16.980
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_7_s0
17.699
=====
SETUP
0.366
17.631
17.998
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_command/n313_s2
9.463
10.033
u_v9958/u_v9958_core/u_vdp_command/n314_s0
10.208
10.763
u_v9958/u_v9958_core/u_vdp_command/n702_s0
11.772
12.321
u_v9958/u_v9958_core/u_vdp_command/n703_s0
12.321
12.356
u_v9958/u_v9958_core/u_vdp_command/n704_s0
12.356
12.392
u_v9958/u_v9958_core/u_vdp_command/n705_s0
12.392
12.427
u_v9958/u_v9958_core/u_vdp_command/n706_s0
12.427
12.462
u_v9958/u_v9958_core/u_vdp_command/n707_s0
12.462
12.497
u_v9958/u_v9958_core/u_vdp_command/n708_s0
12.497
12.532
u_v9958/u_v9958_core/u_vdp_command/n709_s0
12.532
12.568
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s12
14.003
14.520
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10
14.917
15.487
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
15.488
16.005
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s5
16.410
16.872
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s0
17.631
=====
SETUP
0.392
17.606
17.998
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_command/n313_s2
9.463
10.033
u_v9958/u_v9958_core/u_vdp_command/n314_s0
10.208
10.763
u_v9958/u_v9958_core/u_vdp_command/n702_s0
11.772
12.321
u_v9958/u_v9958_core/u_vdp_command/n703_s0
12.321
12.356
u_v9958/u_v9958_core/u_vdp_command/n704_s0
12.356
12.392
u_v9958/u_v9958_core/u_vdp_command/n705_s0
12.392
12.427
u_v9958/u_v9958_core/u_vdp_command/n706_s0
12.427
12.462
u_v9958/u_v9958_core/u_vdp_command/n707_s0
12.462
12.497
u_v9958/u_v9958_core/u_vdp_command/n708_s0
12.497
12.532
u_v9958/u_v9958_core/u_vdp_command/n709_s0
12.532
12.568
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s12
14.003
14.520
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10
14.917
15.487
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
15.488
16.005
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
16.410
16.980
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_3_s0
17.606
=====
SETUP
0.392
17.606
17.998
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_command/n313_s2
9.463
10.033
u_v9958/u_v9958_core/u_vdp_command/n314_s0
10.208
10.763
u_v9958/u_v9958_core/u_vdp_command/n702_s0
11.772
12.321
u_v9958/u_v9958_core/u_vdp_command/n703_s0
12.321
12.356
u_v9958/u_v9958_core/u_vdp_command/n704_s0
12.356
12.392
u_v9958/u_v9958_core/u_vdp_command/n705_s0
12.392
12.427
u_v9958/u_v9958_core/u_vdp_command/n706_s0
12.427
12.462
u_v9958/u_v9958_core/u_vdp_command/n707_s0
12.462
12.497
u_v9958/u_v9958_core/u_vdp_command/n708_s0
12.497
12.532
u_v9958/u_v9958_core/u_vdp_command/n709_s0
12.532
12.568
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s12
14.003
14.520
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10
14.917
15.487
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
15.488
16.005
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
16.410
16.980
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_8_s0
17.606
=====
SETUP
0.392
17.606
17.998
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_command/n313_s2
9.463
10.033
u_v9958/u_v9958_core/u_vdp_command/n314_s0
10.208
10.763
u_v9958/u_v9958_core/u_vdp_command/n702_s0
11.772
12.321
u_v9958/u_v9958_core/u_vdp_command/n703_s0
12.321
12.356
u_v9958/u_v9958_core/u_vdp_command/n704_s0
12.356
12.392
u_v9958/u_v9958_core/u_vdp_command/n705_s0
12.392
12.427
u_v9958/u_v9958_core/u_vdp_command/n706_s0
12.427
12.462
u_v9958/u_v9958_core/u_vdp_command/n707_s0
12.462
12.497
u_v9958/u_v9958_core/u_vdp_command/n708_s0
12.497
12.532
u_v9958/u_v9958_core/u_vdp_command/n709_s0
12.532
12.568
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s12
14.003
14.520
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10
14.917
15.487
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
15.488
16.005
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
16.410
16.980
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s0
17.606
=====
SETUP
0.467
17.530
17.998
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_command/n313_s2
9.463
10.033
u_v9958/u_v9958_core/u_vdp_command/n314_s0
10.208
10.763
u_v9958/u_v9958_core/u_vdp_command/n702_s0
11.772
12.321
u_v9958/u_v9958_core/u_vdp_command/n703_s0
12.321
12.356
u_v9958/u_v9958_core/u_vdp_command/n704_s0
12.356
12.392
u_v9958/u_v9958_core/u_vdp_command/n705_s0
12.392
12.427
u_v9958/u_v9958_core/u_vdp_command/n706_s0
12.427
12.462
u_v9958/u_v9958_core/u_vdp_command/n707_s0
12.462
12.497
u_v9958/u_v9958_core/u_vdp_command/n708_s0
12.497
12.532
u_v9958/u_v9958_core/u_vdp_command/n709_s0
12.532
12.568
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s12
14.003
14.520
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10
14.917
15.487
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
15.488
16.005
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
16.410
16.980
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_1_s0
17.530
=====
SETUP
0.467
17.530
17.998
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_command/n313_s2
9.463
10.033
u_v9958/u_v9958_core/u_vdp_command/n314_s0
10.208
10.763
u_v9958/u_v9958_core/u_vdp_command/n702_s0
11.772
12.321
u_v9958/u_v9958_core/u_vdp_command/n703_s0
12.321
12.356
u_v9958/u_v9958_core/u_vdp_command/n704_s0
12.356
12.392
u_v9958/u_v9958_core/u_vdp_command/n705_s0
12.392
12.427
u_v9958/u_v9958_core/u_vdp_command/n706_s0
12.427
12.462
u_v9958/u_v9958_core/u_vdp_command/n707_s0
12.462
12.497
u_v9958/u_v9958_core/u_vdp_command/n708_s0
12.497
12.532
u_v9958/u_v9958_core/u_vdp_command/n709_s0
12.532
12.568
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s12
14.003
14.520
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10
14.917
15.487
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
15.488
16.005
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
16.410
16.980
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_2_s0
17.530
=====
SETUP
0.502
17.495
17.998
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_command/n313_s2
9.463
10.033
u_v9958/u_v9958_core/u_vdp_command/n314_s0
10.208
10.763
u_v9958/u_v9958_core/u_vdp_command/n702_s0
11.772
12.321
u_v9958/u_v9958_core/u_vdp_command/n703_s0
12.321
12.356
u_v9958/u_v9958_core/u_vdp_command/n704_s0
12.356
12.392
u_v9958/u_v9958_core/u_vdp_command/n705_s0
12.392
12.427
u_v9958/u_v9958_core/u_vdp_command/n706_s0
12.427
12.462
u_v9958/u_v9958_core/u_vdp_command/n707_s0
12.462
12.497
u_v9958/u_v9958_core/u_vdp_command/n708_s0
12.497
12.532
u_v9958/u_v9958_core/u_vdp_command/n709_s0
12.532
12.568
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s12
14.003
14.520
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10
14.917
15.487
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
15.488
16.005
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
16.410
16.980
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_5_s0
17.495
=====
SETUP
1.540
16.458
17.998
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_graphic4567/n575_s8
9.220
9.737
u_v9958/u_v9958_core/u_vdp_command/n191_s2
10.658
11.111
u_v9958/u_v9958_core/u_vdp_command/n218_s0
12.064
12.517
u_v9958/u_v9958_core/u_vdp_command/n966_s
13.177
13.548
u_v9958/u_v9958_core/u_vdp_command/n965_s
13.548
14.018
u_v9958/u_v9958_core/u_vdp_command/n1582_s22
14.779
15.232
u_v9958/u_v9958_core/u_vdp_command/n1582_s21
15.888
16.458
u_v9958/u_v9958_core/u_vdp_command/ff_dx_tmp_1_s0
16.458
=====
SETUP
1.622
16.376
17.998
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_command/n313_s2
9.463
10.033
u_v9958/u_v9958_core/u_vdp_command/n314_s0
10.208
10.763
u_v9958/u_v9958_core/u_vdp_command/n702_s0
11.772
12.321
u_v9958/u_v9958_core/u_vdp_command/n703_s0
12.321
12.356
u_v9958/u_v9958_core/u_vdp_command/n704_s0
12.356
12.392
u_v9958/u_v9958_core/u_vdp_command/n705_s0
12.392
12.427
u_v9958/u_v9958_core/u_vdp_command/n706_s0
12.427
12.462
u_v9958/u_v9958_core/u_vdp_command/n707_s0
12.462
12.497
u_v9958/u_v9958_core/u_vdp_command/n708_s0
12.497
12.532
u_v9958/u_v9958_core/u_vdp_command/n709_s0
12.532
12.568
u_v9958/u_v9958_core/u_vdp_command/n1790_s12
13.803
14.358
u_v9958/u_v9958_core/u_vdp_command/n1790_s10
14.771
15.341
u_v9958/u_v9958_core/u_vdp_command/n1790_s9
15.342
15.912
u_v9958/u_v9958_core/u_vdp_command/n1790_s7
15.914
16.376
u_v9958/u_v9958_core/u_vdp_command/ff_state_0_s0
16.376
=====
SETUP
1.696
16.302
17.998
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_text12/n74_s1
8.232
8.787
u_v9958/u_v9958_core/u_vdp_text12/n74_s0
9.233
9.686
u_v9958/u_v9958_core/u_vdp_text12/n967_s0
10.113
10.566
u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_1_s0
10.754
11.271
u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_1_s
11.271
11.374
u_v9958/u_v9958_core/u_vdp_color_decoder/n218_s15
12.259
12.814
u_v9958/u_v9958_core/u_vdp_color_decoder/n218_s11
13.303
13.820
u_v9958/u_v9958_core/u_vdp_color_decoder/n218_s7
14.251
14.800
u_v9958/u_v9958_core/u_vdp_color_decoder/n218_s1
14.801
15.318
u_v9958/u_v9958_core/u_vdp_color_decoder/n219_s0
15.732
16.302
u_v9958/u_v9958_core/u_vdp_color_decoder/ff_palette_address_0_s0
16.302
=====
SETUP
1.696
16.302
17.998
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_text12/n74_s1
8.232
8.787
u_v9958/u_v9958_core/u_vdp_text12/n74_s0
9.233
9.686
u_v9958/u_v9958_core/u_vdp_text12/n967_s0
10.113
10.566
u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_1_s0
10.754
11.271
u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_1_s
11.271
11.374
u_v9958/u_v9958_core/u_vdp_color_decoder/n218_s15
12.259
12.814
u_v9958/u_v9958_core/u_vdp_color_decoder/n218_s11
13.303
13.820
u_v9958/u_v9958_core/u_vdp_color_decoder/n218_s7
14.251
14.800
u_v9958/u_v9958_core/u_vdp_color_decoder/n218_s1
14.801
15.318
u_v9958/u_v9958_core/u_vdp_color_decoder/n218_s0
15.732
16.302
u_v9958/u_v9958_core/u_vdp_color_decoder/ff_palette_address_1_s0
16.302
=====
SETUP
1.869
16.128
17.998
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_command/n313_s2
9.463
10.033
u_v9958/u_v9958_core/u_vdp_command/n314_s0
10.208
10.763
u_v9958/u_v9958_core/u_vdp_command/n702_s0
11.772
12.321
u_v9958/u_v9958_core/u_vdp_command/n703_s0
12.321
12.356
u_v9958/u_v9958_core/u_vdp_command/n704_s0
12.356
12.392
u_v9958/u_v9958_core/u_vdp_command/n705_s0
12.392
12.427
u_v9958/u_v9958_core/u_vdp_command/n706_s0
12.427
12.462
u_v9958/u_v9958_core/u_vdp_command/n707_s0
12.462
12.497
u_v9958/u_v9958_core/u_vdp_command/n708_s0
12.497
12.532
u_v9958/u_v9958_core/u_vdp_command/n709_s0
12.532
12.568
u_v9958/u_v9958_core/u_vdp_command/ff_s2_bd_s5
14.003
14.520
u_v9958/u_v9958_core/u_vdp_command/ff_s2_bd_s4
14.767
15.337
u_v9958/u_v9958_core/u_vdp_command/ff_s2_bd_s3
15.338
15.800
u_v9958/u_v9958_core/u_vdp_command/ff_s2_bd_s0
16.128
=====
SETUP
1.923
16.075
17.998
u_v9958/u_v9958_core/u_vdp_color_bus/ff_dram_address_16_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_1_s
8.389
8.944
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s
9.700
10.071
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
10.071
10.106
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
10.106
10.576
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s9
10.585
11.155
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s6
11.327
11.844
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s5
12.456
12.909
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s4
13.306
13.855
u_v9958/u_v9958_core/u_vdp_sprite/n3153_s2
14.035
14.552
u_v9958/u_v9958_core/u_vdp_sprite/n3153_s0
14.980
15.529
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[1]_3_s0
16.075
=====
SETUP
1.940
16.057
17.998
u_v9958/u_v9958_core/u_vdp_color_bus/ff_dram_address_16_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_1_s
8.389
8.944
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s
9.700
10.071
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
10.071
10.106
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
10.106
10.576
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s9
10.585
11.155
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s6
11.327
11.844
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s5
12.456
12.909
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s4
13.306
13.855
u_v9958/u_v9958_core/u_vdp_sprite/n3153_s2
14.035
14.552
u_v9958/u_v9958_core/u_vdp_sprite/n3191_s0
14.966
15.515
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[5]_2_s0
16.057
=====
SETUP
1.981
16.016
17.998
u_v9958/u_v9958_core/u_vdp_color_bus/ff_dram_address_16_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_1_s
8.389
8.944
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s
9.700
10.071
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
10.071
10.106
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
10.106
10.576
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s9
10.585
11.155
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s6
11.327
11.844
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s5
12.456
12.909
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s4
13.306
13.855
u_v9958/u_v9958_core/u_vdp_sprite/n3153_s2
14.035
14.552
u_v9958/u_v9958_core/u_vdp_sprite/n3191_s0
14.966
15.515
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[5]_0_s0
16.016
=====
SETUP
1.981
16.016
17.998
u_v9958/u_v9958_core/u_vdp_color_bus/ff_dram_address_16_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_1_s
8.389
8.944
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s
9.700
10.071
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
10.071
10.106
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
10.106
10.576
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s9
10.585
11.155
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s6
11.327
11.844
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s5
12.456
12.909
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s4
13.306
13.855
u_v9958/u_v9958_core/u_vdp_sprite/n3153_s2
14.035
14.552
u_v9958/u_v9958_core/u_vdp_sprite/n3191_s0
14.966
15.515
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[5]_1_s0
16.016
=====
SETUP
2.106
15.891
17.998
u_v9958/u_v9958_core/u_vdp_color_bus/ff_dram_address_16_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_1_s
8.389
8.944
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s
9.700
10.071
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
10.071
10.106
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
10.106
10.576
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s9
10.585
11.155
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s6
11.327
11.844
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s5
12.456
12.909
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s4
13.306
13.855
u_v9958/u_v9958_core/u_vdp_sprite/n3153_s2
14.035
14.552
u_v9958/u_v9958_core/u_vdp_sprite/n3153_s0
14.980
15.529
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[1]_2_s0
15.891
=====
SETUP
2.110
15.888
17.998
u_v9958/u_v9958_core/u_vdp_color_bus/ff_dram_address_16_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_1_s
8.389
8.944
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s
9.700
10.071
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
10.071
10.106
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
10.106
10.576
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s9
10.585
11.155
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s6
11.327
11.844
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s5
12.456
12.909
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s4
13.306
13.855
u_v9958/u_v9958_core/u_vdp_sprite/n3153_s2
14.035
14.552
u_v9958/u_v9958_core/u_vdp_sprite/n3153_s0
14.980
15.529
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[1]_1_s0
15.888
=====
SETUP
2.135
15.863
17.998
u_v9958/u_v9958_core/u_vdp_color_bus/ff_dram_address_16_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_1_s
8.389
8.944
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s
9.700
10.071
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
10.071
10.106
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
10.106
10.576
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s9
10.585
11.155
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s6
11.327
11.844
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s5
12.456
12.909
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s4
13.306
13.855
u_v9958/u_v9958_core/u_vdp_sprite/n3153_s2
14.035
14.552
u_v9958/u_v9958_core/u_vdp_sprite/n3161_s0
14.980
15.529
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[2]_0_s0
15.863
=====
SETUP
2.135
15.863
17.998
u_v9958/u_v9958_core/u_vdp_color_bus/ff_dram_address_16_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_1_s
8.389
8.944
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s
9.700
10.071
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
10.071
10.106
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
10.106
10.576
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s9
10.585
11.155
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s6
11.327
11.844
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s5
12.456
12.909
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s4
13.306
13.855
u_v9958/u_v9958_core/u_vdp_sprite/n3153_s2
14.035
14.552
u_v9958/u_v9958_core/u_vdp_sprite/n3161_s0
14.980
15.529
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[2]_2_s0
15.863
=====
SETUP
2.135
15.863
17.998
u_v9958/u_v9958_core/u_vdp_color_bus/ff_dram_address_16_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_1_s
8.389
8.944
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s
9.700
10.071
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
10.071
10.106
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
10.106
10.576
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s9
10.585
11.155
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s6
11.327
11.844
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s5
12.456
12.909
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s4
13.306
13.855
u_v9958/u_v9958_core/u_vdp_sprite/n3153_s2
14.035
14.552
u_v9958/u_v9958_core/u_vdp_sprite/n3161_s0
14.980
15.529
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[2]_3_s0
15.863
=====
HOLD
0.060
5.832
5.772
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_we_s0
5.631
5.832
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s
5.832
=====
HOLD
0.060
5.832
5.772
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_we_s0
5.631
5.832
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
5.832
=====
HOLD
0.060
5.832
5.772
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_we_s0
5.631
5.832
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
5.832
=====
HOLD
0.060
5.832
5.772
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_we_s0
5.631
5.832
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
5.832
=====
HOLD
0.060
5.832
5.772
u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_we_s0
5.631
5.832
u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_block_ram_ff_block_ram_0_0_s
5.832
=====
HOLD
0.077
5.957
5.880
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_3_s0
5.631
5.833
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
5.957
=====
HOLD
0.213
6.093
5.880
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_d_g_4_s0
5.631
5.833
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s
6.093
=====
HOLD
0.213
6.093
5.880
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_d_g_3_s0
5.631
5.833
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s
6.093
=====
HOLD
0.215
6.094
5.880
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_14_s0
5.631
5.833
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s
6.094
=====
HOLD
0.215
6.094
5.880
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_12_s0
5.631
5.833
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s
6.094
=====
HOLD
0.215
6.094
5.880
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_11_s0
5.631
5.833
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s
6.094
=====
HOLD
0.215
6.094
5.880
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_9_s0
5.631
5.833
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s
6.094
=====
HOLD
0.215
6.094
5.880
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_7_s0
5.631
5.833
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
6.094
=====
HOLD
0.225
6.105
5.880
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_7_s0
5.631
5.833
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.105
=====
HOLD
0.225
6.105
5.880
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_6_s0
5.631
5.833
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.105
=====
HOLD
0.225
6.105
5.880
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_2_s0
5.631
5.833
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.105
=====
HOLD
0.225
6.105
5.880
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_0_s0
5.631
5.833
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.105
=====
HOLD
0.313
5.953
5.641
u_v9958/u_v9958_core/u_vdp_sprite/ff_info_color_2_s0
5.631
5.832
u_v9958/u_v9958_core/u_vdp_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_1_s
5.953
=====
HOLD
0.315
5.956
5.641
u_v9958/u_v9958_core/u_vdp_sprite/ff_info_x_0_s0
5.631
5.833
u_v9958/u_v9958_core/u_vdp_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_5_s
5.956
=====
HOLD
0.325
6.205
5.880
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_14_s0
5.631
5.833
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
6.205
=====
HOLD
0.325
6.205
5.880
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_12_s0
5.631
5.833
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
6.205
=====
HOLD
0.325
6.205
5.880
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_11_s0
5.631
5.833
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
6.205
=====
HOLD
0.325
6.205
5.880
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_9_s0
5.631
5.833
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
6.205
=====
HOLD
0.329
6.078
5.749
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_address_7_s0
5.631
5.833
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
6.078
=====
HOLD
0.335
6.215
5.880
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_d_r_2_s0
5.631
5.833
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s
6.215
