# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../RISC_16_Bit.srcs/sources_1/new/branch_control.v"
verilog xil_defaultlib  "../../../RISC_16_Bit.srcs/sim_1/new/branch_control_test.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"
