

================================================================
== Vitis HLS Report for 'dft'
================================================================
* Date:           Wed Nov  5 20:09:57 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        dft.comp
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      221|      221|  2.210 us|  2.210 us|  222|  222|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                         |                              |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                 Instance                |            Module            |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +-----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_dft_Pipeline_VITIS_LOOP_18_1_fu_688  |dft_Pipeline_VITIS_LOOP_18_1  |      204|      204|  2.040 us|  2.040 us|   32|   32|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +-----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |       64|  640|   55202|  91104|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    417|    -|
|Register         |        -|    -|    3987|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       64|  640|   59189|  91521|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       22|  290|      55|    172|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------+------------------------------+---------+-----+-------+-------+-----+
    |                 Instance                |            Module            | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +-----------------------------------------+------------------------------+---------+-----+-------+-------+-----+
    |grp_dft_Pipeline_VITIS_LOOP_18_1_fu_688  |dft_Pipeline_VITIS_LOOP_18_1  |       64|  640|  55202|  91104|    0|
    +-----------------------------------------+------------------------------+---------+-----+-------+-------+-----+
    |Total                                    |                              |       64|  640|  55202|  91104|    0|
    +-----------------------------------------+------------------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  93|         19|    1|         19|
    |imag_sample_address0_local  |  81|         17|    5|         85|
    |imag_sample_address1_local  |  81|         17|    5|         85|
    |real_sample_address0_local  |  81|         17|    5|         85|
    |real_sample_address1_local  |  81|         17|    5|         85|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 417|         87|   21|        359|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------+----+----+-----+-----------+
    |                         Name                         | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                             |  18|   0|   18|          0|
    |empty_100_reg_1809                                    |  32|   0|   32|          0|
    |empty_101_reg_1814                                    |  32|   0|   32|          0|
    |empty_102_reg_1819                                    |  32|   0|   32|          0|
    |empty_103_reg_1824                                    |  32|   0|   32|          0|
    |empty_104_reg_1829                                    |  32|   0|   32|          0|
    |empty_105_reg_1834                                    |  32|   0|   32|          0|
    |empty_106_reg_1839                                    |  32|   0|   32|          0|
    |empty_107_reg_1844                                    |  32|   0|   32|          0|
    |empty_108_reg_1849                                    |  32|   0|   32|          0|
    |empty_109_reg_1854                                    |  32|   0|   32|          0|
    |empty_110_reg_1859                                    |  32|   0|   32|          0|
    |empty_111_reg_1864                                    |  32|   0|   32|          0|
    |empty_112_reg_1869                                    |  32|   0|   32|          0|
    |empty_113_reg_1874                                    |  32|   0|   32|          0|
    |empty_114_reg_1879                                    |  32|   0|   32|          0|
    |empty_115_reg_1884                                    |  32|   0|   32|          0|
    |empty_116_reg_1889                                    |  32|   0|   32|          0|
    |empty_117_reg_1894                                    |  32|   0|   32|          0|
    |empty_118_reg_1899                                    |  32|   0|   32|          0|
    |empty_119_reg_1904                                    |  32|   0|   32|          0|
    |empty_120_reg_1909                                    |  32|   0|   32|          0|
    |empty_121_reg_1914                                    |  32|   0|   32|          0|
    |empty_122_reg_1919                                    |  32|   0|   32|          0|
    |empty_123_reg_1924                                    |  32|   0|   32|          0|
    |empty_124_reg_1929                                    |  32|   0|   32|          0|
    |empty_125_reg_1934                                    |  32|   0|   32|          0|
    |empty_126_reg_1939                                    |  32|   0|   32|          0|
    |empty_127_reg_1944                                    |  32|   0|   32|          0|
    |empty_128_reg_1949                                    |  32|   0|   32|          0|
    |empty_129_reg_1954                                    |  32|   0|   32|          0|
    |empty_130_reg_1959                                    |  32|   0|   32|          0|
    |empty_68_reg_1649                                     |  32|   0|   32|          0|
    |empty_69_reg_1654                                     |  32|   0|   32|          0|
    |empty_70_reg_1659                                     |  32|   0|   32|          0|
    |empty_71_reg_1664                                     |  32|   0|   32|          0|
    |empty_72_reg_1669                                     |  32|   0|   32|          0|
    |empty_73_reg_1674                                     |  32|   0|   32|          0|
    |empty_74_reg_1679                                     |  32|   0|   32|          0|
    |empty_75_reg_1684                                     |  32|   0|   32|          0|
    |empty_76_reg_1689                                     |  32|   0|   32|          0|
    |empty_77_reg_1694                                     |  32|   0|   32|          0|
    |empty_78_reg_1699                                     |  32|   0|   32|          0|
    |empty_79_reg_1704                                     |  32|   0|   32|          0|
    |empty_80_reg_1709                                     |  32|   0|   32|          0|
    |empty_81_reg_1714                                     |  32|   0|   32|          0|
    |empty_82_reg_1719                                     |  32|   0|   32|          0|
    |empty_83_reg_1724                                     |  32|   0|   32|          0|
    |empty_84_reg_1729                                     |  32|   0|   32|          0|
    |empty_85_reg_1734                                     |  32|   0|   32|          0|
    |empty_86_reg_1739                                     |  32|   0|   32|          0|
    |empty_87_reg_1744                                     |  32|   0|   32|          0|
    |empty_88_reg_1749                                     |  32|   0|   32|          0|
    |empty_89_reg_1754                                     |  32|   0|   32|          0|
    |empty_90_reg_1759                                     |  32|   0|   32|          0|
    |empty_91_reg_1764                                     |  32|   0|   32|          0|
    |empty_92_reg_1769                                     |  32|   0|   32|          0|
    |empty_93_reg_1774                                     |  32|   0|   32|          0|
    |empty_94_reg_1779                                     |  32|   0|   32|          0|
    |empty_95_reg_1784                                     |  32|   0|   32|          0|
    |empty_96_reg_1789                                     |  32|   0|   32|          0|
    |empty_97_reg_1794                                     |  32|   0|   32|          0|
    |empty_98_reg_1799                                     |  32|   0|   32|          0|
    |empty_99_reg_1804                                     |  32|   0|   32|          0|
    |empty_reg_1644                                        |  32|   0|   32|          0|
    |grp_dft_Pipeline_VITIS_LOOP_18_1_fu_688_ap_start_reg  |   1|   0|    1|          0|
    |imag_sample_load_10_reg_1249                          |  32|   0|   32|          0|
    |imag_sample_load_11_reg_1259                          |  32|   0|   32|          0|
    |imag_sample_load_12_reg_1289                          |  32|   0|   32|          0|
    |imag_sample_load_13_reg_1299                          |  32|   0|   32|          0|
    |imag_sample_load_14_reg_1329                          |  32|   0|   32|          0|
    |imag_sample_load_15_reg_1339                          |  32|   0|   32|          0|
    |imag_sample_load_16_reg_1369                          |  32|   0|   32|          0|
    |imag_sample_load_17_reg_1379                          |  32|   0|   32|          0|
    |imag_sample_load_18_reg_1409                          |  32|   0|   32|          0|
    |imag_sample_load_19_reg_1419                          |  32|   0|   32|          0|
    |imag_sample_load_1_reg_1059                           |  32|   0|   32|          0|
    |imag_sample_load_20_reg_1449                          |  32|   0|   32|          0|
    |imag_sample_load_21_reg_1459                          |  32|   0|   32|          0|
    |imag_sample_load_22_reg_1489                          |  32|   0|   32|          0|
    |imag_sample_load_23_reg_1499                          |  32|   0|   32|          0|
    |imag_sample_load_24_reg_1529                          |  32|   0|   32|          0|
    |imag_sample_load_25_reg_1539                          |  32|   0|   32|          0|
    |imag_sample_load_26_reg_1569                          |  32|   0|   32|          0|
    |imag_sample_load_27_reg_1579                          |  32|   0|   32|          0|
    |imag_sample_load_28_reg_1609                          |  32|   0|   32|          0|
    |imag_sample_load_29_reg_1619                          |  32|   0|   32|          0|
    |imag_sample_load_2_reg_1089                           |  32|   0|   32|          0|
    |imag_sample_load_3_reg_1099                           |  32|   0|   32|          0|
    |imag_sample_load_4_reg_1129                           |  32|   0|   32|          0|
    |imag_sample_load_5_reg_1139                           |  32|   0|   32|          0|
    |imag_sample_load_6_reg_1169                           |  32|   0|   32|          0|
    |imag_sample_load_7_reg_1179                           |  32|   0|   32|          0|
    |imag_sample_load_8_reg_1209                           |  32|   0|   32|          0|
    |imag_sample_load_9_reg_1219                           |  32|   0|   32|          0|
    |imag_sample_load_reg_1049                             |  32|   0|   32|          0|
    |real_sample_load_10_reg_1244                          |  32|   0|   32|          0|
    |real_sample_load_11_reg_1254                          |  32|   0|   32|          0|
    |real_sample_load_12_reg_1284                          |  32|   0|   32|          0|
    |real_sample_load_13_reg_1294                          |  32|   0|   32|          0|
    |real_sample_load_14_reg_1324                          |  32|   0|   32|          0|
    |real_sample_load_15_reg_1334                          |  32|   0|   32|          0|
    |real_sample_load_16_reg_1364                          |  32|   0|   32|          0|
    |real_sample_load_17_reg_1374                          |  32|   0|   32|          0|
    |real_sample_load_18_reg_1404                          |  32|   0|   32|          0|
    |real_sample_load_19_reg_1414                          |  32|   0|   32|          0|
    |real_sample_load_1_reg_1054                           |  32|   0|   32|          0|
    |real_sample_load_20_reg_1444                          |  32|   0|   32|          0|
    |real_sample_load_21_reg_1454                          |  32|   0|   32|          0|
    |real_sample_load_22_reg_1484                          |  32|   0|   32|          0|
    |real_sample_load_23_reg_1494                          |  32|   0|   32|          0|
    |real_sample_load_24_reg_1524                          |  32|   0|   32|          0|
    |real_sample_load_25_reg_1534                          |  32|   0|   32|          0|
    |real_sample_load_26_reg_1564                          |  32|   0|   32|          0|
    |real_sample_load_27_reg_1574                          |  32|   0|   32|          0|
    |real_sample_load_28_reg_1604                          |  32|   0|   32|          0|
    |real_sample_load_29_reg_1614                          |  32|   0|   32|          0|
    |real_sample_load_2_reg_1084                           |  32|   0|   32|          0|
    |real_sample_load_3_reg_1094                           |  32|   0|   32|          0|
    |real_sample_load_4_reg_1124                           |  32|   0|   32|          0|
    |real_sample_load_5_reg_1134                           |  32|   0|   32|          0|
    |real_sample_load_6_reg_1164                           |  32|   0|   32|          0|
    |real_sample_load_7_reg_1174                           |  32|   0|   32|          0|
    |real_sample_load_8_reg_1204                           |  32|   0|   32|          0|
    |real_sample_load_9_reg_1214                           |  32|   0|   32|          0|
    |real_sample_load_reg_1044                             |  32|   0|   32|          0|
    +------------------------------------------------------+----+----+-----+-----------+
    |Total                                                 |3987|   0| 3987|          0|
    +------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|           dft|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|           dft|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|           dft|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|           dft|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|           dft|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|           dft|  return value|
|real_sample_address0  |  out|    5|   ap_memory|   real_sample|         array|
|real_sample_ce0       |  out|    1|   ap_memory|   real_sample|         array|
|real_sample_q0        |   in|   32|   ap_memory|   real_sample|         array|
|real_sample_address1  |  out|    5|   ap_memory|   real_sample|         array|
|real_sample_ce1       |  out|    1|   ap_memory|   real_sample|         array|
|real_sample_q1        |   in|   32|   ap_memory|   real_sample|         array|
|imag_sample_address0  |  out|    5|   ap_memory|   imag_sample|         array|
|imag_sample_ce0       |  out|    1|   ap_memory|   imag_sample|         array|
|imag_sample_q0        |   in|   32|   ap_memory|   imag_sample|         array|
|imag_sample_address1  |  out|    5|   ap_memory|   imag_sample|         array|
|imag_sample_ce1       |  out|    1|   ap_memory|   imag_sample|         array|
|imag_sample_q1        |   in|   32|   ap_memory|   imag_sample|         array|
|real_op_address0      |  out|    5|   ap_memory|       real_op|         array|
|real_op_ce0           |  out|    1|   ap_memory|       real_op|         array|
|real_op_we0           |  out|    1|   ap_memory|       real_op|         array|
|real_op_d0            |  out|   32|   ap_memory|       real_op|         array|
|imag_op_address0      |  out|    5|   ap_memory|       imag_op|         array|
|imag_op_ce0           |  out|    1|   ap_memory|       imag_op|         array|
|imag_op_we0           |  out|    1|   ap_memory|       imag_op|         array|
|imag_op_d0            |  out|   32|   ap_memory|       imag_op|         array|
+----------------------+-----+-----+------------+--------------+--------------+

