Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Apr 15 05:30:18 2025
| Host         : LAPTOP-6R0BMEKF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert   1           
TIMING-18  Warning   Missing input or output delay  74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (62)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (62)
--------------------------------
 There are 62 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     81.323        0.000                      0                 1088        0.036        0.000                      0                 1088       48.750        0.000                       0                   421  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              81.323        0.000                      0                 1084        0.036        0.000                      0                 1084       48.750        0.000                       0                   421  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                   94.427        0.000                      0                    4        1.148        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       81.323ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             81.323ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        17.870ns  (logic 3.284ns (18.377%)  route 14.586ns (81.623%))
  Logic Levels:           12  (CARRY4=3 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 104.883 - 100.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.556     5.140    sm/clk_IBUF_BUFG
    SLICE_X39Y32         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDSE (Prop_fdse_C_Q)         0.456     5.596 f  sm/D_states_q_reg[7]/Q
                         net (fo=172, routed)         3.415     9.012    sm/D_states_q_reg_n_0_[7]
    SLICE_X51Y35         LUT4 (Prop_lut4_I1_O)        0.150     9.162 r  sm/D_states_q[6]_i_13/O
                         net (fo=17, routed)          1.723    10.885    sm/D_states_q[6]_i_13_n_0
    SLICE_X43Y38         LUT6 (Prop_lut6_I0_O)        0.326    11.211 r  sm/out_sig0_carry_i_32/O
                         net (fo=1, routed)           0.665    11.876    sm/out_sig0_carry_i_32_n_0
    SLICE_X43Y38         LUT6 (Prop_lut6_I5_O)        0.124    12.000 r  sm/out_sig0_carry_i_21/O
                         net (fo=1, routed)           1.141    13.141    sm/out_sig0_carry_i_21_n_0
    SLICE_X43Y35         LUT6 (Prop_lut6_I0_O)        0.124    13.265 r  sm/out_sig0_carry_i_10/O
                         net (fo=46, routed)          1.665    14.930    L_reg/M_sm_ra1[2]
    SLICE_X36Y26         MUXF7 (Prop_muxf7_S_O)       0.276    15.206 f  L_reg/ram_reg_i_28/O
                         net (fo=13, routed)          1.836    17.041    L_reg/D_registers_q_reg[3][7]_0
    SLICE_X48Y23         LUT1 (Prop_lut1_I0_O)        0.327    17.368 r  L_reg/i__carry__0_i_1__1/O
                         net (fo=1, routed)           0.769    18.137    alum/ram_reg_i_88_2[0]
    SLICE_X43Y26         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593    18.730 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.730    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.844 r  alum/out_sig0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.844    alum/out_sig0_inferred__0/i__carry__1_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.066 r  alum/out_sig0_inferred__0/i__carry__2/O[0]
                         net (fo=1, routed)           0.966    20.032    alum/p_0_in
    SLICE_X44Y27         LUT3 (Prop_lut3_I0_O)        0.299    20.331 r  alum/ram_reg_i_55/O
                         net (fo=1, routed)           0.291    20.622    sm/ram_reg_2
    SLICE_X45Y27         LUT6 (Prop_lut6_I4_O)        0.124    20.746 r  sm/ram_reg_i_17/O
                         net (fo=3, routed)           1.180    21.926    sm/D_ddr_q_reg_6
    SLICE_X48Y20         LUT5 (Prop_lut5_I4_O)        0.149    22.075 r  sm/ram_reg_i_1__0/O
                         net (fo=1, routed)           0.936    23.010    brams/bram2/ram_reg_1[12]
    RAMB18_X1Y9          RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.479   104.883    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y9          RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.259   105.143    
                         clock uncertainty           -0.035   105.108    
    RAMB18_X1Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.774   104.334    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        104.334    
                         arrival time                         -23.010    
  -------------------------------------------------------------------
                         slack                                 81.323    

Slack (MET) :             81.811ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        17.387ns  (logic 3.423ns (19.687%)  route 13.964ns (80.313%))
  Logic Levels:           11  (CARRY4=2 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 104.883 - 100.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.556     5.140    sm/clk_IBUF_BUFG
    SLICE_X39Y32         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDSE (Prop_fdse_C_Q)         0.456     5.596 f  sm/D_states_q_reg[7]/Q
                         net (fo=172, routed)         3.415     9.012    sm/D_states_q_reg_n_0_[7]
    SLICE_X51Y35         LUT4 (Prop_lut4_I1_O)        0.150     9.162 r  sm/D_states_q[6]_i_13/O
                         net (fo=17, routed)          1.723    10.885    sm/D_states_q[6]_i_13_n_0
    SLICE_X43Y38         LUT6 (Prop_lut6_I0_O)        0.326    11.211 r  sm/out_sig0_carry_i_32/O
                         net (fo=1, routed)           0.665    11.876    sm/out_sig0_carry_i_32_n_0
    SLICE_X43Y38         LUT6 (Prop_lut6_I5_O)        0.124    12.000 r  sm/out_sig0_carry_i_21/O
                         net (fo=1, routed)           1.141    13.141    sm/out_sig0_carry_i_21_n_0
    SLICE_X43Y35         LUT6 (Prop_lut6_I0_O)        0.124    13.265 r  sm/out_sig0_carry_i_10/O
                         net (fo=46, routed)          1.665    14.930    L_reg/M_sm_ra1[2]
    SLICE_X36Y26         MUXF7 (Prop_muxf7_S_O)       0.276    15.206 f  L_reg/ram_reg_i_28/O
                         net (fo=13, routed)          1.836    17.041    L_reg/D_registers_q_reg[3][7]_0
    SLICE_X48Y23         LUT1 (Prop_lut1_I0_O)        0.327    17.368 r  L_reg/i__carry__0_i_1__1/O
                         net (fo=1, routed)           0.769    18.137    alum/ram_reg_i_88_2[0]
    SLICE_X43Y26         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593    18.730 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.730    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.969 r  alum/out_sig0_inferred__0/i__carry__1/O[2]
                         net (fo=1, routed)           0.596    19.565    alum/data1[10]
    SLICE_X44Y27         LUT3 (Prop_lut3_I0_O)        0.328    19.893 r  alum/ram_reg_i_70/O
                         net (fo=1, routed)           0.162    20.055    sm/ram_reg_5
    SLICE_X44Y27         LUT6 (Prop_lut6_I4_O)        0.326    20.381 r  sm/ram_reg_i_23/O
                         net (fo=3, routed)           1.270    21.651    sm/D_ddr_q_reg_10
    SLICE_X48Y21         LUT5 (Prop_lut5_I4_O)        0.154    21.805 r  sm/ram_reg_i_3/O
                         net (fo=1, routed)           0.722    22.527    brams/bram2/ram_reg_1[10]
    RAMB18_X1Y9          RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.479   104.883    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y9          RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.259   105.143    
                         clock uncertainty           -0.035   105.108    
    RAMB18_X1Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.769   104.339    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        104.339    
                         arrival time                         -22.527    
  -------------------------------------------------------------------
                         slack                                 81.811    

Slack (MET) :             81.899ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        17.502ns  (logic 3.259ns (18.621%)  route 14.243ns (81.379%))
  Logic Levels:           12  (CARRY4=3 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 104.883 - 100.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.556     5.140    sm/clk_IBUF_BUFG
    SLICE_X39Y32         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDSE (Prop_fdse_C_Q)         0.456     5.596 f  sm/D_states_q_reg[7]/Q
                         net (fo=172, routed)         3.415     9.012    sm/D_states_q_reg_n_0_[7]
    SLICE_X51Y35         LUT4 (Prop_lut4_I1_O)        0.150     9.162 r  sm/D_states_q[6]_i_13/O
                         net (fo=17, routed)          1.723    10.885    sm/D_states_q[6]_i_13_n_0
    SLICE_X43Y38         LUT6 (Prop_lut6_I0_O)        0.326    11.211 r  sm/out_sig0_carry_i_32/O
                         net (fo=1, routed)           0.665    11.876    sm/out_sig0_carry_i_32_n_0
    SLICE_X43Y38         LUT6 (Prop_lut6_I5_O)        0.124    12.000 r  sm/out_sig0_carry_i_21/O
                         net (fo=1, routed)           1.141    13.141    sm/out_sig0_carry_i_21_n_0
    SLICE_X43Y35         LUT6 (Prop_lut6_I0_O)        0.124    13.265 r  sm/out_sig0_carry_i_10/O
                         net (fo=46, routed)          1.665    14.930    L_reg/M_sm_ra1[2]
    SLICE_X36Y26         MUXF7 (Prop_muxf7_S_O)       0.276    15.206 f  L_reg/ram_reg_i_28/O
                         net (fo=13, routed)          1.836    17.041    L_reg/D_registers_q_reg[3][7]_0
    SLICE_X48Y23         LUT1 (Prop_lut1_I0_O)        0.327    17.368 r  L_reg/i__carry__0_i_1__1/O
                         net (fo=1, routed)           0.769    18.137    alum/ram_reg_i_88_2[0]
    SLICE_X43Y26         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593    18.730 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.730    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.844 r  alum/out_sig0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.844    alum/out_sig0_inferred__0/i__carry__1_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.066 r  alum/out_sig0_inferred__0/i__carry__2/O[0]
                         net (fo=1, routed)           0.966    20.032    alum/p_0_in
    SLICE_X44Y27         LUT3 (Prop_lut3_I0_O)        0.299    20.331 r  alum/ram_reg_i_55/O
                         net (fo=1, routed)           0.291    20.622    sm/ram_reg_2
    SLICE_X45Y27         LUT6 (Prop_lut6_I4_O)        0.124    20.746 r  sm/ram_reg_i_17/O
                         net (fo=3, routed)           1.180    21.926    display/ram_reg
    SLICE_X48Y20         LUT5 (Prop_lut5_I2_O)        0.124    22.050 r  display/ram_reg_i_1/O
                         net (fo=1, routed)           0.593    22.643    brams/bram1/ADDRARDADDR[12]
    RAMB18_X1Y8          RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.479   104.883    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y8          RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.259   105.143    
                         clock uncertainty           -0.035   105.108    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566   104.542    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        104.542    
                         arrival time                         -22.643    
  -------------------------------------------------------------------
                         slack                                 81.899    

Slack (MET) :             81.942ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        17.256ns  (logic 3.291ns (19.071%)  route 13.965ns (80.929%))
  Logic Levels:           11  (CARRY4=2 LUT1=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 104.883 - 100.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.556     5.140    sm/clk_IBUF_BUFG
    SLICE_X39Y32         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDSE (Prop_fdse_C_Q)         0.456     5.596 f  sm/D_states_q_reg[7]/Q
                         net (fo=172, routed)         3.415     9.012    sm/D_states_q_reg_n_0_[7]
    SLICE_X51Y35         LUT4 (Prop_lut4_I1_O)        0.150     9.162 r  sm/D_states_q[6]_i_13/O
                         net (fo=17, routed)          1.723    10.885    sm/D_states_q[6]_i_13_n_0
    SLICE_X43Y38         LUT6 (Prop_lut6_I0_O)        0.326    11.211 r  sm/out_sig0_carry_i_32/O
                         net (fo=1, routed)           0.665    11.876    sm/out_sig0_carry_i_32_n_0
    SLICE_X43Y38         LUT6 (Prop_lut6_I5_O)        0.124    12.000 r  sm/out_sig0_carry_i_21/O
                         net (fo=1, routed)           1.141    13.141    sm/out_sig0_carry_i_21_n_0
    SLICE_X43Y35         LUT6 (Prop_lut6_I0_O)        0.124    13.265 r  sm/out_sig0_carry_i_10/O
                         net (fo=46, routed)          1.665    14.930    L_reg/M_sm_ra1[2]
    SLICE_X36Y26         MUXF7 (Prop_muxf7_S_O)       0.276    15.206 f  L_reg/ram_reg_i_28/O
                         net (fo=13, routed)          1.836    17.041    L_reg/D_registers_q_reg[3][7]_0
    SLICE_X48Y23         LUT1 (Prop_lut1_I0_O)        0.327    17.368 r  L_reg/i__carry__0_i_1__1/O
                         net (fo=1, routed)           0.769    18.137    alum/ram_reg_i_88_2[0]
    SLICE_X43Y26         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593    18.730 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.730    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.064 r  alum/out_sig0_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.417    19.481    sm/ram_reg_i_21_0[1]
    SLICE_X41Y28         LUT6 (Prop_lut6_I0_O)        0.303    19.784 f  sm/ram_reg_i_72/O
                         net (fo=1, routed)           0.292    20.077    sm/ram_reg_i_72_n_0
    SLICE_X41Y27         LUT6 (Prop_lut6_I5_O)        0.124    20.201 r  sm/ram_reg_i_24/O
                         net (fo=3, routed)           1.451    21.652    sm/D_ddr_q_reg_5
    SLICE_X49Y20         LUT5 (Prop_lut5_I4_O)        0.154    21.806 r  sm/ram_reg_i_4__0/O
                         net (fo=1, routed)           0.591    22.397    brams/bram2/ram_reg_1[9]
    RAMB18_X1Y9          RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.479   104.883    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y9          RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.259   105.143    
                         clock uncertainty           -0.035   105.108    
    RAMB18_X1Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.769   104.339    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        104.339    
                         arrival time                         -22.397    
  -------------------------------------------------------------------
                         slack                                 81.942    

Slack (MET) :             82.051ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        17.350ns  (logic 3.393ns (19.556%)  route 13.957ns (80.444%))
  Logic Levels:           11  (CARRY4=2 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 104.883 - 100.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.556     5.140    sm/clk_IBUF_BUFG
    SLICE_X39Y32         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDSE (Prop_fdse_C_Q)         0.456     5.596 f  sm/D_states_q_reg[7]/Q
                         net (fo=172, routed)         3.415     9.012    sm/D_states_q_reg_n_0_[7]
    SLICE_X51Y35         LUT4 (Prop_lut4_I1_O)        0.150     9.162 r  sm/D_states_q[6]_i_13/O
                         net (fo=17, routed)          1.723    10.885    sm/D_states_q[6]_i_13_n_0
    SLICE_X43Y38         LUT6 (Prop_lut6_I0_O)        0.326    11.211 r  sm/out_sig0_carry_i_32/O
                         net (fo=1, routed)           0.665    11.876    sm/out_sig0_carry_i_32_n_0
    SLICE_X43Y38         LUT6 (Prop_lut6_I5_O)        0.124    12.000 r  sm/out_sig0_carry_i_21/O
                         net (fo=1, routed)           1.141    13.141    sm/out_sig0_carry_i_21_n_0
    SLICE_X43Y35         LUT6 (Prop_lut6_I0_O)        0.124    13.265 r  sm/out_sig0_carry_i_10/O
                         net (fo=46, routed)          1.665    14.930    L_reg/M_sm_ra1[2]
    SLICE_X36Y26         MUXF7 (Prop_muxf7_S_O)       0.276    15.206 f  L_reg/ram_reg_i_28/O
                         net (fo=13, routed)          1.836    17.041    L_reg/D_registers_q_reg[3][7]_0
    SLICE_X48Y23         LUT1 (Prop_lut1_I0_O)        0.327    17.368 r  L_reg/i__carry__0_i_1__1/O
                         net (fo=1, routed)           0.769    18.137    alum/ram_reg_i_88_2[0]
    SLICE_X43Y26         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593    18.730 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.730    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.969 r  alum/out_sig0_inferred__0/i__carry__1/O[2]
                         net (fo=1, routed)           0.596    19.565    alum/data1[10]
    SLICE_X44Y27         LUT3 (Prop_lut3_I0_O)        0.328    19.893 r  alum/ram_reg_i_70/O
                         net (fo=1, routed)           0.162    20.055    sm/ram_reg_5
    SLICE_X44Y27         LUT6 (Prop_lut6_I4_O)        0.326    20.381 r  sm/ram_reg_i_23/O
                         net (fo=3, routed)           1.270    21.651    display/ram_reg_10
    SLICE_X48Y21         LUT5 (Prop_lut5_I3_O)        0.124    21.775 r  display/ram_reg_i_3__0/O
                         net (fo=1, routed)           0.715    22.491    brams/bram1/ADDRARDADDR[10]
    RAMB18_X1Y8          RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.479   104.883    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y8          RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.259   105.143    
                         clock uncertainty           -0.035   105.108    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   104.542    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        104.542    
                         arrival time                         -22.491    
  -------------------------------------------------------------------
                         slack                                 82.051    

Slack (MET) :             82.192ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        17.209ns  (logic 3.261ns (18.949%)  route 13.948ns (81.051%))
  Logic Levels:           11  (CARRY4=2 LUT1=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 104.883 - 100.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.556     5.140    sm/clk_IBUF_BUFG
    SLICE_X39Y32         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDSE (Prop_fdse_C_Q)         0.456     5.596 f  sm/D_states_q_reg[7]/Q
                         net (fo=172, routed)         3.415     9.012    sm/D_states_q_reg_n_0_[7]
    SLICE_X51Y35         LUT4 (Prop_lut4_I1_O)        0.150     9.162 r  sm/D_states_q[6]_i_13/O
                         net (fo=17, routed)          1.723    10.885    sm/D_states_q[6]_i_13_n_0
    SLICE_X43Y38         LUT6 (Prop_lut6_I0_O)        0.326    11.211 r  sm/out_sig0_carry_i_32/O
                         net (fo=1, routed)           0.665    11.876    sm/out_sig0_carry_i_32_n_0
    SLICE_X43Y38         LUT6 (Prop_lut6_I5_O)        0.124    12.000 r  sm/out_sig0_carry_i_21/O
                         net (fo=1, routed)           1.141    13.141    sm/out_sig0_carry_i_21_n_0
    SLICE_X43Y35         LUT6 (Prop_lut6_I0_O)        0.124    13.265 r  sm/out_sig0_carry_i_10/O
                         net (fo=46, routed)          1.665    14.930    L_reg/M_sm_ra1[2]
    SLICE_X36Y26         MUXF7 (Prop_muxf7_S_O)       0.276    15.206 f  L_reg/ram_reg_i_28/O
                         net (fo=13, routed)          1.836    17.041    L_reg/D_registers_q_reg[3][7]_0
    SLICE_X48Y23         LUT1 (Prop_lut1_I0_O)        0.327    17.368 r  L_reg/i__carry__0_i_1__1/O
                         net (fo=1, routed)           0.769    18.137    alum/ram_reg_i_88_2[0]
    SLICE_X43Y26         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593    18.730 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.730    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.064 r  alum/out_sig0_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.417    19.481    sm/ram_reg_i_21_0[1]
    SLICE_X41Y28         LUT6 (Prop_lut6_I0_O)        0.303    19.784 f  sm/ram_reg_i_72/O
                         net (fo=1, routed)           0.292    20.077    sm/ram_reg_i_72_n_0
    SLICE_X41Y27         LUT6 (Prop_lut6_I5_O)        0.124    20.201 r  sm/ram_reg_i_24/O
                         net (fo=3, routed)           1.451    21.652    display/ram_reg_2
    SLICE_X49Y20         LUT5 (Prop_lut5_I2_O)        0.124    21.776 r  display/ram_reg_i_4/O
                         net (fo=1, routed)           0.574    22.349    brams/bram1/ADDRARDADDR[9]
    RAMB18_X1Y8          RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.479   104.883    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y8          RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.259   105.143    
                         clock uncertainty           -0.035   105.108    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   104.542    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        104.542    
                         arrival time                         -22.349    
  -------------------------------------------------------------------
                         slack                                 82.192    

Slack (MET) :             82.238ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        16.956ns  (logic 3.173ns (18.714%)  route 13.783ns (81.286%))
  Logic Levels:           11  (CARRY4=2 LUT1=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 104.883 - 100.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.556     5.140    sm/clk_IBUF_BUFG
    SLICE_X39Y32         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDSE (Prop_fdse_C_Q)         0.456     5.596 f  sm/D_states_q_reg[7]/Q
                         net (fo=172, routed)         3.415     9.012    sm/D_states_q_reg_n_0_[7]
    SLICE_X51Y35         LUT4 (Prop_lut4_I1_O)        0.150     9.162 r  sm/D_states_q[6]_i_13/O
                         net (fo=17, routed)          1.723    10.885    sm/D_states_q[6]_i_13_n_0
    SLICE_X43Y38         LUT6 (Prop_lut6_I0_O)        0.326    11.211 r  sm/out_sig0_carry_i_32/O
                         net (fo=1, routed)           0.665    11.876    sm/out_sig0_carry_i_32_n_0
    SLICE_X43Y38         LUT6 (Prop_lut6_I5_O)        0.124    12.000 r  sm/out_sig0_carry_i_21/O
                         net (fo=1, routed)           1.141    13.141    sm/out_sig0_carry_i_21_n_0
    SLICE_X43Y35         LUT6 (Prop_lut6_I0_O)        0.124    13.265 r  sm/out_sig0_carry_i_10/O
                         net (fo=46, routed)          1.665    14.930    L_reg/M_sm_ra1[2]
    SLICE_X36Y26         MUXF7 (Prop_muxf7_S_O)       0.276    15.206 f  L_reg/ram_reg_i_28/O
                         net (fo=13, routed)          1.836    17.041    L_reg/D_registers_q_reg[3][7]_0
    SLICE_X48Y23         LUT1 (Prop_lut1_I0_O)        0.327    17.368 r  L_reg/i__carry__0_i_1__1/O
                         net (fo=1, routed)           0.769    18.137    alum/ram_reg_i_88_2[0]
    SLICE_X43Y26         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593    18.730 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.730    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.952 r  alum/out_sig0_inferred__0/i__carry__1/O[0]
                         net (fo=1, routed)           0.291    19.243    sm/ram_reg_i_21_0[0]
    SLICE_X41Y27         LUT6 (Prop_lut6_I0_O)        0.299    19.542 f  sm/ram_reg_i_75/O
                         net (fo=1, routed)           0.424    19.966    sm/ram_reg_i_75_n_0
    SLICE_X44Y27         LUT6 (Prop_lut6_I5_O)        0.124    20.090 r  sm/ram_reg_i_27/O
                         net (fo=3, routed)           1.270    21.360    sm/D_ddr_q_reg_11
    SLICE_X48Y21         LUT5 (Prop_lut5_I4_O)        0.152    21.512 r  sm/ram_reg_i_5/O
                         net (fo=1, routed)           0.584    22.096    brams/bram2/ram_reg_1[8]
    RAMB18_X1Y9          RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.479   104.883    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y9          RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.259   105.143    
                         clock uncertainty           -0.035   105.108    
    RAMB18_X1Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.774   104.334    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        104.334    
                         arrival time                         -22.096    
  -------------------------------------------------------------------
                         slack                                 82.238    

Slack (MET) :             82.277ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        16.916ns  (logic 3.268ns (19.319%)  route 13.648ns (80.681%))
  Logic Levels:           11  (CARRY4=2 LUT1=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 104.883 - 100.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.556     5.140    sm/clk_IBUF_BUFG
    SLICE_X39Y32         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDSE (Prop_fdse_C_Q)         0.456     5.596 f  sm/D_states_q_reg[7]/Q
                         net (fo=172, routed)         3.415     9.012    sm/D_states_q_reg_n_0_[7]
    SLICE_X51Y35         LUT4 (Prop_lut4_I1_O)        0.150     9.162 r  sm/D_states_q[6]_i_13/O
                         net (fo=17, routed)          1.723    10.885    sm/D_states_q[6]_i_13_n_0
    SLICE_X43Y38         LUT6 (Prop_lut6_I0_O)        0.326    11.211 r  sm/out_sig0_carry_i_32/O
                         net (fo=1, routed)           0.665    11.876    sm/out_sig0_carry_i_32_n_0
    SLICE_X43Y38         LUT6 (Prop_lut6_I5_O)        0.124    12.000 r  sm/out_sig0_carry_i_21/O
                         net (fo=1, routed)           1.141    13.141    sm/out_sig0_carry_i_21_n_0
    SLICE_X43Y35         LUT6 (Prop_lut6_I0_O)        0.124    13.265 r  sm/out_sig0_carry_i_10/O
                         net (fo=46, routed)          1.665    14.930    L_reg/M_sm_ra1[2]
    SLICE_X36Y26         MUXF7 (Prop_muxf7_S_O)       0.276    15.206 f  L_reg/ram_reg_i_28/O
                         net (fo=13, routed)          1.836    17.041    L_reg/D_registers_q_reg[3][7]_0
    SLICE_X48Y23         LUT1 (Prop_lut1_I0_O)        0.327    17.368 r  L_reg/i__carry__0_i_1__1/O
                         net (fo=1, routed)           0.769    18.137    alum/ram_reg_i_88_2[0]
    SLICE_X43Y26         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593    18.730 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.730    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.043 r  alum/out_sig0_inferred__0/i__carry__1/O[3]
                         net (fo=1, routed)           0.435    19.478    sm/ram_reg_i_21_0[2]
    SLICE_X41Y27         LUT6 (Prop_lut6_I0_O)        0.306    19.784 f  sm/ram_reg_i_66/O
                         net (fo=1, routed)           0.154    19.938    sm/ram_reg_i_66_n_0
    SLICE_X41Y27         LUT6 (Prop_lut6_I5_O)        0.124    20.062 r  sm/ram_reg_i_21/O
                         net (fo=3, routed)           1.216    21.278    sm/D_ddr_q_reg_8
    SLICE_X48Y21         LUT5 (Prop_lut5_I4_O)        0.149    21.427 r  sm/ram_reg_i_2/O
                         net (fo=1, routed)           0.630    22.056    brams/bram2/ram_reg_1[11]
    RAMB18_X1Y9          RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.479   104.883    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y9          RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.259   105.143    
                         clock uncertainty           -0.035   105.108    
    RAMB18_X1Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.774   104.334    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        104.334    
                         arrival time                         -22.056    
  -------------------------------------------------------------------
                         slack                                 82.277    

Slack (MET) :             82.316ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            L_reg/D_registers_q_reg[7][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        17.339ns  (logic 3.285ns (18.945%)  route 14.054ns (81.055%))
  Logic Levels:           12  (CARRY4=3 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 104.840 - 100.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.556     5.140    sm/clk_IBUF_BUFG
    SLICE_X39Y32         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDSE (Prop_fdse_C_Q)         0.456     5.596 f  sm/D_states_q_reg[7]/Q
                         net (fo=172, routed)         3.415     9.012    sm/D_states_q_reg_n_0_[7]
    SLICE_X51Y35         LUT4 (Prop_lut4_I1_O)        0.150     9.162 r  sm/D_states_q[6]_i_13/O
                         net (fo=17, routed)          1.723    10.885    sm/D_states_q[6]_i_13_n_0
    SLICE_X43Y38         LUT6 (Prop_lut6_I0_O)        0.326    11.211 r  sm/out_sig0_carry_i_32/O
                         net (fo=1, routed)           0.665    11.876    sm/out_sig0_carry_i_32_n_0
    SLICE_X43Y38         LUT6 (Prop_lut6_I5_O)        0.124    12.000 r  sm/out_sig0_carry_i_21/O
                         net (fo=1, routed)           1.141    13.141    sm/out_sig0_carry_i_21_n_0
    SLICE_X43Y35         LUT6 (Prop_lut6_I0_O)        0.124    13.265 r  sm/out_sig0_carry_i_10/O
                         net (fo=46, routed)          1.665    14.930    L_reg/M_sm_ra1[2]
    SLICE_X36Y26         MUXF7 (Prop_muxf7_S_O)       0.276    15.206 f  L_reg/ram_reg_i_28/O
                         net (fo=13, routed)          1.836    17.041    L_reg/D_registers_q_reg[3][7]_0
    SLICE_X48Y23         LUT1 (Prop_lut1_I0_O)        0.327    17.368 r  L_reg/i__carry__0_i_1__1/O
                         net (fo=1, routed)           0.769    18.137    alum/ram_reg_i_88_2[0]
    SLICE_X43Y26         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593    18.730 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.730    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.844 r  alum/out_sig0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.844    alum/out_sig0_inferred__0/i__carry__1_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.066 r  alum/out_sig0_inferred__0/i__carry__2/O[0]
                         net (fo=1, routed)           0.966    20.032    alum/p_0_in
    SLICE_X44Y27         LUT3 (Prop_lut3_I0_O)        0.299    20.331 r  alum/ram_reg_i_55/O
                         net (fo=1, routed)           0.291    20.622    sm/ram_reg_2
    SLICE_X45Y27         LUT6 (Prop_lut6_I4_O)        0.124    20.746 r  sm/ram_reg_i_17/O
                         net (fo=3, routed)           0.445    21.191    sm/D_ddr_q_reg_6
    SLICE_X45Y27         LUT5 (Prop_lut5_I4_O)        0.150    21.341 r  sm/D_registers_q[7][12]_i_1/O
                         net (fo=8, routed)           1.139    22.480    L_reg/D[12]
    SLICE_X36Y31         FDRE                                         r  L_reg/D_registers_q_reg[7][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.435   104.840    L_reg/clk_IBUF_BUFG
    SLICE_X36Y31         FDRE                                         r  L_reg/D_registers_q_reg[7][12]/C
                         clock pessimism              0.274   105.114    
                         clock uncertainty           -0.035   105.079    
    SLICE_X36Y31         FDRE (Setup_fdre_C_D)       -0.283   104.796    L_reg/D_registers_q_reg[7][12]
  -------------------------------------------------------------------
                         required time                        104.796    
                         arrival time                         -22.480    
  -------------------------------------------------------------------
                         slack                                 82.316    

Slack (MET) :             82.335ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            L_reg/D_registers_q_reg[4][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        17.308ns  (logic 3.285ns (18.980%)  route 14.023ns (81.020%))
  Logic Levels:           12  (CARRY4=3 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 104.839 - 100.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.556     5.140    sm/clk_IBUF_BUFG
    SLICE_X39Y32         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDSE (Prop_fdse_C_Q)         0.456     5.596 f  sm/D_states_q_reg[7]/Q
                         net (fo=172, routed)         3.415     9.012    sm/D_states_q_reg_n_0_[7]
    SLICE_X51Y35         LUT4 (Prop_lut4_I1_O)        0.150     9.162 r  sm/D_states_q[6]_i_13/O
                         net (fo=17, routed)          1.723    10.885    sm/D_states_q[6]_i_13_n_0
    SLICE_X43Y38         LUT6 (Prop_lut6_I0_O)        0.326    11.211 r  sm/out_sig0_carry_i_32/O
                         net (fo=1, routed)           0.665    11.876    sm/out_sig0_carry_i_32_n_0
    SLICE_X43Y38         LUT6 (Prop_lut6_I5_O)        0.124    12.000 r  sm/out_sig0_carry_i_21/O
                         net (fo=1, routed)           1.141    13.141    sm/out_sig0_carry_i_21_n_0
    SLICE_X43Y35         LUT6 (Prop_lut6_I0_O)        0.124    13.265 r  sm/out_sig0_carry_i_10/O
                         net (fo=46, routed)          1.665    14.930    L_reg/M_sm_ra1[2]
    SLICE_X36Y26         MUXF7 (Prop_muxf7_S_O)       0.276    15.206 f  L_reg/ram_reg_i_28/O
                         net (fo=13, routed)          1.836    17.041    L_reg/D_registers_q_reg[3][7]_0
    SLICE_X48Y23         LUT1 (Prop_lut1_I0_O)        0.327    17.368 r  L_reg/i__carry__0_i_1__1/O
                         net (fo=1, routed)           0.769    18.137    alum/ram_reg_i_88_2[0]
    SLICE_X43Y26         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593    18.730 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.730    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.844 r  alum/out_sig0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.844    alum/out_sig0_inferred__0/i__carry__1_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.066 r  alum/out_sig0_inferred__0/i__carry__2/O[0]
                         net (fo=1, routed)           0.966    20.032    alum/p_0_in
    SLICE_X44Y27         LUT3 (Prop_lut3_I0_O)        0.299    20.331 r  alum/ram_reg_i_55/O
                         net (fo=1, routed)           0.291    20.622    sm/ram_reg_2
    SLICE_X45Y27         LUT6 (Prop_lut6_I4_O)        0.124    20.746 r  sm/ram_reg_i_17/O
                         net (fo=3, routed)           0.445    21.191    sm/D_ddr_q_reg_6
    SLICE_X45Y27         LUT5 (Prop_lut5_I4_O)        0.150    21.341 r  sm/D_registers_q[7][12]_i_1/O
                         net (fo=8, routed)           1.107    22.448    L_reg/D[12]
    SLICE_X36Y30         FDRE                                         r  L_reg/D_registers_q_reg[4][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.434   104.839    L_reg/clk_IBUF_BUFG
    SLICE_X36Y30         FDRE                                         r  L_reg/D_registers_q_reg[4][12]/C
                         clock pessimism              0.274   105.113    
                         clock uncertainty           -0.035   105.078    
    SLICE_X36Y30         FDRE (Setup_fdre_C_D)       -0.295   104.783    L_reg/D_registers_q_reg[4][12]
  -------------------------------------------------------------------
                         required time                        104.783    
                         arrival time                         -22.448    
  -------------------------------------------------------------------
                         slack                                 82.335    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.563     1.507    sr3/clk_IBUF_BUFG
    SLICE_X43Y43         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.218     1.866    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X42Y43         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.833     2.023    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X42Y43         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.503     1.520    
    SLICE_X42Y43         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.830    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.563     1.507    sr3/clk_IBUF_BUFG
    SLICE_X43Y43         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.218     1.866    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X42Y43         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.833     2.023    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X42Y43         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.503     1.520    
    SLICE_X42Y43         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.830    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.563     1.507    sr3/clk_IBUF_BUFG
    SLICE_X43Y43         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.218     1.866    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X42Y43         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.833     2.023    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X42Y43         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.503     1.520    
    SLICE_X42Y43         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.830    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.563     1.507    sr3/clk_IBUF_BUFG
    SLICE_X43Y43         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.218     1.866    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X42Y43         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.833     2.023    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X42Y43         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.503     1.520    
    SLICE_X42Y43         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.830    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.128ns (38.146%)  route 0.208ns (61.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.563     1.507    sr3/clk_IBUF_BUFG
    SLICE_X43Y43         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDRE (Prop_fdre_C_Q)         0.128     1.635 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.208     1.842    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X42Y43         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.833     2.023    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X42Y43         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.503     1.520    
    SLICE_X42Y43         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.775    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.128ns (38.146%)  route 0.208ns (61.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.563     1.507    sr3/clk_IBUF_BUFG
    SLICE_X43Y43         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDRE (Prop_fdre_C_Q)         0.128     1.635 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.208     1.842    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X42Y43         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.833     2.023    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X42Y43         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.503     1.520    
    SLICE_X42Y43         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.775    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.128ns (38.146%)  route 0.208ns (61.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.563     1.507    sr3/clk_IBUF_BUFG
    SLICE_X43Y43         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDRE (Prop_fdre_C_Q)         0.128     1.635 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.208     1.842    sr3/ram/mem_reg_0_3_1_1/A1
    SLICE_X42Y43         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.833     2.023    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X42Y43         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.503     1.520    
    SLICE_X42Y43         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.775    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.128ns (38.146%)  route 0.208ns (61.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.563     1.507    sr3/clk_IBUF_BUFG
    SLICE_X43Y43         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDRE (Prop_fdre_C_Q)         0.128     1.635 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.208     1.842    sr3/ram/mem_reg_0_3_1_1/A1
    SLICE_X42Y43         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.833     2.023    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X42Y43         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.503     1.520    
    SLICE_X42Y43         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.775    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.164ns (36.914%)  route 0.280ns (63.086%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.562     1.506    sr2/clk_IBUF_BUFG
    SLICE_X42Y42         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.280     1.950    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X42Y41         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.832     2.022    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X42Y41         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.500     1.522    
    SLICE_X42Y41         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.831    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.164ns (36.914%)  route 0.280ns (63.086%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.562     1.506    sr2/clk_IBUF_BUFG
    SLICE_X42Y42         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.280     1.950    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X42Y41         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.832     2.022    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X42Y41         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.500     1.522    
    SLICE_X42Y41         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.831    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.119    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y8    brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y9    brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X0Y16   sm/D_debug_dff_q_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y59   D_buff4_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y59   D_buff4_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y59   D_buff4_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y59   D_buff4_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X46Y27   D_gamecounter_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X46Y29   D_gamecounter_q_reg[10]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X42Y40   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X42Y40   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X42Y40   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X42Y40   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X42Y40   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X42Y40   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X42Y40   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X42Y40   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X42Y41   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X42Y41   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X42Y40   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X42Y40   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X42Y40   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X42Y40   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X42Y40   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X42Y40   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X42Y40   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X42Y40   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X42Y41   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X42Y41   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       94.427ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.148ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.427ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.134ns  (logic 0.704ns (13.712%)  route 4.430ns (86.287%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 104.844 - 100.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X41Y40         FDRE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDRE (Prop_fdre_C_Q)         0.456     5.604 f  sm/D_states_q_reg[3]/Q
                         net (fo=162, routed)         2.115     7.719    sm/D_states_q_reg[3]_0
    SLICE_X41Y34         LUT4 (Prop_lut4_I1_O)        0.124     7.843 f  sm/D_stage_q[3]_i_2/O
                         net (fo=8, routed)           1.284     9.127    sm/D_stage_q[3]_i_2_n_0
    SLICE_X46Y33         LUT6 (Prop_lut6_I1_O)        0.124     9.251 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           1.031    10.282    fifo_reset_cond/AS[0]
    SLICE_X48Y21         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.439   104.844    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X48Y21         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.259   105.103    
                         clock uncertainty           -0.035   105.068    
    SLICE_X48Y21         FDPE (Recov_fdpe_C_PRE)     -0.359   104.709    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        104.709    
                         arrival time                         -10.282    
  -------------------------------------------------------------------
                         slack                                 94.427    

Slack (MET) :             94.427ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.134ns  (logic 0.704ns (13.712%)  route 4.430ns (86.287%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 104.844 - 100.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X41Y40         FDRE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDRE (Prop_fdre_C_Q)         0.456     5.604 f  sm/D_states_q_reg[3]/Q
                         net (fo=162, routed)         2.115     7.719    sm/D_states_q_reg[3]_0
    SLICE_X41Y34         LUT4 (Prop_lut4_I1_O)        0.124     7.843 f  sm/D_stage_q[3]_i_2/O
                         net (fo=8, routed)           1.284     9.127    sm/D_stage_q[3]_i_2_n_0
    SLICE_X46Y33         LUT6 (Prop_lut6_I1_O)        0.124     9.251 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           1.031    10.282    fifo_reset_cond/AS[0]
    SLICE_X48Y21         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.439   104.844    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X48Y21         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.259   105.103    
                         clock uncertainty           -0.035   105.068    
    SLICE_X48Y21         FDPE (Recov_fdpe_C_PRE)     -0.359   104.709    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        104.709    
                         arrival time                         -10.282    
  -------------------------------------------------------------------
                         slack                                 94.427    

Slack (MET) :             94.427ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.134ns  (logic 0.704ns (13.712%)  route 4.430ns (86.287%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 104.844 - 100.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X41Y40         FDRE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDRE (Prop_fdre_C_Q)         0.456     5.604 f  sm/D_states_q_reg[3]/Q
                         net (fo=162, routed)         2.115     7.719    sm/D_states_q_reg[3]_0
    SLICE_X41Y34         LUT4 (Prop_lut4_I1_O)        0.124     7.843 f  sm/D_stage_q[3]_i_2/O
                         net (fo=8, routed)           1.284     9.127    sm/D_stage_q[3]_i_2_n_0
    SLICE_X46Y33         LUT6 (Prop_lut6_I1_O)        0.124     9.251 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           1.031    10.282    fifo_reset_cond/AS[0]
    SLICE_X48Y21         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.439   104.844    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X48Y21         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.259   105.103    
                         clock uncertainty           -0.035   105.068    
    SLICE_X48Y21         FDPE (Recov_fdpe_C_PRE)     -0.359   104.709    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        104.709    
                         arrival time                         -10.282    
  -------------------------------------------------------------------
                         slack                                 94.427    

Slack (MET) :             94.427ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.134ns  (logic 0.704ns (13.712%)  route 4.430ns (86.287%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 104.844 - 100.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X41Y40         FDRE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDRE (Prop_fdre_C_Q)         0.456     5.604 f  sm/D_states_q_reg[3]/Q
                         net (fo=162, routed)         2.115     7.719    sm/D_states_q_reg[3]_0
    SLICE_X41Y34         LUT4 (Prop_lut4_I1_O)        0.124     7.843 f  sm/D_stage_q[3]_i_2/O
                         net (fo=8, routed)           1.284     9.127    sm/D_stage_q[3]_i_2_n_0
    SLICE_X46Y33         LUT6 (Prop_lut6_I1_O)        0.124     9.251 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           1.031    10.282    fifo_reset_cond/AS[0]
    SLICE_X48Y21         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.439   104.844    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X48Y21         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.259   105.103    
                         clock uncertainty           -0.035   105.068    
    SLICE_X48Y21         FDPE (Recov_fdpe_C_PRE)     -0.359   104.709    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        104.709    
                         arrival time                         -10.282    
  -------------------------------------------------------------------
                         slack                                 94.427    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.148ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.084ns  (logic 0.186ns (17.164%)  route 0.898ns (82.836%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.559     1.503    sm/clk_IBUF_BUFG
    SLICE_X45Y33         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDSE (Prop_fdse_C_Q)         0.141     1.644 f  sm/D_states_q_reg[0]/Q
                         net (fo=210, routed)         0.418     2.061    sm/D_states_q_reg_n_0_[0]
    SLICE_X46Y33         LUT6 (Prop_lut6_I4_O)        0.045     2.106 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.480     2.586    fifo_reset_cond/AS[0]
    SLICE_X48Y21         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.824     2.014    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X48Y21         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.534    
    SLICE_X48Y21         FDPE (Remov_fdpe_C_PRE)     -0.095     1.439    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           2.586    
  -------------------------------------------------------------------
                         slack                                  1.148    

Slack (MET) :             1.148ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.084ns  (logic 0.186ns (17.164%)  route 0.898ns (82.836%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.559     1.503    sm/clk_IBUF_BUFG
    SLICE_X45Y33         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDSE (Prop_fdse_C_Q)         0.141     1.644 f  sm/D_states_q_reg[0]/Q
                         net (fo=210, routed)         0.418     2.061    sm/D_states_q_reg_n_0_[0]
    SLICE_X46Y33         LUT6 (Prop_lut6_I4_O)        0.045     2.106 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.480     2.586    fifo_reset_cond/AS[0]
    SLICE_X48Y21         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.824     2.014    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X48Y21         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.534    
    SLICE_X48Y21         FDPE (Remov_fdpe_C_PRE)     -0.095     1.439    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           2.586    
  -------------------------------------------------------------------
                         slack                                  1.148    

Slack (MET) :             1.148ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.084ns  (logic 0.186ns (17.164%)  route 0.898ns (82.836%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.559     1.503    sm/clk_IBUF_BUFG
    SLICE_X45Y33         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDSE (Prop_fdse_C_Q)         0.141     1.644 f  sm/D_states_q_reg[0]/Q
                         net (fo=210, routed)         0.418     2.061    sm/D_states_q_reg_n_0_[0]
    SLICE_X46Y33         LUT6 (Prop_lut6_I4_O)        0.045     2.106 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.480     2.586    fifo_reset_cond/AS[0]
    SLICE_X48Y21         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.824     2.014    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X48Y21         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.534    
    SLICE_X48Y21         FDPE (Remov_fdpe_C_PRE)     -0.095     1.439    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           2.586    
  -------------------------------------------------------------------
                         slack                                  1.148    

Slack (MET) :             1.148ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.084ns  (logic 0.186ns (17.164%)  route 0.898ns (82.836%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.559     1.503    sm/clk_IBUF_BUFG
    SLICE_X45Y33         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDSE (Prop_fdse_C_Q)         0.141     1.644 f  sm/D_states_q_reg[0]/Q
                         net (fo=210, routed)         0.418     2.061    sm/D_states_q_reg_n_0_[0]
    SLICE_X46Y33         LUT6 (Prop_lut6_I4_O)        0.045     2.106 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.480     2.586    fifo_reset_cond/AS[0]
    SLICE_X48Y21         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.824     2.014    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X48Y21         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.534    
    SLICE_X48Y21         FDPE (Remov_fdpe_C_PRE)     -0.095     1.439    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           2.586    
  -------------------------------------------------------------------
                         slack                                  1.148    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            62 Endpoints
Min Delay            62 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.806ns  (logic 11.034ns (30.815%)  route 24.772ns (69.185%))
  Logic Levels:           30  (CARRY4=7 LUT2=5 LUT3=1 LUT4=5 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.553     5.137    L_reg/clk_IBUF_BUFG
    SLICE_X36Y30         FDRE                                         r  L_reg/D_registers_q_reg[4][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDRE (Prop_fdre_C_Q)         0.419     5.556 r  L_reg/D_registers_q_reg[4][4]/Q
                         net (fo=19, routed)          1.832     7.388    L_reg/D_registers_q_reg[4][9]_0[4]
    SLICE_X33Y38         LUT2 (Prop_lut2_I0_O)        0.327     7.715 f  L_reg/L_609f7c9e_remainder0__0_carry__1_i_11__0/O
                         net (fo=1, routed)           0.300     8.015    L_reg/L_609f7c9e_remainder0__0_carry__1_i_11__0_n_0
    SLICE_X35Y38         LUT6 (Prop_lut6_I4_O)        0.332     8.347 f  L_reg/L_609f7c9e_remainder0__0_carry__1_i_8__0/O
                         net (fo=4, routed)           0.816     9.164    L_reg/L_609f7c9e_remainder0__0_carry__1_i_8__0_n_0
    SLICE_X37Y38         LUT2 (Prop_lut2_I1_O)        0.124     9.288 r  L_reg/L_609f7c9e_remainder0__0_carry__1_i_7__0/O
                         net (fo=3, routed)           1.141    10.429    L_reg/L_609f7c9e_remainder0__0_carry__1_i_7__0_n_0
    SLICE_X34Y37         LUT6 (Prop_lut6_I3_O)        0.124    10.553 r  L_reg/L_609f7c9e_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           0.966    11.519    L_reg/L_609f7c9e_remainder0__0_carry_i_10__0_n_0
    SLICE_X36Y38         LUT4 (Prop_lut4_I0_O)        0.124    11.643 r  L_reg/L_609f7c9e_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.643    timerseg_driver/decimal_renderer/i__carry__0_i_19_0[1]
    SLICE_X36Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.193 r  timerseg_driver/decimal_renderer/L_609f7c9e_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.193    timerseg_driver/decimal_renderer/L_609f7c9e_remainder0__0_carry_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.307 r  timerseg_driver/decimal_renderer/L_609f7c9e_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.307    timerseg_driver/decimal_renderer/L_609f7c9e_remainder0__0_carry__0_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.546 r  timerseg_driver/decimal_renderer/L_609f7c9e_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           1.188    13.734    L_reg/L_609f7c9e_remainder0_1[10]
    SLICE_X33Y41         LUT5 (Prop_lut5_I4_O)        0.302    14.036 r  L_reg/i__carry__0_i_23/O
                         net (fo=8, routed)           0.753    14.789    L_reg/i__carry__0_i_23_n_0
    SLICE_X33Y40         LUT4 (Prop_lut4_I0_O)        0.124    14.913 r  L_reg/i__carry__0_i_22/O
                         net (fo=2, routed)           0.859    15.773    L_reg/i__carry__0_i_22_n_0
    SLICE_X35Y39         LUT6 (Prop_lut6_I5_O)        0.124    15.897 f  L_reg/i__carry__0_i_13__3/O
                         net (fo=6, routed)           1.292    17.188    L_reg/i__carry__0_i_13__3_n_0
    SLICE_X34Y40         LUT4 (Prop_lut4_I1_O)        0.124    17.312 r  L_reg/i__carry__0_i_16__1/O
                         net (fo=2, routed)           1.013    18.325    L_reg/i__carry__0_i_16__1_n_0
    SLICE_X34Y40         LUT2 (Prop_lut2_I1_O)        0.124    18.449 f  L_reg/i__carry__0_i_9__1/O
                         net (fo=2, routed)           0.961    19.411    L_reg/i__carry__0_i_9__1_n_0
    SLICE_X33Y40         LUT4 (Prop_lut4_I3_O)        0.152    19.563 r  L_reg/i__carry__0_i_1__0/O
                         net (fo=2, routed)           0.513    20.075    L_reg/D_registers_q_reg[4][8]_0[3]
    SLICE_X32Y40         LUT6 (Prop_lut6_I5_O)        0.332    20.407 r  L_reg/i__carry__0_i_5__2/O
                         net (fo=1, routed)           0.000    20.407    timerseg_driver/decimal_renderer/i__carry__0_i_12__3_0[3]
    SLICE_X32Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.808 r  timerseg_driver/decimal_renderer/L_609f7c9e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.808    timerseg_driver/decimal_renderer/L_609f7c9e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.121 r  timerseg_driver/decimal_renderer/L_609f7c9e_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.838    21.959    L_reg/L_609f7c9e_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X30Y41         LUT5 (Prop_lut5_I1_O)        0.306    22.265 r  L_reg/i__carry__0_i_18__0/O
                         net (fo=10, routed)          0.778    23.044    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_9
    SLICE_X29Y39         LUT5 (Prop_lut5_I0_O)        0.124    23.168 r  timerseg_driver/decimal_renderer/i__carry__0_i_10__2/O
                         net (fo=4, routed)           0.946    24.114    timerseg_driver/decimal_renderer/D_registers_q_reg[4][2]_0
    SLICE_X29Y40         LUT2 (Prop_lut2_I0_O)        0.150    24.264 f  timerseg_driver/decimal_renderer/i__carry_i_9__1/O
                         net (fo=8, routed)           1.148    25.412    L_reg/L_609f7c9e_remainder0_inferred__1/i__carry
    SLICE_X29Y37         LUT3 (Prop_lut3_I1_O)        0.326    25.738 r  L_reg/i__carry_i_15__1/O
                         net (fo=3, routed)           0.831    26.569    L_reg/i__carry_i_15__1_n_0
    SLICE_X29Y39         LUT2 (Prop_lut2_I1_O)        0.152    26.721 r  L_reg/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.481    27.202    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_37_0[0]
    SLICE_X28Y39         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734    27.936 r  timerseg_driver/decimal_renderer/L_609f7c9e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.936    timerseg_driver/decimal_renderer/L_609f7c9e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.249 f  timerseg_driver/decimal_renderer/L_609f7c9e_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.861    29.110    timerseg_driver/decimal_renderer/L_609f7c9e_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X29Y40         LUT6 (Prop_lut6_I2_O)        0.306    29.416 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_37/O
                         net (fo=1, routed)           0.433    29.849    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_37_n_0
    SLICE_X29Y40         LUT5 (Prop_lut5_I4_O)        0.124    29.973 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=2, routed)           0.650    30.623    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_21_n_0
    SLICE_X29Y41         LUT6 (Prop_lut6_I0_O)        0.124    30.747 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_6/O
                         net (fo=2, routed)           1.022    31.769    L_reg/timerseg_OBUF[3]_inst_i_1
    SLICE_X31Y41         LUT6 (Prop_lut6_I1_O)        0.124    31.893 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.948    32.842    L_reg/D_ctr_q_reg[16]_0
    SLICE_X35Y42         LUT4 (Prop_lut4_I0_O)        0.150    32.992 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.200    37.192    timerseg_OBUF[6]
    C7                   OBUF (Prop_obuf_I_O)         3.752    40.943 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    40.943    timerseg[6]
    C7                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.425ns  (logic 10.803ns (30.495%)  route 24.622ns (69.505%))
  Logic Levels:           30  (CARRY4=7 LUT2=5 LUT3=2 LUT4=4 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.553     5.137    L_reg/clk_IBUF_BUFG
    SLICE_X36Y30         FDRE                                         r  L_reg/D_registers_q_reg[4][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDRE (Prop_fdre_C_Q)         0.419     5.556 r  L_reg/D_registers_q_reg[4][4]/Q
                         net (fo=19, routed)          1.832     7.388    L_reg/D_registers_q_reg[4][9]_0[4]
    SLICE_X33Y38         LUT2 (Prop_lut2_I0_O)        0.327     7.715 f  L_reg/L_609f7c9e_remainder0__0_carry__1_i_11__0/O
                         net (fo=1, routed)           0.300     8.015    L_reg/L_609f7c9e_remainder0__0_carry__1_i_11__0_n_0
    SLICE_X35Y38         LUT6 (Prop_lut6_I4_O)        0.332     8.347 f  L_reg/L_609f7c9e_remainder0__0_carry__1_i_8__0/O
                         net (fo=4, routed)           0.816     9.164    L_reg/L_609f7c9e_remainder0__0_carry__1_i_8__0_n_0
    SLICE_X37Y38         LUT2 (Prop_lut2_I1_O)        0.124     9.288 r  L_reg/L_609f7c9e_remainder0__0_carry__1_i_7__0/O
                         net (fo=3, routed)           1.141    10.429    L_reg/L_609f7c9e_remainder0__0_carry__1_i_7__0_n_0
    SLICE_X34Y37         LUT6 (Prop_lut6_I3_O)        0.124    10.553 r  L_reg/L_609f7c9e_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           0.966    11.519    L_reg/L_609f7c9e_remainder0__0_carry_i_10__0_n_0
    SLICE_X36Y38         LUT4 (Prop_lut4_I0_O)        0.124    11.643 r  L_reg/L_609f7c9e_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.643    timerseg_driver/decimal_renderer/i__carry__0_i_19_0[1]
    SLICE_X36Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.193 r  timerseg_driver/decimal_renderer/L_609f7c9e_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.193    timerseg_driver/decimal_renderer/L_609f7c9e_remainder0__0_carry_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.307 r  timerseg_driver/decimal_renderer/L_609f7c9e_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.307    timerseg_driver/decimal_renderer/L_609f7c9e_remainder0__0_carry__0_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.546 r  timerseg_driver/decimal_renderer/L_609f7c9e_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           1.188    13.734    L_reg/L_609f7c9e_remainder0_1[10]
    SLICE_X33Y41         LUT5 (Prop_lut5_I4_O)        0.302    14.036 r  L_reg/i__carry__0_i_23/O
                         net (fo=8, routed)           0.753    14.789    L_reg/i__carry__0_i_23_n_0
    SLICE_X33Y40         LUT4 (Prop_lut4_I0_O)        0.124    14.913 r  L_reg/i__carry__0_i_22/O
                         net (fo=2, routed)           0.859    15.773    L_reg/i__carry__0_i_22_n_0
    SLICE_X35Y39         LUT6 (Prop_lut6_I5_O)        0.124    15.897 f  L_reg/i__carry__0_i_13__3/O
                         net (fo=6, routed)           1.292    17.188    L_reg/i__carry__0_i_13__3_n_0
    SLICE_X34Y40         LUT4 (Prop_lut4_I1_O)        0.124    17.312 r  L_reg/i__carry__0_i_16__1/O
                         net (fo=2, routed)           1.013    18.325    L_reg/i__carry__0_i_16__1_n_0
    SLICE_X34Y40         LUT2 (Prop_lut2_I1_O)        0.124    18.449 f  L_reg/i__carry__0_i_9__1/O
                         net (fo=2, routed)           0.961    19.411    L_reg/i__carry__0_i_9__1_n_0
    SLICE_X33Y40         LUT4 (Prop_lut4_I3_O)        0.152    19.563 r  L_reg/i__carry__0_i_1__0/O
                         net (fo=2, routed)           0.513    20.075    L_reg/D_registers_q_reg[4][8]_0[3]
    SLICE_X32Y40         LUT6 (Prop_lut6_I5_O)        0.332    20.407 r  L_reg/i__carry__0_i_5__2/O
                         net (fo=1, routed)           0.000    20.407    timerseg_driver/decimal_renderer/i__carry__0_i_12__3_0[3]
    SLICE_X32Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.808 r  timerseg_driver/decimal_renderer/L_609f7c9e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.808    timerseg_driver/decimal_renderer/L_609f7c9e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.121 r  timerseg_driver/decimal_renderer/L_609f7c9e_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.838    21.959    L_reg/L_609f7c9e_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X30Y41         LUT5 (Prop_lut5_I1_O)        0.306    22.265 r  L_reg/i__carry__0_i_18__0/O
                         net (fo=10, routed)          0.778    23.044    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_9
    SLICE_X29Y39         LUT5 (Prop_lut5_I0_O)        0.124    23.168 r  timerseg_driver/decimal_renderer/i__carry__0_i_10__2/O
                         net (fo=4, routed)           0.946    24.114    timerseg_driver/decimal_renderer/D_registers_q_reg[4][2]_0
    SLICE_X29Y40         LUT2 (Prop_lut2_I0_O)        0.150    24.264 f  timerseg_driver/decimal_renderer/i__carry_i_9__1/O
                         net (fo=8, routed)           1.148    25.412    L_reg/L_609f7c9e_remainder0_inferred__1/i__carry
    SLICE_X29Y37         LUT3 (Prop_lut3_I1_O)        0.326    25.738 r  L_reg/i__carry_i_15__1/O
                         net (fo=3, routed)           0.831    26.569    L_reg/i__carry_i_15__1_n_0
    SLICE_X29Y39         LUT2 (Prop_lut2_I1_O)        0.152    26.721 r  L_reg/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.481    27.202    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_37_0[0]
    SLICE_X28Y39         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734    27.936 r  timerseg_driver/decimal_renderer/L_609f7c9e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.936    timerseg_driver/decimal_renderer/L_609f7c9e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.249 f  timerseg_driver/decimal_renderer/L_609f7c9e_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.861    29.110    timerseg_driver/decimal_renderer/L_609f7c9e_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X29Y40         LUT6 (Prop_lut6_I2_O)        0.306    29.416 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_37/O
                         net (fo=1, routed)           0.433    29.849    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_37_n_0
    SLICE_X29Y40         LUT5 (Prop_lut5_I4_O)        0.124    29.973 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=2, routed)           0.650    30.623    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_21_n_0
    SLICE_X29Y41         LUT6 (Prop_lut6_I0_O)        0.124    30.747 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_6/O
                         net (fo=2, routed)           1.022    31.769    L_reg/timerseg_OBUF[3]_inst_i_1
    SLICE_X31Y41         LUT6 (Prop_lut6_I1_O)        0.124    31.893 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.950    32.844    L_reg/D_ctr_q_reg[16]_0
    SLICE_X35Y42         LUT3 (Prop_lut3_I1_O)        0.124    32.968 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.048    37.016    timerseg_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.547    40.563 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.563    timerseg[0]
    C6                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.324ns  (logic 11.068ns (31.334%)  route 24.256ns (68.666%))
  Logic Levels:           30  (CARRY4=7 LUT2=5 LUT3=1 LUT4=5 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.553     5.137    L_reg/clk_IBUF_BUFG
    SLICE_X36Y30         FDRE                                         r  L_reg/D_registers_q_reg[4][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDRE (Prop_fdre_C_Q)         0.419     5.556 r  L_reg/D_registers_q_reg[4][4]/Q
                         net (fo=19, routed)          1.832     7.388    L_reg/D_registers_q_reg[4][9]_0[4]
    SLICE_X33Y38         LUT2 (Prop_lut2_I0_O)        0.327     7.715 f  L_reg/L_609f7c9e_remainder0__0_carry__1_i_11__0/O
                         net (fo=1, routed)           0.300     8.015    L_reg/L_609f7c9e_remainder0__0_carry__1_i_11__0_n_0
    SLICE_X35Y38         LUT6 (Prop_lut6_I4_O)        0.332     8.347 f  L_reg/L_609f7c9e_remainder0__0_carry__1_i_8__0/O
                         net (fo=4, routed)           0.816     9.164    L_reg/L_609f7c9e_remainder0__0_carry__1_i_8__0_n_0
    SLICE_X37Y38         LUT2 (Prop_lut2_I1_O)        0.124     9.288 r  L_reg/L_609f7c9e_remainder0__0_carry__1_i_7__0/O
                         net (fo=3, routed)           1.141    10.429    L_reg/L_609f7c9e_remainder0__0_carry__1_i_7__0_n_0
    SLICE_X34Y37         LUT6 (Prop_lut6_I3_O)        0.124    10.553 r  L_reg/L_609f7c9e_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           0.966    11.519    L_reg/L_609f7c9e_remainder0__0_carry_i_10__0_n_0
    SLICE_X36Y38         LUT4 (Prop_lut4_I0_O)        0.124    11.643 r  L_reg/L_609f7c9e_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.643    timerseg_driver/decimal_renderer/i__carry__0_i_19_0[1]
    SLICE_X36Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.193 r  timerseg_driver/decimal_renderer/L_609f7c9e_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.193    timerseg_driver/decimal_renderer/L_609f7c9e_remainder0__0_carry_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.307 r  timerseg_driver/decimal_renderer/L_609f7c9e_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.307    timerseg_driver/decimal_renderer/L_609f7c9e_remainder0__0_carry__0_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.546 r  timerseg_driver/decimal_renderer/L_609f7c9e_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           1.188    13.734    L_reg/L_609f7c9e_remainder0_1[10]
    SLICE_X33Y41         LUT5 (Prop_lut5_I4_O)        0.302    14.036 r  L_reg/i__carry__0_i_23/O
                         net (fo=8, routed)           0.753    14.789    L_reg/i__carry__0_i_23_n_0
    SLICE_X33Y40         LUT4 (Prop_lut4_I0_O)        0.124    14.913 r  L_reg/i__carry__0_i_22/O
                         net (fo=2, routed)           0.859    15.773    L_reg/i__carry__0_i_22_n_0
    SLICE_X35Y39         LUT6 (Prop_lut6_I5_O)        0.124    15.897 f  L_reg/i__carry__0_i_13__3/O
                         net (fo=6, routed)           1.292    17.188    L_reg/i__carry__0_i_13__3_n_0
    SLICE_X34Y40         LUT4 (Prop_lut4_I1_O)        0.124    17.312 r  L_reg/i__carry__0_i_16__1/O
                         net (fo=2, routed)           1.013    18.325    L_reg/i__carry__0_i_16__1_n_0
    SLICE_X34Y40         LUT2 (Prop_lut2_I1_O)        0.124    18.449 f  L_reg/i__carry__0_i_9__1/O
                         net (fo=2, routed)           0.961    19.411    L_reg/i__carry__0_i_9__1_n_0
    SLICE_X33Y40         LUT4 (Prop_lut4_I3_O)        0.152    19.563 r  L_reg/i__carry__0_i_1__0/O
                         net (fo=2, routed)           0.513    20.075    L_reg/D_registers_q_reg[4][8]_0[3]
    SLICE_X32Y40         LUT6 (Prop_lut6_I5_O)        0.332    20.407 r  L_reg/i__carry__0_i_5__2/O
                         net (fo=1, routed)           0.000    20.407    timerseg_driver/decimal_renderer/i__carry__0_i_12__3_0[3]
    SLICE_X32Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.808 r  timerseg_driver/decimal_renderer/L_609f7c9e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.808    timerseg_driver/decimal_renderer/L_609f7c9e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.121 r  timerseg_driver/decimal_renderer/L_609f7c9e_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.838    21.959    L_reg/L_609f7c9e_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X30Y41         LUT5 (Prop_lut5_I1_O)        0.306    22.265 r  L_reg/i__carry__0_i_18__0/O
                         net (fo=10, routed)          0.778    23.044    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_9
    SLICE_X29Y39         LUT5 (Prop_lut5_I0_O)        0.124    23.168 r  timerseg_driver/decimal_renderer/i__carry__0_i_10__2/O
                         net (fo=4, routed)           0.946    24.114    timerseg_driver/decimal_renderer/D_registers_q_reg[4][2]_0
    SLICE_X29Y40         LUT2 (Prop_lut2_I0_O)        0.150    24.264 f  timerseg_driver/decimal_renderer/i__carry_i_9__1/O
                         net (fo=8, routed)           1.148    25.412    L_reg/L_609f7c9e_remainder0_inferred__1/i__carry
    SLICE_X29Y37         LUT3 (Prop_lut3_I1_O)        0.326    25.738 r  L_reg/i__carry_i_15__1/O
                         net (fo=3, routed)           0.831    26.569    L_reg/i__carry_i_15__1_n_0
    SLICE_X29Y39         LUT2 (Prop_lut2_I1_O)        0.152    26.721 r  L_reg/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.481    27.202    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_37_0[0]
    SLICE_X28Y39         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734    27.936 r  timerseg_driver/decimal_renderer/L_609f7c9e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.936    timerseg_driver/decimal_renderer/L_609f7c9e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.249 r  timerseg_driver/decimal_renderer/L_609f7c9e_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.861    29.110    timerseg_driver/decimal_renderer/L_609f7c9e_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X29Y40         LUT6 (Prop_lut6_I2_O)        0.306    29.416 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_37/O
                         net (fo=1, routed)           0.433    29.849    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_37_n_0
    SLICE_X29Y40         LUT5 (Prop_lut5_I4_O)        0.124    29.973 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=2, routed)           0.650    30.623    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_21_n_0
    SLICE_X29Y41         LUT6 (Prop_lut6_I0_O)        0.124    30.747 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_6/O
                         net (fo=2, routed)           1.023    31.770    L_reg/timerseg_OBUF[3]_inst_i_1
    SLICE_X31Y41         LUT6 (Prop_lut6_I1_O)        0.124    31.894 f  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.984    32.878    timerseg_driver/ctr/timerseg[9]
    SLICE_X35Y42         LUT4 (Prop_lut4_I3_O)        0.154    33.032 r  timerseg_driver/ctr/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.647    36.679    timerseg_OBUF[4]
    C4                   OBUF (Prop_obuf_I_O)         3.782    40.462 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    40.462    timerseg[4]
    C4                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.284ns  (logic 11.058ns (31.339%)  route 24.227ns (68.661%))
  Logic Levels:           30  (CARRY4=7 LUT2=5 LUT3=1 LUT4=5 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.553     5.137    L_reg/clk_IBUF_BUFG
    SLICE_X36Y30         FDRE                                         r  L_reg/D_registers_q_reg[4][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDRE (Prop_fdre_C_Q)         0.419     5.556 r  L_reg/D_registers_q_reg[4][4]/Q
                         net (fo=19, routed)          1.832     7.388    L_reg/D_registers_q_reg[4][9]_0[4]
    SLICE_X33Y38         LUT2 (Prop_lut2_I0_O)        0.327     7.715 f  L_reg/L_609f7c9e_remainder0__0_carry__1_i_11__0/O
                         net (fo=1, routed)           0.300     8.015    L_reg/L_609f7c9e_remainder0__0_carry__1_i_11__0_n_0
    SLICE_X35Y38         LUT6 (Prop_lut6_I4_O)        0.332     8.347 f  L_reg/L_609f7c9e_remainder0__0_carry__1_i_8__0/O
                         net (fo=4, routed)           0.816     9.164    L_reg/L_609f7c9e_remainder0__0_carry__1_i_8__0_n_0
    SLICE_X37Y38         LUT2 (Prop_lut2_I1_O)        0.124     9.288 r  L_reg/L_609f7c9e_remainder0__0_carry__1_i_7__0/O
                         net (fo=3, routed)           1.141    10.429    L_reg/L_609f7c9e_remainder0__0_carry__1_i_7__0_n_0
    SLICE_X34Y37         LUT6 (Prop_lut6_I3_O)        0.124    10.553 r  L_reg/L_609f7c9e_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           0.966    11.519    L_reg/L_609f7c9e_remainder0__0_carry_i_10__0_n_0
    SLICE_X36Y38         LUT4 (Prop_lut4_I0_O)        0.124    11.643 r  L_reg/L_609f7c9e_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.643    timerseg_driver/decimal_renderer/i__carry__0_i_19_0[1]
    SLICE_X36Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.193 r  timerseg_driver/decimal_renderer/L_609f7c9e_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.193    timerseg_driver/decimal_renderer/L_609f7c9e_remainder0__0_carry_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.307 r  timerseg_driver/decimal_renderer/L_609f7c9e_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.307    timerseg_driver/decimal_renderer/L_609f7c9e_remainder0__0_carry__0_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.546 r  timerseg_driver/decimal_renderer/L_609f7c9e_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           1.188    13.734    L_reg/L_609f7c9e_remainder0_1[10]
    SLICE_X33Y41         LUT5 (Prop_lut5_I4_O)        0.302    14.036 r  L_reg/i__carry__0_i_23/O
                         net (fo=8, routed)           0.753    14.789    L_reg/i__carry__0_i_23_n_0
    SLICE_X33Y40         LUT4 (Prop_lut4_I0_O)        0.124    14.913 r  L_reg/i__carry__0_i_22/O
                         net (fo=2, routed)           0.859    15.773    L_reg/i__carry__0_i_22_n_0
    SLICE_X35Y39         LUT6 (Prop_lut6_I5_O)        0.124    15.897 f  L_reg/i__carry__0_i_13__3/O
                         net (fo=6, routed)           1.292    17.188    L_reg/i__carry__0_i_13__3_n_0
    SLICE_X34Y40         LUT4 (Prop_lut4_I1_O)        0.124    17.312 r  L_reg/i__carry__0_i_16__1/O
                         net (fo=2, routed)           1.013    18.325    L_reg/i__carry__0_i_16__1_n_0
    SLICE_X34Y40         LUT2 (Prop_lut2_I1_O)        0.124    18.449 f  L_reg/i__carry__0_i_9__1/O
                         net (fo=2, routed)           0.961    19.411    L_reg/i__carry__0_i_9__1_n_0
    SLICE_X33Y40         LUT4 (Prop_lut4_I3_O)        0.152    19.563 r  L_reg/i__carry__0_i_1__0/O
                         net (fo=2, routed)           0.513    20.075    L_reg/D_registers_q_reg[4][8]_0[3]
    SLICE_X32Y40         LUT6 (Prop_lut6_I5_O)        0.332    20.407 r  L_reg/i__carry__0_i_5__2/O
                         net (fo=1, routed)           0.000    20.407    timerseg_driver/decimal_renderer/i__carry__0_i_12__3_0[3]
    SLICE_X32Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.808 r  timerseg_driver/decimal_renderer/L_609f7c9e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.808    timerseg_driver/decimal_renderer/L_609f7c9e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.121 r  timerseg_driver/decimal_renderer/L_609f7c9e_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.838    21.959    L_reg/L_609f7c9e_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X30Y41         LUT5 (Prop_lut5_I1_O)        0.306    22.265 r  L_reg/i__carry__0_i_18__0/O
                         net (fo=10, routed)          0.778    23.044    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_9
    SLICE_X29Y39         LUT5 (Prop_lut5_I0_O)        0.124    23.168 r  timerseg_driver/decimal_renderer/i__carry__0_i_10__2/O
                         net (fo=4, routed)           0.946    24.114    timerseg_driver/decimal_renderer/D_registers_q_reg[4][2]_0
    SLICE_X29Y40         LUT2 (Prop_lut2_I0_O)        0.150    24.264 f  timerseg_driver/decimal_renderer/i__carry_i_9__1/O
                         net (fo=8, routed)           1.148    25.412    L_reg/L_609f7c9e_remainder0_inferred__1/i__carry
    SLICE_X29Y37         LUT3 (Prop_lut3_I1_O)        0.326    25.738 r  L_reg/i__carry_i_15__1/O
                         net (fo=3, routed)           0.831    26.569    L_reg/i__carry_i_15__1_n_0
    SLICE_X29Y39         LUT2 (Prop_lut2_I1_O)        0.152    26.721 r  L_reg/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.481    27.202    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_37_0[0]
    SLICE_X28Y39         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734    27.936 r  timerseg_driver/decimal_renderer/L_609f7c9e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.936    timerseg_driver/decimal_renderer/L_609f7c9e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.249 f  timerseg_driver/decimal_renderer/L_609f7c9e_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.861    29.110    timerseg_driver/decimal_renderer/L_609f7c9e_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X29Y40         LUT6 (Prop_lut6_I2_O)        0.306    29.416 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_37/O
                         net (fo=1, routed)           0.433    29.849    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_37_n_0
    SLICE_X29Y40         LUT5 (Prop_lut5_I4_O)        0.124    29.973 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=2, routed)           0.650    30.623    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_21_n_0
    SLICE_X29Y41         LUT6 (Prop_lut6_I0_O)        0.124    30.747 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_6/O
                         net (fo=2, routed)           1.022    31.769    L_reg/timerseg_OBUF[3]_inst_i_1
    SLICE_X31Y41         LUT6 (Prop_lut6_I1_O)        0.124    31.893 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.950    32.844    L_reg/D_ctr_q_reg[16]_0
    SLICE_X35Y42         LUT4 (Prop_lut4_I3_O)        0.150    32.994 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.652    36.646    timerseg_OBUF[10]
    D4                   OBUF (Prop_obuf_I_O)         3.776    40.422 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    40.422    timerseg[10]
    D4                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.238ns  (logic 10.782ns (30.597%)  route 24.456ns (69.403%))
  Logic Levels:           30  (CARRY4=7 LUT2=5 LUT3=1 LUT4=5 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.553     5.137    L_reg/clk_IBUF_BUFG
    SLICE_X36Y30         FDRE                                         r  L_reg/D_registers_q_reg[4][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDRE (Prop_fdre_C_Q)         0.419     5.556 r  L_reg/D_registers_q_reg[4][4]/Q
                         net (fo=19, routed)          1.832     7.388    L_reg/D_registers_q_reg[4][9]_0[4]
    SLICE_X33Y38         LUT2 (Prop_lut2_I0_O)        0.327     7.715 f  L_reg/L_609f7c9e_remainder0__0_carry__1_i_11__0/O
                         net (fo=1, routed)           0.300     8.015    L_reg/L_609f7c9e_remainder0__0_carry__1_i_11__0_n_0
    SLICE_X35Y38         LUT6 (Prop_lut6_I4_O)        0.332     8.347 f  L_reg/L_609f7c9e_remainder0__0_carry__1_i_8__0/O
                         net (fo=4, routed)           0.816     9.164    L_reg/L_609f7c9e_remainder0__0_carry__1_i_8__0_n_0
    SLICE_X37Y38         LUT2 (Prop_lut2_I1_O)        0.124     9.288 r  L_reg/L_609f7c9e_remainder0__0_carry__1_i_7__0/O
                         net (fo=3, routed)           1.141    10.429    L_reg/L_609f7c9e_remainder0__0_carry__1_i_7__0_n_0
    SLICE_X34Y37         LUT6 (Prop_lut6_I3_O)        0.124    10.553 r  L_reg/L_609f7c9e_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           0.966    11.519    L_reg/L_609f7c9e_remainder0__0_carry_i_10__0_n_0
    SLICE_X36Y38         LUT4 (Prop_lut4_I0_O)        0.124    11.643 r  L_reg/L_609f7c9e_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.643    timerseg_driver/decimal_renderer/i__carry__0_i_19_0[1]
    SLICE_X36Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.193 r  timerseg_driver/decimal_renderer/L_609f7c9e_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.193    timerseg_driver/decimal_renderer/L_609f7c9e_remainder0__0_carry_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.307 r  timerseg_driver/decimal_renderer/L_609f7c9e_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.307    timerseg_driver/decimal_renderer/L_609f7c9e_remainder0__0_carry__0_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.546 r  timerseg_driver/decimal_renderer/L_609f7c9e_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           1.188    13.734    L_reg/L_609f7c9e_remainder0_1[10]
    SLICE_X33Y41         LUT5 (Prop_lut5_I4_O)        0.302    14.036 r  L_reg/i__carry__0_i_23/O
                         net (fo=8, routed)           0.753    14.789    L_reg/i__carry__0_i_23_n_0
    SLICE_X33Y40         LUT4 (Prop_lut4_I0_O)        0.124    14.913 r  L_reg/i__carry__0_i_22/O
                         net (fo=2, routed)           0.859    15.773    L_reg/i__carry__0_i_22_n_0
    SLICE_X35Y39         LUT6 (Prop_lut6_I5_O)        0.124    15.897 f  L_reg/i__carry__0_i_13__3/O
                         net (fo=6, routed)           1.292    17.188    L_reg/i__carry__0_i_13__3_n_0
    SLICE_X34Y40         LUT4 (Prop_lut4_I1_O)        0.124    17.312 r  L_reg/i__carry__0_i_16__1/O
                         net (fo=2, routed)           1.013    18.325    L_reg/i__carry__0_i_16__1_n_0
    SLICE_X34Y40         LUT2 (Prop_lut2_I1_O)        0.124    18.449 f  L_reg/i__carry__0_i_9__1/O
                         net (fo=2, routed)           0.961    19.411    L_reg/i__carry__0_i_9__1_n_0
    SLICE_X33Y40         LUT4 (Prop_lut4_I3_O)        0.152    19.563 r  L_reg/i__carry__0_i_1__0/O
                         net (fo=2, routed)           0.513    20.075    L_reg/D_registers_q_reg[4][8]_0[3]
    SLICE_X32Y40         LUT6 (Prop_lut6_I5_O)        0.332    20.407 r  L_reg/i__carry__0_i_5__2/O
                         net (fo=1, routed)           0.000    20.407    timerseg_driver/decimal_renderer/i__carry__0_i_12__3_0[3]
    SLICE_X32Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.808 r  timerseg_driver/decimal_renderer/L_609f7c9e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.808    timerseg_driver/decimal_renderer/L_609f7c9e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.121 r  timerseg_driver/decimal_renderer/L_609f7c9e_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.838    21.959    L_reg/L_609f7c9e_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X30Y41         LUT5 (Prop_lut5_I1_O)        0.306    22.265 r  L_reg/i__carry__0_i_18__0/O
                         net (fo=10, routed)          0.778    23.044    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_9
    SLICE_X29Y39         LUT5 (Prop_lut5_I0_O)        0.124    23.168 r  timerseg_driver/decimal_renderer/i__carry__0_i_10__2/O
                         net (fo=4, routed)           0.946    24.114    timerseg_driver/decimal_renderer/D_registers_q_reg[4][2]_0
    SLICE_X29Y40         LUT2 (Prop_lut2_I0_O)        0.150    24.264 f  timerseg_driver/decimal_renderer/i__carry_i_9__1/O
                         net (fo=8, routed)           1.148    25.412    L_reg/L_609f7c9e_remainder0_inferred__1/i__carry
    SLICE_X29Y37         LUT3 (Prop_lut3_I1_O)        0.326    25.738 r  L_reg/i__carry_i_15__1/O
                         net (fo=3, routed)           0.831    26.569    L_reg/i__carry_i_15__1_n_0
    SLICE_X29Y39         LUT2 (Prop_lut2_I1_O)        0.152    26.721 r  L_reg/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.481    27.202    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_37_0[0]
    SLICE_X28Y39         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734    27.936 r  timerseg_driver/decimal_renderer/L_609f7c9e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.936    timerseg_driver/decimal_renderer/L_609f7c9e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.249 f  timerseg_driver/decimal_renderer/L_609f7c9e_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.861    29.110    timerseg_driver/decimal_renderer/L_609f7c9e_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X29Y40         LUT6 (Prop_lut6_I2_O)        0.306    29.416 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_37/O
                         net (fo=1, routed)           0.433    29.849    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_37_n_0
    SLICE_X29Y40         LUT5 (Prop_lut5_I4_O)        0.124    29.973 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=2, routed)           0.650    30.623    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_21_n_0
    SLICE_X29Y41         LUT6 (Prop_lut6_I0_O)        0.124    30.747 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_6/O
                         net (fo=2, routed)           1.022    31.769    L_reg/timerseg_OBUF[3]_inst_i_1
    SLICE_X31Y41         LUT6 (Prop_lut6_I1_O)        0.124    31.893 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.948    32.842    L_reg/D_ctr_q_reg[16]_0
    SLICE_X35Y42         LUT4 (Prop_lut4_I2_O)        0.124    32.966 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.884    36.850    timerseg_OBUF[1]
    D5                   OBUF (Prop_obuf_I_O)         3.526    40.376 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.376    timerseg[1]
    D5                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.919ns  (logic 10.779ns (30.868%)  route 24.140ns (69.132%))
  Logic Levels:           30  (CARRY4=7 LUT2=5 LUT3=1 LUT4=5 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.553     5.137    L_reg/clk_IBUF_BUFG
    SLICE_X36Y30         FDRE                                         r  L_reg/D_registers_q_reg[4][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDRE (Prop_fdre_C_Q)         0.419     5.556 r  L_reg/D_registers_q_reg[4][4]/Q
                         net (fo=19, routed)          1.832     7.388    L_reg/D_registers_q_reg[4][9]_0[4]
    SLICE_X33Y38         LUT2 (Prop_lut2_I0_O)        0.327     7.715 f  L_reg/L_609f7c9e_remainder0__0_carry__1_i_11__0/O
                         net (fo=1, routed)           0.300     8.015    L_reg/L_609f7c9e_remainder0__0_carry__1_i_11__0_n_0
    SLICE_X35Y38         LUT6 (Prop_lut6_I4_O)        0.332     8.347 f  L_reg/L_609f7c9e_remainder0__0_carry__1_i_8__0/O
                         net (fo=4, routed)           0.816     9.164    L_reg/L_609f7c9e_remainder0__0_carry__1_i_8__0_n_0
    SLICE_X37Y38         LUT2 (Prop_lut2_I1_O)        0.124     9.288 r  L_reg/L_609f7c9e_remainder0__0_carry__1_i_7__0/O
                         net (fo=3, routed)           1.141    10.429    L_reg/L_609f7c9e_remainder0__0_carry__1_i_7__0_n_0
    SLICE_X34Y37         LUT6 (Prop_lut6_I3_O)        0.124    10.553 r  L_reg/L_609f7c9e_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           0.966    11.519    L_reg/L_609f7c9e_remainder0__0_carry_i_10__0_n_0
    SLICE_X36Y38         LUT4 (Prop_lut4_I0_O)        0.124    11.643 r  L_reg/L_609f7c9e_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.643    timerseg_driver/decimal_renderer/i__carry__0_i_19_0[1]
    SLICE_X36Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.193 r  timerseg_driver/decimal_renderer/L_609f7c9e_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.193    timerseg_driver/decimal_renderer/L_609f7c9e_remainder0__0_carry_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.307 r  timerseg_driver/decimal_renderer/L_609f7c9e_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.307    timerseg_driver/decimal_renderer/L_609f7c9e_remainder0__0_carry__0_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.546 r  timerseg_driver/decimal_renderer/L_609f7c9e_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           1.188    13.734    L_reg/L_609f7c9e_remainder0_1[10]
    SLICE_X33Y41         LUT5 (Prop_lut5_I4_O)        0.302    14.036 r  L_reg/i__carry__0_i_23/O
                         net (fo=8, routed)           0.753    14.789    L_reg/i__carry__0_i_23_n_0
    SLICE_X33Y40         LUT4 (Prop_lut4_I0_O)        0.124    14.913 r  L_reg/i__carry__0_i_22/O
                         net (fo=2, routed)           0.859    15.773    L_reg/i__carry__0_i_22_n_0
    SLICE_X35Y39         LUT6 (Prop_lut6_I5_O)        0.124    15.897 f  L_reg/i__carry__0_i_13__3/O
                         net (fo=6, routed)           1.292    17.188    L_reg/i__carry__0_i_13__3_n_0
    SLICE_X34Y40         LUT4 (Prop_lut4_I1_O)        0.124    17.312 r  L_reg/i__carry__0_i_16__1/O
                         net (fo=2, routed)           1.013    18.325    L_reg/i__carry__0_i_16__1_n_0
    SLICE_X34Y40         LUT2 (Prop_lut2_I1_O)        0.124    18.449 f  L_reg/i__carry__0_i_9__1/O
                         net (fo=2, routed)           0.961    19.411    L_reg/i__carry__0_i_9__1_n_0
    SLICE_X33Y40         LUT4 (Prop_lut4_I3_O)        0.152    19.563 r  L_reg/i__carry__0_i_1__0/O
                         net (fo=2, routed)           0.513    20.075    L_reg/D_registers_q_reg[4][8]_0[3]
    SLICE_X32Y40         LUT6 (Prop_lut6_I5_O)        0.332    20.407 r  L_reg/i__carry__0_i_5__2/O
                         net (fo=1, routed)           0.000    20.407    timerseg_driver/decimal_renderer/i__carry__0_i_12__3_0[3]
    SLICE_X32Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.808 r  timerseg_driver/decimal_renderer/L_609f7c9e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.808    timerseg_driver/decimal_renderer/L_609f7c9e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.121 r  timerseg_driver/decimal_renderer/L_609f7c9e_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.838    21.959    L_reg/L_609f7c9e_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X30Y41         LUT5 (Prop_lut5_I1_O)        0.306    22.265 r  L_reg/i__carry__0_i_18__0/O
                         net (fo=10, routed)          0.778    23.044    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_9
    SLICE_X29Y39         LUT5 (Prop_lut5_I0_O)        0.124    23.168 r  timerseg_driver/decimal_renderer/i__carry__0_i_10__2/O
                         net (fo=4, routed)           0.946    24.114    timerseg_driver/decimal_renderer/D_registers_q_reg[4][2]_0
    SLICE_X29Y40         LUT2 (Prop_lut2_I0_O)        0.150    24.264 f  timerseg_driver/decimal_renderer/i__carry_i_9__1/O
                         net (fo=8, routed)           1.148    25.412    L_reg/L_609f7c9e_remainder0_inferred__1/i__carry
    SLICE_X29Y37         LUT3 (Prop_lut3_I1_O)        0.326    25.738 r  L_reg/i__carry_i_15__1/O
                         net (fo=3, routed)           0.831    26.569    L_reg/i__carry_i_15__1_n_0
    SLICE_X29Y39         LUT2 (Prop_lut2_I1_O)        0.152    26.721 r  L_reg/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.481    27.202    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_37_0[0]
    SLICE_X28Y39         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734    27.936 r  timerseg_driver/decimal_renderer/L_609f7c9e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.936    timerseg_driver/decimal_renderer/L_609f7c9e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.249 r  timerseg_driver/decimal_renderer/L_609f7c9e_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.861    29.110    timerseg_driver/decimal_renderer/L_609f7c9e_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X29Y40         LUT6 (Prop_lut6_I2_O)        0.306    29.416 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_37/O
                         net (fo=1, routed)           0.433    29.849    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_37_n_0
    SLICE_X29Y40         LUT5 (Prop_lut5_I4_O)        0.124    29.973 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=2, routed)           0.650    30.623    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_21_n_0
    SLICE_X29Y41         LUT6 (Prop_lut6_I0_O)        0.124    30.747 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_6/O
                         net (fo=2, routed)           1.023    31.770    L_reg/timerseg_OBUF[3]_inst_i_1
    SLICE_X31Y41         LUT6 (Prop_lut6_I1_O)        0.124    31.894 f  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.989    32.883    timerseg_driver/ctr/timerseg[9]
    SLICE_X35Y42         LUT4 (Prop_lut4_I1_O)        0.124    33.007 r  timerseg_driver/ctr/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.526    36.534    timerseg_OBUF[9]
    G5                   OBUF (Prop_obuf_I_O)         3.523    40.057 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    40.057    timerseg[9]
    G5                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.885ns  (logic 10.773ns (30.881%)  route 24.112ns (69.119%))
  Logic Levels:           30  (CARRY4=7 LUT2=5 LUT3=1 LUT4=5 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.553     5.137    L_reg/clk_IBUF_BUFG
    SLICE_X36Y30         FDRE                                         r  L_reg/D_registers_q_reg[4][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDRE (Prop_fdre_C_Q)         0.419     5.556 r  L_reg/D_registers_q_reg[4][4]/Q
                         net (fo=19, routed)          1.832     7.388    L_reg/D_registers_q_reg[4][9]_0[4]
    SLICE_X33Y38         LUT2 (Prop_lut2_I0_O)        0.327     7.715 f  L_reg/L_609f7c9e_remainder0__0_carry__1_i_11__0/O
                         net (fo=1, routed)           0.300     8.015    L_reg/L_609f7c9e_remainder0__0_carry__1_i_11__0_n_0
    SLICE_X35Y38         LUT6 (Prop_lut6_I4_O)        0.332     8.347 f  L_reg/L_609f7c9e_remainder0__0_carry__1_i_8__0/O
                         net (fo=4, routed)           0.816     9.164    L_reg/L_609f7c9e_remainder0__0_carry__1_i_8__0_n_0
    SLICE_X37Y38         LUT2 (Prop_lut2_I1_O)        0.124     9.288 r  L_reg/L_609f7c9e_remainder0__0_carry__1_i_7__0/O
                         net (fo=3, routed)           1.141    10.429    L_reg/L_609f7c9e_remainder0__0_carry__1_i_7__0_n_0
    SLICE_X34Y37         LUT6 (Prop_lut6_I3_O)        0.124    10.553 r  L_reg/L_609f7c9e_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           0.966    11.519    L_reg/L_609f7c9e_remainder0__0_carry_i_10__0_n_0
    SLICE_X36Y38         LUT4 (Prop_lut4_I0_O)        0.124    11.643 r  L_reg/L_609f7c9e_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.643    timerseg_driver/decimal_renderer/i__carry__0_i_19_0[1]
    SLICE_X36Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.193 r  timerseg_driver/decimal_renderer/L_609f7c9e_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.193    timerseg_driver/decimal_renderer/L_609f7c9e_remainder0__0_carry_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.307 r  timerseg_driver/decimal_renderer/L_609f7c9e_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.307    timerseg_driver/decimal_renderer/L_609f7c9e_remainder0__0_carry__0_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.546 r  timerseg_driver/decimal_renderer/L_609f7c9e_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           1.188    13.734    L_reg/L_609f7c9e_remainder0_1[10]
    SLICE_X33Y41         LUT5 (Prop_lut5_I4_O)        0.302    14.036 r  L_reg/i__carry__0_i_23/O
                         net (fo=8, routed)           0.753    14.789    L_reg/i__carry__0_i_23_n_0
    SLICE_X33Y40         LUT4 (Prop_lut4_I0_O)        0.124    14.913 r  L_reg/i__carry__0_i_22/O
                         net (fo=2, routed)           0.859    15.773    L_reg/i__carry__0_i_22_n_0
    SLICE_X35Y39         LUT6 (Prop_lut6_I5_O)        0.124    15.897 f  L_reg/i__carry__0_i_13__3/O
                         net (fo=6, routed)           1.292    17.188    L_reg/i__carry__0_i_13__3_n_0
    SLICE_X34Y40         LUT4 (Prop_lut4_I1_O)        0.124    17.312 r  L_reg/i__carry__0_i_16__1/O
                         net (fo=2, routed)           1.013    18.325    L_reg/i__carry__0_i_16__1_n_0
    SLICE_X34Y40         LUT2 (Prop_lut2_I1_O)        0.124    18.449 f  L_reg/i__carry__0_i_9__1/O
                         net (fo=2, routed)           0.961    19.411    L_reg/i__carry__0_i_9__1_n_0
    SLICE_X33Y40         LUT4 (Prop_lut4_I3_O)        0.152    19.563 r  L_reg/i__carry__0_i_1__0/O
                         net (fo=2, routed)           0.513    20.075    L_reg/D_registers_q_reg[4][8]_0[3]
    SLICE_X32Y40         LUT6 (Prop_lut6_I5_O)        0.332    20.407 r  L_reg/i__carry__0_i_5__2/O
                         net (fo=1, routed)           0.000    20.407    timerseg_driver/decimal_renderer/i__carry__0_i_12__3_0[3]
    SLICE_X32Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.808 r  timerseg_driver/decimal_renderer/L_609f7c9e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.808    timerseg_driver/decimal_renderer/L_609f7c9e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.121 r  timerseg_driver/decimal_renderer/L_609f7c9e_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.838    21.959    L_reg/L_609f7c9e_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X30Y41         LUT5 (Prop_lut5_I1_O)        0.306    22.265 r  L_reg/i__carry__0_i_18__0/O
                         net (fo=10, routed)          0.778    23.044    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_9
    SLICE_X29Y39         LUT5 (Prop_lut5_I0_O)        0.124    23.168 r  timerseg_driver/decimal_renderer/i__carry__0_i_10__2/O
                         net (fo=4, routed)           0.946    24.114    timerseg_driver/decimal_renderer/D_registers_q_reg[4][2]_0
    SLICE_X29Y40         LUT2 (Prop_lut2_I0_O)        0.150    24.264 f  timerseg_driver/decimal_renderer/i__carry_i_9__1/O
                         net (fo=8, routed)           1.148    25.412    L_reg/L_609f7c9e_remainder0_inferred__1/i__carry
    SLICE_X29Y37         LUT3 (Prop_lut3_I1_O)        0.326    25.738 r  L_reg/i__carry_i_15__1/O
                         net (fo=3, routed)           0.831    26.569    L_reg/i__carry_i_15__1_n_0
    SLICE_X29Y39         LUT2 (Prop_lut2_I1_O)        0.152    26.721 r  L_reg/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.481    27.202    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_37_0[0]
    SLICE_X28Y39         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734    27.936 r  timerseg_driver/decimal_renderer/L_609f7c9e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.936    timerseg_driver/decimal_renderer/L_609f7c9e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.249 f  timerseg_driver/decimal_renderer/L_609f7c9e_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.861    29.110    timerseg_driver/decimal_renderer/L_609f7c9e_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X29Y40         LUT6 (Prop_lut6_I2_O)        0.306    29.416 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_37/O
                         net (fo=1, routed)           0.433    29.849    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_37_n_0
    SLICE_X29Y40         LUT5 (Prop_lut5_I4_O)        0.124    29.973 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=2, routed)           0.650    30.623    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_21_n_0
    SLICE_X29Y41         LUT6 (Prop_lut6_I0_O)        0.124    30.747 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_6/O
                         net (fo=2, routed)           1.023    31.770    L_reg/timerseg_OBUF[3]_inst_i_1
    SLICE_X31Y41         LUT6 (Prop_lut6_I1_O)        0.124    31.894 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.984    32.878    timerseg_driver/ctr/timerseg[9]
    SLICE_X35Y42         LUT4 (Prop_lut4_I1_O)        0.124    33.002 r  timerseg_driver/ctr/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.503    36.506    timerseg_OBUF[3]
    G4                   OBUF (Prop_obuf_I_O)         3.517    40.022 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.022    timerseg[3]
    G4                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.791ns  (logic 10.512ns (32.057%)  route 22.279ns (67.942%))
  Logic Levels:           29  (CARRY4=6 LUT2=3 LUT3=2 LUT4=2 LUT5=5 LUT6=10 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.546     5.130    L_reg/clk_IBUF_BUFG
    SLICE_X40Y25         FDRE                                         r  L_reg/D_registers_q_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.456     5.586 r  L_reg/D_registers_q_reg[0][8]/Q
                         net (fo=17, routed)          1.585     7.171    L_reg/D_registers_q_reg[0][9]_0[6]
    SLICE_X48Y26         LUT5 (Prop_lut5_I0_O)        0.124     7.295 r  L_reg/L_609f7c9e_remainder0__0_carry_i_18/O
                         net (fo=1, routed)           0.670     7.965    L_reg/L_609f7c9e_remainder0__0_carry_i_18_n_0
    SLICE_X48Y26         LUT6 (Prop_lut6_I1_O)        0.124     8.089 f  L_reg/L_609f7c9e_remainder0__0_carry_i_12/O
                         net (fo=7, routed)           1.155     9.244    L_reg/L_609f7c9e_remainder0__0_carry_i_12_n_0
    SLICE_X48Y25         LUT2 (Prop_lut2_I1_O)        0.124     9.368 f  L_reg/L_609f7c9e_remainder0__0_carry_i_13/O
                         net (fo=2, routed)           0.667    10.035    L_reg/L_609f7c9e_remainder0__0_carry_i_13_n_0
    SLICE_X49Y25         LUT6 (Prop_lut6_I3_O)        0.124    10.159 r  L_reg/L_609f7c9e_remainder0__0_carry_i_10/O
                         net (fo=7, routed)           1.254    11.413    L_reg/L_609f7c9e_remainder0__0_carry_i_10_n_0
    SLICE_X50Y24         LUT4 (Prop_lut4_I0_O)        0.124    11.537 r  L_reg/L_609f7c9e_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.537    bseg_driver/decimal_renderer/i__carry_i_5__3_0[1]
    SLICE_X50Y24         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.115 f  bseg_driver/decimal_renderer/L_609f7c9e_remainder0__0_carry/O[2]
                         net (fo=2, routed)           0.831    12.946    L_reg/L_609f7c9e_remainder0[2]
    SLICE_X49Y24         LUT6 (Prop_lut6_I1_O)        0.301    13.247 r  L_reg/i__carry_i_16__0/O
                         net (fo=14, routed)          1.033    14.280    L_reg/i__carry_i_16__0_n_0
    SLICE_X44Y24         LUT5 (Prop_lut5_I0_O)        0.118    14.398 r  L_reg/i__carry_i_30/O
                         net (fo=2, routed)           0.817    15.215    L_reg/i__carry_i_30_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I5_O)        0.326    15.541 f  L_reg/i__carry_i_27/O
                         net (fo=3, routed)           1.039    16.580    L_reg/i__carry_i_27_n_0
    SLICE_X47Y22         LUT5 (Prop_lut5_I3_O)        0.124    16.704 f  L_reg/i__carry_i_13__0/O
                         net (fo=6, routed)           0.680    17.384    L_reg/i__carry_i_13__0_n_0
    SLICE_X46Y22         LUT5 (Prop_lut5_I4_O)        0.124    17.508 f  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.809    18.317    L_reg/i__carry_i_12__1_n_0
    SLICE_X44Y22         LUT2 (Prop_lut2_I1_O)        0.150    18.467 r  L_reg/i__carry_i_3__3/O
                         net (fo=1, routed)           0.196    18.663    bseg_driver/decimal_renderer/i__carry_i_10[0]
    SLICE_X45Y22         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    19.378 r  bseg_driver/decimal_renderer/L_609f7c9e_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.378    bseg_driver/decimal_renderer/L_609f7c9e_remainder0_inferred__0/i__carry_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.600 f  bseg_driver/decimal_renderer/L_609f7c9e_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=2, routed)           0.652    20.252    L_reg/L_609f7c9e_remainder0_inferred__1/i__carry__1[0]
    SLICE_X44Y23         LUT3 (Prop_lut3_I2_O)        0.325    20.577 f  L_reg/i__carry__0_i_11__0/O
                         net (fo=9, routed)           0.766    21.343    L_reg/i__carry__0_i_11__0_n_0
    SLICE_X41Y23         LUT6 (Prop_lut6_I1_O)        0.326    21.669 r  L_reg/i__carry_i_19/O
                         net (fo=9, routed)           1.314    22.983    L_reg/i__carry_i_19_n_0
    SLICE_X41Y22         LUT6 (Prop_lut6_I5_O)        0.124    23.107 r  L_reg/i__carry_i_18/O
                         net (fo=1, routed)           0.658    23.765    L_reg/i__carry_i_18_n_0
    SLICE_X40Y22         LUT3 (Prop_lut3_I2_O)        0.124    23.889 f  L_reg/i__carry_i_9/O
                         net (fo=3, routed)           0.829    24.718    L_reg/i__carry_i_9_n_0
    SLICE_X39Y22         LUT2 (Prop_lut2_I1_O)        0.152    24.870 r  L_reg/i__carry_i_1__0/O
                         net (fo=1, routed)           0.524    25.394    bseg_driver/decimal_renderer/DI[2]
    SLICE_X38Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598    25.992 r  bseg_driver/decimal_renderer/L_609f7c9e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    25.992    bseg_driver/decimal_renderer/L_609f7c9e_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.109 r  bseg_driver/decimal_renderer/L_609f7c9e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.109    bseg_driver/decimal_renderer/L_609f7c9e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    26.424 r  bseg_driver/decimal_renderer/L_609f7c9e_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.623    27.047    bseg_driver/decimal_renderer/L_609f7c9e_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X39Y22         LUT6 (Prop_lut6_I0_O)        0.307    27.354 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_41/O
                         net (fo=1, routed)           0.571    27.925    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_41_n_0
    SLICE_X39Y21         LUT5 (Prop_lut5_I4_O)        0.124    28.049 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_30/O
                         net (fo=3, routed)           0.310    28.359    L_reg/bseg_OBUF[10]_inst_i_6_0
    SLICE_X41Y21         LUT6 (Prop_lut6_I5_O)        0.124    28.483 r  L_reg/bseg_OBUF[10]_inst_i_26/O
                         net (fo=1, routed)           0.433    28.916    L_reg/bseg_OBUF[10]_inst_i_26_n_0
    SLICE_X41Y21         LUT6 (Prop_lut6_I4_O)        0.124    29.040 f  L_reg/bseg_OBUF[10]_inst_i_6/O
                         net (fo=1, routed)           0.810    29.851    L_reg/bseg_OBUF[10]_inst_i_6_n_0
    SLICE_X40Y23         LUT6 (Prop_lut6_I1_O)        0.124    29.975 f  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.413    31.388    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X50Y23         LUT4 (Prop_lut4_I1_O)        0.153    31.541 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.640    34.180    bseg_OBUF[9]
    P1                   OBUF (Prop_obuf_I_O)         3.741    37.921 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    37.921    bseg[9]
    P1                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.695ns  (logic 10.530ns (32.208%)  route 22.164ns (67.792%))
  Logic Levels:           29  (CARRY4=6 LUT2=3 LUT3=2 LUT4=2 LUT5=5 LUT6=10 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.546     5.130    L_reg/clk_IBUF_BUFG
    SLICE_X40Y25         FDRE                                         r  L_reg/D_registers_q_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.456     5.586 r  L_reg/D_registers_q_reg[0][8]/Q
                         net (fo=17, routed)          1.585     7.171    L_reg/D_registers_q_reg[0][9]_0[6]
    SLICE_X48Y26         LUT5 (Prop_lut5_I0_O)        0.124     7.295 r  L_reg/L_609f7c9e_remainder0__0_carry_i_18/O
                         net (fo=1, routed)           0.670     7.965    L_reg/L_609f7c9e_remainder0__0_carry_i_18_n_0
    SLICE_X48Y26         LUT6 (Prop_lut6_I1_O)        0.124     8.089 f  L_reg/L_609f7c9e_remainder0__0_carry_i_12/O
                         net (fo=7, routed)           1.155     9.244    L_reg/L_609f7c9e_remainder0__0_carry_i_12_n_0
    SLICE_X48Y25         LUT2 (Prop_lut2_I1_O)        0.124     9.368 f  L_reg/L_609f7c9e_remainder0__0_carry_i_13/O
                         net (fo=2, routed)           0.667    10.035    L_reg/L_609f7c9e_remainder0__0_carry_i_13_n_0
    SLICE_X49Y25         LUT6 (Prop_lut6_I3_O)        0.124    10.159 r  L_reg/L_609f7c9e_remainder0__0_carry_i_10/O
                         net (fo=7, routed)           1.254    11.413    L_reg/L_609f7c9e_remainder0__0_carry_i_10_n_0
    SLICE_X50Y24         LUT4 (Prop_lut4_I0_O)        0.124    11.537 r  L_reg/L_609f7c9e_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.537    bseg_driver/decimal_renderer/i__carry_i_5__3_0[1]
    SLICE_X50Y24         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.115 f  bseg_driver/decimal_renderer/L_609f7c9e_remainder0__0_carry/O[2]
                         net (fo=2, routed)           0.831    12.946    L_reg/L_609f7c9e_remainder0[2]
    SLICE_X49Y24         LUT6 (Prop_lut6_I1_O)        0.301    13.247 r  L_reg/i__carry_i_16__0/O
                         net (fo=14, routed)          1.033    14.280    L_reg/i__carry_i_16__0_n_0
    SLICE_X44Y24         LUT5 (Prop_lut5_I0_O)        0.118    14.398 r  L_reg/i__carry_i_30/O
                         net (fo=2, routed)           0.817    15.215    L_reg/i__carry_i_30_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I5_O)        0.326    15.541 f  L_reg/i__carry_i_27/O
                         net (fo=3, routed)           1.039    16.580    L_reg/i__carry_i_27_n_0
    SLICE_X47Y22         LUT5 (Prop_lut5_I3_O)        0.124    16.704 f  L_reg/i__carry_i_13__0/O
                         net (fo=6, routed)           0.680    17.384    L_reg/i__carry_i_13__0_n_0
    SLICE_X46Y22         LUT5 (Prop_lut5_I4_O)        0.124    17.508 f  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.809    18.317    L_reg/i__carry_i_12__1_n_0
    SLICE_X44Y22         LUT2 (Prop_lut2_I1_O)        0.150    18.467 r  L_reg/i__carry_i_3__3/O
                         net (fo=1, routed)           0.196    18.663    bseg_driver/decimal_renderer/i__carry_i_10[0]
    SLICE_X45Y22         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    19.378 r  bseg_driver/decimal_renderer/L_609f7c9e_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.378    bseg_driver/decimal_renderer/L_609f7c9e_remainder0_inferred__0/i__carry_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.600 f  bseg_driver/decimal_renderer/L_609f7c9e_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=2, routed)           0.652    20.252    L_reg/L_609f7c9e_remainder0_inferred__1/i__carry__1[0]
    SLICE_X44Y23         LUT3 (Prop_lut3_I2_O)        0.325    20.577 f  L_reg/i__carry__0_i_11__0/O
                         net (fo=9, routed)           0.766    21.343    L_reg/i__carry__0_i_11__0_n_0
    SLICE_X41Y23         LUT6 (Prop_lut6_I1_O)        0.326    21.669 r  L_reg/i__carry_i_19/O
                         net (fo=9, routed)           1.314    22.983    L_reg/i__carry_i_19_n_0
    SLICE_X41Y22         LUT6 (Prop_lut6_I5_O)        0.124    23.107 r  L_reg/i__carry_i_18/O
                         net (fo=1, routed)           0.658    23.765    L_reg/i__carry_i_18_n_0
    SLICE_X40Y22         LUT3 (Prop_lut3_I2_O)        0.124    23.889 f  L_reg/i__carry_i_9/O
                         net (fo=3, routed)           0.829    24.718    L_reg/i__carry_i_9_n_0
    SLICE_X39Y22         LUT2 (Prop_lut2_I1_O)        0.152    24.870 r  L_reg/i__carry_i_1__0/O
                         net (fo=1, routed)           0.524    25.394    bseg_driver/decimal_renderer/DI[2]
    SLICE_X38Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598    25.992 r  bseg_driver/decimal_renderer/L_609f7c9e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    25.992    bseg_driver/decimal_renderer/L_609f7c9e_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.109 r  bseg_driver/decimal_renderer/L_609f7c9e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.109    bseg_driver/decimal_renderer/L_609f7c9e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    26.424 r  bseg_driver/decimal_renderer/L_609f7c9e_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.623    27.047    bseg_driver/decimal_renderer/L_609f7c9e_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X39Y22         LUT6 (Prop_lut6_I0_O)        0.307    27.354 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_41/O
                         net (fo=1, routed)           0.571    27.925    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_41_n_0
    SLICE_X39Y21         LUT5 (Prop_lut5_I4_O)        0.124    28.049 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_30/O
                         net (fo=3, routed)           0.310    28.359    L_reg/bseg_OBUF[10]_inst_i_6_0
    SLICE_X41Y21         LUT6 (Prop_lut6_I5_O)        0.124    28.483 r  L_reg/bseg_OBUF[10]_inst_i_26/O
                         net (fo=1, routed)           0.433    28.916    L_reg/bseg_OBUF[10]_inst_i_26_n_0
    SLICE_X41Y21         LUT6 (Prop_lut6_I4_O)        0.124    29.040 f  L_reg/bseg_OBUF[10]_inst_i_6/O
                         net (fo=1, routed)           0.810    29.851    L_reg/bseg_OBUF[10]_inst_i_6_n_0
    SLICE_X40Y23         LUT6 (Prop_lut6_I1_O)        0.124    29.975 f  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.018    30.992    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X50Y23         LUT4 (Prop_lut4_I3_O)        0.150    31.142 r  L_reg/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.920    34.063    bseg_OBUF[4]
    M2                   OBUF (Prop_obuf_I_O)         3.762    37.825 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    37.825    bseg[4]
    M2                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.539ns  (logic 10.508ns (32.295%)  route 22.030ns (67.705%))
  Logic Levels:           29  (CARRY4=6 LUT2=3 LUT3=2 LUT4=2 LUT5=5 LUT6=10 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.546     5.130    L_reg/clk_IBUF_BUFG
    SLICE_X40Y25         FDRE                                         r  L_reg/D_registers_q_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.456     5.586 r  L_reg/D_registers_q_reg[0][8]/Q
                         net (fo=17, routed)          1.585     7.171    L_reg/D_registers_q_reg[0][9]_0[6]
    SLICE_X48Y26         LUT5 (Prop_lut5_I0_O)        0.124     7.295 r  L_reg/L_609f7c9e_remainder0__0_carry_i_18/O
                         net (fo=1, routed)           0.670     7.965    L_reg/L_609f7c9e_remainder0__0_carry_i_18_n_0
    SLICE_X48Y26         LUT6 (Prop_lut6_I1_O)        0.124     8.089 f  L_reg/L_609f7c9e_remainder0__0_carry_i_12/O
                         net (fo=7, routed)           1.155     9.244    L_reg/L_609f7c9e_remainder0__0_carry_i_12_n_0
    SLICE_X48Y25         LUT2 (Prop_lut2_I1_O)        0.124     9.368 f  L_reg/L_609f7c9e_remainder0__0_carry_i_13/O
                         net (fo=2, routed)           0.667    10.035    L_reg/L_609f7c9e_remainder0__0_carry_i_13_n_0
    SLICE_X49Y25         LUT6 (Prop_lut6_I3_O)        0.124    10.159 r  L_reg/L_609f7c9e_remainder0__0_carry_i_10/O
                         net (fo=7, routed)           1.254    11.413    L_reg/L_609f7c9e_remainder0__0_carry_i_10_n_0
    SLICE_X50Y24         LUT4 (Prop_lut4_I0_O)        0.124    11.537 r  L_reg/L_609f7c9e_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.537    bseg_driver/decimal_renderer/i__carry_i_5__3_0[1]
    SLICE_X50Y24         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.115 f  bseg_driver/decimal_renderer/L_609f7c9e_remainder0__0_carry/O[2]
                         net (fo=2, routed)           0.831    12.946    L_reg/L_609f7c9e_remainder0[2]
    SLICE_X49Y24         LUT6 (Prop_lut6_I1_O)        0.301    13.247 r  L_reg/i__carry_i_16__0/O
                         net (fo=14, routed)          1.033    14.280    L_reg/i__carry_i_16__0_n_0
    SLICE_X44Y24         LUT5 (Prop_lut5_I0_O)        0.118    14.398 r  L_reg/i__carry_i_30/O
                         net (fo=2, routed)           0.817    15.215    L_reg/i__carry_i_30_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I5_O)        0.326    15.541 f  L_reg/i__carry_i_27/O
                         net (fo=3, routed)           1.039    16.580    L_reg/i__carry_i_27_n_0
    SLICE_X47Y22         LUT5 (Prop_lut5_I3_O)        0.124    16.704 f  L_reg/i__carry_i_13__0/O
                         net (fo=6, routed)           0.680    17.384    L_reg/i__carry_i_13__0_n_0
    SLICE_X46Y22         LUT5 (Prop_lut5_I4_O)        0.124    17.508 f  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.809    18.317    L_reg/i__carry_i_12__1_n_0
    SLICE_X44Y22         LUT2 (Prop_lut2_I1_O)        0.150    18.467 r  L_reg/i__carry_i_3__3/O
                         net (fo=1, routed)           0.196    18.663    bseg_driver/decimal_renderer/i__carry_i_10[0]
    SLICE_X45Y22         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    19.378 r  bseg_driver/decimal_renderer/L_609f7c9e_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.378    bseg_driver/decimal_renderer/L_609f7c9e_remainder0_inferred__0/i__carry_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.600 f  bseg_driver/decimal_renderer/L_609f7c9e_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=2, routed)           0.652    20.252    L_reg/L_609f7c9e_remainder0_inferred__1/i__carry__1[0]
    SLICE_X44Y23         LUT3 (Prop_lut3_I2_O)        0.325    20.577 f  L_reg/i__carry__0_i_11__0/O
                         net (fo=9, routed)           0.766    21.343    L_reg/i__carry__0_i_11__0_n_0
    SLICE_X41Y23         LUT6 (Prop_lut6_I1_O)        0.326    21.669 r  L_reg/i__carry_i_19/O
                         net (fo=9, routed)           1.314    22.983    L_reg/i__carry_i_19_n_0
    SLICE_X41Y22         LUT6 (Prop_lut6_I5_O)        0.124    23.107 r  L_reg/i__carry_i_18/O
                         net (fo=1, routed)           0.658    23.765    L_reg/i__carry_i_18_n_0
    SLICE_X40Y22         LUT3 (Prop_lut3_I2_O)        0.124    23.889 f  L_reg/i__carry_i_9/O
                         net (fo=3, routed)           0.829    24.718    L_reg/i__carry_i_9_n_0
    SLICE_X39Y22         LUT2 (Prop_lut2_I1_O)        0.152    24.870 r  L_reg/i__carry_i_1__0/O
                         net (fo=1, routed)           0.524    25.394    bseg_driver/decimal_renderer/DI[2]
    SLICE_X38Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598    25.992 r  bseg_driver/decimal_renderer/L_609f7c9e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    25.992    bseg_driver/decimal_renderer/L_609f7c9e_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.109 r  bseg_driver/decimal_renderer/L_609f7c9e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.109    bseg_driver/decimal_renderer/L_609f7c9e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    26.424 f  bseg_driver/decimal_renderer/L_609f7c9e_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.623    27.047    bseg_driver/decimal_renderer/L_609f7c9e_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X39Y22         LUT6 (Prop_lut6_I0_O)        0.307    27.354 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_41/O
                         net (fo=1, routed)           0.571    27.925    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_41_n_0
    SLICE_X39Y21         LUT5 (Prop_lut5_I4_O)        0.124    28.049 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_30/O
                         net (fo=3, routed)           0.310    28.359    L_reg/bseg_OBUF[10]_inst_i_6_0
    SLICE_X41Y21         LUT6 (Prop_lut6_I5_O)        0.124    28.483 f  L_reg/bseg_OBUF[10]_inst_i_26/O
                         net (fo=1, routed)           0.433    28.916    L_reg/bseg_OBUF[10]_inst_i_26_n_0
    SLICE_X41Y21         LUT6 (Prop_lut6_I4_O)        0.124    29.040 r  L_reg/bseg_OBUF[10]_inst_i_6/O
                         net (fo=1, routed)           0.810    29.851    L_reg/bseg_OBUF[10]_inst_i_6_n_0
    SLICE_X40Y23         LUT6 (Prop_lut6_I1_O)        0.124    29.975 r  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.021    30.995    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X50Y23         LUT4 (Prop_lut4_I3_O)        0.150    31.145 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.783    33.929    bseg_OBUF[3]
    N1                   OBUF (Prop_obuf_I_O)         3.740    37.669 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    37.669    bseg[3]
    N1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_buff4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.711ns  (logic 1.363ns (79.671%)  route 0.348ns (20.329%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  D_buff4_q_reg[2]/Q
                         net (fo=3, routed)           0.348     2.025    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.247 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.247    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.748ns  (logic 1.404ns (80.310%)  route 0.344ns (19.690%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.128     1.664 r  D_buff4_q_reg[3]/Q
                         net (fo=2, routed)           0.344     2.008    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.276     3.284 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.284    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.772ns  (logic 1.373ns (77.484%)  route 0.399ns (22.516%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.592     1.536    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDPE (Prop_fdpe_C_Q)         0.141     1.677 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.399     2.076    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.308 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.308    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.814ns  (logic 1.367ns (75.358%)  route 0.447ns (24.642%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.447     2.124    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.349 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.349    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.843ns  (logic 1.409ns (76.429%)  route 0.434ns (23.571%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.128     1.664 r  D_buff4_q_reg[1]/Q
                         net (fo=4, routed)           0.434     2.098    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.281     3.379 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.379    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cond_butt_next_play/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.963ns  (logic 1.439ns (73.308%)  route 0.524ns (26.692%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.594     1.538    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X64Y51         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y51         FDRE (Prop_fdre_C_Q)         0.164     1.702 r  cond_butt_next_play/D_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.094     1.796    cond_butt_next_play/D_ctr_q_reg[4]
    SLICE_X65Y51         LUT6 (Prop_lut6_I5_O)        0.045     1.841 r  cond_butt_next_play/io_led_OBUF[6]_inst_i_1/O
                         net (fo=5, routed)           0.430     2.271    io_led_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     3.501 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.501    io_led[6]
    L3                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_809169959[1].cond_butt_sel_desel/D_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.036ns  (logic 1.415ns (69.535%)  route 0.620ns (30.465%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.593     1.537    forLoop_idx_0_809169959[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X63Y54         FDRE                                         r  forLoop_idx_0_809169959[1].cond_butt_sel_desel/D_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y54         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  forLoop_idx_0_809169959[1].cond_butt_sel_desel/D_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.206     1.884    forLoop_idx_0_809169959[1].cond_butt_sel_desel/D_ctr_q_reg[11]
    SLICE_X61Y53         LUT6 (Prop_lut6_I2_O)        0.045     1.929 r  forLoop_idx_0_809169959[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=6, routed)           0.414     2.343    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.572 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.572    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_809169959[0].cond_butt_sel_desel/D_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.070ns  (logic 1.466ns (70.785%)  route 0.605ns (29.215%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.594     1.538    forLoop_idx_0_809169959[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X62Y51         FDRE                                         r  forLoop_idx_0_809169959[0].cond_butt_sel_desel/D_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y51         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  forLoop_idx_0_809169959[0].cond_butt_sel_desel/D_ctr_q_reg[1]/Q
                         net (fo=2, routed)           0.121     1.800    forLoop_idx_0_809169959[0].cond_butt_sel_desel/D_ctr_q_reg[1]
    SLICE_X61Y52         LUT4 (Prop_lut4_I3_O)        0.045     1.845 f  forLoop_idx_0_809169959[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.051     1.896    forLoop_idx_0_809169959[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_3_n_0
    SLICE_X61Y52         LUT6 (Prop_lut6_I1_O)        0.045     1.941 r  forLoop_idx_0_809169959[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=17, routed)          0.433     2.374    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.608 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.608    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.186ns  (logic 1.404ns (64.215%)  route 0.782ns (35.785%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.558     1.502    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X55Y30         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y30         FDRE (Prop_fdre_C_Q)         0.141     1.643 f  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=11, routed)          0.258     1.901    aseg_driver/ctr/S[0]
    SLICE_X56Y29         LUT3 (Prop_lut3_I1_O)        0.045     1.946 r  aseg_driver/ctr/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.524     2.470    aseg_OBUF[0]
    P5                   OBUF (Prop_obuf_I_O)         1.218     3.688 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.688    aseg[0]
    P5                                                                r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.193ns  (logic 1.393ns (63.491%)  route 0.801ns (36.509%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.558     1.502    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X55Y30         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y30         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=11, routed)          0.478     2.121    aseg_driver/ctr/S[0]
    SLICE_X58Y36         LUT2 (Prop_lut2_I0_O)        0.045     2.166 r  aseg_driver/ctr/aseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.323     2.488    aseg_OBUF[7]
    N4                   OBUF (Prop_obuf_I_O)         1.207     3.695 r  aseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.695    aseg[7]
    N4                                                                r  aseg[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_757550555[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.572ns  (logic 1.615ns (35.320%)  route 2.957ns (64.680%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         1.491     1.491 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           2.957     4.448    forLoop_idx_0_757550555[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X56Y43         LUT1 (Prop_lut1_I0_O)        0.124     4.572 r  forLoop_idx_0_757550555[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     4.572    forLoop_idx_0_757550555[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X56Y43         FDRE                                         r  forLoop_idx_0_757550555[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.453     4.858    forLoop_idx_0_757550555[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y43         FDRE                                         r  forLoop_idx_0_757550555[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.118ns  (logic 1.628ns (39.530%)  route 2.490ns (60.470%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.845     3.348    reset_cond/butt_reset_IBUF
    SLICE_X63Y61         LUT1 (Prop_lut1_I0_O)        0.124     3.472 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.645     4.118    reset_cond/M_reset_cond_in
    SLICE_X62Y57         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.508     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y57         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.113ns  (logic 1.628ns (39.572%)  route 2.486ns (60.428%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.845     3.348    reset_cond/butt_reset_IBUF
    SLICE_X63Y61         LUT1 (Prop_lut1_I0_O)        0.124     3.472 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.641     4.113    reset_cond/M_reset_cond_in
    SLICE_X63Y57         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.508     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y57         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.113ns  (logic 1.628ns (39.572%)  route 2.486ns (60.428%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.845     3.348    reset_cond/butt_reset_IBUF
    SLICE_X63Y61         LUT1 (Prop_lut1_I0_O)        0.124     3.472 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.641     4.113    reset_cond/M_reset_cond_in
    SLICE_X63Y57         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.508     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y57         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.113ns  (logic 1.628ns (39.572%)  route 2.486ns (60.428%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.845     3.348    reset_cond/butt_reset_IBUF
    SLICE_X63Y61         LUT1 (Prop_lut1_I0_O)        0.124     3.472 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.641     4.113    reset_cond/M_reset_cond_in
    SLICE_X63Y57         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.508     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.113ns  (logic 1.628ns (39.572%)  route 2.486ns (60.428%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.845     3.348    reset_cond/butt_reset_IBUF
    SLICE_X63Y61         LUT1 (Prop_lut1_I0_O)        0.124     3.472 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.641     4.113    reset_cond/M_reset_cond_in
    SLICE_X63Y57         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.508     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_757550555[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.034ns  (logic 1.619ns (40.123%)  route 2.416ns (59.877%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           2.416     3.910    forLoop_idx_0_757550555[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X60Y41         LUT1 (Prop_lut1_I0_O)        0.124     4.034 r  forLoop_idx_0_757550555[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     4.034    forLoop_idx_0_757550555[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X60Y41         FDRE                                         r  forLoop_idx_0_757550555[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.517     4.922    forLoop_idx_0_757550555[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y41         FDRE                                         r  forLoop_idx_0_757550555[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_757550555[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.861ns  (logic 1.625ns (42.083%)  route 2.236ns (57.917%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.236     3.737    forLoop_idx_0_757550555[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X62Y61         LUT1 (Prop_lut1_I0_O)        0.124     3.861 r  forLoop_idx_0_757550555[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     3.861    forLoop_idx_0_757550555[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X62Y61         FDRE                                         r  forLoop_idx_0_757550555[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.506     4.910    forLoop_idx_0_757550555[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X62Y61         FDRE                                         r  forLoop_idx_0_757550555[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_757550555[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.819ns  (logic 1.617ns (42.349%)  route 2.202ns (57.651%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.202     3.695    forLoop_idx_0_757550555[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X60Y41         LUT1 (Prop_lut1_I0_O)        0.124     3.819 r  forLoop_idx_0_757550555[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     3.819    forLoop_idx_0_757550555[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X60Y41         FDRE                                         r  forLoop_idx_0_757550555[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.517     4.922    forLoop_idx_0_757550555[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y41         FDRE                                         r  forLoop_idx_0_757550555[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.697ns  (logic 1.622ns (43.886%)  route 2.075ns (56.114%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         1.498     1.498 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           2.075     3.573    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X64Y57         LUT1 (Prop_lut1_I0_O)        0.124     3.697 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     3.697    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X64Y57         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.508     4.912    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X64Y57         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_809169959[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.767ns  (logic 0.307ns (40.044%)  route 0.460ns (59.956%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.460     0.722    forLoop_idx_0_809169959[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X62Y61         LUT1 (Prop_lut1_I0_O)        0.045     0.767 r  forLoop_idx_0_809169959[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.767    forLoop_idx_0_809169959[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X62Y61         FDRE                                         r  forLoop_idx_0_809169959[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.861     2.051    forLoop_idx_0_809169959[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X62Y61         FDRE                                         r  forLoop_idx_0_809169959[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_809169959[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.934ns  (logic 0.300ns (32.081%)  route 0.634ns (67.919%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.634     0.889    forLoop_idx_0_809169959[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X64Y57         LUT1 (Prop_lut1_I0_O)        0.045     0.934 r  forLoop_idx_0_809169959[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.934    forLoop_idx_0_809169959[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X64Y57         FDRE                                         r  forLoop_idx_0_809169959[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.862     2.052    forLoop_idx_0_809169959[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y57         FDRE                                         r  forLoop_idx_0_809169959[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.142ns  (logic 0.311ns (27.254%)  route 0.831ns (72.746%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         0.266     0.266 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.831     1.097    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X64Y57         LUT1 (Prop_lut1_I0_O)        0.045     1.142 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.142    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X64Y57         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.862     2.052    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X64Y57         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_757550555[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.174ns  (logic 0.306ns (26.075%)  route 0.868ns (73.925%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.868     1.129    forLoop_idx_0_757550555[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X60Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.174 r  forLoop_idx_0_757550555[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.174    forLoop_idx_0_757550555[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X60Y41         FDRE                                         r  forLoop_idx_0_757550555[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.863     2.053    forLoop_idx_0_757550555[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y41         FDRE                                         r  forLoop_idx_0_757550555[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_757550555[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.233ns  (logic 0.307ns (24.930%)  route 0.926ns (75.070%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           0.926     1.188    forLoop_idx_0_757550555[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X60Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.233 r  forLoop_idx_0_757550555[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.233    forLoop_idx_0_757550555[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X60Y41         FDRE                                         r  forLoop_idx_0_757550555[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.863     2.053    forLoop_idx_0_757550555[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y41         FDRE                                         r  forLoop_idx_0_757550555[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_757550555[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.238ns  (logic 0.313ns (25.306%)  route 0.925ns (74.694%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.925     1.193    forLoop_idx_0_757550555[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X62Y61         LUT1 (Prop_lut1_I0_O)        0.045     1.238 r  forLoop_idx_0_757550555[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.238    forLoop_idx_0_757550555[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X62Y61         FDRE                                         r  forLoop_idx_0_757550555[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.861     2.051    forLoop_idx_0_757550555[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X62Y61         FDRE                                         r  forLoop_idx_0_757550555[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.303ns  (logic 0.316ns (24.280%)  route 0.987ns (75.720%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.748     1.019    reset_cond/butt_reset_IBUF
    SLICE_X63Y61         LUT1 (Prop_lut1_I0_O)        0.045     1.064 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.239     1.303    reset_cond/M_reset_cond_in
    SLICE_X63Y57         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y57         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.303ns  (logic 0.316ns (24.280%)  route 0.987ns (75.720%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.748     1.019    reset_cond/butt_reset_IBUF
    SLICE_X63Y61         LUT1 (Prop_lut1_I0_O)        0.045     1.064 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.239     1.303    reset_cond/M_reset_cond_in
    SLICE_X63Y57         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y57         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.303ns  (logic 0.316ns (24.280%)  route 0.987ns (75.720%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.748     1.019    reset_cond/butt_reset_IBUF
    SLICE_X63Y61         LUT1 (Prop_lut1_I0_O)        0.045     1.064 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.239     1.303    reset_cond/M_reset_cond_in
    SLICE_X63Y57         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.303ns  (logic 0.316ns (24.280%)  route 0.987ns (75.720%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.748     1.019    reset_cond/butt_reset_IBUF
    SLICE_X63Y61         LUT1 (Prop_lut1_I0_O)        0.045     1.064 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.239     1.303    reset_cond/M_reset_cond_in
    SLICE_X63Y57         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C





