/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [13:0] _00_;
  wire [10:0] _01_;
  reg [25:0] _02_;
  wire celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  reg [6:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [7:0] celloutsig_0_21z;
  reg [9:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_2z;
  wire [5:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_14z;
  reg [11:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [12:0] celloutsig_1_1z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_6z = ~(celloutsig_1_0z & celloutsig_1_5z);
  assign celloutsig_1_14z = ~(celloutsig_1_9z & celloutsig_1_9z);
  assign celloutsig_0_16z = ~(celloutsig_0_8z & celloutsig_0_0z);
  assign celloutsig_0_4z = ~(celloutsig_0_3z[5] | celloutsig_0_1z);
  assign celloutsig_0_5z = ~(celloutsig_0_2z | celloutsig_0_0z);
  assign celloutsig_0_12z = ~celloutsig_0_3z[0];
  assign celloutsig_0_14z = ~((celloutsig_0_5z | celloutsig_0_13z) & (celloutsig_0_1z | celloutsig_0_6z));
  assign celloutsig_0_20z = celloutsig_0_5z | celloutsig_0_17z;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _00_ <= 14'h0000;
    else _00_ <= { celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_5z };
  reg [10:0] _12_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _12_ <= 11'h000;
    else _12_ <= { _00_[6:5], celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_3z };
  assign { _01_[10:2], celloutsig_0_21z[1], _01_[0] } = _12_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _02_ <= 26'h0000000;
    else _02_ <= { in_data[117:105], celloutsig_1_1z };
  assign celloutsig_1_0z = in_data[129:119] === in_data[130:120];
  assign celloutsig_1_4z = celloutsig_1_1z[7:0] === in_data[103:96];
  assign celloutsig_0_8z = _00_[6:0] >= { in_data[66:62], celloutsig_0_6z, celloutsig_0_2z };
  assign celloutsig_1_19z = { celloutsig_1_14z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_7z } > in_data[172:155];
  assign celloutsig_0_13z = _00_[11:0] <= { _01_[9:6], celloutsig_0_10z[3:2], 2'h3, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_6z };
  assign celloutsig_0_24z = { celloutsig_0_18z[5:1], celloutsig_0_23z, celloutsig_0_4z } <= { celloutsig_0_10z[2], 2'h3, celloutsig_0_5z, celloutsig_0_20z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_1_5z = { in_data[146:144], celloutsig_1_4z, celloutsig_1_4z } && celloutsig_1_1z[6:2];
  assign celloutsig_0_1z = in_data[76:69] != in_data[69:62];
  assign celloutsig_0_11z = { in_data[28:25], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_6z } != in_data[76:70];
  assign celloutsig_0_2z = { in_data[17:12], celloutsig_0_1z } !== in_data[41:35];
  assign celloutsig_0_25z = { celloutsig_0_21z[2:1], celloutsig_0_6z } !== in_data[82:80];
  assign celloutsig_0_3z = ~ { in_data[7:4], celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_1_8z = { in_data[153:152], celloutsig_1_7z } | { _02_[7:6], celloutsig_1_4z };
  assign celloutsig_1_1z = { in_data[108:97], celloutsig_1_0z } | in_data[170:158];
  assign celloutsig_0_0z = | in_data[40:36];
  assign celloutsig_0_15z = ~^ { _00_[9:8], celloutsig_0_5z };
  assign celloutsig_0_17z = ~^ { _01_[9:3], celloutsig_0_12z, celloutsig_0_13z, celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_3z };
  assign celloutsig_1_7z = ^ in_data[146:142];
  assign celloutsig_1_9z = ~((celloutsig_1_8z[0] & celloutsig_1_6z) | celloutsig_1_6z);
  assign celloutsig_0_6z = ~((celloutsig_0_5z & celloutsig_0_2z) | celloutsig_0_4z);
  always_latch
    if (!clkin_data[96]) celloutsig_1_18z = 12'h000;
    else if (clkin_data[160]) celloutsig_1_18z = { celloutsig_1_1z[11:6], celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_6z };
  always_latch
    if (celloutsig_1_19z) celloutsig_0_18z = 7'h00;
    else if (!clkin_data[128]) celloutsig_0_18z = { _00_[12:10], celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_16z };
  always_latch
    if (celloutsig_1_19z) celloutsig_0_23z = 10'h000;
    else if (!clkin_data[128]) celloutsig_0_23z = { in_data[53:52], celloutsig_0_0z, celloutsig_0_20z, celloutsig_0_11z, celloutsig_0_10z[3:2], 2'h3, celloutsig_0_6z };
  assign celloutsig_0_10z[3:2] = _00_[6:5] ~^ { celloutsig_0_6z, celloutsig_0_0z };
  assign { celloutsig_0_21z[3:2], celloutsig_0_21z[5], celloutsig_0_21z[7:6], celloutsig_0_21z[4] } = { celloutsig_0_10z[3:2], celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_8z } & { _01_[3:2], _01_[5], _01_[7:6], _01_[4] };
  assign _01_[1] = celloutsig_0_21z[1];
  assign celloutsig_0_10z[1:0] = 2'h3;
  assign celloutsig_0_21z[0] = celloutsig_0_8z;
  assign { out_data[139:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_24z, celloutsig_0_25z };
endmodule
