v 20110115 2
C 40000 40000 0 0 0 title-B.sym
C 43100 44800 1 0 0 2N3904-2.sym
{
T 43960 45087 5 10 1 1 0 0 1
value=Q2N3904
T 44000 45300 5 10 1 1 0 0 1
refdes=Q2
T 43100 44800 5 10 0 0 0 0 1
file=2n3904.model
}
C 42600 45800 1 180 0 2N3904-2.sym
{
T 41740 45513 5 10 1 1 180 0 1
value=Q2N3904
T 41700 45300 5 10 1 1 180 0 1
refdes=Q1
T 42600 45800 5 10 0 0 0 0 1
file=2n3904.model
}
C 43500 44100 1 0 0 ground.sym
N 43700 44400 43700 44800 4
N 42600 45300 43100 45300 4
C 43800 46200 1 90 0 resistor-1.sym
{
T 43400 46500 5 10 0 0 90 0 1
device=RESISTOR
T 43500 46400 5 10 1 1 90 0 1
refdes=R1
T 43800 46400 5 10 1 1 0 0 1
value=15k
}
C 43500 47400 1 0 0 vdd-1.sym
N 43700 45800 43700 46200 4
N 43700 46000 42000 46000 4
N 42000 46000 42000 45800 4
N 43700 47400 43700 47100 4
C 46200 45400 1 0 0 tl082-1.sym
{
T 46875 46000 5 10 0 0 0 0 1
device=TL082
T 46900 46750 5 10 0 0 0 0 1
footprint=DIP8
T 46400 46300 5 10 1 1 0 0 1
refdes=U2
}
C 50300 45600 1 0 0 tl082-1.sym
{
T 50975 46200 5 10 0 0 0 0 1
device=TL082
T 51000 46950 5 10 0 0 0 0 1
footprint=DIP8
T 50500 46500 5 10 1 1 0 0 1
refdes=U3
}
C 40500 49700 1 0 0 vdd-1.sym
C 40500 47400 1 0 0 ground.sym
N 40700 49200 40700 49700 4
N 40700 47700 40700 48300 4
C 43800 48700 1 0 0 tl082-1.sym
{
T 44475 49300 5 10 0 0 0 0 1
device=TL082
T 44500 50050 5 10 0 0 0 0 1
footprint=DIP8
T 44000 49600 5 10 1 1 0 0 1
refdes=U1
}
C 41700 49200 1 270 0 capacitor-2.sym
{
T 42400 49000 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 42200 49000 5 10 1 1 270 0 1
refdes=C1
T 42600 49000 5 10 0 0 270 0 1
symversion=0.1
T 42200 48500 5 10 1 1 0 0 1
value=4.7u
}
C 41700 47900 1 0 0 ground.sym
N 41900 48200 41900 48300 4
N 41900 49200 41900 49300 4
N 41900 49300 43800 49300 4
C 43100 48300 1 90 0 resistor-1.sym
{
T 42700 48600 5 10 0 0 90 0 1
device=RESISTOR
T 42800 48500 5 10 1 1 90 0 1
refdes=R2
T 43100 48500 5 10 1 1 0 0 1
value=100k
}
C 43100 49400 1 90 0 resistor-1.sym
{
T 42700 49700 5 10 0 0 90 0 1
device=RESISTOR
T 42800 49600 5 10 1 1 90 0 1
refdes=R3
T 43100 49600 5 10 1 1 0 0 1
value=100k
}
C 42800 47900 1 0 0 ground.sym
C 42800 50400 1 0 0 vdd-1.sym
N 43000 50300 43000 50400 4
N 43000 49200 43000 49300 4
N 43000 49400 43000 49300 4
N 43000 48200 43000 48300 4
C 44100 49900 1 0 0 vdd-1.sym
N 44300 49900 44300 49500 4
N 44300 48700 44300 48300 4
N 44300 48300 43000 48300 4
N 44800 49100 45500 49100 4
N 43800 48900 43800 48500 4
N 43800 48500 45200 48500 4
N 45200 48500 45200 49100 4
C 45300 49400 1 0 0 vcc-1.sym
N 45500 49400 45500 49100 4
N 46700 46200 46700 46900 4
N 50800 46400 50800 47100 4
C 46500 44700 1 0 0 ground.sym
C 50600 44900 1 0 0 ground.sym
N 50800 45200 50800 45600 4
N 46700 45000 46700 45400 4
C 46500 46900 1 0 0 vdd-1.sym
C 50600 47100 1 0 0 vdd-1.sym
C 44400 45800 1 0 0 capacitor-1.sym
{
T 44600 46500 5 10 0 0 0 0 1
device=CAPACITOR
T 44600 46300 5 10 1 1 0 0 1
refdes=C2
T 44600 46700 5 10 0 0 0 0 1
symversion=0.1
T 44400 45800 5 10 1 1 0 0 1
value=.47u
}
C 47500 45600 1 0 0 capacitor-1.sym
{
T 47700 46300 5 10 0 0 0 0 1
device=CAPACITOR
T 47700 46100 5 10 1 1 0 0 1
refdes=C3
T 47700 46500 5 10 0 0 0 0 1
symversion=0.1
T 47500 45600 5 10 1 1 0 0 1
value=.47u
}
C 45600 47600 1 0 0 vcc-1.sym
C 45900 46600 1 90 0 resistor-1.sym
{
T 45500 46900 5 10 0 0 90 0 1
device=RESISTOR
T 45600 46800 5 10 1 1 90 0 1
refdes=R4
T 45900 46800 5 10 1 1 0 0 1
value=1M
}
N 44400 46000 43700 46000 4
N 45300 46000 46200 46000 4
N 45800 46600 45800 46000 4
N 45800 47500 45800 47600 4
N 47200 45800 47500 45800 4
N 46200 45600 46200 44400 4
N 46200 44400 47300 44400 4
N 47300 44400 47300 45800 4
C 49500 45900 1 180 0 resistor-1.sym
{
T 49200 45500 5 10 0 0 180 0 1
device=RESISTOR
T 49300 45600 5 10 1 1 180 0 1
refdes=R5
T 49300 45900 5 10 1 1 90 0 1
value=12k
}
N 48400 45800 48600 45800 4
N 49500 45800 50300 45800 4
C 49900 46400 1 90 0 resistor-1.sym
{
T 49500 46700 5 10 0 0 90 0 1
device=RESISTOR
T 49600 46600 5 10 1 1 90 0 1
refdes=R6
T 49900 46600 5 10 1 1 0 0 1
value=1M
}
C 49600 47600 1 0 0 vcc-1.sym
N 49800 47600 49800 47300 4
N 49800 46400 49800 46200 4
N 49800 46200 50300 46200 4
C 51400 44300 1 180 0 resistor-1.sym
{
T 51100 43900 5 10 0 0 180 0 1
device=RESISTOR
T 51200 44000 5 10 1 1 180 0 1
refdes=R7
T 51200 44300 5 10 1 1 90 0 1
value=47k
}
N 50500 44200 49900 44200 4
N 49900 44200 49900 45800 4
C 40500 49200 1 270 0 voltage-3.sym
{
T 41200 49000 5 8 0 0 270 0 1
device=VOLTAGE_SOURCE
T 41000 48900 5 10 1 1 270 0 1
refdes=V1
T 40100 48800 5 10 1 1 0 0 1
value=18V
}
N 51300 46000 51400 46000 4
N 51400 46000 51400 44200 4
