
*** Running vivado
    with args -log VU_metre.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source VU_metre.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source VU_metre.tcl -notrace
Command: synth_design -top VU_metre -part xc7s50csga324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4704 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 413.703 ; gain = 105.633
---------------------------------------------------------------------------------
WARNING: [Synth 8-1565] actual for formal port ce is neither a static name nor a globally static expression [C:/Users/hugoh/Documents/GitHub/WAV_Player/02_Source/VU_stage.vhd:165]
INFO: [Synth 8-638] synthesizing module 'VU_metre' [C:/Users/hugoh/Documents/GitHub/WAV_Player/02_Source/VU_metre.vhd:54]
INFO: [Synth 8-3491] module 'VU_stage' declared at 'C:/Users/hugoh/Documents/GitHub/WAV_Player/02_Source/VU_stage.vhd:32' bound to instance 'U_VU_stage' of component 'VU_stage' [C:/Users/hugoh/Documents/GitHub/WAV_Player/02_Source/VU_metre.vhd:106]
INFO: [Synth 8-638] synthesizing module 'VU_stage' [C:/Users/hugoh/Documents/GitHub/WAV_Player/02_Source/VU_stage.vhd:58]
INFO: [Synth 8-3491] module 'RAM_2048_16bit' declared at 'c:/Users/hugoh/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/RAM_2048_16bit/synth/RAM_2048_16bit.vhd:59' bound to instance 'U_RAM' of component 'RAM_2048_16bit' [C:/Users/hugoh/Documents/GitHub/WAV_Player/02_Source/VU_stage.vhd:115]
INFO: [Synth 8-638] synthesizing module 'RAM_2048_16bit' [c:/Users/hugoh/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/RAM_2048_16bit/synth/RAM_2048_16bit.vhd:70]
	Parameter C_FAMILY bound to: spartan7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: spartan7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: RAM_2048_16bit.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 11 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 11 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 1 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     2.6745 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_2' declared at 'c:/Users/hugoh/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/RAM_2048_16bit/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_2' [c:/Users/hugoh/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/RAM_2048_16bit/synth/RAM_2048_16bit.vhd:236]
INFO: [Synth 8-256] done synthesizing module 'RAM_2048_16bit' (9#1) [c:/Users/hugoh/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/RAM_2048_16bit/synth/RAM_2048_16bit.vhd:70]
INFO: [Synth 8-3491] module 'Accu_u27' declared at 'c:/Users/hugoh/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/Accu_u27/synth/Accu_u27.vhd:59' bound to instance 'U_Accu' of component 'Accu_u27' [C:/Users/hugoh/Documents/GitHub/WAV_Player/02_Source/VU_stage.vhd:162]
INFO: [Synth 8-638] synthesizing module 'Accu_u27' [c:/Users/hugoh/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/Accu_u27/synth/Accu_u27.vhd:69]
	Parameter C_XDEVICEFAMILY bound to: spartan7 - type: string 
	Parameter C_IMPLEMENTATION bound to: 1 - type: integer 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 16 - type: integer 
	Parameter C_OUT_WIDTH bound to: 27 - type: integer 
	Parameter C_B_TYPE bound to: 1 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_ADD_MODE bound to: 0 - type: integer 
	Parameter C_HAS_C_IN bound to: 0 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_HAS_BYPASS bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 1 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_SCALE bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_BYPASS_LOW bound to: 0 - type: integer 
	Parameter C_SCLR_OVERRIDES_SSET bound to: 1 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_accum_v12_0_12' declared at 'c:/Users/hugoh/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/Accu_u27/hdl/c_accum_v12_0_vh_rfs.vhd:2296' bound to instance 'U0' of component 'c_accum_v12_0_12' [c:/Users/hugoh/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/Accu_u27/synth/Accu_u27.vhd:127]
INFO: [Synth 8-256] done synthesizing module 'Accu_u27' (16#1) [c:/Users/hugoh/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/Accu_u27/synth/Accu_u27.vhd:69]
WARNING: [Synth 8-3936] Found unconnected internal register 'VU_level_reg' and it is trimmed from '32' to '31' bits. [C:/Users/hugoh/Documents/GitHub/WAV_Player/02_Source/VU_stage.vhd:215]
INFO: [Synth 8-256] done synthesizing module 'VU_stage' (17#1) [C:/Users/hugoh/Documents/GitHub/WAV_Player/02_Source/VU_stage.vhd:58]
INFO: [Synth 8-3491] module 'VU_stage' declared at 'C:/Users/hugoh/Documents/GitHub/WAV_Player/02_Source/VU_stage.vhd:32' bound to instance 'U_VU_stage' of component 'VU_stage' [C:/Users/hugoh/Documents/GitHub/WAV_Player/02_Source/VU_metre.vhd:106]
INFO: [Synth 8-3491] module 'VU_stage' declared at 'C:/Users/hugoh/Documents/GitHub/WAV_Player/02_Source/VU_stage.vhd:32' bound to instance 'U_VU_stage' of component 'VU_stage' [C:/Users/hugoh/Documents/GitHub/WAV_Player/02_Source/VU_metre.vhd:106]
INFO: [Synth 8-3491] module 'VU_stage' declared at 'C:/Users/hugoh/Documents/GitHub/WAV_Player/02_Source/VU_stage.vhd:32' bound to instance 'U_VU_stage' of component 'VU_stage' [C:/Users/hugoh/Documents/GitHub/WAV_Player/02_Source/VU_metre.vhd:106]
INFO: [Synth 8-3491] module 'VU_stage' declared at 'C:/Users/hugoh/Documents/GitHub/WAV_Player/02_Source/VU_stage.vhd:32' bound to instance 'U_VU_stage' of component 'VU_stage' [C:/Users/hugoh/Documents/GitHub/WAV_Player/02_Source/VU_metre.vhd:106]
INFO: [Synth 8-3491] module 'VU_stage' declared at 'C:/Users/hugoh/Documents/GitHub/WAV_Player/02_Source/VU_stage.vhd:32' bound to instance 'U_VU_stage' of component 'VU_stage' [C:/Users/hugoh/Documents/GitHub/WAV_Player/02_Source/VU_metre.vhd:106]
INFO: [Synth 8-3491] module 'VU_stage' declared at 'C:/Users/hugoh/Documents/GitHub/WAV_Player/02_Source/VU_stage.vhd:32' bound to instance 'U_VU_stage' of component 'VU_stage' [C:/Users/hugoh/Documents/GitHub/WAV_Player/02_Source/VU_metre.vhd:106]
INFO: [Synth 8-3491] module 'VU_stage' declared at 'C:/Users/hugoh/Documents/GitHub/WAV_Player/02_Source/VU_stage.vhd:32' bound to instance 'U_VU_stage' of component 'VU_stage' [C:/Users/hugoh/Documents/GitHub/WAV_Player/02_Source/VU_metre.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'VU_metre' (18#1) [C:/Users/hugoh/Documents/GitHub/WAV_Player/02_Source/VU_metre.vhd:54]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 707.020 ; gain = 398.949
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 707.020 ; gain = 398.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 707.020 ; gain = 398.949
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/hugoh/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/VU_metre/new/VU_metre_ooc.xdc]
Finished Parsing XDC File [C:/Users/hugoh/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/VU_metre/new/VU_metre_ooc.xdc]
Parsing XDC File [C:/Users/hugoh/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.runs/VU_metre_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/hugoh/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.runs/VU_metre_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 770.180 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  DSP48E => DSP48E1: 8 instances

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 770.180 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 770.367 ; gain = 0.188
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:00 ; elapsed = 00:01:02 . Memory (MB): peak = 770.367 ; gain = 462.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:00 ; elapsed = 00:01:02 . Memory (MB): peak = 770.367 ; gain = 462.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for \GEN_VU[0].U_VU_stage /U_Accu. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \GEN_VU[1].U_VU_stage /U_Accu. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \GEN_VU[2].U_VU_stage /U_Accu. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \GEN_VU[3].U_VU_stage /U_Accu. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \GEN_VU[4].U_VU_stage /U_Accu. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \GEN_VU[5].U_VU_stage /U_Accu. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \GEN_VU[6].U_VU_stage /U_Accu. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \GEN_VU[7].U_VU_stage /U_Accu. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \GEN_VU[0].U_VU_stage /U_RAM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \GEN_VU[1].U_VU_stage /U_RAM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \GEN_VU[2].U_VU_stage /U_RAM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \GEN_VU[3].U_VU_stage /U_RAM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \GEN_VU[4].U_VU_stage /U_RAM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \GEN_VU[5].U_VU_stage /U_RAM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \GEN_VU[6].U_VU_stage /U_RAM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \GEN_VU[7].U_VU_stage /U_RAM. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:00 ; elapsed = 00:01:02 . Memory (MB): peak = 770.367 ; gain = 462.297
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "VU_level" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "VU_level" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "VU_level" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "VU_level" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "VU_level" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "VU_level" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "VU_level" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "VU_level" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'VU_metre'
INFO: [Synth 8-5546] ROM "cnt_write_end" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cnt_read_end" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                vu_reset |                              000 |                              000
                vu_clean |                              001 |                              001
                 vu_idle |                              010 |                              010
                vu_store |                              011 |                              011
                 vu_accu |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'VU_metre'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:01 ; elapsed = 00:01:03 . Memory (MB): peak = 770.367 ; gain = 462.297
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "cnt_write_end" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cnt_read_end" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_VU[0].U_VU_stage /\RAM_in_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_VU[1].U_VU_stage /\RAM_in_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_VU[2].U_VU_stage /\RAM_in_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_VU[3].U_VU_stage /\RAM_in_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_VU[4].U_VU_stage /\RAM_in_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_VU[5].U_VU_stage /\RAM_in_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_VU[6].U_VU_stage /\RAM_in_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_VU[7].U_VU_stage /\RAM_in_reg[15] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:08 ; elapsed = 00:01:10 . Memory (MB): peak = 770.367 ; gain = 462.297
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:14 ; elapsed = 00:01:16 . Memory (MB): peak = 801.996 ; gain = 493.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:14 ; elapsed = 00:01:17 . Memory (MB): peak = 803.719 ; gain = 495.648
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'GEN_VU[0].U_VU_stage/RAM_addr_reg[0]' (FD) to 'GEN_VU[7].U_VU_stage/RAM_addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'GEN_VU[0].U_VU_stage/RAM_addr_reg[1]' (FD) to 'GEN_VU[7].U_VU_stage/RAM_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'GEN_VU[0].U_VU_stage/RAM_addr_reg[2]' (FD) to 'GEN_VU[7].U_VU_stage/RAM_addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'GEN_VU[0].U_VU_stage/RAM_addr_reg[3]' (FD) to 'GEN_VU[7].U_VU_stage/RAM_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'GEN_VU[0].U_VU_stage/RAM_addr_reg[4]' (FD) to 'GEN_VU[7].U_VU_stage/RAM_addr_reg[4]'
INFO: [Synth 8-3886] merging instance 'GEN_VU[0].U_VU_stage/RAM_addr_reg[5]' (FD) to 'GEN_VU[7].U_VU_stage/RAM_addr_reg[5]'
INFO: [Synth 8-3886] merging instance 'GEN_VU[0].U_VU_stage/RAM_addr_reg[6]' (FD) to 'GEN_VU[7].U_VU_stage/RAM_addr_reg[6]'
INFO: [Synth 8-3886] merging instance 'GEN_VU[0].U_VU_stage/RAM_addr_reg[7]' (FD) to 'GEN_VU[7].U_VU_stage/RAM_addr_reg[7]'
INFO: [Synth 8-3886] merging instance 'GEN_VU[0].U_VU_stage/RAM_addr_reg[8]' (FD) to 'GEN_VU[7].U_VU_stage/RAM_addr_reg[8]'
INFO: [Synth 8-3886] merging instance 'GEN_VU[0].U_VU_stage/RAM_addr_reg[9]' (FD) to 'GEN_VU[7].U_VU_stage/RAM_addr_reg[9]'
INFO: [Synth 8-3886] merging instance 'GEN_VU[0].U_VU_stage/RAM_addr_reg[10]' (FD) to 'GEN_VU[7].U_VU_stage/RAM_addr_reg[10]'
INFO: [Synth 8-3886] merging instance 'GEN_VU[0].U_VU_stage/RAM_write_reg[0]' (FD) to 'GEN_VU[7].U_VU_stage/RAM_write_reg[0]'
INFO: [Synth 8-3886] merging instance 'GEN_VU[1].U_VU_stage/RAM_addr_reg[0]' (FD) to 'GEN_VU[7].U_VU_stage/RAM_addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'GEN_VU[1].U_VU_stage/RAM_addr_reg[1]' (FD) to 'GEN_VU[7].U_VU_stage/RAM_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'GEN_VU[1].U_VU_stage/RAM_addr_reg[2]' (FD) to 'GEN_VU[7].U_VU_stage/RAM_addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'GEN_VU[1].U_VU_stage/RAM_addr_reg[3]' (FD) to 'GEN_VU[7].U_VU_stage/RAM_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'GEN_VU[1].U_VU_stage/RAM_addr_reg[4]' (FD) to 'GEN_VU[7].U_VU_stage/RAM_addr_reg[4]'
INFO: [Synth 8-3886] merging instance 'GEN_VU[1].U_VU_stage/RAM_addr_reg[5]' (FD) to 'GEN_VU[7].U_VU_stage/RAM_addr_reg[5]'
INFO: [Synth 8-3886] merging instance 'GEN_VU[1].U_VU_stage/RAM_addr_reg[6]' (FD) to 'GEN_VU[7].U_VU_stage/RAM_addr_reg[6]'
INFO: [Synth 8-3886] merging instance 'GEN_VU[1].U_VU_stage/RAM_addr_reg[7]' (FD) to 'GEN_VU[7].U_VU_stage/RAM_addr_reg[7]'
INFO: [Synth 8-3886] merging instance 'GEN_VU[1].U_VU_stage/RAM_addr_reg[8]' (FD) to 'GEN_VU[7].U_VU_stage/RAM_addr_reg[8]'
INFO: [Synth 8-3886] merging instance 'GEN_VU[1].U_VU_stage/RAM_addr_reg[9]' (FD) to 'GEN_VU[7].U_VU_stage/RAM_addr_reg[9]'
INFO: [Synth 8-3886] merging instance 'GEN_VU[1].U_VU_stage/RAM_addr_reg[10]' (FD) to 'GEN_VU[7].U_VU_stage/RAM_addr_reg[10]'
INFO: [Synth 8-3886] merging instance 'GEN_VU[1].U_VU_stage/RAM_write_reg[0]' (FD) to 'GEN_VU[7].U_VU_stage/RAM_write_reg[0]'
INFO: [Synth 8-3886] merging instance 'GEN_VU[2].U_VU_stage/RAM_addr_reg[0]' (FD) to 'GEN_VU[7].U_VU_stage/RAM_addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'GEN_VU[2].U_VU_stage/RAM_addr_reg[1]' (FD) to 'GEN_VU[7].U_VU_stage/RAM_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'GEN_VU[2].U_VU_stage/RAM_addr_reg[2]' (FD) to 'GEN_VU[7].U_VU_stage/RAM_addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'GEN_VU[2].U_VU_stage/RAM_addr_reg[3]' (FD) to 'GEN_VU[7].U_VU_stage/RAM_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'GEN_VU[2].U_VU_stage/RAM_addr_reg[4]' (FD) to 'GEN_VU[7].U_VU_stage/RAM_addr_reg[4]'
INFO: [Synth 8-3886] merging instance 'GEN_VU[2].U_VU_stage/RAM_addr_reg[5]' (FD) to 'GEN_VU[7].U_VU_stage/RAM_addr_reg[5]'
INFO: [Synth 8-3886] merging instance 'GEN_VU[2].U_VU_stage/RAM_addr_reg[6]' (FD) to 'GEN_VU[7].U_VU_stage/RAM_addr_reg[6]'
INFO: [Synth 8-3886] merging instance 'GEN_VU[2].U_VU_stage/RAM_addr_reg[7]' (FD) to 'GEN_VU[7].U_VU_stage/RAM_addr_reg[7]'
INFO: [Synth 8-3886] merging instance 'GEN_VU[2].U_VU_stage/RAM_addr_reg[8]' (FD) to 'GEN_VU[7].U_VU_stage/RAM_addr_reg[8]'
INFO: [Synth 8-3886] merging instance 'GEN_VU[2].U_VU_stage/RAM_addr_reg[9]' (FD) to 'GEN_VU[7].U_VU_stage/RAM_addr_reg[9]'
INFO: [Synth 8-3886] merging instance 'GEN_VU[2].U_VU_stage/RAM_addr_reg[10]' (FD) to 'GEN_VU[7].U_VU_stage/RAM_addr_reg[10]'
INFO: [Synth 8-3886] merging instance 'GEN_VU[2].U_VU_stage/RAM_write_reg[0]' (FD) to 'GEN_VU[7].U_VU_stage/RAM_write_reg[0]'
INFO: [Synth 8-3886] merging instance 'GEN_VU[3].U_VU_stage/RAM_addr_reg[0]' (FD) to 'GEN_VU[7].U_VU_stage/RAM_addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'GEN_VU[3].U_VU_stage/RAM_addr_reg[1]' (FD) to 'GEN_VU[7].U_VU_stage/RAM_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'GEN_VU[3].U_VU_stage/RAM_addr_reg[2]' (FD) to 'GEN_VU[7].U_VU_stage/RAM_addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'GEN_VU[3].U_VU_stage/RAM_addr_reg[3]' (FD) to 'GEN_VU[7].U_VU_stage/RAM_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'GEN_VU[3].U_VU_stage/RAM_addr_reg[4]' (FD) to 'GEN_VU[7].U_VU_stage/RAM_addr_reg[4]'
INFO: [Synth 8-3886] merging instance 'GEN_VU[3].U_VU_stage/RAM_addr_reg[5]' (FD) to 'GEN_VU[7].U_VU_stage/RAM_addr_reg[5]'
INFO: [Synth 8-3886] merging instance 'GEN_VU[3].U_VU_stage/RAM_addr_reg[6]' (FD) to 'GEN_VU[7].U_VU_stage/RAM_addr_reg[6]'
INFO: [Synth 8-3886] merging instance 'GEN_VU[3].U_VU_stage/RAM_addr_reg[7]' (FD) to 'GEN_VU[7].U_VU_stage/RAM_addr_reg[7]'
INFO: [Synth 8-3886] merging instance 'GEN_VU[3].U_VU_stage/RAM_addr_reg[8]' (FD) to 'GEN_VU[7].U_VU_stage/RAM_addr_reg[8]'
INFO: [Synth 8-3886] merging instance 'GEN_VU[3].U_VU_stage/RAM_addr_reg[9]' (FD) to 'GEN_VU[7].U_VU_stage/RAM_addr_reg[9]'
INFO: [Synth 8-3886] merging instance 'GEN_VU[3].U_VU_stage/RAM_addr_reg[10]' (FD) to 'GEN_VU[7].U_VU_stage/RAM_addr_reg[10]'
INFO: [Synth 8-3886] merging instance 'GEN_VU[3].U_VU_stage/RAM_write_reg[0]' (FD) to 'GEN_VU[7].U_VU_stage/RAM_write_reg[0]'
INFO: [Synth 8-3886] merging instance 'GEN_VU[4].U_VU_stage/RAM_addr_reg[0]' (FD) to 'GEN_VU[7].U_VU_stage/RAM_addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'GEN_VU[4].U_VU_stage/RAM_addr_reg[1]' (FD) to 'GEN_VU[7].U_VU_stage/RAM_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'GEN_VU[4].U_VU_stage/RAM_addr_reg[2]' (FD) to 'GEN_VU[7].U_VU_stage/RAM_addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'GEN_VU[4].U_VU_stage/RAM_addr_reg[3]' (FD) to 'GEN_VU[7].U_VU_stage/RAM_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'GEN_VU[4].U_VU_stage/RAM_addr_reg[4]' (FD) to 'GEN_VU[7].U_VU_stage/RAM_addr_reg[4]'
INFO: [Synth 8-3886] merging instance 'GEN_VU[4].U_VU_stage/RAM_addr_reg[5]' (FD) to 'GEN_VU[7].U_VU_stage/RAM_addr_reg[5]'
INFO: [Synth 8-3886] merging instance 'GEN_VU[4].U_VU_stage/RAM_addr_reg[6]' (FD) to 'GEN_VU[7].U_VU_stage/RAM_addr_reg[6]'
INFO: [Synth 8-3886] merging instance 'GEN_VU[4].U_VU_stage/RAM_addr_reg[7]' (FD) to 'GEN_VU[7].U_VU_stage/RAM_addr_reg[7]'
INFO: [Synth 8-3886] merging instance 'GEN_VU[4].U_VU_stage/RAM_addr_reg[8]' (FD) to 'GEN_VU[7].U_VU_stage/RAM_addr_reg[8]'
INFO: [Synth 8-3886] merging instance 'GEN_VU[4].U_VU_stage/RAM_addr_reg[9]' (FD) to 'GEN_VU[7].U_VU_stage/RAM_addr_reg[9]'
INFO: [Synth 8-3886] merging instance 'GEN_VU[4].U_VU_stage/RAM_addr_reg[10]' (FD) to 'GEN_VU[7].U_VU_stage/RAM_addr_reg[10]'
INFO: [Synth 8-3886] merging instance 'GEN_VU[4].U_VU_stage/RAM_write_reg[0]' (FD) to 'GEN_VU[7].U_VU_stage/RAM_write_reg[0]'
INFO: [Synth 8-3886] merging instance 'GEN_VU[5].U_VU_stage/RAM_addr_reg[0]' (FD) to 'GEN_VU[7].U_VU_stage/RAM_addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'GEN_VU[5].U_VU_stage/RAM_addr_reg[1]' (FD) to 'GEN_VU[7].U_VU_stage/RAM_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'GEN_VU[5].U_VU_stage/RAM_addr_reg[2]' (FD) to 'GEN_VU[7].U_VU_stage/RAM_addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'GEN_VU[5].U_VU_stage/RAM_addr_reg[3]' (FD) to 'GEN_VU[7].U_VU_stage/RAM_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'GEN_VU[5].U_VU_stage/RAM_addr_reg[4]' (FD) to 'GEN_VU[7].U_VU_stage/RAM_addr_reg[4]'
INFO: [Synth 8-3886] merging instance 'GEN_VU[5].U_VU_stage/RAM_addr_reg[5]' (FD) to 'GEN_VU[7].U_VU_stage/RAM_addr_reg[5]'
INFO: [Synth 8-3886] merging instance 'GEN_VU[5].U_VU_stage/RAM_addr_reg[6]' (FD) to 'GEN_VU[7].U_VU_stage/RAM_addr_reg[6]'
INFO: [Synth 8-3886] merging instance 'GEN_VU[5].U_VU_stage/RAM_addr_reg[7]' (FD) to 'GEN_VU[7].U_VU_stage/RAM_addr_reg[7]'
INFO: [Synth 8-3886] merging instance 'GEN_VU[5].U_VU_stage/RAM_addr_reg[8]' (FD) to 'GEN_VU[7].U_VU_stage/RAM_addr_reg[8]'
INFO: [Synth 8-3886] merging instance 'GEN_VU[5].U_VU_stage/RAM_addr_reg[9]' (FD) to 'GEN_VU[7].U_VU_stage/RAM_addr_reg[9]'
INFO: [Synth 8-3886] merging instance 'GEN_VU[5].U_VU_stage/RAM_addr_reg[10]' (FD) to 'GEN_VU[7].U_VU_stage/RAM_addr_reg[10]'
INFO: [Synth 8-3886] merging instance 'GEN_VU[5].U_VU_stage/RAM_write_reg[0]' (FD) to 'GEN_VU[7].U_VU_stage/RAM_write_reg[0]'
INFO: [Synth 8-3886] merging instance 'GEN_VU[6].U_VU_stage/RAM_addr_reg[0]' (FD) to 'GEN_VU[7].U_VU_stage/RAM_addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'GEN_VU[6].U_VU_stage/RAM_addr_reg[1]' (FD) to 'GEN_VU[7].U_VU_stage/RAM_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'GEN_VU[6].U_VU_stage/RAM_addr_reg[2]' (FD) to 'GEN_VU[7].U_VU_stage/RAM_addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'GEN_VU[6].U_VU_stage/RAM_addr_reg[3]' (FD) to 'GEN_VU[7].U_VU_stage/RAM_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'GEN_VU[6].U_VU_stage/RAM_addr_reg[4]' (FD) to 'GEN_VU[7].U_VU_stage/RAM_addr_reg[4]'
INFO: [Synth 8-3886] merging instance 'GEN_VU[6].U_VU_stage/RAM_addr_reg[5]' (FD) to 'GEN_VU[7].U_VU_stage/RAM_addr_reg[5]'
INFO: [Synth 8-3886] merging instance 'GEN_VU[6].U_VU_stage/RAM_addr_reg[6]' (FD) to 'GEN_VU[7].U_VU_stage/RAM_addr_reg[6]'
INFO: [Synth 8-3886] merging instance 'GEN_VU[6].U_VU_stage/RAM_addr_reg[7]' (FD) to 'GEN_VU[7].U_VU_stage/RAM_addr_reg[7]'
INFO: [Synth 8-3886] merging instance 'GEN_VU[6].U_VU_stage/RAM_addr_reg[8]' (FD) to 'GEN_VU[7].U_VU_stage/RAM_addr_reg[8]'
INFO: [Synth 8-3886] merging instance 'GEN_VU[6].U_VU_stage/RAM_addr_reg[9]' (FD) to 'GEN_VU[7].U_VU_stage/RAM_addr_reg[9]'
INFO: [Synth 8-3886] merging instance 'GEN_VU[6].U_VU_stage/RAM_addr_reg[10]' (FD) to 'GEN_VU[7].U_VU_stage/RAM_addr_reg[10]'
INFO: [Synth 8-3886] merging instance 'GEN_VU[6].U_VU_stage/RAM_write_reg[0]' (FD) to 'GEN_VU[7].U_VU_stage/RAM_write_reg[0]'
INFO: [Synth 8-3886] merging instance 'GEN_VU[0].U_VU_stage/VU_en_d_reg[0]' (FDC) to 'GEN_VU[7].U_VU_stage/VU_en_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'GEN_VU[1].U_VU_stage/VU_en_d_reg[0]' (FDC) to 'GEN_VU[7].U_VU_stage/VU_en_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'GEN_VU[2].U_VU_stage/VU_en_d_reg[0]' (FDC) to 'GEN_VU[7].U_VU_stage/VU_en_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'GEN_VU[3].U_VU_stage/VU_en_d_reg[0]' (FDC) to 'GEN_VU[7].U_VU_stage/VU_en_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'GEN_VU[4].U_VU_stage/VU_en_d_reg[0]' (FDC) to 'GEN_VU[7].U_VU_stage/VU_en_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'GEN_VU[5].U_VU_stage/VU_en_d_reg[0]' (FDC) to 'GEN_VU[7].U_VU_stage/VU_en_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'GEN_VU[6].U_VU_stage/VU_en_d_reg[0]' (FDC) to 'GEN_VU[7].U_VU_stage/VU_en_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'GEN_VU[0].U_VU_stage/VU_en_d_reg[1]' (FDC) to 'GEN_VU[6].U_VU_stage/VU_en_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'GEN_VU[0].U_VU_stage/VU_en_d_reg[2]' (FDC) to 'GEN_VU[6].U_VU_stage/VU_en_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'GEN_VU[1].U_VU_stage/VU_en_d_reg[1]' (FDC) to 'GEN_VU[6].U_VU_stage/VU_en_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'GEN_VU[1].U_VU_stage/VU_en_d_reg[2]' (FDC) to 'GEN_VU[6].U_VU_stage/VU_en_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'GEN_VU[2].U_VU_stage/VU_en_d_reg[1]' (FDC) to 'GEN_VU[6].U_VU_stage/VU_en_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'GEN_VU[2].U_VU_stage/VU_en_d_reg[2]' (FDC) to 'GEN_VU[6].U_VU_stage/VU_en_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'GEN_VU[3].U_VU_stage/VU_en_d_reg[1]' (FDC) to 'GEN_VU[6].U_VU_stage/VU_en_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'GEN_VU[3].U_VU_stage/VU_en_d_reg[2]' (FDC) to 'GEN_VU[6].U_VU_stage/VU_en_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'GEN_VU[4].U_VU_stage/VU_en_d_reg[1]' (FDC) to 'GEN_VU[6].U_VU_stage/VU_en_d_reg[1]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:15 ; elapsed = 00:01:17 . Memory (MB): peak = 834.617 ; gain = 526.547
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:16 ; elapsed = 00:01:18 . Memory (MB): peak = 834.617 ; gain = 526.547
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:16 ; elapsed = 00:01:18 . Memory (MB): peak = 834.617 ; gain = 526.547
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:16 ; elapsed = 00:01:18 . Memory (MB): peak = 834.617 ; gain = 526.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:16 ; elapsed = 00:01:18 . Memory (MB): peak = 834.617 ; gain = 526.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:16 ; elapsed = 00:01:18 . Memory (MB): peak = 834.617 ; gain = 526.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:16 ; elapsed = 00:01:18 . Memory (MB): peak = 834.617 ; gain = 526.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |DSP48E        |         8|
+------+--------------+----------+

Report Cell Usage: 
+------+------------------+------+
|      |Cell              |Count |
+------+------------------+------+
|1     |DSP48E_bbox_0     |     1|
|2     |DSP48E_bbox_0__10 |     1|
|3     |DSP48E_bbox_0__11 |     1|
|4     |DSP48E_bbox_0__12 |     1|
|5     |DSP48E_bbox_0__13 |     1|
|6     |DSP48E_bbox_0__14 |     1|
|7     |DSP48E_bbox_0__8  |     1|
|8     |DSP48E_bbox_0__9  |     1|
|9     |LUT1              |     6|
|10    |LUT2              |   174|
|11    |LUT3              |   174|
|12    |LUT4              |   192|
|13    |LUT5              |   190|
|14    |LUT6              |   362|
|15    |RAMB36E1          |     8|
|16    |FDCE              |   544|
|17    |FDPE              |    22|
|18    |FDRE              |   260|
+------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:16 ; elapsed = 00:01:18 . Memory (MB): peak = 834.617 ; gain = 526.547
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 170 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:01:12 . Memory (MB): peak = 834.617 ; gain = 463.199
Synthesis Optimization Complete : Time (s): cpu = 00:01:16 ; elapsed = 00:01:19 . Memory (MB): peak = 834.617 ; gain = 526.547
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 837.680 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  DSP48E => DSP48E1: 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
159 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:18 ; elapsed = 00:01:21 . Memory (MB): peak = 837.680 ; gain = 541.070
INFO: [Coretcl 2-1174] Renamed 120 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 837.680 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/hugoh/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.runs/VU_metre_synth_1/VU_metre.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file VU_metre_utilization_synth.rpt -pb VU_metre_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Dec 21 16:13:13 2019...
