Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Dec 11 13:34:04 2019
| Host         : DESKTOP-1OTDMHV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file FIR_Para_timing_summary_routed.rpt -rpx FIR_Para_timing_summary_routed.rpx -warn_on_violation
| Design       : FIR_Para
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.20 2017-11-01
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 59 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.736        0.000                      0                   58        0.285        0.000                      0                   58        7.000        0.000                       0                    69  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 7.500}      15.000          66.667          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 3.736        0.000                      0                   58        0.285        0.000                      0                   58        7.000        0.000                       0                    69  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.736ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.285ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.736ns  (required time - arrival time)
  Source:                 Xn_reg[5][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            Y_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        11.245ns  (logic 5.744ns (51.078%)  route 5.501ns (48.922%))
  Logic Levels:           20  (CARRY4=11 LUT2=5 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.022ns = ( 19.022 - 15.000 ) 
    Source Clock Delay      (SCD):    4.357ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.557     4.357    CLK_IBUF_BUFG
    SLICE_X5Y132         FDRE                                         r  Xn_reg[5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y132         FDRE (Prop_fdre_C_Q)         0.379     4.736 r  Xn_reg[5][2]/Q
                         net (fo=17, routed)          0.991     5.727    Xn_reg_n_0_[5][2]
    SLICE_X0Y133         LUT6 (Prop_lut6_I1_O)        0.105     5.832 r  Y[11]_i_172/O
                         net (fo=2, routed)           0.496     6.328    Y[11]_i_172_n_0
    SLICE_X1Y133         LUT6 (Prop_lut6_I0_O)        0.105     6.433 r  Y[11]_i_176/O
                         net (fo=1, routed)           0.000     6.433    Y[11]_i_176_n_0
    SLICE_X1Y133         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.890 r  Y_reg[11]_i_160/CO[3]
                         net (fo=1, routed)           0.000     6.890    Y_reg[11]_i_160_n_0
    SLICE_X1Y134         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.155 r  Y_reg[15]_i_205/O[1]
                         net (fo=2, routed)           0.471     7.626    Y_reg[15]_i_205_n_6
    SLICE_X2Y134         LUT3 (Prop_lut3_I2_O)        0.272     7.898 r  Y[11]_i_146/O
                         net (fo=2, routed)           0.542     8.440    Y[11]_i_146_n_0
    SLICE_X2Y134         LUT4 (Prop_lut4_I3_O)        0.268     8.708 r  Y[11]_i_150/O
                         net (fo=1, routed)           0.000     8.708    Y[11]_i_150_n_0
    SLICE_X2Y134         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     9.022 r  Y_reg[11]_i_126/CO[3]
                         net (fo=1, routed)           0.000     9.022    Y_reg[11]_i_126_n_0
    SLICE_X2Y135         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     9.200 r  Y_reg[15]_i_161/O[0]
                         net (fo=2, routed)           0.823    10.023    Y1[11]
    SLICE_X2Y130         LUT2 (Prop_lut2_I0_O)        0.238    10.261 r  Y[11]_i_127/O
                         net (fo=1, routed)           0.000    10.261    Y[11]_i_127_n_0
    SLICE_X2Y130         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    10.575 r  Y_reg[11]_i_118/CO[3]
                         net (fo=1, routed)           0.000    10.575    Y_reg[11]_i_118_n_0
    SLICE_X2Y131         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    10.832 r  Y_reg[15]_i_150/O[1]
                         net (fo=1, routed)           0.442    11.274    Y_reg[15]_i_150_n_6
    SLICE_X1Y130         LUT2 (Prop_lut2_I1_O)        0.245    11.519 r  Y[15]_i_117/O
                         net (fo=1, routed)           0.000    11.519    Y[15]_i_117_n_0
    SLICE_X1Y130         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.530    12.049 r  Y_reg[15]_i_103/O[3]
                         net (fo=1, routed)           0.453    12.503    Y_reg[15]_i_103_n_4
    SLICE_X1Y125         LUT2 (Prop_lut2_I1_O)        0.257    12.760 r  Y[15]_i_68/O
                         net (fo=1, routed)           0.000    12.760    Y[15]_i_68_n_0
    SLICE_X1Y125         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    13.092 r  Y_reg[15]_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.092    Y_reg[15]_i_56_n_0
    SLICE_X1Y126         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    13.272 r  Y_reg[17]_i_41/O[0]
                         net (fo=1, routed)           0.795    14.067    Y_reg[17]_i_41_n_7
    SLICE_X0Y121         LUT2 (Prop_lut2_I1_O)        0.249    14.316 r  Y[17]_i_20/O
                         net (fo=1, routed)           0.000    14.316    Y[17]_i_20_n_0
    SLICE_X0Y121         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207    14.523 r  Y_reg[17]_i_10/O[0]
                         net (fo=1, routed)           0.488    15.011    Y_reg[17]_i_10_n_7
    SLICE_X1Y121         LUT2 (Prop_lut2_I1_O)        0.249    15.260 r  Y[17]_i_5/O
                         net (fo=1, routed)           0.000    15.260    Y[17]_i_5_n_0
    SLICE_X1Y121         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.343    15.603 r  Y_reg[17]_i_2/O[1]
                         net (fo=1, routed)           0.000    15.603    Y0[17]
    SLICE_X1Y121         FDRE                                         r  Y_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    L22                                               0.000    15.000 r  CLK (IN)
                         net (fo=0)                   0.000    15.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762    15.762 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734    17.496    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.573 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.449    19.022    CLK_IBUF_BUFG
    SLICE_X1Y121         FDRE                                         r  Y_reg[17]/C
                         clock pessimism              0.294    19.315    
                         clock uncertainty           -0.035    19.280    
    SLICE_X1Y121         FDRE (Setup_fdre_C_D)        0.059    19.339    Y_reg[17]
  -------------------------------------------------------------------
                         required time                         19.339    
                         arrival time                         -15.603    
  -------------------------------------------------------------------
                         slack                                  3.736    

Slack (MET) :             3.872ns  (required time - arrival time)
  Source:                 Xn_reg[5][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            Y_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        11.109ns  (logic 5.608ns (50.479%)  route 5.501ns (49.521%))
  Logic Levels:           20  (CARRY4=11 LUT2=5 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.022ns = ( 19.022 - 15.000 ) 
    Source Clock Delay      (SCD):    4.357ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.557     4.357    CLK_IBUF_BUFG
    SLICE_X5Y132         FDRE                                         r  Xn_reg[5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y132         FDRE (Prop_fdre_C_Q)         0.379     4.736 r  Xn_reg[5][2]/Q
                         net (fo=17, routed)          0.991     5.727    Xn_reg_n_0_[5][2]
    SLICE_X0Y133         LUT6 (Prop_lut6_I1_O)        0.105     5.832 r  Y[11]_i_172/O
                         net (fo=2, routed)           0.496     6.328    Y[11]_i_172_n_0
    SLICE_X1Y133         LUT6 (Prop_lut6_I0_O)        0.105     6.433 r  Y[11]_i_176/O
                         net (fo=1, routed)           0.000     6.433    Y[11]_i_176_n_0
    SLICE_X1Y133         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.890 r  Y_reg[11]_i_160/CO[3]
                         net (fo=1, routed)           0.000     6.890    Y_reg[11]_i_160_n_0
    SLICE_X1Y134         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.155 r  Y_reg[15]_i_205/O[1]
                         net (fo=2, routed)           0.471     7.626    Y_reg[15]_i_205_n_6
    SLICE_X2Y134         LUT3 (Prop_lut3_I2_O)        0.272     7.898 r  Y[11]_i_146/O
                         net (fo=2, routed)           0.542     8.440    Y[11]_i_146_n_0
    SLICE_X2Y134         LUT4 (Prop_lut4_I3_O)        0.268     8.708 r  Y[11]_i_150/O
                         net (fo=1, routed)           0.000     8.708    Y[11]_i_150_n_0
    SLICE_X2Y134         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     9.022 r  Y_reg[11]_i_126/CO[3]
                         net (fo=1, routed)           0.000     9.022    Y_reg[11]_i_126_n_0
    SLICE_X2Y135         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     9.200 r  Y_reg[15]_i_161/O[0]
                         net (fo=2, routed)           0.823    10.023    Y1[11]
    SLICE_X2Y130         LUT2 (Prop_lut2_I0_O)        0.238    10.261 r  Y[11]_i_127/O
                         net (fo=1, routed)           0.000    10.261    Y[11]_i_127_n_0
    SLICE_X2Y130         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    10.575 r  Y_reg[11]_i_118/CO[3]
                         net (fo=1, routed)           0.000    10.575    Y_reg[11]_i_118_n_0
    SLICE_X2Y131         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    10.832 r  Y_reg[15]_i_150/O[1]
                         net (fo=1, routed)           0.442    11.274    Y_reg[15]_i_150_n_6
    SLICE_X1Y130         LUT2 (Prop_lut2_I1_O)        0.245    11.519 r  Y[15]_i_117/O
                         net (fo=1, routed)           0.000    11.519    Y[15]_i_117_n_0
    SLICE_X1Y130         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.530    12.049 r  Y_reg[15]_i_103/O[3]
                         net (fo=1, routed)           0.453    12.503    Y_reg[15]_i_103_n_4
    SLICE_X1Y125         LUT2 (Prop_lut2_I1_O)        0.257    12.760 r  Y[15]_i_68/O
                         net (fo=1, routed)           0.000    12.760    Y[15]_i_68_n_0
    SLICE_X1Y125         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    13.092 r  Y_reg[15]_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.092    Y_reg[15]_i_56_n_0
    SLICE_X1Y126         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    13.272 r  Y_reg[17]_i_41/O[0]
                         net (fo=1, routed)           0.795    14.067    Y_reg[17]_i_41_n_7
    SLICE_X0Y121         LUT2 (Prop_lut2_I1_O)        0.249    14.316 r  Y[17]_i_20/O
                         net (fo=1, routed)           0.000    14.316    Y[17]_i_20_n_0
    SLICE_X0Y121         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207    14.523 r  Y_reg[17]_i_10/O[0]
                         net (fo=1, routed)           0.488    15.011    Y_reg[17]_i_10_n_7
    SLICE_X1Y121         LUT2 (Prop_lut2_I1_O)        0.249    15.260 r  Y[17]_i_5/O
                         net (fo=1, routed)           0.000    15.260    Y[17]_i_5_n_0
    SLICE_X1Y121         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207    15.467 r  Y_reg[17]_i_2/O[0]
                         net (fo=1, routed)           0.000    15.467    Y0[16]
    SLICE_X1Y121         FDRE                                         r  Y_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    L22                                               0.000    15.000 r  CLK (IN)
                         net (fo=0)                   0.000    15.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762    15.762 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734    17.496    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.573 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.449    19.022    CLK_IBUF_BUFG
    SLICE_X1Y121         FDRE                                         r  Y_reg[16]/C
                         clock pessimism              0.294    19.315    
                         clock uncertainty           -0.035    19.280    
    SLICE_X1Y121         FDRE (Setup_fdre_C_D)        0.059    19.339    Y_reg[16]
  -------------------------------------------------------------------
                         required time                         19.339    
                         arrival time                         -15.467    
  -------------------------------------------------------------------
                         slack                                  3.872    

Slack (MET) :             4.200ns  (required time - arrival time)
  Source:                 Xn_reg[5][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            Y_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        10.784ns  (logic 5.264ns (48.815%)  route 5.520ns (51.185%))
  Logic Levels:           19  (CARRY4=10 LUT2=5 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.024ns = ( 19.024 - 15.000 ) 
    Source Clock Delay      (SCD):    4.357ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.557     4.357    CLK_IBUF_BUFG
    SLICE_X5Y132         FDRE                                         r  Xn_reg[5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y132         FDRE (Prop_fdre_C_Q)         0.379     4.736 r  Xn_reg[5][2]/Q
                         net (fo=17, routed)          0.991     5.727    Xn_reg_n_0_[5][2]
    SLICE_X0Y133         LUT6 (Prop_lut6_I1_O)        0.105     5.832 r  Y[11]_i_172/O
                         net (fo=2, routed)           0.496     6.328    Y[11]_i_172_n_0
    SLICE_X1Y133         LUT6 (Prop_lut6_I0_O)        0.105     6.433 r  Y[11]_i_176/O
                         net (fo=1, routed)           0.000     6.433    Y[11]_i_176_n_0
    SLICE_X1Y133         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.890 r  Y_reg[11]_i_160/CO[3]
                         net (fo=1, routed)           0.000     6.890    Y_reg[11]_i_160_n_0
    SLICE_X1Y134         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.155 r  Y_reg[15]_i_205/O[1]
                         net (fo=2, routed)           0.471     7.626    Y_reg[15]_i_205_n_6
    SLICE_X2Y134         LUT3 (Prop_lut3_I2_O)        0.272     7.898 r  Y[11]_i_146/O
                         net (fo=2, routed)           0.542     8.440    Y[11]_i_146_n_0
    SLICE_X2Y134         LUT4 (Prop_lut4_I3_O)        0.268     8.708 r  Y[11]_i_150/O
                         net (fo=1, routed)           0.000     8.708    Y[11]_i_150_n_0
    SLICE_X2Y134         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     9.022 r  Y_reg[11]_i_126/CO[3]
                         net (fo=1, routed)           0.000     9.022    Y_reg[11]_i_126_n_0
    SLICE_X2Y135         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     9.200 r  Y_reg[15]_i_161/O[0]
                         net (fo=2, routed)           0.823    10.023    Y1[11]
    SLICE_X2Y130         LUT2 (Prop_lut2_I0_O)        0.238    10.261 r  Y[11]_i_127/O
                         net (fo=1, routed)           0.000    10.261    Y[11]_i_127_n_0
    SLICE_X2Y130         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    10.575 r  Y_reg[11]_i_118/CO[3]
                         net (fo=1, routed)           0.000    10.575    Y_reg[11]_i_118_n_0
    SLICE_X2Y131         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    10.832 r  Y_reg[15]_i_150/O[1]
                         net (fo=1, routed)           0.442    11.274    Y_reg[15]_i_150_n_6
    SLICE_X1Y130         LUT2 (Prop_lut2_I1_O)        0.245    11.519 r  Y[15]_i_117/O
                         net (fo=1, routed)           0.000    11.519    Y[15]_i_117_n_0
    SLICE_X1Y130         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.187    11.706 r  Y_reg[15]_i_103/O[1]
                         net (fo=1, routed)           0.668    12.375    Y_reg[15]_i_103_n_6
    SLICE_X1Y125         LUT2 (Prop_lut2_I1_O)        0.250    12.625 r  Y[15]_i_70/O
                         net (fo=1, routed)           0.000    12.625    Y[15]_i_70_n_0
    SLICE_X1Y125         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.187    12.812 r  Y_reg[15]_i_56/O[1]
                         net (fo=1, routed)           0.577    13.388    Y_reg[15]_i_56_n_6
    SLICE_X0Y120         LUT2 (Prop_lut2_I1_O)        0.250    13.638 r  Y[15]_i_23/O
                         net (fo=1, routed)           0.000    13.638    Y[15]_i_23_n_0
    SLICE_X0Y120         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.530    14.168 r  Y_reg[15]_i_15/O[3]
                         net (fo=1, routed)           0.510    14.678    Y_reg[15]_i_15_n_4
    SLICE_X1Y120         LUT2 (Prop_lut2_I1_O)        0.257    14.935 r  Y[15]_i_3/O
                         net (fo=1, routed)           0.000    14.935    Y[15]_i_3_n_0
    SLICE_X1Y120         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.206    15.141 r  Y_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000    15.141    Y0[15]
    SLICE_X1Y120         FDRE                                         r  Y_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    L22                                               0.000    15.000 r  CLK (IN)
                         net (fo=0)                   0.000    15.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762    15.762 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734    17.496    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.573 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.451    19.024    CLK_IBUF_BUFG
    SLICE_X1Y120         FDRE                                         r  Y_reg[15]/C
                         clock pessimism              0.294    19.317    
                         clock uncertainty           -0.035    19.282    
    SLICE_X1Y120         FDRE (Setup_fdre_C_D)        0.059    19.341    Y_reg[15]
  -------------------------------------------------------------------
                         required time                         19.341    
                         arrival time                         -15.141    
  -------------------------------------------------------------------
                         slack                                  4.200    

Slack (MET) :             4.444ns  (required time - arrival time)
  Source:                 Xn_reg[5][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            Y_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        10.540ns  (logic 5.212ns (49.452%)  route 5.328ns (50.548%))
  Logic Levels:           19  (CARRY4=10 LUT2=5 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.024ns = ( 19.024 - 15.000 ) 
    Source Clock Delay      (SCD):    4.357ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.557     4.357    CLK_IBUF_BUFG
    SLICE_X5Y132         FDRE                                         r  Xn_reg[5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y132         FDRE (Prop_fdre_C_Q)         0.379     4.736 r  Xn_reg[5][2]/Q
                         net (fo=17, routed)          0.991     5.727    Xn_reg_n_0_[5][2]
    SLICE_X0Y133         LUT6 (Prop_lut6_I1_O)        0.105     5.832 r  Y[11]_i_172/O
                         net (fo=2, routed)           0.496     6.328    Y[11]_i_172_n_0
    SLICE_X1Y133         LUT6 (Prop_lut6_I0_O)        0.105     6.433 r  Y[11]_i_176/O
                         net (fo=1, routed)           0.000     6.433    Y[11]_i_176_n_0
    SLICE_X1Y133         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.890 r  Y_reg[11]_i_160/CO[3]
                         net (fo=1, routed)           0.000     6.890    Y_reg[11]_i_160_n_0
    SLICE_X1Y134         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.155 r  Y_reg[15]_i_205/O[1]
                         net (fo=2, routed)           0.471     7.626    Y_reg[15]_i_205_n_6
    SLICE_X2Y134         LUT3 (Prop_lut3_I2_O)        0.272     7.898 r  Y[11]_i_146/O
                         net (fo=2, routed)           0.542     8.440    Y[11]_i_146_n_0
    SLICE_X2Y134         LUT4 (Prop_lut4_I3_O)        0.268     8.708 r  Y[11]_i_150/O
                         net (fo=1, routed)           0.000     8.708    Y[11]_i_150_n_0
    SLICE_X2Y134         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     9.022 r  Y_reg[11]_i_126/CO[3]
                         net (fo=1, routed)           0.000     9.022    Y_reg[11]_i_126_n_0
    SLICE_X2Y135         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     9.200 r  Y_reg[15]_i_161/O[0]
                         net (fo=2, routed)           0.823    10.023    Y1[11]
    SLICE_X2Y130         LUT2 (Prop_lut2_I0_O)        0.238    10.261 r  Y[11]_i_127/O
                         net (fo=1, routed)           0.000    10.261    Y[11]_i_127_n_0
    SLICE_X2Y130         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    10.575 r  Y_reg[11]_i_118/CO[3]
                         net (fo=1, routed)           0.000    10.575    Y_reg[11]_i_118_n_0
    SLICE_X2Y131         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    10.832 r  Y_reg[15]_i_150/O[1]
                         net (fo=1, routed)           0.442    11.274    Y_reg[15]_i_150_n_6
    SLICE_X1Y130         LUT2 (Prop_lut2_I1_O)        0.245    11.519 r  Y[15]_i_117/O
                         net (fo=1, routed)           0.000    11.519    Y[15]_i_117_n_0
    SLICE_X1Y130         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.187    11.706 r  Y_reg[15]_i_103/O[1]
                         net (fo=1, routed)           0.668    12.375    Y_reg[15]_i_103_n_6
    SLICE_X1Y125         LUT2 (Prop_lut2_I1_O)        0.250    12.625 r  Y[15]_i_70/O
                         net (fo=1, routed)           0.000    12.625    Y[15]_i_70_n_0
    SLICE_X1Y125         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.187    12.812 r  Y_reg[15]_i_56/O[1]
                         net (fo=1, routed)           0.577    13.388    Y_reg[15]_i_56_n_6
    SLICE_X0Y120         LUT2 (Prop_lut2_I1_O)        0.250    13.638 r  Y[15]_i_23/O
                         net (fo=1, routed)           0.000    13.638    Y[15]_i_23_n_0
    SLICE_X0Y120         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481    14.119 r  Y_reg[15]_i_15/O[2]
                         net (fo=1, routed)           0.318    14.437    Y_reg[15]_i_15_n_5
    SLICE_X1Y120         LUT2 (Prop_lut2_I1_O)        0.253    14.690 r  Y[15]_i_4/O
                         net (fo=1, routed)           0.000    14.690    Y[15]_i_4_n_0
    SLICE_X1Y120         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.207    14.897 r  Y_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000    14.897    Y0[14]
    SLICE_X1Y120         FDRE                                         r  Y_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    L22                                               0.000    15.000 r  CLK (IN)
                         net (fo=0)                   0.000    15.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762    15.762 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734    17.496    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.573 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.451    19.024    CLK_IBUF_BUFG
    SLICE_X1Y120         FDRE                                         r  Y_reg[14]/C
                         clock pessimism              0.294    19.317    
                         clock uncertainty           -0.035    19.282    
    SLICE_X1Y120         FDRE (Setup_fdre_C_D)        0.059    19.341    Y_reg[14]
  -------------------------------------------------------------------
                         required time                         19.341    
                         arrival time                         -14.897    
  -------------------------------------------------------------------
                         slack                                  4.444    

Slack (MET) :             4.748ns  (required time - arrival time)
  Source:                 Xn_reg[4][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            Y_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        10.243ns  (logic 5.037ns (49.177%)  route 5.206ns (50.823%))
  Logic Levels:           17  (CARRY4=10 LUT2=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.024ns = ( 19.024 - 15.000 ) 
    Source Clock Delay      (SCD):    4.350ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.550     4.350    CLK_IBUF_BUFG
    SLICE_X1Y125         FDRE                                         r  Xn_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.379     4.729 r  Xn_reg[4][1]/Q
                         net (fo=19, routed)          1.237     5.966    Xn_reg[4]__0[1]
    SLICE_X6Y130         LUT6 (Prop_lut6_I3_O)        0.105     6.071 r  Y[3]_i_49/O
                         net (fo=1, routed)           0.400     6.471    Y[3]_i_49_n_0
    SLICE_X4Y130         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318     6.789 r  Y_reg[3]_i_44/CO[3]
                         net (fo=1, routed)           0.000     6.789    Y_reg[3]_i_44_n_0
    SLICE_X4Y131         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.054 r  Y_reg[11]_i_124/O[1]
                         net (fo=2, routed)           0.801     7.855    Y_reg[11]_i_124_n_6
    SLICE_X3Y127         LUT2 (Prop_lut2_I1_O)        0.272     8.127 r  Y[7]_i_46/O
                         net (fo=2, routed)           0.329     8.456    Y[7]_i_46_n_0
    SLICE_X3Y127         LUT5 (Prop_lut5_I4_O)        0.268     8.724 r  Y[7]_i_49/O
                         net (fo=1, routed)           0.000     8.724    Y[7]_i_49_n_0
    SLICE_X3Y127         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     9.056 r  Y_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000     9.056    Y_reg[7]_i_41_n_0
    SLICE_X3Y128         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     9.237 r  Y_reg[11]_i_90/O[0]
                         net (fo=2, routed)           0.526     9.763    Y2[7]
    SLICE_X1Y128         LUT2 (Prop_lut2_I0_O)        0.249    10.012 r  Y[7]_i_42/O
                         net (fo=1, routed)           0.000    10.012    Y[7]_i_42_n_0
    SLICE_X1Y128         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    10.344 r  Y_reg[7]_i_40/CO[3]
                         net (fo=1, routed)           0.000    10.344    Y_reg[7]_i_40_n_0
    SLICE_X1Y129         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    10.609 r  Y_reg[11]_i_82/O[1]
                         net (fo=1, routed)           0.570    11.178    Y_reg[11]_i_82_n_6
    SLICE_X1Y124         LUT2 (Prop_lut2_I1_O)        0.250    11.428 r  Y[11]_i_57/O
                         net (fo=1, routed)           0.000    11.428    Y[11]_i_57_n_0
    SLICE_X1Y124         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.187    11.615 r  Y_reg[11]_i_46/O[1]
                         net (fo=1, routed)           0.834    12.449    Y_reg[11]_i_46_n_6
    SLICE_X0Y119         LUT2 (Prop_lut2_I1_O)        0.250    12.699 r  Y[11]_i_21/O
                         net (fo=1, routed)           0.000    12.699    Y[11]_i_21_n_0
    SLICE_X0Y119         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.530    13.229 r  Y_reg[11]_i_15/O[3]
                         net (fo=1, routed)           0.510    13.739    Y_reg[11]_i_15_n_4
    SLICE_X1Y119         LUT2 (Prop_lut2_I1_O)        0.257    13.996 r  Y[11]_i_3/O
                         net (fo=1, routed)           0.000    13.996    Y[11]_i_3_n_0
    SLICE_X1Y119         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    14.328 r  Y_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.328    Y_reg[11]_i_1_n_0
    SLICE_X1Y120         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    14.593 r  Y_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.593    Y0[13]
    SLICE_X1Y120         FDRE                                         r  Y_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    L22                                               0.000    15.000 r  CLK (IN)
                         net (fo=0)                   0.000    15.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762    15.762 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734    17.496    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.573 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.451    19.024    CLK_IBUF_BUFG
    SLICE_X1Y120         FDRE                                         r  Y_reg[13]/C
                         clock pessimism              0.294    19.317    
                         clock uncertainty           -0.035    19.282    
    SLICE_X1Y120         FDRE (Setup_fdre_C_D)        0.059    19.341    Y_reg[13]
  -------------------------------------------------------------------
                         required time                         19.341    
                         arrival time                         -14.593    
  -------------------------------------------------------------------
                         slack                                  4.748    

Slack (MET) :             4.832ns  (required time - arrival time)
  Source:                 Xn_reg[4][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            Y_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        10.159ns  (logic 4.953ns (48.757%)  route 5.206ns (51.243%))
  Logic Levels:           17  (CARRY4=10 LUT2=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.024ns = ( 19.024 - 15.000 ) 
    Source Clock Delay      (SCD):    4.350ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.550     4.350    CLK_IBUF_BUFG
    SLICE_X1Y125         FDRE                                         r  Xn_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.379     4.729 r  Xn_reg[4][1]/Q
                         net (fo=19, routed)          1.237     5.966    Xn_reg[4]__0[1]
    SLICE_X6Y130         LUT6 (Prop_lut6_I3_O)        0.105     6.071 r  Y[3]_i_49/O
                         net (fo=1, routed)           0.400     6.471    Y[3]_i_49_n_0
    SLICE_X4Y130         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318     6.789 r  Y_reg[3]_i_44/CO[3]
                         net (fo=1, routed)           0.000     6.789    Y_reg[3]_i_44_n_0
    SLICE_X4Y131         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.054 r  Y_reg[11]_i_124/O[1]
                         net (fo=2, routed)           0.801     7.855    Y_reg[11]_i_124_n_6
    SLICE_X3Y127         LUT2 (Prop_lut2_I1_O)        0.272     8.127 r  Y[7]_i_46/O
                         net (fo=2, routed)           0.329     8.456    Y[7]_i_46_n_0
    SLICE_X3Y127         LUT5 (Prop_lut5_I4_O)        0.268     8.724 r  Y[7]_i_49/O
                         net (fo=1, routed)           0.000     8.724    Y[7]_i_49_n_0
    SLICE_X3Y127         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     9.056 r  Y_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000     9.056    Y_reg[7]_i_41_n_0
    SLICE_X3Y128         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     9.237 r  Y_reg[11]_i_90/O[0]
                         net (fo=2, routed)           0.526     9.763    Y2[7]
    SLICE_X1Y128         LUT2 (Prop_lut2_I0_O)        0.249    10.012 r  Y[7]_i_42/O
                         net (fo=1, routed)           0.000    10.012    Y[7]_i_42_n_0
    SLICE_X1Y128         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    10.344 r  Y_reg[7]_i_40/CO[3]
                         net (fo=1, routed)           0.000    10.344    Y_reg[7]_i_40_n_0
    SLICE_X1Y129         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    10.609 r  Y_reg[11]_i_82/O[1]
                         net (fo=1, routed)           0.570    11.178    Y_reg[11]_i_82_n_6
    SLICE_X1Y124         LUT2 (Prop_lut2_I1_O)        0.250    11.428 r  Y[11]_i_57/O
                         net (fo=1, routed)           0.000    11.428    Y[11]_i_57_n_0
    SLICE_X1Y124         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.187    11.615 r  Y_reg[11]_i_46/O[1]
                         net (fo=1, routed)           0.834    12.449    Y_reg[11]_i_46_n_6
    SLICE_X0Y119         LUT2 (Prop_lut2_I1_O)        0.250    12.699 r  Y[11]_i_21/O
                         net (fo=1, routed)           0.000    12.699    Y[11]_i_21_n_0
    SLICE_X0Y119         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.530    13.229 r  Y_reg[11]_i_15/O[3]
                         net (fo=1, routed)           0.510    13.739    Y_reg[11]_i_15_n_4
    SLICE_X1Y119         LUT2 (Prop_lut2_I1_O)        0.257    13.996 r  Y[11]_i_3/O
                         net (fo=1, routed)           0.000    13.996    Y[11]_i_3_n_0
    SLICE_X1Y119         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    14.328 r  Y_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.328    Y_reg[11]_i_1_n_0
    SLICE_X1Y120         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181    14.509 r  Y_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000    14.509    Y0[12]
    SLICE_X1Y120         FDRE                                         r  Y_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    L22                                               0.000    15.000 r  CLK (IN)
                         net (fo=0)                   0.000    15.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762    15.762 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734    17.496    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.573 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.451    19.024    CLK_IBUF_BUFG
    SLICE_X1Y120         FDRE                                         r  Y_reg[12]/C
                         clock pessimism              0.294    19.317    
                         clock uncertainty           -0.035    19.282    
    SLICE_X1Y120         FDRE (Setup_fdre_C_D)        0.059    19.341    Y_reg[12]
  -------------------------------------------------------------------
                         required time                         19.341    
                         arrival time                         -14.509    
  -------------------------------------------------------------------
                         slack                                  4.832    

Slack (MET) :             5.140ns  (required time - arrival time)
  Source:                 Xn_reg[4][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            Y_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        9.852ns  (logic 4.646ns (47.160%)  route 5.206ns (52.840%))
  Logic Levels:           16  (CARRY4=9 LUT2=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.025ns = ( 19.025 - 15.000 ) 
    Source Clock Delay      (SCD):    4.350ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.550     4.350    CLK_IBUF_BUFG
    SLICE_X1Y125         FDRE                                         r  Xn_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.379     4.729 r  Xn_reg[4][1]/Q
                         net (fo=19, routed)          1.237     5.966    Xn_reg[4]__0[1]
    SLICE_X6Y130         LUT6 (Prop_lut6_I3_O)        0.105     6.071 r  Y[3]_i_49/O
                         net (fo=1, routed)           0.400     6.471    Y[3]_i_49_n_0
    SLICE_X4Y130         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318     6.789 r  Y_reg[3]_i_44/CO[3]
                         net (fo=1, routed)           0.000     6.789    Y_reg[3]_i_44_n_0
    SLICE_X4Y131         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.054 r  Y_reg[11]_i_124/O[1]
                         net (fo=2, routed)           0.801     7.855    Y_reg[11]_i_124_n_6
    SLICE_X3Y127         LUT2 (Prop_lut2_I1_O)        0.272     8.127 r  Y[7]_i_46/O
                         net (fo=2, routed)           0.329     8.456    Y[7]_i_46_n_0
    SLICE_X3Y127         LUT5 (Prop_lut5_I4_O)        0.268     8.724 r  Y[7]_i_49/O
                         net (fo=1, routed)           0.000     8.724    Y[7]_i_49_n_0
    SLICE_X3Y127         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     9.056 r  Y_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000     9.056    Y_reg[7]_i_41_n_0
    SLICE_X3Y128         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     9.237 r  Y_reg[11]_i_90/O[0]
                         net (fo=2, routed)           0.526     9.763    Y2[7]
    SLICE_X1Y128         LUT2 (Prop_lut2_I0_O)        0.249    10.012 r  Y[7]_i_42/O
                         net (fo=1, routed)           0.000    10.012    Y[7]_i_42_n_0
    SLICE_X1Y128         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    10.344 r  Y_reg[7]_i_40/CO[3]
                         net (fo=1, routed)           0.000    10.344    Y_reg[7]_i_40_n_0
    SLICE_X1Y129         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    10.609 r  Y_reg[11]_i_82/O[1]
                         net (fo=1, routed)           0.570    11.178    Y_reg[11]_i_82_n_6
    SLICE_X1Y124         LUT2 (Prop_lut2_I1_O)        0.250    11.428 r  Y[11]_i_57/O
                         net (fo=1, routed)           0.000    11.428    Y[11]_i_57_n_0
    SLICE_X1Y124         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.187    11.615 r  Y_reg[11]_i_46/O[1]
                         net (fo=1, routed)           0.834    12.449    Y_reg[11]_i_46_n_6
    SLICE_X0Y119         LUT2 (Prop_lut2_I1_O)        0.250    12.699 r  Y[11]_i_21/O
                         net (fo=1, routed)           0.000    12.699    Y[11]_i_21_n_0
    SLICE_X0Y119         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.530    13.229 r  Y_reg[11]_i_15/O[3]
                         net (fo=1, routed)           0.510    13.739    Y_reg[11]_i_15_n_4
    SLICE_X1Y119         LUT2 (Prop_lut2_I1_O)        0.257    13.996 r  Y[11]_i_3/O
                         net (fo=1, routed)           0.000    13.996    Y[11]_i_3_n_0
    SLICE_X1Y119         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.206    14.202 r  Y_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    14.202    Y0[11]
    SLICE_X1Y119         FDRE                                         r  Y_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    L22                                               0.000    15.000 r  CLK (IN)
                         net (fo=0)                   0.000    15.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762    15.762 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734    17.496    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.573 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.452    19.025    CLK_IBUF_BUFG
    SLICE_X1Y119         FDRE                                         r  Y_reg[11]/C
                         clock pessimism              0.294    19.318    
                         clock uncertainty           -0.035    19.283    
    SLICE_X1Y119         FDRE (Setup_fdre_C_D)        0.059    19.342    Y_reg[11]
  -------------------------------------------------------------------
                         required time                         19.342    
                         arrival time                         -14.202    
  -------------------------------------------------------------------
                         slack                                  5.140    

Slack (MET) :             5.384ns  (required time - arrival time)
  Source:                 Xn_reg[4][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            Y_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        9.607ns  (logic 4.594ns (47.817%)  route 5.013ns (52.183%))
  Logic Levels:           16  (CARRY4=9 LUT2=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.025ns = ( 19.025 - 15.000 ) 
    Source Clock Delay      (SCD):    4.350ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.550     4.350    CLK_IBUF_BUFG
    SLICE_X1Y125         FDRE                                         r  Xn_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.379     4.729 r  Xn_reg[4][1]/Q
                         net (fo=19, routed)          1.237     5.966    Xn_reg[4]__0[1]
    SLICE_X6Y130         LUT6 (Prop_lut6_I3_O)        0.105     6.071 r  Y[3]_i_49/O
                         net (fo=1, routed)           0.400     6.471    Y[3]_i_49_n_0
    SLICE_X4Y130         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318     6.789 r  Y_reg[3]_i_44/CO[3]
                         net (fo=1, routed)           0.000     6.789    Y_reg[3]_i_44_n_0
    SLICE_X4Y131         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.054 r  Y_reg[11]_i_124/O[1]
                         net (fo=2, routed)           0.801     7.855    Y_reg[11]_i_124_n_6
    SLICE_X3Y127         LUT2 (Prop_lut2_I1_O)        0.272     8.127 r  Y[7]_i_46/O
                         net (fo=2, routed)           0.329     8.456    Y[7]_i_46_n_0
    SLICE_X3Y127         LUT5 (Prop_lut5_I4_O)        0.268     8.724 r  Y[7]_i_49/O
                         net (fo=1, routed)           0.000     8.724    Y[7]_i_49_n_0
    SLICE_X3Y127         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     9.056 r  Y_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000     9.056    Y_reg[7]_i_41_n_0
    SLICE_X3Y128         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     9.237 r  Y_reg[11]_i_90/O[0]
                         net (fo=2, routed)           0.526     9.763    Y2[7]
    SLICE_X1Y128         LUT2 (Prop_lut2_I0_O)        0.249    10.012 r  Y[7]_i_42/O
                         net (fo=1, routed)           0.000    10.012    Y[7]_i_42_n_0
    SLICE_X1Y128         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    10.344 r  Y_reg[7]_i_40/CO[3]
                         net (fo=1, routed)           0.000    10.344    Y_reg[7]_i_40_n_0
    SLICE_X1Y129         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    10.609 r  Y_reg[11]_i_82/O[1]
                         net (fo=1, routed)           0.570    11.178    Y_reg[11]_i_82_n_6
    SLICE_X1Y124         LUT2 (Prop_lut2_I1_O)        0.250    11.428 r  Y[11]_i_57/O
                         net (fo=1, routed)           0.000    11.428    Y[11]_i_57_n_0
    SLICE_X1Y124         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.187    11.615 r  Y_reg[11]_i_46/O[1]
                         net (fo=1, routed)           0.834    12.449    Y_reg[11]_i_46_n_6
    SLICE_X0Y119         LUT2 (Prop_lut2_I1_O)        0.250    12.699 r  Y[11]_i_21/O
                         net (fo=1, routed)           0.000    12.699    Y[11]_i_21_n_0
    SLICE_X0Y119         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481    13.180 r  Y_reg[11]_i_15/O[2]
                         net (fo=1, routed)           0.318    13.498    Y_reg[11]_i_15_n_5
    SLICE_X1Y119         LUT2 (Prop_lut2_I1_O)        0.253    13.751 r  Y[11]_i_4/O
                         net (fo=1, routed)           0.000    13.751    Y[11]_i_4_n_0
    SLICE_X1Y119         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.207    13.958 r  Y_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000    13.958    Y0[10]
    SLICE_X1Y119         FDRE                                         r  Y_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    L22                                               0.000    15.000 r  CLK (IN)
                         net (fo=0)                   0.000    15.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762    15.762 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734    17.496    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.573 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.452    19.025    CLK_IBUF_BUFG
    SLICE_X1Y119         FDRE                                         r  Y_reg[10]/C
                         clock pessimism              0.294    19.318    
                         clock uncertainty           -0.035    19.283    
    SLICE_X1Y119         FDRE (Setup_fdre_C_D)        0.059    19.342    Y_reg[10]
  -------------------------------------------------------------------
                         required time                         19.342    
                         arrival time                         -13.958    
  -------------------------------------------------------------------
                         slack                                  5.384    

Slack (MET) :             5.757ns  (required time - arrival time)
  Source:                 Xn_reg[4][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            Y_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        9.235ns  (logic 4.277ns (46.314%)  route 4.958ns (53.686%))
  Logic Levels:           16  (CARRY4=9 LUT2=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.025ns = ( 19.025 - 15.000 ) 
    Source Clock Delay      (SCD):    4.350ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.550     4.350    CLK_IBUF_BUFG
    SLICE_X1Y125         FDRE                                         r  Xn_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.379     4.729 r  Xn_reg[4][1]/Q
                         net (fo=19, routed)          1.237     5.966    Xn_reg[4]__0[1]
    SLICE_X6Y130         LUT6 (Prop_lut6_I3_O)        0.105     6.071 r  Y[3]_i_49/O
                         net (fo=1, routed)           0.400     6.471    Y[3]_i_49_n_0
    SLICE_X4Y130         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318     6.789 r  Y_reg[3]_i_44/CO[3]
                         net (fo=1, routed)           0.000     6.789    Y_reg[3]_i_44_n_0
    SLICE_X4Y131         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.054 r  Y_reg[11]_i_124/O[1]
                         net (fo=2, routed)           0.801     7.855    Y_reg[11]_i_124_n_6
    SLICE_X3Y127         LUT2 (Prop_lut2_I1_O)        0.272     8.127 r  Y[7]_i_46/O
                         net (fo=2, routed)           0.329     8.456    Y[7]_i_46_n_0
    SLICE_X3Y127         LUT5 (Prop_lut5_I4_O)        0.268     8.724 r  Y[7]_i_49/O
                         net (fo=1, routed)           0.000     8.724    Y[7]_i_49_n_0
    SLICE_X3Y127         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     9.056 r  Y_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000     9.056    Y_reg[7]_i_41_n_0
    SLICE_X3Y128         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     9.237 r  Y_reg[11]_i_90/O[0]
                         net (fo=2, routed)           0.526     9.763    Y2[7]
    SLICE_X1Y128         LUT2 (Prop_lut2_I0_O)        0.249    10.012 r  Y[7]_i_42/O
                         net (fo=1, routed)           0.000    10.012    Y[7]_i_42_n_0
    SLICE_X1Y128         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    10.344 r  Y_reg[7]_i_40/CO[3]
                         net (fo=1, routed)           0.000    10.344    Y_reg[7]_i_40_n_0
    SLICE_X1Y129         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    10.609 r  Y_reg[11]_i_82/O[1]
                         net (fo=1, routed)           0.570    11.178    Y_reg[11]_i_82_n_6
    SLICE_X1Y124         LUT2 (Prop_lut2_I1_O)        0.250    11.428 r  Y[11]_i_57/O
                         net (fo=1, routed)           0.000    11.428    Y[11]_i_57_n_0
    SLICE_X1Y124         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.187    11.615 r  Y_reg[11]_i_46/O[1]
                         net (fo=1, routed)           0.834    12.449    Y_reg[11]_i_46_n_6
    SLICE_X0Y119         LUT2 (Prop_lut2_I1_O)        0.250    12.699 r  Y[11]_i_21/O
                         net (fo=1, routed)           0.000    12.699    Y[11]_i_21_n_0
    SLICE_X0Y119         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.187    12.886 r  Y_reg[11]_i_15/O[1]
                         net (fo=1, routed)           0.262    13.148    Y_reg[11]_i_15_n_6
    SLICE_X1Y119         LUT2 (Prop_lut2_I1_O)        0.250    13.398 r  Y[11]_i_5/O
                         net (fo=1, routed)           0.000    13.398    Y[11]_i_5_n_0
    SLICE_X1Y119         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.187    13.585 r  Y_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.585    Y0[9]
    SLICE_X1Y119         FDRE                                         r  Y_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    L22                                               0.000    15.000 r  CLK (IN)
                         net (fo=0)                   0.000    15.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762    15.762 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734    17.496    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.573 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.452    19.025    CLK_IBUF_BUFG
    SLICE_X1Y119         FDRE                                         r  Y_reg[9]/C
                         clock pessimism              0.294    19.318    
                         clock uncertainty           -0.035    19.283    
    SLICE_X1Y119         FDRE (Setup_fdre_C_D)        0.059    19.342    Y_reg[9]
  -------------------------------------------------------------------
                         required time                         19.342    
                         arrival time                         -13.585    
  -------------------------------------------------------------------
                         slack                                  5.757    

Slack (MET) :             5.945ns  (required time - arrival time)
  Source:                 Xn_reg[5][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            Y_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        9.039ns  (logic 4.186ns (46.309%)  route 4.853ns (53.691%))
  Logic Levels:           16  (CARRY4=8 LUT2=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.025ns = ( 19.025 - 15.000 ) 
    Source Clock Delay      (SCD):    4.357ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.557     4.357    CLK_IBUF_BUFG
    SLICE_X5Y132         FDRE                                         r  Xn_reg[5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y132         FDRE (Prop_fdre_C_Q)         0.379     4.736 r  Xn_reg[5][2]/Q
                         net (fo=17, routed)          0.991     5.727    Xn_reg_n_0_[5][2]
    SLICE_X0Y133         LUT6 (Prop_lut6_I1_O)        0.105     5.832 r  Y[11]_i_172/O
                         net (fo=2, routed)           0.496     6.328    Y[11]_i_172_n_0
    SLICE_X1Y133         LUT6 (Prop_lut6_I0_O)        0.105     6.433 r  Y[11]_i_176/O
                         net (fo=1, routed)           0.000     6.433    Y[11]_i_176_n_0
    SLICE_X1Y133         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.187     6.620 r  Y_reg[11]_i_160/O[1]
                         net (fo=2, routed)           0.485     7.105    Y_reg[11]_i_160_n_6
    SLICE_X2Y133         LUT4 (Prop_lut4_I1_O)        0.250     7.355 r  Y[7]_i_63/O
                         net (fo=1, routed)           0.000     7.355    Y[7]_i_63_n_0
    SLICE_X2Y133         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.207     7.562 r  Y_reg[7]_i_54/O[2]
                         net (fo=2, routed)           0.702     8.264    Y1[5]
    SLICE_X2Y129         LUT2 (Prop_lut2_I0_O)        0.244     8.508 r  Y[7]_i_57/O
                         net (fo=1, routed)           0.000     8.508    Y[7]_i_57_n_0
    SLICE_X2Y129         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.480     8.988 r  Y_reg[7]_i_53/O[2]
                         net (fo=1, routed)           0.336     9.324    Y_reg[7]_i_53_n_5
    SLICE_X1Y128         LUT2 (Prop_lut2_I1_O)        0.244     9.568 r  Y[7]_i_43/O
                         net (fo=1, routed)           0.000     9.568    Y[7]_i_43_n_0
    SLICE_X1Y128         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.207     9.775 r  Y_reg[7]_i_40/O[2]
                         net (fo=1, routed)           0.627    10.403    Y_reg[7]_i_40_n_5
    SLICE_X1Y123         LUT2 (Prop_lut2_I1_O)        0.253    10.656 r  Y[7]_i_30/O
                         net (fo=1, routed)           0.000    10.656    Y[7]_i_30_n_0
    SLICE_X1Y123         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.207    10.863 r  Y_reg[7]_i_27/O[2]
                         net (fo=1, routed)           0.706    11.569    Y_reg[7]_i_27_n_5
    SLICE_X0Y118         LUT2 (Prop_lut2_I1_O)        0.253    11.822 r  Y[7]_i_17/O
                         net (fo=1, routed)           0.000    11.822    Y[7]_i_17_n_0
    SLICE_X0Y118         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.295    12.117 r  Y_reg[7]_i_14/O[3]
                         net (fo=1, routed)           0.510    12.627    Y_reg[7]_i_14_n_4
    SLICE_X1Y118         LUT2 (Prop_lut2_I1_O)        0.257    12.884 r  Y[7]_i_3/O
                         net (fo=1, routed)           0.000    12.884    Y[7]_i_3_n_0
    SLICE_X1Y118         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    13.216 r  Y_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.216    Y_reg[7]_i_1_n_0
    SLICE_X1Y119         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181    13.397 r  Y_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000    13.397    Y0[8]
    SLICE_X1Y119         FDRE                                         r  Y_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    L22                                               0.000    15.000 r  CLK (IN)
                         net (fo=0)                   0.000    15.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762    15.762 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734    17.496    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.573 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.452    19.025    CLK_IBUF_BUFG
    SLICE_X1Y119         FDRE                                         r  Y_reg[8]/C
                         clock pessimism              0.294    19.318    
                         clock uncertainty           -0.035    19.283    
    SLICE_X1Y119         FDRE (Setup_fdre_C_D)        0.059    19.342    Y_reg[8]
  -------------------------------------------------------------------
                         required time                         19.342    
                         arrival time                         -13.397    
  -------------------------------------------------------------------
                         slack                                  5.945    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 Xn_reg[3][8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            Xn_reg[4][8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.333%)  route 0.247ns (63.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.642     1.547    CLK_IBUF_BUFG
    SLICE_X5Y123         FDRE                                         r  Xn_reg[3][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y123         FDRE (Prop_fdre_C_Q)         0.141     1.688 r  Xn_reg[3][8]/Q
                         net (fo=20, routed)          0.247     1.935    Xn_reg[3]__0[8]
    SLICE_X4Y126         FDRE                                         r  Xn_reg[4][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.913     2.070    CLK_IBUF_BUFG
    SLICE_X4Y126         FDRE                                         r  Xn_reg[4][8]/C
                         clock pessimism             -0.485     1.584    
    SLICE_X4Y126         FDRE (Hold_fdre_C_D)         0.066     1.650    Xn_reg[4][8]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 Xn_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            Xn_reg[4][3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.420%)  route 0.281ns (66.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.644     1.549    CLK_IBUF_BUFG
    SLICE_X4Y122         FDRE                                         r  Xn_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y122         FDRE (Prop_fdre_C_Q)         0.141     1.690 r  Xn_reg[3][3]/Q
                         net (fo=21, routed)          0.281     1.971    Xn_reg[3]__0[3]
    SLICE_X5Y126         FDRE                                         r  Xn_reg[4][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.913     2.070    CLK_IBUF_BUFG
    SLICE_X5Y126         FDRE                                         r  Xn_reg[4][3]/C
                         clock pessimism             -0.485     1.584    
    SLICE_X5Y126         FDRE (Hold_fdre_C_D)         0.070     1.654    Xn_reg[4][3]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 Xn_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            Xn_reg[3][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.601%)  route 0.244ns (63.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.649     1.554    CLK_IBUF_BUFG
    SLICE_X0Y117         FDRE                                         r  Xn_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y117         FDRE (Prop_fdre_C_Q)         0.141     1.695 r  Xn_reg[2][0]/Q
                         net (fo=16, routed)          0.244     1.940    Xn_reg[2]__0[0]
    SLICE_X0Y121         FDRE                                         r  Xn_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.917     2.074    CLK_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  Xn_reg[3][0]/C
                         clock pessimism             -0.509     1.564    
    SLICE_X0Y121         FDRE (Hold_fdre_C_D)         0.057     1.621    Xn_reg[3][0]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 Xn_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            Xn_reg[3][7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (32.997%)  route 0.286ns (67.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.647     1.552    CLK_IBUF_BUFG
    SLICE_X4Y118         FDRE                                         r  Xn_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y118         FDRE (Prop_fdre_C_Q)         0.141     1.693 r  Xn_reg[2][7]/Q
                         net (fo=20, routed)          0.286     1.980    Xn_reg[2]__0[7]
    SLICE_X5Y123         FDRE                                         r  Xn_reg[3][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.913     2.070    CLK_IBUF_BUFG
    SLICE_X5Y123         FDRE                                         r  Xn_reg[3][7]/C
                         clock pessimism             -0.509     1.560    
    SLICE_X5Y123         FDRE (Hold_fdre_C_D)         0.070     1.630    Xn_reg[3][7]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 Xn_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            Xn_reg[2][5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.554%)  route 0.292ns (67.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.652     1.557    CLK_IBUF_BUFG
    SLICE_X4Y110         FDRE                                         r  Xn_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDRE (Prop_fdre_C_Q)         0.141     1.698 r  Xn_reg[1][5]/Q
                         net (fo=18, routed)          0.292     1.990    Xn_reg[1]__0[5]
    SLICE_X4Y117         FDRE                                         r  Xn_reg[2][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.920     2.077    CLK_IBUF_BUFG
    SLICE_X4Y117         FDRE                                         r  Xn_reg[2][5]/C
                         clock pessimism             -0.509     1.567    
    SLICE_X4Y117         FDRE (Hold_fdre_C_D)         0.066     1.633    Xn_reg[2][5]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 Xn_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            Xn_reg[5][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.141ns (26.583%)  route 0.389ns (73.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.642     1.547    CLK_IBUF_BUFG
    SLICE_X1Y125         FDRE                                         r  Xn_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.141     1.688 r  Xn_reg[4][0]/Q
                         net (fo=16, routed)          0.389     2.078    Xn_reg[4]__0[0]
    SLICE_X1Y131         FDRE                                         r  Xn_reg[5][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.920     2.077    CLK_IBUF_BUFG
    SLICE_X1Y131         FDRE                                         r  Xn_reg[5][0]/C
                         clock pessimism             -0.509     1.567    
    SLICE_X1Y131         FDRE (Hold_fdre_C_D)         0.061     1.628    Xn_reg[5][0]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 Xn_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            Xn_reg[4][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.141ns (25.119%)  route 0.420ns (74.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.645     1.550    CLK_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  Xn_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.141     1.691 r  Xn_reg[3][0]/Q
                         net (fo=16, routed)          0.420     2.112    Xn_reg[3]__0[0]
    SLICE_X1Y125         FDRE                                         r  Xn_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.913     2.070    CLK_IBUF_BUFG
    SLICE_X1Y125         FDRE                                         r  Xn_reg[4][0]/C
                         clock pessimism             -0.485     1.584    
    SLICE_X1Y125         FDRE (Hold_fdre_C_D)         0.063     1.647    Xn_reg[4][0]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 Xn_reg[3][5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            Xn_reg[4][5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.141ns (25.083%)  route 0.421ns (74.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.645     1.550    CLK_IBUF_BUFG
    SLICE_X3Y122         FDRE                                         r  Xn_reg[3][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y122         FDRE (Prop_fdre_C_Q)         0.141     1.691 r  Xn_reg[3][5]/Q
                         net (fo=18, routed)          0.421     2.112    Xn_reg[3]__0[5]
    SLICE_X1Y126         FDRE                                         r  Xn_reg[4][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.914     2.071    CLK_IBUF_BUFG
    SLICE_X1Y126         FDRE                                         r  Xn_reg[4][5]/C
                         clock pessimism             -0.485     1.585    
    SLICE_X1Y126         FDRE (Hold_fdre_C_D)         0.061     1.646    Xn_reg[4][5]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 Xn_reg[2][5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            Xn_reg[3][5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.141ns (24.695%)  route 0.430ns (75.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.648     1.553    CLK_IBUF_BUFG
    SLICE_X4Y117         FDRE                                         r  Xn_reg[2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y117         FDRE (Prop_fdre_C_Q)         0.141     1.694 r  Xn_reg[2][5]/Q
                         net (fo=18, routed)          0.430     2.124    Xn_reg[2]__0[5]
    SLICE_X3Y122         FDRE                                         r  Xn_reg[3][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.916     2.073    CLK_IBUF_BUFG
    SLICE_X3Y122         FDRE                                         r  Xn_reg[3][5]/C
                         clock pessimism             -0.485     1.587    
    SLICE_X3Y122         FDRE (Hold_fdre_C_D)         0.066     1.653    Xn_reg[3][5]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           2.124    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 Xn_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            Xn_reg[4][9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.141ns (23.848%)  route 0.450ns (76.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.642     1.547    CLK_IBUF_BUFG
    SLICE_X5Y123         FDRE                                         r  Xn_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y123         FDRE (Prop_fdre_C_Q)         0.141     1.688 r  Xn_reg[3][9]/Q
                         net (fo=14, routed)          0.450     2.139    Xn_reg[3]__0[9]
    SLICE_X4Y128         FDRE                                         r  Xn_reg[4][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.916     2.073    CLK_IBUF_BUFG
    SLICE_X4Y128         FDRE                                         r  Xn_reg[4][9]/C
                         clock pessimism             -0.485     1.587    
    SLICE_X4Y128         FDRE (Hold_fdre_C_D)         0.072     1.659    Xn_reg[4][9]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.479    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 7.500 }
Period(ns):         15.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         15.000      13.408     BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         15.000      14.000     SLICE_X1Y108   Xn_reg[1][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         15.000      14.000     SLICE_X1Y108   Xn_reg[1][1]/C
Min Period        n/a     FDRE/C   n/a            1.000         15.000      14.000     SLICE_X3Y108   Xn_reg[1][2]/C
Min Period        n/a     FDRE/C   n/a            1.000         15.000      14.000     SLICE_X4Y108   Xn_reg[1][3]/C
Min Period        n/a     FDRE/C   n/a            1.000         15.000      14.000     SLICE_X4Y111   Xn_reg[1][4]/C
Min Period        n/a     FDRE/C   n/a            1.000         15.000      14.000     SLICE_X4Y110   Xn_reg[1][5]/C
Min Period        n/a     FDRE/C   n/a            1.000         15.000      14.000     SLICE_X4Y110   Xn_reg[1][6]/C
Min Period        n/a     FDRE/C   n/a            1.000         15.000      14.000     SLICE_X3Y110   Xn_reg[1][7]/C
Min Period        n/a     FDRE/C   n/a            1.000         15.000      14.000     SLICE_X3Y110   Xn_reg[1][8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         7.500       7.000      SLICE_X1Y120   Y_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         7.500       7.000      SLICE_X1Y120   Y_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         7.500       7.000      SLICE_X1Y120   Y_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         7.500       7.000      SLICE_X1Y120   Y_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         7.500       7.000      SLICE_X1Y121   Y_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         7.500       7.000      SLICE_X1Y121   Y_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         7.500       7.000      SLICE_X1Y121   Y_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         7.500       7.000      SLICE_X1Y121   Y_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         7.500       7.000      SLICE_X1Y117   Y_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         7.500       7.000      SLICE_X1Y117   Y_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         7.500       7.000      SLICE_X4Y116   Xn_reg[2][2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         7.500       7.000      SLICE_X4Y133   Xn_reg[5][6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         7.500       7.000      SLICE_X4Y133   Xn_reg[5][9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         7.500       7.000      SLICE_X4Y108   Xn_reg[1][3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         7.500       7.000      SLICE_X4Y108   Xn_reg[1][3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         7.500       7.000      SLICE_X4Y111   Xn_reg[1][4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         7.500       7.000      SLICE_X4Y111   Xn_reg[1][4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         7.500       7.000      SLICE_X4Y110   Xn_reg[1][5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         7.500       7.000      SLICE_X4Y110   Xn_reg[1][5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         7.500       7.000      SLICE_X4Y110   Xn_reg[1][6]/C



