{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 05 23:00:27 2017 " "Info: Processing started: Sun Nov 05 23:00:27 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off yingtuo -c yingtuo " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off yingtuo -c yingtuo" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "defenjishu1103:inst3\|gameover " "Warning: Node \"defenjishu1103:inst3\|gameover\" is a latch" {  } { { "defenjishu1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/defenjishu1103.vhd" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "jianpan:inst9\|column_output\[0\] " "Warning: Node \"jianpan:inst9\|column_output\[0\]\" is a latch" {  } { { "jianpan.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jianpan.vhd" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "jianpan:inst9\|column_output\[2\] " "Warning: Node \"jianpan:inst9\|column_output\[2\]\" is a latch" {  } { { "jianpan.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jianpan.vhd" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "jianpan:inst9\|column_output\[3\] " "Warning: Node \"jianpan:inst9\|column_output\[3\]\" is a latch" {  } { { "jianpan.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jianpan.vhd" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "jianpan:inst9\|column_output\[1\] " "Warning: Node \"jianpan:inst9\|column_output\[1\]\" is a latch" {  } { { "jianpan.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jianpan.vhd" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "jianpan:inst9\|row_output\[0\] " "Warning: Node \"jianpan:inst9\|row_output\[0\]\" is a latch" {  } { { "jianpan.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jianpan.vhd" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "jianpan:inst9\|row_output\[1\] " "Warning: Node \"jianpan:inst9\|row_output\[1\]\" is a latch" {  } { { "jianpan.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jianpan.vhd" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "jianpan:inst9\|row_output\[2\] " "Warning: Node \"jianpan:inst9\|row_output\[2\]\" is a latch" {  } { { "jianpan.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jianpan.vhd" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "jianpan:inst9\|row_output\[3\] " "Warning: Node \"jianpan:inst9\|row_output\[3\]\" is a latch" {  } { { "jianpan.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jianpan.vhd" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_in " "Info: Assuming node \"clk_in\" is an undefined clock" {  } { { "yingtuo.bdf" "" { Schematic "E:/ddl-vhdl/yingtuo/yingtuo.bdf" { { 152 -112 56 168 "clk_in" "" } } } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_in" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "ROW\[0\] " "Info: Assuming node \"ROW\[0\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "yingtuo.bdf" "" { Schematic "E:/ddl-vhdl/yingtuo/yingtuo.bdf" { { 632 -176 -8 648 "ROW\[3..0\]" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "ROW\[1\] " "Info: Assuming node \"ROW\[1\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "yingtuo.bdf" "" { Schematic "E:/ddl-vhdl/yingtuo/yingtuo.bdf" { { 632 -176 -8 648 "ROW\[3..0\]" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "ROW\[2\] " "Info: Assuming node \"ROW\[2\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "yingtuo.bdf" "" { Schematic "E:/ddl-vhdl/yingtuo/yingtuo.bdf" { { 632 -176 -8 648 "ROW\[3..0\]" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "ROW\[3\] " "Info: Assuming node \"ROW\[3\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "yingtuo.bdf" "" { Schematic "E:/ddl-vhdl/yingtuo/yingtuo.bdf" { { 632 -176 -8 648 "ROW\[3..0\]" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "93 " "Warning: Found 93 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "defenjishu1103:inst3\|gameover " "Info: Detected ripple clock \"defenjishu1103:inst3\|gameover\" as buffer" {  } { { "defenjishu1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/defenjishu1103.vhd" 9 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "defenjishu1103:inst3\|gameover" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "jianpan:inst9\|row_output\[3\]~4 " "Info: Detected gated clock \"jianpan:inst9\|row_output\[3\]~4\" as buffer" {  } { { "jianpan.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jianpan.vhd" 39 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "jianpan:inst9\|row_output\[3\]~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "jifenqi1103:inst2\|catch~12 " "Info: Detected gated clock \"jifenqi1103:inst2\|catch~12\" as buffer" {  } { { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 10 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "jifenqi1103:inst2\|catch~12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "jifenqi1103:inst2\|catch~11 " "Info: Detected gated clock \"jifenqi1103:inst2\|catch~11\" as buffer" {  } { { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 10 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "jifenqi1103:inst2\|catch~11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "jifenqi1103:inst2\|Equal0~3 " "Info: Detected gated clock \"jifenqi1103:inst2\|Equal0~3\" as buffer" {  } { { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 34 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "jifenqi1103:inst2\|Equal0~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "jifenqi1103:inst2\|Mux0~9 " "Info: Detected gated clock \"jifenqi1103:inst2\|Mux0~9\" as buffer" {  } { { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 20 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "jifenqi1103:inst2\|Mux0~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "jifenqi1103:inst2\|Equal2~0 " "Info: Detected gated clock \"jifenqi1103:inst2\|Equal2~0\" as buffer" {  } { { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 34 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "jifenqi1103:inst2\|Equal2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "jifenqi1103:inst2\|Mux2~4 " "Info: Detected gated clock \"jifenqi1103:inst2\|Mux2~4\" as buffer" {  } { { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 20 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "jifenqi1103:inst2\|Mux2~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "jifenqi1103:inst2\|Mux2 " "Info: Detected gated clock \"jifenqi1103:inst2\|Mux2\" as buffer" {  } { { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 20 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "jifenqi1103:inst2\|Mux2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "jifenqi1103:inst2\|Mux2~3 " "Info: Detected gated clock \"jifenqi1103:inst2\|Mux2~3\" as buffer" {  } { { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 20 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "jifenqi1103:inst2\|Mux2~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "jifenqi1103:inst2\|Mux6~5 " "Info: Detected gated clock \"jifenqi1103:inst2\|Mux6~5\" as buffer" {  } { { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 20 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "jifenqi1103:inst2\|Mux6~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "jifenqi1103:inst2\|Mux4 " "Info: Detected gated clock \"jifenqi1103:inst2\|Mux4\" as buffer" {  } { { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 20 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "jifenqi1103:inst2\|Mux4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "jifenqi1103:inst2\|Mux2~2 " "Info: Detected gated clock \"jifenqi1103:inst2\|Mux2~2\" as buffer" {  } { { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 20 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "jifenqi1103:inst2\|Mux2~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "jifenqi1103:inst2\|Mux4~5 " "Info: Detected gated clock \"jifenqi1103:inst2\|Mux4~5\" as buffer" {  } { { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 20 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "jifenqi1103:inst2\|Mux4~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "jifenqi1103:inst2\|Mux4~4 " "Info: Detected gated clock \"jifenqi1103:inst2\|Mux4~4\" as buffer" {  } { { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 20 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "jifenqi1103:inst2\|Mux4~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "xiaodou:inst10\|cache_row\[2\]\[3\] " "Info: Detected ripple clock \"xiaodou:inst10\|cache_row\[2\]\[3\]\" as buffer" {  } { { "xiaodou.vhd" "" { Text "E:/ddl-vhdl/yingtuo/xiaodou.vhd" 15 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "xiaodou:inst10\|cache_row\[2\]\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "xiaodou:inst10\|odata_row\[3\]~11 " "Info: Detected gated clock \"xiaodou:inst10\|odata_row\[3\]~11\" as buffer" {  } { { "xiaodou.vhd" "" { Text "E:/ddl-vhdl/yingtuo/xiaodou.vhd" 8 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "xiaodou:inst10\|odata_row\[3\]~11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "xiaodou:inst10\|cache_row\[0\]\[3\] " "Info: Detected ripple clock \"xiaodou:inst10\|cache_row\[0\]\[3\]\" as buffer" {  } { { "xiaodou.vhd" "" { Text "E:/ddl-vhdl/yingtuo/xiaodou.vhd" 15 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "xiaodou:inst10\|cache_row\[0\]\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "xiaodou:inst10\|cache_row\[1\]\[3\] " "Info: Detected ripple clock \"xiaodou:inst10\|cache_row\[1\]\[3\]\" as buffer" {  } { { "xiaodou.vhd" "" { Text "E:/ddl-vhdl/yingtuo/xiaodou.vhd" 15 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "xiaodou:inst10\|cache_row\[1\]\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "jifenqi1103:inst2\|Mux0~8 " "Info: Detected gated clock \"jifenqi1103:inst2\|Mux0~8\" as buffer" {  } { { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 20 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "jifenqi1103:inst2\|Mux0~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "jifenqi1103:inst2\|Mux0~7 " "Info: Detected gated clock \"jifenqi1103:inst2\|Mux0~7\" as buffer" {  } { { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 20 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "jifenqi1103:inst2\|Mux0~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "xiaodou:inst10\|cache_row\[2\]\[2\] " "Info: Detected ripple clock \"xiaodou:inst10\|cache_row\[2\]\[2\]\" as buffer" {  } { { "xiaodou.vhd" "" { Text "E:/ddl-vhdl/yingtuo/xiaodou.vhd" 15 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "xiaodou:inst10\|cache_row\[2\]\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "xiaodou:inst10\|odata_row\[2\]~10 " "Info: Detected gated clock \"xiaodou:inst10\|odata_row\[2\]~10\" as buffer" {  } { { "xiaodou.vhd" "" { Text "E:/ddl-vhdl/yingtuo/xiaodou.vhd" 8 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "xiaodou:inst10\|odata_row\[2\]~10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "xiaodou:inst10\|cache_row\[0\]\[2\] " "Info: Detected ripple clock \"xiaodou:inst10\|cache_row\[0\]\[2\]\" as buffer" {  } { { "xiaodou.vhd" "" { Text "E:/ddl-vhdl/yingtuo/xiaodou.vhd" 15 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "xiaodou:inst10\|cache_row\[0\]\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "xiaodou:inst10\|cache_row\[1\]\[2\] " "Info: Detected ripple clock \"xiaodou:inst10\|cache_row\[1\]\[2\]\" as buffer" {  } { { "xiaodou.vhd" "" { Text "E:/ddl-vhdl/yingtuo/xiaodou.vhd" 15 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "xiaodou:inst10\|cache_row\[1\]\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "jifenqi1103:inst2\|Mux0~6 " "Info: Detected gated clock \"jifenqi1103:inst2\|Mux0~6\" as buffer" {  } { { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 20 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "jifenqi1103:inst2\|Mux0~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "xiaodou:inst10\|cache_row\[2\]\[1\] " "Info: Detected ripple clock \"xiaodou:inst10\|cache_row\[2\]\[1\]\" as buffer" {  } { { "xiaodou.vhd" "" { Text "E:/ddl-vhdl/yingtuo/xiaodou.vhd" 15 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "xiaodou:inst10\|cache_row\[2\]\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "xiaodou:inst10\|odata_row\[1\]~9 " "Info: Detected gated clock \"xiaodou:inst10\|odata_row\[1\]~9\" as buffer" {  } { { "xiaodou.vhd" "" { Text "E:/ddl-vhdl/yingtuo/xiaodou.vhd" 8 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "xiaodou:inst10\|odata_row\[1\]~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "xiaodou:inst10\|cache_row\[0\]\[1\] " "Info: Detected ripple clock \"xiaodou:inst10\|cache_row\[0\]\[1\]\" as buffer" {  } { { "xiaodou.vhd" "" { Text "E:/ddl-vhdl/yingtuo/xiaodou.vhd" 15 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "xiaodou:inst10\|cache_row\[0\]\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "xiaodou:inst10\|cache_row\[1\]\[1\] " "Info: Detected ripple clock \"xiaodou:inst10\|cache_row\[1\]\[1\]\" as buffer" {  } { { "xiaodou.vhd" "" { Text "E:/ddl-vhdl/yingtuo/xiaodou.vhd" 15 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "xiaodou:inst10\|cache_row\[1\]\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "xiaodou:inst10\|cache_row\[2\]\[0\] " "Info: Detected ripple clock \"xiaodou:inst10\|cache_row\[2\]\[0\]\" as buffer" {  } { { "xiaodou.vhd" "" { Text "E:/ddl-vhdl/yingtuo/xiaodou.vhd" 15 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "xiaodou:inst10\|cache_row\[2\]\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "xiaodou:inst10\|cache_row\[1\]\[0\] " "Info: Detected ripple clock \"xiaodou:inst10\|cache_row\[1\]\[0\]\" as buffer" {  } { { "xiaodou.vhd" "" { Text "E:/ddl-vhdl/yingtuo/xiaodou.vhd" 15 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "xiaodou:inst10\|cache_row\[1\]\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "xiaodou:inst10\|cache_row\[0\]\[0\] " "Info: Detected ripple clock \"xiaodou:inst10\|cache_row\[0\]\[0\]\" as buffer" {  } { { "xiaodou.vhd" "" { Text "E:/ddl-vhdl/yingtuo/xiaodou.vhd" 15 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "xiaodou:inst10\|cache_row\[0\]\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "xiaodou:inst10\|odata_row\[0\]~8 " "Info: Detected gated clock \"xiaodou:inst10\|odata_row\[0\]~8\" as buffer" {  } { { "xiaodou.vhd" "" { Text "E:/ddl-vhdl/yingtuo/xiaodou.vhd" 8 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "xiaodou:inst10\|odata_row\[0\]~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "jifenqi1103:inst2\|catch~7 " "Info: Detected gated clock \"jifenqi1103:inst2\|catch~7\" as buffer" {  } { { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 10 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "jifenqi1103:inst2\|catch~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "jifenqi1103:inst2\|catch~6 " "Info: Detected gated clock \"jifenqi1103:inst2\|catch~6\" as buffer" {  } { { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 10 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "jifenqi1103:inst2\|catch~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "jifenqi1103:inst2\|catch~5 " "Info: Detected gated clock \"jifenqi1103:inst2\|catch~5\" as buffer" {  } { { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 10 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "jifenqi1103:inst2\|catch~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "jifenqi1103:inst2\|catch~4 " "Info: Detected gated clock \"jifenqi1103:inst2\|catch~4\" as buffer" {  } { { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 10 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "jifenqi1103:inst2\|catch~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "jifenqi1103:inst2\|catch~3 " "Info: Detected gated clock \"jifenqi1103:inst2\|catch~3\" as buffer" {  } { { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 10 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "jifenqi1103:inst2\|catch~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "jifenqi1103:inst2\|catch~2 " "Info: Detected gated clock \"jifenqi1103:inst2\|catch~2\" as buffer" {  } { { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 10 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "jifenqi1103:inst2\|catch~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "jifenqi1103:inst2\|catch~1 " "Info: Detected gated clock \"jifenqi1103:inst2\|catch~1\" as buffer" {  } { { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 10 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "jifenqi1103:inst2\|catch~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "xiaodou:inst10\|cache_column\[2\]\[1\] " "Info: Detected ripple clock \"xiaodou:inst10\|cache_column\[2\]\[1\]\" as buffer" {  } { { "xiaodou.vhd" "" { Text "E:/ddl-vhdl/yingtuo/xiaodou.vhd" 16 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "xiaodou:inst10\|cache_column\[2\]\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "xiaodou:inst10\|odata_column\[1\]~11 " "Info: Detected gated clock \"xiaodou:inst10\|odata_column\[1\]~11\" as buffer" {  } { { "xiaodou.vhd" "" { Text "E:/ddl-vhdl/yingtuo/xiaodou.vhd" 10 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "xiaodou:inst10\|odata_column\[1\]~11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "xiaodou:inst10\|cache_column\[0\]\[1\] " "Info: Detected ripple clock \"xiaodou:inst10\|cache_column\[0\]\[1\]\" as buffer" {  } { { "xiaodou.vhd" "" { Text "E:/ddl-vhdl/yingtuo/xiaodou.vhd" 16 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "xiaodou:inst10\|cache_column\[0\]\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "xiaodou:inst10\|cache_column\[1\]\[1\] " "Info: Detected ripple clock \"xiaodou:inst10\|cache_column\[1\]\[1\]\" as buffer" {  } { { "xiaodou.vhd" "" { Text "E:/ddl-vhdl/yingtuo/xiaodou.vhd" 16 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "xiaodou:inst10\|cache_column\[1\]\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "xiaodou:inst10\|cache_column\[2\]\[3\] " "Info: Detected ripple clock \"xiaodou:inst10\|cache_column\[2\]\[3\]\" as buffer" {  } { { "xiaodou.vhd" "" { Text "E:/ddl-vhdl/yingtuo/xiaodou.vhd" 16 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "xiaodou:inst10\|cache_column\[2\]\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "xiaodou:inst10\|odata_column\[3\]~10 " "Info: Detected gated clock \"xiaodou:inst10\|odata_column\[3\]~10\" as buffer" {  } { { "xiaodou.vhd" "" { Text "E:/ddl-vhdl/yingtuo/xiaodou.vhd" 10 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "xiaodou:inst10\|odata_column\[3\]~10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "xiaodou:inst10\|cache_column\[0\]\[3\] " "Info: Detected ripple clock \"xiaodou:inst10\|cache_column\[0\]\[3\]\" as buffer" {  } { { "xiaodou.vhd" "" { Text "E:/ddl-vhdl/yingtuo/xiaodou.vhd" 16 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "xiaodou:inst10\|cache_column\[0\]\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "xiaodou:inst10\|cache_column\[1\]\[3\] " "Info: Detected ripple clock \"xiaodou:inst10\|cache_column\[1\]\[3\]\" as buffer" {  } { { "xiaodou.vhd" "" { Text "E:/ddl-vhdl/yingtuo/xiaodou.vhd" 16 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "xiaodou:inst10\|cache_column\[1\]\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "xiaodou:inst10\|cache_column\[2\]\[2\] " "Info: Detected ripple clock \"xiaodou:inst10\|cache_column\[2\]\[2\]\" as buffer" {  } { { "xiaodou.vhd" "" { Text "E:/ddl-vhdl/yingtuo/xiaodou.vhd" 16 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "xiaodou:inst10\|cache_column\[2\]\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "xiaodou:inst10\|odata_column\[2\]~9 " "Info: Detected gated clock \"xiaodou:inst10\|odata_column\[2\]~9\" as buffer" {  } { { "xiaodou.vhd" "" { Text "E:/ddl-vhdl/yingtuo/xiaodou.vhd" 10 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "xiaodou:inst10\|odata_column\[2\]~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "xiaodou:inst10\|cache_column\[0\]\[2\] " "Info: Detected ripple clock \"xiaodou:inst10\|cache_column\[0\]\[2\]\" as buffer" {  } { { "xiaodou.vhd" "" { Text "E:/ddl-vhdl/yingtuo/xiaodou.vhd" 16 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "xiaodou:inst10\|cache_column\[0\]\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "xiaodou:inst10\|cache_column\[1\]\[2\] " "Info: Detected ripple clock \"xiaodou:inst10\|cache_column\[1\]\[2\]\" as buffer" {  } { { "xiaodou.vhd" "" { Text "E:/ddl-vhdl/yingtuo/xiaodou.vhd" 16 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "xiaodou:inst10\|cache_column\[1\]\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "xiaodou:inst10\|cache_column\[2\]\[0\] " "Info: Detected ripple clock \"xiaodou:inst10\|cache_column\[2\]\[0\]\" as buffer" {  } { { "xiaodou.vhd" "" { Text "E:/ddl-vhdl/yingtuo/xiaodou.vhd" 16 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "xiaodou:inst10\|cache_column\[2\]\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "xiaodou:inst10\|odata_column\[0\]~8 " "Info: Detected gated clock \"xiaodou:inst10\|odata_column\[0\]~8\" as buffer" {  } { { "xiaodou.vhd" "" { Text "E:/ddl-vhdl/yingtuo/xiaodou.vhd" 10 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "xiaodou:inst10\|odata_column\[0\]~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "testcounter:inst\|clk_1hh " "Info: Detected ripple clock \"testcounter:inst\|clk_1hh\" as buffer" {  } { { "testcounter.vhd" "" { Text "E:/ddl-vhdl/yingtuo/testcounter.vhd" 7 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "testcounter:inst\|clk_1hh" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "xiaodou:inst10\|cache_column\[0\]\[0\] " "Info: Detected ripple clock \"xiaodou:inst10\|cache_column\[0\]\[0\]\" as buffer" {  } { { "xiaodou.vhd" "" { Text "E:/ddl-vhdl/yingtuo/xiaodou.vhd" 16 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "xiaodou:inst10\|cache_column\[0\]\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "xiaodou:inst10\|cache_column\[1\]\[0\] " "Info: Detected ripple clock \"xiaodou:inst10\|cache_column\[1\]\[0\]\" as buffer" {  } { { "xiaodou.vhd" "" { Text "E:/ddl-vhdl/yingtuo/xiaodou.vhd" 16 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "xiaodou:inst10\|cache_column\[1\]\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "jifenqi1103:inst2\|Equal1~2 " "Info: Detected gated clock \"jifenqi1103:inst2\|Equal1~2\" as buffer" {  } { { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 34 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "jifenqi1103:inst2\|Equal1~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "jifenqi1103:inst2\|Equal1~0 " "Info: Detected gated clock \"jifenqi1103:inst2\|Equal1~0\" as buffer" {  } { { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 34 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "jifenqi1103:inst2\|Equal1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "jifenqi1103:inst2\|Equal0~1 " "Info: Detected gated clock \"jifenqi1103:inst2\|Equal0~1\" as buffer" {  } { { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 34 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "jifenqi1103:inst2\|Equal0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "jifenqi1103:inst2\|Equal0~0 " "Info: Detected gated clock \"jifenqi1103:inst2\|Equal0~0\" as buffer" {  } { { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 34 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "jifenqi1103:inst2\|Equal0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "defenjishu1103:inst3\|Add0~0 " "Info: Detected gated clock \"defenjishu1103:inst3\|Add0~0\" as buffer" {  } { { "defenjishu1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/defenjishu1103.vhd" 27 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "defenjishu1103:inst3\|Add0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "defenjishu1103:inst3\|point\[4\] " "Info: Detected ripple clock \"defenjishu1103:inst3\|point\[4\]\" as buffer" {  } { { "defenjishu1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/defenjishu1103.vhd" 19 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "defenjishu1103:inst3\|point\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "defenjishu1103:inst3\|point\[3\] " "Info: Detected ripple clock \"defenjishu1103:inst3\|point\[3\]\" as buffer" {  } { { "defenjishu1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/defenjishu1103.vhd" 19 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "defenjishu1103:inst3\|point\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "defenjishu1103:inst3\|point\[2\] " "Info: Detected ripple clock \"defenjishu1103:inst3\|point\[2\]\" as buffer" {  } { { "defenjishu1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/defenjishu1103.vhd" 19 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "defenjishu1103:inst3\|point\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "defenjishu1103:inst3\|point\[1\] " "Info: Detected ripple clock \"defenjishu1103:inst3\|point\[1\]\" as buffer" {  } { { "defenjishu1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/defenjishu1103.vhd" 19 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "defenjishu1103:inst3\|point\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "defenjishu1103:inst3\|Equal2~0 " "Info: Detected gated clock \"defenjishu1103:inst3\|Equal2~0\" as buffer" {  } { { "defenjishu1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/defenjishu1103.vhd" 19 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "defenjishu1103:inst3\|Equal2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "defenjishu1103:inst3\|point\[0\] " "Info: Detected ripple clock \"defenjishu1103:inst3\|point\[0\]\" as buffer" {  } { { "defenjishu1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/defenjishu1103.vhd" 19 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "defenjishu1103:inst3\|point\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "caidan1103:inst7\|column_out\[1\] " "Info: Detected ripple clock \"caidan1103:inst7\|column_out\[1\]\" as buffer" {  } { { "caidan1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/caidan1103.vhd" 20 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "caidan1103:inst7\|column_out\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "caidan1103:inst7\|column_out\[3\] " "Info: Detected ripple clock \"caidan1103:inst7\|column_out\[3\]\" as buffer" {  } { { "caidan1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/caidan1103.vhd" 20 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "caidan1103:inst7\|column_out\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "caidan1103:inst7\|column_out\[5\] " "Info: Detected ripple clock \"caidan1103:inst7\|column_out\[5\]\" as buffer" {  } { { "caidan1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/caidan1103.vhd" 20 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "caidan1103:inst7\|column_out\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "caidan1103:inst7\|column_out\[2\] " "Info: Detected ripple clock \"caidan1103:inst7\|column_out\[2\]\" as buffer" {  } { { "caidan1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/caidan1103.vhd" 20 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "caidan1103:inst7\|column_out\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "caidan1103:inst7\|column_out\[4\] " "Info: Detected ripple clock \"caidan1103:inst7\|column_out\[4\]\" as buffer" {  } { { "caidan1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/caidan1103.vhd" 20 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "caidan1103:inst7\|column_out\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "caidan1103:inst7\|column_out\[6\] " "Info: Detected ripple clock \"caidan1103:inst7\|column_out\[6\]\" as buffer" {  } { { "caidan1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/caidan1103.vhd" 20 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "caidan1103:inst7\|column_out\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "caidan1103:inst7\|row_out\[6\] " "Info: Detected ripple clock \"caidan1103:inst7\|row_out\[6\]\" as buffer" {  } { { "caidan1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/caidan1103.vhd" 20 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "caidan1103:inst7\|row_out\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "caidan1103:inst7\|row_out\[2\] " "Info: Detected ripple clock \"caidan1103:inst7\|row_out\[2\]\" as buffer" {  } { { "caidan1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/caidan1103.vhd" 20 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "caidan1103:inst7\|row_out\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "caidan1103:inst7\|row_out\[3\] " "Info: Detected ripple clock \"caidan1103:inst7\|row_out\[3\]\" as buffer" {  } { { "caidan1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/caidan1103.vhd" 20 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "caidan1103:inst7\|row_out\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "jifenqi1103:inst2\|catch~9 " "Info: Detected gated clock \"jifenqi1103:inst2\|catch~9\" as buffer" {  } { { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 10 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "jifenqi1103:inst2\|catch~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "jifenqi1103:inst2\|catch~10 " "Info: Detected gated clock \"jifenqi1103:inst2\|catch~10\" as buffer" {  } { { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 10 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "jifenqi1103:inst2\|catch~10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "caidan1103:inst7\|row_out\[4\] " "Info: Detected ripple clock \"caidan1103:inst7\|row_out\[4\]\" as buffer" {  } { { "caidan1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/caidan1103.vhd" 20 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "caidan1103:inst7\|row_out\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "caidan1103:inst7\|row_out\[5\] " "Info: Detected ripple clock \"caidan1103:inst7\|row_out\[5\]\" as buffer" {  } { { "caidan1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/caidan1103.vhd" 20 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "caidan1103:inst7\|row_out\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "testcounter:inst\|clk_1h " "Info: Detected ripple clock \"testcounter:inst\|clk_1h\" as buffer" {  } { { "testcounter.vhd" "" { Text "E:/ddl-vhdl/yingtuo/testcounter.vhd" 8 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "testcounter:inst\|clk_1h" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "caidan1103:inst7\|row_out\[0\] " "Info: Detected ripple clock \"caidan1103:inst7\|row_out\[0\]\" as buffer" {  } { { "caidan1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/caidan1103.vhd" 20 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "caidan1103:inst7\|row_out\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "caidan1103:inst7\|row_out\[1\] " "Info: Detected ripple clock \"caidan1103:inst7\|row_out\[1\]\" as buffer" {  } { { "caidan1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/caidan1103.vhd" 20 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "caidan1103:inst7\|row_out\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "caidan1103:inst7\|row_out\[7\] " "Info: Detected ripple clock \"caidan1103:inst7\|row_out\[7\]\" as buffer" {  } { { "caidan1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/caidan1103.vhd" 20 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "caidan1103:inst7\|row_out\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "defenjishu1103:inst3\|gameover~6 " "Info: Detected gated clock \"defenjishu1103:inst3\|gameover~6\" as buffer" {  } { { "defenjishu1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/defenjishu1103.vhd" 9 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "defenjishu1103:inst3\|gameover~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "caidan1103:inst7\|column_out\[0\] " "Info: Detected ripple clock \"caidan1103:inst7\|column_out\[0\]\" as buffer" {  } { { "caidan1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/caidan1103.vhd" 20 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "caidan1103:inst7\|column_out\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "testcounter:inst\|clk_2hz " "Info: Detected ripple clock \"testcounter:inst\|clk_2hz\" as buffer" {  } { { "testcounter.vhd" "" { Text "E:/ddl-vhdl/yingtuo/testcounter.vhd" 9 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "testcounter:inst\|clk_2hz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "daojishi:inst1\|gameover " "Info: Detected ripple clock \"daojishi:inst1\|gameover\" as buffer" {  } { { "daojishi.vhd" "" { Text "E:/ddl-vhdl/yingtuo/daojishi.vhd" 10 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "daojishi:inst1\|gameover" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "caidan1103:inst7\|column_out\[7\] " "Info: Detected ripple clock \"caidan1103:inst7\|column_out\[7\]\" as buffer" {  } { { "caidan1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/caidan1103.vhd" 20 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "caidan1103:inst7\|column_out\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "testcounter:inst\|clk_1kh " "Info: Detected ripple clock \"testcounter:inst\|clk_1kh\" as buffer" {  } { { "testcounter.vhd" "" { Text "E:/ddl-vhdl/yingtuo/testcounter.vhd" 6 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "testcounter:inst\|clk_1kh" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "jianpan:inst9\|i_clk " "Info: Detected ripple clock \"jianpan:inst9\|i_clk\" as buffer" {  } { { "jianpan.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jianpan.vhd" 15 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "jianpan:inst9\|i_clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_in register defenjishu1103:inst3\|gameover register daojishi:inst1\|count_o\[2\] 13.46 MHz 74.32 ns Internal " "Info: Clock \"clk_in\" has Internal fmax of 13.46 MHz between source register \"defenjishu1103:inst3\|gameover\" and destination register \"daojishi:inst1\|count_o\[2\]\" (period= 74.32 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.720 ns + Longest register register " "Info: + Longest register to register delay is 10.720 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns defenjishu1103:inst3\|gameover 1 REG LC_X10_Y9_N2 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y9_N2; Fanout = 9; REG Node = 'defenjishu1103:inst3\|gameover'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { defenjishu1103:inst3|gameover } "NODE_NAME" } } { "defenjishu1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/defenjishu1103.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.556 ns) + CELL(0.511 ns) 3.067 ns testdianzhen:inst8\|temp_row_scanning\[1\]~1 2 COMB LC_X3_Y9_N9 16 " "Info: 2: + IC(2.556 ns) + CELL(0.511 ns) = 3.067 ns; Loc. = LC_X3_Y9_N9; Fanout = 16; COMB Node = 'testdianzhen:inst8\|temp_row_scanning\[1\]~1'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.067 ns" { defenjishu1103:inst3|gameover testdianzhen:inst8|temp_row_scanning[1]~1 } "NODE_NAME" } } { "testdianzhen.vhd" "" { Text "E:/ddl-vhdl/yingtuo/testdianzhen.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.113 ns) + CELL(0.511 ns) 6.691 ns daojishi:inst1\|count_o\[3\]~9 3 COMB LC_X11_Y5_N0 5 " "Info: 3: + IC(3.113 ns) + CELL(0.511 ns) = 6.691 ns; Loc. = LC_X11_Y5_N0; Fanout = 5; COMB Node = 'daojishi:inst1\|count_o\[3\]~9'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.624 ns" { testdianzhen:inst8|temp_row_scanning[1]~1 daojishi:inst1|count_o[3]~9 } "NODE_NAME" } } { "daojishi.vhd" "" { Text "E:/ddl-vhdl/yingtuo/daojishi.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.225 ns) + CELL(0.804 ns) 10.720 ns daojishi:inst1\|count_o\[2\] 4 REG LC_X10_Y7_N9 10 " "Info: 4: + IC(3.225 ns) + CELL(0.804 ns) = 10.720 ns; Loc. = LC_X10_Y7_N9; Fanout = 10; REG Node = 'daojishi:inst1\|count_o\[2\]'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.029 ns" { daojishi:inst1|count_o[3]~9 daojishi:inst1|count_o[2] } "NODE_NAME" } } { "daojishi.vhd" "" { Text "E:/ddl-vhdl/yingtuo/daojishi.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.826 ns ( 17.03 % ) " "Info: Total cell delay = 1.826 ns ( 17.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.894 ns ( 82.97 % ) " "Info: Total interconnect delay = 8.894 ns ( 82.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.720 ns" { defenjishu1103:inst3|gameover testdianzhen:inst8|temp_row_scanning[1]~1 daojishi:inst1|count_o[3]~9 daojishi:inst1|count_o[2] } "NODE_NAME" } } { "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "10.720 ns" { defenjishu1103:inst3|gameover {} testdianzhen:inst8|temp_row_scanning[1]~1 {} daojishi:inst1|count_o[3]~9 {} daojishi:inst1|count_o[2] {} } { 0.000ns 2.556ns 3.113ns 3.225ns } { 0.000ns 0.511ns 0.511ns 0.804ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-26.107 ns - Smallest " "Info: - Smallest clock skew is -26.107 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 8.141 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_in\" to destination register is 8.141 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 24 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 24; CLK Node = 'clk_in'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "yingtuo.bdf" "" { Schematic "E:/ddl-vhdl/yingtuo/yingtuo.bdf" { { 152 -112 56 168 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns testcounter:inst\|clk_1kh 2 REG LC_X12_Y3_N2 52 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y3_N2; Fanout = 52; REG Node = 'testcounter:inst\|clk_1kh'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk_in testcounter:inst|clk_1kh } "NODE_NAME" } } { "testcounter.vhd" "" { Text "E:/ddl-vhdl/yingtuo/testcounter.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.028 ns) + CELL(0.918 ns) 8.141 ns daojishi:inst1\|count_o\[2\] 3 REG LC_X10_Y7_N9 10 " "Info: 3: + IC(3.028 ns) + CELL(0.918 ns) = 8.141 ns; Loc. = LC_X10_Y7_N9; Fanout = 10; REG Node = 'daojishi:inst1\|count_o\[2\]'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.946 ns" { testcounter:inst|clk_1kh daojishi:inst1|count_o[2] } "NODE_NAME" } } { "daojishi.vhd" "" { Text "E:/ddl-vhdl/yingtuo/daojishi.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 41.46 % ) " "Info: Total cell delay = 3.375 ns ( 41.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.766 ns ( 58.54 % ) " "Info: Total interconnect delay = 4.766 ns ( 58.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.141 ns" { clk_in testcounter:inst|clk_1kh daojishi:inst1|count_o[2] } "NODE_NAME" } } { "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "8.141 ns" { clk_in {} clk_in~combout {} testcounter:inst|clk_1kh {} daojishi:inst1|count_o[2] {} } { 0.000ns 0.000ns 1.738ns 3.028ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 34.248 ns - Longest register " "Info: - Longest clock path from clock \"clk_in\" to source register is 34.248 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 24 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 24; CLK Node = 'clk_in'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "yingtuo.bdf" "" { Schematic "E:/ddl-vhdl/yingtuo/yingtuo.bdf" { { 152 -112 56 168 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns testcounter:inst\|clk_1hh 2 REG LC_X13_Y3_N3 25 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X13_Y3_N3; Fanout = 25; REG Node = 'testcounter:inst\|clk_1hh'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk_in testcounter:inst|clk_1hh } "NODE_NAME" } } { "testcounter.vhd" "" { Text "E:/ddl-vhdl/yingtuo/testcounter.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.506 ns) + CELL(1.294 ns) 8.995 ns xiaodou:inst10\|cache_row\[0\]\[1\] 3 REG LC_X14_Y9_N2 2 " "Info: 3: + IC(3.506 ns) + CELL(1.294 ns) = 8.995 ns; Loc. = LC_X14_Y9_N2; Fanout = 2; REG Node = 'xiaodou:inst10\|cache_row\[0\]\[1\]'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.800 ns" { testcounter:inst|clk_1hh xiaodou:inst10|cache_row[0][1] } "NODE_NAME" } } { "xiaodou.vhd" "" { Text "E:/ddl-vhdl/yingtuo/xiaodou.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.811 ns) + CELL(0.914 ns) 11.720 ns xiaodou:inst10\|odata_row\[1\]~9 4 COMB LC_X15_Y10_N0 6 " "Info: 4: + IC(1.811 ns) + CELL(0.914 ns) = 11.720 ns; Loc. = LC_X15_Y10_N0; Fanout = 6; COMB Node = 'xiaodou:inst10\|odata_row\[1\]~9'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.725 ns" { xiaodou:inst10|cache_row[0][1] xiaodou:inst10|odata_row[1]~9 } "NODE_NAME" } } { "xiaodou.vhd" "" { Text "E:/ddl-vhdl/yingtuo/xiaodou.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.229 ns) + CELL(0.914 ns) 13.863 ns jifenqi1103:inst2\|Mux4~5 5 COMB LC_X14_Y10_N5 1 " "Info: 5: + IC(1.229 ns) + CELL(0.914 ns) = 13.863 ns; Loc. = LC_X14_Y10_N5; Fanout = 1; COMB Node = 'jifenqi1103:inst2\|Mux4~5'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.143 ns" { xiaodou:inst10|odata_row[1]~9 jifenqi1103:inst2|Mux4~5 } "NODE_NAME" } } { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.685 ns) + CELL(0.740 ns) 16.288 ns jifenqi1103:inst2\|Mux4~4 6 COMB LC_X15_Y10_N4 1 " "Info: 6: + IC(1.685 ns) + CELL(0.740 ns) = 16.288 ns; Loc. = LC_X15_Y10_N4; Fanout = 1; COMB Node = 'jifenqi1103:inst2\|Mux4~4'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.425 ns" { jifenqi1103:inst2|Mux4~5 jifenqi1103:inst2|Mux4~4 } "NODE_NAME" } } { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.757 ns) + CELL(0.511 ns) 17.556 ns jifenqi1103:inst2\|Mux4 7 COMB LC_X15_Y10_N9 2 " "Info: 7: + IC(0.757 ns) + CELL(0.511 ns) = 17.556 ns; Loc. = LC_X15_Y10_N9; Fanout = 2; COMB Node = 'jifenqi1103:inst2\|Mux4'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.268 ns" { jifenqi1103:inst2|Mux4~4 jifenqi1103:inst2|Mux4 } "NODE_NAME" } } { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.497 ns) + CELL(0.740 ns) 20.793 ns jifenqi1103:inst2\|Equal2~0 8 COMB LC_X11_Y8_N9 1 " "Info: 8: + IC(2.497 ns) + CELL(0.740 ns) = 20.793 ns; Loc. = LC_X11_Y8_N9; Fanout = 1; COMB Node = 'jifenqi1103:inst2\|Equal2~0'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.237 ns" { jifenqi1103:inst2|Mux4 jifenqi1103:inst2|Equal2~0 } "NODE_NAME" } } { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.724 ns) + CELL(0.200 ns) 21.717 ns jifenqi1103:inst2\|catch~9 9 COMB LC_X11_Y8_N0 1 " "Info: 9: + IC(0.724 ns) + CELL(0.200 ns) = 21.717 ns; Loc. = LC_X11_Y8_N0; Fanout = 1; COMB Node = 'jifenqi1103:inst2\|catch~9'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.924 ns" { jifenqi1103:inst2|Equal2~0 jifenqi1103:inst2|catch~9 } "NODE_NAME" } } { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.783 ns) + CELL(0.511 ns) 23.011 ns jifenqi1103:inst2\|catch 10 COMB LC_X11_Y8_N5 22 " "Info: 10: + IC(0.783 ns) + CELL(0.511 ns) = 23.011 ns; Loc. = LC_X11_Y8_N5; Fanout = 22; COMB Node = 'jifenqi1103:inst2\|catch'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.294 ns" { jifenqi1103:inst2|catch~9 jifenqi1103:inst2|catch } "NODE_NAME" } } { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.881 ns) + CELL(1.294 ns) 26.186 ns defenjishu1103:inst3\|point\[0\] 11 REG LC_X12_Y7_N0 13 " "Info: 11: + IC(1.881 ns) + CELL(1.294 ns) = 26.186 ns; Loc. = LC_X12_Y7_N0; Fanout = 13; REG Node = 'defenjishu1103:inst3\|point\[0\]'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.175 ns" { jifenqi1103:inst2|catch defenjishu1103:inst3|point[0] } "NODE_NAME" } } { "defenjishu1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/defenjishu1103.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.971 ns) + CELL(0.511 ns) 27.668 ns defenjishu1103:inst3\|Add0~0 12 COMB LC_X12_Y7_N2 2 " "Info: 12: + IC(0.971 ns) + CELL(0.511 ns) = 27.668 ns; Loc. = LC_X12_Y7_N2; Fanout = 2; COMB Node = 'defenjishu1103:inst3\|Add0~0'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.482 ns" { defenjishu1103:inst3|point[0] defenjishu1103:inst3|Add0~0 } "NODE_NAME" } } { "defenjishu1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/defenjishu1103.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 28.173 ns defenjishu1103:inst3\|Equal2~0 13 COMB LC_X12_Y7_N3 6 " "Info: 13: + IC(0.305 ns) + CELL(0.200 ns) = 28.173 ns; Loc. = LC_X12_Y7_N3; Fanout = 6; COMB Node = 'defenjishu1103:inst3\|Equal2~0'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { defenjishu1103:inst3|Add0~0 defenjishu1103:inst3|Equal2~0 } "NODE_NAME" } } { "defenjishu1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/defenjishu1103.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.100 ns) + CELL(0.511 ns) 31.784 ns defenjishu1103:inst3\|gameover~6 14 COMB LC_X3_Y9_N1 1 " "Info: 14: + IC(3.100 ns) + CELL(0.511 ns) = 31.784 ns; Loc. = LC_X3_Y9_N1; Fanout = 1; COMB Node = 'defenjishu1103:inst3\|gameover~6'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.611 ns" { defenjishu1103:inst3|Equal2~0 defenjishu1103:inst3|gameover~6 } "NODE_NAME" } } { "defenjishu1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/defenjishu1103.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.264 ns) + CELL(0.200 ns) 34.248 ns defenjishu1103:inst3\|gameover 15 REG LC_X10_Y9_N2 9 " "Info: 15: + IC(2.264 ns) + CELL(0.200 ns) = 34.248 ns; Loc. = LC_X10_Y9_N2; Fanout = 9; REG Node = 'defenjishu1103:inst3\|gameover'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.464 ns" { defenjishu1103:inst3|gameover~6 defenjishu1103:inst3|gameover } "NODE_NAME" } } { "defenjishu1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/defenjishu1103.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.997 ns ( 32.11 % ) " "Info: Total cell delay = 10.997 ns ( 32.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "23.251 ns ( 67.89 % ) " "Info: Total interconnect delay = 23.251 ns ( 67.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "34.248 ns" { clk_in testcounter:inst|clk_1hh xiaodou:inst10|cache_row[0][1] xiaodou:inst10|odata_row[1]~9 jifenqi1103:inst2|Mux4~5 jifenqi1103:inst2|Mux4~4 jifenqi1103:inst2|Mux4 jifenqi1103:inst2|Equal2~0 jifenqi1103:inst2|catch~9 jifenqi1103:inst2|catch defenjishu1103:inst3|point[0] defenjishu1103:inst3|Add0~0 defenjishu1103:inst3|Equal2~0 defenjishu1103:inst3|gameover~6 defenjishu1103:inst3|gameover } "NODE_NAME" } } { "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "34.248 ns" { clk_in {} clk_in~combout {} testcounter:inst|clk_1hh {} xiaodou:inst10|cache_row[0][1] {} xiaodou:inst10|odata_row[1]~9 {} jifenqi1103:inst2|Mux4~5 {} jifenqi1103:inst2|Mux4~4 {} jifenqi1103:inst2|Mux4 {} jifenqi1103:inst2|Equal2~0 {} jifenqi1103:inst2|catch~9 {} jifenqi1103:inst2|catch {} defenjishu1103:inst3|point[0] {} defenjishu1103:inst3|Add0~0 {} defenjishu1103:inst3|Equal2~0 {} defenjishu1103:inst3|gameover~6 {} defenjishu1103:inst3|gameover {} } { 0.000ns 0.000ns 1.738ns 3.506ns 1.811ns 1.229ns 1.685ns 0.757ns 2.497ns 0.724ns 0.783ns 1.881ns 0.971ns 0.305ns 3.100ns 2.264ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.914ns 0.914ns 0.740ns 0.511ns 0.740ns 0.200ns 0.511ns 1.294ns 0.511ns 0.200ns 0.511ns 0.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.141 ns" { clk_in testcounter:inst|clk_1kh daojishi:inst1|count_o[2] } "NODE_NAME" } } { "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "8.141 ns" { clk_in {} clk_in~combout {} testcounter:inst|clk_1kh {} daojishi:inst1|count_o[2] {} } { 0.000ns 0.000ns 1.738ns 3.028ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "34.248 ns" { clk_in testcounter:inst|clk_1hh xiaodou:inst10|cache_row[0][1] xiaodou:inst10|odata_row[1]~9 jifenqi1103:inst2|Mux4~5 jifenqi1103:inst2|Mux4~4 jifenqi1103:inst2|Mux4 jifenqi1103:inst2|Equal2~0 jifenqi1103:inst2|catch~9 jifenqi1103:inst2|catch defenjishu1103:inst3|point[0] defenjishu1103:inst3|Add0~0 defenjishu1103:inst3|Equal2~0 defenjishu1103:inst3|gameover~6 defenjishu1103:inst3|gameover } "NODE_NAME" } } { "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "34.248 ns" { clk_in {} clk_in~combout {} testcounter:inst|clk_1hh {} xiaodou:inst10|cache_row[0][1] {} xiaodou:inst10|odata_row[1]~9 {} jifenqi1103:inst2|Mux4~5 {} jifenqi1103:inst2|Mux4~4 {} jifenqi1103:inst2|Mux4 {} jifenqi1103:inst2|Equal2~0 {} jifenqi1103:inst2|catch~9 {} jifenqi1103:inst2|catch {} defenjishu1103:inst3|point[0] {} defenjishu1103:inst3|Add0~0 {} defenjishu1103:inst3|Equal2~0 {} defenjishu1103:inst3|gameover~6 {} defenjishu1103:inst3|gameover {} } { 0.000ns 0.000ns 1.738ns 3.506ns 1.811ns 1.229ns 1.685ns 0.757ns 2.497ns 0.724ns 0.783ns 1.881ns 0.971ns 0.305ns 3.100ns 2.264ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.914ns 0.914ns 0.740ns 0.511ns 0.740ns 0.200ns 0.511ns 1.294ns 0.511ns 0.200ns 0.511ns 0.200ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "defenjishu1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/defenjishu1103.vhd" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "daojishi.vhd" "" { Text "E:/ddl-vhdl/yingtuo/daojishi.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "defenjishu1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/defenjishu1103.vhd" 9 -1 0 } } { "daojishi.vhd" "" { Text "E:/ddl-vhdl/yingtuo/daojishi.vhd" 26 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.720 ns" { defenjishu1103:inst3|gameover testdianzhen:inst8|temp_row_scanning[1]~1 daojishi:inst1|count_o[3]~9 daojishi:inst1|count_o[2] } "NODE_NAME" } } { "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "10.720 ns" { defenjishu1103:inst3|gameover {} testdianzhen:inst8|temp_row_scanning[1]~1 {} daojishi:inst1|count_o[3]~9 {} daojishi:inst1|count_o[2] {} } { 0.000ns 2.556ns 3.113ns 3.225ns } { 0.000ns 0.511ns 0.511ns 0.804ns } "" } } { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.141 ns" { clk_in testcounter:inst|clk_1kh daojishi:inst1|count_o[2] } "NODE_NAME" } } { "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "8.141 ns" { clk_in {} clk_in~combout {} testcounter:inst|clk_1kh {} daojishi:inst1|count_o[2] {} } { 0.000ns 0.000ns 1.738ns 3.028ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "34.248 ns" { clk_in testcounter:inst|clk_1hh xiaodou:inst10|cache_row[0][1] xiaodou:inst10|odata_row[1]~9 jifenqi1103:inst2|Mux4~5 jifenqi1103:inst2|Mux4~4 jifenqi1103:inst2|Mux4 jifenqi1103:inst2|Equal2~0 jifenqi1103:inst2|catch~9 jifenqi1103:inst2|catch defenjishu1103:inst3|point[0] defenjishu1103:inst3|Add0~0 defenjishu1103:inst3|Equal2~0 defenjishu1103:inst3|gameover~6 defenjishu1103:inst3|gameover } "NODE_NAME" } } { "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "34.248 ns" { clk_in {} clk_in~combout {} testcounter:inst|clk_1hh {} xiaodou:inst10|cache_row[0][1] {} xiaodou:inst10|odata_row[1]~9 {} jifenqi1103:inst2|Mux4~5 {} jifenqi1103:inst2|Mux4~4 {} jifenqi1103:inst2|Mux4 {} jifenqi1103:inst2|Equal2~0 {} jifenqi1103:inst2|catch~9 {} jifenqi1103:inst2|catch {} defenjishu1103:inst3|point[0] {} defenjishu1103:inst3|Add0~0 {} defenjishu1103:inst3|Equal2~0 {} defenjishu1103:inst3|gameover~6 {} defenjishu1103:inst3|gameover {} } { 0.000ns 0.000ns 1.738ns 3.506ns 1.811ns 1.229ns 1.685ns 0.757ns 2.497ns 0.724ns 0.783ns 1.881ns 0.971ns 0.305ns 3.100ns 2.264ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.914ns 0.914ns 0.740ns 0.511ns 0.740ns 0.200ns 0.511ns 1.294ns 0.511ns 0.200ns 0.511ns 0.200ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk_in 37 " "Warning: Circuit may not operate. Detected 37 non-operational path(s) clocked by clock \"clk_in\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "daojishi:inst1\|gameover defenjishu1103:inst3\|gameover clk_in 17.683 ns " "Info: Found hold time violation between source  pin or register \"daojishi:inst1\|gameover\" and destination pin or register \"defenjishu1103:inst3\|gameover\" for clock \"clk_in\" (Hold time is 17.683 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "26.107 ns + Largest " "Info: + Largest clock skew is 26.107 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 34.248 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to destination register is 34.248 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 24 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 24; CLK Node = 'clk_in'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "yingtuo.bdf" "" { Schematic "E:/ddl-vhdl/yingtuo/yingtuo.bdf" { { 152 -112 56 168 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns testcounter:inst\|clk_1hh 2 REG LC_X13_Y3_N3 25 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X13_Y3_N3; Fanout = 25; REG Node = 'testcounter:inst\|clk_1hh'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk_in testcounter:inst|clk_1hh } "NODE_NAME" } } { "testcounter.vhd" "" { Text "E:/ddl-vhdl/yingtuo/testcounter.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.506 ns) + CELL(1.294 ns) 8.995 ns xiaodou:inst10\|cache_row\[0\]\[1\] 3 REG LC_X14_Y9_N2 2 " "Info: 3: + IC(3.506 ns) + CELL(1.294 ns) = 8.995 ns; Loc. = LC_X14_Y9_N2; Fanout = 2; REG Node = 'xiaodou:inst10\|cache_row\[0\]\[1\]'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.800 ns" { testcounter:inst|clk_1hh xiaodou:inst10|cache_row[0][1] } "NODE_NAME" } } { "xiaodou.vhd" "" { Text "E:/ddl-vhdl/yingtuo/xiaodou.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.811 ns) + CELL(0.914 ns) 11.720 ns xiaodou:inst10\|odata_row\[1\]~9 4 COMB LC_X15_Y10_N0 6 " "Info: 4: + IC(1.811 ns) + CELL(0.914 ns) = 11.720 ns; Loc. = LC_X15_Y10_N0; Fanout = 6; COMB Node = 'xiaodou:inst10\|odata_row\[1\]~9'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.725 ns" { xiaodou:inst10|cache_row[0][1] xiaodou:inst10|odata_row[1]~9 } "NODE_NAME" } } { "xiaodou.vhd" "" { Text "E:/ddl-vhdl/yingtuo/xiaodou.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.229 ns) + CELL(0.914 ns) 13.863 ns jifenqi1103:inst2\|Mux4~5 5 COMB LC_X14_Y10_N5 1 " "Info: 5: + IC(1.229 ns) + CELL(0.914 ns) = 13.863 ns; Loc. = LC_X14_Y10_N5; Fanout = 1; COMB Node = 'jifenqi1103:inst2\|Mux4~5'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.143 ns" { xiaodou:inst10|odata_row[1]~9 jifenqi1103:inst2|Mux4~5 } "NODE_NAME" } } { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.685 ns) + CELL(0.740 ns) 16.288 ns jifenqi1103:inst2\|Mux4~4 6 COMB LC_X15_Y10_N4 1 " "Info: 6: + IC(1.685 ns) + CELL(0.740 ns) = 16.288 ns; Loc. = LC_X15_Y10_N4; Fanout = 1; COMB Node = 'jifenqi1103:inst2\|Mux4~4'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.425 ns" { jifenqi1103:inst2|Mux4~5 jifenqi1103:inst2|Mux4~4 } "NODE_NAME" } } { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.757 ns) + CELL(0.511 ns) 17.556 ns jifenqi1103:inst2\|Mux4 7 COMB LC_X15_Y10_N9 2 " "Info: 7: + IC(0.757 ns) + CELL(0.511 ns) = 17.556 ns; Loc. = LC_X15_Y10_N9; Fanout = 2; COMB Node = 'jifenqi1103:inst2\|Mux4'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.268 ns" { jifenqi1103:inst2|Mux4~4 jifenqi1103:inst2|Mux4 } "NODE_NAME" } } { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.497 ns) + CELL(0.740 ns) 20.793 ns jifenqi1103:inst2\|Equal2~0 8 COMB LC_X11_Y8_N9 1 " "Info: 8: + IC(2.497 ns) + CELL(0.740 ns) = 20.793 ns; Loc. = LC_X11_Y8_N9; Fanout = 1; COMB Node = 'jifenqi1103:inst2\|Equal2~0'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.237 ns" { jifenqi1103:inst2|Mux4 jifenqi1103:inst2|Equal2~0 } "NODE_NAME" } } { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.724 ns) + CELL(0.200 ns) 21.717 ns jifenqi1103:inst2\|catch~9 9 COMB LC_X11_Y8_N0 1 " "Info: 9: + IC(0.724 ns) + CELL(0.200 ns) = 21.717 ns; Loc. = LC_X11_Y8_N0; Fanout = 1; COMB Node = 'jifenqi1103:inst2\|catch~9'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.924 ns" { jifenqi1103:inst2|Equal2~0 jifenqi1103:inst2|catch~9 } "NODE_NAME" } } { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.783 ns) + CELL(0.511 ns) 23.011 ns jifenqi1103:inst2\|catch 10 COMB LC_X11_Y8_N5 22 " "Info: 10: + IC(0.783 ns) + CELL(0.511 ns) = 23.011 ns; Loc. = LC_X11_Y8_N5; Fanout = 22; COMB Node = 'jifenqi1103:inst2\|catch'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.294 ns" { jifenqi1103:inst2|catch~9 jifenqi1103:inst2|catch } "NODE_NAME" } } { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.881 ns) + CELL(1.294 ns) 26.186 ns defenjishu1103:inst3\|point\[0\] 11 REG LC_X12_Y7_N0 13 " "Info: 11: + IC(1.881 ns) + CELL(1.294 ns) = 26.186 ns; Loc. = LC_X12_Y7_N0; Fanout = 13; REG Node = 'defenjishu1103:inst3\|point\[0\]'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.175 ns" { jifenqi1103:inst2|catch defenjishu1103:inst3|point[0] } "NODE_NAME" } } { "defenjishu1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/defenjishu1103.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.971 ns) + CELL(0.511 ns) 27.668 ns defenjishu1103:inst3\|Add0~0 12 COMB LC_X12_Y7_N2 2 " "Info: 12: + IC(0.971 ns) + CELL(0.511 ns) = 27.668 ns; Loc. = LC_X12_Y7_N2; Fanout = 2; COMB Node = 'defenjishu1103:inst3\|Add0~0'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.482 ns" { defenjishu1103:inst3|point[0] defenjishu1103:inst3|Add0~0 } "NODE_NAME" } } { "defenjishu1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/defenjishu1103.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 28.173 ns defenjishu1103:inst3\|Equal2~0 13 COMB LC_X12_Y7_N3 6 " "Info: 13: + IC(0.305 ns) + CELL(0.200 ns) = 28.173 ns; Loc. = LC_X12_Y7_N3; Fanout = 6; COMB Node = 'defenjishu1103:inst3\|Equal2~0'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { defenjishu1103:inst3|Add0~0 defenjishu1103:inst3|Equal2~0 } "NODE_NAME" } } { "defenjishu1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/defenjishu1103.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.100 ns) + CELL(0.511 ns) 31.784 ns defenjishu1103:inst3\|gameover~6 14 COMB LC_X3_Y9_N1 1 " "Info: 14: + IC(3.100 ns) + CELL(0.511 ns) = 31.784 ns; Loc. = LC_X3_Y9_N1; Fanout = 1; COMB Node = 'defenjishu1103:inst3\|gameover~6'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.611 ns" { defenjishu1103:inst3|Equal2~0 defenjishu1103:inst3|gameover~6 } "NODE_NAME" } } { "defenjishu1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/defenjishu1103.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.264 ns) + CELL(0.200 ns) 34.248 ns defenjishu1103:inst3\|gameover 15 REG LC_X10_Y9_N2 9 " "Info: 15: + IC(2.264 ns) + CELL(0.200 ns) = 34.248 ns; Loc. = LC_X10_Y9_N2; Fanout = 9; REG Node = 'defenjishu1103:inst3\|gameover'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.464 ns" { defenjishu1103:inst3|gameover~6 defenjishu1103:inst3|gameover } "NODE_NAME" } } { "defenjishu1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/defenjishu1103.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.997 ns ( 32.11 % ) " "Info: Total cell delay = 10.997 ns ( 32.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "23.251 ns ( 67.89 % ) " "Info: Total interconnect delay = 23.251 ns ( 67.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "34.248 ns" { clk_in testcounter:inst|clk_1hh xiaodou:inst10|cache_row[0][1] xiaodou:inst10|odata_row[1]~9 jifenqi1103:inst2|Mux4~5 jifenqi1103:inst2|Mux4~4 jifenqi1103:inst2|Mux4 jifenqi1103:inst2|Equal2~0 jifenqi1103:inst2|catch~9 jifenqi1103:inst2|catch defenjishu1103:inst3|point[0] defenjishu1103:inst3|Add0~0 defenjishu1103:inst3|Equal2~0 defenjishu1103:inst3|gameover~6 defenjishu1103:inst3|gameover } "NODE_NAME" } } { "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "34.248 ns" { clk_in {} clk_in~combout {} testcounter:inst|clk_1hh {} xiaodou:inst10|cache_row[0][1] {} xiaodou:inst10|odata_row[1]~9 {} jifenqi1103:inst2|Mux4~5 {} jifenqi1103:inst2|Mux4~4 {} jifenqi1103:inst2|Mux4 {} jifenqi1103:inst2|Equal2~0 {} jifenqi1103:inst2|catch~9 {} jifenqi1103:inst2|catch {} defenjishu1103:inst3|point[0] {} defenjishu1103:inst3|Add0~0 {} defenjishu1103:inst3|Equal2~0 {} defenjishu1103:inst3|gameover~6 {} defenjishu1103:inst3|gameover {} } { 0.000ns 0.000ns 1.738ns 3.506ns 1.811ns 1.229ns 1.685ns 0.757ns 2.497ns 0.724ns 0.783ns 1.881ns 0.971ns 0.305ns 3.100ns 2.264ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.914ns 0.914ns 0.740ns 0.511ns 0.740ns 0.200ns 0.511ns 1.294ns 0.511ns 0.200ns 0.511ns 0.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 8.141 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_in\" to source register is 8.141 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 24 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 24; CLK Node = 'clk_in'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "yingtuo.bdf" "" { Schematic "E:/ddl-vhdl/yingtuo/yingtuo.bdf" { { 152 -112 56 168 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns testcounter:inst\|clk_1kh 2 REG LC_X12_Y3_N2 52 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y3_N2; Fanout = 52; REG Node = 'testcounter:inst\|clk_1kh'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk_in testcounter:inst|clk_1kh } "NODE_NAME" } } { "testcounter.vhd" "" { Text "E:/ddl-vhdl/yingtuo/testcounter.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.028 ns) + CELL(0.918 ns) 8.141 ns daojishi:inst1\|gameover 3 REG LC_X11_Y5_N9 10 " "Info: 3: + IC(3.028 ns) + CELL(0.918 ns) = 8.141 ns; Loc. = LC_X11_Y5_N9; Fanout = 10; REG Node = 'daojishi:inst1\|gameover'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.946 ns" { testcounter:inst|clk_1kh daojishi:inst1|gameover } "NODE_NAME" } } { "daojishi.vhd" "" { Text "E:/ddl-vhdl/yingtuo/daojishi.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 41.46 % ) " "Info: Total cell delay = 3.375 ns ( 41.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.766 ns ( 58.54 % ) " "Info: Total interconnect delay = 4.766 ns ( 58.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.141 ns" { clk_in testcounter:inst|clk_1kh daojishi:inst1|gameover } "NODE_NAME" } } { "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "8.141 ns" { clk_in {} clk_in~combout {} testcounter:inst|clk_1kh {} daojishi:inst1|gameover {} } { 0.000ns 0.000ns 1.738ns 3.028ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "34.248 ns" { clk_in testcounter:inst|clk_1hh xiaodou:inst10|cache_row[0][1] xiaodou:inst10|odata_row[1]~9 jifenqi1103:inst2|Mux4~5 jifenqi1103:inst2|Mux4~4 jifenqi1103:inst2|Mux4 jifenqi1103:inst2|Equal2~0 jifenqi1103:inst2|catch~9 jifenqi1103:inst2|catch defenjishu1103:inst3|point[0] defenjishu1103:inst3|Add0~0 defenjishu1103:inst3|Equal2~0 defenjishu1103:inst3|gameover~6 defenjishu1103:inst3|gameover } "NODE_NAME" } } { "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "34.248 ns" { clk_in {} clk_in~combout {} testcounter:inst|clk_1hh {} xiaodou:inst10|cache_row[0][1] {} xiaodou:inst10|odata_row[1]~9 {} jifenqi1103:inst2|Mux4~5 {} jifenqi1103:inst2|Mux4~4 {} jifenqi1103:inst2|Mux4 {} jifenqi1103:inst2|Equal2~0 {} jifenqi1103:inst2|catch~9 {} jifenqi1103:inst2|catch {} defenjishu1103:inst3|point[0] {} defenjishu1103:inst3|Add0~0 {} defenjishu1103:inst3|Equal2~0 {} defenjishu1103:inst3|gameover~6 {} defenjishu1103:inst3|gameover {} } { 0.000ns 0.000ns 1.738ns 3.506ns 1.811ns 1.229ns 1.685ns 0.757ns 2.497ns 0.724ns 0.783ns 1.881ns 0.971ns 0.305ns 3.100ns 2.264ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.914ns 0.914ns 0.740ns 0.511ns 0.740ns 0.200ns 0.511ns 1.294ns 0.511ns 0.200ns 0.511ns 0.200ns } "" } } { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.141 ns" { clk_in testcounter:inst|clk_1kh daojishi:inst1|gameover } "NODE_NAME" } } { "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "8.141 ns" { clk_in {} clk_in~combout {} testcounter:inst|clk_1kh {} daojishi:inst1|gameover {} } { 0.000ns 0.000ns 1.738ns 3.028ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "daojishi.vhd" "" { Text "E:/ddl-vhdl/yingtuo/daojishi.vhd" 10 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.048 ns - Shortest register register " "Info: - Shortest register to register delay is 8.048 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns daojishi:inst1\|gameover 1 REG LC_X11_Y5_N9 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X11_Y5_N9; Fanout = 10; REG Node = 'daojishi:inst1\|gameover'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { daojishi:inst1|gameover } "NODE_NAME" } } { "daojishi.vhd" "" { Text "E:/ddl-vhdl/yingtuo/daojishi.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.862 ns) + CELL(0.511 ns) 4.373 ns control:inst6\|process_0~5 2 COMB LC_X1_Y5_N8 3 " "Info: 2: + IC(3.862 ns) + CELL(0.511 ns) = 4.373 ns; Loc. = LC_X1_Y5_N8; Fanout = 3; COMB Node = 'control:inst6\|process_0~5'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.373 ns" { daojishi:inst1|gameover control:inst6|process_0~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.164 ns) + CELL(0.511 ns) 8.048 ns defenjishu1103:inst3\|gameover 3 REG LC_X10_Y9_N2 9 " "Info: 3: + IC(3.164 ns) + CELL(0.511 ns) = 8.048 ns; Loc. = LC_X10_Y9_N2; Fanout = 9; REG Node = 'defenjishu1103:inst3\|gameover'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.675 ns" { control:inst6|process_0~5 defenjishu1103:inst3|gameover } "NODE_NAME" } } { "defenjishu1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/defenjishu1103.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.022 ns ( 12.70 % ) " "Info: Total cell delay = 1.022 ns ( 12.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.026 ns ( 87.30 % ) " "Info: Total interconnect delay = 7.026 ns ( 87.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.048 ns" { daojishi:inst1|gameover control:inst6|process_0~5 defenjishu1103:inst3|gameover } "NODE_NAME" } } { "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "8.048 ns" { daojishi:inst1|gameover {} control:inst6|process_0~5 {} defenjishu1103:inst3|gameover {} } { 0.000ns 3.862ns 3.164ns } { 0.000ns 0.511ns 0.511ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "defenjishu1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/defenjishu1103.vhd" 9 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "daojishi.vhd" "" { Text "E:/ddl-vhdl/yingtuo/daojishi.vhd" 10 -1 0 } } { "defenjishu1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/defenjishu1103.vhd" 9 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "34.248 ns" { clk_in testcounter:inst|clk_1hh xiaodou:inst10|cache_row[0][1] xiaodou:inst10|odata_row[1]~9 jifenqi1103:inst2|Mux4~5 jifenqi1103:inst2|Mux4~4 jifenqi1103:inst2|Mux4 jifenqi1103:inst2|Equal2~0 jifenqi1103:inst2|catch~9 jifenqi1103:inst2|catch defenjishu1103:inst3|point[0] defenjishu1103:inst3|Add0~0 defenjishu1103:inst3|Equal2~0 defenjishu1103:inst3|gameover~6 defenjishu1103:inst3|gameover } "NODE_NAME" } } { "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "34.248 ns" { clk_in {} clk_in~combout {} testcounter:inst|clk_1hh {} xiaodou:inst10|cache_row[0][1] {} xiaodou:inst10|odata_row[1]~9 {} jifenqi1103:inst2|Mux4~5 {} jifenqi1103:inst2|Mux4~4 {} jifenqi1103:inst2|Mux4 {} jifenqi1103:inst2|Equal2~0 {} jifenqi1103:inst2|catch~9 {} jifenqi1103:inst2|catch {} defenjishu1103:inst3|point[0] {} defenjishu1103:inst3|Add0~0 {} defenjishu1103:inst3|Equal2~0 {} defenjishu1103:inst3|gameover~6 {} defenjishu1103:inst3|gameover {} } { 0.000ns 0.000ns 1.738ns 3.506ns 1.811ns 1.229ns 1.685ns 0.757ns 2.497ns 0.724ns 0.783ns 1.881ns 0.971ns 0.305ns 3.100ns 2.264ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.914ns 0.914ns 0.740ns 0.511ns 0.740ns 0.200ns 0.511ns 1.294ns 0.511ns 0.200ns 0.511ns 0.200ns } "" } } { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.141 ns" { clk_in testcounter:inst|clk_1kh daojishi:inst1|gameover } "NODE_NAME" } } { "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "8.141 ns" { clk_in {} clk_in~combout {} testcounter:inst|clk_1kh {} daojishi:inst1|gameover {} } { 0.000ns 0.000ns 1.738ns 3.028ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.048 ns" { daojishi:inst1|gameover control:inst6|process_0~5 defenjishu1103:inst3|gameover } "NODE_NAME" } } { "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "8.048 ns" { daojishi:inst1|gameover {} control:inst6|process_0~5 {} defenjishu1103:inst3|gameover {} } { 0.000ns 3.862ns 3.164ns } { 0.000ns 0.511ns 0.511ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "daojishi:inst1\|count_o\[2\] RESET clk_in 4.646 ns register " "Info: tsu for register \"daojishi:inst1\|count_o\[2\]\" (data pin = \"RESET\", clock pin = \"clk_in\") is 4.646 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.454 ns + Longest pin register " "Info: + Longest pin to register delay is 12.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns RESET 1 PIN PIN_125 93 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_125; Fanout = 93; PIN Node = 'RESET'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESET } "NODE_NAME" } } { "yingtuo.bdf" "" { Schematic "E:/ddl-vhdl/yingtuo/yingtuo.bdf" { { 224 216 384 240 "RESET" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.469 ns) + CELL(0.200 ns) 4.801 ns testdianzhen:inst8\|temp_row_scanning\[1\]~1 2 COMB LC_X3_Y9_N9 16 " "Info: 2: + IC(3.469 ns) + CELL(0.200 ns) = 4.801 ns; Loc. = LC_X3_Y9_N9; Fanout = 16; COMB Node = 'testdianzhen:inst8\|temp_row_scanning\[1\]~1'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.669 ns" { RESET testdianzhen:inst8|temp_row_scanning[1]~1 } "NODE_NAME" } } { "testdianzhen.vhd" "" { Text "E:/ddl-vhdl/yingtuo/testdianzhen.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.113 ns) + CELL(0.511 ns) 8.425 ns daojishi:inst1\|count_o\[3\]~9 3 COMB LC_X11_Y5_N0 5 " "Info: 3: + IC(3.113 ns) + CELL(0.511 ns) = 8.425 ns; Loc. = LC_X11_Y5_N0; Fanout = 5; COMB Node = 'daojishi:inst1\|count_o\[3\]~9'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.624 ns" { testdianzhen:inst8|temp_row_scanning[1]~1 daojishi:inst1|count_o[3]~9 } "NODE_NAME" } } { "daojishi.vhd" "" { Text "E:/ddl-vhdl/yingtuo/daojishi.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.225 ns) + CELL(0.804 ns) 12.454 ns daojishi:inst1\|count_o\[2\] 4 REG LC_X10_Y7_N9 10 " "Info: 4: + IC(3.225 ns) + CELL(0.804 ns) = 12.454 ns; Loc. = LC_X10_Y7_N9; Fanout = 10; REG Node = 'daojishi:inst1\|count_o\[2\]'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.029 ns" { daojishi:inst1|count_o[3]~9 daojishi:inst1|count_o[2] } "NODE_NAME" } } { "daojishi.vhd" "" { Text "E:/ddl-vhdl/yingtuo/daojishi.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.647 ns ( 21.25 % ) " "Info: Total cell delay = 2.647 ns ( 21.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.807 ns ( 78.75 % ) " "Info: Total interconnect delay = 9.807 ns ( 78.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "12.454 ns" { RESET testdianzhen:inst8|temp_row_scanning[1]~1 daojishi:inst1|count_o[3]~9 daojishi:inst1|count_o[2] } "NODE_NAME" } } { "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "12.454 ns" { RESET {} RESET~combout {} testdianzhen:inst8|temp_row_scanning[1]~1 {} daojishi:inst1|count_o[3]~9 {} daojishi:inst1|count_o[2] {} } { 0.000ns 0.000ns 3.469ns 3.113ns 3.225ns } { 0.000ns 1.132ns 0.200ns 0.511ns 0.804ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "daojishi.vhd" "" { Text "E:/ddl-vhdl/yingtuo/daojishi.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 8.141 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_in\" to destination register is 8.141 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 24 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 24; CLK Node = 'clk_in'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "yingtuo.bdf" "" { Schematic "E:/ddl-vhdl/yingtuo/yingtuo.bdf" { { 152 -112 56 168 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns testcounter:inst\|clk_1kh 2 REG LC_X12_Y3_N2 52 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y3_N2; Fanout = 52; REG Node = 'testcounter:inst\|clk_1kh'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk_in testcounter:inst|clk_1kh } "NODE_NAME" } } { "testcounter.vhd" "" { Text "E:/ddl-vhdl/yingtuo/testcounter.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.028 ns) + CELL(0.918 ns) 8.141 ns daojishi:inst1\|count_o\[2\] 3 REG LC_X10_Y7_N9 10 " "Info: 3: + IC(3.028 ns) + CELL(0.918 ns) = 8.141 ns; Loc. = LC_X10_Y7_N9; Fanout = 10; REG Node = 'daojishi:inst1\|count_o\[2\]'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.946 ns" { testcounter:inst|clk_1kh daojishi:inst1|count_o[2] } "NODE_NAME" } } { "daojishi.vhd" "" { Text "E:/ddl-vhdl/yingtuo/daojishi.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 41.46 % ) " "Info: Total cell delay = 3.375 ns ( 41.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.766 ns ( 58.54 % ) " "Info: Total interconnect delay = 4.766 ns ( 58.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.141 ns" { clk_in testcounter:inst|clk_1kh daojishi:inst1|count_o[2] } "NODE_NAME" } } { "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "8.141 ns" { clk_in {} clk_in~combout {} testcounter:inst|clk_1kh {} daojishi:inst1|count_o[2] {} } { 0.000ns 0.000ns 1.738ns 3.028ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "12.454 ns" { RESET testdianzhen:inst8|temp_row_scanning[1]~1 daojishi:inst1|count_o[3]~9 daojishi:inst1|count_o[2] } "NODE_NAME" } } { "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "12.454 ns" { RESET {} RESET~combout {} testdianzhen:inst8|temp_row_scanning[1]~1 {} daojishi:inst1|count_o[3]~9 {} daojishi:inst1|count_o[2] {} } { 0.000ns 0.000ns 3.469ns 3.113ns 3.225ns } { 0.000ns 1.132ns 0.200ns 0.511ns 0.804ns } "" } } { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.141 ns" { clk_in testcounter:inst|clk_1kh daojishi:inst1|count_o[2] } "NODE_NAME" } } { "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "8.141 ns" { clk_in {} clk_in~combout {} testcounter:inst|clk_1kh {} daojishi:inst1|count_o[2] {} } { 0.000ns 0.000ns 1.738ns 3.028ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_in COLUMN\[3\] jianpan:inst9\|scan\[3\] 14.918 ns register " "Info: tco from clock \"clk_in\" to destination pin \"COLUMN\[3\]\" through register \"jianpan:inst9\|scan\[3\]\" is 14.918 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 10.330 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to source register is 10.330 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 24 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 24; CLK Node = 'clk_in'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "yingtuo.bdf" "" { Schematic "E:/ddl-vhdl/yingtuo/yingtuo.bdf" { { 152 -112 56 168 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns testcounter:inst\|clk_1kh 2 REG LC_X12_Y3_N2 52 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y3_N2; Fanout = 52; REG Node = 'testcounter:inst\|clk_1kh'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk_in testcounter:inst|clk_1kh } "NODE_NAME" } } { "testcounter.vhd" "" { Text "E:/ddl-vhdl/yingtuo/testcounter.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.028 ns) + CELL(1.294 ns) 8.517 ns jianpan:inst9\|i_clk 3 REG LC_X11_Y10_N7 5 " "Info: 3: + IC(3.028 ns) + CELL(1.294 ns) = 8.517 ns; Loc. = LC_X11_Y10_N7; Fanout = 5; REG Node = 'jianpan:inst9\|i_clk'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.322 ns" { testcounter:inst|clk_1kh jianpan:inst9|i_clk } "NODE_NAME" } } { "jianpan.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jianpan.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.895 ns) + CELL(0.918 ns) 10.330 ns jianpan:inst9\|scan\[3\] 4 REG LC_X11_Y10_N8 6 " "Info: 4: + IC(0.895 ns) + CELL(0.918 ns) = 10.330 ns; Loc. = LC_X11_Y10_N8; Fanout = 6; REG Node = 'jianpan:inst9\|scan\[3\]'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.813 ns" { jianpan:inst9|i_clk jianpan:inst9|scan[3] } "NODE_NAME" } } { "jianpan.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jianpan.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.669 ns ( 45.20 % ) " "Info: Total cell delay = 4.669 ns ( 45.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.661 ns ( 54.80 % ) " "Info: Total interconnect delay = 5.661 ns ( 54.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.330 ns" { clk_in testcounter:inst|clk_1kh jianpan:inst9|i_clk jianpan:inst9|scan[3] } "NODE_NAME" } } { "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "10.330 ns" { clk_in {} clk_in~combout {} testcounter:inst|clk_1kh {} jianpan:inst9|i_clk {} jianpan:inst9|scan[3] {} } { 0.000ns 0.000ns 1.738ns 3.028ns 0.895ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "jianpan.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jianpan.vhd" 29 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.212 ns + Longest register pin " "Info: + Longest register to pin delay is 4.212 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns jianpan:inst9\|scan\[3\] 1 REG LC_X11_Y10_N8 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X11_Y10_N8; Fanout = 6; REG Node = 'jianpan:inst9\|scan\[3\]'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { jianpan:inst9|scan[3] } "NODE_NAME" } } { "jianpan.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jianpan.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.890 ns) + CELL(2.322 ns) 4.212 ns COLUMN\[3\] 2 PIN PIN_120 0 " "Info: 2: + IC(1.890 ns) + CELL(2.322 ns) = 4.212 ns; Loc. = PIN_120; Fanout = 0; PIN Node = 'COLUMN\[3\]'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.212 ns" { jianpan:inst9|scan[3] COLUMN[3] } "NODE_NAME" } } { "yingtuo.bdf" "" { Schematic "E:/ddl-vhdl/yingtuo/yingtuo.bdf" { { 616 216 392 632 "COLUMN\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 55.13 % ) " "Info: Total cell delay = 2.322 ns ( 55.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.890 ns ( 44.87 % ) " "Info: Total interconnect delay = 1.890 ns ( 44.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.212 ns" { jianpan:inst9|scan[3] COLUMN[3] } "NODE_NAME" } } { "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "4.212 ns" { jianpan:inst9|scan[3] {} COLUMN[3] {} } { 0.000ns 1.890ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.330 ns" { clk_in testcounter:inst|clk_1kh jianpan:inst9|i_clk jianpan:inst9|scan[3] } "NODE_NAME" } } { "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "10.330 ns" { clk_in {} clk_in~combout {} testcounter:inst|clk_1kh {} jianpan:inst9|i_clk {} jianpan:inst9|scan[3] {} } { 0.000ns 0.000ns 1.738ns 3.028ns 0.895ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } } { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.212 ns" { jianpan:inst9|scan[3] COLUMN[3] } "NODE_NAME" } } { "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "4.212 ns" { jianpan:inst9|scan[3] {} COLUMN[3] {} } { 0.000ns 1.890ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "defenjishu1103:inst3\|point\[4\] RESET clk_in 19.401 ns register " "Info: th for register \"defenjishu1103:inst3\|point\[4\]\" (data pin = \"RESET\", clock pin = \"clk_in\") is 19.401 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 25.810 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to destination register is 25.810 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 24 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 24; CLK Node = 'clk_in'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "yingtuo.bdf" "" { Schematic "E:/ddl-vhdl/yingtuo/yingtuo.bdf" { { 152 -112 56 168 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns testcounter:inst\|clk_1hh 2 REG LC_X13_Y3_N3 25 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X13_Y3_N3; Fanout = 25; REG Node = 'testcounter:inst\|clk_1hh'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk_in testcounter:inst|clk_1hh } "NODE_NAME" } } { "testcounter.vhd" "" { Text "E:/ddl-vhdl/yingtuo/testcounter.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.506 ns) + CELL(1.294 ns) 8.995 ns xiaodou:inst10\|cache_row\[0\]\[1\] 3 REG LC_X14_Y9_N2 2 " "Info: 3: + IC(3.506 ns) + CELL(1.294 ns) = 8.995 ns; Loc. = LC_X14_Y9_N2; Fanout = 2; REG Node = 'xiaodou:inst10\|cache_row\[0\]\[1\]'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.800 ns" { testcounter:inst|clk_1hh xiaodou:inst10|cache_row[0][1] } "NODE_NAME" } } { "xiaodou.vhd" "" { Text "E:/ddl-vhdl/yingtuo/xiaodou.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.811 ns) + CELL(0.914 ns) 11.720 ns xiaodou:inst10\|odata_row\[1\]~9 4 COMB LC_X15_Y10_N0 6 " "Info: 4: + IC(1.811 ns) + CELL(0.914 ns) = 11.720 ns; Loc. = LC_X15_Y10_N0; Fanout = 6; COMB Node = 'xiaodou:inst10\|odata_row\[1\]~9'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.725 ns" { xiaodou:inst10|cache_row[0][1] xiaodou:inst10|odata_row[1]~9 } "NODE_NAME" } } { "xiaodou.vhd" "" { Text "E:/ddl-vhdl/yingtuo/xiaodou.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.229 ns) + CELL(0.914 ns) 13.863 ns jifenqi1103:inst2\|Mux4~5 5 COMB LC_X14_Y10_N5 1 " "Info: 5: + IC(1.229 ns) + CELL(0.914 ns) = 13.863 ns; Loc. = LC_X14_Y10_N5; Fanout = 1; COMB Node = 'jifenqi1103:inst2\|Mux4~5'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.143 ns" { xiaodou:inst10|odata_row[1]~9 jifenqi1103:inst2|Mux4~5 } "NODE_NAME" } } { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.685 ns) + CELL(0.740 ns) 16.288 ns jifenqi1103:inst2\|Mux4~4 6 COMB LC_X15_Y10_N4 1 " "Info: 6: + IC(1.685 ns) + CELL(0.740 ns) = 16.288 ns; Loc. = LC_X15_Y10_N4; Fanout = 1; COMB Node = 'jifenqi1103:inst2\|Mux4~4'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.425 ns" { jifenqi1103:inst2|Mux4~5 jifenqi1103:inst2|Mux4~4 } "NODE_NAME" } } { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.757 ns) + CELL(0.511 ns) 17.556 ns jifenqi1103:inst2\|Mux4 7 COMB LC_X15_Y10_N9 2 " "Info: 7: + IC(0.757 ns) + CELL(0.511 ns) = 17.556 ns; Loc. = LC_X15_Y10_N9; Fanout = 2; COMB Node = 'jifenqi1103:inst2\|Mux4'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.268 ns" { jifenqi1103:inst2|Mux4~4 jifenqi1103:inst2|Mux4 } "NODE_NAME" } } { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.497 ns) + CELL(0.740 ns) 20.793 ns jifenqi1103:inst2\|Equal2~0 8 COMB LC_X11_Y8_N9 1 " "Info: 8: + IC(2.497 ns) + CELL(0.740 ns) = 20.793 ns; Loc. = LC_X11_Y8_N9; Fanout = 1; COMB Node = 'jifenqi1103:inst2\|Equal2~0'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.237 ns" { jifenqi1103:inst2|Mux4 jifenqi1103:inst2|Equal2~0 } "NODE_NAME" } } { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.724 ns) + CELL(0.200 ns) 21.717 ns jifenqi1103:inst2\|catch~9 9 COMB LC_X11_Y8_N0 1 " "Info: 9: + IC(0.724 ns) + CELL(0.200 ns) = 21.717 ns; Loc. = LC_X11_Y8_N0; Fanout = 1; COMB Node = 'jifenqi1103:inst2\|catch~9'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.924 ns" { jifenqi1103:inst2|Equal2~0 jifenqi1103:inst2|catch~9 } "NODE_NAME" } } { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.783 ns) + CELL(0.511 ns) 23.011 ns jifenqi1103:inst2\|catch 10 COMB LC_X11_Y8_N5 22 " "Info: 10: + IC(0.783 ns) + CELL(0.511 ns) = 23.011 ns; Loc. = LC_X11_Y8_N5; Fanout = 22; COMB Node = 'jifenqi1103:inst2\|catch'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.294 ns" { jifenqi1103:inst2|catch~9 jifenqi1103:inst2|catch } "NODE_NAME" } } { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.881 ns) + CELL(0.918 ns) 25.810 ns defenjishu1103:inst3\|point\[4\] 11 REG LC_X12_Y7_N5 11 " "Info: 11: + IC(1.881 ns) + CELL(0.918 ns) = 25.810 ns; Loc. = LC_X12_Y7_N5; Fanout = 11; REG Node = 'defenjishu1103:inst3\|point\[4\]'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.799 ns" { jifenqi1103:inst2|catch defenjishu1103:inst3|point[4] } "NODE_NAME" } } { "defenjishu1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/defenjishu1103.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.199 ns ( 35.64 % ) " "Info: Total cell delay = 9.199 ns ( 35.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "16.611 ns ( 64.36 % ) " "Info: Total interconnect delay = 16.611 ns ( 64.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "25.810 ns" { clk_in testcounter:inst|clk_1hh xiaodou:inst10|cache_row[0][1] xiaodou:inst10|odata_row[1]~9 jifenqi1103:inst2|Mux4~5 jifenqi1103:inst2|Mux4~4 jifenqi1103:inst2|Mux4 jifenqi1103:inst2|Equal2~0 jifenqi1103:inst2|catch~9 jifenqi1103:inst2|catch defenjishu1103:inst3|point[4] } "NODE_NAME" } } { "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "25.810 ns" { clk_in {} clk_in~combout {} testcounter:inst|clk_1hh {} xiaodou:inst10|cache_row[0][1] {} xiaodou:inst10|odata_row[1]~9 {} jifenqi1103:inst2|Mux4~5 {} jifenqi1103:inst2|Mux4~4 {} jifenqi1103:inst2|Mux4 {} jifenqi1103:inst2|Equal2~0 {} jifenqi1103:inst2|catch~9 {} jifenqi1103:inst2|catch {} defenjishu1103:inst3|point[4] {} } { 0.000ns 0.000ns 1.738ns 3.506ns 1.811ns 1.229ns 1.685ns 0.757ns 2.497ns 0.724ns 0.783ns 1.881ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.914ns 0.914ns 0.740ns 0.511ns 0.740ns 0.200ns 0.511ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "defenjishu1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/defenjishu1103.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.630 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.630 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns RESET 1 PIN PIN_125 93 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_125; Fanout = 93; PIN Node = 'RESET'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESET } "NODE_NAME" } } { "yingtuo.bdf" "" { Schematic "E:/ddl-vhdl/yingtuo/yingtuo.bdf" { { 224 216 384 240 "RESET" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.862 ns) + CELL(0.511 ns) 5.505 ns defenjishu1103:inst3\|gameover~0 2 COMB LC_X12_Y7_N4 1 " "Info: 2: + IC(3.862 ns) + CELL(0.511 ns) = 5.505 ns; Loc. = LC_X12_Y7_N4; Fanout = 1; COMB Node = 'defenjishu1103:inst3\|gameover~0'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.373 ns" { RESET defenjishu1103:inst3|gameover~0 } "NODE_NAME" } } { "defenjishu1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/defenjishu1103.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.534 ns) + CELL(0.591 ns) 6.630 ns defenjishu1103:inst3\|point\[4\] 3 REG LC_X12_Y7_N5 11 " "Info: 3: + IC(0.534 ns) + CELL(0.591 ns) = 6.630 ns; Loc. = LC_X12_Y7_N5; Fanout = 11; REG Node = 'defenjishu1103:inst3\|point\[4\]'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.125 ns" { defenjishu1103:inst3|gameover~0 defenjishu1103:inst3|point[4] } "NODE_NAME" } } { "defenjishu1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/defenjishu1103.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.234 ns ( 33.70 % ) " "Info: Total cell delay = 2.234 ns ( 33.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.396 ns ( 66.30 % ) " "Info: Total interconnect delay = 4.396 ns ( 66.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.630 ns" { RESET defenjishu1103:inst3|gameover~0 defenjishu1103:inst3|point[4] } "NODE_NAME" } } { "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "6.630 ns" { RESET {} RESET~combout {} defenjishu1103:inst3|gameover~0 {} defenjishu1103:inst3|point[4] {} } { 0.000ns 0.000ns 3.862ns 0.534ns } { 0.000ns 1.132ns 0.511ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "25.810 ns" { clk_in testcounter:inst|clk_1hh xiaodou:inst10|cache_row[0][1] xiaodou:inst10|odata_row[1]~9 jifenqi1103:inst2|Mux4~5 jifenqi1103:inst2|Mux4~4 jifenqi1103:inst2|Mux4 jifenqi1103:inst2|Equal2~0 jifenqi1103:inst2|catch~9 jifenqi1103:inst2|catch defenjishu1103:inst3|point[4] } "NODE_NAME" } } { "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "25.810 ns" { clk_in {} clk_in~combout {} testcounter:inst|clk_1hh {} xiaodou:inst10|cache_row[0][1] {} xiaodou:inst10|odata_row[1]~9 {} jifenqi1103:inst2|Mux4~5 {} jifenqi1103:inst2|Mux4~4 {} jifenqi1103:inst2|Mux4 {} jifenqi1103:inst2|Equal2~0 {} jifenqi1103:inst2|catch~9 {} jifenqi1103:inst2|catch {} defenjishu1103:inst3|point[4] {} } { 0.000ns 0.000ns 1.738ns 3.506ns 1.811ns 1.229ns 1.685ns 0.757ns 2.497ns 0.724ns 0.783ns 1.881ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.914ns 0.914ns 0.740ns 0.511ns 0.740ns 0.200ns 0.511ns 0.918ns } "" } } { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.630 ns" { RESET defenjishu1103:inst3|gameover~0 defenjishu1103:inst3|point[4] } "NODE_NAME" } } { "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "6.630 ns" { RESET {} RESET~combout {} defenjishu1103:inst3|gameover~0 {} defenjishu1103:inst3|point[4] {} } { 0.000ns 0.000ns 3.862ns 0.534ns } { 0.000ns 1.132ns 0.511ns 0.591ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 13 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "209 " "Info: Peak virtual memory: 209 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 05 23:00:27 2017 " "Info: Processing ended: Sun Nov 05 23:00:27 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
