Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: H:/FPGA/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 693dc3cb6e4a4f3c8c122eedc6987634 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot spi_tb_behav xil_defaultlib.spi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'tx_data' [H:/FPGA/souce/22_spi/SPI.srcs/sim_1/new/spi_tb.v:49]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'rx_data' [H:/FPGA/souce/22_spi/SPI.srcs/sim_1/new/spi_tb.v:50]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi
Compiling module xil_defaultlib.spi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot spi_tb_behav
