

================================================================
== Synthesis Summary Report of 'matrix_cyclic_block'
================================================================
+ General Information: 
    * Date:           Mon Apr  7 11:33:12 2025
    * Version:        2024.2 (Build 5238294 on Nov  8 2024)
    * Project:        flash_attn
    * Solution:       hls (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------------------------------------------------+------+------+---------+---------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |                            Modules                           | Issue|      | Latency | Latency | Iteration|         | Trip |          |      |         |           |           |     |
    |                            & Loops                           | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM |   DSP   |     FF    |    LUT    | URAM|
    +--------------------------------------------------------------+------+------+---------+---------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |+ matrix_cyclic_block                                         |     -|  0.38|       43|  430.000|         -|       44|     -|        no|     -|  12 (5%)|  1515 (1%)|  1099 (2%)|    -|
    | + matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1  |     -|  0.78|       18|  180.000|         -|       18|     -|        no|     -|        -|   14 (~0%)|  146 (~0%)|    -|
    |  o read_A_and_B_VITIS_LOOP_28_1                              |     -|  7.30|       16|  160.000|         2|        1|    16|       yes|     -|        -|          -|          -|    -|
    | + matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2   |     -|  0.38|       22|  220.000|         -|       22|     -|        no|     -|  12 (5%)|  1198 (1%)|   560 (1%)|    -|
    |  o Matrix_Loop_VITIS_LOOP_39_2                               |     -|  7.30|       20|  200.000|         6|        1|    16|       yes|     -|        -|          -|          -|    -|
    +--------------------------------------------------------------+------+------+---------+---------+----------+---------+------+----------+------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AXIS
+------------+-----------+---------------+-------+-------+-------+--------+-------+--------+
| Interface  | Direction | Register Mode | TDATA | TKEEP | TLAST | TREADY | TSTRB | TVALID |
+------------+-----------+---------------+-------+-------+-------+--------+-------+--------+
| stream_in  | in        | off           | 32    | 4     | 1     | 1      | 4     | 1      |
| stream_in2 | in        | off           | 32    | 4     | 1     | 1      | 4     | 1      |
| stream_out | out       | off           | 32    | 4     | 1     | 1      | 4     | 1      |
+------------+-----------+---------------+-------+-------+-------+--------+-------+--------+

* TOP LEVEL CONTROL
+-----------+--------------+----------+
| Interface | Type         | Ports    |
+-----------+--------------+----------+
| ap_clk    | clock        | ap_clk   |
| ap_rst_n  | reset        | ap_rst_n |
| ap_ctrl   | ap_ctrl_none |          |
+-----------+--------------+----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+------------+-----------+-------------------------------------------------+
| Argument   | Direction | Datatype                                        |
+------------+-----------+-------------------------------------------------+
| stream_in  | in        | stream<hls::axis<int, 0, 0, 0, '8', false>, 0>& |
| stream_out | out       | stream<hls::axis<int, 0, 0, 0, '8', false>, 0>& |
| stream_in2 | in        | stream<hls::axis<int, 0, 0, 0, '8', false>, 0>& |
+------------+-----------+-------------------------------------------------+

* SW-to-HW Mapping
+------------+--------------+-----------+
| Argument   | HW Interface | HW Type   |
+------------+--------------+-----------+
| stream_in  | stream_in    | interface |
| stream_out | stream_out   | interface |
| stream_in2 | stream_in2   | interface |
+------------+--------------+-----------+


================================================================
== Bind Op Report
================================================================
+--------------------------------------------------------------+-----+--------+---------------+--------+----------+---------+
| Name                                                         | DSP | Pragma | Variable      | Op     | Impl     | Latency |
+--------------------------------------------------------------+-----+--------+---------------+--------+----------+---------+
| + matrix_cyclic_block                                        | 12  |        |               |        |          |         |
|  + matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1 | 0   |        |               |        |          |         |
|    icmp_ln26_fu_242_p2                                       |     |        | icmp_ln26     | seteq  | auto     | 0       |
|    add_ln26_fu_248_p2                                        |     |        | add_ln26      | add    | fabric   | 0       |
|    icmp_ln28_fu_265_p2                                       |     |        | icmp_ln28     | seteq  | auto     | 0       |
|    select_ln26_fu_271_p3                                     |     |        | select_ln26   | select | auto_sel | 0       |
|    add_ln26_1_fu_279_p2                                      |     |        | add_ln26_1    | add    | fabric   | 0       |
|    select_ln26_1_fu_285_p3                                   |     |        | select_ln26_1 | select | auto_sel | 0       |
|    add_ln28_fu_333_p2                                        |     |        | add_ln28      | add    | fabric   | 0       |
|  + matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2  | 12  |        |               |        |          |         |
|    icmp_ln38_fu_279_p2                                       |     |        | icmp_ln38     | seteq  | auto     | 0       |
|    add_ln38_fu_285_p2                                        |     |        | add_ln38      | add    | fabric   | 0       |
|    icmp_ln39_fu_302_p2                                       |     |        | icmp_ln39     | seteq  | auto     | 0       |
|    select_ln15_fu_308_p3                                     |     |        | select_ln15   | select | auto_sel | 0       |
|    add_ln38_1_fu_316_p2                                      |     |        | add_ln38_1    | add    | fabric   | 0       |
|    select_ln38_fu_322_p3                                     |     |        | select_ln38   | select | auto_sel | 0       |
|    first_iter_1_fu_330_p2                                    |     |        | first_iter_1  | seteq  | auto     | 0       |
|    cmp48_fu_344_p2                                           |     |        | cmp48         | seteq  | auto     | 0       |
|    mul_32s_32s_32_2_1_U17                                    | 3   |        | mul_ln42      | mul    | auto     | 1       |
|    mul_32s_32s_32_2_1_U18                                    | 3   |        | mul_ln42_1    | mul    | auto     | 1       |
|    mul_32s_32s_32_2_1_U19                                    | 3   |        | mul_ln42_2    | mul    | auto     | 1       |
|    mul_32s_32s_32_2_1_U20                                    | 3   |        | mul_ln42_3    | mul    | auto     | 1       |
|    add_ln42_1_fu_442_p2                                      |     |        | add_ln42_1    | add    | fabric   | 0       |
|    icmp_ln46_fu_368_p2                                       |     |        | icmp_ln46     | setne  | auto     | 0       |
|    and_ln46_fu_374_p2                                        |     |        | and_ln46      | and    | auto     | 0       |
|    valueout_last_fu_380_p2                                   |     |        | valueout_last | or     | auto     | 0       |
|    add_ln39_fu_386_p2                                        |     |        | add_ln39      | add    | fabric   | 0       |
+--------------------------------------------------------------+-----+--------+---------------+--------+----------+---------+


================================================================
== Storage Report
================================================================
+-----------------------+--------------+------+------+------+--------+----------+------+---------+------------------+
| Name                  | Usage        | Type | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|                       |              |      |      |      |        |          |      |         | Banks            |
+-----------------------+--------------+------+------+------+--------+----------+------+---------+------------------+
| + matrix_cyclic_block |              |      | 0    | 0    |        |          |      |         |                  |
|   A_U                 | ram_1p array |      |      |      |        | A        | auto | 1       | 32, 4, 1         |
|   A_1_U               | ram_1p array |      |      |      |        | A_1      | auto | 1       | 32, 4, 1         |
|   A_2_U               | ram_1p array |      |      |      |        | A_2      | auto | 1       | 32, 4, 1         |
|   A_3_U               | ram_1p array |      |      |      |        | A_3      | auto | 1       | 32, 4, 1         |
|   B_U                 | ram_1p array |      |      |      |        | B        | auto | 1       | 32, 4, 1         |
|   B_1_U               | ram_1p array |      |      |      |        | B_1      | auto | 1       | 32, 4, 1         |
|   B_2_U               | ram_1p array |      |      |      |        | B_2      | auto | 1       | 32, 4, 1         |
|   B_3_U               | ram_1p array |      |      |      |        | B_3      | auto | 1       | 32, 4, 1         |
+-----------------------+--------------+------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+---------------------------------------------+---------------------------------------------------------+
| Type      | Options                                     | Location                                                |
+-----------+---------------------------------------------+---------------------------------------------------------+
| interface | ap_ctrl_none port=return                    | loop_pipeline.cpp:8 in matrix_cyclic_block, return      |
| interface | mode=AXIS port=stream_in register_mode=off  | loop_pipeline.cpp:9 in matrix_cyclic_block, stream_in   |
| interface | mode=AXIS port=stream_out register_mode=off | loop_pipeline.cpp:10 in matrix_cyclic_block, stream_out |
| interface | mode=AXIS port=stream_in2 register_mode=off | loop_pipeline.cpp:11 in matrix_cyclic_block, stream_in2 |
+-----------+---------------------------------------------+---------------------------------------------------------+


