Info: Generated random seed: 4744753461943777705
Info: constrained 'clk_12p0' to bel 'X12/Y31/io1'
Info: constrained 'ICE_39' to bel 'X4/Y31/io0'
Info: constrained 'ICE_40' to bel 'X5/Y31/io0'
Info: constrained 'ICE_41' to bel 'X6/Y31/io0'
Info: constrained 'ICE_25' to bel 'X19/Y31/io1'
Info: constrained 'ICE_27' to bel 'X18/Y31/io1'

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:      155 LCs used as LUT4 only
Info:      123 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:       30 LCs used as DFF only
Info: Packing carries..
Info:       65 LCs used as CARRY only
Info: Packing indirect carry+LUT pairs...
Info:        9 LUTs merged into carry LCs
Info: Packing RAMs..
Info: Placing PLLs..
Info: Packing special functions..
Info: Packing PLLs..
Info: Promoting globals..
Info: promoting clk_12p0$SB_IO_IN (fanout 153)
Info: promoting pipelinec_inst.global_to_module[10] [reset] (fanout 32)
Info: promoting pipelinec_inst.uart_rx_mac_0clk_6e5ceb01.uart_rx_1b_uart_mac_c_l24_c33_057a.bin_op_eq_uart_mac_h_l55_c6_9fed.left_SB_DFFESS_Q_S [reset] (fanout 18)
Info: promoting pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_3410.clk_counter_mux_uart_mac_h_l131_c3_e11e.iffalse_SB_DFF_Q_14_D_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_1_O_SB_LUT4_I2_O [cen] (fanout 39)
Info: promoting pipelinec_inst.uart_rx_mac_0clk_6e5ceb01.uart_rx_1b_uart_mac_c_l24_c33_057a.o_bit_stream_mux_uart_mac_h_l85_c5_1ad4.iftrue.data_SB_LUT4_I3_O [cen] (fanout 16)
Info: Constraining chains...
Info:       23 LCs used to legalise carry chains.
Info: Checksum: 0x9a952b81

Info: Device utilisation:
Info: 	         ICESTORM_LC:     389/   5280     7%
Info: 	        ICESTORM_RAM:       0/     30     0%
Info: 	               SB_IO:       6/     96     6%
Info: 	               SB_GB:       5/      8    62%
Info: 	        ICESTORM_PLL:       0/      1     0%
Info: 	         SB_WARMBOOT:       0/      1     0%
Info: 	        ICESTORM_DSP:       0/      8     0%
Info: 	      ICESTORM_HFOSC:       0/      1     0%
Info: 	      ICESTORM_LFOSC:       0/      1     0%
Info: 	              SB_I2C:       0/      2     0%
Info: 	              SB_SPI:       0/      2     0%
Info: 	              IO_I3C:       0/      2     0%
Info: 	         SB_LEDDA_IP:       0/      1     0%
Info: 	         SB_RGBA_DRV:       0/      1     0%
Info: 	      ICESTORM_SPRAM:       0/      4     0%

Info: Placed 6 cells based on constraints.
Info: Creating initial analytic placement for 200 cells, random placement wirelen = 7282.
Info:     at initial placer iter 0, wirelen = 120
Info:     at initial placer iter 1, wirelen = 92
Info:     at initial placer iter 2, wirelen = 93
Info:     at initial placer iter 3, wirelen = 91
Info: Running main analytical placer, max placement attempts per cell = 20000.
Info:     at iteration #1, type ICESTORM_LC: wirelen solved = 101, spread = 949, legal = 1148; time = 0.01s
Info:     at iteration #1, type SB_GB: wirelen solved = 1130, spread = 1231, legal = 1241; time = 0.00s
Info:     at iteration #1, type ALL: wirelen solved = 107, spread = 1035, legal = 1166; time = 0.01s
Info:     at iteration #2, type ICESTORM_LC: wirelen solved = 254, spread = 1048, legal = 1117; time = 0.01s
Info:     at iteration #2, type SB_GB: wirelen solved = 1044, spread = 1124, legal = 1117; time = 0.00s
Info:     at iteration #2, type ALL: wirelen solved = 139, spread = 1020, legal = 1129; time = 0.01s
Info:     at iteration #3, type ICESTORM_LC: wirelen solved = 247, spread = 1084, legal = 1196; time = 0.01s
Info:     at iteration #3, type SB_GB: wirelen solved = 1119, spread = 1201, legal = 1190; time = 0.00s
Info:     at iteration #3, type ALL: wirelen solved = 150, spread = 941, legal = 1071; time = 0.01s
Info:     at iteration #4, type ICESTORM_LC: wirelen solved = 260, spread = 1005, legal = 1099; time = 0.01s
Info:     at iteration #4, type SB_GB: wirelen solved = 1016, spread = 1104, legal = 1093; time = 0.00s
Info:     at iteration #4, type ALL: wirelen solved = 153, spread = 1078, legal = 1188; time = 0.01s
Info:     at iteration #5, type ICESTORM_LC: wirelen solved = 258, spread = 1138, legal = 1204; time = 0.01s
Info:     at iteration #5, type SB_GB: wirelen solved = 1114, spread = 1211, legal = 1204; time = 0.00s
Info:     at iteration #5, type ALL: wirelen solved = 178, spread = 1046, legal = 1124; time = 0.01s
Info:     at iteration #6, type ICESTORM_LC: wirelen solved = 281, spread = 846, legal = 974; time = 0.01s
Info:     at iteration #6, type SB_GB: wirelen solved = 897, spread = 985, legal = 974; time = 0.00s
Info:     at iteration #6, type ALL: wirelen solved = 189, spread = 843, legal = 961; time = 0.01s
Info:     at iteration #7, type ICESTORM_LC: wirelen solved = 302, spread = 1172, legal = 1239; time = 0.01s
Info:     at iteration #7, type SB_GB: wirelen solved = 1166, spread = 1250, legal = 1239; time = 0.00s
Info:     at iteration #7, type ALL: wirelen solved = 224, spread = 1164, legal = 1237; time = 0.01s
Info:     at iteration #8, type ICESTORM_LC: wirelen solved = 358, spread = 793, legal = 859; time = 0.01s
Info:     at iteration #8, type SB_GB: wirelen solved = 781, spread = 870, legal = 859; time = 0.00s
Info:     at iteration #8, type ALL: wirelen solved = 213, spread = 812, legal = 932; time = 0.01s
Info:     at iteration #9, type ICESTORM_LC: wirelen solved = 338, spread = 1005, legal = 1052; time = 0.01s
Info:     at iteration #9, type SB_GB: wirelen solved = 975, spread = 1062, legal = 1052; time = 0.00s
Info:     at iteration #9, type ALL: wirelen solved = 210, spread = 1038, legal = 1090; time = 0.01s
Info:     at iteration #10, type ICESTORM_LC: wirelen solved = 369, spread = 802, legal = 1020; time = 0.01s
Info:     at iteration #10, type SB_GB: wirelen solved = 944, spread = 1031, legal = 1020; time = 0.00s
Info:     at iteration #10, type ALL: wirelen solved = 230, spread = 819, legal = 963; time = 0.01s
Info:     at iteration #11, type ICESTORM_LC: wirelen solved = 367, spread = 866, legal = 1059; time = 0.01s
Info:     at iteration #11, type SB_GB: wirelen solved = 977, spread = 1057, legal = 1056; time = 0.00s
Info:     at iteration #11, type ALL: wirelen solved = 278, spread = 1145, legal = 1250; time = 0.01s
Info:     at iteration #12, type ICESTORM_LC: wirelen solved = 356, spread = 881, legal = 1029; time = 0.01s
Info:     at iteration #12, type SB_GB: wirelen solved = 972, spread = 1036, legal = 1029; time = 0.00s
Info:     at iteration #12, type ALL: wirelen solved = 293, spread = 989, legal = 1169; time = 0.01s
Info:     at iteration #13, type ICESTORM_LC: wirelen solved = 345, spread = 925, legal = 1013; time = 0.01s
Info:     at iteration #13, type SB_GB: wirelen solved = 953, spread = 1019, legal = 1013; time = 0.00s
Info:     at iteration #13, type ALL: wirelen solved = 245, spread = 1165, legal = 1238; time = 0.01s
Info: HeAP Placer Time: 0.32s
Info:   of which solving equations: 0.24s
Info:   of which spreading cells: 0.02s
Info:   of which strict legalisation: 0.02s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 151, wirelen = 932
Info:   at iteration #5: temp = 0.000000, timing cost = 136, wirelen = 710
Info:   at iteration #10: temp = 0.000000, timing cost = 134, wirelen = 645
Info:   at iteration #15: temp = 0.000000, timing cost = 129, wirelen = 625
Info:   at iteration #17: temp = 0.000000, timing cost = 126, wirelen = 617 
Info: SA placement time 0.19s

Info: Max frequency for clock 'clk_12p0$SB_IO_IN_$glb_clk': 26.79 MHz (PASS at 12.00 MHz)

Info: Max delay <async>                            -> posedge clk_12p0$SB_IO_IN_$glb_clk: 5.45 ns
Info: Max delay posedge clk_12p0$SB_IO_IN_$glb_clk -> <async>                           : 5.47 ns

Info: Slack histogram:
Info:  legend: * represents 1 endpoint(s)
Info:          + represents [1,1) endpoint(s)
Info: [ 46007,  47682) |********************+
Info: [ 47682,  49357) |****************+
Info: [ 49357,  51032) | 
Info: [ 51032,  52707) | 
Info: [ 52707,  54382) | 
Info: [ 54382,  56057) |***+
Info: [ 56057,  57732) |**********+
Info: [ 57732,  59407) |**+
Info: [ 59407,  61082) |*+
Info: [ 61082,  62757) |**+
Info: [ 62757,  64432) |******+
Info: [ 64432,  66107) |***************+
Info: [ 66107,  67782) |*****+
Info: [ 67782,  69457) |*********************+
Info: [ 69457,  71132) |*****************+
Info: [ 71132,  72807) |************+
Info: [ 72807,  74482) |********************+
Info: [ 74482,  76157) |***************************************+
Info: [ 76157,  77832) |******************+
Info: [ 77832,  79507) |************************************************************ 
Info: Checksum: 0x05ddbfe9

Info: Routing..
Info: Setting up routing queue.
Info: Routing 1187 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |       42        792 |   42   792 |       244|       0.13       0.13|
Info:       1265 |       62       1038 |   20   246 |         0|       0.06       0.19|
Info: Routing complete.
Info: Router1 time 0.19s
Info: Checksum: 0x867749e7

Info: Critical path report for clock 'clk_12p0$SB_IO_IN_$glb_clk' (posedge -> posedge):
Info:       type curr  total name
Info:   clk-to-q  1.39  1.39 Source pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_3410.bin_op_eq_uart_mac_h_l131_c6_1393.left_SB_DFF_Q_D_SB_LUT4_O_LC.O
Info:    routing  1.76  3.15 Net ICE_25_SB_DFFSR_Q_R_SB_LUT4_O_I3[0] (13,22) -> (13,23)
Info:                          Sink pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_serializer_uart_mac_c_l61_c29_8ae9.uart_serializer_serializer_in_to_out_uart_mac_h_l196_c1331_0805.in_buffer_valid_mux_uart_mac_h_l196_c663_8406.iffalse_SB_LUT4_I2_LC.I1
Info:                          Defined in:
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  1.23  4.38 Source pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_serializer_uart_mac_c_l61_c29_8ae9.uart_serializer_serializer_in_to_out_uart_mac_h_l196_c1331_0805.in_buffer_valid_mux_uart_mac_h_l196_c663_8406.iffalse_SB_LUT4_I2_LC.O
Info:    routing  1.76  6.14 Net pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_3410.clk_counter_mux_uart_mac_h_l131_c3_e11e.iffalse_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1] (13,23) -> (14,22)
Info:                          Sink pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_3410.clk_counter_mux_uart_mac_h_l131_c3_e11e.iffalse_SB_DFF_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I3_I2_SB_LUT4_O_LC.I3
Info:                          Defined in:
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.87  7.02 Source pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_3410.clk_counter_mux_uart_mac_h_l131_c3_e11e.iffalse_SB_DFF_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I3_I2_SB_LUT4_O_LC.O
Info:    routing  1.76  8.78 Net pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_3410.clk_counter_mux_uart_mac_h_l131_c3_e11e.iffalse_SB_DFF_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I3_I2[2] (14,22) -> (15,22)
Info:                          Sink pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_3410.clk_counter_mux_uart_mac_h_l131_c3_e11e.iffalse_SB_DFF_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I3_LC.I2
Info:                          Defined in:
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.61  9.39 Source pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_3410.clk_counter_mux_uart_mac_h_l131_c3_e11e.iffalse_SB_DFF_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I3_LC.COUT
Info:    routing  0.00  9.39 Net pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_3410.clk_counter_mux_uart_mac_h_l131_c3_e11e.iffalse_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3] (15,22) -> (15,22)
Info:                          Sink pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_3410.clk_counter_mux_uart_mac_h_l131_c3_e11e.iffalse_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_LC.CIN
Info:                          Defined in:
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:      logic  0.28  9.66 Source pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_3410.clk_counter_mux_uart_mac_h_l131_c3_e11e.iffalse_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_LC.COUT
Info:    routing  0.00  9.66 Net pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_3410.clk_counter_mux_uart_mac_h_l131_c3_e11e.iffalse_SB_DFF_Q_8_D_SB_LUT4_O_I0[3] (15,22) -> (15,22)
Info:                          Sink pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_3410.clk_counter_mux_uart_mac_h_l131_c3_e11e.iffalse_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_I2_LC.CIN
Info:                          Defined in:
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:      logic  0.28  9.94 Source pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_3410.clk_counter_mux_uart_mac_h_l131_c3_e11e.iffalse_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_I2_LC.COUT
Info:    routing  0.56  10.50 Net pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_3410.clk_counter_mux_uart_mac_h_l131_c3_e11e.iffalse_SB_DFF_Q_7_D_SB_LUT4_O_I0[3] (15,22) -> (15,23)
Info:                          Sink pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_3410.clk_counter_mux_uart_mac_h_l131_c3_e11e.iffalse_SB_DFF_Q_7_D_SB_LUT4_O_I0_SB_LUT4_I2_LC.CIN
Info:                          Defined in:
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:      logic  0.28  10.78 Source pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_3410.clk_counter_mux_uart_mac_h_l131_c3_e11e.iffalse_SB_DFF_Q_7_D_SB_LUT4_O_I0_SB_LUT4_I2_LC.COUT
Info:    routing  0.00  10.78 Net pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_3410.clk_counter_mux_uart_mac_h_l131_c3_e11e.iffalse_SB_DFF_Q_6_D_SB_LUT4_O_I0[3] (15,23) -> (15,23)
Info:                          Sink pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_3410.clk_counter_mux_uart_mac_h_l131_c3_e11e.iffalse_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_I2_LC.CIN
Info:                          Defined in:
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:      logic  0.28  11.06 Source pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_3410.clk_counter_mux_uart_mac_h_l131_c3_e11e.iffalse_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_I2_LC.COUT
Info:    routing  0.00  11.06 Net pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_3410.clk_counter_mux_uart_mac_h_l131_c3_e11e.iffalse_SB_DFF_Q_5_D_SB_LUT4_O_I2[3] (15,23) -> (15,23)
Info:                          Sink pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_3410.clk_counter_mux_uart_mac_h_l131_c3_e11e.iffalse_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_I2_LC.CIN
Info:                          Defined in:
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:      logic  0.28  11.33 Source pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_3410.clk_counter_mux_uart_mac_h_l131_c3_e11e.iffalse_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_I2_LC.COUT
Info:    routing  0.00  11.33 Net pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_3410.clk_counter_mux_uart_mac_h_l131_c3_e11e.iffalse_SB_DFF_Q_4_D_SB_LUT4_O_I2[3] (15,23) -> (15,23)
Info:                          Sink pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_3410.clk_counter_mux_uart_mac_h_l131_c3_e11e.iffalse_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_LC.CIN
Info:                          Defined in:
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:      logic  0.28  11.61 Source pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_3410.clk_counter_mux_uart_mac_h_l131_c3_e11e.iffalse_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_LC.COUT
Info:    routing  0.66  12.27 Net pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_3410.clk_counter_mux_uart_mac_h_l131_c3_e11e.iffalse_SB_DFF_Q_3_D_SB_LUT4_O_I2[3] (15,23) -> (15,23)
Info:                          Sink pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_3410.clk_counter_mux_uart_mac_h_l131_c3_e11e.iffalse_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_LC.I3
Info:                          Defined in:
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:      logic  0.87  13.15 Source pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_3410.clk_counter_mux_uart_mac_h_l131_c3_e11e.iffalse_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_LC.O
Info:    routing  1.76  14.91 Net pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_3410.clk_counter_mux_uart_mac_h_l131_c3_e11e.iffalse_SB_DFF_Q_7_D_SB_LUT4_O_I0_SB_LUT4_I2_O[3] (15,23) -> (14,23)
Info:                          Sink pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_3410.clk_counter_mux_uart_mac_h_l131_c3_e11e.iffalse_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_O_2_LC.I3
Info:                          Defined in:
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.87  15.78 Source pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_3410.clk_counter_mux_uart_mac_h_l131_c3_e11e.iffalse_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_O_2_LC.O
Info:    routing  1.76  17.54 Net pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_3410.clk_counter_mux_uart_mac_h_l131_c3_e11e.iffalse_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I3_O[3] (14,23) -> (15,24)
Info:                          Sink pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_3410.clk_counter_mux_uart_mac_h_l131_c3_e11e.iffalse_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_LC.I3
Info:                          Defined in:
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.87  18.42 Source pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_3410.clk_counter_mux_uart_mac_h_l131_c3_e11e.iffalse_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_LC.O
Info:    routing  1.76  20.18 Net pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_3410.clk_counter_mux_uart_mac_h_l131_c3_e11e.iffalse_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2] (15,24) -> (14,23)
Info:                          Sink pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_3410.clk_counter_mux_uart_mac_h_l131_c3_e11e.iffalse_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_LC.I3
Info:                          Defined in:
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.87  21.05 Source pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_3410.clk_counter_mux_uart_mac_h_l131_c3_e11e.iffalse_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_LC.O
Info:    routing  1.76  22.81 Net ICE_25_SB_DFFSR_Q_R[2] (14,23) -> (13,23)
Info:                          Sink pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_3410.clk_counter_mux_uart_mac_h_l131_c3_e11e.iffalse_SB_DFF_Q_14_D_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I1_LC.I3
Info:                          Defined in:
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.87  23.69 Source pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_3410.clk_counter_mux_uart_mac_h_l131_c3_e11e.iffalse_SB_DFF_Q_14_D_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I1_LC.O
Info:    routing  1.76  25.45 Net pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_3410.clk_counter_mux_uart_mac_h_l131_c3_e11e.iffalse_SB_DFF_Q_14_D_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I1_O[3] (13,23) -> (12,24)
Info:                          Sink pipelinec_inst.uart_main_0clk_f70fc97c.global_to_module.uart_tx_mac_in_ready_SB_LUT4_O_LC.I3
Info:                          Defined in:
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.87  26.32 Source pipelinec_inst.uart_main_0clk_f70fc97c.global_to_module.uart_tx_mac_in_ready_SB_LUT4_O_LC.O
Info:    routing  1.76  28.08 Net pipelinec_inst.global_to_module[10] (12,24) -> (13,24)
Info:                          Sink pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_3410.clk_counter_mux_uart_mac_h_l131_c3_e11e.iffalse_SB_DFF_Q_14_D_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_1_O_SB_LUT4_I2_LC.I3
Info:                          Defined in:
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.87  28.96 Source pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_3410.clk_counter_mux_uart_mac_h_l131_c3_e11e.iffalse_SB_DFF_Q_14_D_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_1_O_SB_LUT4_I2_LC.O
Info:    routing  2.39  31.35 Net pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_3410.clk_counter_mux_uart_mac_h_l131_c3_e11e.iffalse_SB_DFF_Q_14_D_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_1_O_SB_LUT4_I2_O (13,24) -> (13,31)
Info:                          Sink $gbuf_pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_3410.clk_counter_mux_uart_mac_h_l131_c3_e11e.iffalse_SB_DFF_Q_14_D_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_1_O_SB_LUT4_I2_O_$glb_ce.USER_SIGNAL_TO_GLOBAL_BUFFER
Info:      logic  1.59  32.94 Source $gbuf_pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_3410.clk_counter_mux_uart_mac_h_l131_c3_e11e.iffalse_SB_DFF_Q_14_D_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_1_O_SB_LUT4_I2_O_$glb_ce.GLOBAL_BUFFER_OUTPUT
Info:    routing  0.70  33.64 Net pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_3410.clk_counter_mux_uart_mac_h_l131_c3_e11e.iffalse_SB_DFF_Q_14_D_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_1_O_SB_LUT4_I2_O_$glb_ce (13,31) -> (12,21)
Info:                          Sink pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_serializer_uart_mac_c_l61_c29_8ae9.uart_serializer_serializer_in_to_out_uart_mac_h_l196_c1331_0805.bin_op_eq_uart_mac_h_l196_c588_1bea.left_SB_DFFESR_Q_12_D_SB_LUT4_O_LC.CEN
Info:      setup  0.10  33.74 Source pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_serializer_uart_mac_c_l61_c29_8ae9.uart_serializer_serializer_in_to_out_uart_mac_h_l196_c1331_0805.bin_op_eq_uart_mac_h_l196_c588_1bea.left_SB_DFFESR_Q_12_D_SB_LUT4_O_LC.CEN
Info: 13.58 ns logic, 20.16 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge clk_12p0$SB_IO_IN_$glb_clk':
Info:       type curr  total name
Info:     source  0.00  0.00 Source ICE_27$sb_io.D_IN_0
Info:    routing  4.22  4.22 Net ICE_27$SB_IO_IN (18,31) -> (10,25)
Info:                          Sink pipelinec_inst.uart_rx_mac_0clk_6e5ceb01.uart_rx_1b_uart_mac_c_l24_c33_057a.o_bit_stream_mux_uart_mac_h_l85_c5_1ad4.iftrue.data_SB_DFF_Q_DFFLC.I0
Info:                          Defined in:
Info:                               top.sv:9.9-9.15
Info:      setup  1.23  5.46 Source pipelinec_inst.uart_rx_mac_0clk_6e5ceb01.uart_rx_1b_uart_mac_c_l24_c33_057a.o_bit_stream_mux_uart_mac_h_l85_c5_1ad4.iftrue.data_SB_DFF_Q_DFFLC.I0
Info: 1.23 ns logic, 4.22 ns routing

Info: Critical path report for cross-domain path 'posedge clk_12p0$SB_IO_IN_$glb_clk' -> '<async>':
Info:       type curr  total name
Info:   clk-to-q  1.39  1.39 Source pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_serializer_uart_mac_c_l61_c29_8ae9.return_output.out_data_SB_LUT4_I2_LC.O
Info:    routing  4.14  5.53 Net ICE_25$SB_IO_OUT (13,24) -> (19,31)
Info:                          Sink ICE_25$sb_io.D_OUT_0
Info:                          Defined in:
Info:                               top.sv:8.10-8.16
Info: 1.39 ns logic, 4.14 ns routing

Info: Max frequency for clock 'clk_12p0$SB_IO_IN_$glb_clk': 29.64 MHz (PASS at 12.00 MHz)

Info: Max delay <async>                            -> posedge clk_12p0$SB_IO_IN_$glb_clk: 5.46 ns
Info: Max delay posedge clk_12p0$SB_IO_IN_$glb_clk -> <async>                           : 5.53 ns

Info: Slack histogram:
Info:  legend: * represents 1 endpoint(s)
Info:          + represents [1,1) endpoint(s)
Info: [ 49591,  51080) |***********************+
Info: [ 51080,  52569) |*******************+
Info: [ 52569,  54058) |***+
Info: [ 54058,  55547) |*+
Info: [ 55547,  57036) |***********+
Info: [ 57036,  58525) |***+
Info: [ 58525,  60014) |+
Info: [ 60014,  61503) |**+
Info: [ 61503,  62992) |**+
Info: [ 62992,  64481) |***********+
Info: [ 64481,  65970) |**+
Info: [ 65970,  67459) |********+
Info: [ 67459,  68948) |*************+
Info: [ 68948,  70437) |***********************+
Info: [ 70437,  71926) |*****************+
Info: [ 71926,  73415) |******************************+
Info: [ 73415,  74904) |***************************************+
Info: [ 74904,  76393) |*************+
Info: [ 76393,  77882) |**********************+
Info: [ 77882,  79371) |************************************************************ 

Info: Program finished normally.
