
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//watch_clang_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004017e0 <.init>:
  4017e0:	stp	x29, x30, [sp, #-16]!
  4017e4:	mov	x29, sp
  4017e8:	bl	401cc0 <ferror@plt+0x60>
  4017ec:	ldp	x29, x30, [sp], #16
  4017f0:	ret

Disassembly of section .plt:

0000000000401800 <memcpy@plt-0x20>:
  401800:	stp	x16, x30, [sp, #-16]!
  401804:	adrp	x16, 416000 <ferror@plt+0x143a0>
  401808:	ldr	x17, [x16, #4088]
  40180c:	add	x16, x16, #0xff8
  401810:	br	x17
  401814:	nop
  401818:	nop
  40181c:	nop

0000000000401820 <memcpy@plt>:
  401820:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401824:	ldr	x17, [x16]
  401828:	add	x16, x16, #0x0
  40182c:	br	x17

0000000000401830 <_exit@plt>:
  401830:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401834:	ldr	x17, [x16, #8]
  401838:	add	x16, x16, #0x8
  40183c:	br	x17

0000000000401840 <strlen@plt>:
  401840:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401844:	ldr	x17, [x16, #16]
  401848:	add	x16, x16, #0x10
  40184c:	br	x17

0000000000401850 <fputs@plt>:
  401850:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401854:	ldr	x17, [x16, #24]
  401858:	add	x16, x16, #0x18
  40185c:	br	x17

0000000000401860 <exit@plt>:
  401860:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401864:	ldr	x17, [x16, #32]
  401868:	add	x16, x16, #0x20
  40186c:	br	x17

0000000000401870 <error@plt>:
  401870:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401874:	ldr	x17, [x16, #40]
  401878:	add	x16, x16, #0x28
  40187c:	br	x17

0000000000401880 <use_default_colors@plt>:
  401880:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401884:	ldr	x17, [x16, #48]
  401888:	add	x16, x16, #0x30
  40188c:	br	x17

0000000000401890 <strtod@plt>:
  401890:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401894:	ldr	x17, [x16, #56]
  401898:	add	x16, x16, #0x38
  40189c:	br	x17

00000000004018a0 <has_colors@plt>:
  4018a0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  4018a4:	ldr	x17, [x16, #64]
  4018a8:	add	x16, x16, #0x40
  4018ac:	br	x17

00000000004018b0 <waddch@plt>:
  4018b0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  4018b4:	ldr	x17, [x16, #72]
  4018b8:	add	x16, x16, #0x48
  4018bc:	br	x17

00000000004018c0 <pipe@plt>:
  4018c0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  4018c4:	ldr	x17, [x16, #80]
  4018c8:	add	x16, x16, #0x50
  4018cc:	br	x17

00000000004018d0 <__cxa_atexit@plt>:
  4018d0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  4018d4:	ldr	x17, [x16, #88]
  4018d8:	add	x16, x16, #0x58
  4018dc:	br	x17

00000000004018e0 <cbreak@plt>:
  4018e0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  4018e4:	ldr	x17, [x16, #96]
  4018e8:	add	x16, x16, #0x60
  4018ec:	br	x17

00000000004018f0 <ctime@plt>:
  4018f0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  4018f4:	ldr	x17, [x16, #104]
  4018f8:	add	x16, x16, #0x68
  4018fc:	br	x17

0000000000401900 <waddnstr@plt>:
  401900:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401904:	ldr	x17, [x16, #112]
  401908:	add	x16, x16, #0x70
  40190c:	br	x17

0000000000401910 <asprintf@plt>:
  401910:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401914:	ldr	x17, [x16, #120]
  401918:	add	x16, x16, #0x78
  40191c:	br	x17

0000000000401920 <fork@plt>:
  401920:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401924:	ldr	x17, [x16, #128]
  401928:	add	x16, x16, #0x80
  40192c:	br	x17

0000000000401930 <__fpending@plt>:
  401930:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401934:	ldr	x17, [x16, #136]
  401938:	add	x16, x16, #0x88
  40193c:	br	x17

0000000000401940 <snprintf@plt>:
  401940:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401944:	ldr	x17, [x16, #144]
  401948:	add	x16, x16, #0x90
  40194c:	br	x17

0000000000401950 <init_pair@plt>:
  401950:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401954:	ldr	x17, [x16, #152]
  401958:	add	x16, x16, #0x98
  40195c:	br	x17

0000000000401960 <signal@plt>:
  401960:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401964:	ldr	x17, [x16, #160]
  401968:	add	x16, x16, #0xa0
  40196c:	br	x17

0000000000401970 <fclose@plt>:
  401970:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401974:	ldr	x17, [x16, #168]
  401978:	add	x16, x16, #0xa8
  40197c:	br	x17

0000000000401980 <time@plt>:
  401980:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401984:	ldr	x17, [x16, #176]
  401988:	add	x16, x16, #0xb0
  40198c:	br	x17

0000000000401990 <wrefresh@plt>:
  401990:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401994:	ldr	x17, [x16, #184]
  401998:	add	x16, x16, #0xb8
  40199c:	br	x17

00000000004019a0 <initscr@plt>:
  4019a0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  4019a4:	ldr	x17, [x16, #192]
  4019a8:	add	x16, x16, #0xc0
  4019ac:	br	x17

00000000004019b0 <start_color@plt>:
  4019b0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  4019b4:	ldr	x17, [x16, #200]
  4019b8:	add	x16, x16, #0xc8
  4019bc:	br	x17

00000000004019c0 <bindtextdomain@plt>:
  4019c0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  4019c4:	ldr	x17, [x16, #208]
  4019c8:	add	x16, x16, #0xd0
  4019cc:	br	x17

00000000004019d0 <__libc_start_main@plt>:
  4019d0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  4019d4:	ldr	x17, [x16, #216]
  4019d8:	add	x16, x16, #0xd8
  4019dc:	br	x17

00000000004019e0 <fgetc@plt>:
  4019e0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  4019e4:	ldr	x17, [x16, #224]
  4019e8:	add	x16, x16, #0xe0
  4019ec:	br	x17

00000000004019f0 <fdopen@plt>:
  4019f0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  4019f4:	ldr	x17, [x16, #232]
  4019f8:	add	x16, x16, #0xe8
  4019fc:	br	x17

0000000000401a00 <gettimeofday@plt>:
  401a00:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401a04:	ldr	x17, [x16, #240]
  401a08:	add	x16, x16, #0xf0
  401a0c:	br	x17

0000000000401a10 <sleep@plt>:
  401a10:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401a14:	ldr	x17, [x16, #248]
  401a18:	add	x16, x16, #0xf8
  401a1c:	br	x17

0000000000401a20 <realloc@plt>:
  401a20:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401a24:	ldr	x17, [x16, #256]
  401a28:	add	x16, x16, #0x100
  401a2c:	br	x17

0000000000401a30 <winch@plt>:
  401a30:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401a34:	ldr	x17, [x16, #264]
  401a38:	add	x16, x16, #0x108
  401a3c:	br	x17

0000000000401a40 <beep@plt>:
  401a40:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401a44:	ldr	x17, [x16, #272]
  401a48:	add	x16, x16, #0x110
  401a4c:	br	x17

0000000000401a50 <getc@plt>:
  401a50:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401a54:	ldr	x17, [x16, #280]
  401a58:	add	x16, x16, #0x118
  401a5c:	br	x17

0000000000401a60 <putenv@plt>:
  401a60:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401a64:	ldr	x17, [x16, #288]
  401a68:	add	x16, x16, #0x120
  401a6c:	br	x17

0000000000401a70 <system@plt>:
  401a70:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401a74:	ldr	x17, [x16, #296]
  401a78:	add	x16, x16, #0x128
  401a7c:	br	x17

0000000000401a80 <strdup@plt>:
  401a80:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401a84:	ldr	x17, [x16, #304]
  401a88:	add	x16, x16, #0x130
  401a8c:	br	x17

0000000000401a90 <close@plt>:
  401a90:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401a94:	ldr	x17, [x16, #312]
  401a98:	add	x16, x16, #0x138
  401a9c:	br	x17

0000000000401aa0 <nonl@plt>:
  401aa0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401aa4:	ldr	x17, [x16, #320]
  401aa8:	add	x16, x16, #0x140
  401aac:	br	x17

0000000000401ab0 <__gmon_start__@plt>:
  401ab0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401ab4:	ldr	x17, [x16, #328]
  401ab8:	add	x16, x16, #0x148
  401abc:	br	x17

0000000000401ac0 <abort@plt>:
  401ac0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401ac4:	ldr	x17, [x16, #336]
  401ac8:	add	x16, x16, #0x150
  401acc:	br	x17

0000000000401ad0 <textdomain@plt>:
  401ad0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401ad4:	ldr	x17, [x16, #344]
  401ad8:	add	x16, x16, #0x158
  401adc:	br	x17

0000000000401ae0 <getopt_long@plt>:
  401ae0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401ae4:	ldr	x17, [x16, #352]
  401ae8:	add	x16, x16, #0x160
  401aec:	br	x17

0000000000401af0 <execvp@plt>:
  401af0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401af4:	ldr	x17, [x16, #360]
  401af8:	add	x16, x16, #0x168
  401afc:	br	x17

0000000000401b00 <__ctype_b_loc@plt>:
  401b00:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401b04:	ldr	x17, [x16, #368]
  401b08:	add	x16, x16, #0x170
  401b0c:	br	x17

0000000000401b10 <strtol@plt>:
  401b10:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401b14:	ldr	x17, [x16, #376]
  401b18:	add	x16, x16, #0x178
  401b1c:	br	x17

0000000000401b20 <free@plt>:
  401b20:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401b24:	ldr	x17, [x16, #384]
  401b28:	add	x16, x16, #0x180
  401b2c:	br	x17

0000000000401b30 <ungetc@plt>:
  401b30:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401b34:	ldr	x17, [x16, #392]
  401b38:	add	x16, x16, #0x188
  401b3c:	br	x17

0000000000401b40 <fflush@plt>:
  401b40:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401b44:	ldr	x17, [x16, #400]
  401b48:	add	x16, x16, #0x190
  401b4c:	br	x17

0000000000401b50 <endwin@plt>:
  401b50:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401b54:	ldr	x17, [x16, #408]
  401b58:	add	x16, x16, #0x198
  401b5c:	br	x17

0000000000401b60 <wclear@plt>:
  401b60:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401b64:	ldr	x17, [x16, #416]
  401b68:	add	x16, x16, #0x1a0
  401b6c:	br	x17

0000000000401b70 <sysconf@plt>:
  401b70:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401b74:	ldr	x17, [x16, #424]
  401b78:	add	x16, x16, #0x1a8
  401b7c:	br	x17

0000000000401b80 <gethostname@plt>:
  401b80:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401b84:	ldr	x17, [x16, #432]
  401b88:	add	x16, x16, #0x1b0
  401b8c:	br	x17

0000000000401b90 <noecho@plt>:
  401b90:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401b94:	ldr	x17, [x16, #440]
  401b98:	add	x16, x16, #0x1b8
  401b9c:	br	x17

0000000000401ba0 <usleep@plt>:
  401ba0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401ba4:	ldr	x17, [x16, #448]
  401ba8:	add	x16, x16, #0x1c0
  401bac:	br	x17

0000000000401bb0 <dcgettext@plt>:
  401bb0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401bb4:	ldr	x17, [x16, #456]
  401bb8:	add	x16, x16, #0x1c8
  401bbc:	br	x17

0000000000401bc0 <dup2@plt>:
  401bc0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401bc4:	ldr	x17, [x16, #464]
  401bc8:	add	x16, x16, #0x1d0
  401bcc:	br	x17

0000000000401bd0 <wmove@plt>:
  401bd0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401bd4:	ldr	x17, [x16, #472]
  401bd8:	add	x16, x16, #0x1d8
  401bdc:	br	x17

0000000000401be0 <printf@plt>:
  401be0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401be4:	ldr	x17, [x16, #480]
  401be8:	add	x16, x16, #0x1e0
  401bec:	br	x17

0000000000401bf0 <__errno_location@plt>:
  401bf0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401bf4:	ldr	x17, [x16, #488]
  401bf8:	add	x16, x16, #0x1e8
  401bfc:	br	x17

0000000000401c00 <getenv@plt>:
  401c00:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401c04:	ldr	x17, [x16, #496]
  401c08:	add	x16, x16, #0x1f0
  401c0c:	br	x17

0000000000401c10 <waitpid@plt>:
  401c10:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401c14:	ldr	x17, [x16, #504]
  401c18:	add	x16, x16, #0x1f8
  401c1c:	br	x17

0000000000401c20 <fprintf@plt>:
  401c20:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401c24:	ldr	x17, [x16, #512]
  401c28:	add	x16, x16, #0x200
  401c2c:	br	x17

0000000000401c30 <resizeterm@plt>:
  401c30:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401c34:	ldr	x17, [x16, #520]
  401c38:	add	x16, x16, #0x208
  401c3c:	br	x17

0000000000401c40 <ioctl@plt>:
  401c40:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401c44:	ldr	x17, [x16, #528]
  401c48:	add	x16, x16, #0x210
  401c4c:	br	x17

0000000000401c50 <setlocale@plt>:
  401c50:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401c54:	ldr	x17, [x16, #536]
  401c58:	add	x16, x16, #0x218
  401c5c:	br	x17

0000000000401c60 <ferror@plt>:
  401c60:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401c64:	ldr	x17, [x16, #544]
  401c68:	add	x16, x16, #0x220
  401c6c:	br	x17

Disassembly of section .text:

0000000000401c70 <.text>:
  401c70:	mov	x29, #0x0                   	// #0
  401c74:	mov	x30, #0x0                   	// #0
  401c78:	mov	x5, x0
  401c7c:	ldr	x1, [sp]
  401c80:	add	x2, sp, #0x8
  401c84:	mov	x6, sp
  401c88:	movz	x0, #0x0, lsl #48
  401c8c:	movk	x0, #0x0, lsl #32
  401c90:	movk	x0, #0x40, lsl #16
  401c94:	movk	x0, #0x1dc0
  401c98:	movz	x3, #0x0, lsl #48
  401c9c:	movk	x3, #0x0, lsl #32
  401ca0:	movk	x3, #0x40, lsl #16
  401ca4:	movk	x3, #0x6438
  401ca8:	movz	x4, #0x0, lsl #48
  401cac:	movk	x4, #0x0, lsl #32
  401cb0:	movk	x4, #0x40, lsl #16
  401cb4:	movk	x4, #0x64b8
  401cb8:	bl	4019d0 <__libc_start_main@plt>
  401cbc:	bl	401ac0 <abort@plt>
  401cc0:	adrp	x0, 416000 <ferror@plt+0x143a0>
  401cc4:	ldr	x0, [x0, #4064]
  401cc8:	cbz	x0, 401cd0 <ferror@plt+0x70>
  401ccc:	b	401ab0 <__gmon_start__@plt>
  401cd0:	ret
  401cd4:	adrp	x0, 417000 <ferror@plt+0x153a0>
  401cd8:	add	x0, x0, #0x3c8
  401cdc:	adrp	x1, 417000 <ferror@plt+0x153a0>
  401ce0:	add	x1, x1, #0x3c8
  401ce4:	cmp	x0, x1
  401ce8:	b.eq	401d1c <ferror@plt+0xbc>  // b.none
  401cec:	stp	x29, x30, [sp, #-32]!
  401cf0:	mov	x29, sp
  401cf4:	adrp	x0, 406000 <ferror@plt+0x43a0>
  401cf8:	ldr	x0, [x0, #1256]
  401cfc:	str	x0, [sp, #24]
  401d00:	mov	x1, x0
  401d04:	cbz	x1, 401d14 <ferror@plt+0xb4>
  401d08:	adrp	x0, 417000 <ferror@plt+0x153a0>
  401d0c:	add	x0, x0, #0x3c8
  401d10:	blr	x1
  401d14:	ldp	x29, x30, [sp], #32
  401d18:	ret
  401d1c:	ret
  401d20:	adrp	x0, 417000 <ferror@plt+0x153a0>
  401d24:	add	x0, x0, #0x3c8
  401d28:	adrp	x1, 417000 <ferror@plt+0x153a0>
  401d2c:	add	x1, x1, #0x3c8
  401d30:	sub	x0, x0, x1
  401d34:	lsr	x1, x0, #63
  401d38:	add	x0, x1, x0, asr #3
  401d3c:	cmp	xzr, x0, asr #1
  401d40:	b.eq	401d78 <ferror@plt+0x118>  // b.none
  401d44:	stp	x29, x30, [sp, #-32]!
  401d48:	mov	x29, sp
  401d4c:	asr	x1, x0, #1
  401d50:	adrp	x0, 406000 <ferror@plt+0x43a0>
  401d54:	ldr	x0, [x0, #1264]
  401d58:	str	x0, [sp, #24]
  401d5c:	mov	x2, x0
  401d60:	cbz	x2, 401d70 <ferror@plt+0x110>
  401d64:	adrp	x0, 417000 <ferror@plt+0x153a0>
  401d68:	add	x0, x0, #0x3c8
  401d6c:	blr	x2
  401d70:	ldp	x29, x30, [sp], #32
  401d74:	ret
  401d78:	ret
  401d7c:	adrp	x0, 417000 <ferror@plt+0x153a0>
  401d80:	ldrb	w0, [x0, #1032]
  401d84:	cbnz	w0, 401da8 <ferror@plt+0x148>
  401d88:	stp	x29, x30, [sp, #-16]!
  401d8c:	mov	x29, sp
  401d90:	bl	401cd4 <ferror@plt+0x74>
  401d94:	adrp	x0, 417000 <ferror@plt+0x153a0>
  401d98:	mov	w1, #0x1                   	// #1
  401d9c:	strb	w1, [x0, #1032]
  401da0:	ldp	x29, x30, [sp], #16
  401da4:	ret
  401da8:	ret
  401dac:	stp	x29, x30, [sp, #-16]!
  401db0:	mov	x29, sp
  401db4:	bl	401d20 <ferror@plt+0xc0>
  401db8:	ldp	x29, x30, [sp], #16
  401dbc:	ret
  401dc0:	sub	sp, sp, #0x80
  401dc4:	stp	x26, x25, [sp, #64]
  401dc8:	adrp	x26, 417000 <ferror@plt+0x153a0>
  401dcc:	ldr	x8, [x26, #1024]
  401dd0:	stp	x22, x21, [sp, #96]
  401dd4:	mov	x21, x1
  401dd8:	adrp	x1, 406000 <ferror@plt+0x43a0>
  401ddc:	mov	w22, w0
  401de0:	adrp	x9, 417000 <ferror@plt+0x153a0>
  401de4:	add	x1, x1, #0x881
  401de8:	mov	w0, #0x6                   	// #6
  401dec:	stp	d9, d8, [sp, #16]
  401df0:	stp	x29, x30, [sp, #32]
  401df4:	stp	x28, x27, [sp, #48]
  401df8:	stp	x24, x23, [sp, #80]
  401dfc:	stp	x20, x19, [sp, #112]
  401e00:	add	x29, sp, #0x10
  401e04:	str	x8, [x9, #968]
  401e08:	bl	401c50 <setlocale@plt>
  401e0c:	adrp	x19, 406000 <ferror@plt+0x43a0>
  401e10:	add	x19, x19, #0x5af
  401e14:	adrp	x1, 406000 <ferror@plt+0x43a0>
  401e18:	add	x1, x1, #0x5b9
  401e1c:	mov	x0, x19
  401e20:	bl	4019c0 <bindtextdomain@plt>
  401e24:	mov	x0, x19
  401e28:	bl	401ad0 <textdomain@plt>
  401e2c:	adrp	x0, 403000 <ferror@plt+0x13a0>
  401e30:	add	x0, x0, #0x644
  401e34:	bl	4064c0 <ferror@plt+0x4860>
  401e38:	adrp	x8, 406000 <ferror@plt+0x43a0>
  401e3c:	ldr	d9, [x8, #1272]
  401e40:	adrp	x19, 406000 <ferror@plt+0x43a0>
  401e44:	adrp	x20, 417000 <ferror@plt+0x153a0>
  401e48:	adrp	x23, 406000 <ferror@plt+0x43a0>
  401e4c:	fmov	d8, #2.000000000000000000e+00
  401e50:	add	x19, x19, #0x5cb
  401e54:	add	x20, x20, #0x238
  401e58:	add	x23, x23, #0x500
  401e5c:	adrp	x25, 417000 <ferror@plt+0x153a0>
  401e60:	adrp	x27, 417000 <ferror@plt+0x153a0>
  401e64:	mov	w28, #0x1                   	// #1
  401e68:	mov	w0, w22
  401e6c:	mov	x1, x21
  401e70:	mov	x2, x19
  401e74:	mov	x3, x20
  401e78:	mov	x4, xzr
  401e7c:	bl	401ae0 <getopt_long@plt>
  401e80:	sub	w8, w0, #0x62
  401e84:	cmp	w8, #0x16
  401e88:	b.hi	401f70 <ferror@plt+0x310>  // b.pmore
  401e8c:	adr	x9, 401e9c <ferror@plt+0x23c>
  401e90:	ldrb	w10, [x23, x8]
  401e94:	add	x9, x9, x10, lsl #2
  401e98:	br	x9
  401e9c:	ldr	w8, [x25, #1036]
  401ea0:	orr	w8, w8, #0x10
  401ea4:	str	w8, [x25, #1036]
  401ea8:	b	401e68 <ferror@plt+0x208>
  401eac:	ldr	w8, [x25, #1036]
  401eb0:	orr	w8, w8, #0x8
  401eb4:	str	w8, [x25, #1036]
  401eb8:	b	401e68 <ferror@plt+0x208>
  401ebc:	adrp	x8, 417000 <ferror@plt+0x153a0>
  401ec0:	strb	w28, [x8, #1040]
  401ec4:	b	401e68 <ferror@plt+0x208>
  401ec8:	ldr	w8, [x25, #1036]
  401ecc:	orr	w8, w8, #0x20
  401ed0:	str	w8, [x25, #1036]
  401ed4:	b	401e68 <ferror@plt+0x208>
  401ed8:	ldr	w8, [x25, #1036]
  401edc:	ldr	x9, [x27, #984]
  401ee0:	orr	w10, w8, #0x2
  401ee4:	str	w10, [x25, #1036]
  401ee8:	cbz	x9, 401e68 <ferror@plt+0x208>
  401eec:	orr	w8, w8, #0x6
  401ef0:	str	w8, [x25, #1036]
  401ef4:	b	401e68 <ferror@plt+0x208>
  401ef8:	ldr	x24, [x27, #984]
  401efc:	adrp	x1, 406000 <ferror@plt+0x43a0>
  401f00:	mov	w2, #0x5                   	// #5
  401f04:	mov	x0, xzr
  401f08:	add	x1, x1, #0x5db
  401f0c:	bl	401bb0 <dcgettext@plt>
  401f10:	mov	x1, x0
  401f14:	mov	x0, x24
  401f18:	mov	x24, #0xffffffe00000        	// #281474974613504
  401f1c:	movk	x24, #0x41ef, lsl #48
  401f20:	bl	403394 <ferror@plt+0x1734>
  401f24:	fmax	d8, d0, d9
  401f28:	fmov	d0, x24
  401f2c:	fcmp	d8, d0
  401f30:	b.le	401e68 <ferror@plt+0x208>
  401f34:	mov	x8, #0xffffffe00000        	// #281474974613504
  401f38:	movk	x8, #0x41ef, lsl #48
  401f3c:	fmov	d8, x8
  401f40:	b	401e68 <ferror@plt+0x208>
  401f44:	adrp	x8, 417000 <ferror@plt+0x153a0>
  401f48:	strb	w28, [x8, #1044]
  401f4c:	b	401e68 <ferror@plt+0x208>
  401f50:	ldr	w8, [x25, #1036]
  401f54:	orr	w8, w8, #0x40
  401f58:	str	w8, [x25, #1036]
  401f5c:	b	401e68 <ferror@plt+0x208>
  401f60:	ldr	w8, [x25, #1036]
  401f64:	orr	w8, w8, #0x80
  401f68:	str	w8, [x25, #1036]
  401f6c:	b	401e68 <ferror@plt+0x208>
  401f70:	cmn	w0, #0x1
  401f74:	b.ne	4021f4 <ferror@plt+0x594>  // b.any
  401f78:	adrp	x25, 417000 <ferror@plt+0x153a0>
  401f7c:	ldrsw	x8, [x25, #992]
  401f80:	cmp	w8, w22
  401f84:	b.ge	4021f4 <ferror@plt+0x594>  // b.tcont
  401f88:	add	x19, x21, x8, lsl #3
  401f8c:	add	w8, w8, #0x1
  401f90:	str	w8, [x25, #992]
  401f94:	ldr	x0, [x19]
  401f98:	bl	402408 <ferror@plt+0x7a8>
  401f9c:	ldr	w24, [x25, #992]
  401fa0:	mov	x20, x0
  401fa4:	cmp	w24, w22
  401fa8:	b.ge	402010 <ferror@plt+0x3b0>  // b.tcont
  401fac:	mov	x0, x20
  401fb0:	bl	401840 <strlen@plt>
  401fb4:	mov	x23, x0
  401fb8:	mov	w26, #0x20                  	// #32
  401fbc:	ldr	x0, [x21, w24, sxtw #3]
  401fc0:	bl	401840 <strlen@plt>
  401fc4:	mov	x24, x0
  401fc8:	add	w28, w23, w24
  401fcc:	add	w8, w28, #0x2
  401fd0:	sxtw	x1, w8
  401fd4:	mov	x0, x20
  401fd8:	bl	402450 <ferror@plt+0x7f0>
  401fdc:	ldrsw	x27, [x25, #992]
  401fe0:	mov	x20, x0
  401fe4:	add	x0, x0, w23, sxtw
  401fe8:	strb	w26, [x0], #1
  401fec:	ldr	x1, [x21, x27, lsl #3]
  401ff0:	sxtw	x2, w24
  401ff4:	bl	401820 <memcpy@plt>
  401ff8:	add	w24, w27, #0x1
  401ffc:	add	w23, w28, #0x1
  402000:	cmp	w24, w22
  402004:	strb	wzr, [x20, w23, sxtw]
  402008:	str	w24, [x25, #992]
  40200c:	b.lt	401fbc <ferror@plt+0x35c>  // b.tstop
  402010:	bl	402498 <ferror@plt+0x838>
  402014:	adrp	x21, 402000 <ferror@plt+0x3a0>
  402018:	add	x21, x21, #0x658
  40201c:	mov	w0, #0x2                   	// #2
  402020:	mov	x1, x21
  402024:	bl	401960 <signal@plt>
  402028:	mov	w0, #0xf                   	// #15
  40202c:	mov	x1, x21
  402030:	bl	401960 <signal@plt>
  402034:	mov	w0, #0x1                   	// #1
  402038:	mov	x1, x21
  40203c:	mov	w22, #0x1                   	// #1
  402040:	bl	401960 <signal@plt>
  402044:	adrp	x1, 402000 <ferror@plt+0x3a0>
  402048:	add	x1, x1, #0x664
  40204c:	mov	w0, #0x1c                  	// #28
  402050:	bl	401960 <signal@plt>
  402054:	adrp	x8, 417000 <ferror@plt+0x153a0>
  402058:	strb	w22, [x8, #1048]
  40205c:	bl	4019a0 <initscr@plt>
  402060:	adrp	x21, 417000 <ferror@plt+0x153a0>
  402064:	ldrb	w8, [x21, #1036]
  402068:	tbz	w8, #5, 4020b8 <ferror@plt+0x458>
  40206c:	bl	4018a0 <has_colors@plt>
  402070:	tbz	w0, #0, 4020ac <ferror@plt+0x44c>
  402074:	bl	4019b0 <start_color@plt>
  402078:	bl	401880 <use_default_colors@plt>
  40207c:	bl	402674 <ferror@plt+0xa14>
  402080:	b	4020b8 <ferror@plt+0x458>
  402084:	adrp	x1, 406000 <ferror@plt+0x43a0>
  402088:	add	x1, x1, #0x5f4
  40208c:	mov	w2, #0x5                   	// #5
  402090:	mov	x0, xzr
  402094:	bl	401bb0 <dcgettext@plt>
  402098:	ldr	x1, [x26, #1024]
  40209c:	adrp	x2, 406000 <ferror@plt+0x43a0>
  4020a0:	add	x2, x2, #0x600
  4020a4:	bl	401be0 <printf@plt>
  4020a8:	b	4021cc <ferror@plt+0x56c>
  4020ac:	ldr	w8, [x21, #1036]
  4020b0:	orr	w8, w8, #0x20
  4020b4:	str	w8, [x21, #1036]
  4020b8:	bl	401aa0 <nonl@plt>
  4020bc:	bl	401b90 <noecho@plt>
  4020c0:	bl	4018e0 <cbreak@plt>
  4020c4:	adrp	x8, 417000 <ferror@plt+0x153a0>
  4020c8:	ldrb	w8, [x8, #1044]
  4020cc:	cmp	w8, #0x1
  4020d0:	b.ne	4020dc <ferror@plt+0x47c>  // b.any
  4020d4:	bl	402f74 <ferror@plt+0x1314>
  4020d8:	str	x0, [sp, #8]
  4020dc:	mov	x8, #0x848000000000        	// #145685290680320
  4020e0:	movk	x8, #0x412e, lsl #48
  4020e4:	fmov	d0, x8
  4020e8:	fmul	d9, d8, d0
  4020ec:	mov	x26, #0xc60000000000        	// #217703302299648
  4020f0:	fcvtzu	w22, d8
  4020f4:	adrp	x24, 417000 <ferror@plt+0x153a0>
  4020f8:	adrp	x27, 417000 <ferror@plt+0x153a0>
  4020fc:	adrp	x28, 417000 <ferror@plt+0x153a0>
  402100:	adrp	x21, 417000 <ferror@plt+0x153a0>
  402104:	adrp	x25, 417000 <ferror@plt+0x153a0>
  402108:	fcvtzu	w23, d9
  40210c:	movk	x26, #0x40b0, lsl #48
  402110:	b	40211c <ferror@plt+0x4bc>
  402114:	mov	w0, w22
  402118:	bl	401a10 <sleep@plt>
  40211c:	ldrb	w8, [x24, #1052]
  402120:	cmp	w8, #0x1
  402124:	b.ne	402148 <ferror@plt+0x4e8>  // b.any
  402128:	bl	402498 <ferror@plt+0x838>
  40212c:	ldr	w0, [x27, #952]
  402130:	ldr	w1, [x28, #960]
  402134:	bl	401c30 <resizeterm@plt>
  402138:	ldr	x0, [x21, #1016]
  40213c:	bl	401b60 <wclear@plt>
  402140:	strb	wzr, [x24, #1052]
  402144:	strb	wzr, [x25, #1056]
  402148:	adrp	x8, 417000 <ferror@plt+0x153a0>
  40214c:	ldrb	w8, [x8, #1040]
  402150:	tbnz	w8, #0, 402160 <ferror@plt+0x500>
  402154:	mov	x0, x20
  402158:	mov	v0.16b, v8.16b
  40215c:	bl	40273c <ferror@plt+0xadc>
  402160:	mov	x0, x20
  402164:	mov	x1, x19
  402168:	bl	402974 <ferror@plt+0xd14>
  40216c:	cbnz	w0, 4021c8 <ferror@plt+0x568>
  402170:	adrp	x8, 417000 <ferror@plt+0x153a0>
  402174:	ldrb	w8, [x8, #1044]
  402178:	cmp	w8, #0x1
  40217c:	b.eq	402198 <ferror@plt+0x538>  // b.none
  402180:	fmov	d0, x26
  402184:	fcmp	d8, d0
  402188:	b.pl	402114 <ferror@plt+0x4b4>  // b.nfrst
  40218c:	mov	w0, w23
  402190:	bl	401ba0 <usleep@plt>
  402194:	b	40211c <ferror@plt+0x4bc>
  402198:	bl	402f74 <ferror@plt+0x1314>
  40219c:	ldr	x8, [sp, #8]
  4021a0:	ucvtf	d0, x8
  4021a4:	fadd	d0, d9, d0
  4021a8:	fcvtzu	x8, d0
  4021ac:	cmp	x0, x8
  4021b0:	str	x8, [sp, #8]
  4021b4:	b.cs	40211c <ferror@plt+0x4bc>  // b.hs, b.nlast
  4021b8:	ldr	x8, [sp, #8]
  4021bc:	sub	w0, w8, w0
  4021c0:	bl	401ba0 <usleep@plt>
  4021c4:	b	40211c <ferror@plt+0x4bc>
  4021c8:	bl	401b50 <endwin@plt>
  4021cc:	ldp	x20, x19, [sp, #112]
  4021d0:	ldp	x22, x21, [sp, #96]
  4021d4:	ldp	x24, x23, [sp, #80]
  4021d8:	ldp	x26, x25, [sp, #64]
  4021dc:	ldp	x28, x27, [sp, #48]
  4021e0:	ldp	x29, x30, [sp, #32]
  4021e4:	ldp	d9, d8, [sp, #16]
  4021e8:	mov	w0, wzr
  4021ec:	add	sp, sp, #0x80
  4021f0:	ret
  4021f4:	adrp	x8, 417000 <ferror@plt+0x153a0>
  4021f8:	ldr	x0, [x8, #976]
  4021fc:	bl	40220c <ferror@plt+0x5ac>
  402200:	adrp	x8, 417000 <ferror@plt+0x153a0>
  402204:	ldr	x0, [x8, #1000]
  402208:	bl	40220c <ferror@plt+0x5ac>
  40220c:	stp	x29, x30, [sp, #-32]!
  402210:	adrp	x1, 406000 <ferror@plt+0x43a0>
  402214:	str	x19, [sp, #16]
  402218:	mov	x19, x0
  40221c:	add	x1, x1, #0x611
  402220:	mov	w2, #0x5                   	// #5
  402224:	mov	x0, xzr
  402228:	mov	x29, sp
  40222c:	bl	401bb0 <dcgettext@plt>
  402230:	mov	x1, x19
  402234:	bl	401850 <fputs@plt>
  402238:	adrp	x1, 406000 <ferror@plt+0x43a0>
  40223c:	add	x1, x1, #0x61a
  402240:	mov	w2, #0x5                   	// #5
  402244:	mov	x0, xzr
  402248:	bl	401bb0 <dcgettext@plt>
  40224c:	adrp	x8, 417000 <ferror@plt+0x153a0>
  402250:	ldr	x2, [x8, #1024]
  402254:	mov	x1, x0
  402258:	mov	x0, x19
  40225c:	bl	401c20 <fprintf@plt>
  402260:	adrp	x1, 406000 <ferror@plt+0x43a0>
  402264:	add	x1, x1, #0x631
  402268:	mov	w2, #0x5                   	// #5
  40226c:	mov	x0, xzr
  402270:	bl	401bb0 <dcgettext@plt>
  402274:	mov	x1, x19
  402278:	bl	401850 <fputs@plt>
  40227c:	adrp	x1, 406000 <ferror@plt+0x43a0>
  402280:	add	x1, x1, #0x63c
  402284:	mov	w2, #0x5                   	// #5
  402288:	mov	x0, xzr
  40228c:	bl	401bb0 <dcgettext@plt>
  402290:	mov	x1, x19
  402294:	bl	401850 <fputs@plt>
  402298:	adrp	x1, 406000 <ferror@plt+0x43a0>
  40229c:	add	x1, x1, #0x67a
  4022a0:	mov	w2, #0x5                   	// #5
  4022a4:	mov	x0, xzr
  4022a8:	bl	401bb0 <dcgettext@plt>
  4022ac:	mov	x1, x19
  4022b0:	bl	401850 <fputs@plt>
  4022b4:	adrp	x1, 406000 <ferror@plt+0x43a0>
  4022b8:	add	x1, x1, #0x6bd
  4022bc:	mov	w2, #0x5                   	// #5
  4022c0:	mov	x0, xzr
  4022c4:	bl	401bb0 <dcgettext@plt>
  4022c8:	mov	x1, x19
  4022cc:	bl	401850 <fputs@plt>
  4022d0:	adrp	x1, 406000 <ferror@plt+0x43a0>
  4022d4:	add	x1, x1, #0x71b
  4022d8:	mov	w2, #0x5                   	// #5
  4022dc:	mov	x0, xzr
  4022e0:	bl	401bb0 <dcgettext@plt>
  4022e4:	mov	x1, x19
  4022e8:	bl	401850 <fputs@plt>
  4022ec:	adrp	x1, 406000 <ferror@plt+0x43a0>
  4022f0:	add	x1, x1, #0x759
  4022f4:	mov	w2, #0x5                   	// #5
  4022f8:	mov	x0, xzr
  4022fc:	bl	401bb0 <dcgettext@plt>
  402300:	mov	x1, x19
  402304:	bl	401850 <fputs@plt>
  402308:	adrp	x1, 406000 <ferror@plt+0x43a0>
  40230c:	add	x1, x1, #0x799
  402310:	mov	w2, #0x5                   	// #5
  402314:	mov	x0, xzr
  402318:	bl	401bb0 <dcgettext@plt>
  40231c:	mov	x1, x19
  402320:	bl	401850 <fputs@plt>
  402324:	adrp	x1, 406000 <ferror@plt+0x43a0>
  402328:	add	x1, x1, #0x7d3
  40232c:	mov	w2, #0x5                   	// #5
  402330:	mov	x0, xzr
  402334:	bl	401bb0 <dcgettext@plt>
  402338:	mov	x1, x19
  40233c:	bl	401850 <fputs@plt>
  402340:	adrp	x1, 406000 <ferror@plt+0x43a0>
  402344:	add	x1, x1, #0x816
  402348:	mov	w2, #0x5                   	// #5
  40234c:	mov	x0, xzr
  402350:	bl	401bb0 <dcgettext@plt>
  402354:	mov	x1, x19
  402358:	bl	401850 <fputs@plt>
  40235c:	adrp	x1, 406000 <ferror@plt+0x43a0>
  402360:	add	x1, x1, #0x840
  402364:	mov	w2, #0x5                   	// #5
  402368:	mov	x0, xzr
  40236c:	bl	401bb0 <dcgettext@plt>
  402370:	mov	x1, x19
  402374:	bl	401850 <fputs@plt>
  402378:	adrp	x1, 406000 <ferror@plt+0x43a0>
  40237c:	add	x1, x1, #0x880
  402380:	mov	w2, #0x5                   	// #5
  402384:	mov	x0, xzr
  402388:	bl	401bb0 <dcgettext@plt>
  40238c:	mov	x1, x19
  402390:	bl	401850 <fputs@plt>
  402394:	adrp	x1, 406000 <ferror@plt+0x43a0>
  402398:	add	x1, x1, #0x882
  40239c:	mov	w2, #0x5                   	// #5
  4023a0:	mov	x0, xzr
  4023a4:	bl	401bb0 <dcgettext@plt>
  4023a8:	mov	x1, x19
  4023ac:	bl	401850 <fputs@plt>
  4023b0:	adrp	x1, 406000 <ferror@plt+0x43a0>
  4023b4:	add	x1, x1, #0x8ae
  4023b8:	mov	w2, #0x5                   	// #5
  4023bc:	mov	x0, xzr
  4023c0:	bl	401bb0 <dcgettext@plt>
  4023c4:	mov	x1, x19
  4023c8:	bl	401850 <fputs@plt>
  4023cc:	adrp	x1, 406000 <ferror@plt+0x43a0>
  4023d0:	add	x1, x1, #0x8e3
  4023d4:	mov	w2, #0x5                   	// #5
  4023d8:	mov	x0, xzr
  4023dc:	bl	401bb0 <dcgettext@plt>
  4023e0:	adrp	x2, 406000 <ferror@plt+0x43a0>
  4023e4:	mov	x1, x0
  4023e8:	add	x2, x2, #0x8fe
  4023ec:	mov	x0, x19
  4023f0:	bl	401c20 <fprintf@plt>
  4023f4:	adrp	x8, 417000 <ferror@plt+0x153a0>
  4023f8:	ldr	x8, [x8, #976]
  4023fc:	cmp	x8, x19
  402400:	cset	w0, eq  // eq = none
  402404:	bl	401860 <exit@plt>
  402408:	stp	x29, x30, [sp, #-32]!
  40240c:	str	x19, [sp, #16]
  402410:	mov	x29, sp
  402414:	cbz	x0, 40243c <ferror@plt+0x7dc>
  402418:	bl	401a80 <strdup@plt>
  40241c:	mov	x19, x0
  402420:	cbnz	x0, 402440 <ferror@plt+0x7e0>
  402424:	adrp	x2, 406000 <ferror@plt+0x43a0>
  402428:	add	x2, x2, #0x907
  40242c:	mov	w0, #0x1                   	// #1
  402430:	mov	w1, wzr
  402434:	bl	401870 <error@plt>
  402438:	b	402440 <ferror@plt+0x7e0>
  40243c:	mov	x19, xzr
  402440:	mov	x0, x19
  402444:	ldr	x19, [sp, #16]
  402448:	ldp	x29, x30, [sp], #32
  40244c:	ret
  402450:	stp	x29, x30, [sp, #-32]!
  402454:	stp	x20, x19, [sp, #16]
  402458:	mov	x29, sp
  40245c:	mov	x19, x1
  402460:	bl	401a20 <realloc@plt>
  402464:	mov	x20, x0
  402468:	cbz	x19, 402488 <ferror@plt+0x828>
  40246c:	cbnz	x20, 402488 <ferror@plt+0x828>
  402470:	adrp	x2, 406000 <ferror@plt+0x43a0>
  402474:	add	x2, x2, #0x91f
  402478:	mov	w0, #0x1                   	// #1
  40247c:	mov	w1, wzr
  402480:	mov	x3, x19
  402484:	bl	401870 <error@plt>
  402488:	mov	x0, x20
  40248c:	ldp	x20, x19, [sp, #16]
  402490:	ldp	x29, x30, [sp], #32
  402494:	ret
  402498:	stp	x29, x30, [sp, #-48]!
  40249c:	stp	x20, x19, [sp, #32]
  4024a0:	adrp	x20, 417000 <ferror@plt+0x153a0>
  4024a4:	ldr	w8, [x20, #1060]
  4024a8:	str	x21, [sp, #16]
  4024ac:	mov	x29, sp
  4024b0:	cbz	w8, 402568 <ferror@plt+0x908>
  4024b4:	adrp	x21, 417000 <ferror@plt+0x153a0>
  4024b8:	ldr	w8, [x21, #1088]
  4024bc:	cbz	w8, 4025e0 <ferror@plt+0x980>
  4024c0:	add	x2, x29, #0x18
  4024c4:	mov	w0, #0x2                   	// #2
  4024c8:	mov	w1, #0x5413                	// #21523
  4024cc:	bl	401c40 <ioctl@plt>
  4024d0:	cbnz	w0, 402558 <ferror@plt+0x8f8>
  4024d4:	ldr	w9, [x20, #1060]
  4024d8:	ldr	w8, [x21, #1088]
  4024dc:	orr	w9, w8, w9
  4024e0:	tbz	w9, #31, 402558 <ferror@plt+0x8f8>
  4024e4:	tbz	w8, #31, 40251c <ferror@plt+0x8bc>
  4024e8:	ldrh	w3, [x29, #24]
  4024ec:	cbz	x3, 40251c <ferror@plt+0x8bc>
  4024f0:	adrp	x19, 417000 <ferror@plt+0x153a0>
  4024f4:	add	x19, x19, #0x444
  4024f8:	adrp	x2, 406000 <ferror@plt+0x43a0>
  4024fc:	adrp	x8, 417000 <ferror@plt+0x153a0>
  402500:	add	x2, x2, #0x953
  402504:	mov	w1, #0x18                  	// #24
  402508:	mov	x0, x19
  40250c:	str	x3, [x8, #952]
  402510:	bl	401940 <snprintf@plt>
  402514:	mov	x0, x19
  402518:	bl	401a60 <putenv@plt>
  40251c:	ldr	w8, [x20, #1060]
  402520:	tbz	w8, #31, 402558 <ferror@plt+0x8f8>
  402524:	ldrh	w3, [x29, #26]
  402528:	cbz	x3, 402558 <ferror@plt+0x8f8>
  40252c:	adrp	x19, 417000 <ferror@plt+0x153a0>
  402530:	add	x19, x19, #0x428
  402534:	adrp	x2, 406000 <ferror@plt+0x43a0>
  402538:	adrp	x8, 417000 <ferror@plt+0x153a0>
  40253c:	add	x2, x2, #0x941
  402540:	mov	w1, #0x18                  	// #24
  402544:	mov	x0, x19
  402548:	str	x3, [x8, #960]
  40254c:	bl	401940 <snprintf@plt>
  402550:	mov	x0, x19
  402554:	bl	401a60 <putenv@plt>
  402558:	ldp	x20, x19, [sp, #32]
  40255c:	ldr	x21, [sp, #16]
  402560:	ldp	x29, x30, [sp], #48
  402564:	ret
  402568:	adrp	x0, 406000 <ferror@plt+0x43a0>
  40256c:	add	x0, x0, #0x939
  402570:	bl	401c00 <getenv@plt>
  402574:	mov	w8, #0xffffffff            	// #-1
  402578:	str	w8, [x20, #1060]
  40257c:	cbz	x0, 4024b4 <ferror@plt+0x854>
  402580:	ldrb	w8, [x0]
  402584:	cbz	w8, 4024b4 <ferror@plt+0x854>
  402588:	add	x1, x29, #0x18
  40258c:	mov	w2, wzr
  402590:	bl	401b10 <strtol@plt>
  402594:	cmp	x0, #0x1
  402598:	b.lt	4025ac <ferror@plt+0x94c>  // b.tstop
  40259c:	ldr	x8, [x29, #24]
  4025a0:	ldrb	w8, [x8]
  4025a4:	cbnz	w8, 4025ac <ferror@plt+0x94c>
  4025a8:	str	w0, [x20, #1060]
  4025ac:	ldrsw	x3, [x20, #1060]
  4025b0:	adrp	x19, 417000 <ferror@plt+0x153a0>
  4025b4:	add	x19, x19, #0x428
  4025b8:	adrp	x2, 406000 <ferror@plt+0x43a0>
  4025bc:	adrp	x8, 417000 <ferror@plt+0x153a0>
  4025c0:	add	x2, x2, #0x941
  4025c4:	mov	w1, #0x18                  	// #24
  4025c8:	mov	x0, x19
  4025cc:	str	x3, [x8, #960]
  4025d0:	bl	401940 <snprintf@plt>
  4025d4:	mov	x0, x19
  4025d8:	bl	401a60 <putenv@plt>
  4025dc:	b	4024b4 <ferror@plt+0x854>
  4025e0:	adrp	x0, 406000 <ferror@plt+0x43a0>
  4025e4:	add	x0, x0, #0x94d
  4025e8:	bl	401c00 <getenv@plt>
  4025ec:	mov	w8, #0xffffffff            	// #-1
  4025f0:	str	w8, [x21, #1088]
  4025f4:	cbz	x0, 4024c0 <ferror@plt+0x860>
  4025f8:	ldrb	w8, [x0]
  4025fc:	cbz	w8, 4024c0 <ferror@plt+0x860>
  402600:	add	x1, x29, #0x18
  402604:	mov	w2, wzr
  402608:	bl	401b10 <strtol@plt>
  40260c:	cmp	x0, #0x1
  402610:	b.lt	402624 <ferror@plt+0x9c4>  // b.tstop
  402614:	ldr	x8, [x29, #24]
  402618:	ldrb	w8, [x8]
  40261c:	cbnz	w8, 402624 <ferror@plt+0x9c4>
  402620:	str	w0, [x21, #1088]
  402624:	ldrsw	x3, [x21, #1088]
  402628:	adrp	x19, 417000 <ferror@plt+0x153a0>
  40262c:	add	x19, x19, #0x444
  402630:	adrp	x2, 406000 <ferror@plt+0x43a0>
  402634:	adrp	x8, 417000 <ferror@plt+0x153a0>
  402638:	add	x2, x2, #0x953
  40263c:	mov	w1, #0x18                  	// #24
  402640:	mov	x0, x19
  402644:	str	x3, [x8, #952]
  402648:	bl	401940 <snprintf@plt>
  40264c:	mov	x0, x19
  402650:	bl	401a60 <putenv@plt>
  402654:	b	4024c0 <ferror@plt+0x860>
  402658:	stp	x29, x30, [sp, #-16]!
  40265c:	mov	x29, sp
  402660:	bl	402f34 <ferror@plt+0x12d4>
  402664:	adrp	x8, 417000 <ferror@plt+0x153a0>
  402668:	mov	w9, #0x1                   	// #1
  40266c:	strb	w9, [x8, #1052]
  402670:	ret
  402674:	stp	x29, x30, [sp, #-64]!
  402678:	stp	x22, x21, [sp, #32]
  40267c:	adrp	x22, 406000 <ferror@plt+0x43a0>
  402680:	str	x23, [sp, #16]
  402684:	stp	x20, x19, [sp, #48]
  402688:	adrp	x19, 417000 <ferror@plt+0x153a0>
  40268c:	mov	w8, #0x1                   	// #1
  402690:	adrp	x20, 417000 <ferror@plt+0x153a0>
  402694:	adrp	x21, 417000 <ferror@plt+0x153a0>
  402698:	add	x22, x22, #0x54a
  40269c:	mov	w23, #0x9                   	// #9
  4026a0:	mov	x29, sp
  4026a4:	strb	w8, [x19, #1116]
  4026a8:	str	wzr, [x20, #1120]
  4026ac:	b	4026cc <ferror@plt+0xa6c>
  4026b0:	ldrb	w9, [x19, #1116]
  4026b4:	add	w8, w8, #0x1
  4026b8:	str	w8, [x20, #1120]
  4026bc:	cmp	w9, #0x0
  4026c0:	csel	w9, w23, wzr, ne  // ne = any
  4026c4:	cmp	w8, w9
  4026c8:	b.ge	402724 <ferror@plt+0xac4>  // b.tcont
  4026cc:	ldrb	w9, [x19, #1116]
  4026d0:	ldr	w8, [x20, #1120]
  4026d4:	str	wzr, [x21, #1124]
  4026d8:	cmp	w9, #0x1
  4026dc:	b.ne	4026b0 <ferror@plt+0xa50>  // b.any
  4026e0:	mov	w9, wzr
  4026e4:	mov	w10, #0x9                   	// #9
  4026e8:	ldrh	w1, [x22, w9, sxtw #1]
  4026ec:	ldrh	w2, [x22, w8, sxtw #1]
  4026f0:	madd	w8, w8, w10, w9
  4026f4:	add	w0, w8, #0x1
  4026f8:	bl	401950 <init_pair@plt>
  4026fc:	ldr	w8, [x21, #1124]
  402700:	ldrb	w10, [x19, #1116]
  402704:	add	w9, w8, #0x1
  402708:	ldr	w8, [x20, #1120]
  40270c:	cmp	w10, #0x0
  402710:	csel	w10, w23, wzr, ne  // ne = any
  402714:	cmp	w9, w10
  402718:	str	w9, [x21, #1124]
  40271c:	b.lt	4026e8 <ferror@plt+0xa88>  // b.tstop
  402720:	b	4026b0 <ferror@plt+0xa50>
  402724:	bl	402f58 <ferror@plt+0x12f8>
  402728:	ldp	x20, x19, [sp, #48]
  40272c:	ldp	x22, x21, [sp, #32]
  402730:	ldr	x23, [sp, #16]
  402734:	ldp	x29, x30, [sp], #64
  402738:	ret
  40273c:	str	d8, [sp, #-96]!
  402740:	stp	x29, x30, [sp, #16]
  402744:	stp	x26, x25, [sp, #32]
  402748:	stp	x24, x23, [sp, #48]
  40274c:	stp	x22, x21, [sp, #64]
  402750:	stp	x20, x19, [sp, #80]
  402754:	mov	x29, sp
  402758:	sub	sp, sp, #0x10
  40275c:	mov	x19, x0
  402760:	mov	x0, xzr
  402764:	mov	v8.16b, v0.16b
  402768:	bl	401980 <time@plt>
  40276c:	str	x0, [x29, #8]
  402770:	add	x0, x29, #0x8
  402774:	bl	4018f0 <ctime@plt>
  402778:	mov	x20, x0
  40277c:	mov	w0, #0xb4                  	// #180
  402780:	bl	401b70 <sysconf@plt>
  402784:	add	w1, w0, #0x1
  402788:	add	x9, x1, #0xf
  40278c:	mov	x8, sp
  402790:	and	x9, x9, #0x1fffffff0
  402794:	mov	x23, sp
  402798:	sub	x22, x8, x9
  40279c:	mov	sp, x22
  4027a0:	mov	x0, x22
  4027a4:	bl	401b80 <gethostname@plt>
  4027a8:	adrp	x1, 406000 <ferror@plt+0x43a0>
  4027ac:	add	x1, x1, #0x95d
  4027b0:	mov	w2, #0x5                   	// #5
  4027b4:	mov	x0, xzr
  4027b8:	bl	401bb0 <dcgettext@plt>
  4027bc:	mov	x1, x0
  4027c0:	sub	x0, x29, #0x8
  4027c4:	mov	v0.16b, v8.16b
  4027c8:	bl	401910 <asprintf@plt>
  4027cc:	adrp	x1, 406000 <ferror@plt+0x43a0>
  4027d0:	mov	w21, w0
  4027d4:	add	x1, x1, #0x96b
  4027d8:	mov	w2, #0x5                   	// #5
  4027dc:	mov	x0, xzr
  4027e0:	bl	401bb0 <dcgettext@plt>
  4027e4:	mov	x1, x0
  4027e8:	sub	x0, x29, #0x10
  4027ec:	mov	x2, x22
  4027f0:	mov	x3, x20
  4027f4:	bl	401910 <asprintf@plt>
  4027f8:	adrp	x24, 417000 <ferror@plt+0x153a0>
  4027fc:	ldr	x8, [x24, #960]
  402800:	cmp	x8, w0, sxtw
  402804:	b.lt	402940 <ferror@plt+0xce0>  // b.tstop
  402808:	add	w25, w0, w21
  40280c:	add	w9, w25, #0x1
  402810:	mov	w20, w0
  402814:	cmp	x8, w9, sxtw
  402818:	adrp	x22, 417000 <ferror@plt+0x153a0>
  40281c:	b.lt	402910 <ferror@plt+0xcb0>  // b.tstop
  402820:	ldr	x0, [x22, #1016]
  402824:	mov	w1, wzr
  402828:	mov	w2, wzr
  40282c:	bl	401bd0 <wmove@plt>
  402830:	cmn	w0, #0x1
  402834:	b.eq	402848 <ferror@plt+0xbe8>  // b.none
  402838:	ldr	x0, [x22, #1016]
  40283c:	ldur	x1, [x29, #-8]
  402840:	mov	w2, #0xffffffff            	// #-1
  402844:	bl	401900 <waddnstr@plt>
  402848:	ldr	x26, [x24, #960]
  40284c:	add	w8, w25, #0x2
  402850:	cmp	x26, w8, sxtw
  402854:	b.lt	402910 <ferror@plt+0xcb0>  // b.tstop
  402858:	add	w8, w25, #0x4
  40285c:	cmp	x26, w8, sxtw
  402860:	b.ge	402870 <ferror@plt+0xc10>  // b.tcont
  402864:	ldr	x0, [x22, #1016]
  402868:	sub	w8, w26, w20
  40286c:	b	4028c8 <ferror@plt+0xc68>
  402870:	mov	x0, x19
  402874:	bl	401840 <strlen@plt>
  402878:	ldr	x8, [x22, #1016]
  40287c:	add	w25, w25, w0
  402880:	mov	w1, wzr
  402884:	mov	w2, w21
  402888:	mov	x0, x8
  40288c:	bl	401bd0 <wmove@plt>
  402890:	cmp	x26, w25, sxtw
  402894:	b.ge	4028f0 <ferror@plt+0xc90>  // b.tcont
  402898:	cmn	w0, #0x1
  40289c:	b.eq	4028bc <ferror@plt+0xc5c>  // b.none
  4028a0:	ldr	w8, [x24, #960]
  4028a4:	ldr	x0, [x22, #1016]
  4028a8:	add	w9, w21, w20
  4028ac:	mov	x1, x19
  4028b0:	sub	w8, w8, w9
  4028b4:	sub	w2, w8, #0x4
  4028b8:	bl	401900 <waddnstr@plt>
  4028bc:	ldr	w8, [x24, #960]
  4028c0:	ldr	x0, [x22, #1016]
  4028c4:	sub	w8, w8, w20
  4028c8:	sub	w2, w8, #0x4
  4028cc:	mov	w1, wzr
  4028d0:	bl	401bd0 <wmove@plt>
  4028d4:	cmn	w0, #0x1
  4028d8:	b.eq	402910 <ferror@plt+0xcb0>  // b.none
  4028dc:	ldr	x0, [x22, #1016]
  4028e0:	adrp	x1, 406000 <ferror@plt+0x43a0>
  4028e4:	add	x1, x1, #0x972
  4028e8:	mov	w2, #0xffffffff            	// #-1
  4028ec:	b	40290c <ferror@plt+0xcac>
  4028f0:	cmn	w0, #0x1
  4028f4:	b.eq	402910 <ferror@plt+0xcb0>  // b.none
  4028f8:	ldr	w8, [x24, #960]
  4028fc:	ldr	x0, [x22, #1016]
  402900:	add	w9, w20, w21
  402904:	mov	x1, x19
  402908:	sub	w2, w8, w9
  40290c:	bl	401900 <waddnstr@plt>
  402910:	ldr	w8, [x24, #960]
  402914:	ldr	x0, [x22, #1016]
  402918:	mov	w1, wzr
  40291c:	sub	w8, w8, w20
  402920:	add	w2, w8, #0x1
  402924:	bl	401bd0 <wmove@plt>
  402928:	cmn	w0, #0x1
  40292c:	b.eq	402940 <ferror@plt+0xce0>  // b.none
  402930:	ldr	x0, [x22, #1016]
  402934:	ldur	x1, [x29, #-16]
  402938:	mov	w2, #0xffffffff            	// #-1
  40293c:	bl	401900 <waddnstr@plt>
  402940:	ldur	x0, [x29, #-8]
  402944:	bl	401b20 <free@plt>
  402948:	ldur	x0, [x29, #-16]
  40294c:	bl	401b20 <free@plt>
  402950:	mov	sp, x23
  402954:	mov	sp, x29
  402958:	ldp	x20, x19, [sp, #80]
  40295c:	ldp	x22, x21, [sp, #64]
  402960:	ldp	x24, x23, [sp, #48]
  402964:	ldp	x26, x25, [sp, #32]
  402968:	ldp	x29, x30, [sp, #16]
  40296c:	ldr	d8, [sp], #96
  402970:	ret
  402974:	sub	sp, sp, #0x80
  402978:	stp	x29, x30, [sp, #32]
  40297c:	add	x29, sp, #0x20
  402980:	stp	x22, x21, [sp, #96]
  402984:	mov	x21, x0
  402988:	sub	x0, x29, #0x8
  40298c:	stp	x28, x27, [sp, #48]
  402990:	stp	x26, x25, [sp, #64]
  402994:	stp	x24, x23, [sp, #80]
  402998:	stp	x20, x19, [sp, #112]
  40299c:	mov	x20, x1
  4029a0:	bl	4018c0 <pipe@plt>
  4029a4:	tbz	w0, #31, 4029d4 <ferror@plt+0xd74>
  4029a8:	bl	401bf0 <__errno_location@plt>
  4029ac:	ldr	w19, [x0]
  4029b0:	adrp	x1, 406000 <ferror@plt+0x43a0>
  4029b4:	add	x1, x1, #0x977
  4029b8:	mov	w2, #0x5                   	// #5
  4029bc:	mov	x0, xzr
  4029c0:	bl	401bb0 <dcgettext@plt>
  4029c4:	mov	x2, x0
  4029c8:	mov	w0, #0x7                   	// #7
  4029cc:	mov	w1, w19
  4029d0:	bl	401870 <error@plt>
  4029d4:	adrp	x8, 417000 <ferror@plt+0x153a0>
  4029d8:	ldr	x0, [x8, #1000]
  4029dc:	bl	401b40 <fflush@plt>
  4029e0:	adrp	x8, 417000 <ferror@plt+0x153a0>
  4029e4:	ldr	x0, [x8, #976]
  4029e8:	bl	401b40 <fflush@plt>
  4029ec:	bl	401920 <fork@plt>
  4029f0:	mov	w19, w0
  4029f4:	tbnz	w0, #31, 402ab0 <ferror@plt+0xe50>
  4029f8:	cbnz	w19, 402adc <ferror@plt+0xe7c>
  4029fc:	ldur	w0, [x29, #-8]
  402a00:	bl	401a90 <close@plt>
  402a04:	mov	w0, #0x1                   	// #1
  402a08:	bl	401a90 <close@plt>
  402a0c:	ldur	w0, [x29, #-4]
  402a10:	mov	w1, #0x1                   	// #1
  402a14:	bl	401bc0 <dup2@plt>
  402a18:	tbz	w0, #31, 402a48 <ferror@plt+0xde8>
  402a1c:	bl	401bf0 <__errno_location@plt>
  402a20:	ldr	w22, [x0]
  402a24:	adrp	x1, 406000 <ferror@plt+0x43a0>
  402a28:	add	x1, x1, #0x9a9
  402a2c:	mov	w2, #0x5                   	// #5
  402a30:	mov	x0, xzr
  402a34:	bl	401bb0 <dcgettext@plt>
  402a38:	mov	x2, x0
  402a3c:	mov	w0, #0x3                   	// #3
  402a40:	mov	w1, w22
  402a44:	bl	401870 <error@plt>
  402a48:	ldur	w0, [x29, #-4]
  402a4c:	bl	401a90 <close@plt>
  402a50:	mov	w0, #0x1                   	// #1
  402a54:	mov	w1, #0x2                   	// #2
  402a58:	bl	401bc0 <dup2@plt>
  402a5c:	adrp	x8, 417000 <ferror@plt+0x153a0>
  402a60:	ldrb	w8, [x8, #1036]
  402a64:	tbz	w8, #3, 402f10 <ferror@plt+0x12b0>
  402a68:	ldr	x0, [x20]
  402a6c:	mov	x1, x20
  402a70:	bl	401af0 <execvp@plt>
  402a74:	cmn	w0, #0x1
  402a78:	b.ne	402adc <ferror@plt+0xe7c>  // b.any
  402a7c:	bl	401bf0 <__errno_location@plt>
  402a80:	ldr	w21, [x0]
  402a84:	adrp	x1, 406000 <ferror@plt+0x43a0>
  402a88:	add	x1, x1, #0x9b5
  402a8c:	mov	w2, #0x5                   	// #5
  402a90:	mov	x0, xzr
  402a94:	bl	401bb0 <dcgettext@plt>
  402a98:	ldr	x3, [x20]
  402a9c:	mov	x2, x0
  402aa0:	mov	w0, #0x4                   	// #4
  402aa4:	mov	w1, w21
  402aa8:	bl	401870 <error@plt>
  402aac:	b	402adc <ferror@plt+0xe7c>
  402ab0:	bl	401bf0 <__errno_location@plt>
  402ab4:	ldr	w20, [x0]
  402ab8:	adrp	x1, 406000 <ferror@plt+0x43a0>
  402abc:	add	x1, x1, #0x992
  402ac0:	mov	w2, #0x5                   	// #5
  402ac4:	mov	x0, xzr
  402ac8:	bl	401bb0 <dcgettext@plt>
  402acc:	mov	x2, x0
  402ad0:	mov	w0, #0x2                   	// #2
  402ad4:	mov	w1, w20
  402ad8:	bl	401870 <error@plt>
  402adc:	ldur	w0, [x29, #-4]
  402ae0:	str	w19, [sp, #12]
  402ae4:	bl	401a90 <close@plt>
  402ae8:	ldur	w0, [x29, #-8]
  402aec:	adrp	x1, 406000 <ferror@plt+0x43a0>
  402af0:	add	x1, x1, #0x560
  402af4:	bl	4019f0 <fdopen@plt>
  402af8:	mov	x21, x0
  402afc:	cbnz	x0, 402b2c <ferror@plt+0xecc>
  402b00:	bl	401bf0 <__errno_location@plt>
  402b04:	ldr	w20, [x0]
  402b08:	adrp	x1, 406000 <ferror@plt+0x43a0>
  402b0c:	add	x1, x1, #0x9cc
  402b10:	mov	w2, #0x5                   	// #5
  402b14:	mov	x0, xzr
  402b18:	bl	401bb0 <dcgettext@plt>
  402b1c:	mov	x2, x0
  402b20:	mov	w0, #0x5                   	// #5
  402b24:	mov	w1, w20
  402b28:	bl	401870 <error@plt>
  402b2c:	bl	402f58 <ferror@plt+0x12f8>
  402b30:	adrp	x8, 417000 <ferror@plt+0x153a0>
  402b34:	ldrb	w8, [x8, #1040]
  402b38:	adrp	x9, 417000 <ferror@plt+0x153a0>
  402b3c:	ldr	x9, [x9, #952]
  402b40:	mov	w20, wzr
  402b44:	cmp	w8, #0x0
  402b48:	mov	w8, #0x2                   	// #2
  402b4c:	csel	w22, wzr, w8, ne  // ne = any
  402b50:	cmp	x9, x22
  402b54:	b.le	402dfc <ferror@plt+0x119c>
  402b58:	mov	w20, wzr
  402b5c:	adrp	x28, 417000 <ferror@plt+0x153a0>
  402b60:	adrp	x27, 417000 <ferror@plt+0x153a0>
  402b64:	mov	w8, #0x1                   	// #1
  402b68:	str	w8, [sp, #16]
  402b6c:	b	402b8c <ferror@plt+0xf2c>
  402b70:	mov	w26, wzr
  402b74:	adrp	x8, 417000 <ferror@plt+0x153a0>
  402b78:	ldr	x8, [x8, #952]
  402b7c:	add	x22, x22, #0x1
  402b80:	str	w26, [sp, #16]
  402b84:	cmp	x8, x22
  402b88:	b.le	402dfc <ferror@plt+0x119c>
  402b8c:	ldrb	w8, [x28, #1036]
  402b90:	tbz	w8, #5, 402b9c <ferror@plt+0xf3c>
  402b94:	mov	w0, #0xffffffff            	// #-1
  402b98:	bl	402fa8 <ferror@plt+0x1348>
  402b9c:	adrp	x8, 417000 <ferror@plt+0x153a0>
  402ba0:	ldr	x8, [x8, #960]
  402ba4:	cmp	x8, #0x1
  402ba8:	b.lt	402b70 <ferror@plt+0xf10>  // b.tstop
  402bac:	mov	w23, wzr
  402bb0:	mov	w19, wzr
  402bb4:	mov	w25, wzr
  402bb8:	mov	w26, wzr
  402bbc:	b	402bdc <ferror@plt+0xf7c>
  402bc0:	mov	w1, w24
  402bc4:	bl	4018b0 <waddch@plt>
  402bc8:	adrp	x8, 417000 <ferror@plt+0x153a0>
  402bcc:	ldr	x8, [x8, #960]
  402bd0:	add	w23, w23, #0x1
  402bd4:	cmp	x8, w23, sxtw
  402bd8:	b.le	402b74 <ferror@plt+0xf14>
  402bdc:	cbz	w19, 402bf0 <ferror@plt+0xf90>
  402be0:	ldrb	w8, [x28, #1036]
  402be4:	tbz	w8, #5, 402bf0 <ferror@plt+0xf90>
  402be8:	mov	w0, #0xffffffff            	// #-1
  402bec:	bl	402fa8 <ferror@plt+0x1348>
  402bf0:	cbz	w26, 402c00 <ferror@plt+0xfa0>
  402bf4:	mov	w19, wzr
  402bf8:	mov	w24, #0x20                  	// #32
  402bfc:	b	402cf8 <ferror@plt+0x1098>
  402c00:	cbz	w25, 402c4c <ferror@plt+0xfec>
  402c04:	mov	w24, #0x20                  	// #32
  402c08:	cmp	w24, #0x9
  402c0c:	b.eq	402c90 <ferror@plt+0x1030>  // b.none
  402c10:	cmp	w24, #0xa
  402c14:	b.eq	402c38 <ferror@plt+0xfd8>  // b.none
  402c18:	cmp	w24, #0x1b
  402c1c:	b.ne	402c9c <ferror@plt+0x103c>  // b.any
  402c20:	ldrb	w8, [x28, #1036]
  402c24:	tbnz	w8, #5, 402dd4 <ferror@plt+0x1174>
  402c28:	cmp	w24, #0x9
  402c2c:	b.eq	402c90 <ferror@plt+0x1030>  // b.none
  402c30:	cmp	w24, #0xa
  402c34:	b.ne	402c9c <ferror@plt+0x103c>  // b.any
  402c38:	ldr	w8, [sp, #16]
  402c3c:	orr	w8, w23, w8
  402c40:	cbz	w8, 402dec <ferror@plt+0x118c>
  402c44:	mov	w26, #0x1                   	// #1
  402c48:	b	402ca0 <ferror@plt+0x1040>
  402c4c:	mov	x0, x21
  402c50:	bl	401a50 <getc@plt>
  402c54:	mov	w24, w0
  402c58:	cmn	w0, #0x1
  402c5c:	b.eq	402c08 <ferror@plt+0xfa8>  // b.none
  402c60:	bl	401b00 <__ctype_b_loc@plt>
  402c64:	sub	w8, w24, #0x9
  402c68:	cmp	w8, #0x2
  402c6c:	b.cc	402c08 <ferror@plt+0xfa8>  // b.lo, b.ul, b.last
  402c70:	ldr	x8, [x0]
  402c74:	ldrh	w8, [x8, w24, sxtw #1]
  402c78:	tbnz	w8, #14, 402c08 <ferror@plt+0xfa8>
  402c7c:	cmp	w24, #0x1b
  402c80:	b.ne	402c4c <ferror@plt+0xfec>  // b.any
  402c84:	ldr	w8, [x28, #1036]
  402c88:	tbz	w8, #5, 402c4c <ferror@plt+0xfec>
  402c8c:	b	402c08 <ferror@plt+0xfa8>
  402c90:	mov	w26, wzr
  402c94:	mov	w25, #0x1                   	// #1
  402c98:	b	402ca0 <ferror@plt+0x1040>
  402c9c:	mov	w26, wzr
  402ca0:	add	w8, w24, #0x1
  402ca4:	cmp	w8, #0xb
  402ca8:	b.hi	402cdc <ferror@plt+0x107c>  // b.pmore
  402cac:	mov	w9, #0x1                   	// #1
  402cb0:	lsl	w8, w9, w8
  402cb4:	mov	w9, #0xc01                 	// #3073
  402cb8:	tst	w8, w9
  402cbc:	b.eq	402cdc <ferror@plt+0x107c>  // b.none
  402cc0:	ldrb	w8, [x28, #1036]
  402cc4:	tbz	w8, #5, 402cd8 <ferror@plt+0x1078>
  402cc8:	ldr	x8, [x27, #1016]
  402ccc:	cbz	x8, 402cd8 <ferror@plt+0x1078>
  402cd0:	str	wzr, [x8, #116]
  402cd4:	str	wzr, [x8, #16]
  402cd8:	mov	w24, #0x20                  	// #32
  402cdc:	cbz	w25, 402cf4 <ferror@plt+0x1094>
  402ce0:	add	w8, w23, #0x1
  402ce4:	tst	w8, #0x7
  402ce8:	cset	w19, eq  // eq = none
  402cec:	csel	w25, wzr, w25, eq  // eq = none
  402cf0:	b	402cf8 <ferror@plt+0x1098>
  402cf4:	mov	w19, wzr
  402cf8:	ldr	x0, [x27, #1016]
  402cfc:	mov	w1, w22
  402d00:	mov	w2, w23
  402d04:	bl	401bd0 <wmove@plt>
  402d08:	cbnz	w20, 402d24 <ferror@plt+0x10c4>
  402d0c:	adrp	x8, 417000 <ferror@plt+0x153a0>
  402d10:	ldrb	w8, [x8, #1056]
  402d14:	cbz	w8, 402d24 <ferror@plt+0x10c4>
  402d18:	ldrb	w8, [x28, #1036]
  402d1c:	tbnz	w8, #7, 402d60 <ferror@plt+0x1100>
  402d20:	mov	w20, wzr
  402d24:	ldrb	w8, [x28, #1036]
  402d28:	tbz	w8, #1, 402d7c <ferror@plt+0x111c>
  402d2c:	ldr	x0, [x27, #1016]
  402d30:	bl	401a30 <winch@plt>
  402d34:	adrp	x8, 417000 <ferror@plt+0x153a0>
  402d38:	ldrb	w8, [x8, #1056]
  402d3c:	cmp	w8, #0x1
  402d40:	b.ne	402d7c <ferror@plt+0x111c>  // b.any
  402d44:	eor	w8, w0, w24
  402d48:	tst	w8, #0xff
  402d4c:	b.eq	402db4 <ferror@plt+0x1154>  // b.none
  402d50:	mov	w8, #0x1                   	// #1
  402d54:	ldr	x0, [x27, #1016]
  402d58:	cbnz	w8, 402d88 <ferror@plt+0x1128>
  402d5c:	b	402bc0 <ferror@plt+0xf60>
  402d60:	ldr	x0, [x27, #1016]
  402d64:	bl	401a30 <winch@plt>
  402d68:	eor	w8, w0, w24
  402d6c:	tst	w8, #0xff
  402d70:	cset	w20, ne  // ne = any
  402d74:	ldrb	w8, [x28, #1036]
  402d78:	tbnz	w8, #1, 402d2c <ferror@plt+0x10cc>
  402d7c:	mov	w8, wzr
  402d80:	ldr	x0, [x27, #1016]
  402d84:	cbz	w8, 402bc0 <ferror@plt+0xf60>
  402d88:	cbz	x0, 402d98 <ferror@plt+0x1138>
  402d8c:	mov	w8, #0x10000               	// #65536
  402d90:	str	wzr, [x0, #116]
  402d94:	str	w8, [x0, #16]
  402d98:	mov	w1, w24
  402d9c:	bl	4018b0 <waddch@plt>
  402da0:	ldr	x8, [x27, #1016]
  402da4:	cbz	x8, 402bc8 <ferror@plt+0xf68>
  402da8:	str	wzr, [x8, #116]
  402dac:	str	wzr, [x8, #16]
  402db0:	b	402bc8 <ferror@plt+0xf68>
  402db4:	ldrb	w8, [x28, #1036]
  402db8:	cmp	w0, #0xff
  402dbc:	cset	w9, hi  // hi = pmore
  402dc0:	and	w8, w8, #0x4
  402dc4:	and	w8, w9, w8, lsr #2
  402dc8:	ldr	x0, [x27, #1016]
  402dcc:	cbnz	w8, 402d88 <ferror@plt+0x1128>
  402dd0:	b	402bc0 <ferror@plt+0xf60>
  402dd4:	mov	x0, x21
  402dd8:	sub	w23, w23, #0x1
  402ddc:	bl	40318c <ferror@plt+0x152c>
  402de0:	mov	w26, wzr
  402de4:	mov	w19, wzr
  402de8:	b	402bc8 <ferror@plt+0xf68>
  402dec:	mov	w26, wzr
  402df0:	mov	w19, wzr
  402df4:	mov	w23, #0xffffffff            	// #-1
  402df8:	b	402bc8 <ferror@plt+0xf68>
  402dfc:	mov	x0, x21
  402e00:	bl	401970 <fclose@plt>
  402e04:	ldr	w0, [sp, #12]
  402e08:	sub	x1, x29, #0xc
  402e0c:	mov	w2, wzr
  402e10:	bl	401c10 <waitpid@plt>
  402e14:	tbz	w0, #31, 402e44 <ferror@plt+0x11e4>
  402e18:	bl	401bf0 <__errno_location@plt>
  402e1c:	ldr	w19, [x0]
  402e20:	adrp	x1, 406000 <ferror@plt+0x43a0>
  402e24:	add	x1, x1, #0x9d3
  402e28:	mov	w2, #0x5                   	// #5
  402e2c:	mov	x0, xzr
  402e30:	bl	401bb0 <dcgettext@plt>
  402e34:	mov	x2, x0
  402e38:	mov	w0, #0x8                   	// #8
  402e3c:	mov	w1, w19
  402e40:	bl	401870 <error@plt>
  402e44:	ldurh	w8, [x29, #-12]
  402e48:	tst	w8, #0xffffff7f
  402e4c:	b.eq	402e68 <ferror@plt+0x1208>  // b.none
  402e50:	adrp	x19, 417000 <ferror@plt+0x153a0>
  402e54:	ldrb	w8, [x19, #1036]
  402e58:	tbz	w8, #4, 402e60 <ferror@plt+0x1200>
  402e5c:	bl	401a40 <beep@plt>
  402e60:	ldrb	w8, [x19, #1036]
  402e64:	tbnz	w8, #6, 402ea4 <ferror@plt+0x1244>
  402e68:	adrp	x8, 417000 <ferror@plt+0x153a0>
  402e6c:	ldr	x0, [x8, #1016]
  402e70:	mov	w8, #0x1                   	// #1
  402e74:	adrp	x9, 417000 <ferror@plt+0x153a0>
  402e78:	strb	w8, [x9, #1056]
  402e7c:	bl	401990 <wrefresh@plt>
  402e80:	mov	w0, w20
  402e84:	ldp	x20, x19, [sp, #112]
  402e88:	ldp	x22, x21, [sp, #96]
  402e8c:	ldp	x24, x23, [sp, #80]
  402e90:	ldp	x26, x25, [sp, #64]
  402e94:	ldp	x28, x27, [sp, #48]
  402e98:	ldp	x29, x30, [sp, #32]
  402e9c:	add	sp, sp, #0x80
  402ea0:	ret
  402ea4:	adrp	x8, 417000 <ferror@plt+0x153a0>
  402ea8:	adrp	x20, 417000 <ferror@plt+0x153a0>
  402eac:	ldr	w8, [x8, #952]
  402eb0:	ldr	x0, [x20, #1016]
  402eb4:	mov	w2, wzr
  402eb8:	sub	w1, w8, #0x1
  402ebc:	bl	401bd0 <wmove@plt>
  402ec0:	cmn	w0, #0x1
  402ec4:	b.eq	402ef0 <ferror@plt+0x1290>  // b.none
  402ec8:	ldr	x19, [x20, #1016]
  402ecc:	adrp	x1, 406000 <ferror@plt+0x43a0>
  402ed0:	add	x1, x1, #0x9db
  402ed4:	mov	w2, #0x5                   	// #5
  402ed8:	mov	x0, xzr
  402edc:	bl	401bb0 <dcgettext@plt>
  402ee0:	mov	x1, x0
  402ee4:	mov	w2, #0xffffffff            	// #-1
  402ee8:	mov	x0, x19
  402eec:	bl	401900 <waddnstr@plt>
  402ef0:	ldr	x0, [x20, #1016]
  402ef4:	bl	401990 <wrefresh@plt>
  402ef8:	adrp	x8, 417000 <ferror@plt+0x153a0>
  402efc:	ldr	x0, [x8, #1008]
  402f00:	bl	4019e0 <fgetc@plt>
  402f04:	bl	401b50 <endwin@plt>
  402f08:	mov	w0, #0x8                   	// #8
  402f0c:	bl	401860 <exit@plt>
  402f10:	mov	x0, x21
  402f14:	bl	401a70 <system@plt>
  402f18:	tst	w0, #0x7f
  402f1c:	stur	w0, [x29, #-12]
  402f20:	b.ne	402f2c <ferror@plt+0x12cc>  // b.any
  402f24:	ubfx	w0, w0, #8, #8
  402f28:	bl	401860 <exit@plt>
  402f2c:	mov	w0, #0x1                   	// #1
  402f30:	bl	401860 <exit@plt>
  402f34:	stp	x29, x30, [sp, #-16]!
  402f38:	adrp	x8, 417000 <ferror@plt+0x153a0>
  402f3c:	ldrb	w8, [x8, #1048]
  402f40:	mov	x29, sp
  402f44:	cmp	w8, #0x1
  402f48:	b.ne	402f50 <ferror@plt+0x12f0>  // b.any
  402f4c:	bl	401b50 <endwin@plt>
  402f50:	mov	w0, wzr
  402f54:	bl	401860 <exit@plt>
  402f58:	adrp	x8, 417000 <ferror@plt+0x153a0>
  402f5c:	adrp	x9, 417000 <ferror@plt+0x153a0>
  402f60:	adrp	x10, 417000 <ferror@plt+0x153a0>
  402f64:	str	wzr, [x8, #1128]
  402f68:	str	wzr, [x9, #1124]
  402f6c:	str	wzr, [x10, #1120]
  402f70:	ret
  402f74:	sub	sp, sp, #0x20
  402f78:	mov	x0, sp
  402f7c:	mov	x1, xzr
  402f80:	stp	x29, x30, [sp, #16]
  402f84:	add	x29, sp, #0x10
  402f88:	bl	401a00 <gettimeofday@plt>
  402f8c:	ldp	x8, x9, [sp]
  402f90:	ldp	x29, x30, [sp, #16]
  402f94:	mov	w10, #0x4240                	// #16960
  402f98:	movk	w10, #0xf, lsl #16
  402f9c:	madd	x0, x8, x10, x9
  402fa0:	add	sp, sp, #0x20
  402fa4:	ret
  402fa8:	stp	x29, x30, [sp, #-16]!
  402fac:	add	w8, w0, #0x1
  402fb0:	cmp	w8, #0x32
  402fb4:	mov	x29, sp
  402fb8:	b.hi	4030e4 <ferror@plt+0x1484>  // b.pmore
  402fbc:	adrp	x9, 406000 <ferror@plt+0x43a0>
  402fc0:	add	x9, x9, #0x517
  402fc4:	adr	x10, 402fd4 <ferror@plt+0x1374>
  402fc8:	ldrb	w11, [x9, x8]
  402fcc:	add	x10, x10, x11, lsl #2
  402fd0:	br	x10
  402fd4:	bl	402f58 <ferror@plt+0x12f8>
  402fd8:	b	403118 <ferror@plt+0x14b8>
  402fdc:	adrp	x8, 417000 <ferror@plt+0x153a0>
  402fe0:	ldr	w9, [x8, #1128]
  402fe4:	orr	w9, w9, #0x200000
  402fe8:	str	w9, [x8, #1128]
  402fec:	b	403118 <ferror@plt+0x14b8>
  402ff0:	adrp	x8, 417000 <ferror@plt+0x153a0>
  402ff4:	ldr	w9, [x8, #1128]
  402ff8:	orr	w9, w9, #0x100000
  402ffc:	str	w9, [x8, #1128]
  403000:	b	403118 <ferror@plt+0x14b8>
  403004:	adrp	x8, 417000 <ferror@plt+0x153a0>
  403008:	ldr	w9, [x8, #1128]
  40300c:	orr	w9, w9, #0x80000000
  403010:	str	w9, [x8, #1128]
  403014:	b	403118 <ferror@plt+0x14b8>
  403018:	adrp	x8, 417000 <ferror@plt+0x153a0>
  40301c:	ldr	w9, [x8, #1128]
  403020:	orr	w9, w9, #0x20000
  403024:	str	w9, [x8, #1128]
  403028:	b	403118 <ferror@plt+0x14b8>
  40302c:	adrp	x8, 417000 <ferror@plt+0x153a0>
  403030:	ldr	w9, [x8, #1128]
  403034:	orr	w9, w9, #0x80000
  403038:	str	w9, [x8, #1128]
  40303c:	b	403118 <ferror@plt+0x14b8>
  403040:	adrp	x8, 417000 <ferror@plt+0x153a0>
  403044:	ldr	w9, [x8, #1128]
  403048:	orr	w9, w9, #0x40000
  40304c:	str	w9, [x8, #1128]
  403050:	b	403118 <ferror@plt+0x14b8>
  403054:	adrp	x8, 417000 <ferror@plt+0x153a0>
  403058:	ldr	w9, [x8, #1128]
  40305c:	and	w9, w9, #0xffdfffff
  403060:	str	w9, [x8, #1128]
  403064:	b	403118 <ferror@plt+0x14b8>
  403068:	adrp	x8, 417000 <ferror@plt+0x153a0>
  40306c:	ldr	w9, [x8, #1128]
  403070:	and	w9, w9, #0xffcfffff
  403074:	str	w9, [x8, #1128]
  403078:	b	403118 <ferror@plt+0x14b8>
  40307c:	adrp	x8, 417000 <ferror@plt+0x153a0>
  403080:	ldr	w9, [x8, #1128]
  403084:	and	w9, w9, #0x7fffffff
  403088:	str	w9, [x8, #1128]
  40308c:	b	403118 <ferror@plt+0x14b8>
  403090:	adrp	x8, 417000 <ferror@plt+0x153a0>
  403094:	ldr	w9, [x8, #1128]
  403098:	and	w9, w9, #0xfffdffff
  40309c:	str	w9, [x8, #1128]
  4030a0:	b	403118 <ferror@plt+0x14b8>
  4030a4:	adrp	x8, 417000 <ferror@plt+0x153a0>
  4030a8:	ldr	w9, [x8, #1128]
  4030ac:	and	w9, w9, #0xfff7ffff
  4030b0:	str	w9, [x8, #1128]
  4030b4:	b	403118 <ferror@plt+0x14b8>
  4030b8:	adrp	x8, 417000 <ferror@plt+0x153a0>
  4030bc:	ldr	w9, [x8, #1128]
  4030c0:	and	w9, w9, #0xfffbffff
  4030c4:	str	w9, [x8, #1128]
  4030c8:	b	403118 <ferror@plt+0x14b8>
  4030cc:	adrp	x8, 417000 <ferror@plt+0x153a0>
  4030d0:	str	wzr, [x8, #1124]
  4030d4:	b	403118 <ferror@plt+0x14b8>
  4030d8:	adrp	x8, 417000 <ferror@plt+0x153a0>
  4030dc:	str	wzr, [x8, #1120]
  4030e0:	b	403118 <ferror@plt+0x14b8>
  4030e4:	sub	w8, w0, #0x1e
  4030e8:	cmp	w8, #0x7
  4030ec:	b.hi	403100 <ferror@plt+0x14a0>  // b.pmore
  4030f0:	sub	w8, w0, #0x1d
  4030f4:	adrp	x9, 417000 <ferror@plt+0x153a0>
  4030f8:	str	w8, [x9, #1124]
  4030fc:	b	403118 <ferror@plt+0x14b8>
  403100:	and	w8, w0, #0xfffffff8
  403104:	cmp	w8, #0x28
  403108:	b.ne	403180 <ferror@plt+0x1520>  // b.any
  40310c:	sub	w8, w0, #0x27
  403110:	adrp	x9, 417000 <ferror@plt+0x153a0>
  403114:	str	w8, [x9, #1120]
  403118:	adrp	x8, 417000 <ferror@plt+0x153a0>
  40311c:	ldr	x8, [x8, #1016]
  403120:	cbz	x8, 403174 <ferror@plt+0x1514>
  403124:	adrp	x11, 417000 <ferror@plt+0x153a0>
  403128:	ldrb	w11, [x11, #1116]
  40312c:	adrp	x10, 417000 <ferror@plt+0x153a0>
  403130:	adrp	x12, 417000 <ferror@plt+0x153a0>
  403134:	ldr	w10, [x10, #1120]
  403138:	ldr	w12, [x12, #1124]
  40313c:	adrp	x9, 417000 <ferror@plt+0x153a0>
  403140:	cmp	w11, #0x0
  403144:	mov	w11, #0x9                   	// #9
  403148:	ldr	w9, [x9, #1128]
  40314c:	csel	w11, w11, wzr, ne  // ne = any
  403150:	madd	w10, w11, w10, w12
  403154:	lsl	w10, w10, #8
  403158:	add	w10, w10, #0x100
  40315c:	orr	w11, w10, w9
  403160:	and	w10, w10, #0xff00
  403164:	ubfx	w11, w11, #8, #8
  403168:	orr	w9, w10, w9
  40316c:	str	w11, [x8, #116]
  403170:	str	w9, [x8, #16]
  403174:	mov	w0, #0x1                   	// #1
  403178:	ldp	x29, x30, [sp], #16
  40317c:	ret
  403180:	mov	w0, wzr
  403184:	ldp	x29, x30, [sp], #16
  403188:	ret
  40318c:	sub	sp, sp, #0xa0
  403190:	stp	x29, x30, [sp, #112]
  403194:	str	x21, [sp, #128]
  403198:	stp	x20, x19, [sp, #144]
  40319c:	add	x29, sp, #0x70
  4031a0:	mov	x19, x0
  4031a4:	bl	401a50 <getc@plt>
  4031a8:	cmp	w0, #0x5b
  4031ac:	b.ne	4031f4 <ferror@plt+0x1594>  // b.any
  4031b0:	mov	x20, xzr
  4031b4:	add	x21, sp, #0xc
  4031b8:	b	4031cc <ferror@plt+0x156c>
  4031bc:	strb	w0, [x21, x20]
  4031c0:	add	x20, x20, #0x1
  4031c4:	cmp	x20, #0x64
  4031c8:	b.eq	403218 <ferror@plt+0x15b8>  // b.none
  4031cc:	mov	x0, x19
  4031d0:	bl	401a50 <getc@plt>
  4031d4:	cmp	w0, #0x6d
  4031d8:	b.eq	403210 <ferror@plt+0x15b0>  // b.none
  4031dc:	cmp	w0, #0x3b
  4031e0:	b.eq	4031bc <ferror@plt+0x155c>  // b.none
  4031e4:	sub	w8, w0, #0x30
  4031e8:	cmp	w8, #0x9
  4031ec:	b.ls	4031bc <ferror@plt+0x155c>  // b.plast
  4031f0:	b	4031fc <ferror@plt+0x159c>
  4031f4:	mov	x1, x19
  4031f8:	bl	401b30 <ungetc@plt>
  4031fc:	ldp	x20, x19, [sp, #144]
  403200:	ldr	x21, [sp, #128]
  403204:	ldp	x29, x30, [sp, #112]
  403208:	add	sp, sp, #0xa0
  40320c:	ret
  403210:	add	x8, sp, #0xc
  403214:	strb	wzr, [x8, x20]
  403218:	ldrb	w8, [sp, #12]
  40321c:	cbnz	w8, 403228 <ferror@plt+0x15c8>
  403220:	mov	w0, wzr
  403224:	bl	402fa8 <ferror@plt+0x1348>
  403228:	ldrb	w8, [sp, #12]
  40322c:	add	x9, sp, #0xc
  403230:	str	x9, [x29, #24]
  403234:	cbz	w8, 4031fc <ferror@plt+0x159c>
  403238:	add	x0, sp, #0xc
  40323c:	add	x1, x29, #0x18
  403240:	mov	w2, #0xa                   	// #10
  403244:	bl	401b10 <strtol@plt>
  403248:	bl	402fa8 <ferror@plt+0x1348>
  40324c:	cbz	w0, 4031fc <ferror@plt+0x159c>
  403250:	ldr	x0, [x29, #24]
  403254:	ldrb	w8, [x0], #1
  403258:	cbnz	w8, 40323c <ferror@plt+0x15dc>
  40325c:	b	4031fc <ferror@plt+0x159c>
  403260:	stp	x29, x30, [sp, #-48]!
  403264:	stp	x20, x19, [sp, #32]
  403268:	mov	x29, sp
  40326c:	mov	x20, x1
  403270:	mov	x19, x0
  403274:	str	x21, [sp, #16]
  403278:	str	xzr, [x29, #24]
  40327c:	cbz	x0, 4032ac <ferror@plt+0x164c>
  403280:	ldrb	w8, [x19]
  403284:	cbz	w8, 4032ac <ferror@plt+0x164c>
  403288:	bl	401bf0 <__errno_location@plt>
  40328c:	mov	x21, x0
  403290:	str	wzr, [x0]
  403294:	add	x1, x29, #0x18
  403298:	mov	w2, #0xa                   	// #10
  40329c:	mov	x0, x19
  4032a0:	bl	401b10 <strtol@plt>
  4032a4:	ldr	w8, [x21]
  4032a8:	cbz	w8, 4032e0 <ferror@plt+0x1680>
  4032ac:	bl	401bf0 <__errno_location@plt>
  4032b0:	ldr	w1, [x0]
  4032b4:	adrp	x2, 406000 <ferror@plt+0x43a0>
  4032b8:	add	x2, x2, #0xa60
  4032bc:	mov	w0, #0x1                   	// #1
  4032c0:	mov	x3, x20
  4032c4:	mov	x4, x19
  4032c8:	bl	401870 <error@plt>
  4032cc:	mov	x0, xzr
  4032d0:	ldp	x20, x19, [sp, #32]
  4032d4:	ldr	x21, [sp, #16]
  4032d8:	ldp	x29, x30, [sp], #48
  4032dc:	ret
  4032e0:	ldr	x8, [x29, #24]
  4032e4:	cmp	x8, x19
  4032e8:	b.eq	4032ac <ferror@plt+0x164c>  // b.none
  4032ec:	cbz	x8, 4032ac <ferror@plt+0x164c>
  4032f0:	ldrb	w8, [x8]
  4032f4:	cbnz	w8, 4032ac <ferror@plt+0x164c>
  4032f8:	b	4032d0 <ferror@plt+0x1670>
  4032fc:	stp	x29, x30, [sp, #-48]!
  403300:	stp	x20, x19, [sp, #32]
  403304:	mov	x29, sp
  403308:	mov	x20, x1
  40330c:	mov	x19, x0
  403310:	str	x21, [sp, #16]
  403314:	str	xzr, [x29, #24]
  403318:	cbz	x0, 403344 <ferror@plt+0x16e4>
  40331c:	ldrb	w8, [x19]
  403320:	cbz	w8, 403344 <ferror@plt+0x16e4>
  403324:	bl	401bf0 <__errno_location@plt>
  403328:	mov	x21, x0
  40332c:	str	wzr, [x0]
  403330:	add	x1, x29, #0x18
  403334:	mov	x0, x19
  403338:	bl	401890 <strtod@plt>
  40333c:	ldr	w8, [x21]
  403340:	cbz	w8, 403378 <ferror@plt+0x1718>
  403344:	bl	401bf0 <__errno_location@plt>
  403348:	ldr	w1, [x0]
  40334c:	adrp	x2, 406000 <ferror@plt+0x43a0>
  403350:	add	x2, x2, #0xa60
  403354:	mov	w0, #0x1                   	// #1
  403358:	mov	x3, x20
  40335c:	mov	x4, x19
  403360:	bl	401870 <error@plt>
  403364:	fmov	d0, xzr
  403368:	ldp	x20, x19, [sp, #32]
  40336c:	ldr	x21, [sp, #16]
  403370:	ldp	x29, x30, [sp], #48
  403374:	ret
  403378:	ldr	x8, [x29, #24]
  40337c:	cmp	x8, x19
  403380:	b.eq	403344 <ferror@plt+0x16e4>  // b.none
  403384:	cbz	x8, 403344 <ferror@plt+0x16e4>
  403388:	ldrb	w8, [x8]
  40338c:	cbnz	w8, 403344 <ferror@plt+0x16e4>
  403390:	b	403368 <ferror@plt+0x1708>
  403394:	sub	sp, sp, #0x90
  403398:	stp	x20, x19, [sp, #128]
  40339c:	mov	x20, x1
  4033a0:	mov	x19, x0
  4033a4:	stp	x29, x30, [sp, #48]
  4033a8:	str	x27, [sp, #64]
  4033ac:	stp	x26, x25, [sp, #80]
  4033b0:	stp	x24, x23, [sp, #96]
  4033b4:	stp	x22, x21, [sp, #112]
  4033b8:	add	x29, sp, #0x30
  4033bc:	cbz	x0, 403560 <ferror@plt+0x1900>
  4033c0:	ldrb	w8, [x19]
  4033c4:	cbz	w8, 403560 <ferror@plt+0x1900>
  4033c8:	bl	401b00 <__ctype_b_loc@plt>
  4033cc:	ldr	x24, [x0]
  4033d0:	mov	x21, x0
  4033d4:	mov	x23, x19
  4033d8:	ldrb	w8, [x23], #1
  4033dc:	ldrh	w9, [x24, x8, lsl #1]
  4033e0:	tbnz	w9, #13, 4033d8 <ferror@plt+0x1778>
  4033e4:	cmp	w8, #0x2b
  4033e8:	b.eq	4033fc <ferror@plt+0x179c>  // b.none
  4033ec:	cmp	w8, #0x2d
  4033f0:	b.ne	403404 <ferror@plt+0x17a4>  // b.any
  4033f4:	mov	w22, #0x1                   	// #1
  4033f8:	b	40340c <ferror@plt+0x17ac>
  4033fc:	mov	w22, wzr
  403400:	b	40340c <ferror@plt+0x17ac>
  403404:	mov	w22, wzr
  403408:	sub	x23, x23, #0x1
  40340c:	ldrb	w8, [x23]
  403410:	adrp	x26, 406000 <ferror@plt+0x43a0>
  403414:	ldr	q0, [x26, #2592]
  403418:	adrp	x25, 406000 <ferror@plt+0x43a0>
  40341c:	ldrh	w8, [x24, x8, lsl #1]
  403420:	tbz	w8, #11, 403444 <ferror@plt+0x17e4>
  403424:	ldr	q1, [x25, #2608]
  403428:	add	x27, x23, #0x1
  40342c:	stur	q1, [x29, #-16]
  403430:	ldur	q1, [x29, #-16]
  403434:	bl	404c28 <ferror@plt+0x2fc8>
  403438:	ldrb	w8, [x27], #1
  40343c:	ldrh	w8, [x24, x8, lsl #1]
  403440:	tbnz	w8, #11, 403430 <ferror@plt+0x17d0>
  403444:	ldrb	w8, [x23]
  403448:	adrp	x9, 406000 <ferror@plt+0x43a0>
  40344c:	ldrh	w10, [x24, x8, lsl #1]
  403450:	tbnz	w10, #11, 403460 <ferror@plt+0x1800>
  403454:	ldr	q0, [x9, #2624]
  403458:	stur	q0, [x29, #-16]
  40345c:	b	4034b0 <ferror@plt+0x1850>
  403460:	ldr	q1, [x9, #2624]
  403464:	stur	q1, [x29, #-16]
  403468:	ldr	q1, [x25, #2608]
  40346c:	str	q1, [sp]
  403470:	and	w8, w8, #0xff
  403474:	sub	w0, w8, #0x30
  403478:	str	q0, [sp, #16]
  40347c:	bl	406088 <ferror@plt+0x4428>
  403480:	mov	v1.16b, v0.16b
  403484:	ldr	q0, [sp, #16]
  403488:	bl	404c28 <ferror@plt+0x2fc8>
  40348c:	mov	v1.16b, v0.16b
  403490:	ldur	q0, [x29, #-16]
  403494:	bl	4036c4 <ferror@plt+0x1a64>
  403498:	stur	q0, [x29, #-16]
  40349c:	ldp	q1, q0, [sp]
  4034a0:	bl	404374 <ferror@plt+0x2714>
  4034a4:	ldrb	w8, [x23, #1]!
  4034a8:	ldrh	w9, [x24, x8, lsl #1]
  4034ac:	tbnz	w9, #11, 403470 <ferror@plt+0x1810>
  4034b0:	cmp	w8, #0x2e
  4034b4:	b.eq	4034f0 <ferror@plt+0x1890>  // b.none
  4034b8:	cmp	w8, #0x2c
  4034bc:	b.eq	4034f0 <ferror@plt+0x1890>  // b.none
  4034c0:	cbnz	w8, 4034d4 <ferror@plt+0x1874>
  4034c4:	adrp	x8, 406000 <ferror@plt+0x43a0>
  4034c8:	ldr	q0, [x8, #2640]
  4034cc:	ldur	q1, [x29, #-16]
  4034d0:	b	403594 <ferror@plt+0x1934>
  4034d4:	adrp	x2, 406000 <ferror@plt+0x43a0>
  4034d8:	add	x2, x2, #0xa60
  4034dc:	mov	w0, #0x1                   	// #1
  4034e0:	mov	w1, #0x16                  	// #22
  4034e4:	mov	x3, x20
  4034e8:	mov	x4, x19
  4034ec:	bl	401870 <error@plt>
  4034f0:	ldr	x9, [x21]
  4034f4:	ldrb	w8, [x23, #1]
  4034f8:	ldrh	w9, [x9, x8, lsl #1]
  4034fc:	tbz	w9, #11, 403558 <ferror@plt+0x18f8>
  403500:	ldr	x21, [x21]
  403504:	ldr	q1, [x26, #2592]
  403508:	ldr	q0, [x25, #2608]
  40350c:	add	x23, x23, #0x2
  403510:	str	q0, [sp]
  403514:	and	w8, w8, #0xff
  403518:	sub	w0, w8, #0x30
  40351c:	str	q1, [sp, #16]
  403520:	bl	406088 <ferror@plt+0x4428>
  403524:	mov	v1.16b, v0.16b
  403528:	ldr	q0, [sp, #16]
  40352c:	bl	404c28 <ferror@plt+0x2fc8>
  403530:	mov	v1.16b, v0.16b
  403534:	ldur	q0, [x29, #-16]
  403538:	bl	4036c4 <ferror@plt+0x1a64>
  40353c:	stur	q0, [x29, #-16]
  403540:	ldp	q1, q0, [sp]
  403544:	bl	404374 <ferror@plt+0x2714>
  403548:	ldrb	w8, [x23], #1
  40354c:	mov	v1.16b, v0.16b
  403550:	ldrh	w9, [x21, x8, lsl #1]
  403554:	tbnz	w9, #11, 403514 <ferror@plt+0x18b4>
  403558:	ldur	q1, [x29, #-16]
  40355c:	cbz	w8, 403588 <ferror@plt+0x1928>
  403560:	bl	401bf0 <__errno_location@plt>
  403564:	ldr	w1, [x0]
  403568:	adrp	x2, 406000 <ferror@plt+0x43a0>
  40356c:	add	x2, x2, #0xa60
  403570:	mov	w0, #0x1                   	// #1
  403574:	mov	x3, x20
  403578:	mov	x4, x19
  40357c:	bl	401870 <error@plt>
  403580:	fmov	d0, xzr
  403584:	b	4035a8 <ferror@plt+0x1948>
  403588:	adrp	x8, 406000 <ferror@plt+0x43a0>
  40358c:	ldr	q0, [x8, #2640]
  403590:	stur	q1, [x29, #-16]
  403594:	bl	40537c <ferror@plt+0x371c>
  403598:	cmp	w22, #0x0
  40359c:	b.ne	4035a4 <ferror@plt+0x1944>  // b.any
  4035a0:	ldur	q0, [x29, #-16]
  4035a4:	bl	4060e4 <ferror@plt+0x4484>
  4035a8:	ldp	x20, x19, [sp, #128]
  4035ac:	ldp	x22, x21, [sp, #112]
  4035b0:	ldp	x24, x23, [sp, #96]
  4035b4:	ldp	x26, x25, [sp, #80]
  4035b8:	ldr	x27, [sp, #64]
  4035bc:	ldp	x29, x30, [sp, #48]
  4035c0:	add	sp, sp, #0x90
  4035c4:	ret
  4035c8:	stp	x29, x30, [sp, #-48]!
  4035cc:	str	x21, [sp, #16]
  4035d0:	stp	x20, x19, [sp, #32]
  4035d4:	mov	x29, sp
  4035d8:	mov	x20, x0
  4035dc:	bl	401930 <__fpending@plt>
  4035e0:	mov	x19, x0
  4035e4:	mov	x0, x20
  4035e8:	bl	401c60 <ferror@plt>
  4035ec:	mov	w21, w0
  4035f0:	mov	x0, x20
  4035f4:	bl	401970 <fclose@plt>
  4035f8:	cbz	w21, 403628 <ferror@plt+0x19c8>
  4035fc:	cbnz	w0, 403614 <ferror@plt+0x19b4>
  403600:	bl	401bf0 <__errno_location@plt>
  403604:	ldr	w8, [x0]
  403608:	cmp	w8, #0x20
  40360c:	b.eq	403614 <ferror@plt+0x19b4>  // b.none
  403610:	str	wzr, [x0]
  403614:	mov	w0, #0xffffffff            	// #-1
  403618:	ldp	x20, x19, [sp, #32]
  40361c:	ldr	x21, [sp, #16]
  403620:	ldp	x29, x30, [sp], #48
  403624:	ret
  403628:	cbz	w0, 403618 <ferror@plt+0x19b8>
  40362c:	cbnz	x19, 4035fc <ferror@plt+0x199c>
  403630:	bl	401bf0 <__errno_location@plt>
  403634:	ldr	w8, [x0]
  403638:	cmp	w8, #0x9
  40363c:	csetm	w0, ne  // ne = any
  403640:	b	403618 <ferror@plt+0x19b8>
  403644:	stp	x29, x30, [sp, #-32]!
  403648:	adrp	x8, 417000 <ferror@plt+0x153a0>
  40364c:	ldr	x0, [x8, #1000]
  403650:	str	x19, [sp, #16]
  403654:	mov	x29, sp
  403658:	bl	4035c8 <ferror@plt+0x1968>
  40365c:	cbz	w0, 403670 <ferror@plt+0x1a10>
  403660:	bl	401bf0 <__errno_location@plt>
  403664:	ldr	w8, [x0]
  403668:	cmp	w8, #0x20
  40366c:	b.ne	40368c <ferror@plt+0x1a2c>  // b.any
  403670:	adrp	x8, 417000 <ferror@plt+0x153a0>
  403674:	ldr	x0, [x8, #976]
  403678:	bl	4035c8 <ferror@plt+0x1968>
  40367c:	cbnz	w0, 4036bc <ferror@plt+0x1a5c>
  403680:	ldr	x19, [sp, #16]
  403684:	ldp	x29, x30, [sp], #32
  403688:	ret
  40368c:	adrp	x1, 406000 <ferror@plt+0x43a0>
  403690:	add	x1, x1, #0xa69
  403694:	mov	w2, #0x5                   	// #5
  403698:	mov	x19, x0
  40369c:	mov	x0, xzr
  4036a0:	bl	401bb0 <dcgettext@plt>
  4036a4:	ldr	w1, [x19]
  4036a8:	adrp	x2, 406000 <ferror@plt+0x43a0>
  4036ac:	mov	x3, x0
  4036b0:	add	x2, x2, #0x96f
  4036b4:	mov	w0, wzr
  4036b8:	bl	401870 <error@plt>
  4036bc:	mov	w0, #0x1                   	// #1
  4036c0:	bl	401830 <_exit@plt>
  4036c4:	stp	x29, x30, [sp, #-32]!
  4036c8:	mov	x29, sp
  4036cc:	str	q0, [sp, #16]
  4036d0:	ldr	x6, [sp, #16]
  4036d4:	ldr	x4, [sp, #24]
  4036d8:	str	q1, [sp, #16]
  4036dc:	ldr	x7, [sp, #16]
  4036e0:	ldr	x0, [sp, #24]
  4036e4:	mrs	x11, fpcr
  4036e8:	ubfx	x5, x4, #48, #15
  4036ec:	mov	x9, x5
  4036f0:	lsr	x10, x4, #63
  4036f4:	ubfiz	x1, x4, #3, #48
  4036f8:	orr	x1, x1, x6, lsr #61
  4036fc:	lsl	x3, x6, #3
  403700:	ubfx	x8, x0, #48, #15
  403704:	mov	x13, x8
  403708:	lsr	x14, x0, #63
  40370c:	ubfiz	x0, x0, #3, #48
  403710:	orr	x2, x0, x7, lsr #61
  403714:	lsl	x12, x7, #3
  403718:	cmp	x14, x4, lsr #63
  40371c:	b.eq	403764 <ferror@plt+0x1b04>  // b.none
  403720:	sub	w0, w5, w8
  403724:	cmp	w0, #0x0
  403728:	b.le	403ccc <ferror@plt+0x206c>
  40372c:	cbnz	x8, 403bbc <ferror@plt+0x1f5c>
  403730:	orr	x4, x2, x12
  403734:	cbz	x4, 403b84 <ferror@plt+0x1f24>
  403738:	subs	w0, w0, #0x1
  40373c:	b.eq	403bac <ferror@plt+0x1f4c>  // b.none
  403740:	mov	x4, #0x7fff                	// #32767
  403744:	cmp	x5, x4
  403748:	b.ne	403bcc <ferror@plt+0x1f6c>  // b.any
  40374c:	orr	x0, x1, x3
  403750:	cbz	x0, 4042cc <ferror@plt+0x266c>
  403754:	lsr	x0, x1, #50
  403758:	eor	x0, x0, #0x1
  40375c:	and	w0, w0, #0x1
  403760:	b	404178 <ferror@plt+0x2518>
  403764:	sub	w0, w5, w8
  403768:	cmp	w0, #0x0
  40376c:	b.le	4038a8 <ferror@plt+0x1c48>
  403770:	cbnz	x8, 4037dc <ferror@plt+0x1b7c>
  403774:	orr	x4, x2, x12
  403778:	cbz	x4, 4037a8 <ferror@plt+0x1b48>
  40377c:	subs	w0, w0, #0x1
  403780:	b.eq	4037d0 <ferror@plt+0x1b70>  // b.none
  403784:	mov	x4, #0x7fff                	// #32767
  403788:	cmp	x5, x4
  40378c:	b.ne	4037ec <ferror@plt+0x1b8c>  // b.any
  403790:	orr	x0, x1, x3
  403794:	cbz	x0, 404218 <ferror@plt+0x25b8>
  403798:	lsr	x0, x1, #50
  40379c:	eor	x0, x0, #0x1
  4037a0:	and	w0, w0, #0x1
  4037a4:	b	404178 <ferror@plt+0x2518>
  4037a8:	mov	x4, x3
  4037ac:	mov	x0, #0x7fff                	// #32767
  4037b0:	cmp	x5, x0
  4037b4:	b.ne	40403c <ferror@plt+0x23dc>  // b.any
  4037b8:	orr	x0, x1, x3
  4037bc:	cbz	x0, 404208 <ferror@plt+0x25a8>
  4037c0:	lsr	x0, x1, #50
  4037c4:	eor	x0, x0, #0x1
  4037c8:	and	w0, w0, #0x1
  4037cc:	b	404178 <ferror@plt+0x2518>
  4037d0:	adds	x4, x3, x12
  4037d4:	adc	x1, x2, x1
  4037d8:	b	40382c <ferror@plt+0x1bcc>
  4037dc:	orr	x2, x2, #0x8000000000000
  4037e0:	mov	x4, #0x7fff                	// #32767
  4037e4:	cmp	x5, x4
  4037e8:	b.eq	40385c <ferror@plt+0x1bfc>  // b.none
  4037ec:	cmp	w0, #0x74
  4037f0:	b.gt	4041c4 <ferror@plt+0x2564>
  4037f4:	cmp	w0, #0x3f
  4037f8:	b.gt	403874 <ferror@plt+0x1c14>
  4037fc:	mov	w5, #0x40                  	// #64
  403800:	sub	w5, w5, w0
  403804:	lsl	x4, x2, x5
  403808:	lsr	x6, x12, x0
  40380c:	orr	x4, x4, x6
  403810:	lsl	x5, x12, x5
  403814:	cmp	x5, #0x0
  403818:	cset	x5, ne  // ne = any
  40381c:	orr	x4, x4, x5
  403820:	lsr	x0, x2, x0
  403824:	adds	x4, x4, x3
  403828:	adc	x1, x0, x1
  40382c:	tbz	x1, #51, 40403c <ferror@plt+0x23dc>
  403830:	add	x9, x9, #0x1
  403834:	mov	x0, #0x7fff                	// #32767
  403838:	cmp	x9, x0
  40383c:	b.eq	403b4c <ferror@plt+0x1eec>  // b.none
  403840:	and	x0, x1, #0xfff7ffffffffffff
  403844:	and	x3, x4, #0x1
  403848:	orr	x3, x3, x4, lsr #1
  40384c:	orr	x3, x3, x1, lsl #63
  403850:	lsr	x1, x0, #1
  403854:	mov	w0, #0x0                   	// #0
  403858:	b	404178 <ferror@plt+0x2518>
  40385c:	orr	x0, x1, x3
  403860:	cbz	x0, 404228 <ferror@plt+0x25c8>
  403864:	lsr	x0, x1, #50
  403868:	eor	x0, x0, #0x1
  40386c:	and	w0, w0, #0x1
  403870:	b	404178 <ferror@plt+0x2518>
  403874:	sub	w4, w0, #0x40
  403878:	lsr	x4, x2, x4
  40387c:	mov	w5, #0x80                  	// #128
  403880:	sub	w5, w5, w0
  403884:	lsl	x2, x2, x5
  403888:	cmp	w0, #0x40
  40388c:	csel	x0, x2, xzr, ne  // ne = any
  403890:	orr	x12, x0, x12
  403894:	cmp	x12, #0x0
  403898:	cset	x0, ne  // ne = any
  40389c:	orr	x4, x4, x0
  4038a0:	mov	x0, #0x0                   	// #0
  4038a4:	b	403824 <ferror@plt+0x1bc4>
  4038a8:	tbnz	w0, #31, 4038ec <ferror@plt+0x1c8c>
  4038ac:	add	x0, x5, #0x1
  4038b0:	tst	x0, #0x7ffe
  4038b4:	b.ne	403aec <ferror@plt+0x1e8c>  // b.any
  4038b8:	cbnz	x5, 403a38 <ferror@plt+0x1dd8>
  4038bc:	orr	x0, x1, x3
  4038c0:	cbz	x0, 4041b8 <ferror@plt+0x2558>
  4038c4:	orr	x0, x2, x12
  4038c8:	cbz	x0, 40432c <ferror@plt+0x26cc>
  4038cc:	adds	x4, x3, x12
  4038d0:	adc	x1, x2, x1
  4038d4:	tbz	x1, #51, 404040 <ferror@plt+0x23e0>
  4038d8:	and	x1, x1, #0xfff7ffffffffffff
  4038dc:	mov	x3, x4
  4038e0:	mov	x9, #0x1                   	// #1
  4038e4:	mov	w0, #0x0                   	// #0
  4038e8:	b	404178 <ferror@plt+0x2518>
  4038ec:	cbnz	x5, 403984 <ferror@plt+0x1d24>
  4038f0:	orr	x4, x1, x3
  4038f4:	cbz	x4, 403934 <ferror@plt+0x1cd4>
  4038f8:	cmn	w0, #0x1
  4038fc:	b.eq	403974 <ferror@plt+0x1d14>  // b.none
  403900:	mvn	w0, w0
  403904:	mov	x4, #0x7fff                	// #32767
  403908:	cmp	x8, x4
  40390c:	b.ne	403998 <ferror@plt+0x1d38>  // b.any
  403910:	orr	x3, x2, x12
  403914:	cbz	x3, 404244 <ferror@plt+0x25e4>
  403918:	lsr	x0, x2, #50
  40391c:	eor	x0, x0, #0x1
  403920:	and	w0, w0, #0x1
  403924:	mov	x1, x2
  403928:	mov	x3, x12
  40392c:	mov	x9, x8
  403930:	b	404178 <ferror@plt+0x2518>
  403934:	mov	x0, #0x7fff                	// #32767
  403938:	cmp	x8, x0
  40393c:	b.eq	403950 <ferror@plt+0x1cf0>  // b.none
  403940:	mov	x1, x2
  403944:	mov	x4, x12
  403948:	mov	x9, x8
  40394c:	b	40403c <ferror@plt+0x23dc>
  403950:	orr	x3, x2, x12
  403954:	cbz	x3, 404238 <ferror@plt+0x25d8>
  403958:	lsr	x0, x2, #50
  40395c:	eor	x0, x0, #0x1
  403960:	and	w0, w0, #0x1
  403964:	mov	x1, x2
  403968:	mov	x3, x12
  40396c:	mov	x9, x8
  403970:	b	404178 <ferror@plt+0x2518>
  403974:	adds	x4, x3, x12
  403978:	adc	x1, x2, x1
  40397c:	mov	x9, x8
  403980:	b	40382c <ferror@plt+0x1bcc>
  403984:	neg	w0, w0
  403988:	orr	x1, x1, #0x8000000000000
  40398c:	mov	x4, #0x7fff                	// #32767
  403990:	cmp	x8, x4
  403994:	b.eq	4039e0 <ferror@plt+0x1d80>  // b.none
  403998:	cmp	w0, #0x74
  40399c:	b.gt	4041d0 <ferror@plt+0x2570>
  4039a0:	cmp	w0, #0x3f
  4039a4:	b.gt	403a04 <ferror@plt+0x1da4>
  4039a8:	mov	w5, #0x40                  	// #64
  4039ac:	sub	w5, w5, w0
  4039b0:	lsl	x4, x1, x5
  4039b4:	lsr	x6, x3, x0
  4039b8:	orr	x4, x4, x6
  4039bc:	lsl	x3, x3, x5
  4039c0:	cmp	x3, #0x0
  4039c4:	cset	x3, ne  // ne = any
  4039c8:	orr	x4, x4, x3
  4039cc:	lsr	x1, x1, x0
  4039d0:	adds	x4, x4, x12
  4039d4:	adc	x1, x1, x2
  4039d8:	mov	x9, x13
  4039dc:	b	40382c <ferror@plt+0x1bcc>
  4039e0:	orr	x3, x2, x12
  4039e4:	cbz	x3, 404250 <ferror@plt+0x25f0>
  4039e8:	lsr	x0, x2, #50
  4039ec:	eor	x0, x0, #0x1
  4039f0:	and	w0, w0, #0x1
  4039f4:	mov	x1, x2
  4039f8:	mov	x3, x12
  4039fc:	mov	x9, x8
  403a00:	b	404178 <ferror@plt+0x2518>
  403a04:	sub	w4, w0, #0x40
  403a08:	lsr	x4, x1, x4
  403a0c:	mov	w5, #0x80                  	// #128
  403a10:	sub	w5, w5, w0
  403a14:	lsl	x1, x1, x5
  403a18:	cmp	w0, #0x40
  403a1c:	csel	x0, x1, xzr, ne  // ne = any
  403a20:	orr	x3, x0, x3
  403a24:	cmp	x3, #0x0
  403a28:	cset	x0, ne  // ne = any
  403a2c:	orr	x4, x4, x0
  403a30:	mov	x1, #0x0                   	// #0
  403a34:	b	4039d0 <ferror@plt+0x1d70>
  403a38:	mov	x0, #0x7fff                	// #32767
  403a3c:	cmp	x5, x0
  403a40:	b.eq	403a9c <ferror@plt+0x1e3c>  // b.none
  403a44:	mov	w0, #0x0                   	// #0
  403a48:	mov	x4, #0x7fff                	// #32767
  403a4c:	cmp	x8, x4
  403a50:	b.eq	403abc <ferror@plt+0x1e5c>  // b.none
  403a54:	orr	x4, x1, x3
  403a58:	cbz	x4, 4041a8 <ferror@plt+0x2548>
  403a5c:	orr	x12, x2, x12
  403a60:	mov	x9, #0x7fff                	// #32767
  403a64:	cbz	x12, 404178 <ferror@plt+0x2518>
  403a68:	bfi	x6, x1, #61, #3
  403a6c:	lsr	x3, x1, #3
  403a70:	tbz	x1, #50, 403a8c <ferror@plt+0x1e2c>
  403a74:	lsr	x1, x2, #3
  403a78:	tbnz	x2, #50, 403a8c <ferror@plt+0x1e2c>
  403a7c:	mov	x6, x7
  403a80:	bfi	x6, x2, #61, #3
  403a84:	mov	x3, x1
  403a88:	mov	x10, x14
  403a8c:	extr	x1, x3, x6, #61
  403a90:	lsl	x3, x6, #3
  403a94:	mov	x9, #0x7fff                	// #32767
  403a98:	b	404178 <ferror@plt+0x2518>
  403a9c:	orr	x0, x1, x3
  403aa0:	cbz	x0, 404358 <ferror@plt+0x26f8>
  403aa4:	lsr	x0, x1, #50
  403aa8:	eor	x0, x0, #0x1
  403aac:	and	w0, w0, #0x1
  403ab0:	mov	x4, #0x7fff                	// #32767
  403ab4:	cmp	x8, x4
  403ab8:	b.ne	403a5c <ferror@plt+0x1dfc>  // b.any
  403abc:	orr	x4, x2, x12
  403ac0:	cbz	x4, 403a54 <ferror@plt+0x1df4>
  403ac4:	tst	x2, #0x4000000000000
  403ac8:	csinc	w0, w0, wzr, ne  // ne = any
  403acc:	orr	x3, x1, x3
  403ad0:	cbnz	x3, 403a68 <ferror@plt+0x1e08>
  403ad4:	mov	x1, x2
  403ad8:	mov	x3, x12
  403adc:	mov	x9, #0x7fff                	// #32767
  403ae0:	b	404178 <ferror@plt+0x2518>
  403ae4:	mov	w0, #0x0                   	// #0
  403ae8:	b	403abc <ferror@plt+0x1e5c>
  403aec:	mov	x4, #0x7fff                	// #32767
  403af0:	cmp	x0, x4
  403af4:	b.eq	403b14 <ferror@plt+0x1eb4>  // b.none
  403af8:	adds	x3, x3, x12
  403afc:	adc	x1, x2, x1
  403b00:	extr	x3, x1, x3, #1
  403b04:	lsr	x1, x1, #1
  403b08:	mov	x9, x0
  403b0c:	mov	w0, #0x0                   	// #0
  403b10:	b	404178 <ferror@plt+0x2518>
  403b14:	ands	x3, x11, #0xc00000
  403b18:	b.eq	40425c <ferror@plt+0x25fc>  // b.none
  403b1c:	cmp	x3, #0x400, lsl #12
  403b20:	ccmp	x10, #0x0, #0x0, eq  // eq = none
  403b24:	b.eq	404268 <ferror@plt+0x2608>  // b.none
  403b28:	cmp	x3, #0x800, lsl #12
  403b2c:	ccmp	x10, #0x0, #0x4, eq  // eq = none
  403b30:	b.ne	40427c <ferror@plt+0x261c>  // b.any
  403b34:	mov	w4, #0x0                   	// #0
  403b38:	mov	x1, #0xffffffffffffffff    	// #-1
  403b3c:	mov	x3, x1
  403b40:	mov	x9, #0x7ffe                	// #32766
  403b44:	mov	w0, #0x14                  	// #20
  403b48:	b	404184 <ferror@plt+0x2524>
  403b4c:	ands	x3, x11, #0xc00000
  403b50:	b.eq	40428c <ferror@plt+0x262c>  // b.none
  403b54:	cmp	x3, #0x400, lsl #12
  403b58:	ccmp	x10, #0x0, #0x0, eq  // eq = none
  403b5c:	b.eq	404298 <ferror@plt+0x2638>  // b.none
  403b60:	cmp	x3, #0x800, lsl #12
  403b64:	ccmp	x10, #0x0, #0x4, eq  // eq = none
  403b68:	b.ne	4042ac <ferror@plt+0x264c>  // b.any
  403b6c:	mov	w4, #0x0                   	// #0
  403b70:	mov	x1, #0xffffffffffffffff    	// #-1
  403b74:	mov	x3, x1
  403b78:	mov	x9, #0x7ffe                	// #32766
  403b7c:	mov	w0, #0x14                  	// #20
  403b80:	b	404184 <ferror@plt+0x2524>
  403b84:	mov	x4, x3
  403b88:	mov	x0, #0x7fff                	// #32767
  403b8c:	cmp	x5, x0
  403b90:	b.ne	40403c <ferror@plt+0x23dc>  // b.any
  403b94:	orr	x0, x1, x3
  403b98:	cbz	x0, 4042bc <ferror@plt+0x265c>
  403b9c:	lsr	x0, x1, #50
  403ba0:	eor	x0, x0, #0x1
  403ba4:	and	w0, w0, #0x1
  403ba8:	b	404178 <ferror@plt+0x2518>
  403bac:	sub	x4, x3, x12
  403bb0:	cmp	x3, x4
  403bb4:	sbc	x1, x1, x2
  403bb8:	b	403c10 <ferror@plt+0x1fb0>
  403bbc:	orr	x2, x2, #0x8000000000000
  403bc0:	mov	x4, #0x7fff                	// #32767
  403bc4:	cmp	x5, x4
  403bc8:	b.eq	403c80 <ferror@plt+0x2020>  // b.none
  403bcc:	cmp	w0, #0x74
  403bd0:	b.gt	4041dc <ferror@plt+0x257c>
  403bd4:	cmp	w0, #0x3f
  403bd8:	b.gt	403c98 <ferror@plt+0x2038>
  403bdc:	mov	w5, #0x40                  	// #64
  403be0:	sub	w5, w5, w0
  403be4:	lsl	x4, x2, x5
  403be8:	lsr	x6, x12, x0
  403bec:	orr	x4, x4, x6
  403bf0:	lsl	x12, x12, x5
  403bf4:	cmp	x12, #0x0
  403bf8:	cset	x5, ne  // ne = any
  403bfc:	orr	x4, x4, x5
  403c00:	lsr	x0, x2, x0
  403c04:	sub	x4, x3, x4
  403c08:	cmp	x3, x4
  403c0c:	sbc	x1, x1, x0
  403c10:	tbz	x1, #51, 40403c <ferror@plt+0x23dc>
  403c14:	and	x5, x1, #0x7ffffffffffff
  403c18:	cbz	x5, 403fe0 <ferror@plt+0x2380>
  403c1c:	clz	x0, x5
  403c20:	sub	w0, w0, #0xc
  403c24:	lsl	x5, x5, x0
  403c28:	neg	w1, w0
  403c2c:	lsr	x1, x4, x1
  403c30:	orr	x1, x1, x5
  403c34:	lsl	x5, x4, x0
  403c38:	sxtw	x2, w0
  403c3c:	cmp	x9, w0, sxtw
  403c40:	b.gt	404030 <ferror@plt+0x23d0>
  403c44:	sub	w9, w0, w9
  403c48:	add	w6, w9, #0x1
  403c4c:	cmp	w6, #0x3f
  403c50:	b.gt	403ffc <ferror@plt+0x239c>
  403c54:	mov	w0, #0x40                  	// #64
  403c58:	sub	w0, w0, w6
  403c5c:	lsl	x4, x1, x0
  403c60:	lsr	x2, x5, x6
  403c64:	orr	x4, x4, x2
  403c68:	lsl	x5, x5, x0
  403c6c:	cmp	x5, #0x0
  403c70:	cset	x3, ne  // ne = any
  403c74:	orr	x4, x4, x3
  403c78:	lsr	x1, x1, x6
  403c7c:	b	404040 <ferror@plt+0x23e0>
  403c80:	orr	x0, x1, x3
  403c84:	cbz	x0, 4042dc <ferror@plt+0x267c>
  403c88:	lsr	x0, x1, #50
  403c8c:	eor	x0, x0, #0x1
  403c90:	and	w0, w0, #0x1
  403c94:	b	404178 <ferror@plt+0x2518>
  403c98:	sub	w4, w0, #0x40
  403c9c:	lsr	x4, x2, x4
  403ca0:	mov	w5, #0x80                  	// #128
  403ca4:	sub	w5, w5, w0
  403ca8:	lsl	x2, x2, x5
  403cac:	cmp	w0, #0x40
  403cb0:	csel	x2, x2, xzr, ne  // ne = any
  403cb4:	orr	x12, x2, x12
  403cb8:	cmp	x12, #0x0
  403cbc:	cset	x0, ne  // ne = any
  403cc0:	orr	x4, x4, x0
  403cc4:	mov	x0, #0x0                   	// #0
  403cc8:	b	403c04 <ferror@plt+0x1fa4>
  403ccc:	tbnz	w0, #31, 403d14 <ferror@plt+0x20b4>
  403cd0:	add	x0, x5, #0x1
  403cd4:	ands	x4, x0, #0x7ffe
  403cd8:	b.ne	403fa0 <ferror@plt+0x2340>  // b.any
  403cdc:	cbnz	x5, 403eb8 <ferror@plt+0x2258>
  403ce0:	orr	x0, x1, x3
  403ce4:	cbz	x0, 403e80 <ferror@plt+0x2220>
  403ce8:	orr	x0, x2, x12
  403cec:	cbz	x0, 40432c <ferror@plt+0x26cc>
  403cf0:	sub	x0, x3, x12
  403cf4:	cmp	x3, x0
  403cf8:	sbc	x5, x1, x2
  403cfc:	tbz	x5, #51, 403e9c <ferror@plt+0x223c>
  403d00:	sub	x4, x12, x3
  403d04:	cmp	x12, x4
  403d08:	sbc	x1, x2, x1
  403d0c:	mov	x10, x14
  403d10:	b	404040 <ferror@plt+0x23e0>
  403d14:	cbnz	x5, 403dc0 <ferror@plt+0x2160>
  403d18:	orr	x4, x1, x3
  403d1c:	cbz	x4, 403d60 <ferror@plt+0x2100>
  403d20:	cmn	w0, #0x1
  403d24:	b.eq	403da8 <ferror@plt+0x2148>  // b.none
  403d28:	mvn	w0, w0
  403d2c:	mov	x4, #0x7fff                	// #32767
  403d30:	cmp	x8, x4
  403d34:	b.ne	403dd4 <ferror@plt+0x2174>  // b.any
  403d38:	orr	x3, x2, x12
  403d3c:	cbz	x3, 404300 <ferror@plt+0x26a0>
  403d40:	lsr	x0, x2, #50
  403d44:	eor	x0, x0, #0x1
  403d48:	and	w0, w0, #0x1
  403d4c:	mov	x1, x2
  403d50:	mov	x3, x12
  403d54:	mov	x9, x8
  403d58:	mov	x10, x14
  403d5c:	b	404178 <ferror@plt+0x2518>
  403d60:	mov	x0, #0x7fff                	// #32767
  403d64:	cmp	x8, x0
  403d68:	b.eq	403d80 <ferror@plt+0x2120>  // b.none
  403d6c:	mov	x1, x2
  403d70:	mov	x4, x12
  403d74:	mov	x9, x8
  403d78:	mov	x10, x14
  403d7c:	b	40403c <ferror@plt+0x23dc>
  403d80:	orr	x3, x2, x12
  403d84:	cbz	x3, 4042f0 <ferror@plt+0x2690>
  403d88:	lsr	x0, x2, #50
  403d8c:	eor	x0, x0, #0x1
  403d90:	and	w0, w0, #0x1
  403d94:	mov	x1, x2
  403d98:	mov	x3, x12
  403d9c:	mov	x9, x8
  403da0:	mov	x10, x14
  403da4:	b	404178 <ferror@plt+0x2518>
  403da8:	sub	x4, x12, x3
  403dac:	cmp	x12, x4
  403db0:	sbc	x1, x2, x1
  403db4:	mov	x9, x8
  403db8:	mov	x10, x14
  403dbc:	b	403c10 <ferror@plt+0x1fb0>
  403dc0:	neg	w0, w0
  403dc4:	orr	x1, x1, #0x8000000000000
  403dc8:	mov	x4, #0x7fff                	// #32767
  403dcc:	cmp	x8, x4
  403dd0:	b.eq	403e24 <ferror@plt+0x21c4>  // b.none
  403dd4:	cmp	w0, #0x74
  403dd8:	b.gt	4041e8 <ferror@plt+0x2588>
  403ddc:	cmp	w0, #0x3f
  403de0:	b.gt	403e4c <ferror@plt+0x21ec>
  403de4:	mov	w5, #0x40                  	// #64
  403de8:	sub	w5, w5, w0
  403dec:	lsl	x4, x1, x5
  403df0:	lsr	x6, x3, x0
  403df4:	orr	x4, x4, x6
  403df8:	lsl	x3, x3, x5
  403dfc:	cmp	x3, #0x0
  403e00:	cset	x3, ne  // ne = any
  403e04:	orr	x4, x4, x3
  403e08:	lsr	x1, x1, x0
  403e0c:	sub	x4, x12, x4
  403e10:	cmp	x12, x4
  403e14:	sbc	x1, x2, x1
  403e18:	mov	x9, x13
  403e1c:	mov	x10, x14
  403e20:	b	403c10 <ferror@plt+0x1fb0>
  403e24:	orr	x3, x2, x12
  403e28:	cbz	x3, 404310 <ferror@plt+0x26b0>
  403e2c:	lsr	x0, x2, #50
  403e30:	eor	x0, x0, #0x1
  403e34:	and	w0, w0, #0x1
  403e38:	mov	x1, x2
  403e3c:	mov	x3, x12
  403e40:	mov	x9, x8
  403e44:	mov	x10, x14
  403e48:	b	404178 <ferror@plt+0x2518>
  403e4c:	sub	w4, w0, #0x40
  403e50:	lsr	x4, x1, x4
  403e54:	mov	w5, #0x80                  	// #128
  403e58:	sub	w5, w5, w0
  403e5c:	lsl	x1, x1, x5
  403e60:	cmp	w0, #0x40
  403e64:	csel	x0, x1, xzr, ne  // ne = any
  403e68:	orr	x3, x0, x3
  403e6c:	cmp	x3, #0x0
  403e70:	cset	x0, ne  // ne = any
  403e74:	orr	x4, x4, x0
  403e78:	mov	x1, #0x0                   	// #0
  403e7c:	b	403e0c <ferror@plt+0x21ac>
  403e80:	orr	x4, x2, x12
  403e84:	cbnz	x4, 404320 <ferror@plt+0x26c0>
  403e88:	and	x0, x11, #0xc00000
  403e8c:	cmp	x0, #0x800, lsl #12
  403e90:	cset	x10, eq  // eq = none
  403e94:	mov	x1, x4
  403e98:	b	404040 <ferror@plt+0x23e0>
  403e9c:	orr	x4, x0, x5
  403ea0:	cbnz	x4, 40434c <ferror@plt+0x26ec>
  403ea4:	and	x0, x11, #0xc00000
  403ea8:	cmp	x0, #0x800, lsl #12
  403eac:	cset	x10, eq  // eq = none
  403eb0:	mov	x1, x4
  403eb4:	b	404040 <ferror@plt+0x23e0>
  403eb8:	mov	x0, #0x7fff                	// #32767
  403ebc:	cmp	x5, x0
  403ec0:	b.eq	403ef8 <ferror@plt+0x2298>  // b.none
  403ec4:	mov	w0, #0x0                   	// #0
  403ec8:	mov	x5, #0x7fff                	// #32767
  403ecc:	cmp	x8, x5
  403ed0:	b.eq	403f4c <ferror@plt+0x22ec>  // b.none
  403ed4:	orr	x5, x1, x3
  403ed8:	cbnz	x5, 403f18 <ferror@plt+0x22b8>
  403edc:	orr	x1, x2, x12
  403ee0:	cbnz	x1, 403f78 <ferror@plt+0x2318>
  403ee4:	mov	x10, x4
  403ee8:	mov	x1, #0x7ffffffffffff       	// #2251799813685247
  403eec:	mov	x3, #0xfffffffffffffff8    	// #-8
  403ef0:	mov	w0, #0x1                   	// #1
  403ef4:	b	4042e8 <ferror@plt+0x2688>
  403ef8:	orr	x0, x1, x3
  403efc:	cbz	x0, 4041f4 <ferror@plt+0x2594>
  403f00:	lsr	x0, x1, #50
  403f04:	eor	x0, x0, #0x1
  403f08:	and	w0, w0, #0x1
  403f0c:	mov	x5, #0x7fff                	// #32767
  403f10:	cmp	x8, x5
  403f14:	b.eq	403f4c <ferror@plt+0x22ec>  // b.none
  403f18:	orr	x12, x2, x12
  403f1c:	mov	x9, #0x7fff                	// #32767
  403f20:	cbz	x12, 404178 <ferror@plt+0x2518>
  403f24:	lsr	x3, x1, #3
  403f28:	tbz	x1, #50, 403f8c <ferror@plt+0x232c>
  403f2c:	lsr	x4, x2, #3
  403f30:	tbnz	x2, #50, 403f8c <ferror@plt+0x232c>
  403f34:	mov	x6, x7
  403f38:	bfi	x6, x2, #61, #3
  403f3c:	mov	x3, x4
  403f40:	mov	x10, x14
  403f44:	b	403f90 <ferror@plt+0x2330>
  403f48:	mov	w0, #0x0                   	// #0
  403f4c:	orr	x5, x2, x12
  403f50:	cbz	x5, 403ed4 <ferror@plt+0x2274>
  403f54:	tst	x2, #0x4000000000000
  403f58:	csinc	w0, w0, wzr, ne  // ne = any
  403f5c:	orr	x4, x1, x3
  403f60:	cbnz	x4, 403f18 <ferror@plt+0x22b8>
  403f64:	mov	x1, x2
  403f68:	mov	x3, x12
  403f6c:	mov	x10, x14
  403f70:	mov	x9, #0x7fff                	// #32767
  403f74:	b	404178 <ferror@plt+0x2518>
  403f78:	mov	x1, x2
  403f7c:	mov	x3, x12
  403f80:	mov	x10, x14
  403f84:	mov	x9, #0x7fff                	// #32767
  403f88:	b	404178 <ferror@plt+0x2518>
  403f8c:	bfi	x6, x1, #61, #3
  403f90:	extr	x1, x3, x6, #61
  403f94:	lsl	x3, x6, #3
  403f98:	mov	x9, #0x7fff                	// #32767
  403f9c:	b	404178 <ferror@plt+0x2518>
  403fa0:	sub	x4, x3, x12
  403fa4:	cmp	x3, x4
  403fa8:	sbc	x5, x1, x2
  403fac:	tbnz	x5, #51, 403fcc <ferror@plt+0x236c>
  403fb0:	orr	x1, x4, x5
  403fb4:	cbnz	x1, 403c18 <ferror@plt+0x1fb8>
  403fb8:	and	x0, x11, #0xc00000
  403fbc:	cmp	x0, #0x800, lsl #12
  403fc0:	cset	x10, eq  // eq = none
  403fc4:	mov	x4, x1
  403fc8:	b	404040 <ferror@plt+0x23e0>
  403fcc:	sub	x4, x12, x3
  403fd0:	cmp	x12, x4
  403fd4:	sbc	x5, x2, x1
  403fd8:	mov	x10, x14
  403fdc:	b	403c18 <ferror@plt+0x1fb8>
  403fe0:	clz	x1, x4
  403fe4:	add	w0, w1, #0x34
  403fe8:	cmp	w0, #0x3f
  403fec:	b.le	403c24 <ferror@plt+0x1fc4>
  403ff0:	sub	w1, w1, #0xc
  403ff4:	lsl	x1, x4, x1
  403ff8:	b	403c38 <ferror@plt+0x1fd8>
  403ffc:	sub	w9, w9, #0x3f
  404000:	lsr	x0, x1, x9
  404004:	mov	w2, #0x80                  	// #128
  404008:	sub	w2, w2, w6
  40400c:	lsl	x1, x1, x2
  404010:	cmp	w6, #0x40
  404014:	csel	x2, x1, xzr, ne  // ne = any
  404018:	orr	x2, x5, x2
  40401c:	cmp	x2, #0x0
  404020:	cset	x4, ne  // ne = any
  404024:	orr	x4, x0, x4
  404028:	mov	x1, #0x0                   	// #0
  40402c:	b	404040 <ferror@plt+0x23e0>
  404030:	sub	x9, x9, x2
  404034:	and	x1, x1, #0xfff7ffffffffffff
  404038:	mov	x4, x5
  40403c:	cbnz	x9, 404170 <ferror@plt+0x2510>
  404040:	orr	x3, x4, x1
  404044:	cbnz	x3, 404330 <ferror@plt+0x26d0>
  404048:	mov	x1, x3
  40404c:	mov	x9, #0x0                   	// #0
  404050:	mov	w0, #0x0                   	// #0
  404054:	b	404088 <ferror@plt+0x2428>
  404058:	mov	x3, x4
  40405c:	mov	w4, #0x1                   	// #1
  404060:	mov	x9, #0x0                   	// #0
  404064:	mov	w0, #0x0                   	// #0
  404068:	b	404184 <ferror@plt+0x2524>
  40406c:	and	x2, x3, #0xf
  404070:	cmp	x2, #0x4
  404074:	b.eq	404080 <ferror@plt+0x2420>  // b.none
  404078:	adds	x3, x3, #0x4
  40407c:	cinc	x1, x1, cs  // cs = hs, nlast
  404080:	cbz	w4, 404088 <ferror@plt+0x2428>
  404084:	orr	w0, w0, #0x8
  404088:	tbz	x1, #51, 404134 <ferror@plt+0x24d4>
  40408c:	add	x9, x9, #0x1
  404090:	mov	x2, #0x7fff                	// #32767
  404094:	cmp	x9, x2
  404098:	b.eq	404100 <ferror@plt+0x24a0>  // b.none
  40409c:	and	x2, x1, #0xfff7ffffffffffff
  4040a0:	extr	x4, x1, x3, #3
  4040a4:	lsr	x1, x2, #3
  4040a8:	mov	x3, #0x0                   	// #0
  4040ac:	mov	x2, x4
  4040b0:	bfxil	x3, x1, #0, #48
  4040b4:	bfi	x3, x9, #48, #15
  4040b8:	bfi	x3, x10, #63, #1
  4040bc:	stp	x2, x3, [sp, #16]
  4040c0:	cbnz	w0, 404168 <ferror@plt+0x2508>
  4040c4:	ldr	q0, [sp, #16]
  4040c8:	ldp	x29, x30, [sp], #32
  4040cc:	ret
  4040d0:	cbnz	x10, 404080 <ferror@plt+0x2420>
  4040d4:	adds	x3, x3, #0x8
  4040d8:	cinc	x1, x1, cs  // cs = hs, nlast
  4040dc:	b	404080 <ferror@plt+0x2420>
  4040e0:	cbz	x10, 404080 <ferror@plt+0x2420>
  4040e4:	adds	x3, x3, #0x8
  4040e8:	cinc	x1, x1, cs  // cs = hs, nlast
  4040ec:	b	404080 <ferror@plt+0x2420>
  4040f0:	mov	x3, x4
  4040f4:	mov	x9, #0x0                   	// #0
  4040f8:	mov	w0, #0x0                   	// #0
  4040fc:	b	404084 <ferror@plt+0x2424>
  404100:	ands	x3, x11, #0xc00000
  404104:	b.eq	404128 <ferror@plt+0x24c8>  // b.none
  404108:	cmp	x3, #0x400, lsl #12
  40410c:	ccmp	x10, #0x0, #0x0, eq  // eq = none
  404110:	b.eq	404160 <ferror@plt+0x2500>  // b.none
  404114:	cmp	x3, #0x800, lsl #12
  404118:	ccmp	x10, #0x0, #0x4, eq  // eq = none
  40411c:	csetm	x3, eq  // eq = none
  404120:	mov	x1, #0x7ffe                	// #32766
  404124:	csel	x9, x9, x1, ne  // ne = any
  404128:	mov	w1, #0x14                  	// #20
  40412c:	orr	w0, w0, w1
  404130:	mov	x1, x3
  404134:	extr	x4, x1, x3, #3
  404138:	lsr	x1, x1, #3
  40413c:	mov	x2, #0x7fff                	// #32767
  404140:	cmp	x9, x2
  404144:	b.ne	4040a8 <ferror@plt+0x2448>  // b.any
  404148:	orr	x2, x4, x1
  40414c:	orr	x1, x1, #0x800000000000
  404150:	cbnz	x2, 4040a8 <ferror@plt+0x2448>
  404154:	mov	x4, x2
  404158:	mov	x1, x2
  40415c:	b	4040a8 <ferror@plt+0x2448>
  404160:	mov	x3, #0x0                   	// #0
  404164:	b	404128 <ferror@plt+0x24c8>
  404168:	bl	4063c8 <ferror@plt+0x4768>
  40416c:	b	4040c4 <ferror@plt+0x2464>
  404170:	mov	x3, x4
  404174:	mov	w0, #0x0                   	// #0
  404178:	mov	w4, #0x0                   	// #0
  40417c:	tst	x3, #0x7
  404180:	b.eq	404088 <ferror@plt+0x2428>  // b.none
  404184:	orr	w0, w0, #0x10
  404188:	and	x2, x11, #0xc00000
  40418c:	cmp	x2, #0x400, lsl #12
  404190:	b.eq	4040d0 <ferror@plt+0x2470>  // b.none
  404194:	cmp	x2, #0x800, lsl #12
  404198:	b.eq	4040e0 <ferror@plt+0x2480>  // b.none
  40419c:	cbz	x2, 40406c <ferror@plt+0x240c>
  4041a0:	cbnz	w4, 404084 <ferror@plt+0x2424>
  4041a4:	b	404088 <ferror@plt+0x2428>
  4041a8:	mov	x1, x2
  4041ac:	mov	x3, x12
  4041b0:	mov	x9, #0x7fff                	// #32767
  4041b4:	b	404178 <ferror@plt+0x2518>
  4041b8:	mov	x1, x2
  4041bc:	mov	x4, x12
  4041c0:	b	404040 <ferror@plt+0x23e0>
  4041c4:	mov	x0, #0x0                   	// #0
  4041c8:	mov	x4, #0x1                   	// #1
  4041cc:	b	403824 <ferror@plt+0x1bc4>
  4041d0:	mov	x1, #0x0                   	// #0
  4041d4:	mov	x4, #0x1                   	// #1
  4041d8:	b	4039d0 <ferror@plt+0x1d70>
  4041dc:	mov	x0, #0x0                   	// #0
  4041e0:	mov	x4, #0x1                   	// #1
  4041e4:	b	403c04 <ferror@plt+0x1fa4>
  4041e8:	mov	x1, #0x0                   	// #0
  4041ec:	mov	x4, #0x1                   	// #1
  4041f0:	b	403e0c <ferror@plt+0x21ac>
  4041f4:	mov	x0, #0x7fff                	// #32767
  4041f8:	cmp	x8, x0
  4041fc:	b.eq	403f48 <ferror@plt+0x22e8>  // b.none
  404200:	mov	w0, #0x0                   	// #0
  404204:	b	403edc <ferror@plt+0x227c>
  404208:	mov	x1, x0
  40420c:	mov	x3, x0
  404210:	mov	w0, #0x0                   	// #0
  404214:	b	4042e8 <ferror@plt+0x2688>
  404218:	mov	x1, x0
  40421c:	mov	x3, x0
  404220:	mov	w0, #0x0                   	// #0
  404224:	b	4042e8 <ferror@plt+0x2688>
  404228:	mov	x1, x0
  40422c:	mov	x3, x0
  404230:	mov	w0, #0x0                   	// #0
  404234:	b	4042e8 <ferror@plt+0x2688>
  404238:	mov	x1, x3
  40423c:	mov	w0, #0x0                   	// #0
  404240:	b	4042e8 <ferror@plt+0x2688>
  404244:	mov	x1, x3
  404248:	mov	w0, #0x0                   	// #0
  40424c:	b	4042e8 <ferror@plt+0x2688>
  404250:	mov	x1, x3
  404254:	mov	w0, #0x0                   	// #0
  404258:	b	4042e8 <ferror@plt+0x2688>
  40425c:	mov	x1, x3
  404260:	mov	w0, #0x14                  	// #20
  404264:	b	4042e8 <ferror@plt+0x2688>
  404268:	mov	x1, #0x0                   	// #0
  40426c:	mov	x3, #0x0                   	// #0
  404270:	mov	x10, #0x0                   	// #0
  404274:	mov	w0, #0x14                  	// #20
  404278:	b	4042e8 <ferror@plt+0x2688>
  40427c:	mov	x1, #0x0                   	// #0
  404280:	mov	x3, #0x0                   	// #0
  404284:	mov	w0, #0x14                  	// #20
  404288:	b	4042e8 <ferror@plt+0x2688>
  40428c:	mov	x1, x3
  404290:	mov	w0, #0x14                  	// #20
  404294:	b	4042e8 <ferror@plt+0x2688>
  404298:	mov	x1, #0x0                   	// #0
  40429c:	mov	x3, #0x0                   	// #0
  4042a0:	mov	x10, #0x0                   	// #0
  4042a4:	mov	w0, #0x14                  	// #20
  4042a8:	b	4042e8 <ferror@plt+0x2688>
  4042ac:	mov	x1, #0x0                   	// #0
  4042b0:	mov	x3, #0x0                   	// #0
  4042b4:	mov	w0, #0x14                  	// #20
  4042b8:	b	4042e8 <ferror@plt+0x2688>
  4042bc:	mov	x1, x0
  4042c0:	mov	x3, x0
  4042c4:	mov	w0, #0x0                   	// #0
  4042c8:	b	4042e8 <ferror@plt+0x2688>
  4042cc:	mov	x1, x0
  4042d0:	mov	x3, x0
  4042d4:	mov	w0, #0x0                   	// #0
  4042d8:	b	4042e8 <ferror@plt+0x2688>
  4042dc:	mov	x1, x0
  4042e0:	mov	x3, x0
  4042e4:	mov	w0, #0x0                   	// #0
  4042e8:	mov	x9, #0x7fff                	// #32767
  4042ec:	b	404088 <ferror@plt+0x2428>
  4042f0:	mov	x1, x3
  4042f4:	mov	x10, x14
  4042f8:	mov	w0, #0x0                   	// #0
  4042fc:	b	4042e8 <ferror@plt+0x2688>
  404300:	mov	x1, x3
  404304:	mov	x10, x14
  404308:	mov	w0, #0x0                   	// #0
  40430c:	b	4042e8 <ferror@plt+0x2688>
  404310:	mov	x1, x3
  404314:	mov	x10, x14
  404318:	mov	w0, #0x0                   	// #0
  40431c:	b	4042e8 <ferror@plt+0x2688>
  404320:	mov	x1, x2
  404324:	mov	x3, x12
  404328:	mov	x10, x14
  40432c:	mov	x4, x3
  404330:	tst	x4, #0x7
  404334:	b.ne	404058 <ferror@plt+0x23f8>  // b.any
  404338:	tbnz	w11, #11, 4040f0 <ferror@plt+0x2490>
  40433c:	mov	x3, x4
  404340:	mov	x9, #0x0                   	// #0
  404344:	mov	w0, #0x0                   	// #0
  404348:	b	404088 <ferror@plt+0x2428>
  40434c:	mov	x1, x5
  404350:	mov	x3, x0
  404354:	b	40432c <ferror@plt+0x26cc>
  404358:	mov	x0, #0x7fff                	// #32767
  40435c:	cmp	x8, x0
  404360:	b.eq	403ae4 <ferror@plt+0x1e84>  // b.none
  404364:	mov	x1, x2
  404368:	mov	x3, x12
  40436c:	mov	w0, #0x0                   	// #0
  404370:	b	404178 <ferror@plt+0x2518>
  404374:	stp	x29, x30, [sp, #-32]!
  404378:	mov	x29, sp
  40437c:	str	q0, [sp, #16]
  404380:	ldr	x2, [sp, #16]
  404384:	ldr	x0, [sp, #24]
  404388:	str	q1, [sp, #16]
  40438c:	ldr	x7, [sp, #16]
  404390:	ldr	x1, [sp, #24]
  404394:	mrs	x12, fpcr
  404398:	ubfx	x3, x0, #0, #48
  40439c:	ubfx	x6, x0, #48, #15
  4043a0:	lsr	x0, x0, #63
  4043a4:	and	w9, w0, #0xff
  4043a8:	cbz	w6, 40445c <ferror@plt+0x27fc>
  4043ac:	mov	x10, x3
  4043b0:	mov	w5, #0x7fff                	// #32767
  4043b4:	cmp	w6, w5
  4043b8:	b.eq	4044c4 <ferror@plt+0x2864>  // b.none
  4043bc:	extr	x3, x3, x2, #61
  4043c0:	orr	x10, x3, #0x8000000000000
  4043c4:	lsl	x13, x2, #3
  4043c8:	and	x6, x6, #0xffff
  4043cc:	sub	x6, x6, #0x3, lsl #12
  4043d0:	sub	x6, x6, #0xfff
  4043d4:	mov	x14, #0x0                   	// #0
  4043d8:	mov	w3, #0x0                   	// #0
  4043dc:	ubfx	x8, x1, #0, #48
  4043e0:	mov	x4, x8
  4043e4:	ubfx	x11, x1, #48, #15
  4043e8:	lsr	x2, x1, #63
  4043ec:	and	w1, w2, #0xff
  4043f0:	cbz	w11, 40450c <ferror@plt+0x28ac>
  4043f4:	mov	w15, #0x7fff                	// #32767
  4043f8:	cmp	w11, w15
  4043fc:	b.eq	40456c <ferror@plt+0x290c>  // b.none
  404400:	extr	x4, x8, x7, #61
  404404:	orr	x4, x4, #0x8000000000000
  404408:	lsl	x5, x7, #3
  40440c:	and	x11, x11, #0xffff
  404410:	sub	x11, x11, #0x3, lsl #12
  404414:	sub	x11, x11, #0xfff
  404418:	eor	w9, w9, w1
  40441c:	and	x9, x9, #0xff
  404420:	sub	x6, x6, x11
  404424:	lsl	x1, x14, #2
  404428:	mov	x7, #0x0                   	// #0
  40442c:	cmp	x1, #0x7
  404430:	b.le	4045c4 <ferror@plt+0x2964>
  404434:	cmp	x1, #0xe
  404438:	b.gt	404930 <ferror@plt+0x2cd0>
  40443c:	cmp	x1, #0xb
  404440:	b.gt	404954 <ferror@plt+0x2cf4>
  404444:	cmp	x1, #0x9
  404448:	b.gt	404690 <ferror@plt+0x2a30>
  40444c:	mov	x4, #0x0                   	// #0
  404450:	mov	x5, #0x0                   	// #0
  404454:	mov	x6, #0x7fff                	// #32767
  404458:	b	404bc0 <ferror@plt+0x2f60>
  40445c:	orr	x13, x3, x2
  404460:	cbz	x13, 4044e4 <ferror@plt+0x2884>
  404464:	cbz	x3, 4044a0 <ferror@plt+0x2840>
  404468:	clz	x6, x3
  40446c:	sub	x10, x6, #0xf
  404470:	add	w13, w10, #0x3
  404474:	lsl	x3, x3, x13
  404478:	mov	w4, #0x3d                  	// #61
  40447c:	sub	w10, w4, w10
  404480:	lsr	x10, x2, x10
  404484:	orr	x10, x10, x3
  404488:	lsl	x13, x2, x13
  40448c:	mov	x2, #0xffffffffffffc011    	// #-16367
  404490:	sub	x6, x2, x6
  404494:	mov	x14, #0x0                   	// #0
  404498:	mov	w3, #0x0                   	// #0
  40449c:	b	4043dc <ferror@plt+0x277c>
  4044a0:	clz	x10, x2
  4044a4:	add	x6, x10, #0x40
  4044a8:	add	x10, x10, #0x31
  4044ac:	cmp	x10, #0x3c
  4044b0:	b.le	404470 <ferror@plt+0x2810>
  4044b4:	sub	w10, w10, #0x3d
  4044b8:	mov	x13, x3
  4044bc:	lsl	x10, x2, x10
  4044c0:	b	40448c <ferror@plt+0x282c>
  4044c4:	orr	x13, x3, x2
  4044c8:	cbz	x13, 4044f8 <ferror@plt+0x2898>
  4044cc:	lsr	x3, x3, #47
  4044d0:	eor	w3, w3, #0x1
  4044d4:	mov	x13, x2
  4044d8:	mov	x6, #0x7fff                	// #32767
  4044dc:	mov	x14, #0x3                   	// #3
  4044e0:	b	4043dc <ferror@plt+0x277c>
  4044e4:	mov	x10, x13
  4044e8:	mov	x6, #0x0                   	// #0
  4044ec:	mov	x14, #0x1                   	// #1
  4044f0:	mov	w3, #0x0                   	// #0
  4044f4:	b	4043dc <ferror@plt+0x277c>
  4044f8:	mov	x10, x13
  4044fc:	mov	x6, #0x7fff                	// #32767
  404500:	mov	x14, #0x2                   	// #2
  404504:	mov	w3, #0x0                   	// #0
  404508:	b	4043dc <ferror@plt+0x277c>
  40450c:	orr	x5, x8, x7
  404510:	cbz	x5, 40458c <ferror@plt+0x292c>
  404514:	cbz	x8, 404548 <ferror@plt+0x28e8>
  404518:	clz	x16, x8
  40451c:	sub	x4, x16, #0xf
  404520:	add	w5, w4, #0x3
  404524:	lsl	x8, x8, x5
  404528:	mov	w15, #0x3d                  	// #61
  40452c:	sub	w4, w15, w4
  404530:	lsr	x4, x7, x4
  404534:	orr	x4, x4, x8
  404538:	lsl	x5, x7, x5
  40453c:	mov	x11, #0xffffffffffffc011    	// #-16367
  404540:	sub	x11, x11, x16
  404544:	b	404418 <ferror@plt+0x27b8>
  404548:	clz	x4, x7
  40454c:	add	x16, x4, #0x40
  404550:	add	x4, x4, #0x31
  404554:	cmp	x4, #0x3c
  404558:	b.le	404520 <ferror@plt+0x28c0>
  40455c:	sub	w4, w4, #0x3d
  404560:	mov	x5, x8
  404564:	lsl	x4, x7, x4
  404568:	b	40453c <ferror@plt+0x28dc>
  40456c:	orr	x5, x8, x7
  404570:	cbz	x5, 4045b4 <ferror@plt+0x2954>
  404574:	mov	x5, x7
  404578:	mov	x11, #0x7fff                	// #32767
  40457c:	mov	x7, #0x3                   	// #3
  404580:	tst	x8, #0x800000000000
  404584:	csinc	w3, w3, wzr, ne  // ne = any
  404588:	b	404598 <ferror@plt+0x2938>
  40458c:	mov	x4, x5
  404590:	mov	x11, #0x0                   	// #0
  404594:	mov	x7, #0x1                   	// #1
  404598:	eor	w9, w9, w1
  40459c:	and	x9, x9, #0xff
  4045a0:	sub	x6, x6, x11
  4045a4:	orr	x1, x7, x14, lsl #2
  4045a8:	cmp	x1, #0x7
  4045ac:	b.ne	40442c <ferror@plt+0x27cc>  // b.any
  4045b0:	b	40460c <ferror@plt+0x29ac>
  4045b4:	mov	x4, x5
  4045b8:	mov	x11, #0x7fff                	// #32767
  4045bc:	mov	x7, #0x2                   	// #2
  4045c0:	b	404598 <ferror@plt+0x2938>
  4045c4:	cmp	x1, #0x1
  4045c8:	b.eq	40494c <ferror@plt+0x2cec>  // b.none
  4045cc:	b.le	4046ac <ferror@plt+0x2a4c>
  4045d0:	cmp	x1, #0x4
  4045d4:	b.eq	404ba4 <ferror@plt+0x2f44>  // b.none
  4045d8:	b.le	404604 <ferror@plt+0x29a4>
  4045dc:	cmp	x1, #0x5
  4045e0:	b.ne	404680 <ferror@plt+0x2a20>  // b.any
  4045e4:	mov	x4, #0xffffffffffff        	// #281474976710655
  4045e8:	mov	x5, #0xffffffffffffffff    	// #-1
  4045ec:	mov	x2, #0x0                   	// #0
  4045f0:	mov	w3, #0x1                   	// #1
  4045f4:	orr	x4, x4, #0x800000000000
  4045f8:	mov	x9, x2
  4045fc:	mov	x6, #0x7fff                	// #32767
  404600:	b	404bc0 <ferror@plt+0x2f60>
  404604:	cmp	x1, #0x2
  404608:	b.eq	404bb4 <ferror@plt+0x2f54>  // b.none
  40460c:	cmp	x7, #0x1
  404610:	b.eq	404be8 <ferror@plt+0x2f88>  // b.none
  404614:	b.gt	404968 <ferror@plt+0x2d08>
  404618:	mov	x9, x2
  40461c:	cbnz	x7, 404bc0 <ferror@plt+0x2f60>
  404620:	add	x0, x6, #0x3, lsl #12
  404624:	add	x0, x0, #0xfff
  404628:	cmp	x0, #0x0
  40462c:	b.le	404a34 <ferror@plt+0x2dd4>
  404630:	tst	x5, #0x7
  404634:	b.eq	404654 <ferror@plt+0x29f4>  // b.none
  404638:	orr	w3, w3, #0x10
  40463c:	and	x1, x12, #0xc00000
  404640:	cmp	x1, #0x400, lsl #12
  404644:	b.eq	404990 <ferror@plt+0x2d30>  // b.none
  404648:	cmp	x1, #0x800, lsl #12
  40464c:	b.eq	4049a0 <ferror@plt+0x2d40>  // b.none
  404650:	cbz	x1, 404978 <ferror@plt+0x2d18>
  404654:	tbz	x4, #52, 404660 <ferror@plt+0x2a00>
  404658:	and	x4, x4, #0xffefffffffffffff
  40465c:	add	x0, x6, #0x4, lsl #12
  404660:	mov	x1, #0x7ffe                	// #32766
  404664:	cmp	x0, x1
  404668:	b.gt	4049b0 <ferror@plt+0x2d50>
  40466c:	extr	x5, x4, x5, #3
  404670:	lsr	x4, x4, #3
  404674:	mov	x9, x2
  404678:	mov	x6, x0
  40467c:	b	404bc0 <ferror@plt+0x2f60>
  404680:	mov	x4, #0x0                   	// #0
  404684:	mov	x5, #0x0                   	// #0
  404688:	mov	x6, #0x0                   	// #0
  40468c:	b	404bc0 <ferror@plt+0x2f60>
  404690:	cmp	x1, #0xa
  404694:	b.ne	40460c <ferror@plt+0x29ac>  // b.any
  404698:	mov	x4, #0xffffffffffff        	// #281474976710655
  40469c:	mov	x5, #0xffffffffffffffff    	// #-1
  4046a0:	mov	x2, #0x0                   	// #0
  4046a4:	mov	w3, #0x1                   	// #1
  4046a8:	b	4045f4 <ferror@plt+0x2994>
  4046ac:	cmp	x10, x4
  4046b0:	b.hi	4046bc <ferror@plt+0x2a5c>  // b.pmore
  4046b4:	ccmp	x13, x5, #0x0, eq  // eq = none
  4046b8:	b.cc	4048e0 <ferror@plt+0x2c80>  // b.lo, b.ul, b.last
  4046bc:	lsr	x2, x10, #1
  4046c0:	extr	x0, x10, x13, #1
  4046c4:	lsl	x13, x13, #63
  4046c8:	extr	x7, x4, x5, #52
  4046cc:	lsl	x8, x5, #12
  4046d0:	ubfx	x10, x4, #20, #32
  4046d4:	and	x11, x7, #0xffffffff
  4046d8:	udiv	x4, x2, x10
  4046dc:	mul	x5, x11, x4
  4046e0:	msub	x2, x4, x10, x2
  4046e4:	extr	x1, x2, x0, #32
  4046e8:	cmp	x5, x1
  4046ec:	b.ls	404704 <ferror@plt+0x2aa4>  // b.plast
  4046f0:	add	x1, x1, x7
  4046f4:	cmp	x5, x1
  4046f8:	ccmp	x7, x1, #0x2, hi  // hi = pmore
  4046fc:	b.ls	4048f4 <ferror@plt+0x2c94>  // b.plast
  404700:	sub	x4, x4, #0x1
  404704:	sub	x1, x1, x5
  404708:	udiv	x15, x1, x10
  40470c:	mul	x2, x11, x15
  404710:	msub	x1, x15, x10, x1
  404714:	bfi	x0, x1, #32, #32
  404718:	cmp	x2, x0
  40471c:	b.ls	404734 <ferror@plt+0x2ad4>  // b.plast
  404720:	add	x0, x0, x7
  404724:	cmp	x2, x0
  404728:	ccmp	x7, x0, #0x2, hi  // hi = pmore
  40472c:	b.ls	404900 <ferror@plt+0x2ca0>  // b.plast
  404730:	sub	x15, x15, #0x1
  404734:	sub	x0, x0, x2
  404738:	orr	x15, x15, x4, lsl #32
  40473c:	lsr	x1, x15, #32
  404740:	lsr	x14, x8, #32
  404744:	and	x2, x15, #0xffffffff
  404748:	and	x16, x8, #0xffffffff
  40474c:	mul	x4, x2, x16
  404750:	mul	x17, x1, x16
  404754:	mul	x1, x1, x14
  404758:	madd	x2, x14, x2, x17
  40475c:	add	x2, x2, x4, lsr #32
  404760:	mov	x5, #0x100000000           	// #4294967296
  404764:	add	x5, x1, x5
  404768:	cmp	x17, x2
  40476c:	csel	x1, x5, x1, hi  // hi = pmore
  404770:	add	x1, x1, x2, lsr #32
  404774:	and	x4, x4, #0xffffffff
  404778:	add	x2, x4, x2, lsl #32
  40477c:	cmp	x0, x1
  404780:	b.cc	404790 <ferror@plt+0x2b30>  // b.lo, b.ul, b.last
  404784:	mov	x4, x15
  404788:	ccmp	x13, x2, #0x2, eq  // eq = none
  40478c:	b.cs	4047c8 <ferror@plt+0x2b68>  // b.hs, b.nlast
  404790:	sub	x4, x15, #0x1
  404794:	adds	x13, x13, x8
  404798:	adc	x0, x0, x7
  40479c:	cmp	x7, x0
  4047a0:	b.cc	4047ac <ferror@plt+0x2b4c>  // b.lo, b.ul, b.last
  4047a4:	ccmp	x8, x13, #0x2, eq  // eq = none
  4047a8:	b.hi	4047c8 <ferror@plt+0x2b68>  // b.pmore
  4047ac:	cmp	x1, x0
  4047b0:	b.hi	4047bc <ferror@plt+0x2b5c>  // b.pmore
  4047b4:	ccmp	x2, x13, #0x0, eq  // eq = none
  4047b8:	b.ls	4047c8 <ferror@plt+0x2b68>  // b.plast
  4047bc:	sub	x4, x15, #0x2
  4047c0:	adds	x13, x13, x8
  4047c4:	adc	x0, x0, x7
  4047c8:	sub	x2, x13, x2
  4047cc:	cmp	x13, x2
  4047d0:	sbc	x0, x0, x1
  4047d4:	mov	x5, #0xffffffffffffffff    	// #-1
  4047d8:	cmp	x7, x0
  4047dc:	b.eq	4048d8 <ferror@plt+0x2c78>  // b.none
  4047e0:	udiv	x1, x0, x10
  4047e4:	mul	x5, x11, x1
  4047e8:	msub	x0, x1, x10, x0
  4047ec:	extr	x0, x0, x2, #32
  4047f0:	cmp	x5, x0
  4047f4:	b.ls	40480c <ferror@plt+0x2bac>  // b.plast
  4047f8:	add	x0, x0, x7
  4047fc:	cmp	x5, x0
  404800:	ccmp	x7, x0, #0x2, hi  // hi = pmore
  404804:	b.ls	40490c <ferror@plt+0x2cac>  // b.plast
  404808:	sub	x1, x1, #0x1
  40480c:	sub	x0, x0, x5
  404810:	udiv	x5, x0, x10
  404814:	mul	x11, x11, x5
  404818:	msub	x0, x5, x10, x0
  40481c:	bfi	x2, x0, #32, #32
  404820:	mov	x0, x2
  404824:	cmp	x11, x2
  404828:	b.ls	404840 <ferror@plt+0x2be0>  // b.plast
  40482c:	add	x0, x2, x7
  404830:	cmp	x11, x0
  404834:	ccmp	x7, x0, #0x2, hi  // hi = pmore
  404838:	b.ls	404918 <ferror@plt+0x2cb8>  // b.plast
  40483c:	sub	x5, x5, #0x1
  404840:	sub	x0, x0, x11
  404844:	orr	x2, x5, x1, lsl #32
  404848:	lsr	x1, x2, #32
  40484c:	and	x10, x2, #0xffffffff
  404850:	mul	x5, x16, x10
  404854:	mul	x16, x1, x16
  404858:	mul	x1, x14, x1
  40485c:	madd	x14, x14, x10, x16
  404860:	add	x14, x14, x5, lsr #32
  404864:	mov	x10, #0x100000000           	// #4294967296
  404868:	add	x10, x1, x10
  40486c:	cmp	x16, x14
  404870:	csel	x1, x10, x1, hi  // hi = pmore
  404874:	add	x1, x1, x14, lsr #32
  404878:	and	x5, x5, #0xffffffff
  40487c:	add	x14, x5, x14, lsl #32
  404880:	cmp	x0, x1
  404884:	b.cc	404894 <ferror@plt+0x2c34>  // b.lo, b.ul, b.last
  404888:	cmp	x14, #0x0
  40488c:	ccmp	x0, x1, #0x0, ne  // ne = any
  404890:	b.ne	404924 <ferror@plt+0x2cc4>  // b.any
  404894:	sub	x5, x2, #0x1
  404898:	adds	x0, x0, x7
  40489c:	b.cs	4048c8 <ferror@plt+0x2c68>  // b.hs, b.nlast
  4048a0:	cmp	x0, x1
  4048a4:	b.cc	4048b0 <ferror@plt+0x2c50>  // b.lo, b.ul, b.last
  4048a8:	ccmp	x8, x14, #0x2, eq  // eq = none
  4048ac:	b.cs	4048c8 <ferror@plt+0x2c68>  // b.hs, b.nlast
  4048b0:	sub	x5, x2, #0x2
  4048b4:	lsl	x2, x8, #1
  4048b8:	cmp	x8, x2
  4048bc:	cinc	x7, x7, hi  // hi = pmore
  4048c0:	add	x0, x0, x7
  4048c4:	mov	x8, x2
  4048c8:	cmp	x0, x1
  4048cc:	orr	x0, x5, #0x1
  4048d0:	ccmp	x8, x14, #0x0, eq  // eq = none
  4048d4:	csel	x5, x0, x5, ne  // ne = any
  4048d8:	mov	x2, x9
  4048dc:	b	404620 <ferror@plt+0x29c0>
  4048e0:	sub	x6, x6, #0x1
  4048e4:	mov	x0, x13
  4048e8:	mov	x2, x10
  4048ec:	mov	x13, #0x0                   	// #0
  4048f0:	b	4046c8 <ferror@plt+0x2a68>
  4048f4:	sub	x4, x4, #0x2
  4048f8:	add	x1, x1, x7
  4048fc:	b	404704 <ferror@plt+0x2aa4>
  404900:	sub	x15, x15, #0x2
  404904:	add	x0, x0, x7
  404908:	b	404734 <ferror@plt+0x2ad4>
  40490c:	sub	x1, x1, #0x2
  404910:	add	x0, x0, x7
  404914:	b	40480c <ferror@plt+0x2bac>
  404918:	sub	x5, x5, #0x2
  40491c:	add	x0, x0, x7
  404920:	b	404840 <ferror@plt+0x2be0>
  404924:	mov	x5, x2
  404928:	mov	x8, #0x0                   	// #0
  40492c:	b	4048c8 <ferror@plt+0x2c68>
  404930:	tbz	x10, #47, 404c08 <ferror@plt+0x2fa8>
  404934:	ands	x1, x4, #0x800000000000
  404938:	csel	x4, x10, x4, ne  // ne = any
  40493c:	cmp	x1, #0x0
  404940:	csel	x5, x13, x5, ne  // ne = any
  404944:	csel	x2, x0, x2, ne  // ne = any
  404948:	b	4045f4 <ferror@plt+0x2994>
  40494c:	orr	w3, w3, #0x2
  404950:	b	40444c <ferror@plt+0x27ec>
  404954:	mov	x4, x10
  404958:	mov	x5, x13
  40495c:	mov	x2, x0
  404960:	mov	x7, x14
  404964:	b	40460c <ferror@plt+0x29ac>
  404968:	cmp	x7, #0x2
  40496c:	b.ne	4045f4 <ferror@plt+0x2994>  // b.any
  404970:	mov	x9, x2
  404974:	b	40444c <ferror@plt+0x27ec>
  404978:	and	x1, x5, #0xf
  40497c:	cmp	x1, #0x4
  404980:	b.eq	404654 <ferror@plt+0x29f4>  // b.none
  404984:	adds	x5, x5, #0x4
  404988:	cinc	x4, x4, cs  // cs = hs, nlast
  40498c:	b	404654 <ferror@plt+0x29f4>
  404990:	cbnz	x2, 404654 <ferror@plt+0x29f4>
  404994:	adds	x5, x5, #0x8
  404998:	cinc	x4, x4, cs  // cs = hs, nlast
  40499c:	b	404654 <ferror@plt+0x29f4>
  4049a0:	cbz	x2, 404654 <ferror@plt+0x29f4>
  4049a4:	adds	x5, x5, #0x8
  4049a8:	cinc	x4, x4, cs  // cs = hs, nlast
  4049ac:	b	404654 <ferror@plt+0x29f4>
  4049b0:	and	x5, x12, #0xc00000
  4049b4:	cmp	x5, #0x400, lsl #12
  4049b8:	b.eq	404a04 <ferror@plt+0x2da4>  // b.none
  4049bc:	cmp	x5, #0x800, lsl #12
  4049c0:	b.eq	404a1c <ferror@plt+0x2dbc>  // b.none
  4049c4:	mov	x6, #0x7fff                	// #32767
  4049c8:	cbz	x5, 4049d4 <ferror@plt+0x2d74>
  4049cc:	mov	x5, #0xffffffffffffffff    	// #-1
  4049d0:	mov	x6, #0x7ffe                	// #32766
  4049d4:	mov	w0, #0x14                  	// #20
  4049d8:	orr	w3, w3, w0
  4049dc:	mov	x4, x5
  4049e0:	mov	x1, #0x0                   	// #0
  4049e4:	mov	x0, x5
  4049e8:	bfxil	x1, x4, #0, #48
  4049ec:	bfi	x1, x6, #48, #15
  4049f0:	bfi	x1, x2, #63, #1
  4049f4:	stp	x0, x1, [sp, #16]
  4049f8:	mov	w0, w3
  4049fc:	bl	4063c8 <ferror@plt+0x4768>
  404a00:	b	404bdc <ferror@plt+0x2f7c>
  404a04:	cmp	x2, #0x0
  404a08:	csetm	x5, ne  // ne = any
  404a0c:	mov	x6, #0x7ffe                	// #32766
  404a10:	mov	x0, #0x7fff                	// #32767
  404a14:	csel	x6, x6, x0, ne  // ne = any
  404a18:	b	4049d4 <ferror@plt+0x2d74>
  404a1c:	cmp	x2, #0x0
  404a20:	csetm	x5, eq  // eq = none
  404a24:	mov	x6, #0x7ffe                	// #32766
  404a28:	mov	x0, #0x7fff                	// #32767
  404a2c:	csel	x6, x6, x0, eq  // eq = none
  404a30:	b	4049d4 <ferror@plt+0x2d74>
  404a34:	mov	x1, #0x1                   	// #1
  404a38:	sub	x0, x1, x0
  404a3c:	cmp	x0, #0x74
  404a40:	b.gt	404b44 <ferror@plt+0x2ee4>
  404a44:	cmp	x0, #0x3f
  404a48:	b.gt	404a8c <ferror@plt+0x2e2c>
  404a4c:	mov	w6, #0x40                  	// #64
  404a50:	sub	w6, w6, w0
  404a54:	lsl	x1, x4, x6
  404a58:	lsr	x7, x5, x0
  404a5c:	orr	x1, x1, x7
  404a60:	lsl	x5, x5, x6
  404a64:	cmp	x5, #0x0
  404a68:	cset	x5, ne  // ne = any
  404a6c:	orr	x1, x1, x5
  404a70:	lsr	x0, x4, x0
  404a74:	tst	x1, #0x7
  404a78:	b.ne	404ad4 <ferror@plt+0x2e74>  // b.any
  404a7c:	tbnz	x0, #51, 404af4 <ferror@plt+0x2e94>
  404a80:	extr	x5, x0, x1, #3
  404a84:	lsr	x4, x0, #3
  404a88:	b	404ac4 <ferror@plt+0x2e64>
  404a8c:	sub	w6, w0, #0x40
  404a90:	lsr	x6, x4, x6
  404a94:	mov	w1, #0x80                  	// #128
  404a98:	sub	w1, w1, w0
  404a9c:	lsl	x4, x4, x1
  404aa0:	cmp	x0, #0x40
  404aa4:	csel	x0, x4, xzr, ne  // ne = any
  404aa8:	orr	x5, x0, x5
  404aac:	cmp	x5, #0x0
  404ab0:	cset	x1, ne  // ne = any
  404ab4:	orr	x1, x6, x1
  404ab8:	lsr	x5, x6, #3
  404abc:	ands	x4, x1, #0x7
  404ac0:	b.ne	404ad0 <ferror@plt+0x2e70>  // b.any
  404ac4:	tbz	w12, #11, 404bfc <ferror@plt+0x2f9c>
  404ac8:	mov	x6, #0x0                   	// #0
  404acc:	b	404b04 <ferror@plt+0x2ea4>
  404ad0:	mov	x0, #0x0                   	// #0
  404ad4:	orr	w3, w3, #0x10
  404ad8:	and	x12, x12, #0xc00000
  404adc:	cmp	x12, #0x400, lsl #12
  404ae0:	b.eq	404b24 <ferror@plt+0x2ec4>  // b.none
  404ae4:	cmp	x12, #0x800, lsl #12
  404ae8:	b.eq	404b34 <ferror@plt+0x2ed4>  // b.none
  404aec:	cbz	x12, 404b0c <ferror@plt+0x2eac>
  404af0:	tbz	x0, #51, 404c18 <ferror@plt+0x2fb8>
  404af4:	orr	w3, w3, #0x10
  404af8:	mov	x4, #0x0                   	// #0
  404afc:	mov	x5, #0x0                   	// #0
  404b00:	mov	x6, #0x1                   	// #1
  404b04:	orr	w3, w3, #0x8
  404b08:	b	4049e0 <ferror@plt+0x2d80>
  404b0c:	and	x4, x1, #0xf
  404b10:	cmp	x4, #0x4
  404b14:	b.eq	404af0 <ferror@plt+0x2e90>  // b.none
  404b18:	adds	x1, x1, #0x4
  404b1c:	cinc	x0, x0, cs  // cs = hs, nlast
  404b20:	b	404af0 <ferror@plt+0x2e90>
  404b24:	cbnz	x2, 404af0 <ferror@plt+0x2e90>
  404b28:	adds	x1, x1, #0x8
  404b2c:	cinc	x0, x0, cs  // cs = hs, nlast
  404b30:	b	404af0 <ferror@plt+0x2e90>
  404b34:	cbz	x2, 404af0 <ferror@plt+0x2e90>
  404b38:	adds	x1, x1, #0x8
  404b3c:	cinc	x0, x0, cs  // cs = hs, nlast
  404b40:	b	404af0 <ferror@plt+0x2e90>
  404b44:	orr	x5, x5, x4
  404b48:	cbz	x5, 404b74 <ferror@plt+0x2f14>
  404b4c:	orr	w3, w3, #0x10
  404b50:	and	x12, x12, #0xc00000
  404b54:	cmp	x12, #0x400, lsl #12
  404b58:	b.eq	404b84 <ferror@plt+0x2f24>  // b.none
  404b5c:	cmp	x12, #0x800, lsl #12
  404b60:	b.eq	404b94 <ferror@plt+0x2f34>  // b.none
  404b64:	cmp	x12, #0x0
  404b68:	mov	x5, #0x5                   	// #5
  404b6c:	csinc	x5, x5, xzr, eq  // eq = none
  404b70:	lsr	x5, x5, #3
  404b74:	orr	w3, w3, #0x8
  404b78:	mov	x4, #0x0                   	// #0
  404b7c:	mov	x6, #0x0                   	// #0
  404b80:	b	4049e0 <ferror@plt+0x2d80>
  404b84:	cmp	x2, #0x0
  404b88:	mov	x5, #0x9                   	// #9
  404b8c:	csinc	x5, x5, xzr, eq  // eq = none
  404b90:	b	404b70 <ferror@plt+0x2f10>
  404b94:	cmp	x2, #0x0
  404b98:	mov	x5, #0x9                   	// #9
  404b9c:	csinc	x5, x5, xzr, ne  // ne = any
  404ba0:	b	404b70 <ferror@plt+0x2f10>
  404ba4:	mov	x4, #0x0                   	// #0
  404ba8:	mov	x5, #0x0                   	// #0
  404bac:	mov	x6, #0x0                   	// #0
  404bb0:	b	404bc0 <ferror@plt+0x2f60>
  404bb4:	mov	x4, #0x0                   	// #0
  404bb8:	mov	x5, #0x0                   	// #0
  404bbc:	mov	x6, #0x0                   	// #0
  404bc0:	mov	x1, #0x0                   	// #0
  404bc4:	mov	x0, x5
  404bc8:	bfxil	x1, x4, #0, #48
  404bcc:	bfi	x1, x6, #48, #15
  404bd0:	bfi	x1, x9, #63, #1
  404bd4:	stp	x0, x1, [sp, #16]
  404bd8:	cbnz	w3, 4049f8 <ferror@plt+0x2d98>
  404bdc:	ldr	q0, [sp, #16]
  404be0:	ldp	x29, x30, [sp], #32
  404be4:	ret
  404be8:	mov	x9, x2
  404bec:	mov	x4, #0x0                   	// #0
  404bf0:	mov	x5, #0x0                   	// #0
  404bf4:	mov	x6, #0x0                   	// #0
  404bf8:	b	404bc0 <ferror@plt+0x2f60>
  404bfc:	mov	x9, x2
  404c00:	mov	x6, #0x0                   	// #0
  404c04:	b	404bc0 <ferror@plt+0x2f60>
  404c08:	mov	x4, x10
  404c0c:	mov	x5, x13
  404c10:	mov	x2, x0
  404c14:	b	4045f4 <ferror@plt+0x2994>
  404c18:	extr	x5, x0, x1, #3
  404c1c:	lsr	x4, x0, #3
  404c20:	mov	x6, #0x0                   	// #0
  404c24:	b	404b04 <ferror@plt+0x2ea4>
  404c28:	stp	x29, x30, [sp, #-32]!
  404c2c:	mov	x29, sp
  404c30:	str	q0, [sp, #16]
  404c34:	ldr	x2, [sp, #16]
  404c38:	ldr	x0, [sp, #24]
  404c3c:	str	q1, [sp, #16]
  404c40:	ldr	x7, [sp, #16]
  404c44:	ldr	x1, [sp, #24]
  404c48:	mrs	x13, fpcr
  404c4c:	ubfx	x8, x0, #0, #48
  404c50:	ubfx	x9, x0, #48, #15
  404c54:	lsr	x0, x0, #63
  404c58:	and	w11, w0, #0xff
  404c5c:	cbz	w9, 404d44 <ferror@plt+0x30e4>
  404c60:	mov	x4, x8
  404c64:	mov	w5, #0x7fff                	// #32767
  404c68:	cmp	w9, w5
  404c6c:	b.eq	404dac <ferror@plt+0x314c>  // b.none
  404c70:	extr	x4, x8, x2, #61
  404c74:	orr	x4, x4, #0x8000000000000
  404c78:	lsl	x5, x2, #3
  404c7c:	and	x9, x9, #0xffff
  404c80:	sub	x9, x9, #0x3, lsl #12
  404c84:	sub	x9, x9, #0xfff
  404c88:	mov	x6, #0x0                   	// #0
  404c8c:	mov	w8, #0x0                   	// #0
  404c90:	ubfx	x14, x1, #0, #48
  404c94:	ubfx	x12, x1, #48, #15
  404c98:	lsr	x1, x1, #63
  404c9c:	and	w3, w1, #0xff
  404ca0:	cbz	w12, 404df4 <ferror@plt+0x3194>
  404ca4:	mov	w10, #0x7fff                	// #32767
  404ca8:	cmp	w12, w10
  404cac:	b.eq	404e58 <ferror@plt+0x31f8>  // b.none
  404cb0:	extr	x10, x14, x7, #61
  404cb4:	orr	x10, x10, #0x8000000000000
  404cb8:	lsl	x7, x7, #3
  404cbc:	and	x12, x12, #0xffff
  404cc0:	sub	x12, x12, #0x3, lsl #12
  404cc4:	sub	x12, x12, #0xfff
  404cc8:	mov	x14, #0x0                   	// #0
  404ccc:	eor	w11, w11, w3
  404cd0:	and	x11, x11, #0xff
  404cd4:	add	x12, x9, x12
  404cd8:	add	x9, x12, #0x1
  404cdc:	orr	x3, x14, x6, lsl #2
  404ce0:	cmp	x3, #0xa
  404ce4:	b.le	404ef8 <ferror@plt+0x3298>
  404ce8:	cmp	x3, #0xc
  404cec:	csel	x1, x1, x0, lt  // lt = tstop
  404cf0:	csel	x4, x10, x4, lt  // lt = tstop
  404cf4:	csel	x5, x7, x5, lt  // lt = tstop
  404cf8:	csel	x6, x14, x6, lt  // lt = tstop
  404cfc:	cmp	x6, #0x2
  404d00:	b.eq	4052e0 <ferror@plt+0x3680>  // b.none
  404d04:	b.gt	404f44 <ferror@plt+0x32e4>
  404d08:	cbz	x6, 405300 <ferror@plt+0x36a0>
  404d0c:	cmp	x6, #0x1
  404d10:	csel	x4, x4, xzr, ne  // ne = any
  404d14:	csel	x5, x5, xzr, ne  // ne = any
  404d18:	csel	x9, x9, xzr, ne  // ne = any
  404d1c:	mov	x3, #0x0                   	// #0
  404d20:	mov	x2, x5
  404d24:	bfxil	x3, x4, #0, #48
  404d28:	bfi	x3, x9, #48, #15
  404d2c:	bfi	x3, x1, #63, #1
  404d30:	stp	x2, x3, [sp, #16]
  404d34:	cbnz	w8, 405134 <ferror@plt+0x34d4>
  404d38:	ldr	q0, [sp, #16]
  404d3c:	ldp	x29, x30, [sp], #32
  404d40:	ret
  404d44:	orr	x5, x8, x2
  404d48:	cbz	x5, 404dcc <ferror@plt+0x316c>
  404d4c:	cbz	x8, 404d88 <ferror@plt+0x3128>
  404d50:	clz	x6, x8
  404d54:	sub	x4, x6, #0xf
  404d58:	add	w5, w4, #0x3
  404d5c:	lsl	x8, x8, x5
  404d60:	mov	w3, #0x3d                  	// #61
  404d64:	sub	w4, w3, w4
  404d68:	lsr	x4, x2, x4
  404d6c:	orr	x4, x4, x8
  404d70:	lsl	x5, x2, x5
  404d74:	mov	x9, #0xffffffffffffc011    	// #-16367
  404d78:	sub	x9, x9, x6
  404d7c:	mov	x6, #0x0                   	// #0
  404d80:	mov	w8, #0x0                   	// #0
  404d84:	b	404c90 <ferror@plt+0x3030>
  404d88:	clz	x4, x2
  404d8c:	add	x6, x4, #0x40
  404d90:	add	x4, x4, #0x31
  404d94:	cmp	x4, #0x3c
  404d98:	b.le	404d58 <ferror@plt+0x30f8>
  404d9c:	sub	w4, w4, #0x3d
  404da0:	mov	x5, x8
  404da4:	lsl	x4, x2, x4
  404da8:	b	404d74 <ferror@plt+0x3114>
  404dac:	orr	x5, x8, x2
  404db0:	cbz	x5, 404de0 <ferror@plt+0x3180>
  404db4:	lsr	x8, x8, #47
  404db8:	eor	w8, w8, #0x1
  404dbc:	mov	x5, x2
  404dc0:	mov	x9, #0x7fff                	// #32767
  404dc4:	mov	x6, #0x3                   	// #3
  404dc8:	b	404c90 <ferror@plt+0x3030>
  404dcc:	mov	x4, x5
  404dd0:	mov	x9, #0x0                   	// #0
  404dd4:	mov	x6, #0x1                   	// #1
  404dd8:	mov	w8, #0x0                   	// #0
  404ddc:	b	404c90 <ferror@plt+0x3030>
  404de0:	mov	x4, x5
  404de4:	mov	x9, #0x7fff                	// #32767
  404de8:	mov	x6, #0x2                   	// #2
  404dec:	mov	w8, #0x0                   	// #0
  404df0:	b	404c90 <ferror@plt+0x3030>
  404df4:	orr	x10, x14, x7
  404df8:	cbz	x10, 40536c <ferror@plt+0x370c>
  404dfc:	cbz	x14, 404e34 <ferror@plt+0x31d4>
  404e00:	clz	x15, x14
  404e04:	sub	x10, x15, #0xf
  404e08:	add	w12, w10, #0x3
  404e0c:	lsl	x14, x14, x12
  404e10:	mov	w2, #0x3d                  	// #61
  404e14:	sub	w10, w2, w10
  404e18:	lsr	x10, x7, x10
  404e1c:	orr	x10, x10, x14
  404e20:	lsl	x7, x7, x12
  404e24:	mov	x12, #0xffffffffffffc011    	// #-16367
  404e28:	sub	x12, x12, x15
  404e2c:	mov	x14, #0x0                   	// #0
  404e30:	b	404ccc <ferror@plt+0x306c>
  404e34:	clz	x10, x7
  404e38:	add	x15, x10, #0x40
  404e3c:	add	x10, x10, #0x31
  404e40:	cmp	x10, #0x3c
  404e44:	b.le	404e08 <ferror@plt+0x31a8>
  404e48:	sub	w10, w10, #0x3d
  404e4c:	lsl	x10, x7, x10
  404e50:	mov	x7, x14
  404e54:	b	404e24 <ferror@plt+0x31c4>
  404e58:	orr	x10, x14, x7
  404e5c:	cbz	x10, 404ecc <ferror@plt+0x326c>
  404e60:	tst	x14, #0x800000000000
  404e64:	csinc	w8, w8, wzr, ne  // ne = any
  404e68:	eor	w11, w11, w3
  404e6c:	and	x11, x11, #0xff
  404e70:	add	x9, x9, #0x8, lsl #12
  404e74:	lsl	x2, x6, #2
  404e78:	orr	x3, x2, #0x3
  404e7c:	cmp	x3, #0xa
  404e80:	b.gt	404f50 <ferror@plt+0x32f0>
  404e84:	mov	x10, x14
  404e88:	mov	x14, #0x3                   	// #3
  404e8c:	mov	x2, #0x1                   	// #1
  404e90:	lsl	x2, x2, x3
  404e94:	mov	x0, #0x530                 	// #1328
  404e98:	tst	x2, x0
  404e9c:	b.ne	4050ac <ferror@plt+0x344c>  // b.any
  404ea0:	mov	x0, #0x240                 	// #576
  404ea4:	ands	x2, x2, x0
  404ea8:	mov	x4, #0xffffffffffff        	// #281474976710655
  404eac:	csel	x4, x10, x4, eq  // eq = none
  404eb0:	cmp	x2, #0x0
  404eb4:	csinv	x5, x7, xzr, eq  // eq = none
  404eb8:	csel	x1, x1, xzr, eq  // eq = none
  404ebc:	mov	x6, #0x3                   	// #3
  404ec0:	csel	x6, x14, x6, eq  // eq = none
  404ec4:	csinc	w8, w8, wzr, eq  // eq = none
  404ec8:	b	404cfc <ferror@plt+0x309c>
  404ecc:	eor	w11, w11, w3
  404ed0:	and	x11, x11, #0xff
  404ed4:	add	x12, x9, #0x7, lsl #12
  404ed8:	add	x12, x12, #0xfff
  404edc:	add	x9, x9, #0x8, lsl #12
  404ee0:	lsl	x2, x6, #2
  404ee4:	orr	x3, x2, #0x2
  404ee8:	cmp	x3, #0xa
  404eec:	b.gt	404f18 <ferror@plt+0x32b8>
  404ef0:	mov	x7, x10
  404ef4:	mov	x14, #0x2                   	// #2
  404ef8:	cmp	x3, #0x2
  404efc:	b.gt	404e8c <ferror@plt+0x322c>
  404f00:	cbz	x3, 404f5c <ferror@plt+0x32fc>
  404f04:	mov	x4, x10
  404f08:	mov	x5, x7
  404f0c:	mov	x1, x11
  404f10:	mov	x6, x14
  404f14:	b	404cfc <ferror@plt+0x309c>
  404f18:	mov	x7, x10
  404f1c:	mov	x14, #0x2                   	// #2
  404f20:	cmp	x3, #0xe
  404f24:	b.le	404ce8 <ferror@plt+0x3088>
  404f28:	tbz	x4, #47, 404f40 <ferror@plt+0x32e0>
  404f2c:	ands	x2, x10, #0x800000000000
  404f30:	csel	x4, x4, x10, ne  // ne = any
  404f34:	cmp	x2, #0x0
  404f38:	csel	x5, x5, x7, ne  // ne = any
  404f3c:	csel	x0, x0, x1, ne  // ne = any
  404f40:	mov	x1, x0
  404f44:	orr	x4, x4, #0x800000000000
  404f48:	mov	x9, #0x7fff                	// #32767
  404f4c:	b	404d1c <ferror@plt+0x30bc>
  404f50:	mov	x10, x14
  404f54:	mov	x14, #0x3                   	// #3
  404f58:	b	404f20 <ferror@plt+0x32c0>
  404f5c:	lsr	x6, x5, #32
  404f60:	lsr	x1, x7, #32
  404f64:	and	x2, x5, #0xffffffff
  404f68:	and	x7, x7, #0xffffffff
  404f6c:	mul	x14, x7, x2
  404f70:	mul	x3, x6, x7
  404f74:	mul	x5, x6, x1
  404f78:	madd	x16, x1, x2, x3
  404f7c:	add	x16, x16, x14, lsr #32
  404f80:	mov	x0, #0x100000000           	// #4294967296
  404f84:	add	x0, x5, x0
  404f88:	cmp	x3, x16
  404f8c:	csel	x5, x0, x5, hi  // hi = pmore
  404f90:	and	x14, x14, #0xffffffff
  404f94:	add	x14, x14, x16, lsl #32
  404f98:	lsr	x0, x10, #32
  404f9c:	and	x10, x10, #0xffffffff
  404fa0:	mul	x3, x2, x10
  404fa4:	mul	x17, x6, x10
  404fa8:	mul	x6, x6, x0
  404fac:	madd	x2, x0, x2, x17
  404fb0:	add	x2, x2, x3, lsr #32
  404fb4:	mov	x15, #0x100000000           	// #4294967296
  404fb8:	add	x15, x6, x15
  404fbc:	cmp	x17, x2
  404fc0:	csel	x6, x15, x6, hi  // hi = pmore
  404fc4:	add	x15, x6, x2, lsr #32
  404fc8:	and	x3, x3, #0xffffffff
  404fcc:	add	x3, x3, x2, lsl #32
  404fd0:	add	x16, x3, x16, lsr #32
  404fd4:	lsr	x2, x4, #32
  404fd8:	and	x4, x4, #0xffffffff
  404fdc:	mul	x6, x7, x4
  404fe0:	mul	x7, x2, x7
  404fe4:	mul	x17, x1, x2
  404fe8:	madd	x1, x1, x4, x7
  404fec:	add	x1, x1, x6, lsr #32
  404ff0:	mov	x18, #0x100000000           	// #4294967296
  404ff4:	add	x18, x17, x18
  404ff8:	cmp	x7, x1
  404ffc:	csel	x17, x18, x17, hi  // hi = pmore
  405000:	add	x7, x17, x1, lsr #32
  405004:	and	x6, x6, #0xffffffff
  405008:	add	x1, x6, x1, lsl #32
  40500c:	mul	x6, x4, x10
  405010:	mul	x10, x2, x10
  405014:	mul	x2, x0, x2
  405018:	madd	x0, x0, x4, x10
  40501c:	add	x0, x0, x6, lsr #32
  405020:	mov	x4, #0x100000000           	// #4294967296
  405024:	add	x4, x2, x4
  405028:	cmp	x10, x0
  40502c:	csel	x2, x4, x2, hi  // hi = pmore
  405030:	add	x5, x5, x16
  405034:	cmp	x5, x3
  405038:	cset	x16, cc  // cc = lo, ul, last
  40503c:	and	x3, x6, #0xffffffff
  405040:	add	x3, x3, x0, lsl #32
  405044:	add	x3, x3, x15
  405048:	cinc	x10, x3, cc  // cc = lo, ul, last
  40504c:	adds	x1, x5, x1
  405050:	cset	x5, cs  // cs = hs, nlast
  405054:	add	x4, x10, x7
  405058:	cinc	x6, x4, cs  // cs = hs, nlast
  40505c:	cmp	x3, x15
  405060:	ccmp	x10, x16, #0x0, cs  // cs = hs, nlast
  405064:	lsr	x0, x0, #32
  405068:	cinc	x0, x0, cc  // cc = lo, ul, last
  40506c:	cmp	x4, x7
  405070:	ccmp	x6, x5, #0x0, cs  // cs = hs, nlast
  405074:	cinc	x2, x2, cc  // cc = lo, ul, last
  405078:	add	x0, x0, x2
  40507c:	extr	x4, x0, x6, #51
  405080:	orr	x14, x14, x1, lsl #13
  405084:	cmp	x14, #0x0
  405088:	cset	x5, ne  // ne = any
  40508c:	extr	x1, x6, x1, #51
  405090:	orr	x5, x5, x1
  405094:	tbz	x0, #39, 4052f8 <ferror@plt+0x3698>
  405098:	and	x0, x5, #0x1
  40509c:	orr	x5, x0, x5, lsr #1
  4050a0:	orr	x5, x5, x4, lsl #63
  4050a4:	lsr	x4, x4, #1
  4050a8:	b	4052fc <ferror@plt+0x369c>
  4050ac:	mov	x1, x11
  4050b0:	b	404cfc <ferror@plt+0x309c>
  4050b4:	and	x2, x5, #0xf
  4050b8:	cmp	x2, #0x4
  4050bc:	b.eq	405334 <ferror@plt+0x36d4>  // b.none
  4050c0:	adds	x5, x5, #0x4
  4050c4:	cinc	x4, x4, cs  // cs = hs, nlast
  4050c8:	b	405334 <ferror@plt+0x36d4>
  4050cc:	cbnz	x1, 405334 <ferror@plt+0x36d4>
  4050d0:	adds	x5, x5, #0x8
  4050d4:	cinc	x4, x4, cs  // cs = hs, nlast
  4050d8:	b	405334 <ferror@plt+0x36d4>
  4050dc:	cbz	x1, 405334 <ferror@plt+0x36d4>
  4050e0:	adds	x5, x5, #0x8
  4050e4:	cinc	x4, x4, cs  // cs = hs, nlast
  4050e8:	b	405334 <ferror@plt+0x36d4>
  4050ec:	and	x5, x13, #0xc00000
  4050f0:	cmp	x5, #0x400, lsl #12
  4050f4:	b.eq	405140 <ferror@plt+0x34e0>  // b.none
  4050f8:	cmp	x5, #0x800, lsl #12
  4050fc:	b.eq	405158 <ferror@plt+0x34f8>  // b.none
  405100:	mov	x0, #0x7fff                	// #32767
  405104:	cbz	x5, 405110 <ferror@plt+0x34b0>
  405108:	mov	x5, #0xffffffffffffffff    	// #-1
  40510c:	mov	x0, #0x7ffe                	// #32766
  405110:	mov	w2, #0x14                  	// #20
  405114:	orr	w8, w8, w2
  405118:	mov	x4, x5
  40511c:	mov	x3, #0x0                   	// #0
  405120:	mov	x2, x5
  405124:	bfxil	x3, x4, #0, #48
  405128:	bfi	x3, x0, #48, #15
  40512c:	bfi	x3, x1, #63, #1
  405130:	stp	x2, x3, [sp, #16]
  405134:	mov	w0, w8
  405138:	bl	4063c8 <ferror@plt+0x4768>
  40513c:	b	404d38 <ferror@plt+0x30d8>
  405140:	cmp	x1, #0x0
  405144:	csetm	x5, ne  // ne = any
  405148:	mov	x0, #0x7ffe                	// #32766
  40514c:	mov	x2, #0x7fff                	// #32767
  405150:	csel	x0, x0, x2, ne  // ne = any
  405154:	b	405110 <ferror@plt+0x34b0>
  405158:	cmp	x1, #0x0
  40515c:	csetm	x5, eq  // eq = none
  405160:	mov	x0, #0x7ffe                	// #32766
  405164:	mov	x2, #0x7fff                	// #32767
  405168:	csel	x0, x0, x2, eq  // eq = none
  40516c:	b	405110 <ferror@plt+0x34b0>
  405170:	mov	x2, #0x1                   	// #1
  405174:	sub	x0, x2, x0
  405178:	cmp	x0, #0x74
  40517c:	b.gt	405280 <ferror@plt+0x3620>
  405180:	cmp	x0, #0x3f
  405184:	b.gt	4051c8 <ferror@plt+0x3568>
  405188:	mov	w3, #0x40                  	// #64
  40518c:	sub	w3, w3, w0
  405190:	lsl	x2, x4, x3
  405194:	lsr	x6, x5, x0
  405198:	orr	x2, x2, x6
  40519c:	lsl	x3, x5, x3
  4051a0:	cmp	x3, #0x0
  4051a4:	cset	x3, ne  // ne = any
  4051a8:	orr	x2, x2, x3
  4051ac:	lsr	x0, x4, x0
  4051b0:	tst	x2, #0x7
  4051b4:	b.ne	405210 <ferror@plt+0x35b0>  // b.any
  4051b8:	tbnz	x0, #51, 405230 <ferror@plt+0x35d0>
  4051bc:	extr	x5, x0, x2, #3
  4051c0:	lsr	x4, x0, #3
  4051c4:	b	405200 <ferror@plt+0x35a0>
  4051c8:	sub	w3, w0, #0x40
  4051cc:	lsr	x3, x4, x3
  4051d0:	mov	w2, #0x80                  	// #128
  4051d4:	sub	w2, w2, w0
  4051d8:	lsl	x4, x4, x2
  4051dc:	cmp	x0, #0x40
  4051e0:	csel	x0, x4, xzr, ne  // ne = any
  4051e4:	orr	x5, x0, x5
  4051e8:	cmp	x5, #0x0
  4051ec:	cset	x2, ne  // ne = any
  4051f0:	orr	x2, x3, x2
  4051f4:	lsr	x5, x3, #3
  4051f8:	ands	x4, x2, #0x7
  4051fc:	b.ne	40520c <ferror@plt+0x35ac>  // b.any
  405200:	tbz	w13, #11, 4052f0 <ferror@plt+0x3690>
  405204:	mov	x0, #0x0                   	// #0
  405208:	b	405240 <ferror@plt+0x35e0>
  40520c:	mov	x0, #0x0                   	// #0
  405210:	orr	w8, w8, #0x10
  405214:	and	x13, x13, #0xc00000
  405218:	cmp	x13, #0x400, lsl #12
  40521c:	b.eq	405260 <ferror@plt+0x3600>  // b.none
  405220:	cmp	x13, #0x800, lsl #12
  405224:	b.eq	405270 <ferror@plt+0x3610>  // b.none
  405228:	cbz	x13, 405248 <ferror@plt+0x35e8>
  40522c:	tbz	x0, #51, 40535c <ferror@plt+0x36fc>
  405230:	orr	w8, w8, #0x10
  405234:	mov	x4, #0x0                   	// #0
  405238:	mov	x5, #0x0                   	// #0
  40523c:	mov	x0, #0x1                   	// #1
  405240:	orr	w8, w8, #0x8
  405244:	b	40511c <ferror@plt+0x34bc>
  405248:	and	x3, x2, #0xf
  40524c:	cmp	x3, #0x4
  405250:	b.eq	40522c <ferror@plt+0x35cc>  // b.none
  405254:	adds	x2, x2, #0x4
  405258:	cinc	x0, x0, cs  // cs = hs, nlast
  40525c:	b	40522c <ferror@plt+0x35cc>
  405260:	cbnz	x1, 40522c <ferror@plt+0x35cc>
  405264:	adds	x2, x2, #0x8
  405268:	cinc	x0, x0, cs  // cs = hs, nlast
  40526c:	b	40522c <ferror@plt+0x35cc>
  405270:	cbz	x1, 40522c <ferror@plt+0x35cc>
  405274:	adds	x2, x2, #0x8
  405278:	cinc	x0, x0, cs  // cs = hs, nlast
  40527c:	b	40522c <ferror@plt+0x35cc>
  405280:	orr	x5, x5, x4
  405284:	cbz	x5, 4052b0 <ferror@plt+0x3650>
  405288:	orr	w8, w8, #0x10
  40528c:	and	x13, x13, #0xc00000
  405290:	cmp	x13, #0x400, lsl #12
  405294:	b.eq	4052c0 <ferror@plt+0x3660>  // b.none
  405298:	cmp	x13, #0x800, lsl #12
  40529c:	b.eq	4052d0 <ferror@plt+0x3670>  // b.none
  4052a0:	cmp	x13, #0x0
  4052a4:	mov	x5, #0x5                   	// #5
  4052a8:	csinc	x5, x5, xzr, eq  // eq = none
  4052ac:	lsr	x5, x5, #3
  4052b0:	orr	w8, w8, #0x8
  4052b4:	mov	x4, #0x0                   	// #0
  4052b8:	mov	x0, #0x0                   	// #0
  4052bc:	b	40511c <ferror@plt+0x34bc>
  4052c0:	cmp	x1, #0x0
  4052c4:	mov	x5, #0x9                   	// #9
  4052c8:	csinc	x5, x5, xzr, eq  // eq = none
  4052cc:	b	4052ac <ferror@plt+0x364c>
  4052d0:	cmp	x1, #0x0
  4052d4:	mov	x5, #0x9                   	// #9
  4052d8:	csinc	x5, x5, xzr, ne  // ne = any
  4052dc:	b	4052ac <ferror@plt+0x364c>
  4052e0:	mov	x4, #0x0                   	// #0
  4052e4:	mov	x5, #0x0                   	// #0
  4052e8:	mov	x9, #0x7fff                	// #32767
  4052ec:	b	404d1c <ferror@plt+0x30bc>
  4052f0:	mov	x9, #0x0                   	// #0
  4052f4:	b	404d1c <ferror@plt+0x30bc>
  4052f8:	mov	x9, x12
  4052fc:	mov	x1, x11
  405300:	add	x0, x9, #0x3, lsl #12
  405304:	add	x0, x0, #0xfff
  405308:	cmp	x0, #0x0
  40530c:	b.le	405170 <ferror@plt+0x3510>
  405310:	tst	x5, #0x7
  405314:	b.eq	405334 <ferror@plt+0x36d4>  // b.none
  405318:	orr	w8, w8, #0x10
  40531c:	and	x2, x13, #0xc00000
  405320:	cmp	x2, #0x400, lsl #12
  405324:	b.eq	4050cc <ferror@plt+0x346c>  // b.none
  405328:	cmp	x2, #0x800, lsl #12
  40532c:	b.eq	4050dc <ferror@plt+0x347c>  // b.none
  405330:	cbz	x2, 4050b4 <ferror@plt+0x3454>
  405334:	tbz	x4, #52, 405340 <ferror@plt+0x36e0>
  405338:	and	x4, x4, #0xffefffffffffffff
  40533c:	add	x0, x9, #0x4, lsl #12
  405340:	mov	x2, #0x7ffe                	// #32766
  405344:	cmp	x0, x2
  405348:	b.gt	4050ec <ferror@plt+0x348c>
  40534c:	extr	x5, x4, x5, #3
  405350:	lsr	x4, x4, #3
  405354:	mov	x9, x0
  405358:	b	404d1c <ferror@plt+0x30bc>
  40535c:	extr	x5, x0, x2, #3
  405360:	lsr	x4, x0, #3
  405364:	mov	x0, #0x0                   	// #0
  405368:	b	405240 <ferror@plt+0x35e0>
  40536c:	mov	x7, x10
  405370:	mov	x12, #0x0                   	// #0
  405374:	mov	x14, #0x1                   	// #1
  405378:	b	404ccc <ferror@plt+0x306c>
  40537c:	stp	x29, x30, [sp, #-32]!
  405380:	mov	x29, sp
  405384:	str	q0, [sp, #16]
  405388:	ldr	x3, [sp, #16]
  40538c:	ldr	x1, [sp, #24]
  405390:	str	q1, [sp, #16]
  405394:	ldr	x6, [sp, #16]
  405398:	ldr	x0, [sp, #24]
  40539c:	mrs	x9, fpcr
  4053a0:	mov	x14, x3
  4053a4:	ubfx	x4, x1, #48, #15
  4053a8:	mov	x7, x4
  4053ac:	lsr	x8, x1, #63
  4053b0:	ubfiz	x1, x1, #3, #48
  4053b4:	orr	x1, x1, x3, lsr #61
  4053b8:	lsl	x3, x3, #3
  4053bc:	ubfx	x11, x0, #48, #15
  4053c0:	mov	x13, x11
  4053c4:	lsr	x5, x0, #63
  4053c8:	and	w5, w5, #0xff
  4053cc:	ubfiz	x0, x0, #3, #48
  4053d0:	orr	x2, x0, x6, lsr #61
  4053d4:	lsl	x12, x6, #3
  4053d8:	mov	x10, #0x7fff                	// #32767
  4053dc:	cmp	x11, x10
  4053e0:	b.eq	405438 <ferror@plt+0x37d8>  // b.none
  4053e4:	eor	w5, w5, #0x1
  4053e8:	and	x10, x5, #0xff
  4053ec:	cmp	x8, w5, uxtb
  4053f0:	b.eq	405498 <ferror@plt+0x3838>  // b.none
  4053f4:	sub	w0, w4, w11
  4053f8:	cmp	w0, #0x0
  4053fc:	b.le	405450 <ferror@plt+0x37f0>
  405400:	cbnz	x13, 4058b0 <ferror@plt+0x3c50>
  405404:	orr	x4, x2, x12
  405408:	cbz	x4, 405878 <ferror@plt+0x3c18>
  40540c:	subs	w0, w0, #0x1
  405410:	b.eq	4058a0 <ferror@plt+0x3c40>  // b.none
  405414:	mov	x4, #0x7fff                	// #32767
  405418:	cmp	x7, x4
  40541c:	b.ne	4058c0 <ferror@plt+0x3c60>  // b.any
  405420:	orr	x0, x1, x3
  405424:	cbz	x0, 405fc8 <ferror@plt+0x4368>
  405428:	lsr	x0, x1, #50
  40542c:	eor	x0, x0, #0x1
  405430:	and	w0, w0, #0x1
  405434:	b	405e28 <ferror@plt+0x41c8>
  405438:	orr	x0, x2, x12
  40543c:	cbz	x0, 406070 <ferror@plt+0x4410>
  405440:	and	x10, x5, #0xff
  405444:	sub	w0, w4, w11
  405448:	cmp	x8, w5, uxtb
  40544c:	b.eq	405eb8 <ferror@plt+0x4258>  // b.none
  405450:	tbnz	w0, #31, 4059c0 <ferror@plt+0x3d60>
  405454:	add	x0, x7, #0x1
  405458:	ands	x4, x0, #0x7ffe
  40545c:	b.ne	405c50 <ferror@plt+0x3ff0>  // b.any
  405460:	cbnz	x7, 405b64 <ferror@plt+0x3f04>
  405464:	orr	x0, x1, x3
  405468:	cbz	x0, 405b2c <ferror@plt+0x3ecc>
  40546c:	orr	x0, x2, x12
  405470:	cbz	x0, 406028 <ferror@plt+0x43c8>
  405474:	sub	x0, x3, x12
  405478:	cmp	x3, x0
  40547c:	sbc	x5, x1, x2
  405480:	tbz	x5, #51, 405b48 <ferror@plt+0x3ee8>
  405484:	sub	x4, x12, x3
  405488:	cmp	x12, x4
  40548c:	sbc	x1, x2, x1
  405490:	mov	x8, x10
  405494:	b	405cf0 <ferror@plt+0x4090>
  405498:	sub	w0, w4, w11
  40549c:	cmp	w0, #0x0
  4054a0:	b.le	405ec0 <ferror@plt+0x4260>
  4054a4:	cbnz	x11, 405510 <ferror@plt+0x38b0>
  4054a8:	orr	x4, x2, x12
  4054ac:	cbz	x4, 4054dc <ferror@plt+0x387c>
  4054b0:	subs	w0, w0, #0x1
  4054b4:	b.eq	405504 <ferror@plt+0x38a4>  // b.none
  4054b8:	mov	x4, #0x7fff                	// #32767
  4054bc:	cmp	x7, x4
  4054c0:	b.ne	405520 <ferror@plt+0x38c0>  // b.any
  4054c4:	orr	x0, x1, x3
  4054c8:	cbz	x0, 405f14 <ferror@plt+0x42b4>
  4054cc:	lsr	x0, x1, #50
  4054d0:	eor	x0, x0, #0x1
  4054d4:	and	w0, w0, #0x1
  4054d8:	b	405e28 <ferror@plt+0x41c8>
  4054dc:	mov	x4, x3
  4054e0:	mov	x0, #0x7fff                	// #32767
  4054e4:	cmp	x7, x0
  4054e8:	b.ne	405cec <ferror@plt+0x408c>  // b.any
  4054ec:	orr	x0, x1, x3
  4054f0:	cbz	x0, 405f04 <ferror@plt+0x42a4>
  4054f4:	lsr	x0, x1, #50
  4054f8:	eor	x0, x0, #0x1
  4054fc:	and	w0, w0, #0x1
  405500:	b	405e28 <ferror@plt+0x41c8>
  405504:	adds	x4, x3, x12
  405508:	adc	x1, x2, x1
  40550c:	b	405560 <ferror@plt+0x3900>
  405510:	orr	x2, x2, #0x8000000000000
  405514:	mov	x4, #0x7fff                	// #32767
  405518:	cmp	x7, x4
  40551c:	b.eq	405590 <ferror@plt+0x3930>  // b.none
  405520:	cmp	w0, #0x74
  405524:	b.gt	405e74 <ferror@plt+0x4214>
  405528:	cmp	w0, #0x3f
  40552c:	b.gt	4055a8 <ferror@plt+0x3948>
  405530:	mov	w5, #0x40                  	// #64
  405534:	sub	w5, w5, w0
  405538:	lsl	x4, x2, x5
  40553c:	lsr	x6, x12, x0
  405540:	orr	x4, x4, x6
  405544:	lsl	x5, x12, x5
  405548:	cmp	x5, #0x0
  40554c:	cset	x5, ne  // ne = any
  405550:	orr	x4, x4, x5
  405554:	lsr	x0, x2, x0
  405558:	adds	x4, x4, x3
  40555c:	adc	x1, x0, x1
  405560:	tbz	x1, #51, 405cec <ferror@plt+0x408c>
  405564:	add	x7, x7, #0x1
  405568:	mov	x0, #0x7fff                	// #32767
  40556c:	cmp	x7, x0
  405570:	b.eq	405840 <ferror@plt+0x3be0>  // b.none
  405574:	and	x0, x1, #0xfff7ffffffffffff
  405578:	and	x3, x4, #0x1
  40557c:	orr	x3, x3, x4, lsr #1
  405580:	orr	x3, x3, x1, lsl #63
  405584:	lsr	x1, x0, #1
  405588:	mov	w0, #0x0                   	// #0
  40558c:	b	405e28 <ferror@plt+0x41c8>
  405590:	orr	x0, x1, x3
  405594:	cbz	x0, 405f24 <ferror@plt+0x42c4>
  405598:	lsr	x0, x1, #50
  40559c:	eor	x0, x0, #0x1
  4055a0:	and	w0, w0, #0x1
  4055a4:	b	405e28 <ferror@plt+0x41c8>
  4055a8:	sub	w4, w0, #0x40
  4055ac:	lsr	x4, x2, x4
  4055b0:	mov	w5, #0x80                  	// #128
  4055b4:	sub	w5, w5, w0
  4055b8:	lsl	x2, x2, x5
  4055bc:	cmp	w0, #0x40
  4055c0:	csel	x0, x2, xzr, ne  // ne = any
  4055c4:	orr	x12, x0, x12
  4055c8:	cmp	x12, #0x0
  4055cc:	cset	x0, ne  // ne = any
  4055d0:	orr	x4, x4, x0
  4055d4:	mov	x0, #0x0                   	// #0
  4055d8:	b	405558 <ferror@plt+0x38f8>
  4055dc:	cbnz	x7, 405674 <ferror@plt+0x3a14>
  4055e0:	orr	x4, x1, x3
  4055e4:	cbz	x4, 405624 <ferror@plt+0x39c4>
  4055e8:	cmn	w0, #0x1
  4055ec:	b.eq	405664 <ferror@plt+0x3a04>  // b.none
  4055f0:	mvn	w0, w0
  4055f4:	mov	x4, #0x7fff                	// #32767
  4055f8:	cmp	x13, x4
  4055fc:	b.ne	405688 <ferror@plt+0x3a28>  // b.any
  405600:	orr	x3, x2, x12
  405604:	cbz	x3, 405f40 <ferror@plt+0x42e0>
  405608:	lsr	x0, x2, #50
  40560c:	eor	x0, x0, #0x1
  405610:	and	w0, w0, #0x1
  405614:	mov	x1, x2
  405618:	mov	x3, x12
  40561c:	mov	x7, x13
  405620:	b	405e28 <ferror@plt+0x41c8>
  405624:	mov	x0, #0x7fff                	// #32767
  405628:	cmp	x13, x0
  40562c:	b.eq	405640 <ferror@plt+0x39e0>  // b.none
  405630:	mov	x1, x2
  405634:	mov	x4, x12
  405638:	mov	x7, x13
  40563c:	b	405cec <ferror@plt+0x408c>
  405640:	orr	x3, x2, x12
  405644:	cbz	x3, 405f34 <ferror@plt+0x42d4>
  405648:	lsr	x0, x2, #50
  40564c:	eor	x0, x0, #0x1
  405650:	and	w0, w0, #0x1
  405654:	mov	x1, x2
  405658:	mov	x3, x12
  40565c:	mov	x7, x13
  405660:	b	405e28 <ferror@plt+0x41c8>
  405664:	adds	x4, x3, x12
  405668:	adc	x1, x2, x1
  40566c:	mov	x7, x13
  405670:	b	405560 <ferror@plt+0x3900>
  405674:	neg	w0, w0
  405678:	orr	x1, x1, #0x8000000000000
  40567c:	mov	x4, #0x7fff                	// #32767
  405680:	cmp	x13, x4
  405684:	b.eq	4056d0 <ferror@plt+0x3a70>  // b.none
  405688:	cmp	w0, #0x74
  40568c:	b.gt	405e80 <ferror@plt+0x4220>
  405690:	cmp	w0, #0x3f
  405694:	b.gt	4056f4 <ferror@plt+0x3a94>
  405698:	mov	w5, #0x40                  	// #64
  40569c:	sub	w5, w5, w0
  4056a0:	lsl	x4, x1, x5
  4056a4:	lsr	x6, x3, x0
  4056a8:	orr	x4, x4, x6
  4056ac:	lsl	x3, x3, x5
  4056b0:	cmp	x3, #0x0
  4056b4:	cset	x3, ne  // ne = any
  4056b8:	orr	x4, x4, x3
  4056bc:	lsr	x1, x1, x0
  4056c0:	adds	x4, x4, x12
  4056c4:	adc	x1, x1, x2
  4056c8:	mov	x7, x13
  4056cc:	b	405560 <ferror@plt+0x3900>
  4056d0:	orr	x3, x2, x12
  4056d4:	cbz	x3, 405f4c <ferror@plt+0x42ec>
  4056d8:	lsr	x0, x2, #50
  4056dc:	eor	x0, x0, #0x1
  4056e0:	and	w0, w0, #0x1
  4056e4:	mov	x1, x2
  4056e8:	mov	x3, x12
  4056ec:	mov	x7, x13
  4056f0:	b	405e28 <ferror@plt+0x41c8>
  4056f4:	sub	w4, w0, #0x40
  4056f8:	lsr	x4, x1, x4
  4056fc:	mov	w5, #0x80                  	// #128
  405700:	sub	w5, w5, w0
  405704:	lsl	x1, x1, x5
  405708:	cmp	w0, #0x40
  40570c:	csel	x0, x1, xzr, ne  // ne = any
  405710:	orr	x3, x0, x3
  405714:	cmp	x3, #0x0
  405718:	cset	x0, ne  // ne = any
  40571c:	orr	x4, x4, x0
  405720:	mov	x1, #0x0                   	// #0
  405724:	b	4056c0 <ferror@plt+0x3a60>
  405728:	mov	x0, #0x7fff                	// #32767
  40572c:	cmp	x7, x0
  405730:	b.eq	405790 <ferror@plt+0x3b30>  // b.none
  405734:	mov	w0, #0x0                   	// #0
  405738:	mov	x4, #0x7fff                	// #32767
  40573c:	cmp	x13, x4
  405740:	b.eq	4057b0 <ferror@plt+0x3b50>  // b.none
  405744:	orr	x4, x1, x3
  405748:	cbz	x4, 405e64 <ferror@plt+0x4204>
  40574c:	orr	x12, x2, x12
  405750:	mov	x7, #0x7fff                	// #32767
  405754:	cbz	x12, 405e28 <ferror@plt+0x41c8>
  405758:	mov	x3, x14
  40575c:	bfi	x3, x1, #61, #3
  405760:	lsr	x4, x1, #3
  405764:	tbz	x1, #50, 405780 <ferror@plt+0x3b20>
  405768:	lsr	x1, x2, #3
  40576c:	tbnz	x2, #50, 405780 <ferror@plt+0x3b20>
  405770:	mov	x3, x6
  405774:	bfi	x3, x2, #61, #3
  405778:	mov	x4, x1
  40577c:	mov	x8, x10
  405780:	extr	x1, x4, x3, #61
  405784:	lsl	x3, x3, #3
  405788:	mov	x7, #0x7fff                	// #32767
  40578c:	b	405e28 <ferror@plt+0x41c8>
  405790:	orr	x0, x1, x3
  405794:	cbz	x0, 406054 <ferror@plt+0x43f4>
  405798:	lsr	x0, x1, #50
  40579c:	eor	x0, x0, #0x1
  4057a0:	and	w0, w0, #0x1
  4057a4:	mov	x4, #0x7fff                	// #32767
  4057a8:	cmp	x13, x4
  4057ac:	b.ne	40574c <ferror@plt+0x3aec>  // b.any
  4057b0:	orr	x4, x2, x12
  4057b4:	cbz	x4, 405744 <ferror@plt+0x3ae4>
  4057b8:	tst	x2, #0x4000000000000
  4057bc:	csinc	w0, w0, wzr, ne  // ne = any
  4057c0:	orr	x3, x1, x3
  4057c4:	cbnz	x3, 405758 <ferror@plt+0x3af8>
  4057c8:	mov	x1, x2
  4057cc:	mov	x3, x12
  4057d0:	mov	x7, #0x7fff                	// #32767
  4057d4:	b	405e28 <ferror@plt+0x41c8>
  4057d8:	mov	w0, #0x0                   	// #0
  4057dc:	b	4057b0 <ferror@plt+0x3b50>
  4057e0:	mov	x4, #0x7fff                	// #32767
  4057e4:	cmp	x0, x4
  4057e8:	b.eq	405808 <ferror@plt+0x3ba8>  // b.none
  4057ec:	adds	x3, x3, x12
  4057f0:	adc	x1, x2, x1
  4057f4:	extr	x3, x1, x3, #1
  4057f8:	lsr	x1, x1, #1
  4057fc:	mov	x7, x0
  405800:	mov	w0, #0x0                   	// #0
  405804:	b	405e28 <ferror@plt+0x41c8>
  405808:	ands	x3, x9, #0xc00000
  40580c:	b.eq	405f58 <ferror@plt+0x42f8>  // b.none
  405810:	cmp	x3, #0x400, lsl #12
  405814:	ccmp	x8, #0x0, #0x0, eq  // eq = none
  405818:	b.eq	405f64 <ferror@plt+0x4304>  // b.none
  40581c:	cmp	x3, #0x800, lsl #12
  405820:	ccmp	x8, #0x0, #0x4, eq  // eq = none
  405824:	b.ne	405f78 <ferror@plt+0x4318>  // b.any
  405828:	mov	w4, #0x0                   	// #0
  40582c:	mov	x1, #0xffffffffffffffff    	// #-1
  405830:	mov	x3, x1
  405834:	mov	x7, #0x7ffe                	// #32766
  405838:	mov	w0, #0x14                  	// #20
  40583c:	b	405e34 <ferror@plt+0x41d4>
  405840:	ands	x3, x9, #0xc00000
  405844:	b.eq	405f88 <ferror@plt+0x4328>  // b.none
  405848:	cmp	x3, #0x400, lsl #12
  40584c:	ccmp	x8, #0x0, #0x0, eq  // eq = none
  405850:	b.eq	405f94 <ferror@plt+0x4334>  // b.none
  405854:	cmp	x3, #0x800, lsl #12
  405858:	ccmp	x8, #0x0, #0x4, eq  // eq = none
  40585c:	b.ne	405fa8 <ferror@plt+0x4348>  // b.any
  405860:	mov	w4, #0x0                   	// #0
  405864:	mov	x1, #0xffffffffffffffff    	// #-1
  405868:	mov	x3, x1
  40586c:	mov	x7, #0x7ffe                	// #32766
  405870:	mov	w0, #0x14                  	// #20
  405874:	b	405e34 <ferror@plt+0x41d4>
  405878:	mov	x4, x3
  40587c:	mov	x0, #0x7fff                	// #32767
  405880:	cmp	x7, x0
  405884:	b.ne	405cec <ferror@plt+0x408c>  // b.any
  405888:	orr	x0, x1, x3
  40588c:	cbz	x0, 405fb8 <ferror@plt+0x4358>
  405890:	lsr	x0, x1, #50
  405894:	eor	x0, x0, #0x1
  405898:	and	w0, w0, #0x1
  40589c:	b	405e28 <ferror@plt+0x41c8>
  4058a0:	sub	x4, x3, x12
  4058a4:	cmp	x3, x4
  4058a8:	sbc	x1, x1, x2
  4058ac:	b	405904 <ferror@plt+0x3ca4>
  4058b0:	orr	x2, x2, #0x8000000000000
  4058b4:	mov	x4, #0x7fff                	// #32767
  4058b8:	cmp	x7, x4
  4058bc:	b.eq	405974 <ferror@plt+0x3d14>  // b.none
  4058c0:	cmp	w0, #0x74
  4058c4:	b.gt	405e8c <ferror@plt+0x422c>
  4058c8:	cmp	w0, #0x3f
  4058cc:	b.gt	40598c <ferror@plt+0x3d2c>
  4058d0:	mov	w5, #0x40                  	// #64
  4058d4:	sub	w5, w5, w0
  4058d8:	lsl	x4, x2, x5
  4058dc:	lsr	x6, x12, x0
  4058e0:	orr	x4, x4, x6
  4058e4:	lsl	x12, x12, x5
  4058e8:	cmp	x12, #0x0
  4058ec:	cset	x5, ne  // ne = any
  4058f0:	orr	x4, x4, x5
  4058f4:	lsr	x0, x2, x0
  4058f8:	sub	x4, x3, x4
  4058fc:	cmp	x3, x4
  405900:	sbc	x1, x1, x0
  405904:	tbz	x1, #51, 405cec <ferror@plt+0x408c>
  405908:	and	x5, x1, #0x7ffffffffffff
  40590c:	cbz	x5, 405c90 <ferror@plt+0x4030>
  405910:	clz	x0, x5
  405914:	sub	w0, w0, #0xc
  405918:	lsl	x5, x5, x0
  40591c:	neg	w1, w0
  405920:	lsr	x1, x4, x1
  405924:	orr	x1, x1, x5
  405928:	lsl	x5, x4, x0
  40592c:	sxtw	x2, w0
  405930:	cmp	x7, w0, sxtw
  405934:	b.gt	405ce0 <ferror@plt+0x4080>
  405938:	sub	w7, w0, w7
  40593c:	add	w6, w7, #0x1
  405940:	cmp	w6, #0x3f
  405944:	b.gt	405cac <ferror@plt+0x404c>
  405948:	mov	w0, #0x40                  	// #64
  40594c:	sub	w0, w0, w6
  405950:	lsl	x4, x1, x0
  405954:	lsr	x2, x5, x6
  405958:	orr	x4, x4, x2
  40595c:	lsl	x5, x5, x0
  405960:	cmp	x5, #0x0
  405964:	cset	x3, ne  // ne = any
  405968:	orr	x4, x4, x3
  40596c:	lsr	x1, x1, x6
  405970:	b	405cf0 <ferror@plt+0x4090>
  405974:	orr	x0, x1, x3
  405978:	cbz	x0, 405fd8 <ferror@plt+0x4378>
  40597c:	lsr	x0, x1, #50
  405980:	eor	x0, x0, #0x1
  405984:	and	w0, w0, #0x1
  405988:	b	405e28 <ferror@plt+0x41c8>
  40598c:	sub	w4, w0, #0x40
  405990:	lsr	x4, x2, x4
  405994:	mov	w5, #0x80                  	// #128
  405998:	sub	w5, w5, w0
  40599c:	lsl	x2, x2, x5
  4059a0:	cmp	w0, #0x40
  4059a4:	csel	x2, x2, xzr, ne  // ne = any
  4059a8:	orr	x12, x2, x12
  4059ac:	cmp	x12, #0x0
  4059b0:	cset	x0, ne  // ne = any
  4059b4:	orr	x4, x4, x0
  4059b8:	mov	x0, #0x0                   	// #0
  4059bc:	b	4058f8 <ferror@plt+0x3c98>
  4059c0:	cbnz	x7, 405a6c <ferror@plt+0x3e0c>
  4059c4:	orr	x4, x1, x3
  4059c8:	cbz	x4, 405a0c <ferror@plt+0x3dac>
  4059cc:	cmn	w0, #0x1
  4059d0:	b.eq	405a54 <ferror@plt+0x3df4>  // b.none
  4059d4:	mvn	w0, w0
  4059d8:	mov	x4, #0x7fff                	// #32767
  4059dc:	cmp	x13, x4
  4059e0:	b.ne	405a80 <ferror@plt+0x3e20>  // b.any
  4059e4:	orr	x3, x2, x12
  4059e8:	cbz	x3, 405ffc <ferror@plt+0x439c>
  4059ec:	lsr	x0, x2, #50
  4059f0:	eor	x0, x0, #0x1
  4059f4:	and	w0, w0, #0x1
  4059f8:	mov	x1, x2
  4059fc:	mov	x3, x12
  405a00:	mov	x7, x13
  405a04:	mov	x8, x10
  405a08:	b	405e28 <ferror@plt+0x41c8>
  405a0c:	mov	x0, #0x7fff                	// #32767
  405a10:	cmp	x13, x0
  405a14:	b.eq	405a2c <ferror@plt+0x3dcc>  // b.none
  405a18:	mov	x1, x2
  405a1c:	mov	x4, x12
  405a20:	mov	x7, x13
  405a24:	mov	x8, x10
  405a28:	b	405cec <ferror@plt+0x408c>
  405a2c:	orr	x3, x2, x12
  405a30:	cbz	x3, 405fec <ferror@plt+0x438c>
  405a34:	lsr	x0, x2, #50
  405a38:	eor	x0, x0, #0x1
  405a3c:	and	w0, w0, #0x1
  405a40:	mov	x1, x2
  405a44:	mov	x3, x12
  405a48:	mov	x7, x13
  405a4c:	mov	x8, x10
  405a50:	b	405e28 <ferror@plt+0x41c8>
  405a54:	sub	x4, x12, x3
  405a58:	cmp	x12, x4
  405a5c:	sbc	x1, x2, x1
  405a60:	mov	x7, x13
  405a64:	mov	x8, x10
  405a68:	b	405904 <ferror@plt+0x3ca4>
  405a6c:	neg	w0, w0
  405a70:	orr	x1, x1, #0x8000000000000
  405a74:	mov	x4, #0x7fff                	// #32767
  405a78:	cmp	x13, x4
  405a7c:	b.eq	405ad0 <ferror@plt+0x3e70>  // b.none
  405a80:	cmp	w0, #0x74
  405a84:	b.gt	405e98 <ferror@plt+0x4238>
  405a88:	cmp	w0, #0x3f
  405a8c:	b.gt	405af8 <ferror@plt+0x3e98>
  405a90:	mov	w5, #0x40                  	// #64
  405a94:	sub	w5, w5, w0
  405a98:	lsl	x4, x1, x5
  405a9c:	lsr	x6, x3, x0
  405aa0:	orr	x4, x4, x6
  405aa4:	lsl	x3, x3, x5
  405aa8:	cmp	x3, #0x0
  405aac:	cset	x3, ne  // ne = any
  405ab0:	orr	x4, x4, x3
  405ab4:	lsr	x1, x1, x0
  405ab8:	sub	x4, x12, x4
  405abc:	cmp	x12, x4
  405ac0:	sbc	x1, x2, x1
  405ac4:	mov	x7, x13
  405ac8:	mov	x8, x10
  405acc:	b	405904 <ferror@plt+0x3ca4>
  405ad0:	orr	x3, x2, x12
  405ad4:	cbz	x3, 40600c <ferror@plt+0x43ac>
  405ad8:	lsr	x0, x2, #50
  405adc:	eor	x0, x0, #0x1
  405ae0:	and	w0, w0, #0x1
  405ae4:	mov	x1, x2
  405ae8:	mov	x3, x12
  405aec:	mov	x7, x13
  405af0:	mov	x8, x10
  405af4:	b	405e28 <ferror@plt+0x41c8>
  405af8:	sub	w4, w0, #0x40
  405afc:	lsr	x4, x1, x4
  405b00:	mov	w5, #0x80                  	// #128
  405b04:	sub	w5, w5, w0
  405b08:	lsl	x1, x1, x5
  405b0c:	cmp	w0, #0x40
  405b10:	csel	x0, x1, xzr, ne  // ne = any
  405b14:	orr	x3, x0, x3
  405b18:	cmp	x3, #0x0
  405b1c:	cset	x0, ne  // ne = any
  405b20:	orr	x4, x4, x0
  405b24:	mov	x1, #0x0                   	// #0
  405b28:	b	405ab8 <ferror@plt+0x3e58>
  405b2c:	orr	x4, x2, x12
  405b30:	cbnz	x4, 40601c <ferror@plt+0x43bc>
  405b34:	and	x0, x9, #0xc00000
  405b38:	cmp	x0, #0x800, lsl #12
  405b3c:	cset	x8, eq  // eq = none
  405b40:	mov	x1, x4
  405b44:	b	405cf0 <ferror@plt+0x4090>
  405b48:	orr	x4, x0, x5
  405b4c:	cbnz	x4, 406048 <ferror@plt+0x43e8>
  405b50:	and	x0, x9, #0xc00000
  405b54:	cmp	x0, #0x800, lsl #12
  405b58:	cset	x8, eq  // eq = none
  405b5c:	mov	x1, x4
  405b60:	b	405cf0 <ferror@plt+0x4090>
  405b64:	mov	x0, #0x7fff                	// #32767
  405b68:	cmp	x7, x0
  405b6c:	b.eq	405ba4 <ferror@plt+0x3f44>  // b.none
  405b70:	mov	w0, #0x0                   	// #0
  405b74:	mov	x5, #0x7fff                	// #32767
  405b78:	cmp	x13, x5
  405b7c:	b.eq	405bf8 <ferror@plt+0x3f98>  // b.none
  405b80:	orr	x5, x1, x3
  405b84:	cbnz	x5, 405bc4 <ferror@plt+0x3f64>
  405b88:	orr	x1, x2, x12
  405b8c:	cbnz	x1, 405c24 <ferror@plt+0x3fc4>
  405b90:	mov	x8, x4
  405b94:	mov	x1, #0x7ffffffffffff       	// #2251799813685247
  405b98:	mov	x3, #0xfffffffffffffff8    	// #-8
  405b9c:	mov	w0, #0x1                   	// #1
  405ba0:	b	405fe4 <ferror@plt+0x4384>
  405ba4:	orr	x0, x1, x3
  405ba8:	cbz	x0, 405ea4 <ferror@plt+0x4244>
  405bac:	lsr	x0, x1, #50
  405bb0:	eor	x0, x0, #0x1
  405bb4:	and	w0, w0, #0x1
  405bb8:	mov	x5, #0x7fff                	// #32767
  405bbc:	cmp	x13, x5
  405bc0:	b.eq	405bf8 <ferror@plt+0x3f98>  // b.none
  405bc4:	orr	x12, x2, x12
  405bc8:	mov	x7, #0x7fff                	// #32767
  405bcc:	cbz	x12, 405e28 <ferror@plt+0x41c8>
  405bd0:	lsr	x4, x1, #3
  405bd4:	tbz	x1, #50, 405c38 <ferror@plt+0x3fd8>
  405bd8:	lsr	x5, x2, #3
  405bdc:	tbnz	x2, #50, 405c38 <ferror@plt+0x3fd8>
  405be0:	mov	x3, x6
  405be4:	bfi	x3, x2, #61, #3
  405be8:	mov	x4, x5
  405bec:	mov	x8, x10
  405bf0:	b	405c40 <ferror@plt+0x3fe0>
  405bf4:	mov	w0, #0x0                   	// #0
  405bf8:	orr	x5, x2, x12
  405bfc:	cbz	x5, 405b80 <ferror@plt+0x3f20>
  405c00:	tst	x2, #0x4000000000000
  405c04:	csinc	w0, w0, wzr, ne  // ne = any
  405c08:	orr	x4, x1, x3
  405c0c:	cbnz	x4, 405bc4 <ferror@plt+0x3f64>
  405c10:	mov	x1, x2
  405c14:	mov	x3, x12
  405c18:	mov	x8, x10
  405c1c:	mov	x7, #0x7fff                	// #32767
  405c20:	b	405e28 <ferror@plt+0x41c8>
  405c24:	mov	x1, x2
  405c28:	mov	x3, x12
  405c2c:	mov	x8, x10
  405c30:	mov	x7, #0x7fff                	// #32767
  405c34:	b	405e28 <ferror@plt+0x41c8>
  405c38:	mov	x3, x14
  405c3c:	bfi	x3, x1, #61, #3
  405c40:	extr	x1, x4, x3, #61
  405c44:	lsl	x3, x3, #3
  405c48:	mov	x7, #0x7fff                	// #32767
  405c4c:	b	405e28 <ferror@plt+0x41c8>
  405c50:	sub	x4, x3, x12
  405c54:	cmp	x3, x4
  405c58:	sbc	x5, x1, x2
  405c5c:	tbnz	x5, #51, 405c7c <ferror@plt+0x401c>
  405c60:	orr	x1, x4, x5
  405c64:	cbnz	x1, 40590c <ferror@plt+0x3cac>
  405c68:	and	x0, x9, #0xc00000
  405c6c:	cmp	x0, #0x800, lsl #12
  405c70:	cset	x8, eq  // eq = none
  405c74:	mov	x4, x1
  405c78:	b	405cf0 <ferror@plt+0x4090>
  405c7c:	sub	x4, x12, x3
  405c80:	cmp	x12, x4
  405c84:	sbc	x5, x2, x1
  405c88:	mov	x8, x10
  405c8c:	b	40590c <ferror@plt+0x3cac>
  405c90:	clz	x1, x4
  405c94:	add	w0, w1, #0x34
  405c98:	cmp	w0, #0x3f
  405c9c:	b.le	405918 <ferror@plt+0x3cb8>
  405ca0:	sub	w1, w1, #0xc
  405ca4:	lsl	x1, x4, x1
  405ca8:	b	40592c <ferror@plt+0x3ccc>
  405cac:	sub	w7, w7, #0x3f
  405cb0:	lsr	x0, x1, x7
  405cb4:	mov	w2, #0x80                  	// #128
  405cb8:	sub	w2, w2, w6
  405cbc:	lsl	x1, x1, x2
  405cc0:	cmp	w6, #0x40
  405cc4:	csel	x2, x1, xzr, ne  // ne = any
  405cc8:	orr	x2, x5, x2
  405ccc:	cmp	x2, #0x0
  405cd0:	cset	x4, ne  // ne = any
  405cd4:	orr	x4, x0, x4
  405cd8:	mov	x1, #0x0                   	// #0
  405cdc:	b	405cf0 <ferror@plt+0x4090>
  405ce0:	sub	x7, x7, x2
  405ce4:	and	x1, x1, #0xfff7ffffffffffff
  405ce8:	mov	x4, x5
  405cec:	cbnz	x7, 405e20 <ferror@plt+0x41c0>
  405cf0:	orr	x3, x4, x1
  405cf4:	cbnz	x3, 40602c <ferror@plt+0x43cc>
  405cf8:	mov	x1, x3
  405cfc:	mov	x7, #0x0                   	// #0
  405d00:	mov	w0, #0x0                   	// #0
  405d04:	b	405d38 <ferror@plt+0x40d8>
  405d08:	mov	x3, x4
  405d0c:	mov	w4, #0x1                   	// #1
  405d10:	mov	x7, #0x0                   	// #0
  405d14:	mov	w0, #0x0                   	// #0
  405d18:	b	405e34 <ferror@plt+0x41d4>
  405d1c:	and	x2, x3, #0xf
  405d20:	cmp	x2, #0x4
  405d24:	b.eq	405d30 <ferror@plt+0x40d0>  // b.none
  405d28:	adds	x3, x3, #0x4
  405d2c:	cinc	x1, x1, cs  // cs = hs, nlast
  405d30:	cbz	w4, 405d38 <ferror@plt+0x40d8>
  405d34:	orr	w0, w0, #0x8
  405d38:	tbz	x1, #51, 405de4 <ferror@plt+0x4184>
  405d3c:	add	x7, x7, #0x1
  405d40:	mov	x2, #0x7fff                	// #32767
  405d44:	cmp	x7, x2
  405d48:	b.eq	405db0 <ferror@plt+0x4150>  // b.none
  405d4c:	and	x2, x1, #0xfff7ffffffffffff
  405d50:	extr	x4, x1, x3, #3
  405d54:	lsr	x1, x2, #3
  405d58:	mov	x3, #0x0                   	// #0
  405d5c:	mov	x2, x4
  405d60:	bfxil	x3, x1, #0, #48
  405d64:	bfi	x3, x7, #48, #15
  405d68:	bfi	x3, x8, #63, #1
  405d6c:	stp	x2, x3, [sp, #16]
  405d70:	cbnz	w0, 405e18 <ferror@plt+0x41b8>
  405d74:	ldr	q0, [sp, #16]
  405d78:	ldp	x29, x30, [sp], #32
  405d7c:	ret
  405d80:	cbnz	x8, 405d30 <ferror@plt+0x40d0>
  405d84:	adds	x3, x3, #0x8
  405d88:	cinc	x1, x1, cs  // cs = hs, nlast
  405d8c:	b	405d30 <ferror@plt+0x40d0>
  405d90:	cbz	x8, 405d30 <ferror@plt+0x40d0>
  405d94:	adds	x3, x3, #0x8
  405d98:	cinc	x1, x1, cs  // cs = hs, nlast
  405d9c:	b	405d30 <ferror@plt+0x40d0>
  405da0:	mov	x3, x4
  405da4:	mov	x7, #0x0                   	// #0
  405da8:	mov	w0, #0x0                   	// #0
  405dac:	b	405d34 <ferror@plt+0x40d4>
  405db0:	ands	x3, x9, #0xc00000
  405db4:	b.eq	405dd8 <ferror@plt+0x4178>  // b.none
  405db8:	cmp	x3, #0x400, lsl #12
  405dbc:	ccmp	x8, #0x0, #0x0, eq  // eq = none
  405dc0:	b.eq	405e10 <ferror@plt+0x41b0>  // b.none
  405dc4:	cmp	x3, #0x800, lsl #12
  405dc8:	ccmp	x8, #0x0, #0x4, eq  // eq = none
  405dcc:	csetm	x3, eq  // eq = none
  405dd0:	mov	x1, #0x7ffe                	// #32766
  405dd4:	csel	x7, x7, x1, ne  // ne = any
  405dd8:	mov	w1, #0x14                  	// #20
  405ddc:	orr	w0, w0, w1
  405de0:	mov	x1, x3
  405de4:	extr	x4, x1, x3, #3
  405de8:	lsr	x1, x1, #3
  405dec:	mov	x2, #0x7fff                	// #32767
  405df0:	cmp	x7, x2
  405df4:	b.ne	405d58 <ferror@plt+0x40f8>  // b.any
  405df8:	orr	x2, x4, x1
  405dfc:	orr	x1, x1, #0x800000000000
  405e00:	cbnz	x2, 405d58 <ferror@plt+0x40f8>
  405e04:	mov	x4, x2
  405e08:	mov	x1, x2
  405e0c:	b	405d58 <ferror@plt+0x40f8>
  405e10:	mov	x3, #0x0                   	// #0
  405e14:	b	405dd8 <ferror@plt+0x4178>
  405e18:	bl	4063c8 <ferror@plt+0x4768>
  405e1c:	b	405d74 <ferror@plt+0x4114>
  405e20:	mov	x3, x4
  405e24:	mov	w0, #0x0                   	// #0
  405e28:	mov	w4, #0x0                   	// #0
  405e2c:	tst	x3, #0x7
  405e30:	b.eq	405d38 <ferror@plt+0x40d8>  // b.none
  405e34:	orr	w0, w0, #0x10
  405e38:	and	x2, x9, #0xc00000
  405e3c:	cmp	x2, #0x400, lsl #12
  405e40:	b.eq	405d80 <ferror@plt+0x4120>  // b.none
  405e44:	cmp	x2, #0x800, lsl #12
  405e48:	b.eq	405d90 <ferror@plt+0x4130>  // b.none
  405e4c:	cbz	x2, 405d1c <ferror@plt+0x40bc>
  405e50:	cbnz	w4, 405d34 <ferror@plt+0x40d4>
  405e54:	b	405d38 <ferror@plt+0x40d8>
  405e58:	mov	x1, x2
  405e5c:	mov	x4, x12
  405e60:	b	405cf0 <ferror@plt+0x4090>
  405e64:	mov	x1, x2
  405e68:	mov	x3, x12
  405e6c:	mov	x7, #0x7fff                	// #32767
  405e70:	b	405e28 <ferror@plt+0x41c8>
  405e74:	mov	x0, #0x0                   	// #0
  405e78:	mov	x4, #0x1                   	// #1
  405e7c:	b	405558 <ferror@plt+0x38f8>
  405e80:	mov	x1, #0x0                   	// #0
  405e84:	mov	x4, #0x1                   	// #1
  405e88:	b	4056c0 <ferror@plt+0x3a60>
  405e8c:	mov	x0, #0x0                   	// #0
  405e90:	mov	x4, #0x1                   	// #1
  405e94:	b	4058f8 <ferror@plt+0x3c98>
  405e98:	mov	x1, #0x0                   	// #0
  405e9c:	mov	x4, #0x1                   	// #1
  405ea0:	b	405ab8 <ferror@plt+0x3e58>
  405ea4:	mov	x0, #0x7fff                	// #32767
  405ea8:	cmp	x13, x0
  405eac:	b.eq	405bf4 <ferror@plt+0x3f94>  // b.none
  405eb0:	mov	w0, #0x0                   	// #0
  405eb4:	b	405b88 <ferror@plt+0x3f28>
  405eb8:	sub	w0, w4, #0x7, lsl #12
  405ebc:	sub	w0, w0, #0xfff
  405ec0:	tbnz	w0, #31, 4055dc <ferror@plt+0x397c>
  405ec4:	add	x0, x7, #0x1
  405ec8:	tst	x0, #0x7ffe
  405ecc:	b.ne	4057e0 <ferror@plt+0x3b80>  // b.any
  405ed0:	cbnz	x7, 405728 <ferror@plt+0x3ac8>
  405ed4:	orr	x0, x1, x3
  405ed8:	cbz	x0, 405e58 <ferror@plt+0x41f8>
  405edc:	orr	x0, x2, x12
  405ee0:	cbz	x0, 406028 <ferror@plt+0x43c8>
  405ee4:	adds	x4, x3, x12
  405ee8:	adc	x1, x2, x1
  405eec:	tbz	x1, #51, 405cf0 <ferror@plt+0x4090>
  405ef0:	and	x1, x1, #0xfff7ffffffffffff
  405ef4:	mov	x3, x4
  405ef8:	mov	x7, #0x1                   	// #1
  405efc:	mov	w0, #0x0                   	// #0
  405f00:	b	405e28 <ferror@plt+0x41c8>
  405f04:	mov	x1, x0
  405f08:	mov	x3, x0
  405f0c:	mov	w0, #0x0                   	// #0
  405f10:	b	405fe4 <ferror@plt+0x4384>
  405f14:	mov	x1, x0
  405f18:	mov	x3, x0
  405f1c:	mov	w0, #0x0                   	// #0
  405f20:	b	405fe4 <ferror@plt+0x4384>
  405f24:	mov	x1, x0
  405f28:	mov	x3, x0
  405f2c:	mov	w0, #0x0                   	// #0
  405f30:	b	405fe4 <ferror@plt+0x4384>
  405f34:	mov	x1, x3
  405f38:	mov	w0, #0x0                   	// #0
  405f3c:	b	405fe4 <ferror@plt+0x4384>
  405f40:	mov	x1, x3
  405f44:	mov	w0, #0x0                   	// #0
  405f48:	b	405fe4 <ferror@plt+0x4384>
  405f4c:	mov	x1, x3
  405f50:	mov	w0, #0x0                   	// #0
  405f54:	b	405fe4 <ferror@plt+0x4384>
  405f58:	mov	x1, x3
  405f5c:	mov	w0, #0x14                  	// #20
  405f60:	b	405fe4 <ferror@plt+0x4384>
  405f64:	mov	x1, #0x0                   	// #0
  405f68:	mov	x3, #0x0                   	// #0
  405f6c:	mov	x8, #0x0                   	// #0
  405f70:	mov	w0, #0x14                  	// #20
  405f74:	b	405fe4 <ferror@plt+0x4384>
  405f78:	mov	x1, #0x0                   	// #0
  405f7c:	mov	x3, #0x0                   	// #0
  405f80:	mov	w0, #0x14                  	// #20
  405f84:	b	405fe4 <ferror@plt+0x4384>
  405f88:	mov	x1, x3
  405f8c:	mov	w0, #0x14                  	// #20
  405f90:	b	405fe4 <ferror@plt+0x4384>
  405f94:	mov	x1, #0x0                   	// #0
  405f98:	mov	x3, #0x0                   	// #0
  405f9c:	mov	x8, #0x0                   	// #0
  405fa0:	mov	w0, #0x14                  	// #20
  405fa4:	b	405fe4 <ferror@plt+0x4384>
  405fa8:	mov	x1, #0x0                   	// #0
  405fac:	mov	x3, #0x0                   	// #0
  405fb0:	mov	w0, #0x14                  	// #20
  405fb4:	b	405fe4 <ferror@plt+0x4384>
  405fb8:	mov	x1, x0
  405fbc:	mov	x3, x0
  405fc0:	mov	w0, #0x0                   	// #0
  405fc4:	b	405fe4 <ferror@plt+0x4384>
  405fc8:	mov	x1, x0
  405fcc:	mov	x3, x0
  405fd0:	mov	w0, #0x0                   	// #0
  405fd4:	b	405fe4 <ferror@plt+0x4384>
  405fd8:	mov	x1, x0
  405fdc:	mov	x3, x0
  405fe0:	mov	w0, #0x0                   	// #0
  405fe4:	mov	x7, #0x7fff                	// #32767
  405fe8:	b	405d38 <ferror@plt+0x40d8>
  405fec:	mov	x1, x3
  405ff0:	mov	x8, x10
  405ff4:	mov	w0, #0x0                   	// #0
  405ff8:	b	405fe4 <ferror@plt+0x4384>
  405ffc:	mov	x1, x3
  406000:	mov	x8, x10
  406004:	mov	w0, #0x0                   	// #0
  406008:	b	405fe4 <ferror@plt+0x4384>
  40600c:	mov	x1, x3
  406010:	mov	x8, x10
  406014:	mov	w0, #0x0                   	// #0
  406018:	b	405fe4 <ferror@plt+0x4384>
  40601c:	mov	x1, x2
  406020:	mov	x3, x12
  406024:	mov	x8, x10
  406028:	mov	x4, x3
  40602c:	tst	x4, #0x7
  406030:	b.ne	405d08 <ferror@plt+0x40a8>  // b.any
  406034:	tbnz	w9, #11, 405da0 <ferror@plt+0x4140>
  406038:	mov	x3, x4
  40603c:	mov	x7, #0x0                   	// #0
  406040:	mov	w0, #0x0                   	// #0
  406044:	b	405d38 <ferror@plt+0x40d8>
  406048:	mov	x1, x5
  40604c:	mov	x3, x0
  406050:	b	406028 <ferror@plt+0x43c8>
  406054:	mov	x0, #0x7fff                	// #32767
  406058:	cmp	x13, x0
  40605c:	b.eq	4057d8 <ferror@plt+0x3b78>  // b.none
  406060:	mov	x1, x2
  406064:	mov	x3, x12
  406068:	mov	w0, #0x0                   	// #0
  40606c:	b	405e28 <ferror@plt+0x41c8>
  406070:	eor	w5, w5, #0x1
  406074:	and	x10, x5, #0xff
  406078:	cmp	x8, w5, uxtb
  40607c:	b.ne	4053f4 <ferror@plt+0x3794>  // b.any
  406080:	sub	w0, w4, w11
  406084:	b	405ec0 <ferror@plt+0x4260>
  406088:	cbz	w0, 4060d4 <ferror@plt+0x4474>
  40608c:	lsr	w4, w0, #31
  406090:	cmp	w0, #0x0
  406094:	cneg	w0, w0, lt  // lt = tstop
  406098:	clz	x2, x0
  40609c:	mov	w1, #0x403e                	// #16446
  4060a0:	sub	w1, w1, w2
  4060a4:	sxtw	x5, w1
  4060a8:	mov	w2, #0x402f                	// #16431
  4060ac:	sub	w1, w2, w1
  4060b0:	lsl	x0, x0, x1
  4060b4:	mov	x2, #0x0                   	// #0
  4060b8:	mov	x3, #0x0                   	// #0
  4060bc:	bfxil	x3, x0, #0, #48
  4060c0:	bfi	x3, x5, #48, #15
  4060c4:	bfi	x3, x4, #63, #1
  4060c8:	fmov	d0, x2
  4060cc:	fmov	v0.d[1], x3
  4060d0:	ret
  4060d4:	mov	x0, #0x0                   	// #0
  4060d8:	mov	x5, #0x0                   	// #0
  4060dc:	mov	x4, #0x0                   	// #0
  4060e0:	b	4060b4 <ferror@plt+0x4454>
  4060e4:	stp	x29, x30, [sp, #-48]!
  4060e8:	mov	x29, sp
  4060ec:	str	d8, [sp, #16]
  4060f0:	str	q0, [sp, #32]
  4060f4:	ldr	x0, [sp, #32]
  4060f8:	ldr	x1, [sp, #40]
  4060fc:	mrs	x3, fpcr
  406100:	ubfx	x2, x1, #48, #15
  406104:	lsr	x4, x1, #63
  406108:	and	w4, w4, #0xff
  40610c:	ubfiz	x1, x1, #3, #48
  406110:	orr	x1, x1, x0, lsr #61
  406114:	lsl	x5, x0, #3
  406118:	add	x6, x2, #0x1
  40611c:	tst	x6, #0x7ffe
  406120:	b.eq	406214 <ferror@plt+0x45b4>  // b.none
  406124:	sub	x2, x2, #0x3, lsl #12
  406128:	sub	x2, x2, #0xc00
  40612c:	cmp	x2, #0x7fe
  406130:	b.le	40616c <ferror@plt+0x450c>
  406134:	ands	x0, x3, #0xc00000
  406138:	b.eq	406370 <ferror@plt+0x4710>  // b.none
  40613c:	cmp	x0, #0x400, lsl #12
  406140:	csinc	w1, w4, wzr, eq  // eq = none
  406144:	cbz	w1, 406380 <ferror@plt+0x4720>
  406148:	cmp	x0, #0x800, lsl #12
  40614c:	csel	w0, w4, wzr, eq  // eq = none
  406150:	cbnz	w0, 406388 <ferror@plt+0x4728>
  406154:	mov	x1, #0xffffffffffffffff    	// #-1
  406158:	mov	x2, #0x7fe                 	// #2046
  40615c:	mov	w0, #0x14                  	// #20
  406160:	cmp	x2, #0x0
  406164:	cset	w6, eq  // eq = none
  406168:	b	40623c <ferror@plt+0x45dc>
  40616c:	cmp	x2, #0x0
  406170:	b.le	40619c <ferror@plt+0x453c>
  406174:	cmp	xzr, x0, lsl #7
  406178:	cset	x0, ne  // ne = any
  40617c:	orr	x0, x0, x5, lsr #60
  406180:	orr	x1, x0, x1, lsl #4
  406184:	mov	w0, #0x0                   	// #0
  406188:	tst	x1, #0x7
  40618c:	b.eq	406324 <ferror@plt+0x46c4>  // b.none
  406190:	cmp	x2, #0x0
  406194:	cset	w6, eq  // eq = none
  406198:	b	40623c <ferror@plt+0x45dc>
  40619c:	cmn	x2, #0x34
  4061a0:	b.lt	406398 <ferror@plt+0x4738>  // b.tstop
  4061a4:	orr	x0, x1, #0x8000000000000
  4061a8:	mov	x1, #0x3d                  	// #61
  4061ac:	sub	x1, x1, x2
  4061b0:	cmp	x1, #0x3f
  4061b4:	b.gt	4061e4 <ferror@plt+0x4584>
  4061b8:	add	w6, w2, #0x3
  4061bc:	mov	w1, #0x3d                  	// #61
  4061c0:	sub	w2, w1, w2
  4061c4:	lsr	x2, x5, x2
  4061c8:	lsl	x1, x5, x6
  4061cc:	cmp	x1, #0x0
  4061d0:	cset	x1, ne  // ne = any
  4061d4:	orr	x2, x2, x1
  4061d8:	lsl	x1, x0, x6
  4061dc:	orr	x1, x1, x2
  4061e0:	b	406224 <ferror@plt+0x45c4>
  4061e4:	mov	w6, #0xfffffffd            	// #-3
  4061e8:	sub	w6, w6, w2
  4061ec:	lsr	x6, x0, x6
  4061f0:	add	w2, w2, #0x43
  4061f4:	lsl	x0, x0, x2
  4061f8:	cmp	x1, #0x40
  4061fc:	csel	x0, x0, xzr, ne  // ne = any
  406200:	orr	x0, x0, x5
  406204:	cmp	x0, #0x0
  406208:	cset	x1, ne  // ne = any
  40620c:	orr	x1, x6, x1
  406210:	b	406224 <ferror@plt+0x45c4>
  406214:	cbnz	x2, 406260 <ferror@plt+0x4600>
  406218:	orr	x1, x1, x5
  40621c:	cmp	x1, #0x0
  406220:	cset	x1, ne  // ne = any
  406224:	cmp	x1, #0x0
  406228:	cset	w6, ne  // ne = any
  40622c:	tst	x1, #0x7
  406230:	b.eq	4063b8 <ferror@plt+0x4758>  // b.none
  406234:	mov	w0, #0x0                   	// #0
  406238:	mov	x2, #0x0                   	// #0
  40623c:	orr	w0, w0, #0x10
  406240:	and	x5, x3, #0xc00000
  406244:	cmp	x5, #0x400, lsl #12
  406248:	b.eq	4062c4 <ferror@plt+0x4664>  // b.none
  40624c:	cmp	x5, #0x800, lsl #12
  406250:	b.eq	4062d4 <ferror@plt+0x4674>  // b.none
  406254:	cbz	x5, 406290 <ferror@plt+0x4630>
  406258:	cbnz	w6, 4062a4 <ferror@plt+0x4644>
  40625c:	b	4062a8 <ferror@plt+0x4648>
  406260:	orr	x0, x1, x5
  406264:	cbz	x0, 406390 <ferror@plt+0x4730>
  406268:	lsr	x0, x1, #50
  40626c:	eor	w0, w0, #0x1
  406270:	mov	x6, #0x7fff                	// #32767
  406274:	cmp	x2, x6
  406278:	csel	w0, w0, wzr, eq  // eq = none
  40627c:	extr	x1, x1, x5, #60
  406280:	and	x1, x1, #0xfffffffffffffff8
  406284:	orr	x1, x1, #0x40000000000000
  406288:	mov	x2, #0x7ff                 	// #2047
  40628c:	b	406188 <ferror@plt+0x4528>
  406290:	and	x7, x1, #0xf
  406294:	add	x5, x1, #0x4
  406298:	cmp	x7, #0x4
  40629c:	csel	x1, x5, x1, ne  // ne = any
  4062a0:	cbz	w6, 4062a8 <ferror@plt+0x4648>
  4062a4:	orr	w0, w0, #0x8
  4062a8:	tbz	x1, #55, 406324 <ferror@plt+0x46c4>
  4062ac:	add	x2, x2, #0x1
  4062b0:	cmp	x2, #0x7ff
  4062b4:	b.eq	4062f0 <ferror@plt+0x4690>  // b.none
  4062b8:	mov	x3, #0x1fefffffffffffff    	// #2301339409586323455
  4062bc:	and	x1, x3, x1, lsr #3
  4062c0:	b	406338 <ferror@plt+0x46d8>
  4062c4:	add	x5, x1, #0x8
  4062c8:	cmp	w4, #0x0
  4062cc:	csel	x1, x5, x1, eq  // eq = none
  4062d0:	b	4062a0 <ferror@plt+0x4640>
  4062d4:	add	x5, x1, #0x8
  4062d8:	cmp	w4, #0x0
  4062dc:	csel	x1, x5, x1, ne  // ne = any
  4062e0:	b	4062a0 <ferror@plt+0x4640>
  4062e4:	mov	w0, #0x0                   	// #0
  4062e8:	mov	x2, #0x0                   	// #0
  4062ec:	b	4062a4 <ferror@plt+0x4644>
  4062f0:	ands	x1, x3, #0xc00000
  4062f4:	b.eq	40631c <ferror@plt+0x46bc>  // b.none
  4062f8:	cmp	x1, #0x400, lsl #12
  4062fc:	csinc	w3, w4, wzr, eq  // eq = none
  406300:	cbz	w3, 406360 <ferror@plt+0x4700>
  406304:	cmp	x1, #0x800, lsl #12
  406308:	csel	w3, w4, wzr, eq  // eq = none
  40630c:	cmp	w3, #0x0
  406310:	csetm	x1, eq  // eq = none
  406314:	mov	x3, #0x7fe                 	// #2046
  406318:	csel	x2, x2, x3, ne  // ne = any
  40631c:	mov	w3, #0x14                  	// #20
  406320:	orr	w0, w0, w3
  406324:	lsr	x1, x1, #3
  406328:	cmp	x2, #0x7ff
  40632c:	orr	x3, x1, #0x8000000000000
  406330:	ccmp	x1, #0x0, #0x4, eq  // eq = none
  406334:	csel	x1, x3, x1, ne  // ne = any
  406338:	mov	x3, #0x0                   	// #0
  40633c:	bfxil	x3, x1, #0, #52
  406340:	bfi	x3, x2, #52, #11
  406344:	bfi	x3, x4, #63, #1
  406348:	fmov	d8, x3
  40634c:	cbnz	w0, 406368 <ferror@plt+0x4708>
  406350:	fmov	d0, d8
  406354:	ldr	d8, [sp, #16]
  406358:	ldp	x29, x30, [sp], #48
  40635c:	ret
  406360:	mov	x1, #0x0                   	// #0
  406364:	b	40631c <ferror@plt+0x46bc>
  406368:	bl	4063c8 <ferror@plt+0x4768>
  40636c:	b	406350 <ferror@plt+0x46f0>
  406370:	mov	w0, #0x14                  	// #20
  406374:	mov	x2, #0x7ff                 	// #2047
  406378:	mov	x1, #0x0                   	// #0
  40637c:	b	4062a8 <ferror@plt+0x4648>
  406380:	mov	w0, #0x14                  	// #20
  406384:	b	406374 <ferror@plt+0x4714>
  406388:	mov	w0, #0x14                  	// #20
  40638c:	b	406374 <ferror@plt+0x4714>
  406390:	mov	w0, #0x0                   	// #0
  406394:	b	406374 <ferror@plt+0x4714>
  406398:	mov	x1, #0x1                   	// #1
  40639c:	mov	x2, #0x0                   	// #0
  4063a0:	mov	w0, #0x0                   	// #0
  4063a4:	b	406160 <ferror@plt+0x4500>
  4063a8:	tbnz	w3, #11, 4062e4 <ferror@plt+0x4684>
  4063ac:	mov	x2, #0x0                   	// #0
  4063b0:	mov	w0, #0x0                   	// #0
  4063b4:	b	4062a8 <ferror@plt+0x4648>
  4063b8:	cbnz	x1, 4063a8 <ferror@plt+0x4748>
  4063bc:	mov	x2, #0x0                   	// #0
  4063c0:	mov	w0, #0x0                   	// #0
  4063c4:	b	4062a8 <ferror@plt+0x4648>
  4063c8:	tbz	w0, #0, 4063d8 <ferror@plt+0x4778>
  4063cc:	movi	v1.2s, #0x0
  4063d0:	fdiv	s0, s1, s1
  4063d4:	mrs	x1, fpsr
  4063d8:	tbz	w0, #1, 4063ec <ferror@plt+0x478c>
  4063dc:	fmov	s1, #1.000000000000000000e+00
  4063e0:	movi	v2.2s, #0x0
  4063e4:	fdiv	s0, s1, s2
  4063e8:	mrs	x1, fpsr
  4063ec:	tbz	w0, #2, 40640c <ferror@plt+0x47ac>
  4063f0:	mov	w1, #0x7f7fffff            	// #2139095039
  4063f4:	fmov	s1, w1
  4063f8:	mov	w1, #0xc5ae                	// #50606
  4063fc:	movk	w1, #0x749d, lsl #16
  406400:	fmov	s2, w1
  406404:	fadd	s0, s1, s2
  406408:	mrs	x1, fpsr
  40640c:	tbz	w0, #3, 40641c <ferror@plt+0x47bc>
  406410:	movi	v1.2s, #0x80, lsl #16
  406414:	fmul	s0, s1, s1
  406418:	mrs	x1, fpsr
  40641c:	tbz	w0, #4, 406434 <ferror@plt+0x47d4>
  406420:	mov	w0, #0x7f7fffff            	// #2139095039
  406424:	fmov	s1, w0
  406428:	fmov	s2, #1.000000000000000000e+00
  40642c:	fsub	s0, s1, s2
  406430:	mrs	x0, fpsr
  406434:	ret
  406438:	stp	x29, x30, [sp, #-64]!
  40643c:	mov	x29, sp
  406440:	stp	x19, x20, [sp, #16]
  406444:	adrp	x20, 416000 <ferror@plt+0x143a0>
  406448:	add	x20, x20, #0xdd0
  40644c:	stp	x21, x22, [sp, #32]
  406450:	adrp	x21, 416000 <ferror@plt+0x143a0>
  406454:	add	x21, x21, #0xdc8
  406458:	sub	x20, x20, x21
  40645c:	mov	w22, w0
  406460:	stp	x23, x24, [sp, #48]
  406464:	mov	x23, x1
  406468:	mov	x24, x2
  40646c:	bl	4017e0 <memcpy@plt-0x40>
  406470:	cmp	xzr, x20, asr #3
  406474:	b.eq	4064a0 <ferror@plt+0x4840>  // b.none
  406478:	asr	x20, x20, #3
  40647c:	mov	x19, #0x0                   	// #0
  406480:	ldr	x3, [x21, x19, lsl #3]
  406484:	mov	x2, x24
  406488:	add	x19, x19, #0x1
  40648c:	mov	x1, x23
  406490:	mov	w0, w22
  406494:	blr	x3
  406498:	cmp	x20, x19
  40649c:	b.ne	406480 <ferror@plt+0x4820>  // b.any
  4064a0:	ldp	x19, x20, [sp, #16]
  4064a4:	ldp	x21, x22, [sp, #32]
  4064a8:	ldp	x23, x24, [sp, #48]
  4064ac:	ldp	x29, x30, [sp], #64
  4064b0:	ret
  4064b4:	nop
  4064b8:	ret
  4064bc:	nop
  4064c0:	adrp	x2, 417000 <ferror@plt+0x153a0>
  4064c4:	mov	x1, #0x0                   	// #0
  4064c8:	ldr	x2, [x2, #560]
  4064cc:	b	4018d0 <__cxa_atexit@plt>

Disassembly of section .fini:

00000000004064d0 <.fini>:
  4064d0:	stp	x29, x30, [sp, #-16]!
  4064d4:	mov	x29, sp
  4064d8:	ldp	x29, x30, [sp], #16
  4064dc:	ret
