
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
create_project: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 230.699 ; gain = 5.215
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11588 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 358.508 ; gain = 103.289
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [E:/Bomberman/Modules/top.v:1]
	Parameter X_WALL_L bound to: 48 - type: integer 
	Parameter Y_WALL_U bound to: 32 - type: integer 
	Parameter LEFT_WALL bound to: 49 - type: integer 
	Parameter RIGHT_WALL bound to: 575 - type: integer 
	Parameter TOP_WALL bound to: 33 - type: integer 
	Parameter BOTTOM_WALL bound to: 463 - type: integer 
	Parameter CD_U bound to: 2'b00 
	Parameter CD_R bound to: 2'b01 
	Parameter CD_D bound to: 2'b10 
	Parameter CD_L bound to: 2'b11 
	Parameter W_KEY bound to: 8'b00011101 
	Parameter A_KEY bound to: 8'b00011100 
	Parameter S_KEY bound to: 8'b00011011 
	Parameter D_KEY bound to: 8'b00100011 
	Parameter ENTER_KEY bound to: 8'b01011010 
INFO: [Synth 8-638] synthesizing module 'debounce_button' [E:/Bomberman/Modules/debounce_button.v:3]
INFO: [Synth 8-256] done synthesizing module 'debounce_button' (1#1) [E:/Bomberman/Modules/debounce_button.v:3]
INFO: [Synth 8-638] synthesizing module 'pillar_display' [E:/Bomberman/Modules/pillar_display.v:1]
	Parameter X_WALL_L bound to: 48 - type: integer 
	Parameter X_WALL_R bound to: 576 - type: integer 
	Parameter Y_WALL_U bound to: 32 - type: integer 
	Parameter Y_WALL_D bound to: 448 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pillar_dm' [E:/Bomberman/Bomberman-Vivado/Bomberman-Vivado.runs/synth_1/.Xil/Vivado-2392-CECSB86MZV2/realtime/pillar_dm_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'pillar_dm' (2#1) [E:/Bomberman/Bomberman-Vivado/Bomberman-Vivado.runs/synth_1/.Xil/Vivado-2392-CECSB86MZV2/realtime/pillar_dm_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'pillar_display' (3#1) [E:/Bomberman/Modules/pillar_display.v:1]
INFO: [Synth 8-638] synthesizing module 'bomberman_module' [E:/Bomberman/Modules/bomberman_module.v:1]
	Parameter TIMER_MAX bound to: 1200000 - type: integer 
	Parameter CD_U bound to: 2'b00 
	Parameter CD_R bound to: 2'b01 
	Parameter CD_D bound to: 2'b10 
	Parameter CD_L bound to: 2'b11 
	Parameter FRAME_CNT_1 bound to: 12500000 - type: integer 
	Parameter FRAME_CNT_2 bound to: 25000000 - type: integer 
	Parameter FRAME_CNT_3 bound to: 37500000 - type: integer 
	Parameter FRAME_CNT_4 bound to: 50000000 - type: integer 
	Parameter FRAME_REG_MAX bound to: 50000000 - type: integer 
	Parameter BM_HB_OFFSET_9 bound to: 9 - type: integer 
	Parameter BM_WIDTH bound to: 16 - type: integer 
	Parameter BM_HEIGHT bound to: 25 - type: integer 
	Parameter UP_LEFT_X bound to: 48 - type: integer 
	Parameter UP_LEFT_Y bound to: 32 - type: integer 
	Parameter LOW_RIGHT_X bound to: 561 - type: integer 
	Parameter LOW_RIGHT_Y bound to: 439 - type: integer 
	Parameter U_1 bound to: 0 - type: integer 
	Parameter U_2 bound to: 25 - type: integer 
	Parameter U_3 bound to: 50 - type: integer 
	Parameter R_1 bound to: 75 - type: integer 
	Parameter R_2 bound to: 100 - type: integer 
	Parameter R_3 bound to: 125 - type: integer 
	Parameter D_1 bound to: 150 - type: integer 
	Parameter D_2 bound to: 175 - type: integer 
	Parameter D_3 bound to: 200 - type: integer 
	Parameter G_O bound to: 225 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [E:/Bomberman/Modules/bomberman_module.v:185]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Bomberman/Modules/bomberman_module.v:193]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Bomberman/Modules/bomberman_module.v:201]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Bomberman/Modules/bomberman_module.v:209]
INFO: [Synth 8-638] synthesizing module 'bm_sprite_br' [E:/Bomberman/Bomberman-Vivado/Bomberman-Vivado.runs/synth_1/.Xil/Vivado-2392-CECSB86MZV2/realtime/bm_sprite_br_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'bm_sprite_br' (4#1) [E:/Bomberman/Bomberman-Vivado/Bomberman-Vivado.runs/synth_1/.Xil/Vivado-2392-CECSB86MZV2/realtime/bm_sprite_br_stub.v:6]
WARNING: [Synth 8-350] instance 'bm_s_unit' of module 'bm_sprite_br' requires 6 connections, but only 4 given [E:/Bomberman/Modules/bomberman_module.v:225]
INFO: [Synth 8-256] done synthesizing module 'bomberman_module' (5#1) [E:/Bomberman/Modules/bomberman_module.v:1]
INFO: [Synth 8-638] synthesizing module 'block_module' [E:/Bomberman/Modules/block_module.v:1]
	Parameter X_WALL_L bound to: 48 - type: integer 
	Parameter X_WALL_R bound to: 576 - type: integer 
	Parameter Y_WALL_U bound to: 32 - type: integer 
	Parameter Y_WALL_D bound to: 448 - type: integer 
	Parameter BM_HB_OFFSET_9 bound to: 9 - type: integer 
	Parameter BM_WIDTH bound to: 16 - type: integer 
	Parameter BM_HEIGHT bound to: 25 - type: integer 
	Parameter UP_LEFT_X bound to: 48 - type: integer 
	Parameter UP_LEFT_Y bound to: 32 - type: integer 
	Parameter LOW_RIGHT_X bound to: 560 - type: integer 
	Parameter LOW_RIGHT_Y bound to: 439 - type: integer 
	Parameter CD_U bound to: 2'b00 
	Parameter CD_R bound to: 2'b01 
	Parameter CD_D bound to: 2'b10 
	Parameter CD_L bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'block_dm' [E:/Bomberman/Bomberman-Vivado/Bomberman-Vivado.runs/synth_1/.Xil/Vivado-2392-CECSB86MZV2/realtime/block_dm_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'block_dm' (6#1) [E:/Bomberman/Bomberman-Vivado/Bomberman-Vivado.runs/synth_1/.Xil/Vivado-2392-CECSB86MZV2/realtime/block_dm_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'block_map' [E:/Bomberman/Bomberman-Vivado/Bomberman-Vivado.runs/synth_1/.Xil/Vivado-2392-CECSB86MZV2/realtime/block_map_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'block_map' (7#1) [E:/Bomberman/Bomberman-Vivado/Bomberman-Vivado.runs/synth_1/.Xil/Vivado-2392-CECSB86MZV2/realtime/block_map_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'block_module' (8#1) [E:/Bomberman/Modules/block_module.v:1]
INFO: [Synth 8-638] synthesizing module 'bomb_module' [E:/Bomberman/Modules/bomb_module.v:1]
	Parameter BM_HB_OFFSET_9 bound to: 9 - type: integer 
	Parameter BM_HB_HALF bound to: 8 - type: integer 
	Parameter X_WALL_L bound to: 48 - type: integer 
	Parameter X_WALL_R bound to: 576 - type: integer 
	Parameter Y_WALL_U bound to: 32 - type: integer 
	Parameter Y_WALL_D bound to: 448 - type: integer 
	Parameter ARENA_WIDTH bound to: 528 - type: integer 
	Parameter ARENA_HEIGHT bound to: 432 - type: integer 
	Parameter BOMB_COUNTER_MAX bound to: 220000000 - type: integer 
	Parameter EXP_COUNTER_MAX bound to: 120000000 - type: integer 
	Parameter no_bomb bound to: 4'b0000 
	Parameter bomb bound to: 4'b0001 
	Parameter exp_1 bound to: 4'b0010 
	Parameter exp_2 bound to: 4'b0011 
	Parameter exp_3 bound to: 4'b0100 
	Parameter exp_4 bound to: 4'b0101 
	Parameter post_exp bound to: 4'b0110 
INFO: [Synth 8-638] synthesizing module 'bomb_dm' [E:/Bomberman/Bomberman-Vivado/Bomberman-Vivado.runs/synth_1/.Xil/Vivado-2392-CECSB86MZV2/realtime/bomb_dm_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'bomb_dm' (9#1) [E:/Bomberman/Bomberman-Vivado/Bomberman-Vivado.runs/synth_1/.Xil/Vivado-2392-CECSB86MZV2/realtime/bomb_dm_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'explosions_br' [E:/Bomberman/Bomberman-Vivado/Bomberman-Vivado.runs/synth_1/.Xil/Vivado-2392-CECSB86MZV2/realtime/explosions_br_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'explosions_br' (10#1) [E:/Bomberman/Bomberman-Vivado/Bomberman-Vivado.runs/synth_1/.Xil/Vivado-2392-CECSB86MZV2/realtime/explosions_br_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'bomb_module' (11#1) [E:/Bomberman/Modules/bomb_module.v:1]
INFO: [Synth 8-638] synthesizing module 'enemy_module' [E:/Bomberman/Modules/enemy_module.v:1]
	Parameter idle bound to: 3'b000 
	Parameter move_btwn_tiles bound to: 3'b001 
	Parameter get_rand_dir bound to: 3'b010 
	Parameter check_dir bound to: 3'b011 
	Parameter exp_enemy bound to: 3'b100 
	Parameter CD_U bound to: 2'b00 
	Parameter CD_R bound to: 2'b01 
	Parameter CD_D bound to: 2'b10 
	Parameter CD_L bound to: 2'b11 
	Parameter X_WALL_L bound to: 48 - type: integer 
	Parameter Y_WALL_U bound to: 31 - type: integer 
	Parameter ARENA_WIDTH bound to: 528 - type: integer 
	Parameter ARENA_HEIGHT bound to: 432 - type: integer 
	Parameter ENEMY_WH bound to: 16 - type: integer 
	Parameter U_1 bound to: 0 - type: integer 
	Parameter U_2 bound to: 16 - type: integer 
	Parameter U_3 bound to: 32 - type: integer 
	Parameter R_1 bound to: 48 - type: integer 
	Parameter R_2 bound to: 64 - type: integer 
	Parameter R_3 bound to: 80 - type: integer 
	Parameter D_1 bound to: 96 - type: integer 
	Parameter D_2 bound to: 112 - type: integer 
	Parameter D_3 bound to: 128 - type: integer 
	Parameter exp bound to: 144 - type: integer 
	Parameter TIMER_MAX bound to: 4000000 - type: integer 
	Parameter ENEMY_X_INIT bound to: 208 - type: integer 
	Parameter ENEMY_Y_INIT bound to: 191 - type: integer 
INFO: [Synth 8-638] synthesizing module 'LFSR_16' [E:/Bomberman/Modules/LFSR.v:2]
INFO: [Synth 8-256] done synthesizing module 'LFSR_16' (12#1) [E:/Bomberman/Modules/LFSR.v:2]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Bomberman/Modules/enemy_module.v:108]
INFO: [Synth 8-638] synthesizing module 'enemy_sprite_br' [E:/Bomberman/Bomberman-Vivado/Bomberman-Vivado.runs/synth_1/.Xil/Vivado-2392-CECSB86MZV2/realtime/enemy_sprite_br_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'enemy_sprite_br' (13#1) [E:/Bomberman/Bomberman-Vivado/Bomberman-Vivado.runs/synth_1/.Xil/Vivado-2392-CECSB86MZV2/realtime/enemy_sprite_br_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'enemy_module' (14#1) [E:/Bomberman/Modules/enemy_module.v:1]
INFO: [Synth 8-638] synthesizing module 'game_lives' [E:/Bomberman/Modules/game_lives.v:1]
	Parameter X_WALL_L bound to: 48 - type: integer 
	Parameter X_WALL_R bound to: 576 - type: integer 
	Parameter Y_WALL_U bound to: 32 - type: integer 
	Parameter Y_WALL_D bound to: 448 - type: integer 
	Parameter INVISIBILITY_MAX bound to: 150000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'game_lives' (15#1) [E:/Bomberman/Modules/game_lives.v:1]
INFO: [Synth 8-638] synthesizing module 'score_display' [E:/Bomberman/Modules/score_display.v:1]
	Parameter NUM_WIDTH bound to: 16 - type: integer 
	Parameter NUM_TOP bound to: 16 - type: integer 
	Parameter NUM_BOTTOM bound to: 32 - type: integer 
	Parameter A bound to: 288 - type: integer 
	Parameter B bound to: 304 - type: integer 
	Parameter C bound to: 320 - type: integer 
	Parameter D bound to: 336 - type: integer 
	Parameter E bound to: 352 - type: integer 
INFO: [Synth 8-638] synthesizing module 'binary2bcd' [E:/Bomberman/Modules/binary_to_bcd_converter.v:1]
	Parameter IDLE bound to: 2'b00 
	Parameter SHIFT bound to: 2'b01 
	Parameter DONE bound to: 2'b10 
	Parameter COUNT_MAX bound to: 14 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [E:/Bomberman/Modules/binary_to_bcd_converter.v:33]
WARNING: [Synth 8-5788] Register binary_reg_reg in module binary2bcd is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Bomberman/Modules/binary_to_bcd_converter.v:21]
INFO: [Synth 8-256] done synthesizing module 'binary2bcd' (16#1) [E:/Bomberman/Modules/binary_to_bcd_converter.v:1]
INFO: [Synth 8-638] synthesizing module 'numbers_rom' [E:/Bomberman/Modules/numbers_rom.v:1]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [E:/Bomberman/Modules/numbers_rom.v:12]
INFO: [Synth 8-256] done synthesizing module 'numbers_rom' (17#1) [E:/Bomberman/Modules/numbers_rom.v:1]
INFO: [Synth 8-256] done synthesizing module 'score_display' (18#1) [E:/Bomberman/Modules/score_display.v:1]
INFO: [Synth 8-638] synthesizing module 'vga_sync' [E:/Bomberman/Modules/vga_sync.v:1]
	Parameter HORIZONTAL_DISPLAY_PIXELS bound to: 640 - type: integer 
	Parameter HSYNC_PULSE_WIDTH bound to: 96 - type: integer 
	Parameter HSYNC_FRONT_PORCH bound to: 16 - type: integer 
	Parameter HSYNC_BACK_PORCH bound to: 48 - type: integer 
	Parameter HORIZONTAL_PIXELS bound to: 799 - type: integer 
	Parameter H_RETRACE_START bound to: 655 - type: integer 
	Parameter H_RETRACE_END bound to: 751 - type: integer 
	Parameter VERTICAL_DISPLAY_PIXELS bound to: 480 - type: integer 
	Parameter VSYNC_PULSE_WIDTH bound to: 2 - type: integer 
	Parameter VSYNC_FRONT_PORCH bound to: 10 - type: integer 
	Parameter VSYNC_BACK_PORCH bound to: 29 - type: integer 
	Parameter VERTICAL_PIXELS bound to: 520 - type: integer 
	Parameter V_RETRACE_START bound to: 489 - type: integer 
	Parameter V_RETRACE_END bound to: 491 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'vga_sync' (19#1) [E:/Bomberman/Modules/vga_sync.v:1]
INFO: [Synth 8-256] done synthesizing module 'top' (20#1) [E:/Bomberman/Modules/top.v:1]
WARNING: [Synth 8-3331] design enemy_module has unconnected port display_on
WARNING: [Synth 8-3331] design enemy_module has unconnected port x_b[9]
WARNING: [Synth 8-3331] design enemy_module has unconnected port x_b[8]
WARNING: [Synth 8-3331] design enemy_module has unconnected port x_b[7]
WARNING: [Synth 8-3331] design enemy_module has unconnected port x_b[6]
WARNING: [Synth 8-3331] design enemy_module has unconnected port x_b[5]
WARNING: [Synth 8-3331] design enemy_module has unconnected port x_b[4]
WARNING: [Synth 8-3331] design enemy_module has unconnected port x_b[3]
WARNING: [Synth 8-3331] design enemy_module has unconnected port x_b[2]
WARNING: [Synth 8-3331] design enemy_module has unconnected port x_b[1]
WARNING: [Synth 8-3331] design enemy_module has unconnected port x_b[0]
WARNING: [Synth 8-3331] design enemy_module has unconnected port y_b[9]
WARNING: [Synth 8-3331] design enemy_module has unconnected port y_b[8]
WARNING: [Synth 8-3331] design enemy_module has unconnected port y_b[7]
WARNING: [Synth 8-3331] design enemy_module has unconnected port y_b[6]
WARNING: [Synth 8-3331] design enemy_module has unconnected port y_b[5]
WARNING: [Synth 8-3331] design enemy_module has unconnected port y_b[4]
WARNING: [Synth 8-3331] design enemy_module has unconnected port y_b[3]
WARNING: [Synth 8-3331] design enemy_module has unconnected port y_b[2]
WARNING: [Synth 8-3331] design enemy_module has unconnected port y_b[1]
WARNING: [Synth 8-3331] design enemy_module has unconnected port y_b[0]
WARNING: [Synth 8-3331] design bomb_module has unconnected port cd[1]
WARNING: [Synth 8-3331] design bomb_module has unconnected port cd[0]
WARNING: [Synth 8-3331] design pillar_display has unconnected port x_a[9]
WARNING: [Synth 8-3331] design pillar_display has unconnected port x_a[8]
WARNING: [Synth 8-3331] design pillar_display has unconnected port x_a[7]
WARNING: [Synth 8-3331] design pillar_display has unconnected port x_a[6]
WARNING: [Synth 8-3331] design pillar_display has unconnected port x_a[5]
WARNING: [Synth 8-3331] design pillar_display has unconnected port y_a[9]
WARNING: [Synth 8-3331] design pillar_display has unconnected port y_a[8]
WARNING: [Synth 8-3331] design pillar_display has unconnected port y_a[7]
WARNING: [Synth 8-3331] design pillar_display has unconnected port y_a[6]
WARNING: [Synth 8-3331] design pillar_display has unconnected port y_a[5]
WARNING: [Synth 8-3331] design top has unconnected port PS2clk
WARNING: [Synth 8-3331] design top has unconnected port key_data
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 415.012 ; gain = 159.793
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin LFSR_16_unit:w_en to constant 0 [E:/Bomberman/Modules/enemy_module.v:70]
WARNING: [Synth 8-3295] tying undriven pin LFSR_16_unit:w_in[15] to constant 0 [E:/Bomberman/Modules/enemy_module.v:70]
WARNING: [Synth 8-3295] tying undriven pin LFSR_16_unit:w_in[14] to constant 0 [E:/Bomberman/Modules/enemy_module.v:70]
WARNING: [Synth 8-3295] tying undriven pin LFSR_16_unit:w_in[13] to constant 0 [E:/Bomberman/Modules/enemy_module.v:70]
WARNING: [Synth 8-3295] tying undriven pin LFSR_16_unit:w_in[12] to constant 0 [E:/Bomberman/Modules/enemy_module.v:70]
WARNING: [Synth 8-3295] tying undriven pin LFSR_16_unit:w_in[11] to constant 0 [E:/Bomberman/Modules/enemy_module.v:70]
WARNING: [Synth 8-3295] tying undriven pin LFSR_16_unit:w_in[10] to constant 0 [E:/Bomberman/Modules/enemy_module.v:70]
WARNING: [Synth 8-3295] tying undriven pin LFSR_16_unit:w_in[9] to constant 0 [E:/Bomberman/Modules/enemy_module.v:70]
WARNING: [Synth 8-3295] tying undriven pin LFSR_16_unit:w_in[8] to constant 0 [E:/Bomberman/Modules/enemy_module.v:70]
WARNING: [Synth 8-3295] tying undriven pin LFSR_16_unit:w_in[7] to constant 0 [E:/Bomberman/Modules/enemy_module.v:70]
WARNING: [Synth 8-3295] tying undriven pin LFSR_16_unit:w_in[6] to constant 0 [E:/Bomberman/Modules/enemy_module.v:70]
WARNING: [Synth 8-3295] tying undriven pin LFSR_16_unit:w_in[5] to constant 0 [E:/Bomberman/Modules/enemy_module.v:70]
WARNING: [Synth 8-3295] tying undriven pin LFSR_16_unit:w_in[4] to constant 0 [E:/Bomberman/Modules/enemy_module.v:70]
WARNING: [Synth 8-3295] tying undriven pin LFSR_16_unit:w_in[3] to constant 0 [E:/Bomberman/Modules/enemy_module.v:70]
WARNING: [Synth 8-3295] tying undriven pin LFSR_16_unit:w_in[2] to constant 0 [E:/Bomberman/Modules/enemy_module.v:70]
WARNING: [Synth 8-3295] tying undriven pin LFSR_16_unit:w_in[1] to constant 0 [E:/Bomberman/Modules/enemy_module.v:70]
WARNING: [Synth 8-3295] tying undriven pin LFSR_16_unit:w_in[0] to constant 0 [E:/Bomberman/Modules/enemy_module.v:70]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 415.012 ; gain = 159.793
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/Bomberman/Bomberman-Vivado/Bomberman-Vivado.runs/synth_1/.Xil/Vivado-2392-CECSB86MZV2/dcp7/pillar_dm_in_context.xdc] for cell 'pillar_disp_unit/pillar_unit'
Finished Parsing XDC File [E:/Bomberman/Bomberman-Vivado/Bomberman-Vivado.runs/synth_1/.Xil/Vivado-2392-CECSB86MZV2/dcp7/pillar_dm_in_context.xdc] for cell 'pillar_disp_unit/pillar_unit'
Parsing XDC File [E:/Bomberman/Bomberman-Vivado/Bomberman-Vivado.runs/synth_1/.Xil/Vivado-2392-CECSB86MZV2/dcp8/bm_sprite_br_in_context.xdc] for cell 'bm_module_unit/bm_s_unit'
Finished Parsing XDC File [E:/Bomberman/Bomberman-Vivado/Bomberman-Vivado.runs/synth_1/.Xil/Vivado-2392-CECSB86MZV2/dcp8/bm_sprite_br_in_context.xdc] for cell 'bm_module_unit/bm_s_unit'
Parsing XDC File [E:/Bomberman/Bomberman-Vivado/Bomberman-Vivado.runs/synth_1/.Xil/Vivado-2392-CECSB86MZV2/dcp9/block_map_in_context.xdc] for cell 'block_module_unit/block_map_unit'
Finished Parsing XDC File [E:/Bomberman/Bomberman-Vivado/Bomberman-Vivado.runs/synth_1/.Xil/Vivado-2392-CECSB86MZV2/dcp9/block_map_in_context.xdc] for cell 'block_module_unit/block_map_unit'
Parsing XDC File [E:/Bomberman/Bomberman-Vivado/Bomberman-Vivado.runs/synth_1/.Xil/Vivado-2392-CECSB86MZV2/dcp10/block_dm_in_context.xdc] for cell 'block_module_unit/block_unit'
Finished Parsing XDC File [E:/Bomberman/Bomberman-Vivado/Bomberman-Vivado.runs/synth_1/.Xil/Vivado-2392-CECSB86MZV2/dcp10/block_dm_in_context.xdc] for cell 'block_module_unit/block_unit'
Parsing XDC File [E:/Bomberman/Bomberman-Vivado/Bomberman-Vivado.runs/synth_1/.Xil/Vivado-2392-CECSB86MZV2/dcp11/bomb_dm_in_context.xdc] for cell 'bomb_module_unit/bomb_dm_unit'
Finished Parsing XDC File [E:/Bomberman/Bomberman-Vivado/Bomberman-Vivado.runs/synth_1/.Xil/Vivado-2392-CECSB86MZV2/dcp11/bomb_dm_in_context.xdc] for cell 'bomb_module_unit/bomb_dm_unit'
Parsing XDC File [E:/Bomberman/Bomberman-Vivado/Bomberman-Vivado.runs/synth_1/.Xil/Vivado-2392-CECSB86MZV2/dcp12/explosions_br_in_context.xdc] for cell 'bomb_module_unit/exp_br_unit'
Finished Parsing XDC File [E:/Bomberman/Bomberman-Vivado/Bomberman-Vivado.runs/synth_1/.Xil/Vivado-2392-CECSB86MZV2/dcp12/explosions_br_in_context.xdc] for cell 'bomb_module_unit/exp_br_unit'
Parsing XDC File [E:/Bomberman/Bomberman-Vivado/Bomberman-Vivado.runs/synth_1/.Xil/Vivado-2392-CECSB86MZV2/dcp13/enemy_sprite_br_in_context.xdc] for cell 'enemy_module_unit/enemy_s_unit'
Finished Parsing XDC File [E:/Bomberman/Bomberman-Vivado/Bomberman-Vivado.runs/synth_1/.Xil/Vivado-2392-CECSB86MZV2/dcp13/enemy_sprite_br_in_context.xdc] for cell 'enemy_module_unit/enemy_s_unit'
Parsing XDC File [E:/Bomberman/bomberman_constraints.xdc]
Finished Parsing XDC File [E:/Bomberman/bomberman_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Bomberman/bomberman_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 756.145 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'block_module_unit/block_map_unit' at clock pin 'clk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'bm_module_unit/bm_s_unit' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'bomb_module_unit/exp_br_unit' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'enemy_module_unit/enemy_s_unit' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:01:14 . Memory (MB): peak = 757.637 ; gain = 502.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:01:14 . Memory (MB): peak = 757.637 ; gain = 502.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for block_module_unit/block_map_unit. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for block_module_unit/block_unit. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bm_module_unit/bm_s_unit. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bomb_module_unit/bomb_dm_unit. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bomb_module_unit/exp_br_unit. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for enemy_module_unit/enemy_s_unit. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pillar_disp_unit/pillar_unit. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:01:14 . Memory (MB): peak = 757.637 ; gain = 502.418
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "db_out" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element db_reg_reg was removed.  [E:/Bomberman/Modules/debounce_button.v:15]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/Bomberman/Modules/bomberman_module.v:143]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/Bomberman/Modules/bomberman_module.v:153]
INFO: [Synth 8-5545] ROM "rom_offset_next" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element motion_timer_reg_reg was removed.  [E:/Bomberman/Modules/bomberman_module.v:72]
WARNING: [Synth 8-6014] Unused sequential element x_b_reg_reg was removed.  [E:/Bomberman/Modules/bomberman_module.v:88]
WARNING: [Synth 8-6014] Unused sequential element y_b_reg_reg was removed.  [E:/Bomberman/Modules/bomberman_module.v:90]
WARNING: [Synth 8-6014] Unused sequential element frame_timer_reg_reg was removed.  [E:/Bomberman/Modules/bomberman_module.v:164]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/Bomberman/Modules/block_module.v:64]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <multiplier> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/Bomberman/Modules/block_module.v:64]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/Bomberman/Modules/block_module.v:62]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/Bomberman/Modules/block_module.v:60]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/Bomberman/Modules/block_module.v:56]
INFO: [Synth 8-4471] merging register 'block_we_reg_reg' into 'exp_active_reg_reg' [E:/Bomberman/Modules/bomb_module.v:92]
WARNING: [Synth 8-6014] Unused sequential element block_we_reg_reg was removed.  [E:/Bomberman/Modules/bomb_module.v:92]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/Bomberman/Modules/bomb_module.v:118]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <multiplier> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/Bomberman/Modules/bomb_module.v:118]
INFO: [Synth 8-5544] ROM "post_exp_active" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "bomb_exp_state_next" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "bomb_exp_state_next" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element bomb_counter_reg_reg was removed.  [E:/Bomberman/Modules/bomb_module.v:65]
WARNING: [Synth 8-6014] Unused sequential element exp_counter_reg_reg was removed.  [E:/Bomberman/Modules/bomb_module.v:75]
INFO: [Synth 8-5544] ROM "post_exp_active" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "bomb_exp_state_next" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "bomb_exp_state_next" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'e_state_reg_reg' in module 'enemy_module'
INFO: [Synth 8-5544] ROM "e_cd_next0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "e_state_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "e_state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "e_state_next0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "e_state_next0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "e_state_next0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "e_state_next0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "e_state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element move_cnt_reg_reg was removed.  [E:/Bomberman/Modules/enemy_module.v:82]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [E:/Bomberman/Modules/game_lives.v:59]
INFO: [Synth 8-5544] ROM "background_rgb3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "binary_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element row_reg_reg was removed.  [E:/Bomberman/Modules/numbers_rom.v:17]
WARNING: [Synth 8-6014] Unused sequential element col_reg_reg was removed.  [E:/Bomberman/Modules/numbers_rom.v:18]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [E:/Bomberman/Modules/numbers_rom.v:22]
WARNING: [Synth 8-6014] Unused sequential element score_reg_reg was removed.  [E:/Bomberman/Modules/score_display.v:39]
INFO: [Synth 8-5544] ROM "wall_on" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'rom_offset_next_reg' [E:/Bomberman/Modules/bomberman_module.v:186]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
               exp_enemy |                              001 |                              100
            get_rand_dir |                              010 |                              010
               check_dir |                              011 |                              011
         move_btwn_tiles |                              100 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'e_state_reg_reg' using encoding 'sequential' in module 'enemy_module'
WARNING: [Synth 8-327] inferring latch for variable 'bcd_out_next_reg' [E:/Bomberman/Modules/binary_to_bcd_converter.v:37]
WARNING: [Synth 8-327] inferring latch for variable 'shift_count_next_reg' [E:/Bomberman/Modules/binary_to_bcd_converter.v:38]
WARNING: [Synth 8-327] inferring latch for variable 'state_next_reg' [E:/Bomberman/Modules/binary_to_bcd_converter.v:39]
WARNING: [Synth 8-327] inferring latch for variable 'binary_next_reg' [E:/Bomberman/Modules/binary_to_bcd_converter.v:36]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:01:28 . Memory (MB): peak = 757.637 ; gain = 502.418
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     28 Bit       Adders := 1     
	   2 Input     22 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 5     
	   2 Input     12 Bit       Adders := 2     
	   4 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 5     
	   2 Input     10 Bit       Adders := 18    
	   4 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 4     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 9     
	   2 Input      4 Bit       Adders := 7     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               28 Bit    Registers := 1     
	               22 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	               14 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 8     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 7     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 2     
	   2 Input     22 Bit        Muxes := 1     
	   5 Input     22 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   4 Input     14 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 3     
	   5 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 4     
	   3 Input     10 Bit        Muxes := 1     
	   8 Input     10 Bit        Muxes := 2     
	   4 Input      9 Bit        Muxes := 1     
	   8 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   5 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   3 Input      6 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 7     
	   8 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	  17 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 11    
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 32    
	   5 Input      1 Bit        Muxes := 9     
	   8 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module debounce_button 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module bomberman_module 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 2     
	   4 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 9     
+---Registers : 
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   8 Input      9 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
Module block_module 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 7     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module bomb_module 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   8 Input     10 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   8 Input      1 Bit        Muxes := 8     
Module LFSR_16 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module enemy_module 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
	   4 Input     12 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   5 Input     22 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  17 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 6     
Module game_lives 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 2     
	   5 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module binary2bcd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 5     
+---Registers : 
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   4 Input     14 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module numbers_rom 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module score_display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 4     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module vga_sync 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "db_out" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element db_reg_reg was removed.  [E:/Bomberman/Modules/debounce_button.v:15]
INFO: [Synth 8-5546] ROM "db_out" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element db_reg_reg was removed.  [E:/Bomberman/Modules/debounce_button.v:15]
INFO: [Synth 8-5546] ROM "db_out" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element db_reg_reg was removed.  [E:/Bomberman/Modules/debounce_button.v:15]
INFO: [Synth 8-5546] ROM "db_out" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element db_reg_reg was removed.  [E:/Bomberman/Modules/debounce_button.v:15]
INFO: [Synth 8-5546] ROM "db_out" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element db_reg_reg was removed.  [E:/Bomberman/Modules/debounce_button.v:15]
INFO: [Synth 8-5545] ROM "rom_offset_next" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element motion_timer_reg_reg was removed.  [E:/Bomberman/Modules/bomberman_module.v:72]
WARNING: [Synth 8-6014] Unused sequential element x_b_reg_reg was removed.  [E:/Bomberman/Modules/bomberman_module.v:88]
WARNING: [Synth 8-6014] Unused sequential element y_b_reg_reg was removed.  [E:/Bomberman/Modules/bomberman_module.v:90]
WARNING: [Synth 8-6014] Unused sequential element frame_timer_reg_reg was removed.  [E:/Bomberman/Modules/bomberman_module.v:164]
INFO: [Synth 8-5545] ROM "bomb_exp_state_next" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "bomb_exp_state_next" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element bomb_counter_reg_reg was removed.  [E:/Bomberman/Modules/bomb_module.v:65]
WARNING: [Synth 8-6014] Unused sequential element exp_counter_reg_reg was removed.  [E:/Bomberman/Modules/bomb_module.v:75]
DSP Report: Generating DSP p_0_out, operation Mode is: A*(B:0x21).
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_2_out, operation Mode is: PCIN+A:B+C.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
WARNING: [Synth 8-6014] Unused sequential element move_cnt_reg_reg was removed.  [E:/Bomberman/Modules/enemy_module.v:82]
INFO: [Synth 8-5544] ROM "background_rgb3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element sel was removed.  [E:/Bomberman/Modules/numbers_rom.v:22]
WARNING: [Synth 8-6014] Unused sequential element score_reg_reg was removed.  [E:/Bomberman/Modules/score_display.v:39]
WARNING: [Synth 8-3331] design enemy_module has unconnected port display_on
WARNING: [Synth 8-3331] design enemy_module has unconnected port x_b[9]
WARNING: [Synth 8-3331] design enemy_module has unconnected port x_b[8]
WARNING: [Synth 8-3331] design enemy_module has unconnected port x_b[7]
WARNING: [Synth 8-3331] design enemy_module has unconnected port x_b[6]
WARNING: [Synth 8-3331] design enemy_module has unconnected port x_b[5]
WARNING: [Synth 8-3331] design enemy_module has unconnected port x_b[4]
WARNING: [Synth 8-3331] design enemy_module has unconnected port x_b[3]
WARNING: [Synth 8-3331] design enemy_module has unconnected port x_b[2]
WARNING: [Synth 8-3331] design enemy_module has unconnected port x_b[1]
WARNING: [Synth 8-3331] design enemy_module has unconnected port x_b[0]
WARNING: [Synth 8-3331] design enemy_module has unconnected port y_b[9]
WARNING: [Synth 8-3331] design enemy_module has unconnected port y_b[8]
WARNING: [Synth 8-3331] design enemy_module has unconnected port y_b[7]
WARNING: [Synth 8-3331] design enemy_module has unconnected port y_b[6]
WARNING: [Synth 8-3331] design enemy_module has unconnected port y_b[5]
WARNING: [Synth 8-3331] design enemy_module has unconnected port y_b[4]
WARNING: [Synth 8-3331] design enemy_module has unconnected port y_b[3]
WARNING: [Synth 8-3331] design enemy_module has unconnected port y_b[2]
WARNING: [Synth 8-3331] design enemy_module has unconnected port y_b[1]
WARNING: [Synth 8-3331] design enemy_module has unconnected port y_b[0]
WARNING: [Synth 8-3331] design bomb_module has unconnected port cd[1]
WARNING: [Synth 8-3331] design bomb_module has unconnected port cd[0]
WARNING: [Synth 8-3331] design pillar_display has unconnected port x_a[9]
WARNING: [Synth 8-3331] design pillar_display has unconnected port x_a[8]
WARNING: [Synth 8-3331] design pillar_display has unconnected port x_a[7]
WARNING: [Synth 8-3331] design pillar_display has unconnected port x_a[6]
WARNING: [Synth 8-3331] design pillar_display has unconnected port x_a[5]
WARNING: [Synth 8-3331] design pillar_display has unconnected port y_a[9]
WARNING: [Synth 8-3331] design pillar_display has unconnected port y_a[8]
WARNING: [Synth 8-3331] design pillar_display has unconnected port y_a[7]
WARNING: [Synth 8-3331] design pillar_display has unconnected port y_a[6]
WARNING: [Synth 8-3331] design pillar_display has unconnected port y_a[5]
WARNING: [Synth 8-3331] design top has unconnected port PS2clk
WARNING: [Synth 8-3331] design top has unconnected port key_data
INFO: [Synth 8-3886] merging instance 'enemy_module_unit/rom_offset_next_reg[0]' (FDR) to 'enemy_module_unit/rom_offset_next_reg[1]'
INFO: [Synth 8-3886] merging instance 'enemy_module_unit/rom_offset_next_reg[1]' (FDR) to 'enemy_module_unit/rom_offset_next_reg[2]'
INFO: [Synth 8-3886] merging instance 'enemy_module_unit/rom_offset_next_reg[2]' (FDR) to 'enemy_module_unit/rom_offset_next_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\enemy_module_unit/rom_offset_next_reg[3] )
INFO: [Synth 8-3886] merging instance 'enemy_module_unit/rom_offset_reg_reg[0]' (FDC) to 'enemy_module_unit/rom_offset_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'enemy_module_unit/rom_offset_reg_reg[1]' (FDC) to 'enemy_module_unit/rom_offset_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'enemy_module_unit/rom_offset_reg_reg[2]' (FDC) to 'enemy_module_unit/rom_offset_reg_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\enemy_module_unit/x_e_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\enemy_module_unit/x_e_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\enemy_module_unit/y_e_reg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\enemy_module_unit/y_e_reg_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\enemy_module_unit/y_e_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\enemy_module_unit/y_e_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\enemy_module_unit/y_e_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\enemy_module_unit/y_e_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\enemy_module_unit/y_e_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\enemy_module_unit/y_e_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\enemy_module_unit/y_e_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\enemy_module_unit/y_e_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\enemy_module_unit/x_e_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\enemy_module_unit/x_e_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\enemy_module_unit/x_e_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\enemy_module_unit/x_e_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\enemy_module_unit/x_e_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\enemy_module_unit/x_e_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\enemy_module_unit/x_e_reg_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\enemy_module_unit/x_e_reg_reg[9] )
WARNING: [Synth 8-3332] Sequential element (bm_module_unit/rom_offset_next_reg[8]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (bm_module_unit/rom_offset_reg_reg[8]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (enemy_module_unit/x_e_reg_reg[9]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (enemy_module_unit/x_e_reg_reg[8]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (enemy_module_unit/x_e_reg_reg[7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (enemy_module_unit/x_e_reg_reg[6]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (enemy_module_unit/x_e_reg_reg[5]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (enemy_module_unit/x_e_reg_reg[4]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (enemy_module_unit/x_e_reg_reg[3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (enemy_module_unit/x_e_reg_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (enemy_module_unit/x_e_reg_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (enemy_module_unit/x_e_reg_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (enemy_module_unit/y_e_reg_reg[9]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (enemy_module_unit/y_e_reg_reg[8]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (enemy_module_unit/y_e_reg_reg[7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (enemy_module_unit/y_e_reg_reg[6]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (enemy_module_unit/y_e_reg_reg[5]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (enemy_module_unit/y_e_reg_reg[4]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (enemy_module_unit/y_e_reg_reg[3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (enemy_module_unit/y_e_reg_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (enemy_module_unit/y_e_reg_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (enemy_module_unit/y_e_reg_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (enemy_module_unit/rom_offset_next_reg[3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (enemy_module_unit/rom_offset_reg_reg[3]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:01:42 . Memory (MB): peak = 757.637 ; gain = 502.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+--------------+------------+---------------+----------------+
|Module Name   | RTL Object | Depth x Width | Implemented As | 
+--------------+------------+---------------+----------------+
|numbers_rom   | color_data | 4096x1        | Block RAM      | 
|score_display | sel        | 4096x1        | Block RAM      | 
+--------------+------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|bomb_module | A*(B:0x21)  | 10     | 6      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|bomb_module | PCIN+A:B+C  | 30     | 18     | 6      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:01:54 . Memory (MB): peak = 836.895 ; gain = 581.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:01:57 . Memory (MB): peak = 908.043 ; gain = 652.824
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (score_display_unit/score_reg_reg[0]) is unused and will be removed from module top.
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/Bomberman/Modules/bomb_module.v:91]
INFO: [Synth 8-4480] The timing for the instance score_display_unit/sel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:48 ; elapsed = 00:01:58 . Memory (MB): peak = 916.305 ; gain = 661.086
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bm_module_unit/bm_s_unit  has unconnected pin wea[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bm_module_unit/bm_s_unit  has unconnected pin dina[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bm_module_unit/bm_s_unit  has unconnected pin dina[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bm_module_unit/bm_s_unit  has unconnected pin dina[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bm_module_unit/bm_s_unit  has unconnected pin dina[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bm_module_unit/bm_s_unit  has unconnected pin dina[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bm_module_unit/bm_s_unit  has unconnected pin dina[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bm_module_unit/bm_s_unit  has unconnected pin dina[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bm_module_unit/bm_s_unit  has unconnected pin dina[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bm_module_unit/bm_s_unit  has unconnected pin dina[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bm_module_unit/bm_s_unit  has unconnected pin dina[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bm_module_unit/bm_s_unit  has unconnected pin dina[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bm_module_unit/bm_s_unit  has unconnected pin dina[0]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:49 ; elapsed = 00:01:59 . Memory (MB): peak = 916.305 ; gain = 661.086
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:49 ; elapsed = 00:01:59 . Memory (MB): peak = 916.305 ; gain = 661.086
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:49 ; elapsed = 00:01:59 . Memory (MB): peak = 916.305 ; gain = 661.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:49 ; elapsed = 00:01:59 . Memory (MB): peak = 916.305 ; gain = 661.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:49 ; elapsed = 00:01:59 . Memory (MB): peak = 916.305 ; gain = 661.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:49 ; elapsed = 00:01:59 . Memory (MB): peak = 916.305 ; gain = 661.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                        | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top         | enemy_module_unit/LFSR_16_unit/LFSR_reg_reg[10] | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+-------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |block_dm        |         1|
|2     |block_map       |         1|
|3     |bm_sprite_br    |         1|
|4     |bomb_dm         |         1|
|5     |explosions_br   |         1|
|6     |enemy_sprite_br |         1|
|7     |pillar_dm       |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |block_dm        |     1|
|2     |block_map       |     1|
|3     |bm_sprite_br    |     1|
|4     |bomb_dm         |     1|
|5     |enemy_sprite_br |     1|
|6     |explosions_br   |     1|
|7     |pillar_dm       |     1|
|8     |BUFG            |     2|
|9     |CARRY4          |   140|
|10    |DSP48E1         |     1|
|11    |DSP48E1_1       |     1|
|12    |LUT1            |    35|
|13    |LUT2            |   376|
|14    |LUT3            |   114|
|15    |LUT4            |   184|
|16    |LUT5            |   119|
|17    |LUT6            |   306|
|18    |RAMB18E1        |     1|
|19    |SRL16E          |     1|
|20    |FDCE            |   392|
|21    |FDPE            |    30|
|22    |FDRE            |    37|
|23    |FDSE            |     3|
|24    |LD              |    44|
|25    |LDC             |    14|
|26    |IBUF            |     7|
|27    |OBUF            |    14|
+------+----------------+------+

Report Instance Areas: 
+------+---------------------+------------------+------+
|      |Instance             |Module            |Cells |
+------+---------------------+------------------+------+
|1     |top                  |                  |  1895|
|2     |  block_module_unit  |block_module      |    43|
|3     |  bm_module_unit     |bomberman_module  |   432|
|4     |  bomb_module_unit   |bomb_module       |   353|
|5     |  db_a               |debounce_button   |    48|
|6     |  db_d               |debounce_button_0 |    49|
|7     |  db_l               |debounce_button_1 |    50|
|8     |  db_r               |debounce_button_2 |    48|
|9     |  db_u               |debounce_button_3 |    48|
|10    |  enemy_module_unit  |enemy_module      |   205|
|11    |    LFSR_16_unit     |LFSR_16           |    23|
|12    |  game_lives_unit    |game_lives        |    98|
|13    |  pillar_disp_unit   |pillar_display    |    12|
|14    |  score_display_unit |score_display     |   212|
|15    |    bcd_unit         |binary2bcd        |   187|
|16    |  vga_driver         |vga_sync          |   257|
+------+---------------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:49 ; elapsed = 00:01:59 . Memory (MB): peak = 916.305 ; gain = 661.086
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 13 critical warnings and 92 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:36 ; elapsed = 00:01:04 . Memory (MB): peak = 916.305 ; gain = 318.461
Synthesis Optimization Complete : Time (s): cpu = 00:00:49 ; elapsed = 00:01:59 . Memory (MB): peak = 916.305 ; gain = 661.086
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 208 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 58 instances were transformed.
  LD => LDCE: 44 instances
  LDC => LDCE: 14 instances

INFO: [Common 17-83] Releasing license: Synthesis
130 Infos, 150 Warnings, 13 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:52 ; elapsed = 00:02:44 . Memory (MB): peak = 916.305 ; gain = 672.613
INFO: [Common 17-1381] The checkpoint 'E:/Bomberman/Bomberman-Vivado/Bomberman-Vivado.runs/synth_1/top.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:00 ; elapsed = 00:00:27 . Memory (MB): peak = 916.305 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 916.305 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Nov 29 13:15:36 2023...
