

================================================================
== Vitis HLS Report for 'DebayerG'
================================================================
* Date:           Thu May  8 10:10:32 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.888 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+------------+----------+------------+-----+------------+---------+
    |   Latency (cycles)   |   Latency (absolute)  |     Interval     | Pipeline|
    |   min   |     max    |    min   |     max    | min |     max    |   Type  |
    +---------+------------+----------+------------+-----+------------+---------+
    |       49|  4296540184|  0.196 us|  17.186 sec|   49|  4296540184|       no|
    +---------+------------+----------+------------+-----+------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+------------+------------+-----------+-----------+-----------+----------+
        |                    |   Latency (cycles)   |  Iteration |  Initiation Interval  |    Trip   |          |
        |      Loop Name     |   min   |     max    |   Latency  |  achieved |   target  |   Count   | Pipelined|
        +--------------------+---------+------------+------------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_270_3  |       48|  4296540183|  24 ~ 65559|          -|          -|  2 ~ 65537|        no|
        +--------------------+---------+------------+------------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.46>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%y = alloca i32 1"   --->   Operation 5 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_0_0_038836808_lcssa6865 = alloca i32 1"   --->   Operation 6 'alloca' 'p_0_0_038836808_lcssa6865' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_0_0_03883_167406813_lcssa6867 = alloca i32 1"   --->   Operation 7 'alloca' 'p_0_0_03883_167406813_lcssa6867' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_0_0_03883_267446816_lcssa6869 = alloca i32 1"   --->   Operation 8 'alloca' 'p_0_0_03883_267446816_lcssa6869' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_0_0_03883_16819_lcssa6871 = alloca i32 1"   --->   Operation 9 'alloca' 'p_0_0_03883_16819_lcssa6871' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_0_0_03883_1_16824_lcssa6873 = alloca i32 1"   --->   Operation 10 'alloca' 'p_0_0_03883_1_16824_lcssa6873' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_0_0_03883_1_26827_lcssa6875 = alloca i32 1"   --->   Operation 11 'alloca' 'p_0_0_03883_1_26827_lcssa6875' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_0_0_03883_26830_lcssa6877 = alloca i32 1"   --->   Operation 12 'alloca' 'p_0_0_03883_26830_lcssa6877' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_0_0_03883_2_16835_lcssa6879 = alloca i32 1"   --->   Operation 13 'alloca' 'p_0_0_03883_2_16835_lcssa6879' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_0_0_03883_2_26838_lcssa6881 = alloca i32 1"   --->   Operation 14 'alloca' 'p_0_0_03883_2_26838_lcssa6881' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_0_0_03883_36841_lcssa6883 = alloca i32 1"   --->   Operation 15 'alloca' 'p_0_0_03883_36841_lcssa6883' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_0_0_03883_3_16846_lcssa6885 = alloca i32 1"   --->   Operation 16 'alloca' 'p_0_0_03883_3_16846_lcssa6885' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_0_0_03883_3_26849_lcssa6887 = alloca i32 1"   --->   Operation 17 'alloca' 'p_0_0_03883_3_26849_lcssa6887' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_0_0_03883_46852_lcssa6889 = alloca i32 1"   --->   Operation 18 'alloca' 'p_0_0_03883_46852_lcssa6889' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_0_0_03883_4_16857_lcssa6891 = alloca i32 1"   --->   Operation 19 'alloca' 'p_0_0_03883_4_16857_lcssa6891' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_0_0_03883_4_26860_lcssa6893 = alloca i32 1"   --->   Operation 20 'alloca' 'p_0_0_03883_4_26860_lcssa6893' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_lcssa69937010 = alloca i32 1"   --->   Operation 21 'alloca' 'p_lcssa69937010' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_lcssa69947012 = alloca i32 1"   --->   Operation 22 'alloca' 'p_lcssa69947012' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_lcssa69957014 = alloca i32 1"   --->   Operation 23 'alloca' 'p_lcssa69957014' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_lcssa69967016 = alloca i32 1"   --->   Operation 24 'alloca' 'p_lcssa69967016' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_0_0_03875_46989_lcssa69987018 = alloca i32 1"   --->   Operation 25 'alloca' 'p_0_0_03875_46989_lcssa69987018' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read"   --->   Operation 26 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%width_read = read i16 @_ssdm_op_Read.ap_stable.i16, i16 %width"   --->   Operation 27 'read' 'width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%height_read = read i16 @_ssdm_op_Read.ap_stable.i16, i16 %height"   --->   Operation 28 'read' 'height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %bayerPhase_c9, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.46ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %bayerPhase_c9, i16 %p_read_1"   --->   Operation 30 'write' 'write_ln0' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %width, void @ap_stable_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %height, void @ap_stable_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i30 %imgG, void @empty_21, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %imgBayer, void @empty_21, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%linebuf_yuv_val_V = alloca i64 1" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:238]   --->   Operation 35 'alloca' 'linebuf_yuv_val_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%linebuf_yuv_val_V_1 = alloca i64 1" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:238]   --->   Operation 36 'alloca' 'linebuf_yuv_val_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%linebuf_yuv_val_V_2 = alloca i64 1" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:238]   --->   Operation 37 'alloca' 'linebuf_yuv_val_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%linebuf_yuv_val_V_3 = alloca i64 1" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:238]   --->   Operation 38 'alloca' 'linebuf_yuv_val_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln229 = zext i16 %height_read" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:229]   --->   Operation 39 'zext' 'zext_ln229' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.85ns)   --->   "%loopHeight = add i17 %zext_ln229, i17 2" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:229]   --->   Operation 40 'add' 'loopHeight' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln238 = zext i16 %width_read" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:238]   --->   Operation 41 'zext' 'zext_ln238' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%x_phase = trunc i16 %p_read_1" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:248]   --->   Operation 42 'trunc' 'x_phase' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln248_1 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %p_read_1, i32 1, i32 15" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:248]   --->   Operation 43 'partselect' 'trunc_ln248_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.85ns)   --->   "%add_ln270 = add i17 %zext_ln238, i17 2" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:270]   --->   Operation 44 'add' 'add_ln270' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.42ns)   --->   "%store_ln270 = store i17 0, i17 %y" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:270]   --->   Operation 45 'store' 'store_ln270' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln270 = br void %VITIS_LOOP_273_4" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:270]   --->   Operation 46 'br' 'br_ln270' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.52>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%y_7 = load i17 %y"   --->   Operation 47 'load' 'y_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (1.09ns)   --->   "%icmp_ln270 = icmp_eq  i17 %y_7, i17 %loopHeight" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:270]   --->   Operation 48 'icmp' 'icmp_ln270' <Predicate = true> <Delay = 1.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 65537, i64 0"   --->   Operation 49 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.86ns)   --->   "%y_8 = add i17 %y_7, i17 1" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:270]   --->   Operation 50 'add' 'y_8' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln270 = br i1 %icmp_ln270, void %VITIS_LOOP_273_4.split, void %for.end784" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:270]   --->   Operation 51 'br' 'br_ln270' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%p_0_0_038836808_lcssa6865_load = load i10 %p_0_0_038836808_lcssa6865"   --->   Operation 52 'load' 'p_0_0_038836808_lcssa6865_load' <Predicate = (!icmp_ln270)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%p_0_0_03883_167406813_lcssa6867_load = load i10 %p_0_0_03883_167406813_lcssa6867"   --->   Operation 53 'load' 'p_0_0_03883_167406813_lcssa6867_load' <Predicate = (!icmp_ln270)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%p_0_0_03883_267446816_lcssa6869_load = load i10 %p_0_0_03883_267446816_lcssa6869"   --->   Operation 54 'load' 'p_0_0_03883_267446816_lcssa6869_load' <Predicate = (!icmp_ln270)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%p_0_0_03883_16819_lcssa6871_load = load i10 %p_0_0_03883_16819_lcssa6871"   --->   Operation 55 'load' 'p_0_0_03883_16819_lcssa6871_load' <Predicate = (!icmp_ln270)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%p_0_0_03883_1_16824_lcssa6873_load = load i10 %p_0_0_03883_1_16824_lcssa6873"   --->   Operation 56 'load' 'p_0_0_03883_1_16824_lcssa6873_load' <Predicate = (!icmp_ln270)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%p_0_0_03883_1_26827_lcssa6875_load = load i10 %p_0_0_03883_1_26827_lcssa6875"   --->   Operation 57 'load' 'p_0_0_03883_1_26827_lcssa6875_load' <Predicate = (!icmp_ln270)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%p_0_0_03883_26830_lcssa6877_load = load i10 %p_0_0_03883_26830_lcssa6877"   --->   Operation 58 'load' 'p_0_0_03883_26830_lcssa6877_load' <Predicate = (!icmp_ln270)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%p_0_0_03883_2_16835_lcssa6879_load = load i10 %p_0_0_03883_2_16835_lcssa6879"   --->   Operation 59 'load' 'p_0_0_03883_2_16835_lcssa6879_load' <Predicate = (!icmp_ln270)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%p_0_0_03883_2_26838_lcssa6881_load = load i10 %p_0_0_03883_2_26838_lcssa6881"   --->   Operation 60 'load' 'p_0_0_03883_2_26838_lcssa6881_load' <Predicate = (!icmp_ln270)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%p_0_0_03883_36841_lcssa6883_load = load i10 %p_0_0_03883_36841_lcssa6883"   --->   Operation 61 'load' 'p_0_0_03883_36841_lcssa6883_load' <Predicate = (!icmp_ln270)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%p_0_0_03883_3_16846_lcssa6885_load = load i10 %p_0_0_03883_3_16846_lcssa6885"   --->   Operation 62 'load' 'p_0_0_03883_3_16846_lcssa6885_load' <Predicate = (!icmp_ln270)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%p_0_0_03883_3_26849_lcssa6887_load = load i10 %p_0_0_03883_3_26849_lcssa6887"   --->   Operation 63 'load' 'p_0_0_03883_3_26849_lcssa6887_load' <Predicate = (!icmp_ln270)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%p_0_0_03883_46852_lcssa6889_load = load i10 %p_0_0_03883_46852_lcssa6889"   --->   Operation 64 'load' 'p_0_0_03883_46852_lcssa6889_load' <Predicate = (!icmp_ln270)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%p_0_0_03883_4_16857_lcssa6891_load = load i10 %p_0_0_03883_4_16857_lcssa6891"   --->   Operation 65 'load' 'p_0_0_03883_4_16857_lcssa6891_load' <Predicate = (!icmp_ln270)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%p_0_0_03883_4_26860_lcssa6893_load = load i10 %p_0_0_03883_4_26860_lcssa6893"   --->   Operation 66 'load' 'p_0_0_03883_4_26860_lcssa6893_load' <Predicate = (!icmp_ln270)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%p_lcssa69937010_load = load i10 %p_lcssa69937010"   --->   Operation 67 'load' 'p_lcssa69937010_load' <Predicate = (!icmp_ln270)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%p_lcssa69947012_load = load i10 %p_lcssa69947012"   --->   Operation 68 'load' 'p_lcssa69947012_load' <Predicate = (!icmp_ln270)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%p_lcssa69957014_load = load i10 %p_lcssa69957014"   --->   Operation 69 'load' 'p_lcssa69957014_load' <Predicate = (!icmp_ln270)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%p_lcssa69967016_load = load i10 %p_lcssa69967016"   --->   Operation 70 'load' 'p_lcssa69967016_load' <Predicate = (!icmp_ln270)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%p_0_0_03875_46989_lcssa69987018_load = load i10 %p_0_0_03875_46989_lcssa69987018"   --->   Operation 71 'load' 'p_0_0_03875_46989_lcssa69987018_load' <Predicate = (!icmp_ln270)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (1.09ns)   --->   "%cmp84 = icmp_ult  i17 %y_7, i17 %zext_ln229" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:229]   --->   Operation 72 'icmp' 'cmp84' <Predicate = (!icmp_ln270)> <Delay = 1.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%empty_133 = wait i32 @_ssdm_op_Wait"   --->   Operation 73 'wait' 'empty_133' <Predicate = (!icmp_ln270)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.42ns)   --->   "%store_ln270 = store i17 %y_8, i17 %y" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:270]   --->   Operation 74 'store' 'store_ln270' <Predicate = (!icmp_ln270)> <Delay = 0.42>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%ret_ln546 = ret" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:546]   --->   Operation 75 'ret' 'ret_ln546' <Predicate = (icmp_ln270)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.61>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%empty_132 = trunc i17 %y_7"   --->   Operation 76 'trunc' 'empty_132' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.86ns)   --->   "%out_y = add i17 %y_7, i17 131070"   --->   Operation 77 'add' 'out_y' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%and261_cast = zext i1 %empty_132"   --->   Operation 78 'zext' 'and261_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.26ns)   --->   "%xor = xor i15 %trunc_ln248_1, i15 %and261_cast" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:248]   --->   Operation 79 'xor' 'xor' <Predicate = true> <Delay = 0.26> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (1.07ns)   --->   "%cmp724 = icmp_eq  i15 %and261_cast, i15 %trunc_ln248_1" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:248]   --->   Operation 80 'icmp' 'cmp724' <Predicate = true> <Delay = 1.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (1.09ns)   --->   "%cmp170 = icmp_ne  i17 %y_7, i17 0"   --->   Operation 81 'icmp' 'cmp170' <Predicate = true> <Delay = 1.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [2/2] (1.52ns)   --->   "%call_ln270 = call void @DebayerG_Pipeline_VITIS_LOOP_273_4, i10 %p_0_0_03875_46989_lcssa69987018_load, i10 %p_lcssa69967016_load, i10 %p_lcssa69957014_load, i10 %p_lcssa69947012_load, i10 %p_lcssa69937010_load, i10 %p_0_0_03883_4_26860_lcssa6893_load, i10 %p_0_0_03883_4_16857_lcssa6891_load, i10 %p_0_0_03883_46852_lcssa6889_load, i10 %p_0_0_03883_3_26849_lcssa6887_load, i10 %p_0_0_03883_3_16846_lcssa6885_load, i10 %p_0_0_03883_36841_lcssa6883_load, i10 %p_0_0_03883_2_26838_lcssa6881_load, i10 %p_0_0_03883_2_16835_lcssa6879_load, i10 %p_0_0_03883_26830_lcssa6877_load, i10 %p_0_0_03883_1_26827_lcssa6875_load, i10 %p_0_0_03883_1_16824_lcssa6873_load, i10 %p_0_0_03883_16819_lcssa6871_load, i10 %p_0_0_03883_267446816_lcssa6869_load, i10 %p_0_0_03883_167406813_lcssa6867_load, i10 %p_0_0_038836808_lcssa6865_load, i17 %add_ln270, i1 %x_phase, i15 %xor, i1 %cmp724, i17 %out_y, i10 %linebuf_yuv_val_V_3, i10 %linebuf_yuv_val_V_2, i10 %linebuf_yuv_val_V_1, i10 %linebuf_yuv_val_V, i16 %width_read, i1 %cmp170, i1 %cmp84, i10 %imgBayer, i30 %imgG, i10 %p_0_0_03875_46989_lcssa69987018, i10 %p_lcssa69967016, i10 %p_lcssa69957014, i10 %p_lcssa69947012, i10 %p_lcssa69937010, i10 %p_0_0_03883_4_26860_lcssa6893, i10 %p_0_0_03883_4_16857_lcssa6891, i10 %p_0_0_03883_46852_lcssa6889, i10 %p_0_0_03883_3_26849_lcssa6887, i10 %p_0_0_03883_3_16846_lcssa6885, i10 %p_0_0_03883_36841_lcssa6883, i10 %p_0_0_03883_2_26838_lcssa6881, i10 %p_0_0_03883_2_16835_lcssa6879, i10 %p_0_0_03883_26830_lcssa6877, i10 %p_0_0_03883_1_26827_lcssa6875, i10 %p_0_0_03883_1_16824_lcssa6873, i10 %p_0_0_03883_16819_lcssa6871, i10 %p_0_0_03883_267446816_lcssa6869, i10 %p_0_0_03883_167406813_lcssa6867, i10 %p_0_0_038836808_lcssa6865, i10 %DIV1_TABLE, i18 %DIV2_TABLE" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:270]   --->   Operation 82 'call' 'call_ln270' <Predicate = true> <Delay = 1.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%specloopname_ln237 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:237]   --->   Operation 83 'specloopname' 'specloopname_ln237' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/2] (0.00ns)   --->   "%call_ln270 = call void @DebayerG_Pipeline_VITIS_LOOP_273_4, i10 %p_0_0_03875_46989_lcssa69987018_load, i10 %p_lcssa69967016_load, i10 %p_lcssa69957014_load, i10 %p_lcssa69947012_load, i10 %p_lcssa69937010_load, i10 %p_0_0_03883_4_26860_lcssa6893_load, i10 %p_0_0_03883_4_16857_lcssa6891_load, i10 %p_0_0_03883_46852_lcssa6889_load, i10 %p_0_0_03883_3_26849_lcssa6887_load, i10 %p_0_0_03883_3_16846_lcssa6885_load, i10 %p_0_0_03883_36841_lcssa6883_load, i10 %p_0_0_03883_2_26838_lcssa6881_load, i10 %p_0_0_03883_2_16835_lcssa6879_load, i10 %p_0_0_03883_26830_lcssa6877_load, i10 %p_0_0_03883_1_26827_lcssa6875_load, i10 %p_0_0_03883_1_16824_lcssa6873_load, i10 %p_0_0_03883_16819_lcssa6871_load, i10 %p_0_0_03883_267446816_lcssa6869_load, i10 %p_0_0_03883_167406813_lcssa6867_load, i10 %p_0_0_038836808_lcssa6865_load, i17 %add_ln270, i1 %x_phase, i15 %xor, i1 %cmp724, i17 %out_y, i10 %linebuf_yuv_val_V_3, i10 %linebuf_yuv_val_V_2, i10 %linebuf_yuv_val_V_1, i10 %linebuf_yuv_val_V, i16 %width_read, i1 %cmp170, i1 %cmp84, i10 %imgBayer, i30 %imgG, i10 %p_0_0_03875_46989_lcssa69987018, i10 %p_lcssa69967016, i10 %p_lcssa69957014, i10 %p_lcssa69947012, i10 %p_lcssa69937010, i10 %p_0_0_03883_4_26860_lcssa6893, i10 %p_0_0_03883_4_16857_lcssa6891, i10 %p_0_0_03883_46852_lcssa6889, i10 %p_0_0_03883_3_26849_lcssa6887, i10 %p_0_0_03883_3_16846_lcssa6885, i10 %p_0_0_03883_36841_lcssa6883, i10 %p_0_0_03883_2_26838_lcssa6881, i10 %p_0_0_03883_2_16835_lcssa6879, i10 %p_0_0_03883_26830_lcssa6877, i10 %p_0_0_03883_1_26827_lcssa6875, i10 %p_0_0_03883_1_16824_lcssa6873, i10 %p_0_0_03883_16819_lcssa6871, i10 %p_0_0_03883_267446816_lcssa6869, i10 %p_0_0_03883_167406813_lcssa6867, i10 %p_0_0_038836808_lcssa6865, i10 %DIV1_TABLE, i18 %DIV2_TABLE" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:270]   --->   Operation 84 'call' 'call_ln270' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln270 = br void %VITIS_LOOP_273_4" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:270]   --->   Operation 85 'br' 'br_ln270' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 1.46ns
The critical path consists of the following:
	wire read operation ('p_read_1') on port 'p_read' [30]  (0 ns)
	fifo write operation ('write_ln0') on port 'bayerPhase_c9' [34]  (1.46 ns)

 <State 2>: 1.52ns
The critical path consists of the following:
	'load' operation ('y') on local variable 'y' [52]  (0 ns)
	'add' operation ('y', /home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:270) [55]  (0.863 ns)
	'store' operation ('store_ln270', /home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:270) of variable 'y', /home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:270 on local variable 'y' [88]  (0.427 ns)
	blocking operation 0.232 ns on control path)

 <State 3>: 2.62ns
The critical path consists of the following:
	'icmp' operation ('cmp170') [85]  (1.1 ns)
	'call' operation ('call_ln270', /home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:270) to 'DebayerG_Pipeline_VITIS_LOOP_273_4' [87]  (1.52 ns)

 <State 4>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
