#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xe51210 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xe0a790 .scope module, "tb" "tb" 3 102;
 .timescale -12 -12;
L_0xe4f330 .functor NOT 1, L_0xe92610, C4<0>, C4<0>, C4<0>;
L_0xe4fd70 .functor XOR 1, L_0xe92230, L_0xe92360, C4<0>, C4<0>;
L_0xe06f60 .functor XOR 1, L_0xe4fd70, L_0xe924a0, C4<0>, C4<0>;
v0xe810a0_0 .net *"_ivl_10", 0 0, L_0xe924a0;  1 drivers
v0xe811a0_0 .net *"_ivl_12", 0 0, L_0xe06f60;  1 drivers
v0xe81280_0 .net *"_ivl_2", 0 0, L_0xe92190;  1 drivers
v0xe81340_0 .net *"_ivl_4", 0 0, L_0xe92230;  1 drivers
v0xe81420_0 .net *"_ivl_6", 0 0, L_0xe92360;  1 drivers
v0xe81550_0 .net *"_ivl_8", 0 0, L_0xe4fd70;  1 drivers
v0xe81630_0 .net "areset", 0 0, L_0xe4f5f0;  1 drivers
v0xe816d0_0 .var "clk", 0 0;
v0xe81770_0 .var/2u "stats1", 159 0;
v0xe818e0_0 .var/2u "strobe", 0 0;
v0xe819a0_0 .net "tb_match", 0 0, L_0xe92610;  1 drivers
v0xe81a40_0 .net "tb_mismatch", 0 0, L_0xe4f330;  1 drivers
v0xe81ae0_0 .net "wavedrom_enable", 0 0, v0xe80180_0;  1 drivers
v0xe81b80_0 .net "wavedrom_title", 511 0, v0xe80270_0;  1 drivers
v0xe81c20_0 .net "x", 0 0, v0xe80350_0;  1 drivers
v0xe81cc0_0 .net "z_dut", 0 0, v0xe80d00_0;  1 drivers
v0xe81d90_0 .net "z_ref", 0 0, L_0xe92000;  1 drivers
L_0xe92190 .concat [ 1 0 0 0], L_0xe92000;
L_0xe92230 .concat [ 1 0 0 0], L_0xe92000;
L_0xe92360 .concat [ 1 0 0 0], v0xe80d00_0;
L_0xe924a0 .concat [ 1 0 0 0], L_0xe92000;
L_0xe92610 .cmp/eeq 1, L_0xe92190, L_0xe06f60;
S_0xe37bf0 .scope module, "good1" "reference_module" 3 143, 3 4 0, S_0xe0a790;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /OUTPUT 1 "z";
P_0xe59280 .param/l "A" 0 3 11, +C4<00000000000000000000000000000000>;
P_0xe592c0 .param/l "B" 0 3 11, +C4<00000000000000000000000000000001>;
P_0xe59300 .param/l "C" 0 3 11, +C4<00000000000000000000000000000010>;
v0xe54b10_0 .net *"_ivl_0", 31 0, L_0xe81e90;  1 drivers
L_0x7f1a6c4ff018 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xe54e50_0 .net *"_ivl_3", 29 0, L_0x7f1a6c4ff018;  1 drivers
L_0x7f1a6c4ff060 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xe55050_0 .net/2u *"_ivl_4", 31 0, L_0x7f1a6c4ff060;  1 drivers
v0xe4f160_0 .net "areset", 0 0, L_0xe4f5f0;  alias, 1 drivers
v0xe4f400_0 .net "clk", 0 0, v0xe816d0_0;  1 drivers
v0xe4f6c0_0 .var "state", 1 0;
v0xe4fec0_0 .net "x", 0 0, v0xe80350_0;  alias, 1 drivers
v0xe7f0c0_0 .net "z", 0 0, L_0xe92000;  alias, 1 drivers
E_0xe35e90 .event posedge, v0xe4f160_0, v0xe4f400_0;
L_0xe81e90 .concat [ 2 30 0 0], v0xe4f6c0_0, L_0x7f1a6c4ff018;
L_0xe92000 .cmp/eq 32, L_0xe81e90, L_0x7f1a6c4ff060;
S_0xe7f200 .scope module, "stim1" "stimulus_gen" 3 138, 3 30 0, S_0xe0a790;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x";
    .port_info 2 /OUTPUT 1 "areset";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
    .port_info 5 /INPUT 1 "tb_match";
L_0xe4f5f0 .functor BUFZ 1, v0xe80010_0, C4<0>, C4<0>, C4<0>;
v0xe7fe70_0 .net "areset", 0 0, L_0xe4f5f0;  alias, 1 drivers
v0xe7ff40_0 .net "clk", 0 0, v0xe816d0_0;  alias, 1 drivers
v0xe80010_0 .var "reset", 0 0;
v0xe800e0_0 .net "tb_match", 0 0, L_0xe92610;  alias, 1 drivers
v0xe80180_0 .var "wavedrom_enable", 0 0;
v0xe80270_0 .var "wavedrom_title", 511 0;
v0xe80350_0 .var "x", 0 0;
E_0xe356b0/0 .event negedge, v0xe4f400_0;
E_0xe356b0/1 .event posedge, v0xe4f400_0;
E_0xe356b0 .event/or E_0xe356b0/0, E_0xe356b0/1;
S_0xe7f420 .scope task, "reset_test" "reset_test" 3 53, 3 53 0, S_0xe7f200;
 .timescale -12 -12;
v0xe7f680_0 .var/2u "arfail", 0 0;
v0xe7f760_0 .var "async", 0 0;
v0xe7f820_0 .var/2u "datafail", 0 0;
v0xe7f8c0_0 .var/2u "srfail", 0 0;
E_0xe1b9f0 .event posedge, v0xe4f400_0;
E_0xe61a60 .event negedge, v0xe4f400_0;
TD_tb.stim1.reset_test ;
    %wait E_0xe1b9f0;
    %wait E_0xe1b9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe80010_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xe1b9f0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0xe61a60;
    %load/vec4 v0xe800e0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xe7f820_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe80010_0, 0;
    %wait E_0xe1b9f0;
    %load/vec4 v0xe800e0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xe7f680_0, 0, 1;
    %wait E_0xe1b9f0;
    %load/vec4 v0xe800e0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xe7f8c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe80010_0, 0;
    %load/vec4 v0xe7f8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 67 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0xe7f680_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0xe7f760_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0xe7f820_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0xe7f760_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 69 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0xe7f980 .scope task, "wavedrom_start" "wavedrom_start" 3 45, 3 45 0, S_0xe7f200;
 .timescale -12 -12;
v0xe7fb80_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xe7fc60 .scope task, "wavedrom_stop" "wavedrom_stop" 3 48, 3 48 0, S_0xe7f200;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xe80490 .scope module, "top_module1" "top_module" 3 149, 4 1 0, S_0xe0a790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /OUTPUT 1 "z";
enum0xe1d9b0 .enum4 (1)
   "STATE_NON_COMPL" 1'b0,
   "STATE_COMPL" 1'b1
 ;
v0xe807a0_0 .net "areset", 0 0, L_0xe4f5f0;  alias, 1 drivers
v0xe808b0_0 .var "carry", 0 0;
v0xe80970_0 .net "clk", 0 0, v0xe816d0_0;  alias, 1 drivers
v0xe80a60_0 .var "next_state", 0 0;
v0xe80b00_0 .var "state", 0 0;
v0xe80c10_0 .net "x", 0 0, v0xe80350_0;  alias, 1 drivers
v0xe80d00_0 .var "z", 0 0;
E_0xe35450 .event anyedge, v0xe80b00_0, v0xe4fec0_0;
S_0xe80e40 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 157, 3 157 0, S_0xe0a790;
 .timescale -12 -12;
E_0xe81020 .event anyedge, v0xe818e0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xe818e0_0;
    %nor/r;
    %assign/vec4 v0xe818e0_0, 0;
    %wait E_0xe81020;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0xe7f200;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe80350_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe80010_0, 0;
    %wait E_0xe1b9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe80010_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe80350_0, 0;
    %wait E_0xe1b9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe80350_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xe7f760_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0xe7f420;
    %join;
    %wait E_0xe61a60;
    %wait E_0xe1b9f0;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xe80350_0, 0;
    %assign/vec4 v0xe80010_0, 0;
    %wait E_0xe1b9f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xe80350_0, 0;
    %assign/vec4 v0xe80010_0, 0;
    %wait E_0xe1b9f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xe80350_0, 0;
    %assign/vec4 v0xe80010_0, 0;
    %wait E_0xe1b9f0;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xe80350_0, 0;
    %assign/vec4 v0xe80010_0, 0;
    %wait E_0xe1b9f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xe80350_0, 0;
    %assign/vec4 v0xe80010_0, 0;
    %wait E_0xe1b9f0;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xe80350_0, 0;
    %assign/vec4 v0xe80010_0, 0;
    %wait E_0xe1b9f0;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xe80350_0, 0;
    %assign/vec4 v0xe80010_0, 0;
    %wait E_0xe1b9f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xe80350_0, 0;
    %assign/vec4 v0xe80010_0, 0;
    %wait E_0xe1b9f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xe80350_0, 0;
    %assign/vec4 v0xe80010_0, 0;
    %wait E_0xe61a60;
    %fork TD_tb.stim1.wavedrom_stop, S_0xe7fc60;
    %join;
    %pushi/vec4 400, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xe356b0;
    %vpi_func 3 95 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %vpi_func 3 95 "$random" 32 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %split/vec4 1;
    %assign/vec4 v0xe80350_0, 0;
    %assign/vec4 v0xe80010_0, 0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 97 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0xe37bf0;
T_5 ;
    %wait E_0xe35e90;
    %load/vec4 v0xe4f160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xe4f6c0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0xe4f6c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %jmp T_5.5;
T_5.2 ;
    %load/vec4 v0xe4fec0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.6, 8;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_5.7, 8;
T_5.6 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.7, 8;
 ; End of false expr.
    %blend;
T_5.7;
    %pad/s 2;
    %assign/vec4 v0xe4f6c0_0, 0;
    %jmp T_5.5;
T_5.3 ;
    %load/vec4 v0xe4fec0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.9, 8;
T_5.8 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_5.9, 8;
 ; End of false expr.
    %blend;
T_5.9;
    %pad/s 2;
    %assign/vec4 v0xe4f6c0_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0xe4fec0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.10, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.11, 8;
T_5.10 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_5.11, 8;
 ; End of false expr.
    %blend;
T_5.11;
    %pad/s 2;
    %assign/vec4 v0xe4f6c0_0, 0;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0xe80490;
T_6 ;
    %wait E_0xe35e90;
    %load/vec4 v0xe807a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe80b00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe808b0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0xe80a60_0;
    %assign/vec4 v0xe80b00_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0xe80490;
T_7 ;
    %wait E_0xe35450;
    %load/vec4 v0xe80b00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe80a60_0, 0, 1;
    %jmp T_7.3;
T_7.0 ;
    %load/vec4 v0xe80c10_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xe80a60_0, 0, 1;
    %jmp T_7.5;
T_7.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe80a60_0, 0, 1;
T_7.5 ;
    %jmp T_7.3;
T_7.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xe80a60_0, 0, 1;
    %jmp T_7.3;
T_7.3 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0xe80490;
T_8 ;
    %wait E_0xe35e90;
    %load/vec4 v0xe807a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe80d00_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0xe80b00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %jmp T_8.4;
T_8.2 ;
    %load/vec4 v0xe80c10_0;
    %inv;
    %assign/vec4 v0xe80d00_0, 0;
    %jmp T_8.4;
T_8.3 ;
    %load/vec4 v0xe808b0_0;
    %load/vec4 v0xe80c10_0;
    %xor;
    %assign/vec4 v0xe80d00_0, 0;
    %load/vec4 v0xe808b0_0;
    %load/vec4 v0xe80c10_0;
    %and;
    %assign/vec4 v0xe808b0_0, 0;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0xe0a790;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe816d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe818e0_0, 0, 1;
    %end;
    .thread T_9, $init;
    .scope S_0xe0a790;
T_10 ;
T_10.0 ;
    %delay 5, 0;
    %load/vec4 v0xe816d0_0;
    %inv;
    %store/vec4 v0xe816d0_0, 0, 1;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .thread T_10;
    .scope S_0xe0a790;
T_11 ;
    %vpi_call/w 3 130 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 131 "$dumpvars", 32'sb00000000000000000000000000000001, v0xe7ff40_0, v0xe81a40_0, v0xe816d0_0, v0xe81630_0, v0xe81c20_0, v0xe81d90_0, v0xe81cc0_0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0xe0a790;
T_12 ;
    %load/vec4 v0xe81770_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0xe81770_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xe81770_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 166 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.1;
T_12.0 ;
    %vpi_call/w 3 167 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_12.1 ;
    %load/vec4 v0xe81770_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xe81770_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 169 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 170 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xe81770_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xe81770_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 171 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_12, $final;
    .scope S_0xe0a790;
T_13 ;
    %wait E_0xe356b0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xe81770_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe81770_0, 4, 32;
    %load/vec4 v0xe819a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0xe81770_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe81770_0, 4, 32;
T_13.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xe81770_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe81770_0, 4, 32;
T_13.0 ;
    %load/vec4 v0xe81d90_0;
    %load/vec4 v0xe81d90_0;
    %load/vec4 v0xe81cc0_0;
    %xor;
    %load/vec4 v0xe81d90_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.4, 6;
    %load/vec4 v0xe81770_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.6, 4;
    %vpi_func 3 186 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe81770_0, 4, 32;
T_13.6 ;
    %load/vec4 v0xe81770_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe81770_0, 4, 32;
T_13.4 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2014_q5a/ece241_2014_q5a_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can25_depth0/human/ece241_2014_q5a/iter0/response14/top_module.sv";
