#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5b17dbe2a4f0 .scope module, "tb_productoEscalar" "tb_productoEscalar" 2 3;
 .timescale -12 -12;
v0x5b17dbe8d0a0_0 .var "a", 7 0;
v0x5b17dbe8d180_0 .var "b", 7 0;
v0x5b17dbe8d290_0 .net "busy", 0 0, v0x5b17dbe8c870_0;  1 drivers
v0x5b17dbe8d330_0 .var "clk", 0 0;
v0x5b17dbe8d400_0 .var "reset", 0 0;
v0x5b17dbe8d4f0_0 .net "result", 15 0, v0x5b17dbe8cd40_0;  1 drivers
v0x5b17dbe8d5c0_0 .var "start", 0 0;
v0x5b17dbe8d690_0 .var "valid", 0 0;
S_0x5b17dbe2a680 .scope module, "uut" "productoEscalar" 2 13, 3 1 0, S_0x5b17dbe2a4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 8 "a";
    .port_info 4 /INPUT 8 "b";
    .port_info 5 /INPUT 1 "valid";
    .port_info 6 /OUTPUT 16 "result";
    .port_info 7 /OUTPUT 1 "busy";
v0x5b17dbe8c5c0_0 .net "a", 7 0, v0x5b17dbe8d0a0_0;  1 drivers
v0x5b17dbe8c6b0_0 .var "accumulator", 15 0;
v0x5b17dbe8c770_0 .net "b", 7 0, v0x5b17dbe8d180_0;  1 drivers
v0x5b17dbe8c870_0 .var "busy", 0 0;
v0x5b17dbe8c910_0 .net "clk", 0 0, v0x5b17dbe8d330_0;  1 drivers
v0x5b17dbe8ca20_0 .var "counter", 3 0;
v0x5b17dbe8cb00_0 .var "max_count", 3 0;
v0x5b17dbe8cbe0_0 .net "producto", 15 0, v0x5b17dbe8c480_0;  1 drivers
v0x5b17dbe8cca0_0 .net "reset", 0 0, v0x5b17dbe8d400_0;  1 drivers
v0x5b17dbe8cd40_0 .var "result", 15 0;
v0x5b17dbe8ce20_0 .net "start", 0 0, v0x5b17dbe8d5c0_0;  1 drivers
v0x5b17dbe8cee0_0 .net "valid", 0 0, v0x5b17dbe8d690_0;  1 drivers
E_0x5b17dbe69b10 .event anyedge, v0x5b17dbe8ca20_0, v0x5b17dbe8cb00_0, v0x5b17dbe8c6b0_0;
E_0x5b17dbe69fc0 .event posedge, v0x5b17dbe8cca0_0, v0x5b17dbe8c910_0;
S_0x5b17dbe6d660 .scope module, "mul_inst" "mul8x8" 3 19, 3 58 0, S_0x5b17dbe2a680;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "resul";
v0x5b17dbe6d8b0_0 .net "a", 7 0, v0x5b17dbe8d0a0_0;  alias, 1 drivers
v0x5b17dbe8c3a0_0 .net "b", 7 0, v0x5b17dbe8d180_0;  alias, 1 drivers
v0x5b17dbe8c480_0 .var "resul", 15 0;
E_0x5b17dbe6a430 .event anyedge, v0x5b17dbe8c3a0_0, v0x5b17dbe8c480_0, v0x5b17dbe6d8b0_0;
    .scope S_0x5b17dbe6d660;
T_0 ;
    %wait E_0x5b17dbe6a430;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5b17dbe8c480_0, 0, 16;
    %load/vec4 v0x5b17dbe8c3a0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x5b17dbe8c480_0;
    %load/vec4 v0x5b17dbe6d8b0_0;
    %pad/u 16;
    %add;
    %store/vec4 v0x5b17dbe8c480_0, 0, 16;
T_0.0 ;
    %load/vec4 v0x5b17dbe8c3a0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x5b17dbe8c480_0;
    %load/vec4 v0x5b17dbe6d8b0_0;
    %pad/u 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x5b17dbe8c480_0, 0, 16;
T_0.2 ;
    %load/vec4 v0x5b17dbe8c3a0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x5b17dbe8c480_0;
    %load/vec4 v0x5b17dbe6d8b0_0;
    %pad/u 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x5b17dbe8c480_0, 0, 16;
T_0.4 ;
    %load/vec4 v0x5b17dbe8c3a0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %load/vec4 v0x5b17dbe8c480_0;
    %load/vec4 v0x5b17dbe6d8b0_0;
    %pad/u 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x5b17dbe8c480_0, 0, 16;
T_0.6 ;
    %load/vec4 v0x5b17dbe8c3a0_0;
    %parti/s 1, 4, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %load/vec4 v0x5b17dbe8c480_0;
    %load/vec4 v0x5b17dbe6d8b0_0;
    %pad/u 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x5b17dbe8c480_0, 0, 16;
T_0.8 ;
    %load/vec4 v0x5b17dbe8c3a0_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.10, 8;
    %load/vec4 v0x5b17dbe8c480_0;
    %load/vec4 v0x5b17dbe6d8b0_0;
    %pad/u 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x5b17dbe8c480_0, 0, 16;
T_0.10 ;
    %load/vec4 v0x5b17dbe8c3a0_0;
    %parti/s 1, 6, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.12, 8;
    %load/vec4 v0x5b17dbe8c480_0;
    %load/vec4 v0x5b17dbe6d8b0_0;
    %pad/u 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x5b17dbe8c480_0, 0, 16;
T_0.12 ;
    %load/vec4 v0x5b17dbe8c3a0_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.14, 8;
    %load/vec4 v0x5b17dbe8c480_0;
    %load/vec4 v0x5b17dbe6d8b0_0;
    %pad/u 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x5b17dbe8c480_0, 0, 16;
T_0.14 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x5b17dbe2a680;
T_1 ;
    %wait E_0x5b17dbe69fc0;
    %load/vec4 v0x5b17dbe8cca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5b17dbe8c6b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5b17dbe8ca20_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5b17dbe8cd40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b17dbe8c870_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x5b17dbe8cb00_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5b17dbe8ce20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.4, 9;
    %load/vec4 v0x5b17dbe8c870_0;
    %nor/r;
    %and;
T_1.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5b17dbe8c6b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5b17dbe8ca20_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5b17dbe8cd40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5b17dbe8c870_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x5b17dbe8c870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.5, 8;
    %load/vec4 v0x5b17dbe8cee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.7, 8;
    %load/vec4 v0x5b17dbe8c6b0_0;
    %load/vec4 v0x5b17dbe8cbe0_0;
    %add;
    %assign/vec4 v0x5b17dbe8c6b0_0, 0;
    %load/vec4 v0x5b17dbe8ca20_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5b17dbe8ca20_0, 0;
    %load/vec4 v0x5b17dbe8ca20_0;
    %load/vec4 v0x5b17dbe8cb00_0;
    %cmp/e;
    %jmp/0xz  T_1.9, 4;
    %load/vec4 v0x5b17dbe8c6b0_0;
    %load/vec4 v0x5b17dbe8cbe0_0;
    %add;
    %assign/vec4 v0x5b17dbe8cd40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b17dbe8c870_0, 0;
T_1.9 ;
T_1.7 ;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5b17dbe2a680;
T_2 ;
    %wait E_0x5b17dbe69b10;
    %load/vec4 v0x5b17dbe8ca20_0;
    %load/vec4 v0x5b17dbe8cb00_0;
    %cmp/e;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0x5b17dbe8c6b0_0;
    %assign/vec4 v0x5b17dbe8cd40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b17dbe8c870_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5b17dbe2a4f0;
T_3 ;
    %delay 1, 0;
    %load/vec4 v0x5b17dbe8d330_0;
    %inv;
    %store/vec4 v0x5b17dbe8d330_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5b17dbe2a4f0;
T_4 ;
    %vpi_call 2 31 "$display", "Tiempo | clk | reset | start | valid |   a   |   b   | busy |  result" {0 0 0};
    %vpi_call 2 32 "$monitor", "%5t   |  %b  |   %b   |   %b   |   %b   | %3d  | %3d  |  %b   | %5d", $time, v0x5b17dbe8d330_0, v0x5b17dbe8d400_0, v0x5b17dbe8d5c0_0, v0x5b17dbe8d690_0, v0x5b17dbe8d0a0_0, v0x5b17dbe8d180_0, v0x5b17dbe8d290_0, v0x5b17dbe8d4f0_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x5b17dbe2a4f0;
T_5 ;
    %vpi_call 2 38 "$dumpfile", "productoEscalarVerilogWave.vcd" {0 0 0};
    %vpi_call 2 39 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5b17dbe2a4f0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b17dbe8d330_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b17dbe8d400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b17dbe8d5c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b17dbe8d690_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5b17dbe8d0a0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5b17dbe8d180_0, 0, 8;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b17dbe8d400_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b17dbe8d5c0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b17dbe8d5c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b17dbe8d690_0, 0, 1;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x5b17dbe8d0a0_0, 0, 8;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0x5b17dbe8d180_0, 0, 8;
    %delay 2, 0;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x5b17dbe8d0a0_0, 0, 8;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v0x5b17dbe8d180_0, 0, 8;
    %delay 2, 0;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v0x5b17dbe8d0a0_0, 0, 8;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x5b17dbe8d180_0, 0, 8;
    %delay 2, 0;
    %pushi/vec4 9, 0, 8;
    %store/vec4 v0x5b17dbe8d0a0_0, 0, 8;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v0x5b17dbe8d180_0, 0, 8;
    %delay 2, 0;
    %vpi_call 2 75 "$display", "Resultado: %d", v0x5b17dbe8d4f0_0 {0 0 0};
    %vpi_call 2 76 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_productoEscalarVerilog.v";
    "productoEscalarVerilog.v";
