m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Modeltech_pe_edu_10.3d/examples
Eclkgen
Z0 w1419338146
Z1 dC:/Users/Omar/Desktop/entwurf-digitale-systeme/RTLCPU
Z2 8C:/Users/Omar/Desktop/entwurf-digitale-systeme/RTLCPU/ClkGen.vhd
Z3 FC:/Users/Omar/Desktop/entwurf-digitale-systeme/RTLCPU/ClkGen.vhd
l0
L1
VIhdmoIK=;i2bEXCGGHAfL3
!s100 XV1G`BAQ2`VP5nR0S:4Z03
Z4 OP;C;10.4;61
32
Z5 !s110 1419761243
!i10b 1
Z6 !s108 1419761243.759000
Z7 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Omar/Desktop/entwurf-digitale-systeme/RTLCPU/ClkGen.vhd|
Z8 !s107 C:/Users/Omar/Desktop/entwurf-digitale-systeme/RTLCPU/ClkGen.vhd|
!i113 1
Z9 o-work work -2002 -explicit -O0
Z10 tExplicit 1
Adataflow
DEx4 work 6 clkgen 0 22 IhdmoIK=;i2bEXCGGHAfL3
l13
L11
V<RbK_5Wmm<`Pek[Jh^fBH0
!s100 i;bnd>6B`jWVGbkjeP__U0
R4
32
R5
!i10b 1
R6
R7
R8
!i113 1
R9
R10
Pclkgen_pack
w1419113455
R1
8C:/Users/Omar/Desktop/entwurf-digitale-systeme/RTLCPU/ClkGen_pack.vhd
FC:/Users/Omar/Desktop/entwurf-digitale-systeme/RTLCPU/ClkGen_pack.vhd
l0
L1
VGIal^Xd8QkSm5_BYAmCc=0
!s100 QMEama27BmBz?]8C?6kj43
R4
32
Z11 !s110 1419761245
!i10b 1
!s108 1419761245.540000
!s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Omar/Desktop/entwurf-digitale-systeme/RTLCPU/ClkGen_pack.vhd|
!s107 C:/Users/Omar/Desktop/entwurf-digitale-systeme/RTLCPU/ClkGen_pack.vhd|
!i113 1
R9
R10
Ed_ffar
Z12 w1419330372
R1
Z13 8C:/Users/Omar/Desktop/entwurf-digitale-systeme/RTLCPU/D_FFaR.vhd
Z14 FC:/Users/Omar/Desktop/entwurf-digitale-systeme/RTLCPU/D_FFaR.vhd
l0
L1
VSk:ZoYzWIMb^Z3W>:fWe[3
!s100 Fm:>oB]>@H@0ddbDQ9]7<0
R4
32
Z15 !s110 1419761247
!i10b 1
Z16 !s108 1419761247.415000
Z17 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Omar/Desktop/entwurf-digitale-systeme/RTLCPU/D_FFaR.vhd|
Z18 !s107 C:/Users/Omar/Desktop/entwurf-digitale-systeme/RTLCPU/D_FFaR.vhd|
!i113 1
R9
R10
Artl1
DEx4 work 6 d_ffar 0 22 Sk:ZoYzWIMb^Z3W>:fWe[3
l10
L9
V2JO3TzXdgK0`9g^aPm`Qi1
!s100 @E1[SE2ob`ZlY`k`2`Lo30
R4
32
R15
!i10b 1
R16
R17
R18
!i113 1
R9
R10
Ed_reg12re
Z19 w1419327475
R1
Z20 8C:/Users/Omar/Desktop/entwurf-digitale-systeme/RTLCPU/D_REG12RE.vhd
Z21 FC:/Users/Omar/Desktop/entwurf-digitale-systeme/RTLCPU/D_REG12RE.vhd
l0
L1
VTfL4bFY9NidVXTK5nHd[23
!s100 ^>7VnmR3h]`Nb[n2ld><:1
R4
32
Z22 !s110 1419761246
!i10b 1
Z23 !s108 1419761246.509000
Z24 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Omar/Desktop/entwurf-digitale-systeme/RTLCPU/D_REG12RE.vhd|
Z25 !s107 C:/Users/Omar/Desktop/entwurf-digitale-systeme/RTLCPU/D_REG12RE.vhd|
!i113 1
R9
R10
Artl
DEx4 work 9 d_reg12re 0 22 TfL4bFY9NidVXTK5nHd[23
l10
L9
V0O0UQRP3G6mV_Tm8N3AXW3
!s100 0Ph]k07Q2Hcj`2>egONMP3
R4
32
R22
!i10b 1
R23
R24
R25
!i113 1
R9
R10
Ei_device
Z26 w1419339223
R1
Z27 8C:/Users/Omar/Desktop/entwurf-digitale-systeme/RTLCPU/O_device.vhd
Z28 FC:/Users/Omar/Desktop/entwurf-digitale-systeme/RTLCPU/O_device.vhd
l0
L1
VjlTUF6RaI?ZY7L_Y:03j73
!s100 `Tii:o:gl]cZfgIXO1gdL3
R4
32
Z29 !s110 1419761248
!i10b 1
Z30 !s108 1419761248.931000
Z31 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Omar/Desktop/entwurf-digitale-systeme/RTLCPU/O_device.vhd|
Z32 !s107 C:/Users/Omar/Desktop/entwurf-digitale-systeme/RTLCPU/O_device.vhd|
!i113 1
R9
R10
Artl
DEx4 work 8 i_device 0 22 jlTUF6RaI?ZY7L_Y:03j73
l39
L15
VfcRoKCAA6J0ZAg<>UmhBo3
!s100 jeWiPzCE1fSm8IzfhT1PP3
R4
32
R29
!i10b 1
R30
R31
R32
!i113 1
R9
R10
Ememory
Z33 w1419758756
R1
Z34 8C:/Users/Omar/Desktop/entwurf-digitale-systeme/RTLCPU/Memory.vhd
Z35 FC:/Users/Omar/Desktop/entwurf-digitale-systeme/RTLCPU/Memory.vhd
l0
L1
VgZO;AW7i>l:0ZW1j>Ki3<3
!s100 OkA7Az>3nDZHNM=`_0?TO2
R4
32
R11
!i10b 1
Z36 !s108 1419761245.806000
Z37 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Omar/Desktop/entwurf-digitale-systeme/RTLCPU/Memory.vhd|
Z38 !s107 C:/Users/Omar/Desktop/entwurf-digitale-systeme/RTLCPU/Memory.vhd|
!i113 1
R9
R10
Artl
DEx4 work 6 memory 0 22 gZO;AW7i>l:0ZW1j>Ki3<3
l14
L12
V9_RSdbn2SQaT<jLh@6]Hi1
!s100 f^R2Al7Z2RSgg6cm5VV^c1
R4
32
R11
!i10b 1
R36
R37
R38
!i113 1
R9
R10
Erstgen
Z39 w1419113094
R1
Z40 8C:/Users/Omar/Desktop/entwurf-digitale-systeme/RTLCPU/RstGen.vhd
Z41 FC:/Users/Omar/Desktop/entwurf-digitale-systeme/RTLCPU/RstGen.vhd
l0
L1
V5c`?=;9jJ`1z<<I0oC5693
!s100 @>?>mND0ChkKVzoFCffi60
R4
32
Z42 !s110 1419761244
!i10b 1
Z43 !s108 1419761244.571000
Z44 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Omar/Desktop/entwurf-digitale-systeme/RTLCPU/RstGen.vhd|
Z45 !s107 C:/Users/Omar/Desktop/entwurf-digitale-systeme/RTLCPU/RstGen.vhd|
!i113 1
R9
R10
Adataflow
DEx4 work 6 rstgen 0 22 5c`?=;9jJ`1z<<I0oC5693
l9
L8
VSTzT5?AA0on8?H>mGA[aQ2
!s100 I84Y:l]WXJ:6D0ec1Zg;j3
R4
32
R42
!i10b 1
R43
R44
R45
!i113 1
R9
R10
Prstgen_pack
w1419113193
R1
8C:/Users/Omar/Desktop/entwurf-digitale-systeme/RTLCPU/RstGen_pack.vhd
FC:/Users/Omar/Desktop/entwurf-digitale-systeme/RTLCPU/RstGen_pack.vhd
l0
L1
V]mCFi6:F96AXCBbc=XM8l1
!s100 ;43`R_MPY=I]Qm>=90hFi0
R4
32
R11
!i10b 1
!s108 1419761245.415000
!s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Omar/Desktop/entwurf-digitale-systeme/RTLCPU/RstGen_pack.vhd|
!s107 C:/Users/Omar/Desktop/entwurf-digitale-systeme/RTLCPU/RstGen_pack.vhd|
!i113 1
R9
R10
