

module cache_lru #(
    parameter  LINE_ADDR_LEN = 3, // lineå†…åœ°ï¿?????é•¿åº¦ï¼Œå†³å®šäº†æ¯ä¸ªlineå…·æœ‰2^3ä¸ªword
    parameter  SET_ADDR_LEN  = 3, // ç»„åœ°ï¿?????é•¿åº¦ï¼Œå†³å®šäº†ï¿?????å…±æœ‰2^3=8ï¿?????
    parameter  TAG_ADDR_LEN  = 6, // tagé•¿åº¦
    parameter  WAY_LEN       = 4,  // ç»„ç›¸è¿åº¦ï¼Œå†³å®šäº†æ¯ç»„ä¸­æœ‰å¤šå°‘è·¯lineï¼Œè¿™é‡Œæ˜¯ç›´æ¥æ˜ å°„å‹cacheï¼Œå› æ­¤è¯¥å‚æ•°æ²¡ç”¨ï¿?????
    parameter  WAY_CNT       = 11
)(
    input  clk, rst,
    output miss,               // å¯¹CPUå‘å‡ºçš„missä¿¡å·
    input  [31:0] addr,        // è¯»å†™è¯·æ±‚åœ°å€
    input  rd_req,             // è¯»è¯·æ±‚ä¿¡ï¿?????
    output reg [31:0] rd_data, // è¯»å‡ºçš„æ•°æ®ï¼Œï¿?????æ¬¡è¯»ï¿?????ä¸ªword
    input  wr_req,             // å†™è¯·æ±‚ä¿¡ï¿?????
    input  [31:0] wr_data      // è¦å†™å…¥çš„æ•°æ®ï¼Œä¸€æ¬¡å†™ï¿?????ä¸ªword
);

localparam MEM_ADDR_LEN    = TAG_ADDR_LEN + SET_ADDR_LEN ; // è®¡ç®—ä¸»å­˜åœ°å€é•¿åº¦ MEM_ADDR_LENï¼Œä¸»å­˜å¤§ï¿?????=2^MEM_ADDR_LENä¸ªline
localparam UNUSED_ADDR_LEN = 32 - TAG_ADDR_LEN - SET_ADDR_LEN - LINE_ADDR_LEN - 2 ;       // è®¡ç®—æœªä½¿ç”¨çš„åœ°å€çš„é•¿ï¿?????
localparam LINE_SIZE       = 1 << LINE_ADDR_LEN  ;         // è®¡ç®— line ï¿????? word çš„æ•°é‡ï¼Œï¿????? 2^LINE_ADDR_LEN ä¸ªword ï¿????? line
localparam SET_SIZE        = 1 << SET_ADDR_LEN   ;         // è®¡ç®—ï¿?????å…±æœ‰å¤šå°‘ç»„ï¼Œï¿????? 2^SET_ADDR_LEN ä¸ªç»„


reg [            31:0] cache_mem    [SET_SIZE][WAY_CNT][LINE_SIZE]; // SET_SIZEä¸ªwayï¼Œæ¯ä¸ªwayæœ‰WAY_CNTä¸ªline,æ¯ä¸ªlineæœ‰LINE_SIZEä¸ªword
reg [TAG_ADDR_LEN-1:0] cache_tags   [SET_SIZE][WAY_CNT];            // SET_SIZEä¸ªTAG
reg                    valid        [SET_SIZE][WAY_CNT];            // SET_SIZEä¸ªvalid(æœ‰æ•ˆï¿?????)
reg                    dirty        [SET_SIZE][WAY_CNT];            // SET_SIZEä¸ªdirty(è„ä½)
reg          [WAY_CNT-1:0] cmp          ;

wire [              2-1:0]   word_addr;                   // å°†è¾“å…¥åœ°ï¿?????addræ‹†åˆ†æˆè¿™5ä¸ªéƒ¨ï¿?????
wire [  LINE_ADDR_LEN-1:0]   line_addr;
wire [   SET_ADDR_LEN-1:0]    set_addr;
wire [   TAG_ADDR_LEN-1:0]    tag_addr;
wire [UNUSED_ADDR_LEN-1:0] unused_addr;
reg  [        WAY_LEN-1:0]    way_addr;

wire [        WAY_LEN-1:0]swap_in_addr;

enum  {IDLE, SWAP_OUT, SWAP_IN, SWAP_IN_OK} cache_stat;    // cache çŠ¶ï¿½?ï¿½æœºçš„çŠ¶æ€å®šï¿?????
                                                           // IDLEä»£è¡¨å°±ç»ªï¼ŒSWAP_OUTä»£è¡¨æ­£åœ¨æ¢å‡ºï¼ŒSWAP_INä»£è¡¨æ­£åœ¨æ¢å…¥ï¼ŒSWAP_IN_OKä»£è¡¨æ¢å…¥åè¿›è¡Œä¸€å‘¨æœŸçš„å†™å…¥cacheæ“ä½œï¿?????

reg  [   SET_ADDR_LEN-1:0] mem_rd_set_addr = 0;
reg  [   TAG_ADDR_LEN-1:0] mem_rd_tag_addr = 0;
wire [   MEM_ADDR_LEN-1:0] mem_rd_addr = {mem_rd_tag_addr, mem_rd_set_addr};
reg  [   MEM_ADDR_LEN-1:0] mem_wr_addr = 0;

reg  [31:0] mem_wr_line [LINE_SIZE];
wire [31:0] mem_rd_line [LINE_SIZE];

wire mem_gnt;      // ä¸»å­˜å“åº”è¯»å†™çš„æ¡æ‰‹ä¿¡ï¿?????

assign {unused_addr, tag_addr, set_addr, line_addr, word_addr} = addr;  // æ‹†åˆ† 32bit ADDR

reg cache_hit = 1'b0;
reg [WAY_LEN-1:0]clear_addr;
reg clear_en;
reg  [        WAY_LEN-1:0]swap_old_addr;
always @ (*) begin              // åˆ¤æ–­ è¾“å…¥çš„address æ˜¯å¦ï¿????? cache ä¸­å‘½ï¿?????
    for(integer m = 0; m < WAY_CNT; m++)begin
    if(valid[set_addr][m]&& cache_tags[set_addr][m] == tag_addr)begin   // å¦‚æœ cache lineæœ‰æ•ˆï¼Œå¹¶ä¸”tagä¸è¾“å…¥åœ°ï¿?????ä¸­çš„tagç›¸ç­‰ï¼Œåˆ™å‘½ä¸­
        cmp[m] = 1'b1;
        way_addr = m;
    end
    else
        cmp[m] = 1'b0;
    end
end

always@(*)begin
    cache_hit=|cmp;
end
/*
always@(*)begin
    case(cmp)
        4'd1:way_addr=2'd0;
        4'd2:way_addr=2'd1;
        4'd4:way_addr=2'd2;
        4'd8:way_addr=2'd3;
        default:way_addr=2'd0;
    endcase
end
*/

always @ (posedge clk or posedge rst) 
begin     
    if(rst) begin
        cache_stat <= IDLE;
        for(integer i = 0; i < SET_SIZE; i++) begin
            for(integer j = 0; j < WAY_CNT; j++) begin

            dirty[i][j] = 1'b0;
            valid[i][j] = 1'b0;
            end
        end
        for(integer k = 0; k < LINE_SIZE; k++)begin
            mem_wr_line[k] <= 0;
        end
        mem_wr_addr <= 0;
        {mem_rd_tag_addr, mem_rd_set_addr} <= 0;
        rd_data <= 0;
    end else begin
        case(cache_stat)
        IDLE:       begin
                        if(cache_hit) begin
                            if(rd_req) begin    // å¦‚æœcacheå‘½ä¸­ï¼Œå¹¶ä¸”æ˜¯è¯»è¯·æ±‚ï¼Œ
                                rd_data <= cache_mem[set_addr][way_addr][line_addr];   //åˆ™ç›´æ¥ä»cacheä¸­å–å‡ºè¦è¯»çš„æ•°æ®
                                clear_addr<=way_addr;
                            end else if(wr_req) begin // å¦‚æœcacheå‘½ä¸­ï¼Œå¹¶ä¸”æ˜¯å†™è¯·æ±‚ï¼Œ
                                cache_mem[set_addr][way_addr][line_addr] <= wr_data;   // åˆ™ç›´æ¥å‘cacheä¸­å†™å…¥æ•°ï¿?????
                                dirty[set_addr][way_addr] <= 1'b1;                     // å†™æ•°æ®çš„åŒæ—¶ç½®è„ï¿?????
                                clear_addr<=way_addr;
                            end 
                        end else begin
                            swap_old_addr<=swap_in_addr;
                            if(wr_req | rd_req) begin   // å¦‚æœ cache æœªå‘½ä¸­ï¼Œå¹¶ä¸”æœ‰è¯»å†™è¯·æ±‚ï¼Œåˆ™éœ€è¦è¿›è¡Œæ¢ï¿?????
                                if(valid[set_addr][swap_in_addr] & dirty[set_addr][swap_in_addr]) begin    // å¦‚æœ è¦æ¢å…¥çš„cache line æœ¬æ¥æœ‰æ•ˆï¼Œä¸”è„ï¼Œåˆ™éœ€è¦å…ˆå°†å®ƒæ¢å‡º
                                    cache_stat  <= SWAP_OUT;

                                    mem_wr_addr <= {cache_tags[set_addr][swap_in_addr], set_addr};
                                    mem_wr_line <= cache_mem[set_addr][swap_in_addr];
                                    clear_addr  <=swap_in_addr;
                                end else begin                                   // åä¹‹ï¼Œä¸ï¿?????è¦æ¢å‡ºï¼Œç›´æ¥æ¢å…¥
                                    cache_stat  <= SWAP_IN;
                                    clear_addr  <=swap_in_addr;
                                end
                                {mem_rd_tag_addr, mem_rd_set_addr} <= {tag_addr, set_addr};
                            end
                        end
                        clear_en<=1'b1;
                    end
        SWAP_OUT:   begin
                        if(mem_gnt) begin           // å¦‚æœä¸»å­˜æ¡æ‰‹ä¿¡å·æœ‰æ•ˆï¼Œè¯´æ˜æ¢å‡ºæˆåŠŸï¼Œè·³åˆ°ä¸‹ä¸€çŠ¶ï¿½??
                            cache_stat <= SWAP_IN;
                        end
                        clear_en<=1'b0;
                    end
        SWAP_IN:    begin
                        if(mem_gnt) begin           // å¦‚æœä¸»å­˜æ¡æ‰‹ä¿¡å·æœ‰æ•ˆï¼Œè¯´æ˜æ¢å…¥æˆåŠŸï¼Œè·³åˆ°ä¸‹ä¸€çŠ¶ï¿½??
                            cache_stat <= SWAP_IN_OK;
                        end
                        clear_en<=1'b0;
                    end
        SWAP_IN_OK: begin           // ä¸Šä¸€ä¸ªå‘¨æœŸæ¢å…¥æˆåŠŸï¼Œè¿™å‘¨æœŸå°†ä¸»å­˜è¯»å‡ºçš„lineå†™å…¥cacheï¼Œå¹¶æ›´æ–°tagï¼Œç½®é«˜validï¼Œç½®ä½dirty
                        for(integer i=0; i<LINE_SIZE; i++)  cache_mem[mem_rd_set_addr][swap_old_addr][i] <= mem_rd_line[i];
                        cache_tags[mem_rd_set_addr][swap_old_addr] <= mem_rd_tag_addr;
                        valid     [mem_rd_set_addr][swap_old_addr] <= 1'b1;
                        dirty     [mem_rd_set_addr][swap_old_addr] <= 1'b0;
                        cache_stat <= IDLE;        // å›åˆ°å°±ç»ªçŠ¶ï¿½??
                        clear_en<=1'b0;
                    end
        endcase
    end
end

wire mem_rd_req ;
assign mem_rd_req = (cache_stat == SWAP_IN );
wire mem_wr_req ;
assign mem_wr_req = (cache_stat == SWAP_OUT);

wire [   MEM_ADDR_LEN-1 :0] mem_addr;
assign  mem_addr = mem_rd_req ? mem_rd_addr : ( mem_wr_req ? mem_wr_addr : 0);

assign miss = (rd_req | wr_req) & ~(cache_hit && cache_stat==IDLE) ;     // ï¿????? æœ‰è¯»å†™è¯·æ±‚æ—¶ï¼Œå¦‚æœcacheä¸å¤„äºå°±ï¿?????(IDLE)çŠ¶ï¿½?ï¿½ï¼Œæˆ–ï¿½?ï¿½æœªå‘½ä¸­ï¼Œåˆ™miss=1

main_mem #(     // ä¸»å­˜ï¼Œæ¯æ¬¡è¯»å†™ä»¥line ä¸ºå•ï¿?????
    .LINE_ADDR_LEN  ( LINE_ADDR_LEN          ),
    .ADDR_LEN       ( MEM_ADDR_LEN           )
) main_mem_instance (
    .clk            ( clk                    ),
    .rst            ( rst                    ),
    .gnt            ( mem_gnt                ),
    .addr           ( mem_addr               ),
    .rd_req         ( mem_rd_req             ),
    .rd_line        ( mem_rd_line            ),
    .wr_req         ( mem_wr_req             ),
    .wr_line        ( mem_wr_line            )
);
reg [8:0]cnt;//ï¿????1024å‘¨æœŸæ¸…é™¤LRUå¯„å­˜ï¿????
wire fifo_rst;
assign fifo_rst=(cnt==9'd0)?1'b1:1'b0;
always@(posedge clk or posedge rst)
begin
    if(rst)
        cnt<=9'd0;
    else
        cnt<=cnt+1'b1;
    
end


//assign swap_in_addr=2'd0;
lru #(
    .LINE_ADDR_LEN (LINE_ADDR_LEN), // lineï¿½Úµï¿½??ï¿½ï¿½ï¿½È£ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ã¿ï¿½ï¿½lineï¿½ï¿½ï¿½ï¿½2^3ï¿½ï¿½word
    .SET_ADDR_LEN  (SET_ADDR_LEN), // ï¿½ï¿½ï¿????ï¿½ï¿½ï¿½È£ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½??ï¿½ï¿½ï¿½ï¿½2^3=8??
    .TAG_ADDR_LEN  (TAG_ADDR_LEN), // tagï¿½ï¿½ï¿½ï¿½
    .WAY_LEN       (WAY_LEN),  // ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½È£ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ã¿ï¿½ï¿½ï¿½ï¿½ï¿½Ğ¶ï¿½ï¿½ï¿½Â·lineï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ö±ï¿½ï¿½Ó³ï¿½ï¿½ï¿½ï¿½cacheï¿½ï¿½ï¿½ï¿½Ë¸Ã²ï¿½ï¿½ï¿½Ã»ï¿½ï¿????
    .WAY_CNT       (WAY_CNT)
)lru_instance(

    .clk(clk), 
    .rst(fifo_rst),
    .set_addr(set_addr),
    .way_addr(clear_addr),  
    .way_rst_en(clear_en),     
    .swap_addr(swap_in_addr)
);

endmodule





