Release 11.5 - xst L.70 (lin)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: cpld_ram512k_v110.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report

=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "cpld_ram512k_v110.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Target Device                      : XC9500 CPLDs
Output File Name                   : "cpld_ram512k_v110"
Output Format                      : NGC

---- Source Options
Top Module Name                    : cpld_ram512k_v110
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
Mux Extraction                     : YES
Resource Sharing                   : YES

---- Target Options
Add IO Buffers                     : YES
MACRO Preserve                     : YES
XOR Preserve                       : YES
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 2
Library Search Order               : cpld_ram512k_v110.lso
Keep Hierarchy                     : No
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Verilog 2001                       : YES

---- Other Options
wysiwyg                            : NO

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "../src/cpld_ram512k_v110.v" in library work
Module <cpld_ram512k_v110> compiled
No errors in compilation
Analysis of file <"cpld_ram512k_v110.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <cpld_ram512k_v110> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <cpld_ram512k_v110>.
Module <cpld_ram512k_v110> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <cpld_ram512k_v110>.
    Related source file is "../src/cpld_ram512k_v110.v".
WARNING:Xst:647 - Input <adr8> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ready> is never assigned.
WARNING:Xst:646 - Signal <dip_q<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:737 - Found 4-bit latch for signal <dip_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <clken_lat_qb>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 2-bit tristate buffer for signal <$mux0000<4:3>>.
    Found 1-bit register for signal <adr15_q>.
    Found 1-bit register for signal <mode3_q>.
    Found 1-bit register for signal <mreq_b_f_q>.
    Found 1-bit register for signal <mreq_b_q>.
    Found 1-bit register for signal <mwr_cyc_f_q>.
    Found 1-bit register for signal <mwr_cyc_q>.
    Found 6-bit register for signal <ramblock_q>.
    Found 3-bit comparator equal for signal <ramblock_q$cmp_eq0000> created at line 201.
    Summary:
	inferred   6 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   6 Tristate(s).
Unit <cpld_ram512k_v110> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 7
 1-bit register                                        : 6
 6-bit register                                        : 1
# Latches                                              : 2
 1-bit latch                                           : 1
 4-bit latch                                           : 1
# Comparators                                          : 1
 3-bit comparator equal                                : 1
# Tristates                                            : 4
 1-bit tristate buffer                                 : 2
 2-bit tristate buffer                                 : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 6
 Flip-Flops                                            : 6
# Latches                                              : 2
 1-bit latch                                           : 1
 4-bit latch                                           : 1
# Comparators                                          : 1
 3-bit comparator equal                                : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <dip_q_0> of sequential type is unconnected in block <cpld_ram512k_v110>.
WARNING:Xst:2677 - Node <dip_q_1> of sequential type is unconnected in block <cpld_ram512k_v110>.

Optimizing unit <cpld_ram512k_v110> ...

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : cpld_ram512k_v110.ngr
Top Level Output File Name         : cpld_ram512k_v110
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No
Target Technology                  : XC9500 CPLDs
Macro Preserve                     : YES
XOR Preserve                       : YES
wysiwyg                            : NO

Design Statistics
# IOs                              : 34

Cell Usage :
# BELS                             : 245
#      AND2                        : 94
#      AND3                        : 5
#      AND4                        : 2
#      GND                         : 1
#      INV                         : 87
#      OR2                         : 49
#      OR3                         : 5
#      VCC                         : 1
#      XOR2                        : 1
# FlipFlops/Latches                : 15
#      FDC                         : 10
#      FDP                         : 2
#      LD                          : 3
# IO Buffers                       : 32
#      IBUF                        : 19
#      IOBUFE                      : 4
#      OBUF                        : 7
#      OBUFE                       : 2
=========================================================================


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 1.44 secs
 
--> 


Total memory usage is 128752 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    7 (   0 filtered)
Number of infos    :    0 (   0 filtered)

