{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1527064356724 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1527064356724 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DSP EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"DSP\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1527064356740 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1527064356794 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1527064356795 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "altpll0:inst\|altpll:altpll_component\|altpll0_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"altpll0:inst\|altpll:altpll_component\|altpll0_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll0:inst\|altpll:altpll_component\|altpll0_altpll:auto_generated\|wire_pll1_clk\[0\] 128 3125 0 0 " "Implementing clock multiplication of 128, clock division of 3125, and phase shift of 0 degrees (0 ps) for altpll0:inst\|altpll:altpll_component\|altpll0_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/altpll0_altpll.v" "" { Text "/home/jep/Documents/epsem/SE/projecte/codi/SE-p2/DTMF_P2_V1/db/altpll0_altpll.v" 45 -1 0 } } { "" "" { Generic "/home/jep/Documents/epsem/SE/projecte/codi/SE-p2/DTMF_P2_V1/" { { 0 { 0 ""} 0 1198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1527064356847 ""}  } { { "db/altpll0_altpll.v" "" { Text "/home/jep/Documents/epsem/SE/projecte/codi/SE-p2/DTMF_P2_V1/db/altpll0_altpll.v" 45 -1 0 } } { "" "" { Generic "/home/jep/Documents/epsem/SE/projecte/codi/SE-p2/DTMF_P2_V1/" { { 0 { 0 ""} 0 1198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1527064356847 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1527064356987 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1527064356992 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1527064357095 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1527064357095 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1527064357095 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1527064357095 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1527064357104 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1527064357104 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1527064357104 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1527064357104 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1527064357106 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll0:inst\|altpll:altpll_component\|altpll0_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_4) " "Automatically promoted node altpll0:inst\|altpll:altpll_component\|altpll0_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1527064357656 ""}  } { { "db/altpll0_altpll.v" "" { Text "/home/jep/Documents/epsem/SE/projecte/codi/SE-p2/DTMF_P2_V1/db/altpll0_altpll.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jep/Documents/epsem/SE/projecte/codi/SE-p2/DTMF_P2_V1/" { { 0 { 0 ""} 0 1198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1527064357656 ""}
{ "Info" "ISTA_SDC_FOUND" "DSP.sdc " "Reading SDC File: 'DSP.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1527064357978 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3125 -multiply_by 128 -duty_cycle 50.00 -name \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3125 -multiply_by 128 -duty_cycle 50.00 -name \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1527064357991 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1527064357990 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1527064357991 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1527064358009 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1527064358010 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1527064358010 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1527064358010 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1527064358010 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 488.281 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " " 488.281 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1527064358010 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1527064358010 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1527064358066 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1527064358071 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1527064358072 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1527064358079 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1527064358086 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1527064358096 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1527064358293 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "256 Embedded multiplier block " "Packed 256 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1527064358298 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "256 " "Created 256 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1527064358298 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1527064358298 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[0\] " "Node \"DRAM_DQM\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[1\] " "Node \"DRAM_DQM\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EPCS_ASDO " "Node \"EPCS_ASDO\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EPCS_ASDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EPCS_DATA0 " "Node \"EPCS_DATA0\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EPCS_DATA0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EPCS_DCLK " "Node \"EPCS_DCLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EPCS_DCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EPCS_NCSO " "Node \"EPCS_NCSO\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EPCS_NCSO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[0\] " "Node \"GPIO_2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[10\] " "Node \"GPIO_2\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[12\] " "Node \"GPIO_2\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[2\] " "Node \"GPIO_2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[4\] " "Node \"GPIO_2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[6\] " "Node \"GPIO_2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[8\] " "Node \"GPIO_2\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2_IN\[0\] " "Node \"GPIO_2_IN\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2_IN\[1\] " "Node \"GPIO_2_IN\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2_IN\[2\] " "Node \"GPIO_2_IN\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_D1 " "Node \"GPIO_D1\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_D1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_D11 " "Node \"GPIO_D11\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_D11" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_D3 " "Node \"GPIO_D3\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_D3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_D5 " "Node \"GPIO_D5\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_D5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_D7 " "Node \"GPIO_D7\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_D7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_D9 " "Node \"GPIO_D9\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_D9" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPU\[0\] " "Node \"GPU\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPU\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPU\[10\] " "Node \"GPU\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPU\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPU\[11\] " "Node \"GPU\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPU\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPU\[12\] " "Node \"GPU\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPU\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPU\[13\] " "Node \"GPU\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPU\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPU\[14\] " "Node \"GPU\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPU\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPU\[15\] " "Node \"GPU\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPU\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPU\[16\] " "Node \"GPU\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPU\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPU\[17\] " "Node \"GPU\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPU\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPU\[18\] " "Node \"GPU\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPU\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPU\[19\] " "Node \"GPU\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPU\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPU\[1\] " "Node \"GPU\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPU\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPU\[20\] " "Node \"GPU\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPU\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPU\[21\] " "Node \"GPU\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPU\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPU\[22\] " "Node \"GPU\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPU\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPU\[23\] " "Node \"GPU\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPU\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPU\[24\] " "Node \"GPU\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPU\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPU\[25\] " "Node \"GPU\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPU\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPU\[26\] " "Node \"GPU\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPU\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPU\[27\] " "Node \"GPU\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPU\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPU\[28\] " "Node \"GPU\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPU\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPU\[29\] " "Node \"GPU\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPU\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPU\[2\] " "Node \"GPU\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPU\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPU\[30\] " "Node \"GPU\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPU\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPU\[31\] " "Node \"GPU\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPU\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPU\[32\] " "Node \"GPU\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPU\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPU\[33\] " "Node \"GPU\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPU\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPU\[3\] " "Node \"GPU\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPU\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPU\[4\] " "Node \"GPU\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPU\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPU\[5\] " "Node \"GPU\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPU\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPU\[6\] " "Node \"GPU\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPU\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPU\[7\] " "Node \"GPU\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPU\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPU\[8\] " "Node \"GPU\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPU\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPU\[9\] " "Node \"GPU\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPU\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPU_IN\[0\] " "Node \"GPU_IN\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPU_IN\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPU_IN\[1\] " "Node \"GPU_IN\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPU_IN\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPZ\[0\] " "Node \"GPZ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPZ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPZ\[10\] " "Node \"GPZ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPZ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPZ\[11\] " "Node \"GPZ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPZ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPZ\[12\] " "Node \"GPZ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPZ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPZ\[13\] " "Node \"GPZ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPZ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPZ\[14\] " "Node \"GPZ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPZ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPZ\[15\] " "Node \"GPZ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPZ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPZ\[16\] " "Node \"GPZ\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPZ\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPZ\[17\] " "Node \"GPZ\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPZ\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPZ\[18\] " "Node \"GPZ\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPZ\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPZ\[19\] " "Node \"GPZ\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPZ\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPZ\[1\] " "Node \"GPZ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPZ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPZ\[20\] " "Node \"GPZ\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPZ\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPZ\[21\] " "Node \"GPZ\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPZ\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPZ\[22\] " "Node \"GPZ\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPZ\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPZ\[23\] " "Node \"GPZ\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPZ\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPZ\[24\] " "Node \"GPZ\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPZ\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPZ\[25\] " "Node \"GPZ\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPZ\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPZ\[26\] " "Node \"GPZ\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPZ\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPZ\[27\] " "Node \"GPZ\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPZ\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPZ\[28\] " "Node \"GPZ\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPZ\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPZ\[29\] " "Node \"GPZ\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPZ\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPZ\[2\] " "Node \"GPZ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPZ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPZ\[30\] " "Node \"GPZ\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPZ\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPZ\[31\] " "Node \"GPZ\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPZ\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPZ\[32\] " "Node \"GPZ\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPZ\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPZ\[33\] " "Node \"GPZ\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPZ\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPZ\[3\] " "Node \"GPZ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPZ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPZ\[4\] " "Node \"GPZ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPZ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPZ\[5\] " "Node \"GPZ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPZ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPZ\[6\] " "Node \"GPZ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPZ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPZ\[7\] " "Node \"GPZ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPZ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPZ\[8\] " "Node \"GPZ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPZ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPZ\[9\] " "Node \"GPZ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPZ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPZ_IN\[0\] " "Node \"GPZ_IN\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPZ_IN\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPZ_IN\[1\] " "Node \"GPZ_IN\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPZ_IN\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "G_SENSOR_CS_N " "Node \"G_SENSOR_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "G_SENSOR_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "G_SENSOR_INT " "Node \"G_SENSOR_INT\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "G_SENSOR_INT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[0\] " "Node \"KEY\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[1\] " "Node \"KEY\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[0\] " "Node \"SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527064358517 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1527064358517 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1527064358521 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1527064358529 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1527064359597 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1527064360332 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1527064360366 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1527064361374 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1527064361374 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1527064362062 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "10 X32_Y23 X42_Y34 " "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X32_Y23 to location X42_Y34" {  } { { "loc" "" { Generic "/home/jep/Documents/epsem/SE/projecte/codi/SE-p2/DTMF_P2_V1/" { { 1 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X32_Y23 to location X42_Y34"} { { 12 { 0 ""} 32 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1527064364027 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1527064364027 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1527064364244 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1527064364244 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1527064364244 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1527064364245 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.74 " "Total time spent on timing analysis during the Fitter is 0.74 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1527064364423 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1527064364452 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1527064365002 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1527064365004 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1527064365701 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1527064366595 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1527064367005 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "2 Cyclone IV E " "2 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL R8 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at R8" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { CLOCK_50 } } } { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "main.bdf" "" { Schematic "/home/jep/Documents/epsem/SE/projecte/codi/SE-p2/DTMF_P2_V1/main.bdf" { { 592 8 184 608 "CLOCK_50" "" } } } } { "temporary_test_loc" "" { Generic "/home/jep/Documents/epsem/SE/projecte/codi/SE-p2/DTMF_P2_V1/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1527064367015 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_SDAT 3.3-V LVTTL A9 " "Pin ADC_SDAT uses I/O standard 3.3-V LVTTL at A9" {  } { { "/opt/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { ADC_SDAT } } } { "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_SDAT" } } } } { "main.bdf" "" { Schematic "/home/jep/Documents/epsem/SE/projecte/codi/SE-p2/DTMF_P2_V1/main.bdf" { { 408 48 224 424 "ADC_SDAT" "" } } } } { "temporary_test_loc" "" { Generic "/home/jep/Documents/epsem/SE/projecte/codi/SE-p2/DTMF_P2_V1/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1527064367015 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1527064367015 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/jep/Documents/epsem/SE/projecte/codi/SE-p2/DTMF_P2_V1/DSP.fit.smsg " "Generated suppressed messages file /home/jep/Documents/epsem/SE/projecte/codi/SE-p2/DTMF_P2_V1/DSP.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1527064367226 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 147 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 147 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1295 " "Peak virtual memory: 1295 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1527064367784 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 23 10:32:47 2018 " "Processing ended: Wed May 23 10:32:47 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1527064367784 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1527064367784 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1527064367784 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1527064367784 ""}
