SEQUENTIAL CLOCK PULSE WIDTH
----------------------------
Path 1: VIOLATED (-0.849 ns) PulseWidth Check with Pin RAM_256x16/CLK-CLK
               View: func_slow_RCMAX
         Startpoint: (R) RAM_256x16/CLK
              Clock: (R) ram_clk
           Endpoint: (F) RAM_256x16/CLK
              Clock: (F) ram_clk

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.552 (P)    2.940 (P)
            Arrival:=    2.552        2.940

         PulseWidth:-    0.061
        Uncertainty:-    0.400
      Required Time:=    2.091
       Launch Clock:=    2.940
          Data Path:+    0.000
              Slack:=   -0.849
     Timing Path:

#--------------------------------------------------------------
# Pin                     Cell          Delay    Arrival   Edge  
#                                       (ns)     (ns)    
#--------------------------------------------------------------
CTRL_INST/p5A89/ZN        (arrival)      -       0.000     R  
ram_clk_L1_I0/A           BUF_X32       0.000    0.000     R  
ram_clk_L1_I0/Z           BUF_X32       1.897    1.897     R  
RAM_256x16/CLK           ram_256x16A    1.043    2.940     R  
#--------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------
# Pin                    Cell         Delay    Arrival   Edge  
#                                     (ns)       (ns)    
#-------------------------------------------------------------
CTRL_INST/p5A89/ZN       (arrival)       -      2.000     F  
ram_clk_L1_I0/A           BUF_X32    0.000      2.000     F  
ram_clk_L1_I0/Z           BUF_X32    0.669      2.669     F  
RAM_256x16/CLK         ram_256x16A  -0.117      2.552     F  