|Part3
SW[0] => SW[0].IN1
SW[1] => SW[1].IN1
LEDR[0] << d_flip_flop:comb_3.port2
LEDR[1] << <GND>


|Part3|d_flip_flop:comb_3
clk => clk.IN1
D => D.IN1
Q <= d_latch:comb_5.port2


|Part3|d_flip_flop:comb_3|d_latch:comb_3
Clk => R_g.IN1
Clk => S_g.IN1
D => S.DATAIN
D => R.DATAIN
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Part3|d_flip_flop:comb_3|d_latch:comb_5
Clk => R_g.IN1
Clk => S_g.IN1
D => S.DATAIN
D => R.DATAIN
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


