#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Fri Sep 27 11:09:13 2024
# Process ID: 2368189
# Current directory: /opt/Vivado-Design-Tutorials
# Command line: vivado
# Log file: /opt/Vivado-Design-Tutorials/vivado.log
# Journal file: /opt/Vivado-Design-Tutorials/vivado.jou
#-----------------------------------------------------------
start_gui
create_project Lab1 /opt/Vivado-Design-Tutorials/Ip_Integrator/Lab_1/Lab1 -part xcvu9p-flga2104-2L-e
set_property board_part xilinx.com:vcu118:part0:2.4 [current_project]
create_bd_design "design_1"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:smartconnect:1.0 smartconnect_0
endgroup
set_property location {0.5 49 -123} [get_bd_cells smartconnect_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0
endgroup
set_property location {2 399 -259} [get_bd_cells axi_bram_ctrl_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uartlite:2.0 axi_uartlite_0
endgroup
set_property location {3 589 31} [get_bd_cells axi_uartlite_0]
set_property -dict [list CONFIG.NUM_MI {3}] [get_bd_cells smartconnect_0]
connect_bd_intf_net [get_bd_intf_pins smartconnect_0/M00_AXI] [get_bd_intf_pins axi_gpio_0/S_AXI]
connect_bd_intf_net [get_bd_intf_pins smartconnect_0/M01_AXI] [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
connect_bd_intf_net [get_bd_intf_pins smartconnect_0/M02_AXI] [get_bd_intf_pins axi_uartlite_0/S_AXI]
regenerate_bd_layout
regenerate_bd_layout
save_bd_design
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "Auto" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "Auto" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTB]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {dip_switches_4bits ( DIP switches ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {rs232_uart ( UART ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_uartlite_0/UART]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:11.0 microblaze_0
endgroup
set_property location {1 268 -79} [get_bd_cells microblaze_0]
set_property location {1 165 -21} [get_bd_cells microblaze_0]
apply_bd_automation -rule xilinx.com:bd_rule:microblaze -config { axi_intc {0} axi_periph {Enabled} cache {None} clk {New Clocking Wizard} cores {1} debug_module {Debug Only} ecc {None} local_mem {8KB} preset {None}}  [get_bd_cells microblaze_0]
regenerate_bd_layout
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_1/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_bram_ctrl_0/s_axi_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_1/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_gpio_0/s_axi_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_1/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_uartlite_0/s_axi_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {default_250mhz_clk1 ( 250 MHz System differential clock1 ) } Manual_Source {Auto}}  [get_bd_intf_pins clk_wiz_1/CLK_IN1_D]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {reset ( FPGA Reset ) } Manual_Source {Auto}}  [get_bd_pins clk_wiz_1/reset]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/microblaze_0/M_AXI_DP} Slave {/axi_gpio_0/S_AXI} ddr_seg {Auto} intc_ip {/smartconnect_0} master_apm {0}}  [get_bd_intf_pins microblaze_0/M_AXI_DP]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {reset ( FPGA Reset ) } Manual_Source {Auto}}  [get_bd_pins rst_clk_wiz_1_100M/ext_reset_in]
endgroup
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
group_bd_cells hier_0 [get_bd_cells mdm_1] [get_bd_cells microblaze_0] [get_bd_cells microblaze_0_local_memory]
copy_bd_objs /  [get_bd_cells {hier_0}]
undo
copy_bd_objs /  [get_bd_cells {hier_0}]
set_property location {2 451 -60} [get_bd_cells hier_1]
regenerate_bd_layout
set_property location {3 702 517} [get_bd_cells hier_1]
startgroup
set_property -dict [list CONFIG.C_USE_BSCAN {2}] [get_bd_cells hier_0/mdm_1]
endgroup
startgroup
set_property -dict [list CONFIG.C_USE_BSCAN {2}] [get_bd_cells hier_1/mdm_1]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/clk_wiz_1/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/hier_1/M_AXI_DP} Slave {/axi_gpio_0/S_AXI} ddr_seg {Auto} intc_ip {/smartconnect_0} master_apm {0}}  [get_bd_intf_pins hier_1/M_AXI_DP]
endgroup
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
save_bd_design
set_property range 64K [get_bd_addr_segs {hier_0/microblaze_0/Data/SEG_axi_bram_ctrl_0_Mem0}]
validate_bd_design
connect_bd_net [get_bd_pins hier_1/SYS_Rst] [get_bd_pins rst_clk_wiz_1_100M/bus_struct_reset]
validate_bd_design
save_bd_design
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_intf_nets {smartconnect_0_M00_AXI}]
apply_bd_automation -rule xilinx.com:bd_rule:debug -dict [list \
                                                          [get_bd_intf_nets smartconnect_0_M00_AXI] {AXI_R_ADDRESS "Data and Trigger" AXI_R_DATA "Data and Trigger" AXI_W_ADDRESS "Data and Trigger" AXI_W_DATA "Data and Trigger" AXI_W_RESPONSE "Data and Trigger" CLK_SRC "/clk_wiz_1/clk_out1" SYSTEM_ILA "Auto" APC_EN "0" } \
                                                         ]
validate_bd_design
save_bd_design
generate_target all [get_files  /opt/Vivado-Design-Tutorials/Ip_Integrator/Lab_1/Lab1/Lab1.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_axi_gpio_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_smartconnect_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_bram_ctrl_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_uartlite_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_bram_ctrl_0_bram_0] }
catch { config_ip_cache -export [get_ips -all design_1_clk_wiz_1_0] }
catch { config_ip_cache -export [get_ips -all design_1_rst_clk_wiz_1_100M_0] }
catch { config_ip_cache -export [get_ips -all design_1_mdm_1_0] }
catch { config_ip_cache -export [get_ips -all design_1_microblaze_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_dlmb_v10_0] }
catch { config_ip_cache -export [get_ips -all design_1_ilmb_v10_0] }
catch { config_ip_cache -export [get_ips -all design_1_dlmb_bram_if_cntlr_0] }
catch { config_ip_cache -export [get_ips -all design_1_ilmb_bram_if_cntlr_0] }
catch { config_ip_cache -export [get_ips -all design_1_lmb_bram_0] }
catch { config_ip_cache -export [get_ips -all design_1_mdm_1_2] }
catch { config_ip_cache -export [get_ips -all design_1_microblaze_0_2] }
catch { config_ip_cache -export [get_ips -all design_1_dlmb_v10_2] }
catch { config_ip_cache -export [get_ips -all design_1_ilmb_v10_2] }
catch { config_ip_cache -export [get_ips -all design_1_dlmb_bram_if_cntlr_2] }
catch { config_ip_cache -export [get_ips -all design_1_ilmb_bram_if_cntlr_2] }
catch { config_ip_cache -export [get_ips -all design_1_lmb_bram_2] }
catch { config_ip_cache -export [get_ips -all design_1_system_ila_0_0] }
export_ip_user_files -of_objects [get_files /opt/Vivado-Design-Tutorials/Ip_Integrator/Lab_1/Lab1/Lab1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /opt/Vivado-Design-Tutorials/Ip_Integrator/Lab_1/Lab1/Lab1.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_axi_gpio_0_0_synth_1 design_1_smartconnect_0_0_synth_1 design_1_axi_bram_ctrl_0_0_synth_1 design_1_axi_uartlite_0_0_synth_1 design_1_axi_bram_ctrl_0_bram_0_synth_1 design_1_clk_wiz_1_0_synth_1 design_1_rst_clk_wiz_1_100M_0_synth_1 design_1_mdm_1_0_synth_1 design_1_microblaze_0_0_synth_1 design_1_dlmb_v10_0_synth_1 design_1_ilmb_v10_0_synth_1 design_1_dlmb_bram_if_cntlr_0_synth_1 design_1_ilmb_bram_if_cntlr_0_synth_1 design_1_lmb_bram_0_synth_1 design_1_mdm_1_2_synth_1 design_1_microblaze_0_2_synth_1 design_1_dlmb_v10_2_synth_1 design_1_ilmb_v10_2_synth_1 design_1_dlmb_bram_if_cntlr_2_synth_1 design_1_ilmb_bram_if_cntlr_2_synth_1 design_1_lmb_bram_2_synth_1 design_1_system_ila_0_0_synth_1 -jobs 16
wait_on_run design_1_axi_gpio_0_0_synth_1
wait_on_run design_1_smartconnect_0_0_synth_1
wait_on_run design_1_axi_bram_ctrl_0_0_synth_1
wait_on_run design_1_axi_uartlite_0_0_synth_1
wait_on_run design_1_axi_bram_ctrl_0_bram_0_synth_1
wait_on_run design_1_clk_wiz_1_0_synth_1
wait_on_run design_1_rst_clk_wiz_1_100M_0_synth_1
wait_on_run design_1_mdm_1_0_synth_1
wait_on_run design_1_microblaze_0_0_synth_1
wait_on_run design_1_dlmb_v10_0_synth_1
wait_on_run design_1_ilmb_v10_0_synth_1
wait_on_run design_1_dlmb_bram_if_cntlr_0_synth_1
wait_on_run design_1_ilmb_bram_if_cntlr_0_synth_1
wait_on_run design_1_lmb_bram_0_synth_1
wait_on_run design_1_mdm_1_2_synth_1
wait_on_run design_1_microblaze_0_2_synth_1
wait_on_run design_1_dlmb_v10_2_synth_1
wait_on_run design_1_ilmb_v10_2_synth_1
wait_on_run design_1_dlmb_bram_if_cntlr_2_synth_1
wait_on_run design_1_ilmb_bram_if_cntlr_2_synth_1
wait_on_run design_1_lmb_bram_2_synth_1
wait_on_run design_1_system_ila_0_0_synth_1
export_simulation -of_objects [get_files /opt/Vivado-Design-Tutorials/Ip_Integrator/Lab_1/Lab1/Lab1.srcs/sources_1/bd/design_1/design_1.bd] -directory /opt/Vivado-Design-Tutorials/Ip_Integrator/Lab_1/Lab1/Lab1.ip_user_files/sim_scripts -ip_user_files_dir /opt/Vivado-Design-Tutorials/Ip_Integrator/Lab_1/Lab1/Lab1.ip_user_files -ipstatic_source_dir /opt/Vivado-Design-Tutorials/Ip_Integrator/Lab_1/Lab1/Lab1.ip_user_files/ipstatic -lib_map_path [list {modelsim=/opt/Vivado-Design-Tutorials/Ip_Integrator/Lab_1/Lab1/Lab1.cache/compile_simlib/modelsim} {questa=/opt/Vivado-Design-Tutorials/Ip_Integrator/Lab_1/Lab1/Lab1.cache/compile_simlib/questa} {ies=/opt/Vivado-Design-Tutorials/Ip_Integrator/Lab_1/Lab1/Lab1.cache/compile_simlib/ies} {xcelium=/opt/Vivado-Design-Tutorials/Ip_Integrator/Lab_1/Lab1/Lab1.cache/compile_simlib/xcelium} {vcs=/opt/Vivado-Design-Tutorials/Ip_Integrator/Lab_1/Lab1/Lab1.cache/compile_simlib/vcs} {riviera=/opt/Vivado-Design-Tutorials/Ip_Integrator/Lab_1/Lab1/Lab1.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
