INFO: [VRFC 10-163] Analyzing VHDL file "C:/Universitet/3. Reliable System/DVA494/Lab4/Step3/Step3.srcs/sources_1/new/Step3.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'seconds_counter'
INFO: [VRFC 10-3107] analyzing entity 'clock_divider'
INFO: [VRFC 10-3107] analyzing entity 'timer'
INFO: [VRFC 10-3107] analyzing entity 'tb_timer'
