/*
 * Academic License - for use in teaching, academic research, and meeting
 * course requirements at degree granting institutions only.  Not for
 * government, commercial, or other organizational use.
 *
 * File: gene_c_code_private.h
 *
 * Code generated for Simulink model 'gene_c_code'.
 *
 * Model version                  : 1.6
 * Simulink Coder version         : 9.6 (R2021b) 14-May-2021
 * C/C++ source code generated on : Fri Sep  9 17:47:31 2022
 *
 * Target selection: ert.tlc
 * Embedded hardware selection: Intel->x86-64 (Windows64)
 * Code generation objectives: Unspecified
 * Validation result: Not run
 */

#ifndef RTW_HEADER_gene_c_code_private_h_
#define RTW_HEADER_gene_c_code_private_h_
#include "rtwtypes.h"

/* Imported (extern) block signals */
extern real32_T x;                     /* '<Root>/In1' */

#endif                                 /* RTW_HEADER_gene_c_code_private_h_ */

/*
 * File trailer for generated code.
 *
 * [EOF]
 */
