{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702342344290 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702342344291 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 11 21:52:24 2023 " "Processing started: Mon Dec 11 21:52:24 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702342344291 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702342344291 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test -c test " "Command: quartus_map --read_settings_files=on --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702342344291 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702342344734 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702342344734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.bdf" "" { Schematic "C:/Users/11781361/Desktop/Refrigerante 6/test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702342351799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702342351799 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test " "Elaborating entity \"test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702342351832 ""}
{ "Warning" "WSGN_SEARCH_FILE" "refrigerante.vhd 2 1 " "Using design file refrigerante.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 refrigerante-behavior " "Found design unit 1: refrigerante-behavior" {  } { { "refrigerante.vhd" "" { Text "C:/Users/11781361/Desktop/Refrigerante 6/refrigerante.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702342352180 ""} { "Info" "ISGN_ENTITY_NAME" "1 refrigerante " "Found entity 1: refrigerante" {  } { { "refrigerante.vhd" "" { Text "C:/Users/11781361/Desktop/Refrigerante 6/refrigerante.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702342352180 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1702342352180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "refrigerante refrigerante:inst1 " "Elaborating entity \"refrigerante\" for hierarchy \"refrigerante:inst1\"" {  } { { "test.bdf" "inst1" { Schematic "C:/Users/11781361/Desktop/Refrigerante 6/test.bdf" { { 112 800 992 288 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702342352184 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "first_clock refrigerante.vhd(28) " "VHDL Process Statement warning at refrigerante.vhd(28): signal \"first_clock\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "refrigerante.vhd" "" { Text "C:/Users/11781361/Desktop/Refrigerante 6/refrigerante.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702342352185 "|test|refrigerante:inst1"}
{ "Warning" "WSGN_SEARCH_FILE" "debouncer.v 1 1 " "Using design file debouncer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.v" "" { Text "C:/Users/11781361/Desktop/Refrigerante 6/debouncer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702342352207 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1702342352207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer:inst2 " "Elaborating entity \"debouncer\" for hierarchy \"debouncer:inst2\"" {  } { { "test.bdf" "inst2" { Schematic "C:/Users/11781361/Desktop/Refrigerante 6/test.bdf" { { 112 280 472 224 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702342352207 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 debouncer.v(71) " "Verilog HDL assignment warning at debouncer.v(71): truncated value with size 32 to match size of target (16)" {  } { { "debouncer.v" "" { Text "C:/Users/11781361/Desktop/Refrigerante 6/debouncer.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702342352208 "|test|debouncer:inst2"}
{ "Warning" "WSGN_SEARCH_FILE" "7segmentos.bdf 1 1 " "Using design file 7segmentos.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 7segmentos " "Found entity 1: 7segmentos" {  } { { "7segmentos.bdf" "" { Schematic "C:/Users/11781361/Desktop/Refrigerante 6/7segmentos.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702342352217 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1702342352217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7segmentos 7segmentos:inst3 " "Elaborating entity \"7segmentos\" for hierarchy \"7segmentos:inst3\"" {  } { { "test.bdf" "inst3" { Schematic "C:/Users/11781361/Desktop/Refrigerante 6/test.bdf" { { 232 1192 1288 392 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702342352217 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND4 17 " "Primitive \"AND4\" of instance \"17\" not used" {  } { { "7segmentos.bdf" "" { Schematic "C:/Users/11781361/Desktop/Refrigerante 6/7segmentos.bdf" { { 240 1232 1296 312 "17" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1702342352218 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "refrigerante:inst1\|accumulator\[0\] refrigerante:inst1\|accumulator\[0\]~_emulated refrigerante:inst1\|accumulator\[0\]~1 " "Register \"refrigerante:inst1\|accumulator\[0\]\" is converted into an equivalent circuit using register \"refrigerante:inst1\|accumulator\[0\]~_emulated\" and latch \"refrigerante:inst1\|accumulator\[0\]~1\"" {  } { { "refrigerante.vhd" "" { Text "C:/Users/11781361/Desktop/Refrigerante 6/refrigerante.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702342352605 "|test|refrigerante:inst1|accumulator[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "refrigerante:inst1\|accumulator\[1\] refrigerante:inst1\|accumulator\[1\]~_emulated refrigerante:inst1\|accumulator\[1\]~5 " "Register \"refrigerante:inst1\|accumulator\[1\]\" is converted into an equivalent circuit using register \"refrigerante:inst1\|accumulator\[1\]~_emulated\" and latch \"refrigerante:inst1\|accumulator\[1\]~5\"" {  } { { "refrigerante.vhd" "" { Text "C:/Users/11781361/Desktop/Refrigerante 6/refrigerante.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702342352605 "|test|refrigerante:inst1|accumulator[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "refrigerante:inst1\|accumulator\[2\] refrigerante:inst1\|accumulator\[2\]~_emulated refrigerante:inst1\|accumulator\[2\]~9 " "Register \"refrigerante:inst1\|accumulator\[2\]\" is converted into an equivalent circuit using register \"refrigerante:inst1\|accumulator\[2\]~_emulated\" and latch \"refrigerante:inst1\|accumulator\[2\]~9\"" {  } { { "refrigerante.vhd" "" { Text "C:/Users/11781361/Desktop/Refrigerante 6/refrigerante.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702342352605 "|test|refrigerante:inst1|accumulator[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "refrigerante:inst1\|accumulator\[3\] refrigerante:inst1\|accumulator\[3\]~_emulated refrigerante:inst1\|accumulator\[3\]~13 " "Register \"refrigerante:inst1\|accumulator\[3\]\" is converted into an equivalent circuit using register \"refrigerante:inst1\|accumulator\[3\]~_emulated\" and latch \"refrigerante:inst1\|accumulator\[3\]~13\"" {  } { { "refrigerante.vhd" "" { Text "C:/Users/11781361/Desktop/Refrigerante 6/refrigerante.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702342352605 "|test|refrigerante:inst1|accumulator[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "refrigerante:inst1\|accumulator\[4\] refrigerante:inst1\|accumulator\[4\]~_emulated refrigerante:inst1\|accumulator\[4\]~17 " "Register \"refrigerante:inst1\|accumulator\[4\]\" is converted into an equivalent circuit using register \"refrigerante:inst1\|accumulator\[4\]~_emulated\" and latch \"refrigerante:inst1\|accumulator\[4\]~17\"" {  } { { "refrigerante.vhd" "" { Text "C:/Users/11781361/Desktop/Refrigerante 6/refrigerante.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702342352605 "|test|refrigerante:inst1|accumulator[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "refrigerante:inst1\|accumulator\[5\] refrigerante:inst1\|accumulator\[5\]~_emulated refrigerante:inst1\|accumulator\[5\]~21 " "Register \"refrigerante:inst1\|accumulator\[5\]\" is converted into an equivalent circuit using register \"refrigerante:inst1\|accumulator\[5\]~_emulated\" and latch \"refrigerante:inst1\|accumulator\[5\]~21\"" {  } { { "refrigerante.vhd" "" { Text "C:/Users/11781361/Desktop/Refrigerante 6/refrigerante.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702342352605 "|test|refrigerante:inst1|accumulator[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "refrigerante:inst1\|accumulator\[6\] refrigerante:inst1\|accumulator\[6\]~_emulated refrigerante:inst1\|accumulator\[6\]~25 " "Register \"refrigerante:inst1\|accumulator\[6\]\" is converted into an equivalent circuit using register \"refrigerante:inst1\|accumulator\[6\]~_emulated\" and latch \"refrigerante:inst1\|accumulator\[6\]~25\"" {  } { { "refrigerante.vhd" "" { Text "C:/Users/11781361/Desktop/Refrigerante 6/refrigerante.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702342352605 "|test|refrigerante:inst1|accumulator[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "refrigerante:inst1\|accumulator\[7\] refrigerante:inst1\|accumulator\[7\]~_emulated refrigerante:inst1\|accumulator\[7\]~29 " "Register \"refrigerante:inst1\|accumulator\[7\]\" is converted into an equivalent circuit using register \"refrigerante:inst1\|accumulator\[7\]~_emulated\" and latch \"refrigerante:inst1\|accumulator\[7\]~29\"" {  } { { "refrigerante.vhd" "" { Text "C:/Users/11781361/Desktop/Refrigerante 6/refrigerante.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702342352605 "|test|refrigerante:inst1|accumulator[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "refrigerante:inst1\|accumulator\[8\] refrigerante:inst1\|accumulator\[8\]~_emulated refrigerante:inst1\|accumulator\[8\]~33 " "Register \"refrigerante:inst1\|accumulator\[8\]\" is converted into an equivalent circuit using register \"refrigerante:inst1\|accumulator\[8\]~_emulated\" and latch \"refrigerante:inst1\|accumulator\[8\]~33\"" {  } { { "refrigerante.vhd" "" { Text "C:/Users/11781361/Desktop/Refrigerante 6/refrigerante.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702342352605 "|test|refrigerante:inst1|accumulator[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "refrigerante:inst1\|accumulator\[9\] refrigerante:inst1\|accumulator\[9\]~_emulated refrigerante:inst1\|accumulator\[9\]~37 " "Register \"refrigerante:inst1\|accumulator\[9\]\" is converted into an equivalent circuit using register \"refrigerante:inst1\|accumulator\[9\]~_emulated\" and latch \"refrigerante:inst1\|accumulator\[9\]~37\"" {  } { { "refrigerante.vhd" "" { Text "C:/Users/11781361/Desktop/Refrigerante 6/refrigerante.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702342352605 "|test|refrigerante:inst1|accumulator[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "refrigerante:inst1\|accumulator\[10\] refrigerante:inst1\|accumulator\[10\]~_emulated refrigerante:inst1\|accumulator\[10\]~41 " "Register \"refrigerante:inst1\|accumulator\[10\]\" is converted into an equivalent circuit using register \"refrigerante:inst1\|accumulator\[10\]~_emulated\" and latch \"refrigerante:inst1\|accumulator\[10\]~41\"" {  } { { "refrigerante.vhd" "" { Text "C:/Users/11781361/Desktop/Refrigerante 6/refrigerante.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702342352605 "|test|refrigerante:inst1|accumulator[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "refrigerante:inst1\|accumulator\[11\] refrigerante:inst1\|accumulator\[11\]~_emulated refrigerante:inst1\|accumulator\[11\]~45 " "Register \"refrigerante:inst1\|accumulator\[11\]\" is converted into an equivalent circuit using register \"refrigerante:inst1\|accumulator\[11\]~_emulated\" and latch \"refrigerante:inst1\|accumulator\[11\]~45\"" {  } { { "refrigerante.vhd" "" { Text "C:/Users/11781361/Desktop/Refrigerante 6/refrigerante.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702342352605 "|test|refrigerante:inst1|accumulator[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "debouncer:inst2\|out_key debouncer:inst2\|out_key~_emulated debouncer:inst2\|out_key~1 " "Register \"debouncer:inst2\|out_key\" is converted into an equivalent circuit using register \"debouncer:inst2\|out_key~_emulated\" and latch \"debouncer:inst2\|out_key~1\"" {  } { { "debouncer.v" "" { Text "C:/Users/11781361/Desktop/Refrigerante 6/debouncer.v" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702342352605 "|test|debouncer:inst2|out_key"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "debouncer:inst2\|intermediate debouncer:inst2\|intermediate~_emulated debouncer:inst2\|out_key~1 " "Register \"debouncer:inst2\|intermediate\" is converted into an equivalent circuit using register \"debouncer:inst2\|intermediate~_emulated\" and latch \"debouncer:inst2\|out_key~1\"" {  } { { "debouncer.v" "" { Text "C:/Users/11781361/Desktop/Refrigerante 6/debouncer.v" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702342352605 "|test|debouncer:inst2|intermediate"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1702342352605 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1702342352716 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1702342353047 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702342353047 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "155 " "Implemented 155 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1702342353085 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1702342353085 ""} { "Info" "ICUT_CUT_TM_LCELLS" "123 " "Implemented 123 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1702342353085 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1702342353085 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4875 " "Peak virtual memory: 4875 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702342353099 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 11 21:52:33 2023 " "Processing ended: Mon Dec 11 21:52:33 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702342353099 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702342353099 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702342353099 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702342353099 ""}
