// Seed: 4080062693
module module_0;
  logic id_0 = 1 && 1;
  logic id_1;
  assign id_0 = 1'b0 && {id_1{id_0}};
  logic id_2;
  logic id_3 = id_0;
  generate
    assign id_2 = 1;
    for (id_4 = 1'b0; id_4; id_3 = 1) begin
      assign id_2 = (id_0) & id_3;
    end
  endgenerate
endmodule
