# Reading C:/altera/14.0/modelsim_ase/tcl/vsim/pref.tcl 
do runlab4.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder_5to32
# -- Compiling module decoder_2to4
# -- Compiling module decoder_3to8
# -- Compiling module decoder_testbench
# 
# Top level modules:
# 	decoder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux_2to1_1bit
# -- Compiling module mux_2to1
# -- Compiling module mux_2to1_5bit
# -- Compiling module mux_4to1
# -- Compiling module mux_8to1
# -- Compiling module mux_16to1
# -- Compiling module mux_32to1
# -- Compiling module mux_testbench
# 
# Top level modules:
# 	mux_2to1_1bit
# 	mux_2to1_5bit
# 	mux_32to1
# 	mux_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module addSub64
# -- Compiling module addSub
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module and64
# -- Compiling module or64
# -- Compiling module xor64
# -- Compiling module not64
# -- Compiling module nor64
# -- Compiling module or_multi
# -- Compiling module nor_testbench
# 
# Top level modules:
# 	and64
# 	or64
# 	xor64
# 	not64
# 	nor_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module ZE
# 
# Top level modules:
# 	ZE
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module SE
# -- Compiling module SE_testbench
# 
# Top level modules:
# 	SE_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module shifter
# -- Compiling module shift_testbench
# 
# Top level modules:
# 	shift_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module controlUnit
# -- Compiling module controlUnit_testbench
# 
# Top level modules:
# 	controlUnit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module IF_ID_reg
# -- Compiling module ID_EX_reg
# -- Compiling module EX_MEM_reg
# -- Compiling module MEM_WR_reg
# 
# Top level modules:
# 	IF_ID_reg
# 	ID_EX_reg
# 	EX_MEM_reg
# 	MEM_WR_reg
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module D_FF
# -- Compiling module DFF1_enable
# -- Compiling module DFF_2
# -- Compiling module DFF3
# -- Compiling module DFF4
# -- Compiling module DFF5
# -- Compiling module DFF16
# -- Compiling module DFF32
# -- Compiling module DFF64
# 
# Top level modules:
# 	DFF3
# 	DFF5
# 	DFF64
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module cpu_pipelined
# -- Compiling module cpu_pipelined_testbench
# 
# Top level modules:
# 	cpu_pipelined_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module FORWARDING_UNIT
# 
# Top level modules:
# 	FORWARDING_UNIT
# vsim -lib work -voptargs=\"+acc\" -t 1ps cpu_pipelined_testbench 
# Loading sv_std.std
# Loading work.cpu_pipelined_testbench
# Loading work.cpu_pipelined
# Loading work.mux_2to1_5bit
# Loading work.regfile
# Loading work.decoder_5to32
# Loading work.decoder_2to4
# Loading work.decoder_3to8
# Loading work.mux_32to1
# Loading work.mux_16to1
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.FORWARDING_UNIT
# Loading work.alu
# Loading work.addSub64
# Loading work.not64
# Loading work.addSub
# Loading work.and64
# Loading work.or64
# Loading work.xor64
# Loading work.mux_8to1
# Loading work.nor64
# Loading work.or_multi
# Loading work.datamem
# Loading work.SE
# Loading work.ZE
# Loading work.PC
# Loading work.DFF64
# Loading work.DFF32
# Loading work.DFF16
# Loading work.DFF4
# Loading work.DFF_2
# Loading work.DFF1_enable
# Loading work.mux_2to1_1bit
# Loading work.D_FF
# Loading work.instructmem
# Loading work.controlUnit
# Loading work.shifter
# Loading work.IF_ID_reg
# Loading work.ID_EX_reg
# Loading work.DFF5
# Loading work.DFF3
# Loading work.EX_MEM_reg
# Loading work.MEM_WR_reg
# ** Warning: (vsim-3017) ./cpu_pipelined.sv(140): [TFMPC] - Too few port connections. Expected 27, found 25.
# 
#         Region: /cpu_pipelined_testbench/dut/reg2
# ** Warning: (vsim-3722) ./cpu_pipelined.sv(140): [TFMPC] - Missing connection for port 'X30Write_out'.
# 
# ** Warning: (vsim-3722) ./cpu_pipelined.sv(140): [TFMPC] - Missing connection for port 'X30Write_in'.
# 
# ** Warning: (vsim-3017) ./cpu_pipelined.sv(141): [TFMPC] - Too few port connections. Expected 19, found 17.
# 
#         Region: /cpu_pipelined_testbench/dut/reg3
# ** Warning: (vsim-3722) ./cpu_pipelined.sv(141): [TFMPC] - Missing connection for port 'X30Write_out'.
# 
# ** Warning: (vsim-3722) ./cpu_pipelined.sv(141): [TFMPC] - Missing connection for port 'X30Write_in'.
# 
# ** Warning: (vsim-3017) ./cpu_pipelined.sv(142): [TFMPC] - Too few port connections. Expected 13, found 11.
# 
#         Region: /cpu_pipelined_testbench/dut/reg4
# ** Warning: (vsim-3722) ./cpu_pipelined.sv(142): [TFMPC] - Missing connection for port 'X30Write_out'.
# 
# ** Warning: (vsim-3722) ./cpu_pipelined.sv(142): [TFMPC] - Missing connection for port 'X30Write_in'.
# 
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: Sailesh  Hostname: SAILESH-PC  ProcessID: 5140
# 
#           Attempting to use alternate WLF file "./wlft3b9nq1".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlft3b9nq1
# 
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test10_forwarding.arm
# Break in Module cpu_pipelined_testbench at ./cpu_pipelined.sv line 166
# Simulation Breakpoint: Break in Module cpu_pipelined_testbench at ./cpu_pipelined.sv line 166
# MACRO ./runlab4.do PAUSED at line 44
do runlab4.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder_5to32
# -- Compiling module decoder_2to4
# -- Compiling module decoder_3to8
# -- Compiling module decoder_testbench
# 
# Top level modules:
# 	decoder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux_2to1_1bit
# -- Compiling module mux_2to1
# -- Compiling module mux_2to1_5bit
# -- Compiling module mux_4to1
# -- Compiling module mux_8to1
# -- Compiling module mux_16to1
# -- Compiling module mux_32to1
# -- Compiling module mux_testbench
# 
# Top level modules:
# 	mux_2to1_1bit
# 	mux_2to1_5bit
# 	mux_32to1
# 	mux_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module addSub64
# -- Compiling module addSub
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module and64
# -- Compiling module or64
# -- Compiling module xor64
# -- Compiling module not64
# -- Compiling module nor64
# -- Compiling module or_multi
# -- Compiling module nor_testbench
# 
# Top level modules:
# 	and64
# 	or64
# 	xor64
# 	not64
# 	nor_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module ZE
# 
# Top level modules:
# 	ZE
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module SE
# -- Compiling module SE_testbench
# 
# Top level modules:
# 	SE_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module shifter
# -- Compiling module shift_testbench
# 
# Top level modules:
# 	shift_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module controlUnit
# -- Compiling module controlUnit_testbench
# 
# Top level modules:
# 	controlUnit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module IF_ID_reg
# -- Compiling module ID_EX_reg
# -- Compiling module EX_MEM_reg
# -- Compiling module MEM_WR_reg
# 
# Top level modules:
# 	IF_ID_reg
# 	ID_EX_reg
# 	EX_MEM_reg
# 	MEM_WR_reg
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module D_FF
# -- Compiling module DFF1_enable
# -- Compiling module DFF_2
# -- Compiling module DFF3
# -- Compiling module DFF4
# -- Compiling module DFF5
# -- Compiling module DFF16
# -- Compiling module DFF32
# -- Compiling module DFF64
# 
# Top level modules:
# 	DFF3
# 	DFF5
# 	DFF64
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module cpu_pipelined
# -- Compiling module cpu_pipelined_testbench
# 
# Top level modules:
# 	cpu_pipelined_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module FORWARDING_UNIT
# 
# Top level modules:
# 	FORWARDING_UNIT
# vsim -lib work -voptargs=\"+acc\" -t 1ps cpu_pipelined_testbench 
# Loading sv_std.std
# Loading work.cpu_pipelined_testbench
# Loading work.cpu_pipelined
# Loading work.mux_2to1_5bit
# Loading work.regfile
# Loading work.decoder_5to32
# Loading work.decoder_2to4
# Loading work.decoder_3to8
# Loading work.mux_32to1
# Loading work.mux_16to1
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.FORWARDING_UNIT
# Loading work.alu
# Loading work.addSub64
# Loading work.not64
# Loading work.addSub
# Loading work.and64
# Loading work.or64
# Loading work.xor64
# Loading work.mux_8to1
# Loading work.nor64
# Loading work.or_multi
# Loading work.datamem
# Loading work.SE
# Loading work.ZE
# Loading work.PC
# Loading work.DFF64
# Loading work.DFF32
# Loading work.DFF16
# Loading work.DFF4
# Loading work.DFF_2
# Loading work.DFF1_enable
# Loading work.mux_2to1_1bit
# Loading work.D_FF
# Loading work.instructmem
# Loading work.controlUnit
# Loading work.shifter
# Loading work.IF_ID_reg
# Loading work.ID_EX_reg
# Loading work.DFF5
# Loading work.DFF3
# Loading work.EX_MEM_reg
# Loading work.MEM_WR_reg
# ** Warning: (vsim-3017) ./cpu_pipelined.sv(140): [TFMPC] - Too few port connections. Expected 27, found 25.
# 
#         Region: /cpu_pipelined_testbench/dut/reg2
# ** Warning: (vsim-3722) ./cpu_pipelined.sv(140): [TFMPC] - Missing connection for port 'X30Write_out'.
# 
# ** Warning: (vsim-3722) ./cpu_pipelined.sv(140): [TFMPC] - Missing connection for port 'X30Write_in'.
# 
# ** Warning: (vsim-3017) ./cpu_pipelined.sv(141): [TFMPC] - Too few port connections. Expected 19, found 17.
# 
#         Region: /cpu_pipelined_testbench/dut/reg3
# ** Warning: (vsim-3722) ./cpu_pipelined.sv(141): [TFMPC] - Missing connection for port 'X30Write_out'.
# 
# ** Warning: (vsim-3722) ./cpu_pipelined.sv(141): [TFMPC] - Missing connection for port 'X30Write_in'.
# 
# ** Warning: (vsim-3017) ./cpu_pipelined.sv(142): [TFMPC] - Too few port connections. Expected 13, found 11.
# 
#         Region: /cpu_pipelined_testbench/dut/reg4
# ** Warning: (vsim-3722) ./cpu_pipelined.sv(142): [TFMPC] - Missing connection for port 'X30Write_out'.
# 
# ** Warning: (vsim-3722) ./cpu_pipelined.sv(142): [TFMPC] - Missing connection for port 'X30Write_in'.
# 
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: Sailesh  Hostname: SAILESH-PC  ProcessID: 5140
# 
#           Attempting to use alternate WLF file "./wlftefekw9".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftefekw9
# 
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test10_forwarding.arm
# Break in Module cpu_pipelined_testbench at ./cpu_pipelined.sv line 166
# Simulation Breakpoint: Break in Module cpu_pipelined_testbench at ./cpu_pipelined.sv line 166
# MACRO ./runlab4.do PAUSED at line 44
do runlab4.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder_5to32
# -- Compiling module decoder_2to4
# -- Compiling module decoder_3to8
# -- Compiling module decoder_testbench
# 
# Top level modules:
# 	decoder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux_2to1_1bit
# -- Compiling module mux_2to1
# -- Compiling module mux_2to1_5bit
# -- Compiling module mux_4to1
# -- Compiling module mux_8to1
# -- Compiling module mux_16to1
# -- Compiling module mux_32to1
# -- Compiling module mux_testbench
# 
# Top level modules:
# 	mux_2to1_1bit
# 	mux_2to1_5bit
# 	mux_32to1
# 	mux_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module addSub64
# -- Compiling module addSub
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module and64
# -- Compiling module or64
# -- Compiling module xor64
# -- Compiling module not64
# -- Compiling module nor64
# -- Compiling module or_multi
# -- Compiling module nor_testbench
# 
# Top level modules:
# 	and64
# 	or64
# 	xor64
# 	not64
# 	nor_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module ZE
# 
# Top level modules:
# 	ZE
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module SE
# -- Compiling module SE_testbench
# 
# Top level modules:
# 	SE_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module shifter
# -- Compiling module shift_testbench
# 
# Top level modules:
# 	shift_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module controlUnit
# -- Compiling module controlUnit_testbench
# 
# Top level modules:
# 	controlUnit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module IF_ID_reg
# -- Compiling module ID_EX_reg
# -- Compiling module EX_MEM_reg
# -- Compiling module MEM_WR_reg
# 
# Top level modules:
# 	IF_ID_reg
# 	ID_EX_reg
# 	EX_MEM_reg
# 	MEM_WR_reg
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module D_FF
# -- Compiling module DFF1_enable
# -- Compiling module DFF_2
# -- Compiling module DFF3
# -- Compiling module DFF4
# -- Compiling module DFF5
# -- Compiling module DFF16
# -- Compiling module DFF32
# -- Compiling module DFF64
# 
# Top level modules:
# 	DFF3
# 	DFF5
# 	DFF64
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module cpu_pipelined
# -- Compiling module cpu_pipelined_testbench
# 
# Top level modules:
# 	cpu_pipelined_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module FORWARDING_UNIT
# 
# Top level modules:
# 	FORWARDING_UNIT
# vsim -lib work -voptargs=\"+acc\" -t 1ps cpu_pipelined_testbench 
# Loading sv_std.std
# Loading work.cpu_pipelined_testbench
# Loading work.cpu_pipelined
# Loading work.mux_2to1_5bit
# Loading work.regfile
# Loading work.decoder_5to32
# Loading work.decoder_2to4
# Loading work.decoder_3to8
# Loading work.mux_32to1
# Loading work.mux_16to1
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.FORWARDING_UNIT
# Loading work.alu
# Loading work.addSub64
# Loading work.not64
# Loading work.addSub
# Loading work.and64
# Loading work.or64
# Loading work.xor64
# Loading work.mux_8to1
# Loading work.nor64
# Loading work.or_multi
# Loading work.datamem
# Loading work.SE
# Loading work.ZE
# Loading work.PC
# Loading work.DFF64
# Loading work.DFF32
# Loading work.DFF16
# Loading work.DFF4
# Loading work.DFF_2
# Loading work.DFF1_enable
# Loading work.mux_2to1_1bit
# Loading work.D_FF
# Loading work.instructmem
# Loading work.controlUnit
# Loading work.shifter
# Loading work.IF_ID_reg
# Loading work.ID_EX_reg
# Loading work.DFF5
# Loading work.DFF3
# Loading work.EX_MEM_reg
# Loading work.MEM_WR_reg
# ** Warning: (vsim-3017) ./cpu_pipelined.sv(140): [TFMPC] - Too few port connections. Expected 27, found 25.
# 
#         Region: /cpu_pipelined_testbench/dut/reg2
# ** Warning: (vsim-3722) ./cpu_pipelined.sv(140): [TFMPC] - Missing connection for port 'X30Write_out'.
# 
# ** Warning: (vsim-3722) ./cpu_pipelined.sv(140): [TFMPC] - Missing connection for port 'X30Write_in'.
# 
# ** Warning: (vsim-3017) ./cpu_pipelined.sv(141): [TFMPC] - Too few port connections. Expected 19, found 17.
# 
#         Region: /cpu_pipelined_testbench/dut/reg3
# ** Warning: (vsim-3722) ./cpu_pipelined.sv(141): [TFMPC] - Missing connection for port 'X30Write_out'.
# 
# ** Warning: (vsim-3722) ./cpu_pipelined.sv(141): [TFMPC] - Missing connection for port 'X30Write_in'.
# 
# ** Warning: (vsim-3017) ./cpu_pipelined.sv(142): [TFMPC] - Too few port connections. Expected 13, found 11.
# 
#         Region: /cpu_pipelined_testbench/dut/reg4
# ** Warning: (vsim-3722) ./cpu_pipelined.sv(142): [TFMPC] - Missing connection for port 'X30Write_out'.
# 
# ** Warning: (vsim-3722) ./cpu_pipelined.sv(142): [TFMPC] - Missing connection for port 'X30Write_in'.
# 
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: Sailesh  Hostname: SAILESH-PC  ProcessID: 5140
# 
#           Attempting to use alternate WLF file "./wlftrwhicq".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftrwhicq
# 
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test10_forwarding.arm
# Break in Module cpu_pipelined_testbench at ./cpu_pipelined.sv line 166
# Simulation Breakpoint: Break in Module cpu_pipelined_testbench at ./cpu_pipelined.sv line 166
# MACRO ./runlab4.do PAUSED at line 44
do runlab4.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder_5to32
# -- Compiling module decoder_2to4
# -- Compiling module decoder_3to8
# -- Compiling module decoder_testbench
# 
# Top level modules:
# 	decoder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux_2to1_1bit
# -- Compiling module mux_2to1
# -- Compiling module mux_2to1_5bit
# -- Compiling module mux_4to1
# -- Compiling module mux_8to1
# -- Compiling module mux_16to1
# -- Compiling module mux_32to1
# -- Compiling module mux_testbench
# 
# Top level modules:
# 	mux_2to1_1bit
# 	mux_2to1_5bit
# 	mux_32to1
# 	mux_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module addSub64
# -- Compiling module addSub
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module and64
# -- Compiling module or64
# -- Compiling module xor64
# -- Compiling module not64
# -- Compiling module nor64
# -- Compiling module or_multi
# -- Compiling module nor_testbench
# 
# Top level modules:
# 	and64
# 	or64
# 	xor64
# 	not64
# 	nor_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module ZE
# 
# Top level modules:
# 	ZE
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module SE
# -- Compiling module SE_testbench
# 
# Top level modules:
# 	SE_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module shifter
# -- Compiling module shift_testbench
# 
# Top level modules:
# 	shift_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module controlUnit
# -- Compiling module controlUnit_testbench
# 
# Top level modules:
# 	controlUnit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module IF_ID_reg
# -- Compiling module ID_EX_reg
# -- Compiling module EX_MEM_reg
# -- Compiling module MEM_WR_reg
# ** Error: ./pipelineReg.sv(74): near "pc_plus4_in": syntax error, unexpected IDENTIFIER, expecting ')'
# ** Error: C:/altera/14.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab4.do line 23
# C:/altera/14.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./pipelineReg.sv""
do runlab4.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder_5to32
# -- Compiling module decoder_2to4
# -- Compiling module decoder_3to8
# -- Compiling module decoder_testbench
# 
# Top level modules:
# 	decoder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux_2to1_1bit
# -- Compiling module mux_2to1
# -- Compiling module mux_2to1_5bit
# -- Compiling module mux_4to1
# -- Compiling module mux_8to1
# -- Compiling module mux_16to1
# -- Compiling module mux_32to1
# -- Compiling module mux_testbench
# 
# Top level modules:
# 	mux_2to1_1bit
# 	mux_2to1_5bit
# 	mux_32to1
# 	mux_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module addSub64
# -- Compiling module addSub
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module and64
# -- Compiling module or64
# -- Compiling module xor64
# -- Compiling module not64
# -- Compiling module nor64
# -- Compiling module or_multi
# -- Compiling module nor_testbench
# 
# Top level modules:
# 	and64
# 	or64
# 	xor64
# 	not64
# 	nor_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module ZE
# 
# Top level modules:
# 	ZE
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module SE
# -- Compiling module SE_testbench
# 
# Top level modules:
# 	SE_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module shifter
# -- Compiling module shift_testbench
# 
# Top level modules:
# 	shift_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module controlUnit
# -- Compiling module controlUnit_testbench
# 
# Top level modules:
# 	controlUnit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module IF_ID_reg
# -- Compiling module ID_EX_reg
# -- Compiling module EX_MEM_reg
# -- Compiling module MEM_WR_reg
# 
# Top level modules:
# 	IF_ID_reg
# 	ID_EX_reg
# 	EX_MEM_reg
# 	MEM_WR_reg
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module D_FF
# -- Compiling module DFF1_enable
# -- Compiling module DFF_2
# -- Compiling module DFF3
# -- Compiling module DFF4
# -- Compiling module DFF5
# -- Compiling module DFF16
# -- Compiling module DFF32
# -- Compiling module DFF64
# 
# Top level modules:
# 	DFF3
# 	DFF5
# 	DFF64
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module cpu_pipelined
# -- Compiling module cpu_pipelined_testbench
# 
# Top level modules:
# 	cpu_pipelined_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module FORWARDING_UNIT
# 
# Top level modules:
# 	FORWARDING_UNIT
# vsim -lib work -voptargs=\"+acc\" -t 1ps cpu_pipelined_testbench 
# Loading sv_std.std
# Loading work.cpu_pipelined_testbench
# Loading work.cpu_pipelined
# Loading work.mux_2to1_5bit
# Loading work.regfile
# Loading work.decoder_5to32
# Loading work.decoder_2to4
# Loading work.decoder_3to8
# Loading work.mux_32to1
# Loading work.mux_16to1
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.FORWARDING_UNIT
# Loading work.alu
# Loading work.addSub64
# Loading work.not64
# Loading work.addSub
# Loading work.and64
# Loading work.or64
# Loading work.xor64
# Loading work.mux_8to1
# Loading work.nor64
# Loading work.or_multi
# Loading work.datamem
# Loading work.SE
# Loading work.ZE
# Loading work.PC
# Loading work.DFF64
# Loading work.DFF32
# Loading work.DFF16
# Loading work.DFF4
# Loading work.DFF_2
# Loading work.DFF1_enable
# Loading work.mux_2to1_1bit
# Loading work.D_FF
# Loading work.instructmem
# Loading work.controlUnit
# Loading work.shifter
# Loading work.IF_ID_reg
# Loading work.ID_EX_reg
# Loading work.DFF5
# Loading work.DFF3
# Loading work.EX_MEM_reg
# Loading work.MEM_WR_reg
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: Sailesh  Hostname: SAILESH-PC  ProcessID: 5140
# 
#           Attempting to use alternate WLF file "./wlftib4e05".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftib4e05
# 
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test10_forwarding.arm
# Break in Module cpu_pipelined_testbench at ./cpu_pipelined.sv line 166
# Simulation Breakpoint: Break in Module cpu_pipelined_testbench at ./cpu_pipelined.sv line 166
# MACRO ./runlab4.do PAUSED at line 44
do runlab4.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder_5to32
# -- Compiling module decoder_2to4
# -- Compiling module decoder_3to8
# -- Compiling module decoder_testbench
# 
# Top level modules:
# 	decoder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux_2to1_1bit
# -- Compiling module mux_2to1
# -- Compiling module mux_2to1_5bit
# -- Compiling module mux_4to1
# -- Compiling module mux_8to1
# -- Compiling module mux_16to1
# -- Compiling module mux_32to1
# -- Compiling module mux_testbench
# 
# Top level modules:
# 	mux_2to1_1bit
# 	mux_2to1_5bit
# 	mux_32to1
# 	mux_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module addSub64
# -- Compiling module addSub
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module and64
# -- Compiling module or64
# -- Compiling module xor64
# -- Compiling module not64
# -- Compiling module nor64
# -- Compiling module or_multi
# -- Compiling module nor_testbench
# 
# Top level modules:
# 	and64
# 	or64
# 	xor64
# 	not64
# 	nor_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module ZE
# 
# Top level modules:
# 	ZE
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module SE
# -- Compiling module SE_testbench
# 
# Top level modules:
# 	SE_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module shifter
# -- Compiling module shift_testbench
# 
# Top level modules:
# 	shift_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module controlUnit
# -- Compiling module controlUnit_testbench
# 
# Top level modules:
# 	controlUnit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module IF_ID_reg
# -- Compiling module ID_EX_reg
# -- Compiling module EX_MEM_reg
# -- Compiling module MEM_WR_reg
# 
# Top level modules:
# 	IF_ID_reg
# 	ID_EX_reg
# 	EX_MEM_reg
# 	MEM_WR_reg
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module D_FF
# -- Compiling module DFF1_enable
# -- Compiling module DFF_2
# -- Compiling module DFF3
# -- Compiling module DFF4
# -- Compiling module DFF5
# -- Compiling module DFF16
# -- Compiling module DFF32
# -- Compiling module DFF64
# 
# Top level modules:
# 	DFF3
# 	DFF5
# 	DFF64
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module cpu_pipelined
# -- Compiling module cpu_pipelined_testbench
# 
# Top level modules:
# 	cpu_pipelined_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module FORWARDING_UNIT
# 
# Top level modules:
# 	FORWARDING_UNIT
# vsim -lib work -voptargs=\"+acc\" -t 1ps cpu_pipelined_testbench 
# Loading sv_std.std
# Loading work.cpu_pipelined_testbench
# Loading work.cpu_pipelined
# Loading work.mux_2to1_5bit
# Loading work.regfile
# Loading work.decoder_5to32
# Loading work.decoder_2to4
# Loading work.decoder_3to8
# Loading work.mux_32to1
# Loading work.mux_16to1
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.FORWARDING_UNIT
# Loading work.alu
# Loading work.addSub64
# Loading work.not64
# Loading work.addSub
# Loading work.and64
# Loading work.or64
# Loading work.xor64
# Loading work.mux_8to1
# Loading work.nor64
# Loading work.or_multi
# Loading work.datamem
# Loading work.SE
# Loading work.ZE
# Loading work.PC
# Loading work.DFF64
# Loading work.DFF32
# Loading work.DFF16
# Loading work.DFF4
# Loading work.DFF_2
# Loading work.DFF1_enable
# Loading work.mux_2to1_1bit
# Loading work.D_FF
# Loading work.instructmem
# Loading work.controlUnit
# Loading work.shifter
# Loading work.IF_ID_reg
# Loading work.ID_EX_reg
# Loading work.DFF5
# Loading work.DFF3
# Loading work.EX_MEM_reg
# Loading work.MEM_WR_reg
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: Sailesh  Hostname: SAILESH-PC  ProcessID: 5140
# 
#           Attempting to use alternate WLF file "./wlftgqr9gj".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftgqr9gj
# 
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test06_BlBr.arm
# Break in Module cpu_pipelined_testbench at ./cpu_pipelined.sv line 166
# Simulation Breakpoint: Break in Module cpu_pipelined_testbench at ./cpu_pipelined.sv line 166
# MACRO ./runlab4.do PAUSED at line 44
do runlab4.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder_5to32
# -- Compiling module decoder_2to4
# -- Compiling module decoder_3to8
# -- Compiling module decoder_testbench
# 
# Top level modules:
# 	decoder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux_2to1_1bit
# -- Compiling module mux_2to1
# -- Compiling module mux_2to1_5bit
# -- Compiling module mux_4to1
# -- Compiling module mux_8to1
# -- Compiling module mux_16to1
# -- Compiling module mux_32to1
# -- Compiling module mux_testbench
# 
# Top level modules:
# 	mux_2to1_1bit
# 	mux_2to1_5bit
# 	mux_32to1
# 	mux_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module addSub64
# -- Compiling module addSub
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module and64
# -- Compiling module or64
# -- Compiling module xor64
# -- Compiling module not64
# -- Compiling module nor64
# -- Compiling module or_multi
# -- Compiling module nor_testbench
# 
# Top level modules:
# 	and64
# 	or64
# 	xor64
# 	not64
# 	nor_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module ZE
# 
# Top level modules:
# 	ZE
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module SE
# -- Compiling module SE_testbench
# 
# Top level modules:
# 	SE_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module shifter
# -- Compiling module shift_testbench
# 
# Top level modules:
# 	shift_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module controlUnit
# -- Compiling module controlUnit_testbench
# 
# Top level modules:
# 	controlUnit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module IF_ID_reg
# -- Compiling module ID_EX_reg
# -- Compiling module EX_MEM_reg
# -- Compiling module MEM_WR_reg
# 
# Top level modules:
# 	IF_ID_reg
# 	ID_EX_reg
# 	EX_MEM_reg
# 	MEM_WR_reg
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module D_FF
# -- Compiling module DFF1_enable
# -- Compiling module DFF_2
# -- Compiling module DFF3
# -- Compiling module DFF4
# -- Compiling module DFF5
# -- Compiling module DFF16
# -- Compiling module DFF32
# -- Compiling module DFF64
# 
# Top level modules:
# 	DFF3
# 	DFF5
# 	DFF64
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module cpu_pipelined
# -- Compiling module cpu_pipelined_testbench
# 
# Top level modules:
# 	cpu_pipelined_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module FORWARDING_UNIT
# ** Error: ./forwardingUnit.sv(12): near "&&": syntax error, unexpected &&
# ** Error: C:/altera/14.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab4.do line 26
# C:/altera/14.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./forwardingUnit.sv""
do runlab4.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder_5to32
# -- Compiling module decoder_2to4
# -- Compiling module decoder_3to8
# -- Compiling module decoder_testbench
# 
# Top level modules:
# 	decoder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux_2to1_1bit
# -- Compiling module mux_2to1
# -- Compiling module mux_2to1_5bit
# -- Compiling module mux_4to1
# -- Compiling module mux_8to1
# -- Compiling module mux_16to1
# -- Compiling module mux_32to1
# -- Compiling module mux_testbench
# 
# Top level modules:
# 	mux_2to1_1bit
# 	mux_2to1_5bit
# 	mux_32to1
# 	mux_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module addSub64
# -- Compiling module addSub
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module and64
# -- Compiling module or64
# -- Compiling module xor64
# -- Compiling module not64
# -- Compiling module nor64
# -- Compiling module or_multi
# -- Compiling module nor_testbench
# 
# Top level modules:
# 	and64
# 	or64
# 	xor64
# 	not64
# 	nor_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module ZE
# 
# Top level modules:
# 	ZE
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module SE
# -- Compiling module SE_testbench
# 
# Top level modules:
# 	SE_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module shifter
# -- Compiling module shift_testbench
# 
# Top level modules:
# 	shift_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module controlUnit
# -- Compiling module controlUnit_testbench
# 
# Top level modules:
# 	controlUnit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module IF_ID_reg
# -- Compiling module ID_EX_reg
# -- Compiling module EX_MEM_reg
# -- Compiling module MEM_WR_reg
# 
# Top level modules:
# 	IF_ID_reg
# 	ID_EX_reg
# 	EX_MEM_reg
# 	MEM_WR_reg
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module D_FF
# -- Compiling module DFF1_enable
# -- Compiling module DFF_2
# -- Compiling module DFF3
# -- Compiling module DFF4
# -- Compiling module DFF5
# -- Compiling module DFF16
# -- Compiling module DFF32
# -- Compiling module DFF64
# 
# Top level modules:
# 	DFF3
# 	DFF5
# 	DFF64
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module cpu_pipelined
# -- Compiling module cpu_pipelined_testbench
# 
# Top level modules:
# 	cpu_pipelined_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module FORWARDING_UNIT
# 
# Top level modules:
# 	FORWARDING_UNIT
# vsim -lib work -voptargs=\"+acc\" -t 1ps cpu_pipelined_testbench 
# Loading sv_std.std
# Loading work.cpu_pipelined_testbench
# Loading work.cpu_pipelined
# Loading work.mux_2to1_5bit
# Loading work.regfile
# Loading work.decoder_5to32
# Loading work.decoder_2to4
# Loading work.decoder_3to8
# Loading work.mux_32to1
# Loading work.mux_16to1
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.FORWARDING_UNIT
# Loading work.alu
# Loading work.addSub64
# Loading work.not64
# Loading work.addSub
# Loading work.and64
# Loading work.or64
# Loading work.xor64
# Loading work.mux_8to1
# Loading work.nor64
# Loading work.or_multi
# Loading work.datamem
# Loading work.SE
# Loading work.ZE
# Loading work.PC
# Loading work.DFF64
# Loading work.DFF32
# Loading work.DFF16
# Loading work.DFF4
# Loading work.DFF_2
# Loading work.DFF1_enable
# Loading work.mux_2to1_1bit
# Loading work.D_FF
# Loading work.instructmem
# Loading work.controlUnit
# Loading work.shifter
# Loading work.IF_ID_reg
# Loading work.ID_EX_reg
# Loading work.DFF5
# Loading work.DFF3
# Loading work.EX_MEM_reg
# Loading work.MEM_WR_reg
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: Sailesh  Hostname: SAILESH-PC  ProcessID: 5140
# 
#           Attempting to use alternate WLF file "./wlftvj87y7".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftvj87y7
# 
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test10_forwarding.arm
# Break in Module cpu_pipelined_testbench at ./cpu_pipelined.sv line 166
# Simulation Breakpoint: Break in Module cpu_pipelined_testbench at ./cpu_pipelined.sv line 166
# MACRO ./runlab4.do PAUSED at line 44
do runlab4.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder_5to32
# -- Compiling module decoder_2to4
# -- Compiling module decoder_3to8
# -- Compiling module decoder_testbench
# 
# Top level modules:
# 	decoder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux_2to1_1bit
# -- Compiling module mux_2to1
# -- Compiling module mux_2to1_5bit
# -- Compiling module mux_4to1
# -- Compiling module mux_8to1
# -- Compiling module mux_16to1
# -- Compiling module mux_32to1
# -- Compiling module mux_testbench
# 
# Top level modules:
# 	mux_2to1_1bit
# 	mux_2to1_5bit
# 	mux_32to1
# 	mux_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module addSub64
# -- Compiling module addSub
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module and64
# -- Compiling module or64
# -- Compiling module xor64
# -- Compiling module not64
# -- Compiling module nor64
# -- Compiling module or_multi
# -- Compiling module nor_testbench
# 
# Top level modules:
# 	and64
# 	or64
# 	xor64
# 	not64
# 	nor_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module ZE
# 
# Top level modules:
# 	ZE
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module SE
# -- Compiling module SE_testbench
# 
# Top level modules:
# 	SE_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module shifter
# -- Compiling module shift_testbench
# 
# Top level modules:
# 	shift_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module controlUnit
# -- Compiling module controlUnit_testbench
# 
# Top level modules:
# 	controlUnit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module IF_ID_reg
# -- Compiling module ID_EX_reg
# -- Compiling module EX_MEM_reg
# -- Compiling module MEM_WR_reg
# 
# Top level modules:
# 	IF_ID_reg
# 	ID_EX_reg
# 	EX_MEM_reg
# 	MEM_WR_reg
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module D_FF
# -- Compiling module DFF1_enable
# -- Compiling module DFF_2
# -- Compiling module DFF3
# -- Compiling module DFF4
# -- Compiling module DFF5
# -- Compiling module DFF16
# -- Compiling module DFF32
# -- Compiling module DFF64
# 
# Top level modules:
# 	DFF3
# 	DFF5
# 	DFF64
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module cpu_pipelined
# -- Compiling module cpu_pipelined_testbench
# 
# Top level modules:
# 	cpu_pipelined_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module FORWARDING_UNIT
# 
# Top level modules:
# 	FORWARDING_UNIT
# vsim -lib work -voptargs=\"+acc\" -t 1ps cpu_pipelined_testbench 
# Loading sv_std.std
# Loading work.cpu_pipelined_testbench
# Loading work.cpu_pipelined
# Loading work.mux_2to1_5bit
# Loading work.regfile
# Loading work.decoder_5to32
# Loading work.decoder_2to4
# Loading work.decoder_3to8
# Loading work.mux_32to1
# Loading work.mux_16to1
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.FORWARDING_UNIT
# Loading work.alu
# Loading work.addSub64
# Loading work.not64
# Loading work.addSub
# Loading work.and64
# Loading work.or64
# Loading work.xor64
# Loading work.mux_8to1
# Loading work.nor64
# Loading work.or_multi
# Loading work.datamem
# Loading work.SE
# Loading work.ZE
# Loading work.PC
# Loading work.DFF64
# Loading work.DFF32
# Loading work.DFF16
# Loading work.DFF4
# Loading work.DFF_2
# Loading work.DFF1_enable
# Loading work.mux_2to1_1bit
# Loading work.D_FF
# Loading work.instructmem
# Loading work.controlUnit
# Loading work.shifter
# Loading work.IF_ID_reg
# Loading work.ID_EX_reg
# Loading work.DFF5
# Loading work.DFF3
# Loading work.EX_MEM_reg
# Loading work.MEM_WR_reg
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: Sailesh  Hostname: SAILESH-PC  ProcessID: 5140
# 
#           Attempting to use alternate WLF file "./wlftnkgi16".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftnkgi16
# 
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test05_Blt.arm
# ** Error: Assertion error.
#    Time: 650 us  Scope: cpu_pipelined_testbench.dut.instruction_memory File: ./instructmem.sv Line: 37
# ** Error: Assertion error.
#    Time: 750 us  Scope: cpu_pipelined_testbench.dut.instruction_memory File: ./instructmem.sv Line: 37
# ** Error: Assertion error.
#    Time: 850 us  Scope: cpu_pipelined_testbench.dut.instruction_memory File: ./instructmem.sv Line: 37
# ** Error: Assertion error.
#    Time: 950 us  Scope: cpu_pipelined_testbench.dut.instruction_memory File: ./instructmem.sv Line: 37
# ** Error: Assertion error.
#    Time: 1050 us  Scope: cpu_pipelined_testbench.dut.instruction_memory File: ./instructmem.sv Line: 37
# ** Error: Assertion error.
#    Time: 1150 us  Scope: cpu_pipelined_testbench.dut.instruction_memory File: ./instructmem.sv Line: 37
# ** Error: Assertion error.
#    Time: 1250 us  Scope: cpu_pipelined_testbench.dut.instruction_memory File: ./instructmem.sv Line: 37
# ** Error: Assertion error.
#    Time: 1350 us  Scope: cpu_pipelined_testbench.dut.instruction_memory File: ./instructmem.sv Line: 37
# ** Error: Assertion error.
#    Time: 1450 us  Scope: cpu_pipelined_testbench.dut.instruction_memory File: ./instructmem.sv Line: 37
# ** Error: Assertion error.
#    Time: 1550 us  Scope: cpu_pipelined_testbench.dut.instruction_memory File: ./instructmem.sv Line: 37
# ** Error: Assertion error.
#    Time: 1650 us  Scope: cpu_pipelined_testbench.dut.instruction_memory File: ./instructmem.sv Line: 37
# ** Error: Assertion error.
#    Time: 1750 us  Scope: cpu_pipelined_testbench.dut.instruction_memory File: ./instructmem.sv Line: 37
# ** Error: Assertion error.
#    Time: 1850 us  Scope: cpu_pipelined_testbench.dut.instruction_memory File: ./instructmem.sv Line: 37
# ** Error: Assertion error.
#    Time: 1950 us  Scope: cpu_pipelined_testbench.dut.instruction_memory File: ./instructmem.sv Line: 37
# ** Error: Assertion error.
#    Time: 2050 us  Scope: cpu_pipelined_testbench.dut.instruction_memory File: ./instructmem.sv Line: 37
# ** Error: Assertion error.
#    Time: 2150 us  Scope: cpu_pipelined_testbench.dut.instruction_memory File: ./instructmem.sv Line: 37
# ** Error: Assertion error.
#    Time: 2250 us  Scope: cpu_pipelined_testbench.dut.instruction_memory File: ./instructmem.sv Line: 37
# ** Error: Assertion error.
#    Time: 2350 us  Scope: cpu_pipelined_testbench.dut.instruction_memory File: ./instructmem.sv Line: 37
# ** Error: Assertion error.
#    Time: 2450 us  Scope: cpu_pipelined_testbench.dut.instruction_memory File: ./instructmem.sv Line: 37
# ** Error: Assertion error.
#    Time: 2550 us  Scope: cpu_pipelined_testbench.dut.instruction_memory File: ./instructmem.sv Line: 37
# ** Error: Assertion error.
#    Time: 2650 us  Scope: cpu_pipelined_testbench.dut.instruction_memory File: ./instructmem.sv Line: 37
# ** Error: Assertion error.
#    Time: 2750 us  Scope: cpu_pipelined_testbench.dut.instruction_memory File: ./instructmem.sv Line: 37
# ** Error: Assertion error.
#    Time: 2850 us  Scope: cpu_pipelined_testbench.dut.instruction_memory File: ./instructmem.sv Line: 37
# ** Error: Assertion error.
#    Time: 2950 us  Scope: cpu_pipelined_testbench.dut.instruction_memory File: ./instructmem.sv Line: 37
# ** Error: Assertion error.
#    Time: 3050 us  Scope: cpu_pipelined_testbench.dut.instruction_memory File: ./instructmem.sv Line: 37
# ** Error: Assertion error.
#    Time: 3150 us  Scope: cpu_pipelined_testbench.dut.instruction_memory File: ./instructmem.sv Line: 37
# ** Error: Assertion error.
#    Time: 3250 us  Scope: cpu_pipelined_testbench.dut.instruction_memory File: ./instructmem.sv Line: 37
# ** Error: Assertion error.
#    Time: 3350 us  Scope: cpu_pipelined_testbench.dut.instruction_memory File: ./instructmem.sv Line: 37
# ** Error: Assertion error.
#    Time: 3450 us  Scope: cpu_pipelined_testbench.dut.instruction_memory File: ./instructmem.sv Line: 37
# ** Error: Assertion error.
#    Time: 3550 us  Scope: cpu_pipelined_testbench.dut.instruction_memory File: ./instructmem.sv Line: 37
# ** Error: Assertion error.
#    Time: 3650 us  Scope: cpu_pipelined_testbench.dut.instruction_memory File: ./instructmem.sv Line: 37
# ** Error: Assertion error.
#    Time: 3750 us  Scope: cpu_pipelined_testbench.dut.instruction_memory File: ./instructmem.sv Line: 37
# ** Error: Assertion error.
#    Time: 3850 us  Scope: cpu_pipelined_testbench.dut.instruction_memory File: ./instructmem.sv Line: 37
# ** Error: Assertion error.
#    Time: 3950 us  Scope: cpu_pipelined_testbench.dut.instruction_memory File: ./instructmem.sv Line: 37
# ** Error: Assertion error.
#    Time: 4050 us  Scope: cpu_pipelined_testbench.dut.instruction_memory File: ./instructmem.sv Line: 37
# ** Error: Assertion error.
#    Time: 4150 us  Scope: cpu_pipelined_testbench.dut.instruction_memory File: ./instructmem.sv Line: 37
# ** Error: Assertion error.
#    Time: 4250 us  Scope: cpu_pipelined_testbench.dut.instruction_memory File: ./instructmem.sv Line: 37
# ** Error: Assertion error.
#    Time: 4350 us  Scope: cpu_pipelined_testbench.dut.instruction_memory File: ./instructmem.sv Line: 37
# ** Error: Assertion error.
#    Time: 4450 us  Scope: cpu_pipelined_testbench.dut.instruction_memory File: ./instructmem.sv Line: 37
# ** Error: Assertion error.
#    Time: 4550 us  Scope: cpu_pipelined_testbench.dut.instruction_memory File: ./instructmem.sv Line: 37
# ** Error: Assertion error.
#    Time: 4650 us  Scope: cpu_pipelined_testbench.dut.instruction_memory File: ./instructmem.sv Line: 37
# ** Error: Assertion error.
#    Time: 4750 us  Scope: cpu_pipelined_testbench.dut.instruction_memory File: ./instructmem.sv Line: 37
# ** Error: Assertion error.
#    Time: 4850 us  Scope: cpu_pipelined_testbench.dut.instruction_memory File: ./instructmem.sv Line: 37
# ** Error: Assertion error.
#    Time: 4950 us  Scope: cpu_pipelined_testbench.dut.instruction_memory File: ./instructmem.sv Line: 37
# ** Error: Assertion error.
#    Time: 5050 us  Scope: cpu_pipelined_testbench.dut.instruction_memory File: ./instructmem.sv Line: 37
# ** Error: Assertion error.
#    Time: 5150 us  Scope: cpu_pipelined_testbench.dut.instruction_memory File: ./instructmem.sv Line: 37
# Break in Module cpu_pipelined_testbench at ./cpu_pipelined.sv line 166
# Simulation Breakpoint: Break in Module cpu_pipelined_testbench at ./cpu_pipelined.sv line 166
# MACRO ./runlab4.do PAUSED at line 44
do runlab4.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder_5to32
# -- Compiling module decoder_2to4
# -- Compiling module decoder_3to8
# -- Compiling module decoder_testbench
# 
# Top level modules:
# 	decoder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux_2to1_1bit
# -- Compiling module mux_2to1
# -- Compiling module mux_2to1_5bit
# -- Compiling module mux_4to1
# -- Compiling module mux_8to1
# -- Compiling module mux_16to1
# -- Compiling module mux_32to1
# -- Compiling module mux_testbench
# 
# Top level modules:
# 	mux_2to1_1bit
# 	mux_2to1_5bit
# 	mux_32to1
# 	mux_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module addSub64
# -- Compiling module addSub
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module and64
# -- Compiling module or64
# -- Compiling module xor64
# -- Compiling module not64
# -- Compiling module nor64
# -- Compiling module or_multi
# -- Compiling module nor_testbench
# 
# Top level modules:
# 	and64
# 	or64
# 	xor64
# 	not64
# 	nor_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module ZE
# 
# Top level modules:
# 	ZE
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module SE
# -- Compiling module SE_testbench
# 
# Top level modules:
# 	SE_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module shifter
# -- Compiling module shift_testbench
# 
# Top level modules:
# 	shift_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module controlUnit
# -- Compiling module controlUnit_testbench
# 
# Top level modules:
# 	controlUnit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module IF_ID_reg
# -- Compiling module ID_EX_reg
# -- Compiling module EX_MEM_reg
# -- Compiling module MEM_WR_reg
# 
# Top level modules:
# 	IF_ID_reg
# 	ID_EX_reg
# 	EX_MEM_reg
# 	MEM_WR_reg
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module D_FF
# -- Compiling module DFF1_enable
# -- Compiling module DFF_2
# -- Compiling module DFF3
# -- Compiling module DFF4
# -- Compiling module DFF5
# -- Compiling module DFF16
# -- Compiling module DFF32
# -- Compiling module DFF64
# 
# Top level modules:
# 	DFF3
# 	DFF5
# 	DFF64
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module cpu_pipelined
# -- Compiling module cpu_pipelined_testbench
# 
# Top level modules:
# 	cpu_pipelined_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module FORWARDING_UNIT
# 
# Top level modules:
# 	FORWARDING_UNIT
# vsim -lib work -voptargs=\"+acc\" -t 1ps cpu_pipelined_testbench 
# Loading sv_std.std
# Loading work.cpu_pipelined_testbench
# Loading work.cpu_pipelined
# Loading work.mux_2to1_5bit
# Loading work.regfile
# Loading work.decoder_5to32
# Loading work.decoder_2to4
# Loading work.decoder_3to8
# Loading work.mux_32to1
# Loading work.mux_16to1
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.FORWARDING_UNIT
# Loading work.alu
# Loading work.addSub64
# Loading work.not64
# Loading work.addSub
# Loading work.and64
# Loading work.or64
# Loading work.xor64
# Loading work.mux_8to1
# Loading work.nor64
# Loading work.or_multi
# Loading work.datamem
# Loading work.SE
# Loading work.ZE
# Loading work.PC
# Loading work.DFF64
# Loading work.DFF32
# Loading work.DFF16
# Loading work.DFF4
# Loading work.DFF_2
# Loading work.DFF1_enable
# Loading work.mux_2to1_1bit
# Loading work.D_FF
# Loading work.instructmem
# Loading work.controlUnit
# Loading work.shifter
# Loading work.IF_ID_reg
# Loading work.ID_EX_reg
# Loading work.DFF5
# Loading work.DFF3
# Loading work.EX_MEM_reg
# Loading work.MEM_WR_reg
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: Sailesh  Hostname: SAILESH-PC  ProcessID: 5140
# 
#           Attempting to use alternate WLF file "./wlftq5yc1g".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftq5yc1g
# 
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test05_Blt.arm
# Break in Module cpu_pipelined_testbench at ./cpu_pipelined.sv line 166
# Simulation Breakpoint: Break in Module cpu_pipelined_testbench at ./cpu_pipelined.sv line 166
# MACRO ./runlab4.do PAUSED at line 44
do runlab4.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder_5to32
# -- Compiling module decoder_2to4
# -- Compiling module decoder_3to8
# -- Compiling module decoder_testbench
# 
# Top level modules:
# 	decoder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux_2to1_1bit
# -- Compiling module mux_2to1
# -- Compiling module mux_2to1_5bit
# -- Compiling module mux_4to1
# -- Compiling module mux_8to1
# -- Compiling module mux_16to1
# -- Compiling module mux_32to1
# -- Compiling module mux_testbench
# 
# Top level modules:
# 	mux_2to1_1bit
# 	mux_2to1_5bit
# 	mux_32to1
# 	mux_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module addSub64
# -- Compiling module addSub
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module and64
# -- Compiling module or64
# -- Compiling module xor64
# -- Compiling module not64
# -- Compiling module nor64
# -- Compiling module or_multi
# -- Compiling module nor_testbench
# 
# Top level modules:
# 	and64
# 	or64
# 	xor64
# 	not64
# 	nor_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module ZE
# 
# Top level modules:
# 	ZE
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module SE
# -- Compiling module SE_testbench
# 
# Top level modules:
# 	SE_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module shifter
# -- Compiling module shift_testbench
# 
# Top level modules:
# 	shift_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module controlUnit
# -- Compiling module controlUnit_testbench
# 
# Top level modules:
# 	controlUnit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module IF_ID_reg
# -- Compiling module ID_EX_reg
# -- Compiling module EX_MEM_reg
# -- Compiling module MEM_WR_reg
# 
# Top level modules:
# 	IF_ID_reg
# 	ID_EX_reg
# 	EX_MEM_reg
# 	MEM_WR_reg
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module D_FF
# -- Compiling module DFF1_enable
# -- Compiling module DFF_2
# -- Compiling module DFF3
# -- Compiling module DFF4
# -- Compiling module DFF5
# -- Compiling module DFF16
# -- Compiling module DFF32
# -- Compiling module DFF64
# 
# Top level modules:
# 	DFF3
# 	DFF5
# 	DFF64
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module cpu_pipelined
# -- Compiling module cpu_pipelined_testbench
# 
# Top level modules:
# 	cpu_pipelined_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module FORWARDING_UNIT
# 
# Top level modules:
# 	FORWARDING_UNIT
# vsim -lib work -voptargs=\"+acc\" -t 1ps cpu_pipelined_testbench 
# Loading sv_std.std
# Loading work.cpu_pipelined_testbench
# Loading work.cpu_pipelined
# Loading work.mux_2to1_5bit
# Loading work.regfile
# Loading work.decoder_5to32
# Loading work.decoder_2to4
# Loading work.decoder_3to8
# Loading work.mux_32to1
# Loading work.mux_16to1
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.FORWARDING_UNIT
# Loading work.alu
# Loading work.addSub64
# Loading work.not64
# Loading work.addSub
# Loading work.and64
# Loading work.or64
# Loading work.xor64
# Loading work.mux_8to1
# Loading work.nor64
# Loading work.or_multi
# Loading work.datamem
# Loading work.SE
# Loading work.ZE
# Loading work.PC
# Loading work.DFF64
# Loading work.DFF32
# Loading work.DFF16
# Loading work.DFF4
# Loading work.DFF_2
# Loading work.DFF1_enable
# Loading work.mux_2to1_1bit
# Loading work.D_FF
# Loading work.instructmem
# Loading work.controlUnit
# Loading work.shifter
# Loading work.IF_ID_reg
# Loading work.ID_EX_reg
# Loading work.DFF5
# Loading work.DFF3
# Loading work.EX_MEM_reg
# Loading work.MEM_WR_reg
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: Sailesh  Hostname: SAILESH-PC  ProcessID: 5140
# 
#           Attempting to use alternate WLF file "./wlft0ydvbs".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlft0ydvbs
# 
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test10_forwarding.arm
# Break in Module cpu_pipelined_testbench at ./cpu_pipelined.sv line 166
# Simulation Breakpoint: Break in Module cpu_pipelined_testbench at ./cpu_pipelined.sv line 166
# MACRO ./runlab4.do PAUSED at line 44
do runlab4.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder_5to32
# -- Compiling module decoder_2to4
# -- Compiling module decoder_3to8
# -- Compiling module decoder_testbench
# 
# Top level modules:
# 	decoder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux_2to1_1bit
# -- Compiling module mux_2to1
# -- Compiling module mux_2to1_5bit
# -- Compiling module mux_4to1
# -- Compiling module mux_8to1
# -- Compiling module mux_16to1
# -- Compiling module mux_32to1
# -- Compiling module mux_testbench
# 
# Top level modules:
# 	mux_2to1_1bit
# 	mux_2to1_5bit
# 	mux_32to1
# 	mux_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module addSub64
# -- Compiling module addSub
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module and64
# -- Compiling module or64
# -- Compiling module xor64
# -- Compiling module not64
# -- Compiling module nor64
# -- Compiling module or_multi
# -- Compiling module nor_testbench
# 
# Top level modules:
# 	and64
# 	or64
# 	xor64
# 	not64
# 	nor_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module ZE
# 
# Top level modules:
# 	ZE
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module SE
# -- Compiling module SE_testbench
# 
# Top level modules:
# 	SE_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module shifter
# -- Compiling module shift_testbench
# 
# Top level modules:
# 	shift_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module controlUnit
# -- Compiling module controlUnit_testbench
# 
# Top level modules:
# 	controlUnit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module IF_ID_reg
# -- Compiling module ID_EX_reg
# -- Compiling module EX_MEM_reg
# -- Compiling module MEM_WR_reg
# 
# Top level modules:
# 	IF_ID_reg
# 	ID_EX_reg
# 	EX_MEM_reg
# 	MEM_WR_reg
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module D_FF
# -- Compiling module DFF1_enable
# -- Compiling module DFF_2
# -- Compiling module DFF3
# -- Compiling module DFF4
# -- Compiling module DFF5
# -- Compiling module DFF16
# -- Compiling module DFF32
# -- Compiling module DFF64
# 
# Top level modules:
# 	DFF3
# 	DFF5
# 	DFF64
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module cpu_pipelined
# -- Compiling module cpu_pipelined_testbench
# 
# Top level modules:
# 	cpu_pipelined_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module FORWARDING_UNIT
# 
# Top level modules:
# 	FORWARDING_UNIT
# vsim -lib work -voptargs=\"+acc\" -t 1ps cpu_pipelined_testbench 
# Loading sv_std.std
# Loading work.cpu_pipelined_testbench
# Loading work.cpu_pipelined
# Loading work.mux_2to1_5bit
# Loading work.regfile
# Loading work.decoder_5to32
# Loading work.decoder_2to4
# Loading work.decoder_3to8
# Loading work.mux_32to1
# Loading work.mux_16to1
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.FORWARDING_UNIT
# Loading work.alu
# Loading work.addSub64
# Loading work.not64
# Loading work.addSub
# Loading work.and64
# Loading work.or64
# Loading work.xor64
# Loading work.mux_8to1
# Loading work.nor64
# Loading work.or_multi
# Loading work.datamem
# Loading work.SE
# Loading work.ZE
# Loading work.PC
# Loading work.DFF64
# Loading work.DFF32
# Loading work.DFF16
# Loading work.DFF4
# Loading work.DFF_2
# Loading work.DFF1_enable
# Loading work.mux_2to1_1bit
# Loading work.D_FF
# Loading work.instructmem
# Loading work.controlUnit
# Loading work.shifter
# Loading work.IF_ID_reg
# Loading work.ID_EX_reg
# Loading work.DFF5
# Loading work.DFF3
# Loading work.EX_MEM_reg
# Loading work.MEM_WR_reg
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: Sailesh  Hostname: SAILESH-PC  ProcessID: 5140
# 
#           Attempting to use alternate WLF file "./wlftf1yh3t".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftf1yh3t
# 
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test06_BlBr.arm
# Break in Module cpu_pipelined_testbench at ./cpu_pipelined.sv line 166
# Simulation Breakpoint: Break in Module cpu_pipelined_testbench at ./cpu_pipelined.sv line 166
# MACRO ./runlab4.do PAUSED at line 44
do runlab4.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder_5to32
# -- Compiling module decoder_2to4
# -- Compiling module decoder_3to8
# -- Compiling module decoder_testbench
# 
# Top level modules:
# 	decoder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux_2to1_1bit
# -- Compiling module mux_2to1
# -- Compiling module mux_2to1_5bit
# -- Compiling module mux_4to1
# -- Compiling module mux_8to1
# -- Compiling module mux_16to1
# -- Compiling module mux_32to1
# -- Compiling module mux_testbench
# 
# Top level modules:
# 	mux_2to1_1bit
# 	mux_2to1_5bit
# 	mux_32to1
# 	mux_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module addSub64
# -- Compiling module addSub
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module and64
# -- Compiling module or64
# -- Compiling module xor64
# -- Compiling module not64
# -- Compiling module nor64
# -- Compiling module or_multi
# -- Compiling module nor_testbench
# 
# Top level modules:
# 	and64
# 	or64
# 	xor64
# 	not64
# 	nor_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module ZE
# 
# Top level modules:
# 	ZE
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module SE
# -- Compiling module SE_testbench
# 
# Top level modules:
# 	SE_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module shifter
# -- Compiling module shift_testbench
# 
# Top level modules:
# 	shift_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module controlUnit
# -- Compiling module controlUnit_testbench
# 
# Top level modules:
# 	controlUnit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module IF_ID_reg
# -- Compiling module ID_EX_reg
# -- Compiling module EX_MEM_reg
# -- Compiling module MEM_WR_reg
# 
# Top level modules:
# 	IF_ID_reg
# 	ID_EX_reg
# 	EX_MEM_reg
# 	MEM_WR_reg
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module D_FF
# -- Compiling module DFF1_enable
# -- Compiling module DFF_2
# -- Compiling module DFF3
# -- Compiling module DFF4
# -- Compiling module DFF5
# -- Compiling module DFF16
# -- Compiling module DFF32
# -- Compiling module DFF64
# 
# Top level modules:
# 	DFF3
# 	DFF5
# 	DFF64
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module cpu_pipelined
# -- Compiling module cpu_pipelined_testbench
# 
# Top level modules:
# 	cpu_pipelined_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module FORWARDING_UNIT
# 
# Top level modules:
# 	FORWARDING_UNIT
# vsim -lib work -voptargs=\"+acc\" -t 1ps cpu_pipelined_testbench 
# Loading sv_std.std
# Loading work.cpu_pipelined_testbench
# Loading work.cpu_pipelined
# Loading work.mux_2to1_5bit
# Loading work.regfile
# Loading work.decoder_5to32
# Loading work.decoder_2to4
# Loading work.decoder_3to8
# Loading work.mux_32to1
# Loading work.mux_16to1
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.FORWARDING_UNIT
# Loading work.alu
# Loading work.addSub64
# Loading work.not64
# Loading work.addSub
# Loading work.and64
# Loading work.or64
# Loading work.xor64
# Loading work.mux_8to1
# Loading work.nor64
# Loading work.or_multi
# Loading work.datamem
# Loading work.SE
# Loading work.ZE
# Loading work.PC
# Loading work.DFF64
# Loading work.DFF32
# Loading work.DFF16
# Loading work.DFF4
# Loading work.DFF_2
# Loading work.DFF1_enable
# Loading work.mux_2to1_1bit
# Loading work.D_FF
# Loading work.instructmem
# Loading work.controlUnit
# Loading work.shifter
# Loading work.IF_ID_reg
# Loading work.ID_EX_reg
# Loading work.DFF5
# Loading work.DFF3
# Loading work.EX_MEM_reg
# Loading work.MEM_WR_reg
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: Sailesh  Hostname: SAILESH-PC  ProcessID: 5140
# 
#           Attempting to use alternate WLF file "./wlftrzatqa".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftrzatqa
# 
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test10_forwarding.arm
# Break in Module cpu_pipelined_testbench at ./cpu_pipelined.sv line 166
# Simulation Breakpoint: Break in Module cpu_pipelined_testbench at ./cpu_pipelined.sv line 166
# MACRO ./runlab4.do PAUSED at line 44
