<HTML>
<HEAD><TITLE>Place & Route Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par"></A>PAR: Place And Route Diamond_1.3_Production (92).
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2011 Lattice Semiconductor Corporation,  All rights reserved.
Tue Oct 25 15:57:38 2011

C:/lscc/1.3_20110802-1_3p.92/diamond/1.3/ispfpga\bin\nt\par -f
ecp3_ddr3_impl1.p2t ecp3_ddr3_impl1_map.ncd ecp3_ddr3_impl1.dir
ecp3_ddr3_impl1.prf

Preference file: ecp3_ddr3_impl1.prf.

<A name="par_cts"></A><B><U><big>Cost Table Summary</big></U></B>
Level/      Number      Timing      Run         NCD
Cost [ncd]  Unrouted    Score       Time        Status
----------  --------    --------    -----       ------------
5_1   *     0           0           01:34       Complete        


* : Design saved.

par done!

Lattice Place and Route Report for Design "ecp3_ddr3_impl1_map.ncd"
Tue Oct 25 15:57:38 2011


<A name="par_best"></A><B><U><big>Best Par Run</big></U></B>
PAR: Place And Route Diamond_1.3_Production (92).
Command Line: C:/lscc/1.3_20110802-1_3p.92/diamond/1.3/ispfpga\bin\nt\par -f
ecp3_ddr3_impl1.p2t ecp3_ddr3_impl1_map.ncd ecp3_ddr3_impl1.dir
ecp3_ddr3_impl1.prf
Preference file: ecp3_ddr3_impl1.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file ecp3_ddr3_impl1_map.ncd.
Design name: ddr3_test_top
NCD version: 3.2
Vendor:      LATTICE
Device:      LFE3-35EA
Package:     FPBGA484
Speed:       8
Loading device for application par from file 'ec5a71x74.nph' in environment: C:/lscc/1.3_20110802-1_3p.92/diamond/1.3/ispfpga.
Package Status:               Final          Version 1.59
Speed Hardware Data Status:   Final          Version 28.22
License checked out.


Ignore Preference Error(s):  True

<A name="par_dus"></A><B><U><big>Device utilization summary:</big></U></B>

   PIO (prelim)      78/332          23% used
                     78/295          26% bonded
   IOLOGIC           43/328          13% used

   SLICE           2129/16632        12% used

   DQSBUF             2/21            9% used

   GSR                1/1           100% used
   PLL                1/4            25% used
   DQSDLL             1/2            50% used
   ECLKSYNC           1/6            16% used


Number of Signals: 5814
Number of Connections: 14680

Pin Constraint Summary:
   74 out of 74 pins locked (100% locked).

.
The following 4 signals are selected to use the primary clock routing resources:
    sclk (driver: u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0, clk load #: 1524)
    u_ddr3_sdram_mem_top/sclk2x (driver: u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0, clk load #: 10)
    u_ddr3_sdram_mem_top/clocking/clkos (driver: u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0, clk load #: 6)
    clk_in_c (driver: clk_in, clk load #: 28)


The following 5 signals are selected to use the secondary clock routing resources:
    u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/dpath_0/wr_en_d1_2_0_i (driver: u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/dpath_0/SLICE_2043, clk load #: 0, sr load #: 0, ce load #: 36)
    u_ddr_ulogic/U_data_gen_chk/seqd32ee_0_i_1 (driver: u_ddr_ulogic/U_data_gen_chk/SLICE_2001, clk load #: 0, sr load #: 0, ce load #: 33)
    u_ddr_ulogic/U_data_gen_chk/seqd32e_0_i_1 (driver: u_ddr_ulogic/U_data_gen_chk/SLICE_2000, clk load #: 0, sr load #: 0, ce load #: 33)
    u_ddr_ulogic/U_data_gen_chk/seqd32ee_0_i (driver: u_ddr_ulogic/U_data_gen_chk/SLICE_1998, clk load #: 0, sr load #: 0, ce load #: 32)
    u_ddr_ulogic/U_data_gen_chk/seqd32e_0_i (driver: u_ddr_ulogic/U_data_gen_chk/SLICE_1999, clk load #: 0, sr load #: 0, ce load #: 32)

Signal reset_n_c is selected as Global Set/Reset.
Starting Placer Phase 0.
.............
Finished Placer Phase 0.  REAL time: 13 secs 

CDP(congestion driven placement) auto mode does not turn on CDP.
	To force CDP on, set -exp parCDP=1
Starting Placer Phase 1.
................................
Placer score = 1170383.
Finished Placer Phase 1.  REAL time: 40 secs 

Starting Placer Phase 2.
.
Placer score =  1092315
Finished Placer Phase 2.  REAL time: 46 secs 



<A name="par_clk"></A><B><U><big>Clock Report</big></U></B>

Global Clock Resources:
  CLK_PIN    : 0 out of 6 (0%)
  General PIO: 1 out of 328 (0%)
  PLL        : 1 out of 4 (25%)
  DCS        : 0 out of 8 (0%)

Quadrants All (TL, TR, BL, BR) - Global Clocks:
  PRIMARY "sclk" from CLKOK on comp "u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0" on PLL site "PLL_R35C5", clk load = 1524
  PRIMARY "u_ddr3_sdram_mem_top/sclk2x" from CLKOP on comp "u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0" on PLL site "PLL_R35C5", clk load = 10
  PRIMARY "u_ddr3_sdram_mem_top/clocking/clkos" from CLKOS on comp "u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0" on PLL site "PLL_R35C5", clk load = 6
  PRIMARY "clk_in_c" from comp "clk_in" on PIO site "L5 (PL35E_C)", clk load = 28
  SECONDARY "u_ddr_ulogic/U_data_gen_chk/seqd32ee_0_i" from F0 on comp "u_ddr_ulogic/U_data_gen_chk/SLICE_1998" on site "R36C4B", clk load = 0, ce load = 32, sr load = 0
  SECONDARY "u_ddr_ulogic/U_data_gen_chk/seqd32ee_0_i_1" from F0 on comp "u_ddr_ulogic/U_data_gen_chk/SLICE_2001" on site "R37C4A", clk load = 0, ce load = 33, sr load = 0
  SECONDARY "u_ddr_ulogic/U_data_gen_chk/seqd32e_0_i" from F0 on comp "u_ddr_ulogic/U_data_gen_chk/SLICE_1999" on site "R34C4C", clk load = 0, ce load = 32, sr load = 0
  SECONDARY "u_ddr_ulogic/U_data_gen_chk/seqd32e_0_i_1" from F0 on comp "u_ddr_ulogic/U_data_gen_chk/SLICE_2000" on site "R34C4A", clk load = 0, ce load = 33, sr load = 0
  SECONDARY "u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/dpath_0/wr_en_d1_2_0_i" from F0 on comp "u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/dpath_0/SLICE_2043" on site "R7C36A", clk load = 0, ce load = 36, sr load = 0

  PRIMARY  : 4 out of 8 (50%)
     DCS   : 0 out of 2 (0%)
     DCC   : 4 out of 6 (66%)
  SECONDARY: 5 out of 8 (62%)

Edge Clocks:
  ECLK "u_ddr3_sdram_mem_top/eclk" from GPLL_CLKOS "PLL_R35C5".CLKOS, driver "u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0", LECLK2

Regional Secondary Clocks:
  No regional secondary clock selected.




DQSDLL Usage Summary:
   Number of DQSDLL used: 1
   DQSDLL used: Left

I/O Usage Summary (final):
   79 out of 332 (23.8%) PIO sites used.
   79 out of 295 (26.8%) bonded PIO sites used.
   Number of PIO comps: 74; differential: 4
   Number of Vref pins used: 1

I/O Bank Usage Summary:
----------+------------------+-------+-----------------+----------------
 I/O Bank | Usage            | Vccio |  Vref1 / Vref2  |  Vtt
----------+------------------+-------+-----------------+----------------
    0     |  22 / 42  ( 52%) | 1.5V  |    OFF / OFF    |               
    1     |   0 / 36  (  0%) |  OFF  |    OFF / OFF    |               
    2     |   0 / 28  (  0%) |  OFF  |    OFF / OFF    |               
    3     |   7 / 58  ( 12%) | 3.3V  |    OFF / OFF    |               
    6     |  15 / 67  ( 22%) | 3.3V  |    OFF / OFF    |               
    7     |  34 / 40  ( 85%) | 1.5V  |  0.75V / OFF    |               
    8     |   1 / 24  (  4%) | 3.3V  |    OFF / OFF    |               
----------+------------------+-------+-----------------+----------------

---------------------------------- DSP Report ----------------------------------

DSP Slice #:           1  2  3  4  5  6  7  8  9 10 11 12 13 14 15 16
# of MULT9X9C                                                        
# of MULT18X18C                                                      
# of ALU24A                                                          
# of ALU54A                                                          

DSP Slice #:          17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32
# of MULT9X9C                                                        
# of MULT18X18C                                                      
# of ALU24A                                                          
# of ALU54A                                                          

------------------------------ End of DSP Report -------------------------------
Total placer CPU time: 44 secs 

Dumping design to file ecp3_ddr3_impl1.dir/5_1.ncd.

0 connections routed; 14680 unrouted.
Starting router resource preassignment
WARNING - par: The driver of primary clock net clk_in_c is not placed on one of the dedicated sites for primary clocks. This primary clock will be routed to a H-spine through general routing resource or will be routed as a secondary clock and may suffer from excessive delay or skew.

Completed router resource preassignment. Real time: 1 mins 3 secs 

Congestion Driven Router (CDR) is turned on.
CDR effort level is set at 1.
To turn CDR off, please set "-exp parCDR=0" on command line.

Starting iterative routing.

For each routing iteration the number inside the parenthesis is the
total time (in picoseconds) the design is failing the timing constraints.
For each routing iteration the router will attempt to reduce this number
until the number of routing iterations is completed or the value is 0
meaning the design setup analysis has met timing constraints.

End of iteration 1
14680 successful; 0 unrouted; (67168) real time: 1 mins 23 secs 
Dumping design to file ecp3_ddr3_impl1.dir/5_1.ncd.
End of iteration 2
14680 successful; 0 unrouted; (9600) real time: 1 mins 25 secs 
Dumping design to file ecp3_ddr3_impl1.dir/5_1.ncd.
End of iteration 3
14680 successful; 0 unrouted; (0) real time: 1 mins 28 secs 
Dumping design to file ecp3_ddr3_impl1.dir/5_1.ncd.
Constraints are met.
Total CPU time 1 mins 25 secs 
Total REAL time: 1 mins 28 secs 
Completely routed.
End of route.  14680 routed (100.00%); 0 unrouted.
Checking DRC ... 
No errors found.

Timing score: 0 

Total REAL time to completion: 1 mins 34 secs 

Dumping design to file ecp3_ddr3_impl1.dir/5_1.ncd.


All signals are completely routed.


par done!

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2011 Lattice Semiconductor Corporation,  All rights reserved.



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
