Netlists:
e1: (r14, reg)	(I0, f2io_16)
e2: (r15, reg)	(i1, f2io_1)
e3: (r18, reg)	(m2, flush)
e4: (I3, io2f_16)	(r4, reg)
e6: (r4, reg)	(r5, reg)
e7: (r5, reg)	(r6, reg)
e8: (r6, reg)	(r7, reg)	(r8, reg)
e9: (r7, reg)	(p9, data1)
e11: (p9, res_p)	(p11, bit1)	(p12, bit0)
e12: (r8, reg)	(p10, data1)
e14: (p10, res_p)	(p11, bit2)
e16: (p11, res_p)	(p12, bit2)
e18: (p12, res_p)	(p13, bit0)
e19: (p13, res)	(r14, reg)
e23: (m2, stencil_valid)	(r15, reg)
e30: (i16, io2f_1)	(r17, reg)
e31: (r17, reg)	(r18, reg)

ID to Names:
I0: io16_hw_output_stencil_op_hcompute_hw_output_stencil_write_0
i1: io1_hw_output_stencil_op_hcompute_hw_output_stencil_write_valid
m2: op_hcompute_hw_output_stencil_port_controller_garnet
I3: io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0
r4: io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg0
r5: io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg1
r6: io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg2
r7: io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg3
r8: io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg4
p9: op_hcompute_hw_output_stencil$inner_compute$ule_268_hw_input_global_wrapper_stencil_1_269_i2140_i478
p10: op_hcompute_hw_output_stencil$inner_compute$ult_hw_input_global_wrapper_stencil_1_266_267_i2138_i1385
p11: op_hcompute_hw_output_stencil$inner_compute$bitor_267_269_270_i2141_i324
p12: op_hcompute_hw_output_stencil$inner_compute$bitxor_270_269_271_i2142_i93
p13: op_hcompute_hw_output_stencil$inner_compute$mux_271_272_273_i2143_i1269
r14: io16_hw_output_stencil_op_hcompute_hw_output_stencil_write_0$reg5
r15: io1_hw_output_stencil_op_hcompute_hw_output_stencil_write_valid$reg6
i16: io1in_reset
r17: io1in_reset$reg7
r18: io1in_reset$reg8

Netlist Bus:
e1: 16
e2: 1
e3: 1
e4: 16
e6: 16
e7: 16
e8: 16
e9: 16
e11: 1
e12: 16
e14: 1
e16: 1
e18: 1
e19: 16
e23: 1
e30: 1
e31: 1
