 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 20
Design : dig_tx_system
Version: O-2018.06-SP1
Date   : Mon May 19 10:26:22 2025
****************************************

Operating Conditions: ff1p16vn40c   Library: saed32lvt_ff1p16vn40c
Wire Load Model Mode: enclosed

  Startpoint: i_dig_tx_system_csn
              (input port clocked by spi_gated_clk)
  Endpoint: o_dig_tx_system_miso_ena
            (output port clocked by spi_gated_clk)
  Path Group: INOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock spi_gated_clk (rise edge)          0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.40       0.40 f
  i_dig_tx_system_csn (in)                 0.01       0.41 f
  u_spi_slave/i_csn (spi_slave)            0.00       0.41 f
  u_spi_slave/U3/Y (OR2X1_LVT)             0.17       0.58 f
  u_spi_slave/o_miso_ena (spi_slave)       0.00       0.58 f
  o_dig_tx_system_miso_ena (out)           0.00       0.58 f
  data arrival time                                   0.58

  clock spi_gated_clk (rise edge)          0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.15       0.15
  output external delay                   -0.28      -0.13
  data required time                                 -0.13
  -----------------------------------------------------------
  data required time                                 -0.13
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: SI (input port clocked by spi_gated_clk)
  Endpoint: u_dig_tx_asyn_fifo_read/fifom/fifo_reg_0__0_
            (rising edge-triggered flip-flop clocked by spi_gated_clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock spi_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.40       0.40 r
  SI (in)                                                 0.00       0.40 r
  u_dig_tx_asyn_fifo_read/test_si (dig_tx_asyn_fifo_FIFO_DEPTH8_REGISTER_WIDTH8_ADDRESS_WIDTH3_VALID_WIDTH1_test_1)
                                                          0.00       0.40 r
  u_dig_tx_asyn_fifo_read/fifom/test_si (dig_tx_fifo_mem_FIFO_DEPTH8_REGISTER_WIDTH12_PTR_WIDTH3_test_1)
                                                          0.00       0.40 r
  u_dig_tx_asyn_fifo_read/fifom/fifo_reg_0__0_/SI (SDFFX1_LVT)
                                                          0.01       0.41 r
  data arrival time                                                  0.41

  clock spi_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  u_dig_tx_asyn_fifo_read/fifom/fifo_reg_0__0_/CLK (SDFFX1_LVT)
                                                          0.00       0.15 r
  library hold time                                      -0.10       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.36


  Startpoint: i_dig_tx_system_data_in
              (input port clocked by spi_gated_clk)
  Endpoint: u_spi_slave/mosi_reg_reg_0_
            (rising edge-triggered flip-flop clocked by spi_gated_clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c
  spi_slave          8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock spi_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.40       0.40 r
  i_dig_tx_system_data_in (in)                            0.00       0.40 r
  u_spi_slave/i_mosi (spi_slave)                          0.00       0.40 r
  u_spi_slave/U151/Y (MUX21X1_LVT)                        0.11       0.51 r
  u_spi_slave/mosi_reg_reg_0_/D (SDFFARX1_LVT)            0.01       0.52 r
  data arrival time                                                  0.52

  clock spi_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  u_spi_slave/mosi_reg_reg_0_/CLK (SDFFARX1_LVT)          0.00       0.15 r
  library hold time                                      -0.12       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: SE (input port clocked by spi_gated_clk)
  Endpoint: u_dig_tx_rst_sync_spi/sync_flops_reg_1_
            (rising edge-triggered flip-flop clocked by spi_gated_clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock spi_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.40       0.40 f
  SE (in)                                                 0.03       0.43 f
  u_dig_tx_rst_sync_spi/test_se (dig_tx_rst_sync_test_0)
                                                          0.00       0.43 f
  u_dig_tx_rst_sync_spi/sync_flops_reg_1_/SE (SDFFASX2_HVT)
                                                          0.32       0.74 f
  data arrival time                                                  0.74

  clock spi_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  u_dig_tx_rst_sync_spi/sync_flops_reg_1_/CLK (SDFFASX2_HVT)
                                                          0.00       0.15 r
  library hold time                                      -0.14       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.73


  Startpoint: SE (input port clocked by spi_gated_clk)
  Endpoint: u_dig_tx_rst_sync_spi/sync_flops_reg_0_
            (rising edge-triggered flip-flop clocked by spi_gated_clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock spi_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.40       0.40 r
  SE (in)                                                 0.03       0.43 r
  u_dig_tx_rst_sync_spi/test_se (dig_tx_rst_sync_test_0)
                                                          0.00       0.43 r
  u_dig_tx_rst_sync_spi/sync_flops_reg_0_/SE (SDFFARX1_LVT)
                                                          0.33       0.76 r
  data arrival time                                                  0.76

  clock spi_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  u_dig_tx_rst_sync_spi/sync_flops_reg_0_/CLK (SDFFARX1_LVT)
                                                          0.00       0.15 r
  library hold time                                      -0.13       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.74


  Startpoint: test_mode (input port clocked by spi_gated_clk)
  Endpoint: u_dig_tx_spi_clock_gating/enable_latch_reg
            (positive level-sensitive latch clocked by spi_clock')
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock spi_gated_clk (rise edge)                         2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  input external delay                                    0.40       2.40 f
  test_mode (in)                                          0.03       2.43 f
  U4/Y (OR2X1_LVT)                                        1.18       3.61 f
  u_dig_tx_spi_clock_gating/i_dig_tx_clock_gating_enable (dig_tx_clock_gating_1)
                                                          0.00       3.61 f
  u_dig_tx_spi_clock_gating/enable_latch_reg/D (LATCHX1_LVT)
                                                          0.01       3.62 f
  data arrival time                                                  3.62

  clock spi_clock' (fall edge)                            2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                       0.15       2.15
  u_dig_tx_spi_clock_gating/enable_latch_reg/CLK (LATCHX1_LVT)
                                                          0.00       2.15 f
  library hold time                                      -0.07       2.08
  data required time                                                 2.08
  --------------------------------------------------------------------------
  data required time                                                 2.08
  data arrival time                                                 -3.62
  --------------------------------------------------------------------------
  slack (MET)                                                        1.54


  Startpoint: SE (input port clocked by spi_gated_clk)
  Endpoint: u_dig_tx_asyn_fifo_read/fifom/fifo_reg_0__11_
            (rising edge-triggered flip-flop clocked by spi_gated_clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock spi_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.40       0.40 f
  SE (in)                                                 0.03       0.43 f
  U10/Y (NBUFFX32_LVT)                                    0.44       0.87 f
  u_dig_tx_asyn_fifo_read/test_se (dig_tx_asyn_fifo_FIFO_DEPTH8_REGISTER_WIDTH8_ADDRESS_WIDTH3_VALID_WIDTH1_test_1)
                                                          0.00       0.87 f
  u_dig_tx_asyn_fifo_read/fifom/test_se (dig_tx_fifo_mem_FIFO_DEPTH8_REGISTER_WIDTH12_PTR_WIDTH3_test_1)
                                                          0.00       0.87 f
  u_dig_tx_asyn_fifo_read/fifom/fifo_reg_0__11_/SE (SDFFX1_LVT)
                                                        994.41     995.28 f
  data arrival time                                                995.28

  clock spi_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  u_dig_tx_asyn_fifo_read/fifom/fifo_reg_0__11_/CLK (SDFFX1_LVT)
                                                          0.00       0.15 r
  library hold time                                      -0.15       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                               -995.28
  --------------------------------------------------------------------------
  slack (MET)                                                      995.29


  Startpoint: SE (input port clocked by spi_gated_clk)
  Endpoint: u_dig_tx_asyn_fifo_read/fifom/fifo_reg_0__10_
            (rising edge-triggered flip-flop clocked by spi_gated_clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock spi_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.40       0.40 f
  SE (in)                                                 0.03       0.43 f
  U10/Y (NBUFFX32_LVT)                                    0.44       0.87 f
  u_dig_tx_asyn_fifo_read/test_se (dig_tx_asyn_fifo_FIFO_DEPTH8_REGISTER_WIDTH8_ADDRESS_WIDTH3_VALID_WIDTH1_test_1)
                                                          0.00       0.87 f
  u_dig_tx_asyn_fifo_read/fifom/test_se (dig_tx_fifo_mem_FIFO_DEPTH8_REGISTER_WIDTH12_PTR_WIDTH3_test_1)
                                                          0.00       0.87 f
  u_dig_tx_asyn_fifo_read/fifom/fifo_reg_0__10_/SE (SDFFX1_LVT)
                                                        994.41     995.28 f
  data arrival time                                                995.28

  clock spi_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  u_dig_tx_asyn_fifo_read/fifom/fifo_reg_0__10_/CLK (SDFFX1_LVT)
                                                          0.00       0.15 r
  library hold time                                      -0.15       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                               -995.28
  --------------------------------------------------------------------------
  slack (MET)                                                      995.29


  Startpoint: SE (input port clocked by spi_gated_clk)
  Endpoint: u_dig_tx_asyn_fifo_read/fifom/fifo_reg_0__9_
            (rising edge-triggered flip-flop clocked by spi_gated_clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock spi_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.40       0.40 f
  SE (in)                                                 0.03       0.43 f
  U10/Y (NBUFFX32_LVT)                                    0.44       0.87 f
  u_dig_tx_asyn_fifo_read/test_se (dig_tx_asyn_fifo_FIFO_DEPTH8_REGISTER_WIDTH8_ADDRESS_WIDTH3_VALID_WIDTH1_test_1)
                                                          0.00       0.87 f
  u_dig_tx_asyn_fifo_read/fifom/test_se (dig_tx_fifo_mem_FIFO_DEPTH8_REGISTER_WIDTH12_PTR_WIDTH3_test_1)
                                                          0.00       0.87 f
  u_dig_tx_asyn_fifo_read/fifom/fifo_reg_0__9_/SE (SDFFX1_LVT)
                                                        994.41     995.28 f
  data arrival time                                                995.28

  clock spi_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  u_dig_tx_asyn_fifo_read/fifom/fifo_reg_0__9_/CLK (SDFFX1_LVT)
                                                          0.00       0.15 r
  library hold time                                      -0.15       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                               -995.28
  --------------------------------------------------------------------------
  slack (MET)                                                      995.29


  Startpoint: SE (input port clocked by spi_gated_clk)
  Endpoint: u_dig_tx_asyn_fifo_read/fifom/fifo_reg_0__8_
            (rising edge-triggered flip-flop clocked by spi_gated_clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock spi_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.40       0.40 f
  SE (in)                                                 0.03       0.43 f
  U10/Y (NBUFFX32_LVT)                                    0.44       0.87 f
  u_dig_tx_asyn_fifo_read/test_se (dig_tx_asyn_fifo_FIFO_DEPTH8_REGISTER_WIDTH8_ADDRESS_WIDTH3_VALID_WIDTH1_test_1)
                                                          0.00       0.87 f
  u_dig_tx_asyn_fifo_read/fifom/test_se (dig_tx_fifo_mem_FIFO_DEPTH8_REGISTER_WIDTH12_PTR_WIDTH3_test_1)
                                                          0.00       0.87 f
  u_dig_tx_asyn_fifo_read/fifom/fifo_reg_0__8_/SE (SDFFX1_LVT)
                                                        994.41     995.28 f
  data arrival time                                                995.28

  clock spi_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  u_dig_tx_asyn_fifo_read/fifom/fifo_reg_0__8_/CLK (SDFFX1_LVT)
                                                          0.00       0.15 r
  library hold time                                      -0.15       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                               -995.28
  --------------------------------------------------------------------------
  slack (MET)                                                      995.29


  Startpoint: SE (input port clocked by spi_gated_clk)
  Endpoint: u_dig_tx_asyn_fifo_read/fifom/fifo_reg_0__7_
            (rising edge-triggered flip-flop clocked by spi_gated_clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock spi_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.40       0.40 f
  SE (in)                                                 0.03       0.43 f
  U10/Y (NBUFFX32_LVT)                                    0.44       0.87 f
  u_dig_tx_asyn_fifo_read/test_se (dig_tx_asyn_fifo_FIFO_DEPTH8_REGISTER_WIDTH8_ADDRESS_WIDTH3_VALID_WIDTH1_test_1)
                                                          0.00       0.87 f
  u_dig_tx_asyn_fifo_read/fifom/test_se (dig_tx_fifo_mem_FIFO_DEPTH8_REGISTER_WIDTH12_PTR_WIDTH3_test_1)
                                                          0.00       0.87 f
  u_dig_tx_asyn_fifo_read/fifom/fifo_reg_0__7_/SE (SDFFX1_LVT)
                                                        994.41     995.28 f
  data arrival time                                                995.28

  clock spi_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  u_dig_tx_asyn_fifo_read/fifom/fifo_reg_0__7_/CLK (SDFFX1_LVT)
                                                          0.00       0.15 r
  library hold time                                      -0.15       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                               -995.28
  --------------------------------------------------------------------------
  slack (MET)                                                      995.29


  Startpoint: SE (input port clocked by spi_gated_clk)
  Endpoint: u_dig_tx_asyn_fifo_read/fifom/fifo_reg_0__6_
            (rising edge-triggered flip-flop clocked by spi_gated_clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock spi_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.40       0.40 f
  SE (in)                                                 0.03       0.43 f
  U10/Y (NBUFFX32_LVT)                                    0.44       0.87 f
  u_dig_tx_asyn_fifo_read/test_se (dig_tx_asyn_fifo_FIFO_DEPTH8_REGISTER_WIDTH8_ADDRESS_WIDTH3_VALID_WIDTH1_test_1)
                                                          0.00       0.87 f
  u_dig_tx_asyn_fifo_read/fifom/test_se (dig_tx_fifo_mem_FIFO_DEPTH8_REGISTER_WIDTH12_PTR_WIDTH3_test_1)
                                                          0.00       0.87 f
  u_dig_tx_asyn_fifo_read/fifom/fifo_reg_0__6_/SE (SDFFX1_LVT)
                                                        994.41     995.28 f
  data arrival time                                                995.28

  clock spi_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  u_dig_tx_asyn_fifo_read/fifom/fifo_reg_0__6_/CLK (SDFFX1_LVT)
                                                          0.00       0.15 r
  library hold time                                      -0.15       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                               -995.28
  --------------------------------------------------------------------------
  slack (MET)                                                      995.29


  Startpoint: SE (input port clocked by spi_gated_clk)
  Endpoint: u_dig_tx_asyn_fifo_read/fifom/fifo_reg_0__5_
            (rising edge-triggered flip-flop clocked by spi_gated_clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock spi_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.40       0.40 f
  SE (in)                                                 0.03       0.43 f
  U10/Y (NBUFFX32_LVT)                                    0.44       0.87 f
  u_dig_tx_asyn_fifo_read/test_se (dig_tx_asyn_fifo_FIFO_DEPTH8_REGISTER_WIDTH8_ADDRESS_WIDTH3_VALID_WIDTH1_test_1)
                                                          0.00       0.87 f
  u_dig_tx_asyn_fifo_read/fifom/test_se (dig_tx_fifo_mem_FIFO_DEPTH8_REGISTER_WIDTH12_PTR_WIDTH3_test_1)
                                                          0.00       0.87 f
  u_dig_tx_asyn_fifo_read/fifom/fifo_reg_0__5_/SE (SDFFX1_LVT)
                                                        994.41     995.28 f
  data arrival time                                                995.28

  clock spi_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  u_dig_tx_asyn_fifo_read/fifom/fifo_reg_0__5_/CLK (SDFFX1_LVT)
                                                          0.00       0.15 r
  library hold time                                      -0.15       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                               -995.28
  --------------------------------------------------------------------------
  slack (MET)                                                      995.29


  Startpoint: SE (input port clocked by spi_gated_clk)
  Endpoint: u_dig_tx_asyn_fifo_read/fifom/fifo_reg_0__4_
            (rising edge-triggered flip-flop clocked by spi_gated_clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock spi_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.40       0.40 f
  SE (in)                                                 0.03       0.43 f
  U10/Y (NBUFFX32_LVT)                                    0.44       0.87 f
  u_dig_tx_asyn_fifo_read/test_se (dig_tx_asyn_fifo_FIFO_DEPTH8_REGISTER_WIDTH8_ADDRESS_WIDTH3_VALID_WIDTH1_test_1)
                                                          0.00       0.87 f
  u_dig_tx_asyn_fifo_read/fifom/test_se (dig_tx_fifo_mem_FIFO_DEPTH8_REGISTER_WIDTH12_PTR_WIDTH3_test_1)
                                                          0.00       0.87 f
  u_dig_tx_asyn_fifo_read/fifom/fifo_reg_0__4_/SE (SDFFX1_LVT)
                                                        994.41     995.28 f
  data arrival time                                                995.28

  clock spi_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  u_dig_tx_asyn_fifo_read/fifom/fifo_reg_0__4_/CLK (SDFFX1_LVT)
                                                          0.00       0.15 r
  library hold time                                      -0.15       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                               -995.28
  --------------------------------------------------------------------------
  slack (MET)                                                      995.29


  Startpoint: SE (input port clocked by spi_gated_clk)
  Endpoint: u_dig_tx_asyn_fifo_read/fifom/fifo_reg_0__3_
            (rising edge-triggered flip-flop clocked by spi_gated_clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock spi_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.40       0.40 f
  SE (in)                                                 0.03       0.43 f
  U10/Y (NBUFFX32_LVT)                                    0.44       0.87 f
  u_dig_tx_asyn_fifo_read/test_se (dig_tx_asyn_fifo_FIFO_DEPTH8_REGISTER_WIDTH8_ADDRESS_WIDTH3_VALID_WIDTH1_test_1)
                                                          0.00       0.87 f
  u_dig_tx_asyn_fifo_read/fifom/test_se (dig_tx_fifo_mem_FIFO_DEPTH8_REGISTER_WIDTH12_PTR_WIDTH3_test_1)
                                                          0.00       0.87 f
  u_dig_tx_asyn_fifo_read/fifom/fifo_reg_0__3_/SE (SDFFX1_LVT)
                                                        994.41     995.28 f
  data arrival time                                                995.28

  clock spi_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  u_dig_tx_asyn_fifo_read/fifom/fifo_reg_0__3_/CLK (SDFFX1_LVT)
                                                          0.00       0.15 r
  library hold time                                      -0.15       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                               -995.28
  --------------------------------------------------------------------------
  slack (MET)                                                      995.29


  Startpoint: SE (input port clocked by spi_gated_clk)
  Endpoint: u_dig_tx_asyn_fifo_read/fifom/fifo_reg_0__2_
            (rising edge-triggered flip-flop clocked by spi_gated_clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock spi_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.40       0.40 f
  SE (in)                                                 0.03       0.43 f
  U10/Y (NBUFFX32_LVT)                                    0.44       0.87 f
  u_dig_tx_asyn_fifo_read/test_se (dig_tx_asyn_fifo_FIFO_DEPTH8_REGISTER_WIDTH8_ADDRESS_WIDTH3_VALID_WIDTH1_test_1)
                                                          0.00       0.87 f
  u_dig_tx_asyn_fifo_read/fifom/test_se (dig_tx_fifo_mem_FIFO_DEPTH8_REGISTER_WIDTH12_PTR_WIDTH3_test_1)
                                                          0.00       0.87 f
  u_dig_tx_asyn_fifo_read/fifom/fifo_reg_0__2_/SE (SDFFX1_LVT)
                                                        994.41     995.28 f
  data arrival time                                                995.28

  clock spi_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  u_dig_tx_asyn_fifo_read/fifom/fifo_reg_0__2_/CLK (SDFFX1_LVT)
                                                          0.00       0.15 r
  library hold time                                      -0.15       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                               -995.28
  --------------------------------------------------------------------------
  slack (MET)                                                      995.29


  Startpoint: SE (input port clocked by spi_gated_clk)
  Endpoint: u_dig_tx_asyn_fifo_read/fifom/fifo_reg_0__1_
            (rising edge-triggered flip-flop clocked by spi_gated_clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock spi_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.40       0.40 f
  SE (in)                                                 0.03       0.43 f
  U10/Y (NBUFFX32_LVT)                                    0.44       0.87 f
  u_dig_tx_asyn_fifo_read/test_se (dig_tx_asyn_fifo_FIFO_DEPTH8_REGISTER_WIDTH8_ADDRESS_WIDTH3_VALID_WIDTH1_test_1)
                                                          0.00       0.87 f
  u_dig_tx_asyn_fifo_read/fifom/test_se (dig_tx_fifo_mem_FIFO_DEPTH8_REGISTER_WIDTH12_PTR_WIDTH3_test_1)
                                                          0.00       0.87 f
  u_dig_tx_asyn_fifo_read/fifom/fifo_reg_0__1_/SE (SDFFX1_LVT)
                                                        994.41     995.28 f
  data arrival time                                                995.28

  clock spi_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  u_dig_tx_asyn_fifo_read/fifom/fifo_reg_0__1_/CLK (SDFFX1_LVT)
                                                          0.00       0.15 r
  library hold time                                      -0.15       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                               -995.28
  --------------------------------------------------------------------------
  slack (MET)                                                      995.29


  Startpoint: SE (input port clocked by spi_gated_clk)
  Endpoint: u_dig_tx_asyn_fifo_read/fifom/fifo_reg_0__0_
            (rising edge-triggered flip-flop clocked by spi_gated_clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock spi_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.40       0.40 f
  SE (in)                                                 0.03       0.43 f
  U10/Y (NBUFFX32_LVT)                                    0.44       0.87 f
  u_dig_tx_asyn_fifo_read/test_se (dig_tx_asyn_fifo_FIFO_DEPTH8_REGISTER_WIDTH8_ADDRESS_WIDTH3_VALID_WIDTH1_test_1)
                                                          0.00       0.87 f
  u_dig_tx_asyn_fifo_read/fifom/test_se (dig_tx_fifo_mem_FIFO_DEPTH8_REGISTER_WIDTH12_PTR_WIDTH3_test_1)
                                                          0.00       0.87 f
  u_dig_tx_asyn_fifo_read/fifom/fifo_reg_0__0_/SE (SDFFX1_LVT)
                                                        994.41     995.28 f
  data arrival time                                                995.28

  clock spi_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  u_dig_tx_asyn_fifo_read/fifom/fifo_reg_0__0_/CLK (SDFFX1_LVT)
                                                          0.00       0.15 r
  library hold time                                      -0.15       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                               -995.28
  --------------------------------------------------------------------------
  slack (MET)                                                      995.29


  Startpoint: SE (input port clocked by spi_gated_clk)
  Endpoint: u_dig_tx_asyn_fifo_read/fifom/fifo_reg_1__2_
            (rising edge-triggered flip-flop clocked by spi_gated_clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock spi_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.40       0.40 f
  SE (in)                                                 0.03       0.43 f
  U10/Y (NBUFFX32_LVT)                                    0.44       0.87 f
  u_dig_tx_asyn_fifo_read/test_se (dig_tx_asyn_fifo_FIFO_DEPTH8_REGISTER_WIDTH8_ADDRESS_WIDTH3_VALID_WIDTH1_test_1)
                                                          0.00       0.87 f
  u_dig_tx_asyn_fifo_read/fifom/test_se (dig_tx_fifo_mem_FIFO_DEPTH8_REGISTER_WIDTH12_PTR_WIDTH3_test_1)
                                                          0.00       0.87 f
  u_dig_tx_asyn_fifo_read/fifom/fifo_reg_1__2_/SE (SDFFX1_LVT)
                                                        994.41     995.28 f
  data arrival time                                                995.28

  clock spi_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  u_dig_tx_asyn_fifo_read/fifom/fifo_reg_1__2_/CLK (SDFFX1_LVT)
                                                          0.00       0.15 r
  library hold time                                      -0.15       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                               -995.28
  --------------------------------------------------------------------------
  slack (MET)                                                      995.29


  Startpoint: SE (input port clocked by spi_gated_clk)
  Endpoint: u_dig_tx_asyn_fifo_read/fifom/fifo_reg_1__1_
            (rising edge-triggered flip-flop clocked by spi_gated_clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock spi_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.40       0.40 f
  SE (in)                                                 0.03       0.43 f
  U10/Y (NBUFFX32_LVT)                                    0.44       0.87 f
  u_dig_tx_asyn_fifo_read/test_se (dig_tx_asyn_fifo_FIFO_DEPTH8_REGISTER_WIDTH8_ADDRESS_WIDTH3_VALID_WIDTH1_test_1)
                                                          0.00       0.87 f
  u_dig_tx_asyn_fifo_read/fifom/test_se (dig_tx_fifo_mem_FIFO_DEPTH8_REGISTER_WIDTH12_PTR_WIDTH3_test_1)
                                                          0.00       0.87 f
  u_dig_tx_asyn_fifo_read/fifom/fifo_reg_1__1_/SE (SDFFX1_LVT)
                                                        994.41     995.28 f
  data arrival time                                                995.28

  clock spi_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  u_dig_tx_asyn_fifo_read/fifom/fifo_reg_1__1_/CLK (SDFFX1_LVT)
                                                          0.00       0.15 r
  library hold time                                      -0.15       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                               -995.28
  --------------------------------------------------------------------------
  slack (MET)                                                      995.29


  Startpoint: SE (input port clocked by spi_gated_clk)
  Endpoint: u_dig_tx_asyn_fifo_read/fifom/fifo_reg_1__0_
            (rising edge-triggered flip-flop clocked by spi_gated_clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock spi_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.40       0.40 f
  SE (in)                                                 0.03       0.43 f
  U10/Y (NBUFFX32_LVT)                                    0.44       0.87 f
  u_dig_tx_asyn_fifo_read/test_se (dig_tx_asyn_fifo_FIFO_DEPTH8_REGISTER_WIDTH8_ADDRESS_WIDTH3_VALID_WIDTH1_test_1)
                                                          0.00       0.87 f
  u_dig_tx_asyn_fifo_read/fifom/test_se (dig_tx_fifo_mem_FIFO_DEPTH8_REGISTER_WIDTH12_PTR_WIDTH3_test_1)
                                                          0.00       0.87 f
  u_dig_tx_asyn_fifo_read/fifom/fifo_reg_1__0_/SE (SDFFX1_LVT)
                                                        994.41     995.28 f
  data arrival time                                                995.28

  clock spi_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  u_dig_tx_asyn_fifo_read/fifom/fifo_reg_1__0_/CLK (SDFFX1_LVT)
                                                          0.00       0.15 r
  library hold time                                      -0.15       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                               -995.28
  --------------------------------------------------------------------------
  slack (MET)                                                      995.29


  Startpoint: u_dig_tx_crc/o_dig_tx_crc_valid_reg
              (rising edge-triggered flip-flop clocked by sys_gated_clk)
  Endpoint: o_dig_tx_system_crc_valid
            (output port clocked by sys_gated_clk)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock sys_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_dig_tx_crc/o_dig_tx_crc_valid_reg/CLK (SDFFARX1_LVT)
                                                          0.00       0.00 r
  u_dig_tx_crc/o_dig_tx_crc_valid_reg/Q (SDFFARX1_LVT)
                                                          0.26       0.26 f
  u_dig_tx_crc/o_dig_tx_crc_valid (dig_tx_crc_REGISTER_WIDTH16_INPUT_LENGTH56)
                                                          0.00       0.26 f
  o_dig_tx_system_crc_valid (out)                         0.02       0.28 f
  data arrival time                                                  0.28

  clock sys_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  output external delay                                  -0.28      -0.13
  data required time                                                -0.13
  --------------------------------------------------------------------------
  data required time                                                -0.13
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: u_dig_tx_reg_file/o_dig_tx_reg_file_sys_tx_done_reg
              (rising edge-triggered flip-flop clocked by sys_clock)
  Endpoint: o_dig_tx_system_done
            (output port clocked by sys_clock)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock sys_clock (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_dig_tx_reg_file/o_dig_tx_reg_file_sys_tx_done_reg/CLK (SDFFARX1_LVT)
                                                          0.00       0.00 r
  u_dig_tx_reg_file/o_dig_tx_reg_file_sys_tx_done_reg/Q (SDFFARX1_LVT)
                                                          0.26       0.26 f
  u_dig_tx_reg_file/o_dig_tx_reg_file_sys_tx_done (dig_tx_reg_file_REGISTER_DEPTH5_REGISTER_WIDTH8_PAYLOAD_WIDTH32)
                                                          0.00       0.26 f
  o_dig_tx_system_done (out)                              0.02       0.28 f
  data arrival time                                                  0.28

  clock sys_clock (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  output external delay                                  -0.28      -0.13
  data required time                                                -0.13
  --------------------------------------------------------------------------
  data required time                                                -0.13
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: u_dig_tx_serializer/o_dig_tx_serializer_phy_out_reg
              (rising edge-triggered flip-flop clocked by sys_gated_clk)
  Endpoint: o_dig_tx_system_data_out
            (output port clocked by sys_gated_clk)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock sys_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_dig_tx_serializer/o_dig_tx_serializer_phy_out_reg/CLK (SDFFARX1_LVT)
                                                          0.00       0.00 r
  u_dig_tx_serializer/o_dig_tx_serializer_phy_out_reg/Q (SDFFARX1_LVT)
                                                          0.26       0.26 f
  u_dig_tx_serializer/o_dig_tx_serializer_phy_out (dig_tx_serializer_32_16_24_55557a)
                                                          0.00       0.26 f
  o_dig_tx_system_data_out (out)                          0.02       0.28 f
  data arrival time                                                  0.28

  clock sys_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  output external delay                                  -0.28      -0.13
  data required time                                                -0.13
  --------------------------------------------------------------------------
  data required time                                                -0.13
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: u_dig_tx_reg_file/reg_file_reg_0__8_
              (rising edge-triggered flip-flop clocked by sys_clock)
  Endpoint: o_dig_tx_system_regfile_valid
            (output port clocked by sys_clock)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c
  dig_tx_reg_file_REGISTER_DEPTH5_REGISTER_WIDTH8_PAYLOAD_WIDTH32
                     8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock sys_clock (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_dig_tx_reg_file/reg_file_reg_0__8_/CLK (SDFFARX1_LVT)
                                                          0.00       0.00 r
  u_dig_tx_reg_file/reg_file_reg_0__8_/QN (SDFFARX1_LVT)
                                                          0.16       0.16 f
  u_dig_tx_reg_file/U194/Y (INVX1_LVT)                    0.05       0.22 r
  u_dig_tx_reg_file/U212/Y (AND2X1_LVT)                   0.07       0.29 r
  u_dig_tx_reg_file/U245/Y (AND2X1_LVT)                   0.11       0.40 r
  u_dig_tx_reg_file/o_dig_tx_reg_file_valid_en (dig_tx_reg_file_REGISTER_DEPTH5_REGISTER_WIDTH8_PAYLOAD_WIDTH32)
                                                          0.00       0.40 r
  o_dig_tx_system_regfile_valid (out)                     0.08       0.48 r
  data arrival time                                                  0.48

  clock sys_clock (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  output external delay                                  -0.28      -0.13
  data required time                                                -0.13
  --------------------------------------------------------------------------
  data required time                                                -0.13
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: u_dig_tx_control_unit/current_state_reg_2_
              (rising edge-triggered flip-flop clocked by sys_clock)
  Endpoint: o_dig_tx_system_output_valid
            (output port clocked by sys_clock)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c
  dig_tx_control_unit
                     8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock sys_clock (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_dig_tx_control_unit/current_state_reg_2_/CLK (SDFFARX2_LVT)
                                                          0.00       0.00 r
  u_dig_tx_control_unit/current_state_reg_2_/Q (SDFFARX2_LVT)
                                                          0.29       0.29 f
  u_dig_tx_control_unit/U28/Y (NAND3X0_LVT)               0.24       0.53 r
  u_dig_tx_control_unit/U23/Y (NAND3X0_LVT)               0.05       0.58 f
  u_dig_tx_control_unit/o_dig_tx_control_unit_output_valid (dig_tx_control_unit)
                                                          0.00       0.58 f
  o_dig_tx_system_output_valid (out)                      0.02       0.60 f
  data arrival time                                                  0.60

  clock sys_clock (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  output external delay                                  -0.28      -0.13
  data required time                                                -0.13
  --------------------------------------------------------------------------
  data required time                                                -0.13
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.74


  Startpoint: u_spi_slave/status_reg_reg_15_
              (falling edge-triggered flip-flop clocked by spi_gated_clk)
  Endpoint: o_dig_tx_system_miso
            (output port clocked by spi_gated_clk)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c
  spi_slave          8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock spi_gated_clk (fall edge)                         1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  u_spi_slave/status_reg_reg_15_/CLK (SDFFNARX1_LVT)      0.00       1.00 f
  u_spi_slave/status_reg_reg_15_/QN (SDFFNARX1_LVT)       0.16       1.16 r
  u_spi_slave/U70/Y (OA22X1_LVT)                          0.11       1.27 r
  u_spi_slave/U73/Y (NAND4X0_LVT)                         0.06       1.33 f
  u_spi_slave/o_miso (spi_slave)                          0.00       1.33 f
  o_dig_tx_system_miso (out)                              0.00       1.33 f
  data arrival time                                                  1.33

  clock spi_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  output external delay                                  -0.28      -0.13
  data required time                                                -0.13
  --------------------------------------------------------------------------
  data required time                                                -0.13
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.47


  Startpoint: u_dig_tx_asyn_fifo_write/rptr_h/o_dig_tx_fifo_re_ptr_handler_b_rptr_reg_1_
              (rising edge-triggered flip-flop clocked by spi_gated_clk)
  Endpoint: o_dig_tx_system_data_slave_out[0]
            (output port clocked by spi_gated_clk)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c
  dig_tx_asyn_fifo_FIFO_DEPTH3_REGISTER_WIDTH8_test_1
                     8000                  saed32hvt_ss0p7v125c
  dig_tx_fifo_mem_FIFO_DEPTH3_REGISTER_WIDTH8_PTR_WIDTH2_test_1
                     8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock spi_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_dig_tx_asyn_fifo_write/rptr_h/o_dig_tx_fifo_re_ptr_handler_b_rptr_reg_1_/CLK (SDFFARX1_LVT)
                                                          0.00       0.00 r
  u_dig_tx_asyn_fifo_write/rptr_h/o_dig_tx_fifo_re_ptr_handler_b_rptr_reg_1_/Q (SDFFARX1_LVT)
                                                          0.30       0.30 f
  u_dig_tx_asyn_fifo_write/rptr_h/o_dig_tx_fifo_re_ptr_handler_b_rptr[1] (dig_tx_fifo_re_ptr_handler_PTR_WIDTH2)
                                                          0.00       0.30 f
  u_dig_tx_asyn_fifo_write/fifom/i_dig_tx_fifo_mem_b_rptr[1] (dig_tx_fifo_mem_FIFO_DEPTH3_REGISTER_WIDTH8_PTR_WIDTH2_test_1)
                                                          0.00       0.30 f
  u_dig_tx_asyn_fifo_write/fifom/U54/Y (NAND2X0_LVT)      2.64       2.94 r
  u_dig_tx_asyn_fifo_write/fifom/U67/Y (NAND3X0_LVT)      0.06       3.00 f
  u_dig_tx_asyn_fifo_write/fifom/o_dig_tx_fifo_mem_data_out[0] (dig_tx_fifo_mem_FIFO_DEPTH3_REGISTER_WIDTH8_PTR_WIDTH2_test_1)
                                                          0.00       3.00 f
  u_dig_tx_asyn_fifo_write/o_dig_tx_asyn_fifo_data_out[0] (dig_tx_asyn_fifo_FIFO_DEPTH3_REGISTER_WIDTH8_test_1)
                                                          0.00       3.00 f
  o_dig_tx_system_data_slave_out[0] (out)                 0.02       3.02 f
  data arrival time                                                  3.02

  clock spi_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  output external delay                                  -0.28      -0.13
  data required time                                                -0.13
  --------------------------------------------------------------------------
  data required time                                                -0.13
  data arrival time                                                 -3.02
  --------------------------------------------------------------------------
  slack (MET)                                                        3.15


  Startpoint: u_dig_tx_asyn_fifo_write/rptr_h/o_dig_tx_fifo_re_ptr_handler_b_rptr_reg_1_
              (rising edge-triggered flip-flop clocked by spi_gated_clk)
  Endpoint: o_dig_tx_system_data_slave_out[6]
            (output port clocked by spi_gated_clk)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c
  dig_tx_asyn_fifo_FIFO_DEPTH3_REGISTER_WIDTH8_test_1
                     8000                  saed32hvt_ss0p7v125c
  dig_tx_fifo_mem_FIFO_DEPTH3_REGISTER_WIDTH8_PTR_WIDTH2_test_1
                     8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock spi_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_dig_tx_asyn_fifo_write/rptr_h/o_dig_tx_fifo_re_ptr_handler_b_rptr_reg_1_/CLK (SDFFARX1_LVT)
                                                          0.00       0.00 r
  u_dig_tx_asyn_fifo_write/rptr_h/o_dig_tx_fifo_re_ptr_handler_b_rptr_reg_1_/Q (SDFFARX1_LVT)
                                                          0.30       0.30 f
  u_dig_tx_asyn_fifo_write/rptr_h/o_dig_tx_fifo_re_ptr_handler_b_rptr[1] (dig_tx_fifo_re_ptr_handler_PTR_WIDTH2)
                                                          0.00       0.30 f
  u_dig_tx_asyn_fifo_write/fifom/i_dig_tx_fifo_mem_b_rptr[1] (dig_tx_fifo_mem_FIFO_DEPTH3_REGISTER_WIDTH8_PTR_WIDTH2_test_1)
                                                          0.00       0.30 f
  u_dig_tx_asyn_fifo_write/fifom/U89/Y (NAND2X0_LVT)      2.64       2.94 r
  u_dig_tx_asyn_fifo_write/fifom/U90/Y (NAND3X0_LVT)      0.06       3.00 f
  u_dig_tx_asyn_fifo_write/fifom/o_dig_tx_fifo_mem_data_out[6] (dig_tx_fifo_mem_FIFO_DEPTH3_REGISTER_WIDTH8_PTR_WIDTH2_test_1)
                                                          0.00       3.00 f
  u_dig_tx_asyn_fifo_write/o_dig_tx_asyn_fifo_data_out[6] (dig_tx_asyn_fifo_FIFO_DEPTH3_REGISTER_WIDTH8_test_1)
                                                          0.00       3.00 f
  o_dig_tx_system_data_slave_out[6] (out)                 0.02       3.02 f
  data arrival time                                                  3.02

  clock spi_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  output external delay                                  -0.28      -0.13
  data required time                                                -0.13
  --------------------------------------------------------------------------
  data required time                                                -0.13
  data arrival time                                                 -3.02
  --------------------------------------------------------------------------
  slack (MET)                                                        3.16


  Startpoint: u_dig_tx_asyn_fifo_write/rptr_h/o_dig_tx_fifo_re_ptr_handler_b_rptr_reg_1_
              (rising edge-triggered flip-flop clocked by spi_gated_clk)
  Endpoint: o_dig_tx_system_data_slave_out[5]
            (output port clocked by spi_gated_clk)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c
  dig_tx_asyn_fifo_FIFO_DEPTH3_REGISTER_WIDTH8_test_1
                     8000                  saed32hvt_ss0p7v125c
  dig_tx_fifo_mem_FIFO_DEPTH3_REGISTER_WIDTH8_PTR_WIDTH2_test_1
                     8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock spi_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_dig_tx_asyn_fifo_write/rptr_h/o_dig_tx_fifo_re_ptr_handler_b_rptr_reg_1_/CLK (SDFFARX1_LVT)
                                                          0.00       0.00 r
  u_dig_tx_asyn_fifo_write/rptr_h/o_dig_tx_fifo_re_ptr_handler_b_rptr_reg_1_/Q (SDFFARX1_LVT)
                                                          0.30       0.30 f
  u_dig_tx_asyn_fifo_write/rptr_h/o_dig_tx_fifo_re_ptr_handler_b_rptr[1] (dig_tx_fifo_re_ptr_handler_PTR_WIDTH2)
                                                          0.00       0.30 f
  u_dig_tx_asyn_fifo_write/fifom/i_dig_tx_fifo_mem_b_rptr[1] (dig_tx_fifo_mem_FIFO_DEPTH3_REGISTER_WIDTH8_PTR_WIDTH2_test_1)
                                                          0.00       0.30 f
  u_dig_tx_asyn_fifo_write/fifom/U83/Y (NAND2X0_LVT)      2.64       2.94 r
  u_dig_tx_asyn_fifo_write/fifom/U84/Y (NAND3X0_LVT)      0.06       3.00 f
  u_dig_tx_asyn_fifo_write/fifom/o_dig_tx_fifo_mem_data_out[5] (dig_tx_fifo_mem_FIFO_DEPTH3_REGISTER_WIDTH8_PTR_WIDTH2_test_1)
                                                          0.00       3.00 f
  u_dig_tx_asyn_fifo_write/o_dig_tx_asyn_fifo_data_out[5] (dig_tx_asyn_fifo_FIFO_DEPTH3_REGISTER_WIDTH8_test_1)
                                                          0.00       3.00 f
  o_dig_tx_system_data_slave_out[5] (out)                 0.02       3.02 f
  data arrival time                                                  3.02

  clock spi_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  output external delay                                  -0.28      -0.13
  data required time                                                -0.13
  --------------------------------------------------------------------------
  data required time                                                -0.13
  data arrival time                                                 -3.02
  --------------------------------------------------------------------------
  slack (MET)                                                        3.16


  Startpoint: u_dig_tx_asyn_fifo_write/rptr_h/o_dig_tx_fifo_re_ptr_handler_b_rptr_reg_1_
              (rising edge-triggered flip-flop clocked by spi_gated_clk)
  Endpoint: o_dig_tx_system_data_slave_out[4]
            (output port clocked by spi_gated_clk)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c
  dig_tx_asyn_fifo_FIFO_DEPTH3_REGISTER_WIDTH8_test_1
                     8000                  saed32hvt_ss0p7v125c
  dig_tx_fifo_mem_FIFO_DEPTH3_REGISTER_WIDTH8_PTR_WIDTH2_test_1
                     8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock spi_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_dig_tx_asyn_fifo_write/rptr_h/o_dig_tx_fifo_re_ptr_handler_b_rptr_reg_1_/CLK (SDFFARX1_LVT)
                                                          0.00       0.00 r
  u_dig_tx_asyn_fifo_write/rptr_h/o_dig_tx_fifo_re_ptr_handler_b_rptr_reg_1_/Q (SDFFARX1_LVT)
                                                          0.30       0.30 f
  u_dig_tx_asyn_fifo_write/rptr_h/o_dig_tx_fifo_re_ptr_handler_b_rptr[1] (dig_tx_fifo_re_ptr_handler_PTR_WIDTH2)
                                                          0.00       0.30 f
  u_dig_tx_asyn_fifo_write/fifom/i_dig_tx_fifo_mem_b_rptr[1] (dig_tx_fifo_mem_FIFO_DEPTH3_REGISTER_WIDTH8_PTR_WIDTH2_test_1)
                                                          0.00       0.30 f
  u_dig_tx_asyn_fifo_write/fifom/U77/Y (NAND2X0_LVT)      2.64       2.94 r
  u_dig_tx_asyn_fifo_write/fifom/U78/Y (NAND3X0_LVT)      0.06       3.00 f
  u_dig_tx_asyn_fifo_write/fifom/o_dig_tx_fifo_mem_data_out[4] (dig_tx_fifo_mem_FIFO_DEPTH3_REGISTER_WIDTH8_PTR_WIDTH2_test_1)
                                                          0.00       3.00 f
  u_dig_tx_asyn_fifo_write/o_dig_tx_asyn_fifo_data_out[4] (dig_tx_asyn_fifo_FIFO_DEPTH3_REGISTER_WIDTH8_test_1)
                                                          0.00       3.00 f
  o_dig_tx_system_data_slave_out[4] (out)                 0.02       3.02 f
  data arrival time                                                  3.02

  clock spi_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  output external delay                                  -0.28      -0.13
  data required time                                                -0.13
  --------------------------------------------------------------------------
  data required time                                                -0.13
  data arrival time                                                 -3.02
  --------------------------------------------------------------------------
  slack (MET)                                                        3.16


  Startpoint: u_dig_tx_asyn_fifo_write/rptr_h/o_dig_tx_fifo_re_ptr_handler_b_rptr_reg_1_
              (rising edge-triggered flip-flop clocked by spi_gated_clk)
  Endpoint: o_dig_tx_system_data_slave_out[3]
            (output port clocked by spi_gated_clk)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c
  dig_tx_asyn_fifo_FIFO_DEPTH3_REGISTER_WIDTH8_test_1
                     8000                  saed32hvt_ss0p7v125c
  dig_tx_fifo_mem_FIFO_DEPTH3_REGISTER_WIDTH8_PTR_WIDTH2_test_1
                     8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock spi_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_dig_tx_asyn_fifo_write/rptr_h/o_dig_tx_fifo_re_ptr_handler_b_rptr_reg_1_/CLK (SDFFARX1_LVT)
                                                          0.00       0.00 r
  u_dig_tx_asyn_fifo_write/rptr_h/o_dig_tx_fifo_re_ptr_handler_b_rptr_reg_1_/Q (SDFFARX1_LVT)
                                                          0.30       0.30 f
  u_dig_tx_asyn_fifo_write/rptr_h/o_dig_tx_fifo_re_ptr_handler_b_rptr[1] (dig_tx_fifo_re_ptr_handler_PTR_WIDTH2)
                                                          0.00       0.30 f
  u_dig_tx_asyn_fifo_write/fifom/i_dig_tx_fifo_mem_b_rptr[1] (dig_tx_fifo_mem_FIFO_DEPTH3_REGISTER_WIDTH8_PTR_WIDTH2_test_1)
                                                          0.00       0.30 f
  u_dig_tx_asyn_fifo_write/fifom/U39/Y (NAND2X0_LVT)      2.64       2.94 r
  u_dig_tx_asyn_fifo_write/fifom/U72/Y (NAND3X0_LVT)      0.06       3.00 f
  u_dig_tx_asyn_fifo_write/fifom/o_dig_tx_fifo_mem_data_out[3] (dig_tx_fifo_mem_FIFO_DEPTH3_REGISTER_WIDTH8_PTR_WIDTH2_test_1)
                                                          0.00       3.00 f
  u_dig_tx_asyn_fifo_write/o_dig_tx_asyn_fifo_data_out[3] (dig_tx_asyn_fifo_FIFO_DEPTH3_REGISTER_WIDTH8_test_1)
                                                          0.00       3.00 f
  o_dig_tx_system_data_slave_out[3] (out)                 0.02       3.02 f
  data arrival time                                                  3.02

  clock spi_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  output external delay                                  -0.28      -0.13
  data required time                                                -0.13
  --------------------------------------------------------------------------
  data required time                                                -0.13
  data arrival time                                                 -3.02
  --------------------------------------------------------------------------
  slack (MET)                                                        3.16


  Startpoint: u_dig_tx_asyn_fifo_write/rptr_h/o_dig_tx_fifo_re_ptr_handler_b_rptr_reg_1_
              (rising edge-triggered flip-flop clocked by spi_gated_clk)
  Endpoint: o_dig_tx_system_data_slave_out[2]
            (output port clocked by spi_gated_clk)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c
  dig_tx_asyn_fifo_FIFO_DEPTH3_REGISTER_WIDTH8_test_1
                     8000                  saed32hvt_ss0p7v125c
  dig_tx_fifo_mem_FIFO_DEPTH3_REGISTER_WIDTH8_PTR_WIDTH2_test_1
                     8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock spi_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_dig_tx_asyn_fifo_write/rptr_h/o_dig_tx_fifo_re_ptr_handler_b_rptr_reg_1_/CLK (SDFFARX1_LVT)
                                                          0.00       0.00 r
  u_dig_tx_asyn_fifo_write/rptr_h/o_dig_tx_fifo_re_ptr_handler_b_rptr_reg_1_/Q (SDFFARX1_LVT)
                                                          0.30       0.30 f
  u_dig_tx_asyn_fifo_write/rptr_h/o_dig_tx_fifo_re_ptr_handler_b_rptr[1] (dig_tx_fifo_re_ptr_handler_PTR_WIDTH2)
                                                          0.00       0.30 f
  u_dig_tx_asyn_fifo_write/fifom/i_dig_tx_fifo_mem_b_rptr[1] (dig_tx_fifo_mem_FIFO_DEPTH3_REGISTER_WIDTH8_PTR_WIDTH2_test_1)
                                                          0.00       0.30 f
  u_dig_tx_asyn_fifo_write/fifom/U46/Y (NAND2X0_LVT)      2.64       2.94 r
  u_dig_tx_asyn_fifo_write/fifom/U70/Y (NAND3X0_LVT)      0.06       3.00 f
  u_dig_tx_asyn_fifo_write/fifom/o_dig_tx_fifo_mem_data_out[2] (dig_tx_fifo_mem_FIFO_DEPTH3_REGISTER_WIDTH8_PTR_WIDTH2_test_1)
                                                          0.00       3.00 f
  u_dig_tx_asyn_fifo_write/o_dig_tx_asyn_fifo_data_out[2] (dig_tx_asyn_fifo_FIFO_DEPTH3_REGISTER_WIDTH8_test_1)
                                                          0.00       3.00 f
  o_dig_tx_system_data_slave_out[2] (out)                 0.02       3.02 f
  data arrival time                                                  3.02

  clock spi_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  output external delay                                  -0.28      -0.13
  data required time                                                -0.13
  --------------------------------------------------------------------------
  data required time                                                -0.13
  data arrival time                                                 -3.02
  --------------------------------------------------------------------------
  slack (MET)                                                        3.16


  Startpoint: u_dig_tx_asyn_fifo_write/rptr_h/o_dig_tx_fifo_re_ptr_handler_b_rptr_reg_1_
              (rising edge-triggered flip-flop clocked by spi_gated_clk)
  Endpoint: o_dig_tx_system_data_slave_out[1]
            (output port clocked by spi_gated_clk)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c
  dig_tx_asyn_fifo_FIFO_DEPTH3_REGISTER_WIDTH8_test_1
                     8000                  saed32hvt_ss0p7v125c
  dig_tx_fifo_mem_FIFO_DEPTH3_REGISTER_WIDTH8_PTR_WIDTH2_test_1
                     8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock spi_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_dig_tx_asyn_fifo_write/rptr_h/o_dig_tx_fifo_re_ptr_handler_b_rptr_reg_1_/CLK (SDFFARX1_LVT)
                                                          0.00       0.00 r
  u_dig_tx_asyn_fifo_write/rptr_h/o_dig_tx_fifo_re_ptr_handler_b_rptr_reg_1_/Q (SDFFARX1_LVT)
                                                          0.30       0.30 f
  u_dig_tx_asyn_fifo_write/rptr_h/o_dig_tx_fifo_re_ptr_handler_b_rptr[1] (dig_tx_fifo_re_ptr_handler_PTR_WIDTH2)
                                                          0.00       0.30 f
  u_dig_tx_asyn_fifo_write/fifom/i_dig_tx_fifo_mem_b_rptr[1] (dig_tx_fifo_mem_FIFO_DEPTH3_REGISTER_WIDTH8_PTR_WIDTH2_test_1)
                                                          0.00       0.30 f
  u_dig_tx_asyn_fifo_write/fifom/U50/Y (NAND2X0_LVT)      2.64       2.94 r
  u_dig_tx_asyn_fifo_write/fifom/U68/Y (NAND3X0_LVT)      0.06       3.00 f
  u_dig_tx_asyn_fifo_write/fifom/o_dig_tx_fifo_mem_data_out[1] (dig_tx_fifo_mem_FIFO_DEPTH3_REGISTER_WIDTH8_PTR_WIDTH2_test_1)
                                                          0.00       3.00 f
  u_dig_tx_asyn_fifo_write/o_dig_tx_asyn_fifo_data_out[1] (dig_tx_asyn_fifo_FIFO_DEPTH3_REGISTER_WIDTH8_test_1)
                                                          0.00       3.00 f
  o_dig_tx_system_data_slave_out[1] (out)                 0.02       3.02 f
  data arrival time                                                  3.02

  clock spi_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  output external delay                                  -0.28      -0.13
  data required time                                                -0.13
  --------------------------------------------------------------------------
  data required time                                                -0.13
  data arrival time                                                 -3.02
  --------------------------------------------------------------------------
  slack (MET)                                                        3.16


  Startpoint: u_dig_tx_asyn_fifo_write/rptr_h/o_dig_tx_fifo_re_ptr_handler_b_rptr_reg_1_
              (rising edge-triggered flip-flop clocked by spi_gated_clk)
  Endpoint: o_dig_tx_system_data_slave_out[7]
            (output port clocked by spi_gated_clk)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c
  dig_tx_asyn_fifo_FIFO_DEPTH3_REGISTER_WIDTH8_test_1
                     8000                  saed32hvt_ss0p7v125c
  dig_tx_fifo_mem_FIFO_DEPTH3_REGISTER_WIDTH8_PTR_WIDTH2_test_1
                     8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock spi_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_dig_tx_asyn_fifo_write/rptr_h/o_dig_tx_fifo_re_ptr_handler_b_rptr_reg_1_/CLK (SDFFARX1_LVT)
                                                          0.00       0.00 r
  u_dig_tx_asyn_fifo_write/rptr_h/o_dig_tx_fifo_re_ptr_handler_b_rptr_reg_1_/Q (SDFFARX1_LVT)
                                                          0.30       0.30 f
  u_dig_tx_asyn_fifo_write/rptr_h/o_dig_tx_fifo_re_ptr_handler_b_rptr[1] (dig_tx_fifo_re_ptr_handler_PTR_WIDTH2)
                                                          0.00       0.30 f
  u_dig_tx_asyn_fifo_write/fifom/i_dig_tx_fifo_mem_b_rptr[1] (dig_tx_fifo_mem_FIFO_DEPTH3_REGISTER_WIDTH8_PTR_WIDTH2_test_1)
                                                          0.00       0.30 f
  u_dig_tx_asyn_fifo_write/fifom/U65/Y (NAND2X0_HVT)      2.68       2.99 r
  u_dig_tx_asyn_fifo_write/fifom/U95/Y (NAND3X0_LVT)      0.07       3.05 f
  u_dig_tx_asyn_fifo_write/fifom/o_dig_tx_fifo_mem_data_out[7] (dig_tx_fifo_mem_FIFO_DEPTH3_REGISTER_WIDTH8_PTR_WIDTH2_test_1)
                                                          0.00       3.05 f
  u_dig_tx_asyn_fifo_write/o_dig_tx_asyn_fifo_data_out[7] (dig_tx_asyn_fifo_FIFO_DEPTH3_REGISTER_WIDTH8_test_1)
                                                          0.00       3.05 f
  o_dig_tx_system_data_slave_out[7] (out)                 0.02       3.08 f
  data arrival time                                                  3.08

  clock spi_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  output external delay                                  -0.28      -0.13
  data required time                                                -0.13
  --------------------------------------------------------------------------
  data required time                                                -0.13
  data arrival time                                                 -3.08
  --------------------------------------------------------------------------
  slack (MET)                                                        3.21


  Startpoint: u_dig_tx_rst_sync_spi/sync_flops_reg_0_
              (rising edge-triggered flip-flop clocked by spi_gated_clk)
  Endpoint: u_dig_tx_rst_sync_spi/sync_flops_reg_1_
            (rising edge-triggered flip-flop clocked by spi_gated_clk)
  Path Group: spi_gated_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c
  dig_tx_rst_sync_test_0
                     ForQA                 saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock spi_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_dig_tx_rst_sync_spi/sync_flops_reg_0_/CLK (SDFFARX1_LVT)
                                                          0.00       0.00 r
  u_dig_tx_rst_sync_spi/sync_flops_reg_0_/QN (SDFFARX1_LVT)
                                                          0.20       0.20 r
  u_dig_tx_rst_sync_spi/sync_flops_reg_1_/D (SDFFASX2_HVT)
                                                          0.02       0.22 r
  data arrival time                                                  0.22

  clock spi_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  u_dig_tx_rst_sync_spi/sync_flops_reg_1_/CLK (SDFFASX2_HVT)
                                                          0.00       0.15 r
  library hold time                                      -0.04       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (MET)                                                        0.11


  Startpoint: u_dig_tx_asyn_fifo_write/sync_wptr/metastable_flop_reg_0_
              (rising edge-triggered flip-flop clocked by spi_gated_clk)
  Endpoint: u_dig_tx_asyn_fifo_write/sync_wptr/o_dig_tx_fifo_synchronizer_d_out_reg_0_
            (rising edge-triggered flip-flop clocked by spi_gated_clk)
  Path Group: spi_gated_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c
  dig_tx_fifo_synchronizer_PTR_WIDTH2_0
                     ForQA                 saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock spi_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_dig_tx_asyn_fifo_write/sync_wptr/metastable_flop_reg_0_/CLK (SDFFARX1_LVT)
                                                          0.00       0.00 r
  u_dig_tx_asyn_fifo_write/sync_wptr/metastable_flop_reg_0_/QN (SDFFARX1_LVT)
                                                          0.20       0.20 r
  u_dig_tx_asyn_fifo_write/sync_wptr/o_dig_tx_fifo_synchronizer_d_out_reg_0_/D (SDFFASX2_HVT)
                                                          0.02       0.22 r
  data arrival time                                                  0.22

  clock spi_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  u_dig_tx_asyn_fifo_write/sync_wptr/o_dig_tx_fifo_synchronizer_d_out_reg_0_/CLK (SDFFASX2_HVT)
                                                          0.00       0.15 r
  library hold time                                      -0.04       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (MET)                                                        0.11


  Startpoint: u_dig_tx_asyn_fifo_write/sync_wptr/metastable_flop_reg_1_
              (rising edge-triggered flip-flop clocked by spi_gated_clk)
  Endpoint: u_dig_tx_asyn_fifo_write/sync_wptr/o_dig_tx_fifo_synchronizer_d_out_reg_1_
            (rising edge-triggered flip-flop clocked by spi_gated_clk)
  Path Group: spi_gated_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c
  dig_tx_fifo_synchronizer_PTR_WIDTH2_0
                     ForQA                 saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock spi_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_dig_tx_asyn_fifo_write/sync_wptr/metastable_flop_reg_1_/CLK (SDFFARX1_LVT)
                                                          0.00       0.00 r
  u_dig_tx_asyn_fifo_write/sync_wptr/metastable_flop_reg_1_/QN (SDFFARX1_LVT)
                                                          0.20       0.20 r
  u_dig_tx_asyn_fifo_write/sync_wptr/o_dig_tx_fifo_synchronizer_d_out_reg_1_/D (SDFFASX2_HVT)
                                                          0.02       0.22 r
  data arrival time                                                  0.22

  clock spi_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  u_dig_tx_asyn_fifo_write/sync_wptr/o_dig_tx_fifo_synchronizer_d_out_reg_1_/CLK (SDFFASX2_HVT)
                                                          0.00       0.15 r
  library hold time                                      -0.04       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (MET)                                                        0.11


  Startpoint: u_dig_tx_asyn_fifo_write/sync_wptr/metastable_flop_reg_2_
              (rising edge-triggered flip-flop clocked by spi_gated_clk)
  Endpoint: u_dig_tx_asyn_fifo_write/sync_wptr/o_dig_tx_fifo_synchronizer_d_out_reg_2_
            (rising edge-triggered flip-flop clocked by spi_gated_clk)
  Path Group: spi_gated_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c
  dig_tx_fifo_synchronizer_PTR_WIDTH2_0
                     ForQA                 saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock spi_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_dig_tx_asyn_fifo_write/sync_wptr/metastable_flop_reg_2_/CLK (SDFFARX1_LVT)
                                                          0.00       0.00 r
  u_dig_tx_asyn_fifo_write/sync_wptr/metastable_flop_reg_2_/QN (SDFFARX1_LVT)
                                                          0.20       0.20 r
  u_dig_tx_asyn_fifo_write/sync_wptr/o_dig_tx_fifo_synchronizer_d_out_reg_2_/D (SDFFASX2_HVT)
                                                          0.02       0.22 r
  data arrival time                                                  0.22

  clock spi_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  u_dig_tx_asyn_fifo_write/sync_wptr/o_dig_tx_fifo_synchronizer_d_out_reg_2_/CLK (SDFFASX2_HVT)
                                                          0.00       0.15 r
  library hold time                                      -0.04       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (MET)                                                        0.11


  Startpoint: u_dig_tx_asyn_fifo_read/fifom/fifo_reg_0__10_
              (rising edge-triggered flip-flop clocked by spi_gated_clk)
  Endpoint: u_dig_tx_asyn_fifo_read/fifom/fifo_reg_0__11_
            (rising edge-triggered flip-flop clocked by spi_gated_clk)
  Path Group: spi_gated_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c
  dig_tx_fifo_mem_FIFO_DEPTH8_REGISTER_WIDTH12_PTR_WIDTH3_test_1
                     8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock spi_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_dig_tx_asyn_fifo_read/fifom/fifo_reg_0__10_/CLK (SDFFX1_LVT)
                                                          0.00       0.00 r
  u_dig_tx_asyn_fifo_read/fifom/fifo_reg_0__10_/QN (SDFFX1_LVT)
                                                          0.17       0.17 r
  u_dig_tx_asyn_fifo_read/fifom/fifo_reg_0__11_/SI (SDFFX1_LVT)
                                                          0.01       0.17 r
  data arrival time                                                  0.17

  clock spi_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  u_dig_tx_asyn_fifo_read/fifom/fifo_reg_0__11_/CLK (SDFFX1_LVT)
                                                          0.00       0.15 r
  library hold time                                      -0.10       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: u_dig_tx_asyn_fifo_read/fifom/fifo_reg_0__9_
              (rising edge-triggered flip-flop clocked by spi_gated_clk)
  Endpoint: u_dig_tx_asyn_fifo_read/fifom/fifo_reg_0__10_
            (rising edge-triggered flip-flop clocked by spi_gated_clk)
  Path Group: spi_gated_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c
  dig_tx_fifo_mem_FIFO_DEPTH8_REGISTER_WIDTH12_PTR_WIDTH3_test_1
                     8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock spi_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_dig_tx_asyn_fifo_read/fifom/fifo_reg_0__9_/CLK (SDFFX1_LVT)
                                                          0.00       0.00 r
  u_dig_tx_asyn_fifo_read/fifom/fifo_reg_0__9_/QN (SDFFX1_LVT)
                                                          0.17       0.17 r
  u_dig_tx_asyn_fifo_read/fifom/fifo_reg_0__10_/SI (SDFFX1_LVT)
                                                          0.01       0.17 r
  data arrival time                                                  0.17

  clock spi_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  u_dig_tx_asyn_fifo_read/fifom/fifo_reg_0__10_/CLK (SDFFX1_LVT)
                                                          0.00       0.15 r
  library hold time                                      -0.10       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: u_dig_tx_asyn_fifo_read/fifom/fifo_reg_0__8_
              (rising edge-triggered flip-flop clocked by spi_gated_clk)
  Endpoint: u_dig_tx_asyn_fifo_read/fifom/fifo_reg_0__9_
            (rising edge-triggered flip-flop clocked by spi_gated_clk)
  Path Group: spi_gated_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c
  dig_tx_fifo_mem_FIFO_DEPTH8_REGISTER_WIDTH12_PTR_WIDTH3_test_1
                     8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock spi_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_dig_tx_asyn_fifo_read/fifom/fifo_reg_0__8_/CLK (SDFFX1_LVT)
                                                          0.00       0.00 r
  u_dig_tx_asyn_fifo_read/fifom/fifo_reg_0__8_/QN (SDFFX1_LVT)
                                                          0.17       0.17 r
  u_dig_tx_asyn_fifo_read/fifom/fifo_reg_0__9_/SI (SDFFX1_LVT)
                                                          0.01       0.17 r
  data arrival time                                                  0.17

  clock spi_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  u_dig_tx_asyn_fifo_read/fifom/fifo_reg_0__9_/CLK (SDFFX1_LVT)
                                                          0.00       0.15 r
  library hold time                                      -0.10       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: u_dig_tx_asyn_fifo_read/fifom/fifo_reg_0__7_
              (rising edge-triggered flip-flop clocked by spi_gated_clk)
  Endpoint: u_dig_tx_asyn_fifo_read/fifom/fifo_reg_0__8_
            (rising edge-triggered flip-flop clocked by spi_gated_clk)
  Path Group: spi_gated_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c
  dig_tx_fifo_mem_FIFO_DEPTH8_REGISTER_WIDTH12_PTR_WIDTH3_test_1
                     8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock spi_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_dig_tx_asyn_fifo_read/fifom/fifo_reg_0__7_/CLK (SDFFX1_LVT)
                                                          0.00       0.00 r
  u_dig_tx_asyn_fifo_read/fifom/fifo_reg_0__7_/QN (SDFFX1_LVT)
                                                          0.17       0.17 r
  u_dig_tx_asyn_fifo_read/fifom/fifo_reg_0__8_/SI (SDFFX1_LVT)
                                                          0.01       0.17 r
  data arrival time                                                  0.17

  clock spi_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  u_dig_tx_asyn_fifo_read/fifom/fifo_reg_0__8_/CLK (SDFFX1_LVT)
                                                          0.00       0.15 r
  library hold time                                      -0.10       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: u_dig_tx_asyn_fifo_read/fifom/fifo_reg_0__6_
              (rising edge-triggered flip-flop clocked by spi_gated_clk)
  Endpoint: u_dig_tx_asyn_fifo_read/fifom/fifo_reg_0__7_
            (rising edge-triggered flip-flop clocked by spi_gated_clk)
  Path Group: spi_gated_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c
  dig_tx_fifo_mem_FIFO_DEPTH8_REGISTER_WIDTH12_PTR_WIDTH3_test_1
                     8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock spi_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_dig_tx_asyn_fifo_read/fifom/fifo_reg_0__6_/CLK (SDFFX1_LVT)
                                                          0.00       0.00 r
  u_dig_tx_asyn_fifo_read/fifom/fifo_reg_0__6_/QN (SDFFX1_LVT)
                                                          0.17       0.17 r
  u_dig_tx_asyn_fifo_read/fifom/fifo_reg_0__7_/SI (SDFFX1_LVT)
                                                          0.01       0.17 r
  data arrival time                                                  0.17

  clock spi_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  u_dig_tx_asyn_fifo_read/fifom/fifo_reg_0__7_/CLK (SDFFX1_LVT)
                                                          0.00       0.15 r
  library hold time                                      -0.10       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: u_dig_tx_asyn_fifo_read/fifom/fifo_reg_0__5_
              (rising edge-triggered flip-flop clocked by spi_gated_clk)
  Endpoint: u_dig_tx_asyn_fifo_read/fifom/fifo_reg_0__6_
            (rising edge-triggered flip-flop clocked by spi_gated_clk)
  Path Group: spi_gated_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c
  dig_tx_fifo_mem_FIFO_DEPTH8_REGISTER_WIDTH12_PTR_WIDTH3_test_1
                     8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock spi_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_dig_tx_asyn_fifo_read/fifom/fifo_reg_0__5_/CLK (SDFFX1_LVT)
                                                          0.00       0.00 r
  u_dig_tx_asyn_fifo_read/fifom/fifo_reg_0__5_/QN (SDFFX1_LVT)
                                                          0.17       0.17 r
  u_dig_tx_asyn_fifo_read/fifom/fifo_reg_0__6_/SI (SDFFX1_LVT)
                                                          0.01       0.17 r
  data arrival time                                                  0.17

  clock spi_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  u_dig_tx_asyn_fifo_read/fifom/fifo_reg_0__6_/CLK (SDFFX1_LVT)
                                                          0.00       0.15 r
  library hold time                                      -0.10       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: u_dig_tx_asyn_fifo_read/fifom/fifo_reg_0__4_
              (rising edge-triggered flip-flop clocked by spi_gated_clk)
  Endpoint: u_dig_tx_asyn_fifo_read/fifom/fifo_reg_0__5_
            (rising edge-triggered flip-flop clocked by spi_gated_clk)
  Path Group: spi_gated_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c
  dig_tx_fifo_mem_FIFO_DEPTH8_REGISTER_WIDTH12_PTR_WIDTH3_test_1
                     8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock spi_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_dig_tx_asyn_fifo_read/fifom/fifo_reg_0__4_/CLK (SDFFX1_LVT)
                                                          0.00       0.00 r
  u_dig_tx_asyn_fifo_read/fifom/fifo_reg_0__4_/QN (SDFFX1_LVT)
                                                          0.17       0.17 r
  u_dig_tx_asyn_fifo_read/fifom/fifo_reg_0__5_/SI (SDFFX1_LVT)
                                                          0.01       0.17 r
  data arrival time                                                  0.17

  clock spi_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  u_dig_tx_asyn_fifo_read/fifom/fifo_reg_0__5_/CLK (SDFFX1_LVT)
                                                          0.00       0.15 r
  library hold time                                      -0.10       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: u_dig_tx_asyn_fifo_read/fifom/fifo_reg_0__3_
              (rising edge-triggered flip-flop clocked by spi_gated_clk)
  Endpoint: u_dig_tx_asyn_fifo_read/fifom/fifo_reg_0__4_
            (rising edge-triggered flip-flop clocked by spi_gated_clk)
  Path Group: spi_gated_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c
  dig_tx_fifo_mem_FIFO_DEPTH8_REGISTER_WIDTH12_PTR_WIDTH3_test_1
                     8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock spi_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_dig_tx_asyn_fifo_read/fifom/fifo_reg_0__3_/CLK (SDFFX1_LVT)
                                                          0.00       0.00 r
  u_dig_tx_asyn_fifo_read/fifom/fifo_reg_0__3_/QN (SDFFX1_LVT)
                                                          0.17       0.17 r
  u_dig_tx_asyn_fifo_read/fifom/fifo_reg_0__4_/SI (SDFFX1_LVT)
                                                          0.01       0.17 r
  data arrival time                                                  0.17

  clock spi_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  u_dig_tx_asyn_fifo_read/fifom/fifo_reg_0__4_/CLK (SDFFX1_LVT)
                                                          0.00       0.15 r
  library hold time                                      -0.10       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: u_dig_tx_asyn_fifo_read/fifom/fifo_reg_0__2_
              (rising edge-triggered flip-flop clocked by spi_gated_clk)
  Endpoint: u_dig_tx_asyn_fifo_read/fifom/fifo_reg_0__3_
            (rising edge-triggered flip-flop clocked by spi_gated_clk)
  Path Group: spi_gated_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c
  dig_tx_fifo_mem_FIFO_DEPTH8_REGISTER_WIDTH12_PTR_WIDTH3_test_1
                     8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock spi_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_dig_tx_asyn_fifo_read/fifom/fifo_reg_0__2_/CLK (SDFFX1_LVT)
                                                          0.00       0.00 r
  u_dig_tx_asyn_fifo_read/fifom/fifo_reg_0__2_/QN (SDFFX1_LVT)
                                                          0.17       0.17 r
  u_dig_tx_asyn_fifo_read/fifom/fifo_reg_0__3_/SI (SDFFX1_LVT)
                                                          0.01       0.17 r
  data arrival time                                                  0.17

  clock spi_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  u_dig_tx_asyn_fifo_read/fifom/fifo_reg_0__3_/CLK (SDFFX1_LVT)
                                                          0.00       0.15 r
  library hold time                                      -0.10       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: u_dig_tx_asyn_fifo_read/fifom/fifo_reg_0__1_
              (rising edge-triggered flip-flop clocked by spi_gated_clk)
  Endpoint: u_dig_tx_asyn_fifo_read/fifom/fifo_reg_0__2_
            (rising edge-triggered flip-flop clocked by spi_gated_clk)
  Path Group: spi_gated_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c
  dig_tx_fifo_mem_FIFO_DEPTH8_REGISTER_WIDTH12_PTR_WIDTH3_test_1
                     8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock spi_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_dig_tx_asyn_fifo_read/fifom/fifo_reg_0__1_/CLK (SDFFX1_LVT)
                                                          0.00       0.00 r
  u_dig_tx_asyn_fifo_read/fifom/fifo_reg_0__1_/QN (SDFFX1_LVT)
                                                          0.17       0.17 r
  u_dig_tx_asyn_fifo_read/fifom/fifo_reg_0__2_/SI (SDFFX1_LVT)
                                                          0.01       0.17 r
  data arrival time                                                  0.17

  clock spi_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  u_dig_tx_asyn_fifo_read/fifom/fifo_reg_0__2_/CLK (SDFFX1_LVT)
                                                          0.00       0.15 r
  library hold time                                      -0.10       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: u_dig_tx_asyn_fifo_read/fifom/fifo_reg_0__0_
              (rising edge-triggered flip-flop clocked by spi_gated_clk)
  Endpoint: u_dig_tx_asyn_fifo_read/fifom/fifo_reg_0__1_
            (rising edge-triggered flip-flop clocked by spi_gated_clk)
  Path Group: spi_gated_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c
  dig_tx_fifo_mem_FIFO_DEPTH8_REGISTER_WIDTH12_PTR_WIDTH3_test_1
                     8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock spi_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_dig_tx_asyn_fifo_read/fifom/fifo_reg_0__0_/CLK (SDFFX1_LVT)
                                                          0.00       0.00 r
  u_dig_tx_asyn_fifo_read/fifom/fifo_reg_0__0_/QN (SDFFX1_LVT)
                                                          0.17       0.17 r
  u_dig_tx_asyn_fifo_read/fifom/fifo_reg_0__1_/SI (SDFFX1_LVT)
                                                          0.01       0.17 r
  data arrival time                                                  0.17

  clock spi_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  u_dig_tx_asyn_fifo_read/fifom/fifo_reg_0__1_/CLK (SDFFX1_LVT)
                                                          0.00       0.15 r
  library hold time                                      -0.10       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: u_dig_tx_asyn_fifo_read/fifom/fifo_reg_1__3_
              (rising edge-triggered flip-flop clocked by spi_gated_clk)
  Endpoint: u_dig_tx_asyn_fifo_read/fifom/fifo_reg_1__4_
            (rising edge-triggered flip-flop clocked by spi_gated_clk)
  Path Group: spi_gated_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c
  dig_tx_fifo_mem_FIFO_DEPTH8_REGISTER_WIDTH12_PTR_WIDTH3_test_1
                     8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock spi_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_dig_tx_asyn_fifo_read/fifom/fifo_reg_1__3_/CLK (SDFFX1_LVT)
                                                          0.00       0.00 r
  u_dig_tx_asyn_fifo_read/fifom/fifo_reg_1__3_/QN (SDFFX1_LVT)
                                                          0.17       0.17 r
  u_dig_tx_asyn_fifo_read/fifom/fifo_reg_1__4_/SI (SDFFX1_LVT)
                                                          0.01       0.17 r
  data arrival time                                                  0.17

  clock spi_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  u_dig_tx_asyn_fifo_read/fifom/fifo_reg_1__4_/CLK (SDFFX1_LVT)
                                                          0.00       0.15 r
  library hold time                                      -0.10       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: u_dig_tx_asyn_fifo_read/fifom/fifo_reg_1__2_
              (rising edge-triggered flip-flop clocked by spi_gated_clk)
  Endpoint: u_dig_tx_asyn_fifo_read/fifom/fifo_reg_1__3_
            (rising edge-triggered flip-flop clocked by spi_gated_clk)
  Path Group: spi_gated_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c
  dig_tx_fifo_mem_FIFO_DEPTH8_REGISTER_WIDTH12_PTR_WIDTH3_test_1
                     8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock spi_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_dig_tx_asyn_fifo_read/fifom/fifo_reg_1__2_/CLK (SDFFX1_LVT)
                                                          0.00       0.00 r
  u_dig_tx_asyn_fifo_read/fifom/fifo_reg_1__2_/QN (SDFFX1_LVT)
                                                          0.17       0.17 r
  u_dig_tx_asyn_fifo_read/fifom/fifo_reg_1__3_/SI (SDFFX1_LVT)
                                                          0.01       0.17 r
  data arrival time                                                  0.17

  clock spi_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  u_dig_tx_asyn_fifo_read/fifom/fifo_reg_1__3_/CLK (SDFFX1_LVT)
                                                          0.00       0.15 r
  library hold time                                      -0.10       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: u_dig_tx_asyn_fifo_read/fifom/fifo_reg_1__1_
              (rising edge-triggered flip-flop clocked by spi_gated_clk)
  Endpoint: u_dig_tx_asyn_fifo_read/fifom/fifo_reg_1__2_
            (rising edge-triggered flip-flop clocked by spi_gated_clk)
  Path Group: spi_gated_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c
  dig_tx_fifo_mem_FIFO_DEPTH8_REGISTER_WIDTH12_PTR_WIDTH3_test_1
                     8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock spi_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_dig_tx_asyn_fifo_read/fifom/fifo_reg_1__1_/CLK (SDFFX1_LVT)
                                                          0.00       0.00 r
  u_dig_tx_asyn_fifo_read/fifom/fifo_reg_1__1_/QN (SDFFX1_LVT)
                                                          0.17       0.17 r
  u_dig_tx_asyn_fifo_read/fifom/fifo_reg_1__2_/SI (SDFFX1_LVT)
                                                          0.01       0.17 r
  data arrival time                                                  0.17

  clock spi_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  u_dig_tx_asyn_fifo_read/fifom/fifo_reg_1__2_/CLK (SDFFX1_LVT)
                                                          0.00       0.15 r
  library hold time                                      -0.10       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: u_dig_tx_asyn_fifo_read/fifom/fifo_reg_1__0_
              (rising edge-triggered flip-flop clocked by spi_gated_clk)
  Endpoint: u_dig_tx_asyn_fifo_read/fifom/fifo_reg_1__1_
            (rising edge-triggered flip-flop clocked by spi_gated_clk)
  Path Group: spi_gated_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c
  dig_tx_fifo_mem_FIFO_DEPTH8_REGISTER_WIDTH12_PTR_WIDTH3_test_1
                     8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock spi_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_dig_tx_asyn_fifo_read/fifom/fifo_reg_1__0_/CLK (SDFFX1_LVT)
                                                          0.00       0.00 r
  u_dig_tx_asyn_fifo_read/fifom/fifo_reg_1__0_/QN (SDFFX1_LVT)
                                                          0.17       0.17 r
  u_dig_tx_asyn_fifo_read/fifom/fifo_reg_1__1_/SI (SDFFX1_LVT)
                                                          0.01       0.17 r
  data arrival time                                                  0.17

  clock spi_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  u_dig_tx_asyn_fifo_read/fifom/fifo_reg_1__1_/CLK (SDFFX1_LVT)
                                                          0.00       0.15 r
  library hold time                                      -0.10       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: u_dig_tx_asyn_fifo_read/fifom/fifo_reg_0__11_
              (rising edge-triggered flip-flop clocked by spi_gated_clk)
  Endpoint: u_dig_tx_asyn_fifo_read/fifom/fifo_reg_1__0_
            (rising edge-triggered flip-flop clocked by spi_gated_clk)
  Path Group: spi_gated_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c
  dig_tx_fifo_mem_FIFO_DEPTH8_REGISTER_WIDTH12_PTR_WIDTH3_test_1
                     8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock spi_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_dig_tx_asyn_fifo_read/fifom/fifo_reg_0__11_/CLK (SDFFX1_LVT)
                                                          0.00       0.00 r
  u_dig_tx_asyn_fifo_read/fifom/fifo_reg_0__11_/QN (SDFFX1_LVT)
                                                          0.17       0.17 r
  u_dig_tx_asyn_fifo_read/fifom/fifo_reg_1__0_/SI (SDFFX1_LVT)
                                                          0.01       0.17 r
  data arrival time                                                  0.17

  clock spi_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  u_dig_tx_asyn_fifo_read/fifom/fifo_reg_1__0_/CLK (SDFFX1_LVT)
                                                          0.00       0.15 r
  library hold time                                      -0.10       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: u_dig_tx_asyn_fifo_write/fifom/fifo_reg_0__6_
              (rising edge-triggered flip-flop clocked by sys_clock)
  Endpoint: u_dig_tx_asyn_fifo_write/fifom/fifo_reg_0__7_
            (rising edge-triggered flip-flop clocked by sys_clock)
  Path Group: sys_clock
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c
  dig_tx_fifo_mem_FIFO_DEPTH3_REGISTER_WIDTH8_PTR_WIDTH2_test_1
                     8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock sys_clock (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_dig_tx_asyn_fifo_write/fifom/fifo_reg_0__6_/CLK (SDFFX1_LVT)
                                                          0.00       0.00 r
  u_dig_tx_asyn_fifo_write/fifom/fifo_reg_0__6_/QN (SDFFX1_LVT)
                                                          0.17       0.17 r
  u_dig_tx_asyn_fifo_write/fifom/fifo_reg_0__7_/SI (SDFFX1_LVT)
                                                          0.01       0.17 r
  data arrival time                                                  0.17

  clock sys_clock (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  u_dig_tx_asyn_fifo_write/fifom/fifo_reg_0__7_/CLK (SDFFX1_LVT)
                                                          0.00       0.15 r
  library hold time                                      -0.10       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: u_dig_tx_asyn_fifo_write/fifom/fifo_reg_0__5_
              (rising edge-triggered flip-flop clocked by sys_clock)
  Endpoint: u_dig_tx_asyn_fifo_write/fifom/fifo_reg_0__6_
            (rising edge-triggered flip-flop clocked by sys_clock)
  Path Group: sys_clock
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c
  dig_tx_fifo_mem_FIFO_DEPTH3_REGISTER_WIDTH8_PTR_WIDTH2_test_1
                     8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock sys_clock (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_dig_tx_asyn_fifo_write/fifom/fifo_reg_0__5_/CLK (SDFFX1_LVT)
                                                          0.00       0.00 r
  u_dig_tx_asyn_fifo_write/fifom/fifo_reg_0__5_/QN (SDFFX1_LVT)
                                                          0.17       0.17 r
  u_dig_tx_asyn_fifo_write/fifom/fifo_reg_0__6_/SI (SDFFX1_LVT)
                                                          0.01       0.17 r
  data arrival time                                                  0.17

  clock sys_clock (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  u_dig_tx_asyn_fifo_write/fifom/fifo_reg_0__6_/CLK (SDFFX1_LVT)
                                                          0.00       0.15 r
  library hold time                                      -0.10       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: u_dig_tx_asyn_fifo_write/fifom/fifo_reg_0__4_
              (rising edge-triggered flip-flop clocked by sys_clock)
  Endpoint: u_dig_tx_asyn_fifo_write/fifom/fifo_reg_0__5_
            (rising edge-triggered flip-flop clocked by sys_clock)
  Path Group: sys_clock
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c
  dig_tx_fifo_mem_FIFO_DEPTH3_REGISTER_WIDTH8_PTR_WIDTH2_test_1
                     8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock sys_clock (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_dig_tx_asyn_fifo_write/fifom/fifo_reg_0__4_/CLK (SDFFX1_LVT)
                                                          0.00       0.00 r
  u_dig_tx_asyn_fifo_write/fifom/fifo_reg_0__4_/QN (SDFFX1_LVT)
                                                          0.17       0.17 r
  u_dig_tx_asyn_fifo_write/fifom/fifo_reg_0__5_/SI (SDFFX1_LVT)
                                                          0.01       0.17 r
  data arrival time                                                  0.17

  clock sys_clock (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  u_dig_tx_asyn_fifo_write/fifom/fifo_reg_0__5_/CLK (SDFFX1_LVT)
                                                          0.00       0.15 r
  library hold time                                      -0.10       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: u_dig_tx_asyn_fifo_write/fifom/fifo_reg_0__3_
              (rising edge-triggered flip-flop clocked by sys_clock)
  Endpoint: u_dig_tx_asyn_fifo_write/fifom/fifo_reg_0__4_
            (rising edge-triggered flip-flop clocked by sys_clock)
  Path Group: sys_clock
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c
  dig_tx_fifo_mem_FIFO_DEPTH3_REGISTER_WIDTH8_PTR_WIDTH2_test_1
                     8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock sys_clock (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_dig_tx_asyn_fifo_write/fifom/fifo_reg_0__3_/CLK (SDFFX1_LVT)
                                                          0.00       0.00 r
  u_dig_tx_asyn_fifo_write/fifom/fifo_reg_0__3_/QN (SDFFX1_LVT)
                                                          0.17       0.17 r
  u_dig_tx_asyn_fifo_write/fifom/fifo_reg_0__4_/SI (SDFFX1_LVT)
                                                          0.01       0.17 r
  data arrival time                                                  0.17

  clock sys_clock (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  u_dig_tx_asyn_fifo_write/fifom/fifo_reg_0__4_/CLK (SDFFX1_LVT)
                                                          0.00       0.15 r
  library hold time                                      -0.10       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: u_dig_tx_asyn_fifo_write/fifom/fifo_reg_0__2_
              (rising edge-triggered flip-flop clocked by sys_clock)
  Endpoint: u_dig_tx_asyn_fifo_write/fifom/fifo_reg_0__3_
            (rising edge-triggered flip-flop clocked by sys_clock)
  Path Group: sys_clock
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c
  dig_tx_fifo_mem_FIFO_DEPTH3_REGISTER_WIDTH8_PTR_WIDTH2_test_1
                     8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock sys_clock (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_dig_tx_asyn_fifo_write/fifom/fifo_reg_0__2_/CLK (SDFFX1_LVT)
                                                          0.00       0.00 r
  u_dig_tx_asyn_fifo_write/fifom/fifo_reg_0__2_/QN (SDFFX1_LVT)
                                                          0.17       0.17 r
  u_dig_tx_asyn_fifo_write/fifom/fifo_reg_0__3_/SI (SDFFX1_LVT)
                                                          0.01       0.17 r
  data arrival time                                                  0.17

  clock sys_clock (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  u_dig_tx_asyn_fifo_write/fifom/fifo_reg_0__3_/CLK (SDFFX1_LVT)
                                                          0.00       0.15 r
  library hold time                                      -0.10       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: u_dig_tx_asyn_fifo_write/fifom/fifo_reg_0__1_
              (rising edge-triggered flip-flop clocked by sys_clock)
  Endpoint: u_dig_tx_asyn_fifo_write/fifom/fifo_reg_0__2_
            (rising edge-triggered flip-flop clocked by sys_clock)
  Path Group: sys_clock
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c
  dig_tx_fifo_mem_FIFO_DEPTH3_REGISTER_WIDTH8_PTR_WIDTH2_test_1
                     8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock sys_clock (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_dig_tx_asyn_fifo_write/fifom/fifo_reg_0__1_/CLK (SDFFX1_LVT)
                                                          0.00       0.00 r
  u_dig_tx_asyn_fifo_write/fifom/fifo_reg_0__1_/QN (SDFFX1_LVT)
                                                          0.17       0.17 r
  u_dig_tx_asyn_fifo_write/fifom/fifo_reg_0__2_/SI (SDFFX1_LVT)
                                                          0.01       0.17 r
  data arrival time                                                  0.17

  clock sys_clock (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  u_dig_tx_asyn_fifo_write/fifom/fifo_reg_0__2_/CLK (SDFFX1_LVT)
                                                          0.00       0.15 r
  library hold time                                      -0.10       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: u_dig_tx_asyn_fifo_write/fifom/fifo_reg_0__0_
              (rising edge-triggered flip-flop clocked by sys_clock)
  Endpoint: u_dig_tx_asyn_fifo_write/fifom/fifo_reg_0__1_
            (rising edge-triggered flip-flop clocked by sys_clock)
  Path Group: sys_clock
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c
  dig_tx_fifo_mem_FIFO_DEPTH3_REGISTER_WIDTH8_PTR_WIDTH2_test_1
                     8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock sys_clock (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_dig_tx_asyn_fifo_write/fifom/fifo_reg_0__0_/CLK (SDFFX1_LVT)
                                                          0.00       0.00 r
  u_dig_tx_asyn_fifo_write/fifom/fifo_reg_0__0_/QN (SDFFX1_LVT)
                                                          0.17       0.17 r
  u_dig_tx_asyn_fifo_write/fifom/fifo_reg_0__1_/SI (SDFFX1_LVT)
                                                          0.01       0.17 r
  data arrival time                                                  0.17

  clock sys_clock (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  u_dig_tx_asyn_fifo_write/fifom/fifo_reg_0__1_/CLK (SDFFX1_LVT)
                                                          0.00       0.15 r
  library hold time                                      -0.10       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: u_dig_tx_asyn_fifo_write/fifom/fifo_reg_1__6_
              (rising edge-triggered flip-flop clocked by sys_clock)
  Endpoint: u_dig_tx_asyn_fifo_write/fifom/fifo_reg_1__7_
            (rising edge-triggered flip-flop clocked by sys_clock)
  Path Group: sys_clock
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c
  dig_tx_fifo_mem_FIFO_DEPTH3_REGISTER_WIDTH8_PTR_WIDTH2_test_1
                     8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock sys_clock (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_dig_tx_asyn_fifo_write/fifom/fifo_reg_1__6_/CLK (SDFFX1_LVT)
                                                          0.00       0.00 r
  u_dig_tx_asyn_fifo_write/fifom/fifo_reg_1__6_/QN (SDFFX1_LVT)
                                                          0.17       0.17 r
  u_dig_tx_asyn_fifo_write/fifom/fifo_reg_1__7_/SI (SDFFX1_LVT)
                                                          0.01       0.17 r
  data arrival time                                                  0.17

  clock sys_clock (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  u_dig_tx_asyn_fifo_write/fifom/fifo_reg_1__7_/CLK (SDFFX1_LVT)
                                                          0.00       0.15 r
  library hold time                                      -0.10       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: u_dig_tx_asyn_fifo_write/fifom/fifo_reg_1__5_
              (rising edge-triggered flip-flop clocked by sys_clock)
  Endpoint: u_dig_tx_asyn_fifo_write/fifom/fifo_reg_1__6_
            (rising edge-triggered flip-flop clocked by sys_clock)
  Path Group: sys_clock
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c
  dig_tx_fifo_mem_FIFO_DEPTH3_REGISTER_WIDTH8_PTR_WIDTH2_test_1
                     8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock sys_clock (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_dig_tx_asyn_fifo_write/fifom/fifo_reg_1__5_/CLK (SDFFX1_LVT)
                                                          0.00       0.00 r
  u_dig_tx_asyn_fifo_write/fifom/fifo_reg_1__5_/QN (SDFFX1_LVT)
                                                          0.17       0.17 r
  u_dig_tx_asyn_fifo_write/fifom/fifo_reg_1__6_/SI (SDFFX1_LVT)
                                                          0.01       0.17 r
  data arrival time                                                  0.17

  clock sys_clock (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  u_dig_tx_asyn_fifo_write/fifom/fifo_reg_1__6_/CLK (SDFFX1_LVT)
                                                          0.00       0.15 r
  library hold time                                      -0.10       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: u_dig_tx_asyn_fifo_write/fifom/fifo_reg_1__4_
              (rising edge-triggered flip-flop clocked by sys_clock)
  Endpoint: u_dig_tx_asyn_fifo_write/fifom/fifo_reg_1__5_
            (rising edge-triggered flip-flop clocked by sys_clock)
  Path Group: sys_clock
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c
  dig_tx_fifo_mem_FIFO_DEPTH3_REGISTER_WIDTH8_PTR_WIDTH2_test_1
                     8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock sys_clock (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_dig_tx_asyn_fifo_write/fifom/fifo_reg_1__4_/CLK (SDFFX1_LVT)
                                                          0.00       0.00 r
  u_dig_tx_asyn_fifo_write/fifom/fifo_reg_1__4_/QN (SDFFX1_LVT)
                                                          0.17       0.17 r
  u_dig_tx_asyn_fifo_write/fifom/fifo_reg_1__5_/SI (SDFFX1_LVT)
                                                          0.01       0.17 r
  data arrival time                                                  0.17

  clock sys_clock (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  u_dig_tx_asyn_fifo_write/fifom/fifo_reg_1__5_/CLK (SDFFX1_LVT)
                                                          0.00       0.15 r
  library hold time                                      -0.10       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: u_dig_tx_asyn_fifo_write/fifom/fifo_reg_1__3_
              (rising edge-triggered flip-flop clocked by sys_clock)
  Endpoint: u_dig_tx_asyn_fifo_write/fifom/fifo_reg_1__4_
            (rising edge-triggered flip-flop clocked by sys_clock)
  Path Group: sys_clock
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c
  dig_tx_fifo_mem_FIFO_DEPTH3_REGISTER_WIDTH8_PTR_WIDTH2_test_1
                     8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock sys_clock (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_dig_tx_asyn_fifo_write/fifom/fifo_reg_1__3_/CLK (SDFFX1_LVT)
                                                          0.00       0.00 r
  u_dig_tx_asyn_fifo_write/fifom/fifo_reg_1__3_/QN (SDFFX1_LVT)
                                                          0.17       0.17 r
  u_dig_tx_asyn_fifo_write/fifom/fifo_reg_1__4_/SI (SDFFX1_LVT)
                                                          0.01       0.17 r
  data arrival time                                                  0.17

  clock sys_clock (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  u_dig_tx_asyn_fifo_write/fifom/fifo_reg_1__4_/CLK (SDFFX1_LVT)
                                                          0.00       0.15 r
  library hold time                                      -0.10       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: u_dig_tx_asyn_fifo_write/fifom/fifo_reg_1__2_
              (rising edge-triggered flip-flop clocked by sys_clock)
  Endpoint: u_dig_tx_asyn_fifo_write/fifom/fifo_reg_1__3_
            (rising edge-triggered flip-flop clocked by sys_clock)
  Path Group: sys_clock
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c
  dig_tx_fifo_mem_FIFO_DEPTH3_REGISTER_WIDTH8_PTR_WIDTH2_test_1
                     8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock sys_clock (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_dig_tx_asyn_fifo_write/fifom/fifo_reg_1__2_/CLK (SDFFX1_LVT)
                                                          0.00       0.00 r
  u_dig_tx_asyn_fifo_write/fifom/fifo_reg_1__2_/QN (SDFFX1_LVT)
                                                          0.17       0.17 r
  u_dig_tx_asyn_fifo_write/fifom/fifo_reg_1__3_/SI (SDFFX1_LVT)
                                                          0.01       0.17 r
  data arrival time                                                  0.17

  clock sys_clock (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  u_dig_tx_asyn_fifo_write/fifom/fifo_reg_1__3_/CLK (SDFFX1_LVT)
                                                          0.00       0.15 r
  library hold time                                      -0.10       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: u_dig_tx_asyn_fifo_write/fifom/fifo_reg_1__1_
              (rising edge-triggered flip-flop clocked by sys_clock)
  Endpoint: u_dig_tx_asyn_fifo_write/fifom/fifo_reg_1__2_
            (rising edge-triggered flip-flop clocked by sys_clock)
  Path Group: sys_clock
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c
  dig_tx_fifo_mem_FIFO_DEPTH3_REGISTER_WIDTH8_PTR_WIDTH2_test_1
                     8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock sys_clock (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_dig_tx_asyn_fifo_write/fifom/fifo_reg_1__1_/CLK (SDFFX1_LVT)
                                                          0.00       0.00 r
  u_dig_tx_asyn_fifo_write/fifom/fifo_reg_1__1_/QN (SDFFX1_LVT)
                                                          0.17       0.17 r
  u_dig_tx_asyn_fifo_write/fifom/fifo_reg_1__2_/SI (SDFFX1_LVT)
                                                          0.01       0.17 r
  data arrival time                                                  0.17

  clock sys_clock (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  u_dig_tx_asyn_fifo_write/fifom/fifo_reg_1__2_/CLK (SDFFX1_LVT)
                                                          0.00       0.15 r
  library hold time                                      -0.10       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: u_dig_tx_asyn_fifo_write/fifom/fifo_reg_1__0_
              (rising edge-triggered flip-flop clocked by sys_clock)
  Endpoint: u_dig_tx_asyn_fifo_write/fifom/fifo_reg_1__1_
            (rising edge-triggered flip-flop clocked by sys_clock)
  Path Group: sys_clock
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c
  dig_tx_fifo_mem_FIFO_DEPTH3_REGISTER_WIDTH8_PTR_WIDTH2_test_1
                     8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock sys_clock (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_dig_tx_asyn_fifo_write/fifom/fifo_reg_1__0_/CLK (SDFFX1_LVT)
                                                          0.00       0.00 r
  u_dig_tx_asyn_fifo_write/fifom/fifo_reg_1__0_/QN (SDFFX1_LVT)
                                                          0.17       0.17 r
  u_dig_tx_asyn_fifo_write/fifom/fifo_reg_1__1_/SI (SDFFX1_LVT)
                                                          0.01       0.17 r
  data arrival time                                                  0.17

  clock sys_clock (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  u_dig_tx_asyn_fifo_write/fifom/fifo_reg_1__1_/CLK (SDFFX1_LVT)
                                                          0.00       0.15 r
  library hold time                                      -0.10       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: u_dig_tx_asyn_fifo_write/fifom/fifo_reg_0__7_
              (rising edge-triggered flip-flop clocked by sys_clock)
  Endpoint: u_dig_tx_asyn_fifo_write/fifom/fifo_reg_1__0_
            (rising edge-triggered flip-flop clocked by sys_clock)
  Path Group: sys_clock
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c
  dig_tx_fifo_mem_FIFO_DEPTH3_REGISTER_WIDTH8_PTR_WIDTH2_test_1
                     8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock sys_clock (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_dig_tx_asyn_fifo_write/fifom/fifo_reg_0__7_/CLK (SDFFX1_LVT)
                                                          0.00       0.00 r
  u_dig_tx_asyn_fifo_write/fifom/fifo_reg_0__7_/QN (SDFFX1_LVT)
                                                          0.17       0.17 r
  u_dig_tx_asyn_fifo_write/fifom/fifo_reg_1__0_/SI (SDFFX1_LVT)
                                                          0.01       0.17 r
  data arrival time                                                  0.17

  clock sys_clock (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  u_dig_tx_asyn_fifo_write/fifom/fifo_reg_1__0_/CLK (SDFFX1_LVT)
                                                          0.00       0.15 r
  library hold time                                      -0.10       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: u_dig_tx_asyn_fifo_write/fifom/fifo_reg_2__3_
              (rising edge-triggered flip-flop clocked by sys_clock)
  Endpoint: u_dig_tx_asyn_fifo_write/fifom/fifo_reg_2__4_
            (rising edge-triggered flip-flop clocked by sys_clock)
  Path Group: sys_clock
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c
  dig_tx_fifo_mem_FIFO_DEPTH3_REGISTER_WIDTH8_PTR_WIDTH2_test_1
                     8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock sys_clock (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_dig_tx_asyn_fifo_write/fifom/fifo_reg_2__3_/CLK (SDFFX1_LVT)
                                                          0.00       0.00 r
  u_dig_tx_asyn_fifo_write/fifom/fifo_reg_2__3_/QN (SDFFX1_LVT)
                                                          0.17       0.17 r
  u_dig_tx_asyn_fifo_write/fifom/fifo_reg_2__4_/SI (SDFFX1_LVT)
                                                          0.01       0.17 r
  data arrival time                                                  0.17

  clock sys_clock (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  u_dig_tx_asyn_fifo_write/fifom/fifo_reg_2__4_/CLK (SDFFX1_LVT)
                                                          0.00       0.15 r
  library hold time                                      -0.10       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: u_dig_tx_asyn_fifo_write/fifom/fifo_reg_2__2_
              (rising edge-triggered flip-flop clocked by sys_clock)
  Endpoint: u_dig_tx_asyn_fifo_write/fifom/fifo_reg_2__3_
            (rising edge-triggered flip-flop clocked by sys_clock)
  Path Group: sys_clock
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c
  dig_tx_fifo_mem_FIFO_DEPTH3_REGISTER_WIDTH8_PTR_WIDTH2_test_1
                     8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock sys_clock (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_dig_tx_asyn_fifo_write/fifom/fifo_reg_2__2_/CLK (SDFFX1_LVT)
                                                          0.00       0.00 r
  u_dig_tx_asyn_fifo_write/fifom/fifo_reg_2__2_/QN (SDFFX1_LVT)
                                                          0.17       0.17 r
  u_dig_tx_asyn_fifo_write/fifom/fifo_reg_2__3_/SI (SDFFX1_LVT)
                                                          0.01       0.17 r
  data arrival time                                                  0.17

  clock sys_clock (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  u_dig_tx_asyn_fifo_write/fifom/fifo_reg_2__3_/CLK (SDFFX1_LVT)
                                                          0.00       0.15 r
  library hold time                                      -0.10       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: u_dig_tx_asyn_fifo_write/fifom/fifo_reg_2__1_
              (rising edge-triggered flip-flop clocked by sys_clock)
  Endpoint: u_dig_tx_asyn_fifo_write/fifom/fifo_reg_2__2_
            (rising edge-triggered flip-flop clocked by sys_clock)
  Path Group: sys_clock
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c
  dig_tx_fifo_mem_FIFO_DEPTH3_REGISTER_WIDTH8_PTR_WIDTH2_test_1
                     8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock sys_clock (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_dig_tx_asyn_fifo_write/fifom/fifo_reg_2__1_/CLK (SDFFX1_LVT)
                                                          0.00       0.00 r
  u_dig_tx_asyn_fifo_write/fifom/fifo_reg_2__1_/QN (SDFFX1_LVT)
                                                          0.17       0.17 r
  u_dig_tx_asyn_fifo_write/fifom/fifo_reg_2__2_/SI (SDFFX1_LVT)
                                                          0.01       0.17 r
  data arrival time                                                  0.17

  clock sys_clock (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  u_dig_tx_asyn_fifo_write/fifom/fifo_reg_2__2_/CLK (SDFFX1_LVT)
                                                          0.00       0.15 r
  library hold time                                      -0.10       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: u_dig_tx_asyn_fifo_write/fifom/fifo_reg_2__0_
              (rising edge-triggered flip-flop clocked by sys_clock)
  Endpoint: u_dig_tx_asyn_fifo_write/fifom/fifo_reg_2__1_
            (rising edge-triggered flip-flop clocked by sys_clock)
  Path Group: sys_clock
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c
  dig_tx_fifo_mem_FIFO_DEPTH3_REGISTER_WIDTH8_PTR_WIDTH2_test_1
                     8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock sys_clock (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_dig_tx_asyn_fifo_write/fifom/fifo_reg_2__0_/CLK (SDFFX1_LVT)
                                                          0.00       0.00 r
  u_dig_tx_asyn_fifo_write/fifom/fifo_reg_2__0_/QN (SDFFX1_LVT)
                                                          0.17       0.17 r
  u_dig_tx_asyn_fifo_write/fifom/fifo_reg_2__1_/SI (SDFFX1_LVT)
                                                          0.01       0.17 r
  data arrival time                                                  0.17

  clock sys_clock (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  u_dig_tx_asyn_fifo_write/fifom/fifo_reg_2__1_/CLK (SDFFX1_LVT)
                                                          0.00       0.15 r
  library hold time                                      -0.10       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: u_dig_tx_asyn_fifo_write/fifom/fifo_reg_1__7_
              (rising edge-triggered flip-flop clocked by sys_clock)
  Endpoint: u_dig_tx_asyn_fifo_write/fifom/fifo_reg_2__0_
            (rising edge-triggered flip-flop clocked by sys_clock)
  Path Group: sys_clock
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c
  dig_tx_fifo_mem_FIFO_DEPTH3_REGISTER_WIDTH8_PTR_WIDTH2_test_1
                     8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock sys_clock (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_dig_tx_asyn_fifo_write/fifom/fifo_reg_1__7_/CLK (SDFFX1_LVT)
                                                          0.00       0.00 r
  u_dig_tx_asyn_fifo_write/fifom/fifo_reg_1__7_/QN (SDFFX1_LVT)
                                                          0.17       0.17 r
  u_dig_tx_asyn_fifo_write/fifom/fifo_reg_2__0_/SI (SDFFX1_LVT)
                                                          0.01       0.17 r
  data arrival time                                                  0.17

  clock sys_clock (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  u_dig_tx_asyn_fifo_write/fifom/fifo_reg_2__0_/CLK (SDFFX1_LVT)
                                                          0.00       0.15 r
  library hold time                                      -0.10       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: u_dig_tx_serializer/counter_send_crc_phy_reg_3_
              (rising edge-triggered flip-flop clocked by sys_gated_clk)
  Endpoint: u_dig_tx_serializer/counter_send_crc_phy_reg_3_
            (rising edge-triggered flip-flop clocked by sys_gated_clk)
  Path Group: sys_gated_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c
  dig_tx_serializer_32_16_24_55557a
                     8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock sys_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_dig_tx_serializer/counter_send_crc_phy_reg_3_/CLK (SDFFARX1_LVT)
                                                          0.00       0.00 r
  u_dig_tx_serializer/counter_send_crc_phy_reg_3_/QN (SDFFARX1_LVT)
                                                          0.19       0.19 r
  u_dig_tx_serializer/U61/Y (AO21X1_LVT)                  0.07       0.26 r
  u_dig_tx_serializer/U184/Y (NAND2X0_LVT)                0.04       0.30 f
  u_dig_tx_serializer/counter_send_crc_phy_reg_3_/D (SDFFARX1_LVT)
                                                          0.01       0.31 f
  data arrival time                                                  0.31

  clock sys_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  u_dig_tx_serializer/counter_send_crc_phy_reg_3_/CLK (SDFFARX1_LVT)
                                                          0.00       0.15 r
  library hold time                                      -0.12       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.28


  Startpoint: u_dig_tx_serializer/o_dig_tx_serializer_crc_in_reg
              (rising edge-triggered flip-flop clocked by sys_gated_clk)
  Endpoint: u_dig_tx_serializer/o_dig_tx_serializer_crc_in_reg
            (rising edge-triggered flip-flop clocked by sys_gated_clk)
  Path Group: sys_gated_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c
  dig_tx_serializer_32_16_24_55557a
                     8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock sys_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_dig_tx_serializer/o_dig_tx_serializer_crc_in_reg/CLK (SDFFARX1_LVT)
                                                          0.00       0.00 r
  u_dig_tx_serializer/o_dig_tx_serializer_crc_in_reg/QN (SDFFARX1_LVT)
                                                          0.16       0.16 f
  u_dig_tx_serializer/U234/Y (AO22X1_LVT)                 0.09       0.25 f
  u_dig_tx_serializer/U235/Y (NAND2X0_LVT)                0.06       0.31 r
  u_dig_tx_serializer/o_dig_tx_serializer_crc_in_reg/D (SDFFARX1_LVT)
                                                          0.01       0.32 r
  data arrival time                                                  0.32

  clock sys_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  u_dig_tx_serializer/o_dig_tx_serializer_crc_in_reg/CLK (SDFFARX1_LVT)
                                                          0.00       0.15 r
  library hold time                                      -0.12       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.28


  Startpoint: u_dig_tx_serializer/o_dig_tx_serializer_crc_phy_done_reg
              (rising edge-triggered flip-flop clocked by sys_gated_clk)
  Endpoint: u_dig_tx_serializer/o_dig_tx_serializer_crc_phy_done_reg
            (rising edge-triggered flip-flop clocked by sys_gated_clk)
  Path Group: sys_gated_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c
  dig_tx_serializer_32_16_24_55557a
                     8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock sys_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_dig_tx_serializer/o_dig_tx_serializer_crc_phy_done_reg/CLK (SDFFARX1_LVT)
                                                          0.00       0.00 r
  u_dig_tx_serializer/o_dig_tx_serializer_crc_phy_done_reg/QN (SDFFARX1_LVT)
                                                          0.19       0.19 r
  u_dig_tx_serializer/U41/Y (OR2X1_LVT)                   0.09       0.27 r
  u_dig_tx_serializer/U104/Y (NAND2X0_LVT)                0.04       0.31 f
  u_dig_tx_serializer/o_dig_tx_serializer_crc_phy_done_reg/D (SDFFARX1_LVT)
                                                          0.01       0.32 f
  data arrival time                                                  0.32

  clock sys_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  u_dig_tx_serializer/o_dig_tx_serializer_crc_phy_done_reg/CLK (SDFFARX1_LVT)
                                                          0.00       0.15 r
  library hold time                                      -0.12       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: u_dig_tx_serializer/counter_send_shr_crc_reg_1_
              (rising edge-triggered flip-flop clocked by sys_gated_clk)
  Endpoint: u_dig_tx_serializer/counter_send_shr_crc_reg_1_
            (rising edge-triggered flip-flop clocked by sys_gated_clk)
  Path Group: sys_gated_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c
  dig_tx_serializer_32_16_24_55557a
                     8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock sys_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_dig_tx_serializer/counter_send_shr_crc_reg_1_/CLK (SDFFARX1_LVT)
                                                          0.00       0.00 r
  u_dig_tx_serializer/counter_send_shr_crc_reg_1_/QN (SDFFARX1_LVT)
                                                          0.19       0.19 r
  u_dig_tx_serializer/U192/Y (OAI22X1_LVT)                0.15       0.34 f
  u_dig_tx_serializer/counter_send_shr_crc_reg_1_/D (SDFFARX1_LVT)
                                                          0.01       0.35 f
  data arrival time                                                  0.35

  clock sys_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  u_dig_tx_serializer/counter_send_shr_crc_reg_1_/CLK (SDFFARX1_LVT)
                                                          0.00       0.15 r
  library hold time                                      -0.11       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.31


  Startpoint: u_dig_tx_crc/remainder_d_reg_11_
              (rising edge-triggered flip-flop clocked by sys_gated_clk)
  Endpoint: u_dig_tx_crc/remainder_d_reg_11_
            (rising edge-triggered flip-flop clocked by sys_gated_clk)
  Path Group: sys_gated_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c
  dig_tx_crc_REGISTER_WIDTH16_INPUT_LENGTH56
                     8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock sys_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_dig_tx_crc/remainder_d_reg_11_/CLK (SDFFARX1_LVT)     0.00       0.00 r
  u_dig_tx_crc/remainder_d_reg_11_/Q (SDFFARX1_LVT)       0.26       0.26 f
  u_dig_tx_crc/U83/Y (AO22X1_LVT)                         0.08       0.34 f
  u_dig_tx_crc/remainder_d_reg_11_/D (SDFFARX1_LVT)       0.01       0.35 f
  data arrival time                                                  0.35

  clock sys_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  u_dig_tx_crc/remainder_d_reg_11_/CLK (SDFFARX1_LVT)     0.00       0.15 r
  library hold time                                      -0.12       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.31


  Startpoint: u_dig_tx_crc/remainder_d_reg_4_
              (rising edge-triggered flip-flop clocked by sys_gated_clk)
  Endpoint: u_dig_tx_crc/remainder_d_reg_4_
            (rising edge-triggered flip-flop clocked by sys_gated_clk)
  Path Group: sys_gated_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c
  dig_tx_crc_REGISTER_WIDTH16_INPUT_LENGTH56
                     8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock sys_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_dig_tx_crc/remainder_d_reg_4_/CLK (SDFFARX1_LVT)      0.00       0.00 r
  u_dig_tx_crc/remainder_d_reg_4_/Q (SDFFARX1_LVT)        0.26       0.26 f
  u_dig_tx_crc/U90/Y (AO22X1_LVT)                         0.08       0.34 f
  u_dig_tx_crc/remainder_d_reg_4_/D (SDFFARX1_LVT)        0.01       0.35 f
  data arrival time                                                  0.35

  clock sys_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  u_dig_tx_crc/remainder_d_reg_4_/CLK (SDFFARX1_LVT)      0.00       0.15 r
  library hold time                                      -0.12       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.31


  Startpoint: u_dig_tx_serializer/clock_freq_en_reg
              (rising edge-triggered flip-flop clocked by sys_gated_clk)
  Endpoint: u_dig_tx_serializer/clock_freq_en_reg
            (rising edge-triggered flip-flop clocked by sys_gated_clk)
  Path Group: sys_gated_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c
  dig_tx_serializer_32_16_24_55557a
                     8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock sys_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_dig_tx_serializer/clock_freq_en_reg/CLK (SDFFARX1_LVT)
                                                          0.00       0.00 r
  u_dig_tx_serializer/clock_freq_en_reg/QN (SDFFARX1_LVT)
                                                          0.18       0.18 f
  u_dig_tx_serializer/U169/Y (AND2X1_LVT)                 0.19       0.36 f
  u_dig_tx_serializer/clock_freq_en_reg/D (SDFFARX1_LVT)
                                                          0.01       0.37 f
  data arrival time                                                  0.37

  clock sys_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  u_dig_tx_serializer/clock_freq_en_reg/CLK (SDFFARX1_LVT)
                                                          0.00       0.15 r
  library hold time                                      -0.12       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.34


  Startpoint: u_dig_tx_serializer/o_dig_tx_serializer_phy_out_reg
              (rising edge-triggered flip-flop clocked by sys_gated_clk)
  Endpoint: u_dig_tx_serializer/o_dig_tx_serializer_phy_out_reg
            (rising edge-triggered flip-flop clocked by sys_gated_clk)
  Path Group: sys_gated_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c
  dig_tx_serializer_32_16_24_55557a
                     8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock sys_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_dig_tx_serializer/o_dig_tx_serializer_phy_out_reg/CLK (SDFFARX1_LVT)
                                                          0.00       0.00 r
  u_dig_tx_serializer/o_dig_tx_serializer_phy_out_reg/Q (SDFFARX1_LVT)
                                                          0.26       0.26 f
  u_dig_tx_serializer/U77/Y (NAND3X0_LVT)                 0.08       0.34 r
  u_dig_tx_serializer/U50/Y (NAND4X0_LVT)                 0.06       0.39 f
  u_dig_tx_serializer/o_dig_tx_serializer_phy_out_reg/D (SDFFARX1_LVT)
                                                          0.01       0.40 f
  data arrival time                                                  0.40

  clock sys_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  u_dig_tx_serializer/o_dig_tx_serializer_phy_out_reg/CLK (SDFFARX1_LVT)
                                                          0.00       0.15 r
  library hold time                                      -0.12       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: u_dig_tx_crc/o_dig_tx_crc_valid_reg
              (rising edge-triggered flip-flop clocked by sys_gated_clk)
  Endpoint: u_dig_tx_crc/o_dig_tx_crc_valid_reg
            (rising edge-triggered flip-flop clocked by sys_gated_clk)
  Path Group: sys_gated_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c
  dig_tx_crc_REGISTER_WIDTH16_INPUT_LENGTH56
                     8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock sys_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_dig_tx_crc/o_dig_tx_crc_valid_reg/CLK (SDFFARX1_LVT)
                                                          0.00       0.00 r
  u_dig_tx_crc/o_dig_tx_crc_valid_reg/Q (SDFFARX1_LVT)
                                                          0.26       0.26 f
  u_dig_tx_crc/U43/Y (AO21X2_LVT)                         0.14       0.40 f
  u_dig_tx_crc/o_dig_tx_crc_valid_reg/D (SDFFARX1_LVT)
                                                          0.01       0.41 f
  data arrival time                                                  0.41

  clock sys_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  u_dig_tx_crc/o_dig_tx_crc_valid_reg/CLK (SDFFARX1_LVT)
                                                          0.00       0.15 r
  library hold time                                      -0.12       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: u_dig_tx_crc/remainder_d_reg_0_
              (rising edge-triggered flip-flop clocked by sys_gated_clk)
  Endpoint: u_dig_tx_crc/remainder_d_reg_0_
            (rising edge-triggered flip-flop clocked by sys_gated_clk)
  Path Group: sys_gated_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c
  dig_tx_crc_REGISTER_WIDTH16_INPUT_LENGTH56
                     8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock sys_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_dig_tx_crc/remainder_d_reg_0_/CLK (SDFFARX1_LVT)      0.00       0.00 r
  u_dig_tx_crc/remainder_d_reg_0_/Q (SDFFARX1_LVT)        0.27       0.27 f
  u_dig_tx_crc/U77/Y (AO22X1_LVT)                         0.14       0.40 f
  u_dig_tx_crc/remainder_d_reg_0_/D (SDFFARX1_LVT)        0.01       0.41 f
  data arrival time                                                  0.41

  clock sys_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  u_dig_tx_crc/remainder_d_reg_0_/CLK (SDFFARX1_LVT)      0.00       0.15 r
  library hold time                                      -0.12       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: u_dig_tx_crc/counter_reg_6_
              (rising edge-triggered flip-flop clocked by sys_gated_clk)
  Endpoint: u_dig_tx_crc/counter_reg_6_
            (rising edge-triggered flip-flop clocked by sys_gated_clk)
  Path Group: sys_gated_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c
  dig_tx_crc_REGISTER_WIDTH16_INPUT_LENGTH56
                     8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock sys_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_dig_tx_crc/counter_reg_6_/CLK (SDFFARX1_LVT)          0.00       0.00 r
  u_dig_tx_crc/counter_reg_6_/Q (SDFFARX1_LVT)            0.27       0.27 f
  u_dig_tx_crc/U69/Y (AO22X1_LVT)                         0.15       0.42 f
  u_dig_tx_crc/counter_reg_6_/D (SDFFARX1_LVT)            0.01       0.43 f
  data arrival time                                                  0.43

  clock sys_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  u_dig_tx_crc/counter_reg_6_/CLK (SDFFARX1_LVT)          0.00       0.15 r
  library hold time                                      -0.12       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: u_dig_tx_crc/o_dig_tx_crc_data_out_reg_10_
              (rising edge-triggered flip-flop clocked by sys_gated_clk)
  Endpoint: u_dig_tx_crc/o_dig_tx_crc_data_out_reg_10_
            (rising edge-triggered flip-flop clocked by sys_gated_clk)
  Path Group: sys_gated_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c
  dig_tx_crc_REGISTER_WIDTH16_INPUT_LENGTH56
                     8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock sys_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_dig_tx_crc/o_dig_tx_crc_data_out_reg_10_/CLK (SDFFARX1_LVT)
                                                          0.00       0.00 r
  u_dig_tx_crc/o_dig_tx_crc_data_out_reg_10_/Q (SDFFARX1_LVT)
                                                          0.26       0.26 f
  u_dig_tx_crc/U97/Y (MUX21X2_LVT)                        0.16       0.42 f
  u_dig_tx_crc/o_dig_tx_crc_data_out_reg_10_/D (SDFFARX1_LVT)
                                                          0.01       0.43 f
  data arrival time                                                  0.43

  clock sys_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  u_dig_tx_crc/o_dig_tx_crc_data_out_reg_10_/CLK (SDFFARX1_LVT)
                                                          0.00       0.15 r
  library hold time                                      -0.12       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: u_dig_tx_crc/o_dig_tx_crc_data_out_reg_3_
              (rising edge-triggered flip-flop clocked by sys_gated_clk)
  Endpoint: u_dig_tx_crc/o_dig_tx_crc_data_out_reg_3_
            (rising edge-triggered flip-flop clocked by sys_gated_clk)
  Path Group: sys_gated_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c
  dig_tx_crc_REGISTER_WIDTH16_INPUT_LENGTH56
                     8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock sys_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_dig_tx_crc/o_dig_tx_crc_data_out_reg_3_/CLK (SDFFARX1_LVT)
                                                          0.00       0.00 r
  u_dig_tx_crc/o_dig_tx_crc_data_out_reg_3_/Q (SDFFARX1_LVT)
                                                          0.26       0.26 f
  u_dig_tx_crc/U95/Y (MUX21X2_LVT)                        0.16       0.42 f
  u_dig_tx_crc/o_dig_tx_crc_data_out_reg_3_/D (SDFFARX1_LVT)
                                                          0.01       0.43 f
  data arrival time                                                  0.43

  clock sys_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  u_dig_tx_crc/o_dig_tx_crc_data_out_reg_3_/CLK (SDFFARX1_LVT)
                                                          0.00       0.15 r
  library hold time                                      -0.12       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: u_dig_tx_crc/o_dig_tx_crc_data_out_reg_1_
              (rising edge-triggered flip-flop clocked by sys_gated_clk)
  Endpoint: u_dig_tx_crc/o_dig_tx_crc_data_out_reg_1_
            (rising edge-triggered flip-flop clocked by sys_gated_clk)
  Path Group: sys_gated_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c
  dig_tx_crc_REGISTER_WIDTH16_INPUT_LENGTH56
                     8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock sys_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_dig_tx_crc/o_dig_tx_crc_data_out_reg_1_/CLK (SDFFARX1_LVT)
                                                          0.00       0.00 r
  u_dig_tx_crc/o_dig_tx_crc_data_out_reg_1_/Q (SDFFARX1_LVT)
                                                          0.26       0.26 f
  u_dig_tx_crc/U96/Y (MUX21X2_LVT)                        0.16       0.42 f
  u_dig_tx_crc/o_dig_tx_crc_data_out_reg_1_/D (SDFFARX1_LVT)
                                                          0.01       0.43 f
  data arrival time                                                  0.43

  clock sys_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  u_dig_tx_crc/o_dig_tx_crc_data_out_reg_1_/CLK (SDFFARX1_LVT)
                                                          0.00       0.15 r
  library hold time                                      -0.12       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: u_dig_tx_crc/o_dig_tx_crc_data_out_reg_7_
              (rising edge-triggered flip-flop clocked by sys_gated_clk)
  Endpoint: u_dig_tx_crc/o_dig_tx_crc_data_out_reg_7_
            (rising edge-triggered flip-flop clocked by sys_gated_clk)
  Path Group: sys_gated_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c
  dig_tx_crc_REGISTER_WIDTH16_INPUT_LENGTH56
                     8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock sys_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_dig_tx_crc/o_dig_tx_crc_data_out_reg_7_/CLK (SDFFARX1_LVT)
                                                          0.00       0.00 r
  u_dig_tx_crc/o_dig_tx_crc_data_out_reg_7_/Q (SDFFARX1_LVT)
                                                          0.26       0.26 f
  u_dig_tx_crc/U44/Y (MUX21X2_LVT)                        0.16       0.42 f
  u_dig_tx_crc/o_dig_tx_crc_data_out_reg_7_/D (SDFFARX1_LVT)
                                                          0.01       0.43 f
  data arrival time                                                  0.43

  clock sys_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  u_dig_tx_crc/o_dig_tx_crc_data_out_reg_7_/CLK (SDFFARX1_LVT)
                                                          0.00       0.15 r
  library hold time                                      -0.12       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: u_dig_tx_crc/o_dig_tx_crc_data_out_reg_6_
              (rising edge-triggered flip-flop clocked by sys_gated_clk)
  Endpoint: u_dig_tx_crc/o_dig_tx_crc_data_out_reg_6_
            (rising edge-triggered flip-flop clocked by sys_gated_clk)
  Path Group: sys_gated_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c
  dig_tx_crc_REGISTER_WIDTH16_INPUT_LENGTH56
                     8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock sys_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_dig_tx_crc/o_dig_tx_crc_data_out_reg_6_/CLK (SDFFARX1_LVT)
                                                          0.00       0.00 r
  u_dig_tx_crc/o_dig_tx_crc_data_out_reg_6_/Q (SDFFARX1_LVT)
                                                          0.26       0.26 f
  u_dig_tx_crc/U45/Y (MUX21X2_LVT)                        0.16       0.42 f
  u_dig_tx_crc/o_dig_tx_crc_data_out_reg_6_/D (SDFFARX1_LVT)
                                                          0.01       0.43 f
  data arrival time                                                  0.43

  clock sys_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  u_dig_tx_crc/o_dig_tx_crc_data_out_reg_6_/CLK (SDFFARX1_LVT)
                                                          0.00       0.15 r
  library hold time                                      -0.12       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: u_dig_tx_crc/o_dig_tx_crc_data_out_reg_5_
              (rising edge-triggered flip-flop clocked by sys_gated_clk)
  Endpoint: u_dig_tx_crc/o_dig_tx_crc_data_out_reg_5_
            (rising edge-triggered flip-flop clocked by sys_gated_clk)
  Path Group: sys_gated_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c
  dig_tx_crc_REGISTER_WIDTH16_INPUT_LENGTH56
                     8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock sys_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_dig_tx_crc/o_dig_tx_crc_data_out_reg_5_/CLK (SDFFARX1_LVT)
                                                          0.00       0.00 r
  u_dig_tx_crc/o_dig_tx_crc_data_out_reg_5_/Q (SDFFARX1_LVT)
                                                          0.26       0.26 f
  u_dig_tx_crc/U101/Y (MUX21X2_LVT)                       0.16       0.42 f
  u_dig_tx_crc/o_dig_tx_crc_data_out_reg_5_/D (SDFFARX1_LVT)
                                                          0.01       0.43 f
  data arrival time                                                  0.43

  clock sys_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  u_dig_tx_crc/o_dig_tx_crc_data_out_reg_5_/CLK (SDFFARX1_LVT)
                                                          0.00       0.15 r
  library hold time                                      -0.12       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: u_dig_tx_crc/o_dig_tx_crc_data_out_reg_4_
              (rising edge-triggered flip-flop clocked by sys_gated_clk)
  Endpoint: u_dig_tx_crc/o_dig_tx_crc_data_out_reg_4_
            (rising edge-triggered flip-flop clocked by sys_gated_clk)
  Path Group: sys_gated_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c
  dig_tx_crc_REGISTER_WIDTH16_INPUT_LENGTH56
                     8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock sys_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_dig_tx_crc/o_dig_tx_crc_data_out_reg_4_/CLK (SDFFARX1_LVT)
                                                          0.00       0.00 r
  u_dig_tx_crc/o_dig_tx_crc_data_out_reg_4_/Q (SDFFARX1_LVT)
                                                          0.26       0.26 f
  u_dig_tx_crc/U100/Y (MUX21X2_LVT)                       0.16       0.42 f
  u_dig_tx_crc/o_dig_tx_crc_data_out_reg_4_/D (SDFFARX1_LVT)
                                                          0.01       0.43 f
  data arrival time                                                  0.43

  clock sys_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  u_dig_tx_crc/o_dig_tx_crc_data_out_reg_4_/CLK (SDFFARX1_LVT)
                                                          0.00       0.15 r
  library hold time                                      -0.12       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: u_dig_tx_crc/o_dig_tx_crc_data_out_reg_2_
              (rising edge-triggered flip-flop clocked by sys_gated_clk)
  Endpoint: u_dig_tx_crc/o_dig_tx_crc_data_out_reg_2_
            (rising edge-triggered flip-flop clocked by sys_gated_clk)
  Path Group: sys_gated_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c
  dig_tx_crc_REGISTER_WIDTH16_INPUT_LENGTH56
                     8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock sys_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_dig_tx_crc/o_dig_tx_crc_data_out_reg_2_/CLK (SDFFARX1_LVT)
                                                          0.00       0.00 r
  u_dig_tx_crc/o_dig_tx_crc_data_out_reg_2_/Q (SDFFARX1_LVT)
                                                          0.26       0.26 f
  u_dig_tx_crc/U99/Y (MUX21X2_LVT)                        0.16       0.42 f
  u_dig_tx_crc/o_dig_tx_crc_data_out_reg_2_/D (SDFFARX1_LVT)
                                                          0.01       0.43 f
  data arrival time                                                  0.43

  clock sys_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  u_dig_tx_crc/o_dig_tx_crc_data_out_reg_2_/CLK (SDFFARX1_LVT)
                                                          0.00       0.15 r
  library hold time                                      -0.12       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: u_dig_tx_crc/o_dig_tx_crc_data_out_reg_0_
              (rising edge-triggered flip-flop clocked by sys_gated_clk)
  Endpoint: u_dig_tx_crc/o_dig_tx_crc_data_out_reg_0_
            (rising edge-triggered flip-flop clocked by sys_gated_clk)
  Path Group: sys_gated_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c
  dig_tx_crc_REGISTER_WIDTH16_INPUT_LENGTH56
                     8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock sys_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_dig_tx_crc/o_dig_tx_crc_data_out_reg_0_/CLK (SDFFARX1_LVT)
                                                          0.00       0.00 r
  u_dig_tx_crc/o_dig_tx_crc_data_out_reg_0_/Q (SDFFARX1_LVT)
                                                          0.26       0.26 f
  u_dig_tx_crc/U52/Y (MUX21X2_LVT)                        0.16       0.42 f
  u_dig_tx_crc/o_dig_tx_crc_data_out_reg_0_/D (SDFFARX1_LVT)
                                                          0.01       0.43 f
  data arrival time                                                  0.43

  clock sys_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  u_dig_tx_crc/o_dig_tx_crc_data_out_reg_0_/CLK (SDFFARX1_LVT)
                                                          0.00       0.15 r
  library hold time                                      -0.12       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


1
