// Seed: 2713390514
module module_0;
  uwire id_1;
  wire  id_2;
  assign id_1 = id_1 == 1;
  wire  id_3;
  wire  id_4;
  uwire id_5 = id_1;
  wire  id_6 = 1;
  wire  id_7;
  initial if (id_5) disable id_8;
  wire id_9;
  wire id_10;
endmodule
module module_1;
  wire id_1;
  module_0();
endmodule
module module_2 (
    id_1
);
  input wire id_1;
  tri0 id_2, id_3, id_4, id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13;
  always @(posedge 1)
    if (1)
      if (id_4) begin
        $display(1, id_11, id_1, id_6 & 1);
      end
  module_0();
endmodule
