// Seed: 159939165
module module_0;
  assign id_1 = id_1;
  wire id_2;
  assign id_1 = 1;
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1
);
  assign id_3 = 1'b0;
  always $display(id_3, 1);
  assign id_3 = 1;
  always
    if (1) begin : LABEL_0
    end
  initial begin : LABEL_0
    id_3 = id_1;
  end
  tri0 id_4;
  assign id_4 = 1;
  assign id_3 = 1;
  assign id_4 = id_3;
  assign id_3 = 1 == id_3;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire id_5;
endmodule
