#-----------------------------------------------------------
# Vivado v2018.2.1 (64-bit)
# SW Build 2288692 on Thu Jul 26 18:24:02 MDT 2018
# IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
# Start of session at: Sun Dec  2 17:09:28 2018
# Process ID: 11820
# Current directory: E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12020 E:\VLSI\Segmentation+detectionCentre\ZYBO_HDMI_MGA\project_1\project_1.xpr
# Log file: E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/vivado.log
# Journal file: E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Programs/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 905.246 ; gain = 176.586
open_bd_design {E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/HDMI_bd.bd}
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - VDD
Adding cell -- digilentinc.com:ip:dvi2rgb:1.8 - dvi2rgb_0
Adding cell -- digilentinc.com:ip:rgb2dvi:1.4 - rgb2dvi_0
Adding cell -- xilinx.com:module_ref:RGB_to_Y:1.0 - RGB_to_Y_0
Adding cell -- xilinx.com:module_ref:affiche_centre:1.0 - affiche_centre_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /reset(rst) and /dvi2rgb_0/aRst(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /reset(rst) and /dvi2rgb_0/pRst(undef)
Adding cell -- xilinx.com:ip:c_counter_binary:12.0 - BlankPixel_counter
Adding cell -- xilinx.com:module_ref:adapt_input_ouput:1.0 - adapt_input_ouput_0
Adding cell -- xilinx.com:module_ref:adapt_input_ouput:1.0 - adapt_input_ouput_1
Adding cell -- xilinx.com:module_ref:adapt_input_ouput:1.0 - adapt_input_ouput_2
Adding cell -- xilinx.com:ip:c_addsub:12.0 - add_xAxis
Adding cell -- xilinx.com:ip:c_addsub:12.0 - add_yAxis
Adding cell -- xilinx.com:ip:div_gen:5.1 - div_xAxis
Adding cell -- xilinx.com:ip:div_gen:5.1 - div_yAxis
Adding cell -- xilinx.com:module_ref:divideur_select_output:1.0 - divideur_select_outp_0
Adding cell -- xilinx.com:module_ref:divideur_select_output:1.0 - divideur_select_outp_1
Adding cell -- xilinx.com:module_ref:Counter:1.0 - ligne_counter
Adding cell -- xilinx.com:module_ref:Counter:1.0 - ligne_counter1
Adding cell -- xilinx.com:module_ref:rdc_1bit:1.0 - rdc_1bit_0
Adding cell -- xilinx.com:module_ref:rdc_1bit:1.0 - rdc_1bit_1
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:module_ref:detect_end_image:1.0 - detect_end_image_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /Detect_centre/rdc_1bit_1/Q(undef) and /Detect_centre/add_xAxis/CE(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /Detect_centre/rdc_1bit_1/Q(undef) and /Detect_centre/BlankPixel_counter/CE(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /Detect_centre/rdc_1bit_1/Q(undef) and /Detect_centre/add_yAxis/CE(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /Detect_centre/rdc_1bit_0/Q(undef) and /Detect_centre/add_xAxis/SCLR(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /Detect_centre/rdc_1bit_0/Q(undef) and /Detect_centre/add_yAxis/SCLR(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /Detect_centre/rdc_1bit_0/Q(undef) and /Detect_centre/BlankPixel_counter/SCLR(rst)
Adding cell -- xilinx.com:ip:mult_gen:12.0 - mult_gen_0
Adding cell -- xilinx.com:ip:mult_gen:12.0 - mult_gen_1
Adding cell -- xilinx.com:ip:mult_gen:12.0 - mult_gen_2
Adding cell -- xilinx.com:ip:c_addsub:12.0 - c_addsub_0
Adding cell -- xilinx.com:ip:c_addsub:12.0 - c_addsub_1
Adding cell -- xilinx.com:ip:c_addsub:12.0 - c_addsub_2
Adding cell -- xilinx.com:ip:c_addsub:12.0 - c_addsub_3
Adding cell -- xilinx.com:ip:xlconstant:1.1 - ENABLE
Adding cell -- xilinx.com:module_ref:div_16:1.0 - div_16_0
Adding cell -- xilinx.com:module_ref:reg_Nbits:1.0 - reg_Nbits_0
Adding cell -- xilinx.com:module_ref:reg_Nbits:1.0 - reg_Nbits_1
Adding cell -- xilinx.com:module_ref:reg_Nbits:1.0 - reg_Nbits_2
Adding cell -- xilinx.com:module_ref:reg_Nbits:1.0 - reg_Nbits_3
Adding cell -- xilinx.com:ip:c_addsub:12.0 - c_addsub_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - ENABLE
Adding cell -- xilinx.com:module_ref:abs_8bits_signed:1.0 - abs_8bits_signed_0
Adding cell -- xilinx.com:module_ref:reg_Nbits:1.0 - reg_Nbits_0
Adding cell -- xilinx.com:module_ref:reg_Nbits:1.0 - reg_Nbits_1
Adding cell -- xilinx.com:module_ref:Seuillage:1.0 - Seuillage_0
Adding cell -- xilinx.com:module_ref:reg_Nbits:1.0 - reg_Nbits_2
Successfully read diagram <HDMI_bd> from BD file <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/HDMI_bd.bd>
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1052.391 ; gain = 96.621
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/detection_centre.vhd] -no_script -reset -force -quiet
remove_files  E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/detection_centre.vhd
reset_run synth_1
reset_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1107.789 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 8
CRITICAL WARNING: [BD 41-1348] Reset pin /Segmentation/reg_Nbits_0/RESET (associated clock /Segmentation/reg_Nbits_0/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Segmentation/reg_Nbits_1/RESET (associated clock /Segmentation/reg_Nbits_1/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Segmentation/reg_Nbits_2/RESET (associated clock /Segmentation/reg_Nbits_2/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Moyenneur/reg_Nbits_0/RESET (associated clock /Moyenneur/reg_Nbits_0/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Moyenneur/reg_Nbits_1/RESET (associated clock /Moyenneur/reg_Nbits_1/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Moyenneur/reg_Nbits_2/RESET (associated clock /Moyenneur/reg_Nbits_2/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Moyenneur/reg_Nbits_3/RESET (associated clock /Moyenneur/reg_Nbits_3/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Detect_centre/ligne_counter/RESET (associated clock /Detect_centre/ligne_counter/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Detect_centre/ligne_counter1/RESET (associated clock /Detect_centre/ligne_counter1/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Detect_centre/rdc_1bit_0/RESET (associated clock /Detect_centre/rdc_1bit_0/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Detect_centre/rdc_1bit_1/RESET (associated clock /Detect_centre/rdc_1bit_1/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_3 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_3 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Detect_centre/add_yAxis A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Detect_centre/add_yAxis A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Detect_centre/add_yAxis B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Detect_centre/add_yAxis B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Detect_centre/add_xAxis A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Detect_centre/add_xAxis A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Detect_centre/add_xAxis B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Detect_centre/add_xAxis B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /Detect_centre/div_xAxis dividend_and_quotient_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /Detect_centre/div_xAxis operand_sign has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /Detect_centre/div_xAxis divisor_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_0 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_0 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_1 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_1 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /Moyenneur/mult_gen_1 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /Moyenneur/mult_gen_1 PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_2 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_2 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Segmentation/c_addsub_0 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Segmentation/c_addsub_0 A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Segmentation/c_addsub_0 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Segmentation/c_addsub_0 B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /Moyenneur/mult_gen_2 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /Moyenneur/mult_gen_2 PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /Detect_centre/div_yAxis dividend_and_quotient_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /Detect_centre/div_yAxis operand_sign has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /Detect_centre/div_yAxis divisor_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /Moyenneur/mult_gen_0 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /Moyenneur/mult_gen_0 PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/RefClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Segmentation/reg_Nbits_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Segmentation/reg_Nbits_1/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Segmentation/reg_Nbits_2/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Moyenneur/reg_Nbits_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Moyenneur/reg_Nbits_1/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Moyenneur/reg_Nbits_2/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Moyenneur/reg_Nbits_3/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Detect_centre/ligne_counter/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Detect_centre/ligne_counter1/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Detect_centre/rdc_1bit_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Detect_centre/rdc_1bit_1/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Detect_centre/detect_end_image_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/Segmentation/c_addsub_0/A
/Segmentation/reg_Nbits_0/D

WARNING: [BD 41-597] NET <Net> has no source
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/HDMI_bd.bd> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_a3426369.ui> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_43bf9f4e.ui> 
WARNING: [BD 41-166] The net:Net is not connected to a valid source.
VHDL Output written to : E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/synth/HDMI_bd.vhd
WARNING: [BD 41-166] The net:Net is not connected to a valid source.
VHDL Output written to : E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/sim/HDMI_bd.vhd
VHDL Output written to : E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/hdl/HDMI_bd_wrapper.vhd
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_a3426369.ui> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_43bf9f4e.ui> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VDD .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dvi2rgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RGB_to_Y_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Segmentation/c_addsub_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Segmentation/abs_8bits_signed_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Segmentation/ENABLE .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/div_16_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/mult_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/mult_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/mult_gen_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/c_addsub_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/c_addsub_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/c_addsub_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/c_addsub_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/ENABLE .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Segmentation/Seuillage_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/reg_Nbits_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/reg_Nbits_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/reg_Nbits_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/reg_Nbits_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Segmentation/reg_Nbits_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Segmentation/reg_Nbits_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block affiche_centre_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/BlankPixel_counter .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/adapt_input_ouput_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/adapt_input_ouput_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/adapt_input_ouput_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/add_xAxis .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/add_yAxis .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/detect_end_image_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/div_xAxis .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/div_yAxis .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/divideur_select_outp_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/divideur_select_outp_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/ligne_counter .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/ligne_counter1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/rdc_1bit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/rdc_1bit_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Segmentation/reg_Nbits_2 .
Exporting to file E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/hw_handoff/HDMI_bd.hwh
Generated Block Design Tcl file E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/hw_handoff/HDMI_bd_bd.tcl
Generated Hardware Definition File E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/synth/HDMI_bd.hwdef
[Sun Dec  2 17:12:02 2018] Launched HDMI_bd_detect_end_image_0_1_synth_1, synth_1...
Run output will be captured here:
HDMI_bd_detect_end_image_0_1_synth_1: E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/HDMI_bd_detect_end_image_0_1_synth_1/runme.log
synth_1: E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/runme.log
[Sun Dec  2 17:12:02 2018] Launched impl_1...
Run output will be captured here: E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:09 ; elapsed = 00:00:31 . Memory (MB): peak = 1213.035 ; gain = 105.246
generate_target Simulation [get_files E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/c_counter_binary.bd]
WARNING: [BD 41-1731] Type mismatch between connected pins: /rdc_1bit_1/Q(undef) and /add_xAxis/CE(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rdc_1bit_1/Q(undef) and /BlankPixel_counter/CE(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rdc_1bit_1/Q(undef) and /add_yAxis/CE(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rdc_1bit_0/Q(undef) and /add_xAxis/SCLR(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rdc_1bit_0/Q(undef) and /add_yAxis/SCLR(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rdc_1bit_0/Q(undef) and /BlankPixel_counter/SCLR(rst)
INFO: [xilinx.com:ip:c_addsub:12.0-913] /add_xAxis A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /add_xAxis A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /add_xAxis B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /add_xAxis B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /div_yAxis dividend_and_quotient_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /div_yAxis operand_sign has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /div_yAxis divisor_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /add_yAxis A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /add_yAxis A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /add_yAxis B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /add_yAxis B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /div_xAxis dividend_and_quotient_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /div_xAxis operand_sign has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /div_xAxis divisor_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/c_counter_binary.bd> 
VHDL Output written to : E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/synth/c_counter_binary.vhd
VHDL Output written to : E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/sim/c_counter_binary.vhd
VHDL Output written to : E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/hdl/c_counter_binary_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block BlankPixel_counter .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_xAxis .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_yAxis .
INFO: [BD 41-1029] Generation completed for the IP Integrator block detect_end_image_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block div_xAxis .
INFO: [BD 41-1029] Generation completed for the IP Integrator block div_yAxis .
INFO: [BD 41-1029] Generation completed for the IP Integrator block divideur_select_outp_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block divideur_select_outp_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rdc_1bit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rdc_1bit_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ligne_counter .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ligne_counter1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block adapt_input_ouput_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block adapt_input_ouput_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block adapt_input_ouput_2 .
Exporting to file E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/hw_handoff/c_counter_binary.hwh
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Generated Block Design Tcl file E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/hw_handoff/c_counter_binary_bd.tcl
Generated Hardware Definition File E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/synth/c_counter_binary.hwdef
generate_target: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 1401.094 ; gain = 40.367
INFO: [Common 17-344] 'generate_target' was cancelled
open_bd_design {E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/detection_centre/detection_centre.bd}
ERROR: [BD 41-2052] Disabled block design E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/detection_centre/detection_centre.bd cannot be opened or edited. Please enable it before opening it. 
ERROR: [Common 17-39] 'open_bd_design' failed due to earlier errors.
set_property is_enabled true [get_files  E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/detection_centre/detection_centre.bd]
update_compile_order -fileset sources_1
copy_bd_objs Segmentation  [get_bd_cells {Segmentation/c_addsub_0}]
set_property location {5 1188 29} [get_bd_cells Segmentation/c_addsub_1]
delete_bd_objs [get_bd_nets Segmentation/Net] [get_bd_nets Segmentation/reg_Nbits_2_Q] [get_bd_nets Segmentation/c_addsub_0_S] [get_bd_cells Segmentation/c_addsub_0]
connect_bd_net [get_bd_pins Segmentation/CLK] [get_bd_pins Segmentation/c_addsub_1/CLK]
connect_bd_net [get_bd_pins Segmentation/c_addsub_1/A] [get_bd_pins Segmentation/reg_Nbits_2/Q]
connect_bd_net [get_bd_pins Segmentation/reg_Nbits_0/D] [get_bd_pins Segmentation/c_addsub_1/B]
connect_bd_net [get_bd_pins Segmentation/c_addsub_1/S] [get_bd_pins Segmentation/abs_8bits_signed_0/entree]
save_bd_design
WARNING: [BD 41-597] NET <Net> has no source
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/HDMI_bd.bd> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_a3426369.ui> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_8b8b7eb.ui> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_43bf9f4e.ui> 
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
set_property needs_refresh false [get_runs detection_centre_BlankPixel_counter_0_synth_1]
set_property needs_refresh false [get_runs detection_centre_div_gen_0_0_synth_1]
set_property needs_refresh false [get_runs detection_centre_div_xAxis_0_synth_1]
set_property needs_refresh false [get_runs detection_centre_rdc_1bit_0_0_synth_1]
set_property needs_refresh false [get_runs detection_centre_detect_end_image_0_0_synth_1]
set_property needs_refresh false [get_runs detection_centre_divideur_select_outp_0_0_synth_1]
set_property needs_refresh false [get_runs detection_centre_divideur_select_outp_0_1_synth_1]
set_property needs_refresh false [get_runs detection_centre_Counter_0_0_synth_1]
set_property needs_refresh false [get_runs detection_centre_Counter_0_1_synth_1]
set_property needs_refresh false [get_runs c_counter_binary_rdc_1bit_0_0_synth_1]
set_property needs_refresh false [get_runs c_counter_binary_rdc_1bit_1_0_synth_1]
set_property needs_refresh false [get_runs HDMI_bd_clk_wiz_0_0_synth_1]
set_property needs_refresh false [get_runs HDMI_bd_dvi2rgb_0_1_synth_1]
set_property needs_refresh false [get_runs HDMI_bd_RGB_to_Y_0_0_synth_1]
set_property needs_refresh false [get_runs HDMI_bd_Seuillage_0_3_synth_1]
set_property needs_refresh false [get_runs HDMI_bd_reg_Nbits_0_4_synth_1]
set_property needs_refresh false [get_runs HDMI_bd_reg_Nbits_0_3_synth_1]
set_property needs_refresh false [get_runs HDMI_bd_reg_Nbits_0_2_synth_1]
set_property needs_refresh false [get_runs HDMI_bd_abs_8bits_signed_0_0_synth_1]
set_property needs_refresh false [get_runs HDMI_bd_div_16_0_0_synth_1]
set_property needs_refresh false [get_runs HDMI_bd_reg_Nbits_0_5_synth_1]
set_property needs_refresh false [get_runs HDMI_bd_affiche_centre_0_0_synth_1]
set_property needs_refresh false [get_runs HDMI_bd_reg_Nbits_0_1_synth_1]
set_property needs_refresh false [get_runs HDMI_bd_reg_Nbits_0_0_synth_1]
set_property needs_refresh false [get_runs HDMI_bd_add_xAxis_1_synth_1]
set_property needs_refresh false [get_runs HDMI_bd_div_xAxis_1_synth_1]
set_property needs_refresh false [get_runs HDMI_bd_div_yAxis_1_synth_1]
set_property needs_refresh false [get_runs HDMI_bd_ligne_counter_1_synth_1]
set_property needs_refresh false [get_runs HDMI_bd_rdc_1bit_0_1_synth_1]
set_property needs_refresh false [get_runs HDMI_bd_rdc_1bit_1_1_synth_1]
set_property needs_refresh false [get_runs HDMI_bd_adapt_input_ouput_1_1_synth_1]
set_property needs_refresh false [get_runs HDMI_bd_BlankPixel_counter_1_synth_1]
set_property needs_refresh false [get_runs HDMI_bd_divideur_select_outp_1_1_synth_1]
set_property needs_refresh false [get_runs HDMI_bd_ligne_counter1_1_synth_1]
set_property needs_refresh false [get_runs HDMI_bd_divideur_select_outp_0_1_synth_1]
set_property needs_refresh false [get_runs HDMI_bd_adapt_input_ouput_0_1_synth_1]
set_property needs_refresh false [get_runs HDMI_bd_adapt_input_ouput_2_1_synth_1]
set_property needs_refresh false [get_runs HDMI_bd_add_yAxis_1_synth_1]
set_property needs_refresh false [get_runs HDMI_bd_reg_Nbits_1_0_synth_1]
set_property needs_refresh false [get_runs HDMI_bd_detect_end_image_0_1_synth_1]
set_property needs_refresh false [get_runs test_div_gen_0_0_synth_1]
set_property needs_refresh false [get_runs test_adapt_input_ouput_0_0_synth_1]
exit
INFO: [Common 17-206] Exiting Vivado at Sun Dec  2 17:22:18 2018...
