{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1638718135740 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638718135740 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec  5 15:28:55 2021 " "Processing started: Sun Dec  5 15:28:55 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638718135740 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638718135740 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Parallel_Decoder -c Parallel_Decoder " "Command: quartus_map --read_settings_files=on --write_settings_files=off Parallel_Decoder -c Parallel_Decoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638718135740 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1638718135909 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1638718135910 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "xor3 xor_gate.vhd " "Entity \"xor3\" obtained from \"xor_gate.vhd\" instead of from Quartus Prime megafunction library" {  } { { "xor_gate.vhd" "" { Text "/home/hugo/aad/proj/Parallel_Decoder/xor_gate.vhd" 18 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1638718142486 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "xor4 xor_gate.vhd " "Entity \"xor4\" obtained from \"xor_gate.vhd\" instead of from Quartus Prime megafunction library" {  } { { "xor_gate.vhd" "" { Text "/home/hugo/aad/proj/Parallel_Decoder/xor_gate.vhd" 38 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1638718142486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_gate.vhd 8 4 " "Found 8 design units, including 4 entities, in source file xor_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xor2-behavioral " "Found design unit 1: xor2-behavioral" {  } { { "xor_gate.vhd" "" { Text "/home/hugo/aad/proj/Parallel_Decoder/xor_gate.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638718142486 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 xor3-behavioral " "Found design unit 2: xor3-behavioral" {  } { { "xor_gate.vhd" "" { Text "/home/hugo/aad/proj/Parallel_Decoder/xor_gate.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638718142486 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 xor4-behavioral " "Found design unit 3: xor4-behavioral" {  } { { "xor_gate.vhd" "" { Text "/home/hugo/aad/proj/Parallel_Decoder/xor_gate.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638718142486 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 xor5-behavioral " "Found design unit 4: xor5-behavioral" {  } { { "xor_gate.vhd" "" { Text "/home/hugo/aad/proj/Parallel_Decoder/xor_gate.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638718142486 ""} { "Info" "ISGN_ENTITY_NAME" "1 xor2 " "Found entity 1: xor2" {  } { { "xor_gate.vhd" "" { Text "/home/hugo/aad/proj/Parallel_Decoder/xor_gate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638718142486 ""} { "Info" "ISGN_ENTITY_NAME" "2 xor3 " "Found entity 2: xor3" {  } { { "xor_gate.vhd" "" { Text "/home/hugo/aad/proj/Parallel_Decoder/xor_gate.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638718142486 ""} { "Info" "ISGN_ENTITY_NAME" "3 xor4 " "Found entity 3: xor4" {  } { { "xor_gate.vhd" "" { Text "/home/hugo/aad/proj/Parallel_Decoder/xor_gate.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638718142486 ""} { "Info" "ISGN_ENTITY_NAME" "4 xor5 " "Found entity 4: xor5" {  } { { "xor_gate.vhd" "" { Text "/home/hugo/aad/proj/Parallel_Decoder/xor_gate.vhd" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638718142486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638718142486 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"for\";  expecting \"end\", or \"(\", or an identifier (\"for\" is a reserved keyword), or a concurrent statement decoder.vhd(43) " "VHDL syntax error at decoder.vhd(43) near text \"for\";  expecting \"end\", or \"(\", or an identifier (\"for\" is a reserved keyword), or a concurrent statement" {  } { { "decoder.vhd" "" { Text "/home/hugo/aad/proj/Parallel_Decoder/decoder.vhd" 43 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638718142487 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \"end\", or \"(\", or an identifier (\"if\" is a reserved keyword), or a concurrent statement decoder.vhd(46) " "VHDL syntax error at decoder.vhd(46) near text \"if\";  expecting \"end\", or \"(\", or an identifier (\"if\" is a reserved keyword), or a concurrent statement" {  } { { "decoder.vhd" "" { Text "/home/hugo/aad/proj/Parallel_Decoder/decoder.vhd" 46 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638718142487 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"then\";  expecting \"<=\" decoder.vhd(46) " "VHDL syntax error at decoder.vhd(46) near text \"then\";  expecting \"<=\"" {  } { { "decoder.vhd" "" { Text "/home/hugo/aad/proj/Parallel_Decoder/decoder.vhd" 46 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638718142487 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\":=\";  expecting \"(\", or \"'\", or \".\" decoder.vhd(47) " "VHDL syntax error at decoder.vhd(47) near text \":=\";  expecting \"(\", or \"'\", or \".\"" {  } { { "decoder.vhd" "" { Text "/home/hugo/aad/proj/Parallel_Decoder/decoder.vhd" 47 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638718142487 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"+\";  expecting \"(\", or \"'\", or \".\" decoder.vhd(47) " "VHDL syntax error at decoder.vhd(47) near text \"+\";  expecting \"(\", or \"'\", or \".\"" {  } { { "decoder.vhd" "" { Text "/home/hugo/aad/proj/Parallel_Decoder/decoder.vhd" 47 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638718142487 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\":=\";  expecting \"(\", or \"'\", or \".\" decoder.vhd(49) " "VHDL syntax error at decoder.vhd(49) near text \":=\";  expecting \"(\", or \"'\", or \".\"" {  } { { "decoder.vhd" "" { Text "/home/hugo/aad/proj/Parallel_Decoder/decoder.vhd" 49 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638718142487 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\" decoder.vhd(50) " "VHDL syntax error at decoder.vhd(50) near text \"if\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\"" {  } { { "decoder.vhd" "" { Text "/home/hugo/aad/proj/Parallel_Decoder/decoder.vhd" 50 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638718142487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 0 0 " "Found 0 design units, including 0 entities, in source file decoder.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638718142487 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 7 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 7 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "477 " "Peak virtual memory: 477 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638718142553 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Dec  5 15:29:02 2021 " "Processing ended: Sun Dec  5 15:29:02 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638718142553 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638718142553 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638718142553 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1638718142553 ""}
