<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>ClockManagement</name><vendor/><library/><version/><fileSets><fileSet fileSetId="DESIGNER_FILESET"><file fileid="0"><name>./ClockManagement.pdc</name><userFileType>PDC</userFileType></file></fileSet><fileSet fileSetId="OTHER_FILESET"><file fileid="1"><name>./ClockManagement.sdb</name><userFileType>SDB</userFileType></file></fileSet><fileSet fileSetId="HDL_FILESET"><file fileid="2"><name>./ClockManagement.v</name><fileType>verilogSource</fileType></file></fileSet><fileSet fileSetId="STIMULUS_FILESET"><file fileid="3"><name>./testbench.v</name><fileType>verilogSource</fileType></file></fileSet></fileSets><hwModel><views><view><fileSetRef>DESIGNER_FILESET</fileSetRef><name>DESIGNER</name></view><view><fileSetRef>OTHER_FILESET</fileSetRef><fileSetRef>DESIGNER_FILESET</fileSetRef><fileSetRef>STIMULUS_FILESET</fileSetRef><name>OTHER</name></view><view><fileSetRef>HDL_FILESET</fileSetRef><name>HDL</name></view></views></hwModel><category>SmartCoreDesign</category><function>SmartDesign</function><variation>SmartDesign</variation><vendor>Actel</vendor><version>1.0</version><vendorExtension><type>SmartCoreDesign</type></vendorExtension><vendorExtension><state value="GENERATED"/></vendorExtension><vendorExtensions><componentRef library="" name="" vendor="" version=""/><dependentModules><module file="hdl\clk_10k.v" module_class="HdlModule" name="clk_10k" state="GOOD" type="2"/><module file="hdl\clk_div500.v" module_class="HdlModule" name="clk_div500" state="GOOD" type="2"/><module file="hdl\long_timer.v" module_class="HdlModule" name="long_timer" state="GOOD" type="2"/><module module_class="ComponentModule" name="pllclk::work" state="GOOD" type="1"/></dependentModules></vendorExtensions><busInterfaces><busInterface><name>TimerCode</name><busType library="Internal" name="Group" vendor="Actel" version=""/><slave/><vendorExtensions><used>true</used></vendorExtensions><signalMap><signal><componentSignalName>start</componentSignalName><busSignalName>start</busSignalName></signal><signal><componentSignalName>timer_para</componentSignalName><busSignalName>timer_para</busSignalName></signal></signalMap></busInterface></busInterfaces><model><signals><signal><name>OCX40MHz</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>GLA</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>rst_n</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>start</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>timeup</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>clock_10khz</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>timer_para</name><direction>in</direction><left>15</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal></signals></model></Component>