// Seed: 666745450
module module_0;
  parameter id_1 = 1;
endmodule
module module_1 #(
    parameter id_24 = 32'd0
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    _id_24,
    id_25,
    id_26
);
  input wire id_26;
  input wire id_25;
  inout wire _id_24;
  inout wire id_23;
  inout supply1 id_22;
  output wire id_21;
  output tri0 id_20;
  inout wire id_19;
  output wire id_18;
  inout tri id_17;
  input wire id_16;
  inout wire id_15;
  input wire id_14;
  input wire id_13;
  inout logic [7:0] id_12;
  output wire id_11;
  input wire id_10;
  inout logic [7:0] id_9;
  input wire id_8;
  inout wire id_7;
  output tri1 id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_12 = id_17;
  if (1) assign id_20 = 1;
  else assign id_12[id_24] = 1;
  assign id_11 = id_25;
  assign id_17 = -1;
  assign id_12 = id_9[-1];
  wire id_27;
  module_0 modCall_1 ();
  id_28 :
  assert property (@(-1'd0) -1'b0)
  else $unsigned(94);
  ;
  assign id_24 = id_27;
  assign id_6  = 1 - id_24;
  assign id_22 = (1);
endmodule
