$date
	Mon Nov 11 00:25:21 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module memory_regs $end
$var wire 5 ! address [4:0] $end
$var wire 1 " clk $end
$var wire 32 # data_in [31:0] $end
$var wire 32 $ data_out [31:0] $end
$var wire 1 % write_enable $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
z%
bx $
bz #
z"
bz !
$end
#1
