Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date             : Thu Feb 23 18:27:09 2017
| Host             : pc574s.cs.york.ac.uk running 64-bit Ubuntu 16.04.2 LTS
| Command          : report_power -file vivado_wrapper_power_routed.rpt -pb vivado_wrapper_power_summary_routed.pb -rpx vivado_wrapper_power_routed.rpx
| Design           : vivado_wrapper
| Device           : xc7z045ffg900-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 1.941  |
| Dynamic (W)              | 1.691  |
| Device Static (W)        | 0.249  |
| Effective TJA (C/W)      | 1.8    |
| Max Ambient (C)          | 81.6   |
| Junction Temperature (C) | 28.4   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.027 |        3 |       --- |             --- |
| Slice Logic              |     0.039 |    19453 |       --- |             --- |
|   LUT as Logic           |     0.034 |     8031 |    218600 |            3.67 |
|   CARRY4                 |     0.002 |      776 |     54650 |            1.42 |
|   Register               |     0.002 |     7747 |    437200 |            1.77 |
|   LUT as Shift Register  |    <0.001 |      556 |     70400 |            0.79 |
|   LUT as Distributed RAM |    <0.001 |      226 |     70400 |            0.32 |
|   F7/F8 Muxes            |    <0.001 |       15 |    218600 |           <0.01 |
|   Others                 |     0.000 |      618 |       --- |             --- |
| Signals                  |     0.040 |    16095 |       --- |             --- |
| Block RAM                |     0.003 |        1 |       545 |            0.18 |
| DSPs                     |     0.024 |       36 |       900 |            4.00 |
| PS7                      |     1.558 |        1 |       --- |             --- |
| Static Power             |     0.249 |          |           |                 |
| Total                    |     1.941 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.191 |       0.133 |      0.058 |
| Vccaux    |       1.800 |     0.054 |       0.000 |      0.054 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.000 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.723 |       0.705 |      0.018 |
| Vccpaux   |       1.800 |     0.085 |       0.074 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.458 |       0.456 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.004 |       0.003 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.3                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+------------+-----------------------------------------------------------+-----------------+
| Clock      | Domain                                                    | Constraint (ns) |
+------------+-----------------------------------------------------------+-----------------+
| clk_fpga_0 | vivado_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
+------------+-----------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------------------------+-----------+
| Name                                                      | Power (W) |
+-----------------------------------------------------------+-----------+
| vivado_wrapper                                            |     1.691 |
|   vivado_i                                                |     1.691 |
|     axi_mem_intercon                                      |     0.001 |
|       s00_couplers                                        |     0.001 |
|         auto_pc                                           |     0.001 |
|           inst                                            |     0.001 |
|             gen_axi4_axi3.axi3_conv_inst                  |     0.001 |
|               USE_READ.USE_SPLIT_R.read_addr_inst         |    <0.001 |
|                 USE_R_CHANNEL.cmd_queue                   |    <0.001 |
|                   inst                                    |    <0.001 |
|                     fifo_gen_inst                         |    <0.001 |
|                       inst_fifo_gen                       |    <0.001 |
|                         gconvfifo.rf                      |    <0.001 |
|                           grf.rf                          |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd      |    <0.001 |
|                               gr1.gr1_int.rfwft           |    <0.001 |
|                               grss.rsts                   |    <0.001 |
|                               rpntr                       |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr      |    <0.001 |
|                               gwss.wsts                   |    <0.001 |
|                               wpntr                       |    <0.001 |
|                             gntv_or_sync_fifo.mem         |    <0.001 |
|                               gdm.dm_gen.dm               |    <0.001 |
|                                 RAM_reg_0_31_0_0          |    <0.001 |
|                             rstblk                        |    <0.001 |
|               USE_READ.USE_SPLIT_R.read_data_inst         |    <0.001 |
|               USE_WRITE.USE_SPLIT_W.write_resp_inst       |    <0.001 |
|               USE_WRITE.write_addr_inst                   |    <0.001 |
|                 USE_BURSTS.cmd_queue                      |    <0.001 |
|                   inst                                    |    <0.001 |
|                     fifo_gen_inst                         |    <0.001 |
|                       inst_fifo_gen                       |    <0.001 |
|                         gconvfifo.rf                      |    <0.001 |
|                           grf.rf                          |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd      |    <0.001 |
|                               gr1.gr1_int.rfwft           |    <0.001 |
|                               grss.rsts                   |    <0.001 |
|                               rpntr                       |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr      |    <0.001 |
|                               gwss.wsts                   |    <0.001 |
|                               wpntr                       |    <0.001 |
|                             gntv_or_sync_fifo.mem         |    <0.001 |
|                               gdm.dm_gen.dm               |    <0.001 |
|                                 RAM_reg_0_31_0_4          |    <0.001 |
|                             rstblk                        |    <0.001 |
|                 USE_B_CHANNEL.cmd_b_queue                 |    <0.001 |
|                   inst                                    |    <0.001 |
|                     fifo_gen_inst                         |    <0.001 |
|                       inst_fifo_gen                       |    <0.001 |
|                         gconvfifo.rf                      |    <0.001 |
|                           grf.rf                          |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd      |    <0.001 |
|                               gr1.gr1_int.rfwft           |    <0.001 |
|                               grss.rsts                   |    <0.001 |
|                               rpntr                       |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr      |    <0.001 |
|                               gwss.wsts                   |    <0.001 |
|                               wpntr                       |    <0.001 |
|                             gntv_or_sync_fifo.mem         |    <0.001 |
|                               gdm.dm_gen.dm               |    <0.001 |
|                                 RAM_reg_0_31_0_4          |    <0.001 |
|                             rstblk                        |    <0.001 |
|               USE_WRITE.write_data_inst                   |    <0.001 |
|     processing_system7_0                                  |     1.559 |
|       inst                                                |     1.559 |
|     processing_system7_0_axi_periph                       |     0.005 |
|       s00_couplers                                        |     0.005 |
|         auto_pc                                           |     0.005 |
|           inst                                            |     0.005 |
|             gen_axilite.gen_b2s_conv.axilite_b2s          |     0.005 |
|               RD.ar_channel_0                             |     0.001 |
|                 ar_cmd_fsm_0                              |    <0.001 |
|                 cmd_translator_0                          |    <0.001 |
|                   incr_cmd_0                              |    <0.001 |
|                   wrap_cmd_0                              |    <0.001 |
|               RD.r_channel_0                              |     0.001 |
|                 rd_data_fifo_0                            |    <0.001 |
|                 transaction_fifo_0                        |    <0.001 |
|               SI_REG                                      |     0.001 |
|                 ar_pipe                                   |    <0.001 |
|                 aw_pipe                                   |    <0.001 |
|                 b_pipe                                    |    <0.001 |
|                 r_pipe                                    |    <0.001 |
|               WR.aw_channel_0                             |     0.001 |
|                 aw_cmd_fsm_0                              |    <0.001 |
|                 cmd_translator_0                          |    <0.001 |
|                   incr_cmd_0                              |    <0.001 |
|                   wrap_cmd_0                              |    <0.001 |
|               WR.b_channel_0                              |    <0.001 |
|                 bid_fifo_0                                |    <0.001 |
|                 bresp_fifo_0                              |    <0.001 |
|     rst_processing_system7_0_100M                         |    <0.001 |
|       U0                                                  |    <0.001 |
|         EXT_LPF                                           |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                       |    <0.001 |
|         SEQ                                               |    <0.001 |
|           SEQ_COUNTER                                     |    <0.001 |
|     toplevel_0                                            |     0.125 |
|       inst                                                |     0.125 |
|         Hf_V_U                                            |    <0.001 |
|           toplevel_R_V_ram_U                              |    <0.001 |
|             ram_reg_0_3_0_0                               |    <0.001 |
|             ram_reg_0_3_10_10                             |    <0.001 |
|             ram_reg_0_3_11_11                             |    <0.001 |
|             ram_reg_0_3_12_12                             |    <0.001 |
|             ram_reg_0_3_13_13                             |    <0.001 |
|             ram_reg_0_3_14_14                             |    <0.001 |
|             ram_reg_0_3_15_15                             |    <0.001 |
|             ram_reg_0_3_16_16                             |    <0.001 |
|             ram_reg_0_3_17_17                             |    <0.001 |
|             ram_reg_0_3_18_18                             |    <0.001 |
|             ram_reg_0_3_19_19                             |    <0.001 |
|             ram_reg_0_3_1_1                               |    <0.001 |
|             ram_reg_0_3_20_20                             |    <0.001 |
|             ram_reg_0_3_21_21                             |    <0.001 |
|             ram_reg_0_3_22_22                             |    <0.001 |
|             ram_reg_0_3_23_23                             |    <0.001 |
|             ram_reg_0_3_24_24                             |    <0.001 |
|             ram_reg_0_3_25_25                             |    <0.001 |
|             ram_reg_0_3_26_26                             |    <0.001 |
|             ram_reg_0_3_27_27                             |    <0.001 |
|             ram_reg_0_3_28_28                             |    <0.001 |
|             ram_reg_0_3_29_29                             |    <0.001 |
|             ram_reg_0_3_2_2                               |    <0.001 |
|             ram_reg_0_3_30_30                             |    <0.001 |
|             ram_reg_0_3_31_31                             |    <0.001 |
|             ram_reg_0_3_32_32                             |    <0.001 |
|             ram_reg_0_3_33_33                             |    <0.001 |
|             ram_reg_0_3_34_34                             |    <0.001 |
|             ram_reg_0_3_35_35                             |    <0.001 |
|             ram_reg_0_3_3_3                               |    <0.001 |
|             ram_reg_0_3_4_4                               |    <0.001 |
|             ram_reg_0_3_5_5                               |    <0.001 |
|             ram_reg_0_3_6_6                               |    <0.001 |
|             ram_reg_0_3_7_7                               |    <0.001 |
|             ram_reg_0_3_8_8                               |    <0.001 |
|             ram_reg_0_3_9_9                               |    <0.001 |
|         Pf_V_U                                            |    <0.001 |
|           toplevel_R_V_ram_U                              |    <0.001 |
|             ram_reg_0_3_0_0                               |    <0.001 |
|             ram_reg_0_3_10_10                             |    <0.001 |
|             ram_reg_0_3_11_11                             |    <0.001 |
|             ram_reg_0_3_12_12                             |    <0.001 |
|             ram_reg_0_3_13_13                             |    <0.001 |
|             ram_reg_0_3_14_14                             |    <0.001 |
|             ram_reg_0_3_15_15                             |    <0.001 |
|             ram_reg_0_3_16_16                             |    <0.001 |
|             ram_reg_0_3_17_17                             |    <0.001 |
|             ram_reg_0_3_18_18                             |    <0.001 |
|             ram_reg_0_3_19_19                             |    <0.001 |
|             ram_reg_0_3_1_1                               |    <0.001 |
|             ram_reg_0_3_20_20                             |    <0.001 |
|             ram_reg_0_3_21_21                             |    <0.001 |
|             ram_reg_0_3_22_22                             |    <0.001 |
|             ram_reg_0_3_23_23                             |    <0.001 |
|             ram_reg_0_3_24_24                             |    <0.001 |
|             ram_reg_0_3_25_25                             |    <0.001 |
|             ram_reg_0_3_26_26                             |    <0.001 |
|             ram_reg_0_3_27_27                             |    <0.001 |
|             ram_reg_0_3_28_28                             |    <0.001 |
|             ram_reg_0_3_29_29                             |    <0.001 |
|             ram_reg_0_3_2_2                               |    <0.001 |
|             ram_reg_0_3_30_30                             |    <0.001 |
|             ram_reg_0_3_31_31                             |    <0.001 |
|             ram_reg_0_3_32_32                             |    <0.001 |
|             ram_reg_0_3_33_33                             |    <0.001 |
|             ram_reg_0_3_34_34                             |    <0.001 |
|             ram_reg_0_3_35_35                             |    <0.001 |
|             ram_reg_0_3_3_3                               |    <0.001 |
|             ram_reg_0_3_4_4                               |    <0.001 |
|             ram_reg_0_3_5_5                               |    <0.001 |
|             ram_reg_0_3_6_6                               |    <0.001 |
|             ram_reg_0_3_7_7                               |    <0.001 |
|             ram_reg_0_3_8_8                               |    <0.001 |
|             ram_reg_0_3_9_9                               |    <0.001 |
|         R_V_U                                             |    <0.001 |
|           toplevel_R_V_ram_U                              |    <0.001 |
|             ram_reg_0_3_0_0                               |    <0.001 |
|             ram_reg_0_3_10_10                             |    <0.001 |
|             ram_reg_0_3_11_11                             |    <0.001 |
|             ram_reg_0_3_12_12                             |    <0.001 |
|             ram_reg_0_3_13_13                             |    <0.001 |
|             ram_reg_0_3_14_14                             |    <0.001 |
|             ram_reg_0_3_15_15                             |    <0.001 |
|             ram_reg_0_3_16_16                             |    <0.001 |
|             ram_reg_0_3_17_17                             |    <0.001 |
|             ram_reg_0_3_18_18                             |    <0.001 |
|             ram_reg_0_3_19_19                             |    <0.001 |
|             ram_reg_0_3_1_1                               |    <0.001 |
|             ram_reg_0_3_20_20                             |    <0.001 |
|             ram_reg_0_3_21_21                             |    <0.001 |
|             ram_reg_0_3_22_22                             |    <0.001 |
|             ram_reg_0_3_23_23                             |    <0.001 |
|             ram_reg_0_3_24_24                             |    <0.001 |
|             ram_reg_0_3_25_25                             |    <0.001 |
|             ram_reg_0_3_26_26                             |    <0.001 |
|             ram_reg_0_3_27_27                             |    <0.001 |
|             ram_reg_0_3_28_28                             |    <0.001 |
|             ram_reg_0_3_29_29                             |    <0.001 |
|             ram_reg_0_3_2_2                               |    <0.001 |
|             ram_reg_0_3_30_30                             |    <0.001 |
|             ram_reg_0_3_31_31                             |    <0.001 |
|             ram_reg_0_3_32_32                             |    <0.001 |
|             ram_reg_0_3_33_33                             |    <0.001 |
|             ram_reg_0_3_34_34                             |    <0.001 |
|             ram_reg_0_3_35_35                             |    <0.001 |
|             ram_reg_0_3_3_3                               |    <0.001 |
|             ram_reg_0_3_4_4                               |    <0.001 |
|             ram_reg_0_3_5_5                               |    <0.001 |
|             ram_reg_0_3_6_6                               |    <0.001 |
|             ram_reg_0_3_7_7                               |    <0.001 |
|             ram_reg_0_3_8_8                               |    <0.001 |
|             ram_reg_0_3_9_9                               |    <0.001 |
|         Sf_V_U                                            |    <0.001 |
|           toplevel_R_V_ram_U                              |    <0.001 |
|             ram_reg_0_3_0_0                               |    <0.001 |
|             ram_reg_0_3_10_10                             |    <0.001 |
|             ram_reg_0_3_11_11                             |    <0.001 |
|             ram_reg_0_3_12_12                             |    <0.001 |
|             ram_reg_0_3_13_13                             |    <0.001 |
|             ram_reg_0_3_14_14                             |    <0.001 |
|             ram_reg_0_3_15_15                             |    <0.001 |
|             ram_reg_0_3_16_16                             |    <0.001 |
|             ram_reg_0_3_17_17                             |    <0.001 |
|             ram_reg_0_3_18_18                             |    <0.001 |
|             ram_reg_0_3_19_19                             |    <0.001 |
|             ram_reg_0_3_1_1                               |    <0.001 |
|             ram_reg_0_3_20_20                             |    <0.001 |
|             ram_reg_0_3_21_21                             |    <0.001 |
|             ram_reg_0_3_22_22                             |    <0.001 |
|             ram_reg_0_3_23_23                             |    <0.001 |
|             ram_reg_0_3_24_24                             |    <0.001 |
|             ram_reg_0_3_25_25                             |    <0.001 |
|             ram_reg_0_3_26_26                             |    <0.001 |
|             ram_reg_0_3_27_27                             |    <0.001 |
|             ram_reg_0_3_28_28                             |    <0.001 |
|             ram_reg_0_3_29_29                             |    <0.001 |
|             ram_reg_0_3_2_2                               |    <0.001 |
|             ram_reg_0_3_30_30                             |    <0.001 |
|             ram_reg_0_3_31_31                             |    <0.001 |
|             ram_reg_0_3_32_32                             |    <0.001 |
|             ram_reg_0_3_33_33                             |    <0.001 |
|             ram_reg_0_3_34_34                             |    <0.001 |
|             ram_reg_0_3_35_35                             |    <0.001 |
|             ram_reg_0_3_3_3                               |    <0.001 |
|             ram_reg_0_3_4_4                               |    <0.001 |
|             ram_reg_0_3_5_5                               |    <0.001 |
|             ram_reg_0_3_6_6                               |    <0.001 |
|             ram_reg_0_3_7_7                               |    <0.001 |
|             ram_reg_0_3_8_8                               |    <0.001 |
|             ram_reg_0_3_9_9                               |    <0.001 |
|         aux_V_U                                           |    <0.001 |
|           toplevel_R_V_ram_U                              |    <0.001 |
|             ram_reg_0_3_0_0                               |    <0.001 |
|             ram_reg_0_3_10_10                             |    <0.001 |
|             ram_reg_0_3_11_11                             |    <0.001 |
|             ram_reg_0_3_12_12                             |    <0.001 |
|             ram_reg_0_3_13_13                             |    <0.001 |
|             ram_reg_0_3_14_14                             |    <0.001 |
|             ram_reg_0_3_15_15                             |    <0.001 |
|             ram_reg_0_3_16_16                             |    <0.001 |
|             ram_reg_0_3_17_17                             |    <0.001 |
|             ram_reg_0_3_18_18                             |    <0.001 |
|             ram_reg_0_3_19_19                             |    <0.001 |
|             ram_reg_0_3_1_1                               |    <0.001 |
|             ram_reg_0_3_20_20                             |    <0.001 |
|             ram_reg_0_3_21_21                             |    <0.001 |
|             ram_reg_0_3_22_22                             |    <0.001 |
|             ram_reg_0_3_23_23                             |    <0.001 |
|             ram_reg_0_3_24_24                             |    <0.001 |
|             ram_reg_0_3_25_25                             |    <0.001 |
|             ram_reg_0_3_26_26                             |    <0.001 |
|             ram_reg_0_3_27_27                             |    <0.001 |
|             ram_reg_0_3_28_28                             |    <0.001 |
|             ram_reg_0_3_29_29                             |    <0.001 |
|             ram_reg_0_3_2_2                               |    <0.001 |
|             ram_reg_0_3_30_30                             |    <0.001 |
|             ram_reg_0_3_31_31                             |    <0.001 |
|             ram_reg_0_3_32_32                             |    <0.001 |
|             ram_reg_0_3_33_33                             |    <0.001 |
|             ram_reg_0_3_34_34                             |    <0.001 |
|             ram_reg_0_3_35_35                             |    <0.001 |
|             ram_reg_0_3_3_3                               |    <0.001 |
|             ram_reg_0_3_4_4                               |    <0.001 |
|             ram_reg_0_3_5_5                               |    <0.001 |
|             ram_reg_0_3_6_6                               |    <0.001 |
|             ram_reg_0_3_7_7                               |    <0.001 |
|             ram_reg_0_3_8_8                               |    <0.001 |
|             ram_reg_0_3_9_9                               |    <0.001 |
|         grp_toplevel_cordic_atan2_fu_625                  |     0.003 |
|           atan_2Mi_V_U                                    |    <0.001 |
|             toplevel_cordic_atan2_atan_2Mi_V_rom_U        |    <0.001 |
|         grp_toplevel_matrix_multiply_default_1_fu_644     |     0.011 |
|           toplevel_mul_36s_36s_72_7_U9                    |     0.006 |
|             toplevel_mul_36s_36s_72_7_MulnS_0_U           |     0.006 |
|         grp_toplevel_matrix_multiply_default_fu_634       |     0.009 |
|           toplevel_mul_36s_36s_72_7_U5                    |     0.004 |
|             toplevel_mul_36s_36s_72_7_MulnS_0_U           |     0.004 |
|         toplevel_control_s_axi_U                          |    <0.001 |
|         toplevel_dcmp_64ns_64ns_1_1_U18                   |    <0.001 |
|           toplevel_ap_dcmp_0_no_dsp_64_u                  |    <0.001 |
|             U0                                            |    <0.001 |
|               i_synth                                     |    <0.001 |
|                 COMP_OP.SPD.OP                            |    <0.001 |
|                   STRUCT_CMP.A_EQ_B_DET                   |    <0.001 |
|                     WIDE_AND                              |    <0.001 |
|                   STRUCT_CMP.A_EXP_ALL_ONE_DET            |    <0.001 |
|                     CARRY_ZERO_DET                        |    <0.001 |
|                   STRUCT_CMP.A_FRAC_NOT_ZERO_DET          |    <0.001 |
|                     WIDE_NOR                              |    <0.001 |
|                   STRUCT_CMP.A_GT_B_DET                   |    <0.001 |
|                     C_CHAIN                               |    <0.001 |
|                   STRUCT_CMP.EXP_ALL_ZERO_DET             |    <0.001 |
|                     CARRY_ZERO_DET                        |    <0.001 |
|         toplevel_fpext_32ns_64_1_U16                      |    <0.001 |
|           toplevel_ap_fpext_0_no_dsp_32_u                 |    <0.001 |
|             U0                                            |    <0.001 |
|               i_synth                                     |    <0.001 |
|                 FLT_TO_FLT_OP.SPD.OP                      |    <0.001 |
|                   EXP                                     |    <0.001 |
|                     COND_DET                              |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET        |    <0.001 |
|                         CARRY_ZERO_DET                    |    <0.001 |
|         toplevel_fpext_32ns_64_1_U17                      |    <0.001 |
|           toplevel_ap_fpext_0_no_dsp_32_u                 |    <0.001 |
|             U0                                            |    <0.001 |
|               i_synth                                     |    <0.001 |
|                 FLT_TO_FLT_OP.SPD.OP                      |    <0.001 |
|                   EXP                                     |    <0.001 |
|                     COND_DET                              |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET        |    <0.001 |
|                         CARRY_ZERO_DET                    |    <0.001 |
|         toplevel_mul_30s_32s_36_6_U23                     |     0.004 |
|           toplevel_mul_30s_32s_36_6_MulnS_3_U             |     0.004 |
|         toplevel_mul_33s_33s_66_6_U20                     |     0.005 |
|           toplevel_mul_33s_33s_66_6_MulnS_1_U             |     0.005 |
|         toplevel_mul_33s_33s_66_6_U21                     |     0.004 |
|           toplevel_mul_33s_33s_66_6_MulnS_1_U             |     0.004 |
|         toplevel_mul_64ns_62s_125_18_U22                  |     0.013 |
|           toplevel_mul_64ns_62s_125_18_MulnS_2_U          |     0.013 |
|         toplevel_ocm_m_axi_U                              |     0.011 |
|           bus_read                                        |     0.005 |
|             buff_rdata                                    |     0.002 |
|             fifo_rctl                                     |    <0.001 |
|             fifo_rreq                                     |    <0.001 |
|             rs_rdata                                      |    <0.001 |
|           bus_write                                       |     0.006 |
|             buff_wdata                                    |     0.003 |
|             bus_equal_gen.fifo_burst                      |    <0.001 |
|             fifo_resp                                     |    <0.001 |
|             fifo_resp_to_user                             |    <0.001 |
|             fifo_wreq                                     |    <0.001 |
|           rreq_throttl                                    |    <0.001 |
|           wreq_throttl                                    |    <0.001 |
|         toplevel_sdiv_59ns_31ns_59_63_seq_U24             |     0.005 |
|           toplevel_sdiv_59ns_31ns_59_63_seq_div_U         |     0.005 |
|             toplevel_sdiv_59ns_31ns_59_63_seq_div_u_0     |     0.003 |
|         toplevel_sdiv_59ns_31ns_59_63_seq_U25             |     0.004 |
|           toplevel_sdiv_59ns_31ns_59_63_seq_div_U         |     0.004 |
|             toplevel_sdiv_59ns_31ns_59_63_seq_div_u_0     |     0.002 |
|         toplevel_sdiv_59ns_37ns_59_63_seq_U27             |     0.004 |
|           toplevel_sdiv_59ns_37ns_59_63_seq_div_U         |     0.004 |
|             toplevel_sdiv_59ns_37ns_59_63_seq_div_u_0     |     0.003 |
|         toplevel_sdiv_60ns_37ns_60_64_seq_U26             |     0.005 |
|           toplevel_sdiv_60ns_37ns_60_64_seq_div_U         |     0.005 |
|             toplevel_sdiv_60ns_37ns_60_64_seq_div_u_0     |     0.003 |
|         toplevel_sitodp_64s_64_5_U19                      |     0.006 |
|           toplevel_ap_sitodp_3_no_dsp_64_u                |     0.006 |
|             U0                                            |     0.006 |
|               i_synth                                     |     0.006 |
|                 FIX_TO_FLT_OP.SPD.OP                      |     0.006 |
|                   EXP                                     |    <0.001 |
|                     ZERO_DELAY                            |    <0.001 |
|                       i_pipe                              |    <0.001 |
|                     a_is_signed.IP_SIGN_DELAY             |    <0.001 |
|                       i_pipe                              |    <0.001 |
|                   FIXED_DATA_SIGNED.M_ABS                 |     0.001 |
|                   LZE                                     |    <0.001 |
|                     A_Z_DET                               |    <0.001 |
|                       i_pipe                              |    <0.001 |
|                     ENCODE[0].DIST_DEL                    |    <0.001 |
|                       i_pipe                              |    <0.001 |
|                     ENCODE[0].MUX_0                       |    <0.001 |
|                       OP_DEL                              |    <0.001 |
|                         i_pipe                            |    <0.001 |
|                     ENCODE[0].MUX_Z                       |    <0.001 |
|                       OP_DEL                              |    <0.001 |
|                         i_pipe                            |    <0.001 |
|                     ENCODE[1].DIST_DEL                    |    <0.001 |
|                       i_pipe                              |    <0.001 |
|                     TWO.DIST_DEL                          |    <0.001 |
|                       i_pipe                              |    <0.001 |
|                     ZERO_DET_CC_1                         |    <0.001 |
|                     ZERO_DET_CC_2.CC                      |    <0.001 |
|                   NORM_SHIFT                              |     0.003 |
|                     MUX_LOOP[0].DEL_SHIFT                 |     0.002 |
|                       i_pipe                              |     0.002 |
|                     MUX_LOOP[2].DEL_SHIFT                 |    <0.001 |
|                       i_pipe                              |    <0.001 |
|                   OP                                      |    <0.001 |
|                   ROUND                                   |    <0.001 |
|                     LOGIC.RND1                            |    <0.001 |
|                     LOGIC.RND2                            |    <0.001 |
|         toplevel_sitofp_64s_32_4_U14                      |     0.004 |
|           toplevel_ap_sitofp_2_no_dsp_64_u                |     0.003 |
|             U0                                            |     0.003 |
|               i_synth                                     |     0.003 |
|                 FIX_TO_FLT_OP.SPD.OP                      |     0.003 |
|                   EXP                                     |    <0.001 |
|                     ZERO_DELAY                            |    <0.001 |
|                       i_pipe                              |    <0.001 |
|                     a_is_signed.IP_SIGN_DELAY             |    <0.001 |
|                       i_pipe                              |    <0.001 |
|                   FIXED_DATA_SIGNED.M_ABS                 |     0.002 |
|                   LZE                                     |    <0.001 |
|                     ENCODE[0].DIST_DEL                    |    <0.001 |
|                       i_pipe                              |    <0.001 |
|                     ENCODE[1].DIST_DEL                    |    <0.001 |
|                       i_pipe                              |    <0.001 |
|                     ENCODE[1].MUX_0                       |    <0.001 |
|                       OP_DEL                              |    <0.001 |
|                         i_pipe                            |    <0.001 |
|                     ZERO_DET_CC_1                         |    <0.001 |
|                     ZERO_DET_CC_2.CC                      |    <0.001 |
|                   NEED_Z_DET.Z_DET                        |    <0.001 |
|                     ENCODE[1].Z_DET_DEL                   |    <0.001 |
|                       i_pipe                              |    <0.001 |
|                   NORM_SHIFT                              |    <0.001 |
|                     MUX_LOOP[1].DEL_SHIFT                 |    <0.001 |
|                       i_pipe                              |    <0.001 |
|                   OP                                      |    <0.001 |
|                   ROUND                                   |    <0.001 |
|                     LOGIC.RND1                            |    <0.001 |
|                     LOGIC.RND2                            |    <0.001 |
|                     RND_BIT_GEN                           |    <0.001 |
|                       NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1 |    <0.001 |
|         toplevel_sitofp_64s_32_4_U15                      |     0.002 |
|           toplevel_ap_sitofp_2_no_dsp_64_u                |     0.002 |
|             U0                                            |     0.002 |
|               i_synth                                     |     0.002 |
|                 FIX_TO_FLT_OP.SPD.OP                      |     0.002 |
|                   EXP                                     |    <0.001 |
|                     ZERO_DELAY                            |    <0.001 |
|                       i_pipe                              |    <0.001 |
|                     a_is_signed.IP_SIGN_DELAY             |    <0.001 |
|                       i_pipe                              |    <0.001 |
|                   FIXED_DATA_SIGNED.M_ABS                 |    <0.001 |
|                   LZE                                     |    <0.001 |
|                     ENCODE[0].DIST_DEL                    |    <0.001 |
|                       i_pipe                              |    <0.001 |
|                     ENCODE[1].DIST_DEL                    |    <0.001 |
|                       i_pipe                              |    <0.001 |
|                     ENCODE[1].MUX_0                       |    <0.001 |
|                       OP_DEL                              |    <0.001 |
|                         i_pipe                            |    <0.001 |
|                     ZERO_DET_CC_1                         |    <0.001 |
|                     ZERO_DET_CC_2.CC                      |    <0.001 |
|                   NEED_Z_DET.Z_DET                        |    <0.001 |
|                     ENCODE[1].Z_DET_DEL                   |    <0.001 |
|                       i_pipe                              |    <0.001 |
|                   NORM_SHIFT                              |    <0.001 |
|                     MUX_LOOP[1].DEL_SHIFT                 |    <0.001 |
|                       i_pipe                              |    <0.001 |
|                   OP                                      |    <0.001 |
|                   ROUND                                   |    <0.001 |
|                     LOGIC.RND1                            |    <0.001 |
|                     LOGIC.RND2                            |    <0.001 |
|                     RND_BIT_GEN                           |    <0.001 |
|                       NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1 |    <0.001 |
|         toplevel_uitofp_32ns_32_4_U13                     |     0.002 |
|           toplevel_ap_uitofp_2_no_dsp_32_u                |     0.002 |
|             U0                                            |     0.002 |
|               i_synth                                     |     0.002 |
|                 FIX_TO_FLT_OP.SPD.OP                      |     0.002 |
|                   EXP                                     |    <0.001 |
|                     ZERO_DELAY                            |    <0.001 |
|                       i_pipe                              |    <0.001 |
|                   FIXED_DATA_SIGNED.M_ABS                 |    <0.001 |
|                   LZE                                     |    <0.001 |
|                     ENCODE[0].DIST_DEL                    |    <0.001 |
|                       i_pipe                              |    <0.001 |
|                     ENCODE[1].DIST_DEL                    |    <0.001 |
|                       i_pipe                              |    <0.001 |
|                     ENCODE[1].MUX_0                       |    <0.001 |
|                       OP_DEL                              |    <0.001 |
|                         i_pipe                            |    <0.001 |
|                     ZERO_DET_CC_1                         |    <0.001 |
|                     ZERO_DET_CC_2.CC                      |    <0.001 |
|                   NEED_Z_DET.Z_DET                        |    <0.001 |
|                     ENCODE[1].Z_DET_DEL                   |    <0.001 |
|                       i_pipe                              |    <0.001 |
|                   NORM_SHIFT                              |    <0.001 |
|                     MUX_LOOP[1].DEL_SHIFT                 |    <0.001 |
|                       i_pipe                              |    <0.001 |
|                   OP                                      |    <0.001 |
|                   ROUND                                   |    <0.001 |
|                     LOGIC.RND1                            |    <0.001 |
|                     LOGIC.RND2                            |    <0.001 |
|                     RND_BIT_GEN                           |    <0.001 |
|                       NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1 |    <0.001 |
|         x_V_U                                             |    <0.001 |
|           toplevel_x_V_ram_U                              |    <0.001 |
|             ram_reg_0_3_0_0                               |    <0.001 |
|             ram_reg_0_3_10_10                             |    <0.001 |
|             ram_reg_0_3_11_11                             |    <0.001 |
|             ram_reg_0_3_12_12                             |    <0.001 |
|             ram_reg_0_3_13_13                             |    <0.001 |
|             ram_reg_0_3_14_14                             |    <0.001 |
|             ram_reg_0_3_15_15                             |    <0.001 |
|             ram_reg_0_3_16_16                             |    <0.001 |
|             ram_reg_0_3_17_17                             |    <0.001 |
|             ram_reg_0_3_18_18                             |    <0.001 |
|             ram_reg_0_3_19_19                             |    <0.001 |
|             ram_reg_0_3_1_1                               |    <0.001 |
|             ram_reg_0_3_20_20                             |    <0.001 |
|             ram_reg_0_3_21_21                             |    <0.001 |
|             ram_reg_0_3_22_22                             |    <0.001 |
|             ram_reg_0_3_23_23                             |    <0.001 |
|             ram_reg_0_3_24_24                             |    <0.001 |
|             ram_reg_0_3_25_25                             |    <0.001 |
|             ram_reg_0_3_26_26                             |    <0.001 |
|             ram_reg_0_3_27_27                             |    <0.001 |
|             ram_reg_0_3_28_28                             |    <0.001 |
|             ram_reg_0_3_29_29                             |    <0.001 |
|             ram_reg_0_3_2_2                               |    <0.001 |
|             ram_reg_0_3_30_30                             |    <0.001 |
|             ram_reg_0_3_31_31                             |    <0.001 |
|             ram_reg_0_3_32_32                             |    <0.001 |
|             ram_reg_0_3_33_33                             |    <0.001 |
|             ram_reg_0_3_34_34                             |    <0.001 |
|             ram_reg_0_3_35_35                             |    <0.001 |
|             ram_reg_0_3_3_3                               |    <0.001 |
|             ram_reg_0_3_4_4                               |    <0.001 |
|             ram_reg_0_3_5_5                               |    <0.001 |
|             ram_reg_0_3_6_6                               |    <0.001 |
|             ram_reg_0_3_7_7                               |    <0.001 |
|             ram_reg_0_3_8_8                               |    <0.001 |
|             ram_reg_0_3_9_9                               |    <0.001 |
+-----------------------------------------------------------+-----------+


