Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat May 24 19:37:23 2025
| Host         : korchamHoyoun24 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_I2C_Slave_timing_summary_routed.rpt -pb top_I2C_Slave_timing_summary_routed.pb -rpx top_I2C_Slave_timing_summary_routed.rpx -warn_on_violation
| Design       : top_I2C_Slave
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (26)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (20)
5. checking no_input_delay (4)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (26)
-------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: u_btn_debounce/edge_detect_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_btn_debounce/q_reg_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_btn_debounce/q_reg_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_btn_debounce/q_reg_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_btn_debounce/q_reg_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_btn_debounce/q_reg_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_btn_debounce/q_reg_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_btn_debounce/q_reg_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_btn_debounce/q_reg_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_btn_debounce/r_1khz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (20)
-------------------------------------------------
 There are 20 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.952        0.000                      0                  142        0.200        0.000                      0                  142        4.500        0.000                       0                    98  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.952        0.000                      0                  142        0.200        0.000                      0                  142        4.500        0.000                       0                    98  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.952ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.200ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.952ns  (required time - arrival time)
  Source:                 u_I2C_Slave/slv_sel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_I2C_Slave/IO_Sel_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.018ns  (logic 1.406ns (34.991%)  route 2.612ns (65.009%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.624     5.145    u_I2C_Slave/CLK
    SLICE_X63Y90         FDRE                                         r  u_I2C_Slave/slv_sel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y90         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  u_I2C_Slave/slv_sel_reg[2]/Q
                         net (fo=1, routed)           0.808     6.409    u_I2C_Slave/slv_sel[2]
    SLICE_X63Y90         LUT4 (Prop_lut4_I0_O)        0.124     6.533 r  u_I2C_Slave/FSM_sequential_state[2]_i_5/O
                         net (fo=2, routed)           0.433     6.966    u_I2C_Slave/FSM_sequential_state[2]_i_5_n_0
    SLICE_X63Y90         LUT5 (Prop_lut5_I3_O)        0.150     7.116 r  u_I2C_Slave/FSM_sequential_state[2]_i_2/O
                         net (fo=4, routed)           0.824     7.939    u_I2C_Slave/FSM_sequential_state[2]_i_2_n_0
    SLICE_X64Y90         LUT4 (Prop_lut4_I3_O)        0.348     8.287 r  u_I2C_Slave/IO_Sel_i_3/O
                         net (fo=1, routed)           0.548     8.835    u_I2C_Slave/IO_Sel_i_3_n_0
    SLICE_X65Y93         LUT4 (Prop_lut4_I2_O)        0.328     9.163 r  u_I2C_Slave/IO_Sel_i_1/O
                         net (fo=1, routed)           0.000     9.163    u_I2C_Slave/IO_Sel_i_1_n_0
    SLICE_X65Y93         FDRE                                         r  u_I2C_Slave/IO_Sel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.509    14.850    u_I2C_Slave/CLK
    SLICE_X65Y93         FDRE                                         r  u_I2C_Slave/IO_Sel_reg/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X65Y93         FDRE (Setup_fdre_C_D)        0.029    15.116    u_I2C_Slave/IO_Sel_reg
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                          -9.163    
  -------------------------------------------------------------------
                         slack                                  5.952    

Slack (MET) :             6.011ns  (required time - arrival time)
  Source:                 u_I2C_Slave/bit_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_I2C_Slave/slv_reg2_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.538ns  (logic 1.142ns (32.281%)  route 2.396ns (67.719%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.624     5.145    u_I2C_Slave/CLK
    SLICE_X64Y89         FDRE                                         r  u_I2C_Slave/bit_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y89         FDRE (Prop_fdre_C_Q)         0.518     5.663 r  u_I2C_Slave/bit_count_reg[0]/Q
                         net (fo=5, routed)           0.684     6.347    u_I2C_Slave/bit_count[0]
    SLICE_X64Y89         LUT3 (Prop_lut3_I1_O)        0.146     6.493 f  u_I2C_Slave/FSM_sequential_state[1]_i_3/O
                         net (fo=2, routed)           0.353     6.846    u_I2C_Slave/FSM_sequential_state[1]_i_3_n_0
    SLICE_X65Y89         LUT6 (Prop_lut6_I1_O)        0.328     7.174 r  u_I2C_Slave/data_stage[1]_i_2/O
                         net (fo=9, routed)           0.842     8.016    u_I2C_Slave/data_stage[1]_i_2_n_0
    SLICE_X65Y91         LUT5 (Prop_lut5_I1_O)        0.150     8.166 r  u_I2C_Slave/slv_reg2[7]_i_1/O
                         net (fo=8, routed)           0.517     8.683    u_I2C_Slave/slv_reg2_next
    SLICE_X60Y92         FDRE                                         r  u_I2C_Slave/slv_reg2_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.507    14.848    u_I2C_Slave/CLK
    SLICE_X60Y92         FDRE                                         r  u_I2C_Slave/slv_reg2_reg[5]/C
                         clock pessimism              0.258    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X60Y92         FDRE (Setup_fdre_C_CE)      -0.377    14.694    u_I2C_Slave/slv_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                         14.694    
                         arrival time                          -8.683    
  -------------------------------------------------------------------
                         slack                                  6.011    

Slack (MET) :             6.011ns  (required time - arrival time)
  Source:                 u_I2C_Slave/bit_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_I2C_Slave/slv_reg2_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.538ns  (logic 1.142ns (32.281%)  route 2.396ns (67.719%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.624     5.145    u_I2C_Slave/CLK
    SLICE_X64Y89         FDRE                                         r  u_I2C_Slave/bit_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y89         FDRE (Prop_fdre_C_Q)         0.518     5.663 r  u_I2C_Slave/bit_count_reg[0]/Q
                         net (fo=5, routed)           0.684     6.347    u_I2C_Slave/bit_count[0]
    SLICE_X64Y89         LUT3 (Prop_lut3_I1_O)        0.146     6.493 f  u_I2C_Slave/FSM_sequential_state[1]_i_3/O
                         net (fo=2, routed)           0.353     6.846    u_I2C_Slave/FSM_sequential_state[1]_i_3_n_0
    SLICE_X65Y89         LUT6 (Prop_lut6_I1_O)        0.328     7.174 r  u_I2C_Slave/data_stage[1]_i_2/O
                         net (fo=9, routed)           0.842     8.016    u_I2C_Slave/data_stage[1]_i_2_n_0
    SLICE_X65Y91         LUT5 (Prop_lut5_I1_O)        0.150     8.166 r  u_I2C_Slave/slv_reg2[7]_i_1/O
                         net (fo=8, routed)           0.517     8.683    u_I2C_Slave/slv_reg2_next
    SLICE_X60Y92         FDRE                                         r  u_I2C_Slave/slv_reg2_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.507    14.848    u_I2C_Slave/CLK
    SLICE_X60Y92         FDRE                                         r  u_I2C_Slave/slv_reg2_reg[6]/C
                         clock pessimism              0.258    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X60Y92         FDRE (Setup_fdre_C_CE)      -0.377    14.694    u_I2C_Slave/slv_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                         14.694    
                         arrival time                          -8.683    
  -------------------------------------------------------------------
                         slack                                  6.011    

Slack (MET) :             6.011ns  (required time - arrival time)
  Source:                 u_I2C_Slave/bit_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_I2C_Slave/slv_reg2_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.538ns  (logic 1.142ns (32.281%)  route 2.396ns (67.719%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.624     5.145    u_I2C_Slave/CLK
    SLICE_X64Y89         FDRE                                         r  u_I2C_Slave/bit_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y89         FDRE (Prop_fdre_C_Q)         0.518     5.663 r  u_I2C_Slave/bit_count_reg[0]/Q
                         net (fo=5, routed)           0.684     6.347    u_I2C_Slave/bit_count[0]
    SLICE_X64Y89         LUT3 (Prop_lut3_I1_O)        0.146     6.493 f  u_I2C_Slave/FSM_sequential_state[1]_i_3/O
                         net (fo=2, routed)           0.353     6.846    u_I2C_Slave/FSM_sequential_state[1]_i_3_n_0
    SLICE_X65Y89         LUT6 (Prop_lut6_I1_O)        0.328     7.174 r  u_I2C_Slave/data_stage[1]_i_2/O
                         net (fo=9, routed)           0.842     8.016    u_I2C_Slave/data_stage[1]_i_2_n_0
    SLICE_X65Y91         LUT5 (Prop_lut5_I1_O)        0.150     8.166 r  u_I2C_Slave/slv_reg2[7]_i_1/O
                         net (fo=8, routed)           0.517     8.683    u_I2C_Slave/slv_reg2_next
    SLICE_X60Y92         FDRE                                         r  u_I2C_Slave/slv_reg2_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.507    14.848    u_I2C_Slave/CLK
    SLICE_X60Y92         FDRE                                         r  u_I2C_Slave/slv_reg2_reg[7]/C
                         clock pessimism              0.258    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X60Y92         FDRE (Setup_fdre_C_CE)      -0.377    14.694    u_I2C_Slave/slv_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                         14.694    
                         arrival time                          -8.683    
  -------------------------------------------------------------------
                         slack                                  6.011    

Slack (MET) :             6.023ns  (required time - arrival time)
  Source:                 u_I2C_Slave/bit_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_I2C_Slave/slv_reg2_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.505ns  (logic 1.142ns (32.584%)  route 2.363ns (67.416%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.624     5.145    u_I2C_Slave/CLK
    SLICE_X64Y89         FDRE                                         r  u_I2C_Slave/bit_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y89         FDRE (Prop_fdre_C_Q)         0.518     5.663 r  u_I2C_Slave/bit_count_reg[0]/Q
                         net (fo=5, routed)           0.684     6.347    u_I2C_Slave/bit_count[0]
    SLICE_X64Y89         LUT3 (Prop_lut3_I1_O)        0.146     6.493 f  u_I2C_Slave/FSM_sequential_state[1]_i_3/O
                         net (fo=2, routed)           0.353     6.846    u_I2C_Slave/FSM_sequential_state[1]_i_3_n_0
    SLICE_X65Y89         LUT6 (Prop_lut6_I1_O)        0.328     7.174 r  u_I2C_Slave/data_stage[1]_i_2/O
                         net (fo=9, routed)           0.842     8.016    u_I2C_Slave/data_stage[1]_i_2_n_0
    SLICE_X65Y91         LUT5 (Prop_lut5_I1_O)        0.150     8.166 r  u_I2C_Slave/slv_reg2[7]_i_1/O
                         net (fo=8, routed)           0.484     8.650    u_I2C_Slave/slv_reg2_next
    SLICE_X62Y92         FDRE                                         r  u_I2C_Slave/slv_reg2_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.508    14.849    u_I2C_Slave/CLK
    SLICE_X62Y92         FDRE                                         r  u_I2C_Slave/slv_reg2_reg[2]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X62Y92         FDRE (Setup_fdre_C_CE)      -0.413    14.673    u_I2C_Slave/slv_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                         14.673    
                         arrival time                          -8.650    
  -------------------------------------------------------------------
                         slack                                  6.023    

Slack (MET) :             6.046ns  (required time - arrival time)
  Source:                 u_I2C_Slave/bit_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_I2C_Slave/slv_reg3_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.507ns  (logic 1.146ns (32.673%)  route 2.361ns (67.327%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.624     5.145    u_I2C_Slave/CLK
    SLICE_X64Y89         FDRE                                         r  u_I2C_Slave/bit_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y89         FDRE (Prop_fdre_C_Q)         0.518     5.663 r  u_I2C_Slave/bit_count_reg[0]/Q
                         net (fo=5, routed)           0.684     6.347    u_I2C_Slave/bit_count[0]
    SLICE_X64Y89         LUT3 (Prop_lut3_I1_O)        0.146     6.493 f  u_I2C_Slave/FSM_sequential_state[1]_i_3/O
                         net (fo=2, routed)           0.353     6.846    u_I2C_Slave/FSM_sequential_state[1]_i_3_n_0
    SLICE_X65Y89         LUT6 (Prop_lut6_I1_O)        0.328     7.174 r  u_I2C_Slave/data_stage[1]_i_2/O
                         net (fo=9, routed)           0.840     8.014    u_I2C_Slave/data_stage[1]_i_2_n_0
    SLICE_X65Y91         LUT5 (Prop_lut5_I1_O)        0.154     8.168 r  u_I2C_Slave/slv_reg3[7]_i_1/O
                         net (fo=8, routed)           0.485     8.652    u_I2C_Slave/slv_reg3_next
    SLICE_X60Y91         FDRE                                         r  u_I2C_Slave/slv_reg3_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.507    14.848    u_I2C_Slave/CLK
    SLICE_X60Y91         FDRE                                         r  u_I2C_Slave/slv_reg3_reg[0]/C
                         clock pessimism              0.258    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X60Y91         FDRE (Setup_fdre_C_CE)      -0.372    14.699    u_I2C_Slave/slv_reg3_reg[0]
  -------------------------------------------------------------------
                         required time                         14.699    
                         arrival time                          -8.652    
  -------------------------------------------------------------------
                         slack                                  6.046    

Slack (MET) :             6.046ns  (required time - arrival time)
  Source:                 u_I2C_Slave/bit_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_I2C_Slave/slv_reg3_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.507ns  (logic 1.146ns (32.673%)  route 2.361ns (67.327%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.624     5.145    u_I2C_Slave/CLK
    SLICE_X64Y89         FDRE                                         r  u_I2C_Slave/bit_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y89         FDRE (Prop_fdre_C_Q)         0.518     5.663 r  u_I2C_Slave/bit_count_reg[0]/Q
                         net (fo=5, routed)           0.684     6.347    u_I2C_Slave/bit_count[0]
    SLICE_X64Y89         LUT3 (Prop_lut3_I1_O)        0.146     6.493 f  u_I2C_Slave/FSM_sequential_state[1]_i_3/O
                         net (fo=2, routed)           0.353     6.846    u_I2C_Slave/FSM_sequential_state[1]_i_3_n_0
    SLICE_X65Y89         LUT6 (Prop_lut6_I1_O)        0.328     7.174 r  u_I2C_Slave/data_stage[1]_i_2/O
                         net (fo=9, routed)           0.840     8.014    u_I2C_Slave/data_stage[1]_i_2_n_0
    SLICE_X65Y91         LUT5 (Prop_lut5_I1_O)        0.154     8.168 r  u_I2C_Slave/slv_reg3[7]_i_1/O
                         net (fo=8, routed)           0.485     8.652    u_I2C_Slave/slv_reg3_next
    SLICE_X60Y91         FDRE                                         r  u_I2C_Slave/slv_reg3_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.507    14.848    u_I2C_Slave/CLK
    SLICE_X60Y91         FDRE                                         r  u_I2C_Slave/slv_reg3_reg[3]/C
                         clock pessimism              0.258    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X60Y91         FDRE (Setup_fdre_C_CE)      -0.372    14.699    u_I2C_Slave/slv_reg3_reg[3]
  -------------------------------------------------------------------
                         required time                         14.699    
                         arrival time                          -8.652    
  -------------------------------------------------------------------
                         slack                                  6.046    

Slack (MET) :             6.046ns  (required time - arrival time)
  Source:                 u_I2C_Slave/bit_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_I2C_Slave/slv_reg3_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.507ns  (logic 1.146ns (32.673%)  route 2.361ns (67.327%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.624     5.145    u_I2C_Slave/CLK
    SLICE_X64Y89         FDRE                                         r  u_I2C_Slave/bit_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y89         FDRE (Prop_fdre_C_Q)         0.518     5.663 r  u_I2C_Slave/bit_count_reg[0]/Q
                         net (fo=5, routed)           0.684     6.347    u_I2C_Slave/bit_count[0]
    SLICE_X64Y89         LUT3 (Prop_lut3_I1_O)        0.146     6.493 f  u_I2C_Slave/FSM_sequential_state[1]_i_3/O
                         net (fo=2, routed)           0.353     6.846    u_I2C_Slave/FSM_sequential_state[1]_i_3_n_0
    SLICE_X65Y89         LUT6 (Prop_lut6_I1_O)        0.328     7.174 r  u_I2C_Slave/data_stage[1]_i_2/O
                         net (fo=9, routed)           0.840     8.014    u_I2C_Slave/data_stage[1]_i_2_n_0
    SLICE_X65Y91         LUT5 (Prop_lut5_I1_O)        0.154     8.168 r  u_I2C_Slave/slv_reg3[7]_i_1/O
                         net (fo=8, routed)           0.485     8.652    u_I2C_Slave/slv_reg3_next
    SLICE_X60Y91         FDRE                                         r  u_I2C_Slave/slv_reg3_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.507    14.848    u_I2C_Slave/CLK
    SLICE_X60Y91         FDRE                                         r  u_I2C_Slave/slv_reg3_reg[5]/C
                         clock pessimism              0.258    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X60Y91         FDRE (Setup_fdre_C_CE)      -0.372    14.699    u_I2C_Slave/slv_reg3_reg[5]
  -------------------------------------------------------------------
                         required time                         14.699    
                         arrival time                          -8.652    
  -------------------------------------------------------------------
                         slack                                  6.046    

Slack (MET) :             6.046ns  (required time - arrival time)
  Source:                 u_I2C_Slave/bit_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_I2C_Slave/slv_reg3_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.507ns  (logic 1.146ns (32.673%)  route 2.361ns (67.327%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.624     5.145    u_I2C_Slave/CLK
    SLICE_X64Y89         FDRE                                         r  u_I2C_Slave/bit_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y89         FDRE (Prop_fdre_C_Q)         0.518     5.663 r  u_I2C_Slave/bit_count_reg[0]/Q
                         net (fo=5, routed)           0.684     6.347    u_I2C_Slave/bit_count[0]
    SLICE_X64Y89         LUT3 (Prop_lut3_I1_O)        0.146     6.493 f  u_I2C_Slave/FSM_sequential_state[1]_i_3/O
                         net (fo=2, routed)           0.353     6.846    u_I2C_Slave/FSM_sequential_state[1]_i_3_n_0
    SLICE_X65Y89         LUT6 (Prop_lut6_I1_O)        0.328     7.174 r  u_I2C_Slave/data_stage[1]_i_2/O
                         net (fo=9, routed)           0.840     8.014    u_I2C_Slave/data_stage[1]_i_2_n_0
    SLICE_X65Y91         LUT5 (Prop_lut5_I1_O)        0.154     8.168 r  u_I2C_Slave/slv_reg3[7]_i_1/O
                         net (fo=8, routed)           0.485     8.652    u_I2C_Slave/slv_reg3_next
    SLICE_X60Y91         FDRE                                         r  u_I2C_Slave/slv_reg3_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.507    14.848    u_I2C_Slave/CLK
    SLICE_X60Y91         FDRE                                         r  u_I2C_Slave/slv_reg3_reg[6]/C
                         clock pessimism              0.258    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X60Y91         FDRE (Setup_fdre_C_CE)      -0.372    14.699    u_I2C_Slave/slv_reg3_reg[6]
  -------------------------------------------------------------------
                         required time                         14.699    
                         arrival time                          -8.652    
  -------------------------------------------------------------------
                         slack                                  6.046    

Slack (MET) :             6.051ns  (required time - arrival time)
  Source:                 u_I2C_Slave/bit_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_I2C_Slave/slv_reg1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.683ns  (logic 1.116ns (30.299%)  route 2.567ns (69.701%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.624     5.145    u_I2C_Slave/CLK
    SLICE_X64Y89         FDRE                                         r  u_I2C_Slave/bit_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y89         FDRE (Prop_fdre_C_Q)         0.518     5.663 r  u_I2C_Slave/bit_count_reg[0]/Q
                         net (fo=5, routed)           0.684     6.347    u_I2C_Slave/bit_count[0]
    SLICE_X64Y89         LUT3 (Prop_lut3_I1_O)        0.146     6.493 f  u_I2C_Slave/FSM_sequential_state[1]_i_3/O
                         net (fo=2, routed)           0.353     6.846    u_I2C_Slave/FSM_sequential_state[1]_i_3_n_0
    SLICE_X65Y89         LUT6 (Prop_lut6_I1_O)        0.328     7.174 r  u_I2C_Slave/data_stage[1]_i_2/O
                         net (fo=9, routed)           0.842     8.016    u_I2C_Slave/data_stage[1]_i_2_n_0
    SLICE_X65Y91         LUT5 (Prop_lut5_I1_O)        0.124     8.140 r  u_I2C_Slave/slv_reg1[7]_i_1/O
                         net (fo=8, routed)           0.688     8.828    u_I2C_Slave/slv_reg1_next
    SLICE_X62Y89         FDRE                                         r  u_I2C_Slave/slv_reg1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.507    14.848    u_I2C_Slave/CLK
    SLICE_X62Y89         FDRE                                         r  u_I2C_Slave/slv_reg1_reg[0]/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X62Y89         FDRE (Setup_fdre_C_CE)      -0.205    14.880    u_I2C_Slave/slv_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         14.880    
                         arrival time                          -8.828    
  -------------------------------------------------------------------
                         slack                                  6.051    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 u_I2C_Slave/temp_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_I2C_Slave/slv_reg3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.339%)  route 0.122ns (42.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.592     1.475    u_I2C_Slave/CLK
    SLICE_X64Y91         FDRE                                         r  u_I2C_Slave/temp_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  u_I2C_Slave/temp_data_reg[4]/Q
                         net (fo=6, routed)           0.122     1.761    u_I2C_Slave/temp_data[4]
    SLICE_X63Y91         FDRE                                         r  u_I2C_Slave/slv_reg3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.862     1.990    u_I2C_Slave/CLK
    SLICE_X63Y91         FDRE                                         r  u_I2C_Slave/slv_reg3_reg[4]/C
                         clock pessimism             -0.499     1.491    
    SLICE_X63Y91         FDRE (Hold_fdre_C_D)         0.070     1.561    u_I2C_Slave/slv_reg3_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 u_I2C_Slave/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_I2C_Slave/bit_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.404%)  route 0.150ns (44.596%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.591     1.474    u_I2C_Slave/CLK
    SLICE_X65Y89         FDRE                                         r  u_I2C_Slave/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  u_I2C_Slave/FSM_sequential_state_reg[2]/Q
                         net (fo=15, routed)          0.150     1.765    u_I2C_Slave/state[2]
    SLICE_X64Y89         LUT6 (Prop_lut6_I2_O)        0.045     1.810 r  u_I2C_Slave/bit_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.810    u_I2C_Slave/bit_count[0]_i_1_n_0
    SLICE_X64Y89         FDRE                                         r  u_I2C_Slave/bit_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.861     1.989    u_I2C_Slave/CLK
    SLICE_X64Y89         FDRE                                         r  u_I2C_Slave/bit_count_reg[0]/C
                         clock pessimism             -0.502     1.487    
    SLICE_X64Y89         FDRE (Hold_fdre_C_D)         0.121     1.608    u_I2C_Slave/bit_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 u_I2C_Slave/temp_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_I2C_Slave/slv_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.106%)  route 0.128ns (43.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.592     1.475    u_I2C_Slave/CLK
    SLICE_X64Y92         FDRE                                         r  u_I2C_Slave/temp_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y92         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  u_I2C_Slave/temp_data_reg[7]/Q
                         net (fo=4, routed)           0.128     1.768    u_I2C_Slave/temp_data[7]
    SLICE_X65Y92         FDRE                                         r  u_I2C_Slave/slv_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.862     1.990    u_I2C_Slave/CLK
    SLICE_X65Y92         FDRE                                         r  u_I2C_Slave/slv_reg1_reg[7]/C
                         clock pessimism             -0.502     1.488    
    SLICE_X65Y92         FDRE (Hold_fdre_C_D)         0.075     1.563    u_I2C_Slave/slv_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 u_I2C_Slave/temp_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_I2C_Slave/slv_reg2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.164ns (54.566%)  route 0.137ns (45.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.592     1.475    u_I2C_Slave/CLK
    SLICE_X64Y91         FDRE                                         r  u_I2C_Slave/temp_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  u_I2C_Slave/temp_data_reg[3]/Q
                         net (fo=6, routed)           0.137     1.776    u_I2C_Slave/temp_data[3]
    SLICE_X62Y91         FDRE                                         r  u_I2C_Slave/slv_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.862     1.990    u_I2C_Slave/CLK
    SLICE_X62Y91         FDRE                                         r  u_I2C_Slave/slv_reg2_reg[3]/C
                         clock pessimism             -0.499     1.491    
    SLICE_X62Y91         FDRE (Hold_fdre_C_D)         0.070     1.561    u_I2C_Slave/slv_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 u_I2C_Slave/temp_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_I2C_Slave/slv_reg0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.164ns (48.507%)  route 0.174ns (51.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.592     1.475    u_I2C_Slave/CLK
    SLICE_X64Y90         FDRE                                         r  u_I2C_Slave/temp_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y90         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  u_I2C_Slave/temp_data_reg[6]/Q
                         net (fo=6, routed)           0.174     1.813    u_I2C_Slave/temp_data[6]
    SLICE_X61Y91         FDRE                                         r  u_I2C_Slave/slv_reg0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.860     1.988    u_I2C_Slave/CLK
    SLICE_X61Y91         FDRE                                         r  u_I2C_Slave/slv_reg0_reg[6]/C
                         clock pessimism             -0.478     1.510    
    SLICE_X61Y91         FDRE (Hold_fdre_C_D)         0.070     1.580    u_I2C_Slave/slv_reg0_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 u_I2C_Slave/temp_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_I2C_Slave/reg_addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.209ns (61.259%)  route 0.132ns (38.741%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.592     1.475    u_I2C_Slave/CLK
    SLICE_X64Y91         FDRE                                         r  u_I2C_Slave/temp_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  u_I2C_Slave/temp_data_reg[1]/Q
                         net (fo=7, routed)           0.132     1.771    u_I2C_Slave/temp_data[1]
    SLICE_X65Y91         LUT6 (Prop_lut6_I1_O)        0.045     1.816 r  u_I2C_Slave/reg_addr[1]_i_1/O
                         net (fo=1, routed)           0.000     1.816    u_I2C_Slave/reg_addr[1]_i_1_n_0
    SLICE_X65Y91         FDRE                                         r  u_I2C_Slave/reg_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.862     1.990    u_I2C_Slave/CLK
    SLICE_X65Y91         FDRE                                         r  u_I2C_Slave/reg_addr_reg[1]/C
                         clock pessimism             -0.502     1.488    
    SLICE_X65Y91         FDRE (Hold_fdre_C_D)         0.091     1.579    u_I2C_Slave/reg_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 u_I2C_Slave/temp_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_I2C_Slave/slv_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.164ns (50.025%)  route 0.164ns (49.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.592     1.475    u_I2C_Slave/CLK
    SLICE_X64Y90         FDRE                                         r  u_I2C_Slave/temp_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y90         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  u_I2C_Slave/temp_data_reg[0]/Q
                         net (fo=8, routed)           0.164     1.803    u_I2C_Slave/temp_data[0]
    SLICE_X62Y89         FDRE                                         r  u_I2C_Slave/slv_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.861     1.989    u_I2C_Slave/CLK
    SLICE_X62Y89         FDRE                                         r  u_I2C_Slave/slv_reg1_reg[0]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X62Y89         FDRE (Hold_fdre_C_D)         0.070     1.560    u_I2C_Slave/slv_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 u_I2C_Slave/temp_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_I2C_Slave/temp_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.164ns (52.468%)  route 0.149ns (47.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.592     1.475    u_I2C_Slave/CLK
    SLICE_X64Y90         FDRE                                         r  u_I2C_Slave/temp_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y90         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  u_I2C_Slave/temp_data_reg[6]/Q
                         net (fo=6, routed)           0.149     1.788    u_I2C_Slave/temp_data[6]
    SLICE_X64Y92         FDRE                                         r  u_I2C_Slave/temp_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.862     1.990    u_I2C_Slave/CLK
    SLICE_X64Y92         FDRE                                         r  u_I2C_Slave/temp_data_reg[7]/C
                         clock pessimism             -0.499     1.491    
    SLICE_X64Y92         FDRE (Hold_fdre_C_D)         0.052     1.543    u_I2C_Slave/temp_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 u_I2C_Slave/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_I2C_Slave/data_stage_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.705%)  route 0.167ns (47.295%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.591     1.474    u_I2C_Slave/CLK
    SLICE_X63Y89         FDRE                                         r  u_I2C_Slave/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y89         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  u_I2C_Slave/FSM_sequential_state_reg[0]/Q
                         net (fo=14, routed)          0.167     1.782    u_I2C_Slave/state[0]
    SLICE_X65Y90         LUT6 (Prop_lut6_I1_O)        0.045     1.827 r  u_I2C_Slave/data_stage[0]_i_1/O
                         net (fo=1, routed)           0.000     1.827    u_I2C_Slave/data_stage[0]_i_1_n_0
    SLICE_X65Y90         FDRE                                         r  u_I2C_Slave/data_stage_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.862     1.990    u_I2C_Slave/CLK
    SLICE_X65Y90         FDRE                                         r  u_I2C_Slave/data_stage_reg[0]/C
                         clock pessimism             -0.499     1.491    
    SLICE_X65Y90         FDRE (Hold_fdre_C_D)         0.091     1.582    u_I2C_Slave/data_stage_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 u_I2C_Slave/temp_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_I2C_Slave/slv_reg2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.164ns (51.862%)  route 0.152ns (48.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.592     1.475    u_I2C_Slave/CLK
    SLICE_X64Y91         FDRE                                         r  u_I2C_Slave/temp_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  u_I2C_Slave/temp_data_reg[4]/Q
                         net (fo=6, routed)           0.152     1.791    u_I2C_Slave/temp_data[4]
    SLICE_X62Y91         FDRE                                         r  u_I2C_Slave/slv_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.862     1.990    u_I2C_Slave/CLK
    SLICE_X62Y91         FDRE                                         r  u_I2C_Slave/slv_reg2_reg[4]/C
                         clock pessimism             -0.499     1.491    
    SLICE_X62Y91         FDRE (Hold_fdre_C_D)         0.055     1.546    u_I2C_Slave/slv_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.245    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y89   u_I2C_Slave/bit_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y89   u_I2C_Slave/bit_count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y89   u_I2C_Slave/bit_count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y90   u_I2C_Slave/data_stage_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y90   u_I2C_Slave/data_stage_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y90   u_I2C_Slave/slv_reg1_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y92   u_I2C_Slave/slv_reg1_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y90   u_I2C_Slave/slv_reg1_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y92   u_I2C_Slave/slv_reg1_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y89   u_btn_debounce/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y89   u_btn_debounce/counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y89   u_btn_debounce/counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y90   u_btn_debounce/counter_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y90   u_btn_debounce/counter_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y88   u_btn_debounce/counter_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y88   u_btn_debounce/counter_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y88   u_btn_debounce/counter_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y89   u_btn_debounce/counter_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y90   u_btn_debounce/r_1khz_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y92   u_I2C_Slave/slv_reg1_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y92   u_I2C_Slave/slv_reg1_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y92   u_I2C_Slave/slv_reg1_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y92   u_I2C_Slave/slv_reg1_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y92   u_I2C_Slave/slv_reg1_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y91   u_I2C_Slave/slv_reg2_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y91   u_I2C_Slave/slv_reg2_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y92   u_I2C_Slave/slv_reg2_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y91   u_I2C_Slave/slv_reg2_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y91   u_I2C_Slave/slv_reg2_reg[4]/C



