# Reading D:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do MyDE0_Nano_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle {D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MySPI.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:47:00 on Nov 19,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle" D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MySPI.sv 
# -- Compiling module spi_slave
# 
# Top level modules:
# 	spi_slave
# End time: 09:47:00 on Nov 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle {D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyARM_MultiCycle.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:47:00 on Nov 19,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle" D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyARM_MultiCycle.sv 
# -- Compiling module arm
# -- Compiling module controller
# -- Compiling module decode
# -- Compiling module mainfsm
# -- Compiling module condlogic
# -- Compiling module condcheck
# -- Compiling module datapath
# -- Compiling module mux3
# -- Compiling module regfile
# -- Compiling module extend
# -- Compiling module adder
# -- Compiling module flopenr
# -- Compiling module flopr
# -- Compiling module mux2
# -- Compiling module alu
# 
# Top level modules:
# 	arm
# 	adder
# End time: 09:47:00 on Nov 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle {D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:47:00 on Nov 19,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle" D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv 
# -- Compiling module MyDE0_Nano
# -- Compiling module mem
# 
# Top level modules:
# 	MyDE0_Nano
# End time: 09:47:00 on Nov 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle {D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyTestbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:47:00 on Nov 19,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle" D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyTestbench.sv 
# -- Compiling module MyTestbench
# 
# Top level modules:
# 	MyTestbench
# End time: 09:47:00 on Nov 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  MyTestbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" MyTestbench 
# Start time: 09:47:00 on Nov 19,2021
# Loading sv_std.std
# Loading work.MyTestbench
# Loading work.MyDE0_Nano
# Loading work.spi_slave
# Loading work.arm
# Loading work.controller
# Loading work.decode
# Loading work.mainfsm
# Loading work.condlogic
# Loading work.flopenr
# Loading work.condcheck
# Loading work.flopr
# Loading work.datapath
# Loading work.mux2
# Loading work.regfile
# Loading work.extend
# Loading work.mux3
# Loading work.alu
# Loading work.mem
# ** Warning: (vsim-3017) D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyTestbench.sv(16): [TFMPC] - Too few port connections. Expected 32, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /MyTestbench/dut File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv
# ** Warning: (vsim-3722) D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyTestbench.sv(16): [TFMPC] - Missing connection for port 'LED'.
# ** Warning: (vsim-3722) D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyTestbench.sv(16): [TFMPC] - Missing connection for port 'KEY'.
# ** Warning: (vsim-3722) D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyTestbench.sv(16): [TFMPC] - Missing connection for port 'SW'.
# ** Warning: (vsim-3722) D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyTestbench.sv(16): [TFMPC] - Missing connection for port 'DRAM_ADDR'.
# ** Warning: (vsim-3722) D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyTestbench.sv(16): [TFMPC] - Missing connection for port 'DRAM_BA'.
# ** Warning: (vsim-3722) D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyTestbench.sv(16): [TFMPC] - Missing connection for port 'DRAM_CAS_N'.
# ** Warning: (vsim-3722) D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyTestbench.sv(16): [TFMPC] - Missing connection for port 'DRAM_CKE'.
# ** Warning: (vsim-3722) D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyTestbench.sv(16): [TFMPC] - Missing connection for port 'DRAM_CLK'.
# ** Warning: (vsim-3722) D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyTestbench.sv(16): [TFMPC] - Missing connection for port 'DRAM_CS_N'.
# ** Warning: (vsim-3722) D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyTestbench.sv(16): [TFMPC] - Missing connection for port 'DRAM_DQ'.
# ** Warning: (vsim-3722) D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyTestbench.sv(16): [TFMPC] - Missing connection for port 'DRAM_DQM'.
# ** Warning: (vsim-3722) D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyTestbench.sv(16): [TFMPC] - Missing connection for port 'DRAM_RAS_N'.
# ** Warning: (vsim-3722) D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyTestbench.sv(16): [TFMPC] - Missing connection for port 'DRAM_WE_N'.
# ** Warning: (vsim-3722) D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyTestbench.sv(16): [TFMPC] - Missing connection for port 'EPCS_ASDO'.
# ** Warning: (vsim-3722) D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyTestbench.sv(16): [TFMPC] - Missing connection for port 'EPCS_DATA0'.
# ** Warning: (vsim-3722) D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyTestbench.sv(16): [TFMPC] - Missing connection for port 'EPCS_DCLK'.
# ** Warning: (vsim-3722) D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyTestbench.sv(16): [TFMPC] - Missing connection for port 'EPCS_NCSO'.
# ** Warning: (vsim-3722) D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyTestbench.sv(16): [TFMPC] - Missing connection for port 'G_SENSOR_CS_N'.
# ** Warning: (vsim-3722) D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyTestbench.sv(16): [TFMPC] - Missing connection for port 'G_SENSOR_INT'.
# ** Warning: (vsim-3722) D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyTestbench.sv(16): [TFMPC] - Missing connection for port 'I2C_SCLK'.
# ** Warning: (vsim-3722) D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyTestbench.sv(16): [TFMPC] - Missing connection for port 'I2C_SDAT'.
# ** Warning: (vsim-3722) D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyTestbench.sv(16): [TFMPC] - Missing connection for port 'ADC_CS_N'.
# ** Warning: (vsim-3722) D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyTestbench.sv(16): [TFMPC] - Missing connection for port 'ADC_SADDR'.
# ** Warning: (vsim-3722) D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyTestbench.sv(16): [TFMPC] - Missing connection for port 'ADC_SCLK'.
# ** Warning: (vsim-3722) D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyTestbench.sv(16): [TFMPC] - Missing connection for port 'ADC_SDAT'.
# ** Warning: (vsim-3722) D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyTestbench.sv(16): [TFMPC] - Missing connection for port 'GPIO_2_IN'.
# ** Warning: (vsim-3722) D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyTestbench.sv(16): [TFMPC] - Missing connection for port 'GPIO_0_PI_IN'.
# ** Warning: (vsim-3722) D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyTestbench.sv(16): [TFMPC] - Missing connection for port 'GPIO_1_IN'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Simulation succeeded
# ** Note: $stop    : D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyTestbench.sv(47)
#    Time: 755 ps  Iteration: 1  Instance: /MyTestbench
# Break in Module MyTestbench at D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyTestbench.sv line 47
# End time: 09:47:26 on Nov 19,2021, Elapsed time: 0:00:26
# Errors: 0, Warnings: 29
