
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 6.88

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.58 source latency state[0]$_SDFF_PN0_/CLK ^
  -0.54 target latency entropy_pool2[13]$_SDFFE_PN1P_/CLK ^
   0.00 CRPR
--------------
   0.04 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: health_counter[6]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.04    0.00    0.00    0.20 v rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 v input2/I (gf180mcu_fd_sc_mcu9t5v0__buf_12)
     4    0.27    0.09    0.12    0.32 v input2/Z (gf180mcu_fd_sc_mcu9t5v0__buf_12)
                                         net2 (net)
                  0.22    0.08    0.40 v _642_/B (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
     4    0.05    0.20    0.18    0.58 ^ _642_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
                                         _239_ (net)
                  0.20    0.00    0.58 ^ _661_/B (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.01    0.06    0.08    0.66 v _661_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _073_ (net)
                  0.06    0.00    0.67 v health_counter[6]$_SDFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.67   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.25    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.14    0.06    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    0.94    0.35    0.30    0.35 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.36    0.04    0.39 ^ clkbuf_4_5_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     9    0.16    0.09    0.19    0.58 ^ clkbuf_4_5_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_5_0_clk (net)
                  0.09    0.01    0.59 ^ health_counter[6]$_SDFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.00    0.59   clock reconvergence pessimism
                          0.09    0.68   library hold time
                                  0.68   data required time
-----------------------------------------------------------------------------
                                  0.68   data required time
                                 -0.67   data arrival time
-----------------------------------------------------------------------------
                                 -0.01   slack (VIOLATED)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: state[0]$_SDFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: random_data[5] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.25    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.14    0.06    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    0.94    0.35    0.30    0.35 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.36    0.04    0.39 ^ clkbuf_4_5_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     9    0.16    0.09    0.19    0.58 ^ clkbuf_4_5_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_5_0_clk (net)
                  0.09    0.01    0.58 ^ state[0]$_SDFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     6    0.08    0.30    0.49    1.08 ^ state[0]$_SDFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         state[0] (net)
                  0.30    0.00    1.08 ^ _440_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     3    0.05    0.23    0.19    1.27 v _440_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _141_ (net)
                  0.23    0.00    1.27 v _441_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     4    0.08    0.19    0.28    1.56 v _441_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _142_ (net)
                  0.19    0.00    1.56 v _442_/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    10    0.15    0.17    0.24    1.80 v _442_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         _143_ (net)
                  0.17    0.01    1.81 v _443_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
    10    0.09    0.20    0.25    2.06 v _443_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         _144_ (net)
                  0.20    0.00    2.06 v _448_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.00    0.05    0.18    2.24 v _448_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         net32 (net)
                  0.05    0.00    2.24 v output32/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.15    0.69    2.92 v output32/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         random_data[5] (net)
                  0.15    0.00    2.92 v random_data[5] (out)
                                  2.92   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (propagated)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -2.92   data arrival time
-----------------------------------------------------------------------------
                                  6.88   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: state[0]$_SDFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: random_data[5] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.25    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.14    0.06    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    0.94    0.35    0.30    0.35 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.36    0.04    0.39 ^ clkbuf_4_5_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     9    0.16    0.09    0.19    0.58 ^ clkbuf_4_5_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_5_0_clk (net)
                  0.09    0.01    0.58 ^ state[0]$_SDFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     6    0.08    0.30    0.49    1.08 ^ state[0]$_SDFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         state[0] (net)
                  0.30    0.00    1.08 ^ _440_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     3    0.05    0.23    0.19    1.27 v _440_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _141_ (net)
                  0.23    0.00    1.27 v _441_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     4    0.08    0.19    0.28    1.56 v _441_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _142_ (net)
                  0.19    0.00    1.56 v _442_/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    10    0.15    0.17    0.24    1.80 v _442_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         _143_ (net)
                  0.17    0.01    1.81 v _443_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
    10    0.09    0.20    0.25    2.06 v _443_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         _144_ (net)
                  0.20    0.00    2.06 v _448_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.00    0.05    0.18    2.24 v _448_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         net32 (net)
                  0.05    0.00    2.24 v output32/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.15    0.69    2.92 v output32/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         random_data[5] (net)
                  0.15    0.00    2.92 v random_data[5] (out)
                                  2.92   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (propagated)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -2.92   data arrival time
-----------------------------------------------------------------------------
                                  6.88   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
1.7583061456680298

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6280

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.27779459953308105

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
0.2919999957084656

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9514

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 2

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: lfsr_reg[29]$_SDFFE_PN1P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: mixed_output[29]$_SDFFE_PN0N_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.35    0.35 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.19    0.55 ^ clkbuf_4_2_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.55 ^ lfsr_reg[29]$_SDFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.45    1.00 v lfsr_reg[29]$_SDFFE_PN1P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.41    1.40 ^ _766_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
   0.60    2.00 v _843_/Z (gf180mcu_fd_sc_mcu9t5v0__xor3_2)
   0.22    2.22 v _844_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.14    2.36 v _845_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.00    2.36 v mixed_output[29]$_SDFFE_PN0N_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           2.36   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clk (in)
   0.35   10.35 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.19   10.55 ^ clkbuf_4_15_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00   10.55 ^ mixed_output[29]$_SDFFE_PN0N_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.00   10.55   clock reconvergence pessimism
  -0.08   10.47   library setup time
          10.47   data required time
---------------------------------------------------------
          10.47   data required time
          -2.36   data arrival time
---------------------------------------------------------
           8.11   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: state[1]$_SDFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: state[0]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.35    0.35 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.22    0.58 ^ clkbuf_4_5_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.01    0.58 ^ state[1]$_SDFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
   0.47    1.06 ^ state[1]$_SDFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
   0.05    1.11 v _882_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
   0.00    1.11 v state[0]$_SDFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           1.11   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.35    0.35 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.22    0.58 ^ clkbuf_4_5_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.01    0.58 ^ state[0]$_SDFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.00    0.58   clock reconvergence pessimism
   0.09    0.67   library hold time
           0.67   data required time
---------------------------------------------------------
           0.67   data required time
          -1.11   data arrival time
---------------------------------------------------------
           0.44   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.5847

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.5866

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
2.9235

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
6.8765

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
235.214640

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.22e-02   3.04e-04   8.31e-08   1.25e-02  28.4%
Combinational          2.92e-03   1.40e-03   1.21e-07   4.32e-03   9.8%
Clock                  1.95e-02   7.66e-03   2.80e-06   2.71e-02  61.8%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.46e-02   9.37e-03   3.01e-06   4.39e-02 100.0%
                          78.7%      21.3%       0.0%
