// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module inversekinematics_pow_generic_double_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        ap_ce,
        base_r,
        ap_return
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   ap_ce;
input  [63:0] base_r;
output  [63:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_state14_pp0_stage0_iter13;
wire    ap_block_state15_pp0_stage0_iter14;
wire    ap_block_state16_pp0_stage0_iter15;
wire    ap_block_state17_pp0_stage0_iter16;
wire    ap_block_state18_pp0_stage0_iter17;
wire    ap_block_state19_pp0_stage0_iter18;
wire    ap_block_state20_pp0_stage0_iter19;
wire    ap_block_state21_pp0_stage0_iter20;
wire    ap_block_state22_pp0_stage0_iter21;
wire    ap_block_state23_pp0_stage0_iter22;
wire    ap_block_state24_pp0_stage0_iter23;
wire    ap_block_pp0_stage0_11001;
wire   [5:0] pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_address0;
reg    pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_ce0;
wire   [5:0] pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_q0;
wire   [5:0] pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V_address0;
reg    pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V_ce0;
wire   [108:0] pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V_q0;
wire   [3:0] pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_address0;
reg    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_ce0;
wire   [104:0] pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_q0;
wire   [5:0] pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_address0;
reg    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_ce0;
wire   [101:0] pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_q0;
wire   [5:0] pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_address0;
reg    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_ce0;
wire   [96:0] pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_q0;
wire   [5:0] pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V_address0;
reg    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V_ce0;
wire   [91:0] pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V_q0;
wire   [5:0] pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V_address0;
reg    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V_ce0;
wire   [86:0] pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V_q0;
wire   [5:0] pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V_address0;
reg    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V_ce0;
wire   [81:0] pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V_q0;
wire   [5:0] pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V_address0;
reg    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V_ce0;
wire   [76:0] pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V_q0;
wire   [7:0] pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_address0;
reg    pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_ce0;
wire   [57:0] pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_q0;
wire   [7:0] pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_address0;
reg    pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_ce0;
wire   [25:0] pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_q0;
wire   [7:0] pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_address1;
reg    pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_ce1;
wire   [25:0] pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_q1;
wire   [7:0] pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_address0;
reg    pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_ce0;
wire   [41:0] pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_q0;
wire   [51:0] tmp_24_fu_586_p1;
reg   [51:0] tmp_24_reg_2256;
wire   [0:0] icmp_ln824_fu_606_p2;
reg   [0:0] icmp_ln824_reg_2262;
reg   [0:0] icmp_ln824_reg_2262_pp0_iter1_reg;
reg   [0:0] icmp_ln824_reg_2262_pp0_iter2_reg;
reg   [0:0] icmp_ln824_reg_2262_pp0_iter3_reg;
reg   [0:0] icmp_ln824_reg_2262_pp0_iter4_reg;
reg   [0:0] icmp_ln824_reg_2262_pp0_iter5_reg;
reg   [0:0] icmp_ln824_reg_2262_pp0_iter6_reg;
reg   [0:0] icmp_ln824_reg_2262_pp0_iter7_reg;
reg   [0:0] icmp_ln824_reg_2262_pp0_iter8_reg;
reg   [0:0] icmp_ln824_reg_2262_pp0_iter9_reg;
reg   [0:0] icmp_ln824_reg_2262_pp0_iter10_reg;
reg   [0:0] icmp_ln824_reg_2262_pp0_iter11_reg;
reg   [0:0] icmp_ln824_reg_2262_pp0_iter12_reg;
reg   [0:0] icmp_ln824_reg_2262_pp0_iter13_reg;
reg   [0:0] icmp_ln824_reg_2262_pp0_iter14_reg;
reg   [0:0] icmp_ln824_reg_2262_pp0_iter15_reg;
reg   [0:0] icmp_ln824_reg_2262_pp0_iter16_reg;
reg   [0:0] icmp_ln824_reg_2262_pp0_iter17_reg;
reg   [0:0] icmp_ln824_reg_2262_pp0_iter18_reg;
reg   [0:0] icmp_ln824_reg_2262_pp0_iter19_reg;
reg   [0:0] icmp_ln824_reg_2262_pp0_iter20_reg;
reg   [0:0] icmp_ln824_reg_2262_pp0_iter21_reg;
reg   [0:0] icmp_ln824_reg_2262_pp0_iter22_reg;
wire   [0:0] x_is_1_fu_612_p2;
reg   [0:0] x_is_1_reg_2267;
reg   [0:0] x_is_1_reg_2267_pp0_iter1_reg;
reg   [0:0] x_is_1_reg_2267_pp0_iter2_reg;
reg   [0:0] x_is_1_reg_2267_pp0_iter3_reg;
reg   [0:0] x_is_1_reg_2267_pp0_iter4_reg;
reg   [0:0] x_is_1_reg_2267_pp0_iter5_reg;
reg   [0:0] x_is_1_reg_2267_pp0_iter6_reg;
reg   [0:0] x_is_1_reg_2267_pp0_iter7_reg;
reg   [0:0] x_is_1_reg_2267_pp0_iter8_reg;
reg   [0:0] x_is_1_reg_2267_pp0_iter9_reg;
reg   [0:0] x_is_1_reg_2267_pp0_iter10_reg;
reg   [0:0] x_is_1_reg_2267_pp0_iter11_reg;
reg   [0:0] x_is_1_reg_2267_pp0_iter12_reg;
reg   [0:0] x_is_1_reg_2267_pp0_iter13_reg;
reg   [0:0] x_is_1_reg_2267_pp0_iter14_reg;
reg   [0:0] x_is_1_reg_2267_pp0_iter15_reg;
reg   [0:0] x_is_1_reg_2267_pp0_iter16_reg;
reg   [0:0] x_is_1_reg_2267_pp0_iter17_reg;
reg   [0:0] x_is_1_reg_2267_pp0_iter18_reg;
reg   [0:0] x_is_1_reg_2267_pp0_iter19_reg;
reg   [0:0] x_is_1_reg_2267_pp0_iter20_reg;
reg   [0:0] x_is_1_reg_2267_pp0_iter21_reg;
reg   [0:0] x_is_1_reg_2267_pp0_iter22_reg;
wire   [0:0] x_is_p1_fu_624_p2;
reg   [0:0] x_is_p1_reg_2274;
reg   [0:0] x_is_p1_reg_2274_pp0_iter1_reg;
reg   [0:0] x_is_p1_reg_2274_pp0_iter2_reg;
reg   [0:0] x_is_p1_reg_2274_pp0_iter3_reg;
reg   [0:0] x_is_p1_reg_2274_pp0_iter4_reg;
reg   [0:0] x_is_p1_reg_2274_pp0_iter5_reg;
reg   [0:0] x_is_p1_reg_2274_pp0_iter6_reg;
reg   [0:0] x_is_p1_reg_2274_pp0_iter7_reg;
reg   [0:0] x_is_p1_reg_2274_pp0_iter8_reg;
reg   [0:0] x_is_p1_reg_2274_pp0_iter9_reg;
reg   [0:0] x_is_p1_reg_2274_pp0_iter10_reg;
reg   [0:0] x_is_p1_reg_2274_pp0_iter11_reg;
reg   [0:0] x_is_p1_reg_2274_pp0_iter12_reg;
reg   [0:0] x_is_p1_reg_2274_pp0_iter13_reg;
reg   [0:0] x_is_p1_reg_2274_pp0_iter14_reg;
reg   [0:0] x_is_p1_reg_2274_pp0_iter15_reg;
reg   [0:0] x_is_p1_reg_2274_pp0_iter16_reg;
reg   [0:0] x_is_p1_reg_2274_pp0_iter17_reg;
reg   [0:0] x_is_p1_reg_2274_pp0_iter18_reg;
reg   [0:0] x_is_p1_reg_2274_pp0_iter19_reg;
reg   [0:0] x_is_p1_reg_2274_pp0_iter20_reg;
reg   [0:0] x_is_p1_reg_2274_pp0_iter21_reg;
reg   [0:0] x_is_p1_reg_2274_pp0_iter22_reg;
wire   [0:0] icmp_ln824_1_fu_630_p2;
reg   [0:0] icmp_ln824_1_reg_2280;
reg   [0:0] icmp_ln824_1_reg_2280_pp0_iter1_reg;
reg   [0:0] icmp_ln824_1_reg_2280_pp0_iter2_reg;
reg   [0:0] icmp_ln824_1_reg_2280_pp0_iter3_reg;
reg   [0:0] icmp_ln824_1_reg_2280_pp0_iter4_reg;
reg   [0:0] icmp_ln824_1_reg_2280_pp0_iter5_reg;
reg   [0:0] icmp_ln824_1_reg_2280_pp0_iter6_reg;
reg   [0:0] icmp_ln824_1_reg_2280_pp0_iter7_reg;
reg   [0:0] icmp_ln824_1_reg_2280_pp0_iter8_reg;
reg   [0:0] icmp_ln824_1_reg_2280_pp0_iter9_reg;
reg   [0:0] icmp_ln824_1_reg_2280_pp0_iter10_reg;
reg   [0:0] icmp_ln824_1_reg_2280_pp0_iter11_reg;
reg   [0:0] icmp_ln824_1_reg_2280_pp0_iter12_reg;
reg   [0:0] icmp_ln824_1_reg_2280_pp0_iter13_reg;
reg   [0:0] icmp_ln824_1_reg_2280_pp0_iter14_reg;
reg   [0:0] icmp_ln824_1_reg_2280_pp0_iter15_reg;
reg   [0:0] icmp_ln824_1_reg_2280_pp0_iter16_reg;
reg   [0:0] icmp_ln824_1_reg_2280_pp0_iter17_reg;
reg   [0:0] icmp_ln824_1_reg_2280_pp0_iter18_reg;
reg   [0:0] icmp_ln824_1_reg_2280_pp0_iter19_reg;
reg   [0:0] icmp_ln824_1_reg_2280_pp0_iter20_reg;
reg   [0:0] icmp_ln824_1_reg_2280_pp0_iter21_reg;
reg   [0:0] icmp_ln824_1_reg_2280_pp0_iter22_reg;
wire   [0:0] p_Result_s_fu_636_p3;
reg   [0:0] p_Result_s_reg_2286;
wire   [11:0] b_exp_2_fu_660_p3;
reg   [11:0] b_exp_2_reg_2291;
reg   [11:0] b_exp_2_reg_2291_pp0_iter1_reg;
reg   [11:0] b_exp_2_reg_2291_pp0_iter2_reg;
reg   [11:0] b_exp_2_reg_2291_pp0_iter3_reg;
reg   [11:0] b_exp_2_reg_2291_pp0_iter4_reg;
reg   [11:0] b_exp_2_reg_2291_pp0_iter5_reg;
reg   [11:0] b_exp_2_reg_2291_pp0_iter6_reg;
reg   [11:0] b_exp_2_reg_2291_pp0_iter7_reg;
reg   [11:0] b_exp_2_reg_2291_pp0_iter8_reg;
reg   [11:0] b_exp_2_reg_2291_pp0_iter9_reg;
reg   [11:0] b_exp_2_reg_2291_pp0_iter10_reg;
reg   [11:0] b_exp_2_reg_2291_pp0_iter11_reg;
reg  signed [11:0] b_exp_2_reg_2291_pp0_iter12_reg;
wire   [63:0] zext_ln488_fu_668_p1;
reg   [63:0] zext_ln488_reg_2296;
reg   [63:0] zext_ln488_reg_2296_pp0_iter1_reg;
reg   [63:0] zext_ln488_reg_2296_pp0_iter2_reg;
reg   [63:0] zext_ln488_reg_2296_pp0_iter3_reg;
reg   [63:0] zext_ln488_reg_2296_pp0_iter4_reg;
reg   [63:0] zext_ln488_reg_2296_pp0_iter5_reg;
reg   [63:0] zext_ln488_reg_2296_pp0_iter6_reg;
reg   [63:0] zext_ln488_reg_2296_pp0_iter7_reg;
reg   [63:0] zext_ln488_reg_2296_pp0_iter8_reg;
reg   [63:0] zext_ln488_reg_2296_pp0_iter9_reg;
reg   [63:0] zext_ln488_reg_2296_pp0_iter10_reg;
reg   [63:0] zext_ln488_reg_2296_pp0_iter11_reg;
wire   [0:0] and_ln407_1_fu_697_p2;
reg   [0:0] and_ln407_1_reg_2306;
reg   [0:0] and_ln407_1_reg_2306_pp0_iter1_reg;
reg   [0:0] and_ln407_1_reg_2306_pp0_iter2_reg;
reg   [0:0] and_ln407_1_reg_2306_pp0_iter3_reg;
reg   [0:0] and_ln407_1_reg_2306_pp0_iter4_reg;
reg   [0:0] and_ln407_1_reg_2306_pp0_iter5_reg;
reg   [0:0] and_ln407_1_reg_2306_pp0_iter6_reg;
reg   [0:0] and_ln407_1_reg_2306_pp0_iter7_reg;
reg   [0:0] and_ln407_1_reg_2306_pp0_iter8_reg;
reg   [0:0] and_ln407_1_reg_2306_pp0_iter9_reg;
reg   [0:0] and_ln407_1_reg_2306_pp0_iter10_reg;
reg   [0:0] and_ln407_1_reg_2306_pp0_iter11_reg;
reg   [0:0] and_ln407_1_reg_2306_pp0_iter12_reg;
reg   [0:0] and_ln407_1_reg_2306_pp0_iter13_reg;
reg   [0:0] and_ln407_1_reg_2306_pp0_iter14_reg;
reg   [0:0] and_ln407_1_reg_2306_pp0_iter15_reg;
reg   [0:0] and_ln407_1_reg_2306_pp0_iter16_reg;
reg   [0:0] and_ln407_1_reg_2306_pp0_iter17_reg;
reg   [0:0] and_ln407_1_reg_2306_pp0_iter18_reg;
reg   [0:0] and_ln407_1_reg_2306_pp0_iter19_reg;
reg   [0:0] and_ln407_1_reg_2306_pp0_iter20_reg;
reg   [0:0] and_ln407_1_reg_2306_pp0_iter21_reg;
reg   [0:0] and_ln407_1_reg_2306_pp0_iter22_reg;
wire   [0:0] sel_tmp13_fu_715_p2;
reg   [0:0] sel_tmp13_reg_2312;
reg   [0:0] sel_tmp13_reg_2312_pp0_iter1_reg;
reg   [0:0] sel_tmp13_reg_2312_pp0_iter2_reg;
reg   [0:0] sel_tmp13_reg_2312_pp0_iter3_reg;
reg   [0:0] sel_tmp13_reg_2312_pp0_iter4_reg;
reg   [0:0] sel_tmp13_reg_2312_pp0_iter5_reg;
reg   [0:0] sel_tmp13_reg_2312_pp0_iter6_reg;
reg   [0:0] sel_tmp13_reg_2312_pp0_iter7_reg;
reg   [0:0] sel_tmp13_reg_2312_pp0_iter8_reg;
reg   [0:0] sel_tmp13_reg_2312_pp0_iter9_reg;
reg   [0:0] sel_tmp13_reg_2312_pp0_iter10_reg;
reg   [0:0] sel_tmp13_reg_2312_pp0_iter11_reg;
reg   [0:0] sel_tmp13_reg_2312_pp0_iter12_reg;
reg   [0:0] sel_tmp13_reg_2312_pp0_iter13_reg;
reg   [0:0] sel_tmp13_reg_2312_pp0_iter14_reg;
reg   [0:0] sel_tmp13_reg_2312_pp0_iter15_reg;
reg   [0:0] sel_tmp13_reg_2312_pp0_iter16_reg;
reg   [0:0] sel_tmp13_reg_2312_pp0_iter17_reg;
reg   [0:0] sel_tmp13_reg_2312_pp0_iter18_reg;
reg   [0:0] sel_tmp13_reg_2312_pp0_iter19_reg;
reg   [0:0] sel_tmp13_reg_2312_pp0_iter20_reg;
reg   [0:0] sel_tmp13_reg_2312_pp0_iter21_reg;
reg   [0:0] sel_tmp13_reg_2312_pp0_iter22_reg;
wire   [53:0] mul_ln682_fu_752_p2;
reg   [53:0] mul_ln682_reg_2318;
reg   [3:0] a_reg_2325;
reg   [3:0] a_reg_2325_pp0_iter2_reg;
reg   [3:0] a_reg_2325_pp0_iter3_reg;
reg   [3:0] a_reg_2325_pp0_iter4_reg;
reg   [3:0] a_reg_2325_pp0_iter5_reg;
reg   [3:0] a_reg_2325_pp0_iter6_reg;
reg   [3:0] a_reg_2325_pp0_iter7_reg;
reg   [3:0] a_reg_2325_pp0_iter8_reg;
reg   [3:0] a_reg_2325_pp0_iter9_reg;
reg   [3:0] a_reg_2325_pp0_iter10_reg;
reg   [3:0] a_reg_2325_pp0_iter11_reg;
wire   [49:0] trunc_ln657_fu_768_p1;
reg   [49:0] trunc_ln657_reg_2331;
reg   [0:0] tmp_9_reg_2336;
reg   [72:0] z2_V_reg_2341;
reg   [5:0] a_1_reg_2347;
reg   [5:0] a_1_reg_2347_pp0_iter3_reg;
reg   [5:0] a_1_reg_2347_pp0_iter4_reg;
reg   [5:0] a_1_reg_2347_pp0_iter5_reg;
reg   [5:0] a_1_reg_2347_pp0_iter6_reg;
reg   [5:0] a_1_reg_2347_pp0_iter7_reg;
reg   [5:0] a_1_reg_2347_pp0_iter8_reg;
reg   [5:0] a_1_reg_2347_pp0_iter9_reg;
reg   [5:0] a_1_reg_2347_pp0_iter10_reg;
reg   [5:0] a_1_reg_2347_pp0_iter11_reg;
reg   [66:0] tmp_8_reg_2353;
wire   [81:0] ret_V_4_fu_942_p2;
reg   [81:0] ret_V_4_reg_2358;
reg   [81:0] ret_V_4_reg_2358_pp0_iter4_reg;
reg   [5:0] a_2_reg_2364;
reg   [5:0] a_2_reg_2364_pp0_iter4_reg;
reg   [5:0] a_2_reg_2364_pp0_iter5_reg;
reg   [5:0] a_2_reg_2364_pp0_iter6_reg;
reg   [5:0] a_2_reg_2364_pp0_iter7_reg;
reg   [5:0] a_2_reg_2364_pp0_iter8_reg;
reg   [5:0] a_2_reg_2364_pp0_iter9_reg;
reg   [5:0] a_2_reg_2364_pp0_iter10_reg;
reg   [5:0] a_2_reg_2364_pp0_iter11_reg;
wire   [75:0] trunc_ln657_3_fu_958_p1;
reg   [75:0] trunc_ln657_3_reg_2370;
reg   [75:0] trunc_ln657_3_reg_2370_pp0_iter4_reg;
wire   [88:0] r_V_24_fu_976_p2;
reg   [88:0] r_V_24_reg_2375;
reg   [91:0] z4_V_reg_2380;
reg   [91:0] z4_V_reg_2380_pp0_iter6_reg;
reg   [85:0] tmp_s_reg_2386;
reg   [85:0] tmp_s_reg_2386_pp0_iter6_reg;
reg   [5:0] tmp_1_reg_2391;
reg   [5:0] tmp_1_reg_2391_pp0_iter6_reg;
reg   [5:0] tmp_1_reg_2391_pp0_iter7_reg;
reg   [5:0] tmp_1_reg_2391_pp0_iter8_reg;
reg   [5:0] tmp_1_reg_2391_pp0_iter9_reg;
reg   [5:0] tmp_1_reg_2391_pp0_iter10_reg;
reg   [5:0] tmp_1_reg_2391_pp0_iter11_reg;
wire   [97:0] r_V_25_fu_1065_p2;
reg   [97:0] r_V_25_reg_2397;
reg   [86:0] tmp_3_reg_2402;
reg   [86:0] tmp_3_reg_2402_pp0_iter8_reg;
reg   [80:0] tmp_4_reg_2408;
reg   [80:0] tmp_4_reg_2408_pp0_iter8_reg;
reg   [5:0] tmp_5_reg_2413;
reg   [5:0] tmp_5_reg_2413_pp0_iter8_reg;
reg   [5:0] tmp_5_reg_2413_pp0_iter9_reg;
reg   [5:0] tmp_5_reg_2413_pp0_iter10_reg;
reg   [5:0] tmp_5_reg_2413_pp0_iter11_reg;
wire   [92:0] r_V_26_fu_1156_p2;
reg   [92:0] r_V_26_reg_2419;
reg   [81:0] tmp_6_reg_2424;
reg   [81:0] tmp_6_reg_2424_pp0_iter10_reg;
reg   [75:0] tmp_10_reg_2430;
reg   [75:0] tmp_10_reg_2430_pp0_iter10_reg;
reg   [5:0] tmp_11_reg_2435;
reg   [5:0] tmp_11_reg_2435_pp0_iter10_reg;
reg   [5:0] tmp_11_reg_2435_pp0_iter11_reg;
wire   [87:0] r_V_27_fu_1243_p2;
reg   [87:0] r_V_27_reg_2441;
reg   [76:0] tmp_12_reg_2446;
reg   [76:0] tmp_12_reg_2446_pp0_iter12_reg;
reg   [70:0] tmp_13_reg_2452;
reg   [70:0] tmp_13_reg_2452_pp0_iter12_reg;
reg   [5:0] tmp_14_reg_2457;
wire   [82:0] r_V_28_fu_1354_p2;
reg   [82:0] r_V_28_reg_2498;
wire   [89:0] Elog2_V_fu_1367_p2;
reg   [89:0] Elog2_V_reg_2508;
wire   [108:0] log_sum_V_1_fu_1494_p2;
reg   [108:0] log_sum_V_1_reg_2513;
reg   [72:0] trunc_ln1_reg_2518;
wire   [119:0] ret_V_16_fu_1591_p2;
reg   [119:0] ret_V_16_reg_2523;
reg   [119:0] ret_V_16_reg_2523_pp0_iter15_reg;
reg   [119:0] ret_V_16_reg_2523_pp0_iter16_reg;
reg   [119:0] ret_V_16_reg_2523_pp0_iter17_reg;
reg   [119:0] ret_V_16_reg_2523_pp0_iter18_reg;
reg   [119:0] ret_V_16_reg_2523_pp0_iter19_reg;
reg   [119:0] ret_V_16_reg_2523_pp0_iter20_reg;
reg   [119:0] ret_V_16_reg_2523_pp0_iter21_reg;
reg   [119:0] ret_V_16_reg_2523_pp0_iter22_reg;
reg   [0:0] p_Result_14_reg_2528;
reg   [0:0] p_Result_14_reg_2528_pp0_iter15_reg;
reg   [58:0] trunc_ln2_reg_2538;
reg   [58:0] trunc_ln2_reg_2538_pp0_iter15_reg;
reg   [58:0] trunc_ln2_reg_2538_pp0_iter16_reg;
reg   [58:0] trunc_ln2_reg_2538_pp0_iter17_reg;
reg   [58:0] trunc_ln2_reg_2538_pp0_iter18_reg;
wire  signed [12:0] ret_V_32_fu_1679_p3;
reg  signed [12:0] ret_V_32_reg_2548;
reg  signed [12:0] ret_V_32_reg_2548_pp0_iter18_reg;
reg  signed [12:0] ret_V_32_reg_2548_pp0_iter19_reg;
reg  signed [12:0] ret_V_32_reg_2548_pp0_iter20_reg;
reg  signed [12:0] ret_V_32_reg_2548_pp0_iter21_reg;
reg  signed [12:0] ret_V_32_reg_2548_pp0_iter22_reg;
reg   [58:0] trunc_ln657_1_reg_2555;
reg   [7:0] m_diff_hi_V_reg_2560;
reg   [7:0] m_diff_hi_V_reg_2560_pp0_iter20_reg;
reg   [7:0] Z2_V_reg_2565;
reg   [7:0] Z2_V_reg_2565_pp0_iter20_reg;
reg   [7:0] Z2_V_reg_2565_pp0_iter21_reg;
wire   [7:0] Z3_V_fu_1730_p4;
reg   [7:0] Z3_V_reg_2572;
wire   [34:0] Z4_fu_1740_p1;
reg   [34:0] Z4_reg_2577;
wire   [35:0] ret_V_33_fu_1781_p2;
reg   [35:0] ret_V_33_reg_2592;
wire   [42:0] ret_V_34_fu_1787_p4;
reg   [42:0] ret_V_34_reg_2597;
reg   [19:0] trunc_ln657_s_reg_2602;
wire   [43:0] exp_Z2P_m_1_V_fu_1843_p2;
reg   [43:0] exp_Z2P_m_1_V_reg_2617;
wire   [39:0] tmp_17_fu_1849_p4;
reg   [39:0] tmp_17_reg_2622;
reg   [35:0] trunc_ln657_2_reg_2627;
reg   [57:0] exp_Z1_V_reg_2632;
wire   [99:0] r_V_fu_1952_p2;
reg   [99:0] r_V_reg_2637;
reg    ap_block_pp0_stage0_subdone;
wire   [63:0] zext_ln488_1_fu_1324_p1;
wire   [63:0] zext_ln488_6_fu_1328_p1;
wire   [63:0] zext_ln488_7_fu_1332_p1;
wire   [63:0] zext_ln488_8_fu_1336_p1;
wire   [63:0] zext_ln488_9_fu_1340_p1;
wire   [63:0] zext_ln488_10_fu_1344_p1;
wire   [63:0] zext_ln488_11_fu_1360_p1;
wire   [63:0] zext_ln488_3_fu_1754_p1;
wire   [63:0] zext_ln488_4_fu_1759_p1;
wire   [63:0] zext_ln488_5_fu_1820_p1;
wire   [63:0] zext_ln488_2_fu_1824_p1;
wire   [63:0] data_V_fu_564_p1;
wire   [10:0] tmp_23_fu_576_p4;
wire   [11:0] zext_ln510_fu_590_p1;
wire   [11:0] b_exp_fu_594_p2;
wire   [0:0] icmp_ln369_fu_600_p2;
wire   [0:0] p_Result_12_fu_568_p3;
wire   [0:0] xor_ln964_fu_618_p2;
wire   [11:0] b_exp_1_fu_654_p2;
wire   [5:0] index0_fu_644_p4;
wire   [0:0] icmp_ln407_1_fu_685_p2;
wire   [0:0] xor_ln369_fu_673_p2;
wire   [0:0] and_ln407_fu_691_p2;
wire   [0:0] icmp_ln407_fu_679_p2;
wire   [0:0] icmp_ln407_2_fu_703_p2;
wire   [0:0] or_ln407_3_fu_709_p2;
wire   [52:0] r_V_21_fu_730_p3;
wire   [53:0] zext_ln1287_1_fu_737_p1;
wire   [53:0] p_Result_13_fu_721_p4;
wire  signed [53:0] mul_ln682_fu_752_p0;
wire   [5:0] mul_ln682_fu_752_p1;
wire   [74:0] sf_fu_787_p4;
wire   [75:0] tmp_7_fu_796_p4;
wire   [75:0] zext_ln1287_fu_805_p1;
wire   [74:0] lhs_fu_816_p3;
wire   [75:0] zext_ln1146_fu_823_p1;
wire   [75:0] select_ln1287_fu_809_p3;
wire   [70:0] z1_V_fu_780_p3;
wire   [70:0] r_V_22_fu_840_p0;
wire   [3:0] r_V_22_fu_840_p1;
wire   [74:0] r_V_22_fu_840_p2;
wire   [75:0] ret_V_24_fu_827_p2;
wire   [75:0] zext_ln1147_fu_846_p1;
wire   [75:0] ret_V_2_fu_850_p2;
wire   [75:0] zext_ln662_fu_886_p1;
wire   [80:0] lhs_2_fu_897_p3;
wire   [80:0] eZ_fu_889_p3;
wire   [81:0] zext_ln1146_1_fu_904_p1;
wire   [81:0] zext_ln657_fu_908_p1;
wire   [72:0] r_V_23_fu_924_p0;
wire   [5:0] r_V_23_fu_924_p1;
wire   [78:0] r_V_23_fu_924_p2;
wire   [79:0] rhs_3_fu_930_p3;
wire   [81:0] ret_V_25_fu_912_p2;
wire   [81:0] zext_ln1147_1_fu_938_p1;
wire   [82:0] z3_V_fu_962_p3;
wire   [82:0] r_V_24_fu_976_p0;
wire   [5:0] r_V_24_fu_976_p1;
wire   [100:0] lhs_4_fu_991_p3;
wire   [95:0] eZ_1_fu_982_p4;
wire   [101:0] zext_ln1146_2_fu_998_p1;
wire   [101:0] zext_ln657_1_fu_1002_p1;
wire   [94:0] rhs_6_fu_1012_p3;
wire   [101:0] ret_V_26_fu_1006_p2;
wire   [101:0] zext_ln1147_2_fu_1019_p1;
wire   [101:0] ret_V_6_fu_1023_p2;
wire   [91:0] r_V_25_fu_1065_p0;
wire   [5:0] r_V_25_fu_1065_p1;
wire   [101:0] zext_ln662_1_fu_1071_p1;
wire   [119:0] lhs_6_fu_1082_p3;
wire   [109:0] eZ_2_fu_1074_p3;
wire   [120:0] zext_ln1146_3_fu_1089_p1;
wire   [120:0] zext_ln657_2_fu_1093_p1;
wire   [108:0] rhs_9_fu_1103_p3;
wire   [120:0] ret_V_27_fu_1097_p2;
wire   [120:0] zext_ln1147_3_fu_1110_p1;
wire   [120:0] ret_V_8_fu_1114_p2;
wire   [86:0] r_V_26_fu_1156_p0;
wire   [5:0] r_V_26_fu_1156_p1;
wire   [124:0] lhs_8_fu_1169_p3;
wire   [109:0] eZ_3_fu_1162_p3;
wire   [125:0] zext_ln1146_4_fu_1176_p1;
wire   [125:0] zext_ln657_3_fu_1180_p1;
wire   [108:0] rhs_12_fu_1190_p3;
wire   [125:0] ret_V_28_fu_1184_p2;
wire   [125:0] zext_ln1147_4_fu_1197_p1;
wire   [125:0] ret_V_10_fu_1201_p2;
wire   [81:0] r_V_27_fu_1243_p0;
wire   [5:0] r_V_27_fu_1243_p1;
wire   [129:0] lhs_10_fu_1256_p3;
wire   [109:0] eZ_4_fu_1249_p3;
wire   [130:0] zext_ln1146_5_fu_1263_p1;
wire   [130:0] zext_ln657_4_fu_1267_p1;
wire   [108:0] rhs_15_fu_1277_p3;
wire   [130:0] ret_V_29_fu_1271_p2;
wire   [130:0] zext_ln1147_5_fu_1284_p1;
wire   [130:0] ret_V_12_fu_1288_p2;
wire   [76:0] r_V_28_fu_1354_p0;
wire   [5:0] r_V_28_fu_1354_p1;
wire   [79:0] Elog2_V_fu_1367_p1;
wire   [134:0] lhs_12_fu_1404_p3;
wire   [109:0] eZ_5_fu_1397_p3;
wire   [135:0] zext_ln1146_6_fu_1411_p1;
wire   [135:0] zext_ln657_5_fu_1415_p1;
wire   [108:0] rhs_18_fu_1425_p3;
wire   [135:0] ret_V_30_fu_1419_p2;
wire   [135:0] zext_ln1147_6_fu_1432_p1;
wire   [108:0] zext_ln223_fu_1373_p1;
wire   [102:0] zext_ln223_1_fu_1377_p1;
wire   [102:0] zext_ln223_2_fu_1381_p1;
wire   [102:0] add_ln657_1_fu_1452_p2;
wire   [108:0] zext_ln657_6_fu_1458_p1;
wire   [108:0] add_ln657_fu_1446_p2;
wire   [92:0] zext_ln223_3_fu_1385_p1;
wire   [92:0] zext_ln223_4_fu_1389_p1;
wire   [82:0] zext_ln223_5_fu_1393_p1;
wire   [82:0] zext_ln223_6_fu_1442_p1;
wire   [82:0] add_ln657_4_fu_1474_p2;
wire   [92:0] zext_ln657_7_fu_1480_p1;
wire   [92:0] add_ln657_3_fu_1468_p2;
wire   [92:0] add_ln657_5_fu_1484_p2;
wire   [108:0] zext_ln657_8_fu_1490_p1;
wire   [108:0] add_ln657_2_fu_1462_p2;
wire   [135:0] ret_V_14_fu_1436_p2;
wire   [39:0] tmp_16_fu_1510_p4;
wire   [39:0] r_V_29_fu_1524_p0;
wire   [79:0] zext_ln1069_2_fu_1520_p1;
wire   [39:0] r_V_29_fu_1524_p1;
wire   [79:0] r_V_29_fu_1524_p2;
wire   [71:0] tmp_15_fu_1500_p4;
wire   [116:0] lhs_V_fu_1540_p3;
wire   [78:0] rhs_s_fu_1530_p4;
wire   [117:0] zext_ln1147_7_fu_1548_p1;
wire   [117:0] zext_ln1147_8_fu_1552_p1;
wire   [117:0] ret_V_fu_1556_p2;
wire   [119:0] lhs_V_2_fu_1572_p3;
wire  signed [119:0] sext_ln1146_fu_1579_p1;
wire   [119:0] ret_V_15_fu_1582_p2;
wire  signed [119:0] sext_ln1146_1_fu_1588_p1;
wire  signed [15:0] m_fix_hi_V_fu_1597_p4;
wire  signed [18:0] rhs_19_fu_1629_p3;
wire  signed [30:0] grp_fu_2245_p3;
wire   [17:0] trunc_ln805_fu_1656_p1;
wire   [12:0] ret_V_25_cast_fu_1640_p4;
wire   [0:0] icmp_ln805_fu_1659_p2;
wire   [12:0] ret_V_18_fu_1665_p2;
wire   [0:0] p_Result_5_fu_1649_p3;
wire   [12:0] select_ln804_fu_1671_p3;
wire   [70:0] r_V_15_fu_1690_p2;
wire   [58:0] m_diff_V_fu_1706_p2;
wire   [7:0] Z4_ind_fu_1744_p4;
wire   [9:0] r_fu_1764_p4;
wire   [35:0] zext_ln657_9_fu_1774_p1;
wire   [35:0] zext_ln657_10_fu_1777_p1;
wire   [42:0] r_V_17_fu_1804_p0;
wire   [35:0] r_V_17_fu_1804_p1;
wire   [78:0] r_V_17_fu_1804_p2;
wire   [35:0] zext_ln657_11_fu_1831_p1;
wire   [35:0] add_ln657_7_fu_1834_p2;
wire   [43:0] zext_ln657_12_fu_1839_p1;
wire   [43:0] zext_ln1146_7_fu_1828_p1;
wire   [48:0] exp_Z2_m_1_V_fu_1859_p4;
wire   [48:0] r_V_19_fu_1876_p0;
wire   [43:0] r_V_19_fu_1876_p1;
wire   [92:0] r_V_19_fu_1876_p2;
wire   [50:0] lhs_V_4_fu_1892_p5;
wire   [43:0] zext_ln657_13_fu_1906_p1;
wire   [43:0] add_ln657_9_fu_1909_p2;
wire   [51:0] zext_ln657_14_fu_1914_p1;
wire   [51:0] zext_ln1146_8_fu_1902_p1;
wire   [51:0] exp_Z1P_m_1_l_V_fu_1918_p2;
wire   [49:0] exp_Z1_hi_V_fu_1934_p4;
wire   [49:0] exp_Z1P_m_1_V_fu_1924_p4;
wire   [49:0] r_V_fu_1952_p0;
wire   [49:0] r_V_fu_1952_p1;
wire   [0:0] xor_ln828_fu_1958_p2;
wire   [0:0] x_is_NaN_fu_1963_p2;
wire   [0:0] or_ln407_fu_1968_p2;
wire   [63:0] select_ln407_fu_1973_p3;
wire   [0:0] or_ln407_1_fu_1980_p2;
wire   [63:0] select_ln407_1_fu_1985_p3;
wire   [0:0] or_ln407_2_fu_1993_p2;
wire   [63:0] select_ln407_2_fu_1997_p3;
wire   [57:0] ret_V_35_fu_2013_p2;
wire   [56:0] trunc_ln1146_fu_2032_p1;
wire   [55:0] trunc_ln1146_2_fu_2047_p1;
wire   [106:0] lhs_V_7_fu_2018_p3;
wire   [106:0] zext_ln1146_9_fu_2026_p1;
wire   [104:0] trunc_ln1146_1_fu_2051_p3;
wire   [104:0] zext_ln1146_11_fu_2044_p1;
wire   [105:0] trunc_ln3_fu_2036_p3;
wire   [105:0] zext_ln1146_10_fu_2029_p1;
wire   [106:0] ret_V_23_fu_2059_p2;
wire   [0:0] tmp_19_fu_2077_p3;
wire   [12:0] r_exp_V_fu_2085_p2;
wire   [12:0] r_exp_V_2_fu_2090_p3;
wire   [2:0] tmp_20_fu_2097_p4;
wire   [0:0] tmp_21_fu_2113_p3;
wire   [105:0] add_ln1146_2_fu_2071_p2;
wire   [104:0] add_ln1146_1_fu_2065_p2;
wire   [51:0] tmp_fu_2134_p4;
wire   [51:0] tmp_2_fu_2144_p4;
wire   [10:0] trunc_ln167_fu_2162_p1;
wire   [10:0] out_exp_V_fu_2166_p2;
wire   [51:0] tmp_25_fu_2154_p3;
wire   [63:0] p_Result_15_fu_2172_p4;
wire   [0:0] icmp_ln840_fu_2107_p2;
wire   [0:0] and_ln657_fu_2186_p2;
wire   [63:0] select_ln658_fu_2120_p3;
wire   [63:0] bitcast_ln521_fu_2182_p1;
wire   [63:0] select_ln407_3_fu_2005_p3;
wire   [63:0] select_ln657_fu_2191_p3;
wire   [0:0] icmp_ln844_fu_2128_p2;
wire   [0:0] xor_ln657_fu_2206_p2;
wire   [0:0] and_ln844_fu_2212_p2;
wire   [0:0] and_ln844_1_fu_2218_p2;
wire   [63:0] sel_tmp14_fu_2199_p3;
wire   [63:0] select_ln844_fu_2223_p3;
wire   [63:0] select_ln369_fu_2231_p3;
wire   [15:0] grp_fu_2245_p1;
reg    grp_fu_2245_ce;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to22;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire   [53:0] mul_ln682_fu_752_p10;
wire   [78:0] r_V_17_fu_1804_p00;
wire   [78:0] r_V_17_fu_1804_p10;
wire   [92:0] r_V_19_fu_1876_p00;
wire   [92:0] r_V_19_fu_1876_p10;
wire   [74:0] r_V_22_fu_840_p00;
wire   [74:0] r_V_22_fu_840_p10;
wire   [78:0] r_V_23_fu_924_p00;
wire   [78:0] r_V_23_fu_924_p10;
wire   [88:0] r_V_24_fu_976_p00;
wire   [88:0] r_V_24_fu_976_p10;
wire   [97:0] r_V_25_fu_1065_p00;
wire   [97:0] r_V_25_fu_1065_p10;
wire   [92:0] r_V_26_fu_1156_p00;
wire   [92:0] r_V_26_fu_1156_p10;
wire   [87:0] r_V_27_fu_1243_p00;
wire   [87:0] r_V_27_fu_1243_p10;
wire   [82:0] r_V_28_fu_1354_p00;
wire   [82:0] r_V_28_fu_1354_p10;
wire   [99:0] r_V_fu_1952_p00;
wire   [99:0] r_V_fu_1952_p10;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
end

inversekinematics_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb #(
    .DataWidth( 6 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_address0),
    .ce0(pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_ce0),
    .q0(pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_q0)
);

inversekinematics_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_1cud #(
    .DataWidth( 109 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V_address0),
    .ce0(pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V_ce0),
    .q0(pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V_q0)
);

inversekinematics_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12dEe #(
    .DataWidth( 105 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_address0),
    .ce0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_ce0),
    .q0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_q0)
);

inversekinematics_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12eOg #(
    .DataWidth( 102 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_address0),
    .ce0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_ce0),
    .q0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_q0)
);

inversekinematics_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi #(
    .DataWidth( 97 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_address0),
    .ce0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_ce0),
    .q0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_q0)
);

inversekinematics_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12g8j #(
    .DataWidth( 92 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V_address0),
    .ce0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V_ce0),
    .q0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V_q0)
);

inversekinematics_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12hbi #(
    .DataWidth( 87 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V_address0),
    .ce0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V_ce0),
    .q0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V_q0)
);

inversekinematics_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12ibs #(
    .DataWidth( 82 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V_address0),
    .ce0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V_ce0),
    .q0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V_q0)
);

inversekinematics_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12jbC #(
    .DataWidth( 77 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V_address0),
    .ce0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V_ce0),
    .q0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V_q0)
);

inversekinematics_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58kbM #(
    .DataWidth( 58 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_address0),
    .ce0(pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_ce0),
    .q0(pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_q0)
);

inversekinematics_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0lbW #(
    .DataWidth( 26 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_address0),
    .ce0(pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_ce0),
    .q0(pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_q0),
    .address1(pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_address1),
    .ce1(pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_ce1),
    .q1(pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_q1)
);

inversekinematics_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0mb6 #(
    .DataWidth( 42 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_address0),
    .ce0(pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_ce0),
    .q0(pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_q0)
);

inversekinematics_mul_54s_6ns_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 54 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 54 ))
mul_54s_6ns_54_1_1_U1(
    .din0(mul_ln682_fu_752_p0),
    .din1(mul_ln682_fu_752_p1),
    .dout(mul_ln682_fu_752_p2)
);

inversekinematics_mul_71ns_4ns_75_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 71 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 75 ))
mul_71ns_4ns_75_1_1_U2(
    .din0(r_V_22_fu_840_p0),
    .din1(r_V_22_fu_840_p1),
    .dout(r_V_22_fu_840_p2)
);

inversekinematics_mul_73ns_6ns_79_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 73 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 79 ))
mul_73ns_6ns_79_1_1_U3(
    .din0(r_V_23_fu_924_p0),
    .din1(r_V_23_fu_924_p1),
    .dout(r_V_23_fu_924_p2)
);

inversekinematics_mul_83ns_6ns_89_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 83 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 89 ))
mul_83ns_6ns_89_1_1_U4(
    .din0(r_V_24_fu_976_p0),
    .din1(r_V_24_fu_976_p1),
    .dout(r_V_24_fu_976_p2)
);

inversekinematics_mul_92ns_6ns_98_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 92 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 98 ))
mul_92ns_6ns_98_1_1_U5(
    .din0(r_V_25_fu_1065_p0),
    .din1(r_V_25_fu_1065_p1),
    .dout(r_V_25_fu_1065_p2)
);

inversekinematics_mul_87ns_6ns_93_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 87 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 93 ))
mul_87ns_6ns_93_1_1_U6(
    .din0(r_V_26_fu_1156_p0),
    .din1(r_V_26_fu_1156_p1),
    .dout(r_V_26_fu_1156_p2)
);

inversekinematics_mul_82ns_6ns_88_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 82 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 88 ))
mul_82ns_6ns_88_1_1_U7(
    .din0(r_V_27_fu_1243_p0),
    .din1(r_V_27_fu_1243_p1),
    .dout(r_V_27_fu_1243_p2)
);

inversekinematics_mul_77ns_6ns_83_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 77 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 83 ))
mul_77ns_6ns_83_1_1_U8(
    .din0(r_V_28_fu_1354_p0),
    .din1(r_V_28_fu_1354_p1),
    .dout(r_V_28_fu_1354_p2)
);

inversekinematics_mul_12s_80ns_90_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 80 ),
    .dout_WIDTH( 90 ))
mul_12s_80ns_90_1_1_U9(
    .din0(b_exp_2_reg_2291_pp0_iter12_reg),
    .din1(Elog2_V_fu_1367_p1),
    .dout(Elog2_V_fu_1367_p2)
);

inversekinematics_mul_40ns_40ns_80_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 40 ),
    .dout_WIDTH( 80 ))
mul_40ns_40ns_80_1_1_U10(
    .din0(r_V_29_fu_1524_p0),
    .din1(r_V_29_fu_1524_p1),
    .dout(r_V_29_fu_1524_p2)
);

inversekinematics_mul_13s_71s_71_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 71 ),
    .dout_WIDTH( 71 ))
mul_13s_71s_71_1_1_U11(
    .din0(ret_V_32_reg_2548),
    .din1(71'd1636647506585939924452),
    .dout(r_V_15_fu_1690_p2)
);

inversekinematics_mul_43ns_36ns_79_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 43 ),
    .din1_WIDTH( 36 ),
    .dout_WIDTH( 79 ))
mul_43ns_36ns_79_1_1_U12(
    .din0(r_V_17_fu_1804_p0),
    .din1(r_V_17_fu_1804_p1),
    .dout(r_V_17_fu_1804_p2)
);

inversekinematics_mul_49ns_44ns_93_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 49 ),
    .din1_WIDTH( 44 ),
    .dout_WIDTH( 93 ))
mul_49ns_44ns_93_1_1_U13(
    .din0(r_V_19_fu_1876_p0),
    .din1(r_V_19_fu_1876_p1),
    .dout(r_V_19_fu_1876_p2)
);

inversekinematics_mul_50ns_50ns_100_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 50 ),
    .din1_WIDTH( 50 ),
    .dout_WIDTH( 100 ))
mul_50ns_50ns_100_1_1_U14(
    .din0(r_V_fu_1952_p0),
    .din1(r_V_fu_1952_p1),
    .dout(r_V_fu_1952_p2)
);

inversekinematics_mac_muladd_16s_16ns_19s_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 31 ))
mac_muladd_16s_16ns_19s_31_4_1_U15(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(m_fix_hi_V_fu_1597_p4),
    .din1(grp_fu_2245_p1),
    .din2(rhs_19_fu_1629_p3),
    .ce(grp_fu_2245_ce),
    .dout(grp_fu_2245_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((sel_tmp13_reg_2312_pp0_iter12_reg == 1'd0) & (x_is_1_reg_2267_pp0_iter12_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        Elog2_V_reg_2508 <= Elog2_V_fu_1367_p2;
        log_sum_V_1_reg_2513 <= log_sum_V_1_fu_1494_p2;
        trunc_ln1_reg_2518 <= {{ret_V_fu_1556_p2[117:45]}};
    end
end

always @ (posedge ap_clk) begin
    if (((sel_tmp13_reg_2312_pp0_iter18_reg == 1'd0) & (x_is_1_reg_2267_pp0_iter18_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        Z2_V_reg_2565 <= {{m_diff_V_fu_1706_p2[50:43]}};
        Z3_V_reg_2572 <= {{m_diff_V_fu_1706_p2[42:35]}};
        Z4_reg_2577 <= Z4_fu_1740_p1;
        m_diff_hi_V_reg_2560 <= {{m_diff_V_fu_1706_p2[58:51]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        Z2_V_reg_2565_pp0_iter20_reg <= Z2_V_reg_2565;
        Z2_V_reg_2565_pp0_iter21_reg <= Z2_V_reg_2565_pp0_iter20_reg;
        a_1_reg_2347_pp0_iter10_reg <= a_1_reg_2347_pp0_iter9_reg;
        a_1_reg_2347_pp0_iter11_reg <= a_1_reg_2347_pp0_iter10_reg;
        a_1_reg_2347_pp0_iter3_reg <= a_1_reg_2347;
        a_1_reg_2347_pp0_iter4_reg <= a_1_reg_2347_pp0_iter3_reg;
        a_1_reg_2347_pp0_iter5_reg <= a_1_reg_2347_pp0_iter4_reg;
        a_1_reg_2347_pp0_iter6_reg <= a_1_reg_2347_pp0_iter5_reg;
        a_1_reg_2347_pp0_iter7_reg <= a_1_reg_2347_pp0_iter6_reg;
        a_1_reg_2347_pp0_iter8_reg <= a_1_reg_2347_pp0_iter7_reg;
        a_1_reg_2347_pp0_iter9_reg <= a_1_reg_2347_pp0_iter8_reg;
        a_2_reg_2364_pp0_iter10_reg <= a_2_reg_2364_pp0_iter9_reg;
        a_2_reg_2364_pp0_iter11_reg <= a_2_reg_2364_pp0_iter10_reg;
        a_2_reg_2364_pp0_iter4_reg <= a_2_reg_2364;
        a_2_reg_2364_pp0_iter5_reg <= a_2_reg_2364_pp0_iter4_reg;
        a_2_reg_2364_pp0_iter6_reg <= a_2_reg_2364_pp0_iter5_reg;
        a_2_reg_2364_pp0_iter7_reg <= a_2_reg_2364_pp0_iter6_reg;
        a_2_reg_2364_pp0_iter8_reg <= a_2_reg_2364_pp0_iter7_reg;
        a_2_reg_2364_pp0_iter9_reg <= a_2_reg_2364_pp0_iter8_reg;
        a_reg_2325_pp0_iter10_reg <= a_reg_2325_pp0_iter9_reg;
        a_reg_2325_pp0_iter11_reg <= a_reg_2325_pp0_iter10_reg;
        a_reg_2325_pp0_iter2_reg <= a_reg_2325;
        a_reg_2325_pp0_iter3_reg <= a_reg_2325_pp0_iter2_reg;
        a_reg_2325_pp0_iter4_reg <= a_reg_2325_pp0_iter3_reg;
        a_reg_2325_pp0_iter5_reg <= a_reg_2325_pp0_iter4_reg;
        a_reg_2325_pp0_iter6_reg <= a_reg_2325_pp0_iter5_reg;
        a_reg_2325_pp0_iter7_reg <= a_reg_2325_pp0_iter6_reg;
        a_reg_2325_pp0_iter8_reg <= a_reg_2325_pp0_iter7_reg;
        a_reg_2325_pp0_iter9_reg <= a_reg_2325_pp0_iter8_reg;
        and_ln407_1_reg_2306_pp0_iter10_reg <= and_ln407_1_reg_2306_pp0_iter9_reg;
        and_ln407_1_reg_2306_pp0_iter11_reg <= and_ln407_1_reg_2306_pp0_iter10_reg;
        and_ln407_1_reg_2306_pp0_iter12_reg <= and_ln407_1_reg_2306_pp0_iter11_reg;
        and_ln407_1_reg_2306_pp0_iter13_reg <= and_ln407_1_reg_2306_pp0_iter12_reg;
        and_ln407_1_reg_2306_pp0_iter14_reg <= and_ln407_1_reg_2306_pp0_iter13_reg;
        and_ln407_1_reg_2306_pp0_iter15_reg <= and_ln407_1_reg_2306_pp0_iter14_reg;
        and_ln407_1_reg_2306_pp0_iter16_reg <= and_ln407_1_reg_2306_pp0_iter15_reg;
        and_ln407_1_reg_2306_pp0_iter17_reg <= and_ln407_1_reg_2306_pp0_iter16_reg;
        and_ln407_1_reg_2306_pp0_iter18_reg <= and_ln407_1_reg_2306_pp0_iter17_reg;
        and_ln407_1_reg_2306_pp0_iter19_reg <= and_ln407_1_reg_2306_pp0_iter18_reg;
        and_ln407_1_reg_2306_pp0_iter20_reg <= and_ln407_1_reg_2306_pp0_iter19_reg;
        and_ln407_1_reg_2306_pp0_iter21_reg <= and_ln407_1_reg_2306_pp0_iter20_reg;
        and_ln407_1_reg_2306_pp0_iter22_reg <= and_ln407_1_reg_2306_pp0_iter21_reg;
        and_ln407_1_reg_2306_pp0_iter2_reg <= and_ln407_1_reg_2306_pp0_iter1_reg;
        and_ln407_1_reg_2306_pp0_iter3_reg <= and_ln407_1_reg_2306_pp0_iter2_reg;
        and_ln407_1_reg_2306_pp0_iter4_reg <= and_ln407_1_reg_2306_pp0_iter3_reg;
        and_ln407_1_reg_2306_pp0_iter5_reg <= and_ln407_1_reg_2306_pp0_iter4_reg;
        and_ln407_1_reg_2306_pp0_iter6_reg <= and_ln407_1_reg_2306_pp0_iter5_reg;
        and_ln407_1_reg_2306_pp0_iter7_reg <= and_ln407_1_reg_2306_pp0_iter6_reg;
        and_ln407_1_reg_2306_pp0_iter8_reg <= and_ln407_1_reg_2306_pp0_iter7_reg;
        and_ln407_1_reg_2306_pp0_iter9_reg <= and_ln407_1_reg_2306_pp0_iter8_reg;
        b_exp_2_reg_2291_pp0_iter10_reg <= b_exp_2_reg_2291_pp0_iter9_reg;
        b_exp_2_reg_2291_pp0_iter11_reg <= b_exp_2_reg_2291_pp0_iter10_reg;
        b_exp_2_reg_2291_pp0_iter12_reg <= b_exp_2_reg_2291_pp0_iter11_reg;
        b_exp_2_reg_2291_pp0_iter2_reg <= b_exp_2_reg_2291_pp0_iter1_reg;
        b_exp_2_reg_2291_pp0_iter3_reg <= b_exp_2_reg_2291_pp0_iter2_reg;
        b_exp_2_reg_2291_pp0_iter4_reg <= b_exp_2_reg_2291_pp0_iter3_reg;
        b_exp_2_reg_2291_pp0_iter5_reg <= b_exp_2_reg_2291_pp0_iter4_reg;
        b_exp_2_reg_2291_pp0_iter6_reg <= b_exp_2_reg_2291_pp0_iter5_reg;
        b_exp_2_reg_2291_pp0_iter7_reg <= b_exp_2_reg_2291_pp0_iter6_reg;
        b_exp_2_reg_2291_pp0_iter8_reg <= b_exp_2_reg_2291_pp0_iter7_reg;
        b_exp_2_reg_2291_pp0_iter9_reg <= b_exp_2_reg_2291_pp0_iter8_reg;
        icmp_ln824_1_reg_2280_pp0_iter10_reg <= icmp_ln824_1_reg_2280_pp0_iter9_reg;
        icmp_ln824_1_reg_2280_pp0_iter11_reg <= icmp_ln824_1_reg_2280_pp0_iter10_reg;
        icmp_ln824_1_reg_2280_pp0_iter12_reg <= icmp_ln824_1_reg_2280_pp0_iter11_reg;
        icmp_ln824_1_reg_2280_pp0_iter13_reg <= icmp_ln824_1_reg_2280_pp0_iter12_reg;
        icmp_ln824_1_reg_2280_pp0_iter14_reg <= icmp_ln824_1_reg_2280_pp0_iter13_reg;
        icmp_ln824_1_reg_2280_pp0_iter15_reg <= icmp_ln824_1_reg_2280_pp0_iter14_reg;
        icmp_ln824_1_reg_2280_pp0_iter16_reg <= icmp_ln824_1_reg_2280_pp0_iter15_reg;
        icmp_ln824_1_reg_2280_pp0_iter17_reg <= icmp_ln824_1_reg_2280_pp0_iter16_reg;
        icmp_ln824_1_reg_2280_pp0_iter18_reg <= icmp_ln824_1_reg_2280_pp0_iter17_reg;
        icmp_ln824_1_reg_2280_pp0_iter19_reg <= icmp_ln824_1_reg_2280_pp0_iter18_reg;
        icmp_ln824_1_reg_2280_pp0_iter20_reg <= icmp_ln824_1_reg_2280_pp0_iter19_reg;
        icmp_ln824_1_reg_2280_pp0_iter21_reg <= icmp_ln824_1_reg_2280_pp0_iter20_reg;
        icmp_ln824_1_reg_2280_pp0_iter22_reg <= icmp_ln824_1_reg_2280_pp0_iter21_reg;
        icmp_ln824_1_reg_2280_pp0_iter2_reg <= icmp_ln824_1_reg_2280_pp0_iter1_reg;
        icmp_ln824_1_reg_2280_pp0_iter3_reg <= icmp_ln824_1_reg_2280_pp0_iter2_reg;
        icmp_ln824_1_reg_2280_pp0_iter4_reg <= icmp_ln824_1_reg_2280_pp0_iter3_reg;
        icmp_ln824_1_reg_2280_pp0_iter5_reg <= icmp_ln824_1_reg_2280_pp0_iter4_reg;
        icmp_ln824_1_reg_2280_pp0_iter6_reg <= icmp_ln824_1_reg_2280_pp0_iter5_reg;
        icmp_ln824_1_reg_2280_pp0_iter7_reg <= icmp_ln824_1_reg_2280_pp0_iter6_reg;
        icmp_ln824_1_reg_2280_pp0_iter8_reg <= icmp_ln824_1_reg_2280_pp0_iter7_reg;
        icmp_ln824_1_reg_2280_pp0_iter9_reg <= icmp_ln824_1_reg_2280_pp0_iter8_reg;
        icmp_ln824_reg_2262_pp0_iter10_reg <= icmp_ln824_reg_2262_pp0_iter9_reg;
        icmp_ln824_reg_2262_pp0_iter11_reg <= icmp_ln824_reg_2262_pp0_iter10_reg;
        icmp_ln824_reg_2262_pp0_iter12_reg <= icmp_ln824_reg_2262_pp0_iter11_reg;
        icmp_ln824_reg_2262_pp0_iter13_reg <= icmp_ln824_reg_2262_pp0_iter12_reg;
        icmp_ln824_reg_2262_pp0_iter14_reg <= icmp_ln824_reg_2262_pp0_iter13_reg;
        icmp_ln824_reg_2262_pp0_iter15_reg <= icmp_ln824_reg_2262_pp0_iter14_reg;
        icmp_ln824_reg_2262_pp0_iter16_reg <= icmp_ln824_reg_2262_pp0_iter15_reg;
        icmp_ln824_reg_2262_pp0_iter17_reg <= icmp_ln824_reg_2262_pp0_iter16_reg;
        icmp_ln824_reg_2262_pp0_iter18_reg <= icmp_ln824_reg_2262_pp0_iter17_reg;
        icmp_ln824_reg_2262_pp0_iter19_reg <= icmp_ln824_reg_2262_pp0_iter18_reg;
        icmp_ln824_reg_2262_pp0_iter20_reg <= icmp_ln824_reg_2262_pp0_iter19_reg;
        icmp_ln824_reg_2262_pp0_iter21_reg <= icmp_ln824_reg_2262_pp0_iter20_reg;
        icmp_ln824_reg_2262_pp0_iter22_reg <= icmp_ln824_reg_2262_pp0_iter21_reg;
        icmp_ln824_reg_2262_pp0_iter2_reg <= icmp_ln824_reg_2262_pp0_iter1_reg;
        icmp_ln824_reg_2262_pp0_iter3_reg <= icmp_ln824_reg_2262_pp0_iter2_reg;
        icmp_ln824_reg_2262_pp0_iter4_reg <= icmp_ln824_reg_2262_pp0_iter3_reg;
        icmp_ln824_reg_2262_pp0_iter5_reg <= icmp_ln824_reg_2262_pp0_iter4_reg;
        icmp_ln824_reg_2262_pp0_iter6_reg <= icmp_ln824_reg_2262_pp0_iter5_reg;
        icmp_ln824_reg_2262_pp0_iter7_reg <= icmp_ln824_reg_2262_pp0_iter6_reg;
        icmp_ln824_reg_2262_pp0_iter8_reg <= icmp_ln824_reg_2262_pp0_iter7_reg;
        icmp_ln824_reg_2262_pp0_iter9_reg <= icmp_ln824_reg_2262_pp0_iter8_reg;
        m_diff_hi_V_reg_2560_pp0_iter20_reg <= m_diff_hi_V_reg_2560;
        p_Result_14_reg_2528_pp0_iter15_reg <= p_Result_14_reg_2528;
        ret_V_16_reg_2523_pp0_iter15_reg <= ret_V_16_reg_2523;
        ret_V_16_reg_2523_pp0_iter16_reg <= ret_V_16_reg_2523_pp0_iter15_reg;
        ret_V_16_reg_2523_pp0_iter17_reg <= ret_V_16_reg_2523_pp0_iter16_reg;
        ret_V_16_reg_2523_pp0_iter18_reg <= ret_V_16_reg_2523_pp0_iter17_reg;
        ret_V_16_reg_2523_pp0_iter19_reg <= ret_V_16_reg_2523_pp0_iter18_reg;
        ret_V_16_reg_2523_pp0_iter20_reg <= ret_V_16_reg_2523_pp0_iter19_reg;
        ret_V_16_reg_2523_pp0_iter21_reg <= ret_V_16_reg_2523_pp0_iter20_reg;
        ret_V_16_reg_2523_pp0_iter22_reg <= ret_V_16_reg_2523_pp0_iter21_reg;
        ret_V_32_reg_2548_pp0_iter18_reg <= ret_V_32_reg_2548;
        ret_V_32_reg_2548_pp0_iter19_reg <= ret_V_32_reg_2548_pp0_iter18_reg;
        ret_V_32_reg_2548_pp0_iter20_reg <= ret_V_32_reg_2548_pp0_iter19_reg;
        ret_V_32_reg_2548_pp0_iter21_reg <= ret_V_32_reg_2548_pp0_iter20_reg;
        ret_V_32_reg_2548_pp0_iter22_reg <= ret_V_32_reg_2548_pp0_iter21_reg;
        ret_V_4_reg_2358_pp0_iter4_reg <= ret_V_4_reg_2358;
        sel_tmp13_reg_2312_pp0_iter10_reg <= sel_tmp13_reg_2312_pp0_iter9_reg;
        sel_tmp13_reg_2312_pp0_iter11_reg <= sel_tmp13_reg_2312_pp0_iter10_reg;
        sel_tmp13_reg_2312_pp0_iter12_reg <= sel_tmp13_reg_2312_pp0_iter11_reg;
        sel_tmp13_reg_2312_pp0_iter13_reg <= sel_tmp13_reg_2312_pp0_iter12_reg;
        sel_tmp13_reg_2312_pp0_iter14_reg <= sel_tmp13_reg_2312_pp0_iter13_reg;
        sel_tmp13_reg_2312_pp0_iter15_reg <= sel_tmp13_reg_2312_pp0_iter14_reg;
        sel_tmp13_reg_2312_pp0_iter16_reg <= sel_tmp13_reg_2312_pp0_iter15_reg;
        sel_tmp13_reg_2312_pp0_iter17_reg <= sel_tmp13_reg_2312_pp0_iter16_reg;
        sel_tmp13_reg_2312_pp0_iter18_reg <= sel_tmp13_reg_2312_pp0_iter17_reg;
        sel_tmp13_reg_2312_pp0_iter19_reg <= sel_tmp13_reg_2312_pp0_iter18_reg;
        sel_tmp13_reg_2312_pp0_iter20_reg <= sel_tmp13_reg_2312_pp0_iter19_reg;
        sel_tmp13_reg_2312_pp0_iter21_reg <= sel_tmp13_reg_2312_pp0_iter20_reg;
        sel_tmp13_reg_2312_pp0_iter22_reg <= sel_tmp13_reg_2312_pp0_iter21_reg;
        sel_tmp13_reg_2312_pp0_iter2_reg <= sel_tmp13_reg_2312_pp0_iter1_reg;
        sel_tmp13_reg_2312_pp0_iter3_reg <= sel_tmp13_reg_2312_pp0_iter2_reg;
        sel_tmp13_reg_2312_pp0_iter4_reg <= sel_tmp13_reg_2312_pp0_iter3_reg;
        sel_tmp13_reg_2312_pp0_iter5_reg <= sel_tmp13_reg_2312_pp0_iter4_reg;
        sel_tmp13_reg_2312_pp0_iter6_reg <= sel_tmp13_reg_2312_pp0_iter5_reg;
        sel_tmp13_reg_2312_pp0_iter7_reg <= sel_tmp13_reg_2312_pp0_iter6_reg;
        sel_tmp13_reg_2312_pp0_iter8_reg <= sel_tmp13_reg_2312_pp0_iter7_reg;
        sel_tmp13_reg_2312_pp0_iter9_reg <= sel_tmp13_reg_2312_pp0_iter8_reg;
        tmp_10_reg_2430_pp0_iter10_reg <= tmp_10_reg_2430;
        tmp_11_reg_2435_pp0_iter10_reg <= tmp_11_reg_2435;
        tmp_11_reg_2435_pp0_iter11_reg <= tmp_11_reg_2435_pp0_iter10_reg;
        tmp_12_reg_2446_pp0_iter12_reg <= tmp_12_reg_2446;
        tmp_13_reg_2452_pp0_iter12_reg <= tmp_13_reg_2452;
        tmp_1_reg_2391_pp0_iter10_reg <= tmp_1_reg_2391_pp0_iter9_reg;
        tmp_1_reg_2391_pp0_iter11_reg <= tmp_1_reg_2391_pp0_iter10_reg;
        tmp_1_reg_2391_pp0_iter6_reg <= tmp_1_reg_2391;
        tmp_1_reg_2391_pp0_iter7_reg <= tmp_1_reg_2391_pp0_iter6_reg;
        tmp_1_reg_2391_pp0_iter8_reg <= tmp_1_reg_2391_pp0_iter7_reg;
        tmp_1_reg_2391_pp0_iter9_reg <= tmp_1_reg_2391_pp0_iter8_reg;
        tmp_3_reg_2402_pp0_iter8_reg <= tmp_3_reg_2402;
        tmp_4_reg_2408_pp0_iter8_reg <= tmp_4_reg_2408;
        tmp_5_reg_2413_pp0_iter10_reg <= tmp_5_reg_2413_pp0_iter9_reg;
        tmp_5_reg_2413_pp0_iter11_reg <= tmp_5_reg_2413_pp0_iter10_reg;
        tmp_5_reg_2413_pp0_iter8_reg <= tmp_5_reg_2413;
        tmp_5_reg_2413_pp0_iter9_reg <= tmp_5_reg_2413_pp0_iter8_reg;
        tmp_6_reg_2424_pp0_iter10_reg <= tmp_6_reg_2424;
        tmp_s_reg_2386_pp0_iter6_reg <= tmp_s_reg_2386;
        trunc_ln2_reg_2538_pp0_iter15_reg <= trunc_ln2_reg_2538;
        trunc_ln2_reg_2538_pp0_iter16_reg <= trunc_ln2_reg_2538_pp0_iter15_reg;
        trunc_ln2_reg_2538_pp0_iter17_reg <= trunc_ln2_reg_2538_pp0_iter16_reg;
        trunc_ln2_reg_2538_pp0_iter18_reg <= trunc_ln2_reg_2538_pp0_iter17_reg;
        trunc_ln657_3_reg_2370_pp0_iter4_reg <= trunc_ln657_3_reg_2370;
        x_is_1_reg_2267_pp0_iter10_reg <= x_is_1_reg_2267_pp0_iter9_reg;
        x_is_1_reg_2267_pp0_iter11_reg <= x_is_1_reg_2267_pp0_iter10_reg;
        x_is_1_reg_2267_pp0_iter12_reg <= x_is_1_reg_2267_pp0_iter11_reg;
        x_is_1_reg_2267_pp0_iter13_reg <= x_is_1_reg_2267_pp0_iter12_reg;
        x_is_1_reg_2267_pp0_iter14_reg <= x_is_1_reg_2267_pp0_iter13_reg;
        x_is_1_reg_2267_pp0_iter15_reg <= x_is_1_reg_2267_pp0_iter14_reg;
        x_is_1_reg_2267_pp0_iter16_reg <= x_is_1_reg_2267_pp0_iter15_reg;
        x_is_1_reg_2267_pp0_iter17_reg <= x_is_1_reg_2267_pp0_iter16_reg;
        x_is_1_reg_2267_pp0_iter18_reg <= x_is_1_reg_2267_pp0_iter17_reg;
        x_is_1_reg_2267_pp0_iter19_reg <= x_is_1_reg_2267_pp0_iter18_reg;
        x_is_1_reg_2267_pp0_iter20_reg <= x_is_1_reg_2267_pp0_iter19_reg;
        x_is_1_reg_2267_pp0_iter21_reg <= x_is_1_reg_2267_pp0_iter20_reg;
        x_is_1_reg_2267_pp0_iter22_reg <= x_is_1_reg_2267_pp0_iter21_reg;
        x_is_1_reg_2267_pp0_iter2_reg <= x_is_1_reg_2267_pp0_iter1_reg;
        x_is_1_reg_2267_pp0_iter3_reg <= x_is_1_reg_2267_pp0_iter2_reg;
        x_is_1_reg_2267_pp0_iter4_reg <= x_is_1_reg_2267_pp0_iter3_reg;
        x_is_1_reg_2267_pp0_iter5_reg <= x_is_1_reg_2267_pp0_iter4_reg;
        x_is_1_reg_2267_pp0_iter6_reg <= x_is_1_reg_2267_pp0_iter5_reg;
        x_is_1_reg_2267_pp0_iter7_reg <= x_is_1_reg_2267_pp0_iter6_reg;
        x_is_1_reg_2267_pp0_iter8_reg <= x_is_1_reg_2267_pp0_iter7_reg;
        x_is_1_reg_2267_pp0_iter9_reg <= x_is_1_reg_2267_pp0_iter8_reg;
        x_is_p1_reg_2274_pp0_iter10_reg <= x_is_p1_reg_2274_pp0_iter9_reg;
        x_is_p1_reg_2274_pp0_iter11_reg <= x_is_p1_reg_2274_pp0_iter10_reg;
        x_is_p1_reg_2274_pp0_iter12_reg <= x_is_p1_reg_2274_pp0_iter11_reg;
        x_is_p1_reg_2274_pp0_iter13_reg <= x_is_p1_reg_2274_pp0_iter12_reg;
        x_is_p1_reg_2274_pp0_iter14_reg <= x_is_p1_reg_2274_pp0_iter13_reg;
        x_is_p1_reg_2274_pp0_iter15_reg <= x_is_p1_reg_2274_pp0_iter14_reg;
        x_is_p1_reg_2274_pp0_iter16_reg <= x_is_p1_reg_2274_pp0_iter15_reg;
        x_is_p1_reg_2274_pp0_iter17_reg <= x_is_p1_reg_2274_pp0_iter16_reg;
        x_is_p1_reg_2274_pp0_iter18_reg <= x_is_p1_reg_2274_pp0_iter17_reg;
        x_is_p1_reg_2274_pp0_iter19_reg <= x_is_p1_reg_2274_pp0_iter18_reg;
        x_is_p1_reg_2274_pp0_iter20_reg <= x_is_p1_reg_2274_pp0_iter19_reg;
        x_is_p1_reg_2274_pp0_iter21_reg <= x_is_p1_reg_2274_pp0_iter20_reg;
        x_is_p1_reg_2274_pp0_iter22_reg <= x_is_p1_reg_2274_pp0_iter21_reg;
        x_is_p1_reg_2274_pp0_iter2_reg <= x_is_p1_reg_2274_pp0_iter1_reg;
        x_is_p1_reg_2274_pp0_iter3_reg <= x_is_p1_reg_2274_pp0_iter2_reg;
        x_is_p1_reg_2274_pp0_iter4_reg <= x_is_p1_reg_2274_pp0_iter3_reg;
        x_is_p1_reg_2274_pp0_iter5_reg <= x_is_p1_reg_2274_pp0_iter4_reg;
        x_is_p1_reg_2274_pp0_iter6_reg <= x_is_p1_reg_2274_pp0_iter5_reg;
        x_is_p1_reg_2274_pp0_iter7_reg <= x_is_p1_reg_2274_pp0_iter6_reg;
        x_is_p1_reg_2274_pp0_iter8_reg <= x_is_p1_reg_2274_pp0_iter7_reg;
        x_is_p1_reg_2274_pp0_iter9_reg <= x_is_p1_reg_2274_pp0_iter8_reg;
        z4_V_reg_2380_pp0_iter6_reg <= z4_V_reg_2380;
        zext_ln488_reg_2296_pp0_iter10_reg[5 : 0] <= zext_ln488_reg_2296_pp0_iter9_reg[5 : 0];
        zext_ln488_reg_2296_pp0_iter11_reg[5 : 0] <= zext_ln488_reg_2296_pp0_iter10_reg[5 : 0];
        zext_ln488_reg_2296_pp0_iter2_reg[5 : 0] <= zext_ln488_reg_2296_pp0_iter1_reg[5 : 0];
        zext_ln488_reg_2296_pp0_iter3_reg[5 : 0] <= zext_ln488_reg_2296_pp0_iter2_reg[5 : 0];
        zext_ln488_reg_2296_pp0_iter4_reg[5 : 0] <= zext_ln488_reg_2296_pp0_iter3_reg[5 : 0];
        zext_ln488_reg_2296_pp0_iter5_reg[5 : 0] <= zext_ln488_reg_2296_pp0_iter4_reg[5 : 0];
        zext_ln488_reg_2296_pp0_iter6_reg[5 : 0] <= zext_ln488_reg_2296_pp0_iter5_reg[5 : 0];
        zext_ln488_reg_2296_pp0_iter7_reg[5 : 0] <= zext_ln488_reg_2296_pp0_iter6_reg[5 : 0];
        zext_ln488_reg_2296_pp0_iter8_reg[5 : 0] <= zext_ln488_reg_2296_pp0_iter7_reg[5 : 0];
        zext_ln488_reg_2296_pp0_iter9_reg[5 : 0] <= zext_ln488_reg_2296_pp0_iter8_reg[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((sel_tmp13_reg_2312_pp0_iter1_reg == 1'd0) & (x_is_1_reg_2267_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        a_1_reg_2347 <= {{ret_V_2_fu_850_p2[75:70]}};
        tmp_8_reg_2353 <= {{ret_V_2_fu_850_p2[69:3]}};
        z2_V_reg_2341 <= {{ret_V_2_fu_850_p2[75:3]}};
    end
end

always @ (posedge ap_clk) begin
    if (((sel_tmp13_reg_2312_pp0_iter2_reg == 1'd0) & (x_is_1_reg_2267_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        a_2_reg_2364 <= {{ret_V_4_fu_942_p2[81:76]}};
        ret_V_4_reg_2358 <= ret_V_4_fu_942_p2;
        trunc_ln657_3_reg_2370 <= trunc_ln657_3_fu_958_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((sel_tmp13_reg_2312 == 1'd0) & (x_is_1_reg_2267 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce))) begin
        a_reg_2325 <= {{mul_ln682_fu_752_p2[53:50]}};
        mul_ln682_reg_2318 <= mul_ln682_fu_752_p2;
        tmp_9_reg_2336 <= mul_ln682_fu_752_p2[32'd53];
        trunc_ln657_reg_2331 <= trunc_ln657_fu_768_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce))) begin
        and_ln407_1_reg_2306 <= and_ln407_1_fu_697_p2;
        and_ln407_1_reg_2306_pp0_iter1_reg <= and_ln407_1_reg_2306;
        b_exp_2_reg_2291 <= b_exp_2_fu_660_p3;
        b_exp_2_reg_2291_pp0_iter1_reg <= b_exp_2_reg_2291;
        icmp_ln824_1_reg_2280 <= icmp_ln824_1_fu_630_p2;
        icmp_ln824_1_reg_2280_pp0_iter1_reg <= icmp_ln824_1_reg_2280;
        icmp_ln824_reg_2262 <= icmp_ln824_fu_606_p2;
        icmp_ln824_reg_2262_pp0_iter1_reg <= icmp_ln824_reg_2262;
        p_Result_s_reg_2286 <= data_V_fu_564_p1[32'd51];
        sel_tmp13_reg_2312 <= sel_tmp13_fu_715_p2;
        sel_tmp13_reg_2312_pp0_iter1_reg <= sel_tmp13_reg_2312;
        tmp_24_reg_2256 <= tmp_24_fu_586_p1;
        x_is_1_reg_2267 <= x_is_1_fu_612_p2;
        x_is_1_reg_2267_pp0_iter1_reg <= x_is_1_reg_2267;
        x_is_p1_reg_2274 <= x_is_p1_fu_624_p2;
        x_is_p1_reg_2274_pp0_iter1_reg <= x_is_p1_reg_2274;
        zext_ln488_reg_2296[5 : 0] <= zext_ln488_fu_668_p1[5 : 0];
        zext_ln488_reg_2296_pp0_iter1_reg[5 : 0] <= zext_ln488_reg_2296[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((sel_tmp13_reg_2312_pp0_iter21_reg == 1'd0) & (x_is_1_reg_2267_pp0_iter21_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        exp_Z1_V_reg_2632 <= pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_q0;
        r_V_reg_2637 <= r_V_fu_1952_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((sel_tmp13_reg_2312_pp0_iter20_reg == 1'd0) & (x_is_1_reg_2267_pp0_iter20_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        exp_Z2P_m_1_V_reg_2617 <= exp_Z2P_m_1_V_fu_1843_p2;
        tmp_17_reg_2622 <= {{pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_q0[41:2]}};
        trunc_ln657_2_reg_2627 <= {{r_V_19_fu_1876_p2[92:57]}};
    end
end

always @ (posedge ap_clk) begin
    if (((sel_tmp13_reg_2312_pp0_iter13_reg == 1'd0) & (x_is_1_reg_2267_pp0_iter13_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        p_Result_14_reg_2528 <= ret_V_16_fu_1591_p2[32'd119];
        ret_V_16_reg_2523 <= ret_V_16_fu_1591_p2;
        trunc_ln2_reg_2538 <= {{ret_V_16_fu_1591_p2[107:49]}};
    end
end

always @ (posedge ap_clk) begin
    if (((sel_tmp13_reg_2312_pp0_iter3_reg == 1'd0) & (x_is_1_reg_2267_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        r_V_24_reg_2375 <= r_V_24_fu_976_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((sel_tmp13_reg_2312_pp0_iter5_reg == 1'd0) & (x_is_1_reg_2267_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        r_V_25_reg_2397 <= r_V_25_fu_1065_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((sel_tmp13_reg_2312_pp0_iter7_reg == 1'd0) & (x_is_1_reg_2267_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        r_V_26_reg_2419 <= r_V_26_fu_1156_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((sel_tmp13_reg_2312_pp0_iter9_reg == 1'd0) & (x_is_1_reg_2267_pp0_iter9_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        r_V_27_reg_2441 <= r_V_27_fu_1243_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((sel_tmp13_reg_2312_pp0_iter11_reg == 1'd0) & (x_is_1_reg_2267_pp0_iter11_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        r_V_28_reg_2498 <= r_V_28_fu_1354_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((sel_tmp13_reg_2312_pp0_iter16_reg == 1'd0) & (x_is_1_reg_2267_pp0_iter16_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        ret_V_32_reg_2548 <= ret_V_32_fu_1679_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((sel_tmp13_reg_2312_pp0_iter19_reg == 1'd0) & (x_is_1_reg_2267_pp0_iter19_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        ret_V_33_reg_2592 <= ret_V_33_fu_1781_p2;
        ret_V_34_reg_2597[25 : 0] <= ret_V_34_fu_1787_p4[25 : 0];
ret_V_34_reg_2597[42 : 35] <= ret_V_34_fu_1787_p4[42 : 35];
        trunc_ln657_s_reg_2602 <= {{r_V_17_fu_1804_p2[78:59]}};
    end
end

always @ (posedge ap_clk) begin
    if (((sel_tmp13_reg_2312_pp0_iter8_reg == 1'd0) & (x_is_1_reg_2267_pp0_iter8_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        tmp_10_reg_2430 <= {{ret_V_10_fu_1201_p2[119:44]}};
        tmp_11_reg_2435 <= {{ret_V_10_fu_1201_p2[125:120]}};
        tmp_6_reg_2424 <= {{ret_V_10_fu_1201_p2[125:44]}};
    end
end

always @ (posedge ap_clk) begin
    if (((sel_tmp13_reg_2312_pp0_iter10_reg == 1'd0) & (x_is_1_reg_2267_pp0_iter10_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        tmp_12_reg_2446 <= {{ret_V_12_fu_1288_p2[130:54]}};
        tmp_13_reg_2452 <= {{ret_V_12_fu_1288_p2[124:54]}};
        tmp_14_reg_2457 <= {{ret_V_12_fu_1288_p2[130:125]}};
    end
end

always @ (posedge ap_clk) begin
    if (((sel_tmp13_reg_2312_pp0_iter4_reg == 1'd0) & (x_is_1_reg_2267_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        tmp_1_reg_2391 <= {{ret_V_6_fu_1023_p2[101:96]}};
        tmp_s_reg_2386 <= {{ret_V_6_fu_1023_p2[95:10]}};
        z4_V_reg_2380 <= {{ret_V_6_fu_1023_p2[101:10]}};
    end
end

always @ (posedge ap_clk) begin
    if (((sel_tmp13_reg_2312_pp0_iter6_reg == 1'd0) & (x_is_1_reg_2267_pp0_iter6_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        tmp_3_reg_2402 <= {{ret_V_8_fu_1114_p2[120:34]}};
        tmp_4_reg_2408 <= {{ret_V_8_fu_1114_p2[114:34]}};
        tmp_5_reg_2413 <= {{ret_V_8_fu_1114_p2[120:115]}};
    end
end

always @ (posedge ap_clk) begin
    if (((sel_tmp13_reg_2312_pp0_iter17_reg == 1'd0) & (x_is_1_reg_2267_pp0_iter17_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        trunc_ln657_1_reg_2555 <= {{r_V_15_fu_1690_p2[70:12]}};
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to22 = 1'b1;
    end else begin
        ap_idle_pp0_0to22 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to22 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce))) begin
        grp_fu_2245_ce = 1'b1;
    end else begin
        grp_fu_2245_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_ce1 = 1'b1;
    end else begin
        pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Elog2_V_fu_1367_p1 = 90'd418981761686000620659953;

assign Z3_V_fu_1730_p4 = {{m_diff_V_fu_1706_p2[42:35]}};

assign Z4_fu_1740_p1 = m_diff_V_fu_1706_p2[34:0];

assign Z4_ind_fu_1744_p4 = {{m_diff_V_fu_1706_p2[34:27]}};

assign add_ln1146_1_fu_2065_p2 = (trunc_ln1146_1_fu_2051_p3 + zext_ln1146_11_fu_2044_p1);

assign add_ln1146_2_fu_2071_p2 = (trunc_ln3_fu_2036_p3 + zext_ln1146_10_fu_2029_p1);

assign add_ln657_1_fu_1452_p2 = (zext_ln223_1_fu_1377_p1 + zext_ln223_2_fu_1381_p1);

assign add_ln657_2_fu_1462_p2 = (zext_ln657_6_fu_1458_p1 + add_ln657_fu_1446_p2);

assign add_ln657_3_fu_1468_p2 = (zext_ln223_3_fu_1385_p1 + zext_ln223_4_fu_1389_p1);

assign add_ln657_4_fu_1474_p2 = (zext_ln223_5_fu_1393_p1 + zext_ln223_6_fu_1442_p1);

assign add_ln657_5_fu_1484_p2 = (zext_ln657_7_fu_1480_p1 + add_ln657_3_fu_1468_p2);

assign add_ln657_7_fu_1834_p2 = (ret_V_33_reg_2592 + zext_ln657_11_fu_1831_p1);

assign add_ln657_9_fu_1909_p2 = (exp_Z2P_m_1_V_reg_2617 + zext_ln657_13_fu_1906_p1);

assign add_ln657_fu_1446_p2 = (zext_ln223_fu_1373_p1 + pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V_q0);

assign and_ln407_1_fu_697_p2 = (icmp_ln407_fu_679_p2 & and_ln407_fu_691_p2);

assign and_ln407_fu_691_p2 = (xor_ln369_fu_673_p2 & icmp_ln407_1_fu_685_p2);

assign and_ln657_fu_2186_p2 = (icmp_ln840_fu_2107_p2 & and_ln407_1_reg_2306_pp0_iter22_reg);

assign and_ln844_1_fu_2218_p2 = (and_ln844_fu_2212_p2 & and_ln407_1_reg_2306_pp0_iter22_reg);

assign and_ln844_fu_2212_p2 = (xor_ln657_fu_2206_p2 & icmp_ln844_fu_2128_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = (1'b0 == ap_ce);
end

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_return = ((sel_tmp13_reg_2312_pp0_iter22_reg[0:0] == 1'b1) ? select_ln407_3_fu_2005_p3 : select_ln369_fu_2231_p3);

assign b_exp_1_fu_654_p2 = ($signed(zext_ln510_fu_590_p1) + $signed(12'd3074));

assign b_exp_2_fu_660_p3 = ((p_Result_s_fu_636_p3[0:0] == 1'b1) ? b_exp_1_fu_654_p2 : b_exp_fu_594_p2);

assign b_exp_fu_594_p2 = ($signed(zext_ln510_fu_590_p1) + $signed(12'd3073));

assign bitcast_ln521_fu_2182_p1 = p_Result_15_fu_2172_p4;

assign data_V_fu_564_p1 = base_r;

assign eZ_1_fu_982_p4 = {{{{13'd4096}, {ret_V_4_reg_2358_pp0_iter4_reg}}}, {1'd0}};

assign eZ_2_fu_1074_p3 = {{8'd128}, {zext_ln662_1_fu_1071_p1}};

assign eZ_3_fu_1162_p3 = {{23'd4194304}, {tmp_3_reg_2402_pp0_iter8_reg}};

assign eZ_4_fu_1249_p3 = {{28'd134217728}, {tmp_6_reg_2424_pp0_iter10_reg}};

assign eZ_5_fu_1397_p3 = {{33'd4294967296}, {tmp_12_reg_2446_pp0_iter12_reg}};

assign eZ_fu_889_p3 = {{5'd16}, {zext_ln662_fu_886_p1}};

assign exp_Z1P_m_1_V_fu_1924_p4 = {{exp_Z1P_m_1_l_V_fu_1918_p2[51:2]}};

assign exp_Z1P_m_1_l_V_fu_1918_p2 = (zext_ln657_14_fu_1914_p1 + zext_ln1146_8_fu_1902_p1);

assign exp_Z1_hi_V_fu_1934_p4 = {{pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_q0[57:8]}};

assign exp_Z2P_m_1_V_fu_1843_p2 = (zext_ln657_12_fu_1839_p1 + zext_ln1146_7_fu_1828_p1);

assign exp_Z2_m_1_V_fu_1859_p4 = {{{Z2_V_reg_2565_pp0_iter20_reg}, {1'd0}}, {tmp_17_fu_1849_p4}};

assign grp_fu_2245_p1 = 31'd23637;

assign icmp_ln369_fu_600_p2 = ((b_exp_fu_594_p2 == 12'd0) ? 1'b1 : 1'b0);

assign icmp_ln407_1_fu_685_p2 = ((tmp_23_fu_576_p4 != 11'd0) ? 1'b1 : 1'b0);

assign icmp_ln407_2_fu_703_p2 = ((tmp_23_fu_576_p4 == 11'd0) ? 1'b1 : 1'b0);

assign icmp_ln407_fu_679_p2 = ((tmp_23_fu_576_p4 != 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln805_fu_1659_p2 = ((trunc_ln805_fu_1656_p1 == 18'd0) ? 1'b1 : 1'b0);

assign icmp_ln824_1_fu_630_p2 = ((tmp_23_fu_576_p4 == 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln824_fu_606_p2 = ((tmp_24_fu_586_p1 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln840_fu_2107_p2 = (($signed(tmp_20_fu_2097_p4) > $signed(3'd0)) ? 1'b1 : 1'b0);

assign icmp_ln844_fu_2128_p2 = (($signed(r_exp_V_2_fu_2090_p3) < $signed(13'd7170)) ? 1'b1 : 1'b0);

assign index0_fu_644_p4 = {{data_V_fu_564_p1[51:46]}};

assign lhs_10_fu_1256_p3 = {{tmp_10_reg_2430_pp0_iter10_reg}, {54'd0}};

assign lhs_12_fu_1404_p3 = {{tmp_13_reg_2452_pp0_iter12_reg}, {64'd0}};

assign lhs_2_fu_897_p3 = {{tmp_8_reg_2353}, {14'd0}};

assign lhs_4_fu_991_p3 = {{trunc_ln657_3_reg_2370_pp0_iter4_reg}, {25'd0}};

assign lhs_6_fu_1082_p3 = {{tmp_s_reg_2386_pp0_iter6_reg}, {34'd0}};

assign lhs_8_fu_1169_p3 = {{tmp_4_reg_2408_pp0_iter8_reg}, {44'd0}};

assign lhs_V_2_fu_1572_p3 = {{Elog2_V_reg_2508}, {30'd0}};

assign lhs_V_4_fu_1892_p5 = {{{{Z2_V_reg_2565_pp0_iter21_reg}, {1'd0}}, {tmp_17_reg_2622}}, {2'd0}};

assign lhs_V_7_fu_2018_p3 = {{ret_V_35_fu_2013_p2}, {49'd0}};

assign lhs_V_fu_1540_p3 = {{tmp_15_fu_1500_p4}, {45'd0}};

assign lhs_fu_816_p3 = {{trunc_ln657_reg_2331}, {25'd0}};

assign log_sum_V_1_fu_1494_p2 = (zext_ln657_8_fu_1490_p1 + add_ln657_2_fu_1462_p2);

assign m_diff_V_fu_1706_p2 = (trunc_ln2_reg_2538_pp0_iter18_reg - trunc_ln657_1_reg_2555);

assign m_fix_hi_V_fu_1597_p4 = {{ret_V_16_fu_1591_p2[119:104]}};

assign mul_ln682_fu_752_p0 = ((p_Result_s_reg_2286[0:0] == 1'b1) ? zext_ln1287_1_fu_737_p1 : p_Result_13_fu_721_p4);

assign mul_ln682_fu_752_p1 = mul_ln682_fu_752_p10;

assign mul_ln682_fu_752_p10 = pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_q0;

assign or_ln407_1_fu_1980_p2 = (x_is_NaN_fu_1963_p2 | x_is_1_reg_2267_pp0_iter22_reg);

assign or_ln407_2_fu_1993_p2 = (x_is_1_reg_2267_pp0_iter22_reg | icmp_ln824_1_reg_2280_pp0_iter22_reg);

assign or_ln407_3_fu_709_p2 = (icmp_ln824_1_fu_630_p2 | icmp_ln407_2_fu_703_p2);

assign or_ln407_fu_1968_p2 = (x_is_p1_reg_2274_pp0_iter22_reg | x_is_NaN_fu_1963_p2);

assign out_exp_V_fu_2166_p2 = (trunc_ln167_fu_2162_p1 + 11'd1023);

assign p_Result_12_fu_568_p3 = data_V_fu_564_p1[32'd63];

assign p_Result_13_fu_721_p4 = {{{{1'd1}, {tmp_24_reg_2256}}}, {1'd0}};

assign p_Result_15_fu_2172_p4 = {{{{1'd0}, {out_exp_V_fu_2166_p2}}}, {tmp_25_fu_2154_p3}};

assign p_Result_5_fu_1649_p3 = grp_fu_2245_p3[32'd30];

assign p_Result_s_fu_636_p3 = data_V_fu_564_p1[32'd51];

assign pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V_address0 = zext_ln488_reg_2296_pp0_iter11_reg;

assign pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_address0 = zext_ln488_fu_668_p1;

assign pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_address0 = zext_ln488_7_fu_1332_p1;

assign pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V_address0 = zext_ln488_8_fu_1336_p1;

assign pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V_address0 = zext_ln488_9_fu_1340_p1;

assign pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V_address0 = zext_ln488_10_fu_1344_p1;

assign pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V_address0 = zext_ln488_11_fu_1360_p1;

assign pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_address0 = zext_ln488_1_fu_1324_p1;

assign pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_address0 = zext_ln488_6_fu_1328_p1;

assign pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_address0 = zext_ln488_2_fu_1824_p1;

assign pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_address0 = zext_ln488_5_fu_1820_p1;

assign pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_address0 = zext_ln488_4_fu_1759_p1;

assign pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_address1 = zext_ln488_3_fu_1754_p1;

assign r_V_17_fu_1804_p0 = r_V_17_fu_1804_p00;

assign r_V_17_fu_1804_p00 = ret_V_34_fu_1787_p4;

assign r_V_17_fu_1804_p1 = r_V_17_fu_1804_p10;

assign r_V_17_fu_1804_p10 = ret_V_33_fu_1781_p2;

assign r_V_19_fu_1876_p0 = r_V_19_fu_1876_p00;

assign r_V_19_fu_1876_p00 = exp_Z2_m_1_V_fu_1859_p4;

assign r_V_19_fu_1876_p1 = r_V_19_fu_1876_p10;

assign r_V_19_fu_1876_p10 = exp_Z2P_m_1_V_fu_1843_p2;

assign r_V_21_fu_730_p3 = {{1'd1}, {tmp_24_reg_2256}};

assign r_V_22_fu_840_p0 = r_V_22_fu_840_p00;

assign r_V_22_fu_840_p00 = z1_V_fu_780_p3;

assign r_V_22_fu_840_p1 = r_V_22_fu_840_p10;

assign r_V_22_fu_840_p10 = a_reg_2325;

assign r_V_23_fu_924_p0 = r_V_23_fu_924_p00;

assign r_V_23_fu_924_p00 = z2_V_reg_2341;

assign r_V_23_fu_924_p1 = r_V_23_fu_924_p10;

assign r_V_23_fu_924_p10 = a_1_reg_2347;

assign r_V_24_fu_976_p0 = r_V_24_fu_976_p00;

assign r_V_24_fu_976_p00 = z3_V_fu_962_p3;

assign r_V_24_fu_976_p1 = r_V_24_fu_976_p10;

assign r_V_24_fu_976_p10 = a_2_reg_2364;

assign r_V_25_fu_1065_p0 = r_V_25_fu_1065_p00;

assign r_V_25_fu_1065_p00 = z4_V_reg_2380;

assign r_V_25_fu_1065_p1 = r_V_25_fu_1065_p10;

assign r_V_25_fu_1065_p10 = tmp_1_reg_2391;

assign r_V_26_fu_1156_p0 = r_V_26_fu_1156_p00;

assign r_V_26_fu_1156_p00 = tmp_3_reg_2402;

assign r_V_26_fu_1156_p1 = r_V_26_fu_1156_p10;

assign r_V_26_fu_1156_p10 = tmp_5_reg_2413;

assign r_V_27_fu_1243_p0 = r_V_27_fu_1243_p00;

assign r_V_27_fu_1243_p00 = tmp_6_reg_2424;

assign r_V_27_fu_1243_p1 = r_V_27_fu_1243_p10;

assign r_V_27_fu_1243_p10 = tmp_11_reg_2435;

assign r_V_28_fu_1354_p0 = r_V_28_fu_1354_p00;

assign r_V_28_fu_1354_p00 = tmp_12_reg_2446;

assign r_V_28_fu_1354_p1 = r_V_28_fu_1354_p10;

assign r_V_28_fu_1354_p10 = tmp_14_reg_2457;

assign r_V_29_fu_1524_p0 = zext_ln1069_2_fu_1520_p1;

assign r_V_29_fu_1524_p1 = zext_ln1069_2_fu_1520_p1;

assign r_V_fu_1952_p0 = r_V_fu_1952_p00;

assign r_V_fu_1952_p00 = exp_Z1P_m_1_V_fu_1924_p4;

assign r_V_fu_1952_p1 = r_V_fu_1952_p10;

assign r_V_fu_1952_p10 = exp_Z1_hi_V_fu_1934_p4;

assign r_exp_V_2_fu_2090_p3 = ((tmp_19_fu_2077_p3[0:0] == 1'b1) ? ret_V_32_reg_2548_pp0_iter22_reg : r_exp_V_fu_2085_p2);

assign r_exp_V_fu_2085_p2 = ($signed(ret_V_32_reg_2548_pp0_iter22_reg) + $signed(13'd8191));

assign r_fu_1764_p4 = {{pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_q1[25:16]}};

assign ret_V_10_fu_1201_p2 = (ret_V_28_fu_1184_p2 - zext_ln1147_4_fu_1197_p1);

assign ret_V_12_fu_1288_p2 = (ret_V_29_fu_1271_p2 - zext_ln1147_5_fu_1284_p1);

assign ret_V_14_fu_1436_p2 = (ret_V_30_fu_1419_p2 - zext_ln1147_6_fu_1432_p1);

assign ret_V_15_fu_1582_p2 = ($signed(lhs_V_2_fu_1572_p3) + $signed(sext_ln1146_fu_1579_p1));

assign ret_V_16_fu_1591_p2 = ($signed(ret_V_15_fu_1582_p2) + $signed(sext_ln1146_1_fu_1588_p1));

assign ret_V_18_fu_1665_p2 = (ret_V_25_cast_fu_1640_p4 + 13'd1);

assign ret_V_23_fu_2059_p2 = (lhs_V_7_fu_2018_p3 + zext_ln1146_9_fu_2026_p1);

assign ret_V_24_fu_827_p2 = (zext_ln1146_fu_823_p1 + select_ln1287_fu_809_p3);

assign ret_V_25_cast_fu_1640_p4 = {{grp_fu_2245_p3[30:18]}};

assign ret_V_25_fu_912_p2 = (zext_ln1146_1_fu_904_p1 + zext_ln657_fu_908_p1);

assign ret_V_26_fu_1006_p2 = (zext_ln1146_2_fu_998_p1 + zext_ln657_1_fu_1002_p1);

assign ret_V_27_fu_1097_p2 = (zext_ln1146_3_fu_1089_p1 + zext_ln657_2_fu_1093_p1);

assign ret_V_28_fu_1184_p2 = (zext_ln1146_4_fu_1176_p1 + zext_ln657_3_fu_1180_p1);

assign ret_V_29_fu_1271_p2 = (zext_ln1146_5_fu_1263_p1 + zext_ln657_4_fu_1267_p1);

assign ret_V_2_fu_850_p2 = (ret_V_24_fu_827_p2 - zext_ln1147_fu_846_p1);

assign ret_V_30_fu_1419_p2 = (zext_ln1146_6_fu_1411_p1 + zext_ln657_5_fu_1415_p1);

assign ret_V_32_fu_1679_p3 = ((p_Result_5_fu_1649_p3[0:0] == 1'b1) ? select_ln804_fu_1671_p3 : ret_V_25_cast_fu_1640_p4);

assign ret_V_33_fu_1781_p2 = (zext_ln657_9_fu_1774_p1 + zext_ln657_10_fu_1777_p1);

assign ret_V_34_fu_1787_p4 = {{{Z3_V_reg_2572}, {9'd0}}, {pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_q0}};

assign ret_V_35_fu_2013_p2 = (exp_Z1_V_reg_2632 + 58'd16);

assign ret_V_4_fu_942_p2 = (ret_V_25_fu_912_p2 - zext_ln1147_1_fu_938_p1);

assign ret_V_6_fu_1023_p2 = (ret_V_26_fu_1006_p2 - zext_ln1147_2_fu_1019_p1);

assign ret_V_8_fu_1114_p2 = (ret_V_27_fu_1097_p2 - zext_ln1147_3_fu_1110_p1);

assign ret_V_fu_1556_p2 = (zext_ln1147_7_fu_1548_p1 - zext_ln1147_8_fu_1552_p1);

assign rhs_12_fu_1190_p3 = {{r_V_26_reg_2419}, {16'd0}};

assign rhs_15_fu_1277_p3 = {{r_V_27_reg_2441}, {21'd0}};

assign rhs_18_fu_1425_p3 = {{r_V_28_reg_2498}, {26'd0}};

assign rhs_19_fu_1629_p3 = {{p_Result_14_reg_2528_pp0_iter15_reg}, {18'd131072}};

assign rhs_3_fu_930_p3 = {{r_V_23_fu_924_p2}, {1'd0}};

assign rhs_6_fu_1012_p3 = {{r_V_24_reg_2375}, {6'd0}};

assign rhs_9_fu_1103_p3 = {{r_V_25_reg_2397}, {11'd0}};

assign rhs_s_fu_1530_p4 = {{r_V_29_fu_1524_p2[79:1]}};

assign sel_tmp13_fu_715_p2 = (xor_ln369_fu_673_p2 & or_ln407_3_fu_709_p2);

assign sel_tmp14_fu_2199_p3 = ((sel_tmp13_reg_2312_pp0_iter22_reg[0:0] == 1'b1) ? select_ln407_3_fu_2005_p3 : select_ln657_fu_2191_p3);

assign select_ln1287_fu_809_p3 = ((tmp_9_reg_2336[0:0] == 1'b1) ? tmp_7_fu_796_p4 : zext_ln1287_fu_805_p1);

assign select_ln369_fu_2231_p3 = ((x_is_1_reg_2267_pp0_iter22_reg[0:0] == 1'b1) ? select_ln407_1_fu_1985_p3 : select_ln844_fu_2223_p3);

assign select_ln407_1_fu_1985_p3 = ((or_ln407_fu_1968_p2[0:0] == 1'b1) ? select_ln407_fu_1973_p3 : 64'd4607182418800017408);

assign select_ln407_2_fu_1997_p3 = ((or_ln407_1_fu_1980_p2[0:0] == 1'b1) ? select_ln407_1_fu_1985_p3 : 64'd9218868437227405312);

assign select_ln407_3_fu_2005_p3 = ((or_ln407_2_fu_1993_p2[0:0] == 1'b1) ? select_ln407_2_fu_1997_p3 : 64'd0);

assign select_ln407_fu_1973_p3 = ((x_is_p1_reg_2274_pp0_iter22_reg[0:0] == 1'b1) ? 64'd4607182418800017408 : 64'd9223372036854775807);

assign select_ln657_fu_2191_p3 = ((and_ln657_fu_2186_p2[0:0] == 1'b1) ? select_ln658_fu_2120_p3 : bitcast_ln521_fu_2182_p1);

assign select_ln658_fu_2120_p3 = ((tmp_21_fu_2113_p3[0:0] == 1'b1) ? 64'd0 : 64'd9218868437227405312);

assign select_ln804_fu_1671_p3 = ((icmp_ln805_fu_1659_p2[0:0] == 1'b1) ? ret_V_25_cast_fu_1640_p4 : ret_V_18_fu_1665_p2);

assign select_ln844_fu_2223_p3 = ((and_ln844_1_fu_2218_p2[0:0] == 1'b1) ? 64'd0 : sel_tmp14_fu_2199_p3);

assign sext_ln1146_1_fu_1588_p1 = $signed(trunc_ln1_reg_2518);

assign sext_ln1146_fu_1579_p1 = $signed(log_sum_V_1_reg_2513);

assign sf_fu_787_p4 = {{{{5'd16}, {mul_ln682_reg_2318}}}, {16'd0}};

assign tmp_15_fu_1500_p4 = {{ret_V_14_fu_1436_p2[135:64]}};

assign tmp_16_fu_1510_p4 = {{ret_V_14_fu_1436_p2[135:96]}};

assign tmp_17_fu_1849_p4 = {{pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_q0[41:2]}};

assign tmp_19_fu_2077_p3 = ret_V_23_fu_2059_p2[32'd106];

assign tmp_20_fu_2097_p4 = {{r_exp_V_2_fu_2090_p3[12:10]}};

assign tmp_21_fu_2113_p3 = ret_V_16_reg_2523_pp0_iter22_reg[32'd119];

assign tmp_23_fu_576_p4 = {{data_V_fu_564_p1[62:52]}};

assign tmp_24_fu_586_p1 = data_V_fu_564_p1[51:0];

assign tmp_25_fu_2154_p3 = ((tmp_19_fu_2077_p3[0:0] == 1'b1) ? tmp_fu_2134_p4 : tmp_2_fu_2144_p4);

assign tmp_2_fu_2144_p4 = {{add_ln1146_1_fu_2065_p2[104:53]}};

assign tmp_7_fu_796_p4 = {{{{5'd16}, {mul_ln682_reg_2318}}}, {17'd0}};

assign tmp_fu_2134_p4 = {{add_ln1146_2_fu_2071_p2[105:54]}};

assign trunc_ln1146_1_fu_2051_p3 = {{trunc_ln1146_2_fu_2047_p1}, {49'd0}};

assign trunc_ln1146_2_fu_2047_p1 = ret_V_35_fu_2013_p2[55:0];

assign trunc_ln1146_fu_2032_p1 = ret_V_35_fu_2013_p2[56:0];

assign trunc_ln167_fu_2162_p1 = r_exp_V_2_fu_2090_p3[10:0];

assign trunc_ln3_fu_2036_p3 = {{trunc_ln1146_fu_2032_p1}, {49'd0}};

assign trunc_ln657_3_fu_958_p1 = ret_V_4_fu_942_p2[75:0];

assign trunc_ln657_fu_768_p1 = mul_ln682_fu_752_p2[49:0];

assign trunc_ln805_fu_1656_p1 = grp_fu_2245_p3[17:0];

assign x_is_1_fu_612_p2 = (icmp_ln824_fu_606_p2 & icmp_ln369_fu_600_p2);

assign x_is_NaN_fu_1963_p2 = (xor_ln828_fu_1958_p2 & icmp_ln824_1_reg_2280_pp0_iter22_reg);

assign x_is_p1_fu_624_p2 = (xor_ln964_fu_618_p2 & x_is_1_fu_612_p2);

assign xor_ln369_fu_673_p2 = (x_is_1_fu_612_p2 ^ 1'd1);

assign xor_ln657_fu_2206_p2 = (icmp_ln840_fu_2107_p2 ^ 1'd1);

assign xor_ln828_fu_1958_p2 = (icmp_ln824_reg_2262_pp0_iter22_reg ^ 1'd1);

assign xor_ln964_fu_618_p2 = (p_Result_12_fu_568_p3 ^ 1'd1);

assign z1_V_fu_780_p3 = {{mul_ln682_reg_2318}, {17'd0}};

assign z3_V_fu_962_p3 = {{ret_V_4_reg_2358}, {1'd0}};

assign zext_ln1069_2_fu_1520_p1 = tmp_16_fu_1510_p4;

assign zext_ln1146_10_fu_2029_p1 = r_V_reg_2637;

assign zext_ln1146_11_fu_2044_p1 = r_V_reg_2637;

assign zext_ln1146_1_fu_904_p1 = lhs_2_fu_897_p3;

assign zext_ln1146_2_fu_998_p1 = lhs_4_fu_991_p3;

assign zext_ln1146_3_fu_1089_p1 = lhs_6_fu_1082_p3;

assign zext_ln1146_4_fu_1176_p1 = lhs_8_fu_1169_p3;

assign zext_ln1146_5_fu_1263_p1 = lhs_10_fu_1256_p3;

assign zext_ln1146_6_fu_1411_p1 = lhs_12_fu_1404_p3;

assign zext_ln1146_7_fu_1828_p1 = ret_V_34_reg_2597;

assign zext_ln1146_8_fu_1902_p1 = lhs_V_4_fu_1892_p5;

assign zext_ln1146_9_fu_2026_p1 = r_V_reg_2637;

assign zext_ln1146_fu_823_p1 = lhs_fu_816_p3;

assign zext_ln1147_1_fu_938_p1 = rhs_3_fu_930_p3;

assign zext_ln1147_2_fu_1019_p1 = rhs_6_fu_1012_p3;

assign zext_ln1147_3_fu_1110_p1 = rhs_9_fu_1103_p3;

assign zext_ln1147_4_fu_1197_p1 = rhs_12_fu_1190_p3;

assign zext_ln1147_5_fu_1284_p1 = rhs_15_fu_1277_p3;

assign zext_ln1147_6_fu_1432_p1 = rhs_18_fu_1425_p3;

assign zext_ln1147_7_fu_1548_p1 = lhs_V_fu_1540_p3;

assign zext_ln1147_8_fu_1552_p1 = rhs_s_fu_1530_p4;

assign zext_ln1147_fu_846_p1 = r_V_22_fu_840_p2;

assign zext_ln1287_1_fu_737_p1 = r_V_21_fu_730_p3;

assign zext_ln1287_fu_805_p1 = sf_fu_787_p4;

assign zext_ln223_1_fu_1377_p1 = pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_q0;

assign zext_ln223_2_fu_1381_p1 = pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_q0;

assign zext_ln223_3_fu_1385_p1 = pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V_q0;

assign zext_ln223_4_fu_1389_p1 = pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V_q0;

assign zext_ln223_5_fu_1393_p1 = pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V_q0;

assign zext_ln223_6_fu_1442_p1 = pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V_q0;

assign zext_ln223_fu_1373_p1 = pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_q0;

assign zext_ln488_10_fu_1344_p1 = tmp_11_reg_2435_pp0_iter11_reg;

assign zext_ln488_11_fu_1360_p1 = tmp_14_reg_2457;

assign zext_ln488_1_fu_1324_p1 = a_reg_2325_pp0_iter11_reg;

assign zext_ln488_2_fu_1824_p1 = m_diff_hi_V_reg_2560_pp0_iter20_reg;

assign zext_ln488_3_fu_1754_p1 = Z4_ind_fu_1744_p4;

assign zext_ln488_4_fu_1759_p1 = Z3_V_fu_1730_p4;

assign zext_ln488_5_fu_1820_p1 = Z2_V_reg_2565;

assign zext_ln488_6_fu_1328_p1 = a_1_reg_2347_pp0_iter11_reg;

assign zext_ln488_7_fu_1332_p1 = a_2_reg_2364_pp0_iter11_reg;

assign zext_ln488_8_fu_1336_p1 = tmp_1_reg_2391_pp0_iter11_reg;

assign zext_ln488_9_fu_1340_p1 = tmp_5_reg_2413_pp0_iter11_reg;

assign zext_ln488_fu_668_p1 = index0_fu_644_p4;

assign zext_ln510_fu_590_p1 = tmp_23_fu_576_p4;

assign zext_ln657_10_fu_1777_p1 = r_fu_1764_p4;

assign zext_ln657_11_fu_1831_p1 = trunc_ln657_s_reg_2602;

assign zext_ln657_12_fu_1839_p1 = add_ln657_7_fu_1834_p2;

assign zext_ln657_13_fu_1906_p1 = trunc_ln657_2_reg_2627;

assign zext_ln657_14_fu_1914_p1 = add_ln657_9_fu_1909_p2;

assign zext_ln657_1_fu_1002_p1 = eZ_1_fu_982_p4;

assign zext_ln657_2_fu_1093_p1 = eZ_2_fu_1074_p3;

assign zext_ln657_3_fu_1180_p1 = eZ_3_fu_1162_p3;

assign zext_ln657_4_fu_1267_p1 = eZ_4_fu_1249_p3;

assign zext_ln657_5_fu_1415_p1 = eZ_5_fu_1397_p3;

assign zext_ln657_6_fu_1458_p1 = add_ln657_1_fu_1452_p2;

assign zext_ln657_7_fu_1480_p1 = add_ln657_4_fu_1474_p2;

assign zext_ln657_8_fu_1490_p1 = add_ln657_5_fu_1484_p2;

assign zext_ln657_9_fu_1774_p1 = Z4_reg_2577;

assign zext_ln657_fu_908_p1 = eZ_fu_889_p3;

assign zext_ln662_1_fu_1071_p1 = z4_V_reg_2380_pp0_iter6_reg;

assign zext_ln662_fu_886_p1 = z2_V_reg_2341;

always @ (posedge ap_clk) begin
    zext_ln488_reg_2296[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln488_reg_2296_pp0_iter1_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln488_reg_2296_pp0_iter2_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln488_reg_2296_pp0_iter3_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln488_reg_2296_pp0_iter4_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln488_reg_2296_pp0_iter5_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln488_reg_2296_pp0_iter6_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln488_reg_2296_pp0_iter7_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln488_reg_2296_pp0_iter8_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln488_reg_2296_pp0_iter9_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln488_reg_2296_pp0_iter10_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln488_reg_2296_pp0_iter11_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    ret_V_34_reg_2597[34:26] <= 9'b000000000;
end

endmodule //inversekinematics_pow_generic_double_s
