<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>libopencm3: rcc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">libopencm3
   </div>
   <div id="projectbrief">A free/libre/open-source firmware library for various ARM Cortex-M3 microcontrollers.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>libopencm3</span></a></li>
      <li><a href="pages.html"><span>General&#160;Information</span></a></li>
      <li><a href="../../html/index.html"><span>Back&#160;to&#160;Top</span></a></li>
      <li><a href="../../cm3/html/modules.html"><span>CM3&#160;Core</span></a></li>
      <li><a href="../../usb/html/modules.html"><span>Generic&#160;USB</span></a></li>
      <li><a href="../../stm32f0/html/modules.html"><span>STM32F0</span></a></li>
      <li><a href="../../stm32f1/html/modules.html"><span>STM32F1</span></a></li>
      <li><a href="../../stm32f2/html/modules.html"><span>STM32F2</span></a></li>
      <li><a href="../../stm32f3/html/modules.html"><span>STM32F3</span></a></li>
      <li><a href="../../stm32f4/html/modules.html"><span>STM32F4</span></a></li>
      <li><a href="../../stm32f7/html/modules.html"><span>STM32F7</span></a></li>
      <li><a href="../../stm32l0/html/modules.html"><span>STM32L0</span></a></li>
      <li><a href="../../stm32l1/html/modules.html"><span>STM32L1</span></a></li>
      <li><a href="modules.html"><span>STM32L4</span></a></li>
      <li><a href="../../lm3s/html/modules.html"><span>LM3S</span></a></li>
      <li><a href="../../lm4f/html/modules.html"><span>LM4F</span></a></li>
      <li><a href="../../lpc13xx/html/modules.html"><span>LPC13</span></a></li>
      <li><a href="../../lpc17xx/html/modules.html"><span>LPC17</span></a></li>
      <li><a href="../../lpc43xx/html/modules.html"><span>LPC43</span></a></li>
      <li><a href="../../efm32g/html/modules.html"><span>EFM32&#160;Gecko</span></a></li>
      <li><a href="../../efm32gg/html/modules.html"><span>EFM32&#160;Giant&#160;Gecko</span></a></li>
      <li><a href="../../efm32lg/html/modules.html"><span>EFM32&#160;Leopard&#160;Gecko</span></a></li>
      <li><a href="../../efm32tg/html/modules.html"><span>EFM32&#160;Tiny&#160;Gecko</span></a></li>
      <li><a href="../../sam3a/html/modules.html"><span>SAM3A</span></a></li>
      <li><a href="../../sam3n/html/modules.html"><span>SAM3N</span></a></li>
      <li><a href="../../sam3s/html/modules.html"><span>SAM3S</span></a></li>
      <li><a href="../../sam3u/html/modules.html"><span>SAM3U</span></a></li>
      <li><a href="../../sam3x/html/modules.html"><span>SAM3X</span></a></li>
      <li><a href="../../vf6xx/html/modules.html"><span>VF6XX</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('rcc_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">rcc.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="rcc_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/** @defgroup rcc_defines RCC Defines</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * @ingroup STM32L4xx_defines</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * @brief &lt;b&gt;Defined Constants and Types for the STM32L4xx Reset and Clock</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * Control&lt;/b&gt;</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * @version 1.0.0</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * @author @htmlonly &amp;copy; @endhtmlonly 2015 Karl Palsson &lt;karlp@tweak.net.au&gt;</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * @date 12 November 2015</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * LGPL License Terms @ref lgpl_license</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *  */</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;</div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * This file is part of the libopencm3 project.</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * Copyright (C) 2015 Karl Palsson &lt;karlp@tweak.net.au&gt;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * This library is free software: you can redistribute it and/or modify</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * it under the terms of the GNU Lesser General Public License as published by</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * the Free Software Foundation, either version 3 of the License, or</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * (at your option) any later version.</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * This library is distributed in the hope that it will be useful,</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * GNU Lesser General Public License for more details.</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * You should have received a copy of the GNU Lesser General Public License</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * along with this library.  If not, see &lt;http://www.gnu.org/licenses/&gt;.</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">/**@{*/</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#ifndef LIBOPENCM3_RCC_H</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#define LIBOPENCM3_RCC_H</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">/* --- RCC registers ------------------------------------------------------- */</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga3465fac46f8d87fc7e243765777af052">   44</a></span>&#160;<span class="preprocessor">#define RCC_CR                          MMIO32(RCC_BASE + 0x00)</span></div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga36ef3978721517e6a8493213d531133c">   45</a></span>&#160;<span class="preprocessor">#define RCC_ICSCR                       MMIO32(RCC_BASE + 0x04)</span></div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga8f7780f390ef4cbb05efa06554ba0998">   46</a></span>&#160;<span class="preprocessor">#define RCC_CFGR                        MMIO32(RCC_BASE + 0x08)</span></div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga838793cbec63d7be4f2ec76c8f605de0">   47</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR                     MMIO32(RCC_BASE + 0x0c)</span></div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gad488db35f540dc943f6e03ca1de9263a">   48</a></span>&#160;<span class="preprocessor">#define RCC_PLLSAI1_CFGR                MMIO32(RCC_BASE + 0x10)</span></div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gab49edc775b01c54cb1a0ce0f3ebca763">   49</a></span>&#160;<span class="preprocessor">#define RCC_PLLSAI2_CFGR                MMIO32(RCC_BASE + 0x14)</span></div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga87ecbbce21dd0f5382b179f43cfc122d">   50</a></span>&#160;<span class="preprocessor">#define RCC_CIER                        MMIO32(RCC_BASE + 0x18)</span></div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga4655433de1d0ce076c990d59923c0f02">   51</a></span>&#160;<span class="preprocessor">#define RCC_CIFR                        MMIO32(RCC_BASE + 0x1c)</span></div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga3183214298f7807a45106697f39c26d6">   52</a></span>&#160;<span class="preprocessor">#define RCC_CICR                        MMIO32(RCC_BASE + 0x20)</span></div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga42fa2e12e764696f14e2dbe3e9d0987d">   53</a></span>&#160;<span class="preprocessor">#define RCC_AHB1RSTR_OFFSET             0x28</span></div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga0bc67cc30c669987522dc73d26b960a8">   54</a></span>&#160;<span class="preprocessor">#define RCC_AHB1RSTR                    MMIO32(RCC_BASE + RCC_AHB1RSTR_OFFSET)</span></div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gabf1f923022637d3dd15dbf667515fdba">   55</a></span>&#160;<span class="preprocessor">#define RCC_AHB2RSTR_OFFSET             0x2c</span></div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gad04629713149ad47d52316341118bcea">   56</a></span>&#160;<span class="preprocessor">#define RCC_AHB2RSTR                    MMIO32(RCC_BASE + RCC_AHB2RSTR_OFFSET)</span></div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga33814d3a6acf5864d8795e3861709244">   57</a></span>&#160;<span class="preprocessor">#define RCC_AHB3RSTR_OFFSET             0x30</span></div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gac3bf377d674c00770c5a4826dcc55df3">   58</a></span>&#160;<span class="preprocessor">#define RCC_AHB3RSTR                    MMIO32(RCC_BASE + RCC_AHB3RSTR_OFFSET)</span></div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gabc7fbce97b8446683ba47bc4961c9c62">   59</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR1_OFFSET            0x38</span></div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga550e15c43d4b1f0660738c99ffd79afb">   60</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR1                   MMIO32(RCC_BASE + RCC_APB1RSTR1_OFFSET)</span></div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gaced9d696dadac1e32d51493536dc8ab8">   61</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR2_OFFSET            0x3c</span></div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga96f1c9f6461c70aad290f9f98f98fd54">   62</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR2                   MMIO32(RCC_BASE + RCC_APB1RSTR2_OFFSET)</span></div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga0f5a48a585d90a6e92c41110bf38e3cd">   63</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_OFFSET             0x40</span></div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gaec8fff978fdbc3903c85e1bb5b4fa698">   64</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR                    MMIO32(RCC_BASE + RCC_APB2RSTR_OFFSET)</span></div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gae845d181520f2fb74373baa8a9afcbd3">   65</a></span>&#160;<span class="preprocessor">#define RCC_AHB1ENR_OFFSET              0x48</span></div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga305184464592fe039a4e47e9d88bdcc4">   66</a></span>&#160;<span class="preprocessor">#define RCC_AHB1ENR                     MMIO32(RCC_BASE + RCC_AHB1ENR_OFFSET)</span></div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gac695205f410ddd9f06c33ac02a1789b6">   67</a></span>&#160;<span class="preprocessor">#define RCC_AHB2ENR_OFFSET              0x4c</span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga5fcc4a3f4dee7483eccb6f58712f718b">   68</a></span>&#160;<span class="preprocessor">#define RCC_AHB2ENR                     MMIO32(RCC_BASE + RCC_AHB2ENR_OFFSET)</span></div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gaa0959ec87ed9ee9f93c53798dee05aa6">   69</a></span>&#160;<span class="preprocessor">#define RCC_AHB3ENR_OFFSET              0x50</span></div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gada267a9e207dd882e7e8a40b7a2e8a15">   70</a></span>&#160;<span class="preprocessor">#define RCC_AHB3ENR                     MMIO32(RCC_BASE + RCC_AHB3ENR_OFFSET)</span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga96a392287bd23cac2e06656e2824b79e">   71</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR1_OFFSET             0x58</span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga3fc104fe1f0c73699e77c11dd3c2f174">   72</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR1                    MMIO32(RCC_BASE + RCC_APB1ENR1_OFFSET)</span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga328c7eaea84466cd5a48fcc72b3f514b">   73</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR2_OFFSET             0x5c</span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga5c30019e10ed98d40a96b6a212ab0803">   74</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR2                    MMIO32(RCC_BASE + RCC_APB1ENR2_OFFSET)</span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gac36e9f418c4d14284b0b8508ebdb923b">   75</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_OFFSET              0x60</span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga6d4cd87f49d551c356fed82cbbddc5a4">   76</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR                     MMIO32(RCC_BASE + RCC_APB2ENR_OFFSET)</span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga24770bf216fa8ef1acccbf7fe3372817">   77</a></span>&#160;<span class="preprocessor">#define RCC_AHB1SMENR_OFFSET            0x68</span></div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gaac699c87c179afe6392a4de49ecf0487">   78</a></span>&#160;<span class="preprocessor">#define RCC_AHB1SMENR                   MMIO32(RCC_BASE + RCC_AHB1SMENR_OFFSET)</span></div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gacd8ec956d358b545835c9afa1655e0d1">   79</a></span>&#160;<span class="preprocessor">#define RCC_AHB2SMENR_OFFSET            0x6c</span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga5a84c4db35a229fb6722ed5d8abf127b">   80</a></span>&#160;<span class="preprocessor">#define RCC_AHB2SMENR                   MMIO32(RCC_BASE + RCC_AHB2SMENR_OFFSET)</span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gab76ec5611ed772b5b0ef1f1d5ab4aa33">   81</a></span>&#160;<span class="preprocessor">#define RCC_AHB3SMENR_OFFSET            0x70</span></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga3ae705a250e6069a9b19d6f403821996">   82</a></span>&#160;<span class="preprocessor">#define RCC_AHB3SMENR                   MMIO32(RCC_BASE + RCC_AHB3SMENR_OFFSET)</span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gaeddafcf4a1f14f45f66525cf7278c504">   83</a></span>&#160;<span class="preprocessor">#define RCC_APB1SMENR1_OFFSET           0x78</span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gab15d602d8b2476dfa62dcaa36191e4de">   84</a></span>&#160;<span class="preprocessor">#define RCC_APB1SMENR1                  MMIO32(RCC_BASE + RCC_APB1SMENR1_OFFSET)</span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gadcef1c7fa480e92c81d35e285c779246">   85</a></span>&#160;<span class="preprocessor">#define RCC_APB1SMENR2_OFFSET           0x7c</span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gac42ed929cf854ee6dec55e25ab4b312a">   86</a></span>&#160;<span class="preprocessor">#define RCC_APB1SMENR2                  MMIO32(RCC_BASE + RCC_APB1SMENR2_OFFSET)</span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga98e186cc2899b8fca1854d363a1ca99e">   87</a></span>&#160;<span class="preprocessor">#define RCC_APB2SMENR_OFFSET            0x80</span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gabb855d91611bb45f394781bd983e9c79">   88</a></span>&#160;<span class="preprocessor">#define RCC_APB2SMENR                   MMIO32(RCC_BASE + RCC_APB2SMENR_OFFSET)</span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga55b61daf8c755ef0342861012001c695">   89</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR                       MMIO32(RCC_BASE + 0x88)</span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gabd13837c4c33c5df3bdff96f8886d438">   90</a></span>&#160;<span class="preprocessor">#define RCC_BDCR                        MMIO32(RCC_BASE + 0x90)</span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga6e483b8da7b5a5da25e9a745bb19f6ec">   91</a></span>&#160;<span class="preprocessor">#define RCC_CSR                         MMIO32(RCC_BASE + 0x94)</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">/* --- RCC_CR values ------------------------------------------------------- */</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;</div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga18f6984411778c7017c3fee82ecbede3">   95</a></span>&#160;<span class="preprocessor">#define RCC_CR_PLLSAI2RDY                       (1 &lt;&lt; 29)</span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga0cc3af461cbbcf3a3adc706e13413606">   96</a></span>&#160;<span class="preprocessor">#define RCC_CR_PLLSAI2ON                        (1 &lt;&lt; 28)</span></div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga03f945af02fdacbf4f32c4ee9879c608">   97</a></span>&#160;<span class="preprocessor">#define RCC_CR_PLLSAI1RDY                       (1 &lt;&lt; 27)</span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga06bc2db1b1f4c7ac0cfe6d20cca83dad">   98</a></span>&#160;<span class="preprocessor">#define RCC_CR_PLLSAI1ON                        (1 &lt;&lt; 26)</span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gafa12d7ac6a7f0f91d066aeb2c6071888">   99</a></span>&#160;<span class="preprocessor">#define RCC_CR_PLLRDY                           (1 &lt;&lt; 25)</span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gad0e73d5b0a4883e074d40029b49ee47e">  100</a></span>&#160;<span class="preprocessor">#define RCC_CR_PLLON                            (1 &lt;&lt; 24)</span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gacc05308869ad055e1e6f2c32d738aecd">  101</a></span>&#160;<span class="preprocessor">#define RCC_CR_CSSON                            (1 &lt;&lt; 19)</span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gaa3288090671af5a959aae4d7f7696d55">  102</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSEBYP                           (1 &lt;&lt; 18)</span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga86a34e00182c83409d89ff566cb02cc4">  103</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSERDY                           (1 &lt;&lt; 17)</span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gadb8228c9020595b4cf9995137b8c9a7d">  104</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSEON                            (1 &lt;&lt; 16)</span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga8f0aba1e728b2409378cda9d59e6a506">  105</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSIASFS                          (1 &lt;&lt; 11)</span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d">  106</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSIRDY                           (1 &lt;&lt; 10)</span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gaa9172ae30b26b2daad9442579b8e2dd0">  107</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSIKERON                         (1 &lt;&lt; 9)</span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gaf4fcacf94a97f7d49a70e089b39cf474">  108</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSION                            (1 &lt;&lt; 8)</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment">/** @defgroup rcc_cr_msirange MSI Range</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment"> * @ingroup STM32L4xx_rcc_defines</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment"> * @brief Range of the MSI oscillator</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">Twelve frequency ranges are available: 100 kHz, 200 kHz, 400 kHz, 800 kHz,</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment">1 MHz, 2 MHz, 4 MHz (default value), 8 MHz, 16 MHz, 24 MHz, 32 MHz and 48 MHz</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment">@sa rcc_csr_msirange</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment">@{*/</span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="group__rcc__cr__msirange.html#ga054f8a520aab82af83136fe4969d9911">  116</a></span>&#160;<span class="preprocessor">#define RCC_CR_MSIRANGE_SHIFT                   4</span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="group__rcc__cr__msirange.html#ga77f93ce7f4f59734f9e4c2288387ae3b">  117</a></span>&#160;<span class="preprocessor">#define RCC_CR_MSIRANGE_MASK                    0xf</span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="group__rcc__cr__msirange.html#ga7b5c4cf71fe3c8ac5e9fb988bbee2110">  118</a></span>&#160;<span class="preprocessor">#define RCC_CR_MSIRANGE_100KHZ                  0</span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="group__rcc__cr__msirange.html#ga3bd84690434fbad3112b7434cd24d162">  119</a></span>&#160;<span class="preprocessor">#define RCC_CR_MSIRANGE_200KHZ                  1</span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="group__rcc__cr__msirange.html#gacda73ba7b999fe19c6bc005dd0d2c356">  120</a></span>&#160;<span class="preprocessor">#define RCC_CR_MSIRANGE_400KHZ                  2</span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="group__rcc__cr__msirange.html#ga5d9269784828e2b151231d86fd5e3bfc">  121</a></span>&#160;<span class="preprocessor">#define RCC_CR_MSIRANGE_800KHZ                  3</span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="group__rcc__cr__msirange.html#ga13185891416fc2b0758fa08395913c8f">  122</a></span>&#160;<span class="preprocessor">#define RCC_CR_MSIRANGE_1MHZ                    4</span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="group__rcc__cr__msirange.html#ga289b97d6cfb4c3a5cea782429c993f70">  123</a></span>&#160;<span class="preprocessor">#define RCC_CR_MSIRANGE_2MHZ                    5</span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="group__rcc__cr__msirange.html#ga92cc221b8917a74440f0c802c4926b54">  124</a></span>&#160;<span class="preprocessor">#define RCC_CR_MSIRANGE_4MHZ                    6</span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="group__rcc__cr__msirange.html#ga7e618d0c96e8d6286efb1c778b95c300">  125</a></span>&#160;<span class="preprocessor">#define RCC_CR_MSIRANGE_8MHZ                    7</span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="group__rcc__cr__msirange.html#ga865f8b7f3282991086a1c26e0c680dec">  126</a></span>&#160;<span class="preprocessor">#define RCC_CR_MSIRANGE_16MHZ                   8</span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="group__rcc__cr__msirange.html#ga3c3c80c6137ebcf7ecd22026955fc78d">  127</a></span>&#160;<span class="preprocessor">#define RCC_CR_MSIRANGE_24MHZ                   9</span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="group__rcc__cr__msirange.html#ga17187a05917df2bfb1715e3f8a1ceb28">  128</a></span>&#160;<span class="preprocessor">#define RCC_CR_MSIRANGE_32MHZ                   10</span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="group__rcc__cr__msirange.html#ga4024e4e2cd010ccfd061a57ec37335d3">  129</a></span>&#160;<span class="preprocessor">#define RCC_CR_MSIRANGE_48MHZ                   11</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment">/*@}*/</span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga49933766dd383651a6757d47f76649de">  131</a></span>&#160;<span class="preprocessor">#define RCC_CR_MSIRGSEL                         (1 &lt;&lt; 3)</span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga284cff3de5ace8d67ac612240c20421f">  132</a></span>&#160;<span class="preprocessor">#define RCC_CR_MSIPLLEN                         (1 &lt;&lt; 2)</span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gac38ef564d136d79b5e22b564db8d2b07">  133</a></span>&#160;<span class="preprocessor">#define RCC_CR_MSIRDY                           (1 &lt;&lt; 1)</span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gaee09fff7bffaaabc64d99627f2249795">  134</a></span>&#160;<span class="preprocessor">#define RCC_CR_MSION                            (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment">/* --- RCC_ICSCR values ---------------------------------------------------- */</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;</div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga5fa8e19223098658f5dba605986285d3">  139</a></span>&#160;<span class="preprocessor">#define RCC_ICSCR_HSITRIM_SHIFT         24</span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga5d4698edfd9f2d872960026ab6a069ae">  140</a></span>&#160;<span class="preprocessor">#define RCC_ICSCR_HSITRIM_MASK          0x1f</span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga1824c6f3be6d2f36f85bf434fc0aad51">  141</a></span>&#160;<span class="preprocessor">#define RCC_ICSCR_HSICAL_SHIFT          16</span></div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gace9da445a31468e55ae5b3a32e33cc70">  142</a></span>&#160;<span class="preprocessor">#define RCC_ICSCR_HSICAL_MASK           0xff</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;</div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga5d8282300cdf12c415ca4dc079fd7320">  144</a></span>&#160;<span class="preprocessor">#define RCC_ICSCR_MSITRIM_SHIFT         8</span></div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga4938eb41feca4bb20697a641bf702c04">  145</a></span>&#160;<span class="preprocessor">#define RCC_ICSCR_MSITRIM_MASK          0xff</span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga14195456c9ec73630ec7a477f3174b2d">  146</a></span>&#160;<span class="preprocessor">#define RCC_ICSCR_MSICAL_SHIFT          0</span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gae33975b995d980f0415e6ef2586f1cfc">  147</a></span>&#160;<span class="preprocessor">#define RCC_ICSCR_MSICAL_MASK           0xff</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment">/* --- RCC_CFGR values ----------------------------------------------------- */</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment">/* MCOPRE */</span></div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gac0bd335b38b0a72a0f42661829727fbd">  152</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOPRE_DIV1        0</span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga41db56060b3511b3091d081c7c1ef659">  153</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOPRE_DIV2        1</span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gaae98d1559e9bebb8a7221f23e87772dd">  154</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOPRE_DIV4        2</span></div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gaeb847ba58050383bb4f73e743fb05ee4">  155</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOPRE_DIV8        3</span></div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga8aaa21720ceabda4cee4c9dcb8684ccf">  156</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOPRE_DIV16       4</span></div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga562bc8e3d48d9685f439fb7d150030b0">  157</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOPRE_SHIFT       27</span></div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga60545c4e488c3b498f8183086029f8a5">  158</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOPRE_MASK        0x7</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment">/* MCO: Microcontroller clock output */</span></div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gae5cca64c29290cda14213761e3f69830">  161</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_NOCLK                      0x0</span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gaecf3b078108fdaf7e66d15ae71ec4181">  162</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_SYSCLK                     0x1</span></div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga28617fce31a81d8e35020752aa1819af">  163</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_MSICLK                     0x2</span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gabce2c69ed805e723ef3a7ae03fd10f67">  164</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_HSI16CLK                   0x3</span></div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga29638cf404bfccc933434221c6cd7362">  165</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_HSECLK                     0x4</span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga8305fbe5016b8256a8e3815e71b7e541">  166</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_PLLCLK                     0x5</span></div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gab312dec3652b73d15abfc02a95f93562">  167</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_LSICLK                     0x6</span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gad7b6a00f91a4e7d8797d48925ef00d2f">  168</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_LSECLK                     0x7</span></div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga312a8b71910c2651fecef435f8fc8a69">  169</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_SHIFT                      24</span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gaff9c7eae80be545a3ffdacf0ba163c36">  170</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_MASK                       0xf</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment">/* Wakeup from stop clock selection */</span></div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga7e64575f7fd8ff24a90d0ad598457574">  173</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_STOPWUCK_MSI           (0 &lt;&lt; 15)</span></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gabc38f1b5de22cb8db16de2c868ebd063">  174</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_STOPWUCK_HSI16         (1 &lt;&lt; 15)</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="comment">/* PPRE2: APB high-speed prescaler (APB2) */</span></div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga4cf88ccf9fa68048c52dd87b3b70f6c5">  177</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE2_NODIV            0x0</span></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga99d9c91eaad122460d324a71cc939d1b">  178</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE2_DIV2             0x4</span></div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga4340fc3fc52eca36eb302959fbecb715">  179</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE2_DIV4             0x5</span></div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga412b382a1134e0ee5614e0f4bcf97552">  180</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE2_DIV8             0x6</span></div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gaece3ee58d4138f7452733bfa1ad37eb9">  181</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE2_DIV16            0x7</span></div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga41aef118b0611444caa87df8ea302dc2">  182</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE2_MASK             0x7</span></div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga15a0cbdc8e97c9b49262611b4a999f0e">  183</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE2_SHIFT            11</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="comment">/* PPRE1: APB low-speed prescaler (APB1) */</span></div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga57c70528f386eb1fbaa1ba7fd6140071">  186</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE1_NODIV            0x0</span></div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gaf832ad6844c907d9bb37c1536defcb0d">  187</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE1_DIV2             0x4</span></div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga0e340725f46e9462d9b02a079b9fa8ae">  188</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE1_DIV4             0x5</span></div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga9ddd6d657837e1971bb86e3bf1c15e72">  189</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE1_DIV8             0x6</span></div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga5c38ba326bde7c7a18c4f7f2aacf823f">  190</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE1_DIV16            0x7</span></div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga1220a63e00de9ff4a2a45474ead3662d">  191</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE1_MASK             0x7</span></div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gafb5d3be2370b0ec48507ffdac9745c8b">  192</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE1_SHIFT            8</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment">/* HPRE: AHB prescaler */</span></div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga2b5c237044af2e4d7343d46cf6c24318">  195</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_NODIV             0x0</span></div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gaa9eeb5e38e53e79b08a4ac438497ebea">  196</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_DIV2              0x8</span></div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gaffe860867ae4b1b6d28473ded1546d91">  197</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_DIV4              0x9</span></div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gaca71d6b42bdb83b5ff5320578869a058">  198</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_DIV8              0xa</span></div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga3806da4f1afc9e5be0fca001c8c57815">  199</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_DIV16             0xb</span></div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga1caeba8dc2b4c0bb11be600e983e3370">  200</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_DIV64             0xc</span></div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga280da821f0da1bec1f4c0e132ddf8eab">  201</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_DIV128            0xd</span></div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga089930cedd5b2cb201e717438f29d25b">  202</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_DIV256            0xe</span></div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gae5088dcbaefc55d4b6693e9b1e595ed0">  203</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_DIV512            0xf</span></div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga437d3c7d4232b6563cda9b2789d2b7e5">  204</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_MASK              0xf</span></div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gabe81fd6d8e84f74aa4f2e31f26aa2819">  205</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_SHIFT             4</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="comment">/* SWS: System clock switch status */</span></div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gab22f5fe5aca788772b1596d5155628c5">  208</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SWS_MSI                        0x0</span></div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga5bcfe95ad62808cee34bbb97cad1acc2">  209</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SWS_HSI16                      0x1</span></div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gae09a0202f441c1a43e69c62331d50a08">  210</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SWS_HSE                        0x2</span></div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga2c67e2279804a83ef24438267d9d4a6c">  211</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SWS_PLL                        0x3</span></div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga451045d952eb1caaa0090c9e8dc75082">  212</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SWS_MASK                       0x3</span></div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gaaee06473ada7ed1bf2cae8e52ce2e9ab">  213</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SWS_SHIFT                      2</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="comment">/* SW: System clock switch */</span></div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gaf76678c7a8f1366e115dbdd95e3568eb">  216</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SW_MSI                         0x0</span></div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gab4d7be9f5546cdafea5505ed8a1984a0">  217</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SW_HSI16                       0x1</span></div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gafb563f217242d969f4355d0818fde705">  218</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SW_HSE                         0x2</span></div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga87389cacb2eaf53730da13a2a33cd487">  219</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SW_PLL                         0x3</span></div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga7e5e28699fe923870e15fef3651ff3ef">  220</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SW_MASK                        0x3</span></div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gac1ff0e57acf7fa261817c5ee5cb714c7">  221</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SW_SHIFT                       0</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="comment">/* --- RCC_PLLCFGR - PLL Configuration Register */</span></div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gab97b96fa0fd9d3d4386ed56bb700e4e6">  224</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLR_SHIFT          25</span></div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga1d434ca0178b0806d56ecaeba5b77e31">  225</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLR_MASK           0x3</span></div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gadeb3046fdef34e4ef1d9c65b35debe9a">  226</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLR_DIV2           0</span></div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga005f9ae6a41e1fc54be9ebc4f5191f81">  227</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLR_DIV4           1</span></div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga6a6c926bbc5e9c8262f37740517b4c9c">  228</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLR_DIV6           2</span></div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gafc628c08f49f7f630ec1d9fea2484ff2">  229</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLR_DIV8           3</span></div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gadfa9da7446c63cd5b888d03a80171562">  230</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLREN              (1&lt;&lt;24)</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;</div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gac4df0bb6bd16afd9fbf2e30d3089e93c">  232</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLQ_SHIFT          21</span></div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gad4784939ce13e81f2cc64dda2b5d8770">  233</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLQ_MASK           0x3</span></div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gaaf2d3d87ae804e650d38142ade428739">  234</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLQ_DIV2           0</span></div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga326f281aceada046138ebea8d109341d">  235</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLQ_DIV4           1</span></div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga899e3a4ff302def4ce26e9ac1b30843c">  236</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLQ_DIV6           2</span></div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gadcefdb9c948ebc4ff6c8adc12a805257">  237</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLQ_DIV8           3</span></div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga81cc940b56c46a5e448f7c84263b6be5">  238</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLQEN              (1 &lt;&lt; 20)</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="comment">/* Division for PLLSAI3CLK, 0 == 7, 1 == 17 */</span></div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga2561745be271ee828e26de601f72162d">  241</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLP                (1 &lt;&lt; 17)</span></div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga5279c458a2957bb77be558fb5817c76f">  242</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLP_DIV7           0</span></div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga7d965e754dd5a0d1a74bb0dce1198fde">  243</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLP_DIV17          RCC_PLLCFGR_PLLP</span></div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga0840a12725ad3b5ec8b4d7118bf04c22">  244</a></span>&#160;<span class="preprocessor">#define RCC_PLLPEN                      (1 &lt;&lt; 16)</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="comment">/** @defgroup rcc_pllcfgr_plln RCC_PLLCFGR PLLN values</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="comment">@ingroup STM32L4xx_rcc_defines</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="comment"> * Allowed values 8 &lt;= n &lt;= 86</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="comment">@{*/</span></div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="group__rcc__pllcfgr__plln.html#ga01fadb9f1fc91bb2830620ab5eee5324">  250</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLN_SHIFT          0x8</span></div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="group__rcc__pllcfgr__plln.html#ga90997335764397eb4be02c23676cda4a">  251</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLN_MASK           0x7f</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="comment">/*@}*/</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="comment">/** @defgroup rcc_pllcfgr_pllm RCC_PLLCFGR PLLM values</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="comment">@ingroup STM32L4xx_rcc_defines</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="comment"> * Allowed values 1 &lt;= m &lt;= 8</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="comment">@{*/</span></div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="group__rcc__pllcfgr__pllm.html#gad7dcc662cce20de5eb8a10fb189b5c97">  258</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLM_SHIFT          0x4</span></div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="group__rcc__pllcfgr__pllm.html#gafaac3bc429eaa475ca5e431a020d4c67">  259</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLM_MASK           0x7</span></div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="group__rcc__pllcfgr__pllm.html#ga3cfb255c01f57538cf97987d3eb6fa57">  260</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLM(x)             ((x)-1)</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="comment">/*@}*/</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;</div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga121c20f7a79df054beb7d63698605b81">  263</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLSRC_SHIFT        0</span></div><div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga6c5c6a2e8d760ad7da85ae2c8076ee31">  264</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLSRC_MASK         0x3</span></div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga11f40b0b45a8647419c0eb1adaf12298">  265</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLSRC_NONE         0</span></div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga1f9ff55348d0249c2f23e7946d9174ac">  266</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLSRC_MSI          1</span></div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga7e232e659665467b36df24b629cf2206">  267</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLSRC_HSI16        2</span></div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gae3a86c3918526efe2258ecbb34b91587">  268</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLSRC_HSE          3</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="comment">/* --- RCC_PLLSAI1CFGR ----------------------------------------------------- */</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="comment">/* TODO */</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="comment">/* --- RCC_PLLSAI2CFGR ----------------------------------------------------- */</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="comment">/* TODO */</span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="comment">/* --- RCC_CIER - Clock interrupt enable register -------------------------- */</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;</div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga2ad2357b5d47202e6cb5fafb07b86d58">  277</a></span>&#160;<span class="preprocessor">#define RCC_CIER_LSE_CSSIE                      (1 &lt;&lt; 9)</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="comment">/* OSC ready interrupt enable bits */</span></div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga40bc8e24bfed1a57b916adbe7ec1be17">  279</a></span>&#160;<span class="preprocessor">#define RCC_CIER_PLLSAI2RDYIE                   (1 &lt;&lt; 7)</span></div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga4bfa4103d5045aaea550ba4c1ed3b414">  280</a></span>&#160;<span class="preprocessor">#define RCC_CIER_PLLSAI1RDYIE                   (1 &lt;&lt; 6)</span></div><div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gad9e6e956551977ee6154c4079a2991ba">  281</a></span>&#160;<span class="preprocessor">#define RCC_CIER_PLLRDYIE                       (1 &lt;&lt; 5)</span></div><div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gaeb0c561e89a201a4f7b3e3e2d06ef962">  282</a></span>&#160;<span class="preprocessor">#define RCC_CIER_HSERDYIE                       (1 &lt;&lt; 4)</span></div><div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gac160361e00b75ce6f2b146aa28a9b1f3">  283</a></span>&#160;<span class="preprocessor">#define RCC_CIER_HSIRDYIE                       (1 &lt;&lt; 3)</span></div><div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gaaf5d47df7a135422c9e10d570d6299a6">  284</a></span>&#160;<span class="preprocessor">#define RCC_CIER_MSIRDYIE                       (1 &lt;&lt; 2)</span></div><div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga7a77e3588bfc97b548db842429f4f450">  285</a></span>&#160;<span class="preprocessor">#define RCC_CIER_LSERDYIE                       (1 &lt;&lt; 1)</span></div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gac87846f04143aeef0fabf04ca6453f1a">  286</a></span>&#160;<span class="preprocessor">#define RCC_CIER_LSIRDYIE                       (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="comment">/* --- RCC_CIFR - Clock interrupt flag register */</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;</div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga0f50f7bc98c719172190873cc10bf5b5">  290</a></span>&#160;<span class="preprocessor">#define RCC_CIFR_LSECSSF                        (1 &lt;&lt; 9)</span></div><div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gac7ca64b3739a65df1bdb70cec7be93d9">  291</a></span>&#160;<span class="preprocessor">#define RCC_CIFR_CSSF                           (1 &lt;&lt; 8)</span></div><div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga3b6794c26ece8d674ef2ed1412125bbf">  292</a></span>&#160;<span class="preprocessor">#define RCC_CIFR_PLLSAI2RDYF                    (1 &lt;&lt; 7)</span></div><div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gac34294bfbeda24a1223564ab7e682d2d">  293</a></span>&#160;<span class="preprocessor">#define RCC_CIFR_PLLSAI1RDYF                    (1 &lt;&lt; 6)</span></div><div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga31b19d1c3bec6c7ce1fc4e67b1bd8bb3">  294</a></span>&#160;<span class="preprocessor">#define RCC_CIFR_PLLRDYF                        (1 &lt;&lt; 5)</span></div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga5d12419149aa1342fc0d0a79ae380c50">  295</a></span>&#160;<span class="preprocessor">#define RCC_CIFR_HSERDYF                        (1 &lt;&lt; 4)</span></div><div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga035d773e029fec439d29551774b9304a">  296</a></span>&#160;<span class="preprocessor">#define RCC_CIFR_HSIRDYF                        (1 &lt;&lt; 3)</span></div><div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga41b17e828992b1b4984b39e47e5e20f0">  297</a></span>&#160;<span class="preprocessor">#define RCC_CIFR_MSIRDYF                        (1 &lt;&lt; 2)</span></div><div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga1559f0774dd54852c12a02bf7b867b93">  298</a></span>&#160;<span class="preprocessor">#define RCC_CIFR_LSERDYF                        (1 &lt;&lt; 1)</span></div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gad1f597c9d40c025a6695824b5da27c13">  299</a></span>&#160;<span class="preprocessor">#define RCC_CIFR_LSIRDYF                        (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="comment">/* --- RCC_CICR - Clock interrupt clear register */</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;</div><div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gaed680945ce75921ac6e96daef1393250">  303</a></span>&#160;<span class="preprocessor">#define RCC_CICR_LSECSSC                        (1 &lt;&lt; 9)</span></div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga5effadce798e53ab37c5aea9300b3b23">  304</a></span>&#160;<span class="preprocessor">#define RCC_CICR_CSSC                           (1 &lt;&lt; 8)</span></div><div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gadd942b1903ef36d617c397eb57c29283">  305</a></span>&#160;<span class="preprocessor">#define RCC_CICR_PLLSAI2RDYC                    (1 &lt;&lt; 7)</span></div><div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga37ae65002cf46376f1214d7def72ecd4">  306</a></span>&#160;<span class="preprocessor">#define RCC_CICR_PLLSAI1RDYC                    (1 &lt;&lt; 6)</span></div><div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga3c21ea94e557cddcb31e69b7e5e190c7">  307</a></span>&#160;<span class="preprocessor">#define RCC_CICR_PLLRDYC                        (1 &lt;&lt; 5)</span></div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga93a9d7d137fc8b7e01af7aabc3d6d42a">  308</a></span>&#160;<span class="preprocessor">#define RCC_CICR_HSERDYC                        (1 &lt;&lt; 4)</span></div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga0c463351fe85650ed1f8e1fc9a1ce79d">  309</a></span>&#160;<span class="preprocessor">#define RCC_CICR_HSIRDYC                        (1 &lt;&lt; 3)</span></div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga914c0fb2b7bf0723cce7acb83a7026b3">  310</a></span>&#160;<span class="preprocessor">#define RCC_CICR_MSIRDYC                        (1 &lt;&lt; 2)</span></div><div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga5ab791dab5d2c0e53094c7150e96eb33">  311</a></span>&#160;<span class="preprocessor">#define RCC_CICR_LSERDYC                        (1 &lt;&lt; 1)</span></div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga4b3873e100ebe8a67fe148de1c8a9caf">  312</a></span>&#160;<span class="preprocessor">#define RCC_CICR_LSIRDYC                        (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="comment">/* --- RCC_AHB1RSTR values ------------------------------------------------- */</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;</div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga0294485b5d395f97d5351ae6d780176f">  316</a></span>&#160;<span class="preprocessor">#define RCC_AHB1RSTR_TSCRST                     (1 &lt;&lt; 16)</span></div><div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga94f45f591e5e217833c6ab36a958543b">  317</a></span>&#160;<span class="preprocessor">#define RCC_AHB1RSTR_CRCRST                     (1 &lt;&lt; 12)</span></div><div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gaeda086ff0cd47ff4e697ae41c49da5af">  318</a></span>&#160;<span class="preprocessor">#define RCC_AHB1RSTR_FLASHRST                   (1 &lt;&lt; 8)</span></div><div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga827aea44c35a0c3eb815a5d7d8546c7b">  319</a></span>&#160;<span class="preprocessor">#define RCC_AHB1RSTR_DMA2RST                    (1 &lt;&lt; 1)</span></div><div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga4d1655ddfb777fce28b1d6b9a9c2d0e0">  320</a></span>&#160;<span class="preprocessor">#define RCC_AHB1RSTR_DMA1RST                    (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="comment">/* --- RCC_AHB2RSTR values ------------------------------------------------- */</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;</div><div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gace46c6461c8b4ddd78510bc2c529c91b">  324</a></span>&#160;<span class="preprocessor">#define RCC_AHB2RSTR_RNGRST                     (1 &lt;&lt; 18)</span></div><div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga94851d1c929e3ab267fe7b83aa0893d3">  325</a></span>&#160;<span class="preprocessor">#define RCC_AHB2RSTR_AESRST                     (1 &lt;&lt; 16)</span></div><div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga7d92799ad4647f55642e2442ab155497">  326</a></span>&#160;<span class="preprocessor">#define RCC_AHB2RSTR_ADCRST                     (1 &lt;&lt; 13)</span></div><div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gae1b8b894a2f1ea24b4799c7a30abbb5a">  327</a></span>&#160;<span class="preprocessor">#define RCC_AHB2RSTR_OTGFSRST                   (1 &lt;&lt; 12)</span></div><div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gaf7651b356796500e75dd91c480da9929">  328</a></span>&#160;<span class="preprocessor">#define RCC_AHB2RSTR_GPIOHRST                   (1 &lt;&lt; 7)</span></div><div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gac4140a720f8be6a1d1e5275c93d24cb3">  329</a></span>&#160;<span class="preprocessor">#define RCC_AHB2RSTR_GPIOGRST                   (1 &lt;&lt; 6)</span></div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga024f5d051ca12f2277964d979ebd140a">  330</a></span>&#160;<span class="preprocessor">#define RCC_AHB2RSTR_GPIOFRST                   (1 &lt;&lt; 5)</span></div><div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gadcf406f955f5270473ccf1fca6e7c0f2">  331</a></span>&#160;<span class="preprocessor">#define RCC_AHB2RSTR_GPIOERST                   (1 &lt;&lt; 4)</span></div><div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga0eea34bedb05bf13a77b2af967e6df37">  332</a></span>&#160;<span class="preprocessor">#define RCC_AHB2RSTR_GPIODRST                   (1 &lt;&lt; 3)</span></div><div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gafd42ee66f9fba88599fe8f5aaef6b368">  333</a></span>&#160;<span class="preprocessor">#define RCC_AHB2RSTR_GPIOCRST                   (1 &lt;&lt; 2)</span></div><div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga5897d8bbf2270b44b9fe6a753358bdc7">  334</a></span>&#160;<span class="preprocessor">#define RCC_AHB2RSTR_GPIOBRST                   (1 &lt;&lt; 1)</span></div><div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga99b497b1c5009c40425325c4f522eed6">  335</a></span>&#160;<span class="preprocessor">#define RCC_AHB2RSTR_GPIOARST                   (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="comment">/* --- RCC_AHB3RSTR values ------------------------------------------------- */</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;</div><div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga234abc40ffa9bdac10d20e46feedb697">  339</a></span>&#160;<span class="preprocessor">#define RCC_AHB3RSTR_QSPIRST                    (1 &lt;&lt; 8)</span></div><div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gaa5cb6a1a0d4de22b92621b759af3febd">  340</a></span>&#160;<span class="preprocessor">#define RCC_AHB3RSTR_FMCRST                     (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="comment">/* --- RCC_APB1RSTR1 values ------------------------------------------------- */</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;</div><div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga4c97fcae9c4dc38b23b0696850bdb586">  344</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR1_LPTIM1RST                 (1 &lt;&lt; 31)</span></div><div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga91e9ae8b525128dbbc89e2fdac5d84a0">  345</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR1_OPAMPRST                  (1 &lt;&lt; 30)</span></div><div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga55ae00e421ed8c9121900a33220d75c3">  346</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR1_DAC1RST                   (1 &lt;&lt; 29)</span></div><div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga3b8e2aac1e08838b8a98f9097a9178ba">  347</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR1_PWRRST                    (1 &lt;&lt; 28)</span></div><div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gabc99411a031be9a3fbed2fb0f519729f">  348</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR1_CAN1RST                   (1 &lt;&lt; 25)</span></div><div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gacae73446620656acbc07b76e5ca16616">  349</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR1_I2C3RST                   (1 &lt;&lt; 23)</span></div><div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gaf823e6cefe892f2f3f61cc823715f09d">  350</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR1_I2C2RST                   (1 &lt;&lt; 22)</span></div><div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga20f42bffd8d4f73f45e90f46c82f8aa0">  351</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR1_I2C1RST                   (1 &lt;&lt; 21)</span></div><div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga04bf2c60153b8a48bd56b2bd955ebe5f">  352</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR1_UART5RST                  (1 &lt;&lt; 20)</span></div><div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga8989550c47ee3739d2195ae83bc64925">  353</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR1_UART4RST                  (1 &lt;&lt; 19)</span></div><div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gac27eafc377edc1b764534ee5083ea7b2">  354</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR1_USART3RST                 (1 &lt;&lt; 18)</span></div><div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga2041e3692c204790a1a59e658a79d538">  355</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR1_USART2RST                 (1 &lt;&lt; 17)</span></div><div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga7f0b56bef522838eb088fd9a5eeb6a2f">  356</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR1_SPI3RST                   (1 &lt;&lt; 15)</span></div><div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gac831cc3b5bb764f02a1c907b144e7879">  357</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR1_SPI2RST                   (1 &lt;&lt; 14)</span></div><div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gabbe4ba38b11875a12807a21c1fbb18ef">  358</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR1_LCDRST                    (1 &lt;&lt; 9)</span></div><div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga460042e1f364902995488932f0abfb85">  359</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR1_TIM7RST                   (1 &lt;&lt; 5)</span></div><div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gac6c8feefc83febf85834ea826b3c8cef">  360</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR1_TIM6RST                   (1 &lt;&lt; 4)</span></div><div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga789a57cd192a180c3b6c55d3da4b0eca">  361</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR1_TIM5RST                   (1 &lt;&lt; 3)</span></div><div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga8edb941d1c34e946b17dbf5ff0b83634">  362</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR1_TIM4RST                   (1 &lt;&lt; 2)</span></div><div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga0d5e7c0b6f329e6ffbb92ef3e8d715fd">  363</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR1_TIM3RST                   (1 &lt;&lt; 1)</span></div><div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga758376045e59857f9dc6ed7f468e0ec1">  364</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR1_TIM2RST                   (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="comment">/* --- RCC_APB1RSTR2 values ------------------------------------------------- */</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;</div><div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga2cfe7d437d9aa284b8273d21dd07d289">  368</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR2_LPTIM2RST                 (1 &lt;&lt; 5)</span></div><div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga2f62fcf312d10f8d642bb5e5a3ca6e4b">  369</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR2_SWPMI1RST                 (1 &lt;&lt; 2)</span></div><div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga950e0ebdf443eafb52d4c05a2b6ea666">  370</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR2_LPUART1RST                (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="comment">/* --- RCC_APB2RSTR values ------------------------------------------------- */</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;</div><div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gaa4149ae34073698300cc7f6cc11f68c0">  374</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_DFSDMRST                   (1 &lt;&lt; 24)</span></div><div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga3ecf115a2f640fa631c550d529a7e524">  375</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_SAI2RST                    (1 &lt;&lt; 22)</span></div><div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gad9d8a170e7d5198bcb82b35af0e38395">  376</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_SAI1RST                    (1 &lt;&lt; 21)</span></div><div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gafc7f1df686835ef47013b29e8e37a1c1">  377</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM17RST                   (1 &lt;&lt; 18)</span></div><div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga90337e162315ad0d44c0b99dd9cc71c2">  378</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM16RST                   (1 &lt;&lt; 17)</span></div><div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gaa7beb383e8769547599b967c24110ddf">  379</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM15RST                   (1 &lt;&lt; 16)</span></div><div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gae7ae8e338b3b42ad037e9e5b6eeb2c41">  380</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_USART1RST                  (1 &lt;&lt; 14)</span></div><div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gaa129b34dbaf6c5301f751410ab4668ca">  381</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM8RST                    (1 &lt;&lt; 13)</span></div><div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga345f05d3508a9fd5128208761feb29fb">  382</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_SPI1RST                    (1 &lt;&lt; 12)</span></div><div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga5bd060cbefaef05487963bbd6c48d7c6">  383</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM1RST                    (1 &lt;&lt; 11)</span></div><div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gacd0d2fa9b8f4d501d20db3f0cbc6a5a7">  384</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_SDMMC1RST                  (1 &lt;&lt; 10)</span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="comment">/* Suspect FW_RST at bit 7 to match APB2_ENR ... */</span></div><div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga813d42b8d48ae6379c053a44870af49d">  386</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_SYSCFGRST                  (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="comment">/* --- RCC_AHB1ENR values --------------------------------------------------- */</span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="comment">/** @defgroup rcc_ahb1enr_en RCC_AHB1ENR enable values</span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="comment">@ingroup STM32L4xx_rcc_defines</span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="comment">@{*/</span></div><div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="group__rcc__ahb1enr__en.html#ga8ee8fae899701aa383d09cda34cc5fa8">  394</a></span>&#160;<span class="preprocessor">#define RCC_AHB1ENR_TSCEN                       (1 &lt;&lt; 16)</span></div><div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="group__rcc__ahb1enr__en.html#gafa3d41f31401e812f839defee241df83">  395</a></span>&#160;<span class="preprocessor">#define RCC_AHB1ENR_CRCEN                       (1 &lt;&lt; 12)</span></div><div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="group__rcc__ahb1enr__en.html#ga017e6c848c4bab48fa6bd94a28d90005">  396</a></span>&#160;<span class="preprocessor">#define RCC_AHB1ENR_FLASHEN                     (1 &lt;&lt; 8)</span></div><div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="group__rcc__ahb1enr__en.html#ga664a5d572a39a0c084e4ee7c1cf7df0d">  397</a></span>&#160;<span class="preprocessor">#define RCC_AHB1ENR_DMA2EN                      (1 &lt;&lt; 1)</span></div><div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="group__rcc__ahb1enr__en.html#gae07b00778a51a4e52b911aeccb897aba">  398</a></span>&#160;<span class="preprocessor">#define RCC_AHB1ENR_DMA1EN                      (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="comment">/*@}*/</span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="comment">/* --- RCC_AHB2ENR values --------------------------------------------------- */</span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="comment">/** @defgroup rcc_ahb2enr_en RCC_AHB2ENR enable values</span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="comment">@ingroup STM32L4xx_rcc_defines</span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="comment">@{*/</span></div><div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="group__rcc__ahb2enr__en.html#gadea5123ece7df53e695697e3a7d11a6b">  407</a></span>&#160;<span class="preprocessor">#define RCC_AHB2ENR_RNGEN                       (1 &lt;&lt; 18)</span></div><div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="group__rcc__ahb2enr__en.html#gaa2fa03d1f85eb7a441d64beec94e337b">  408</a></span>&#160;<span class="preprocessor">#define RCC_AHB2ENR_AESEN                       (1 &lt;&lt; 16)</span></div><div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="group__rcc__ahb2enr__en.html#ga572deae1bb34ec7cd8a2a432c001c666">  409</a></span>&#160;<span class="preprocessor">#define RCC_AHB2ENR_ADCEN                       (1 &lt;&lt; 13)</span></div><div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="group__rcc__ahb2enr__en.html#ga22576caeba7c7a1e6afdd0b90394c76d">  410</a></span>&#160;<span class="preprocessor">#define RCC_AHB2ENR_OTGFSEN                     (1 &lt;&lt; 12)</span></div><div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="group__rcc__ahb2enr__en.html#ga2adba2bde4eee3b85bc4551c18f90113">  411</a></span>&#160;<span class="preprocessor">#define RCC_AHB2ENR_GPIOHEN                     (1 &lt;&lt; 7)</span></div><div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="group__rcc__ahb2enr__en.html#ga2232eea2e57eda95532d982623d6871a">  412</a></span>&#160;<span class="preprocessor">#define RCC_AHB2ENR_GPIOGEN                     (1 &lt;&lt; 6)</span></div><div class="line"><a name="l00413"></a><span class="lineno"><a class="line" href="group__rcc__ahb2enr__en.html#ga65a3a998ed7e4c8146b01094a17fbb5d">  413</a></span>&#160;<span class="preprocessor">#define RCC_AHB2ENR_GPIOFEN                     (1 &lt;&lt; 5)</span></div><div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="group__rcc__ahb2enr__en.html#ga5f4d0d0445bf59f57a0b43719854dcd8">  414</a></span>&#160;<span class="preprocessor">#define RCC_AHB2ENR_GPIOEEN                     (1 &lt;&lt; 4)</span></div><div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="group__rcc__ahb2enr__en.html#ga43844f29cc81f85a67e2f7d2ec0c616a">  415</a></span>&#160;<span class="preprocessor">#define RCC_AHB2ENR_GPIODEN                     (1 &lt;&lt; 3)</span></div><div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="group__rcc__ahb2enr__en.html#gad9a60540411bf01264cf33d2e21c1d7f">  416</a></span>&#160;<span class="preprocessor">#define RCC_AHB2ENR_GPIOCEN                     (1 &lt;&lt; 2)</span></div><div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="group__rcc__ahb2enr__en.html#ga7dc3892056d1c4fb4135d34f8991ee61">  417</a></span>&#160;<span class="preprocessor">#define RCC_AHB2ENR_GPIOBEN                     (1 &lt;&lt; 1)</span></div><div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="group__rcc__ahb2enr__en.html#ga8bfbb4cc8a71e4f5363da9cdbbe44c8e">  418</a></span>&#160;<span class="preprocessor">#define RCC_AHB2ENR_GPIOAEN                     (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="comment">/*@}*/</span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="comment">/* --- RCC_AHB3ENR values --------------------------------------------------- */</span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="comment">/** @defgroup rcc_ahb3enr_en RCC_AHB3ENR enable values</span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="comment">@ingroup STM32L4xx_rcc_defines</span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="comment">@{*/</span></div><div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="group__rcc__ahb3enr__en.html#ga88f25e0d1a24e53f53405dd9b67b84c7">  427</a></span>&#160;<span class="preprocessor">#define RCC_AHB3ENR_QSPIEN                      (1 &lt;&lt; 8)</span></div><div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="group__rcc__ahb3enr__en.html#gaa1fdd9380ad0ec9a3625ccd2383371da">  428</a></span>&#160;<span class="preprocessor">#define RCC_AHB3ENR_FMCEN                       (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="comment">/*@}*/</span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="comment">/* --- RCC_APB1ENR1 values -------------------------------------------------- */</span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="comment">/** @defgroup rcc_apb1enr1_en RCC_APB1ENR1 enable values</span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="comment">@ingroup STM32L4xx_rcc_defines</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="comment">@{*/</span></div><div class="line"><a name="l00438"></a><span class="lineno"><a class="line" href="group__rcc__apb1enr1__en.html#ga99556515f85f947a8d17dff2fc41c6e1">  438</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR1_LPTIM1EN                   (1 &lt;&lt; 31)</span></div><div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="group__rcc__apb1enr1__en.html#gad2abdbf54964d93e514086be0d8808de">  439</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR1_OPAMPEN                    (1 &lt;&lt; 30)</span></div><div class="line"><a name="l00440"></a><span class="lineno"><a class="line" href="group__rcc__apb1enr1__en.html#gaffafd2293c4e0b816c421415f82d14e2">  440</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR1_DAC1EN                     (1 &lt;&lt; 29)</span></div><div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="group__rcc__apb1enr1__en.html#gae5238be17953fd9bbafbcccbb1ca0195">  441</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR1_PWREN                      (1 &lt;&lt; 28)</span></div><div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="group__rcc__apb1enr1__en.html#gaa42ebad5e4e1f922116d0ffc1611d15c">  442</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR1_CAN1EN                     (1 &lt;&lt; 25)</span></div><div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="group__rcc__apb1enr1__en.html#gab85b8956a8ca969b2f74152162cb5f42">  443</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR1_I2C3EN                     (1 &lt;&lt; 23)</span></div><div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="group__rcc__apb1enr1__en.html#gabaf3bfa5d58de3af86363d0080af3f77">  444</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR1_I2C2EN                     (1 &lt;&lt; 22)</span></div><div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="group__rcc__apb1enr1__en.html#gaab649fa70e41eb9598a6e221ded3c103">  445</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR1_I2C1EN                     (1 &lt;&lt; 21)</span></div><div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="group__rcc__apb1enr1__en.html#ga514fab446ca16200d12e94591e63baf2">  446</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR1_UART5EN                    (1 &lt;&lt; 20)</span></div><div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="group__rcc__apb1enr1__en.html#ga490f334d70054224537ed9059e621e28">  447</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR1_UART4EN                    (1 &lt;&lt; 19)</span></div><div class="line"><a name="l00448"></a><span class="lineno"><a class="line" href="group__rcc__apb1enr1__en.html#gab1312f33a730bdafc9b42b33dd04d9fb">  448</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR1_USART3EN                   (1 &lt;&lt; 18)</span></div><div class="line"><a name="l00449"></a><span class="lineno"><a class="line" href="group__rcc__apb1enr1__en.html#gaf5c4aa6d7faef5906eb6b3041740eeaf">  449</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR1_USART2EN                   (1 &lt;&lt; 17)</span></div><div class="line"><a name="l00450"></a><span class="lineno"><a class="line" href="group__rcc__apb1enr1__en.html#ga9ee329cef36d18fa11f454971e0a254b">  450</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR1_SPI3EN                     (1 &lt;&lt; 15)</span></div><div class="line"><a name="l00451"></a><span class="lineno"><a class="line" href="group__rcc__apb1enr1__en.html#gaeab8cb42b56fe3fb1b489c435792624d">  451</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR1_SPI2EN                     (1 &lt;&lt; 14)</span></div><div class="line"><a name="l00452"></a><span class="lineno"><a class="line" href="group__rcc__apb1enr1__en.html#ga63d233c86cafe6d2de5067fe91b727a6">  452</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR1_LCDEN                      (1 &lt;&lt; 9)</span></div><div class="line"><a name="l00453"></a><span class="lineno"><a class="line" href="group__rcc__apb1enr1__en.html#ga6643781df08d378a228cc3696085f5af">  453</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR1_TIM7EN                     (1 &lt;&lt; 5)</span></div><div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="group__rcc__apb1enr1__en.html#ga6c55a68e3802a1efd8bfcc84e5168f47">  454</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR1_TIM6EN                     (1 &lt;&lt; 4)</span></div><div class="line"><a name="l00455"></a><span class="lineno"><a class="line" href="group__rcc__apb1enr1__en.html#ga2196975437ac793b26e6a59502eabbe0">  455</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR1_TIM5EN                     (1 &lt;&lt; 3)</span></div><div class="line"><a name="l00456"></a><span class="lineno"><a class="line" href="group__rcc__apb1enr1__en.html#gadd6f7fbcf5ed115f33045d986ae9aa37">  456</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR1_TIM4EN                     (1 &lt;&lt; 2)</span></div><div class="line"><a name="l00457"></a><span class="lineno"><a class="line" href="group__rcc__apb1enr1__en.html#ga65df749a03047047e24414b993529ee2">  457</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR1_TIM3EN                     (1 &lt;&lt; 1)</span></div><div class="line"><a name="l00458"></a><span class="lineno"><a class="line" href="group__rcc__apb1enr1__en.html#ga35c39cf848b783c1173347b3eab56638">  458</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR1_TIM2EN                     (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="comment">/*@}*/</span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="comment">/* --- RCC_APB1ENR2 values -------------------------------------------------- */</span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="comment">/** @defgroup rcc_apb1enr2_en RCC_APB1ENR2 enable values</span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="comment">@ingroup STM32L4xx_rcc_defines</span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="comment">@{*/</span></div><div class="line"><a name="l00467"></a><span class="lineno"><a class="line" href="group__rcc__apb1enr2__en.html#ga26f6f6dcd076ef2dfa6e5824eea79eb6">  467</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR2_LPTIM2EN                   (1 &lt;&lt; 5)</span></div><div class="line"><a name="l00468"></a><span class="lineno"><a class="line" href="group__rcc__apb1enr2__en.html#ga60e323740daa8519b3c27e5cd0f0a333">  468</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR2_SWPMI1EN                   (1 &lt;&lt; 2)</span></div><div class="line"><a name="l00469"></a><span class="lineno"><a class="line" href="group__rcc__apb1enr2__en.html#ga32d588ba25dd5c68aef752011e77dc24">  469</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR2_LPUART1EN                  (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="comment">/*@}*/</span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="comment">/* --- RCC_APB2ENR values -------------------------------------------------- */</span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="comment">/** @defgroup rcc_apb2enr_en RCC_APB2ENR enable values</span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="comment">@ingroup STM32L4xx_rcc_defines</span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="comment">@{*/</span></div><div class="line"><a name="l00478"></a><span class="lineno"><a class="line" href="group__rcc__apb2enr__en.html#ga6dba01001b1474baf327cbc765af1c69">  478</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_DFSDMEN                     (1 &lt;&lt; 24)</span></div><div class="line"><a name="l00479"></a><span class="lineno"><a class="line" href="group__rcc__apb2enr__en.html#ga7796959448ad30aa9f02a49a24a20c59">  479</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_SAI2EN                      (1 &lt;&lt; 22)</span></div><div class="line"><a name="l00480"></a><span class="lineno"><a class="line" href="group__rcc__apb2enr__en.html#ga31543bbdce9d1385c43dedde182f6aa9">  480</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_SAI1EN                      (1 &lt;&lt; 21)</span></div><div class="line"><a name="l00481"></a><span class="lineno"><a class="line" href="group__rcc__apb2enr__en.html#ga29e566fb62e24640c55693324801d87c">  481</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_TIM17EN                     (1 &lt;&lt; 18)</span></div><div class="line"><a name="l00482"></a><span class="lineno"><a class="line" href="group__rcc__apb2enr__en.html#gaece1d96f631bcf146e5998314fd90910">  482</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_TIM16EN                     (1 &lt;&lt; 17)</span></div><div class="line"><a name="l00483"></a><span class="lineno"><a class="line" href="group__rcc__apb2enr__en.html#ga3f484ebf07ae2442eb20b588f1f0e858">  483</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_TIM15EN                     (1 &lt;&lt; 16)</span></div><div class="line"><a name="l00484"></a><span class="lineno"><a class="line" href="group__rcc__apb2enr__en.html#ga4666bb90842e8134b32e6a34a0f165f3">  484</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_USART1EN                    (1 &lt;&lt; 14)</span></div><div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="group__rcc__apb2enr__en.html#ga3669393b3538bc4543184d4bccd0b292">  485</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_TIM8EN                      (1 &lt;&lt; 13)</span></div><div class="line"><a name="l00486"></a><span class="lineno"><a class="line" href="group__rcc__apb2enr__en.html#gae08a3510371b9234eb96369c91d3552f">  486</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_SPI1EN                      (1 &lt;&lt; 12)</span></div><div class="line"><a name="l00487"></a><span class="lineno"><a class="line" href="group__rcc__apb2enr__en.html#ga25852ad4ebc09edc724814de967816bc">  487</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_TIM1EN                      (1 &lt;&lt; 11)</span></div><div class="line"><a name="l00488"></a><span class="lineno"><a class="line" href="group__rcc__apb2enr__en.html#gaaaf5931f3fbc74823e1071fb07ef1ae6">  488</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_SDMMC1EN                    (1 &lt;&lt; 10)</span></div><div class="line"><a name="l00489"></a><span class="lineno"><a class="line" href="group__rcc__apb2enr__en.html#gafde4c7a1ff6e1dc10ffec9b675449694">  489</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_FWEN                        (1 &lt;&lt; 7)</span></div><div class="line"><a name="l00490"></a><span class="lineno"><a class="line" href="group__rcc__apb2enr__en.html#ga7a9d56a8aa1fa0f519ecbdf0d19dd4da">  490</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_SYSCFGEN                    (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="comment">/*@}*/</span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="comment">/* --- RCC_AHB1SMENR - AHB1 periph clock in sleep mode --------------------- */</span></div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;</div><div class="line"><a name="l00495"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga0bc3cdf6743aaed2905b026b295ea466">  495</a></span>&#160;<span class="preprocessor">#define RCC_AHB1SMENR_TSCSMEN                   (1 &lt;&lt; 16)</span></div><div class="line"><a name="l00496"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga18cd30e2db07ed1781fce4e8e18b328f">  496</a></span>&#160;<span class="preprocessor">#define RCC_AHB1SMENR_CRCSMEN                   (1 &lt;&lt; 12)</span></div><div class="line"><a name="l00497"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga9609cd1cda5ee92417942387baeeccb8">  497</a></span>&#160;<span class="preprocessor">#define RCC_AHB1SMENR_SRAM1SMEN                 (1 &lt;&lt; 9)</span></div><div class="line"><a name="l00498"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gacd939ca37c1f068f35130d41b408e692">  498</a></span>&#160;<span class="preprocessor">#define RCC_AHB1SMENR_FLASHSMEN                 (1 &lt;&lt; 8)</span></div><div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga81c16367d4b828b224260ed3a9c59d32">  499</a></span>&#160;<span class="preprocessor">#define RCC_AHB1SMENR_DMA2SMEN                  (1 &lt;&lt; 1)</span></div><div class="line"><a name="l00500"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga24ea798f334e8f107925566ed485f4fa">  500</a></span>&#160;<span class="preprocessor">#define RCC_AHB1SMENR_DMA1SMEN                  (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="comment">/* --- RCC_AHB2SMENR - AHB2 periph clock in sleep mode --------------------- */</span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;</div><div class="line"><a name="l00504"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga25c026bad04839fd4a70713ff392d6af">  504</a></span>&#160;<span class="preprocessor">#define RCC_AHB2SMENR_RNGSMEN                   (1 &lt;&lt; 18)</span></div><div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga17882c82eb32f6354aa9ebd89de327d2">  505</a></span>&#160;<span class="preprocessor">#define RCC_AHB2SMENR_AESSMEN                   (1 &lt;&lt; 16)</span></div><div class="line"><a name="l00506"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga5ca83afa05f28da0a5a54e0fd091d261">  506</a></span>&#160;<span class="preprocessor">#define RCC_AHB2SMENR_ADCSMEN                   (1 &lt;&lt; 13)</span></div><div class="line"><a name="l00507"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga749ae0f64beb9a577f39eb630ec3ca9c">  507</a></span>&#160;<span class="preprocessor">#define RCC_AHB2SMENR_OTGFSSMEN                 (1 &lt;&lt; 12)</span></div><div class="line"><a name="l00508"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga0450e5b8cff17c36ea7ae66efdc7a568">  508</a></span>&#160;<span class="preprocessor">#define RCC_AHB2SMENR_SRAM2SMEN                 (1 &lt;&lt; 9)</span></div><div class="line"><a name="l00509"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gaee41825be9f5454ad43b57a46b431ebb">  509</a></span>&#160;<span class="preprocessor">#define RCC_AHB2SMENR_GPIOHSMEN                 (1 &lt;&lt; 7)</span></div><div class="line"><a name="l00510"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga44f80401cb8e727f006c28c05b50e75f">  510</a></span>&#160;<span class="preprocessor">#define RCC_AHB2SMENR_GPIOGSMEN                 (1 &lt;&lt; 6)</span></div><div class="line"><a name="l00511"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga76f7c7e4310878966c0ba0addbc44854">  511</a></span>&#160;<span class="preprocessor">#define RCC_AHB2SMENR_GPIOFSMEN                 (1 &lt;&lt; 5)</span></div><div class="line"><a name="l00512"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gae08c076b2a31e3e769e05ed5f80ef8e9">  512</a></span>&#160;<span class="preprocessor">#define RCC_AHB2SMENR_GPIOESMEN                 (1 &lt;&lt; 4)</span></div><div class="line"><a name="l00513"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gaa94fd0923bd3eff707d4467e781b72e0">  513</a></span>&#160;<span class="preprocessor">#define RCC_AHB2SMENR_GPIODSMEN                 (1 &lt;&lt; 3)</span></div><div class="line"><a name="l00514"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga17fad7faff60c243315a87b719e70a85">  514</a></span>&#160;<span class="preprocessor">#define RCC_AHB2SMENR_GPIOCSMEN                 (1 &lt;&lt; 2)</span></div><div class="line"><a name="l00515"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gab733b261d50d090870fea09aefdce06c">  515</a></span>&#160;<span class="preprocessor">#define RCC_AHB2SMENR_GPIOBSMEN                 (1 &lt;&lt; 1)</span></div><div class="line"><a name="l00516"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gad7c5ac437c8c1e1e29fb49deb9ea0438">  516</a></span>&#160;<span class="preprocessor">#define RCC_AHB2SMENR_GPIOASMEN                 (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="comment">/* --- RCC_AHB3SMENR - AHB3 periph clock in sleep mode --------------------- */</span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;</div><div class="line"><a name="l00520"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga0f073b220cea45fd89851e8184847fad">  520</a></span>&#160;<span class="preprocessor">#define RCC_AHB3SMENR_QSPISMEN                  (1 &lt;&lt; 8)</span></div><div class="line"><a name="l00521"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gaf8d1c19e5b31a581f3908e61293ae6a2">  521</a></span>&#160;<span class="preprocessor">#define RCC_AHB3SMENR_FMCSMEN                   (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="comment">/* --- RCC_APB1SMENR1 - APB1 periph clock in sleep mode -------------------- */</span></div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;</div><div class="line"><a name="l00525"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga6d18f4cc6afa2fdc830827ffb6abd864">  525</a></span>&#160;<span class="preprocessor">#define RCC_APB1SMENR1_LPTIM1SMEN               (1 &lt;&lt; 31)</span></div><div class="line"><a name="l00526"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga0c93f99525755c2f4f8346afb6f5e9c4">  526</a></span>&#160;<span class="preprocessor">#define RCC_APB1SMENR1_OPAMPSMEN                (1 &lt;&lt; 30)</span></div><div class="line"><a name="l00527"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gae3437aac299e7add7caffc81f0efd87a">  527</a></span>&#160;<span class="preprocessor">#define RCC_APB1SMENR1_DAC1SMEN                 (1 &lt;&lt; 29)</span></div><div class="line"><a name="l00528"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga198001f742f94dfcb1606c83a9187bfb">  528</a></span>&#160;<span class="preprocessor">#define RCC_APB1SMENR1_PWRSMEN                  (1 &lt;&lt; 28)</span></div><div class="line"><a name="l00529"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga939b71265fd6399c54235d037ebc6bdd">  529</a></span>&#160;<span class="preprocessor">#define RCC_APB1SMENR1_CAN1SMEN                 (1 &lt;&lt; 25)</span></div><div class="line"><a name="l00530"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga43d5aa85facd0822ff2cc8c65d360023">  530</a></span>&#160;<span class="preprocessor">#define RCC_APB1SMENR1_I2C3SMEN                 (1 &lt;&lt; 23)</span></div><div class="line"><a name="l00531"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga66269496ef83e8b8dcd71e6a23b3b32b">  531</a></span>&#160;<span class="preprocessor">#define RCC_APB1SMENR1_I2C2SMEN                 (1 &lt;&lt; 22)</span></div><div class="line"><a name="l00532"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gaf8d6f98a981908753787914859c6a2bd">  532</a></span>&#160;<span class="preprocessor">#define RCC_APB1SMENR1_I2C1SMEN                 (1 &lt;&lt; 21)</span></div><div class="line"><a name="l00533"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga88e8bff168de9a4fe2c0b3bbff668e0f">  533</a></span>&#160;<span class="preprocessor">#define RCC_APB1SMENR1_UART5SMEN                (1 &lt;&lt; 20)</span></div><div class="line"><a name="l00534"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gadfe5d48b6a9b35dab0e6c12d41746da7">  534</a></span>&#160;<span class="preprocessor">#define RCC_APB1SMENR1_UART4SMEN                (1 &lt;&lt; 19)</span></div><div class="line"><a name="l00535"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gaf1fcdb5629be743fe9f3108a86d3e070">  535</a></span>&#160;<span class="preprocessor">#define RCC_APB1SMENR1_USART3SMEN               (1 &lt;&lt; 18)</span></div><div class="line"><a name="l00536"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga39f8464422e00d45a0e09935642d4434">  536</a></span>&#160;<span class="preprocessor">#define RCC_APB1SMENR1_USART2SMEN               (1 &lt;&lt; 17)</span></div><div class="line"><a name="l00537"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gad524ba42e45dc25353038638831f8e23">  537</a></span>&#160;<span class="preprocessor">#define RCC_APB1SMENR1_SPI3SMEN                 (1 &lt;&lt; 15)</span></div><div class="line"><a name="l00538"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gae98961cf211e20217f8c425ee8e3a765">  538</a></span>&#160;<span class="preprocessor">#define RCC_APB1SMENR1_SPI2SMEN                 (1 &lt;&lt; 14)</span></div><div class="line"><a name="l00539"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga621a11051c943e47a85362c246fb0ab9">  539</a></span>&#160;<span class="preprocessor">#define RCC_APB1SMENR1_WWDGSMEN                 (1 &lt;&lt; 11)</span></div><div class="line"><a name="l00540"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga2bcd2e634ad9bbf748b3a203ab4acbeb">  540</a></span>&#160;<span class="preprocessor">#define RCC_APB1SMENR1_LCDSMEN                  (1 &lt;&lt; 9)</span></div><div class="line"><a name="l00541"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga8c42fcfc564529916d1c0b9441b41e70">  541</a></span>&#160;<span class="preprocessor">#define RCC_APB1SMENR1_TIM7SMEN                 (1 &lt;&lt; 5)</span></div><div class="line"><a name="l00542"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga678c6dfd3eeade45bb4647beaaae24df">  542</a></span>&#160;<span class="preprocessor">#define RCC_APB1SMENR1_TIM6SMEN                 (1 &lt;&lt; 4)</span></div><div class="line"><a name="l00543"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga171e7b218cf7ebae6ed0b1bd01090fd0">  543</a></span>&#160;<span class="preprocessor">#define RCC_APB1SMENR1_TIM5SMEN                 (1 &lt;&lt; 3)</span></div><div class="line"><a name="l00544"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga0fbf47d4f87d8da33fa759e6c777c4f5">  544</a></span>&#160;<span class="preprocessor">#define RCC_APB1SMENR1_TIM4SMEN                 (1 &lt;&lt; 2)</span></div><div class="line"><a name="l00545"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga979d6cd4485d7f73c771663641520ced">  545</a></span>&#160;<span class="preprocessor">#define RCC_APB1SMENR1_TIM3SMEN                 (1 &lt;&lt; 1)</span></div><div class="line"><a name="l00546"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga5d842505bcc0da3025254ddb269a15e9">  546</a></span>&#160;<span class="preprocessor">#define RCC_APB1SMENR1_TIM2SMEN                 (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="comment">/* --- RCC_APB1SMENR2 - APB1 periph clock in sleep mode -------------------- */</span></div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;</div><div class="line"><a name="l00550"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga47e5500b85c35340cef2f24a2032d793">  550</a></span>&#160;<span class="preprocessor">#define RCC_APB1SMENR2_LPTIM2SMEN               (1 &lt;&lt; 5)</span></div><div class="line"><a name="l00551"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gab88e9ff958021eb081c32483981f369f">  551</a></span>&#160;<span class="preprocessor">#define RCC_APB1SMENR2_SWPMI1SMEN               (1 &lt;&lt; 2)</span></div><div class="line"><a name="l00552"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga0a7123f5546354c6f54a7da556953ea9">  552</a></span>&#160;<span class="preprocessor">#define RCC_APB1SMENR2_LPUART1SMEN              (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="comment">/* --- RCC_APB2SMENR - APB2 periph clock in sleep mode --------------------- */</span></div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;</div><div class="line"><a name="l00556"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga9a3b1848032f9515cfa282491939267d">  556</a></span>&#160;<span class="preprocessor">#define RCC_APB2SMENR_DFSDMSMEN                 (1 &lt;&lt; 24)</span></div><div class="line"><a name="l00557"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gaff6574380598b19d03bea5e48f0fca11">  557</a></span>&#160;<span class="preprocessor">#define RCC_APB2SMENR_SAI2SMEN                  (1 &lt;&lt; 22)</span></div><div class="line"><a name="l00558"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gaabfea272207352dc7427a0470ed09926">  558</a></span>&#160;<span class="preprocessor">#define RCC_APB2SMENR_SAI1SMEN                  (1 &lt;&lt; 21)</span></div><div class="line"><a name="l00559"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gaebe9b401e98efaa7fb9a2b69852f79ad">  559</a></span>&#160;<span class="preprocessor">#define RCC_APB2SMENR_TIM17SMEN                 (1 &lt;&lt; 18)</span></div><div class="line"><a name="l00560"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gab05cf574d2f74a687a0516d0e17e4a9a">  560</a></span>&#160;<span class="preprocessor">#define RCC_APB2SMENR_TIM16SMEN                 (1 &lt;&lt; 17)</span></div><div class="line"><a name="l00561"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga4de8122dbe826544cbc49c75cd450651">  561</a></span>&#160;<span class="preprocessor">#define RCC_APB2SMENR_TIM15SMEN                 (1 &lt;&lt; 16)</span></div><div class="line"><a name="l00562"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gaa74bf90d8f616371bf41191ee161175e">  562</a></span>&#160;<span class="preprocessor">#define RCC_APB2SMENR_USART1SMEN                (1 &lt;&lt; 14)</span></div><div class="line"><a name="l00563"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gadbba91a241796915754c302548484e91">  563</a></span>&#160;<span class="preprocessor">#define RCC_APB2SMENR_TIM8SMEN                  (1 &lt;&lt; 13)</span></div><div class="line"><a name="l00564"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga0b9164b500cb287452cfdc01998f95b4">  564</a></span>&#160;<span class="preprocessor">#define RCC_APB2SMENR_SPI1SMEN                  (1 &lt;&lt; 12)</span></div><div class="line"><a name="l00565"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gaae1e3b41eae334cfbc61cf1eb631d3fb">  565</a></span>&#160;<span class="preprocessor">#define RCC_APB2SMENR_TIM1SMEN                  (1 &lt;&lt; 11)</span></div><div class="line"><a name="l00566"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gade6783171810c98b7576ce25f1fc01e3">  566</a></span>&#160;<span class="preprocessor">#define RCC_APB2SMENR_SDMMC1SMEN                (1 &lt;&lt; 10)</span></div><div class="line"><a name="l00567"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gaf3d36cfdd7439475e0f080a62a38a2b2">  567</a></span>&#160;<span class="preprocessor">#define RCC_APB2SMENR_SYSCFGSMEN                (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="comment">/* --- RCC_CCIPR - Peripherals independent clock config register ----------- */</span></div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;</div><div class="line"><a name="l00571"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gafc6505aa0479136fdf82517fcc3e7985">  571</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_DFSDMSEL              (1 &lt;&lt; 31)</span></div><div class="line"><a name="l00572"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gaa771fef533c2d70c397e1dd29c302014">  572</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_SWPMI1SEL             (1 &lt;&lt; 30)</span></div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;</div><div class="line"><a name="l00574"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gadd80f44860ddef3194f2f3c5667b5034">  574</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_ADCSEL_NONE           0</span></div><div class="line"><a name="l00575"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga5c6e5f545453cb0ea6908b69319afa52">  575</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_ADCSEL_PLLSAI1R       1</span></div><div class="line"><a name="l00576"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga7a3bbf0e7192ecfdcba6dc91cc652b70">  576</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_ADCSEL_PLLSAI2R       2</span></div><div class="line"><a name="l00577"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gac59eb338cf3f05395bef64a6c10f303e">  577</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_ADCSEL_SYS            3</span></div><div class="line"><a name="l00578"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gaf435fd0746e39790af01effd87f7a2a2">  578</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_ADCSEL_MASK           0x3</span></div><div class="line"><a name="l00579"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gaa93ad7ed916a85826c05408f2907b11a">  579</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_ADCSEL_SHIFT          28</span></div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;</div><div class="line"><a name="l00581"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga7de35d26a198752ca8a859f00e021d25">  581</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_CLK48SEL_NONE         0</span></div><div class="line"><a name="l00582"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gab7d78ccfda849b3a6566646aed67e008">  582</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_CLK48SEL_PLLSAI1Q     1</span></div><div class="line"><a name="l00583"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga11a94b9172ec0749f9b3a12df064f85a">  583</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_CLK48SEL_PLL          2</span></div><div class="line"><a name="l00584"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga3cec6d761011494841e9ba4ff9c0505a">  584</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_CLK48SEL_MSI          3</span></div><div class="line"><a name="l00585"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gac894a7272c5b6d88323f0f7783587a7d">  585</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_CLK48SEL_MASK         0x3</span></div><div class="line"><a name="l00586"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gafaf9a2ff1a6d35d22b2cbb735dedd547">  586</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_CLK48SEL_SHIFT        26</span></div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;</div><div class="line"><a name="l00588"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gafe3d186b5da2605005c34759de48ea75">  588</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_SAIxSEL_PLLSAI1P      0</span></div><div class="line"><a name="l00589"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga677557daa9e14cb8675914bea5865d7a">  589</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_SAIxSEL_PLLSAI2P      1</span></div><div class="line"><a name="l00590"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga1c6a99ad28c6f6d23e6e8a91e4f6504c">  590</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_SAIxSEL_PLL           2</span></div><div class="line"><a name="l00591"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gad129e78d200c40e41b48ff9db0bb1436">  591</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_SAIxSEL_EXT           3</span></div><div class="line"><a name="l00592"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga8369c2982e70114110efebd5c06493ce">  592</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_SAIxSEL_MASK          0x3</span></div><div class="line"><a name="l00593"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga14ac69fa5d86663d8dd27d0a5aca1694">  593</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_SAI2SEL_SHIFT         24</span></div><div class="line"><a name="l00594"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga4dafa25ce7b33a07d7e28711f70fed5d">  594</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_SAI1SEL_SHIFT         22</span></div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;</div><div class="line"><a name="l00596"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga4318ef95414ba820ced2195852e9c46a">  596</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_LPTIMxSEL_APB         0</span></div><div class="line"><a name="l00597"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gab59294a59600af2492eadcce5f5c46b8">  597</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_LPTIMxSEL_LSI         1</span></div><div class="line"><a name="l00598"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gabd458ef42c959fcfb7be1e35765a71f9">  598</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_LPTIMxSEL_HSI16       2</span></div><div class="line"><a name="l00599"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga60b4b471d88c4cd9d274efc71c2af886">  599</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_LPTIMxSEL_LSE         3</span></div><div class="line"><a name="l00600"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga886cbe1fc257d47abc54cf20e86352db">  600</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_LPTIMxSEL_MASK        0x3</span></div><div class="line"><a name="l00601"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gaee1db26bb09351ecf80b7f639e09b634">  601</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_LPTIM2SEL_SHIFT       20</span></div><div class="line"><a name="l00602"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga82d7a59240e57b511ce68fa3f933bb39">  602</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_LPTIM1SEL_SHIFT       18</span></div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;</div><div class="line"><a name="l00604"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga8318b6865baa160b9027c00d35331a8a">  604</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_I2CxSEL_APB           0</span></div><div class="line"><a name="l00605"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga3dbb323bff7e49cc2fcfb17ac2d1f0da">  605</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_I2CxSEL_SYS           1</span></div><div class="line"><a name="l00606"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gad800c6560d2cc7786762166b25483c1a">  606</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_I2CxSEL_HSI16         2</span></div><div class="line"><a name="l00607"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga4df6ae13345983dfc4ead5690c44bf47">  607</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_I2CxSEL_MASK          0x3</span></div><div class="line"><a name="l00608"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga8bcfafa09cbd23e175db6fd29ad0dfee">  608</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_I2C3SEL_SHIFT         16</span></div><div class="line"><a name="l00609"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga58f388b10ddc5ac9fa5c1dedf450ef99">  609</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_I2C2SEL_SHIFT         14</span></div><div class="line"><a name="l00610"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga7de0e014fadc7100dddd5b7f186bec94">  610</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_I2C1SEL_SHIFT         12</span></div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;</div><div class="line"><a name="l00612"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gacc24d15bc8e0485182278651eb663778">  612</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_LPUART1SEL_APB        0</span></div><div class="line"><a name="l00613"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga24a5a1d006a8a4b49003f2fbf6f3dd3e">  613</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_LPUART1SEL_SYS        1</span></div><div class="line"><a name="l00614"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga06b2f4076f865c70f032592981c96ed7">  614</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_LPUART1SEL_HSI16      2</span></div><div class="line"><a name="l00615"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga60f8d8870345bb5e1a23ceadb983154e">  615</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_LPUART1SEL_LSE        3</span></div><div class="line"><a name="l00616"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gad415652e22c1ed8727ad887b084d46c7">  616</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_LPUART1SEL_MASK       0x3</span></div><div class="line"><a name="l00617"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga3a69b2d8cef7f4c73145cbc3a7176a6d">  617</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_LPUART1SEL_SHIFT      10</span></div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;</div><div class="line"><a name="l00619"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gac152cee9f9309440eaac803dec6161c2">  619</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_USARTxSEL_APB         0</span></div><div class="line"><a name="l00620"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gac336c2c4fe81b5829c6b7fb6933152ef">  620</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_USARTxSEL_SYS         1</span></div><div class="line"><a name="l00621"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gab81f5b1bcd06677e7495d87773152514">  621</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_USARTxSEL_HSI16       2</span></div><div class="line"><a name="l00622"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga05125724c374cb94302b4fdf786cd612">  622</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_USARTxSEL_LSE         3</span></div><div class="line"><a name="l00623"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga810ebba86dffe63b2024188807d2a675">  623</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_USARTxSEL_MASK        0x3</span></div><div class="line"><a name="l00624"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga923cc868521c408c81a0d60c753b764d">  624</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_UARTxSEL_APB          RCC_CCIPR_USARTxSEL_APB</span></div><div class="line"><a name="l00625"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga014f12a9850f78b897759f9a0ac37767">  625</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_UARTxSEL_SYS          RCC_CCIPR_USARTxSEL_SYS</span></div><div class="line"><a name="l00626"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga64dd18d1f68a20ef649576048eda2e17">  626</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_UARTxSEL_HSI16        RCC_CCIPR_USARTxSEL_HSI16</span></div><div class="line"><a name="l00627"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gae597b388ceafe2379db254a6451bc73b">  627</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_UARTxSEL_LSE          RCC_CCIPR_USARTxSEL_LSE</span></div><div class="line"><a name="l00628"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga63df9695fb1c67822258ad61503cfa4e">  628</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_UARTxSEL_MASK         RCC_CCIPR_USARTxSEL_MASK</span></div><div class="line"><a name="l00629"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gab842075c10460231bc9a38fc5feb3ef0">  629</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_UART5SEL_SHIFT        8</span></div><div class="line"><a name="l00630"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga252ea1f1dcd5f77249c5dd18a1990ce0">  630</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_UART4SEL_SHIFT        6</span></div><div class="line"><a name="l00631"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga20da403eeb95c2340f6c92d1e2e3e72b">  631</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_USART3SEL_SHIFT       4</span></div><div class="line"><a name="l00632"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga684f0fe9a94a26b3eb242c6c13fd1374">  632</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_USART2SEL_SHIFT       2</span></div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="preprocessor">#define RCC_CCIPR_USART1SEL_SHIFT       0</span></div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;</div><div class="line"><a name="l00635"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gaa4d13d135108b30735b4d93eeec3f779">  635</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_USART1SEL_APB         0</span></div><div class="line"><a name="l00636"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga81015cdf0a8997575d4620e88cf00825">  636</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_USART1SEL_SYS         1</span></div><div class="line"><a name="l00637"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga48386d1822af72a433ee4135fb0e2acc">  637</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_USART1SEL_HSI16       2</span></div><div class="line"><a name="l00638"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga45ef075836da05454464ee2f1502a38c">  638</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_USART1SEL_LSE         3</span></div><div class="line"><a name="l00639"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga326828a17dc7113aaa1e9043d331c9e4">  639</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_USART1SEL_SHIFT       0</span></div><div class="line"><a name="l00640"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga7e6fa1dd83682f47a6c9b6de45f3be81">  640</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_USART1SEL_MASK        0x3</span></div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="comment">/* --- RCC_BDCR - Backup domain control register --------------------------- */</span></div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;</div><div class="line"><a name="l00644"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga55399cf055b6581bc74be6059cab2cf0">  644</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_LSCOSEL                (1 &lt;&lt; 25)</span></div><div class="line"><a name="l00645"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gab489bcd8bef87f479cdcc3802240aa0a">  645</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_LSCOEN                 (1 &lt;&lt; 24)</span></div><div class="line"><a name="l00646"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga2b85b3ab656dfa2809b15e6e530c17a2">  646</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_BDRST                  (1 &lt;&lt; 16)</span></div><div class="line"><a name="l00647"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga79ea6f2df75f09b17df9582037ed6a53">  647</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_RTCEN                  (1 &lt;&lt; 15)</span></div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;</div><div class="line"><a name="l00649"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga4401f21edefdb839e9a5260447480447">  649</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_RTCSEL_NONE            0</span></div><div class="line"><a name="l00650"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga07f6cd2e581dabf6d442145603033205">  650</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_RTCSEL_LSE             1</span></div><div class="line"><a name="l00651"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga66773d3ffb98fb0c7a72e39a224f1cfd">  651</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_RTCSEL_LSI             2</span></div><div class="line"><a name="l00652"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gadf58d4a0e0d652ca2fbca0b0ce47d4a0">  652</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_RTCSEL_HSEDIV32        3</span></div><div class="line"><a name="l00653"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga811233fc28c0285b701a2e14c7a0aa65">  653</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_RTCSEL_SHIFT           8</span></div><div class="line"><a name="l00654"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga0703d555881fc61e5de42903ebd3ce8d">  654</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_RTCSEL_MASK            0x3</span></div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;</div><div class="line"><a name="l00656"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga309cd200707f6f378f1370aa6d777d4e">  656</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_LSECSSD                        (1 &lt;&lt; 7)</span></div><div class="line"><a name="l00657"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga7322dea74a1902218faade21090a3209">  657</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_LSECSSON                       (1 &lt;&lt; 5)</span></div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;</div><div class="line"><a name="l00659"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gaaee9e931128783f6810716c7ab939d64">  659</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_LSEDRV_LOW             0</span></div><div class="line"><a name="l00660"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga0e7e3afb8feda1437a54b56b4f6c6e65">  660</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_LSEDRV_MEDLOW          1</span></div><div class="line"><a name="l00661"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga638c8dd282af96ca629bec28d730b7e5">  661</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_LSEDRV_MEDHIGH         2</span></div><div class="line"><a name="l00662"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga7dd445a1d66025dcc49212d5783a3059">  662</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_LSEDRV_HIGH            3</span></div><div class="line"><a name="l00663"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga5b1ba92fa8e25dab72eb889a3f005be0">  663</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_LSEDRV_SHIFT           3</span></div><div class="line"><a name="l00664"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga931a0a46049ed8abf41a510dd11c866b">  664</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_LSEDRV_MASK            0x3</span></div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;</div><div class="line"><a name="l00666"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga542dffd7f8dc4da5401b54d822a22af0">  666</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_LSEBYP                         (1 &lt;&lt; 2)</span></div><div class="line"><a name="l00667"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gaafca81172ed857ce6b94582fcaada87c">  667</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_LSERDY                         (1 &lt;&lt; 1)</span></div><div class="line"><a name="l00668"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga00145f8814cb9a5b180d76499d97aead">  668</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_LSEON                          (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="comment">/* --- RCC_CSR - Control/Status register ----------------------------------- */</span></div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;</div><div class="line"><a name="l00672"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga675455250b91f125d52f5d347c2c0fbf">  672</a></span>&#160;<span class="preprocessor">#define RCC_CSR_LPWRRSTF                        (1 &lt;&lt; 31)</span></div><div class="line"><a name="l00673"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gacabd7bbde7e78c9c8f5fd46e34771826">  673</a></span>&#160;<span class="preprocessor">#define RCC_CSR_WWDGRSTF                        (1 &lt;&lt; 30)</span></div><div class="line"><a name="l00674"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga22a7079ba87dd7acd5ed7fe7b704e85f">  674</a></span>&#160;<span class="preprocessor">#define RCC_CSR_IWDGRSTF                        (1 &lt;&lt; 29)</span></div><div class="line"><a name="l00675"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga16e89534934436ee8958440882b71e6f">  675</a></span>&#160;<span class="preprocessor">#define RCC_CSR_SFTRSTF                         (1 &lt;&lt; 28)</span></div><div class="line"><a name="l00676"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga6685c7bd94a46c82c7ca69afa1707c39">  676</a></span>&#160;<span class="preprocessor">#define RCC_CSR_BORRSTF                         (1 &lt;&lt; 27)</span></div><div class="line"><a name="l00677"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga4e26d2902d11e638cd0b702332f53ab1">  677</a></span>&#160;<span class="preprocessor">#define RCC_CSR_PINRSTF                         (1 &lt;&lt; 26)</span></div><div class="line"><a name="l00678"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga14163f80ac0b005217eb318d0639afef">  678</a></span>&#160;<span class="preprocessor">#define RCC_CSR_OBLRSTF                         (1 &lt;&lt; 25)</span></div><div class="line"><a name="l00679"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga326fa3b1563f38925e2a02f641a8d553">  679</a></span>&#160;<span class="preprocessor">#define RCC_CSR_FWRSTF                          (1 &lt;&lt; 24)</span></div><div class="line"><a name="l00680"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gafc26c5996b14005a70afbeaa29aae716">  680</a></span>&#160;<span class="preprocessor">#define RCC_CSR_RMVF                            (1 &lt;&lt; 23)</span></div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;<span class="comment">/** @defgroup rcc_csr_msirange MSI Range after standby values</span></div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="comment">@brief Range of the MSI oscillator after returning from standby</span></div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;<span class="comment">@ingroup STM32L4xx_rcc_defines</span></div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;<span class="comment">@sa rcc_cr_msirange</span></div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;<span class="comment">@{*/</span></div><div class="line"><a name="l00687"></a><span class="lineno"><a class="line" href="group__rcc__csr__msirange.html#gae704ea49f870f4dd95243c725f981d6a">  687</a></span>&#160;<span class="preprocessor">#define RCC_CSR_MSIRANGE_MASK                   0xf</span></div><div class="line"><a name="l00688"></a><span class="lineno"><a class="line" href="group__rcc__csr__msirange.html#ga7951d861b4e87e97a59310454124baed">  688</a></span>&#160;<span class="preprocessor">#define RCC_CSR_MSIRANGE_SHIFT                  8</span></div><div class="line"><a name="l00689"></a><span class="lineno"><a class="line" href="group__rcc__csr__msirange.html#ga3abb30b63cf88b7e2584a406e6df4848">  689</a></span>&#160;<span class="preprocessor">#define RCC_CSR_MSIRANGE_1MHZ                   4</span></div><div class="line"><a name="l00690"></a><span class="lineno"><a class="line" href="group__rcc__csr__msirange.html#ga4a7c0dcb28271156f585d020ca7f71f1">  690</a></span>&#160;<span class="preprocessor">#define RCC_CSR_MSIRANGE_2MHZ                   5</span></div><div class="line"><a name="l00691"></a><span class="lineno"><a class="line" href="group__rcc__csr__msirange.html#ga183502e4ea6f6e24b9169f8d32826543">  691</a></span>&#160;<span class="preprocessor">#define RCC_CSR_MSIRANGE_4MHZ                   6</span></div><div class="line"><a name="l00692"></a><span class="lineno"><a class="line" href="group__rcc__csr__msirange.html#ga87a4ac660ed4f197144eaea1fe81d115">  692</a></span>&#160;<span class="preprocessor">#define RCC_CSR_MSIRANGE_8MHZ                   7</span></div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;<span class="comment">/*@}*/</span></div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;</div><div class="line"><a name="l00695"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gab569110e757aee573ebf9ad80812e8bb">  695</a></span>&#160;<span class="preprocessor">#define RCC_CSR_LSIRDY                          (1 &lt;&lt; 1)</span></div><div class="line"><a name="l00696"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga803cbf97bda1ebaf9afee2a3c9f0851b">  696</a></span>&#160;<span class="preprocessor">#define RCC_CSR_LSION                           (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;</div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="comment">/* --- Variable definitions ------------------------------------------------ */</span></div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;</div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="keyword">extern</span> uint32_t <a class="code" href="group__rcc__defines.html#ga86f90a27c26bc25e22999419f7d08622">rcc_ahb_frequency</a>;</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="keyword">extern</span> uint32_t <a class="code" href="group__rcc__defines.html#gaa1594220dae1eb3f9aa3dc30db60d8d1">rcc_apb1_frequency</a>;</div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<span class="keyword">extern</span> uint32_t <a class="code" href="group__rcc__defines.html#ga2f1b40f85aa73bc45b6d1cbb255881d9">rcc_apb2_frequency</a>;</div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="comment">/* --- Function prototypes ------------------------------------------------- */</span></div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;</div><div class="line"><a name="l00706"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">  706</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> {</div><div class="line"><a name="l00707"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a627d71402d403a5517bd652ece1d5013">  707</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a627d71402d403a5517bd652ece1d5013">RCC_PLL</a>, <a class="code" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354aa72a0e027ef7492439824d675d4a2fb4">RCC_HSE</a>, <a class="code" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354ab686f52c2d2a0b91fcbf6fa6fdaebe67">RCC_HSI16</a>, <a class="code" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a67c15598461deba3bfb9a7ae7836cc9d">RCC_MSI</a>, <a class="code" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354aa0d54244420168e28b671a94bf2c75e4">RCC_LSE</a>, <a class="code" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a4e5d0c838caa0e75a56ea47ef36ad782">RCC_LSI</a></div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;};</div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;</div><div class="line"><a name="l00711"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">  711</a></span>&#160;<span class="preprocessor">#define _REG_BIT(base, bit)             (((base) &lt;&lt; 5) + (bit))</span></div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;</div><div class="line"><a name="l00713"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga54c7db24941f636ee238833c481ada48">  713</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="group__rcc__defines.html#ga54c7db24941f636ee238833c481ada48">rcc_periph_clken</a> {</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;</div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;        <span class="comment">/* AHB1 peripherals */</span></div><div class="line"><a name="l00716"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a8a8fe44850460e9578a9ea186e0d86dc">  716</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a8a8fe44850460e9578a9ea186e0d86dc">RCC_TSC</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gae845d181520f2fb74373baa8a9afcbd3">RCC_AHB1ENR_OFFSET</a>, 16),</div><div class="line"><a name="l00717"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a667709fea2f55d81d0084c0ab6cd7346">  717</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a667709fea2f55d81d0084c0ab6cd7346">RCC_CRC</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gae845d181520f2fb74373baa8a9afcbd3">RCC_AHB1ENR_OFFSET</a>, 12),</div><div class="line"><a name="l00718"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a0f92a304130fca288e01d45d362bc84b">  718</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a0f92a304130fca288e01d45d362bc84b">RCC_FLASH</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gae845d181520f2fb74373baa8a9afcbd3">RCC_AHB1ENR_OFFSET</a>, 8),</div><div class="line"><a name="l00719"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48af6727266dd80b08123851bd3fc641468">  719</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48af6727266dd80b08123851bd3fc641468">RCC_DMA2</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gae845d181520f2fb74373baa8a9afcbd3">RCC_AHB1ENR_OFFSET</a>, 1),</div><div class="line"><a name="l00720"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ad3c1b4bd4d4910ad45903d70ce99c546">  720</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ad3c1b4bd4d4910ad45903d70ce99c546">RCC_DMA1</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gae845d181520f2fb74373baa8a9afcbd3">RCC_AHB1ENR_OFFSET</a>, 0),</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;</div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;        <span class="comment">/* AHB2 peripherals */</span></div><div class="line"><a name="l00723"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a0e7b5144f7905772665cf133f501ac4d">  723</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a0e7b5144f7905772665cf133f501ac4d">RCC_RNG</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gac695205f410ddd9f06c33ac02a1789b6">RCC_AHB2ENR_OFFSET</a>, 18),</div><div class="line"><a name="l00724"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48abb715c74b0a3784e422b314d26014812">  724</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48abb715c74b0a3784e422b314d26014812">RCC_AES</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gac695205f410ddd9f06c33ac02a1789b6">RCC_AHB2ENR_OFFSET</a>, 16),</div><div class="line"><a name="l00725"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aecec311190c999f58ff3e8a3a74cf385">  725</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aecec311190c999f58ff3e8a3a74cf385">RCC_ADC</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gac695205f410ddd9f06c33ac02a1789b6">RCC_AHB2ENR_OFFSET</a>, 13),</div><div class="line"><a name="l00726"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a81b9534841bd60ff16455a28481d7a14">  726</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a81b9534841bd60ff16455a28481d7a14">RCC_ADC1</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gac695205f410ddd9f06c33ac02a1789b6">RCC_AHB2ENR_OFFSET</a>, 13), <span class="comment">/* Compatibility */</span></div><div class="line"><a name="l00727"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48af11d38142f46991ffecaa2ca735778b0">  727</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48af11d38142f46991ffecaa2ca735778b0">RCC_OTGFS</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gac695205f410ddd9f06c33ac02a1789b6">RCC_AHB2ENR_OFFSET</a>, 12),</div><div class="line"><a name="l00728"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a600bd6f61da0eaed2c2f8fdf49fbb9c9">  728</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a600bd6f61da0eaed2c2f8fdf49fbb9c9">RCC_GPIOH</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gac695205f410ddd9f06c33ac02a1789b6">RCC_AHB2ENR_OFFSET</a>, 7),</div><div class="line"><a name="l00729"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a5db55f45d23bd84c2e4b9a36c7cdb57e">  729</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a5db55f45d23bd84c2e4b9a36c7cdb57e">RCC_GPIOG</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gac695205f410ddd9f06c33ac02a1789b6">RCC_AHB2ENR_OFFSET</a>, 6),</div><div class="line"><a name="l00730"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ac2a10a31a77eac6a9e5ef9b59397abf4">  730</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ac2a10a31a77eac6a9e5ef9b59397abf4">RCC_GPIOF</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gac695205f410ddd9f06c33ac02a1789b6">RCC_AHB2ENR_OFFSET</a>, 5),</div><div class="line"><a name="l00731"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aecccb0767e9ec411349051aa5f055779">  731</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aecccb0767e9ec411349051aa5f055779">RCC_GPIOE</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gac695205f410ddd9f06c33ac02a1789b6">RCC_AHB2ENR_OFFSET</a>, 4),</div><div class="line"><a name="l00732"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ade83c8caa918ccda0766791076460d1e">  732</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ade83c8caa918ccda0766791076460d1e">RCC_GPIOD</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gac695205f410ddd9f06c33ac02a1789b6">RCC_AHB2ENR_OFFSET</a>, 3),</div><div class="line"><a name="l00733"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aca99d40a98c0cccaa8dd4a5eb8422dea">  733</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aca99d40a98c0cccaa8dd4a5eb8422dea">RCC_GPIOC</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gac695205f410ddd9f06c33ac02a1789b6">RCC_AHB2ENR_OFFSET</a>, 2),</div><div class="line"><a name="l00734"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48abe0e8ee9db293583511579bffd694b6c">  734</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48abe0e8ee9db293583511579bffd694b6c">RCC_GPIOB</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gac695205f410ddd9f06c33ac02a1789b6">RCC_AHB2ENR_OFFSET</a>, 1),</div><div class="line"><a name="l00735"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a3679ad09af8988bc42fbb91d3f4dc680">  735</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a3679ad09af8988bc42fbb91d3f4dc680">RCC_GPIOA</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gac695205f410ddd9f06c33ac02a1789b6">RCC_AHB2ENR_OFFSET</a>, 0),</div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;</div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;        <span class="comment">/* AHB3 peripherals */</span></div><div class="line"><a name="l00738"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a52b14b7dc5b6f2ce00b7928d55ccd831">  738</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a52b14b7dc5b6f2ce00b7928d55ccd831">RCC_QSPI</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gaa0959ec87ed9ee9f93c53798dee05aa6">RCC_AHB3ENR_OFFSET</a>, 8),</div><div class="line"><a name="l00739"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a1097a9074953e5aa6d9f43c0d1b0b940">  739</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a1097a9074953e5aa6d9f43c0d1b0b940">RCC_FMC</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gaa0959ec87ed9ee9f93c53798dee05aa6">RCC_AHB3ENR_OFFSET</a>, 0),</div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;</div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;        <span class="comment">/* APB1 peripherals */</span></div><div class="line"><a name="l00742"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ac10c1e0cf96884f1ee034cd729faea26">  742</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ac10c1e0cf96884f1ee034cd729faea26">RCC_LPTIM1</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga96a392287bd23cac2e06656e2824b79e">RCC_APB1ENR1_OFFSET</a>, 31),</div><div class="line"><a name="l00743"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a30937b320e7331c48b4d22f565db0156">  743</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a30937b320e7331c48b4d22f565db0156">RCC_OPAMP</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga96a392287bd23cac2e06656e2824b79e">RCC_APB1ENR1_OFFSET</a>, 30),</div><div class="line"><a name="l00744"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a723ade3fb17eed8c51da2a479033db1f">  744</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a723ade3fb17eed8c51da2a479033db1f">RCC_DAC1</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga96a392287bd23cac2e06656e2824b79e">RCC_APB1ENR1_OFFSET</a>, 29),</div><div class="line"><a name="l00745"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a653354e7670b00648bd46782e60a780b">  745</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a653354e7670b00648bd46782e60a780b">RCC_PWR</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga96a392287bd23cac2e06656e2824b79e">RCC_APB1ENR1_OFFSET</a>, 28),</div><div class="line"><a name="l00746"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a61b240aefa01d614e06844f5b5943dc9">  746</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a61b240aefa01d614e06844f5b5943dc9">RCC_CAN1</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga96a392287bd23cac2e06656e2824b79e">RCC_APB1ENR1_OFFSET</a>, 25),</div><div class="line"><a name="l00747"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aead627335ffc92260faac70ef409eff7">  747</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aead627335ffc92260faac70ef409eff7">RCC_I2C3</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga96a392287bd23cac2e06656e2824b79e">RCC_APB1ENR1_OFFSET</a>, 23),</div><div class="line"><a name="l00748"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aba410e2e71ca9f59b76176672c9b1e4a">  748</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aba410e2e71ca9f59b76176672c9b1e4a">RCC_I2C2</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga96a392287bd23cac2e06656e2824b79e">RCC_APB1ENR1_OFFSET</a>, 22),</div><div class="line"><a name="l00749"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a7611e5aa9f71a5ecd6f466dc090533f0">  749</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a7611e5aa9f71a5ecd6f466dc090533f0">RCC_I2C1</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga96a392287bd23cac2e06656e2824b79e">RCC_APB1ENR1_OFFSET</a>, 21),</div><div class="line"><a name="l00750"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a0d7a994107ab9af33f9bdbda74ec4685">  750</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a0d7a994107ab9af33f9bdbda74ec4685">RCC_UART5</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga96a392287bd23cac2e06656e2824b79e">RCC_APB1ENR1_OFFSET</a>, 20),</div><div class="line"><a name="l00751"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48acddaf98763a8dc6edf0b69c983becfd7">  751</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48acddaf98763a8dc6edf0b69c983becfd7">RCC_UART4</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga96a392287bd23cac2e06656e2824b79e">RCC_APB1ENR1_OFFSET</a>, 19),</div><div class="line"><a name="l00752"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aaa823140b93403c8dd3395bc5b510155">  752</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aaa823140b93403c8dd3395bc5b510155">RCC_USART3</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga96a392287bd23cac2e06656e2824b79e">RCC_APB1ENR1_OFFSET</a>, 18),</div><div class="line"><a name="l00753"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aa4be48dd043f5d74f5e4eb9d2516b87b">  753</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aa4be48dd043f5d74f5e4eb9d2516b87b">RCC_USART2</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga96a392287bd23cac2e06656e2824b79e">RCC_APB1ENR1_OFFSET</a>, 17),</div><div class="line"><a name="l00754"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ad70ccc847d7804abe857efa22e0ab952">  754</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ad70ccc847d7804abe857efa22e0ab952">RCC_SPI3</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga96a392287bd23cac2e06656e2824b79e">RCC_APB1ENR1_OFFSET</a>, 15),</div><div class="line"><a name="l00755"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a191f2ba3eea4493bbfa449bb9e61f99c">  755</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a191f2ba3eea4493bbfa449bb9e61f99c">RCC_SPI2</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga96a392287bd23cac2e06656e2824b79e">RCC_APB1ENR1_OFFSET</a>, 14),</div><div class="line"><a name="l00756"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a22760f19527e3e241e6e1b396e37c188">  756</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a22760f19527e3e241e6e1b396e37c188">RCC_LCD</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga96a392287bd23cac2e06656e2824b79e">RCC_APB1ENR1_OFFSET</a>, 9),</div><div class="line"><a name="l00757"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48abeacc0ceea5fc0c26b7b44d0f7a0ddcb">  757</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48abeacc0ceea5fc0c26b7b44d0f7a0ddcb">RCC_TIM7</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga96a392287bd23cac2e06656e2824b79e">RCC_APB1ENR1_OFFSET</a>, 5),</div><div class="line"><a name="l00758"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48acd42061f083a2f92452b1bbdd145ec69">  758</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48acd42061f083a2f92452b1bbdd145ec69">RCC_TIM6</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga96a392287bd23cac2e06656e2824b79e">RCC_APB1ENR1_OFFSET</a>, 4),</div><div class="line"><a name="l00759"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aac4c56a3d869baf25b0434beed0e9ff5">  759</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aac4c56a3d869baf25b0434beed0e9ff5">RCC_TIM5</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga96a392287bd23cac2e06656e2824b79e">RCC_APB1ENR1_OFFSET</a>, 3),</div><div class="line"><a name="l00760"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a7605ac255d1f7e3fd0c21907b17bba66">  760</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a7605ac255d1f7e3fd0c21907b17bba66">RCC_TIM4</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga96a392287bd23cac2e06656e2824b79e">RCC_APB1ENR1_OFFSET</a>, 2),</div><div class="line"><a name="l00761"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a1a9a17dcecf7d72c5ed224795e4885cf">  761</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a1a9a17dcecf7d72c5ed224795e4885cf">RCC_TIM3</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga96a392287bd23cac2e06656e2824b79e">RCC_APB1ENR1_OFFSET</a>, 1),</div><div class="line"><a name="l00762"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a4d961657b29cd6920dec7df1d6a024e6">  762</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a4d961657b29cd6920dec7df1d6a024e6">RCC_TIM2</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga96a392287bd23cac2e06656e2824b79e">RCC_APB1ENR1_OFFSET</a>, 0),</div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;        <span class="comment">/* apb1-2 */</span></div><div class="line"><a name="l00764"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ab31d150fec8bccd66d43232206ab15e8">  764</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ab31d150fec8bccd66d43232206ab15e8">RCC_LPTIM2</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga328c7eaea84466cd5a48fcc72b3f514b">RCC_APB1ENR2_OFFSET</a>, 5),</div><div class="line"><a name="l00765"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a65d1570d113e7f3ac04b89a2fbaa3123">  765</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a65d1570d113e7f3ac04b89a2fbaa3123">RCC_SWPMI1</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga328c7eaea84466cd5a48fcc72b3f514b">RCC_APB1ENR2_OFFSET</a>, 2),</div><div class="line"><a name="l00766"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48affe5997c243f3d6fc45c5d626702f1e4">  766</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48affe5997c243f3d6fc45c5d626702f1e4">RCC_LPUART1</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga328c7eaea84466cd5a48fcc72b3f514b">RCC_APB1ENR2_OFFSET</a>, 0),</div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;</div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;        <span class="comment">/* APB2 peripherals */</span></div><div class="line"><a name="l00769"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48affa3073adb61cdb551eade05b31bdafe">  769</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48affa3073adb61cdb551eade05b31bdafe">RCC_DFSDM</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gac36e9f418c4d14284b0b8508ebdb923b">RCC_APB2ENR_OFFSET</a>, 24),</div><div class="line"><a name="l00770"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a4c25701ebc43e54216010d786c002f4d">  770</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a4c25701ebc43e54216010d786c002f4d">RCC_SAI2</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gac36e9f418c4d14284b0b8508ebdb923b">RCC_APB2ENR_OFFSET</a>, 22),</div><div class="line"><a name="l00771"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a0b583e6b035875b68ffe6e73fff24532">  771</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a0b583e6b035875b68ffe6e73fff24532">RCC_SAI1</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gac36e9f418c4d14284b0b8508ebdb923b">RCC_APB2ENR_OFFSET</a>, 21),</div><div class="line"><a name="l00772"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a3e32bf0959893de29f3408d7668cdfb3">  772</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a3e32bf0959893de29f3408d7668cdfb3">RCC_TIM17</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gac36e9f418c4d14284b0b8508ebdb923b">RCC_APB2ENR_OFFSET</a>, 18),</div><div class="line"><a name="l00773"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aa4fc95bd30dc3fc9b3f1502c1a3c983e">  773</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aa4fc95bd30dc3fc9b3f1502c1a3c983e">RCC_TIM16</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gac36e9f418c4d14284b0b8508ebdb923b">RCC_APB2ENR_OFFSET</a>, 17),</div><div class="line"><a name="l00774"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ae3a47230b9ec6676e820e933c28e86f5">  774</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ae3a47230b9ec6676e820e933c28e86f5">RCC_TIM15</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gac36e9f418c4d14284b0b8508ebdb923b">RCC_APB2ENR_OFFSET</a>, 16),</div><div class="line"><a name="l00775"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a6f9bc1664f1972e622f9228606caa3b8">  775</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a6f9bc1664f1972e622f9228606caa3b8">RCC_USART1</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gac36e9f418c4d14284b0b8508ebdb923b">RCC_APB2ENR_OFFSET</a>, 14),</div><div class="line"><a name="l00776"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a04b8e39ee8c4a6c9e662349b1b45f0b4">  776</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a04b8e39ee8c4a6c9e662349b1b45f0b4">RCC_TIM8</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gac36e9f418c4d14284b0b8508ebdb923b">RCC_APB2ENR_OFFSET</a>, 13),</div><div class="line"><a name="l00777"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aaeb70908f5c8fc2d580fa30ca100e953">  777</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aaeb70908f5c8fc2d580fa30ca100e953">RCC_SPI1</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gac36e9f418c4d14284b0b8508ebdb923b">RCC_APB2ENR_OFFSET</a>, 12),</div><div class="line"><a name="l00778"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a246489e2827e54e0c0e6d4d1296c362e">  778</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a246489e2827e54e0c0e6d4d1296c362e">RCC_TIM1</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gac36e9f418c4d14284b0b8508ebdb923b">RCC_APB2ENR_OFFSET</a>, 11),</div><div class="line"><a name="l00779"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a4927cf047dda9d0aca09a6e3adaae2ea">  779</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a4927cf047dda9d0aca09a6e3adaae2ea">RCC_SDMMC1</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gac36e9f418c4d14284b0b8508ebdb923b">RCC_APB2ENR_OFFSET</a>, 10),</div><div class="line"><a name="l00780"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a9bc2cd2c9e676f69ef001cbd7722843b">  780</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a9bc2cd2c9e676f69ef001cbd7722843b">RCC_FW</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gac36e9f418c4d14284b0b8508ebdb923b">RCC_APB2ENR_OFFSET</a>, 7),</div><div class="line"><a name="l00781"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ab05a237deaa9422ce07e764f7fdafe35">  781</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ab05a237deaa9422ce07e764f7fdafe35">RCC_SYSCFG</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gac36e9f418c4d14284b0b8508ebdb923b">RCC_APB2ENR_OFFSET</a>, 0),</div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;</div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;        <span class="comment">/* AHB1 peripherals in sleep mode */</span></div><div class="line"><a name="l00784"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ab42deb385949e14a91d40cf2adeeedf6">  784</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ab42deb385949e14a91d40cf2adeeedf6">SCC_TSC</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga24770bf216fa8ef1acccbf7fe3372817">RCC_AHB1SMENR_OFFSET</a>, 16),</div><div class="line"><a name="l00785"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a003dc04b6d63c5197748e8be1cb6bbac">  785</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a003dc04b6d63c5197748e8be1cb6bbac">SCC_CRC</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga24770bf216fa8ef1acccbf7fe3372817">RCC_AHB1SMENR_OFFSET</a>, 12),</div><div class="line"><a name="l00786"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a2f9e584db71db7919b342d4a0a5baee4">  786</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a2f9e584db71db7919b342d4a0a5baee4">SCC_SRAM1</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga24770bf216fa8ef1acccbf7fe3372817">RCC_AHB1SMENR_OFFSET</a>, 9),</div><div class="line"><a name="l00787"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aba4f10c84fceea8397dc7f1e8462aa9d">  787</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aba4f10c84fceea8397dc7f1e8462aa9d">SCC_FLASH</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga24770bf216fa8ef1acccbf7fe3372817">RCC_AHB1SMENR_OFFSET</a>, 8),</div><div class="line"><a name="l00788"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a4b94fd1c9d718c69072760fc72ceb790">  788</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a4b94fd1c9d718c69072760fc72ceb790">SCC_DMA2</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga24770bf216fa8ef1acccbf7fe3372817">RCC_AHB1SMENR_OFFSET</a>, 1),</div><div class="line"><a name="l00789"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a8f015b95be3982442962991d31d45300">  789</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a8f015b95be3982442962991d31d45300">SCC_DMA1</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga24770bf216fa8ef1acccbf7fe3372817">RCC_AHB1SMENR_OFFSET</a>, 0),</div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;</div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;        <span class="comment">/* AHB2 peripherals in sleep mode */</span></div><div class="line"><a name="l00792"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a3d951d40e19bc5d353699a820c215035">  792</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a3d951d40e19bc5d353699a820c215035">SCC_RNG</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gacd8ec956d358b545835c9afa1655e0d1">RCC_AHB2SMENR_OFFSET</a>, 18),</div><div class="line"><a name="l00793"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48afccb5beacf6a12dc2a320df8c61d9707">  793</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48afccb5beacf6a12dc2a320df8c61d9707">SCC_AES</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gacd8ec956d358b545835c9afa1655e0d1">RCC_AHB2SMENR_OFFSET</a>, 16),</div><div class="line"><a name="l00794"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a2740fd0f59ddf9c73922977ecb745f7d">  794</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a2740fd0f59ddf9c73922977ecb745f7d">SCC_ADC</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gacd8ec956d358b545835c9afa1655e0d1">RCC_AHB2SMENR_OFFSET</a>, 13),</div><div class="line"><a name="l00795"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a5000d6ca5e3b40a5865485dd8dac5ab8">  795</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a5000d6ca5e3b40a5865485dd8dac5ab8">SCC_ADC1</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gacd8ec956d358b545835c9afa1655e0d1">RCC_AHB2SMENR_OFFSET</a>, 13), <span class="comment">/* Compatibility */</span></div><div class="line"><a name="l00796"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ac86fb113baec702b9ede6584a33af9f6">  796</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ac86fb113baec702b9ede6584a33af9f6">SCC_OTGFS</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gacd8ec956d358b545835c9afa1655e0d1">RCC_AHB2SMENR_OFFSET</a>, 12),</div><div class="line"><a name="l00797"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a875c8c688efc053d1af23b0d18361549">  797</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a875c8c688efc053d1af23b0d18361549">SCC_SRAM2</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gacd8ec956d358b545835c9afa1655e0d1">RCC_AHB2SMENR_OFFSET</a>, 9),</div><div class="line"><a name="l00798"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a3869bb86c68604dc9015445cad5aa173">  798</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a3869bb86c68604dc9015445cad5aa173">SCC_GPIOH</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gacd8ec956d358b545835c9afa1655e0d1">RCC_AHB2SMENR_OFFSET</a>, 7),</div><div class="line"><a name="l00799"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48adb087b1ddece696b0c76a7fc03e44de7">  799</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48adb087b1ddece696b0c76a7fc03e44de7">SCC_GPIOG</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gacd8ec956d358b545835c9afa1655e0d1">RCC_AHB2SMENR_OFFSET</a>, 6),</div><div class="line"><a name="l00800"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ac2f5731fc83d86f8f850c984c769ed97">  800</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ac2f5731fc83d86f8f850c984c769ed97">SCC_GPIOF</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gacd8ec956d358b545835c9afa1655e0d1">RCC_AHB2SMENR_OFFSET</a>, 5),</div><div class="line"><a name="l00801"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aa4f1793bd6ab343073e151f470113a98">  801</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aa4f1793bd6ab343073e151f470113a98">SCC_GPIOE</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gacd8ec956d358b545835c9afa1655e0d1">RCC_AHB2SMENR_OFFSET</a>, 4),</div><div class="line"><a name="l00802"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a1646b5369fa9b52ffe45deb801dffe53">  802</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a1646b5369fa9b52ffe45deb801dffe53">SCC_GPIOD</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gacd8ec956d358b545835c9afa1655e0d1">RCC_AHB2SMENR_OFFSET</a>, 3),</div><div class="line"><a name="l00803"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ab212b98035b8c1d7a52c66b8a8753ea7">  803</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ab212b98035b8c1d7a52c66b8a8753ea7">SCC_GPIOC</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gacd8ec956d358b545835c9afa1655e0d1">RCC_AHB2SMENR_OFFSET</a>, 2),</div><div class="line"><a name="l00804"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ad2438eef51dd7790d4faac2e461f61bc">  804</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ad2438eef51dd7790d4faac2e461f61bc">SCC_GPIOB</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gacd8ec956d358b545835c9afa1655e0d1">RCC_AHB2SMENR_OFFSET</a>, 1),</div><div class="line"><a name="l00805"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a44f76e63809a5df30f158bb8cbfcb4af">  805</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a44f76e63809a5df30f158bb8cbfcb4af">SCC_GPIOA</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gacd8ec956d358b545835c9afa1655e0d1">RCC_AHB2SMENR_OFFSET</a>, 0),</div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;</div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;        <span class="comment">/* AHB3 peripherals in sleep mode */</span></div><div class="line"><a name="l00808"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a1cfe126466c0f143251d0e3f659df52b">  808</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a1cfe126466c0f143251d0e3f659df52b">SCC_QSPI</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gab76ec5611ed772b5b0ef1f1d5ab4aa33">RCC_AHB3SMENR_OFFSET</a>, 8),</div><div class="line"><a name="l00809"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ae413c00c2fbb91c4fe1382d20ec01ac4">  809</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ae413c00c2fbb91c4fe1382d20ec01ac4">SCC_FMC</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gab76ec5611ed772b5b0ef1f1d5ab4aa33">RCC_AHB3SMENR_OFFSET</a>, 0),</div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;</div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;        <span class="comment">/* APB1 peripherals in sleep mode */</span></div><div class="line"><a name="l00812"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48afb4518a8ebf5a4fb8b8bc8a1bdf41d56">  812</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48afb4518a8ebf5a4fb8b8bc8a1bdf41d56">SCC_LPTIM1</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga96a392287bd23cac2e06656e2824b79e">RCC_APB1ENR1_OFFSET</a>, 31),</div><div class="line"><a name="l00813"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a24ba030d98e8249c7600d6ab068e9478">  813</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a24ba030d98e8249c7600d6ab068e9478">SCC_OPAMP</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga96a392287bd23cac2e06656e2824b79e">RCC_APB1ENR1_OFFSET</a>, 30),</div><div class="line"><a name="l00814"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ad9d5b1c7b23dd2e55772b0c5c13552b7">  814</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ad9d5b1c7b23dd2e55772b0c5c13552b7">SCC_DAC1</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga96a392287bd23cac2e06656e2824b79e">RCC_APB1ENR1_OFFSET</a>, 29),</div><div class="line"><a name="l00815"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a7158c31ab3a6324ff0e6173e2f359633">  815</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a7158c31ab3a6324ff0e6173e2f359633">SCC_PWR</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga96a392287bd23cac2e06656e2824b79e">RCC_APB1ENR1_OFFSET</a>, 28),</div><div class="line"><a name="l00816"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ace6a0c67861a7f9063364e3c23996b7c">  816</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ace6a0c67861a7f9063364e3c23996b7c">SCC_CAN1</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga96a392287bd23cac2e06656e2824b79e">RCC_APB1ENR1_OFFSET</a>, 25),</div><div class="line"><a name="l00817"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ad1c9598c70b899240aa22be7b66e4765">  817</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ad1c9598c70b899240aa22be7b66e4765">SCC_I2C3</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga96a392287bd23cac2e06656e2824b79e">RCC_APB1ENR1_OFFSET</a>, 23),</div><div class="line"><a name="l00818"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a6e133432144b494871b9fc7434a91214">  818</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a6e133432144b494871b9fc7434a91214">SCC_I2C2</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga96a392287bd23cac2e06656e2824b79e">RCC_APB1ENR1_OFFSET</a>, 22),</div><div class="line"><a name="l00819"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aac1edecb6b1268334dd61d0be70eb8b5">  819</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aac1edecb6b1268334dd61d0be70eb8b5">SCC_I2C1</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga96a392287bd23cac2e06656e2824b79e">RCC_APB1ENR1_OFFSET</a>, 21),</div><div class="line"><a name="l00820"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48af2fdcaa5d35ac4f63fc12563ec64665d">  820</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48af2fdcaa5d35ac4f63fc12563ec64665d">SCC_UART5</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga96a392287bd23cac2e06656e2824b79e">RCC_APB1ENR1_OFFSET</a>, 20),</div><div class="line"><a name="l00821"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a27200fdd011075f80ec18eac21d811a4">  821</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a27200fdd011075f80ec18eac21d811a4">SCC_UART4</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga96a392287bd23cac2e06656e2824b79e">RCC_APB1ENR1_OFFSET</a>, 19),</div><div class="line"><a name="l00822"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a6cb7ae3e16c891c789095c17603dc4fb">  822</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a6cb7ae3e16c891c789095c17603dc4fb">SCC_USART3</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga96a392287bd23cac2e06656e2824b79e">RCC_APB1ENR1_OFFSET</a>, 18),</div><div class="line"><a name="l00823"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a69135288a08516c9d69798266b3dfebc">  823</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a69135288a08516c9d69798266b3dfebc">SCC_USART2</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga96a392287bd23cac2e06656e2824b79e">RCC_APB1ENR1_OFFSET</a>, 17),</div><div class="line"><a name="l00824"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a0b0b503b8ee607e21a92fc1edcfdd8cd">  824</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a0b0b503b8ee607e21a92fc1edcfdd8cd">SCC_SPI3</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga96a392287bd23cac2e06656e2824b79e">RCC_APB1ENR1_OFFSET</a>, 15),</div><div class="line"><a name="l00825"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a1ab247d0e80dc6d1722de84c086353f3">  825</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a1ab247d0e80dc6d1722de84c086353f3">SCC_SPI2</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga96a392287bd23cac2e06656e2824b79e">RCC_APB1ENR1_OFFSET</a>, 14),</div><div class="line"><a name="l00826"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a712347ca1f509fa432626e85f9d2e378">  826</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a712347ca1f509fa432626e85f9d2e378">SCC_WWDG</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga96a392287bd23cac2e06656e2824b79e">RCC_APB1ENR1_OFFSET</a>, 11),</div><div class="line"><a name="l00827"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a806513754d838475b2438c1fb8cc1cbe">  827</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a806513754d838475b2438c1fb8cc1cbe">SCC_LCD</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga96a392287bd23cac2e06656e2824b79e">RCC_APB1ENR1_OFFSET</a>, 9),</div><div class="line"><a name="l00828"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48af5a9d04a649295d00ea046c199aef838">  828</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48af5a9d04a649295d00ea046c199aef838">SCC_TIM7</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga96a392287bd23cac2e06656e2824b79e">RCC_APB1ENR1_OFFSET</a>, 5),</div><div class="line"><a name="l00829"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a4fd108426970cee3f77f2ce46ef6eaa5">  829</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a4fd108426970cee3f77f2ce46ef6eaa5">SCC_TIM6</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga96a392287bd23cac2e06656e2824b79e">RCC_APB1ENR1_OFFSET</a>, 4),</div><div class="line"><a name="l00830"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ad1c6c7d99a00fe1f34f1ed2f5af3f150">  830</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ad1c6c7d99a00fe1f34f1ed2f5af3f150">SCC_TIM5</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga96a392287bd23cac2e06656e2824b79e">RCC_APB1ENR1_OFFSET</a>, 3),</div><div class="line"><a name="l00831"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48afe14d4998b6c9aa90c026291672027ae">  831</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48afe14d4998b6c9aa90c026291672027ae">SCC_TIM4</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga96a392287bd23cac2e06656e2824b79e">RCC_APB1ENR1_OFFSET</a>, 2),</div><div class="line"><a name="l00832"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a5ac6aaf0ee19343577526860fcec24b8">  832</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a5ac6aaf0ee19343577526860fcec24b8">SCC_TIM3</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga96a392287bd23cac2e06656e2824b79e">RCC_APB1ENR1_OFFSET</a>, 1),</div><div class="line"><a name="l00833"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a543ff20a83d7d01662982e52eeef8da3">  833</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a543ff20a83d7d01662982e52eeef8da3">SCC_TIM2</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga96a392287bd23cac2e06656e2824b79e">RCC_APB1ENR1_OFFSET</a>, 0),</div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;        <span class="comment">/* apb1-2 */</span></div><div class="line"><a name="l00835"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a2f45070377967b3d2d1c255d7ff7dcad">  835</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a2f45070377967b3d2d1c255d7ff7dcad">SCC_LPTIM2</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga328c7eaea84466cd5a48fcc72b3f514b">RCC_APB1ENR2_OFFSET</a>, 5),</div><div class="line"><a name="l00836"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a55dcd720b17553de5e587793c51a65cf">  836</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a55dcd720b17553de5e587793c51a65cf">SCC_SWPMI1</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga328c7eaea84466cd5a48fcc72b3f514b">RCC_APB1ENR2_OFFSET</a>, 2),</div><div class="line"><a name="l00837"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a59aa5c1c2d89a4980b5ea3d8acb5d903">  837</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a59aa5c1c2d89a4980b5ea3d8acb5d903">SCC_LPUART1</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga328c7eaea84466cd5a48fcc72b3f514b">RCC_APB1ENR2_OFFSET</a>, 0),</div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;</div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;        <span class="comment">/* APB2 peripherals in sleep mode */</span></div><div class="line"><a name="l00840"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aaddd3365bf30c33095cf0cbac38ad8d1">  840</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aaddd3365bf30c33095cf0cbac38ad8d1">SCC_DFSDM</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gac36e9f418c4d14284b0b8508ebdb923b">RCC_APB2ENR_OFFSET</a>, 24),</div><div class="line"><a name="l00841"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aaeada84995717decbaa7931e7265fa39">  841</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aaeada84995717decbaa7931e7265fa39">SCC_SAI2</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gac36e9f418c4d14284b0b8508ebdb923b">RCC_APB2ENR_OFFSET</a>, 22),</div><div class="line"><a name="l00842"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aeead3bc74fce0b0780a4303cc0a3af53">  842</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aeead3bc74fce0b0780a4303cc0a3af53">SCC_SAI1</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gac36e9f418c4d14284b0b8508ebdb923b">RCC_APB2ENR_OFFSET</a>, 21),</div><div class="line"><a name="l00843"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aaac7a7a85cb629254844d424c63e8b9f">  843</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aaac7a7a85cb629254844d424c63e8b9f">SCC_TIM17</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gac36e9f418c4d14284b0b8508ebdb923b">RCC_APB2ENR_OFFSET</a>, 18),</div><div class="line"><a name="l00844"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a23a153ac487a9988800e6758fa270a07">  844</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a23a153ac487a9988800e6758fa270a07">SCC_TIM16</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gac36e9f418c4d14284b0b8508ebdb923b">RCC_APB2ENR_OFFSET</a>, 17),</div><div class="line"><a name="l00845"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a747f2202daa1a9c264e6d08e32c47e3f">  845</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a747f2202daa1a9c264e6d08e32c47e3f">SCC_TIM15</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gac36e9f418c4d14284b0b8508ebdb923b">RCC_APB2ENR_OFFSET</a>, 16),</div><div class="line"><a name="l00846"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aa7e9971e52b96e141dea9897359f35a1">  846</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aa7e9971e52b96e141dea9897359f35a1">SCC_USART1</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gac36e9f418c4d14284b0b8508ebdb923b">RCC_APB2ENR_OFFSET</a>, 14),</div><div class="line"><a name="l00847"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a0ac71d3d70e0011954c1daef16de3ebb">  847</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a0ac71d3d70e0011954c1daef16de3ebb">SCC_TIM8</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gac36e9f418c4d14284b0b8508ebdb923b">RCC_APB2ENR_OFFSET</a>, 13),</div><div class="line"><a name="l00848"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a8a414df68a0855d84002160911dd77c7">  848</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a8a414df68a0855d84002160911dd77c7">SCC_SPI1</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gac36e9f418c4d14284b0b8508ebdb923b">RCC_APB2ENR_OFFSET</a>, 12),</div><div class="line"><a name="l00849"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a1a65c0e1c9f4b3012a9f8318984d0773">  849</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a1a65c0e1c9f4b3012a9f8318984d0773">SCC_TIM1</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gac36e9f418c4d14284b0b8508ebdb923b">RCC_APB2ENR_OFFSET</a>, 11),</div><div class="line"><a name="l00850"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a29362183aac18907e166755f57385ea1">  850</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a29362183aac18907e166755f57385ea1">SCC_SDMMC1</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gac36e9f418c4d14284b0b8508ebdb923b">RCC_APB2ENR_OFFSET</a>, 10),</div><div class="line"><a name="l00851"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a731211895615288193d2a38cc4628f2d">  851</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a731211895615288193d2a38cc4628f2d">SCC_SYSCFG</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gac36e9f418c4d14284b0b8508ebdb923b">RCC_APB2ENR_OFFSET</a>, 0),</div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;};</div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;</div><div class="line"><a name="l00854"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga4bd6185a4613aaa3ee5447c3d86ba718">  854</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="group__rcc__defines.html#ga4bd6185a4613aaa3ee5447c3d86ba718">rcc_periph_rst</a> {</div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;        <span class="comment">/* AHB1 peripherals */</span></div><div class="line"><a name="l00856"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a57a9f072c532d2a51bc40474dac84ad3">  856</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a57a9f072c532d2a51bc40474dac84ad3">RST_TSC</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga42fa2e12e764696f14e2dbe3e9d0987d">RCC_AHB1RSTR_OFFSET</a>, 16),</div><div class="line"><a name="l00857"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a9d098f089cf059602501a807d6907f61">  857</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a9d098f089cf059602501a807d6907f61">RST_CRC</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga42fa2e12e764696f14e2dbe3e9d0987d">RCC_AHB1RSTR_OFFSET</a>, 12),</div><div class="line"><a name="l00858"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a72ac72db741011450c5a2e65155a339e">  858</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a72ac72db741011450c5a2e65155a339e">RST_FLASH</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga42fa2e12e764696f14e2dbe3e9d0987d">RCC_AHB1RSTR_OFFSET</a>, 8),</div><div class="line"><a name="l00859"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a19ebc40713ba511404321bf20eaef099">  859</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a19ebc40713ba511404321bf20eaef099">RST_DMA2</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga42fa2e12e764696f14e2dbe3e9d0987d">RCC_AHB1RSTR_OFFSET</a>, 1),</div><div class="line"><a name="l00860"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a25676006774eeb3de775e3de277a4dd2">  860</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a25676006774eeb3de775e3de277a4dd2">RST_DMA1</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga42fa2e12e764696f14e2dbe3e9d0987d">RCC_AHB1RSTR_OFFSET</a>, 0),</div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;</div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;        <span class="comment">/* AHB2 peripherals */</span></div><div class="line"><a name="l00863"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a5c4978b26064312e8f72d817a3d664d4">  863</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a5c4978b26064312e8f72d817a3d664d4">RST_RNG</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gabf1f923022637d3dd15dbf667515fdba">RCC_AHB2RSTR_OFFSET</a>, 18),</div><div class="line"><a name="l00864"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a655cddebf084e82f2cf10328b1584dc5">  864</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a655cddebf084e82f2cf10328b1584dc5">RST_AES</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gabf1f923022637d3dd15dbf667515fdba">RCC_AHB2RSTR_OFFSET</a>, 16),</div><div class="line"><a name="l00865"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a92653b0219f77f8e958a3c01020d6ba5">  865</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a92653b0219f77f8e958a3c01020d6ba5">RST_ADC</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gabf1f923022637d3dd15dbf667515fdba">RCC_AHB2RSTR_OFFSET</a>, 13),</div><div class="line"><a name="l00866"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a49afbde70605d4da05d71727d5ce33bf">  866</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a49afbde70605d4da05d71727d5ce33bf">RST_ADC1</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gabf1f923022637d3dd15dbf667515fdba">RCC_AHB2RSTR_OFFSET</a>, 13), <span class="comment">/* Compatibility */</span></div><div class="line"><a name="l00867"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718af8091fb612cbbee46d5c161e23c6c93a">  867</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718af8091fb612cbbee46d5c161e23c6c93a">RST_OTGFS</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gabf1f923022637d3dd15dbf667515fdba">RCC_AHB2RSTR_OFFSET</a>, 12),</div><div class="line"><a name="l00868"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a6ba93e7e1205c455bba73cf82e682698">  868</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a6ba93e7e1205c455bba73cf82e682698">RST_GPIOH</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gabf1f923022637d3dd15dbf667515fdba">RCC_AHB2RSTR_OFFSET</a>, 7),</div><div class="line"><a name="l00869"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a3f01ba2712eceec7b7dca34c9e261a4d">  869</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a3f01ba2712eceec7b7dca34c9e261a4d">RST_GPIOG</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gabf1f923022637d3dd15dbf667515fdba">RCC_AHB2RSTR_OFFSET</a>, 6),</div><div class="line"><a name="l00870"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a61956334f17966ab11993869be4e2ebb">  870</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a61956334f17966ab11993869be4e2ebb">RST_GPIOF</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gabf1f923022637d3dd15dbf667515fdba">RCC_AHB2RSTR_OFFSET</a>, 5),</div><div class="line"><a name="l00871"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718ab720e4e6239cb85e2736a4f022e4f64b">  871</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718ab720e4e6239cb85e2736a4f022e4f64b">RST_GPIOE</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gabf1f923022637d3dd15dbf667515fdba">RCC_AHB2RSTR_OFFSET</a>, 4),</div><div class="line"><a name="l00872"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a9fed32b2a96d4647ea73ba7926f1121e">  872</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a9fed32b2a96d4647ea73ba7926f1121e">RST_GPIOD</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gabf1f923022637d3dd15dbf667515fdba">RCC_AHB2RSTR_OFFSET</a>, 3),</div><div class="line"><a name="l00873"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a847595db9011d5989097e67215f3f208">  873</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a847595db9011d5989097e67215f3f208">RST_GPIOC</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gabf1f923022637d3dd15dbf667515fdba">RCC_AHB2RSTR_OFFSET</a>, 2),</div><div class="line"><a name="l00874"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a8607fa69d38f8dd406daebb7bf9b8b26">  874</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a8607fa69d38f8dd406daebb7bf9b8b26">RST_GPIOB</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gabf1f923022637d3dd15dbf667515fdba">RCC_AHB2RSTR_OFFSET</a>, 1),</div><div class="line"><a name="l00875"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a82de36d9219d3b7a8f6e24f7b037d4c5">  875</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a82de36d9219d3b7a8f6e24f7b037d4c5">RST_GPIOA</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gabf1f923022637d3dd15dbf667515fdba">RCC_AHB2RSTR_OFFSET</a>, 0),</div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;</div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;        <span class="comment">/* AHB3 peripherals */</span></div><div class="line"><a name="l00878"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a229227afd87763b296f367a49689288b">  878</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a229227afd87763b296f367a49689288b">RST_QSPI</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga33814d3a6acf5864d8795e3861709244">RCC_AHB3RSTR_OFFSET</a>, 8),</div><div class="line"><a name="l00879"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718aed2ff72b9892160631772de6935e191a">  879</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718aed2ff72b9892160631772de6935e191a">RST_FMC</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga33814d3a6acf5864d8795e3861709244">RCC_AHB3RSTR_OFFSET</a>, 0),</div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;</div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;        <span class="comment">/* APB1 peripherals */</span></div><div class="line"><a name="l00882"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a7fb3993883924a5e40a046fbeee8477a">  882</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a7fb3993883924a5e40a046fbeee8477a">RST_LPTIM1</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gabc7fbce97b8446683ba47bc4961c9c62">RCC_APB1RSTR1_OFFSET</a>, 31),</div><div class="line"><a name="l00883"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a69ce223f136ad1abf50abac168f31f2a">  883</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a69ce223f136ad1abf50abac168f31f2a">RST_OPAMP</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gabc7fbce97b8446683ba47bc4961c9c62">RCC_APB1RSTR1_OFFSET</a>, 30),</div><div class="line"><a name="l00884"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718ae669dd01ae72273898327cdb1b93a764">  884</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718ae669dd01ae72273898327cdb1b93a764">RST_DAC1</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gabc7fbce97b8446683ba47bc4961c9c62">RCC_APB1RSTR1_OFFSET</a>, 29),</div><div class="line"><a name="l00885"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718acaed17a5e312de489708c67c9933c044">  885</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718acaed17a5e312de489708c67c9933c044">RST_PWR</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gabc7fbce97b8446683ba47bc4961c9c62">RCC_APB1RSTR1_OFFSET</a>, 28),</div><div class="line"><a name="l00886"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718ac69e521b2ffa74210da31d7ea0f11b75">  886</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718ac69e521b2ffa74210da31d7ea0f11b75">RST_CAN1</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gabc7fbce97b8446683ba47bc4961c9c62">RCC_APB1RSTR1_OFFSET</a>, 25),</div><div class="line"><a name="l00887"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a2c78359f0ba01c334b9a98064996bc9f">  887</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a2c78359f0ba01c334b9a98064996bc9f">RST_I2C3</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gabc7fbce97b8446683ba47bc4961c9c62">RCC_APB1RSTR1_OFFSET</a>, 23),</div><div class="line"><a name="l00888"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718aba0770678558545d59794049b4ea57f8">  888</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718aba0770678558545d59794049b4ea57f8">RST_I2C2</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gabc7fbce97b8446683ba47bc4961c9c62">RCC_APB1RSTR1_OFFSET</a>, 22),</div><div class="line"><a name="l00889"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718ae083a448a99ae23e788c79d45f2f0fae">  889</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718ae083a448a99ae23e788c79d45f2f0fae">RST_I2C1</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gabc7fbce97b8446683ba47bc4961c9c62">RCC_APB1RSTR1_OFFSET</a>, 21),</div><div class="line"><a name="l00890"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718ab1495852f5070c5924815d26636035f2">  890</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718ab1495852f5070c5924815d26636035f2">RST_UART5</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gabc7fbce97b8446683ba47bc4961c9c62">RCC_APB1RSTR1_OFFSET</a>, 20),</div><div class="line"><a name="l00891"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a6db8b2fc3c699ae1b93d0e7e04b16265">  891</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a6db8b2fc3c699ae1b93d0e7e04b16265">RST_UART4</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gabc7fbce97b8446683ba47bc4961c9c62">RCC_APB1RSTR1_OFFSET</a>, 19),</div><div class="line"><a name="l00892"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a909ada79d50eabe177c087ae3db578da">  892</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a909ada79d50eabe177c087ae3db578da">RST_USART3</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gabc7fbce97b8446683ba47bc4961c9c62">RCC_APB1RSTR1_OFFSET</a>, 18),</div><div class="line"><a name="l00893"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718af2ed5025a1c665196870ac061ffafd24">  893</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718af2ed5025a1c665196870ac061ffafd24">RST_USART2</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gabc7fbce97b8446683ba47bc4961c9c62">RCC_APB1RSTR1_OFFSET</a>, 17),</div><div class="line"><a name="l00894"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a8c3208aa283eea369bdb2697cbe6dff8">  894</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a8c3208aa283eea369bdb2697cbe6dff8">RST_SPI3</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gabc7fbce97b8446683ba47bc4961c9c62">RCC_APB1RSTR1_OFFSET</a>, 15),</div><div class="line"><a name="l00895"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a6a2dd34c8278fd2019d4aab6d7dd91fe">  895</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a6a2dd34c8278fd2019d4aab6d7dd91fe">RST_SPI2</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gabc7fbce97b8446683ba47bc4961c9c62">RCC_APB1RSTR1_OFFSET</a>, 14),</div><div class="line"><a name="l00896"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718ae89ac71f14f88b980574fdb7b7e30828">  896</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718ae89ac71f14f88b980574fdb7b7e30828">RST_LCD</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gabc7fbce97b8446683ba47bc4961c9c62">RCC_APB1RSTR1_OFFSET</a>, 9),</div><div class="line"><a name="l00897"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a95737fdc165d4b6943f9792a63457dfa">  897</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a95737fdc165d4b6943f9792a63457dfa">RST_TIM7</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gabc7fbce97b8446683ba47bc4961c9c62">RCC_APB1RSTR1_OFFSET</a>, 5),</div><div class="line"><a name="l00898"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a85394e9ff835d6ef6e3997a5476c429a">  898</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a85394e9ff835d6ef6e3997a5476c429a">RST_TIM6</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gabc7fbce97b8446683ba47bc4961c9c62">RCC_APB1RSTR1_OFFSET</a>, 4),</div><div class="line"><a name="l00899"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718aac5933e47e7e98b7096193edfe4bf08a">  899</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718aac5933e47e7e98b7096193edfe4bf08a">RST_TIM5</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gabc7fbce97b8446683ba47bc4961c9c62">RCC_APB1RSTR1_OFFSET</a>, 3),</div><div class="line"><a name="l00900"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718aa94b0829d2505a3d916a3b7bb8e95361">  900</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718aa94b0829d2505a3d916a3b7bb8e95361">RST_TIM4</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gabc7fbce97b8446683ba47bc4961c9c62">RCC_APB1RSTR1_OFFSET</a>, 2),</div><div class="line"><a name="l00901"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a730ba1c5bff49ab694370cd1f3d832a3">  901</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a730ba1c5bff49ab694370cd1f3d832a3">RST_TIM3</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gabc7fbce97b8446683ba47bc4961c9c62">RCC_APB1RSTR1_OFFSET</a>, 1),</div><div class="line"><a name="l00902"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a9a11cf678a1931bc3f8ecd22fccf1304">  902</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a9a11cf678a1931bc3f8ecd22fccf1304">RST_TIM2</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gabc7fbce97b8446683ba47bc4961c9c62">RCC_APB1RSTR1_OFFSET</a>, 0),</div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;        <span class="comment">/* apb1-2 */</span></div><div class="line"><a name="l00904"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a25a4c22e3a551f19b5836fcb43e02ee8">  904</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a25a4c22e3a551f19b5836fcb43e02ee8">RST_LPTIM2</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gaced9d696dadac1e32d51493536dc8ab8">RCC_APB1RSTR2_OFFSET</a>, 5),</div><div class="line"><a name="l00905"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a45c4c3c5e6467ac86732dab112347303">  905</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a45c4c3c5e6467ac86732dab112347303">RST_SWPMI1</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gaced9d696dadac1e32d51493536dc8ab8">RCC_APB1RSTR2_OFFSET</a>, 2),</div><div class="line"><a name="l00906"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718ae35488ad72f56083019e1fe396f38775">  906</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718ae35488ad72f56083019e1fe396f38775">RST_LPUART1</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gaced9d696dadac1e32d51493536dc8ab8">RCC_APB1RSTR2_OFFSET</a>, 0),</div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;</div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;        <span class="comment">/* APB2 peripherals */</span></div><div class="line"><a name="l00909"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718aa68460d0914207cd518210b498844a5b">  909</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718aa68460d0914207cd518210b498844a5b">RST_DFSDM</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga0f5a48a585d90a6e92c41110bf38e3cd">RCC_APB2RSTR_OFFSET</a>, 24),</div><div class="line"><a name="l00910"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718ad2f180e20fe82bc1509cfdb598a04109">  910</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718ad2f180e20fe82bc1509cfdb598a04109">RST_SAI2</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga0f5a48a585d90a6e92c41110bf38e3cd">RCC_APB2RSTR_OFFSET</a>, 22),</div><div class="line"><a name="l00911"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a59b94c1ce1e5351dc6818d671de0fed7">  911</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a59b94c1ce1e5351dc6818d671de0fed7">RST_SAI1</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga0f5a48a585d90a6e92c41110bf38e3cd">RCC_APB2RSTR_OFFSET</a>, 21),</div><div class="line"><a name="l00912"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a7a19340ece9a89667b6b124f47bc288e">  912</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a7a19340ece9a89667b6b124f47bc288e">RST_TIM17</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga0f5a48a585d90a6e92c41110bf38e3cd">RCC_APB2RSTR_OFFSET</a>, 18),</div><div class="line"><a name="l00913"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a56608e4906289387152b2f5aa4babef5">  913</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a56608e4906289387152b2f5aa4babef5">RST_TIM16</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga0f5a48a585d90a6e92c41110bf38e3cd">RCC_APB2RSTR_OFFSET</a>, 17),</div><div class="line"><a name="l00914"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a6f8e727fd562ebbb67b2547a813bc9d2">  914</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a6f8e727fd562ebbb67b2547a813bc9d2">RST_TIM15</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga0f5a48a585d90a6e92c41110bf38e3cd">RCC_APB2RSTR_OFFSET</a>, 16),</div><div class="line"><a name="l00915"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718acd5c7eeeda3799f89bc3da7169384bf1">  915</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718acd5c7eeeda3799f89bc3da7169384bf1">RST_USART1</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga0f5a48a585d90a6e92c41110bf38e3cd">RCC_APB2RSTR_OFFSET</a>, 14),</div><div class="line"><a name="l00916"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a6e18446cb73c6b9518ba4045f16e9231">  916</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a6e18446cb73c6b9518ba4045f16e9231">RST_TIM8</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga0f5a48a585d90a6e92c41110bf38e3cd">RCC_APB2RSTR_OFFSET</a>, 13),</div><div class="line"><a name="l00917"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a28ffb322497d5b858fe69ea8551458fc">  917</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a28ffb322497d5b858fe69ea8551458fc">RST_SPI1</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga0f5a48a585d90a6e92c41110bf38e3cd">RCC_APB2RSTR_OFFSET</a>, 12),</div><div class="line"><a name="l00918"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a865f6b809c4016955e290f5c569c85bf">  918</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a865f6b809c4016955e290f5c569c85bf">RST_TIM1</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga0f5a48a585d90a6e92c41110bf38e3cd">RCC_APB2RSTR_OFFSET</a>, 11),</div><div class="line"><a name="l00919"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718aa7abc0de85f199fc29208f83cc67c8f2">  919</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718aa7abc0de85f199fc29208f83cc67c8f2">RST_SDMMC1</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga0f5a48a585d90a6e92c41110bf38e3cd">RCC_APB2RSTR_OFFSET</a>, 10),</div><div class="line"><a name="l00920"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718aaff80227bb0aa65e277e8154a183c7c2">  920</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718aaff80227bb0aa65e277e8154a183c7c2">RST_SYSCFG</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga0f5a48a585d90a6e92c41110bf38e3cd">RCC_APB2RSTR_OFFSET</a>, 0),</div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;</div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;};</div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="rcc__common__all_8h.html">libopencm3/stm32/common/rcc_common_all.h</a>&gt;</span></div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;</div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;BEGIN_DECLS</div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;</div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__rcc__defines.html#ga1c96c4bce0fe924171980aa993d2a0af">rcc_osc_ready_int_clear</a>(<span class="keyword">enum</span> <a class="code" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc);</div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__rcc__defines.html#ga6507734e493649ea262e10a511581d67">rcc_osc_ready_int_enable</a>(<span class="keyword">enum</span> <a class="code" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc);</div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__rcc__defines.html#ga7f7d1d31caae583cd72443e35885902b">rcc_osc_ready_int_disable</a>(<span class="keyword">enum</span> <a class="code" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc);</div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;<span class="keywordtype">int</span> <a class="code" href="group__rcc__defines.html#ga01c3b6e7aee2cee13506e3f555539008">rcc_osc_ready_int_flag</a>(<span class="keyword">enum</span> <a class="code" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc);</div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__rcc__defines.html#gab1b45443e00d0774628de632257ba9f4">rcc_css_int_clear</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;<span class="keywordtype">int</span> <a class="code" href="group__rcc__defines.html#ga0d3d34d807e0934127960914833a1b4d">rcc_css_int_flag</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__rcc__defines.html#gaa768e6d3787b02f6dc93c8392b879ef7">rcc_wait_for_sysclk_status</a>(<span class="keyword">enum</span> <a class="code" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc);</div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__rcc__defines.html#ga81b16ade2e5d6e024f36e3d568a9fd97">rcc_osc_on</a>(<span class="keyword">enum</span> <a class="code" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc);</div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__rcc__defines.html#ga89d079556639549018fbd8d66cf5fc20">rcc_osc_off</a>(<span class="keyword">enum</span> <a class="code" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc);</div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__rcc__defines.html#gaddb943f9f25dc2df52890c90d468f373">rcc_css_enable</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__rcc__defines.html#ga2297cce07d5113023bf8eff03fc62c66">rcc_css_disable</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__rcc__defines.html#ga3bccfeb2f4364e18997cbd88e2476270">rcc_osc_bypass_enable</a>(<span class="keyword">enum</span> <a class="code" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc);</div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__rcc__defines.html#ga5fbe4bc4ca1447fff06e4490f655367e">rcc_osc_bypass_disable</a>(<span class="keyword">enum</span> <a class="code" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc);</div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__rcc__defines.html#ga2c291271812c333d975807cd5ec99a36">rcc_set_sysclk_source</a>(uint32_t clk);</div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__rcc__defines.html#ga2f2bd45ad9c8b32e0fe5affe9bf181bf">rcc_set_pll_source</a>(uint32_t pllsrc);</div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__rcc__defines.html#gac40c9478480f3a44c381c15482a563cd">rcc_set_ppre2</a>(uint32_t ppre2);</div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__rcc__defines.html#gaaf1b9174131b00a7014c0328a53a65a1">rcc_set_ppre1</a>(uint32_t ppre1);</div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__rcc__defines.html#gae192b2cd0f37124db5ed76d599a5671b">rcc_set_hpre</a>(uint32_t hpre);</div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__rcc__defines.html#ga20ecbc8607f58a3d8b3647724261a738">rcc_set_main_pll</a>(uint32_t source, uint32_t pllm, uint32_t plln, uint32_t pllp, uint32_t pllq, uint32_t pllr);</div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;uint32_t <a class="code" href="group__rcc__defines.html#ga3373359648b1677ac49d2fe86bff99b7">rcc_system_clock_source</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__rcc__defines.html#ga05ded12286e02d0a891dc47b3c97f4ec">rcc_set_msi_range</a>(uint32_t msi_range);</div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__rcc__defines.html#ga94c9b82b6b486bdff16d03617fa3a3f5">rcc_set_msi_range_standby</a>(uint32_t msi_range);</div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;</div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;END_DECLS</div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;<span class="comment">/**@}*/</span></div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;</div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;<span class="preprocessor">#endif</span></div><div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a04b8e39ee8c4a6c9e662349b1b45f0b4"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a04b8e39ee8c4a6c9e662349b1b45f0b4">RCC_TIM8</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00776">rcc.h:776</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a653354e7670b00648bd46782e60a780b"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a653354e7670b00648bd46782e60a780b">RCC_PWR</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00745">rcc.h:745</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a2f45070377967b3d2d1c255d7ff7dcad"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a2f45070377967b3d2d1c255d7ff7dcad">SCC_LPTIM2</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00835">rcc.h:835</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48affa3073adb61cdb551eade05b31bdafe"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48affa3073adb61cdb551eade05b31bdafe">RCC_DFSDM</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00769">rcc.h:769</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a2f9e584db71db7919b342d4a0a5baee4"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a2f9e584db71db7919b342d4a0a5baee4">SCC_SRAM1</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00786">rcc.h:786</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48ad3c1b4bd4d4910ad45903d70ce99c546"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ad3c1b4bd4d4910ad45903d70ce99c546">RCC_DMA1</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00720">rcc.h:720</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gabf1f923022637d3dd15dbf667515fdba"><div class="ttname"><a href="group__rcc__defines.html#gabf1f923022637d3dd15dbf667515fdba">RCC_AHB2RSTR_OFFSET</a></div><div class="ttdeci">#define RCC_AHB2RSTR_OFFSET</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00055">rcc.h:55</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga0f5a48a585d90a6e92c41110bf38e3cd"><div class="ttname"><a href="group__rcc__defines.html#ga0f5a48a585d90a6e92c41110bf38e3cd">RCC_APB2RSTR_OFFSET</a></div><div class="ttdeci">#define RCC_APB2RSTR_OFFSET</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00063">rcc.h:63</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718a28ffb322497d5b858fe69ea8551458fc"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a28ffb322497d5b858fe69ea8551458fc">RST_SPI1</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00917">rcc.h:917</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718ae35488ad72f56083019e1fe396f38775"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718ae35488ad72f56083019e1fe396f38775">RST_LPUART1</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00906">rcc.h:906</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga94c9b82b6b486bdff16d03617fa3a3f5"><div class="ttname"><a href="group__rcc__defines.html#ga94c9b82b6b486bdff16d03617fa3a3f5">rcc_set_msi_range_standby</a></div><div class="ttdeci">void rcc_set_msi_range_standby(uint32_t msi_range)</div><div class="ttdoc">Set the msi range after reset/standby. </div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00380">rcc.c:380</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48ac2f5731fc83d86f8f850c984c769ed97"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ac2f5731fc83d86f8f850c984c769ed97">SCC_GPIOF</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00800">rcc.h:800</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718a6f8e727fd562ebbb67b2547a813bc9d2"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a6f8e727fd562ebbb67b2547a813bc9d2">RST_TIM15</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00914">rcc.h:914</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a1646b5369fa9b52ffe45deb801dffe53"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a1646b5369fa9b52ffe45deb801dffe53">SCC_GPIOD</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00802">rcc.h:802</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga01c3b6e7aee2cee13506e3f555539008"><div class="ttname"><a href="group__rcc__defines.html#ga01c3b6e7aee2cee13506e3f555539008">rcc_osc_ready_int_flag</a></div><div class="ttdeci">int rcc_osc_ready_int_flag(enum rcc_osc osc)</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00118">rcc.c:118</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a1ab247d0e80dc6d1722de84c086353f3"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a1ab247d0e80dc6d1722de84c086353f3">SCC_SPI2</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00825">rcc.h:825</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718a69ce223f136ad1abf50abac168f31f2a"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a69ce223f136ad1abf50abac168f31f2a">RST_OPAMP</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00883">rcc.h:883</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga2297cce07d5113023bf8eff03fc62c66"><div class="ttname"><a href="group__rcc__defines.html#ga2297cce07d5113023bf8eff03fc62c66">rcc_css_disable</a></div><div class="ttdeci">void rcc_css_disable(void)</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00256">rcc.c:256</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga4bd6185a4613aaa3ee5447c3d86ba718"><div class="ttname"><a href="group__rcc__defines.html#ga4bd6185a4613aaa3ee5447c3d86ba718">rcc_periph_rst</a></div><div class="ttdeci">rcc_periph_rst</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00854">rcc.h:854</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718a6a2dd34c8278fd2019d4aab6d7dd91fe"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a6a2dd34c8278fd2019d4aab6d7dd91fe">RST_SPI2</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00895">rcc.h:895</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga3373359648b1677ac49d2fe86bff99b7"><div class="ttname"><a href="group__rcc__defines.html#ga3373359648b1677ac49d2fe86bff99b7">rcc_system_clock_source</a></div><div class="ttdeci">uint32_t rcc_system_clock_source(void)</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00353">rcc.c:353</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48aa7e9971e52b96e141dea9897359f35a1"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aa7e9971e52b96e141dea9897359f35a1">SCC_USART1</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00846">rcc.h:846</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48aba4f10c84fceea8397dc7f1e8462aa9d"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aba4f10c84fceea8397dc7f1e8462aa9d">SCC_FLASH</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00787">rcc.h:787</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48aac4c56a3d869baf25b0434beed0e9ff5"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aac4c56a3d869baf25b0434beed0e9ff5">RCC_TIM5</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00759">rcc.h:759</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga33814d3a6acf5864d8795e3861709244"><div class="ttname"><a href="group__rcc__defines.html#ga33814d3a6acf5864d8795e3861709244">RCC_AHB3RSTR_OFFSET</a></div><div class="ttdeci">#define RCC_AHB3RSTR_OFFSET</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00057">rcc.h:57</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718aac5933e47e7e98b7096193edfe4bf08a"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718aac5933e47e7e98b7096193edfe4bf08a">RST_TIM5</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00899">rcc.h:899</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48af6727266dd80b08123851bd3fc641468"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48af6727266dd80b08123851bd3fc641468">RCC_DMA2</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00719">rcc.h:719</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a65d1570d113e7f3ac04b89a2fbaa3123"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a65d1570d113e7f3ac04b89a2fbaa3123">RCC_SWPMI1</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00765">rcc.h:765</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga3bccfeb2f4364e18997cbd88e2476270"><div class="ttname"><a href="group__rcc__defines.html#ga3bccfeb2f4364e18997cbd88e2476270">rcc_osc_bypass_enable</a></div><div class="ttdeci">void rcc_osc_bypass_enable(enum rcc_osc osc)</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00261">rcc.c:261</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a5000d6ca5e3b40a5865485dd8dac5ab8"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a5000d6ca5e3b40a5865485dd8dac5ab8">SCC_ADC1</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00795">rcc.h:795</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718a8607fa69d38f8dd406daebb7bf9b8b26"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a8607fa69d38f8dd406daebb7bf9b8b26">RST_GPIOB</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00874">rcc.h:874</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a191f2ba3eea4493bbfa449bb9e61f99c"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a191f2ba3eea4493bbfa449bb9e61f99c">RCC_SPI2</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00755">rcc.h:755</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga68c2b48bd51903ccf423c86458194354aa0d54244420168e28b671a94bf2c75e4"><div class="ttname"><a href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354aa0d54244420168e28b671a94bf2c75e4">RCC_LSE</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00707">rcc.h:707</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga5fbe4bc4ca1447fff06e4490f655367e"><div class="ttname"><a href="group__rcc__defines.html#ga5fbe4bc4ca1447fff06e4490f655367e">rcc_osc_bypass_disable</a></div><div class="ttdeci">void rcc_osc_bypass_disable(enum rcc_osc osc)</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00279">rcc.c:279</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718ab1495852f5070c5924815d26636035f2"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718ab1495852f5070c5924815d26636035f2">RST_UART5</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00890">rcc.h:890</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a712347ca1f509fa432626e85f9d2e378"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a712347ca1f509fa432626e85f9d2e378">SCC_WWDG</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00826">rcc.h:826</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718a61956334f17966ab11993869be4e2ebb"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a61956334f17966ab11993869be4e2ebb">RST_GPIOF</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00870">rcc.h:870</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a0f92a304130fca288e01d45d362bc84b"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a0f92a304130fca288e01d45d362bc84b">RCC_FLASH</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00718">rcc.h:718</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gab1b45443e00d0774628de632257ba9f4"><div class="ttname"><a href="group__rcc__defines.html#gab1b45443e00d0774628de632257ba9f4">rcc_css_int_clear</a></div><div class="ttdeci">void rcc_css_int_clear(void)</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00144">rcc.c:144</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a6f9bc1664f1972e622f9228606caa3b8"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a6f9bc1664f1972e622f9228606caa3b8">RCC_USART1</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00775">rcc.h:775</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48ad70ccc847d7804abe857efa22e0ab952"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ad70ccc847d7804abe857efa22e0ab952">RCC_SPI3</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00754">rcc.h:754</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gab76ec5611ed772b5b0ef1f1d5ab4aa33"><div class="ttname"><a href="group__rcc__defines.html#gab76ec5611ed772b5b0ef1f1d5ab4aa33">RCC_AHB3SMENR_OFFSET</a></div><div class="ttdeci">#define RCC_AHB3SMENR_OFFSET</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00081">rcc.h:81</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a22760f19527e3e241e6e1b396e37c188"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a22760f19527e3e241e6e1b396e37c188">RCC_LCD</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00756">rcc.h:756</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718a7a19340ece9a89667b6b124f47bc288e"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a7a19340ece9a89667b6b124f47bc288e">RST_TIM17</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00912">rcc.h:912</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48ad2438eef51dd7790d4faac2e461f61bc"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ad2438eef51dd7790d4faac2e461f61bc">SCC_GPIOB</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00804">rcc.h:804</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a731211895615288193d2a38cc4628f2d"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a731211895615288193d2a38cc4628f2d">SCC_SYSCFG</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00851">rcc.h:851</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a1a65c0e1c9f4b3012a9f8318984d0773"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a1a65c0e1c9f4b3012a9f8318984d0773">SCC_TIM1</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00849">rcc.h:849</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718a56608e4906289387152b2f5aa4babef5"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a56608e4906289387152b2f5aa4babef5">RST_TIM16</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00913">rcc.h:913</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga2c291271812c333d975807cd5ec99a36"><div class="ttname"><a href="group__rcc__defines.html#ga2c291271812c333d975807cd5ec99a36">rcc_set_sysclk_source</a></div><div class="ttdeci">void rcc_set_sysclk_source(uint32_t clk)</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00297">rcc.c:297</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718a229227afd87763b296f367a49689288b"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a229227afd87763b296f367a49689288b">RST_QSPI</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00878">rcc.h:878</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48ad1c9598c70b899240aa22be7b66e4765"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ad1c9598c70b899240aa22be7b66e4765">SCC_I2C3</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00817">rcc.h:817</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718a25676006774eeb3de775e3de277a4dd2"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a25676006774eeb3de775e3de277a4dd2">RST_DMA1</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00860">rcc.h:860</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a0b0b503b8ee607e21a92fc1edcfdd8cd"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a0b0b503b8ee607e21a92fc1edcfdd8cd">SCC_SPI3</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00824">rcc.h:824</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gaced9d696dadac1e32d51493536dc8ab8"><div class="ttname"><a href="group__rcc__defines.html#gaced9d696dadac1e32d51493536dc8ab8">RCC_APB1RSTR2_OFFSET</a></div><div class="ttdeci">#define RCC_APB1RSTR2_OFFSET</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00061">rcc.h:61</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gae192b2cd0f37124db5ed76d599a5671b"><div class="ttname"><a href="group__rcc__defines.html#gae192b2cd0f37124db5ed76d599a5671b">rcc_set_hpre</a></div><div class="ttdeci">void rcc_set_hpre(uint32_t hpre)</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00333">rcc.c:333</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48ad1c6c7d99a00fe1f34f1ed2f5af3f150"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ad1c6c7d99a00fe1f34f1ed2f5af3f150">SCC_TIM5</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00830">rcc.h:830</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a0d7a994107ab9af33f9bdbda74ec4685"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a0d7a994107ab9af33f9bdbda74ec4685">RCC_UART5</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00750">rcc.h:750</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718a6db8b2fc3c699ae1b93d0e7e04b16265"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a6db8b2fc3c699ae1b93d0e7e04b16265">RST_UART4</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00891">rcc.h:891</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a747f2202daa1a9c264e6d08e32c47e3f"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a747f2202daa1a9c264e6d08e32c47e3f">SCC_TIM15</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00845">rcc.h:845</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718aa7abc0de85f199fc29208f83cc67c8f2"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718aa7abc0de85f199fc29208f83cc67c8f2">RST_SDMMC1</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00919">rcc.h:919</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga1c96c4bce0fe924171980aa993d2a0af"><div class="ttname"><a href="group__rcc__defines.html#ga1c96c4bce0fe924171980aa993d2a0af">rcc_osc_ready_int_clear</a></div><div class="ttdeci">void rcc_osc_ready_int_clear(enum rcc_osc osc)</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00046">rcc.c:46</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a543ff20a83d7d01662982e52eeef8da3"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a543ff20a83d7d01662982e52eeef8da3">SCC_TIM2</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00833">rcc.h:833</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718ae89ac71f14f88b980574fdb7b7e30828"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718ae89ac71f14f88b980574fdb7b7e30828">RST_LCD</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00896">rcc.h:896</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a3679ad09af8988bc42fbb91d3f4dc680"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a3679ad09af8988bc42fbb91d3f4dc680">RCC_GPIOA</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00735">rcc.h:735</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48ac2a10a31a77eac6a9e5ef9b59397abf4"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ac2a10a31a77eac6a9e5ef9b59397abf4">RCC_GPIOF</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00730">rcc.h:730</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gacd8ec956d358b545835c9afa1655e0d1"><div class="ttname"><a href="group__rcc__defines.html#gacd8ec956d358b545835c9afa1655e0d1">RCC_AHB2SMENR_OFFSET</a></div><div class="ttdeci">#define RCC_AHB2SMENR_OFFSET</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00079">rcc.h:79</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48af5a9d04a649295d00ea046c199aef838"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48af5a9d04a649295d00ea046c199aef838">SCC_TIM7</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00828">rcc.h:828</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga24770bf216fa8ef1acccbf7fe3372817"><div class="ttname"><a href="group__rcc__defines.html#ga24770bf216fa8ef1acccbf7fe3372817">RCC_AHB1SMENR_OFFSET</a></div><div class="ttdeci">#define RCC_AHB1SMENR_OFFSET</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00077">rcc.h:77</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48af2fdcaa5d35ac4f63fc12563ec64665d"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48af2fdcaa5d35ac4f63fc12563ec64665d">SCC_UART5</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00820">rcc.h:820</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga68c2b48bd51903ccf423c86458194354a627d71402d403a5517bd652ece1d5013"><div class="ttname"><a href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a627d71402d403a5517bd652ece1d5013">RCC_PLL</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00707">rcc.h:707</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a29362183aac18907e166755f57385ea1"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a29362183aac18907e166755f57385ea1">SCC_SDMMC1</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00850">rcc.h:850</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718a7fb3993883924a5e40a046fbeee8477a"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a7fb3993883924a5e40a046fbeee8477a">RST_LPTIM1</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00882">rcc.h:882</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga328c7eaea84466cd5a48fcc72b3f514b"><div class="ttname"><a href="group__rcc__defines.html#ga328c7eaea84466cd5a48fcc72b3f514b">RCC_APB1ENR2_OFFSET</a></div><div class="ttdeci">#define RCC_APB1ENR2_OFFSET</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00073">rcc.h:73</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718a8c3208aa283eea369bdb2697cbe6dff8"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a8c3208aa283eea369bdb2697cbe6dff8">RST_SPI3</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00894">rcc.h:894</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48aaddd3365bf30c33095cf0cbac38ad8d1"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aaddd3365bf30c33095cf0cbac38ad8d1">SCC_DFSDM</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00840">rcc.h:840</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718aba0770678558545d59794049b4ea57f8"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718aba0770678558545d59794049b4ea57f8">RST_I2C2</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00888">rcc.h:888</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48aa4be48dd043f5d74f5e4eb9d2516b87b"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aa4be48dd043f5d74f5e4eb9d2516b87b">RCC_USART2</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00753">rcc.h:753</a></div></div>
<div class="ttc" id="rcc__common__all_8h_html"><div class="ttname"><a href="rcc__common__all_8h.html">rcc_common_all.h</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga0d3d34d807e0934127960914833a1b4d"><div class="ttname"><a href="group__rcc__defines.html#ga0d3d34d807e0934127960914833a1b4d">rcc_css_int_flag</a></div><div class="ttdeci">int rcc_css_int_flag(void)</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00149">rcc.c:149</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48ad9d5b1c7b23dd2e55772b0c5c13552b7"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ad9d5b1c7b23dd2e55772b0c5c13552b7">SCC_DAC1</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00814">rcc.h:814</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718aed2ff72b9892160631772de6935e191a"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718aed2ff72b9892160631772de6935e191a">RST_FMC</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00879">rcc.h:879</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718ae669dd01ae72273898327cdb1b93a764"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718ae669dd01ae72273898327cdb1b93a764">RST_DAC1</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00884">rcc.h:884</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gac36e9f418c4d14284b0b8508ebdb923b"><div class="ttname"><a href="group__rcc__defines.html#gac36e9f418c4d14284b0b8508ebdb923b">RCC_APB2ENR_OFFSET</a></div><div class="ttdeci">#define RCC_APB2ENR_OFFSET</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00075">rcc.h:75</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a600bd6f61da0eaed2c2f8fdf49fbb9c9"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a600bd6f61da0eaed2c2f8fdf49fbb9c9">RCC_GPIOH</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00728">rcc.h:728</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718a655cddebf084e82f2cf10328b1584dc5"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a655cddebf084e82f2cf10328b1584dc5">RST_AES</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00864">rcc.h:864</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48acddaf98763a8dc6edf0b69c983becfd7"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48acddaf98763a8dc6edf0b69c983becfd7">RCC_UART4</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00751">rcc.h:751</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48ab31d150fec8bccd66d43232206ab15e8"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ab31d150fec8bccd66d43232206ab15e8">RCC_LPTIM2</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00764">rcc.h:764</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48aaeada84995717decbaa7931e7265fa39"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aaeada84995717decbaa7931e7265fa39">SCC_SAI2</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00841">rcc.h:841</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga86f90a27c26bc25e22999419f7d08622"><div class="ttname"><a href="group__rcc__defines.html#ga86f90a27c26bc25e22999419f7d08622">rcc_ahb_frequency</a></div><div class="ttdeci">uint32_t rcc_ahb_frequency</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00042">rcc.c:42</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48aa4fc95bd30dc3fc9b3f1502c1a3c983e"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aa4fc95bd30dc3fc9b3f1502c1a3c983e">RCC_TIM16</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00773">rcc.h:773</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a9bc2cd2c9e676f69ef001cbd7722843b"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a9bc2cd2c9e676f69ef001cbd7722843b">RCC_FW</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00780">rcc.h:780</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gaddb943f9f25dc2df52890c90d468f373"><div class="ttname"><a href="group__rcc__defines.html#gaddb943f9f25dc2df52890c90d468f373">rcc_css_enable</a></div><div class="ttdeci">void rcc_css_enable(void)</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00251">rcc.c:251</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga2f2bd45ad9c8b32e0fe5affe9bf181bf"><div class="ttname"><a href="group__rcc__defines.html#ga2f2bd45ad9c8b32e0fe5affe9bf181bf">rcc_set_pll_source</a></div><div class="ttdeci">void rcc_set_pll_source(uint32_t pllsrc)</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00306">rcc.c:306</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gac695205f410ddd9f06c33ac02a1789b6"><div class="ttname"><a href="group__rcc__defines.html#gac695205f410ddd9f06c33ac02a1789b6">RCC_AHB2ENR_OFFSET</a></div><div class="ttdeci">#define RCC_AHB2ENR_OFFSET</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00067">rcc.h:67</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718af8091fb612cbbee46d5c161e23c6c93a"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718af8091fb612cbbee46d5c161e23c6c93a">RST_OTGFS</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00867">rcc.h:867</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a59aa5c1c2d89a4980b5ea3d8acb5d903"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a59aa5c1c2d89a4980b5ea3d8acb5d903">SCC_LPUART1</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00837">rcc.h:837</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a667709fea2f55d81d0084c0ab6cd7346"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a667709fea2f55d81d0084c0ab6cd7346">RCC_CRC</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00717">rcc.h:717</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gae845d181520f2fb74373baa8a9afcbd3"><div class="ttname"><a href="group__rcc__defines.html#gae845d181520f2fb74373baa8a9afcbd3">RCC_AHB1ENR_OFFSET</a></div><div class="ttdeci">#define RCC_AHB1ENR_OFFSET</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00065">rcc.h:65</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48afccb5beacf6a12dc2a320df8c61d9707"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48afccb5beacf6a12dc2a320df8c61d9707">SCC_AES</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00793">rcc.h:793</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga42fa2e12e764696f14e2dbe3e9d0987d"><div class="ttname"><a href="group__rcc__defines.html#ga42fa2e12e764696f14e2dbe3e9d0987d">RCC_AHB1RSTR_OFFSET</a></div><div class="ttdeci">#define RCC_AHB1RSTR_OFFSET</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00053">rcc.h:53</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga96a392287bd23cac2e06656e2824b79e"><div class="ttname"><a href="group__rcc__defines.html#ga96a392287bd23cac2e06656e2824b79e">RCC_APB1ENR1_OFFSET</a></div><div class="ttdeci">#define RCC_APB1ENR1_OFFSET</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00071">rcc.h:71</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a246489e2827e54e0c0e6d4d1296c362e"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a246489e2827e54e0c0e6d4d1296c362e">RCC_TIM1</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00778">rcc.h:778</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718ac69e521b2ffa74210da31d7ea0f11b75"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718ac69e521b2ffa74210da31d7ea0f11b75">RST_CAN1</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00886">rcc.h:886</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga68c2b48bd51903ccf423c86458194354a4e5d0c838caa0e75a56ea47ef36ad782"><div class="ttname"><a href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a4e5d0c838caa0e75a56ea47ef36ad782">RCC_LSI</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00707">rcc.h:707</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a3869bb86c68604dc9015445cad5aa173"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a3869bb86c68604dc9015445cad5aa173">SCC_GPIOH</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00798">rcc.h:798</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718a92653b0219f77f8e958a3c01020d6ba5"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a92653b0219f77f8e958a3c01020d6ba5">RST_ADC</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00865">rcc.h:865</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a875c8c688efc053d1af23b0d18361549"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a875c8c688efc053d1af23b0d18361549">SCC_SRAM2</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00797">rcc.h:797</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a30937b320e7331c48b4d22f565db0156"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a30937b320e7331c48b4d22f565db0156">RCC_OPAMP</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00743">rcc.h:743</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48aecccb0767e9ec411349051aa5f055779"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aecccb0767e9ec411349051aa5f055779">RCC_GPIOE</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00731">rcc.h:731</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718acd5c7eeeda3799f89bc3da7169384bf1"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718acd5c7eeeda3799f89bc3da7169384bf1">RST_USART1</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00915">rcc.h:915</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718ab720e4e6239cb85e2736a4f022e4f64b"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718ab720e4e6239cb85e2736a4f022e4f64b">RST_GPIOE</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00871">rcc.h:871</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718a25a4c22e3a551f19b5836fcb43e02ee8"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a25a4c22e3a551f19b5836fcb43e02ee8">RST_LPTIM2</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00904">rcc.h:904</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48ac10c1e0cf96884f1ee034cd729faea26"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ac10c1e0cf96884f1ee034cd729faea26">RCC_LPTIM1</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00742">rcc.h:742</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a723ade3fb17eed8c51da2a479033db1f"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a723ade3fb17eed8c51da2a479033db1f">RCC_DAC1</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00744">rcc.h:744</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a0e7b5144f7905772665cf133f501ac4d"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a0e7b5144f7905772665cf133f501ac4d">RCC_RNG</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00723">rcc.h:723</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a24ba030d98e8249c7600d6ab068e9478"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a24ba030d98e8249c7600d6ab068e9478">SCC_OPAMP</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00813">rcc.h:813</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48ab212b98035b8c1d7a52c66b8a8753ea7"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ab212b98035b8c1d7a52c66b8a8753ea7">SCC_GPIOC</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00803">rcc.h:803</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48adb087b1ddece696b0c76a7fc03e44de7"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48adb087b1ddece696b0c76a7fc03e44de7">SCC_GPIOG</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00799">rcc.h:799</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48aeead3bc74fce0b0780a4303cc0a3af53"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aeead3bc74fce0b0780a4303cc0a3af53">SCC_SAI1</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00842">rcc.h:842</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48ace6a0c67861a7f9063364e3c23996b7c"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ace6a0c67861a7f9063364e3c23996b7c">SCC_CAN1</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00816">rcc.h:816</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718acaed17a5e312de489708c67c9933c044"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718acaed17a5e312de489708c67c9933c044">RST_PWR</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00885">rcc.h:885</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a1a9a17dcecf7d72c5ed224795e4885cf"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a1a9a17dcecf7d72c5ed224795e4885cf">RCC_TIM3</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00761">rcc.h:761</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a5db55f45d23bd84c2e4b9a36c7cdb57e"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a5db55f45d23bd84c2e4b9a36c7cdb57e">RCC_GPIOG</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00729">rcc.h:729</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga81b16ade2e5d6e024f36e3d568a9fd97"><div class="ttname"><a href="group__rcc__defines.html#ga81b16ade2e5d6e024f36e3d568a9fd97">rcc_osc_on</a></div><div class="ttdeci">void rcc_osc_on(enum rcc_osc osc)</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00203">rcc.c:203</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48ab05a237deaa9422ce07e764f7fdafe35"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ab05a237deaa9422ce07e764f7fdafe35">RCC_SYSCFG</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00781">rcc.h:781</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48afe14d4998b6c9aa90c026291672027ae"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48afe14d4998b6c9aa90c026291672027ae">SCC_TIM4</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00831">rcc.h:831</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48aba410e2e71ca9f59b76176672c9b1e4a"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aba410e2e71ca9f59b76176672c9b1e4a">RCC_I2C2</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00748">rcc.h:748</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48afb4518a8ebf5a4fb8b8bc8a1bdf41d56"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48afb4518a8ebf5a4fb8b8bc8a1bdf41d56">SCC_LPTIM1</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00812">rcc.h:812</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48ade83c8caa918ccda0766791076460d1e"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ade83c8caa918ccda0766791076460d1e">RCC_GPIOD</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00732">rcc.h:732</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a7611e5aa9f71a5ecd6f466dc090533f0"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a7611e5aa9f71a5ecd6f466dc090533f0">RCC_I2C1</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00749">rcc.h:749</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a003dc04b6d63c5197748e8be1cb6bbac"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a003dc04b6d63c5197748e8be1cb6bbac">SCC_CRC</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00785">rcc.h:785</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48aaeb70908f5c8fc2d580fa30ca100e953"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aaeb70908f5c8fc2d580fa30ca100e953">RCC_SPI1</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00777">rcc.h:777</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a44f76e63809a5df30f158bb8cbfcb4af"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a44f76e63809a5df30f158bb8cbfcb4af">SCC_GPIOA</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00805">rcc.h:805</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718a19ebc40713ba511404321bf20eaef099"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a19ebc40713ba511404321bf20eaef099">RST_DMA2</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00859">rcc.h:859</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718a85394e9ff835d6ef6e3997a5476c429a"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a85394e9ff835d6ef6e3997a5476c429a">RST_TIM6</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00898">rcc.h:898</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718a909ada79d50eabe177c087ae3db578da"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a909ada79d50eabe177c087ae3db578da">RST_USART3</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00892">rcc.h:892</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48ab42deb385949e14a91d40cf2adeeedf6"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ab42deb385949e14a91d40cf2adeeedf6">SCC_TSC</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00784">rcc.h:784</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a3d951d40e19bc5d353699a820c215035"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a3d951d40e19bc5d353699a820c215035">SCC_RNG</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00792">rcc.h:792</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a7158c31ab3a6324ff0e6173e2f359633"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a7158c31ab3a6324ff0e6173e2f359633">SCC_PWR</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00815">rcc.h:815</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a4fd108426970cee3f77f2ce46ef6eaa5"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a4fd108426970cee3f77f2ce46ef6eaa5">SCC_TIM6</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00829">rcc.h:829</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gac40c9478480f3a44c381c15482a563cd"><div class="ttname"><a href="group__rcc__defines.html#gac40c9478480f3a44c381c15482a563cd">rcc_set_ppre2</a></div><div class="ttdeci">void rcc_set_ppre2(uint32_t ppre2)</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00315">rcc.c:315</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a27200fdd011075f80ec18eac21d811a4"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a27200fdd011075f80ec18eac21d811a4">SCC_UART4</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00821">rcc.h:821</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a8f015b95be3982442962991d31d45300"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a8f015b95be3982442962991d31d45300">SCC_DMA1</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00789">rcc.h:789</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718ad2f180e20fe82bc1509cfdb598a04109"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718ad2f180e20fe82bc1509cfdb598a04109">RST_SAI2</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00910">rcc.h:910</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48aca99d40a98c0cccaa8dd4a5eb8422dea"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aca99d40a98c0cccaa8dd4a5eb8422dea">RCC_GPIOC</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00733">rcc.h:733</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718aa68460d0914207cd518210b498844a5b"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718aa68460d0914207cd518210b498844a5b">RST_DFSDM</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00909">rcc.h:909</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48affe5997c243f3d6fc45c5d626702f1e4"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48affe5997c243f3d6fc45c5d626702f1e4">RCC_LPUART1</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00766">rcc.h:766</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48abe0e8ee9db293583511579bffd694b6c"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48abe0e8ee9db293583511579bffd694b6c">RCC_GPIOB</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00734">rcc.h:734</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gaa0959ec87ed9ee9f93c53798dee05aa6"><div class="ttname"><a href="group__rcc__defines.html#gaa0959ec87ed9ee9f93c53798dee05aa6">RCC_AHB3ENR_OFFSET</a></div><div class="ttdeci">#define RCC_AHB3ENR_OFFSET</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00069">rcc.h:69</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a1cfe126466c0f143251d0e3f659df52b"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a1cfe126466c0f143251d0e3f659df52b">SCC_QSPI</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00808">rcc.h:808</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a3e32bf0959893de29f3408d7668cdfb3"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a3e32bf0959893de29f3408d7668cdfb3">RCC_TIM17</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00772">rcc.h:772</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48ae3a47230b9ec6676e820e933c28e86f5"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ae3a47230b9ec6676e820e933c28e86f5">RCC_TIM15</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00774">rcc.h:774</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a0b583e6b035875b68ffe6e73fff24532"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a0b583e6b035875b68ffe6e73fff24532">RCC_SAI1</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00771">rcc.h:771</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48aaa823140b93403c8dd3395bc5b510155"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aaa823140b93403c8dd3395bc5b510155">RCC_USART3</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00752">rcc.h:752</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a6e133432144b494871b9fc7434a91214"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a6e133432144b494871b9fc7434a91214">SCC_I2C2</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00818">rcc.h:818</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a69135288a08516c9d69798266b3dfebc"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a69135288a08516c9d69798266b3dfebc">SCC_USART2</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00823">rcc.h:823</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga68c2b48bd51903ccf423c86458194354aa72a0e027ef7492439824d675d4a2fb4"><div class="ttname"><a href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354aa72a0e027ef7492439824d675d4a2fb4">RCC_HSE</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00707">rcc.h:707</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718a9fed32b2a96d4647ea73ba7926f1121e"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a9fed32b2a96d4647ea73ba7926f1121e">RST_GPIOD</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00872">rcc.h:872</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga7f7d1d31caae583cd72443e35885902b"><div class="ttname"><a href="group__rcc__defines.html#ga7f7d1d31caae583cd72443e35885902b">rcc_osc_ready_int_disable</a></div><div class="ttdeci">void rcc_osc_ready_int_disable(enum rcc_osc osc)</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00094">rcc.c:94</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718a9a11cf678a1931bc3f8ecd22fccf1304"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a9a11cf678a1931bc3f8ecd22fccf1304">RST_TIM2</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00902">rcc.h:902</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718a730ba1c5bff49ab694370cd1f3d832a3"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a730ba1c5bff49ab694370cd1f3d832a3">RST_TIM3</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00901">rcc.h:901</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a4927cf047dda9d0aca09a6e3adaae2ea"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a4927cf047dda9d0aca09a6e3adaae2ea">RCC_SDMMC1</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00779">rcc.h:779</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a4b94fd1c9d718c69072760fc72ceb790"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a4b94fd1c9d718c69072760fc72ceb790">SCC_DMA2</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00788">rcc.h:788</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48af11d38142f46991ffecaa2ca735778b0"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48af11d38142f46991ffecaa2ca735778b0">RCC_OTGFS</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00727">rcc.h:727</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718ae083a448a99ae23e788c79d45f2f0fae"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718ae083a448a99ae23e788c79d45f2f0fae">RST_I2C1</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00889">rcc.h:889</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48abb715c74b0a3784e422b314d26014812"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48abb715c74b0a3784e422b314d26014812">RCC_AES</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00724">rcc.h:724</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48aead627335ffc92260faac70ef409eff7"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aead627335ffc92260faac70ef409eff7">RCC_I2C3</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00747">rcc.h:747</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga859a9ba8fcc7c60a0f7dfd5865001f08"><div class="ttname"><a href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a></div><div class="ttdeci">#define _REG_BIT(base, bit)</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00711">rcc.h:711</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a52b14b7dc5b6f2ce00b7928d55ccd831"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a52b14b7dc5b6f2ce00b7928d55ccd831">RCC_QSPI</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00738">rcc.h:738</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48aaac7a7a85cb629254844d424c63e8b9f"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aaac7a7a85cb629254844d424c63e8b9f">SCC_TIM17</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00843">rcc.h:843</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718a95737fdc165d4b6943f9792a63457dfa"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a95737fdc165d4b6943f9792a63457dfa">RST_TIM7</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00897">rcc.h:897</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a8a8fe44850460e9578a9ea186e0d86dc"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a8a8fe44850460e9578a9ea186e0d86dc">RCC_TSC</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00716">rcc.h:716</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a4d961657b29cd6920dec7df1d6a024e6"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a4d961657b29cd6920dec7df1d6a024e6">RCC_TIM2</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00762">rcc.h:762</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a6cb7ae3e16c891c789095c17603dc4fb"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a6cb7ae3e16c891c789095c17603dc4fb">SCC_USART3</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00822">rcc.h:822</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a8a414df68a0855d84002160911dd77c7"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a8a414df68a0855d84002160911dd77c7">SCC_SPI1</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00848">rcc.h:848</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga2f1b40f85aa73bc45b6d1cbb255881d9"><div class="ttname"><a href="group__rcc__defines.html#ga2f1b40f85aa73bc45b6d1cbb255881d9">rcc_apb2_frequency</a></div><div class="ttdeci">uint32_t rcc_apb2_frequency</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00044">rcc.c:44</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga05ded12286e02d0a891dc47b3c97f4ec"><div class="ttname"><a href="group__rcc__defines.html#ga05ded12286e02d0a891dc47b3c97f4ec">rcc_set_msi_range</a></div><div class="ttdeci">void rcc_set_msi_range(uint32_t msi_range)</div><div class="ttdoc">Set the msi run time range. </div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00365">rcc.c:365</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a2740fd0f59ddf9c73922977ecb745f7d"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a2740fd0f59ddf9c73922977ecb745f7d">SCC_ADC</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00794">rcc.h:794</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718a49afbde70605d4da05d71727d5ce33bf"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a49afbde70605d4da05d71727d5ce33bf">RST_ADC1</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00866">rcc.h:866</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48aecec311190c999f58ff3e8a3a74cf385"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aecec311190c999f58ff3e8a3a74cf385">RCC_ADC</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00725">rcc.h:725</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48abeacc0ceea5fc0c26b7b44d0f7a0ddcb"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48abeacc0ceea5fc0c26b7b44d0f7a0ddcb">RCC_TIM7</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00757">rcc.h:757</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48aa4f1793bd6ab343073e151f470113a98"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aa4f1793bd6ab343073e151f470113a98">SCC_GPIOE</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00801">rcc.h:801</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga54c7db24941f636ee238833c481ada48"><div class="ttname"><a href="group__rcc__defines.html#ga54c7db24941f636ee238833c481ada48">rcc_periph_clken</a></div><div class="ttdeci">rcc_periph_clken</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00713">rcc.h:713</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gaa1594220dae1eb3f9aa3dc30db60d8d1"><div class="ttname"><a href="group__rcc__defines.html#gaa1594220dae1eb3f9aa3dc30db60d8d1">rcc_apb1_frequency</a></div><div class="ttdeci">uint32_t rcc_apb1_frequency</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00043">rcc.c:43</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gaa768e6d3787b02f6dc93c8392b879ef7"><div class="ttname"><a href="group__rcc__defines.html#gaa768e6d3787b02f6dc93c8392b879ef7">rcc_wait_for_sysclk_status</a></div><div class="ttdeci">void rcc_wait_for_sysclk_status(enum rcc_osc osc)</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00178">rcc.c:178</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48aac1edecb6b1268334dd61d0be70eb8b5"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aac1edecb6b1268334dd61d0be70eb8b5">SCC_I2C1</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00819">rcc.h:819</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718a57a9f072c532d2a51bc40474dac84ad3"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a57a9f072c532d2a51bc40474dac84ad3">RST_TSC</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00856">rcc.h:856</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718a847595db9011d5989097e67215f3f208"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a847595db9011d5989097e67215f3f208">RST_GPIOC</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00873">rcc.h:873</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a55dcd720b17553de5e587793c51a65cf"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a55dcd720b17553de5e587793c51a65cf">SCC_SWPMI1</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00836">rcc.h:836</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a4c25701ebc43e54216010d786c002f4d"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a4c25701ebc43e54216010d786c002f4d">RCC_SAI2</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00770">rcc.h:770</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a5ac6aaf0ee19343577526860fcec24b8"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a5ac6aaf0ee19343577526860fcec24b8">SCC_TIM3</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00832">rcc.h:832</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a1097a9074953e5aa6d9f43c0d1b0b940"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a1097a9074953e5aa6d9f43c0d1b0b940">RCC_FMC</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00739">rcc.h:739</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48acd42061f083a2f92452b1bbdd145ec69"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48acd42061f083a2f92452b1bbdd145ec69">RCC_TIM6</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00758">rcc.h:758</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718a6ba93e7e1205c455bba73cf82e682698"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a6ba93e7e1205c455bba73cf82e682698">RST_GPIOH</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00868">rcc.h:868</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga68c2b48bd51903ccf423c86458194354ab686f52c2d2a0b91fcbf6fa6fdaebe67"><div class="ttname"><a href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354ab686f52c2d2a0b91fcbf6fa6fdaebe67">RCC_HSI16</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00707">rcc.h:707</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718a82de36d9219d3b7a8f6e24f7b037d4c5"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a82de36d9219d3b7a8f6e24f7b037d4c5">RST_GPIOA</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00875">rcc.h:875</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a61b240aefa01d614e06844f5b5943dc9"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a61b240aefa01d614e06844f5b5943dc9">RCC_CAN1</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00746">rcc.h:746</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718aa94b0829d2505a3d916a3b7bb8e95361"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718aa94b0829d2505a3d916a3b7bb8e95361">RST_TIM4</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00900">rcc.h:900</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a7605ac255d1f7e3fd0c21907b17bba66"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a7605ac255d1f7e3fd0c21907b17bba66">RCC_TIM4</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00760">rcc.h:760</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga68c2b48bd51903ccf423c86458194354"><div class="ttname"><a href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a></div><div class="ttdeci">rcc_osc</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00706">rcc.h:706</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718a59b94c1ce1e5351dc6818d671de0fed7"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a59b94c1ce1e5351dc6818d671de0fed7">RST_SAI1</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00911">rcc.h:911</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718a6e18446cb73c6b9518ba4045f16e9231"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a6e18446cb73c6b9518ba4045f16e9231">RST_TIM8</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00916">rcc.h:916</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a806513754d838475b2438c1fb8cc1cbe"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a806513754d838475b2438c1fb8cc1cbe">SCC_LCD</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00827">rcc.h:827</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718a865f6b809c4016955e290f5c569c85bf"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a865f6b809c4016955e290f5c569c85bf">RST_TIM1</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00918">rcc.h:918</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718a45c4c3c5e6467ac86732dab112347303"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a45c4c3c5e6467ac86732dab112347303">RST_SWPMI1</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00905">rcc.h:905</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a23a153ac487a9988800e6758fa270a07"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a23a153ac487a9988800e6758fa270a07">SCC_TIM16</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00844">rcc.h:844</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718aaff80227bb0aa65e277e8154a183c7c2"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718aaff80227bb0aa65e277e8154a183c7c2">RST_SYSCFG</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00920">rcc.h:920</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga6507734e493649ea262e10a511581d67"><div class="ttname"><a href="group__rcc__defines.html#ga6507734e493649ea262e10a511581d67">rcc_osc_ready_int_enable</a></div><div class="ttdeci">void rcc_osc_ready_int_enable(enum rcc_osc osc)</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00070">rcc.c:70</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga68c2b48bd51903ccf423c86458194354a67c15598461deba3bfb9a7ae7836cc9d"><div class="ttname"><a href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a67c15598461deba3bfb9a7ae7836cc9d">RCC_MSI</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00707">rcc.h:707</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718a2c78359f0ba01c334b9a98064996bc9f"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a2c78359f0ba01c334b9a98064996bc9f">RST_I2C3</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00887">rcc.h:887</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gaaf1b9174131b00a7014c0328a53a65a1"><div class="ttname"><a href="group__rcc__defines.html#gaaf1b9174131b00a7014c0328a53a65a1">rcc_set_ppre1</a></div><div class="ttdeci">void rcc_set_ppre1(uint32_t ppre1)</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00324">rcc.c:324</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718a9d098f089cf059602501a807d6907f61"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a9d098f089cf059602501a807d6907f61">RST_CRC</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00857">rcc.h:857</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a0ac71d3d70e0011954c1daef16de3ebb"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a0ac71d3d70e0011954c1daef16de3ebb">SCC_TIM8</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00847">rcc.h:847</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga89d079556639549018fbd8d66cf5fc20"><div class="ttname"><a href="group__rcc__defines.html#ga89d079556639549018fbd8d66cf5fc20">rcc_osc_off</a></div><div class="ttdeci">void rcc_osc_off(enum rcc_osc osc)</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00227">rcc.c:227</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718a72ac72db741011450c5a2e65155a339e"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a72ac72db741011450c5a2e65155a339e">RST_FLASH</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00858">rcc.h:858</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48ae413c00c2fbb91c4fe1382d20ec01ac4"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ae413c00c2fbb91c4fe1382d20ec01ac4">SCC_FMC</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00809">rcc.h:809</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48ac86fb113baec702b9ede6584a33af9f6"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ac86fb113baec702b9ede6584a33af9f6">SCC_OTGFS</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00796">rcc.h:796</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a81b9534841bd60ff16455a28481d7a14"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a81b9534841bd60ff16455a28481d7a14">RCC_ADC1</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00726">rcc.h:726</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gabc7fbce97b8446683ba47bc4961c9c62"><div class="ttname"><a href="group__rcc__defines.html#gabc7fbce97b8446683ba47bc4961c9c62">RCC_APB1RSTR1_OFFSET</a></div><div class="ttdeci">#define RCC_APB1RSTR1_OFFSET</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00059">rcc.h:59</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718a3f01ba2712eceec7b7dca34c9e261a4d"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a3f01ba2712eceec7b7dca34c9e261a4d">RST_GPIOG</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00869">rcc.h:869</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718a5c4978b26064312e8f72d817a3d664d4"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a5c4978b26064312e8f72d817a3d664d4">RST_RNG</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00863">rcc.h:863</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga20ecbc8607f58a3d8b3647724261a738"><div class="ttname"><a href="group__rcc__defines.html#ga20ecbc8607f58a3d8b3647724261a738">rcc_set_main_pll</a></div><div class="ttdeci">void rcc_set_main_pll(uint32_t source, uint32_t pllm, uint32_t plln, uint32_t pllp, uint32_t pllq, uint32_t pllr)</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00342">rcc.c:342</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718af2ed5025a1c665196870ac061ffafd24"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718af2ed5025a1c665196870ac061ffafd24">RST_USART2</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00893">rcc.h:893</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_6a7820b97a7704ff85bcff20dea7ce23.html">libopencm3</a></li><li class="navelem"><a class="el" href="dir_9417be1a17550340f19505b8a524537b.html">stm32</a></li><li class="navelem"><a class="el" href="dir_ff32f69c42dc37b8cba38d89b3790816.html">l4</a></li><li class="navelem"><a class="el" href="rcc_8h.html">rcc.h</a></li>
    <li class="footer">Generated on Fri Aug 19 2016 02:22:22 for libopencm3 by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.11 </li>
  </ul>
</div>
</body>
</html>
