// Seed: 1483966040
module module_0 (
    input supply1 id_0,
    output wor id_1,
    input tri0 id_2,
    input wor id_3,
    output tri0 id_4,
    output wire id_5
);
  assign id_1 = 1;
  assign id_1 = 1;
endmodule
module module_1 (
    input wor id_0,
    input tri1 id_1,
    input supply0 id_2,
    input supply0 id_3,
    input tri0 id_4,
    output supply0 id_5,
    input wor id_6,
    output uwire id_7
);
  wire id_9;
  or (id_5, id_0, id_2, id_9, id_1, id_6, id_10, id_4, id_3);
  wire id_10;
  module_0(
      id_6, id_5, id_4, id_1, id_5, id_5
  );
endmodule
