INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Mark1/Downloads/BPC-DE1/DE1 projekt/Slvik cycle+count_1sec/projekt-DE1-2021/Slavik cycle+count_1sec/project_1/project_1.srcs/sim_1/new/tb_count_1sec.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_count_1sec'
