#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Mar 15 18:14:22 2024
# Process ID: 11540
# Current directory: C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/hardware
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4708 C:\Users\mati9\Documents\02-RedPitaya\lockin_red_pitaya\hardware\lockin.xpr
# Log file: C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/hardware/vivado.log
# Journal file: C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/hardware\vivado.jou
# Running On: DESKTOP-TN92N90, OS: Windows, CPU Frequency: 3014 MHz, CPU Physical cores: 2, Host memory: 8588 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/hardware/lockin.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/ac701/1.4/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/hardware/lockin.srcs/user_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/hardware/lockin.srcs/lu_tables'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:47 ; elapsed = 00:00:37 . Memory (MB): peak = 1102.391 ; gain = 315.418
open_bd_design {C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/hardware/lockin.srcs/sources_1/bd/system/system.bd}
Reading block design file <C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/hardware/lockin.srcs/sources_1/bd/system/system.bd>...
Adding component instance block -- xilinx.com:ip:util_ds_buf:2.2 - util_ds_buf_1
Adding component instance block -- xilinx.com:ip:util_ds_buf:2.2 - util_ds_buf_2
Adding component instance block -- pavel-demin:user:axis_red_pitaya_dac:1.0 - axis_red_pitaya_dac_0
Adding component instance block -- xilinx.com:ip:dds_compiler:6.0 - dds_compiler_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- pavel-demin:user:axis_constant:1.0 - axis_constant_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - result_fase
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - reset_n
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - enable_and_reset
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - result_cuad
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - M_and_Nma
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - res_fase_low
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - res_fase_up
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - res_cuad_up
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - res_cuad_low
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - finished
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - enable
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - noise_bits_and_data_select
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_125M
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_fifo_mm_s:4.2 - fifo_1
Adding component instance block -- pavel-demin:user:axis_red_pitaya_adc:1.0 - axis_red_pitaya_adc_0
Adding component instance block -- xilinx.com:module_ref:signal_split:1.0 - signal_split_0
Adding component instance block -- xilinx.com:module_ref:drive_gpios:1.0 - drive_gpios_0
Adding component instance block -- xilinx.com:module_ref:drive_gpios:1.0 - drive_gpios_1
Adding component instance block -- xilinx.com:module_ref:drive_leds:1.0 - drive_leds_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - bits_ruido
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - seleccion_ruido
Adding component instance block -- xilinx.com:module_ref:mux:1.0 - selector_data_in
Adding component instance block -- xilinx.com:module_ref:data_source:1.0 - data_source_0
Adding component instance block -- xilinx.com:module_ref:signal_processing_LI:1.0 - lock_in
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - phase_inc
Successfully read diagram <system> from block design file <C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/hardware/lockin.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:26 . Memory (MB): peak = 1141.078 ; gain = 21.551
update_module_reference system_mux_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/hardware/lockin.srcs/user_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/hardware/lockin.srcs/lu_tables'.
Upgrading 'C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/hardware/lockin.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3420] Updated system_mux_0_0 to use current project options
WARNING: [BD 41-597] NET <level_detector_0_level_detected_0> has no source
WARNING: [BD 41-597] NET <level_detector_0_level_detected_1> has no source
Wrote  : <C:\Users\mati9\Documents\02-RedPitaya\lockin_red_pitaya\hardware\lockin.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
update_module_reference: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1237.535 ; gain = 26.230
update_compile_order -fileset sources_1
delete_bd_objs [get_bd_nets DAC/s_axis_tdata_1]
delete_bd_objs [get_bd_nets DAC/s_axis_tvalid_1]
connect_bd_net [get_bd_pins DAC/axis_red_pitaya_dac_0/s_axis_tdata] [get_bd_pins DAC/dds_compiler_0/m_axis_data_tdata]
WARNING: [BD 41-1306] The connection to interface pin </DAC/axis_red_pitaya_dac_0/s_axis_tdata> is being overridden by the user with net </DAC/dds_compiler_0_m_axis_data_tdata>. This pin will not be connected as a part of interface connection <S_AXIS>.
connect_bd_net [get_bd_pins DAC/axis_red_pitaya_dac_0/s_axis_tvalid] [get_bd_pins DAC/dds_compiler_0/m_axis_data_tvalid]
WARNING: [BD 41-1306] The connection to interface pin </DAC/axis_red_pitaya_dac_0/s_axis_tvalid> is being overridden by the user with net </DAC/dds_compiler_0_m_axis_data_tvalid>. This pin will not be connected as a part of interface connection <S_AXIS>.
regenerate_bd_layout
save_bd_design
WARNING: [BD 41-597] NET <level_detector_0_level_detected_0> has no source
WARNING: [BD 41-597] NET <level_detector_0_level_detected_1> has no source
Wrote  : <C:\Users\mati9\Documents\02-RedPitaya\lockin_red_pitaya\hardware\lockin.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/hardware/lockin.srcs/utils_1/imports/synth_1/system_wrapper.dcp with file C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/hardware/lockin.runs/synth_1/system_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [BD 41-2670] Found an incomplete address path from address space '/uP/processing_system7_0/Data' to master interface '/uP/ps7_0_axi_periph/M07_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/uP/processing_system7_0/Data' to master interface '/uP/ps7_0_axi_periph/M08_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /uP/ps7_0_axi_periph/xbar/M07_AXI'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /uP/ps7_0_axi_periph/xbar/M08_AXI'
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /DAC/clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /DAC/axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/DAC/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC/axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/DAC/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 250000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC/axis_constant_0/aclk have been updated from connected ip, but BD cell '/DAC/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_constant_0> to completely resolve these warnings.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/uP_control/Din
/gpios_and_leds/drive_gpios_0/input_0
/gpios_and_leds/drive_gpios_0/input_1
/gpios_and_leds/drive_gpios_0/input_2
/gpios_and_leds/drive_gpios_0/input_3
/gpios_and_leds/drive_gpios_1/input_0
/gpios_and_leds/drive_gpios_1/input_1
/gpios_and_leds/drive_gpios_1/input_2
/gpios_and_leds/drive_gpios_1/input_3
/gpios_and_leds/drive_leds_0/signal_0
/gpios_and_leds/drive_leds_0/signal_1
/gpios_and_leds/drive_leds_0/signal_2
/gpios_and_leds/drive_leds_0/signal_3
/gpios_and_leds/drive_leds_0/signal_4
/gpios_and_leds/drive_leds_0/signal_5
/gpios_and_leds/drive_leds_0/signal_6
/gpios_and_leds/drive_leds_0/signal_7

WARNING: [BD 41-597] NET <level_detector_0_level_detected_0> has no source
WARNING: [BD 41-597] NET <level_detector_0_level_detected_1> has no source
Wrote  : <C:\Users\mati9\Documents\02-RedPitaya\lockin_red_pitaya\hardware\lockin.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/DAC/axis_constant_0/cfg_data'(32) to pin '/DAC/cfg_data'(31) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_0 is NULL! Connection will be grounded!
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_1 is NULL! Connection will be grounded!
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/data_source_0/ptos_x_ciclo'(16) to pin '/uP_control/gpio_io_o'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/data_source_0/simulation_noise'(8) to pin '/uP_control/gpio_io_o1'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/hardware/lockin.gen/sources_1/bd/system/synth/system.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/DAC/axis_constant_0/cfg_data'(32) to pin '/DAC/cfg_data'(31) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_0 is NULL! Connection will be grounded!
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_1 is NULL! Connection will be grounded!
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/data_source_0/ptos_x_ciclo'(16) to pin '/uP_control/gpio_io_o'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/data_source_0/simulation_noise'(8) to pin '/uP_control/gpio_io_o1'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/hardware/lockin.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/hardware/lockin.gen/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block selector_data_in .
INFO: [BD 41-1029] Generation completed for the IP Integrator block uP/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/hardware/lockin.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/hardware/lockin.gen/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /ADC/signal_split_0
[Fri Mar 15 18:25:32 2024] Launched synth_1...
Run output will be captured here: C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/hardware/lockin.runs/synth_1/runme.log
[Fri Mar 15 18:25:32 2024] Launched impl_1...
Run output will be captured here: C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/hardware/lockin.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:03 ; elapsed = 00:01:52 . Memory (MB): peak = 1555.418 ; gain = 270.480
open_run impl_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.631 . Memory (MB): peak = 1685.168 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 726 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2404.098 ; gain = 1.957
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2404.098 ; gain = 1.957
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2404.098 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 2 instances

open_run: Time (s): cpu = 00:00:59 ; elapsed = 00:00:56 . Memory (MB): peak = 2512.109 ; gain = 956.691
open_report: Time (s): cpu = 00:00:18 ; elapsed = 00:01:07 . Memory (MB): peak = 2515.777 ; gain = 1.148
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
open_bd_design {C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/hardware/lockin.srcs/sources_1/bd/system/system.bd}
expected number but got ""
ERROR: [IP_Flow 19-3317] Tcl Error found in 'validate_PARAM_VALUE.CONST_VAL' method. expected number but got ""
startgroup
set_property -dict [list \
  CONFIG.CONST_VAL {2097152} \
  CONFIG.CONST_WIDTH {32} \
] [get_bd_cells phase_inc]
endgroup
delete_bd_objs [get_bd_nets DAC_m_axis_data_tdata]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_0
endgroup
set_property CONFIG.DIN_FROM {13} [get_bd_cells xlslice_0]
connect_bd_net [get_bd_pins uP/axi_str_rxd_tdata] [get_bd_pins xlslice_0/Dout]
connect_bd_net [get_bd_pins xlslice_0/Din] [get_bd_pins DAC/dds_compiler_0/m_axis_data_tdata]
delete_bd_objs [get_bd_nets uP/processing_system7_0_FCLK_CLK0]
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets uP/processing_system7_0_FCLK_CLK0]'
disconnect_bd_net /uP/processing_system7_0_FCLK_CLK0 [get_bd_pins uP/fifo_1/s_axi_aclk]
connect_bd_net [get_bd_pins uP/fifo_1/s_axi_aclk] [get_bd_pins ADC/adc_clk]
save_bd_design
WARNING: [BD 41-597] NET <level_detector_0_level_detected_0> has no source
WARNING: [BD 41-597] NET <level_detector_0_level_detected_1> has no source
Wrote  : <C:\Users\mati9\Documents\02-RedPitaya\lockin_red_pitaya\hardware\lockin.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/hardware/lockin.srcs/utils_1/imports/synth_1/system_wrapper.dcp with file C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/hardware/lockin.runs/synth_1/system_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [BD 41-2670] Found an incomplete address path from address space '/uP/processing_system7_0/Data' to master interface '/uP/ps7_0_axi_periph/M07_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/uP/processing_system7_0/Data' to master interface '/uP/ps7_0_axi_periph/M08_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /uP/ps7_0_axi_periph/xbar/M07_AXI'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /uP/ps7_0_axi_periph/xbar/M08_AXI'
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
CRITICAL WARNING: [BD 41-1343] Reset pin /uP/fifo_1/s_axi_aresetn (associated clock /uP/fifo_1/s_axi_aclk) is connected to reset source /uP/rst_ps7_0_125M/peripheral_aresetn (synchronous to clock source /uP/processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /ADC/axis_red_pitaya_adc_0/adc_clk.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /DAC/clk_wiz_0 clk_wiz propagate
ERROR: [BD 41-237] Bus Interface property CLK_DOMAIN does not match between /uP/fifo_1/S_AXI(system_axis_red_pitaya_adc_0_0_adc_clk) and /uP/ps7_0_axi_periph/xbar/M00_AXI(system_processing_system7_0_0_FCLK_CLK0)
WARNING: [BD 41-927] Following properties on pin /DAC/axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/DAC/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC/axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/DAC/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 250000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC/axis_constant_0/aclk have been updated from connected ip, but BD cell '/DAC/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_constant_0> to completely resolve these warnings.
ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/hardware/lockin.srcs/sources_1/bd/system/system.bd 
ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.
delete_bd_objs [get_bd_nets uP/s_axi_aclk_1]
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets uP/s_axi_aclk_1]'
delete_bd_objs [get_bd_nets uP/s_axi_aclk_1]
connect_bd_net [get_bd_pins uP/fifo_1/s_axi_aclk] [get_bd_pins uP/processing_system7_0/FCLK_CLK0]
delete_bd_objs [get_bd_pins uP/s_axi_aclk]
save_bd_design
WARNING: [BD 41-597] NET <level_detector_0_level_detected_0> has no source
WARNING: [BD 41-597] NET <level_detector_0_level_detected_1> has no source
Wrote  : <C:\Users\mati9\Documents\02-RedPitaya\lockin_red_pitaya\hardware\lockin.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [BD 41-2670] Found an incomplete address path from address space '/uP/processing_system7_0/Data' to master interface '/uP/ps7_0_axi_periph/M08_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/uP/processing_system7_0/Data' to master interface '/uP/ps7_0_axi_periph/M07_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /uP/ps7_0_axi_periph/xbar/M07_AXI'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /uP/ps7_0_axi_periph/xbar/M08_AXI'
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /DAC/clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /DAC/axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/DAC/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC/axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/DAC/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 250000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC/axis_constant_0/aclk have been updated from connected ip, but BD cell '/DAC/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_constant_0> to completely resolve these warnings.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/uP_control/Din
/gpios_and_leds/drive_gpios_0/input_0
/gpios_and_leds/drive_gpios_0/input_1
/gpios_and_leds/drive_gpios_0/input_2
/gpios_and_leds/drive_gpios_0/input_3
/gpios_and_leds/drive_gpios_1/input_0
/gpios_and_leds/drive_gpios_1/input_1
/gpios_and_leds/drive_gpios_1/input_2
/gpios_and_leds/drive_gpios_1/input_3
/gpios_and_leds/drive_leds_0/signal_0
/gpios_and_leds/drive_leds_0/signal_1
/gpios_and_leds/drive_leds_0/signal_2
/gpios_and_leds/drive_leds_0/signal_3
/gpios_and_leds/drive_leds_0/signal_4
/gpios_and_leds/drive_leds_0/signal_5
/gpios_and_leds/drive_leds_0/signal_6
/gpios_and_leds/drive_leds_0/signal_7

WARNING: [BD 41-597] NET <level_detector_0_level_detected_0> has no source
WARNING: [BD 41-597] NET <level_detector_0_level_detected_1> has no source
Wrote  : <C:\Users\mati9\Documents\02-RedPitaya\lockin_red_pitaya\hardware\lockin.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/uP/fifo_1/axi_str_rxd_tdata'(32) to pin '/uP/axi_str_rxd_tdata'(14) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_0 is NULL! Connection will be grounded!
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_1 is NULL! Connection will be grounded!
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/data_source_0/ptos_x_ciclo'(16) to pin '/uP_control/gpio_io_o'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/data_source_0/simulation_noise'(8) to pin '/uP_control/gpio_io_o1'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/hardware/lockin.gen/sources_1/bd/system/synth/system.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/uP/fifo_1/axi_str_rxd_tdata'(32) to pin '/uP/axi_str_rxd_tdata'(14) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_0 is NULL! Connection will be grounded!
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_1 is NULL! Connection will be grounded!
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/data_source_0/ptos_x_ciclo'(16) to pin '/uP_control/gpio_io_o'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/data_source_0/simulation_noise'(8) to pin '/uP_control/gpio_io_o1'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/hardware/lockin.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/hardware/lockin.gen/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block phase_inc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block uP/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/hardware/lockin.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/hardware/lockin.gen/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /ADC/signal_split_0
[Sat Mar 16 01:27:43 2024] Launched synth_1...
Run output will be captured here: C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/hardware/lockin.runs/synth_1/runme.log
[Sat Mar 16 01:27:43 2024] Launched impl_1...
Run output will be captured here: C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/hardware/lockin.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:53 ; elapsed = 00:01:47 . Memory (MB): peak = 2610.102 ; gain = 13.250
disconnect_bd_net /DAC/dds_compiler_0_m_axis_data_tdata [get_bd_pins DAC/axis_red_pitaya_dac_0/s_axis_tdata]
delete_bd_objs [get_bd_nets DAC/dds_compiler_0_m_axis_data_tdata]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:dds_compiler:6.0 dds_compiler_0
endgroup
set_property CONFIG.Output_Width 16 [get_bd_cells /DAC/dds_compiler_0]
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Output_Width' from '14' to '16' has been ignored for IP 'DAC/dds_compiler_0'
delete_bd_objs [get_bd_cells dds_compiler_0]
set_property CONFIG.Output_Width 16 [get_bd_cells /DAC/dds_compiler_0]
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Output_Width' from '14' to '16' has been ignored for IP 'DAC/dds_compiler_0'
connect_bd_net [get_bd_pins DAC/dds_compiler_0/m_axis_data_tdata] [get_bd_pins DAC/axis_red_pitaya_dac_0/s_axis_tdata]
WARNING: [BD 41-1306] The connection to interface pin </DAC/dds_compiler_0/m_axis_data_tdata> is being overridden by the user with net <dds_compiler_0_m_axis_data_tdata>. This pin will not be connected as a part of interface connection <M_AXIS_DATA>.
WARNING: [BD 41-1306] The connection to interface pin </DAC/axis_red_pitaya_dac_0/s_axis_tdata> is being overridden by the user with net <dds_compiler_0_m_axis_data_tdata>. This pin will not be connected as a part of interface connection <S_AXIS>.
connect_bd_net [get_bd_pins DAC/m_axis_data_tdata] [get_bd_pins DAC/dds_compiler_0/m_axis_data_tdata]
save_bd_design
WARNING: [BD 41-597] NET <level_detector_0_level_detected_0> has no source
WARNING: [BD 41-597] NET <level_detector_0_level_detected_1> has no source
Wrote  : <C:\Users\mati9\Documents\02-RedPitaya\lockin_red_pitaya\hardware\lockin.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
update_module_reference system_signal_processing_LI_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/hardware/lockin.srcs/user_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/hardware/lockin.srcs/lu_tables'.
Upgrading 'C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/hardware/lockin.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3420] Updated system_signal_processing_LI_0_0 to use current project options
WARNING: [IP_Flow 19-4698] Upgrade has added port 'referencia_externa_cos'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'referencia_externa_seno'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'referencia_externa_valid'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'system_signal_processing_LI_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'system_signal_processing_LI_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
WARNING: [BD 41-597] NET <level_detector_0_level_detected_0> has no source
WARNING: [BD 41-597] NET <level_detector_0_level_detected_1> has no source
Wrote  : <C:\Users\mati9\Documents\02-RedPitaya\lockin_red_pitaya\hardware\lockin.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_1
endgroup
connect_bd_net [get_bd_pins lock_in/referencia_externa_cos] [get_bd_pins xlslice_0/Dout]
set_property -dict [list \
  CONFIG.DIN_FROM {29} \
  CONFIG.DIN_TO {16} \
] [get_bd_cells xlslice_1]
connect_bd_net [get_bd_pins lock_in/referencia_externa_seno] [get_bd_pins xlslice_1/Dout]
connect_bd_net [get_bd_pins xlslice_1/Din] [get_bd_pins DAC/m_axis_data_tdata]
connect_bd_net [get_bd_pins lock_in/referencia_externa_valid] [get_bd_pins DAC/m_axis_data_tvalid]
set_property name ref_cos [get_bd_cells xlslice_0]
set_property name ref_sen [get_bd_cells xlslice_1]
save_bd_design
WARNING: [BD 41-597] NET <level_detector_0_level_detected_0> has no source
WARNING: [BD 41-597] NET <level_detector_0_level_detected_1> has no source
Wrote  : <C:\Users\mati9\Documents\02-RedPitaya\lockin_red_pitaya\hardware\lockin.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/hardware/lockin.srcs/utils_1/imports/synth_1/system_wrapper.dcp with file C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/hardware/lockin.runs/synth_1/system_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [BD 41-2670] Found an incomplete address path from address space '/uP/processing_system7_0/Data' to master interface '/uP/ps7_0_axi_periph/M08_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/uP/processing_system7_0/Data' to master interface '/uP/ps7_0_axi_periph/M07_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /uP/ps7_0_axi_periph/xbar/M07_AXI'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /uP/ps7_0_axi_periph/xbar/M08_AXI'
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /DAC/clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /DAC/axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/DAC/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC/axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/DAC/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 250000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC/axis_constant_0/aclk have been updated from connected ip, but BD cell '/DAC/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_constant_0> to completely resolve these warnings.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/uP_control/Din
/gpios_and_leds/drive_gpios_0/input_0
/gpios_and_leds/drive_gpios_0/input_1
/gpios_and_leds/drive_gpios_0/input_2
/gpios_and_leds/drive_gpios_0/input_3
/gpios_and_leds/drive_gpios_1/input_0
/gpios_and_leds/drive_gpios_1/input_1
/gpios_and_leds/drive_gpios_1/input_2
/gpios_and_leds/drive_gpios_1/input_3
/gpios_and_leds/drive_leds_0/signal_0
/gpios_and_leds/drive_leds_0/signal_1
/gpios_and_leds/drive_leds_0/signal_2
/gpios_and_leds/drive_leds_0/signal_3
/gpios_and_leds/drive_leds_0/signal_4
/gpios_and_leds/drive_leds_0/signal_5
/gpios_and_leds/drive_leds_0/signal_6
/gpios_and_leds/drive_leds_0/signal_7

WARNING: [BD 41-597] NET <level_detector_0_level_detected_0> has no source
WARNING: [BD 41-597] NET <level_detector_0_level_detected_1> has no source
Wrote  : <C:\Users\mati9\Documents\02-RedPitaya\lockin_red_pitaya\hardware\lockin.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/uP/fifo_1/axi_str_rxd_tdata'(32) to pin '/uP/axi_str_rxd_tdata'(14) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_0 is NULL! Connection will be grounded!
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_1 is NULL! Connection will be grounded!
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/data_source_0/ptos_x_ciclo'(16) to pin '/uP_control/gpio_io_o'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/data_source_0/simulation_noise'(8) to pin '/uP_control/gpio_io_o1'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/hardware/lockin.gen/sources_1/bd/system/synth/system.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/uP/fifo_1/axi_str_rxd_tdata'(32) to pin '/uP/axi_str_rxd_tdata'(14) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_0 is NULL! Connection will be grounded!
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_1 is NULL! Connection will be grounded!
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/data_source_0/ptos_x_ciclo'(16) to pin '/uP_control/gpio_io_o'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/data_source_0/simulation_noise'(8) to pin '/uP_control/gpio_io_o1'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/hardware/lockin.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/hardware/lockin.gen/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block lock_in .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ref_sen .
INFO: [BD 41-1029] Generation completed for the IP Integrator block uP/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/hardware/lockin.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/hardware/lockin.gen/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /ADC/signal_split_0
[Mon Mar 18 12:47:14 2024] Launched synth_1...
Run output will be captured here: C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/hardware/lockin.runs/synth_1/runme.log
[Mon Mar 18 12:47:14 2024] Launched impl_1...
Run output will be captured here: C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/hardware/lockin.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:00 ; elapsed = 00:01:46 . Memory (MB): peak = 2783.609 ; gain = 23.652
copy_bd_objs /  [get_bd_cells {DAC/dds_compiler_0}]
copy_bd_objs /  [get_bd_cells {DAC/axis_constant_0}]
set_property location {4.5 1425 1194} [get_bd_cells axis_constant_0]
set_property location {6 1837 1212} [get_bd_cells dds_compiler_0]
set_property location {6 1728 1197} [get_bd_cells dds_compiler_0]
set_property location {6 2480 1219} [get_bd_cells dds_compiler_0]
set_property location {5.5 1558 1211} [get_bd_cells axis_constant_0]
set_property location {6 1959 1201} [get_bd_cells dds_compiler_0]
copy_bd_objs /  [get_bd_cells {uP_control/M_and_Nma}]
set_property name phase_phase_frec [get_bd_cells M_and_Nma]
set_property name phaseDAC_and_phaseREF [get_bd_cells phase_phase_frec]
move_bd_cells [get_bd_cells uP_control] [get_bd_cells phaseDAC_and_phaseREF]
connect_bd_net [get_bd_pins uP_control/s_axi_aresetn] [get_bd_pins uP_control/phaseDAC_and_phaseREF/s_axi_aresetn]
connect_bd_net [get_bd_pins uP_control/s_axi_aclk] [get_bd_pins uP_control/phaseDAC_and_phaseREF/s_axi_aclk]
connect_bd_intf_net [get_bd_intf_pins uP_control/phaseDAC_and_phaseREF/S_AXI] -boundary_type upper [get_bd_intf_pins uP/ps7_0_axi_periph/M07_AXI]
delete_bd_objs [get_bd_nets phase_inc_dout]
delete_bd_objs [get_bd_cells phase_inc]
set_property location {5 1519 1806} [get_bd_cells axis_constant_0]
delete_bd_objs [get_bd_pins DAC/s_axis_tdata]
delete_bd_objs [get_bd_pins DAC/s_axis_tvalid]
connect_bd_net [get_bd_pins DAC/cfg_data] [get_bd_pins uP_control/phaseDAC_and_phaseREF/gpio_io_o]
WARNING: [BD 41-1306] The connection to interface pin </uP_control/phaseDAC_and_phaseREF/gpio_io_o> is being overridden by the user with net <phaseDAC_and_phaseREF_gpio_io_o>. This pin will not be connected as a part of interface connection <GPIO>.
connect_bd_net [get_bd_pins uP_control/phaseDAC_and_phaseREF/gpio_io_i] [get_bd_pins uP_control/phaseDAC_and_phaseREF/gpio_io_o]
WARNING: [BD 41-1306] The connection to interface pin </uP_control/phaseDAC_and_phaseREF/gpio_io_i> is being overridden by the user with net </uP_control/phaseDAC_and_phaseREF_gpio_io_o>. This pin will not be connected as a part of interface connection <GPIO>.
delete_bd_objs [get_bd_nets axi_str_rxd_tvalid_1]
delete_bd_objs [get_bd_nets DAC/dds_compiler_0_m_axis_data_tvalid]
connect_bd_net [get_bd_pins DAC/dds_compiler_0/m_axis_data_tvalid] [get_bd_pins DAC/axis_red_pitaya_dac_0/s_axis_tvalid]
WARNING: [BD 41-1306] The connection to interface pin </DAC/dds_compiler_0/m_axis_data_tvalid> is being overridden by the user with net <dds_compiler_0_m_axis_data_tvalid>. This pin will not be connected as a part of interface connection <M_AXIS_DATA>.
WARNING: [BD 41-1306] The connection to interface pin </DAC/axis_red_pitaya_dac_0/s_axis_tvalid> is being overridden by the user with net <dds_compiler_0_m_axis_data_tvalid>. This pin will not be connected as a part of interface connection <S_AXIS>.
delete_bd_objs [get_bd_nets DAC/dds_compiler_0_m_axis_data_tdata]
connect_bd_net [get_bd_pins DAC/dds_compiler_0/m_axis_data_tdata] [get_bd_pins DAC/axis_red_pitaya_dac_0/s_axis_tdata]
WARNING: [BD 41-1306] The connection to interface pin </DAC/dds_compiler_0/m_axis_data_tdata> is being overridden by the user with net <dds_compiler_0_m_axis_data_tdata>. This pin will not be connected as a part of interface connection <M_AXIS_DATA>.
WARNING: [BD 41-1306] The connection to interface pin </DAC/axis_red_pitaya_dac_0/s_axis_tdata> is being overridden by the user with net <dds_compiler_0_m_axis_data_tdata>. This pin will not be connected as a part of interface connection <S_AXIS>.
delete_bd_objs [get_bd_nets DAC_m_axis_data_tdata]
delete_bd_objs [get_bd_pins DAC/m_axis_data_tdata]
delete_bd_objs [get_bd_pins DAC/m_axis_data_tvalid]
set_property location {4.5 1331 795} [get_bd_cells ref_sen]
set_property location {3 861 1367} [get_bd_cells axis_constant_0]
set_property location {2 593 1381} [get_bd_cells dds_compiler_0]
set_property location {4 1146 1378} [get_bd_cells ref_sen]
disconnect_bd_net /axi_str_rxd_tdata_1 [get_bd_pins uP/axi_str_rxd_tdata]
set_property location {4 1100 1659} [get_bd_cells ref_cos]
set_property location {4 1107 1505} [get_bd_cells ref_cos]
startgroup
set_property location {3 977 1497} [get_bd_cells ref_cos]
set_property location {2 717 1367} [get_bd_cells axis_constant_0]
set_property location {1 397 1487} [get_bd_cells dds_compiler_0]
set_property location {3 977 1377} [get_bd_cells ref_sen]
endgroup
startgroup
set_property location {1.5 334 1498} [get_bd_cells ref_cos]
set_property location {2 334 1498} [get_bd_cells axis_constant_0]
set_property location {2 334 1498} [get_bd_cells ref_sen]
set_property location {2 334 1498} [get_bd_cells dds_compiler_0]
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'set_property location {2 334 1498} [get_bd_cells dds_compiler_0]'
INFO: [Common 17-17] undo 'set_property location {2 334 1498} [get_bd_cells ref_sen]'
INFO: [Common 17-17] undo 'set_property location {2 334 1498} [get_bd_cells axis_constant_0]'
INFO: [Common 17-17] undo 'set_property location {1.5 334 1498} [get_bd_cells ref_cos]'
INFO: [Common 17-17] undo 'startgroup'
startgroup
set_property location {1.5 202 1389} [get_bd_cells ref_cos]
set_property location {2 202 1389} [get_bd_cells axis_constant_0]
set_property location {2 202 1389} [get_bd_cells ref_sen]
set_property location {2 202 1389} [get_bd_cells dds_compiler_0]
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'set_property location {2 202 1389} [get_bd_cells dds_compiler_0]'
INFO: [Common 17-17] undo 'set_property location {2 202 1389} [get_bd_cells ref_sen]'
INFO: [Common 17-17] undo 'set_property location {2 202 1389} [get_bd_cells axis_constant_0]'
INFO: [Common 17-17] undo 'set_property location {1.5 202 1389} [get_bd_cells ref_cos]'
INFO: [Common 17-17] undo 'startgroup'
set_property location {1.5 230 1372} [get_bd_cells dds_compiler_0]
connect_bd_net [get_bd_pins axis_constant_0/aclk] [get_bd_pins ADC/adc_clk]
set_property location {3 678 1498} [get_bd_cells dds_compiler_0]
set_property location {1.5 411 1395} [get_bd_cells axis_constant_0]
set_property location {3 757 1389} [get_bd_cells dds_compiler_0]
connect_bd_net [get_bd_pins axis_constant_0/m_axis_tdata] [get_bd_pins dds_compiler_0/s_axis_phase_tdata]
WARNING: [BD 41-1306] The connection to interface pin </axis_constant_0/m_axis_tdata> is being overridden by the user with net <axis_constant_0_m_axis_tdata>. This pin will not be connected as a part of interface connection <M_AXIS>.
WARNING: [BD 41-1306] The connection to interface pin </dds_compiler_0/s_axis_phase_tdata> is being overridden by the user with net <axis_constant_0_m_axis_tdata>. This pin will not be connected as a part of interface connection <S_AXIS_PHASE>.
connect_bd_net [get_bd_pins axis_constant_0/m_axis_tvalid] [get_bd_pins dds_compiler_0/s_axis_phase_tvalid]
WARNING: [BD 41-1306] The connection to interface pin </axis_constant_0/m_axis_tvalid> is being overridden by the user with net <axis_constant_0_m_axis_tvalid>. This pin will not be connected as a part of interface connection <M_AXIS>.
WARNING: [BD 41-1306] The connection to interface pin </dds_compiler_0/s_axis_phase_tvalid> is being overridden by the user with net <axis_constant_0_m_axis_tvalid>. This pin will not be connected as a part of interface connection <S_AXIS_PHASE>.
connect_bd_net [get_bd_pins dds_compiler_0/aclk] [get_bd_pins ADC/adc_clk]
connect_bd_net [get_bd_pins uP_control/phaseDAC_and_phaseREF/gpio2_io_o] [get_bd_pins uP_control/phaseDAC_and_phaseREF/gpio2_io_i]
WARNING: [BD 41-1306] The connection to interface pin </uP_control/phaseDAC_and_phaseREF/gpio2_io_o> is being overridden by the user with net <phaseDAC_and_phaseREF_gpio2_io_o>. This pin will not be connected as a part of interface connection <GPIO2>.
WARNING: [BD 41-1306] The connection to interface pin </uP_control/phaseDAC_and_phaseREF/gpio2_io_i> is being overridden by the user with net <phaseDAC_and_phaseREF_gpio2_io_o>. This pin will not be connected as a part of interface connection <GPIO2>.
connect_bd_net [get_bd_pins uP_control/phaseDAC_and_phaseREF/gpio2_io_o] [get_bd_pins axis_constant_0/cfg_data]
connect_bd_net [get_bd_pins dds_compiler_0/m_axis_data_tdata] [get_bd_pins ref_sen/Din]
WARNING: [BD 41-1306] The connection to interface pin </dds_compiler_0/m_axis_data_tdata> is being overridden by the user with net <dds_compiler_0_m_axis_data_tdata>. This pin will not be connected as a part of interface connection <M_AXIS_DATA>.
connect_bd_net [get_bd_pins ref_cos/Din] [get_bd_pins dds_compiler_0/m_axis_data_tdata]
group_bd_cells referencias [get_bd_cells axis_constant_0] [get_bd_cells ref_sen] [get_bd_cells dds_compiler_0] [get_bd_cells ref_cos]
set_property location {4 839 1454} [get_bd_cells referencias]
delete_bd_objs [get_bd_nets data_source_0_data]
delete_bd_objs [get_bd_nets data_source_0_data_valid]
connect_bd_net [get_bd_pins referencias/dds_compiler_0/m_axis_data_tvalid] [get_bd_pins lock_in/referencia_externa_valid]
WARNING: [BD 41-1306] The connection to interface pin </referencias/dds_compiler_0/m_axis_data_tvalid> is being overridden by the user with net <dds_compiler_0_m_axis_data_tvalid>. This pin will not be connected as a part of interface connection <M_AXIS_DATA>.
connect_bd_net [get_bd_pins selector_data_in/data_in_0] [get_bd_pins referencias/Dout]
connect_bd_net [get_bd_pins selector_data_in/data_in_0_valid] [get_bd_pins referencias/m_axis_data_tvalid]
regenerate_bd_layout
regenerate_bd_layout
assign_bd_address -target_address_space /uP/processing_system7_0/Data [get_bd_addr_segs uP_control/phaseDAC_and_phaseREF/S_AXI/Reg] -force
Slave segment '/uP_control/phaseDAC_and_phaseREF/S_AXI/Reg' is being assigned into address space '/uP/processing_system7_0/Data' at <0x4126_0000 [ 64K ]>.
save_bd_design
WARNING: [BD 41-597] NET <level_detector_0_level_detected_0> has no source
WARNING: [BD 41-597] NET <level_detector_0_level_detected_1> has no source
Wrote  : <C:\Users\mati9\Documents\02-RedPitaya\lockin_red_pitaya\hardware\lockin.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/hardware/lockin.srcs/utils_1/imports/synth_1/system_wrapper.dcp with file C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/hardware/lockin.runs/synth_1/system_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [BD 41-2670] Found an incomplete address path from address space '/uP/processing_system7_0/Data' to master interface '/uP/ps7_0_axi_periph/M08_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /uP/ps7_0_axi_periph/xbar/M08_AXI'
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /DAC/clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /DAC/axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/DAC/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC/axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/DAC/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 250000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC/axis_constant_0/aclk have been updated from connected ip, but BD cell '/DAC/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_constant_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /referencias/axis_constant_0/aclk have been updated from connected ip, but BD cell '/referencias/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </referencias/axis_constant_0> to completely resolve these warnings.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/uP_control/Din
/gpios_and_leds/drive_gpios_0/input_0
/gpios_and_leds/drive_gpios_0/input_1
/gpios_and_leds/drive_gpios_0/input_2
/gpios_and_leds/drive_gpios_0/input_3
/gpios_and_leds/drive_gpios_1/input_0
/gpios_and_leds/drive_gpios_1/input_1
/gpios_and_leds/drive_gpios_1/input_2
/gpios_and_leds/drive_gpios_1/input_3
/gpios_and_leds/drive_leds_0/signal_0
/gpios_and_leds/drive_leds_0/signal_1
/gpios_and_leds/drive_leds_0/signal_2
/gpios_and_leds/drive_leds_0/signal_3
/gpios_and_leds/drive_leds_0/signal_4
/gpios_and_leds/drive_leds_0/signal_5
/gpios_and_leds/drive_leds_0/signal_6
/gpios_and_leds/drive_leds_0/signal_7

WARNING: [BD 41-597] NET <level_detector_0_level_detected_0> has no source
WARNING: [BD 41-597] NET <level_detector_0_level_detected_1> has no source
Wrote  : <C:\Users\mati9\Documents\02-RedPitaya\lockin_red_pitaya\hardware\lockin.srcs\sources_1\bd\system\system.bd> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/uP/fifo_1/axi_str_rxd_tdata'(32) to pin '/uP/axi_str_rxd_tdata'(14) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_0 is NULL! Connection will be grounded!
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_1 is NULL! Connection will be grounded!
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/data_source_0/ptos_x_ciclo'(16) to pin '/uP_control/gpio_io_o'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/data_source_0/simulation_noise'(8) to pin '/uP_control/gpio_io_o1'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/selector_data_in/data_in_0'(32) to pin '/referencias/Dout'(14) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/hardware/lockin.gen/sources_1/bd/system/synth/system.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/uP/fifo_1/axi_str_rxd_tdata'(32) to pin '/uP/axi_str_rxd_tdata'(14) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_0 is NULL! Connection will be grounded!
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_1 is NULL! Connection will be grounded!
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/data_source_0/ptos_x_ciclo'(16) to pin '/uP_control/gpio_io_o'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/data_source_0/simulation_noise'(8) to pin '/uP_control/gpio_io_o1'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/selector_data_in/data_in_0'(32) to pin '/referencias/Dout'(14) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/hardware/lockin.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/hardware/lockin.gen/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block uP/ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block uP_control/phaseDAC_and_phaseREF .
INFO: [BD 41-1029] Generation completed for the IP Integrator block referencias/axis_constant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block referencias/dds_compiler_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block uP/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/hardware/lockin.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/hardware/lockin.gen/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /ADC/signal_split_0
[Mon Mar 18 14:13:19 2024] Launched synth_1...
Run output will be captured here: C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/hardware/lockin.runs/synth_1/runme.log
[Mon Mar 18 14:13:19 2024] Launched impl_1...
Run output will be captured here: C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/hardware/lockin.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:02 ; elapsed = 00:02:45 . Memory (MB): peak = 2862.512 ; gain = 9.539
update_module_reference system_mux_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/hardware/lockin.srcs/user_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/hardware/lockin.srcs/lu_tables'.
Upgrading 'C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/hardware/lockin.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3420] Updated system_mux_0_0 to use current project options
WARNING: [IP_Flow 19-4706] Upgraded port 'data_in_0' width 14 differs from original width 32
WARNING: [IP_Flow 19-4706] Upgraded port 'data_in_1' width 14 differs from original width 32
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'system_mux_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'system_mux_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
WARNING: [BD 41-597] NET <level_detector_0_level_detected_0> has no source
WARNING: [BD 41-597] NET <level_detector_0_level_detected_1> has no source
Wrote  : <C:\Users\mati9\Documents\02-RedPitaya\lockin_red_pitaya\hardware\lockin.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
delete_bd_objs [get_bd_nets uP/axi_str_rxd_tdata_1]
delete_bd_objs [get_bd_nets uP/axi_str_rxd_tvalid_1]
connect_bd_net [get_bd_pins uP/fifo_1/axi_str_rxd_tdata] [get_bd_pins selector_data_in/data_out]
WARNING: [BD 41-1306] The connection to interface pin </uP/fifo_1/axi_str_rxd_tdata> is being overridden by the user with net <axi_str_rxd_tdata1_1>. This pin will not be connected as a part of interface connection <AXI_STR_RXD>.
connect_bd_net [get_bd_pins uP/fifo_1/axi_str_rxd_tvalid] [get_bd_pins uP/processing_system7_0/FCLK_CLK0]
WARNING: [BD 41-1306] The connection to interface pin </uP/fifo_1/axi_str_rxd_tvalid> is being overridden by the user with net </uP/processing_system7_0_FCLK_CLK0>. This pin will not be connected as a part of interface connection <AXI_STR_RXD>.
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins uP/fifo_1/axi_str_rxd_tvalid] [get_bd_pins uP/processing_system7_0/FCLK_CLK0]'
connect_bd_net [get_bd_pins uP/fifo_1/axi_str_rxd_tvalid] [get_bd_pins selector_data_in/data_out_valid]
WARNING: [BD 41-1306] The connection to interface pin </uP/fifo_1/axi_str_rxd_tvalid> is being overridden by the user with net <axi_str_rxd_tvalid1_1>. This pin will not be connected as a part of interface connection <AXI_STR_RXD>.
delete_bd_objs [get_bd_pins uP/axi_str_rxd_tdata]
delete_bd_objs [get_bd_pins uP/axi_str_rxd_tvalid]
delete_bd_objs [get_bd_nets uP_control_gpio_io_o1] [get_bd_nets seleccion_ruido_dout] [get_bd_cells data_source_0]
delete_bd_objs [get_bd_cells seleccion_ruido]
delete_bd_objs [get_bd_cells bits_ruido]
regenerate_bd_layout
update_compile_order -fileset sources_1
save_bd_design
WARNING: [BD 41-597] NET <level_detector_0_level_detected_0> has no source
WARNING: [BD 41-597] NET <level_detector_0_level_detected_1> has no source
Wrote  : <C:\Users\mati9\Documents\02-RedPitaya\lockin_red_pitaya\hardware\lockin.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/hardware/lockin.srcs/utils_1/imports/synth_1/system_wrapper.dcp with file C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/hardware/lockin.runs/synth_1/system_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [BD 41-2670] Found an incomplete address path from address space '/uP/processing_system7_0/Data' to master interface '/uP/ps7_0_axi_periph/M08_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /uP/ps7_0_axi_periph/xbar/M08_AXI'
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /DAC/clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /DAC/axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/DAC/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC/axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/DAC/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 250000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC/axis_constant_0/aclk have been updated from connected ip, but BD cell '/DAC/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_constant_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /referencias/axis_constant_0/aclk have been updated from connected ip, but BD cell '/referencias/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </referencias/axis_constant_0> to completely resolve these warnings.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/uP_control/Din
/gpios_and_leds/drive_gpios_0/input_0
/gpios_and_leds/drive_gpios_0/input_1
/gpios_and_leds/drive_gpios_0/input_2
/gpios_and_leds/drive_gpios_0/input_3
/gpios_and_leds/drive_gpios_1/input_0
/gpios_and_leds/drive_gpios_1/input_1
/gpios_and_leds/drive_gpios_1/input_2
/gpios_and_leds/drive_gpios_1/input_3
/gpios_and_leds/drive_leds_0/signal_0
/gpios_and_leds/drive_leds_0/signal_1
/gpios_and_leds/drive_leds_0/signal_2
/gpios_and_leds/drive_leds_0/signal_3
/gpios_and_leds/drive_leds_0/signal_4
/gpios_and_leds/drive_leds_0/signal_5
/gpios_and_leds/drive_leds_0/signal_6
/gpios_and_leds/drive_leds_0/signal_7

WARNING: [BD 41-597] NET <level_detector_0_level_detected_0> has no source
WARNING: [BD 41-597] NET <level_detector_0_level_detected_1> has no source
Wrote  : <C:\Users\mati9\Documents\02-RedPitaya\lockin_red_pitaya\hardware\lockin.srcs\sources_1\bd\system\system.bd> 
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_0 is NULL! Connection will be grounded!
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_1 is NULL! Connection will be grounded!
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/selector_data_in/data_in_1'(14) to pin '/ADC/M_AXIS_PORT1_tdata'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/hardware/lockin.gen/sources_1/bd/system/synth/system.v
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_0 is NULL! Connection will be grounded!
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_1 is NULL! Connection will be grounded!
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/selector_data_in/data_in_1'(14) to pin '/ADC/M_AXIS_PORT1_tdata'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/hardware/lockin.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/hardware/lockin.gen/sources_1/bd/system/hdl/system_wrapper.v
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/hardware/lockin.srcs/user_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/hardware/lockin.srcs/lu_tables'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block selector_data_in .
INFO: [BD 41-1029] Generation completed for the IP Integrator block uP/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/hardware/lockin.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File c:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/hardware/lockin.gen/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /ADC/signal_split_0
[Mon Mar 18 15:29:25 2024] Launched synth_1...
Run output will be captured here: C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/hardware/lockin.runs/synth_1/runme.log
[Mon Mar 18 15:29:25 2024] Launched impl_1...
Run output will be captured here: C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/hardware/lockin.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:57 ; elapsed = 00:01:54 . Memory (MB): peak = 2877.582 ; gain = 2.402
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 2886.879 ; gain = 9.297
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.716 . Memory (MB): peak = 2916.605 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 195 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2975.113 ; gain = 0.000
Restored from archive | CPU: 3.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2975.113 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 2975.113 ; gain = 88.234
open_report: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2975.113 ; gain = 0.000
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 100 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 3080.988 ; gain = 14.824
report_timing -from [get_pins system_i/lock_in/inst/lock_in/multiplicador/prod_cuadratura/producto0__1/CLK] -to [get_pins {system_i/lock_in/inst/lock_in/multiplicador/prod_cuadratura/producto_reg[61]/D}] -delay_type min_max -max_paths 10 -sort_by group -input_pins -routable_nets -name timing_2
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-78] ReportTimingParams: -from_pins  -to_pins  -max_paths 10 -nworst 1 -delay_type min_max -sort_by group.
report_clock_networks -name {network_1}
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 3087.234 ; gain = 0.000
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
exit
INFO: [Common 17-206] Exiting Vivado at Mon Mar 18 16:24:30 2024...
