// Seed: 832170107
`define pp_0 0
`define pp_1 0
`timescale 1ps / 1ps
module module_0;
  logic id_1;
  assign id_1 = id_0 & id_0;
  assign id_0 = id_0;
  always @(*) begin
    if (1'b0 - 1 && 1) id_1 = 1;
  end
  logic id_2;
  logic id_3 = id_3;
  logic id_4;
endmodule
