Data_Memory.v,verilog,xil_defaultlib,../../../../tp_final_pipeline.srcs/sources_1/ip/Data_Memory/sim/Data_Memory.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
