ARM GAS  /tmp/ccOMEDPW.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 1
   4              		.eabi_attribute 28, 1
   5              		.fpu fpv4-sp-d16
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 6
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.thumb
  16              		.file	"stm32f4xx_it.c"
  17              		.text
  18              	.Ltext0:
  19              		.cfi_sections	.debug_frame
  20              		.section	.text.NMI_Handler,"ax",%progbits
  21              		.align	2
  22              		.global	NMI_Handler
  23              		.thumb
  24              		.thumb_func
  26              	NMI_Handler:
  27              	.LFB128:
  28              		.file 1 "Src/stm32f4xx_it.c"
   1:Src/stm32f4xx_it.c **** /**
   2:Src/stm32f4xx_it.c ****   ******************************************************************************
   3:Src/stm32f4xx_it.c ****   * @file    stm32f4xx_it.c
   4:Src/stm32f4xx_it.c ****   * @brief   Interrupt Service Routines.
   5:Src/stm32f4xx_it.c ****   ******************************************************************************
   6:Src/stm32f4xx_it.c ****   *
   7:Src/stm32f4xx_it.c ****   * COPYRIGHT(c) 2018 STMicroelectronics
   8:Src/stm32f4xx_it.c ****   *
   9:Src/stm32f4xx_it.c ****   * Redistribution and use in source and binary forms, with or without modification,
  10:Src/stm32f4xx_it.c ****   * are permitted provided that the following conditions are met:
  11:Src/stm32f4xx_it.c ****   *   1. Redistributions of source code must retain the above copyright notice,
  12:Src/stm32f4xx_it.c ****   *      this list of conditions and the following disclaimer.
  13:Src/stm32f4xx_it.c ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  14:Src/stm32f4xx_it.c ****   *      this list of conditions and the following disclaimer in the documentation
  15:Src/stm32f4xx_it.c ****   *      and/or other materials provided with the distribution.
  16:Src/stm32f4xx_it.c ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  17:Src/stm32f4xx_it.c ****   *      may be used to endorse or promote products derived from this software
  18:Src/stm32f4xx_it.c ****   *      without specific prior written permission.
  19:Src/stm32f4xx_it.c ****   *
  20:Src/stm32f4xx_it.c ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  21:Src/stm32f4xx_it.c ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  22:Src/stm32f4xx_it.c ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  23:Src/stm32f4xx_it.c ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  24:Src/stm32f4xx_it.c ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  25:Src/stm32f4xx_it.c ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  26:Src/stm32f4xx_it.c ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  27:Src/stm32f4xx_it.c ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  28:Src/stm32f4xx_it.c ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  29:Src/stm32f4xx_it.c ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  30:Src/stm32f4xx_it.c ****   *
ARM GAS  /tmp/ccOMEDPW.s 			page 2


  31:Src/stm32f4xx_it.c ****   ******************************************************************************
  32:Src/stm32f4xx_it.c ****   */
  33:Src/stm32f4xx_it.c **** /* Includes ------------------------------------------------------------------*/
  34:Src/stm32f4xx_it.c **** #include "stm32f4xx_hal.h"
  35:Src/stm32f4xx_it.c **** #include "stm32f4xx.h"
  36:Src/stm32f4xx_it.c **** #include "stm32f4xx_it.h"
  37:Src/stm32f4xx_it.c **** #include "cmsis_os.h"
  38:Src/stm32f4xx_it.c **** 
  39:Src/stm32f4xx_it.c **** /* USER CODE BEGIN 0 */
  40:Src/stm32f4xx_it.c **** 
  41:Src/stm32f4xx_it.c **** /* USER CODE END 0 */
  42:Src/stm32f4xx_it.c **** 
  43:Src/stm32f4xx_it.c **** /* External variables --------------------------------------------------------*/
  44:Src/stm32f4xx_it.c **** 
  45:Src/stm32f4xx_it.c **** extern TIM_HandleTypeDef htim1;
  46:Src/stm32f4xx_it.c **** 
  47:Src/stm32f4xx_it.c **** /******************************************************************************/
  48:Src/stm32f4xx_it.c **** /*            Cortex-M4 Processor Interruption and Exception Handlers         */ 
  49:Src/stm32f4xx_it.c **** /******************************************************************************/
  50:Src/stm32f4xx_it.c **** 
  51:Src/stm32f4xx_it.c **** /**
  52:Src/stm32f4xx_it.c **** * @brief This function handles Non maskable interrupt.
  53:Src/stm32f4xx_it.c **** */
  54:Src/stm32f4xx_it.c **** void NMI_Handler(void)
  55:Src/stm32f4xx_it.c **** {
  29              		.loc 1 55 0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 1, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 80B4     		push	{r7}
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 4
  37              		.cfi_offset 7, -4
  38 0002 00AF     		add	r7, sp, #0
  39              	.LCFI1:
  40              		.cfi_def_cfa_register 7
  56:Src/stm32f4xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
  57:Src/stm32f4xx_it.c **** 
  58:Src/stm32f4xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 0 */
  59:Src/stm32f4xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  60:Src/stm32f4xx_it.c **** 
  61:Src/stm32f4xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 1 */
  62:Src/stm32f4xx_it.c **** }
  41              		.loc 1 62 0
  42 0004 BD46     		mov	sp, r7
  43              	.LCFI2:
  44              		.cfi_def_cfa_register 13
  45              		@ sp needed
  46 0006 5DF8047B 		ldr	r7, [sp], #4
  47              	.LCFI3:
  48              		.cfi_restore 7
  49              		.cfi_def_cfa_offset 0
  50 000a 7047     		bx	lr
  51              		.cfi_endproc
  52              	.LFE128:
  54              		.section	.text.HardFault_Handler,"ax",%progbits
ARM GAS  /tmp/ccOMEDPW.s 			page 3


  55              		.align	2
  56              		.global	HardFault_Handler
  57              		.thumb
  58              		.thumb_func
  60              	HardFault_Handler:
  61              	.LFB129:
  63:Src/stm32f4xx_it.c **** 
  64:Src/stm32f4xx_it.c **** /**
  65:Src/stm32f4xx_it.c **** * @brief This function handles Hard fault interrupt.
  66:Src/stm32f4xx_it.c **** */
  67:Src/stm32f4xx_it.c **** void HardFault_Handler(void)
  68:Src/stm32f4xx_it.c **** {
  62              		.loc 1 68 0
  63              		.cfi_startproc
  64              		@ args = 0, pretend = 0, frame = 0
  65              		@ frame_needed = 1, uses_anonymous_args = 0
  66              		@ link register save eliminated.
  67 0000 80B4     		push	{r7}
  68              	.LCFI4:
  69              		.cfi_def_cfa_offset 4
  70              		.cfi_offset 7, -4
  71 0002 00AF     		add	r7, sp, #0
  72              	.LCFI5:
  73              		.cfi_def_cfa_register 7
  74              	.L3:
  69:Src/stm32f4xx_it.c ****   /* USER CODE BEGIN HardFault_IRQn 0 */
  70:Src/stm32f4xx_it.c **** 
  71:Src/stm32f4xx_it.c ****   /* USER CODE END HardFault_IRQn 0 */
  72:Src/stm32f4xx_it.c ****   while (1)
  73:Src/stm32f4xx_it.c ****   {
  74:Src/stm32f4xx_it.c ****     /* USER CODE BEGIN W1_HardFault_IRQn 0 */
  75:Src/stm32f4xx_it.c ****     /* USER CODE END W1_HardFault_IRQn 0 */
  76:Src/stm32f4xx_it.c ****   }
  75              		.loc 1 76 0 discriminator 1
  76 0004 FEE7     		b	.L3
  77              		.cfi_endproc
  78              	.LFE129:
  80 0006 00BF     		.section	.text.MemManage_Handler,"ax",%progbits
  81              		.align	2
  82              		.global	MemManage_Handler
  83              		.thumb
  84              		.thumb_func
  86              	MemManage_Handler:
  87              	.LFB130:
  77:Src/stm32f4xx_it.c ****   /* USER CODE BEGIN HardFault_IRQn 1 */
  78:Src/stm32f4xx_it.c **** 
  79:Src/stm32f4xx_it.c ****   /* USER CODE END HardFault_IRQn 1 */
  80:Src/stm32f4xx_it.c **** }
  81:Src/stm32f4xx_it.c **** 
  82:Src/stm32f4xx_it.c **** /**
  83:Src/stm32f4xx_it.c **** * @brief This function handles Memory management fault.
  84:Src/stm32f4xx_it.c **** */
  85:Src/stm32f4xx_it.c **** void MemManage_Handler(void)
  86:Src/stm32f4xx_it.c **** {
  88              		.loc 1 86 0
  89              		.cfi_startproc
  90              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/ccOMEDPW.s 			page 4


  91              		@ frame_needed = 1, uses_anonymous_args = 0
  92              		@ link register save eliminated.
  93 0000 80B4     		push	{r7}
  94              	.LCFI6:
  95              		.cfi_def_cfa_offset 4
  96              		.cfi_offset 7, -4
  97 0002 00AF     		add	r7, sp, #0
  98              	.LCFI7:
  99              		.cfi_def_cfa_register 7
 100              	.L5:
  87:Src/stm32f4xx_it.c ****   /* USER CODE BEGIN MemoryManagement_IRQn 0 */
  88:Src/stm32f4xx_it.c **** 
  89:Src/stm32f4xx_it.c ****   /* USER CODE END MemoryManagement_IRQn 0 */
  90:Src/stm32f4xx_it.c ****   while (1)
  91:Src/stm32f4xx_it.c ****   {
  92:Src/stm32f4xx_it.c ****     /* USER CODE BEGIN W1_MemoryManagement_IRQn 0 */
  93:Src/stm32f4xx_it.c ****     /* USER CODE END W1_MemoryManagement_IRQn 0 */
  94:Src/stm32f4xx_it.c ****   }
 101              		.loc 1 94 0 discriminator 1
 102 0004 FEE7     		b	.L5
 103              		.cfi_endproc
 104              	.LFE130:
 106 0006 00BF     		.section	.text.BusFault_Handler,"ax",%progbits
 107              		.align	2
 108              		.global	BusFault_Handler
 109              		.thumb
 110              		.thumb_func
 112              	BusFault_Handler:
 113              	.LFB131:
  95:Src/stm32f4xx_it.c ****   /* USER CODE BEGIN MemoryManagement_IRQn 1 */
  96:Src/stm32f4xx_it.c **** 
  97:Src/stm32f4xx_it.c ****   /* USER CODE END MemoryManagement_IRQn 1 */
  98:Src/stm32f4xx_it.c **** }
  99:Src/stm32f4xx_it.c **** 
 100:Src/stm32f4xx_it.c **** /**
 101:Src/stm32f4xx_it.c **** * @brief This function handles Pre-fetch fault, memory access fault.
 102:Src/stm32f4xx_it.c **** */
 103:Src/stm32f4xx_it.c **** void BusFault_Handler(void)
 104:Src/stm32f4xx_it.c **** {
 114              		.loc 1 104 0
 115              		.cfi_startproc
 116              		@ args = 0, pretend = 0, frame = 0
 117              		@ frame_needed = 1, uses_anonymous_args = 0
 118              		@ link register save eliminated.
 119 0000 80B4     		push	{r7}
 120              	.LCFI8:
 121              		.cfi_def_cfa_offset 4
 122              		.cfi_offset 7, -4
 123 0002 00AF     		add	r7, sp, #0
 124              	.LCFI9:
 125              		.cfi_def_cfa_register 7
 126              	.L7:
 105:Src/stm32f4xx_it.c ****   /* USER CODE BEGIN BusFault_IRQn 0 */
 106:Src/stm32f4xx_it.c **** 
 107:Src/stm32f4xx_it.c ****   /* USER CODE END BusFault_IRQn 0 */
 108:Src/stm32f4xx_it.c ****   while (1)
 109:Src/stm32f4xx_it.c ****   {
ARM GAS  /tmp/ccOMEDPW.s 			page 5


 110:Src/stm32f4xx_it.c ****     /* USER CODE BEGIN W1_BusFault_IRQn 0 */
 111:Src/stm32f4xx_it.c ****     /* USER CODE END W1_BusFault_IRQn 0 */
 112:Src/stm32f4xx_it.c ****   }
 127              		.loc 1 112 0 discriminator 1
 128 0004 FEE7     		b	.L7
 129              		.cfi_endproc
 130              	.LFE131:
 132 0006 00BF     		.section	.text.UsageFault_Handler,"ax",%progbits
 133              		.align	2
 134              		.global	UsageFault_Handler
 135              		.thumb
 136              		.thumb_func
 138              	UsageFault_Handler:
 139              	.LFB132:
 113:Src/stm32f4xx_it.c ****   /* USER CODE BEGIN BusFault_IRQn 1 */
 114:Src/stm32f4xx_it.c **** 
 115:Src/stm32f4xx_it.c ****   /* USER CODE END BusFault_IRQn 1 */
 116:Src/stm32f4xx_it.c **** }
 117:Src/stm32f4xx_it.c **** 
 118:Src/stm32f4xx_it.c **** /**
 119:Src/stm32f4xx_it.c **** * @brief This function handles Undefined instruction or illegal state.
 120:Src/stm32f4xx_it.c **** */
 121:Src/stm32f4xx_it.c **** void UsageFault_Handler(void)
 122:Src/stm32f4xx_it.c **** {
 140              		.loc 1 122 0
 141              		.cfi_startproc
 142              		@ args = 0, pretend = 0, frame = 0
 143              		@ frame_needed = 1, uses_anonymous_args = 0
 144              		@ link register save eliminated.
 145 0000 80B4     		push	{r7}
 146              	.LCFI10:
 147              		.cfi_def_cfa_offset 4
 148              		.cfi_offset 7, -4
 149 0002 00AF     		add	r7, sp, #0
 150              	.LCFI11:
 151              		.cfi_def_cfa_register 7
 152              	.L9:
 123:Src/stm32f4xx_it.c ****   /* USER CODE BEGIN UsageFault_IRQn 0 */
 124:Src/stm32f4xx_it.c **** 
 125:Src/stm32f4xx_it.c ****   /* USER CODE END UsageFault_IRQn 0 */
 126:Src/stm32f4xx_it.c ****   while (1)
 127:Src/stm32f4xx_it.c ****   {
 128:Src/stm32f4xx_it.c ****     /* USER CODE BEGIN W1_UsageFault_IRQn 0 */
 129:Src/stm32f4xx_it.c ****     /* USER CODE END W1_UsageFault_IRQn 0 */
 130:Src/stm32f4xx_it.c ****   }
 153              		.loc 1 130 0 discriminator 1
 154 0004 FEE7     		b	.L9
 155              		.cfi_endproc
 156              	.LFE132:
 158 0006 00BF     		.section	.text.DebugMon_Handler,"ax",%progbits
 159              		.align	2
 160              		.global	DebugMon_Handler
 161              		.thumb
 162              		.thumb_func
 164              	DebugMon_Handler:
 165              	.LFB133:
 131:Src/stm32f4xx_it.c ****   /* USER CODE BEGIN UsageFault_IRQn 1 */
ARM GAS  /tmp/ccOMEDPW.s 			page 6


 132:Src/stm32f4xx_it.c **** 
 133:Src/stm32f4xx_it.c ****   /* USER CODE END UsageFault_IRQn 1 */
 134:Src/stm32f4xx_it.c **** }
 135:Src/stm32f4xx_it.c **** 
 136:Src/stm32f4xx_it.c **** /**
 137:Src/stm32f4xx_it.c **** * @brief This function handles Debug monitor.
 138:Src/stm32f4xx_it.c **** */
 139:Src/stm32f4xx_it.c **** void DebugMon_Handler(void)
 140:Src/stm32f4xx_it.c **** {
 166              		.loc 1 140 0
 167              		.cfi_startproc
 168              		@ args = 0, pretend = 0, frame = 0
 169              		@ frame_needed = 1, uses_anonymous_args = 0
 170              		@ link register save eliminated.
 171 0000 80B4     		push	{r7}
 172              	.LCFI12:
 173              		.cfi_def_cfa_offset 4
 174              		.cfi_offset 7, -4
 175 0002 00AF     		add	r7, sp, #0
 176              	.LCFI13:
 177              		.cfi_def_cfa_register 7
 141:Src/stm32f4xx_it.c ****   /* USER CODE BEGIN DebugMonitor_IRQn 0 */
 142:Src/stm32f4xx_it.c **** 
 143:Src/stm32f4xx_it.c ****   /* USER CODE END DebugMonitor_IRQn 0 */
 144:Src/stm32f4xx_it.c ****   /* USER CODE BEGIN DebugMonitor_IRQn 1 */
 145:Src/stm32f4xx_it.c **** 
 146:Src/stm32f4xx_it.c ****   /* USER CODE END DebugMonitor_IRQn 1 */
 147:Src/stm32f4xx_it.c **** }
 178              		.loc 1 147 0
 179 0004 BD46     		mov	sp, r7
 180              	.LCFI14:
 181              		.cfi_def_cfa_register 13
 182              		@ sp needed
 183 0006 5DF8047B 		ldr	r7, [sp], #4
 184              	.LCFI15:
 185              		.cfi_restore 7
 186              		.cfi_def_cfa_offset 0
 187 000a 7047     		bx	lr
 188              		.cfi_endproc
 189              	.LFE133:
 191              		.section	.text.SysTick_Handler,"ax",%progbits
 192              		.align	2
 193              		.global	SysTick_Handler
 194              		.thumb
 195              		.thumb_func
 197              	SysTick_Handler:
 198              	.LFB134:
 148:Src/stm32f4xx_it.c **** 
 149:Src/stm32f4xx_it.c **** /**
 150:Src/stm32f4xx_it.c **** * @brief This function handles System tick timer.
 151:Src/stm32f4xx_it.c **** */
 152:Src/stm32f4xx_it.c **** void SysTick_Handler(void)
 153:Src/stm32f4xx_it.c **** {
 199              		.loc 1 153 0
 200              		.cfi_startproc
 201              		@ args = 0, pretend = 0, frame = 0
 202              		@ frame_needed = 1, uses_anonymous_args = 0
ARM GAS  /tmp/ccOMEDPW.s 			page 7


 203 0000 80B5     		push	{r7, lr}
 204              	.LCFI16:
 205              		.cfi_def_cfa_offset 8
 206              		.cfi_offset 7, -8
 207              		.cfi_offset 14, -4
 208 0002 00AF     		add	r7, sp, #0
 209              	.LCFI17:
 210              		.cfi_def_cfa_register 7
 154:Src/stm32f4xx_it.c ****   /* USER CODE BEGIN SysTick_IRQn 0 */
 155:Src/stm32f4xx_it.c **** 
 156:Src/stm32f4xx_it.c ****   /* USER CODE END SysTick_IRQn 0 */
 157:Src/stm32f4xx_it.c ****   osSystickHandler();
 211              		.loc 1 157 0
 212 0004 FFF7FEFF 		bl	osSystickHandler
 158:Src/stm32f4xx_it.c ****   /* USER CODE BEGIN SysTick_IRQn 1 */
 159:Src/stm32f4xx_it.c **** 
 160:Src/stm32f4xx_it.c ****   /* USER CODE END SysTick_IRQn 1 */
 161:Src/stm32f4xx_it.c **** }
 213              		.loc 1 161 0
 214 0008 80BD     		pop	{r7, pc}
 215              		.cfi_endproc
 216              	.LFE134:
 218 000a 00BF     		.section	.text.TIM1_UP_TIM10_IRQHandler,"ax",%progbits
 219              		.align	2
 220              		.global	TIM1_UP_TIM10_IRQHandler
 221              		.thumb
 222              		.thumb_func
 224              	TIM1_UP_TIM10_IRQHandler:
 225              	.LFB135:
 162:Src/stm32f4xx_it.c **** 
 163:Src/stm32f4xx_it.c **** /******************************************************************************/
 164:Src/stm32f4xx_it.c **** /* STM32F4xx Peripheral Interrupt Handlers                                    */
 165:Src/stm32f4xx_it.c **** /* Add here the Interrupt Handlers for the used peripherals.                  */
 166:Src/stm32f4xx_it.c **** /* For the available peripheral interrupt handler names,                      */
 167:Src/stm32f4xx_it.c **** /* please refer to the startup file (startup_stm32f4xx.s).                    */
 168:Src/stm32f4xx_it.c **** /******************************************************************************/
 169:Src/stm32f4xx_it.c **** 
 170:Src/stm32f4xx_it.c **** /**
 171:Src/stm32f4xx_it.c **** * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
 172:Src/stm32f4xx_it.c **** */
 173:Src/stm32f4xx_it.c **** void TIM1_UP_TIM10_IRQHandler(void)
 174:Src/stm32f4xx_it.c **** {
 226              		.loc 1 174 0
 227              		.cfi_startproc
 228              		@ args = 0, pretend = 0, frame = 0
 229              		@ frame_needed = 1, uses_anonymous_args = 0
 230 0000 80B5     		push	{r7, lr}
 231              	.LCFI18:
 232              		.cfi_def_cfa_offset 8
 233              		.cfi_offset 7, -8
 234              		.cfi_offset 14, -4
 235 0002 00AF     		add	r7, sp, #0
 236              	.LCFI19:
 237              		.cfi_def_cfa_register 7
 175:Src/stm32f4xx_it.c ****   /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */
 176:Src/stm32f4xx_it.c **** 
 177:Src/stm32f4xx_it.c ****   /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
ARM GAS  /tmp/ccOMEDPW.s 			page 8


 178:Src/stm32f4xx_it.c ****   HAL_TIM_IRQHandler(&htim1);
 238              		.loc 1 178 0
 239 0004 0148     		ldr	r0, .L13
 240 0006 FFF7FEFF 		bl	HAL_TIM_IRQHandler
 179:Src/stm32f4xx_it.c ****   /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */
 180:Src/stm32f4xx_it.c **** 
 181:Src/stm32f4xx_it.c ****   /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
 182:Src/stm32f4xx_it.c **** }
 241              		.loc 1 182 0
 242 000a 80BD     		pop	{r7, pc}
 243              	.L14:
 244              		.align	2
 245              	.L13:
 246 000c 00000000 		.word	htim1
 247              		.cfi_endproc
 248              	.LFE135:
 250              		.text
 251              	.Letext0:
 252              		.file 2 "/usr/include/newlib/machine/_default_types.h"
 253              		.file 3 "/usr/include/newlib/sys/_stdint.h"
 254              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f405xx.h"
 255              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 256              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 257              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 258              		.file 8 "Drivers/CMSIS/Include/core_cm4.h"
ARM GAS  /tmp/ccOMEDPW.s 			page 9


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_it.c
     /tmp/ccOMEDPW.s:21     .text.NMI_Handler:0000000000000000 $t
     /tmp/ccOMEDPW.s:26     .text.NMI_Handler:0000000000000000 NMI_Handler
     /tmp/ccOMEDPW.s:55     .text.HardFault_Handler:0000000000000000 $t
     /tmp/ccOMEDPW.s:60     .text.HardFault_Handler:0000000000000000 HardFault_Handler
     /tmp/ccOMEDPW.s:81     .text.MemManage_Handler:0000000000000000 $t
     /tmp/ccOMEDPW.s:86     .text.MemManage_Handler:0000000000000000 MemManage_Handler
     /tmp/ccOMEDPW.s:107    .text.BusFault_Handler:0000000000000000 $t
     /tmp/ccOMEDPW.s:112    .text.BusFault_Handler:0000000000000000 BusFault_Handler
     /tmp/ccOMEDPW.s:133    .text.UsageFault_Handler:0000000000000000 $t
     /tmp/ccOMEDPW.s:138    .text.UsageFault_Handler:0000000000000000 UsageFault_Handler
     /tmp/ccOMEDPW.s:159    .text.DebugMon_Handler:0000000000000000 $t
     /tmp/ccOMEDPW.s:164    .text.DebugMon_Handler:0000000000000000 DebugMon_Handler
     /tmp/ccOMEDPW.s:192    .text.SysTick_Handler:0000000000000000 $t
     /tmp/ccOMEDPW.s:197    .text.SysTick_Handler:0000000000000000 SysTick_Handler
     /tmp/ccOMEDPW.s:219    .text.TIM1_UP_TIM10_IRQHandler:0000000000000000 $t
     /tmp/ccOMEDPW.s:224    .text.TIM1_UP_TIM10_IRQHandler:0000000000000000 TIM1_UP_TIM10_IRQHandler
     /tmp/ccOMEDPW.s:246    .text.TIM1_UP_TIM10_IRQHandler:000000000000000c $d
                     .debug_frame:0000000000000010 $d

UNDEFINED SYMBOLS
osSystickHandler
HAL_TIM_IRQHandler
htim1
