drm/i915/gvt: add more registers into handlers list

jira LE-1907
Rebuild_History Non-Buildable kernel-3.10.0-693.el7
Rebuild_CHGLOG: - [drm] i915/gvt: add more registers into handlers list (Rob Clark) [1380115]
Rebuild_FUZZ: 95.92%
commit-author Zhao Yan <yan.y.zhao@intel.com>
commit 9112caafdf01439a6e43f4d8c09ceed7dc613d4a
Empty-Commit: Cherry-Pick Conflicts during history rebuild.
Will be included in final tarball splat. Ref for failed cherry-pick at:
ciq/ciq_backports/kernel-3.10.0-693.el7/9112caaf.failed

those registers are render registers with F_CMD_ACCESS flag set

	Signed-off-by: Zhao Yan <yan.y.zhao@intel.com>
	Signed-off-by: Zhenyu Wang <zhenyuw@linux.intel.com>
(cherry picked from commit 9112caafdf01439a6e43f4d8c09ceed7dc613d4a)
	Signed-off-by: Jonathan Maple <jmaple@ciq.com>

# Conflicts:
#	drivers/gpu/drm/i915/gvt/handlers.c
* Unmerged path drivers/gpu/drm/i915/gvt/handlers.c
* Unmerged path drivers/gpu/drm/i915/gvt/handlers.c
