// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
// Date        : Tue Nov 17 21:20:03 2020
// Host        : DESKTOP-BAV4JBT running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_matrixmul_0_0_sim_netlist.v
// Design      : design_1_matrixmul_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "design_1_matrixmul_0_0,matrixmul,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "matrixmul,Vivado 2018.3" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s_axi_AXILiteS_AWADDR,
    s_axi_AXILiteS_AWVALID,
    s_axi_AXILiteS_AWREADY,
    s_axi_AXILiteS_WDATA,
    s_axi_AXILiteS_WSTRB,
    s_axi_AXILiteS_WVALID,
    s_axi_AXILiteS_WREADY,
    s_axi_AXILiteS_BRESP,
    s_axi_AXILiteS_BVALID,
    s_axi_AXILiteS_BREADY,
    s_axi_AXILiteS_ARADDR,
    s_axi_AXILiteS_ARVALID,
    s_axi_AXILiteS_ARREADY,
    s_axi_AXILiteS_RDATA,
    s_axi_AXILiteS_RRESP,
    s_axi_AXILiteS_RVALID,
    s_axi_AXILiteS_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    m_axi_gmem_AWADDR,
    m_axi_gmem_AWLEN,
    m_axi_gmem_AWSIZE,
    m_axi_gmem_AWBURST,
    m_axi_gmem_AWLOCK,
    m_axi_gmem_AWREGION,
    m_axi_gmem_AWCACHE,
    m_axi_gmem_AWPROT,
    m_axi_gmem_AWQOS,
    m_axi_gmem_AWVALID,
    m_axi_gmem_AWREADY,
    m_axi_gmem_WDATA,
    m_axi_gmem_WSTRB,
    m_axi_gmem_WLAST,
    m_axi_gmem_WVALID,
    m_axi_gmem_WREADY,
    m_axi_gmem_BRESP,
    m_axi_gmem_BVALID,
    m_axi_gmem_BREADY,
    m_axi_gmem_ARADDR,
    m_axi_gmem_ARLEN,
    m_axi_gmem_ARSIZE,
    m_axi_gmem_ARBURST,
    m_axi_gmem_ARLOCK,
    m_axi_gmem_ARREGION,
    m_axi_gmem_ARCACHE,
    m_axi_gmem_ARPROT,
    m_axi_gmem_ARQOS,
    m_axi_gmem_ARVALID,
    m_axi_gmem_ARREADY,
    m_axi_gmem_RDATA,
    m_axi_gmem_RRESP,
    m_axi_gmem_RLAST,
    m_axi_gmem_RVALID,
    m_axi_gmem_RREADY);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWADDR" *) input [5:0]s_axi_AXILiteS_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWVALID" *) input s_axi_AXILiteS_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWREADY" *) output s_axi_AXILiteS_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WDATA" *) input [31:0]s_axi_AXILiteS_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WSTRB" *) input [3:0]s_axi_AXILiteS_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WVALID" *) input s_axi_AXILiteS_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WREADY" *) output s_axi_AXILiteS_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BRESP" *) output [1:0]s_axi_AXILiteS_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BVALID" *) output s_axi_AXILiteS_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BREADY" *) input s_axi_AXILiteS_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARADDR" *) input [5:0]s_axi_AXILiteS_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARVALID" *) input s_axi_AXILiteS_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARREADY" *) output s_axi_AXILiteS_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RDATA" *) output [31:0]s_axi_AXILiteS_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RRESP" *) output [1:0]s_axi_AXILiteS_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RVALID" *) output s_axi_AXILiteS_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_AXILiteS, ADDR_WIDTH 6, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 50000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 4, NUM_WRITE_THREADS 4, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_AXILiteS_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_AXILiteS:m_axi_gmem, ASSOCIATED_RESET ap_rst_n, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 50000000, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {RST {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {INTERRUPT {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWADDR" *) output [31:0]m_axi_gmem_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWLEN" *) output [7:0]m_axi_gmem_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWSIZE" *) output [2:0]m_axi_gmem_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWBURST" *) output [1:0]m_axi_gmem_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWLOCK" *) output [1:0]m_axi_gmem_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWREGION" *) output [3:0]m_axi_gmem_AWREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWCACHE" *) output [3:0]m_axi_gmem_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWPROT" *) output [2:0]m_axi_gmem_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWQOS" *) output [3:0]m_axi_gmem_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWVALID" *) output m_axi_gmem_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWREADY" *) input m_axi_gmem_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WDATA" *) output [31:0]m_axi_gmem_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WSTRB" *) output [3:0]m_axi_gmem_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WLAST" *) output m_axi_gmem_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WVALID" *) output m_axi_gmem_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WREADY" *) input m_axi_gmem_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BRESP" *) input [1:0]m_axi_gmem_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BVALID" *) input m_axi_gmem_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BREADY" *) output m_axi_gmem_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARADDR" *) output [31:0]m_axi_gmem_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARLEN" *) output [7:0]m_axi_gmem_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARSIZE" *) output [2:0]m_axi_gmem_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARBURST" *) output [1:0]m_axi_gmem_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARLOCK" *) output [1:0]m_axi_gmem_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARREGION" *) output [3:0]m_axi_gmem_ARREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARCACHE" *) output [3:0]m_axi_gmem_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARPROT" *) output [2:0]m_axi_gmem_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARQOS" *) output [3:0]m_axi_gmem_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARVALID" *) output m_axi_gmem_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARREADY" *) input m_axi_gmem_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RDATA" *) input [31:0]m_axi_gmem_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RRESP" *) input [1:0]m_axi_gmem_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RLAST" *) input m_axi_gmem_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RVALID" *) input m_axi_gmem_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_gmem, ADDR_WIDTH 32, MAX_BURST_LENGTH 256, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 50000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output m_axi_gmem_RREADY;

  wire ap_clk;
  wire ap_rst_n;
  wire interrupt;
  wire [31:0]m_axi_gmem_ARADDR;
  wire [1:0]m_axi_gmem_ARBURST;
  wire [3:0]m_axi_gmem_ARCACHE;
  wire [7:0]m_axi_gmem_ARLEN;
  wire [1:0]m_axi_gmem_ARLOCK;
  wire [2:0]m_axi_gmem_ARPROT;
  wire [3:0]m_axi_gmem_ARQOS;
  wire m_axi_gmem_ARREADY;
  wire [3:0]m_axi_gmem_ARREGION;
  wire [2:0]m_axi_gmem_ARSIZE;
  wire m_axi_gmem_ARVALID;
  wire [31:0]m_axi_gmem_AWADDR;
  wire [1:0]m_axi_gmem_AWBURST;
  wire [3:0]m_axi_gmem_AWCACHE;
  wire [7:0]m_axi_gmem_AWLEN;
  wire [1:0]m_axi_gmem_AWLOCK;
  wire [2:0]m_axi_gmem_AWPROT;
  wire [3:0]m_axi_gmem_AWQOS;
  wire m_axi_gmem_AWREADY;
  wire [3:0]m_axi_gmem_AWREGION;
  wire [2:0]m_axi_gmem_AWSIZE;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BREADY;
  wire [1:0]m_axi_gmem_BRESP;
  wire m_axi_gmem_BVALID;
  wire [31:0]m_axi_gmem_RDATA;
  wire m_axi_gmem_RLAST;
  wire m_axi_gmem_RREADY;
  wire [1:0]m_axi_gmem_RRESP;
  wire m_axi_gmem_RVALID;
  wire [31:0]m_axi_gmem_WDATA;
  wire m_axi_gmem_WLAST;
  wire m_axi_gmem_WREADY;
  wire [3:0]m_axi_gmem_WSTRB;
  wire m_axi_gmem_WVALID;
  wire [5:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARREADY;
  wire s_axi_AXILiteS_ARVALID;
  wire [5:0]s_axi_AXILiteS_AWADDR;
  wire s_axi_AXILiteS_AWREADY;
  wire s_axi_AXILiteS_AWVALID;
  wire s_axi_AXILiteS_BREADY;
  wire [1:0]s_axi_AXILiteS_BRESP;
  wire s_axi_AXILiteS_BVALID;
  wire [31:0]s_axi_AXILiteS_RDATA;
  wire s_axi_AXILiteS_RREADY;
  wire [1:0]s_axi_AXILiteS_RRESP;
  wire s_axi_AXILiteS_RVALID;
  wire [31:0]s_axi_AXILiteS_WDATA;
  wire s_axi_AXILiteS_WREADY;
  wire [3:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;
  wire [0:0]NLW_inst_m_axi_gmem_ARID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_ARUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_AWID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_AWUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_WID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_WUSER_UNCONNECTED;

  (* C_M_AXI_DATA_WIDTH = "32" *) 
  (* C_M_AXI_GMEM_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_GMEM_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_CACHE_VALUE = "3" *) 
  (* C_M_AXI_GMEM_DATA_WIDTH = "32" *) 
  (* C_M_AXI_GMEM_ID_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_PROT_VALUE = "0" *) 
  (* C_M_AXI_GMEM_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_USER_VALUE = "0" *) 
  (* C_M_AXI_GMEM_WSTRB_WIDTH = "4" *) 
  (* C_M_AXI_GMEM_WUSER_WIDTH = "1" *) 
  (* C_M_AXI_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_AXILITES_ADDR_WIDTH = "6" *) 
  (* C_S_AXI_AXILITES_DATA_WIDTH = "32" *) 
  (* C_S_AXI_AXILITES_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* ap_ST_fsm_pp0_stage0 = "10'b0000000010" *) 
  (* ap_ST_fsm_pp0_stage1 = "10'b0000000100" *) 
  (* ap_ST_fsm_pp0_stage2 = "10'b0000001000" *) 
  (* ap_ST_fsm_pp0_stage3 = "10'b0000010000" *) 
  (* ap_ST_fsm_pp0_stage4 = "10'b0000100000" *) 
  (* ap_ST_fsm_pp0_stage5 = "10'b0001000000" *) 
  (* ap_ST_fsm_pp0_stage6 = "10'b0010000000" *) 
  (* ap_ST_fsm_pp0_stage7 = "10'b0100000000" *) 
  (* ap_ST_fsm_state1 = "10'b0000000001" *) 
  (* ap_ST_fsm_state26 = "10'b1000000000" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .interrupt(interrupt),
        .m_axi_gmem_ARADDR(m_axi_gmem_ARADDR),
        .m_axi_gmem_ARBURST(m_axi_gmem_ARBURST),
        .m_axi_gmem_ARCACHE(m_axi_gmem_ARCACHE),
        .m_axi_gmem_ARID(NLW_inst_m_axi_gmem_ARID_UNCONNECTED[0]),
        .m_axi_gmem_ARLEN(m_axi_gmem_ARLEN),
        .m_axi_gmem_ARLOCK(m_axi_gmem_ARLOCK),
        .m_axi_gmem_ARPROT(m_axi_gmem_ARPROT),
        .m_axi_gmem_ARQOS(m_axi_gmem_ARQOS),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .m_axi_gmem_ARREGION(m_axi_gmem_ARREGION),
        .m_axi_gmem_ARSIZE(m_axi_gmem_ARSIZE),
        .m_axi_gmem_ARUSER(NLW_inst_m_axi_gmem_ARUSER_UNCONNECTED[0]),
        .m_axi_gmem_ARVALID(m_axi_gmem_ARVALID),
        .m_axi_gmem_AWADDR(m_axi_gmem_AWADDR),
        .m_axi_gmem_AWBURST(m_axi_gmem_AWBURST),
        .m_axi_gmem_AWCACHE(m_axi_gmem_AWCACHE),
        .m_axi_gmem_AWID(NLW_inst_m_axi_gmem_AWID_UNCONNECTED[0]),
        .m_axi_gmem_AWLEN(m_axi_gmem_AWLEN),
        .m_axi_gmem_AWLOCK(m_axi_gmem_AWLOCK),
        .m_axi_gmem_AWPROT(m_axi_gmem_AWPROT),
        .m_axi_gmem_AWQOS(m_axi_gmem_AWQOS),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWREGION(m_axi_gmem_AWREGION),
        .m_axi_gmem_AWSIZE(m_axi_gmem_AWSIZE),
        .m_axi_gmem_AWUSER(NLW_inst_m_axi_gmem_AWUSER_UNCONNECTED[0]),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_BID(1'b0),
        .m_axi_gmem_BREADY(m_axi_gmem_BREADY),
        .m_axi_gmem_BRESP(m_axi_gmem_BRESP),
        .m_axi_gmem_BUSER(1'b0),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .m_axi_gmem_RDATA(m_axi_gmem_RDATA),
        .m_axi_gmem_RID(1'b0),
        .m_axi_gmem_RLAST(m_axi_gmem_RLAST),
        .m_axi_gmem_RREADY(m_axi_gmem_RREADY),
        .m_axi_gmem_RRESP(m_axi_gmem_RRESP),
        .m_axi_gmem_RUSER(1'b0),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .m_axi_gmem_WDATA(m_axi_gmem_WDATA),
        .m_axi_gmem_WID(NLW_inst_m_axi_gmem_WID_UNCONNECTED[0]),
        .m_axi_gmem_WLAST(m_axi_gmem_WLAST),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WSTRB(m_axi_gmem_WSTRB),
        .m_axi_gmem_WUSER(NLW_inst_m_axi_gmem_WUSER_UNCONNECTED[0]),
        .m_axi_gmem_WVALID(m_axi_gmem_WVALID),
        .s_axi_AXILiteS_ARADDR(s_axi_AXILiteS_ARADDR),
        .s_axi_AXILiteS_ARREADY(s_axi_AXILiteS_ARREADY),
        .s_axi_AXILiteS_ARVALID(s_axi_AXILiteS_ARVALID),
        .s_axi_AXILiteS_AWADDR(s_axi_AXILiteS_AWADDR),
        .s_axi_AXILiteS_AWREADY(s_axi_AXILiteS_AWREADY),
        .s_axi_AXILiteS_AWVALID(s_axi_AXILiteS_AWVALID),
        .s_axi_AXILiteS_BREADY(s_axi_AXILiteS_BREADY),
        .s_axi_AXILiteS_BRESP(s_axi_AXILiteS_BRESP),
        .s_axi_AXILiteS_BVALID(s_axi_AXILiteS_BVALID),
        .s_axi_AXILiteS_RDATA(s_axi_AXILiteS_RDATA),
        .s_axi_AXILiteS_RREADY(s_axi_AXILiteS_RREADY),
        .s_axi_AXILiteS_RRESP(s_axi_AXILiteS_RRESP),
        .s_axi_AXILiteS_RVALID(s_axi_AXILiteS_RVALID),
        .s_axi_AXILiteS_WDATA(s_axi_AXILiteS_WDATA),
        .s_axi_AXILiteS_WREADY(s_axi_AXILiteS_WREADY),
        .s_axi_AXILiteS_WSTRB(s_axi_AXILiteS_WSTRB),
        .s_axi_AXILiteS_WVALID(s_axi_AXILiteS_WVALID));
endmodule

(* C_M_AXI_DATA_WIDTH = "32" *) (* C_M_AXI_GMEM_ADDR_WIDTH = "32" *) (* C_M_AXI_GMEM_ARUSER_WIDTH = "1" *) 
(* C_M_AXI_GMEM_AWUSER_WIDTH = "1" *) (* C_M_AXI_GMEM_BUSER_WIDTH = "1" *) (* C_M_AXI_GMEM_CACHE_VALUE = "3" *) 
(* C_M_AXI_GMEM_DATA_WIDTH = "32" *) (* C_M_AXI_GMEM_ID_WIDTH = "1" *) (* C_M_AXI_GMEM_PROT_VALUE = "0" *) 
(* C_M_AXI_GMEM_RUSER_WIDTH = "1" *) (* C_M_AXI_GMEM_USER_VALUE = "0" *) (* C_M_AXI_GMEM_WSTRB_WIDTH = "4" *) 
(* C_M_AXI_GMEM_WUSER_WIDTH = "1" *) (* C_M_AXI_WSTRB_WIDTH = "4" *) (* C_S_AXI_AXILITES_ADDR_WIDTH = "6" *) 
(* C_S_AXI_AXILITES_DATA_WIDTH = "32" *) (* C_S_AXI_AXILITES_WSTRB_WIDTH = "4" *) (* C_S_AXI_DATA_WIDTH = "32" *) 
(* C_S_AXI_WSTRB_WIDTH = "4" *) (* ap_ST_fsm_pp0_stage0 = "10'b0000000010" *) (* ap_ST_fsm_pp0_stage1 = "10'b0000000100" *) 
(* ap_ST_fsm_pp0_stage2 = "10'b0000001000" *) (* ap_ST_fsm_pp0_stage3 = "10'b0000010000" *) (* ap_ST_fsm_pp0_stage4 = "10'b0000100000" *) 
(* ap_ST_fsm_pp0_stage5 = "10'b0001000000" *) (* ap_ST_fsm_pp0_stage6 = "10'b0010000000" *) (* ap_ST_fsm_pp0_stage7 = "10'b0100000000" *) 
(* ap_ST_fsm_state1 = "10'b0000000001" *) (* ap_ST_fsm_state26 = "10'b1000000000" *) (* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul
   (ap_clk,
    ap_rst_n,
    m_axi_gmem_AWVALID,
    m_axi_gmem_AWREADY,
    m_axi_gmem_AWADDR,
    m_axi_gmem_AWID,
    m_axi_gmem_AWLEN,
    m_axi_gmem_AWSIZE,
    m_axi_gmem_AWBURST,
    m_axi_gmem_AWLOCK,
    m_axi_gmem_AWCACHE,
    m_axi_gmem_AWPROT,
    m_axi_gmem_AWQOS,
    m_axi_gmem_AWREGION,
    m_axi_gmem_AWUSER,
    m_axi_gmem_WVALID,
    m_axi_gmem_WREADY,
    m_axi_gmem_WDATA,
    m_axi_gmem_WSTRB,
    m_axi_gmem_WLAST,
    m_axi_gmem_WID,
    m_axi_gmem_WUSER,
    m_axi_gmem_ARVALID,
    m_axi_gmem_ARREADY,
    m_axi_gmem_ARADDR,
    m_axi_gmem_ARID,
    m_axi_gmem_ARLEN,
    m_axi_gmem_ARSIZE,
    m_axi_gmem_ARBURST,
    m_axi_gmem_ARLOCK,
    m_axi_gmem_ARCACHE,
    m_axi_gmem_ARPROT,
    m_axi_gmem_ARQOS,
    m_axi_gmem_ARREGION,
    m_axi_gmem_ARUSER,
    m_axi_gmem_RVALID,
    m_axi_gmem_RREADY,
    m_axi_gmem_RDATA,
    m_axi_gmem_RLAST,
    m_axi_gmem_RID,
    m_axi_gmem_RUSER,
    m_axi_gmem_RRESP,
    m_axi_gmem_BVALID,
    m_axi_gmem_BREADY,
    m_axi_gmem_BRESP,
    m_axi_gmem_BID,
    m_axi_gmem_BUSER,
    s_axi_AXILiteS_AWVALID,
    s_axi_AXILiteS_AWREADY,
    s_axi_AXILiteS_AWADDR,
    s_axi_AXILiteS_WVALID,
    s_axi_AXILiteS_WREADY,
    s_axi_AXILiteS_WDATA,
    s_axi_AXILiteS_WSTRB,
    s_axi_AXILiteS_ARVALID,
    s_axi_AXILiteS_ARREADY,
    s_axi_AXILiteS_ARADDR,
    s_axi_AXILiteS_RVALID,
    s_axi_AXILiteS_RREADY,
    s_axi_AXILiteS_RDATA,
    s_axi_AXILiteS_RRESP,
    s_axi_AXILiteS_BVALID,
    s_axi_AXILiteS_BREADY,
    s_axi_AXILiteS_BRESP,
    interrupt);
  input ap_clk;
  input ap_rst_n;
  output m_axi_gmem_AWVALID;
  input m_axi_gmem_AWREADY;
  output [31:0]m_axi_gmem_AWADDR;
  output [0:0]m_axi_gmem_AWID;
  output [7:0]m_axi_gmem_AWLEN;
  output [2:0]m_axi_gmem_AWSIZE;
  output [1:0]m_axi_gmem_AWBURST;
  output [1:0]m_axi_gmem_AWLOCK;
  output [3:0]m_axi_gmem_AWCACHE;
  output [2:0]m_axi_gmem_AWPROT;
  output [3:0]m_axi_gmem_AWQOS;
  output [3:0]m_axi_gmem_AWREGION;
  output [0:0]m_axi_gmem_AWUSER;
  output m_axi_gmem_WVALID;
  input m_axi_gmem_WREADY;
  output [31:0]m_axi_gmem_WDATA;
  output [3:0]m_axi_gmem_WSTRB;
  output m_axi_gmem_WLAST;
  output [0:0]m_axi_gmem_WID;
  output [0:0]m_axi_gmem_WUSER;
  output m_axi_gmem_ARVALID;
  input m_axi_gmem_ARREADY;
  output [31:0]m_axi_gmem_ARADDR;
  output [0:0]m_axi_gmem_ARID;
  output [7:0]m_axi_gmem_ARLEN;
  output [2:0]m_axi_gmem_ARSIZE;
  output [1:0]m_axi_gmem_ARBURST;
  output [1:0]m_axi_gmem_ARLOCK;
  output [3:0]m_axi_gmem_ARCACHE;
  output [2:0]m_axi_gmem_ARPROT;
  output [3:0]m_axi_gmem_ARQOS;
  output [3:0]m_axi_gmem_ARREGION;
  output [0:0]m_axi_gmem_ARUSER;
  input m_axi_gmem_RVALID;
  output m_axi_gmem_RREADY;
  input [31:0]m_axi_gmem_RDATA;
  input m_axi_gmem_RLAST;
  input [0:0]m_axi_gmem_RID;
  input [0:0]m_axi_gmem_RUSER;
  input [1:0]m_axi_gmem_RRESP;
  input m_axi_gmem_BVALID;
  output m_axi_gmem_BREADY;
  input [1:0]m_axi_gmem_BRESP;
  input [0:0]m_axi_gmem_BID;
  input [0:0]m_axi_gmem_BUSER;
  input s_axi_AXILiteS_AWVALID;
  output s_axi_AXILiteS_AWREADY;
  input [5:0]s_axi_AXILiteS_AWADDR;
  input s_axi_AXILiteS_WVALID;
  output s_axi_AXILiteS_WREADY;
  input [31:0]s_axi_AXILiteS_WDATA;
  input [3:0]s_axi_AXILiteS_WSTRB;
  input s_axi_AXILiteS_ARVALID;
  output s_axi_AXILiteS_ARREADY;
  input [5:0]s_axi_AXILiteS_ARADDR;
  output s_axi_AXILiteS_RVALID;
  input s_axi_AXILiteS_RREADY;
  output [31:0]s_axi_AXILiteS_RDATA;
  output [1:0]s_axi_AXILiteS_RRESP;
  output s_axi_AXILiteS_BVALID;
  input s_axi_AXILiteS_BREADY;
  output [1:0]s_axi_AXILiteS_BRESP;
  output interrupt;

  wire \<const0> ;
  wire \<const1> ;
  wire [31:2]A;
  wire [29:1]A2_sum7_fu_409_p2;
  wire [29:1]A2_sum8_fu_461_p2;
  wire [29:0]A2_sum9_fu_513_p2;
  wire [29:1]A2_sum_fu_373_p2;
  wire [29:0]A2_sum_reg_684;
  wire \A2_sum_reg_684[4]_i_2_n_2 ;
  wire \A2_sum_reg_684[4]_i_3_n_2 ;
  wire \A2_sum_reg_684_reg[12]_i_1_n_2 ;
  wire \A2_sum_reg_684_reg[12]_i_1_n_3 ;
  wire \A2_sum_reg_684_reg[12]_i_1_n_4 ;
  wire \A2_sum_reg_684_reg[12]_i_1_n_5 ;
  wire \A2_sum_reg_684_reg[16]_i_1_n_2 ;
  wire \A2_sum_reg_684_reg[16]_i_1_n_3 ;
  wire \A2_sum_reg_684_reg[16]_i_1_n_4 ;
  wire \A2_sum_reg_684_reg[16]_i_1_n_5 ;
  wire \A2_sum_reg_684_reg[20]_i_1_n_2 ;
  wire \A2_sum_reg_684_reg[20]_i_1_n_3 ;
  wire \A2_sum_reg_684_reg[20]_i_1_n_4 ;
  wire \A2_sum_reg_684_reg[20]_i_1_n_5 ;
  wire \A2_sum_reg_684_reg[24]_i_1_n_2 ;
  wire \A2_sum_reg_684_reg[24]_i_1_n_3 ;
  wire \A2_sum_reg_684_reg[24]_i_1_n_4 ;
  wire \A2_sum_reg_684_reg[24]_i_1_n_5 ;
  wire \A2_sum_reg_684_reg[28]_i_1_n_2 ;
  wire \A2_sum_reg_684_reg[28]_i_1_n_3 ;
  wire \A2_sum_reg_684_reg[28]_i_1_n_4 ;
  wire \A2_sum_reg_684_reg[28]_i_1_n_5 ;
  wire \A2_sum_reg_684_reg[4]_i_1_n_2 ;
  wire \A2_sum_reg_684_reg[4]_i_1_n_3 ;
  wire \A2_sum_reg_684_reg[4]_i_1_n_4 ;
  wire \A2_sum_reg_684_reg[4]_i_1_n_5 ;
  wire \A2_sum_reg_684_reg[8]_i_1_n_2 ;
  wire \A2_sum_reg_684_reg[8]_i_1_n_3 ;
  wire \A2_sum_reg_684_reg[8]_i_1_n_4 ;
  wire \A2_sum_reg_684_reg[8]_i_1_n_5 ;
  wire [31:2]B;
  wire [29:0]B4_sum1_fu_443_p2;
  wire [29:0]B4_sum1_reg_712;
  wire \B4_sum1_reg_712[3]_i_2_n_2 ;
  wire \B4_sum1_reg_712[3]_i_3_n_2 ;
  wire \B4_sum1_reg_712[3]_i_4_n_2 ;
  wire \B4_sum1_reg_712[3]_i_5_n_2 ;
  wire \B4_sum1_reg_712_reg[11]_i_1_n_2 ;
  wire \B4_sum1_reg_712_reg[11]_i_1_n_3 ;
  wire \B4_sum1_reg_712_reg[11]_i_1_n_4 ;
  wire \B4_sum1_reg_712_reg[11]_i_1_n_5 ;
  wire \B4_sum1_reg_712_reg[15]_i_1_n_2 ;
  wire \B4_sum1_reg_712_reg[15]_i_1_n_3 ;
  wire \B4_sum1_reg_712_reg[15]_i_1_n_4 ;
  wire \B4_sum1_reg_712_reg[15]_i_1_n_5 ;
  wire \B4_sum1_reg_712_reg[19]_i_1_n_2 ;
  wire \B4_sum1_reg_712_reg[19]_i_1_n_3 ;
  wire \B4_sum1_reg_712_reg[19]_i_1_n_4 ;
  wire \B4_sum1_reg_712_reg[19]_i_1_n_5 ;
  wire \B4_sum1_reg_712_reg[23]_i_1_n_2 ;
  wire \B4_sum1_reg_712_reg[23]_i_1_n_3 ;
  wire \B4_sum1_reg_712_reg[23]_i_1_n_4 ;
  wire \B4_sum1_reg_712_reg[23]_i_1_n_5 ;
  wire \B4_sum1_reg_712_reg[27]_i_1_n_2 ;
  wire \B4_sum1_reg_712_reg[27]_i_1_n_3 ;
  wire \B4_sum1_reg_712_reg[27]_i_1_n_4 ;
  wire \B4_sum1_reg_712_reg[27]_i_1_n_5 ;
  wire \B4_sum1_reg_712_reg[29]_i_2_n_5 ;
  wire \B4_sum1_reg_712_reg[3]_i_1_n_2 ;
  wire \B4_sum1_reg_712_reg[3]_i_1_n_3 ;
  wire \B4_sum1_reg_712_reg[3]_i_1_n_4 ;
  wire \B4_sum1_reg_712_reg[3]_i_1_n_5 ;
  wire \B4_sum1_reg_712_reg[7]_i_1_n_2 ;
  wire \B4_sum1_reg_712_reg[7]_i_1_n_3 ;
  wire \B4_sum1_reg_712_reg[7]_i_1_n_4 ;
  wire \B4_sum1_reg_712_reg[7]_i_1_n_5 ;
  wire [29:0]B4_sum2_fu_495_p2;
  wire [29:0]B4_sum2_reg_735;
  wire \B4_sum2_reg_735[3]_i_2_n_2 ;
  wire \B4_sum2_reg_735[3]_i_3_n_2 ;
  wire \B4_sum2_reg_735[3]_i_4_n_2 ;
  wire \B4_sum2_reg_735[3]_i_5_n_2 ;
  wire \B4_sum2_reg_735[3]_i_6_n_2 ;
  wire \B4_sum2_reg_735[7]_i_2_n_2 ;
  wire \B4_sum2_reg_735_reg[11]_i_1_n_2 ;
  wire \B4_sum2_reg_735_reg[11]_i_1_n_3 ;
  wire \B4_sum2_reg_735_reg[11]_i_1_n_4 ;
  wire \B4_sum2_reg_735_reg[11]_i_1_n_5 ;
  wire \B4_sum2_reg_735_reg[15]_i_1_n_2 ;
  wire \B4_sum2_reg_735_reg[15]_i_1_n_3 ;
  wire \B4_sum2_reg_735_reg[15]_i_1_n_4 ;
  wire \B4_sum2_reg_735_reg[15]_i_1_n_5 ;
  wire \B4_sum2_reg_735_reg[19]_i_1_n_2 ;
  wire \B4_sum2_reg_735_reg[19]_i_1_n_3 ;
  wire \B4_sum2_reg_735_reg[19]_i_1_n_4 ;
  wire \B4_sum2_reg_735_reg[19]_i_1_n_5 ;
  wire \B4_sum2_reg_735_reg[23]_i_1_n_2 ;
  wire \B4_sum2_reg_735_reg[23]_i_1_n_3 ;
  wire \B4_sum2_reg_735_reg[23]_i_1_n_4 ;
  wire \B4_sum2_reg_735_reg[23]_i_1_n_5 ;
  wire \B4_sum2_reg_735_reg[27]_i_1_n_2 ;
  wire \B4_sum2_reg_735_reg[27]_i_1_n_3 ;
  wire \B4_sum2_reg_735_reg[27]_i_1_n_4 ;
  wire \B4_sum2_reg_735_reg[27]_i_1_n_5 ;
  wire \B4_sum2_reg_735_reg[29]_i_1_n_5 ;
  wire \B4_sum2_reg_735_reg[3]_i_1_n_2 ;
  wire \B4_sum2_reg_735_reg[3]_i_1_n_3 ;
  wire \B4_sum2_reg_735_reg[3]_i_1_n_4 ;
  wire \B4_sum2_reg_735_reg[3]_i_1_n_5 ;
  wire \B4_sum2_reg_735_reg[7]_i_1_n_2 ;
  wire \B4_sum2_reg_735_reg[7]_i_1_n_3 ;
  wire \B4_sum2_reg_735_reg[7]_i_1_n_4 ;
  wire \B4_sum2_reg_735_reg[7]_i_1_n_5 ;
  wire [29:0]B4_sum3_fu_555_p2;
  wire [29:0]B4_sum3_reg_752;
  wire \B4_sum3_reg_752[3]_i_2_n_2 ;
  wire \B4_sum3_reg_752[3]_i_3_n_2 ;
  wire \B4_sum3_reg_752[3]_i_4_n_2 ;
  wire \B4_sum3_reg_752[3]_i_5_n_2 ;
  wire \B4_sum3_reg_752[7]_i_2_n_2 ;
  wire \B4_sum3_reg_752_reg[11]_i_1_n_2 ;
  wire \B4_sum3_reg_752_reg[11]_i_1_n_3 ;
  wire \B4_sum3_reg_752_reg[11]_i_1_n_4 ;
  wire \B4_sum3_reg_752_reg[11]_i_1_n_5 ;
  wire \B4_sum3_reg_752_reg[15]_i_1_n_2 ;
  wire \B4_sum3_reg_752_reg[15]_i_1_n_3 ;
  wire \B4_sum3_reg_752_reg[15]_i_1_n_4 ;
  wire \B4_sum3_reg_752_reg[15]_i_1_n_5 ;
  wire \B4_sum3_reg_752_reg[19]_i_1_n_2 ;
  wire \B4_sum3_reg_752_reg[19]_i_1_n_3 ;
  wire \B4_sum3_reg_752_reg[19]_i_1_n_4 ;
  wire \B4_sum3_reg_752_reg[19]_i_1_n_5 ;
  wire \B4_sum3_reg_752_reg[23]_i_1_n_2 ;
  wire \B4_sum3_reg_752_reg[23]_i_1_n_3 ;
  wire \B4_sum3_reg_752_reg[23]_i_1_n_4 ;
  wire \B4_sum3_reg_752_reg[23]_i_1_n_5 ;
  wire \B4_sum3_reg_752_reg[27]_i_1_n_2 ;
  wire \B4_sum3_reg_752_reg[27]_i_1_n_3 ;
  wire \B4_sum3_reg_752_reg[27]_i_1_n_4 ;
  wire \B4_sum3_reg_752_reg[27]_i_1_n_5 ;
  wire \B4_sum3_reg_752_reg[29]_i_1_n_5 ;
  wire \B4_sum3_reg_752_reg[3]_i_1_n_2 ;
  wire \B4_sum3_reg_752_reg[3]_i_1_n_3 ;
  wire \B4_sum3_reg_752_reg[3]_i_1_n_4 ;
  wire \B4_sum3_reg_752_reg[3]_i_1_n_5 ;
  wire \B4_sum3_reg_752_reg[7]_i_1_n_2 ;
  wire \B4_sum3_reg_752_reg[7]_i_1_n_3 ;
  wire \B4_sum3_reg_752_reg[7]_i_1_n_4 ;
  wire \B4_sum3_reg_752_reg[7]_i_1_n_5 ;
  wire [29:0]B4_sum_fu_391_p2;
  wire [29:0]B4_sum_reg_695;
  wire \B4_sum_reg_695[3]_i_2_n_2 ;
  wire \B4_sum_reg_695[3]_i_3_n_2 ;
  wire \B4_sum_reg_695[3]_i_4_n_2 ;
  wire \B4_sum_reg_695_reg[11]_i_1_n_2 ;
  wire \B4_sum_reg_695_reg[11]_i_1_n_3 ;
  wire \B4_sum_reg_695_reg[11]_i_1_n_4 ;
  wire \B4_sum_reg_695_reg[11]_i_1_n_5 ;
  wire \B4_sum_reg_695_reg[15]_i_1_n_2 ;
  wire \B4_sum_reg_695_reg[15]_i_1_n_3 ;
  wire \B4_sum_reg_695_reg[15]_i_1_n_4 ;
  wire \B4_sum_reg_695_reg[15]_i_1_n_5 ;
  wire \B4_sum_reg_695_reg[19]_i_1_n_2 ;
  wire \B4_sum_reg_695_reg[19]_i_1_n_3 ;
  wire \B4_sum_reg_695_reg[19]_i_1_n_4 ;
  wire \B4_sum_reg_695_reg[19]_i_1_n_5 ;
  wire \B4_sum_reg_695_reg[23]_i_1_n_2 ;
  wire \B4_sum_reg_695_reg[23]_i_1_n_3 ;
  wire \B4_sum_reg_695_reg[23]_i_1_n_4 ;
  wire \B4_sum_reg_695_reg[23]_i_1_n_5 ;
  wire \B4_sum_reg_695_reg[27]_i_1_n_2 ;
  wire \B4_sum_reg_695_reg[27]_i_1_n_3 ;
  wire \B4_sum_reg_695_reg[27]_i_1_n_4 ;
  wire \B4_sum_reg_695_reg[27]_i_1_n_5 ;
  wire \B4_sum_reg_695_reg[29]_i_2_n_5 ;
  wire \B4_sum_reg_695_reg[3]_i_1_n_2 ;
  wire \B4_sum_reg_695_reg[3]_i_1_n_3 ;
  wire \B4_sum_reg_695_reg[3]_i_1_n_4 ;
  wire \B4_sum_reg_695_reg[3]_i_1_n_5 ;
  wire \B4_sum_reg_695_reg[7]_i_1_n_2 ;
  wire \B4_sum_reg_695_reg[7]_i_1_n_3 ;
  wire \B4_sum_reg_695_reg[7]_i_1_n_4 ;
  wire \B4_sum_reg_695_reg[7]_i_1_n_5 ;
  wire I_RREADY1;
  wire \ap_CS_fsm[4]_i_2_n_2 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp0_stage1;
  wire ap_CS_fsm_pp0_stage2;
  wire ap_CS_fsm_pp0_stage3;
  wire ap_CS_fsm_pp0_stage4;
  wire ap_CS_fsm_pp0_stage5;
  wire ap_CS_fsm_pp0_stage6;
  wire ap_CS_fsm_pp0_stage7;
  wire \ap_CS_fsm_reg_n_2_[0] ;
  wire ap_CS_fsm_state26;
  wire [9:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_block_pp0_stage0_11001;
  wire ap_clk;
  wire ap_condition_pp0_exit_iter0_state2;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2_reg_n_2;
  wire [1:1]ap_phi_mux_j_phi_fu_268_p4;
  wire ap_reg_ioackin_gmem_ARREADY_reg_n_2;
  wire ap_reg_ioackin_gmem_AWREADY;
  wire ap_reg_ioackin_gmem_AWREADY_i_2_n_2;
  wire ap_reg_ioackin_gmem_WREADY;
  wire ap_reg_ioackin_gmem_WREADY_i_2_n_2;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire \bus_read/rs_rdata/load_p1 ;
  wire \exitcond_flatten_reg_653_pp0_iter1_reg_reg_n_2_[0] ;
  wire \exitcond_flatten_reg_653_pp0_iter2_reg_reg_n_2_[0] ;
  wire \exitcond_flatten_reg_653_reg_n_2_[0] ;
  wire [29:0]gmem_addr_1_reg_700;
  wire \gmem_addr_1_reg_700[4]_i_2_n_2 ;
  wire \gmem_addr_1_reg_700[4]_i_3_n_2 ;
  wire \gmem_addr_1_reg_700_reg[12]_i_1_n_2 ;
  wire \gmem_addr_1_reg_700_reg[12]_i_1_n_3 ;
  wire \gmem_addr_1_reg_700_reg[12]_i_1_n_4 ;
  wire \gmem_addr_1_reg_700_reg[12]_i_1_n_5 ;
  wire \gmem_addr_1_reg_700_reg[16]_i_1_n_2 ;
  wire \gmem_addr_1_reg_700_reg[16]_i_1_n_3 ;
  wire \gmem_addr_1_reg_700_reg[16]_i_1_n_4 ;
  wire \gmem_addr_1_reg_700_reg[16]_i_1_n_5 ;
  wire \gmem_addr_1_reg_700_reg[20]_i_1_n_2 ;
  wire \gmem_addr_1_reg_700_reg[20]_i_1_n_3 ;
  wire \gmem_addr_1_reg_700_reg[20]_i_1_n_4 ;
  wire \gmem_addr_1_reg_700_reg[20]_i_1_n_5 ;
  wire \gmem_addr_1_reg_700_reg[24]_i_1_n_2 ;
  wire \gmem_addr_1_reg_700_reg[24]_i_1_n_3 ;
  wire \gmem_addr_1_reg_700_reg[24]_i_1_n_4 ;
  wire \gmem_addr_1_reg_700_reg[24]_i_1_n_5 ;
  wire \gmem_addr_1_reg_700_reg[28]_i_1_n_2 ;
  wire \gmem_addr_1_reg_700_reg[28]_i_1_n_3 ;
  wire \gmem_addr_1_reg_700_reg[28]_i_1_n_4 ;
  wire \gmem_addr_1_reg_700_reg[28]_i_1_n_5 ;
  wire \gmem_addr_1_reg_700_reg[4]_i_1_n_2 ;
  wire \gmem_addr_1_reg_700_reg[4]_i_1_n_3 ;
  wire \gmem_addr_1_reg_700_reg[4]_i_1_n_4 ;
  wire \gmem_addr_1_reg_700_reg[4]_i_1_n_5 ;
  wire \gmem_addr_1_reg_700_reg[8]_i_1_n_2 ;
  wire \gmem_addr_1_reg_700_reg[8]_i_1_n_3 ;
  wire \gmem_addr_1_reg_700_reg[8]_i_1_n_4 ;
  wire \gmem_addr_1_reg_700_reg[8]_i_1_n_5 ;
  wire [29:0]gmem_addr_2_reg_717;
  wire \gmem_addr_2_reg_717[5]_i_2_n_2 ;
  wire \gmem_addr_2_reg_717[5]_i_3_n_2 ;
  wire \gmem_addr_2_reg_717_reg[13]_i_1_n_2 ;
  wire \gmem_addr_2_reg_717_reg[13]_i_1_n_3 ;
  wire \gmem_addr_2_reg_717_reg[13]_i_1_n_4 ;
  wire \gmem_addr_2_reg_717_reg[13]_i_1_n_5 ;
  wire \gmem_addr_2_reg_717_reg[17]_i_1_n_2 ;
  wire \gmem_addr_2_reg_717_reg[17]_i_1_n_3 ;
  wire \gmem_addr_2_reg_717_reg[17]_i_1_n_4 ;
  wire \gmem_addr_2_reg_717_reg[17]_i_1_n_5 ;
  wire \gmem_addr_2_reg_717_reg[21]_i_1_n_2 ;
  wire \gmem_addr_2_reg_717_reg[21]_i_1_n_3 ;
  wire \gmem_addr_2_reg_717_reg[21]_i_1_n_4 ;
  wire \gmem_addr_2_reg_717_reg[21]_i_1_n_5 ;
  wire \gmem_addr_2_reg_717_reg[25]_i_1_n_2 ;
  wire \gmem_addr_2_reg_717_reg[25]_i_1_n_3 ;
  wire \gmem_addr_2_reg_717_reg[25]_i_1_n_4 ;
  wire \gmem_addr_2_reg_717_reg[25]_i_1_n_5 ;
  wire \gmem_addr_2_reg_717_reg[29]_i_2_n_3 ;
  wire \gmem_addr_2_reg_717_reg[29]_i_2_n_4 ;
  wire \gmem_addr_2_reg_717_reg[29]_i_2_n_5 ;
  wire \gmem_addr_2_reg_717_reg[5]_i_1_n_2 ;
  wire \gmem_addr_2_reg_717_reg[5]_i_1_n_3 ;
  wire \gmem_addr_2_reg_717_reg[5]_i_1_n_4 ;
  wire \gmem_addr_2_reg_717_reg[5]_i_1_n_5 ;
  wire \gmem_addr_2_reg_717_reg[9]_i_1_n_2 ;
  wire \gmem_addr_2_reg_717_reg[9]_i_1_n_3 ;
  wire \gmem_addr_2_reg_717_reg[9]_i_1_n_4 ;
  wire \gmem_addr_2_reg_717_reg[9]_i_1_n_5 ;
  wire [29:0]gmem_addr_3_reg_740;
  wire \gmem_addr_3_reg_740[4]_i_2_n_2 ;
  wire \gmem_addr_3_reg_740[4]_i_3_n_2 ;
  wire \gmem_addr_3_reg_740[4]_i_4_n_2 ;
  wire \gmem_addr_3_reg_740_reg[12]_i_1_n_2 ;
  wire \gmem_addr_3_reg_740_reg[12]_i_1_n_3 ;
  wire \gmem_addr_3_reg_740_reg[12]_i_1_n_4 ;
  wire \gmem_addr_3_reg_740_reg[12]_i_1_n_5 ;
  wire \gmem_addr_3_reg_740_reg[16]_i_1_n_2 ;
  wire \gmem_addr_3_reg_740_reg[16]_i_1_n_3 ;
  wire \gmem_addr_3_reg_740_reg[16]_i_1_n_4 ;
  wire \gmem_addr_3_reg_740_reg[16]_i_1_n_5 ;
  wire \gmem_addr_3_reg_740_reg[20]_i_1_n_2 ;
  wire \gmem_addr_3_reg_740_reg[20]_i_1_n_3 ;
  wire \gmem_addr_3_reg_740_reg[20]_i_1_n_4 ;
  wire \gmem_addr_3_reg_740_reg[20]_i_1_n_5 ;
  wire \gmem_addr_3_reg_740_reg[24]_i_1_n_2 ;
  wire \gmem_addr_3_reg_740_reg[24]_i_1_n_3 ;
  wire \gmem_addr_3_reg_740_reg[24]_i_1_n_4 ;
  wire \gmem_addr_3_reg_740_reg[24]_i_1_n_5 ;
  wire \gmem_addr_3_reg_740_reg[28]_i_1_n_2 ;
  wire \gmem_addr_3_reg_740_reg[28]_i_1_n_3 ;
  wire \gmem_addr_3_reg_740_reg[28]_i_1_n_4 ;
  wire \gmem_addr_3_reg_740_reg[28]_i_1_n_5 ;
  wire \gmem_addr_3_reg_740_reg[4]_i_1_n_2 ;
  wire \gmem_addr_3_reg_740_reg[4]_i_1_n_3 ;
  wire \gmem_addr_3_reg_740_reg[4]_i_1_n_4 ;
  wire \gmem_addr_3_reg_740_reg[4]_i_1_n_5 ;
  wire \gmem_addr_3_reg_740_reg[8]_i_1_n_2 ;
  wire \gmem_addr_3_reg_740_reg[8]_i_1_n_3 ;
  wire \gmem_addr_3_reg_740_reg[8]_i_1_n_4 ;
  wire \gmem_addr_3_reg_740_reg[8]_i_1_n_5 ;
  wire i_reg_253;
  wire \i_reg_253_reg_n_2_[0] ;
  wire \i_reg_253_reg_n_2_[1] ;
  wire [3:0]indvar_flatten_next_fu_327_p2;
  wire indvar_flatten_next_reg_6570;
  wire \indvar_flatten_next_reg_657[2]_i_1_n_2 ;
  wire \indvar_flatten_next_reg_657[3]_i_3_n_2 ;
  wire [3:0]indvar_flatten_next_reg_657_reg__0;
  wire [3:0]indvar_flatten_reg_242;
  wire interrupt;
  wire [2:0]j_1_reg_762;
  wire \j_mid2_reg_662[2]_i_2_n_2 ;
  wire \j_mid2_reg_662_reg_n_2_[0] ;
  wire \j_mid2_reg_662_reg_n_2_[1] ;
  wire \j_mid2_reg_662_reg_n_2_[2] ;
  wire [2:0]j_reg_264;
  wire [31:2]\^m_axi_gmem_ARADDR ;
  wire [3:0]\^m_axi_gmem_ARLEN ;
  wire m_axi_gmem_ARREADY;
  wire m_axi_gmem_ARVALID;
  wire [31:2]\^m_axi_gmem_AWADDR ;
  wire [3:0]\^m_axi_gmem_AWLEN ;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BREADY;
  wire m_axi_gmem_BVALID;
  wire [31:0]m_axi_gmem_RDATA;
  wire m_axi_gmem_RLAST;
  wire m_axi_gmem_RREADY;
  wire [1:0]m_axi_gmem_RRESP;
  wire m_axi_gmem_RVALID;
  wire [31:0]m_axi_gmem_WDATA;
  wire m_axi_gmem_WLAST;
  wire m_axi_gmem_WREADY;
  wire [3:0]m_axi_gmem_WSTRB;
  wire m_axi_gmem_WVALID;
  wire matrixmul_AXILiteS_s_axi_U_n_10;
  wire matrixmul_AXILiteS_s_axi_U_n_2;
  wire matrixmul_gmem_m_axi_U_n_10;
  wire matrixmul_gmem_m_axi_U_n_11;
  wire matrixmul_gmem_m_axi_U_n_12;
  wire matrixmul_gmem_m_axi_U_n_13;
  wire matrixmul_gmem_m_axi_U_n_131;
  wire matrixmul_gmem_m_axi_U_n_132;
  wire matrixmul_gmem_m_axi_U_n_133;
  wire matrixmul_gmem_m_axi_U_n_134;
  wire matrixmul_gmem_m_axi_U_n_135;
  wire matrixmul_gmem_m_axi_U_n_136;
  wire matrixmul_gmem_m_axi_U_n_137;
  wire matrixmul_gmem_m_axi_U_n_138;
  wire matrixmul_gmem_m_axi_U_n_139;
  wire matrixmul_gmem_m_axi_U_n_14;
  wire matrixmul_gmem_m_axi_U_n_140;
  wire matrixmul_gmem_m_axi_U_n_141;
  wire matrixmul_gmem_m_axi_U_n_142;
  wire matrixmul_gmem_m_axi_U_n_143;
  wire matrixmul_gmem_m_axi_U_n_144;
  wire matrixmul_gmem_m_axi_U_n_145;
  wire matrixmul_gmem_m_axi_U_n_146;
  wire matrixmul_gmem_m_axi_U_n_147;
  wire matrixmul_gmem_m_axi_U_n_148;
  wire matrixmul_gmem_m_axi_U_n_149;
  wire matrixmul_gmem_m_axi_U_n_15;
  wire matrixmul_gmem_m_axi_U_n_150;
  wire matrixmul_gmem_m_axi_U_n_151;
  wire matrixmul_gmem_m_axi_U_n_16;
  wire matrixmul_gmem_m_axi_U_n_22;
  wire matrixmul_gmem_m_axi_U_n_34;
  wire matrixmul_gmem_m_axi_U_n_35;
  wire matrixmul_gmem_m_axi_U_n_36;
  wire matrixmul_gmem_m_axi_U_n_39;
  wire matrixmul_gmem_m_axi_U_n_40;
  wire matrixmul_gmem_m_axi_U_n_41;
  wire matrixmul_gmem_m_axi_U_n_42;
  wire matrixmul_gmem_m_axi_U_n_43;
  wire matrixmul_gmem_m_axi_U_n_44;
  wire matrixmul_gmem_m_axi_U_n_45;
  wire matrixmul_gmem_m_axi_U_n_46;
  wire matrixmul_gmem_m_axi_U_n_47;
  wire matrixmul_gmem_m_axi_U_n_48;
  wire matrixmul_gmem_m_axi_U_n_49;
  wire matrixmul_gmem_m_axi_U_n_50;
  wire matrixmul_gmem_m_axi_U_n_51;
  wire matrixmul_gmem_m_axi_U_n_52;
  wire matrixmul_gmem_m_axi_U_n_53;
  wire matrixmul_gmem_m_axi_U_n_54;
  wire matrixmul_gmem_m_axi_U_n_55;
  wire matrixmul_gmem_m_axi_U_n_56;
  wire matrixmul_gmem_m_axi_U_n_57;
  wire matrixmul_gmem_m_axi_U_n_58;
  wire matrixmul_gmem_m_axi_U_n_59;
  wire matrixmul_gmem_m_axi_U_n_60;
  wire matrixmul_gmem_m_axi_U_n_61;
  wire matrixmul_gmem_m_axi_U_n_62;
  wire matrixmul_gmem_m_axi_U_n_63;
  wire matrixmul_gmem_m_axi_U_n_64;
  wire matrixmul_gmem_m_axi_U_n_65;
  wire matrixmul_gmem_m_axi_U_n_66;
  wire matrixmul_gmem_m_axi_U_n_67;
  wire matrixmul_gmem_m_axi_U_n_68;
  wire matrixmul_gmem_m_axi_U_n_69;
  wire matrixmul_gmem_m_axi_U_n_70;
  wire matrixmul_gmem_m_axi_U_n_8;
  wire matrixmul_gmem_m_axi_U_n_9;
  wire [29:0]out6_sum_fu_595_p2;
  wire [29:0]out6_sum_reg_828;
  wire \out6_sum_reg_828[3]_i_2_n_2 ;
  wire \out6_sum_reg_828[3]_i_3_n_2 ;
  wire \out6_sum_reg_828[3]_i_4_n_2 ;
  wire \out6_sum_reg_828[3]_i_5_n_2 ;
  wire \out6_sum_reg_828[7]_i_2_n_2 ;
  wire \out6_sum_reg_828_reg[11]_i_1_n_2 ;
  wire \out6_sum_reg_828_reg[11]_i_1_n_3 ;
  wire \out6_sum_reg_828_reg[11]_i_1_n_4 ;
  wire \out6_sum_reg_828_reg[11]_i_1_n_5 ;
  wire \out6_sum_reg_828_reg[15]_i_1_n_2 ;
  wire \out6_sum_reg_828_reg[15]_i_1_n_3 ;
  wire \out6_sum_reg_828_reg[15]_i_1_n_4 ;
  wire \out6_sum_reg_828_reg[15]_i_1_n_5 ;
  wire \out6_sum_reg_828_reg[19]_i_1_n_2 ;
  wire \out6_sum_reg_828_reg[19]_i_1_n_3 ;
  wire \out6_sum_reg_828_reg[19]_i_1_n_4 ;
  wire \out6_sum_reg_828_reg[19]_i_1_n_5 ;
  wire \out6_sum_reg_828_reg[23]_i_1_n_2 ;
  wire \out6_sum_reg_828_reg[23]_i_1_n_3 ;
  wire \out6_sum_reg_828_reg[23]_i_1_n_4 ;
  wire \out6_sum_reg_828_reg[23]_i_1_n_5 ;
  wire \out6_sum_reg_828_reg[27]_i_1_n_2 ;
  wire \out6_sum_reg_828_reg[27]_i_1_n_3 ;
  wire \out6_sum_reg_828_reg[27]_i_1_n_4 ;
  wire \out6_sum_reg_828_reg[27]_i_1_n_5 ;
  wire \out6_sum_reg_828_reg[29]_i_2_n_5 ;
  wire \out6_sum_reg_828_reg[3]_i_1_n_2 ;
  wire \out6_sum_reg_828_reg[3]_i_1_n_3 ;
  wire \out6_sum_reg_828_reg[3]_i_1_n_4 ;
  wire \out6_sum_reg_828_reg[3]_i_1_n_5 ;
  wire \out6_sum_reg_828_reg[7]_i_1_n_2 ;
  wire \out6_sum_reg_828_reg[7]_i_1_n_3 ;
  wire \out6_sum_reg_828_reg[7]_i_1_n_4 ;
  wire \out6_sum_reg_828_reg[7]_i_1_n_5 ;
  wire [31:2]out_r;
  wire p_0_in;
  wire [5:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARREADY;
  wire s_axi_AXILiteS_ARVALID;
  wire [5:0]s_axi_AXILiteS_AWADDR;
  wire s_axi_AXILiteS_AWREADY;
  wire s_axi_AXILiteS_AWVALID;
  wire s_axi_AXILiteS_BREADY;
  wire s_axi_AXILiteS_BVALID;
  wire [31:0]s_axi_AXILiteS_RDATA;
  wire s_axi_AXILiteS_RREADY;
  wire s_axi_AXILiteS_RVALID;
  wire [31:0]s_axi_AXILiteS_WDATA;
  wire s_axi_AXILiteS_WREADY;
  wire [3:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;
  wire [3:2]tmp_10_fu_505_p3;
  wire [4:0]tmp_15_fu_560_p2;
  wire [4:0]tmp_15_reg_757;
  wire \tmp_15_reg_757[1]_i_1_n_2 ;
  wire \tmp_15_reg_757[4]_i_3_n_2 ;
  wire [4:0]tmp_15_reg_757_pp0_iter1_reg;
  wire [31:0]tmp_1_3_fu_622_p2;
  wire [31:0]tmp_1_3_reg_844;
  wire \tmp_1_3_reg_844[11]_i_10_n_2 ;
  wire \tmp_1_3_reg_844[11]_i_11_n_2 ;
  wire \tmp_1_3_reg_844[11]_i_12_n_2 ;
  wire \tmp_1_3_reg_844[11]_i_13_n_2 ;
  wire \tmp_1_3_reg_844[11]_i_2_n_2 ;
  wire \tmp_1_3_reg_844[11]_i_3_n_2 ;
  wire \tmp_1_3_reg_844[11]_i_4_n_2 ;
  wire \tmp_1_3_reg_844[11]_i_5_n_2 ;
  wire \tmp_1_3_reg_844[11]_i_6_n_2 ;
  wire \tmp_1_3_reg_844[11]_i_7_n_2 ;
  wire \tmp_1_3_reg_844[11]_i_8_n_2 ;
  wire \tmp_1_3_reg_844[11]_i_9_n_2 ;
  wire \tmp_1_3_reg_844[15]_i_10_n_2 ;
  wire \tmp_1_3_reg_844[15]_i_11_n_2 ;
  wire \tmp_1_3_reg_844[15]_i_12_n_2 ;
  wire \tmp_1_3_reg_844[15]_i_13_n_2 ;
  wire \tmp_1_3_reg_844[15]_i_2_n_2 ;
  wire \tmp_1_3_reg_844[15]_i_3_n_2 ;
  wire \tmp_1_3_reg_844[15]_i_4_n_2 ;
  wire \tmp_1_3_reg_844[15]_i_5_n_2 ;
  wire \tmp_1_3_reg_844[15]_i_6_n_2 ;
  wire \tmp_1_3_reg_844[15]_i_7_n_2 ;
  wire \tmp_1_3_reg_844[15]_i_8_n_2 ;
  wire \tmp_1_3_reg_844[15]_i_9_n_2 ;
  wire \tmp_1_3_reg_844[19]_i_10_n_2 ;
  wire \tmp_1_3_reg_844[19]_i_11_n_2 ;
  wire \tmp_1_3_reg_844[19]_i_12_n_2 ;
  wire \tmp_1_3_reg_844[19]_i_13_n_2 ;
  wire \tmp_1_3_reg_844[19]_i_2_n_2 ;
  wire \tmp_1_3_reg_844[19]_i_3_n_2 ;
  wire \tmp_1_3_reg_844[19]_i_4_n_2 ;
  wire \tmp_1_3_reg_844[19]_i_5_n_2 ;
  wire \tmp_1_3_reg_844[19]_i_6_n_2 ;
  wire \tmp_1_3_reg_844[19]_i_7_n_2 ;
  wire \tmp_1_3_reg_844[19]_i_8_n_2 ;
  wire \tmp_1_3_reg_844[19]_i_9_n_2 ;
  wire \tmp_1_3_reg_844[23]_i_10_n_2 ;
  wire \tmp_1_3_reg_844[23]_i_11_n_2 ;
  wire \tmp_1_3_reg_844[23]_i_12_n_2 ;
  wire \tmp_1_3_reg_844[23]_i_16_n_2 ;
  wire \tmp_1_3_reg_844[23]_i_18_n_2 ;
  wire \tmp_1_3_reg_844[23]_i_19_n_2 ;
  wire \tmp_1_3_reg_844[23]_i_20_n_2 ;
  wire \tmp_1_3_reg_844[23]_i_21_n_2 ;
  wire \tmp_1_3_reg_844[23]_i_22_n_2 ;
  wire \tmp_1_3_reg_844[23]_i_23_n_2 ;
  wire \tmp_1_3_reg_844[23]_i_24_n_2 ;
  wire \tmp_1_3_reg_844[23]_i_25_n_2 ;
  wire \tmp_1_3_reg_844[23]_i_26_n_2 ;
  wire \tmp_1_3_reg_844[23]_i_27_n_2 ;
  wire \tmp_1_3_reg_844[23]_i_28_n_2 ;
  wire \tmp_1_3_reg_844[23]_i_29_n_2 ;
  wire \tmp_1_3_reg_844[23]_i_2_n_2 ;
  wire \tmp_1_3_reg_844[23]_i_3_n_2 ;
  wire \tmp_1_3_reg_844[23]_i_4_n_2 ;
  wire \tmp_1_3_reg_844[23]_i_5_n_2 ;
  wire \tmp_1_3_reg_844[23]_i_6_n_2 ;
  wire \tmp_1_3_reg_844[23]_i_7_n_2 ;
  wire \tmp_1_3_reg_844[23]_i_8_n_2 ;
  wire \tmp_1_3_reg_844[23]_i_9_n_2 ;
  wire \tmp_1_3_reg_844[27]_i_10_n_2 ;
  wire \tmp_1_3_reg_844[27]_i_11_n_2 ;
  wire \tmp_1_3_reg_844[27]_i_12_n_2 ;
  wire \tmp_1_3_reg_844[27]_i_16_n_2 ;
  wire \tmp_1_3_reg_844[27]_i_18_n_2 ;
  wire \tmp_1_3_reg_844[27]_i_19_n_2 ;
  wire \tmp_1_3_reg_844[27]_i_20_n_2 ;
  wire \tmp_1_3_reg_844[27]_i_21_n_2 ;
  wire \tmp_1_3_reg_844[27]_i_22_n_2 ;
  wire \tmp_1_3_reg_844[27]_i_23_n_2 ;
  wire \tmp_1_3_reg_844[27]_i_24_n_2 ;
  wire \tmp_1_3_reg_844[27]_i_25_n_2 ;
  wire \tmp_1_3_reg_844[27]_i_26_n_2 ;
  wire \tmp_1_3_reg_844[27]_i_27_n_2 ;
  wire \tmp_1_3_reg_844[27]_i_28_n_2 ;
  wire \tmp_1_3_reg_844[27]_i_29_n_2 ;
  wire \tmp_1_3_reg_844[27]_i_2_n_2 ;
  wire \tmp_1_3_reg_844[27]_i_30_n_2 ;
  wire \tmp_1_3_reg_844[27]_i_31_n_2 ;
  wire \tmp_1_3_reg_844[27]_i_32_n_2 ;
  wire \tmp_1_3_reg_844[27]_i_33_n_2 ;
  wire \tmp_1_3_reg_844[27]_i_3_n_2 ;
  wire \tmp_1_3_reg_844[27]_i_4_n_2 ;
  wire \tmp_1_3_reg_844[27]_i_5_n_2 ;
  wire \tmp_1_3_reg_844[27]_i_6_n_2 ;
  wire \tmp_1_3_reg_844[27]_i_7_n_2 ;
  wire \tmp_1_3_reg_844[27]_i_8_n_2 ;
  wire \tmp_1_3_reg_844[27]_i_9_n_2 ;
  wire \tmp_1_3_reg_844[31]_i_13_n_2 ;
  wire \tmp_1_3_reg_844[31]_i_15_n_2 ;
  wire \tmp_1_3_reg_844[31]_i_19_n_2 ;
  wire \tmp_1_3_reg_844[31]_i_21_n_2 ;
  wire \tmp_1_3_reg_844[31]_i_22_n_2 ;
  wire \tmp_1_3_reg_844[31]_i_23_n_2 ;
  wire \tmp_1_3_reg_844[31]_i_24_n_2 ;
  wire \tmp_1_3_reg_844[31]_i_25_n_2 ;
  wire \tmp_1_3_reg_844[31]_i_26_n_2 ;
  wire \tmp_1_3_reg_844[31]_i_27_n_2 ;
  wire \tmp_1_3_reg_844[31]_i_28_n_2 ;
  wire \tmp_1_3_reg_844[31]_i_29_n_2 ;
  wire \tmp_1_3_reg_844[31]_i_30_n_2 ;
  wire \tmp_1_3_reg_844[31]_i_31_n_2 ;
  wire \tmp_1_3_reg_844[31]_i_32_n_2 ;
  wire \tmp_1_3_reg_844[31]_i_33_n_2 ;
  wire \tmp_1_3_reg_844[31]_i_34_n_2 ;
  wire \tmp_1_3_reg_844[31]_i_35_n_2 ;
  wire \tmp_1_3_reg_844[31]_i_36_n_2 ;
  wire \tmp_1_3_reg_844[31]_i_37_n_2 ;
  wire \tmp_1_3_reg_844[31]_i_38_n_2 ;
  wire \tmp_1_3_reg_844[31]_i_39_n_2 ;
  wire \tmp_1_3_reg_844[31]_i_3_n_2 ;
  wire \tmp_1_3_reg_844[31]_i_40_n_2 ;
  wire \tmp_1_3_reg_844[31]_i_41_n_2 ;
  wire \tmp_1_3_reg_844[31]_i_42_n_2 ;
  wire \tmp_1_3_reg_844[31]_i_43_n_2 ;
  wire \tmp_1_3_reg_844[31]_i_44_n_2 ;
  wire \tmp_1_3_reg_844[31]_i_45_n_2 ;
  wire \tmp_1_3_reg_844[31]_i_46_n_2 ;
  wire \tmp_1_3_reg_844[31]_i_47_n_2 ;
  wire \tmp_1_3_reg_844[31]_i_48_n_2 ;
  wire \tmp_1_3_reg_844[31]_i_49_n_2 ;
  wire \tmp_1_3_reg_844[31]_i_4_n_2 ;
  wire \tmp_1_3_reg_844[31]_i_50_n_2 ;
  wire \tmp_1_3_reg_844[31]_i_51_n_2 ;
  wire \tmp_1_3_reg_844[31]_i_52_n_2 ;
  wire \tmp_1_3_reg_844[31]_i_53_n_2 ;
  wire \tmp_1_3_reg_844[31]_i_54_n_2 ;
  wire \tmp_1_3_reg_844[31]_i_5_n_2 ;
  wire \tmp_1_3_reg_844[31]_i_6_n_2 ;
  wire \tmp_1_3_reg_844[31]_i_7_n_2 ;
  wire \tmp_1_3_reg_844[31]_i_8_n_2 ;
  wire \tmp_1_3_reg_844[31]_i_9_n_2 ;
  wire \tmp_1_3_reg_844[3]_i_2_n_2 ;
  wire \tmp_1_3_reg_844[3]_i_3_n_2 ;
  wire \tmp_1_3_reg_844[3]_i_4_n_2 ;
  wire \tmp_1_3_reg_844[3]_i_5_n_2 ;
  wire \tmp_1_3_reg_844[3]_i_6_n_2 ;
  wire \tmp_1_3_reg_844[3]_i_7_n_2 ;
  wire \tmp_1_3_reg_844[3]_i_8_n_2 ;
  wire \tmp_1_3_reg_844[3]_i_9_n_2 ;
  wire \tmp_1_3_reg_844[7]_i_10_n_2 ;
  wire \tmp_1_3_reg_844[7]_i_11_n_2 ;
  wire \tmp_1_3_reg_844[7]_i_12_n_2 ;
  wire \tmp_1_3_reg_844[7]_i_13_n_2 ;
  wire \tmp_1_3_reg_844[7]_i_2_n_2 ;
  wire \tmp_1_3_reg_844[7]_i_3_n_2 ;
  wire \tmp_1_3_reg_844[7]_i_4_n_2 ;
  wire \tmp_1_3_reg_844[7]_i_5_n_2 ;
  wire \tmp_1_3_reg_844[7]_i_6_n_2 ;
  wire \tmp_1_3_reg_844[7]_i_7_n_2 ;
  wire \tmp_1_3_reg_844[7]_i_8_n_2 ;
  wire \tmp_1_3_reg_844[7]_i_9_n_2 ;
  wire \tmp_1_3_reg_844_reg[11]_i_1_n_2 ;
  wire \tmp_1_3_reg_844_reg[11]_i_1_n_3 ;
  wire \tmp_1_3_reg_844_reg[11]_i_1_n_4 ;
  wire \tmp_1_3_reg_844_reg[11]_i_1_n_5 ;
  wire \tmp_1_3_reg_844_reg[15]_i_1_n_2 ;
  wire \tmp_1_3_reg_844_reg[15]_i_1_n_3 ;
  wire \tmp_1_3_reg_844_reg[15]_i_1_n_4 ;
  wire \tmp_1_3_reg_844_reg[15]_i_1_n_5 ;
  wire \tmp_1_3_reg_844_reg[19]_i_1_n_2 ;
  wire \tmp_1_3_reg_844_reg[19]_i_1_n_3 ;
  wire \tmp_1_3_reg_844_reg[19]_i_1_n_4 ;
  wire \tmp_1_3_reg_844_reg[19]_i_1_n_5 ;
  wire \tmp_1_3_reg_844_reg[23]_i_13_n_2 ;
  wire \tmp_1_3_reg_844_reg[23]_i_13_n_3 ;
  wire \tmp_1_3_reg_844_reg[23]_i_13_n_4 ;
  wire \tmp_1_3_reg_844_reg[23]_i_13_n_5 ;
  wire \tmp_1_3_reg_844_reg[23]_i_14_n_2 ;
  wire \tmp_1_3_reg_844_reg[23]_i_14_n_3 ;
  wire \tmp_1_3_reg_844_reg[23]_i_14_n_4 ;
  wire \tmp_1_3_reg_844_reg[23]_i_14_n_5 ;
  wire \tmp_1_3_reg_844_reg[23]_i_15_n_2 ;
  wire \tmp_1_3_reg_844_reg[23]_i_15_n_3 ;
  wire \tmp_1_3_reg_844_reg[23]_i_15_n_4 ;
  wire \tmp_1_3_reg_844_reg[23]_i_15_n_5 ;
  wire \tmp_1_3_reg_844_reg[23]_i_17_n_2 ;
  wire \tmp_1_3_reg_844_reg[23]_i_17_n_3 ;
  wire \tmp_1_3_reg_844_reg[23]_i_17_n_4 ;
  wire \tmp_1_3_reg_844_reg[23]_i_17_n_5 ;
  wire \tmp_1_3_reg_844_reg[23]_i_1_n_2 ;
  wire \tmp_1_3_reg_844_reg[23]_i_1_n_3 ;
  wire \tmp_1_3_reg_844_reg[23]_i_1_n_4 ;
  wire \tmp_1_3_reg_844_reg[23]_i_1_n_5 ;
  wire \tmp_1_3_reg_844_reg[27]_i_13_n_2 ;
  wire \tmp_1_3_reg_844_reg[27]_i_13_n_3 ;
  wire \tmp_1_3_reg_844_reg[27]_i_13_n_4 ;
  wire \tmp_1_3_reg_844_reg[27]_i_13_n_5 ;
  wire \tmp_1_3_reg_844_reg[27]_i_14_n_2 ;
  wire \tmp_1_3_reg_844_reg[27]_i_14_n_3 ;
  wire \tmp_1_3_reg_844_reg[27]_i_14_n_4 ;
  wire \tmp_1_3_reg_844_reg[27]_i_14_n_5 ;
  wire \tmp_1_3_reg_844_reg[27]_i_15_n_2 ;
  wire \tmp_1_3_reg_844_reg[27]_i_15_n_3 ;
  wire \tmp_1_3_reg_844_reg[27]_i_15_n_4 ;
  wire \tmp_1_3_reg_844_reg[27]_i_15_n_5 ;
  wire \tmp_1_3_reg_844_reg[27]_i_17_n_2 ;
  wire \tmp_1_3_reg_844_reg[27]_i_17_n_3 ;
  wire \tmp_1_3_reg_844_reg[27]_i_17_n_4 ;
  wire \tmp_1_3_reg_844_reg[27]_i_17_n_5 ;
  wire \tmp_1_3_reg_844_reg[27]_i_1_n_2 ;
  wire \tmp_1_3_reg_844_reg[27]_i_1_n_3 ;
  wire \tmp_1_3_reg_844_reg[27]_i_1_n_4 ;
  wire \tmp_1_3_reg_844_reg[27]_i_1_n_5 ;
  wire \tmp_1_3_reg_844_reg[31]_i_10_n_3 ;
  wire \tmp_1_3_reg_844_reg[31]_i_10_n_4 ;
  wire \tmp_1_3_reg_844_reg[31]_i_10_n_5 ;
  wire \tmp_1_3_reg_844_reg[31]_i_11_n_3 ;
  wire \tmp_1_3_reg_844_reg[31]_i_11_n_4 ;
  wire \tmp_1_3_reg_844_reg[31]_i_11_n_5 ;
  wire \tmp_1_3_reg_844_reg[31]_i_12_n_3 ;
  wire \tmp_1_3_reg_844_reg[31]_i_12_n_4 ;
  wire \tmp_1_3_reg_844_reg[31]_i_12_n_5 ;
  wire \tmp_1_3_reg_844_reg[31]_i_14_n_3 ;
  wire \tmp_1_3_reg_844_reg[31]_i_14_n_4 ;
  wire \tmp_1_3_reg_844_reg[31]_i_14_n_5 ;
  wire \tmp_1_3_reg_844_reg[31]_i_16_n_2 ;
  wire \tmp_1_3_reg_844_reg[31]_i_16_n_3 ;
  wire \tmp_1_3_reg_844_reg[31]_i_16_n_4 ;
  wire \tmp_1_3_reg_844_reg[31]_i_16_n_5 ;
  wire \tmp_1_3_reg_844_reg[31]_i_17_n_2 ;
  wire \tmp_1_3_reg_844_reg[31]_i_17_n_3 ;
  wire \tmp_1_3_reg_844_reg[31]_i_17_n_4 ;
  wire \tmp_1_3_reg_844_reg[31]_i_17_n_5 ;
  wire \tmp_1_3_reg_844_reg[31]_i_18_n_2 ;
  wire \tmp_1_3_reg_844_reg[31]_i_18_n_3 ;
  wire \tmp_1_3_reg_844_reg[31]_i_18_n_4 ;
  wire \tmp_1_3_reg_844_reg[31]_i_18_n_5 ;
  wire \tmp_1_3_reg_844_reg[31]_i_20_n_2 ;
  wire \tmp_1_3_reg_844_reg[31]_i_20_n_3 ;
  wire \tmp_1_3_reg_844_reg[31]_i_20_n_4 ;
  wire \tmp_1_3_reg_844_reg[31]_i_20_n_5 ;
  wire \tmp_1_3_reg_844_reg[31]_i_2_n_3 ;
  wire \tmp_1_3_reg_844_reg[31]_i_2_n_4 ;
  wire \tmp_1_3_reg_844_reg[31]_i_2_n_5 ;
  wire \tmp_1_3_reg_844_reg[3]_i_1_n_2 ;
  wire \tmp_1_3_reg_844_reg[3]_i_1_n_3 ;
  wire \tmp_1_3_reg_844_reg[3]_i_1_n_4 ;
  wire \tmp_1_3_reg_844_reg[3]_i_1_n_5 ;
  wire \tmp_1_3_reg_844_reg[7]_i_1_n_2 ;
  wire \tmp_1_3_reg_844_reg[7]_i_1_n_3 ;
  wire \tmp_1_3_reg_844_reg[7]_i_1_n_4 ;
  wire \tmp_1_3_reg_844_reg[7]_i_1_n_5 ;
  wire [29:0]tmp_1_cast_reg_633;
  wire [2:0]tmp_2_cast1_reg_729;
  wire [29:0]tmp_4_reg_641;
  wire tmp_6_1_fu_584_p2__0_n_100;
  wire tmp_6_1_fu_584_p2__0_n_101;
  wire tmp_6_1_fu_584_p2__0_n_102;
  wire tmp_6_1_fu_584_p2__0_n_103;
  wire tmp_6_1_fu_584_p2__0_n_104;
  wire tmp_6_1_fu_584_p2__0_n_105;
  wire tmp_6_1_fu_584_p2__0_n_106;
  wire tmp_6_1_fu_584_p2__0_n_107;
  wire tmp_6_1_fu_584_p2__0_n_108;
  wire tmp_6_1_fu_584_p2__0_n_109;
  wire tmp_6_1_fu_584_p2__0_n_110;
  wire tmp_6_1_fu_584_p2__0_n_111;
  wire tmp_6_1_fu_584_p2__0_n_112;
  wire tmp_6_1_fu_584_p2__0_n_113;
  wire tmp_6_1_fu_584_p2__0_n_114;
  wire tmp_6_1_fu_584_p2__0_n_115;
  wire tmp_6_1_fu_584_p2__0_n_116;
  wire tmp_6_1_fu_584_p2__0_n_117;
  wire tmp_6_1_fu_584_p2__0_n_118;
  wire tmp_6_1_fu_584_p2__0_n_119;
  wire tmp_6_1_fu_584_p2__0_n_120;
  wire tmp_6_1_fu_584_p2__0_n_121;
  wire tmp_6_1_fu_584_p2__0_n_122;
  wire tmp_6_1_fu_584_p2__0_n_123;
  wire tmp_6_1_fu_584_p2__0_n_124;
  wire tmp_6_1_fu_584_p2__0_n_125;
  wire tmp_6_1_fu_584_p2__0_n_126;
  wire tmp_6_1_fu_584_p2__0_n_127;
  wire tmp_6_1_fu_584_p2__0_n_128;
  wire tmp_6_1_fu_584_p2__0_n_129;
  wire tmp_6_1_fu_584_p2__0_n_130;
  wire tmp_6_1_fu_584_p2__0_n_131;
  wire tmp_6_1_fu_584_p2__0_n_132;
  wire tmp_6_1_fu_584_p2__0_n_133;
  wire tmp_6_1_fu_584_p2__0_n_134;
  wire tmp_6_1_fu_584_p2__0_n_135;
  wire tmp_6_1_fu_584_p2__0_n_136;
  wire tmp_6_1_fu_584_p2__0_n_137;
  wire tmp_6_1_fu_584_p2__0_n_138;
  wire tmp_6_1_fu_584_p2__0_n_139;
  wire tmp_6_1_fu_584_p2__0_n_140;
  wire tmp_6_1_fu_584_p2__0_n_141;
  wire tmp_6_1_fu_584_p2__0_n_142;
  wire tmp_6_1_fu_584_p2__0_n_143;
  wire tmp_6_1_fu_584_p2__0_n_144;
  wire tmp_6_1_fu_584_p2__0_n_145;
  wire tmp_6_1_fu_584_p2__0_n_146;
  wire tmp_6_1_fu_584_p2__0_n_147;
  wire tmp_6_1_fu_584_p2__0_n_148;
  wire tmp_6_1_fu_584_p2__0_n_149;
  wire tmp_6_1_fu_584_p2__0_n_150;
  wire tmp_6_1_fu_584_p2__0_n_151;
  wire tmp_6_1_fu_584_p2__0_n_152;
  wire tmp_6_1_fu_584_p2__0_n_153;
  wire tmp_6_1_fu_584_p2__0_n_154;
  wire tmp_6_1_fu_584_p2__0_n_155;
  wire tmp_6_1_fu_584_p2__0_n_60;
  wire tmp_6_1_fu_584_p2__0_n_61;
  wire tmp_6_1_fu_584_p2__0_n_62;
  wire tmp_6_1_fu_584_p2__0_n_63;
  wire tmp_6_1_fu_584_p2__0_n_64;
  wire tmp_6_1_fu_584_p2__0_n_65;
  wire tmp_6_1_fu_584_p2__0_n_66;
  wire tmp_6_1_fu_584_p2__0_n_67;
  wire tmp_6_1_fu_584_p2__0_n_68;
  wire tmp_6_1_fu_584_p2__0_n_69;
  wire tmp_6_1_fu_584_p2__0_n_70;
  wire tmp_6_1_fu_584_p2__0_n_71;
  wire tmp_6_1_fu_584_p2__0_n_72;
  wire tmp_6_1_fu_584_p2__0_n_73;
  wire tmp_6_1_fu_584_p2__0_n_74;
  wire tmp_6_1_fu_584_p2__0_n_75;
  wire tmp_6_1_fu_584_p2__0_n_76;
  wire tmp_6_1_fu_584_p2__0_n_77;
  wire tmp_6_1_fu_584_p2__0_n_78;
  wire tmp_6_1_fu_584_p2__0_n_79;
  wire tmp_6_1_fu_584_p2__0_n_80;
  wire tmp_6_1_fu_584_p2__0_n_81;
  wire tmp_6_1_fu_584_p2__0_n_82;
  wire tmp_6_1_fu_584_p2__0_n_83;
  wire tmp_6_1_fu_584_p2__0_n_84;
  wire tmp_6_1_fu_584_p2__0_n_85;
  wire tmp_6_1_fu_584_p2__0_n_86;
  wire tmp_6_1_fu_584_p2__0_n_87;
  wire tmp_6_1_fu_584_p2__0_n_88;
  wire tmp_6_1_fu_584_p2__0_n_89;
  wire tmp_6_1_fu_584_p2__0_n_90;
  wire tmp_6_1_fu_584_p2__0_n_91;
  wire tmp_6_1_fu_584_p2__0_n_92;
  wire tmp_6_1_fu_584_p2__0_n_93;
  wire tmp_6_1_fu_584_p2__0_n_94;
  wire tmp_6_1_fu_584_p2__0_n_95;
  wire tmp_6_1_fu_584_p2__0_n_96;
  wire tmp_6_1_fu_584_p2__0_n_97;
  wire tmp_6_1_fu_584_p2__0_n_98;
  wire tmp_6_1_fu_584_p2__0_n_99;
  wire tmp_6_1_fu_584_p2_n_100;
  wire tmp_6_1_fu_584_p2_n_101;
  wire tmp_6_1_fu_584_p2_n_102;
  wire tmp_6_1_fu_584_p2_n_103;
  wire tmp_6_1_fu_584_p2_n_104;
  wire tmp_6_1_fu_584_p2_n_105;
  wire tmp_6_1_fu_584_p2_n_106;
  wire tmp_6_1_fu_584_p2_n_107;
  wire tmp_6_1_fu_584_p2_n_108;
  wire tmp_6_1_fu_584_p2_n_109;
  wire tmp_6_1_fu_584_p2_n_110;
  wire tmp_6_1_fu_584_p2_n_111;
  wire tmp_6_1_fu_584_p2_n_112;
  wire tmp_6_1_fu_584_p2_n_113;
  wire tmp_6_1_fu_584_p2_n_114;
  wire tmp_6_1_fu_584_p2_n_115;
  wire tmp_6_1_fu_584_p2_n_116;
  wire tmp_6_1_fu_584_p2_n_117;
  wire tmp_6_1_fu_584_p2_n_118;
  wire tmp_6_1_fu_584_p2_n_119;
  wire tmp_6_1_fu_584_p2_n_120;
  wire tmp_6_1_fu_584_p2_n_121;
  wire tmp_6_1_fu_584_p2_n_122;
  wire tmp_6_1_fu_584_p2_n_123;
  wire tmp_6_1_fu_584_p2_n_124;
  wire tmp_6_1_fu_584_p2_n_125;
  wire tmp_6_1_fu_584_p2_n_126;
  wire tmp_6_1_fu_584_p2_n_127;
  wire tmp_6_1_fu_584_p2_n_128;
  wire tmp_6_1_fu_584_p2_n_129;
  wire tmp_6_1_fu_584_p2_n_130;
  wire tmp_6_1_fu_584_p2_n_131;
  wire tmp_6_1_fu_584_p2_n_132;
  wire tmp_6_1_fu_584_p2_n_133;
  wire tmp_6_1_fu_584_p2_n_134;
  wire tmp_6_1_fu_584_p2_n_135;
  wire tmp_6_1_fu_584_p2_n_136;
  wire tmp_6_1_fu_584_p2_n_137;
  wire tmp_6_1_fu_584_p2_n_138;
  wire tmp_6_1_fu_584_p2_n_139;
  wire tmp_6_1_fu_584_p2_n_140;
  wire tmp_6_1_fu_584_p2_n_141;
  wire tmp_6_1_fu_584_p2_n_142;
  wire tmp_6_1_fu_584_p2_n_143;
  wire tmp_6_1_fu_584_p2_n_144;
  wire tmp_6_1_fu_584_p2_n_145;
  wire tmp_6_1_fu_584_p2_n_146;
  wire tmp_6_1_fu_584_p2_n_147;
  wire tmp_6_1_fu_584_p2_n_148;
  wire tmp_6_1_fu_584_p2_n_149;
  wire tmp_6_1_fu_584_p2_n_150;
  wire tmp_6_1_fu_584_p2_n_151;
  wire tmp_6_1_fu_584_p2_n_152;
  wire tmp_6_1_fu_584_p2_n_153;
  wire tmp_6_1_fu_584_p2_n_154;
  wire tmp_6_1_fu_584_p2_n_155;
  wire tmp_6_1_fu_584_p2_n_60;
  wire tmp_6_1_fu_584_p2_n_61;
  wire tmp_6_1_fu_584_p2_n_62;
  wire tmp_6_1_fu_584_p2_n_63;
  wire tmp_6_1_fu_584_p2_n_64;
  wire tmp_6_1_fu_584_p2_n_65;
  wire tmp_6_1_fu_584_p2_n_66;
  wire tmp_6_1_fu_584_p2_n_67;
  wire tmp_6_1_fu_584_p2_n_68;
  wire tmp_6_1_fu_584_p2_n_69;
  wire tmp_6_1_fu_584_p2_n_70;
  wire tmp_6_1_fu_584_p2_n_71;
  wire tmp_6_1_fu_584_p2_n_72;
  wire tmp_6_1_fu_584_p2_n_73;
  wire tmp_6_1_fu_584_p2_n_74;
  wire tmp_6_1_fu_584_p2_n_75;
  wire tmp_6_1_fu_584_p2_n_76;
  wire tmp_6_1_fu_584_p2_n_77;
  wire tmp_6_1_fu_584_p2_n_78;
  wire tmp_6_1_fu_584_p2_n_79;
  wire tmp_6_1_fu_584_p2_n_80;
  wire tmp_6_1_fu_584_p2_n_81;
  wire tmp_6_1_fu_584_p2_n_82;
  wire tmp_6_1_fu_584_p2_n_83;
  wire tmp_6_1_fu_584_p2_n_84;
  wire tmp_6_1_fu_584_p2_n_85;
  wire tmp_6_1_fu_584_p2_n_86;
  wire tmp_6_1_fu_584_p2_n_87;
  wire tmp_6_1_fu_584_p2_n_88;
  wire tmp_6_1_fu_584_p2_n_89;
  wire tmp_6_1_fu_584_p2_n_90;
  wire tmp_6_1_fu_584_p2_n_91;
  wire tmp_6_1_fu_584_p2_n_92;
  wire tmp_6_1_fu_584_p2_n_93;
  wire tmp_6_1_fu_584_p2_n_94;
  wire tmp_6_1_fu_584_p2_n_95;
  wire tmp_6_1_fu_584_p2_n_96;
  wire tmp_6_1_fu_584_p2_n_97;
  wire tmp_6_1_fu_584_p2_n_98;
  wire tmp_6_1_fu_584_p2_n_99;
  wire \tmp_6_1_reg_798_reg[0]__0_n_2 ;
  wire \tmp_6_1_reg_798_reg[10]__0_n_2 ;
  wire \tmp_6_1_reg_798_reg[11]__0_n_2 ;
  wire \tmp_6_1_reg_798_reg[12]__0_n_2 ;
  wire \tmp_6_1_reg_798_reg[13]__0_n_2 ;
  wire \tmp_6_1_reg_798_reg[14]__0_n_2 ;
  wire \tmp_6_1_reg_798_reg[15]__0_n_2 ;
  wire \tmp_6_1_reg_798_reg[16]__0_n_2 ;
  wire \tmp_6_1_reg_798_reg[1]__0_n_2 ;
  wire \tmp_6_1_reg_798_reg[2]__0_n_2 ;
  wire \tmp_6_1_reg_798_reg[3]__0_n_2 ;
  wire \tmp_6_1_reg_798_reg[4]__0_n_2 ;
  wire \tmp_6_1_reg_798_reg[5]__0_n_2 ;
  wire \tmp_6_1_reg_798_reg[6]__0_n_2 ;
  wire \tmp_6_1_reg_798_reg[7]__0_n_2 ;
  wire \tmp_6_1_reg_798_reg[8]__0_n_2 ;
  wire \tmp_6_1_reg_798_reg[9]__0_n_2 ;
  wire tmp_6_1_reg_798_reg__0_n_100;
  wire tmp_6_1_reg_798_reg__0_n_101;
  wire tmp_6_1_reg_798_reg__0_n_102;
  wire tmp_6_1_reg_798_reg__0_n_103;
  wire tmp_6_1_reg_798_reg__0_n_104;
  wire tmp_6_1_reg_798_reg__0_n_105;
  wire tmp_6_1_reg_798_reg__0_n_106;
  wire tmp_6_1_reg_798_reg__0_n_107;
  wire tmp_6_1_reg_798_reg__0_n_60;
  wire tmp_6_1_reg_798_reg__0_n_61;
  wire tmp_6_1_reg_798_reg__0_n_62;
  wire tmp_6_1_reg_798_reg__0_n_63;
  wire tmp_6_1_reg_798_reg__0_n_64;
  wire tmp_6_1_reg_798_reg__0_n_65;
  wire tmp_6_1_reg_798_reg__0_n_66;
  wire tmp_6_1_reg_798_reg__0_n_67;
  wire tmp_6_1_reg_798_reg__0_n_68;
  wire tmp_6_1_reg_798_reg__0_n_69;
  wire tmp_6_1_reg_798_reg__0_n_70;
  wire tmp_6_1_reg_798_reg__0_n_71;
  wire tmp_6_1_reg_798_reg__0_n_72;
  wire tmp_6_1_reg_798_reg__0_n_73;
  wire tmp_6_1_reg_798_reg__0_n_74;
  wire tmp_6_1_reg_798_reg__0_n_75;
  wire tmp_6_1_reg_798_reg__0_n_76;
  wire tmp_6_1_reg_798_reg__0_n_77;
  wire tmp_6_1_reg_798_reg__0_n_78;
  wire tmp_6_1_reg_798_reg__0_n_79;
  wire tmp_6_1_reg_798_reg__0_n_80;
  wire tmp_6_1_reg_798_reg__0_n_81;
  wire tmp_6_1_reg_798_reg__0_n_82;
  wire tmp_6_1_reg_798_reg__0_n_83;
  wire tmp_6_1_reg_798_reg__0_n_84;
  wire tmp_6_1_reg_798_reg__0_n_85;
  wire tmp_6_1_reg_798_reg__0_n_86;
  wire tmp_6_1_reg_798_reg__0_n_87;
  wire tmp_6_1_reg_798_reg__0_n_88;
  wire tmp_6_1_reg_798_reg__0_n_89;
  wire tmp_6_1_reg_798_reg__0_n_90;
  wire tmp_6_1_reg_798_reg__0_n_91;
  wire tmp_6_1_reg_798_reg__0_n_92;
  wire tmp_6_1_reg_798_reg__0_n_93;
  wire tmp_6_1_reg_798_reg__0_n_94;
  wire tmp_6_1_reg_798_reg__0_n_95;
  wire tmp_6_1_reg_798_reg__0_n_96;
  wire tmp_6_1_reg_798_reg__0_n_97;
  wire tmp_6_1_reg_798_reg__0_n_98;
  wire tmp_6_1_reg_798_reg__0_n_99;
  wire [31:16]tmp_6_1_reg_798_reg__3;
  wire tmp_6_2_fu_588_p2__0_n_100;
  wire tmp_6_2_fu_588_p2__0_n_101;
  wire tmp_6_2_fu_588_p2__0_n_102;
  wire tmp_6_2_fu_588_p2__0_n_103;
  wire tmp_6_2_fu_588_p2__0_n_104;
  wire tmp_6_2_fu_588_p2__0_n_105;
  wire tmp_6_2_fu_588_p2__0_n_106;
  wire tmp_6_2_fu_588_p2__0_n_107;
  wire tmp_6_2_fu_588_p2__0_n_108;
  wire tmp_6_2_fu_588_p2__0_n_109;
  wire tmp_6_2_fu_588_p2__0_n_110;
  wire tmp_6_2_fu_588_p2__0_n_111;
  wire tmp_6_2_fu_588_p2__0_n_112;
  wire tmp_6_2_fu_588_p2__0_n_113;
  wire tmp_6_2_fu_588_p2__0_n_114;
  wire tmp_6_2_fu_588_p2__0_n_115;
  wire tmp_6_2_fu_588_p2__0_n_116;
  wire tmp_6_2_fu_588_p2__0_n_117;
  wire tmp_6_2_fu_588_p2__0_n_118;
  wire tmp_6_2_fu_588_p2__0_n_119;
  wire tmp_6_2_fu_588_p2__0_n_120;
  wire tmp_6_2_fu_588_p2__0_n_121;
  wire tmp_6_2_fu_588_p2__0_n_122;
  wire tmp_6_2_fu_588_p2__0_n_123;
  wire tmp_6_2_fu_588_p2__0_n_124;
  wire tmp_6_2_fu_588_p2__0_n_125;
  wire tmp_6_2_fu_588_p2__0_n_126;
  wire tmp_6_2_fu_588_p2__0_n_127;
  wire tmp_6_2_fu_588_p2__0_n_128;
  wire tmp_6_2_fu_588_p2__0_n_129;
  wire tmp_6_2_fu_588_p2__0_n_130;
  wire tmp_6_2_fu_588_p2__0_n_131;
  wire tmp_6_2_fu_588_p2__0_n_132;
  wire tmp_6_2_fu_588_p2__0_n_133;
  wire tmp_6_2_fu_588_p2__0_n_134;
  wire tmp_6_2_fu_588_p2__0_n_135;
  wire tmp_6_2_fu_588_p2__0_n_136;
  wire tmp_6_2_fu_588_p2__0_n_137;
  wire tmp_6_2_fu_588_p2__0_n_138;
  wire tmp_6_2_fu_588_p2__0_n_139;
  wire tmp_6_2_fu_588_p2__0_n_140;
  wire tmp_6_2_fu_588_p2__0_n_141;
  wire tmp_6_2_fu_588_p2__0_n_142;
  wire tmp_6_2_fu_588_p2__0_n_143;
  wire tmp_6_2_fu_588_p2__0_n_144;
  wire tmp_6_2_fu_588_p2__0_n_145;
  wire tmp_6_2_fu_588_p2__0_n_146;
  wire tmp_6_2_fu_588_p2__0_n_147;
  wire tmp_6_2_fu_588_p2__0_n_148;
  wire tmp_6_2_fu_588_p2__0_n_149;
  wire tmp_6_2_fu_588_p2__0_n_150;
  wire tmp_6_2_fu_588_p2__0_n_151;
  wire tmp_6_2_fu_588_p2__0_n_152;
  wire tmp_6_2_fu_588_p2__0_n_153;
  wire tmp_6_2_fu_588_p2__0_n_154;
  wire tmp_6_2_fu_588_p2__0_n_155;
  wire tmp_6_2_fu_588_p2__0_n_60;
  wire tmp_6_2_fu_588_p2__0_n_61;
  wire tmp_6_2_fu_588_p2__0_n_62;
  wire tmp_6_2_fu_588_p2__0_n_63;
  wire tmp_6_2_fu_588_p2__0_n_64;
  wire tmp_6_2_fu_588_p2__0_n_65;
  wire tmp_6_2_fu_588_p2__0_n_66;
  wire tmp_6_2_fu_588_p2__0_n_67;
  wire tmp_6_2_fu_588_p2__0_n_68;
  wire tmp_6_2_fu_588_p2__0_n_69;
  wire tmp_6_2_fu_588_p2__0_n_70;
  wire tmp_6_2_fu_588_p2__0_n_71;
  wire tmp_6_2_fu_588_p2__0_n_72;
  wire tmp_6_2_fu_588_p2__0_n_73;
  wire tmp_6_2_fu_588_p2__0_n_74;
  wire tmp_6_2_fu_588_p2__0_n_75;
  wire tmp_6_2_fu_588_p2__0_n_76;
  wire tmp_6_2_fu_588_p2__0_n_77;
  wire tmp_6_2_fu_588_p2__0_n_78;
  wire tmp_6_2_fu_588_p2__0_n_79;
  wire tmp_6_2_fu_588_p2__0_n_80;
  wire tmp_6_2_fu_588_p2__0_n_81;
  wire tmp_6_2_fu_588_p2__0_n_82;
  wire tmp_6_2_fu_588_p2__0_n_83;
  wire tmp_6_2_fu_588_p2__0_n_84;
  wire tmp_6_2_fu_588_p2__0_n_85;
  wire tmp_6_2_fu_588_p2__0_n_86;
  wire tmp_6_2_fu_588_p2__0_n_87;
  wire tmp_6_2_fu_588_p2__0_n_88;
  wire tmp_6_2_fu_588_p2__0_n_89;
  wire tmp_6_2_fu_588_p2__0_n_90;
  wire tmp_6_2_fu_588_p2__0_n_91;
  wire tmp_6_2_fu_588_p2__0_n_92;
  wire tmp_6_2_fu_588_p2__0_n_93;
  wire tmp_6_2_fu_588_p2__0_n_94;
  wire tmp_6_2_fu_588_p2__0_n_95;
  wire tmp_6_2_fu_588_p2__0_n_96;
  wire tmp_6_2_fu_588_p2__0_n_97;
  wire tmp_6_2_fu_588_p2__0_n_98;
  wire tmp_6_2_fu_588_p2__0_n_99;
  wire tmp_6_2_fu_588_p2_n_100;
  wire tmp_6_2_fu_588_p2_n_101;
  wire tmp_6_2_fu_588_p2_n_102;
  wire tmp_6_2_fu_588_p2_n_103;
  wire tmp_6_2_fu_588_p2_n_104;
  wire tmp_6_2_fu_588_p2_n_105;
  wire tmp_6_2_fu_588_p2_n_106;
  wire tmp_6_2_fu_588_p2_n_107;
  wire tmp_6_2_fu_588_p2_n_108;
  wire tmp_6_2_fu_588_p2_n_109;
  wire tmp_6_2_fu_588_p2_n_110;
  wire tmp_6_2_fu_588_p2_n_111;
  wire tmp_6_2_fu_588_p2_n_112;
  wire tmp_6_2_fu_588_p2_n_113;
  wire tmp_6_2_fu_588_p2_n_114;
  wire tmp_6_2_fu_588_p2_n_115;
  wire tmp_6_2_fu_588_p2_n_116;
  wire tmp_6_2_fu_588_p2_n_117;
  wire tmp_6_2_fu_588_p2_n_118;
  wire tmp_6_2_fu_588_p2_n_119;
  wire tmp_6_2_fu_588_p2_n_120;
  wire tmp_6_2_fu_588_p2_n_121;
  wire tmp_6_2_fu_588_p2_n_122;
  wire tmp_6_2_fu_588_p2_n_123;
  wire tmp_6_2_fu_588_p2_n_124;
  wire tmp_6_2_fu_588_p2_n_125;
  wire tmp_6_2_fu_588_p2_n_126;
  wire tmp_6_2_fu_588_p2_n_127;
  wire tmp_6_2_fu_588_p2_n_128;
  wire tmp_6_2_fu_588_p2_n_129;
  wire tmp_6_2_fu_588_p2_n_130;
  wire tmp_6_2_fu_588_p2_n_131;
  wire tmp_6_2_fu_588_p2_n_132;
  wire tmp_6_2_fu_588_p2_n_133;
  wire tmp_6_2_fu_588_p2_n_134;
  wire tmp_6_2_fu_588_p2_n_135;
  wire tmp_6_2_fu_588_p2_n_136;
  wire tmp_6_2_fu_588_p2_n_137;
  wire tmp_6_2_fu_588_p2_n_138;
  wire tmp_6_2_fu_588_p2_n_139;
  wire tmp_6_2_fu_588_p2_n_140;
  wire tmp_6_2_fu_588_p2_n_141;
  wire tmp_6_2_fu_588_p2_n_142;
  wire tmp_6_2_fu_588_p2_n_143;
  wire tmp_6_2_fu_588_p2_n_144;
  wire tmp_6_2_fu_588_p2_n_145;
  wire tmp_6_2_fu_588_p2_n_146;
  wire tmp_6_2_fu_588_p2_n_147;
  wire tmp_6_2_fu_588_p2_n_148;
  wire tmp_6_2_fu_588_p2_n_149;
  wire tmp_6_2_fu_588_p2_n_150;
  wire tmp_6_2_fu_588_p2_n_151;
  wire tmp_6_2_fu_588_p2_n_152;
  wire tmp_6_2_fu_588_p2_n_153;
  wire tmp_6_2_fu_588_p2_n_154;
  wire tmp_6_2_fu_588_p2_n_155;
  wire tmp_6_2_fu_588_p2_n_60;
  wire tmp_6_2_fu_588_p2_n_61;
  wire tmp_6_2_fu_588_p2_n_62;
  wire tmp_6_2_fu_588_p2_n_63;
  wire tmp_6_2_fu_588_p2_n_64;
  wire tmp_6_2_fu_588_p2_n_65;
  wire tmp_6_2_fu_588_p2_n_66;
  wire tmp_6_2_fu_588_p2_n_67;
  wire tmp_6_2_fu_588_p2_n_68;
  wire tmp_6_2_fu_588_p2_n_69;
  wire tmp_6_2_fu_588_p2_n_70;
  wire tmp_6_2_fu_588_p2_n_71;
  wire tmp_6_2_fu_588_p2_n_72;
  wire tmp_6_2_fu_588_p2_n_73;
  wire tmp_6_2_fu_588_p2_n_74;
  wire tmp_6_2_fu_588_p2_n_75;
  wire tmp_6_2_fu_588_p2_n_76;
  wire tmp_6_2_fu_588_p2_n_77;
  wire tmp_6_2_fu_588_p2_n_78;
  wire tmp_6_2_fu_588_p2_n_79;
  wire tmp_6_2_fu_588_p2_n_80;
  wire tmp_6_2_fu_588_p2_n_81;
  wire tmp_6_2_fu_588_p2_n_82;
  wire tmp_6_2_fu_588_p2_n_83;
  wire tmp_6_2_fu_588_p2_n_84;
  wire tmp_6_2_fu_588_p2_n_85;
  wire tmp_6_2_fu_588_p2_n_86;
  wire tmp_6_2_fu_588_p2_n_87;
  wire tmp_6_2_fu_588_p2_n_88;
  wire tmp_6_2_fu_588_p2_n_89;
  wire tmp_6_2_fu_588_p2_n_90;
  wire tmp_6_2_fu_588_p2_n_91;
  wire tmp_6_2_fu_588_p2_n_92;
  wire tmp_6_2_fu_588_p2_n_93;
  wire tmp_6_2_fu_588_p2_n_94;
  wire tmp_6_2_fu_588_p2_n_95;
  wire tmp_6_2_fu_588_p2_n_96;
  wire tmp_6_2_fu_588_p2_n_97;
  wire tmp_6_2_fu_588_p2_n_98;
  wire tmp_6_2_fu_588_p2_n_99;
  wire \tmp_6_2_reg_813_reg[0]__0_n_2 ;
  wire \tmp_6_2_reg_813_reg[10]__0_n_2 ;
  wire \tmp_6_2_reg_813_reg[11]__0_n_2 ;
  wire \tmp_6_2_reg_813_reg[12]__0_n_2 ;
  wire \tmp_6_2_reg_813_reg[13]__0_n_2 ;
  wire \tmp_6_2_reg_813_reg[14]__0_n_2 ;
  wire \tmp_6_2_reg_813_reg[15]__0_n_2 ;
  wire \tmp_6_2_reg_813_reg[16]__0_n_2 ;
  wire \tmp_6_2_reg_813_reg[1]__0_n_2 ;
  wire \tmp_6_2_reg_813_reg[2]__0_n_2 ;
  wire \tmp_6_2_reg_813_reg[3]__0_n_2 ;
  wire \tmp_6_2_reg_813_reg[4]__0_n_2 ;
  wire \tmp_6_2_reg_813_reg[5]__0_n_2 ;
  wire \tmp_6_2_reg_813_reg[6]__0_n_2 ;
  wire \tmp_6_2_reg_813_reg[7]__0_n_2 ;
  wire \tmp_6_2_reg_813_reg[8]__0_n_2 ;
  wire \tmp_6_2_reg_813_reg[9]__0_n_2 ;
  wire tmp_6_2_reg_813_reg__0_n_100;
  wire tmp_6_2_reg_813_reg__0_n_101;
  wire tmp_6_2_reg_813_reg__0_n_102;
  wire tmp_6_2_reg_813_reg__0_n_103;
  wire tmp_6_2_reg_813_reg__0_n_104;
  wire tmp_6_2_reg_813_reg__0_n_105;
  wire tmp_6_2_reg_813_reg__0_n_106;
  wire tmp_6_2_reg_813_reg__0_n_107;
  wire tmp_6_2_reg_813_reg__0_n_60;
  wire tmp_6_2_reg_813_reg__0_n_61;
  wire tmp_6_2_reg_813_reg__0_n_62;
  wire tmp_6_2_reg_813_reg__0_n_63;
  wire tmp_6_2_reg_813_reg__0_n_64;
  wire tmp_6_2_reg_813_reg__0_n_65;
  wire tmp_6_2_reg_813_reg__0_n_66;
  wire tmp_6_2_reg_813_reg__0_n_67;
  wire tmp_6_2_reg_813_reg__0_n_68;
  wire tmp_6_2_reg_813_reg__0_n_69;
  wire tmp_6_2_reg_813_reg__0_n_70;
  wire tmp_6_2_reg_813_reg__0_n_71;
  wire tmp_6_2_reg_813_reg__0_n_72;
  wire tmp_6_2_reg_813_reg__0_n_73;
  wire tmp_6_2_reg_813_reg__0_n_74;
  wire tmp_6_2_reg_813_reg__0_n_75;
  wire tmp_6_2_reg_813_reg__0_n_76;
  wire tmp_6_2_reg_813_reg__0_n_77;
  wire tmp_6_2_reg_813_reg__0_n_78;
  wire tmp_6_2_reg_813_reg__0_n_79;
  wire tmp_6_2_reg_813_reg__0_n_80;
  wire tmp_6_2_reg_813_reg__0_n_81;
  wire tmp_6_2_reg_813_reg__0_n_82;
  wire tmp_6_2_reg_813_reg__0_n_83;
  wire tmp_6_2_reg_813_reg__0_n_84;
  wire tmp_6_2_reg_813_reg__0_n_85;
  wire tmp_6_2_reg_813_reg__0_n_86;
  wire tmp_6_2_reg_813_reg__0_n_87;
  wire tmp_6_2_reg_813_reg__0_n_88;
  wire tmp_6_2_reg_813_reg__0_n_89;
  wire tmp_6_2_reg_813_reg__0_n_90;
  wire tmp_6_2_reg_813_reg__0_n_91;
  wire tmp_6_2_reg_813_reg__0_n_92;
  wire tmp_6_2_reg_813_reg__0_n_93;
  wire tmp_6_2_reg_813_reg__0_n_94;
  wire tmp_6_2_reg_813_reg__0_n_95;
  wire tmp_6_2_reg_813_reg__0_n_96;
  wire tmp_6_2_reg_813_reg__0_n_97;
  wire tmp_6_2_reg_813_reg__0_n_98;
  wire tmp_6_2_reg_813_reg__0_n_99;
  wire [31:16]tmp_6_2_reg_813_reg__3;
  wire tmp_6_3_fu_600_p2__0_n_100;
  wire tmp_6_3_fu_600_p2__0_n_101;
  wire tmp_6_3_fu_600_p2__0_n_102;
  wire tmp_6_3_fu_600_p2__0_n_103;
  wire tmp_6_3_fu_600_p2__0_n_104;
  wire tmp_6_3_fu_600_p2__0_n_105;
  wire tmp_6_3_fu_600_p2__0_n_106;
  wire tmp_6_3_fu_600_p2__0_n_107;
  wire tmp_6_3_fu_600_p2__0_n_108;
  wire tmp_6_3_fu_600_p2__0_n_109;
  wire tmp_6_3_fu_600_p2__0_n_110;
  wire tmp_6_3_fu_600_p2__0_n_111;
  wire tmp_6_3_fu_600_p2__0_n_112;
  wire tmp_6_3_fu_600_p2__0_n_113;
  wire tmp_6_3_fu_600_p2__0_n_114;
  wire tmp_6_3_fu_600_p2__0_n_115;
  wire tmp_6_3_fu_600_p2__0_n_116;
  wire tmp_6_3_fu_600_p2__0_n_117;
  wire tmp_6_3_fu_600_p2__0_n_118;
  wire tmp_6_3_fu_600_p2__0_n_119;
  wire tmp_6_3_fu_600_p2__0_n_120;
  wire tmp_6_3_fu_600_p2__0_n_121;
  wire tmp_6_3_fu_600_p2__0_n_122;
  wire tmp_6_3_fu_600_p2__0_n_123;
  wire tmp_6_3_fu_600_p2__0_n_124;
  wire tmp_6_3_fu_600_p2__0_n_125;
  wire tmp_6_3_fu_600_p2__0_n_126;
  wire tmp_6_3_fu_600_p2__0_n_127;
  wire tmp_6_3_fu_600_p2__0_n_128;
  wire tmp_6_3_fu_600_p2__0_n_129;
  wire tmp_6_3_fu_600_p2__0_n_130;
  wire tmp_6_3_fu_600_p2__0_n_131;
  wire tmp_6_3_fu_600_p2__0_n_132;
  wire tmp_6_3_fu_600_p2__0_n_133;
  wire tmp_6_3_fu_600_p2__0_n_134;
  wire tmp_6_3_fu_600_p2__0_n_135;
  wire tmp_6_3_fu_600_p2__0_n_136;
  wire tmp_6_3_fu_600_p2__0_n_137;
  wire tmp_6_3_fu_600_p2__0_n_138;
  wire tmp_6_3_fu_600_p2__0_n_139;
  wire tmp_6_3_fu_600_p2__0_n_140;
  wire tmp_6_3_fu_600_p2__0_n_141;
  wire tmp_6_3_fu_600_p2__0_n_142;
  wire tmp_6_3_fu_600_p2__0_n_143;
  wire tmp_6_3_fu_600_p2__0_n_144;
  wire tmp_6_3_fu_600_p2__0_n_145;
  wire tmp_6_3_fu_600_p2__0_n_146;
  wire tmp_6_3_fu_600_p2__0_n_147;
  wire tmp_6_3_fu_600_p2__0_n_148;
  wire tmp_6_3_fu_600_p2__0_n_149;
  wire tmp_6_3_fu_600_p2__0_n_150;
  wire tmp_6_3_fu_600_p2__0_n_151;
  wire tmp_6_3_fu_600_p2__0_n_152;
  wire tmp_6_3_fu_600_p2__0_n_153;
  wire tmp_6_3_fu_600_p2__0_n_154;
  wire tmp_6_3_fu_600_p2__0_n_155;
  wire tmp_6_3_fu_600_p2__0_n_60;
  wire tmp_6_3_fu_600_p2__0_n_61;
  wire tmp_6_3_fu_600_p2__0_n_62;
  wire tmp_6_3_fu_600_p2__0_n_63;
  wire tmp_6_3_fu_600_p2__0_n_64;
  wire tmp_6_3_fu_600_p2__0_n_65;
  wire tmp_6_3_fu_600_p2__0_n_66;
  wire tmp_6_3_fu_600_p2__0_n_67;
  wire tmp_6_3_fu_600_p2__0_n_68;
  wire tmp_6_3_fu_600_p2__0_n_69;
  wire tmp_6_3_fu_600_p2__0_n_70;
  wire tmp_6_3_fu_600_p2__0_n_71;
  wire tmp_6_3_fu_600_p2__0_n_72;
  wire tmp_6_3_fu_600_p2__0_n_73;
  wire tmp_6_3_fu_600_p2__0_n_74;
  wire tmp_6_3_fu_600_p2__0_n_75;
  wire tmp_6_3_fu_600_p2__0_n_76;
  wire tmp_6_3_fu_600_p2__0_n_77;
  wire tmp_6_3_fu_600_p2__0_n_78;
  wire tmp_6_3_fu_600_p2__0_n_79;
  wire tmp_6_3_fu_600_p2__0_n_80;
  wire tmp_6_3_fu_600_p2__0_n_81;
  wire tmp_6_3_fu_600_p2__0_n_82;
  wire tmp_6_3_fu_600_p2__0_n_83;
  wire tmp_6_3_fu_600_p2__0_n_84;
  wire tmp_6_3_fu_600_p2__0_n_85;
  wire tmp_6_3_fu_600_p2__0_n_86;
  wire tmp_6_3_fu_600_p2__0_n_87;
  wire tmp_6_3_fu_600_p2__0_n_88;
  wire tmp_6_3_fu_600_p2__0_n_89;
  wire tmp_6_3_fu_600_p2__0_n_90;
  wire tmp_6_3_fu_600_p2__0_n_91;
  wire tmp_6_3_fu_600_p2__0_n_92;
  wire tmp_6_3_fu_600_p2__0_n_93;
  wire tmp_6_3_fu_600_p2__0_n_94;
  wire tmp_6_3_fu_600_p2__0_n_95;
  wire tmp_6_3_fu_600_p2__0_n_96;
  wire tmp_6_3_fu_600_p2__0_n_97;
  wire tmp_6_3_fu_600_p2__0_n_98;
  wire tmp_6_3_fu_600_p2__0_n_99;
  wire tmp_6_3_fu_600_p2_n_100;
  wire tmp_6_3_fu_600_p2_n_101;
  wire tmp_6_3_fu_600_p2_n_102;
  wire tmp_6_3_fu_600_p2_n_103;
  wire tmp_6_3_fu_600_p2_n_104;
  wire tmp_6_3_fu_600_p2_n_105;
  wire tmp_6_3_fu_600_p2_n_106;
  wire tmp_6_3_fu_600_p2_n_107;
  wire tmp_6_3_fu_600_p2_n_108;
  wire tmp_6_3_fu_600_p2_n_109;
  wire tmp_6_3_fu_600_p2_n_110;
  wire tmp_6_3_fu_600_p2_n_111;
  wire tmp_6_3_fu_600_p2_n_112;
  wire tmp_6_3_fu_600_p2_n_113;
  wire tmp_6_3_fu_600_p2_n_114;
  wire tmp_6_3_fu_600_p2_n_115;
  wire tmp_6_3_fu_600_p2_n_116;
  wire tmp_6_3_fu_600_p2_n_117;
  wire tmp_6_3_fu_600_p2_n_118;
  wire tmp_6_3_fu_600_p2_n_119;
  wire tmp_6_3_fu_600_p2_n_120;
  wire tmp_6_3_fu_600_p2_n_121;
  wire tmp_6_3_fu_600_p2_n_122;
  wire tmp_6_3_fu_600_p2_n_123;
  wire tmp_6_3_fu_600_p2_n_124;
  wire tmp_6_3_fu_600_p2_n_125;
  wire tmp_6_3_fu_600_p2_n_126;
  wire tmp_6_3_fu_600_p2_n_127;
  wire tmp_6_3_fu_600_p2_n_128;
  wire tmp_6_3_fu_600_p2_n_129;
  wire tmp_6_3_fu_600_p2_n_130;
  wire tmp_6_3_fu_600_p2_n_131;
  wire tmp_6_3_fu_600_p2_n_132;
  wire tmp_6_3_fu_600_p2_n_133;
  wire tmp_6_3_fu_600_p2_n_134;
  wire tmp_6_3_fu_600_p2_n_135;
  wire tmp_6_3_fu_600_p2_n_136;
  wire tmp_6_3_fu_600_p2_n_137;
  wire tmp_6_3_fu_600_p2_n_138;
  wire tmp_6_3_fu_600_p2_n_139;
  wire tmp_6_3_fu_600_p2_n_140;
  wire tmp_6_3_fu_600_p2_n_141;
  wire tmp_6_3_fu_600_p2_n_142;
  wire tmp_6_3_fu_600_p2_n_143;
  wire tmp_6_3_fu_600_p2_n_144;
  wire tmp_6_3_fu_600_p2_n_145;
  wire tmp_6_3_fu_600_p2_n_146;
  wire tmp_6_3_fu_600_p2_n_147;
  wire tmp_6_3_fu_600_p2_n_148;
  wire tmp_6_3_fu_600_p2_n_149;
  wire tmp_6_3_fu_600_p2_n_150;
  wire tmp_6_3_fu_600_p2_n_151;
  wire tmp_6_3_fu_600_p2_n_152;
  wire tmp_6_3_fu_600_p2_n_153;
  wire tmp_6_3_fu_600_p2_n_154;
  wire tmp_6_3_fu_600_p2_n_155;
  wire tmp_6_3_fu_600_p2_n_60;
  wire tmp_6_3_fu_600_p2_n_61;
  wire tmp_6_3_fu_600_p2_n_62;
  wire tmp_6_3_fu_600_p2_n_63;
  wire tmp_6_3_fu_600_p2_n_64;
  wire tmp_6_3_fu_600_p2_n_65;
  wire tmp_6_3_fu_600_p2_n_66;
  wire tmp_6_3_fu_600_p2_n_67;
  wire tmp_6_3_fu_600_p2_n_68;
  wire tmp_6_3_fu_600_p2_n_69;
  wire tmp_6_3_fu_600_p2_n_70;
  wire tmp_6_3_fu_600_p2_n_71;
  wire tmp_6_3_fu_600_p2_n_72;
  wire tmp_6_3_fu_600_p2_n_73;
  wire tmp_6_3_fu_600_p2_n_74;
  wire tmp_6_3_fu_600_p2_n_75;
  wire tmp_6_3_fu_600_p2_n_76;
  wire tmp_6_3_fu_600_p2_n_77;
  wire tmp_6_3_fu_600_p2_n_78;
  wire tmp_6_3_fu_600_p2_n_79;
  wire tmp_6_3_fu_600_p2_n_80;
  wire tmp_6_3_fu_600_p2_n_81;
  wire tmp_6_3_fu_600_p2_n_82;
  wire tmp_6_3_fu_600_p2_n_83;
  wire tmp_6_3_fu_600_p2_n_84;
  wire tmp_6_3_fu_600_p2_n_85;
  wire tmp_6_3_fu_600_p2_n_86;
  wire tmp_6_3_fu_600_p2_n_87;
  wire tmp_6_3_fu_600_p2_n_88;
  wire tmp_6_3_fu_600_p2_n_89;
  wire tmp_6_3_fu_600_p2_n_90;
  wire tmp_6_3_fu_600_p2_n_91;
  wire tmp_6_3_fu_600_p2_n_92;
  wire tmp_6_3_fu_600_p2_n_93;
  wire tmp_6_3_fu_600_p2_n_94;
  wire tmp_6_3_fu_600_p2_n_95;
  wire tmp_6_3_fu_600_p2_n_96;
  wire tmp_6_3_fu_600_p2_n_97;
  wire tmp_6_3_fu_600_p2_n_98;
  wire tmp_6_3_fu_600_p2_n_99;
  wire \tmp_6_3_reg_833_reg[0]__0_n_2 ;
  wire \tmp_6_3_reg_833_reg[10]__0_n_2 ;
  wire \tmp_6_3_reg_833_reg[11]__0_n_2 ;
  wire \tmp_6_3_reg_833_reg[12]__0_n_2 ;
  wire \tmp_6_3_reg_833_reg[13]__0_n_2 ;
  wire \tmp_6_3_reg_833_reg[14]__0_n_2 ;
  wire \tmp_6_3_reg_833_reg[15]__0_n_2 ;
  wire \tmp_6_3_reg_833_reg[16]__0_n_2 ;
  wire \tmp_6_3_reg_833_reg[1]__0_n_2 ;
  wire \tmp_6_3_reg_833_reg[2]__0_n_2 ;
  wire \tmp_6_3_reg_833_reg[3]__0_n_2 ;
  wire \tmp_6_3_reg_833_reg[4]__0_n_2 ;
  wire \tmp_6_3_reg_833_reg[5]__0_n_2 ;
  wire \tmp_6_3_reg_833_reg[6]__0_n_2 ;
  wire \tmp_6_3_reg_833_reg[7]__0_n_2 ;
  wire \tmp_6_3_reg_833_reg[8]__0_n_2 ;
  wire \tmp_6_3_reg_833_reg[9]__0_n_2 ;
  wire tmp_6_3_reg_833_reg__0_n_100;
  wire tmp_6_3_reg_833_reg__0_n_101;
  wire tmp_6_3_reg_833_reg__0_n_102;
  wire tmp_6_3_reg_833_reg__0_n_103;
  wire tmp_6_3_reg_833_reg__0_n_104;
  wire tmp_6_3_reg_833_reg__0_n_105;
  wire tmp_6_3_reg_833_reg__0_n_106;
  wire tmp_6_3_reg_833_reg__0_n_107;
  wire tmp_6_3_reg_833_reg__0_n_60;
  wire tmp_6_3_reg_833_reg__0_n_61;
  wire tmp_6_3_reg_833_reg__0_n_62;
  wire tmp_6_3_reg_833_reg__0_n_63;
  wire tmp_6_3_reg_833_reg__0_n_64;
  wire tmp_6_3_reg_833_reg__0_n_65;
  wire tmp_6_3_reg_833_reg__0_n_66;
  wire tmp_6_3_reg_833_reg__0_n_67;
  wire tmp_6_3_reg_833_reg__0_n_68;
  wire tmp_6_3_reg_833_reg__0_n_69;
  wire tmp_6_3_reg_833_reg__0_n_70;
  wire tmp_6_3_reg_833_reg__0_n_71;
  wire tmp_6_3_reg_833_reg__0_n_72;
  wire tmp_6_3_reg_833_reg__0_n_73;
  wire tmp_6_3_reg_833_reg__0_n_74;
  wire tmp_6_3_reg_833_reg__0_n_75;
  wire tmp_6_3_reg_833_reg__0_n_76;
  wire tmp_6_3_reg_833_reg__0_n_77;
  wire tmp_6_3_reg_833_reg__0_n_78;
  wire tmp_6_3_reg_833_reg__0_n_79;
  wire tmp_6_3_reg_833_reg__0_n_80;
  wire tmp_6_3_reg_833_reg__0_n_81;
  wire tmp_6_3_reg_833_reg__0_n_82;
  wire tmp_6_3_reg_833_reg__0_n_83;
  wire tmp_6_3_reg_833_reg__0_n_84;
  wire tmp_6_3_reg_833_reg__0_n_85;
  wire tmp_6_3_reg_833_reg__0_n_86;
  wire tmp_6_3_reg_833_reg__0_n_87;
  wire tmp_6_3_reg_833_reg__0_n_88;
  wire tmp_6_3_reg_833_reg__0_n_89;
  wire tmp_6_3_reg_833_reg__0_n_90;
  wire tmp_6_3_reg_833_reg__0_n_91;
  wire tmp_6_3_reg_833_reg__0_n_92;
  wire tmp_6_3_reg_833_reg__0_n_93;
  wire tmp_6_3_reg_833_reg__0_n_94;
  wire tmp_6_3_reg_833_reg__0_n_95;
  wire tmp_6_3_reg_833_reg__0_n_96;
  wire tmp_6_3_reg_833_reg__0_n_97;
  wire tmp_6_3_reg_833_reg__0_n_98;
  wire tmp_6_3_reg_833_reg__0_n_99;
  wire [31:16]tmp_6_3_reg_833_reg__3;
  wire tmp_6_fu_580_p2__0_n_100;
  wire tmp_6_fu_580_p2__0_n_101;
  wire tmp_6_fu_580_p2__0_n_102;
  wire tmp_6_fu_580_p2__0_n_103;
  wire tmp_6_fu_580_p2__0_n_104;
  wire tmp_6_fu_580_p2__0_n_105;
  wire tmp_6_fu_580_p2__0_n_106;
  wire tmp_6_fu_580_p2__0_n_107;
  wire tmp_6_fu_580_p2__0_n_108;
  wire tmp_6_fu_580_p2__0_n_109;
  wire tmp_6_fu_580_p2__0_n_110;
  wire tmp_6_fu_580_p2__0_n_111;
  wire tmp_6_fu_580_p2__0_n_112;
  wire tmp_6_fu_580_p2__0_n_113;
  wire tmp_6_fu_580_p2__0_n_114;
  wire tmp_6_fu_580_p2__0_n_115;
  wire tmp_6_fu_580_p2__0_n_116;
  wire tmp_6_fu_580_p2__0_n_117;
  wire tmp_6_fu_580_p2__0_n_118;
  wire tmp_6_fu_580_p2__0_n_119;
  wire tmp_6_fu_580_p2__0_n_120;
  wire tmp_6_fu_580_p2__0_n_121;
  wire tmp_6_fu_580_p2__0_n_122;
  wire tmp_6_fu_580_p2__0_n_123;
  wire tmp_6_fu_580_p2__0_n_124;
  wire tmp_6_fu_580_p2__0_n_125;
  wire tmp_6_fu_580_p2__0_n_126;
  wire tmp_6_fu_580_p2__0_n_127;
  wire tmp_6_fu_580_p2__0_n_128;
  wire tmp_6_fu_580_p2__0_n_129;
  wire tmp_6_fu_580_p2__0_n_130;
  wire tmp_6_fu_580_p2__0_n_131;
  wire tmp_6_fu_580_p2__0_n_132;
  wire tmp_6_fu_580_p2__0_n_133;
  wire tmp_6_fu_580_p2__0_n_134;
  wire tmp_6_fu_580_p2__0_n_135;
  wire tmp_6_fu_580_p2__0_n_136;
  wire tmp_6_fu_580_p2__0_n_137;
  wire tmp_6_fu_580_p2__0_n_138;
  wire tmp_6_fu_580_p2__0_n_139;
  wire tmp_6_fu_580_p2__0_n_140;
  wire tmp_6_fu_580_p2__0_n_141;
  wire tmp_6_fu_580_p2__0_n_142;
  wire tmp_6_fu_580_p2__0_n_143;
  wire tmp_6_fu_580_p2__0_n_144;
  wire tmp_6_fu_580_p2__0_n_145;
  wire tmp_6_fu_580_p2__0_n_146;
  wire tmp_6_fu_580_p2__0_n_147;
  wire tmp_6_fu_580_p2__0_n_148;
  wire tmp_6_fu_580_p2__0_n_149;
  wire tmp_6_fu_580_p2__0_n_150;
  wire tmp_6_fu_580_p2__0_n_151;
  wire tmp_6_fu_580_p2__0_n_152;
  wire tmp_6_fu_580_p2__0_n_153;
  wire tmp_6_fu_580_p2__0_n_154;
  wire tmp_6_fu_580_p2__0_n_155;
  wire tmp_6_fu_580_p2__0_n_60;
  wire tmp_6_fu_580_p2__0_n_61;
  wire tmp_6_fu_580_p2__0_n_62;
  wire tmp_6_fu_580_p2__0_n_63;
  wire tmp_6_fu_580_p2__0_n_64;
  wire tmp_6_fu_580_p2__0_n_65;
  wire tmp_6_fu_580_p2__0_n_66;
  wire tmp_6_fu_580_p2__0_n_67;
  wire tmp_6_fu_580_p2__0_n_68;
  wire tmp_6_fu_580_p2__0_n_69;
  wire tmp_6_fu_580_p2__0_n_70;
  wire tmp_6_fu_580_p2__0_n_71;
  wire tmp_6_fu_580_p2__0_n_72;
  wire tmp_6_fu_580_p2__0_n_73;
  wire tmp_6_fu_580_p2__0_n_74;
  wire tmp_6_fu_580_p2__0_n_75;
  wire tmp_6_fu_580_p2__0_n_76;
  wire tmp_6_fu_580_p2__0_n_77;
  wire tmp_6_fu_580_p2__0_n_78;
  wire tmp_6_fu_580_p2__0_n_79;
  wire tmp_6_fu_580_p2__0_n_80;
  wire tmp_6_fu_580_p2__0_n_81;
  wire tmp_6_fu_580_p2__0_n_82;
  wire tmp_6_fu_580_p2__0_n_83;
  wire tmp_6_fu_580_p2__0_n_84;
  wire tmp_6_fu_580_p2__0_n_85;
  wire tmp_6_fu_580_p2__0_n_86;
  wire tmp_6_fu_580_p2__0_n_87;
  wire tmp_6_fu_580_p2__0_n_88;
  wire tmp_6_fu_580_p2__0_n_89;
  wire tmp_6_fu_580_p2__0_n_90;
  wire tmp_6_fu_580_p2__0_n_91;
  wire tmp_6_fu_580_p2__0_n_92;
  wire tmp_6_fu_580_p2__0_n_93;
  wire tmp_6_fu_580_p2__0_n_94;
  wire tmp_6_fu_580_p2__0_n_95;
  wire tmp_6_fu_580_p2__0_n_96;
  wire tmp_6_fu_580_p2__0_n_97;
  wire tmp_6_fu_580_p2__0_n_98;
  wire tmp_6_fu_580_p2__0_n_99;
  wire tmp_6_fu_580_p2_n_100;
  wire tmp_6_fu_580_p2_n_101;
  wire tmp_6_fu_580_p2_n_102;
  wire tmp_6_fu_580_p2_n_103;
  wire tmp_6_fu_580_p2_n_104;
  wire tmp_6_fu_580_p2_n_105;
  wire tmp_6_fu_580_p2_n_106;
  wire tmp_6_fu_580_p2_n_107;
  wire tmp_6_fu_580_p2_n_108;
  wire tmp_6_fu_580_p2_n_109;
  wire tmp_6_fu_580_p2_n_110;
  wire tmp_6_fu_580_p2_n_111;
  wire tmp_6_fu_580_p2_n_112;
  wire tmp_6_fu_580_p2_n_113;
  wire tmp_6_fu_580_p2_n_114;
  wire tmp_6_fu_580_p2_n_115;
  wire tmp_6_fu_580_p2_n_116;
  wire tmp_6_fu_580_p2_n_117;
  wire tmp_6_fu_580_p2_n_118;
  wire tmp_6_fu_580_p2_n_119;
  wire tmp_6_fu_580_p2_n_120;
  wire tmp_6_fu_580_p2_n_121;
  wire tmp_6_fu_580_p2_n_122;
  wire tmp_6_fu_580_p2_n_123;
  wire tmp_6_fu_580_p2_n_124;
  wire tmp_6_fu_580_p2_n_125;
  wire tmp_6_fu_580_p2_n_126;
  wire tmp_6_fu_580_p2_n_127;
  wire tmp_6_fu_580_p2_n_128;
  wire tmp_6_fu_580_p2_n_129;
  wire tmp_6_fu_580_p2_n_130;
  wire tmp_6_fu_580_p2_n_131;
  wire tmp_6_fu_580_p2_n_132;
  wire tmp_6_fu_580_p2_n_133;
  wire tmp_6_fu_580_p2_n_134;
  wire tmp_6_fu_580_p2_n_135;
  wire tmp_6_fu_580_p2_n_136;
  wire tmp_6_fu_580_p2_n_137;
  wire tmp_6_fu_580_p2_n_138;
  wire tmp_6_fu_580_p2_n_139;
  wire tmp_6_fu_580_p2_n_140;
  wire tmp_6_fu_580_p2_n_141;
  wire tmp_6_fu_580_p2_n_142;
  wire tmp_6_fu_580_p2_n_143;
  wire tmp_6_fu_580_p2_n_144;
  wire tmp_6_fu_580_p2_n_145;
  wire tmp_6_fu_580_p2_n_146;
  wire tmp_6_fu_580_p2_n_147;
  wire tmp_6_fu_580_p2_n_148;
  wire tmp_6_fu_580_p2_n_149;
  wire tmp_6_fu_580_p2_n_150;
  wire tmp_6_fu_580_p2_n_151;
  wire tmp_6_fu_580_p2_n_152;
  wire tmp_6_fu_580_p2_n_153;
  wire tmp_6_fu_580_p2_n_154;
  wire tmp_6_fu_580_p2_n_155;
  wire tmp_6_fu_580_p2_n_60;
  wire tmp_6_fu_580_p2_n_61;
  wire tmp_6_fu_580_p2_n_62;
  wire tmp_6_fu_580_p2_n_63;
  wire tmp_6_fu_580_p2_n_64;
  wire tmp_6_fu_580_p2_n_65;
  wire tmp_6_fu_580_p2_n_66;
  wire tmp_6_fu_580_p2_n_67;
  wire tmp_6_fu_580_p2_n_68;
  wire tmp_6_fu_580_p2_n_69;
  wire tmp_6_fu_580_p2_n_70;
  wire tmp_6_fu_580_p2_n_71;
  wire tmp_6_fu_580_p2_n_72;
  wire tmp_6_fu_580_p2_n_73;
  wire tmp_6_fu_580_p2_n_74;
  wire tmp_6_fu_580_p2_n_75;
  wire tmp_6_fu_580_p2_n_76;
  wire tmp_6_fu_580_p2_n_77;
  wire tmp_6_fu_580_p2_n_78;
  wire tmp_6_fu_580_p2_n_79;
  wire tmp_6_fu_580_p2_n_80;
  wire tmp_6_fu_580_p2_n_81;
  wire tmp_6_fu_580_p2_n_82;
  wire tmp_6_fu_580_p2_n_83;
  wire tmp_6_fu_580_p2_n_84;
  wire tmp_6_fu_580_p2_n_85;
  wire tmp_6_fu_580_p2_n_86;
  wire tmp_6_fu_580_p2_n_87;
  wire tmp_6_fu_580_p2_n_88;
  wire tmp_6_fu_580_p2_n_89;
  wire tmp_6_fu_580_p2_n_90;
  wire tmp_6_fu_580_p2_n_91;
  wire tmp_6_fu_580_p2_n_92;
  wire tmp_6_fu_580_p2_n_93;
  wire tmp_6_fu_580_p2_n_94;
  wire tmp_6_fu_580_p2_n_95;
  wire tmp_6_fu_580_p2_n_96;
  wire tmp_6_fu_580_p2_n_97;
  wire tmp_6_fu_580_p2_n_98;
  wire tmp_6_fu_580_p2_n_99;
  wire \tmp_6_reg_783_reg[0]__0_n_2 ;
  wire \tmp_6_reg_783_reg[10]__0_n_2 ;
  wire \tmp_6_reg_783_reg[11]__0_n_2 ;
  wire \tmp_6_reg_783_reg[12]__0_n_2 ;
  wire \tmp_6_reg_783_reg[13]__0_n_2 ;
  wire \tmp_6_reg_783_reg[14]__0_n_2 ;
  wire \tmp_6_reg_783_reg[15]__0_n_2 ;
  wire \tmp_6_reg_783_reg[16]__0_n_2 ;
  wire \tmp_6_reg_783_reg[1]__0_n_2 ;
  wire \tmp_6_reg_783_reg[2]__0_n_2 ;
  wire \tmp_6_reg_783_reg[3]__0_n_2 ;
  wire \tmp_6_reg_783_reg[4]__0_n_2 ;
  wire \tmp_6_reg_783_reg[5]__0_n_2 ;
  wire \tmp_6_reg_783_reg[6]__0_n_2 ;
  wire \tmp_6_reg_783_reg[7]__0_n_2 ;
  wire \tmp_6_reg_783_reg[8]__0_n_2 ;
  wire \tmp_6_reg_783_reg[9]__0_n_2 ;
  wire tmp_6_reg_783_reg__0_n_100;
  wire tmp_6_reg_783_reg__0_n_101;
  wire tmp_6_reg_783_reg__0_n_102;
  wire tmp_6_reg_783_reg__0_n_103;
  wire tmp_6_reg_783_reg__0_n_104;
  wire tmp_6_reg_783_reg__0_n_105;
  wire tmp_6_reg_783_reg__0_n_106;
  wire tmp_6_reg_783_reg__0_n_107;
  wire tmp_6_reg_783_reg__0_n_60;
  wire tmp_6_reg_783_reg__0_n_61;
  wire tmp_6_reg_783_reg__0_n_62;
  wire tmp_6_reg_783_reg__0_n_63;
  wire tmp_6_reg_783_reg__0_n_64;
  wire tmp_6_reg_783_reg__0_n_65;
  wire tmp_6_reg_783_reg__0_n_66;
  wire tmp_6_reg_783_reg__0_n_67;
  wire tmp_6_reg_783_reg__0_n_68;
  wire tmp_6_reg_783_reg__0_n_69;
  wire tmp_6_reg_783_reg__0_n_70;
  wire tmp_6_reg_783_reg__0_n_71;
  wire tmp_6_reg_783_reg__0_n_72;
  wire tmp_6_reg_783_reg__0_n_73;
  wire tmp_6_reg_783_reg__0_n_74;
  wire tmp_6_reg_783_reg__0_n_75;
  wire tmp_6_reg_783_reg__0_n_76;
  wire tmp_6_reg_783_reg__0_n_77;
  wire tmp_6_reg_783_reg__0_n_78;
  wire tmp_6_reg_783_reg__0_n_79;
  wire tmp_6_reg_783_reg__0_n_80;
  wire tmp_6_reg_783_reg__0_n_81;
  wire tmp_6_reg_783_reg__0_n_82;
  wire tmp_6_reg_783_reg__0_n_83;
  wire tmp_6_reg_783_reg__0_n_84;
  wire tmp_6_reg_783_reg__0_n_85;
  wire tmp_6_reg_783_reg__0_n_86;
  wire tmp_6_reg_783_reg__0_n_87;
  wire tmp_6_reg_783_reg__0_n_88;
  wire tmp_6_reg_783_reg__0_n_89;
  wire tmp_6_reg_783_reg__0_n_90;
  wire tmp_6_reg_783_reg__0_n_91;
  wire tmp_6_reg_783_reg__0_n_92;
  wire tmp_6_reg_783_reg__0_n_93;
  wire tmp_6_reg_783_reg__0_n_94;
  wire tmp_6_reg_783_reg__0_n_95;
  wire tmp_6_reg_783_reg__0_n_96;
  wire tmp_6_reg_783_reg__0_n_97;
  wire tmp_6_reg_783_reg__0_n_98;
  wire tmp_6_reg_783_reg__0_n_99;
  wire [31:16]tmp_6_reg_783_reg__3;
  wire [29:0]tmp_cast_reg_628_reg__0;
  wire [1:0]tmp_mid2_v_fu_353_p3;
  wire [1:0]tmp_mid2_v_reg_670;
  wire [3:0]\NLW_A2_sum_reg_684_reg[29]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_A2_sum_reg_684_reg[29]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_B4_sum1_reg_712_reg[29]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_B4_sum1_reg_712_reg[29]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_B4_sum2_reg_735_reg[29]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_B4_sum2_reg_735_reg[29]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_B4_sum3_reg_752_reg[29]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_B4_sum3_reg_752_reg[29]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_B4_sum_reg_695_reg[29]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_B4_sum_reg_695_reg[29]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_B4_sum_reg_695_reg[3]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_gmem_addr_1_reg_700_reg[29]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmem_addr_1_reg_700_reg[29]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_gmem_addr_2_reg_717_reg[29]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_gmem_addr_3_reg_740_reg[29]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmem_addr_3_reg_740_reg[29]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_out6_sum_reg_828_reg[29]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_out6_sum_reg_828_reg[29]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_tmp_1_3_reg_844_reg[31]_i_10_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp_1_3_reg_844_reg[31]_i_11_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp_1_3_reg_844_reg[31]_i_12_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp_1_3_reg_844_reg[31]_i_14_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp_1_3_reg_844_reg[31]_i_2_CO_UNCONNECTED ;
  wire NLW_tmp_6_1_fu_584_p2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_6_1_fu_584_p2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_6_1_fu_584_p2_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_6_1_fu_584_p2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_6_1_fu_584_p2_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_6_1_fu_584_p2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_6_1_fu_584_p2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_6_1_fu_584_p2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_6_1_fu_584_p2_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_6_1_fu_584_p2__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_6_1_fu_584_p2__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_6_1_fu_584_p2__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_6_1_fu_584_p2__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_6_1_fu_584_p2__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_6_1_fu_584_p2__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_6_1_fu_584_p2__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_6_1_fu_584_p2__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_6_1_fu_584_p2__0_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_6_1_reg_798_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_6_1_reg_798_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_6_1_reg_798_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_6_1_reg_798_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_6_1_reg_798_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_6_1_reg_798_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_6_1_reg_798_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_6_1_reg_798_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_6_1_reg_798_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_tmp_6_1_reg_798_reg__0_PCOUT_UNCONNECTED;
  wire NLW_tmp_6_2_fu_588_p2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_6_2_fu_588_p2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_6_2_fu_588_p2_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_6_2_fu_588_p2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_6_2_fu_588_p2_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_6_2_fu_588_p2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_6_2_fu_588_p2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_6_2_fu_588_p2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_6_2_fu_588_p2_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_6_2_fu_588_p2__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_6_2_fu_588_p2__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_6_2_fu_588_p2__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_6_2_fu_588_p2__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_6_2_fu_588_p2__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_6_2_fu_588_p2__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_6_2_fu_588_p2__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_6_2_fu_588_p2__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_6_2_fu_588_p2__0_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_6_2_reg_813_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_6_2_reg_813_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_6_2_reg_813_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_6_2_reg_813_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_6_2_reg_813_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_6_2_reg_813_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_6_2_reg_813_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_6_2_reg_813_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_6_2_reg_813_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_tmp_6_2_reg_813_reg__0_PCOUT_UNCONNECTED;
  wire NLW_tmp_6_3_fu_600_p2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_6_3_fu_600_p2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_6_3_fu_600_p2_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_6_3_fu_600_p2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_6_3_fu_600_p2_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_6_3_fu_600_p2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_6_3_fu_600_p2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_6_3_fu_600_p2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_6_3_fu_600_p2_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_6_3_fu_600_p2__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_6_3_fu_600_p2__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_6_3_fu_600_p2__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_6_3_fu_600_p2__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_6_3_fu_600_p2__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_6_3_fu_600_p2__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_6_3_fu_600_p2__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_6_3_fu_600_p2__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_6_3_fu_600_p2__0_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_6_3_reg_833_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_6_3_reg_833_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_6_3_reg_833_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_6_3_reg_833_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_6_3_reg_833_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_6_3_reg_833_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_6_3_reg_833_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_6_3_reg_833_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_6_3_reg_833_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_tmp_6_3_reg_833_reg__0_PCOUT_UNCONNECTED;
  wire NLW_tmp_6_fu_580_p2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_6_fu_580_p2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_6_fu_580_p2_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_6_fu_580_p2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_6_fu_580_p2_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_6_fu_580_p2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_6_fu_580_p2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_6_fu_580_p2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_6_fu_580_p2_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_6_fu_580_p2__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_6_fu_580_p2__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_6_fu_580_p2__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_6_fu_580_p2__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_6_fu_580_p2__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_6_fu_580_p2__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_6_fu_580_p2__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_6_fu_580_p2__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_6_fu_580_p2__0_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_6_reg_783_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_6_reg_783_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_6_reg_783_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_6_reg_783_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_6_reg_783_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_6_reg_783_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_6_reg_783_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_6_reg_783_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_6_reg_783_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_tmp_6_reg_783_reg__0_PCOUT_UNCONNECTED;

  assign m_axi_gmem_ARADDR[31:2] = \^m_axi_gmem_ARADDR [31:2];
  assign m_axi_gmem_ARADDR[1] = \<const0> ;
  assign m_axi_gmem_ARADDR[0] = \<const0> ;
  assign m_axi_gmem_ARBURST[1] = \<const0> ;
  assign m_axi_gmem_ARBURST[0] = \<const1> ;
  assign m_axi_gmem_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem_ARCACHE[1] = \<const1> ;
  assign m_axi_gmem_ARCACHE[0] = \<const1> ;
  assign m_axi_gmem_ARID[0] = \<const0> ;
  assign m_axi_gmem_ARLEN[7] = \<const0> ;
  assign m_axi_gmem_ARLEN[6] = \<const0> ;
  assign m_axi_gmem_ARLEN[5] = \<const0> ;
  assign m_axi_gmem_ARLEN[4] = \<const0> ;
  assign m_axi_gmem_ARLEN[3:0] = \^m_axi_gmem_ARLEN [3:0];
  assign m_axi_gmem_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem_ARPROT[2] = \<const0> ;
  assign m_axi_gmem_ARPROT[1] = \<const0> ;
  assign m_axi_gmem_ARPROT[0] = \<const0> ;
  assign m_axi_gmem_ARQOS[3] = \<const0> ;
  assign m_axi_gmem_ARQOS[2] = \<const0> ;
  assign m_axi_gmem_ARQOS[1] = \<const0> ;
  assign m_axi_gmem_ARQOS[0] = \<const0> ;
  assign m_axi_gmem_ARREGION[3] = \<const0> ;
  assign m_axi_gmem_ARREGION[2] = \<const0> ;
  assign m_axi_gmem_ARREGION[1] = \<const0> ;
  assign m_axi_gmem_ARREGION[0] = \<const0> ;
  assign m_axi_gmem_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem_ARSIZE[1] = \<const1> ;
  assign m_axi_gmem_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem_ARUSER[0] = \<const0> ;
  assign m_axi_gmem_AWADDR[31:2] = \^m_axi_gmem_AWADDR [31:2];
  assign m_axi_gmem_AWADDR[1] = \<const0> ;
  assign m_axi_gmem_AWADDR[0] = \<const0> ;
  assign m_axi_gmem_AWBURST[1] = \<const0> ;
  assign m_axi_gmem_AWBURST[0] = \<const1> ;
  assign m_axi_gmem_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem_AWCACHE[1] = \<const1> ;
  assign m_axi_gmem_AWCACHE[0] = \<const1> ;
  assign m_axi_gmem_AWID[0] = \<const0> ;
  assign m_axi_gmem_AWLEN[7] = \<const0> ;
  assign m_axi_gmem_AWLEN[6] = \<const0> ;
  assign m_axi_gmem_AWLEN[5] = \<const0> ;
  assign m_axi_gmem_AWLEN[4] = \<const0> ;
  assign m_axi_gmem_AWLEN[3:0] = \^m_axi_gmem_AWLEN [3:0];
  assign m_axi_gmem_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem_AWPROT[2] = \<const0> ;
  assign m_axi_gmem_AWPROT[1] = \<const0> ;
  assign m_axi_gmem_AWPROT[0] = \<const0> ;
  assign m_axi_gmem_AWQOS[3] = \<const0> ;
  assign m_axi_gmem_AWQOS[2] = \<const0> ;
  assign m_axi_gmem_AWQOS[1] = \<const0> ;
  assign m_axi_gmem_AWQOS[0] = \<const0> ;
  assign m_axi_gmem_AWREGION[3] = \<const0> ;
  assign m_axi_gmem_AWREGION[2] = \<const0> ;
  assign m_axi_gmem_AWREGION[1] = \<const0> ;
  assign m_axi_gmem_AWREGION[0] = \<const0> ;
  assign m_axi_gmem_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem_AWSIZE[1] = \<const1> ;
  assign m_axi_gmem_AWSIZE[0] = \<const0> ;
  assign m_axi_gmem_AWUSER[0] = \<const0> ;
  assign m_axi_gmem_WID[0] = \<const0> ;
  assign m_axi_gmem_WUSER[0] = \<const0> ;
  assign s_axi_AXILiteS_BRESP[1] = \<const0> ;
  assign s_axi_AXILiteS_BRESP[0] = \<const0> ;
  assign s_axi_AXILiteS_RRESP[1] = \<const0> ;
  assign s_axi_AXILiteS_RRESP[0] = \<const0> ;
  LUT2 #(
    .INIT(4'h6)) 
    \A2_sum_reg_684[4]_i_2 
       (.I0(tmp_mid2_v_fu_353_p3[1]),
        .I1(tmp_4_reg_641[3]),
        .O(\A2_sum_reg_684[4]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \A2_sum_reg_684[4]_i_3 
       (.I0(tmp_mid2_v_fu_353_p3[0]),
        .I1(tmp_4_reg_641[2]),
        .O(\A2_sum_reg_684[4]_i_3_n_2 ));
  FDRE \A2_sum_reg_684_reg[0] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_9),
        .D(tmp_4_reg_641[0]),
        .Q(A2_sum_reg_684[0]),
        .R(1'b0));
  FDRE \A2_sum_reg_684_reg[10] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_9),
        .D(A2_sum_fu_373_p2[10]),
        .Q(A2_sum_reg_684[10]),
        .R(1'b0));
  FDRE \A2_sum_reg_684_reg[11] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_9),
        .D(A2_sum_fu_373_p2[11]),
        .Q(A2_sum_reg_684[11]),
        .R(1'b0));
  FDRE \A2_sum_reg_684_reg[12] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_9),
        .D(A2_sum_fu_373_p2[12]),
        .Q(A2_sum_reg_684[12]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \A2_sum_reg_684_reg[12]_i_1 
       (.CI(\A2_sum_reg_684_reg[8]_i_1_n_2 ),
        .CO({\A2_sum_reg_684_reg[12]_i_1_n_2 ,\A2_sum_reg_684_reg[12]_i_1_n_3 ,\A2_sum_reg_684_reg[12]_i_1_n_4 ,\A2_sum_reg_684_reg[12]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(A2_sum_fu_373_p2[12:9]),
        .S(tmp_4_reg_641[12:9]));
  FDRE \A2_sum_reg_684_reg[13] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_9),
        .D(A2_sum_fu_373_p2[13]),
        .Q(A2_sum_reg_684[13]),
        .R(1'b0));
  FDRE \A2_sum_reg_684_reg[14] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_9),
        .D(A2_sum_fu_373_p2[14]),
        .Q(A2_sum_reg_684[14]),
        .R(1'b0));
  FDRE \A2_sum_reg_684_reg[15] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_9),
        .D(A2_sum_fu_373_p2[15]),
        .Q(A2_sum_reg_684[15]),
        .R(1'b0));
  FDRE \A2_sum_reg_684_reg[16] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_9),
        .D(A2_sum_fu_373_p2[16]),
        .Q(A2_sum_reg_684[16]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \A2_sum_reg_684_reg[16]_i_1 
       (.CI(\A2_sum_reg_684_reg[12]_i_1_n_2 ),
        .CO({\A2_sum_reg_684_reg[16]_i_1_n_2 ,\A2_sum_reg_684_reg[16]_i_1_n_3 ,\A2_sum_reg_684_reg[16]_i_1_n_4 ,\A2_sum_reg_684_reg[16]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(A2_sum_fu_373_p2[16:13]),
        .S(tmp_4_reg_641[16:13]));
  FDRE \A2_sum_reg_684_reg[17] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_9),
        .D(A2_sum_fu_373_p2[17]),
        .Q(A2_sum_reg_684[17]),
        .R(1'b0));
  FDRE \A2_sum_reg_684_reg[18] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_9),
        .D(A2_sum_fu_373_p2[18]),
        .Q(A2_sum_reg_684[18]),
        .R(1'b0));
  FDRE \A2_sum_reg_684_reg[19] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_9),
        .D(A2_sum_fu_373_p2[19]),
        .Q(A2_sum_reg_684[19]),
        .R(1'b0));
  FDRE \A2_sum_reg_684_reg[1] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_9),
        .D(A2_sum_fu_373_p2[1]),
        .Q(A2_sum_reg_684[1]),
        .R(1'b0));
  FDRE \A2_sum_reg_684_reg[20] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_9),
        .D(A2_sum_fu_373_p2[20]),
        .Q(A2_sum_reg_684[20]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \A2_sum_reg_684_reg[20]_i_1 
       (.CI(\A2_sum_reg_684_reg[16]_i_1_n_2 ),
        .CO({\A2_sum_reg_684_reg[20]_i_1_n_2 ,\A2_sum_reg_684_reg[20]_i_1_n_3 ,\A2_sum_reg_684_reg[20]_i_1_n_4 ,\A2_sum_reg_684_reg[20]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(A2_sum_fu_373_p2[20:17]),
        .S(tmp_4_reg_641[20:17]));
  FDRE \A2_sum_reg_684_reg[21] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_9),
        .D(A2_sum_fu_373_p2[21]),
        .Q(A2_sum_reg_684[21]),
        .R(1'b0));
  FDRE \A2_sum_reg_684_reg[22] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_9),
        .D(A2_sum_fu_373_p2[22]),
        .Q(A2_sum_reg_684[22]),
        .R(1'b0));
  FDRE \A2_sum_reg_684_reg[23] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_9),
        .D(A2_sum_fu_373_p2[23]),
        .Q(A2_sum_reg_684[23]),
        .R(1'b0));
  FDRE \A2_sum_reg_684_reg[24] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_9),
        .D(A2_sum_fu_373_p2[24]),
        .Q(A2_sum_reg_684[24]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \A2_sum_reg_684_reg[24]_i_1 
       (.CI(\A2_sum_reg_684_reg[20]_i_1_n_2 ),
        .CO({\A2_sum_reg_684_reg[24]_i_1_n_2 ,\A2_sum_reg_684_reg[24]_i_1_n_3 ,\A2_sum_reg_684_reg[24]_i_1_n_4 ,\A2_sum_reg_684_reg[24]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(A2_sum_fu_373_p2[24:21]),
        .S(tmp_4_reg_641[24:21]));
  FDRE \A2_sum_reg_684_reg[25] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_9),
        .D(A2_sum_fu_373_p2[25]),
        .Q(A2_sum_reg_684[25]),
        .R(1'b0));
  FDRE \A2_sum_reg_684_reg[26] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_9),
        .D(A2_sum_fu_373_p2[26]),
        .Q(A2_sum_reg_684[26]),
        .R(1'b0));
  FDRE \A2_sum_reg_684_reg[27] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_9),
        .D(A2_sum_fu_373_p2[27]),
        .Q(A2_sum_reg_684[27]),
        .R(1'b0));
  FDRE \A2_sum_reg_684_reg[28] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_9),
        .D(A2_sum_fu_373_p2[28]),
        .Q(A2_sum_reg_684[28]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \A2_sum_reg_684_reg[28]_i_1 
       (.CI(\A2_sum_reg_684_reg[24]_i_1_n_2 ),
        .CO({\A2_sum_reg_684_reg[28]_i_1_n_2 ,\A2_sum_reg_684_reg[28]_i_1_n_3 ,\A2_sum_reg_684_reg[28]_i_1_n_4 ,\A2_sum_reg_684_reg[28]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(A2_sum_fu_373_p2[28:25]),
        .S(tmp_4_reg_641[28:25]));
  FDRE \A2_sum_reg_684_reg[29] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_9),
        .D(A2_sum_fu_373_p2[29]),
        .Q(A2_sum_reg_684[29]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \A2_sum_reg_684_reg[29]_i_1 
       (.CI(\A2_sum_reg_684_reg[28]_i_1_n_2 ),
        .CO(\NLW_A2_sum_reg_684_reg[29]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_A2_sum_reg_684_reg[29]_i_1_O_UNCONNECTED [3:1],A2_sum_fu_373_p2[29]}),
        .S({1'b0,1'b0,1'b0,tmp_4_reg_641[29]}));
  FDRE \A2_sum_reg_684_reg[2] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_9),
        .D(A2_sum_fu_373_p2[2]),
        .Q(A2_sum_reg_684[2]),
        .R(1'b0));
  FDRE \A2_sum_reg_684_reg[3] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_9),
        .D(A2_sum_fu_373_p2[3]),
        .Q(A2_sum_reg_684[3]),
        .R(1'b0));
  FDRE \A2_sum_reg_684_reg[4] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_9),
        .D(A2_sum_fu_373_p2[4]),
        .Q(A2_sum_reg_684[4]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \A2_sum_reg_684_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\A2_sum_reg_684_reg[4]_i_1_n_2 ,\A2_sum_reg_684_reg[4]_i_1_n_3 ,\A2_sum_reg_684_reg[4]_i_1_n_4 ,\A2_sum_reg_684_reg[4]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,tmp_4_reg_641[3:2],1'b0}),
        .O(A2_sum_fu_373_p2[4:1]),
        .S({tmp_4_reg_641[4],\A2_sum_reg_684[4]_i_2_n_2 ,\A2_sum_reg_684[4]_i_3_n_2 ,tmp_4_reg_641[1]}));
  FDRE \A2_sum_reg_684_reg[5] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_9),
        .D(A2_sum_fu_373_p2[5]),
        .Q(A2_sum_reg_684[5]),
        .R(1'b0));
  FDRE \A2_sum_reg_684_reg[6] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_9),
        .D(A2_sum_fu_373_p2[6]),
        .Q(A2_sum_reg_684[6]),
        .R(1'b0));
  FDRE \A2_sum_reg_684_reg[7] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_9),
        .D(A2_sum_fu_373_p2[7]),
        .Q(A2_sum_reg_684[7]),
        .R(1'b0));
  FDRE \A2_sum_reg_684_reg[8] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_9),
        .D(A2_sum_fu_373_p2[8]),
        .Q(A2_sum_reg_684[8]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \A2_sum_reg_684_reg[8]_i_1 
       (.CI(\A2_sum_reg_684_reg[4]_i_1_n_2 ),
        .CO({\A2_sum_reg_684_reg[8]_i_1_n_2 ,\A2_sum_reg_684_reg[8]_i_1_n_3 ,\A2_sum_reg_684_reg[8]_i_1_n_4 ,\A2_sum_reg_684_reg[8]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(A2_sum_fu_373_p2[8:5]),
        .S(tmp_4_reg_641[8:5]));
  FDRE \A2_sum_reg_684_reg[9] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_9),
        .D(A2_sum_fu_373_p2[9]),
        .Q(A2_sum_reg_684[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \B4_sum1_reg_712[3]_i_2 
       (.I0(tmp_1_cast_reg_633[2]),
        .I1(tmp_1_cast_reg_633[3]),
        .O(\B4_sum1_reg_712[3]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \B4_sum1_reg_712[3]_i_3 
       (.I0(tmp_1_cast_reg_633[2]),
        .I1(\j_mid2_reg_662_reg_n_2_[2] ),
        .O(\B4_sum1_reg_712[3]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \B4_sum1_reg_712[3]_i_4 
       (.I0(\j_mid2_reg_662_reg_n_2_[1] ),
        .I1(tmp_1_cast_reg_633[1]),
        .O(\B4_sum1_reg_712[3]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \B4_sum1_reg_712[3]_i_5 
       (.I0(\j_mid2_reg_662_reg_n_2_[0] ),
        .I1(tmp_1_cast_reg_633[0]),
        .O(\B4_sum1_reg_712[3]_i_5_n_2 ));
  FDRE \B4_sum1_reg_712_reg[0] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_148),
        .D(B4_sum1_fu_443_p2[0]),
        .Q(B4_sum1_reg_712[0]),
        .R(1'b0));
  FDRE \B4_sum1_reg_712_reg[10] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_148),
        .D(B4_sum1_fu_443_p2[10]),
        .Q(B4_sum1_reg_712[10]),
        .R(1'b0));
  FDRE \B4_sum1_reg_712_reg[11] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_148),
        .D(B4_sum1_fu_443_p2[11]),
        .Q(B4_sum1_reg_712[11]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \B4_sum1_reg_712_reg[11]_i_1 
       (.CI(\B4_sum1_reg_712_reg[7]_i_1_n_2 ),
        .CO({\B4_sum1_reg_712_reg[11]_i_1_n_2 ,\B4_sum1_reg_712_reg[11]_i_1_n_3 ,\B4_sum1_reg_712_reg[11]_i_1_n_4 ,\B4_sum1_reg_712_reg[11]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(B4_sum1_fu_443_p2[11:8]),
        .S(tmp_1_cast_reg_633[11:8]));
  FDRE \B4_sum1_reg_712_reg[12] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_148),
        .D(B4_sum1_fu_443_p2[12]),
        .Q(B4_sum1_reg_712[12]),
        .R(1'b0));
  FDRE \B4_sum1_reg_712_reg[13] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_148),
        .D(B4_sum1_fu_443_p2[13]),
        .Q(B4_sum1_reg_712[13]),
        .R(1'b0));
  FDRE \B4_sum1_reg_712_reg[14] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_148),
        .D(B4_sum1_fu_443_p2[14]),
        .Q(B4_sum1_reg_712[14]),
        .R(1'b0));
  FDRE \B4_sum1_reg_712_reg[15] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_148),
        .D(B4_sum1_fu_443_p2[15]),
        .Q(B4_sum1_reg_712[15]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \B4_sum1_reg_712_reg[15]_i_1 
       (.CI(\B4_sum1_reg_712_reg[11]_i_1_n_2 ),
        .CO({\B4_sum1_reg_712_reg[15]_i_1_n_2 ,\B4_sum1_reg_712_reg[15]_i_1_n_3 ,\B4_sum1_reg_712_reg[15]_i_1_n_4 ,\B4_sum1_reg_712_reg[15]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(B4_sum1_fu_443_p2[15:12]),
        .S(tmp_1_cast_reg_633[15:12]));
  FDRE \B4_sum1_reg_712_reg[16] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_148),
        .D(B4_sum1_fu_443_p2[16]),
        .Q(B4_sum1_reg_712[16]),
        .R(1'b0));
  FDRE \B4_sum1_reg_712_reg[17] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_148),
        .D(B4_sum1_fu_443_p2[17]),
        .Q(B4_sum1_reg_712[17]),
        .R(1'b0));
  FDRE \B4_sum1_reg_712_reg[18] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_148),
        .D(B4_sum1_fu_443_p2[18]),
        .Q(B4_sum1_reg_712[18]),
        .R(1'b0));
  FDRE \B4_sum1_reg_712_reg[19] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_148),
        .D(B4_sum1_fu_443_p2[19]),
        .Q(B4_sum1_reg_712[19]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \B4_sum1_reg_712_reg[19]_i_1 
       (.CI(\B4_sum1_reg_712_reg[15]_i_1_n_2 ),
        .CO({\B4_sum1_reg_712_reg[19]_i_1_n_2 ,\B4_sum1_reg_712_reg[19]_i_1_n_3 ,\B4_sum1_reg_712_reg[19]_i_1_n_4 ,\B4_sum1_reg_712_reg[19]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(B4_sum1_fu_443_p2[19:16]),
        .S(tmp_1_cast_reg_633[19:16]));
  FDRE \B4_sum1_reg_712_reg[1] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_148),
        .D(B4_sum1_fu_443_p2[1]),
        .Q(B4_sum1_reg_712[1]),
        .R(1'b0));
  FDRE \B4_sum1_reg_712_reg[20] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_148),
        .D(B4_sum1_fu_443_p2[20]),
        .Q(B4_sum1_reg_712[20]),
        .R(1'b0));
  FDRE \B4_sum1_reg_712_reg[21] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_148),
        .D(B4_sum1_fu_443_p2[21]),
        .Q(B4_sum1_reg_712[21]),
        .R(1'b0));
  FDRE \B4_sum1_reg_712_reg[22] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_148),
        .D(B4_sum1_fu_443_p2[22]),
        .Q(B4_sum1_reg_712[22]),
        .R(1'b0));
  FDRE \B4_sum1_reg_712_reg[23] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_148),
        .D(B4_sum1_fu_443_p2[23]),
        .Q(B4_sum1_reg_712[23]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \B4_sum1_reg_712_reg[23]_i_1 
       (.CI(\B4_sum1_reg_712_reg[19]_i_1_n_2 ),
        .CO({\B4_sum1_reg_712_reg[23]_i_1_n_2 ,\B4_sum1_reg_712_reg[23]_i_1_n_3 ,\B4_sum1_reg_712_reg[23]_i_1_n_4 ,\B4_sum1_reg_712_reg[23]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(B4_sum1_fu_443_p2[23:20]),
        .S(tmp_1_cast_reg_633[23:20]));
  FDRE \B4_sum1_reg_712_reg[24] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_148),
        .D(B4_sum1_fu_443_p2[24]),
        .Q(B4_sum1_reg_712[24]),
        .R(1'b0));
  FDRE \B4_sum1_reg_712_reg[25] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_148),
        .D(B4_sum1_fu_443_p2[25]),
        .Q(B4_sum1_reg_712[25]),
        .R(1'b0));
  FDRE \B4_sum1_reg_712_reg[26] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_148),
        .D(B4_sum1_fu_443_p2[26]),
        .Q(B4_sum1_reg_712[26]),
        .R(1'b0));
  FDRE \B4_sum1_reg_712_reg[27] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_148),
        .D(B4_sum1_fu_443_p2[27]),
        .Q(B4_sum1_reg_712[27]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \B4_sum1_reg_712_reg[27]_i_1 
       (.CI(\B4_sum1_reg_712_reg[23]_i_1_n_2 ),
        .CO({\B4_sum1_reg_712_reg[27]_i_1_n_2 ,\B4_sum1_reg_712_reg[27]_i_1_n_3 ,\B4_sum1_reg_712_reg[27]_i_1_n_4 ,\B4_sum1_reg_712_reg[27]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(B4_sum1_fu_443_p2[27:24]),
        .S(tmp_1_cast_reg_633[27:24]));
  FDRE \B4_sum1_reg_712_reg[28] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_148),
        .D(B4_sum1_fu_443_p2[28]),
        .Q(B4_sum1_reg_712[28]),
        .R(1'b0));
  FDRE \B4_sum1_reg_712_reg[29] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_148),
        .D(B4_sum1_fu_443_p2[29]),
        .Q(B4_sum1_reg_712[29]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \B4_sum1_reg_712_reg[29]_i_2 
       (.CI(\B4_sum1_reg_712_reg[27]_i_1_n_2 ),
        .CO({\NLW_B4_sum1_reg_712_reg[29]_i_2_CO_UNCONNECTED [3:1],\B4_sum1_reg_712_reg[29]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_B4_sum1_reg_712_reg[29]_i_2_O_UNCONNECTED [3:2],B4_sum1_fu_443_p2[29:28]}),
        .S({1'b0,1'b0,tmp_1_cast_reg_633[29:28]}));
  FDRE \B4_sum1_reg_712_reg[2] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_148),
        .D(B4_sum1_fu_443_p2[2]),
        .Q(B4_sum1_reg_712[2]),
        .R(1'b0));
  FDRE \B4_sum1_reg_712_reg[3] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_148),
        .D(B4_sum1_fu_443_p2[3]),
        .Q(B4_sum1_reg_712[3]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \B4_sum1_reg_712_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\B4_sum1_reg_712_reg[3]_i_1_n_2 ,\B4_sum1_reg_712_reg[3]_i_1_n_3 ,\B4_sum1_reg_712_reg[3]_i_1_n_4 ,\B4_sum1_reg_712_reg[3]_i_1_n_5 }),
        .CYINIT(1'b1),
        .DI({tmp_1_cast_reg_633[2],\j_mid2_reg_662_reg_n_2_[2] ,\j_mid2_reg_662_reg_n_2_[1] ,\j_mid2_reg_662_reg_n_2_[0] }),
        .O(B4_sum1_fu_443_p2[3:0]),
        .S({\B4_sum1_reg_712[3]_i_2_n_2 ,\B4_sum1_reg_712[3]_i_3_n_2 ,\B4_sum1_reg_712[3]_i_4_n_2 ,\B4_sum1_reg_712[3]_i_5_n_2 }));
  FDRE \B4_sum1_reg_712_reg[4] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_148),
        .D(B4_sum1_fu_443_p2[4]),
        .Q(B4_sum1_reg_712[4]),
        .R(1'b0));
  FDRE \B4_sum1_reg_712_reg[5] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_148),
        .D(B4_sum1_fu_443_p2[5]),
        .Q(B4_sum1_reg_712[5]),
        .R(1'b0));
  FDRE \B4_sum1_reg_712_reg[6] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_148),
        .D(B4_sum1_fu_443_p2[6]),
        .Q(B4_sum1_reg_712[6]),
        .R(1'b0));
  FDRE \B4_sum1_reg_712_reg[7] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_148),
        .D(B4_sum1_fu_443_p2[7]),
        .Q(B4_sum1_reg_712[7]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \B4_sum1_reg_712_reg[7]_i_1 
       (.CI(\B4_sum1_reg_712_reg[3]_i_1_n_2 ),
        .CO({\B4_sum1_reg_712_reg[7]_i_1_n_2 ,\B4_sum1_reg_712_reg[7]_i_1_n_3 ,\B4_sum1_reg_712_reg[7]_i_1_n_4 ,\B4_sum1_reg_712_reg[7]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(B4_sum1_fu_443_p2[7:4]),
        .S(tmp_1_cast_reg_633[7:4]));
  FDRE \B4_sum1_reg_712_reg[8] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_148),
        .D(B4_sum1_fu_443_p2[8]),
        .Q(B4_sum1_reg_712[8]),
        .R(1'b0));
  FDRE \B4_sum1_reg_712_reg[9] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_148),
        .D(B4_sum1_fu_443_p2[9]),
        .Q(B4_sum1_reg_712[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \B4_sum2_reg_735[3]_i_2 
       (.I0(tmp_1_cast_reg_633[2]),
        .I1(\j_mid2_reg_662_reg_n_2_[2] ),
        .O(\B4_sum2_reg_735[3]_i_2_n_2 ));
  LUT3 #(
    .INIT(8'h87)) 
    \B4_sum2_reg_735[3]_i_3 
       (.I0(\j_mid2_reg_662_reg_n_2_[2] ),
        .I1(tmp_1_cast_reg_633[2]),
        .I2(tmp_1_cast_reg_633[3]),
        .O(\B4_sum2_reg_735[3]_i_3_n_2 ));
  LUT3 #(
    .INIT(8'h96)) 
    \B4_sum2_reg_735[3]_i_4 
       (.I0(tmp_1_cast_reg_633[1]),
        .I1(tmp_1_cast_reg_633[2]),
        .I2(\j_mid2_reg_662_reg_n_2_[2] ),
        .O(\B4_sum2_reg_735[3]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \B4_sum2_reg_735[3]_i_5 
       (.I0(tmp_1_cast_reg_633[1]),
        .I1(\j_mid2_reg_662_reg_n_2_[1] ),
        .O(\B4_sum2_reg_735[3]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \B4_sum2_reg_735[3]_i_6 
       (.I0(\j_mid2_reg_662_reg_n_2_[0] ),
        .I1(tmp_1_cast_reg_633[0]),
        .O(\B4_sum2_reg_735[3]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \B4_sum2_reg_735[7]_i_2 
       (.I0(tmp_1_cast_reg_633[3]),
        .I1(tmp_1_cast_reg_633[4]),
        .O(\B4_sum2_reg_735[7]_i_2_n_2 ));
  FDRE \B4_sum2_reg_735_reg[0] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_144),
        .D(B4_sum2_fu_495_p2[0]),
        .Q(B4_sum2_reg_735[0]),
        .R(1'b0));
  FDRE \B4_sum2_reg_735_reg[10] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_144),
        .D(B4_sum2_fu_495_p2[10]),
        .Q(B4_sum2_reg_735[10]),
        .R(1'b0));
  FDRE \B4_sum2_reg_735_reg[11] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_144),
        .D(B4_sum2_fu_495_p2[11]),
        .Q(B4_sum2_reg_735[11]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \B4_sum2_reg_735_reg[11]_i_1 
       (.CI(\B4_sum2_reg_735_reg[7]_i_1_n_2 ),
        .CO({\B4_sum2_reg_735_reg[11]_i_1_n_2 ,\B4_sum2_reg_735_reg[11]_i_1_n_3 ,\B4_sum2_reg_735_reg[11]_i_1_n_4 ,\B4_sum2_reg_735_reg[11]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(B4_sum2_fu_495_p2[11:8]),
        .S(tmp_1_cast_reg_633[11:8]));
  FDRE \B4_sum2_reg_735_reg[12] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_144),
        .D(B4_sum2_fu_495_p2[12]),
        .Q(B4_sum2_reg_735[12]),
        .R(1'b0));
  FDRE \B4_sum2_reg_735_reg[13] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_144),
        .D(B4_sum2_fu_495_p2[13]),
        .Q(B4_sum2_reg_735[13]),
        .R(1'b0));
  FDRE \B4_sum2_reg_735_reg[14] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_144),
        .D(B4_sum2_fu_495_p2[14]),
        .Q(B4_sum2_reg_735[14]),
        .R(1'b0));
  FDRE \B4_sum2_reg_735_reg[15] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_144),
        .D(B4_sum2_fu_495_p2[15]),
        .Q(B4_sum2_reg_735[15]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \B4_sum2_reg_735_reg[15]_i_1 
       (.CI(\B4_sum2_reg_735_reg[11]_i_1_n_2 ),
        .CO({\B4_sum2_reg_735_reg[15]_i_1_n_2 ,\B4_sum2_reg_735_reg[15]_i_1_n_3 ,\B4_sum2_reg_735_reg[15]_i_1_n_4 ,\B4_sum2_reg_735_reg[15]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(B4_sum2_fu_495_p2[15:12]),
        .S(tmp_1_cast_reg_633[15:12]));
  FDRE \B4_sum2_reg_735_reg[16] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_144),
        .D(B4_sum2_fu_495_p2[16]),
        .Q(B4_sum2_reg_735[16]),
        .R(1'b0));
  FDRE \B4_sum2_reg_735_reg[17] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_144),
        .D(B4_sum2_fu_495_p2[17]),
        .Q(B4_sum2_reg_735[17]),
        .R(1'b0));
  FDRE \B4_sum2_reg_735_reg[18] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_144),
        .D(B4_sum2_fu_495_p2[18]),
        .Q(B4_sum2_reg_735[18]),
        .R(1'b0));
  FDRE \B4_sum2_reg_735_reg[19] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_144),
        .D(B4_sum2_fu_495_p2[19]),
        .Q(B4_sum2_reg_735[19]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \B4_sum2_reg_735_reg[19]_i_1 
       (.CI(\B4_sum2_reg_735_reg[15]_i_1_n_2 ),
        .CO({\B4_sum2_reg_735_reg[19]_i_1_n_2 ,\B4_sum2_reg_735_reg[19]_i_1_n_3 ,\B4_sum2_reg_735_reg[19]_i_1_n_4 ,\B4_sum2_reg_735_reg[19]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(B4_sum2_fu_495_p2[19:16]),
        .S(tmp_1_cast_reg_633[19:16]));
  FDRE \B4_sum2_reg_735_reg[1] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_144),
        .D(B4_sum2_fu_495_p2[1]),
        .Q(B4_sum2_reg_735[1]),
        .R(1'b0));
  FDRE \B4_sum2_reg_735_reg[20] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_144),
        .D(B4_sum2_fu_495_p2[20]),
        .Q(B4_sum2_reg_735[20]),
        .R(1'b0));
  FDRE \B4_sum2_reg_735_reg[21] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_144),
        .D(B4_sum2_fu_495_p2[21]),
        .Q(B4_sum2_reg_735[21]),
        .R(1'b0));
  FDRE \B4_sum2_reg_735_reg[22] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_144),
        .D(B4_sum2_fu_495_p2[22]),
        .Q(B4_sum2_reg_735[22]),
        .R(1'b0));
  FDRE \B4_sum2_reg_735_reg[23] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_144),
        .D(B4_sum2_fu_495_p2[23]),
        .Q(B4_sum2_reg_735[23]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \B4_sum2_reg_735_reg[23]_i_1 
       (.CI(\B4_sum2_reg_735_reg[19]_i_1_n_2 ),
        .CO({\B4_sum2_reg_735_reg[23]_i_1_n_2 ,\B4_sum2_reg_735_reg[23]_i_1_n_3 ,\B4_sum2_reg_735_reg[23]_i_1_n_4 ,\B4_sum2_reg_735_reg[23]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(B4_sum2_fu_495_p2[23:20]),
        .S(tmp_1_cast_reg_633[23:20]));
  FDRE \B4_sum2_reg_735_reg[24] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_144),
        .D(B4_sum2_fu_495_p2[24]),
        .Q(B4_sum2_reg_735[24]),
        .R(1'b0));
  FDRE \B4_sum2_reg_735_reg[25] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_144),
        .D(B4_sum2_fu_495_p2[25]),
        .Q(B4_sum2_reg_735[25]),
        .R(1'b0));
  FDRE \B4_sum2_reg_735_reg[26] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_144),
        .D(B4_sum2_fu_495_p2[26]),
        .Q(B4_sum2_reg_735[26]),
        .R(1'b0));
  FDRE \B4_sum2_reg_735_reg[27] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_144),
        .D(B4_sum2_fu_495_p2[27]),
        .Q(B4_sum2_reg_735[27]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \B4_sum2_reg_735_reg[27]_i_1 
       (.CI(\B4_sum2_reg_735_reg[23]_i_1_n_2 ),
        .CO({\B4_sum2_reg_735_reg[27]_i_1_n_2 ,\B4_sum2_reg_735_reg[27]_i_1_n_3 ,\B4_sum2_reg_735_reg[27]_i_1_n_4 ,\B4_sum2_reg_735_reg[27]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(B4_sum2_fu_495_p2[27:24]),
        .S(tmp_1_cast_reg_633[27:24]));
  FDRE \B4_sum2_reg_735_reg[28] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_144),
        .D(B4_sum2_fu_495_p2[28]),
        .Q(B4_sum2_reg_735[28]),
        .R(1'b0));
  FDRE \B4_sum2_reg_735_reg[29] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_144),
        .D(B4_sum2_fu_495_p2[29]),
        .Q(B4_sum2_reg_735[29]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \B4_sum2_reg_735_reg[29]_i_1 
       (.CI(\B4_sum2_reg_735_reg[27]_i_1_n_2 ),
        .CO({\NLW_B4_sum2_reg_735_reg[29]_i_1_CO_UNCONNECTED [3:1],\B4_sum2_reg_735_reg[29]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_B4_sum2_reg_735_reg[29]_i_1_O_UNCONNECTED [3:2],B4_sum2_fu_495_p2[29:28]}),
        .S({1'b0,1'b0,tmp_1_cast_reg_633[29:28]}));
  FDRE \B4_sum2_reg_735_reg[2] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_144),
        .D(B4_sum2_fu_495_p2[2]),
        .Q(B4_sum2_reg_735[2]),
        .R(1'b0));
  FDRE \B4_sum2_reg_735_reg[3] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_144),
        .D(B4_sum2_fu_495_p2[3]),
        .Q(B4_sum2_reg_735[3]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \B4_sum2_reg_735_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\B4_sum2_reg_735_reg[3]_i_1_n_2 ,\B4_sum2_reg_735_reg[3]_i_1_n_3 ,\B4_sum2_reg_735_reg[3]_i_1_n_4 ,\B4_sum2_reg_735_reg[3]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\B4_sum2_reg_735[3]_i_2_n_2 ,tmp_1_cast_reg_633[1],\j_mid2_reg_662_reg_n_2_[1] ,\j_mid2_reg_662_reg_n_2_[0] }),
        .O(B4_sum2_fu_495_p2[3:0]),
        .S({\B4_sum2_reg_735[3]_i_3_n_2 ,\B4_sum2_reg_735[3]_i_4_n_2 ,\B4_sum2_reg_735[3]_i_5_n_2 ,\B4_sum2_reg_735[3]_i_6_n_2 }));
  FDRE \B4_sum2_reg_735_reg[4] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_144),
        .D(B4_sum2_fu_495_p2[4]),
        .Q(B4_sum2_reg_735[4]),
        .R(1'b0));
  FDRE \B4_sum2_reg_735_reg[5] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_144),
        .D(B4_sum2_fu_495_p2[5]),
        .Q(B4_sum2_reg_735[5]),
        .R(1'b0));
  FDRE \B4_sum2_reg_735_reg[6] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_144),
        .D(B4_sum2_fu_495_p2[6]),
        .Q(B4_sum2_reg_735[6]),
        .R(1'b0));
  FDRE \B4_sum2_reg_735_reg[7] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_144),
        .D(B4_sum2_fu_495_p2[7]),
        .Q(B4_sum2_reg_735[7]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \B4_sum2_reg_735_reg[7]_i_1 
       (.CI(\B4_sum2_reg_735_reg[3]_i_1_n_2 ),
        .CO({\B4_sum2_reg_735_reg[7]_i_1_n_2 ,\B4_sum2_reg_735_reg[7]_i_1_n_3 ,\B4_sum2_reg_735_reg[7]_i_1_n_4 ,\B4_sum2_reg_735_reg[7]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,tmp_1_cast_reg_633[3]}),
        .O(B4_sum2_fu_495_p2[7:4]),
        .S({tmp_1_cast_reg_633[7:5],\B4_sum2_reg_735[7]_i_2_n_2 }));
  FDRE \B4_sum2_reg_735_reg[8] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_144),
        .D(B4_sum2_fu_495_p2[8]),
        .Q(B4_sum2_reg_735[8]),
        .R(1'b0));
  FDRE \B4_sum2_reg_735_reg[9] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_144),
        .D(B4_sum2_fu_495_p2[9]),
        .Q(B4_sum2_reg_735[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE01)) 
    \B4_sum3_reg_752[3]_i_2 
       (.I0(tmp_2_cast1_reg_729[2]),
        .I1(tmp_2_cast1_reg_729[0]),
        .I2(tmp_2_cast1_reg_729[1]),
        .I3(tmp_1_cast_reg_633[3]),
        .O(\B4_sum3_reg_752[3]_i_2_n_2 ));
  LUT4 #(
    .INIT(16'h56A9)) 
    \B4_sum3_reg_752[3]_i_3 
       (.I0(tmp_2_cast1_reg_729[2]),
        .I1(tmp_2_cast1_reg_729[0]),
        .I2(tmp_2_cast1_reg_729[1]),
        .I3(tmp_1_cast_reg_633[2]),
        .O(\B4_sum3_reg_752[3]_i_3_n_2 ));
  LUT3 #(
    .INIT(8'h69)) 
    \B4_sum3_reg_752[3]_i_4 
       (.I0(tmp_2_cast1_reg_729[1]),
        .I1(tmp_2_cast1_reg_729[0]),
        .I2(tmp_1_cast_reg_633[1]),
        .O(\B4_sum3_reg_752[3]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \B4_sum3_reg_752[3]_i_5 
       (.I0(tmp_2_cast1_reg_729[0]),
        .I1(tmp_1_cast_reg_633[0]),
        .O(\B4_sum3_reg_752[3]_i_5_n_2 ));
  LUT4 #(
    .INIT(16'h01FE)) 
    \B4_sum3_reg_752[7]_i_2 
       (.I0(tmp_2_cast1_reg_729[2]),
        .I1(tmp_2_cast1_reg_729[0]),
        .I2(tmp_2_cast1_reg_729[1]),
        .I3(tmp_1_cast_reg_633[4]),
        .O(\B4_sum3_reg_752[7]_i_2_n_2 ));
  FDRE \B4_sum3_reg_752_reg[0] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_132),
        .D(B4_sum3_fu_555_p2[0]),
        .Q(B4_sum3_reg_752[0]),
        .R(1'b0));
  FDRE \B4_sum3_reg_752_reg[10] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_132),
        .D(B4_sum3_fu_555_p2[10]),
        .Q(B4_sum3_reg_752[10]),
        .R(1'b0));
  FDRE \B4_sum3_reg_752_reg[11] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_132),
        .D(B4_sum3_fu_555_p2[11]),
        .Q(B4_sum3_reg_752[11]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \B4_sum3_reg_752_reg[11]_i_1 
       (.CI(\B4_sum3_reg_752_reg[7]_i_1_n_2 ),
        .CO({\B4_sum3_reg_752_reg[11]_i_1_n_2 ,\B4_sum3_reg_752_reg[11]_i_1_n_3 ,\B4_sum3_reg_752_reg[11]_i_1_n_4 ,\B4_sum3_reg_752_reg[11]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(B4_sum3_fu_555_p2[11:8]),
        .S(tmp_1_cast_reg_633[11:8]));
  FDRE \B4_sum3_reg_752_reg[12] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_132),
        .D(B4_sum3_fu_555_p2[12]),
        .Q(B4_sum3_reg_752[12]),
        .R(1'b0));
  FDRE \B4_sum3_reg_752_reg[13] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_132),
        .D(B4_sum3_fu_555_p2[13]),
        .Q(B4_sum3_reg_752[13]),
        .R(1'b0));
  FDRE \B4_sum3_reg_752_reg[14] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_132),
        .D(B4_sum3_fu_555_p2[14]),
        .Q(B4_sum3_reg_752[14]),
        .R(1'b0));
  FDRE \B4_sum3_reg_752_reg[15] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_132),
        .D(B4_sum3_fu_555_p2[15]),
        .Q(B4_sum3_reg_752[15]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \B4_sum3_reg_752_reg[15]_i_1 
       (.CI(\B4_sum3_reg_752_reg[11]_i_1_n_2 ),
        .CO({\B4_sum3_reg_752_reg[15]_i_1_n_2 ,\B4_sum3_reg_752_reg[15]_i_1_n_3 ,\B4_sum3_reg_752_reg[15]_i_1_n_4 ,\B4_sum3_reg_752_reg[15]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(B4_sum3_fu_555_p2[15:12]),
        .S(tmp_1_cast_reg_633[15:12]));
  FDRE \B4_sum3_reg_752_reg[16] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_132),
        .D(B4_sum3_fu_555_p2[16]),
        .Q(B4_sum3_reg_752[16]),
        .R(1'b0));
  FDRE \B4_sum3_reg_752_reg[17] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_132),
        .D(B4_sum3_fu_555_p2[17]),
        .Q(B4_sum3_reg_752[17]),
        .R(1'b0));
  FDRE \B4_sum3_reg_752_reg[18] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_132),
        .D(B4_sum3_fu_555_p2[18]),
        .Q(B4_sum3_reg_752[18]),
        .R(1'b0));
  FDRE \B4_sum3_reg_752_reg[19] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_132),
        .D(B4_sum3_fu_555_p2[19]),
        .Q(B4_sum3_reg_752[19]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \B4_sum3_reg_752_reg[19]_i_1 
       (.CI(\B4_sum3_reg_752_reg[15]_i_1_n_2 ),
        .CO({\B4_sum3_reg_752_reg[19]_i_1_n_2 ,\B4_sum3_reg_752_reg[19]_i_1_n_3 ,\B4_sum3_reg_752_reg[19]_i_1_n_4 ,\B4_sum3_reg_752_reg[19]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(B4_sum3_fu_555_p2[19:16]),
        .S(tmp_1_cast_reg_633[19:16]));
  FDRE \B4_sum3_reg_752_reg[1] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_132),
        .D(B4_sum3_fu_555_p2[1]),
        .Q(B4_sum3_reg_752[1]),
        .R(1'b0));
  FDRE \B4_sum3_reg_752_reg[20] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_132),
        .D(B4_sum3_fu_555_p2[20]),
        .Q(B4_sum3_reg_752[20]),
        .R(1'b0));
  FDRE \B4_sum3_reg_752_reg[21] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_132),
        .D(B4_sum3_fu_555_p2[21]),
        .Q(B4_sum3_reg_752[21]),
        .R(1'b0));
  FDRE \B4_sum3_reg_752_reg[22] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_132),
        .D(B4_sum3_fu_555_p2[22]),
        .Q(B4_sum3_reg_752[22]),
        .R(1'b0));
  FDRE \B4_sum3_reg_752_reg[23] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_132),
        .D(B4_sum3_fu_555_p2[23]),
        .Q(B4_sum3_reg_752[23]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \B4_sum3_reg_752_reg[23]_i_1 
       (.CI(\B4_sum3_reg_752_reg[19]_i_1_n_2 ),
        .CO({\B4_sum3_reg_752_reg[23]_i_1_n_2 ,\B4_sum3_reg_752_reg[23]_i_1_n_3 ,\B4_sum3_reg_752_reg[23]_i_1_n_4 ,\B4_sum3_reg_752_reg[23]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(B4_sum3_fu_555_p2[23:20]),
        .S(tmp_1_cast_reg_633[23:20]));
  FDRE \B4_sum3_reg_752_reg[24] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_132),
        .D(B4_sum3_fu_555_p2[24]),
        .Q(B4_sum3_reg_752[24]),
        .R(1'b0));
  FDRE \B4_sum3_reg_752_reg[25] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_132),
        .D(B4_sum3_fu_555_p2[25]),
        .Q(B4_sum3_reg_752[25]),
        .R(1'b0));
  FDRE \B4_sum3_reg_752_reg[26] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_132),
        .D(B4_sum3_fu_555_p2[26]),
        .Q(B4_sum3_reg_752[26]),
        .R(1'b0));
  FDRE \B4_sum3_reg_752_reg[27] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_132),
        .D(B4_sum3_fu_555_p2[27]),
        .Q(B4_sum3_reg_752[27]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \B4_sum3_reg_752_reg[27]_i_1 
       (.CI(\B4_sum3_reg_752_reg[23]_i_1_n_2 ),
        .CO({\B4_sum3_reg_752_reg[27]_i_1_n_2 ,\B4_sum3_reg_752_reg[27]_i_1_n_3 ,\B4_sum3_reg_752_reg[27]_i_1_n_4 ,\B4_sum3_reg_752_reg[27]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(B4_sum3_fu_555_p2[27:24]),
        .S(tmp_1_cast_reg_633[27:24]));
  FDRE \B4_sum3_reg_752_reg[28] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_132),
        .D(B4_sum3_fu_555_p2[28]),
        .Q(B4_sum3_reg_752[28]),
        .R(1'b0));
  FDRE \B4_sum3_reg_752_reg[29] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_132),
        .D(B4_sum3_fu_555_p2[29]),
        .Q(B4_sum3_reg_752[29]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \B4_sum3_reg_752_reg[29]_i_1 
       (.CI(\B4_sum3_reg_752_reg[27]_i_1_n_2 ),
        .CO({\NLW_B4_sum3_reg_752_reg[29]_i_1_CO_UNCONNECTED [3:1],\B4_sum3_reg_752_reg[29]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_B4_sum3_reg_752_reg[29]_i_1_O_UNCONNECTED [3:2],B4_sum3_fu_555_p2[29:28]}),
        .S({1'b0,1'b0,tmp_1_cast_reg_633[29:28]}));
  FDRE \B4_sum3_reg_752_reg[2] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_132),
        .D(B4_sum3_fu_555_p2[2]),
        .Q(B4_sum3_reg_752[2]),
        .R(1'b0));
  FDRE \B4_sum3_reg_752_reg[3] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_132),
        .D(B4_sum3_fu_555_p2[3]),
        .Q(B4_sum3_reg_752[3]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \B4_sum3_reg_752_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\B4_sum3_reg_752_reg[3]_i_1_n_2 ,\B4_sum3_reg_752_reg[3]_i_1_n_3 ,\B4_sum3_reg_752_reg[3]_i_1_n_4 ,\B4_sum3_reg_752_reg[3]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(tmp_1_cast_reg_633[3:0]),
        .O(B4_sum3_fu_555_p2[3:0]),
        .S({\B4_sum3_reg_752[3]_i_2_n_2 ,\B4_sum3_reg_752[3]_i_3_n_2 ,\B4_sum3_reg_752[3]_i_4_n_2 ,\B4_sum3_reg_752[3]_i_5_n_2 }));
  FDRE \B4_sum3_reg_752_reg[4] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_132),
        .D(B4_sum3_fu_555_p2[4]),
        .Q(B4_sum3_reg_752[4]),
        .R(1'b0));
  FDRE \B4_sum3_reg_752_reg[5] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_132),
        .D(B4_sum3_fu_555_p2[5]),
        .Q(B4_sum3_reg_752[5]),
        .R(1'b0));
  FDRE \B4_sum3_reg_752_reg[6] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_132),
        .D(B4_sum3_fu_555_p2[6]),
        .Q(B4_sum3_reg_752[6]),
        .R(1'b0));
  FDRE \B4_sum3_reg_752_reg[7] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_132),
        .D(B4_sum3_fu_555_p2[7]),
        .Q(B4_sum3_reg_752[7]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \B4_sum3_reg_752_reg[7]_i_1 
       (.CI(\B4_sum3_reg_752_reg[3]_i_1_n_2 ),
        .CO({\B4_sum3_reg_752_reg[7]_i_1_n_2 ,\B4_sum3_reg_752_reg[7]_i_1_n_3 ,\B4_sum3_reg_752_reg[7]_i_1_n_4 ,\B4_sum3_reg_752_reg[7]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,tmp_1_cast_reg_633[4]}),
        .O(B4_sum3_fu_555_p2[7:4]),
        .S({tmp_1_cast_reg_633[7:5],\B4_sum3_reg_752[7]_i_2_n_2 }));
  FDRE \B4_sum3_reg_752_reg[8] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_132),
        .D(B4_sum3_fu_555_p2[8]),
        .Q(B4_sum3_reg_752[8]),
        .R(1'b0));
  FDRE \B4_sum3_reg_752_reg[9] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_132),
        .D(B4_sum3_fu_555_p2[9]),
        .Q(B4_sum3_reg_752[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \B4_sum_reg_695[0]_i_1 
       (.I0(\j_mid2_reg_662_reg_n_2_[0] ),
        .I1(tmp_1_cast_reg_633[0]),
        .O(B4_sum_fu_391_p2[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \B4_sum_reg_695[3]_i_2 
       (.I0(\j_mid2_reg_662_reg_n_2_[2] ),
        .I1(tmp_1_cast_reg_633[2]),
        .O(\B4_sum_reg_695[3]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \B4_sum_reg_695[3]_i_3 
       (.I0(\j_mid2_reg_662_reg_n_2_[1] ),
        .I1(tmp_1_cast_reg_633[1]),
        .O(\B4_sum_reg_695[3]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \B4_sum_reg_695[3]_i_4 
       (.I0(\j_mid2_reg_662_reg_n_2_[0] ),
        .I1(tmp_1_cast_reg_633[0]),
        .O(\B4_sum_reg_695[3]_i_4_n_2 ));
  FDRE \B4_sum_reg_695_reg[0] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_134),
        .D(B4_sum_fu_391_p2[0]),
        .Q(B4_sum_reg_695[0]),
        .R(1'b0));
  FDRE \B4_sum_reg_695_reg[10] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_134),
        .D(B4_sum_fu_391_p2[10]),
        .Q(B4_sum_reg_695[10]),
        .R(1'b0));
  FDRE \B4_sum_reg_695_reg[11] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_134),
        .D(B4_sum_fu_391_p2[11]),
        .Q(B4_sum_reg_695[11]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \B4_sum_reg_695_reg[11]_i_1 
       (.CI(\B4_sum_reg_695_reg[7]_i_1_n_2 ),
        .CO({\B4_sum_reg_695_reg[11]_i_1_n_2 ,\B4_sum_reg_695_reg[11]_i_1_n_3 ,\B4_sum_reg_695_reg[11]_i_1_n_4 ,\B4_sum_reg_695_reg[11]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(B4_sum_fu_391_p2[11:8]),
        .S(tmp_1_cast_reg_633[11:8]));
  FDRE \B4_sum_reg_695_reg[12] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_134),
        .D(B4_sum_fu_391_p2[12]),
        .Q(B4_sum_reg_695[12]),
        .R(1'b0));
  FDRE \B4_sum_reg_695_reg[13] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_134),
        .D(B4_sum_fu_391_p2[13]),
        .Q(B4_sum_reg_695[13]),
        .R(1'b0));
  FDRE \B4_sum_reg_695_reg[14] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_134),
        .D(B4_sum_fu_391_p2[14]),
        .Q(B4_sum_reg_695[14]),
        .R(1'b0));
  FDRE \B4_sum_reg_695_reg[15] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_134),
        .D(B4_sum_fu_391_p2[15]),
        .Q(B4_sum_reg_695[15]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \B4_sum_reg_695_reg[15]_i_1 
       (.CI(\B4_sum_reg_695_reg[11]_i_1_n_2 ),
        .CO({\B4_sum_reg_695_reg[15]_i_1_n_2 ,\B4_sum_reg_695_reg[15]_i_1_n_3 ,\B4_sum_reg_695_reg[15]_i_1_n_4 ,\B4_sum_reg_695_reg[15]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(B4_sum_fu_391_p2[15:12]),
        .S(tmp_1_cast_reg_633[15:12]));
  FDRE \B4_sum_reg_695_reg[16] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_134),
        .D(B4_sum_fu_391_p2[16]),
        .Q(B4_sum_reg_695[16]),
        .R(1'b0));
  FDRE \B4_sum_reg_695_reg[17] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_134),
        .D(B4_sum_fu_391_p2[17]),
        .Q(B4_sum_reg_695[17]),
        .R(1'b0));
  FDRE \B4_sum_reg_695_reg[18] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_134),
        .D(B4_sum_fu_391_p2[18]),
        .Q(B4_sum_reg_695[18]),
        .R(1'b0));
  FDRE \B4_sum_reg_695_reg[19] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_134),
        .D(B4_sum_fu_391_p2[19]),
        .Q(B4_sum_reg_695[19]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \B4_sum_reg_695_reg[19]_i_1 
       (.CI(\B4_sum_reg_695_reg[15]_i_1_n_2 ),
        .CO({\B4_sum_reg_695_reg[19]_i_1_n_2 ,\B4_sum_reg_695_reg[19]_i_1_n_3 ,\B4_sum_reg_695_reg[19]_i_1_n_4 ,\B4_sum_reg_695_reg[19]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(B4_sum_fu_391_p2[19:16]),
        .S(tmp_1_cast_reg_633[19:16]));
  FDRE \B4_sum_reg_695_reg[1] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_134),
        .D(B4_sum_fu_391_p2[1]),
        .Q(B4_sum_reg_695[1]),
        .R(1'b0));
  FDRE \B4_sum_reg_695_reg[20] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_134),
        .D(B4_sum_fu_391_p2[20]),
        .Q(B4_sum_reg_695[20]),
        .R(1'b0));
  FDRE \B4_sum_reg_695_reg[21] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_134),
        .D(B4_sum_fu_391_p2[21]),
        .Q(B4_sum_reg_695[21]),
        .R(1'b0));
  FDRE \B4_sum_reg_695_reg[22] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_134),
        .D(B4_sum_fu_391_p2[22]),
        .Q(B4_sum_reg_695[22]),
        .R(1'b0));
  FDRE \B4_sum_reg_695_reg[23] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_134),
        .D(B4_sum_fu_391_p2[23]),
        .Q(B4_sum_reg_695[23]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \B4_sum_reg_695_reg[23]_i_1 
       (.CI(\B4_sum_reg_695_reg[19]_i_1_n_2 ),
        .CO({\B4_sum_reg_695_reg[23]_i_1_n_2 ,\B4_sum_reg_695_reg[23]_i_1_n_3 ,\B4_sum_reg_695_reg[23]_i_1_n_4 ,\B4_sum_reg_695_reg[23]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(B4_sum_fu_391_p2[23:20]),
        .S(tmp_1_cast_reg_633[23:20]));
  FDRE \B4_sum_reg_695_reg[24] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_134),
        .D(B4_sum_fu_391_p2[24]),
        .Q(B4_sum_reg_695[24]),
        .R(1'b0));
  FDRE \B4_sum_reg_695_reg[25] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_134),
        .D(B4_sum_fu_391_p2[25]),
        .Q(B4_sum_reg_695[25]),
        .R(1'b0));
  FDRE \B4_sum_reg_695_reg[26] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_134),
        .D(B4_sum_fu_391_p2[26]),
        .Q(B4_sum_reg_695[26]),
        .R(1'b0));
  FDRE \B4_sum_reg_695_reg[27] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_134),
        .D(B4_sum_fu_391_p2[27]),
        .Q(B4_sum_reg_695[27]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \B4_sum_reg_695_reg[27]_i_1 
       (.CI(\B4_sum_reg_695_reg[23]_i_1_n_2 ),
        .CO({\B4_sum_reg_695_reg[27]_i_1_n_2 ,\B4_sum_reg_695_reg[27]_i_1_n_3 ,\B4_sum_reg_695_reg[27]_i_1_n_4 ,\B4_sum_reg_695_reg[27]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(B4_sum_fu_391_p2[27:24]),
        .S(tmp_1_cast_reg_633[27:24]));
  FDRE \B4_sum_reg_695_reg[28] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_134),
        .D(B4_sum_fu_391_p2[28]),
        .Q(B4_sum_reg_695[28]),
        .R(1'b0));
  FDRE \B4_sum_reg_695_reg[29] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_134),
        .D(B4_sum_fu_391_p2[29]),
        .Q(B4_sum_reg_695[29]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \B4_sum_reg_695_reg[29]_i_2 
       (.CI(\B4_sum_reg_695_reg[27]_i_1_n_2 ),
        .CO({\NLW_B4_sum_reg_695_reg[29]_i_2_CO_UNCONNECTED [3:1],\B4_sum_reg_695_reg[29]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_B4_sum_reg_695_reg[29]_i_2_O_UNCONNECTED [3:2],B4_sum_fu_391_p2[29:28]}),
        .S({1'b0,1'b0,tmp_1_cast_reg_633[29:28]}));
  FDRE \B4_sum_reg_695_reg[2] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_134),
        .D(B4_sum_fu_391_p2[2]),
        .Q(B4_sum_reg_695[2]),
        .R(1'b0));
  FDRE \B4_sum_reg_695_reg[3] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_134),
        .D(B4_sum_fu_391_p2[3]),
        .Q(B4_sum_reg_695[3]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \B4_sum_reg_695_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\B4_sum_reg_695_reg[3]_i_1_n_2 ,\B4_sum_reg_695_reg[3]_i_1_n_3 ,\B4_sum_reg_695_reg[3]_i_1_n_4 ,\B4_sum_reg_695_reg[3]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,\j_mid2_reg_662_reg_n_2_[2] ,\j_mid2_reg_662_reg_n_2_[1] ,\j_mid2_reg_662_reg_n_2_[0] }),
        .O({B4_sum_fu_391_p2[3:1],\NLW_B4_sum_reg_695_reg[3]_i_1_O_UNCONNECTED [0]}),
        .S({tmp_1_cast_reg_633[3],\B4_sum_reg_695[3]_i_2_n_2 ,\B4_sum_reg_695[3]_i_3_n_2 ,\B4_sum_reg_695[3]_i_4_n_2 }));
  FDRE \B4_sum_reg_695_reg[4] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_134),
        .D(B4_sum_fu_391_p2[4]),
        .Q(B4_sum_reg_695[4]),
        .R(1'b0));
  FDRE \B4_sum_reg_695_reg[5] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_134),
        .D(B4_sum_fu_391_p2[5]),
        .Q(B4_sum_reg_695[5]),
        .R(1'b0));
  FDRE \B4_sum_reg_695_reg[6] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_134),
        .D(B4_sum_fu_391_p2[6]),
        .Q(B4_sum_reg_695[6]),
        .R(1'b0));
  FDRE \B4_sum_reg_695_reg[7] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_134),
        .D(B4_sum_fu_391_p2[7]),
        .Q(B4_sum_reg_695[7]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \B4_sum_reg_695_reg[7]_i_1 
       (.CI(\B4_sum_reg_695_reg[3]_i_1_n_2 ),
        .CO({\B4_sum_reg_695_reg[7]_i_1_n_2 ,\B4_sum_reg_695_reg[7]_i_1_n_3 ,\B4_sum_reg_695_reg[7]_i_1_n_4 ,\B4_sum_reg_695_reg[7]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(B4_sum_fu_391_p2[7:4]),
        .S(tmp_1_cast_reg_633[7:4]));
  FDRE \B4_sum_reg_695_reg[8] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_134),
        .D(B4_sum_fu_391_p2[8]),
        .Q(B4_sum_reg_695[8]),
        .R(1'b0));
  FDRE \B4_sum_reg_695_reg[9] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_134),
        .D(B4_sum_fu_391_p2[9]),
        .Q(B4_sum_reg_695[9]),
        .R(1'b0));
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[4]_i_2 
       (.I0(ap_enable_reg_pp0_iter2_reg_n_2),
        .I1(\exitcond_flatten_reg_653_pp0_iter2_reg_reg_n_2_[0] ),
        .O(\ap_CS_fsm[4]_i_2_n_2 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_2_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage1),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_pp0_stage2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_pp0_stage3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_pp0_stage4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_pp0_stage5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_pp0_stage6),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_pp0_stage7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(ap_CS_fsm_state26),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(matrixmul_AXILiteS_s_axi_U_n_10),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(matrixmul_gmem_m_axi_U_n_131),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(matrixmul_AXILiteS_s_axi_U_n_2),
        .Q(ap_enable_reg_pp0_iter2_reg_n_2),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_reg_ioackin_gmem_ARREADY_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(matrixmul_gmem_m_axi_U_n_34),
        .Q(ap_reg_ioackin_gmem_ARREADY_reg_n_2),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    ap_reg_ioackin_gmem_AWREADY_i_2
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(\exitcond_flatten_reg_653_pp0_iter2_reg_reg_n_2_[0] ),
        .I2(ap_enable_reg_pp0_iter2_reg_n_2),
        .O(ap_reg_ioackin_gmem_AWREADY_i_2_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_reg_ioackin_gmem_AWREADY_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(matrixmul_gmem_m_axi_U_n_35),
        .Q(ap_reg_ioackin_gmem_AWREADY),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hDF)) 
    ap_reg_ioackin_gmem_WREADY_i_2
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(\exitcond_flatten_reg_653_pp0_iter2_reg_reg_n_2_[0] ),
        .I2(ap_enable_reg_pp0_iter2_reg_n_2),
        .O(ap_reg_ioackin_gmem_WREADY_i_2_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_reg_ioackin_gmem_WREADY_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(matrixmul_gmem_m_axi_U_n_36),
        .Q(ap_reg_ioackin_gmem_WREADY),
        .R(1'b0));
  FDRE \exitcond_flatten_reg_653_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(matrixmul_gmem_m_axi_U_n_141),
        .Q(\exitcond_flatten_reg_653_pp0_iter1_reg_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \exitcond_flatten_reg_653_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(matrixmul_gmem_m_axi_U_n_140),
        .Q(\exitcond_flatten_reg_653_pp0_iter2_reg_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \exitcond_flatten_reg_653_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(matrixmul_gmem_m_axi_U_n_139),
        .Q(\exitcond_flatten_reg_653_reg_n_2_[0] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_700[4]_i_2 
       (.I0(tmp_10_fu_505_p3[3]),
        .I1(tmp_4_reg_641[3]),
        .O(\gmem_addr_1_reg_700[4]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_700[4]_i_3 
       (.I0(tmp_10_fu_505_p3[2]),
        .I1(tmp_4_reg_641[2]),
        .O(\gmem_addr_1_reg_700[4]_i_3_n_2 ));
  FDRE \gmem_addr_1_reg_700_reg[0] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_137),
        .D(A2_sum9_fu_513_p2[0]),
        .Q(gmem_addr_1_reg_700[0]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_700_reg[10] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_137),
        .D(A2_sum7_fu_409_p2[10]),
        .Q(gmem_addr_1_reg_700[10]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_700_reg[11] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_137),
        .D(A2_sum7_fu_409_p2[11]),
        .Q(gmem_addr_1_reg_700[11]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_700_reg[12] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_137),
        .D(A2_sum7_fu_409_p2[12]),
        .Q(gmem_addr_1_reg_700[12]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \gmem_addr_1_reg_700_reg[12]_i_1 
       (.CI(\gmem_addr_1_reg_700_reg[8]_i_1_n_2 ),
        .CO({\gmem_addr_1_reg_700_reg[12]_i_1_n_2 ,\gmem_addr_1_reg_700_reg[12]_i_1_n_3 ,\gmem_addr_1_reg_700_reg[12]_i_1_n_4 ,\gmem_addr_1_reg_700_reg[12]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(A2_sum7_fu_409_p2[12:9]),
        .S(tmp_4_reg_641[12:9]));
  FDRE \gmem_addr_1_reg_700_reg[13] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_137),
        .D(A2_sum7_fu_409_p2[13]),
        .Q(gmem_addr_1_reg_700[13]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_700_reg[14] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_137),
        .D(A2_sum7_fu_409_p2[14]),
        .Q(gmem_addr_1_reg_700[14]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_700_reg[15] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_137),
        .D(A2_sum7_fu_409_p2[15]),
        .Q(gmem_addr_1_reg_700[15]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_700_reg[16] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_137),
        .D(A2_sum7_fu_409_p2[16]),
        .Q(gmem_addr_1_reg_700[16]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \gmem_addr_1_reg_700_reg[16]_i_1 
       (.CI(\gmem_addr_1_reg_700_reg[12]_i_1_n_2 ),
        .CO({\gmem_addr_1_reg_700_reg[16]_i_1_n_2 ,\gmem_addr_1_reg_700_reg[16]_i_1_n_3 ,\gmem_addr_1_reg_700_reg[16]_i_1_n_4 ,\gmem_addr_1_reg_700_reg[16]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(A2_sum7_fu_409_p2[16:13]),
        .S(tmp_4_reg_641[16:13]));
  FDRE \gmem_addr_1_reg_700_reg[17] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_137),
        .D(A2_sum7_fu_409_p2[17]),
        .Q(gmem_addr_1_reg_700[17]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_700_reg[18] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_137),
        .D(A2_sum7_fu_409_p2[18]),
        .Q(gmem_addr_1_reg_700[18]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_700_reg[19] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_137),
        .D(A2_sum7_fu_409_p2[19]),
        .Q(gmem_addr_1_reg_700[19]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_700_reg[1] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_137),
        .D(A2_sum7_fu_409_p2[1]),
        .Q(gmem_addr_1_reg_700[1]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_700_reg[20] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_137),
        .D(A2_sum7_fu_409_p2[20]),
        .Q(gmem_addr_1_reg_700[20]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \gmem_addr_1_reg_700_reg[20]_i_1 
       (.CI(\gmem_addr_1_reg_700_reg[16]_i_1_n_2 ),
        .CO({\gmem_addr_1_reg_700_reg[20]_i_1_n_2 ,\gmem_addr_1_reg_700_reg[20]_i_1_n_3 ,\gmem_addr_1_reg_700_reg[20]_i_1_n_4 ,\gmem_addr_1_reg_700_reg[20]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(A2_sum7_fu_409_p2[20:17]),
        .S(tmp_4_reg_641[20:17]));
  FDRE \gmem_addr_1_reg_700_reg[21] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_137),
        .D(A2_sum7_fu_409_p2[21]),
        .Q(gmem_addr_1_reg_700[21]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_700_reg[22] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_137),
        .D(A2_sum7_fu_409_p2[22]),
        .Q(gmem_addr_1_reg_700[22]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_700_reg[23] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_137),
        .D(A2_sum7_fu_409_p2[23]),
        .Q(gmem_addr_1_reg_700[23]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_700_reg[24] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_137),
        .D(A2_sum7_fu_409_p2[24]),
        .Q(gmem_addr_1_reg_700[24]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \gmem_addr_1_reg_700_reg[24]_i_1 
       (.CI(\gmem_addr_1_reg_700_reg[20]_i_1_n_2 ),
        .CO({\gmem_addr_1_reg_700_reg[24]_i_1_n_2 ,\gmem_addr_1_reg_700_reg[24]_i_1_n_3 ,\gmem_addr_1_reg_700_reg[24]_i_1_n_4 ,\gmem_addr_1_reg_700_reg[24]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(A2_sum7_fu_409_p2[24:21]),
        .S(tmp_4_reg_641[24:21]));
  FDRE \gmem_addr_1_reg_700_reg[25] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_137),
        .D(A2_sum7_fu_409_p2[25]),
        .Q(gmem_addr_1_reg_700[25]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_700_reg[26] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_137),
        .D(A2_sum7_fu_409_p2[26]),
        .Q(gmem_addr_1_reg_700[26]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_700_reg[27] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_137),
        .D(A2_sum7_fu_409_p2[27]),
        .Q(gmem_addr_1_reg_700[27]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_700_reg[28] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_137),
        .D(A2_sum7_fu_409_p2[28]),
        .Q(gmem_addr_1_reg_700[28]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \gmem_addr_1_reg_700_reg[28]_i_1 
       (.CI(\gmem_addr_1_reg_700_reg[24]_i_1_n_2 ),
        .CO({\gmem_addr_1_reg_700_reg[28]_i_1_n_2 ,\gmem_addr_1_reg_700_reg[28]_i_1_n_3 ,\gmem_addr_1_reg_700_reg[28]_i_1_n_4 ,\gmem_addr_1_reg_700_reg[28]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(A2_sum7_fu_409_p2[28:25]),
        .S(tmp_4_reg_641[28:25]));
  FDRE \gmem_addr_1_reg_700_reg[29] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_137),
        .D(A2_sum7_fu_409_p2[29]),
        .Q(gmem_addr_1_reg_700[29]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \gmem_addr_1_reg_700_reg[29]_i_2 
       (.CI(\gmem_addr_1_reg_700_reg[28]_i_1_n_2 ),
        .CO(\NLW_gmem_addr_1_reg_700_reg[29]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_gmem_addr_1_reg_700_reg[29]_i_2_O_UNCONNECTED [3:1],A2_sum7_fu_409_p2[29]}),
        .S({1'b0,1'b0,1'b0,tmp_4_reg_641[29]}));
  FDRE \gmem_addr_1_reg_700_reg[2] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_137),
        .D(A2_sum7_fu_409_p2[2]),
        .Q(gmem_addr_1_reg_700[2]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_700_reg[3] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_137),
        .D(A2_sum7_fu_409_p2[3]),
        .Q(gmem_addr_1_reg_700[3]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_700_reg[4] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_137),
        .D(A2_sum7_fu_409_p2[4]),
        .Q(gmem_addr_1_reg_700[4]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \gmem_addr_1_reg_700_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\gmem_addr_1_reg_700_reg[4]_i_1_n_2 ,\gmem_addr_1_reg_700_reg[4]_i_1_n_3 ,\gmem_addr_1_reg_700_reg[4]_i_1_n_4 ,\gmem_addr_1_reg_700_reg[4]_i_1_n_5 }),
        .CYINIT(tmp_4_reg_641[0]),
        .DI({1'b0,tmp_10_fu_505_p3,1'b0}),
        .O(A2_sum7_fu_409_p2[4:1]),
        .S({tmp_4_reg_641[4],\gmem_addr_1_reg_700[4]_i_2_n_2 ,\gmem_addr_1_reg_700[4]_i_3_n_2 ,tmp_4_reg_641[1]}));
  FDRE \gmem_addr_1_reg_700_reg[5] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_137),
        .D(A2_sum7_fu_409_p2[5]),
        .Q(gmem_addr_1_reg_700[5]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_700_reg[6] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_137),
        .D(A2_sum7_fu_409_p2[6]),
        .Q(gmem_addr_1_reg_700[6]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_700_reg[7] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_137),
        .D(A2_sum7_fu_409_p2[7]),
        .Q(gmem_addr_1_reg_700[7]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_700_reg[8] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_137),
        .D(A2_sum7_fu_409_p2[8]),
        .Q(gmem_addr_1_reg_700[8]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \gmem_addr_1_reg_700_reg[8]_i_1 
       (.CI(\gmem_addr_1_reg_700_reg[4]_i_1_n_2 ),
        .CO({\gmem_addr_1_reg_700_reg[8]_i_1_n_2 ,\gmem_addr_1_reg_700_reg[8]_i_1_n_3 ,\gmem_addr_1_reg_700_reg[8]_i_1_n_4 ,\gmem_addr_1_reg_700_reg[8]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(A2_sum7_fu_409_p2[8:5]),
        .S(tmp_4_reg_641[8:5]));
  FDRE \gmem_addr_1_reg_700_reg[9] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_137),
        .D(A2_sum7_fu_409_p2[9]),
        .Q(gmem_addr_1_reg_700[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem_addr_2_reg_717[1]_i_1 
       (.I0(tmp_4_reg_641[1]),
        .O(A2_sum8_fu_461_p2[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_717[5]_i_2 
       (.I0(tmp_10_fu_505_p3[3]),
        .I1(tmp_4_reg_641[3]),
        .O(\gmem_addr_2_reg_717[5]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_717[5]_i_3 
       (.I0(tmp_10_fu_505_p3[2]),
        .I1(tmp_4_reg_641[2]),
        .O(\gmem_addr_2_reg_717[5]_i_3_n_2 ));
  FDRE \gmem_addr_2_reg_717_reg[0] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_146),
        .D(tmp_4_reg_641[0]),
        .Q(gmem_addr_2_reg_717[0]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_717_reg[10] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_146),
        .D(A2_sum8_fu_461_p2[10]),
        .Q(gmem_addr_2_reg_717[10]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_717_reg[11] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_146),
        .D(A2_sum8_fu_461_p2[11]),
        .Q(gmem_addr_2_reg_717[11]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_717_reg[12] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_146),
        .D(A2_sum8_fu_461_p2[12]),
        .Q(gmem_addr_2_reg_717[12]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_717_reg[13] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_146),
        .D(A2_sum8_fu_461_p2[13]),
        .Q(gmem_addr_2_reg_717[13]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \gmem_addr_2_reg_717_reg[13]_i_1 
       (.CI(\gmem_addr_2_reg_717_reg[9]_i_1_n_2 ),
        .CO({\gmem_addr_2_reg_717_reg[13]_i_1_n_2 ,\gmem_addr_2_reg_717_reg[13]_i_1_n_3 ,\gmem_addr_2_reg_717_reg[13]_i_1_n_4 ,\gmem_addr_2_reg_717_reg[13]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(A2_sum8_fu_461_p2[13:10]),
        .S(tmp_4_reg_641[13:10]));
  FDRE \gmem_addr_2_reg_717_reg[14] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_146),
        .D(A2_sum8_fu_461_p2[14]),
        .Q(gmem_addr_2_reg_717[14]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_717_reg[15] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_146),
        .D(A2_sum8_fu_461_p2[15]),
        .Q(gmem_addr_2_reg_717[15]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_717_reg[16] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_146),
        .D(A2_sum8_fu_461_p2[16]),
        .Q(gmem_addr_2_reg_717[16]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_717_reg[17] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_146),
        .D(A2_sum8_fu_461_p2[17]),
        .Q(gmem_addr_2_reg_717[17]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \gmem_addr_2_reg_717_reg[17]_i_1 
       (.CI(\gmem_addr_2_reg_717_reg[13]_i_1_n_2 ),
        .CO({\gmem_addr_2_reg_717_reg[17]_i_1_n_2 ,\gmem_addr_2_reg_717_reg[17]_i_1_n_3 ,\gmem_addr_2_reg_717_reg[17]_i_1_n_4 ,\gmem_addr_2_reg_717_reg[17]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(A2_sum8_fu_461_p2[17:14]),
        .S(tmp_4_reg_641[17:14]));
  FDRE \gmem_addr_2_reg_717_reg[18] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_146),
        .D(A2_sum8_fu_461_p2[18]),
        .Q(gmem_addr_2_reg_717[18]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_717_reg[19] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_146),
        .D(A2_sum8_fu_461_p2[19]),
        .Q(gmem_addr_2_reg_717[19]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_717_reg[1] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_146),
        .D(A2_sum8_fu_461_p2[1]),
        .Q(gmem_addr_2_reg_717[1]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_717_reg[20] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_146),
        .D(A2_sum8_fu_461_p2[20]),
        .Q(gmem_addr_2_reg_717[20]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_717_reg[21] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_146),
        .D(A2_sum8_fu_461_p2[21]),
        .Q(gmem_addr_2_reg_717[21]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \gmem_addr_2_reg_717_reg[21]_i_1 
       (.CI(\gmem_addr_2_reg_717_reg[17]_i_1_n_2 ),
        .CO({\gmem_addr_2_reg_717_reg[21]_i_1_n_2 ,\gmem_addr_2_reg_717_reg[21]_i_1_n_3 ,\gmem_addr_2_reg_717_reg[21]_i_1_n_4 ,\gmem_addr_2_reg_717_reg[21]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(A2_sum8_fu_461_p2[21:18]),
        .S(tmp_4_reg_641[21:18]));
  FDRE \gmem_addr_2_reg_717_reg[22] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_146),
        .D(A2_sum8_fu_461_p2[22]),
        .Q(gmem_addr_2_reg_717[22]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_717_reg[23] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_146),
        .D(A2_sum8_fu_461_p2[23]),
        .Q(gmem_addr_2_reg_717[23]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_717_reg[24] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_146),
        .D(A2_sum8_fu_461_p2[24]),
        .Q(gmem_addr_2_reg_717[24]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_717_reg[25] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_146),
        .D(A2_sum8_fu_461_p2[25]),
        .Q(gmem_addr_2_reg_717[25]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \gmem_addr_2_reg_717_reg[25]_i_1 
       (.CI(\gmem_addr_2_reg_717_reg[21]_i_1_n_2 ),
        .CO({\gmem_addr_2_reg_717_reg[25]_i_1_n_2 ,\gmem_addr_2_reg_717_reg[25]_i_1_n_3 ,\gmem_addr_2_reg_717_reg[25]_i_1_n_4 ,\gmem_addr_2_reg_717_reg[25]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(A2_sum8_fu_461_p2[25:22]),
        .S(tmp_4_reg_641[25:22]));
  FDRE \gmem_addr_2_reg_717_reg[26] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_146),
        .D(A2_sum8_fu_461_p2[26]),
        .Q(gmem_addr_2_reg_717[26]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_717_reg[27] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_146),
        .D(A2_sum8_fu_461_p2[27]),
        .Q(gmem_addr_2_reg_717[27]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_717_reg[28] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_146),
        .D(A2_sum8_fu_461_p2[28]),
        .Q(gmem_addr_2_reg_717[28]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_717_reg[29] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_146),
        .D(A2_sum8_fu_461_p2[29]),
        .Q(gmem_addr_2_reg_717[29]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \gmem_addr_2_reg_717_reg[29]_i_2 
       (.CI(\gmem_addr_2_reg_717_reg[25]_i_1_n_2 ),
        .CO({\NLW_gmem_addr_2_reg_717_reg[29]_i_2_CO_UNCONNECTED [3],\gmem_addr_2_reg_717_reg[29]_i_2_n_3 ,\gmem_addr_2_reg_717_reg[29]_i_2_n_4 ,\gmem_addr_2_reg_717_reg[29]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(A2_sum8_fu_461_p2[29:26]),
        .S(tmp_4_reg_641[29:26]));
  FDRE \gmem_addr_2_reg_717_reg[2] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_146),
        .D(A2_sum8_fu_461_p2[2]),
        .Q(gmem_addr_2_reg_717[2]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_717_reg[3] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_146),
        .D(A2_sum8_fu_461_p2[3]),
        .Q(gmem_addr_2_reg_717[3]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_717_reg[4] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_146),
        .D(A2_sum8_fu_461_p2[4]),
        .Q(gmem_addr_2_reg_717[4]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_717_reg[5] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_146),
        .D(A2_sum8_fu_461_p2[5]),
        .Q(gmem_addr_2_reg_717[5]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \gmem_addr_2_reg_717_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\gmem_addr_2_reg_717_reg[5]_i_1_n_2 ,\gmem_addr_2_reg_717_reg[5]_i_1_n_3 ,\gmem_addr_2_reg_717_reg[5]_i_1_n_4 ,\gmem_addr_2_reg_717_reg[5]_i_1_n_5 }),
        .CYINIT(tmp_4_reg_641[1]),
        .DI({1'b0,1'b0,tmp_10_fu_505_p3}),
        .O(A2_sum8_fu_461_p2[5:2]),
        .S({tmp_4_reg_641[5:4],\gmem_addr_2_reg_717[5]_i_2_n_2 ,\gmem_addr_2_reg_717[5]_i_3_n_2 }));
  FDRE \gmem_addr_2_reg_717_reg[6] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_146),
        .D(A2_sum8_fu_461_p2[6]),
        .Q(gmem_addr_2_reg_717[6]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_717_reg[7] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_146),
        .D(A2_sum8_fu_461_p2[7]),
        .Q(gmem_addr_2_reg_717[7]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_717_reg[8] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_146),
        .D(A2_sum8_fu_461_p2[8]),
        .Q(gmem_addr_2_reg_717[8]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_717_reg[9] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_146),
        .D(A2_sum8_fu_461_p2[9]),
        .Q(gmem_addr_2_reg_717[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \gmem_addr_2_reg_717_reg[9]_i_1 
       (.CI(\gmem_addr_2_reg_717_reg[5]_i_1_n_2 ),
        .CO({\gmem_addr_2_reg_717_reg[9]_i_1_n_2 ,\gmem_addr_2_reg_717_reg[9]_i_1_n_3 ,\gmem_addr_2_reg_717_reg[9]_i_1_n_4 ,\gmem_addr_2_reg_717_reg[9]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(A2_sum8_fu_461_p2[9:6]),
        .S(tmp_4_reg_641[9:6]));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem_addr_3_reg_740[0]_i_1 
       (.I0(tmp_4_reg_641[0]),
        .O(A2_sum9_fu_513_p2[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_740[4]_i_2 
       (.I0(tmp_10_fu_505_p3[3]),
        .I1(tmp_4_reg_641[3]),
        .O(\gmem_addr_3_reg_740[4]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_740[4]_i_3 
       (.I0(tmp_10_fu_505_p3[2]),
        .I1(tmp_4_reg_641[2]),
        .O(\gmem_addr_3_reg_740[4]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem_addr_3_reg_740[4]_i_4 
       (.I0(tmp_4_reg_641[1]),
        .O(\gmem_addr_3_reg_740[4]_i_4_n_2 ));
  FDRE \gmem_addr_3_reg_740_reg[0] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_150),
        .D(A2_sum9_fu_513_p2[0]),
        .Q(gmem_addr_3_reg_740[0]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_740_reg[10] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_150),
        .D(A2_sum9_fu_513_p2[10]),
        .Q(gmem_addr_3_reg_740[10]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_740_reg[11] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_150),
        .D(A2_sum9_fu_513_p2[11]),
        .Q(gmem_addr_3_reg_740[11]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_740_reg[12] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_150),
        .D(A2_sum9_fu_513_p2[12]),
        .Q(gmem_addr_3_reg_740[12]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \gmem_addr_3_reg_740_reg[12]_i_1 
       (.CI(\gmem_addr_3_reg_740_reg[8]_i_1_n_2 ),
        .CO({\gmem_addr_3_reg_740_reg[12]_i_1_n_2 ,\gmem_addr_3_reg_740_reg[12]_i_1_n_3 ,\gmem_addr_3_reg_740_reg[12]_i_1_n_4 ,\gmem_addr_3_reg_740_reg[12]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(A2_sum9_fu_513_p2[12:9]),
        .S(tmp_4_reg_641[12:9]));
  FDRE \gmem_addr_3_reg_740_reg[13] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_150),
        .D(A2_sum9_fu_513_p2[13]),
        .Q(gmem_addr_3_reg_740[13]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_740_reg[14] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_150),
        .D(A2_sum9_fu_513_p2[14]),
        .Q(gmem_addr_3_reg_740[14]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_740_reg[15] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_150),
        .D(A2_sum9_fu_513_p2[15]),
        .Q(gmem_addr_3_reg_740[15]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_740_reg[16] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_150),
        .D(A2_sum9_fu_513_p2[16]),
        .Q(gmem_addr_3_reg_740[16]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \gmem_addr_3_reg_740_reg[16]_i_1 
       (.CI(\gmem_addr_3_reg_740_reg[12]_i_1_n_2 ),
        .CO({\gmem_addr_3_reg_740_reg[16]_i_1_n_2 ,\gmem_addr_3_reg_740_reg[16]_i_1_n_3 ,\gmem_addr_3_reg_740_reg[16]_i_1_n_4 ,\gmem_addr_3_reg_740_reg[16]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(A2_sum9_fu_513_p2[16:13]),
        .S(tmp_4_reg_641[16:13]));
  FDRE \gmem_addr_3_reg_740_reg[17] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_150),
        .D(A2_sum9_fu_513_p2[17]),
        .Q(gmem_addr_3_reg_740[17]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_740_reg[18] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_150),
        .D(A2_sum9_fu_513_p2[18]),
        .Q(gmem_addr_3_reg_740[18]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_740_reg[19] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_150),
        .D(A2_sum9_fu_513_p2[19]),
        .Q(gmem_addr_3_reg_740[19]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_740_reg[1] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_150),
        .D(A2_sum9_fu_513_p2[1]),
        .Q(gmem_addr_3_reg_740[1]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_740_reg[20] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_150),
        .D(A2_sum9_fu_513_p2[20]),
        .Q(gmem_addr_3_reg_740[20]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \gmem_addr_3_reg_740_reg[20]_i_1 
       (.CI(\gmem_addr_3_reg_740_reg[16]_i_1_n_2 ),
        .CO({\gmem_addr_3_reg_740_reg[20]_i_1_n_2 ,\gmem_addr_3_reg_740_reg[20]_i_1_n_3 ,\gmem_addr_3_reg_740_reg[20]_i_1_n_4 ,\gmem_addr_3_reg_740_reg[20]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(A2_sum9_fu_513_p2[20:17]),
        .S(tmp_4_reg_641[20:17]));
  FDRE \gmem_addr_3_reg_740_reg[21] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_150),
        .D(A2_sum9_fu_513_p2[21]),
        .Q(gmem_addr_3_reg_740[21]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_740_reg[22] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_150),
        .D(A2_sum9_fu_513_p2[22]),
        .Q(gmem_addr_3_reg_740[22]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_740_reg[23] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_150),
        .D(A2_sum9_fu_513_p2[23]),
        .Q(gmem_addr_3_reg_740[23]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_740_reg[24] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_150),
        .D(A2_sum9_fu_513_p2[24]),
        .Q(gmem_addr_3_reg_740[24]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \gmem_addr_3_reg_740_reg[24]_i_1 
       (.CI(\gmem_addr_3_reg_740_reg[20]_i_1_n_2 ),
        .CO({\gmem_addr_3_reg_740_reg[24]_i_1_n_2 ,\gmem_addr_3_reg_740_reg[24]_i_1_n_3 ,\gmem_addr_3_reg_740_reg[24]_i_1_n_4 ,\gmem_addr_3_reg_740_reg[24]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(A2_sum9_fu_513_p2[24:21]),
        .S(tmp_4_reg_641[24:21]));
  FDRE \gmem_addr_3_reg_740_reg[25] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_150),
        .D(A2_sum9_fu_513_p2[25]),
        .Q(gmem_addr_3_reg_740[25]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_740_reg[26] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_150),
        .D(A2_sum9_fu_513_p2[26]),
        .Q(gmem_addr_3_reg_740[26]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_740_reg[27] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_150),
        .D(A2_sum9_fu_513_p2[27]),
        .Q(gmem_addr_3_reg_740[27]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_740_reg[28] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_150),
        .D(A2_sum9_fu_513_p2[28]),
        .Q(gmem_addr_3_reg_740[28]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \gmem_addr_3_reg_740_reg[28]_i_1 
       (.CI(\gmem_addr_3_reg_740_reg[24]_i_1_n_2 ),
        .CO({\gmem_addr_3_reg_740_reg[28]_i_1_n_2 ,\gmem_addr_3_reg_740_reg[28]_i_1_n_3 ,\gmem_addr_3_reg_740_reg[28]_i_1_n_4 ,\gmem_addr_3_reg_740_reg[28]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(A2_sum9_fu_513_p2[28:25]),
        .S(tmp_4_reg_641[28:25]));
  FDRE \gmem_addr_3_reg_740_reg[29] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_150),
        .D(A2_sum9_fu_513_p2[29]),
        .Q(gmem_addr_3_reg_740[29]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \gmem_addr_3_reg_740_reg[29]_i_2 
       (.CI(\gmem_addr_3_reg_740_reg[28]_i_1_n_2 ),
        .CO(\NLW_gmem_addr_3_reg_740_reg[29]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_gmem_addr_3_reg_740_reg[29]_i_2_O_UNCONNECTED [3:1],A2_sum9_fu_513_p2[29]}),
        .S({1'b0,1'b0,1'b0,tmp_4_reg_641[29]}));
  FDRE \gmem_addr_3_reg_740_reg[2] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_150),
        .D(A2_sum9_fu_513_p2[2]),
        .Q(gmem_addr_3_reg_740[2]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_740_reg[3] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_150),
        .D(A2_sum9_fu_513_p2[3]),
        .Q(gmem_addr_3_reg_740[3]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_740_reg[4] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_150),
        .D(A2_sum9_fu_513_p2[4]),
        .Q(gmem_addr_3_reg_740[4]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \gmem_addr_3_reg_740_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\gmem_addr_3_reg_740_reg[4]_i_1_n_2 ,\gmem_addr_3_reg_740_reg[4]_i_1_n_3 ,\gmem_addr_3_reg_740_reg[4]_i_1_n_4 ,\gmem_addr_3_reg_740_reg[4]_i_1_n_5 }),
        .CYINIT(tmp_4_reg_641[0]),
        .DI({1'b0,tmp_10_fu_505_p3,tmp_4_reg_641[1]}),
        .O(A2_sum9_fu_513_p2[4:1]),
        .S({tmp_4_reg_641[4],\gmem_addr_3_reg_740[4]_i_2_n_2 ,\gmem_addr_3_reg_740[4]_i_3_n_2 ,\gmem_addr_3_reg_740[4]_i_4_n_2 }));
  FDRE \gmem_addr_3_reg_740_reg[5] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_150),
        .D(A2_sum9_fu_513_p2[5]),
        .Q(gmem_addr_3_reg_740[5]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_740_reg[6] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_150),
        .D(A2_sum9_fu_513_p2[6]),
        .Q(gmem_addr_3_reg_740[6]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_740_reg[7] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_150),
        .D(A2_sum9_fu_513_p2[7]),
        .Q(gmem_addr_3_reg_740[7]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_740_reg[8] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_150),
        .D(A2_sum9_fu_513_p2[8]),
        .Q(gmem_addr_3_reg_740[8]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \gmem_addr_3_reg_740_reg[8]_i_1 
       (.CI(\gmem_addr_3_reg_740_reg[4]_i_1_n_2 ),
        .CO({\gmem_addr_3_reg_740_reg[8]_i_1_n_2 ,\gmem_addr_3_reg_740_reg[8]_i_1_n_3 ,\gmem_addr_3_reg_740_reg[8]_i_1_n_4 ,\gmem_addr_3_reg_740_reg[8]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(A2_sum9_fu_513_p2[8:5]),
        .S(tmp_4_reg_641[8:5]));
  FDRE \gmem_addr_3_reg_740_reg[9] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_150),
        .D(A2_sum9_fu_513_p2[9]),
        .Q(gmem_addr_3_reg_740[9]),
        .R(1'b0));
  FDRE \i_reg_253_reg[0] 
       (.C(ap_clk),
        .CE(I_RREADY1),
        .D(tmp_mid2_v_reg_670[0]),
        .Q(\i_reg_253_reg_n_2_[0] ),
        .R(i_reg_253));
  FDRE \i_reg_253_reg[1] 
       (.C(ap_clk),
        .CE(I_RREADY1),
        .D(tmp_mid2_v_reg_670[1]),
        .Q(\i_reg_253_reg_n_2_[1] ),
        .R(i_reg_253));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT5 #(
    .INIT(32'h45557555)) 
    \indvar_flatten_next_reg_657[0]_i_1 
       (.I0(indvar_flatten_reg_242[0]),
        .I1(\exitcond_flatten_reg_653_reg_n_2_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(indvar_flatten_next_reg_657_reg__0[0]),
        .O(indvar_flatten_next_fu_327_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \indvar_flatten_next_reg_657[1]_i_1 
       (.I0(indvar_flatten_reg_242[0]),
        .I1(indvar_flatten_next_reg_657_reg__0[0]),
        .I2(indvar_flatten_reg_242[1]),
        .I3(\j_mid2_reg_662[2]_i_2_n_2 ),
        .I4(indvar_flatten_next_reg_657_reg__0[1]),
        .O(indvar_flatten_next_fu_327_p2[1]));
  LUT6 #(
    .INIT(64'h9A99999995999999)) 
    \indvar_flatten_next_reg_657[2]_i_1 
       (.I0(\indvar_flatten_next_reg_657[3]_i_3_n_2 ),
        .I1(indvar_flatten_reg_242[2]),
        .I2(\exitcond_flatten_reg_653_reg_n_2_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(indvar_flatten_next_reg_657_reg__0[2]),
        .O(\indvar_flatten_next_reg_657[2]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hBBBBAF504444AF50)) 
    \indvar_flatten_next_reg_657[3]_i_2 
       (.I0(\indvar_flatten_next_reg_657[3]_i_3_n_2 ),
        .I1(indvar_flatten_next_reg_657_reg__0[2]),
        .I2(indvar_flatten_reg_242[2]),
        .I3(indvar_flatten_reg_242[3]),
        .I4(\j_mid2_reg_662[2]_i_2_n_2 ),
        .I5(indvar_flatten_next_reg_657_reg__0[3]),
        .O(indvar_flatten_next_fu_327_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT5 #(
    .INIT(32'h335FFF5F)) 
    \indvar_flatten_next_reg_657[3]_i_3 
       (.I0(indvar_flatten_reg_242[1]),
        .I1(indvar_flatten_next_reg_657_reg__0[1]),
        .I2(indvar_flatten_reg_242[0]),
        .I3(\j_mid2_reg_662[2]_i_2_n_2 ),
        .I4(indvar_flatten_next_reg_657_reg__0[0]),
        .O(\indvar_flatten_next_reg_657[3]_i_3_n_2 ));
  FDRE \indvar_flatten_next_reg_657_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten_next_reg_6570),
        .D(indvar_flatten_next_fu_327_p2[0]),
        .Q(indvar_flatten_next_reg_657_reg__0[0]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_657_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten_next_reg_6570),
        .D(indvar_flatten_next_fu_327_p2[1]),
        .Q(indvar_flatten_next_reg_657_reg__0[1]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_657_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten_next_reg_6570),
        .D(\indvar_flatten_next_reg_657[2]_i_1_n_2 ),
        .Q(indvar_flatten_next_reg_657_reg__0[2]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_657_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten_next_reg_6570),
        .D(indvar_flatten_next_fu_327_p2[3]),
        .Q(indvar_flatten_next_reg_657_reg__0[3]),
        .R(1'b0));
  FDRE \indvar_flatten_reg_242_reg[0] 
       (.C(ap_clk),
        .CE(I_RREADY1),
        .D(indvar_flatten_next_reg_657_reg__0[0]),
        .Q(indvar_flatten_reg_242[0]),
        .R(i_reg_253));
  FDRE \indvar_flatten_reg_242_reg[1] 
       (.C(ap_clk),
        .CE(I_RREADY1),
        .D(indvar_flatten_next_reg_657_reg__0[1]),
        .Q(indvar_flatten_reg_242[1]),
        .R(i_reg_253));
  FDRE \indvar_flatten_reg_242_reg[2] 
       (.C(ap_clk),
        .CE(I_RREADY1),
        .D(indvar_flatten_next_reg_657_reg__0[2]),
        .Q(indvar_flatten_reg_242[2]),
        .R(i_reg_253));
  FDRE \indvar_flatten_reg_242_reg[3] 
       (.C(ap_clk),
        .CE(I_RREADY1),
        .D(indvar_flatten_next_reg_657_reg__0[3]),
        .Q(indvar_flatten_reg_242[3]),
        .R(i_reg_253));
  FDRE \j_1_reg_762_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(matrixmul_gmem_m_axi_U_n_14),
        .Q(j_1_reg_762[0]),
        .R(1'b0));
  FDRE \j_1_reg_762_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(matrixmul_gmem_m_axi_U_n_13),
        .Q(j_1_reg_762[1]),
        .R(1'b0));
  FDRE \j_1_reg_762_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(matrixmul_gmem_m_axi_U_n_12),
        .Q(j_1_reg_762[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \j_mid2_reg_662[2]_i_2 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\exitcond_flatten_reg_653_reg_n_2_[0] ),
        .O(\j_mid2_reg_662[2]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h00000000B8308800)) 
    \j_mid2_reg_662[2]_i_3 
       (.I0(j_1_reg_762[2]),
        .I1(\j_mid2_reg_662[2]_i_2_n_2 ),
        .I2(j_reg_264[2]),
        .I3(j_1_reg_762[0]),
        .I4(j_reg_264[0]),
        .I5(ap_phi_mux_j_phi_fu_268_p4),
        .O(p_0_in));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \j_mid2_reg_662[2]_i_4 
       (.I0(j_1_reg_762[1]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\exitcond_flatten_reg_653_reg_n_2_[0] ),
        .I4(j_reg_264[1]),
        .O(ap_phi_mux_j_phi_fu_268_p4));
  FDRE \j_mid2_reg_662_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(matrixmul_gmem_m_axi_U_n_11),
        .Q(\j_mid2_reg_662_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \j_mid2_reg_662_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(matrixmul_gmem_m_axi_U_n_10),
        .Q(\j_mid2_reg_662_reg_n_2_[1] ),
        .R(1'b0));
  FDRE \j_mid2_reg_662_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(matrixmul_gmem_m_axi_U_n_8),
        .Q(\j_mid2_reg_662_reg_n_2_[2] ),
        .R(1'b0));
  FDRE \j_reg_264_reg[0] 
       (.C(ap_clk),
        .CE(I_RREADY1),
        .D(j_1_reg_762[0]),
        .Q(j_reg_264[0]),
        .R(i_reg_253));
  FDRE \j_reg_264_reg[1] 
       (.C(ap_clk),
        .CE(I_RREADY1),
        .D(j_1_reg_762[1]),
        .Q(j_reg_264[1]),
        .R(i_reg_253));
  FDRE \j_reg_264_reg[2] 
       (.C(ap_clk),
        .CE(I_RREADY1),
        .D(j_1_reg_762[2]),
        .Q(j_reg_264[2]),
        .R(i_reg_253));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_AXILiteS_s_axi matrixmul_AXILiteS_s_axi_U
       (.D(ap_NS_fsm[0]),
        .E(ap_NS_fsm1),
        .\FSM_onehot_rstate_reg[1]_0 (s_axi_AXILiteS_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_AXILiteS_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_AXILiteS_WREADY),
        .I_RREADY1(I_RREADY1),
        .Q({ap_CS_fsm_state26,ap_CS_fsm_pp0_stage0,\ap_CS_fsm_reg_n_2_[0] }),
        .SR(i_reg_253),
        .ap_block_pp0_stage0_11001(ap_block_pp0_stage0_11001),
        .ap_clk(ap_clk),
        .ap_condition_pp0_exit_iter0_state2(ap_condition_pp0_exit_iter0_state2),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(matrixmul_AXILiteS_s_axi_U_n_10),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter2_reg(matrixmul_AXILiteS_s_axi_U_n_2),
        .ap_enable_reg_pp0_iter2_reg_0(ap_enable_reg_pp0_iter2_reg_n_2),
        .ap_enable_reg_pp0_iter2_reg_1(matrixmul_gmem_m_axi_U_n_22),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .\int_A_reg[31]_0 (A),
        .\int_B_reg[31]_0 (B),
        .\int_out_r_reg[31]_0 (out_r),
        .interrupt(interrupt),
        .s_axi_AXILiteS_ARADDR(s_axi_AXILiteS_ARADDR),
        .s_axi_AXILiteS_ARVALID(s_axi_AXILiteS_ARVALID),
        .s_axi_AXILiteS_AWADDR(s_axi_AXILiteS_AWADDR),
        .s_axi_AXILiteS_AWVALID(s_axi_AXILiteS_AWVALID),
        .s_axi_AXILiteS_BREADY(s_axi_AXILiteS_BREADY),
        .s_axi_AXILiteS_BVALID(s_axi_AXILiteS_BVALID),
        .s_axi_AXILiteS_RDATA(s_axi_AXILiteS_RDATA),
        .s_axi_AXILiteS_RREADY(s_axi_AXILiteS_RREADY),
        .s_axi_AXILiteS_RVALID(s_axi_AXILiteS_RVALID),
        .s_axi_AXILiteS_WDATA(s_axi_AXILiteS_WDATA),
        .s_axi_AXILiteS_WSTRB(s_axi_AXILiteS_WSTRB),
        .s_axi_AXILiteS_WVALID(s_axi_AXILiteS_WVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_gmem_m_axi matrixmul_gmem_m_axi_U
       (.A({matrixmul_gmem_m_axi_U_n_39,matrixmul_gmem_m_axi_U_n_40,matrixmul_gmem_m_axi_U_n_41,matrixmul_gmem_m_axi_U_n_42,matrixmul_gmem_m_axi_U_n_43,matrixmul_gmem_m_axi_U_n_44,matrixmul_gmem_m_axi_U_n_45,matrixmul_gmem_m_axi_U_n_46,matrixmul_gmem_m_axi_U_n_47,matrixmul_gmem_m_axi_U_n_48,matrixmul_gmem_m_axi_U_n_49,matrixmul_gmem_m_axi_U_n_50,matrixmul_gmem_m_axi_U_n_51,matrixmul_gmem_m_axi_U_n_52,matrixmul_gmem_m_axi_U_n_53,matrixmul_gmem_m_axi_U_n_54,matrixmul_gmem_m_axi_U_n_55}),
        .B({matrixmul_gmem_m_axi_U_n_56,matrixmul_gmem_m_axi_U_n_57,matrixmul_gmem_m_axi_U_n_58,matrixmul_gmem_m_axi_U_n_59,matrixmul_gmem_m_axi_U_n_60,matrixmul_gmem_m_axi_U_n_61,matrixmul_gmem_m_axi_U_n_62,matrixmul_gmem_m_axi_U_n_63,matrixmul_gmem_m_axi_U_n_64,matrixmul_gmem_m_axi_U_n_65,matrixmul_gmem_m_axi_U_n_66,matrixmul_gmem_m_axi_U_n_67,matrixmul_gmem_m_axi_U_n_68,matrixmul_gmem_m_axi_U_n_69,matrixmul_gmem_m_axi_U_n_70}),
        .\B4_sum_reg_695_reg[29] (\exitcond_flatten_reg_653_reg_n_2_[0] ),
        .D({m_axi_gmem_RLAST,m_axi_gmem_RDATA}),
        .E(indvar_flatten_next_reg_6570),
        .I_RREADY1(I_RREADY1),
        .Q(tmp_1_3_reg_844),
        .\ap_CS_fsm_reg[1] (matrixmul_gmem_m_axi_U_n_9),
        .\ap_CS_fsm_reg[1]_0 (ap_NS_fsm[9:1]),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm[4]_i_2_n_2 ),
        .\ap_CS_fsm_reg[4] (matrixmul_gmem_m_axi_U_n_148),
        .\ap_CS_fsm_reg[4]_0 (matrixmul_gmem_m_axi_U_n_149),
        .\ap_CS_fsm_reg[5] (matrixmul_gmem_m_axi_U_n_146),
        .\ap_CS_fsm_reg[5]_0 (matrixmul_gmem_m_axi_U_n_147),
        .\ap_CS_fsm_reg[6] (matrixmul_gmem_m_axi_U_n_144),
        .\ap_CS_fsm_reg[6]_0 (matrixmul_gmem_m_axi_U_n_145),
        .\ap_CS_fsm_reg[7] (matrixmul_gmem_m_axi_U_n_150),
        .\ap_CS_fsm_reg[7]_0 (matrixmul_gmem_m_axi_U_n_151),
        .\ap_CS_fsm_reg[8] (matrixmul_gmem_m_axi_U_n_22),
        .ap_block_pp0_stage0_11001(ap_block_pp0_stage0_11001),
        .ap_clk(ap_clk),
        .ap_condition_pp0_exit_iter0_state2(ap_condition_pp0_exit_iter0_state2),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(matrixmul_gmem_m_axi_U_n_15),
        .ap_enable_reg_pp0_iter0_reg_0(matrixmul_gmem_m_axi_U_n_16),
        .ap_enable_reg_pp0_iter0_reg_1(matrixmul_gmem_m_axi_U_n_131),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg(matrixmul_gmem_m_axi_U_n_142),
        .ap_reg_ioackin_gmem_ARREADY_reg(matrixmul_gmem_m_axi_U_n_34),
        .ap_reg_ioackin_gmem_ARREADY_reg_0(ap_reg_ioackin_gmem_ARREADY_reg_n_2),
        .ap_reg_ioackin_gmem_AWREADY(ap_reg_ioackin_gmem_AWREADY),
        .ap_reg_ioackin_gmem_AWREADY_reg(matrixmul_gmem_m_axi_U_n_35),
        .ap_reg_ioackin_gmem_AWREADY_reg_0(matrixmul_gmem_m_axi_U_n_135),
        .ap_reg_ioackin_gmem_AWREADY_reg_1(ap_reg_ioackin_gmem_AWREADY_i_2_n_2),
        .ap_reg_ioackin_gmem_WREADY(ap_reg_ioackin_gmem_WREADY),
        .ap_reg_ioackin_gmem_WREADY_reg(matrixmul_gmem_m_axi_U_n_36),
        .ap_reg_ioackin_gmem_WREADY_reg_0(ap_reg_ioackin_gmem_WREADY_i_2_n_2),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .\bus_equal_gen.WVALID_Dummy_reg (m_axi_gmem_WVALID),
        .\could_multi_bursts.ARVALID_Dummy_reg (m_axi_gmem_ARVALID),
        .\could_multi_bursts.arlen_buf_reg[3] (\^m_axi_gmem_ARLEN ),
        .\could_multi_bursts.awlen_buf_reg[3] (\^m_axi_gmem_AWLEN ),
        .\data_p2_reg[29] (gmem_addr_3_reg_740),
        .\data_p2_reg[29]_0 (B4_sum3_reg_752),
        .\data_p2_reg[29]_1 (out6_sum_reg_828),
        .\data_p2_reg[29]_2 (B4_sum2_reg_735),
        .\data_p2_reg[29]_3 (B4_sum1_reg_712),
        .\data_p2_reg[29]_4 (gmem_addr_2_reg_717),
        .\data_p2_reg[29]_5 (gmem_addr_1_reg_700),
        .\data_p2_reg[29]_6 (A2_sum_reg_684),
        .\data_p2_reg[29]_7 (B4_sum_reg_695),
        .empty_n_reg(\exitcond_flatten_reg_653_pp0_iter2_reg_reg_n_2_[0] ),
        .empty_n_reg_0(ap_enable_reg_pp0_iter2_reg_n_2),
        .\exitcond_flatten_reg_653_pp0_iter1_reg_reg[0] (matrixmul_gmem_m_axi_U_n_133),
        .\exitcond_flatten_reg_653_pp0_iter1_reg_reg[0]_0 (matrixmul_gmem_m_axi_U_n_136),
        .\exitcond_flatten_reg_653_pp0_iter1_reg_reg[0]_1 (matrixmul_gmem_m_axi_U_n_138),
        .\exitcond_flatten_reg_653_pp0_iter1_reg_reg[0]_2 (matrixmul_gmem_m_axi_U_n_140),
        .\exitcond_flatten_reg_653_pp0_iter1_reg_reg[0]_3 (matrixmul_gmem_m_axi_U_n_143),
        .\exitcond_flatten_reg_653_reg[0] (matrixmul_gmem_m_axi_U_n_132),
        .\exitcond_flatten_reg_653_reg[0]_0 (matrixmul_gmem_m_axi_U_n_134),
        .\exitcond_flatten_reg_653_reg[0]_1 (matrixmul_gmem_m_axi_U_n_137),
        .\exitcond_flatten_reg_653_reg[0]_2 (matrixmul_gmem_m_axi_U_n_139),
        .\exitcond_flatten_reg_653_reg[0]_3 (matrixmul_gmem_m_axi_U_n_141),
        .full_n_reg(m_axi_gmem_RREADY),
        .full_n_reg_0(m_axi_gmem_BREADY),
        .j_1_reg_762(j_1_reg_762),
        .\j_mid2_reg_662_reg[0] (matrixmul_gmem_m_axi_U_n_11),
        .\j_mid2_reg_662_reg[0]_0 (matrixmul_gmem_m_axi_U_n_12),
        .\j_mid2_reg_662_reg[0]_1 (matrixmul_gmem_m_axi_U_n_13),
        .\j_mid2_reg_662_reg[0]_2 (matrixmul_gmem_m_axi_U_n_14),
        .\j_mid2_reg_662_reg[0]_3 (\j_mid2_reg_662_reg_n_2_[0] ),
        .\j_mid2_reg_662_reg[1] (matrixmul_gmem_m_axi_U_n_10),
        .\j_mid2_reg_662_reg[1]_0 (\j_mid2_reg_662_reg_n_2_[1] ),
        .\j_mid2_reg_662_reg[2] (matrixmul_gmem_m_axi_U_n_8),
        .\j_mid2_reg_662_reg[2]_0 (\j_mid2_reg_662_reg_n_2_[2] ),
        .\j_mid2_reg_662_reg[2]_1 (j_reg_264),
        .\j_mid2_reg_662_reg[2]_2 (\j_mid2_reg_662[2]_i_2_n_2 ),
        .\j_mid2_reg_662_reg[2]_3 (p_0_in),
        .load_p1(\bus_read/rs_rdata/load_p1 ),
        .m_axi_gmem_ARADDR(\^m_axi_gmem_ARADDR ),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .m_axi_gmem_AWADDR(\^m_axi_gmem_AWADDR ),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .m_axi_gmem_RRESP(m_axi_gmem_RRESP),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .m_axi_gmem_WDATA(m_axi_gmem_WDATA),
        .m_axi_gmem_WLAST(m_axi_gmem_WLAST),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WSTRB(m_axi_gmem_WSTRB),
        .\tmp_15_reg_757_pp0_iter1_reg_reg[4] ({ap_CS_fsm_pp0_stage7,ap_CS_fsm_pp0_stage6,ap_CS_fsm_pp0_stage5,ap_CS_fsm_pp0_stage4,ap_CS_fsm_pp0_stage3,ap_CS_fsm_pp0_stage2,ap_CS_fsm_pp0_stage1,ap_CS_fsm_pp0_stage0,\ap_CS_fsm_reg_n_2_[0] }),
        .tmp_6_fu_580_p2(\exitcond_flatten_reg_653_pp0_iter1_reg_reg_n_2_[0] ),
        .tmp_mid2_v_reg_670(tmp_mid2_v_reg_670),
        .\tmp_mid2_v_reg_670_reg[1] (tmp_mid2_v_fu_353_p3));
  LUT2 #(
    .INIT(4'h6)) 
    \out6_sum_reg_828[3]_i_2 
       (.I0(tmp_15_reg_757_pp0_iter1_reg[3]),
        .I1(tmp_cast_reg_628_reg__0[3]),
        .O(\out6_sum_reg_828[3]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out6_sum_reg_828[3]_i_3 
       (.I0(tmp_15_reg_757_pp0_iter1_reg[2]),
        .I1(tmp_cast_reg_628_reg__0[2]),
        .O(\out6_sum_reg_828[3]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out6_sum_reg_828[3]_i_4 
       (.I0(tmp_15_reg_757_pp0_iter1_reg[1]),
        .I1(tmp_cast_reg_628_reg__0[1]),
        .O(\out6_sum_reg_828[3]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out6_sum_reg_828[3]_i_5 
       (.I0(tmp_15_reg_757_pp0_iter1_reg[0]),
        .I1(tmp_cast_reg_628_reg__0[0]),
        .O(\out6_sum_reg_828[3]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out6_sum_reg_828[7]_i_2 
       (.I0(tmp_15_reg_757_pp0_iter1_reg[4]),
        .I1(tmp_cast_reg_628_reg__0[4]),
        .O(\out6_sum_reg_828[7]_i_2_n_2 ));
  FDRE \out6_sum_reg_828_reg[0] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_143),
        .D(out6_sum_fu_595_p2[0]),
        .Q(out6_sum_reg_828[0]),
        .R(1'b0));
  FDRE \out6_sum_reg_828_reg[10] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_143),
        .D(out6_sum_fu_595_p2[10]),
        .Q(out6_sum_reg_828[10]),
        .R(1'b0));
  FDRE \out6_sum_reg_828_reg[11] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_143),
        .D(out6_sum_fu_595_p2[11]),
        .Q(out6_sum_reg_828[11]),
        .R(1'b0));
  CARRY4 \out6_sum_reg_828_reg[11]_i_1 
       (.CI(\out6_sum_reg_828_reg[7]_i_1_n_2 ),
        .CO({\out6_sum_reg_828_reg[11]_i_1_n_2 ,\out6_sum_reg_828_reg[11]_i_1_n_3 ,\out6_sum_reg_828_reg[11]_i_1_n_4 ,\out6_sum_reg_828_reg[11]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out6_sum_fu_595_p2[11:8]),
        .S(tmp_cast_reg_628_reg__0[11:8]));
  FDRE \out6_sum_reg_828_reg[12] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_143),
        .D(out6_sum_fu_595_p2[12]),
        .Q(out6_sum_reg_828[12]),
        .R(1'b0));
  FDRE \out6_sum_reg_828_reg[13] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_143),
        .D(out6_sum_fu_595_p2[13]),
        .Q(out6_sum_reg_828[13]),
        .R(1'b0));
  FDRE \out6_sum_reg_828_reg[14] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_143),
        .D(out6_sum_fu_595_p2[14]),
        .Q(out6_sum_reg_828[14]),
        .R(1'b0));
  FDRE \out6_sum_reg_828_reg[15] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_143),
        .D(out6_sum_fu_595_p2[15]),
        .Q(out6_sum_reg_828[15]),
        .R(1'b0));
  CARRY4 \out6_sum_reg_828_reg[15]_i_1 
       (.CI(\out6_sum_reg_828_reg[11]_i_1_n_2 ),
        .CO({\out6_sum_reg_828_reg[15]_i_1_n_2 ,\out6_sum_reg_828_reg[15]_i_1_n_3 ,\out6_sum_reg_828_reg[15]_i_1_n_4 ,\out6_sum_reg_828_reg[15]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out6_sum_fu_595_p2[15:12]),
        .S(tmp_cast_reg_628_reg__0[15:12]));
  FDRE \out6_sum_reg_828_reg[16] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_143),
        .D(out6_sum_fu_595_p2[16]),
        .Q(out6_sum_reg_828[16]),
        .R(1'b0));
  FDRE \out6_sum_reg_828_reg[17] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_143),
        .D(out6_sum_fu_595_p2[17]),
        .Q(out6_sum_reg_828[17]),
        .R(1'b0));
  FDRE \out6_sum_reg_828_reg[18] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_143),
        .D(out6_sum_fu_595_p2[18]),
        .Q(out6_sum_reg_828[18]),
        .R(1'b0));
  FDRE \out6_sum_reg_828_reg[19] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_143),
        .D(out6_sum_fu_595_p2[19]),
        .Q(out6_sum_reg_828[19]),
        .R(1'b0));
  CARRY4 \out6_sum_reg_828_reg[19]_i_1 
       (.CI(\out6_sum_reg_828_reg[15]_i_1_n_2 ),
        .CO({\out6_sum_reg_828_reg[19]_i_1_n_2 ,\out6_sum_reg_828_reg[19]_i_1_n_3 ,\out6_sum_reg_828_reg[19]_i_1_n_4 ,\out6_sum_reg_828_reg[19]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out6_sum_fu_595_p2[19:16]),
        .S(tmp_cast_reg_628_reg__0[19:16]));
  FDRE \out6_sum_reg_828_reg[1] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_143),
        .D(out6_sum_fu_595_p2[1]),
        .Q(out6_sum_reg_828[1]),
        .R(1'b0));
  FDRE \out6_sum_reg_828_reg[20] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_143),
        .D(out6_sum_fu_595_p2[20]),
        .Q(out6_sum_reg_828[20]),
        .R(1'b0));
  FDRE \out6_sum_reg_828_reg[21] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_143),
        .D(out6_sum_fu_595_p2[21]),
        .Q(out6_sum_reg_828[21]),
        .R(1'b0));
  FDRE \out6_sum_reg_828_reg[22] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_143),
        .D(out6_sum_fu_595_p2[22]),
        .Q(out6_sum_reg_828[22]),
        .R(1'b0));
  FDRE \out6_sum_reg_828_reg[23] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_143),
        .D(out6_sum_fu_595_p2[23]),
        .Q(out6_sum_reg_828[23]),
        .R(1'b0));
  CARRY4 \out6_sum_reg_828_reg[23]_i_1 
       (.CI(\out6_sum_reg_828_reg[19]_i_1_n_2 ),
        .CO({\out6_sum_reg_828_reg[23]_i_1_n_2 ,\out6_sum_reg_828_reg[23]_i_1_n_3 ,\out6_sum_reg_828_reg[23]_i_1_n_4 ,\out6_sum_reg_828_reg[23]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out6_sum_fu_595_p2[23:20]),
        .S(tmp_cast_reg_628_reg__0[23:20]));
  FDRE \out6_sum_reg_828_reg[24] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_143),
        .D(out6_sum_fu_595_p2[24]),
        .Q(out6_sum_reg_828[24]),
        .R(1'b0));
  FDRE \out6_sum_reg_828_reg[25] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_143),
        .D(out6_sum_fu_595_p2[25]),
        .Q(out6_sum_reg_828[25]),
        .R(1'b0));
  FDRE \out6_sum_reg_828_reg[26] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_143),
        .D(out6_sum_fu_595_p2[26]),
        .Q(out6_sum_reg_828[26]),
        .R(1'b0));
  FDRE \out6_sum_reg_828_reg[27] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_143),
        .D(out6_sum_fu_595_p2[27]),
        .Q(out6_sum_reg_828[27]),
        .R(1'b0));
  CARRY4 \out6_sum_reg_828_reg[27]_i_1 
       (.CI(\out6_sum_reg_828_reg[23]_i_1_n_2 ),
        .CO({\out6_sum_reg_828_reg[27]_i_1_n_2 ,\out6_sum_reg_828_reg[27]_i_1_n_3 ,\out6_sum_reg_828_reg[27]_i_1_n_4 ,\out6_sum_reg_828_reg[27]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out6_sum_fu_595_p2[27:24]),
        .S(tmp_cast_reg_628_reg__0[27:24]));
  FDRE \out6_sum_reg_828_reg[28] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_143),
        .D(out6_sum_fu_595_p2[28]),
        .Q(out6_sum_reg_828[28]),
        .R(1'b0));
  FDRE \out6_sum_reg_828_reg[29] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_143),
        .D(out6_sum_fu_595_p2[29]),
        .Q(out6_sum_reg_828[29]),
        .R(1'b0));
  CARRY4 \out6_sum_reg_828_reg[29]_i_2 
       (.CI(\out6_sum_reg_828_reg[27]_i_1_n_2 ),
        .CO({\NLW_out6_sum_reg_828_reg[29]_i_2_CO_UNCONNECTED [3:1],\out6_sum_reg_828_reg[29]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_out6_sum_reg_828_reg[29]_i_2_O_UNCONNECTED [3:2],out6_sum_fu_595_p2[29:28]}),
        .S({1'b0,1'b0,tmp_cast_reg_628_reg__0[29:28]}));
  FDRE \out6_sum_reg_828_reg[2] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_143),
        .D(out6_sum_fu_595_p2[2]),
        .Q(out6_sum_reg_828[2]),
        .R(1'b0));
  FDRE \out6_sum_reg_828_reg[3] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_143),
        .D(out6_sum_fu_595_p2[3]),
        .Q(out6_sum_reg_828[3]),
        .R(1'b0));
  CARRY4 \out6_sum_reg_828_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\out6_sum_reg_828_reg[3]_i_1_n_2 ,\out6_sum_reg_828_reg[3]_i_1_n_3 ,\out6_sum_reg_828_reg[3]_i_1_n_4 ,\out6_sum_reg_828_reg[3]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(tmp_15_reg_757_pp0_iter1_reg[3:0]),
        .O(out6_sum_fu_595_p2[3:0]),
        .S({\out6_sum_reg_828[3]_i_2_n_2 ,\out6_sum_reg_828[3]_i_3_n_2 ,\out6_sum_reg_828[3]_i_4_n_2 ,\out6_sum_reg_828[3]_i_5_n_2 }));
  FDRE \out6_sum_reg_828_reg[4] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_143),
        .D(out6_sum_fu_595_p2[4]),
        .Q(out6_sum_reg_828[4]),
        .R(1'b0));
  FDRE \out6_sum_reg_828_reg[5] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_143),
        .D(out6_sum_fu_595_p2[5]),
        .Q(out6_sum_reg_828[5]),
        .R(1'b0));
  FDRE \out6_sum_reg_828_reg[6] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_143),
        .D(out6_sum_fu_595_p2[6]),
        .Q(out6_sum_reg_828[6]),
        .R(1'b0));
  FDRE \out6_sum_reg_828_reg[7] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_143),
        .D(out6_sum_fu_595_p2[7]),
        .Q(out6_sum_reg_828[7]),
        .R(1'b0));
  CARRY4 \out6_sum_reg_828_reg[7]_i_1 
       (.CI(\out6_sum_reg_828_reg[3]_i_1_n_2 ),
        .CO({\out6_sum_reg_828_reg[7]_i_1_n_2 ,\out6_sum_reg_828_reg[7]_i_1_n_3 ,\out6_sum_reg_828_reg[7]_i_1_n_4 ,\out6_sum_reg_828_reg[7]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,tmp_15_reg_757_pp0_iter1_reg[4]}),
        .O(out6_sum_fu_595_p2[7:4]),
        .S({tmp_cast_reg_628_reg__0[7:5],\out6_sum_reg_828[7]_i_2_n_2 }));
  FDRE \out6_sum_reg_828_reg[8] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_143),
        .D(out6_sum_fu_595_p2[8]),
        .Q(out6_sum_reg_828[8]),
        .R(1'b0));
  FDRE \out6_sum_reg_828_reg[9] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_143),
        .D(out6_sum_fu_595_p2[9]),
        .Q(out6_sum_reg_828[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_15_reg_757[0]_i_1 
       (.I0(tmp_2_cast1_reg_729[0]),
        .I1(tmp_mid2_v_reg_670[0]),
        .O(tmp_15_fu_560_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \tmp_15_reg_757[1]_i_1 
       (.I0(tmp_2_cast1_reg_729[0]),
        .I1(tmp_mid2_v_reg_670[0]),
        .I2(tmp_mid2_v_reg_670[1]),
        .I3(tmp_2_cast1_reg_729[1]),
        .O(\tmp_15_reg_757[1]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hF00F877887780FF0)) 
    \tmp_15_reg_757[2]_i_1 
       (.I0(tmp_mid2_v_reg_670[0]),
        .I1(tmp_2_cast1_reg_729[0]),
        .I2(tmp_2_cast1_reg_729[2]),
        .I3(tmp_10_fu_505_p3[2]),
        .I4(tmp_mid2_v_reg_670[1]),
        .I5(tmp_2_cast1_reg_729[1]),
        .O(tmp_15_fu_560_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT4 #(
    .INIT(16'h9666)) 
    \tmp_15_reg_757[3]_i_1 
       (.I0(\tmp_15_reg_757[4]_i_3_n_2 ),
        .I1(tmp_10_fu_505_p3[3]),
        .I2(tmp_10_fu_505_p3[2]),
        .I3(tmp_2_cast1_reg_729[2]),
        .O(tmp_15_fu_560_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT4 #(
    .INIT(16'hEA80)) 
    \tmp_15_reg_757[4]_i_2 
       (.I0(tmp_10_fu_505_p3[3]),
        .I1(tmp_2_cast1_reg_729[2]),
        .I2(tmp_10_fu_505_p3[2]),
        .I3(\tmp_15_reg_757[4]_i_3_n_2 ),
        .O(tmp_15_fu_560_p2[4]));
  LUT6 #(
    .INIT(64'h0EE0088008800880)) 
    \tmp_15_reg_757[4]_i_3 
       (.I0(tmp_2_cast1_reg_729[1]),
        .I1(tmp_mid2_v_reg_670[1]),
        .I2(tmp_10_fu_505_p3[2]),
        .I3(tmp_2_cast1_reg_729[2]),
        .I4(tmp_mid2_v_reg_670[0]),
        .I5(tmp_2_cast1_reg_729[0]),
        .O(\tmp_15_reg_757[4]_i_3_n_2 ));
  FDRE \tmp_15_reg_757_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_22),
        .D(tmp_15_reg_757[0]),
        .Q(tmp_15_reg_757_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \tmp_15_reg_757_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_22),
        .D(tmp_15_reg_757[1]),
        .Q(tmp_15_reg_757_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \tmp_15_reg_757_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_22),
        .D(tmp_15_reg_757[2]),
        .Q(tmp_15_reg_757_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \tmp_15_reg_757_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_22),
        .D(tmp_15_reg_757[3]),
        .Q(tmp_15_reg_757_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \tmp_15_reg_757_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_22),
        .D(tmp_15_reg_757[4]),
        .Q(tmp_15_reg_757_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \tmp_15_reg_757_reg[0] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_132),
        .D(tmp_15_fu_560_p2[0]),
        .Q(tmp_15_reg_757[0]),
        .R(1'b0));
  FDRE \tmp_15_reg_757_reg[1] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_132),
        .D(\tmp_15_reg_757[1]_i_1_n_2 ),
        .Q(tmp_15_reg_757[1]),
        .R(1'b0));
  FDRE \tmp_15_reg_757_reg[2] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_132),
        .D(tmp_15_fu_560_p2[2]),
        .Q(tmp_15_reg_757[2]),
        .R(1'b0));
  FDRE \tmp_15_reg_757_reg[3] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_132),
        .D(tmp_15_fu_560_p2[3]),
        .Q(tmp_15_reg_757[3]),
        .R(1'b0));
  FDRE \tmp_15_reg_757_reg[4] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_132),
        .D(tmp_15_fu_560_p2[4]),
        .Q(tmp_15_reg_757[4]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_1_3_reg_844[11]_i_10 
       (.I0(\tmp_6_1_reg_798_reg[9]__0_n_2 ),
        .I1(\tmp_6_reg_783_reg[9]__0_n_2 ),
        .I2(\tmp_6_3_reg_833_reg[9]__0_n_2 ),
        .O(\tmp_1_3_reg_844[11]_i_10_n_2 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_1_3_reg_844[11]_i_11 
       (.I0(\tmp_6_1_reg_798_reg[8]__0_n_2 ),
        .I1(\tmp_6_reg_783_reg[8]__0_n_2 ),
        .I2(\tmp_6_3_reg_833_reg[8]__0_n_2 ),
        .O(\tmp_1_3_reg_844[11]_i_11_n_2 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_1_3_reg_844[11]_i_12 
       (.I0(\tmp_6_3_reg_833_reg[7]__0_n_2 ),
        .I1(\tmp_6_1_reg_798_reg[7]__0_n_2 ),
        .I2(\tmp_6_reg_783_reg[7]__0_n_2 ),
        .O(\tmp_1_3_reg_844[11]_i_12_n_2 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_1_3_reg_844[11]_i_13 
       (.I0(\tmp_6_reg_783_reg[6]__0_n_2 ),
        .I1(\tmp_6_3_reg_833_reg[6]__0_n_2 ),
        .I2(\tmp_6_1_reg_798_reg[6]__0_n_2 ),
        .O(\tmp_1_3_reg_844[11]_i_13_n_2 ));
  LUT5 #(
    .INIT(32'hFF969600)) 
    \tmp_1_3_reg_844[11]_i_2 
       (.I0(\tmp_6_reg_783_reg[10]__0_n_2 ),
        .I1(\tmp_6_1_reg_798_reg[10]__0_n_2 ),
        .I2(\tmp_6_3_reg_833_reg[10]__0_n_2 ),
        .I3(\tmp_1_3_reg_844[11]_i_10_n_2 ),
        .I4(\tmp_6_2_reg_813_reg[10]__0_n_2 ),
        .O(\tmp_1_3_reg_844[11]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hFF969600)) 
    \tmp_1_3_reg_844[11]_i_3 
       (.I0(\tmp_6_reg_783_reg[9]__0_n_2 ),
        .I1(\tmp_6_1_reg_798_reg[9]__0_n_2 ),
        .I2(\tmp_6_3_reg_833_reg[9]__0_n_2 ),
        .I3(\tmp_1_3_reg_844[11]_i_11_n_2 ),
        .I4(\tmp_6_2_reg_813_reg[9]__0_n_2 ),
        .O(\tmp_1_3_reg_844[11]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'hFF969600)) 
    \tmp_1_3_reg_844[11]_i_4 
       (.I0(\tmp_6_reg_783_reg[8]__0_n_2 ),
        .I1(\tmp_6_1_reg_798_reg[8]__0_n_2 ),
        .I2(\tmp_6_3_reg_833_reg[8]__0_n_2 ),
        .I3(\tmp_1_3_reg_844[11]_i_12_n_2 ),
        .I4(\tmp_6_2_reg_813_reg[8]__0_n_2 ),
        .O(\tmp_1_3_reg_844[11]_i_4_n_2 ));
  LUT5 #(
    .INIT(32'hFF969600)) 
    \tmp_1_3_reg_844[11]_i_5 
       (.I0(\tmp_6_reg_783_reg[7]__0_n_2 ),
        .I1(\tmp_6_1_reg_798_reg[7]__0_n_2 ),
        .I2(\tmp_6_3_reg_833_reg[7]__0_n_2 ),
        .I3(\tmp_1_3_reg_844[11]_i_13_n_2 ),
        .I4(\tmp_6_2_reg_813_reg[7]__0_n_2 ),
        .O(\tmp_1_3_reg_844[11]_i_5_n_2 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \tmp_1_3_reg_844[11]_i_6 
       (.I0(\tmp_1_3_reg_844[11]_i_2_n_2 ),
        .I1(\tmp_6_3_reg_833_reg[11]__0_n_2 ),
        .I2(\tmp_6_1_reg_798_reg[11]__0_n_2 ),
        .I3(\tmp_6_reg_783_reg[11]__0_n_2 ),
        .I4(\tmp_6_2_reg_813_reg[11]__0_n_2 ),
        .I5(\tmp_1_3_reg_844[15]_i_13_n_2 ),
        .O(\tmp_1_3_reg_844[11]_i_6_n_2 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \tmp_1_3_reg_844[11]_i_7 
       (.I0(\tmp_1_3_reg_844[11]_i_3_n_2 ),
        .I1(\tmp_6_3_reg_833_reg[10]__0_n_2 ),
        .I2(\tmp_6_1_reg_798_reg[10]__0_n_2 ),
        .I3(\tmp_6_reg_783_reg[10]__0_n_2 ),
        .I4(\tmp_6_2_reg_813_reg[10]__0_n_2 ),
        .I5(\tmp_1_3_reg_844[11]_i_10_n_2 ),
        .O(\tmp_1_3_reg_844[11]_i_7_n_2 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \tmp_1_3_reg_844[11]_i_8 
       (.I0(\tmp_1_3_reg_844[11]_i_4_n_2 ),
        .I1(\tmp_6_3_reg_833_reg[9]__0_n_2 ),
        .I2(\tmp_6_1_reg_798_reg[9]__0_n_2 ),
        .I3(\tmp_6_reg_783_reg[9]__0_n_2 ),
        .I4(\tmp_6_2_reg_813_reg[9]__0_n_2 ),
        .I5(\tmp_1_3_reg_844[11]_i_11_n_2 ),
        .O(\tmp_1_3_reg_844[11]_i_8_n_2 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \tmp_1_3_reg_844[11]_i_9 
       (.I0(\tmp_1_3_reg_844[11]_i_5_n_2 ),
        .I1(\tmp_6_3_reg_833_reg[8]__0_n_2 ),
        .I2(\tmp_6_1_reg_798_reg[8]__0_n_2 ),
        .I3(\tmp_6_reg_783_reg[8]__0_n_2 ),
        .I4(\tmp_6_2_reg_813_reg[8]__0_n_2 ),
        .I5(\tmp_1_3_reg_844[11]_i_12_n_2 ),
        .O(\tmp_1_3_reg_844[11]_i_9_n_2 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_1_3_reg_844[15]_i_10 
       (.I0(\tmp_6_3_reg_833_reg[13]__0_n_2 ),
        .I1(\tmp_6_1_reg_798_reg[13]__0_n_2 ),
        .I2(\tmp_6_reg_783_reg[13]__0_n_2 ),
        .O(\tmp_1_3_reg_844[15]_i_10_n_2 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_1_3_reg_844[15]_i_11 
       (.I0(\tmp_6_1_reg_798_reg[12]__0_n_2 ),
        .I1(\tmp_6_reg_783_reg[12]__0_n_2 ),
        .I2(\tmp_6_3_reg_833_reg[12]__0_n_2 ),
        .O(\tmp_1_3_reg_844[15]_i_11_n_2 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_1_3_reg_844[15]_i_12 
       (.I0(\tmp_6_3_reg_833_reg[11]__0_n_2 ),
        .I1(\tmp_6_1_reg_798_reg[11]__0_n_2 ),
        .I2(\tmp_6_reg_783_reg[11]__0_n_2 ),
        .O(\tmp_1_3_reg_844[15]_i_12_n_2 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_1_3_reg_844[15]_i_13 
       (.I0(\tmp_6_1_reg_798_reg[10]__0_n_2 ),
        .I1(\tmp_6_reg_783_reg[10]__0_n_2 ),
        .I2(\tmp_6_3_reg_833_reg[10]__0_n_2 ),
        .O(\tmp_1_3_reg_844[15]_i_13_n_2 ));
  LUT5 #(
    .INIT(32'hFF969600)) 
    \tmp_1_3_reg_844[15]_i_2 
       (.I0(\tmp_6_reg_783_reg[14]__0_n_2 ),
        .I1(\tmp_6_1_reg_798_reg[14]__0_n_2 ),
        .I2(\tmp_6_3_reg_833_reg[14]__0_n_2 ),
        .I3(\tmp_1_3_reg_844[15]_i_10_n_2 ),
        .I4(\tmp_6_2_reg_813_reg[14]__0_n_2 ),
        .O(\tmp_1_3_reg_844[15]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hFF969600)) 
    \tmp_1_3_reg_844[15]_i_3 
       (.I0(\tmp_6_reg_783_reg[13]__0_n_2 ),
        .I1(\tmp_6_1_reg_798_reg[13]__0_n_2 ),
        .I2(\tmp_6_3_reg_833_reg[13]__0_n_2 ),
        .I3(\tmp_1_3_reg_844[15]_i_11_n_2 ),
        .I4(\tmp_6_2_reg_813_reg[13]__0_n_2 ),
        .O(\tmp_1_3_reg_844[15]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'hFF969600)) 
    \tmp_1_3_reg_844[15]_i_4 
       (.I0(\tmp_6_reg_783_reg[12]__0_n_2 ),
        .I1(\tmp_6_1_reg_798_reg[12]__0_n_2 ),
        .I2(\tmp_6_3_reg_833_reg[12]__0_n_2 ),
        .I3(\tmp_1_3_reg_844[15]_i_12_n_2 ),
        .I4(\tmp_6_2_reg_813_reg[12]__0_n_2 ),
        .O(\tmp_1_3_reg_844[15]_i_4_n_2 ));
  LUT5 #(
    .INIT(32'hFF969600)) 
    \tmp_1_3_reg_844[15]_i_5 
       (.I0(\tmp_6_reg_783_reg[11]__0_n_2 ),
        .I1(\tmp_6_1_reg_798_reg[11]__0_n_2 ),
        .I2(\tmp_6_3_reg_833_reg[11]__0_n_2 ),
        .I3(\tmp_1_3_reg_844[15]_i_13_n_2 ),
        .I4(\tmp_6_2_reg_813_reg[11]__0_n_2 ),
        .O(\tmp_1_3_reg_844[15]_i_5_n_2 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \tmp_1_3_reg_844[15]_i_6 
       (.I0(\tmp_1_3_reg_844[15]_i_2_n_2 ),
        .I1(\tmp_6_3_reg_833_reg[15]__0_n_2 ),
        .I2(\tmp_6_1_reg_798_reg[15]__0_n_2 ),
        .I3(\tmp_6_reg_783_reg[15]__0_n_2 ),
        .I4(\tmp_6_2_reg_813_reg[15]__0_n_2 ),
        .I5(\tmp_1_3_reg_844[19]_i_13_n_2 ),
        .O(\tmp_1_3_reg_844[15]_i_6_n_2 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \tmp_1_3_reg_844[15]_i_7 
       (.I0(\tmp_1_3_reg_844[15]_i_3_n_2 ),
        .I1(\tmp_6_3_reg_833_reg[14]__0_n_2 ),
        .I2(\tmp_6_1_reg_798_reg[14]__0_n_2 ),
        .I3(\tmp_6_reg_783_reg[14]__0_n_2 ),
        .I4(\tmp_6_2_reg_813_reg[14]__0_n_2 ),
        .I5(\tmp_1_3_reg_844[15]_i_10_n_2 ),
        .O(\tmp_1_3_reg_844[15]_i_7_n_2 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \tmp_1_3_reg_844[15]_i_8 
       (.I0(\tmp_1_3_reg_844[15]_i_4_n_2 ),
        .I1(\tmp_6_3_reg_833_reg[13]__0_n_2 ),
        .I2(\tmp_6_1_reg_798_reg[13]__0_n_2 ),
        .I3(\tmp_6_reg_783_reg[13]__0_n_2 ),
        .I4(\tmp_6_2_reg_813_reg[13]__0_n_2 ),
        .I5(\tmp_1_3_reg_844[15]_i_11_n_2 ),
        .O(\tmp_1_3_reg_844[15]_i_8_n_2 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \tmp_1_3_reg_844[15]_i_9 
       (.I0(\tmp_1_3_reg_844[15]_i_5_n_2 ),
        .I1(\tmp_6_3_reg_833_reg[12]__0_n_2 ),
        .I2(\tmp_6_1_reg_798_reg[12]__0_n_2 ),
        .I3(\tmp_6_reg_783_reg[12]__0_n_2 ),
        .I4(\tmp_6_2_reg_813_reg[12]__0_n_2 ),
        .I5(\tmp_1_3_reg_844[15]_i_12_n_2 ),
        .O(\tmp_1_3_reg_844[15]_i_9_n_2 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_1_3_reg_844[19]_i_10 
       (.I0(tmp_6_1_reg_798_reg__3[17]),
        .I1(tmp_6_reg_783_reg__3[17]),
        .I2(tmp_6_3_reg_833_reg__3[17]),
        .O(\tmp_1_3_reg_844[19]_i_10_n_2 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_1_3_reg_844[19]_i_11 
       (.I0(tmp_6_3_reg_833_reg__3[16]),
        .I1(tmp_6_reg_783_reg__3[16]),
        .I2(tmp_6_1_reg_798_reg__3[16]),
        .O(\tmp_1_3_reg_844[19]_i_11_n_2 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_1_3_reg_844[19]_i_12 
       (.I0(\tmp_6_3_reg_833_reg[15]__0_n_2 ),
        .I1(\tmp_6_1_reg_798_reg[15]__0_n_2 ),
        .I2(\tmp_6_reg_783_reg[15]__0_n_2 ),
        .O(\tmp_1_3_reg_844[19]_i_12_n_2 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_1_3_reg_844[19]_i_13 
       (.I0(\tmp_6_1_reg_798_reg[14]__0_n_2 ),
        .I1(\tmp_6_reg_783_reg[14]__0_n_2 ),
        .I2(\tmp_6_3_reg_833_reg[14]__0_n_2 ),
        .O(\tmp_1_3_reg_844[19]_i_13_n_2 ));
  LUT5 #(
    .INIT(32'hFF969600)) 
    \tmp_1_3_reg_844[19]_i_2 
       (.I0(tmp_6_reg_783_reg__3[18]),
        .I1(tmp_6_1_reg_798_reg__3[18]),
        .I2(tmp_6_3_reg_833_reg__3[18]),
        .I3(\tmp_1_3_reg_844[19]_i_10_n_2 ),
        .I4(tmp_6_2_reg_813_reg__3[18]),
        .O(\tmp_1_3_reg_844[19]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hFF969600)) 
    \tmp_1_3_reg_844[19]_i_3 
       (.I0(tmp_6_reg_783_reg__3[17]),
        .I1(tmp_6_1_reg_798_reg__3[17]),
        .I2(tmp_6_3_reg_833_reg__3[17]),
        .I3(\tmp_1_3_reg_844[19]_i_11_n_2 ),
        .I4(tmp_6_2_reg_813_reg__3[17]),
        .O(\tmp_1_3_reg_844[19]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'hE88E8EE8)) 
    \tmp_1_3_reg_844[19]_i_4 
       (.I0(tmp_6_2_reg_813_reg__3[16]),
        .I1(\tmp_1_3_reg_844[19]_i_12_n_2 ),
        .I2(tmp_6_3_reg_833_reg__3[16]),
        .I3(tmp_6_1_reg_798_reg__3[16]),
        .I4(tmp_6_reg_783_reg__3[16]),
        .O(\tmp_1_3_reg_844[19]_i_4_n_2 ));
  LUT5 #(
    .INIT(32'hFF969600)) 
    \tmp_1_3_reg_844[19]_i_5 
       (.I0(\tmp_6_reg_783_reg[15]__0_n_2 ),
        .I1(\tmp_6_1_reg_798_reg[15]__0_n_2 ),
        .I2(\tmp_6_3_reg_833_reg[15]__0_n_2 ),
        .I3(\tmp_1_3_reg_844[19]_i_13_n_2 ),
        .I4(\tmp_6_2_reg_813_reg[15]__0_n_2 ),
        .O(\tmp_1_3_reg_844[19]_i_5_n_2 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \tmp_1_3_reg_844[19]_i_6 
       (.I0(\tmp_1_3_reg_844[19]_i_2_n_2 ),
        .I1(tmp_6_3_reg_833_reg__3[19]),
        .I2(tmp_6_1_reg_798_reg__3[19]),
        .I3(tmp_6_reg_783_reg__3[19]),
        .I4(tmp_6_2_reg_813_reg__3[19]),
        .I5(\tmp_1_3_reg_844[23]_i_16_n_2 ),
        .O(\tmp_1_3_reg_844[19]_i_6_n_2 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \tmp_1_3_reg_844[19]_i_7 
       (.I0(\tmp_1_3_reg_844[19]_i_3_n_2 ),
        .I1(tmp_6_3_reg_833_reg__3[18]),
        .I2(tmp_6_1_reg_798_reg__3[18]),
        .I3(tmp_6_reg_783_reg__3[18]),
        .I4(tmp_6_2_reg_813_reg__3[18]),
        .I5(\tmp_1_3_reg_844[19]_i_10_n_2 ),
        .O(\tmp_1_3_reg_844[19]_i_7_n_2 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \tmp_1_3_reg_844[19]_i_8 
       (.I0(\tmp_1_3_reg_844[19]_i_4_n_2 ),
        .I1(tmp_6_3_reg_833_reg__3[17]),
        .I2(tmp_6_1_reg_798_reg__3[17]),
        .I3(tmp_6_reg_783_reg__3[17]),
        .I4(tmp_6_2_reg_813_reg__3[17]),
        .I5(\tmp_1_3_reg_844[19]_i_11_n_2 ),
        .O(\tmp_1_3_reg_844[19]_i_8_n_2 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \tmp_1_3_reg_844[19]_i_9 
       (.I0(\tmp_1_3_reg_844[19]_i_5_n_2 ),
        .I1(tmp_6_3_reg_833_reg__3[16]),
        .I2(tmp_6_1_reg_798_reg__3[16]),
        .I3(tmp_6_reg_783_reg__3[16]),
        .I4(tmp_6_2_reg_813_reg__3[16]),
        .I5(\tmp_1_3_reg_844[19]_i_12_n_2 ),
        .O(\tmp_1_3_reg_844[19]_i_9_n_2 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_1_3_reg_844[23]_i_10 
       (.I0(tmp_6_1_reg_798_reg__3[21]),
        .I1(tmp_6_reg_783_reg__3[21]),
        .I2(tmp_6_3_reg_833_reg__3[21]),
        .O(\tmp_1_3_reg_844[23]_i_10_n_2 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_1_3_reg_844[23]_i_11 
       (.I0(tmp_6_reg_783_reg__3[20]),
        .I1(tmp_6_1_reg_798_reg__3[20]),
        .I2(tmp_6_3_reg_833_reg__3[20]),
        .O(\tmp_1_3_reg_844[23]_i_11_n_2 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_1_3_reg_844[23]_i_12 
       (.I0(tmp_6_3_reg_833_reg__3[19]),
        .I1(tmp_6_reg_783_reg__3[19]),
        .I2(tmp_6_1_reg_798_reg__3[19]),
        .O(\tmp_1_3_reg_844[23]_i_12_n_2 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_1_3_reg_844[23]_i_16 
       (.I0(tmp_6_3_reg_833_reg__3[18]),
        .I1(tmp_6_reg_783_reg__3[18]),
        .I2(tmp_6_1_reg_798_reg__3[18]),
        .O(\tmp_1_3_reg_844[23]_i_16_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_1_3_reg_844[23]_i_18 
       (.I0(tmp_6_reg_783_reg__0_n_105),
        .I1(tmp_6_fu_580_p2_n_105),
        .O(\tmp_1_3_reg_844[23]_i_18_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_1_3_reg_844[23]_i_19 
       (.I0(tmp_6_reg_783_reg__0_n_106),
        .I1(tmp_6_fu_580_p2_n_106),
        .O(\tmp_1_3_reg_844[23]_i_19_n_2 ));
  LUT5 #(
    .INIT(32'hFF969600)) 
    \tmp_1_3_reg_844[23]_i_2 
       (.I0(tmp_6_reg_783_reg__3[22]),
        .I1(tmp_6_1_reg_798_reg__3[22]),
        .I2(tmp_6_3_reg_833_reg__3[22]),
        .I3(\tmp_1_3_reg_844[23]_i_10_n_2 ),
        .I4(tmp_6_2_reg_813_reg__3[22]),
        .O(\tmp_1_3_reg_844[23]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_1_3_reg_844[23]_i_20 
       (.I0(tmp_6_reg_783_reg__0_n_107),
        .I1(tmp_6_fu_580_p2_n_107),
        .O(\tmp_1_3_reg_844[23]_i_20_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_1_3_reg_844[23]_i_21 
       (.I0(tmp_6_1_reg_798_reg__0_n_105),
        .I1(tmp_6_1_fu_584_p2_n_105),
        .O(\tmp_1_3_reg_844[23]_i_21_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_1_3_reg_844[23]_i_22 
       (.I0(tmp_6_1_reg_798_reg__0_n_106),
        .I1(tmp_6_1_fu_584_p2_n_106),
        .O(\tmp_1_3_reg_844[23]_i_22_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_1_3_reg_844[23]_i_23 
       (.I0(tmp_6_1_reg_798_reg__0_n_107),
        .I1(tmp_6_1_fu_584_p2_n_107),
        .O(\tmp_1_3_reg_844[23]_i_23_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_1_3_reg_844[23]_i_24 
       (.I0(tmp_6_3_reg_833_reg__0_n_105),
        .I1(tmp_6_3_fu_600_p2_n_105),
        .O(\tmp_1_3_reg_844[23]_i_24_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_1_3_reg_844[23]_i_25 
       (.I0(tmp_6_3_reg_833_reg__0_n_106),
        .I1(tmp_6_3_fu_600_p2_n_106),
        .O(\tmp_1_3_reg_844[23]_i_25_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_1_3_reg_844[23]_i_26 
       (.I0(tmp_6_3_reg_833_reg__0_n_107),
        .I1(tmp_6_3_fu_600_p2_n_107),
        .O(\tmp_1_3_reg_844[23]_i_26_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_1_3_reg_844[23]_i_27 
       (.I0(tmp_6_2_reg_813_reg__0_n_105),
        .I1(tmp_6_2_fu_588_p2_n_105),
        .O(\tmp_1_3_reg_844[23]_i_27_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_1_3_reg_844[23]_i_28 
       (.I0(tmp_6_2_reg_813_reg__0_n_106),
        .I1(tmp_6_2_fu_588_p2_n_106),
        .O(\tmp_1_3_reg_844[23]_i_28_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_1_3_reg_844[23]_i_29 
       (.I0(tmp_6_2_reg_813_reg__0_n_107),
        .I1(tmp_6_2_fu_588_p2_n_107),
        .O(\tmp_1_3_reg_844[23]_i_29_n_2 ));
  LUT5 #(
    .INIT(32'hFF969600)) 
    \tmp_1_3_reg_844[23]_i_3 
       (.I0(tmp_6_reg_783_reg__3[21]),
        .I1(tmp_6_1_reg_798_reg__3[21]),
        .I2(tmp_6_3_reg_833_reg__3[21]),
        .I3(\tmp_1_3_reg_844[23]_i_11_n_2 ),
        .I4(tmp_6_2_reg_813_reg__3[21]),
        .O(\tmp_1_3_reg_844[23]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'hFF969600)) 
    \tmp_1_3_reg_844[23]_i_4 
       (.I0(tmp_6_reg_783_reg__3[20]),
        .I1(tmp_6_1_reg_798_reg__3[20]),
        .I2(tmp_6_3_reg_833_reg__3[20]),
        .I3(\tmp_1_3_reg_844[23]_i_12_n_2 ),
        .I4(tmp_6_2_reg_813_reg__3[20]),
        .O(\tmp_1_3_reg_844[23]_i_4_n_2 ));
  LUT5 #(
    .INIT(32'hFF969600)) 
    \tmp_1_3_reg_844[23]_i_5 
       (.I0(tmp_6_reg_783_reg__3[19]),
        .I1(tmp_6_1_reg_798_reg__3[19]),
        .I2(tmp_6_3_reg_833_reg__3[19]),
        .I3(\tmp_1_3_reg_844[23]_i_16_n_2 ),
        .I4(tmp_6_2_reg_813_reg__3[19]),
        .O(\tmp_1_3_reg_844[23]_i_5_n_2 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \tmp_1_3_reg_844[23]_i_6 
       (.I0(\tmp_1_3_reg_844[23]_i_2_n_2 ),
        .I1(tmp_6_3_reg_833_reg__3[23]),
        .I2(tmp_6_1_reg_798_reg__3[23]),
        .I3(tmp_6_reg_783_reg__3[23]),
        .I4(tmp_6_2_reg_813_reg__3[23]),
        .I5(\tmp_1_3_reg_844[27]_i_16_n_2 ),
        .O(\tmp_1_3_reg_844[23]_i_6_n_2 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \tmp_1_3_reg_844[23]_i_7 
       (.I0(\tmp_1_3_reg_844[23]_i_3_n_2 ),
        .I1(tmp_6_3_reg_833_reg__3[22]),
        .I2(tmp_6_1_reg_798_reg__3[22]),
        .I3(tmp_6_reg_783_reg__3[22]),
        .I4(tmp_6_2_reg_813_reg__3[22]),
        .I5(\tmp_1_3_reg_844[23]_i_10_n_2 ),
        .O(\tmp_1_3_reg_844[23]_i_7_n_2 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \tmp_1_3_reg_844[23]_i_8 
       (.I0(\tmp_1_3_reg_844[23]_i_4_n_2 ),
        .I1(tmp_6_3_reg_833_reg__3[21]),
        .I2(tmp_6_1_reg_798_reg__3[21]),
        .I3(tmp_6_reg_783_reg__3[21]),
        .I4(tmp_6_2_reg_813_reg__3[21]),
        .I5(\tmp_1_3_reg_844[23]_i_11_n_2 ),
        .O(\tmp_1_3_reg_844[23]_i_8_n_2 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \tmp_1_3_reg_844[23]_i_9 
       (.I0(\tmp_1_3_reg_844[23]_i_5_n_2 ),
        .I1(tmp_6_3_reg_833_reg__3[20]),
        .I2(tmp_6_1_reg_798_reg__3[20]),
        .I3(tmp_6_reg_783_reg__3[20]),
        .I4(tmp_6_2_reg_813_reg__3[20]),
        .I5(\tmp_1_3_reg_844[23]_i_12_n_2 ),
        .O(\tmp_1_3_reg_844[23]_i_9_n_2 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_1_3_reg_844[27]_i_10 
       (.I0(tmp_6_1_reg_798_reg__3[25]),
        .I1(tmp_6_reg_783_reg__3[25]),
        .I2(tmp_6_3_reg_833_reg__3[25]),
        .O(\tmp_1_3_reg_844[27]_i_10_n_2 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_1_3_reg_844[27]_i_11 
       (.I0(tmp_6_3_reg_833_reg__3[24]),
        .I1(tmp_6_1_reg_798_reg__3[24]),
        .I2(tmp_6_reg_783_reg__3[24]),
        .O(\tmp_1_3_reg_844[27]_i_11_n_2 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_1_3_reg_844[27]_i_12 
       (.I0(tmp_6_3_reg_833_reg__3[23]),
        .I1(tmp_6_reg_783_reg__3[23]),
        .I2(tmp_6_1_reg_798_reg__3[23]),
        .O(\tmp_1_3_reg_844[27]_i_12_n_2 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_1_3_reg_844[27]_i_16 
       (.I0(tmp_6_3_reg_833_reg__3[22]),
        .I1(tmp_6_reg_783_reg__3[22]),
        .I2(tmp_6_1_reg_798_reg__3[22]),
        .O(\tmp_1_3_reg_844[27]_i_16_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_1_3_reg_844[27]_i_18 
       (.I0(tmp_6_reg_783_reg__0_n_101),
        .I1(tmp_6_fu_580_p2_n_101),
        .O(\tmp_1_3_reg_844[27]_i_18_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_1_3_reg_844[27]_i_19 
       (.I0(tmp_6_reg_783_reg__0_n_102),
        .I1(tmp_6_fu_580_p2_n_102),
        .O(\tmp_1_3_reg_844[27]_i_19_n_2 ));
  LUT5 #(
    .INIT(32'hFF969600)) 
    \tmp_1_3_reg_844[27]_i_2 
       (.I0(tmp_6_reg_783_reg__3[26]),
        .I1(tmp_6_1_reg_798_reg__3[26]),
        .I2(tmp_6_3_reg_833_reg__3[26]),
        .I3(\tmp_1_3_reg_844[27]_i_10_n_2 ),
        .I4(tmp_6_2_reg_813_reg__3[26]),
        .O(\tmp_1_3_reg_844[27]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_1_3_reg_844[27]_i_20 
       (.I0(tmp_6_reg_783_reg__0_n_103),
        .I1(tmp_6_fu_580_p2_n_103),
        .O(\tmp_1_3_reg_844[27]_i_20_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_1_3_reg_844[27]_i_21 
       (.I0(tmp_6_reg_783_reg__0_n_104),
        .I1(tmp_6_fu_580_p2_n_104),
        .O(\tmp_1_3_reg_844[27]_i_21_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_1_3_reg_844[27]_i_22 
       (.I0(tmp_6_1_reg_798_reg__0_n_101),
        .I1(tmp_6_1_fu_584_p2_n_101),
        .O(\tmp_1_3_reg_844[27]_i_22_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_1_3_reg_844[27]_i_23 
       (.I0(tmp_6_1_reg_798_reg__0_n_102),
        .I1(tmp_6_1_fu_584_p2_n_102),
        .O(\tmp_1_3_reg_844[27]_i_23_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_1_3_reg_844[27]_i_24 
       (.I0(tmp_6_1_reg_798_reg__0_n_103),
        .I1(tmp_6_1_fu_584_p2_n_103),
        .O(\tmp_1_3_reg_844[27]_i_24_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_1_3_reg_844[27]_i_25 
       (.I0(tmp_6_1_reg_798_reg__0_n_104),
        .I1(tmp_6_1_fu_584_p2_n_104),
        .O(\tmp_1_3_reg_844[27]_i_25_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_1_3_reg_844[27]_i_26 
       (.I0(tmp_6_3_reg_833_reg__0_n_101),
        .I1(tmp_6_3_fu_600_p2_n_101),
        .O(\tmp_1_3_reg_844[27]_i_26_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_1_3_reg_844[27]_i_27 
       (.I0(tmp_6_3_reg_833_reg__0_n_102),
        .I1(tmp_6_3_fu_600_p2_n_102),
        .O(\tmp_1_3_reg_844[27]_i_27_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_1_3_reg_844[27]_i_28 
       (.I0(tmp_6_3_reg_833_reg__0_n_103),
        .I1(tmp_6_3_fu_600_p2_n_103),
        .O(\tmp_1_3_reg_844[27]_i_28_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_1_3_reg_844[27]_i_29 
       (.I0(tmp_6_3_reg_833_reg__0_n_104),
        .I1(tmp_6_3_fu_600_p2_n_104),
        .O(\tmp_1_3_reg_844[27]_i_29_n_2 ));
  LUT5 #(
    .INIT(32'hFF969600)) 
    \tmp_1_3_reg_844[27]_i_3 
       (.I0(tmp_6_reg_783_reg__3[25]),
        .I1(tmp_6_1_reg_798_reg__3[25]),
        .I2(tmp_6_3_reg_833_reg__3[25]),
        .I3(\tmp_1_3_reg_844[27]_i_11_n_2 ),
        .I4(tmp_6_2_reg_813_reg__3[25]),
        .O(\tmp_1_3_reg_844[27]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_1_3_reg_844[27]_i_30 
       (.I0(tmp_6_2_reg_813_reg__0_n_101),
        .I1(tmp_6_2_fu_588_p2_n_101),
        .O(\tmp_1_3_reg_844[27]_i_30_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_1_3_reg_844[27]_i_31 
       (.I0(tmp_6_2_reg_813_reg__0_n_102),
        .I1(tmp_6_2_fu_588_p2_n_102),
        .O(\tmp_1_3_reg_844[27]_i_31_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_1_3_reg_844[27]_i_32 
       (.I0(tmp_6_2_reg_813_reg__0_n_103),
        .I1(tmp_6_2_fu_588_p2_n_103),
        .O(\tmp_1_3_reg_844[27]_i_32_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_1_3_reg_844[27]_i_33 
       (.I0(tmp_6_2_reg_813_reg__0_n_104),
        .I1(tmp_6_2_fu_588_p2_n_104),
        .O(\tmp_1_3_reg_844[27]_i_33_n_2 ));
  LUT5 #(
    .INIT(32'hFF969600)) 
    \tmp_1_3_reg_844[27]_i_4 
       (.I0(tmp_6_reg_783_reg__3[24]),
        .I1(tmp_6_1_reg_798_reg__3[24]),
        .I2(tmp_6_3_reg_833_reg__3[24]),
        .I3(\tmp_1_3_reg_844[27]_i_12_n_2 ),
        .I4(tmp_6_2_reg_813_reg__3[24]),
        .O(\tmp_1_3_reg_844[27]_i_4_n_2 ));
  LUT5 #(
    .INIT(32'hFF969600)) 
    \tmp_1_3_reg_844[27]_i_5 
       (.I0(tmp_6_reg_783_reg__3[23]),
        .I1(tmp_6_1_reg_798_reg__3[23]),
        .I2(tmp_6_3_reg_833_reg__3[23]),
        .I3(\tmp_1_3_reg_844[27]_i_16_n_2 ),
        .I4(tmp_6_2_reg_813_reg__3[23]),
        .O(\tmp_1_3_reg_844[27]_i_5_n_2 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \tmp_1_3_reg_844[27]_i_6 
       (.I0(\tmp_1_3_reg_844[27]_i_2_n_2 ),
        .I1(tmp_6_3_reg_833_reg__3[27]),
        .I2(tmp_6_1_reg_798_reg__3[27]),
        .I3(tmp_6_reg_783_reg__3[27]),
        .I4(tmp_6_2_reg_813_reg__3[27]),
        .I5(\tmp_1_3_reg_844[31]_i_19_n_2 ),
        .O(\tmp_1_3_reg_844[27]_i_6_n_2 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \tmp_1_3_reg_844[27]_i_7 
       (.I0(\tmp_1_3_reg_844[27]_i_3_n_2 ),
        .I1(tmp_6_3_reg_833_reg__3[26]),
        .I2(tmp_6_1_reg_798_reg__3[26]),
        .I3(tmp_6_reg_783_reg__3[26]),
        .I4(tmp_6_2_reg_813_reg__3[26]),
        .I5(\tmp_1_3_reg_844[27]_i_10_n_2 ),
        .O(\tmp_1_3_reg_844[27]_i_7_n_2 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \tmp_1_3_reg_844[27]_i_8 
       (.I0(\tmp_1_3_reg_844[27]_i_4_n_2 ),
        .I1(tmp_6_3_reg_833_reg__3[25]),
        .I2(tmp_6_1_reg_798_reg__3[25]),
        .I3(tmp_6_reg_783_reg__3[25]),
        .I4(tmp_6_2_reg_813_reg__3[25]),
        .I5(\tmp_1_3_reg_844[27]_i_11_n_2 ),
        .O(\tmp_1_3_reg_844[27]_i_8_n_2 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \tmp_1_3_reg_844[27]_i_9 
       (.I0(\tmp_1_3_reg_844[27]_i_5_n_2 ),
        .I1(tmp_6_3_reg_833_reg__3[24]),
        .I2(tmp_6_1_reg_798_reg__3[24]),
        .I3(tmp_6_reg_783_reg__3[24]),
        .I4(tmp_6_2_reg_813_reg__3[24]),
        .I5(\tmp_1_3_reg_844[27]_i_12_n_2 ),
        .O(\tmp_1_3_reg_844[27]_i_9_n_2 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_1_3_reg_844[31]_i_13 
       (.I0(tmp_6_3_reg_833_reg__3[28]),
        .I1(tmp_6_reg_783_reg__3[28]),
        .I2(tmp_6_1_reg_798_reg__3[28]),
        .O(\tmp_1_3_reg_844[31]_i_13_n_2 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_1_3_reg_844[31]_i_15 
       (.I0(tmp_6_1_reg_798_reg__3[27]),
        .I1(tmp_6_reg_783_reg__3[27]),
        .I2(tmp_6_3_reg_833_reg__3[27]),
        .O(\tmp_1_3_reg_844[31]_i_15_n_2 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_1_3_reg_844[31]_i_19 
       (.I0(tmp_6_3_reg_833_reg__3[26]),
        .I1(tmp_6_reg_783_reg__3[26]),
        .I2(tmp_6_1_reg_798_reg__3[26]),
        .O(\tmp_1_3_reg_844[31]_i_19_n_2 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_1_3_reg_844[31]_i_21 
       (.I0(tmp_6_1_reg_798_reg__3[29]),
        .I1(tmp_6_reg_783_reg__3[29]),
        .I2(tmp_6_3_reg_833_reg__3[29]),
        .O(\tmp_1_3_reg_844[31]_i_21_n_2 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_1_3_reg_844[31]_i_22 
       (.I0(tmp_6_3_reg_833_reg__3[31]),
        .I1(tmp_6_1_reg_798_reg__3[31]),
        .I2(tmp_6_reg_783_reg__3[31]),
        .I3(tmp_6_2_reg_813_reg__3[31]),
        .O(\tmp_1_3_reg_844[31]_i_22_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_1_3_reg_844[31]_i_23 
       (.I0(tmp_6_reg_783_reg__0_n_93),
        .I1(tmp_6_fu_580_p2_n_93),
        .O(\tmp_1_3_reg_844[31]_i_23_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_1_3_reg_844[31]_i_24 
       (.I0(tmp_6_reg_783_reg__0_n_94),
        .I1(tmp_6_fu_580_p2_n_94),
        .O(\tmp_1_3_reg_844[31]_i_24_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_1_3_reg_844[31]_i_25 
       (.I0(tmp_6_reg_783_reg__0_n_95),
        .I1(tmp_6_fu_580_p2_n_95),
        .O(\tmp_1_3_reg_844[31]_i_25_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_1_3_reg_844[31]_i_26 
       (.I0(tmp_6_reg_783_reg__0_n_96),
        .I1(tmp_6_fu_580_p2_n_96),
        .O(\tmp_1_3_reg_844[31]_i_26_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_1_3_reg_844[31]_i_27 
       (.I0(tmp_6_1_reg_798_reg__0_n_93),
        .I1(tmp_6_1_fu_584_p2_n_93),
        .O(\tmp_1_3_reg_844[31]_i_27_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_1_3_reg_844[31]_i_28 
       (.I0(tmp_6_1_reg_798_reg__0_n_94),
        .I1(tmp_6_1_fu_584_p2_n_94),
        .O(\tmp_1_3_reg_844[31]_i_28_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_1_3_reg_844[31]_i_29 
       (.I0(tmp_6_1_reg_798_reg__0_n_95),
        .I1(tmp_6_1_fu_584_p2_n_95),
        .O(\tmp_1_3_reg_844[31]_i_29_n_2 ));
  LUT5 #(
    .INIT(32'hFF969600)) 
    \tmp_1_3_reg_844[31]_i_3 
       (.I0(tmp_6_reg_783_reg__3[29]),
        .I1(tmp_6_1_reg_798_reg__3[29]),
        .I2(tmp_6_3_reg_833_reg__3[29]),
        .I3(\tmp_1_3_reg_844[31]_i_13_n_2 ),
        .I4(tmp_6_2_reg_813_reg__3[29]),
        .O(\tmp_1_3_reg_844[31]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_1_3_reg_844[31]_i_30 
       (.I0(tmp_6_1_reg_798_reg__0_n_96),
        .I1(tmp_6_1_fu_584_p2_n_96),
        .O(\tmp_1_3_reg_844[31]_i_30_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_1_3_reg_844[31]_i_31 
       (.I0(tmp_6_3_reg_833_reg__0_n_93),
        .I1(tmp_6_3_fu_600_p2_n_93),
        .O(\tmp_1_3_reg_844[31]_i_31_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_1_3_reg_844[31]_i_32 
       (.I0(tmp_6_3_reg_833_reg__0_n_94),
        .I1(tmp_6_3_fu_600_p2_n_94),
        .O(\tmp_1_3_reg_844[31]_i_32_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_1_3_reg_844[31]_i_33 
       (.I0(tmp_6_3_reg_833_reg__0_n_95),
        .I1(tmp_6_3_fu_600_p2_n_95),
        .O(\tmp_1_3_reg_844[31]_i_33_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_1_3_reg_844[31]_i_34 
       (.I0(tmp_6_3_reg_833_reg__0_n_96),
        .I1(tmp_6_3_fu_600_p2_n_96),
        .O(\tmp_1_3_reg_844[31]_i_34_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_1_3_reg_844[31]_i_35 
       (.I0(tmp_6_2_reg_813_reg__0_n_93),
        .I1(tmp_6_2_fu_588_p2_n_93),
        .O(\tmp_1_3_reg_844[31]_i_35_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_1_3_reg_844[31]_i_36 
       (.I0(tmp_6_2_reg_813_reg__0_n_94),
        .I1(tmp_6_2_fu_588_p2_n_94),
        .O(\tmp_1_3_reg_844[31]_i_36_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_1_3_reg_844[31]_i_37 
       (.I0(tmp_6_2_reg_813_reg__0_n_95),
        .I1(tmp_6_2_fu_588_p2_n_95),
        .O(\tmp_1_3_reg_844[31]_i_37_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_1_3_reg_844[31]_i_38 
       (.I0(tmp_6_2_reg_813_reg__0_n_96),
        .I1(tmp_6_2_fu_588_p2_n_96),
        .O(\tmp_1_3_reg_844[31]_i_38_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_1_3_reg_844[31]_i_39 
       (.I0(tmp_6_reg_783_reg__0_n_97),
        .I1(tmp_6_fu_580_p2_n_97),
        .O(\tmp_1_3_reg_844[31]_i_39_n_2 ));
  LUT5 #(
    .INIT(32'hFF969600)) 
    \tmp_1_3_reg_844[31]_i_4 
       (.I0(tmp_6_reg_783_reg__3[28]),
        .I1(tmp_6_1_reg_798_reg__3[28]),
        .I2(tmp_6_3_reg_833_reg__3[28]),
        .I3(\tmp_1_3_reg_844[31]_i_15_n_2 ),
        .I4(tmp_6_2_reg_813_reg__3[28]),
        .O(\tmp_1_3_reg_844[31]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_1_3_reg_844[31]_i_40 
       (.I0(tmp_6_reg_783_reg__0_n_98),
        .I1(tmp_6_fu_580_p2_n_98),
        .O(\tmp_1_3_reg_844[31]_i_40_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_1_3_reg_844[31]_i_41 
       (.I0(tmp_6_reg_783_reg__0_n_99),
        .I1(tmp_6_fu_580_p2_n_99),
        .O(\tmp_1_3_reg_844[31]_i_41_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_1_3_reg_844[31]_i_42 
       (.I0(tmp_6_reg_783_reg__0_n_100),
        .I1(tmp_6_fu_580_p2_n_100),
        .O(\tmp_1_3_reg_844[31]_i_42_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_1_3_reg_844[31]_i_43 
       (.I0(tmp_6_1_reg_798_reg__0_n_97),
        .I1(tmp_6_1_fu_584_p2_n_97),
        .O(\tmp_1_3_reg_844[31]_i_43_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_1_3_reg_844[31]_i_44 
       (.I0(tmp_6_1_reg_798_reg__0_n_98),
        .I1(tmp_6_1_fu_584_p2_n_98),
        .O(\tmp_1_3_reg_844[31]_i_44_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_1_3_reg_844[31]_i_45 
       (.I0(tmp_6_1_reg_798_reg__0_n_99),
        .I1(tmp_6_1_fu_584_p2_n_99),
        .O(\tmp_1_3_reg_844[31]_i_45_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_1_3_reg_844[31]_i_46 
       (.I0(tmp_6_1_reg_798_reg__0_n_100),
        .I1(tmp_6_1_fu_584_p2_n_100),
        .O(\tmp_1_3_reg_844[31]_i_46_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_1_3_reg_844[31]_i_47 
       (.I0(tmp_6_3_reg_833_reg__0_n_97),
        .I1(tmp_6_3_fu_600_p2_n_97),
        .O(\tmp_1_3_reg_844[31]_i_47_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_1_3_reg_844[31]_i_48 
       (.I0(tmp_6_3_reg_833_reg__0_n_98),
        .I1(tmp_6_3_fu_600_p2_n_98),
        .O(\tmp_1_3_reg_844[31]_i_48_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_1_3_reg_844[31]_i_49 
       (.I0(tmp_6_3_reg_833_reg__0_n_99),
        .I1(tmp_6_3_fu_600_p2_n_99),
        .O(\tmp_1_3_reg_844[31]_i_49_n_2 ));
  LUT5 #(
    .INIT(32'hFF969600)) 
    \tmp_1_3_reg_844[31]_i_5 
       (.I0(tmp_6_reg_783_reg__3[27]),
        .I1(tmp_6_1_reg_798_reg__3[27]),
        .I2(tmp_6_3_reg_833_reg__3[27]),
        .I3(\tmp_1_3_reg_844[31]_i_19_n_2 ),
        .I4(tmp_6_2_reg_813_reg__3[27]),
        .O(\tmp_1_3_reg_844[31]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_1_3_reg_844[31]_i_50 
       (.I0(tmp_6_3_reg_833_reg__0_n_100),
        .I1(tmp_6_3_fu_600_p2_n_100),
        .O(\tmp_1_3_reg_844[31]_i_50_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_1_3_reg_844[31]_i_51 
       (.I0(tmp_6_2_reg_813_reg__0_n_97),
        .I1(tmp_6_2_fu_588_p2_n_97),
        .O(\tmp_1_3_reg_844[31]_i_51_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_1_3_reg_844[31]_i_52 
       (.I0(tmp_6_2_reg_813_reg__0_n_98),
        .I1(tmp_6_2_fu_588_p2_n_98),
        .O(\tmp_1_3_reg_844[31]_i_52_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_1_3_reg_844[31]_i_53 
       (.I0(tmp_6_2_reg_813_reg__0_n_99),
        .I1(tmp_6_2_fu_588_p2_n_99),
        .O(\tmp_1_3_reg_844[31]_i_53_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_1_3_reg_844[31]_i_54 
       (.I0(tmp_6_2_reg_813_reg__0_n_100),
        .I1(tmp_6_2_fu_588_p2_n_100),
        .O(\tmp_1_3_reg_844[31]_i_54_n_2 ));
  LUT6 #(
    .INIT(64'hE187871E871E1E78)) 
    \tmp_1_3_reg_844[31]_i_6 
       (.I0(tmp_6_2_reg_813_reg__3[30]),
        .I1(\tmp_1_3_reg_844[31]_i_21_n_2 ),
        .I2(\tmp_1_3_reg_844[31]_i_22_n_2 ),
        .I3(tmp_6_3_reg_833_reg__3[30]),
        .I4(tmp_6_1_reg_798_reg__3[30]),
        .I5(tmp_6_reg_783_reg__3[30]),
        .O(\tmp_1_3_reg_844[31]_i_6_n_2 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \tmp_1_3_reg_844[31]_i_7 
       (.I0(\tmp_1_3_reg_844[31]_i_3_n_2 ),
        .I1(tmp_6_3_reg_833_reg__3[30]),
        .I2(tmp_6_1_reg_798_reg__3[30]),
        .I3(tmp_6_reg_783_reg__3[30]),
        .I4(tmp_6_2_reg_813_reg__3[30]),
        .I5(\tmp_1_3_reg_844[31]_i_21_n_2 ),
        .O(\tmp_1_3_reg_844[31]_i_7_n_2 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \tmp_1_3_reg_844[31]_i_8 
       (.I0(\tmp_1_3_reg_844[31]_i_4_n_2 ),
        .I1(tmp_6_3_reg_833_reg__3[29]),
        .I2(tmp_6_1_reg_798_reg__3[29]),
        .I3(tmp_6_reg_783_reg__3[29]),
        .I4(tmp_6_2_reg_813_reg__3[29]),
        .I5(\tmp_1_3_reg_844[31]_i_13_n_2 ),
        .O(\tmp_1_3_reg_844[31]_i_8_n_2 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \tmp_1_3_reg_844[31]_i_9 
       (.I0(\tmp_1_3_reg_844[31]_i_5_n_2 ),
        .I1(tmp_6_3_reg_833_reg__3[28]),
        .I2(tmp_6_1_reg_798_reg__3[28]),
        .I3(tmp_6_reg_783_reg__3[28]),
        .I4(tmp_6_2_reg_813_reg__3[28]),
        .I5(\tmp_1_3_reg_844[31]_i_15_n_2 ),
        .O(\tmp_1_3_reg_844[31]_i_9_n_2 ));
  LUT5 #(
    .INIT(32'hFEEAA880)) 
    \tmp_1_3_reg_844[3]_i_2 
       (.I0(\tmp_6_2_reg_813_reg[2]__0_n_2 ),
        .I1(\tmp_6_reg_783_reg[1]__0_n_2 ),
        .I2(\tmp_6_3_reg_833_reg[1]__0_n_2 ),
        .I3(\tmp_6_1_reg_798_reg[1]__0_n_2 ),
        .I4(\tmp_1_3_reg_844[3]_i_9_n_2 ),
        .O(\tmp_1_3_reg_844[3]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \tmp_1_3_reg_844[3]_i_3 
       (.I0(\tmp_6_reg_783_reg[1]__0_n_2 ),
        .I1(\tmp_6_3_reg_833_reg[1]__0_n_2 ),
        .I2(\tmp_6_1_reg_798_reg[1]__0_n_2 ),
        .I3(\tmp_6_2_reg_813_reg[2]__0_n_2 ),
        .I4(\tmp_1_3_reg_844[3]_i_9_n_2 ),
        .O(\tmp_1_3_reg_844[3]_i_3_n_2 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_1_3_reg_844[3]_i_4 
       (.I0(\tmp_6_3_reg_833_reg[1]__0_n_2 ),
        .I1(\tmp_6_1_reg_798_reg[1]__0_n_2 ),
        .I2(\tmp_6_reg_783_reg[1]__0_n_2 ),
        .I3(\tmp_6_2_reg_813_reg[1]__0_n_2 ),
        .O(\tmp_1_3_reg_844[3]_i_4_n_2 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \tmp_1_3_reg_844[3]_i_5 
       (.I0(\tmp_1_3_reg_844[3]_i_2_n_2 ),
        .I1(\tmp_1_3_reg_844[7]_i_13_n_2 ),
        .I2(\tmp_6_2_reg_813_reg[3]__0_n_2 ),
        .I3(\tmp_6_3_reg_833_reg[2]__0_n_2 ),
        .I4(\tmp_6_1_reg_798_reg[2]__0_n_2 ),
        .I5(\tmp_6_reg_783_reg[2]__0_n_2 ),
        .O(\tmp_1_3_reg_844[3]_i_5_n_2 ));
  LUT6 #(
    .INIT(64'h6999999699969666)) 
    \tmp_1_3_reg_844[3]_i_6 
       (.I0(\tmp_1_3_reg_844[3]_i_9_n_2 ),
        .I1(\tmp_6_2_reg_813_reg[2]__0_n_2 ),
        .I2(\tmp_6_2_reg_813_reg[1]__0_n_2 ),
        .I3(\tmp_6_reg_783_reg[1]__0_n_2 ),
        .I4(\tmp_6_1_reg_798_reg[1]__0_n_2 ),
        .I5(\tmp_6_3_reg_833_reg[1]__0_n_2 ),
        .O(\tmp_1_3_reg_844[3]_i_6_n_2 ));
  LUT4 #(
    .INIT(16'h566A)) 
    \tmp_1_3_reg_844[3]_i_7 
       (.I0(\tmp_1_3_reg_844[3]_i_4_n_2 ),
        .I1(\tmp_6_1_reg_798_reg[0]__0_n_2 ),
        .I2(\tmp_6_3_reg_833_reg[0]__0_n_2 ),
        .I3(\tmp_6_reg_783_reg[0]__0_n_2 ),
        .O(\tmp_1_3_reg_844[3]_i_7_n_2 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_1_3_reg_844[3]_i_8 
       (.I0(\tmp_6_3_reg_833_reg[0]__0_n_2 ),
        .I1(\tmp_6_1_reg_798_reg[0]__0_n_2 ),
        .I2(\tmp_6_reg_783_reg[0]__0_n_2 ),
        .I3(\tmp_6_2_reg_813_reg[0]__0_n_2 ),
        .O(\tmp_1_3_reg_844[3]_i_8_n_2 ));
  LUT3 #(
    .INIT(8'h96)) 
    \tmp_1_3_reg_844[3]_i_9 
       (.I0(\tmp_6_reg_783_reg[2]__0_n_2 ),
        .I1(\tmp_6_1_reg_798_reg[2]__0_n_2 ),
        .I2(\tmp_6_3_reg_833_reg[2]__0_n_2 ),
        .O(\tmp_1_3_reg_844[3]_i_9_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_1_3_reg_844[7]_i_10 
       (.I0(\tmp_6_reg_783_reg[5]__0_n_2 ),
        .I1(\tmp_6_3_reg_833_reg[5]__0_n_2 ),
        .I2(\tmp_6_1_reg_798_reg[5]__0_n_2 ),
        .O(\tmp_1_3_reg_844[7]_i_10_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \tmp_1_3_reg_844[7]_i_11 
       (.I0(\tmp_6_reg_783_reg[5]__0_n_2 ),
        .I1(\tmp_6_1_reg_798_reg[5]__0_n_2 ),
        .I2(\tmp_6_3_reg_833_reg[5]__0_n_2 ),
        .O(\tmp_1_3_reg_844[7]_i_11_n_2 ));
  LUT3 #(
    .INIT(8'h96)) 
    \tmp_1_3_reg_844[7]_i_12 
       (.I0(\tmp_6_reg_783_reg[4]__0_n_2 ),
        .I1(\tmp_6_1_reg_798_reg[4]__0_n_2 ),
        .I2(\tmp_6_3_reg_833_reg[4]__0_n_2 ),
        .O(\tmp_1_3_reg_844[7]_i_12_n_2 ));
  LUT3 #(
    .INIT(8'h96)) 
    \tmp_1_3_reg_844[7]_i_13 
       (.I0(\tmp_6_reg_783_reg[3]__0_n_2 ),
        .I1(\tmp_6_1_reg_798_reg[3]__0_n_2 ),
        .I2(\tmp_6_3_reg_833_reg[3]__0_n_2 ),
        .O(\tmp_1_3_reg_844[7]_i_13_n_2 ));
  LUT5 #(
    .INIT(32'hFF969600)) 
    \tmp_1_3_reg_844[7]_i_2 
       (.I0(\tmp_6_reg_783_reg[6]__0_n_2 ),
        .I1(\tmp_6_1_reg_798_reg[6]__0_n_2 ),
        .I2(\tmp_6_3_reg_833_reg[6]__0_n_2 ),
        .I3(\tmp_1_3_reg_844[7]_i_10_n_2 ),
        .I4(\tmp_6_2_reg_813_reg[6]__0_n_2 ),
        .O(\tmp_1_3_reg_844[7]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hFEEAA880)) 
    \tmp_1_3_reg_844[7]_i_3 
       (.I0(\tmp_6_2_reg_813_reg[5]__0_n_2 ),
        .I1(\tmp_6_reg_783_reg[4]__0_n_2 ),
        .I2(\tmp_6_3_reg_833_reg[4]__0_n_2 ),
        .I3(\tmp_6_1_reg_798_reg[4]__0_n_2 ),
        .I4(\tmp_1_3_reg_844[7]_i_11_n_2 ),
        .O(\tmp_1_3_reg_844[7]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'hFEEAA880)) 
    \tmp_1_3_reg_844[7]_i_4 
       (.I0(\tmp_6_2_reg_813_reg[4]__0_n_2 ),
        .I1(\tmp_6_3_reg_833_reg[3]__0_n_2 ),
        .I2(\tmp_6_reg_783_reg[3]__0_n_2 ),
        .I3(\tmp_6_1_reg_798_reg[3]__0_n_2 ),
        .I4(\tmp_1_3_reg_844[7]_i_12_n_2 ),
        .O(\tmp_1_3_reg_844[7]_i_4_n_2 ));
  LUT5 #(
    .INIT(32'hFEEAA880)) 
    \tmp_1_3_reg_844[7]_i_5 
       (.I0(\tmp_6_2_reg_813_reg[3]__0_n_2 ),
        .I1(\tmp_6_reg_783_reg[2]__0_n_2 ),
        .I2(\tmp_6_1_reg_798_reg[2]__0_n_2 ),
        .I3(\tmp_6_3_reg_833_reg[2]__0_n_2 ),
        .I4(\tmp_1_3_reg_844[7]_i_13_n_2 ),
        .O(\tmp_1_3_reg_844[7]_i_5_n_2 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \tmp_1_3_reg_844[7]_i_6 
       (.I0(\tmp_1_3_reg_844[7]_i_2_n_2 ),
        .I1(\tmp_6_3_reg_833_reg[7]__0_n_2 ),
        .I2(\tmp_6_1_reg_798_reg[7]__0_n_2 ),
        .I3(\tmp_6_reg_783_reg[7]__0_n_2 ),
        .I4(\tmp_6_2_reg_813_reg[7]__0_n_2 ),
        .I5(\tmp_1_3_reg_844[11]_i_13_n_2 ),
        .O(\tmp_1_3_reg_844[7]_i_6_n_2 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \tmp_1_3_reg_844[7]_i_7 
       (.I0(\tmp_1_3_reg_844[7]_i_3_n_2 ),
        .I1(\tmp_6_3_reg_833_reg[6]__0_n_2 ),
        .I2(\tmp_6_1_reg_798_reg[6]__0_n_2 ),
        .I3(\tmp_6_reg_783_reg[6]__0_n_2 ),
        .I4(\tmp_6_2_reg_813_reg[6]__0_n_2 ),
        .I5(\tmp_1_3_reg_844[7]_i_10_n_2 ),
        .O(\tmp_1_3_reg_844[7]_i_7_n_2 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \tmp_1_3_reg_844[7]_i_8 
       (.I0(\tmp_1_3_reg_844[7]_i_4_n_2 ),
        .I1(\tmp_1_3_reg_844[7]_i_11_n_2 ),
        .I2(\tmp_6_2_reg_813_reg[5]__0_n_2 ),
        .I3(\tmp_6_1_reg_798_reg[4]__0_n_2 ),
        .I4(\tmp_6_3_reg_833_reg[4]__0_n_2 ),
        .I5(\tmp_6_reg_783_reg[4]__0_n_2 ),
        .O(\tmp_1_3_reg_844[7]_i_8_n_2 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \tmp_1_3_reg_844[7]_i_9 
       (.I0(\tmp_1_3_reg_844[7]_i_5_n_2 ),
        .I1(\tmp_1_3_reg_844[7]_i_12_n_2 ),
        .I2(\tmp_6_2_reg_813_reg[4]__0_n_2 ),
        .I3(\tmp_6_1_reg_798_reg[3]__0_n_2 ),
        .I4(\tmp_6_reg_783_reg[3]__0_n_2 ),
        .I5(\tmp_6_3_reg_833_reg[3]__0_n_2 ),
        .O(\tmp_1_3_reg_844[7]_i_9_n_2 ));
  FDRE \tmp_1_3_reg_844_reg[0] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_135),
        .D(tmp_1_3_fu_622_p2[0]),
        .Q(tmp_1_3_reg_844[0]),
        .R(1'b0));
  FDRE \tmp_1_3_reg_844_reg[10] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_135),
        .D(tmp_1_3_fu_622_p2[10]),
        .Q(tmp_1_3_reg_844[10]),
        .R(1'b0));
  FDRE \tmp_1_3_reg_844_reg[11] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_135),
        .D(tmp_1_3_fu_622_p2[11]),
        .Q(tmp_1_3_reg_844[11]),
        .R(1'b0));
  CARRY4 \tmp_1_3_reg_844_reg[11]_i_1 
       (.CI(\tmp_1_3_reg_844_reg[7]_i_1_n_2 ),
        .CO({\tmp_1_3_reg_844_reg[11]_i_1_n_2 ,\tmp_1_3_reg_844_reg[11]_i_1_n_3 ,\tmp_1_3_reg_844_reg[11]_i_1_n_4 ,\tmp_1_3_reg_844_reg[11]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\tmp_1_3_reg_844[11]_i_2_n_2 ,\tmp_1_3_reg_844[11]_i_3_n_2 ,\tmp_1_3_reg_844[11]_i_4_n_2 ,\tmp_1_3_reg_844[11]_i_5_n_2 }),
        .O(tmp_1_3_fu_622_p2[11:8]),
        .S({\tmp_1_3_reg_844[11]_i_6_n_2 ,\tmp_1_3_reg_844[11]_i_7_n_2 ,\tmp_1_3_reg_844[11]_i_8_n_2 ,\tmp_1_3_reg_844[11]_i_9_n_2 }));
  FDRE \tmp_1_3_reg_844_reg[12] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_135),
        .D(tmp_1_3_fu_622_p2[12]),
        .Q(tmp_1_3_reg_844[12]),
        .R(1'b0));
  FDRE \tmp_1_3_reg_844_reg[13] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_135),
        .D(tmp_1_3_fu_622_p2[13]),
        .Q(tmp_1_3_reg_844[13]),
        .R(1'b0));
  FDRE \tmp_1_3_reg_844_reg[14] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_135),
        .D(tmp_1_3_fu_622_p2[14]),
        .Q(tmp_1_3_reg_844[14]),
        .R(1'b0));
  FDRE \tmp_1_3_reg_844_reg[15] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_135),
        .D(tmp_1_3_fu_622_p2[15]),
        .Q(tmp_1_3_reg_844[15]),
        .R(1'b0));
  CARRY4 \tmp_1_3_reg_844_reg[15]_i_1 
       (.CI(\tmp_1_3_reg_844_reg[11]_i_1_n_2 ),
        .CO({\tmp_1_3_reg_844_reg[15]_i_1_n_2 ,\tmp_1_3_reg_844_reg[15]_i_1_n_3 ,\tmp_1_3_reg_844_reg[15]_i_1_n_4 ,\tmp_1_3_reg_844_reg[15]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\tmp_1_3_reg_844[15]_i_2_n_2 ,\tmp_1_3_reg_844[15]_i_3_n_2 ,\tmp_1_3_reg_844[15]_i_4_n_2 ,\tmp_1_3_reg_844[15]_i_5_n_2 }),
        .O(tmp_1_3_fu_622_p2[15:12]),
        .S({\tmp_1_3_reg_844[15]_i_6_n_2 ,\tmp_1_3_reg_844[15]_i_7_n_2 ,\tmp_1_3_reg_844[15]_i_8_n_2 ,\tmp_1_3_reg_844[15]_i_9_n_2 }));
  FDRE \tmp_1_3_reg_844_reg[16] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_135),
        .D(tmp_1_3_fu_622_p2[16]),
        .Q(tmp_1_3_reg_844[16]),
        .R(1'b0));
  FDRE \tmp_1_3_reg_844_reg[17] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_135),
        .D(tmp_1_3_fu_622_p2[17]),
        .Q(tmp_1_3_reg_844[17]),
        .R(1'b0));
  FDRE \tmp_1_3_reg_844_reg[18] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_135),
        .D(tmp_1_3_fu_622_p2[18]),
        .Q(tmp_1_3_reg_844[18]),
        .R(1'b0));
  FDRE \tmp_1_3_reg_844_reg[19] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_135),
        .D(tmp_1_3_fu_622_p2[19]),
        .Q(tmp_1_3_reg_844[19]),
        .R(1'b0));
  CARRY4 \tmp_1_3_reg_844_reg[19]_i_1 
       (.CI(\tmp_1_3_reg_844_reg[15]_i_1_n_2 ),
        .CO({\tmp_1_3_reg_844_reg[19]_i_1_n_2 ,\tmp_1_3_reg_844_reg[19]_i_1_n_3 ,\tmp_1_3_reg_844_reg[19]_i_1_n_4 ,\tmp_1_3_reg_844_reg[19]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\tmp_1_3_reg_844[19]_i_2_n_2 ,\tmp_1_3_reg_844[19]_i_3_n_2 ,\tmp_1_3_reg_844[19]_i_4_n_2 ,\tmp_1_3_reg_844[19]_i_5_n_2 }),
        .O(tmp_1_3_fu_622_p2[19:16]),
        .S({\tmp_1_3_reg_844[19]_i_6_n_2 ,\tmp_1_3_reg_844[19]_i_7_n_2 ,\tmp_1_3_reg_844[19]_i_8_n_2 ,\tmp_1_3_reg_844[19]_i_9_n_2 }));
  FDRE \tmp_1_3_reg_844_reg[1] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_135),
        .D(tmp_1_3_fu_622_p2[1]),
        .Q(tmp_1_3_reg_844[1]),
        .R(1'b0));
  FDRE \tmp_1_3_reg_844_reg[20] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_135),
        .D(tmp_1_3_fu_622_p2[20]),
        .Q(tmp_1_3_reg_844[20]),
        .R(1'b0));
  FDRE \tmp_1_3_reg_844_reg[21] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_135),
        .D(tmp_1_3_fu_622_p2[21]),
        .Q(tmp_1_3_reg_844[21]),
        .R(1'b0));
  FDRE \tmp_1_3_reg_844_reg[22] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_135),
        .D(tmp_1_3_fu_622_p2[22]),
        .Q(tmp_1_3_reg_844[22]),
        .R(1'b0));
  FDRE \tmp_1_3_reg_844_reg[23] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_135),
        .D(tmp_1_3_fu_622_p2[23]),
        .Q(tmp_1_3_reg_844[23]),
        .R(1'b0));
  CARRY4 \tmp_1_3_reg_844_reg[23]_i_1 
       (.CI(\tmp_1_3_reg_844_reg[19]_i_1_n_2 ),
        .CO({\tmp_1_3_reg_844_reg[23]_i_1_n_2 ,\tmp_1_3_reg_844_reg[23]_i_1_n_3 ,\tmp_1_3_reg_844_reg[23]_i_1_n_4 ,\tmp_1_3_reg_844_reg[23]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\tmp_1_3_reg_844[23]_i_2_n_2 ,\tmp_1_3_reg_844[23]_i_3_n_2 ,\tmp_1_3_reg_844[23]_i_4_n_2 ,\tmp_1_3_reg_844[23]_i_5_n_2 }),
        .O(tmp_1_3_fu_622_p2[23:20]),
        .S({\tmp_1_3_reg_844[23]_i_6_n_2 ,\tmp_1_3_reg_844[23]_i_7_n_2 ,\tmp_1_3_reg_844[23]_i_8_n_2 ,\tmp_1_3_reg_844[23]_i_9_n_2 }));
  CARRY4 \tmp_1_3_reg_844_reg[23]_i_13 
       (.CI(1'b0),
        .CO({\tmp_1_3_reg_844_reg[23]_i_13_n_2 ,\tmp_1_3_reg_844_reg[23]_i_13_n_3 ,\tmp_1_3_reg_844_reg[23]_i_13_n_4 ,\tmp_1_3_reg_844_reg[23]_i_13_n_5 }),
        .CYINIT(1'b0),
        .DI({tmp_6_reg_783_reg__0_n_105,tmp_6_reg_783_reg__0_n_106,tmp_6_reg_783_reg__0_n_107,1'b0}),
        .O(tmp_6_reg_783_reg__3[19:16]),
        .S({\tmp_1_3_reg_844[23]_i_18_n_2 ,\tmp_1_3_reg_844[23]_i_19_n_2 ,\tmp_1_3_reg_844[23]_i_20_n_2 ,\tmp_6_reg_783_reg[16]__0_n_2 }));
  CARRY4 \tmp_1_3_reg_844_reg[23]_i_14 
       (.CI(1'b0),
        .CO({\tmp_1_3_reg_844_reg[23]_i_14_n_2 ,\tmp_1_3_reg_844_reg[23]_i_14_n_3 ,\tmp_1_3_reg_844_reg[23]_i_14_n_4 ,\tmp_1_3_reg_844_reg[23]_i_14_n_5 }),
        .CYINIT(1'b0),
        .DI({tmp_6_1_reg_798_reg__0_n_105,tmp_6_1_reg_798_reg__0_n_106,tmp_6_1_reg_798_reg__0_n_107,1'b0}),
        .O(tmp_6_1_reg_798_reg__3[19:16]),
        .S({\tmp_1_3_reg_844[23]_i_21_n_2 ,\tmp_1_3_reg_844[23]_i_22_n_2 ,\tmp_1_3_reg_844[23]_i_23_n_2 ,\tmp_6_1_reg_798_reg[16]__0_n_2 }));
  CARRY4 \tmp_1_3_reg_844_reg[23]_i_15 
       (.CI(1'b0),
        .CO({\tmp_1_3_reg_844_reg[23]_i_15_n_2 ,\tmp_1_3_reg_844_reg[23]_i_15_n_3 ,\tmp_1_3_reg_844_reg[23]_i_15_n_4 ,\tmp_1_3_reg_844_reg[23]_i_15_n_5 }),
        .CYINIT(1'b0),
        .DI({tmp_6_3_reg_833_reg__0_n_105,tmp_6_3_reg_833_reg__0_n_106,tmp_6_3_reg_833_reg__0_n_107,1'b0}),
        .O(tmp_6_3_reg_833_reg__3[19:16]),
        .S({\tmp_1_3_reg_844[23]_i_24_n_2 ,\tmp_1_3_reg_844[23]_i_25_n_2 ,\tmp_1_3_reg_844[23]_i_26_n_2 ,\tmp_6_3_reg_833_reg[16]__0_n_2 }));
  CARRY4 \tmp_1_3_reg_844_reg[23]_i_17 
       (.CI(1'b0),
        .CO({\tmp_1_3_reg_844_reg[23]_i_17_n_2 ,\tmp_1_3_reg_844_reg[23]_i_17_n_3 ,\tmp_1_3_reg_844_reg[23]_i_17_n_4 ,\tmp_1_3_reg_844_reg[23]_i_17_n_5 }),
        .CYINIT(1'b0),
        .DI({tmp_6_2_reg_813_reg__0_n_105,tmp_6_2_reg_813_reg__0_n_106,tmp_6_2_reg_813_reg__0_n_107,1'b0}),
        .O(tmp_6_2_reg_813_reg__3[19:16]),
        .S({\tmp_1_3_reg_844[23]_i_27_n_2 ,\tmp_1_3_reg_844[23]_i_28_n_2 ,\tmp_1_3_reg_844[23]_i_29_n_2 ,\tmp_6_2_reg_813_reg[16]__0_n_2 }));
  FDRE \tmp_1_3_reg_844_reg[24] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_135),
        .D(tmp_1_3_fu_622_p2[24]),
        .Q(tmp_1_3_reg_844[24]),
        .R(1'b0));
  FDRE \tmp_1_3_reg_844_reg[25] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_135),
        .D(tmp_1_3_fu_622_p2[25]),
        .Q(tmp_1_3_reg_844[25]),
        .R(1'b0));
  FDRE \tmp_1_3_reg_844_reg[26] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_135),
        .D(tmp_1_3_fu_622_p2[26]),
        .Q(tmp_1_3_reg_844[26]),
        .R(1'b0));
  FDRE \tmp_1_3_reg_844_reg[27] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_135),
        .D(tmp_1_3_fu_622_p2[27]),
        .Q(tmp_1_3_reg_844[27]),
        .R(1'b0));
  CARRY4 \tmp_1_3_reg_844_reg[27]_i_1 
       (.CI(\tmp_1_3_reg_844_reg[23]_i_1_n_2 ),
        .CO({\tmp_1_3_reg_844_reg[27]_i_1_n_2 ,\tmp_1_3_reg_844_reg[27]_i_1_n_3 ,\tmp_1_3_reg_844_reg[27]_i_1_n_4 ,\tmp_1_3_reg_844_reg[27]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\tmp_1_3_reg_844[27]_i_2_n_2 ,\tmp_1_3_reg_844[27]_i_3_n_2 ,\tmp_1_3_reg_844[27]_i_4_n_2 ,\tmp_1_3_reg_844[27]_i_5_n_2 }),
        .O(tmp_1_3_fu_622_p2[27:24]),
        .S({\tmp_1_3_reg_844[27]_i_6_n_2 ,\tmp_1_3_reg_844[27]_i_7_n_2 ,\tmp_1_3_reg_844[27]_i_8_n_2 ,\tmp_1_3_reg_844[27]_i_9_n_2 }));
  CARRY4 \tmp_1_3_reg_844_reg[27]_i_13 
       (.CI(\tmp_1_3_reg_844_reg[23]_i_13_n_2 ),
        .CO({\tmp_1_3_reg_844_reg[27]_i_13_n_2 ,\tmp_1_3_reg_844_reg[27]_i_13_n_3 ,\tmp_1_3_reg_844_reg[27]_i_13_n_4 ,\tmp_1_3_reg_844_reg[27]_i_13_n_5 }),
        .CYINIT(1'b0),
        .DI({tmp_6_reg_783_reg__0_n_101,tmp_6_reg_783_reg__0_n_102,tmp_6_reg_783_reg__0_n_103,tmp_6_reg_783_reg__0_n_104}),
        .O(tmp_6_reg_783_reg__3[23:20]),
        .S({\tmp_1_3_reg_844[27]_i_18_n_2 ,\tmp_1_3_reg_844[27]_i_19_n_2 ,\tmp_1_3_reg_844[27]_i_20_n_2 ,\tmp_1_3_reg_844[27]_i_21_n_2 }));
  CARRY4 \tmp_1_3_reg_844_reg[27]_i_14 
       (.CI(\tmp_1_3_reg_844_reg[23]_i_14_n_2 ),
        .CO({\tmp_1_3_reg_844_reg[27]_i_14_n_2 ,\tmp_1_3_reg_844_reg[27]_i_14_n_3 ,\tmp_1_3_reg_844_reg[27]_i_14_n_4 ,\tmp_1_3_reg_844_reg[27]_i_14_n_5 }),
        .CYINIT(1'b0),
        .DI({tmp_6_1_reg_798_reg__0_n_101,tmp_6_1_reg_798_reg__0_n_102,tmp_6_1_reg_798_reg__0_n_103,tmp_6_1_reg_798_reg__0_n_104}),
        .O(tmp_6_1_reg_798_reg__3[23:20]),
        .S({\tmp_1_3_reg_844[27]_i_22_n_2 ,\tmp_1_3_reg_844[27]_i_23_n_2 ,\tmp_1_3_reg_844[27]_i_24_n_2 ,\tmp_1_3_reg_844[27]_i_25_n_2 }));
  CARRY4 \tmp_1_3_reg_844_reg[27]_i_15 
       (.CI(\tmp_1_3_reg_844_reg[23]_i_15_n_2 ),
        .CO({\tmp_1_3_reg_844_reg[27]_i_15_n_2 ,\tmp_1_3_reg_844_reg[27]_i_15_n_3 ,\tmp_1_3_reg_844_reg[27]_i_15_n_4 ,\tmp_1_3_reg_844_reg[27]_i_15_n_5 }),
        .CYINIT(1'b0),
        .DI({tmp_6_3_reg_833_reg__0_n_101,tmp_6_3_reg_833_reg__0_n_102,tmp_6_3_reg_833_reg__0_n_103,tmp_6_3_reg_833_reg__0_n_104}),
        .O(tmp_6_3_reg_833_reg__3[23:20]),
        .S({\tmp_1_3_reg_844[27]_i_26_n_2 ,\tmp_1_3_reg_844[27]_i_27_n_2 ,\tmp_1_3_reg_844[27]_i_28_n_2 ,\tmp_1_3_reg_844[27]_i_29_n_2 }));
  CARRY4 \tmp_1_3_reg_844_reg[27]_i_17 
       (.CI(\tmp_1_3_reg_844_reg[23]_i_17_n_2 ),
        .CO({\tmp_1_3_reg_844_reg[27]_i_17_n_2 ,\tmp_1_3_reg_844_reg[27]_i_17_n_3 ,\tmp_1_3_reg_844_reg[27]_i_17_n_4 ,\tmp_1_3_reg_844_reg[27]_i_17_n_5 }),
        .CYINIT(1'b0),
        .DI({tmp_6_2_reg_813_reg__0_n_101,tmp_6_2_reg_813_reg__0_n_102,tmp_6_2_reg_813_reg__0_n_103,tmp_6_2_reg_813_reg__0_n_104}),
        .O(tmp_6_2_reg_813_reg__3[23:20]),
        .S({\tmp_1_3_reg_844[27]_i_30_n_2 ,\tmp_1_3_reg_844[27]_i_31_n_2 ,\tmp_1_3_reg_844[27]_i_32_n_2 ,\tmp_1_3_reg_844[27]_i_33_n_2 }));
  FDRE \tmp_1_3_reg_844_reg[28] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_135),
        .D(tmp_1_3_fu_622_p2[28]),
        .Q(tmp_1_3_reg_844[28]),
        .R(1'b0));
  FDRE \tmp_1_3_reg_844_reg[29] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_135),
        .D(tmp_1_3_fu_622_p2[29]),
        .Q(tmp_1_3_reg_844[29]),
        .R(1'b0));
  FDRE \tmp_1_3_reg_844_reg[2] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_135),
        .D(tmp_1_3_fu_622_p2[2]),
        .Q(tmp_1_3_reg_844[2]),
        .R(1'b0));
  FDRE \tmp_1_3_reg_844_reg[30] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_135),
        .D(tmp_1_3_fu_622_p2[30]),
        .Q(tmp_1_3_reg_844[30]),
        .R(1'b0));
  FDRE \tmp_1_3_reg_844_reg[31] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_135),
        .D(tmp_1_3_fu_622_p2[31]),
        .Q(tmp_1_3_reg_844[31]),
        .R(1'b0));
  CARRY4 \tmp_1_3_reg_844_reg[31]_i_10 
       (.CI(\tmp_1_3_reg_844_reg[31]_i_16_n_2 ),
        .CO({\NLW_tmp_1_3_reg_844_reg[31]_i_10_CO_UNCONNECTED [3],\tmp_1_3_reg_844_reg[31]_i_10_n_3 ,\tmp_1_3_reg_844_reg[31]_i_10_n_4 ,\tmp_1_3_reg_844_reg[31]_i_10_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,tmp_6_reg_783_reg__0_n_94,tmp_6_reg_783_reg__0_n_95,tmp_6_reg_783_reg__0_n_96}),
        .O(tmp_6_reg_783_reg__3[31:28]),
        .S({\tmp_1_3_reg_844[31]_i_23_n_2 ,\tmp_1_3_reg_844[31]_i_24_n_2 ,\tmp_1_3_reg_844[31]_i_25_n_2 ,\tmp_1_3_reg_844[31]_i_26_n_2 }));
  CARRY4 \tmp_1_3_reg_844_reg[31]_i_11 
       (.CI(\tmp_1_3_reg_844_reg[31]_i_17_n_2 ),
        .CO({\NLW_tmp_1_3_reg_844_reg[31]_i_11_CO_UNCONNECTED [3],\tmp_1_3_reg_844_reg[31]_i_11_n_3 ,\tmp_1_3_reg_844_reg[31]_i_11_n_4 ,\tmp_1_3_reg_844_reg[31]_i_11_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,tmp_6_1_reg_798_reg__0_n_94,tmp_6_1_reg_798_reg__0_n_95,tmp_6_1_reg_798_reg__0_n_96}),
        .O(tmp_6_1_reg_798_reg__3[31:28]),
        .S({\tmp_1_3_reg_844[31]_i_27_n_2 ,\tmp_1_3_reg_844[31]_i_28_n_2 ,\tmp_1_3_reg_844[31]_i_29_n_2 ,\tmp_1_3_reg_844[31]_i_30_n_2 }));
  CARRY4 \tmp_1_3_reg_844_reg[31]_i_12 
       (.CI(\tmp_1_3_reg_844_reg[31]_i_18_n_2 ),
        .CO({\NLW_tmp_1_3_reg_844_reg[31]_i_12_CO_UNCONNECTED [3],\tmp_1_3_reg_844_reg[31]_i_12_n_3 ,\tmp_1_3_reg_844_reg[31]_i_12_n_4 ,\tmp_1_3_reg_844_reg[31]_i_12_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,tmp_6_3_reg_833_reg__0_n_94,tmp_6_3_reg_833_reg__0_n_95,tmp_6_3_reg_833_reg__0_n_96}),
        .O(tmp_6_3_reg_833_reg__3[31:28]),
        .S({\tmp_1_3_reg_844[31]_i_31_n_2 ,\tmp_1_3_reg_844[31]_i_32_n_2 ,\tmp_1_3_reg_844[31]_i_33_n_2 ,\tmp_1_3_reg_844[31]_i_34_n_2 }));
  CARRY4 \tmp_1_3_reg_844_reg[31]_i_14 
       (.CI(\tmp_1_3_reg_844_reg[31]_i_20_n_2 ),
        .CO({\NLW_tmp_1_3_reg_844_reg[31]_i_14_CO_UNCONNECTED [3],\tmp_1_3_reg_844_reg[31]_i_14_n_3 ,\tmp_1_3_reg_844_reg[31]_i_14_n_4 ,\tmp_1_3_reg_844_reg[31]_i_14_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,tmp_6_2_reg_813_reg__0_n_94,tmp_6_2_reg_813_reg__0_n_95,tmp_6_2_reg_813_reg__0_n_96}),
        .O(tmp_6_2_reg_813_reg__3[31:28]),
        .S({\tmp_1_3_reg_844[31]_i_35_n_2 ,\tmp_1_3_reg_844[31]_i_36_n_2 ,\tmp_1_3_reg_844[31]_i_37_n_2 ,\tmp_1_3_reg_844[31]_i_38_n_2 }));
  CARRY4 \tmp_1_3_reg_844_reg[31]_i_16 
       (.CI(\tmp_1_3_reg_844_reg[27]_i_13_n_2 ),
        .CO({\tmp_1_3_reg_844_reg[31]_i_16_n_2 ,\tmp_1_3_reg_844_reg[31]_i_16_n_3 ,\tmp_1_3_reg_844_reg[31]_i_16_n_4 ,\tmp_1_3_reg_844_reg[31]_i_16_n_5 }),
        .CYINIT(1'b0),
        .DI({tmp_6_reg_783_reg__0_n_97,tmp_6_reg_783_reg__0_n_98,tmp_6_reg_783_reg__0_n_99,tmp_6_reg_783_reg__0_n_100}),
        .O(tmp_6_reg_783_reg__3[27:24]),
        .S({\tmp_1_3_reg_844[31]_i_39_n_2 ,\tmp_1_3_reg_844[31]_i_40_n_2 ,\tmp_1_3_reg_844[31]_i_41_n_2 ,\tmp_1_3_reg_844[31]_i_42_n_2 }));
  CARRY4 \tmp_1_3_reg_844_reg[31]_i_17 
       (.CI(\tmp_1_3_reg_844_reg[27]_i_14_n_2 ),
        .CO({\tmp_1_3_reg_844_reg[31]_i_17_n_2 ,\tmp_1_3_reg_844_reg[31]_i_17_n_3 ,\tmp_1_3_reg_844_reg[31]_i_17_n_4 ,\tmp_1_3_reg_844_reg[31]_i_17_n_5 }),
        .CYINIT(1'b0),
        .DI({tmp_6_1_reg_798_reg__0_n_97,tmp_6_1_reg_798_reg__0_n_98,tmp_6_1_reg_798_reg__0_n_99,tmp_6_1_reg_798_reg__0_n_100}),
        .O(tmp_6_1_reg_798_reg__3[27:24]),
        .S({\tmp_1_3_reg_844[31]_i_43_n_2 ,\tmp_1_3_reg_844[31]_i_44_n_2 ,\tmp_1_3_reg_844[31]_i_45_n_2 ,\tmp_1_3_reg_844[31]_i_46_n_2 }));
  CARRY4 \tmp_1_3_reg_844_reg[31]_i_18 
       (.CI(\tmp_1_3_reg_844_reg[27]_i_15_n_2 ),
        .CO({\tmp_1_3_reg_844_reg[31]_i_18_n_2 ,\tmp_1_3_reg_844_reg[31]_i_18_n_3 ,\tmp_1_3_reg_844_reg[31]_i_18_n_4 ,\tmp_1_3_reg_844_reg[31]_i_18_n_5 }),
        .CYINIT(1'b0),
        .DI({tmp_6_3_reg_833_reg__0_n_97,tmp_6_3_reg_833_reg__0_n_98,tmp_6_3_reg_833_reg__0_n_99,tmp_6_3_reg_833_reg__0_n_100}),
        .O(tmp_6_3_reg_833_reg__3[27:24]),
        .S({\tmp_1_3_reg_844[31]_i_47_n_2 ,\tmp_1_3_reg_844[31]_i_48_n_2 ,\tmp_1_3_reg_844[31]_i_49_n_2 ,\tmp_1_3_reg_844[31]_i_50_n_2 }));
  CARRY4 \tmp_1_3_reg_844_reg[31]_i_2 
       (.CI(\tmp_1_3_reg_844_reg[27]_i_1_n_2 ),
        .CO({\NLW_tmp_1_3_reg_844_reg[31]_i_2_CO_UNCONNECTED [3],\tmp_1_3_reg_844_reg[31]_i_2_n_3 ,\tmp_1_3_reg_844_reg[31]_i_2_n_4 ,\tmp_1_3_reg_844_reg[31]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,\tmp_1_3_reg_844[31]_i_3_n_2 ,\tmp_1_3_reg_844[31]_i_4_n_2 ,\tmp_1_3_reg_844[31]_i_5_n_2 }),
        .O(tmp_1_3_fu_622_p2[31:28]),
        .S({\tmp_1_3_reg_844[31]_i_6_n_2 ,\tmp_1_3_reg_844[31]_i_7_n_2 ,\tmp_1_3_reg_844[31]_i_8_n_2 ,\tmp_1_3_reg_844[31]_i_9_n_2 }));
  CARRY4 \tmp_1_3_reg_844_reg[31]_i_20 
       (.CI(\tmp_1_3_reg_844_reg[27]_i_17_n_2 ),
        .CO({\tmp_1_3_reg_844_reg[31]_i_20_n_2 ,\tmp_1_3_reg_844_reg[31]_i_20_n_3 ,\tmp_1_3_reg_844_reg[31]_i_20_n_4 ,\tmp_1_3_reg_844_reg[31]_i_20_n_5 }),
        .CYINIT(1'b0),
        .DI({tmp_6_2_reg_813_reg__0_n_97,tmp_6_2_reg_813_reg__0_n_98,tmp_6_2_reg_813_reg__0_n_99,tmp_6_2_reg_813_reg__0_n_100}),
        .O(tmp_6_2_reg_813_reg__3[27:24]),
        .S({\tmp_1_3_reg_844[31]_i_51_n_2 ,\tmp_1_3_reg_844[31]_i_52_n_2 ,\tmp_1_3_reg_844[31]_i_53_n_2 ,\tmp_1_3_reg_844[31]_i_54_n_2 }));
  FDRE \tmp_1_3_reg_844_reg[3] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_135),
        .D(tmp_1_3_fu_622_p2[3]),
        .Q(tmp_1_3_reg_844[3]),
        .R(1'b0));
  CARRY4 \tmp_1_3_reg_844_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp_1_3_reg_844_reg[3]_i_1_n_2 ,\tmp_1_3_reg_844_reg[3]_i_1_n_3 ,\tmp_1_3_reg_844_reg[3]_i_1_n_4 ,\tmp_1_3_reg_844_reg[3]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\tmp_1_3_reg_844[3]_i_2_n_2 ,\tmp_1_3_reg_844[3]_i_3_n_2 ,\tmp_1_3_reg_844[3]_i_4_n_2 ,\tmp_6_2_reg_813_reg[0]__0_n_2 }),
        .O(tmp_1_3_fu_622_p2[3:0]),
        .S({\tmp_1_3_reg_844[3]_i_5_n_2 ,\tmp_1_3_reg_844[3]_i_6_n_2 ,\tmp_1_3_reg_844[3]_i_7_n_2 ,\tmp_1_3_reg_844[3]_i_8_n_2 }));
  FDRE \tmp_1_3_reg_844_reg[4] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_135),
        .D(tmp_1_3_fu_622_p2[4]),
        .Q(tmp_1_3_reg_844[4]),
        .R(1'b0));
  FDRE \tmp_1_3_reg_844_reg[5] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_135),
        .D(tmp_1_3_fu_622_p2[5]),
        .Q(tmp_1_3_reg_844[5]),
        .R(1'b0));
  FDRE \tmp_1_3_reg_844_reg[6] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_135),
        .D(tmp_1_3_fu_622_p2[6]),
        .Q(tmp_1_3_reg_844[6]),
        .R(1'b0));
  FDRE \tmp_1_3_reg_844_reg[7] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_135),
        .D(tmp_1_3_fu_622_p2[7]),
        .Q(tmp_1_3_reg_844[7]),
        .R(1'b0));
  CARRY4 \tmp_1_3_reg_844_reg[7]_i_1 
       (.CI(\tmp_1_3_reg_844_reg[3]_i_1_n_2 ),
        .CO({\tmp_1_3_reg_844_reg[7]_i_1_n_2 ,\tmp_1_3_reg_844_reg[7]_i_1_n_3 ,\tmp_1_3_reg_844_reg[7]_i_1_n_4 ,\tmp_1_3_reg_844_reg[7]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\tmp_1_3_reg_844[7]_i_2_n_2 ,\tmp_1_3_reg_844[7]_i_3_n_2 ,\tmp_1_3_reg_844[7]_i_4_n_2 ,\tmp_1_3_reg_844[7]_i_5_n_2 }),
        .O(tmp_1_3_fu_622_p2[7:4]),
        .S({\tmp_1_3_reg_844[7]_i_6_n_2 ,\tmp_1_3_reg_844[7]_i_7_n_2 ,\tmp_1_3_reg_844[7]_i_8_n_2 ,\tmp_1_3_reg_844[7]_i_9_n_2 }));
  FDRE \tmp_1_3_reg_844_reg[8] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_135),
        .D(tmp_1_3_fu_622_p2[8]),
        .Q(tmp_1_3_reg_844[8]),
        .R(1'b0));
  FDRE \tmp_1_3_reg_844_reg[9] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_135),
        .D(tmp_1_3_fu_622_p2[9]),
        .Q(tmp_1_3_reg_844[9]),
        .R(1'b0));
  FDRE \tmp_1_cast_reg_633_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(B[2]),
        .Q(tmp_1_cast_reg_633[0]),
        .R(1'b0));
  FDRE \tmp_1_cast_reg_633_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(B[12]),
        .Q(tmp_1_cast_reg_633[10]),
        .R(1'b0));
  FDRE \tmp_1_cast_reg_633_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(B[13]),
        .Q(tmp_1_cast_reg_633[11]),
        .R(1'b0));
  FDRE \tmp_1_cast_reg_633_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(B[14]),
        .Q(tmp_1_cast_reg_633[12]),
        .R(1'b0));
  FDRE \tmp_1_cast_reg_633_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(B[15]),
        .Q(tmp_1_cast_reg_633[13]),
        .R(1'b0));
  FDRE \tmp_1_cast_reg_633_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(B[16]),
        .Q(tmp_1_cast_reg_633[14]),
        .R(1'b0));
  FDRE \tmp_1_cast_reg_633_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(B[17]),
        .Q(tmp_1_cast_reg_633[15]),
        .R(1'b0));
  FDRE \tmp_1_cast_reg_633_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(B[18]),
        .Q(tmp_1_cast_reg_633[16]),
        .R(1'b0));
  FDRE \tmp_1_cast_reg_633_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(B[19]),
        .Q(tmp_1_cast_reg_633[17]),
        .R(1'b0));
  FDRE \tmp_1_cast_reg_633_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(B[20]),
        .Q(tmp_1_cast_reg_633[18]),
        .R(1'b0));
  FDRE \tmp_1_cast_reg_633_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(B[21]),
        .Q(tmp_1_cast_reg_633[19]),
        .R(1'b0));
  FDRE \tmp_1_cast_reg_633_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(B[3]),
        .Q(tmp_1_cast_reg_633[1]),
        .R(1'b0));
  FDRE \tmp_1_cast_reg_633_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(B[22]),
        .Q(tmp_1_cast_reg_633[20]),
        .R(1'b0));
  FDRE \tmp_1_cast_reg_633_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(B[23]),
        .Q(tmp_1_cast_reg_633[21]),
        .R(1'b0));
  FDRE \tmp_1_cast_reg_633_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(B[24]),
        .Q(tmp_1_cast_reg_633[22]),
        .R(1'b0));
  FDRE \tmp_1_cast_reg_633_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(B[25]),
        .Q(tmp_1_cast_reg_633[23]),
        .R(1'b0));
  FDRE \tmp_1_cast_reg_633_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(B[26]),
        .Q(tmp_1_cast_reg_633[24]),
        .R(1'b0));
  FDRE \tmp_1_cast_reg_633_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(B[27]),
        .Q(tmp_1_cast_reg_633[25]),
        .R(1'b0));
  FDRE \tmp_1_cast_reg_633_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(B[28]),
        .Q(tmp_1_cast_reg_633[26]),
        .R(1'b0));
  FDRE \tmp_1_cast_reg_633_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(B[29]),
        .Q(tmp_1_cast_reg_633[27]),
        .R(1'b0));
  FDRE \tmp_1_cast_reg_633_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(B[30]),
        .Q(tmp_1_cast_reg_633[28]),
        .R(1'b0));
  FDRE \tmp_1_cast_reg_633_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(B[31]),
        .Q(tmp_1_cast_reg_633[29]),
        .R(1'b0));
  FDRE \tmp_1_cast_reg_633_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(B[4]),
        .Q(tmp_1_cast_reg_633[2]),
        .R(1'b0));
  FDRE \tmp_1_cast_reg_633_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(B[5]),
        .Q(tmp_1_cast_reg_633[3]),
        .R(1'b0));
  FDRE \tmp_1_cast_reg_633_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(B[6]),
        .Q(tmp_1_cast_reg_633[4]),
        .R(1'b0));
  FDRE \tmp_1_cast_reg_633_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(B[7]),
        .Q(tmp_1_cast_reg_633[5]),
        .R(1'b0));
  FDRE \tmp_1_cast_reg_633_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(B[8]),
        .Q(tmp_1_cast_reg_633[6]),
        .R(1'b0));
  FDRE \tmp_1_cast_reg_633_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(B[9]),
        .Q(tmp_1_cast_reg_633[7]),
        .R(1'b0));
  FDRE \tmp_1_cast_reg_633_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(B[10]),
        .Q(tmp_1_cast_reg_633[8]),
        .R(1'b0));
  FDRE \tmp_1_cast_reg_633_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(B[11]),
        .Q(tmp_1_cast_reg_633[9]),
        .R(1'b0));
  FDRE \tmp_2_cast1_reg_729_reg[0] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_144),
        .D(\j_mid2_reg_662_reg_n_2_[0] ),
        .Q(tmp_2_cast1_reg_729[0]),
        .R(1'b0));
  FDRE \tmp_2_cast1_reg_729_reg[1] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_144),
        .D(\j_mid2_reg_662_reg_n_2_[1] ),
        .Q(tmp_2_cast1_reg_729[1]),
        .R(1'b0));
  FDRE \tmp_2_cast1_reg_729_reg[2] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_144),
        .D(\j_mid2_reg_662_reg_n_2_[2] ),
        .Q(tmp_2_cast1_reg_729[2]),
        .R(1'b0));
  FDRE \tmp_4_reg_641_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(A[2]),
        .Q(tmp_4_reg_641[0]),
        .R(1'b0));
  FDRE \tmp_4_reg_641_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(A[12]),
        .Q(tmp_4_reg_641[10]),
        .R(1'b0));
  FDRE \tmp_4_reg_641_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(A[13]),
        .Q(tmp_4_reg_641[11]),
        .R(1'b0));
  FDRE \tmp_4_reg_641_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(A[14]),
        .Q(tmp_4_reg_641[12]),
        .R(1'b0));
  FDRE \tmp_4_reg_641_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(A[15]),
        .Q(tmp_4_reg_641[13]),
        .R(1'b0));
  FDRE \tmp_4_reg_641_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(A[16]),
        .Q(tmp_4_reg_641[14]),
        .R(1'b0));
  FDRE \tmp_4_reg_641_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(A[17]),
        .Q(tmp_4_reg_641[15]),
        .R(1'b0));
  FDRE \tmp_4_reg_641_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(A[18]),
        .Q(tmp_4_reg_641[16]),
        .R(1'b0));
  FDRE \tmp_4_reg_641_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(A[19]),
        .Q(tmp_4_reg_641[17]),
        .R(1'b0));
  FDRE \tmp_4_reg_641_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(A[20]),
        .Q(tmp_4_reg_641[18]),
        .R(1'b0));
  FDRE \tmp_4_reg_641_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(A[21]),
        .Q(tmp_4_reg_641[19]),
        .R(1'b0));
  FDRE \tmp_4_reg_641_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(A[3]),
        .Q(tmp_4_reg_641[1]),
        .R(1'b0));
  FDRE \tmp_4_reg_641_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(A[22]),
        .Q(tmp_4_reg_641[20]),
        .R(1'b0));
  FDRE \tmp_4_reg_641_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(A[23]),
        .Q(tmp_4_reg_641[21]),
        .R(1'b0));
  FDRE \tmp_4_reg_641_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(A[24]),
        .Q(tmp_4_reg_641[22]),
        .R(1'b0));
  FDRE \tmp_4_reg_641_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(A[25]),
        .Q(tmp_4_reg_641[23]),
        .R(1'b0));
  FDRE \tmp_4_reg_641_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(A[26]),
        .Q(tmp_4_reg_641[24]),
        .R(1'b0));
  FDRE \tmp_4_reg_641_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(A[27]),
        .Q(tmp_4_reg_641[25]),
        .R(1'b0));
  FDRE \tmp_4_reg_641_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(A[28]),
        .Q(tmp_4_reg_641[26]),
        .R(1'b0));
  FDRE \tmp_4_reg_641_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(A[29]),
        .Q(tmp_4_reg_641[27]),
        .R(1'b0));
  FDRE \tmp_4_reg_641_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(A[30]),
        .Q(tmp_4_reg_641[28]),
        .R(1'b0));
  FDRE \tmp_4_reg_641_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(A[31]),
        .Q(tmp_4_reg_641[29]),
        .R(1'b0));
  FDRE \tmp_4_reg_641_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(A[4]),
        .Q(tmp_4_reg_641[2]),
        .R(1'b0));
  FDRE \tmp_4_reg_641_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(A[5]),
        .Q(tmp_4_reg_641[3]),
        .R(1'b0));
  FDRE \tmp_4_reg_641_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(A[6]),
        .Q(tmp_4_reg_641[4]),
        .R(1'b0));
  FDRE \tmp_4_reg_641_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(A[7]),
        .Q(tmp_4_reg_641[5]),
        .R(1'b0));
  FDRE \tmp_4_reg_641_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(A[8]),
        .Q(tmp_4_reg_641[6]),
        .R(1'b0));
  FDRE \tmp_4_reg_641_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(A[9]),
        .Q(tmp_4_reg_641[7]),
        .R(1'b0));
  FDRE \tmp_4_reg_641_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(A[10]),
        .Q(tmp_4_reg_641[8]),
        .R(1'b0));
  FDRE \tmp_4_reg_641_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(A[11]),
        .Q(tmp_4_reg_641[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00BF40FFFF40BF00)) 
    \tmp_5_reg_676[2]_i_1 
       (.I0(\exitcond_flatten_reg_653_reg_n_2_[0] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\i_reg_253_reg_n_2_[0] ),
        .I4(tmp_mid2_v_reg_670[0]),
        .I5(p_0_in),
        .O(tmp_mid2_v_fu_353_p3[0]));
  LUT6 #(
    .INIT(64'h5F3F5FC0A03FA0C0)) 
    \tmp_5_reg_676[3]_i_2 
       (.I0(tmp_mid2_v_reg_670[0]),
        .I1(\i_reg_253_reg_n_2_[0] ),
        .I2(p_0_in),
        .I3(\j_mid2_reg_662[2]_i_2_n_2 ),
        .I4(\i_reg_253_reg_n_2_[1] ),
        .I5(tmp_mid2_v_reg_670[1]),
        .O(tmp_mid2_v_fu_353_p3[1]));
  FDRE \tmp_5_reg_676_reg[2] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_9),
        .D(tmp_mid2_v_fu_353_p3[0]),
        .Q(tmp_10_fu_505_p3[2]),
        .R(1'b0));
  FDRE \tmp_5_reg_676_reg[3] 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_9),
        .D(tmp_mid2_v_fu_353_p3[1]),
        .Q(tmp_10_fu_505_p3[3]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_6_1_fu_584_p2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,matrixmul_gmem_m_axi_U_n_39,matrixmul_gmem_m_axi_U_n_40,matrixmul_gmem_m_axi_U_n_41,matrixmul_gmem_m_axi_U_n_42,matrixmul_gmem_m_axi_U_n_43,matrixmul_gmem_m_axi_U_n_44,matrixmul_gmem_m_axi_U_n_45,matrixmul_gmem_m_axi_U_n_46,matrixmul_gmem_m_axi_U_n_47,matrixmul_gmem_m_axi_U_n_48,matrixmul_gmem_m_axi_U_n_49,matrixmul_gmem_m_axi_U_n_50,matrixmul_gmem_m_axi_U_n_51,matrixmul_gmem_m_axi_U_n_52,matrixmul_gmem_m_axi_U_n_53,matrixmul_gmem_m_axi_U_n_54,matrixmul_gmem_m_axi_U_n_55}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_6_1_fu_584_p2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({matrixmul_gmem_m_axi_U_n_56,matrixmul_gmem_m_axi_U_n_56,matrixmul_gmem_m_axi_U_n_56,matrixmul_gmem_m_axi_U_n_56,matrixmul_gmem_m_axi_U_n_57,matrixmul_gmem_m_axi_U_n_58,matrixmul_gmem_m_axi_U_n_59,matrixmul_gmem_m_axi_U_n_60,matrixmul_gmem_m_axi_U_n_61,matrixmul_gmem_m_axi_U_n_62,matrixmul_gmem_m_axi_U_n_63,matrixmul_gmem_m_axi_U_n_64,matrixmul_gmem_m_axi_U_n_65,matrixmul_gmem_m_axi_U_n_66,matrixmul_gmem_m_axi_U_n_67,matrixmul_gmem_m_axi_U_n_68,matrixmul_gmem_m_axi_U_n_69,matrixmul_gmem_m_axi_U_n_70}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_6_1_fu_584_p2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_6_1_fu_584_p2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_6_1_fu_584_p2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(\bus_read/rs_rdata/load_p1 ),
        .CEA2(matrixmul_gmem_m_axi_U_n_149),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(\bus_read/rs_rdata/load_p1 ),
        .CEB2(matrixmul_gmem_m_axi_U_n_138),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(matrixmul_gmem_m_axi_U_n_147),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_6_1_fu_584_p2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_6_1_fu_584_p2_OVERFLOW_UNCONNECTED),
        .P({tmp_6_1_fu_584_p2_n_60,tmp_6_1_fu_584_p2_n_61,tmp_6_1_fu_584_p2_n_62,tmp_6_1_fu_584_p2_n_63,tmp_6_1_fu_584_p2_n_64,tmp_6_1_fu_584_p2_n_65,tmp_6_1_fu_584_p2_n_66,tmp_6_1_fu_584_p2_n_67,tmp_6_1_fu_584_p2_n_68,tmp_6_1_fu_584_p2_n_69,tmp_6_1_fu_584_p2_n_70,tmp_6_1_fu_584_p2_n_71,tmp_6_1_fu_584_p2_n_72,tmp_6_1_fu_584_p2_n_73,tmp_6_1_fu_584_p2_n_74,tmp_6_1_fu_584_p2_n_75,tmp_6_1_fu_584_p2_n_76,tmp_6_1_fu_584_p2_n_77,tmp_6_1_fu_584_p2_n_78,tmp_6_1_fu_584_p2_n_79,tmp_6_1_fu_584_p2_n_80,tmp_6_1_fu_584_p2_n_81,tmp_6_1_fu_584_p2_n_82,tmp_6_1_fu_584_p2_n_83,tmp_6_1_fu_584_p2_n_84,tmp_6_1_fu_584_p2_n_85,tmp_6_1_fu_584_p2_n_86,tmp_6_1_fu_584_p2_n_87,tmp_6_1_fu_584_p2_n_88,tmp_6_1_fu_584_p2_n_89,tmp_6_1_fu_584_p2_n_90,tmp_6_1_fu_584_p2_n_91,tmp_6_1_fu_584_p2_n_92,tmp_6_1_fu_584_p2_n_93,tmp_6_1_fu_584_p2_n_94,tmp_6_1_fu_584_p2_n_95,tmp_6_1_fu_584_p2_n_96,tmp_6_1_fu_584_p2_n_97,tmp_6_1_fu_584_p2_n_98,tmp_6_1_fu_584_p2_n_99,tmp_6_1_fu_584_p2_n_100,tmp_6_1_fu_584_p2_n_101,tmp_6_1_fu_584_p2_n_102,tmp_6_1_fu_584_p2_n_103,tmp_6_1_fu_584_p2_n_104,tmp_6_1_fu_584_p2_n_105,tmp_6_1_fu_584_p2_n_106,tmp_6_1_fu_584_p2_n_107}),
        .PATTERNBDETECT(NLW_tmp_6_1_fu_584_p2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_6_1_fu_584_p2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_6_1_fu_584_p2_n_108,tmp_6_1_fu_584_p2_n_109,tmp_6_1_fu_584_p2_n_110,tmp_6_1_fu_584_p2_n_111,tmp_6_1_fu_584_p2_n_112,tmp_6_1_fu_584_p2_n_113,tmp_6_1_fu_584_p2_n_114,tmp_6_1_fu_584_p2_n_115,tmp_6_1_fu_584_p2_n_116,tmp_6_1_fu_584_p2_n_117,tmp_6_1_fu_584_p2_n_118,tmp_6_1_fu_584_p2_n_119,tmp_6_1_fu_584_p2_n_120,tmp_6_1_fu_584_p2_n_121,tmp_6_1_fu_584_p2_n_122,tmp_6_1_fu_584_p2_n_123,tmp_6_1_fu_584_p2_n_124,tmp_6_1_fu_584_p2_n_125,tmp_6_1_fu_584_p2_n_126,tmp_6_1_fu_584_p2_n_127,tmp_6_1_fu_584_p2_n_128,tmp_6_1_fu_584_p2_n_129,tmp_6_1_fu_584_p2_n_130,tmp_6_1_fu_584_p2_n_131,tmp_6_1_fu_584_p2_n_132,tmp_6_1_fu_584_p2_n_133,tmp_6_1_fu_584_p2_n_134,tmp_6_1_fu_584_p2_n_135,tmp_6_1_fu_584_p2_n_136,tmp_6_1_fu_584_p2_n_137,tmp_6_1_fu_584_p2_n_138,tmp_6_1_fu_584_p2_n_139,tmp_6_1_fu_584_p2_n_140,tmp_6_1_fu_584_p2_n_141,tmp_6_1_fu_584_p2_n_142,tmp_6_1_fu_584_p2_n_143,tmp_6_1_fu_584_p2_n_144,tmp_6_1_fu_584_p2_n_145,tmp_6_1_fu_584_p2_n_146,tmp_6_1_fu_584_p2_n_147,tmp_6_1_fu_584_p2_n_148,tmp_6_1_fu_584_p2_n_149,tmp_6_1_fu_584_p2_n_150,tmp_6_1_fu_584_p2_n_151,tmp_6_1_fu_584_p2_n_152,tmp_6_1_fu_584_p2_n_153,tmp_6_1_fu_584_p2_n_154,tmp_6_1_fu_584_p2_n_155}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_6_1_fu_584_p2_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_6_1_fu_584_p2__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,matrixmul_gmem_m_axi_U_n_39,matrixmul_gmem_m_axi_U_n_40,matrixmul_gmem_m_axi_U_n_41,matrixmul_gmem_m_axi_U_n_42,matrixmul_gmem_m_axi_U_n_43,matrixmul_gmem_m_axi_U_n_44,matrixmul_gmem_m_axi_U_n_45,matrixmul_gmem_m_axi_U_n_46,matrixmul_gmem_m_axi_U_n_47,matrixmul_gmem_m_axi_U_n_48,matrixmul_gmem_m_axi_U_n_49,matrixmul_gmem_m_axi_U_n_50,matrixmul_gmem_m_axi_U_n_51,matrixmul_gmem_m_axi_U_n_52,matrixmul_gmem_m_axi_U_n_53,matrixmul_gmem_m_axi_U_n_54,matrixmul_gmem_m_axi_U_n_55}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_6_1_fu_584_p2__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,matrixmul_gmem_m_axi_U_n_39,matrixmul_gmem_m_axi_U_n_40,matrixmul_gmem_m_axi_U_n_41,matrixmul_gmem_m_axi_U_n_42,matrixmul_gmem_m_axi_U_n_43,matrixmul_gmem_m_axi_U_n_44,matrixmul_gmem_m_axi_U_n_45,matrixmul_gmem_m_axi_U_n_46,matrixmul_gmem_m_axi_U_n_47,matrixmul_gmem_m_axi_U_n_48,matrixmul_gmem_m_axi_U_n_49,matrixmul_gmem_m_axi_U_n_50,matrixmul_gmem_m_axi_U_n_51,matrixmul_gmem_m_axi_U_n_52,matrixmul_gmem_m_axi_U_n_53,matrixmul_gmem_m_axi_U_n_54,matrixmul_gmem_m_axi_U_n_55}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_6_1_fu_584_p2__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_6_1_fu_584_p2__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_6_1_fu_584_p2__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(\bus_read/rs_rdata/load_p1 ),
        .CEA2(matrixmul_gmem_m_axi_U_n_138),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(\bus_read/rs_rdata/load_p1 ),
        .CEB2(matrixmul_gmem_m_axi_U_n_149),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_6_1_fu_584_p2__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_6_1_fu_584_p2__0_OVERFLOW_UNCONNECTED),
        .P({tmp_6_1_fu_584_p2__0_n_60,tmp_6_1_fu_584_p2__0_n_61,tmp_6_1_fu_584_p2__0_n_62,tmp_6_1_fu_584_p2__0_n_63,tmp_6_1_fu_584_p2__0_n_64,tmp_6_1_fu_584_p2__0_n_65,tmp_6_1_fu_584_p2__0_n_66,tmp_6_1_fu_584_p2__0_n_67,tmp_6_1_fu_584_p2__0_n_68,tmp_6_1_fu_584_p2__0_n_69,tmp_6_1_fu_584_p2__0_n_70,tmp_6_1_fu_584_p2__0_n_71,tmp_6_1_fu_584_p2__0_n_72,tmp_6_1_fu_584_p2__0_n_73,tmp_6_1_fu_584_p2__0_n_74,tmp_6_1_fu_584_p2__0_n_75,tmp_6_1_fu_584_p2__0_n_76,tmp_6_1_fu_584_p2__0_n_77,tmp_6_1_fu_584_p2__0_n_78,tmp_6_1_fu_584_p2__0_n_79,tmp_6_1_fu_584_p2__0_n_80,tmp_6_1_fu_584_p2__0_n_81,tmp_6_1_fu_584_p2__0_n_82,tmp_6_1_fu_584_p2__0_n_83,tmp_6_1_fu_584_p2__0_n_84,tmp_6_1_fu_584_p2__0_n_85,tmp_6_1_fu_584_p2__0_n_86,tmp_6_1_fu_584_p2__0_n_87,tmp_6_1_fu_584_p2__0_n_88,tmp_6_1_fu_584_p2__0_n_89,tmp_6_1_fu_584_p2__0_n_90,tmp_6_1_fu_584_p2__0_n_91,tmp_6_1_fu_584_p2__0_n_92,tmp_6_1_fu_584_p2__0_n_93,tmp_6_1_fu_584_p2__0_n_94,tmp_6_1_fu_584_p2__0_n_95,tmp_6_1_fu_584_p2__0_n_96,tmp_6_1_fu_584_p2__0_n_97,tmp_6_1_fu_584_p2__0_n_98,tmp_6_1_fu_584_p2__0_n_99,tmp_6_1_fu_584_p2__0_n_100,tmp_6_1_fu_584_p2__0_n_101,tmp_6_1_fu_584_p2__0_n_102,tmp_6_1_fu_584_p2__0_n_103,tmp_6_1_fu_584_p2__0_n_104,tmp_6_1_fu_584_p2__0_n_105,tmp_6_1_fu_584_p2__0_n_106,tmp_6_1_fu_584_p2__0_n_107}),
        .PATTERNBDETECT(NLW_tmp_6_1_fu_584_p2__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_6_1_fu_584_p2__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_6_1_fu_584_p2__0_n_108,tmp_6_1_fu_584_p2__0_n_109,tmp_6_1_fu_584_p2__0_n_110,tmp_6_1_fu_584_p2__0_n_111,tmp_6_1_fu_584_p2__0_n_112,tmp_6_1_fu_584_p2__0_n_113,tmp_6_1_fu_584_p2__0_n_114,tmp_6_1_fu_584_p2__0_n_115,tmp_6_1_fu_584_p2__0_n_116,tmp_6_1_fu_584_p2__0_n_117,tmp_6_1_fu_584_p2__0_n_118,tmp_6_1_fu_584_p2__0_n_119,tmp_6_1_fu_584_p2__0_n_120,tmp_6_1_fu_584_p2__0_n_121,tmp_6_1_fu_584_p2__0_n_122,tmp_6_1_fu_584_p2__0_n_123,tmp_6_1_fu_584_p2__0_n_124,tmp_6_1_fu_584_p2__0_n_125,tmp_6_1_fu_584_p2__0_n_126,tmp_6_1_fu_584_p2__0_n_127,tmp_6_1_fu_584_p2__0_n_128,tmp_6_1_fu_584_p2__0_n_129,tmp_6_1_fu_584_p2__0_n_130,tmp_6_1_fu_584_p2__0_n_131,tmp_6_1_fu_584_p2__0_n_132,tmp_6_1_fu_584_p2__0_n_133,tmp_6_1_fu_584_p2__0_n_134,tmp_6_1_fu_584_p2__0_n_135,tmp_6_1_fu_584_p2__0_n_136,tmp_6_1_fu_584_p2__0_n_137,tmp_6_1_fu_584_p2__0_n_138,tmp_6_1_fu_584_p2__0_n_139,tmp_6_1_fu_584_p2__0_n_140,tmp_6_1_fu_584_p2__0_n_141,tmp_6_1_fu_584_p2__0_n_142,tmp_6_1_fu_584_p2__0_n_143,tmp_6_1_fu_584_p2__0_n_144,tmp_6_1_fu_584_p2__0_n_145,tmp_6_1_fu_584_p2__0_n_146,tmp_6_1_fu_584_p2__0_n_147,tmp_6_1_fu_584_p2__0_n_148,tmp_6_1_fu_584_p2__0_n_149,tmp_6_1_fu_584_p2__0_n_150,tmp_6_1_fu_584_p2__0_n_151,tmp_6_1_fu_584_p2__0_n_152,tmp_6_1_fu_584_p2__0_n_153,tmp_6_1_fu_584_p2__0_n_154,tmp_6_1_fu_584_p2__0_n_155}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_6_1_fu_584_p2__0_UNDERFLOW_UNCONNECTED));
  FDRE \tmp_6_1_reg_798_reg[0]__0 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_147),
        .D(tmp_6_1_fu_584_p2__0_n_107),
        .Q(\tmp_6_1_reg_798_reg[0]__0_n_2 ),
        .R(1'b0));
  FDRE \tmp_6_1_reg_798_reg[10]__0 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_147),
        .D(tmp_6_1_fu_584_p2__0_n_97),
        .Q(\tmp_6_1_reg_798_reg[10]__0_n_2 ),
        .R(1'b0));
  FDRE \tmp_6_1_reg_798_reg[11]__0 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_147),
        .D(tmp_6_1_fu_584_p2__0_n_96),
        .Q(\tmp_6_1_reg_798_reg[11]__0_n_2 ),
        .R(1'b0));
  FDRE \tmp_6_1_reg_798_reg[12]__0 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_147),
        .D(tmp_6_1_fu_584_p2__0_n_95),
        .Q(\tmp_6_1_reg_798_reg[12]__0_n_2 ),
        .R(1'b0));
  FDRE \tmp_6_1_reg_798_reg[13]__0 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_147),
        .D(tmp_6_1_fu_584_p2__0_n_94),
        .Q(\tmp_6_1_reg_798_reg[13]__0_n_2 ),
        .R(1'b0));
  FDRE \tmp_6_1_reg_798_reg[14]__0 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_147),
        .D(tmp_6_1_fu_584_p2__0_n_93),
        .Q(\tmp_6_1_reg_798_reg[14]__0_n_2 ),
        .R(1'b0));
  FDRE \tmp_6_1_reg_798_reg[15]__0 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_147),
        .D(tmp_6_1_fu_584_p2__0_n_92),
        .Q(\tmp_6_1_reg_798_reg[15]__0_n_2 ),
        .R(1'b0));
  FDRE \tmp_6_1_reg_798_reg[16]__0 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_147),
        .D(tmp_6_1_fu_584_p2__0_n_91),
        .Q(\tmp_6_1_reg_798_reg[16]__0_n_2 ),
        .R(1'b0));
  FDRE \tmp_6_1_reg_798_reg[1]__0 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_147),
        .D(tmp_6_1_fu_584_p2__0_n_106),
        .Q(\tmp_6_1_reg_798_reg[1]__0_n_2 ),
        .R(1'b0));
  FDRE \tmp_6_1_reg_798_reg[2]__0 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_147),
        .D(tmp_6_1_fu_584_p2__0_n_105),
        .Q(\tmp_6_1_reg_798_reg[2]__0_n_2 ),
        .R(1'b0));
  FDRE \tmp_6_1_reg_798_reg[3]__0 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_147),
        .D(tmp_6_1_fu_584_p2__0_n_104),
        .Q(\tmp_6_1_reg_798_reg[3]__0_n_2 ),
        .R(1'b0));
  FDRE \tmp_6_1_reg_798_reg[4]__0 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_147),
        .D(tmp_6_1_fu_584_p2__0_n_103),
        .Q(\tmp_6_1_reg_798_reg[4]__0_n_2 ),
        .R(1'b0));
  FDRE \tmp_6_1_reg_798_reg[5]__0 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_147),
        .D(tmp_6_1_fu_584_p2__0_n_102),
        .Q(\tmp_6_1_reg_798_reg[5]__0_n_2 ),
        .R(1'b0));
  FDRE \tmp_6_1_reg_798_reg[6]__0 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_147),
        .D(tmp_6_1_fu_584_p2__0_n_101),
        .Q(\tmp_6_1_reg_798_reg[6]__0_n_2 ),
        .R(1'b0));
  FDRE \tmp_6_1_reg_798_reg[7]__0 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_147),
        .D(tmp_6_1_fu_584_p2__0_n_100),
        .Q(\tmp_6_1_reg_798_reg[7]__0_n_2 ),
        .R(1'b0));
  FDRE \tmp_6_1_reg_798_reg[8]__0 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_147),
        .D(tmp_6_1_fu_584_p2__0_n_99),
        .Q(\tmp_6_1_reg_798_reg[8]__0_n_2 ),
        .R(1'b0));
  FDRE \tmp_6_1_reg_798_reg[9]__0 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_147),
        .D(tmp_6_1_fu_584_p2__0_n_98),
        .Q(\tmp_6_1_reg_798_reg[9]__0_n_2 ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_6_1_reg_798_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,matrixmul_gmem_m_axi_U_n_39,matrixmul_gmem_m_axi_U_n_40,matrixmul_gmem_m_axi_U_n_41,matrixmul_gmem_m_axi_U_n_42,matrixmul_gmem_m_axi_U_n_43,matrixmul_gmem_m_axi_U_n_44,matrixmul_gmem_m_axi_U_n_45,matrixmul_gmem_m_axi_U_n_46,matrixmul_gmem_m_axi_U_n_47,matrixmul_gmem_m_axi_U_n_48,matrixmul_gmem_m_axi_U_n_49,matrixmul_gmem_m_axi_U_n_50,matrixmul_gmem_m_axi_U_n_51,matrixmul_gmem_m_axi_U_n_52,matrixmul_gmem_m_axi_U_n_53,matrixmul_gmem_m_axi_U_n_54,matrixmul_gmem_m_axi_U_n_55}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_6_1_reg_798_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({matrixmul_gmem_m_axi_U_n_56,matrixmul_gmem_m_axi_U_n_56,matrixmul_gmem_m_axi_U_n_56,matrixmul_gmem_m_axi_U_n_56,matrixmul_gmem_m_axi_U_n_57,matrixmul_gmem_m_axi_U_n_58,matrixmul_gmem_m_axi_U_n_59,matrixmul_gmem_m_axi_U_n_60,matrixmul_gmem_m_axi_U_n_61,matrixmul_gmem_m_axi_U_n_62,matrixmul_gmem_m_axi_U_n_63,matrixmul_gmem_m_axi_U_n_64,matrixmul_gmem_m_axi_U_n_65,matrixmul_gmem_m_axi_U_n_66,matrixmul_gmem_m_axi_U_n_67,matrixmul_gmem_m_axi_U_n_68,matrixmul_gmem_m_axi_U_n_69,matrixmul_gmem_m_axi_U_n_70}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_6_1_reg_798_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_6_1_reg_798_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_6_1_reg_798_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(\bus_read/rs_rdata/load_p1 ),
        .CEA2(matrixmul_gmem_m_axi_U_n_138),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(\bus_read/rs_rdata/load_p1 ),
        .CEB2(matrixmul_gmem_m_axi_U_n_149),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(matrixmul_gmem_m_axi_U_n_147),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_6_1_reg_798_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_6_1_reg_798_reg__0_OVERFLOW_UNCONNECTED),
        .P({tmp_6_1_reg_798_reg__0_n_60,tmp_6_1_reg_798_reg__0_n_61,tmp_6_1_reg_798_reg__0_n_62,tmp_6_1_reg_798_reg__0_n_63,tmp_6_1_reg_798_reg__0_n_64,tmp_6_1_reg_798_reg__0_n_65,tmp_6_1_reg_798_reg__0_n_66,tmp_6_1_reg_798_reg__0_n_67,tmp_6_1_reg_798_reg__0_n_68,tmp_6_1_reg_798_reg__0_n_69,tmp_6_1_reg_798_reg__0_n_70,tmp_6_1_reg_798_reg__0_n_71,tmp_6_1_reg_798_reg__0_n_72,tmp_6_1_reg_798_reg__0_n_73,tmp_6_1_reg_798_reg__0_n_74,tmp_6_1_reg_798_reg__0_n_75,tmp_6_1_reg_798_reg__0_n_76,tmp_6_1_reg_798_reg__0_n_77,tmp_6_1_reg_798_reg__0_n_78,tmp_6_1_reg_798_reg__0_n_79,tmp_6_1_reg_798_reg__0_n_80,tmp_6_1_reg_798_reg__0_n_81,tmp_6_1_reg_798_reg__0_n_82,tmp_6_1_reg_798_reg__0_n_83,tmp_6_1_reg_798_reg__0_n_84,tmp_6_1_reg_798_reg__0_n_85,tmp_6_1_reg_798_reg__0_n_86,tmp_6_1_reg_798_reg__0_n_87,tmp_6_1_reg_798_reg__0_n_88,tmp_6_1_reg_798_reg__0_n_89,tmp_6_1_reg_798_reg__0_n_90,tmp_6_1_reg_798_reg__0_n_91,tmp_6_1_reg_798_reg__0_n_92,tmp_6_1_reg_798_reg__0_n_93,tmp_6_1_reg_798_reg__0_n_94,tmp_6_1_reg_798_reg__0_n_95,tmp_6_1_reg_798_reg__0_n_96,tmp_6_1_reg_798_reg__0_n_97,tmp_6_1_reg_798_reg__0_n_98,tmp_6_1_reg_798_reg__0_n_99,tmp_6_1_reg_798_reg__0_n_100,tmp_6_1_reg_798_reg__0_n_101,tmp_6_1_reg_798_reg__0_n_102,tmp_6_1_reg_798_reg__0_n_103,tmp_6_1_reg_798_reg__0_n_104,tmp_6_1_reg_798_reg__0_n_105,tmp_6_1_reg_798_reg__0_n_106,tmp_6_1_reg_798_reg__0_n_107}),
        .PATTERNBDETECT(NLW_tmp_6_1_reg_798_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_6_1_reg_798_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_6_1_fu_584_p2__0_n_108,tmp_6_1_fu_584_p2__0_n_109,tmp_6_1_fu_584_p2__0_n_110,tmp_6_1_fu_584_p2__0_n_111,tmp_6_1_fu_584_p2__0_n_112,tmp_6_1_fu_584_p2__0_n_113,tmp_6_1_fu_584_p2__0_n_114,tmp_6_1_fu_584_p2__0_n_115,tmp_6_1_fu_584_p2__0_n_116,tmp_6_1_fu_584_p2__0_n_117,tmp_6_1_fu_584_p2__0_n_118,tmp_6_1_fu_584_p2__0_n_119,tmp_6_1_fu_584_p2__0_n_120,tmp_6_1_fu_584_p2__0_n_121,tmp_6_1_fu_584_p2__0_n_122,tmp_6_1_fu_584_p2__0_n_123,tmp_6_1_fu_584_p2__0_n_124,tmp_6_1_fu_584_p2__0_n_125,tmp_6_1_fu_584_p2__0_n_126,tmp_6_1_fu_584_p2__0_n_127,tmp_6_1_fu_584_p2__0_n_128,tmp_6_1_fu_584_p2__0_n_129,tmp_6_1_fu_584_p2__0_n_130,tmp_6_1_fu_584_p2__0_n_131,tmp_6_1_fu_584_p2__0_n_132,tmp_6_1_fu_584_p2__0_n_133,tmp_6_1_fu_584_p2__0_n_134,tmp_6_1_fu_584_p2__0_n_135,tmp_6_1_fu_584_p2__0_n_136,tmp_6_1_fu_584_p2__0_n_137,tmp_6_1_fu_584_p2__0_n_138,tmp_6_1_fu_584_p2__0_n_139,tmp_6_1_fu_584_p2__0_n_140,tmp_6_1_fu_584_p2__0_n_141,tmp_6_1_fu_584_p2__0_n_142,tmp_6_1_fu_584_p2__0_n_143,tmp_6_1_fu_584_p2__0_n_144,tmp_6_1_fu_584_p2__0_n_145,tmp_6_1_fu_584_p2__0_n_146,tmp_6_1_fu_584_p2__0_n_147,tmp_6_1_fu_584_p2__0_n_148,tmp_6_1_fu_584_p2__0_n_149,tmp_6_1_fu_584_p2__0_n_150,tmp_6_1_fu_584_p2__0_n_151,tmp_6_1_fu_584_p2__0_n_152,tmp_6_1_fu_584_p2__0_n_153,tmp_6_1_fu_584_p2__0_n_154,tmp_6_1_fu_584_p2__0_n_155}),
        .PCOUT(NLW_tmp_6_1_reg_798_reg__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_6_1_reg_798_reg__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_6_2_fu_588_p2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,matrixmul_gmem_m_axi_U_n_39,matrixmul_gmem_m_axi_U_n_40,matrixmul_gmem_m_axi_U_n_41,matrixmul_gmem_m_axi_U_n_42,matrixmul_gmem_m_axi_U_n_43,matrixmul_gmem_m_axi_U_n_44,matrixmul_gmem_m_axi_U_n_45,matrixmul_gmem_m_axi_U_n_46,matrixmul_gmem_m_axi_U_n_47,matrixmul_gmem_m_axi_U_n_48,matrixmul_gmem_m_axi_U_n_49,matrixmul_gmem_m_axi_U_n_50,matrixmul_gmem_m_axi_U_n_51,matrixmul_gmem_m_axi_U_n_52,matrixmul_gmem_m_axi_U_n_53,matrixmul_gmem_m_axi_U_n_54,matrixmul_gmem_m_axi_U_n_55}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_6_2_fu_588_p2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({matrixmul_gmem_m_axi_U_n_56,matrixmul_gmem_m_axi_U_n_56,matrixmul_gmem_m_axi_U_n_56,matrixmul_gmem_m_axi_U_n_56,matrixmul_gmem_m_axi_U_n_57,matrixmul_gmem_m_axi_U_n_58,matrixmul_gmem_m_axi_U_n_59,matrixmul_gmem_m_axi_U_n_60,matrixmul_gmem_m_axi_U_n_61,matrixmul_gmem_m_axi_U_n_62,matrixmul_gmem_m_axi_U_n_63,matrixmul_gmem_m_axi_U_n_64,matrixmul_gmem_m_axi_U_n_65,matrixmul_gmem_m_axi_U_n_66,matrixmul_gmem_m_axi_U_n_67,matrixmul_gmem_m_axi_U_n_68,matrixmul_gmem_m_axi_U_n_69,matrixmul_gmem_m_axi_U_n_70}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_6_2_fu_588_p2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_6_2_fu_588_p2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_6_2_fu_588_p2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(\bus_read/rs_rdata/load_p1 ),
        .CEA2(matrixmul_gmem_m_axi_U_n_145),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(\bus_read/rs_rdata/load_p1 ),
        .CEB2(matrixmul_gmem_m_axi_U_n_147),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(matrixmul_gmem_m_axi_U_n_151),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_6_2_fu_588_p2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_6_2_fu_588_p2_OVERFLOW_UNCONNECTED),
        .P({tmp_6_2_fu_588_p2_n_60,tmp_6_2_fu_588_p2_n_61,tmp_6_2_fu_588_p2_n_62,tmp_6_2_fu_588_p2_n_63,tmp_6_2_fu_588_p2_n_64,tmp_6_2_fu_588_p2_n_65,tmp_6_2_fu_588_p2_n_66,tmp_6_2_fu_588_p2_n_67,tmp_6_2_fu_588_p2_n_68,tmp_6_2_fu_588_p2_n_69,tmp_6_2_fu_588_p2_n_70,tmp_6_2_fu_588_p2_n_71,tmp_6_2_fu_588_p2_n_72,tmp_6_2_fu_588_p2_n_73,tmp_6_2_fu_588_p2_n_74,tmp_6_2_fu_588_p2_n_75,tmp_6_2_fu_588_p2_n_76,tmp_6_2_fu_588_p2_n_77,tmp_6_2_fu_588_p2_n_78,tmp_6_2_fu_588_p2_n_79,tmp_6_2_fu_588_p2_n_80,tmp_6_2_fu_588_p2_n_81,tmp_6_2_fu_588_p2_n_82,tmp_6_2_fu_588_p2_n_83,tmp_6_2_fu_588_p2_n_84,tmp_6_2_fu_588_p2_n_85,tmp_6_2_fu_588_p2_n_86,tmp_6_2_fu_588_p2_n_87,tmp_6_2_fu_588_p2_n_88,tmp_6_2_fu_588_p2_n_89,tmp_6_2_fu_588_p2_n_90,tmp_6_2_fu_588_p2_n_91,tmp_6_2_fu_588_p2_n_92,tmp_6_2_fu_588_p2_n_93,tmp_6_2_fu_588_p2_n_94,tmp_6_2_fu_588_p2_n_95,tmp_6_2_fu_588_p2_n_96,tmp_6_2_fu_588_p2_n_97,tmp_6_2_fu_588_p2_n_98,tmp_6_2_fu_588_p2_n_99,tmp_6_2_fu_588_p2_n_100,tmp_6_2_fu_588_p2_n_101,tmp_6_2_fu_588_p2_n_102,tmp_6_2_fu_588_p2_n_103,tmp_6_2_fu_588_p2_n_104,tmp_6_2_fu_588_p2_n_105,tmp_6_2_fu_588_p2_n_106,tmp_6_2_fu_588_p2_n_107}),
        .PATTERNBDETECT(NLW_tmp_6_2_fu_588_p2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_6_2_fu_588_p2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_6_2_fu_588_p2_n_108,tmp_6_2_fu_588_p2_n_109,tmp_6_2_fu_588_p2_n_110,tmp_6_2_fu_588_p2_n_111,tmp_6_2_fu_588_p2_n_112,tmp_6_2_fu_588_p2_n_113,tmp_6_2_fu_588_p2_n_114,tmp_6_2_fu_588_p2_n_115,tmp_6_2_fu_588_p2_n_116,tmp_6_2_fu_588_p2_n_117,tmp_6_2_fu_588_p2_n_118,tmp_6_2_fu_588_p2_n_119,tmp_6_2_fu_588_p2_n_120,tmp_6_2_fu_588_p2_n_121,tmp_6_2_fu_588_p2_n_122,tmp_6_2_fu_588_p2_n_123,tmp_6_2_fu_588_p2_n_124,tmp_6_2_fu_588_p2_n_125,tmp_6_2_fu_588_p2_n_126,tmp_6_2_fu_588_p2_n_127,tmp_6_2_fu_588_p2_n_128,tmp_6_2_fu_588_p2_n_129,tmp_6_2_fu_588_p2_n_130,tmp_6_2_fu_588_p2_n_131,tmp_6_2_fu_588_p2_n_132,tmp_6_2_fu_588_p2_n_133,tmp_6_2_fu_588_p2_n_134,tmp_6_2_fu_588_p2_n_135,tmp_6_2_fu_588_p2_n_136,tmp_6_2_fu_588_p2_n_137,tmp_6_2_fu_588_p2_n_138,tmp_6_2_fu_588_p2_n_139,tmp_6_2_fu_588_p2_n_140,tmp_6_2_fu_588_p2_n_141,tmp_6_2_fu_588_p2_n_142,tmp_6_2_fu_588_p2_n_143,tmp_6_2_fu_588_p2_n_144,tmp_6_2_fu_588_p2_n_145,tmp_6_2_fu_588_p2_n_146,tmp_6_2_fu_588_p2_n_147,tmp_6_2_fu_588_p2_n_148,tmp_6_2_fu_588_p2_n_149,tmp_6_2_fu_588_p2_n_150,tmp_6_2_fu_588_p2_n_151,tmp_6_2_fu_588_p2_n_152,tmp_6_2_fu_588_p2_n_153,tmp_6_2_fu_588_p2_n_154,tmp_6_2_fu_588_p2_n_155}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_6_2_fu_588_p2_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_6_2_fu_588_p2__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,matrixmul_gmem_m_axi_U_n_39,matrixmul_gmem_m_axi_U_n_40,matrixmul_gmem_m_axi_U_n_41,matrixmul_gmem_m_axi_U_n_42,matrixmul_gmem_m_axi_U_n_43,matrixmul_gmem_m_axi_U_n_44,matrixmul_gmem_m_axi_U_n_45,matrixmul_gmem_m_axi_U_n_46,matrixmul_gmem_m_axi_U_n_47,matrixmul_gmem_m_axi_U_n_48,matrixmul_gmem_m_axi_U_n_49,matrixmul_gmem_m_axi_U_n_50,matrixmul_gmem_m_axi_U_n_51,matrixmul_gmem_m_axi_U_n_52,matrixmul_gmem_m_axi_U_n_53,matrixmul_gmem_m_axi_U_n_54,matrixmul_gmem_m_axi_U_n_55}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_6_2_fu_588_p2__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,matrixmul_gmem_m_axi_U_n_39,matrixmul_gmem_m_axi_U_n_40,matrixmul_gmem_m_axi_U_n_41,matrixmul_gmem_m_axi_U_n_42,matrixmul_gmem_m_axi_U_n_43,matrixmul_gmem_m_axi_U_n_44,matrixmul_gmem_m_axi_U_n_45,matrixmul_gmem_m_axi_U_n_46,matrixmul_gmem_m_axi_U_n_47,matrixmul_gmem_m_axi_U_n_48,matrixmul_gmem_m_axi_U_n_49,matrixmul_gmem_m_axi_U_n_50,matrixmul_gmem_m_axi_U_n_51,matrixmul_gmem_m_axi_U_n_52,matrixmul_gmem_m_axi_U_n_53,matrixmul_gmem_m_axi_U_n_54,matrixmul_gmem_m_axi_U_n_55}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_6_2_fu_588_p2__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_6_2_fu_588_p2__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_6_2_fu_588_p2__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(\bus_read/rs_rdata/load_p1 ),
        .CEA2(matrixmul_gmem_m_axi_U_n_147),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(\bus_read/rs_rdata/load_p1 ),
        .CEB2(matrixmul_gmem_m_axi_U_n_145),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_6_2_fu_588_p2__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_6_2_fu_588_p2__0_OVERFLOW_UNCONNECTED),
        .P({tmp_6_2_fu_588_p2__0_n_60,tmp_6_2_fu_588_p2__0_n_61,tmp_6_2_fu_588_p2__0_n_62,tmp_6_2_fu_588_p2__0_n_63,tmp_6_2_fu_588_p2__0_n_64,tmp_6_2_fu_588_p2__0_n_65,tmp_6_2_fu_588_p2__0_n_66,tmp_6_2_fu_588_p2__0_n_67,tmp_6_2_fu_588_p2__0_n_68,tmp_6_2_fu_588_p2__0_n_69,tmp_6_2_fu_588_p2__0_n_70,tmp_6_2_fu_588_p2__0_n_71,tmp_6_2_fu_588_p2__0_n_72,tmp_6_2_fu_588_p2__0_n_73,tmp_6_2_fu_588_p2__0_n_74,tmp_6_2_fu_588_p2__0_n_75,tmp_6_2_fu_588_p2__0_n_76,tmp_6_2_fu_588_p2__0_n_77,tmp_6_2_fu_588_p2__0_n_78,tmp_6_2_fu_588_p2__0_n_79,tmp_6_2_fu_588_p2__0_n_80,tmp_6_2_fu_588_p2__0_n_81,tmp_6_2_fu_588_p2__0_n_82,tmp_6_2_fu_588_p2__0_n_83,tmp_6_2_fu_588_p2__0_n_84,tmp_6_2_fu_588_p2__0_n_85,tmp_6_2_fu_588_p2__0_n_86,tmp_6_2_fu_588_p2__0_n_87,tmp_6_2_fu_588_p2__0_n_88,tmp_6_2_fu_588_p2__0_n_89,tmp_6_2_fu_588_p2__0_n_90,tmp_6_2_fu_588_p2__0_n_91,tmp_6_2_fu_588_p2__0_n_92,tmp_6_2_fu_588_p2__0_n_93,tmp_6_2_fu_588_p2__0_n_94,tmp_6_2_fu_588_p2__0_n_95,tmp_6_2_fu_588_p2__0_n_96,tmp_6_2_fu_588_p2__0_n_97,tmp_6_2_fu_588_p2__0_n_98,tmp_6_2_fu_588_p2__0_n_99,tmp_6_2_fu_588_p2__0_n_100,tmp_6_2_fu_588_p2__0_n_101,tmp_6_2_fu_588_p2__0_n_102,tmp_6_2_fu_588_p2__0_n_103,tmp_6_2_fu_588_p2__0_n_104,tmp_6_2_fu_588_p2__0_n_105,tmp_6_2_fu_588_p2__0_n_106,tmp_6_2_fu_588_p2__0_n_107}),
        .PATTERNBDETECT(NLW_tmp_6_2_fu_588_p2__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_6_2_fu_588_p2__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_6_2_fu_588_p2__0_n_108,tmp_6_2_fu_588_p2__0_n_109,tmp_6_2_fu_588_p2__0_n_110,tmp_6_2_fu_588_p2__0_n_111,tmp_6_2_fu_588_p2__0_n_112,tmp_6_2_fu_588_p2__0_n_113,tmp_6_2_fu_588_p2__0_n_114,tmp_6_2_fu_588_p2__0_n_115,tmp_6_2_fu_588_p2__0_n_116,tmp_6_2_fu_588_p2__0_n_117,tmp_6_2_fu_588_p2__0_n_118,tmp_6_2_fu_588_p2__0_n_119,tmp_6_2_fu_588_p2__0_n_120,tmp_6_2_fu_588_p2__0_n_121,tmp_6_2_fu_588_p2__0_n_122,tmp_6_2_fu_588_p2__0_n_123,tmp_6_2_fu_588_p2__0_n_124,tmp_6_2_fu_588_p2__0_n_125,tmp_6_2_fu_588_p2__0_n_126,tmp_6_2_fu_588_p2__0_n_127,tmp_6_2_fu_588_p2__0_n_128,tmp_6_2_fu_588_p2__0_n_129,tmp_6_2_fu_588_p2__0_n_130,tmp_6_2_fu_588_p2__0_n_131,tmp_6_2_fu_588_p2__0_n_132,tmp_6_2_fu_588_p2__0_n_133,tmp_6_2_fu_588_p2__0_n_134,tmp_6_2_fu_588_p2__0_n_135,tmp_6_2_fu_588_p2__0_n_136,tmp_6_2_fu_588_p2__0_n_137,tmp_6_2_fu_588_p2__0_n_138,tmp_6_2_fu_588_p2__0_n_139,tmp_6_2_fu_588_p2__0_n_140,tmp_6_2_fu_588_p2__0_n_141,tmp_6_2_fu_588_p2__0_n_142,tmp_6_2_fu_588_p2__0_n_143,tmp_6_2_fu_588_p2__0_n_144,tmp_6_2_fu_588_p2__0_n_145,tmp_6_2_fu_588_p2__0_n_146,tmp_6_2_fu_588_p2__0_n_147,tmp_6_2_fu_588_p2__0_n_148,tmp_6_2_fu_588_p2__0_n_149,tmp_6_2_fu_588_p2__0_n_150,tmp_6_2_fu_588_p2__0_n_151,tmp_6_2_fu_588_p2__0_n_152,tmp_6_2_fu_588_p2__0_n_153,tmp_6_2_fu_588_p2__0_n_154,tmp_6_2_fu_588_p2__0_n_155}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_6_2_fu_588_p2__0_UNDERFLOW_UNCONNECTED));
  FDRE \tmp_6_2_reg_813_reg[0]__0 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_151),
        .D(tmp_6_2_fu_588_p2__0_n_107),
        .Q(\tmp_6_2_reg_813_reg[0]__0_n_2 ),
        .R(1'b0));
  FDRE \tmp_6_2_reg_813_reg[10]__0 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_151),
        .D(tmp_6_2_fu_588_p2__0_n_97),
        .Q(\tmp_6_2_reg_813_reg[10]__0_n_2 ),
        .R(1'b0));
  FDRE \tmp_6_2_reg_813_reg[11]__0 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_151),
        .D(tmp_6_2_fu_588_p2__0_n_96),
        .Q(\tmp_6_2_reg_813_reg[11]__0_n_2 ),
        .R(1'b0));
  FDRE \tmp_6_2_reg_813_reg[12]__0 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_151),
        .D(tmp_6_2_fu_588_p2__0_n_95),
        .Q(\tmp_6_2_reg_813_reg[12]__0_n_2 ),
        .R(1'b0));
  FDRE \tmp_6_2_reg_813_reg[13]__0 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_151),
        .D(tmp_6_2_fu_588_p2__0_n_94),
        .Q(\tmp_6_2_reg_813_reg[13]__0_n_2 ),
        .R(1'b0));
  FDRE \tmp_6_2_reg_813_reg[14]__0 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_151),
        .D(tmp_6_2_fu_588_p2__0_n_93),
        .Q(\tmp_6_2_reg_813_reg[14]__0_n_2 ),
        .R(1'b0));
  FDRE \tmp_6_2_reg_813_reg[15]__0 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_151),
        .D(tmp_6_2_fu_588_p2__0_n_92),
        .Q(\tmp_6_2_reg_813_reg[15]__0_n_2 ),
        .R(1'b0));
  FDRE \tmp_6_2_reg_813_reg[16]__0 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_151),
        .D(tmp_6_2_fu_588_p2__0_n_91),
        .Q(\tmp_6_2_reg_813_reg[16]__0_n_2 ),
        .R(1'b0));
  FDRE \tmp_6_2_reg_813_reg[1]__0 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_151),
        .D(tmp_6_2_fu_588_p2__0_n_106),
        .Q(\tmp_6_2_reg_813_reg[1]__0_n_2 ),
        .R(1'b0));
  FDRE \tmp_6_2_reg_813_reg[2]__0 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_151),
        .D(tmp_6_2_fu_588_p2__0_n_105),
        .Q(\tmp_6_2_reg_813_reg[2]__0_n_2 ),
        .R(1'b0));
  FDRE \tmp_6_2_reg_813_reg[3]__0 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_151),
        .D(tmp_6_2_fu_588_p2__0_n_104),
        .Q(\tmp_6_2_reg_813_reg[3]__0_n_2 ),
        .R(1'b0));
  FDRE \tmp_6_2_reg_813_reg[4]__0 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_151),
        .D(tmp_6_2_fu_588_p2__0_n_103),
        .Q(\tmp_6_2_reg_813_reg[4]__0_n_2 ),
        .R(1'b0));
  FDRE \tmp_6_2_reg_813_reg[5]__0 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_151),
        .D(tmp_6_2_fu_588_p2__0_n_102),
        .Q(\tmp_6_2_reg_813_reg[5]__0_n_2 ),
        .R(1'b0));
  FDRE \tmp_6_2_reg_813_reg[6]__0 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_151),
        .D(tmp_6_2_fu_588_p2__0_n_101),
        .Q(\tmp_6_2_reg_813_reg[6]__0_n_2 ),
        .R(1'b0));
  FDRE \tmp_6_2_reg_813_reg[7]__0 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_151),
        .D(tmp_6_2_fu_588_p2__0_n_100),
        .Q(\tmp_6_2_reg_813_reg[7]__0_n_2 ),
        .R(1'b0));
  FDRE \tmp_6_2_reg_813_reg[8]__0 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_151),
        .D(tmp_6_2_fu_588_p2__0_n_99),
        .Q(\tmp_6_2_reg_813_reg[8]__0_n_2 ),
        .R(1'b0));
  FDRE \tmp_6_2_reg_813_reg[9]__0 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_151),
        .D(tmp_6_2_fu_588_p2__0_n_98),
        .Q(\tmp_6_2_reg_813_reg[9]__0_n_2 ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_6_2_reg_813_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,matrixmul_gmem_m_axi_U_n_39,matrixmul_gmem_m_axi_U_n_40,matrixmul_gmem_m_axi_U_n_41,matrixmul_gmem_m_axi_U_n_42,matrixmul_gmem_m_axi_U_n_43,matrixmul_gmem_m_axi_U_n_44,matrixmul_gmem_m_axi_U_n_45,matrixmul_gmem_m_axi_U_n_46,matrixmul_gmem_m_axi_U_n_47,matrixmul_gmem_m_axi_U_n_48,matrixmul_gmem_m_axi_U_n_49,matrixmul_gmem_m_axi_U_n_50,matrixmul_gmem_m_axi_U_n_51,matrixmul_gmem_m_axi_U_n_52,matrixmul_gmem_m_axi_U_n_53,matrixmul_gmem_m_axi_U_n_54,matrixmul_gmem_m_axi_U_n_55}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_6_2_reg_813_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({matrixmul_gmem_m_axi_U_n_56,matrixmul_gmem_m_axi_U_n_56,matrixmul_gmem_m_axi_U_n_56,matrixmul_gmem_m_axi_U_n_56,matrixmul_gmem_m_axi_U_n_57,matrixmul_gmem_m_axi_U_n_58,matrixmul_gmem_m_axi_U_n_59,matrixmul_gmem_m_axi_U_n_60,matrixmul_gmem_m_axi_U_n_61,matrixmul_gmem_m_axi_U_n_62,matrixmul_gmem_m_axi_U_n_63,matrixmul_gmem_m_axi_U_n_64,matrixmul_gmem_m_axi_U_n_65,matrixmul_gmem_m_axi_U_n_66,matrixmul_gmem_m_axi_U_n_67,matrixmul_gmem_m_axi_U_n_68,matrixmul_gmem_m_axi_U_n_69,matrixmul_gmem_m_axi_U_n_70}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_6_2_reg_813_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_6_2_reg_813_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_6_2_reg_813_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(\bus_read/rs_rdata/load_p1 ),
        .CEA2(matrixmul_gmem_m_axi_U_n_147),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(\bus_read/rs_rdata/load_p1 ),
        .CEB2(matrixmul_gmem_m_axi_U_n_145),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(matrixmul_gmem_m_axi_U_n_151),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_6_2_reg_813_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_6_2_reg_813_reg__0_OVERFLOW_UNCONNECTED),
        .P({tmp_6_2_reg_813_reg__0_n_60,tmp_6_2_reg_813_reg__0_n_61,tmp_6_2_reg_813_reg__0_n_62,tmp_6_2_reg_813_reg__0_n_63,tmp_6_2_reg_813_reg__0_n_64,tmp_6_2_reg_813_reg__0_n_65,tmp_6_2_reg_813_reg__0_n_66,tmp_6_2_reg_813_reg__0_n_67,tmp_6_2_reg_813_reg__0_n_68,tmp_6_2_reg_813_reg__0_n_69,tmp_6_2_reg_813_reg__0_n_70,tmp_6_2_reg_813_reg__0_n_71,tmp_6_2_reg_813_reg__0_n_72,tmp_6_2_reg_813_reg__0_n_73,tmp_6_2_reg_813_reg__0_n_74,tmp_6_2_reg_813_reg__0_n_75,tmp_6_2_reg_813_reg__0_n_76,tmp_6_2_reg_813_reg__0_n_77,tmp_6_2_reg_813_reg__0_n_78,tmp_6_2_reg_813_reg__0_n_79,tmp_6_2_reg_813_reg__0_n_80,tmp_6_2_reg_813_reg__0_n_81,tmp_6_2_reg_813_reg__0_n_82,tmp_6_2_reg_813_reg__0_n_83,tmp_6_2_reg_813_reg__0_n_84,tmp_6_2_reg_813_reg__0_n_85,tmp_6_2_reg_813_reg__0_n_86,tmp_6_2_reg_813_reg__0_n_87,tmp_6_2_reg_813_reg__0_n_88,tmp_6_2_reg_813_reg__0_n_89,tmp_6_2_reg_813_reg__0_n_90,tmp_6_2_reg_813_reg__0_n_91,tmp_6_2_reg_813_reg__0_n_92,tmp_6_2_reg_813_reg__0_n_93,tmp_6_2_reg_813_reg__0_n_94,tmp_6_2_reg_813_reg__0_n_95,tmp_6_2_reg_813_reg__0_n_96,tmp_6_2_reg_813_reg__0_n_97,tmp_6_2_reg_813_reg__0_n_98,tmp_6_2_reg_813_reg__0_n_99,tmp_6_2_reg_813_reg__0_n_100,tmp_6_2_reg_813_reg__0_n_101,tmp_6_2_reg_813_reg__0_n_102,tmp_6_2_reg_813_reg__0_n_103,tmp_6_2_reg_813_reg__0_n_104,tmp_6_2_reg_813_reg__0_n_105,tmp_6_2_reg_813_reg__0_n_106,tmp_6_2_reg_813_reg__0_n_107}),
        .PATTERNBDETECT(NLW_tmp_6_2_reg_813_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_6_2_reg_813_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_6_2_fu_588_p2__0_n_108,tmp_6_2_fu_588_p2__0_n_109,tmp_6_2_fu_588_p2__0_n_110,tmp_6_2_fu_588_p2__0_n_111,tmp_6_2_fu_588_p2__0_n_112,tmp_6_2_fu_588_p2__0_n_113,tmp_6_2_fu_588_p2__0_n_114,tmp_6_2_fu_588_p2__0_n_115,tmp_6_2_fu_588_p2__0_n_116,tmp_6_2_fu_588_p2__0_n_117,tmp_6_2_fu_588_p2__0_n_118,tmp_6_2_fu_588_p2__0_n_119,tmp_6_2_fu_588_p2__0_n_120,tmp_6_2_fu_588_p2__0_n_121,tmp_6_2_fu_588_p2__0_n_122,tmp_6_2_fu_588_p2__0_n_123,tmp_6_2_fu_588_p2__0_n_124,tmp_6_2_fu_588_p2__0_n_125,tmp_6_2_fu_588_p2__0_n_126,tmp_6_2_fu_588_p2__0_n_127,tmp_6_2_fu_588_p2__0_n_128,tmp_6_2_fu_588_p2__0_n_129,tmp_6_2_fu_588_p2__0_n_130,tmp_6_2_fu_588_p2__0_n_131,tmp_6_2_fu_588_p2__0_n_132,tmp_6_2_fu_588_p2__0_n_133,tmp_6_2_fu_588_p2__0_n_134,tmp_6_2_fu_588_p2__0_n_135,tmp_6_2_fu_588_p2__0_n_136,tmp_6_2_fu_588_p2__0_n_137,tmp_6_2_fu_588_p2__0_n_138,tmp_6_2_fu_588_p2__0_n_139,tmp_6_2_fu_588_p2__0_n_140,tmp_6_2_fu_588_p2__0_n_141,tmp_6_2_fu_588_p2__0_n_142,tmp_6_2_fu_588_p2__0_n_143,tmp_6_2_fu_588_p2__0_n_144,tmp_6_2_fu_588_p2__0_n_145,tmp_6_2_fu_588_p2__0_n_146,tmp_6_2_fu_588_p2__0_n_147,tmp_6_2_fu_588_p2__0_n_148,tmp_6_2_fu_588_p2__0_n_149,tmp_6_2_fu_588_p2__0_n_150,tmp_6_2_fu_588_p2__0_n_151,tmp_6_2_fu_588_p2__0_n_152,tmp_6_2_fu_588_p2__0_n_153,tmp_6_2_fu_588_p2__0_n_154,tmp_6_2_fu_588_p2__0_n_155}),
        .PCOUT(NLW_tmp_6_2_reg_813_reg__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_6_2_reg_813_reg__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_6_3_fu_600_p2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,matrixmul_gmem_m_axi_U_n_39,matrixmul_gmem_m_axi_U_n_40,matrixmul_gmem_m_axi_U_n_41,matrixmul_gmem_m_axi_U_n_42,matrixmul_gmem_m_axi_U_n_43,matrixmul_gmem_m_axi_U_n_44,matrixmul_gmem_m_axi_U_n_45,matrixmul_gmem_m_axi_U_n_46,matrixmul_gmem_m_axi_U_n_47,matrixmul_gmem_m_axi_U_n_48,matrixmul_gmem_m_axi_U_n_49,matrixmul_gmem_m_axi_U_n_50,matrixmul_gmem_m_axi_U_n_51,matrixmul_gmem_m_axi_U_n_52,matrixmul_gmem_m_axi_U_n_53,matrixmul_gmem_m_axi_U_n_54,matrixmul_gmem_m_axi_U_n_55}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_6_3_fu_600_p2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({matrixmul_gmem_m_axi_U_n_56,matrixmul_gmem_m_axi_U_n_56,matrixmul_gmem_m_axi_U_n_56,matrixmul_gmem_m_axi_U_n_56,matrixmul_gmem_m_axi_U_n_57,matrixmul_gmem_m_axi_U_n_58,matrixmul_gmem_m_axi_U_n_59,matrixmul_gmem_m_axi_U_n_60,matrixmul_gmem_m_axi_U_n_61,matrixmul_gmem_m_axi_U_n_62,matrixmul_gmem_m_axi_U_n_63,matrixmul_gmem_m_axi_U_n_64,matrixmul_gmem_m_axi_U_n_65,matrixmul_gmem_m_axi_U_n_66,matrixmul_gmem_m_axi_U_n_67,matrixmul_gmem_m_axi_U_n_68,matrixmul_gmem_m_axi_U_n_69,matrixmul_gmem_m_axi_U_n_70}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_6_3_fu_600_p2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_6_3_fu_600_p2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_6_3_fu_600_p2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(\bus_read/rs_rdata/load_p1 ),
        .CEA2(matrixmul_gmem_m_axi_U_n_133),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(\bus_read/rs_rdata/load_p1 ),
        .CEB2(matrixmul_gmem_m_axi_U_n_151),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(matrixmul_gmem_m_axi_U_n_143),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_6_3_fu_600_p2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_6_3_fu_600_p2_OVERFLOW_UNCONNECTED),
        .P({tmp_6_3_fu_600_p2_n_60,tmp_6_3_fu_600_p2_n_61,tmp_6_3_fu_600_p2_n_62,tmp_6_3_fu_600_p2_n_63,tmp_6_3_fu_600_p2_n_64,tmp_6_3_fu_600_p2_n_65,tmp_6_3_fu_600_p2_n_66,tmp_6_3_fu_600_p2_n_67,tmp_6_3_fu_600_p2_n_68,tmp_6_3_fu_600_p2_n_69,tmp_6_3_fu_600_p2_n_70,tmp_6_3_fu_600_p2_n_71,tmp_6_3_fu_600_p2_n_72,tmp_6_3_fu_600_p2_n_73,tmp_6_3_fu_600_p2_n_74,tmp_6_3_fu_600_p2_n_75,tmp_6_3_fu_600_p2_n_76,tmp_6_3_fu_600_p2_n_77,tmp_6_3_fu_600_p2_n_78,tmp_6_3_fu_600_p2_n_79,tmp_6_3_fu_600_p2_n_80,tmp_6_3_fu_600_p2_n_81,tmp_6_3_fu_600_p2_n_82,tmp_6_3_fu_600_p2_n_83,tmp_6_3_fu_600_p2_n_84,tmp_6_3_fu_600_p2_n_85,tmp_6_3_fu_600_p2_n_86,tmp_6_3_fu_600_p2_n_87,tmp_6_3_fu_600_p2_n_88,tmp_6_3_fu_600_p2_n_89,tmp_6_3_fu_600_p2_n_90,tmp_6_3_fu_600_p2_n_91,tmp_6_3_fu_600_p2_n_92,tmp_6_3_fu_600_p2_n_93,tmp_6_3_fu_600_p2_n_94,tmp_6_3_fu_600_p2_n_95,tmp_6_3_fu_600_p2_n_96,tmp_6_3_fu_600_p2_n_97,tmp_6_3_fu_600_p2_n_98,tmp_6_3_fu_600_p2_n_99,tmp_6_3_fu_600_p2_n_100,tmp_6_3_fu_600_p2_n_101,tmp_6_3_fu_600_p2_n_102,tmp_6_3_fu_600_p2_n_103,tmp_6_3_fu_600_p2_n_104,tmp_6_3_fu_600_p2_n_105,tmp_6_3_fu_600_p2_n_106,tmp_6_3_fu_600_p2_n_107}),
        .PATTERNBDETECT(NLW_tmp_6_3_fu_600_p2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_6_3_fu_600_p2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_6_3_fu_600_p2_n_108,tmp_6_3_fu_600_p2_n_109,tmp_6_3_fu_600_p2_n_110,tmp_6_3_fu_600_p2_n_111,tmp_6_3_fu_600_p2_n_112,tmp_6_3_fu_600_p2_n_113,tmp_6_3_fu_600_p2_n_114,tmp_6_3_fu_600_p2_n_115,tmp_6_3_fu_600_p2_n_116,tmp_6_3_fu_600_p2_n_117,tmp_6_3_fu_600_p2_n_118,tmp_6_3_fu_600_p2_n_119,tmp_6_3_fu_600_p2_n_120,tmp_6_3_fu_600_p2_n_121,tmp_6_3_fu_600_p2_n_122,tmp_6_3_fu_600_p2_n_123,tmp_6_3_fu_600_p2_n_124,tmp_6_3_fu_600_p2_n_125,tmp_6_3_fu_600_p2_n_126,tmp_6_3_fu_600_p2_n_127,tmp_6_3_fu_600_p2_n_128,tmp_6_3_fu_600_p2_n_129,tmp_6_3_fu_600_p2_n_130,tmp_6_3_fu_600_p2_n_131,tmp_6_3_fu_600_p2_n_132,tmp_6_3_fu_600_p2_n_133,tmp_6_3_fu_600_p2_n_134,tmp_6_3_fu_600_p2_n_135,tmp_6_3_fu_600_p2_n_136,tmp_6_3_fu_600_p2_n_137,tmp_6_3_fu_600_p2_n_138,tmp_6_3_fu_600_p2_n_139,tmp_6_3_fu_600_p2_n_140,tmp_6_3_fu_600_p2_n_141,tmp_6_3_fu_600_p2_n_142,tmp_6_3_fu_600_p2_n_143,tmp_6_3_fu_600_p2_n_144,tmp_6_3_fu_600_p2_n_145,tmp_6_3_fu_600_p2_n_146,tmp_6_3_fu_600_p2_n_147,tmp_6_3_fu_600_p2_n_148,tmp_6_3_fu_600_p2_n_149,tmp_6_3_fu_600_p2_n_150,tmp_6_3_fu_600_p2_n_151,tmp_6_3_fu_600_p2_n_152,tmp_6_3_fu_600_p2_n_153,tmp_6_3_fu_600_p2_n_154,tmp_6_3_fu_600_p2_n_155}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_6_3_fu_600_p2_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_6_3_fu_600_p2__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,matrixmul_gmem_m_axi_U_n_39,matrixmul_gmem_m_axi_U_n_40,matrixmul_gmem_m_axi_U_n_41,matrixmul_gmem_m_axi_U_n_42,matrixmul_gmem_m_axi_U_n_43,matrixmul_gmem_m_axi_U_n_44,matrixmul_gmem_m_axi_U_n_45,matrixmul_gmem_m_axi_U_n_46,matrixmul_gmem_m_axi_U_n_47,matrixmul_gmem_m_axi_U_n_48,matrixmul_gmem_m_axi_U_n_49,matrixmul_gmem_m_axi_U_n_50,matrixmul_gmem_m_axi_U_n_51,matrixmul_gmem_m_axi_U_n_52,matrixmul_gmem_m_axi_U_n_53,matrixmul_gmem_m_axi_U_n_54,matrixmul_gmem_m_axi_U_n_55}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_6_3_fu_600_p2__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,matrixmul_gmem_m_axi_U_n_39,matrixmul_gmem_m_axi_U_n_40,matrixmul_gmem_m_axi_U_n_41,matrixmul_gmem_m_axi_U_n_42,matrixmul_gmem_m_axi_U_n_43,matrixmul_gmem_m_axi_U_n_44,matrixmul_gmem_m_axi_U_n_45,matrixmul_gmem_m_axi_U_n_46,matrixmul_gmem_m_axi_U_n_47,matrixmul_gmem_m_axi_U_n_48,matrixmul_gmem_m_axi_U_n_49,matrixmul_gmem_m_axi_U_n_50,matrixmul_gmem_m_axi_U_n_51,matrixmul_gmem_m_axi_U_n_52,matrixmul_gmem_m_axi_U_n_53,matrixmul_gmem_m_axi_U_n_54,matrixmul_gmem_m_axi_U_n_55}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_6_3_fu_600_p2__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_6_3_fu_600_p2__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_6_3_fu_600_p2__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(\bus_read/rs_rdata/load_p1 ),
        .CEA2(matrixmul_gmem_m_axi_U_n_151),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(\bus_read/rs_rdata/load_p1 ),
        .CEB2(matrixmul_gmem_m_axi_U_n_133),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_6_3_fu_600_p2__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_6_3_fu_600_p2__0_OVERFLOW_UNCONNECTED),
        .P({tmp_6_3_fu_600_p2__0_n_60,tmp_6_3_fu_600_p2__0_n_61,tmp_6_3_fu_600_p2__0_n_62,tmp_6_3_fu_600_p2__0_n_63,tmp_6_3_fu_600_p2__0_n_64,tmp_6_3_fu_600_p2__0_n_65,tmp_6_3_fu_600_p2__0_n_66,tmp_6_3_fu_600_p2__0_n_67,tmp_6_3_fu_600_p2__0_n_68,tmp_6_3_fu_600_p2__0_n_69,tmp_6_3_fu_600_p2__0_n_70,tmp_6_3_fu_600_p2__0_n_71,tmp_6_3_fu_600_p2__0_n_72,tmp_6_3_fu_600_p2__0_n_73,tmp_6_3_fu_600_p2__0_n_74,tmp_6_3_fu_600_p2__0_n_75,tmp_6_3_fu_600_p2__0_n_76,tmp_6_3_fu_600_p2__0_n_77,tmp_6_3_fu_600_p2__0_n_78,tmp_6_3_fu_600_p2__0_n_79,tmp_6_3_fu_600_p2__0_n_80,tmp_6_3_fu_600_p2__0_n_81,tmp_6_3_fu_600_p2__0_n_82,tmp_6_3_fu_600_p2__0_n_83,tmp_6_3_fu_600_p2__0_n_84,tmp_6_3_fu_600_p2__0_n_85,tmp_6_3_fu_600_p2__0_n_86,tmp_6_3_fu_600_p2__0_n_87,tmp_6_3_fu_600_p2__0_n_88,tmp_6_3_fu_600_p2__0_n_89,tmp_6_3_fu_600_p2__0_n_90,tmp_6_3_fu_600_p2__0_n_91,tmp_6_3_fu_600_p2__0_n_92,tmp_6_3_fu_600_p2__0_n_93,tmp_6_3_fu_600_p2__0_n_94,tmp_6_3_fu_600_p2__0_n_95,tmp_6_3_fu_600_p2__0_n_96,tmp_6_3_fu_600_p2__0_n_97,tmp_6_3_fu_600_p2__0_n_98,tmp_6_3_fu_600_p2__0_n_99,tmp_6_3_fu_600_p2__0_n_100,tmp_6_3_fu_600_p2__0_n_101,tmp_6_3_fu_600_p2__0_n_102,tmp_6_3_fu_600_p2__0_n_103,tmp_6_3_fu_600_p2__0_n_104,tmp_6_3_fu_600_p2__0_n_105,tmp_6_3_fu_600_p2__0_n_106,tmp_6_3_fu_600_p2__0_n_107}),
        .PATTERNBDETECT(NLW_tmp_6_3_fu_600_p2__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_6_3_fu_600_p2__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_6_3_fu_600_p2__0_n_108,tmp_6_3_fu_600_p2__0_n_109,tmp_6_3_fu_600_p2__0_n_110,tmp_6_3_fu_600_p2__0_n_111,tmp_6_3_fu_600_p2__0_n_112,tmp_6_3_fu_600_p2__0_n_113,tmp_6_3_fu_600_p2__0_n_114,tmp_6_3_fu_600_p2__0_n_115,tmp_6_3_fu_600_p2__0_n_116,tmp_6_3_fu_600_p2__0_n_117,tmp_6_3_fu_600_p2__0_n_118,tmp_6_3_fu_600_p2__0_n_119,tmp_6_3_fu_600_p2__0_n_120,tmp_6_3_fu_600_p2__0_n_121,tmp_6_3_fu_600_p2__0_n_122,tmp_6_3_fu_600_p2__0_n_123,tmp_6_3_fu_600_p2__0_n_124,tmp_6_3_fu_600_p2__0_n_125,tmp_6_3_fu_600_p2__0_n_126,tmp_6_3_fu_600_p2__0_n_127,tmp_6_3_fu_600_p2__0_n_128,tmp_6_3_fu_600_p2__0_n_129,tmp_6_3_fu_600_p2__0_n_130,tmp_6_3_fu_600_p2__0_n_131,tmp_6_3_fu_600_p2__0_n_132,tmp_6_3_fu_600_p2__0_n_133,tmp_6_3_fu_600_p2__0_n_134,tmp_6_3_fu_600_p2__0_n_135,tmp_6_3_fu_600_p2__0_n_136,tmp_6_3_fu_600_p2__0_n_137,tmp_6_3_fu_600_p2__0_n_138,tmp_6_3_fu_600_p2__0_n_139,tmp_6_3_fu_600_p2__0_n_140,tmp_6_3_fu_600_p2__0_n_141,tmp_6_3_fu_600_p2__0_n_142,tmp_6_3_fu_600_p2__0_n_143,tmp_6_3_fu_600_p2__0_n_144,tmp_6_3_fu_600_p2__0_n_145,tmp_6_3_fu_600_p2__0_n_146,tmp_6_3_fu_600_p2__0_n_147,tmp_6_3_fu_600_p2__0_n_148,tmp_6_3_fu_600_p2__0_n_149,tmp_6_3_fu_600_p2__0_n_150,tmp_6_3_fu_600_p2__0_n_151,tmp_6_3_fu_600_p2__0_n_152,tmp_6_3_fu_600_p2__0_n_153,tmp_6_3_fu_600_p2__0_n_154,tmp_6_3_fu_600_p2__0_n_155}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_6_3_fu_600_p2__0_UNDERFLOW_UNCONNECTED));
  FDRE \tmp_6_3_reg_833_reg[0]__0 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_143),
        .D(tmp_6_3_fu_600_p2__0_n_107),
        .Q(\tmp_6_3_reg_833_reg[0]__0_n_2 ),
        .R(1'b0));
  FDRE \tmp_6_3_reg_833_reg[10]__0 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_143),
        .D(tmp_6_3_fu_600_p2__0_n_97),
        .Q(\tmp_6_3_reg_833_reg[10]__0_n_2 ),
        .R(1'b0));
  FDRE \tmp_6_3_reg_833_reg[11]__0 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_143),
        .D(tmp_6_3_fu_600_p2__0_n_96),
        .Q(\tmp_6_3_reg_833_reg[11]__0_n_2 ),
        .R(1'b0));
  FDRE \tmp_6_3_reg_833_reg[12]__0 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_143),
        .D(tmp_6_3_fu_600_p2__0_n_95),
        .Q(\tmp_6_3_reg_833_reg[12]__0_n_2 ),
        .R(1'b0));
  FDRE \tmp_6_3_reg_833_reg[13]__0 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_143),
        .D(tmp_6_3_fu_600_p2__0_n_94),
        .Q(\tmp_6_3_reg_833_reg[13]__0_n_2 ),
        .R(1'b0));
  FDRE \tmp_6_3_reg_833_reg[14]__0 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_143),
        .D(tmp_6_3_fu_600_p2__0_n_93),
        .Q(\tmp_6_3_reg_833_reg[14]__0_n_2 ),
        .R(1'b0));
  FDRE \tmp_6_3_reg_833_reg[15]__0 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_143),
        .D(tmp_6_3_fu_600_p2__0_n_92),
        .Q(\tmp_6_3_reg_833_reg[15]__0_n_2 ),
        .R(1'b0));
  FDRE \tmp_6_3_reg_833_reg[16]__0 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_143),
        .D(tmp_6_3_fu_600_p2__0_n_91),
        .Q(\tmp_6_3_reg_833_reg[16]__0_n_2 ),
        .R(1'b0));
  FDRE \tmp_6_3_reg_833_reg[1]__0 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_143),
        .D(tmp_6_3_fu_600_p2__0_n_106),
        .Q(\tmp_6_3_reg_833_reg[1]__0_n_2 ),
        .R(1'b0));
  FDRE \tmp_6_3_reg_833_reg[2]__0 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_143),
        .D(tmp_6_3_fu_600_p2__0_n_105),
        .Q(\tmp_6_3_reg_833_reg[2]__0_n_2 ),
        .R(1'b0));
  FDRE \tmp_6_3_reg_833_reg[3]__0 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_143),
        .D(tmp_6_3_fu_600_p2__0_n_104),
        .Q(\tmp_6_3_reg_833_reg[3]__0_n_2 ),
        .R(1'b0));
  FDRE \tmp_6_3_reg_833_reg[4]__0 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_143),
        .D(tmp_6_3_fu_600_p2__0_n_103),
        .Q(\tmp_6_3_reg_833_reg[4]__0_n_2 ),
        .R(1'b0));
  FDRE \tmp_6_3_reg_833_reg[5]__0 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_143),
        .D(tmp_6_3_fu_600_p2__0_n_102),
        .Q(\tmp_6_3_reg_833_reg[5]__0_n_2 ),
        .R(1'b0));
  FDRE \tmp_6_3_reg_833_reg[6]__0 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_143),
        .D(tmp_6_3_fu_600_p2__0_n_101),
        .Q(\tmp_6_3_reg_833_reg[6]__0_n_2 ),
        .R(1'b0));
  FDRE \tmp_6_3_reg_833_reg[7]__0 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_143),
        .D(tmp_6_3_fu_600_p2__0_n_100),
        .Q(\tmp_6_3_reg_833_reg[7]__0_n_2 ),
        .R(1'b0));
  FDRE \tmp_6_3_reg_833_reg[8]__0 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_143),
        .D(tmp_6_3_fu_600_p2__0_n_99),
        .Q(\tmp_6_3_reg_833_reg[8]__0_n_2 ),
        .R(1'b0));
  FDRE \tmp_6_3_reg_833_reg[9]__0 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_143),
        .D(tmp_6_3_fu_600_p2__0_n_98),
        .Q(\tmp_6_3_reg_833_reg[9]__0_n_2 ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_6_3_reg_833_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,matrixmul_gmem_m_axi_U_n_39,matrixmul_gmem_m_axi_U_n_40,matrixmul_gmem_m_axi_U_n_41,matrixmul_gmem_m_axi_U_n_42,matrixmul_gmem_m_axi_U_n_43,matrixmul_gmem_m_axi_U_n_44,matrixmul_gmem_m_axi_U_n_45,matrixmul_gmem_m_axi_U_n_46,matrixmul_gmem_m_axi_U_n_47,matrixmul_gmem_m_axi_U_n_48,matrixmul_gmem_m_axi_U_n_49,matrixmul_gmem_m_axi_U_n_50,matrixmul_gmem_m_axi_U_n_51,matrixmul_gmem_m_axi_U_n_52,matrixmul_gmem_m_axi_U_n_53,matrixmul_gmem_m_axi_U_n_54,matrixmul_gmem_m_axi_U_n_55}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_6_3_reg_833_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({matrixmul_gmem_m_axi_U_n_56,matrixmul_gmem_m_axi_U_n_56,matrixmul_gmem_m_axi_U_n_56,matrixmul_gmem_m_axi_U_n_56,matrixmul_gmem_m_axi_U_n_57,matrixmul_gmem_m_axi_U_n_58,matrixmul_gmem_m_axi_U_n_59,matrixmul_gmem_m_axi_U_n_60,matrixmul_gmem_m_axi_U_n_61,matrixmul_gmem_m_axi_U_n_62,matrixmul_gmem_m_axi_U_n_63,matrixmul_gmem_m_axi_U_n_64,matrixmul_gmem_m_axi_U_n_65,matrixmul_gmem_m_axi_U_n_66,matrixmul_gmem_m_axi_U_n_67,matrixmul_gmem_m_axi_U_n_68,matrixmul_gmem_m_axi_U_n_69,matrixmul_gmem_m_axi_U_n_70}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_6_3_reg_833_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_6_3_reg_833_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_6_3_reg_833_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(\bus_read/rs_rdata/load_p1 ),
        .CEA2(matrixmul_gmem_m_axi_U_n_151),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(\bus_read/rs_rdata/load_p1 ),
        .CEB2(matrixmul_gmem_m_axi_U_n_133),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(matrixmul_gmem_m_axi_U_n_143),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_6_3_reg_833_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_6_3_reg_833_reg__0_OVERFLOW_UNCONNECTED),
        .P({tmp_6_3_reg_833_reg__0_n_60,tmp_6_3_reg_833_reg__0_n_61,tmp_6_3_reg_833_reg__0_n_62,tmp_6_3_reg_833_reg__0_n_63,tmp_6_3_reg_833_reg__0_n_64,tmp_6_3_reg_833_reg__0_n_65,tmp_6_3_reg_833_reg__0_n_66,tmp_6_3_reg_833_reg__0_n_67,tmp_6_3_reg_833_reg__0_n_68,tmp_6_3_reg_833_reg__0_n_69,tmp_6_3_reg_833_reg__0_n_70,tmp_6_3_reg_833_reg__0_n_71,tmp_6_3_reg_833_reg__0_n_72,tmp_6_3_reg_833_reg__0_n_73,tmp_6_3_reg_833_reg__0_n_74,tmp_6_3_reg_833_reg__0_n_75,tmp_6_3_reg_833_reg__0_n_76,tmp_6_3_reg_833_reg__0_n_77,tmp_6_3_reg_833_reg__0_n_78,tmp_6_3_reg_833_reg__0_n_79,tmp_6_3_reg_833_reg__0_n_80,tmp_6_3_reg_833_reg__0_n_81,tmp_6_3_reg_833_reg__0_n_82,tmp_6_3_reg_833_reg__0_n_83,tmp_6_3_reg_833_reg__0_n_84,tmp_6_3_reg_833_reg__0_n_85,tmp_6_3_reg_833_reg__0_n_86,tmp_6_3_reg_833_reg__0_n_87,tmp_6_3_reg_833_reg__0_n_88,tmp_6_3_reg_833_reg__0_n_89,tmp_6_3_reg_833_reg__0_n_90,tmp_6_3_reg_833_reg__0_n_91,tmp_6_3_reg_833_reg__0_n_92,tmp_6_3_reg_833_reg__0_n_93,tmp_6_3_reg_833_reg__0_n_94,tmp_6_3_reg_833_reg__0_n_95,tmp_6_3_reg_833_reg__0_n_96,tmp_6_3_reg_833_reg__0_n_97,tmp_6_3_reg_833_reg__0_n_98,tmp_6_3_reg_833_reg__0_n_99,tmp_6_3_reg_833_reg__0_n_100,tmp_6_3_reg_833_reg__0_n_101,tmp_6_3_reg_833_reg__0_n_102,tmp_6_3_reg_833_reg__0_n_103,tmp_6_3_reg_833_reg__0_n_104,tmp_6_3_reg_833_reg__0_n_105,tmp_6_3_reg_833_reg__0_n_106,tmp_6_3_reg_833_reg__0_n_107}),
        .PATTERNBDETECT(NLW_tmp_6_3_reg_833_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_6_3_reg_833_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_6_3_fu_600_p2__0_n_108,tmp_6_3_fu_600_p2__0_n_109,tmp_6_3_fu_600_p2__0_n_110,tmp_6_3_fu_600_p2__0_n_111,tmp_6_3_fu_600_p2__0_n_112,tmp_6_3_fu_600_p2__0_n_113,tmp_6_3_fu_600_p2__0_n_114,tmp_6_3_fu_600_p2__0_n_115,tmp_6_3_fu_600_p2__0_n_116,tmp_6_3_fu_600_p2__0_n_117,tmp_6_3_fu_600_p2__0_n_118,tmp_6_3_fu_600_p2__0_n_119,tmp_6_3_fu_600_p2__0_n_120,tmp_6_3_fu_600_p2__0_n_121,tmp_6_3_fu_600_p2__0_n_122,tmp_6_3_fu_600_p2__0_n_123,tmp_6_3_fu_600_p2__0_n_124,tmp_6_3_fu_600_p2__0_n_125,tmp_6_3_fu_600_p2__0_n_126,tmp_6_3_fu_600_p2__0_n_127,tmp_6_3_fu_600_p2__0_n_128,tmp_6_3_fu_600_p2__0_n_129,tmp_6_3_fu_600_p2__0_n_130,tmp_6_3_fu_600_p2__0_n_131,tmp_6_3_fu_600_p2__0_n_132,tmp_6_3_fu_600_p2__0_n_133,tmp_6_3_fu_600_p2__0_n_134,tmp_6_3_fu_600_p2__0_n_135,tmp_6_3_fu_600_p2__0_n_136,tmp_6_3_fu_600_p2__0_n_137,tmp_6_3_fu_600_p2__0_n_138,tmp_6_3_fu_600_p2__0_n_139,tmp_6_3_fu_600_p2__0_n_140,tmp_6_3_fu_600_p2__0_n_141,tmp_6_3_fu_600_p2__0_n_142,tmp_6_3_fu_600_p2__0_n_143,tmp_6_3_fu_600_p2__0_n_144,tmp_6_3_fu_600_p2__0_n_145,tmp_6_3_fu_600_p2__0_n_146,tmp_6_3_fu_600_p2__0_n_147,tmp_6_3_fu_600_p2__0_n_148,tmp_6_3_fu_600_p2__0_n_149,tmp_6_3_fu_600_p2__0_n_150,tmp_6_3_fu_600_p2__0_n_151,tmp_6_3_fu_600_p2__0_n_152,tmp_6_3_fu_600_p2__0_n_153,tmp_6_3_fu_600_p2__0_n_154,tmp_6_3_fu_600_p2__0_n_155}),
        .PCOUT(NLW_tmp_6_3_reg_833_reg__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_6_3_reg_833_reg__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_6_fu_580_p2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,matrixmul_gmem_m_axi_U_n_39,matrixmul_gmem_m_axi_U_n_40,matrixmul_gmem_m_axi_U_n_41,matrixmul_gmem_m_axi_U_n_42,matrixmul_gmem_m_axi_U_n_43,matrixmul_gmem_m_axi_U_n_44,matrixmul_gmem_m_axi_U_n_45,matrixmul_gmem_m_axi_U_n_46,matrixmul_gmem_m_axi_U_n_47,matrixmul_gmem_m_axi_U_n_48,matrixmul_gmem_m_axi_U_n_49,matrixmul_gmem_m_axi_U_n_50,matrixmul_gmem_m_axi_U_n_51,matrixmul_gmem_m_axi_U_n_52,matrixmul_gmem_m_axi_U_n_53,matrixmul_gmem_m_axi_U_n_54,matrixmul_gmem_m_axi_U_n_55}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_6_fu_580_p2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({matrixmul_gmem_m_axi_U_n_56,matrixmul_gmem_m_axi_U_n_56,matrixmul_gmem_m_axi_U_n_56,matrixmul_gmem_m_axi_U_n_56,matrixmul_gmem_m_axi_U_n_57,matrixmul_gmem_m_axi_U_n_58,matrixmul_gmem_m_axi_U_n_59,matrixmul_gmem_m_axi_U_n_60,matrixmul_gmem_m_axi_U_n_61,matrixmul_gmem_m_axi_U_n_62,matrixmul_gmem_m_axi_U_n_63,matrixmul_gmem_m_axi_U_n_64,matrixmul_gmem_m_axi_U_n_65,matrixmul_gmem_m_axi_U_n_66,matrixmul_gmem_m_axi_U_n_67,matrixmul_gmem_m_axi_U_n_68,matrixmul_gmem_m_axi_U_n_69,matrixmul_gmem_m_axi_U_n_70}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_6_fu_580_p2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_6_fu_580_p2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_6_fu_580_p2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(\bus_read/rs_rdata/load_p1 ),
        .CEA2(matrixmul_gmem_m_axi_U_n_136),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(\bus_read/rs_rdata/load_p1 ),
        .CEB2(matrixmul_gmem_m_axi_U_n_142),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(matrixmul_gmem_m_axi_U_n_138),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_6_fu_580_p2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_6_fu_580_p2_OVERFLOW_UNCONNECTED),
        .P({tmp_6_fu_580_p2_n_60,tmp_6_fu_580_p2_n_61,tmp_6_fu_580_p2_n_62,tmp_6_fu_580_p2_n_63,tmp_6_fu_580_p2_n_64,tmp_6_fu_580_p2_n_65,tmp_6_fu_580_p2_n_66,tmp_6_fu_580_p2_n_67,tmp_6_fu_580_p2_n_68,tmp_6_fu_580_p2_n_69,tmp_6_fu_580_p2_n_70,tmp_6_fu_580_p2_n_71,tmp_6_fu_580_p2_n_72,tmp_6_fu_580_p2_n_73,tmp_6_fu_580_p2_n_74,tmp_6_fu_580_p2_n_75,tmp_6_fu_580_p2_n_76,tmp_6_fu_580_p2_n_77,tmp_6_fu_580_p2_n_78,tmp_6_fu_580_p2_n_79,tmp_6_fu_580_p2_n_80,tmp_6_fu_580_p2_n_81,tmp_6_fu_580_p2_n_82,tmp_6_fu_580_p2_n_83,tmp_6_fu_580_p2_n_84,tmp_6_fu_580_p2_n_85,tmp_6_fu_580_p2_n_86,tmp_6_fu_580_p2_n_87,tmp_6_fu_580_p2_n_88,tmp_6_fu_580_p2_n_89,tmp_6_fu_580_p2_n_90,tmp_6_fu_580_p2_n_91,tmp_6_fu_580_p2_n_92,tmp_6_fu_580_p2_n_93,tmp_6_fu_580_p2_n_94,tmp_6_fu_580_p2_n_95,tmp_6_fu_580_p2_n_96,tmp_6_fu_580_p2_n_97,tmp_6_fu_580_p2_n_98,tmp_6_fu_580_p2_n_99,tmp_6_fu_580_p2_n_100,tmp_6_fu_580_p2_n_101,tmp_6_fu_580_p2_n_102,tmp_6_fu_580_p2_n_103,tmp_6_fu_580_p2_n_104,tmp_6_fu_580_p2_n_105,tmp_6_fu_580_p2_n_106,tmp_6_fu_580_p2_n_107}),
        .PATTERNBDETECT(NLW_tmp_6_fu_580_p2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_6_fu_580_p2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_6_fu_580_p2_n_108,tmp_6_fu_580_p2_n_109,tmp_6_fu_580_p2_n_110,tmp_6_fu_580_p2_n_111,tmp_6_fu_580_p2_n_112,tmp_6_fu_580_p2_n_113,tmp_6_fu_580_p2_n_114,tmp_6_fu_580_p2_n_115,tmp_6_fu_580_p2_n_116,tmp_6_fu_580_p2_n_117,tmp_6_fu_580_p2_n_118,tmp_6_fu_580_p2_n_119,tmp_6_fu_580_p2_n_120,tmp_6_fu_580_p2_n_121,tmp_6_fu_580_p2_n_122,tmp_6_fu_580_p2_n_123,tmp_6_fu_580_p2_n_124,tmp_6_fu_580_p2_n_125,tmp_6_fu_580_p2_n_126,tmp_6_fu_580_p2_n_127,tmp_6_fu_580_p2_n_128,tmp_6_fu_580_p2_n_129,tmp_6_fu_580_p2_n_130,tmp_6_fu_580_p2_n_131,tmp_6_fu_580_p2_n_132,tmp_6_fu_580_p2_n_133,tmp_6_fu_580_p2_n_134,tmp_6_fu_580_p2_n_135,tmp_6_fu_580_p2_n_136,tmp_6_fu_580_p2_n_137,tmp_6_fu_580_p2_n_138,tmp_6_fu_580_p2_n_139,tmp_6_fu_580_p2_n_140,tmp_6_fu_580_p2_n_141,tmp_6_fu_580_p2_n_142,tmp_6_fu_580_p2_n_143,tmp_6_fu_580_p2_n_144,tmp_6_fu_580_p2_n_145,tmp_6_fu_580_p2_n_146,tmp_6_fu_580_p2_n_147,tmp_6_fu_580_p2_n_148,tmp_6_fu_580_p2_n_149,tmp_6_fu_580_p2_n_150,tmp_6_fu_580_p2_n_151,tmp_6_fu_580_p2_n_152,tmp_6_fu_580_p2_n_153,tmp_6_fu_580_p2_n_154,tmp_6_fu_580_p2_n_155}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_6_fu_580_p2_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_6_fu_580_p2__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,matrixmul_gmem_m_axi_U_n_39,matrixmul_gmem_m_axi_U_n_40,matrixmul_gmem_m_axi_U_n_41,matrixmul_gmem_m_axi_U_n_42,matrixmul_gmem_m_axi_U_n_43,matrixmul_gmem_m_axi_U_n_44,matrixmul_gmem_m_axi_U_n_45,matrixmul_gmem_m_axi_U_n_46,matrixmul_gmem_m_axi_U_n_47,matrixmul_gmem_m_axi_U_n_48,matrixmul_gmem_m_axi_U_n_49,matrixmul_gmem_m_axi_U_n_50,matrixmul_gmem_m_axi_U_n_51,matrixmul_gmem_m_axi_U_n_52,matrixmul_gmem_m_axi_U_n_53,matrixmul_gmem_m_axi_U_n_54,matrixmul_gmem_m_axi_U_n_55}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_6_fu_580_p2__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,matrixmul_gmem_m_axi_U_n_39,matrixmul_gmem_m_axi_U_n_40,matrixmul_gmem_m_axi_U_n_41,matrixmul_gmem_m_axi_U_n_42,matrixmul_gmem_m_axi_U_n_43,matrixmul_gmem_m_axi_U_n_44,matrixmul_gmem_m_axi_U_n_45,matrixmul_gmem_m_axi_U_n_46,matrixmul_gmem_m_axi_U_n_47,matrixmul_gmem_m_axi_U_n_48,matrixmul_gmem_m_axi_U_n_49,matrixmul_gmem_m_axi_U_n_50,matrixmul_gmem_m_axi_U_n_51,matrixmul_gmem_m_axi_U_n_52,matrixmul_gmem_m_axi_U_n_53,matrixmul_gmem_m_axi_U_n_54,matrixmul_gmem_m_axi_U_n_55}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_6_fu_580_p2__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_6_fu_580_p2__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_6_fu_580_p2__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(\bus_read/rs_rdata/load_p1 ),
        .CEA2(matrixmul_gmem_m_axi_U_n_142),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(\bus_read/rs_rdata/load_p1 ),
        .CEB2(matrixmul_gmem_m_axi_U_n_136),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_6_fu_580_p2__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_6_fu_580_p2__0_OVERFLOW_UNCONNECTED),
        .P({tmp_6_fu_580_p2__0_n_60,tmp_6_fu_580_p2__0_n_61,tmp_6_fu_580_p2__0_n_62,tmp_6_fu_580_p2__0_n_63,tmp_6_fu_580_p2__0_n_64,tmp_6_fu_580_p2__0_n_65,tmp_6_fu_580_p2__0_n_66,tmp_6_fu_580_p2__0_n_67,tmp_6_fu_580_p2__0_n_68,tmp_6_fu_580_p2__0_n_69,tmp_6_fu_580_p2__0_n_70,tmp_6_fu_580_p2__0_n_71,tmp_6_fu_580_p2__0_n_72,tmp_6_fu_580_p2__0_n_73,tmp_6_fu_580_p2__0_n_74,tmp_6_fu_580_p2__0_n_75,tmp_6_fu_580_p2__0_n_76,tmp_6_fu_580_p2__0_n_77,tmp_6_fu_580_p2__0_n_78,tmp_6_fu_580_p2__0_n_79,tmp_6_fu_580_p2__0_n_80,tmp_6_fu_580_p2__0_n_81,tmp_6_fu_580_p2__0_n_82,tmp_6_fu_580_p2__0_n_83,tmp_6_fu_580_p2__0_n_84,tmp_6_fu_580_p2__0_n_85,tmp_6_fu_580_p2__0_n_86,tmp_6_fu_580_p2__0_n_87,tmp_6_fu_580_p2__0_n_88,tmp_6_fu_580_p2__0_n_89,tmp_6_fu_580_p2__0_n_90,tmp_6_fu_580_p2__0_n_91,tmp_6_fu_580_p2__0_n_92,tmp_6_fu_580_p2__0_n_93,tmp_6_fu_580_p2__0_n_94,tmp_6_fu_580_p2__0_n_95,tmp_6_fu_580_p2__0_n_96,tmp_6_fu_580_p2__0_n_97,tmp_6_fu_580_p2__0_n_98,tmp_6_fu_580_p2__0_n_99,tmp_6_fu_580_p2__0_n_100,tmp_6_fu_580_p2__0_n_101,tmp_6_fu_580_p2__0_n_102,tmp_6_fu_580_p2__0_n_103,tmp_6_fu_580_p2__0_n_104,tmp_6_fu_580_p2__0_n_105,tmp_6_fu_580_p2__0_n_106,tmp_6_fu_580_p2__0_n_107}),
        .PATTERNBDETECT(NLW_tmp_6_fu_580_p2__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_6_fu_580_p2__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_6_fu_580_p2__0_n_108,tmp_6_fu_580_p2__0_n_109,tmp_6_fu_580_p2__0_n_110,tmp_6_fu_580_p2__0_n_111,tmp_6_fu_580_p2__0_n_112,tmp_6_fu_580_p2__0_n_113,tmp_6_fu_580_p2__0_n_114,tmp_6_fu_580_p2__0_n_115,tmp_6_fu_580_p2__0_n_116,tmp_6_fu_580_p2__0_n_117,tmp_6_fu_580_p2__0_n_118,tmp_6_fu_580_p2__0_n_119,tmp_6_fu_580_p2__0_n_120,tmp_6_fu_580_p2__0_n_121,tmp_6_fu_580_p2__0_n_122,tmp_6_fu_580_p2__0_n_123,tmp_6_fu_580_p2__0_n_124,tmp_6_fu_580_p2__0_n_125,tmp_6_fu_580_p2__0_n_126,tmp_6_fu_580_p2__0_n_127,tmp_6_fu_580_p2__0_n_128,tmp_6_fu_580_p2__0_n_129,tmp_6_fu_580_p2__0_n_130,tmp_6_fu_580_p2__0_n_131,tmp_6_fu_580_p2__0_n_132,tmp_6_fu_580_p2__0_n_133,tmp_6_fu_580_p2__0_n_134,tmp_6_fu_580_p2__0_n_135,tmp_6_fu_580_p2__0_n_136,tmp_6_fu_580_p2__0_n_137,tmp_6_fu_580_p2__0_n_138,tmp_6_fu_580_p2__0_n_139,tmp_6_fu_580_p2__0_n_140,tmp_6_fu_580_p2__0_n_141,tmp_6_fu_580_p2__0_n_142,tmp_6_fu_580_p2__0_n_143,tmp_6_fu_580_p2__0_n_144,tmp_6_fu_580_p2__0_n_145,tmp_6_fu_580_p2__0_n_146,tmp_6_fu_580_p2__0_n_147,tmp_6_fu_580_p2__0_n_148,tmp_6_fu_580_p2__0_n_149,tmp_6_fu_580_p2__0_n_150,tmp_6_fu_580_p2__0_n_151,tmp_6_fu_580_p2__0_n_152,tmp_6_fu_580_p2__0_n_153,tmp_6_fu_580_p2__0_n_154,tmp_6_fu_580_p2__0_n_155}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_6_fu_580_p2__0_UNDERFLOW_UNCONNECTED));
  FDRE \tmp_6_reg_783_reg[0]__0 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_138),
        .D(tmp_6_fu_580_p2__0_n_107),
        .Q(\tmp_6_reg_783_reg[0]__0_n_2 ),
        .R(1'b0));
  FDRE \tmp_6_reg_783_reg[10]__0 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_138),
        .D(tmp_6_fu_580_p2__0_n_97),
        .Q(\tmp_6_reg_783_reg[10]__0_n_2 ),
        .R(1'b0));
  FDRE \tmp_6_reg_783_reg[11]__0 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_138),
        .D(tmp_6_fu_580_p2__0_n_96),
        .Q(\tmp_6_reg_783_reg[11]__0_n_2 ),
        .R(1'b0));
  FDRE \tmp_6_reg_783_reg[12]__0 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_138),
        .D(tmp_6_fu_580_p2__0_n_95),
        .Q(\tmp_6_reg_783_reg[12]__0_n_2 ),
        .R(1'b0));
  FDRE \tmp_6_reg_783_reg[13]__0 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_138),
        .D(tmp_6_fu_580_p2__0_n_94),
        .Q(\tmp_6_reg_783_reg[13]__0_n_2 ),
        .R(1'b0));
  FDRE \tmp_6_reg_783_reg[14]__0 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_138),
        .D(tmp_6_fu_580_p2__0_n_93),
        .Q(\tmp_6_reg_783_reg[14]__0_n_2 ),
        .R(1'b0));
  FDRE \tmp_6_reg_783_reg[15]__0 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_138),
        .D(tmp_6_fu_580_p2__0_n_92),
        .Q(\tmp_6_reg_783_reg[15]__0_n_2 ),
        .R(1'b0));
  FDRE \tmp_6_reg_783_reg[16]__0 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_138),
        .D(tmp_6_fu_580_p2__0_n_91),
        .Q(\tmp_6_reg_783_reg[16]__0_n_2 ),
        .R(1'b0));
  FDRE \tmp_6_reg_783_reg[1]__0 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_138),
        .D(tmp_6_fu_580_p2__0_n_106),
        .Q(\tmp_6_reg_783_reg[1]__0_n_2 ),
        .R(1'b0));
  FDRE \tmp_6_reg_783_reg[2]__0 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_138),
        .D(tmp_6_fu_580_p2__0_n_105),
        .Q(\tmp_6_reg_783_reg[2]__0_n_2 ),
        .R(1'b0));
  FDRE \tmp_6_reg_783_reg[3]__0 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_138),
        .D(tmp_6_fu_580_p2__0_n_104),
        .Q(\tmp_6_reg_783_reg[3]__0_n_2 ),
        .R(1'b0));
  FDRE \tmp_6_reg_783_reg[4]__0 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_138),
        .D(tmp_6_fu_580_p2__0_n_103),
        .Q(\tmp_6_reg_783_reg[4]__0_n_2 ),
        .R(1'b0));
  FDRE \tmp_6_reg_783_reg[5]__0 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_138),
        .D(tmp_6_fu_580_p2__0_n_102),
        .Q(\tmp_6_reg_783_reg[5]__0_n_2 ),
        .R(1'b0));
  FDRE \tmp_6_reg_783_reg[6]__0 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_138),
        .D(tmp_6_fu_580_p2__0_n_101),
        .Q(\tmp_6_reg_783_reg[6]__0_n_2 ),
        .R(1'b0));
  FDRE \tmp_6_reg_783_reg[7]__0 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_138),
        .D(tmp_6_fu_580_p2__0_n_100),
        .Q(\tmp_6_reg_783_reg[7]__0_n_2 ),
        .R(1'b0));
  FDRE \tmp_6_reg_783_reg[8]__0 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_138),
        .D(tmp_6_fu_580_p2__0_n_99),
        .Q(\tmp_6_reg_783_reg[8]__0_n_2 ),
        .R(1'b0));
  FDRE \tmp_6_reg_783_reg[9]__0 
       (.C(ap_clk),
        .CE(matrixmul_gmem_m_axi_U_n_138),
        .D(tmp_6_fu_580_p2__0_n_98),
        .Q(\tmp_6_reg_783_reg[9]__0_n_2 ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_6_reg_783_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,matrixmul_gmem_m_axi_U_n_39,matrixmul_gmem_m_axi_U_n_40,matrixmul_gmem_m_axi_U_n_41,matrixmul_gmem_m_axi_U_n_42,matrixmul_gmem_m_axi_U_n_43,matrixmul_gmem_m_axi_U_n_44,matrixmul_gmem_m_axi_U_n_45,matrixmul_gmem_m_axi_U_n_46,matrixmul_gmem_m_axi_U_n_47,matrixmul_gmem_m_axi_U_n_48,matrixmul_gmem_m_axi_U_n_49,matrixmul_gmem_m_axi_U_n_50,matrixmul_gmem_m_axi_U_n_51,matrixmul_gmem_m_axi_U_n_52,matrixmul_gmem_m_axi_U_n_53,matrixmul_gmem_m_axi_U_n_54,matrixmul_gmem_m_axi_U_n_55}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_6_reg_783_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({matrixmul_gmem_m_axi_U_n_56,matrixmul_gmem_m_axi_U_n_56,matrixmul_gmem_m_axi_U_n_56,matrixmul_gmem_m_axi_U_n_56,matrixmul_gmem_m_axi_U_n_57,matrixmul_gmem_m_axi_U_n_58,matrixmul_gmem_m_axi_U_n_59,matrixmul_gmem_m_axi_U_n_60,matrixmul_gmem_m_axi_U_n_61,matrixmul_gmem_m_axi_U_n_62,matrixmul_gmem_m_axi_U_n_63,matrixmul_gmem_m_axi_U_n_64,matrixmul_gmem_m_axi_U_n_65,matrixmul_gmem_m_axi_U_n_66,matrixmul_gmem_m_axi_U_n_67,matrixmul_gmem_m_axi_U_n_68,matrixmul_gmem_m_axi_U_n_69,matrixmul_gmem_m_axi_U_n_70}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_6_reg_783_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_6_reg_783_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_6_reg_783_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(\bus_read/rs_rdata/load_p1 ),
        .CEA2(matrixmul_gmem_m_axi_U_n_142),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(\bus_read/rs_rdata/load_p1 ),
        .CEB2(matrixmul_gmem_m_axi_U_n_136),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(matrixmul_gmem_m_axi_U_n_138),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_6_reg_783_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_6_reg_783_reg__0_OVERFLOW_UNCONNECTED),
        .P({tmp_6_reg_783_reg__0_n_60,tmp_6_reg_783_reg__0_n_61,tmp_6_reg_783_reg__0_n_62,tmp_6_reg_783_reg__0_n_63,tmp_6_reg_783_reg__0_n_64,tmp_6_reg_783_reg__0_n_65,tmp_6_reg_783_reg__0_n_66,tmp_6_reg_783_reg__0_n_67,tmp_6_reg_783_reg__0_n_68,tmp_6_reg_783_reg__0_n_69,tmp_6_reg_783_reg__0_n_70,tmp_6_reg_783_reg__0_n_71,tmp_6_reg_783_reg__0_n_72,tmp_6_reg_783_reg__0_n_73,tmp_6_reg_783_reg__0_n_74,tmp_6_reg_783_reg__0_n_75,tmp_6_reg_783_reg__0_n_76,tmp_6_reg_783_reg__0_n_77,tmp_6_reg_783_reg__0_n_78,tmp_6_reg_783_reg__0_n_79,tmp_6_reg_783_reg__0_n_80,tmp_6_reg_783_reg__0_n_81,tmp_6_reg_783_reg__0_n_82,tmp_6_reg_783_reg__0_n_83,tmp_6_reg_783_reg__0_n_84,tmp_6_reg_783_reg__0_n_85,tmp_6_reg_783_reg__0_n_86,tmp_6_reg_783_reg__0_n_87,tmp_6_reg_783_reg__0_n_88,tmp_6_reg_783_reg__0_n_89,tmp_6_reg_783_reg__0_n_90,tmp_6_reg_783_reg__0_n_91,tmp_6_reg_783_reg__0_n_92,tmp_6_reg_783_reg__0_n_93,tmp_6_reg_783_reg__0_n_94,tmp_6_reg_783_reg__0_n_95,tmp_6_reg_783_reg__0_n_96,tmp_6_reg_783_reg__0_n_97,tmp_6_reg_783_reg__0_n_98,tmp_6_reg_783_reg__0_n_99,tmp_6_reg_783_reg__0_n_100,tmp_6_reg_783_reg__0_n_101,tmp_6_reg_783_reg__0_n_102,tmp_6_reg_783_reg__0_n_103,tmp_6_reg_783_reg__0_n_104,tmp_6_reg_783_reg__0_n_105,tmp_6_reg_783_reg__0_n_106,tmp_6_reg_783_reg__0_n_107}),
        .PATTERNBDETECT(NLW_tmp_6_reg_783_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_6_reg_783_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_6_fu_580_p2__0_n_108,tmp_6_fu_580_p2__0_n_109,tmp_6_fu_580_p2__0_n_110,tmp_6_fu_580_p2__0_n_111,tmp_6_fu_580_p2__0_n_112,tmp_6_fu_580_p2__0_n_113,tmp_6_fu_580_p2__0_n_114,tmp_6_fu_580_p2__0_n_115,tmp_6_fu_580_p2__0_n_116,tmp_6_fu_580_p2__0_n_117,tmp_6_fu_580_p2__0_n_118,tmp_6_fu_580_p2__0_n_119,tmp_6_fu_580_p2__0_n_120,tmp_6_fu_580_p2__0_n_121,tmp_6_fu_580_p2__0_n_122,tmp_6_fu_580_p2__0_n_123,tmp_6_fu_580_p2__0_n_124,tmp_6_fu_580_p2__0_n_125,tmp_6_fu_580_p2__0_n_126,tmp_6_fu_580_p2__0_n_127,tmp_6_fu_580_p2__0_n_128,tmp_6_fu_580_p2__0_n_129,tmp_6_fu_580_p2__0_n_130,tmp_6_fu_580_p2__0_n_131,tmp_6_fu_580_p2__0_n_132,tmp_6_fu_580_p2__0_n_133,tmp_6_fu_580_p2__0_n_134,tmp_6_fu_580_p2__0_n_135,tmp_6_fu_580_p2__0_n_136,tmp_6_fu_580_p2__0_n_137,tmp_6_fu_580_p2__0_n_138,tmp_6_fu_580_p2__0_n_139,tmp_6_fu_580_p2__0_n_140,tmp_6_fu_580_p2__0_n_141,tmp_6_fu_580_p2__0_n_142,tmp_6_fu_580_p2__0_n_143,tmp_6_fu_580_p2__0_n_144,tmp_6_fu_580_p2__0_n_145,tmp_6_fu_580_p2__0_n_146,tmp_6_fu_580_p2__0_n_147,tmp_6_fu_580_p2__0_n_148,tmp_6_fu_580_p2__0_n_149,tmp_6_fu_580_p2__0_n_150,tmp_6_fu_580_p2__0_n_151,tmp_6_fu_580_p2__0_n_152,tmp_6_fu_580_p2__0_n_153,tmp_6_fu_580_p2__0_n_154,tmp_6_fu_580_p2__0_n_155}),
        .PCOUT(NLW_tmp_6_reg_783_reg__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_6_reg_783_reg__0_UNDERFLOW_UNCONNECTED));
  FDRE \tmp_cast_reg_628_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_r[2]),
        .Q(tmp_cast_reg_628_reg__0[0]),
        .R(1'b0));
  FDRE \tmp_cast_reg_628_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_r[12]),
        .Q(tmp_cast_reg_628_reg__0[10]),
        .R(1'b0));
  FDRE \tmp_cast_reg_628_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_r[13]),
        .Q(tmp_cast_reg_628_reg__0[11]),
        .R(1'b0));
  FDRE \tmp_cast_reg_628_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_r[14]),
        .Q(tmp_cast_reg_628_reg__0[12]),
        .R(1'b0));
  FDRE \tmp_cast_reg_628_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_r[15]),
        .Q(tmp_cast_reg_628_reg__0[13]),
        .R(1'b0));
  FDRE \tmp_cast_reg_628_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_r[16]),
        .Q(tmp_cast_reg_628_reg__0[14]),
        .R(1'b0));
  FDRE \tmp_cast_reg_628_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_r[17]),
        .Q(tmp_cast_reg_628_reg__0[15]),
        .R(1'b0));
  FDRE \tmp_cast_reg_628_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_r[18]),
        .Q(tmp_cast_reg_628_reg__0[16]),
        .R(1'b0));
  FDRE \tmp_cast_reg_628_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_r[19]),
        .Q(tmp_cast_reg_628_reg__0[17]),
        .R(1'b0));
  FDRE \tmp_cast_reg_628_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_r[20]),
        .Q(tmp_cast_reg_628_reg__0[18]),
        .R(1'b0));
  FDRE \tmp_cast_reg_628_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_r[21]),
        .Q(tmp_cast_reg_628_reg__0[19]),
        .R(1'b0));
  FDRE \tmp_cast_reg_628_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_r[3]),
        .Q(tmp_cast_reg_628_reg__0[1]),
        .R(1'b0));
  FDRE \tmp_cast_reg_628_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_r[22]),
        .Q(tmp_cast_reg_628_reg__0[20]),
        .R(1'b0));
  FDRE \tmp_cast_reg_628_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_r[23]),
        .Q(tmp_cast_reg_628_reg__0[21]),
        .R(1'b0));
  FDRE \tmp_cast_reg_628_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_r[24]),
        .Q(tmp_cast_reg_628_reg__0[22]),
        .R(1'b0));
  FDRE \tmp_cast_reg_628_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_r[25]),
        .Q(tmp_cast_reg_628_reg__0[23]),
        .R(1'b0));
  FDRE \tmp_cast_reg_628_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_r[26]),
        .Q(tmp_cast_reg_628_reg__0[24]),
        .R(1'b0));
  FDRE \tmp_cast_reg_628_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_r[27]),
        .Q(tmp_cast_reg_628_reg__0[25]),
        .R(1'b0));
  FDRE \tmp_cast_reg_628_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_r[28]),
        .Q(tmp_cast_reg_628_reg__0[26]),
        .R(1'b0));
  FDRE \tmp_cast_reg_628_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_r[29]),
        .Q(tmp_cast_reg_628_reg__0[27]),
        .R(1'b0));
  FDRE \tmp_cast_reg_628_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_r[30]),
        .Q(tmp_cast_reg_628_reg__0[28]),
        .R(1'b0));
  FDRE \tmp_cast_reg_628_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_r[31]),
        .Q(tmp_cast_reg_628_reg__0[29]),
        .R(1'b0));
  FDRE \tmp_cast_reg_628_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_r[4]),
        .Q(tmp_cast_reg_628_reg__0[2]),
        .R(1'b0));
  FDRE \tmp_cast_reg_628_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_r[5]),
        .Q(tmp_cast_reg_628_reg__0[3]),
        .R(1'b0));
  FDRE \tmp_cast_reg_628_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_r[6]),
        .Q(tmp_cast_reg_628_reg__0[4]),
        .R(1'b0));
  FDRE \tmp_cast_reg_628_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_r[7]),
        .Q(tmp_cast_reg_628_reg__0[5]),
        .R(1'b0));
  FDRE \tmp_cast_reg_628_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_r[8]),
        .Q(tmp_cast_reg_628_reg__0[6]),
        .R(1'b0));
  FDRE \tmp_cast_reg_628_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_r[9]),
        .Q(tmp_cast_reg_628_reg__0[7]),
        .R(1'b0));
  FDRE \tmp_cast_reg_628_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_r[10]),
        .Q(tmp_cast_reg_628_reg__0[8]),
        .R(1'b0));
  FDRE \tmp_cast_reg_628_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_r[11]),
        .Q(tmp_cast_reg_628_reg__0[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000B8308800)) 
    \tmp_mid2_v_reg_670[1]_i_3 
       (.I0(indvar_flatten_next_reg_657_reg__0[3]),
        .I1(\j_mid2_reg_662[2]_i_2_n_2 ),
        .I2(indvar_flatten_reg_242[3]),
        .I3(indvar_flatten_next_reg_657_reg__0[2]),
        .I4(indvar_flatten_reg_242[2]),
        .I5(\indvar_flatten_next_reg_657[3]_i_3_n_2 ),
        .O(ap_condition_pp0_exit_iter0_state2));
  FDRE \tmp_mid2_v_reg_670_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(matrixmul_gmem_m_axi_U_n_16),
        .Q(tmp_mid2_v_reg_670[0]),
        .R(1'b0));
  FDRE \tmp_mid2_v_reg_670_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(matrixmul_gmem_m_axi_U_n_15),
        .Q(tmp_mid2_v_reg_670[1]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_AXILiteS_s_axi
   (ap_enable_reg_pp0_iter2_reg,
    ap_start,
    \FSM_onehot_rstate_reg[1]_0 ,
    s_axi_AXILiteS_RVALID,
    \FSM_onehot_wstate_reg[1]_0 ,
    interrupt,
    D,
    SR,
    ap_enable_reg_pp0_iter0_reg,
    E,
    \int_out_r_reg[31]_0 ,
    \int_B_reg[31]_0 ,
    \int_A_reg[31]_0 ,
    \FSM_onehot_wstate_reg[2]_0 ,
    s_axi_AXILiteS_BVALID,
    s_axi_AXILiteS_RDATA,
    ap_rst_n_inv,
    ap_clk,
    Q,
    ap_enable_reg_pp0_iter2_reg_0,
    ap_enable_reg_pp0_iter1,
    ap_rst_n,
    ap_enable_reg_pp0_iter2_reg_1,
    s_axi_AXILiteS_ARVALID,
    s_axi_AXILiteS_RREADY,
    s_axi_AXILiteS_AWVALID,
    s_axi_AXILiteS_WDATA,
    s_axi_AXILiteS_WSTRB,
    I_RREADY1,
    ap_enable_reg_pp0_iter0,
    ap_block_pp0_stage0_11001,
    ap_condition_pp0_exit_iter0_state2,
    s_axi_AXILiteS_ARADDR,
    s_axi_AXILiteS_WVALID,
    s_axi_AXILiteS_BREADY,
    s_axi_AXILiteS_AWADDR);
  output ap_enable_reg_pp0_iter2_reg;
  output ap_start;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output s_axi_AXILiteS_RVALID;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output interrupt;
  output [0:0]D;
  output [0:0]SR;
  output ap_enable_reg_pp0_iter0_reg;
  output [0:0]E;
  output [29:0]\int_out_r_reg[31]_0 ;
  output [29:0]\int_B_reg[31]_0 ;
  output [29:0]\int_A_reg[31]_0 ;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output s_axi_AXILiteS_BVALID;
  output [31:0]s_axi_AXILiteS_RDATA;
  input ap_rst_n_inv;
  input ap_clk;
  input [2:0]Q;
  input ap_enable_reg_pp0_iter2_reg_0;
  input ap_enable_reg_pp0_iter1;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter2_reg_1;
  input s_axi_AXILiteS_ARVALID;
  input s_axi_AXILiteS_RREADY;
  input s_axi_AXILiteS_AWVALID;
  input [31:0]s_axi_AXILiteS_WDATA;
  input [3:0]s_axi_AXILiteS_WSTRB;
  input I_RREADY1;
  input ap_enable_reg_pp0_iter0;
  input ap_block_pp0_stage0_11001;
  input ap_condition_pp0_exit_iter0_state2;
  input [5:0]s_axi_AXILiteS_ARADDR;
  input s_axi_AXILiteS_WVALID;
  input s_axi_AXILiteS_BREADY;
  input [5:0]s_axi_AXILiteS_AWADDR;

  wire [0:0]D;
  wire [0:0]E;
  wire \FSM_onehot_rstate[1]_i_1_n_2 ;
  wire \FSM_onehot_rstate[2]_i_1_n_2 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_1_n_2 ;
  wire \FSM_onehot_wstate[2]_i_1_n_2 ;
  wire \FSM_onehot_wstate[3]_i_1_n_2 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire I_RREADY1;
  wire [2:0]Q;
  wire [0:0]SR;
  wire ap_block_pp0_stage0_11001;
  wire ap_clk;
  wire ap_condition_pp0_exit_iter0_state2;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2_reg;
  wire ap_enable_reg_pp0_iter2_reg_0;
  wire ap_enable_reg_pp0_iter2_reg_1;
  wire ap_idle;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ar_hs;
  wire [7:1]data0;
  wire [31:0]int_A0;
  wire \int_A[31]_i_1_n_2 ;
  wire \int_A[31]_i_3_n_2 ;
  wire [29:0]\int_A_reg[31]_0 ;
  wire \int_A_reg_n_2_[0] ;
  wire \int_A_reg_n_2_[1] ;
  wire [31:0]int_B0;
  wire \int_B[31]_i_1_n_2 ;
  wire [29:0]\int_B_reg[31]_0 ;
  wire \int_B_reg_n_2_[0] ;
  wire \int_B_reg_n_2_[1] ;
  wire int_ap_done1;
  wire int_ap_done_i_1_n_2;
  wire int_ap_start3_out;
  wire int_ap_start_i_1_n_2;
  wire int_auto_restart_i_1_n_2;
  wire int_gie_i_1_n_2;
  wire int_gie_reg_n_2;
  wire \int_ier[0]_i_1_n_2 ;
  wire \int_ier[1]_i_1_n_2 ;
  wire \int_ier[1]_i_2_n_2 ;
  wire \int_ier_reg_n_2_[0] ;
  wire int_isr6_out;
  wire \int_isr[0]_i_1_n_2 ;
  wire \int_isr[1]_i_1_n_2 ;
  wire \int_isr_reg_n_2_[0] ;
  wire [31:0]int_out_r0;
  wire \int_out_r[31]_i_1_n_2 ;
  wire \int_out_r[31]_i_3_n_2 ;
  wire [29:0]\int_out_r_reg[31]_0 ;
  wire \int_out_r_reg_n_2_[0] ;
  wire \int_out_r_reg_n_2_[1] ;
  wire interrupt;
  wire p_0_in;
  wire p_1_in;
  wire [7:0]rdata;
  wire \rdata[0]_i_2_n_2 ;
  wire \rdata[0]_i_3_n_2 ;
  wire \rdata[10]_i_1_n_2 ;
  wire \rdata[11]_i_1_n_2 ;
  wire \rdata[12]_i_1_n_2 ;
  wire \rdata[13]_i_1_n_2 ;
  wire \rdata[14]_i_1_n_2 ;
  wire \rdata[15]_i_1_n_2 ;
  wire \rdata[16]_i_1_n_2 ;
  wire \rdata[17]_i_1_n_2 ;
  wire \rdata[18]_i_1_n_2 ;
  wire \rdata[19]_i_1_n_2 ;
  wire \rdata[1]_i_2_n_2 ;
  wire \rdata[1]_i_3_n_2 ;
  wire \rdata[20]_i_1_n_2 ;
  wire \rdata[21]_i_1_n_2 ;
  wire \rdata[22]_i_1_n_2 ;
  wire \rdata[23]_i_1_n_2 ;
  wire \rdata[24]_i_1_n_2 ;
  wire \rdata[25]_i_1_n_2 ;
  wire \rdata[26]_i_1_n_2 ;
  wire \rdata[27]_i_1_n_2 ;
  wire \rdata[28]_i_1_n_2 ;
  wire \rdata[29]_i_1_n_2 ;
  wire \rdata[2]_i_2_n_2 ;
  wire \rdata[30]_i_1_n_2 ;
  wire \rdata[31]_i_1_n_2 ;
  wire \rdata[31]_i_3_n_2 ;
  wire \rdata[31]_i_4_n_2 ;
  wire \rdata[31]_i_5_n_2 ;
  wire \rdata[3]_i_2_n_2 ;
  wire \rdata[4]_i_1_n_2 ;
  wire \rdata[5]_i_1_n_2 ;
  wire \rdata[6]_i_1_n_2 ;
  wire \rdata[7]_i_2_n_2 ;
  wire \rdata[7]_i_3_n_2 ;
  wire \rdata[8]_i_1_n_2 ;
  wire \rdata[9]_i_1_n_2 ;
  wire [5:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARVALID;
  wire [5:0]s_axi_AXILiteS_AWADDR;
  wire s_axi_AXILiteS_AWVALID;
  wire s_axi_AXILiteS_BREADY;
  wire s_axi_AXILiteS_BVALID;
  wire [31:0]s_axi_AXILiteS_RDATA;
  wire s_axi_AXILiteS_RREADY;
  wire s_axi_AXILiteS_RVALID;
  wire [31:0]s_axi_AXILiteS_WDATA;
  wire [3:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;
  wire waddr;
  wire \waddr_reg_n_2_[0] ;
  wire \waddr_reg_n_2_[1] ;
  wire \waddr_reg_n_2_[2] ;
  wire \waddr_reg_n_2_[3] ;
  wire \waddr_reg_n_2_[4] ;
  wire \waddr_reg_n_2_[5] ;

  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'hF747)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(s_axi_AXILiteS_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_AXILiteS_RVALID),
        .I3(s_axi_AXILiteS_RREADY),
        .O(\FSM_onehot_rstate[1]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h88F8)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(s_axi_AXILiteS_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_AXILiteS_RVALID),
        .I3(s_axi_AXILiteS_RREADY),
        .O(\FSM_onehot_rstate[2]_i_1_n_2 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_2 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_2 ),
        .Q(s_axi_AXILiteS_RVALID),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h888BFF8B)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(s_axi_AXILiteS_BREADY),
        .I1(s_axi_AXILiteS_BVALID),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(\FSM_onehot_wstate_reg[1]_0 ),
        .I4(s_axi_AXILiteS_AWVALID),
        .O(\FSM_onehot_wstate[1]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(s_axi_AXILiteS_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_AXILiteS_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_AXILiteS_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_AXILiteS_BREADY),
        .I3(s_axi_AXILiteS_BVALID),
        .O(\FSM_onehot_wstate[3]_i_1_n_2 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_1_n_2 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_2 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_2 ),
        .Q(s_axi_AXILiteS_BVALID),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hF2)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(Q[0]),
        .I1(ap_start),
        .I2(Q[2]),
        .O(D));
  LUT6 #(
    .INIT(64'hE000E0E0E0E0E0E0)) 
    ap_enable_reg_pp0_iter0_i_1
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(E),
        .I2(ap_rst_n),
        .I3(ap_block_pp0_stage0_11001),
        .I4(ap_condition_pp0_exit_iter0_state2),
        .I5(Q[1]),
        .O(ap_enable_reg_pp0_iter0_reg));
  LUT6 #(
    .INIT(64'hC0C0C0C000A0A0A0)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_enable_reg_pp0_iter2_reg_0),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_rst_n),
        .I3(ap_start),
        .I4(Q[0]),
        .I5(ap_enable_reg_pp0_iter2_reg_1),
        .O(ap_enable_reg_pp0_iter2_reg));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \indvar_flatten_reg_242[3]_i_1 
       (.I0(ap_start),
        .I1(Q[0]),
        .I2(I_RREADY1),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_A[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_A_reg_n_2_[0] ),
        .O(int_A0[0]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_A[10]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[10]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\int_A_reg[31]_0 [8]),
        .O(int_A0[10]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_A[11]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[11]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\int_A_reg[31]_0 [9]),
        .O(int_A0[11]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_A[12]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[12]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\int_A_reg[31]_0 [10]),
        .O(int_A0[12]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_A[13]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[13]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\int_A_reg[31]_0 [11]),
        .O(int_A0[13]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_A[14]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[14]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\int_A_reg[31]_0 [12]),
        .O(int_A0[14]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_A[15]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[15]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\int_A_reg[31]_0 [13]),
        .O(int_A0[15]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_A[16]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[16]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\int_A_reg[31]_0 [14]),
        .O(int_A0[16]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_A[17]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[17]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\int_A_reg[31]_0 [15]),
        .O(int_A0[17]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_A[18]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[18]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\int_A_reg[31]_0 [16]),
        .O(int_A0[18]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_A[19]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[19]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\int_A_reg[31]_0 [17]),
        .O(int_A0[19]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_A[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_A_reg_n_2_[1] ),
        .O(int_A0[1]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_A[20]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[20]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\int_A_reg[31]_0 [18]),
        .O(int_A0[20]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_A[21]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[21]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\int_A_reg[31]_0 [19]),
        .O(int_A0[21]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_A[22]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[22]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\int_A_reg[31]_0 [20]),
        .O(int_A0[22]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_A[23]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[23]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\int_A_reg[31]_0 [21]),
        .O(int_A0[23]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_A[24]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[24]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\int_A_reg[31]_0 [22]),
        .O(int_A0[24]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_A[25]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[25]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\int_A_reg[31]_0 [23]),
        .O(int_A0[25]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_A[26]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[26]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\int_A_reg[31]_0 [24]),
        .O(int_A0[26]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_A[27]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[27]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\int_A_reg[31]_0 [25]),
        .O(int_A0[27]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_A[28]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[28]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\int_A_reg[31]_0 [26]),
        .O(int_A0[28]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_A[29]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[29]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\int_A_reg[31]_0 [27]),
        .O(int_A0[29]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_A[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_A_reg[31]_0 [0]),
        .O(int_A0[2]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_A[30]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[30]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\int_A_reg[31]_0 [28]),
        .O(int_A0[30]));
  LUT3 #(
    .INIT(8'h10)) 
    \int_A[31]_i_1 
       (.I0(\waddr_reg_n_2_[2] ),
        .I1(\waddr_reg_n_2_[3] ),
        .I2(\int_A[31]_i_3_n_2 ),
        .O(\int_A[31]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_A[31]_i_2 
       (.I0(s_axi_AXILiteS_WDATA[31]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\int_A_reg[31]_0 [29]),
        .O(int_A0[31]));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \int_A[31]_i_3 
       (.I0(\waddr_reg_n_2_[4] ),
        .I1(s_axi_AXILiteS_WVALID),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(\waddr_reg_n_2_[0] ),
        .I4(\waddr_reg_n_2_[1] ),
        .I5(\waddr_reg_n_2_[5] ),
        .O(\int_A[31]_i_3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_A[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_A_reg[31]_0 [1]),
        .O(int_A0[3]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_A[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_A_reg[31]_0 [2]),
        .O(int_A0[4]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_A[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_A_reg[31]_0 [3]),
        .O(int_A0[5]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_A[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_A_reg[31]_0 [4]),
        .O(int_A0[6]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_A[7]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_A_reg[31]_0 [5]),
        .O(int_A0[7]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_A[8]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[8]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\int_A_reg[31]_0 [6]),
        .O(int_A0[8]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_A[9]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[9]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\int_A_reg[31]_0 [7]),
        .O(int_A0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_reg[0] 
       (.C(ap_clk),
        .CE(\int_A[31]_i_1_n_2 ),
        .D(int_A0[0]),
        .Q(\int_A_reg_n_2_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_reg[10] 
       (.C(ap_clk),
        .CE(\int_A[31]_i_1_n_2 ),
        .D(int_A0[10]),
        .Q(\int_A_reg[31]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_reg[11] 
       (.C(ap_clk),
        .CE(\int_A[31]_i_1_n_2 ),
        .D(int_A0[11]),
        .Q(\int_A_reg[31]_0 [9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_reg[12] 
       (.C(ap_clk),
        .CE(\int_A[31]_i_1_n_2 ),
        .D(int_A0[12]),
        .Q(\int_A_reg[31]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_reg[13] 
       (.C(ap_clk),
        .CE(\int_A[31]_i_1_n_2 ),
        .D(int_A0[13]),
        .Q(\int_A_reg[31]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_reg[14] 
       (.C(ap_clk),
        .CE(\int_A[31]_i_1_n_2 ),
        .D(int_A0[14]),
        .Q(\int_A_reg[31]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_reg[15] 
       (.C(ap_clk),
        .CE(\int_A[31]_i_1_n_2 ),
        .D(int_A0[15]),
        .Q(\int_A_reg[31]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_reg[16] 
       (.C(ap_clk),
        .CE(\int_A[31]_i_1_n_2 ),
        .D(int_A0[16]),
        .Q(\int_A_reg[31]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_reg[17] 
       (.C(ap_clk),
        .CE(\int_A[31]_i_1_n_2 ),
        .D(int_A0[17]),
        .Q(\int_A_reg[31]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_reg[18] 
       (.C(ap_clk),
        .CE(\int_A[31]_i_1_n_2 ),
        .D(int_A0[18]),
        .Q(\int_A_reg[31]_0 [16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_reg[19] 
       (.C(ap_clk),
        .CE(\int_A[31]_i_1_n_2 ),
        .D(int_A0[19]),
        .Q(\int_A_reg[31]_0 [17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_reg[1] 
       (.C(ap_clk),
        .CE(\int_A[31]_i_1_n_2 ),
        .D(int_A0[1]),
        .Q(\int_A_reg_n_2_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_reg[20] 
       (.C(ap_clk),
        .CE(\int_A[31]_i_1_n_2 ),
        .D(int_A0[20]),
        .Q(\int_A_reg[31]_0 [18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_reg[21] 
       (.C(ap_clk),
        .CE(\int_A[31]_i_1_n_2 ),
        .D(int_A0[21]),
        .Q(\int_A_reg[31]_0 [19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_reg[22] 
       (.C(ap_clk),
        .CE(\int_A[31]_i_1_n_2 ),
        .D(int_A0[22]),
        .Q(\int_A_reg[31]_0 [20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_reg[23] 
       (.C(ap_clk),
        .CE(\int_A[31]_i_1_n_2 ),
        .D(int_A0[23]),
        .Q(\int_A_reg[31]_0 [21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_reg[24] 
       (.C(ap_clk),
        .CE(\int_A[31]_i_1_n_2 ),
        .D(int_A0[24]),
        .Q(\int_A_reg[31]_0 [22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_reg[25] 
       (.C(ap_clk),
        .CE(\int_A[31]_i_1_n_2 ),
        .D(int_A0[25]),
        .Q(\int_A_reg[31]_0 [23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_reg[26] 
       (.C(ap_clk),
        .CE(\int_A[31]_i_1_n_2 ),
        .D(int_A0[26]),
        .Q(\int_A_reg[31]_0 [24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_reg[27] 
       (.C(ap_clk),
        .CE(\int_A[31]_i_1_n_2 ),
        .D(int_A0[27]),
        .Q(\int_A_reg[31]_0 [25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_reg[28] 
       (.C(ap_clk),
        .CE(\int_A[31]_i_1_n_2 ),
        .D(int_A0[28]),
        .Q(\int_A_reg[31]_0 [26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_reg[29] 
       (.C(ap_clk),
        .CE(\int_A[31]_i_1_n_2 ),
        .D(int_A0[29]),
        .Q(\int_A_reg[31]_0 [27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_reg[2] 
       (.C(ap_clk),
        .CE(\int_A[31]_i_1_n_2 ),
        .D(int_A0[2]),
        .Q(\int_A_reg[31]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_reg[30] 
       (.C(ap_clk),
        .CE(\int_A[31]_i_1_n_2 ),
        .D(int_A0[30]),
        .Q(\int_A_reg[31]_0 [28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_reg[31] 
       (.C(ap_clk),
        .CE(\int_A[31]_i_1_n_2 ),
        .D(int_A0[31]),
        .Q(\int_A_reg[31]_0 [29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_reg[3] 
       (.C(ap_clk),
        .CE(\int_A[31]_i_1_n_2 ),
        .D(int_A0[3]),
        .Q(\int_A_reg[31]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_reg[4] 
       (.C(ap_clk),
        .CE(\int_A[31]_i_1_n_2 ),
        .D(int_A0[4]),
        .Q(\int_A_reg[31]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_reg[5] 
       (.C(ap_clk),
        .CE(\int_A[31]_i_1_n_2 ),
        .D(int_A0[5]),
        .Q(\int_A_reg[31]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_reg[6] 
       (.C(ap_clk),
        .CE(\int_A[31]_i_1_n_2 ),
        .D(int_A0[6]),
        .Q(\int_A_reg[31]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_reg[7] 
       (.C(ap_clk),
        .CE(\int_A[31]_i_1_n_2 ),
        .D(int_A0[7]),
        .Q(\int_A_reg[31]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_reg[8] 
       (.C(ap_clk),
        .CE(\int_A[31]_i_1_n_2 ),
        .D(int_A0[8]),
        .Q(\int_A_reg[31]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_reg[9] 
       (.C(ap_clk),
        .CE(\int_A[31]_i_1_n_2 ),
        .D(int_A0[9]),
        .Q(\int_A_reg[31]_0 [7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_B[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_B_reg_n_2_[0] ),
        .O(int_B0[0]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_B[10]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[10]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\int_B_reg[31]_0 [8]),
        .O(int_B0[10]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_B[11]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[11]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\int_B_reg[31]_0 [9]),
        .O(int_B0[11]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_B[12]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[12]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\int_B_reg[31]_0 [10]),
        .O(int_B0[12]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_B[13]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[13]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\int_B_reg[31]_0 [11]),
        .O(int_B0[13]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_B[14]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[14]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\int_B_reg[31]_0 [12]),
        .O(int_B0[14]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_B[15]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[15]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\int_B_reg[31]_0 [13]),
        .O(int_B0[15]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_B[16]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[16]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\int_B_reg[31]_0 [14]),
        .O(int_B0[16]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_B[17]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[17]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\int_B_reg[31]_0 [15]),
        .O(int_B0[17]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_B[18]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[18]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\int_B_reg[31]_0 [16]),
        .O(int_B0[18]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_B[19]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[19]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\int_B_reg[31]_0 [17]),
        .O(int_B0[19]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_B[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_B_reg_n_2_[1] ),
        .O(int_B0[1]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_B[20]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[20]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\int_B_reg[31]_0 [18]),
        .O(int_B0[20]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_B[21]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[21]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\int_B_reg[31]_0 [19]),
        .O(int_B0[21]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_B[22]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[22]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\int_B_reg[31]_0 [20]),
        .O(int_B0[22]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_B[23]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[23]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\int_B_reg[31]_0 [21]),
        .O(int_B0[23]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_B[24]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[24]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\int_B_reg[31]_0 [22]),
        .O(int_B0[24]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_B[25]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[25]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\int_B_reg[31]_0 [23]),
        .O(int_B0[25]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_B[26]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[26]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\int_B_reg[31]_0 [24]),
        .O(int_B0[26]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_B[27]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[27]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\int_B_reg[31]_0 [25]),
        .O(int_B0[27]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_B[28]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[28]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\int_B_reg[31]_0 [26]),
        .O(int_B0[28]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_B[29]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[29]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\int_B_reg[31]_0 [27]),
        .O(int_B0[29]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_B[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_B_reg[31]_0 [0]),
        .O(int_B0[2]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_B[30]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[30]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\int_B_reg[31]_0 [28]),
        .O(int_B0[30]));
  LUT3 #(
    .INIT(8'h40)) 
    \int_B[31]_i_1 
       (.I0(\waddr_reg_n_2_[2] ),
        .I1(\waddr_reg_n_2_[3] ),
        .I2(\int_A[31]_i_3_n_2 ),
        .O(\int_B[31]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_B[31]_i_2 
       (.I0(s_axi_AXILiteS_WDATA[31]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\int_B_reg[31]_0 [29]),
        .O(int_B0[31]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_B[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_B_reg[31]_0 [1]),
        .O(int_B0[3]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_B[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_B_reg[31]_0 [2]),
        .O(int_B0[4]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_B[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_B_reg[31]_0 [3]),
        .O(int_B0[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_B[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_B_reg[31]_0 [4]),
        .O(int_B0[6]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_B[7]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_B_reg[31]_0 [5]),
        .O(int_B0[7]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_B[8]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[8]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\int_B_reg[31]_0 [6]),
        .O(int_B0[8]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_B[9]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[9]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\int_B_reg[31]_0 [7]),
        .O(int_B0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_B_reg[0] 
       (.C(ap_clk),
        .CE(\int_B[31]_i_1_n_2 ),
        .D(int_B0[0]),
        .Q(\int_B_reg_n_2_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_B_reg[10] 
       (.C(ap_clk),
        .CE(\int_B[31]_i_1_n_2 ),
        .D(int_B0[10]),
        .Q(\int_B_reg[31]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_B_reg[11] 
       (.C(ap_clk),
        .CE(\int_B[31]_i_1_n_2 ),
        .D(int_B0[11]),
        .Q(\int_B_reg[31]_0 [9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_B_reg[12] 
       (.C(ap_clk),
        .CE(\int_B[31]_i_1_n_2 ),
        .D(int_B0[12]),
        .Q(\int_B_reg[31]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_B_reg[13] 
       (.C(ap_clk),
        .CE(\int_B[31]_i_1_n_2 ),
        .D(int_B0[13]),
        .Q(\int_B_reg[31]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_B_reg[14] 
       (.C(ap_clk),
        .CE(\int_B[31]_i_1_n_2 ),
        .D(int_B0[14]),
        .Q(\int_B_reg[31]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_B_reg[15] 
       (.C(ap_clk),
        .CE(\int_B[31]_i_1_n_2 ),
        .D(int_B0[15]),
        .Q(\int_B_reg[31]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_B_reg[16] 
       (.C(ap_clk),
        .CE(\int_B[31]_i_1_n_2 ),
        .D(int_B0[16]),
        .Q(\int_B_reg[31]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_B_reg[17] 
       (.C(ap_clk),
        .CE(\int_B[31]_i_1_n_2 ),
        .D(int_B0[17]),
        .Q(\int_B_reg[31]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_B_reg[18] 
       (.C(ap_clk),
        .CE(\int_B[31]_i_1_n_2 ),
        .D(int_B0[18]),
        .Q(\int_B_reg[31]_0 [16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_B_reg[19] 
       (.C(ap_clk),
        .CE(\int_B[31]_i_1_n_2 ),
        .D(int_B0[19]),
        .Q(\int_B_reg[31]_0 [17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_B_reg[1] 
       (.C(ap_clk),
        .CE(\int_B[31]_i_1_n_2 ),
        .D(int_B0[1]),
        .Q(\int_B_reg_n_2_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_B_reg[20] 
       (.C(ap_clk),
        .CE(\int_B[31]_i_1_n_2 ),
        .D(int_B0[20]),
        .Q(\int_B_reg[31]_0 [18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_B_reg[21] 
       (.C(ap_clk),
        .CE(\int_B[31]_i_1_n_2 ),
        .D(int_B0[21]),
        .Q(\int_B_reg[31]_0 [19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_B_reg[22] 
       (.C(ap_clk),
        .CE(\int_B[31]_i_1_n_2 ),
        .D(int_B0[22]),
        .Q(\int_B_reg[31]_0 [20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_B_reg[23] 
       (.C(ap_clk),
        .CE(\int_B[31]_i_1_n_2 ),
        .D(int_B0[23]),
        .Q(\int_B_reg[31]_0 [21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_B_reg[24] 
       (.C(ap_clk),
        .CE(\int_B[31]_i_1_n_2 ),
        .D(int_B0[24]),
        .Q(\int_B_reg[31]_0 [22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_B_reg[25] 
       (.C(ap_clk),
        .CE(\int_B[31]_i_1_n_2 ),
        .D(int_B0[25]),
        .Q(\int_B_reg[31]_0 [23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_B_reg[26] 
       (.C(ap_clk),
        .CE(\int_B[31]_i_1_n_2 ),
        .D(int_B0[26]),
        .Q(\int_B_reg[31]_0 [24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_B_reg[27] 
       (.C(ap_clk),
        .CE(\int_B[31]_i_1_n_2 ),
        .D(int_B0[27]),
        .Q(\int_B_reg[31]_0 [25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_B_reg[28] 
       (.C(ap_clk),
        .CE(\int_B[31]_i_1_n_2 ),
        .D(int_B0[28]),
        .Q(\int_B_reg[31]_0 [26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_B_reg[29] 
       (.C(ap_clk),
        .CE(\int_B[31]_i_1_n_2 ),
        .D(int_B0[29]),
        .Q(\int_B_reg[31]_0 [27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_B_reg[2] 
       (.C(ap_clk),
        .CE(\int_B[31]_i_1_n_2 ),
        .D(int_B0[2]),
        .Q(\int_B_reg[31]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_B_reg[30] 
       (.C(ap_clk),
        .CE(\int_B[31]_i_1_n_2 ),
        .D(int_B0[30]),
        .Q(\int_B_reg[31]_0 [28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_B_reg[31] 
       (.C(ap_clk),
        .CE(\int_B[31]_i_1_n_2 ),
        .D(int_B0[31]),
        .Q(\int_B_reg[31]_0 [29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_B_reg[3] 
       (.C(ap_clk),
        .CE(\int_B[31]_i_1_n_2 ),
        .D(int_B0[3]),
        .Q(\int_B_reg[31]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_B_reg[4] 
       (.C(ap_clk),
        .CE(\int_B[31]_i_1_n_2 ),
        .D(int_B0[4]),
        .Q(\int_B_reg[31]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_B_reg[5] 
       (.C(ap_clk),
        .CE(\int_B[31]_i_1_n_2 ),
        .D(int_B0[5]),
        .Q(\int_B_reg[31]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_B_reg[6] 
       (.C(ap_clk),
        .CE(\int_B[31]_i_1_n_2 ),
        .D(int_B0[6]),
        .Q(\int_B_reg[31]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_B_reg[7] 
       (.C(ap_clk),
        .CE(\int_B[31]_i_1_n_2 ),
        .D(int_B0[7]),
        .Q(\int_B_reg[31]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_B_reg[8] 
       (.C(ap_clk),
        .CE(\int_B[31]_i_1_n_2 ),
        .D(int_B0[8]),
        .Q(\int_B_reg[31]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_B_reg[9] 
       (.C(ap_clk),
        .CE(\int_B[31]_i_1_n_2 ),
        .D(int_B0[9]),
        .Q(\int_B_reg[31]_0 [7]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hBFFFAAAA)) 
    int_ap_done_i_1
       (.I0(Q[2]),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_AXILiteS_ARVALID),
        .I3(int_ap_done1),
        .I4(data0[1]),
        .O(int_ap_done_i_1_n_2));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    int_ap_done_i_2
       (.I0(s_axi_AXILiteS_ARADDR[5]),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(s_axi_AXILiteS_ARADDR[1]),
        .I3(s_axi_AXILiteS_ARADDR[0]),
        .I4(s_axi_AXILiteS_ARADDR[3]),
        .I5(s_axi_AXILiteS_ARADDR[2]),
        .O(int_ap_done1));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_done_i_1_n_2),
        .Q(data0[1]),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h2)) 
    int_ap_idle_i_1
       (.I0(Q[0]),
        .I1(ap_start),
        .O(ap_idle));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(data0[2]),
        .R(ap_rst_n_inv));
  FDRE int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(data0[3]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'hFBF8)) 
    int_ap_start_i_1
       (.I0(data0[7]),
        .I1(Q[2]),
        .I2(int_ap_start3_out),
        .I3(ap_start),
        .O(int_ap_start_i_1_n_2));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00000800)) 
    int_ap_start_i_2
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\waddr_reg_n_2_[3] ),
        .I3(\int_ier[1]_i_2_n_2 ),
        .I4(\waddr_reg_n_2_[2] ),
        .O(int_ap_start3_out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_2),
        .Q(ap_start),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    int_auto_restart_i_1
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(\waddr_reg_n_2_[2] ),
        .I2(\int_ier[1]_i_2_n_2 ),
        .I3(\waddr_reg_n_2_[3] ),
        .I4(s_axi_AXILiteS_WSTRB[0]),
        .I5(data0[7]),
        .O(int_auto_restart_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_2),
        .Q(data0[7]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    int_gie_i_1
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_ier[1]_i_2_n_2 ),
        .I3(\waddr_reg_n_2_[3] ),
        .I4(\waddr_reg_n_2_[2] ),
        .I5(int_gie_reg_n_2),
        .O(int_gie_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_2),
        .Q(int_gie_reg_n_2),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFBFFFFFF08000000)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\waddr_reg_n_2_[2] ),
        .I3(\waddr_reg_n_2_[3] ),
        .I4(\int_ier[1]_i_2_n_2 ),
        .I5(\int_ier_reg_n_2_[0] ),
        .O(\int_ier[0]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFBFFFFFF08000000)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\waddr_reg_n_2_[2] ),
        .I3(\waddr_reg_n_2_[3] ),
        .I4(\int_ier[1]_i_2_n_2 ),
        .I5(p_0_in),
        .O(\int_ier[1]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \int_ier[1]_i_2 
       (.I0(s_axi_AXILiteS_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(\waddr_reg_n_2_[0] ),
        .I3(\waddr_reg_n_2_[1] ),
        .I4(\waddr_reg_n_2_[5] ),
        .I5(\waddr_reg_n_2_[4] ),
        .O(\int_ier[1]_i_2_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_2 ),
        .Q(\int_ier_reg_n_2_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_2 ),
        .Q(p_0_in),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(int_isr6_out),
        .I2(\int_ier_reg_n_2_[0] ),
        .I3(Q[2]),
        .I4(\int_isr_reg_n_2_[0] ),
        .O(\int_isr[0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \int_isr[0]_i_2 
       (.I0(s_axi_AXILiteS_WSTRB[0]),
        .I1(\waddr_reg_n_2_[3] ),
        .I2(\int_ier[1]_i_2_n_2 ),
        .I3(\waddr_reg_n_2_[2] ),
        .O(int_isr6_out));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(int_isr6_out),
        .I2(p_0_in),
        .I3(Q[2]),
        .I4(p_1_in),
        .O(\int_isr[1]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_2 ),
        .Q(\int_isr_reg_n_2_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_2 ),
        .Q(p_1_in),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_out_r_reg_n_2_[0] ),
        .O(int_out_r0[0]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[10]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[10]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\int_out_r_reg[31]_0 [8]),
        .O(int_out_r0[10]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[11]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[11]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\int_out_r_reg[31]_0 [9]),
        .O(int_out_r0[11]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[12]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[12]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\int_out_r_reg[31]_0 [10]),
        .O(int_out_r0[12]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[13]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[13]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\int_out_r_reg[31]_0 [11]),
        .O(int_out_r0[13]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[14]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[14]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\int_out_r_reg[31]_0 [12]),
        .O(int_out_r0[14]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[15]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[15]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\int_out_r_reg[31]_0 [13]),
        .O(int_out_r0[15]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[16]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[16]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\int_out_r_reg[31]_0 [14]),
        .O(int_out_r0[16]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[17]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[17]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\int_out_r_reg[31]_0 [15]),
        .O(int_out_r0[17]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[18]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[18]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\int_out_r_reg[31]_0 [16]),
        .O(int_out_r0[18]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[19]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[19]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\int_out_r_reg[31]_0 [17]),
        .O(int_out_r0[19]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_out_r_reg_n_2_[1] ),
        .O(int_out_r0[1]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[20]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[20]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\int_out_r_reg[31]_0 [18]),
        .O(int_out_r0[20]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[21]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[21]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\int_out_r_reg[31]_0 [19]),
        .O(int_out_r0[21]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[22]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[22]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\int_out_r_reg[31]_0 [20]),
        .O(int_out_r0[22]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[23]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[23]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\int_out_r_reg[31]_0 [21]),
        .O(int_out_r0[23]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[24]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[24]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\int_out_r_reg[31]_0 [22]),
        .O(int_out_r0[24]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[25]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[25]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\int_out_r_reg[31]_0 [23]),
        .O(int_out_r0[25]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[26]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[26]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\int_out_r_reg[31]_0 [24]),
        .O(int_out_r0[26]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[27]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[27]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\int_out_r_reg[31]_0 [25]),
        .O(int_out_r0[27]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[28]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[28]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\int_out_r_reg[31]_0 [26]),
        .O(int_out_r0[28]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[29]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[29]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\int_out_r_reg[31]_0 [27]),
        .O(int_out_r0[29]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_out_r_reg[31]_0 [0]),
        .O(int_out_r0[2]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[30]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[30]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\int_out_r_reg[31]_0 [28]),
        .O(int_out_r0[30]));
  LUT5 #(
    .INIT(32'h00000002)) 
    \int_out_r[31]_i_1 
       (.I0(\waddr_reg_n_2_[5] ),
        .I1(\waddr_reg_n_2_[4] ),
        .I2(\int_out_r[31]_i_3_n_2 ),
        .I3(\waddr_reg_n_2_[3] ),
        .I4(\waddr_reg_n_2_[2] ),
        .O(\int_out_r[31]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[31]_i_2 
       (.I0(s_axi_AXILiteS_WDATA[31]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\int_out_r_reg[31]_0 [29]),
        .O(int_out_r0[31]));
  LUT4 #(
    .INIT(16'hFFF7)) 
    \int_out_r[31]_i_3 
       (.I0(s_axi_AXILiteS_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(\waddr_reg_n_2_[0] ),
        .I3(\waddr_reg_n_2_[1] ),
        .O(\int_out_r[31]_i_3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_out_r_reg[31]_0 [1]),
        .O(int_out_r0[3]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_out_r_reg[31]_0 [2]),
        .O(int_out_r0[4]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_out_r_reg[31]_0 [3]),
        .O(int_out_r0[5]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_out_r_reg[31]_0 [4]),
        .O(int_out_r0[6]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[7]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_out_r_reg[31]_0 [5]),
        .O(int_out_r0[7]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[8]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[8]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\int_out_r_reg[31]_0 [6]),
        .O(int_out_r0[8]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[9]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[9]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\int_out_r_reg[31]_0 [7]),
        .O(int_out_r0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[0] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r0[0]),
        .Q(\int_out_r_reg_n_2_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[10] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r0[10]),
        .Q(\int_out_r_reg[31]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[11] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r0[11]),
        .Q(\int_out_r_reg[31]_0 [9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[12] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r0[12]),
        .Q(\int_out_r_reg[31]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[13] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r0[13]),
        .Q(\int_out_r_reg[31]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[14] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r0[14]),
        .Q(\int_out_r_reg[31]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[15] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r0[15]),
        .Q(\int_out_r_reg[31]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[16] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r0[16]),
        .Q(\int_out_r_reg[31]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[17] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r0[17]),
        .Q(\int_out_r_reg[31]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[18] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r0[18]),
        .Q(\int_out_r_reg[31]_0 [16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[19] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r0[19]),
        .Q(\int_out_r_reg[31]_0 [17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[1] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r0[1]),
        .Q(\int_out_r_reg_n_2_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[20] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r0[20]),
        .Q(\int_out_r_reg[31]_0 [18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[21] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r0[21]),
        .Q(\int_out_r_reg[31]_0 [19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[22] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r0[22]),
        .Q(\int_out_r_reg[31]_0 [20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[23] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r0[23]),
        .Q(\int_out_r_reg[31]_0 [21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[24] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r0[24]),
        .Q(\int_out_r_reg[31]_0 [22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[25] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r0[25]),
        .Q(\int_out_r_reg[31]_0 [23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[26] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r0[26]),
        .Q(\int_out_r_reg[31]_0 [24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[27] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r0[27]),
        .Q(\int_out_r_reg[31]_0 [25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[28] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r0[28]),
        .Q(\int_out_r_reg[31]_0 [26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[29] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r0[29]),
        .Q(\int_out_r_reg[31]_0 [27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[2] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r0[2]),
        .Q(\int_out_r_reg[31]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[30] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r0[30]),
        .Q(\int_out_r_reg[31]_0 [28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[31] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r0[31]),
        .Q(\int_out_r_reg[31]_0 [29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[3] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r0[3]),
        .Q(\int_out_r_reg[31]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[4] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r0[4]),
        .Q(\int_out_r_reg[31]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[5] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r0[5]),
        .Q(\int_out_r_reg[31]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[6] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r0[6]),
        .Q(\int_out_r_reg[31]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[7] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r0[7]),
        .Q(\int_out_r_reg[31]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[8] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r0[8]),
        .Q(\int_out_r_reg[31]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[9] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r0[9]),
        .Q(\int_out_r_reg[31]_0 [7]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hE0)) 
    interrupt_INST_0
       (.I0(p_1_in),
        .I1(\int_isr_reg_n_2_[0] ),
        .I2(int_gie_reg_n_2),
        .O(interrupt));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_2 
       (.I0(\int_isr_reg_n_2_[0] ),
        .I1(\int_ier_reg_n_2_[0] ),
        .I2(\rdata[31]_i_4_n_2 ),
        .I3(int_gie_reg_n_2),
        .I4(\rdata[31]_i_5_n_2 ),
        .I5(ap_start),
        .O(\rdata[0]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[0]_i_3 
       (.I0(\int_out_r_reg_n_2_[0] ),
        .I1(\rdata[31]_i_4_n_2 ),
        .I2(\int_B_reg_n_2_[0] ),
        .I3(\rdata[31]_i_5_n_2 ),
        .I4(\int_A_reg_n_2_[0] ),
        .O(\rdata[0]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[10]_i_1 
       (.I0(\int_out_r_reg[31]_0 [8]),
        .I1(\rdata[31]_i_4_n_2 ),
        .I2(\int_B_reg[31]_0 [8]),
        .I3(\rdata[31]_i_5_n_2 ),
        .I4(\int_A_reg[31]_0 [8]),
        .O(\rdata[10]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[11]_i_1 
       (.I0(\int_out_r_reg[31]_0 [9]),
        .I1(\rdata[31]_i_4_n_2 ),
        .I2(\int_B_reg[31]_0 [9]),
        .I3(\rdata[31]_i_5_n_2 ),
        .I4(\int_A_reg[31]_0 [9]),
        .O(\rdata[11]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[12]_i_1 
       (.I0(\int_out_r_reg[31]_0 [10]),
        .I1(\rdata[31]_i_4_n_2 ),
        .I2(\int_B_reg[31]_0 [10]),
        .I3(\rdata[31]_i_5_n_2 ),
        .I4(\int_A_reg[31]_0 [10]),
        .O(\rdata[12]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[13]_i_1 
       (.I0(\int_out_r_reg[31]_0 [11]),
        .I1(\rdata[31]_i_4_n_2 ),
        .I2(\int_B_reg[31]_0 [11]),
        .I3(\rdata[31]_i_5_n_2 ),
        .I4(\int_A_reg[31]_0 [11]),
        .O(\rdata[13]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[14]_i_1 
       (.I0(\int_out_r_reg[31]_0 [12]),
        .I1(\rdata[31]_i_4_n_2 ),
        .I2(\int_B_reg[31]_0 [12]),
        .I3(\rdata[31]_i_5_n_2 ),
        .I4(\int_A_reg[31]_0 [12]),
        .O(\rdata[14]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[15]_i_1 
       (.I0(\int_out_r_reg[31]_0 [13]),
        .I1(\rdata[31]_i_4_n_2 ),
        .I2(\int_B_reg[31]_0 [13]),
        .I3(\rdata[31]_i_5_n_2 ),
        .I4(\int_A_reg[31]_0 [13]),
        .O(\rdata[15]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[16]_i_1 
       (.I0(\int_out_r_reg[31]_0 [14]),
        .I1(\rdata[31]_i_4_n_2 ),
        .I2(\int_B_reg[31]_0 [14]),
        .I3(\rdata[31]_i_5_n_2 ),
        .I4(\int_A_reg[31]_0 [14]),
        .O(\rdata[16]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[17]_i_1 
       (.I0(\int_out_r_reg[31]_0 [15]),
        .I1(\rdata[31]_i_4_n_2 ),
        .I2(\int_B_reg[31]_0 [15]),
        .I3(\rdata[31]_i_5_n_2 ),
        .I4(\int_A_reg[31]_0 [15]),
        .O(\rdata[17]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[18]_i_1 
       (.I0(\int_out_r_reg[31]_0 [16]),
        .I1(\rdata[31]_i_4_n_2 ),
        .I2(\int_B_reg[31]_0 [16]),
        .I3(\rdata[31]_i_5_n_2 ),
        .I4(\int_A_reg[31]_0 [16]),
        .O(\rdata[18]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[19]_i_1 
       (.I0(\int_out_r_reg[31]_0 [17]),
        .I1(\rdata[31]_i_4_n_2 ),
        .I2(\int_B_reg[31]_0 [17]),
        .I3(\rdata[31]_i_5_n_2 ),
        .I4(\int_A_reg[31]_0 [17]),
        .O(\rdata[19]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rdata[1]_i_2 
       (.I0(p_1_in),
        .I1(p_0_in),
        .I2(\rdata[31]_i_4_n_2 ),
        .I3(data0[1]),
        .I4(\rdata[31]_i_5_n_2 ),
        .O(\rdata[1]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[1]_i_3 
       (.I0(\int_out_r_reg_n_2_[1] ),
        .I1(\rdata[31]_i_4_n_2 ),
        .I2(\int_B_reg_n_2_[1] ),
        .I3(\rdata[31]_i_5_n_2 ),
        .I4(\int_A_reg_n_2_[1] ),
        .O(\rdata[1]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[20]_i_1 
       (.I0(\int_out_r_reg[31]_0 [18]),
        .I1(\rdata[31]_i_4_n_2 ),
        .I2(\int_B_reg[31]_0 [18]),
        .I3(\rdata[31]_i_5_n_2 ),
        .I4(\int_A_reg[31]_0 [18]),
        .O(\rdata[20]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[21]_i_1 
       (.I0(\int_out_r_reg[31]_0 [19]),
        .I1(\rdata[31]_i_4_n_2 ),
        .I2(\int_B_reg[31]_0 [19]),
        .I3(\rdata[31]_i_5_n_2 ),
        .I4(\int_A_reg[31]_0 [19]),
        .O(\rdata[21]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[22]_i_1 
       (.I0(\int_out_r_reg[31]_0 [20]),
        .I1(\rdata[31]_i_4_n_2 ),
        .I2(\int_B_reg[31]_0 [20]),
        .I3(\rdata[31]_i_5_n_2 ),
        .I4(\int_A_reg[31]_0 [20]),
        .O(\rdata[22]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[23]_i_1 
       (.I0(\int_out_r_reg[31]_0 [21]),
        .I1(\rdata[31]_i_4_n_2 ),
        .I2(\int_B_reg[31]_0 [21]),
        .I3(\rdata[31]_i_5_n_2 ),
        .I4(\int_A_reg[31]_0 [21]),
        .O(\rdata[23]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[24]_i_1 
       (.I0(\int_out_r_reg[31]_0 [22]),
        .I1(\rdata[31]_i_4_n_2 ),
        .I2(\int_B_reg[31]_0 [22]),
        .I3(\rdata[31]_i_5_n_2 ),
        .I4(\int_A_reg[31]_0 [22]),
        .O(\rdata[24]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[25]_i_1 
       (.I0(\int_out_r_reg[31]_0 [23]),
        .I1(\rdata[31]_i_4_n_2 ),
        .I2(\int_B_reg[31]_0 [23]),
        .I3(\rdata[31]_i_5_n_2 ),
        .I4(\int_A_reg[31]_0 [23]),
        .O(\rdata[25]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[26]_i_1 
       (.I0(\int_out_r_reg[31]_0 [24]),
        .I1(\rdata[31]_i_4_n_2 ),
        .I2(\int_B_reg[31]_0 [24]),
        .I3(\rdata[31]_i_5_n_2 ),
        .I4(\int_A_reg[31]_0 [24]),
        .O(\rdata[26]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[27]_i_1 
       (.I0(\int_out_r_reg[31]_0 [25]),
        .I1(\rdata[31]_i_4_n_2 ),
        .I2(\int_B_reg[31]_0 [25]),
        .I3(\rdata[31]_i_5_n_2 ),
        .I4(\int_A_reg[31]_0 [25]),
        .O(\rdata[27]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[28]_i_1 
       (.I0(\int_out_r_reg[31]_0 [26]),
        .I1(\rdata[31]_i_4_n_2 ),
        .I2(\int_B_reg[31]_0 [26]),
        .I3(\rdata[31]_i_5_n_2 ),
        .I4(\int_A_reg[31]_0 [26]),
        .O(\rdata[28]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[29]_i_1 
       (.I0(\int_out_r_reg[31]_0 [27]),
        .I1(\rdata[31]_i_4_n_2 ),
        .I2(\int_B_reg[31]_0 [27]),
        .I3(\rdata[31]_i_5_n_2 ),
        .I4(\int_A_reg[31]_0 [27]),
        .O(\rdata[29]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h00A000A0C0CFC0C0)) 
    \rdata[2]_i_1 
       (.I0(\int_out_r_reg[31]_0 [0]),
        .I1(\rdata[2]_i_2_n_2 ),
        .I2(\rdata[7]_i_3_n_2 ),
        .I3(\rdata[31]_i_5_n_2 ),
        .I4(data0[2]),
        .I5(\rdata[31]_i_4_n_2 ),
        .O(rdata[2]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[2]_i_2 
       (.I0(\int_B_reg[31]_0 [0]),
        .I1(\rdata[31]_i_5_n_2 ),
        .I2(\int_A_reg[31]_0 [0]),
        .O(\rdata[2]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[30]_i_1 
       (.I0(\int_out_r_reg[31]_0 [28]),
        .I1(\rdata[31]_i_4_n_2 ),
        .I2(\int_B_reg[31]_0 [28]),
        .I3(\rdata[31]_i_5_n_2 ),
        .I4(\int_A_reg[31]_0 [28]),
        .O(\rdata[30]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \rdata[31]_i_1 
       (.I0(s_axi_AXILiteS_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_AXILiteS_ARADDR[1]),
        .I3(s_axi_AXILiteS_ARADDR[0]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .I5(s_axi_AXILiteS_ARADDR[5]),
        .O(\rdata[31]_i_1_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[31]_i_2 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_AXILiteS_ARVALID),
        .O(ar_hs));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[31]_i_3 
       (.I0(\int_out_r_reg[31]_0 [29]),
        .I1(\rdata[31]_i_4_n_2 ),
        .I2(\int_B_reg[31]_0 [29]),
        .I3(\rdata[31]_i_5_n_2 ),
        .I4(\int_A_reg[31]_0 [29]),
        .O(\rdata[31]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFEFEFFFE)) 
    \rdata[31]_i_4 
       (.I0(s_axi_AXILiteS_ARADDR[1]),
        .I1(s_axi_AXILiteS_ARADDR[0]),
        .I2(s_axi_AXILiteS_ARADDR[5]),
        .I3(s_axi_AXILiteS_ARADDR[3]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .I5(s_axi_AXILiteS_ARADDR[2]),
        .O(\rdata[31]_i_4_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEA)) 
    \rdata[31]_i_5 
       (.I0(s_axi_AXILiteS_ARADDR[1]),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(s_axi_AXILiteS_ARADDR[5]),
        .I3(s_axi_AXILiteS_ARADDR[3]),
        .I4(s_axi_AXILiteS_ARADDR[0]),
        .I5(s_axi_AXILiteS_ARADDR[2]),
        .O(\rdata[31]_i_5_n_2 ));
  LUT6 #(
    .INIT(64'h00A000A0C0CFC0C0)) 
    \rdata[3]_i_1 
       (.I0(\int_out_r_reg[31]_0 [1]),
        .I1(\rdata[3]_i_2_n_2 ),
        .I2(\rdata[7]_i_3_n_2 ),
        .I3(\rdata[31]_i_5_n_2 ),
        .I4(data0[3]),
        .I5(\rdata[31]_i_4_n_2 ),
        .O(rdata[3]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[3]_i_2 
       (.I0(\int_B_reg[31]_0 [1]),
        .I1(\rdata[31]_i_5_n_2 ),
        .I2(\int_A_reg[31]_0 [1]),
        .O(\rdata[3]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[4]_i_1 
       (.I0(\int_out_r_reg[31]_0 [2]),
        .I1(\rdata[31]_i_4_n_2 ),
        .I2(\int_B_reg[31]_0 [2]),
        .I3(\rdata[31]_i_5_n_2 ),
        .I4(\int_A_reg[31]_0 [2]),
        .O(\rdata[4]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[5]_i_1 
       (.I0(\int_out_r_reg[31]_0 [3]),
        .I1(\rdata[31]_i_4_n_2 ),
        .I2(\int_B_reg[31]_0 [3]),
        .I3(\rdata[31]_i_5_n_2 ),
        .I4(\int_A_reg[31]_0 [3]),
        .O(\rdata[5]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[6]_i_1 
       (.I0(\int_out_r_reg[31]_0 [4]),
        .I1(\rdata[31]_i_4_n_2 ),
        .I2(\int_B_reg[31]_0 [4]),
        .I3(\rdata[31]_i_5_n_2 ),
        .I4(\int_A_reg[31]_0 [4]),
        .O(\rdata[6]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h00A000A0C0CFC0C0)) 
    \rdata[7]_i_1 
       (.I0(\int_out_r_reg[31]_0 [5]),
        .I1(\rdata[7]_i_2_n_2 ),
        .I2(\rdata[7]_i_3_n_2 ),
        .I3(\rdata[31]_i_5_n_2 ),
        .I4(data0[7]),
        .I5(\rdata[31]_i_4_n_2 ),
        .O(rdata[7]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[7]_i_2 
       (.I0(\int_B_reg[31]_0 [5]),
        .I1(\rdata[31]_i_5_n_2 ),
        .I2(\int_A_reg[31]_0 [5]),
        .O(\rdata[7]_i_2_n_2 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rdata[7]_i_3 
       (.I0(s_axi_AXILiteS_ARADDR[5]),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(s_axi_AXILiteS_ARADDR[0]),
        .I3(s_axi_AXILiteS_ARADDR[1]),
        .O(\rdata[7]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[8]_i_1 
       (.I0(\int_out_r_reg[31]_0 [6]),
        .I1(\rdata[31]_i_4_n_2 ),
        .I2(\int_B_reg[31]_0 [6]),
        .I3(\rdata[31]_i_5_n_2 ),
        .I4(\int_A_reg[31]_0 [6]),
        .O(\rdata[8]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[9]_i_1 
       (.I0(\int_out_r_reg[31]_0 [7]),
        .I1(\rdata[31]_i_4_n_2 ),
        .I2(\int_B_reg[31]_0 [7]),
        .I3(\rdata[31]_i_5_n_2 ),
        .I4(\int_A_reg[31]_0 [7]),
        .O(\rdata[9]_i_1_n_2 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[0]),
        .Q(s_axi_AXILiteS_RDATA[0]),
        .R(1'b0));
  MUXF7 \rdata_reg[0]_i_1 
       (.I0(\rdata[0]_i_2_n_2 ),
        .I1(\rdata[0]_i_3_n_2 ),
        .O(rdata[0]),
        .S(\rdata[7]_i_3_n_2 ));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[10]_i_1_n_2 ),
        .Q(s_axi_AXILiteS_RDATA[10]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[11]_i_1_n_2 ),
        .Q(s_axi_AXILiteS_RDATA[11]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[12]_i_1_n_2 ),
        .Q(s_axi_AXILiteS_RDATA[12]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[13]_i_1_n_2 ),
        .Q(s_axi_AXILiteS_RDATA[13]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[14]_i_1_n_2 ),
        .Q(s_axi_AXILiteS_RDATA[14]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[15]_i_1_n_2 ),
        .Q(s_axi_AXILiteS_RDATA[15]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[16]_i_1_n_2 ),
        .Q(s_axi_AXILiteS_RDATA[16]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[17]_i_1_n_2 ),
        .Q(s_axi_AXILiteS_RDATA[17]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[18]_i_1_n_2 ),
        .Q(s_axi_AXILiteS_RDATA[18]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[19]_i_1_n_2 ),
        .Q(s_axi_AXILiteS_RDATA[19]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[1]),
        .Q(s_axi_AXILiteS_RDATA[1]),
        .R(1'b0));
  MUXF7 \rdata_reg[1]_i_1 
       (.I0(\rdata[1]_i_2_n_2 ),
        .I1(\rdata[1]_i_3_n_2 ),
        .O(rdata[1]),
        .S(\rdata[7]_i_3_n_2 ));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[20]_i_1_n_2 ),
        .Q(s_axi_AXILiteS_RDATA[20]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[21]_i_1_n_2 ),
        .Q(s_axi_AXILiteS_RDATA[21]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[22]_i_1_n_2 ),
        .Q(s_axi_AXILiteS_RDATA[22]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[23]_i_1_n_2 ),
        .Q(s_axi_AXILiteS_RDATA[23]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[24]_i_1_n_2 ),
        .Q(s_axi_AXILiteS_RDATA[24]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[25]_i_1_n_2 ),
        .Q(s_axi_AXILiteS_RDATA[25]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[26]_i_1_n_2 ),
        .Q(s_axi_AXILiteS_RDATA[26]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[27]_i_1_n_2 ),
        .Q(s_axi_AXILiteS_RDATA[27]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[28]_i_1_n_2 ),
        .Q(s_axi_AXILiteS_RDATA[28]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[29]_i_1_n_2 ),
        .Q(s_axi_AXILiteS_RDATA[29]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[2]),
        .Q(s_axi_AXILiteS_RDATA[2]),
        .R(1'b0));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[30]_i_1_n_2 ),
        .Q(s_axi_AXILiteS_RDATA[30]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[31]_i_3_n_2 ),
        .Q(s_axi_AXILiteS_RDATA[31]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[3]),
        .Q(s_axi_AXILiteS_RDATA[3]),
        .R(1'b0));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[4]_i_1_n_2 ),
        .Q(s_axi_AXILiteS_RDATA[4]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[5]_i_1_n_2 ),
        .Q(s_axi_AXILiteS_RDATA[5]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[6]_i_1_n_2 ),
        .Q(s_axi_AXILiteS_RDATA[6]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[7]),
        .Q(s_axi_AXILiteS_RDATA[7]),
        .R(1'b0));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[8]_i_1_n_2 ),
        .Q(s_axi_AXILiteS_RDATA[8]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[9]_i_1_n_2 ),
        .Q(s_axi_AXILiteS_RDATA[9]),
        .R(\rdata[31]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_cast_reg_628[29]_i_1 
       (.I0(Q[0]),
        .I1(ap_start),
        .O(E));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[5]_i_1 
       (.I0(s_axi_AXILiteS_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[0]),
        .Q(\waddr_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[1]),
        .Q(\waddr_reg_n_2_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[2]),
        .Q(\waddr_reg_n_2_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[3]),
        .Q(\waddr_reg_n_2_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[4]),
        .Q(\waddr_reg_n_2_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[5]),
        .Q(\waddr_reg_n_2_[5] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_gmem_m_axi
   (full_n_reg,
    ap_rst_n_inv,
    full_n_reg_0,
    \bus_equal_gen.WVALID_Dummy_reg ,
    m_axi_gmem_WLAST,
    \could_multi_bursts.ARVALID_Dummy_reg ,
    \j_mid2_reg_662_reg[2] ,
    \ap_CS_fsm_reg[1] ,
    \j_mid2_reg_662_reg[1] ,
    \j_mid2_reg_662_reg[0] ,
    \j_mid2_reg_662_reg[0]_0 ,
    \j_mid2_reg_662_reg[0]_1 ,
    \j_mid2_reg_662_reg[0]_2 ,
    ap_enable_reg_pp0_iter0_reg,
    ap_enable_reg_pp0_iter0_reg_0,
    \could_multi_bursts.awlen_buf_reg[3] ,
    m_axi_gmem_AWVALID,
    \ap_CS_fsm_reg[8] ,
    \ap_CS_fsm_reg[1]_0 ,
    ap_block_pp0_stage0_11001,
    load_p1,
    ap_reg_ioackin_gmem_ARREADY_reg,
    ap_reg_ioackin_gmem_AWREADY_reg,
    ap_reg_ioackin_gmem_WREADY_reg,
    I_RREADY1,
    E,
    A,
    B,
    m_axi_gmem_AWADDR,
    m_axi_gmem_ARADDR,
    ap_enable_reg_pp0_iter0_reg_1,
    \exitcond_flatten_reg_653_reg[0] ,
    \exitcond_flatten_reg_653_pp0_iter1_reg_reg[0] ,
    \exitcond_flatten_reg_653_reg[0]_0 ,
    ap_reg_ioackin_gmem_AWREADY_reg_0,
    \exitcond_flatten_reg_653_pp0_iter1_reg_reg[0]_0 ,
    \exitcond_flatten_reg_653_reg[0]_1 ,
    \exitcond_flatten_reg_653_pp0_iter1_reg_reg[0]_1 ,
    \exitcond_flatten_reg_653_reg[0]_2 ,
    \exitcond_flatten_reg_653_pp0_iter1_reg_reg[0]_2 ,
    \exitcond_flatten_reg_653_reg[0]_3 ,
    ap_enable_reg_pp0_iter1_reg,
    \exitcond_flatten_reg_653_pp0_iter1_reg_reg[0]_3 ,
    \ap_CS_fsm_reg[6] ,
    \ap_CS_fsm_reg[6]_0 ,
    \ap_CS_fsm_reg[5] ,
    \ap_CS_fsm_reg[5]_0 ,
    \ap_CS_fsm_reg[4] ,
    \ap_CS_fsm_reg[4]_0 ,
    \ap_CS_fsm_reg[7] ,
    \ap_CS_fsm_reg[7]_0 ,
    \could_multi_bursts.arlen_buf_reg[3] ,
    m_axi_gmem_WDATA,
    m_axi_gmem_WSTRB,
    ap_clk,
    Q,
    D,
    m_axi_gmem_RRESP,
    m_axi_gmem_RVALID,
    \j_mid2_reg_662_reg[2]_0 ,
    \j_mid2_reg_662_reg[2]_1 ,
    \j_mid2_reg_662_reg[2]_2 ,
    j_1_reg_762,
    \j_mid2_reg_662_reg[2]_3 ,
    \j_mid2_reg_662_reg[1]_0 ,
    \j_mid2_reg_662_reg[0]_3 ,
    \tmp_mid2_v_reg_670_reg[1] ,
    ap_enable_reg_pp0_iter0,
    ap_condition_pp0_exit_iter0_state2,
    tmp_mid2_v_reg_670,
    ap_rst_n,
    m_axi_gmem_ARREADY,
    m_axi_gmem_WREADY,
    m_axi_gmem_AWREADY,
    ap_reg_ioackin_gmem_AWREADY,
    \tmp_15_reg_757_pp0_iter1_reg_reg[4] ,
    empty_n_reg,
    empty_n_reg_0,
    ap_reg_ioackin_gmem_WREADY,
    m_axi_gmem_BVALID,
    ap_start,
    ap_enable_reg_pp0_iter1,
    ap_reg_ioackin_gmem_ARREADY_reg_0,
    \B4_sum_reg_695_reg[29] ,
    \ap_CS_fsm_reg[3] ,
    \data_p2_reg[29] ,
    \data_p2_reg[29]_0 ,
    tmp_6_fu_580_p2,
    ap_reg_ioackin_gmem_AWREADY_reg_1,
    ap_reg_ioackin_gmem_WREADY_reg_0,
    \data_p2_reg[29]_1 ,
    \data_p2_reg[29]_2 ,
    \data_p2_reg[29]_3 ,
    \data_p2_reg[29]_4 ,
    \data_p2_reg[29]_5 ,
    \data_p2_reg[29]_6 ,
    \data_p2_reg[29]_7 );
  output full_n_reg;
  output ap_rst_n_inv;
  output full_n_reg_0;
  output \bus_equal_gen.WVALID_Dummy_reg ;
  output m_axi_gmem_WLAST;
  output \could_multi_bursts.ARVALID_Dummy_reg ;
  output \j_mid2_reg_662_reg[2] ;
  output \ap_CS_fsm_reg[1] ;
  output \j_mid2_reg_662_reg[1] ;
  output \j_mid2_reg_662_reg[0] ;
  output \j_mid2_reg_662_reg[0]_0 ;
  output \j_mid2_reg_662_reg[0]_1 ;
  output \j_mid2_reg_662_reg[0]_2 ;
  output ap_enable_reg_pp0_iter0_reg;
  output ap_enable_reg_pp0_iter0_reg_0;
  output [3:0]\could_multi_bursts.awlen_buf_reg[3] ;
  output m_axi_gmem_AWVALID;
  output \ap_CS_fsm_reg[8] ;
  output [8:0]\ap_CS_fsm_reg[1]_0 ;
  output ap_block_pp0_stage0_11001;
  output load_p1;
  output ap_reg_ioackin_gmem_ARREADY_reg;
  output ap_reg_ioackin_gmem_AWREADY_reg;
  output ap_reg_ioackin_gmem_WREADY_reg;
  output I_RREADY1;
  output [0:0]E;
  output [16:0]A;
  output [14:0]B;
  output [29:0]m_axi_gmem_AWADDR;
  output [29:0]m_axi_gmem_ARADDR;
  output ap_enable_reg_pp0_iter0_reg_1;
  output [0:0]\exitcond_flatten_reg_653_reg[0] ;
  output \exitcond_flatten_reg_653_pp0_iter1_reg_reg[0] ;
  output [0:0]\exitcond_flatten_reg_653_reg[0]_0 ;
  output [0:0]ap_reg_ioackin_gmem_AWREADY_reg_0;
  output \exitcond_flatten_reg_653_pp0_iter1_reg_reg[0]_0 ;
  output [0:0]\exitcond_flatten_reg_653_reg[0]_1 ;
  output [0:0]\exitcond_flatten_reg_653_pp0_iter1_reg_reg[0]_1 ;
  output \exitcond_flatten_reg_653_reg[0]_2 ;
  output \exitcond_flatten_reg_653_pp0_iter1_reg_reg[0]_2 ;
  output \exitcond_flatten_reg_653_reg[0]_3 ;
  output ap_enable_reg_pp0_iter1_reg;
  output [0:0]\exitcond_flatten_reg_653_pp0_iter1_reg_reg[0]_3 ;
  output [0:0]\ap_CS_fsm_reg[6] ;
  output \ap_CS_fsm_reg[6]_0 ;
  output [0:0]\ap_CS_fsm_reg[5] ;
  output [0:0]\ap_CS_fsm_reg[5]_0 ;
  output [0:0]\ap_CS_fsm_reg[4] ;
  output \ap_CS_fsm_reg[4]_0 ;
  output [0:0]\ap_CS_fsm_reg[7] ;
  output [0:0]\ap_CS_fsm_reg[7]_0 ;
  output [3:0]\could_multi_bursts.arlen_buf_reg[3] ;
  output [31:0]m_axi_gmem_WDATA;
  output [3:0]m_axi_gmem_WSTRB;
  input ap_clk;
  input [31:0]Q;
  input [32:0]D;
  input [1:0]m_axi_gmem_RRESP;
  input m_axi_gmem_RVALID;
  input \j_mid2_reg_662_reg[2]_0 ;
  input [2:0]\j_mid2_reg_662_reg[2]_1 ;
  input \j_mid2_reg_662_reg[2]_2 ;
  input [2:0]j_1_reg_762;
  input \j_mid2_reg_662_reg[2]_3 ;
  input \j_mid2_reg_662_reg[1]_0 ;
  input \j_mid2_reg_662_reg[0]_3 ;
  input [1:0]\tmp_mid2_v_reg_670_reg[1] ;
  input ap_enable_reg_pp0_iter0;
  input ap_condition_pp0_exit_iter0_state2;
  input [1:0]tmp_mid2_v_reg_670;
  input ap_rst_n;
  input m_axi_gmem_ARREADY;
  input m_axi_gmem_WREADY;
  input m_axi_gmem_AWREADY;
  input ap_reg_ioackin_gmem_AWREADY;
  input [8:0]\tmp_15_reg_757_pp0_iter1_reg_reg[4] ;
  input empty_n_reg;
  input empty_n_reg_0;
  input ap_reg_ioackin_gmem_WREADY;
  input m_axi_gmem_BVALID;
  input ap_start;
  input ap_enable_reg_pp0_iter1;
  input ap_reg_ioackin_gmem_ARREADY_reg_0;
  input \B4_sum_reg_695_reg[29] ;
  input \ap_CS_fsm_reg[3] ;
  input [29:0]\data_p2_reg[29] ;
  input [29:0]\data_p2_reg[29]_0 ;
  input tmp_6_fu_580_p2;
  input ap_reg_ioackin_gmem_AWREADY_reg_1;
  input ap_reg_ioackin_gmem_WREADY_reg_0;
  input [29:0]\data_p2_reg[29]_1 ;
  input [29:0]\data_p2_reg[29]_2 ;
  input [29:0]\data_p2_reg[29]_3 ;
  input [29:0]\data_p2_reg[29]_4 ;
  input [29:0]\data_p2_reg[29]_5 ;
  input [29:0]\data_p2_reg[29]_6 ;
  input [29:0]\data_p2_reg[29]_7 ;

  wire [16:0]A;
  wire AWREADY_Dummy;
  wire AWVALID_Dummy;
  wire [14:0]B;
  wire \B4_sum_reg_695_reg[29] ;
  wire [32:0]D;
  wire [0:0]E;
  wire I_RREADY1;
  wire [31:0]Q;
  wire \ap_CS_fsm_reg[1] ;
  wire [8:0]\ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[3] ;
  wire [0:0]\ap_CS_fsm_reg[4] ;
  wire \ap_CS_fsm_reg[4]_0 ;
  wire [0:0]\ap_CS_fsm_reg[5] ;
  wire [0:0]\ap_CS_fsm_reg[5]_0 ;
  wire [0:0]\ap_CS_fsm_reg[6] ;
  wire \ap_CS_fsm_reg[6]_0 ;
  wire [0:0]\ap_CS_fsm_reg[7] ;
  wire [0:0]\ap_CS_fsm_reg[7]_0 ;
  wire \ap_CS_fsm_reg[8] ;
  wire ap_block_pp0_stage0_11001;
  wire ap_block_pp0_stage3_11001;
  wire ap_clk;
  wire ap_condition_pp0_exit_iter0_state2;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter0_reg_0;
  wire ap_enable_reg_pp0_iter0_reg_1;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_reg_ioackin_gmem_ARREADY_reg;
  wire ap_reg_ioackin_gmem_ARREADY_reg_0;
  wire ap_reg_ioackin_gmem_AWREADY;
  wire ap_reg_ioackin_gmem_AWREADY_reg;
  wire [0:0]ap_reg_ioackin_gmem_AWREADY_reg_0;
  wire ap_reg_ioackin_gmem_AWREADY_reg_1;
  wire ap_reg_ioackin_gmem_WREADY;
  wire ap_reg_ioackin_gmem_WREADY_reg;
  wire ap_reg_ioackin_gmem_WREADY_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire [5:0]\buff_rdata/usedw_reg ;
  wire [5:0]\buff_wdata/usedw_reg ;
  wire \bus_equal_gen.WVALID_Dummy_reg ;
  wire bus_read_n_107;
  wire bus_read_n_108;
  wire bus_read_n_109;
  wire bus_read_n_110;
  wire bus_read_n_125;
  wire bus_read_n_126;
  wire bus_read_n_127;
  wire bus_read_n_128;
  wire bus_read_n_14;
  wire bus_read_n_21;
  wire bus_read_n_33;
  wire bus_read_n_36;
  wire bus_read_n_37;
  wire bus_read_n_39;
  wire bus_read_n_40;
  wire bus_read_n_42;
  wire bus_write_n_10;
  wire bus_write_n_25;
  wire bus_write_n_27;
  wire bus_write_n_28;
  wire bus_write_n_31;
  wire bus_write_n_32;
  wire bus_write_n_63;
  wire bus_write_n_64;
  wire bus_write_n_65;
  wire bus_write_n_66;
  wire bus_write_n_68;
  wire bus_write_n_75;
  wire bus_write_n_76;
  wire bus_write_n_77;
  wire \could_multi_bursts.ARVALID_Dummy_reg ;
  wire [3:0]\could_multi_bursts.arlen_buf_reg[3] ;
  wire [3:0]\could_multi_bursts.awlen_buf_reg[3] ;
  wire [29:0]\data_p2_reg[29] ;
  wire [29:0]\data_p2_reg[29]_0 ;
  wire [29:0]\data_p2_reg[29]_1 ;
  wire [29:0]\data_p2_reg[29]_2 ;
  wire [29:0]\data_p2_reg[29]_3 ;
  wire [29:0]\data_p2_reg[29]_4 ;
  wire [29:0]\data_p2_reg[29]_5 ;
  wire [29:0]\data_p2_reg[29]_6 ;
  wire [29:0]\data_p2_reg[29]_7 ;
  wire empty_n_reg;
  wire empty_n_reg_0;
  wire \exitcond_flatten_reg_653_pp0_iter1_reg_reg[0] ;
  wire \exitcond_flatten_reg_653_pp0_iter1_reg_reg[0]_0 ;
  wire [0:0]\exitcond_flatten_reg_653_pp0_iter1_reg_reg[0]_1 ;
  wire \exitcond_flatten_reg_653_pp0_iter1_reg_reg[0]_2 ;
  wire [0:0]\exitcond_flatten_reg_653_pp0_iter1_reg_reg[0]_3 ;
  wire [0:0]\exitcond_flatten_reg_653_reg[0] ;
  wire [0:0]\exitcond_flatten_reg_653_reg[0]_0 ;
  wire [0:0]\exitcond_flatten_reg_653_reg[0]_1 ;
  wire \exitcond_flatten_reg_653_reg[0]_2 ;
  wire \exitcond_flatten_reg_653_reg[0]_3 ;
  wire full_n_reg;
  wire full_n_reg_0;
  wire gmem_AWREADY;
  wire gmem_AWVALID;
  wire gmem_BVALID;
  wire gmem_RREADY;
  wire gmem_WREADY;
  wire gmem_WVALID;
  wire [2:0]j_1_reg_762;
  wire \j_mid2_reg_662_reg[0] ;
  wire \j_mid2_reg_662_reg[0]_0 ;
  wire \j_mid2_reg_662_reg[0]_1 ;
  wire \j_mid2_reg_662_reg[0]_2 ;
  wire \j_mid2_reg_662_reg[0]_3 ;
  wire \j_mid2_reg_662_reg[1] ;
  wire \j_mid2_reg_662_reg[1]_0 ;
  wire \j_mid2_reg_662_reg[2] ;
  wire \j_mid2_reg_662_reg[2]_0 ;
  wire [2:0]\j_mid2_reg_662_reg[2]_1 ;
  wire \j_mid2_reg_662_reg[2]_2 ;
  wire \j_mid2_reg_662_reg[2]_3 ;
  wire load_p1;
  wire [29:0]m_axi_gmem_ARADDR;
  wire m_axi_gmem_ARREADY;
  wire [29:0]m_axi_gmem_AWADDR;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BVALID;
  wire [1:0]m_axi_gmem_RRESP;
  wire m_axi_gmem_RVALID;
  wire [31:0]m_axi_gmem_WDATA;
  wire m_axi_gmem_WLAST;
  wire m_axi_gmem_WREADY;
  wire [3:0]m_axi_gmem_WSTRB;
  wire [1:0]p_0_in;
  wire p_0_out__18_carry__0_n_4;
  wire p_0_out__18_carry__0_n_5;
  wire p_0_out__18_carry__0_n_7;
  wire p_0_out__18_carry__0_n_8;
  wire p_0_out__18_carry__0_n_9;
  wire p_0_out__18_carry_n_2;
  wire p_0_out__18_carry_n_3;
  wire p_0_out__18_carry_n_4;
  wire p_0_out__18_carry_n_5;
  wire p_0_out__18_carry_n_6;
  wire p_0_out__18_carry_n_7;
  wire p_0_out__18_carry_n_8;
  wire p_0_out__18_carry_n_9;
  wire p_0_out_carry__0_n_4;
  wire p_0_out_carry__0_n_5;
  wire p_0_out_carry__0_n_7;
  wire p_0_out_carry__0_n_8;
  wire p_0_out_carry__0_n_9;
  wire p_0_out_carry_n_2;
  wire p_0_out_carry_n_3;
  wire p_0_out_carry_n_4;
  wire p_0_out_carry_n_5;
  wire p_0_out_carry_n_6;
  wire p_0_out_carry_n_7;
  wire p_0_out_carry_n_8;
  wire p_0_out_carry_n_9;
  wire \rs_wreq/load_p2 ;
  wire throttl_cnt1;
  wire throttl_cnt10_out__4;
  wire [1:0]throttl_cnt_reg;
  wire [8:0]\tmp_15_reg_757_pp0_iter1_reg_reg[4] ;
  wire tmp_6_fu_580_p2;
  wire [1:0]tmp_mid2_v_reg_670;
  wire [1:0]\tmp_mid2_v_reg_670_reg[1] ;
  wire wreq_throttl_n_5;
  wire wreq_throttl_n_8;
  wire [3:2]NLW_p_0_out__18_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_p_0_out__18_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_p_0_out_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_p_0_out_carry__0_O_UNCONNECTED;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_gmem_m_axi_read bus_read
       (.A(A),
        .B(B),
        .D(D),
        .DI(bus_read_n_42),
        .E(\rs_wreq/load_p2 ),
        .I_RREADY1(I_RREADY1),
        .Q(\buff_rdata/usedw_reg ),
        .S({bus_read_n_107,bus_read_n_108,bus_read_n_109,bus_read_n_110}),
        .SR(ap_rst_n_inv),
        .WEBWE(gmem_WVALID),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .\ap_CS_fsm_reg[1]_0 ({\ap_CS_fsm_reg[1]_0 [8:4],\ap_CS_fsm_reg[1]_0 [1:0]}),
        .\ap_CS_fsm_reg[1]_1 (bus_write_n_25),
        .\ap_CS_fsm_reg[4] (bus_read_n_37),
        .\ap_CS_fsm_reg[4]_0 (\ap_CS_fsm_reg[4] ),
        .\ap_CS_fsm_reg[4]_1 (\ap_CS_fsm_reg[4]_0 ),
        .\ap_CS_fsm_reg[5] (\ap_CS_fsm_reg[5] ),
        .\ap_CS_fsm_reg[5]_0 (\ap_CS_fsm_reg[5]_0 ),
        .\ap_CS_fsm_reg[6] (\ap_CS_fsm_reg[6] ),
        .\ap_CS_fsm_reg[6]_0 (\ap_CS_fsm_reg[6]_0 ),
        .\ap_CS_fsm_reg[7] (\ap_CS_fsm_reg[7] ),
        .\ap_CS_fsm_reg[7]_0 (\ap_CS_fsm_reg[7]_0 ),
        .\ap_CS_fsm_reg[7]_1 (bus_read_n_125),
        .\ap_CS_fsm_reg[8] (bus_read_n_36),
        .\ap_CS_fsm_reg[9] (\tmp_15_reg_757_pp0_iter1_reg_reg[4] ),
        .\ap_CS_fsm_reg[9]_0 (bus_write_n_68),
        .ap_block_pp0_stage3_11001(ap_block_pp0_stage3_11001),
        .ap_clk(ap_clk),
        .ap_condition_pp0_exit_iter0_state2(ap_condition_pp0_exit_iter0_state2),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter0_reg_0(ap_enable_reg_pp0_iter0_reg_0),
        .ap_enable_reg_pp0_iter0_reg_1(bus_read_n_33),
        .ap_enable_reg_pp0_iter0_reg_2(bus_read_n_40),
        .ap_enable_reg_pp0_iter0_reg_3(E),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg(ap_block_pp0_stage0_11001),
        .ap_enable_reg_pp0_iter1_reg_0(bus_read_n_39),
        .ap_enable_reg_pp0_iter1_reg_1(ap_enable_reg_pp0_iter1_reg),
        .ap_reg_ioackin_gmem_ARREADY_reg(ap_reg_ioackin_gmem_ARREADY_reg),
        .ap_reg_ioackin_gmem_ARREADY_reg_0(ap_reg_ioackin_gmem_ARREADY_reg_0),
        .ap_reg_ioackin_gmem_ARREADY_reg_1(bus_write_n_31),
        .ap_reg_ioackin_gmem_AWREADY(ap_reg_ioackin_gmem_AWREADY),
        .ap_reg_ioackin_gmem_AWREADY_reg(ap_reg_ioackin_gmem_AWREADY_reg),
        .ap_reg_ioackin_gmem_AWREADY_reg_0(ap_reg_ioackin_gmem_AWREADY_reg_0),
        .ap_reg_ioackin_gmem_AWREADY_reg_1(ap_reg_ioackin_gmem_AWREADY_reg_1),
        .ap_reg_ioackin_gmem_WREADY(ap_reg_ioackin_gmem_WREADY),
        .ap_reg_ioackin_gmem_WREADY_reg(ap_reg_ioackin_gmem_WREADY_reg),
        .ap_reg_ioackin_gmem_WREADY_reg_0(ap_reg_ioackin_gmem_WREADY_reg_0),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .\could_multi_bursts.ARVALID_Dummy_reg_0 (\could_multi_bursts.ARVALID_Dummy_reg ),
        .\could_multi_bursts.arlen_buf_reg[3]_0 (\could_multi_bursts.arlen_buf_reg[3] ),
        .\data_p2_reg[0] (empty_n_reg),
        .\data_p2_reg[0]_0 (empty_n_reg_0),
        .\data_p2_reg[29] (bus_write_n_27),
        .\data_p2_reg[29]_0 (\data_p2_reg[29] ),
        .\data_p2_reg[29]_1 (\data_p2_reg[29]_0 ),
        .\data_p2_reg[29]_2 (bus_write_n_28),
        .\data_p2_reg[29]_3 (\data_p2_reg[29]_2 ),
        .\data_p2_reg[29]_4 (\data_p2_reg[29]_3 ),
        .\data_p2_reg[29]_5 (\data_p2_reg[29]_4 ),
        .\data_p2_reg[29]_6 (\data_p2_reg[29]_5 ),
        .\data_p2_reg[29]_7 (\data_p2_reg[29]_6 ),
        .\data_p2_reg[29]_8 (\data_p2_reg[29]_7 ),
        .\exitcond_flatten_reg_653_pp0_iter1_reg_reg[0] (\exitcond_flatten_reg_653_pp0_iter1_reg_reg[0]_2 ),
        .\exitcond_flatten_reg_653_pp0_iter1_reg_reg[0]_0 (\exitcond_flatten_reg_653_pp0_iter1_reg_reg[0]_3 ),
        .\exitcond_flatten_reg_653_pp0_iter2_reg_reg[0] (tmp_6_fu_580_p2),
        .\exitcond_flatten_reg_653_reg[0] (\exitcond_flatten_reg_653_reg[0]_2 ),
        .\exitcond_flatten_reg_653_reg[0]_0 (\exitcond_flatten_reg_653_reg[0]_3 ),
        .full_n_reg(full_n_reg),
        .gmem_AWREADY(gmem_AWREADY),
        .gmem_AWVALID(gmem_AWVALID),
        .gmem_BVALID(gmem_BVALID),
        .gmem_RREADY(gmem_RREADY),
        .gmem_WREADY(gmem_WREADY),
        .\i_reg_253_reg[0] (\B4_sum_reg_695_reg[29] ),
        .j_1_reg_762(j_1_reg_762),
        .\j_1_reg_762_reg[0] (\ap_CS_fsm_reg[3] ),
        .\j_mid2_reg_662_reg[0] (\j_mid2_reg_662_reg[0] ),
        .\j_mid2_reg_662_reg[0]_0 (\j_mid2_reg_662_reg[0]_0 ),
        .\j_mid2_reg_662_reg[0]_1 (\j_mid2_reg_662_reg[0]_1 ),
        .\j_mid2_reg_662_reg[0]_2 (\j_mid2_reg_662_reg[0]_2 ),
        .\j_mid2_reg_662_reg[0]_3 (\j_mid2_reg_662_reg[0]_3 ),
        .\j_mid2_reg_662_reg[1] (\j_mid2_reg_662_reg[1] ),
        .\j_mid2_reg_662_reg[1]_0 (\j_mid2_reg_662_reg[1]_0 ),
        .\j_mid2_reg_662_reg[2] (\j_mid2_reg_662_reg[2] ),
        .\j_mid2_reg_662_reg[2]_0 (\j_mid2_reg_662_reg[2]_0 ),
        .\j_mid2_reg_662_reg[2]_1 (\j_mid2_reg_662_reg[2]_1 ),
        .\j_mid2_reg_662_reg[2]_2 (\j_mid2_reg_662_reg[2]_2 ),
        .\j_mid2_reg_662_reg[2]_3 (\j_mid2_reg_662_reg[2]_3 ),
        .load_p1(load_p1),
        .m_axi_gmem_ARADDR(m_axi_gmem_ARADDR),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .m_axi_gmem_RRESP(m_axi_gmem_RRESP),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .\state_reg[0] (bus_read_n_14),
        .\state_reg[0]_0 (bus_read_n_21),
        .tmp_mid2_v_reg_670(tmp_mid2_v_reg_670),
        .\tmp_mid2_v_reg_670_reg[1] (\tmp_mid2_v_reg_670_reg[1] ),
        .\usedw_reg[6] ({bus_read_n_126,bus_read_n_127,bus_read_n_128}),
        .\usedw_reg[7] ({p_0_out__18_carry__0_n_7,p_0_out__18_carry__0_n_8,p_0_out__18_carry__0_n_9,p_0_out__18_carry_n_6,p_0_out__18_carry_n_7,p_0_out__18_carry_n_8,p_0_out__18_carry_n_9}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_gmem_m_axi_write bus_write
       (.AWREADY_Dummy(AWREADY_Dummy),
        .AWVALID_Dummy(AWVALID_Dummy),
        .\B4_sum_reg_695_reg[29] (\B4_sum_reg_695_reg[29] ),
        .D(p_0_in),
        .DI(bus_write_n_32),
        .E(bus_write_n_10),
        .\FSM_sequential_state[1]_i_2__0 (bus_read_n_36),
        .\FSM_sequential_state[1]_i_2__0_0 (bus_read_n_33),
        .\FSM_sequential_state[1]_i_2__0_1 (ap_reg_ioackin_gmem_ARREADY_reg_0),
        .\FSM_sequential_state[1]_i_5 (bus_read_n_21),
        .Q(Q),
        .S({bus_write_n_63,bus_write_n_64,bus_write_n_65,bus_write_n_66}),
        .SR(ap_rst_n_inv),
        .WEBWE(gmem_WVALID),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm_reg[3] ),
        .\ap_CS_fsm_reg[8] (\ap_CS_fsm_reg[8] ),
        .\ap_CS_fsm_reg[8]_0 (bus_write_n_27),
        .ap_block_pp0_stage3_11001(ap_block_pp0_stage3_11001),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg_1),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter2_reg(bus_write_n_25),
        .ap_enable_reg_pp0_iter2_reg_0(bus_write_n_68),
        .ap_reg_ioackin_gmem_ARREADY_reg(bus_write_n_28),
        .ap_reg_ioackin_gmem_ARREADY_reg_0(bus_read_n_40),
        .ap_reg_ioackin_gmem_AWREADY(ap_reg_ioackin_gmem_AWREADY),
        .ap_reg_ioackin_gmem_WREADY(ap_reg_ioackin_gmem_WREADY),
        .ap_reg_ioackin_gmem_WREADY_reg(\ap_CS_fsm_reg[1]_0 [3:2]),
        .ap_rst_n(ap_rst_n),
        .\bus_equal_gen.WVALID_Dummy_reg_0 (\bus_equal_gen.WVALID_Dummy_reg ),
        .\could_multi_bursts.awlen_buf_reg[3]_0 (\could_multi_bursts.awlen_buf_reg[3] ),
        .\could_multi_bursts.loop_cnt_reg[5]_0 (wreq_throttl_n_8),
        .\could_multi_bursts.loop_cnt_reg[5]_1 (wreq_throttl_n_5),
        .\data_p2_reg[0] (\rs_wreq/load_p2 ),
        .\data_p2_reg[29] (\data_p2_reg[29]_1 ),
        .empty_n_reg(empty_n_reg),
        .empty_n_reg_0(empty_n_reg_0),
        .\exitcond_flatten_reg_653_pp0_iter1_reg_reg[0] (\exitcond_flatten_reg_653_pp0_iter1_reg_reg[0] ),
        .\exitcond_flatten_reg_653_pp0_iter1_reg_reg[0]_0 (\exitcond_flatten_reg_653_pp0_iter1_reg_reg[0]_0 ),
        .\exitcond_flatten_reg_653_pp0_iter1_reg_reg[0]_1 (\exitcond_flatten_reg_653_pp0_iter1_reg_reg[0]_1 ),
        .\exitcond_flatten_reg_653_reg[0] (bus_write_n_31),
        .\exitcond_flatten_reg_653_reg[0]_0 (\exitcond_flatten_reg_653_reg[0] ),
        .\exitcond_flatten_reg_653_reg[0]_1 (\exitcond_flatten_reg_653_reg[0]_0 ),
        .\exitcond_flatten_reg_653_reg[0]_2 (\exitcond_flatten_reg_653_reg[0]_1 ),
        .full_n_reg(full_n_reg_0),
        .gmem_AWREADY(gmem_AWREADY),
        .gmem_AWVALID(gmem_AWVALID),
        .gmem_BVALID(gmem_BVALID),
        .gmem_RREADY(gmem_RREADY),
        .gmem_WREADY(gmem_WREADY),
        .m_axi_gmem_AWADDR(m_axi_gmem_AWADDR),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .m_axi_gmem_WDATA(m_axi_gmem_WDATA),
        .m_axi_gmem_WLAST(m_axi_gmem_WLAST),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WSTRB(m_axi_gmem_WSTRB),
        .\q_tmp_reg[0] (bus_read_n_14),
        .throttl_cnt1(throttl_cnt1),
        .throttl_cnt10_out__4(throttl_cnt10_out__4),
        .\throttl_cnt_reg[1] (throttl_cnt_reg),
        .\tmp_15_reg_757_pp0_iter1_reg_reg[4] ({\tmp_15_reg_757_pp0_iter1_reg_reg[4] [8],\tmp_15_reg_757_pp0_iter1_reg_reg[4] [6],\tmp_15_reg_757_pp0_iter1_reg_reg[4] [4:2]}),
        .tmp_6_2_reg_813_reg__0(bus_read_n_39),
        .tmp_6_2_reg_813_reg__0_0(bus_read_n_125),
        .tmp_6_2_reg_813_reg__0_1(bus_read_n_37),
        .tmp_6_fu_580_p2(tmp_6_fu_580_p2),
        .\usedw_reg[5] (\buff_wdata/usedw_reg ),
        .\usedw_reg[6] ({bus_write_n_75,bus_write_n_76,bus_write_n_77}),
        .\usedw_reg[7] ({p_0_out_carry__0_n_7,p_0_out_carry__0_n_8,p_0_out_carry__0_n_9,p_0_out_carry_n_6,p_0_out_carry_n_7,p_0_out_carry_n_8,p_0_out_carry_n_9}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out__18_carry
       (.CI(1'b0),
        .CO({p_0_out__18_carry_n_2,p_0_out__18_carry_n_3,p_0_out__18_carry_n_4,p_0_out__18_carry_n_5}),
        .CYINIT(\buff_rdata/usedw_reg [0]),
        .DI({\buff_rdata/usedw_reg [3:1],bus_read_n_42}),
        .O({p_0_out__18_carry_n_6,p_0_out__18_carry_n_7,p_0_out__18_carry_n_8,p_0_out__18_carry_n_9}),
        .S({bus_read_n_107,bus_read_n_108,bus_read_n_109,bus_read_n_110}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out__18_carry__0
       (.CI(p_0_out__18_carry_n_2),
        .CO({NLW_p_0_out__18_carry__0_CO_UNCONNECTED[3:2],p_0_out__18_carry__0_n_4,p_0_out__18_carry__0_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\buff_rdata/usedw_reg [5:4]}),
        .O({NLW_p_0_out__18_carry__0_O_UNCONNECTED[3],p_0_out__18_carry__0_n_7,p_0_out__18_carry__0_n_8,p_0_out__18_carry__0_n_9}),
        .S({1'b0,bus_read_n_126,bus_read_n_127,bus_read_n_128}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry
       (.CI(1'b0),
        .CO({p_0_out_carry_n_2,p_0_out_carry_n_3,p_0_out_carry_n_4,p_0_out_carry_n_5}),
        .CYINIT(\buff_wdata/usedw_reg [0]),
        .DI({\buff_wdata/usedw_reg [3:1],bus_write_n_32}),
        .O({p_0_out_carry_n_6,p_0_out_carry_n_7,p_0_out_carry_n_8,p_0_out_carry_n_9}),
        .S({bus_write_n_63,bus_write_n_64,bus_write_n_65,bus_write_n_66}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry__0
       (.CI(p_0_out_carry_n_2),
        .CO({NLW_p_0_out_carry__0_CO_UNCONNECTED[3:2],p_0_out_carry__0_n_4,p_0_out_carry__0_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\buff_wdata/usedw_reg [5:4]}),
        .O({NLW_p_0_out_carry__0_O_UNCONNECTED[3],p_0_out_carry__0_n_7,p_0_out_carry__0_n_8,p_0_out_carry__0_n_9}),
        .S({1'b0,bus_write_n_75,bus_write_n_76,bus_write_n_77}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_gmem_m_axi_throttl wreq_throttl
       (.AWREADY_Dummy(AWREADY_Dummy),
        .AWVALID_Dummy(AWVALID_Dummy),
        .D(p_0_in),
        .E(bus_write_n_10),
        .Q(throttl_cnt_reg),
        .SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .throttl_cnt1(throttl_cnt1),
        .throttl_cnt10_out__4(throttl_cnt10_out__4),
        .\throttl_cnt_reg[1]_0 (wreq_throttl_n_5),
        .\throttl_cnt_reg[3]_0 (\could_multi_bursts.awlen_buf_reg[3] [3:2]),
        .\throttl_cnt_reg[6]_0 (wreq_throttl_n_8));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_gmem_m_axi_buffer
   (full_n_reg_0,
    data_valid,
    ap_rst_n_0,
    \usedw_reg[5]_0 ,
    ap_reg_ioackin_gmem_WREADY_reg,
    DI,
    dout_valid_reg_0,
    S,
    \exitcond_flatten_reg_653_reg[0] ,
    \ap_CS_fsm_reg[3] ,
    \exitcond_flatten_reg_653_pp0_iter1_reg_reg[0] ,
    \usedw_reg[6]_0 ,
    \dout_buf_reg[35]_0 ,
    ap_clk,
    Q,
    WEBWE,
    ap_rst_n,
    burst_valid,
    m_axi_gmem_WREADY,
    dout_valid_reg_1,
    \q_tmp_reg[0]_0 ,
    ap_reg_ioackin_gmem_WREADY,
    \ap_CS_fsm_reg[4] ,
    \q_tmp_reg[0]_1 ,
    \q_tmp_reg[0]_2 ,
    \ap_CS_fsm_reg[4]_0 ,
    ap_block_pp0_stage3_11001,
    \gmem_addr_1_reg_700_reg[29] ,
    \tmp_6_reg_783_reg[16]__0 ,
    \usedw_reg[7]_0 );
  output full_n_reg_0;
  output data_valid;
  output ap_rst_n_0;
  output [5:0]\usedw_reg[5]_0 ;
  output [0:0]ap_reg_ioackin_gmem_WREADY_reg;
  output [0:0]DI;
  output dout_valid_reg_0;
  output [3:0]S;
  output [0:0]\exitcond_flatten_reg_653_reg[0] ;
  output \ap_CS_fsm_reg[3] ;
  output [0:0]\exitcond_flatten_reg_653_pp0_iter1_reg_reg[0] ;
  output [2:0]\usedw_reg[6]_0 ;
  output [35:0]\dout_buf_reg[35]_0 ;
  input ap_clk;
  input [31:0]Q;
  input [0:0]WEBWE;
  input ap_rst_n;
  input burst_valid;
  input m_axi_gmem_WREADY;
  input dout_valid_reg_1;
  input \q_tmp_reg[0]_0 ;
  input ap_reg_ioackin_gmem_WREADY;
  input [1:0]\ap_CS_fsm_reg[4] ;
  input \q_tmp_reg[0]_1 ;
  input \q_tmp_reg[0]_2 ;
  input \ap_CS_fsm_reg[4]_0 ;
  input ap_block_pp0_stage3_11001;
  input \gmem_addr_1_reg_700_reg[29] ;
  input \tmp_6_reg_783_reg[16]__0 ;
  input [6:0]\usedw_reg[7]_0 ;

  wire [0:0]DI;
  wire [31:0]Q;
  wire [3:0]S;
  wire [0:0]WEBWE;
  wire \ap_CS_fsm_reg[3] ;
  wire [1:0]\ap_CS_fsm_reg[4] ;
  wire \ap_CS_fsm_reg[4]_0 ;
  wire ap_block_pp0_stage3_11001;
  wire ap_clk;
  wire ap_reg_ioackin_gmem_WREADY;
  wire [0:0]ap_reg_ioackin_gmem_WREADY_reg;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire burst_valid;
  wire data_valid;
  wire \dout_buf[0]_i_1_n_2 ;
  wire \dout_buf[10]_i_1_n_2 ;
  wire \dout_buf[11]_i_1_n_2 ;
  wire \dout_buf[12]_i_1_n_2 ;
  wire \dout_buf[13]_i_1_n_2 ;
  wire \dout_buf[14]_i_1_n_2 ;
  wire \dout_buf[15]_i_1_n_2 ;
  wire \dout_buf[16]_i_1_n_2 ;
  wire \dout_buf[17]_i_1_n_2 ;
  wire \dout_buf[18]_i_1_n_2 ;
  wire \dout_buf[19]_i_1_n_2 ;
  wire \dout_buf[1]_i_1_n_2 ;
  wire \dout_buf[20]_i_1_n_2 ;
  wire \dout_buf[21]_i_1_n_2 ;
  wire \dout_buf[22]_i_1_n_2 ;
  wire \dout_buf[23]_i_1_n_2 ;
  wire \dout_buf[24]_i_1_n_2 ;
  wire \dout_buf[25]_i_1_n_2 ;
  wire \dout_buf[26]_i_1_n_2 ;
  wire \dout_buf[27]_i_1_n_2 ;
  wire \dout_buf[28]_i_1_n_2 ;
  wire \dout_buf[29]_i_1_n_2 ;
  wire \dout_buf[2]_i_1_n_2 ;
  wire \dout_buf[30]_i_1_n_2 ;
  wire \dout_buf[31]_i_1_n_2 ;
  wire \dout_buf[32]_i_1_n_2 ;
  wire \dout_buf[33]_i_1_n_2 ;
  wire \dout_buf[34]_i_1_n_2 ;
  wire \dout_buf[35]_i_1_n_2 ;
  wire \dout_buf[3]_i_1_n_2 ;
  wire \dout_buf[4]_i_1_n_2 ;
  wire \dout_buf[5]_i_1_n_2 ;
  wire \dout_buf[6]_i_1_n_2 ;
  wire \dout_buf[7]_i_1_n_2 ;
  wire \dout_buf[8]_i_1_n_2 ;
  wire \dout_buf[9]_i_1_n_2 ;
  wire [35:0]\dout_buf_reg[35]_0 ;
  wire dout_valid_i_1_n_2;
  wire dout_valid_reg_0;
  wire dout_valid_reg_1;
  wire empty_n_i_1_n_2;
  wire empty_n_i_2_n_2;
  wire empty_n_i_3_n_2;
  wire empty_n_reg_n_2;
  wire [0:0]\exitcond_flatten_reg_653_pp0_iter1_reg_reg[0] ;
  wire [0:0]\exitcond_flatten_reg_653_reg[0] ;
  wire full_n_i_1_n_2;
  wire full_n_i_2__5_n_2;
  wire full_n_i_3__1_n_2;
  wire full_n_reg_0;
  wire \gmem_addr_1_reg_700_reg[29] ;
  wire m_axi_gmem_WREADY;
  wire mem_reg_i_10_n_2;
  wire mem_reg_i_11_n_2;
  wire mem_reg_i_12_n_2;
  wire mem_reg_i_13_n_2;
  wire mem_reg_i_15_n_2;
  wire pop;
  wire push;
  wire [35:0]q_buf;
  wire [35:0]q_tmp;
  wire \q_tmp_reg[0]_0 ;
  wire \q_tmp_reg[0]_1 ;
  wire \q_tmp_reg[0]_2 ;
  wire [7:0]raddr;
  wire \raddr[0]_i_1_n_2 ;
  wire \raddr[1]_i_1_n_2 ;
  wire \raddr[2]_i_1_n_2 ;
  wire \raddr[3]_i_1_n_2 ;
  wire \raddr[4]_i_1_n_2 ;
  wire \raddr[5]_i_1_n_2 ;
  wire \raddr[6]_i_1_n_2 ;
  wire \raddr[7]_i_2_n_2 ;
  wire [7:0]rnext;
  wire show_ahead;
  wire show_ahead0;
  wire show_ahead_i_2_n_2;
  wire show_ahead_i_3_n_2;
  wire \tmp_6_reg_783_reg[16]__0 ;
  wire \usedw[0]_i_1_n_2 ;
  wire \usedw[7]_i_1_n_2 ;
  wire [5:0]\usedw_reg[5]_0 ;
  wire [2:0]\usedw_reg[6]_0 ;
  wire [6:0]\usedw_reg[7]_0 ;
  wire [7:6]usedw_reg__0;
  wire [7:0]waddr;
  wire \waddr[0]_i_1_n_2 ;
  wire \waddr[1]_i_1_n_2 ;
  wire \waddr[2]_i_1_n_2 ;
  wire \waddr[3]_i_1_n_2 ;
  wire \waddr[4]_i_1_n_2 ;
  wire \waddr[5]_i_1__0_n_2 ;
  wire \waddr[6]_i_1_n_2 ;
  wire \waddr[6]_i_2_n_2 ;
  wire \waddr[7]_i_2_n_2 ;
  wire \waddr[7]_i_3_n_2 ;
  wire \waddr[7]_i_4_n_2 ;

  LUT6 #(
    .INIT(64'hFFFFEF000000EF00)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(ap_reg_ioackin_gmem_WREADY),
        .I1(full_n_reg_0),
        .I2(\ap_CS_fsm_reg[4]_0 ),
        .I3(\ap_CS_fsm_reg[4] [0]),
        .I4(ap_block_pp0_stage3_11001),
        .I5(\ap_CS_fsm_reg[4] [1]),
        .O(ap_reg_ioackin_gmem_WREADY_reg));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'h88F8)) 
    \bus_equal_gen.WVALID_Dummy_i_1 
       (.I0(data_valid),
        .I1(burst_valid),
        .I2(dout_valid_reg_1),
        .I3(m_axi_gmem_WREADY),
        .O(dout_valid_reg_0));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.awaddr_buf[31]_i_1 
       (.I0(ap_rst_n),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(q_tmp[0]),
        .I1(q_buf[0]),
        .I2(show_ahead),
        .O(\dout_buf[0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[10]_i_1 
       (.I0(q_tmp[10]),
        .I1(q_buf[10]),
        .I2(show_ahead),
        .O(\dout_buf[10]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[11]_i_1 
       (.I0(q_tmp[11]),
        .I1(q_buf[11]),
        .I2(show_ahead),
        .O(\dout_buf[11]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[12]_i_1 
       (.I0(q_tmp[12]),
        .I1(q_buf[12]),
        .I2(show_ahead),
        .O(\dout_buf[12]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[13]_i_1 
       (.I0(q_tmp[13]),
        .I1(q_buf[13]),
        .I2(show_ahead),
        .O(\dout_buf[13]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[14]_i_1 
       (.I0(q_tmp[14]),
        .I1(q_buf[14]),
        .I2(show_ahead),
        .O(\dout_buf[14]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[15]_i_1 
       (.I0(q_tmp[15]),
        .I1(q_buf[15]),
        .I2(show_ahead),
        .O(\dout_buf[15]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[16]_i_1 
       (.I0(q_tmp[16]),
        .I1(q_buf[16]),
        .I2(show_ahead),
        .O(\dout_buf[16]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[17]_i_1 
       (.I0(q_tmp[17]),
        .I1(q_buf[17]),
        .I2(show_ahead),
        .O(\dout_buf[17]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[18]_i_1 
       (.I0(q_tmp[18]),
        .I1(q_buf[18]),
        .I2(show_ahead),
        .O(\dout_buf[18]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[19]_i_1 
       (.I0(q_tmp[19]),
        .I1(q_buf[19]),
        .I2(show_ahead),
        .O(\dout_buf[19]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(q_tmp[1]),
        .I1(q_buf[1]),
        .I2(show_ahead),
        .O(\dout_buf[1]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[20]_i_1 
       (.I0(q_tmp[20]),
        .I1(q_buf[20]),
        .I2(show_ahead),
        .O(\dout_buf[20]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[21]_i_1 
       (.I0(q_tmp[21]),
        .I1(q_buf[21]),
        .I2(show_ahead),
        .O(\dout_buf[21]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[22]_i_1 
       (.I0(q_tmp[22]),
        .I1(q_buf[22]),
        .I2(show_ahead),
        .O(\dout_buf[22]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[23]_i_1 
       (.I0(q_tmp[23]),
        .I1(q_buf[23]),
        .I2(show_ahead),
        .O(\dout_buf[23]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[24]_i_1 
       (.I0(q_tmp[24]),
        .I1(q_buf[24]),
        .I2(show_ahead),
        .O(\dout_buf[24]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[25]_i_1 
       (.I0(q_tmp[25]),
        .I1(q_buf[25]),
        .I2(show_ahead),
        .O(\dout_buf[25]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[26]_i_1 
       (.I0(q_tmp[26]),
        .I1(q_buf[26]),
        .I2(show_ahead),
        .O(\dout_buf[26]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[27]_i_1 
       (.I0(q_tmp[27]),
        .I1(q_buf[27]),
        .I2(show_ahead),
        .O(\dout_buf[27]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[28]_i_1 
       (.I0(q_tmp[28]),
        .I1(q_buf[28]),
        .I2(show_ahead),
        .O(\dout_buf[28]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[29]_i_1 
       (.I0(q_tmp[29]),
        .I1(q_buf[29]),
        .I2(show_ahead),
        .O(\dout_buf[29]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(q_tmp[2]),
        .I1(q_buf[2]),
        .I2(show_ahead),
        .O(\dout_buf[2]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[30]_i_1 
       (.I0(q_tmp[30]),
        .I1(q_buf[30]),
        .I2(show_ahead),
        .O(\dout_buf[30]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[31]_i_1 
       (.I0(q_tmp[31]),
        .I1(q_buf[31]),
        .I2(show_ahead),
        .O(\dout_buf[31]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[32]_i_1 
       (.I0(q_tmp[35]),
        .I1(q_buf[32]),
        .I2(show_ahead),
        .O(\dout_buf[32]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[33]_i_1 
       (.I0(q_tmp[35]),
        .I1(q_buf[33]),
        .I2(show_ahead),
        .O(\dout_buf[33]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[34]_i_1 
       (.I0(q_tmp[35]),
        .I1(q_buf[34]),
        .I2(show_ahead),
        .O(\dout_buf[34]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[35]_i_1 
       (.I0(q_tmp[35]),
        .I1(q_buf[35]),
        .I2(show_ahead),
        .O(\dout_buf[35]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(q_tmp[3]),
        .I1(q_buf[3]),
        .I2(show_ahead),
        .O(\dout_buf[3]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(q_tmp[4]),
        .I1(q_buf[4]),
        .I2(show_ahead),
        .O(\dout_buf[4]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(q_tmp[5]),
        .I1(q_buf[5]),
        .I2(show_ahead),
        .O(\dout_buf[5]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(q_tmp[6]),
        .I1(q_buf[6]),
        .I2(show_ahead),
        .O(\dout_buf[6]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(q_tmp[7]),
        .I1(q_buf[7]),
        .I2(show_ahead),
        .O(\dout_buf[7]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[8]_i_1 
       (.I0(q_tmp[8]),
        .I1(q_buf[8]),
        .I2(show_ahead),
        .O(\dout_buf[8]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[9]_i_1 
       (.I0(q_tmp[9]),
        .I1(q_buf[9]),
        .I2(show_ahead),
        .O(\dout_buf[9]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_2 ),
        .Q(\dout_buf_reg[35]_0 [0]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[10]_i_1_n_2 ),
        .Q(\dout_buf_reg[35]_0 [10]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[11]_i_1_n_2 ),
        .Q(\dout_buf_reg[35]_0 [11]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[12]_i_1_n_2 ),
        .Q(\dout_buf_reg[35]_0 [12]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[13]_i_1_n_2 ),
        .Q(\dout_buf_reg[35]_0 [13]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[14]_i_1_n_2 ),
        .Q(\dout_buf_reg[35]_0 [14]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[15]_i_1_n_2 ),
        .Q(\dout_buf_reg[35]_0 [15]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[16]_i_1_n_2 ),
        .Q(\dout_buf_reg[35]_0 [16]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[17]_i_1_n_2 ),
        .Q(\dout_buf_reg[35]_0 [17]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[18]_i_1_n_2 ),
        .Q(\dout_buf_reg[35]_0 [18]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[19]_i_1_n_2 ),
        .Q(\dout_buf_reg[35]_0 [19]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_2 ),
        .Q(\dout_buf_reg[35]_0 [1]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[20]_i_1_n_2 ),
        .Q(\dout_buf_reg[35]_0 [20]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[21]_i_1_n_2 ),
        .Q(\dout_buf_reg[35]_0 [21]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[22]_i_1_n_2 ),
        .Q(\dout_buf_reg[35]_0 [22]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[23]_i_1_n_2 ),
        .Q(\dout_buf_reg[35]_0 [23]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[24]_i_1_n_2 ),
        .Q(\dout_buf_reg[35]_0 [24]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[25]_i_1_n_2 ),
        .Q(\dout_buf_reg[35]_0 [25]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[26]_i_1_n_2 ),
        .Q(\dout_buf_reg[35]_0 [26]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[27]_i_1_n_2 ),
        .Q(\dout_buf_reg[35]_0 [27]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[28]_i_1_n_2 ),
        .Q(\dout_buf_reg[35]_0 [28]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[29]_i_1_n_2 ),
        .Q(\dout_buf_reg[35]_0 [29]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_2 ),
        .Q(\dout_buf_reg[35]_0 [2]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[30]_i_1_n_2 ),
        .Q(\dout_buf_reg[35]_0 [30]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[31]_i_1_n_2 ),
        .Q(\dout_buf_reg[35]_0 [31]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[32]_i_1_n_2 ),
        .Q(\dout_buf_reg[35]_0 [32]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[33]_i_1_n_2 ),
        .Q(\dout_buf_reg[35]_0 [33]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[34]_i_1_n_2 ),
        .Q(\dout_buf_reg[35]_0 [34]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[35]_i_1_n_2 ),
        .Q(\dout_buf_reg[35]_0 [35]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_2 ),
        .Q(\dout_buf_reg[35]_0 [3]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_2 ),
        .Q(\dout_buf_reg[35]_0 [4]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_2 ),
        .Q(\dout_buf_reg[35]_0 [5]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_2 ),
        .Q(\dout_buf_reg[35]_0 [6]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_2 ),
        .Q(\dout_buf_reg[35]_0 [7]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[8]_i_1_n_2 ),
        .Q(\dout_buf_reg[35]_0 [8]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[9]_i_1_n_2 ),
        .Q(\dout_buf_reg[35]_0 [9]),
        .R(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT5 #(
    .INIT(32'hAEAAFFAA)) 
    dout_valid_i_1
       (.I0(empty_n_reg_n_2),
        .I1(dout_valid_reg_1),
        .I2(m_axi_gmem_WREADY),
        .I3(data_valid),
        .I4(burst_valid),
        .O(dout_valid_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1_n_2),
        .Q(data_valid),
        .R(ap_rst_n_0));
  LUT4 #(
    .INIT(16'hFB38)) 
    empty_n_i_1
       (.I0(empty_n_i_2_n_2),
        .I1(pop),
        .I2(push),
        .I3(empty_n_reg_n_2),
        .O(empty_n_i_1_n_2));
  LUT5 #(
    .INIT(32'hFFFBFFFF)) 
    empty_n_i_2
       (.I0(\usedw_reg[5]_0 [1]),
        .I1(\usedw_reg[5]_0 [0]),
        .I2(\usedw_reg[5]_0 [2]),
        .I3(\usedw_reg[5]_0 [3]),
        .I4(empty_n_i_3_n_2),
        .O(empty_n_i_2_n_2));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    empty_n_i_3
       (.I0(usedw_reg__0[6]),
        .I1(usedw_reg__0[7]),
        .I2(\usedw_reg[5]_0 [5]),
        .I3(\usedw_reg[5]_0 [4]),
        .O(empty_n_i_3_n_2));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_2),
        .Q(empty_n_reg_n_2),
        .R(ap_rst_n_0));
  LUT5 #(
    .INIT(32'hAFCFFFAF)) 
    full_n_i_1
       (.I0(full_n_reg_0),
        .I1(full_n_i_2__5_n_2),
        .I2(ap_rst_n),
        .I3(pop),
        .I4(push),
        .O(full_n_i_1_n_2));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    full_n_i_2__5
       (.I0(\usedw_reg[5]_0 [2]),
        .I1(\usedw_reg[5]_0 [3]),
        .I2(\usedw_reg[5]_0 [0]),
        .I3(\usedw_reg[5]_0 [1]),
        .I4(full_n_i_3__1_n_2),
        .O(full_n_i_2__5_n_2));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    full_n_i_3__1
       (.I0(\usedw_reg[5]_0 [5]),
        .I1(\usedw_reg[5]_0 [4]),
        .I2(usedw_reg__0[6]),
        .I3(usedw_reg__0[7]),
        .O(full_n_i_3__1_n_2));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_2),
        .Q(full_n_reg_0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \gmem_addr_1_reg_700[29]_i_1 
       (.I0(\ap_CS_fsm_reg[3] ),
        .I1(\gmem_addr_1_reg_700_reg[29] ),
        .O(\exitcond_flatten_reg_653_reg[0] ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "9216" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "35" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "35" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,rnext,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,waddr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(Q[15:0]),
        .DIBDI(Q[31:16]),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(q_buf[15:0]),
        .DOBDO(q_buf[31:16]),
        .DOPADOP(q_buf[33:32]),
        .DOPBDOP(q_buf[35:34]),
        .ENARDEN(1'b1),
        .ENBWREN(full_n_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE}));
  LUT5 #(
    .INIT(32'h7080FF00)) 
    mem_reg_i_1
       (.I0(raddr[6]),
        .I1(mem_reg_i_10_n_2),
        .I2(mem_reg_i_11_n_2),
        .I3(raddr[7]),
        .I4(pop),
        .O(rnext[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    mem_reg_i_10
       (.I0(raddr[5]),
        .I1(raddr[3]),
        .I2(raddr[1]),
        .I3(raddr[0]),
        .I4(raddr[2]),
        .I5(raddr[4]),
        .O(mem_reg_i_10_n_2));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    mem_reg_i_11
       (.I0(raddr[5]),
        .I1(raddr[4]),
        .I2(raddr[6]),
        .I3(raddr[7]),
        .I4(mem_reg_i_15_n_2),
        .O(mem_reg_i_11_n_2));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    mem_reg_i_12
       (.I0(raddr[4]),
        .I1(raddr[2]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .I4(raddr[3]),
        .O(mem_reg_i_12_n_2));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT2 #(
    .INIT(4'h7)) 
    mem_reg_i_13
       (.I0(raddr[1]),
        .I1(raddr[0]),
        .O(mem_reg_i_13_n_2));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    mem_reg_i_15
       (.I0(raddr[2]),
        .I1(raddr[3]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .O(mem_reg_i_15_n_2));
  LUT4 #(
    .INIT(16'h48F0)) 
    mem_reg_i_2
       (.I0(mem_reg_i_10_n_2),
        .I1(mem_reg_i_11_n_2),
        .I2(raddr[6]),
        .I3(pop),
        .O(rnext[6]));
  LUT4 #(
    .INIT(16'h48F0)) 
    mem_reg_i_3
       (.I0(mem_reg_i_12_n_2),
        .I1(mem_reg_i_11_n_2),
        .I2(raddr[5]),
        .I3(pop),
        .O(rnext[5]));
  LUT6 #(
    .INIT(64'hDF002000FFFF0000)) 
    mem_reg_i_4
       (.I0(raddr[3]),
        .I1(mem_reg_i_13_n_2),
        .I2(raddr[2]),
        .I3(mem_reg_i_11_n_2),
        .I4(raddr[4]),
        .I5(pop),
        .O(rnext[4]));
  LUT6 #(
    .INIT(64'h7F008000FFFF0000)) 
    mem_reg_i_5
       (.I0(raddr[2]),
        .I1(raddr[0]),
        .I2(raddr[1]),
        .I3(mem_reg_i_11_n_2),
        .I4(raddr[3]),
        .I5(pop),
        .O(rnext[3]));
  LUT5 #(
    .INIT(32'h7080FF00)) 
    mem_reg_i_6
       (.I0(raddr[1]),
        .I1(raddr[0]),
        .I2(mem_reg_i_11_n_2),
        .I3(raddr[2]),
        .I4(pop),
        .O(rnext[2]));
  LUT4 #(
    .INIT(16'h48F0)) 
    mem_reg_i_7
       (.I0(raddr[0]),
        .I1(mem_reg_i_11_n_2),
        .I2(raddr[1]),
        .I3(pop),
        .O(rnext[1]));
  LUT3 #(
    .INIT(8'h2C)) 
    mem_reg_i_8
       (.I0(mem_reg_i_11_n_2),
        .I1(raddr[0]),
        .I2(pop),
        .O(rnext[0]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_1
       (.I0(usedw_reg__0[6]),
        .I1(usedw_reg__0[7]),
        .O(\usedw_reg[6]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_2
       (.I0(\usedw_reg[5]_0 [5]),
        .I1(usedw_reg__0[6]),
        .O(\usedw_reg[6]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_3
       (.I0(\usedw_reg[5]_0 [4]),
        .I1(\usedw_reg[5]_0 [5]),
        .O(\usedw_reg[6]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    p_0_out_carry_i_1
       (.I0(\usedw_reg[5]_0 [1]),
        .O(DI));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_2
       (.I0(\usedw_reg[5]_0 [3]),
        .I1(\usedw_reg[5]_0 [4]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_3
       (.I0(\usedw_reg[5]_0 [2]),
        .I1(\usedw_reg[5]_0 [3]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_4
       (.I0(\usedw_reg[5]_0 [1]),
        .I1(\usedw_reg[5]_0 [2]),
        .O(S[1]));
  LUT3 #(
    .INIT(8'h65)) 
    p_0_out_carry_i_5
       (.I0(\usedw_reg[5]_0 [1]),
        .I1(pop),
        .I2(push),
        .O(S[0]));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[0]),
        .Q(q_tmp[0]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[10]),
        .Q(q_tmp[10]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[11] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[11]),
        .Q(q_tmp[11]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[12] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[12]),
        .Q(q_tmp[12]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[13] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[13]),
        .Q(q_tmp[13]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[14] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[14]),
        .Q(q_tmp[14]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[15] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[15]),
        .Q(q_tmp[15]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[16] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[16]),
        .Q(q_tmp[16]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[17] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[17]),
        .Q(q_tmp[17]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[18] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[18]),
        .Q(q_tmp[18]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[19] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[19]),
        .Q(q_tmp[19]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[1]),
        .Q(q_tmp[1]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[20] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[20]),
        .Q(q_tmp[20]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[21] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[21]),
        .Q(q_tmp[21]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[22] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[22]),
        .Q(q_tmp[22]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[23] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[23]),
        .Q(q_tmp[23]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[24] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[24]),
        .Q(q_tmp[24]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[25] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[25]),
        .Q(q_tmp[25]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[26] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[26]),
        .Q(q_tmp[26]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[27] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[27]),
        .Q(q_tmp[27]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[28] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[28]),
        .Q(q_tmp[28]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[29] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[29]),
        .Q(q_tmp[29]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[2]),
        .Q(q_tmp[2]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[30] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[30]),
        .Q(q_tmp[30]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[31] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[31]),
        .Q(q_tmp[31]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[35] 
       (.C(ap_clk),
        .CE(push),
        .D(1'b1),
        .Q(q_tmp[35]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[3]),
        .Q(q_tmp[3]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[4]),
        .Q(q_tmp[4]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[5]),
        .Q(q_tmp[5]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[6]),
        .Q(q_tmp[6]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[7]),
        .Q(q_tmp[7]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[8]),
        .Q(q_tmp[8]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[9]),
        .Q(q_tmp[9]),
        .R(ap_rst_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    \raddr[0]_i_1 
       (.I0(mem_reg_i_11_n_2),
        .I1(raddr[0]),
        .O(\raddr[0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \raddr[1]_i_1 
       (.I0(raddr[1]),
        .I1(raddr[0]),
        .I2(mem_reg_i_11_n_2),
        .O(\raddr[1]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'h6A00)) 
    \raddr[2]_i_1 
       (.I0(raddr[2]),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(mem_reg_i_11_n_2),
        .O(\raddr[2]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT5 #(
    .INIT(32'h6AAA0000)) 
    \raddr[3]_i_1 
       (.I0(raddr[3]),
        .I1(raddr[2]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .I4(mem_reg_i_11_n_2),
        .O(\raddr[3]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h6AAAAAAA00000000)) 
    \raddr[4]_i_1 
       (.I0(raddr[4]),
        .I1(raddr[3]),
        .I2(raddr[1]),
        .I3(raddr[0]),
        .I4(raddr[2]),
        .I5(mem_reg_i_11_n_2),
        .O(\raddr[4]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hAA6AAAAA00000000)) 
    \raddr[5]_i_1 
       (.I0(raddr[5]),
        .I1(raddr[4]),
        .I2(raddr[2]),
        .I3(mem_reg_i_13_n_2),
        .I4(raddr[3]),
        .I5(mem_reg_i_11_n_2),
        .O(\raddr[5]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \raddr[6]_i_1 
       (.I0(raddr[6]),
        .I1(mem_reg_i_10_n_2),
        .I2(mem_reg_i_11_n_2),
        .O(\raddr[6]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hA222A2A2)) 
    \raddr[7]_i_1 
       (.I0(empty_n_reg_n_2),
        .I1(data_valid),
        .I2(burst_valid),
        .I3(m_axi_gmem_WREADY),
        .I4(dout_valid_reg_1),
        .O(pop));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'h6A00)) 
    \raddr[7]_i_2 
       (.I0(raddr[7]),
        .I1(raddr[6]),
        .I2(mem_reg_i_10_n_2),
        .I3(mem_reg_i_11_n_2),
        .O(\raddr[7]_i_2_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[0]_i_1_n_2 ),
        .Q(raddr[0]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[1]_i_1_n_2 ),
        .Q(raddr[1]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[2]_i_1_n_2 ),
        .Q(raddr[2]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[3]_i_1_n_2 ),
        .Q(raddr[3]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[4]_i_1_n_2 ),
        .Q(raddr[4]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[5]_i_1_n_2 ),
        .Q(raddr[5]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[6]_i_1_n_2 ),
        .Q(raddr[6]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[7]_i_2_n_2 ),
        .Q(raddr[7]),
        .R(ap_rst_n_0));
  LUT4 #(
    .INIT(16'h0002)) 
    show_ahead_i_1
       (.I0(push),
        .I1(show_ahead_i_2_n_2),
        .I2(usedw_reg__0[6]),
        .I3(usedw_reg__0[7]),
        .O(show_ahead0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFFE)) 
    show_ahead_i_2
       (.I0(\usedw_reg[5]_0 [1]),
        .I1(\usedw_reg[5]_0 [2]),
        .I2(pop),
        .I3(\usedw_reg[5]_0 [0]),
        .I4(\usedw_reg[5]_0 [3]),
        .I5(show_ahead_i_3_n_2),
        .O(show_ahead_i_2_n_2));
  LUT2 #(
    .INIT(4'hE)) 
    show_ahead_i_3
       (.I0(\usedw_reg[5]_0 [4]),
        .I1(\usedw_reg[5]_0 [5]),
        .O(show_ahead_i_3_n_2));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead),
        .R(ap_rst_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_6_1_fu_584_p2_i_3
       (.I0(\ap_CS_fsm_reg[3] ),
        .I1(\tmp_6_reg_783_reg[16]__0 ),
        .O(\exitcond_flatten_reg_653_pp0_iter1_reg_reg[0] ));
  LUT6 #(
    .INIT(64'h00000000AAAAAA8A)) 
    tmp_6_1_fu_584_p2_i_37
       (.I0(\ap_CS_fsm_reg[4] [0]),
        .I1(\q_tmp_reg[0]_1 ),
        .I2(\q_tmp_reg[0]_2 ),
        .I3(full_n_reg_0),
        .I4(ap_reg_ioackin_gmem_WREADY),
        .I5(ap_block_pp0_stage3_11001),
        .O(\ap_CS_fsm_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[0]_i_1 
       (.I0(\usedw_reg[5]_0 [0]),
        .O(\usedw[0]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h66A6A6A666A666A6)) 
    \usedw[7]_i_1 
       (.I0(push),
        .I1(empty_n_reg_n_2),
        .I2(data_valid),
        .I3(burst_valid),
        .I4(m_axi_gmem_WREADY),
        .I5(dout_valid_reg_1),
        .O(\usedw[7]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[0] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_2 ),
        .D(\usedw[0]_i_1_n_2 ),
        .Q(\usedw_reg[5]_0 [0]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[1] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_2 ),
        .D(\usedw_reg[7]_0 [0]),
        .Q(\usedw_reg[5]_0 [1]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[2] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_2 ),
        .D(\usedw_reg[7]_0 [1]),
        .Q(\usedw_reg[5]_0 [2]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[3] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_2 ),
        .D(\usedw_reg[7]_0 [2]),
        .Q(\usedw_reg[5]_0 [3]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[4] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_2 ),
        .D(\usedw_reg[7]_0 [3]),
        .Q(\usedw_reg[5]_0 [4]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[5] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_2 ),
        .D(\usedw_reg[7]_0 [4]),
        .Q(\usedw_reg[5]_0 [5]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[6] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_2 ),
        .D(\usedw_reg[7]_0 [5]),
        .Q(usedw_reg__0[6]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[7] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_2 ),
        .D(\usedw_reg[7]_0 [6]),
        .Q(usedw_reg__0[7]),
        .R(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \waddr[0]_i_1 
       (.I0(waddr[0]),
        .O(\waddr[0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \waddr[1]_i_1 
       (.I0(waddr[0]),
        .I1(waddr[1]),
        .O(\waddr[1]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \waddr[2]_i_1 
       (.I0(waddr[2]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .O(\waddr[2]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \waddr[3]_i_1 
       (.I0(waddr[3]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[3]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \waddr[4]_i_1 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .O(\waddr[4]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[5]_i_1__0 
       (.I0(waddr[5]),
        .I1(waddr[3]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(waddr[4]),
        .O(\waddr[5]_i_1__0_n_2 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[6]_i_1 
       (.I0(waddr[6]),
        .I1(waddr[4]),
        .I2(waddr[2]),
        .I3(\waddr[6]_i_2_n_2 ),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[6]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_2 
       (.I0(waddr[1]),
        .I1(waddr[0]),
        .O(\waddr[6]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \waddr[7]_i_1 
       (.I0(full_n_reg_0),
        .I1(\q_tmp_reg[0]_0 ),
        .I2(ap_reg_ioackin_gmem_WREADY),
        .I3(\ap_CS_fsm_reg[4] [0]),
        .I4(\q_tmp_reg[0]_1 ),
        .I5(\q_tmp_reg[0]_2 ),
        .O(push));
  LUT4 #(
    .INIT(16'hB8CC)) 
    \waddr[7]_i_2 
       (.I0(\waddr[7]_i_3_n_2 ),
        .I1(waddr[7]),
        .I2(\waddr[7]_i_4_n_2 ),
        .I3(waddr[6]),
        .O(\waddr[7]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[7]_i_3 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \waddr[7]_i_4 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_4_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1_n_2 ),
        .Q(waddr[0]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1_n_2 ),
        .Q(waddr[1]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1_n_2 ),
        .Q(waddr[2]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1_n_2 ),
        .Q(waddr[3]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[4]_i_1_n_2 ),
        .Q(waddr[4]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[5]_i_1__0_n_2 ),
        .Q(waddr[5]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[6]_i_1_n_2 ),
        .Q(waddr[6]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[7]_i_2_n_2 ),
        .Q(waddr[7]),
        .R(ap_rst_n_0));
endmodule

(* ORIG_REF_NAME = "matrixmul_gmem_m_axi_buffer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_gmem_m_axi_buffer__parameterized0
   (full_n_reg_0,
    beat_valid,
    Q,
    E,
    DI,
    dout_valid_reg_0,
    S,
    \usedw_reg[6]_0 ,
    \dout_buf_reg[34]_0 ,
    ap_clk,
    D,
    m_axi_gmem_RRESP,
    m_axi_gmem_RVALID,
    SR,
    ap_rst_n,
    dout_valid_reg_1,
    rdata_ack_t,
    \usedw_reg[7]_0 );
  output full_n_reg_0;
  output beat_valid;
  output [5:0]Q;
  output [0:0]E;
  output [0:0]DI;
  output dout_valid_reg_0;
  output [3:0]S;
  output [2:0]\usedw_reg[6]_0 ;
  output [32:0]\dout_buf_reg[34]_0 ;
  input ap_clk;
  input [32:0]D;
  input [1:0]m_axi_gmem_RRESP;
  input m_axi_gmem_RVALID;
  input [0:0]SR;
  input ap_rst_n;
  input dout_valid_reg_1;
  input rdata_ack_t;
  input [6:0]\usedw_reg[7]_0 ;

  wire [32:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [5:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire beat_valid;
  wire \dout_buf[0]_i_1_n_2 ;
  wire \dout_buf[10]_i_1_n_2 ;
  wire \dout_buf[11]_i_1_n_2 ;
  wire \dout_buf[12]_i_1_n_2 ;
  wire \dout_buf[13]_i_1_n_2 ;
  wire \dout_buf[14]_i_1_n_2 ;
  wire \dout_buf[15]_i_1_n_2 ;
  wire \dout_buf[16]_i_1_n_2 ;
  wire \dout_buf[17]_i_1_n_2 ;
  wire \dout_buf[18]_i_1_n_2 ;
  wire \dout_buf[19]_i_1_n_2 ;
  wire \dout_buf[1]_i_1_n_2 ;
  wire \dout_buf[20]_i_1_n_2 ;
  wire \dout_buf[21]_i_1_n_2 ;
  wire \dout_buf[22]_i_1_n_2 ;
  wire \dout_buf[23]_i_1_n_2 ;
  wire \dout_buf[24]_i_1_n_2 ;
  wire \dout_buf[25]_i_1_n_2 ;
  wire \dout_buf[26]_i_1_n_2 ;
  wire \dout_buf[27]_i_1_n_2 ;
  wire \dout_buf[28]_i_1_n_2 ;
  wire \dout_buf[29]_i_1_n_2 ;
  wire \dout_buf[2]_i_1_n_2 ;
  wire \dout_buf[30]_i_1_n_2 ;
  wire \dout_buf[31]_i_1_n_2 ;
  wire \dout_buf[34]_i_1_n_2 ;
  wire \dout_buf[3]_i_1_n_2 ;
  wire \dout_buf[4]_i_1_n_2 ;
  wire \dout_buf[5]_i_1_n_2 ;
  wire \dout_buf[6]_i_1_n_2 ;
  wire \dout_buf[7]_i_1_n_2 ;
  wire \dout_buf[8]_i_1_n_2 ;
  wire \dout_buf[9]_i_1_n_2 ;
  wire [32:0]\dout_buf_reg[34]_0 ;
  wire dout_valid_i_1__0_n_2;
  wire dout_valid_reg_0;
  wire dout_valid_reg_1;
  wire empty_n_i_1_n_2;
  wire empty_n_i_2__0_n_2;
  wire empty_n_i_3__0_n_2;
  wire empty_n_reg_n_2;
  wire full_n_i_1__0_n_2;
  wire full_n_i_2__6_n_2;
  wire full_n_i_3__2_n_2;
  wire full_n_reg_0;
  wire [1:0]m_axi_gmem_RRESP;
  wire m_axi_gmem_RVALID;
  wire mem_reg_i_10__0_n_2;
  wire mem_reg_i_11__0_n_2;
  wire mem_reg_i_12__0_n_2;
  wire mem_reg_i_13__0_n_2;
  wire mem_reg_i_9_n_2;
  wire mem_reg_n_34;
  wire mem_reg_n_35;
  wire pop;
  wire push;
  wire [34:0]q_buf;
  wire \q_tmp_reg_n_2_[0] ;
  wire \q_tmp_reg_n_2_[10] ;
  wire \q_tmp_reg_n_2_[11] ;
  wire \q_tmp_reg_n_2_[12] ;
  wire \q_tmp_reg_n_2_[13] ;
  wire \q_tmp_reg_n_2_[14] ;
  wire \q_tmp_reg_n_2_[15] ;
  wire \q_tmp_reg_n_2_[16] ;
  wire \q_tmp_reg_n_2_[17] ;
  wire \q_tmp_reg_n_2_[18] ;
  wire \q_tmp_reg_n_2_[19] ;
  wire \q_tmp_reg_n_2_[1] ;
  wire \q_tmp_reg_n_2_[20] ;
  wire \q_tmp_reg_n_2_[21] ;
  wire \q_tmp_reg_n_2_[22] ;
  wire \q_tmp_reg_n_2_[23] ;
  wire \q_tmp_reg_n_2_[24] ;
  wire \q_tmp_reg_n_2_[25] ;
  wire \q_tmp_reg_n_2_[26] ;
  wire \q_tmp_reg_n_2_[27] ;
  wire \q_tmp_reg_n_2_[28] ;
  wire \q_tmp_reg_n_2_[29] ;
  wire \q_tmp_reg_n_2_[2] ;
  wire \q_tmp_reg_n_2_[30] ;
  wire \q_tmp_reg_n_2_[31] ;
  wire \q_tmp_reg_n_2_[34] ;
  wire \q_tmp_reg_n_2_[3] ;
  wire \q_tmp_reg_n_2_[4] ;
  wire \q_tmp_reg_n_2_[5] ;
  wire \q_tmp_reg_n_2_[6] ;
  wire \q_tmp_reg_n_2_[7] ;
  wire \q_tmp_reg_n_2_[8] ;
  wire \q_tmp_reg_n_2_[9] ;
  wire \raddr[0]_i_1__0_n_2 ;
  wire \raddr[1]_i_1__0_n_2 ;
  wire \raddr[2]_i_1__0_n_2 ;
  wire \raddr[3]_i_1__0_n_2 ;
  wire \raddr[4]_i_1__0_n_2 ;
  wire \raddr[5]_i_1__0_n_2 ;
  wire \raddr[6]_i_1__0_n_2 ;
  wire \raddr[7]_i_2__0_n_2 ;
  wire \raddr_reg_n_2_[0] ;
  wire \raddr_reg_n_2_[1] ;
  wire \raddr_reg_n_2_[2] ;
  wire \raddr_reg_n_2_[3] ;
  wire \raddr_reg_n_2_[4] ;
  wire \raddr_reg_n_2_[5] ;
  wire \raddr_reg_n_2_[6] ;
  wire \raddr_reg_n_2_[7] ;
  wire rdata_ack_t;
  wire [7:0]rnext;
  wire show_ahead0;
  wire show_ahead_i_2__0_n_2;
  wire show_ahead_i_3__0_n_2;
  wire show_ahead_reg_n_2;
  wire \usedw[0]_i_1__0_n_2 ;
  wire \usedw[7]_i_1__0_n_2 ;
  wire [2:0]\usedw_reg[6]_0 ;
  wire [6:0]\usedw_reg[7]_0 ;
  wire [7:6]usedw_reg__0;
  wire [7:0]waddr;
  wire \waddr[0]_i_1__0_n_2 ;
  wire \waddr[1]_i_1__0_n_2 ;
  wire \waddr[2]_i_1__0_n_2 ;
  wire \waddr[3]_i_1__0_n_2 ;
  wire \waddr[4]_i_1__0_n_2 ;
  wire \waddr[5]_i_1__1_n_2 ;
  wire \waddr[6]_i_1__0_n_2 ;
  wire \waddr[6]_i_2__0_n_2 ;
  wire \waddr[7]_i_2__0_n_2 ;
  wire \waddr[7]_i_3__0_n_2 ;
  wire \waddr[7]_i_4__0_n_2 ;
  wire [1:1]NLW_mem_reg_DOPBDOP_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hA2)) 
    \bus_equal_gen.data_buf[31]_i_1__0 
       (.I0(beat_valid),
        .I1(dout_valid_reg_1),
        .I2(rdata_ack_t),
        .O(E));
  LUT3 #(
    .INIT(8'hAE)) 
    \bus_equal_gen.rdata_valid_t_i_1 
       (.I0(beat_valid),
        .I1(dout_valid_reg_1),
        .I2(rdata_ack_t),
        .O(dout_valid_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(\q_tmp_reg_n_2_[0] ),
        .I1(q_buf[0]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[10]_i_1 
       (.I0(\q_tmp_reg_n_2_[10] ),
        .I1(q_buf[10]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[10]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[11]_i_1 
       (.I0(\q_tmp_reg_n_2_[11] ),
        .I1(q_buf[11]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[11]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[12]_i_1 
       (.I0(\q_tmp_reg_n_2_[12] ),
        .I1(q_buf[12]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[12]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[13]_i_1 
       (.I0(\q_tmp_reg_n_2_[13] ),
        .I1(q_buf[13]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[13]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[14]_i_1 
       (.I0(\q_tmp_reg_n_2_[14] ),
        .I1(q_buf[14]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[14]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[15]_i_1 
       (.I0(\q_tmp_reg_n_2_[15] ),
        .I1(q_buf[15]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[15]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[16]_i_1 
       (.I0(\q_tmp_reg_n_2_[16] ),
        .I1(q_buf[16]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[16]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[17]_i_1 
       (.I0(\q_tmp_reg_n_2_[17] ),
        .I1(q_buf[17]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[17]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[18]_i_1 
       (.I0(\q_tmp_reg_n_2_[18] ),
        .I1(q_buf[18]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[18]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[19]_i_1 
       (.I0(\q_tmp_reg_n_2_[19] ),
        .I1(q_buf[19]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[19]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(\q_tmp_reg_n_2_[1] ),
        .I1(q_buf[1]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[1]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[20]_i_1 
       (.I0(\q_tmp_reg_n_2_[20] ),
        .I1(q_buf[20]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[20]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[21]_i_1 
       (.I0(\q_tmp_reg_n_2_[21] ),
        .I1(q_buf[21]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[21]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[22]_i_1 
       (.I0(\q_tmp_reg_n_2_[22] ),
        .I1(q_buf[22]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[22]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[23]_i_1 
       (.I0(\q_tmp_reg_n_2_[23] ),
        .I1(q_buf[23]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[23]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[24]_i_1 
       (.I0(\q_tmp_reg_n_2_[24] ),
        .I1(q_buf[24]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[24]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[25]_i_1 
       (.I0(\q_tmp_reg_n_2_[25] ),
        .I1(q_buf[25]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[25]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[26]_i_1 
       (.I0(\q_tmp_reg_n_2_[26] ),
        .I1(q_buf[26]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[26]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[27]_i_1 
       (.I0(\q_tmp_reg_n_2_[27] ),
        .I1(q_buf[27]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[27]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[28]_i_1 
       (.I0(\q_tmp_reg_n_2_[28] ),
        .I1(q_buf[28]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[28]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[29]_i_1 
       (.I0(\q_tmp_reg_n_2_[29] ),
        .I1(q_buf[29]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[29]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(\q_tmp_reg_n_2_[2] ),
        .I1(q_buf[2]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[2]_i_1_n_2 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[30]_i_1 
       (.I0(\q_tmp_reg_n_2_[30] ),
        .I1(q_buf[30]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[30]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[31]_i_1 
       (.I0(\q_tmp_reg_n_2_[31] ),
        .I1(q_buf[31]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[31]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[34]_i_1 
       (.I0(\q_tmp_reg_n_2_[34] ),
        .I1(q_buf[34]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[34]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(\q_tmp_reg_n_2_[3] ),
        .I1(q_buf[3]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[3]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(\q_tmp_reg_n_2_[4] ),
        .I1(q_buf[4]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[4]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(\q_tmp_reg_n_2_[5] ),
        .I1(q_buf[5]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[5]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(\q_tmp_reg_n_2_[6] ),
        .I1(q_buf[6]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[6]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(\q_tmp_reg_n_2_[7] ),
        .I1(q_buf[7]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[7]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[8]_i_1 
       (.I0(\q_tmp_reg_n_2_[8] ),
        .I1(q_buf[8]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[8]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[9]_i_1 
       (.I0(\q_tmp_reg_n_2_[9] ),
        .I1(q_buf[9]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[9]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_2 ),
        .Q(\dout_buf_reg[34]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[10]_i_1_n_2 ),
        .Q(\dout_buf_reg[34]_0 [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[11]_i_1_n_2 ),
        .Q(\dout_buf_reg[34]_0 [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[12]_i_1_n_2 ),
        .Q(\dout_buf_reg[34]_0 [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[13]_i_1_n_2 ),
        .Q(\dout_buf_reg[34]_0 [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[14]_i_1_n_2 ),
        .Q(\dout_buf_reg[34]_0 [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[15]_i_1_n_2 ),
        .Q(\dout_buf_reg[34]_0 [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[16]_i_1_n_2 ),
        .Q(\dout_buf_reg[34]_0 [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[17]_i_1_n_2 ),
        .Q(\dout_buf_reg[34]_0 [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[18]_i_1_n_2 ),
        .Q(\dout_buf_reg[34]_0 [18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[19]_i_1_n_2 ),
        .Q(\dout_buf_reg[34]_0 [19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_2 ),
        .Q(\dout_buf_reg[34]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[20]_i_1_n_2 ),
        .Q(\dout_buf_reg[34]_0 [20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[21]_i_1_n_2 ),
        .Q(\dout_buf_reg[34]_0 [21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[22]_i_1_n_2 ),
        .Q(\dout_buf_reg[34]_0 [22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[23]_i_1_n_2 ),
        .Q(\dout_buf_reg[34]_0 [23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[24]_i_1_n_2 ),
        .Q(\dout_buf_reg[34]_0 [24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[25]_i_1_n_2 ),
        .Q(\dout_buf_reg[34]_0 [25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[26]_i_1_n_2 ),
        .Q(\dout_buf_reg[34]_0 [26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[27]_i_1_n_2 ),
        .Q(\dout_buf_reg[34]_0 [27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[28]_i_1_n_2 ),
        .Q(\dout_buf_reg[34]_0 [28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[29]_i_1_n_2 ),
        .Q(\dout_buf_reg[34]_0 [29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_2 ),
        .Q(\dout_buf_reg[34]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[30]_i_1_n_2 ),
        .Q(\dout_buf_reg[34]_0 [30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[31]_i_1_n_2 ),
        .Q(\dout_buf_reg[34]_0 [31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[34]_i_1_n_2 ),
        .Q(\dout_buf_reg[34]_0 [32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_2 ),
        .Q(\dout_buf_reg[34]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_2 ),
        .Q(\dout_buf_reg[34]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_2 ),
        .Q(\dout_buf_reg[34]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_2 ),
        .Q(\dout_buf_reg[34]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_2 ),
        .Q(\dout_buf_reg[34]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[8]_i_1_n_2 ),
        .Q(\dout_buf_reg[34]_0 [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[9]_i_1_n_2 ),
        .Q(\dout_buf_reg[34]_0 [9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'hBAAA)) 
    dout_valid_i_1__0
       (.I0(empty_n_reg_n_2),
        .I1(rdata_ack_t),
        .I2(dout_valid_reg_1),
        .I3(beat_valid),
        .O(dout_valid_i_1__0_n_2));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1__0_n_2),
        .Q(beat_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFF7F7F7F0F707070)) 
    empty_n_i_1
       (.I0(empty_n_i_2__0_n_2),
        .I1(empty_n_i_3__0_n_2),
        .I2(pop),
        .I3(full_n_reg_0),
        .I4(m_axi_gmem_RVALID),
        .I5(empty_n_reg_n_2),
        .O(empty_n_i_1_n_2));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    empty_n_i_2__0
       (.I0(usedw_reg__0[6]),
        .I1(usedw_reg__0[7]),
        .I2(Q[5]),
        .I3(Q[4]),
        .O(empty_n_i_2__0_n_2));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    empty_n_i_3__0
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(empty_n_i_3__0_n_2));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_2),
        .Q(empty_n_reg_n_2),
        .R(SR));
  LUT6 #(
    .INIT(64'hFF7FFF0FFFFFFF0F)) 
    full_n_i_1__0
       (.I0(full_n_i_2__6_n_2),
        .I1(full_n_i_3__2_n_2),
        .I2(ap_rst_n),
        .I3(pop),
        .I4(full_n_reg_0),
        .I5(m_axi_gmem_RVALID),
        .O(full_n_i_1__0_n_2));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    full_n_i_2__6
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(usedw_reg__0[6]),
        .I3(usedw_reg__0[7]),
        .O(full_n_i_2__6_n_2));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    full_n_i_3__2
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(full_n_i_3__2_n_2));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__0_n_2),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p3_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p3_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8960" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "34" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "34" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,rnext,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,waddr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(D[15:0]),
        .DIBDI(D[31:16]),
        .DIPADIP(m_axi_gmem_RRESP),
        .DIPBDIP({1'b1,D[32]}),
        .DOADO(q_buf[15:0]),
        .DOBDO(q_buf[31:16]),
        .DOPADOP({mem_reg_n_34,mem_reg_n_35}),
        .DOPBDOP({NLW_mem_reg_DOPBDOP_UNCONNECTED[1],q_buf[34]}),
        .ENARDEN(1'b1),
        .ENBWREN(full_n_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({m_axi_gmem_RVALID,m_axi_gmem_RVALID,m_axi_gmem_RVALID,m_axi_gmem_RVALID}));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    mem_reg_i_10__0
       (.I0(\raddr_reg_n_2_[5] ),
        .I1(\raddr_reg_n_2_[4] ),
        .I2(\raddr_reg_n_2_[6] ),
        .I3(\raddr_reg_n_2_[7] ),
        .I4(mem_reg_i_13__0_n_2),
        .O(mem_reg_i_10__0_n_2));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    mem_reg_i_11__0
       (.I0(\raddr_reg_n_2_[4] ),
        .I1(\raddr_reg_n_2_[2] ),
        .I2(\raddr_reg_n_2_[0] ),
        .I3(\raddr_reg_n_2_[1] ),
        .I4(\raddr_reg_n_2_[3] ),
        .O(mem_reg_i_11__0_n_2));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'h7)) 
    mem_reg_i_12__0
       (.I0(\raddr_reg_n_2_[1] ),
        .I1(\raddr_reg_n_2_[0] ),
        .O(mem_reg_i_12__0_n_2));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    mem_reg_i_13__0
       (.I0(\raddr_reg_n_2_[2] ),
        .I1(\raddr_reg_n_2_[3] ),
        .I2(\raddr_reg_n_2_[0] ),
        .I3(\raddr_reg_n_2_[1] ),
        .O(mem_reg_i_13__0_n_2));
  LUT5 #(
    .INIT(32'h7080FF00)) 
    mem_reg_i_1__0
       (.I0(\raddr_reg_n_2_[6] ),
        .I1(mem_reg_i_9_n_2),
        .I2(mem_reg_i_10__0_n_2),
        .I3(\raddr_reg_n_2_[7] ),
        .I4(pop),
        .O(rnext[7]));
  LUT4 #(
    .INIT(16'h48F0)) 
    mem_reg_i_2__0
       (.I0(mem_reg_i_9_n_2),
        .I1(mem_reg_i_10__0_n_2),
        .I2(\raddr_reg_n_2_[6] ),
        .I3(pop),
        .O(rnext[6]));
  LUT4 #(
    .INIT(16'h48F0)) 
    mem_reg_i_3__0
       (.I0(mem_reg_i_11__0_n_2),
        .I1(mem_reg_i_10__0_n_2),
        .I2(\raddr_reg_n_2_[5] ),
        .I3(pop),
        .O(rnext[5]));
  LUT6 #(
    .INIT(64'hDF002000FFFF0000)) 
    mem_reg_i_4__0
       (.I0(\raddr_reg_n_2_[3] ),
        .I1(mem_reg_i_12__0_n_2),
        .I2(\raddr_reg_n_2_[2] ),
        .I3(mem_reg_i_10__0_n_2),
        .I4(\raddr_reg_n_2_[4] ),
        .I5(pop),
        .O(rnext[4]));
  LUT6 #(
    .INIT(64'h7F008000FFFF0000)) 
    mem_reg_i_5__0
       (.I0(\raddr_reg_n_2_[2] ),
        .I1(\raddr_reg_n_2_[0] ),
        .I2(\raddr_reg_n_2_[1] ),
        .I3(mem_reg_i_10__0_n_2),
        .I4(\raddr_reg_n_2_[3] ),
        .I5(pop),
        .O(rnext[3]));
  LUT5 #(
    .INIT(32'h7080FF00)) 
    mem_reg_i_6__0
       (.I0(\raddr_reg_n_2_[1] ),
        .I1(\raddr_reg_n_2_[0] ),
        .I2(mem_reg_i_10__0_n_2),
        .I3(\raddr_reg_n_2_[2] ),
        .I4(pop),
        .O(rnext[2]));
  LUT4 #(
    .INIT(16'h48F0)) 
    mem_reg_i_7__0
       (.I0(\raddr_reg_n_2_[0] ),
        .I1(mem_reg_i_10__0_n_2),
        .I2(\raddr_reg_n_2_[1] ),
        .I3(pop),
        .O(rnext[1]));
  LUT6 #(
    .INIT(64'h2C2C2C2CCC2C2C2C)) 
    mem_reg_i_8__0
       (.I0(mem_reg_i_10__0_n_2),
        .I1(\raddr_reg_n_2_[0] ),
        .I2(empty_n_reg_n_2),
        .I3(beat_valid),
        .I4(dout_valid_reg_1),
        .I5(rdata_ack_t),
        .O(rnext[0]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    mem_reg_i_9
       (.I0(\raddr_reg_n_2_[5] ),
        .I1(\raddr_reg_n_2_[3] ),
        .I2(\raddr_reg_n_2_[1] ),
        .I3(\raddr_reg_n_2_[0] ),
        .I4(\raddr_reg_n_2_[2] ),
        .I5(\raddr_reg_n_2_[4] ),
        .O(mem_reg_i_9_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out__18_carry__0_i_1
       (.I0(usedw_reg__0[6]),
        .I1(usedw_reg__0[7]),
        .O(\usedw_reg[6]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out__18_carry__0_i_2
       (.I0(Q[5]),
        .I1(usedw_reg__0[6]),
        .O(\usedw_reg[6]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out__18_carry__0_i_3
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(\usedw_reg[6]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    p_0_out__18_carry_i_1
       (.I0(Q[1]),
        .O(DI));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out__18_carry_i_2
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out__18_carry_i_3
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out__18_carry_i_4
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h6555)) 
    p_0_out__18_carry_i_5
       (.I0(Q[1]),
        .I1(pop),
        .I2(full_n_reg_0),
        .I3(m_axi_gmem_RVALID),
        .O(S[0]));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(\q_tmp_reg_n_2_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(D[10]),
        .Q(\q_tmp_reg_n_2_[10] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[11] 
       (.C(ap_clk),
        .CE(push),
        .D(D[11]),
        .Q(\q_tmp_reg_n_2_[11] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[12] 
       (.C(ap_clk),
        .CE(push),
        .D(D[12]),
        .Q(\q_tmp_reg_n_2_[12] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[13] 
       (.C(ap_clk),
        .CE(push),
        .D(D[13]),
        .Q(\q_tmp_reg_n_2_[13] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[14] 
       (.C(ap_clk),
        .CE(push),
        .D(D[14]),
        .Q(\q_tmp_reg_n_2_[14] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[15] 
       (.C(ap_clk),
        .CE(push),
        .D(D[15]),
        .Q(\q_tmp_reg_n_2_[15] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[16] 
       (.C(ap_clk),
        .CE(push),
        .D(D[16]),
        .Q(\q_tmp_reg_n_2_[16] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[17] 
       (.C(ap_clk),
        .CE(push),
        .D(D[17]),
        .Q(\q_tmp_reg_n_2_[17] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[18] 
       (.C(ap_clk),
        .CE(push),
        .D(D[18]),
        .Q(\q_tmp_reg_n_2_[18] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[19] 
       (.C(ap_clk),
        .CE(push),
        .D(D[19]),
        .Q(\q_tmp_reg_n_2_[19] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(\q_tmp_reg_n_2_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[20] 
       (.C(ap_clk),
        .CE(push),
        .D(D[20]),
        .Q(\q_tmp_reg_n_2_[20] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[21] 
       (.C(ap_clk),
        .CE(push),
        .D(D[21]),
        .Q(\q_tmp_reg_n_2_[21] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[22] 
       (.C(ap_clk),
        .CE(push),
        .D(D[22]),
        .Q(\q_tmp_reg_n_2_[22] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[23] 
       (.C(ap_clk),
        .CE(push),
        .D(D[23]),
        .Q(\q_tmp_reg_n_2_[23] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[24] 
       (.C(ap_clk),
        .CE(push),
        .D(D[24]),
        .Q(\q_tmp_reg_n_2_[24] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[25] 
       (.C(ap_clk),
        .CE(push),
        .D(D[25]),
        .Q(\q_tmp_reg_n_2_[25] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[26] 
       (.C(ap_clk),
        .CE(push),
        .D(D[26]),
        .Q(\q_tmp_reg_n_2_[26] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[27] 
       (.C(ap_clk),
        .CE(push),
        .D(D[27]),
        .Q(\q_tmp_reg_n_2_[27] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[28] 
       (.C(ap_clk),
        .CE(push),
        .D(D[28]),
        .Q(\q_tmp_reg_n_2_[28] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[29] 
       (.C(ap_clk),
        .CE(push),
        .D(D[29]),
        .Q(\q_tmp_reg_n_2_[29] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(\q_tmp_reg_n_2_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[30] 
       (.C(ap_clk),
        .CE(push),
        .D(D[30]),
        .Q(\q_tmp_reg_n_2_[30] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[31] 
       (.C(ap_clk),
        .CE(push),
        .D(D[31]),
        .Q(\q_tmp_reg_n_2_[31] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[34] 
       (.C(ap_clk),
        .CE(push),
        .D(D[32]),
        .Q(\q_tmp_reg_n_2_[34] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(\q_tmp_reg_n_2_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(\q_tmp_reg_n_2_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(\q_tmp_reg_n_2_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(\q_tmp_reg_n_2_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(\q_tmp_reg_n_2_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(D[8]),
        .Q(\q_tmp_reg_n_2_[8] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(D[9]),
        .Q(\q_tmp_reg_n_2_[9] ),
        .R(SR));
  LUT2 #(
    .INIT(4'h2)) 
    \raddr[0]_i_1__0 
       (.I0(mem_reg_i_10__0_n_2),
        .I1(\raddr_reg_n_2_[0] ),
        .O(\raddr[0]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \raddr[1]_i_1__0 
       (.I0(\raddr_reg_n_2_[1] ),
        .I1(\raddr_reg_n_2_[0] ),
        .I2(mem_reg_i_10__0_n_2),
        .O(\raddr[1]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'h6A00)) 
    \raddr[2]_i_1__0 
       (.I0(\raddr_reg_n_2_[2] ),
        .I1(\raddr_reg_n_2_[1] ),
        .I2(\raddr_reg_n_2_[0] ),
        .I3(mem_reg_i_10__0_n_2),
        .O(\raddr[2]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'h6AAA0000)) 
    \raddr[3]_i_1__0 
       (.I0(\raddr_reg_n_2_[3] ),
        .I1(\raddr_reg_n_2_[2] ),
        .I2(\raddr_reg_n_2_[0] ),
        .I3(\raddr_reg_n_2_[1] ),
        .I4(mem_reg_i_10__0_n_2),
        .O(\raddr[3]_i_1__0_n_2 ));
  LUT6 #(
    .INIT(64'h6AAAAAAA00000000)) 
    \raddr[4]_i_1__0 
       (.I0(\raddr_reg_n_2_[4] ),
        .I1(\raddr_reg_n_2_[3] ),
        .I2(\raddr_reg_n_2_[1] ),
        .I3(\raddr_reg_n_2_[0] ),
        .I4(\raddr_reg_n_2_[2] ),
        .I5(mem_reg_i_10__0_n_2),
        .O(\raddr[4]_i_1__0_n_2 ));
  LUT6 #(
    .INIT(64'hAA6AAAAA00000000)) 
    \raddr[5]_i_1__0 
       (.I0(\raddr_reg_n_2_[5] ),
        .I1(\raddr_reg_n_2_[4] ),
        .I2(\raddr_reg_n_2_[2] ),
        .I3(mem_reg_i_12__0_n_2),
        .I4(\raddr_reg_n_2_[3] ),
        .I5(mem_reg_i_10__0_n_2),
        .O(\raddr[5]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \raddr[6]_i_1__0 
       (.I0(\raddr_reg_n_2_[6] ),
        .I1(mem_reg_i_9_n_2),
        .I2(mem_reg_i_10__0_n_2),
        .O(\raddr[6]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hAA2A)) 
    \raddr[7]_i_1__0 
       (.I0(empty_n_reg_n_2),
        .I1(beat_valid),
        .I2(dout_valid_reg_1),
        .I3(rdata_ack_t),
        .O(pop));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'h6A00)) 
    \raddr[7]_i_2__0 
       (.I0(\raddr_reg_n_2_[7] ),
        .I1(\raddr_reg_n_2_[6] ),
        .I2(mem_reg_i_9_n_2),
        .I3(mem_reg_i_10__0_n_2),
        .O(\raddr[7]_i_2__0_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[0]_i_1__0_n_2 ),
        .Q(\raddr_reg_n_2_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[1]_i_1__0_n_2 ),
        .Q(\raddr_reg_n_2_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[2]_i_1__0_n_2 ),
        .Q(\raddr_reg_n_2_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[3]_i_1__0_n_2 ),
        .Q(\raddr_reg_n_2_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[4]_i_1__0_n_2 ),
        .Q(\raddr_reg_n_2_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[5]_i_1__0_n_2 ),
        .Q(\raddr_reg_n_2_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[6]_i_1__0_n_2 ),
        .Q(\raddr_reg_n_2_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[7]_i_2__0_n_2 ),
        .Q(\raddr_reg_n_2_[7] ),
        .R(SR));
  LUT5 #(
    .INIT(32'h00000008)) 
    show_ahead_i_1__0
       (.I0(m_axi_gmem_RVALID),
        .I1(full_n_reg_0),
        .I2(show_ahead_i_2__0_n_2),
        .I3(usedw_reg__0[6]),
        .I4(usedw_reg__0[7]),
        .O(show_ahead0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFFE)) 
    show_ahead_i_2__0
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(pop),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(show_ahead_i_3__0_n_2),
        .O(show_ahead_i_2__0_n_2));
  LUT2 #(
    .INIT(4'hE)) 
    show_ahead_i_3__0
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(show_ahead_i_3__0_n_2));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead_reg_n_2),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[0]_i_1__0 
       (.I0(Q[0]),
        .O(\usedw[0]_i_1__0_n_2 ));
  LUT6 #(
    .INIT(64'h7878787888787878)) 
    \usedw[7]_i_1__0 
       (.I0(full_n_reg_0),
        .I1(m_axi_gmem_RVALID),
        .I2(empty_n_reg_n_2),
        .I3(beat_valid),
        .I4(dout_valid_reg_1),
        .I5(rdata_ack_t),
        .O(\usedw[7]_i_1__0_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[0] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_2 ),
        .D(\usedw[0]_i_1__0_n_2 ),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[1] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_2 ),
        .D(\usedw_reg[7]_0 [0]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[2] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_2 ),
        .D(\usedw_reg[7]_0 [1]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[3] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_2 ),
        .D(\usedw_reg[7]_0 [2]),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[4] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_2 ),
        .D(\usedw_reg[7]_0 [3]),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[5] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_2 ),
        .D(\usedw_reg[7]_0 [4]),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[6] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_2 ),
        .D(\usedw_reg[7]_0 [5]),
        .Q(usedw_reg__0[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[7] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_2 ),
        .D(\usedw_reg[7]_0 [6]),
        .Q(usedw_reg__0[7]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \waddr[0]_i_1__0 
       (.I0(waddr[0]),
        .O(\waddr[0]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \waddr[1]_i_1__0 
       (.I0(waddr[0]),
        .I1(waddr[1]),
        .O(\waddr[1]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \waddr[2]_i_1__0 
       (.I0(waddr[2]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .O(\waddr[2]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \waddr[3]_i_1__0 
       (.I0(waddr[3]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[3]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \waddr[4]_i_1__0 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .O(\waddr[4]_i_1__0_n_2 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[5]_i_1__1 
       (.I0(waddr[5]),
        .I1(waddr[3]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(waddr[4]),
        .O(\waddr[5]_i_1__1_n_2 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[6]_i_1__0 
       (.I0(waddr[6]),
        .I1(waddr[4]),
        .I2(waddr[2]),
        .I3(\waddr[6]_i_2__0_n_2 ),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[6]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_2__0 
       (.I0(waddr[1]),
        .I1(waddr[0]),
        .O(\waddr[6]_i_2__0_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[7]_i_1__0 
       (.I0(full_n_reg_0),
        .I1(m_axi_gmem_RVALID),
        .O(push));
  LUT4 #(
    .INIT(16'hB8CC)) 
    \waddr[7]_i_2__0 
       (.I0(\waddr[7]_i_3__0_n_2 ),
        .I1(waddr[7]),
        .I2(\waddr[7]_i_4__0_n_2 ),
        .I3(waddr[6]),
        .O(\waddr[7]_i_2__0_n_2 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[7]_i_3__0 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_3__0_n_2 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \waddr[7]_i_4__0 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_4__0_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1__0_n_2 ),
        .Q(waddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1__0_n_2 ),
        .Q(waddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1__0_n_2 ),
        .Q(waddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1__0_n_2 ),
        .Q(waddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[4]_i_1__0_n_2 ),
        .Q(waddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[5]_i_1__1_n_2 ),
        .Q(waddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[6]_i_1__0_n_2 ),
        .Q(waddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[7]_i_2__0_n_2 ),
        .Q(waddr[7]),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_gmem_m_axi_fifo
   (burst_valid,
    \could_multi_bursts.AWVALID_Dummy_reg ,
    \could_multi_bursts.next_loop ,
    p_26_in,
    \could_multi_bursts.last_loop__10 ,
    E,
    wreq_handling_reg,
    \could_multi_bursts.sect_handling_reg ,
    \bus_equal_gen.WVALID_Dummy_reg ,
    \could_multi_bursts.last_sect_buf_reg ,
    ap_rst_n_0,
    ap_rst_n_1,
    ap_rst_n_2,
    D,
    SR,
    ap_clk,
    \could_multi_bursts.loop_cnt_reg[5] ,
    AWREADY_Dummy,
    ap_rst_n,
    invalid_len_event_reg2,
    wreq_handling_reg_0,
    \could_multi_bursts.sect_handling_reg_0 ,
    \could_multi_bursts.loop_cnt_reg[5]_0 ,
    \could_multi_bursts.loop_cnt_reg[5]_1 ,
    m_axi_gmem_AWREADY,
    Q,
    data_valid,
    m_axi_gmem_WREADY,
    \bus_equal_gen.WLAST_Dummy_reg ,
    fifo_resp_ready,
    \could_multi_bursts.awlen_buf[3]_i_2_0 ,
    \could_multi_bursts.awlen_buf[3]_i_2_1 ,
    wreq_handling_reg_1,
    CO,
    m_axi_gmem_WLAST,
    \could_multi_bursts.last_sect_buf_reg_0 ,
    \sect_addr_buf_reg[2] );
  output burst_valid;
  output \could_multi_bursts.AWVALID_Dummy_reg ;
  output \could_multi_bursts.next_loop ;
  output p_26_in;
  output \could_multi_bursts.last_loop__10 ;
  output [0:0]E;
  output wreq_handling_reg;
  output \could_multi_bursts.sect_handling_reg ;
  output \bus_equal_gen.WVALID_Dummy_reg ;
  output \could_multi_bursts.last_sect_buf_reg ;
  output [0:0]ap_rst_n_0;
  output [0:0]ap_rst_n_1;
  output [0:0]ap_rst_n_2;
  output [3:0]D;
  input [0:0]SR;
  input ap_clk;
  input \could_multi_bursts.loop_cnt_reg[5] ;
  input AWREADY_Dummy;
  input ap_rst_n;
  input invalid_len_event_reg2;
  input wreq_handling_reg_0;
  input \could_multi_bursts.sect_handling_reg_0 ;
  input \could_multi_bursts.loop_cnt_reg[5]_0 ;
  input \could_multi_bursts.loop_cnt_reg[5]_1 ;
  input m_axi_gmem_AWREADY;
  input [7:0]Q;
  input data_valid;
  input m_axi_gmem_WREADY;
  input \bus_equal_gen.WLAST_Dummy_reg ;
  input fifo_resp_ready;
  input [5:0]\could_multi_bursts.awlen_buf[3]_i_2_0 ;
  input [9:0]\could_multi_bursts.awlen_buf[3]_i_2_1 ;
  input wreq_handling_reg_1;
  input [0:0]CO;
  input m_axi_gmem_WLAST;
  input \could_multi_bursts.last_sect_buf_reg_0 ;
  input [0:0]\sect_addr_buf_reg[2] ;

  wire AWREADY_Dummy;
  wire [0:0]CO;
  wire [3:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]ap_rst_n_0;
  wire [0:0]ap_rst_n_1;
  wire [0:0]ap_rst_n_2;
  wire burst_valid;
  wire \bus_equal_gen.WLAST_Dummy_i_3_n_2 ;
  wire \bus_equal_gen.WLAST_Dummy_i_4_n_2 ;
  wire \bus_equal_gen.WLAST_Dummy_reg ;
  wire \bus_equal_gen.WVALID_Dummy_reg ;
  wire \could_multi_bursts.AWVALID_Dummy_reg ;
  wire \could_multi_bursts.awaddr_buf[31]_i_5_n_2 ;
  wire [5:0]\could_multi_bursts.awlen_buf[3]_i_2_0 ;
  wire [9:0]\could_multi_bursts.awlen_buf[3]_i_2_1 ;
  wire \could_multi_bursts.awlen_buf[3]_i_3_n_2 ;
  wire \could_multi_bursts.awlen_buf[3]_i_4_n_2 ;
  wire \could_multi_bursts.last_loop__10 ;
  wire \could_multi_bursts.last_sect_buf_reg ;
  wire \could_multi_bursts.last_sect_buf_reg_0 ;
  wire \could_multi_bursts.loop_cnt_reg[5] ;
  wire \could_multi_bursts.loop_cnt_reg[5]_0 ;
  wire \could_multi_bursts.loop_cnt_reg[5]_1 ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire \could_multi_bursts.sect_handling_reg_0 ;
  wire data_valid;
  wire data_vld_i_1_n_2;
  wire data_vld_reg_n_2;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire full_n_i_1__3_n_2;
  wire full_n_i_2__0_n_2;
  wire invalid_len_event_reg2;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_WLAST;
  wire m_axi_gmem_WREADY;
  wire \mem_reg[4][0]_srl5_n_2 ;
  wire \mem_reg[4][1]_srl5_n_2 ;
  wire \mem_reg[4][2]_srl5_n_2 ;
  wire \mem_reg[4][3]_srl5_n_2 ;
  wire next_burst;
  wire p_10_in;
  wire p_26_in;
  wire pop0;
  wire \pout[0]_i_1_n_2 ;
  wire \pout[1]_i_1_n_2 ;
  wire \pout[2]_i_1_n_2 ;
  wire \pout_reg_n_2_[0] ;
  wire \pout_reg_n_2_[1] ;
  wire \pout_reg_n_2_[2] ;
  wire push;
  wire [3:0]q;
  wire [0:0]\sect_addr_buf_reg[2] ;
  wire wreq_handling_reg;
  wire wreq_handling_reg_0;
  wire wreq_handling_reg_1;

  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'hAEAA)) 
    \bus_equal_gen.WLAST_Dummy_i_1 
       (.I0(next_burst),
        .I1(\bus_equal_gen.WLAST_Dummy_reg ),
        .I2(m_axi_gmem_WREADY),
        .I3(m_axi_gmem_WLAST),
        .O(\bus_equal_gen.WVALID_Dummy_reg ));
  LUT5 #(
    .INIT(32'h00080000)) 
    \bus_equal_gen.WLAST_Dummy_i_2 
       (.I0(\bus_equal_gen.WLAST_Dummy_i_3_n_2 ),
        .I1(\bus_equal_gen.WLAST_Dummy_i_4_n_2 ),
        .I2(Q[6]),
        .I3(Q[7]),
        .I4(E),
        .O(next_burst));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \bus_equal_gen.WLAST_Dummy_i_3 
       (.I0(Q[0]),
        .I1(q[0]),
        .I2(q[2]),
        .I3(Q[2]),
        .I4(q[1]),
        .I5(Q[1]),
        .O(\bus_equal_gen.WLAST_Dummy_i_3_n_2 ));
  LUT4 #(
    .INIT(16'h0009)) 
    \bus_equal_gen.WLAST_Dummy_i_4 
       (.I0(Q[3]),
        .I1(q[3]),
        .I2(Q[5]),
        .I3(Q[4]),
        .O(\bus_equal_gen.WLAST_Dummy_i_4_n_2 ));
  LUT4 #(
    .INIT(16'h8088)) 
    \bus_equal_gen.data_buf[31]_i_1 
       (.I0(burst_valid),
        .I1(data_valid),
        .I2(m_axi_gmem_WREADY),
        .I3(\bus_equal_gen.WLAST_Dummy_reg ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \bus_equal_gen.len_cnt[7]_i_1 
       (.I0(next_burst),
        .I1(ap_rst_n),
        .O(ap_rst_n_2));
  LUT5 #(
    .INIT(32'h0020F020)) 
    \could_multi_bursts.AWVALID_Dummy_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg[5] ),
        .I1(AWREADY_Dummy),
        .I2(ap_rst_n),
        .I3(\could_multi_bursts.next_loop ),
        .I4(invalid_len_event_reg2),
        .O(\could_multi_bursts.AWVALID_Dummy_reg ));
  LUT6 #(
    .INIT(64'h0000000022A22222)) 
    \could_multi_bursts.awaddr_buf[31]_i_2 
       (.I0(\could_multi_bursts.sect_handling_reg_0 ),
        .I1(\could_multi_bursts.loop_cnt_reg[5] ),
        .I2(\could_multi_bursts.loop_cnt_reg[5]_0 ),
        .I3(\could_multi_bursts.loop_cnt_reg[5]_1 ),
        .I4(m_axi_gmem_AWREADY),
        .I5(\could_multi_bursts.awaddr_buf[31]_i_5_n_2 ),
        .O(\could_multi_bursts.next_loop ));
  LUT2 #(
    .INIT(4'h7)) 
    \could_multi_bursts.awaddr_buf[31]_i_5 
       (.I0(fifo_burst_ready),
        .I1(fifo_resp_ready),
        .O(\could_multi_bursts.awaddr_buf[31]_i_5_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.awlen_buf[0]_i_1 
       (.I0(\could_multi_bursts.awlen_buf[3]_i_2_1 [0]),
        .I1(\could_multi_bursts.last_loop__10 ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.awlen_buf[1]_i_1 
       (.I0(\could_multi_bursts.awlen_buf[3]_i_2_1 [1]),
        .I1(\could_multi_bursts.last_loop__10 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.awlen_buf[2]_i_1 
       (.I0(\could_multi_bursts.awlen_buf[3]_i_2_1 [2]),
        .I1(\could_multi_bursts.last_loop__10 ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.awlen_buf[3]_i_1 
       (.I0(\could_multi_bursts.awlen_buf[3]_i_2_1 [3]),
        .I1(\could_multi_bursts.last_loop__10 ),
        .O(D[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \could_multi_bursts.awlen_buf[3]_i_2 
       (.I0(\could_multi_bursts.awlen_buf[3]_i_3_n_2 ),
        .I1(\could_multi_bursts.awlen_buf[3]_i_4_n_2 ),
        .O(\could_multi_bursts.last_loop__10 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \could_multi_bursts.awlen_buf[3]_i_3 
       (.I0(\could_multi_bursts.awlen_buf[3]_i_2_0 [0]),
        .I1(\could_multi_bursts.awlen_buf[3]_i_2_1 [4]),
        .I2(\could_multi_bursts.awlen_buf[3]_i_2_1 [6]),
        .I3(\could_multi_bursts.awlen_buf[3]_i_2_0 [2]),
        .I4(\could_multi_bursts.awlen_buf[3]_i_2_1 [5]),
        .I5(\could_multi_bursts.awlen_buf[3]_i_2_0 [1]),
        .O(\could_multi_bursts.awlen_buf[3]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \could_multi_bursts.awlen_buf[3]_i_4 
       (.I0(\could_multi_bursts.awlen_buf[3]_i_2_0 [3]),
        .I1(\could_multi_bursts.awlen_buf[3]_i_2_1 [7]),
        .I2(\could_multi_bursts.awlen_buf[3]_i_2_1 [9]),
        .I3(\could_multi_bursts.awlen_buf[3]_i_2_0 [5]),
        .I4(\could_multi_bursts.awlen_buf[3]_i_2_1 [8]),
        .I5(\could_multi_bursts.awlen_buf[3]_i_2_0 [4]),
        .O(\could_multi_bursts.awlen_buf[3]_i_4_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.last_sect_buf_i_1 
       (.I0(CO),
        .I1(p_26_in),
        .I2(\could_multi_bursts.last_sect_buf_reg_0 ),
        .O(\could_multi_bursts.last_sect_buf_reg ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.loop_cnt[5]_i_1 
       (.I0(p_26_in),
        .I1(ap_rst_n),
        .O(ap_rst_n_1));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT4 #(
    .INIT(16'hCEEE)) 
    \could_multi_bursts.sect_handling_i_1 
       (.I0(\could_multi_bursts.sect_handling_reg_0 ),
        .I1(wreq_handling_reg_0),
        .I2(\could_multi_bursts.next_loop ),
        .I3(\could_multi_bursts.last_loop__10 ),
        .O(\could_multi_bursts.sect_handling_reg ));
  LUT6 #(
    .INIT(64'hFFFEAAAAFFFFAAAA)) 
    data_vld_i_1
       (.I0(push),
        .I1(\pout_reg_n_2_[1] ),
        .I2(\pout_reg_n_2_[0] ),
        .I3(\pout_reg_n_2_[2] ),
        .I4(data_vld_reg_n_2),
        .I5(pop0),
        .O(data_vld_i_1_n_2));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1_n_2),
        .Q(data_vld_reg_n_2),
        .R(SR));
  LUT2 #(
    .INIT(4'hB)) 
    empty_n_i_1__0
       (.I0(next_burst),
        .I1(burst_valid),
        .O(pop0));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(pop0),
        .D(data_vld_reg_n_2),
        .Q(burst_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFAA8AFFFF)) 
    full_n_i_1__3
       (.I0(fifo_burst_ready),
        .I1(invalid_len_event_reg2),
        .I2(\could_multi_bursts.next_loop ),
        .I3(full_n_i_2__0_n_2),
        .I4(ap_rst_n),
        .I5(p_10_in),
        .O(full_n_i_1__3_n_2));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'hFF7F)) 
    full_n_i_2__0
       (.I0(data_vld_reg_n_2),
        .I1(\pout_reg_n_2_[1] ),
        .I2(\pout_reg_n_2_[0] ),
        .I3(\pout_reg_n_2_[2] ),
        .O(full_n_i_2__0_n_2));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT2 #(
    .INIT(4'h8)) 
    full_n_i_3
       (.I0(data_vld_reg_n_2),
        .I1(pop0),
        .O(p_10_in));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__3_n_2),
        .Q(fifo_burst_ready),
        .R(1'b0));
  (* srl_bus_name = "inst/\matrixmul_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\matrixmul_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(D[0]),
        .Q(\mem_reg[4][0]_srl5_n_2 ));
  LUT3 #(
    .INIT(8'h20)) 
    \mem_reg[4][0]_srl5_i_1 
       (.I0(fifo_burst_ready),
        .I1(invalid_len_event_reg2),
        .I2(\could_multi_bursts.next_loop ),
        .O(push));
  (* srl_bus_name = "inst/\matrixmul_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\matrixmul_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(D[1]),
        .Q(\mem_reg[4][1]_srl5_n_2 ));
  (* srl_bus_name = "inst/\matrixmul_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\matrixmul_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(D[2]),
        .Q(\mem_reg[4][2]_srl5_n_2 ));
  (* srl_bus_name = "inst/\matrixmul_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\matrixmul_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(D[3]),
        .Q(\mem_reg[4][3]_srl5_n_2 ));
  LUT6 #(
    .INIT(64'hFF0F0FFF00F0E000)) 
    \pout[0]_i_1 
       (.I0(\pout_reg_n_2_[1] ),
        .I1(\pout_reg_n_2_[2] ),
        .I2(data_vld_reg_n_2),
        .I3(pop0),
        .I4(push),
        .I5(\pout_reg_n_2_[0] ),
        .O(\pout[0]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hDFDFBFBF20204000)) 
    \pout[1]_i_1 
       (.I0(push),
        .I1(pop0),
        .I2(data_vld_reg_n_2),
        .I3(\pout_reg_n_2_[2] ),
        .I4(\pout_reg_n_2_[0] ),
        .I5(\pout_reg_n_2_[1] ),
        .O(\pout[1]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hDF20FF00FF00BF00)) 
    \pout[2]_i_1 
       (.I0(push),
        .I1(pop0),
        .I2(data_vld_reg_n_2),
        .I3(\pout_reg_n_2_[2] ),
        .I4(\pout_reg_n_2_[0] ),
        .I5(\pout_reg_n_2_[1] ),
        .O(\pout[2]_i_1_n_2 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_2 ),
        .Q(\pout_reg_n_2_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_2 ),
        .Q(\pout_reg_n_2_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_2 ),
        .Q(\pout_reg_n_2_[2] ),
        .R(SR));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][0]_srl5_n_2 ),
        .Q(q[0]),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][1]_srl5_n_2 ),
        .Q(q[1]),
        .R(SR));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][2]_srl5_n_2 ),
        .Q(q[2]),
        .R(SR));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][3]_srl5_n_2 ),
        .Q(q[3]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \sect_addr_buf[11]_i_1 
       (.I0(\sect_addr_buf_reg[2] ),
        .I1(p_26_in),
        .I2(ap_rst_n),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT4 #(
    .INIT(16'h80AA)) 
    \sect_len_buf[9]_i_1 
       (.I0(wreq_handling_reg_0),
        .I1(\could_multi_bursts.last_loop__10 ),
        .I2(\could_multi_bursts.next_loop ),
        .I3(\could_multi_bursts.sect_handling_reg_0 ),
        .O(p_26_in));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT4 #(
    .INIT(16'hCEEE)) 
    wreq_handling_i_1
       (.I0(wreq_handling_reg_0),
        .I1(wreq_handling_reg_1),
        .I2(p_26_in),
        .I3(CO),
        .O(wreq_handling_reg));
endmodule

(* ORIG_REF_NAME = "matrixmul_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_gmem_m_axi_fifo__parameterized0
   (fifo_wreq_valid,
    rs2f_wreq_ack,
    D,
    next_wreq,
    empty_n_reg_0,
    S,
    \sect_cnt_reg[18] ,
    \q_reg[32]_0 ,
    \q_reg[32]_1 ,
    wreq_handling_reg,
    empty_n_reg_1,
    SR,
    \pout_reg[2]_0 ,
    ap_clk,
    Q,
    last_sect_carry__0,
    sect_cnt0,
    full_n_reg_0,
    ap_rst_n,
    \end_addr_buf_reg[31] ,
    CO,
    \end_addr_buf_reg[31]_0 ,
    E,
    \could_multi_bursts.last_loop__10 ,
    p_26_in,
    last_sect_carry__0_0,
    \sect_cnt_reg[0] ,
    \q_reg[29]_0 );
  output fifo_wreq_valid;
  output rs2f_wreq_ack;
  output [19:0]D;
  output next_wreq;
  output [0:0]empty_n_reg_0;
  output [3:0]S;
  output [2:0]\sect_cnt_reg[18] ;
  output [0:0]\q_reg[32]_0 ;
  output [30:0]\q_reg[32]_1 ;
  output [0:0]wreq_handling_reg;
  output empty_n_reg_1;
  output [0:0]SR;
  input \pout_reg[2]_0 ;
  input ap_clk;
  input [19:0]Q;
  input [19:0]last_sect_carry__0;
  input [18:0]sect_cnt0;
  input [0:0]full_n_reg_0;
  input ap_rst_n;
  input \end_addr_buf_reg[31] ;
  input [0:0]CO;
  input \end_addr_buf_reg[31]_0 ;
  input [0:0]E;
  input \could_multi_bursts.last_loop__10 ;
  input p_26_in;
  input [19:0]last_sect_carry__0_0;
  input \sect_cnt_reg[0] ;
  input [29:0]\q_reg[29]_0 ;

  wire [0:0]CO;
  wire [19:0]D;
  wire [0:0]E;
  wire [19:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire \could_multi_bursts.last_loop__10 ;
  wire data_vld_i_1__0_n_2;
  wire data_vld_reg_n_2;
  wire [0:0]empty_n_reg_0;
  wire empty_n_reg_1;
  wire \end_addr_buf_reg[31] ;
  wire \end_addr_buf_reg[31]_0 ;
  wire fifo_wreq_valid;
  wire full_n_i_1__2_n_2;
  wire full_n_i_2__1_n_2;
  wire [0:0]full_n_reg_0;
  wire [19:0]last_sect_carry__0;
  wire [19:0]last_sect_carry__0_0;
  wire \mem_reg[4][0]_srl5_n_2 ;
  wire \mem_reg[4][10]_srl5_n_2 ;
  wire \mem_reg[4][11]_srl5_n_2 ;
  wire \mem_reg[4][12]_srl5_n_2 ;
  wire \mem_reg[4][13]_srl5_n_2 ;
  wire \mem_reg[4][14]_srl5_n_2 ;
  wire \mem_reg[4][15]_srl5_n_2 ;
  wire \mem_reg[4][16]_srl5_n_2 ;
  wire \mem_reg[4][17]_srl5_n_2 ;
  wire \mem_reg[4][18]_srl5_n_2 ;
  wire \mem_reg[4][19]_srl5_n_2 ;
  wire \mem_reg[4][1]_srl5_n_2 ;
  wire \mem_reg[4][20]_srl5_n_2 ;
  wire \mem_reg[4][21]_srl5_n_2 ;
  wire \mem_reg[4][22]_srl5_n_2 ;
  wire \mem_reg[4][23]_srl5_n_2 ;
  wire \mem_reg[4][24]_srl5_n_2 ;
  wire \mem_reg[4][25]_srl5_n_2 ;
  wire \mem_reg[4][26]_srl5_n_2 ;
  wire \mem_reg[4][27]_srl5_n_2 ;
  wire \mem_reg[4][28]_srl5_n_2 ;
  wire \mem_reg[4][29]_srl5_n_2 ;
  wire \mem_reg[4][2]_srl5_n_2 ;
  wire \mem_reg[4][32]_srl5_n_2 ;
  wire \mem_reg[4][3]_srl5_n_2 ;
  wire \mem_reg[4][4]_srl5_n_2 ;
  wire \mem_reg[4][5]_srl5_n_2 ;
  wire \mem_reg[4][6]_srl5_n_2 ;
  wire \mem_reg[4][7]_srl5_n_2 ;
  wire \mem_reg[4][8]_srl5_n_2 ;
  wire \mem_reg[4][9]_srl5_n_2 ;
  wire next_wreq;
  wire next_wreq0;
  wire p_26_in;
  wire pop0;
  wire \pout[0]_i_1_n_2 ;
  wire \pout[1]_i_1_n_2 ;
  wire \pout[2]_i_1_n_2 ;
  wire \pout_reg[2]_0 ;
  wire \pout_reg_n_2_[0] ;
  wire \pout_reg_n_2_[1] ;
  wire \pout_reg_n_2_[2] ;
  wire push;
  wire [29:0]\q_reg[29]_0 ;
  wire [0:0]\q_reg[32]_0 ;
  wire [30:0]\q_reg[32]_1 ;
  wire rs2f_wreq_ack;
  wire [18:0]sect_cnt0;
  wire \sect_cnt_reg[0] ;
  wire [2:0]\sect_cnt_reg[18] ;
  wire [0:0]wreq_handling_reg;

  LUT6 #(
    .INIT(64'h0000A222FFFFFFFF)) 
    \align_len[31]_i_1__0 
       (.I0(fifo_wreq_valid),
        .I1(\end_addr_buf_reg[31] ),
        .I2(CO),
        .I3(p_26_in),
        .I4(\q_reg[32]_1 [30]),
        .I5(ap_rst_n),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'hA222)) 
    \align_len[31]_i_2 
       (.I0(fifo_wreq_valid),
        .I1(\end_addr_buf_reg[31] ),
        .I2(CO),
        .I3(p_26_in),
        .O(empty_n_reg_0));
  LUT6 #(
    .INIT(64'hFFFEAAAAFFFFAAAA)) 
    data_vld_i_1__0
       (.I0(push),
        .I1(\pout_reg_n_2_[1] ),
        .I2(\pout_reg_n_2_[0] ),
        .I3(\pout_reg_n_2_[2] ),
        .I4(data_vld_reg_n_2),
        .I5(pop0),
        .O(data_vld_i_1__0_n_2));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__0_n_2),
        .Q(data_vld_reg_n_2),
        .R(\pout_reg[2]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    empty_n_i_1
       (.I0(next_wreq),
        .I1(fifo_wreq_valid),
        .O(pop0));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(pop0),
        .D(data_vld_reg_n_2),
        .Q(fifo_wreq_valid),
        .R(\pout_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hA2A222A222A222A2)) 
    fifo_wreq_valid_buf_i_1
       (.I0(next_wreq0),
        .I1(\end_addr_buf_reg[31] ),
        .I2(CO),
        .I3(\end_addr_buf_reg[31]_0 ),
        .I4(E),
        .I5(\could_multi_bursts.last_loop__10 ),
        .O(next_wreq));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT2 #(
    .INIT(4'hE)) 
    fifo_wreq_valid_buf_i_2
       (.I0(fifo_wreq_valid),
        .I1(\sect_cnt_reg[0] ),
        .O(next_wreq0));
  LUT6 #(
    .INIT(64'hFFFFA2FFA2FFA2FF)) 
    full_n_i_1__2
       (.I0(rs2f_wreq_ack),
        .I1(full_n_reg_0),
        .I2(full_n_i_2__1_n_2),
        .I3(ap_rst_n),
        .I4(data_vld_reg_n_2),
        .I5(pop0),
        .O(full_n_i_1__2_n_2));
  LUT4 #(
    .INIT(16'hFF7F)) 
    full_n_i_2__1
       (.I0(data_vld_reg_n_2),
        .I1(\pout_reg_n_2_[1] ),
        .I2(\pout_reg_n_2_[0] ),
        .I3(\pout_reg_n_2_[2] ),
        .O(full_n_i_2__1_n_2));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__2_n_2),
        .Q(rs2f_wreq_ack),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1
       (.I0(\q_reg[32]_1 [30]),
        .O(\q_reg[32]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT2 #(
    .INIT(4'h2)) 
    invalid_len_event_i_1
       (.I0(fifo_wreq_valid),
        .I1(\q_reg[32]_1 [30]),
        .O(empty_n_reg_1));
  LUT4 #(
    .INIT(16'h9009)) 
    last_sect_carry__0_i_1
       (.I0(last_sect_carry__0[18]),
        .I1(last_sect_carry__0_0[18]),
        .I2(last_sect_carry__0[19]),
        .I3(last_sect_carry__0_0[19]),
        .O(\sect_cnt_reg[18] [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_2
       (.I0(last_sect_carry__0[15]),
        .I1(last_sect_carry__0_0[15]),
        .I2(last_sect_carry__0_0[17]),
        .I3(last_sect_carry__0[17]),
        .I4(last_sect_carry__0_0[16]),
        .I5(last_sect_carry__0[16]),
        .O(\sect_cnt_reg[18] [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_3
       (.I0(last_sect_carry__0[12]),
        .I1(last_sect_carry__0_0[12]),
        .I2(last_sect_carry__0_0[14]),
        .I3(last_sect_carry__0[14]),
        .I4(last_sect_carry__0_0[13]),
        .I5(last_sect_carry__0[13]),
        .O(\sect_cnt_reg[18] [0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_1
       (.I0(last_sect_carry__0[9]),
        .I1(last_sect_carry__0_0[9]),
        .I2(last_sect_carry__0_0[11]),
        .I3(last_sect_carry__0[11]),
        .I4(last_sect_carry__0_0[10]),
        .I5(last_sect_carry__0[10]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2
       (.I0(last_sect_carry__0[6]),
        .I1(last_sect_carry__0_0[6]),
        .I2(last_sect_carry__0_0[8]),
        .I3(last_sect_carry__0[8]),
        .I4(last_sect_carry__0_0[7]),
        .I5(last_sect_carry__0[7]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3
       (.I0(last_sect_carry__0[3]),
        .I1(last_sect_carry__0_0[3]),
        .I2(last_sect_carry__0_0[5]),
        .I3(last_sect_carry__0[5]),
        .I4(last_sect_carry__0_0[4]),
        .I5(last_sect_carry__0[4]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4
       (.I0(last_sect_carry__0[0]),
        .I1(last_sect_carry__0_0[0]),
        .I2(last_sect_carry__0_0[2]),
        .I3(last_sect_carry__0[2]),
        .I4(last_sect_carry__0_0[1]),
        .I5(last_sect_carry__0[1]),
        .O(S[0]));
  (* srl_bus_name = "inst/\matrixmul_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\matrixmul_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[29]_0 [0]),
        .Q(\mem_reg[4][0]_srl5_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][0]_srl5_i_1__0 
       (.I0(rs2f_wreq_ack),
        .I1(full_n_reg_0),
        .O(push));
  (* srl_bus_name = "inst/\matrixmul_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\matrixmul_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][10]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[29]_0 [10]),
        .Q(\mem_reg[4][10]_srl5_n_2 ));
  (* srl_bus_name = "inst/\matrixmul_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\matrixmul_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][11]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[29]_0 [11]),
        .Q(\mem_reg[4][11]_srl5_n_2 ));
  (* srl_bus_name = "inst/\matrixmul_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\matrixmul_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][12]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[29]_0 [12]),
        .Q(\mem_reg[4][12]_srl5_n_2 ));
  (* srl_bus_name = "inst/\matrixmul_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\matrixmul_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][13]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[29]_0 [13]),
        .Q(\mem_reg[4][13]_srl5_n_2 ));
  (* srl_bus_name = "inst/\matrixmul_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\matrixmul_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][14]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[29]_0 [14]),
        .Q(\mem_reg[4][14]_srl5_n_2 ));
  (* srl_bus_name = "inst/\matrixmul_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\matrixmul_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][15]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[29]_0 [15]),
        .Q(\mem_reg[4][15]_srl5_n_2 ));
  (* srl_bus_name = "inst/\matrixmul_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\matrixmul_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][16]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][16]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[29]_0 [16]),
        .Q(\mem_reg[4][16]_srl5_n_2 ));
  (* srl_bus_name = "inst/\matrixmul_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\matrixmul_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][17]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][17]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[29]_0 [17]),
        .Q(\mem_reg[4][17]_srl5_n_2 ));
  (* srl_bus_name = "inst/\matrixmul_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\matrixmul_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][18]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][18]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[29]_0 [18]),
        .Q(\mem_reg[4][18]_srl5_n_2 ));
  (* srl_bus_name = "inst/\matrixmul_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\matrixmul_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][19]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][19]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[29]_0 [19]),
        .Q(\mem_reg[4][19]_srl5_n_2 ));
  (* srl_bus_name = "inst/\matrixmul_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\matrixmul_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[29]_0 [1]),
        .Q(\mem_reg[4][1]_srl5_n_2 ));
  (* srl_bus_name = "inst/\matrixmul_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\matrixmul_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][20]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][20]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[29]_0 [20]),
        .Q(\mem_reg[4][20]_srl5_n_2 ));
  (* srl_bus_name = "inst/\matrixmul_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\matrixmul_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][21]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][21]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[29]_0 [21]),
        .Q(\mem_reg[4][21]_srl5_n_2 ));
  (* srl_bus_name = "inst/\matrixmul_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\matrixmul_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][22]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][22]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[29]_0 [22]),
        .Q(\mem_reg[4][22]_srl5_n_2 ));
  (* srl_bus_name = "inst/\matrixmul_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\matrixmul_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][23]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][23]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[29]_0 [23]),
        .Q(\mem_reg[4][23]_srl5_n_2 ));
  (* srl_bus_name = "inst/\matrixmul_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\matrixmul_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][24]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][24]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[29]_0 [24]),
        .Q(\mem_reg[4][24]_srl5_n_2 ));
  (* srl_bus_name = "inst/\matrixmul_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\matrixmul_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][25]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][25]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[29]_0 [25]),
        .Q(\mem_reg[4][25]_srl5_n_2 ));
  (* srl_bus_name = "inst/\matrixmul_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\matrixmul_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][26]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][26]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[29]_0 [26]),
        .Q(\mem_reg[4][26]_srl5_n_2 ));
  (* srl_bus_name = "inst/\matrixmul_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\matrixmul_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][27]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][27]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[29]_0 [27]),
        .Q(\mem_reg[4][27]_srl5_n_2 ));
  (* srl_bus_name = "inst/\matrixmul_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\matrixmul_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][28]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][28]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[29]_0 [28]),
        .Q(\mem_reg[4][28]_srl5_n_2 ));
  (* srl_bus_name = "inst/\matrixmul_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\matrixmul_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][29]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][29]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[29]_0 [29]),
        .Q(\mem_reg[4][29]_srl5_n_2 ));
  (* srl_bus_name = "inst/\matrixmul_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\matrixmul_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[29]_0 [2]),
        .Q(\mem_reg[4][2]_srl5_n_2 ));
  (* srl_bus_name = "inst/\matrixmul_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\matrixmul_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][32]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][32]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[4][32]_srl5_n_2 ));
  (* srl_bus_name = "inst/\matrixmul_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\matrixmul_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[29]_0 [3]),
        .Q(\mem_reg[4][3]_srl5_n_2 ));
  (* srl_bus_name = "inst/\matrixmul_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\matrixmul_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][4]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[29]_0 [4]),
        .Q(\mem_reg[4][4]_srl5_n_2 ));
  (* srl_bus_name = "inst/\matrixmul_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\matrixmul_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][5]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[29]_0 [5]),
        .Q(\mem_reg[4][5]_srl5_n_2 ));
  (* srl_bus_name = "inst/\matrixmul_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\matrixmul_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][6]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[29]_0 [6]),
        .Q(\mem_reg[4][6]_srl5_n_2 ));
  (* srl_bus_name = "inst/\matrixmul_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\matrixmul_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][7]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[29]_0 [7]),
        .Q(\mem_reg[4][7]_srl5_n_2 ));
  (* srl_bus_name = "inst/\matrixmul_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\matrixmul_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][8]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[29]_0 [8]),
        .Q(\mem_reg[4][8]_srl5_n_2 ));
  (* srl_bus_name = "inst/\matrixmul_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\matrixmul_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][9]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[29]_0 [9]),
        .Q(\mem_reg[4][9]_srl5_n_2 ));
  LUT6 #(
    .INIT(64'hFF0F0FFF00F0E000)) 
    \pout[0]_i_1 
       (.I0(\pout_reg_n_2_[1] ),
        .I1(\pout_reg_n_2_[2] ),
        .I2(data_vld_reg_n_2),
        .I3(pop0),
        .I4(push),
        .I5(\pout_reg_n_2_[0] ),
        .O(\pout[0]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hDFDFBFBF20204000)) 
    \pout[1]_i_1 
       (.I0(push),
        .I1(pop0),
        .I2(data_vld_reg_n_2),
        .I3(\pout_reg_n_2_[2] ),
        .I4(\pout_reg_n_2_[0] ),
        .I5(\pout_reg_n_2_[1] ),
        .O(\pout[1]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hDF20FF00FF00BF00)) 
    \pout[2]_i_1 
       (.I0(push),
        .I1(pop0),
        .I2(data_vld_reg_n_2),
        .I3(\pout_reg_n_2_[2] ),
        .I4(\pout_reg_n_2_[0] ),
        .I5(\pout_reg_n_2_[1] ),
        .O(\pout[2]_i_1_n_2 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_2 ),
        .Q(\pout_reg_n_2_[0] ),
        .R(\pout_reg[2]_0 ));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_2 ),
        .Q(\pout_reg_n_2_[1] ),
        .R(\pout_reg[2]_0 ));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_2 ),
        .Q(\pout_reg_n_2_[2] ),
        .R(\pout_reg[2]_0 ));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][0]_srl5_n_2 ),
        .Q(\q_reg[32]_1 [0]),
        .R(\pout_reg[2]_0 ));
  FDRE \q_reg[10] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][10]_srl5_n_2 ),
        .Q(\q_reg[32]_1 [10]),
        .R(\pout_reg[2]_0 ));
  FDRE \q_reg[11] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][11]_srl5_n_2 ),
        .Q(\q_reg[32]_1 [11]),
        .R(\pout_reg[2]_0 ));
  FDRE \q_reg[12] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][12]_srl5_n_2 ),
        .Q(\q_reg[32]_1 [12]),
        .R(\pout_reg[2]_0 ));
  FDRE \q_reg[13] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][13]_srl5_n_2 ),
        .Q(\q_reg[32]_1 [13]),
        .R(\pout_reg[2]_0 ));
  FDRE \q_reg[14] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][14]_srl5_n_2 ),
        .Q(\q_reg[32]_1 [14]),
        .R(\pout_reg[2]_0 ));
  FDRE \q_reg[15] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][15]_srl5_n_2 ),
        .Q(\q_reg[32]_1 [15]),
        .R(\pout_reg[2]_0 ));
  FDRE \q_reg[16] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][16]_srl5_n_2 ),
        .Q(\q_reg[32]_1 [16]),
        .R(\pout_reg[2]_0 ));
  FDRE \q_reg[17] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][17]_srl5_n_2 ),
        .Q(\q_reg[32]_1 [17]),
        .R(\pout_reg[2]_0 ));
  FDRE \q_reg[18] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][18]_srl5_n_2 ),
        .Q(\q_reg[32]_1 [18]),
        .R(\pout_reg[2]_0 ));
  FDRE \q_reg[19] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][19]_srl5_n_2 ),
        .Q(\q_reg[32]_1 [19]),
        .R(\pout_reg[2]_0 ));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][1]_srl5_n_2 ),
        .Q(\q_reg[32]_1 [1]),
        .R(\pout_reg[2]_0 ));
  FDRE \q_reg[20] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][20]_srl5_n_2 ),
        .Q(\q_reg[32]_1 [20]),
        .R(\pout_reg[2]_0 ));
  FDRE \q_reg[21] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][21]_srl5_n_2 ),
        .Q(\q_reg[32]_1 [21]),
        .R(\pout_reg[2]_0 ));
  FDRE \q_reg[22] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][22]_srl5_n_2 ),
        .Q(\q_reg[32]_1 [22]),
        .R(\pout_reg[2]_0 ));
  FDRE \q_reg[23] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][23]_srl5_n_2 ),
        .Q(\q_reg[32]_1 [23]),
        .R(\pout_reg[2]_0 ));
  FDRE \q_reg[24] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][24]_srl5_n_2 ),
        .Q(\q_reg[32]_1 [24]),
        .R(\pout_reg[2]_0 ));
  FDRE \q_reg[25] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][25]_srl5_n_2 ),
        .Q(\q_reg[32]_1 [25]),
        .R(\pout_reg[2]_0 ));
  FDRE \q_reg[26] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][26]_srl5_n_2 ),
        .Q(\q_reg[32]_1 [26]),
        .R(\pout_reg[2]_0 ));
  FDRE \q_reg[27] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][27]_srl5_n_2 ),
        .Q(\q_reg[32]_1 [27]),
        .R(\pout_reg[2]_0 ));
  FDRE \q_reg[28] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][28]_srl5_n_2 ),
        .Q(\q_reg[32]_1 [28]),
        .R(\pout_reg[2]_0 ));
  FDRE \q_reg[29] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][29]_srl5_n_2 ),
        .Q(\q_reg[32]_1 [29]),
        .R(\pout_reg[2]_0 ));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][2]_srl5_n_2 ),
        .Q(\q_reg[32]_1 [2]),
        .R(\pout_reg[2]_0 ));
  FDRE \q_reg[32] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][32]_srl5_n_2 ),
        .Q(\q_reg[32]_1 [30]),
        .R(\pout_reg[2]_0 ));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][3]_srl5_n_2 ),
        .Q(\q_reg[32]_1 [3]),
        .R(\pout_reg[2]_0 ));
  FDRE \q_reg[4] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][4]_srl5_n_2 ),
        .Q(\q_reg[32]_1 [4]),
        .R(\pout_reg[2]_0 ));
  FDRE \q_reg[5] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][5]_srl5_n_2 ),
        .Q(\q_reg[32]_1 [5]),
        .R(\pout_reg[2]_0 ));
  FDRE \q_reg[6] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][6]_srl5_n_2 ),
        .Q(\q_reg[32]_1 [6]),
        .R(\pout_reg[2]_0 ));
  FDRE \q_reg[7] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][7]_srl5_n_2 ),
        .Q(\q_reg[32]_1 [7]),
        .R(\pout_reg[2]_0 ));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][8]_srl5_n_2 ),
        .Q(\q_reg[32]_1 [8]),
        .R(\pout_reg[2]_0 ));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][9]_srl5_n_2 ),
        .Q(\q_reg[32]_1 [9]),
        .R(\pout_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1 
       (.I0(Q[0]),
        .I1(next_wreq),
        .I2(last_sect_carry__0[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1 
       (.I0(Q[10]),
        .I1(next_wreq),
        .I2(sect_cnt0[9]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1 
       (.I0(Q[11]),
        .I1(next_wreq),
        .I2(sect_cnt0[10]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1 
       (.I0(Q[12]),
        .I1(next_wreq),
        .I2(sect_cnt0[11]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1 
       (.I0(Q[13]),
        .I1(next_wreq),
        .I2(sect_cnt0[12]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1 
       (.I0(Q[14]),
        .I1(next_wreq),
        .I2(sect_cnt0[13]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1 
       (.I0(Q[15]),
        .I1(next_wreq),
        .I2(sect_cnt0[14]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1 
       (.I0(Q[16]),
        .I1(next_wreq),
        .I2(sect_cnt0[15]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1 
       (.I0(Q[17]),
        .I1(next_wreq),
        .I2(sect_cnt0[16]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1 
       (.I0(Q[18]),
        .I1(next_wreq),
        .I2(sect_cnt0[17]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'hFF54)) 
    \sect_cnt[19]_i_1 
       (.I0(\end_addr_buf_reg[31] ),
        .I1(fifo_wreq_valid),
        .I2(\sect_cnt_reg[0] ),
        .I3(p_26_in),
        .O(wreq_handling_reg));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_2 
       (.I0(Q[19]),
        .I1(next_wreq),
        .I2(sect_cnt0[18]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1 
       (.I0(Q[1]),
        .I1(next_wreq),
        .I2(sect_cnt0[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1 
       (.I0(Q[2]),
        .I1(next_wreq),
        .I2(sect_cnt0[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1 
       (.I0(Q[3]),
        .I1(next_wreq),
        .I2(sect_cnt0[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1 
       (.I0(Q[4]),
        .I1(next_wreq),
        .I2(sect_cnt0[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1 
       (.I0(Q[5]),
        .I1(next_wreq),
        .I2(sect_cnt0[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1 
       (.I0(Q[6]),
        .I1(next_wreq),
        .I2(sect_cnt0[5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1 
       (.I0(Q[7]),
        .I1(next_wreq),
        .I2(sect_cnt0[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1 
       (.I0(Q[8]),
        .I1(next_wreq),
        .I2(sect_cnt0[7]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1 
       (.I0(Q[9]),
        .I1(next_wreq),
        .I2(sect_cnt0[8]),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "matrixmul_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_gmem_m_axi_fifo__parameterized0_1
   (fifo_rreq_valid,
    rs2f_rreq_ack,
    E,
    D,
    next_rreq,
    S,
    \q_reg[32]_0 ,
    \could_multi_bursts.last_loop__10 ,
    rreq_handling_reg,
    empty_n_reg_0,
    SR,
    pop0,
    ap_clk,
    Q,
    ap_rst_n,
    \start_addr_reg[2] ,
    CO,
    p_21_in,
    \sect_cnt_reg[19] ,
    \sect_cnt_reg[0] ,
    O,
    \sect_cnt_reg[8] ,
    \sect_cnt_reg[12] ,
    \sect_cnt_reg[16] ,
    \sect_cnt_reg[19]_0 ,
    \end_addr_buf_reg[31] ,
    \could_multi_bursts.arlen_buf[3]_i_3_0 ,
    \could_multi_bursts.arlen_buf[3]_i_3_1 ,
    \q_reg[29]_0 );
  output fifo_rreq_valid;
  output rs2f_rreq_ack;
  output [0:0]E;
  output [19:0]D;
  output next_rreq;
  output [0:0]S;
  output [30:0]\q_reg[32]_0 ;
  output \could_multi_bursts.last_loop__10 ;
  output [0:0]rreq_handling_reg;
  output empty_n_reg_0;
  input [0:0]SR;
  input pop0;
  input ap_clk;
  input [0:0]Q;
  input ap_rst_n;
  input \start_addr_reg[2] ;
  input [0:0]CO;
  input p_21_in;
  input [19:0]\sect_cnt_reg[19] ;
  input [0:0]\sect_cnt_reg[0] ;
  input [3:0]O;
  input [3:0]\sect_cnt_reg[8] ;
  input [3:0]\sect_cnt_reg[12] ;
  input [3:0]\sect_cnt_reg[16] ;
  input [2:0]\sect_cnt_reg[19]_0 ;
  input \end_addr_buf_reg[31] ;
  input [5:0]\could_multi_bursts.arlen_buf[3]_i_3_0 ;
  input [5:0]\could_multi_bursts.arlen_buf[3]_i_3_1 ;
  input [29:0]\q_reg[29]_0 ;

  wire [0:0]CO;
  wire [19:0]D;
  wire [0:0]E;
  wire [3:0]O;
  wire [0:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [5:0]\could_multi_bursts.arlen_buf[3]_i_3_0 ;
  wire [5:0]\could_multi_bursts.arlen_buf[3]_i_3_1 ;
  wire \could_multi_bursts.arlen_buf[3]_i_4_n_2 ;
  wire \could_multi_bursts.arlen_buf[3]_i_5_n_2 ;
  wire \could_multi_bursts.last_loop__10 ;
  wire data_vld_i_1__3_n_2;
  wire data_vld_reg_n_2;
  wire empty_n_reg_0;
  wire \end_addr_buf_reg[31] ;
  wire fifo_rreq_valid;
  wire full_n_i_1__5_n_2;
  wire full_n_i_2__3_n_2;
  wire \mem_reg[4][0]_srl5_n_2 ;
  wire \mem_reg[4][10]_srl5_n_2 ;
  wire \mem_reg[4][11]_srl5_n_2 ;
  wire \mem_reg[4][12]_srl5_n_2 ;
  wire \mem_reg[4][13]_srl5_n_2 ;
  wire \mem_reg[4][14]_srl5_n_2 ;
  wire \mem_reg[4][15]_srl5_n_2 ;
  wire \mem_reg[4][16]_srl5_n_2 ;
  wire \mem_reg[4][17]_srl5_n_2 ;
  wire \mem_reg[4][18]_srl5_n_2 ;
  wire \mem_reg[4][19]_srl5_n_2 ;
  wire \mem_reg[4][1]_srl5_n_2 ;
  wire \mem_reg[4][20]_srl5_n_2 ;
  wire \mem_reg[4][21]_srl5_n_2 ;
  wire \mem_reg[4][22]_srl5_n_2 ;
  wire \mem_reg[4][23]_srl5_n_2 ;
  wire \mem_reg[4][24]_srl5_n_2 ;
  wire \mem_reg[4][25]_srl5_n_2 ;
  wire \mem_reg[4][26]_srl5_n_2 ;
  wire \mem_reg[4][27]_srl5_n_2 ;
  wire \mem_reg[4][28]_srl5_n_2 ;
  wire \mem_reg[4][29]_srl5_n_2 ;
  wire \mem_reg[4][2]_srl5_n_2 ;
  wire \mem_reg[4][32]_srl5_n_2 ;
  wire \mem_reg[4][3]_srl5_n_2 ;
  wire \mem_reg[4][4]_srl5_n_2 ;
  wire \mem_reg[4][5]_srl5_n_2 ;
  wire \mem_reg[4][6]_srl5_n_2 ;
  wire \mem_reg[4][7]_srl5_n_2 ;
  wire \mem_reg[4][8]_srl5_n_2 ;
  wire \mem_reg[4][9]_srl5_n_2 ;
  wire next_rreq;
  wire p_21_in;
  wire pop0;
  wire \pout[0]_i_1_n_2 ;
  wire \pout[1]_i_1_n_2 ;
  wire \pout[2]_i_1_n_2 ;
  wire \pout_reg_n_2_[0] ;
  wire \pout_reg_n_2_[1] ;
  wire \pout_reg_n_2_[2] ;
  wire push;
  wire [29:0]\q_reg[29]_0 ;
  wire [30:0]\q_reg[32]_0 ;
  wire [0:0]rreq_handling_reg;
  wire rs2f_rreq_ack;
  wire [0:0]\sect_cnt_reg[0] ;
  wire [3:0]\sect_cnt_reg[12] ;
  wire [3:0]\sect_cnt_reg[16] ;
  wire [19:0]\sect_cnt_reg[19] ;
  wire [2:0]\sect_cnt_reg[19]_0 ;
  wire [3:0]\sect_cnt_reg[8] ;
  wire \start_addr_reg[2] ;

  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry_i_1
       (.I0(\q_reg[32]_0 [30]),
        .O(S));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'hA222)) 
    \align_len[31]_i_1 
       (.I0(fifo_rreq_valid),
        .I1(\start_addr_reg[2] ),
        .I2(CO),
        .I3(p_21_in),
        .O(E));
  LUT2 #(
    .INIT(4'h8)) 
    \could_multi_bursts.arlen_buf[3]_i_3 
       (.I0(\could_multi_bursts.arlen_buf[3]_i_4_n_2 ),
        .I1(\could_multi_bursts.arlen_buf[3]_i_5_n_2 ),
        .O(\could_multi_bursts.last_loop__10 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \could_multi_bursts.arlen_buf[3]_i_4 
       (.I0(\could_multi_bursts.arlen_buf[3]_i_3_0 [0]),
        .I1(\could_multi_bursts.arlen_buf[3]_i_3_1 [0]),
        .I2(\could_multi_bursts.arlen_buf[3]_i_3_1 [2]),
        .I3(\could_multi_bursts.arlen_buf[3]_i_3_0 [2]),
        .I4(\could_multi_bursts.arlen_buf[3]_i_3_1 [1]),
        .I5(\could_multi_bursts.arlen_buf[3]_i_3_0 [1]),
        .O(\could_multi_bursts.arlen_buf[3]_i_4_n_2 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \could_multi_bursts.arlen_buf[3]_i_5 
       (.I0(\could_multi_bursts.arlen_buf[3]_i_3_0 [3]),
        .I1(\could_multi_bursts.arlen_buf[3]_i_3_1 [3]),
        .I2(\could_multi_bursts.arlen_buf[3]_i_3_1 [5]),
        .I3(\could_multi_bursts.arlen_buf[3]_i_3_0 [5]),
        .I4(\could_multi_bursts.arlen_buf[3]_i_3_1 [4]),
        .I5(\could_multi_bursts.arlen_buf[3]_i_3_0 [4]),
        .O(\could_multi_bursts.arlen_buf[3]_i_5_n_2 ));
  LUT6 #(
    .INIT(64'hFFFEAAAAFFFFAAAA)) 
    data_vld_i_1__3
       (.I0(push),
        .I1(\pout_reg_n_2_[1] ),
        .I2(\pout_reg_n_2_[0] ),
        .I3(\pout_reg_n_2_[2] ),
        .I4(data_vld_reg_n_2),
        .I5(pop0),
        .O(data_vld_i_1__3_n_2));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__3_n_2),
        .Q(data_vld_reg_n_2),
        .R(SR));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(pop0),
        .D(data_vld_reg_n_2),
        .Q(fifo_rreq_valid),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT5 #(
    .INIT(32'hEE0E0E0E)) 
    fifo_rreq_valid_buf_i_1
       (.I0(\end_addr_buf_reg[31] ),
        .I1(fifo_rreq_valid),
        .I2(\start_addr_reg[2] ),
        .I3(CO),
        .I4(p_21_in),
        .O(next_rreq));
  LUT6 #(
    .INIT(64'hFFFFA2FFA2FFA2FF)) 
    full_n_i_1__5
       (.I0(rs2f_rreq_ack),
        .I1(Q),
        .I2(full_n_i_2__3_n_2),
        .I3(ap_rst_n),
        .I4(data_vld_reg_n_2),
        .I5(pop0),
        .O(full_n_i_1__5_n_2));
  LUT4 #(
    .INIT(16'hFF7F)) 
    full_n_i_2__3
       (.I0(data_vld_reg_n_2),
        .I1(\pout_reg_n_2_[1] ),
        .I2(\pout_reg_n_2_[0] ),
        .I3(\pout_reg_n_2_[2] ),
        .O(full_n_i_2__3_n_2));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__5_n_2),
        .Q(rs2f_rreq_ack),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'h2)) 
    invalid_len_event_i_1__0
       (.I0(fifo_rreq_valid),
        .I1(\q_reg[32]_0 [30]),
        .O(empty_n_reg_0));
  (* srl_bus_name = "inst/\matrixmul_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\matrixmul_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[29]_0 [0]),
        .Q(\mem_reg[4][0]_srl5_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][0]_srl5_i_1__1 
       (.I0(rs2f_rreq_ack),
        .I1(Q),
        .O(push));
  (* srl_bus_name = "inst/\matrixmul_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\matrixmul_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][10]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[29]_0 [10]),
        .Q(\mem_reg[4][10]_srl5_n_2 ));
  (* srl_bus_name = "inst/\matrixmul_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\matrixmul_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][11]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[29]_0 [11]),
        .Q(\mem_reg[4][11]_srl5_n_2 ));
  (* srl_bus_name = "inst/\matrixmul_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\matrixmul_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][12]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[29]_0 [12]),
        .Q(\mem_reg[4][12]_srl5_n_2 ));
  (* srl_bus_name = "inst/\matrixmul_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\matrixmul_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][13]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[29]_0 [13]),
        .Q(\mem_reg[4][13]_srl5_n_2 ));
  (* srl_bus_name = "inst/\matrixmul_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\matrixmul_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][14]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[29]_0 [14]),
        .Q(\mem_reg[4][14]_srl5_n_2 ));
  (* srl_bus_name = "inst/\matrixmul_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\matrixmul_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][15]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[29]_0 [15]),
        .Q(\mem_reg[4][15]_srl5_n_2 ));
  (* srl_bus_name = "inst/\matrixmul_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\matrixmul_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][16]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][16]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[29]_0 [16]),
        .Q(\mem_reg[4][16]_srl5_n_2 ));
  (* srl_bus_name = "inst/\matrixmul_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\matrixmul_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][17]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][17]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[29]_0 [17]),
        .Q(\mem_reg[4][17]_srl5_n_2 ));
  (* srl_bus_name = "inst/\matrixmul_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\matrixmul_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][18]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][18]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[29]_0 [18]),
        .Q(\mem_reg[4][18]_srl5_n_2 ));
  (* srl_bus_name = "inst/\matrixmul_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\matrixmul_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][19]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][19]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[29]_0 [19]),
        .Q(\mem_reg[4][19]_srl5_n_2 ));
  (* srl_bus_name = "inst/\matrixmul_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\matrixmul_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[29]_0 [1]),
        .Q(\mem_reg[4][1]_srl5_n_2 ));
  (* srl_bus_name = "inst/\matrixmul_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\matrixmul_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][20]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][20]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[29]_0 [20]),
        .Q(\mem_reg[4][20]_srl5_n_2 ));
  (* srl_bus_name = "inst/\matrixmul_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\matrixmul_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][21]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][21]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[29]_0 [21]),
        .Q(\mem_reg[4][21]_srl5_n_2 ));
  (* srl_bus_name = "inst/\matrixmul_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\matrixmul_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][22]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][22]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[29]_0 [22]),
        .Q(\mem_reg[4][22]_srl5_n_2 ));
  (* srl_bus_name = "inst/\matrixmul_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\matrixmul_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][23]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][23]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[29]_0 [23]),
        .Q(\mem_reg[4][23]_srl5_n_2 ));
  (* srl_bus_name = "inst/\matrixmul_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\matrixmul_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][24]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][24]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[29]_0 [24]),
        .Q(\mem_reg[4][24]_srl5_n_2 ));
  (* srl_bus_name = "inst/\matrixmul_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\matrixmul_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][25]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][25]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[29]_0 [25]),
        .Q(\mem_reg[4][25]_srl5_n_2 ));
  (* srl_bus_name = "inst/\matrixmul_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\matrixmul_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][26]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][26]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[29]_0 [26]),
        .Q(\mem_reg[4][26]_srl5_n_2 ));
  (* srl_bus_name = "inst/\matrixmul_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\matrixmul_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][27]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][27]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[29]_0 [27]),
        .Q(\mem_reg[4][27]_srl5_n_2 ));
  (* srl_bus_name = "inst/\matrixmul_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\matrixmul_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][28]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][28]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[29]_0 [28]),
        .Q(\mem_reg[4][28]_srl5_n_2 ));
  (* srl_bus_name = "inst/\matrixmul_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\matrixmul_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][29]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][29]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[29]_0 [29]),
        .Q(\mem_reg[4][29]_srl5_n_2 ));
  (* srl_bus_name = "inst/\matrixmul_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\matrixmul_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[29]_0 [2]),
        .Q(\mem_reg[4][2]_srl5_n_2 ));
  (* srl_bus_name = "inst/\matrixmul_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\matrixmul_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][32]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][32]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[4][32]_srl5_n_2 ));
  (* srl_bus_name = "inst/\matrixmul_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\matrixmul_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[29]_0 [3]),
        .Q(\mem_reg[4][3]_srl5_n_2 ));
  (* srl_bus_name = "inst/\matrixmul_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\matrixmul_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][4]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[29]_0 [4]),
        .Q(\mem_reg[4][4]_srl5_n_2 ));
  (* srl_bus_name = "inst/\matrixmul_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\matrixmul_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][5]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[29]_0 [5]),
        .Q(\mem_reg[4][5]_srl5_n_2 ));
  (* srl_bus_name = "inst/\matrixmul_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\matrixmul_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][6]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[29]_0 [6]),
        .Q(\mem_reg[4][6]_srl5_n_2 ));
  (* srl_bus_name = "inst/\matrixmul_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\matrixmul_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][7]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[29]_0 [7]),
        .Q(\mem_reg[4][7]_srl5_n_2 ));
  (* srl_bus_name = "inst/\matrixmul_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\matrixmul_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][8]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[29]_0 [8]),
        .Q(\mem_reg[4][8]_srl5_n_2 ));
  (* srl_bus_name = "inst/\matrixmul_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\matrixmul_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][9]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[29]_0 [9]),
        .Q(\mem_reg[4][9]_srl5_n_2 ));
  LUT6 #(
    .INIT(64'hFF0F0FFF00F0E000)) 
    \pout[0]_i_1 
       (.I0(\pout_reg_n_2_[1] ),
        .I1(\pout_reg_n_2_[2] ),
        .I2(data_vld_reg_n_2),
        .I3(pop0),
        .I4(push),
        .I5(\pout_reg_n_2_[0] ),
        .O(\pout[0]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hDFDFBFBF20204000)) 
    \pout[1]_i_1 
       (.I0(push),
        .I1(pop0),
        .I2(data_vld_reg_n_2),
        .I3(\pout_reg_n_2_[2] ),
        .I4(\pout_reg_n_2_[0] ),
        .I5(\pout_reg_n_2_[1] ),
        .O(\pout[1]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hDF20FF00FF00BF00)) 
    \pout[2]_i_1 
       (.I0(push),
        .I1(pop0),
        .I2(data_vld_reg_n_2),
        .I3(\pout_reg_n_2_[2] ),
        .I4(\pout_reg_n_2_[0] ),
        .I5(\pout_reg_n_2_[1] ),
        .O(\pout[2]_i_1_n_2 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_2 ),
        .Q(\pout_reg_n_2_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_2 ),
        .Q(\pout_reg_n_2_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_2 ),
        .Q(\pout_reg_n_2_[2] ),
        .R(SR));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][0]_srl5_n_2 ),
        .Q(\q_reg[32]_0 [0]),
        .R(SR));
  FDRE \q_reg[10] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][10]_srl5_n_2 ),
        .Q(\q_reg[32]_0 [10]),
        .R(SR));
  FDRE \q_reg[11] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][11]_srl5_n_2 ),
        .Q(\q_reg[32]_0 [11]),
        .R(SR));
  FDRE \q_reg[12] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][12]_srl5_n_2 ),
        .Q(\q_reg[32]_0 [12]),
        .R(SR));
  FDRE \q_reg[13] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][13]_srl5_n_2 ),
        .Q(\q_reg[32]_0 [13]),
        .R(SR));
  FDRE \q_reg[14] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][14]_srl5_n_2 ),
        .Q(\q_reg[32]_0 [14]),
        .R(SR));
  FDRE \q_reg[15] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][15]_srl5_n_2 ),
        .Q(\q_reg[32]_0 [15]),
        .R(SR));
  FDRE \q_reg[16] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][16]_srl5_n_2 ),
        .Q(\q_reg[32]_0 [16]),
        .R(SR));
  FDRE \q_reg[17] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][17]_srl5_n_2 ),
        .Q(\q_reg[32]_0 [17]),
        .R(SR));
  FDRE \q_reg[18] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][18]_srl5_n_2 ),
        .Q(\q_reg[32]_0 [18]),
        .R(SR));
  FDRE \q_reg[19] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][19]_srl5_n_2 ),
        .Q(\q_reg[32]_0 [19]),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][1]_srl5_n_2 ),
        .Q(\q_reg[32]_0 [1]),
        .R(SR));
  FDRE \q_reg[20] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][20]_srl5_n_2 ),
        .Q(\q_reg[32]_0 [20]),
        .R(SR));
  FDRE \q_reg[21] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][21]_srl5_n_2 ),
        .Q(\q_reg[32]_0 [21]),
        .R(SR));
  FDRE \q_reg[22] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][22]_srl5_n_2 ),
        .Q(\q_reg[32]_0 [22]),
        .R(SR));
  FDRE \q_reg[23] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][23]_srl5_n_2 ),
        .Q(\q_reg[32]_0 [23]),
        .R(SR));
  FDRE \q_reg[24] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][24]_srl5_n_2 ),
        .Q(\q_reg[32]_0 [24]),
        .R(SR));
  FDRE \q_reg[25] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][25]_srl5_n_2 ),
        .Q(\q_reg[32]_0 [25]),
        .R(SR));
  FDRE \q_reg[26] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][26]_srl5_n_2 ),
        .Q(\q_reg[32]_0 [26]),
        .R(SR));
  FDRE \q_reg[27] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][27]_srl5_n_2 ),
        .Q(\q_reg[32]_0 [27]),
        .R(SR));
  FDRE \q_reg[28] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][28]_srl5_n_2 ),
        .Q(\q_reg[32]_0 [28]),
        .R(SR));
  FDRE \q_reg[29] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][29]_srl5_n_2 ),
        .Q(\q_reg[32]_0 [29]),
        .R(SR));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][2]_srl5_n_2 ),
        .Q(\q_reg[32]_0 [2]),
        .R(SR));
  FDRE \q_reg[32] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][32]_srl5_n_2 ),
        .Q(\q_reg[32]_0 [30]),
        .R(SR));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][3]_srl5_n_2 ),
        .Q(\q_reg[32]_0 [3]),
        .R(SR));
  FDRE \q_reg[4] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][4]_srl5_n_2 ),
        .Q(\q_reg[32]_0 [4]),
        .R(SR));
  FDRE \q_reg[5] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][5]_srl5_n_2 ),
        .Q(\q_reg[32]_0 [5]),
        .R(SR));
  FDRE \q_reg[6] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][6]_srl5_n_2 ),
        .Q(\q_reg[32]_0 [6]),
        .R(SR));
  FDRE \q_reg[7] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][7]_srl5_n_2 ),
        .Q(\q_reg[32]_0 [7]),
        .R(SR));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][8]_srl5_n_2 ),
        .Q(\q_reg[32]_0 [8]),
        .R(SR));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][9]_srl5_n_2 ),
        .Q(\q_reg[32]_0 [9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1__0 
       (.I0(\sect_cnt_reg[19] [0]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1__0 
       (.I0(\sect_cnt_reg[19] [10]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[12] [1]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1__0 
       (.I0(\sect_cnt_reg[19] [11]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[12] [2]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1__0 
       (.I0(\sect_cnt_reg[19] [12]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[12] [3]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1__0 
       (.I0(\sect_cnt_reg[19] [13]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[16] [0]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1__0 
       (.I0(\sect_cnt_reg[19] [14]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[16] [1]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1__0 
       (.I0(\sect_cnt_reg[19] [15]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[16] [2]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1__0 
       (.I0(\sect_cnt_reg[19] [16]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[16] [3]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1__0 
       (.I0(\sect_cnt_reg[19] [17]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[19]_0 [0]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1__0 
       (.I0(\sect_cnt_reg[19] [18]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[19]_0 [1]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'hFF54)) 
    \sect_cnt[19]_i_1__0 
       (.I0(\start_addr_reg[2] ),
        .I1(fifo_rreq_valid),
        .I2(\end_addr_buf_reg[31] ),
        .I3(p_21_in),
        .O(rreq_handling_reg));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_2__0 
       (.I0(\sect_cnt_reg[19] [19]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[19]_0 [2]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1__0 
       (.I0(\sect_cnt_reg[19] [1]),
        .I1(next_rreq),
        .I2(O[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1__0 
       (.I0(\sect_cnt_reg[19] [2]),
        .I1(next_rreq),
        .I2(O[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1__0 
       (.I0(\sect_cnt_reg[19] [3]),
        .I1(next_rreq),
        .I2(O[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1__0 
       (.I0(\sect_cnt_reg[19] [4]),
        .I1(next_rreq),
        .I2(O[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1__0 
       (.I0(\sect_cnt_reg[19] [5]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[8] [0]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1__0 
       (.I0(\sect_cnt_reg[19] [6]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[8] [1]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1__0 
       (.I0(\sect_cnt_reg[19] [7]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[8] [2]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1__0 
       (.I0(\sect_cnt_reg[19] [8]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[8] [3]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1__0 
       (.I0(\sect_cnt_reg[19] [9]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[12] [0]),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "matrixmul_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_gmem_m_axi_fifo__parameterized1
   (fifo_resp_ready,
    next_resp0,
    push,
    ap_clk,
    SR,
    \could_multi_bursts.next_loop ,
    next_resp,
    ap_rst_n,
    next_resp_reg,
    m_axi_gmem_BVALID,
    \could_multi_bursts.last_loop__10 ,
    \q_reg[1]_0 ,
    in);
  output fifo_resp_ready;
  output next_resp0;
  output push;
  input ap_clk;
  input [0:0]SR;
  input \could_multi_bursts.next_loop ;
  input next_resp;
  input ap_rst_n;
  input next_resp_reg;
  input m_axi_gmem_BVALID;
  input \could_multi_bursts.last_loop__10 ;
  input \q_reg[1]_0 ;
  input [0:0]in;

  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [1:1]aw2b_awdata;
  wire [1:0]aw2b_bdata;
  wire \could_multi_bursts.last_loop__10 ;
  wire \could_multi_bursts.next_loop ;
  wire data_vld1__0;
  wire data_vld_i_1__1_n_2;
  wire data_vld_reg_n_2;
  wire empty_n_i_1__4_n_2;
  wire fifo_resp_ready;
  wire full_n_i_1__1_n_2;
  wire full_n_i_2__2_n_2;
  wire [0:0]in;
  wire m_axi_gmem_BVALID;
  wire \mem_reg[14][0]_srl15_n_2 ;
  wire \mem_reg[14][1]_srl15_n_2 ;
  wire need_wrsp;
  wire next_resp;
  wire next_resp0;
  wire next_resp_reg;
  wire pop0;
  wire pout17_out;
  wire \pout[0]_i_1_n_2 ;
  wire \pout[1]_i_1__0_n_2 ;
  wire \pout[2]_i_1_n_2 ;
  wire \pout[3]_i_1_n_2 ;
  wire \pout[3]_i_2_n_2 ;
  wire [3:0]pout_reg__0;
  wire push;
  wire push_0;
  wire \q_reg[1]_0 ;

  LUT6 #(
    .INIT(64'h8F888F88FF888F88)) 
    data_vld_i_1__1
       (.I0(\could_multi_bursts.next_loop ),
        .I1(fifo_resp_ready),
        .I2(data_vld1__0),
        .I3(data_vld_reg_n_2),
        .I4(need_wrsp),
        .I5(next_resp),
        .O(data_vld_i_1__1_n_2));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__1_n_2),
        .Q(data_vld_reg_n_2),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    empty_n_i_1__4
       (.I0(data_vld_reg_n_2),
        .I1(next_resp),
        .I2(need_wrsp),
        .O(empty_n_i_1__4_n_2));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__4_n_2),
        .Q(need_wrsp),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFA2FFA2FFA2FF)) 
    full_n_i_1__1
       (.I0(fifo_resp_ready),
        .I1(\could_multi_bursts.next_loop ),
        .I2(full_n_i_2__2_n_2),
        .I3(ap_rst_n),
        .I4(data_vld_reg_n_2),
        .I5(pop0),
        .O(full_n_i_1__1_n_2));
  LUT5 #(
    .INIT(32'h88800000)) 
    full_n_i_2
       (.I0(next_resp_reg),
        .I1(need_wrsp),
        .I2(aw2b_bdata[0]),
        .I3(aw2b_bdata[1]),
        .I4(next_resp),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT5 #(
    .INIT(32'hFF7FFFFF)) 
    full_n_i_2__2
       (.I0(data_vld_reg_n_2),
        .I1(pout_reg__0[3]),
        .I2(pout_reg__0[0]),
        .I3(pout_reg__0[1]),
        .I4(pout_reg__0[2]),
        .O(full_n_i_2__2_n_2));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__1_n_2),
        .Q(fifo_resp_ready),
        .R(1'b0));
  (* srl_bus_name = "inst/\matrixmul_gmem_m_axi_U/bus_write/fifo_resp/mem_reg[14] " *) 
  (* srl_name = "inst/\matrixmul_gmem_m_axi_U/bus_write/fifo_resp/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(pout_reg__0[0]),
        .A1(pout_reg__0[1]),
        .A2(pout_reg__0[2]),
        .A3(pout_reg__0[3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in),
        .Q(\mem_reg[14][0]_srl15_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[14][0]_srl15_i_1 
       (.I0(fifo_resp_ready),
        .I1(\could_multi_bursts.next_loop ),
        .O(push_0));
  (* srl_bus_name = "inst/\matrixmul_gmem_m_axi_U/bus_write/fifo_resp/mem_reg[14] " *) 
  (* srl_name = "inst/\matrixmul_gmem_m_axi_U/bus_write/fifo_resp/mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][1]_srl15 
       (.A0(pout_reg__0[0]),
        .A1(pout_reg__0[1]),
        .A2(pout_reg__0[2]),
        .A3(pout_reg__0[3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(aw2b_awdata),
        .Q(\mem_reg[14][1]_srl15_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[14][1]_srl15_i_1 
       (.I0(\could_multi_bursts.last_loop__10 ),
        .I1(\q_reg[1]_0 ),
        .O(aw2b_awdata));
  LUT5 #(
    .INIT(32'h88F88888)) 
    next_resp_i_1
       (.I0(next_resp_reg),
        .I1(m_axi_gmem_BVALID),
        .I2(need_wrsp),
        .I3(next_resp),
        .I4(aw2b_bdata[0]),
        .O(next_resp0));
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1 
       (.I0(pout_reg__0[0]),
        .O(\pout[0]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hF0F078F00F0F870F)) 
    \pout[1]_i_1__0 
       (.I0(fifo_resp_ready),
        .I1(\could_multi_bursts.next_loop ),
        .I2(pout_reg__0[0]),
        .I3(need_wrsp),
        .I4(next_resp),
        .I5(pout_reg__0[1]),
        .O(\pout[1]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \pout[2]_i_1 
       (.I0(pout_reg__0[0]),
        .I1(pout17_out),
        .I2(pout_reg__0[2]),
        .I3(pout_reg__0[1]),
        .O(\pout[2]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h0800000078770000)) 
    \pout[3]_i_1 
       (.I0(fifo_resp_ready),
        .I1(\could_multi_bursts.next_loop ),
        .I2(next_resp),
        .I3(need_wrsp),
        .I4(data_vld_reg_n_2),
        .I5(data_vld1__0),
        .O(\pout[3]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \pout[3]_i_2 
       (.I0(pout17_out),
        .I1(pout_reg__0[0]),
        .I2(pout_reg__0[1]),
        .I3(pout_reg__0[3]),
        .I4(pout_reg__0[2]),
        .O(\pout[3]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \pout[3]_i_3__0 
       (.I0(pout_reg__0[3]),
        .I1(pout_reg__0[2]),
        .I2(pout_reg__0[0]),
        .I3(pout_reg__0[1]),
        .O(data_vld1__0));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \pout[3]_i_4 
       (.I0(need_wrsp),
        .I1(next_resp),
        .I2(fifo_resp_ready),
        .I3(\could_multi_bursts.next_loop ),
        .I4(data_vld_reg_n_2),
        .O(pout17_out));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_2 ),
        .D(\pout[0]_i_1_n_2 ),
        .Q(pout_reg__0[0]),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_2 ),
        .D(\pout[1]_i_1__0_n_2 ),
        .Q(pout_reg__0[1]),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_2 ),
        .D(\pout[2]_i_1_n_2 ),
        .Q(pout_reg__0[2]),
        .R(SR));
  FDRE \pout_reg[3] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_2 ),
        .D(\pout[3]_i_2_n_2 ),
        .Q(pout_reg__0[3]),
        .R(SR));
  LUT2 #(
    .INIT(4'hB)) 
    \q[1]_i_1 
       (.I0(next_resp),
        .I1(need_wrsp),
        .O(pop0));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[14][0]_srl15_n_2 ),
        .Q(aw2b_bdata[0]),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[14][1]_srl15_n_2 ),
        .Q(aw2b_bdata[1]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "matrixmul_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_gmem_m_axi_fifo__parameterized1_0
   (ap_rst_n_0,
    p_20_in,
    p_21_in,
    pop0,
    rreq_handling_reg,
    rreq_handling_reg_0,
    ap_rst_n_1,
    ap_rst_n_2,
    full_n_reg_0,
    full_n_reg_1,
    full_n_reg_2,
    full_n_reg_3,
    full_n_reg_4,
    ap_clk,
    SR,
    ap_rst_n,
    m_axi_gmem_ARREADY,
    \could_multi_bursts.sect_handling_reg ,
    \could_multi_bursts.sect_handling_reg_0 ,
    invalid_len_event_reg2,
    empty_n_reg_0,
    beat_valid,
    empty_n_reg_1,
    rdata_ack_t,
    rreq_handling_reg_1,
    \could_multi_bursts.last_loop__10 ,
    CO,
    fifo_rreq_valid,
    invalid_len_event,
    rreq_handling_reg_2,
    \sect_addr_buf_reg[2] ,
    Q);
  output ap_rst_n_0;
  output p_20_in;
  output p_21_in;
  output pop0;
  output rreq_handling_reg;
  output rreq_handling_reg_0;
  output [0:0]ap_rst_n_1;
  output [0:0]ap_rst_n_2;
  output full_n_reg_0;
  output full_n_reg_1;
  output full_n_reg_2;
  output full_n_reg_3;
  output full_n_reg_4;
  input ap_clk;
  input [0:0]SR;
  input ap_rst_n;
  input m_axi_gmem_ARREADY;
  input \could_multi_bursts.sect_handling_reg ;
  input \could_multi_bursts.sect_handling_reg_0 ;
  input invalid_len_event_reg2;
  input [0:0]empty_n_reg_0;
  input beat_valid;
  input empty_n_reg_1;
  input rdata_ack_t;
  input rreq_handling_reg_1;
  input \could_multi_bursts.last_loop__10 ;
  input [0:0]CO;
  input fifo_rreq_valid;
  input invalid_len_event;
  input rreq_handling_reg_2;
  input [0:0]\sect_addr_buf_reg[2] ;
  input [3:0]Q;

  wire [0:0]CO;
  wire [3:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire [0:0]ap_rst_n_1;
  wire [0:0]ap_rst_n_2;
  wire beat_valid;
  wire \could_multi_bursts.last_loop__10 ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire \could_multi_bursts.sect_handling_reg_0 ;
  wire data_vld1__2;
  wire data_vld_i_1__4_n_2;
  wire data_vld_reg_n_2;
  wire empty_n_i_1__3_n_2;
  wire [0:0]empty_n_reg_0;
  wire empty_n_reg_1;
  wire empty_n_reg_n_2;
  wire fifo_rctl_ready;
  wire fifo_rreq_valid;
  wire full_n_i_1__6_n_2;
  wire full_n_i_2__4_n_2;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire full_n_reg_2;
  wire full_n_reg_3;
  wire full_n_reg_4;
  wire invalid_len_event;
  wire invalid_len_event_reg2;
  wire m_axi_gmem_ARREADY;
  wire p_10_in;
  wire p_20_in;
  wire p_21_in;
  wire pop0;
  wire pout17_out;
  wire \pout[0]_i_1__0_n_2 ;
  wire \pout[1]_i_1_n_2 ;
  wire \pout[2]_i_1__0_n_2 ;
  wire \pout[3]_i_1__0_n_2 ;
  wire \pout[3]_i_2__0_n_2 ;
  wire [3:0]pout_reg__0;
  wire rdata_ack_t;
  wire rreq_handling_reg;
  wire rreq_handling_reg_0;
  wire rreq_handling_reg_1;
  wire rreq_handling_reg_2;
  wire [0:0]\sect_addr_buf_reg[2] ;

  LUT6 #(
    .INIT(64'h0A000A008A880A00)) 
    \could_multi_bursts.ARVALID_Dummy_i_1 
       (.I0(ap_rst_n),
        .I1(fifo_rctl_ready),
        .I2(m_axi_gmem_ARREADY),
        .I3(\could_multi_bursts.sect_handling_reg ),
        .I4(\could_multi_bursts.sect_handling_reg_0 ),
        .I5(invalid_len_event_reg2),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'hA200)) 
    \could_multi_bursts.araddr_buf[31]_i_1 
       (.I0(\could_multi_bursts.sect_handling_reg_0 ),
        .I1(\could_multi_bursts.sect_handling_reg ),
        .I2(m_axi_gmem_ARREADY),
        .I3(fifo_rctl_ready),
        .O(p_20_in));
  LUT6 #(
    .INIT(64'hFFFFFFFF00008A00)) 
    \could_multi_bursts.arlen_buf[0]_i_1 
       (.I0(fifo_rctl_ready),
        .I1(m_axi_gmem_ARREADY),
        .I2(\could_multi_bursts.sect_handling_reg ),
        .I3(\could_multi_bursts.sect_handling_reg_0 ),
        .I4(\could_multi_bursts.last_loop__10 ),
        .I5(Q[0]),
        .O(full_n_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00008A00)) 
    \could_multi_bursts.arlen_buf[1]_i_1 
       (.I0(fifo_rctl_ready),
        .I1(m_axi_gmem_ARREADY),
        .I2(\could_multi_bursts.sect_handling_reg ),
        .I3(\could_multi_bursts.sect_handling_reg_0 ),
        .I4(\could_multi_bursts.last_loop__10 ),
        .I5(Q[1]),
        .O(full_n_reg_1));
  LUT6 #(
    .INIT(64'hFFFFFFFF00008A00)) 
    \could_multi_bursts.arlen_buf[2]_i_1 
       (.I0(fifo_rctl_ready),
        .I1(m_axi_gmem_ARREADY),
        .I2(\could_multi_bursts.sect_handling_reg ),
        .I3(\could_multi_bursts.sect_handling_reg_0 ),
        .I4(\could_multi_bursts.last_loop__10 ),
        .I5(Q[2]),
        .O(full_n_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'h8A00)) 
    \could_multi_bursts.arlen_buf[3]_i_1 
       (.I0(fifo_rctl_ready),
        .I1(m_axi_gmem_ARREADY),
        .I2(\could_multi_bursts.sect_handling_reg ),
        .I3(\could_multi_bursts.sect_handling_reg_0 ),
        .O(full_n_reg_3));
  LUT6 #(
    .INIT(64'hFFFFFFFF00008A00)) 
    \could_multi_bursts.arlen_buf[3]_i_2 
       (.I0(fifo_rctl_ready),
        .I1(m_axi_gmem_ARREADY),
        .I2(\could_multi_bursts.sect_handling_reg ),
        .I3(\could_multi_bursts.sect_handling_reg_0 ),
        .I4(\could_multi_bursts.last_loop__10 ),
        .I5(Q[3]),
        .O(full_n_reg_4));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.loop_cnt[5]_i_1__0 
       (.I0(p_21_in),
        .I1(ap_rst_n),
        .O(ap_rst_n_2));
  LUT6 #(
    .INIT(64'hBFBBAAAAFFFFAAAA)) 
    \could_multi_bursts.sect_handling_i_1__0 
       (.I0(rreq_handling_reg_1),
        .I1(fifo_rctl_ready),
        .I2(m_axi_gmem_ARREADY),
        .I3(\could_multi_bursts.sect_handling_reg ),
        .I4(\could_multi_bursts.sect_handling_reg_0 ),
        .I5(\could_multi_bursts.last_loop__10 ),
        .O(rreq_handling_reg_0));
  LUT5 #(
    .INIT(32'h8FFF8888)) 
    data_vld_i_1__4
       (.I0(p_20_in),
        .I1(fifo_rctl_ready),
        .I2(data_vld1__2),
        .I3(p_10_in),
        .I4(data_vld_reg_n_2),
        .O(data_vld_i_1__4_n_2));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__4_n_2),
        .Q(data_vld_reg_n_2),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'h8FFF)) 
    empty_n_i_1__1
       (.I0(p_21_in),
        .I1(CO),
        .I2(rreq_handling_reg_1),
        .I3(fifo_rreq_valid),
        .O(pop0));
  LUT6 #(
    .INIT(64'hBAFFFFFFAAAAAAAA)) 
    empty_n_i_1__3
       (.I0(data_vld_reg_n_2),
        .I1(rdata_ack_t),
        .I2(empty_n_reg_1),
        .I3(beat_valid),
        .I4(empty_n_reg_0),
        .I5(empty_n_reg_n_2),
        .O(empty_n_i_1__3_n_2));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__3_n_2),
        .Q(empty_n_reg_n_2),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFFFA2FF)) 
    full_n_i_1__6
       (.I0(fifo_rctl_ready),
        .I1(p_20_in),
        .I2(full_n_i_2__4_n_2),
        .I3(ap_rst_n),
        .I4(p_10_in),
        .O(full_n_i_1__6_n_2));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'hFF7FFFFF)) 
    full_n_i_2__4
       (.I0(data_vld_reg_n_2),
        .I1(pout_reg__0[3]),
        .I2(pout_reg__0[0]),
        .I3(pout_reg__0[1]),
        .I4(pout_reg__0[2]),
        .O(full_n_i_2__4_n_2));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__6_n_2),
        .Q(fifo_rctl_ready),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1__0 
       (.I0(pout_reg__0[0]),
        .O(\pout[0]_i_1__0_n_2 ));
  LUT6 #(
    .INIT(64'h9AAAAAAA65555555)) 
    \pout[1]_i_1 
       (.I0(pout_reg__0[0]),
        .I1(p_10_in),
        .I2(fifo_rctl_ready),
        .I3(p_20_in),
        .I4(data_vld_reg_n_2),
        .I5(pout_reg__0[1]),
        .O(\pout[1]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h78E1)) 
    \pout[2]_i_1__0 
       (.I0(pout_reg__0[0]),
        .I1(pout17_out),
        .I2(pout_reg__0[2]),
        .I3(pout_reg__0[1]),
        .O(\pout[2]_i_1__0_n_2 ));
  LUT5 #(
    .INIT(32'h00803F80)) 
    \pout[3]_i_1__0 
       (.I0(data_vld_reg_n_2),
        .I1(fifo_rctl_ready),
        .I2(p_20_in),
        .I3(p_10_in),
        .I4(data_vld1__2),
        .O(\pout[3]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \pout[3]_i_2__0 
       (.I0(pout17_out),
        .I1(pout_reg__0[0]),
        .I2(pout_reg__0[1]),
        .I3(pout_reg__0[3]),
        .I4(pout_reg__0[2]),
        .O(\pout[3]_i_2__0_n_2 ));
  LUT6 #(
    .INIT(64'hA222A2222222A222)) 
    \pout[3]_i_3 
       (.I0(data_vld_reg_n_2),
        .I1(empty_n_reg_n_2),
        .I2(empty_n_reg_0),
        .I3(beat_valid),
        .I4(empty_n_reg_1),
        .I5(rdata_ack_t),
        .O(p_10_in));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \pout[3]_i_4__0 
       (.I0(pout_reg__0[3]),
        .I1(pout_reg__0[2]),
        .I2(pout_reg__0[0]),
        .I3(pout_reg__0[1]),
        .O(data_vld1__2));
  LUT6 #(
    .INIT(64'h4044000000000000)) 
    \pout[3]_i_5 
       (.I0(p_10_in),
        .I1(fifo_rctl_ready),
        .I2(m_axi_gmem_ARREADY),
        .I3(\could_multi_bursts.sect_handling_reg ),
        .I4(\could_multi_bursts.sect_handling_reg_0 ),
        .I5(data_vld_reg_n_2),
        .O(pout17_out));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_2 ),
        .D(\pout[0]_i_1__0_n_2 ),
        .Q(pout_reg__0[0]),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_2 ),
        .D(\pout[1]_i_1_n_2 ),
        .Q(pout_reg__0[1]),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_2 ),
        .D(\pout[2]_i_1__0_n_2 ),
        .Q(pout_reg__0[2]),
        .R(SR));
  FDRE \pout_reg[3] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_2 ),
        .D(\pout[3]_i_2__0_n_2 ),
        .Q(pout_reg__0[3]),
        .R(SR));
  LUT5 #(
    .INIT(32'h2AFF2A2A)) 
    rreq_handling_i_1
       (.I0(rreq_handling_reg_1),
        .I1(p_21_in),
        .I2(CO),
        .I3(invalid_len_event),
        .I4(rreq_handling_reg_2),
        .O(rreq_handling_reg));
  LUT3 #(
    .INIT(8'h4F)) 
    \sect_addr_buf[11]_i_1__0 
       (.I0(\sect_addr_buf_reg[2] ),
        .I1(p_21_in),
        .I2(ap_rst_n),
        .O(ap_rst_n_1));
  LUT6 #(
    .INIT(64'h80008080AAAAAAAA)) 
    \sect_len_buf[9]_i_1__0 
       (.I0(rreq_handling_reg_1),
        .I1(\could_multi_bursts.last_loop__10 ),
        .I2(fifo_rctl_ready),
        .I3(m_axi_gmem_ARREADY),
        .I4(\could_multi_bursts.sect_handling_reg ),
        .I5(\could_multi_bursts.sect_handling_reg_0 ),
        .O(p_21_in));
endmodule

(* ORIG_REF_NAME = "matrixmul_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_gmem_m_axi_fifo__parameterized2
   (full_n_reg_0,
    empty_n_reg_0,
    \ap_CS_fsm_reg[8] ,
    ap_enable_reg_pp0_iter2_reg,
    \ap_CS_fsm_reg[8]_0 ,
    ap_reg_ioackin_gmem_ARREADY_reg,
    ap_enable_reg_pp0_iter0_reg,
    ap_enable_reg_pp0_iter2_reg_0,
    \exitcond_flatten_reg_653_reg[0] ,
    \exitcond_flatten_reg_653_pp0_iter1_reg_reg[0] ,
    ap_clk,
    SR,
    push,
    ap_rst_n,
    empty_n_reg_1,
    empty_n_reg_2,
    \tmp_15_reg_757_pp0_iter1_reg_reg[4] ,
    ap_block_pp0_stage3_11001,
    ap_enable_reg_pp0_iter1,
    \data_p2_reg[29] ,
    ap_enable_reg_pp0_iter0,
    \FSM_sequential_state[1]_i_2__0 ,
    \FSM_sequential_state[1]_i_2__0_0 ,
    \FSM_sequential_state[1]_i_2__0_1 ,
    \tmp_15_reg_757_reg[4] ,
    tmp_6_3_fu_600_p2,
    \FSM_sequential_state[1]_i_5_0 );
  output full_n_reg_0;
  output empty_n_reg_0;
  output \ap_CS_fsm_reg[8] ;
  output ap_enable_reg_pp0_iter2_reg;
  output \ap_CS_fsm_reg[8]_0 ;
  output ap_reg_ioackin_gmem_ARREADY_reg;
  output ap_enable_reg_pp0_iter0_reg;
  output ap_enable_reg_pp0_iter2_reg_0;
  output [0:0]\exitcond_flatten_reg_653_reg[0] ;
  output \exitcond_flatten_reg_653_pp0_iter1_reg_reg[0] ;
  input ap_clk;
  input [0:0]SR;
  input push;
  input ap_rst_n;
  input empty_n_reg_1;
  input empty_n_reg_2;
  input [1:0]\tmp_15_reg_757_pp0_iter1_reg_reg[4] ;
  input ap_block_pp0_stage3_11001;
  input ap_enable_reg_pp0_iter1;
  input \data_p2_reg[29] ;
  input ap_enable_reg_pp0_iter0;
  input \FSM_sequential_state[1]_i_2__0 ;
  input \FSM_sequential_state[1]_i_2__0_0 ;
  input \FSM_sequential_state[1]_i_2__0_1 ;
  input \tmp_15_reg_757_reg[4] ;
  input tmp_6_3_fu_600_p2;
  input [0:0]\FSM_sequential_state[1]_i_5_0 ;

  wire \FSM_sequential_state[1]_i_2__0 ;
  wire \FSM_sequential_state[1]_i_2__0_0 ;
  wire \FSM_sequential_state[1]_i_2__0_1 ;
  wire [0:0]\FSM_sequential_state[1]_i_5_0 ;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[8] ;
  wire \ap_CS_fsm_reg[8]_0 ;
  wire ap_block_pp0_stage3_11001;
  wire ap_block_pp0_stage7_01001;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2_reg;
  wire ap_enable_reg_pp0_iter2_reg_0;
  wire ap_reg_ioackin_gmem_ARREADY_reg;
  wire ap_rst_n;
  wire \data_p2_reg[29] ;
  wire data_vld_i_1__2_n_2;
  wire data_vld_reg_n_2;
  wire empty_n_i_1__2_n_2;
  wire empty_n_reg_0;
  wire empty_n_reg_1;
  wire empty_n_reg_2;
  wire \exitcond_flatten_reg_653_pp0_iter1_reg_reg[0] ;
  wire [0:0]\exitcond_flatten_reg_653_reg[0] ;
  wire full_n_i_1__4_n_2;
  wire full_n_i_3__0_n_2;
  wire full_n_reg_0;
  wire p_10_in;
  wire \pout[0]_i_1_n_2 ;
  wire \pout[1]_i_1_n_2 ;
  wire \pout[2]_i_1_n_2 ;
  wire \pout_reg_n_2_[0] ;
  wire \pout_reg_n_2_[1] ;
  wire \pout_reg_n_2_[2] ;
  wire push;
  wire [1:0]\tmp_15_reg_757_pp0_iter1_reg_reg[4] ;
  wire \tmp_15_reg_757_reg[4] ;
  wire tmp_6_3_fu_600_p2;

  LUT6 #(
    .INIT(64'h0000000000F40044)) 
    \FSM_sequential_state[1]_i_5 
       (.I0(ap_block_pp0_stage7_01001),
        .I1(\FSM_sequential_state[1]_i_2__0 ),
        .I2(\FSM_sequential_state[1]_i_2__0_0 ),
        .I3(\FSM_sequential_state[1]_i_2__0_1 ),
        .I4(\tmp_15_reg_757_pp0_iter1_reg_reg[4] [0]),
        .I5(\tmp_15_reg_757_reg[4] ),
        .O(ap_reg_ioackin_gmem_ARREADY_reg));
  LUT6 #(
    .INIT(64'h0404040404FF0404)) 
    \FSM_sequential_state[1]_i_7 
       (.I0(empty_n_reg_0),
        .I1(empty_n_reg_1),
        .I2(empty_n_reg_2),
        .I3(tmp_6_3_fu_600_p2),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(\FSM_sequential_state[1]_i_5_0 ),
        .O(ap_block_pp0_stage7_01001));
  LUT6 #(
    .INIT(64'h0000CCC400004444)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(empty_n_reg_1),
        .I1(\tmp_15_reg_757_pp0_iter1_reg_reg[4] [1]),
        .I2(empty_n_reg_2),
        .I3(empty_n_reg_0),
        .I4(ap_block_pp0_stage3_11001),
        .I5(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter2_reg));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \ap_CS_fsm[9]_i_3 
       (.I0(empty_n_reg_1),
        .I1(\ap_CS_fsm_reg[8] ),
        .I2(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter2_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\ap_CS_fsm_reg[8] ),
        .I2(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter0_reg));
  LUT6 #(
    .INIT(64'h0000AA8A00000000)) 
    \data_p2[29]_i_5 
       (.I0(\tmp_15_reg_757_pp0_iter1_reg_reg[4] [1]),
        .I1(empty_n_reg_0),
        .I2(empty_n_reg_1),
        .I3(empty_n_reg_2),
        .I4(\data_p2_reg[29] ),
        .I5(ap_enable_reg_pp0_iter0),
        .O(\ap_CS_fsm_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFAAAAAAAA)) 
    data_vld_i_1__2
       (.I0(push),
        .I1(\pout_reg_n_2_[1] ),
        .I2(\pout_reg_n_2_[0] ),
        .I3(\pout_reg_n_2_[2] ),
        .I4(p_10_in),
        .I5(data_vld_reg_n_2),
        .O(data_vld_i_1__2_n_2));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__2_n_2),
        .Q(data_vld_reg_n_2),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT5 #(
    .INIT(32'hEFFFAAAA)) 
    empty_n_i_1__2
       (.I0(data_vld_reg_n_2),
        .I1(empty_n_reg_2),
        .I2(\ap_CS_fsm_reg[8] ),
        .I3(empty_n_reg_1),
        .I4(empty_n_reg_0),
        .O(empty_n_i_1__2_n_2));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__2_n_2),
        .Q(empty_n_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFFFD0FF)) 
    full_n_i_1__4
       (.I0(push),
        .I1(full_n_i_3__0_n_2),
        .I2(full_n_reg_0),
        .I3(ap_rst_n),
        .I4(p_10_in),
        .O(full_n_i_1__4_n_2));
  LUT4 #(
    .INIT(16'hFF7F)) 
    full_n_i_3__0
       (.I0(data_vld_reg_n_2),
        .I1(\pout_reg_n_2_[1] ),
        .I2(\pout_reg_n_2_[0] ),
        .I3(\pout_reg_n_2_[2] ),
        .O(full_n_i_3__0_n_2));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT5 #(
    .INIT(32'h2222A222)) 
    full_n_i_4
       (.I0(data_vld_reg_n_2),
        .I1(empty_n_reg_0),
        .I2(empty_n_reg_1),
        .I3(\ap_CS_fsm_reg[8] ),
        .I4(empty_n_reg_2),
        .O(p_10_in));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__4_n_2),
        .Q(full_n_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF00FFF0F0FE000E0)) 
    \pout[0]_i_1 
       (.I0(\pout_reg_n_2_[1] ),
        .I1(\pout_reg_n_2_[2] ),
        .I2(p_10_in),
        .I3(push),
        .I4(data_vld_reg_n_2),
        .I5(\pout_reg_n_2_[0] ),
        .O(\pout[0]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hF7F7CFCF08083000)) 
    \pout[1]_i_1 
       (.I0(data_vld_reg_n_2),
        .I1(push),
        .I2(p_10_in),
        .I3(\pout_reg_n_2_[2] ),
        .I4(\pout_reg_n_2_[0] ),
        .I5(\pout_reg_n_2_[1] ),
        .O(\pout[1]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hF708FF00FF00CF00)) 
    \pout[2]_i_1 
       (.I0(data_vld_reg_n_2),
        .I1(push),
        .I2(p_10_in),
        .I3(\pout_reg_n_2_[2] ),
        .I4(\pout_reg_n_2_[0] ),
        .I5(\pout_reg_n_2_[1] ),
        .O(\pout[2]_i_1_n_2 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_2 ),
        .Q(\pout_reg_n_2_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_2 ),
        .Q(\pout_reg_n_2_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_2 ),
        .Q(\pout_reg_n_2_[2] ),
        .R(SR));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_15_reg_757[4]_i_1 
       (.I0(\ap_CS_fsm_reg[8] ),
        .I1(\tmp_15_reg_757_reg[4] ),
        .O(\exitcond_flatten_reg_653_reg[0] ));
  LUT5 #(
    .INIT(32'h0000AA8A)) 
    \tmp_15_reg_757_pp0_iter1_reg[4]_i_1 
       (.I0(\tmp_15_reg_757_pp0_iter1_reg_reg[4] [1]),
        .I1(empty_n_reg_2),
        .I2(empty_n_reg_1),
        .I3(empty_n_reg_0),
        .I4(ap_block_pp0_stage3_11001),
        .O(\ap_CS_fsm_reg[8] ));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_6_3_fu_600_p2_i_1
       (.I0(\ap_CS_fsm_reg[8] ),
        .I1(tmp_6_3_fu_600_p2),
        .O(\exitcond_flatten_reg_653_pp0_iter1_reg_reg[0] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_gmem_m_axi_read
   (full_n_reg,
    \could_multi_bursts.ARVALID_Dummy_reg_0 ,
    \j_mid2_reg_662_reg[2] ,
    \ap_CS_fsm_reg[1] ,
    \j_mid2_reg_662_reg[1] ,
    \j_mid2_reg_662_reg[0] ,
    \j_mid2_reg_662_reg[0]_0 ,
    \j_mid2_reg_662_reg[0]_1 ,
    \j_mid2_reg_662_reg[0]_2 ,
    ap_enable_reg_pp0_iter0_reg,
    ap_enable_reg_pp0_iter0_reg_0,
    E,
    \state_reg[0] ,
    Q,
    \state_reg[0]_0 ,
    \ap_CS_fsm_reg[1]_0 ,
    ap_enable_reg_pp0_iter1_reg,
    load_p1,
    ap_reg_ioackin_gmem_ARREADY_reg,
    ap_block_pp0_stage3_11001,
    ap_enable_reg_pp0_iter0_reg_1,
    ap_reg_ioackin_gmem_AWREADY_reg,
    ap_reg_ioackin_gmem_WREADY_reg,
    \ap_CS_fsm_reg[8] ,
    \ap_CS_fsm_reg[4] ,
    I_RREADY1,
    ap_enable_reg_pp0_iter1_reg_0,
    ap_enable_reg_pp0_iter0_reg_2,
    ap_enable_reg_pp0_iter0_reg_3,
    DI,
    A,
    B,
    gmem_AWVALID,
    WEBWE,
    m_axi_gmem_ARADDR,
    S,
    ap_reg_ioackin_gmem_AWREADY_reg_0,
    \exitcond_flatten_reg_653_reg[0] ,
    \exitcond_flatten_reg_653_pp0_iter1_reg_reg[0] ,
    \exitcond_flatten_reg_653_reg[0]_0 ,
    ap_enable_reg_pp0_iter1_reg_1,
    \exitcond_flatten_reg_653_pp0_iter1_reg_reg[0]_0 ,
    \ap_CS_fsm_reg[6] ,
    \ap_CS_fsm_reg[6]_0 ,
    \ap_CS_fsm_reg[5] ,
    \ap_CS_fsm_reg[5]_0 ,
    \ap_CS_fsm_reg[4]_0 ,
    \ap_CS_fsm_reg[4]_1 ,
    \ap_CS_fsm_reg[7] ,
    \ap_CS_fsm_reg[7]_0 ,
    \ap_CS_fsm_reg[7]_1 ,
    \usedw_reg[6] ,
    \could_multi_bursts.arlen_buf_reg[3]_0 ,
    ap_clk,
    D,
    m_axi_gmem_RRESP,
    m_axi_gmem_RVALID,
    SR,
    \j_mid2_reg_662_reg[2]_0 ,
    \j_mid2_reg_662_reg[2]_1 ,
    \j_mid2_reg_662_reg[2]_2 ,
    j_1_reg_762,
    \j_mid2_reg_662_reg[2]_3 ,
    \j_mid2_reg_662_reg[1]_0 ,
    \j_mid2_reg_662_reg[0]_3 ,
    \tmp_mid2_v_reg_670_reg[1] ,
    ap_enable_reg_pp0_iter0,
    ap_condition_pp0_exit_iter0_state2,
    tmp_mid2_v_reg_670,
    ap_rst_n,
    m_axi_gmem_ARREADY,
    ap_reg_ioackin_gmem_AWREADY,
    \ap_CS_fsm_reg[9] ,
    \data_p2_reg[0] ,
    \data_p2_reg[0]_0 ,
    gmem_AWREADY,
    gmem_RREADY,
    ap_start,
    \ap_CS_fsm_reg[1]_1 ,
    ap_reg_ioackin_gmem_ARREADY_reg_0,
    ap_reg_ioackin_gmem_ARREADY_reg_1,
    \i_reg_253_reg[0] ,
    gmem_BVALID,
    \j_1_reg_762_reg[0] ,
    \data_p2_reg[29] ,
    \data_p2_reg[29]_0 ,
    \data_p2_reg[29]_1 ,
    \data_p2_reg[29]_2 ,
    ap_reg_ioackin_gmem_AWREADY_reg_1,
    ap_reg_ioackin_gmem_WREADY,
    gmem_WREADY,
    ap_reg_ioackin_gmem_WREADY_reg_0,
    ap_enable_reg_pp0_iter1,
    \exitcond_flatten_reg_653_pp0_iter2_reg_reg[0] ,
    \data_p2_reg[29]_3 ,
    \data_p2_reg[29]_4 ,
    \data_p2_reg[29]_5 ,
    \ap_CS_fsm_reg[9]_0 ,
    \data_p2_reg[29]_6 ,
    \data_p2_reg[29]_7 ,
    \data_p2_reg[29]_8 ,
    \usedw_reg[7] );
  output full_n_reg;
  output \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  output \j_mid2_reg_662_reg[2] ;
  output \ap_CS_fsm_reg[1] ;
  output \j_mid2_reg_662_reg[1] ;
  output \j_mid2_reg_662_reg[0] ;
  output \j_mid2_reg_662_reg[0]_0 ;
  output \j_mid2_reg_662_reg[0]_1 ;
  output \j_mid2_reg_662_reg[0]_2 ;
  output ap_enable_reg_pp0_iter0_reg;
  output ap_enable_reg_pp0_iter0_reg_0;
  output [0:0]E;
  output \state_reg[0] ;
  output [5:0]Q;
  output [0:0]\state_reg[0]_0 ;
  output [6:0]\ap_CS_fsm_reg[1]_0 ;
  output ap_enable_reg_pp0_iter1_reg;
  output load_p1;
  output ap_reg_ioackin_gmem_ARREADY_reg;
  output ap_block_pp0_stage3_11001;
  output ap_enable_reg_pp0_iter0_reg_1;
  output ap_reg_ioackin_gmem_AWREADY_reg;
  output ap_reg_ioackin_gmem_WREADY_reg;
  output \ap_CS_fsm_reg[8] ;
  output \ap_CS_fsm_reg[4] ;
  output I_RREADY1;
  output ap_enable_reg_pp0_iter1_reg_0;
  output ap_enable_reg_pp0_iter0_reg_2;
  output [0:0]ap_enable_reg_pp0_iter0_reg_3;
  output [0:0]DI;
  output [16:0]A;
  output [14:0]B;
  output gmem_AWVALID;
  output [0:0]WEBWE;
  output [29:0]m_axi_gmem_ARADDR;
  output [3:0]S;
  output [0:0]ap_reg_ioackin_gmem_AWREADY_reg_0;
  output \exitcond_flatten_reg_653_reg[0] ;
  output \exitcond_flatten_reg_653_pp0_iter1_reg_reg[0] ;
  output \exitcond_flatten_reg_653_reg[0]_0 ;
  output ap_enable_reg_pp0_iter1_reg_1;
  output [0:0]\exitcond_flatten_reg_653_pp0_iter1_reg_reg[0]_0 ;
  output [0:0]\ap_CS_fsm_reg[6] ;
  output \ap_CS_fsm_reg[6]_0 ;
  output [0:0]\ap_CS_fsm_reg[5] ;
  output [0:0]\ap_CS_fsm_reg[5]_0 ;
  output [0:0]\ap_CS_fsm_reg[4]_0 ;
  output \ap_CS_fsm_reg[4]_1 ;
  output [0:0]\ap_CS_fsm_reg[7] ;
  output [0:0]\ap_CS_fsm_reg[7]_0 ;
  output \ap_CS_fsm_reg[7]_1 ;
  output [2:0]\usedw_reg[6] ;
  output [3:0]\could_multi_bursts.arlen_buf_reg[3]_0 ;
  input ap_clk;
  input [32:0]D;
  input [1:0]m_axi_gmem_RRESP;
  input m_axi_gmem_RVALID;
  input [0:0]SR;
  input \j_mid2_reg_662_reg[2]_0 ;
  input [2:0]\j_mid2_reg_662_reg[2]_1 ;
  input \j_mid2_reg_662_reg[2]_2 ;
  input [2:0]j_1_reg_762;
  input \j_mid2_reg_662_reg[2]_3 ;
  input \j_mid2_reg_662_reg[1]_0 ;
  input \j_mid2_reg_662_reg[0]_3 ;
  input [1:0]\tmp_mid2_v_reg_670_reg[1] ;
  input ap_enable_reg_pp0_iter0;
  input ap_condition_pp0_exit_iter0_state2;
  input [1:0]tmp_mid2_v_reg_670;
  input ap_rst_n;
  input m_axi_gmem_ARREADY;
  input ap_reg_ioackin_gmem_AWREADY;
  input [8:0]\ap_CS_fsm_reg[9] ;
  input \data_p2_reg[0] ;
  input \data_p2_reg[0]_0 ;
  input gmem_AWREADY;
  input gmem_RREADY;
  input ap_start;
  input \ap_CS_fsm_reg[1]_1 ;
  input ap_reg_ioackin_gmem_ARREADY_reg_0;
  input ap_reg_ioackin_gmem_ARREADY_reg_1;
  input \i_reg_253_reg[0] ;
  input gmem_BVALID;
  input \j_1_reg_762_reg[0] ;
  input \data_p2_reg[29] ;
  input [29:0]\data_p2_reg[29]_0 ;
  input [29:0]\data_p2_reg[29]_1 ;
  input \data_p2_reg[29]_2 ;
  input ap_reg_ioackin_gmem_AWREADY_reg_1;
  input ap_reg_ioackin_gmem_WREADY;
  input gmem_WREADY;
  input ap_reg_ioackin_gmem_WREADY_reg_0;
  input ap_enable_reg_pp0_iter1;
  input \exitcond_flatten_reg_653_pp0_iter2_reg_reg[0] ;
  input [29:0]\data_p2_reg[29]_3 ;
  input [29:0]\data_p2_reg[29]_4 ;
  input [29:0]\data_p2_reg[29]_5 ;
  input \ap_CS_fsm_reg[9]_0 ;
  input [29:0]\data_p2_reg[29]_6 ;
  input [29:0]\data_p2_reg[29]_7 ;
  input [29:0]\data_p2_reg[29]_8 ;
  input [6:0]\usedw_reg[7] ;

  wire [16:0]A;
  wire [14:0]B;
  wire [32:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire I_RREADY1;
  wire [5:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire align_len;
  wire align_len0_carry_n_4;
  wire align_len0_carry_n_5;
  wire align_len0_carry_n_7;
  wire align_len0_carry_n_8;
  wire \align_len_reg_n_2_[2] ;
  wire \align_len_reg_n_2_[31] ;
  wire \ap_CS_fsm_reg[1] ;
  wire [6:0]\ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[1]_1 ;
  wire \ap_CS_fsm_reg[4] ;
  wire [0:0]\ap_CS_fsm_reg[4]_0 ;
  wire \ap_CS_fsm_reg[4]_1 ;
  wire [0:0]\ap_CS_fsm_reg[5] ;
  wire [0:0]\ap_CS_fsm_reg[5]_0 ;
  wire [0:0]\ap_CS_fsm_reg[6] ;
  wire \ap_CS_fsm_reg[6]_0 ;
  wire [0:0]\ap_CS_fsm_reg[7] ;
  wire [0:0]\ap_CS_fsm_reg[7]_0 ;
  wire \ap_CS_fsm_reg[7]_1 ;
  wire \ap_CS_fsm_reg[8] ;
  wire [8:0]\ap_CS_fsm_reg[9] ;
  wire \ap_CS_fsm_reg[9]_0 ;
  wire ap_block_pp0_stage3_11001;
  wire ap_clk;
  wire ap_condition_pp0_exit_iter0_state2;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter0_reg_0;
  wire ap_enable_reg_pp0_iter0_reg_1;
  wire ap_enable_reg_pp0_iter0_reg_2;
  wire [0:0]ap_enable_reg_pp0_iter0_reg_3;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter1_reg_1;
  wire ap_reg_ioackin_gmem_ARREADY_reg;
  wire ap_reg_ioackin_gmem_ARREADY_reg_0;
  wire ap_reg_ioackin_gmem_ARREADY_reg_1;
  wire ap_reg_ioackin_gmem_AWREADY;
  wire ap_reg_ioackin_gmem_AWREADY_reg;
  wire [0:0]ap_reg_ioackin_gmem_AWREADY_reg_0;
  wire ap_reg_ioackin_gmem_AWREADY_reg_1;
  wire ap_reg_ioackin_gmem_WREADY;
  wire ap_reg_ioackin_gmem_WREADY_reg;
  wire ap_reg_ioackin_gmem_WREADY_reg_0;
  wire ap_rst_n;
  wire ap_start;
  wire [31:2]araddr_tmp;
  wire \beat_len_buf_reg_n_2_[0] ;
  wire \beat_len_buf_reg_n_2_[9] ;
  wire beat_valid;
  wire buff_rdata_n_12;
  wire buff_rdata_n_21;
  wire buff_rdata_n_22;
  wire buff_rdata_n_23;
  wire buff_rdata_n_24;
  wire buff_rdata_n_25;
  wire buff_rdata_n_26;
  wire buff_rdata_n_27;
  wire buff_rdata_n_28;
  wire buff_rdata_n_29;
  wire buff_rdata_n_30;
  wire buff_rdata_n_31;
  wire buff_rdata_n_32;
  wire buff_rdata_n_33;
  wire buff_rdata_n_34;
  wire buff_rdata_n_35;
  wire buff_rdata_n_36;
  wire buff_rdata_n_37;
  wire buff_rdata_n_38;
  wire buff_rdata_n_39;
  wire buff_rdata_n_40;
  wire buff_rdata_n_41;
  wire buff_rdata_n_42;
  wire buff_rdata_n_43;
  wire buff_rdata_n_44;
  wire buff_rdata_n_45;
  wire buff_rdata_n_46;
  wire buff_rdata_n_47;
  wire buff_rdata_n_48;
  wire buff_rdata_n_49;
  wire buff_rdata_n_50;
  wire buff_rdata_n_51;
  wire buff_rdata_n_52;
  wire [31:0]\bus_equal_gen.data_buf ;
  wire \bus_equal_gen.rdata_valid_t_reg_n_2 ;
  wire \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  wire \could_multi_bursts.araddr_buf[31]_i_3_n_2 ;
  wire \could_multi_bursts.araddr_buf[4]_i_3_n_2 ;
  wire \could_multi_bursts.araddr_buf[4]_i_4_n_2 ;
  wire \could_multi_bursts.araddr_buf[4]_i_5_n_2 ;
  wire \could_multi_bursts.araddr_buf[8]_i_3_n_2 ;
  wire \could_multi_bursts.araddr_buf[8]_i_4_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[31]_i_4_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[31]_i_4_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[31]_i_4_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[31]_i_4_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[31]_i_4_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_9 ;
  wire [3:0]\could_multi_bursts.arlen_buf_reg[3]_0 ;
  wire \could_multi_bursts.last_loop__10 ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg__0 ;
  wire \could_multi_bursts.sect_handling_reg_n_2 ;
  wire \data_p2_reg[0] ;
  wire \data_p2_reg[0]_0 ;
  wire \data_p2_reg[29] ;
  wire [29:0]\data_p2_reg[29]_0 ;
  wire [29:0]\data_p2_reg[29]_1 ;
  wire \data_p2_reg[29]_2 ;
  wire [29:0]\data_p2_reg[29]_3 ;
  wire [29:0]\data_p2_reg[29]_4 ;
  wire [29:0]\data_p2_reg[29]_5 ;
  wire [29:0]\data_p2_reg[29]_6 ;
  wire [29:0]\data_p2_reg[29]_7 ;
  wire [29:0]\data_p2_reg[29]_8 ;
  wire [34:34]data_pack;
  wire \end_addr_buf[2]_i_1__0_n_2 ;
  wire \end_addr_buf_reg_n_2_[10] ;
  wire \end_addr_buf_reg_n_2_[11] ;
  wire \end_addr_buf_reg_n_2_[12] ;
  wire \end_addr_buf_reg_n_2_[13] ;
  wire \end_addr_buf_reg_n_2_[14] ;
  wire \end_addr_buf_reg_n_2_[15] ;
  wire \end_addr_buf_reg_n_2_[16] ;
  wire \end_addr_buf_reg_n_2_[17] ;
  wire \end_addr_buf_reg_n_2_[18] ;
  wire \end_addr_buf_reg_n_2_[19] ;
  wire \end_addr_buf_reg_n_2_[20] ;
  wire \end_addr_buf_reg_n_2_[21] ;
  wire \end_addr_buf_reg_n_2_[22] ;
  wire \end_addr_buf_reg_n_2_[23] ;
  wire \end_addr_buf_reg_n_2_[24] ;
  wire \end_addr_buf_reg_n_2_[25] ;
  wire \end_addr_buf_reg_n_2_[26] ;
  wire \end_addr_buf_reg_n_2_[27] ;
  wire \end_addr_buf_reg_n_2_[28] ;
  wire \end_addr_buf_reg_n_2_[29] ;
  wire \end_addr_buf_reg_n_2_[2] ;
  wire \end_addr_buf_reg_n_2_[30] ;
  wire \end_addr_buf_reg_n_2_[31] ;
  wire \end_addr_buf_reg_n_2_[3] ;
  wire \end_addr_buf_reg_n_2_[4] ;
  wire \end_addr_buf_reg_n_2_[5] ;
  wire \end_addr_buf_reg_n_2_[6] ;
  wire \end_addr_buf_reg_n_2_[7] ;
  wire \end_addr_buf_reg_n_2_[8] ;
  wire \end_addr_buf_reg_n_2_[9] ;
  wire end_addr_carry__0_i_1__0_n_2;
  wire end_addr_carry__0_i_2__0_n_2;
  wire end_addr_carry__0_i_3__0_n_2;
  wire end_addr_carry__0_i_4__0_n_2;
  wire end_addr_carry__0_n_2;
  wire end_addr_carry__0_n_3;
  wire end_addr_carry__0_n_4;
  wire end_addr_carry__0_n_5;
  wire end_addr_carry__0_n_6;
  wire end_addr_carry__0_n_7;
  wire end_addr_carry__0_n_8;
  wire end_addr_carry__0_n_9;
  wire end_addr_carry__1_i_1__0_n_2;
  wire end_addr_carry__1_i_2__0_n_2;
  wire end_addr_carry__1_i_3__0_n_2;
  wire end_addr_carry__1_i_4__0_n_2;
  wire end_addr_carry__1_n_2;
  wire end_addr_carry__1_n_3;
  wire end_addr_carry__1_n_4;
  wire end_addr_carry__1_n_5;
  wire end_addr_carry__1_n_6;
  wire end_addr_carry__1_n_7;
  wire end_addr_carry__1_n_8;
  wire end_addr_carry__1_n_9;
  wire end_addr_carry__2_i_1__0_n_2;
  wire end_addr_carry__2_i_2__0_n_2;
  wire end_addr_carry__2_i_3__0_n_2;
  wire end_addr_carry__2_i_4__0_n_2;
  wire end_addr_carry__2_n_2;
  wire end_addr_carry__2_n_3;
  wire end_addr_carry__2_n_4;
  wire end_addr_carry__2_n_5;
  wire end_addr_carry__2_n_6;
  wire end_addr_carry__2_n_7;
  wire end_addr_carry__2_n_8;
  wire end_addr_carry__2_n_9;
  wire end_addr_carry__3_i_1__0_n_2;
  wire end_addr_carry__3_i_2__0_n_2;
  wire end_addr_carry__3_i_3__0_n_2;
  wire end_addr_carry__3_i_4__0_n_2;
  wire end_addr_carry__3_n_2;
  wire end_addr_carry__3_n_3;
  wire end_addr_carry__3_n_4;
  wire end_addr_carry__3_n_5;
  wire end_addr_carry__3_n_6;
  wire end_addr_carry__3_n_7;
  wire end_addr_carry__3_n_8;
  wire end_addr_carry__3_n_9;
  wire end_addr_carry__4_i_1__0_n_2;
  wire end_addr_carry__4_i_2__0_n_2;
  wire end_addr_carry__4_i_3__0_n_2;
  wire end_addr_carry__4_i_4__0_n_2;
  wire end_addr_carry__4_n_2;
  wire end_addr_carry__4_n_3;
  wire end_addr_carry__4_n_4;
  wire end_addr_carry__4_n_5;
  wire end_addr_carry__4_n_6;
  wire end_addr_carry__4_n_7;
  wire end_addr_carry__4_n_8;
  wire end_addr_carry__4_n_9;
  wire end_addr_carry__5_i_1__0_n_2;
  wire end_addr_carry__5_i_2__0_n_2;
  wire end_addr_carry__5_i_3__0_n_2;
  wire end_addr_carry__5_i_4__0_n_2;
  wire end_addr_carry__5_n_2;
  wire end_addr_carry__5_n_3;
  wire end_addr_carry__5_n_4;
  wire end_addr_carry__5_n_5;
  wire end_addr_carry__5_n_6;
  wire end_addr_carry__5_n_7;
  wire end_addr_carry__5_n_8;
  wire end_addr_carry__5_n_9;
  wire end_addr_carry__6_i_1__0_n_2;
  wire end_addr_carry__6_i_2__0_n_2;
  wire end_addr_carry__6_n_5;
  wire end_addr_carry__6_n_8;
  wire end_addr_carry__6_n_9;
  wire end_addr_carry_i_1__0_n_2;
  wire end_addr_carry_i_2__0_n_2;
  wire end_addr_carry_i_3__0_n_2;
  wire end_addr_carry_i_4__0_n_2;
  wire end_addr_carry_n_2;
  wire end_addr_carry_n_3;
  wire end_addr_carry_n_4;
  wire end_addr_carry_n_5;
  wire end_addr_carry_n_6;
  wire end_addr_carry_n_7;
  wire end_addr_carry_n_8;
  wire \exitcond_flatten_reg_653_pp0_iter1_reg_reg[0] ;
  wire [0:0]\exitcond_flatten_reg_653_pp0_iter1_reg_reg[0]_0 ;
  wire \exitcond_flatten_reg_653_pp0_iter2_reg_reg[0] ;
  wire \exitcond_flatten_reg_653_reg[0] ;
  wire \exitcond_flatten_reg_653_reg[0]_0 ;
  wire fifo_rctl_n_10;
  wire fifo_rctl_n_11;
  wire fifo_rctl_n_12;
  wire fifo_rctl_n_13;
  wire fifo_rctl_n_14;
  wire fifo_rctl_n_2;
  wire fifo_rctl_n_6;
  wire fifo_rctl_n_7;
  wire fifo_rctl_n_8;
  wire fifo_rctl_n_9;
  wire [32:32]fifo_rreq_data;
  wire fifo_rreq_n_10;
  wire fifo_rreq_n_11;
  wire fifo_rreq_n_12;
  wire fifo_rreq_n_13;
  wire fifo_rreq_n_14;
  wire fifo_rreq_n_15;
  wire fifo_rreq_n_16;
  wire fifo_rreq_n_17;
  wire fifo_rreq_n_18;
  wire fifo_rreq_n_19;
  wire fifo_rreq_n_20;
  wire fifo_rreq_n_21;
  wire fifo_rreq_n_22;
  wire fifo_rreq_n_23;
  wire fifo_rreq_n_24;
  wire fifo_rreq_n_28;
  wire fifo_rreq_n_29;
  wire fifo_rreq_n_30;
  wire fifo_rreq_n_31;
  wire fifo_rreq_n_32;
  wire fifo_rreq_n_33;
  wire fifo_rreq_n_34;
  wire fifo_rreq_n_35;
  wire fifo_rreq_n_36;
  wire fifo_rreq_n_37;
  wire fifo_rreq_n_38;
  wire fifo_rreq_n_39;
  wire fifo_rreq_n_40;
  wire fifo_rreq_n_41;
  wire fifo_rreq_n_42;
  wire fifo_rreq_n_43;
  wire fifo_rreq_n_44;
  wire fifo_rreq_n_45;
  wire fifo_rreq_n_46;
  wire fifo_rreq_n_47;
  wire fifo_rreq_n_48;
  wire fifo_rreq_n_49;
  wire fifo_rreq_n_5;
  wire fifo_rreq_n_50;
  wire fifo_rreq_n_51;
  wire fifo_rreq_n_52;
  wire fifo_rreq_n_53;
  wire fifo_rreq_n_54;
  wire fifo_rreq_n_55;
  wire fifo_rreq_n_56;
  wire fifo_rreq_n_57;
  wire fifo_rreq_n_59;
  wire fifo_rreq_n_6;
  wire fifo_rreq_n_60;
  wire fifo_rreq_n_7;
  wire fifo_rreq_n_8;
  wire fifo_rreq_n_9;
  wire fifo_rreq_valid;
  wire fifo_rreq_valid_buf_reg_n_2;
  wire first_sect;
  wire first_sect_carry__0_i_1__0_n_2;
  wire first_sect_carry__0_i_2__0_n_2;
  wire first_sect_carry__0_i_3__0_n_2;
  wire first_sect_carry__0_n_4;
  wire first_sect_carry__0_n_5;
  wire first_sect_carry_i_1__0_n_2;
  wire first_sect_carry_i_2__0_n_2;
  wire first_sect_carry_i_3__0_n_2;
  wire first_sect_carry_i_4__0_n_2;
  wire first_sect_carry_n_2;
  wire first_sect_carry_n_3;
  wire first_sect_carry_n_4;
  wire first_sect_carry_n_5;
  wire full_n_reg;
  wire gmem_ARREADY;
  wire gmem_ARVALID;
  wire gmem_AWREADY;
  wire gmem_AWVALID;
  wire gmem_BVALID;
  wire gmem_RREADY;
  wire gmem_WREADY;
  wire \i_reg_253_reg[0] ;
  wire invalid_len_event;
  wire invalid_len_event_reg1_reg_n_2;
  wire invalid_len_event_reg2;
  wire [2:0]j_1_reg_762;
  wire \j_1_reg_762_reg[0] ;
  wire \j_mid2_reg_662_reg[0] ;
  wire \j_mid2_reg_662_reg[0]_0 ;
  wire \j_mid2_reg_662_reg[0]_1 ;
  wire \j_mid2_reg_662_reg[0]_2 ;
  wire \j_mid2_reg_662_reg[0]_3 ;
  wire \j_mid2_reg_662_reg[1] ;
  wire \j_mid2_reg_662_reg[1]_0 ;
  wire \j_mid2_reg_662_reg[2] ;
  wire \j_mid2_reg_662_reg[2]_0 ;
  wire [2:0]\j_mid2_reg_662_reg[2]_1 ;
  wire \j_mid2_reg_662_reg[2]_2 ;
  wire \j_mid2_reg_662_reg[2]_3 ;
  wire last_sect;
  wire last_sect_carry__0_i_1__0_n_2;
  wire last_sect_carry__0_i_2__0_n_2;
  wire last_sect_carry__0_i_3__0_n_2;
  wire last_sect_carry__0_n_4;
  wire last_sect_carry__0_n_5;
  wire last_sect_carry_i_1__0_n_2;
  wire last_sect_carry_i_2__0_n_2;
  wire last_sect_carry_i_3__0_n_2;
  wire last_sect_carry_i_4__0_n_2;
  wire last_sect_carry_n_2;
  wire last_sect_carry_n_3;
  wire last_sect_carry_n_4;
  wire last_sect_carry_n_5;
  wire load_p1;
  wire load_p2;
  wire [29:0]m_axi_gmem_ARADDR;
  wire m_axi_gmem_ARREADY;
  wire [1:0]m_axi_gmem_RRESP;
  wire m_axi_gmem_RVALID;
  wire next_beat;
  wire next_rreq;
  wire [5:0]p_0_in__2;
  wire [3:0]p_1_in;
  wire p_20_in;
  wire p_21_in;
  wire pop0;
  wire rdata_ack_t;
  wire rreq_handling_reg_n_2;
  wire rs2f_rreq_ack;
  wire [29:0]rs2f_rreq_data;
  wire rs2f_rreq_valid;
  wire rs_rdata_n_18;
  wire rs_rdata_n_20;
  wire rs_rdata_n_21;
  wire rs_rdata_n_22;
  wire rs_rdata_n_23;
  wire rs_rdata_n_24;
  wire rs_rdata_n_25;
  wire rs_rdata_n_26;
  wire rs_rdata_n_27;
  wire rs_rdata_n_28;
  wire rs_rdata_n_29;
  wire rs_rdata_n_30;
  wire rs_rdata_n_31;
  wire rs_rdata_n_32;
  wire rs_rdata_n_33;
  wire rs_rdata_n_34;
  wire rs_rdata_n_35;
  wire rs_rdata_n_36;
  wire rs_rdata_n_37;
  wire rs_rdata_n_38;
  wire rs_rdata_n_39;
  wire rs_rdata_n_40;
  wire rs_rdata_n_41;
  wire rs_rdata_n_42;
  wire rs_rdata_n_43;
  wire rs_rdata_n_44;
  wire rs_rdata_n_45;
  wire rs_rdata_n_46;
  wire rs_rdata_n_47;
  wire rs_rdata_n_48;
  wire rs_rdata_n_49;
  wire rs_rdata_n_51;
  wire rs_rdata_n_92;
  wire \sect_addr_buf[10]_i_1__0_n_2 ;
  wire \sect_addr_buf[11]_i_2__0_n_2 ;
  wire \sect_addr_buf[12]_i_1__0_n_2 ;
  wire \sect_addr_buf[13]_i_1__0_n_2 ;
  wire \sect_addr_buf[14]_i_1__0_n_2 ;
  wire \sect_addr_buf[15]_i_1__0_n_2 ;
  wire \sect_addr_buf[16]_i_1__0_n_2 ;
  wire \sect_addr_buf[17]_i_1__0_n_2 ;
  wire \sect_addr_buf[18]_i_1__0_n_2 ;
  wire \sect_addr_buf[19]_i_1__0_n_2 ;
  wire \sect_addr_buf[20]_i_1__0_n_2 ;
  wire \sect_addr_buf[21]_i_1__0_n_2 ;
  wire \sect_addr_buf[22]_i_1__0_n_2 ;
  wire \sect_addr_buf[23]_i_1__0_n_2 ;
  wire \sect_addr_buf[24]_i_1__0_n_2 ;
  wire \sect_addr_buf[25]_i_1__0_n_2 ;
  wire \sect_addr_buf[26]_i_1__0_n_2 ;
  wire \sect_addr_buf[27]_i_1__0_n_2 ;
  wire \sect_addr_buf[28]_i_1__0_n_2 ;
  wire \sect_addr_buf[29]_i_1__0_n_2 ;
  wire \sect_addr_buf[2]_i_1__0_n_2 ;
  wire \sect_addr_buf[30]_i_1__0_n_2 ;
  wire \sect_addr_buf[31]_i_1__0_n_2 ;
  wire \sect_addr_buf[3]_i_1__0_n_2 ;
  wire \sect_addr_buf[4]_i_1__0_n_2 ;
  wire \sect_addr_buf[5]_i_1__0_n_2 ;
  wire \sect_addr_buf[6]_i_1__0_n_2 ;
  wire \sect_addr_buf[7]_i_1__0_n_2 ;
  wire \sect_addr_buf[8]_i_1__0_n_2 ;
  wire \sect_addr_buf[9]_i_1__0_n_2 ;
  wire \sect_addr_buf_reg_n_2_[10] ;
  wire \sect_addr_buf_reg_n_2_[11] ;
  wire \sect_addr_buf_reg_n_2_[12] ;
  wire \sect_addr_buf_reg_n_2_[13] ;
  wire \sect_addr_buf_reg_n_2_[14] ;
  wire \sect_addr_buf_reg_n_2_[15] ;
  wire \sect_addr_buf_reg_n_2_[16] ;
  wire \sect_addr_buf_reg_n_2_[17] ;
  wire \sect_addr_buf_reg_n_2_[18] ;
  wire \sect_addr_buf_reg_n_2_[19] ;
  wire \sect_addr_buf_reg_n_2_[20] ;
  wire \sect_addr_buf_reg_n_2_[21] ;
  wire \sect_addr_buf_reg_n_2_[22] ;
  wire \sect_addr_buf_reg_n_2_[23] ;
  wire \sect_addr_buf_reg_n_2_[24] ;
  wire \sect_addr_buf_reg_n_2_[25] ;
  wire \sect_addr_buf_reg_n_2_[26] ;
  wire \sect_addr_buf_reg_n_2_[27] ;
  wire \sect_addr_buf_reg_n_2_[28] ;
  wire \sect_addr_buf_reg_n_2_[29] ;
  wire \sect_addr_buf_reg_n_2_[2] ;
  wire \sect_addr_buf_reg_n_2_[30] ;
  wire \sect_addr_buf_reg_n_2_[31] ;
  wire \sect_addr_buf_reg_n_2_[3] ;
  wire \sect_addr_buf_reg_n_2_[4] ;
  wire \sect_addr_buf_reg_n_2_[5] ;
  wire \sect_addr_buf_reg_n_2_[6] ;
  wire \sect_addr_buf_reg_n_2_[7] ;
  wire \sect_addr_buf_reg_n_2_[8] ;
  wire \sect_addr_buf_reg_n_2_[9] ;
  wire sect_cnt0_carry__0_n_2;
  wire sect_cnt0_carry__0_n_3;
  wire sect_cnt0_carry__0_n_4;
  wire sect_cnt0_carry__0_n_5;
  wire sect_cnt0_carry__0_n_6;
  wire sect_cnt0_carry__0_n_7;
  wire sect_cnt0_carry__0_n_8;
  wire sect_cnt0_carry__0_n_9;
  wire sect_cnt0_carry__1_n_2;
  wire sect_cnt0_carry__1_n_3;
  wire sect_cnt0_carry__1_n_4;
  wire sect_cnt0_carry__1_n_5;
  wire sect_cnt0_carry__1_n_6;
  wire sect_cnt0_carry__1_n_7;
  wire sect_cnt0_carry__1_n_8;
  wire sect_cnt0_carry__1_n_9;
  wire sect_cnt0_carry__2_n_2;
  wire sect_cnt0_carry__2_n_3;
  wire sect_cnt0_carry__2_n_4;
  wire sect_cnt0_carry__2_n_5;
  wire sect_cnt0_carry__2_n_6;
  wire sect_cnt0_carry__2_n_7;
  wire sect_cnt0_carry__2_n_8;
  wire sect_cnt0_carry__2_n_9;
  wire sect_cnt0_carry__3_n_4;
  wire sect_cnt0_carry__3_n_5;
  wire sect_cnt0_carry__3_n_7;
  wire sect_cnt0_carry__3_n_8;
  wire sect_cnt0_carry__3_n_9;
  wire sect_cnt0_carry_n_2;
  wire sect_cnt0_carry_n_3;
  wire sect_cnt0_carry_n_4;
  wire sect_cnt0_carry_n_5;
  wire sect_cnt0_carry_n_6;
  wire sect_cnt0_carry_n_7;
  wire sect_cnt0_carry_n_8;
  wire sect_cnt0_carry_n_9;
  wire \sect_cnt_reg_n_2_[0] ;
  wire \sect_cnt_reg_n_2_[10] ;
  wire \sect_cnt_reg_n_2_[11] ;
  wire \sect_cnt_reg_n_2_[12] ;
  wire \sect_cnt_reg_n_2_[13] ;
  wire \sect_cnt_reg_n_2_[14] ;
  wire \sect_cnt_reg_n_2_[15] ;
  wire \sect_cnt_reg_n_2_[16] ;
  wire \sect_cnt_reg_n_2_[17] ;
  wire \sect_cnt_reg_n_2_[18] ;
  wire \sect_cnt_reg_n_2_[19] ;
  wire \sect_cnt_reg_n_2_[1] ;
  wire \sect_cnt_reg_n_2_[2] ;
  wire \sect_cnt_reg_n_2_[3] ;
  wire \sect_cnt_reg_n_2_[4] ;
  wire \sect_cnt_reg_n_2_[5] ;
  wire \sect_cnt_reg_n_2_[6] ;
  wire \sect_cnt_reg_n_2_[7] ;
  wire \sect_cnt_reg_n_2_[8] ;
  wire \sect_cnt_reg_n_2_[9] ;
  wire \sect_len_buf[0]_i_1_n_2 ;
  wire \sect_len_buf[1]_i_1_n_2 ;
  wire \sect_len_buf[2]_i_1_n_2 ;
  wire \sect_len_buf[3]_i_1_n_2 ;
  wire \sect_len_buf[4]_i_1_n_2 ;
  wire \sect_len_buf[5]_i_1_n_2 ;
  wire \sect_len_buf[6]_i_1_n_2 ;
  wire \sect_len_buf[7]_i_1_n_2 ;
  wire \sect_len_buf[8]_i_1_n_2 ;
  wire \sect_len_buf[9]_i_2_n_2 ;
  wire \sect_len_buf_reg_n_2_[4] ;
  wire \sect_len_buf_reg_n_2_[5] ;
  wire \sect_len_buf_reg_n_2_[6] ;
  wire \sect_len_buf_reg_n_2_[7] ;
  wire \sect_len_buf_reg_n_2_[8] ;
  wire \sect_len_buf_reg_n_2_[9] ;
  wire \start_addr_buf_reg_n_2_[10] ;
  wire \start_addr_buf_reg_n_2_[11] ;
  wire \start_addr_buf_reg_n_2_[12] ;
  wire \start_addr_buf_reg_n_2_[13] ;
  wire \start_addr_buf_reg_n_2_[14] ;
  wire \start_addr_buf_reg_n_2_[15] ;
  wire \start_addr_buf_reg_n_2_[16] ;
  wire \start_addr_buf_reg_n_2_[17] ;
  wire \start_addr_buf_reg_n_2_[18] ;
  wire \start_addr_buf_reg_n_2_[19] ;
  wire \start_addr_buf_reg_n_2_[20] ;
  wire \start_addr_buf_reg_n_2_[21] ;
  wire \start_addr_buf_reg_n_2_[22] ;
  wire \start_addr_buf_reg_n_2_[23] ;
  wire \start_addr_buf_reg_n_2_[24] ;
  wire \start_addr_buf_reg_n_2_[25] ;
  wire \start_addr_buf_reg_n_2_[26] ;
  wire \start_addr_buf_reg_n_2_[27] ;
  wire \start_addr_buf_reg_n_2_[28] ;
  wire \start_addr_buf_reg_n_2_[29] ;
  wire \start_addr_buf_reg_n_2_[2] ;
  wire \start_addr_buf_reg_n_2_[30] ;
  wire \start_addr_buf_reg_n_2_[31] ;
  wire \start_addr_buf_reg_n_2_[3] ;
  wire \start_addr_buf_reg_n_2_[4] ;
  wire \start_addr_buf_reg_n_2_[5] ;
  wire \start_addr_buf_reg_n_2_[6] ;
  wire \start_addr_buf_reg_n_2_[7] ;
  wire \start_addr_buf_reg_n_2_[8] ;
  wire \start_addr_buf_reg_n_2_[9] ;
  wire \start_addr_reg_n_2_[10] ;
  wire \start_addr_reg_n_2_[11] ;
  wire \start_addr_reg_n_2_[12] ;
  wire \start_addr_reg_n_2_[13] ;
  wire \start_addr_reg_n_2_[14] ;
  wire \start_addr_reg_n_2_[15] ;
  wire \start_addr_reg_n_2_[16] ;
  wire \start_addr_reg_n_2_[17] ;
  wire \start_addr_reg_n_2_[18] ;
  wire \start_addr_reg_n_2_[19] ;
  wire \start_addr_reg_n_2_[20] ;
  wire \start_addr_reg_n_2_[21] ;
  wire \start_addr_reg_n_2_[22] ;
  wire \start_addr_reg_n_2_[23] ;
  wire \start_addr_reg_n_2_[24] ;
  wire \start_addr_reg_n_2_[25] ;
  wire \start_addr_reg_n_2_[26] ;
  wire \start_addr_reg_n_2_[27] ;
  wire \start_addr_reg_n_2_[28] ;
  wire \start_addr_reg_n_2_[29] ;
  wire \start_addr_reg_n_2_[2] ;
  wire \start_addr_reg_n_2_[30] ;
  wire \start_addr_reg_n_2_[31] ;
  wire \start_addr_reg_n_2_[3] ;
  wire \start_addr_reg_n_2_[4] ;
  wire \start_addr_reg_n_2_[5] ;
  wire \start_addr_reg_n_2_[6] ;
  wire \start_addr_reg_n_2_[7] ;
  wire \start_addr_reg_n_2_[8] ;
  wire \start_addr_reg_n_2_[9] ;
  wire \state_reg[0] ;
  wire [0:0]\state_reg[0]_0 ;
  wire [1:0]tmp_mid2_v_reg_670;
  wire [1:0]\tmp_mid2_v_reg_670_reg[1] ;
  wire [2:0]\usedw_reg[6] ;
  wire [6:0]\usedw_reg[7] ;
  wire zero_len_event0__0;
  wire [3:2]NLW_align_len0_carry_CO_UNCONNECTED;
  wire [3:0]NLW_align_len0_carry_O_UNCONNECTED;
  wire [3:2]\NLW_could_multi_bursts.araddr_buf_reg[31]_i_4_CO_UNCONNECTED ;
  wire [3:3]\NLW_could_multi_bursts.araddr_buf_reg[31]_i_4_O_UNCONNECTED ;
  wire [0:0]\NLW_could_multi_bursts.araddr_buf_reg[4]_i_2_O_UNCONNECTED ;
  wire [0:0]NLW_end_addr_carry_O_UNCONNECTED;
  wire [3:1]NLW_end_addr_carry__6_CO_UNCONNECTED;
  wire [3:2]NLW_end_addr_carry__6_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_first_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_last_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_sect_cnt0_carry__3_CO_UNCONNECTED;
  wire [3:3]NLW_sect_cnt0_carry__3_O_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 align_len0_carry
       (.CI(1'b0),
        .CO({NLW_align_len0_carry_CO_UNCONNECTED[3:2],align_len0_carry_n_4,align_len0_carry_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,fifo_rreq_data,1'b0}),
        .O({NLW_align_len0_carry_O_UNCONNECTED[3],align_len0_carry_n_7,align_len0_carry_n_8,NLW_align_len0_carry_O_UNCONNECTED[0]}),
        .S({1'b0,1'b1,zero_len_event0__0,1'b1}));
  FDRE \align_len_reg[2] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0_carry_n_8),
        .Q(\align_len_reg_n_2_[2] ),
        .R(SR));
  FDRE \align_len_reg[31] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0_carry_n_7),
        .Q(\align_len_reg_n_2_[31] ),
        .R(SR));
  FDRE \beat_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\align_len_reg_n_2_[2] ),
        .Q(\beat_len_buf_reg_n_2_[0] ),
        .R(SR));
  FDRE \beat_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\align_len_reg_n_2_[31] ),
        .Q(\beat_len_buf_reg_n_2_[9] ),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_gmem_m_axi_buffer__parameterized0 buff_rdata
       (.D(D),
        .DI(DI),
        .E(next_beat),
        .Q(Q),
        .S(S),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .beat_valid(beat_valid),
        .\dout_buf_reg[34]_0 ({data_pack,buff_rdata_n_21,buff_rdata_n_22,buff_rdata_n_23,buff_rdata_n_24,buff_rdata_n_25,buff_rdata_n_26,buff_rdata_n_27,buff_rdata_n_28,buff_rdata_n_29,buff_rdata_n_30,buff_rdata_n_31,buff_rdata_n_32,buff_rdata_n_33,buff_rdata_n_34,buff_rdata_n_35,buff_rdata_n_36,buff_rdata_n_37,buff_rdata_n_38,buff_rdata_n_39,buff_rdata_n_40,buff_rdata_n_41,buff_rdata_n_42,buff_rdata_n_43,buff_rdata_n_44,buff_rdata_n_45,buff_rdata_n_46,buff_rdata_n_47,buff_rdata_n_48,buff_rdata_n_49,buff_rdata_n_50,buff_rdata_n_51,buff_rdata_n_52}),
        .dout_valid_reg_0(buff_rdata_n_12),
        .dout_valid_reg_1(\bus_equal_gen.rdata_valid_t_reg_n_2 ),
        .full_n_reg_0(full_n_reg),
        .m_axi_gmem_RRESP(m_axi_gmem_RRESP),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .rdata_ack_t(rdata_ack_t),
        .\usedw_reg[6]_0 (\usedw_reg[6] ),
        .\usedw_reg[7]_0 (\usedw_reg[7] ));
  FDRE \bus_equal_gen.data_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_52),
        .Q(\bus_equal_gen.data_buf [0]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_42),
        .Q(\bus_equal_gen.data_buf [10]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_41),
        .Q(\bus_equal_gen.data_buf [11]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_40),
        .Q(\bus_equal_gen.data_buf [12]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_39),
        .Q(\bus_equal_gen.data_buf [13]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_38),
        .Q(\bus_equal_gen.data_buf [14]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_37),
        .Q(\bus_equal_gen.data_buf [15]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_36),
        .Q(\bus_equal_gen.data_buf [16]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_35),
        .Q(\bus_equal_gen.data_buf [17]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_34),
        .Q(\bus_equal_gen.data_buf [18]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_33),
        .Q(\bus_equal_gen.data_buf [19]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_51),
        .Q(\bus_equal_gen.data_buf [1]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_32),
        .Q(\bus_equal_gen.data_buf [20]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_31),
        .Q(\bus_equal_gen.data_buf [21]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_30),
        .Q(\bus_equal_gen.data_buf [22]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_29),
        .Q(\bus_equal_gen.data_buf [23]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_28),
        .Q(\bus_equal_gen.data_buf [24]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_27),
        .Q(\bus_equal_gen.data_buf [25]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_26),
        .Q(\bus_equal_gen.data_buf [26]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_25),
        .Q(\bus_equal_gen.data_buf [27]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_24),
        .Q(\bus_equal_gen.data_buf [28]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_23),
        .Q(\bus_equal_gen.data_buf [29]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_50),
        .Q(\bus_equal_gen.data_buf [2]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_22),
        .Q(\bus_equal_gen.data_buf [30]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_21),
        .Q(\bus_equal_gen.data_buf [31]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_49),
        .Q(\bus_equal_gen.data_buf [3]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_48),
        .Q(\bus_equal_gen.data_buf [4]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_47),
        .Q(\bus_equal_gen.data_buf [5]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_46),
        .Q(\bus_equal_gen.data_buf [6]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_45),
        .Q(\bus_equal_gen.data_buf [7]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_44),
        .Q(\bus_equal_gen.data_buf [8]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_43),
        .Q(\bus_equal_gen.data_buf [9]),
        .R(1'b0));
  FDRE \bus_equal_gen.rdata_valid_t_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_rdata_n_12),
        .Q(\bus_equal_gen.rdata_valid_t_reg_n_2 ),
        .R(SR));
  FDRE \could_multi_bursts.ARVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_2),
        .Q(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[10]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[10] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[12]_i_2_n_8 ),
        .O(araddr_tmp[10]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[11]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[11] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[12]_i_2_n_7 ),
        .O(araddr_tmp[11]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[12]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[12] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[12]_i_2_n_6 ),
        .O(araddr_tmp[12]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[13]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[13] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[16]_i_2_n_9 ),
        .O(araddr_tmp[13]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[14]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[14] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[16]_i_2_n_8 ),
        .O(araddr_tmp[14]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[15]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[15] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[16]_i_2_n_7 ),
        .O(araddr_tmp[15]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[16]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[16] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[16]_i_2_n_6 ),
        .O(araddr_tmp[16]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[17]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[17] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[20]_i_2_n_9 ),
        .O(araddr_tmp[17]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[18]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[18] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[20]_i_2_n_8 ),
        .O(araddr_tmp[18]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[19]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[19] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[20]_i_2_n_7 ),
        .O(araddr_tmp[19]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[20]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[20] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[20]_i_2_n_6 ),
        .O(araddr_tmp[20]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[21]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[21] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[24]_i_2_n_9 ),
        .O(araddr_tmp[21]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[22]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[22] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[24]_i_2_n_8 ),
        .O(araddr_tmp[22]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[23]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[23] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[24]_i_2_n_7 ),
        .O(araddr_tmp[23]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[24]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[24] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[24]_i_2_n_6 ),
        .O(araddr_tmp[24]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[25]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[25] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[28]_i_2_n_9 ),
        .O(araddr_tmp[25]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[26]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[26] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[28]_i_2_n_8 ),
        .O(araddr_tmp[26]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[27]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[27] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[28]_i_2_n_7 ),
        .O(araddr_tmp[27]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[28]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[28] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[28]_i_2_n_6 ),
        .O(araddr_tmp[28]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[29]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[29] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[31]_i_4_n_9 ),
        .O(araddr_tmp[29]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[2]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[2] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[4]_i_2_n_8 ),
        .O(araddr_tmp[2]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[30]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[30] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[31]_i_4_n_8 ),
        .O(araddr_tmp[30]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[31]_i_2 
       (.I0(\sect_addr_buf_reg_n_2_[31] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[31]_i_4_n_7 ),
        .O(araddr_tmp[31]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \could_multi_bursts.araddr_buf[31]_i_3 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I3(\could_multi_bursts.loop_cnt_reg__0 [5]),
        .I4(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I5(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .O(\could_multi_bursts.araddr_buf[31]_i_3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[3]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[3] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[4]_i_2_n_7 ),
        .O(araddr_tmp[3]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[4]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[4] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[4]_i_2_n_6 ),
        .O(araddr_tmp[4]));
  LUT4 #(
    .INIT(16'h9666)) 
    \could_multi_bursts.araddr_buf[4]_i_3 
       (.I0(m_axi_gmem_ARADDR[2]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .I3(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_3_n_2 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.araddr_buf[4]_i_4 
       (.I0(m_axi_gmem_ARADDR[1]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.araddr_buf[4]_i_5 
       (.I0(m_axi_gmem_ARADDR[0]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_5_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[5]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[5] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[8]_i_2_n_9 ),
        .O(araddr_tmp[5]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[6]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[6] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[8]_i_2_n_8 ),
        .O(araddr_tmp[6]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[7]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[7] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[8]_i_2_n_7 ),
        .O(araddr_tmp[7]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[8]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[8] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[8]_i_2_n_6 ),
        .O(araddr_tmp[8]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.araddr_buf[8]_i_3 
       (.I0(m_axi_gmem_ARADDR[4]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .I3(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .I4(\could_multi_bursts.arlen_buf_reg[3]_0 [3]),
        .O(\could_multi_bursts.araddr_buf[8]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'h96666666)) 
    \could_multi_bursts.araddr_buf[8]_i_4 
       (.I0(m_axi_gmem_ARADDR[3]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [3]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .I3(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .I4(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .O(\could_multi_bursts.araddr_buf[8]_i_4_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[9]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[9] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[12]_i_2_n_9 ),
        .O(araddr_tmp[9]));
  FDRE \could_multi_bursts.araddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[10]),
        .Q(m_axi_gmem_ARADDR[8]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[11]),
        .Q(m_axi_gmem_ARADDR[9]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[12]),
        .Q(m_axi_gmem_ARADDR[10]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[12]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[8]_i_2_n_2 ),
        .CO({\could_multi_bursts.araddr_buf_reg[12]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,m_axi_gmem_ARADDR[8:7]}),
        .O({\could_multi_bursts.araddr_buf_reg[12]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_7 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_8 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_9 }),
        .S(m_axi_gmem_ARADDR[10:7]));
  FDRE \could_multi_bursts.araddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[13]),
        .Q(m_axi_gmem_ARADDR[11]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[14]),
        .Q(m_axi_gmem_ARADDR[12]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[15]),
        .Q(m_axi_gmem_ARADDR[13]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[16]),
        .Q(m_axi_gmem_ARADDR[14]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[16]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[12]_i_2_n_2 ),
        .CO({\could_multi_bursts.araddr_buf_reg[16]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.araddr_buf_reg[16]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_7 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_8 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_9 }),
        .S(m_axi_gmem_ARADDR[14:11]));
  FDRE \could_multi_bursts.araddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[17]),
        .Q(m_axi_gmem_ARADDR[15]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[18]),
        .Q(m_axi_gmem_ARADDR[16]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[19]),
        .Q(m_axi_gmem_ARADDR[17]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[20]),
        .Q(m_axi_gmem_ARADDR[18]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[20]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[16]_i_2_n_2 ),
        .CO({\could_multi_bursts.araddr_buf_reg[20]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.araddr_buf_reg[20]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_7 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_8 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_9 }),
        .S(m_axi_gmem_ARADDR[18:15]));
  FDRE \could_multi_bursts.araddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[21]),
        .Q(m_axi_gmem_ARADDR[19]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[22]),
        .Q(m_axi_gmem_ARADDR[20]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[23]),
        .Q(m_axi_gmem_ARADDR[21]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[24]),
        .Q(m_axi_gmem_ARADDR[22]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[24]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[20]_i_2_n_2 ),
        .CO({\could_multi_bursts.araddr_buf_reg[24]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.araddr_buf_reg[24]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_7 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_8 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_9 }),
        .S(m_axi_gmem_ARADDR[22:19]));
  FDRE \could_multi_bursts.araddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[25]),
        .Q(m_axi_gmem_ARADDR[23]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[26]),
        .Q(m_axi_gmem_ARADDR[24]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[27]),
        .Q(m_axi_gmem_ARADDR[25]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[28]),
        .Q(m_axi_gmem_ARADDR[26]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[28]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[24]_i_2_n_2 ),
        .CO({\could_multi_bursts.araddr_buf_reg[28]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.araddr_buf_reg[28]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_7 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_8 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_9 }),
        .S(m_axi_gmem_ARADDR[26:23]));
  FDRE \could_multi_bursts.araddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[29]),
        .Q(m_axi_gmem_ARADDR[27]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[2]),
        .Q(m_axi_gmem_ARADDR[0]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[30]),
        .Q(m_axi_gmem_ARADDR[28]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[31]),
        .Q(m_axi_gmem_ARADDR[29]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[31]_i_4 
       (.CI(\could_multi_bursts.araddr_buf_reg[28]_i_2_n_2 ),
        .CO({\NLW_could_multi_bursts.araddr_buf_reg[31]_i_4_CO_UNCONNECTED [3:2],\could_multi_bursts.araddr_buf_reg[31]_i_4_n_4 ,\could_multi_bursts.araddr_buf_reg[31]_i_4_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.araddr_buf_reg[31]_i_4_O_UNCONNECTED [3],\could_multi_bursts.araddr_buf_reg[31]_i_4_n_7 ,\could_multi_bursts.araddr_buf_reg[31]_i_4_n_8 ,\could_multi_bursts.araddr_buf_reg[31]_i_4_n_9 }),
        .S({1'b0,m_axi_gmem_ARADDR[29:27]}));
  FDRE \could_multi_bursts.araddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[3]),
        .Q(m_axi_gmem_ARADDR[1]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[4]),
        .Q(m_axi_gmem_ARADDR[2]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\could_multi_bursts.araddr_buf_reg[4]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({m_axi_gmem_ARADDR[2:0],1'b0}),
        .O({\could_multi_bursts.araddr_buf_reg[4]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_7 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_8 ,\NLW_could_multi_bursts.araddr_buf_reg[4]_i_2_O_UNCONNECTED [0]}),
        .S({\could_multi_bursts.araddr_buf[4]_i_3_n_2 ,\could_multi_bursts.araddr_buf[4]_i_4_n_2 ,\could_multi_bursts.araddr_buf[4]_i_5_n_2 ,1'b0}));
  FDRE \could_multi_bursts.araddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[5]),
        .Q(m_axi_gmem_ARADDR[3]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[6]),
        .Q(m_axi_gmem_ARADDR[4]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[7]),
        .Q(m_axi_gmem_ARADDR[5]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[8]),
        .Q(m_axi_gmem_ARADDR[6]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[8]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[4]_i_2_n_2 ),
        .CO({\could_multi_bursts.araddr_buf_reg[8]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI(m_axi_gmem_ARADDR[6:3]),
        .O({\could_multi_bursts.araddr_buf_reg[8]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_7 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_8 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_9 }),
        .S({m_axi_gmem_ARADDR[6:5],\could_multi_bursts.araddr_buf[8]_i_3_n_2 ,\could_multi_bursts.araddr_buf[8]_i_4_n_2 }));
  FDRE \could_multi_bursts.araddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[9]),
        .Q(m_axi_gmem_ARADDR[7]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_13),
        .D(fifo_rctl_n_10),
        .Q(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_13),
        .D(fifo_rctl_n_11),
        .Q(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_13),
        .D(fifo_rctl_n_12),
        .Q(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_13),
        .D(fifo_rctl_n_14),
        .Q(\could_multi_bursts.arlen_buf_reg[3]_0 [3]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .O(p_0_in__2[0]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .O(p_0_in__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \could_multi_bursts.loop_cnt[2]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .O(p_0_in__2[2]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \could_multi_bursts.loop_cnt[3]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I3(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .O(p_0_in__2[3]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \could_multi_bursts.loop_cnt[4]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I3(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I4(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .O(p_0_in__2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \could_multi_bursts.loop_cnt[5]_i_2__0 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I3(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I4(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I5(\could_multi_bursts.loop_cnt_reg__0 [5]),
        .O(p_0_in__2[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(p_0_in__2[0]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .R(fifo_rctl_n_9));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(p_0_in__2[1]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .R(fifo_rctl_n_9));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(p_0_in__2[2]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .R(fifo_rctl_n_9));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(p_0_in__2[3]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .R(fifo_rctl_n_9));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(p_0_in__2[4]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .R(fifo_rctl_n_9));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(p_0_in__2[5]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [5]),
        .R(fifo_rctl_n_9));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_7),
        .Q(\could_multi_bursts.sect_handling_reg_n_2 ),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[2]_i_1__0 
       (.I0(\start_addr_reg_n_2_[2] ),
        .I1(\align_len_reg_n_2_[2] ),
        .O(\end_addr_buf[2]_i_1__0_n_2 ));
  FDRE \end_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__1_n_9),
        .Q(\end_addr_buf_reg_n_2_[10] ),
        .R(SR));
  FDRE \end_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__1_n_8),
        .Q(\end_addr_buf_reg_n_2_[11] ),
        .R(SR));
  FDRE \end_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__1_n_7),
        .Q(\end_addr_buf_reg_n_2_[12] ),
        .R(SR));
  FDRE \end_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__1_n_6),
        .Q(\end_addr_buf_reg_n_2_[13] ),
        .R(SR));
  FDRE \end_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__2_n_9),
        .Q(\end_addr_buf_reg_n_2_[14] ),
        .R(SR));
  FDRE \end_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__2_n_8),
        .Q(\end_addr_buf_reg_n_2_[15] ),
        .R(SR));
  FDRE \end_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__2_n_7),
        .Q(\end_addr_buf_reg_n_2_[16] ),
        .R(SR));
  FDRE \end_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__2_n_6),
        .Q(\end_addr_buf_reg_n_2_[17] ),
        .R(SR));
  FDRE \end_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__3_n_9),
        .Q(\end_addr_buf_reg_n_2_[18] ),
        .R(SR));
  FDRE \end_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__3_n_8),
        .Q(\end_addr_buf_reg_n_2_[19] ),
        .R(SR));
  FDRE \end_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__3_n_7),
        .Q(\end_addr_buf_reg_n_2_[20] ),
        .R(SR));
  FDRE \end_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__3_n_6),
        .Q(\end_addr_buf_reg_n_2_[21] ),
        .R(SR));
  FDRE \end_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__4_n_9),
        .Q(\end_addr_buf_reg_n_2_[22] ),
        .R(SR));
  FDRE \end_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__4_n_8),
        .Q(\end_addr_buf_reg_n_2_[23] ),
        .R(SR));
  FDRE \end_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__4_n_7),
        .Q(\end_addr_buf_reg_n_2_[24] ),
        .R(SR));
  FDRE \end_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__4_n_6),
        .Q(\end_addr_buf_reg_n_2_[25] ),
        .R(SR));
  FDRE \end_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__5_n_9),
        .Q(\end_addr_buf_reg_n_2_[26] ),
        .R(SR));
  FDRE \end_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__5_n_8),
        .Q(\end_addr_buf_reg_n_2_[27] ),
        .R(SR));
  FDRE \end_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__5_n_7),
        .Q(\end_addr_buf_reg_n_2_[28] ),
        .R(SR));
  FDRE \end_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__5_n_6),
        .Q(\end_addr_buf_reg_n_2_[29] ),
        .R(SR));
  FDRE \end_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\end_addr_buf[2]_i_1__0_n_2 ),
        .Q(\end_addr_buf_reg_n_2_[2] ),
        .R(SR));
  FDRE \end_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__6_n_9),
        .Q(\end_addr_buf_reg_n_2_[30] ),
        .R(SR));
  FDRE \end_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__6_n_8),
        .Q(\end_addr_buf_reg_n_2_[31] ),
        .R(SR));
  FDRE \end_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry_n_8),
        .Q(\end_addr_buf_reg_n_2_[3] ),
        .R(SR));
  FDRE \end_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry_n_7),
        .Q(\end_addr_buf_reg_n_2_[4] ),
        .R(SR));
  FDRE \end_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry_n_6),
        .Q(\end_addr_buf_reg_n_2_[5] ),
        .R(SR));
  FDRE \end_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__0_n_9),
        .Q(\end_addr_buf_reg_n_2_[6] ),
        .R(SR));
  FDRE \end_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__0_n_8),
        .Q(\end_addr_buf_reg_n_2_[7] ),
        .R(SR));
  FDRE \end_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__0_n_7),
        .Q(\end_addr_buf_reg_n_2_[8] ),
        .R(SR));
  FDRE \end_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__0_n_6),
        .Q(\end_addr_buf_reg_n_2_[9] ),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry
       (.CI(1'b0),
        .CO({end_addr_carry_n_2,end_addr_carry_n_3,end_addr_carry_n_4,end_addr_carry_n_5}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_2_[5] ,\start_addr_reg_n_2_[4] ,\start_addr_reg_n_2_[3] ,\start_addr_reg_n_2_[2] }),
        .O({end_addr_carry_n_6,end_addr_carry_n_7,end_addr_carry_n_8,NLW_end_addr_carry_O_UNCONNECTED[0]}),
        .S({end_addr_carry_i_1__0_n_2,end_addr_carry_i_2__0_n_2,end_addr_carry_i_3__0_n_2,end_addr_carry_i_4__0_n_2}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__0
       (.CI(end_addr_carry_n_2),
        .CO({end_addr_carry__0_n_2,end_addr_carry__0_n_3,end_addr_carry__0_n_4,end_addr_carry__0_n_5}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_2_[9] ,\start_addr_reg_n_2_[8] ,\start_addr_reg_n_2_[7] ,\start_addr_reg_n_2_[6] }),
        .O({end_addr_carry__0_n_6,end_addr_carry__0_n_7,end_addr_carry__0_n_8,end_addr_carry__0_n_9}),
        .S({end_addr_carry__0_i_1__0_n_2,end_addr_carry__0_i_2__0_n_2,end_addr_carry__0_i_3__0_n_2,end_addr_carry__0_i_4__0_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_1__0
       (.I0(\start_addr_reg_n_2_[9] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__0_i_1__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_2__0
       (.I0(\start_addr_reg_n_2_[8] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__0_i_2__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_3__0
       (.I0(\start_addr_reg_n_2_[7] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__0_i_3__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_4__0
       (.I0(\start_addr_reg_n_2_[6] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__0_i_4__0_n_2));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__1
       (.CI(end_addr_carry__0_n_2),
        .CO({end_addr_carry__1_n_2,end_addr_carry__1_n_3,end_addr_carry__1_n_4,end_addr_carry__1_n_5}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_2_[13] ,\start_addr_reg_n_2_[12] ,\start_addr_reg_n_2_[11] ,\start_addr_reg_n_2_[10] }),
        .O({end_addr_carry__1_n_6,end_addr_carry__1_n_7,end_addr_carry__1_n_8,end_addr_carry__1_n_9}),
        .S({end_addr_carry__1_i_1__0_n_2,end_addr_carry__1_i_2__0_n_2,end_addr_carry__1_i_3__0_n_2,end_addr_carry__1_i_4__0_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_1__0
       (.I0(\start_addr_reg_n_2_[13] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__1_i_1__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_2__0
       (.I0(\start_addr_reg_n_2_[12] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__1_i_2__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_3__0
       (.I0(\start_addr_reg_n_2_[11] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__1_i_3__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_4__0
       (.I0(\start_addr_reg_n_2_[10] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__1_i_4__0_n_2));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__2
       (.CI(end_addr_carry__1_n_2),
        .CO({end_addr_carry__2_n_2,end_addr_carry__2_n_3,end_addr_carry__2_n_4,end_addr_carry__2_n_5}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_2_[17] ,\start_addr_reg_n_2_[16] ,\start_addr_reg_n_2_[15] ,\start_addr_reg_n_2_[14] }),
        .O({end_addr_carry__2_n_6,end_addr_carry__2_n_7,end_addr_carry__2_n_8,end_addr_carry__2_n_9}),
        .S({end_addr_carry__2_i_1__0_n_2,end_addr_carry__2_i_2__0_n_2,end_addr_carry__2_i_3__0_n_2,end_addr_carry__2_i_4__0_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_1__0
       (.I0(\start_addr_reg_n_2_[17] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__2_i_1__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_2__0
       (.I0(\start_addr_reg_n_2_[16] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__2_i_2__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_3__0
       (.I0(\start_addr_reg_n_2_[15] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__2_i_3__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_4__0
       (.I0(\start_addr_reg_n_2_[14] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__2_i_4__0_n_2));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__3
       (.CI(end_addr_carry__2_n_2),
        .CO({end_addr_carry__3_n_2,end_addr_carry__3_n_3,end_addr_carry__3_n_4,end_addr_carry__3_n_5}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_2_[21] ,\start_addr_reg_n_2_[20] ,\start_addr_reg_n_2_[19] ,\start_addr_reg_n_2_[18] }),
        .O({end_addr_carry__3_n_6,end_addr_carry__3_n_7,end_addr_carry__3_n_8,end_addr_carry__3_n_9}),
        .S({end_addr_carry__3_i_1__0_n_2,end_addr_carry__3_i_2__0_n_2,end_addr_carry__3_i_3__0_n_2,end_addr_carry__3_i_4__0_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_1__0
       (.I0(\start_addr_reg_n_2_[21] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__3_i_1__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_2__0
       (.I0(\start_addr_reg_n_2_[20] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__3_i_2__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_3__0
       (.I0(\start_addr_reg_n_2_[19] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__3_i_3__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_4__0
       (.I0(\start_addr_reg_n_2_[18] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__3_i_4__0_n_2));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__4
       (.CI(end_addr_carry__3_n_2),
        .CO({end_addr_carry__4_n_2,end_addr_carry__4_n_3,end_addr_carry__4_n_4,end_addr_carry__4_n_5}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_2_[25] ,\start_addr_reg_n_2_[24] ,\start_addr_reg_n_2_[23] ,\start_addr_reg_n_2_[22] }),
        .O({end_addr_carry__4_n_6,end_addr_carry__4_n_7,end_addr_carry__4_n_8,end_addr_carry__4_n_9}),
        .S({end_addr_carry__4_i_1__0_n_2,end_addr_carry__4_i_2__0_n_2,end_addr_carry__4_i_3__0_n_2,end_addr_carry__4_i_4__0_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_1__0
       (.I0(\start_addr_reg_n_2_[25] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__4_i_1__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_2__0
       (.I0(\start_addr_reg_n_2_[24] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__4_i_2__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_3__0
       (.I0(\start_addr_reg_n_2_[23] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__4_i_3__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_4__0
       (.I0(\start_addr_reg_n_2_[22] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__4_i_4__0_n_2));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__5
       (.CI(end_addr_carry__4_n_2),
        .CO({end_addr_carry__5_n_2,end_addr_carry__5_n_3,end_addr_carry__5_n_4,end_addr_carry__5_n_5}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_2_[29] ,\start_addr_reg_n_2_[28] ,\start_addr_reg_n_2_[27] ,\start_addr_reg_n_2_[26] }),
        .O({end_addr_carry__5_n_6,end_addr_carry__5_n_7,end_addr_carry__5_n_8,end_addr_carry__5_n_9}),
        .S({end_addr_carry__5_i_1__0_n_2,end_addr_carry__5_i_2__0_n_2,end_addr_carry__5_i_3__0_n_2,end_addr_carry__5_i_4__0_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_1__0
       (.I0(\start_addr_reg_n_2_[29] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__5_i_1__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_2__0
       (.I0(\start_addr_reg_n_2_[28] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__5_i_2__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_3__0
       (.I0(\start_addr_reg_n_2_[27] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__5_i_3__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_4__0
       (.I0(\start_addr_reg_n_2_[26] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__5_i_4__0_n_2));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__6
       (.CI(end_addr_carry__5_n_2),
        .CO({NLW_end_addr_carry__6_CO_UNCONNECTED[3:1],end_addr_carry__6_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\start_addr_reg_n_2_[30] }),
        .O({NLW_end_addr_carry__6_O_UNCONNECTED[3:2],end_addr_carry__6_n_8,end_addr_carry__6_n_9}),
        .S({1'b0,1'b0,end_addr_carry__6_i_1__0_n_2,end_addr_carry__6_i_2__0_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_1__0
       (.I0(\start_addr_reg_n_2_[31] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__6_i_1__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_2__0
       (.I0(\start_addr_reg_n_2_[30] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__6_i_2__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_1__0
       (.I0(\start_addr_reg_n_2_[5] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry_i_1__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_2__0
       (.I0(\start_addr_reg_n_2_[4] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry_i_2__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_3__0
       (.I0(\start_addr_reg_n_2_[3] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry_i_3__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_4__0
       (.I0(\start_addr_reg_n_2_[2] ),
        .I1(\align_len_reg_n_2_[2] ),
        .O(end_addr_carry_i_4__0_n_2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_gmem_m_axi_fifo__parameterized1_0 fifo_rctl
       (.CO(last_sect),
        .Q(p_1_in),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(fifo_rctl_n_2),
        .ap_rst_n_1(fifo_rctl_n_8),
        .ap_rst_n_2(fifo_rctl_n_9),
        .beat_valid(beat_valid),
        .\could_multi_bursts.last_loop__10 (\could_multi_bursts.last_loop__10 ),
        .\could_multi_bursts.sect_handling_reg (\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .\could_multi_bursts.sect_handling_reg_0 (\could_multi_bursts.sect_handling_reg_n_2 ),
        .empty_n_reg_0(data_pack),
        .empty_n_reg_1(\bus_equal_gen.rdata_valid_t_reg_n_2 ),
        .fifo_rreq_valid(fifo_rreq_valid),
        .full_n_reg_0(fifo_rctl_n_10),
        .full_n_reg_1(fifo_rctl_n_11),
        .full_n_reg_2(fifo_rctl_n_12),
        .full_n_reg_3(fifo_rctl_n_13),
        .full_n_reg_4(fifo_rctl_n_14),
        .invalid_len_event(invalid_len_event),
        .invalid_len_event_reg2(invalid_len_event_reg2),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .p_20_in(p_20_in),
        .p_21_in(p_21_in),
        .pop0(pop0),
        .rdata_ack_t(rdata_ack_t),
        .rreq_handling_reg(fifo_rctl_n_6),
        .rreq_handling_reg_0(fifo_rctl_n_7),
        .rreq_handling_reg_1(rreq_handling_reg_n_2),
        .rreq_handling_reg_2(fifo_rreq_valid_buf_reg_n_2),
        .\sect_addr_buf_reg[2] (first_sect));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_gmem_m_axi_fifo__parameterized0_1 fifo_rreq
       (.CO(last_sect),
        .D({fifo_rreq_n_5,fifo_rreq_n_6,fifo_rreq_n_7,fifo_rreq_n_8,fifo_rreq_n_9,fifo_rreq_n_10,fifo_rreq_n_11,fifo_rreq_n_12,fifo_rreq_n_13,fifo_rreq_n_14,fifo_rreq_n_15,fifo_rreq_n_16,fifo_rreq_n_17,fifo_rreq_n_18,fifo_rreq_n_19,fifo_rreq_n_20,fifo_rreq_n_21,fifo_rreq_n_22,fifo_rreq_n_23,fifo_rreq_n_24}),
        .E(align_len),
        .O({sect_cnt0_carry_n_6,sect_cnt0_carry_n_7,sect_cnt0_carry_n_8,sect_cnt0_carry_n_9}),
        .Q(rs2f_rreq_valid),
        .S(zero_len_event0__0),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\could_multi_bursts.arlen_buf[3]_i_3_0 (\could_multi_bursts.loop_cnt_reg__0 ),
        .\could_multi_bursts.arlen_buf[3]_i_3_1 ({\sect_len_buf_reg_n_2_[9] ,\sect_len_buf_reg_n_2_[8] ,\sect_len_buf_reg_n_2_[7] ,\sect_len_buf_reg_n_2_[6] ,\sect_len_buf_reg_n_2_[5] ,\sect_len_buf_reg_n_2_[4] }),
        .\could_multi_bursts.last_loop__10 (\could_multi_bursts.last_loop__10 ),
        .empty_n_reg_0(fifo_rreq_n_60),
        .\end_addr_buf_reg[31] (fifo_rreq_valid_buf_reg_n_2),
        .fifo_rreq_valid(fifo_rreq_valid),
        .next_rreq(next_rreq),
        .p_21_in(p_21_in),
        .pop0(pop0),
        .\q_reg[29]_0 (rs2f_rreq_data),
        .\q_reg[32]_0 ({fifo_rreq_data,fifo_rreq_n_28,fifo_rreq_n_29,fifo_rreq_n_30,fifo_rreq_n_31,fifo_rreq_n_32,fifo_rreq_n_33,fifo_rreq_n_34,fifo_rreq_n_35,fifo_rreq_n_36,fifo_rreq_n_37,fifo_rreq_n_38,fifo_rreq_n_39,fifo_rreq_n_40,fifo_rreq_n_41,fifo_rreq_n_42,fifo_rreq_n_43,fifo_rreq_n_44,fifo_rreq_n_45,fifo_rreq_n_46,fifo_rreq_n_47,fifo_rreq_n_48,fifo_rreq_n_49,fifo_rreq_n_50,fifo_rreq_n_51,fifo_rreq_n_52,fifo_rreq_n_53,fifo_rreq_n_54,fifo_rreq_n_55,fifo_rreq_n_56,fifo_rreq_n_57}),
        .rreq_handling_reg(fifo_rreq_n_59),
        .rs2f_rreq_ack(rs2f_rreq_ack),
        .\sect_cnt_reg[0] (\sect_cnt_reg_n_2_[0] ),
        .\sect_cnt_reg[12] ({sect_cnt0_carry__1_n_6,sect_cnt0_carry__1_n_7,sect_cnt0_carry__1_n_8,sect_cnt0_carry__1_n_9}),
        .\sect_cnt_reg[16] ({sect_cnt0_carry__2_n_6,sect_cnt0_carry__2_n_7,sect_cnt0_carry__2_n_8,sect_cnt0_carry__2_n_9}),
        .\sect_cnt_reg[19] ({\start_addr_reg_n_2_[31] ,\start_addr_reg_n_2_[30] ,\start_addr_reg_n_2_[29] ,\start_addr_reg_n_2_[28] ,\start_addr_reg_n_2_[27] ,\start_addr_reg_n_2_[26] ,\start_addr_reg_n_2_[25] ,\start_addr_reg_n_2_[24] ,\start_addr_reg_n_2_[23] ,\start_addr_reg_n_2_[22] ,\start_addr_reg_n_2_[21] ,\start_addr_reg_n_2_[20] ,\start_addr_reg_n_2_[19] ,\start_addr_reg_n_2_[18] ,\start_addr_reg_n_2_[17] ,\start_addr_reg_n_2_[16] ,\start_addr_reg_n_2_[15] ,\start_addr_reg_n_2_[14] ,\start_addr_reg_n_2_[13] ,\start_addr_reg_n_2_[12] }),
        .\sect_cnt_reg[19]_0 ({sect_cnt0_carry__3_n_7,sect_cnt0_carry__3_n_8,sect_cnt0_carry__3_n_9}),
        .\sect_cnt_reg[8] ({sect_cnt0_carry__0_n_6,sect_cnt0_carry__0_n_7,sect_cnt0_carry__0_n_8,sect_cnt0_carry__0_n_9}),
        .\start_addr_reg[2] (rreq_handling_reg_n_2));
  FDRE fifo_rreq_valid_buf_reg
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_valid),
        .Q(fifo_rreq_valid_buf_reg_n_2),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry
       (.CI(1'b0),
        .CO({first_sect_carry_n_2,first_sect_carry_n_3,first_sect_carry_n_4,first_sect_carry_n_5}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[3:0]),
        .S({first_sect_carry_i_1__0_n_2,first_sect_carry_i_2__0_n_2,first_sect_carry_i_3__0_n_2,first_sect_carry_i_4__0_n_2}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry__0
       (.CI(first_sect_carry_n_2),
        .CO({NLW_first_sect_carry__0_CO_UNCONNECTED[3],first_sect,first_sect_carry__0_n_4,first_sect_carry__0_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,first_sect_carry__0_i_1__0_n_2,first_sect_carry__0_i_2__0_n_2,first_sect_carry__0_i_3__0_n_2}));
  LUT4 #(
    .INIT(16'h9009)) 
    first_sect_carry__0_i_1__0
       (.I0(\sect_cnt_reg_n_2_[18] ),
        .I1(\start_addr_buf_reg_n_2_[30] ),
        .I2(\sect_cnt_reg_n_2_[19] ),
        .I3(\start_addr_buf_reg_n_2_[31] ),
        .O(first_sect_carry__0_i_1__0_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_2__0
       (.I0(\sect_cnt_reg_n_2_[15] ),
        .I1(\start_addr_buf_reg_n_2_[27] ),
        .I2(\start_addr_buf_reg_n_2_[29] ),
        .I3(\sect_cnt_reg_n_2_[17] ),
        .I4(\start_addr_buf_reg_n_2_[28] ),
        .I5(\sect_cnt_reg_n_2_[16] ),
        .O(first_sect_carry__0_i_2__0_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_3__0
       (.I0(\sect_cnt_reg_n_2_[12] ),
        .I1(\start_addr_buf_reg_n_2_[24] ),
        .I2(\start_addr_buf_reg_n_2_[26] ),
        .I3(\sect_cnt_reg_n_2_[14] ),
        .I4(\start_addr_buf_reg_n_2_[25] ),
        .I5(\sect_cnt_reg_n_2_[13] ),
        .O(first_sect_carry__0_i_3__0_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_1__0
       (.I0(\sect_cnt_reg_n_2_[9] ),
        .I1(\start_addr_buf_reg_n_2_[21] ),
        .I2(\start_addr_buf_reg_n_2_[23] ),
        .I3(\sect_cnt_reg_n_2_[11] ),
        .I4(\start_addr_buf_reg_n_2_[22] ),
        .I5(\sect_cnt_reg_n_2_[10] ),
        .O(first_sect_carry_i_1__0_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_2__0
       (.I0(\sect_cnt_reg_n_2_[6] ),
        .I1(\start_addr_buf_reg_n_2_[18] ),
        .I2(\start_addr_buf_reg_n_2_[20] ),
        .I3(\sect_cnt_reg_n_2_[8] ),
        .I4(\start_addr_buf_reg_n_2_[19] ),
        .I5(\sect_cnt_reg_n_2_[7] ),
        .O(first_sect_carry_i_2__0_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_3__0
       (.I0(\sect_cnt_reg_n_2_[3] ),
        .I1(\start_addr_buf_reg_n_2_[15] ),
        .I2(\start_addr_buf_reg_n_2_[17] ),
        .I3(\sect_cnt_reg_n_2_[5] ),
        .I4(\start_addr_buf_reg_n_2_[16] ),
        .I5(\sect_cnt_reg_n_2_[4] ),
        .O(first_sect_carry_i_3__0_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_4__0
       (.I0(\sect_cnt_reg_n_2_[0] ),
        .I1(\start_addr_buf_reg_n_2_[12] ),
        .I2(\start_addr_buf_reg_n_2_[14] ),
        .I3(\sect_cnt_reg_n_2_[2] ),
        .I4(\start_addr_buf_reg_n_2_[13] ),
        .I5(\sect_cnt_reg_n_2_[1] ),
        .O(first_sect_carry_i_4__0_n_2));
  FDRE invalid_len_event_reg
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_60),
        .Q(invalid_len_event),
        .R(SR));
  FDRE invalid_len_event_reg1_reg
       (.C(ap_clk),
        .CE(next_rreq),
        .D(invalid_len_event),
        .Q(invalid_len_event_reg1_reg_n_2),
        .R(SR));
  FDRE invalid_len_event_reg2_reg
       (.C(ap_clk),
        .CE(p_21_in),
        .D(invalid_len_event_reg1_reg_n_2),
        .Q(invalid_len_event_reg2),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry
       (.CI(1'b0),
        .CO({last_sect_carry_n_2,last_sect_carry_n_3,last_sect_carry_n_4,last_sect_carry_n_5}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[3:0]),
        .S({last_sect_carry_i_1__0_n_2,last_sect_carry_i_2__0_n_2,last_sect_carry_i_3__0_n_2,last_sect_carry_i_4__0_n_2}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry__0
       (.CI(last_sect_carry_n_2),
        .CO({NLW_last_sect_carry__0_CO_UNCONNECTED[3],last_sect,last_sect_carry__0_n_4,last_sect_carry__0_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,last_sect_carry__0_i_1__0_n_2,last_sect_carry__0_i_2__0_n_2,last_sect_carry__0_i_3__0_n_2}));
  LUT4 #(
    .INIT(16'h9009)) 
    last_sect_carry__0_i_1__0
       (.I0(\sect_cnt_reg_n_2_[18] ),
        .I1(\end_addr_buf_reg_n_2_[30] ),
        .I2(\sect_cnt_reg_n_2_[19] ),
        .I3(\end_addr_buf_reg_n_2_[31] ),
        .O(last_sect_carry__0_i_1__0_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_2__0
       (.I0(\sect_cnt_reg_n_2_[15] ),
        .I1(\end_addr_buf_reg_n_2_[27] ),
        .I2(\end_addr_buf_reg_n_2_[29] ),
        .I3(\sect_cnt_reg_n_2_[17] ),
        .I4(\end_addr_buf_reg_n_2_[28] ),
        .I5(\sect_cnt_reg_n_2_[16] ),
        .O(last_sect_carry__0_i_2__0_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_3__0
       (.I0(\sect_cnt_reg_n_2_[12] ),
        .I1(\end_addr_buf_reg_n_2_[24] ),
        .I2(\end_addr_buf_reg_n_2_[26] ),
        .I3(\sect_cnt_reg_n_2_[14] ),
        .I4(\end_addr_buf_reg_n_2_[25] ),
        .I5(\sect_cnt_reg_n_2_[13] ),
        .O(last_sect_carry__0_i_3__0_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_1__0
       (.I0(\sect_cnt_reg_n_2_[9] ),
        .I1(\end_addr_buf_reg_n_2_[21] ),
        .I2(\end_addr_buf_reg_n_2_[23] ),
        .I3(\sect_cnt_reg_n_2_[11] ),
        .I4(\end_addr_buf_reg_n_2_[22] ),
        .I5(\sect_cnt_reg_n_2_[10] ),
        .O(last_sect_carry_i_1__0_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2__0
       (.I0(\sect_cnt_reg_n_2_[6] ),
        .I1(\end_addr_buf_reg_n_2_[18] ),
        .I2(\end_addr_buf_reg_n_2_[20] ),
        .I3(\sect_cnt_reg_n_2_[8] ),
        .I4(\end_addr_buf_reg_n_2_[19] ),
        .I5(\sect_cnt_reg_n_2_[7] ),
        .O(last_sect_carry_i_2__0_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3__0
       (.I0(\sect_cnt_reg_n_2_[3] ),
        .I1(\end_addr_buf_reg_n_2_[15] ),
        .I2(\end_addr_buf_reg_n_2_[17] ),
        .I3(\sect_cnt_reg_n_2_[5] ),
        .I4(\end_addr_buf_reg_n_2_[16] ),
        .I5(\sect_cnt_reg_n_2_[4] ),
        .O(last_sect_carry_i_3__0_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4__0
       (.I0(\sect_cnt_reg_n_2_[0] ),
        .I1(\end_addr_buf_reg_n_2_[12] ),
        .I2(\end_addr_buf_reg_n_2_[14] ),
        .I3(\sect_cnt_reg_n_2_[2] ),
        .I4(\end_addr_buf_reg_n_2_[13] ),
        .I5(\sect_cnt_reg_n_2_[1] ),
        .O(last_sect_carry_i_4__0_n_2));
  FDRE rreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_6),
        .Q(rreq_handling_reg_n_2),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_gmem_m_axi_reg_slice__parameterized0 rs_rdata
       (.A(A),
        .B(B),
        .D({rs_rdata_n_20,rs_rdata_n_21,rs_rdata_n_22,rs_rdata_n_23,rs_rdata_n_24,rs_rdata_n_25,rs_rdata_n_26,rs_rdata_n_27,rs_rdata_n_28,rs_rdata_n_29,rs_rdata_n_30,rs_rdata_n_31,rs_rdata_n_32,rs_rdata_n_33,rs_rdata_n_34,rs_rdata_n_35,rs_rdata_n_36,rs_rdata_n_37,rs_rdata_n_38,rs_rdata_n_39,rs_rdata_n_40,rs_rdata_n_41,rs_rdata_n_42,rs_rdata_n_43,rs_rdata_n_44,rs_rdata_n_45,rs_rdata_n_46,rs_rdata_n_47,rs_rdata_n_48,rs_rdata_n_49}),
        .E(E),
        .Q(\state_reg[0]_0 ),
        .SR(SR),
        .WEBWE(WEBWE),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .\ap_CS_fsm_reg[4] (\ap_CS_fsm_reg[4]_0 ),
        .\ap_CS_fsm_reg[4]_0 (\ap_CS_fsm_reg[4]_1 ),
        .\ap_CS_fsm_reg[5] (\ap_CS_fsm_reg[5] ),
        .\ap_CS_fsm_reg[5]_0 (\ap_CS_fsm_reg[5]_0 ),
        .\ap_CS_fsm_reg[6] (\ap_CS_fsm_reg[6] ),
        .\ap_CS_fsm_reg[6]_0 (\ap_CS_fsm_reg[6]_0 ),
        .\ap_CS_fsm_reg[7] (rs_rdata_n_18),
        .\ap_CS_fsm_reg[7]_0 (\ap_CS_fsm_reg[7] ),
        .\ap_CS_fsm_reg[7]_1 (\ap_CS_fsm_reg[7]_0 ),
        .\ap_CS_fsm_reg[7]_2 (\ap_CS_fsm_reg[7]_1 ),
        .\ap_CS_fsm_reg[8] (\ap_CS_fsm_reg[9] [8:1]),
        .ap_clk(ap_clk),
        .ap_condition_pp0_exit_iter0_state2(ap_condition_pp0_exit_iter0_state2),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter0_reg_0(ap_enable_reg_pp0_iter0_reg_0),
        .ap_enable_reg_pp0_iter0_reg_1(ap_enable_reg_pp0_iter0_reg_3),
        .ap_enable_reg_pp0_iter0_reg_2(ap_enable_reg_pp0_iter0_reg_1),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg(rs_rdata_n_92),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1_reg_0),
        .ap_reg_ioackin_gmem_AWREADY(ap_reg_ioackin_gmem_AWREADY),
        .ap_reg_ioackin_gmem_AWREADY_reg(ap_reg_ioackin_gmem_AWREADY_reg),
        .ap_reg_ioackin_gmem_AWREADY_reg_0(rs_rdata_n_51),
        .ap_reg_ioackin_gmem_AWREADY_reg_1(ap_reg_ioackin_gmem_AWREADY_reg_0),
        .ap_reg_ioackin_gmem_AWREADY_reg_2(ap_reg_ioackin_gmem_AWREADY_reg_1),
        .ap_reg_ioackin_gmem_WREADY(ap_reg_ioackin_gmem_WREADY),
        .ap_reg_ioackin_gmem_WREADY_reg(ap_reg_ioackin_gmem_WREADY_reg),
        .ap_reg_ioackin_gmem_WREADY_reg_0(ap_reg_ioackin_gmem_WREADY_reg_0),
        .ap_rst_n(ap_rst_n),
        .\data_p2_reg[0]_0 (\data_p2_reg[0] ),
        .\data_p2_reg[0]_1 (\data_p2_reg[0]_0 ),
        .\data_p2_reg[29]_0 (\data_p2_reg[29] ),
        .\data_p2_reg[29]_1 (\data_p2_reg[29]_0 ),
        .\data_p2_reg[29]_2 (\data_p2_reg[29]_1 ),
        .\data_p2_reg[29]_3 (\data_p2_reg[29]_2 ),
        .\data_p2_reg[29]_4 (\data_p2_reg[29]_3 ),
        .\data_p2_reg[29]_5 (\data_p2_reg[29]_4 ),
        .\data_p2_reg[29]_6 (\data_p2_reg[29]_5 ),
        .\data_p2_reg[29]_7 (\data_p2_reg[29]_6 ),
        .\data_p2_reg[29]_8 (\data_p2_reg[29]_7 ),
        .\data_p2_reg[29]_9 (\data_p2_reg[29]_8 ),
        .\data_p2_reg[31]_0 (\bus_equal_gen.data_buf ),
        .empty_n_reg(\ap_CS_fsm_reg[1]_0 [5:2]),
        .\exitcond_flatten_reg_653_pp0_iter1_reg_reg[0] (\exitcond_flatten_reg_653_pp0_iter1_reg_reg[0] ),
        .\exitcond_flatten_reg_653_pp0_iter1_reg_reg[0]_0 (\exitcond_flatten_reg_653_pp0_iter1_reg_reg[0]_0 ),
        .\exitcond_flatten_reg_653_pp0_iter2_reg_reg[0] (\exitcond_flatten_reg_653_pp0_iter2_reg_reg[0] ),
        .\exitcond_flatten_reg_653_reg[0] (\exitcond_flatten_reg_653_reg[0] ),
        .\exitcond_flatten_reg_653_reg[0]_0 (\exitcond_flatten_reg_653_reg[0]_0 ),
        .\exitcond_flatten_reg_653_reg[0]_1 (\i_reg_253_reg[0] ),
        .gmem_ARREADY(gmem_ARREADY),
        .gmem_ARVALID(gmem_ARVALID),
        .gmem_AWREADY(gmem_AWREADY),
        .gmem_AWVALID(gmem_AWVALID),
        .gmem_BVALID(gmem_BVALID),
        .gmem_RREADY(gmem_RREADY),
        .gmem_WREADY(gmem_WREADY),
        .j_1_reg_762(j_1_reg_762),
        .\j_1_reg_762_reg[0] (\j_1_reg_762_reg[0] ),
        .\j_mid2_reg_662_reg[0] (\j_mid2_reg_662_reg[0] ),
        .\j_mid2_reg_662_reg[0]_0 (\j_mid2_reg_662_reg[0]_0 ),
        .\j_mid2_reg_662_reg[0]_1 (\j_mid2_reg_662_reg[0]_1 ),
        .\j_mid2_reg_662_reg[0]_2 (\j_mid2_reg_662_reg[0]_2 ),
        .\j_mid2_reg_662_reg[0]_3 (\j_mid2_reg_662_reg[0]_3 ),
        .\j_mid2_reg_662_reg[1] (\j_mid2_reg_662_reg[1] ),
        .\j_mid2_reg_662_reg[1]_0 (\j_mid2_reg_662_reg[1]_0 ),
        .\j_mid2_reg_662_reg[2] (\j_mid2_reg_662_reg[2] ),
        .\j_mid2_reg_662_reg[2]_0 (\j_mid2_reg_662_reg[2]_0 ),
        .\j_mid2_reg_662_reg[2]_1 (\j_mid2_reg_662_reg[2]_1 ),
        .\j_mid2_reg_662_reg[2]_2 (\j_mid2_reg_662_reg[2]_2 ),
        .\j_mid2_reg_662_reg[2]_3 (\j_mid2_reg_662_reg[2]_3 ),
        .load_p1(load_p1),
        .\out6_sum_reg_828_reg[29] (ap_reg_ioackin_gmem_ARREADY_reg_0),
        .rdata_ack_t(rdata_ack_t),
        .s_ready_t_reg_0(load_p2),
        .s_ready_t_reg_1(ap_block_pp0_stage3_11001),
        .s_ready_t_reg_2(\bus_equal_gen.rdata_valid_t_reg_n_2 ),
        .\state_reg[0]_0 (\state_reg[0] ),
        .tmp_mid2_v_reg_670(tmp_mid2_v_reg_670),
        .\tmp_mid2_v_reg_670_reg[1] (\tmp_mid2_v_reg_670_reg[1] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_gmem_m_axi_reg_slice_2 rs_rreq
       (.D({rs_rdata_n_20,rs_rdata_n_21,rs_rdata_n_22,rs_rdata_n_23,rs_rdata_n_24,rs_rdata_n_25,rs_rdata_n_26,rs_rdata_n_27,rs_rdata_n_28,rs_rdata_n_29,rs_rdata_n_30,rs_rdata_n_31,rs_rdata_n_32,rs_rdata_n_33,rs_rdata_n_34,rs_rdata_n_35,rs_rdata_n_36,rs_rdata_n_37,rs_rdata_n_38,rs_rdata_n_39,rs_rdata_n_40,rs_rdata_n_41,rs_rdata_n_42,rs_rdata_n_43,rs_rdata_n_44,rs_rdata_n_45,rs_rdata_n_46,rs_rdata_n_47,rs_rdata_n_48,rs_rdata_n_49}),
        .E(load_p2),
        .\FSM_sequential_state[1]_i_2 (ap_enable_reg_pp0_iter1_reg_0),
        .I_RREADY1(I_RREADY1),
        .Q(\state_reg[0]_0 ),
        .SR(SR),
        .\ap_CS_fsm_reg[1] ({\ap_CS_fsm_reg[1]_0 [6],\ap_CS_fsm_reg[1]_0 [1:0]}),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm_reg[1]_1 ),
        .\ap_CS_fsm_reg[2] (rs_rdata_n_51),
        .\ap_CS_fsm_reg[4] (\ap_CS_fsm_reg[4] ),
        .\ap_CS_fsm_reg[8] (\ap_CS_fsm_reg[8] ),
        .\ap_CS_fsm_reg[9] (\ap_CS_fsm_reg[9] ),
        .\ap_CS_fsm_reg[9]_0 (\ap_CS_fsm_reg[9]_0 ),
        .\ap_CS_fsm_reg[9]_1 (rs_rdata_n_92),
        .ap_block_pp0_stage3_11001(ap_block_pp0_stage3_11001),
        .ap_clk(ap_clk),
        .ap_condition_pp0_exit_iter0_state2(ap_condition_pp0_exit_iter0_state2),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg_2),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1_reg_1),
        .ap_reg_ioackin_gmem_ARREADY_i_2_0(\exitcond_flatten_reg_653_pp0_iter2_reg_reg[0] ),
        .ap_reg_ioackin_gmem_ARREADY_reg(ap_reg_ioackin_gmem_ARREADY_reg),
        .ap_reg_ioackin_gmem_ARREADY_reg_0(ap_reg_ioackin_gmem_ARREADY_reg_0),
        .ap_reg_ioackin_gmem_ARREADY_reg_1(ap_reg_ioackin_gmem_ARREADY_reg_1),
        .ap_reg_ioackin_gmem_ARREADY_reg_2(rs_rdata_n_18),
        .ap_reg_ioackin_gmem_ARREADY_reg_3(\data_p2_reg[29] ),
        .ap_reg_ioackin_gmem_ARREADY_reg_4(ap_enable_reg_pp0_iter0_reg_1),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .\data_p1_reg[29]_0 (rs2f_rreq_data),
        .gmem_ARREADY(gmem_ARREADY),
        .gmem_ARVALID(gmem_ARVALID),
        .\i_reg_253_reg[0] (\i_reg_253_reg[0] ),
        .rs2f_rreq_ack(rs2f_rreq_ack),
        .\state_reg[0]_0 (rs2f_rreq_valid));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_2_[10] ),
        .O(\sect_addr_buf[10]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_2_[11] ),
        .O(\sect_addr_buf[11]_i_2__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1__0 
       (.I0(\start_addr_buf_reg_n_2_[12] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[0] ),
        .O(\sect_addr_buf[12]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1__0 
       (.I0(\start_addr_buf_reg_n_2_[13] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[1] ),
        .O(\sect_addr_buf[13]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1__0 
       (.I0(\start_addr_buf_reg_n_2_[14] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[2] ),
        .O(\sect_addr_buf[14]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1__0 
       (.I0(\start_addr_buf_reg_n_2_[15] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[3] ),
        .O(\sect_addr_buf[15]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1__0 
       (.I0(\start_addr_buf_reg_n_2_[16] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[4] ),
        .O(\sect_addr_buf[16]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1__0 
       (.I0(\start_addr_buf_reg_n_2_[17] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[5] ),
        .O(\sect_addr_buf[17]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1__0 
       (.I0(\start_addr_buf_reg_n_2_[18] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[6] ),
        .O(\sect_addr_buf[18]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1__0 
       (.I0(\start_addr_buf_reg_n_2_[19] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[7] ),
        .O(\sect_addr_buf[19]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1__0 
       (.I0(\start_addr_buf_reg_n_2_[20] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[8] ),
        .O(\sect_addr_buf[20]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1__0 
       (.I0(\start_addr_buf_reg_n_2_[21] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[9] ),
        .O(\sect_addr_buf[21]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1__0 
       (.I0(\start_addr_buf_reg_n_2_[22] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[10] ),
        .O(\sect_addr_buf[22]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1__0 
       (.I0(\start_addr_buf_reg_n_2_[23] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[11] ),
        .O(\sect_addr_buf[23]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1__0 
       (.I0(\start_addr_buf_reg_n_2_[24] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[12] ),
        .O(\sect_addr_buf[24]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1__0 
       (.I0(\start_addr_buf_reg_n_2_[25] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[13] ),
        .O(\sect_addr_buf[25]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1__0 
       (.I0(\start_addr_buf_reg_n_2_[26] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[14] ),
        .O(\sect_addr_buf[26]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1__0 
       (.I0(\start_addr_buf_reg_n_2_[27] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[15] ),
        .O(\sect_addr_buf[27]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1__0 
       (.I0(\start_addr_buf_reg_n_2_[28] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[16] ),
        .O(\sect_addr_buf[28]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1__0 
       (.I0(\start_addr_buf_reg_n_2_[29] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[17] ),
        .O(\sect_addr_buf[29]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_2_[2] ),
        .O(\sect_addr_buf[2]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1__0 
       (.I0(\start_addr_buf_reg_n_2_[30] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[18] ),
        .O(\sect_addr_buf[30]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1__0 
       (.I0(\start_addr_buf_reg_n_2_[31] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[19] ),
        .O(\sect_addr_buf[31]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_2_[3] ),
        .O(\sect_addr_buf[3]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_2_[4] ),
        .O(\sect_addr_buf[4]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_2_[5] ),
        .O(\sect_addr_buf[5]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_2_[6] ),
        .O(\sect_addr_buf[6]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_2_[7] ),
        .O(\sect_addr_buf[7]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_2_[8] ),
        .O(\sect_addr_buf[8]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_2_[9] ),
        .O(\sect_addr_buf[9]_i_1__0_n_2 ));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[10]_i_1__0_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[10] ),
        .R(fifo_rctl_n_8));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[11]_i_2__0_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[11] ),
        .R(fifo_rctl_n_8));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[12]_i_1__0_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[12] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[13]_i_1__0_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[13] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[14]_i_1__0_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[14] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[15]_i_1__0_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[15] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[16]_i_1__0_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[16] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[17]_i_1__0_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[17] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[18]_i_1__0_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[18] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[19]_i_1__0_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[19] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[20]_i_1__0_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[20] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[21]_i_1__0_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[21] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[22]_i_1__0_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[22] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[23]_i_1__0_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[23] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[24]_i_1__0_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[24] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[25]_i_1__0_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[25] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[26]_i_1__0_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[26] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[27]_i_1__0_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[27] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[28]_i_1__0_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[28] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[29]_i_1__0_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[29] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[2]_i_1__0_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[2] ),
        .R(fifo_rctl_n_8));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[30]_i_1__0_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[30] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[31]_i_1__0_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[31] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[3]_i_1__0_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[3] ),
        .R(fifo_rctl_n_8));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[4]_i_1__0_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[4] ),
        .R(fifo_rctl_n_8));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[5]_i_1__0_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[5] ),
        .R(fifo_rctl_n_8));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[6]_i_1__0_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[6] ),
        .R(fifo_rctl_n_8));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[7]_i_1__0_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[7] ),
        .R(fifo_rctl_n_8));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[8]_i_1__0_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[8] ),
        .R(fifo_rctl_n_8));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[9]_i_1__0_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[9] ),
        .R(fifo_rctl_n_8));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry
       (.CI(1'b0),
        .CO({sect_cnt0_carry_n_2,sect_cnt0_carry_n_3,sect_cnt0_carry_n_4,sect_cnt0_carry_n_5}),
        .CYINIT(\sect_cnt_reg_n_2_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({sect_cnt0_carry_n_6,sect_cnt0_carry_n_7,sect_cnt0_carry_n_8,sect_cnt0_carry_n_9}),
        .S({\sect_cnt_reg_n_2_[4] ,\sect_cnt_reg_n_2_[3] ,\sect_cnt_reg_n_2_[2] ,\sect_cnt_reg_n_2_[1] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_2),
        .CO({sect_cnt0_carry__0_n_2,sect_cnt0_carry__0_n_3,sect_cnt0_carry__0_n_4,sect_cnt0_carry__0_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({sect_cnt0_carry__0_n_6,sect_cnt0_carry__0_n_7,sect_cnt0_carry__0_n_8,sect_cnt0_carry__0_n_9}),
        .S({\sect_cnt_reg_n_2_[8] ,\sect_cnt_reg_n_2_[7] ,\sect_cnt_reg_n_2_[6] ,\sect_cnt_reg_n_2_[5] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_2),
        .CO({sect_cnt0_carry__1_n_2,sect_cnt0_carry__1_n_3,sect_cnt0_carry__1_n_4,sect_cnt0_carry__1_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({sect_cnt0_carry__1_n_6,sect_cnt0_carry__1_n_7,sect_cnt0_carry__1_n_8,sect_cnt0_carry__1_n_9}),
        .S({\sect_cnt_reg_n_2_[12] ,\sect_cnt_reg_n_2_[11] ,\sect_cnt_reg_n_2_[10] ,\sect_cnt_reg_n_2_[9] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_2),
        .CO({sect_cnt0_carry__2_n_2,sect_cnt0_carry__2_n_3,sect_cnt0_carry__2_n_4,sect_cnt0_carry__2_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({sect_cnt0_carry__2_n_6,sect_cnt0_carry__2_n_7,sect_cnt0_carry__2_n_8,sect_cnt0_carry__2_n_9}),
        .S({\sect_cnt_reg_n_2_[16] ,\sect_cnt_reg_n_2_[15] ,\sect_cnt_reg_n_2_[14] ,\sect_cnt_reg_n_2_[13] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_2),
        .CO({NLW_sect_cnt0_carry__3_CO_UNCONNECTED[3:2],sect_cnt0_carry__3_n_4,sect_cnt0_carry__3_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__3_O_UNCONNECTED[3],sect_cnt0_carry__3_n_7,sect_cnt0_carry__3_n_8,sect_cnt0_carry__3_n_9}),
        .S({1'b0,\sect_cnt_reg_n_2_[19] ,\sect_cnt_reg_n_2_[18] ,\sect_cnt_reg_n_2_[17] }));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_59),
        .D(fifo_rreq_n_24),
        .Q(\sect_cnt_reg_n_2_[0] ),
        .R(SR));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_59),
        .D(fifo_rreq_n_14),
        .Q(\sect_cnt_reg_n_2_[10] ),
        .R(SR));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_59),
        .D(fifo_rreq_n_13),
        .Q(\sect_cnt_reg_n_2_[11] ),
        .R(SR));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_59),
        .D(fifo_rreq_n_12),
        .Q(\sect_cnt_reg_n_2_[12] ),
        .R(SR));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_59),
        .D(fifo_rreq_n_11),
        .Q(\sect_cnt_reg_n_2_[13] ),
        .R(SR));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_59),
        .D(fifo_rreq_n_10),
        .Q(\sect_cnt_reg_n_2_[14] ),
        .R(SR));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_59),
        .D(fifo_rreq_n_9),
        .Q(\sect_cnt_reg_n_2_[15] ),
        .R(SR));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_59),
        .D(fifo_rreq_n_8),
        .Q(\sect_cnt_reg_n_2_[16] ),
        .R(SR));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_59),
        .D(fifo_rreq_n_7),
        .Q(\sect_cnt_reg_n_2_[17] ),
        .R(SR));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_59),
        .D(fifo_rreq_n_6),
        .Q(\sect_cnt_reg_n_2_[18] ),
        .R(SR));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_59),
        .D(fifo_rreq_n_5),
        .Q(\sect_cnt_reg_n_2_[19] ),
        .R(SR));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_59),
        .D(fifo_rreq_n_23),
        .Q(\sect_cnt_reg_n_2_[1] ),
        .R(SR));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_59),
        .D(fifo_rreq_n_22),
        .Q(\sect_cnt_reg_n_2_[2] ),
        .R(SR));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_59),
        .D(fifo_rreq_n_21),
        .Q(\sect_cnt_reg_n_2_[3] ),
        .R(SR));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_59),
        .D(fifo_rreq_n_20),
        .Q(\sect_cnt_reg_n_2_[4] ),
        .R(SR));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_59),
        .D(fifo_rreq_n_19),
        .Q(\sect_cnt_reg_n_2_[5] ),
        .R(SR));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_59),
        .D(fifo_rreq_n_18),
        .Q(\sect_cnt_reg_n_2_[6] ),
        .R(SR));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_59),
        .D(fifo_rreq_n_17),
        .Q(\sect_cnt_reg_n_2_[7] ),
        .R(SR));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_59),
        .D(fifo_rreq_n_16),
        .Q(\sect_cnt_reg_n_2_[8] ),
        .R(SR));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_59),
        .D(fifo_rreq_n_15),
        .Q(\sect_cnt_reg_n_2_[9] ),
        .R(SR));
  LUT5 #(
    .INIT(32'hF0AA33FF)) 
    \sect_len_buf[0]_i_1 
       (.I0(\end_addr_buf_reg_n_2_[2] ),
        .I1(\start_addr_buf_reg_n_2_[2] ),
        .I2(\beat_len_buf_reg_n_2_[0] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[0]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hF0AA33FF)) 
    \sect_len_buf[1]_i_1 
       (.I0(\end_addr_buf_reg_n_2_[3] ),
        .I1(\start_addr_buf_reg_n_2_[3] ),
        .I2(\beat_len_buf_reg_n_2_[9] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[1]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hF0AA33FF)) 
    \sect_len_buf[2]_i_1 
       (.I0(\end_addr_buf_reg_n_2_[4] ),
        .I1(\start_addr_buf_reg_n_2_[4] ),
        .I2(\beat_len_buf_reg_n_2_[9] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[2]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hF0AA33FF)) 
    \sect_len_buf[3]_i_1 
       (.I0(\end_addr_buf_reg_n_2_[5] ),
        .I1(\start_addr_buf_reg_n_2_[5] ),
        .I2(\beat_len_buf_reg_n_2_[9] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[3]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hF0AA33FF)) 
    \sect_len_buf[4]_i_1 
       (.I0(\end_addr_buf_reg_n_2_[6] ),
        .I1(\start_addr_buf_reg_n_2_[6] ),
        .I2(\beat_len_buf_reg_n_2_[9] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[4]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hF0AA33FF)) 
    \sect_len_buf[5]_i_1 
       (.I0(\end_addr_buf_reg_n_2_[7] ),
        .I1(\start_addr_buf_reg_n_2_[7] ),
        .I2(\beat_len_buf_reg_n_2_[9] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[5]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hF0AA33FF)) 
    \sect_len_buf[6]_i_1 
       (.I0(\end_addr_buf_reg_n_2_[8] ),
        .I1(\start_addr_buf_reg_n_2_[8] ),
        .I2(\beat_len_buf_reg_n_2_[9] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[6]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hF0AA33FF)) 
    \sect_len_buf[7]_i_1 
       (.I0(\end_addr_buf_reg_n_2_[9] ),
        .I1(\start_addr_buf_reg_n_2_[9] ),
        .I2(\beat_len_buf_reg_n_2_[9] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[7]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hF0AA33FF)) 
    \sect_len_buf[8]_i_1 
       (.I0(\end_addr_buf_reg_n_2_[10] ),
        .I1(\start_addr_buf_reg_n_2_[10] ),
        .I2(\beat_len_buf_reg_n_2_[9] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[8]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hF0AA33FF)) 
    \sect_len_buf[9]_i_2 
       (.I0(\end_addr_buf_reg_n_2_[11] ),
        .I1(\start_addr_buf_reg_n_2_[11] ),
        .I2(\beat_len_buf_reg_n_2_[9] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[9]_i_2_n_2 ));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_len_buf[0]_i_1_n_2 ),
        .Q(p_1_in[0]),
        .R(SR));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_len_buf[1]_i_1_n_2 ),
        .Q(p_1_in[1]),
        .R(SR));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_len_buf[2]_i_1_n_2 ),
        .Q(p_1_in[2]),
        .R(SR));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_len_buf[3]_i_1_n_2 ),
        .Q(p_1_in[3]),
        .R(SR));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_len_buf[4]_i_1_n_2 ),
        .Q(\sect_len_buf_reg_n_2_[4] ),
        .R(SR));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_len_buf[5]_i_1_n_2 ),
        .Q(\sect_len_buf_reg_n_2_[5] ),
        .R(SR));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_len_buf[6]_i_1_n_2 ),
        .Q(\sect_len_buf_reg_n_2_[6] ),
        .R(SR));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_len_buf[7]_i_1_n_2 ),
        .Q(\sect_len_buf_reg_n_2_[7] ),
        .R(SR));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_len_buf[8]_i_1_n_2 ),
        .Q(\sect_len_buf_reg_n_2_[8] ),
        .R(SR));
  FDRE \sect_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_len_buf[9]_i_2_n_2 ),
        .Q(\sect_len_buf_reg_n_2_[9] ),
        .R(SR));
  FDRE \start_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[10] ),
        .Q(\start_addr_buf_reg_n_2_[10] ),
        .R(SR));
  FDRE \start_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[11] ),
        .Q(\start_addr_buf_reg_n_2_[11] ),
        .R(SR));
  FDRE \start_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[12] ),
        .Q(\start_addr_buf_reg_n_2_[12] ),
        .R(SR));
  FDRE \start_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[13] ),
        .Q(\start_addr_buf_reg_n_2_[13] ),
        .R(SR));
  FDRE \start_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[14] ),
        .Q(\start_addr_buf_reg_n_2_[14] ),
        .R(SR));
  FDRE \start_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[15] ),
        .Q(\start_addr_buf_reg_n_2_[15] ),
        .R(SR));
  FDRE \start_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[16] ),
        .Q(\start_addr_buf_reg_n_2_[16] ),
        .R(SR));
  FDRE \start_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[17] ),
        .Q(\start_addr_buf_reg_n_2_[17] ),
        .R(SR));
  FDRE \start_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[18] ),
        .Q(\start_addr_buf_reg_n_2_[18] ),
        .R(SR));
  FDRE \start_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[19] ),
        .Q(\start_addr_buf_reg_n_2_[19] ),
        .R(SR));
  FDRE \start_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[20] ),
        .Q(\start_addr_buf_reg_n_2_[20] ),
        .R(SR));
  FDRE \start_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[21] ),
        .Q(\start_addr_buf_reg_n_2_[21] ),
        .R(SR));
  FDRE \start_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[22] ),
        .Q(\start_addr_buf_reg_n_2_[22] ),
        .R(SR));
  FDRE \start_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[23] ),
        .Q(\start_addr_buf_reg_n_2_[23] ),
        .R(SR));
  FDRE \start_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[24] ),
        .Q(\start_addr_buf_reg_n_2_[24] ),
        .R(SR));
  FDRE \start_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[25] ),
        .Q(\start_addr_buf_reg_n_2_[25] ),
        .R(SR));
  FDRE \start_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[26] ),
        .Q(\start_addr_buf_reg_n_2_[26] ),
        .R(SR));
  FDRE \start_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[27] ),
        .Q(\start_addr_buf_reg_n_2_[27] ),
        .R(SR));
  FDRE \start_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[28] ),
        .Q(\start_addr_buf_reg_n_2_[28] ),
        .R(SR));
  FDRE \start_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[29] ),
        .Q(\start_addr_buf_reg_n_2_[29] ),
        .R(SR));
  FDRE \start_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[2] ),
        .Q(\start_addr_buf_reg_n_2_[2] ),
        .R(SR));
  FDRE \start_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[30] ),
        .Q(\start_addr_buf_reg_n_2_[30] ),
        .R(SR));
  FDRE \start_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[31] ),
        .Q(\start_addr_buf_reg_n_2_[31] ),
        .R(SR));
  FDRE \start_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[3] ),
        .Q(\start_addr_buf_reg_n_2_[3] ),
        .R(SR));
  FDRE \start_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[4] ),
        .Q(\start_addr_buf_reg_n_2_[4] ),
        .R(SR));
  FDRE \start_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[5] ),
        .Q(\start_addr_buf_reg_n_2_[5] ),
        .R(SR));
  FDRE \start_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[6] ),
        .Q(\start_addr_buf_reg_n_2_[6] ),
        .R(SR));
  FDRE \start_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[7] ),
        .Q(\start_addr_buf_reg_n_2_[7] ),
        .R(SR));
  FDRE \start_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[8] ),
        .Q(\start_addr_buf_reg_n_2_[8] ),
        .R(SR));
  FDRE \start_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[9] ),
        .Q(\start_addr_buf_reg_n_2_[9] ),
        .R(SR));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_49),
        .Q(\start_addr_reg_n_2_[10] ),
        .R(SR));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_48),
        .Q(\start_addr_reg_n_2_[11] ),
        .R(SR));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_47),
        .Q(\start_addr_reg_n_2_[12] ),
        .R(SR));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_46),
        .Q(\start_addr_reg_n_2_[13] ),
        .R(SR));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_45),
        .Q(\start_addr_reg_n_2_[14] ),
        .R(SR));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_44),
        .Q(\start_addr_reg_n_2_[15] ),
        .R(SR));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_43),
        .Q(\start_addr_reg_n_2_[16] ),
        .R(SR));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_42),
        .Q(\start_addr_reg_n_2_[17] ),
        .R(SR));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_41),
        .Q(\start_addr_reg_n_2_[18] ),
        .R(SR));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_40),
        .Q(\start_addr_reg_n_2_[19] ),
        .R(SR));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_39),
        .Q(\start_addr_reg_n_2_[20] ),
        .R(SR));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_38),
        .Q(\start_addr_reg_n_2_[21] ),
        .R(SR));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_37),
        .Q(\start_addr_reg_n_2_[22] ),
        .R(SR));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_36),
        .Q(\start_addr_reg_n_2_[23] ),
        .R(SR));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_35),
        .Q(\start_addr_reg_n_2_[24] ),
        .R(SR));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_34),
        .Q(\start_addr_reg_n_2_[25] ),
        .R(SR));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_33),
        .Q(\start_addr_reg_n_2_[26] ),
        .R(SR));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_32),
        .Q(\start_addr_reg_n_2_[27] ),
        .R(SR));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_31),
        .Q(\start_addr_reg_n_2_[28] ),
        .R(SR));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_30),
        .Q(\start_addr_reg_n_2_[29] ),
        .R(SR));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_57),
        .Q(\start_addr_reg_n_2_[2] ),
        .R(SR));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_29),
        .Q(\start_addr_reg_n_2_[30] ),
        .R(SR));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_28),
        .Q(\start_addr_reg_n_2_[31] ),
        .R(SR));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_56),
        .Q(\start_addr_reg_n_2_[3] ),
        .R(SR));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_55),
        .Q(\start_addr_reg_n_2_[4] ),
        .R(SR));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_54),
        .Q(\start_addr_reg_n_2_[5] ),
        .R(SR));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_53),
        .Q(\start_addr_reg_n_2_[6] ),
        .R(SR));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_52),
        .Q(\start_addr_reg_n_2_[7] ),
        .R(SR));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_51),
        .Q(\start_addr_reg_n_2_[8] ),
        .R(SR));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_50),
        .Q(\start_addr_reg_n_2_[9] ),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_gmem_m_axi_reg_slice
   (s_ready_t_reg_0,
    Q,
    gmem_RREADY,
    ap_reg_ioackin_gmem_WREADY_reg,
    \exitcond_flatten_reg_653_reg[0] ,
    \exitcond_flatten_reg_653_reg[0]_0 ,
    \exitcond_flatten_reg_653_pp0_iter1_reg_reg[0] ,
    \data_p1_reg[29]_0 ,
    \FSM_sequential_state_reg[1]_0 ,
    ap_clk,
    rs2f_wreq_ack,
    gmem_AWVALID,
    tmp_6_2_reg_813_reg__0,
    tmp_6_2_reg_813_reg__0_0,
    tmp_6_2_reg_813_reg__0_1,
    tmp_6_2_reg_813_reg__0_2,
    tmp_6_2_reg_813_reg__0_3,
    ap_block_pp0_stage3_11001,
    ap_reg_ioackin_gmem_WREADY,
    gmem_WREADY,
    \ap_CS_fsm_reg[3] ,
    \ap_CS_fsm_reg[3]_0 ,
    \B4_sum_reg_695_reg[29] ,
    ap_enable_reg_pp0_iter0,
    ap_reg_ioackin_gmem_ARREADY_reg,
    \data_p2_reg[29]_0 ,
    tmp_6_fu_580_p2,
    tmp_6_fu_580_p2_0,
    tmp_6_fu_580_p2_1,
    ap_reg_ioackin_gmem_AWREADY,
    \data_p2_reg[0]_0 );
  output s_ready_t_reg_0;
  output [0:0]Q;
  output gmem_RREADY;
  output [0:0]ap_reg_ioackin_gmem_WREADY_reg;
  output \exitcond_flatten_reg_653_reg[0] ;
  output [0:0]\exitcond_flatten_reg_653_reg[0]_0 ;
  output \exitcond_flatten_reg_653_pp0_iter1_reg_reg[0] ;
  output [29:0]\data_p1_reg[29]_0 ;
  input \FSM_sequential_state_reg[1]_0 ;
  input ap_clk;
  input rs2f_wreq_ack;
  input gmem_AWVALID;
  input tmp_6_2_reg_813_reg__0;
  input tmp_6_2_reg_813_reg__0_0;
  input tmp_6_2_reg_813_reg__0_1;
  input tmp_6_2_reg_813_reg__0_2;
  input tmp_6_2_reg_813_reg__0_3;
  input ap_block_pp0_stage3_11001;
  input ap_reg_ioackin_gmem_WREADY;
  input gmem_WREADY;
  input \ap_CS_fsm_reg[3] ;
  input [1:0]\ap_CS_fsm_reg[3]_0 ;
  input \B4_sum_reg_695_reg[29] ;
  input ap_enable_reg_pp0_iter0;
  input ap_reg_ioackin_gmem_ARREADY_reg;
  input [29:0]\data_p2_reg[29]_0 ;
  input tmp_6_fu_580_p2;
  input tmp_6_fu_580_p2_0;
  input tmp_6_fu_580_p2_1;
  input ap_reg_ioackin_gmem_AWREADY;
  input [0:0]\data_p2_reg[0]_0 ;

  wire \B4_sum_reg_695_reg[29] ;
  wire \FSM_sequential_state_reg[1]_0 ;
  wire [0:0]Q;
  wire \ap_CS_fsm[3]_i_2_n_2 ;
  wire \ap_CS_fsm_reg[3] ;
  wire [1:0]\ap_CS_fsm_reg[3]_0 ;
  wire ap_block_pp0_stage3_11001;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_reg_ioackin_gmem_ARREADY_reg;
  wire ap_reg_ioackin_gmem_AWREADY;
  wire ap_reg_ioackin_gmem_WREADY;
  wire [0:0]ap_reg_ioackin_gmem_WREADY_reg;
  wire \data_p1[0]_i_1__0_n_2 ;
  wire \data_p1[10]_i_1__0_n_2 ;
  wire \data_p1[11]_i_1__0_n_2 ;
  wire \data_p1[12]_i_1__0_n_2 ;
  wire \data_p1[13]_i_1__0_n_2 ;
  wire \data_p1[14]_i_1__0_n_2 ;
  wire \data_p1[15]_i_1__0_n_2 ;
  wire \data_p1[16]_i_1__0_n_2 ;
  wire \data_p1[17]_i_1__0_n_2 ;
  wire \data_p1[18]_i_1__0_n_2 ;
  wire \data_p1[19]_i_1__0_n_2 ;
  wire \data_p1[1]_i_1__0_n_2 ;
  wire \data_p1[20]_i_1__0_n_2 ;
  wire \data_p1[21]_i_1__0_n_2 ;
  wire \data_p1[22]_i_1__0_n_2 ;
  wire \data_p1[23]_i_1__0_n_2 ;
  wire \data_p1[24]_i_1__0_n_2 ;
  wire \data_p1[25]_i_1__0_n_2 ;
  wire \data_p1[26]_i_1__0_n_2 ;
  wire \data_p1[27]_i_1__0_n_2 ;
  wire \data_p1[28]_i_1__0_n_2 ;
  wire \data_p1[29]_i_2__0_n_2 ;
  wire \data_p1[2]_i_1__0_n_2 ;
  wire \data_p1[3]_i_1__0_n_2 ;
  wire \data_p1[4]_i_1__0_n_2 ;
  wire \data_p1[5]_i_1__0_n_2 ;
  wire \data_p1[6]_i_1__0_n_2 ;
  wire \data_p1[7]_i_1__0_n_2 ;
  wire \data_p1[8]_i_1__0_n_2 ;
  wire \data_p1[9]_i_1__0_n_2 ;
  wire [29:0]\data_p1_reg[29]_0 ;
  wire [29:0]data_p2;
  wire [0:0]\data_p2_reg[0]_0 ;
  wire [29:0]\data_p2_reg[29]_0 ;
  wire \exitcond_flatten_reg_653_pp0_iter1_reg_reg[0] ;
  wire \exitcond_flatten_reg_653_reg[0] ;
  wire [0:0]\exitcond_flatten_reg_653_reg[0]_0 ;
  wire gmem_AWVALID;
  wire gmem_RREADY;
  wire gmem_WREADY;
  wire load_p1;
  wire [1:0]next__0;
  wire rs2f_wreq_ack;
  wire s_ready_t_i_1_n_2;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1_n_2 ;
  wire \state[1]_i_1_n_2 ;
  wire [1:0]state__0;
  wire tmp_6_2_reg_813_reg__0;
  wire tmp_6_2_reg_813_reg__0_0;
  wire tmp_6_2_reg_813_reg__0_1;
  wire tmp_6_2_reg_813_reg__0_2;
  wire tmp_6_2_reg_813_reg__0_3;
  wire tmp_6_fu_580_p2;
  wire tmp_6_fu_580_p2_0;
  wire tmp_6_fu_580_p2_1;

  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \B4_sum_reg_695[29]_i_1 
       (.I0(\ap_CS_fsm[3]_i_2_n_2 ),
        .I1(\B4_sum_reg_695_reg[29] ),
        .O(\exitcond_flatten_reg_653_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h0602)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(rs2f_wreq_ack),
        .I3(gmem_AWVALID),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT5 #(
    .INIT(32'h4D184818)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(state__0[0]),
        .I1(rs2f_wreq_ack),
        .I2(state__0[1]),
        .I3(gmem_AWVALID),
        .I4(s_ready_t_reg_0),
        .O(next__0[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFF0F0F0E0)) 
    \FSM_sequential_state[1]_i_2 
       (.I0(\ap_CS_fsm[3]_i_2_n_2 ),
        .I1(tmp_6_2_reg_813_reg__0),
        .I2(tmp_6_2_reg_813_reg__0_0),
        .I3(tmp_6_2_reg_813_reg__0_1),
        .I4(tmp_6_2_reg_813_reg__0_2),
        .I5(tmp_6_2_reg_813_reg__0_3),
        .O(gmem_RREADY));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(\FSM_sequential_state_reg[1]_0 ));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(\FSM_sequential_state_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hEEEFEEEEAAAAAAAA)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(\ap_CS_fsm[3]_i_2_n_2 ),
        .I1(ap_block_pp0_stage3_11001),
        .I2(ap_reg_ioackin_gmem_WREADY),
        .I3(gmem_WREADY),
        .I4(\ap_CS_fsm_reg[3] ),
        .I5(\ap_CS_fsm_reg[3]_0 [1]),
        .O(ap_reg_ioackin_gmem_WREADY_reg));
  LUT6 #(
    .INIT(64'h00000000AAAAAA8A)) 
    \ap_CS_fsm[3]_i_2 
       (.I0(\ap_CS_fsm_reg[3]_0 [0]),
        .I1(tmp_6_fu_580_p2_0),
        .I2(tmp_6_fu_580_p2_1),
        .I3(s_ready_t_reg_0),
        .I4(ap_reg_ioackin_gmem_AWREADY),
        .I5(ap_block_pp0_stage3_11001),
        .O(\ap_CS_fsm[3]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT5 #(
    .INIT(32'hFFFF4440)) 
    ap_reg_ioackin_gmem_ARREADY_i_4
       (.I0(\B4_sum_reg_695_reg[29] ),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\ap_CS_fsm[3]_i_2_n_2 ),
        .I3(tmp_6_2_reg_813_reg__0),
        .I4(ap_reg_ioackin_gmem_ARREADY_reg),
        .O(\exitcond_flatten_reg_653_reg[0] ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[0]_i_1__0 
       (.I0(data_p2[0]),
        .I1(\data_p2_reg[29]_0 [0]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[0]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[10]_i_1__0 
       (.I0(data_p2[10]),
        .I1(\data_p2_reg[29]_0 [10]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[10]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[11]_i_1__0 
       (.I0(data_p2[11]),
        .I1(\data_p2_reg[29]_0 [11]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[11]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[12]_i_1__0 
       (.I0(data_p2[12]),
        .I1(\data_p2_reg[29]_0 [12]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[12]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[13]_i_1__0 
       (.I0(data_p2[13]),
        .I1(\data_p2_reg[29]_0 [13]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[13]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[14]_i_1__0 
       (.I0(data_p2[14]),
        .I1(\data_p2_reg[29]_0 [14]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[14]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[15]_i_1__0 
       (.I0(data_p2[15]),
        .I1(\data_p2_reg[29]_0 [15]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[15]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[16]_i_1__0 
       (.I0(data_p2[16]),
        .I1(\data_p2_reg[29]_0 [16]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[16]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[17]_i_1__0 
       (.I0(data_p2[17]),
        .I1(\data_p2_reg[29]_0 [17]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[17]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[18]_i_1__0 
       (.I0(data_p2[18]),
        .I1(\data_p2_reg[29]_0 [18]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[18]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[19]_i_1__0 
       (.I0(data_p2[19]),
        .I1(\data_p2_reg[29]_0 [19]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[19]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[1]_i_1__0 
       (.I0(data_p2[1]),
        .I1(\data_p2_reg[29]_0 [1]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[1]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[20]_i_1__0 
       (.I0(data_p2[20]),
        .I1(\data_p2_reg[29]_0 [20]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[20]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[21]_i_1__0 
       (.I0(data_p2[21]),
        .I1(\data_p2_reg[29]_0 [21]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[21]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[22]_i_1__0 
       (.I0(data_p2[22]),
        .I1(\data_p2_reg[29]_0 [22]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[22]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[23]_i_1__0 
       (.I0(data_p2[23]),
        .I1(\data_p2_reg[29]_0 [23]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[23]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[24]_i_1__0 
       (.I0(data_p2[24]),
        .I1(\data_p2_reg[29]_0 [24]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[24]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[25]_i_1__0 
       (.I0(data_p2[25]),
        .I1(\data_p2_reg[29]_0 [25]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[25]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[26]_i_1__0 
       (.I0(data_p2[26]),
        .I1(\data_p2_reg[29]_0 [26]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[26]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[27]_i_1__0 
       (.I0(data_p2[27]),
        .I1(\data_p2_reg[29]_0 [27]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[27]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[28]_i_1__0 
       (.I0(data_p2[28]),
        .I1(\data_p2_reg[29]_0 [28]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[28]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'h7210)) 
    \data_p1[29]_i_1__0 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(gmem_AWVALID),
        .I3(rs2f_wreq_ack),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[29]_i_2__0 
       (.I0(data_p2[29]),
        .I1(\data_p2_reg[29]_0 [29]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[29]_i_2__0_n_2 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[2]_i_1__0 
       (.I0(data_p2[2]),
        .I1(\data_p2_reg[29]_0 [2]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[2]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[3]_i_1__0 
       (.I0(data_p2[3]),
        .I1(\data_p2_reg[29]_0 [3]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[3]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[4]_i_1__0 
       (.I0(data_p2[4]),
        .I1(\data_p2_reg[29]_0 [4]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[4]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[5]_i_1__0 
       (.I0(data_p2[5]),
        .I1(\data_p2_reg[29]_0 [5]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[5]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[6]_i_1__0 
       (.I0(data_p2[6]),
        .I1(\data_p2_reg[29]_0 [6]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[6]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[7]_i_1__0 
       (.I0(data_p2[7]),
        .I1(\data_p2_reg[29]_0 [7]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[7]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[8]_i_1__0 
       (.I0(data_p2[8]),
        .I1(\data_p2_reg[29]_0 [8]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[8]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[9]_i_1__0 
       (.I0(data_p2[9]),
        .I1(\data_p2_reg[29]_0 [9]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[9]_i_1__0_n_2 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__0_n_2 ),
        .Q(\data_p1_reg[29]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__0_n_2 ),
        .Q(\data_p1_reg[29]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__0_n_2 ),
        .Q(\data_p1_reg[29]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__0_n_2 ),
        .Q(\data_p1_reg[29]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__0_n_2 ),
        .Q(\data_p1_reg[29]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__0_n_2 ),
        .Q(\data_p1_reg[29]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__0_n_2 ),
        .Q(\data_p1_reg[29]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__0_n_2 ),
        .Q(\data_p1_reg[29]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__0_n_2 ),
        .Q(\data_p1_reg[29]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__0_n_2 ),
        .Q(\data_p1_reg[29]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__0_n_2 ),
        .Q(\data_p1_reg[29]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__0_n_2 ),
        .Q(\data_p1_reg[29]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__0_n_2 ),
        .Q(\data_p1_reg[29]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__0_n_2 ),
        .Q(\data_p1_reg[29]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__0_n_2 ),
        .Q(\data_p1_reg[29]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__0_n_2 ),
        .Q(\data_p1_reg[29]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__0_n_2 ),
        .Q(\data_p1_reg[29]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__0_n_2 ),
        .Q(\data_p1_reg[29]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__0_n_2 ),
        .Q(\data_p1_reg[29]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__0_n_2 ),
        .Q(\data_p1_reg[29]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__0_n_2 ),
        .Q(\data_p1_reg[29]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_2__0_n_2 ),
        .Q(\data_p1_reg[29]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__0_n_2 ),
        .Q(\data_p1_reg[29]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__0_n_2 ),
        .Q(\data_p1_reg[29]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__0_n_2 ),
        .Q(\data_p1_reg[29]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__0_n_2 ),
        .Q(\data_p1_reg[29]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__0_n_2 ),
        .Q(\data_p1_reg[29]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__0_n_2 ),
        .Q(\data_p1_reg[29]_0 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__0_n_2 ),
        .Q(\data_p1_reg[29]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__0_n_2 ),
        .Q(\data_p1_reg[29]_0 [9]),
        .R(1'b0));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[29]_0 [0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[29]_0 [10]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[29]_0 [11]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[29]_0 [12]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[29]_0 [13]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[29]_0 [14]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[29]_0 [15]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[29]_0 [16]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[29]_0 [17]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[29]_0 [18]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[29]_0 [19]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[29]_0 [1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[29]_0 [20]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[29]_0 [21]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[29]_0 [22]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[29]_0 [23]),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[29]_0 [24]),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[29]_0 [25]),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[29]_0 [26]),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[29]_0 [27]),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[29]_0 [28]),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[29]_0 [29]),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[29]_0 [2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[29]_0 [3]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[29]_0 [4]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[29]_0 [5]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[29]_0 [6]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[29]_0 [7]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[29]_0 [8]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[29]_0 [9]),
        .Q(data_p2[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT5 #(
    .INIT(32'hF0FCD0FF)) 
    s_ready_t_i_1
       (.I0(gmem_AWVALID),
        .I1(rs2f_wreq_ack),
        .I2(s_ready_t_reg_0),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1_n_2));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1_n_2),
        .Q(s_ready_t_reg_0),
        .R(\FSM_sequential_state_reg[1]_0 ));
  LUT5 #(
    .INIT(32'hFC44CCCC)) 
    \state[0]_i_1 
       (.I0(rs2f_wreq_ack),
        .I1(Q),
        .I2(s_ready_t_reg_0),
        .I3(gmem_AWVALID),
        .I4(state),
        .O(\state[0]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hAEFF)) 
    \state[1]_i_1 
       (.I0(rs2f_wreq_ack),
        .I1(state),
        .I2(gmem_AWVALID),
        .I3(Q),
        .O(\state[1]_i_1_n_2 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_2 ),
        .Q(Q),
        .R(\FSM_sequential_state_reg[1]_0 ));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_2 ),
        .Q(state),
        .S(\FSM_sequential_state_reg[1]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_6_fu_580_p2_i_1
       (.I0(\ap_CS_fsm[3]_i_2_n_2 ),
        .I1(tmp_6_fu_580_p2),
        .O(\exitcond_flatten_reg_653_pp0_iter1_reg_reg[0] ));
endmodule

(* ORIG_REF_NAME = "matrixmul_gmem_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_gmem_m_axi_reg_slice_2
   (gmem_ARREADY,
    \ap_CS_fsm_reg[1] ,
    ap_enable_reg_pp0_iter1_reg,
    ap_reg_ioackin_gmem_ARREADY_reg,
    \ap_CS_fsm_reg[8] ,
    \ap_CS_fsm_reg[4] ,
    I_RREADY1,
    ap_enable_reg_pp0_iter0_reg,
    ap_enable_reg_pp0_iter1_reg_0,
    \state_reg[0]_0 ,
    \data_p1_reg[29]_0 ,
    SR,
    ap_clk,
    rs2f_rreq_ack,
    gmem_ARVALID,
    \ap_CS_fsm_reg[9] ,
    ap_start,
    \ap_CS_fsm_reg[1]_0 ,
    ap_reg_ioackin_gmem_ARREADY_reg_0,
    ap_rst_n,
    ap_reg_ioackin_gmem_ARREADY_reg_1,
    ap_reg_ioackin_gmem_ARREADY_reg_2,
    D,
    \i_reg_253_reg[0] ,
    ap_reg_ioackin_gmem_ARREADY_reg_3,
    ap_reg_ioackin_gmem_ARREADY_reg_4,
    \ap_CS_fsm_reg[2] ,
    ap_enable_reg_pp0_iter0,
    \FSM_sequential_state[1]_i_2 ,
    ap_block_pp0_stage3_11001,
    ap_enable_reg_pp0_iter1,
    Q,
    ap_reg_ioackin_gmem_ARREADY_i_2_0,
    \ap_CS_fsm_reg[9]_0 ,
    \ap_CS_fsm_reg[9]_1 ,
    ap_condition_pp0_exit_iter0_state2,
    E);
  output gmem_ARREADY;
  output [2:0]\ap_CS_fsm_reg[1] ;
  output ap_enable_reg_pp0_iter1_reg;
  output ap_reg_ioackin_gmem_ARREADY_reg;
  output \ap_CS_fsm_reg[8] ;
  output \ap_CS_fsm_reg[4] ;
  output I_RREADY1;
  output ap_enable_reg_pp0_iter0_reg;
  output ap_enable_reg_pp0_iter1_reg_0;
  output [0:0]\state_reg[0]_0 ;
  output [29:0]\data_p1_reg[29]_0 ;
  input [0:0]SR;
  input ap_clk;
  input rs2f_rreq_ack;
  input gmem_ARVALID;
  input [8:0]\ap_CS_fsm_reg[9] ;
  input ap_start;
  input \ap_CS_fsm_reg[1]_0 ;
  input ap_reg_ioackin_gmem_ARREADY_reg_0;
  input ap_rst_n;
  input ap_reg_ioackin_gmem_ARREADY_reg_1;
  input ap_reg_ioackin_gmem_ARREADY_reg_2;
  input [29:0]D;
  input \i_reg_253_reg[0] ;
  input ap_reg_ioackin_gmem_ARREADY_reg_3;
  input ap_reg_ioackin_gmem_ARREADY_reg_4;
  input \ap_CS_fsm_reg[2] ;
  input ap_enable_reg_pp0_iter0;
  input \FSM_sequential_state[1]_i_2 ;
  input ap_block_pp0_stage3_11001;
  input ap_enable_reg_pp0_iter1;
  input [0:0]Q;
  input ap_reg_ioackin_gmem_ARREADY_i_2_0;
  input \ap_CS_fsm_reg[9]_0 ;
  input \ap_CS_fsm_reg[9]_1 ;
  input ap_condition_pp0_exit_iter0_state2;
  input [0:0]E;

  wire [29:0]D;
  wire [0:0]E;
  wire \FSM_sequential_state[1]_i_2 ;
  wire I_RREADY1;
  wire [0:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm[9]_i_2_n_2 ;
  wire [2:0]\ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[4] ;
  wire \ap_CS_fsm_reg[8] ;
  wire [8:0]\ap_CS_fsm_reg[9] ;
  wire \ap_CS_fsm_reg[9]_0 ;
  wire \ap_CS_fsm_reg[9]_1 ;
  wire ap_block_pp0_stage3_11001;
  wire ap_clk;
  wire ap_condition_pp0_exit_iter0_state2;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_reg_ioackin_gmem_ARREADY_i_2_0;
  wire ap_reg_ioackin_gmem_ARREADY_i_2_n_2;
  wire ap_reg_ioackin_gmem_ARREADY_i_3_n_2;
  wire ap_reg_ioackin_gmem_ARREADY_i_6_n_2;
  wire ap_reg_ioackin_gmem_ARREADY_i_8_n_2;
  wire ap_reg_ioackin_gmem_ARREADY_reg;
  wire ap_reg_ioackin_gmem_ARREADY_reg_0;
  wire ap_reg_ioackin_gmem_ARREADY_reg_1;
  wire ap_reg_ioackin_gmem_ARREADY_reg_2;
  wire ap_reg_ioackin_gmem_ARREADY_reg_3;
  wire ap_reg_ioackin_gmem_ARREADY_reg_4;
  wire ap_rst_n;
  wire ap_start;
  wire \data_p1[0]_i_1_n_2 ;
  wire \data_p1[10]_i_1_n_2 ;
  wire \data_p1[11]_i_1_n_2 ;
  wire \data_p1[12]_i_1_n_2 ;
  wire \data_p1[13]_i_1_n_2 ;
  wire \data_p1[14]_i_1_n_2 ;
  wire \data_p1[15]_i_1_n_2 ;
  wire \data_p1[16]_i_1_n_2 ;
  wire \data_p1[17]_i_1_n_2 ;
  wire \data_p1[18]_i_1_n_2 ;
  wire \data_p1[19]_i_1_n_2 ;
  wire \data_p1[1]_i_1_n_2 ;
  wire \data_p1[20]_i_1_n_2 ;
  wire \data_p1[21]_i_1_n_2 ;
  wire \data_p1[22]_i_1_n_2 ;
  wire \data_p1[23]_i_1_n_2 ;
  wire \data_p1[24]_i_1_n_2 ;
  wire \data_p1[25]_i_1_n_2 ;
  wire \data_p1[26]_i_1_n_2 ;
  wire \data_p1[27]_i_1_n_2 ;
  wire \data_p1[28]_i_1_n_2 ;
  wire \data_p1[29]_i_2_n_2 ;
  wire \data_p1[2]_i_1_n_2 ;
  wire \data_p1[3]_i_1_n_2 ;
  wire \data_p1[4]_i_1_n_2 ;
  wire \data_p1[5]_i_1_n_2 ;
  wire \data_p1[6]_i_1_n_2 ;
  wire \data_p1[7]_i_1_n_2 ;
  wire \data_p1[8]_i_1_n_2 ;
  wire \data_p1[9]_i_1_n_2 ;
  wire [29:0]\data_p1_reg[29]_0 ;
  wire \data_p2_reg_n_2_[0] ;
  wire \data_p2_reg_n_2_[10] ;
  wire \data_p2_reg_n_2_[11] ;
  wire \data_p2_reg_n_2_[12] ;
  wire \data_p2_reg_n_2_[13] ;
  wire \data_p2_reg_n_2_[14] ;
  wire \data_p2_reg_n_2_[15] ;
  wire \data_p2_reg_n_2_[16] ;
  wire \data_p2_reg_n_2_[17] ;
  wire \data_p2_reg_n_2_[18] ;
  wire \data_p2_reg_n_2_[19] ;
  wire \data_p2_reg_n_2_[1] ;
  wire \data_p2_reg_n_2_[20] ;
  wire \data_p2_reg_n_2_[21] ;
  wire \data_p2_reg_n_2_[22] ;
  wire \data_p2_reg_n_2_[23] ;
  wire \data_p2_reg_n_2_[24] ;
  wire \data_p2_reg_n_2_[25] ;
  wire \data_p2_reg_n_2_[26] ;
  wire \data_p2_reg_n_2_[27] ;
  wire \data_p2_reg_n_2_[28] ;
  wire \data_p2_reg_n_2_[29] ;
  wire \data_p2_reg_n_2_[2] ;
  wire \data_p2_reg_n_2_[3] ;
  wire \data_p2_reg_n_2_[4] ;
  wire \data_p2_reg_n_2_[5] ;
  wire \data_p2_reg_n_2_[6] ;
  wire \data_p2_reg_n_2_[7] ;
  wire \data_p2_reg_n_2_[8] ;
  wire \data_p2_reg_n_2_[9] ;
  wire gmem_ARREADY;
  wire gmem_ARVALID;
  wire \i_reg_253_reg[0] ;
  wire load_p1;
  wire [1:0]next__0;
  wire p_38_in;
  wire rs2f_rreq_ack;
  wire s_ready_t_i_1__0_n_2;
  wire [1:1]state;
  wire \state[0]_i_1__1_n_2 ;
  wire \state[1]_i_1__1_n_2 ;
  wire [1:0]state__0;
  wire [0:0]\state_reg[0]_0 ;

  LUT4 #(
    .INIT(16'h0450)) 
    \FSM_sequential_state[0]_i_1__1 
       (.I0(rs2f_rreq_ack),
        .I1(gmem_ARVALID),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT5 #(
    .INIT(32'h4D184818)) 
    \FSM_sequential_state[1]_i_1__0 
       (.I0(state__0[0]),
        .I1(rs2f_rreq_ack),
        .I2(state__0[1]),
        .I3(gmem_ARVALID),
        .I4(gmem_ARREADY),
        .O(next__0[1]));
  LUT6 #(
    .INIT(64'hCCFCCCFCCCFCCCEC)) 
    \FSM_sequential_state[1]_i_5__0 
       (.I0(\ap_CS_fsm_reg[9] [4]),
        .I1(I_RREADY1),
        .I2(\FSM_sequential_state[1]_i_2 ),
        .I3(ap_block_pp0_stage3_11001),
        .I4(\ap_CS_fsm_reg[9] [5]),
        .I5(\ap_CS_fsm_reg[9] [6]),
        .O(\ap_CS_fsm_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_sequential_state[1]_i_8 
       (.I0(\ap_CS_fsm_reg[9] [8]),
        .I1(ap_enable_reg_pp0_iter0),
        .O(\ap_CS_fsm_reg[8] ));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF202020)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(\ap_CS_fsm_reg[9] [1]),
        .I1(\ap_CS_fsm[9]_i_2_n_2 ),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(ap_start),
        .I4(\ap_CS_fsm_reg[9] [0]),
        .I5(\ap_CS_fsm_reg[1]_0 ),
        .O(\ap_CS_fsm_reg[1] [0]));
  LUT5 #(
    .INIT(32'hFF101010)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(ap_enable_reg_pp0_iter1_reg),
        .I1(\ap_CS_fsm[9]_i_2_n_2 ),
        .I2(\ap_CS_fsm_reg[9] [1]),
        .I3(\ap_CS_fsm_reg[2] ),
        .I4(\ap_CS_fsm_reg[9] [2]),
        .O(\ap_CS_fsm_reg[1] [1]));
  LUT5 #(
    .INIT(32'h000200AA)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(gmem_ARREADY),
        .I2(ap_reg_ioackin_gmem_ARREADY_reg_0),
        .I3(\i_reg_253_reg[0] ),
        .I4(Q),
        .O(ap_enable_reg_pp0_iter1_reg));
  LUT5 #(
    .INIT(32'h88F88888)) 
    \ap_CS_fsm[9]_i_1 
       (.I0(\ap_CS_fsm[9]_i_2_n_2 ),
        .I1(\ap_CS_fsm_reg[9] [1]),
        .I2(\ap_CS_fsm_reg[9]_0 ),
        .I3(\ap_CS_fsm_reg[9]_1 ),
        .I4(\ap_CS_fsm_reg[9] [8]),
        .O(\ap_CS_fsm_reg[1] [2]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \ap_CS_fsm[9]_i_2 
       (.I0(ap_condition_pp0_exit_iter0_state2),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_enable_reg_pp0_iter1),
        .O(\ap_CS_fsm[9]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h000000000000FE00)) 
    ap_reg_ioackin_gmem_ARREADY_i_1
       (.I0(ap_reg_ioackin_gmem_ARREADY_reg_0),
        .I1(ap_reg_ioackin_gmem_ARREADY_i_2_n_2),
        .I2(ap_reg_ioackin_gmem_ARREADY_i_3_n_2),
        .I3(ap_rst_n),
        .I4(ap_reg_ioackin_gmem_ARREADY_reg_1),
        .I5(ap_reg_ioackin_gmem_ARREADY_reg_2),
        .O(ap_reg_ioackin_gmem_ARREADY_reg));
  LUT5 #(
    .INIT(32'hAAAAAEAA)) 
    ap_reg_ioackin_gmem_ARREADY_i_10
       (.I0(I_RREADY1),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_block_pp0_stage3_11001),
        .I3(\ap_CS_fsm_reg[9] [5]),
        .I4(\i_reg_253_reg[0] ),
        .O(ap_enable_reg_pp0_iter0_reg));
  LUT6 #(
    .INIT(64'hAFAFAAAAAFAEAAAA)) 
    ap_reg_ioackin_gmem_ARREADY_i_2
       (.I0(ap_reg_ioackin_gmem_ARREADY_i_6_n_2),
        .I1(\ap_CS_fsm_reg[9] [4]),
        .I2(\i_reg_253_reg[0] ),
        .I3(\ap_CS_fsm_reg[9] [6]),
        .I4(p_38_in),
        .I5(\ap_CS_fsm_reg[9] [7]),
        .O(ap_reg_ioackin_gmem_ARREADY_i_2_n_2));
  LUT6 #(
    .INIT(64'hBABABAAABAAABAAA)) 
    ap_reg_ioackin_gmem_ARREADY_i_3
       (.I0(ap_reg_ioackin_gmem_ARREADY_i_8_n_2),
        .I1(\i_reg_253_reg[0] ),
        .I2(gmem_ARREADY),
        .I3(ap_reg_ioackin_gmem_ARREADY_reg_3),
        .I4(\ap_CS_fsm_reg[9] [2]),
        .I5(ap_reg_ioackin_gmem_ARREADY_reg_4),
        .O(ap_reg_ioackin_gmem_ARREADY_i_3_n_2));
  LUT5 #(
    .INIT(32'h08000000)) 
    ap_reg_ioackin_gmem_ARREADY_i_6
       (.I0(gmem_ARREADY),
        .I1(\ap_CS_fsm_reg[9] [1]),
        .I2(\i_reg_253_reg[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(Q),
        .O(ap_reg_ioackin_gmem_ARREADY_i_6_n_2));
  LUT5 #(
    .INIT(32'hAA8A0000)) 
    ap_reg_ioackin_gmem_ARREADY_i_7
       (.I0(gmem_ARREADY),
        .I1(Q),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_reg_ioackin_gmem_ARREADY_i_2_0),
        .I4(ap_enable_reg_pp0_iter0),
        .O(p_38_in));
  LUT5 #(
    .INIT(32'h0E000000)) 
    ap_reg_ioackin_gmem_ARREADY_i_8
       (.I0(\ap_CS_fsm_reg[9] [3]),
        .I1(\ap_CS_fsm_reg[9] [5]),
        .I2(\i_reg_253_reg[0] ),
        .I3(gmem_ARREADY),
        .I4(ap_reg_ioackin_gmem_ARREADY_reg_4),
        .O(ap_reg_ioackin_gmem_ARREADY_i_8_n_2));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[0]_i_1 
       (.I0(\data_p2_reg_n_2_[0] ),
        .I1(D[0]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[0]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[10]_i_1 
       (.I0(\data_p2_reg_n_2_[10] ),
        .I1(D[10]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[10]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[11]_i_1 
       (.I0(\data_p2_reg_n_2_[11] ),
        .I1(D[11]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[11]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[12]_i_1 
       (.I0(\data_p2_reg_n_2_[12] ),
        .I1(D[12]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[12]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[13]_i_1 
       (.I0(\data_p2_reg_n_2_[13] ),
        .I1(D[13]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[13]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[14]_i_1 
       (.I0(\data_p2_reg_n_2_[14] ),
        .I1(D[14]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[14]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[15]_i_1 
       (.I0(\data_p2_reg_n_2_[15] ),
        .I1(D[15]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[15]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[16]_i_1 
       (.I0(\data_p2_reg_n_2_[16] ),
        .I1(D[16]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[16]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[17]_i_1 
       (.I0(\data_p2_reg_n_2_[17] ),
        .I1(D[17]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[17]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[18]_i_1 
       (.I0(\data_p2_reg_n_2_[18] ),
        .I1(D[18]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[18]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[19]_i_1 
       (.I0(\data_p2_reg_n_2_[19] ),
        .I1(D[19]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[19]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[1]_i_1 
       (.I0(\data_p2_reg_n_2_[1] ),
        .I1(D[1]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[1]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[20]_i_1 
       (.I0(\data_p2_reg_n_2_[20] ),
        .I1(D[20]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[20]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[21]_i_1 
       (.I0(\data_p2_reg_n_2_[21] ),
        .I1(D[21]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[21]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[22]_i_1 
       (.I0(\data_p2_reg_n_2_[22] ),
        .I1(D[22]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[22]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[23]_i_1 
       (.I0(\data_p2_reg_n_2_[23] ),
        .I1(D[23]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[23]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[24]_i_1 
       (.I0(\data_p2_reg_n_2_[24] ),
        .I1(D[24]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[24]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[25]_i_1 
       (.I0(\data_p2_reg_n_2_[25] ),
        .I1(D[25]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[25]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[26]_i_1 
       (.I0(\data_p2_reg_n_2_[26] ),
        .I1(D[26]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[26]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[27]_i_1 
       (.I0(\data_p2_reg_n_2_[27] ),
        .I1(D[27]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[27]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[28]_i_1 
       (.I0(\data_p2_reg_n_2_[28] ),
        .I1(D[28]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[28]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h7210)) 
    \data_p1[29]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(gmem_ARVALID),
        .I3(rs2f_rreq_ack),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[29]_i_2 
       (.I0(\data_p2_reg_n_2_[29] ),
        .I1(D[29]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[29]_i_2_n_2 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[2]_i_1 
       (.I0(\data_p2_reg_n_2_[2] ),
        .I1(D[2]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[2]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[3]_i_1 
       (.I0(\data_p2_reg_n_2_[3] ),
        .I1(D[3]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[3]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[4]_i_1 
       (.I0(\data_p2_reg_n_2_[4] ),
        .I1(D[4]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[4]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[5]_i_1 
       (.I0(\data_p2_reg_n_2_[5] ),
        .I1(D[5]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[5]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[6]_i_1 
       (.I0(\data_p2_reg_n_2_[6] ),
        .I1(D[6]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[6]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[7]_i_1 
       (.I0(\data_p2_reg_n_2_[7] ),
        .I1(D[7]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[7]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[8]_i_1 
       (.I0(\data_p2_reg_n_2_[8] ),
        .I1(D[8]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[8]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[9]_i_1 
       (.I0(\data_p2_reg_n_2_[9] ),
        .I1(D[9]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[9]_i_1_n_2 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1_n_2 ),
        .Q(\data_p1_reg[29]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1_n_2 ),
        .Q(\data_p1_reg[29]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1_n_2 ),
        .Q(\data_p1_reg[29]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1_n_2 ),
        .Q(\data_p1_reg[29]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1_n_2 ),
        .Q(\data_p1_reg[29]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1_n_2 ),
        .Q(\data_p1_reg[29]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1_n_2 ),
        .Q(\data_p1_reg[29]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1_n_2 ),
        .Q(\data_p1_reg[29]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1_n_2 ),
        .Q(\data_p1_reg[29]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1_n_2 ),
        .Q(\data_p1_reg[29]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1_n_2 ),
        .Q(\data_p1_reg[29]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1_n_2 ),
        .Q(\data_p1_reg[29]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1_n_2 ),
        .Q(\data_p1_reg[29]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1_n_2 ),
        .Q(\data_p1_reg[29]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1_n_2 ),
        .Q(\data_p1_reg[29]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1_n_2 ),
        .Q(\data_p1_reg[29]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1_n_2 ),
        .Q(\data_p1_reg[29]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1_n_2 ),
        .Q(\data_p1_reg[29]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1_n_2 ),
        .Q(\data_p1_reg[29]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1_n_2 ),
        .Q(\data_p1_reg[29]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1_n_2 ),
        .Q(\data_p1_reg[29]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_2_n_2 ),
        .Q(\data_p1_reg[29]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1_n_2 ),
        .Q(\data_p1_reg[29]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1_n_2 ),
        .Q(\data_p1_reg[29]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1_n_2 ),
        .Q(\data_p1_reg[29]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1_n_2 ),
        .Q(\data_p1_reg[29]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1_n_2 ),
        .Q(\data_p1_reg[29]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1_n_2 ),
        .Q(\data_p1_reg[29]_0 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1_n_2 ),
        .Q(\data_p1_reg[29]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1_n_2 ),
        .Q(\data_p1_reg[29]_0 [9]),
        .R(1'b0));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\data_p2_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(D[10]),
        .Q(\data_p2_reg_n_2_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(D[11]),
        .Q(\data_p2_reg_n_2_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(D[12]),
        .Q(\data_p2_reg_n_2_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(D[13]),
        .Q(\data_p2_reg_n_2_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(D[14]),
        .Q(\data_p2_reg_n_2_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(D[15]),
        .Q(\data_p2_reg_n_2_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(D[16]),
        .Q(\data_p2_reg_n_2_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(D[17]),
        .Q(\data_p2_reg_n_2_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(D[18]),
        .Q(\data_p2_reg_n_2_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(D[19]),
        .Q(\data_p2_reg_n_2_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\data_p2_reg_n_2_[1] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(D[20]),
        .Q(\data_p2_reg_n_2_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(D[21]),
        .Q(\data_p2_reg_n_2_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(D[22]),
        .Q(\data_p2_reg_n_2_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(D[23]),
        .Q(\data_p2_reg_n_2_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(D[24]),
        .Q(\data_p2_reg_n_2_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(D[25]),
        .Q(\data_p2_reg_n_2_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(D[26]),
        .Q(\data_p2_reg_n_2_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(D[27]),
        .Q(\data_p2_reg_n_2_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(D[28]),
        .Q(\data_p2_reg_n_2_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(D[29]),
        .Q(\data_p2_reg_n_2_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\data_p2_reg_n_2_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\data_p2_reg_n_2_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\data_p2_reg_n_2_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\data_p2_reg_n_2_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\data_p2_reg_n_2_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\data_p2_reg_n_2_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(\data_p2_reg_n_2_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[9]),
        .Q(\data_p2_reg_n_2_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h2020200000000000)) 
    \indvar_flatten_reg_242[3]_i_2 
       (.I0(\ap_CS_fsm_reg[9] [1]),
        .I1(\i_reg_253_reg[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(gmem_ARREADY),
        .I4(ap_reg_ioackin_gmem_ARREADY_reg_0),
        .I5(Q),
        .O(I_RREADY1));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT5 #(
    .INIT(32'hF0FCD0FF)) 
    s_ready_t_i_1__0
       (.I0(gmem_ARVALID),
        .I1(rs2f_rreq_ack),
        .I2(gmem_ARREADY),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1__0_n_2));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__0_n_2),
        .Q(gmem_ARREADY),
        .R(SR));
  LUT5 #(
    .INIT(32'hDDC0FF00)) 
    \state[0]_i_1__1 
       (.I0(rs2f_rreq_ack),
        .I1(gmem_ARVALID),
        .I2(gmem_ARREADY),
        .I3(\state_reg[0]_0 ),
        .I4(state),
        .O(\state[0]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hBAFF)) 
    \state[1]_i_1__1 
       (.I0(rs2f_rreq_ack),
        .I1(gmem_ARVALID),
        .I2(state),
        .I3(\state_reg[0]_0 ),
        .O(\state[1]_i_1__1_n_2 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__1_n_2 ),
        .Q(\state_reg[0]_0 ),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__1_n_2 ),
        .Q(state),
        .S(SR));
  LUT6 #(
    .INIT(64'h00000000FD550000)) 
    tmp_6_fu_580_p2_i_2
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(gmem_ARREADY),
        .I2(ap_reg_ioackin_gmem_ARREADY_reg_0),
        .I3(Q),
        .I4(\ap_CS_fsm_reg[9] [1]),
        .I5(\i_reg_253_reg[0] ),
        .O(ap_enable_reg_pp0_iter1_reg_0));
endmodule

(* ORIG_REF_NAME = "matrixmul_gmem_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_gmem_m_axi_reg_slice__parameterized0
   (rdata_ack_t,
    \j_mid2_reg_662_reg[2] ,
    \ap_CS_fsm_reg[1] ,
    \j_mid2_reg_662_reg[1] ,
    \j_mid2_reg_662_reg[0] ,
    \j_mid2_reg_662_reg[0]_0 ,
    \j_mid2_reg_662_reg[0]_1 ,
    \j_mid2_reg_662_reg[0]_2 ,
    ap_enable_reg_pp0_iter0_reg,
    ap_enable_reg_pp0_iter0_reg_0,
    E,
    \state_reg[0]_0 ,
    s_ready_t_reg_0,
    gmem_ARVALID,
    Q,
    load_p1,
    \ap_CS_fsm_reg[7] ,
    s_ready_t_reg_1,
    D,
    ap_reg_ioackin_gmem_AWREADY_reg,
    ap_reg_ioackin_gmem_AWREADY_reg_0,
    ap_reg_ioackin_gmem_WREADY_reg,
    ap_enable_reg_pp0_iter0_reg_1,
    A,
    B,
    empty_n_reg,
    gmem_AWVALID,
    WEBWE,
    ap_enable_reg_pp0_iter1_reg,
    ap_reg_ioackin_gmem_AWREADY_reg_1,
    \exitcond_flatten_reg_653_reg[0] ,
    \exitcond_flatten_reg_653_pp0_iter1_reg_reg[0] ,
    \exitcond_flatten_reg_653_reg[0]_0 ,
    \exitcond_flatten_reg_653_pp0_iter1_reg_reg[0]_0 ,
    \ap_CS_fsm_reg[6] ,
    \ap_CS_fsm_reg[6]_0 ,
    \ap_CS_fsm_reg[5] ,
    \ap_CS_fsm_reg[5]_0 ,
    \ap_CS_fsm_reg[4] ,
    \ap_CS_fsm_reg[4]_0 ,
    \ap_CS_fsm_reg[7]_0 ,
    \ap_CS_fsm_reg[7]_1 ,
    \ap_CS_fsm_reg[7]_2 ,
    ap_enable_reg_pp0_iter0_reg_2,
    ap_enable_reg_pp0_iter1_reg_0,
    SR,
    ap_clk,
    \j_mid2_reg_662_reg[2]_0 ,
    \j_mid2_reg_662_reg[2]_1 ,
    \j_mid2_reg_662_reg[2]_2 ,
    j_1_reg_762,
    \j_mid2_reg_662_reg[2]_3 ,
    \j_mid2_reg_662_reg[1]_0 ,
    \j_mid2_reg_662_reg[0]_3 ,
    \tmp_mid2_v_reg_670_reg[1] ,
    ap_enable_reg_pp0_iter0,
    ap_condition_pp0_exit_iter0_state2,
    tmp_mid2_v_reg_670,
    ap_reg_ioackin_gmem_AWREADY,
    \ap_CS_fsm_reg[8] ,
    \data_p2_reg[0]_0 ,
    \data_p2_reg[0]_1 ,
    gmem_AWREADY,
    gmem_ARREADY,
    gmem_RREADY,
    s_ready_t_reg_2,
    \exitcond_flatten_reg_653_reg[0]_1 ,
    gmem_BVALID,
    \j_1_reg_762_reg[0] ,
    \data_p2_reg[29]_0 ,
    \data_p2_reg[29]_1 ,
    \data_p2_reg[29]_2 ,
    \data_p2_reg[29]_3 ,
    ap_rst_n,
    ap_reg_ioackin_gmem_AWREADY_reg_2,
    ap_reg_ioackin_gmem_WREADY,
    gmem_WREADY,
    ap_reg_ioackin_gmem_WREADY_reg_0,
    \data_p2_reg[31]_0 ,
    \out6_sum_reg_828_reg[29] ,
    ap_enable_reg_pp0_iter1,
    \exitcond_flatten_reg_653_pp0_iter2_reg_reg[0] ,
    \data_p2_reg[29]_4 ,
    \data_p2_reg[29]_5 ,
    \data_p2_reg[29]_6 ,
    \data_p2_reg[29]_7 ,
    \data_p2_reg[29]_8 ,
    \data_p2_reg[29]_9 );
  output rdata_ack_t;
  output \j_mid2_reg_662_reg[2] ;
  output \ap_CS_fsm_reg[1] ;
  output \j_mid2_reg_662_reg[1] ;
  output \j_mid2_reg_662_reg[0] ;
  output \j_mid2_reg_662_reg[0]_0 ;
  output \j_mid2_reg_662_reg[0]_1 ;
  output \j_mid2_reg_662_reg[0]_2 ;
  output ap_enable_reg_pp0_iter0_reg;
  output ap_enable_reg_pp0_iter0_reg_0;
  output [0:0]E;
  output \state_reg[0]_0 ;
  output [0:0]s_ready_t_reg_0;
  output gmem_ARVALID;
  output [0:0]Q;
  output load_p1;
  output \ap_CS_fsm_reg[7] ;
  output s_ready_t_reg_1;
  output [29:0]D;
  output ap_reg_ioackin_gmem_AWREADY_reg;
  output ap_reg_ioackin_gmem_AWREADY_reg_0;
  output ap_reg_ioackin_gmem_WREADY_reg;
  output [0:0]ap_enable_reg_pp0_iter0_reg_1;
  output [16:0]A;
  output [14:0]B;
  output [3:0]empty_n_reg;
  output gmem_AWVALID;
  output [0:0]WEBWE;
  output ap_enable_reg_pp0_iter1_reg;
  output [0:0]ap_reg_ioackin_gmem_AWREADY_reg_1;
  output \exitcond_flatten_reg_653_reg[0] ;
  output \exitcond_flatten_reg_653_pp0_iter1_reg_reg[0] ;
  output \exitcond_flatten_reg_653_reg[0]_0 ;
  output [0:0]\exitcond_flatten_reg_653_pp0_iter1_reg_reg[0]_0 ;
  output [0:0]\ap_CS_fsm_reg[6] ;
  output \ap_CS_fsm_reg[6]_0 ;
  output [0:0]\ap_CS_fsm_reg[5] ;
  output [0:0]\ap_CS_fsm_reg[5]_0 ;
  output [0:0]\ap_CS_fsm_reg[4] ;
  output \ap_CS_fsm_reg[4]_0 ;
  output [0:0]\ap_CS_fsm_reg[7]_0 ;
  output [0:0]\ap_CS_fsm_reg[7]_1 ;
  output \ap_CS_fsm_reg[7]_2 ;
  output ap_enable_reg_pp0_iter0_reg_2;
  output ap_enable_reg_pp0_iter1_reg_0;
  input [0:0]SR;
  input ap_clk;
  input \j_mid2_reg_662_reg[2]_0 ;
  input [2:0]\j_mid2_reg_662_reg[2]_1 ;
  input \j_mid2_reg_662_reg[2]_2 ;
  input [2:0]j_1_reg_762;
  input \j_mid2_reg_662_reg[2]_3 ;
  input \j_mid2_reg_662_reg[1]_0 ;
  input \j_mid2_reg_662_reg[0]_3 ;
  input [1:0]\tmp_mid2_v_reg_670_reg[1] ;
  input ap_enable_reg_pp0_iter0;
  input ap_condition_pp0_exit_iter0_state2;
  input [1:0]tmp_mid2_v_reg_670;
  input ap_reg_ioackin_gmem_AWREADY;
  input [7:0]\ap_CS_fsm_reg[8] ;
  input \data_p2_reg[0]_0 ;
  input \data_p2_reg[0]_1 ;
  input gmem_AWREADY;
  input gmem_ARREADY;
  input gmem_RREADY;
  input s_ready_t_reg_2;
  input \exitcond_flatten_reg_653_reg[0]_1 ;
  input gmem_BVALID;
  input \j_1_reg_762_reg[0] ;
  input \data_p2_reg[29]_0 ;
  input [29:0]\data_p2_reg[29]_1 ;
  input [29:0]\data_p2_reg[29]_2 ;
  input \data_p2_reg[29]_3 ;
  input ap_rst_n;
  input ap_reg_ioackin_gmem_AWREADY_reg_2;
  input ap_reg_ioackin_gmem_WREADY;
  input gmem_WREADY;
  input ap_reg_ioackin_gmem_WREADY_reg_0;
  input [31:0]\data_p2_reg[31]_0 ;
  input \out6_sum_reg_828_reg[29] ;
  input ap_enable_reg_pp0_iter1;
  input \exitcond_flatten_reg_653_pp0_iter2_reg_reg[0] ;
  input [29:0]\data_p2_reg[29]_4 ;
  input [29:0]\data_p2_reg[29]_5 ;
  input [29:0]\data_p2_reg[29]_6 ;
  input [29:0]\data_p2_reg[29]_7 ;
  input [29:0]\data_p2_reg[29]_8 ;
  input [29:0]\data_p2_reg[29]_9 ;

  wire [16:0]A;
  wire [14:0]B;
  wire [29:0]D;
  wire [0:0]E;
  wire \FSM_sequential_state[1]_i_3_n_2 ;
  wire \FSM_sequential_state[1]_i_4_n_2 ;
  wire \FSM_sequential_state[1]_i_6_n_2 ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire \ap_CS_fsm_reg[1] ;
  wire [0:0]\ap_CS_fsm_reg[4] ;
  wire \ap_CS_fsm_reg[4]_0 ;
  wire [0:0]\ap_CS_fsm_reg[5] ;
  wire [0:0]\ap_CS_fsm_reg[5]_0 ;
  wire [0:0]\ap_CS_fsm_reg[6] ;
  wire \ap_CS_fsm_reg[6]_0 ;
  wire \ap_CS_fsm_reg[7] ;
  wire [0:0]\ap_CS_fsm_reg[7]_0 ;
  wire [0:0]\ap_CS_fsm_reg[7]_1 ;
  wire \ap_CS_fsm_reg[7]_2 ;
  wire [7:0]\ap_CS_fsm_reg[8] ;
  wire ap_clk;
  wire ap_condition_pp0_exit_iter0_state2;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter0_reg_0;
  wire [0:0]ap_enable_reg_pp0_iter0_reg_1;
  wire ap_enable_reg_pp0_iter0_reg_2;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_reg_ioackin_gmem_ARREADY740_out;
  wire ap_reg_ioackin_gmem_ARREADY_i_11_n_2;
  wire ap_reg_ioackin_gmem_AWREADY;
  wire ap_reg_ioackin_gmem_AWREADY_reg;
  wire ap_reg_ioackin_gmem_AWREADY_reg_0;
  wire [0:0]ap_reg_ioackin_gmem_AWREADY_reg_1;
  wire ap_reg_ioackin_gmem_AWREADY_reg_2;
  wire ap_reg_ioackin_gmem_WREADY;
  wire ap_reg_ioackin_gmem_WREADY_i_3_n_2;
  wire ap_reg_ioackin_gmem_WREADY_reg;
  wire ap_reg_ioackin_gmem_WREADY_reg_0;
  wire ap_rst_n;
  wire \data_p2[0]_i_2_n_2 ;
  wire \data_p2[0]_i_3_n_2 ;
  wire \data_p2[10]_i_2_n_2 ;
  wire \data_p2[10]_i_3_n_2 ;
  wire \data_p2[11]_i_2_n_2 ;
  wire \data_p2[11]_i_3_n_2 ;
  wire \data_p2[12]_i_2_n_2 ;
  wire \data_p2[12]_i_3_n_2 ;
  wire \data_p2[13]_i_2_n_2 ;
  wire \data_p2[13]_i_3_n_2 ;
  wire \data_p2[14]_i_2_n_2 ;
  wire \data_p2[14]_i_3_n_2 ;
  wire \data_p2[15]_i_2_n_2 ;
  wire \data_p2[15]_i_3_n_2 ;
  wire \data_p2[16]_i_2_n_2 ;
  wire \data_p2[16]_i_3_n_2 ;
  wire \data_p2[17]_i_2_n_2 ;
  wire \data_p2[17]_i_3_n_2 ;
  wire \data_p2[18]_i_2_n_2 ;
  wire \data_p2[18]_i_3_n_2 ;
  wire \data_p2[19]_i_2_n_2 ;
  wire \data_p2[19]_i_3_n_2 ;
  wire \data_p2[1]_i_2_n_2 ;
  wire \data_p2[1]_i_3_n_2 ;
  wire \data_p2[20]_i_2_n_2 ;
  wire \data_p2[20]_i_3_n_2 ;
  wire \data_p2[21]_i_2_n_2 ;
  wire \data_p2[21]_i_3_n_2 ;
  wire \data_p2[22]_i_2_n_2 ;
  wire \data_p2[22]_i_3_n_2 ;
  wire \data_p2[23]_i_2_n_2 ;
  wire \data_p2[23]_i_3_n_2 ;
  wire \data_p2[24]_i_2_n_2 ;
  wire \data_p2[24]_i_3_n_2 ;
  wire \data_p2[25]_i_2_n_2 ;
  wire \data_p2[25]_i_3_n_2 ;
  wire \data_p2[26]_i_2_n_2 ;
  wire \data_p2[26]_i_3_n_2 ;
  wire \data_p2[27]_i_2_n_2 ;
  wire \data_p2[27]_i_3_n_2 ;
  wire \data_p2[28]_i_2_n_2 ;
  wire \data_p2[28]_i_3_n_2 ;
  wire \data_p2[29]_i_10_n_2 ;
  wire \data_p2[29]_i_11_n_2 ;
  wire \data_p2[29]_i_12_n_2 ;
  wire \data_p2[29]_i_3_n_2 ;
  wire \data_p2[29]_i_4_n_2 ;
  wire \data_p2[29]_i_6_n_2 ;
  wire \data_p2[29]_i_7_n_2 ;
  wire \data_p2[29]_i_8_n_2 ;
  wire \data_p2[29]_i_9_n_2 ;
  wire \data_p2[2]_i_2_n_2 ;
  wire \data_p2[2]_i_3_n_2 ;
  wire \data_p2[3]_i_2_n_2 ;
  wire \data_p2[3]_i_3_n_2 ;
  wire \data_p2[4]_i_2_n_2 ;
  wire \data_p2[4]_i_3_n_2 ;
  wire \data_p2[5]_i_2_n_2 ;
  wire \data_p2[5]_i_3_n_2 ;
  wire \data_p2[6]_i_2_n_2 ;
  wire \data_p2[6]_i_3_n_2 ;
  wire \data_p2[7]_i_2_n_2 ;
  wire \data_p2[7]_i_3_n_2 ;
  wire \data_p2[8]_i_2_n_2 ;
  wire \data_p2[8]_i_3_n_2 ;
  wire \data_p2[9]_i_2_n_2 ;
  wire \data_p2[9]_i_3_n_2 ;
  wire \data_p2_reg[0]_0 ;
  wire \data_p2_reg[0]_1 ;
  wire \data_p2_reg[29]_0 ;
  wire [29:0]\data_p2_reg[29]_1 ;
  wire [29:0]\data_p2_reg[29]_2 ;
  wire \data_p2_reg[29]_3 ;
  wire [29:0]\data_p2_reg[29]_4 ;
  wire [29:0]\data_p2_reg[29]_5 ;
  wire [29:0]\data_p2_reg[29]_6 ;
  wire [29:0]\data_p2_reg[29]_7 ;
  wire [29:0]\data_p2_reg[29]_8 ;
  wire [29:0]\data_p2_reg[29]_9 ;
  wire [31:0]\data_p2_reg[31]_0 ;
  wire \data_p2_reg_n_2_[0] ;
  wire \data_p2_reg_n_2_[10] ;
  wire \data_p2_reg_n_2_[11] ;
  wire \data_p2_reg_n_2_[12] ;
  wire \data_p2_reg_n_2_[13] ;
  wire \data_p2_reg_n_2_[14] ;
  wire \data_p2_reg_n_2_[15] ;
  wire \data_p2_reg_n_2_[16] ;
  wire \data_p2_reg_n_2_[17] ;
  wire \data_p2_reg_n_2_[18] ;
  wire \data_p2_reg_n_2_[19] ;
  wire \data_p2_reg_n_2_[1] ;
  wire \data_p2_reg_n_2_[20] ;
  wire \data_p2_reg_n_2_[21] ;
  wire \data_p2_reg_n_2_[22] ;
  wire \data_p2_reg_n_2_[23] ;
  wire \data_p2_reg_n_2_[24] ;
  wire \data_p2_reg_n_2_[25] ;
  wire \data_p2_reg_n_2_[26] ;
  wire \data_p2_reg_n_2_[27] ;
  wire \data_p2_reg_n_2_[28] ;
  wire \data_p2_reg_n_2_[29] ;
  wire \data_p2_reg_n_2_[2] ;
  wire \data_p2_reg_n_2_[30] ;
  wire \data_p2_reg_n_2_[31] ;
  wire \data_p2_reg_n_2_[3] ;
  wire \data_p2_reg_n_2_[4] ;
  wire \data_p2_reg_n_2_[5] ;
  wire \data_p2_reg_n_2_[6] ;
  wire \data_p2_reg_n_2_[7] ;
  wire \data_p2_reg_n_2_[8] ;
  wire \data_p2_reg_n_2_[9] ;
  wire [3:0]empty_n_reg;
  wire \exitcond_flatten_reg_653_pp0_iter1_reg_reg[0] ;
  wire [0:0]\exitcond_flatten_reg_653_pp0_iter1_reg_reg[0]_0 ;
  wire \exitcond_flatten_reg_653_pp0_iter2_reg_reg[0] ;
  wire \exitcond_flatten_reg_653_reg[0] ;
  wire \exitcond_flatten_reg_653_reg[0]_0 ;
  wire \exitcond_flatten_reg_653_reg[0]_1 ;
  wire gmem_ARREADY;
  wire gmem_ARVALID;
  wire gmem_AWREADY;
  wire gmem_AWVALID;
  wire gmem_BVALID;
  wire gmem_RREADY;
  wire gmem_WREADY;
  wire [2:0]j_1_reg_762;
  wire \j_1_reg_762_reg[0] ;
  wire \j_mid2_reg_662_reg[0] ;
  wire \j_mid2_reg_662_reg[0]_0 ;
  wire \j_mid2_reg_662_reg[0]_1 ;
  wire \j_mid2_reg_662_reg[0]_2 ;
  wire \j_mid2_reg_662_reg[0]_3 ;
  wire \j_mid2_reg_662_reg[1] ;
  wire \j_mid2_reg_662_reg[1]_0 ;
  wire \j_mid2_reg_662_reg[2] ;
  wire \j_mid2_reg_662_reg[2]_0 ;
  wire [2:0]\j_mid2_reg_662_reg[2]_1 ;
  wire \j_mid2_reg_662_reg[2]_2 ;
  wire \j_mid2_reg_662_reg[2]_3 ;
  wire load_p1;
  wire load_p2;
  wire [1:0]next__0;
  wire \out6_sum_reg_828_reg[29] ;
  wire rdata_ack_t;
  wire s_ready_t_i_1__1_n_2;
  wire [0:0]s_ready_t_reg_0;
  wire s_ready_t_reg_1;
  wire s_ready_t_reg_2;
  wire [1:1]state;
  wire \state[0]_i_1__0_n_2 ;
  wire \state[1]_i_1__0_n_2 ;
  wire [1:0]state__0;
  wire \state_reg[0]_0 ;
  wire [1:0]tmp_mid2_v_reg_670;
  wire \tmp_mid2_v_reg_670[1]_i_2_n_2 ;
  wire [1:0]\tmp_mid2_v_reg_670_reg[1] ;

  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \B4_sum1_reg_712[29]_i_1 
       (.I0(s_ready_t_reg_1),
        .I1(\ap_CS_fsm_reg[8] [3]),
        .I2(\exitcond_flatten_reg_653_reg[0]_1 ),
        .O(\ap_CS_fsm_reg[4] ));
  LUT4 #(
    .INIT(16'h0602)) 
    \FSM_sequential_state[0]_i_1__0 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(gmem_RREADY),
        .I3(s_ready_t_reg_2),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'h4D184818)) 
    \FSM_sequential_state[1]_i_1__1 
       (.I0(state__0[0]),
        .I1(gmem_RREADY),
        .I2(state__0[1]),
        .I3(s_ready_t_reg_2),
        .I4(rdata_ack_t),
        .O(next__0[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF08)) 
    \FSM_sequential_state[1]_i_2__0 
       (.I0(\FSM_sequential_state[1]_i_3_n_2 ),
        .I1(\ap_CS_fsm_reg[8] [6]),
        .I2(\exitcond_flatten_reg_653_reg[0]_1 ),
        .I3(\FSM_sequential_state[1]_i_4_n_2 ),
        .I4(\data_p2_reg[29]_3 ),
        .I5(\FSM_sequential_state[1]_i_6_n_2 ),
        .O(gmem_ARVALID));
  LUT5 #(
    .INIT(32'h00000020)) 
    \FSM_sequential_state[1]_i_2__1 
       (.I0(\data_p2_reg[0]_1 ),
        .I1(\data_p2_reg[0]_0 ),
        .I2(\ap_CS_fsm_reg[8] [1]),
        .I3(ap_reg_ioackin_gmem_AWREADY),
        .I4(\state_reg[0]_0 ),
        .O(gmem_AWVALID));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'h0000FB00)) 
    \FSM_sequential_state[1]_i_3 
       (.I0(Q),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\exitcond_flatten_reg_653_pp0_iter2_reg_reg[0] ),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(\out6_sum_reg_828_reg[29] ),
        .O(\FSM_sequential_state[1]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_state[1]_i_3__0 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\exitcond_flatten_reg_653_pp0_iter2_reg_reg[0] ),
        .O(ap_enable_reg_pp0_iter1_reg_0));
  LUT5 #(
    .INIT(32'h04000000)) 
    \FSM_sequential_state[1]_i_4 
       (.I0(\out6_sum_reg_828_reg[29] ),
        .I1(\ap_CS_fsm_reg[8] [0]),
        .I2(\exitcond_flatten_reg_653_reg[0]_1 ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(Q),
        .O(\FSM_sequential_state[1]_i_4_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_state[1]_i_4__0 
       (.I0(\ap_CS_fsm_reg[8] [6]),
        .I1(s_ready_t_reg_1),
        .O(\ap_CS_fsm_reg[7]_2 ));
  LUT6 #(
    .INIT(64'h00FF000000FE0000)) 
    \FSM_sequential_state[1]_i_6 
       (.I0(\ap_CS_fsm_reg[8] [3]),
        .I1(\ap_CS_fsm_reg[8] [1]),
        .I2(\ap_CS_fsm_reg[8] [2]),
        .I3(\exitcond_flatten_reg_653_reg[0]_1 ),
        .I4(\FSM_sequential_state[1]_i_3_n_2 ),
        .I5(\ap_CS_fsm_reg[8] [4]),
        .O(\FSM_sequential_state[1]_i_6_n_2 ));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    \ap_CS_fsm[2]_i_3 
       (.I0(s_ready_t_reg_1),
        .I1(ap_reg_ioackin_gmem_AWREADY),
        .I2(gmem_AWREADY),
        .I3(\data_p2_reg[0]_1 ),
        .I4(\data_p2_reg[0]_0 ),
        .O(ap_reg_ioackin_gmem_AWREADY_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(\ap_CS_fsm_reg[8] [3]),
        .I1(s_ready_t_reg_1),
        .I2(\ap_CS_fsm_reg[8] [4]),
        .O(empty_n_reg[0]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(\ap_CS_fsm_reg[8] [4]),
        .I1(s_ready_t_reg_1),
        .I2(\ap_CS_fsm_reg[8] [5]),
        .O(empty_n_reg[1]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \ap_CS_fsm[7]_i_1 
       (.I0(\ap_CS_fsm_reg[8] [5]),
        .I1(s_ready_t_reg_1),
        .I2(\ap_CS_fsm_reg[8] [6]),
        .O(empty_n_reg[2]));
  LUT6 #(
    .INIT(64'hFFFFAABA55550000)) 
    \ap_CS_fsm[8]_i_1 
       (.I0(s_ready_t_reg_1),
        .I1(gmem_BVALID),
        .I2(\data_p2_reg[0]_1 ),
        .I3(\data_p2_reg[0]_0 ),
        .I4(\ap_CS_fsm_reg[8] [6]),
        .I5(\ap_CS_fsm_reg[8] [7]),
        .O(empty_n_reg[3]));
  LUT5 #(
    .INIT(32'hAAABAAAA)) 
    \ap_CS_fsm[8]_i_2 
       (.I0(\state_reg[0]_0 ),
        .I1(gmem_ARREADY),
        .I2(\out6_sum_reg_828_reg[29] ),
        .I3(\exitcond_flatten_reg_653_reg[0]_1 ),
        .I4(ap_enable_reg_pp0_iter0),
        .O(s_ready_t_reg_1));
  LUT6 #(
    .INIT(64'h2220333033333333)) 
    \ap_CS_fsm[9]_i_4 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(s_ready_t_reg_1),
        .I2(gmem_BVALID),
        .I3(\data_p2_reg[0]_0 ),
        .I4(\ap_CS_fsm_reg[8] [7]),
        .I5(\data_p2_reg[0]_1 ),
        .O(ap_enable_reg_pp0_iter1_reg));
  LUT2 #(
    .INIT(4'h2)) 
    ap_reg_ioackin_gmem_ARREADY_i_11
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(s_ready_t_reg_1),
        .O(ap_reg_ioackin_gmem_ARREADY_i_11_n_2));
  LUT6 #(
    .INIT(64'hAFAFAAAAAFAEAAAA)) 
    ap_reg_ioackin_gmem_ARREADY_i_5
       (.I0(ap_reg_ioackin_gmem_ARREADY740_out),
        .I1(\ap_CS_fsm_reg[8] [6]),
        .I2(\exitcond_flatten_reg_653_reg[0]_1 ),
        .I3(\ap_CS_fsm_reg[8] [5]),
        .I4(ap_reg_ioackin_gmem_ARREADY_i_11_n_2),
        .I5(\ap_CS_fsm_reg[8] [3]),
        .O(\ap_CS_fsm_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'hAA8A)) 
    ap_reg_ioackin_gmem_ARREADY_i_9
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\exitcond_flatten_reg_653_pp0_iter2_reg_reg[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(Q),
        .O(ap_enable_reg_pp0_iter0_reg_2));
  LUT6 #(
    .INIT(64'hAA00AA00BA000000)) 
    ap_reg_ioackin_gmem_AWREADY_i_1
       (.I0(ap_reg_ioackin_gmem_AWREADY),
        .I1(\state_reg[0]_0 ),
        .I2(gmem_AWREADY),
        .I3(ap_rst_n),
        .I4(ap_reg_ioackin_gmem_AWREADY_reg_0),
        .I5(ap_reg_ioackin_gmem_AWREADY_reg_2),
        .O(ap_reg_ioackin_gmem_AWREADY_reg));
  LUT6 #(
    .INIT(64'hAA00AE00AA000000)) 
    ap_reg_ioackin_gmem_WREADY_i_1
       (.I0(ap_reg_ioackin_gmem_WREADY),
        .I1(gmem_WREADY),
        .I2(\state_reg[0]_0 ),
        .I3(ap_rst_n),
        .I4(ap_reg_ioackin_gmem_WREADY_reg_0),
        .I5(ap_reg_ioackin_gmem_WREADY_i_3_n_2),
        .O(ap_reg_ioackin_gmem_WREADY_reg));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    ap_reg_ioackin_gmem_WREADY_i_3
       (.I0(s_ready_t_reg_1),
        .I1(ap_reg_ioackin_gmem_WREADY),
        .I2(gmem_WREADY),
        .I3(\data_p2_reg[0]_1 ),
        .I4(\data_p2_reg[0]_0 ),
        .O(ap_reg_ioackin_gmem_WREADY_i_3_n_2));
  LUT6 #(
    .INIT(64'hFFFEFF0E00FE000E)) 
    \data_p2[0]_i_1 
       (.I0(\data_p2[0]_i_2_n_2 ),
        .I1(\data_p2[0]_i_3_n_2 ),
        .I2(\data_p2_reg[29]_0 ),
        .I3(\data_p2[29]_i_6_n_2 ),
        .I4(\data_p2_reg[29]_1 [0]),
        .I5(\data_p2_reg[29]_2 [0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_p2[0]_i_2 
       (.I0(\data_p2_reg[29]_4 [0]),
        .I1(\data_p2_reg[29]_5 [0]),
        .I2(\data_p2_reg[29]_6 [0]),
        .I3(\data_p2[29]_i_7_n_2 ),
        .I4(\data_p2[29]_i_8_n_2 ),
        .I5(\data_p2[29]_i_9_n_2 ),
        .O(\data_p2[0]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \data_p2[0]_i_3 
       (.I0(\data_p2_reg[29]_7 [0]),
        .I1(\data_p2[29]_i_10_n_2 ),
        .I2(\data_p2_reg[29]_8 [0]),
        .I3(\data_p2_reg[29]_9 [0]),
        .I4(\data_p2[29]_i_11_n_2 ),
        .I5(\data_p2[29]_i_12_n_2 ),
        .O(\data_p2[0]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'hFFFEFF0E00FE000E)) 
    \data_p2[10]_i_1 
       (.I0(\data_p2[10]_i_2_n_2 ),
        .I1(\data_p2[10]_i_3_n_2 ),
        .I2(\data_p2_reg[29]_0 ),
        .I3(\data_p2[29]_i_6_n_2 ),
        .I4(\data_p2_reg[29]_1 [10]),
        .I5(\data_p2_reg[29]_2 [10]),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_p2[10]_i_2 
       (.I0(\data_p2_reg[29]_4 [10]),
        .I1(\data_p2_reg[29]_5 [10]),
        .I2(\data_p2_reg[29]_6 [10]),
        .I3(\data_p2[29]_i_7_n_2 ),
        .I4(\data_p2[29]_i_8_n_2 ),
        .I5(\data_p2[29]_i_9_n_2 ),
        .O(\data_p2[10]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \data_p2[10]_i_3 
       (.I0(\data_p2_reg[29]_7 [10]),
        .I1(\data_p2[29]_i_10_n_2 ),
        .I2(\data_p2_reg[29]_8 [10]),
        .I3(\data_p2_reg[29]_9 [10]),
        .I4(\data_p2[29]_i_11_n_2 ),
        .I5(\data_p2[29]_i_12_n_2 ),
        .O(\data_p2[10]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'hFFFEFF0E00FE000E)) 
    \data_p2[11]_i_1 
       (.I0(\data_p2[11]_i_2_n_2 ),
        .I1(\data_p2[11]_i_3_n_2 ),
        .I2(\data_p2_reg[29]_0 ),
        .I3(\data_p2[29]_i_6_n_2 ),
        .I4(\data_p2_reg[29]_1 [11]),
        .I5(\data_p2_reg[29]_2 [11]),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_p2[11]_i_2 
       (.I0(\data_p2_reg[29]_4 [11]),
        .I1(\data_p2_reg[29]_5 [11]),
        .I2(\data_p2_reg[29]_6 [11]),
        .I3(\data_p2[29]_i_7_n_2 ),
        .I4(\data_p2[29]_i_8_n_2 ),
        .I5(\data_p2[29]_i_9_n_2 ),
        .O(\data_p2[11]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \data_p2[11]_i_3 
       (.I0(\data_p2_reg[29]_7 [11]),
        .I1(\data_p2[29]_i_10_n_2 ),
        .I2(\data_p2_reg[29]_8 [11]),
        .I3(\data_p2_reg[29]_9 [11]),
        .I4(\data_p2[29]_i_11_n_2 ),
        .I5(\data_p2[29]_i_12_n_2 ),
        .O(\data_p2[11]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'hFFFEFF0E00FE000E)) 
    \data_p2[12]_i_1 
       (.I0(\data_p2[12]_i_2_n_2 ),
        .I1(\data_p2[12]_i_3_n_2 ),
        .I2(\data_p2_reg[29]_0 ),
        .I3(\data_p2[29]_i_6_n_2 ),
        .I4(\data_p2_reg[29]_1 [12]),
        .I5(\data_p2_reg[29]_2 [12]),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_p2[12]_i_2 
       (.I0(\data_p2_reg[29]_4 [12]),
        .I1(\data_p2_reg[29]_5 [12]),
        .I2(\data_p2_reg[29]_6 [12]),
        .I3(\data_p2[29]_i_7_n_2 ),
        .I4(\data_p2[29]_i_8_n_2 ),
        .I5(\data_p2[29]_i_9_n_2 ),
        .O(\data_p2[12]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \data_p2[12]_i_3 
       (.I0(\data_p2_reg[29]_7 [12]),
        .I1(\data_p2[29]_i_10_n_2 ),
        .I2(\data_p2_reg[29]_8 [12]),
        .I3(\data_p2_reg[29]_9 [12]),
        .I4(\data_p2[29]_i_11_n_2 ),
        .I5(\data_p2[29]_i_12_n_2 ),
        .O(\data_p2[12]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'hFFFEFF0E00FE000E)) 
    \data_p2[13]_i_1 
       (.I0(\data_p2[13]_i_2_n_2 ),
        .I1(\data_p2[13]_i_3_n_2 ),
        .I2(\data_p2_reg[29]_0 ),
        .I3(\data_p2[29]_i_6_n_2 ),
        .I4(\data_p2_reg[29]_1 [13]),
        .I5(\data_p2_reg[29]_2 [13]),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_p2[13]_i_2 
       (.I0(\data_p2_reg[29]_4 [13]),
        .I1(\data_p2_reg[29]_5 [13]),
        .I2(\data_p2_reg[29]_6 [13]),
        .I3(\data_p2[29]_i_7_n_2 ),
        .I4(\data_p2[29]_i_8_n_2 ),
        .I5(\data_p2[29]_i_9_n_2 ),
        .O(\data_p2[13]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \data_p2[13]_i_3 
       (.I0(\data_p2_reg[29]_7 [13]),
        .I1(\data_p2[29]_i_10_n_2 ),
        .I2(\data_p2_reg[29]_8 [13]),
        .I3(\data_p2_reg[29]_9 [13]),
        .I4(\data_p2[29]_i_11_n_2 ),
        .I5(\data_p2[29]_i_12_n_2 ),
        .O(\data_p2[13]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'hFFFEFF0E00FE000E)) 
    \data_p2[14]_i_1 
       (.I0(\data_p2[14]_i_2_n_2 ),
        .I1(\data_p2[14]_i_3_n_2 ),
        .I2(\data_p2_reg[29]_0 ),
        .I3(\data_p2[29]_i_6_n_2 ),
        .I4(\data_p2_reg[29]_1 [14]),
        .I5(\data_p2_reg[29]_2 [14]),
        .O(D[14]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_p2[14]_i_2 
       (.I0(\data_p2_reg[29]_4 [14]),
        .I1(\data_p2_reg[29]_5 [14]),
        .I2(\data_p2_reg[29]_6 [14]),
        .I3(\data_p2[29]_i_7_n_2 ),
        .I4(\data_p2[29]_i_8_n_2 ),
        .I5(\data_p2[29]_i_9_n_2 ),
        .O(\data_p2[14]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \data_p2[14]_i_3 
       (.I0(\data_p2_reg[29]_7 [14]),
        .I1(\data_p2[29]_i_10_n_2 ),
        .I2(\data_p2_reg[29]_8 [14]),
        .I3(\data_p2_reg[29]_9 [14]),
        .I4(\data_p2[29]_i_11_n_2 ),
        .I5(\data_p2[29]_i_12_n_2 ),
        .O(\data_p2[14]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'hFFFEFF0E00FE000E)) 
    \data_p2[15]_i_1 
       (.I0(\data_p2[15]_i_2_n_2 ),
        .I1(\data_p2[15]_i_3_n_2 ),
        .I2(\data_p2_reg[29]_0 ),
        .I3(\data_p2[29]_i_6_n_2 ),
        .I4(\data_p2_reg[29]_1 [15]),
        .I5(\data_p2_reg[29]_2 [15]),
        .O(D[15]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_p2[15]_i_2 
       (.I0(\data_p2_reg[29]_4 [15]),
        .I1(\data_p2_reg[29]_5 [15]),
        .I2(\data_p2_reg[29]_6 [15]),
        .I3(\data_p2[29]_i_7_n_2 ),
        .I4(\data_p2[29]_i_8_n_2 ),
        .I5(\data_p2[29]_i_9_n_2 ),
        .O(\data_p2[15]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \data_p2[15]_i_3 
       (.I0(\data_p2_reg[29]_7 [15]),
        .I1(\data_p2[29]_i_10_n_2 ),
        .I2(\data_p2_reg[29]_8 [15]),
        .I3(\data_p2_reg[29]_9 [15]),
        .I4(\data_p2[29]_i_11_n_2 ),
        .I5(\data_p2[29]_i_12_n_2 ),
        .O(\data_p2[15]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'hFFFEFF0E00FE000E)) 
    \data_p2[16]_i_1 
       (.I0(\data_p2[16]_i_2_n_2 ),
        .I1(\data_p2[16]_i_3_n_2 ),
        .I2(\data_p2_reg[29]_0 ),
        .I3(\data_p2[29]_i_6_n_2 ),
        .I4(\data_p2_reg[29]_1 [16]),
        .I5(\data_p2_reg[29]_2 [16]),
        .O(D[16]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_p2[16]_i_2 
       (.I0(\data_p2_reg[29]_4 [16]),
        .I1(\data_p2_reg[29]_5 [16]),
        .I2(\data_p2_reg[29]_6 [16]),
        .I3(\data_p2[29]_i_7_n_2 ),
        .I4(\data_p2[29]_i_8_n_2 ),
        .I5(\data_p2[29]_i_9_n_2 ),
        .O(\data_p2[16]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \data_p2[16]_i_3 
       (.I0(\data_p2_reg[29]_7 [16]),
        .I1(\data_p2[29]_i_10_n_2 ),
        .I2(\data_p2_reg[29]_8 [16]),
        .I3(\data_p2_reg[29]_9 [16]),
        .I4(\data_p2[29]_i_11_n_2 ),
        .I5(\data_p2[29]_i_12_n_2 ),
        .O(\data_p2[16]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'hFFFEFF0E00FE000E)) 
    \data_p2[17]_i_1 
       (.I0(\data_p2[17]_i_2_n_2 ),
        .I1(\data_p2[17]_i_3_n_2 ),
        .I2(\data_p2_reg[29]_0 ),
        .I3(\data_p2[29]_i_6_n_2 ),
        .I4(\data_p2_reg[29]_1 [17]),
        .I5(\data_p2_reg[29]_2 [17]),
        .O(D[17]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_p2[17]_i_2 
       (.I0(\data_p2_reg[29]_4 [17]),
        .I1(\data_p2_reg[29]_5 [17]),
        .I2(\data_p2_reg[29]_6 [17]),
        .I3(\data_p2[29]_i_7_n_2 ),
        .I4(\data_p2[29]_i_8_n_2 ),
        .I5(\data_p2[29]_i_9_n_2 ),
        .O(\data_p2[17]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \data_p2[17]_i_3 
       (.I0(\data_p2_reg[29]_7 [17]),
        .I1(\data_p2[29]_i_10_n_2 ),
        .I2(\data_p2_reg[29]_8 [17]),
        .I3(\data_p2_reg[29]_9 [17]),
        .I4(\data_p2[29]_i_11_n_2 ),
        .I5(\data_p2[29]_i_12_n_2 ),
        .O(\data_p2[17]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'hFFFEFF0E00FE000E)) 
    \data_p2[18]_i_1 
       (.I0(\data_p2[18]_i_2_n_2 ),
        .I1(\data_p2[18]_i_3_n_2 ),
        .I2(\data_p2_reg[29]_0 ),
        .I3(\data_p2[29]_i_6_n_2 ),
        .I4(\data_p2_reg[29]_1 [18]),
        .I5(\data_p2_reg[29]_2 [18]),
        .O(D[18]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_p2[18]_i_2 
       (.I0(\data_p2_reg[29]_4 [18]),
        .I1(\data_p2_reg[29]_5 [18]),
        .I2(\data_p2_reg[29]_6 [18]),
        .I3(\data_p2[29]_i_7_n_2 ),
        .I4(\data_p2[29]_i_8_n_2 ),
        .I5(\data_p2[29]_i_9_n_2 ),
        .O(\data_p2[18]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \data_p2[18]_i_3 
       (.I0(\data_p2_reg[29]_7 [18]),
        .I1(\data_p2[29]_i_10_n_2 ),
        .I2(\data_p2_reg[29]_8 [18]),
        .I3(\data_p2_reg[29]_9 [18]),
        .I4(\data_p2[29]_i_11_n_2 ),
        .I5(\data_p2[29]_i_12_n_2 ),
        .O(\data_p2[18]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'hFFFEFF0E00FE000E)) 
    \data_p2[19]_i_1 
       (.I0(\data_p2[19]_i_2_n_2 ),
        .I1(\data_p2[19]_i_3_n_2 ),
        .I2(\data_p2_reg[29]_0 ),
        .I3(\data_p2[29]_i_6_n_2 ),
        .I4(\data_p2_reg[29]_1 [19]),
        .I5(\data_p2_reg[29]_2 [19]),
        .O(D[19]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_p2[19]_i_2 
       (.I0(\data_p2_reg[29]_4 [19]),
        .I1(\data_p2_reg[29]_5 [19]),
        .I2(\data_p2_reg[29]_6 [19]),
        .I3(\data_p2[29]_i_7_n_2 ),
        .I4(\data_p2[29]_i_8_n_2 ),
        .I5(\data_p2[29]_i_9_n_2 ),
        .O(\data_p2[19]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \data_p2[19]_i_3 
       (.I0(\data_p2_reg[29]_7 [19]),
        .I1(\data_p2[29]_i_10_n_2 ),
        .I2(\data_p2_reg[29]_8 [19]),
        .I3(\data_p2_reg[29]_9 [19]),
        .I4(\data_p2[29]_i_11_n_2 ),
        .I5(\data_p2[29]_i_12_n_2 ),
        .O(\data_p2[19]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'hFFFEFF0E00FE000E)) 
    \data_p2[1]_i_1 
       (.I0(\data_p2[1]_i_2_n_2 ),
        .I1(\data_p2[1]_i_3_n_2 ),
        .I2(\data_p2_reg[29]_0 ),
        .I3(\data_p2[29]_i_6_n_2 ),
        .I4(\data_p2_reg[29]_1 [1]),
        .I5(\data_p2_reg[29]_2 [1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_p2[1]_i_2 
       (.I0(\data_p2_reg[29]_4 [1]),
        .I1(\data_p2_reg[29]_5 [1]),
        .I2(\data_p2_reg[29]_6 [1]),
        .I3(\data_p2[29]_i_7_n_2 ),
        .I4(\data_p2[29]_i_8_n_2 ),
        .I5(\data_p2[29]_i_9_n_2 ),
        .O(\data_p2[1]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \data_p2[1]_i_3 
       (.I0(\data_p2_reg[29]_7 [1]),
        .I1(\data_p2[29]_i_10_n_2 ),
        .I2(\data_p2_reg[29]_8 [1]),
        .I3(\data_p2_reg[29]_9 [1]),
        .I4(\data_p2[29]_i_11_n_2 ),
        .I5(\data_p2[29]_i_12_n_2 ),
        .O(\data_p2[1]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'hFFFEFF0E00FE000E)) 
    \data_p2[20]_i_1 
       (.I0(\data_p2[20]_i_2_n_2 ),
        .I1(\data_p2[20]_i_3_n_2 ),
        .I2(\data_p2_reg[29]_0 ),
        .I3(\data_p2[29]_i_6_n_2 ),
        .I4(\data_p2_reg[29]_1 [20]),
        .I5(\data_p2_reg[29]_2 [20]),
        .O(D[20]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_p2[20]_i_2 
       (.I0(\data_p2_reg[29]_4 [20]),
        .I1(\data_p2_reg[29]_5 [20]),
        .I2(\data_p2_reg[29]_6 [20]),
        .I3(\data_p2[29]_i_7_n_2 ),
        .I4(\data_p2[29]_i_8_n_2 ),
        .I5(\data_p2[29]_i_9_n_2 ),
        .O(\data_p2[20]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \data_p2[20]_i_3 
       (.I0(\data_p2_reg[29]_7 [20]),
        .I1(\data_p2[29]_i_10_n_2 ),
        .I2(\data_p2_reg[29]_8 [20]),
        .I3(\data_p2_reg[29]_9 [20]),
        .I4(\data_p2[29]_i_11_n_2 ),
        .I5(\data_p2[29]_i_12_n_2 ),
        .O(\data_p2[20]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'hFFFEFF0E00FE000E)) 
    \data_p2[21]_i_1 
       (.I0(\data_p2[21]_i_2_n_2 ),
        .I1(\data_p2[21]_i_3_n_2 ),
        .I2(\data_p2_reg[29]_0 ),
        .I3(\data_p2[29]_i_6_n_2 ),
        .I4(\data_p2_reg[29]_1 [21]),
        .I5(\data_p2_reg[29]_2 [21]),
        .O(D[21]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_p2[21]_i_2 
       (.I0(\data_p2_reg[29]_4 [21]),
        .I1(\data_p2_reg[29]_5 [21]),
        .I2(\data_p2_reg[29]_6 [21]),
        .I3(\data_p2[29]_i_7_n_2 ),
        .I4(\data_p2[29]_i_8_n_2 ),
        .I5(\data_p2[29]_i_9_n_2 ),
        .O(\data_p2[21]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \data_p2[21]_i_3 
       (.I0(\data_p2_reg[29]_7 [21]),
        .I1(\data_p2[29]_i_10_n_2 ),
        .I2(\data_p2_reg[29]_8 [21]),
        .I3(\data_p2_reg[29]_9 [21]),
        .I4(\data_p2[29]_i_11_n_2 ),
        .I5(\data_p2[29]_i_12_n_2 ),
        .O(\data_p2[21]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'hFFFEFF0E00FE000E)) 
    \data_p2[22]_i_1 
       (.I0(\data_p2[22]_i_2_n_2 ),
        .I1(\data_p2[22]_i_3_n_2 ),
        .I2(\data_p2_reg[29]_0 ),
        .I3(\data_p2[29]_i_6_n_2 ),
        .I4(\data_p2_reg[29]_1 [22]),
        .I5(\data_p2_reg[29]_2 [22]),
        .O(D[22]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_p2[22]_i_2 
       (.I0(\data_p2_reg[29]_4 [22]),
        .I1(\data_p2_reg[29]_5 [22]),
        .I2(\data_p2_reg[29]_6 [22]),
        .I3(\data_p2[29]_i_7_n_2 ),
        .I4(\data_p2[29]_i_8_n_2 ),
        .I5(\data_p2[29]_i_9_n_2 ),
        .O(\data_p2[22]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \data_p2[22]_i_3 
       (.I0(\data_p2_reg[29]_7 [22]),
        .I1(\data_p2[29]_i_10_n_2 ),
        .I2(\data_p2_reg[29]_8 [22]),
        .I3(\data_p2_reg[29]_9 [22]),
        .I4(\data_p2[29]_i_11_n_2 ),
        .I5(\data_p2[29]_i_12_n_2 ),
        .O(\data_p2[22]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'hFFFEFF0E00FE000E)) 
    \data_p2[23]_i_1 
       (.I0(\data_p2[23]_i_2_n_2 ),
        .I1(\data_p2[23]_i_3_n_2 ),
        .I2(\data_p2_reg[29]_0 ),
        .I3(\data_p2[29]_i_6_n_2 ),
        .I4(\data_p2_reg[29]_1 [23]),
        .I5(\data_p2_reg[29]_2 [23]),
        .O(D[23]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_p2[23]_i_2 
       (.I0(\data_p2_reg[29]_4 [23]),
        .I1(\data_p2_reg[29]_5 [23]),
        .I2(\data_p2_reg[29]_6 [23]),
        .I3(\data_p2[29]_i_7_n_2 ),
        .I4(\data_p2[29]_i_8_n_2 ),
        .I5(\data_p2[29]_i_9_n_2 ),
        .O(\data_p2[23]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \data_p2[23]_i_3 
       (.I0(\data_p2_reg[29]_7 [23]),
        .I1(\data_p2[29]_i_10_n_2 ),
        .I2(\data_p2_reg[29]_8 [23]),
        .I3(\data_p2_reg[29]_9 [23]),
        .I4(\data_p2[29]_i_11_n_2 ),
        .I5(\data_p2[29]_i_12_n_2 ),
        .O(\data_p2[23]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'hFFFEFF0E00FE000E)) 
    \data_p2[24]_i_1 
       (.I0(\data_p2[24]_i_2_n_2 ),
        .I1(\data_p2[24]_i_3_n_2 ),
        .I2(\data_p2_reg[29]_0 ),
        .I3(\data_p2[29]_i_6_n_2 ),
        .I4(\data_p2_reg[29]_1 [24]),
        .I5(\data_p2_reg[29]_2 [24]),
        .O(D[24]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_p2[24]_i_2 
       (.I0(\data_p2_reg[29]_4 [24]),
        .I1(\data_p2_reg[29]_5 [24]),
        .I2(\data_p2_reg[29]_6 [24]),
        .I3(\data_p2[29]_i_7_n_2 ),
        .I4(\data_p2[29]_i_8_n_2 ),
        .I5(\data_p2[29]_i_9_n_2 ),
        .O(\data_p2[24]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \data_p2[24]_i_3 
       (.I0(\data_p2_reg[29]_7 [24]),
        .I1(\data_p2[29]_i_10_n_2 ),
        .I2(\data_p2_reg[29]_8 [24]),
        .I3(\data_p2_reg[29]_9 [24]),
        .I4(\data_p2[29]_i_11_n_2 ),
        .I5(\data_p2[29]_i_12_n_2 ),
        .O(\data_p2[24]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'hFFFEFF0E00FE000E)) 
    \data_p2[25]_i_1 
       (.I0(\data_p2[25]_i_2_n_2 ),
        .I1(\data_p2[25]_i_3_n_2 ),
        .I2(\data_p2_reg[29]_0 ),
        .I3(\data_p2[29]_i_6_n_2 ),
        .I4(\data_p2_reg[29]_1 [25]),
        .I5(\data_p2_reg[29]_2 [25]),
        .O(D[25]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_p2[25]_i_2 
       (.I0(\data_p2_reg[29]_4 [25]),
        .I1(\data_p2_reg[29]_5 [25]),
        .I2(\data_p2_reg[29]_6 [25]),
        .I3(\data_p2[29]_i_7_n_2 ),
        .I4(\data_p2[29]_i_8_n_2 ),
        .I5(\data_p2[29]_i_9_n_2 ),
        .O(\data_p2[25]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \data_p2[25]_i_3 
       (.I0(\data_p2_reg[29]_7 [25]),
        .I1(\data_p2[29]_i_10_n_2 ),
        .I2(\data_p2_reg[29]_8 [25]),
        .I3(\data_p2_reg[29]_9 [25]),
        .I4(\data_p2[29]_i_11_n_2 ),
        .I5(\data_p2[29]_i_12_n_2 ),
        .O(\data_p2[25]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'hFFFEFF0E00FE000E)) 
    \data_p2[26]_i_1 
       (.I0(\data_p2[26]_i_2_n_2 ),
        .I1(\data_p2[26]_i_3_n_2 ),
        .I2(\data_p2_reg[29]_0 ),
        .I3(\data_p2[29]_i_6_n_2 ),
        .I4(\data_p2_reg[29]_1 [26]),
        .I5(\data_p2_reg[29]_2 [26]),
        .O(D[26]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_p2[26]_i_2 
       (.I0(\data_p2_reg[29]_4 [26]),
        .I1(\data_p2_reg[29]_5 [26]),
        .I2(\data_p2_reg[29]_6 [26]),
        .I3(\data_p2[29]_i_7_n_2 ),
        .I4(\data_p2[29]_i_8_n_2 ),
        .I5(\data_p2[29]_i_9_n_2 ),
        .O(\data_p2[26]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \data_p2[26]_i_3 
       (.I0(\data_p2_reg[29]_7 [26]),
        .I1(\data_p2[29]_i_10_n_2 ),
        .I2(\data_p2_reg[29]_8 [26]),
        .I3(\data_p2_reg[29]_9 [26]),
        .I4(\data_p2[29]_i_11_n_2 ),
        .I5(\data_p2[29]_i_12_n_2 ),
        .O(\data_p2[26]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'hFFFEFF0E00FE000E)) 
    \data_p2[27]_i_1 
       (.I0(\data_p2[27]_i_2_n_2 ),
        .I1(\data_p2[27]_i_3_n_2 ),
        .I2(\data_p2_reg[29]_0 ),
        .I3(\data_p2[29]_i_6_n_2 ),
        .I4(\data_p2_reg[29]_1 [27]),
        .I5(\data_p2_reg[29]_2 [27]),
        .O(D[27]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_p2[27]_i_2 
       (.I0(\data_p2_reg[29]_4 [27]),
        .I1(\data_p2_reg[29]_5 [27]),
        .I2(\data_p2_reg[29]_6 [27]),
        .I3(\data_p2[29]_i_7_n_2 ),
        .I4(\data_p2[29]_i_8_n_2 ),
        .I5(\data_p2[29]_i_9_n_2 ),
        .O(\data_p2[27]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \data_p2[27]_i_3 
       (.I0(\data_p2_reg[29]_7 [27]),
        .I1(\data_p2[29]_i_10_n_2 ),
        .I2(\data_p2_reg[29]_8 [27]),
        .I3(\data_p2_reg[29]_9 [27]),
        .I4(\data_p2[29]_i_11_n_2 ),
        .I5(\data_p2[29]_i_12_n_2 ),
        .O(\data_p2[27]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'hFFFEFF0E00FE000E)) 
    \data_p2[28]_i_1 
       (.I0(\data_p2[28]_i_2_n_2 ),
        .I1(\data_p2[28]_i_3_n_2 ),
        .I2(\data_p2_reg[29]_0 ),
        .I3(\data_p2[29]_i_6_n_2 ),
        .I4(\data_p2_reg[29]_1 [28]),
        .I5(\data_p2_reg[29]_2 [28]),
        .O(D[28]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_p2[28]_i_2 
       (.I0(\data_p2_reg[29]_4 [28]),
        .I1(\data_p2_reg[29]_5 [28]),
        .I2(\data_p2_reg[29]_6 [28]),
        .I3(\data_p2[29]_i_7_n_2 ),
        .I4(\data_p2[29]_i_8_n_2 ),
        .I5(\data_p2[29]_i_9_n_2 ),
        .O(\data_p2[28]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \data_p2[28]_i_3 
       (.I0(\data_p2_reg[29]_7 [28]),
        .I1(\data_p2[29]_i_10_n_2 ),
        .I2(\data_p2_reg[29]_8 [28]),
        .I3(\data_p2_reg[29]_9 [28]),
        .I4(\data_p2[29]_i_11_n_2 ),
        .I5(\data_p2[29]_i_12_n_2 ),
        .O(\data_p2[28]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    \data_p2[29]_i_1 
       (.I0(\state_reg[0]_0 ),
        .I1(ap_reg_ioackin_gmem_AWREADY),
        .I2(\ap_CS_fsm_reg[8] [1]),
        .I3(\data_p2_reg[0]_0 ),
        .I4(\data_p2_reg[0]_1 ),
        .I5(gmem_AWREADY),
        .O(E));
  LUT5 #(
    .INIT(32'hAA8A0000)) 
    \data_p2[29]_i_10 
       (.I0(\ap_CS_fsm_reg[8] [3]),
        .I1(Q),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\exitcond_flatten_reg_653_pp0_iter2_reg_reg[0] ),
        .I4(ap_enable_reg_pp0_iter0),
        .O(\data_p2[29]_i_10_n_2 ));
  LUT5 #(
    .INIT(32'hAA8A0000)) 
    \data_p2[29]_i_11 
       (.I0(\ap_CS_fsm_reg[8] [2]),
        .I1(Q),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\exitcond_flatten_reg_653_pp0_iter2_reg_reg[0] ),
        .I4(ap_enable_reg_pp0_iter0),
        .O(\data_p2[29]_i_11_n_2 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \data_p2[29]_i_12 
       (.I0(\data_p2[29]_i_9_n_2 ),
        .I1(\data_p2[29]_i_8_n_2 ),
        .I2(\data_p2[29]_i_7_n_2 ),
        .O(\data_p2[29]_i_12_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[29]_i_1__0 
       (.I0(gmem_ARVALID),
        .I1(gmem_ARREADY),
        .O(s_ready_t_reg_0));
  LUT6 #(
    .INIT(64'hFFFEFF0E00FE000E)) 
    \data_p2[29]_i_2 
       (.I0(\data_p2[29]_i_3_n_2 ),
        .I1(\data_p2[29]_i_4_n_2 ),
        .I2(\data_p2_reg[29]_0 ),
        .I3(\data_p2[29]_i_6_n_2 ),
        .I4(\data_p2_reg[29]_1 [29]),
        .I5(\data_p2_reg[29]_2 [29]),
        .O(D[29]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_p2[29]_i_3 
       (.I0(\data_p2_reg[29]_4 [29]),
        .I1(\data_p2_reg[29]_5 [29]),
        .I2(\data_p2_reg[29]_6 [29]),
        .I3(\data_p2[29]_i_7_n_2 ),
        .I4(\data_p2[29]_i_8_n_2 ),
        .I5(\data_p2[29]_i_9_n_2 ),
        .O(\data_p2[29]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \data_p2[29]_i_4 
       (.I0(\data_p2_reg[29]_7 [29]),
        .I1(\data_p2[29]_i_10_n_2 ),
        .I2(\data_p2_reg[29]_8 [29]),
        .I3(\data_p2_reg[29]_9 [29]),
        .I4(\data_p2[29]_i_11_n_2 ),
        .I5(\data_p2[29]_i_12_n_2 ),
        .O(\data_p2[29]_i_4_n_2 ));
  LUT4 #(
    .INIT(16'hA080)) 
    \data_p2[29]_i_6 
       (.I0(\ap_CS_fsm_reg[8] [0]),
        .I1(\exitcond_flatten_reg_653_reg[0]_1 ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(Q),
        .O(\data_p2[29]_i_6_n_2 ));
  LUT5 #(
    .INIT(32'hAA8A0000)) 
    \data_p2[29]_i_7 
       (.I0(\ap_CS_fsm_reg[8] [6]),
        .I1(Q),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\exitcond_flatten_reg_653_pp0_iter2_reg_reg[0] ),
        .I4(ap_enable_reg_pp0_iter0),
        .O(\data_p2[29]_i_7_n_2 ));
  LUT5 #(
    .INIT(32'hAA8A0000)) 
    \data_p2[29]_i_8 
       (.I0(\ap_CS_fsm_reg[8] [4]),
        .I1(Q),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\exitcond_flatten_reg_653_pp0_iter2_reg_reg[0] ),
        .I4(ap_enable_reg_pp0_iter0),
        .O(\data_p2[29]_i_8_n_2 ));
  LUT5 #(
    .INIT(32'hAA8A0000)) 
    \data_p2[29]_i_9 
       (.I0(\ap_CS_fsm_reg[8] [5]),
        .I1(Q),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\exitcond_flatten_reg_653_pp0_iter2_reg_reg[0] ),
        .I4(ap_enable_reg_pp0_iter0),
        .O(\data_p2[29]_i_9_n_2 ));
  LUT6 #(
    .INIT(64'hFFFEFF0E00FE000E)) 
    \data_p2[2]_i_1 
       (.I0(\data_p2[2]_i_2_n_2 ),
        .I1(\data_p2[2]_i_3_n_2 ),
        .I2(\data_p2_reg[29]_0 ),
        .I3(\data_p2[29]_i_6_n_2 ),
        .I4(\data_p2_reg[29]_1 [2]),
        .I5(\data_p2_reg[29]_2 [2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_p2[2]_i_2 
       (.I0(\data_p2_reg[29]_4 [2]),
        .I1(\data_p2_reg[29]_5 [2]),
        .I2(\data_p2_reg[29]_6 [2]),
        .I3(\data_p2[29]_i_7_n_2 ),
        .I4(\data_p2[29]_i_8_n_2 ),
        .I5(\data_p2[29]_i_9_n_2 ),
        .O(\data_p2[2]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \data_p2[2]_i_3 
       (.I0(\data_p2_reg[29]_7 [2]),
        .I1(\data_p2[29]_i_10_n_2 ),
        .I2(\data_p2_reg[29]_8 [2]),
        .I3(\data_p2_reg[29]_9 [2]),
        .I4(\data_p2[29]_i_11_n_2 ),
        .I5(\data_p2[29]_i_12_n_2 ),
        .O(\data_p2[2]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[31]_i_1 
       (.I0(s_ready_t_reg_2),
        .I1(rdata_ack_t),
        .O(load_p2));
  LUT6 #(
    .INIT(64'hFFFEFF0E00FE000E)) 
    \data_p2[3]_i_1 
       (.I0(\data_p2[3]_i_2_n_2 ),
        .I1(\data_p2[3]_i_3_n_2 ),
        .I2(\data_p2_reg[29]_0 ),
        .I3(\data_p2[29]_i_6_n_2 ),
        .I4(\data_p2_reg[29]_1 [3]),
        .I5(\data_p2_reg[29]_2 [3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_p2[3]_i_2 
       (.I0(\data_p2_reg[29]_4 [3]),
        .I1(\data_p2_reg[29]_5 [3]),
        .I2(\data_p2_reg[29]_6 [3]),
        .I3(\data_p2[29]_i_7_n_2 ),
        .I4(\data_p2[29]_i_8_n_2 ),
        .I5(\data_p2[29]_i_9_n_2 ),
        .O(\data_p2[3]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \data_p2[3]_i_3 
       (.I0(\data_p2_reg[29]_7 [3]),
        .I1(\data_p2[29]_i_10_n_2 ),
        .I2(\data_p2_reg[29]_8 [3]),
        .I3(\data_p2_reg[29]_9 [3]),
        .I4(\data_p2[29]_i_11_n_2 ),
        .I5(\data_p2[29]_i_12_n_2 ),
        .O(\data_p2[3]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'hFFFEFF0E00FE000E)) 
    \data_p2[4]_i_1 
       (.I0(\data_p2[4]_i_2_n_2 ),
        .I1(\data_p2[4]_i_3_n_2 ),
        .I2(\data_p2_reg[29]_0 ),
        .I3(\data_p2[29]_i_6_n_2 ),
        .I4(\data_p2_reg[29]_1 [4]),
        .I5(\data_p2_reg[29]_2 [4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_p2[4]_i_2 
       (.I0(\data_p2_reg[29]_4 [4]),
        .I1(\data_p2_reg[29]_5 [4]),
        .I2(\data_p2_reg[29]_6 [4]),
        .I3(\data_p2[29]_i_7_n_2 ),
        .I4(\data_p2[29]_i_8_n_2 ),
        .I5(\data_p2[29]_i_9_n_2 ),
        .O(\data_p2[4]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \data_p2[4]_i_3 
       (.I0(\data_p2_reg[29]_7 [4]),
        .I1(\data_p2[29]_i_10_n_2 ),
        .I2(\data_p2_reg[29]_8 [4]),
        .I3(\data_p2_reg[29]_9 [4]),
        .I4(\data_p2[29]_i_11_n_2 ),
        .I5(\data_p2[29]_i_12_n_2 ),
        .O(\data_p2[4]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'hFFFEFF0E00FE000E)) 
    \data_p2[5]_i_1 
       (.I0(\data_p2[5]_i_2_n_2 ),
        .I1(\data_p2[5]_i_3_n_2 ),
        .I2(\data_p2_reg[29]_0 ),
        .I3(\data_p2[29]_i_6_n_2 ),
        .I4(\data_p2_reg[29]_1 [5]),
        .I5(\data_p2_reg[29]_2 [5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_p2[5]_i_2 
       (.I0(\data_p2_reg[29]_4 [5]),
        .I1(\data_p2_reg[29]_5 [5]),
        .I2(\data_p2_reg[29]_6 [5]),
        .I3(\data_p2[29]_i_7_n_2 ),
        .I4(\data_p2[29]_i_8_n_2 ),
        .I5(\data_p2[29]_i_9_n_2 ),
        .O(\data_p2[5]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \data_p2[5]_i_3 
       (.I0(\data_p2_reg[29]_7 [5]),
        .I1(\data_p2[29]_i_10_n_2 ),
        .I2(\data_p2_reg[29]_8 [5]),
        .I3(\data_p2_reg[29]_9 [5]),
        .I4(\data_p2[29]_i_11_n_2 ),
        .I5(\data_p2[29]_i_12_n_2 ),
        .O(\data_p2[5]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'hFFFEFF0E00FE000E)) 
    \data_p2[6]_i_1 
       (.I0(\data_p2[6]_i_2_n_2 ),
        .I1(\data_p2[6]_i_3_n_2 ),
        .I2(\data_p2_reg[29]_0 ),
        .I3(\data_p2[29]_i_6_n_2 ),
        .I4(\data_p2_reg[29]_1 [6]),
        .I5(\data_p2_reg[29]_2 [6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_p2[6]_i_2 
       (.I0(\data_p2_reg[29]_4 [6]),
        .I1(\data_p2_reg[29]_5 [6]),
        .I2(\data_p2_reg[29]_6 [6]),
        .I3(\data_p2[29]_i_7_n_2 ),
        .I4(\data_p2[29]_i_8_n_2 ),
        .I5(\data_p2[29]_i_9_n_2 ),
        .O(\data_p2[6]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \data_p2[6]_i_3 
       (.I0(\data_p2_reg[29]_7 [6]),
        .I1(\data_p2[29]_i_10_n_2 ),
        .I2(\data_p2_reg[29]_8 [6]),
        .I3(\data_p2_reg[29]_9 [6]),
        .I4(\data_p2[29]_i_11_n_2 ),
        .I5(\data_p2[29]_i_12_n_2 ),
        .O(\data_p2[6]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'hFFFEFF0E00FE000E)) 
    \data_p2[7]_i_1 
       (.I0(\data_p2[7]_i_2_n_2 ),
        .I1(\data_p2[7]_i_3_n_2 ),
        .I2(\data_p2_reg[29]_0 ),
        .I3(\data_p2[29]_i_6_n_2 ),
        .I4(\data_p2_reg[29]_1 [7]),
        .I5(\data_p2_reg[29]_2 [7]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_p2[7]_i_2 
       (.I0(\data_p2_reg[29]_4 [7]),
        .I1(\data_p2_reg[29]_5 [7]),
        .I2(\data_p2_reg[29]_6 [7]),
        .I3(\data_p2[29]_i_7_n_2 ),
        .I4(\data_p2[29]_i_8_n_2 ),
        .I5(\data_p2[29]_i_9_n_2 ),
        .O(\data_p2[7]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \data_p2[7]_i_3 
       (.I0(\data_p2_reg[29]_7 [7]),
        .I1(\data_p2[29]_i_10_n_2 ),
        .I2(\data_p2_reg[29]_8 [7]),
        .I3(\data_p2_reg[29]_9 [7]),
        .I4(\data_p2[29]_i_11_n_2 ),
        .I5(\data_p2[29]_i_12_n_2 ),
        .O(\data_p2[7]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'hFFFEFF0E00FE000E)) 
    \data_p2[8]_i_1 
       (.I0(\data_p2[8]_i_2_n_2 ),
        .I1(\data_p2[8]_i_3_n_2 ),
        .I2(\data_p2_reg[29]_0 ),
        .I3(\data_p2[29]_i_6_n_2 ),
        .I4(\data_p2_reg[29]_1 [8]),
        .I5(\data_p2_reg[29]_2 [8]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_p2[8]_i_2 
       (.I0(\data_p2_reg[29]_4 [8]),
        .I1(\data_p2_reg[29]_5 [8]),
        .I2(\data_p2_reg[29]_6 [8]),
        .I3(\data_p2[29]_i_7_n_2 ),
        .I4(\data_p2[29]_i_8_n_2 ),
        .I5(\data_p2[29]_i_9_n_2 ),
        .O(\data_p2[8]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \data_p2[8]_i_3 
       (.I0(\data_p2_reg[29]_7 [8]),
        .I1(\data_p2[29]_i_10_n_2 ),
        .I2(\data_p2_reg[29]_8 [8]),
        .I3(\data_p2_reg[29]_9 [8]),
        .I4(\data_p2[29]_i_11_n_2 ),
        .I5(\data_p2[29]_i_12_n_2 ),
        .O(\data_p2[8]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'hFFFEFF0E00FE000E)) 
    \data_p2[9]_i_1 
       (.I0(\data_p2[9]_i_2_n_2 ),
        .I1(\data_p2[9]_i_3_n_2 ),
        .I2(\data_p2_reg[29]_0 ),
        .I3(\data_p2[29]_i_6_n_2 ),
        .I4(\data_p2_reg[29]_1 [9]),
        .I5(\data_p2_reg[29]_2 [9]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_p2[9]_i_2 
       (.I0(\data_p2_reg[29]_4 [9]),
        .I1(\data_p2_reg[29]_5 [9]),
        .I2(\data_p2_reg[29]_6 [9]),
        .I3(\data_p2[29]_i_7_n_2 ),
        .I4(\data_p2[29]_i_8_n_2 ),
        .I5(\data_p2[29]_i_9_n_2 ),
        .O(\data_p2[9]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \data_p2[9]_i_3 
       (.I0(\data_p2_reg[29]_7 [9]),
        .I1(\data_p2[29]_i_10_n_2 ),
        .I2(\data_p2_reg[29]_8 [9]),
        .I3(\data_p2_reg[29]_9 [9]),
        .I4(\data_p2[29]_i_11_n_2 ),
        .I5(\data_p2[29]_i_12_n_2 ),
        .O(\data_p2[9]_i_3_n_2 ));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [0]),
        .Q(\data_p2_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [10]),
        .Q(\data_p2_reg_n_2_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [11]),
        .Q(\data_p2_reg_n_2_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [12]),
        .Q(\data_p2_reg_n_2_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [13]),
        .Q(\data_p2_reg_n_2_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [14]),
        .Q(\data_p2_reg_n_2_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [15]),
        .Q(\data_p2_reg_n_2_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [16]),
        .Q(\data_p2_reg_n_2_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [17]),
        .Q(\data_p2_reg_n_2_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [18]),
        .Q(\data_p2_reg_n_2_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [19]),
        .Q(\data_p2_reg_n_2_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [1]),
        .Q(\data_p2_reg_n_2_[1] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [20]),
        .Q(\data_p2_reg_n_2_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [21]),
        .Q(\data_p2_reg_n_2_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [22]),
        .Q(\data_p2_reg_n_2_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [23]),
        .Q(\data_p2_reg_n_2_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [24]),
        .Q(\data_p2_reg_n_2_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [25]),
        .Q(\data_p2_reg_n_2_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [26]),
        .Q(\data_p2_reg_n_2_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [27]),
        .Q(\data_p2_reg_n_2_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [28]),
        .Q(\data_p2_reg_n_2_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [29]),
        .Q(\data_p2_reg_n_2_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [2]),
        .Q(\data_p2_reg_n_2_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [30]),
        .Q(\data_p2_reg_n_2_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [31]),
        .Q(\data_p2_reg_n_2_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [3]),
        .Q(\data_p2_reg_n_2_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [4]),
        .Q(\data_p2_reg_n_2_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [5]),
        .Q(\data_p2_reg_n_2_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [6]),
        .Q(\data_p2_reg_n_2_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [7]),
        .Q(\data_p2_reg_n_2_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [8]),
        .Q(\data_p2_reg_n_2_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [9]),
        .Q(\data_p2_reg_n_2_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \exitcond_flatten_reg_653[0]_i_1 
       (.I0(ap_condition_pp0_exit_iter0_state2),
        .I1(\tmp_mid2_v_reg_670[1]_i_2_n_2 ),
        .I2(\exitcond_flatten_reg_653_reg[0]_1 ),
        .O(\exitcond_flatten_reg_653_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \exitcond_flatten_reg_653_pp0_iter1_reg[0]_i_1 
       (.I0(\exitcond_flatten_reg_653_reg[0]_1 ),
        .I1(\tmp_mid2_v_reg_670[1]_i_2_n_2 ),
        .I2(\exitcond_flatten_reg_653_pp0_iter2_reg_reg[0] ),
        .O(\exitcond_flatten_reg_653_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \exitcond_flatten_reg_653_pp0_iter2_reg[0]_i_1 
       (.I0(\exitcond_flatten_reg_653_pp0_iter2_reg_reg[0] ),
        .I1(\tmp_mid2_v_reg_670[1]_i_2_n_2 ),
        .I2(\data_p2_reg[0]_0 ),
        .O(\exitcond_flatten_reg_653_pp0_iter1_reg_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \gmem_addr_2_reg_717[29]_i_1 
       (.I0(s_ready_t_reg_1),
        .I1(\ap_CS_fsm_reg[8] [4]),
        .I2(\exitcond_flatten_reg_653_reg[0]_1 ),
        .O(\ap_CS_fsm_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \gmem_addr_3_reg_740[29]_i_1 
       (.I0(s_ready_t_reg_1),
        .I1(\ap_CS_fsm_reg[8] [6]),
        .I2(\exitcond_flatten_reg_653_reg[0]_1 ),
        .O(\ap_CS_fsm_reg[7]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \indvar_flatten_next_reg_657[3]_i_1 
       (.I0(\tmp_mid2_v_reg_670[1]_i_2_n_2 ),
        .I1(ap_enable_reg_pp0_iter0),
        .O(ap_enable_reg_pp0_iter0_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \j_1_reg_762[0]_i_1 
       (.I0(\j_mid2_reg_662_reg[0]_3 ),
        .I1(ap_reg_ioackin_gmem_ARREADY740_out),
        .I2(j_1_reg_762[0]),
        .O(\j_mid2_reg_662_reg[0]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'h6F60)) 
    \j_1_reg_762[1]_i_1 
       (.I0(\j_mid2_reg_662_reg[0]_3 ),
        .I1(\j_mid2_reg_662_reg[1]_0 ),
        .I2(ap_reg_ioackin_gmem_ARREADY740_out),
        .I3(j_1_reg_762[1]),
        .O(\j_mid2_reg_662_reg[0]_1 ));
  LUT5 #(
    .INIT(32'h78FF7800)) 
    \j_1_reg_762[2]_i_1 
       (.I0(\j_mid2_reg_662_reg[0]_3 ),
        .I1(\j_mid2_reg_662_reg[1]_0 ),
        .I2(\j_mid2_reg_662_reg[2]_0 ),
        .I3(ap_reg_ioackin_gmem_ARREADY740_out),
        .I4(j_1_reg_762[2]),
        .O(\j_mid2_reg_662_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0008000000080008)) 
    \j_1_reg_762[2]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\ap_CS_fsm_reg[8] [7]),
        .I2(\exitcond_flatten_reg_653_reg[0]_1 ),
        .I3(s_ready_t_reg_1),
        .I4(gmem_BVALID),
        .I5(\j_1_reg_762_reg[0] ),
        .O(ap_reg_ioackin_gmem_ARREADY740_out));
  LUT6 #(
    .INIT(64'h0000FC0CAAAAAAAA)) 
    \j_mid2_reg_662[0]_i_1 
       (.I0(\j_mid2_reg_662_reg[0]_3 ),
        .I1(\j_mid2_reg_662_reg[2]_1 [0]),
        .I2(\j_mid2_reg_662_reg[2]_2 ),
        .I3(j_1_reg_762[0]),
        .I4(\j_mid2_reg_662_reg[2]_3 ),
        .I5(\ap_CS_fsm_reg[1] ),
        .O(\j_mid2_reg_662_reg[0] ));
  LUT6 #(
    .INIT(64'h0000FC0CAAAAAAAA)) 
    \j_mid2_reg_662[1]_i_1 
       (.I0(\j_mid2_reg_662_reg[1]_0 ),
        .I1(\j_mid2_reg_662_reg[2]_1 [1]),
        .I2(\j_mid2_reg_662_reg[2]_2 ),
        .I3(j_1_reg_762[1]),
        .I4(\j_mid2_reg_662_reg[2]_3 ),
        .I5(\ap_CS_fsm_reg[1] ),
        .O(\j_mid2_reg_662_reg[1] ));
  LUT6 #(
    .INIT(64'h0000FC0CAAAAAAAA)) 
    \j_mid2_reg_662[2]_i_1 
       (.I0(\j_mid2_reg_662_reg[2]_0 ),
        .I1(\j_mid2_reg_662_reg[2]_1 [2]),
        .I2(\j_mid2_reg_662_reg[2]_2 ),
        .I3(j_1_reg_762[2]),
        .I4(\j_mid2_reg_662_reg[2]_3 ),
        .I5(\ap_CS_fsm_reg[1] ),
        .O(\j_mid2_reg_662_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'h04)) 
    mem_reg_i_14
       (.I0(Q),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\exitcond_flatten_reg_653_pp0_iter2_reg_reg[0] ),
        .O(\state_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h00000020)) 
    mem_reg_i_9__0
       (.I0(\data_p2_reg[0]_1 ),
        .I1(\data_p2_reg[0]_0 ),
        .I2(\ap_CS_fsm_reg[8] [2]),
        .I3(ap_reg_ioackin_gmem_WREADY),
        .I4(\state_reg[0]_0 ),
        .O(WEBWE));
  LUT2 #(
    .INIT(4'h2)) 
    \out6_sum_reg_828[29]_i_1 
       (.I0(\tmp_mid2_v_reg_670[1]_i_2_n_2 ),
        .I1(\exitcond_flatten_reg_653_pp0_iter2_reg_reg[0] ),
        .O(\exitcond_flatten_reg_653_pp0_iter1_reg_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'hF0FCD0FF)) 
    s_ready_t_i_1__1
       (.I0(s_ready_t_reg_2),
        .I1(gmem_RREADY),
        .I2(rdata_ack_t),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1__1_n_2));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__1_n_2),
        .Q(rdata_ack_t),
        .R(SR));
  LUT5 #(
    .INIT(32'hFC44CCCC)) 
    \state[0]_i_1__0 
       (.I0(gmem_RREADY),
        .I1(Q),
        .I2(rdata_ack_t),
        .I3(s_ready_t_reg_2),
        .I4(state),
        .O(\state[0]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hAEFF)) 
    \state[1]_i_1__0 
       (.I0(gmem_RREADY),
        .I1(state),
        .I2(s_ready_t_reg_2),
        .I3(Q),
        .O(\state[1]_i_1__0_n_2 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__0_n_2 ),
        .Q(Q),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__0_n_2 ),
        .Q(state),
        .S(SR));
  LUT6 #(
    .INIT(64'h0000000054550000)) 
    \tmp_1_3_reg_844[31]_i_1 
       (.I0(s_ready_t_reg_1),
        .I1(ap_reg_ioackin_gmem_AWREADY),
        .I2(gmem_AWREADY),
        .I3(\data_p2_reg[0]_1 ),
        .I4(\ap_CS_fsm_reg[8] [1]),
        .I5(\data_p2_reg[0]_0 ),
        .O(ap_reg_ioackin_gmem_AWREADY_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \tmp_2_cast1_reg_729[2]_i_1 
       (.I0(s_ready_t_reg_1),
        .I1(\ap_CS_fsm_reg[8] [5]),
        .I2(\exitcond_flatten_reg_653_reg[0]_1 ),
        .O(\ap_CS_fsm_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_5_reg_676[3]_i_1 
       (.I0(\tmp_mid2_v_reg_670[1]_i_2_n_2 ),
        .I1(ap_condition_pp0_exit_iter0_state2),
        .O(\ap_CS_fsm_reg[1] ));
  LUT4 #(
    .INIT(16'h7210)) 
    tmp_6_1_fu_584_p2_i_1
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(s_ready_t_reg_2),
        .I3(gmem_RREADY),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp_6_1_fu_584_p2_i_10
       (.I0(\data_p2_reg_n_2_[26] ),
        .I1(\data_p2_reg[31]_0 [26]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(B[9]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp_6_1_fu_584_p2_i_11
       (.I0(\data_p2_reg_n_2_[25] ),
        .I1(\data_p2_reg[31]_0 [25]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(B[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp_6_1_fu_584_p2_i_12
       (.I0(\data_p2_reg_n_2_[24] ),
        .I1(\data_p2_reg[31]_0 [24]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(B[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp_6_1_fu_584_p2_i_13
       (.I0(\data_p2_reg_n_2_[23] ),
        .I1(\data_p2_reg[31]_0 [23]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(B[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp_6_1_fu_584_p2_i_14
       (.I0(\data_p2_reg_n_2_[22] ),
        .I1(\data_p2_reg[31]_0 [22]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(B[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp_6_1_fu_584_p2_i_15
       (.I0(\data_p2_reg_n_2_[21] ),
        .I1(\data_p2_reg[31]_0 [21]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(B[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp_6_1_fu_584_p2_i_16
       (.I0(\data_p2_reg_n_2_[20] ),
        .I1(\data_p2_reg[31]_0 [20]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(B[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp_6_1_fu_584_p2_i_17
       (.I0(\data_p2_reg_n_2_[19] ),
        .I1(\data_p2_reg[31]_0 [19]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(B[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp_6_1_fu_584_p2_i_18
       (.I0(\data_p2_reg_n_2_[18] ),
        .I1(\data_p2_reg[31]_0 [18]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(B[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp_6_1_fu_584_p2_i_19
       (.I0(\data_p2_reg_n_2_[17] ),
        .I1(\data_p2_reg[31]_0 [17]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(B[0]));
  LUT3 #(
    .INIT(8'h04)) 
    tmp_6_1_fu_584_p2_i_2
       (.I0(s_ready_t_reg_1),
        .I1(\ap_CS_fsm_reg[8] [3]),
        .I2(\exitcond_flatten_reg_653_pp0_iter2_reg_reg[0] ),
        .O(\ap_CS_fsm_reg[4]_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp_6_1_fu_584_p2_i_20
       (.I0(\data_p2_reg_n_2_[16] ),
        .I1(\data_p2_reg[31]_0 [16]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(A[16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp_6_1_fu_584_p2_i_21
       (.I0(\data_p2_reg_n_2_[15] ),
        .I1(\data_p2_reg[31]_0 [15]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(A[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp_6_1_fu_584_p2_i_22
       (.I0(\data_p2_reg_n_2_[14] ),
        .I1(\data_p2_reg[31]_0 [14]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(A[14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp_6_1_fu_584_p2_i_23
       (.I0(\data_p2_reg_n_2_[13] ),
        .I1(\data_p2_reg[31]_0 [13]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(A[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp_6_1_fu_584_p2_i_24
       (.I0(\data_p2_reg_n_2_[12] ),
        .I1(\data_p2_reg[31]_0 [12]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(A[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp_6_1_fu_584_p2_i_25
       (.I0(\data_p2_reg_n_2_[11] ),
        .I1(\data_p2_reg[31]_0 [11]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(A[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp_6_1_fu_584_p2_i_26
       (.I0(\data_p2_reg_n_2_[10] ),
        .I1(\data_p2_reg[31]_0 [10]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(A[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp_6_1_fu_584_p2_i_27
       (.I0(\data_p2_reg_n_2_[9] ),
        .I1(\data_p2_reg[31]_0 [9]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(A[9]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp_6_1_fu_584_p2_i_28
       (.I0(\data_p2_reg_n_2_[8] ),
        .I1(\data_p2_reg[31]_0 [8]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(A[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp_6_1_fu_584_p2_i_29
       (.I0(\data_p2_reg_n_2_[7] ),
        .I1(\data_p2_reg[31]_0 [7]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(A[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp_6_1_fu_584_p2_i_30
       (.I0(\data_p2_reg_n_2_[6] ),
        .I1(\data_p2_reg[31]_0 [6]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(A[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp_6_1_fu_584_p2_i_31
       (.I0(\data_p2_reg_n_2_[5] ),
        .I1(\data_p2_reg[31]_0 [5]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(A[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp_6_1_fu_584_p2_i_32
       (.I0(\data_p2_reg_n_2_[4] ),
        .I1(\data_p2_reg[31]_0 [4]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(A[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp_6_1_fu_584_p2_i_33
       (.I0(\data_p2_reg_n_2_[3] ),
        .I1(\data_p2_reg[31]_0 [3]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(A[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp_6_1_fu_584_p2_i_34
       (.I0(\data_p2_reg_n_2_[2] ),
        .I1(\data_p2_reg[31]_0 [2]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(A[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp_6_1_fu_584_p2_i_35
       (.I0(\data_p2_reg_n_2_[1] ),
        .I1(\data_p2_reg[31]_0 [1]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(A[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp_6_1_fu_584_p2_i_36
       (.I0(\data_p2_reg_n_2_[0] ),
        .I1(\data_p2_reg[31]_0 [0]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(A[0]));
  LUT3 #(
    .INIT(8'h04)) 
    tmp_6_1_fu_584_p2_i_4
       (.I0(s_ready_t_reg_1),
        .I1(\ap_CS_fsm_reg[8] [4]),
        .I2(\exitcond_flatten_reg_653_pp0_iter2_reg_reg[0] ),
        .O(\ap_CS_fsm_reg[5]_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp_6_1_fu_584_p2_i_5
       (.I0(\data_p2_reg_n_2_[31] ),
        .I1(\data_p2_reg[31]_0 [31]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(B[14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp_6_1_fu_584_p2_i_6
       (.I0(\data_p2_reg_n_2_[30] ),
        .I1(\data_p2_reg[31]_0 [30]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(B[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp_6_1_fu_584_p2_i_7
       (.I0(\data_p2_reg_n_2_[29] ),
        .I1(\data_p2_reg[31]_0 [29]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(B[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp_6_1_fu_584_p2_i_8
       (.I0(\data_p2_reg_n_2_[28] ),
        .I1(\data_p2_reg[31]_0 [28]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(B[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp_6_1_fu_584_p2_i_9
       (.I0(\data_p2_reg_n_2_[27] ),
        .I1(\data_p2_reg[31]_0 [27]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(B[10]));
  LUT3 #(
    .INIT(8'h04)) 
    tmp_6_2_fu_588_p2_i_1
       (.I0(s_ready_t_reg_1),
        .I1(\ap_CS_fsm_reg[8] [5]),
        .I2(\exitcond_flatten_reg_653_pp0_iter2_reg_reg[0] ),
        .O(\ap_CS_fsm_reg[6]_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    tmp_6_3_fu_600_p2_i_2
       (.I0(s_ready_t_reg_1),
        .I1(\ap_CS_fsm_reg[8] [6]),
        .I2(\exitcond_flatten_reg_653_pp0_iter2_reg_reg[0] ),
        .O(\ap_CS_fsm_reg[7]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \tmp_mid2_v_reg_670[0]_i_1 
       (.I0(\tmp_mid2_v_reg_670_reg[1] [0]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\tmp_mid2_v_reg_670[1]_i_2_n_2 ),
        .I3(ap_condition_pp0_exit_iter0_state2),
        .I4(tmp_mid2_v_reg_670[0]),
        .O(ap_enable_reg_pp0_iter0_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \tmp_mid2_v_reg_670[1]_i_1 
       (.I0(\tmp_mid2_v_reg_670_reg[1] [1]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\tmp_mid2_v_reg_670[1]_i_2_n_2 ),
        .I3(ap_condition_pp0_exit_iter0_state2),
        .I4(tmp_mid2_v_reg_670[1]),
        .O(ap_enable_reg_pp0_iter0_reg));
  LUT6 #(
    .INIT(64'hA8A8A8A0AAAAAAAA)) 
    \tmp_mid2_v_reg_670[1]_i_2 
       (.I0(\ap_CS_fsm_reg[8] [0]),
        .I1(Q),
        .I2(\exitcond_flatten_reg_653_reg[0]_1 ),
        .I3(\out6_sum_reg_828_reg[29] ),
        .I4(gmem_ARREADY),
        .I5(ap_enable_reg_pp0_iter1),
        .O(\tmp_mid2_v_reg_670[1]_i_2_n_2 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_gmem_m_axi_throttl
   (Q,
    AWREADY_Dummy,
    \throttl_cnt_reg[1]_0 ,
    m_axi_gmem_AWVALID,
    throttl_cnt1,
    \throttl_cnt_reg[6]_0 ,
    D,
    \throttl_cnt_reg[3]_0 ,
    throttl_cnt10_out__4,
    m_axi_gmem_AWREADY,
    AWVALID_Dummy,
    SR,
    E,
    ap_clk);
  output [1:0]Q;
  output AWREADY_Dummy;
  output \throttl_cnt_reg[1]_0 ;
  output m_axi_gmem_AWVALID;
  output throttl_cnt1;
  output \throttl_cnt_reg[6]_0 ;
  input [1:0]D;
  input [1:0]\throttl_cnt_reg[3]_0 ;
  input throttl_cnt10_out__4;
  input m_axi_gmem_AWREADY;
  input AWVALID_Dummy;
  input [0:0]SR;
  input [0:0]E;
  input ap_clk;

  wire AWREADY_Dummy;
  wire AWVALID_Dummy;
  wire [1:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire [3:2]p_0_in;
  wire throttl_cnt1;
  wire throttl_cnt10_out__4;
  wire \throttl_cnt[4]_i_1_n_2 ;
  wire \throttl_cnt[5]_i_1_n_2 ;
  wire \throttl_cnt[5]_i_2_n_2 ;
  wire \throttl_cnt[6]_i_1_n_2 ;
  wire \throttl_cnt[7]_i_2_n_2 ;
  wire \throttl_cnt[7]_i_5_n_2 ;
  wire \throttl_cnt[7]_i_6_n_2 ;
  wire \throttl_cnt_reg[1]_0 ;
  wire [1:0]\throttl_cnt_reg[3]_0 ;
  wire \throttl_cnt_reg[6]_0 ;
  wire [7:2]throttl_cnt_reg__0;

  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \could_multi_bursts.AWVALID_Dummy_i_2 
       (.I0(m_axi_gmem_AWREADY),
        .I1(\throttl_cnt_reg[1]_0 ),
        .I2(throttl_cnt_reg__0[6]),
        .I3(throttl_cnt_reg__0[7]),
        .I4(throttl_cnt_reg__0[5]),
        .I5(throttl_cnt_reg__0[4]),
        .O(AWREADY_Dummy));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \could_multi_bursts.awaddr_buf[31]_i_4 
       (.I0(throttl_cnt_reg__0[6]),
        .I1(throttl_cnt_reg__0[7]),
        .I2(throttl_cnt_reg__0[5]),
        .I3(throttl_cnt_reg__0[4]),
        .O(\throttl_cnt_reg[6]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    m_axi_gmem_AWVALID_INST_0
       (.I0(AWVALID_Dummy),
        .I1(\throttl_cnt_reg[1]_0 ),
        .I2(throttl_cnt_reg__0[6]),
        .I3(throttl_cnt_reg__0[7]),
        .I4(throttl_cnt_reg__0[5]),
        .I5(throttl_cnt_reg__0[4]),
        .O(m_axi_gmem_AWVALID));
  LUT4 #(
    .INIT(16'hFFFE)) 
    m_axi_gmem_AWVALID_INST_0_i_1
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(throttl_cnt_reg__0[3]),
        .I3(throttl_cnt_reg__0[2]),
        .O(\throttl_cnt_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT5 #(
    .INIT(32'hBBB8888B)) 
    \throttl_cnt[2]_i_1 
       (.I0(\throttl_cnt_reg[3]_0 [0]),
        .I1(throttl_cnt10_out__4),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(throttl_cnt_reg__0[2]),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'hBBBBBBB88888888B)) 
    \throttl_cnt[3]_i_1 
       (.I0(\throttl_cnt_reg[3]_0 [1]),
        .I1(throttl_cnt10_out__4),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(throttl_cnt_reg__0[2]),
        .I5(throttl_cnt_reg__0[3]),
        .O(p_0_in[3]));
  LUT6 #(
    .INIT(64'h4444444444444441)) 
    \throttl_cnt[4]_i_1 
       (.I0(throttl_cnt10_out__4),
        .I1(throttl_cnt_reg__0[4]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(throttl_cnt_reg__0[2]),
        .I5(throttl_cnt_reg__0[3]),
        .O(\throttl_cnt[4]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h4444444444414444)) 
    \throttl_cnt[5]_i_1 
       (.I0(throttl_cnt10_out__4),
        .I1(throttl_cnt_reg__0[5]),
        .I2(throttl_cnt_reg__0[3]),
        .I3(throttl_cnt_reg__0[2]),
        .I4(\throttl_cnt[5]_i_2_n_2 ),
        .I5(throttl_cnt_reg__0[4]),
        .O(\throttl_cnt[5]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \throttl_cnt[5]_i_2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\throttl_cnt[5]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'h41)) 
    \throttl_cnt[6]_i_1 
       (.I0(throttl_cnt10_out__4),
        .I1(throttl_cnt_reg__0[6]),
        .I2(\throttl_cnt[7]_i_5_n_2 ),
        .O(\throttl_cnt[6]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT4 #(
    .INIT(16'h4441)) 
    \throttl_cnt[7]_i_2 
       (.I0(throttl_cnt10_out__4),
        .I1(throttl_cnt_reg__0[7]),
        .I2(\throttl_cnt[7]_i_5_n_2 ),
        .I3(throttl_cnt_reg__0[6]),
        .O(\throttl_cnt[7]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \throttl_cnt[7]_i_4 
       (.I0(throttl_cnt_reg__0[3]),
        .I1(throttl_cnt_reg__0[4]),
        .I2(Q[1]),
        .I3(throttl_cnt_reg__0[2]),
        .I4(\throttl_cnt[7]_i_6_n_2 ),
        .O(throttl_cnt1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \throttl_cnt[7]_i_5 
       (.I0(throttl_cnt_reg__0[4]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(throttl_cnt_reg__0[2]),
        .I4(throttl_cnt_reg__0[3]),
        .I5(throttl_cnt_reg__0[5]),
        .O(\throttl_cnt[7]_i_5_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \throttl_cnt[7]_i_6 
       (.I0(throttl_cnt_reg__0[6]),
        .I1(throttl_cnt_reg__0[5]),
        .I2(Q[0]),
        .I3(throttl_cnt_reg__0[7]),
        .O(\throttl_cnt[7]_i_6_n_2 ));
  FDRE \throttl_cnt_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE \throttl_cnt_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \throttl_cnt_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[2]),
        .Q(throttl_cnt_reg__0[2]),
        .R(SR));
  FDRE \throttl_cnt_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[3]),
        .Q(throttl_cnt_reg__0[3]),
        .R(SR));
  FDRE \throttl_cnt_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\throttl_cnt[4]_i_1_n_2 ),
        .Q(throttl_cnt_reg__0[4]),
        .R(SR));
  FDRE \throttl_cnt_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\throttl_cnt[5]_i_1_n_2 ),
        .Q(throttl_cnt_reg__0[5]),
        .R(SR));
  FDRE \throttl_cnt_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\throttl_cnt[6]_i_1_n_2 ),
        .Q(throttl_cnt_reg__0[6]),
        .R(SR));
  FDRE \throttl_cnt_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\throttl_cnt[7]_i_2_n_2 ),
        .Q(throttl_cnt_reg__0[7]),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_gmem_m_axi_write
   (gmem_WREADY,
    SR,
    gmem_AWREADY,
    full_n_reg,
    gmem_BVALID,
    AWVALID_Dummy,
    \bus_equal_gen.WVALID_Dummy_reg_0 ,
    m_axi_gmem_WLAST,
    E,
    throttl_cnt10_out__4,
    D,
    \could_multi_bursts.awlen_buf_reg[3]_0 ,
    \usedw_reg[5] ,
    \ap_CS_fsm_reg[8] ,
    ap_enable_reg_pp0_iter2_reg,
    gmem_RREADY,
    \ap_CS_fsm_reg[8]_0 ,
    ap_reg_ioackin_gmem_ARREADY_reg,
    ap_reg_ioackin_gmem_WREADY_reg,
    \exitcond_flatten_reg_653_reg[0] ,
    DI,
    m_axi_gmem_AWADDR,
    S,
    ap_enable_reg_pp0_iter0_reg,
    ap_enable_reg_pp0_iter2_reg_0,
    \exitcond_flatten_reg_653_reg[0]_0 ,
    \exitcond_flatten_reg_653_pp0_iter1_reg_reg[0] ,
    \exitcond_flatten_reg_653_reg[0]_1 ,
    \exitcond_flatten_reg_653_pp0_iter1_reg_reg[0]_0 ,
    \exitcond_flatten_reg_653_reg[0]_2 ,
    \exitcond_flatten_reg_653_pp0_iter1_reg_reg[0]_1 ,
    \usedw_reg[6] ,
    m_axi_gmem_WDATA,
    m_axi_gmem_WSTRB,
    ap_clk,
    Q,
    WEBWE,
    ap_rst_n,
    AWREADY_Dummy,
    m_axi_gmem_WREADY,
    throttl_cnt1,
    \could_multi_bursts.loop_cnt_reg[5]_0 ,
    \could_multi_bursts.loop_cnt_reg[5]_1 ,
    m_axi_gmem_AWREADY,
    \throttl_cnt_reg[1] ,
    gmem_AWVALID,
    \q_tmp_reg[0] ,
    ap_reg_ioackin_gmem_WREADY,
    \tmp_15_reg_757_pp0_iter1_reg_reg[4] ,
    empty_n_reg,
    empty_n_reg_0,
    m_axi_gmem_BVALID,
    ap_block_pp0_stage3_11001,
    ap_enable_reg_pp0_iter1,
    tmp_6_2_reg_813_reg__0,
    tmp_6_2_reg_813_reg__0_0,
    tmp_6_2_reg_813_reg__0_1,
    ap_enable_reg_pp0_iter0,
    \FSM_sequential_state[1]_i_2__0 ,
    \FSM_sequential_state[1]_i_2__0_0 ,
    \FSM_sequential_state[1]_i_2__0_1 ,
    \B4_sum_reg_695_reg[29] ,
    tmp_6_fu_580_p2,
    \FSM_sequential_state[1]_i_5 ,
    \ap_CS_fsm_reg[3] ,
    ap_reg_ioackin_gmem_ARREADY_reg_0,
    \data_p2_reg[29] ,
    ap_reg_ioackin_gmem_AWREADY,
    \data_p2_reg[0] ,
    \usedw_reg[7] );
  output gmem_WREADY;
  output [0:0]SR;
  output gmem_AWREADY;
  output full_n_reg;
  output gmem_BVALID;
  output AWVALID_Dummy;
  output \bus_equal_gen.WVALID_Dummy_reg_0 ;
  output m_axi_gmem_WLAST;
  output [0:0]E;
  output throttl_cnt10_out__4;
  output [1:0]D;
  output [3:0]\could_multi_bursts.awlen_buf_reg[3]_0 ;
  output [5:0]\usedw_reg[5] ;
  output \ap_CS_fsm_reg[8] ;
  output ap_enable_reg_pp0_iter2_reg;
  output gmem_RREADY;
  output \ap_CS_fsm_reg[8]_0 ;
  output ap_reg_ioackin_gmem_ARREADY_reg;
  output [1:0]ap_reg_ioackin_gmem_WREADY_reg;
  output \exitcond_flatten_reg_653_reg[0] ;
  output [0:0]DI;
  output [29:0]m_axi_gmem_AWADDR;
  output [3:0]S;
  output ap_enable_reg_pp0_iter0_reg;
  output ap_enable_reg_pp0_iter2_reg_0;
  output [0:0]\exitcond_flatten_reg_653_reg[0]_0 ;
  output \exitcond_flatten_reg_653_pp0_iter1_reg_reg[0] ;
  output [0:0]\exitcond_flatten_reg_653_reg[0]_1 ;
  output \exitcond_flatten_reg_653_pp0_iter1_reg_reg[0]_0 ;
  output [0:0]\exitcond_flatten_reg_653_reg[0]_2 ;
  output [0:0]\exitcond_flatten_reg_653_pp0_iter1_reg_reg[0]_1 ;
  output [2:0]\usedw_reg[6] ;
  output [31:0]m_axi_gmem_WDATA;
  output [3:0]m_axi_gmem_WSTRB;
  input ap_clk;
  input [31:0]Q;
  input [0:0]WEBWE;
  input ap_rst_n;
  input AWREADY_Dummy;
  input m_axi_gmem_WREADY;
  input throttl_cnt1;
  input \could_multi_bursts.loop_cnt_reg[5]_0 ;
  input \could_multi_bursts.loop_cnt_reg[5]_1 ;
  input m_axi_gmem_AWREADY;
  input [1:0]\throttl_cnt_reg[1] ;
  input gmem_AWVALID;
  input \q_tmp_reg[0] ;
  input ap_reg_ioackin_gmem_WREADY;
  input [4:0]\tmp_15_reg_757_pp0_iter1_reg_reg[4] ;
  input empty_n_reg;
  input empty_n_reg_0;
  input m_axi_gmem_BVALID;
  input ap_block_pp0_stage3_11001;
  input ap_enable_reg_pp0_iter1;
  input tmp_6_2_reg_813_reg__0;
  input tmp_6_2_reg_813_reg__0_0;
  input tmp_6_2_reg_813_reg__0_1;
  input ap_enable_reg_pp0_iter0;
  input \FSM_sequential_state[1]_i_2__0 ;
  input \FSM_sequential_state[1]_i_2__0_0 ;
  input \FSM_sequential_state[1]_i_2__0_1 ;
  input \B4_sum_reg_695_reg[29] ;
  input tmp_6_fu_580_p2;
  input [0:0]\FSM_sequential_state[1]_i_5 ;
  input \ap_CS_fsm_reg[3] ;
  input ap_reg_ioackin_gmem_ARREADY_reg_0;
  input [29:0]\data_p2_reg[29] ;
  input ap_reg_ioackin_gmem_AWREADY;
  input [0:0]\data_p2_reg[0] ;
  input [6:0]\usedw_reg[7] ;

  wire AWREADY_Dummy;
  wire AWVALID_Dummy;
  wire \B4_sum_reg_695_reg[29] ;
  wire [1:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire \FSM_sequential_state[1]_i_2__0 ;
  wire \FSM_sequential_state[1]_i_2__0_0 ;
  wire \FSM_sequential_state[1]_i_2__0_1 ;
  wire [0:0]\FSM_sequential_state[1]_i_5 ;
  wire [31:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire [31:2]align_len0;
  wire align_len0_0;
  wire \align_len0_inferred__1/i__carry_n_4 ;
  wire \align_len0_inferred__1/i__carry_n_5 ;
  wire \align_len_reg_n_2_[2] ;
  wire \align_len_reg_n_2_[31] ;
  wire \ap_CS_fsm_reg[3] ;
  wire \ap_CS_fsm_reg[8] ;
  wire \ap_CS_fsm_reg[8]_0 ;
  wire ap_block_pp0_stage3_11001;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2_reg;
  wire ap_enable_reg_pp0_iter2_reg_0;
  wire ap_reg_ioackin_gmem_ARREADY_reg;
  wire ap_reg_ioackin_gmem_ARREADY_reg_0;
  wire ap_reg_ioackin_gmem_AWREADY;
  wire ap_reg_ioackin_gmem_WREADY;
  wire [1:0]ap_reg_ioackin_gmem_WREADY_reg;
  wire ap_rst_n;
  wire [31:2]awaddr_tmp;
  wire [3:0]beat_len_buf;
  wire buff_wdata_n_13;
  wire buff_wdata_n_19;
  wire buff_wdata_n_28;
  wire buff_wdata_n_29;
  wire buff_wdata_n_30;
  wire buff_wdata_n_31;
  wire buff_wdata_n_32;
  wire buff_wdata_n_33;
  wire buff_wdata_n_34;
  wire buff_wdata_n_35;
  wire buff_wdata_n_36;
  wire buff_wdata_n_37;
  wire buff_wdata_n_38;
  wire buff_wdata_n_39;
  wire buff_wdata_n_40;
  wire buff_wdata_n_41;
  wire buff_wdata_n_42;
  wire buff_wdata_n_43;
  wire buff_wdata_n_44;
  wire buff_wdata_n_45;
  wire buff_wdata_n_46;
  wire buff_wdata_n_47;
  wire buff_wdata_n_48;
  wire buff_wdata_n_49;
  wire buff_wdata_n_50;
  wire buff_wdata_n_51;
  wire buff_wdata_n_52;
  wire buff_wdata_n_53;
  wire buff_wdata_n_54;
  wire buff_wdata_n_55;
  wire buff_wdata_n_56;
  wire buff_wdata_n_57;
  wire buff_wdata_n_58;
  wire buff_wdata_n_59;
  wire burst_valid;
  wire \bus_equal_gen.WVALID_Dummy_reg_0 ;
  wire \bus_equal_gen.fifo_burst_n_10 ;
  wire \bus_equal_gen.fifo_burst_n_11 ;
  wire \bus_equal_gen.fifo_burst_n_12 ;
  wire \bus_equal_gen.fifo_burst_n_13 ;
  wire \bus_equal_gen.fifo_burst_n_14 ;
  wire \bus_equal_gen.fifo_burst_n_15 ;
  wire \bus_equal_gen.fifo_burst_n_16 ;
  wire \bus_equal_gen.fifo_burst_n_17 ;
  wire \bus_equal_gen.fifo_burst_n_18 ;
  wire \bus_equal_gen.fifo_burst_n_3 ;
  wire \bus_equal_gen.fifo_burst_n_8 ;
  wire \bus_equal_gen.fifo_burst_n_9 ;
  wire \bus_equal_gen.len_cnt[7]_i_3_n_2 ;
  wire [7:0]\bus_equal_gen.len_cnt_reg__0 ;
  wire \could_multi_bursts.awaddr_buf[31]_i_6_n_2 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_3_n_2 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_4_n_2 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_5_n_2 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_3_n_2 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_4_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[31]_i_7_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[31]_i_7_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_5 ;
  wire [3:0]\could_multi_bursts.awlen_buf_reg[3]_0 ;
  wire \could_multi_bursts.last_loop__10 ;
  wire \could_multi_bursts.last_sect_buf_reg_n_2 ;
  wire \could_multi_bursts.loop_cnt_reg[5]_0 ;
  wire \could_multi_bursts.loop_cnt_reg[5]_1 ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg__0 ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg_n_2 ;
  wire [31:2]data1;
  wire [0:0]\data_p2_reg[0] ;
  wire [29:0]\data_p2_reg[29] ;
  wire data_valid;
  wire empty_n_reg;
  wire empty_n_reg_0;
  wire [31:2]end_addr;
  wire \end_addr_buf_reg_n_2_[10] ;
  wire \end_addr_buf_reg_n_2_[11] ;
  wire \end_addr_buf_reg_n_2_[2] ;
  wire \end_addr_buf_reg_n_2_[3] ;
  wire \end_addr_buf_reg_n_2_[4] ;
  wire \end_addr_buf_reg_n_2_[5] ;
  wire \end_addr_buf_reg_n_2_[6] ;
  wire \end_addr_buf_reg_n_2_[7] ;
  wire \end_addr_buf_reg_n_2_[8] ;
  wire \end_addr_buf_reg_n_2_[9] ;
  wire end_addr_carry__0_i_1_n_2;
  wire end_addr_carry__0_i_2_n_2;
  wire end_addr_carry__0_i_3_n_2;
  wire end_addr_carry__0_i_4_n_2;
  wire end_addr_carry__0_n_2;
  wire end_addr_carry__0_n_3;
  wire end_addr_carry__0_n_4;
  wire end_addr_carry__0_n_5;
  wire end_addr_carry__1_i_1_n_2;
  wire end_addr_carry__1_i_2_n_2;
  wire end_addr_carry__1_i_3_n_2;
  wire end_addr_carry__1_i_4_n_2;
  wire end_addr_carry__1_n_2;
  wire end_addr_carry__1_n_3;
  wire end_addr_carry__1_n_4;
  wire end_addr_carry__1_n_5;
  wire end_addr_carry__2_i_1_n_2;
  wire end_addr_carry__2_i_2_n_2;
  wire end_addr_carry__2_i_3_n_2;
  wire end_addr_carry__2_i_4_n_2;
  wire end_addr_carry__2_n_2;
  wire end_addr_carry__2_n_3;
  wire end_addr_carry__2_n_4;
  wire end_addr_carry__2_n_5;
  wire end_addr_carry__3_i_1_n_2;
  wire end_addr_carry__3_i_2_n_2;
  wire end_addr_carry__3_i_3_n_2;
  wire end_addr_carry__3_i_4_n_2;
  wire end_addr_carry__3_n_2;
  wire end_addr_carry__3_n_3;
  wire end_addr_carry__3_n_4;
  wire end_addr_carry__3_n_5;
  wire end_addr_carry__4_i_1_n_2;
  wire end_addr_carry__4_i_2_n_2;
  wire end_addr_carry__4_i_3_n_2;
  wire end_addr_carry__4_i_4_n_2;
  wire end_addr_carry__4_n_2;
  wire end_addr_carry__4_n_3;
  wire end_addr_carry__4_n_4;
  wire end_addr_carry__4_n_5;
  wire end_addr_carry__5_i_1_n_2;
  wire end_addr_carry__5_i_2_n_2;
  wire end_addr_carry__5_i_3_n_2;
  wire end_addr_carry__5_i_4_n_2;
  wire end_addr_carry__5_n_2;
  wire end_addr_carry__5_n_3;
  wire end_addr_carry__5_n_4;
  wire end_addr_carry__5_n_5;
  wire end_addr_carry__6_i_1_n_2;
  wire end_addr_carry__6_i_2_n_2;
  wire end_addr_carry__6_n_5;
  wire end_addr_carry_i_1_n_2;
  wire end_addr_carry_i_2_n_2;
  wire end_addr_carry_i_3_n_2;
  wire end_addr_carry_i_4_n_2;
  wire end_addr_carry_n_2;
  wire end_addr_carry_n_3;
  wire end_addr_carry_n_4;
  wire end_addr_carry_n_5;
  wire \exitcond_flatten_reg_653_pp0_iter1_reg_reg[0] ;
  wire \exitcond_flatten_reg_653_pp0_iter1_reg_reg[0]_0 ;
  wire [0:0]\exitcond_flatten_reg_653_pp0_iter1_reg_reg[0]_1 ;
  wire \exitcond_flatten_reg_653_reg[0] ;
  wire [0:0]\exitcond_flatten_reg_653_reg[0]_0 ;
  wire [0:0]\exitcond_flatten_reg_653_reg[0]_1 ;
  wire [0:0]\exitcond_flatten_reg_653_reg[0]_2 ;
  wire fifo_resp_ready;
  wire [32:32]fifo_wreq_data;
  wire fifo_wreq_n_10;
  wire fifo_wreq_n_11;
  wire fifo_wreq_n_12;
  wire fifo_wreq_n_13;
  wire fifo_wreq_n_14;
  wire fifo_wreq_n_15;
  wire fifo_wreq_n_16;
  wire fifo_wreq_n_17;
  wire fifo_wreq_n_18;
  wire fifo_wreq_n_19;
  wire fifo_wreq_n_20;
  wire fifo_wreq_n_21;
  wire fifo_wreq_n_22;
  wire fifo_wreq_n_23;
  wire fifo_wreq_n_26;
  wire fifo_wreq_n_27;
  wire fifo_wreq_n_28;
  wire fifo_wreq_n_29;
  wire fifo_wreq_n_30;
  wire fifo_wreq_n_31;
  wire fifo_wreq_n_32;
  wire fifo_wreq_n_35;
  wire fifo_wreq_n_36;
  wire fifo_wreq_n_37;
  wire fifo_wreq_n_38;
  wire fifo_wreq_n_39;
  wire fifo_wreq_n_4;
  wire fifo_wreq_n_40;
  wire fifo_wreq_n_41;
  wire fifo_wreq_n_42;
  wire fifo_wreq_n_43;
  wire fifo_wreq_n_44;
  wire fifo_wreq_n_45;
  wire fifo_wreq_n_46;
  wire fifo_wreq_n_47;
  wire fifo_wreq_n_48;
  wire fifo_wreq_n_49;
  wire fifo_wreq_n_5;
  wire fifo_wreq_n_50;
  wire fifo_wreq_n_51;
  wire fifo_wreq_n_52;
  wire fifo_wreq_n_53;
  wire fifo_wreq_n_54;
  wire fifo_wreq_n_55;
  wire fifo_wreq_n_56;
  wire fifo_wreq_n_57;
  wire fifo_wreq_n_58;
  wire fifo_wreq_n_59;
  wire fifo_wreq_n_6;
  wire fifo_wreq_n_60;
  wire fifo_wreq_n_61;
  wire fifo_wreq_n_62;
  wire fifo_wreq_n_63;
  wire fifo_wreq_n_64;
  wire fifo_wreq_n_65;
  wire fifo_wreq_n_66;
  wire fifo_wreq_n_67;
  wire fifo_wreq_n_7;
  wire fifo_wreq_n_8;
  wire fifo_wreq_n_9;
  wire fifo_wreq_valid;
  wire fifo_wreq_valid_buf_reg_n_2;
  wire first_sect;
  wire first_sect_carry__0_i_1_n_2;
  wire first_sect_carry__0_i_2_n_2;
  wire first_sect_carry__0_i_3_n_2;
  wire first_sect_carry__0_n_4;
  wire first_sect_carry__0_n_5;
  wire first_sect_carry_i_1_n_2;
  wire first_sect_carry_i_2_n_2;
  wire first_sect_carry_i_3_n_2;
  wire first_sect_carry_i_4_n_2;
  wire first_sect_carry_n_2;
  wire first_sect_carry_n_3;
  wire first_sect_carry_n_4;
  wire first_sect_carry_n_5;
  wire full_n_reg;
  wire gmem_AWREADY;
  wire gmem_AWVALID;
  wire gmem_BVALID;
  wire gmem_RREADY;
  wire gmem_WREADY;
  wire invalid_len_event;
  wire invalid_len_event_reg1;
  wire invalid_len_event_reg2;
  wire last_sect;
  wire last_sect_carry__0_n_4;
  wire last_sect_carry__0_n_5;
  wire last_sect_carry_n_2;
  wire last_sect_carry_n_3;
  wire last_sect_carry_n_4;
  wire last_sect_carry_n_5;
  wire [29:0]m_axi_gmem_AWADDR;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_BVALID;
  wire [31:0]m_axi_gmem_WDATA;
  wire m_axi_gmem_WLAST;
  wire m_axi_gmem_WREADY;
  wire [3:0]m_axi_gmem_WSTRB;
  wire next_resp;
  wire next_resp0;
  wire next_wreq;
  wire [19:0]p_0_in0_in;
  wire [5:0]p_0_in__0;
  wire [7:0]p_0_in__1;
  wire p_26_in;
  wire p_30_in;
  wire push;
  wire \q_tmp_reg[0] ;
  wire rs2f_wreq_ack;
  wire [29:0]rs2f_wreq_data;
  wire rs2f_wreq_valid;
  wire [31:2]sect_addr;
  wire \sect_addr_buf_reg_n_2_[10] ;
  wire \sect_addr_buf_reg_n_2_[11] ;
  wire \sect_addr_buf_reg_n_2_[12] ;
  wire \sect_addr_buf_reg_n_2_[13] ;
  wire \sect_addr_buf_reg_n_2_[14] ;
  wire \sect_addr_buf_reg_n_2_[15] ;
  wire \sect_addr_buf_reg_n_2_[16] ;
  wire \sect_addr_buf_reg_n_2_[17] ;
  wire \sect_addr_buf_reg_n_2_[18] ;
  wire \sect_addr_buf_reg_n_2_[19] ;
  wire \sect_addr_buf_reg_n_2_[20] ;
  wire \sect_addr_buf_reg_n_2_[21] ;
  wire \sect_addr_buf_reg_n_2_[22] ;
  wire \sect_addr_buf_reg_n_2_[23] ;
  wire \sect_addr_buf_reg_n_2_[24] ;
  wire \sect_addr_buf_reg_n_2_[25] ;
  wire \sect_addr_buf_reg_n_2_[26] ;
  wire \sect_addr_buf_reg_n_2_[27] ;
  wire \sect_addr_buf_reg_n_2_[28] ;
  wire \sect_addr_buf_reg_n_2_[29] ;
  wire \sect_addr_buf_reg_n_2_[2] ;
  wire \sect_addr_buf_reg_n_2_[30] ;
  wire \sect_addr_buf_reg_n_2_[31] ;
  wire \sect_addr_buf_reg_n_2_[3] ;
  wire \sect_addr_buf_reg_n_2_[4] ;
  wire \sect_addr_buf_reg_n_2_[5] ;
  wire \sect_addr_buf_reg_n_2_[6] ;
  wire \sect_addr_buf_reg_n_2_[7] ;
  wire \sect_addr_buf_reg_n_2_[8] ;
  wire \sect_addr_buf_reg_n_2_[9] ;
  wire [19:0]sect_cnt;
  wire [19:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_2;
  wire sect_cnt0_carry__0_n_3;
  wire sect_cnt0_carry__0_n_4;
  wire sect_cnt0_carry__0_n_5;
  wire sect_cnt0_carry__1_n_2;
  wire sect_cnt0_carry__1_n_3;
  wire sect_cnt0_carry__1_n_4;
  wire sect_cnt0_carry__1_n_5;
  wire sect_cnt0_carry__2_n_2;
  wire sect_cnt0_carry__2_n_3;
  wire sect_cnt0_carry__2_n_4;
  wire sect_cnt0_carry__2_n_5;
  wire sect_cnt0_carry__3_n_4;
  wire sect_cnt0_carry__3_n_5;
  wire sect_cnt0_carry_n_2;
  wire sect_cnt0_carry_n_3;
  wire sect_cnt0_carry_n_4;
  wire sect_cnt0_carry_n_5;
  wire [9:4]sect_len_buf;
  wire \sect_len_buf[0]_i_1_n_2 ;
  wire \sect_len_buf[1]_i_1_n_2 ;
  wire \sect_len_buf[2]_i_1_n_2 ;
  wire \sect_len_buf[3]_i_1_n_2 ;
  wire \sect_len_buf[4]_i_1_n_2 ;
  wire \sect_len_buf[5]_i_1_n_2 ;
  wire \sect_len_buf[6]_i_1_n_2 ;
  wire \sect_len_buf[7]_i_1_n_2 ;
  wire \sect_len_buf[8]_i_1_n_2 ;
  wire \sect_len_buf[9]_i_2_n_2 ;
  wire \sect_len_buf_reg_n_2_[0] ;
  wire \sect_len_buf_reg_n_2_[1] ;
  wire \sect_len_buf_reg_n_2_[2] ;
  wire \sect_len_buf_reg_n_2_[3] ;
  wire [31:2]start_addr_buf;
  wire \start_addr_reg_n_2_[10] ;
  wire \start_addr_reg_n_2_[11] ;
  wire \start_addr_reg_n_2_[12] ;
  wire \start_addr_reg_n_2_[13] ;
  wire \start_addr_reg_n_2_[14] ;
  wire \start_addr_reg_n_2_[15] ;
  wire \start_addr_reg_n_2_[16] ;
  wire \start_addr_reg_n_2_[17] ;
  wire \start_addr_reg_n_2_[18] ;
  wire \start_addr_reg_n_2_[19] ;
  wire \start_addr_reg_n_2_[20] ;
  wire \start_addr_reg_n_2_[21] ;
  wire \start_addr_reg_n_2_[22] ;
  wire \start_addr_reg_n_2_[23] ;
  wire \start_addr_reg_n_2_[24] ;
  wire \start_addr_reg_n_2_[25] ;
  wire \start_addr_reg_n_2_[26] ;
  wire \start_addr_reg_n_2_[27] ;
  wire \start_addr_reg_n_2_[28] ;
  wire \start_addr_reg_n_2_[29] ;
  wire \start_addr_reg_n_2_[2] ;
  wire \start_addr_reg_n_2_[30] ;
  wire \start_addr_reg_n_2_[31] ;
  wire \start_addr_reg_n_2_[3] ;
  wire \start_addr_reg_n_2_[4] ;
  wire \start_addr_reg_n_2_[5] ;
  wire \start_addr_reg_n_2_[6] ;
  wire \start_addr_reg_n_2_[7] ;
  wire \start_addr_reg_n_2_[8] ;
  wire \start_addr_reg_n_2_[9] ;
  wire throttl_cnt1;
  wire throttl_cnt10_out__4;
  wire [1:0]\throttl_cnt_reg[1] ;
  wire [4:0]\tmp_15_reg_757_pp0_iter1_reg_reg[4] ;
  wire tmp_6_2_reg_813_reg__0;
  wire tmp_6_2_reg_813_reg__0_0;
  wire tmp_6_2_reg_813_reg__0_1;
  wire tmp_6_fu_580_p2;
  wire [3:0]tmp_strb;
  wire [5:0]\usedw_reg[5] ;
  wire [2:0]\usedw_reg[6] ;
  wire [6:0]\usedw_reg[7] ;
  wire wreq_handling_reg_n_2;
  wire zero_len_event0;
  wire [3:2]\NLW_align_len0_inferred__1/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_align_len0_inferred__1/i__carry_O_UNCONNECTED ;
  wire [3:2]\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_7_CO_UNCONNECTED ;
  wire [3:3]\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_7_O_UNCONNECTED ;
  wire [0:0]\NLW_could_multi_bursts.awaddr_buf_reg[4]_i_2_O_UNCONNECTED ;
  wire [0:0]NLW_end_addr_carry_O_UNCONNECTED;
  wire [3:1]NLW_end_addr_carry__6_CO_UNCONNECTED;
  wire [3:2]NLW_end_addr_carry__6_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_first_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_last_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_sect_cnt0_carry__3_CO_UNCONNECTED;
  wire [3:3]NLW_sect_cnt0_carry__3_O_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\NLW_align_len0_inferred__1/i__carry_CO_UNCONNECTED [3:2],\align_len0_inferred__1/i__carry_n_4 ,\align_len0_inferred__1/i__carry_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,fifo_wreq_data,1'b0}),
        .O({\NLW_align_len0_inferred__1/i__carry_O_UNCONNECTED [3],align_len0[31],align_len0[2],\NLW_align_len0_inferred__1/i__carry_O_UNCONNECTED [0]}),
        .S({1'b0,1'b1,zero_len_event0,1'b1}));
  FDRE \align_len_reg[2] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(align_len0[2]),
        .Q(\align_len_reg_n_2_[2] ),
        .R(fifo_wreq_n_67));
  FDRE \align_len_reg[31] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(align_len0[31]),
        .Q(\align_len_reg_n_2_[31] ),
        .R(fifo_wreq_n_67));
  FDRE \beat_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_2_[2] ),
        .Q(beat_len_buf[0]),
        .R(SR));
  FDRE \beat_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_2_[31] ),
        .Q(beat_len_buf[3]),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_gmem_m_axi_buffer buff_wdata
       (.DI(DI),
        .Q(Q),
        .S(S),
        .WEBWE(WEBWE),
        .\ap_CS_fsm_reg[3] (buff_wdata_n_19),
        .\ap_CS_fsm_reg[4] (\tmp_15_reg_757_pp0_iter1_reg_reg[4] [2:1]),
        .\ap_CS_fsm_reg[4]_0 (\ap_CS_fsm_reg[3] ),
        .ap_block_pp0_stage3_11001(ap_block_pp0_stage3_11001),
        .ap_clk(ap_clk),
        .ap_reg_ioackin_gmem_WREADY(ap_reg_ioackin_gmem_WREADY),
        .ap_reg_ioackin_gmem_WREADY_reg(ap_reg_ioackin_gmem_WREADY_reg[1]),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(SR),
        .burst_valid(burst_valid),
        .data_valid(data_valid),
        .\dout_buf_reg[35]_0 ({tmp_strb,buff_wdata_n_28,buff_wdata_n_29,buff_wdata_n_30,buff_wdata_n_31,buff_wdata_n_32,buff_wdata_n_33,buff_wdata_n_34,buff_wdata_n_35,buff_wdata_n_36,buff_wdata_n_37,buff_wdata_n_38,buff_wdata_n_39,buff_wdata_n_40,buff_wdata_n_41,buff_wdata_n_42,buff_wdata_n_43,buff_wdata_n_44,buff_wdata_n_45,buff_wdata_n_46,buff_wdata_n_47,buff_wdata_n_48,buff_wdata_n_49,buff_wdata_n_50,buff_wdata_n_51,buff_wdata_n_52,buff_wdata_n_53,buff_wdata_n_54,buff_wdata_n_55,buff_wdata_n_56,buff_wdata_n_57,buff_wdata_n_58,buff_wdata_n_59}),
        .dout_valid_reg_0(buff_wdata_n_13),
        .dout_valid_reg_1(\bus_equal_gen.WVALID_Dummy_reg_0 ),
        .\exitcond_flatten_reg_653_pp0_iter1_reg_reg[0] (\exitcond_flatten_reg_653_pp0_iter1_reg_reg[0]_1 ),
        .\exitcond_flatten_reg_653_reg[0] (\exitcond_flatten_reg_653_reg[0]_2 ),
        .full_n_reg_0(gmem_WREADY),
        .\gmem_addr_1_reg_700_reg[29] (\B4_sum_reg_695_reg[29] ),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .\q_tmp_reg[0]_0 (\q_tmp_reg[0] ),
        .\q_tmp_reg[0]_1 (empty_n_reg),
        .\q_tmp_reg[0]_2 (empty_n_reg_0),
        .\tmp_6_reg_783_reg[16]__0 (tmp_6_fu_580_p2),
        .\usedw_reg[5]_0 (\usedw_reg[5] ),
        .\usedw_reg[6]_0 (\usedw_reg[6] ),
        .\usedw_reg[7]_0 (\usedw_reg[7] ));
  FDRE \bus_equal_gen.WLAST_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_equal_gen.fifo_burst_n_10 ),
        .Q(m_axi_gmem_WLAST),
        .R(SR));
  FDRE \bus_equal_gen.WVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_wdata_n_13),
        .Q(\bus_equal_gen.WVALID_Dummy_reg_0 ),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_59),
        .Q(m_axi_gmem_WDATA[0]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_49),
        .Q(m_axi_gmem_WDATA[10]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_48),
        .Q(m_axi_gmem_WDATA[11]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_47),
        .Q(m_axi_gmem_WDATA[12]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_46),
        .Q(m_axi_gmem_WDATA[13]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_45),
        .Q(m_axi_gmem_WDATA[14]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_44),
        .Q(m_axi_gmem_WDATA[15]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_43),
        .Q(m_axi_gmem_WDATA[16]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_42),
        .Q(m_axi_gmem_WDATA[17]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_41),
        .Q(m_axi_gmem_WDATA[18]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_40),
        .Q(m_axi_gmem_WDATA[19]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_58),
        .Q(m_axi_gmem_WDATA[1]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_39),
        .Q(m_axi_gmem_WDATA[20]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_38),
        .Q(m_axi_gmem_WDATA[21]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_37),
        .Q(m_axi_gmem_WDATA[22]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_36),
        .Q(m_axi_gmem_WDATA[23]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_35),
        .Q(m_axi_gmem_WDATA[24]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_34),
        .Q(m_axi_gmem_WDATA[25]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_33),
        .Q(m_axi_gmem_WDATA[26]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_32),
        .Q(m_axi_gmem_WDATA[27]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_31),
        .Q(m_axi_gmem_WDATA[28]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_30),
        .Q(m_axi_gmem_WDATA[29]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_57),
        .Q(m_axi_gmem_WDATA[2]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_29),
        .Q(m_axi_gmem_WDATA[30]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_28),
        .Q(m_axi_gmem_WDATA[31]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_56),
        .Q(m_axi_gmem_WDATA[3]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_55),
        .Q(m_axi_gmem_WDATA[4]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_54),
        .Q(m_axi_gmem_WDATA[5]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_53),
        .Q(m_axi_gmem_WDATA[6]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_52),
        .Q(m_axi_gmem_WDATA[7]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_51),
        .Q(m_axi_gmem_WDATA[8]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_50),
        .Q(m_axi_gmem_WDATA[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_gmem_m_axi_fifo \bus_equal_gen.fifo_burst 
       (.AWREADY_Dummy(AWREADY_Dummy),
        .CO(last_sect),
        .D({\bus_equal_gen.fifo_burst_n_15 ,\bus_equal_gen.fifo_burst_n_16 ,\bus_equal_gen.fifo_burst_n_17 ,\bus_equal_gen.fifo_burst_n_18 }),
        .E(p_30_in),
        .Q(\bus_equal_gen.len_cnt_reg__0 ),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(\bus_equal_gen.fifo_burst_n_12 ),
        .ap_rst_n_1(\bus_equal_gen.fifo_burst_n_13 ),
        .ap_rst_n_2(\bus_equal_gen.fifo_burst_n_14 ),
        .burst_valid(burst_valid),
        .\bus_equal_gen.WLAST_Dummy_reg (\bus_equal_gen.WVALID_Dummy_reg_0 ),
        .\bus_equal_gen.WVALID_Dummy_reg (\bus_equal_gen.fifo_burst_n_10 ),
        .\could_multi_bursts.AWVALID_Dummy_reg (\bus_equal_gen.fifo_burst_n_3 ),
        .\could_multi_bursts.awlen_buf[3]_i_2_0 (\could_multi_bursts.loop_cnt_reg__0 ),
        .\could_multi_bursts.awlen_buf[3]_i_2_1 ({sect_len_buf,\sect_len_buf_reg_n_2_[3] ,\sect_len_buf_reg_n_2_[2] ,\sect_len_buf_reg_n_2_[1] ,\sect_len_buf_reg_n_2_[0] }),
        .\could_multi_bursts.last_loop__10 (\could_multi_bursts.last_loop__10 ),
        .\could_multi_bursts.last_sect_buf_reg (\bus_equal_gen.fifo_burst_n_11 ),
        .\could_multi_bursts.last_sect_buf_reg_0 (\could_multi_bursts.last_sect_buf_reg_n_2 ),
        .\could_multi_bursts.loop_cnt_reg[5] (AWVALID_Dummy),
        .\could_multi_bursts.loop_cnt_reg[5]_0 (\could_multi_bursts.loop_cnt_reg[5]_0 ),
        .\could_multi_bursts.loop_cnt_reg[5]_1 (\could_multi_bursts.loop_cnt_reg[5]_1 ),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .\could_multi_bursts.sect_handling_reg (\bus_equal_gen.fifo_burst_n_9 ),
        .\could_multi_bursts.sect_handling_reg_0 (\could_multi_bursts.sect_handling_reg_n_2 ),
        .data_valid(data_valid),
        .fifo_resp_ready(fifo_resp_ready),
        .invalid_len_event_reg2(invalid_len_event_reg2),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_WLAST(m_axi_gmem_WLAST),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .p_26_in(p_26_in),
        .\sect_addr_buf_reg[2] (first_sect),
        .wreq_handling_reg(\bus_equal_gen.fifo_burst_n_8 ),
        .wreq_handling_reg_0(wreq_handling_reg_n_2),
        .wreq_handling_reg_1(fifo_wreq_valid_buf_reg_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    \bus_equal_gen.len_cnt[0]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg__0 [0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_equal_gen.len_cnt[1]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg__0 [0]),
        .I1(\bus_equal_gen.len_cnt_reg__0 [1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \bus_equal_gen.len_cnt[2]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg__0 [0]),
        .I1(\bus_equal_gen.len_cnt_reg__0 [1]),
        .I2(\bus_equal_gen.len_cnt_reg__0 [2]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \bus_equal_gen.len_cnt[3]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg__0 [1]),
        .I1(\bus_equal_gen.len_cnt_reg__0 [0]),
        .I2(\bus_equal_gen.len_cnt_reg__0 [2]),
        .I3(\bus_equal_gen.len_cnt_reg__0 [3]),
        .O(p_0_in__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \bus_equal_gen.len_cnt[4]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg__0 [2]),
        .I1(\bus_equal_gen.len_cnt_reg__0 [0]),
        .I2(\bus_equal_gen.len_cnt_reg__0 [1]),
        .I3(\bus_equal_gen.len_cnt_reg__0 [3]),
        .I4(\bus_equal_gen.len_cnt_reg__0 [4]),
        .O(p_0_in__1[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \bus_equal_gen.len_cnt[5]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg__0 [3]),
        .I1(\bus_equal_gen.len_cnt_reg__0 [1]),
        .I2(\bus_equal_gen.len_cnt_reg__0 [0]),
        .I3(\bus_equal_gen.len_cnt_reg__0 [2]),
        .I4(\bus_equal_gen.len_cnt_reg__0 [4]),
        .I5(\bus_equal_gen.len_cnt_reg__0 [5]),
        .O(p_0_in__1[5]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_equal_gen.len_cnt[6]_i_1 
       (.I0(\bus_equal_gen.len_cnt[7]_i_3_n_2 ),
        .I1(\bus_equal_gen.len_cnt_reg__0 [6]),
        .O(p_0_in__1[6]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \bus_equal_gen.len_cnt[7]_i_2 
       (.I0(\bus_equal_gen.len_cnt[7]_i_3_n_2 ),
        .I1(\bus_equal_gen.len_cnt_reg__0 [6]),
        .I2(\bus_equal_gen.len_cnt_reg__0 [7]),
        .O(p_0_in__1[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \bus_equal_gen.len_cnt[7]_i_3 
       (.I0(\bus_equal_gen.len_cnt_reg__0 [5]),
        .I1(\bus_equal_gen.len_cnt_reg__0 [3]),
        .I2(\bus_equal_gen.len_cnt_reg__0 [1]),
        .I3(\bus_equal_gen.len_cnt_reg__0 [0]),
        .I4(\bus_equal_gen.len_cnt_reg__0 [2]),
        .I5(\bus_equal_gen.len_cnt_reg__0 [4]),
        .O(\bus_equal_gen.len_cnt[7]_i_3_n_2 ));
  FDRE \bus_equal_gen.len_cnt_reg[0] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__1[0]),
        .Q(\bus_equal_gen.len_cnt_reg__0 [0]),
        .R(\bus_equal_gen.fifo_burst_n_14 ));
  FDRE \bus_equal_gen.len_cnt_reg[1] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__1[1]),
        .Q(\bus_equal_gen.len_cnt_reg__0 [1]),
        .R(\bus_equal_gen.fifo_burst_n_14 ));
  FDRE \bus_equal_gen.len_cnt_reg[2] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__1[2]),
        .Q(\bus_equal_gen.len_cnt_reg__0 [2]),
        .R(\bus_equal_gen.fifo_burst_n_14 ));
  FDRE \bus_equal_gen.len_cnt_reg[3] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__1[3]),
        .Q(\bus_equal_gen.len_cnt_reg__0 [3]),
        .R(\bus_equal_gen.fifo_burst_n_14 ));
  FDRE \bus_equal_gen.len_cnt_reg[4] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__1[4]),
        .Q(\bus_equal_gen.len_cnt_reg__0 [4]),
        .R(\bus_equal_gen.fifo_burst_n_14 ));
  FDRE \bus_equal_gen.len_cnt_reg[5] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__1[5]),
        .Q(\bus_equal_gen.len_cnt_reg__0 [5]),
        .R(\bus_equal_gen.fifo_burst_n_14 ));
  FDRE \bus_equal_gen.len_cnt_reg[6] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__1[6]),
        .Q(\bus_equal_gen.len_cnt_reg__0 [6]),
        .R(\bus_equal_gen.fifo_burst_n_14 ));
  FDRE \bus_equal_gen.len_cnt_reg[7] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__1[7]),
        .Q(\bus_equal_gen.len_cnt_reg__0 [7]),
        .R(\bus_equal_gen.fifo_burst_n_14 ));
  FDRE \bus_equal_gen.strb_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(tmp_strb[0]),
        .Q(m_axi_gmem_WSTRB[0]),
        .R(SR));
  FDRE \bus_equal_gen.strb_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(tmp_strb[1]),
        .Q(m_axi_gmem_WSTRB[1]),
        .R(SR));
  FDRE \bus_equal_gen.strb_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(tmp_strb[2]),
        .Q(m_axi_gmem_WSTRB[2]),
        .R(SR));
  FDRE \bus_equal_gen.strb_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(tmp_strb[3]),
        .Q(m_axi_gmem_WSTRB[3]),
        .R(SR));
  FDRE \could_multi_bursts.AWVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_equal_gen.fifo_burst_n_3 ),
        .Q(AWVALID_Dummy),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[10]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[10] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_2 ),
        .I2(data1[10]),
        .O(awaddr_tmp[10]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[11]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[11] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_2 ),
        .I2(data1[11]),
        .O(awaddr_tmp[11]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[12]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[12] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_2 ),
        .I2(data1[12]),
        .O(awaddr_tmp[12]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[13]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[13] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_2 ),
        .I2(data1[13]),
        .O(awaddr_tmp[13]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[14]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[14] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_2 ),
        .I2(data1[14]),
        .O(awaddr_tmp[14]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[15]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[15] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_2 ),
        .I2(data1[15]),
        .O(awaddr_tmp[15]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[16]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[16] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_2 ),
        .I2(data1[16]),
        .O(awaddr_tmp[16]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[17]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[17] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_2 ),
        .I2(data1[17]),
        .O(awaddr_tmp[17]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[18]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[18] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_2 ),
        .I2(data1[18]),
        .O(awaddr_tmp[18]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[19]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[19] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_2 ),
        .I2(data1[19]),
        .O(awaddr_tmp[19]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[20]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[20] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_2 ),
        .I2(data1[20]),
        .O(awaddr_tmp[20]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[21]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[21] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_2 ),
        .I2(data1[21]),
        .O(awaddr_tmp[21]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[22]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[22] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_2 ),
        .I2(data1[22]),
        .O(awaddr_tmp[22]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[23]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[23] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_2 ),
        .I2(data1[23]),
        .O(awaddr_tmp[23]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[24]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[24] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_2 ),
        .I2(data1[24]),
        .O(awaddr_tmp[24]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[25]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[25] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_2 ),
        .I2(data1[25]),
        .O(awaddr_tmp[25]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[26]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[26] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_2 ),
        .I2(data1[26]),
        .O(awaddr_tmp[26]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[27]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[27] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_2 ),
        .I2(data1[27]),
        .O(awaddr_tmp[27]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[28]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[28] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_2 ),
        .I2(data1[28]),
        .O(awaddr_tmp[28]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[29]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[29] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_2 ),
        .I2(data1[29]),
        .O(awaddr_tmp[29]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[2]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[2] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_2 ),
        .I2(data1[2]),
        .O(awaddr_tmp[2]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[30]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[30] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_2 ),
        .I2(data1[30]),
        .O(awaddr_tmp[30]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[31]_i_3 
       (.I0(\sect_addr_buf_reg_n_2_[31] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_2 ),
        .I2(data1[31]),
        .O(awaddr_tmp[31]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \could_multi_bursts.awaddr_buf[31]_i_6 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I3(\could_multi_bursts.loop_cnt_reg__0 [5]),
        .I4(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I5(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .O(\could_multi_bursts.awaddr_buf[31]_i_6_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[3]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[3] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_2 ),
        .I2(data1[3]),
        .O(awaddr_tmp[3]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[4]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[4] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_2 ),
        .I2(data1[4]),
        .O(awaddr_tmp[4]));
  LUT4 #(
    .INIT(16'h9666)) 
    \could_multi_bursts.awaddr_buf[4]_i_3 
       (.I0(m_axi_gmem_AWADDR[2]),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 [2]),
        .I2(\could_multi_bursts.awlen_buf_reg[3]_0 [1]),
        .I3(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_3_n_2 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.awaddr_buf[4]_i_4 
       (.I0(m_axi_gmem_AWADDR[1]),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 [1]),
        .I2(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.awaddr_buf[4]_i_5 
       (.I0(m_axi_gmem_AWADDR[0]),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_5_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[5]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[5] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_2 ),
        .I2(data1[5]),
        .O(awaddr_tmp[5]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[6]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[6] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_2 ),
        .I2(data1[6]),
        .O(awaddr_tmp[6]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[7]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[7] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_2 ),
        .I2(data1[7]),
        .O(awaddr_tmp[7]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[8]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[8] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_2 ),
        .I2(data1[8]),
        .O(awaddr_tmp[8]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.awaddr_buf[8]_i_3 
       (.I0(m_axi_gmem_AWADDR[4]),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 [2]),
        .I2(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .I3(\could_multi_bursts.awlen_buf_reg[3]_0 [1]),
        .I4(\could_multi_bursts.awlen_buf_reg[3]_0 [3]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'h96666666)) 
    \could_multi_bursts.awaddr_buf[8]_i_4 
       (.I0(m_axi_gmem_AWADDR[3]),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 [3]),
        .I2(\could_multi_bursts.awlen_buf_reg[3]_0 [2]),
        .I3(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .I4(\could_multi_bursts.awlen_buf_reg[3]_0 [1]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_4_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[9]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[9] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_2 ),
        .I2(data1[9]),
        .O(awaddr_tmp[9]));
  FDRE \could_multi_bursts.awaddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[10]),
        .Q(m_axi_gmem_AWADDR[8]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[11]),
        .Q(m_axi_gmem_AWADDR[9]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[12]),
        .Q(m_axi_gmem_AWADDR[10]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[12]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_2 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,m_axi_gmem_AWADDR[8:7]}),
        .O(data1[12:9]),
        .S(m_axi_gmem_AWADDR[10:7]));
  FDRE \could_multi_bursts.awaddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[13]),
        .Q(m_axi_gmem_AWADDR[11]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[14]),
        .Q(m_axi_gmem_AWADDR[12]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[15]),
        .Q(m_axi_gmem_AWADDR[13]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[16]),
        .Q(m_axi_gmem_AWADDR[14]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[16]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_2 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[16:13]),
        .S(m_axi_gmem_AWADDR[14:11]));
  FDRE \could_multi_bursts.awaddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[17]),
        .Q(m_axi_gmem_AWADDR[15]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[18]),
        .Q(m_axi_gmem_AWADDR[16]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[19]),
        .Q(m_axi_gmem_AWADDR[17]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[20]),
        .Q(m_axi_gmem_AWADDR[18]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[20]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_2 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[20:17]),
        .S(m_axi_gmem_AWADDR[18:15]));
  FDRE \could_multi_bursts.awaddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[21]),
        .Q(m_axi_gmem_AWADDR[19]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[22]),
        .Q(m_axi_gmem_AWADDR[20]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[23]),
        .Q(m_axi_gmem_AWADDR[21]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[24]),
        .Q(m_axi_gmem_AWADDR[22]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[24]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_2 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[24:21]),
        .S(m_axi_gmem_AWADDR[22:19]));
  FDRE \could_multi_bursts.awaddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[25]),
        .Q(m_axi_gmem_AWADDR[23]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[26]),
        .Q(m_axi_gmem_AWADDR[24]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[27]),
        .Q(m_axi_gmem_AWADDR[25]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[28]),
        .Q(m_axi_gmem_AWADDR[26]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[28]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_2 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[28:25]),
        .S(m_axi_gmem_AWADDR[26:23]));
  FDRE \could_multi_bursts.awaddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[29]),
        .Q(m_axi_gmem_AWADDR[27]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[2]),
        .Q(m_axi_gmem_AWADDR[0]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[30]),
        .Q(m_axi_gmem_AWADDR[28]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[31]),
        .Q(m_axi_gmem_AWADDR[29]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[31]_i_7 
       (.CI(\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_2 ),
        .CO({\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_7_CO_UNCONNECTED [3:2],\could_multi_bursts.awaddr_buf_reg[31]_i_7_n_4 ,\could_multi_bursts.awaddr_buf_reg[31]_i_7_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_7_O_UNCONNECTED [3],data1[31:29]}),
        .S({1'b0,m_axi_gmem_AWADDR[29:27]}));
  FDRE \could_multi_bursts.awaddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[3]),
        .Q(m_axi_gmem_AWADDR[1]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[4]),
        .Q(m_axi_gmem_AWADDR[2]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({m_axi_gmem_AWADDR[2:0],1'b0}),
        .O({data1[4:2],\NLW_could_multi_bursts.awaddr_buf_reg[4]_i_2_O_UNCONNECTED [0]}),
        .S({\could_multi_bursts.awaddr_buf[4]_i_3_n_2 ,\could_multi_bursts.awaddr_buf[4]_i_4_n_2 ,\could_multi_bursts.awaddr_buf[4]_i_5_n_2 ,1'b0}));
  FDRE \could_multi_bursts.awaddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[5]),
        .Q(m_axi_gmem_AWADDR[3]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[6]),
        .Q(m_axi_gmem_AWADDR[4]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[7]),
        .Q(m_axi_gmem_AWADDR[5]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[8]),
        .Q(m_axi_gmem_AWADDR[6]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[8]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_2 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI(m_axi_gmem_AWADDR[6:3]),
        .O(data1[8:5]),
        .S({m_axi_gmem_AWADDR[6:5],\could_multi_bursts.awaddr_buf[8]_i_3_n_2 ,\could_multi_bursts.awaddr_buf[8]_i_4_n_2 }));
  FDRE \could_multi_bursts.awaddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[9]),
        .Q(m_axi_gmem_AWADDR[7]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(\bus_equal_gen.fifo_burst_n_18 ),
        .Q(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(\bus_equal_gen.fifo_burst_n_17 ),
        .Q(\could_multi_bursts.awlen_buf_reg[3]_0 [1]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(\bus_equal_gen.fifo_burst_n_16 ),
        .Q(\could_multi_bursts.awlen_buf_reg[3]_0 [2]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(\bus_equal_gen.fifo_burst_n_15 ),
        .Q(\could_multi_bursts.awlen_buf_reg[3]_0 [3]),
        .R(SR));
  FDRE \could_multi_bursts.last_sect_buf_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_equal_gen.fifo_burst_n_11 ),
        .Q(\could_multi_bursts.last_sect_buf_reg_n_2 ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \could_multi_bursts.loop_cnt[2]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \could_multi_bursts.loop_cnt[3]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I3(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \could_multi_bursts.loop_cnt[4]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I3(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I4(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \could_multi_bursts.loop_cnt[5]_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I3(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I4(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I5(\could_multi_bursts.loop_cnt_reg__0 [5]),
        .O(p_0_in__0[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in__0[0]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .R(\bus_equal_gen.fifo_burst_n_13 ));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in__0[1]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .R(\bus_equal_gen.fifo_burst_n_13 ));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in__0[2]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .R(\bus_equal_gen.fifo_burst_n_13 ));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in__0[3]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .R(\bus_equal_gen.fifo_burst_n_13 ));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in__0[4]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .R(\bus_equal_gen.fifo_burst_n_13 ));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in__0[5]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [5]),
        .R(\bus_equal_gen.fifo_burst_n_13 ));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_equal_gen.fifo_burst_n_9 ),
        .Q(\could_multi_bursts.sect_handling_reg_n_2 ),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[2]_i_1 
       (.I0(\start_addr_reg_n_2_[2] ),
        .I1(\align_len_reg_n_2_[2] ),
        .O(end_addr[2]));
  FDRE \end_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[10]),
        .Q(\end_addr_buf_reg_n_2_[10] ),
        .R(SR));
  FDRE \end_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[11]),
        .Q(\end_addr_buf_reg_n_2_[11] ),
        .R(SR));
  FDRE \end_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[12]),
        .Q(p_0_in0_in[0]),
        .R(SR));
  FDRE \end_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[13]),
        .Q(p_0_in0_in[1]),
        .R(SR));
  FDRE \end_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[14]),
        .Q(p_0_in0_in[2]),
        .R(SR));
  FDRE \end_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[15]),
        .Q(p_0_in0_in[3]),
        .R(SR));
  FDRE \end_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[16]),
        .Q(p_0_in0_in[4]),
        .R(SR));
  FDRE \end_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[17]),
        .Q(p_0_in0_in[5]),
        .R(SR));
  FDRE \end_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[18]),
        .Q(p_0_in0_in[6]),
        .R(SR));
  FDRE \end_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[19]),
        .Q(p_0_in0_in[7]),
        .R(SR));
  FDRE \end_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[20]),
        .Q(p_0_in0_in[8]),
        .R(SR));
  FDRE \end_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[21]),
        .Q(p_0_in0_in[9]),
        .R(SR));
  FDRE \end_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[22]),
        .Q(p_0_in0_in[10]),
        .R(SR));
  FDRE \end_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[23]),
        .Q(p_0_in0_in[11]),
        .R(SR));
  FDRE \end_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[24]),
        .Q(p_0_in0_in[12]),
        .R(SR));
  FDRE \end_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[25]),
        .Q(p_0_in0_in[13]),
        .R(SR));
  FDRE \end_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[26]),
        .Q(p_0_in0_in[14]),
        .R(SR));
  FDRE \end_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[27]),
        .Q(p_0_in0_in[15]),
        .R(SR));
  FDRE \end_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[28]),
        .Q(p_0_in0_in[16]),
        .R(SR));
  FDRE \end_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[29]),
        .Q(p_0_in0_in[17]),
        .R(SR));
  FDRE \end_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[2]),
        .Q(\end_addr_buf_reg_n_2_[2] ),
        .R(SR));
  FDRE \end_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[30]),
        .Q(p_0_in0_in[18]),
        .R(SR));
  FDRE \end_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[31]),
        .Q(p_0_in0_in[19]),
        .R(SR));
  FDRE \end_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[3]),
        .Q(\end_addr_buf_reg_n_2_[3] ),
        .R(SR));
  FDRE \end_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[4]),
        .Q(\end_addr_buf_reg_n_2_[4] ),
        .R(SR));
  FDRE \end_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[5]),
        .Q(\end_addr_buf_reg_n_2_[5] ),
        .R(SR));
  FDRE \end_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[6]),
        .Q(\end_addr_buf_reg_n_2_[6] ),
        .R(SR));
  FDRE \end_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[7]),
        .Q(\end_addr_buf_reg_n_2_[7] ),
        .R(SR));
  FDRE \end_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[8]),
        .Q(\end_addr_buf_reg_n_2_[8] ),
        .R(SR));
  FDRE \end_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[9]),
        .Q(\end_addr_buf_reg_n_2_[9] ),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry
       (.CI(1'b0),
        .CO({end_addr_carry_n_2,end_addr_carry_n_3,end_addr_carry_n_4,end_addr_carry_n_5}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_2_[5] ,\start_addr_reg_n_2_[4] ,\start_addr_reg_n_2_[3] ,\start_addr_reg_n_2_[2] }),
        .O({end_addr[5:3],NLW_end_addr_carry_O_UNCONNECTED[0]}),
        .S({end_addr_carry_i_1_n_2,end_addr_carry_i_2_n_2,end_addr_carry_i_3_n_2,end_addr_carry_i_4_n_2}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__0
       (.CI(end_addr_carry_n_2),
        .CO({end_addr_carry__0_n_2,end_addr_carry__0_n_3,end_addr_carry__0_n_4,end_addr_carry__0_n_5}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_2_[9] ,\start_addr_reg_n_2_[8] ,\start_addr_reg_n_2_[7] ,\start_addr_reg_n_2_[6] }),
        .O(end_addr[9:6]),
        .S({end_addr_carry__0_i_1_n_2,end_addr_carry__0_i_2_n_2,end_addr_carry__0_i_3_n_2,end_addr_carry__0_i_4_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_1
       (.I0(\start_addr_reg_n_2_[9] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__0_i_1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_2
       (.I0(\start_addr_reg_n_2_[8] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__0_i_2_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_3
       (.I0(\start_addr_reg_n_2_[7] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__0_i_3_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_4
       (.I0(\start_addr_reg_n_2_[6] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__0_i_4_n_2));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__1
       (.CI(end_addr_carry__0_n_2),
        .CO({end_addr_carry__1_n_2,end_addr_carry__1_n_3,end_addr_carry__1_n_4,end_addr_carry__1_n_5}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_2_[13] ,\start_addr_reg_n_2_[12] ,\start_addr_reg_n_2_[11] ,\start_addr_reg_n_2_[10] }),
        .O(end_addr[13:10]),
        .S({end_addr_carry__1_i_1_n_2,end_addr_carry__1_i_2_n_2,end_addr_carry__1_i_3_n_2,end_addr_carry__1_i_4_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_1
       (.I0(\start_addr_reg_n_2_[13] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__1_i_1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_2
       (.I0(\start_addr_reg_n_2_[12] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__1_i_2_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_3
       (.I0(\start_addr_reg_n_2_[11] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__1_i_3_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_4
       (.I0(\start_addr_reg_n_2_[10] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__1_i_4_n_2));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__2
       (.CI(end_addr_carry__1_n_2),
        .CO({end_addr_carry__2_n_2,end_addr_carry__2_n_3,end_addr_carry__2_n_4,end_addr_carry__2_n_5}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_2_[17] ,\start_addr_reg_n_2_[16] ,\start_addr_reg_n_2_[15] ,\start_addr_reg_n_2_[14] }),
        .O(end_addr[17:14]),
        .S({end_addr_carry__2_i_1_n_2,end_addr_carry__2_i_2_n_2,end_addr_carry__2_i_3_n_2,end_addr_carry__2_i_4_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_1
       (.I0(\start_addr_reg_n_2_[17] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__2_i_1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_2
       (.I0(\start_addr_reg_n_2_[16] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__2_i_2_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_3
       (.I0(\start_addr_reg_n_2_[15] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__2_i_3_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_4
       (.I0(\start_addr_reg_n_2_[14] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__2_i_4_n_2));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__3
       (.CI(end_addr_carry__2_n_2),
        .CO({end_addr_carry__3_n_2,end_addr_carry__3_n_3,end_addr_carry__3_n_4,end_addr_carry__3_n_5}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_2_[21] ,\start_addr_reg_n_2_[20] ,\start_addr_reg_n_2_[19] ,\start_addr_reg_n_2_[18] }),
        .O(end_addr[21:18]),
        .S({end_addr_carry__3_i_1_n_2,end_addr_carry__3_i_2_n_2,end_addr_carry__3_i_3_n_2,end_addr_carry__3_i_4_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_1
       (.I0(\start_addr_reg_n_2_[21] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__3_i_1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_2
       (.I0(\start_addr_reg_n_2_[20] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__3_i_2_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_3
       (.I0(\start_addr_reg_n_2_[19] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__3_i_3_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_4
       (.I0(\start_addr_reg_n_2_[18] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__3_i_4_n_2));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__4
       (.CI(end_addr_carry__3_n_2),
        .CO({end_addr_carry__4_n_2,end_addr_carry__4_n_3,end_addr_carry__4_n_4,end_addr_carry__4_n_5}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_2_[25] ,\start_addr_reg_n_2_[24] ,\start_addr_reg_n_2_[23] ,\start_addr_reg_n_2_[22] }),
        .O(end_addr[25:22]),
        .S({end_addr_carry__4_i_1_n_2,end_addr_carry__4_i_2_n_2,end_addr_carry__4_i_3_n_2,end_addr_carry__4_i_4_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_1
       (.I0(\start_addr_reg_n_2_[25] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__4_i_1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_2
       (.I0(\start_addr_reg_n_2_[24] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__4_i_2_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_3
       (.I0(\start_addr_reg_n_2_[23] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__4_i_3_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_4
       (.I0(\start_addr_reg_n_2_[22] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__4_i_4_n_2));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__5
       (.CI(end_addr_carry__4_n_2),
        .CO({end_addr_carry__5_n_2,end_addr_carry__5_n_3,end_addr_carry__5_n_4,end_addr_carry__5_n_5}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_2_[29] ,\start_addr_reg_n_2_[28] ,\start_addr_reg_n_2_[27] ,\start_addr_reg_n_2_[26] }),
        .O(end_addr[29:26]),
        .S({end_addr_carry__5_i_1_n_2,end_addr_carry__5_i_2_n_2,end_addr_carry__5_i_3_n_2,end_addr_carry__5_i_4_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_1
       (.I0(\start_addr_reg_n_2_[29] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__5_i_1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_2
       (.I0(\start_addr_reg_n_2_[28] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__5_i_2_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_3
       (.I0(\start_addr_reg_n_2_[27] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__5_i_3_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_4
       (.I0(\start_addr_reg_n_2_[26] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__5_i_4_n_2));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__6
       (.CI(end_addr_carry__5_n_2),
        .CO({NLW_end_addr_carry__6_CO_UNCONNECTED[3:1],end_addr_carry__6_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\start_addr_reg_n_2_[30] }),
        .O({NLW_end_addr_carry__6_O_UNCONNECTED[3:2],end_addr[31:30]}),
        .S({1'b0,1'b0,end_addr_carry__6_i_1_n_2,end_addr_carry__6_i_2_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_1
       (.I0(\start_addr_reg_n_2_[31] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__6_i_1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_2
       (.I0(\start_addr_reg_n_2_[30] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__6_i_2_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_1
       (.I0(\start_addr_reg_n_2_[5] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry_i_1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_2
       (.I0(\start_addr_reg_n_2_[4] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry_i_2_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_3
       (.I0(\start_addr_reg_n_2_[3] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry_i_3_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_4
       (.I0(\start_addr_reg_n_2_[2] ),
        .I1(\align_len_reg_n_2_[2] ),
        .O(end_addr_carry_i_4_n_2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_gmem_m_axi_fifo__parameterized1 fifo_resp
       (.SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\could_multi_bursts.last_loop__10 (\could_multi_bursts.last_loop__10 ),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .fifo_resp_ready(fifo_resp_ready),
        .in(invalid_len_event_reg2),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .next_resp(next_resp),
        .next_resp0(next_resp0),
        .next_resp_reg(full_n_reg),
        .push(push),
        .\q_reg[1]_0 (\could_multi_bursts.last_sect_buf_reg_n_2 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_gmem_m_axi_fifo__parameterized2 fifo_resp_to_user
       (.\FSM_sequential_state[1]_i_2__0 (\FSM_sequential_state[1]_i_2__0 ),
        .\FSM_sequential_state[1]_i_2__0_0 (\FSM_sequential_state[1]_i_2__0_0 ),
        .\FSM_sequential_state[1]_i_2__0_1 (\FSM_sequential_state[1]_i_2__0_1 ),
        .\FSM_sequential_state[1]_i_5_0 (\FSM_sequential_state[1]_i_5 ),
        .SR(SR),
        .\ap_CS_fsm_reg[8] (\ap_CS_fsm_reg[8] ),
        .\ap_CS_fsm_reg[8]_0 (\ap_CS_fsm_reg[8]_0 ),
        .ap_block_pp0_stage3_11001(ap_block_pp0_stage3_11001),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter2_reg(ap_enable_reg_pp0_iter2_reg),
        .ap_enable_reg_pp0_iter2_reg_0(ap_enable_reg_pp0_iter2_reg_0),
        .ap_reg_ioackin_gmem_ARREADY_reg(ap_reg_ioackin_gmem_ARREADY_reg),
        .ap_rst_n(ap_rst_n),
        .\data_p2_reg[29] (\q_tmp_reg[0] ),
        .empty_n_reg_0(gmem_BVALID),
        .empty_n_reg_1(empty_n_reg_0),
        .empty_n_reg_2(empty_n_reg),
        .\exitcond_flatten_reg_653_pp0_iter1_reg_reg[0] (\exitcond_flatten_reg_653_pp0_iter1_reg_reg[0] ),
        .\exitcond_flatten_reg_653_reg[0] (\exitcond_flatten_reg_653_reg[0]_0 ),
        .full_n_reg_0(full_n_reg),
        .push(push),
        .\tmp_15_reg_757_pp0_iter1_reg_reg[4] (\tmp_15_reg_757_pp0_iter1_reg_reg[4] [4:3]),
        .\tmp_15_reg_757_reg[4] (\B4_sum_reg_695_reg[29] ),
        .tmp_6_3_fu_600_p2(tmp_6_fu_580_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_gmem_m_axi_fifo__parameterized0 fifo_wreq
       (.CO(last_sect),
        .D({fifo_wreq_n_4,fifo_wreq_n_5,fifo_wreq_n_6,fifo_wreq_n_7,fifo_wreq_n_8,fifo_wreq_n_9,fifo_wreq_n_10,fifo_wreq_n_11,fifo_wreq_n_12,fifo_wreq_n_13,fifo_wreq_n_14,fifo_wreq_n_15,fifo_wreq_n_16,fifo_wreq_n_17,fifo_wreq_n_18,fifo_wreq_n_19,fifo_wreq_n_20,fifo_wreq_n_21,fifo_wreq_n_22,fifo_wreq_n_23}),
        .E(\could_multi_bursts.next_loop ),
        .Q({\start_addr_reg_n_2_[31] ,\start_addr_reg_n_2_[30] ,\start_addr_reg_n_2_[29] ,\start_addr_reg_n_2_[28] ,\start_addr_reg_n_2_[27] ,\start_addr_reg_n_2_[26] ,\start_addr_reg_n_2_[25] ,\start_addr_reg_n_2_[24] ,\start_addr_reg_n_2_[23] ,\start_addr_reg_n_2_[22] ,\start_addr_reg_n_2_[21] ,\start_addr_reg_n_2_[20] ,\start_addr_reg_n_2_[19] ,\start_addr_reg_n_2_[18] ,\start_addr_reg_n_2_[17] ,\start_addr_reg_n_2_[16] ,\start_addr_reg_n_2_[15] ,\start_addr_reg_n_2_[14] ,\start_addr_reg_n_2_[13] ,\start_addr_reg_n_2_[12] }),
        .S({fifo_wreq_n_26,fifo_wreq_n_27,fifo_wreq_n_28,fifo_wreq_n_29}),
        .SR(fifo_wreq_n_67),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\could_multi_bursts.last_loop__10 (\could_multi_bursts.last_loop__10 ),
        .empty_n_reg_0(align_len0_0),
        .empty_n_reg_1(fifo_wreq_n_66),
        .\end_addr_buf_reg[31] (wreq_handling_reg_n_2),
        .\end_addr_buf_reg[31]_0 (\could_multi_bursts.sect_handling_reg_n_2 ),
        .fifo_wreq_valid(fifo_wreq_valid),
        .full_n_reg_0(rs2f_wreq_valid),
        .last_sect_carry__0(sect_cnt),
        .last_sect_carry__0_0(p_0_in0_in),
        .next_wreq(next_wreq),
        .p_26_in(p_26_in),
        .\pout_reg[2]_0 (SR),
        .\q_reg[29]_0 (rs2f_wreq_data),
        .\q_reg[32]_0 (zero_len_event0),
        .\q_reg[32]_1 ({fifo_wreq_data,fifo_wreq_n_35,fifo_wreq_n_36,fifo_wreq_n_37,fifo_wreq_n_38,fifo_wreq_n_39,fifo_wreq_n_40,fifo_wreq_n_41,fifo_wreq_n_42,fifo_wreq_n_43,fifo_wreq_n_44,fifo_wreq_n_45,fifo_wreq_n_46,fifo_wreq_n_47,fifo_wreq_n_48,fifo_wreq_n_49,fifo_wreq_n_50,fifo_wreq_n_51,fifo_wreq_n_52,fifo_wreq_n_53,fifo_wreq_n_54,fifo_wreq_n_55,fifo_wreq_n_56,fifo_wreq_n_57,fifo_wreq_n_58,fifo_wreq_n_59,fifo_wreq_n_60,fifo_wreq_n_61,fifo_wreq_n_62,fifo_wreq_n_63,fifo_wreq_n_64}),
        .rs2f_wreq_ack(rs2f_wreq_ack),
        .sect_cnt0(sect_cnt0),
        .\sect_cnt_reg[0] (fifo_wreq_valid_buf_reg_n_2),
        .\sect_cnt_reg[18] ({fifo_wreq_n_30,fifo_wreq_n_31,fifo_wreq_n_32}),
        .wreq_handling_reg(fifo_wreq_n_65));
  FDRE fifo_wreq_valid_buf_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_valid),
        .Q(fifo_wreq_valid_buf_reg_n_2),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry
       (.CI(1'b0),
        .CO({first_sect_carry_n_2,first_sect_carry_n_3,first_sect_carry_n_4,first_sect_carry_n_5}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[3:0]),
        .S({first_sect_carry_i_1_n_2,first_sect_carry_i_2_n_2,first_sect_carry_i_3_n_2,first_sect_carry_i_4_n_2}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry__0
       (.CI(first_sect_carry_n_2),
        .CO({NLW_first_sect_carry__0_CO_UNCONNECTED[3],first_sect,first_sect_carry__0_n_4,first_sect_carry__0_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,first_sect_carry__0_i_1_n_2,first_sect_carry__0_i_2_n_2,first_sect_carry__0_i_3_n_2}));
  LUT4 #(
    .INIT(16'h9009)) 
    first_sect_carry__0_i_1
       (.I0(sect_cnt[18]),
        .I1(start_addr_buf[30]),
        .I2(sect_cnt[19]),
        .I3(start_addr_buf[31]),
        .O(first_sect_carry__0_i_1_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_2
       (.I0(sect_cnt[15]),
        .I1(start_addr_buf[27]),
        .I2(start_addr_buf[29]),
        .I3(sect_cnt[17]),
        .I4(start_addr_buf[28]),
        .I5(sect_cnt[16]),
        .O(first_sect_carry__0_i_2_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_3
       (.I0(sect_cnt[12]),
        .I1(start_addr_buf[24]),
        .I2(start_addr_buf[26]),
        .I3(sect_cnt[14]),
        .I4(start_addr_buf[25]),
        .I5(sect_cnt[13]),
        .O(first_sect_carry__0_i_3_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_1
       (.I0(sect_cnt[9]),
        .I1(start_addr_buf[21]),
        .I2(start_addr_buf[23]),
        .I3(sect_cnt[11]),
        .I4(start_addr_buf[22]),
        .I5(sect_cnt[10]),
        .O(first_sect_carry_i_1_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_2
       (.I0(sect_cnt[6]),
        .I1(start_addr_buf[18]),
        .I2(start_addr_buf[20]),
        .I3(sect_cnt[8]),
        .I4(start_addr_buf[19]),
        .I5(sect_cnt[7]),
        .O(first_sect_carry_i_2_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_3
       (.I0(sect_cnt[3]),
        .I1(start_addr_buf[15]),
        .I2(start_addr_buf[17]),
        .I3(sect_cnt[5]),
        .I4(start_addr_buf[16]),
        .I5(sect_cnt[4]),
        .O(first_sect_carry_i_3_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_4
       (.I0(sect_cnt[0]),
        .I1(start_addr_buf[12]),
        .I2(start_addr_buf[14]),
        .I3(sect_cnt[2]),
        .I4(start_addr_buf[13]),
        .I5(sect_cnt[1]),
        .O(first_sect_carry_i_4_n_2));
  FDRE invalid_len_event_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_66),
        .Q(invalid_len_event),
        .R(SR));
  FDRE invalid_len_event_reg1_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(invalid_len_event),
        .Q(invalid_len_event_reg1),
        .R(SR));
  FDRE invalid_len_event_reg2_reg
       (.C(ap_clk),
        .CE(p_26_in),
        .D(invalid_len_event_reg1),
        .Q(invalid_len_event_reg2),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry
       (.CI(1'b0),
        .CO({last_sect_carry_n_2,last_sect_carry_n_3,last_sect_carry_n_4,last_sect_carry_n_5}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[3:0]),
        .S({fifo_wreq_n_26,fifo_wreq_n_27,fifo_wreq_n_28,fifo_wreq_n_29}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry__0
       (.CI(last_sect_carry_n_2),
        .CO({NLW_last_sect_carry__0_CO_UNCONNECTED[3],last_sect,last_sect_carry__0_n_4,last_sect_carry__0_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,fifo_wreq_n_30,fifo_wreq_n_31,fifo_wreq_n_32}));
  FDRE next_resp_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(next_resp0),
        .Q(next_resp),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_gmem_m_axi_reg_slice rs_wreq
       (.\B4_sum_reg_695_reg[29] (\B4_sum_reg_695_reg[29] ),
        .\FSM_sequential_state_reg[1]_0 (SR),
        .Q(rs2f_wreq_valid),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm_reg[3] ),
        .\ap_CS_fsm_reg[3]_0 (\tmp_15_reg_757_pp0_iter1_reg_reg[4] [1:0]),
        .ap_block_pp0_stage3_11001(ap_block_pp0_stage3_11001),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_reg_ioackin_gmem_ARREADY_reg(ap_reg_ioackin_gmem_ARREADY_reg_0),
        .ap_reg_ioackin_gmem_AWREADY(ap_reg_ioackin_gmem_AWREADY),
        .ap_reg_ioackin_gmem_WREADY(ap_reg_ioackin_gmem_WREADY),
        .ap_reg_ioackin_gmem_WREADY_reg(ap_reg_ioackin_gmem_WREADY_reg[0]),
        .\data_p1_reg[29]_0 (rs2f_wreq_data),
        .\data_p2_reg[0]_0 (\data_p2_reg[0] ),
        .\data_p2_reg[29]_0 (\data_p2_reg[29] ),
        .\exitcond_flatten_reg_653_pp0_iter1_reg_reg[0] (\exitcond_flatten_reg_653_pp0_iter1_reg_reg[0]_0 ),
        .\exitcond_flatten_reg_653_reg[0] (\exitcond_flatten_reg_653_reg[0] ),
        .\exitcond_flatten_reg_653_reg[0]_0 (\exitcond_flatten_reg_653_reg[0]_1 ),
        .gmem_AWVALID(gmem_AWVALID),
        .gmem_RREADY(gmem_RREADY),
        .gmem_WREADY(gmem_WREADY),
        .rs2f_wreq_ack(rs2f_wreq_ack),
        .s_ready_t_reg_0(gmem_AWREADY),
        .tmp_6_2_reg_813_reg__0(buff_wdata_n_19),
        .tmp_6_2_reg_813_reg__0_0(tmp_6_2_reg_813_reg__0),
        .tmp_6_2_reg_813_reg__0_1(tmp_6_2_reg_813_reg__0_0),
        .tmp_6_2_reg_813_reg__0_2(\ap_CS_fsm_reg[8] ),
        .tmp_6_2_reg_813_reg__0_3(tmp_6_2_reg_813_reg__0_1),
        .tmp_6_fu_580_p2(tmp_6_fu_580_p2),
        .tmp_6_fu_580_p2_0(empty_n_reg),
        .tmp_6_fu_580_p2_1(empty_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1 
       (.I0(first_sect),
        .I1(start_addr_buf[10]),
        .O(sect_addr[10]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2 
       (.I0(first_sect),
        .I1(start_addr_buf[11]),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1 
       (.I0(start_addr_buf[12]),
        .I1(first_sect),
        .I2(sect_cnt[0]),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1 
       (.I0(start_addr_buf[13]),
        .I1(first_sect),
        .I2(sect_cnt[1]),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1 
       (.I0(start_addr_buf[14]),
        .I1(first_sect),
        .I2(sect_cnt[2]),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1 
       (.I0(start_addr_buf[15]),
        .I1(first_sect),
        .I2(sect_cnt[3]),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1 
       (.I0(start_addr_buf[16]),
        .I1(first_sect),
        .I2(sect_cnt[4]),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1 
       (.I0(start_addr_buf[17]),
        .I1(first_sect),
        .I2(sect_cnt[5]),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1 
       (.I0(start_addr_buf[18]),
        .I1(first_sect),
        .I2(sect_cnt[6]),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1 
       (.I0(start_addr_buf[19]),
        .I1(first_sect),
        .I2(sect_cnt[7]),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1 
       (.I0(start_addr_buf[20]),
        .I1(first_sect),
        .I2(sect_cnt[8]),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1 
       (.I0(start_addr_buf[21]),
        .I1(first_sect),
        .I2(sect_cnt[9]),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1 
       (.I0(start_addr_buf[22]),
        .I1(first_sect),
        .I2(sect_cnt[10]),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1 
       (.I0(start_addr_buf[23]),
        .I1(first_sect),
        .I2(sect_cnt[11]),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1 
       (.I0(start_addr_buf[24]),
        .I1(first_sect),
        .I2(sect_cnt[12]),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1 
       (.I0(start_addr_buf[25]),
        .I1(first_sect),
        .I2(sect_cnt[13]),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1 
       (.I0(start_addr_buf[26]),
        .I1(first_sect),
        .I2(sect_cnt[14]),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1 
       (.I0(start_addr_buf[27]),
        .I1(first_sect),
        .I2(sect_cnt[15]),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1 
       (.I0(start_addr_buf[28]),
        .I1(first_sect),
        .I2(sect_cnt[16]),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1 
       (.I0(start_addr_buf[29]),
        .I1(first_sect),
        .I2(sect_cnt[17]),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1 
       (.I0(first_sect),
        .I1(start_addr_buf[2]),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1 
       (.I0(start_addr_buf[30]),
        .I1(first_sect),
        .I2(sect_cnt[18]),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1 
       (.I0(start_addr_buf[31]),
        .I1(first_sect),
        .I2(sect_cnt[19]),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1 
       (.I0(first_sect),
        .I1(start_addr_buf[3]),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1 
       (.I0(first_sect),
        .I1(start_addr_buf[4]),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1 
       (.I0(first_sect),
        .I1(start_addr_buf[5]),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1 
       (.I0(first_sect),
        .I1(start_addr_buf[6]),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1 
       (.I0(first_sect),
        .I1(start_addr_buf[7]),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1 
       (.I0(first_sect),
        .I1(start_addr_buf[8]),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1 
       (.I0(first_sect),
        .I1(start_addr_buf[9]),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[10]),
        .Q(\sect_addr_buf_reg_n_2_[10] ),
        .R(\bus_equal_gen.fifo_burst_n_12 ));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[11]),
        .Q(\sect_addr_buf_reg_n_2_[11] ),
        .R(\bus_equal_gen.fifo_burst_n_12 ));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[12]),
        .Q(\sect_addr_buf_reg_n_2_[12] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[13]),
        .Q(\sect_addr_buf_reg_n_2_[13] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[14]),
        .Q(\sect_addr_buf_reg_n_2_[14] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[15]),
        .Q(\sect_addr_buf_reg_n_2_[15] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[16]),
        .Q(\sect_addr_buf_reg_n_2_[16] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[17]),
        .Q(\sect_addr_buf_reg_n_2_[17] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[18]),
        .Q(\sect_addr_buf_reg_n_2_[18] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[19]),
        .Q(\sect_addr_buf_reg_n_2_[19] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[20]),
        .Q(\sect_addr_buf_reg_n_2_[20] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[21]),
        .Q(\sect_addr_buf_reg_n_2_[21] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[22]),
        .Q(\sect_addr_buf_reg_n_2_[22] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[23]),
        .Q(\sect_addr_buf_reg_n_2_[23] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[24]),
        .Q(\sect_addr_buf_reg_n_2_[24] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[25]),
        .Q(\sect_addr_buf_reg_n_2_[25] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[26]),
        .Q(\sect_addr_buf_reg_n_2_[26] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[27]),
        .Q(\sect_addr_buf_reg_n_2_[27] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[28]),
        .Q(\sect_addr_buf_reg_n_2_[28] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[29]),
        .Q(\sect_addr_buf_reg_n_2_[29] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[2]),
        .Q(\sect_addr_buf_reg_n_2_[2] ),
        .R(\bus_equal_gen.fifo_burst_n_12 ));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[30]),
        .Q(\sect_addr_buf_reg_n_2_[30] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[31]),
        .Q(\sect_addr_buf_reg_n_2_[31] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[3]),
        .Q(\sect_addr_buf_reg_n_2_[3] ),
        .R(\bus_equal_gen.fifo_burst_n_12 ));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[4]),
        .Q(\sect_addr_buf_reg_n_2_[4] ),
        .R(\bus_equal_gen.fifo_burst_n_12 ));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[5]),
        .Q(\sect_addr_buf_reg_n_2_[5] ),
        .R(\bus_equal_gen.fifo_burst_n_12 ));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[6]),
        .Q(\sect_addr_buf_reg_n_2_[6] ),
        .R(\bus_equal_gen.fifo_burst_n_12 ));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[7]),
        .Q(\sect_addr_buf_reg_n_2_[7] ),
        .R(\bus_equal_gen.fifo_burst_n_12 ));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[8]),
        .Q(\sect_addr_buf_reg_n_2_[8] ),
        .R(\bus_equal_gen.fifo_burst_n_12 ));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[9]),
        .Q(\sect_addr_buf_reg_n_2_[9] ),
        .R(\bus_equal_gen.fifo_burst_n_12 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry
       (.CI(1'b0),
        .CO({sect_cnt0_carry_n_2,sect_cnt0_carry_n_3,sect_cnt0_carry_n_4,sect_cnt0_carry_n_5}),
        .CYINIT(sect_cnt[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[4:1]),
        .S(sect_cnt[4:1]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_2),
        .CO({sect_cnt0_carry__0_n_2,sect_cnt0_carry__0_n_3,sect_cnt0_carry__0_n_4,sect_cnt0_carry__0_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:5]),
        .S(sect_cnt[8:5]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_2),
        .CO({sect_cnt0_carry__1_n_2,sect_cnt0_carry__1_n_3,sect_cnt0_carry__1_n_4,sect_cnt0_carry__1_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[12:9]),
        .S(sect_cnt[12:9]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_2),
        .CO({sect_cnt0_carry__2_n_2,sect_cnt0_carry__2_n_3,sect_cnt0_carry__2_n_4,sect_cnt0_carry__2_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:13]),
        .S(sect_cnt[16:13]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_2),
        .CO({NLW_sect_cnt0_carry__3_CO_UNCONNECTED[3:2],sect_cnt0_carry__3_n_4,sect_cnt0_carry__3_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__3_O_UNCONNECTED[3],sect_cnt0[19:17]}),
        .S({1'b0,sect_cnt[19:17]}));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_65),
        .D(fifo_wreq_n_23),
        .Q(sect_cnt[0]),
        .R(SR));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_65),
        .D(fifo_wreq_n_13),
        .Q(sect_cnt[10]),
        .R(SR));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_65),
        .D(fifo_wreq_n_12),
        .Q(sect_cnt[11]),
        .R(SR));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_65),
        .D(fifo_wreq_n_11),
        .Q(sect_cnt[12]),
        .R(SR));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_65),
        .D(fifo_wreq_n_10),
        .Q(sect_cnt[13]),
        .R(SR));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_65),
        .D(fifo_wreq_n_9),
        .Q(sect_cnt[14]),
        .R(SR));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_65),
        .D(fifo_wreq_n_8),
        .Q(sect_cnt[15]),
        .R(SR));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_65),
        .D(fifo_wreq_n_7),
        .Q(sect_cnt[16]),
        .R(SR));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_65),
        .D(fifo_wreq_n_6),
        .Q(sect_cnt[17]),
        .R(SR));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_65),
        .D(fifo_wreq_n_5),
        .Q(sect_cnt[18]),
        .R(SR));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_65),
        .D(fifo_wreq_n_4),
        .Q(sect_cnt[19]),
        .R(SR));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_65),
        .D(fifo_wreq_n_22),
        .Q(sect_cnt[1]),
        .R(SR));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_65),
        .D(fifo_wreq_n_21),
        .Q(sect_cnt[2]),
        .R(SR));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_65),
        .D(fifo_wreq_n_20),
        .Q(sect_cnt[3]),
        .R(SR));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_65),
        .D(fifo_wreq_n_19),
        .Q(sect_cnt[4]),
        .R(SR));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_65),
        .D(fifo_wreq_n_18),
        .Q(sect_cnt[5]),
        .R(SR));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_65),
        .D(fifo_wreq_n_17),
        .Q(sect_cnt[6]),
        .R(SR));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_65),
        .D(fifo_wreq_n_16),
        .Q(sect_cnt[7]),
        .R(SR));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_65),
        .D(fifo_wreq_n_15),
        .Q(sect_cnt[8]),
        .R(SR));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_65),
        .D(fifo_wreq_n_14),
        .Q(sect_cnt[9]),
        .R(SR));
  LUT5 #(
    .INIT(32'hF0AA33FF)) 
    \sect_len_buf[0]_i_1 
       (.I0(\end_addr_buf_reg_n_2_[2] ),
        .I1(start_addr_buf[2]),
        .I2(beat_len_buf[0]),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[0]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hF0AA33FF)) 
    \sect_len_buf[1]_i_1 
       (.I0(\end_addr_buf_reg_n_2_[3] ),
        .I1(start_addr_buf[3]),
        .I2(beat_len_buf[3]),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[1]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hF0AA33FF)) 
    \sect_len_buf[2]_i_1 
       (.I0(\end_addr_buf_reg_n_2_[4] ),
        .I1(start_addr_buf[4]),
        .I2(beat_len_buf[3]),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[2]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hF0AA33FF)) 
    \sect_len_buf[3]_i_1 
       (.I0(\end_addr_buf_reg_n_2_[5] ),
        .I1(start_addr_buf[5]),
        .I2(beat_len_buf[3]),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[3]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hF0AA33FF)) 
    \sect_len_buf[4]_i_1 
       (.I0(\end_addr_buf_reg_n_2_[6] ),
        .I1(start_addr_buf[6]),
        .I2(beat_len_buf[3]),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[4]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hF0AA33FF)) 
    \sect_len_buf[5]_i_1 
       (.I0(\end_addr_buf_reg_n_2_[7] ),
        .I1(start_addr_buf[7]),
        .I2(beat_len_buf[3]),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[5]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hF0AA33FF)) 
    \sect_len_buf[6]_i_1 
       (.I0(\end_addr_buf_reg_n_2_[8] ),
        .I1(start_addr_buf[8]),
        .I2(beat_len_buf[3]),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[6]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hF0AA33FF)) 
    \sect_len_buf[7]_i_1 
       (.I0(\end_addr_buf_reg_n_2_[9] ),
        .I1(start_addr_buf[9]),
        .I2(beat_len_buf[3]),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[7]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hF0AA33FF)) 
    \sect_len_buf[8]_i_1 
       (.I0(\end_addr_buf_reg_n_2_[10] ),
        .I1(start_addr_buf[10]),
        .I2(beat_len_buf[3]),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[8]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hF0AA33FF)) 
    \sect_len_buf[9]_i_2 
       (.I0(\end_addr_buf_reg_n_2_[11] ),
        .I1(start_addr_buf[11]),
        .I2(beat_len_buf[3]),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[9]_i_2_n_2 ));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(\sect_len_buf[0]_i_1_n_2 ),
        .Q(\sect_len_buf_reg_n_2_[0] ),
        .R(SR));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(\sect_len_buf[1]_i_1_n_2 ),
        .Q(\sect_len_buf_reg_n_2_[1] ),
        .R(SR));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(\sect_len_buf[2]_i_1_n_2 ),
        .Q(\sect_len_buf_reg_n_2_[2] ),
        .R(SR));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(\sect_len_buf[3]_i_1_n_2 ),
        .Q(\sect_len_buf_reg_n_2_[3] ),
        .R(SR));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(\sect_len_buf[4]_i_1_n_2 ),
        .Q(sect_len_buf[4]),
        .R(SR));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(\sect_len_buf[5]_i_1_n_2 ),
        .Q(sect_len_buf[5]),
        .R(SR));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(\sect_len_buf[6]_i_1_n_2 ),
        .Q(sect_len_buf[6]),
        .R(SR));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(\sect_len_buf[7]_i_1_n_2 ),
        .Q(sect_len_buf[7]),
        .R(SR));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(\sect_len_buf[8]_i_1_n_2 ),
        .Q(sect_len_buf[8]),
        .R(SR));
  FDRE \sect_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(\sect_len_buf[9]_i_2_n_2 ),
        .Q(sect_len_buf[9]),
        .R(SR));
  FDRE \start_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[10] ),
        .Q(start_addr_buf[10]),
        .R(SR));
  FDRE \start_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[11] ),
        .Q(start_addr_buf[11]),
        .R(SR));
  FDRE \start_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[12] ),
        .Q(start_addr_buf[12]),
        .R(SR));
  FDRE \start_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[13] ),
        .Q(start_addr_buf[13]),
        .R(SR));
  FDRE \start_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[14] ),
        .Q(start_addr_buf[14]),
        .R(SR));
  FDRE \start_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[15] ),
        .Q(start_addr_buf[15]),
        .R(SR));
  FDRE \start_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[16] ),
        .Q(start_addr_buf[16]),
        .R(SR));
  FDRE \start_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[17] ),
        .Q(start_addr_buf[17]),
        .R(SR));
  FDRE \start_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[18] ),
        .Q(start_addr_buf[18]),
        .R(SR));
  FDRE \start_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[19] ),
        .Q(start_addr_buf[19]),
        .R(SR));
  FDRE \start_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[20] ),
        .Q(start_addr_buf[20]),
        .R(SR));
  FDRE \start_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[21] ),
        .Q(start_addr_buf[21]),
        .R(SR));
  FDRE \start_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[22] ),
        .Q(start_addr_buf[22]),
        .R(SR));
  FDRE \start_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[23] ),
        .Q(start_addr_buf[23]),
        .R(SR));
  FDRE \start_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[24] ),
        .Q(start_addr_buf[24]),
        .R(SR));
  FDRE \start_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[25] ),
        .Q(start_addr_buf[25]),
        .R(SR));
  FDRE \start_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[26] ),
        .Q(start_addr_buf[26]),
        .R(SR));
  FDRE \start_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[27] ),
        .Q(start_addr_buf[27]),
        .R(SR));
  FDRE \start_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[28] ),
        .Q(start_addr_buf[28]),
        .R(SR));
  FDRE \start_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[29] ),
        .Q(start_addr_buf[29]),
        .R(SR));
  FDRE \start_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[2] ),
        .Q(start_addr_buf[2]),
        .R(SR));
  FDRE \start_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[30] ),
        .Q(start_addr_buf[30]),
        .R(SR));
  FDRE \start_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[31] ),
        .Q(start_addr_buf[31]),
        .R(SR));
  FDRE \start_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[3] ),
        .Q(start_addr_buf[3]),
        .R(SR));
  FDRE \start_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[4] ),
        .Q(start_addr_buf[4]),
        .R(SR));
  FDRE \start_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[5] ),
        .Q(start_addr_buf[5]),
        .R(SR));
  FDRE \start_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[6] ),
        .Q(start_addr_buf[6]),
        .R(SR));
  FDRE \start_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[7] ),
        .Q(start_addr_buf[7]),
        .R(SR));
  FDRE \start_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[8] ),
        .Q(start_addr_buf[8]),
        .R(SR));
  FDRE \start_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[9] ),
        .Q(start_addr_buf[9]),
        .R(SR));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_56),
        .Q(\start_addr_reg_n_2_[10] ),
        .R(SR));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_55),
        .Q(\start_addr_reg_n_2_[11] ),
        .R(SR));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_54),
        .Q(\start_addr_reg_n_2_[12] ),
        .R(SR));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_53),
        .Q(\start_addr_reg_n_2_[13] ),
        .R(SR));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_52),
        .Q(\start_addr_reg_n_2_[14] ),
        .R(SR));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_51),
        .Q(\start_addr_reg_n_2_[15] ),
        .R(SR));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_50),
        .Q(\start_addr_reg_n_2_[16] ),
        .R(SR));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_49),
        .Q(\start_addr_reg_n_2_[17] ),
        .R(SR));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_48),
        .Q(\start_addr_reg_n_2_[18] ),
        .R(SR));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_47),
        .Q(\start_addr_reg_n_2_[19] ),
        .R(SR));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_46),
        .Q(\start_addr_reg_n_2_[20] ),
        .R(SR));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_45),
        .Q(\start_addr_reg_n_2_[21] ),
        .R(SR));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_44),
        .Q(\start_addr_reg_n_2_[22] ),
        .R(SR));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_43),
        .Q(\start_addr_reg_n_2_[23] ),
        .R(SR));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_42),
        .Q(\start_addr_reg_n_2_[24] ),
        .R(SR));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_41),
        .Q(\start_addr_reg_n_2_[25] ),
        .R(SR));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_40),
        .Q(\start_addr_reg_n_2_[26] ),
        .R(SR));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_39),
        .Q(\start_addr_reg_n_2_[27] ),
        .R(SR));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_38),
        .Q(\start_addr_reg_n_2_[28] ),
        .R(SR));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_37),
        .Q(\start_addr_reg_n_2_[29] ),
        .R(SR));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_64),
        .Q(\start_addr_reg_n_2_[2] ),
        .R(SR));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_36),
        .Q(\start_addr_reg_n_2_[30] ),
        .R(SR));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_35),
        .Q(\start_addr_reg_n_2_[31] ),
        .R(SR));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_63),
        .Q(\start_addr_reg_n_2_[3] ),
        .R(SR));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_62),
        .Q(\start_addr_reg_n_2_[4] ),
        .R(SR));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_61),
        .Q(\start_addr_reg_n_2_[5] ),
        .R(SR));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_60),
        .Q(\start_addr_reg_n_2_[6] ),
        .R(SR));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_59),
        .Q(\start_addr_reg_n_2_[7] ),
        .R(SR));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_58),
        .Q(\start_addr_reg_n_2_[8] ),
        .R(SR));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_57),
        .Q(\start_addr_reg_n_2_[9] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \throttl_cnt[0]_i_1 
       (.I0(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .I1(throttl_cnt10_out__4),
        .I2(\throttl_cnt_reg[1] [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT4 #(
    .INIT(16'hB88B)) 
    \throttl_cnt[1]_i_1 
       (.I0(\could_multi_bursts.awlen_buf_reg[3]_0 [1]),
        .I1(throttl_cnt10_out__4),
        .I2(\throttl_cnt_reg[1] [0]),
        .I3(\throttl_cnt_reg[1] [1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hEAAA)) 
    \throttl_cnt[7]_i_1 
       (.I0(throttl_cnt10_out__4),
        .I1(m_axi_gmem_WREADY),
        .I2(\bus_equal_gen.WVALID_Dummy_reg_0 ),
        .I3(throttl_cnt1),
        .O(E));
  LUT6 #(
    .INIT(64'h8888888888888880)) 
    \throttl_cnt[7]_i_3 
       (.I0(AWREADY_Dummy),
        .I1(AWVALID_Dummy),
        .I2(\could_multi_bursts.awlen_buf_reg[3]_0 [3]),
        .I3(\could_multi_bursts.awlen_buf_reg[3]_0 [1]),
        .I4(\could_multi_bursts.awlen_buf_reg[3]_0 [2]),
        .I5(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .O(throttl_cnt10_out__4));
  FDRE wreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_equal_gen.fifo_burst_n_8 ),
        .Q(wreq_handling_reg_n_2),
        .R(SR));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
