http://scholar.google.com/scholar?hl=en&q=Manu+Awasthi%2C+Kshitij+Sudan%2C+Rajeev+Balasubramonian%2C+and+John+Carter.+2009.+Dynamic+hardware-assisted+software-controlled+page+placement+to+manage+capacity+allocation+and+sharing+within+large+caches.+In+Proceedings+of+the+International+Symposium+on+High+Performance+Computer+Architecture+%28HPCA%E2%80%9909%29.+250%2D%2D261.
http://scholar.google.com/scholar?hl=en&q=Nathan+Beckmann+and+Daniel+Sanchez.+2016.+Modeling+cache+performance+beyond+LRU.+In+Proceedings+of+the+International+Symposium+on+High+Performance+Computer+Architecture+%28HPCA%E2%80%9916%29.
http://scholar.google.com/scholar?hl=en&q=Ramazan+Bitirgen%2C+Engin+Ipek%2C+and+Jose+F.+Martinez.+2008.+Coordinated+management+of+multiple+interacting+resources+in+chip+multiprocessors%3A+A+machine+learning+approach.+In+Proceedings+of+the+International+Symposium+on+Microarchitecture.+318%2D%2D329.+10.1109%2FMICRO.2008.4771801+
http://scholar.google.com/scholar?hl=en&q=Jacob+Brock%2C+Chencheng+Ye%2C+Chen+Ding%2C+Yechen+Li%2C+Xiaolin+Wang%2C+and+Yingwei+Luo.+2015.+Optimal+cache+partition-sharing.+In+Proceedings+of+the+International+Conference+on+Parallel+Processing+%28ICPP%E2%80%9915%29.+749%2D%2D758.+10.1109%2FICPP.2015.84+
http://scholar.google.com/scholar?hl=en&q=J.+Chang+and+G.+S.+Sohi.+2007.+Cooperative+cache+partitioning+for+chip+multiprocessors.+In+Proceedings+of+the+International+Conference+on+Supercomputing.+242%2D%2D252.+10.1145%2F1274971.1275005+
http://scholar.google.com/scholar?hl=en&q=Jichuan+Chang+and+Gurindar+S.+Sohi.+2006.+Cooperative+caching+for+chip+multiprocessors.+In+Proceedings+of+the+International+Symposium+on+Computer+Architecture+%28ISCA%E2%80%9906%29.+264%2D%2D276.+10.1109%2FISCA.2006.17+
http://scholar.google.com/scholar?hl=en&q=Derek+Chiou%2C+Prabhat+Jain%2C+Larry+Rudolph%2C+and+Srinivas+Devadas.+2000.+Application-specific+memory+management+for+embedded+systems+using+software-controlled+caches.+In+Proceedings+of+the+Design+Automation+Conference.+416%2D%2D419.+10.1145%2F337292.337523+
http://scholar.google.com/scholar?hl=en&q=Pat+Conway%2C+Nathan+Kalyanasundharam%2C+Gregg+Donley%2C+Kevin+Lepak%2C+and+Bill+Hughes.+2010.+Cache+hierarchy+and+memory+subsystem+of+the+AMD+opteron+processor.+IEEE+Micro.+30%2C+2+%282010%29%2C+16%2D%2D29.+10.1109%2FMM.2010.31+
http://scholar.google.com/scholar?hl=en&q=Henry+Cook%2C+Miquel+Moreto%2C+Sarah+Bird%2C+Khanh+Dao%2C+David+A.+Patterson%2C+and+Krste+Asanovic.+2013.+A+hardware+evaluation+of+cache+partitioning+to+improve+utilization+and+energy-efficiency+while+preserving+responsiveness.+In+Proceedings+of+the+International+Symposium+on+Computer+Architecture+%28ISCA%E2%80%9913%29.+308%2D%2D319.+10.1145%2F2485922.2485949+
http://scholar.google.com/scholar?hl=en&q=Zehan+Cui%2C+Licheng+Chen%2C+Yungang+Bao%2C+and+Mingyu+Chen.+2014.+A+swap-based+cache+set+index+scheme+to+leverage+both+superpage+and+page+coloring+optimizations.+In+Proceedings+of+the+Design+Automation+Conference.+1%2D%2D6.+10.1145%2F2593069.2593078+
http://scholar.google.com/scholar?hl=en&q=Nam+Duong%2C+Dali+Zhao%2C+Taesu+Kim%2C+Rosario+Cammarota%2C+Mateo+Valero%2C+and+Alexander+V.+Veidenbaum.+2012.+Improving+cache+management+policies+using+dynamic+reuse+distances.+In+Proceedings+of+the+International+Symposium+on+Microarchitecture.+389%2D%2D400.+10.1109%2FMICRO.2012.43+
http://scholar.google.com/scholar?hl=en&q=Haakon+Dybdahl+and+Per+Stenstrom.+2007.+An+adaptive+shared%2Fprivate+NUCA+cache+partitioning+scheme+for+chip+multiprocessors.+In+Proceedings+of+the+International+Symposium+on+High+Performance+Computer+Architecture+%28HPCA%E2%80%9907%29.+2%2D%2D12.+10.1109%2FHPCA.2007.346180+
http://scholar.google.com/scholar?hl=en&q=Saurabh+Gupta+and+Huiyang+Zhou.+2015.+Spatial+locality-aware+cache+partitioning+for+effective+cache+sharing.+In+Proceedings+of+the+International+Conference+on+Parallel+Processing+%28ICPP%E2%80%9915%29.+150%2D%2D159.+10.1109%2FICPP.2015.24+
http://scholar.google.com/scholar?hl=en&q=Prateek+D.+Halwe%2C+Shirshendu+Das%2C+and+Hemangee+K.+Kapoor.+2013.+Towards+a+better+cache+utilization+using+controlled+cache+partitioning.+In+Proceedings+of+2013+IEEE+11th+International+Conference+on+Dependable%2C+Autonomic+and+Secure+Computing+%28DASC%E2%80%9913%29.+179%2D%2D186.+10.1109%2FDASC.2013.59+
http://scholar.google.com/scholar?hl=en&q=William+Hasenplaugh%2C+Pritpal+S.+Ahuja%2C+Aamer+Jaleel%2C+Simon+Steely+Jr.%2C+and+Joel+Emer.+2012.+The+gradient-based+cache+partitioning+algorithm.+ACM+Trans.+Architect.+Code+Optim.+%28TACO%29+8%2C+4+%282012%29%2C+44.+10.1145%2F2086696.2086723+
http://scholar.google.com/scholar?hl=en&q=Andrew+Herdrich%2C+Edwin+Verplanke%2C+Priya+Autee%2C+Ramesh+Illikkal%2C+Chris+Gianos%2C+Ronak+Singhal%2C+and+Ravi+Iyer.+2016.+Cache+QoS%3A+From+concept+to+reality+in+the+Intel+Xeon+processor+E5-2600+v3+product+family.+In+Proceedings+of+the+International+Symposium+on+High+Performance+Computer+Architecture+%28HPCA%E2%80%9916%29.+657%2D%2D668.
http://scholar.google.com/scholar?hl=en&q=Enric+Herrero%2C+Jos%C3%A9+Gonz%C3%A1lez%2C+and+Ramon+Canal.+2010.+Elastic+cooperative+caching%3A+An+autonomous+dynamically+adaptive+memory+hierarchy+for+chip+multiprocessors.+In+Proceedings+of+the+International+Symposium+on+Computer+Architecture+%28ISCA%E2%80%9910%29.+419%2D%2D428.+10.1145%2F1815961.1816018+
http://scholar.google.com/scholar?hl=en&q=Lisa+R.+Hsu%2C+Steven+K.+Reinhardt%2C+Ravishankar+Iyer%2C+and+Srihari+Makineni.+2006.+Communist%2C+utilitarian%2C+and+capitalist+cache+policies+on+CMPs%3A+Caches+as+a+shared+resource.+In+Proceedings+of+the+International+Conference+on+Parallel+Architectures+and+Compilation+Techniques+%28PACT%E2%80%9906%29.+13%2D%2D22.+10.1145%2F1152154.1152161+
http://scholar.google.com/scholar?hl=en&q=Ravi+Iyer.+2004.+CQoS%3A+A+framework+for+enabling+QoS+in+shared+caches+of+CMP+platforms.+In+Proceedings+of+the+International+Conference+on+Supercomputing.+257%2D%2D266.+10.1145%2F1006209.1006246+
http://scholar.google.com/scholar?hl=en&q=Ravi+Iyer%2C+Li+Zhao%2C+Fei+Guo%2C+Ramesh+Illikkal%2C+Srihari+Makineni%2C+Don+Newell%2C+Yan+Solihin%2C+Lisa+Hsu%2C+and+Steve+Reinhardt.+2007.+QoS+policies+and+architecture+for+cache%2Fmemory+in+CMP+platforms.+ACM+SIGMETRICS+Perform.+Eval.+Rev.+35%2C+1+%282007%29%2C+25%2D%2D36.+10.1145%2F1269899.1254886+
http://scholar.google.com/scholar?hl=en&q=Aamer+Jaleel%2C+William+Hasenplaugh%2C+Moinuddin+Qureshi%2C+Julien+Sebot%2C+Simon+Steely+Jr.%2C+and+Joel+Emer.+2008.+Adaptive+insertion+policies+for+managing+shared+caches.+In+Proceedings+of+the+International+Conference+on+Parallel+Architectures+and+Compilation+Techniques+%28PACT%E2%80%9908%29.+208%2D%2D219.+10.1145%2F1454115.1454145+
http://scholar.google.com/scholar?hl=en&q=Xinxin+Jin%2C+Haogang+Chen%2C+Xiaolin+Wang%2C+Zhenlin+Wang%2C+Xiang+Wen%2C+Yingwei+Luo%2C+and+Xiaoming+Li.+2009.+A+simple+cache+partitioning+approach+in+a+virtualized+environment.+In+Proceedings+of+the+IEEE+International+Symposium+on+Parallel+and+Distributed+Processing+with+Applications+%28ISPA%E2%80%9909%29.+519%2D%2D524.
http://scholar.google.com/scholar?hl=en&q=Jongpil+Jung%2C+Seonpil+Kim%2C+and+Chong-Min+Kyung.+2010.+Latency-aware+utility-based+NUCA+cache+partitioning+in+3D-stacked+multi-processor+systems.+In+Proceedings+of+the+VLSI+System+on+Chip+Conference+%28VLSI-SoC%E2%80%9910%29.+125%2D%2D130.
http://scholar.google.com/scholar?hl=en&q=Mahmut+Kandemir%2C+Ramya+Prabhakar%2C+Mustafa+Karakoy%2C+and+Yuanrui+Zhang.+2011a.+Multilayer+cache+partitioning+for+multiprogram+workloads.+In+Proceedings+of+the+European+Conference+on+Parallel+Processing.+130%2D%2D141.+
http://scholar.google.com/scholar?hl=en&q=Mahmut+Kandemir%2C+Taylan+Yemliha%2C+and+Emre+Kultursay.+2011b.+A+helper+thread+based+dynamic+cache+partitioning+scheme+for+multithreaded+applications.+In+Proceedings+of+the+Design+Automation+Conference.+954%2D%2D959.+10.1145%2F2024724.2024936+
http://scholar.google.com/scholar?hl=en&q=Dimitris+Kaseridis%2C+Muhammad+Faisal+Iqbal%2C+and+Lizy+Kurian+John.+2014.+Cache+friendliness-aware+managementof+shared+last-level+caches+for+high+performance+multi-core+systems.+IEEE+Trans.+Comput.+63%2C+4+%282014%29%2C+874%2D%2D887.+10.1109%2FTC.2013.18+
http://scholar.google.com/scholar?hl=en&q=Dimitris+Kaseridis%2C+J.+Stuecheli%2C+Jian+Chen%2C+and+Lizy+K.+John.+2010.+A+bandwidth-aware+memory-subsystem+resource+management+using+non-invasive+resource+profilers+for+large+CMP+systems.+In+Proceedings+of+the+International+Symposium+on+High+Performance+Computer+Architecture+%28HPCA%E2%80%9910%29.+1%2D%2D11.
http://scholar.google.com/scholar?hl=en&q=Dimitris+Kaseridis%2C+Jeffrey+Stuecheli%2C+and+Lizy+K.+John.+2009.+Bank-aware+dynamic+cache+partitioning+for+multicore+architectures.+In+Proceedings+of+the+International+Conference+on+Parallel+Processing+%28ICPP%E2%80%9909%29.+18%2D%2D25.+10.1109%2FICPP.2009.55+
http://scholar.google.com/scholar?hl=en&q=Harshad+Kasture+and+Daniel+Sanchez.+2014.+Ubik%3A+Efficient+cache+sharing+with+strict+qos+for+latency-critical+workloads.+In+Proceedings+of+the+ACM+International+Conference+on+Architectural+Support+for+Programming+Languages+and+Operating+Systems+%28ASPLOS%E2%80%9914%29.+729%2D%2D742.+10.1145%2F2541940.2541944+
http://scholar.google.com/scholar?hl=en&q=Kamil+Kedzierski%2C+Miquel+Moreto%2C+Francisco+J.+Cazorla%2C+and+Mateo+Valero.+2010.+Adapting+cache+partitioning+algorithms+to+pseudo-LRU+replacement+policies.+In+Proceedings+of+the+2010+IEEE+International+Symposium+on+Parallel+8+Distributed+Processing+%28IPDPS%E2%80%9910%29.+1%2D%2D12.
http://scholar.google.com/scholar?hl=en&q=Samira+Khan%2C+Alaa+R.+Alameldeen%2C+Chris+Wilkerson%2C+Onur+Mutlu%2C+and+Daniel+A.+Jim%C3%A9nez.+2014.+Improving+cache+performance+by+exploiting+read-write+disparity.+In+Proceedings+of+the+International+Symposium+on+High+Performance+Computer+Architecture+%28HPCA%E2%80%9914%29.
http://scholar.google.com/scholar?hl=en&q=Seongbeom+Kim%2C+Dhruba+Chandra%2C+and+Yan+Solihin.+2004.+Fair+cache+sharing+and+partitioning+in+a+chip+multiprocessor+architecture.+In+Proceedings+of+the+International+Conference+on+Parallel+Architectures+and+Compilation+Techniques+%28PACT%E2%80%9904%29.+111%2D%2D122.+10.1109%2FPACT.2004.15+
http://scholar.google.com/scholar?hl=en&q=I.+Kotera%2C+K.+Abe%2C+R.+Egawa%2C+H.+Takizawa%2C+and+H.+Kobayashi.+2011.+Power-aware+dynamic+cache+partitioning+for+CMPs.+Trans.+HiPEAC+%282011%29%2C+135%2D%2D153.+
http://scholar.google.com/scholar?hl=en&q=Vivek+Kozhikkottu%2C+Abhisek+Pan%2C+Vijay+Pai%2C+Sujit+Dey%2C+and+Anand+Raghunathan.+2014.+Variation+aware+cache+partitioning+for+multithreaded+programs.+In+Proceedings+of+the+Design+Automation+Conference.+1%2D%2D6.+10.1145%2F2593069.2593240+
http://scholar.google.com/scholar?hl=en&q=Hyunjin+Lee%2C+Sangyeun+Cho%2C+and+Bruce+R.+Childers.+2011.+CloudCache%3A+Expanding+and+shrinking+private+caches.+In+Proceedings+of+the+International+Symposium+on+High+Performance+Computer+Architecture+%28HPCA%E2%80%9911%29.+219%2D%2D230.+
http://scholar.google.com/scholar?hl=en&q=Jaekyu+Lee+and+Hyesoon+Kim.+2012.+TAP%3A+A+TLP-aware+cache+management+policy+for+a+CPU-GPU+heterogeneous+architecture.+In+Proceedings+of+the+International+Symposium+on+High+Performance+Computer+Architecture+%28HPCA%E2%80%9912%29.+1%2D%2D12.+10.1109%2FHPCA.2012.6168947+
http://scholar.google.com/scholar?hl=en&q=J.+Lin%2C+Q.+Lu%2C+X.+Ding%2C+Z.+Zhang%2C+X.+Zhang%2C+and+P.+Sadayappan.+2008.+Gaining+insights+into+multicore+cache+partitioning%3A+Bridging+the+gap+between+simulation+and+real+systems.+In+Proceedings+of+the+International+Symposium+on+High+Performance+Computer+Architecture+%28HPCA%E2%80%9908%29.+367%2D%2D378.
http://scholar.google.com/scholar?hl=en&q=J.+Lin%2C+Q.+Lu%2C+X.+Ding%2C+Z.+Zhang%2C+X.+Zhang%2C+and+P.+Sadayappan.+2009.+Enabling+software+multicore+cache+management+with+lightweight+hardware+support.+In+Proceedings+of+the+Conference+on+Supercomputing+%28SC%29.+10.1145%2F1654059.1654074+
http://scholar.google.com/scholar?hl=en&q=Xing+Lin+and+Rajeev+Balasubramonian.+2011.+Refining+the+utility+metric+for+utility-based+cache+partitioning.+In+9th+Annual+Workshop+on+Duplicating%2C+Deconstructing%2C+and+Debunking+%28WDDD%29%2C+in+conjunction+with+the+38th+International+Symposium+on+Computer+Architecture+%28ISCA-38%29+%282011%29.
http://scholar.google.com/scholar?hl=en&q=Fang+Liu%2C+Xiaowei+Jiang%2C+and+Yan+Solihin.+2010.+Understanding+how+off-chip+memory+bandwidth+partitioning+in+chip+multiprocessors+affects+system+performance.+In+Proceedings+of+the+International+Symposium+on+High-Performance+Computer+Architecture+%28HPCA%E2%80%9910%29.+1%2D%2D12.
http://scholar.google.com/scholar?hl=en&q=Lei+Liu%2C+Yong+Li%2C+Zehan+Cui%2C+Yungang+Bao%2C+Mingyu+Chen%2C+and+Chengyong+Wu.+2014.+Going+vertical+in+memory+management%3A+Handling+multiplicity+by+multi-policy.+In+Proceedings+of+the+International+Symposium+on+Computer+Architecture+%28ISCA%E2%80%9914%29.+169%2D%2D180.+
http://scholar.google.com/scholar?hl=en&q=David+Lo%2C+Liqun+Cheng%2C+Rama+Govindaraju%2C+Parthasarathy+Ranganathan%2C+and+Christos+Kozyrakis.+2016.+Improving+resource+efficiency+at+scale+with+heracles.+ACM+Trans.+Comput.+Syst.+%28TOCS%29+34%2C+2+%282016%29%2C+6.+10.1145%2F2882783+
http://scholar.google.com/scholar?hl=en&q=Richard+L.+Mattson%2C+Jan+Gecsei%2C+Donald+R.+Slutz%2C+and+Irving+L.+Traiger.+1970.+Evaluation+techniques+for+storage+hierarchies.+IBM+Systems+Journal+9%2C+2+%281970%29%2C+78%2D%2D117.+10.1147%2Fsj.92.0078+
http://scholar.google.com/scholar?hl=en&q=Intel+Corporation.+2016.+Intel+64+and+IA-32+Architectures+Developer%E2%80%99s+Manual%3A+Vol.+3B%2C+System+Programming+Guide%2C+Part+2.+Retrieved+from+http%3A%2F%2Fgoo.gl%2Fsw24WL.
http://scholar.google.com/scholar?hl=en&q=OSU-CSE+News.+2010.+Intel+Puts+OSU-CSE+Inside.+Retrieved+from+http%3A%2F%2Fweb.cse.ohio-state.edu%2Fnews%2Fnews118.shtml.
http://scholar.google.com/scholar?hl=en&q=Vineeth+Mekkat%2C+Anup+Holey%2C+Pen-Chung+Yew%2C+and+Antonia+Zhai.+2013.+Managing+shared+last-level+cache+in+a+heterogeneous+multicore+processor.+In+Proceedings+of+the+International+Conference+on+Parallel+Architectures+and+Compilation+Techniques+%28PACT%E2%80%9913%29.+225%2D%2D234.+
http://scholar.google.com/scholar?hl=en&q=Sparsh+Mittal.+2016a.+A+survey+of+architectural+techniques+for+managing+process+variation.+Comput.+Surveys+48%2C+4+%282016%29%2C+54%3A1%2D%2D54%3A29.+10.1145%2F2871167+
http://scholar.google.com/scholar?hl=en&q=Sparsh+Mittal.+2016b.+A+survey+of+cache+bypassing+techniques.+J.+Low+Power+Elect.+Appl.+6%2C+2+%282016%29%2C+5%3A1%2D%2D5%3A30.
http://scholar.google.com/scholar?hl=en&q=Sparsh+Mittal%2C+Yanan+Cao%2C+and+Zhao+Zhang.+2014a.+MASTER%3A+A+multicore+cache+energy+saving+technique+using+dynamic+cache+reconfiguration.+IEEE+Trans.+VLSI+Syst.+22%2C+8+%282014%29%2C+1653%2D%2D1665.
http://scholar.google.com/scholar?hl=en&q=Sparsh+Mittal%2C+Matthew+Poremba%2C+Jeffrey+Vetter%2C+and+Yuan+Xie.+2014b.+Exploring+Design+Space+of+3D+NVM+and+eDRAM+Caches+Using+DESTINY+Tool.+Technical+Report+ORNL%2FTM-2014%2F636.+Oak+Ridge+National+Laboratory%2C+USA.
http://scholar.google.com/scholar?hl=en&q=Sparsh+Mittal+and+Jeffrey+Vetter.+2015.+A+survey+of+CPU-GPU+heterogeneous+computing+techniques.+Comput.+Surveys+47%2C+4+%282015%29%2C+69%3A1%2D%2D69%3A35.+10.1145%2F2788396+
http://scholar.google.com/scholar?hl=en&q=Sparsh+Mittal+and+Jeffrey+Vetter.+2016.+A+survey+of+techniques+for+architecting+DRAM+caches.+IEEE+Trans.+Parallel.+Distrib.+Syst.+%28TPDS%29+27%2C+6+%282016%29%2C+1852%2D%2D1863.
http://scholar.google.com/scholar?hl=en&q=Sparsh+Mittal%2C+Jeffrey+S.+Vetter%2C+and+Dong+Li.+2015.+A+survey+of+architectural+approaches+for+managing+embedded+DRAM+and+non-volatile+on-chip+caches.+IEEE+Trans.+Parallel+Distrib.+Syst.+%28TPDS%29+26%2C+6+%282015%29%2C+1524%2D%2D1537.
http://scholar.google.com/scholar?hl=en&q=Sparsh+Mittal+and+Zhao+Zhang.+2013.+MANAGER%3A+A+Multicore+Shared+Cache+Energy+Saving+Technique+for+QoS+Systems.+Technical+Report.+Iowa+State+University.
http://scholar.google.com/scholar?hl=en&q=Miquel+Moreto%2C+Francisco+J.+Cazorla%2C+Alex+Ramirez%2C+Rizos+Sakellariou%2C+and+Mateo+Valero.+2009.+FlexDCP%3A+A+QoS+framework+for+CMP+architectures.+ACM+SIGOPS+Operat.+Syst.+Rev.+43%2C+2+%282009%29%2C+86%2D%2D96.+10.1145%2F1531793.1531806+
http://scholar.google.com/scholar?hl=en&q=Miquel+Moreto%2C+Francisco+J+Cazorla%2C+Alex+Ramirez%2C+and+Mateo+Valero.+2008.+MLP-aware+dynamic+cache+partitioning.+In+High+Performance+Embedded+Architectures+and+Compilers.+337%2D%2D352.+
http://scholar.google.com/scholar?hl=en&q=Sai+Prashanth+Muralidhara%2C+Mahmut+Kandemir%2C+and+Padma+Raghavan.+2010.+Intra-application+cache+partitioning.+In+Proceedings+of+the+2010+IEEE+International+Symposium+on+Parallel+8+Distributed+Processing+%28IPDPS%E2%80%9910%29.+1%2D%2D12.
http://scholar.google.com/scholar?hl=en&q=Konstantinos+Nikas%2C+Matthew+Horsnell%2C+and+Jim+Garside.+2008.+An+adaptive+Bloom+filter+cache+partitioning+scheme+for+multicore+architectures.+In+Proceedings+of+the+International+Conference+on+Embedded+Computer+Systems%3A+Architectures%2C+Modeling%2C+and+Simulation+%28SAMOS%E2%80%9908%29.+25%2D%2D32.
http://scholar.google.com/scholar?hl=en&q=Taecheol+Oh%2C+Kiyeon+Lee%2C+and+Sangyeun+Cho.+2011.+An+analytical+performance+model+for+co-management+of+last-level+cache+and+bandwidth+sharing.+In+Proceedings+of+the+2011+IEEE+19th+Annual+International+Symposium+on+Modelling%2C+Analysis%2C+and+Simulation+of+Computer+and+Telecommunication+Systems+%28MASCOTS%E2%80%9911%29.+150%2D%2D158.+10.1109%2FMASCOTS.2011.17+
http://scholar.google.com/scholar?hl=en&q=Abhisek+Pan+and+Vijay+S.+Pai.+2013.+Imbalanced+cache+partitioning+for+balanced+data-parallel+programs.+In+Proceedings+of+the+Annual+IEEE%2FACM+International+Symposium+on+Microarchitecture+%28MICRO%E2%80%9913%29.+297%2D%2D309.+10.1145%2F2540708.2540734+
http://scholar.google.com/scholar?hl=en&q=Pavlos+Petoumenos%2C+Georgios+Keramidas%2C+H%C3%A5kan+Zeffer%2C+Stefanos+Kaxiras%2C+and+Erik+Hagersten.+2006.+StatShare%3A+A+statistical+model+for+managing+cache+sharing+via+decay.+In+Proceedings+of+the+Workshop+on+Modeling%2C+Benchmarking+and+Simulation+%28MoBS%E2%80%9906%29.
http://scholar.google.com/scholar?hl=en&q=Miquel+Moreto+Planas%2C+Francisco+Cazorla%2C+Alex+Ramirez%2C+and+Mateo+Valero.+2007.+Explaining+dynamic+cache+partitioning+speed+ups.+IEEE+Comput.+Arch.+Lett.+6%2C+1+%282007%29%2C+1%2D%2D4.+10.1109%2FL-CA.2007.3+
http://scholar.google.com/scholar?hl=en&q=Moinuddin+K.+Qureshi%2C+Aamer+Jaleel%2C+Yale+N.+Patt%2C+Simon+C.+Steely%2C+and+Joel+Emer.+2007.+Adaptive+insertion+policies+for+high+performance+caching.+In+Proceedings+of+the+International+Symposium+on+Computer+Architecture+%282007%29%2C+381%2D%2D391.+10.1145%2F1250662.1250709+
http://scholar.google.com/scholar?hl=en&q=Moinuddin+K.+Qureshi+and+Yale+N.+Patt.+2006.+Utility-based+cache+partitioning%3A+A+low-overhead%2C+high-performance%2C+runtime+mechanism+to+partition+shared+caches.+In+Proceedings+of+the+39th+Annual+IEEE%2FACM+International+Symposium+on+Microarchitecture.+423%2D%2D432.+10.1109%2FMICRO.2006.49+
http://scholar.google.com/scholar?hl=en&q=Nauman+Rafique%2C+Won-Taek+Lim%2C+and+Mithuna+Thottethodi.+2006.+Architectural+support+for+operating+system-driven+CMP+cache+management.+In+Proceedings+of+the+International+Conference+on+Parallel+Architectures+and+Compilation+Techniques.+2%2D%2D12.+10.1145%2F1152154.1152160+
http://scholar.google.com/scholar?hl=en&q=R.+Reddy+and+P.+Petrov.+2010.+Cache+partitioning+for+energy-efficient+and+interference-free+embedded+multitasking.+ACM+Trans.+Embed.+Comput.+Syst.+%28TECS%29+9%2C+3+%282010%29%2C+16.+10.1145%2F1698772.1698774+
http://scholar.google.com/scholar?hl=en&q=Daniel+Sanchez+and+Christos+Kozyrakis.+2010.+The+ZCache%3A+Decoupling+ways+and+associativity.+In+Proceedings+of+the+International+Symposium+on+Microarchitecture.+187%2D%2D198.+10.1109%2FMICRO.2010.20+
http://scholar.google.com/scholar?hl=en&q=D.+Sanchez+and+C.+Kozyrakis.+2011.+Vantage%3A+Scalable+and+efficient+fine-grain+cache+partitioning.+In+Proceedings+of+the+International+Symposium+on+Computer+Architecture.+57%2D%2D68.+10.1145%2F2000064.2000073+
http://scholar.google.com/scholar?hl=en&q=Alex+Settle%2C+Dan+Connors%2C+Enric+Gibert%2C+and+Antonio+Gonz%C3%A1lez.+2006.+A+dynamically+reconfigurable+cache+for+multithreaded+processors.+J.+Embed.+Comput.+2%2C+2+%282006%29%2C+221%2D%2D233.+
http://scholar.google.com/scholar?hl=en&q=Shekhar+Srikantaiah%2C+Reetuparna+Das%2C+Asit+K.+Mishra%2C+Chita+R.+Das%2C+and+Mahmut+Kandemir.+2009a.+A+case+for+integrated+processor-cache+partitioning+in+chip+multiprocessors.+In+Proceedings+of+the+Conference+on+High+Performance+Computing+Networking%2C+Storage+and+Analysis+%28SC%E2%80%9909%29.+6.+10.1145%2F1654059.1654066+
http://scholar.google.com/scholar?hl=en&q=Shekhar+Srikantaiah%2C+Mahmut+Kandemir%2C+and+Qian+Wang.+2009b.+SHARP+control%3A+Controlled+shared+cache+management+in+chip+multiprocessors.+In+Proceedings+of+the+42st+Annual+IEEE%2FACM+International+Symposium+on+Microarchitecture+%28MICRO-42%E2%80%9909%29.+517%2D%2D528.+10.1145%2F1669112.1669177+
http://scholar.google.com/scholar?hl=en&q=H.+S.+Stone%2C+J.+Turek%2C+and+J.+L.+Wolf.+1992.+Optimal+partitioning+of+cache+memory.+IEEE+Trans.+Comput.+41%2C+9+%281992%29%2C+1054%2D%2D1068.+10.1109%2F12.165388+
http://scholar.google.com/scholar?hl=en&q=Lavanya+Subramanian%2C+Vivek+Seshadri%2C+Arnab+Ghosh%2C+Samira+Khan%2C+and+Onur+Mutlu.+2015.+The+application+slowdown+model%3A+Quantifying+and+controlling+the+impact+of+inter-application+interference+at+shared+caches+and+main+memory.+In+Proceedings+of+the+Annual+IEEE%2FACM+International+Symposium+on+Microarchitecture+%28MICRO%E2%80%9915%29.+62%2D%2D75.+10.1145%2F2830772.2830803+
http://scholar.google.com/scholar?hl=en&q=G.+Edward+Suh%2C+Srinivas+Devadas%2C+and+Larry+Rudolph.+2001.+Analytical+cache+models+with+applications+to+cache+partitioning.+In+Proceedings+of+the+International+Conference+on+Supercomputing.+1%2D%2D12.+10.1145%2F377792.377797+
http://scholar.google.com/scholar?hl=en&q=G.+E.+Suh%2C+L.+Rudolph%2C+and+S.+Devadas.+2004.+Dynamic+partitioning+of+shared+cache+memory.+J.+Supercomput.+28%2C+1+%282004%29%2C+7%2D%2D26.+10.1023%2FB%3ASUPE.0000014800.27383.8f+
http://scholar.google.com/scholar?hl=en&q=Vivy+Suhendra+and+Tulika+Mitra.+2008.+Exploring+locking+8+partitioning+for+predictable+shared+caches+on+multi-cores.+In+Proceedings+of+the+Design+Automation+Conference.+300%2D%2D303.+10.1145%2F1391469.1391545+
http://scholar.google.com/scholar?hl=en&q=Karthik+T.+Sundararajan%2C+Vasileios+Porpodas%2C+Timothy+M.+Jones%2C+Nigel+P.+Topham%2C+and+Bjorn+Franke.+2012.+Cooperative+partitioning%3A+Energy-efficient+cache+partitioning+for+high-performance+CMPs.+In+Proceedings+of+the+International+Symposium+on+High-Performance+Computer+Architecture%2C+%282012%29%2C+1%2D%2D12.+10.1109%2FHPCA.2012.6169036+
http://scholar.google.com/scholar?hl=en&q=David+Tam%2C+Reza+Azimi%2C+Livio+Soares%2C+and+Michael+Stumm.+2007.+Managing+shared+L2+caches+on+multicore+systems+in+software.+In+Proceedings+of+the+Workshop+on+the+Interaction+between+Operating+Systems+and+Computer+Architecture.+26%2D%2D33.
http://scholar.google.com/scholar?hl=en&q=Keshavan+Varadarajan%2C+S.+K.+Nandy%2C+Vishal+Sharda%2C+Amrutur+Bharadwaj%2C+Ravi+Iyer%2C+Srihari+Makineni%2C+and+Donald+Newell.+2006.+Molecular+caches%3A+A+caching+structure+for+dynamic+creation+of+application-specific+heterogeneous+cache+regions.+In+Proceedings+of+the+Annual+IEEE%2FACM+International+Symposium+on+Microarchitecture+%28MICRO%E2%80%9906%29.+433%2D%2D442.+10.1109%2FMICRO.2006.38+
http://scholar.google.com/scholar?hl=en&q=Ruisheng+Wang+and+Lizhong+Chen.+2014.+Futility+scaling%3A+High-associativity+cache+partitioning.+In+Proceedings+of+the+Annual+IEEE%2FACM+International+Symposium+on+Microarchitecture+%28MICRO%E2%80%9914%29.+356%2D%2D367.+10.1109%2FMICRO.2014.46+
http://scholar.google.com/scholar?hl=en&q=Xiaorui+Wang%2C+Kai+Ma%2C+and+Yefu+Wang.+2012.+Cache+latency+control+for+application+fairness+or+differentiation+in+power-constrained+chip+multiprocessors.+IEEE+Trans.+Comput.+61%2C+10+%282012%29%2C+1371%2D%2D1385.+10.1109%2FTC.2011.187+
http://scholar.google.com/scholar?hl=en&q=Xiaodong+Wang+and+Jos%C3%A9+F.+Mart%C3%ADnez.+2015.+XChange%3A+A+market-based+approach+to+scalable+dynamic+multi-resource+allocation+in+multicore+architectures.+In+Proceedings+of+the+International+Symposium+on+High+Performance+Computer+Architecture+%28HPCA%E2%80%9915%29.+113%2D%2D125.
http://scholar.google.com/scholar?hl=en&q=Y.+Xie+and+G.+H.+Loh.+2009.+PIPP%3A+Promotion%2Finsertion+pseudo-partitioning+of+multi-core+shared+caches.+In+ACM+SIGARCH+Computer+Architecture+News%2C+Vol.+37.+ACM%2C+174%2D%2D183.+10.1145%2F1555815.1555778+
http://scholar.google.com/scholar?hl=en&q=Yuejian+Xie+and+Gabriel+H.+Loh.+2010.+Scalable+shared-cache+management+by+containing+thrashing+workloads.+In+Proceedings+of+the+International+Conference+on+High-Performance+Embedded+Architectures+and+Compilers.+262%2D%2D276.+10.1007%2F978-3-642-11515-8_20+
http://scholar.google.com/scholar?hl=en&q=Ying+Ye%2C+Richard+West%2C+Zhuoqun+Cheng%2C+and+Ye+Li.+2014.+Coloris%3A+A+dynamic+cache+partitioning+system+using+page+coloring.+In+Proceedings+of+the+International+Conference+on+Parallel+Architectures+and+Compilation.+381%2D%2D392.+10.1145%2F2628071.2628104+
http://scholar.google.com/scholar?hl=en&q=Thomas+Y.+Yeh+and+Glenn+Reinman.+2005.+Fast+and+fair%3A+Data-stream+quality+of+service.+In+Proceedings+of+the+International+Conference+on+Compilers%2C+Architectures+and+Synthesis+for+Embedded+Systems+%28CASES%E2%80%9905%29.+237%2D%2D248.+10.1145%2F1086297.1086328+
http://scholar.google.com/scholar?hl=en&q=Chenjie+Yu+and+Peter+Petrov.+2010.+Off-chip+memory+bandwidth+minimization+through+cache+partitioning+for+multi-core+platforms.+In+Proceedings+of+the+Design+Automation+Conference.+132%2D%2D137.+10.1145%2F1837274.1837309+
http://scholar.google.com/scholar?hl=en&q=Heechul+Yun+and+Prathap+Kumar+Valsan.+2015.+Evaluating+the+isolation+effect+of+cache+partitioning+on+COTS+multicore+platforms.+In+Proceedings+of+the+11th+Annual+Workshop+on+Operating+Systems+Platforms+for+Embedded+Real-Time+Applications+%28OSPERT%E2%80%9915%29.+45.
http://scholar.google.com/scholar?hl=en&q=Dongyuan+Zhan%2C+Hong+Jiang%2C+and+Sharad+C.+Seth.+2014.+CLU%3A+Co-optimizing+locality+and+utility+in+thread-aware+capacity+management+for+shared+last+level+caches.+IEEE+Trans.+Comput.+63%2C+7+%282014%29%2C+1656%2D%2D1667.+10.1109%2FTC.2012.277+
http://scholar.google.com/scholar?hl=en&q=Xiao+Zhang%2C+Sandhya+Dwarkadas%2C+and+Kai+Shen.+2009.+Towards+practical+page+coloring-based+multicore+cache+management.+In+Proceedings+of+the+European+Conference+on+Computer+Systems.+89%2D%2D102.+10.1145%2F1519065.1519076+
http://scholar.google.com/scholar?hl=en&q=Miao+Zhou%2C+Yu+Du%2C+Bruce+Childers%2C+Rami+Melhem%2C+and+Daniel+Moss%C3%A9.+2012.+Writeback-aware+partitioning+and+replacement+for+last-level+caches+in+phase+change+main+memory+systems.+ACM+Trans.+Arch.+Code+Optim.+%28TACO%29+8%2C+4+%282012%29%2C+53.+10.1145%2F2086696.2086732+
http://scholar.google.com/scholar?hl=en&q=Miao+Zhou%2C+Yu+Du%2C+Bruce+Childers%2C+Daniel+Mosse%2C+and+Rami+Melhem.+2016.+Symmetry-agnostic+coordinated+management+of+the+memory+hierarchy+in+multicore+systems.+ACM+Trans.+Arch.+Code+Optim.+%28TACO%29+12%2C+4+%282016%29%2C+61.+10.1145%2F2847254+
