

================================================================
== Vivado HLS Report for 'max_pool_1'
================================================================
* Date:           Sun Jul 14 20:14:43 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       OPT6
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    14.635|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1021|  1021|  1021|  1021|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+------+------+----------+-----------+-----------+------+----------+
        |                                 |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+------+------+----------+-----------+-----------+------+----------+
        |- Filter_Loop_Row_Loop_Col_Loop  |  1019|  1019|         7|          1|          1|  1014|    yes   |
        +---------------------------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      3|       -|      -|    -|
|Expression       |        -|      -|       0|    570|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      0|     264|    956|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    102|    -|
|Register         |        0|      -|     593|    128|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      3|     857|   1756|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      1|   ~0   |      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+----+-----+-----+
    |cnn_fcmp_32ns_32ndEe_U34  |cnn_fcmp_32ns_32ndEe  |        0|      0|  66|  239|    0|
    |cnn_fcmp_32ns_32ndEe_U35  |cnn_fcmp_32ns_32ndEe  |        0|      0|  66|  239|    0|
    |cnn_fcmp_32ns_32ndEe_U36  |cnn_fcmp_32ns_32ndEe  |        0|      0|  66|  239|    0|
    |cnn_fcmp_32ns_32ndEe_U37  |cnn_fcmp_32ns_32ndEe  |        0|      0|  66|  239|    0|
    +--------------------------+----------------------+---------+-------+----+-----+-----+
    |Total                     |                      |        0|      0| 264|  956|    0|
    +--------------------------+----------------------+---------+-------+----+-----+-----+

    * DSP48E: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |cnn_mac_muladd_5neOg_U38  |cnn_mac_muladd_5neOg  | i0 + i1 * i2 |
    |cnn_mac_muladd_5neOg_U39  |cnn_mac_muladd_5neOg  | i0 + i1 * i2 |
    |cnn_mac_muladd_5nfYi_U40  |cnn_mac_muladd_5nfYi  | i0 + i1 * i2 |
    +--------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln10_fu_326_p2       |     +    |      0|  0|  14|          10|           1|
    |add_ln13_fu_412_p2       |     +    |      0|  0|  15|           8|           1|
    |add_ln29_4_fu_503_p2     |     +    |      0|  0|  12|          12|          12|
    |add_ln29_6_fu_538_p2     |     +    |      0|  0|  12|          12|          12|
    |c_fu_406_p2              |     +    |      0|  0|  13|           4|           1|
    |f_fu_332_p2              |     +    |      0|  0|  12|           1|           3|
    |r_fu_378_p2              |     +    |      0|  0|  13|           1|           4|
    |sub_ln29_1_fu_532_p2     |     -    |      0|  0|  12|          12|          12|
    |sub_ln29_fu_497_p2       |     -    |      0|  0|  12|          12|          12|
    |and_ln29_10_fu_372_p2    |    and   |      0|  0|   2|           1|           1|
    |and_ln29_4_fu_667_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln29_5_fu_673_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln29_6_fu_756_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln29_7_fu_762_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln29_8_fu_860_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln29_9_fu_866_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln29_fu_583_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln10_fu_320_p2      |   icmp   |      0|  0|  13|          10|           5|
    |icmp_ln13_fu_338_p2      |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln16_fu_366_p2      |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln29_10_fu_637_p2   |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_11_fu_649_p2   |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln29_12_fu_655_p2   |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_13_fu_720_p2   |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln29_14_fu_726_p2   |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_15_fu_738_p2   |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln29_16_fu_744_p2   |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_17_fu_824_p2   |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln29_18_fu_830_p2   |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_19_fu_842_p2   |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln29_20_fu_848_p2   |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_8_fu_571_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_9_fu_631_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln29_fu_565_p2      |   icmp   |      0|  0|  11|           8|           2|
    |or_ln13_fu_384_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln26_1_fu_459_p2      |    or    |      0|  0|   5|           5|           1|
    |or_ln26_fu_314_p2        |    or    |      0|  0|   5|           5|           1|
    |or_ln29_4_fu_643_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln29_5_fu_661_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln29_6_fu_732_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln29_7_fu_750_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln29_8_fu_836_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln29_9_fu_854_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln29_fu_577_p2        |    or    |      0|  0|   2|           1|           1|
    |grp_fu_291_p1            |  select  |      0|  0|  32|           1|          32|
    |grp_fu_296_p1            |  select  |      0|  0|  32|           1|          32|
    |grp_fu_301_p1            |  select  |      0|  0|  32|           1|          32|
    |select_ln13_6_fu_398_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln13_7_fu_448_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln13_8_fu_465_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln13_9_fu_418_p3  |  select  |      0|  0|   8|           1|           1|
    |select_ln13_fu_390_p3    |  select  |      0|  0|   4|           1|           1|
    |select_ln29_4_fu_872_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln29_5_fu_344_p3  |  select  |      0|  0|   4|           1|           1|
    |select_ln29_6_fu_352_p3  |  select  |      0|  0|   3|           1|           3|
    |select_ln29_7_fu_429_p3  |  select  |      0|  0|   5|           1|           1|
    |select_ln29_8_fu_435_p3  |  select  |      0|  0|   5|           1|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    |xor_ln29_fu_360_p2       |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 570|         354|         268|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter6       |   9|          2|    1|          2|
    |ap_phi_mux_f_0_phi_fu_245_p4  |   9|          2|    3|          6|
    |ap_phi_mux_r_0_phi_fu_267_p4  |   9|          2|    4|          8|
    |c_0_reg_274                   |   9|          2|    4|          8|
    |f_0_reg_241                   |   9|          2|    3|          6|
    |indvar_flatten23_reg_230      |   9|          2|   10|         20|
    |indvar_flatten_reg_252        |   9|          2|    8|         16|
    |r_0_reg_263                   |   9|          2|    4|          8|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 102|         22|   39|         80|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln29_6_reg_987                |  12|   0|   12|          0|
    |add_ln29_6_reg_987_pp0_iter2_reg  |  12|   0|   12|          0|
    |and_ln29_10_reg_944               |   1|   0|    1|          0|
    |ap_CS_fsm                         |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |c_0_reg_274                       |   4|   0|    4|          0|
    |conv_1_out_0_load_1_reg_1040      |  32|   0|   32|          0|
    |conv_1_out_0_load_reg_997         |  32|   0|   32|          0|
    |conv_1_out_1_load_1_reg_1054      |  32|   0|   32|          0|
    |conv_1_out_1_load_reg_1021        |  32|   0|   32|          0|
    |f_0_reg_241                       |   3|   0|    3|          0|
    |icmp_ln10_reg_923                 |   1|   0|    1|          0|
    |icmp_ln13_reg_932                 |   1|   0|    1|          0|
    |indvar_flatten23_reg_230          |  10|   0|   10|          0|
    |indvar_flatten_reg_252            |   8|   0|    8|          0|
    |or_ln26_reg_918                   |   4|   0|    5|          1|
    |r_0_reg_263                       |   4|   0|    4|          0|
    |r_reg_950                         |   4|   0|    4|          0|
    |select_ln13_6_reg_961             |   4|   0|    4|          0|
    |select_ln13_reg_955               |   4|   0|    4|          0|
    |select_ln29_2_reg_1033            |  32|   0|   32|          0|
    |select_ln29_3_reg_1047            |  32|   0|   32|          0|
    |select_ln29_6_reg_938             |   3|   0|    3|          0|
    |select_ln29_reg_1014              |  32|   0|   32|          0|
    |shl_ln_reg_913                    |   4|   0|    5|          1|
    |zext_ln29_10_reg_1004             |  12|   0|   64|         52|
    |zext_ln29_8_reg_977               |  12|   0|   64|         52|
    |icmp_ln10_reg_923                 |  64|  32|    1|          0|
    |select_ln13_6_reg_961             |  64|  32|    4|          0|
    |select_ln13_reg_955               |  64|  32|    4|          0|
    |select_ln29_6_reg_938             |  64|  32|    3|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 593| 128|  455|        106|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_done                  | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|max_pool_out_0_address0  | out |    8|  ap_memory | max_pool_out_0 |     array    |
|max_pool_out_0_ce0       | out |    1|  ap_memory | max_pool_out_0 |     array    |
|max_pool_out_0_we0       | out |    1|  ap_memory | max_pool_out_0 |     array    |
|max_pool_out_0_d0        | out |   32|  ap_memory | max_pool_out_0 |     array    |
|max_pool_out_1_address0  | out |    8|  ap_memory | max_pool_out_1 |     array    |
|max_pool_out_1_ce0       | out |    1|  ap_memory | max_pool_out_1 |     array    |
|max_pool_out_1_we0       | out |    1|  ap_memory | max_pool_out_1 |     array    |
|max_pool_out_1_d0        | out |   32|  ap_memory | max_pool_out_1 |     array    |
|max_pool_out_2_address0  | out |    8|  ap_memory | max_pool_out_2 |     array    |
|max_pool_out_2_ce0       | out |    1|  ap_memory | max_pool_out_2 |     array    |
|max_pool_out_2_we0       | out |    1|  ap_memory | max_pool_out_2 |     array    |
|max_pool_out_2_d0        | out |   32|  ap_memory | max_pool_out_2 |     array    |
|max_pool_out_3_address0  | out |    8|  ap_memory | max_pool_out_3 |     array    |
|max_pool_out_3_ce0       | out |    1|  ap_memory | max_pool_out_3 |     array    |
|max_pool_out_3_we0       | out |    1|  ap_memory | max_pool_out_3 |     array    |
|max_pool_out_3_d0        | out |   32|  ap_memory | max_pool_out_3 |     array    |
|max_pool_out_4_address0  | out |    8|  ap_memory | max_pool_out_4 |     array    |
|max_pool_out_4_ce0       | out |    1|  ap_memory | max_pool_out_4 |     array    |
|max_pool_out_4_we0       | out |    1|  ap_memory | max_pool_out_4 |     array    |
|max_pool_out_4_d0        | out |   32|  ap_memory | max_pool_out_4 |     array    |
|max_pool_out_5_address0  | out |    8|  ap_memory | max_pool_out_5 |     array    |
|max_pool_out_5_ce0       | out |    1|  ap_memory | max_pool_out_5 |     array    |
|max_pool_out_5_we0       | out |    1|  ap_memory | max_pool_out_5 |     array    |
|max_pool_out_5_d0        | out |   32|  ap_memory | max_pool_out_5 |     array    |
|conv_1_out_0_address0    | out |   11|  ap_memory |  conv_1_out_0  |     array    |
|conv_1_out_0_ce0         | out |    1|  ap_memory |  conv_1_out_0  |     array    |
|conv_1_out_0_q0          |  in |   32|  ap_memory |  conv_1_out_0  |     array    |
|conv_1_out_0_address1    | out |   11|  ap_memory |  conv_1_out_0  |     array    |
|conv_1_out_0_ce1         | out |    1|  ap_memory |  conv_1_out_0  |     array    |
|conv_1_out_0_q1          |  in |   32|  ap_memory |  conv_1_out_0  |     array    |
|conv_1_out_1_address0    | out |   11|  ap_memory |  conv_1_out_1  |     array    |
|conv_1_out_1_ce0         | out |    1|  ap_memory |  conv_1_out_1  |     array    |
|conv_1_out_1_q0          |  in |   32|  ap_memory |  conv_1_out_1  |     array    |
|conv_1_out_1_address1    | out |   11|  ap_memory |  conv_1_out_1  |     array    |
|conv_1_out_1_ce1         | out |    1|  ap_memory |  conv_1_out_1  |     array    |
|conv_1_out_1_q1          |  in |   32|  ap_memory |  conv_1_out_1  |     array    |
+-------------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 9 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 2 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 10 [1/1] (1.76ns)   --->   "br label %1" [cnn/max_pool_1.cpp:10]   --->   Operation 10 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 5.33>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten23 = phi i10 [ 0, %0 ], [ %add_ln10, %Col_Loop_end ]" [cnn/max_pool_1.cpp:10]   --->   Operation 11 'phi' 'indvar_flatten23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%f_0 = phi i3 [ 0, %0 ], [ %select_ln29_6, %Col_Loop_end ]" [cnn/max_pool_1.cpp:29]   --->   Operation 12 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8 [ 0, %0 ], [ %select_ln13_9, %Col_Loop_end ]" [cnn/max_pool_1.cpp:13]   --->   Operation 13 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%r_0 = phi i4 [ 0, %0 ], [ %select_ln13_6, %Col_Loop_end ]" [cnn/max_pool_1.cpp:13]   --->   Operation 14 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%c_0 = phi i4 [ 0, %0 ], [ %c, %Col_Loop_end ]"   --->   Operation 15 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %r_0, i1 false)" [cnn/max_pool_1.cpp:26]   --->   Operation 16 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%or_ln26 = or i5 %shl_ln, 1" [cnn/max_pool_1.cpp:26]   --->   Operation 17 'or' 'or_ln26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.77ns)   --->   "%icmp_ln10 = icmp eq i10 %indvar_flatten23, -10" [cnn/max_pool_1.cpp:10]   --->   Operation 18 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (1.73ns)   --->   "%add_ln10 = add i10 %indvar_flatten23, 1" [cnn/max_pool_1.cpp:10]   --->   Operation 19 'add' 'add_ln10' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %2, label %Col_Loop_begin" [cnn/max_pool_1.cpp:10]   --->   Operation 20 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.65ns)   --->   "%f = add i3 1, %f_0" [cnn/max_pool_1.cpp:10]   --->   Operation 21 'add' 'f' <Predicate = (!icmp_ln10)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (1.55ns)   --->   "%icmp_ln13 = icmp eq i8 %indvar_flatten, -87" [cnn/max_pool_1.cpp:13]   --->   Operation 22 'icmp' 'icmp_ln13' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (1.02ns)   --->   "%select_ln29_5 = select i1 %icmp_ln13, i4 0, i4 %r_0" [cnn/max_pool_1.cpp:29]   --->   Operation 23 'select' 'select_ln29_5' <Predicate = (!icmp_ln10)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.98ns)   --->   "%select_ln29_6 = select i1 %icmp_ln13, i3 %f, i3 %f_0" [cnn/max_pool_1.cpp:29]   --->   Operation 24 'select' 'select_ln29_6' <Predicate = (!icmp_ln10)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_10)   --->   "%xor_ln29 = xor i1 %icmp_ln13, true" [cnn/max_pool_1.cpp:29]   --->   Operation 25 'xor' 'xor_ln29' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.30ns)   --->   "%icmp_ln16 = icmp eq i4 %c_0, -3" [cnn/max_pool_1.cpp:16]   --->   Operation 26 'icmp' 'icmp_ln16' <Predicate = (!icmp_ln10)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_10 = and i1 %icmp_ln16, %xor_ln29" [cnn/max_pool_1.cpp:29]   --->   Operation 27 'and' 'and_ln29_10' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (1.73ns)   --->   "%r = add i4 1, %select_ln29_5" [cnn/max_pool_1.cpp:13]   --->   Operation 28 'add' 'r' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node select_ln13)   --->   "%or_ln13 = or i1 %and_ln29_10, %icmp_ln13" [cnn/max_pool_1.cpp:13]   --->   Operation 29 'or' 'or_ln13' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln13 = select i1 %or_ln13, i4 0, i4 %c_0" [cnn/max_pool_1.cpp:13]   --->   Operation 30 'select' 'select_ln13' <Predicate = (!icmp_ln10)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (1.02ns)   --->   "%select_ln13_6 = select i1 %and_ln29_10, i4 %r, i4 %select_ln29_5" [cnn/max_pool_1.cpp:13]   --->   Operation 31 'select' 'select_ln13_6' <Predicate = (!icmp_ln10)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.73ns)   --->   "%c = add i4 %select_ln13, 1" [cnn/max_pool_1.cpp:16]   --->   Operation 32 'add' 'c' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.91ns)   --->   "%add_ln13 = add i8 %indvar_flatten, 1" [cnn/max_pool_1.cpp:13]   --->   Operation 33 'add' 'add_ln13' <Predicate = (!icmp_ln10)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.24ns)   --->   "%select_ln13_9 = select i1 %icmp_ln13, i8 1, i8 %add_ln13" [cnn/max_pool_1.cpp:13]   --->   Operation 34 'select' 'select_ln13_9' <Predicate = (!icmp_ln10)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 14.6>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i3 %select_ln29_6 to i12" [cnn/max_pool_1.cpp:29]   --->   Operation 35 'zext' 'zext_ln29' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node select_ln13_7)   --->   "%select_ln29_7 = select i1 %icmp_ln13, i5 0, i5 %shl_ln" [cnn/max_pool_1.cpp:29]   --->   Operation 36 'select' 'select_ln29_7' <Predicate = (!icmp_ln10 & !and_ln29_10)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node select_ln13_8)   --->   "%select_ln29_8 = select i1 %icmp_ln13, i5 1, i5 %or_ln26" [cnn/max_pool_1.cpp:29]   --->   Operation 37 'select' 'select_ln29_8' <Predicate = (!icmp_ln10 & !and_ln29_10)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%shl_ln26_mid1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %r, i1 false)" [cnn/max_pool_1.cpp:26]   --->   Operation 38 'bitconcatenate' 'shl_ln26_mid1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln13_7 = select i1 %and_ln29_10, i5 %shl_ln26_mid1, i5 %select_ln29_7" [cnn/max_pool_1.cpp:13]   --->   Operation 39 'select' 'select_ln13_7' <Predicate = (!icmp_ln10)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln29_3 = zext i5 %select_ln13_7 to i9" [cnn/max_pool_1.cpp:29]   --->   Operation 40 'zext' 'zext_ln29_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (3.36ns) (grouped into DSP with root node add_ln29)   --->   "%mul_ln29 = mul i9 13, %zext_ln29_3" [cnn/max_pool_1.cpp:29]   --->   Operation 41 'mul' 'mul_ln29' <Predicate = (!icmp_ln10)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node select_ln13_8)   --->   "%or_ln26_1 = or i5 %shl_ln26_mid1, 1" [cnn/max_pool_1.cpp:26]   --->   Operation 42 'or' 'or_ln26_1' <Predicate = (!icmp_ln10 & and_ln29_10)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln13_8 = select i1 %and_ln29_10, i5 %or_ln26_1, i5 %select_ln29_8" [cnn/max_pool_1.cpp:13]   --->   Operation 43 'select' 'select_ln13_8' <Predicate = (!icmp_ln10)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln29_4 = zext i5 %select_ln13_8 to i9" [cnn/max_pool_1.cpp:29]   --->   Operation 44 'zext' 'zext_ln29_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (3.36ns) (grouped into DSP with root node add_ln29_5)   --->   "%mul_ln29_1 = mul i9 13, %zext_ln29_4" [cnn/max_pool_1.cpp:29]   --->   Operation 45 'mul' 'mul_ln29_1' <Predicate = (!icmp_ln10)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln29_6 = zext i4 %select_ln13 to i9" [cnn/max_pool_1.cpp:29]   --->   Operation 46 'zext' 'zext_ln29_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln29 = add i9 %zext_ln29_6, %mul_ln29" [cnn/max_pool_1.cpp:29]   --->   Operation 47 'add' 'add_ln29' <Predicate = (!icmp_ln10)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%p_shl2_cast = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %add_ln29, i3 0)" [cnn/max_pool_1.cpp:29]   --->   Operation 48 'bitconcatenate' 'p_shl2_cast' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%tmp = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %add_ln29, i1 false)" [cnn/max_pool_1.cpp:29]   --->   Operation 49 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln29_7 = zext i10 %tmp to i12" [cnn/max_pool_1.cpp:29]   --->   Operation 50 'zext' 'zext_ln29_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln29 = sub i12 %p_shl2_cast, %zext_ln29_7" [cnn/max_pool_1.cpp:29]   --->   Operation 51 'sub' 'sub_ln29' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 52 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln29_4 = add i12 %zext_ln29, %sub_ln29" [cnn/max_pool_1.cpp:29]   --->   Operation 52 'add' 'add_ln29_4' <Predicate = (!icmp_ln10)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln29_8 = zext i12 %add_ln29_4 to i64" [cnn/max_pool_1.cpp:29]   --->   Operation 53 'zext' 'zext_ln29_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr = getelementptr [2028 x float]* @conv_1_out_0, i64 0, i64 %zext_ln29_8" [cnn/max_pool_1.cpp:29]   --->   Operation 54 'getelementptr' 'conv_1_out_0_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln29_5 = add i9 %zext_ln29_6, %mul_ln29_1" [cnn/max_pool_1.cpp:29]   --->   Operation 55 'add' 'add_ln29_5' <Predicate = (!icmp_ln10)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%p_shl_cast = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %add_ln29_5, i3 0)" [cnn/max_pool_1.cpp:29]   --->   Operation 56 'bitconcatenate' 'p_shl_cast' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_12 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %add_ln29_5, i1 false)" [cnn/max_pool_1.cpp:29]   --->   Operation 57 'bitconcatenate' 'tmp_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln29_9 = zext i10 %tmp_12 to i12" [cnn/max_pool_1.cpp:29]   --->   Operation 58 'zext' 'zext_ln29_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln29_1 = sub i12 %p_shl_cast, %zext_ln29_9" [cnn/max_pool_1.cpp:29]   --->   Operation 59 'sub' 'sub_ln29_1' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 60 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln29_6 = add i12 %zext_ln29, %sub_ln29_1" [cnn/max_pool_1.cpp:29]   --->   Operation 60 'add' 'add_ln29_6' <Predicate = (!icmp_ln10)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 61 [2/2] (3.25ns)   --->   "%conv_1_out_0_load = load float* %conv_1_out_0_addr, align 4" [cnn/max_pool_1.cpp:29]   --->   Operation 61 'load' 'conv_1_out_0_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_3 : Operation 62 [1/1] (1.30ns)   --->   "switch i3 %select_ln29_6, label %branch5 [
    i3 0, label %branch0
    i3 1, label %branch1
    i3 2, label %branch2
    i3 3, label %branch3
    i3 -4, label %branch4
  ]" [cnn/max_pool_1.cpp:36]   --->   Operation 62 'switch' <Predicate = (!icmp_ln10)> <Delay = 1.30>

State 4 <SV = 3> <Delay = 8.68>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr = getelementptr [2028 x float]* @conv_1_out_1, i64 0, i64 %zext_ln29_8" [cnn/max_pool_1.cpp:29]   --->   Operation 63 'getelementptr' 'conv_1_out_1_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 64 [1/2] (3.25ns)   --->   "%conv_1_out_0_load = load float* %conv_1_out_0_addr, align 4" [cnn/max_pool_1.cpp:29]   --->   Operation 64 'load' 'conv_1_out_0_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_4 : Operation 65 [2/2] (5.43ns)   --->   "%tmp_1 = fcmp ogt float %conv_1_out_0_load, 0x3810000000000000" [cnn/max_pool_1.cpp:29]   --->   Operation 65 'fcmp' 'tmp_1' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [2/2] (3.25ns)   --->   "%conv_1_out_1_load = load float* %conv_1_out_1_addr, align 4" [cnn/max_pool_1.cpp:29]   --->   Operation 66 'load' 'conv_1_out_1_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>

State 5 <SV = 4> <Delay = 11.8>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln29_10 = zext i12 %add_ln29_6 to i64" [cnn/max_pool_1.cpp:29]   --->   Operation 67 'zext' 'zext_ln29_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_1 = getelementptr [2028 x float]* @conv_1_out_0, i64 0, i64 %zext_ln29_10" [cnn/max_pool_1.cpp:29]   --->   Operation 68 'getelementptr' 'conv_1_out_0_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%bitcast_ln29 = bitcast float %conv_1_out_0_load to i32" [cnn/max_pool_1.cpp:29]   --->   Operation 69 'bitcast' 'bitcast_ln29' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29, i32 23, i32 30)" [cnn/max_pool_1.cpp:29]   --->   Operation 70 'partselect' 'tmp_s' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i32 %bitcast_ln29 to i23" [cnn/max_pool_1.cpp:29]   --->   Operation 71 'trunc' 'trunc_ln29' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (1.55ns)   --->   "%icmp_ln29 = icmp ne i8 %tmp_s, -1" [cnn/max_pool_1.cpp:29]   --->   Operation 72 'icmp' 'icmp_ln29' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (2.44ns)   --->   "%icmp_ln29_8 = icmp eq i23 %trunc_ln29, 0" [cnn/max_pool_1.cpp:29]   --->   Operation 73 'icmp' 'icmp_ln29_8' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln29)   --->   "%or_ln29 = or i1 %icmp_ln29_8, %icmp_ln29" [cnn/max_pool_1.cpp:29]   --->   Operation 74 'or' 'or_ln29' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/2] (5.43ns)   --->   "%tmp_1 = fcmp ogt float %conv_1_out_0_load, 0x3810000000000000" [cnn/max_pool_1.cpp:29]   --->   Operation 75 'fcmp' 'tmp_1' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln29)   --->   "%and_ln29 = and i1 %or_ln29, %tmp_1" [cnn/max_pool_1.cpp:29]   --->   Operation 76 'and' 'and_ln29' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln29 = select i1 %and_ln29, float %conv_1_out_0_load, float 0x3810000000000000" [cnn/max_pool_1.cpp:29]   --->   Operation 77 'select' 'select_ln29' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 78 [1/2] (3.25ns)   --->   "%conv_1_out_1_load = load float* %conv_1_out_1_addr, align 4" [cnn/max_pool_1.cpp:29]   --->   Operation 78 'load' 'conv_1_out_1_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_5 : Operation 79 [2/2] (5.43ns)   --->   "%tmp_4 = fcmp ogt float %conv_1_out_1_load, %select_ln29" [cnn/max_pool_1.cpp:29]   --->   Operation 79 'fcmp' 'tmp_4' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_1 = load float* %conv_1_out_0_addr_1, align 4" [cnn/max_pool_1.cpp:29]   --->   Operation 80 'load' 'conv_1_out_0_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>

State 6 <SV = 5> <Delay = 12.5>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_1 = getelementptr [2028 x float]* @conv_1_out_1, i64 0, i64 %zext_ln29_10" [cnn/max_pool_1.cpp:29]   --->   Operation 81 'getelementptr' 'conv_1_out_1_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%bitcast_ln29_4 = bitcast float %conv_1_out_1_load to i32" [cnn/max_pool_1.cpp:29]   --->   Operation 82 'bitcast' 'bitcast_ln29_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_4, i32 23, i32 30)" [cnn/max_pool_1.cpp:29]   --->   Operation 83 'partselect' 'tmp_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln29_4 = trunc i32 %bitcast_ln29_4 to i23" [cnn/max_pool_1.cpp:29]   --->   Operation 84 'trunc' 'trunc_ln29_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%bitcast_ln29_5 = bitcast float %select_ln29 to i32" [cnn/max_pool_1.cpp:29]   --->   Operation 85 'bitcast' 'bitcast_ln29_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_3 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_5, i32 23, i32 30)" [cnn/max_pool_1.cpp:29]   --->   Operation 86 'partselect' 'tmp_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln29_5 = trunc i32 %bitcast_ln29_5 to i23" [cnn/max_pool_1.cpp:29]   --->   Operation 87 'trunc' 'trunc_ln29_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (1.55ns)   --->   "%icmp_ln29_9 = icmp ne i8 %tmp_2, -1" [cnn/max_pool_1.cpp:29]   --->   Operation 88 'icmp' 'icmp_ln29_9' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (2.44ns)   --->   "%icmp_ln29_10 = icmp eq i23 %trunc_ln29_4, 0" [cnn/max_pool_1.cpp:29]   --->   Operation 89 'icmp' 'icmp_ln29_10' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_5)   --->   "%or_ln29_4 = or i1 %icmp_ln29_10, %icmp_ln29_9" [cnn/max_pool_1.cpp:29]   --->   Operation 90 'or' 'or_ln29_4' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 91 [1/1] (1.55ns)   --->   "%icmp_ln29_11 = icmp ne i8 %tmp_3, -1" [cnn/max_pool_1.cpp:29]   --->   Operation 91 'icmp' 'icmp_ln29_11' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 92 [1/1] (2.44ns)   --->   "%icmp_ln29_12 = icmp eq i23 %trunc_ln29_5, 0" [cnn/max_pool_1.cpp:29]   --->   Operation 92 'icmp' 'icmp_ln29_12' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_5)   --->   "%or_ln29_5 = or i1 %icmp_ln29_12, %icmp_ln29_11" [cnn/max_pool_1.cpp:29]   --->   Operation 93 'or' 'or_ln29_5' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_5)   --->   "%and_ln29_4 = and i1 %or_ln29_4, %or_ln29_5" [cnn/max_pool_1.cpp:29]   --->   Operation 94 'and' 'and_ln29_4' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 95 [1/2] (5.43ns)   --->   "%tmp_4 = fcmp ogt float %conv_1_out_1_load, %select_ln29" [cnn/max_pool_1.cpp:29]   --->   Operation 95 'fcmp' 'tmp_4' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 96 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_5 = and i1 %and_ln29_4, %tmp_4" [cnn/max_pool_1.cpp:29]   --->   Operation 96 'and' 'and_ln29_5' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 97 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_2 = select i1 %and_ln29_5, float %conv_1_out_1_load, float %select_ln29" [cnn/max_pool_1.cpp:29]   --->   Operation 97 'select' 'select_ln29_2' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 98 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_1 = load float* %conv_1_out_0_addr_1, align 4" [cnn/max_pool_1.cpp:29]   --->   Operation 98 'load' 'conv_1_out_0_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_6 : Operation 99 [2/2] (5.43ns)   --->   "%tmp_8 = fcmp ogt float %conv_1_out_0_load_1, %select_ln29_2" [cnn/max_pool_1.cpp:29]   --->   Operation 99 'fcmp' 'tmp_8' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 100 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_1 = load float* %conv_1_out_1_addr_1, align 4" [cnn/max_pool_1.cpp:29]   --->   Operation 100 'load' 'conv_1_out_1_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>

State 7 <SV = 6> <Delay = 12.5>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%bitcast_ln29_6 = bitcast float %conv_1_out_0_load_1 to i32" [cnn/max_pool_1.cpp:29]   --->   Operation 101 'bitcast' 'bitcast_ln29_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_6, i32 23, i32 30)" [cnn/max_pool_1.cpp:29]   --->   Operation 102 'partselect' 'tmp_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln29_6 = trunc i32 %bitcast_ln29_6 to i23" [cnn/max_pool_1.cpp:29]   --->   Operation 103 'trunc' 'trunc_ln29_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%bitcast_ln29_7 = bitcast float %select_ln29_2 to i32" [cnn/max_pool_1.cpp:29]   --->   Operation 104 'bitcast' 'bitcast_ln29_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_6 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_7, i32 23, i32 30)" [cnn/max_pool_1.cpp:29]   --->   Operation 105 'partselect' 'tmp_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln29_7 = trunc i32 %bitcast_ln29_7 to i23" [cnn/max_pool_1.cpp:29]   --->   Operation 106 'trunc' 'trunc_ln29_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (1.55ns)   --->   "%icmp_ln29_13 = icmp ne i8 %tmp_5, -1" [cnn/max_pool_1.cpp:29]   --->   Operation 107 'icmp' 'icmp_ln29_13' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 108 [1/1] (2.44ns)   --->   "%icmp_ln29_14 = icmp eq i23 %trunc_ln29_6, 0" [cnn/max_pool_1.cpp:29]   --->   Operation 108 'icmp' 'icmp_ln29_14' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_7)   --->   "%or_ln29_6 = or i1 %icmp_ln29_14, %icmp_ln29_13" [cnn/max_pool_1.cpp:29]   --->   Operation 109 'or' 'or_ln29_6' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 110 [1/1] (1.55ns)   --->   "%icmp_ln29_15 = icmp ne i8 %tmp_6, -1" [cnn/max_pool_1.cpp:29]   --->   Operation 110 'icmp' 'icmp_ln29_15' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 111 [1/1] (2.44ns)   --->   "%icmp_ln29_16 = icmp eq i23 %trunc_ln29_7, 0" [cnn/max_pool_1.cpp:29]   --->   Operation 111 'icmp' 'icmp_ln29_16' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_7)   --->   "%or_ln29_7 = or i1 %icmp_ln29_16, %icmp_ln29_15" [cnn/max_pool_1.cpp:29]   --->   Operation 112 'or' 'or_ln29_7' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_7)   --->   "%and_ln29_6 = and i1 %or_ln29_6, %or_ln29_7" [cnn/max_pool_1.cpp:29]   --->   Operation 113 'and' 'and_ln29_6' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 114 [1/2] (5.43ns)   --->   "%tmp_8 = fcmp ogt float %conv_1_out_0_load_1, %select_ln29_2" [cnn/max_pool_1.cpp:29]   --->   Operation 114 'fcmp' 'tmp_8' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 115 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_7 = and i1 %and_ln29_6, %tmp_8" [cnn/max_pool_1.cpp:29]   --->   Operation 115 'and' 'and_ln29_7' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 116 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_3 = select i1 %and_ln29_7, float %conv_1_out_0_load_1, float %select_ln29_2" [cnn/max_pool_1.cpp:29]   --->   Operation 116 'select' 'select_ln29_3' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 117 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_1 = load float* %conv_1_out_1_addr_1, align 4" [cnn/max_pool_1.cpp:29]   --->   Operation 117 'load' 'conv_1_out_1_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_7 : Operation 118 [2/2] (5.43ns)   --->   "%tmp_11 = fcmp ogt float %conv_1_out_1_load_1, %select_ln29_3" [cnn/max_pool_1.cpp:29]   --->   Operation 118 'fcmp' 'tmp_11' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 10.3>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([30 x i8]* @Filter_Loop_Row_Loop)"   --->   Operation 119 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1014, i64 1014, i64 1014)"   --->   Operation 120 'speclooptripcount' 'empty_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @Row_Loop_Col_Loop_st)"   --->   Operation 121 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i4 %select_ln13_6 to i8" [cnn/max_pool_1.cpp:36]   --->   Operation 122 'zext' 'zext_ln36' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (3.36ns) (grouped into DSP with root node add_ln36)   --->   "%mul_ln36 = mul i8 13, %zext_ln36" [cnn/max_pool_1.cpp:36]   --->   Operation 123 'mul' 'mul_ln36' <Predicate = (!icmp_ln10)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str249) nounwind" [cnn/max_pool_1.cpp:17]   --->   Operation 124 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str249)" [cnn/max_pool_1.cpp:17]   --->   Operation 125 'specregionbegin' 'tmp_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 126 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str350) nounwind" [cnn/max_pool_1.cpp:18]   --->   Operation 126 'specpipeline' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln29_5 = zext i4 %select_ln13 to i8" [cnn/max_pool_1.cpp:29]   --->   Operation 127 'zext' 'zext_ln29_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 128 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln36 = add i8 %zext_ln29_5, %mul_ln36" [cnn/max_pool_1.cpp:36]   --->   Operation 128 'add' 'add_ln36' <Predicate = (!icmp_ln10)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln36_4 = zext i8 %add_ln36 to i64" [cnn/max_pool_1.cpp:36]   --->   Operation 129 'zext' 'zext_ln36_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 130 [1/1] (0.00ns)   --->   "%max_pool_out_0_addr = getelementptr [169 x float]* %max_pool_out_0, i64 0, i64 %zext_ln36_4" [cnn/max_pool_1.cpp:36]   --->   Operation 130 'getelementptr' 'max_pool_out_0_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 131 [1/1] (0.00ns)   --->   "%max_pool_out_1_addr = getelementptr [169 x float]* %max_pool_out_1, i64 0, i64 %zext_ln36_4" [cnn/max_pool_1.cpp:36]   --->   Operation 131 'getelementptr' 'max_pool_out_1_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "%max_pool_out_2_addr = getelementptr [169 x float]* %max_pool_out_2, i64 0, i64 %zext_ln36_4" [cnn/max_pool_1.cpp:36]   --->   Operation 132 'getelementptr' 'max_pool_out_2_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 133 [1/1] (0.00ns)   --->   "%max_pool_out_3_addr = getelementptr [169 x float]* %max_pool_out_3, i64 0, i64 %zext_ln36_4" [cnn/max_pool_1.cpp:36]   --->   Operation 133 'getelementptr' 'max_pool_out_3_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "%max_pool_out_4_addr = getelementptr [169 x float]* %max_pool_out_4, i64 0, i64 %zext_ln36_4" [cnn/max_pool_1.cpp:36]   --->   Operation 134 'getelementptr' 'max_pool_out_4_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 135 [1/1] (0.00ns)   --->   "%max_pool_out_5_addr = getelementptr [169 x float]* %max_pool_out_5, i64 0, i64 %zext_ln36_4" [cnn/max_pool_1.cpp:36]   --->   Operation 135 'getelementptr' 'max_pool_out_5_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 136 [1/1] (0.00ns)   --->   "%bitcast_ln29_8 = bitcast float %conv_1_out_1_load_1 to i32" [cnn/max_pool_1.cpp:29]   --->   Operation 136 'bitcast' 'bitcast_ln29_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_9 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_8, i32 23, i32 30)" [cnn/max_pool_1.cpp:29]   --->   Operation 137 'partselect' 'tmp_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "%trunc_ln29_8 = trunc i32 %bitcast_ln29_8 to i23" [cnn/max_pool_1.cpp:29]   --->   Operation 138 'trunc' 'trunc_ln29_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 139 [1/1] (0.00ns)   --->   "%bitcast_ln29_9 = bitcast float %select_ln29_3 to i32" [cnn/max_pool_1.cpp:29]   --->   Operation 139 'bitcast' 'bitcast_ln29_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_10 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_9, i32 23, i32 30)" [cnn/max_pool_1.cpp:29]   --->   Operation 140 'partselect' 'tmp_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 141 [1/1] (0.00ns)   --->   "%trunc_ln29_9 = trunc i32 %bitcast_ln29_9 to i23" [cnn/max_pool_1.cpp:29]   --->   Operation 141 'trunc' 'trunc_ln29_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 142 [1/1] (1.55ns)   --->   "%icmp_ln29_17 = icmp ne i8 %tmp_9, -1" [cnn/max_pool_1.cpp:29]   --->   Operation 142 'icmp' 'icmp_ln29_17' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 143 [1/1] (2.44ns)   --->   "%icmp_ln29_18 = icmp eq i23 %trunc_ln29_8, 0" [cnn/max_pool_1.cpp:29]   --->   Operation 143 'icmp' 'icmp_ln29_18' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_9)   --->   "%or_ln29_8 = or i1 %icmp_ln29_18, %icmp_ln29_17" [cnn/max_pool_1.cpp:29]   --->   Operation 144 'or' 'or_ln29_8' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 145 [1/1] (1.55ns)   --->   "%icmp_ln29_19 = icmp ne i8 %tmp_10, -1" [cnn/max_pool_1.cpp:29]   --->   Operation 145 'icmp' 'icmp_ln29_19' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 146 [1/1] (2.44ns)   --->   "%icmp_ln29_20 = icmp eq i23 %trunc_ln29_9, 0" [cnn/max_pool_1.cpp:29]   --->   Operation 146 'icmp' 'icmp_ln29_20' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_9)   --->   "%or_ln29_9 = or i1 %icmp_ln29_20, %icmp_ln29_19" [cnn/max_pool_1.cpp:29]   --->   Operation 147 'or' 'or_ln29_9' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_9)   --->   "%and_ln29_8 = and i1 %or_ln29_8, %or_ln29_9" [cnn/max_pool_1.cpp:29]   --->   Operation 148 'and' 'and_ln29_8' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 149 [1/2] (5.43ns)   --->   "%tmp_11 = fcmp ogt float %conv_1_out_1_load_1, %select_ln29_3" [cnn/max_pool_1.cpp:29]   --->   Operation 149 'fcmp' 'tmp_11' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 150 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_9 = and i1 %and_ln29_8, %tmp_11" [cnn/max_pool_1.cpp:29]   --->   Operation 150 'and' 'and_ln29_9' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 151 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_4 = select i1 %and_ln29_9, float %conv_1_out_1_load_1, float %select_ln29_3" [cnn/max_pool_1.cpp:29]   --->   Operation 151 'select' 'select_ln29_4' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 152 [1/1] (3.25ns)   --->   "store float %select_ln29_4, float* %max_pool_out_4_addr, align 4" [cnn/max_pool_1.cpp:36]   --->   Operation 152 'store' <Predicate = (select_ln29_6 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_8 : Operation 153 [1/1] (0.00ns)   --->   "br label %Col_Loop_end" [cnn/max_pool_1.cpp:36]   --->   Operation 153 'br' <Predicate = (select_ln29_6 == 4)> <Delay = 0.00>
ST_8 : Operation 154 [1/1] (3.25ns)   --->   "store float %select_ln29_4, float* %max_pool_out_3_addr, align 4" [cnn/max_pool_1.cpp:36]   --->   Operation 154 'store' <Predicate = (select_ln29_6 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_8 : Operation 155 [1/1] (0.00ns)   --->   "br label %Col_Loop_end" [cnn/max_pool_1.cpp:36]   --->   Operation 155 'br' <Predicate = (select_ln29_6 == 3)> <Delay = 0.00>
ST_8 : Operation 156 [1/1] (3.25ns)   --->   "store float %select_ln29_4, float* %max_pool_out_2_addr, align 4" [cnn/max_pool_1.cpp:36]   --->   Operation 156 'store' <Predicate = (select_ln29_6 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_8 : Operation 157 [1/1] (0.00ns)   --->   "br label %Col_Loop_end" [cnn/max_pool_1.cpp:36]   --->   Operation 157 'br' <Predicate = (select_ln29_6 == 2)> <Delay = 0.00>
ST_8 : Operation 158 [1/1] (3.25ns)   --->   "store float %select_ln29_4, float* %max_pool_out_1_addr, align 4" [cnn/max_pool_1.cpp:36]   --->   Operation 158 'store' <Predicate = (select_ln29_6 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_8 : Operation 159 [1/1] (0.00ns)   --->   "br label %Col_Loop_end" [cnn/max_pool_1.cpp:36]   --->   Operation 159 'br' <Predicate = (select_ln29_6 == 1)> <Delay = 0.00>
ST_8 : Operation 160 [1/1] (3.25ns)   --->   "store float %select_ln29_4, float* %max_pool_out_0_addr, align 4" [cnn/max_pool_1.cpp:36]   --->   Operation 160 'store' <Predicate = (select_ln29_6 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_8 : Operation 161 [1/1] (0.00ns)   --->   "br label %Col_Loop_end" [cnn/max_pool_1.cpp:36]   --->   Operation 161 'br' <Predicate = (select_ln29_6 == 0)> <Delay = 0.00>
ST_8 : Operation 162 [1/1] (3.25ns)   --->   "store float %select_ln29_4, float* %max_pool_out_5_addr, align 4" [cnn/max_pool_1.cpp:36]   --->   Operation 162 'store' <Predicate = (select_ln29_6 == 7) | (select_ln29_6 == 6) | (select_ln29_6 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_8 : Operation 163 [1/1] (0.00ns)   --->   "br label %Col_Loop_end" [cnn/max_pool_1.cpp:36]   --->   Operation 163 'br' <Predicate = (select_ln29_6 == 7) | (select_ln29_6 == 6) | (select_ln29_6 == 5)> <Delay = 0.00>
ST_8 : Operation 164 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str249, i32 %tmp_7)" [cnn/max_pool_1.cpp:37]   --->   Operation 164 'specregionend' 'empty' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 165 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 165 'br' <Predicate = (!icmp_ln10)> <Delay = 0.00>

State 9 <SV = 2> <Delay = 0.00>
ST_9 : Operation 166 [1/1] (0.00ns)   --->   "ret void" [cnn/max_pool_1.cpp:40]   --->   Operation 166 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ max_pool_out_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ max_pool_out_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ max_pool_out_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ max_pool_out_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ max_pool_out_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ max_pool_out_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv_1_out_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ conv_1_out_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln10             (br               ) [ 0111111110]
indvar_flatten23    (phi              ) [ 0010000000]
f_0                 (phi              ) [ 0010000000]
indvar_flatten      (phi              ) [ 0010000000]
r_0                 (phi              ) [ 0010000000]
c_0                 (phi              ) [ 0010000000]
shl_ln              (bitconcatenate   ) [ 0011000000]
or_ln26             (or               ) [ 0011000000]
icmp_ln10           (icmp             ) [ 0011111110]
add_ln10            (add              ) [ 0111111110]
br_ln10             (br               ) [ 0000000000]
f                   (add              ) [ 0000000000]
icmp_ln13           (icmp             ) [ 0011000000]
select_ln29_5       (select           ) [ 0000000000]
select_ln29_6       (select           ) [ 0111111110]
xor_ln29            (xor              ) [ 0000000000]
icmp_ln16           (icmp             ) [ 0000000000]
and_ln29_10         (and              ) [ 0011000000]
r                   (add              ) [ 0011000000]
or_ln13             (or               ) [ 0000000000]
select_ln13         (select           ) [ 0011111110]
select_ln13_6       (select           ) [ 0111111110]
c                   (add              ) [ 0111111110]
add_ln13            (add              ) [ 0000000000]
select_ln13_9       (select           ) [ 0111111110]
zext_ln29           (zext             ) [ 0000000000]
select_ln29_7       (select           ) [ 0000000000]
select_ln29_8       (select           ) [ 0000000000]
shl_ln26_mid1       (bitconcatenate   ) [ 0000000000]
select_ln13_7       (select           ) [ 0000000000]
zext_ln29_3         (zext             ) [ 0000000000]
mul_ln29            (mul              ) [ 0000000000]
or_ln26_1           (or               ) [ 0000000000]
select_ln13_8       (select           ) [ 0000000000]
zext_ln29_4         (zext             ) [ 0000000000]
mul_ln29_1          (mul              ) [ 0000000000]
zext_ln29_6         (zext             ) [ 0000000000]
add_ln29            (add              ) [ 0000000000]
p_shl2_cast         (bitconcatenate   ) [ 0000000000]
tmp                 (bitconcatenate   ) [ 0000000000]
zext_ln29_7         (zext             ) [ 0000000000]
sub_ln29            (sub              ) [ 0000000000]
add_ln29_4          (add              ) [ 0000000000]
zext_ln29_8         (zext             ) [ 0010100000]
conv_1_out_0_addr   (getelementptr    ) [ 0010100000]
add_ln29_5          (add              ) [ 0000000000]
p_shl_cast          (bitconcatenate   ) [ 0000000000]
tmp_12              (bitconcatenate   ) [ 0000000000]
zext_ln29_9         (zext             ) [ 0000000000]
sub_ln29_1          (sub              ) [ 0000000000]
add_ln29_6          (add              ) [ 0010110000]
switch_ln36         (switch           ) [ 0000000000]
conv_1_out_1_addr   (getelementptr    ) [ 0010010000]
conv_1_out_0_load   (load             ) [ 0010010000]
zext_ln29_10        (zext             ) [ 0010001000]
conv_1_out_0_addr_1 (getelementptr    ) [ 0010001000]
bitcast_ln29        (bitcast          ) [ 0000000000]
tmp_s               (partselect       ) [ 0000000000]
trunc_ln29          (trunc            ) [ 0000000000]
icmp_ln29           (icmp             ) [ 0000000000]
icmp_ln29_8         (icmp             ) [ 0000000000]
or_ln29             (or               ) [ 0000000000]
tmp_1               (fcmp             ) [ 0000000000]
and_ln29            (and              ) [ 0000000000]
select_ln29         (select           ) [ 0010001000]
conv_1_out_1_load   (load             ) [ 0010001000]
conv_1_out_1_addr_1 (getelementptr    ) [ 0010000100]
bitcast_ln29_4      (bitcast          ) [ 0000000000]
tmp_2               (partselect       ) [ 0000000000]
trunc_ln29_4        (trunc            ) [ 0000000000]
bitcast_ln29_5      (bitcast          ) [ 0000000000]
tmp_3               (partselect       ) [ 0000000000]
trunc_ln29_5        (trunc            ) [ 0000000000]
icmp_ln29_9         (icmp             ) [ 0000000000]
icmp_ln29_10        (icmp             ) [ 0000000000]
or_ln29_4           (or               ) [ 0000000000]
icmp_ln29_11        (icmp             ) [ 0000000000]
icmp_ln29_12        (icmp             ) [ 0000000000]
or_ln29_5           (or               ) [ 0000000000]
and_ln29_4          (and              ) [ 0000000000]
tmp_4               (fcmp             ) [ 0000000000]
and_ln29_5          (and              ) [ 0000000000]
select_ln29_2       (select           ) [ 0010000100]
conv_1_out_0_load_1 (load             ) [ 0010000100]
bitcast_ln29_6      (bitcast          ) [ 0000000000]
tmp_5               (partselect       ) [ 0000000000]
trunc_ln29_6        (trunc            ) [ 0000000000]
bitcast_ln29_7      (bitcast          ) [ 0000000000]
tmp_6               (partselect       ) [ 0000000000]
trunc_ln29_7        (trunc            ) [ 0000000000]
icmp_ln29_13        (icmp             ) [ 0000000000]
icmp_ln29_14        (icmp             ) [ 0000000000]
or_ln29_6           (or               ) [ 0000000000]
icmp_ln29_15        (icmp             ) [ 0000000000]
icmp_ln29_16        (icmp             ) [ 0000000000]
or_ln29_7           (or               ) [ 0000000000]
and_ln29_6          (and              ) [ 0000000000]
tmp_8               (fcmp             ) [ 0000000000]
and_ln29_7          (and              ) [ 0000000000]
select_ln29_3       (select           ) [ 0010000010]
conv_1_out_1_load_1 (load             ) [ 0010000010]
specloopname_ln0    (specloopname     ) [ 0000000000]
empty_9             (speclooptripcount) [ 0000000000]
specloopname_ln0    (specloopname     ) [ 0000000000]
zext_ln36           (zext             ) [ 0000000000]
mul_ln36            (mul              ) [ 0000000000]
specloopname_ln17   (specloopname     ) [ 0000000000]
tmp_7               (specregionbegin  ) [ 0000000000]
specpipeline_ln18   (specpipeline     ) [ 0000000000]
zext_ln29_5         (zext             ) [ 0000000000]
add_ln36            (add              ) [ 0000000000]
zext_ln36_4         (zext             ) [ 0000000000]
max_pool_out_0_addr (getelementptr    ) [ 0000000000]
max_pool_out_1_addr (getelementptr    ) [ 0000000000]
max_pool_out_2_addr (getelementptr    ) [ 0000000000]
max_pool_out_3_addr (getelementptr    ) [ 0000000000]
max_pool_out_4_addr (getelementptr    ) [ 0000000000]
max_pool_out_5_addr (getelementptr    ) [ 0000000000]
bitcast_ln29_8      (bitcast          ) [ 0000000000]
tmp_9               (partselect       ) [ 0000000000]
trunc_ln29_8        (trunc            ) [ 0000000000]
bitcast_ln29_9      (bitcast          ) [ 0000000000]
tmp_10              (partselect       ) [ 0000000000]
trunc_ln29_9        (trunc            ) [ 0000000000]
icmp_ln29_17        (icmp             ) [ 0000000000]
icmp_ln29_18        (icmp             ) [ 0000000000]
or_ln29_8           (or               ) [ 0000000000]
icmp_ln29_19        (icmp             ) [ 0000000000]
icmp_ln29_20        (icmp             ) [ 0000000000]
or_ln29_9           (or               ) [ 0000000000]
and_ln29_8          (and              ) [ 0000000000]
tmp_11              (fcmp             ) [ 0000000000]
and_ln29_9          (and              ) [ 0000000000]
select_ln29_4       (select           ) [ 0000000000]
store_ln36          (store            ) [ 0000000000]
br_ln36             (br               ) [ 0000000000]
store_ln36          (store            ) [ 0000000000]
br_ln36             (br               ) [ 0000000000]
store_ln36          (store            ) [ 0000000000]
br_ln36             (br               ) [ 0000000000]
store_ln36          (store            ) [ 0000000000]
br_ln36             (br               ) [ 0000000000]
store_ln36          (store            ) [ 0000000000]
br_ln36             (br               ) [ 0000000000]
store_ln36          (store            ) [ 0000000000]
br_ln36             (br               ) [ 0000000000]
empty               (specregionend    ) [ 0000000000]
br_ln0              (br               ) [ 0111111110]
ret_ln40            (ret              ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="max_pool_out_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_out_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="max_pool_out_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_out_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="max_pool_out_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_out_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="max_pool_out_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_out_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="max_pool_out_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_out_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="max_pool_out_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_out_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="conv_1_out_0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_out_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="conv_1_out_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_out_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i9.i3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i9.i1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Filter_Loop_Row_Loop"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Row_Loop_Col_Loop_st"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str249"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str350"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="102" class="1004" name="conv_1_out_0_addr_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="12" slack="0"/>
<pin id="106" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_out_0_addr/3 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_access_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="11" slack="0"/>
<pin id="111" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="112" dir="0" index="2" bw="0" slack="0"/>
<pin id="135" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="136" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="137" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="3" bw="32" slack="0"/>
<pin id="138" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_out_0_load/3 conv_1_out_0_load_1/5 "/>
</bind>
</comp>

<comp id="115" class="1004" name="conv_1_out_1_addr_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="12" slack="1"/>
<pin id="119" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_out_1_addr/4 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_access_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="11" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="125" dir="0" index="2" bw="0" slack="0"/>
<pin id="147" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="148" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="149" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="3" bw="32" slack="0"/>
<pin id="150" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_out_1_load/4 conv_1_out_1_load_1/6 "/>
</bind>
</comp>

<comp id="128" class="1004" name="conv_1_out_0_addr_1_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="12" slack="0"/>
<pin id="132" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_out_0_addr_1/5 "/>
</bind>
</comp>

<comp id="140" class="1004" name="conv_1_out_1_addr_1_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="12" slack="1"/>
<pin id="144" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_out_1_addr_1/6 "/>
</bind>
</comp>

<comp id="152" class="1004" name="max_pool_out_0_addr_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="8" slack="0"/>
<pin id="156" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_out_0_addr/8 "/>
</bind>
</comp>

<comp id="159" class="1004" name="max_pool_out_1_addr_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="8" slack="0"/>
<pin id="163" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_out_1_addr/8 "/>
</bind>
</comp>

<comp id="166" class="1004" name="max_pool_out_2_addr_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="8" slack="0"/>
<pin id="170" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_out_2_addr/8 "/>
</bind>
</comp>

<comp id="173" class="1004" name="max_pool_out_3_addr_gep_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="0" index="2" bw="8" slack="0"/>
<pin id="177" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_out_3_addr/8 "/>
</bind>
</comp>

<comp id="180" class="1004" name="max_pool_out_4_addr_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="8" slack="0"/>
<pin id="184" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_out_4_addr/8 "/>
</bind>
</comp>

<comp id="187" class="1004" name="max_pool_out_5_addr_gep_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="0" index="2" bw="8" slack="0"/>
<pin id="191" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_out_5_addr/8 "/>
</bind>
</comp>

<comp id="194" class="1004" name="store_ln36_access_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="8" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="0"/>
<pin id="197" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/8 "/>
</bind>
</comp>

<comp id="200" class="1004" name="store_ln36_access_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="8" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/8 "/>
</bind>
</comp>

<comp id="206" class="1004" name="store_ln36_access_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="8" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="0"/>
<pin id="209" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/8 "/>
</bind>
</comp>

<comp id="212" class="1004" name="store_ln36_access_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="8" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="0"/>
<pin id="215" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/8 "/>
</bind>
</comp>

<comp id="218" class="1004" name="store_ln36_access_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="8" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="0"/>
<pin id="221" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/8 "/>
</bind>
</comp>

<comp id="224" class="1004" name="store_ln36_access_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="8" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="0"/>
<pin id="227" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/8 "/>
</bind>
</comp>

<comp id="230" class="1005" name="indvar_flatten23_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="10" slack="1"/>
<pin id="232" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten23 (phireg) "/>
</bind>
</comp>

<comp id="234" class="1004" name="indvar_flatten23_phi_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="1"/>
<pin id="236" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="237" dir="0" index="2" bw="10" slack="0"/>
<pin id="238" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="239" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten23/2 "/>
</bind>
</comp>

<comp id="241" class="1005" name="f_0_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="3" slack="1"/>
<pin id="243" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="245" class="1004" name="f_0_phi_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="1"/>
<pin id="247" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="248" dir="0" index="2" bw="3" slack="0"/>
<pin id="249" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="250" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/2 "/>
</bind>
</comp>

<comp id="252" class="1005" name="indvar_flatten_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="8" slack="1"/>
<pin id="254" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="256" class="1004" name="indvar_flatten_phi_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="1"/>
<pin id="258" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="259" dir="0" index="2" bw="8" slack="0"/>
<pin id="260" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="261" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="263" class="1005" name="r_0_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="4" slack="1"/>
<pin id="265" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="267" class="1004" name="r_0_phi_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="1"/>
<pin id="269" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="270" dir="0" index="2" bw="4" slack="0"/>
<pin id="271" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="272" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="274" class="1005" name="c_0_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="4" slack="1"/>
<pin id="276" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="278" class="1004" name="c_0_phi_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="1"/>
<pin id="280" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="281" dir="0" index="2" bw="4" slack="0"/>
<pin id="282" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="283" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="grp_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="0"/>
<pin id="287" dir="0" index="1" bw="32" slack="0"/>
<pin id="288" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="291" class="1004" name="grp_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="0"/>
<pin id="293" dir="0" index="1" bw="32" slack="0"/>
<pin id="294" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_4/5 "/>
</bind>
</comp>

<comp id="296" class="1004" name="grp_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="0"/>
<pin id="298" dir="0" index="1" bw="32" slack="0"/>
<pin id="299" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_8/6 "/>
</bind>
</comp>

<comp id="301" class="1004" name="grp_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="0"/>
<pin id="303" dir="0" index="1" bw="32" slack="0"/>
<pin id="304" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_11/7 "/>
</bind>
</comp>

<comp id="306" class="1004" name="shl_ln_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="5" slack="0"/>
<pin id="308" dir="0" index="1" bw="4" slack="0"/>
<pin id="309" dir="0" index="2" bw="1" slack="0"/>
<pin id="310" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="or_ln26_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="5" slack="0"/>
<pin id="316" dir="0" index="1" bw="5" slack="0"/>
<pin id="317" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln26/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="icmp_ln10_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="10" slack="0"/>
<pin id="322" dir="0" index="1" bw="10" slack="0"/>
<pin id="323" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="add_ln10_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="10" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="f_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="0" index="1" bw="3" slack="0"/>
<pin id="335" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="icmp_ln13_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="8" slack="0"/>
<pin id="340" dir="0" index="1" bw="8" slack="0"/>
<pin id="341" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="select_ln29_5_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="0" index="1" bw="4" slack="0"/>
<pin id="347" dir="0" index="2" bw="4" slack="0"/>
<pin id="348" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_5/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="select_ln29_6_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="0"/>
<pin id="354" dir="0" index="1" bw="3" slack="0"/>
<pin id="355" dir="0" index="2" bw="3" slack="0"/>
<pin id="356" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_6/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="xor_ln29_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="0" index="1" bw="1" slack="0"/>
<pin id="363" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln29/2 "/>
</bind>
</comp>

<comp id="366" class="1004" name="icmp_ln16_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="4" slack="0"/>
<pin id="368" dir="0" index="1" bw="4" slack="0"/>
<pin id="369" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/2 "/>
</bind>
</comp>

<comp id="372" class="1004" name="and_ln29_10_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="0"/>
<pin id="374" dir="0" index="1" bw="1" slack="0"/>
<pin id="375" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln29_10/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="r_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="0"/>
<pin id="380" dir="0" index="1" bw="4" slack="0"/>
<pin id="381" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="384" class="1004" name="or_ln13_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="0"/>
<pin id="386" dir="0" index="1" bw="1" slack="0"/>
<pin id="387" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln13/2 "/>
</bind>
</comp>

<comp id="390" class="1004" name="select_ln13_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="0"/>
<pin id="392" dir="0" index="1" bw="4" slack="0"/>
<pin id="393" dir="0" index="2" bw="4" slack="0"/>
<pin id="394" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="select_ln13_6_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="0"/>
<pin id="400" dir="0" index="1" bw="4" slack="0"/>
<pin id="401" dir="0" index="2" bw="4" slack="0"/>
<pin id="402" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13_6/2 "/>
</bind>
</comp>

<comp id="406" class="1004" name="c_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="4" slack="0"/>
<pin id="408" dir="0" index="1" bw="1" slack="0"/>
<pin id="409" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/2 "/>
</bind>
</comp>

<comp id="412" class="1004" name="add_ln13_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="8" slack="0"/>
<pin id="414" dir="0" index="1" bw="1" slack="0"/>
<pin id="415" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13/2 "/>
</bind>
</comp>

<comp id="418" class="1004" name="select_ln13_9_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="0"/>
<pin id="420" dir="0" index="1" bw="8" slack="0"/>
<pin id="421" dir="0" index="2" bw="8" slack="0"/>
<pin id="422" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13_9/2 "/>
</bind>
</comp>

<comp id="426" class="1004" name="zext_ln29_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="3" slack="1"/>
<pin id="428" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29/3 "/>
</bind>
</comp>

<comp id="429" class="1004" name="select_ln29_7_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="1"/>
<pin id="431" dir="0" index="1" bw="5" slack="0"/>
<pin id="432" dir="0" index="2" bw="5" slack="1"/>
<pin id="433" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_7/3 "/>
</bind>
</comp>

<comp id="435" class="1004" name="select_ln29_8_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="1" slack="1"/>
<pin id="437" dir="0" index="1" bw="5" slack="0"/>
<pin id="438" dir="0" index="2" bw="5" slack="1"/>
<pin id="439" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_8/3 "/>
</bind>
</comp>

<comp id="441" class="1004" name="shl_ln26_mid1_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="5" slack="0"/>
<pin id="443" dir="0" index="1" bw="4" slack="1"/>
<pin id="444" dir="0" index="2" bw="1" slack="0"/>
<pin id="445" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln26_mid1/3 "/>
</bind>
</comp>

<comp id="448" class="1004" name="select_ln13_7_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="1"/>
<pin id="450" dir="0" index="1" bw="5" slack="0"/>
<pin id="451" dir="0" index="2" bw="5" slack="0"/>
<pin id="452" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13_7/3 "/>
</bind>
</comp>

<comp id="455" class="1004" name="zext_ln29_3_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="5" slack="0"/>
<pin id="457" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_3/3 "/>
</bind>
</comp>

<comp id="459" class="1004" name="or_ln26_1_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="5" slack="0"/>
<pin id="461" dir="0" index="1" bw="5" slack="0"/>
<pin id="462" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln26_1/3 "/>
</bind>
</comp>

<comp id="465" class="1004" name="select_ln13_8_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="1" slack="1"/>
<pin id="467" dir="0" index="1" bw="5" slack="0"/>
<pin id="468" dir="0" index="2" bw="5" slack="0"/>
<pin id="469" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13_8/3 "/>
</bind>
</comp>

<comp id="472" class="1004" name="zext_ln29_4_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="5" slack="0"/>
<pin id="474" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_4/3 "/>
</bind>
</comp>

<comp id="476" class="1004" name="zext_ln29_6_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="4" slack="1"/>
<pin id="478" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_6/3 "/>
</bind>
</comp>

<comp id="479" class="1004" name="p_shl2_cast_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="12" slack="0"/>
<pin id="481" dir="0" index="1" bw="9" slack="0"/>
<pin id="482" dir="0" index="2" bw="1" slack="0"/>
<pin id="483" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2_cast/3 "/>
</bind>
</comp>

<comp id="486" class="1004" name="tmp_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="10" slack="0"/>
<pin id="488" dir="0" index="1" bw="9" slack="0"/>
<pin id="489" dir="0" index="2" bw="1" slack="0"/>
<pin id="490" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="493" class="1004" name="zext_ln29_7_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="10" slack="0"/>
<pin id="495" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_7/3 "/>
</bind>
</comp>

<comp id="497" class="1004" name="sub_ln29_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="12" slack="0"/>
<pin id="499" dir="0" index="1" bw="10" slack="0"/>
<pin id="500" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln29/3 "/>
</bind>
</comp>

<comp id="503" class="1004" name="add_ln29_4_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="3" slack="0"/>
<pin id="505" dir="0" index="1" bw="12" slack="0"/>
<pin id="506" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_4/3 "/>
</bind>
</comp>

<comp id="509" class="1004" name="zext_ln29_8_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="12" slack="0"/>
<pin id="511" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_8/3 "/>
</bind>
</comp>

<comp id="514" class="1004" name="p_shl_cast_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="12" slack="0"/>
<pin id="516" dir="0" index="1" bw="9" slack="0"/>
<pin id="517" dir="0" index="2" bw="1" slack="0"/>
<pin id="518" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_cast/3 "/>
</bind>
</comp>

<comp id="521" class="1004" name="tmp_12_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="10" slack="0"/>
<pin id="523" dir="0" index="1" bw="9" slack="0"/>
<pin id="524" dir="0" index="2" bw="1" slack="0"/>
<pin id="525" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_12/3 "/>
</bind>
</comp>

<comp id="528" class="1004" name="zext_ln29_9_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="10" slack="0"/>
<pin id="530" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_9/3 "/>
</bind>
</comp>

<comp id="532" class="1004" name="sub_ln29_1_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="12" slack="0"/>
<pin id="534" dir="0" index="1" bw="10" slack="0"/>
<pin id="535" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln29_1/3 "/>
</bind>
</comp>

<comp id="538" class="1004" name="add_ln29_6_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="3" slack="0"/>
<pin id="540" dir="0" index="1" bw="12" slack="0"/>
<pin id="541" dir="1" index="2" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_6/3 "/>
</bind>
</comp>

<comp id="544" class="1004" name="zext_ln29_10_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="12" slack="2"/>
<pin id="546" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_10/5 "/>
</bind>
</comp>

<comp id="548" class="1004" name="bitcast_ln29_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="32" slack="1"/>
<pin id="550" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln29/5 "/>
</bind>
</comp>

<comp id="551" class="1004" name="tmp_s_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="8" slack="0"/>
<pin id="553" dir="0" index="1" bw="32" slack="0"/>
<pin id="554" dir="0" index="2" bw="6" slack="0"/>
<pin id="555" dir="0" index="3" bw="6" slack="0"/>
<pin id="556" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="561" class="1004" name="trunc_ln29_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="32" slack="0"/>
<pin id="563" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29/5 "/>
</bind>
</comp>

<comp id="565" class="1004" name="icmp_ln29_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="8" slack="0"/>
<pin id="567" dir="0" index="1" bw="8" slack="0"/>
<pin id="568" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/5 "/>
</bind>
</comp>

<comp id="571" class="1004" name="icmp_ln29_8_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="23" slack="0"/>
<pin id="573" dir="0" index="1" bw="23" slack="0"/>
<pin id="574" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_8/5 "/>
</bind>
</comp>

<comp id="577" class="1004" name="or_ln29_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="1" slack="0"/>
<pin id="579" dir="0" index="1" bw="1" slack="0"/>
<pin id="580" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln29/5 "/>
</bind>
</comp>

<comp id="583" class="1004" name="and_ln29_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="1" slack="0"/>
<pin id="585" dir="0" index="1" bw="1" slack="0"/>
<pin id="586" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln29/5 "/>
</bind>
</comp>

<comp id="589" class="1004" name="select_ln29_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="1" slack="0"/>
<pin id="591" dir="0" index="1" bw="32" slack="1"/>
<pin id="592" dir="0" index="2" bw="32" slack="0"/>
<pin id="593" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29/5 "/>
</bind>
</comp>

<comp id="597" class="1004" name="bitcast_ln29_4_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="32" slack="1"/>
<pin id="599" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln29_4/6 "/>
</bind>
</comp>

<comp id="600" class="1004" name="tmp_2_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="8" slack="0"/>
<pin id="602" dir="0" index="1" bw="32" slack="0"/>
<pin id="603" dir="0" index="2" bw="6" slack="0"/>
<pin id="604" dir="0" index="3" bw="6" slack="0"/>
<pin id="605" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/6 "/>
</bind>
</comp>

<comp id="610" class="1004" name="trunc_ln29_4_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="32" slack="0"/>
<pin id="612" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29_4/6 "/>
</bind>
</comp>

<comp id="614" class="1004" name="bitcast_ln29_5_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="32" slack="1"/>
<pin id="616" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln29_5/6 "/>
</bind>
</comp>

<comp id="617" class="1004" name="tmp_3_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="8" slack="0"/>
<pin id="619" dir="0" index="1" bw="32" slack="0"/>
<pin id="620" dir="0" index="2" bw="6" slack="0"/>
<pin id="621" dir="0" index="3" bw="6" slack="0"/>
<pin id="622" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/6 "/>
</bind>
</comp>

<comp id="627" class="1004" name="trunc_ln29_5_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="32" slack="0"/>
<pin id="629" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29_5/6 "/>
</bind>
</comp>

<comp id="631" class="1004" name="icmp_ln29_9_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="8" slack="0"/>
<pin id="633" dir="0" index="1" bw="8" slack="0"/>
<pin id="634" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_9/6 "/>
</bind>
</comp>

<comp id="637" class="1004" name="icmp_ln29_10_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="23" slack="0"/>
<pin id="639" dir="0" index="1" bw="23" slack="0"/>
<pin id="640" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_10/6 "/>
</bind>
</comp>

<comp id="643" class="1004" name="or_ln29_4_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="1" slack="0"/>
<pin id="645" dir="0" index="1" bw="1" slack="0"/>
<pin id="646" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln29_4/6 "/>
</bind>
</comp>

<comp id="649" class="1004" name="icmp_ln29_11_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="8" slack="0"/>
<pin id="651" dir="0" index="1" bw="8" slack="0"/>
<pin id="652" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_11/6 "/>
</bind>
</comp>

<comp id="655" class="1004" name="icmp_ln29_12_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="23" slack="0"/>
<pin id="657" dir="0" index="1" bw="23" slack="0"/>
<pin id="658" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_12/6 "/>
</bind>
</comp>

<comp id="661" class="1004" name="or_ln29_5_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="1" slack="0"/>
<pin id="663" dir="0" index="1" bw="1" slack="0"/>
<pin id="664" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln29_5/6 "/>
</bind>
</comp>

<comp id="667" class="1004" name="and_ln29_4_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="1" slack="0"/>
<pin id="669" dir="0" index="1" bw="1" slack="0"/>
<pin id="670" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln29_4/6 "/>
</bind>
</comp>

<comp id="673" class="1004" name="and_ln29_5_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="1" slack="0"/>
<pin id="675" dir="0" index="1" bw="1" slack="0"/>
<pin id="676" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln29_5/6 "/>
</bind>
</comp>

<comp id="679" class="1004" name="select_ln29_2_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="1" slack="0"/>
<pin id="681" dir="0" index="1" bw="32" slack="1"/>
<pin id="682" dir="0" index="2" bw="32" slack="1"/>
<pin id="683" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_2/6 "/>
</bind>
</comp>

<comp id="686" class="1004" name="bitcast_ln29_6_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="32" slack="1"/>
<pin id="688" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln29_6/7 "/>
</bind>
</comp>

<comp id="689" class="1004" name="tmp_5_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="8" slack="0"/>
<pin id="691" dir="0" index="1" bw="32" slack="0"/>
<pin id="692" dir="0" index="2" bw="6" slack="0"/>
<pin id="693" dir="0" index="3" bw="6" slack="0"/>
<pin id="694" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/7 "/>
</bind>
</comp>

<comp id="699" class="1004" name="trunc_ln29_6_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="32" slack="0"/>
<pin id="701" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29_6/7 "/>
</bind>
</comp>

<comp id="703" class="1004" name="bitcast_ln29_7_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="32" slack="1"/>
<pin id="705" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln29_7/7 "/>
</bind>
</comp>

<comp id="706" class="1004" name="tmp_6_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="8" slack="0"/>
<pin id="708" dir="0" index="1" bw="32" slack="0"/>
<pin id="709" dir="0" index="2" bw="6" slack="0"/>
<pin id="710" dir="0" index="3" bw="6" slack="0"/>
<pin id="711" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/7 "/>
</bind>
</comp>

<comp id="716" class="1004" name="trunc_ln29_7_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="32" slack="0"/>
<pin id="718" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29_7/7 "/>
</bind>
</comp>

<comp id="720" class="1004" name="icmp_ln29_13_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="8" slack="0"/>
<pin id="722" dir="0" index="1" bw="8" slack="0"/>
<pin id="723" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_13/7 "/>
</bind>
</comp>

<comp id="726" class="1004" name="icmp_ln29_14_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="23" slack="0"/>
<pin id="728" dir="0" index="1" bw="23" slack="0"/>
<pin id="729" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_14/7 "/>
</bind>
</comp>

<comp id="732" class="1004" name="or_ln29_6_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="1" slack="0"/>
<pin id="734" dir="0" index="1" bw="1" slack="0"/>
<pin id="735" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln29_6/7 "/>
</bind>
</comp>

<comp id="738" class="1004" name="icmp_ln29_15_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="8" slack="0"/>
<pin id="740" dir="0" index="1" bw="8" slack="0"/>
<pin id="741" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_15/7 "/>
</bind>
</comp>

<comp id="744" class="1004" name="icmp_ln29_16_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="23" slack="0"/>
<pin id="746" dir="0" index="1" bw="23" slack="0"/>
<pin id="747" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_16/7 "/>
</bind>
</comp>

<comp id="750" class="1004" name="or_ln29_7_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="1" slack="0"/>
<pin id="752" dir="0" index="1" bw="1" slack="0"/>
<pin id="753" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln29_7/7 "/>
</bind>
</comp>

<comp id="756" class="1004" name="and_ln29_6_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="1" slack="0"/>
<pin id="758" dir="0" index="1" bw="1" slack="0"/>
<pin id="759" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln29_6/7 "/>
</bind>
</comp>

<comp id="762" class="1004" name="and_ln29_7_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="1" slack="0"/>
<pin id="764" dir="0" index="1" bw="1" slack="0"/>
<pin id="765" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln29_7/7 "/>
</bind>
</comp>

<comp id="768" class="1004" name="select_ln29_3_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="1" slack="0"/>
<pin id="770" dir="0" index="1" bw="32" slack="1"/>
<pin id="771" dir="0" index="2" bw="32" slack="1"/>
<pin id="772" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_3/7 "/>
</bind>
</comp>

<comp id="775" class="1004" name="zext_ln36_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="4" slack="6"/>
<pin id="777" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36/8 "/>
</bind>
</comp>

<comp id="778" class="1004" name="zext_ln29_5_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="4" slack="6"/>
<pin id="780" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_5/8 "/>
</bind>
</comp>

<comp id="781" class="1004" name="zext_ln36_4_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="8" slack="0"/>
<pin id="783" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_4/8 "/>
</bind>
</comp>

<comp id="790" class="1004" name="bitcast_ln29_8_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="32" slack="1"/>
<pin id="792" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln29_8/8 "/>
</bind>
</comp>

<comp id="793" class="1004" name="tmp_9_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="8" slack="0"/>
<pin id="795" dir="0" index="1" bw="32" slack="0"/>
<pin id="796" dir="0" index="2" bw="6" slack="0"/>
<pin id="797" dir="0" index="3" bw="6" slack="0"/>
<pin id="798" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/8 "/>
</bind>
</comp>

<comp id="803" class="1004" name="trunc_ln29_8_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="32" slack="0"/>
<pin id="805" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29_8/8 "/>
</bind>
</comp>

<comp id="807" class="1004" name="bitcast_ln29_9_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="32" slack="1"/>
<pin id="809" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln29_9/8 "/>
</bind>
</comp>

<comp id="810" class="1004" name="tmp_10_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="8" slack="0"/>
<pin id="812" dir="0" index="1" bw="32" slack="0"/>
<pin id="813" dir="0" index="2" bw="6" slack="0"/>
<pin id="814" dir="0" index="3" bw="6" slack="0"/>
<pin id="815" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/8 "/>
</bind>
</comp>

<comp id="820" class="1004" name="trunc_ln29_9_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="32" slack="0"/>
<pin id="822" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29_9/8 "/>
</bind>
</comp>

<comp id="824" class="1004" name="icmp_ln29_17_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="8" slack="0"/>
<pin id="826" dir="0" index="1" bw="8" slack="0"/>
<pin id="827" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_17/8 "/>
</bind>
</comp>

<comp id="830" class="1004" name="icmp_ln29_18_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="23" slack="0"/>
<pin id="832" dir="0" index="1" bw="23" slack="0"/>
<pin id="833" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_18/8 "/>
</bind>
</comp>

<comp id="836" class="1004" name="or_ln29_8_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="1" slack="0"/>
<pin id="838" dir="0" index="1" bw="1" slack="0"/>
<pin id="839" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln29_8/8 "/>
</bind>
</comp>

<comp id="842" class="1004" name="icmp_ln29_19_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="8" slack="0"/>
<pin id="844" dir="0" index="1" bw="8" slack="0"/>
<pin id="845" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_19/8 "/>
</bind>
</comp>

<comp id="848" class="1004" name="icmp_ln29_20_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="23" slack="0"/>
<pin id="850" dir="0" index="1" bw="23" slack="0"/>
<pin id="851" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_20/8 "/>
</bind>
</comp>

<comp id="854" class="1004" name="or_ln29_9_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="1" slack="0"/>
<pin id="856" dir="0" index="1" bw="1" slack="0"/>
<pin id="857" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln29_9/8 "/>
</bind>
</comp>

<comp id="860" class="1004" name="and_ln29_8_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="1" slack="0"/>
<pin id="862" dir="0" index="1" bw="1" slack="0"/>
<pin id="863" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln29_8/8 "/>
</bind>
</comp>

<comp id="866" class="1004" name="and_ln29_9_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="1" slack="0"/>
<pin id="868" dir="0" index="1" bw="1" slack="0"/>
<pin id="869" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln29_9/8 "/>
</bind>
</comp>

<comp id="872" class="1004" name="select_ln29_4_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="1" slack="0"/>
<pin id="874" dir="0" index="1" bw="32" slack="1"/>
<pin id="875" dir="0" index="2" bw="32" slack="1"/>
<pin id="876" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_4/8 "/>
</bind>
</comp>

<comp id="884" class="1007" name="grp_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="9" slack="0"/>
<pin id="886" dir="0" index="1" bw="5" slack="0"/>
<pin id="887" dir="0" index="2" bw="4" slack="0"/>
<pin id="888" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln29/3 add_ln29/3 "/>
</bind>
</comp>

<comp id="894" class="1007" name="grp_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="9" slack="0"/>
<pin id="896" dir="0" index="1" bw="5" slack="0"/>
<pin id="897" dir="0" index="2" bw="4" slack="0"/>
<pin id="898" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln29_1/3 add_ln29_5/3 "/>
</bind>
</comp>

<comp id="904" class="1007" name="grp_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="8" slack="0"/>
<pin id="906" dir="0" index="1" bw="4" slack="0"/>
<pin id="907" dir="0" index="2" bw="4" slack="0"/>
<pin id="908" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln36/8 add_ln36/8 "/>
</bind>
</comp>

<comp id="913" class="1005" name="shl_ln_reg_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="5" slack="1"/>
<pin id="915" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="918" class="1005" name="or_ln26_reg_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="5" slack="1"/>
<pin id="920" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="or_ln26 "/>
</bind>
</comp>

<comp id="923" class="1005" name="icmp_ln10_reg_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="1" slack="1"/>
<pin id="925" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln10 "/>
</bind>
</comp>

<comp id="927" class="1005" name="add_ln10_reg_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="10" slack="0"/>
<pin id="929" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln10 "/>
</bind>
</comp>

<comp id="932" class="1005" name="icmp_ln13_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="1" slack="1"/>
<pin id="934" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln13 "/>
</bind>
</comp>

<comp id="938" class="1005" name="select_ln29_6_reg_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="3" slack="0"/>
<pin id="940" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln29_6 "/>
</bind>
</comp>

<comp id="944" class="1005" name="and_ln29_10_reg_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="1" slack="1"/>
<pin id="946" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln29_10 "/>
</bind>
</comp>

<comp id="950" class="1005" name="r_reg_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="4" slack="1"/>
<pin id="952" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="955" class="1005" name="select_ln13_reg_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="4" slack="1"/>
<pin id="957" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln13 "/>
</bind>
</comp>

<comp id="961" class="1005" name="select_ln13_6_reg_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="4" slack="0"/>
<pin id="963" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln13_6 "/>
</bind>
</comp>

<comp id="967" class="1005" name="c_reg_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="4" slack="0"/>
<pin id="969" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="972" class="1005" name="select_ln13_9_reg_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="8" slack="0"/>
<pin id="974" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="select_ln13_9 "/>
</bind>
</comp>

<comp id="977" class="1005" name="zext_ln29_8_reg_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="64" slack="1"/>
<pin id="979" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln29_8 "/>
</bind>
</comp>

<comp id="982" class="1005" name="conv_1_out_0_addr_reg_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="11" slack="1"/>
<pin id="984" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_0_addr "/>
</bind>
</comp>

<comp id="987" class="1005" name="add_ln29_6_reg_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="12" slack="2"/>
<pin id="989" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="add_ln29_6 "/>
</bind>
</comp>

<comp id="992" class="1005" name="conv_1_out_1_addr_reg_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="11" slack="1"/>
<pin id="994" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_1_addr "/>
</bind>
</comp>

<comp id="997" class="1005" name="conv_1_out_0_load_reg_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="32" slack="1"/>
<pin id="999" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_0_load "/>
</bind>
</comp>

<comp id="1004" class="1005" name="zext_ln29_10_reg_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="64" slack="1"/>
<pin id="1006" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln29_10 "/>
</bind>
</comp>

<comp id="1009" class="1005" name="conv_1_out_0_addr_1_reg_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="11" slack="1"/>
<pin id="1011" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_0_addr_1 "/>
</bind>
</comp>

<comp id="1014" class="1005" name="select_ln29_reg_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="32" slack="1"/>
<pin id="1016" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln29 "/>
</bind>
</comp>

<comp id="1021" class="1005" name="conv_1_out_1_load_reg_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="32" slack="1"/>
<pin id="1023" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_1_load "/>
</bind>
</comp>

<comp id="1028" class="1005" name="conv_1_out_1_addr_1_reg_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="11" slack="1"/>
<pin id="1030" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_1_addr_1 "/>
</bind>
</comp>

<comp id="1033" class="1005" name="select_ln29_2_reg_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="32" slack="1"/>
<pin id="1035" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln29_2 "/>
</bind>
</comp>

<comp id="1040" class="1005" name="conv_1_out_0_load_1_reg_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="32" slack="1"/>
<pin id="1042" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_0_load_1 "/>
</bind>
</comp>

<comp id="1047" class="1005" name="select_ln29_3_reg_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="32" slack="1"/>
<pin id="1049" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln29_3 "/>
</bind>
</comp>

<comp id="1054" class="1005" name="conv_1_out_1_load_1_reg_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="32" slack="1"/>
<pin id="1056" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_1_load_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="107"><net_src comp="12" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="54" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="102" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="120"><net_src comp="14" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="54" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="127"><net_src comp="115" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="133"><net_src comp="12" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="54" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="139"><net_src comp="128" pin="3"/><net_sink comp="109" pin=2"/></net>

<net id="145"><net_src comp="14" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="54" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="151"><net_src comp="140" pin="3"/><net_sink comp="122" pin=2"/></net>

<net id="157"><net_src comp="0" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="54" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="164"><net_src comp="2" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="54" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="171"><net_src comp="4" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="54" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="178"><net_src comp="6" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="54" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="185"><net_src comp="8" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="54" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="192"><net_src comp="10" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="54" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="199"><net_src comp="180" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="205"><net_src comp="173" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="211"><net_src comp="166" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="217"><net_src comp="159" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="223"><net_src comp="152" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="229"><net_src comp="187" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="233"><net_src comp="16" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="240"><net_src comp="230" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="244"><net_src comp="18" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="251"><net_src comp="241" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="255"><net_src comp="20" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="262"><net_src comp="252" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="266"><net_src comp="22" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="273"><net_src comp="263" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="277"><net_src comp="22" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="284"><net_src comp="274" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="289"><net_src comp="109" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="62" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="295"><net_src comp="122" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="300"><net_src comp="109" pin="7"/><net_sink comp="296" pin=0"/></net>

<net id="305"><net_src comp="122" pin="7"/><net_sink comp="301" pin=0"/></net>

<net id="311"><net_src comp="24" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="267" pin="4"/><net_sink comp="306" pin=1"/></net>

<net id="313"><net_src comp="26" pin="0"/><net_sink comp="306" pin=2"/></net>

<net id="318"><net_src comp="306" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="28" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="234" pin="4"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="30" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="234" pin="4"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="32" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="336"><net_src comp="34" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="245" pin="4"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="256" pin="4"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="36" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="349"><net_src comp="338" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="350"><net_src comp="22" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="351"><net_src comp="267" pin="4"/><net_sink comp="344" pin=2"/></net>

<net id="357"><net_src comp="338" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="358"><net_src comp="332" pin="2"/><net_sink comp="352" pin=1"/></net>

<net id="359"><net_src comp="245" pin="4"/><net_sink comp="352" pin=2"/></net>

<net id="364"><net_src comp="338" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="38" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="370"><net_src comp="278" pin="4"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="40" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="376"><net_src comp="366" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="360" pin="2"/><net_sink comp="372" pin=1"/></net>

<net id="382"><net_src comp="42" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="344" pin="3"/><net_sink comp="378" pin=1"/></net>

<net id="388"><net_src comp="372" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="338" pin="2"/><net_sink comp="384" pin=1"/></net>

<net id="395"><net_src comp="384" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="396"><net_src comp="22" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="397"><net_src comp="278" pin="4"/><net_sink comp="390" pin=2"/></net>

<net id="403"><net_src comp="372" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="404"><net_src comp="378" pin="2"/><net_sink comp="398" pin=1"/></net>

<net id="405"><net_src comp="344" pin="3"/><net_sink comp="398" pin=2"/></net>

<net id="410"><net_src comp="390" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="42" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="416"><net_src comp="256" pin="4"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="44" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="423"><net_src comp="338" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="424"><net_src comp="44" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="425"><net_src comp="412" pin="2"/><net_sink comp="418" pin=2"/></net>

<net id="434"><net_src comp="46" pin="0"/><net_sink comp="429" pin=1"/></net>

<net id="440"><net_src comp="28" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="446"><net_src comp="24" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="447"><net_src comp="26" pin="0"/><net_sink comp="441" pin=2"/></net>

<net id="453"><net_src comp="441" pin="3"/><net_sink comp="448" pin=1"/></net>

<net id="454"><net_src comp="429" pin="3"/><net_sink comp="448" pin=2"/></net>

<net id="458"><net_src comp="448" pin="3"/><net_sink comp="455" pin=0"/></net>

<net id="463"><net_src comp="441" pin="3"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="28" pin="0"/><net_sink comp="459" pin=1"/></net>

<net id="470"><net_src comp="459" pin="2"/><net_sink comp="465" pin=1"/></net>

<net id="471"><net_src comp="435" pin="3"/><net_sink comp="465" pin=2"/></net>

<net id="475"><net_src comp="465" pin="3"/><net_sink comp="472" pin=0"/></net>

<net id="484"><net_src comp="50" pin="0"/><net_sink comp="479" pin=0"/></net>

<net id="485"><net_src comp="18" pin="0"/><net_sink comp="479" pin=2"/></net>

<net id="491"><net_src comp="52" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="492"><net_src comp="26" pin="0"/><net_sink comp="486" pin=2"/></net>

<net id="496"><net_src comp="486" pin="3"/><net_sink comp="493" pin=0"/></net>

<net id="501"><net_src comp="479" pin="3"/><net_sink comp="497" pin=0"/></net>

<net id="502"><net_src comp="493" pin="1"/><net_sink comp="497" pin=1"/></net>

<net id="507"><net_src comp="426" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="508"><net_src comp="497" pin="2"/><net_sink comp="503" pin=1"/></net>

<net id="512"><net_src comp="503" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="519"><net_src comp="50" pin="0"/><net_sink comp="514" pin=0"/></net>

<net id="520"><net_src comp="18" pin="0"/><net_sink comp="514" pin=2"/></net>

<net id="526"><net_src comp="52" pin="0"/><net_sink comp="521" pin=0"/></net>

<net id="527"><net_src comp="26" pin="0"/><net_sink comp="521" pin=2"/></net>

<net id="531"><net_src comp="521" pin="3"/><net_sink comp="528" pin=0"/></net>

<net id="536"><net_src comp="514" pin="3"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="528" pin="1"/><net_sink comp="532" pin=1"/></net>

<net id="542"><net_src comp="426" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="543"><net_src comp="532" pin="2"/><net_sink comp="538" pin=1"/></net>

<net id="547"><net_src comp="544" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="557"><net_src comp="64" pin="0"/><net_sink comp="551" pin=0"/></net>

<net id="558"><net_src comp="548" pin="1"/><net_sink comp="551" pin=1"/></net>

<net id="559"><net_src comp="66" pin="0"/><net_sink comp="551" pin=2"/></net>

<net id="560"><net_src comp="68" pin="0"/><net_sink comp="551" pin=3"/></net>

<net id="564"><net_src comp="548" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="569"><net_src comp="551" pin="4"/><net_sink comp="565" pin=0"/></net>

<net id="570"><net_src comp="70" pin="0"/><net_sink comp="565" pin=1"/></net>

<net id="575"><net_src comp="561" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="576"><net_src comp="72" pin="0"/><net_sink comp="571" pin=1"/></net>

<net id="581"><net_src comp="571" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="582"><net_src comp="565" pin="2"/><net_sink comp="577" pin=1"/></net>

<net id="587"><net_src comp="577" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="588"><net_src comp="285" pin="2"/><net_sink comp="583" pin=1"/></net>

<net id="594"><net_src comp="583" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="595"><net_src comp="62" pin="0"/><net_sink comp="589" pin=2"/></net>

<net id="596"><net_src comp="589" pin="3"/><net_sink comp="291" pin=1"/></net>

<net id="606"><net_src comp="64" pin="0"/><net_sink comp="600" pin=0"/></net>

<net id="607"><net_src comp="597" pin="1"/><net_sink comp="600" pin=1"/></net>

<net id="608"><net_src comp="66" pin="0"/><net_sink comp="600" pin=2"/></net>

<net id="609"><net_src comp="68" pin="0"/><net_sink comp="600" pin=3"/></net>

<net id="613"><net_src comp="597" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="623"><net_src comp="64" pin="0"/><net_sink comp="617" pin=0"/></net>

<net id="624"><net_src comp="614" pin="1"/><net_sink comp="617" pin=1"/></net>

<net id="625"><net_src comp="66" pin="0"/><net_sink comp="617" pin=2"/></net>

<net id="626"><net_src comp="68" pin="0"/><net_sink comp="617" pin=3"/></net>

<net id="630"><net_src comp="614" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="635"><net_src comp="600" pin="4"/><net_sink comp="631" pin=0"/></net>

<net id="636"><net_src comp="70" pin="0"/><net_sink comp="631" pin=1"/></net>

<net id="641"><net_src comp="610" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="642"><net_src comp="72" pin="0"/><net_sink comp="637" pin=1"/></net>

<net id="647"><net_src comp="637" pin="2"/><net_sink comp="643" pin=0"/></net>

<net id="648"><net_src comp="631" pin="2"/><net_sink comp="643" pin=1"/></net>

<net id="653"><net_src comp="617" pin="4"/><net_sink comp="649" pin=0"/></net>

<net id="654"><net_src comp="70" pin="0"/><net_sink comp="649" pin=1"/></net>

<net id="659"><net_src comp="627" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="660"><net_src comp="72" pin="0"/><net_sink comp="655" pin=1"/></net>

<net id="665"><net_src comp="655" pin="2"/><net_sink comp="661" pin=0"/></net>

<net id="666"><net_src comp="649" pin="2"/><net_sink comp="661" pin=1"/></net>

<net id="671"><net_src comp="643" pin="2"/><net_sink comp="667" pin=0"/></net>

<net id="672"><net_src comp="661" pin="2"/><net_sink comp="667" pin=1"/></net>

<net id="677"><net_src comp="667" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="678"><net_src comp="291" pin="2"/><net_sink comp="673" pin=1"/></net>

<net id="684"><net_src comp="673" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="685"><net_src comp="679" pin="3"/><net_sink comp="296" pin=1"/></net>

<net id="695"><net_src comp="64" pin="0"/><net_sink comp="689" pin=0"/></net>

<net id="696"><net_src comp="686" pin="1"/><net_sink comp="689" pin=1"/></net>

<net id="697"><net_src comp="66" pin="0"/><net_sink comp="689" pin=2"/></net>

<net id="698"><net_src comp="68" pin="0"/><net_sink comp="689" pin=3"/></net>

<net id="702"><net_src comp="686" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="712"><net_src comp="64" pin="0"/><net_sink comp="706" pin=0"/></net>

<net id="713"><net_src comp="703" pin="1"/><net_sink comp="706" pin=1"/></net>

<net id="714"><net_src comp="66" pin="0"/><net_sink comp="706" pin=2"/></net>

<net id="715"><net_src comp="68" pin="0"/><net_sink comp="706" pin=3"/></net>

<net id="719"><net_src comp="703" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="724"><net_src comp="689" pin="4"/><net_sink comp="720" pin=0"/></net>

<net id="725"><net_src comp="70" pin="0"/><net_sink comp="720" pin=1"/></net>

<net id="730"><net_src comp="699" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="731"><net_src comp="72" pin="0"/><net_sink comp="726" pin=1"/></net>

<net id="736"><net_src comp="726" pin="2"/><net_sink comp="732" pin=0"/></net>

<net id="737"><net_src comp="720" pin="2"/><net_sink comp="732" pin=1"/></net>

<net id="742"><net_src comp="706" pin="4"/><net_sink comp="738" pin=0"/></net>

<net id="743"><net_src comp="70" pin="0"/><net_sink comp="738" pin=1"/></net>

<net id="748"><net_src comp="716" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="749"><net_src comp="72" pin="0"/><net_sink comp="744" pin=1"/></net>

<net id="754"><net_src comp="744" pin="2"/><net_sink comp="750" pin=0"/></net>

<net id="755"><net_src comp="738" pin="2"/><net_sink comp="750" pin=1"/></net>

<net id="760"><net_src comp="732" pin="2"/><net_sink comp="756" pin=0"/></net>

<net id="761"><net_src comp="750" pin="2"/><net_sink comp="756" pin=1"/></net>

<net id="766"><net_src comp="756" pin="2"/><net_sink comp="762" pin=0"/></net>

<net id="767"><net_src comp="296" pin="2"/><net_sink comp="762" pin=1"/></net>

<net id="773"><net_src comp="762" pin="2"/><net_sink comp="768" pin=0"/></net>

<net id="774"><net_src comp="768" pin="3"/><net_sink comp="301" pin=1"/></net>

<net id="784"><net_src comp="781" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="786"><net_src comp="781" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="787"><net_src comp="781" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="788"><net_src comp="781" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="789"><net_src comp="781" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="799"><net_src comp="64" pin="0"/><net_sink comp="793" pin=0"/></net>

<net id="800"><net_src comp="790" pin="1"/><net_sink comp="793" pin=1"/></net>

<net id="801"><net_src comp="66" pin="0"/><net_sink comp="793" pin=2"/></net>

<net id="802"><net_src comp="68" pin="0"/><net_sink comp="793" pin=3"/></net>

<net id="806"><net_src comp="790" pin="1"/><net_sink comp="803" pin=0"/></net>

<net id="816"><net_src comp="64" pin="0"/><net_sink comp="810" pin=0"/></net>

<net id="817"><net_src comp="807" pin="1"/><net_sink comp="810" pin=1"/></net>

<net id="818"><net_src comp="66" pin="0"/><net_sink comp="810" pin=2"/></net>

<net id="819"><net_src comp="68" pin="0"/><net_sink comp="810" pin=3"/></net>

<net id="823"><net_src comp="807" pin="1"/><net_sink comp="820" pin=0"/></net>

<net id="828"><net_src comp="793" pin="4"/><net_sink comp="824" pin=0"/></net>

<net id="829"><net_src comp="70" pin="0"/><net_sink comp="824" pin=1"/></net>

<net id="834"><net_src comp="803" pin="1"/><net_sink comp="830" pin=0"/></net>

<net id="835"><net_src comp="72" pin="0"/><net_sink comp="830" pin=1"/></net>

<net id="840"><net_src comp="830" pin="2"/><net_sink comp="836" pin=0"/></net>

<net id="841"><net_src comp="824" pin="2"/><net_sink comp="836" pin=1"/></net>

<net id="846"><net_src comp="810" pin="4"/><net_sink comp="842" pin=0"/></net>

<net id="847"><net_src comp="70" pin="0"/><net_sink comp="842" pin=1"/></net>

<net id="852"><net_src comp="820" pin="1"/><net_sink comp="848" pin=0"/></net>

<net id="853"><net_src comp="72" pin="0"/><net_sink comp="848" pin=1"/></net>

<net id="858"><net_src comp="848" pin="2"/><net_sink comp="854" pin=0"/></net>

<net id="859"><net_src comp="842" pin="2"/><net_sink comp="854" pin=1"/></net>

<net id="864"><net_src comp="836" pin="2"/><net_sink comp="860" pin=0"/></net>

<net id="865"><net_src comp="854" pin="2"/><net_sink comp="860" pin=1"/></net>

<net id="870"><net_src comp="860" pin="2"/><net_sink comp="866" pin=0"/></net>

<net id="871"><net_src comp="301" pin="2"/><net_sink comp="866" pin=1"/></net>

<net id="877"><net_src comp="866" pin="2"/><net_sink comp="872" pin=0"/></net>

<net id="878"><net_src comp="872" pin="3"/><net_sink comp="194" pin=1"/></net>

<net id="879"><net_src comp="872" pin="3"/><net_sink comp="200" pin=1"/></net>

<net id="880"><net_src comp="872" pin="3"/><net_sink comp="206" pin=1"/></net>

<net id="881"><net_src comp="872" pin="3"/><net_sink comp="212" pin=1"/></net>

<net id="882"><net_src comp="872" pin="3"/><net_sink comp="218" pin=1"/></net>

<net id="883"><net_src comp="872" pin="3"/><net_sink comp="224" pin=1"/></net>

<net id="889"><net_src comp="48" pin="0"/><net_sink comp="884" pin=0"/></net>

<net id="890"><net_src comp="455" pin="1"/><net_sink comp="884" pin=1"/></net>

<net id="891"><net_src comp="476" pin="1"/><net_sink comp="884" pin=2"/></net>

<net id="892"><net_src comp="884" pin="3"/><net_sink comp="479" pin=1"/></net>

<net id="893"><net_src comp="884" pin="3"/><net_sink comp="486" pin=1"/></net>

<net id="899"><net_src comp="48" pin="0"/><net_sink comp="894" pin=0"/></net>

<net id="900"><net_src comp="472" pin="1"/><net_sink comp="894" pin=1"/></net>

<net id="901"><net_src comp="476" pin="1"/><net_sink comp="894" pin=2"/></net>

<net id="902"><net_src comp="894" pin="3"/><net_sink comp="514" pin=1"/></net>

<net id="903"><net_src comp="894" pin="3"/><net_sink comp="521" pin=1"/></net>

<net id="909"><net_src comp="84" pin="0"/><net_sink comp="904" pin=0"/></net>

<net id="910"><net_src comp="775" pin="1"/><net_sink comp="904" pin=1"/></net>

<net id="911"><net_src comp="778" pin="1"/><net_sink comp="904" pin=2"/></net>

<net id="912"><net_src comp="904" pin="3"/><net_sink comp="781" pin=0"/></net>

<net id="916"><net_src comp="306" pin="3"/><net_sink comp="913" pin=0"/></net>

<net id="917"><net_src comp="913" pin="1"/><net_sink comp="429" pin=2"/></net>

<net id="921"><net_src comp="314" pin="2"/><net_sink comp="918" pin=0"/></net>

<net id="922"><net_src comp="918" pin="1"/><net_sink comp="435" pin=2"/></net>

<net id="926"><net_src comp="320" pin="2"/><net_sink comp="923" pin=0"/></net>

<net id="930"><net_src comp="326" pin="2"/><net_sink comp="927" pin=0"/></net>

<net id="931"><net_src comp="927" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="935"><net_src comp="338" pin="2"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="937"><net_src comp="932" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="941"><net_src comp="352" pin="3"/><net_sink comp="938" pin=0"/></net>

<net id="942"><net_src comp="938" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="943"><net_src comp="938" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="947"><net_src comp="372" pin="2"/><net_sink comp="944" pin=0"/></net>

<net id="948"><net_src comp="944" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="949"><net_src comp="944" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="953"><net_src comp="378" pin="2"/><net_sink comp="950" pin=0"/></net>

<net id="954"><net_src comp="950" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="958"><net_src comp="390" pin="3"/><net_sink comp="955" pin=0"/></net>

<net id="959"><net_src comp="955" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="960"><net_src comp="955" pin="1"/><net_sink comp="778" pin=0"/></net>

<net id="964"><net_src comp="398" pin="3"/><net_sink comp="961" pin=0"/></net>

<net id="965"><net_src comp="961" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="966"><net_src comp="961" pin="1"/><net_sink comp="775" pin=0"/></net>

<net id="970"><net_src comp="406" pin="2"/><net_sink comp="967" pin=0"/></net>

<net id="971"><net_src comp="967" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="975"><net_src comp="418" pin="3"/><net_sink comp="972" pin=0"/></net>

<net id="976"><net_src comp="972" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="980"><net_src comp="509" pin="1"/><net_sink comp="977" pin=0"/></net>

<net id="981"><net_src comp="977" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="985"><net_src comp="102" pin="3"/><net_sink comp="982" pin=0"/></net>

<net id="986"><net_src comp="982" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="990"><net_src comp="538" pin="2"/><net_sink comp="987" pin=0"/></net>

<net id="991"><net_src comp="987" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="995"><net_src comp="115" pin="3"/><net_sink comp="992" pin=0"/></net>

<net id="996"><net_src comp="992" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="1000"><net_src comp="109" pin="3"/><net_sink comp="997" pin=0"/></net>

<net id="1001"><net_src comp="997" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="1002"><net_src comp="997" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="1003"><net_src comp="997" pin="1"/><net_sink comp="589" pin=1"/></net>

<net id="1007"><net_src comp="544" pin="1"/><net_sink comp="1004" pin=0"/></net>

<net id="1008"><net_src comp="1004" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="1012"><net_src comp="128" pin="3"/><net_sink comp="1009" pin=0"/></net>

<net id="1013"><net_src comp="1009" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="1017"><net_src comp="589" pin="3"/><net_sink comp="1014" pin=0"/></net>

<net id="1018"><net_src comp="1014" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="1019"><net_src comp="1014" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="1020"><net_src comp="1014" pin="1"/><net_sink comp="679" pin=2"/></net>

<net id="1024"><net_src comp="122" pin="3"/><net_sink comp="1021" pin=0"/></net>

<net id="1025"><net_src comp="1021" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="1026"><net_src comp="1021" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="1027"><net_src comp="1021" pin="1"/><net_sink comp="679" pin=1"/></net>

<net id="1031"><net_src comp="140" pin="3"/><net_sink comp="1028" pin=0"/></net>

<net id="1032"><net_src comp="1028" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="1036"><net_src comp="679" pin="3"/><net_sink comp="1033" pin=0"/></net>

<net id="1037"><net_src comp="1033" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="1038"><net_src comp="1033" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="1039"><net_src comp="1033" pin="1"/><net_sink comp="768" pin=2"/></net>

<net id="1043"><net_src comp="109" pin="7"/><net_sink comp="1040" pin=0"/></net>

<net id="1044"><net_src comp="1040" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="1045"><net_src comp="1040" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="1046"><net_src comp="1040" pin="1"/><net_sink comp="768" pin=1"/></net>

<net id="1050"><net_src comp="768" pin="3"/><net_sink comp="1047" pin=0"/></net>

<net id="1051"><net_src comp="1047" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="1052"><net_src comp="1047" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="1053"><net_src comp="1047" pin="1"/><net_sink comp="872" pin=2"/></net>

<net id="1057"><net_src comp="122" pin="7"/><net_sink comp="1054" pin=0"/></net>

<net id="1058"><net_src comp="1054" pin="1"/><net_sink comp="790" pin=0"/></net>

<net id="1059"><net_src comp="1054" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="1060"><net_src comp="1054" pin="1"/><net_sink comp="872" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: max_pool_out_0 | {8 }
	Port: max_pool_out_1 | {8 }
	Port: max_pool_out_2 | {8 }
	Port: max_pool_out_3 | {8 }
	Port: max_pool_out_4 | {8 }
	Port: max_pool_out_5 | {8 }
	Port: conv_1_out_0 | {}
	Port: conv_1_out_1 | {}
 - Input state : 
	Port: max_pool_1 : max_pool_out_0 | {}
	Port: max_pool_1 : max_pool_out_1 | {}
	Port: max_pool_1 : max_pool_out_2 | {}
	Port: max_pool_1 : max_pool_out_3 | {}
	Port: max_pool_1 : max_pool_out_4 | {}
	Port: max_pool_1 : max_pool_out_5 | {}
	Port: max_pool_1 : conv_1_out_0 | {3 4 5 6 }
	Port: max_pool_1 : conv_1_out_1 | {4 5 6 7 }
  - Chain level:
	State 1
	State 2
		shl_ln : 1
		or_ln26 : 2
		icmp_ln10 : 1
		add_ln10 : 1
		br_ln10 : 2
		f : 1
		icmp_ln13 : 1
		select_ln29_5 : 2
		select_ln29_6 : 2
		xor_ln29 : 2
		icmp_ln16 : 1
		and_ln29_10 : 2
		r : 3
		or_ln13 : 2
		select_ln13 : 2
		select_ln13_6 : 2
		c : 3
		add_ln13 : 1
		select_ln13_9 : 2
	State 3
		select_ln13_7 : 1
		zext_ln29_3 : 2
		mul_ln29 : 3
		or_ln26_1 : 1
		select_ln13_8 : 1
		zext_ln29_4 : 2
		mul_ln29_1 : 3
		add_ln29 : 4
		p_shl2_cast : 5
		tmp : 5
		zext_ln29_7 : 6
		sub_ln29 : 7
		add_ln29_4 : 8
		zext_ln29_8 : 9
		conv_1_out_0_addr : 10
		add_ln29_5 : 4
		p_shl_cast : 5
		tmp_12 : 5
		zext_ln29_9 : 6
		sub_ln29_1 : 7
		add_ln29_6 : 8
		conv_1_out_0_load : 11
	State 4
		tmp_1 : 1
		conv_1_out_1_load : 1
	State 5
		conv_1_out_0_addr_1 : 1
		tmp_s : 1
		trunc_ln29 : 1
		icmp_ln29 : 2
		icmp_ln29_8 : 2
		or_ln29 : 3
		and_ln29 : 3
		select_ln29 : 3
		tmp_4 : 4
		conv_1_out_0_load_1 : 2
	State 6
		tmp_2 : 1
		trunc_ln29_4 : 1
		tmp_3 : 1
		trunc_ln29_5 : 1
		icmp_ln29_9 : 2
		icmp_ln29_10 : 2
		or_ln29_4 : 3
		icmp_ln29_11 : 2
		icmp_ln29_12 : 2
		or_ln29_5 : 3
		and_ln29_4 : 3
		and_ln29_5 : 3
		select_ln29_2 : 3
		tmp_8 : 4
		conv_1_out_1_load_1 : 1
	State 7
		tmp_5 : 1
		trunc_ln29_6 : 1
		tmp_6 : 1
		trunc_ln29_7 : 1
		icmp_ln29_13 : 2
		icmp_ln29_14 : 2
		or_ln29_6 : 3
		icmp_ln29_15 : 2
		icmp_ln29_16 : 2
		or_ln29_7 : 3
		and_ln29_6 : 3
		and_ln29_7 : 3
		select_ln29_3 : 3
		tmp_11 : 4
	State 8
		mul_ln36 : 1
		add_ln36 : 2
		zext_ln36_4 : 3
		max_pool_out_0_addr : 4
		max_pool_out_1_addr : 4
		max_pool_out_2_addr : 4
		max_pool_out_3_addr : 4
		max_pool_out_4_addr : 4
		max_pool_out_5_addr : 4
		tmp_9 : 1
		trunc_ln29_8 : 1
		tmp_10 : 1
		trunc_ln29_9 : 1
		icmp_ln29_17 : 2
		icmp_ln29_18 : 2
		or_ln29_8 : 3
		icmp_ln29_19 : 2
		icmp_ln29_20 : 2
		or_ln29_9 : 3
		and_ln29_8 : 3
		and_ln29_9 : 3
		select_ln29_4 : 3
		store_ln36 : 4
		store_ln36 : 4
		store_ln36 : 4
		store_ln36 : 4
		store_ln36 : 4
		store_ln36 : 4
		empty : 1
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |      grp_fu_285      |    0    |    66   |   239   |
|   fcmp   |      grp_fu_291      |    0    |    66   |   239   |
|          |      grp_fu_296      |    0    |    66   |   239   |
|          |      grp_fu_301      |    0    |    66   |   239   |
|----------|----------------------|---------|---------|---------|
|          |   icmp_ln10_fu_320   |    0    |    0    |    13   |
|          |   icmp_ln13_fu_338   |    0    |    0    |    11   |
|          |   icmp_ln16_fu_366   |    0    |    0    |    9    |
|          |   icmp_ln29_fu_565   |    0    |    0    |    11   |
|          |  icmp_ln29_8_fu_571  |    0    |    0    |    18   |
|          |  icmp_ln29_9_fu_631  |    0    |    0    |    11   |
|          |  icmp_ln29_10_fu_637 |    0    |    0    |    18   |
|          |  icmp_ln29_11_fu_649 |    0    |    0    |    11   |
|   icmp   |  icmp_ln29_12_fu_655 |    0    |    0    |    18   |
|          |  icmp_ln29_13_fu_720 |    0    |    0    |    11   |
|          |  icmp_ln29_14_fu_726 |    0    |    0    |    18   |
|          |  icmp_ln29_15_fu_738 |    0    |    0    |    11   |
|          |  icmp_ln29_16_fu_744 |    0    |    0    |    18   |
|          |  icmp_ln29_17_fu_824 |    0    |    0    |    11   |
|          |  icmp_ln29_18_fu_830 |    0    |    0    |    18   |
|          |  icmp_ln29_19_fu_842 |    0    |    0    |    11   |
|          |  icmp_ln29_20_fu_848 |    0    |    0    |    18   |
|----------|----------------------|---------|---------|---------|
|          | select_ln29_5_fu_344 |    0    |    0    |    4    |
|          | select_ln29_6_fu_352 |    0    |    0    |    3    |
|          |  select_ln13_fu_390  |    0    |    0    |    4    |
|          | select_ln13_6_fu_398 |    0    |    0    |    4    |
|          | select_ln13_9_fu_418 |    0    |    0    |    8    |
|          | select_ln29_7_fu_429 |    0    |    0    |    5    |
|  select  | select_ln29_8_fu_435 |    0    |    0    |    5    |
|          | select_ln13_7_fu_448 |    0    |    0    |    5    |
|          | select_ln13_8_fu_465 |    0    |    0    |    5    |
|          |  select_ln29_fu_589  |    0    |    0    |    32   |
|          | select_ln29_2_fu_679 |    0    |    0    |    32   |
|          | select_ln29_3_fu_768 |    0    |    0    |    32   |
|          | select_ln29_4_fu_872 |    0    |    0    |    32   |
|----------|----------------------|---------|---------|---------|
|          |    add_ln10_fu_326   |    0    |    0    |    14   |
|          |       f_fu_332       |    0    |    0    |    12   |
|          |       r_fu_378       |    0    |    0    |    13   |
|    add   |       c_fu_406       |    0    |    0    |    13   |
|          |    add_ln13_fu_412   |    0    |    0    |    15   |
|          |   add_ln29_4_fu_503  |    0    |    0    |    12   |
|          |   add_ln29_6_fu_538  |    0    |    0    |    12   |
|----------|----------------------|---------|---------|---------|
|    sub   |    sub_ln29_fu_497   |    0    |    0    |    12   |
|          |   sub_ln29_1_fu_532  |    0    |    0    |    12   |
|----------|----------------------|---------|---------|---------|
|          |    or_ln26_fu_314    |    0    |    0    |    0    |
|          |    or_ln13_fu_384    |    0    |    0    |    2    |
|          |   or_ln26_1_fu_459   |    0    |    0    |    0    |
|          |    or_ln29_fu_577    |    0    |    0    |    2    |
|    or    |   or_ln29_4_fu_643   |    0    |    0    |    2    |
|          |   or_ln29_5_fu_661   |    0    |    0    |    2    |
|          |   or_ln29_6_fu_732   |    0    |    0    |    2    |
|          |   or_ln29_7_fu_750   |    0    |    0    |    2    |
|          |   or_ln29_8_fu_836   |    0    |    0    |    2    |
|          |   or_ln29_9_fu_854   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |  and_ln29_10_fu_372  |    0    |    0    |    2    |
|          |    and_ln29_fu_583   |    0    |    0    |    2    |
|          |   and_ln29_4_fu_667  |    0    |    0    |    2    |
|    and   |   and_ln29_5_fu_673  |    0    |    0    |    2    |
|          |   and_ln29_6_fu_756  |    0    |    0    |    2    |
|          |   and_ln29_7_fu_762  |    0    |    0    |    2    |
|          |   and_ln29_8_fu_860  |    0    |    0    |    2    |
|          |   and_ln29_9_fu_866  |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |      grp_fu_884      |    1    |    0    |    0    |
|  muladd  |      grp_fu_894      |    1    |    0    |    0    |
|          |      grp_fu_904      |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|    xor   |    xor_ln29_fu_360   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |     shl_ln_fu_306    |    0    |    0    |    0    |
|          | shl_ln26_mid1_fu_441 |    0    |    0    |    0    |
|bitconcatenate|  p_shl2_cast_fu_479  |    0    |    0    |    0    |
|          |      tmp_fu_486      |    0    |    0    |    0    |
|          |   p_shl_cast_fu_514  |    0    |    0    |    0    |
|          |     tmp_12_fu_521    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln29_fu_426   |    0    |    0    |    0    |
|          |  zext_ln29_3_fu_455  |    0    |    0    |    0    |
|          |  zext_ln29_4_fu_472  |    0    |    0    |    0    |
|          |  zext_ln29_6_fu_476  |    0    |    0    |    0    |
|          |  zext_ln29_7_fu_493  |    0    |    0    |    0    |
|   zext   |  zext_ln29_8_fu_509  |    0    |    0    |    0    |
|          |  zext_ln29_9_fu_528  |    0    |    0    |    0    |
|          |  zext_ln29_10_fu_544 |    0    |    0    |    0    |
|          |   zext_ln36_fu_775   |    0    |    0    |    0    |
|          |  zext_ln29_5_fu_778  |    0    |    0    |    0    |
|          |  zext_ln36_4_fu_781  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_s_fu_551     |    0    |    0    |    0    |
|          |     tmp_2_fu_600     |    0    |    0    |    0    |
|          |     tmp_3_fu_617     |    0    |    0    |    0    |
|partselect|     tmp_5_fu_689     |    0    |    0    |    0    |
|          |     tmp_6_fu_706     |    0    |    0    |    0    |
|          |     tmp_9_fu_793     |    0    |    0    |    0    |
|          |     tmp_10_fu_810    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   trunc_ln29_fu_561  |    0    |    0    |    0    |
|          |  trunc_ln29_4_fu_610 |    0    |    0    |    0    |
|          |  trunc_ln29_5_fu_627 |    0    |    0    |    0    |
|   trunc  |  trunc_ln29_6_fu_699 |    0    |    0    |    0    |
|          |  trunc_ln29_7_fu_716 |    0    |    0    |    0    |
|          |  trunc_ln29_8_fu_803 |    0    |    0    |    0    |
|          |  trunc_ln29_9_fu_820 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    3    |   264   |   1512  |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|      add_ln10_reg_927      |   10   |
|     add_ln29_6_reg_987     |   12   |
|     and_ln29_10_reg_944    |    1   |
|         c_0_reg_274        |    4   |
|          c_reg_967         |    4   |
|conv_1_out_0_addr_1_reg_1009|   11   |
|  conv_1_out_0_addr_reg_982 |   11   |
|conv_1_out_0_load_1_reg_1040|   32   |
|  conv_1_out_0_load_reg_997 |   32   |
|conv_1_out_1_addr_1_reg_1028|   11   |
|  conv_1_out_1_addr_reg_992 |   11   |
|conv_1_out_1_load_1_reg_1054|   32   |
| conv_1_out_1_load_reg_1021 |   32   |
|         f_0_reg_241        |    3   |
|      icmp_ln10_reg_923     |    1   |
|      icmp_ln13_reg_932     |    1   |
|  indvar_flatten23_reg_230  |   10   |
|   indvar_flatten_reg_252   |    8   |
|       or_ln26_reg_918      |    5   |
|         r_0_reg_263        |    4   |
|          r_reg_950         |    4   |
|    select_ln13_6_reg_961   |    4   |
|    select_ln13_9_reg_972   |    8   |
|     select_ln13_reg_955    |    4   |
|   select_ln29_2_reg_1033   |   32   |
|   select_ln29_3_reg_1047   |   32   |
|    select_ln29_6_reg_938   |    3   |
|    select_ln29_reg_1014    |   32   |
|       shl_ln_reg_913       |    5   |
|    zext_ln29_10_reg_1004   |   64   |
|     zext_ln29_8_reg_977    |   64   |
+----------------------------+--------+
|            Total           |   487  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_109 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_109 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_122 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_122 |  p2  |   2  |   0  |    0   ||    9    |
|     grp_fu_285    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_291    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_291    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_296    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_296    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_301    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_301    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   492  ||  19.459 ||    99   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |   264  |  1512  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   19   |    -   |   99   |
|  Register |    -   |    -   |   487  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |   19   |   751  |  1611  |
+-----------+--------+--------+--------+--------+
