Return-Path: <amd-gfx-bounces@lists.freedesktop.org>
X-Original-To: lists+amd-gfx@lfdr.de
Delivered-To: lists+amd-gfx@lfdr.de
Received: from gabe.freedesktop.org (gabe.freedesktop.org [131.252.210.177])
	by mail.lfdr.de (Postfix) with ESMTPS id C45B1403669
	for <lists+amd-gfx@lfdr.de>; Wed,  8 Sep 2021 10:55:42 +0200 (CEST)
Received: from gabe.freedesktop.org (localhost [127.0.0.1])
	by gabe.freedesktop.org (Postfix) with ESMTP id 468058933D;
	Wed,  8 Sep 2021 08:55:41 +0000 (UTC)
X-Original-To: amd-gfx@lists.freedesktop.org
Delivered-To: amd-gfx@lists.freedesktop.org
Received: from NAM10-BN7-obe.outbound.protection.outlook.com
 (mail-bn7nam10on2060.outbound.protection.outlook.com [40.107.92.60])
 by gabe.freedesktop.org (Postfix) with ESMTPS id 8CDE78933D
 for <amd-gfx@lists.freedesktop.org>; Wed,  8 Sep 2021 08:55:40 +0000 (UTC)
ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none;
 b=EhAvFVFsC+Jb8ghN7b6SclHH0xVa7atSewfXnyBWvBg9sexFn4MIOTqiH4aJbqOE9qEy3rO3ljI7OCw+uiKZ7+rIE7LMH4UJV+/5o2mRWubq0YLBaIb6aFeQ5di88E06OrhuPI4acCLlujx6WxW7MjnZsMeuHZdCP5LA5TuW3hQLcUOH7MGPGiErD8Vt/Or20gjyUteZyEhO6AncPp/2HtIRpGZTi88qZb1WdpB+SoWCgndL6i1aJB3zC2BDwBCnXNNGRArRTP7+S9nY6lfaiywqKFm0sCTeElsyiHCXqw8DPX2vauw90zkaN5e/JPWFMVCvYRs1vmjppFkqnwYPVA==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; 
 s=arcselector9901;
 h=From:Date:Subject:Message-ID:Content-Type:MIME-Version; 
 bh=OooDPydq/CvfqtUdcuIwsaStBv3oLBzBDTLxy3NKlL4=;
 b=M9SwktOg/oF3TvTqDkxPKNGevljtIC+QcQUyman40lCbzNkuFRd7NqDNfBRS2OvgYDShDsusGqp8SVYBWfgPL79hb3bUAmDNUEewZN/CQPpipczOMeeKcKrWbkE1p7Magvh/2TQaa5EkZpGQU0cAFhNqtK/Q40Nz8B9ws55mT7Q/BcnqVb5HJ7FBQNZkY4k7ViIIMqR7bzh9EilC+ka3YUVLFg5hnmgkBbZCqoWd7mw9jQjJ3sEdhAwFL5KYpXXOnf8iuj8cycMvPkMzoVa95HE/uvIX6i5apWF3YiXMbVxqygPTHjbeJEgJ8vCHpB4/mygPpMk99wszvlrBfDdq6A==
ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass
 smtp.mailfrom=amd.com; dmarc=pass action=none header.from=amd.com; dkim=pass
 header.d=amd.com; arc=none
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amd.com; s=selector1; 
 h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;
 bh=OooDPydq/CvfqtUdcuIwsaStBv3oLBzBDTLxy3NKlL4=;
 b=Hha+D60asrN1eSR6LqbONIUStPFbWiWh5SfOVpuhKbOE+ae+lvlk/tynfx37P2qfxEAts4JxIn6grZgFh0Kn+YQx/mimKhbNBN492ypGwLQ84wUIslpmLVQMq5OeyuGbZNpybcAgHXVAomIzaYiA4YIGMRETKM3JVPS0cSE3FE4=
Authentication-Results: hisilicon.com; dkim=none (message not signed)
 header.d=none;hisilicon.com; dmarc=none action=none header.from=amd.com;
Received: from BN9PR12MB5356.namprd12.prod.outlook.com (2603:10b6:408:105::23)
 by BN9PR12MB5290.namprd12.prod.outlook.com (2603:10b6:408:103::14)
 with Microsoft SMTP Server (version=TLS1_2,
 cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4478.22; Wed, 8 Sep
 2021 08:55:37 +0000
Received: from BN9PR12MB5356.namprd12.prod.outlook.com
 ([fe80::4804:801b:71a:a8ed]) by BN9PR12MB5356.namprd12.prod.outlook.com
 ([fe80::4804:801b:71a:a8ed%9]) with mapi id 15.20.4415.022; Wed, 8 Sep 2021
 08:55:37 +0000
Subject: Re: [PATCH] drm/amdgpu: fix sysfs_emit/sysfs_emit_at warnings
To: "Yu, Lang" <Lang.Yu@amd.com>,
 =?UTF-8?Q?Christian_K=c3=b6nig?= <ckoenig.leichtzumerken@gmail.com>,
 "amd-gfx@lists.freedesktop.org" <amd-gfx@lists.freedesktop.org>
Cc: "Deucher, Alexander" <Alexander.Deucher@amd.com>,
 "Huang, Ray" <Ray.Huang@amd.com>, Tian Tao <tiantao6@hisilicon.com>
References: <20210908055615.3781901-1-lang.yu@amd.com>
 <e8b39f62-ca0c-d4e0-92a9-52487fa0da81@gmail.com>
 <47ed143e-b9ab-a80e-dac0-cfa1ec39d033@amd.com>
 <DM6PR12MB425086A1FFE0D1609581DFBAFBD49@DM6PR12MB4250.namprd12.prod.outlook.com>
From: "Lazar, Lijo" <lijo.lazar@amd.com>
Message-ID: <39d2443b-c90e-b5c6-85ee-b44bbfd818d3@amd.com>
Date: Wed, 8 Sep 2021 14:25:21 +0530
User-Agent: Mozilla/5.0 (Windows NT 10.0; Win64; x64; rv:78.0) Gecko/20100101
 Thunderbird/78.13.0
In-Reply-To: <DM6PR12MB425086A1FFE0D1609581DFBAFBD49@DM6PR12MB4250.namprd12.prod.outlook.com>
Content-Type: text/plain; charset=utf-8; format=flowed
Content-Language: en-US
Content-Transfer-Encoding: 8bit
X-ClientProxiedBy: PN1PR0101CA0009.INDPRD01.PROD.OUTLOOK.COM
 (2603:1096:c00:e::19) To BN9PR12MB5356.namprd12.prod.outlook.com
 (2603:10b6:408:105::23)
MIME-Version: 1.0
X-MS-Exchange-MessageSentRepresentingType: 1
Received: from [172.31.157.114] (165.204.158.249) by
 PN1PR0101CA0009.INDPRD01.PROD.OUTLOOK.COM (2603:1096:c00:e::19) with
 Microsoft SMTP Server (version=TLS1_2,
 cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4500.14 via Frontend
 Transport; Wed, 8 Sep 2021 08:55:33 +0000
X-MS-PublicTrafficType: Email
X-MS-Office365-Filtering-Correlation-Id: 490db2ee-eb01-4eb6-1e07-08d972a66cdf
X-MS-TrafficTypeDiagnostic: BN9PR12MB5290:
X-MS-Exchange-Transport-Forked: True
X-Microsoft-Antispam-PRVS: <BN9PR12MB5290E29FB5F8BD915CF9A0A497D49@BN9PR12MB5290.namprd12.prod.outlook.com>
X-MS-Oob-TLC-OOBClassifiers: OLM:2887;
X-MS-Exchange-SenderADCheck: 1
X-MS-Exchange-AntiSpam-Relay: 0
X-Microsoft-Antispam: BCL:0;
X-Microsoft-Antispam-Message-Info: 2bpl6NhKGxXEq7TQKAEZNiV0dGgCucdN9OeHsmItQYlrbsdCCkFlpQAWRekcjkPmzPzB0JMk2EH5l8fgPHMbwbEkMTTy3VKjVMbKfFv+jBXnggKWMyuamLMxSCzmCd1DkTgWB6YNIsfIlhCor8AFafqawEjQAWN8d1wbHdOOx0s7LwjBL1NdhWD/Vzl1fuyzaMEXbrnMY+UC1uItmCfjG7IKyRSzismyG8IwRBrzrXGfWCfcX693fI0v30F8ftVdjzGTRbCITZhEnBZ+DcRYGk55OKSYjnDUW2Lsn0P97jZi4h6JKVP4wYsk/YlVn0KGHyrspIrfItuDLOG15Dy5M21EJzWA/SzB5tL5Iv+aMPPgeozMva9iFoDY8/3JT9plVzONke0K/zmi/U+nJzc/tnCxaZH66UBC7eJ6T+kxaQbb4RhWfGzClxX6fxr/trPUFxF6OJd3r67Msun6AafE7ceVZsZab/ZOORU0e/9W5jkCKV/CmFzmFSyPTwuXQckKgB05c0Sw0Eq+SvlDt4NSDjHpyBEoGyWcjV0YjloXjDOWDLc7yTIou6K9LBvTNW+hWavTNRgOCL5ABJRdAUyOuiHum+dkCTZHQGnagt2CfOkoiKbQu4eVvx0gG2e2HalVJ0oys+EAV9YA+8JLfMKjCPdwBazk6OniujMZRHouf/v2P586eBGtb4OdoJfKjKUHOC3hr0+vq5y9OsOvsp4bjd1Rh95Z1KDb1O4hyKMcmNA=
X-Forefront-Antispam-Report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:;
 IPV:NLI; SFV:NSPM; H:BN9PR12MB5356.namprd12.prod.outlook.com; PTR:; CAT:NONE;
 SFS:(4636009)(366004)(136003)(376002)(346002)(396003)(39860400002)(66476007)(31686004)(66574015)(36756003)(8676002)(16576012)(83380400001)(30864003)(6486002)(8936002)(6666004)(110136005)(86362001)(54906003)(5660300002)(2616005)(316002)(478600001)(956004)(4326008)(66556008)(186003)(26005)(38100700002)(2906002)(66946007)(31696002)(53546011)(43740500002)(45980500001);
 DIR:OUT; SFP:1101; 
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0: =?utf-8?B?ZVU0RHNMVG5nVkZ5a0xxWWZtZFI2akNIZWpMSEkzN04xdGltQWtYTWxkZmRQ?=
 =?utf-8?B?RlljQ2Jsd3p5Q0lWbDQ4ZHN4VWlvK3JjUmpNVjJGV1ZtWjF6OHVpSmpndDlE?=
 =?utf-8?B?a1NVMGpnY042bXdYYWtETXVQNVZmNnZTQWgyc1RXTFdhd1YyUDJzbnphbUNy?=
 =?utf-8?B?NW16OUlaOVdFZlNMZ2NoQWpBRHVhTFdFK3Y2QSt4V2pGKzVndCs4OXZ6NllS?=
 =?utf-8?B?NzJPM0xvMTlvM3dabkEvTlJVcStvSkowZVdtOXN0c254cGlBWFQrM3dCUzJH?=
 =?utf-8?B?Vks0U3R6MTlZSzQ1TVNucTNKbXRZM3dqY0ZNSmZvdkU4UXl5dFlEMmVURFNE?=
 =?utf-8?B?WXg4d2QvNzY5TXZEMUJLekNlazdLRWdTVDU3cEJKQjY1VWlpWnREbFN3NHg5?=
 =?utf-8?B?aVBrTjFpY0Z0RWI4VUlnNTlsSjdZcXVmelB4cERIVy9iRENsOWRlYW1KVkk2?=
 =?utf-8?B?SDA5ZXpLcURVRGhUdVdnRGZWQ3pEUnN1WXV2Q3grRG1OUHRWdktMb2toa1FY?=
 =?utf-8?B?RUp5Y1JPT0xzYW5ZUHM0NTBBUGFPcWtyVy9PS2tIeVJHaktPNlBXekhEcEdH?=
 =?utf-8?B?MmZKVmFEbHBNTUxKU1hJVVJ4dlR5ZUVmVW1qWTVmUGR1Uyt0ZHdPT1RKck9E?=
 =?utf-8?B?d2NZWnJweUdlSFdmZzB1VjVOMWlpaDR4VkdiaWp1WklOM3hoSVJSSnd5dXc4?=
 =?utf-8?B?NHhnS1NGYUpacU0rNzdjeGlqSFpDMFJOTjRNSit5bGVTY1dsZ0VyYUZMZkhP?=
 =?utf-8?B?QXk1eFRNeHlubW5FYVdmY3hNL3JKZGFWNTNJMU5YMHlndzFzS3QybWJUNmR5?=
 =?utf-8?B?cFdwc1ZobXYxWnFKTVRyY1BuSHdyWHM2V1I3RkRKYXd6Nkh1NG9rYjdUS3Jq?=
 =?utf-8?B?bENINVRjcVJsdks3VDlac3JHYy9JcGszOFA5TGFXeUFxOTZOY1hmM05qOW5j?=
 =?utf-8?B?RzBFTHVkRUNMUElOTzJJQ1RoT21JQllFRTBJZVdnc2hIWG12ZWZSbVovMElS?=
 =?utf-8?B?eXUzRnVqT3N6UDkwdy9GREpuZ0VIK2ZYWHFsNkNtUEZEMlZaekFqWFhUUDFE?=
 =?utf-8?B?SGhDY2NYdGkreGhlTFFCVVNXM25PRmVpVTNWbm9TUGdXbkJIYnFxQ0xSU3Z3?=
 =?utf-8?B?MnExeHhPYWVHa3ZrbU9lVDJTLytic1p3ZlZBeEIwblBRUnlsQTcyd1c1QVNW?=
 =?utf-8?B?L3BITGVOZnpmY0drR2F2SkhNMDFWaGY2OUs0NUFzTDFkYnlsM2UvTW1qYyto?=
 =?utf-8?B?aDZJNjNTT28wcGwyL0FGNVM3eHVMSWpOWVIybDdTeTc5T0ZCamxwdGlqaVhi?=
 =?utf-8?B?K1lha1M3Qk4wN3poZE9XTEV5WHhEdWthdmJLSGc1WDRDUWtKOVhaOWUzUUpU?=
 =?utf-8?B?ODNMV1hOSG1hUzdXUXFvTEt3NCs2S1dkemljTXZFS0RoMGo4aUFJcVU0YWI0?=
 =?utf-8?B?TGFwQy9vYmU2MUVRMWVWdU8zWmZJcnhwdmgwRkxJM0xLNVBGQXVQcC9GVEJL?=
 =?utf-8?B?aVNPK2czRGU2K1VVRGtZeTVnZU5DZFZZMytOdEZLYm1SOXFBcnF2T1dwRU93?=
 =?utf-8?B?eXcxc3laUWlxOTFoVVI3Y1A4NHpMNzJXdVYrK3lIWnVTWjVxOW1FRDJnSlZF?=
 =?utf-8?B?NmJzVlFGWFFtYS9kNVJYV1ROV3lKWnk4dVBiUTVYT0JWL0xXTnZUMnE4N1Vv?=
 =?utf-8?B?Tkd0U0lrS2tVWXg0OEFHcG5sQnRuaWZseS9WR0lYZFdpOCtQU1VaMEh4RU1X?=
 =?utf-8?Q?SSfCDnUtdwzVH9Yd+xhsnGq6KA7QUvrbSDJvlZQ?=
X-OriginatorOrg: amd.com
X-MS-Exchange-CrossTenant-Network-Message-Id: 490db2ee-eb01-4eb6-1e07-08d972a66cdf
X-MS-Exchange-CrossTenant-AuthSource: BN9PR12MB5356.namprd12.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 08 Sep 2021 08:55:37.1104 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 3dd8961f-e488-4e60-8e11-a82d994e183d
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: 8VaOvaKn5D+0M+08Hon8iC4EkjEMBINy38cQ3dWXfoJ4mT2cJ379RnWvvaGthtu3
X-MS-Exchange-Transport-CrossTenantHeadersStamped: BN9PR12MB5290
X-BeenThere: amd-gfx@lists.freedesktop.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: Discussion list for AMD gfx <amd-gfx.lists.freedesktop.org>
List-Unsubscribe: <https://lists.freedesktop.org/mailman/options/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=unsubscribe>
List-Archive: <https://lists.freedesktop.org/archives/amd-gfx>
List-Post: <mailto:amd-gfx@lists.freedesktop.org>
List-Help: <mailto:amd-gfx-request@lists.freedesktop.org?subject=help>
List-Subscribe: <https://lists.freedesktop.org/mailman/listinfo/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=subscribe>
Errors-To: amd-gfx-bounces@lists.freedesktop.org
Sender: "amd-gfx" <amd-gfx-bounces@lists.freedesktop.org>



On 9/8/2021 1:14 PM, Yu, Lang wrote:
> [AMD Official Use Only]
> 
> 
> 
>> -----Original Message-----
>> From: Lazar, Lijo <Lijo.Lazar@amd.com>
>> Sent: Wednesday, September 8, 2021 3:36 PM
>> To: Christian König <ckoenig.leichtzumerken@gmail.com>; Yu, Lang
>> <Lang.Yu@amd.com>; amd-gfx@lists.freedesktop.org
>> Cc: Deucher, Alexander <Alexander.Deucher@amd.com>; Huang, Ray
>> <Ray.Huang@amd.com>; Tian Tao <tiantao6@hisilicon.com>
>> Subject: Re: [PATCH] drm/amdgpu: fix sysfs_emit/sysfs_emit_at warnings
>>
>>
>>
>> On 9/8/2021 12:07 PM, Christian König wrote:
>>> Am 08.09.21 um 07:56 schrieb Lang Yu:
>>>> sysfs_emit and sysfs_emit_at requrie a page boundary aligned buf
>>>> address. Make them happy!
>>>>
>>>> Warning Log:
>>>> [  492.545174] invalid sysfs_emit_at: buf:00000000f19bdfde at:0 [
>>>> 492.546416] WARNING: CPU: 7 PID: 1304 at fs/sysfs/file.c:765
>>>> sysfs_emit_at+0x4a/0xa0
>>>> [  492.654805] Call Trace:
>>>> [  492.655353]  ? smu_cmn_get_metrics_table+0x40/0x50 [amdgpu] [
>>>> 492.656780]  vangogh_print_clk_levels+0x369/0x410 [amdgpu] [
>>>> 492.658245]  vangogh_common_print_clk_levels+0x77/0x80 [amdgpu] [
>>>> 492.659733]  ? preempt_schedule_common+0x18/0x30 [  492.660713]
>>>> smu_print_ppclk_levels+0x65/0x90 [amdgpu] [  492.662107]
>>>> amdgpu_get_pp_od_clk_voltage+0x13d/0x190 [amdgpu] [  492.663620]
>>>> dev_attr_show+0x1d/0x40
>>>
>>> Mhm, that at least partially doesn't looks like the right approach to me.
>>>
>>> Why do we have string printing and sysfs code in the hardware version
>>> specific backend in the first place?
>>>
>>
>> This is a callback meant for printing ASIC specific information to sysfs node. The
>> buffer passed in sysfs read is passed as it is to the callback API.
>>
>>> That stuff needs to be implemented for each hardware generation and is
>>> now cluttered with sysfs buffer offset calculations.
>>>
>>
>> Looks like the warning happened because of this usage.
>>
>>                  size = amdgpu_dpm_print_clock_levels(adev, OD_SCLK, buf);
>>                  size += amdgpu_dpm_print_clock_levels(adev, OD_MCLK,
>> buf+size);
>>                  size += amdgpu_dpm_print_clock_levels(adev,
>> OD_VDDC_CURVE, buf+size);
>>                  size += amdgpu_dpm_print_clock_levels(adev,
>> OD_VDDGFX_OFFSET, buf+size);
>>                  size += amdgpu_dpm_print_clock_levels(adev, OD_RANGE,
>> buf+size);
>>                  size += amdgpu_dpm_print_clock_levels(adev, OD_CCLK,
>> buf+size);
>>
>>
> [Yu, Lang]
> Yes. So it is fine we just fix the caller amdgpu_get_pp_od_clk_voltage like following:
> 
> static ssize_t amdgpu_get_pp_od_clk_voltage(struct device *dev,
> 		struct device_attribute *attr,
> 		char *buf)
> {
> 	struct drm_device *ddev = dev_get_drvdata(dev);
> 	struct amdgpu_device *adev = drm_to_adev(ddev);
> 	ssize_t size, offset;
> 	int ret, i;
> 	char temp_buf[512];
> 	char clock_type[] = {OD_SCLK, OD_MCLK, OD_VDDC_CURVE,
> 	                     OD_VDDGFX_OFFSET, OD_RANGE, OD_CCLK};
> 
> 	if (amdgpu_in_reset(adev))
> 		return -EPERM;
> 	if (adev->in_suspend && !adev->in_runpm)
> 		return -EPERM;
> 
> 	ret = pm_runtime_get_sync(ddev->dev);
> 	if (ret < 0) {
> 		pm_runtime_put_autosuspend(ddev->dev);
> 		return ret;
> 	}
> 
> 	offset = 0;
> 
> 	if (adev->powerplay.pp_funcs->print_clock_levels) {	
> 		for (i = 0; i < ARRAY_SIZE(clock_type); i++) {
> 			size = amdgpu_dpm_print_clock_levels(adev, clock_type[i], buf);
> 			if (offset + size > PAGE_SIZE)
> 				break;
> 			memcpy(temp_buf + offset, buf, size);
> 			offset += size;
> 		}
> 		memcpy(buf, temp_buf, offset);
> 		size = offset;
> 	} else {
> 		size = sysfs_emit(buf, "\n");
> 	}
> 	pm_runtime_mark_last_busy(ddev->dev);
> 	pm_runtime_put_autosuspend(ddev->dev);
> 
> 	return size;
> }
> 
Prefer to avoid any extra stack or heap usage for buffer. Maybe another 
arg to pass offset along with buf?

Thanks,
Lijo

> Regards,
> Lang
> 
>>
>>> Regards,
>>> Christian.
>>>
>>>>
>>>> Signed-off-by: Lang Yu <lang.yu@amd.com>
>>>> ---
>>>>    drivers/gpu/drm/amd/pm/swsmu/smu11/arcturus_ppt.c |  9 +++++++--
>>>>    drivers/gpu/drm/amd/pm/swsmu/smu11/navi10_ppt.c   |  5 ++++-
>>>>    .../drm/amd/pm/swsmu/smu11/sienna_cichlid_ppt.c   |  5 ++++-
>>>>    drivers/gpu/drm/amd/pm/swsmu/smu11/vangogh_ppt.c  | 15
>>>> +++++++++------
>>>>    drivers/gpu/drm/amd/pm/swsmu/smu12/renoir_ppt.c   |  3 +++
>>>>    .../gpu/drm/amd/pm/swsmu/smu13/aldebaran_ppt.c    | 13
>>>> +++++++++----
>>>>    .../gpu/drm/amd/pm/swsmu/smu13/yellow_carp_ppt.c  |  7 +++++--
>>>>    7 files changed, 41 insertions(+), 16 deletions(-)
>>>>
>>>> diff --git a/drivers/gpu/drm/amd/pm/swsmu/smu11/arcturus_ppt.c
>>>> b/drivers/gpu/drm/amd/pm/swsmu/smu11/arcturus_ppt.c
>>>> index e343cc218990..53185fe96d83 100644
>>>> --- a/drivers/gpu/drm/amd/pm/swsmu/smu11/arcturus_ppt.c
>>>> +++ b/drivers/gpu/drm/amd/pm/swsmu/smu11/arcturus_ppt.c
>>>> @@ -771,8 +771,13 @@ static int arcturus_print_clk_levels(struct
>>>> smu_context *smu,
>>>>        struct smu_11_0_dpm_context *dpm_context = NULL;
>>>>        uint32_t gen_speed, lane_width;
>>>> -    if (amdgpu_ras_intr_triggered())
>>>> -        return sysfs_emit(buf, "unavailable\n");
>>>> +    size = offset_in_page(buf);
>>>> +    buf = buf - size;
>>>> +
>>>> +    if (amdgpu_ras_intr_triggered()) {
>>>> +        size += sysfs_emit_at(buf, size, "unavailable\n");
>>>> +        return size;
>>>> +    }
>>>>        dpm_context = smu_dpm->dpm_context; diff --git
>>>> a/drivers/gpu/drm/amd/pm/swsmu/smu11/navi10_ppt.c
>>>> b/drivers/gpu/drm/amd/pm/swsmu/smu11/navi10_ppt.c
>>>> index 4c81989b8162..5490e8e66e14 100644
>>>> --- a/drivers/gpu/drm/amd/pm/swsmu/smu11/navi10_ppt.c
>>>> +++ b/drivers/gpu/drm/amd/pm/swsmu/smu11/navi10_ppt.c
>>>> @@ -1279,6 +1279,9 @@ static int navi10_print_clk_levels(struct
>>>> smu_context *smu,
>>>>        struct smu_11_0_overdrive_table *od_settings =
>>>> smu->od_settings;
>>>>        uint32_t min_value, max_value;
>>>> +    size = offset_in_page(buf);
>>>> +    buf = buf - size;
>>>> +
>>>>        switch (clk_type) {
>>>>        case SMU_GFXCLK:
>>>>        case SMU_SCLK:
>>>> @@ -1392,7 +1395,7 @@ static int navi10_print_clk_levels(struct
>>>> smu_context *smu,
>>>>        case SMU_OD_RANGE:
>>>>            if (!smu->od_enabled || !od_table || !od_settings)
>>>>                break;
>>>> -        size = sysfs_emit(buf, "%s:\n", "OD_RANGE");
>>>> +        size += sysfs_emit_at(buf, size, "%s:\n", "OD_RANGE");
>>>>            if (navi10_od_feature_is_supported(od_settings,
>>>> SMU_11_0_ODCAP_GFXCLK_LIMITS)) {
>>>>                navi10_od_setting_get_range(od_settings,
>>>> SMU_11_0_ODSETTING_GFXCLKFMIN,
>>>> diff --git a/drivers/gpu/drm/amd/pm/swsmu/smu11/sienna_cichlid_ppt.c
>>>> b/drivers/gpu/drm/amd/pm/swsmu/smu11/sienna_cichlid_ppt.c
>>>> index 5e292c3f5050..817ad6de3854 100644
>>>> --- a/drivers/gpu/drm/amd/pm/swsmu/smu11/sienna_cichlid_ppt.c
>>>> +++ b/drivers/gpu/drm/amd/pm/swsmu/smu11/sienna_cichlid_ppt.c
>>>> @@ -1058,6 +1058,9 @@ static int
>>>> sienna_cichlid_print_clk_levels(struct smu_context *smu,
>>>>        uint32_t min_value, max_value;
>>>>        uint32_t smu_version;
>>>> +    size = offset_in_page(buf);
>>>> +    buf = buf - size;
>>>> +
>>>>        switch (clk_type) {
>>>>        case SMU_GFXCLK:
>>>>        case SMU_SCLK:
>>>> @@ -1180,7 +1183,7 @@ static int
>>>> sienna_cichlid_print_clk_levels(struct smu_context *smu,
>>>>            if (!smu->od_enabled || !od_table || !od_settings)
>>>>                break;
>>>> -        size = sysfs_emit(buf, "%s:\n", "OD_RANGE");
>>>> +        size += sysfs_emit_at(buf, size, "%s:\n", "OD_RANGE");
>>>>            if (sienna_cichlid_is_od_feature_supported(od_settings,
>>>> SMU_11_0_7_ODCAP_GFXCLK_LIMITS)) {
>>>>                sienna_cichlid_get_od_setting_range(od_settings,
>>>> SMU_11_0_7_ODSETTING_GFXCLKFMIN,
>>>> diff --git a/drivers/gpu/drm/amd/pm/swsmu/smu11/vangogh_ppt.c
>>>> b/drivers/gpu/drm/amd/pm/swsmu/smu11/vangogh_ppt.c
>>>> index 3a3421452e57..c7842c69b570 100644
>>>> --- a/drivers/gpu/drm/amd/pm/swsmu/smu11/vangogh_ppt.c
>>>> +++ b/drivers/gpu/drm/amd/pm/swsmu/smu11/vangogh_ppt.c
>>>> @@ -592,7 +592,7 @@ static int vangogh_print_legacy_clk_levels(struct
>>>> smu_context *smu,
>>>>        switch (clk_type) {
>>>>        case SMU_OD_SCLK:
>>>>            if (smu_dpm_ctx->dpm_level == AMD_DPM_FORCED_LEVEL_MANUAL)
>>>> {
>>>> -            size = sysfs_emit(buf, "%s:\n", "OD_SCLK");
>>>> +            size += sysfs_emit_at(buf, size, "%s:\n", "OD_SCLK");
>>>>                size += sysfs_emit_at(buf, size, "0: %10uMhz\n",
>>>>                (smu->gfx_actual_hard_min_freq > 0) ?
>>>> smu->gfx_actual_hard_min_freq : smu->gfx_default_hard_min_freq);
>>>>                size += sysfs_emit_at(buf, size, "1: %10uMhz\n", @@
>>>> -601,7 +601,7 @@ static int vangogh_print_legacy_clk_levels(struct
>>>> smu_context *smu,
>>>>            break;
>>>>        case SMU_OD_CCLK:
>>>>            if (smu_dpm_ctx->dpm_level == AMD_DPM_FORCED_LEVEL_MANUAL)
>>>> {
>>>> -            size = sysfs_emit(buf, "CCLK_RANGE in Core%d:\n",
>>>> smu->cpu_core_id_select);
>>>> +            size += sysfs_emit_at(buf, size, "CCLK_RANGE in
>>>> Core%d:\n",  smu->cpu_core_id_select);
>>>>                size += sysfs_emit_at(buf, size, "0: %10uMhz\n",
>>>>                (smu->cpu_actual_soft_min_freq > 0) ?
>>>> smu->cpu_actual_soft_min_freq : smu->cpu_default_soft_min_freq);
>>>>                size += sysfs_emit_at(buf, size, "1: %10uMhz\n", @@
>>>> -610,7 +610,7 @@ static int vangogh_print_legacy_clk_levels(struct
>>>> smu_context *smu,
>>>>            break;
>>>>        case SMU_OD_RANGE:
>>>>            if (smu_dpm_ctx->dpm_level == AMD_DPM_FORCED_LEVEL_MANUAL)
>>>> {
>>>> -            size = sysfs_emit(buf, "%s:\n", "OD_RANGE");
>>>> +            size += sysfs_emit_at(buf, size, "%s:\n", "OD_RANGE");
>>>>                size += sysfs_emit_at(buf, size, "SCLK: %7uMhz
>>>> %10uMhz\n",
>>>>                    smu->gfx_default_hard_min_freq,
>>>> smu->gfx_default_soft_max_freq);
>>>>                size += sysfs_emit_at(buf, size, "CCLK: %7uMhz
>>>> %10uMhz\n", @@ -682,6 +682,9 @@ static int
>>>> vangogh_print_clk_levels(struct smu_context *smu,
>>>>        uint32_t cur_value = 0, value = 0, count = 0;
>>>>        bool cur_value_match_level = false;
>>>> +    size = offset_in_page(buf);
>>>> +    buf = buf - size;
>>>> +
>>>>        memset(&metrics, 0, sizeof(metrics));
>>>>        ret = smu_cmn_get_metrics_table(smu, &metrics, false); @@
>>>> -691,7 +694,7 @@ static int vangogh_print_clk_levels(struct
>>>> smu_context *smu,
>>>>        switch (clk_type) {
>>>>        case SMU_OD_SCLK:
>>>>            if (smu_dpm_ctx->dpm_level == AMD_DPM_FORCED_LEVEL_MANUAL)
>>>> {
>>>> -            size = sysfs_emit(buf, "%s:\n", "OD_SCLK");
>>>> +            size += sysfs_emit_at(buf, size, "%s:\n", "OD_SCLK");
>>>>                size += sysfs_emit_at(buf, size, "0: %10uMhz\n",
>>>>                (smu->gfx_actual_hard_min_freq > 0) ?
>>>> smu->gfx_actual_hard_min_freq : smu->gfx_default_hard_min_freq);
>>>>                size += sysfs_emit_at(buf, size, "1: %10uMhz\n", @@
>>>> -700,7 +703,7 @@ static int vangogh_print_clk_levels(struct
>>>> smu_context *smu,
>>>>            break;
>>>>        case SMU_OD_CCLK:
>>>>            if (smu_dpm_ctx->dpm_level == AMD_DPM_FORCED_LEVEL_MANUAL)
>>>> {
>>>> -            size = sysfs_emit(buf, "CCLK_RANGE in Core%d:\n",
>>>> smu->cpu_core_id_select);
>>>> +            size += sysfs_emit_at(buf, size, "CCLK_RANGE in
>>>> Core%d:\n",  smu->cpu_core_id_select);
>>>>                size += sysfs_emit_at(buf, size, "0: %10uMhz\n",
>>>>                (smu->cpu_actual_soft_min_freq > 0) ?
>>>> smu->cpu_actual_soft_min_freq : smu->cpu_default_soft_min_freq);
>>>>                size += sysfs_emit_at(buf, size, "1: %10uMhz\n", @@
>>>> -709,7 +712,7 @@ static int vangogh_print_clk_levels(struct
>>>> smu_context *smu,
>>>>            break;
>>>>        case SMU_OD_RANGE:
>>>>            if (smu_dpm_ctx->dpm_level == AMD_DPM_FORCED_LEVEL_MANUAL)
>>>> {
>>>> -            size = sysfs_emit(buf, "%s:\n", "OD_RANGE");
>>>> +            size += sysfs_emit_at(buf, size, "%s:\n", "OD_RANGE");
>>>>                size += sysfs_emit_at(buf, size, "SCLK: %7uMhz
>>>> %10uMhz\n",
>>>>                    smu->gfx_default_hard_min_freq,
>>>> smu->gfx_default_soft_max_freq);
>>>>                size += sysfs_emit_at(buf, size, "CCLK: %7uMhz
>>>> %10uMhz\n", diff --git
>>>> a/drivers/gpu/drm/amd/pm/swsmu/smu12/renoir_ppt.c
>>>> b/drivers/gpu/drm/amd/pm/swsmu/smu12/renoir_ppt.c
>>>> index 5aa175e12a78..86e7978b6d63 100644
>>>> --- a/drivers/gpu/drm/amd/pm/swsmu/smu12/renoir_ppt.c
>>>> +++ b/drivers/gpu/drm/amd/pm/swsmu/smu12/renoir_ppt.c
>>>> @@ -491,6 +491,9 @@ static int renoir_print_clk_levels(struct
>>>> smu_context *smu,
>>>>        struct smu_dpm_context *smu_dpm_ctx = &(smu->smu_dpm);
>>>>        bool cur_value_match_level = false;
>>>> +    size = offset_in_page(buf);
>>>> +    buf = buf - size;
>>>> +
>>>>        memset(&metrics, 0, sizeof(metrics));
>>>>        ret = smu_cmn_get_metrics_table(smu, &metrics, false); diff
>>>> --git a/drivers/gpu/drm/amd/pm/swsmu/smu13/aldebaran_ppt.c
>>>> b/drivers/gpu/drm/amd/pm/swsmu/smu13/aldebaran_ppt.c
>>>> index ab652028e003..6349f27e9efc 100644
>>>> --- a/drivers/gpu/drm/amd/pm/swsmu/smu13/aldebaran_ppt.c
>>>> +++ b/drivers/gpu/drm/amd/pm/swsmu/smu13/aldebaran_ppt.c
>>>> @@ -733,15 +733,20 @@ static int aldebaran_print_clk_levels(struct
>>>> smu_context *smu,
>>>>        uint32_t freq_values[3] = {0};
>>>>        uint32_t min_clk, max_clk;
>>>> -    if (amdgpu_ras_intr_triggered())
>>>> -        return sysfs_emit(buf, "unavailable\n");
>>>> +    size = offset_in_page(buf);
>>>> +    buf = buf - size;
>>>> +
>>>> +    if (amdgpu_ras_intr_triggered()) {
>>>> +        size += sysfs_emit_at(buf, size, "unavailable\n");
>>>> +        return size;
>>>> +    }
>>>>        dpm_context = smu_dpm->dpm_context;
>>>>        switch (type) {
>>>>        case SMU_OD_SCLK:
>>>> -        size = sysfs_emit(buf, "%s:\n", "GFXCLK");
>>>> +        size += sysfs_emit_at(buf, size, "%s:\n", "GFXCLK");
>>>>            fallthrough;
>>>>        case SMU_SCLK:
>>>>            ret = aldebaran_get_current_clk_freq_by_table(smu,
>>>> SMU_GFXCLK, &now);
>>>> @@ -795,7 +800,7 @@ static int aldebaran_print_clk_levels(struct
>>>> smu_context *smu,
>>>>            break;
>>>>        case SMU_OD_MCLK:
>>>> -        size = sysfs_emit(buf, "%s:\n", "MCLK");
>>>> +        size += sysfs_emit_at(buf, size, "%s:\n", "MCLK");
>>>>            fallthrough;
>>>>        case SMU_MCLK:
>>>>            ret = aldebaran_get_current_clk_freq_by_table(smu,
>>>> SMU_UCLK, &now); diff --git
>>>> a/drivers/gpu/drm/amd/pm/swsmu/smu13/yellow_carp_ppt.c
>>>> b/drivers/gpu/drm/amd/pm/swsmu/smu13/yellow_carp_ppt.c
>>>> index 627ba2eec7fd..3b21d9143b96 100644
>>>> --- a/drivers/gpu/drm/amd/pm/swsmu/smu13/yellow_carp_ppt.c
>>>> +++ b/drivers/gpu/drm/amd/pm/swsmu/smu13/yellow_carp_ppt.c
>>>> @@ -1052,16 +1052,19 @@ static int
>>>> yellow_carp_print_clk_levels(struct
>>>> smu_context *smu,
>>>>        int i, size = 0, ret = 0;
>>>>        uint32_t cur_value = 0, value = 0, count = 0;
>>>> +    size = offset_in_page(buf);
>>>> +    buf = buf - size;
>>>> +
>>>>        switch (clk_type) {
>>>>        case SMU_OD_SCLK:
>>>> -        size = sysfs_emit(buf, "%s:\n", "OD_SCLK");
>>>> +        size += sysfs_emit_at(buf, size, "%s:\n", "OD_SCLK");
>>>>            size += sysfs_emit_at(buf, size, "0: %10uMhz\n",
>>>>            (smu->gfx_actual_hard_min_freq > 0) ?
>>>> smu->gfx_actual_hard_min_freq : smu->gfx_default_hard_min_freq);
>>>>            size += sysfs_emit_at(buf, size, "1: %10uMhz\n",
>>>>            (smu->gfx_actual_soft_max_freq > 0) ?
>>>> smu->gfx_actual_soft_max_freq : smu->gfx_default_soft_max_freq);
>>>>            break;
>>>>        case SMU_OD_RANGE:
>>>> -        size = sysfs_emit(buf, "%s:\n", "OD_RANGE");
>>>> +        size += sysfs_emit_at(buf, size, "%s:\n", "OD_RANGE");
>>>>            size += sysfs_emit_at(buf, size, "SCLK: %7uMhz %10uMhz\n",
>>>>                            smu->gfx_default_hard_min_freq,
>>>> smu->gfx_default_soft_max_freq);
>>>>            break;
>>>
