$comment
	File created using the following command:
		vcd file TEI_GRUPO17.msim.vcd -direction
$end
$date
	Fri Jul 25 03:33:04 2025
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module UC_detector_fin_vlg_vec_tst $end
$var reg 1 ! Cout $end
$var reg 1 " UP_DOWN $end
$var reg 12 # VC [11:0] $end
$var reg 12 $ VF [11:0] $end
$var wire 1 % FIN $end
$var wire 1 & sampler $end
$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var tri1 1 * devclrn $end
$var tri1 1 + devpor $end
$var tri1 1 , devoe $end
$var wire 1 - FIN~output_o $end
$var wire 1 . Cout~input_o $end
$var wire 1 / VF[8]~input_o $end
$var wire 1 0 VC[8]~input_o $end
$var wire 1 1 inst|inst11|inst5~2_combout $end
$var wire 1 2 VF[9]~input_o $end
$var wire 1 3 VC[10]~input_o $end
$var wire 1 4 VF[11]~input_o $end
$var wire 1 5 VF[10]~input_o $end
$var wire 1 6 VC[11]~input_o $end
$var wire 1 7 inst|inst11|inst5~0_combout $end
$var wire 1 8 VC[9]~input_o $end
$var wire 1 9 inst11~3_combout $end
$var wire 1 : inst11~4_combout $end
$var wire 1 ; VC[5]~input_o $end
$var wire 1 < VF[7]~input_o $end
$var wire 1 = VF[6]~input_o $end
$var wire 1 > VC[7]~input_o $end
$var wire 1 ? VC[6]~input_o $end
$var wire 1 @ inst|inst7|inst5~0_combout $end
$var wire 1 A VF[5]~input_o $end
$var wire 1 B VC[4]~input_o $end
$var wire 1 C VF[4]~input_o $end
$var wire 1 D inst|inst4|inst2~combout $end
$var wire 1 E inst|inst7|inst4~0_combout $end
$var wire 1 F VF[0]~input_o $end
$var wire 1 G VC[1]~input_o $end
$var wire 1 H VF[1]~input_o $end
$var wire 1 I VC[0]~input_o $end
$var wire 1 J inst|inst7|inst4~3_combout $end
$var wire 1 K VF[2]~input_o $end
$var wire 1 L VF[3]~input_o $end
$var wire 1 M VC[2]~input_o $end
$var wire 1 N VC[3]~input_o $end
$var wire 1 O inst|inst7|inst4~2_combout $end
$var wire 1 P inst|inst7|inst4~1_combout $end
$var wire 1 Q inst|inst7|inst4~4_combout $end
$var wire 1 R inst|inst8|inst2~combout $end
$var wire 1 S inst|inst11|inst5~1_combout $end
$var wire 1 T inst|inst7|inst4~5_combout $end
$var wire 1 U inst|inst7|inst5~1_combout $end
$var wire 1 V inst|inst7|inst4~6_combout $end
$var wire 1 W inst|inst11|inst5~3_combout $end
$var wire 1 X inst11~5_combout $end
$var wire 1 Y inst11~1_combout $end
$var wire 1 Z inst|inst11|inst9~0_combout $end
$var wire 1 [ inst11~0_combout $end
$var wire 1 \ inst|inst7|inst10~1_combout $end
$var wire 1 ] inst|inst7|inst10~0_combout $end
$var wire 1 ^ inst|inst7|inst10~2_combout $end
$var wire 1 _ inst|inst7|inst10~3_combout $end
$var wire 1 ` inst|inst7|inst9~0_combout $end
$var wire 1 a inst|inst7|inst10~4_combout $end
$var wire 1 b inst|inst11|inst9~1_combout $end
$var wire 1 c inst11~2_combout $end
$var wire 1 d UP_DOWN~input_o $end
$var wire 1 e inst11~6_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
1"
b100000011 #
b1100100 $
0%
x&
0'
1(
x)
1*
1+
1,
0-
1.
0/
10
01
02
03
04
05
06
17
08
19
1:
0;
0<
1=
0>
0?
0@
1A
0B
0C
0D
0E
0F
1G
0H
1I
0J
1K
0L
0M
0N
1O
0P
0Q
1R
0S
1T
0U
0V
0W
0X
1Y
1Z
0[
1\
0]
0^
0_
0`
0a
0b
0c
1d
0e
$end
#1000000
