
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 7.45

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
No launch/capture paths found.


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: gray_in[3] (input port clocked by core_clock)
Endpoint: binary_out[3] (output port clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ gray_in[3] (in)
                                         gray_in[3] (net)
                  0.00    0.00    0.20 ^ input4/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     2    0.02    0.15    0.60    0.80 ^ input4/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net4 (net)
                  0.15    0.00    0.80 ^ _5_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
     1    0.01    0.06    0.15    0.95 ^ _5_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
                                         net8 (net)
                  0.06    0.00    0.95 ^ output8/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.08    0.55    1.50 ^ output8/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         binary_out[3] (net)
                  0.08    0.00    1.50 ^ binary_out[3] (out)
                                  1.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                         -0.20   -0.20   output external delay
                                 -0.20   data required time
-----------------------------------------------------------------------------
                                 -0.20   data required time
                                 -1.50   data arrival time
-----------------------------------------------------------------------------
                                  1.70   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: gray_in[3] (input port clocked by core_clock)
Endpoint: binary_out[0] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    0.01    0.00    0.00    0.20 v gray_in[3] (in)
                                         gray_in[3] (net)
                  0.00    0.00    0.20 v input4/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     2    0.02    0.22    0.74    0.94 v input4/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net4 (net)
                  0.22    0.00    0.94 v _1_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     3    0.04    0.16    0.41    1.35 ^ _1_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _0_ (net)
                  0.16    0.00    1.35 ^ _3_/A3 (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
     1    0.01    0.09    0.31    1.66 v _3_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
                                         net5 (net)
                  0.09    0.00    1.66 v output5/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.14    0.69    2.35 v output5/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         binary_out[0] (net)
                  0.14    0.00    2.35 v binary_out[0] (out)
                                  2.35   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -2.35   data arrival time
-----------------------------------------------------------------------------
                                  7.45   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: gray_in[3] (input port clocked by core_clock)
Endpoint: binary_out[0] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    0.01    0.00    0.00    0.20 v gray_in[3] (in)
                                         gray_in[3] (net)
                  0.00    0.00    0.20 v input4/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     2    0.02    0.22    0.74    0.94 v input4/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net4 (net)
                  0.22    0.00    0.94 v _1_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     3    0.04    0.16    0.41    1.35 ^ _1_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _0_ (net)
                  0.16    0.00    1.35 ^ _3_/A3 (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
     1    0.01    0.09    0.31    1.66 v _3_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
                                         net5 (net)
                  0.09    0.00    1.66 v output5/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.14    0.69    2.35 v output5/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         binary_out[0] (net)
                  0.14    0.00    2.35 v binary_out[0] (out)
                                  2.35   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -2.35   data arrival time
-----------------------------------------------------------------------------
                                  7.45   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
2.5719401836395264

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.9186

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.712907612323761

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.7236999869346619

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9851

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
2.3500

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
7.4500

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
317.021277

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          2.47e-04   4.10e-05   2.95e-09   2.88e-04 100.0%
Clock                  0.00e+00   0.00e+00   4.42e-09   4.42e-09   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.47e-04   4.10e-05   7.37e-09   2.88e-04 100.0%
                          85.8%      14.2%       0.0%
