{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1654941344655 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654941344655 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 11 11:55:44 2022 " "Processing started: Sat Jun 11 11:55:44 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654941344655 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654941344655 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off memory -c memory " "Command: quartus_map --read_settings_files=on --write_settings_files=off memory -c memory" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654941344655 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1654941344889 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1654941344889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-compo " "Found design unit 1: memory-compo" {  } { { "memory.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB3/memory.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654941351225 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB3/memory.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654941351225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654941351225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex-test " "Found design unit 1: hex-test" {  } { { "hex.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB3/hex.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654941351226 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex " "Found entity 1: hex" {  } { { "hex.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB3/hex.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654941351226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654941351226 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "memory " "Elaborating entity \"memory\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1654941351249 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ram_block memory.vhd(38) " "VHDL Process Statement warning at memory.vhd(38): signal \"ram_block\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memory.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB3/memory.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1654941351267 "|memory"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MAR memory.vhd(27) " "VHDL Process Statement warning at memory.vhd(27): inferring latch(es) for signal or variable \"MAR\", which holds its previous value in one or more paths through the process" {  } { { "memory.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB3/memory.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1654941351267 "|memory"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MBR memory.vhd(27) " "VHDL Process Statement warning at memory.vhd(27): inferring latch(es) for signal or variable \"MBR\", which holds its previous value in one or more paths through the process" {  } { { "memory.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB3/memory.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1654941351267 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MBR\[0\] memory.vhd(37) " "Inferred latch for \"MBR\[0\]\" at memory.vhd(37)" {  } { { "memory.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB3/memory.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654941351267 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MBR\[1\] memory.vhd(37) " "Inferred latch for \"MBR\[1\]\" at memory.vhd(37)" {  } { { "memory.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB3/memory.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654941351267 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MBR\[2\] memory.vhd(37) " "Inferred latch for \"MBR\[2\]\" at memory.vhd(37)" {  } { { "memory.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB3/memory.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654941351267 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MBR\[3\] memory.vhd(37) " "Inferred latch for \"MBR\[3\]\" at memory.vhd(37)" {  } { { "memory.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB3/memory.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654941351267 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MBR\[4\] memory.vhd(37) " "Inferred latch for \"MBR\[4\]\" at memory.vhd(37)" {  } { { "memory.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB3/memory.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654941351267 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MBR\[5\] memory.vhd(37) " "Inferred latch for \"MBR\[5\]\" at memory.vhd(37)" {  } { { "memory.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB3/memory.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654941351267 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MBR\[6\] memory.vhd(37) " "Inferred latch for \"MBR\[6\]\" at memory.vhd(37)" {  } { { "memory.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB3/memory.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654941351267 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MBR\[7\] memory.vhd(37) " "Inferred latch for \"MBR\[7\]\" at memory.vhd(37)" {  } { { "memory.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB3/memory.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654941351267 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MBR\[8\] memory.vhd(37) " "Inferred latch for \"MBR\[8\]\" at memory.vhd(37)" {  } { { "memory.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB3/memory.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654941351267 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MBR\[9\] memory.vhd(37) " "Inferred latch for \"MBR\[9\]\" at memory.vhd(37)" {  } { { "memory.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB3/memory.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654941351267 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MBR\[10\] memory.vhd(37) " "Inferred latch for \"MBR\[10\]\" at memory.vhd(37)" {  } { { "memory.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB3/memory.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654941351267 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MBR\[11\] memory.vhd(37) " "Inferred latch for \"MBR\[11\]\" at memory.vhd(37)" {  } { { "memory.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB3/memory.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654941351267 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MBR\[12\] memory.vhd(37) " "Inferred latch for \"MBR\[12\]\" at memory.vhd(37)" {  } { { "memory.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB3/memory.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654941351267 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MBR\[13\] memory.vhd(37) " "Inferred latch for \"MBR\[13\]\" at memory.vhd(37)" {  } { { "memory.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB3/memory.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654941351267 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MBR\[14\] memory.vhd(37) " "Inferred latch for \"MBR\[14\]\" at memory.vhd(37)" {  } { { "memory.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB3/memory.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654941351267 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MBR\[15\] memory.vhd(37) " "Inferred latch for \"MBR\[15\]\" at memory.vhd(37)" {  } { { "memory.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB3/memory.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654941351267 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR\[0\] memory.vhd(31) " "Inferred latch for \"MAR\[0\]\" at memory.vhd(31)" {  } { { "memory.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB3/memory.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654941351267 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR\[1\] memory.vhd(31) " "Inferred latch for \"MAR\[1\]\" at memory.vhd(31)" {  } { { "memory.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB3/memory.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654941351267 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR\[2\] memory.vhd(31) " "Inferred latch for \"MAR\[2\]\" at memory.vhd(31)" {  } { { "memory.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB3/memory.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654941351268 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR\[3\] memory.vhd(31) " "Inferred latch for \"MAR\[3\]\" at memory.vhd(31)" {  } { { "memory.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB3/memory.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654941351268 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR\[4\] memory.vhd(31) " "Inferred latch for \"MAR\[4\]\" at memory.vhd(31)" {  } { { "memory.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB3/memory.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654941351268 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR\[5\] memory.vhd(31) " "Inferred latch for \"MAR\[5\]\" at memory.vhd(31)" {  } { { "memory.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB3/memory.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654941351268 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR\[6\] memory.vhd(31) " "Inferred latch for \"MAR\[6\]\" at memory.vhd(31)" {  } { { "memory.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB3/memory.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654941351268 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR\[7\] memory.vhd(31) " "Inferred latch for \"MAR\[7\]\" at memory.vhd(31)" {  } { { "memory.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB3/memory.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654941351268 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR\[8\] memory.vhd(31) " "Inferred latch for \"MAR\[8\]\" at memory.vhd(31)" {  } { { "memory.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB3/memory.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654941351268 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR\[9\] memory.vhd(31) " "Inferred latch for \"MAR\[9\]\" at memory.vhd(31)" {  } { { "memory.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB3/memory.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654941351268 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR\[10\] memory.vhd(31) " "Inferred latch for \"MAR\[10\]\" at memory.vhd(31)" {  } { { "memory.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB3/memory.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654941351268 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR\[11\] memory.vhd(31) " "Inferred latch for \"MAR\[11\]\" at memory.vhd(31)" {  } { { "memory.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB3/memory.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654941351268 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR\[12\] memory.vhd(31) " "Inferred latch for \"MAR\[12\]\" at memory.vhd(31)" {  } { { "memory.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB3/memory.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654941351268 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR\[13\] memory.vhd(31) " "Inferred latch for \"MAR\[13\]\" at memory.vhd(31)" {  } { { "memory.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB3/memory.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654941351268 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR\[14\] memory.vhd(31) " "Inferred latch for \"MAR\[14\]\" at memory.vhd(31)" {  } { { "memory.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB3/memory.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654941351268 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR\[15\] memory.vhd(31) " "Inferred latch for \"MAR\[15\]\" at memory.vhd(31)" {  } { { "memory.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB3/memory.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654941351268 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR\[16\] memory.vhd(31) " "Inferred latch for \"MAR\[16\]\" at memory.vhd(31)" {  } { { "memory.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB3/memory.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654941351268 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR\[17\] memory.vhd(31) " "Inferred latch for \"MAR\[17\]\" at memory.vhd(31)" {  } { { "memory.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB3/memory.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654941351268 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR\[18\] memory.vhd(31) " "Inferred latch for \"MAR\[18\]\" at memory.vhd(31)" {  } { { "memory.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB3/memory.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654941351268 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR\[19\] memory.vhd(31) " "Inferred latch for \"MAR\[19\]\" at memory.vhd(31)" {  } { { "memory.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB3/memory.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654941351268 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR\[20\] memory.vhd(31) " "Inferred latch for \"MAR\[20\]\" at memory.vhd(31)" {  } { { "memory.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB3/memory.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654941351268 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR\[21\] memory.vhd(31) " "Inferred latch for \"MAR\[21\]\" at memory.vhd(31)" {  } { { "memory.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB3/memory.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654941351268 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR\[22\] memory.vhd(31) " "Inferred latch for \"MAR\[22\]\" at memory.vhd(31)" {  } { { "memory.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB3/memory.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654941351268 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR\[23\] memory.vhd(31) " "Inferred latch for \"MAR\[23\]\" at memory.vhd(31)" {  } { { "memory.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB3/memory.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654941351268 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR\[24\] memory.vhd(31) " "Inferred latch for \"MAR\[24\]\" at memory.vhd(31)" {  } { { "memory.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB3/memory.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654941351268 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR\[25\] memory.vhd(31) " "Inferred latch for \"MAR\[25\]\" at memory.vhd(31)" {  } { { "memory.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB3/memory.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654941351268 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR\[26\] memory.vhd(31) " "Inferred latch for \"MAR\[26\]\" at memory.vhd(31)" {  } { { "memory.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB3/memory.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654941351268 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR\[27\] memory.vhd(31) " "Inferred latch for \"MAR\[27\]\" at memory.vhd(31)" {  } { { "memory.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB3/memory.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654941351268 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR\[28\] memory.vhd(31) " "Inferred latch for \"MAR\[28\]\" at memory.vhd(31)" {  } { { "memory.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB3/memory.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654941351268 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR\[29\] memory.vhd(31) " "Inferred latch for \"MAR\[29\]\" at memory.vhd(31)" {  } { { "memory.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB3/memory.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654941351268 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR\[30\] memory.vhd(31) " "Inferred latch for \"MAR\[30\]\" at memory.vhd(31)" {  } { { "memory.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB3/memory.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654941351268 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR\[31\] memory.vhd(31) " "Inferred latch for \"MAR\[31\]\" at memory.vhd(31)" {  } { { "memory.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB3/memory.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654941351268 "|memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex hex:HEX1 " "Elaborating entity \"hex\" for hierarchy \"hex:HEX1\"" {  } { { "memory.vhd" "HEX1" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB3/memory.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654941351269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MBR\[0\] " "Latch MBR\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RDin " "Ports D and ENA on the latch are fed by the same signal RDin" {  } { { "memory.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB3/memory.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654941351562 ""}  } { { "memory.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB3/memory.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654941351562 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MBR\[1\] " "Latch MBR\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RDin " "Ports D and ENA on the latch are fed by the same signal RDin" {  } { { "memory.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB3/memory.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654941351562 ""}  } { { "memory.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB3/memory.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654941351562 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MBR\[2\] " "Latch MBR\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RDin " "Ports D and ENA on the latch are fed by the same signal RDin" {  } { { "memory.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB3/memory.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654941351562 ""}  } { { "memory.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB3/memory.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654941351562 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MBR\[3\] " "Latch MBR\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RDin " "Ports D and ENA on the latch are fed by the same signal RDin" {  } { { "memory.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB3/memory.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654941351562 ""}  } { { "memory.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB3/memory.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654941351562 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MBR\[4\] " "Latch MBR\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RDin " "Ports D and ENA on the latch are fed by the same signal RDin" {  } { { "memory.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB3/memory.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654941351562 ""}  } { { "memory.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB3/memory.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654941351562 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MBR\[5\] " "Latch MBR\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RDin " "Ports D and ENA on the latch are fed by the same signal RDin" {  } { { "memory.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB3/memory.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654941351562 ""}  } { { "memory.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB3/memory.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654941351562 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MBR\[6\] " "Latch MBR\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RDin " "Ports D and ENA on the latch are fed by the same signal RDin" {  } { { "memory.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB3/memory.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654941351562 ""}  } { { "memory.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB3/memory.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654941351562 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MBR\[7\] " "Latch MBR\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RDin " "Ports D and ENA on the latch are fed by the same signal RDin" {  } { { "memory.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB3/memory.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654941351562 ""}  } { { "memory.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB3/memory.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654941351562 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MBR\[8\] " "Latch MBR\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RDin " "Ports D and ENA on the latch are fed by the same signal RDin" {  } { { "memory.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB3/memory.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654941351562 ""}  } { { "memory.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB3/memory.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654941351562 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MBR\[9\] " "Latch MBR\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RDin " "Ports D and ENA on the latch are fed by the same signal RDin" {  } { { "memory.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB3/memory.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654941351562 ""}  } { { "memory.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB3/memory.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654941351562 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MBR\[10\] " "Latch MBR\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RDin " "Ports D and ENA on the latch are fed by the same signal RDin" {  } { { "memory.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB3/memory.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654941351562 ""}  } { { "memory.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB3/memory.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654941351562 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MBR\[11\] " "Latch MBR\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RDin " "Ports D and ENA on the latch are fed by the same signal RDin" {  } { { "memory.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB3/memory.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654941351563 ""}  } { { "memory.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB3/memory.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654941351563 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MBR\[12\] " "Latch MBR\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RDin " "Ports D and ENA on the latch are fed by the same signal RDin" {  } { { "memory.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB3/memory.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654941351563 ""}  } { { "memory.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB3/memory.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654941351563 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MBR\[13\] " "Latch MBR\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RDin " "Ports D and ENA on the latch are fed by the same signal RDin" {  } { { "memory.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB3/memory.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654941351563 ""}  } { { "memory.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB3/memory.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654941351563 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MBR\[14\] " "Latch MBR\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RDin " "Ports D and ENA on the latch are fed by the same signal RDin" {  } { { "memory.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB3/memory.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654941351563 ""}  } { { "memory.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB3/memory.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654941351563 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MBR\[15\] " "Latch MBR\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RDin " "Ports D and ENA on the latch are fed by the same signal RDin" {  } { { "memory.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB3/memory.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654941351563 ""}  } { { "memory.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB3/memory.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654941351563 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1654941351680 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1654941353295 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654941353295 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1094 " "Implemented 1094 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "52 " "Implemented 52 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1654941353337 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1654941353337 ""} { "Info" "ICUT_CUT_TM_LCELLS" "978 " "Implemented 978 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1654941353337 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1654941353337 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4889 " "Peak virtual memory: 4889 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654941353353 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 11 11:55:53 2022 " "Processing ended: Sat Jun 11 11:55:53 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654941353353 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654941353353 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654941353353 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1654941353353 ""}
