$date
	Sun Apr  6 23:01:32 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module alu_control_tb $end
$var wire 4 ! alu_control [3:0] $end
$var reg 2 " alu_op [1:0] $end
$var reg 3 # funct3 [2:0] $end
$var reg 7 $ funct7 [6:0] $end
$scope module uut $end
$var wire 2 % alu_op [1:0] $end
$var wire 3 & funct3 [2:0] $end
$var wire 7 ' funct7 [6:0] $end
$var reg 4 ( alu_control [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b10 (
b0 '
b0 &
b10 %
b0 $
b0 #
b10 "
b10 !
$end
#5
b110 !
b110 (
b100000 $
b100000 '
#10
b1111 !
b1111 (
b111 #
b111 &
#15
b110 #
b110 &
#20
b10 !
b10 (
b0 "
b0 %
#25
b110 !
b110 (
b1 "
b1 %
#40
