Analysis & Synthesis report for TpIntegrador
Fri Jul 18 12:46:37 2025
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Parameter Settings for User Entity Instance: CONTADOR_UPDOWN:inst|BUSMUX:inst3
 10. Elapsed Time Per Partition
 11. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Jul 18 12:46:37 2025      ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; TpIntegrador                               ;
; Top-level Entity Name              ; MAIN                                       ;
; Family                             ; Cyclone IV GX                              ;
; Total logic elements               ; 102                                        ;
;     Total combinational functions  ; 89                                         ;
;     Dedicated logic registers      ; 38                                         ;
; Total registers                    ; 38                                         ;
; Total pins                         ; 25                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 0                                          ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total GXB Receiver Channel PCS     ; 0                                          ;
; Total GXB Receiver Channel PMA     ; 0                                          ;
; Total GXB Transmitter Channel PCS  ; 0                                          ;
; Total GXB Transmitter Channel PMA  ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; MAIN               ; TpIntegrador       ;
; Family name                                                                ; Cyclone IV GX      ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-8         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                        ;
+----------------------------------+-----------------+------------------------------------------+---------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                                ; File Name with Absolute Path                                        ; Library ;
+----------------------------------+-----------------+------------------------------------------+---------------------------------------------------------------------+---------+
; Registro.bdf                     ; yes             ; User Block Diagram/Schematic File        ; C:/Users/Eygle/OneDrive/Desktop/quartus/TPI/Registro.bdf            ;         ;
; Sumador1bit.bdf                  ; yes             ; User Block Diagram/Schematic File        ; C:/Users/Eygle/OneDrive/Desktop/quartus/TPI/Sumador1bit.bdf         ;         ;
; Sum12bits.bdf                    ; yes             ; User Block Diagram/Schematic File        ; C:/Users/Eygle/OneDrive/Desktop/quartus/TPI/Sum12bits.bdf           ;         ;
; Sum_Res.bdf                      ; yes             ; User Block Diagram/Schematic File        ; C:/Users/Eygle/OneDrive/Desktop/quartus/TPI/Sum_Res.bdf             ;         ;
; Sum4bits.bdf                     ; yes             ; User Block Diagram/Schematic File        ; C:/Users/Eygle/OneDrive/Desktop/quartus/TPI/Sum4bits.bdf            ;         ;
; Entrada_Salida.bdf               ; yes             ; User Block Diagram/Schematic File        ; C:/Users/Eygle/OneDrive/Desktop/quartus/TPI/Entrada_Salida.bdf      ;         ;
; validacionInicioFin.bdf          ; yes             ; User Block Diagram/Schematic File        ; C:/Users/Eygle/OneDrive/Desktop/quartus/TPI/validacionInicioFin.bdf ;         ;
; CONTADOR_UPDOWN.bdf              ; yes             ; User Block Diagram/Schematic File        ; C:/Users/Eygle/OneDrive/Desktop/quartus/TPI/CONTADOR_UPDOWN.bdf     ;         ;
; MAIN.bdf                         ; yes             ; User Block Diagram/Schematic File        ; C:/Users/Eygle/OneDrive/Desktop/quartus/TPI/MAIN.bdf                ;         ;
; comparador12bits.bdf             ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Users/Eygle/OneDrive/Desktop/quartus/TPI/comparador12bits.bdf    ;         ;
; comparador1bit.bdf               ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Users/Eygle/OneDrive/Desktop/quartus/TPI/comparador1bit.bdf      ;         ;
; xor3.bdf                         ; yes             ; Megafunction                             ; c:/altera/13.1/quartus/libraries/others/maxplus2/xor3.bdf           ;         ;
; comparadorfin.bdf                ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Users/Eygle/OneDrive/Desktop/quartus/TPI/comparadorfin.bdf       ;         ;
; busmux.tdf                       ; yes             ; Megafunction                             ; c:/altera/13.1/quartus/libraries/megafunctions/busmux.tdf           ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                             ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc          ;         ;
; lpm_mux.tdf                      ; yes             ; Megafunction                             ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf          ;         ;
; aglobal131.inc                   ; yes             ; Megafunction                             ; c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc       ;         ;
; muxlut.inc                       ; yes             ; Megafunction                             ; c:/altera/13.1/quartus/libraries/megafunctions/muxlut.inc           ;         ;
; bypassff.inc                     ; yes             ; Megafunction                             ; c:/altera/13.1/quartus/libraries/megafunctions/bypassff.inc         ;         ;
; altshift.inc                     ; yes             ; Megafunction                             ; c:/altera/13.1/quartus/libraries/megafunctions/altshift.inc         ;         ;
; db/mux_j0d.tdf                   ; yes             ; Auto-Generated Megafunction              ; C:/Users/Eygle/OneDrive/Desktop/quartus/TPI/db/mux_j0d.tdf          ;         ;
+----------------------------------+-----------------+------------------------------------------+---------------------------------------------------------------------+---------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+--------------------------+------------------+
; Resource                 ; Usage            ;
+--------------------------+------------------+
; I/O pins                 ; 25               ;
; DSP block 9-bit elements ; 0                ;
; Maximum fan-out node     ; CLK~input        ;
; Maximum fan-out          ; 38               ;
; Total fan-out            ; 476              ;
; Average fan-out          ; 2.52             ;
+--------------------------+------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                              ;
+--------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+----------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node           ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                ; Library Name ;
+--------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+----------------------------------------------------------------------------------------------------+--------------+
; |MAIN                                ; 89 (0)            ; 38 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 25   ; 0            ; |MAIN                                                                                              ; work         ;
;    |CONTADOR_UPDOWN:inst|            ; 89 (19)           ; 38 (2)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAIN|CONTADOR_UPDOWN:inst                                                                         ; work         ;
;       |ComparadorFIN:inst5|          ; 11 (1)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAIN|CONTADOR_UPDOWN:inst|ComparadorFIN:inst5                                                     ; work         ;
;          |comparador12bits:inst|     ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAIN|CONTADOR_UPDOWN:inst|ComparadorFIN:inst5|comparador12bits:inst                               ; work         ;
;       |Entrada_Salida:inasd|         ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAIN|CONTADOR_UPDOWN:inst|Entrada_Salida:inasd                                                    ; work         ;
;       |Registro:CONT|                ; 0 (0)             ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAIN|CONTADOR_UPDOWN:inst|Registro:CONT                                                           ; work         ;
;       |Registro:VALOR_FINAL|         ; 0 (0)             ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAIN|CONTADOR_UPDOWN:inst|Registro:VALOR_FINAL                                                    ; work         ;
;       |Registro:VALOR_INICIAL|       ; 0 (0)             ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAIN|CONTADOR_UPDOWN:inst|Registro:VALOR_INICIAL                                                  ; work         ;
;       |Sum_Res:inst|                 ; 18 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAIN|CONTADOR_UPDOWN:inst|Sum_Res:inst                                                            ; work         ;
;          |Sum12bits:inst|            ; 18 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAIN|CONTADOR_UPDOWN:inst|Sum_Res:inst|Sum12bits:inst                                             ; work         ;
;             |Sum4bits:inst2|         ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAIN|CONTADOR_UPDOWN:inst|Sum_Res:inst|Sum12bits:inst|Sum4bits:inst2                              ; work         ;
;                |Sumador1bit:inst1|   ; 2 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAIN|CONTADOR_UPDOWN:inst|Sum_Res:inst|Sum12bits:inst|Sum4bits:inst2|Sumador1bit:inst1            ; work         ;
;                   |xor3:inst5|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAIN|CONTADOR_UPDOWN:inst|Sum_Res:inst|Sum12bits:inst|Sum4bits:inst2|Sumador1bit:inst1|xor3:inst5 ; work         ;
;                |Sumador1bit:inst2|   ; 2 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAIN|CONTADOR_UPDOWN:inst|Sum_Res:inst|Sum12bits:inst|Sum4bits:inst2|Sumador1bit:inst2            ; work         ;
;                   |xor3:inst5|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAIN|CONTADOR_UPDOWN:inst|Sum_Res:inst|Sum12bits:inst|Sum4bits:inst2|Sumador1bit:inst2|xor3:inst5 ; work         ;
;                |Sumador1bit:inst3|   ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAIN|CONTADOR_UPDOWN:inst|Sum_Res:inst|Sum12bits:inst|Sum4bits:inst2|Sumador1bit:inst3            ; work         ;
;                   |xor3:inst5|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAIN|CONTADOR_UPDOWN:inst|Sum_Res:inst|Sum12bits:inst|Sum4bits:inst2|Sumador1bit:inst3|xor3:inst5 ; work         ;
;                |Sumador1bit:inst4|   ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAIN|CONTADOR_UPDOWN:inst|Sum_Res:inst|Sum12bits:inst|Sum4bits:inst2|Sumador1bit:inst4            ; work         ;
;                   |xor3:inst5|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAIN|CONTADOR_UPDOWN:inst|Sum_Res:inst|Sum12bits:inst|Sum4bits:inst2|Sumador1bit:inst4|xor3:inst5 ; work         ;
;             |Sum4bits:inst3|         ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAIN|CONTADOR_UPDOWN:inst|Sum_Res:inst|Sum12bits:inst|Sum4bits:inst3                              ; work         ;
;                |Sumador1bit:inst1|   ; 2 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAIN|CONTADOR_UPDOWN:inst|Sum_Res:inst|Sum12bits:inst|Sum4bits:inst3|Sumador1bit:inst1            ; work         ;
;                   |xor3:inst5|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAIN|CONTADOR_UPDOWN:inst|Sum_Res:inst|Sum12bits:inst|Sum4bits:inst3|Sumador1bit:inst1|xor3:inst5 ; work         ;
;                |Sumador1bit:inst2|   ; 2 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAIN|CONTADOR_UPDOWN:inst|Sum_Res:inst|Sum12bits:inst|Sum4bits:inst3|Sumador1bit:inst2            ; work         ;
;                   |xor3:inst5|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAIN|CONTADOR_UPDOWN:inst|Sum_Res:inst|Sum12bits:inst|Sum4bits:inst3|Sumador1bit:inst2|xor3:inst5 ; work         ;
;                |Sumador1bit:inst3|   ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAIN|CONTADOR_UPDOWN:inst|Sum_Res:inst|Sum12bits:inst|Sum4bits:inst3|Sumador1bit:inst3            ; work         ;
;                   |xor3:inst5|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAIN|CONTADOR_UPDOWN:inst|Sum_Res:inst|Sum12bits:inst|Sum4bits:inst3|Sumador1bit:inst3|xor3:inst5 ; work         ;
;                |Sumador1bit:inst4|   ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAIN|CONTADOR_UPDOWN:inst|Sum_Res:inst|Sum12bits:inst|Sum4bits:inst3|Sumador1bit:inst4            ; work         ;
;                   |xor3:inst5|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAIN|CONTADOR_UPDOWN:inst|Sum_Res:inst|Sum12bits:inst|Sum4bits:inst3|Sumador1bit:inst4|xor3:inst5 ; work         ;
;             |Sum4bits:inst|          ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAIN|CONTADOR_UPDOWN:inst|Sum_Res:inst|Sum12bits:inst|Sum4bits:inst                               ; work         ;
;                |Sumador1bit:inst1|   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAIN|CONTADOR_UPDOWN:inst|Sum_Res:inst|Sum12bits:inst|Sum4bits:inst|Sumador1bit:inst1             ; work         ;
;                |Sumador1bit:inst2|   ; 2 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAIN|CONTADOR_UPDOWN:inst|Sum_Res:inst|Sum12bits:inst|Sum4bits:inst|Sumador1bit:inst2             ; work         ;
;                   |xor3:inst5|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAIN|CONTADOR_UPDOWN:inst|Sum_Res:inst|Sum12bits:inst|Sum4bits:inst|Sumador1bit:inst2|xor3:inst5  ; work         ;
;                |Sumador1bit:inst3|   ; 2 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAIN|CONTADOR_UPDOWN:inst|Sum_Res:inst|Sum12bits:inst|Sum4bits:inst|Sumador1bit:inst3             ; work         ;
;                   |xor3:inst5|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAIN|CONTADOR_UPDOWN:inst|Sum_Res:inst|Sum12bits:inst|Sum4bits:inst|Sumador1bit:inst3|xor3:inst5  ; work         ;
;                |Sumador1bit:inst4|   ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAIN|CONTADOR_UPDOWN:inst|Sum_Res:inst|Sum12bits:inst|Sum4bits:inst|Sumador1bit:inst4             ; work         ;
;                   |xor3:inst5|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAIN|CONTADOR_UPDOWN:inst|Sum_Res:inst|Sum12bits:inst|Sum4bits:inst|Sumador1bit:inst4|xor3:inst5  ; work         ;
;       |busmux:inst3|                 ; 12 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAIN|CONTADOR_UPDOWN:inst|busmux:inst3                                                            ; work         ;
;          |lpm_mux:$00000|            ; 12 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAIN|CONTADOR_UPDOWN:inst|busmux:inst3|lpm_mux:$00000                                             ; work         ;
;             |mux_j0d:auto_generated| ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAIN|CONTADOR_UPDOWN:inst|busmux:inst3|lpm_mux:$00000|mux_j0d:auto_generated                      ; work         ;
;       |validacionInicioFin:inst2|    ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAIN|CONTADOR_UPDOWN:inst|validacionInicioFin:inst2                                               ; work         ;
;          |comparador12bits:inst|     ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAIN|CONTADOR_UPDOWN:inst|validacionInicioFin:inst2|comparador12bits:inst                         ; work         ;
+--------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+----------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 38    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 36    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CONTADOR_UPDOWN:inst|BUSMUX:inst3 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; WIDTH          ; 12    ; Untyped                                               ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Fri Jul 18 12:46:31 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off TpIntegrador -c TpIntegrador
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file registro.bdf
    Info (12023): Found entity 1: Registro
Info (12021): Found 1 design units, including 1 entities, in source file sumador1bit.bdf
    Info (12023): Found entity 1: Sumador1bit
Warning (12019): Can't analyze file -- file Sumador.bdf is missing
Info (12021): Found 1 design units, including 1 entities, in source file sum12bits.bdf
    Info (12023): Found entity 1: Sum12bits
Info (12021): Found 1 design units, including 1 entities, in source file sum_res.bdf
    Info (12023): Found entity 1: Sum_Res
Warning (12019): Can't analyze file -- file Contador.bdf is missing
Warning (12019): Can't analyze file -- file TPI_GRUPO03.bdf is missing
Info (12021): Found 1 design units, including 1 entities, in source file sum4bits.bdf
    Info (12023): Found entity 1: Sum4bits
Warning (12019): Can't analyze file -- file Prueba.bdf is missing
Warning (12019): Can't analyze file -- file EN_SA.bdf is missing
Info (12021): Found 1 design units, including 1 entities, in source file entrada_salida.bdf
    Info (12023): Found entity 1: Entrada_Salida
Info (12021): Found 1 design units, including 1 entities, in source file validacioniniciofin.bdf
    Info (12023): Found entity 1: validacionInicioFin
Info (12021): Found 1 design units, including 1 entities, in source file contador_updown.bdf
    Info (12023): Found entity 1: CONTADOR_UPDOWN
Info (12021): Found 1 design units, including 1 entities, in source file main.bdf
    Info (12023): Found entity 1: MAIN
Info (12127): Elaborating entity "MAIN" for the top level hierarchy
Info (12128): Elaborating entity "CONTADOR_UPDOWN" for hierarchy "CONTADOR_UPDOWN:inst"
Warning (275083): Bus "b2" found using same base name as "b2", which might lead to a name conflict.
Warning (275083): Bus "b0" found using same base name as "b0", which might lead to a name conflict.
Warning (275083): Bus "b1" found using same base name as "b1", which might lead to a name conflict.
Warning (275080): Converted elements in bus name "b" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "b[11..0]" to "b11..0"
    Warning (275081): Converted element name(s) from "b[2]" to "b2"
    Warning (275081): Converted element name(s) from "b[1]" to "b1"
    Warning (275081): Converted element name(s) from "b[0]" to "b0"
    Warning (275081): Converted element name(s) from "b[11..3]" to "b11..3"
Info (12128): Elaborating entity "validacionInicioFin" for hierarchy "CONTADOR_UPDOWN:inst|validacionInicioFin:inst2"
Warning (12125): Using design file comparador12bits.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: comparador12bits
Info (12128): Elaborating entity "comparador12bits" for hierarchy "CONTADOR_UPDOWN:inst|validacionInicioFin:inst2|comparador12bits:inst"
Warning (12125): Using design file comparador1bit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: comparador1bit
Info (12128): Elaborating entity "comparador1bit" for hierarchy "CONTADOR_UPDOWN:inst|validacionInicioFin:inst2|comparador12bits:inst|comparador1bit:inst12"
Info (12128): Elaborating entity "Registro" for hierarchy "CONTADOR_UPDOWN:inst|Registro:VALOR_FINAL"
Info (12128): Elaborating entity "Entrada_Salida" for hierarchy "CONTADOR_UPDOWN:inst|Entrada_Salida:inasd"
Info (12128): Elaborating entity "Sum_Res" for hierarchy "CONTADOR_UPDOWN:inst|Sum_Res:inst"
Info (12128): Elaborating entity "Sum12bits" for hierarchy "CONTADOR_UPDOWN:inst|Sum_Res:inst|Sum12bits:inst"
Info (12128): Elaborating entity "Sum4bits" for hierarchy "CONTADOR_UPDOWN:inst|Sum_Res:inst|Sum12bits:inst|Sum4bits:inst3"
Info (12128): Elaborating entity "Sumador1bit" for hierarchy "CONTADOR_UPDOWN:inst|Sum_Res:inst|Sum12bits:inst|Sum4bits:inst3|Sumador1bit:inst4"
Info (12128): Elaborating entity "XOR3" for hierarchy "CONTADOR_UPDOWN:inst|Sum_Res:inst|Sum12bits:inst|Sum4bits:inst3|Sumador1bit:inst4|XOR3:inst5"
Info (12130): Elaborated megafunction instantiation "CONTADOR_UPDOWN:inst|Sum_Res:inst|Sum12bits:inst|Sum4bits:inst3|Sumador1bit:inst4|XOR3:inst5"
Warning (12125): Using design file comparadorfin.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: ComparadorFIN
Info (12128): Elaborating entity "ComparadorFIN" for hierarchy "CONTADOR_UPDOWN:inst|ComparadorFIN:inst5"
Info (12128): Elaborating entity "BUSMUX" for hierarchy "CONTADOR_UPDOWN:inst|BUSMUX:inst3"
Info (12130): Elaborated megafunction instantiation "CONTADOR_UPDOWN:inst|BUSMUX:inst3"
Info (12133): Instantiated megafunction "CONTADOR_UPDOWN:inst|BUSMUX:inst3" with the following parameter:
    Info (12134): Parameter "WIDTH" = "12"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "CONTADOR_UPDOWN:inst|BUSMUX:inst3|lpm_mux:$00000"
Info (12131): Elaborated megafunction instantiation "CONTADOR_UPDOWN:inst|BUSMUX:inst3|lpm_mux:$00000", which is child of megafunction instantiation "CONTADOR_UPDOWN:inst|BUSMUX:inst3"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_j0d.tdf
    Info (12023): Found entity 1: mux_j0d
Info (12128): Elaborating entity "mux_j0d" for hierarchy "CONTADOR_UPDOWN:inst|BUSMUX:inst3|lpm_mux:$00000|mux_j0d:auto_generated"
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "CONTADOR_UPDOWN:inst|Entrada_Salida:inasd|inst24[11]" to the node "CONTADOR_UPDOWN:inst|Registro:VALOR_FINAL|inst19" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CONTADOR_UPDOWN:inst|Entrada_Salida:inasd|inst24[10]" to the node "CONTADOR_UPDOWN:inst|Registro:VALOR_FINAL|inst13" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CONTADOR_UPDOWN:inst|Entrada_Salida:inasd|inst24[9]" to the node "CONTADOR_UPDOWN:inst|Registro:VALOR_FINAL|inst12" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CONTADOR_UPDOWN:inst|Entrada_Salida:inasd|inst24[8]" to the node "CONTADOR_UPDOWN:inst|Registro:VALOR_FINAL|inst11" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CONTADOR_UPDOWN:inst|Entrada_Salida:inasd|inst24[7]" to the node "CONTADOR_UPDOWN:inst|Registro:VALOR_FINAL|inst10" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CONTADOR_UPDOWN:inst|Entrada_Salida:inasd|inst24[6]" to the node "CONTADOR_UPDOWN:inst|Registro:VALOR_FINAL|inst9" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CONTADOR_UPDOWN:inst|Entrada_Salida:inasd|inst24[5]" to the node "CONTADOR_UPDOWN:inst|Registro:VALOR_FINAL|inst8" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CONTADOR_UPDOWN:inst|Entrada_Salida:inasd|inst24[4]" to the node "CONTADOR_UPDOWN:inst|Registro:VALOR_FINAL|inst7" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CONTADOR_UPDOWN:inst|Entrada_Salida:inasd|inst24[3]" to the node "CONTADOR_UPDOWN:inst|Registro:VALOR_FINAL|inst6" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CONTADOR_UPDOWN:inst|Entrada_Salida:inasd|inst24[2]" to the node "CONTADOR_UPDOWN:inst|Registro:VALOR_FINAL|inst5" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CONTADOR_UPDOWN:inst|Entrada_Salida:inasd|inst24[1]" to the node "CONTADOR_UPDOWN:inst|Registro:VALOR_FINAL|inst" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CONTADOR_UPDOWN:inst|Entrada_Salida:inasd|inst24[0]" to the node "CONTADOR_UPDOWN:inst|Registro:VALOR_FINAL|inst20" into an OR gate
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 140 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 10 input pins
    Info (21059): Implemented 3 output pins
    Info (21060): Implemented 12 bidirectional pins
    Info (21061): Implemented 115 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 30 warnings
    Info: Peak virtual memory: 4725 megabytes
    Info: Processing ended: Fri Jul 18 12:46:37 2025
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:05


