#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sat Jul 19 04:41:48 2025
# Process ID: 52986
# Current directory: /home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in1000/reduction-in1000-out10
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in1000/reduction-in1000-out10/vivado.log
# Journal file: /home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in1000/reduction-in1000-out10/vivado.jou
# Running On: coder-hftsoi-hls4, OS: Linux, CPU Frequency: 2250.000 MHz, CPU Physical cores: 24, Host memory: 540863 MB
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_dummy"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2408.113 ; gain = 113.992 ; free physical = 243198 ; free virtual = 371740
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_dummy -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 52997
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2825.570 ; gain = 393.594 ; free physical = 242515 ; free virtual = 371057
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_dummy' [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in1000/reduction-in1000-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_20_1_10_4' [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in1000/reduction-in1000-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_20_1_10_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_operator_s' [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in1000/reduction-in1000-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in1000/reduction-in1000-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_20_1_10_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in1000/reduction-in1000-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_20_1_10_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_Block_entry24_proc' [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in1000/reduction-in1000-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry24_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_Block_entry24_proc' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in1000/reduction-in1000-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry24_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w8_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in1000/reduction-in1000-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w8_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in1000/reduction-in1000-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w8_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in1000/reduction-in1000-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w8_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in1000/reduction-in1000-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in1000/reduction-in1000-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w8_d2_S_ShiftReg is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3243.633 ; gain = 811.656 ; free physical = 242336 ; free virtual = 370883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3243.633 ; gain = 811.656 ; free physical = 242098 ; free virtual = 370645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3251.637 ; gain = 819.660 ; free physical = 242098 ; free virtual = 370645
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 3917.176 ; gain = 1485.199 ; free physical = 241507 ; free virtual = 370059
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 20    
+---XORs : 
	   2 Input      1 Bit         XORs := 20    
+---Registers : 
	               12 Bit    Registers := 270   
	                8 Bit    Registers := 1310  
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 36    
+---Muxes : 
	   2 Input   12 Bit        Muxes := 1916  
	   2 Input   10 Bit        Muxes := 4     
	   2 Input    8 Bit        Muxes := 1456  
	   2 Input    7 Bit        Muxes := 1494  
	   3 Input    5 Bit        Muxes := 1     
	   6 Input    5 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 11    
	   2 Input    1 Bit        Muxes := 56    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i627_i_i628_i_reg_60206_reg[7]' (FDE) to 'agg_tmp3_i313_i_i314_i_i_reg_60246_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i_i_i_i_reg_57866_reg[7]' (FDE) to 'agg_tmp3_i33_i33_i_i_i501_i_i_i_reg_58056_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i1260_i_reg_60176_reg[7]' (FDE) to 'agg_tmp3_i313_i_i314_i_i_reg_60246_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i_i_i_i_reg_57856_reg[7]' (FDE) to 'agg_tmp3_i33_i33_i_i_i501_i_i_i_reg_58056_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i187_i_i_i_i_reg_57916_reg[7]' (FDE) to 'agg_tmp3_i33_i33_i_i_i501_i_i_i_reg_58056_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i311_i311_i_i312_i_reg_60216_reg[7]' (FDE) to 'agg_tmp3_i313_i_i314_i_i_reg_60246_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i313_i313_i313_i_i_reg_60166_reg[7]' (FDE) to 'agg_tmp3_i313_i_i314_i_i_reg_60246_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i_i_i_i_reg_57846_reg[7]' (FDE) to 'agg_tmp3_i33_i33_i_i_i501_i_i_i_reg_58056_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i_i_i_i_i_reg_57836_reg[7]' (FDE) to 'agg_tmp3_i33_i33_i_i_i501_i_i_i_reg_58056_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i_i_i_i_i_reg_57816_reg[7]' (FDE) to 'agg_tmp3_i33_i33_i_i_i501_i_i_i_reg_58056_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i311_i_i945_i_i_reg_60136_reg[7]' (FDE) to 'agg_tmp3_i313_i_i314_i_i_reg_60246_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i_i_i_i_i_reg_57806_reg[7]' (FDE) to 'agg_tmp3_i33_i33_i_i_i501_i_i_i_reg_58056_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i_i_i_i_i_reg_57796_reg[7]' (FDE) to 'agg_tmp3_i33_i33_i_i_i501_i_i_i_reg_58056_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i313_i313_i_i_i_reg_60116_reg[7]' (FDE) to 'agg_tmp3_i313_i_i314_i_i_reg_60246_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i_i_i_i_i_reg_57776_reg[7]' (FDE) to 'agg_tmp3_i33_i33_i_i_i501_i_i_i_reg_58056_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i311_i311_i_i_i_reg_60106_reg[7]' (FDE) to 'agg_tmp3_i313_i_i314_i_i_reg_60246_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i_i_i_i_i_reg_57766_reg[7]' (FDE) to 'agg_tmp3_i33_i33_i_i_i501_i_i_i_reg_58056_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i625_i_i_i_reg_60096_reg[7]' (FDE) to 'agg_tmp3_i313_i_i314_i_i_reg_60246_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i_i_i_i_i_reg_57756_reg[7]' (FDE) to 'agg_tmp3_i33_i33_i_i_i501_i_i_i_reg_58056_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i_i_i_i_i_reg_57746_reg[7]' (FDE) to 'agg_tmp3_i33_i33_i_i_i501_i_i_i_reg_58056_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i_i_i_i_reg_57736_reg[7]' (FDE) to 'agg_tmp3_i33_i33_i_i_i501_i_i_i_reg_58056_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i_i_i_reg_57726_reg[7]' (FDE) to 'agg_tmp3_i33_i33_i_i_i501_i_i_i_reg_58056_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i_i_i_reg_57716_reg[7]' (FDE) to 'agg_tmp3_i33_i33_i_i_i501_i_i_i_reg_58056_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i259_i_i260_i_1_reg_59401_reg[2]' (FDE) to 'agg_tmp3_i_i_i141_i_i455_i_i456_i_1_reg_59311_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i_i455_i_i456_i_1_reg_59311_reg[2]' (FDE) to 'agg_tmp3_i_i_i141_i_i455_i_i456_i_1_reg_59311_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i_i345_i_i346_i_1_reg_59361_reg[2]' (FDE) to 'agg_tmp3_i_i_i141_i_i455_i_i456_i_1_reg_59311_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i219_i219_i_i220_i_1_reg_59421_reg[2]' (FDE) to 'agg_tmp3_i_i_i141_i_i455_i_i456_i_1_reg_59311_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i259_i_i260_i_1_reg_59401_reg[3]' (FDE) to 'agg_tmp_i31_i_i_i259_i259_i_i260_i_1_reg_59401_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i_i455_i_i456_i_1_reg_59311_reg[3]' (FDE) to 'agg_tmp3_i_i_i141_i_i455_i_i456_i_1_reg_59311_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i_i345_i_i346_i_1_reg_59361_reg[3]' (FDE) to 'agg_tmp_i31_i31_i31_i_i345_i_i346_i_1_reg_59361_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i219_i219_i_i220_i_1_reg_59421_reg[3]' (FDE) to 'agg_tmp3_i_i_i141_i_i455_i_i456_i_1_reg_59311_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i259_i_i260_i_1_reg_59401_reg[4]' (FDE) to 'agg_tmp3_i_i_i141_i_i455_i_i456_i_1_reg_59311_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i_i455_i_i456_i_1_reg_59311_reg[4]' (FDE) to 'agg_tmp3_i_i_i141_i_i455_i_i456_i_1_reg_59311_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i_i345_i_i346_i_1_reg_59361_reg[4]' (FDE) to 'agg_tmp_i31_i31_i31_i_i345_i_i346_i_1_reg_59361_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i219_i219_i_i220_i_1_reg_59421_reg[4]' (FDE) to 'agg_tmp_i_i65_i_i219_i219_i_i220_i_1_reg_59421_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i259_i_i260_i_1_reg_59401_reg[5]' (FDE) to 'agg_tmp3_i_i_i141_i_i455_i_i456_i_1_reg_59311_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i_i455_i_i456_i_1_reg_59311_reg[5]' (FDE) to 'agg_tmp3_i_i_i141_i_i455_i_i456_i_1_reg_59311_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i_i345_i_i346_i_1_reg_59361_reg[5]' (FDE) to 'agg_tmp_i31_i31_i31_i_i345_i_i346_i_1_reg_59361_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i219_i219_i_i220_i_1_reg_59421_reg[5]' (FDE) to 'agg_tmp3_i_i_i141_i_i455_i_i456_i_1_reg_59311_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i259_i_i260_i_1_reg_59401_reg[6]' (FDE) to 'agg_tmp_i31_i_i_i259_i259_i_i260_i_1_reg_59401_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i_i455_i_i456_i_1_reg_59311_reg[6]' (FDE) to 'agg_tmp3_i_i_i141_i_i455_i_i456_i_1_reg_59311_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i_i345_i_i346_i_1_reg_59361_reg[6]' (FDE) to 'agg_tmp3_i_i_i141_i_i455_i_i456_i_1_reg_59311_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i219_i219_i_i220_i_1_reg_59421_reg[6]' (FDE) to 'agg_tmp_i_i65_i_i219_i219_i_i220_i_1_reg_59421_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i259_i_i260_i_1_reg_59401_reg[7]' (FDE) to 'agg_tmp_i31_i_i_i259_i259_i_i260_i_1_reg_59401_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i_i455_i_i456_i_1_reg_59311_reg[7]' (FDE) to 'agg_tmp3_i_i_i141_i_i455_i_i456_i_1_reg_59311_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i_i345_i_i346_i_1_reg_59361_reg[7]' (FDE) to 'agg_tmp_i31_i31_i31_i_i345_i_i346_i_1_reg_59361_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i219_i219_i_i220_i_1_reg_59421_reg[7]' (FDE) to 'agg_tmp_i_i65_i_i219_i219_i_i220_i_1_reg_59421_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i259_i_i260_i_1_reg_59401_reg[8]' (FDE) to 'agg_tmp3_i_i_i141_i_i455_i_i456_i_1_reg_59311_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i_i455_i_i456_i_1_reg_59311_reg[8]' (FDE) to 'agg_tmp3_i_i_i141_i_i455_i_i456_i_1_reg_59311_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i_i345_i_i346_i_1_reg_59361_reg[8]' (FDE) to 'agg_tmp3_i_i_i141_i_i455_i_i456_i_1_reg_59311_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i219_i219_i_i220_i_1_reg_59421_reg[8]' (FDE) to 'agg_tmp3_i_i_i141_i_i455_i_i456_i_1_reg_59311_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i259_i_i260_i_1_reg_59401_reg[10]' (FDE) to 'agg_tmp3_i_i_i141_i_i455_i_i456_i_1_reg_59311_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i_i455_i_i456_i_1_reg_59311_reg[10]' (FDE) to 'agg_tmp3_i_i_i141_i_i455_i_i456_i_1_reg_59311_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i_i345_i_i346_i_1_reg_59361_reg[10]' (FDE) to 'agg_tmp3_i_i_i141_i_i455_i_i456_i_1_reg_59311_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i219_i219_i_i220_i_1_reg_59421_reg[10]' (FDE) to 'agg_tmp3_i_i_i141_i_i455_i_i456_i_1_reg_59311_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i259_i_i260_i_1_reg_59401_reg[11]' (FDE) to 'agg_tmp3_i_i_i141_i_i455_i_i456_i_1_reg_59311_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i_i455_i_i456_i_1_reg_59311_reg[11]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i_i701_i_i_1_reg_58551_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i_i345_i_i346_i_1_reg_59361_reg[11]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i_i701_i_i_1_reg_58551_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i219_i219_i_i220_i_1_reg_59421_reg[11]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i_i701_i_i_1_reg_58551_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i219_i219_i_i220_i_reg_59416_reg[7]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i_i701_i_i_1_reg_58551_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i259_i_i260_i_reg_59396_reg[7]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i_i701_i_i_1_reg_58551_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i_i345_i_i346_i_reg_59356_reg[7]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i_i701_i_i_1_reg_58551_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i_i455_i_i456_i_reg_59306_reg[7]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i_i701_i_i_1_reg_58551_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i_i533_i_i534_i_1_reg_59261_reg[2]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i_i701_i_i_1_reg_58551_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i573_i_i574_i_1_reg_59241_reg[2]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i_i701_i_i_1_reg_58551_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i_i575_i_i576_i_1_reg_59251_reg[2]' (FDE) to 'agg_tmp3_i33_i_i_i_i575_i_i576_i_1_reg_59251_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i_i533_i_i534_i_1_reg_59261_reg[3]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i_i701_i_i_1_reg_58551_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i573_i_i574_i_1_reg_59241_reg[3]' (FDE) to 'agg_tmp_i31_i_i_i_i573_i_i574_i_1_reg_59241_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i_i575_i_i576_i_1_reg_59251_reg[3]' (FDE) to 'agg_tmp3_i33_i_i_i_i575_i_i576_i_1_reg_59251_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i_i533_i_i534_i_1_reg_59261_reg[4]' (FDE) to 'agg_tmp_i_i65_i_i_i533_i_i534_i_1_reg_59261_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i573_i_i574_i_1_reg_59241_reg[4]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i_i701_i_i_1_reg_58551_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i_i575_i_i576_i_1_reg_59251_reg[4]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i_i701_i_i_1_reg_58551_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i_i533_i_i534_i_1_reg_59261_reg[5]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i_i701_i_i_1_reg_58551_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i573_i_i574_i_1_reg_59241_reg[5]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i_i701_i_i_1_reg_58551_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i_i575_i_i576_i_1_reg_59251_reg[5]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i_i701_i_i_1_reg_58551_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i_i533_i_i534_i_1_reg_59261_reg[6]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i_i701_i_i_1_reg_58551_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i573_i_i574_i_1_reg_59241_reg[6]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i_i701_i_i_1_reg_58551_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i_i575_i_i576_i_1_reg_59251_reg[6]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i_i701_i_i_1_reg_58551_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i_i533_i_i534_i_1_reg_59261_reg[7]' (FDE) to 'agg_tmp_i_i65_i_i_i533_i_i534_i_1_reg_59261_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i573_i_i574_i_1_reg_59241_reg[7]' (FDE) to 'agg_tmp_i31_i_i_i_i573_i_i574_i_1_reg_59241_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i_i575_i_i576_i_1_reg_59251_reg[7]' (FDE) to 'agg_tmp3_i33_i_i_i_i575_i_i576_i_1_reg_59251_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i_i533_i_i534_i_1_reg_59261_reg[8]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i_i701_i_i_1_reg_58551_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i573_i_i574_i_1_reg_59241_reg[8]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i_i701_i_i_1_reg_58551_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i_i575_i_i576_i_1_reg_59251_reg[8]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i_i701_i_i_1_reg_58551_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i_i533_i_i534_i_1_reg_59261_reg[10]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i_i701_i_i_1_reg_58551_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i573_i_i574_i_1_reg_59241_reg[10]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i_i701_i_i_1_reg_58551_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i_i575_i_i576_i_1_reg_59251_reg[10]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i_i701_i_i_1_reg_58551_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i_i533_i_i534_i_1_reg_59261_reg[11]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i_i701_i_i_1_reg_58551_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i573_i_i574_i_1_reg_59241_reg[11]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i_i701_i_i_1_reg_58551_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i_i575_i_i576_i_1_reg_59251_reg[11]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i_i701_i_i_1_reg_58551_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i_i575_i_i576_i_reg_59246_reg[7]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i_i701_i_i_1_reg_58551_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i573_i_i574_i_reg_59236_reg[7]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i_i701_i_i_1_reg_58551_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i_i533_i_i534_i_reg_59256_reg[7]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i_i701_i_i_1_reg_58551_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i219_i_i220_i_i_1_reg_59741_reg[2]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i_i701_i_i_1_reg_58551_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i261_i_i262_i_i_1_reg_59731_reg[2]' (FDE) to 'agg_tmp3_i33_i_i_i261_i_i262_i_i_1_reg_59731_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i67_i_i701_i_i_1_reg_58551_reg[2]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i_i701_i_i_1_reg_58551_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i219_i_i220_i_i_1_reg_59741_reg[3]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i_i701_i_i_1_reg_58551_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i261_i_i262_i_i_1_reg_59731_reg[3]' (FDE) to 'agg_tmp3_i33_i_i_i261_i_i262_i_i_1_reg_59731_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i67_i_i701_i_i_1_reg_58551_reg[3]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i_i701_i_i_1_reg_58551_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i219_i_i220_i_i_1_reg_59741_reg[4]' (FDE) to 'agg_tmp_i_i65_i_i219_i_i220_i_i_1_reg_59741_reg[6]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_9_copy_fu_12050_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_8_copy_fu_12054_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_7_copy_fu_12058_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_6_copy_fu_12062_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_5_copy_fu_12066_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_4_copy_fu_12070_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_3_copy_fu_12074_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_2_copy_fu_12078_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_1_copy_fu_12082_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_0_copy_fu_12086_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_21440_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_21562_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i105_i105_i105_i105_i_i_reg_58836_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i626_i_i_reg_60226_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_21490_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i67_i_i_i535_i_i_i_reg_58036_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i33_i33_i33_i_i347_i_i348_i_reg_59366_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i_i259_i_i260_i_i_reg_59716_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i65_i_i379_i379_i_i_reg_58696_reg[7] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i293_i_i294_i_i_1_reg_59701_reg[11] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_21550_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i625_i625_i_i_reg_60146_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i139_i_i_i1087_i_i_reg_58336_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i31_i31_i_i345_i345_i_i_reg_58716_reg[7] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i67_i_i_i_i_i1170_i_reg_58946_reg[7] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:01:25 . Memory (MB): peak = 4071.719 ; gain = 1639.742 ; free physical = 226931 ; free virtual = 355536
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:55 ; elapsed = 00:01:31 . Memory (MB): peak = 4071.719 ; gain = 1639.742 ; free physical = 228263 ; free virtual = 356906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_20_1_10_4_U0/agg_tmp_i311_i_i945_i_i_1_reg_60141_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_20_1_10_4_U0/agg_tmp_i31_i_i105_i105_i_i_i_i_1_reg_57951_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_20_1_10_4_U0/reg_21484_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_20_1_10_4_U0/agg_tmp_i_i65_i65_i_i_i_i_i_1_reg_57831_reg[8] )
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:00 ; elapsed = 00:01:35 . Memory (MB): peak = 4105.785 ; gain = 1673.809 ; free physical = 228269 ; free virtual = 356918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:07 ; elapsed = 00:01:43 . Memory (MB): peak = 4116.762 ; gain = 1684.785 ; free physical = 227457 ; free virtual = 356131
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:08 ; elapsed = 00:01:43 . Memory (MB): peak = 4116.762 ; gain = 1684.785 ; free physical = 226752 ; free virtual = 355426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:09 ; elapsed = 00:01:45 . Memory (MB): peak = 4116.762 ; gain = 1684.785 ; free physical = 223055 ; free virtual = 351729
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:09 ; elapsed = 00:01:45 . Memory (MB): peak = 4116.762 ; gain = 1684.785 ; free physical = 223055 ; free virtual = 351729
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:16 ; elapsed = 00:01:52 . Memory (MB): peak = 4116.762 ; gain = 1684.785 ; free physical = 226654 ; free virtual = 355328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:17 ; elapsed = 00:01:52 . Memory (MB): peak = 4116.762 ; gain = 1684.785 ; free physical = 226181 ; free virtual = 354855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |    11|
|3     |LUT2  |  1398|
|4     |LUT3  |  1213|
|5     |LUT4  |  4140|
|6     |LUT5  | 11147|
|7     |LUT6  |  7843|
|8     |MUXF7 |    76|
|9     |FDRE  | 11530|
|10    |FDSE  |    31|
|11    |IBUF  |  8004|
|12    |OBUF  |    93|
+------+------+------+

Report Instance Areas: 
+------+--------------------------------------------------------------------+-------------------------------------------------------------------------+------+
|      |Instance                                                            |Module                                                                   |Cells |
+------+--------------------------------------------------------------------+-------------------------------------------------------------------------+------+
|1     |top                                                                 |                                                                         | 45487|
|2     |  Block_entry24_proc_U0                                             |hls_dummy_Block_entry24_proc                                             |    70|
|3     |  sparse_arr_feat_reduce_out_1_U                                    |hls_dummy_fifo_w8_d2_S                                                   |    32|
|4     |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_17                                       |    21|
|5     |  sparse_arr_feat_reduce_out_2_U                                    |hls_dummy_fifo_w8_d2_S_0                                                 |    33|
|6     |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_16                                       |    21|
|7     |  sparse_arr_feat_reduce_out_3_U                                    |hls_dummy_fifo_w8_d2_S_1                                                 |    32|
|8     |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_15                                       |    21|
|9     |  sparse_arr_feat_reduce_out_4_U                                    |hls_dummy_fifo_w8_d2_S_2                                                 |    34|
|10    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_14                                       |    21|
|11    |  sparse_arr_feat_reduce_out_5_U                                    |hls_dummy_fifo_w8_d2_S_3                                                 |    34|
|12    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_13                                       |    21|
|13    |  sparse_arr_feat_reduce_out_6_U                                    |hls_dummy_fifo_w8_d2_S_4                                                 |    33|
|14    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_12                                       |    21|
|15    |  sparse_arr_feat_reduce_out_7_U                                    |hls_dummy_fifo_w8_d2_S_5                                                 |    31|
|16    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_11                                       |    21|
|17    |  sparse_arr_feat_reduce_out_8_U                                    |hls_dummy_fifo_w8_d2_S_6                                                 |    33|
|18    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_10                                       |    21|
|19    |  sparse_arr_feat_reduce_out_9_U                                    |hls_dummy_fifo_w8_d2_S_7                                                 |    32|
|20    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_9                                        |    21|
|21    |  sparse_arr_feat_reduce_out_U                                      |hls_dummy_fifo_w8_d2_S_8                                                 |    35|
|22    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg                                          |    21|
|23    |  sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_20_1_10_4_U0 |hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_20_1_10_4 | 36980|
+------+--------------------------------------------------------------------+-------------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:17 ; elapsed = 00:01:53 . Memory (MB): peak = 4116.762 ; gain = 1684.785 ; free physical = 225966 ; free virtual = 354640
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:19 ; elapsed = 00:01:55 . Memory (MB): peak = 4120.672 ; gain = 1688.695 ; free physical = 229476 ; free virtual = 358150
Synthesis Optimization Complete : Time (s): cpu = 00:01:19 ; elapsed = 00:01:55 . Memory (MB): peak = 4120.672 ; gain = 1688.695 ; free physical = 229484 ; free virtual = 358148
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.31 . Memory (MB): peak = 4127.730 ; gain = 0.000 ; free physical = 241661 ; free virtual = 370325
INFO: [Netlist 29-17] Analyzing 8081 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
WARNING: [Netlist 29-101] Netlist 'hls_dummy' is not ideal for floorplanning, since the cellview 'hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_20_1_10_4' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4271.223 ; gain = 0.000 ; free physical = 236603 ; free virtual = 365267
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8005 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 8004 instances

Synth Design complete | Checksum: 6e0a9f46
INFO: [Common 17-83] Releasing license: Synthesis
161 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:32 ; elapsed = 00:02:08 . Memory (MB): peak = 4271.223 ; gain = 1863.109 ; free physical = 236363 ; free virtual = 365027
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 16813.025; main = 3550.237; forked = 13586.698
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 21847.398; main = 4271.227; forked = 17730.633
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4335.254 ; gain = 64.031 ; free physical = 240852 ; free virtual = 369516

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 6fc6aca9

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 4400.645 ; gain = 65.391 ; free physical = 241301 ; free virtual = 369965

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: b96c5547

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4592.582 ; gain = 0.000 ; free physical = 234154 ; free virtual = 362818
INFO: [Opt 31-389] Phase Retarget created 10 cells and removed 10 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 532dc141

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4592.582 ; gain = 0.000 ; free physical = 232148 ; free virtual = 360813
INFO: [Opt 31-389] Phase Constant propagation created 10 cells and removed 17 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 911c7757

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4592.582 ; gain = 0.000 ; free physical = 229453 ; free virtual = 358117
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: d8240b42

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 4592.582 ; gain = 0.000 ; free physical = 235680 ; free virtual = 364344
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 12ce51675

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 4592.582 ; gain = 0.000 ; free physical = 237873 ; free virtual = 366537
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              10  |              10  |                                              0  |
|  Constant propagation         |              10  |              17  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1692cd3bc

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 4592.582 ; gain = 0.000 ; free physical = 239872 ; free virtual = 368536

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1692cd3bc

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4592.582 ; gain = 0.000 ; free physical = 241368 ; free virtual = 370032

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1692cd3bc

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4592.582 ; gain = 0.000 ; free physical = 241360 ; free virtual = 370024

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4592.582 ; gain = 0.000 ; free physical = 241306 ; free virtual = 369970
Ending Netlist Obfuscation Task | Checksum: 1692cd3bc

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4592.582 ; gain = 0.000 ; free physical = 241286 ; free virtual = 369950
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 4592.582 ; gain = 321.359 ; free physical = 241312 ; free virtual = 369976
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Sat Jul 19 04:44:23 2025...
