#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Aug 13 23:00:12 2022
# Process ID: 15320
# Current directory: H:/Xilinx2019.1/lly/HDMI_colorRGB
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2892 H:\Xilinx2019.1\lly\HDMI_colorRGB\HDMI_colorRGB.xpr
# Log file: H:/Xilinx2019.1/lly/HDMI_colorRGB/vivado.log
# Journal file: H:/Xilinx2019.1/lly/HDMI_colorRGB\vivado.jou
#-----------------------------------------------------------
start_gui
open_project H:/Xilinx2019.1/lly/HDMI_colorRGB/HDMI_colorRGB.xpr
update_compile_order -fileset sources_1
open_bd_design {H:/Xilinx2019.1/lly/HDMI_colorRGB/HDMI_colorRGB.srcs/sources_1/bd/clk_wiz_0/clk_wiz_0.bd}
launch_runs synth_1 -jobs 4
set_property -dict [list CONFIG.FREQ_HZ {50000000}] [get_bd_ports clk_100MHz]
save_bd_design
launch_runs synth_1 -jobs 4
wait_on_run synth_1
set_property name clk_50MHz [get_bd_ports clk_100MHz]
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
set_property -dict [list CONFIG.CLK_DOMAIN {clk_wiz_0_clk_50MHz}] [get_bd_ports clk_50MHz]
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_bd_design {H:/Xilinx2019.1/lly/HDMI_colorRGB/HDMI_colorRGB.srcs/sources_1/bd/clk_wiz_0/clk_wiz_0.bd}
delete_bd_objs [get_bd_nets clk_50MHz_1] [get_bd_ports clk_50MHz]
startgroup
make_bd_pins_external  [get_bd_pins clk_wiz_0/clk_in1]
endgroup
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_bd_design {H:/Xilinx2019.1/lly/HDMI_colorRGB/HDMI_colorRGB.srcs/sources_1/bd/clk_wiz_0/clk_wiz_0.bd}
open_bd_design {H:/Xilinx2019.1/lly/HDMI_colorRGB/HDMI_colorRGB.srcs/sources_1/bd/clk_wiz_0/clk_wiz_0.bd}
open_example_project -force -dir H:/Xilinx2019.1/lly [get_ips  clk_wiz_0_clk_wiz_0_0]
open_bd_design {H:/Xilinx2019.1/lly/HDMI_colorRGB/HDMI_colorRGB.srcs/sources_1/bd/clk_wiz_0/clk_wiz_0.bd}
open_bd_design {H:/Xilinx2019.1/lly/HDMI_colorRGB/HDMI_colorRGB.srcs/sources_1/bd/clk_wiz_0/clk_wiz_0.bd}
export_ip_user_files -of_objects  [get_files H:/Xilinx2019.1/lly/HDMI_colorRGB/HDMI_colorRGB.srcs/sources_1/bd/clk_wiz_0/clk_wiz_0.bd] -no_script -reset -force -quiet
remove_files  H:/Xilinx2019.1/lly/HDMI_colorRGB/HDMI_colorRGB.srcs/sources_1/bd/clk_wiz_0/clk_wiz_0.bd
file delete -force H:/Xilinx2019.1/lly/HDMI_colorRGB/HDMI_colorRGB.srcs/sources_1/bd/clk_wiz_0
open_bd_design {H:/Xilinx2019.1/lly/HDMI_colorRGB/HDMI_colorRGB.srcs/sources_1/bd/clk_wiz_0/clk_wiz_0.bd}
create_bd_design "clk_wiz_0"
update_compile_order -fileset sources_1
open_bd_design {H:/Xilinx2019.1/lly/HDMI_colorRGB/HDMI_colorRGB.srcs/sources_1/bd/clk_wiz_0/clk_wiz_0.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
endgroup
set_property -dict [list CONFIG.PRIM_IN_FREQ.VALUE_SRC USER] [get_bd_cells clk_wiz_0]
set_property -dict [list CONFIG.PRIM_IN_FREQ {50.000} CONFIG.CLKOUT2_USED {true} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {74.25} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {371.25} CONFIG.CLKIN1_JITTER_PS {200.0} CONFIG.MMCM_DIVCLK_DIVIDE {4} CONFIG.MMCM_CLKFBOUT_MULT_F {59.375} CONFIG.MMCM_CLKIN1_PERIOD {20.000} CONFIG.MMCM_CLKIN2_PERIOD {10.0} CONFIG.MMCM_CLKOUT0_DIVIDE_F {10.000} CONFIG.MMCM_CLKOUT1_DIVIDE {2} CONFIG.NUM_OUT_CLKS {2} CONFIG.CLKOUT1_JITTER {462.435} CONFIG.CLKOUT1_PHASE_ERROR {610.813} CONFIG.CLKOUT2_JITTER {372.733} CONFIG.CLKOUT2_PHASE_ERROR {610.813}] [get_bd_cells clk_wiz_0]
startgroup
make_bd_pins_external  [get_bd_pins clk_wiz_0/clk_in1]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins clk_wiz_0/reset]
endgroup
save_bd_design
startgroup
make_bd_pins_external  [get_bd_pins clk_wiz_0/clk_out1]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins clk_wiz_0/locked]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins clk_wiz_0/clk_out2]
endgroup
startgroup
create_bd_port -dir I -from 0 -to 0 -type clk clk_in2
set_property CONFIG.FREQ_HZ 50000000 [get_bd_ports clk_in2]
endgroup
delete_bd_objs [get_bd_nets clk_in1_0_1] [get_bd_ports clk_in1_0]
delete_bd_objs [get_bd_ports clk_in2]
startgroup
create_bd_port -dir I -from 0 -to 0 -type clk clk_in1
set_property CONFIG.FREQ_HZ 50000000 [get_bd_ports clk_in1]
endgroup
set_property location {-29 -145} [get_bd_ports clk_in1]
connect_bd_net [get_bd_ports clk_in1] [get_bd_pins clk_wiz_0/clk_in1]
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_bd_design {H:/Xilinx2019.1/lly/HDMI_colorRGB/HDMI_colorRGB.srcs/sources_1/bd/clk_wiz_0/clk_wiz_0.bd}
set_property name clk_out1 [get_bd_ports clk_out1_0]
set_property name locked [get_bd_ports locked_0]
set_property name clk_out2 [get_bd_ports clk_out2_0]
set_property name reset [get_bd_ports reset_0]
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
