{
  "Top": "snn_top_hls",
  "RtlTop": "snn_top_hls",
  "RtlPrefix": "",
  "RtlSubPrefix": "snn_top_hls_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "ctrl_reg": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_uint<32>",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_ctrl",
          "name": "ctrl_reg",
          "usage": "data",
          "direction": "in"
        }]
    },
    "config_reg": {
      "index": "1",
      "direction": "in",
      "srcType": "ap_uint<32>",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_ctrl",
          "name": "config_reg",
          "usage": "data",
          "direction": "in"
        }]
    },
    "mode_reg": {
      "index": "2",
      "direction": "in",
      "srcType": "ap_uint<32>",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_ctrl",
          "name": "mode_reg",
          "usage": "data",
          "direction": "in"
        }]
    },
    "time_steps_reg": {
      "index": "3",
      "direction": "in",
      "srcType": "ap_uint<32>",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_ctrl",
          "name": "time_steps_reg",
          "usage": "data",
          "direction": "in"
        }]
    },
    "learning_params": {
      "index": "4",
      "direction": "in",
      "srcType": "learning_params_t",
      "srcSize": "144",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_ctrl",
          "name": "learning_params_1",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_ctrl",
          "name": "learning_params_2",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_ctrl",
          "name": "learning_params_3",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_ctrl",
          "name": "learning_params_4",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_ctrl",
          "name": "learning_params_5",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "encoder_config": {
      "index": "5",
      "direction": "in",
      "srcType": "encoder_config_t",
      "srcSize": "144",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_ctrl",
          "name": "encoder_config_1",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_ctrl",
          "name": "encoder_config_2",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_ctrl",
          "name": "encoder_config_3",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_ctrl",
          "name": "encoder_config_4",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_ctrl",
          "name": "encoder_config_5",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "status_reg": {
      "index": "6",
      "direction": "out",
      "srcType": "ap_uint<32>&",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_ctrl",
          "name": "status_reg",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_ctrl",
          "name": "status_reg_ctrl",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "spike_count_reg": {
      "index": "7",
      "direction": "out",
      "srcType": "ap_uint<32>&",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_ctrl",
          "name": "spike_count_reg",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_ctrl",
          "name": "spike_count_reg_ctrl",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "weight_sum_reg": {
      "index": "8",
      "direction": "out",
      "srcType": "ap_uint<32>&",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_ctrl",
          "name": "weight_sum_reg",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_ctrl",
          "name": "weight_sum_reg_ctrl",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "version_reg": {
      "index": "9",
      "direction": "out",
      "srcType": "ap_uint<32>&",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_ctrl",
          "name": "version_reg",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_ctrl",
          "name": "version_reg_ctrl",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "s_axis_spikes": {
      "index": "10",
      "direction": "in",
      "srcType": "stream<hls::axis<ap_uint<32>, 1UL, 1UL, 1UL, (unsigned char)'8', false>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "s_axis_spikes",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "s_axis_data": {
      "index": "11",
      "direction": "in",
      "srcType": "stream<input_data_t, 0>&",
      "srcSize": "6272",
      "hwRefs": [{
          "type": "interface",
          "interface": "s_axis_data",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "s_axis_weights": {
      "index": "12",
      "direction": "in",
      "srcType": "stream<hls::axis<ap_uint<32>, 1UL, 1UL, 1UL, (unsigned char)'8', false>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "s_axis_weights",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "m_axis_spikes": {
      "index": "13",
      "direction": "out",
      "srcType": "stream<hls::axis<ap_uint<32>, 1UL, 1UL, 1UL, (unsigned char)'8', false>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "m_axis_spikes",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "m_axis_weights": {
      "index": "14",
      "direction": "out",
      "srcType": "stream<hls::axis<ap_uint<32>, 1UL, 1UL, 1UL, (unsigned char)'8', false>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "m_axis_weights",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "reward_signal": {
      "index": "15",
      "direction": "in",
      "srcType": "ap_int<8>",
      "srcSize": "8",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_ctrl",
          "name": "reward_signal",
          "usage": "data",
          "direction": "in"
        }]
    },
    "spike_in_valid": {
      "index": "16",
      "direction": "out",
      "srcType": "ap_uint<1>&",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "spike_in_valid",
          "name": "spike_in_valid",
          "usage": "data",
          "direction": "out"
        }]
    },
    "spike_in_neuron_id": {
      "index": "17",
      "direction": "out",
      "srcType": "ap_uint<8>&",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "spike_in_neuron_id",
          "name": "spike_in_neuron_id",
          "usage": "data",
          "direction": "out"
        }]
    },
    "spike_in_weight": {
      "index": "18",
      "direction": "out",
      "srcType": "ap_int<8>&",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "spike_in_weight",
          "name": "spike_in_weight",
          "usage": "data",
          "direction": "out"
        }]
    },
    "spike_in_ready": {
      "index": "19",
      "direction": "in",
      "srcType": "ap_uint<1>",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "spike_in_ready",
          "name": "spike_in_ready",
          "usage": "data",
          "direction": "in"
        }]
    },
    "spike_out_valid": {
      "index": "20",
      "direction": "in",
      "srcType": "ap_uint<1>",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "spike_out_valid",
          "name": "spike_out_valid",
          "usage": "data",
          "direction": "in"
        }]
    },
    "spike_out_neuron_id": {
      "index": "21",
      "direction": "in",
      "srcType": "ap_uint<8>",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "spike_out_neuron_id",
          "name": "spike_out_neuron_id",
          "usage": "data",
          "direction": "in"
        }]
    },
    "spike_out_weight": {
      "index": "22",
      "direction": "in",
      "srcType": "ap_int<8>",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "spike_out_weight",
          "name": "spike_out_weight",
          "usage": "data",
          "direction": "in"
        }]
    },
    "spike_out_ready": {
      "index": "23",
      "direction": "out",
      "srcType": "ap_uint<1>&",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "spike_out_ready",
          "name": "spike_out_ready",
          "usage": "data",
          "direction": "out"
        }]
    },
    "snn_enable": {
      "index": "24",
      "direction": "out",
      "srcType": "ap_uint<1>&",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "snn_enable",
          "name": "snn_enable",
          "usage": "data",
          "direction": "out"
        }]
    },
    "snn_reset": {
      "index": "25",
      "direction": "out",
      "srcType": "ap_uint<1>&",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "snn_reset",
          "name": "snn_reset",
          "usage": "data",
          "direction": "out"
        }]
    },
    "threshold_out": {
      "index": "26",
      "direction": "out",
      "srcType": "ap_uint<16>&",
      "srcSize": "16",
      "hwRefs": [{
          "type": "port",
          "interface": "threshold_out",
          "name": "threshold_out",
          "usage": "data",
          "direction": "out"
        }]
    },
    "leak_rate_out": {
      "index": "27",
      "direction": "out",
      "srcType": "ap_uint<16>&",
      "srcSize": "16",
      "hwRefs": [{
          "type": "port",
          "interface": "leak_rate_out",
          "name": "leak_rate_out",
          "usage": "data",
          "direction": "out"
        }]
    },
    "snn_ready": {
      "index": "28",
      "direction": "in",
      "srcType": "ap_uint<1>",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "snn_ready",
          "name": "snn_ready",
          "usage": "data",
          "direction": "in"
        }]
    },
    "snn_busy": {
      "index": "29",
      "direction": "in",
      "srcType": "ap_uint<1>",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "snn_busy",
          "name": "snn_busy",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -flow=none",
      "config_export -format=ip_catalog"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "snn_top_hls"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "31 ~ 4590401073",
    "Latency": "30"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "snn_top_hls",
    "Version": "1.0",
    "DisplayName": "Snn_top_hls",
    "Revision": "2114383375",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_snn_top_hls_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/src\/snn_top_hls.cpp"],
    "TestBench": ["..\/..\/test\/test_snn_top_hls.cpp"],
    "Vhdl": [
      "impl\/vhdl\/snn_top_hls_apply_rstdp_reward.vhd",
      "impl\/vhdl\/snn_top_hls_apply_rstdp_reward_Pipeline_RSTDP_INNER.vhd",
      "impl\/vhdl\/snn_top_hls_ctrl_s_axi.vhd",
      "impl\/vhdl\/snn_top_hls_decay_eligibility_traces.vhd",
      "impl\/vhdl\/snn_top_hls_decay_eligibility_traces_Pipeline_DECAY_POST.vhd",
      "impl\/vhdl\/snn_top_hls_decay_eligibility_traces_Pipeline_DECAY_PRE.vhd",
      "impl\/vhdl\/snn_top_hls_encoder_frame_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/snn_top_hls_encoder_reset_temporal_state.vhd",
      "impl\/vhdl\/snn_top_hls_fifo_w41_d32_A.vhd",
      "impl\/vhdl\/snn_top_hls_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/snn_top_hls_mul_8ns_8ns_16_1_1.vhd",
      "impl\/vhdl\/snn_top_hls_mul_8ns_16ns_24_1_1.vhd",
      "impl\/vhdl\/snn_top_hls_mul_8s_8s_16_1_1.vhd",
      "impl\/vhdl\/snn_top_hls_mul_16ns_8ns_24_1_1.vhd",
      "impl\/vhdl\/snn_top_hls_p_ZL13weight_memory_0_0_RAM_2P_BRAM_1R1W.vhd",
      "impl\/vhdl\/snn_top_hls_p_ZL15pre_eligibility_0_RAM_2P_BRAM_1R1W.vhd",
      "impl\/vhdl\/snn_top_hls_p_ZL17encoder_phase_acc_0_RAM_2P_BRAM_1R1W.vhd",
      "impl\/vhdl\/snn_top_hls_p_ZL22encoder_temporal_fired_0_RAM_2P_BRAM_1R1W.vhd",
      "impl\/vhdl\/snn_top_hls_p_ZL22encoder_temporal_start_0_RAM_2P_BRAM_1R1W.vhd",
      "impl\/vhdl\/snn_top_hls_pre_traces_last_spike_time_0_RAM_2P_BRAM_1R1W.vhd",
      "impl\/vhdl\/snn_top_hls_process_post_spike_aer.vhd",
      "impl\/vhdl\/snn_top_hls_process_post_spike_aer_Pipeline_LTP_LOOP.vhd",
      "impl\/vhdl\/snn_top_hls_process_pre_spike_aer.vhd",
      "impl\/vhdl\/snn_top_hls_process_pre_spike_aer_Pipeline_LTD_LOOP.vhd",
      "impl\/vhdl\/snn_top_hls_process_pre_spike_aer_Pipeline_LTD_LOOP_EXP_DECAY_LUT_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/snn_top_hls_regslice_both.vhd",
      "impl\/vhdl\/snn_top_hls_run_encoder_once.vhd",
      "impl\/vhdl\/snn_top_hls_run_encoder_once_Pipeline_ENCODER_LOOP.vhd",
      "impl\/vhdl\/snn_top_hls_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER.vhd",
      "impl\/vhdl\/snn_top_hls_snn_top_hls_Pipeline_RESET_ELIG.vhd",
      "impl\/vhdl\/snn_top_hls_snn_top_hls_Pipeline_RESET_ENCODER.vhd",
      "impl\/vhdl\/snn_top_hls_snn_top_hls_Pipeline_RESET_TRACES.vhd",
      "impl\/vhdl\/snn_top_hls_snn_top_hls_Pipeline_WEIGHT_SUM.vhd",
      "impl\/vhdl\/snn_top_hls_sparsemux_7_2_2_1_1.vhd",
      "impl\/vhdl\/snn_top_hls_sparsemux_9_2_8_1_1.vhd",
      "impl\/vhdl\/snn_top_hls_sparsemux_9_3_7_1_1.vhd",
      "impl\/vhdl\/snn_top_hls_sparsemux_17_3_8_1_1.vhd",
      "impl\/vhdl\/snn_top_hls_sparsemux_17_3_16_1_1.vhd",
      "impl\/vhdl\/snn_top_hls_urem_32ns_16ns_16_36_1.vhd",
      "impl\/vhdl\/snn_top_hls.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/snn_top_hls_apply_rstdp_reward.v",
      "impl\/verilog\/snn_top_hls_apply_rstdp_reward_Pipeline_RSTDP_INNER.v",
      "impl\/verilog\/snn_top_hls_ctrl_s_axi.v",
      "impl\/verilog\/snn_top_hls_decay_eligibility_traces.v",
      "impl\/verilog\/snn_top_hls_decay_eligibility_traces_Pipeline_DECAY_POST.v",
      "impl\/verilog\/snn_top_hls_decay_eligibility_traces_Pipeline_DECAY_PRE.v",
      "impl\/verilog\/snn_top_hls_encoder_frame_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/snn_top_hls_encoder_frame_RAM_AUTO_1R1W.v",
      "impl\/verilog\/snn_top_hls_encoder_reset_temporal_state.v",
      "impl\/verilog\/snn_top_hls_fifo_w41_d32_A.v",
      "impl\/verilog\/snn_top_hls_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/snn_top_hls_hls_deadlock_idx0_monitor.v",
      "impl\/verilog\/snn_top_hls_hls_deadlock_kernel_monitor_top.vh",
      "impl\/verilog\/snn_top_hls_mul_8ns_8ns_16_1_1.v",
      "impl\/verilog\/snn_top_hls_mul_8ns_16ns_24_1_1.v",
      "impl\/verilog\/snn_top_hls_mul_8s_8s_16_1_1.v",
      "impl\/verilog\/snn_top_hls_mul_16ns_8ns_24_1_1.v",
      "impl\/verilog\/snn_top_hls_p_ZL13weight_memory_0_0_RAM_2P_BRAM_1R1W.dat",
      "impl\/verilog\/snn_top_hls_p_ZL13weight_memory_0_0_RAM_2P_BRAM_1R1W.v",
      "impl\/verilog\/snn_top_hls_p_ZL15pre_eligibility_0_RAM_2P_BRAM_1R1W.dat",
      "impl\/verilog\/snn_top_hls_p_ZL15pre_eligibility_0_RAM_2P_BRAM_1R1W.v",
      "impl\/verilog\/snn_top_hls_p_ZL17encoder_phase_acc_0_RAM_2P_BRAM_1R1W.dat",
      "impl\/verilog\/snn_top_hls_p_ZL17encoder_phase_acc_0_RAM_2P_BRAM_1R1W.v",
      "impl\/verilog\/snn_top_hls_p_ZL22encoder_temporal_fired_0_RAM_2P_BRAM_1R1W.dat",
      "impl\/verilog\/snn_top_hls_p_ZL22encoder_temporal_fired_0_RAM_2P_BRAM_1R1W.v",
      "impl\/verilog\/snn_top_hls_p_ZL22encoder_temporal_start_0_RAM_2P_BRAM_1R1W.dat",
      "impl\/verilog\/snn_top_hls_p_ZL22encoder_temporal_start_0_RAM_2P_BRAM_1R1W.v",
      "impl\/verilog\/snn_top_hls_pre_traces_last_spike_time_0_RAM_2P_BRAM_1R1W.dat",
      "impl\/verilog\/snn_top_hls_pre_traces_last_spike_time_0_RAM_2P_BRAM_1R1W.v",
      "impl\/verilog\/snn_top_hls_process_post_spike_aer.v",
      "impl\/verilog\/snn_top_hls_process_post_spike_aer_Pipeline_LTP_LOOP.v",
      "impl\/verilog\/snn_top_hls_process_pre_spike_aer.v",
      "impl\/verilog\/snn_top_hls_process_pre_spike_aer_Pipeline_LTD_LOOP.v",
      "impl\/verilog\/snn_top_hls_process_pre_spike_aer_Pipeline_LTD_LOOP_EXP_DECAY_LUT_ROM_AUTO_1R.dat",
      "impl\/verilog\/snn_top_hls_process_pre_spike_aer_Pipeline_LTD_LOOP_EXP_DECAY_LUT_ROM_AUTO_1R.v",
      "impl\/verilog\/snn_top_hls_regslice_both.v",
      "impl\/verilog\/snn_top_hls_run_encoder_once.v",
      "impl\/verilog\/snn_top_hls_run_encoder_once_Pipeline_ENCODER_LOOP.v",
      "impl\/verilog\/snn_top_hls_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER.v",
      "impl\/verilog\/snn_top_hls_snn_top_hls_Pipeline_RESET_ELIG.v",
      "impl\/verilog\/snn_top_hls_snn_top_hls_Pipeline_RESET_ENCODER.v",
      "impl\/verilog\/snn_top_hls_snn_top_hls_Pipeline_RESET_TRACES.v",
      "impl\/verilog\/snn_top_hls_snn_top_hls_Pipeline_WEIGHT_SUM.v",
      "impl\/verilog\/snn_top_hls_sparsemux_7_2_2_1_1.v",
      "impl\/verilog\/snn_top_hls_sparsemux_9_2_8_1_1.v",
      "impl\/verilog\/snn_top_hls_sparsemux_9_3_7_1_1.v",
      "impl\/verilog\/snn_top_hls_sparsemux_17_3_8_1_1.v",
      "impl\/verilog\/snn_top_hls_sparsemux_17_3_16_1_1.v",
      "impl\/verilog\/snn_top_hls_urem_32ns_16ns_16_36_1.v",
      "impl\/verilog\/snn_top_hls.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/snn_top_hls_v1_0\/data\/snn_top_hls.mdd",
      "impl\/misc\/drivers\/snn_top_hls_v1_0\/data\/snn_top_hls.tcl",
      "impl\/misc\/drivers\/snn_top_hls_v1_0\/data\/snn_top_hls.yaml",
      "impl\/misc\/drivers\/snn_top_hls_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/snn_top_hls_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/snn_top_hls_v1_0\/src\/xsnn_top_hls.c",
      "impl\/misc\/drivers\/snn_top_hls_v1_0\/src\/xsnn_top_hls.h",
      "impl\/misc\/drivers\/snn_top_hls_v1_0\/src\/xsnn_top_hls_hw.h",
      "impl\/misc\/drivers\/snn_top_hls_v1_0\/src\/xsnn_top_hls_linux.c",
      "impl\/misc\/drivers\/snn_top_hls_v1_0\/src\/xsnn_top_hls_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/snn_top_hls.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      
    ]
  },
  "Interfaces": {
    "s_axi_ctrl": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "8",
      "portPrefix": "s_axi_ctrl_",
      "paramPrefix": "C_S_AXI_CTRL_",
      "ports": [
        "s_axi_ctrl_ARADDR",
        "s_axi_ctrl_ARREADY",
        "s_axi_ctrl_ARVALID",
        "s_axi_ctrl_AWADDR",
        "s_axi_ctrl_AWREADY",
        "s_axi_ctrl_AWVALID",
        "s_axi_ctrl_BREADY",
        "s_axi_ctrl_BRESP",
        "s_axi_ctrl_BVALID",
        "s_axi_ctrl_RDATA",
        "s_axi_ctrl_RREADY",
        "s_axi_ctrl_RRESP",
        "s_axi_ctrl_RVALID",
        "s_axi_ctrl_WDATA",
        "s_axi_ctrl_WREADY",
        "s_axi_ctrl_WSTRB",
        "s_axi_ctrl_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "ctrl_reg",
          "access": "W",
          "description": "Data signal of ctrl_reg",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "ctrl_reg",
              "access": "W",
              "description": "Bit 31 to 0 of ctrl_reg"
            }]
        },
        {
          "offset": "0x18",
          "name": "config_reg",
          "access": "W",
          "description": "Data signal of config_reg",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "config_reg",
              "access": "W",
              "description": "Bit 31 to 0 of config_reg"
            }]
        },
        {
          "offset": "0x20",
          "name": "mode_reg",
          "access": "W",
          "description": "Data signal of mode_reg",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "mode_reg",
              "access": "W",
              "description": "Bit 31 to 0 of mode_reg"
            }]
        },
        {
          "offset": "0x28",
          "name": "time_steps_reg",
          "access": "W",
          "description": "Data signal of time_steps_reg",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "time_steps_reg",
              "access": "W",
              "description": "Bit 31 to 0 of time_steps_reg"
            }]
        },
        {
          "offset": "0x30",
          "name": "learning_params_1",
          "access": "W",
          "description": "Data signal of learning_params",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "learning_params",
              "access": "W",
              "description": "Bit 31 to 0 of learning_params"
            }]
        },
        {
          "offset": "0x34",
          "name": "learning_params_2",
          "access": "W",
          "description": "Data signal of learning_params",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "learning_params",
              "access": "W",
              "description": "Bit 63 to 32 of learning_params"
            }]
        },
        {
          "offset": "0x38",
          "name": "learning_params_3",
          "access": "W",
          "description": "Data signal of learning_params",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "learning_params",
              "access": "W",
              "description": "Bit 95 to 64 of learning_params"
            }]
        },
        {
          "offset": "0x3c",
          "name": "learning_params_4",
          "access": "W",
          "description": "Data signal of learning_params",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "learning_params",
              "access": "W",
              "description": "Bit 127 to 96 of learning_params"
            }]
        },
        {
          "offset": "0x40",
          "name": "learning_params_5",
          "access": "W",
          "description": "Data signal of learning_params",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "16",
              "name": "learning_params",
              "access": "W",
              "description": "Bit 143 to 128 of learning_params"
            },
            {
              "offset": "16",
              "width": "16",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x48",
          "name": "encoder_config_1",
          "access": "W",
          "description": "Data signal of encoder_config",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "encoder_config",
              "access": "W",
              "description": "Bit 31 to 0 of encoder_config"
            }]
        },
        {
          "offset": "0x4c",
          "name": "encoder_config_2",
          "access": "W",
          "description": "Data signal of encoder_config",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "encoder_config",
              "access": "W",
              "description": "Bit 63 to 32 of encoder_config"
            }]
        },
        {
          "offset": "0x50",
          "name": "encoder_config_3",
          "access": "W",
          "description": "Data signal of encoder_config",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "encoder_config",
              "access": "W",
              "description": "Bit 95 to 64 of encoder_config"
            }]
        },
        {
          "offset": "0x54",
          "name": "encoder_config_4",
          "access": "W",
          "description": "Data signal of encoder_config",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "encoder_config",
              "access": "W",
              "description": "Bit 127 to 96 of encoder_config"
            }]
        },
        {
          "offset": "0x58",
          "name": "encoder_config_5",
          "access": "W",
          "description": "Data signal of encoder_config",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "16",
              "name": "encoder_config",
              "access": "W",
              "description": "Bit 143 to 128 of encoder_config"
            },
            {
              "offset": "16",
              "width": "16",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x60",
          "name": "status_reg",
          "access": "R",
          "description": "Data signal of status_reg",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "status_reg",
              "access": "R",
              "description": "Bit 31 to 0 of status_reg"
            }]
        },
        {
          "offset": "0x64",
          "name": "status_reg_ctrl",
          "access": "R",
          "description": "Control signal of status_reg",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "status_reg_ap_vld",
              "access": "R",
              "description": "Control signal status_reg_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x70",
          "name": "spike_count_reg",
          "access": "R",
          "description": "Data signal of spike_count_reg",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "spike_count_reg",
              "access": "R",
              "description": "Bit 31 to 0 of spike_count_reg"
            }]
        },
        {
          "offset": "0x74",
          "name": "spike_count_reg_ctrl",
          "access": "R",
          "description": "Control signal of spike_count_reg",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "spike_count_reg_ap_vld",
              "access": "R",
              "description": "Control signal spike_count_reg_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x80",
          "name": "weight_sum_reg",
          "access": "R",
          "description": "Data signal of weight_sum_reg",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "weight_sum_reg",
              "access": "R",
              "description": "Bit 31 to 0 of weight_sum_reg"
            }]
        },
        {
          "offset": "0x84",
          "name": "weight_sum_reg_ctrl",
          "access": "R",
          "description": "Control signal of weight_sum_reg",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "weight_sum_reg_ap_vld",
              "access": "R",
              "description": "Control signal weight_sum_reg_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x90",
          "name": "version_reg",
          "access": "R",
          "description": "Data signal of version_reg",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "version_reg",
              "access": "R",
              "description": "Bit 31 to 0 of version_reg"
            }]
        },
        {
          "offset": "0x94",
          "name": "version_reg_ctrl",
          "access": "R",
          "description": "Control signal of version_reg",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "version_reg_ap_vld",
              "access": "R",
              "description": "Control signal version_reg_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0xa0",
          "name": "reward_signal",
          "access": "W",
          "description": "Data signal of reward_signal",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "8",
              "name": "reward_signal",
              "access": "W",
              "description": "Bit 7 to 0 of reward_signal"
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "ctrl_reg"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "24",
          "argName": "config_reg"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "32",
          "argName": "mode_reg"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "40",
          "argName": "time_steps_reg"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "48",
          "argName": "learning_params"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "72",
          "argName": "encoder_config"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "96",
          "argName": "status_reg"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "112",
          "argName": "spike_count_reg"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "128",
          "argName": "weight_sum_reg"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "144",
          "argName": "version_reg"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "160",
          "argName": "reward_signal"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_ctrl:s_axis_spikes:s_axis_data:s_axis_weights:m_axis_spikes:m_axis_weights",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "s_axis_spikes": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "direction": "in",
      "dataWidth": "32",
      "portPrefix": "s_axis_spikes_",
      "ports": [
        "s_axis_spikes_TDATA",
        "s_axis_spikes_TDEST",
        "s_axis_spikes_TID",
        "s_axis_spikes_TKEEP",
        "s_axis_spikes_TLAST",
        "s_axis_spikes_TREADY",
        "s_axis_spikes_TSTRB",
        "s_axis_spikes_TUSER",
        "s_axis_spikes_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "s_axis_spikes"
        }]
    },
    "s_axis_data": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "direction": "in",
      "dataWidth": "6272",
      "portPrefix": "s_axis_data_",
      "ports": [
        "s_axis_data_TDATA",
        "s_axis_data_TREADY",
        "s_axis_data_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "s_axis_data"
        }]
    },
    "s_axis_weights": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "direction": "in",
      "dataWidth": "32",
      "portPrefix": "s_axis_weights_",
      "ports": [
        "s_axis_weights_TDATA",
        "s_axis_weights_TDEST",
        "s_axis_weights_TID",
        "s_axis_weights_TKEEP",
        "s_axis_weights_TLAST",
        "s_axis_weights_TREADY",
        "s_axis_weights_TSTRB",
        "s_axis_weights_TUSER",
        "s_axis_weights_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "s_axis_weights"
        }]
    },
    "m_axis_spikes": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "direction": "out",
      "dataWidth": "32",
      "portPrefix": "m_axis_spikes_",
      "ports": [
        "m_axis_spikes_TDATA",
        "m_axis_spikes_TDEST",
        "m_axis_spikes_TID",
        "m_axis_spikes_TKEEP",
        "m_axis_spikes_TLAST",
        "m_axis_spikes_TREADY",
        "m_axis_spikes_TSTRB",
        "m_axis_spikes_TUSER",
        "m_axis_spikes_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "m_axis_spikes"
        }]
    },
    "m_axis_weights": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "direction": "out",
      "dataWidth": "32",
      "portPrefix": "m_axis_weights_",
      "ports": [
        "m_axis_weights_TDATA",
        "m_axis_weights_TDEST",
        "m_axis_weights_TID",
        "m_axis_weights_TKEEP",
        "m_axis_weights_TLAST",
        "m_axis_weights_TREADY",
        "m_axis_weights_TSTRB",
        "m_axis_weights_TUSER",
        "m_axis_weights_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "m_axis_weights"
        }]
    },
    "spike_in_valid": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "master",
      "dataWidth": "1",
      "portMap": {"spike_in_valid": "DATA"},
      "ports": ["spike_in_valid"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "spike_in_valid"
        }]
    },
    "spike_in_neuron_id": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "master",
      "dataWidth": "8",
      "portMap": {"spike_in_neuron_id": "DATA"},
      "ports": ["spike_in_neuron_id"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "spike_in_neuron_id"
        }]
    },
    "spike_in_weight": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "master",
      "dataWidth": "8",
      "portMap": {"spike_in_weight": "DATA"},
      "ports": ["spike_in_weight"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "spike_in_weight"
        }]
    },
    "spike_in_ready": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "1",
      "portMap": {"spike_in_ready": "DATA"},
      "ports": ["spike_in_ready"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "spike_in_ready"
        }]
    },
    "spike_out_valid": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "1",
      "portMap": {"spike_out_valid": "DATA"},
      "ports": ["spike_out_valid"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "spike_out_valid"
        }]
    },
    "spike_out_neuron_id": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "8",
      "portMap": {"spike_out_neuron_id": "DATA"},
      "ports": ["spike_out_neuron_id"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "spike_out_neuron_id"
        }]
    },
    "spike_out_weight": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "8",
      "portMap": {"spike_out_weight": "DATA"},
      "ports": ["spike_out_weight"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "spike_out_weight"
        }]
    },
    "spike_out_ready": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "master",
      "dataWidth": "1",
      "portMap": {"spike_out_ready": "DATA"},
      "ports": ["spike_out_ready"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "spike_out_ready"
        }]
    },
    "snn_enable": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "master",
      "dataWidth": "1",
      "portMap": {"snn_enable": "DATA"},
      "ports": ["snn_enable"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "snn_enable"
        }]
    },
    "snn_reset": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "master",
      "dataWidth": "1",
      "portMap": {"snn_reset": "DATA"},
      "ports": ["snn_reset"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "snn_reset"
        }]
    },
    "threshold_out": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "master",
      "dataWidth": "16",
      "portMap": {"threshold_out": "DATA"},
      "ports": ["threshold_out"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "threshold_out"
        }]
    },
    "leak_rate_out": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "master",
      "dataWidth": "16",
      "portMap": {"leak_rate_out": "DATA"},
      "ports": ["leak_rate_out"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "leak_rate_out"
        }]
    },
    "snn_ready": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "1",
      "portMap": {"snn_ready": "DATA"},
      "ports": ["snn_ready"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "snn_ready"
        }]
    },
    "snn_busy": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "1",
      "portMap": {"snn_busy": "DATA"},
      "ports": ["snn_busy"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "snn_busy"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_ctrl_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_ctrl_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_ctrl_AWADDR": {
      "dir": "in",
      "width": "8"
    },
    "s_axi_ctrl_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_ctrl_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_ctrl_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_ctrl_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_ctrl_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_ctrl_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_ctrl_ARADDR": {
      "dir": "in",
      "width": "8"
    },
    "s_axi_ctrl_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_ctrl_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_ctrl_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_ctrl_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_ctrl_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_ctrl_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_ctrl_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "s_axis_spikes_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axis_spikes_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axis_spikes_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axis_spikes_TDEST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "s_axis_spikes_TKEEP": {
      "dir": "in",
      "width": "4"
    },
    "s_axis_spikes_TSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axis_spikes_TUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "s_axis_spikes_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "s_axis_spikes_TID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "s_axis_data_TDATA": {
      "dir": "in",
      "width": "6272"
    },
    "s_axis_data_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axis_data_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axis_weights_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axis_weights_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axis_weights_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axis_weights_TDEST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "s_axis_weights_TKEEP": {
      "dir": "in",
      "width": "4"
    },
    "s_axis_weights_TSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axis_weights_TUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "s_axis_weights_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "s_axis_weights_TID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axis_spikes_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axis_spikes_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axis_spikes_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axis_spikes_TDEST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axis_spikes_TKEEP": {
      "dir": "out",
      "width": "4"
    },
    "m_axis_spikes_TSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axis_spikes_TUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axis_spikes_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axis_spikes_TID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axis_weights_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axis_weights_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axis_weights_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axis_weights_TDEST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axis_weights_TKEEP": {
      "dir": "out",
      "width": "4"
    },
    "m_axis_weights_TSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axis_weights_TUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axis_weights_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axis_weights_TID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "spike_in_valid": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "spike_in_neuron_id": {
      "dir": "out",
      "width": "8"
    },
    "spike_in_weight": {
      "dir": "out",
      "width": "8"
    },
    "spike_in_ready": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "spike_out_valid": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "spike_out_neuron_id": {
      "dir": "in",
      "width": "8"
    },
    "spike_out_weight": {
      "dir": "in",
      "width": "8"
    },
    "spike_out_ready": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "snn_enable": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "snn_reset": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "threshold_out": {
      "dir": "out",
      "width": "16"
    },
    "leak_rate_out": {
      "dir": "out",
      "width": "16"
    },
    "snn_ready": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "snn_busy": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "snn_top_hls",
      "BindInstances": "encoder_spikes_fifo_U checkpoint_mode_fu_6075_p2 stdp_mode_fu_6081_p2 stdp_active_fu_6087_p2 icmp_ln682_fu_6093_p2 time_steps_1_fu_6103_p3 xor_ln690_fu_6131_p2 or_ln690_fu_6137_p2 icmp_ln771_fu_12543_p2 and_ln771_fu_12548_p2 and_ln794_fu_12586_p2 or_ln863_fu_12590_p2 and_ln857_fu_12594_p2 and_ln857_1_fu_12598_p2 icmp_ln782_fu_12611_p2 t_2_fu_12616_p2 sparsemux_17_3_8_1_1_U470 new_elig_fu_12754_p2 icmp_ln521_fu_12770_p2 select_ln521_fu_12780_p3 add_ln826_fu_12805_p2 sparsemux_17_3_8_1_1_U471 new_elig_1_fu_12887_p2 icmp_ln528_1_fu_12903_p2 select_ln528_fu_12913_p3 sparsemux_9_2_8_1_1_U472 add_ln877_fu_12964_p2 add_ln888_fu_13013_p2 icmp_ln782_1_fu_12622_p2 p_ZL22encoder_temporal_fired_0_U p_ZL22encoder_temporal_start_0_U p_ZL22encoder_temporal_fired_1_U p_ZL22encoder_temporal_start_1_U p_ZL22encoder_temporal_fired_2_U p_ZL22encoder_temporal_start_2_U p_ZL22encoder_temporal_fired_3_U p_ZL22encoder_temporal_start_3_U p_ZL22encoder_temporal_fired_4_U p_ZL22encoder_temporal_start_4_U p_ZL22encoder_temporal_fired_5_U p_ZL22encoder_temporal_start_5_U p_ZL22encoder_temporal_fired_6_U p_ZL22encoder_temporal_start_6_U p_ZL22encoder_temporal_fired_7_U p_ZL22encoder_temporal_start_7_U p_ZL15pre_eligibility_0_U p_ZL16post_eligibility_0_U p_ZL15pre_eligibility_1_U p_ZL16post_eligibility_1_U p_ZL15pre_eligibility_2_U p_ZL16post_eligibility_2_U p_ZL15pre_eligibility_3_U p_ZL16post_eligibility_3_U p_ZL15pre_eligibility_4_U p_ZL16post_eligibility_4_U p_ZL15pre_eligibility_5_U p_ZL16post_eligibility_5_U p_ZL15pre_eligibility_6_U p_ZL16post_eligibility_6_U p_ZL15pre_eligibility_7_U p_ZL16post_eligibility_7_U pre_traces_trace_0_U pre_traces_last_spike_time_0_U post_traces_trace_0_U post_traces_last_spike_time_0_U pre_traces_trace_1_U pre_traces_last_spike_time_1_U post_traces_trace_1_U post_traces_last_spike_time_1_U pre_traces_trace_2_U pre_traces_last_spike_time_2_U post_traces_trace_2_U post_traces_last_spike_time_2_U pre_traces_trace_3_U pre_traces_last_spike_time_3_U post_traces_trace_3_U post_traces_last_spike_time_3_U pre_traces_trace_4_U pre_traces_last_spike_time_4_U post_traces_trace_4_U post_traces_last_spike_time_4_U pre_traces_trace_5_U pre_traces_last_spike_time_5_U post_traces_trace_5_U post_traces_last_spike_time_5_U pre_traces_trace_6_U pre_traces_last_spike_time_6_U post_traces_trace_6_U post_traces_last_spike_time_6_U pre_traces_trace_7_U pre_traces_last_spike_time_7_U post_traces_trace_7_U post_traces_last_spike_time_7_U p_ZL17encoder_phase_acc_0_U p_ZL17encoder_phase_acc_1_U p_ZL17encoder_phase_acc_2_U p_ZL17encoder_phase_acc_3_U p_ZL17encoder_phase_acc_4_U p_ZL17encoder_phase_acc_5_U p_ZL17encoder_phase_acc_6_U p_ZL17encoder_phase_acc_7_U p_ZL13weight_memory_0_0_U p_ZL13weight_memory_0_1_U p_ZL13weight_memory_1_0_U p_ZL13weight_memory_1_1_U p_ZL13weight_memory_2_0_U p_ZL13weight_memory_2_1_U p_ZL13weight_memory_3_0_U p_ZL13weight_memory_3_1_U encoder_frame_U EXP_DECAY_LUT_U ctrl_s_axi_U",
      "Instances": [
        {
          "ModuleName": "encoder_reset_temporal_state",
          "InstanceName": "grp_encoder_reset_temporal_state_fu_5375",
          "BindInstances": "icmp_ln47_fu_398_p2 add_ln47_fu_404_p2"
        },
        {
          "ModuleName": "snn_top_hls_Pipeline_RESET_ELIG",
          "InstanceName": "grp_snn_top_hls_Pipeline_RESET_ELIG_fu_5413",
          "BindInstances": "icmp_ln702_fu_390_p2 add_ln702_fu_396_p2"
        },
        {
          "ModuleName": "snn_top_hls_Pipeline_RESET_TRACES",
          "InstanceName": "grp_snn_top_hls_Pipeline_RESET_TRACES_fu_5449",
          "BindInstances": "icmp_ln709_fu_712_p2 add_ln709_fu_718_p2"
        },
        {
          "ModuleName": "snn_top_hls_Pipeline_RESET_ENCODER",
          "InstanceName": "grp_snn_top_hls_Pipeline_RESET_ENCODER_fu_5517",
          "BindInstances": "icmp_ln717_fu_230_p2 add_ln717_fu_236_p2"
        },
        {
          "ModuleName": "snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER",
          "InstanceName": "grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_5537",
          "BindInstances": "icmp_ln724_fu_250_p2 add_ln724_1_fu_256_p2 add_ln724_fu_322_p2 icmp_ln725_fu_270_p2 select_ln724_fu_276_p3 select_ln724_1_fu_328_p3 add_ln725_fu_308_p2"
        },
        {
          "ModuleName": "run_encoder_once",
          "InstanceName": "grp_run_encoder_once_fu_5557",
          "Instances": [{
              "ModuleName": "run_encoder_once_Pipeline_ENCODER_LOOP",
              "InstanceName": "grp_run_encoder_once_Pipeline_ENCODER_LOOP_fu_170",
              "BindInstances": "icmp_ln177_fu_1609_p2 icmp_ln179_fu_1646_p2 urem_32ns_16ns_16_36_1_U82 icmp_ln126_1_fu_4863_p2 xor_ln134_1_fu_4879_p2 mul_8ns_16ns_24_1_1_U108 add_ln135_1_fu_5070_p2 icmp_ln135_1_fu_5194_p2 grp_fu_1548_p2 mul_16ns_8ns_24_1_1_U84 xor_ln41_26_fu_2067_p2 xor_ln41_27_fu_2073_p2 xor_ln41_1_fu_2079_p2 icmp_ln109_1_fu_2373_p2 grp_fu_1548_p2 add_ln153_1_fu_1979_p2 icmp_ln156_1_fu_2099_p2 sub_ln157_1_fu_2103_p2 select_ln156_1_fu_2107_p3 icmp_ln161_1_fu_2377_p2 grp_fu_1548_p2 sub_ln163_1_fu_2381_p2 grp_fu_1477_p2 grp_fu_1482_p2 grp_fu_1487_p2 grp_fu_1492_p3 grp_fu_1500_p3 urem_32ns_16ns_16_36_1_U82 icmp_ln126_fu_4873_p2 xor_ln134_fu_4903_p2 mul_8ns_16ns_24_1_1_U109 add_ln135_fu_5083_p2 icmp_ln135_fu_5198_p2 grp_fu_1548_p2 xor_ln134_2_fu_4927_p2 mul_8ns_16ns_24_1_1_U110 add_ln135_2_fu_5096_p2 icmp_ln135_2_fu_5202_p2 grp_fu_1548_p2 mul_16ns_8ns_24_1_1_U85 xor_ln41_24_fu_2153_p2 xor_ln41_25_fu_2159_p2 xor_ln41_fu_2165_p2 icmp_ln109_fu_2392_p2 grp_fu_1548_p2 mul_16ns_8ns_24_1_1_U86 xor_ln41_28_fu_2213_p2 xor_ln41_29_fu_2219_p2 xor_ln41_2_fu_2225_p2 icmp_ln109_2_fu_2397_p2 grp_fu_1548_p2 add_ln153_fu_2250_p2 icmp_ln156_fu_2401_p2 sub_ln157_fu_2405_p2 select_ln156_fu_2409_p3 icmp_ln161_fu_2864_p2 grp_fu_1548_p2 sub_ln163_fu_2868_p2 add_ln153_2_fu_2258_p2 icmp_ln156_2_fu_2417_p2 sub_ln157_2_fu_2421_p2 select_ln156_2_fu_2425_p3 icmp_ln161_2_fu_2873_p2 grp_fu_1548_p2 sub_ln163_2_fu_2877_p2 icmp_ln179_1_fu_1695_p2 urem_32ns_16ns_16_36_1_U83 icmp_ln126_3_fu_4955_p2 xor_ln134_4_fu_4971_p2 mul_8ns_16ns_24_1_1_U111 add_ln135_4_fu_5213_p2 icmp_ln135_4_fu_5427_p2 grp_fu_1548_p2 mul_16ns_8ns_24_1_1_U87 xor_ln41_32_fu_2461_p2 xor_ln41_33_fu_2467_p2 xor_ln41_4_fu_2473_p2 icmp_ln109_4_fu_2493_p2 grp_fu_1548_p2 add_ln153_4_fu_1989_p2 icmp_ln156_4_fu_2281_p2 sub_ln157_4_fu_2285_p2 select_ln156_4_fu_2289_p3 icmp_ln161_4_fu_2498_p2 grp_fu_1548_p2 sub_ln163_4_fu_2502_p2 icmp_ln64_1_fu_1995_p2 sub_ln65_1_fu_2000_p2 sub_ln69_1_fu_2297_p2 on_val_1_fu_2005_p3 off_val_1_fu_2301_p3 urem_32ns_16ns_16_36_1_U83 icmp_ln126_2_fu_4965_p2 xor_ln134_3_fu_4995_p2 mul_8ns_16ns_24_1_1_U112 add_ln135_3_fu_5226_p2 icmp_ln135_3_fu_5431_p2 grp_fu_1548_p2 xor_ln134_5_fu_5019_p2 mul_8ns_16ns_24_1_1_U113 add_ln135_5_fu_5239_p2 icmp_ln135_5_fu_5435_p2 grp_fu_1548_p2 mul_16ns_8ns_24_1_1_U88 xor_ln41_30_fu_2527_p2 xor_ln41_31_fu_2533_p2 xor_ln41_3_fu_2539_p2 icmp_ln109_3_fu_2553_p2 grp_fu_1548_p2 mul_16ns_8ns_24_1_1_U89 xor_ln41_34_fu_2600_p2 xor_ln41_35_fu_2606_p2 xor_ln41_5_fu_2612_p2 icmp_ln109_5_fu_2882_p2 grp_fu_1548_p2 add_ln153_3_fu_2329_p2 icmp_ln156_3_fu_2634_p2 sub_ln157_3_fu_2638_p2 select_ln156_3_fu_2642_p3 icmp_ln161_3_fu_2886_p2 grp_fu_1548_p2 sub_ln163_3_fu_2890_p2 add_ln153_5_fu_2339_p2 icmp_ln156_5_fu_2650_p2 sub_ln157_5_fu_2654_p2 select_ln156_5_fu_2658_p3 icmp_ln161_5_fu_2895_p2 grp_fu_1548_p2 sub_ln163_5_fu_2899_p2 icmp_ln179_2_fu_1739_p2 urem_32ns_16ns_16_36_1_U83 icmp_ln126_5_fu_5047_p2 xor_ln134_7_fu_5102_p2 mul_8ns_16ns_24_1_1_U114 add_ln135_7_fu_5446_p2 icmp_ln135_7_fu_5723_p2 grp_fu_1548_p2 mul_16ns_8ns_24_1_1_U90 xor_ln41_38_fu_2932_p2 xor_ln41_39_fu_2938_p2 xor_ln41_7_fu_2944_p2 icmp_ln109_7_fu_2964_p2 grp_fu_1548_p2 add_ln153_7_fu_2349_p2 icmp_ln156_7_fu_2684_p2 sub_ln157_7_fu_2688_p2 select_ln156_7_fu_2692_p3 icmp_ln161_7_fu_2969_p2 grp_fu_1548_p2 sub_ln163_7_fu_2973_p2 grp_fu_1477_p2 grp_fu_1482_p2 grp_fu_1487_p2 grp_fu_1492_p3 grp_fu_1500_p3 urem_32ns_16ns_16_36_1_U83 icmp_ln126_4_fu_5057_p2 xor_ln134_6_fu_5126_p2 mul_8ns_16ns_24_1_1_U115 add_ln135_6_fu_5459_p2 icmp_ln135_6_fu_5727_p2 grp_fu_1548_p2 xor_ln134_8_fu_5150_p2 mul_8ns_16ns_24_1_1_U116 add_ln135_8_fu_5472_p2 icmp_ln135_8_fu_5731_p2 grp_fu_1548_p2 mul_16ns_8ns_24_1_1_U91 xor_ln41_36_fu_2998_p2 xor_ln41_37_fu_3004_p2 xor_ln41_6_fu_3010_p2 icmp_ln109_6_fu_3024_p2 grp_fu_1548_p2 mul_16ns_8ns_24_1_1_U92 xor_ln41_40_fu_3053_p2 xor_ln41_41_fu_3059_p2 xor_ln41_8_fu_3065_p2 icmp_ln109_8_fu_3087_p2 grp_fu_1548_p2 add_ln153_6_fu_2739_p2 icmp_ln156_6_fu_3092_p2 sub_ln157_6_fu_3096_p2 select_ln156_6_fu_3100_p3 icmp_ln161_6_fu_3345_p2 grp_fu_1548_p2 sub_ln163_6_fu_3349_p2 add_ln153_8_fu_2748_p2 icmp_ln156_8_fu_3108_p2 sub_ln157_8_fu_3112_p2 select_ln156_8_fu_3116_p3 icmp_ln161_8_fu_3354_p2 grp_fu_1548_p2 sub_ln163_8_fu_3358_p2 icmp_ln179_3_fu_1773_p2 urem_32ns_16ns_16_36_1_U83 icmp_ln126_7_fu_5178_p2 xor_ln134_10_fu_5245_p2 mul_8ns_16ns_24_1_1_U117 add_ln135_10_fu_5742_p2 icmp_ln135_10_fu_5944_p2 grp_fu_1548_p2 mul_16ns_8ns_24_1_1_U93 xor_ln41_44_fu_3391_p2 xor_ln41_45_fu_3397_p2 xor_ln41_10_fu_3403_p2 icmp_ln109_10_fu_3423_p2 grp_fu_1548_p2 add_ln153_10_fu_2359_p2 icmp_ln156_10_fu_2772_p2 sub_ln157_10_fu_2776_p2 select_ln156_10_fu_2780_p3 icmp_ln161_10_fu_3124_p2 grp_fu_1548_p2 sub_ln163_10_fu_3128_p2 icmp_ln64_3_fu_2788_p2 sub_ln65_3_fu_2792_p2 sub_ln69_3_fu_2796_p2 on_val_3_fu_2800_p3 off_val_3_fu_2808_p3 urem_32ns_16ns_16_36_1_U83 icmp_ln126_6_fu_5188_p2 xor_ln134_9_fu_5269_p2 mul_8ns_16ns_24_1_1_U118 add_ln135_9_fu_5755_p2 icmp_ln135_9_fu_5948_p2 grp_fu_1548_p2 xor_ln134_11_fu_5293_p2 mul_8ns_16ns_24_1_1_U119 add_ln135_11_fu_5768_p2 icmp_ln135_11_fu_5952_p2 grp_fu_1548_p2 mul_16ns_8ns_24_1_1_U94 xor_ln41_42_fu_3448_p2 xor_ln41_43_fu_3454_p2 xor_ln41_9_fu_3460_p2 icmp_ln109_9_fu_3474_p2 grp_fu_1548_p2 mul_16ns_8ns_24_1_1_U96 xor_ln41_46_fu_3521_p2 xor_ln41_47_fu_3527_p2 xor_ln41_11_fu_3533_p2 icmp_ln109_11_fu_3797_p2 grp_fu_1548_p2 add_ln153_9_fu_2820_p2 icmp_ln156_9_fu_3151_p2 sub_ln157_9_fu_3155_p2 select_ln156_9_fu_3159_p3 icmp_ln161_9_fu_3555_p2 grp_fu_1548_p2 sub_ln163_9_fu_3559_p2 add_ln153_11_fu_2830_p2 icmp_ln156_11_fu_3167_p2 sub_ln157_11_fu_3171_p2 select_ln156_11_fu_3175_p3 icmp_ln161_11_fu_3564_p2 grp_fu_1548_p2 sub_ln163_11_fu_3568_p2 icmp_ln179_4_fu_1807_p2 urem_32ns_16ns_16_36_1_U83 icmp_ln126_9_fu_5321_p2 xor_ln134_13_fu_5478_p2 mul_8ns_16ns_24_1_1_U120 add_ln135_13_fu_5963_p2 icmp_ln135_13_fu_6219_p2 grp_fu_1548_p2 mul_16ns_8ns_24_1_1_U95 xor_ln41_50_fu_3983_p2 xor_ln41_51_fu_3989_p2 xor_ln41_13_fu_3995_p2 icmp_ln109_13_fu_4015_p2 grp_fu_1548_p2 add_ln153_13_fu_2840_p2 icmp_ln156_13_fu_3201_p2 sub_ln157_13_fu_3205_p2 select_ln156_13_fu_3209_p3 icmp_ln161_13_fu_3573_p2 grp_fu_1548_p2 sub_ln163_13_fu_3577_p2 icmp_ln64_4_fu_3217_p2 sub_ln65_4_fu_3221_p2 sub_ln69_4_fu_3225_p2 on_val_4_fu_3229_p3 off_val_4_fu_3237_p3 urem_32ns_16ns_16_36_1_U83 icmp_ln126_8_fu_5331_p2 xor_ln134_12_fu_5502_p2 mul_8ns_16ns_24_1_1_U121 add_ln135_12_fu_5976_p2 icmp_ln135_12_fu_6223_p2 grp_fu_1548_p2 xor_ln134_14_fu_5526_p2 mul_8ns_16ns_24_1_1_U122 add_ln135_14_fu_5989_p2 icmp_ln135_14_fu_6227_p2 grp_fu_1548_p2 mul_16ns_8ns_24_1_1_U98 xor_ln41_48_fu_4040_p2 xor_ln41_49_fu_4046_p2 xor_ln41_12_fu_4052_p2 icmp_ln109_12_fu_4066_p2 grp_fu_1548_p2 mul_16ns_8ns_24_1_1_U100 xor_ln41_52_fu_4113_p2 xor_ln41_53_fu_4119_p2 xor_ln41_14_fu_4125_p2 icmp_ln109_14_fu_4201_p2 grp_fu_1548_p2 add_ln153_12_fu_3249_p2 icmp_ln156_12_fu_3582_p2 sub_ln157_12_fu_3586_p2 select_ln156_12_fu_3590_p3 icmp_ln161_12_fu_3819_p2 grp_fu_1548_p2 sub_ln163_12_fu_3823_p2 add_ln153_14_fu_3258_p2 icmp_ln156_14_fu_3598_p2 sub_ln157_14_fu_3602_p2 select_ln156_14_fu_3606_p3 icmp_ln161_14_fu_3828_p2 grp_fu_1548_p2 sub_ln163_14_fu_3832_p2 icmp_ln179_5_fu_1861_p2 urem_32ns_16ns_16_36_1_U83 icmp_ln126_11_fu_5554_p2 xor_ln134_16_fu_5774_p2 mul_8ns_16ns_24_1_1_U123 add_ln135_16_fu_6238_p2 icmp_ln135_16_fu_6420_p2 grp_fu_1548_p2 mul_16ns_8ns_24_1_1_U97 xor_ln41_56_fu_4251_p2 xor_ln41_57_fu_4257_p2 xor_ln41_16_fu_4263_p2 icmp_ln109_16_fu_4283_p2 grp_fu_1548_p2 add_ln153_16_fu_2850_p2 icmp_ln156_16_fu_3263_p2 sub_ln157_16_fu_3267_p2 select_ln156_16_fu_3271_p3 icmp_ln161_16_fu_3632_p2 grp_fu_1548_p2 sub_ln163_16_fu_3636_p2 icmp_ln64_5_fu_3279_p2 sub_ln65_5_fu_3283_p2 sub_ln69_5_fu_3287_p2 on_val_5_fu_3291_p3 off_val_5_fu_3299_p3 urem_32ns_16ns_16_36_1_U83 icmp_ln126_10_fu_5564_p2 xor_ln134_15_fu_5798_p2 mul_8ns_16ns_24_1_1_U124 add_ln135_15_fu_6251_p2 icmp_ln135_15_fu_6424_p2 grp_fu_1548_p2 xor_ln134_17_fu_5822_p2 mul_8ns_16ns_24_1_1_U125 add_ln135_17_fu_6264_p2 icmp_ln135_17_fu_6428_p2 grp_fu_1548_p2 mul_16ns_8ns_24_1_1_U102 xor_ln41_54_fu_4308_p2 xor_ln41_55_fu_4314_p2 xor_ln41_15_fu_4320_p2 icmp_ln109_15_fu_4334_p2 grp_fu_1548_p2 mul_16ns_8ns_24_1_1_U103 xor_ln41_58_fu_4381_p2 xor_ln41_59_fu_4387_p2 xor_ln41_17_fu_4393_p2 icmp_ln109_17_fu_4415_p2 grp_fu_1548_p2 add_ln153_15_fu_3311_p2 icmp_ln156_15_fu_3641_p2 sub_ln157_15_fu_3645_p2 select_ln156_15_fu_3649_p3 icmp_ln161_15_fu_3837_p2 grp_fu_1548_p2 sub_ln163_15_fu_3841_p2 add_ln153_17_fu_3320_p2 icmp_ln156_17_fu_3657_p2 sub_ln157_17_fu_3661_p2 select_ln156_17_fu_3665_p3 icmp_ln161_17_fu_3846_p2 grp_fu_1548_p2 sub_ln163_17_fu_3850_p2 icmp_ln179_6_fu_1903_p2 urem_32ns_16ns_16_36_1_U83 icmp_ln126_13_fu_5850_p2 xor_ln134_19_fu_5995_p2 mul_8ns_16ns_24_1_1_U126 add_ln135_19_fu_6439_p2 icmp_ln135_19_fu_6651_p2 grp_fu_1548_p2 mul_16ns_8ns_24_1_1_U99 xor_ln41_62_fu_4483_p2 xor_ln41_63_fu_4489_p2 xor_ln41_19_fu_4495_p2 icmp_ln109_19_fu_4515_p2 grp_fu_1548_p2 add_ln153_19_fu_3329_p2 icmp_ln156_19_fu_3673_p2 sub_ln157_19_fu_3677_p2 select_ln156_19_fu_3681_p3 icmp_ln161_19_fu_3873_p2 grp_fu_1548_p2 sub_ln163_19_fu_3877_p2 icmp_ln64_6_fu_3689_p2 sub_ln65_6_fu_3693_p2 sub_ln69_6_fu_3697_p2 on_val_6_fu_3701_p3 off_val_6_fu_3709_p3 urem_32ns_16ns_16_36_1_U83 icmp_ln126_12_fu_5860_p2 xor_ln134_18_fu_6019_p2 mul_8ns_16ns_24_1_1_U127 add_ln135_18_fu_6452_p2 icmp_ln135_18_fu_6655_p2 grp_fu_1548_p2 xor_ln134_20_fu_6270_p2 mul_8ns_16ns_24_1_1_U128 add_ln135_20_fu_6465_p2 icmp_ln135_20_fu_6659_p2 grp_fu_1548_p2 mul_16ns_8ns_24_1_1_U104 xor_ln41_60_fu_4540_p2 xor_ln41_61_fu_4546_p2 xor_ln41_18_fu_4552_p2 icmp_ln109_18_fu_4566_p2 grp_fu_1548_p2 mul_16ns_8ns_24_1_1_U105 xor_ln41_64_fu_4595_p2 xor_ln41_65_fu_4601_p2 xor_ln41_20_fu_4607_p2 icmp_ln109_20_fu_4629_p2 grp_fu_1548_p2 add_ln153_18_fu_3721_p2 icmp_ln156_18_fu_3882_p2 sub_ln157_18_fu_3886_p2 select_ln156_18_fu_3890_p3 icmp_ln161_18_fu_4147_p2 grp_fu_1548_p2 sub_ln163_18_fu_4151_p2 add_ln153_20_fu_3730_p2 icmp_ln156_20_fu_3898_p2 sub_ln157_20_fu_3902_p2 select_ln156_20_fu_3906_p3 icmp_ln161_20_fu_4156_p2 grp_fu_1548_p2 sub_ln163_20_fu_4160_p2 icmp_ln179_7_fu_1945_p2 urem_32ns_16ns_16_36_1_U83 icmp_ln126_15_fu_6047_p2 xor_ln134_22_fu_6294_p2 mul_8ns_16ns_24_1_1_U129 add_ln135_22_fu_6670_p2 icmp_ln135_22_fu_6780_p2 grp_fu_1548_p2 mul_16ns_8ns_24_1_1_U101 xor_ln41_68_fu_4822_p2 xor_ln41_69_fu_4828_p2 xor_ln41_22_fu_4834_p2 icmp_ln109_22_fu_4854_p2 grp_fu_1548_p2 add_ln153_22_fu_3339_p2 icmp_ln156_22_fu_3735_p2 sub_ln157_22_fu_3739_p2 select_ln156_22_fu_3743_p3 icmp_ln161_22_fu_3914_p2 grp_fu_1548_p2 sub_ln163_22_fu_3918_p2 icmp_ln64_7_fu_3751_p2 sub_ln65_7_fu_3755_p2 sub_ln69_7_fu_3759_p2 on_val_7_fu_3763_p3 off_val_7_fu_3771_p3 urem_32ns_16ns_16_36_1_U83 icmp_ln126_14_fu_6057_p2 xor_ln134_21_fu_6318_p2 mul_8ns_16ns_24_1_1_U130 add_ln135_21_fu_6683_p2 icmp_ln135_21_fu_6784_p2 grp_fu_1548_p2 xor_ln134_23_fu_6471_p2 mul_8ns_16ns_24_1_1_U131 add_ln135_23_fu_6696_p2 icmp_ln135_23_fu_6788_p2 grp_fu_1548_p2 mul_16ns_8ns_24_1_1_U106 xor_ln41_66_fu_4690_p2 xor_ln41_67_fu_4696_p2 xor_ln41_21_fu_4702_p2 icmp_ln109_21_fu_4716_p2 grp_fu_1548_p2 mul_16ns_8ns_24_1_1_U107 xor_ln41_70_fu_4745_p2 xor_ln41_71_fu_4751_p2 xor_ln41_23_fu_4757_p2 icmp_ln109_23_fu_4779_p2 grp_fu_1548_p2 add_ln153_21_fu_3783_p2 icmp_ln156_21_fu_3923_p2 sub_ln157_21_fu_3927_p2 select_ln156_21_fu_3931_p3 icmp_ln161_21_fu_4183_p2 grp_fu_1548_p2 sub_ln163_21_fu_4187_p2 add_ln153_23_fu_3792_p2 icmp_ln156_23_fu_3939_p2 sub_ln157_23_fu_3943_p2 select_ln156_23_fu_3947_p3 icmp_ln161_23_fu_4192_p2 grp_fu_1548_p2 sub_ln163_23_fu_4196_p2 ch_3_fu_4784_p2"
            }]
        },
        {
          "ModuleName": "snn_top_hls_Pipeline_WEIGHT_SUM",
          "InstanceName": "grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_5628",
          "BindInstances": "icmp_ln917_fu_296_p2 add_ln917_fu_302_p2 select_ln920_fu_367_p3 select_ln920_1_fu_378_p3 select_ln920_2_fu_389_p3 select_ln920_3_fu_400_p3 select_ln920_4_fu_411_p3 select_ln920_5_fu_422_p3 select_ln920_6_fu_433_p3 select_ln920_7_fu_444_p3 add_ln920_fu_455_p2 add_ln920_1_fu_461_p2 add_ln920_2_fu_488_p2 add_ln920_3_fu_467_p2 add_ln920_4_fu_473_p2 add_ln920_5_fu_504_p2 add_ln920_6_fu_514_p2 weight_sum_1_fu_524_p2"
        },
        {
          "ModuleName": "process_pre_spike_aer",
          "InstanceName": "grp_process_pre_spike_aer_fu_5649",
          "BindInstances": "sparsemux_17_3_8_1_1_U245 sparsemux_17_3_16_1_1_U244 icmp_ln300_fu_642_p2 dt_fu_577_p2 icmp_ln306_fu_592_p2 mul_8ns_8ns_16_1_1_U246 or_ln306_fu_669_p2 decayed_pre_1_fu_674_p3 new_trace_fu_686_p2 select_ln345_fu_704_p3",
          "Instances": [{
              "ModuleName": "process_pre_spike_aer_Pipeline_LTD_LOOP",
              "InstanceName": "grp_process_pre_spike_aer_Pipeline_LTD_LOOP_fu_443",
              "BindInstances": "icmp_ln355_fu_595_p2 post_t_trace_3_fu_612_p3 post_t_last_spike_time_3_fu_619_p3 icmp_ln300_fu_744_p2 dt_fu_654_p2 icmp_ln306_fu_668_p2 mul_8ns_8ns_16_1_1_U211 or_ln306_fu_839_p2 post_trace_val_1_fu_843_p3 icmp_ln359_fu_851_p2 current_w_fu_943_p3 w_fu_954_p2 icmp_ln321_fu_1062_p2 select_ln320_fu_1067_p3 post_t_trace_2_fu_626_p3 post_t_last_spike_time_2_fu_633_p3 icmp_ln300_1_fu_762_p2 dt_1_fu_679_p2 icmp_ln306_1_fu_693_p2 mul_8ns_8ns_16_1_1_U212 or_ln306_1_fu_876_p2 post_trace_val_3_fu_880_p3 icmp_ln359_1_fu_888_p2 current_w_1_fu_967_p3 w_1_fu_978_p2 icmp_ln321_1_fu_1076_p2 select_ln320_1_fu_1081_p3 post_t_trace_1_fu_780_p3 post_t_last_spike_time_1_fu_640_p3 icmp_ln300_2_fu_904_p2 dt_2_fu_704_p2 icmp_ln306_2_fu_718_p2 mul_8ns_8ns_16_1_1_U213 or_ln306_2_fu_997_p2 post_trace_val_5_fu_1001_p3 icmp_ln359_2_fu_1009_p2 current_w_2_fu_1093_p3 w_2_fu_1104_p2 icmp_ln321_2_fu_1138_p2 select_ln320_2_fu_1143_p3 post_t_trace_fu_791_p3 post_t_last_spike_time_fu_647_p3 icmp_ln300_3_fu_922_p2 dt_3_fu_724_p2 icmp_ln306_3_fu_738_p2 mul_8ns_8ns_16_1_1_U214 or_ln306_3_fu_1034_p2 post_trace_val_7_fu_1038_p3 icmp_ln359_3_fu_1046_p2 current_w_3_fu_1117_p3 w_3_fu_1128_p2 icmp_ln321_3_fu_1152_p2 select_ln320_3_fu_1157_p3 add_ln350_fu_601_p2 EXP_DECAY_LUT_U"
            }]
        },
        {
          "ModuleName": "process_post_spike_aer",
          "InstanceName": "grp_process_post_spike_aer_fu_5737",
          "BindInstances": "sparsemux_17_3_8_1_1_U329 sparsemux_17_3_16_1_1_U328 icmp_ln300_fu_656_p2 dt_fu_591_p2 icmp_ln306_fu_606_p2 mul_8ns_8ns_16_1_1_U330 or_ln306_fu_683_p2 decayed_post_1_fu_688_p3 new_trace_fu_700_p2 select_ln393_fu_718_p3",
          "Instances": [{
              "ModuleName": "process_post_spike_aer_Pipeline_LTP_LOOP",
              "InstanceName": "grp_process_post_spike_aer_Pipeline_LTP_LOOP_fu_447",
              "BindInstances": "icmp_ln403_fu_697_p2 pre_t_trace_3_fu_703_p3 pre_t_last_spike_time_3_fu_711_p3 icmp_ln300_fu_841_p2 dt_fu_751_p2 icmp_ln306_fu_765_p2 mul_8ns_8ns_16_1_1_U292 or_ln306_fu_936_p2 pre_trace_val_1_fu_940_p3 icmp_ln407_fu_948_p2 sparsemux_9_2_8_1_1_U296 add_ln417_fu_1079_p2 w_fu_1085_p2 icmp_ln320_fu_1250_p2 select_ln320_fu_1255_p3 pre_t_trace_2_fu_719_p3 pre_t_last_spike_time_2_fu_727_p3 icmp_ln300_4_fu_859_p2 dt_4_fu_776_p2 icmp_ln306_4_fu_790_p2 mul_8ns_8ns_16_1_1_U293 or_ln306_4_fu_973_p2 pre_trace_val_3_fu_977_p3 icmp_ln407_1_fu_985_p2 sparsemux_9_2_8_1_1_U297 add_ln417_2_fu_1134_p2 w_4_fu_1140_p2 icmp_ln320_1_fu_1266_p2 select_ln320_4_fu_1271_p3 pre_t_trace_1_fu_877_p3 pre_t_last_spike_time_1_fu_735_p3 icmp_ln300_5_fu_1010_p2 dt_5_fu_801_p2 icmp_ln306_5_fu_815_p2 mul_8ns_8ns_16_1_1_U294 or_ln306_5_fu_1185_p2 pre_trace_val_5_fu_1189_p3 icmp_ln407_2_fu_1197_p2 sparsemux_9_2_8_1_1_U298 add_ln417_4_fu_1315_p2 w_5_fu_1321_p2 icmp_ln320_2_fu_1392_p2 select_ln320_5_fu_1397_p3 pre_t_trace_fu_888_p3 pre_t_last_spike_time_fu_743_p3 icmp_ln300_6_fu_1028_p2 dt_6_fu_821_p2 icmp_ln306_6_fu_835_p2 mul_8ns_8ns_16_1_1_U295 or_ln306_6_fu_1222_p2 pre_trace_val_7_fu_1226_p3 icmp_ln407_3_fu_1234_p2 sparsemux_9_2_8_1_1_U299 add_ln417_6_fu_1370_p2 w_6_fu_1376_p2 icmp_ln320_3_fu_1408_p2 select_ln320_6_fu_1413_p3 add_ln398_fu_683_p2 EXP_DECAY_LUT_U"
            }]
        },
        {
          "ModuleName": "apply_rstdp_reward",
          "InstanceName": "grp_apply_rstdp_reward_fu_5825",
          "BindInstances": "icmp_ln437_fu_297_p2 reward_mag_fu_311_p2 reward_mag_1_fu_317_p3 icmp_ln444_fu_335_p2 icmp_ln445_fu_351_p2 icmp_ln446_fu_367_p2 shift_sel_fu_401_p6 xor_ln444_fu_381_p2 and_ln445_fu_387_p2 sparsemux_7_2_2_1_1_U401 icmp_ln452_fu_429_p2 add_ln452_fu_435_p2 sparsemux_17_3_8_1_1_U402 icmp_ln456_fu_514_p2",
          "Instances": [{
              "ModuleName": "apply_rstdp_reward_Pipeline_RSTDP_INNER",
              "InstanceName": "grp_apply_rstdp_reward_Pipeline_RSTDP_INNER_fu_256",
              "BindInstances": "icmp_ln458_fu_450_p2 add_ln458_fu_456_p2 sparsemux_17_3_8_1_1_U374 icmp_ln462_fu_572_p2 mul_8s_8s_16_1_1_U375 icmp_ln469_fu_637_p2 icmp_ln469_1_fu_642_p2 icmp_ln469_2_fu_647_p2 sparsemux_9_3_7_1_1_U376 delta_fu_698_p2 delta_4_fu_704_p3 current_w_fu_739_p2 current_w_fu_739_p4 current_w_fu_739_p6 current_w_fu_739_p8 sparsemux_9_2_8_1_1_U377 add_ln481_fu_768_p2 w_fu_772_p2 icmp_ln320_fu_788_p2 icmp_ln321_fu_794_p2 select_ln320_7_fu_800_p3 or_ln320_fu_808_p2 select_ln320_fu_814_p3"
            }]
        },
        {
          "ModuleName": "decay_eligibility_traces",
          "InstanceName": "grp_decay_eligibility_traces_fu_5878",
          "Instances": [
            {
              "ModuleName": "decay_eligibility_traces_Pipeline_DECAY_PRE",
              "InstanceName": "grp_decay_eligibility_traces_Pipeline_DECAY_PRE_fu_46",
              "BindInstances": "sub_ln500_fu_265_p2 sub_ln500_1_fu_285_p2 sub_ln500_2_fu_305_p2 sub_ln500_3_fu_325_p2 sub_ln500_4_fu_345_p2 sub_ln500_5_fu_365_p2 sub_ln500_6_fu_385_p2 sub_ln500_7_fu_405_p2 add_ln494_fu_240_p2"
            },
            {
              "ModuleName": "decay_eligibility_traces_Pipeline_DECAY_POST",
              "InstanceName": "grp_decay_eligibility_traces_Pipeline_DECAY_POST_fu_66",
              "BindInstances": "sub_ln509_fu_265_p2 sub_ln509_1_fu_285_p2 sub_ln509_2_fu_305_p2 sub_ln509_3_fu_325_p2 sub_ln509_4_fu_345_p2 sub_ln509_5_fu_365_p2 sub_ln509_6_fu_385_p2 sub_ln509_7_fu_405_p2 add_ln504_fu_240_p2"
            }
          ]
        }
      ]
    },
    "Info": {
      "encoder_reset_temporal_state": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "snn_top_hls_Pipeline_RESET_ELIG": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "snn_top_hls_Pipeline_RESET_TRACES": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "snn_top_hls_Pipeline_RESET_ENCODER": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "run_encoder_once_Pipeline_ENCODER_LOOP": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "run_encoder_once": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "process_pre_spike_aer_Pipeline_LTD_LOOP": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "process_pre_spike_aer": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "process_post_spike_aer_Pipeline_LTP_LOOP": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "process_post_spike_aer": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "apply_rstdp_reward_Pipeline_RSTDP_INNER": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "apply_rstdp_reward": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "decay_eligibility_traces_Pipeline_DECAY_PRE": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "decay_eligibility_traces_Pipeline_DECAY_POST": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "decay_eligibility_traces": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "snn_top_hls_Pipeline_WEIGHT_SUM": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "snn_top_hls": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "encoder_reset_temporal_state": {
        "Latency": {
          "LatencyBest": "786",
          "LatencyAvg": "786",
          "LatencyWorst": "786",
          "PipelineII": "785",
          "PipelineDepth": "",
          "PipelineType": "loop pipeline stpstp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.573"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_47_1",
            "TripCount": "784",
            "Latency": "784",
            "PipelineII": "1",
            "PipelineDepth": "1",
            "PipelineType": "yes",
            "TargetTI": "",
            "RealTI": "",
            "isPerfectNested": "0",
            "SourceLocation": ""
          }],
        "Area": {
          "FF": "12",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "53",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "snn_top_hls_Pipeline_RESET_ELIG": {
        "Latency": {
          "LatencyBest": "258",
          "LatencyAvg": "258",
          "LatencyWorst": "258",
          "PipelineII": "257",
          "PipelineDepth": "",
          "PipelineType": "loop pipeline stpstp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.665"
        },
        "Loops": [{
            "Name": "RESET_ELIG",
            "TripCount": "256",
            "Latency": "256",
            "PipelineII": "1",
            "PipelineDepth": "1",
            "PipelineType": "yes",
            "TargetTI": "",
            "RealTI": "",
            "isPerfectNested": "0",
            "SourceLocation": ""
          }],
        "Area": {
          "FF": "11",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "54",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "snn_top_hls_Pipeline_RESET_TRACES": {
        "Latency": {
          "LatencyBest": "258",
          "LatencyAvg": "258",
          "LatencyWorst": "258",
          "PipelineII": "257",
          "PipelineDepth": "",
          "PipelineType": "loop pipeline stpstp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.665"
        },
        "Loops": [{
            "Name": "RESET_TRACES",
            "TripCount": "256",
            "Latency": "256",
            "PipelineII": "1",
            "PipelineDepth": "1",
            "PipelineType": "yes",
            "TargetTI": "",
            "RealTI": "",
            "isPerfectNested": "0",
            "SourceLocation": ""
          }],
        "Area": {
          "FF": "11",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "54",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "snn_top_hls_Pipeline_RESET_ENCODER": {
        "Latency": {
          "LatencyBest": "786",
          "LatencyAvg": "786",
          "LatencyWorst": "786",
          "PipelineII": "785",
          "PipelineDepth": "",
          "PipelineType": "loop pipeline stpstp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.573"
        },
        "Loops": [{
            "Name": "RESET_ENCODER",
            "TripCount": "784",
            "Latency": "784",
            "PipelineII": "1",
            "PipelineDepth": "1",
            "PipelineType": "yes",
            "TargetTI": "",
            "RealTI": "",
            "isPerfectNested": "0",
            "SourceLocation": ""
          }],
        "Area": {
          "FF": "12",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "53",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER": {
        "Latency": {
          "LatencyBest": "65539",
          "LatencyAvg": "65539",
          "LatencyWorst": "65539",
          "PipelineII": "65537",
          "PipelineDepth": "",
          "PipelineType": "loop pipeline stpstp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.202"
        },
        "Loops": [{
            "Name": "INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER",
            "TripCount": "65536",
            "Latency": "65537",
            "PipelineII": "1",
            "PipelineDepth": "3",
            "PipelineType": "yes",
            "TargetTI": "",
            "RealTI": "",
            "isPerfectNested": "0",
            "SourceLocation": ""
          }],
        "Area": {
          "FF": "49",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "164",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "run_encoder_once_Pipeline_ENCODER_LOOP": {
        "Latency": {
          "LatencyBest": "1609",
          "LatencyAvg": "1609",
          "LatencyWorst": "1609",
          "PipelineII": "1584",
          "PipelineDepth": "",
          "PipelineType": "loop pipeline stpstp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.570"
        },
        "Loops": [{
            "Name": "ENCODER_LOOP",
            "TripCount": "98",
            "Latency": "1607",
            "PipelineII": "16",
            "PipelineDepth": "56",
            "PipelineType": "yes",
            "TargetTI": "",
            "RealTI": "",
            "isPerfectNested": "0",
            "SourceLocation": "",
            "IssueType": "II Violation",
            "ViolationType": "Memory Dependency"
          }],
        "Area": {
          "DSP": "48",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "21",
          "FF": "14813",
          "AVAIL_FF": "106400",
          "UTIL_FF": "13",
          "LUT": "16493",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "31",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "run_encoder_once": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "806",
          "LatencyWorst": "1610",
          "PipelineIIMin": "1",
          "PipelineIIMax": "1610",
          "PipelineII": "1 ~ 1610",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.570"
        },
        "Area": {
          "DSP": "48",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "21",
          "FF": "14848",
          "AVAIL_FF": "106400",
          "UTIL_FF": "13",
          "LUT": "16518",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "31",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "process_pre_spike_aer_Pipeline_LTD_LOOP": {
        "Latency": {
          "LatencyBest": "135",
          "LatencyAvg": "135",
          "LatencyWorst": "135",
          "PipelineII": "130",
          "PipelineDepth": "",
          "PipelineType": "loop pipeline stpstp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.492"
        },
        "Loops": [{
            "Name": "LTD_LOOP",
            "TripCount": "64",
            "Latency": "133",
            "PipelineII": "2",
            "PipelineDepth": "8",
            "PipelineType": "yes",
            "TargetTI": "",
            "RealTI": "",
            "isPerfectNested": "0",
            "SourceLocation": ""
          }],
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "FF": "492",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "856",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "process_pre_spike_aer": {
        "Latency": {
          "LatencyBest": "142",
          "LatencyAvg": "142",
          "LatencyWorst": "142",
          "PipelineII": "142",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.241"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "FF": "626",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "1111",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "2",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "process_post_spike_aer_Pipeline_LTP_LOOP": {
        "Latency": {
          "LatencyBest": "135",
          "LatencyAvg": "135",
          "LatencyWorst": "135",
          "PipelineII": "130",
          "PipelineDepth": "",
          "PipelineType": "loop pipeline stpstp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.996"
        },
        "Loops": [{
            "Name": "LTP_LOOP",
            "TripCount": "64",
            "Latency": "133",
            "PipelineII": "2",
            "PipelineDepth": "8",
            "PipelineType": "yes",
            "TargetTI": "",
            "RealTI": "",
            "isPerfectNested": "0",
            "SourceLocation": ""
          }],
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "FF": "523",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "1280",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "2",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "process_post_spike_aer": {
        "Latency": {
          "LatencyBest": "142",
          "LatencyAvg": "142",
          "LatencyWorst": "142",
          "PipelineII": "142",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.241"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "FF": "664",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "1535",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "2",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "apply_rstdp_reward_Pipeline_RSTDP_INNER": {
        "Latency": {
          "LatencyBest": "262",
          "LatencyAvg": "262",
          "LatencyWorst": "262",
          "PipelineII": "257",
          "PipelineDepth": "",
          "PipelineType": "loop pipeline stpstp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.329"
        },
        "Loops": [{
            "Name": "RSTDP_INNER",
            "TripCount": "256",
            "Latency": "260",
            "PipelineII": "1",
            "PipelineDepth": "6",
            "PipelineType": "yes",
            "TargetTI": "",
            "RealTI": "",
            "isPerfectNested": "0",
            "SourceLocation": ""
          }],
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "FF": "837",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "675",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "apply_rstdp_reward": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "17281",
          "LatencyWorst": "68097",
          "PipelineIIMin": "1",
          "PipelineIIMax": "68097",
          "PipelineII": "1 ~ 68097",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.486"
        },
        "Loops": [{
            "Name": "RSTDP_OUTER",
            "TripCount": "256",
            "LatencyMin": "1024",
            "LatencyMax": "68096",
            "Latency": "1024 ~ 68096",
            "PipelineII": "",
            "PipelineDepthMin": "4",
            "PipelineDepthMax": "266",
            "PipelineDepth": "4 ~ 266",
            "PipelineType": "no",
            "TargetTI": "",
            "RealTI": "",
            "isPerfectNested": "0",
            "SourceLocation": ""
          }],
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "FF": "883",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "889",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "decay_eligibility_traces_Pipeline_DECAY_PRE": {
        "Latency": {
          "LatencyBest": "35",
          "LatencyAvg": "35",
          "LatencyWorst": "35",
          "PipelineII": "33",
          "PipelineDepth": "",
          "PipelineType": "loop pipeline stpstp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.169"
        },
        "Loops": [{
            "Name": "DECAY_PRE",
            "TripCount": "32",
            "Latency": "33",
            "PipelineII": "1",
            "PipelineDepth": "3",
            "PipelineType": "yes",
            "TargetTI": "",
            "RealTI": "",
            "isPerfectNested": "0",
            "SourceLocation": ""
          }],
        "Area": {
          "FF": "158",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "172",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "decay_eligibility_traces_Pipeline_DECAY_POST": {
        "Latency": {
          "LatencyBest": "35",
          "LatencyAvg": "35",
          "LatencyWorst": "35",
          "PipelineII": "33",
          "PipelineDepth": "",
          "PipelineType": "loop pipeline stpstp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.169"
        },
        "Loops": [{
            "Name": "DECAY_POST",
            "TripCount": "32",
            "Latency": "33",
            "PipelineII": "1",
            "PipelineDepth": "3",
            "PipelineType": "yes",
            "TargetTI": "",
            "RealTI": "",
            "isPerfectNested": "0",
            "SourceLocation": ""
          }],
        "Area": {
          "FF": "158",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "172",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "decay_eligibility_traces": {
        "Latency": {
          "LatencyBest": "36",
          "LatencyAvg": "36",
          "LatencyWorst": "36",
          "PipelineII": "36",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.169"
        },
        "Area": {
          "FF": "320",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "360",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "snn_top_hls_Pipeline_WEIGHT_SUM": {
        "Latency": {
          "LatencyBest": "11",
          "LatencyAvg": "11",
          "LatencyWorst": "11",
          "PipelineII": "9",
          "PipelineDepth": "",
          "PipelineType": "loop pipeline stpstp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.954"
        },
        "Loops": [{
            "Name": "WEIGHT_SUM",
            "TripCount": "8",
            "Latency": "9",
            "PipelineII": "1",
            "PipelineDepth": "3",
            "PipelineType": "yes",
            "TargetTI": "",
            "RealTI": "",
            "isPerfectNested": "0",
            "SourceLocation": ""
          }],
        "Area": {
          "FF": "61",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "248",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "snn_top_hls": {
        "Latency": {
          "LatencyBest": "30",
          "LatencyAvg": "294428598",
          "LatencyWorst": "4590401072",
          "PipelineIIMin": "31",
          "PipelineIIMax": "4590401073",
          "PipelineII": "31 ~ 4590401073",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.241"
        },
        "Loops": [{
            "Name": "TIME_LOOP",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "4590333540",
            "Latency": "0 ~ 4590333540",
            "PipelineII": "",
            "PipelineDepthMin": "6",
            "PipelineDepthMax": "70044",
            "PipelineDepth": "6 ~ 70044",
            "PipelineType": "no",
            "TargetTI": "",
            "RealTI": "",
            "isPerfectNested": "0",
            "SourceLocation": ""
          }],
        "Area": {
          "BRAM_18K": "108",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "38",
          "DSP": "48",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "21",
          "FF": "25793",
          "AVAIL_FF": "106400",
          "UTIL_FF": "24",
          "LUT": "40537",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "76",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-12-09 04:55:10 KST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2025.2"
  }
}
