//////////////////////////////////////////////////////////////////////////////
//
// Copyright 2021 OpenHW Group
//
// Licensed under the Solderpad Hardware Licence, Version 2.0 (the "License");
// you may not use this file except in compliance with the License.
// You may obtain a copy of the License at
//
//     https://solderpad.org/licenses/
//
// Unless required by applicable law or agreed to in writing, software
// distributed under the License is distributed on an "AS IS" BASIS,
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
// See the License for the specific language governing permissions and
// limitations under the License.
//
// SPDX-License-Identifier: Apache-2.0 WITH SHL-2.0
//
///////////////////////////////////////////////////////////////////////////////

core/cache_subsystem/tag_cmp.sv
corev_apu/tb/common/SimDTM.sv
corev_apu/axi/src/axi_cut.sv
corev_apu/fpga/src/ariane_xilinx.sv
corev_apu/fpga/src/ariane-ethernet/dualmem_widen8.sv
corev_apu/fpga/src/ariane-ethernet/rgmii_soc.sv
corev_apu/fpga/src/ariane-ethernet/rgmii_phy_if.sv
corev_apu/fpga/src/ariane-ethernet/eth_mac_1g.sv
corev_apu/fpga/src/ariane-ethernet/eth_mac_1g_rgmii.sv
corev_apu/src/tech_cells_generic/src/cluster_clock_gating.sv
corev_apu/fpga/src/ariane-ethernet/axis_gmii_tx.sv
core/cache_subsystem/std_nbdcache.sv
corev_apu/tb/ariane_testharness.sv
corev_apu/tb/ariane_peripherals.sv
core/cache_subsystem/cva6_icache_axi_wrapper.sv
corev_apu/fpga/src/ariane-ethernet/ssio_ddr_in.sv
common/local/util/find_first_one.sv
corev_apu/fpga/src/ariane-ethernet/dualmem_widen.sv
corev_apu/tb/common/SimJTAG.sv
corev_apu/fpga/src/ariane-ethernet/axis_gmii_rx.sv
corev_apu/fpga/src/ariane-ethernet/oddr.sv
corev_apu/axi/src/axi_to_axi_lite.sv
corev_apu/src/tech_cells_generic/src/pulp_sync.sv
common/submodules/common_cells/src/deprecated/pulp_sync.sv
corev_apu/fpga/src/ariane-ethernet/iddr.sv
corev_apu/fpga/src/ariane-ethernet/eth_mac_1g_rgmii_fifo.sv
corev_apu/axi/src/axi_multicut.sv
corev_apu/fpga/src/fan_ctrl.sv
core/cache_subsystem/std_cache_subsystem.sv
corev_apu/fpga/src/ariane-ethernet/rgmii_core.sv
corev_apu/fpga/src/ariane-ethernet/rgmii_lfsr.sv
corev_apu/fpga/src/ariane_peripherals_xilinx.sv
core/cache_subsystem/cache_ctrl.sv
corev_apu/tb/common/uart.sv
common/submodules/common_cells/src/deprecated/generic_fifo.sv
core/cache_subsystem/amo_alu.sv
corev_apu/fpga/src/ariane-ethernet/framing_top.sv
corev_apu/axi/src/axi_join.sv
core/cache_subsystem/miss_handler.sv
corev_apu/fpga/src/bootrom/bootrom.sv
corev_apu/tb/common/mock_uart.sv
