

================================================================
== Vitis HLS Report for 'retransmit_timer'
================================================================
* Date:           Tue Jul 19 06:12:29 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        toe_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu3p-ffvc1517-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  3.271 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  13.086 ns|  13.086 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.27>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rtTimer2eventEng_setEvent, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rtTimer2eventEng_setEvent, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rtTimer2eventEng_setEvent, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %rtTimer2stateTable_releaseState, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %rtTimer2stateTable_releaseState, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %rtTimer2stateTable_releaseState, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rxEng2timer_clearRetransmitTimer, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rxEng2timer_clearRetransmitTimer, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rxEng2timer_clearRetransmitTimer, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %timer2rxApp_notification, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %timer2rxApp_notification, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %timer2rxApp_notification, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %timer2txApp_notification, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %timer2txApp_notification, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %timer2txApp_notification, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %txEng2timer_setRetransmitTimer, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %txEng2timer_setRetransmitTimer, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %txEng2timer_setRetransmitTimer, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %timer2rxApp_notification, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %timer2txApp_notification, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %rtTimer2stateTable_releaseState, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %txEng2timer_setRetransmitTimer, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rxEng2timer_clearRetransmitTimer, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rtTimer2eventEng_setEvent, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specpipeline_ln49 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_5" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:49]   --->   Operation 30 'specpipeline' 'specpipeline_ln49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln65 = specmemcore void @_ssdm_op_SpecMemCore, i32 %retransmitTimerTable_time_V, i64 666, i64 30, i64 18446744073709551615" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:65]   --->   Operation 31 'specmemcore' 'specmemcore_ln65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln65 = specmemcore void @_ssdm_op_SpecMemCore, i3 %retransmitTimerTable_retries_V, i64 666, i64 30, i64 18446744073709551615" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:65]   --->   Operation 32 'specmemcore' 'specmemcore_ln65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln65 = specmemcore void @_ssdm_op_SpecMemCore, i1 %retransmitTimerTable_active, i64 666, i64 30, i64 18446744073709551615" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:65]   --->   Operation 33 'specmemcore' 'specmemcore_ln65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specmemcore_ln65 = specmemcore void @_ssdm_op_SpecMemCore, i32 %retransmitTimerTable_type, i64 666, i64 30, i64 18446744073709551615" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:65]   --->   Operation 34 'specmemcore' 'specmemcore_ln65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%rt_waitForWrite_load = load i1 %rt_waitForWrite" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:80]   --->   Operation 35 'load' 'rt_waitForWrite_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%rt_update_sessionID_V_load = load i16 %rt_update_sessionID_V"   --->   Operation 36 'load' 'rt_update_sessionID_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%rt_prevPosition_V_load = load i16 %rt_prevPosition_V"   --->   Operation 37 'load' 'rt_prevPosition_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%rt_update_stop_load = load i1 %rt_update_stop" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:82]   --->   Operation 38 'load' 'rt_update_stop_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln80 = br i1 %rt_waitForWrite_load, void, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:80]   --->   Operation 39 'br' 'br_ln80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %rxEng2timer_clearRetransmitTimer, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 40 'nbreadreq' 'tmp_i' <Predicate = (!rt_waitForWrite_load)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %tmp_i, void %._crit_edge.i, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:94]   --->   Operation 41 'br' 'br_ln94' <Predicate = (!rt_waitForWrite_load)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.16ns)   --->   "%rxEng2timer_clearRetransmitTimer_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %rxEng2timer_clearRetransmitTimer" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 42 'read' 'rxEng2timer_clearRetransmitTimer_read' <Predicate = (!rt_waitForWrite_load & tmp_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln145 = trunc i32 %rxEng2timer_clearRetransmitTimer_read" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 43 'trunc' 'trunc_ln145' <Predicate = (!rt_waitForWrite_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%store_ln145 = store i16 %trunc_ln145, i16 %rt_update_sessionID_V" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 44 'store' 'store_ln145' <Predicate = (!rt_waitForWrite_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_253 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %rxEng2timer_clearRetransmitTimer_read, i32 16" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 45 'bitselect' 'tmp_253' <Predicate = (!rt_waitForWrite_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%store_ln145 = store i1 %tmp_253, i1 %rt_update_stop" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 46 'store' 'store_ln145' <Predicate = (!rt_waitForWrite_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.38ns)   --->   "%store_ln97 = store i1 1, i1 %rt_waitForWrite" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:97]   --->   Operation 47 'store' 'store_ln97' <Predicate = (!rt_waitForWrite_load & tmp_i)> <Delay = 0.38>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln98 = br void %retransmit_timer.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:98]   --->   Operation 48 'br' 'br_ln98' <Predicate = (!rt_waitForWrite_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.67ns)   --->   "%icmp_ln874 = icmp_eq  i16 %rt_update_sessionID_V_load, i16 %rt_prevPosition_V_load"   --->   Operation 49 'icmp' 'icmp_ln874' <Predicate = (rt_waitForWrite_load)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln80 = br i1 %icmp_ln874, void, void %.thread.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:80]   --->   Operation 50 'br' 'br_ln80' <Predicate = (rt_waitForWrite_load)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %rt_update_stop_load, void, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:82]   --->   Operation 51 'br' 'br_ln82' <Predicate = (rt_waitForWrite_load & !icmp_ln874)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.38ns)   --->   "%store_ln92 = store i1 0, i1 %rt_waitForWrite" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:92]   --->   Operation 52 'store' 'store_ln92' <Predicate = (rt_waitForWrite_load & !icmp_ln874)> <Delay = 0.38>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%empty = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %rxEng2timer_clearRetransmitTimer, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 53 'nbreadreq' 'empty' <Predicate = (rt_waitForWrite_load & icmp_ln874)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln94 = br void %._crit_edge.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:94]   --->   Operation 54 'br' 'br_ln94' <Predicate = (rt_waitForWrite_load & icmp_ln874)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%currID_V = load i16 %rt_position_V" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:101]   --->   Operation 55 'load' 'currID_V' <Predicate = (rt_waitForWrite_load & icmp_ln874) | (!rt_waitForWrite_load & !tmp_i)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_i_269 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i64P0A, i64 %txEng2timer_setRetransmitTimer, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 56 'nbreadreq' 'tmp_i_269' <Predicate = (rt_waitForWrite_load & icmp_ln874) | (!rt_waitForWrite_load & !tmp_i)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln103 = br i1 %tmp_i_269, void, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:103]   --->   Operation 57 'br' 'br_ln103' <Predicate = (rt_waitForWrite_load & icmp_ln874) | (!rt_waitForWrite_load & !tmp_i)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln691 = trunc i16 %currID_V"   --->   Operation 58 'trunc' 'trunc_ln691' <Predicate = (rt_waitForWrite_load & icmp_ln874 & !tmp_i_269) | (!rt_waitForWrite_load & !tmp_i & !tmp_i_269)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.78ns)   --->   "%add_ln691 = add i16 %currID_V, i16 1"   --->   Operation 59 'add' 'add_ln691' <Predicate = (rt_waitForWrite_load & icmp_ln874 & !tmp_i_269) | (!rt_waitForWrite_load & !tmp_i & !tmp_i_269)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.72ns)   --->   "%add_ln882 = add i10 %trunc_ln691, i10 1"   --->   Operation 60 'add' 'add_ln882' <Predicate = (rt_waitForWrite_load & icmp_ln874 & !tmp_i_269) | (!rt_waitForWrite_load & !tmp_i & !tmp_i_269)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.67ns)   --->   "%icmp_ln882 = icmp_ugt  i16 %add_ln691, i16 999"   --->   Operation 61 'icmp' 'icmp_ln882' <Predicate = (rt_waitForWrite_load & icmp_ln874 & !tmp_i_269) | (!rt_waitForWrite_load & !tmp_i & !tmp_i_269)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.30ns)   --->   "%select_ln117 = select i1 %icmp_ln882, i10 0, i10 %add_ln882" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:117]   --->   Operation 62 'select' 'select_ln117' <Predicate = (rt_waitForWrite_load & icmp_ln874 & !tmp_i_269) | (!rt_waitForWrite_load & !tmp_i & !tmp_i_269)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%select_ln117_cast_i = zext i10 %select_ln117" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:117]   --->   Operation 63 'zext' 'select_ln117_cast_i' <Predicate = (rt_waitForWrite_load & icmp_ln874 & !tmp_i_269) | (!rt_waitForWrite_load & !tmp_i & !tmp_i_269)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.38ns)   --->   "%store_ln117 = store i16 %select_ln117_cast_i, i16 %rt_position_V" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:117]   --->   Operation 64 'store' 'store_ln117' <Predicate = (rt_waitForWrite_load & icmp_ln874 & !tmp_i_269) | (!rt_waitForWrite_load & !tmp_i & !tmp_i_269)> <Delay = 0.38>
ST_1 : Operation 65 [1/1] (0.38ns)   --->   "%br_ln0 = br void %._crit_edge1.i"   --->   Operation 65 'br' 'br_ln0' <Predicate = (rt_waitForWrite_load & icmp_ln874 & !tmp_i_269) | (!rt_waitForWrite_load & !tmp_i & !tmp_i_269)> <Delay = 0.38>
ST_1 : Operation 66 [1/1] (1.16ns)   --->   "%txEng2timer_setRetransmitTimer_read = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %txEng2timer_setRetransmitTimer" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 66 'read' 'txEng2timer_setRetransmitTimer_read' <Predicate = (rt_waitForWrite_load & icmp_ln874 & tmp_i_269) | (!rt_waitForWrite_load & !tmp_i & tmp_i_269)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%set_sessionID_V = trunc i64 %txEng2timer_setRetransmitTimer_read" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 67 'trunc' 'set_sessionID_V' <Predicate = (rt_waitForWrite_load & icmp_ln874 & tmp_i_269) | (!rt_waitForWrite_load & !tmp_i & tmp_i_269)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%set_type = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %txEng2timer_setRetransmitTimer_read, i32 32, i32 63" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 68 'partselect' 'set_type' <Predicate = (rt_waitForWrite_load & icmp_ln874 & tmp_i_269) | (!rt_waitForWrite_load & !tmp_i & tmp_i_269)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln1347 = zext i16 %set_sessionID_V"   --->   Operation 69 'zext' 'zext_ln1347' <Predicate = (rt_waitForWrite_load & icmp_ln874 & tmp_i_269) | (!rt_waitForWrite_load & !tmp_i & tmp_i_269)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.78ns)   --->   "%ret = add i17 %zext_ln1347, i17 131069"   --->   Operation 70 'add' 'ret' <Predicate = (rt_waitForWrite_load & icmp_ln874 & tmp_i_269) | (!rt_waitForWrite_load & !tmp_i & tmp_i_269)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln108 = zext i16 %currID_V" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:108]   --->   Operation 71 'zext' 'zext_ln108' <Predicate = (rt_waitForWrite_load & icmp_ln874 & tmp_i_269) | (!rt_waitForWrite_load & !tmp_i & tmp_i_269)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.68ns)   --->   "%icmp_ln108 = icmp_slt  i17 %ret, i17 %zext_ln108" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:108]   --->   Operation 72 'icmp' 'icmp_ln108' <Predicate = (rt_waitForWrite_load & icmp_ln874 & tmp_i_269) | (!rt_waitForWrite_load & !tmp_i & tmp_i_269)> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node or_ln108)   --->   "%xor_ln108 = xor i1 %icmp_ln108, i1 1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:108]   --->   Operation 73 'xor' 'xor_ln108' <Predicate = (rt_waitForWrite_load & icmp_ln874 & tmp_i_269) | (!rt_waitForWrite_load & !tmp_i & tmp_i_269)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.67ns)   --->   "%icmp_ln890 = icmp_ugt  i16 %currID_V, i16 %set_sessionID_V"   --->   Operation 74 'icmp' 'icmp_ln890' <Predicate = (rt_waitForWrite_load & icmp_ln874 & tmp_i_269) | (!rt_waitForWrite_load & !tmp_i & tmp_i_269)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln108 = or i1 %xor_ln108, i1 %icmp_ln890" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:108]   --->   Operation 75 'or' 'or_ln108' <Predicate = (rt_waitForWrite_load & icmp_ln874 & tmp_i_269) | (!rt_waitForWrite_load & !tmp_i & tmp_i_269)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.38ns)   --->   "%br_ln108 = br i1 %or_ln108, void, void %._crit_edge1.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:108]   --->   Operation 76 'br' 'br_ln108' <Predicate = (rt_waitForWrite_load & icmp_ln874 & tmp_i_269) | (!rt_waitForWrite_load & !tmp_i & tmp_i_269)> <Delay = 0.38>
ST_1 : Operation 77 [1/1] (0.78ns)   --->   "%add_ln691_157 = add i16 %currID_V, i16 5"   --->   Operation 77 'add' 'add_ln691_157' <Predicate = (rt_waitForWrite_load & icmp_ln874 & tmp_i_269 & !or_ln108) | (!rt_waitForWrite_load & !tmp_i & tmp_i_269 & !or_ln108)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.38ns)   --->   "%store_ln691 = store i16 %add_ln691_157, i16 %rt_position_V"   --->   Operation 78 'store' 'store_ln691' <Predicate = (rt_waitForWrite_load & icmp_ln874 & tmp_i_269 & !or_ln108) | (!rt_waitForWrite_load & !tmp_i & tmp_i_269 & !or_ln108)> <Delay = 0.38>
ST_1 : Operation 79 [1/1] (0.38ns)   --->   "%br_ln111 = br void %._crit_edge1.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:111]   --->   Operation 79 'br' 'br_ln111' <Predicate = (rt_waitForWrite_load & icmp_ln874 & tmp_i_269 & !or_ln108) | (!rt_waitForWrite_load & !tmp_i & tmp_i_269 & !or_ln108)> <Delay = 0.38>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%currID_V_2 = phi i16 %currID_V, void, i16 %set_sessionID_V, void, i16 %set_sessionID_V, void"   --->   Operation 80 'phi' 'currID_V_2' <Predicate = (rt_waitForWrite_load & icmp_ln874) | (!rt_waitForWrite_load & !tmp_i)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%store_ln190 = store i16 %currID_V_2, i16 %rt_prevPosition_V" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:190]   --->   Operation 81 'store' 'store_ln190' <Predicate = (rt_waitForWrite_load & icmp_ln874) | (!rt_waitForWrite_load & !tmp_i)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.20>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln534 = zext i16 %rt_update_sessionID_V_load"   --->   Operation 82 'zext' 'zext_ln534' <Predicate = (rt_waitForWrite_load & !icmp_ln874)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%retransmitTimerTable_time_V_addr = getelementptr i32 %retransmitTimerTable_time_V, i64 0, i64 %zext_ln534"   --->   Operation 83 'getelementptr' 'retransmitTimerTable_time_V_addr' <Predicate = (rt_waitForWrite_load & !icmp_ln874)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (1.20ns)   --->   "%store_ln84 = store i32 156251, i10 %retransmitTimerTable_time_V_addr" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:84]   --->   Operation 84 'store' 'store_ln84' <Predicate = (rt_waitForWrite_load & !icmp_ln874 & !rt_update_stop_load)> <Delay = 1.20> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln85 = br void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:85]   --->   Operation 85 'br' 'br_ln85' <Predicate = (rt_waitForWrite_load & !icmp_ln874 & !rt_update_stop_load)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (1.20ns)   --->   "%store_ln88 = store i32 0, i10 %retransmitTimerTable_time_V_addr" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:88]   --->   Operation 86 'store' 'store_ln88' <Predicate = (rt_waitForWrite_load & !icmp_ln874 & rt_update_stop_load)> <Delay = 1.20> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%retransmitTimerTable_active_addr = getelementptr i1 %retransmitTimerTable_active, i64 0, i64 %zext_ln534" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:89]   --->   Operation 87 'getelementptr' 'retransmitTimerTable_active_addr' <Predicate = (rt_waitForWrite_load & !icmp_ln874 & rt_update_stop_load)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (1.17ns)   --->   "%store_ln89 = store i1 0, i10 %retransmitTimerTable_active_addr" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:89]   --->   Operation 88 'store' 'store_ln89' <Predicate = (rt_waitForWrite_load & !icmp_ln874 & rt_update_stop_load)> <Delay = 1.17> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 1000> <RAM>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 89 'br' 'br_ln0' <Predicate = (rt_waitForWrite_load & !icmp_ln874 & rt_update_stop_load)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%retransmitTimerTable_retries_V_addr = getelementptr i3 %retransmitTimerTable_retries_V, i64 0, i64 %zext_ln534" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:91]   --->   Operation 90 'getelementptr' 'retransmitTimerTable_retries_V_addr' <Predicate = (rt_waitForWrite_load & !icmp_ln874)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (1.17ns)   --->   "%store_ln91 = store i3 0, i10 %retransmitTimerTable_retries_V_addr" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:91]   --->   Operation 91 'store' 'store_ln91' <Predicate = (rt_waitForWrite_load & !icmp_ln874)> <Delay = 1.17> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 1000> <RAM>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln93 = br void %retransmit_timer.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:93]   --->   Operation 92 'br' 'br_ln93' <Predicate = (rt_waitForWrite_load & !icmp_ln874)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%phi_ln126 = phi i1 0, void, i1 1, void, i1 1, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:126]   --->   Operation 93 'phi' 'phi_ln126' <Predicate = (rt_waitForWrite_load & icmp_ln874) | (!rt_waitForWrite_load & !tmp_i)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln534_14 = zext i16 %currID_V_2"   --->   Operation 94 'zext' 'zext_ln534_14' <Predicate = (rt_waitForWrite_load & icmp_ln874) | (!rt_waitForWrite_load & !tmp_i)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%retransmitTimerTable_time_V_addr_1 = getelementptr i32 %retransmitTimerTable_time_V, i64 0, i64 %zext_ln534_14" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:125]   --->   Operation 95 'getelementptr' 'retransmitTimerTable_time_V_addr_1' <Predicate = (rt_waitForWrite_load & icmp_ln874) | (!rt_waitForWrite_load & !tmp_i)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%retransmitTimerTable_retries_V_addr_1 = getelementptr i3 %retransmitTimerTable_retries_V, i64 0, i64 %zext_ln534_14" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:125]   --->   Operation 96 'getelementptr' 'retransmitTimerTable_retries_V_addr_1' <Predicate = (rt_waitForWrite_load & icmp_ln874) | (!rt_waitForWrite_load & !tmp_i)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%retransmitTimerTable_active_addr_1 = getelementptr i1 %retransmitTimerTable_active, i64 0, i64 %zext_ln534_14" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:125]   --->   Operation 97 'getelementptr' 'retransmitTimerTable_active_addr_1' <Predicate = (rt_waitForWrite_load & icmp_ln874) | (!rt_waitForWrite_load & !tmp_i)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%retransmitTimerTable_type_addr = getelementptr i32 %retransmitTimerTable_type, i64 0, i64 %zext_ln534_14" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:125]   --->   Operation 98 'getelementptr' 'retransmitTimerTable_type_addr' <Predicate = (rt_waitForWrite_load & icmp_ln874) | (!rt_waitForWrite_load & !tmp_i)> <Delay = 0.00>
ST_2 : Operation 99 [2/2] (1.20ns)   --->   "%currEntry_time_V = load i10 %retransmitTimerTable_time_V_addr_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:125]   --->   Operation 99 'load' 'currEntry_time_V' <Predicate = (rt_waitForWrite_load & icmp_ln874) | (!rt_waitForWrite_load & !tmp_i)> <Delay = 1.20> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_2 : Operation 100 [2/2] (1.17ns)   --->   "%currEntry_retries_V = load i10 %retransmitTimerTable_retries_V_addr_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:125]   --->   Operation 100 'load' 'currEntry_retries_V' <Predicate = (rt_waitForWrite_load & icmp_ln874) | (!rt_waitForWrite_load & !tmp_i)> <Delay = 1.17> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 1000> <RAM>
ST_2 : Operation 101 [2/2] (1.17ns)   --->   "%currEntry_active = load i10 %retransmitTimerTable_active_addr_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:125]   --->   Operation 101 'load' 'currEntry_active' <Predicate = (rt_waitForWrite_load & icmp_ln874) | (!rt_waitForWrite_load & !tmp_i)> <Delay = 1.17> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 1000> <RAM>
ST_2 : Operation 102 [2/2] (1.20ns)   --->   "%currEntry_type = load i10 %retransmitTimerTable_type_addr" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:125]   --->   Operation 102 'load' 'currEntry_type' <Predicate = (rt_waitForWrite_load & icmp_ln874) | (!rt_waitForWrite_load & !tmp_i)> <Delay = 1.20> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln126 = br i1 %phi_ln126, void, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:126]   --->   Operation 103 'br' 'br_ln126' <Predicate = (rt_waitForWrite_load & icmp_ln874) | (!rt_waitForWrite_load & !tmp_i)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.18>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%set_type_2 = phi i32 0, void, i32 %set_type, void, i32 %set_type, void"   --->   Operation 104 'phi' 'set_type_2' <Predicate = (rt_waitForWrite_load & icmp_ln874) | (!rt_waitForWrite_load & !tmp_i)> <Delay = 0.00>
ST_3 : Operation 105 [1/2] (1.20ns)   --->   "%currEntry_time_V = load i10 %retransmitTimerTable_time_V_addr_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:125]   --->   Operation 105 'load' 'currEntry_time_V' <Predicate = (rt_waitForWrite_load & icmp_ln874) | (!rt_waitForWrite_load & !tmp_i)> <Delay = 1.20> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_3 : Operation 106 [1/2] (1.17ns)   --->   "%currEntry_retries_V = load i10 %retransmitTimerTable_retries_V_addr_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:125]   --->   Operation 106 'load' 'currEntry_retries_V' <Predicate = (rt_waitForWrite_load & icmp_ln874) | (!rt_waitForWrite_load & !tmp_i)> <Delay = 1.17> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 1000> <RAM>
ST_3 : Operation 107 [1/2] (1.17ns)   --->   "%currEntry_active = load i10 %retransmitTimerTable_active_addr_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:125]   --->   Operation 107 'load' 'currEntry_active' <Predicate = (rt_waitForWrite_load & icmp_ln874) | (!rt_waitForWrite_load & !tmp_i)> <Delay = 1.17> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 1000> <RAM>
ST_3 : Operation 108 [1/2] (1.20ns)   --->   "%currEntry_type = load i10 %retransmitTimerTable_type_addr" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:125]   --->   Operation 108 'load' 'currEntry_type' <Predicate = (rt_waitForWrite_load & icmp_ln874) | (!rt_waitForWrite_load & !tmp_i)> <Delay = 1.20> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_3 : Operation 109 [1/1] (0.58ns)   --->   "%br_ln154 = br i1 %currEntry_active, void %._crit_edge2.i, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:154]   --->   Operation 109 'br' 'br_ln154' <Predicate = (rt_waitForWrite_load & icmp_ln874 & !phi_ln126) | (!rt_waitForWrite_load & !tmp_i & !phi_ln126)> <Delay = 0.58>
ST_3 : Operation 110 [1/1] (0.85ns)   --->   "%icmp_ln886 = icmp_eq  i32 %currEntry_time_V, i32 0"   --->   Operation 110 'icmp' 'icmp_ln886' <Predicate = (rt_waitForWrite_load & icmp_ln874 & !phi_ln126 & currEntry_active) | (!rt_waitForWrite_load & !tmp_i & !phi_ln126 & currEntry_active)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln156 = br i1 %icmp_ln886, void, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:156]   --->   Operation 111 'br' 'br_ln156' <Predicate = (rt_waitForWrite_load & icmp_ln874 & !phi_ln126 & currEntry_active) | (!rt_waitForWrite_load & !tmp_i & !phi_ln126 & currEntry_active)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.88ns)   --->   "%currEntry_time_V_1 = add i32 %currEntry_time_V, i32 4294967295"   --->   Operation 112 'add' 'currEntry_time_V_1' <Predicate = (rt_waitForWrite_load & icmp_ln874 & !phi_ln126 & currEntry_active & !icmp_ln886) | (!rt_waitForWrite_load & !tmp_i & !phi_ln126 & currEntry_active & !icmp_ln886)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (0.58ns)   --->   "%br_ln130 = br i1 %currEntry_active, void, void %._crit_edge2.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:130]   --->   Operation 113 'br' 'br_ln130' <Predicate = (rt_waitForWrite_load & icmp_ln874 & phi_ln126) | (!rt_waitForWrite_load & !tmp_i & phi_ln126)> <Delay = 0.58>
ST_3 : Operation 114 [1/1] (0.65ns)   --->   "%switch_ln132 = switch i3 %currEntry_retries_V, void, i3 0, void %._crit_edge2.i, i3 1, void, i3 2, void, i3 3, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:132]   --->   Operation 114 'switch' 'switch_ln132' <Predicate = (rt_waitForWrite_load & icmp_ln874 & phi_ln126 & !currEntry_active) | (!rt_waitForWrite_load & !tmp_i & phi_ln126 & !currEntry_active)> <Delay = 0.65>
ST_3 : Operation 115 [1/1] (0.58ns)   --->   "%br_ln145 = br void %._crit_edge2.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:145]   --->   Operation 115 'br' 'br_ln145' <Predicate = (rt_waitForWrite_load & icmp_ln874 & phi_ln126 & !currEntry_active & currEntry_retries_V == 3) | (!rt_waitForWrite_load & !tmp_i & phi_ln126 & !currEntry_active & currEntry_retries_V == 3)> <Delay = 0.58>
ST_3 : Operation 116 [1/1] (0.58ns)   --->   "%br_ln142 = br void %._crit_edge2.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:142]   --->   Operation 116 'br' 'br_ln142' <Predicate = (rt_waitForWrite_load & icmp_ln874 & phi_ln126 & !currEntry_active & currEntry_retries_V == 2) | (!rt_waitForWrite_load & !tmp_i & phi_ln126 & !currEntry_active & currEntry_retries_V == 2)> <Delay = 0.58>
ST_3 : Operation 117 [1/1] (0.58ns)   --->   "%br_ln139 = br void %._crit_edge2.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:139]   --->   Operation 117 'br' 'br_ln139' <Predicate = (rt_waitForWrite_load & icmp_ln874 & phi_ln126 & !currEntry_active & currEntry_retries_V == 1) | (!rt_waitForWrite_load & !tmp_i & phi_ln126 & !currEntry_active & currEntry_retries_V == 1)> <Delay = 0.58>
ST_3 : Operation 118 [1/1] (0.58ns)   --->   "%br_ln148 = br void %._crit_edge2.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:148]   --->   Operation 118 'br' 'br_ln148' <Predicate = (rt_waitForWrite_load & icmp_ln874 & phi_ln126 & !currEntry_active & currEntry_retries_V != 0 & currEntry_retries_V != 1 & currEntry_retries_V != 2 & currEntry_retries_V != 3) | (!rt_waitForWrite_load & !tmp_i & phi_ln126 & !currEntry_active & currEntry_retries_V != 0 & currEntry_retries_V != 1 & currEntry_retries_V != 2 & currEntry_retries_V != 3)> <Delay = 0.58>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 119 [1/1] (0.58ns)   --->   "%br_ln159 = br void %._crit_edge2.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:159]   --->   Operation 119 'br' 'br_ln159' <Predicate = (rt_waitForWrite_load & icmp_ln874 & !phi_ln126 & currEntry_active & !icmp_ln886) | (!rt_waitForWrite_load & !tmp_i & !phi_ln126 & currEntry_active & !icmp_ln886)> <Delay = 0.58>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_16_i = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i128P0A, i128 %rtTimer2eventEng_setEvent, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:140]   --->   Operation 120 'nbwritereq' 'tmp_16_i' <Predicate = (rt_waitForWrite_load & icmp_ln874 & !phi_ln126 & currEntry_active & icmp_ln886) | (!rt_waitForWrite_load & !tmp_i & !phi_ln126 & currEntry_active & icmp_ln886)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_4 : Operation 121 [1/1] (0.58ns)   --->   "%br_ln162 = br i1 %tmp_16_i, void %._crit_edge2.i, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:162]   --->   Operation 121 'br' 'br_ln162' <Predicate = (rt_waitForWrite_load & icmp_ln874 & !phi_ln126 & currEntry_active & icmp_ln886) | (!rt_waitForWrite_load & !tmp_i & !phi_ln126 & currEntry_active & icmp_ln886)> <Delay = 0.58>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_254 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %currEntry_retries_V, i32 2"   --->   Operation 122 'bitselect' 'tmp_254' <Predicate = (rt_waitForWrite_load & icmp_ln874 & !phi_ln126 & currEntry_active & icmp_ln886 & tmp_16_i) | (!rt_waitForWrite_load & !tmp_i & !phi_ln126 & currEntry_active & icmp_ln886 & tmp_16_i)> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln166 = br i1 %tmp_254, void, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:166]   --->   Operation 123 'br' 'br_ln166' <Predicate = (rt_waitForWrite_load & icmp_ln874 & !phi_ln126 & currEntry_active & icmp_ln886 & tmp_16_i) | (!rt_waitForWrite_load & !tmp_i & !phi_ln126 & currEntry_active & icmp_ln886 & tmp_16_i)> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.57ns)   --->   "%currEntry_retries_V_1 = add i3 %currEntry_retries_V, i3 1"   --->   Operation 124 'add' 'currEntry_retries_V_1' <Predicate = (rt_waitForWrite_load & icmp_ln874 & !phi_ln126 & currEntry_active & icmp_ln886 & tmp_16_i & !tmp_254) | (!rt_waitForWrite_load & !tmp_i & !phi_ln126 & currEntry_active & icmp_ln886 & tmp_16_i & !tmp_254)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i115 @_ssdm_op_BitConcatenate.i115.i3.i64.i16.i32, i3 %currEntry_retries_V_1, i64 0, i16 %currID_V_2, i32 %currEntry_type" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 125 'bitconcatenate' 'tmp' <Predicate = (rt_waitForWrite_load & icmp_ln874 & !phi_ln126 & currEntry_active & icmp_ln886 & tmp_16_i & !tmp_254) | (!rt_waitForWrite_load & !tmp_i & !phi_ln126 & currEntry_active & icmp_ln886 & tmp_16_i & !tmp_254)> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln174_70 = zext i115 %tmp" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 126 'zext' 'zext_ln174_70' <Predicate = (rt_waitForWrite_load & icmp_ln874 & !phi_ln126 & currEntry_active & icmp_ln886 & tmp_16_i & !tmp_254) | (!rt_waitForWrite_load & !tmp_i & !phi_ln126 & currEntry_active & icmp_ln886 & tmp_16_i & !tmp_254)> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %rtTimer2eventEng_setEvent, i128 %zext_ln174_70" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 127 'write' 'write_ln174' <Predicate = (rt_waitForWrite_load & icmp_ln874 & !phi_ln126 & currEntry_active & icmp_ln886 & tmp_16_i & !tmp_254) | (!rt_waitForWrite_load & !tmp_i & !phi_ln126 & currEntry_active & icmp_ln886 & tmp_16_i & !tmp_254)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_4 : Operation 128 [1/1] (0.58ns)   --->   "%br_ln170 = br void %._crit_edge2.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:170]   --->   Operation 128 'br' 'br_ln170' <Predicate = (rt_waitForWrite_load & icmp_ln874 & !phi_ln126 & currEntry_active & icmp_ln886 & tmp_16_i & !tmp_254) | (!rt_waitForWrite_load & !tmp_i & !phi_ln126 & currEntry_active & icmp_ln886 & tmp_16_i & !tmp_254)> <Delay = 0.58>
ST_4 : Operation 129 [1/1] (0.85ns)   --->   "%icmp_ln175 = icmp_eq  i32 %currEntry_type, i32 3" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:175]   --->   Operation 129 'icmp' 'icmp_ln175' <Predicate = (rt_waitForWrite_load & icmp_ln874 & !phi_ln126 & currEntry_active & icmp_ln886 & tmp_16_i & tmp_254) | (!rt_waitForWrite_load & !tmp_i & !phi_ln126 & currEntry_active & icmp_ln886 & tmp_16_i & tmp_254)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln175 = br i1 %icmp_ln175, void, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:175]   --->   Operation 130 'br' 'br_ln175' <Predicate = (rt_waitForWrite_load & icmp_ln874 & !phi_ln126 & currEntry_active & icmp_ln886 & tmp_16_i & tmp_254) | (!rt_waitForWrite_load & !tmp_i & !phi_ln126 & currEntry_active & icmp_ln886 & tmp_16_i & tmp_254)> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.58ns)   --->   "%br_ln0 = br void %._crit_edge2.i"   --->   Operation 131 'br' 'br_ln0' <Predicate = (rt_waitForWrite_load & icmp_ln874 & !phi_ln126 & currEntry_active & icmp_ln886 & tmp_16_i & tmp_254 & !icmp_ln175) | (!rt_waitForWrite_load & !tmp_i & !phi_ln126 & currEntry_active & icmp_ln886 & tmp_16_i & tmp_254 & !icmp_ln175)> <Delay = 0.58>
ST_4 : Operation 132 [1/1] (0.58ns)   --->   "%br_ln178 = br void %._crit_edge2.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:178]   --->   Operation 132 'br' 'br_ln178' <Predicate = (rt_waitForWrite_load & icmp_ln874 & !phi_ln126 & currEntry_active & icmp_ln886 & tmp_16_i & tmp_254 & icmp_ln175) | (!rt_waitForWrite_load & !tmp_i & !phi_ln126 & currEntry_active & icmp_ln886 & tmp_16_i & tmp_254 & icmp_ln175)> <Delay = 0.58>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%currEntry_type_2 = phi i32 %set_type_2, void, i32 %set_type_2, void, i32 %set_type_2, void, i32 %set_type_2, void, i32 %currEntry_type, void, i32 %currEntry_type, void, i32 %currEntry_type, void, i32 3, void, i32 %set_type_2, void, i32 %set_type_2, void, i32 %currEntry_type, void, i32 %currEntry_type, void"   --->   Operation 133 'phi' 'currEntry_type_2' <Predicate = (rt_waitForWrite_load & icmp_ln874) | (!rt_waitForWrite_load & !tmp_i)> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%currEntry_active_1 = phi i1 1, void, i1 1, void, i1 1, void, i1 1, void, i1 1, void, i1 0, void, i1 0, void, i1 0, void, i1 1, void, i1 1, void, i1 0, void, i1 1, void"   --->   Operation 134 'phi' 'currEntry_active_1' <Predicate = (rt_waitForWrite_load & icmp_ln874) | (!rt_waitForWrite_load & !tmp_i)> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%currEntry_retries_V_2 = phi i3 %currEntry_retries_V, void, i3 %currEntry_retries_V, void, i3 %currEntry_retries_V, void, i3 %currEntry_retries_V, void, i3 %currEntry_retries_V, void, i3 %currEntry_retries_V_1, void, i3 0, void, i3 0, void, i3 %currEntry_retries_V, void, i3 %currEntry_retries_V, void, i3 %currEntry_retries_V, void, i3 %currEntry_retries_V, void"   --->   Operation 135 'phi' 'currEntry_retries_V_2' <Predicate = (rt_waitForWrite_load & icmp_ln874) | (!rt_waitForWrite_load & !tmp_i)> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%currEntry_time_V_2 = phi i32 781251, void, i32 1562501, void, i32 2343751, void, i32 4687501, void, i32 %currEntry_time_V_1, void, i32 0, void, i32 0, void, i32 0, void, i32 %currEntry_time_V, void, i32 156251, void, i32 %currEntry_time_V, void, i32 0, void"   --->   Operation 136 'phi' 'currEntry_time_V_2' <Predicate = (rt_waitForWrite_load & icmp_ln874) | (!rt_waitForWrite_load & !tmp_i)> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (1.20ns)   --->   "%store_ln189 = store i32 %currEntry_time_V_2, i10 %retransmitTimerTable_time_V_addr_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:189]   --->   Operation 137 'store' 'store_ln189' <Predicate = (rt_waitForWrite_load & icmp_ln874) | (!rt_waitForWrite_load & !tmp_i)> <Delay = 1.20> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_4 : Operation 138 [1/1] (1.17ns)   --->   "%store_ln189 = store i3 %currEntry_retries_V_2, i10 %retransmitTimerTable_retries_V_addr_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:189]   --->   Operation 138 'store' 'store_ln189' <Predicate = (rt_waitForWrite_load & icmp_ln874) | (!rt_waitForWrite_load & !tmp_i)> <Delay = 1.17> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 1000> <RAM>
ST_4 : Operation 139 [1/1] (1.17ns)   --->   "%store_ln189 = store i1 %currEntry_active_1, i10 %retransmitTimerTable_active_addr_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:189]   --->   Operation 139 'store' 'store_ln189' <Predicate = (rt_waitForWrite_load & icmp_ln874) | (!rt_waitForWrite_load & !tmp_i)> <Delay = 1.17> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 1000> <RAM>
ST_4 : Operation 140 [1/1] (1.20ns)   --->   "%store_ln189 = store i32 %currEntry_type_2, i10 %retransmitTimerTable_type_addr" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:189]   --->   Operation 140 'store' 'store_ln189' <Predicate = (rt_waitForWrite_load & icmp_ln874) | (!rt_waitForWrite_load & !tmp_i)> <Delay = 1.20> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln0 = br void %retransmit_timer.exit"   --->   Operation 141 'br' 'br_ln0' <Predicate = (rt_waitForWrite_load & icmp_ln874) | (!rt_waitForWrite_load & !tmp_i)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.16>
ST_5 : Operation 142 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %rtTimer2stateTable_releaseState, i16 %currID_V_2" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 142 'write' 'write_ln174' <Predicate = (rt_waitForWrite_load & icmp_ln874 & !phi_ln126 & currEntry_active & icmp_ln886 & tmp_16_i & tmp_254) | (!rt_waitForWrite_load & !tmp_i & !phi_ln126 & currEntry_active & icmp_ln886 & tmp_16_i & tmp_254)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i16 %currID_V_2" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 143 'zext' 'zext_ln174' <Predicate = (rt_waitForWrite_load & icmp_ln874 & !phi_ln126 & currEntry_active & icmp_ln886 & tmp_16_i & tmp_254) | (!rt_waitForWrite_load & !tmp_i & !phi_ln126 & currEntry_active & icmp_ln886 & tmp_16_i & tmp_254)> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i81 @_ssdm_op_BitConcatenate.i81.i65.i16, i65 18446744073709551616, i16 %currID_V_2" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 144 'bitconcatenate' 'or_ln' <Predicate = (rt_waitForWrite_load & icmp_ln874 & !phi_ln126 & currEntry_active & icmp_ln886 & tmp_16_i & tmp_254 & !icmp_ln175) | (!rt_waitForWrite_load & !tmp_i & !phi_ln126 & currEntry_active & icmp_ln886 & tmp_16_i & tmp_254 & !icmp_ln175)> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln174_71 = zext i81 %or_ln" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 145 'zext' 'zext_ln174_71' <Predicate = (rt_waitForWrite_load & icmp_ln874 & !phi_ln126 & currEntry_active & icmp_ln886 & tmp_16_i & tmp_254 & !icmp_ln175) | (!rt_waitForWrite_load & !tmp_i & !phi_ln126 & currEntry_active & icmp_ln886 & tmp_16_i & tmp_254 & !icmp_ln175)> <Delay = 0.00>
ST_5 : Operation 146 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i96P0A, i96 %timer2rxApp_notification, i96 %zext_ln174_71" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 146 'write' 'write_ln174' <Predicate = (rt_waitForWrite_load & icmp_ln874 & !phi_ln126 & currEntry_active & icmp_ln886 & tmp_16_i & tmp_254 & !icmp_ln175) | (!rt_waitForWrite_load & !tmp_i & !phi_ln126 & currEntry_active & icmp_ln886 & tmp_16_i & tmp_254 & !icmp_ln175)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 96> <Depth = 4> <FIFO>
ST_5 : Operation 147 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i96P0A, i96 %timer2txApp_notification, i96 %zext_ln174" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 147 'write' 'write_ln174' <Predicate = (rt_waitForWrite_load & icmp_ln874 & !phi_ln126 & currEntry_active & icmp_ln886 & tmp_16_i & tmp_254 & icmp_ln175) | (!rt_waitForWrite_load & !tmp_i & !phi_ln126 & currEntry_active & icmp_ln886 & tmp_16_i & tmp_254 & icmp_ln175)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 96> <Depth = 4> <FIFO>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 148 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.2ns, clock uncertainty: 0.864ns.

 <State 1>: 3.27ns
The critical path consists of the following:
	fifo read on port 'txEng2timer_setRetransmitTimer' (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [107]  (1.17 ns)
	'add' operation ('ret') [111]  (0.785 ns)
	'icmp' operation ('icmp_ln108', /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:108) [113]  (0.687 ns)
	'xor' operation ('xor_ln108', /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:108) [114]  (0 ns)
	'or' operation ('or_ln108', /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:108) [116]  (0.122 ns)
	multiplexor before 'phi' operation ('set.sessionID.V') with incoming values : ('currID.V', /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:101) ('set.sessionID.V', /opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [124]  (0.387 ns)
	'phi' operation ('set.sessionID.V') with incoming values : ('currID.V', /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:101) ('set.sessionID.V', /opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [124]  (0 ns)
	blocking operation 0.122 ns on control path)

 <State 2>: 1.2ns
The critical path consists of the following:
	'getelementptr' operation ('retransmitTimerTable_time_V_addr') [75]  (0 ns)
	'store' operation ('store_ln84', /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:84) of constant 156251 on array 'retransmitTimerTable_time_V' [78]  (1.2 ns)

 <State 3>: 2.18ns
The critical path consists of the following:
	'load' operation ('currEntry.time.V', /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:125) on array 'retransmitTimerTable_time_V' [131]  (1.2 ns)
	'add' operation ('currEntry.time.V') [142]  (0.88 ns)
	blocking operation 0.101 ns on control path)

 <State 4>: 2.33ns
The critical path consists of the following:
	'add' operation ('currEntry.retries.V') [151]  (0.572 ns)
	multiplexor before 'phi' operation ('currEntry.retries.V') with incoming values : ('currEntry.retries.V', /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:125) ('currEntry.retries.V') [184]  (0.584 ns)
	'phi' operation ('currEntry.retries.V') with incoming values : ('currEntry.retries.V', /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:125) ('currEntry.retries.V') [184]  (0 ns)
	'store' operation ('store_ln189', /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:189) of variable 'currEntry.retries.V' on array 'retransmitTimerTable_retries_V' [187]  (1.17 ns)

 <State 5>: 1.17ns
The critical path consists of the following:
	fifo write on port 'rtTimer2stateTable_releaseState' (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [157]  (1.17 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
