# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../THINGS/Lab3_Team3_FIFO_8.v" \
"../../../../Problem_2_4.srcs/sources_1/new/Lab3_FIFO_8_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
