// Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition"

// DATE "10/02/2018 11:07:36"

// 
// Device: Altera EP4CE6F17C6 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module diagrama_de_blocos_relogio (
	reg_US_enable,
	CLK,
	v_1,
	v_2,
	v_4,
	v_6,
	v_8,
	v_9,
	comp_out_DH,
	comp_out_UH,
	comp_out_DM,
	comp_out_UM,
	comp_out_DS,
	comp_out_US,
	reg_UH_enable,
	reg_DH_enable,
	reg_UM_enable,
	reg_DS_enable,
	reg_DM_enable,
	out_mux_reg,
	out_ula,
	palavra_out,
	reg_dh,
	reg_dm,
	reg_ds,
	reg_uh,
	reg_um,
	reg_us);
output 	reg_US_enable;
input 	CLK;
input 	[3:0] v_1;
input 	[3:0] v_2;
input 	[3:0] v_4;
input 	[3:0] v_6;
input 	[3:0] v_8;
input 	[3:0] v_9;
output 	comp_out_DH;
output 	comp_out_UH;
output 	comp_out_DM;
output 	comp_out_UM;
output 	comp_out_DS;
output 	comp_out_US;
output 	reg_UH_enable;
output 	reg_DH_enable;
output 	reg_UM_enable;
output 	reg_DS_enable;
output 	reg_DM_enable;
output 	[3:0] out_mux_reg;
output 	[3:0] out_ula;
output 	[12:0] palavra_out;
output 	[3:0] reg_dh;
output 	[3:0] reg_dm;
output 	[3:0] reg_ds;
output 	[3:0] reg_uh;
output 	[3:0] reg_um;
output 	[3:0] reg_us;

// Design Ports Information
// reg_US_enable	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// comp_out_DH	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// comp_out_UH	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// comp_out_DM	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// comp_out_UM	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// comp_out_DS	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// comp_out_US	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_UH_enable	=>  Location: PIN_M12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_DH_enable	=>  Location: PIN_N15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_UM_enable	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_DS_enable	=>  Location: PIN_P15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_DM_enable	=>  Location: PIN_N14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_mux_reg[3]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_mux_reg[2]	=>  Location: PIN_K11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_mux_reg[1]	=>  Location: PIN_L9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_mux_reg[0]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_ula[3]	=>  Location: PIN_K12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_ula[2]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_ula[1]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_ula[0]	=>  Location: PIN_L12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// palavra_out[12]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// palavra_out[11]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// palavra_out[10]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// palavra_out[9]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// palavra_out[8]	=>  Location: PIN_L15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// palavra_out[7]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// palavra_out[6]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// palavra_out[5]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// palavra_out[4]	=>  Location: PIN_T5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// palavra_out[3]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// palavra_out[2]	=>  Location: PIN_L16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// palavra_out[1]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// palavra_out[0]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_dh[3]	=>  Location: PIN_L13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_dh[2]	=>  Location: PIN_L14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_dh[1]	=>  Location: PIN_R13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_dh[0]	=>  Location: PIN_L11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_dm[3]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_dm[2]	=>  Location: PIN_N13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_dm[1]	=>  Location: PIN_R8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_dm[0]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_ds[3]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_ds[2]	=>  Location: PIN_J11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_ds[1]	=>  Location: PIN_T11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_ds[0]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_uh[3]	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_uh[2]	=>  Location: PIN_M11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_uh[1]	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_uh[0]	=>  Location: PIN_M10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_um[3]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_um[2]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_um[1]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_um[0]	=>  Location: PIN_P11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_us[3]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_us[2]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_us[1]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_us[0]	=>  Location: PIN_K10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// v_2[1]	=>  Location: PIN_L10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// v_2[0]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// v_2[2]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// v_2[3]	=>  Location: PIN_T2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// v_4[2]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// v_4[1]	=>  Location: PIN_N11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// v_4[3]	=>  Location: PIN_K15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// v_4[0]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// v_6[2]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// v_6[1]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// v_6[3]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// v_6[0]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// v_8[2]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// v_8[1]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// v_8[3]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// v_8[0]	=>  Location: PIN_N12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// v_1[3]	=>  Location: PIN_T6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// v_9[3]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// v_1[2]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// v_9[2]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// v_1[1]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// v_9[1]	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// v_1[0]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// v_9[0]	=>  Location: PIN_K9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLK	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \reg_US_enable~output_o ;
wire \comp_out_DH~output_o ;
wire \comp_out_UH~output_o ;
wire \comp_out_DM~output_o ;
wire \comp_out_UM~output_o ;
wire \comp_out_DS~output_o ;
wire \comp_out_US~output_o ;
wire \reg_UH_enable~output_o ;
wire \reg_DH_enable~output_o ;
wire \reg_UM_enable~output_o ;
wire \reg_DS_enable~output_o ;
wire \reg_DM_enable~output_o ;
wire \out_mux_reg[3]~output_o ;
wire \out_mux_reg[2]~output_o ;
wire \out_mux_reg[1]~output_o ;
wire \out_mux_reg[0]~output_o ;
wire \out_ula[3]~output_o ;
wire \out_ula[2]~output_o ;
wire \out_ula[1]~output_o ;
wire \out_ula[0]~output_o ;
wire \palavra_out[12]~output_o ;
wire \palavra_out[11]~output_o ;
wire \palavra_out[10]~output_o ;
wire \palavra_out[9]~output_o ;
wire \palavra_out[8]~output_o ;
wire \palavra_out[7]~output_o ;
wire \palavra_out[6]~output_o ;
wire \palavra_out[5]~output_o ;
wire \palavra_out[4]~output_o ;
wire \palavra_out[3]~output_o ;
wire \palavra_out[2]~output_o ;
wire \palavra_out[1]~output_o ;
wire \palavra_out[0]~output_o ;
wire \reg_dh[3]~output_o ;
wire \reg_dh[2]~output_o ;
wire \reg_dh[1]~output_o ;
wire \reg_dh[0]~output_o ;
wire \reg_dm[3]~output_o ;
wire \reg_dm[2]~output_o ;
wire \reg_dm[1]~output_o ;
wire \reg_dm[0]~output_o ;
wire \reg_ds[3]~output_o ;
wire \reg_ds[2]~output_o ;
wire \reg_ds[1]~output_o ;
wire \reg_ds[0]~output_o ;
wire \reg_uh[3]~output_o ;
wire \reg_uh[2]~output_o ;
wire \reg_uh[1]~output_o ;
wire \reg_uh[0]~output_o ;
wire \reg_um[3]~output_o ;
wire \reg_um[2]~output_o ;
wire \reg_um[1]~output_o ;
wire \reg_um[0]~output_o ;
wire \reg_us[3]~output_o ;
wire \reg_us[2]~output_o ;
wire \reg_us[1]~output_o ;
wire \reg_us[0]~output_o ;
wire \CLK~input_o ;
wire \CLK~inputclkctrl_outclk ;
wire \ROM|fstate.incrementa_DH_parte_II~q ;
wire \DM|q[2]~feeder_combout ;
wire \ROM|fstate.incrementa_DM_parte_II~q ;
wire \v_2[3]~input_o ;
wire \v_2[2]~input_o ;
wire \demux_reg_enable|Equal1~10_combout ;
wire \comp_DH|eq~1_combout ;
wire \v_2[1]~input_o ;
wire \v_9[0]~input_o ;
wire \ROM|palavra~0_combout ;
wire \v_4[0]~input_o ;
wire \v_6[0]~input_o ;
wire \v_1[0]~input_o ;
wire \v_2[0]~input_o ;
wire \v_6[3]~input_o ;
wire \demux_reg_enable|Equal1~7_combout ;
wire \comp_DS|eq~1_combout ;
wire \v_6[2]~input_o ;
wire \DS|q[2]~feeder_combout ;
wire \comp_DS|LessThan0~1_combout ;
wire \v_6[1]~input_o ;
wire \comp_DS|LessThan0~0_combout ;
wire \comp_DS|LessThan0~2_combout ;
wire \comp_DS|eq~0_combout ;
wire \ROM|fstate.incrementa_DS_parteII~q ;
wire \ROM|reg_fstate~4_combout ;
wire \ROM|fstate.zera_DS~q ;
wire \ROM|WideOr12~combout ;
wire \mux_das_constantes|Mux3~0_combout ;
wire \mux_das_constantes|Mux3~1_combout ;
wire \mux_das_constantes|Mux3~2_combout ;
wire \UH|q[0]~feeder_combout ;
wire \demux_reg_enable|Equal1~9_combout ;
wire \demux_reg_enable|Equal1~5_combout ;
wire \mux_dos_registradores|Mux3~0_combout ;
wire \demux_reg_enable|Equal1~6_combout ;
wire \mux_dos_registradores|Mux3~1_combout ;
wire \mux_dos_registradores|Mux3~2_combout ;
wire \inst|Add0~3_combout ;
wire \inst|Add0~5_cout ;
wire \inst|Add0~6_combout ;
wire \comp_DH|eq~0_combout ;
wire \ROM|fstate.zera_DH~0_combout ;
wire \ROM|fstate.zera_DH~q ;
wire \ROM|WideOr11~0_combout ;
wire \v_1[3]~input_o ;
wire \v_4[3]~input_o ;
wire \mux_das_constantes|Mux0~0_combout ;
wire \mux_das_constantes|Mux0~1_combout ;
wire \v_9[3]~input_o ;
wire \mux_das_constantes|Mux0~2_combout ;
wire \mux_dos_registradores|Mux0~1_combout ;
wire \mux_dos_registradores|Mux0~2_combout ;
wire \UH|q[3]~feeder_combout ;
wire \mux_dos_registradores|Mux0~0_combout ;
wire \inst|Add0~0_combout ;
wire \v_9[2]~input_o ;
wire \v_4[2]~input_o ;
wire \v_1[2]~input_o ;
wire \mux_das_constantes|Mux1~0_combout ;
wire \mux_das_constantes|Mux1~1_combout ;
wire \mux_das_constantes|Mux1~2_combout ;
wire \v_9[1]~input_o ;
wire \v_1[1]~input_o ;
wire \v_4[1]~input_o ;
wire \mux_das_constantes|Mux2~0_combout ;
wire \mux_das_constantes|Mux2~1_combout ;
wire \mux_das_constantes|Mux2~2_combout ;
wire \inst|Add0~7 ;
wire \inst|Add0~9 ;
wire \inst|Add0~11 ;
wire \inst|Add0~12_combout ;
wire \comp_DM|eq~1_combout ;
wire \comp_DM|eq~0_combout ;
wire \comp_DM|eq~2_combout ;
wire \ROM|Selector2~0_combout ;
wire \ROM|fstate.conta_minuto~q ;
wire \UH|q[2]~feeder_combout ;
wire \UH|q[1]~feeder_combout ;
wire \comp_UH|eq~0_combout ;
wire \comp_UH|eq~1_combout ;
wire \comp_UH|LessThan0~1_combout ;
wire \comp_UH|LessThan0~0_combout ;
wire \comp_UH|LessThan0~2_combout ;
wire \comp_UH|eq~2_combout ;
wire \comp_DS|eq~2_combout ;
wire \v_8[2]~input_o ;
wire \v_8[1]~input_o ;
wire \v_8[0]~input_o ;
wire \comp_US|LessThan0~0_combout ;
wire \v_8[3]~input_o ;
wire \comp_US|LessThan0~1_combout ;
wire \comp_US|LessThan0~2_combout ;
wire \comp_US|eq~1_combout ;
wire \comp_US|eq~2_combout ;
wire \ROM|Selector0~1_combout ;
wire \comp_UM|eq~1_combout ;
wire \UM|q[1]~feeder_combout ;
wire \comp_UM|LessThan0~0_combout ;
wire \comp_UM|LessThan0~1_combout ;
wire \comp_UM|LessThan0~2_combout ;
wire \ROM|Selector0~0_combout ;
wire \ROM|Selector0~2_combout ;
wire \ROM|fstate.conta_segundo~q ;
wire \ROM|WideOr7~0_combout ;
wire \ROM|WideOr7~combout ;
wire \mux_dos_registradores|Mux2~0_combout ;
wire \mux_dos_registradores|Mux2~1_combout ;
wire \mux_dos_registradores|Mux2~2_combout ;
wire \inst|Add0~2_combout ;
wire \inst|Add0~8_combout ;
wire \comp_US|eq~0_combout ;
wire \ROM|reg_fstate~1_combout ;
wire \ROM|fstate.Incrementa_DS_parte_I~q ;
wire \ROM|WideOr10~combout ;
wire \demux_reg_enable|Equal1~8_combout ;
wire \comp_DM|LessThan0~0_combout ;
wire \comp_DM|LessThan0~1_combout ;
wire \comp_DM|LessThan0~2_combout ;
wire \ROM|reg_fstate~3_combout ;
wire \ROM|fstate.zera_DM~q ;
wire \ROM|Selector4~0_combout ;
wire \ROM|fstate.conta_hora~q ;
wire \ROM|reg_fstate~0_combout ;
wire \ROM|fstate.incrementa_DH_parte_I~q ;
wire \ROM|WideOr8~0_combout ;
wire \mux_dos_registradores|Mux1~0_combout ;
wire \mux_dos_registradores|Mux1~1_combout ;
wire \mux_dos_registradores|Mux1~2_combout ;
wire \inst|Add0~1_combout ;
wire \inst|Add0~10_combout ;
wire \comp_UM|eq~0_combout ;
wire \ROM|reg_fstate~2_combout ;
wire \ROM|fstate.incrementa_DM_parte_I~q ;
wire \ROM|WideOr9~0_combout ;
wire \demux_reg_enable|Equal1~4_combout ;
wire \comp_DH|eq~2_combout ;
wire \comp_UM|eq~2_combout ;
wire \mux_dos_registradores|Mux0~3_combout ;
wire \mux_dos_registradores|Mux1~3_combout ;
wire \mux_dos_registradores|Mux2~3_combout ;
wire \mux_dos_registradores|Mux3~3_combout ;
wire [3:0] \DH|q ;
wire [3:0] \UH|q ;
wire [3:0] \DM|q ;
wire [3:0] \US|q ;
wire [3:0] \UM|q ;
wire [3:0] \DS|q ;


// Location: IOOBUF_X32_Y0_N23
cycloneive_io_obuf \reg_US_enable~output (
	.i(\demux_reg_enable|Equal1~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_US_enable~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_US_enable~output .bus_hold = "false";
defparam \reg_US_enable~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N23
cycloneive_io_obuf \comp_out_DH~output (
	.i(\comp_DH|eq~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\comp_out_DH~output_o ),
	.obar());
// synopsys translate_off
defparam \comp_out_DH~output .bus_hold = "false";
defparam \comp_out_DH~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N16
cycloneive_io_obuf \comp_out_UH~output (
	.i(\comp_UH|eq~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\comp_out_UH~output_o ),
	.obar());
// synopsys translate_off
defparam \comp_out_UH~output .bus_hold = "false";
defparam \comp_out_UH~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N9
cycloneive_io_obuf \comp_out_DM~output (
	.i(\comp_DM|eq~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\comp_out_DM~output_o ),
	.obar());
// synopsys translate_off
defparam \comp_out_DM~output .bus_hold = "false";
defparam \comp_out_DM~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N23
cycloneive_io_obuf \comp_out_UM~output (
	.i(\comp_UM|eq~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\comp_out_UM~output_o ),
	.obar());
// synopsys translate_off
defparam \comp_out_UM~output .bus_hold = "false";
defparam \comp_out_UM~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N9
cycloneive_io_obuf \comp_out_DS~output (
	.i(\comp_DS|eq~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\comp_out_DS~output_o ),
	.obar());
// synopsys translate_off
defparam \comp_out_DS~output .bus_hold = "false";
defparam \comp_out_DS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \comp_out_US~output (
	.i(\comp_US|eq~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\comp_out_US~output_o ),
	.obar());
// synopsys translate_off
defparam \comp_out_US~output .bus_hold = "false";
defparam \comp_out_US~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y2_N16
cycloneive_io_obuf \reg_UH_enable~output (
	.i(\demux_reg_enable|Equal1~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_UH_enable~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_UH_enable~output .bus_hold = "false";
defparam \reg_UH_enable~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y7_N16
cycloneive_io_obuf \reg_DH_enable~output (
	.i(\demux_reg_enable|Equal1~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_DH_enable~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_DH_enable~output .bus_hold = "false";
defparam \reg_DH_enable~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y24_N9
cycloneive_io_obuf \reg_UM_enable~output (
	.i(\demux_reg_enable|Equal1~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_UM_enable~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_UM_enable~output .bus_hold = "false";
defparam \reg_UM_enable~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y4_N16
cycloneive_io_obuf \reg_DS_enable~output (
	.i(\demux_reg_enable|Equal1~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_DS_enable~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_DS_enable~output .bus_hold = "false";
defparam \reg_DS_enable~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y4_N23
cycloneive_io_obuf \reg_DM_enable~output (
	.i(\demux_reg_enable|Equal1~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_DM_enable~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_DM_enable~output .bus_hold = "false";
defparam \reg_DM_enable~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y24_N23
cycloneive_io_obuf \out_mux_reg[3]~output (
	.i(\mux_dos_registradores|Mux0~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_mux_reg[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_mux_reg[3]~output .bus_hold = "false";
defparam \out_mux_reg[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y6_N16
cycloneive_io_obuf \out_mux_reg[2]~output (
	.i(\mux_dos_registradores|Mux1~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_mux_reg[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_mux_reg[2]~output .bus_hold = "false";
defparam \out_mux_reg[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N2
cycloneive_io_obuf \out_mux_reg[1]~output (
	.i(\mux_dos_registradores|Mux2~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_mux_reg[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_mux_reg[1]~output .bus_hold = "false";
defparam \out_mux_reg[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N9
cycloneive_io_obuf \out_mux_reg[0]~output (
	.i(\mux_dos_registradores|Mux3~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_mux_reg[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_mux_reg[0]~output .bus_hold = "false";
defparam \out_mux_reg[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y3_N16
cycloneive_io_obuf \out_ula[3]~output (
	.i(\inst|Add0~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_ula[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_ula[3]~output .bus_hold = "false";
defparam \out_ula[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y5_N23
cycloneive_io_obuf \out_ula[2]~output (
	.i(\inst|Add0~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_ula[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_ula[2]~output .bus_hold = "false";
defparam \out_ula[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y5_N16
cycloneive_io_obuf \out_ula[1]~output (
	.i(\inst|Add0~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_ula[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_ula[1]~output .bus_hold = "false";
defparam \out_ula[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y3_N23
cycloneive_io_obuf \out_ula[0]~output (
	.i(\inst|Add0~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_ula[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_ula[0]~output .bus_hold = "false";
defparam \out_ula[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y24_N9
cycloneive_io_obuf \palavra_out[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\palavra_out[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \palavra_out[12]~output .bus_hold = "false";
defparam \palavra_out[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N16
cycloneive_io_obuf \palavra_out[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\palavra_out[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \palavra_out[11]~output .bus_hold = "false";
defparam \palavra_out[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N23
cycloneive_io_obuf \palavra_out[10]~output (
	.i(!\ROM|WideOr7~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\palavra_out[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \palavra_out[10]~output .bus_hold = "false";
defparam \palavra_out[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y24_N23
cycloneive_io_obuf \palavra_out[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\palavra_out[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \palavra_out[9]~output .bus_hold = "false";
defparam \palavra_out[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y8_N9
cycloneive_io_obuf \palavra_out[8]~output (
	.i(\ROM|WideOr8~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\palavra_out[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \palavra_out[8]~output .bus_hold = "false";
defparam \palavra_out[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y24_N16
cycloneive_io_obuf \palavra_out[7]~output (
	.i(\ROM|WideOr9~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\palavra_out[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \palavra_out[7]~output .bus_hold = "false";
defparam \palavra_out[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y24_N2
cycloneive_io_obuf \palavra_out[6]~output (
	.i(!\ROM|WideOr10~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\palavra_out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \palavra_out[6]~output .bus_hold = "false";
defparam \palavra_out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N2
cycloneive_io_obuf \palavra_out[5]~output (
	.i(!\ROM|palavra~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\palavra_out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \palavra_out[5]~output .bus_hold = "false";
defparam \palavra_out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N2
cycloneive_io_obuf \palavra_out[4]~output (
	.i(!\ROM|WideOr11~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\palavra_out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \palavra_out[4]~output .bus_hold = "false";
defparam \palavra_out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cycloneive_io_obuf \palavra_out[3]~output (
	.i(\ROM|WideOr12~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\palavra_out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \palavra_out[3]~output .bus_hold = "false";
defparam \palavra_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y8_N16
cycloneive_io_obuf \palavra_out[2]~output (
	.i(\ROM|WideOr8~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\palavra_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \palavra_out[2]~output .bus_hold = "false";
defparam \palavra_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y24_N16
cycloneive_io_obuf \palavra_out[1]~output (
	.i(\ROM|WideOr9~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\palavra_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \palavra_out[1]~output .bus_hold = "false";
defparam \palavra_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y24_N2
cycloneive_io_obuf \palavra_out[0]~output (
	.i(!\ROM|WideOr10~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\palavra_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \palavra_out[0]~output .bus_hold = "false";
defparam \palavra_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y8_N23
cycloneive_io_obuf \reg_dh[3]~output (
	.i(\DH|q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_dh[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_dh[3]~output .bus_hold = "false";
defparam \reg_dh[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y7_N9
cycloneive_io_obuf \reg_dh[2]~output (
	.i(\DH|q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_dh[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_dh[2]~output .bus_hold = "false";
defparam \reg_dh[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N16
cycloneive_io_obuf \reg_dh[1]~output (
	.i(\DH|q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_dh[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_dh[1]~output .bus_hold = "false";
defparam \reg_dh[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N16
cycloneive_io_obuf \reg_dh[0]~output (
	.i(\DH|q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_dh[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_dh[0]~output .bus_hold = "false";
defparam \reg_dh[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N16
cycloneive_io_obuf \reg_dm[3]~output (
	.i(\DM|q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_dm[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_dm[3]~output .bus_hold = "false";
defparam \reg_dm[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y2_N23
cycloneive_io_obuf \reg_dm[2]~output (
	.i(\DM|q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_dm[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_dm[2]~output .bus_hold = "false";
defparam \reg_dm[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneive_io_obuf \reg_dm[1]~output (
	.i(\DM|q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_dm[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_dm[1]~output .bus_hold = "false";
defparam \reg_dm[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cycloneive_io_obuf \reg_dm[0]~output (
	.i(\DM|q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_dm[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_dm[0]~output .bus_hold = "false";
defparam \reg_dm[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \reg_ds[3]~output (
	.i(\DS|q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_ds[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_ds[3]~output .bus_hold = "false";
defparam \reg_ds[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N23
cycloneive_io_obuf \reg_ds[2]~output (
	.i(\DS|q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_ds[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_ds[2]~output .bus_hold = "false";
defparam \reg_ds[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N9
cycloneive_io_obuf \reg_ds[1]~output (
	.i(\DS|q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_ds[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_ds[1]~output .bus_hold = "false";
defparam \reg_ds[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N2
cycloneive_io_obuf \reg_ds[0]~output (
	.i(\DS|q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_ds[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_ds[0]~output .bus_hold = "false";
defparam \reg_ds[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N16
cycloneive_io_obuf \reg_uh[3]~output (
	.i(\UH|q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_uh[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_uh[3]~output .bus_hold = "false";
defparam \reg_uh[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N9
cycloneive_io_obuf \reg_uh[2]~output (
	.i(\UH|q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_uh[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_uh[2]~output .bus_hold = "false";
defparam \reg_uh[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y7_N23
cycloneive_io_obuf \reg_uh[1]~output (
	.i(\UH|q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_uh[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_uh[1]~output .bus_hold = "false";
defparam \reg_uh[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N2
cycloneive_io_obuf \reg_uh[0]~output (
	.i(\UH|q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_uh[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_uh[0]~output .bus_hold = "false";
defparam \reg_uh[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y11_N9
cycloneive_io_obuf \reg_um[3]~output (
	.i(\UM|q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_um[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_um[3]~output .bus_hold = "false";
defparam \reg_um[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N2
cycloneive_io_obuf \reg_um[2]~output (
	.i(\UM|q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_um[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_um[2]~output .bus_hold = "false";
defparam \reg_um[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N2
cycloneive_io_obuf \reg_um[1]~output (
	.i(\UM|q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_um[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_um[1]~output .bus_hold = "false";
defparam \reg_um[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N23
cycloneive_io_obuf \reg_um[0]~output (
	.i(\UM|q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_um[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_um[0]~output .bus_hold = "false";
defparam \reg_um[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \reg_us[3]~output (
	.i(\US|q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_us[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_us[3]~output .bus_hold = "false";
defparam \reg_us[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N2
cycloneive_io_obuf \reg_us[2]~output (
	.i(\US|q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_us[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_us[2]~output .bus_hold = "false";
defparam \reg_us[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N16
cycloneive_io_obuf \reg_us[1]~output (
	.i(\US|q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_us[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_us[1]~output .bus_hold = "false";
defparam \reg_us[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N16
cycloneive_io_obuf \reg_us[0]~output (
	.i(\US|q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_us[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_us[0]~output .bus_hold = "false";
defparam \reg_us[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \CLK~input (
	.i(CLK),
	.ibar(gnd),
	.o(\CLK~input_o ));
// synopsys translate_off
defparam \CLK~input .bus_hold = "false";
defparam \CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \CLK~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLK~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLK~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLK~inputclkctrl .clock_type = "global clock";
defparam \CLK~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X21_Y4_N21
dffeas \ROM|fstate.incrementa_DH_parte_II (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ROM|fstate.incrementa_DH_parte_I~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROM|fstate.incrementa_DH_parte_II~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ROM|fstate.incrementa_DH_parte_II .is_wysiwyg = "true";
defparam \ROM|fstate.incrementa_DH_parte_II .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N12
cycloneive_lcell_comb \DM|q[2]~feeder (
// Equation(s):
// \DM|q[2]~feeder_combout  = \inst|Add0~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|Add0~10_combout ),
	.cin(gnd),
	.combout(\DM|q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DM|q[2]~feeder .lut_mask = 16'hFF00;
defparam \DM|q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y4_N21
dffeas \US|q[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst|Add0~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_reg_enable|Equal1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\US|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \US|q[2] .is_wysiwyg = "true";
defparam \US|q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y4_N19
dffeas \ROM|fstate.incrementa_DM_parte_II (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ROM|fstate.incrementa_DM_parte_I~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROM|fstate.incrementa_DM_parte_II~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ROM|fstate.incrementa_DM_parte_II .is_wysiwyg = "true";
defparam \ROM|fstate.incrementa_DM_parte_II .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N1
cycloneive_io_ibuf \v_2[3]~input (
	.i(v_2[3]),
	.ibar(gnd),
	.o(\v_2[3]~input_o ));
// synopsys translate_off
defparam \v_2[3]~input .bus_hold = "false";
defparam \v_2[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N22
cycloneive_io_ibuf \v_2[2]~input (
	.i(v_2[2]),
	.ibar(gnd),
	.o(\v_2[2]~input_o ));
// synopsys translate_off
defparam \v_2[2]~input .bus_hold = "false";
defparam \v_2[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N14
cycloneive_lcell_comb \demux_reg_enable|Equal1~10 (
// Equation(s):
// \demux_reg_enable|Equal1~10_combout  = (!\ROM|WideOr9~0_combout  & (\ROM|WideOr8~0_combout  & !\ROM|WideOr10~combout ))

	.dataa(gnd),
	.datab(\ROM|WideOr9~0_combout ),
	.datac(\ROM|WideOr8~0_combout ),
	.datad(\ROM|WideOr10~combout ),
	.cin(gnd),
	.combout(\demux_reg_enable|Equal1~10_combout ),
	.cout());
// synopsys translate_off
defparam \demux_reg_enable|Equal1~10 .lut_mask = 16'h0030;
defparam \demux_reg_enable|Equal1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y4_N11
dffeas \DH|q[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|Add0~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\demux_reg_enable|Equal1~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DH|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DH|q[2] .is_wysiwyg = "true";
defparam \DH|q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y4_N29
dffeas \DH|q[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|Add0~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\demux_reg_enable|Equal1~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DH|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DH|q[3] .is_wysiwyg = "true";
defparam \DH|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N10
cycloneive_lcell_comb \comp_DH|eq~1 (
// Equation(s):
// \comp_DH|eq~1_combout  = (\v_2[3]~input_o  & (\DH|q [3] & (\v_2[2]~input_o  $ (!\DH|q [2])))) # (!\v_2[3]~input_o  & (!\DH|q [3] & (\v_2[2]~input_o  $ (!\DH|q [2]))))

	.dataa(\v_2[3]~input_o ),
	.datab(\v_2[2]~input_o ),
	.datac(\DH|q [2]),
	.datad(\DH|q [3]),
	.cin(gnd),
	.combout(\comp_DH|eq~1_combout ),
	.cout());
// synopsys translate_off
defparam \comp_DH|eq~1 .lut_mask = 16'h8241;
defparam \comp_DH|eq~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y4_N27
dffeas \DH|q[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|Add0~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\demux_reg_enable|Equal1~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DH|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DH|q[1] .is_wysiwyg = "true";
defparam \DH|q[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X25_Y0_N8
cycloneive_io_ibuf \v_2[1]~input (
	.i(v_2[1]),
	.ibar(gnd),
	.o(\v_2[1]~input_o ));
// synopsys translate_off
defparam \v_2[1]~input .bus_hold = "false";
defparam \v_2[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N8
cycloneive_io_ibuf \v_9[0]~input (
	.i(v_9[0]),
	.ibar(gnd),
	.o(\v_9[0]~input_o ));
// synopsys translate_off
defparam \v_9[0]~input .bus_hold = "false";
defparam \v_9[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N16
cycloneive_lcell_comb \ROM|palavra~0 (
// Equation(s):
// \ROM|palavra~0_combout  = (!\ROM|fstate.Incrementa_DS_parte_I~q  & !\ROM|fstate.incrementa_DM_parte_I~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ROM|fstate.Incrementa_DS_parte_I~q ),
	.datad(\ROM|fstate.incrementa_DM_parte_I~q ),
	.cin(gnd),
	.combout(\ROM|palavra~0_combout ),
	.cout());
// synopsys translate_off
defparam \ROM|palavra~0 .lut_mask = 16'h000F;
defparam \ROM|palavra~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X21_Y24_N8
cycloneive_io_ibuf \v_4[0]~input (
	.i(v_4[0]),
	.ibar(gnd),
	.o(\v_4[0]~input_o ));
// synopsys translate_off
defparam \v_4[0]~input .bus_hold = "false";
defparam \v_4[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N15
cycloneive_io_ibuf \v_6[0]~input (
	.i(v_6[0]),
	.ibar(gnd),
	.o(\v_6[0]~input_o ));
// synopsys translate_off
defparam \v_6[0]~input .bus_hold = "false";
defparam \v_6[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N8
cycloneive_io_ibuf \v_1[0]~input (
	.i(v_1[0]),
	.ibar(gnd),
	.o(\v_1[0]~input_o ));
// synopsys translate_off
defparam \v_1[0]~input .bus_hold = "false";
defparam \v_1[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X21_Y0_N8
cycloneive_io_ibuf \v_2[0]~input (
	.i(v_2[0]),
	.ibar(gnd),
	.o(\v_2[0]~input_o ));
// synopsys translate_off
defparam \v_2[0]~input .bus_hold = "false";
defparam \v_2[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N15
cycloneive_io_ibuf \v_6[3]~input (
	.i(v_6[3]),
	.ibar(gnd),
	.o(\v_6[3]~input_o ));
// synopsys translate_off
defparam \v_6[3]~input .bus_hold = "false";
defparam \v_6[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N22
cycloneive_lcell_comb \demux_reg_enable|Equal1~7 (
// Equation(s):
// \demux_reg_enable|Equal1~7_combout  = (!\ROM|WideOr10~combout  & (!\ROM|WideOr9~0_combout  & !\ROM|WideOr8~0_combout ))

	.dataa(\ROM|WideOr10~combout ),
	.datab(\ROM|WideOr9~0_combout ),
	.datac(\ROM|WideOr8~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\demux_reg_enable|Equal1~7_combout ),
	.cout());
// synopsys translate_off
defparam \demux_reg_enable|Equal1~7 .lut_mask = 16'h0101;
defparam \demux_reg_enable|Equal1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y4_N9
dffeas \DS|q[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|Add0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\demux_reg_enable|Equal1~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DS|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DS|q[0] .is_wysiwyg = "true";
defparam \DS|q[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y4_N5
dffeas \DS|q[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|Add0~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\demux_reg_enable|Equal1~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DS|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DS|q[3] .is_wysiwyg = "true";
defparam \DS|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N26
cycloneive_lcell_comb \comp_DS|eq~1 (
// Equation(s):
// \comp_DS|eq~1_combout  = (\v_6[3]~input_o  & (\DS|q [3] & (\v_6[0]~input_o  $ (!\DS|q [0])))) # (!\v_6[3]~input_o  & (!\DS|q [3] & (\v_6[0]~input_o  $ (!\DS|q [0]))))

	.dataa(\v_6[3]~input_o ),
	.datab(\v_6[0]~input_o ),
	.datac(\DS|q [0]),
	.datad(\DS|q [3]),
	.cin(gnd),
	.combout(\comp_DS|eq~1_combout ),
	.cout());
// synopsys translate_off
defparam \comp_DS|eq~1 .lut_mask = 16'h8241;
defparam \comp_DS|eq~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X23_Y24_N1
cycloneive_io_ibuf \v_6[2]~input (
	.i(v_6[2]),
	.ibar(gnd),
	.o(\v_6[2]~input_o ));
// synopsys translate_off
defparam \v_6[2]~input .bus_hold = "false";
defparam \v_6[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N2
cycloneive_lcell_comb \DS|q[2]~feeder (
// Equation(s):
// \DS|q[2]~feeder_combout  = \inst|Add0~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|Add0~10_combout ),
	.cin(gnd),
	.combout(\DS|q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DS|q[2]~feeder .lut_mask = 16'hFF00;
defparam \DS|q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y4_N3
dffeas \DS|q[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\DS|q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_reg_enable|Equal1~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DS|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DS|q[2] .is_wysiwyg = "true";
defparam \DS|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N4
cycloneive_lcell_comb \comp_DS|LessThan0~1 (
// Equation(s):
// \comp_DS|LessThan0~1_combout  = \DS|q [3] $ (\v_6[3]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DS|q [3]),
	.datad(\v_6[3]~input_o ),
	.cin(gnd),
	.combout(\comp_DS|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \comp_DS|LessThan0~1 .lut_mask = 16'h0FF0;
defparam \comp_DS|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N15
cycloneive_io_ibuf \v_6[1]~input (
	.i(v_6[1]),
	.ibar(gnd),
	.o(\v_6[1]~input_o ));
// synopsys translate_off
defparam \v_6[1]~input .bus_hold = "false";
defparam \v_6[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X23_Y4_N25
dffeas \DS|q[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|Add0~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\demux_reg_enable|Equal1~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DS|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DS|q[1] .is_wysiwyg = "true";
defparam \DS|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N16
cycloneive_lcell_comb \comp_DS|LessThan0~0 (
// Equation(s):
// \comp_DS|LessThan0~0_combout  = (\v_6[1]~input_o  & (!\v_6[0]~input_o  & (\DS|q [0] & \DS|q [1]))) # (!\v_6[1]~input_o  & ((\DS|q [1]) # ((!\v_6[0]~input_o  & \DS|q [0]))))

	.dataa(\v_6[0]~input_o ),
	.datab(\v_6[1]~input_o ),
	.datac(\DS|q [0]),
	.datad(\DS|q [1]),
	.cin(gnd),
	.combout(\comp_DS|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \comp_DS|LessThan0~0 .lut_mask = 16'h7310;
defparam \comp_DS|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N22
cycloneive_lcell_comb \comp_DS|LessThan0~2 (
// Equation(s):
// \comp_DS|LessThan0~2_combout  = (!\comp_DS|LessThan0~1_combout  & ((\v_6[2]~input_o  & (\DS|q [2] & \comp_DS|LessThan0~0_combout )) # (!\v_6[2]~input_o  & ((\DS|q [2]) # (\comp_DS|LessThan0~0_combout )))))

	.dataa(\v_6[2]~input_o ),
	.datab(\DS|q [2]),
	.datac(\comp_DS|LessThan0~1_combout ),
	.datad(\comp_DS|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\comp_DS|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \comp_DS|LessThan0~2 .lut_mask = 16'h0D04;
defparam \comp_DS|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N2
cycloneive_lcell_comb \comp_DS|eq~0 (
// Equation(s):
// \comp_DS|eq~0_combout  = (\v_6[2]~input_o  & (\DS|q [2] & (\v_6[1]~input_o  $ (!\DS|q [1])))) # (!\v_6[2]~input_o  & (!\DS|q [2] & (\v_6[1]~input_o  $ (!\DS|q [1]))))

	.dataa(\v_6[2]~input_o ),
	.datab(\v_6[1]~input_o ),
	.datac(\DS|q [2]),
	.datad(\DS|q [1]),
	.cin(gnd),
	.combout(\comp_DS|eq~0_combout ),
	.cout());
// synopsys translate_off
defparam \comp_DS|eq~0 .lut_mask = 16'h8421;
defparam \comp_DS|eq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y4_N3
dffeas \ROM|fstate.incrementa_DS_parteII (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ROM|fstate.Incrementa_DS_parte_I~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROM|fstate.incrementa_DS_parteII~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ROM|fstate.incrementa_DS_parteII .is_wysiwyg = "true";
defparam \ROM|fstate.incrementa_DS_parteII .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N6
cycloneive_lcell_comb \ROM|reg_fstate~4 (
// Equation(s):
// \ROM|reg_fstate~4_combout  = (\comp_DS|eq~1_combout  & (!\comp_DS|LessThan0~2_combout  & (\comp_DS|eq~0_combout  & \ROM|fstate.incrementa_DS_parteII~q )))

	.dataa(\comp_DS|eq~1_combout ),
	.datab(\comp_DS|LessThan0~2_combout ),
	.datac(\comp_DS|eq~0_combout ),
	.datad(\ROM|fstate.incrementa_DS_parteII~q ),
	.cin(gnd),
	.combout(\ROM|reg_fstate~4_combout ),
	.cout());
// synopsys translate_off
defparam \ROM|reg_fstate~4 .lut_mask = 16'h2000;
defparam \ROM|reg_fstate~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y4_N7
dffeas \ROM|fstate.zera_DS (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\ROM|reg_fstate~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROM|fstate.zera_DS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ROM|fstate.zera_DS .is_wysiwyg = "true";
defparam \ROM|fstate.zera_DS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N18
cycloneive_lcell_comb \ROM|WideOr12 (
// Equation(s):
// \ROM|WideOr12~combout  = (\ROM|fstate.incrementa_DH_parte_I~q ) # ((\ROM|fstate.zera_DM~q ) # ((\ROM|fstate.zera_DS~q ) # (!\ROM|palavra~0_combout )))

	.dataa(\ROM|fstate.incrementa_DH_parte_I~q ),
	.datab(\ROM|fstate.zera_DM~q ),
	.datac(\ROM|fstate.zera_DS~q ),
	.datad(\ROM|palavra~0_combout ),
	.cin(gnd),
	.combout(\ROM|WideOr12~combout ),
	.cout());
// synopsys translate_off
defparam \ROM|WideOr12 .lut_mask = 16'hFEFF;
defparam \ROM|WideOr12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N10
cycloneive_lcell_comb \mux_das_constantes|Mux3~0 (
// Equation(s):
// \mux_das_constantes|Mux3~0_combout  = (\ROM|WideOr11~0_combout  & ((\ROM|WideOr12~combout  & ((\v_2[0]~input_o ))) # (!\ROM|WideOr12~combout  & (\v_1[0]~input_o )))) # (!\ROM|WideOr11~0_combout  & (((\ROM|WideOr12~combout ))))

	.dataa(\v_1[0]~input_o ),
	.datab(\ROM|WideOr11~0_combout ),
	.datac(\v_2[0]~input_o ),
	.datad(\ROM|WideOr12~combout ),
	.cin(gnd),
	.combout(\mux_das_constantes|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_das_constantes|Mux3~0 .lut_mask = 16'hF388;
defparam \mux_das_constantes|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N20
cycloneive_lcell_comb \mux_das_constantes|Mux3~1 (
// Equation(s):
// \mux_das_constantes|Mux3~1_combout  = (\ROM|WideOr11~0_combout  & (((\mux_das_constantes|Mux3~0_combout )))) # (!\ROM|WideOr11~0_combout  & ((\mux_das_constantes|Mux3~0_combout  & ((\v_6[0]~input_o ))) # (!\mux_das_constantes|Mux3~0_combout  & 
// (\v_4[0]~input_o ))))

	.dataa(\v_4[0]~input_o ),
	.datab(\ROM|WideOr11~0_combout ),
	.datac(\v_6[0]~input_o ),
	.datad(\mux_das_constantes|Mux3~0_combout ),
	.cin(gnd),
	.combout(\mux_das_constantes|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_das_constantes|Mux3~1 .lut_mask = 16'hFC22;
defparam \mux_das_constantes|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N30
cycloneive_lcell_comb \mux_das_constantes|Mux3~2 (
// Equation(s):
// \mux_das_constantes|Mux3~2_combout  = (\ROM|palavra~0_combout  & (((\mux_das_constantes|Mux3~1_combout )))) # (!\ROM|palavra~0_combout  & (\v_9[0]~input_o  & (\ROM|WideOr11~0_combout )))

	.dataa(\v_9[0]~input_o ),
	.datab(\ROM|palavra~0_combout ),
	.datac(\ROM|WideOr11~0_combout ),
	.datad(\mux_das_constantes|Mux3~1_combout ),
	.cin(gnd),
	.combout(\mux_das_constantes|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_das_constantes|Mux3~2 .lut_mask = 16'hEC20;
defparam \mux_das_constantes|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y4_N22
cycloneive_lcell_comb \UH|q[0]~feeder (
// Equation(s):
// \UH|q[0]~feeder_combout  = \inst|Add0~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|Add0~6_combout ),
	.cin(gnd),
	.combout(\UH|q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UH|q[0]~feeder .lut_mask = 16'hFF00;
defparam \UH|q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N20
cycloneive_lcell_comb \demux_reg_enable|Equal1~9 (
// Equation(s):
// \demux_reg_enable|Equal1~9_combout  = (!\ROM|WideOr9~0_combout  & (\ROM|WideOr8~0_combout  & \ROM|WideOr10~combout ))

	.dataa(gnd),
	.datab(\ROM|WideOr9~0_combout ),
	.datac(\ROM|WideOr8~0_combout ),
	.datad(\ROM|WideOr10~combout ),
	.cin(gnd),
	.combout(\demux_reg_enable|Equal1~9_combout ),
	.cout());
// synopsys translate_off
defparam \demux_reg_enable|Equal1~9 .lut_mask = 16'h3000;
defparam \demux_reg_enable|Equal1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y4_N23
dffeas \UH|q[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UH|q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_reg_enable|Equal1~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UH|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UH|q[0] .is_wysiwyg = "true";
defparam \UH|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N14
cycloneive_lcell_comb \demux_reg_enable|Equal1~5 (
// Equation(s):
// \demux_reg_enable|Equal1~5_combout  = (!\ROM|WideOr9~0_combout  & \ROM|WideOr8~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ROM|WideOr9~0_combout ),
	.datad(\ROM|WideOr8~0_combout ),
	.cin(gnd),
	.combout(\demux_reg_enable|Equal1~5_combout ),
	.cout());
// synopsys translate_off
defparam \demux_reg_enable|Equal1~5 .lut_mask = 16'h0F00;
defparam \demux_reg_enable|Equal1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N4
cycloneive_lcell_comb \mux_dos_registradores|Mux3~0 (
// Equation(s):
// \mux_dos_registradores|Mux3~0_combout  = (\demux_reg_enable|Equal1~5_combout  & ((\ROM|WideOr10~combout  & (\UH|q [0])) # (!\ROM|WideOr10~combout  & ((\DH|q [0])))))

	.dataa(\UH|q [0]),
	.datab(\DH|q [0]),
	.datac(\ROM|WideOr10~combout ),
	.datad(\demux_reg_enable|Equal1~5_combout ),
	.cin(gnd),
	.combout(\mux_dos_registradores|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_dos_registradores|Mux3~0 .lut_mask = 16'hAC00;
defparam \mux_dos_registradores|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y4_N17
dffeas \US|q[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst|Add0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_reg_enable|Equal1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\US|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \US|q[0] .is_wysiwyg = "true";
defparam \US|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N8
cycloneive_lcell_comb \demux_reg_enable|Equal1~6 (
// Equation(s):
// \demux_reg_enable|Equal1~6_combout  = (\ROM|WideOr9~0_combout  & (!\ROM|WideOr8~0_combout  & \ROM|WideOr10~combout ))

	.dataa(gnd),
	.datab(\ROM|WideOr9~0_combout ),
	.datac(\ROM|WideOr8~0_combout ),
	.datad(\ROM|WideOr10~combout ),
	.cin(gnd),
	.combout(\demux_reg_enable|Equal1~6_combout ),
	.cout());
// synopsys translate_off
defparam \demux_reg_enable|Equal1~6 .lut_mask = 16'h0C00;
defparam \demux_reg_enable|Equal1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y4_N11
dffeas \UM|q[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|Add0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\demux_reg_enable|Equal1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UM|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UM|q[0] .is_wysiwyg = "true";
defparam \UM|q[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y4_N25
dffeas \DM|q[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|Add0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\demux_reg_enable|Equal1~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DM|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DM|q[0] .is_wysiwyg = "true";
defparam \DM|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N20
cycloneive_lcell_comb \mux_dos_registradores|Mux3~1 (
// Equation(s):
// \mux_dos_registradores|Mux3~1_combout  = (\ROM|WideOr9~0_combout  & ((\ROM|WideOr10~combout  & (\UM|q [0])) # (!\ROM|WideOr10~combout  & ((\DM|q [0]))))) # (!\ROM|WideOr9~0_combout  & (((\ROM|WideOr10~combout ))))

	.dataa(\UM|q [0]),
	.datab(\ROM|WideOr9~0_combout ),
	.datac(\DM|q [0]),
	.datad(\ROM|WideOr10~combout ),
	.cin(gnd),
	.combout(\mux_dos_registradores|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_dos_registradores|Mux3~1 .lut_mask = 16'hBBC0;
defparam \mux_dos_registradores|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N14
cycloneive_lcell_comb \mux_dos_registradores|Mux3~2 (
// Equation(s):
// \mux_dos_registradores|Mux3~2_combout  = (\ROM|WideOr9~0_combout  & (((\mux_dos_registradores|Mux3~1_combout )))) # (!\ROM|WideOr9~0_combout  & ((\mux_dos_registradores|Mux3~1_combout  & (\US|q [0])) # (!\mux_dos_registradores|Mux3~1_combout  & ((\DS|q 
// [0])))))

	.dataa(\US|q [0]),
	.datab(\ROM|WideOr9~0_combout ),
	.datac(\DS|q [0]),
	.datad(\mux_dos_registradores|Mux3~1_combout ),
	.cin(gnd),
	.combout(\mux_dos_registradores|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_dos_registradores|Mux3~2 .lut_mask = 16'hEE30;
defparam \mux_dos_registradores|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N2
cycloneive_lcell_comb \inst|Add0~3 (
// Equation(s):
// \inst|Add0~3_combout  = \ROM|WideOr7~combout  $ (((\mux_dos_registradores|Mux3~0_combout ) # ((!\ROM|WideOr8~0_combout  & \mux_dos_registradores|Mux3~2_combout ))))

	.dataa(\ROM|WideOr8~0_combout ),
	.datab(\ROM|WideOr7~combout ),
	.datac(\mux_dos_registradores|Mux3~0_combout ),
	.datad(\mux_dos_registradores|Mux3~2_combout ),
	.cin(gnd),
	.combout(\inst|Add0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add0~3 .lut_mask = 16'h393C;
defparam \inst|Add0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N14
cycloneive_lcell_comb \inst|Add0~5 (
// Equation(s):
// \inst|Add0~5_cout  = CARRY(!\ROM|WideOr7~combout )

	.dataa(gnd),
	.datab(\ROM|WideOr7~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst|Add0~5_cout ));
// synopsys translate_off
defparam \inst|Add0~5 .lut_mask = 16'h0033;
defparam \inst|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N16
cycloneive_lcell_comb \inst|Add0~6 (
// Equation(s):
// \inst|Add0~6_combout  = (\mux_das_constantes|Mux3~2_combout  & ((\inst|Add0~3_combout  & (!\inst|Add0~5_cout )) # (!\inst|Add0~3_combout  & (\inst|Add0~5_cout  & VCC)))) # (!\mux_das_constantes|Mux3~2_combout  & ((\inst|Add0~3_combout  & 
// ((\inst|Add0~5_cout ) # (GND))) # (!\inst|Add0~3_combout  & (!\inst|Add0~5_cout ))))
// \inst|Add0~7  = CARRY((\mux_das_constantes|Mux3~2_combout  & (\inst|Add0~3_combout  & !\inst|Add0~5_cout )) # (!\mux_das_constantes|Mux3~2_combout  & ((\inst|Add0~3_combout ) # (!\inst|Add0~5_cout ))))

	.dataa(\mux_das_constantes|Mux3~2_combout ),
	.datab(\inst|Add0~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add0~5_cout ),
	.combout(\inst|Add0~6_combout ),
	.cout(\inst|Add0~7 ));
// synopsys translate_off
defparam \inst|Add0~6 .lut_mask = 16'h694D;
defparam \inst|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y4_N25
dffeas \DH|q[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|Add0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\demux_reg_enable|Equal1~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DH|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DH|q[0] .is_wysiwyg = "true";
defparam \DH|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N24
cycloneive_lcell_comb \comp_DH|eq~0 (
// Equation(s):
// \comp_DH|eq~0_combout  = (\DH|q [1] & (\v_2[1]~input_o  & (\DH|q [0] $ (!\v_2[0]~input_o )))) # (!\DH|q [1] & (!\v_2[1]~input_o  & (\DH|q [0] $ (!\v_2[0]~input_o ))))

	.dataa(\DH|q [1]),
	.datab(\v_2[1]~input_o ),
	.datac(\DH|q [0]),
	.datad(\v_2[0]~input_o ),
	.cin(gnd),
	.combout(\comp_DH|eq~0_combout ),
	.cout());
// synopsys translate_off
defparam \comp_DH|eq~0 .lut_mask = 16'h9009;
defparam \comp_DH|eq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N12
cycloneive_lcell_comb \ROM|fstate.zera_DH~0 (
// Equation(s):
// \ROM|fstate.zera_DH~0_combout  = (\ROM|fstate.zera_DH~q ) # ((\comp_DH|eq~1_combout  & (\comp_DH|eq~0_combout  & \ROM|fstate.incrementa_DH_parte_II~q )))

	.dataa(\comp_DH|eq~1_combout ),
	.datab(\comp_DH|eq~0_combout ),
	.datac(\ROM|fstate.zera_DH~q ),
	.datad(\ROM|fstate.incrementa_DH_parte_II~q ),
	.cin(gnd),
	.combout(\ROM|fstate.zera_DH~0_combout ),
	.cout());
// synopsys translate_off
defparam \ROM|fstate.zera_DH~0 .lut_mask = 16'hF8F0;
defparam \ROM|fstate.zera_DH~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y4_N13
dffeas \ROM|fstate.zera_DH (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\ROM|fstate.zera_DH~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROM|fstate.zera_DH~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ROM|fstate.zera_DH .is_wysiwyg = "true";
defparam \ROM|fstate.zera_DH .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N28
cycloneive_lcell_comb \ROM|WideOr11~0 (
// Equation(s):
// \ROM|WideOr11~0_combout  = (!\ROM|fstate.zera_DH~q  & (!\ROM|fstate.zera_DM~q  & !\ROM|fstate.zera_DS~q ))

	.dataa(\ROM|fstate.zera_DH~q ),
	.datab(gnd),
	.datac(\ROM|fstate.zera_DM~q ),
	.datad(\ROM|fstate.zera_DS~q ),
	.cin(gnd),
	.combout(\ROM|WideOr11~0_combout ),
	.cout());
// synopsys translate_off
defparam \ROM|WideOr11~0 .lut_mask = 16'h0005;
defparam \ROM|WideOr11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N15
cycloneive_io_ibuf \v_1[3]~input (
	.i(v_1[3]),
	.ibar(gnd),
	.o(\v_1[3]~input_o ));
// synopsys translate_off
defparam \v_1[3]~input .bus_hold = "false";
defparam \v_1[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y9_N8
cycloneive_io_ibuf \v_4[3]~input (
	.i(v_4[3]),
	.ibar(gnd),
	.o(\v_4[3]~input_o ));
// synopsys translate_off
defparam \v_4[3]~input .bus_hold = "false";
defparam \v_4[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N0
cycloneive_lcell_comb \mux_das_constantes|Mux0~0 (
// Equation(s):
// \mux_das_constantes|Mux0~0_combout  = (\ROM|WideOr11~0_combout  & (\v_1[3]~input_o  & ((!\ROM|WideOr12~combout )))) # (!\ROM|WideOr11~0_combout  & (((\v_4[3]~input_o ) # (\ROM|WideOr12~combout ))))

	.dataa(\v_1[3]~input_o ),
	.datab(\v_4[3]~input_o ),
	.datac(\ROM|WideOr11~0_combout ),
	.datad(\ROM|WideOr12~combout ),
	.cin(gnd),
	.combout(\mux_das_constantes|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_das_constantes|Mux0~0 .lut_mask = 16'h0FAC;
defparam \mux_das_constantes|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N22
cycloneive_lcell_comb \mux_das_constantes|Mux0~1 (
// Equation(s):
// \mux_das_constantes|Mux0~1_combout  = (\ROM|WideOr12~combout  & ((\mux_das_constantes|Mux0~0_combout  & (\v_6[3]~input_o )) # (!\mux_das_constantes|Mux0~0_combout  & ((\v_2[3]~input_o ))))) # (!\ROM|WideOr12~combout  & 
// (((\mux_das_constantes|Mux0~0_combout ))))

	.dataa(\v_6[3]~input_o ),
	.datab(\v_2[3]~input_o ),
	.datac(\ROM|WideOr12~combout ),
	.datad(\mux_das_constantes|Mux0~0_combout ),
	.cin(gnd),
	.combout(\mux_das_constantes|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_das_constantes|Mux0~1 .lut_mask = 16'hAFC0;
defparam \mux_das_constantes|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X21_Y0_N15
cycloneive_io_ibuf \v_9[3]~input (
	.i(v_9[3]),
	.ibar(gnd),
	.o(\v_9[3]~input_o ));
// synopsys translate_off
defparam \v_9[3]~input .bus_hold = "false";
defparam \v_9[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N24
cycloneive_lcell_comb \mux_das_constantes|Mux0~2 (
// Equation(s):
// \mux_das_constantes|Mux0~2_combout  = (\ROM|palavra~0_combout  & (((\mux_das_constantes|Mux0~1_combout )))) # (!\ROM|palavra~0_combout  & (\ROM|WideOr11~0_combout  & ((\v_9[3]~input_o ))))

	.dataa(\ROM|WideOr11~0_combout ),
	.datab(\ROM|palavra~0_combout ),
	.datac(\mux_das_constantes|Mux0~1_combout ),
	.datad(\v_9[3]~input_o ),
	.cin(gnd),
	.combout(\mux_das_constantes|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_das_constantes|Mux0~2 .lut_mask = 16'hE2C0;
defparam \mux_das_constantes|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y4_N13
dffeas \UM|q[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|Add0~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\demux_reg_enable|Equal1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UM|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UM|q[3] .is_wysiwyg = "true";
defparam \UM|q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y4_N23
dffeas \US|q[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst|Add0~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_reg_enable|Equal1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\US|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \US|q[3] .is_wysiwyg = "true";
defparam \US|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N0
cycloneive_lcell_comb \mux_dos_registradores|Mux0~1 (
// Equation(s):
// \mux_dos_registradores|Mux0~1_combout  = (\ROM|WideOr10~combout  & (((\ROM|WideOr9~0_combout ) # (\US|q [3])))) # (!\ROM|WideOr10~combout  & (\DS|q [3] & (!\ROM|WideOr9~0_combout )))

	.dataa(\DS|q [3]),
	.datab(\ROM|WideOr10~combout ),
	.datac(\ROM|WideOr9~0_combout ),
	.datad(\US|q [3]),
	.cin(gnd),
	.combout(\mux_dos_registradores|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_dos_registradores|Mux0~1 .lut_mask = 16'hCEC2;
defparam \mux_dos_registradores|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N6
cycloneive_lcell_comb \mux_dos_registradores|Mux0~2 (
// Equation(s):
// \mux_dos_registradores|Mux0~2_combout  = (\ROM|WideOr9~0_combout  & ((\mux_dos_registradores|Mux0~1_combout  & (\UM|q [3])) # (!\mux_dos_registradores|Mux0~1_combout  & ((\DM|q [3]))))) # (!\ROM|WideOr9~0_combout  & 
// (((\mux_dos_registradores|Mux0~1_combout ))))

	.dataa(\UM|q [3]),
	.datab(\ROM|WideOr9~0_combout ),
	.datac(\DM|q [3]),
	.datad(\mux_dos_registradores|Mux0~1_combout ),
	.cin(gnd),
	.combout(\mux_dos_registradores|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_dos_registradores|Mux0~2 .lut_mask = 16'hBBC0;
defparam \mux_dos_registradores|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y4_N0
cycloneive_lcell_comb \UH|q[3]~feeder (
// Equation(s):
// \UH|q[3]~feeder_combout  = \inst|Add0~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|Add0~12_combout ),
	.cin(gnd),
	.combout(\UH|q[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UH|q[3]~feeder .lut_mask = 16'hFF00;
defparam \UH|q[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y4_N1
dffeas \UH|q[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UH|q[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_reg_enable|Equal1~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UH|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UH|q[3] .is_wysiwyg = "true";
defparam \UH|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N28
cycloneive_lcell_comb \mux_dos_registradores|Mux0~0 (
// Equation(s):
// \mux_dos_registradores|Mux0~0_combout  = (\demux_reg_enable|Equal1~5_combout  & ((\ROM|WideOr10~combout  & (\UH|q [3])) # (!\ROM|WideOr10~combout  & ((\DH|q [3])))))

	.dataa(\UH|q [3]),
	.datab(\ROM|WideOr10~combout ),
	.datac(\DH|q [3]),
	.datad(\demux_reg_enable|Equal1~5_combout ),
	.cin(gnd),
	.combout(\mux_dos_registradores|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_dos_registradores|Mux0~0 .lut_mask = 16'hB800;
defparam \mux_dos_registradores|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N0
cycloneive_lcell_comb \inst|Add0~0 (
// Equation(s):
// \inst|Add0~0_combout  = \ROM|WideOr7~combout  $ (((\mux_dos_registradores|Mux0~0_combout ) # ((!\ROM|WideOr8~0_combout  & \mux_dos_registradores|Mux0~2_combout ))))

	.dataa(\ROM|WideOr7~combout ),
	.datab(\ROM|WideOr8~0_combout ),
	.datac(\mux_dos_registradores|Mux0~2_combout ),
	.datad(\mux_dos_registradores|Mux0~0_combout ),
	.cin(gnd),
	.combout(\inst|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add0~0 .lut_mask = 16'h559A;
defparam \inst|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N15
cycloneive_io_ibuf \v_9[2]~input (
	.i(v_9[2]),
	.ibar(gnd),
	.o(\v_9[2]~input_o ));
// synopsys translate_off
defparam \v_9[2]~input .bus_hold = "false";
defparam \v_9[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N8
cycloneive_io_ibuf \v_4[2]~input (
	.i(v_4[2]),
	.ibar(gnd),
	.o(\v_4[2]~input_o ));
// synopsys translate_off
defparam \v_4[2]~input .bus_hold = "false";
defparam \v_4[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N1
cycloneive_io_ibuf \v_1[2]~input (
	.i(v_1[2]),
	.ibar(gnd),
	.o(\v_1[2]~input_o ));
// synopsys translate_off
defparam \v_1[2]~input .bus_hold = "false";
defparam \v_1[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N6
cycloneive_lcell_comb \mux_das_constantes|Mux1~0 (
// Equation(s):
// \mux_das_constantes|Mux1~0_combout  = (\ROM|WideOr11~0_combout  & ((\ROM|WideOr12~combout  & (\v_2[2]~input_o )) # (!\ROM|WideOr12~combout  & ((\v_1[2]~input_o ))))) # (!\ROM|WideOr11~0_combout  & (((\ROM|WideOr12~combout ))))

	.dataa(\v_2[2]~input_o ),
	.datab(\ROM|WideOr11~0_combout ),
	.datac(\v_1[2]~input_o ),
	.datad(\ROM|WideOr12~combout ),
	.cin(gnd),
	.combout(\mux_das_constantes|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_das_constantes|Mux1~0 .lut_mask = 16'hBBC0;
defparam \mux_das_constantes|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N12
cycloneive_lcell_comb \mux_das_constantes|Mux1~1 (
// Equation(s):
// \mux_das_constantes|Mux1~1_combout  = (\ROM|WideOr11~0_combout  & (((\mux_das_constantes|Mux1~0_combout )))) # (!\ROM|WideOr11~0_combout  & ((\mux_das_constantes|Mux1~0_combout  & (\v_6[2]~input_o )) # (!\mux_das_constantes|Mux1~0_combout  & 
// ((\v_4[2]~input_o )))))

	.dataa(\v_6[2]~input_o ),
	.datab(\ROM|WideOr11~0_combout ),
	.datac(\v_4[2]~input_o ),
	.datad(\mux_das_constantes|Mux1~0_combout ),
	.cin(gnd),
	.combout(\mux_das_constantes|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_das_constantes|Mux1~1 .lut_mask = 16'hEE30;
defparam \mux_das_constantes|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N26
cycloneive_lcell_comb \mux_das_constantes|Mux1~2 (
// Equation(s):
// \mux_das_constantes|Mux1~2_combout  = (\ROM|palavra~0_combout  & (((\mux_das_constantes|Mux1~1_combout )))) # (!\ROM|palavra~0_combout  & (\v_9[2]~input_o  & (\ROM|WideOr11~0_combout )))

	.dataa(\v_9[2]~input_o ),
	.datab(\ROM|palavra~0_combout ),
	.datac(\ROM|WideOr11~0_combout ),
	.datad(\mux_das_constantes|Mux1~1_combout ),
	.cin(gnd),
	.combout(\mux_das_constantes|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_das_constantes|Mux1~2 .lut_mask = 16'hEC20;
defparam \mux_das_constantes|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X21_Y0_N22
cycloneive_io_ibuf \v_9[1]~input (
	.i(v_9[1]),
	.ibar(gnd),
	.o(\v_9[1]~input_o ));
// synopsys translate_off
defparam \v_9[1]~input .bus_hold = "false";
defparam \v_9[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N22
cycloneive_io_ibuf \v_1[1]~input (
	.i(v_1[1]),
	.ibar(gnd),
	.o(\v_1[1]~input_o ));
// synopsys translate_off
defparam \v_1[1]~input .bus_hold = "false";
defparam \v_1[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N22
cycloneive_io_ibuf \v_4[1]~input (
	.i(v_4[1]),
	.ibar(gnd),
	.o(\v_4[1]~input_o ));
// synopsys translate_off
defparam \v_4[1]~input .bus_hold = "false";
defparam \v_4[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N28
cycloneive_lcell_comb \mux_das_constantes|Mux2~0 (
// Equation(s):
// \mux_das_constantes|Mux2~0_combout  = (\ROM|WideOr11~0_combout  & (\v_1[1]~input_o  & ((!\ROM|WideOr12~combout )))) # (!\ROM|WideOr11~0_combout  & (((\v_4[1]~input_o ) # (\ROM|WideOr12~combout ))))

	.dataa(\v_1[1]~input_o ),
	.datab(\ROM|WideOr11~0_combout ),
	.datac(\v_4[1]~input_o ),
	.datad(\ROM|WideOr12~combout ),
	.cin(gnd),
	.combout(\mux_das_constantes|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_das_constantes|Mux2~0 .lut_mask = 16'h33B8;
defparam \mux_das_constantes|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N2
cycloneive_lcell_comb \mux_das_constantes|Mux2~1 (
// Equation(s):
// \mux_das_constantes|Mux2~1_combout  = (\ROM|WideOr12~combout  & ((\mux_das_constantes|Mux2~0_combout  & ((\v_6[1]~input_o ))) # (!\mux_das_constantes|Mux2~0_combout  & (\v_2[1]~input_o )))) # (!\ROM|WideOr12~combout  & 
// (((\mux_das_constantes|Mux2~0_combout ))))

	.dataa(\v_2[1]~input_o ),
	.datab(\v_6[1]~input_o ),
	.datac(\ROM|WideOr12~combout ),
	.datad(\mux_das_constantes|Mux2~0_combout ),
	.cin(gnd),
	.combout(\mux_das_constantes|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_das_constantes|Mux2~1 .lut_mask = 16'hCFA0;
defparam \mux_das_constantes|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N4
cycloneive_lcell_comb \mux_das_constantes|Mux2~2 (
// Equation(s):
// \mux_das_constantes|Mux2~2_combout  = (\ROM|palavra~0_combout  & (((\mux_das_constantes|Mux2~1_combout )))) # (!\ROM|palavra~0_combout  & (\v_9[1]~input_o  & (\ROM|WideOr11~0_combout )))

	.dataa(\v_9[1]~input_o ),
	.datab(\ROM|palavra~0_combout ),
	.datac(\ROM|WideOr11~0_combout ),
	.datad(\mux_das_constantes|Mux2~1_combout ),
	.cin(gnd),
	.combout(\mux_das_constantes|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_das_constantes|Mux2~2 .lut_mask = 16'hEC20;
defparam \mux_das_constantes|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N18
cycloneive_lcell_comb \inst|Add0~8 (
// Equation(s):
// \inst|Add0~8_combout  = ((\inst|Add0~2_combout  $ (\mux_das_constantes|Mux2~2_combout  $ (\inst|Add0~7 )))) # (GND)
// \inst|Add0~9  = CARRY((\inst|Add0~2_combout  & (\mux_das_constantes|Mux2~2_combout  & !\inst|Add0~7 )) # (!\inst|Add0~2_combout  & ((\mux_das_constantes|Mux2~2_combout ) # (!\inst|Add0~7 ))))

	.dataa(\inst|Add0~2_combout ),
	.datab(\mux_das_constantes|Mux2~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add0~7 ),
	.combout(\inst|Add0~8_combout ),
	.cout(\inst|Add0~9 ));
// synopsys translate_off
defparam \inst|Add0~8 .lut_mask = 16'h964D;
defparam \inst|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N20
cycloneive_lcell_comb \inst|Add0~10 (
// Equation(s):
// \inst|Add0~10_combout  = (\inst|Add0~1_combout  & ((\mux_das_constantes|Mux1~2_combout  & (!\inst|Add0~9 )) # (!\mux_das_constantes|Mux1~2_combout  & ((\inst|Add0~9 ) # (GND))))) # (!\inst|Add0~1_combout  & ((\mux_das_constantes|Mux1~2_combout  & 
// (\inst|Add0~9  & VCC)) # (!\mux_das_constantes|Mux1~2_combout  & (!\inst|Add0~9 ))))
// \inst|Add0~11  = CARRY((\inst|Add0~1_combout  & ((!\inst|Add0~9 ) # (!\mux_das_constantes|Mux1~2_combout ))) # (!\inst|Add0~1_combout  & (!\mux_das_constantes|Mux1~2_combout  & !\inst|Add0~9 )))

	.dataa(\inst|Add0~1_combout ),
	.datab(\mux_das_constantes|Mux1~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add0~9 ),
	.combout(\inst|Add0~10_combout ),
	.cout(\inst|Add0~11 ));
// synopsys translate_off
defparam \inst|Add0~10 .lut_mask = 16'h692B;
defparam \inst|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N22
cycloneive_lcell_comb \inst|Add0~12 (
// Equation(s):
// \inst|Add0~12_combout  = \mux_das_constantes|Mux0~2_combout  $ (\inst|Add0~11  $ (\inst|Add0~0_combout ))

	.dataa(gnd),
	.datab(\mux_das_constantes|Mux0~2_combout ),
	.datac(gnd),
	.datad(\inst|Add0~0_combout ),
	.cin(\inst|Add0~11 ),
	.combout(\inst|Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add0~12 .lut_mask = 16'hC33C;
defparam \inst|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y4_N19
dffeas \DM|q[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|Add0~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\demux_reg_enable|Equal1~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DM|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DM|q[3] .is_wysiwyg = "true";
defparam \DM|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N24
cycloneive_lcell_comb \comp_DM|eq~1 (
// Equation(s):
// \comp_DM|eq~1_combout  = (\DM|q [3] & (\v_6[3]~input_o  & (\v_6[0]~input_o  $ (!\DM|q [0])))) # (!\DM|q [3] & (!\v_6[3]~input_o  & (\v_6[0]~input_o  $ (!\DM|q [0]))))

	.dataa(\DM|q [3]),
	.datab(\v_6[0]~input_o ),
	.datac(\DM|q [0]),
	.datad(\v_6[3]~input_o ),
	.cin(gnd),
	.combout(\comp_DM|eq~1_combout ),
	.cout());
// synopsys translate_off
defparam \comp_DM|eq~1 .lut_mask = 16'h8241;
defparam \comp_DM|eq~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y4_N23
dffeas \DM|q[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|Add0~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\demux_reg_enable|Equal1~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DM|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DM|q[1] .is_wysiwyg = "true";
defparam \DM|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N30
cycloneive_lcell_comb \comp_DM|eq~0 (
// Equation(s):
// \comp_DM|eq~0_combout  = (\DM|q [2] & (\v_6[2]~input_o  & (\v_6[1]~input_o  $ (!\DM|q [1])))) # (!\DM|q [2] & (!\v_6[2]~input_o  & (\v_6[1]~input_o  $ (!\DM|q [1]))))

	.dataa(\DM|q [2]),
	.datab(\v_6[1]~input_o ),
	.datac(\v_6[2]~input_o ),
	.datad(\DM|q [1]),
	.cin(gnd),
	.combout(\comp_DM|eq~0_combout ),
	.cout());
// synopsys translate_off
defparam \comp_DM|eq~0 .lut_mask = 16'h8421;
defparam \comp_DM|eq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N8
cycloneive_lcell_comb \comp_DM|eq~2 (
// Equation(s):
// \comp_DM|eq~2_combout  = (\comp_DM|eq~1_combout  & (\comp_DM|eq~0_combout  & !\comp_DM|LessThan0~2_combout ))

	.dataa(\comp_DM|eq~1_combout ),
	.datab(\comp_DM|eq~0_combout ),
	.datac(gnd),
	.datad(\comp_DM|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\comp_DM|eq~2_combout ),
	.cout());
// synopsys translate_off
defparam \comp_DM|eq~2 .lut_mask = 16'h0088;
defparam \comp_DM|eq~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N8
cycloneive_lcell_comb \ROM|Selector2~0 (
// Equation(s):
// \ROM|Selector2~0_combout  = (\ROM|fstate.zera_DS~q ) # ((\ROM|fstate.incrementa_DM_parte_II~q  & !\comp_DM|eq~2_combout ))

	.dataa(gnd),
	.datab(\ROM|fstate.incrementa_DM_parte_II~q ),
	.datac(\comp_DM|eq~2_combout ),
	.datad(\ROM|fstate.zera_DS~q ),
	.cin(gnd),
	.combout(\ROM|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ROM|Selector2~0 .lut_mask = 16'hFF0C;
defparam \ROM|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y4_N9
dffeas \ROM|fstate.conta_minuto (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\ROM|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROM|fstate.conta_minuto~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ROM|fstate.conta_minuto .is_wysiwyg = "true";
defparam \ROM|fstate.conta_minuto .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y4_N14
cycloneive_lcell_comb \UH|q[2]~feeder (
// Equation(s):
// \UH|q[2]~feeder_combout  = \inst|Add0~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|Add0~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UH|q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UH|q[2]~feeder .lut_mask = 16'hF0F0;
defparam \UH|q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y4_N15
dffeas \UH|q[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UH|q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_reg_enable|Equal1~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UH|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UH|q[2] .is_wysiwyg = "true";
defparam \UH|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y4_N4
cycloneive_lcell_comb \UH|q[1]~feeder (
// Equation(s):
// \UH|q[1]~feeder_combout  = \inst|Add0~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|Add0~8_combout ),
	.cin(gnd),
	.combout(\UH|q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UH|q[1]~feeder .lut_mask = 16'hFF00;
defparam \UH|q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y4_N5
dffeas \UH|q[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UH|q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_reg_enable|Equal1~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UH|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UH|q[1] .is_wysiwyg = "true";
defparam \UH|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y4_N28
cycloneive_lcell_comb \comp_UH|eq~0 (
// Equation(s):
// \comp_UH|eq~0_combout  = (\v_4[1]~input_o  & (\UH|q [1] & (\UH|q [2] $ (!\v_4[2]~input_o )))) # (!\v_4[1]~input_o  & (!\UH|q [1] & (\UH|q [2] $ (!\v_4[2]~input_o ))))

	.dataa(\v_4[1]~input_o ),
	.datab(\UH|q [2]),
	.datac(\UH|q [1]),
	.datad(\v_4[2]~input_o ),
	.cin(gnd),
	.combout(\comp_UH|eq~0_combout ),
	.cout());
// synopsys translate_off
defparam \comp_UH|eq~0 .lut_mask = 16'h8421;
defparam \comp_UH|eq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y4_N18
cycloneive_lcell_comb \comp_UH|eq~1 (
// Equation(s):
// \comp_UH|eq~1_combout  = (\v_4[0]~input_o  & (\UH|q [0] & (\UH|q [3] $ (!\v_4[3]~input_o )))) # (!\v_4[0]~input_o  & (!\UH|q [0] & (\UH|q [3] $ (!\v_4[3]~input_o ))))

	.dataa(\v_4[0]~input_o ),
	.datab(\UH|q [3]),
	.datac(\UH|q [0]),
	.datad(\v_4[3]~input_o ),
	.cin(gnd),
	.combout(\comp_UH|eq~1_combout ),
	.cout());
// synopsys translate_off
defparam \comp_UH|eq~1 .lut_mask = 16'h8421;
defparam \comp_UH|eq~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y4_N26
cycloneive_lcell_comb \comp_UH|LessThan0~1 (
// Equation(s):
// \comp_UH|LessThan0~1_combout  = \v_4[3]~input_o  $ (\UH|q [3])

	.dataa(gnd),
	.datab(\v_4[3]~input_o ),
	.datac(gnd),
	.datad(\UH|q [3]),
	.cin(gnd),
	.combout(\comp_UH|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \comp_UH|LessThan0~1 .lut_mask = 16'h33CC;
defparam \comp_UH|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y4_N24
cycloneive_lcell_comb \comp_UH|LessThan0~0 (
// Equation(s):
// \comp_UH|LessThan0~0_combout  = (\v_4[1]~input_o  & (\UH|q [1] & (\UH|q [0] & !\v_4[0]~input_o ))) # (!\v_4[1]~input_o  & ((\UH|q [1]) # ((\UH|q [0] & !\v_4[0]~input_o ))))

	.dataa(\v_4[1]~input_o ),
	.datab(\UH|q [1]),
	.datac(\UH|q [0]),
	.datad(\v_4[0]~input_o ),
	.cin(gnd),
	.combout(\comp_UH|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \comp_UH|LessThan0~0 .lut_mask = 16'h44D4;
defparam \comp_UH|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y4_N12
cycloneive_lcell_comb \comp_UH|LessThan0~2 (
// Equation(s):
// \comp_UH|LessThan0~2_combout  = (!\comp_UH|LessThan0~1_combout  & ((\comp_UH|LessThan0~0_combout  & ((\UH|q [2]) # (!\v_4[2]~input_o ))) # (!\comp_UH|LessThan0~0_combout  & (\UH|q [2] & !\v_4[2]~input_o ))))

	.dataa(\comp_UH|LessThan0~1_combout ),
	.datab(\comp_UH|LessThan0~0_combout ),
	.datac(\UH|q [2]),
	.datad(\v_4[2]~input_o ),
	.cin(gnd),
	.combout(\comp_UH|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \comp_UH|LessThan0~2 .lut_mask = 16'h4054;
defparam \comp_UH|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N18
cycloneive_lcell_comb \comp_UH|eq~2 (
// Equation(s):
// \comp_UH|eq~2_combout  = (\comp_UH|eq~0_combout  & (\comp_UH|eq~1_combout  & !\comp_UH|LessThan0~2_combout ))

	.dataa(\comp_UH|eq~0_combout ),
	.datab(\comp_UH|eq~1_combout ),
	.datac(gnd),
	.datad(\comp_UH|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\comp_UH|eq~2_combout ),
	.cout());
// synopsys translate_off
defparam \comp_UH|eq~2 .lut_mask = 16'h0088;
defparam \comp_UH|eq~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N14
cycloneive_lcell_comb \comp_DS|eq~2 (
// Equation(s):
// \comp_DS|eq~2_combout  = (!\comp_DS|LessThan0~2_combout  & (\comp_DS|eq~0_combout  & \comp_DS|eq~1_combout ))

	.dataa(gnd),
	.datab(\comp_DS|LessThan0~2_combout ),
	.datac(\comp_DS|eq~0_combout ),
	.datad(\comp_DS|eq~1_combout ),
	.cin(gnd),
	.combout(\comp_DS|eq~2_combout ),
	.cout());
// synopsys translate_off
defparam \comp_DS|eq~2 .lut_mask = 16'h3000;
defparam \comp_DS|eq~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N22
cycloneive_io_ibuf \v_8[2]~input (
	.i(v_8[2]),
	.ibar(gnd),
	.o(\v_8[2]~input_o ));
// synopsys translate_off
defparam \v_8[2]~input .bus_hold = "false";
defparam \v_8[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y24_N8
cycloneive_io_ibuf \v_8[1]~input (
	.i(v_8[1]),
	.ibar(gnd),
	.o(\v_8[1]~input_o ));
// synopsys translate_off
defparam \v_8[1]~input .bus_hold = "false";
defparam \v_8[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cycloneive_io_ibuf \v_8[0]~input (
	.i(v_8[0]),
	.ibar(gnd),
	.o(\v_8[0]~input_o ));
// synopsys translate_off
defparam \v_8[0]~input .bus_hold = "false";
defparam \v_8[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N8
cycloneive_lcell_comb \comp_US|LessThan0~0 (
// Equation(s):
// \comp_US|LessThan0~0_combout  = (\v_8[1]~input_o  & (!\v_8[0]~input_o  & (\US|q [1] & \US|q [0]))) # (!\v_8[1]~input_o  & ((\US|q [1]) # ((!\v_8[0]~input_o  & \US|q [0]))))

	.dataa(\v_8[1]~input_o ),
	.datab(\v_8[0]~input_o ),
	.datac(\US|q [1]),
	.datad(\US|q [0]),
	.cin(gnd),
	.combout(\comp_US|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \comp_US|LessThan0~0 .lut_mask = 16'h7150;
defparam \comp_US|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y10_N8
cycloneive_io_ibuf \v_8[3]~input (
	.i(v_8[3]),
	.ibar(gnd),
	.o(\v_8[3]~input_o ));
// synopsys translate_off
defparam \v_8[3]~input .bus_hold = "false";
defparam \v_8[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N18
cycloneive_lcell_comb \comp_US|LessThan0~1 (
// Equation(s):
// \comp_US|LessThan0~1_combout  = \v_8[3]~input_o  $ (\US|q [3])

	.dataa(\v_8[3]~input_o ),
	.datab(gnd),
	.datac(\US|q [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\comp_US|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \comp_US|LessThan0~1 .lut_mask = 16'h5A5A;
defparam \comp_US|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N12
cycloneive_lcell_comb \comp_US|LessThan0~2 (
// Equation(s):
// \comp_US|LessThan0~2_combout  = (!\comp_US|LessThan0~1_combout  & ((\v_8[2]~input_o  & (\comp_US|LessThan0~0_combout  & \US|q [2])) # (!\v_8[2]~input_o  & ((\comp_US|LessThan0~0_combout ) # (\US|q [2])))))

	.dataa(\v_8[2]~input_o ),
	.datab(\comp_US|LessThan0~0_combout ),
	.datac(\US|q [2]),
	.datad(\comp_US|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\comp_US|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \comp_US|LessThan0~2 .lut_mask = 16'h00D4;
defparam \comp_US|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N26
cycloneive_lcell_comb \comp_US|eq~1 (
// Equation(s):
// \comp_US|eq~1_combout  = (\v_8[3]~input_o  & (\US|q [3] & (\v_8[0]~input_o  $ (!\US|q [0])))) # (!\v_8[3]~input_o  & (!\US|q [3] & (\v_8[0]~input_o  $ (!\US|q [0]))))

	.dataa(\v_8[3]~input_o ),
	.datab(\US|q [3]),
	.datac(\v_8[0]~input_o ),
	.datad(\US|q [0]),
	.cin(gnd),
	.combout(\comp_US|eq~1_combout ),
	.cout());
// synopsys translate_off
defparam \comp_US|eq~1 .lut_mask = 16'h9009;
defparam \comp_US|eq~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N2
cycloneive_lcell_comb \comp_US|eq~2 (
// Equation(s):
// \comp_US|eq~2_combout  = (!\comp_US|LessThan0~2_combout  & (\comp_US|eq~1_combout  & \comp_US|eq~0_combout ))

	.dataa(\comp_US|LessThan0~2_combout ),
	.datab(gnd),
	.datac(\comp_US|eq~1_combout ),
	.datad(\comp_US|eq~0_combout ),
	.cin(gnd),
	.combout(\comp_US|eq~2_combout ),
	.cout());
// synopsys translate_off
defparam \comp_US|eq~2 .lut_mask = 16'h5000;
defparam \comp_US|eq~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N10
cycloneive_lcell_comb \ROM|Selector0~1 (
// Equation(s):
// \ROM|Selector0~1_combout  = (\ROM|fstate.incrementa_DS_parteII~q  & (((!\ROM|fstate.conta_segundo~q  & !\comp_US|eq~2_combout )) # (!\comp_DS|eq~2_combout ))) # (!\ROM|fstate.incrementa_DS_parteII~q  & (!\ROM|fstate.conta_segundo~q  & 
// ((!\comp_US|eq~2_combout ))))

	.dataa(\ROM|fstate.incrementa_DS_parteII~q ),
	.datab(\ROM|fstate.conta_segundo~q ),
	.datac(\comp_DS|eq~2_combout ),
	.datad(\comp_US|eq~2_combout ),
	.cin(gnd),
	.combout(\ROM|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ROM|Selector0~1 .lut_mask = 16'h0A3B;
defparam \ROM|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N12
cycloneive_lcell_comb \comp_UM|eq~1 (
// Equation(s):
// \comp_UM|eq~1_combout  = (\v_8[3]~input_o  & (\UM|q [3] & (\v_8[0]~input_o  $ (!\UM|q [0])))) # (!\v_8[3]~input_o  & (!\UM|q [3] & (\v_8[0]~input_o  $ (!\UM|q [0]))))

	.dataa(\v_8[3]~input_o ),
	.datab(\v_8[0]~input_o ),
	.datac(\UM|q [3]),
	.datad(\UM|q [0]),
	.cin(gnd),
	.combout(\comp_UM|eq~1_combout ),
	.cout());
// synopsys translate_off
defparam \comp_UM|eq~1 .lut_mask = 16'h8421;
defparam \comp_UM|eq~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N26
cycloneive_lcell_comb \UM|q[1]~feeder (
// Equation(s):
// \UM|q[1]~feeder_combout  = \inst|Add0~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|Add0~8_combout ),
	.cin(gnd),
	.combout(\UM|q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UM|q[1]~feeder .lut_mask = 16'hFF00;
defparam \UM|q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y4_N27
dffeas \UM|q[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UM|q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_reg_enable|Equal1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UM|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UM|q[1] .is_wysiwyg = "true";
defparam \UM|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N30
cycloneive_lcell_comb \comp_UM|LessThan0~0 (
// Equation(s):
// \comp_UM|LessThan0~0_combout  = (\v_8[1]~input_o  & (\UM|q [0] & (\UM|q [1] & !\v_8[0]~input_o ))) # (!\v_8[1]~input_o  & ((\UM|q [1]) # ((\UM|q [0] & !\v_8[0]~input_o ))))

	.dataa(\UM|q [0]),
	.datab(\v_8[1]~input_o ),
	.datac(\UM|q [1]),
	.datad(\v_8[0]~input_o ),
	.cin(gnd),
	.combout(\comp_UM|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \comp_UM|LessThan0~0 .lut_mask = 16'h30B2;
defparam \comp_UM|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N16
cycloneive_lcell_comb \comp_UM|LessThan0~1 (
// Equation(s):
// \comp_UM|LessThan0~1_combout  = \v_8[3]~input_o  $ (\UM|q [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\v_8[3]~input_o ),
	.datad(\UM|q [3]),
	.cin(gnd),
	.combout(\comp_UM|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \comp_UM|LessThan0~1 .lut_mask = 16'h0FF0;
defparam \comp_UM|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N30
cycloneive_lcell_comb \comp_UM|LessThan0~2 (
// Equation(s):
// \comp_UM|LessThan0~2_combout  = (!\comp_UM|LessThan0~1_combout  & ((\v_8[2]~input_o  & (\comp_UM|LessThan0~0_combout  & \UM|q [2])) # (!\v_8[2]~input_o  & ((\comp_UM|LessThan0~0_combout ) # (\UM|q [2])))))

	.dataa(\v_8[2]~input_o ),
	.datab(\comp_UM|LessThan0~0_combout ),
	.datac(\UM|q [2]),
	.datad(\comp_UM|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\comp_UM|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \comp_UM|LessThan0~2 .lut_mask = 16'h00D4;
defparam \comp_UM|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N16
cycloneive_lcell_comb \ROM|Selector0~0 (
// Equation(s):
// \ROM|Selector0~0_combout  = (\ROM|fstate.conta_minuto~q  & (((\comp_UM|LessThan0~2_combout ) # (!\comp_UM|eq~1_combout )) # (!\comp_UM|eq~0_combout )))

	.dataa(\comp_UM|eq~0_combout ),
	.datab(\comp_UM|eq~1_combout ),
	.datac(\ROM|fstate.conta_minuto~q ),
	.datad(\comp_UM|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\ROM|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ROM|Selector0~0 .lut_mask = 16'hF070;
defparam \ROM|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N22
cycloneive_lcell_comb \ROM|Selector0~2 (
// Equation(s):
// \ROM|Selector0~2_combout  = (!\ROM|Selector0~1_combout  & (!\ROM|Selector0~0_combout  & ((\comp_UH|eq~2_combout ) # (!\ROM|fstate.conta_hora~q ))))

	.dataa(\ROM|fstate.conta_hora~q ),
	.datab(\comp_UH|eq~2_combout ),
	.datac(\ROM|Selector0~1_combout ),
	.datad(\ROM|Selector0~0_combout ),
	.cin(gnd),
	.combout(\ROM|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ROM|Selector0~2 .lut_mask = 16'h000D;
defparam \ROM|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y4_N23
dffeas \ROM|fstate.conta_segundo (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\ROM|Selector0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROM|fstate.conta_segundo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ROM|fstate.conta_segundo .is_wysiwyg = "true";
defparam \ROM|fstate.conta_segundo .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N24
cycloneive_lcell_comb \ROM|WideOr7~0 (
// Equation(s):
// \ROM|WideOr7~0_combout  = (!\ROM|fstate.conta_minuto~q  & (\ROM|fstate.conta_segundo~q  & !\ROM|fstate.conta_hora~q ))

	.dataa(gnd),
	.datab(\ROM|fstate.conta_minuto~q ),
	.datac(\ROM|fstate.conta_segundo~q ),
	.datad(\ROM|fstate.conta_hora~q ),
	.cin(gnd),
	.combout(\ROM|WideOr7~0_combout ),
	.cout());
// synopsys translate_off
defparam \ROM|WideOr7~0 .lut_mask = 16'h0030;
defparam \ROM|WideOr7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N2
cycloneive_lcell_comb \ROM|WideOr7 (
// Equation(s):
// \ROM|WideOr7~combout  = (\ROM|fstate.incrementa_DH_parte_II~q ) # (((\ROM|fstate.incrementa_DS_parteII~q ) # (\ROM|fstate.incrementa_DM_parte_II~q )) # (!\ROM|WideOr7~0_combout ))

	.dataa(\ROM|fstate.incrementa_DH_parte_II~q ),
	.datab(\ROM|WideOr7~0_combout ),
	.datac(\ROM|fstate.incrementa_DS_parteII~q ),
	.datad(\ROM|fstate.incrementa_DM_parte_II~q ),
	.cin(gnd),
	.combout(\ROM|WideOr7~combout ),
	.cout());
// synopsys translate_off
defparam \ROM|WideOr7 .lut_mask = 16'hFFFB;
defparam \ROM|WideOr7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N26
cycloneive_lcell_comb \mux_dos_registradores|Mux2~0 (
// Equation(s):
// \mux_dos_registradores|Mux2~0_combout  = (\demux_reg_enable|Equal1~5_combout  & ((\ROM|WideOr10~combout  & (\UH|q [1])) # (!\ROM|WideOr10~combout  & ((\DH|q [1])))))

	.dataa(\UH|q [1]),
	.datab(\ROM|WideOr10~combout ),
	.datac(\DH|q [1]),
	.datad(\demux_reg_enable|Equal1~5_combout ),
	.cin(gnd),
	.combout(\mux_dos_registradores|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_dos_registradores|Mux2~0 .lut_mask = 16'hB800;
defparam \mux_dos_registradores|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N6
cycloneive_lcell_comb \mux_dos_registradores|Mux2~1 (
// Equation(s):
// \mux_dos_registradores|Mux2~1_combout  = (\ROM|WideOr9~0_combout  & (((\ROM|WideOr10~combout )))) # (!\ROM|WideOr9~0_combout  & ((\ROM|WideOr10~combout  & (\US|q [1])) # (!\ROM|WideOr10~combout  & ((\DS|q [1])))))

	.dataa(\US|q [1]),
	.datab(\DS|q [1]),
	.datac(\ROM|WideOr9~0_combout ),
	.datad(\ROM|WideOr10~combout ),
	.cin(gnd),
	.combout(\mux_dos_registradores|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_dos_registradores|Mux2~1 .lut_mask = 16'hFA0C;
defparam \mux_dos_registradores|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N16
cycloneive_lcell_comb \mux_dos_registradores|Mux2~2 (
// Equation(s):
// \mux_dos_registradores|Mux2~2_combout  = (\ROM|WideOr9~0_combout  & ((\mux_dos_registradores|Mux2~1_combout  & ((\UM|q [1]))) # (!\mux_dos_registradores|Mux2~1_combout  & (\DM|q [1])))) # (!\ROM|WideOr9~0_combout  & 
// (((\mux_dos_registradores|Mux2~1_combout ))))

	.dataa(\DM|q [1]),
	.datab(\ROM|WideOr9~0_combout ),
	.datac(\UM|q [1]),
	.datad(\mux_dos_registradores|Mux2~1_combout ),
	.cin(gnd),
	.combout(\mux_dos_registradores|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_dos_registradores|Mux2~2 .lut_mask = 16'hF388;
defparam \mux_dos_registradores|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N12
cycloneive_lcell_comb \inst|Add0~2 (
// Equation(s):
// \inst|Add0~2_combout  = \ROM|WideOr7~combout  $ (((\mux_dos_registradores|Mux2~0_combout ) # ((!\ROM|WideOr8~0_combout  & \mux_dos_registradores|Mux2~2_combout ))))

	.dataa(\ROM|WideOr8~0_combout ),
	.datab(\ROM|WideOr7~combout ),
	.datac(\mux_dos_registradores|Mux2~0_combout ),
	.datad(\mux_dos_registradores|Mux2~2_combout ),
	.cin(gnd),
	.combout(\inst|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add0~2 .lut_mask = 16'h393C;
defparam \inst|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y4_N9
dffeas \US|q[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|Add0~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\demux_reg_enable|Equal1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\US|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \US|q[1] .is_wysiwyg = "true";
defparam \US|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N0
cycloneive_lcell_comb \comp_US|eq~0 (
// Equation(s):
// \comp_US|eq~0_combout  = (\US|q [2] & (\v_8[2]~input_o  & (\US|q [1] $ (!\v_8[1]~input_o )))) # (!\US|q [2] & (!\v_8[2]~input_o  & (\US|q [1] $ (!\v_8[1]~input_o ))))

	.dataa(\US|q [2]),
	.datab(\US|q [1]),
	.datac(\v_8[1]~input_o ),
	.datad(\v_8[2]~input_o ),
	.cin(gnd),
	.combout(\comp_US|eq~0_combout ),
	.cout());
// synopsys translate_off
defparam \comp_US|eq~0 .lut_mask = 16'h8241;
defparam \comp_US|eq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N8
cycloneive_lcell_comb \ROM|reg_fstate~1 (
// Equation(s):
// \ROM|reg_fstate~1_combout  = (\comp_US|eq~0_combout  & (\comp_US|eq~1_combout  & (!\ROM|fstate.conta_segundo~q  & !\comp_US|LessThan0~2_combout )))

	.dataa(\comp_US|eq~0_combout ),
	.datab(\comp_US|eq~1_combout ),
	.datac(\ROM|fstate.conta_segundo~q ),
	.datad(\comp_US|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\ROM|reg_fstate~1_combout ),
	.cout());
// synopsys translate_off
defparam \ROM|reg_fstate~1 .lut_mask = 16'h0008;
defparam \ROM|reg_fstate~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y4_N9
dffeas \ROM|fstate.Incrementa_DS_parte_I (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\ROM|reg_fstate~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROM|fstate.Incrementa_DS_parte_I~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ROM|fstate.Incrementa_DS_parte_I .is_wysiwyg = "true";
defparam \ROM|fstate.Incrementa_DS_parte_I .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N14
cycloneive_lcell_comb \ROM|WideOr10 (
// Equation(s):
// \ROM|WideOr10~combout  = (\ROM|fstate.Incrementa_DS_parte_I~q ) # ((\ROM|fstate.incrementa_DM_parte_I~q ) # ((\ROM|fstate.incrementa_DH_parte_I~q ) # (!\ROM|WideOr7~0_combout )))

	.dataa(\ROM|fstate.Incrementa_DS_parte_I~q ),
	.datab(\ROM|fstate.incrementa_DM_parte_I~q ),
	.datac(\ROM|fstate.incrementa_DH_parte_I~q ),
	.datad(\ROM|WideOr7~0_combout ),
	.cin(gnd),
	.combout(\ROM|WideOr10~combout ),
	.cout());
// synopsys translate_off
defparam \ROM|WideOr10 .lut_mask = 16'hFEFF;
defparam \ROM|WideOr10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N4
cycloneive_lcell_comb \demux_reg_enable|Equal1~8 (
// Equation(s):
// \demux_reg_enable|Equal1~8_combout  = (!\ROM|WideOr10~combout  & (!\ROM|WideOr8~0_combout  & \ROM|WideOr9~0_combout ))

	.dataa(\ROM|WideOr10~combout ),
	.datab(\ROM|WideOr8~0_combout ),
	.datac(\ROM|WideOr9~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\demux_reg_enable|Equal1~8_combout ),
	.cout());
// synopsys translate_off
defparam \demux_reg_enable|Equal1~8 .lut_mask = 16'h1010;
defparam \demux_reg_enable|Equal1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y4_N13
dffeas \DM|q[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\DM|q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_reg_enable|Equal1~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DM|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DM|q[2] .is_wysiwyg = "true";
defparam \DM|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N28
cycloneive_lcell_comb \comp_DM|LessThan0~0 (
// Equation(s):
// \comp_DM|LessThan0~0_combout  = (\DM|q [1] & (((!\v_6[0]~input_o  & \DM|q [0])) # (!\v_6[1]~input_o ))) # (!\DM|q [1] & (!\v_6[0]~input_o  & (!\v_6[1]~input_o  & \DM|q [0])))

	.dataa(\v_6[0]~input_o ),
	.datab(\DM|q [1]),
	.datac(\v_6[1]~input_o ),
	.datad(\DM|q [0]),
	.cin(gnd),
	.combout(\comp_DM|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \comp_DM|LessThan0~0 .lut_mask = 16'h4D0C;
defparam \comp_DM|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N18
cycloneive_lcell_comb \comp_DM|LessThan0~1 (
// Equation(s):
// \comp_DM|LessThan0~1_combout  = \DM|q [3] $ (\v_6[3]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DM|q [3]),
	.datad(\v_6[3]~input_o ),
	.cin(gnd),
	.combout(\comp_DM|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \comp_DM|LessThan0~1 .lut_mask = 16'h0FF0;
defparam \comp_DM|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N10
cycloneive_lcell_comb \comp_DM|LessThan0~2 (
// Equation(s):
// \comp_DM|LessThan0~2_combout  = (!\comp_DM|LessThan0~1_combout  & ((\DM|q [2] & ((\comp_DM|LessThan0~0_combout ) # (!\v_6[2]~input_o ))) # (!\DM|q [2] & (\comp_DM|LessThan0~0_combout  & !\v_6[2]~input_o ))))

	.dataa(\DM|q [2]),
	.datab(\comp_DM|LessThan0~0_combout ),
	.datac(\v_6[2]~input_o ),
	.datad(\comp_DM|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\comp_DM|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \comp_DM|LessThan0~2 .lut_mask = 16'h008E;
defparam \comp_DM|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N4
cycloneive_lcell_comb \ROM|reg_fstate~3 (
// Equation(s):
// \ROM|reg_fstate~3_combout  = (!\comp_DM|LessThan0~2_combout  & (\comp_DM|eq~1_combout  & (\comp_DM|eq~0_combout  & \ROM|fstate.incrementa_DM_parte_II~q )))

	.dataa(\comp_DM|LessThan0~2_combout ),
	.datab(\comp_DM|eq~1_combout ),
	.datac(\comp_DM|eq~0_combout ),
	.datad(\ROM|fstate.incrementa_DM_parte_II~q ),
	.cin(gnd),
	.combout(\ROM|reg_fstate~3_combout ),
	.cout());
// synopsys translate_off
defparam \ROM|reg_fstate~3 .lut_mask = 16'h4000;
defparam \ROM|reg_fstate~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y4_N5
dffeas \ROM|fstate.zera_DM (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\ROM|reg_fstate~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROM|fstate.zera_DM~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ROM|fstate.zera_DM .is_wysiwyg = "true";
defparam \ROM|fstate.zera_DM .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N10
cycloneive_lcell_comb \ROM|Selector4~0 (
// Equation(s):
// \ROM|Selector4~0_combout  = (\ROM|fstate.zera_DM~q ) # ((\ROM|fstate.incrementa_DH_parte_II~q  & ((!\comp_DH|eq~0_combout ) # (!\comp_DH|eq~1_combout ))))

	.dataa(\ROM|fstate.incrementa_DH_parte_II~q ),
	.datab(\ROM|fstate.zera_DM~q ),
	.datac(\comp_DH|eq~1_combout ),
	.datad(\comp_DH|eq~0_combout ),
	.cin(gnd),
	.combout(\ROM|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \ROM|Selector4~0 .lut_mask = 16'hCEEE;
defparam \ROM|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y4_N11
dffeas \ROM|fstate.conta_hora (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\ROM|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROM|fstate.conta_hora~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ROM|fstate.conta_hora .is_wysiwyg = "true";
defparam \ROM|fstate.conta_hora .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N26
cycloneive_lcell_comb \ROM|reg_fstate~0 (
// Equation(s):
// \ROM|reg_fstate~0_combout  = (\ROM|fstate.conta_hora~q  & (\comp_UH|eq~1_combout  & (\comp_UH|eq~0_combout  & !\comp_UH|LessThan0~2_combout )))

	.dataa(\ROM|fstate.conta_hora~q ),
	.datab(\comp_UH|eq~1_combout ),
	.datac(\comp_UH|eq~0_combout ),
	.datad(\comp_UH|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\ROM|reg_fstate~0_combout ),
	.cout());
// synopsys translate_off
defparam \ROM|reg_fstate~0 .lut_mask = 16'h0080;
defparam \ROM|reg_fstate~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y4_N27
dffeas \ROM|fstate.incrementa_DH_parte_I (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\ROM|reg_fstate~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROM|fstate.incrementa_DH_parte_I~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ROM|fstate.incrementa_DH_parte_I .is_wysiwyg = "true";
defparam \ROM|fstate.incrementa_DH_parte_I .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N20
cycloneive_lcell_comb \ROM|WideOr8~0 (
// Equation(s):
// \ROM|WideOr8~0_combout  = (\ROM|fstate.incrementa_DH_parte_I~q ) # ((\ROM|fstate.conta_hora~q ) # ((\ROM|fstate.incrementa_DH_parte_II~q ) # (\ROM|fstate.zera_DH~q )))

	.dataa(\ROM|fstate.incrementa_DH_parte_I~q ),
	.datab(\ROM|fstate.conta_hora~q ),
	.datac(\ROM|fstate.incrementa_DH_parte_II~q ),
	.datad(\ROM|fstate.zera_DH~q ),
	.cin(gnd),
	.combout(\ROM|WideOr8~0_combout ),
	.cout());
// synopsys translate_off
defparam \ROM|WideOr8~0 .lut_mask = 16'hFFFE;
defparam \ROM|WideOr8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N30
cycloneive_lcell_comb \mux_dos_registradores|Mux1~0 (
// Equation(s):
// \mux_dos_registradores|Mux1~0_combout  = (\demux_reg_enable|Equal1~5_combout  & ((\ROM|WideOr10~combout  & ((\UH|q [2]))) # (!\ROM|WideOr10~combout  & (\DH|q [2]))))

	.dataa(\DH|q [2]),
	.datab(\ROM|WideOr10~combout ),
	.datac(\UH|q [2]),
	.datad(\demux_reg_enable|Equal1~5_combout ),
	.cin(gnd),
	.combout(\mux_dos_registradores|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_dos_registradores|Mux1~0 .lut_mask = 16'hE200;
defparam \mux_dos_registradores|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N28
cycloneive_lcell_comb \mux_dos_registradores|Mux1~1 (
// Equation(s):
// \mux_dos_registradores|Mux1~1_combout  = (\ROM|WideOr9~0_combout  & ((\DM|q [2]) # ((\ROM|WideOr10~combout )))) # (!\ROM|WideOr9~0_combout  & (((\DS|q [2] & !\ROM|WideOr10~combout ))))

	.dataa(\DM|q [2]),
	.datab(\DS|q [2]),
	.datac(\ROM|WideOr9~0_combout ),
	.datad(\ROM|WideOr10~combout ),
	.cin(gnd),
	.combout(\mux_dos_registradores|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_dos_registradores|Mux1~1 .lut_mask = 16'hF0AC;
defparam \mux_dos_registradores|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N18
cycloneive_lcell_comb \mux_dos_registradores|Mux1~2 (
// Equation(s):
// \mux_dos_registradores|Mux1~2_combout  = (\ROM|WideOr10~combout  & ((\mux_dos_registradores|Mux1~1_combout  & ((\UM|q [2]))) # (!\mux_dos_registradores|Mux1~1_combout  & (\US|q [2])))) # (!\ROM|WideOr10~combout  & (((\mux_dos_registradores|Mux1~1_combout 
// ))))

	.dataa(\US|q [2]),
	.datab(\UM|q [2]),
	.datac(\ROM|WideOr10~combout ),
	.datad(\mux_dos_registradores|Mux1~1_combout ),
	.cin(gnd),
	.combout(\mux_dos_registradores|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_dos_registradores|Mux1~2 .lut_mask = 16'hCFA0;
defparam \mux_dos_registradores|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N6
cycloneive_lcell_comb \inst|Add0~1 (
// Equation(s):
// \inst|Add0~1_combout  = \ROM|WideOr7~combout  $ (((\mux_dos_registradores|Mux1~0_combout ) # ((!\ROM|WideOr8~0_combout  & \mux_dos_registradores|Mux1~2_combout ))))

	.dataa(\ROM|WideOr8~0_combout ),
	.datab(\ROM|WideOr7~combout ),
	.datac(\mux_dos_registradores|Mux1~0_combout ),
	.datad(\mux_dos_registradores|Mux1~2_combout ),
	.cin(gnd),
	.combout(\inst|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add0~1 .lut_mask = 16'h393C;
defparam \inst|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y4_N25
dffeas \UM|q[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|Add0~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\demux_reg_enable|Equal1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UM|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UM|q[2] .is_wysiwyg = "true";
defparam \UM|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N20
cycloneive_lcell_comb \comp_UM|eq~0 (
// Equation(s):
// \comp_UM|eq~0_combout  = (\UM|q [2] & (\v_8[2]~input_o  & (\v_8[1]~input_o  $ (!\UM|q [1])))) # (!\UM|q [2] & (!\v_8[2]~input_o  & (\v_8[1]~input_o  $ (!\UM|q [1]))))

	.dataa(\UM|q [2]),
	.datab(\v_8[1]~input_o ),
	.datac(\UM|q [1]),
	.datad(\v_8[2]~input_o ),
	.cin(gnd),
	.combout(\comp_UM|eq~0_combout ),
	.cout());
// synopsys translate_off
defparam \comp_UM|eq~0 .lut_mask = 16'h8241;
defparam \comp_UM|eq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N30
cycloneive_lcell_comb \ROM|reg_fstate~2 (
// Equation(s):
// \ROM|reg_fstate~2_combout  = (\comp_UM|eq~0_combout  & (\comp_UM|eq~1_combout  & (\ROM|fstate.conta_minuto~q  & !\comp_UM|LessThan0~2_combout )))

	.dataa(\comp_UM|eq~0_combout ),
	.datab(\comp_UM|eq~1_combout ),
	.datac(\ROM|fstate.conta_minuto~q ),
	.datad(\comp_UM|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\ROM|reg_fstate~2_combout ),
	.cout());
// synopsys translate_off
defparam \ROM|reg_fstate~2 .lut_mask = 16'h0080;
defparam \ROM|reg_fstate~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y4_N31
dffeas \ROM|fstate.incrementa_DM_parte_I (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\ROM|reg_fstate~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROM|fstate.incrementa_DM_parte_I~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ROM|fstate.incrementa_DM_parte_I .is_wysiwyg = "true";
defparam \ROM|fstate.incrementa_DM_parte_I .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N0
cycloneive_lcell_comb \ROM|WideOr9~0 (
// Equation(s):
// \ROM|WideOr9~0_combout  = (\ROM|fstate.incrementa_DM_parte_I~q ) # ((\ROM|fstate.conta_minuto~q ) # ((\ROM|fstate.zera_DM~q ) # (\ROM|fstate.incrementa_DM_parte_II~q )))

	.dataa(\ROM|fstate.incrementa_DM_parte_I~q ),
	.datab(\ROM|fstate.conta_minuto~q ),
	.datac(\ROM|fstate.zera_DM~q ),
	.datad(\ROM|fstate.incrementa_DM_parte_II~q ),
	.cin(gnd),
	.combout(\ROM|WideOr9~0_combout ),
	.cout());
// synopsys translate_off
defparam \ROM|WideOr9~0 .lut_mask = 16'hFFFE;
defparam \ROM|WideOr9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N4
cycloneive_lcell_comb \demux_reg_enable|Equal1~4 (
// Equation(s):
// \demux_reg_enable|Equal1~4_combout  = (!\ROM|WideOr9~0_combout  & (!\ROM|WideOr8~0_combout  & \ROM|WideOr10~combout ))

	.dataa(gnd),
	.datab(\ROM|WideOr9~0_combout ),
	.datac(\ROM|WideOr8~0_combout ),
	.datad(\ROM|WideOr10~combout ),
	.cin(gnd),
	.combout(\demux_reg_enable|Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \demux_reg_enable|Equal1~4 .lut_mask = 16'h0300;
defparam \demux_reg_enable|Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N28
cycloneive_lcell_comb \comp_DH|eq~2 (
// Equation(s):
// \comp_DH|eq~2_combout  = (\comp_DH|eq~1_combout  & \comp_DH|eq~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\comp_DH|eq~1_combout ),
	.datad(\comp_DH|eq~0_combout ),
	.cin(gnd),
	.combout(\comp_DH|eq~2_combout ),
	.cout());
// synopsys translate_off
defparam \comp_DH|eq~2 .lut_mask = 16'hF000;
defparam \comp_DH|eq~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N24
cycloneive_lcell_comb \comp_UM|eq~2 (
// Equation(s):
// \comp_UM|eq~2_combout  = (!\comp_UM|LessThan0~2_combout  & (\comp_UM|eq~1_combout  & \comp_UM|eq~0_combout ))

	.dataa(\comp_UM|LessThan0~2_combout ),
	.datab(\comp_UM|eq~1_combout ),
	.datac(gnd),
	.datad(\comp_UM|eq~0_combout ),
	.cin(gnd),
	.combout(\comp_UM|eq~2_combout ),
	.cout());
// synopsys translate_off
defparam \comp_UM|eq~2 .lut_mask = 16'h4400;
defparam \comp_UM|eq~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N8
cycloneive_lcell_comb \mux_dos_registradores|Mux0~3 (
// Equation(s):
// \mux_dos_registradores|Mux0~3_combout  = (\mux_dos_registradores|Mux0~0_combout ) # ((!\ROM|WideOr8~0_combout  & \mux_dos_registradores|Mux0~2_combout ))

	.dataa(\ROM|WideOr8~0_combout ),
	.datab(\mux_dos_registradores|Mux0~2_combout ),
	.datac(gnd),
	.datad(\mux_dos_registradores|Mux0~0_combout ),
	.cin(gnd),
	.combout(\mux_dos_registradores|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_dos_registradores|Mux0~3 .lut_mask = 16'hFF44;
defparam \mux_dos_registradores|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N10
cycloneive_lcell_comb \mux_dos_registradores|Mux1~3 (
// Equation(s):
// \mux_dos_registradores|Mux1~3_combout  = (\mux_dos_registradores|Mux1~0_combout ) # ((\mux_dos_registradores|Mux1~2_combout  & !\ROM|WideOr8~0_combout ))

	.dataa(\mux_dos_registradores|Mux1~2_combout ),
	.datab(\ROM|WideOr8~0_combout ),
	.datac(gnd),
	.datad(\mux_dos_registradores|Mux1~0_combout ),
	.cin(gnd),
	.combout(\mux_dos_registradores|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_dos_registradores|Mux1~3 .lut_mask = 16'hFF22;
defparam \mux_dos_registradores|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N22
cycloneive_lcell_comb \mux_dos_registradores|Mux2~3 (
// Equation(s):
// \mux_dos_registradores|Mux2~3_combout  = (\mux_dos_registradores|Mux2~0_combout ) # ((\mux_dos_registradores|Mux2~2_combout  & !\ROM|WideOr8~0_combout ))

	.dataa(\mux_dos_registradores|Mux2~0_combout ),
	.datab(\mux_dos_registradores|Mux2~2_combout ),
	.datac(gnd),
	.datad(\ROM|WideOr8~0_combout ),
	.cin(gnd),
	.combout(\mux_dos_registradores|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_dos_registradores|Mux2~3 .lut_mask = 16'hAAEE;
defparam \mux_dos_registradores|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N24
cycloneive_lcell_comb \mux_dos_registradores|Mux3~3 (
// Equation(s):
// \mux_dos_registradores|Mux3~3_combout  = (\mux_dos_registradores|Mux3~0_combout ) # ((\mux_dos_registradores|Mux3~2_combout  & !\ROM|WideOr8~0_combout ))

	.dataa(\mux_dos_registradores|Mux3~0_combout ),
	.datab(\mux_dos_registradores|Mux3~2_combout ),
	.datac(gnd),
	.datad(\ROM|WideOr8~0_combout ),
	.cin(gnd),
	.combout(\mux_dos_registradores|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_dos_registradores|Mux3~3 .lut_mask = 16'hAAEE;
defparam \mux_dos_registradores|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

assign reg_US_enable = \reg_US_enable~output_o ;

assign comp_out_DH = \comp_out_DH~output_o ;

assign comp_out_UH = \comp_out_UH~output_o ;

assign comp_out_DM = \comp_out_DM~output_o ;

assign comp_out_UM = \comp_out_UM~output_o ;

assign comp_out_DS = \comp_out_DS~output_o ;

assign comp_out_US = \comp_out_US~output_o ;

assign reg_UH_enable = \reg_UH_enable~output_o ;

assign reg_DH_enable = \reg_DH_enable~output_o ;

assign reg_UM_enable = \reg_UM_enable~output_o ;

assign reg_DS_enable = \reg_DS_enable~output_o ;

assign reg_DM_enable = \reg_DM_enable~output_o ;

assign out_mux_reg[3] = \out_mux_reg[3]~output_o ;

assign out_mux_reg[2] = \out_mux_reg[2]~output_o ;

assign out_mux_reg[1] = \out_mux_reg[1]~output_o ;

assign out_mux_reg[0] = \out_mux_reg[0]~output_o ;

assign out_ula[3] = \out_ula[3]~output_o ;

assign out_ula[2] = \out_ula[2]~output_o ;

assign out_ula[1] = \out_ula[1]~output_o ;

assign out_ula[0] = \out_ula[0]~output_o ;

assign palavra_out[12] = \palavra_out[12]~output_o ;

assign palavra_out[11] = \palavra_out[11]~output_o ;

assign palavra_out[10] = \palavra_out[10]~output_o ;

assign palavra_out[9] = \palavra_out[9]~output_o ;

assign palavra_out[8] = \palavra_out[8]~output_o ;

assign palavra_out[7] = \palavra_out[7]~output_o ;

assign palavra_out[6] = \palavra_out[6]~output_o ;

assign palavra_out[5] = \palavra_out[5]~output_o ;

assign palavra_out[4] = \palavra_out[4]~output_o ;

assign palavra_out[3] = \palavra_out[3]~output_o ;

assign palavra_out[2] = \palavra_out[2]~output_o ;

assign palavra_out[1] = \palavra_out[1]~output_o ;

assign palavra_out[0] = \palavra_out[0]~output_o ;

assign reg_dh[3] = \reg_dh[3]~output_o ;

assign reg_dh[2] = \reg_dh[2]~output_o ;

assign reg_dh[1] = \reg_dh[1]~output_o ;

assign reg_dh[0] = \reg_dh[0]~output_o ;

assign reg_dm[3] = \reg_dm[3]~output_o ;

assign reg_dm[2] = \reg_dm[2]~output_o ;

assign reg_dm[1] = \reg_dm[1]~output_o ;

assign reg_dm[0] = \reg_dm[0]~output_o ;

assign reg_ds[3] = \reg_ds[3]~output_o ;

assign reg_ds[2] = \reg_ds[2]~output_o ;

assign reg_ds[1] = \reg_ds[1]~output_o ;

assign reg_ds[0] = \reg_ds[0]~output_o ;

assign reg_uh[3] = \reg_uh[3]~output_o ;

assign reg_uh[2] = \reg_uh[2]~output_o ;

assign reg_uh[1] = \reg_uh[1]~output_o ;

assign reg_uh[0] = \reg_uh[0]~output_o ;

assign reg_um[3] = \reg_um[3]~output_o ;

assign reg_um[2] = \reg_um[2]~output_o ;

assign reg_um[1] = \reg_um[1]~output_o ;

assign reg_um[0] = \reg_um[0]~output_o ;

assign reg_us[3] = \reg_us[3]~output_o ;

assign reg_us[2] = \reg_us[2]~output_o ;

assign reg_us[1] = \reg_us[1]~output_o ;

assign reg_us[0] = \reg_us[0]~output_o ;

endmodule
