# my_risc_v_core
this is one of my first bigger projects, a small risc-v processor, which will help me understand the functioning and data path, besides the design and testing of more advanced rtl modules 
