// Seed: 3479135996
module module_0 #(
    parameter id_6 = 32'd67
) (
    output tri id_0,
    input  wor id_1
    , id_4,
    input  tri id_2
);
  logic id_5;
  ;
  always $unsigned(83);
  ;
  assign id_4[""] = id_2;
  localparam id_6 = 1'd0;
  bit id_7;
  assign module_1.id_1 = 0;
  defparam id_6.id_6 = 1;
  final begin : LABEL_0
    #1 id_7 = id_7;
  end
endmodule
module module_1 (
    output wire id_0,
    input  tri  id_1
);
  assign id_0 = -1;
  assign id_0 = -1;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_1
  );
  localparam id_3 = 1;
endmodule
