vhdl xil_defaultlib  \
"../../../bd/design_1/ipshared/9f48/hdl/signal_detector_v1_0_M00_AXIS.vhd" \
"../../../bd/design_1/ipshared/9f48/hdl/signal_detector_v1_0.vhd" \
"../../../bd/design_1/ip/design_1_signal_detector_0_0/sim/design_1_signal_detector_0_0.vhd" \
"../../../bd/design_1/ip/design_1_signal_detector_0_1/sim/design_1_signal_detector_0_1.vhd" \
"../../../bd/design_1/ip/design_1_signal_detector_0_2/sim/design_1_signal_detector_0_2.vhd" \
"../../../bd/design_1/ip/design_1_signal_detector_0_3/sim/design_1_signal_detector_0_3.vhd" \
"../../../bd/design_1/ip/design_1_signal_detector_0_4/sim/design_1_signal_detector_0_4.vhd" \
"../../../bd/design_1/ip/design_1_signal_detector_0_5/sim/design_1_signal_detector_0_5.vhd" \
"../../../bd/design_1/ip/design_1_signal_detector_0_6/sim/design_1_signal_detector_0_6.vhd" \
"../../../bd/design_1/ip/design_1_signal_detector_0_7/sim/design_1_signal_detector_0_7.vhd" \
"../../../bd/design_1/ip/design_1_axi_dma_0_0/sim/design_1_axi_dma_0_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_dma_0_1/sim/design_1_axi_dma_0_1.vhd" \
"../../../bd/design_1/ip/design_1_axi_dma_0_2/sim/design_1_axi_dma_0_2.vhd" \
"../../../bd/design_1/ip/design_1_axi_dma_0_3/sim/design_1_axi_dma_0_3.vhd" \
"../../../bd/design_1/ip/design_1_axi_dma_0_4/sim/design_1_axi_dma_0_4.vhd" \
"../../../bd/design_1/ip/design_1_axi_dma_0_5/sim/design_1_axi_dma_0_5.vhd" \
"../../../bd/design_1/ip/design_1_axi_dma_0_6/sim/design_1_axi_dma_0_6.vhd" \
"../../../bd/design_1/ip/design_1_axi_dma_0_7/sim/design_1_axi_dma_0_7.vhd" \
"../../../bd/design_1/ip/design_1_rst_ps7_0_100M_0/sim/design_1_rst_ps7_0_100M_0.vhd" \
"../../../bd/design_1/ipshared/10ca/hdl/enable_splitter_v1_0.vhd" \
"../../../bd/design_1/ip/design_1_enable_splitter_0_0/sim/design_1_enable_splitter_0_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_gpio_0_1/sim/design_1_axi_gpio_0_1.vhd" \
"../../../bd/design_1/ipshared/e8fd/hdl/signal_input_v1_0.vhd" \
"../../../bd/design_1/ip/design_1_signal_input_0_0/sim/design_1_signal_input_0_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_gpio_1_1/sim/design_1_axi_gpio_1_1.vhd" \

nosort
