{"vcs1":{"timestamp_begin":1750774022.493913833, "rt":15.41, "ut":14.86, "st":0.49}}
{"vcselab":{"timestamp_begin":1750774038.014603125, "rt":0.33, "ut":0.24, "st":0.08}}
{"link":{"timestamp_begin":1750774038.419878274, "rt":0.84, "ut":0.60, "st":0.29}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1750774021.571303256}
{"VCS_COMP_START_TIME": 1750774021.571303256}
{"VCS_COMP_END_TIME": 1750774039.368147240}
{"VCS_USER_OPTIONS": "-full64 -licqueue +incdir+/apps/vcsmx/vcs/U-2023.03-SP2//etc/uvm-1.2/src /apps/vcsmx/vcs/U-2023.03-SP2//etc/uvm-1.2/src/uvm.sv /apps/vcsmx/vcs/U-2023.03-SP2//etc/uvm-1.2/src/dpi/uvm_dpi.cc -CFLAGS -DVCS -timescale=1ns/1ns +vcs+flush+all +warn=all -sverilog design.sv testbench.sv"}
{"vcs1": {"peak_mem": 387428}}
{"vcselab": {"peak_mem": 217308}}
