// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"

// DATE "07/23/2020 20:05:07"

// 
// Device: Altera EPM570T144C5 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module elbarato64 (
	MISO,
	MCO_clk,
	SCK,
	MOSI,
	SSEL,
	RAM_data,
	RAM_clk_enable,
	RAM_cs,
	RAM_ras,
	RAM_cas,
	RAM_we,
	RAM_mask_low,
	RAM_mask_high,
	RAM_clk,
	RAM_addr,
	RAM_bank);
output 	MISO;
input 	MCO_clk;
input 	SCK;
input 	MOSI;
input 	SSEL;
inout 	[15:0] RAM_data;
output 	RAM_clk_enable;
output 	RAM_cs;
output 	RAM_ras;
output 	RAM_cas;
output 	RAM_we;
output 	RAM_mask_low;
output 	RAM_mask_high;
output 	RAM_clk;
output 	[12:0] RAM_addr;
output 	[1:0] RAM_bank;

// Design Ports Information


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \RAM_data~0 ;
wire \RAM_data~1 ;
wire \RAM_data~2 ;
wire \RAM_data~3 ;
wire \RAM_data~4 ;
wire \RAM_data~5 ;
wire \RAM_data~6 ;
wire \RAM_data~7 ;
wire \RAM_data~8 ;
wire \RAM_data~9 ;
wire \RAM_data~10 ;
wire \RAM_data~11 ;
wire \RAM_data~12 ;
wire \RAM_data~13 ;
wire \RAM_data~14 ;
wire \RAM_data~15 ;
wire \MCO_clk~combout ;
wire \SCK~combout ;
wire \SSEL~combout ;
wire \inst1|slave_spi|bit_count[0]~1 ;
wire \inst1|Equal3~0_combout ;
wire \inst1|slave_spi|byte_recv~regout ;
wire \inst1|slave_spi|data_ready_out~regout ;
wire \inst1|Selector32~26_combout ;
wire \inst1|Selector32~27_combout ;
wire \inst1|Selector32~7_combout ;
wire \inst1|slave_spi|byte_recv~0 ;
wire \inst1|Equal2~0 ;
wire \MOSI~combout ;
wire \inst1|Equal2~2 ;
wire \inst1|Equal2~1 ;
wire \inst1|state~0_combout ;
wire \inst1|Selector32~17_combout ;
wire \inst1|Selector32~25_combout ;
wire \inst1|Equal21~1_combout ;
wire \inst1|ram_rst~regout ;
wire \inst|state[3]~5_combout ;
wire \inst|state[3]~1_combout ;
wire \inst|WideOr1~0_combout ;
wire \inst|state[0]~0_combout ;
wire \inst|state[3]~18_combout ;
wire \inst|state[3]~19_combout ;
wire \inst|Equal2~0_combout ;
wire \inst|refresh_cnt[1]~20_combout ;
wire \inst|refresh_cnt[0]~11 ;
wire \inst|refresh_cnt[0]~11COUT1_22 ;
wire \inst|refresh_cnt[1]~13 ;
wire \inst|refresh_cnt[1]~13COUT1_23 ;
wire \inst|refresh_cnt[2]~15 ;
wire \inst|refresh_cnt[2]~15COUT1_24 ;
wire \inst|refresh_cnt[3]~17 ;
wire \inst|refresh_cnt[3]~17COUT1_25 ;
wire \inst|refresh_cnt[4]~3 ;
wire \inst|refresh_cnt[5]~5 ;
wire \inst|refresh_cnt[5]~5COUT1_26 ;
wire \inst|refresh_cnt[6]~7 ;
wire \inst|refresh_cnt[6]~7COUT1_27 ;
wire \inst|refresh_cnt[7]~9 ;
wire \inst|refresh_cnt[7]~9COUT1_28 ;
wire \inst|LessThan0~0_combout ;
wire \inst|LessThan0~1_combout ;
wire \inst|LessThan0~2_combout ;
wire \inst|refresh_cnt[8]~19 ;
wire \inst|refresh_cnt[8]~19COUT1_29 ;
wire \inst1|Selector73~0_combout ;
wire \inst1|Equal12~0_combout ;
wire \inst1|Equal12~1_combout ;
wire \inst1|ram_wr_enable~regout ;
wire \inst|Equal2~1_combout ;
wire \inst|rd_ready_r~regout ;
wire \inst1|Selector74~0_combout ;
wire \inst1|Selector74~1_combout ;
wire \inst1|ram_rd_addr[21]~0_combout ;
wire \inst1|Selector0~0_combout ;
wire \inst1|ram_rd_addr[21]~1_combout ;
wire \inst1|ram_rd_enable~regout ;
wire \inst|state~16_combout ;
wire \inst|state~17_combout ;
wire \inst|state[1]~6_combout ;
wire \inst|state[1]~7_combout ;
wire \inst|WideOr4~0_combout ;
wire \inst|state[0]~10_combout ;
wire \inst|state[0]~9_combout ;
wire \inst|state[0]~11_combout ;
wire \inst|state[0]~12_combout ;
wire \inst|command[4]~4_combout ;
wire \inst|WideOr6~0_combout ;
wire \inst|state_cnt_nxt[0]~1_combout ;
wire \inst|state_cnt_nxt[0]~2_combout ;
wire \inst|Add0~2_combout ;
wire \inst|WideOr5~0_combout ;
wire \inst|state_cnt_nxt[1]~0_combout ;
wire \inst|Add0~1_combout ;
wire \inst|Add0~0_combout ;
wire \inst|WideNor0~combout ;
wire \inst|WideOr2~0_combout ;
wire \inst|state[2]~14_combout ;
wire \inst|Equal7~0_combout ;
wire \inst|WideOr0~0_combout ;
wire \inst|state[4]~3_combout ;
wire \inst|state[4]~2_combout ;
wire \inst|busy~regout ;
wire \inst1|Selector32~12_combout ;
wire \inst1|Selector32~13_combout ;
wire \inst1|Selector32~10_combout ;
wire \inst1|Selector32~11_combout ;
wire \inst1|Selector32~15_combout ;
wire \inst1|Selector32~16_combout ;
wire \inst1|Selector32~22_combout ;
wire \inst1|Selector32~23_combout ;
wire \inst1|Selector29~12_combout ;
wire \inst1|Selector32~19_combout ;
wire \inst1|Selector29~10_combout ;
wire \inst1|Selector29~8 ;
wire \inst1|Selector29~9_combout ;
wire \inst1|Selector32~9_combout ;
wire \inst1|Selector32~18_combout ;
wire \inst1|Selector32~20_combout ;
wire \inst1|Selector32~21_combout ;
wire \inst1|Selector31~0 ;
wire \inst1|Selector31~1_combout ;
wire \inst1|Selector31~2_combout ;
wire \inst1|Selector31~3_combout ;
wire \inst1|Selector32~14_combout ;
wire \inst1|Selector30~9_combout ;
wire \inst1|Selector30~11_combout ;
wire \inst1|Selector30~8_combout ;
wire \inst1|Selector32~8_combout ;
wire \inst1|Selector28~2_combout ;
wire \inst1|Selector28~4_combout ;
wire \inst1|Equal21~0_combout ;
wire \inst|rd_data_r[8]~1_combout ;
wire \inst1|Equal19~0_combout ;
wire \inst1|data[4]~0_combout ;
wire \inst1|data[10]~2_combout ;
wire \inst1|data[4]~1_combout ;
wire \inst1|spi_data_send[3]~0_combout ;
wire \inst1|slave_spi|Equal3~0_combout ;
wire \inst1|slave_spi|byte_data_sent[7]~1 ;
wire \inst|WideOr7~0_combout ;
wire \inst|WideOr7~1_combout ;
wire \inst|command~0_combout ;
wire \inst|command[4]~1_combout ;
wire \inst|command[4]~2_combout ;
wire \inst|WideOr9~0_combout ;
wire \inst|WideOr9~1_combout ;
wire \inst|LessThan0~3_combout ;
wire \inst|addr[12]~0_combout ;
wire \inst1|data_addr[17]~0_combout ;
wire \inst1|data_addr[17]~1_combout ;
wire \inst1|ram_wr_addr[21]~0_combout ;
wire \inst|haddr_r[5]~0_combout ;
wire \inst|addr[12]~1_combout ;
wire \inst|addr[11]~2_combout ;
wire \inst|Equal0~0_combout ;
wire \inst|addr~4_combout ;
wire \inst|addr[10]~3_combout ;
wire \inst|Equal1~0_combout ;
wire \inst|WideOr12~0_combout ;
wire \inst|WideOr12~1_combout ;
wire \inst|addr[10]~5_combout ;
wire \inst|addr[9]~7_combout ;
wire \inst|addr[9]~6_combout ;
wire \inst|addr[9]~8_combout ;
wire \inst|addr[9]~9_combout ;
wire \inst1|data_addr[14]~2_combout ;
wire \inst1|data_addr[14]~3_combout ;
wire \inst|addr[8]~10_combout ;
wire \inst|addr[8]~11_combout ;
wire \inst1|data_addr[6]~4_combout ;
wire \inst1|data_addr[6]~5_combout ;
wire \inst|addr[7]~12_combout ;
wire \inst|addr[7]~13_combout ;
wire \inst|addr[6]~14_combout ;
wire \inst|addr[6]~15_combout ;
wire \inst|addr[5]~16_combout ;
wire \inst|addr[5]~17_combout ;
wire \inst|addr[4]~18_combout ;
wire \inst|addr[4]~19_combout ;
wire \inst|addr[3]~20_combout ;
wire \inst|addr[3]~21_combout ;
wire \inst|addr[2]~22_combout ;
wire \inst|addr[2]~23_combout ;
wire \inst|addr[1]~24_combout ;
wire \inst|addr[1]~25_combout ;
wire \inst|addr[0]~26_combout ;
wire \inst|addr[0]~27_combout ;
wire \inst|bank_addr[1]~0_combout ;
wire \inst|bank_addr[0]~1_combout ;
wire \inst|wr_data_r~1_combout ;
wire \inst|Equal1~1_combout ;
wire [7:0] \inst1|slave_spi|byte_data_recv ;
wire [15:0] \inst|rd_data_r ;
wire [15:0] \inst|wr_data_r ;
wire [23:0] \inst1|data_addr ;
wire [31:0] \inst1|state ;
wire [15:0] \inst1|data ;
wire [1:0] \inst1|slave_spi|MOSIr ;
wire [23:0] \inst1|ram_rd_addr ;
wire [4:0] \inst|state ;
wire [7:0] \inst1|spi_data_send ;
wire [15:0] \inst1|ram_wr_data ;
wire [2:0] \inst1|slave_spi|SSELr ;
wire [7:0] \inst|command ;
wire [3:0] \inst|state_cnt ;
wire [23:0] \inst|haddr_r ;
wire [7:0] \inst1|slave_spi|byte_data_sent ;
wire [2:0] \inst1|slave_spi|bit_count ;
wire [23:0] \inst1|ram_wr_addr ;
wire [2:0] \inst1|slave_spi|SCKr ;
wire [9:0] \inst|refresh_cnt ;


// Location: PIN_24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \RAM_data[15]~I (
	.datain(\inst|wr_data_r [15]),
	.oe(\inst|Equal1~1_combout ),
	.combout(\RAM_data~0 ),
	.padio(RAM_data[15]));
// synopsys translate_off
defparam \RAM_data[15]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \RAM_data[14]~I (
	.datain(\inst|wr_data_r [14]),
	.oe(\inst|Equal1~1_combout ),
	.combout(\RAM_data~1 ),
	.padio(RAM_data[14]));
// synopsys translate_off
defparam \RAM_data[14]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \RAM_data[13]~I (
	.datain(\inst|wr_data_r [13]),
	.oe(\inst|Equal1~1_combout ),
	.combout(\RAM_data~2 ),
	.padio(RAM_data[13]));
// synopsys translate_off
defparam \RAM_data[13]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \RAM_data[12]~I (
	.datain(\inst|wr_data_r [12]),
	.oe(\inst|Equal1~1_combout ),
	.combout(\RAM_data~3 ),
	.padio(RAM_data[12]));
// synopsys translate_off
defparam \RAM_data[12]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \RAM_data[11]~I (
	.datain(\inst|wr_data_r [11]),
	.oe(\inst|Equal1~1_combout ),
	.combout(\RAM_data~4 ),
	.padio(RAM_data[11]));
// synopsys translate_off
defparam \RAM_data[11]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \RAM_data[10]~I (
	.datain(\inst|wr_data_r [10]),
	.oe(\inst|Equal1~1_combout ),
	.combout(\RAM_data~5 ),
	.padio(RAM_data[10]));
// synopsys translate_off
defparam \RAM_data[10]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \RAM_data[9]~I (
	.datain(\inst|wr_data_r [9]),
	.oe(\inst|Equal1~1_combout ),
	.combout(\RAM_data~6 ),
	.padio(RAM_data[9]));
// synopsys translate_off
defparam \RAM_data[9]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \RAM_data[8]~I (
	.datain(\inst|wr_data_r [8]),
	.oe(\inst|Equal1~1_combout ),
	.combout(\RAM_data~7 ),
	.padio(RAM_data[8]));
// synopsys translate_off
defparam \RAM_data[8]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_132,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \RAM_data[7]~I (
	.datain(\inst|wr_data_r [7]),
	.oe(\inst|Equal1~1_combout ),
	.combout(\RAM_data~8 ),
	.padio(RAM_data[7]));
// synopsys translate_off
defparam \RAM_data[7]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_133,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \RAM_data[6]~I (
	.datain(\inst|wr_data_r [6]),
	.oe(\inst|Equal1~1_combout ),
	.combout(\RAM_data~9 ),
	.padio(RAM_data[6]));
// synopsys translate_off
defparam \RAM_data[6]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_134,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \RAM_data[5]~I (
	.datain(\inst|wr_data_r [5]),
	.oe(\inst|Equal1~1_combout ),
	.combout(\RAM_data~10 ),
	.padio(RAM_data[5]));
// synopsys translate_off
defparam \RAM_data[5]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_137,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \RAM_data[4]~I (
	.datain(\inst|wr_data_r [4]),
	.oe(\inst|Equal1~1_combout ),
	.combout(\RAM_data~11 ),
	.padio(RAM_data[4]));
// synopsys translate_off
defparam \RAM_data[4]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_138,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \RAM_data[3]~I (
	.datain(\inst|wr_data_r [3]),
	.oe(\inst|Equal1~1_combout ),
	.combout(\RAM_data~12 ),
	.padio(RAM_data[3]));
// synopsys translate_off
defparam \RAM_data[3]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_139,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \RAM_data[2]~I (
	.datain(\inst|wr_data_r [2]),
	.oe(\inst|Equal1~1_combout ),
	.combout(\RAM_data~13 ),
	.padio(RAM_data[2]));
// synopsys translate_off
defparam \RAM_data[2]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_140,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \RAM_data[1]~I (
	.datain(\inst|wr_data_r [1]),
	.oe(\inst|Equal1~1_combout ),
	.combout(\RAM_data~14 ),
	.padio(RAM_data[1]));
// synopsys translate_off
defparam \RAM_data[1]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_141,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \RAM_data[0]~I (
	.datain(\inst|wr_data_r [0]),
	.oe(\inst|Equal1~1_combout ),
	.combout(\RAM_data~15 ),
	.padio(RAM_data[0]));
// synopsys translate_off
defparam \RAM_data[0]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_89,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \MCO_clk~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\MCO_clk~combout ),
	.padio(MCO_clk));
// synopsys translate_off
defparam \MCO_clk~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X10_Y7_N0
maxii_lcell \inst1|slave_spi|SCKr[2] (
// Equation(s):
// \inst1|slave_spi|byte_data_sent[7]~1  = (!\inst1|slave_spi|SCKr [1] & (((D1_SCKr[2] & !\inst1|slave_spi|SSELr [1]))))
// \inst1|slave_spi|SCKr [2] = DFFEAS(\inst1|slave_spi|byte_data_sent[7]~1 , GLOBAL(\MCO_clk~combout ), VCC, , , \inst1|slave_spi|SCKr [1], , , VCC)

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|slave_spi|SCKr [1]),
	.datab(vcc),
	.datac(\inst1|slave_spi|SCKr [1]),
	.datad(\inst1|slave_spi|SSELr [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|slave_spi|byte_data_sent[7]~1 ),
	.regout(\inst1|slave_spi|SCKr [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|slave_spi|SCKr[2] .lut_mask = "0050";
defparam \inst1|slave_spi|SCKr[2] .operation_mode = "normal";
defparam \inst1|slave_spi|SCKr[2] .output_mode = "reg_and_comb";
defparam \inst1|slave_spi|SCKr[2] .register_cascade_mode = "off";
defparam \inst1|slave_spi|SCKr[2] .sum_lutc_input = "qfbk";
defparam \inst1|slave_spi|SCKr[2] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_104,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \SCK~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\SCK~combout ),
	.padio(SCK));
// synopsys translate_off
defparam \SCK~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X10_Y7_N4
maxii_lcell \inst1|slave_spi|SCKr[0] (
// Equation(s):
// \inst1|slave_spi|SCKr [0] = DFFEAS(GND, GLOBAL(\MCO_clk~combout ), VCC, , , \SCK~combout , , , VCC)

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\SCK~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|slave_spi|SCKr [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|slave_spi|SCKr[0] .lut_mask = "0000";
defparam \inst1|slave_spi|SCKr[0] .operation_mode = "normal";
defparam \inst1|slave_spi|SCKr[0] .output_mode = "reg_only";
defparam \inst1|slave_spi|SCKr[0] .register_cascade_mode = "off";
defparam \inst1|slave_spi|SCKr[0] .sum_lutc_input = "datac";
defparam \inst1|slave_spi|SCKr[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y7_N5
maxii_lcell \inst1|slave_spi|SCKr[1] (
// Equation(s):
// \inst1|slave_spi|byte_recv~0  = ((!\inst1|slave_spi|SCKr [2] & (D1_SCKr[1] & !\inst1|slave_spi|SSELr [1])))
// \inst1|slave_spi|SCKr [1] = DFFEAS(\inst1|slave_spi|byte_recv~0 , GLOBAL(\MCO_clk~combout ), VCC, , , \inst1|slave_spi|SCKr [0], , , VCC)

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(\inst1|slave_spi|SCKr [2]),
	.datac(\inst1|slave_spi|SCKr [0]),
	.datad(\inst1|slave_spi|SSELr [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|slave_spi|byte_recv~0 ),
	.regout(\inst1|slave_spi|SCKr [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|slave_spi|SCKr[1] .lut_mask = "0030";
defparam \inst1|slave_spi|SCKr[1] .operation_mode = "normal";
defparam \inst1|slave_spi|SCKr[1] .output_mode = "reg_and_comb";
defparam \inst1|slave_spi|SCKr[1] .register_cascade_mode = "off";
defparam \inst1|slave_spi|SCKr[1] .sum_lutc_input = "qfbk";
defparam \inst1|slave_spi|SCKr[1] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_103,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \SSEL~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\SSEL~combout ),
	.padio(SSEL));
// synopsys translate_off
defparam \SSEL~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X10_Y7_N6
maxii_lcell \inst1|slave_spi|SSELr[0] (
// Equation(s):
// \inst1|slave_spi|SSELr [0] = DFFEAS(GND, GLOBAL(\MCO_clk~combout ), VCC, , , \SSEL~combout , , , VCC)

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\SSEL~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|slave_spi|SSELr [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|slave_spi|SSELr[0] .lut_mask = "0000";
defparam \inst1|slave_spi|SSELr[0] .operation_mode = "normal";
defparam \inst1|slave_spi|SSELr[0] .output_mode = "reg_only";
defparam \inst1|slave_spi|SSELr[0] .register_cascade_mode = "off";
defparam \inst1|slave_spi|SSELr[0] .sum_lutc_input = "datac";
defparam \inst1|slave_spi|SSELr[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y7_N9
maxii_lcell \inst1|slave_spi|SSELr[1] (
// Equation(s):
// \inst1|slave_spi|bit_count[0]~1  = (D1_SSELr[1]) # ((\inst1|slave_spi|SCKr [1] & (!\inst1|slave_spi|SCKr [2])))
// \inst1|slave_spi|SSELr [1] = DFFEAS(\inst1|slave_spi|bit_count[0]~1 , GLOBAL(\MCO_clk~combout ), VCC, , , \inst1|slave_spi|SSELr [0], , , VCC)

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|slave_spi|SCKr [1]),
	.datab(\inst1|slave_spi|SCKr [2]),
	.datac(\inst1|slave_spi|SSELr [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|slave_spi|bit_count[0]~1 ),
	.regout(\inst1|slave_spi|SSELr [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|slave_spi|SSELr[1] .lut_mask = "f2f2";
defparam \inst1|slave_spi|SSELr[1] .operation_mode = "normal";
defparam \inst1|slave_spi|SSELr[1] .output_mode = "reg_and_comb";
defparam \inst1|slave_spi|SSELr[1] .register_cascade_mode = "off";
defparam \inst1|slave_spi|SSELr[1] .sum_lutc_input = "qfbk";
defparam \inst1|slave_spi|SSELr[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y7_N8
maxii_lcell \inst1|slave_spi|bit_count[0] (
// Equation(s):
// \inst1|slave_spi|bit_count [0] = DFFEAS((!\inst1|slave_spi|bit_count [0] & (((!\inst1|slave_spi|SSELr [1])))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|slave_spi|bit_count[0]~1 , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|slave_spi|bit_count [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst1|slave_spi|SSELr [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|slave_spi|bit_count[0]~1 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|slave_spi|bit_count [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|slave_spi|bit_count[0] .lut_mask = "0055";
defparam \inst1|slave_spi|bit_count[0] .operation_mode = "normal";
defparam \inst1|slave_spi|bit_count[0] .output_mode = "reg_only";
defparam \inst1|slave_spi|bit_count[0] .register_cascade_mode = "off";
defparam \inst1|slave_spi|bit_count[0] .sum_lutc_input = "datac";
defparam \inst1|slave_spi|bit_count[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N2
maxii_lcell \inst1|slave_spi|bit_count[1] (
// Equation(s):
// \inst1|slave_spi|bit_count [1] = DFFEAS((!\inst1|slave_spi|SSELr [1] & (\inst1|slave_spi|bit_count [0] $ (((\inst1|slave_spi|bit_count [1]))))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|slave_spi|bit_count[0]~1 , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|slave_spi|bit_count [0]),
	.datab(\inst1|slave_spi|SSELr [1]),
	.datac(vcc),
	.datad(\inst1|slave_spi|bit_count [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|slave_spi|bit_count[0]~1 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|slave_spi|bit_count [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|slave_spi|bit_count[1] .lut_mask = "1122";
defparam \inst1|slave_spi|bit_count[1] .operation_mode = "normal";
defparam \inst1|slave_spi|bit_count[1] .output_mode = "reg_only";
defparam \inst1|slave_spi|bit_count[1] .register_cascade_mode = "off";
defparam \inst1|slave_spi|bit_count[1] .sum_lutc_input = "datac";
defparam \inst1|slave_spi|bit_count[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N7
maxii_lcell \inst1|slave_spi|bit_count[2] (
// Equation(s):
// \inst1|slave_spi|bit_count [2] = DFFEAS((!\inst1|slave_spi|SSELr [1] & (\inst1|slave_spi|bit_count [2] $ (((\inst1|slave_spi|bit_count [0] & \inst1|slave_spi|bit_count [1]))))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|slave_spi|bit_count[0]~1 , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|slave_spi|bit_count [0]),
	.datab(\inst1|slave_spi|bit_count [1]),
	.datac(\inst1|slave_spi|bit_count [2]),
	.datad(\inst1|slave_spi|SSELr [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|slave_spi|bit_count[0]~1 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|slave_spi|bit_count [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|slave_spi|bit_count[2] .lut_mask = "0078";
defparam \inst1|slave_spi|bit_count[2] .operation_mode = "normal";
defparam \inst1|slave_spi|bit_count[2] .output_mode = "reg_only";
defparam \inst1|slave_spi|bit_count[2] .register_cascade_mode = "off";
defparam \inst1|slave_spi|bit_count[2] .sum_lutc_input = "datac";
defparam \inst1|slave_spi|bit_count[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N1
maxii_lcell \inst1|Equal3~0 (
// Equation(s):
// \inst1|Equal3~0_combout  = ((\inst1|slave_spi|bit_count [1] & (\inst1|slave_spi|bit_count [2] & \inst1|slave_spi|bit_count [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst1|slave_spi|bit_count [1]),
	.datac(\inst1|slave_spi|bit_count [2]),
	.datad(\inst1|slave_spi|bit_count [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Equal3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Equal3~0 .lut_mask = "c000";
defparam \inst1|Equal3~0 .operation_mode = "normal";
defparam \inst1|Equal3~0 .output_mode = "comb_only";
defparam \inst1|Equal3~0 .register_cascade_mode = "off";
defparam \inst1|Equal3~0 .sum_lutc_input = "datac";
defparam \inst1|Equal3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N3
maxii_lcell \inst1|slave_spi|byte_recv (
// Equation(s):
// \inst1|slave_spi|byte_recv~regout  = DFFEAS((\inst1|Equal3~0_combout  & (!\inst1|slave_spi|SCKr [2] & (\inst1|slave_spi|SCKr [1] & !\inst1|slave_spi|SSELr [1]))), GLOBAL(\MCO_clk~combout ), VCC, , , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|Equal3~0_combout ),
	.datab(\inst1|slave_spi|SCKr [2]),
	.datac(\inst1|slave_spi|SCKr [1]),
	.datad(\inst1|slave_spi|SSELr [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|slave_spi|byte_recv~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|slave_spi|byte_recv .lut_mask = "0020";
defparam \inst1|slave_spi|byte_recv .operation_mode = "normal";
defparam \inst1|slave_spi|byte_recv .output_mode = "reg_only";
defparam \inst1|slave_spi|byte_recv .register_cascade_mode = "off";
defparam \inst1|slave_spi|byte_recv .sum_lutc_input = "datac";
defparam \inst1|slave_spi|byte_recv .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N9
maxii_lcell \inst1|slave_spi|data_ready_out (
// Equation(s):
// \inst1|Selector31~0  = ((!\inst1|state [3] & (D1_data_ready_out)))
// \inst1|slave_spi|data_ready_out~regout  = DFFEAS(\inst1|Selector31~0 , GLOBAL(\MCO_clk~combout ), VCC, , , \inst1|slave_spi|byte_recv~regout , , , VCC)

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(\inst1|state [3]),
	.datac(\inst1|slave_spi|byte_recv~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Selector31~0 ),
	.regout(\inst1|slave_spi|data_ready_out~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|slave_spi|data_ready_out .lut_mask = "3030";
defparam \inst1|slave_spi|data_ready_out .operation_mode = "normal";
defparam \inst1|slave_spi|data_ready_out .output_mode = "reg_and_comb";
defparam \inst1|slave_spi|data_ready_out .register_cascade_mode = "off";
defparam \inst1|slave_spi|data_ready_out .sum_lutc_input = "qfbk";
defparam \inst1|slave_spi|data_ready_out .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y7_N8
maxii_lcell \inst1|Selector32~26 (
// Equation(s):
// \inst1|Selector32~26_combout  = (\inst1|state [4]) # ((\inst1|state [0] & ((!\inst1|slave_spi|data_ready_out~regout ))) # (!\inst1|state [0] & ((\inst1|slave_spi|data_ready_out~regout ) # (!\inst1|state [1]))))

	.clk(gnd),
	.dataa(\inst1|state [1]),
	.datab(\inst1|state [0]),
	.datac(\inst1|slave_spi|data_ready_out~regout ),
	.datad(\inst1|state [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Selector32~26_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Selector32~26 .lut_mask = "ff3d";
defparam \inst1|Selector32~26 .operation_mode = "normal";
defparam \inst1|Selector32~26 .output_mode = "comb_only";
defparam \inst1|Selector32~26 .register_cascade_mode = "off";
defparam \inst1|Selector32~26 .sum_lutc_input = "datac";
defparam \inst1|Selector32~26 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N0
maxii_lcell \inst1|Selector32~27 (
// Equation(s):
// \inst1|Selector32~27_combout  = (\inst1|Selector32~26_combout ) # ((\inst1|state [2] & ((\inst1|state [3]))) # (!\inst1|state [2] & ((\inst1|slave_spi|data_ready_out~regout ) # (!\inst1|state [3]))))

	.clk(gnd),
	.dataa(\inst1|slave_spi|data_ready_out~regout ),
	.datab(\inst1|state [2]),
	.datac(\inst1|state [3]),
	.datad(\inst1|Selector32~26_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Selector32~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Selector32~27 .lut_mask = "ffe3";
defparam \inst1|Selector32~27 .operation_mode = "normal";
defparam \inst1|Selector32~27 .output_mode = "comb_only";
defparam \inst1|Selector32~27 .register_cascade_mode = "off";
defparam \inst1|Selector32~27 .sum_lutc_input = "datac";
defparam \inst1|Selector32~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N7
maxii_lcell \inst1|Selector32~7 (
// Equation(s):
// \inst1|Selector32~7_combout  = (!\inst1|state [4] & (!\inst1|state [0] & (\inst1|state [1] & !\inst1|state [2])))

	.clk(gnd),
	.dataa(\inst1|state [4]),
	.datab(\inst1|state [0]),
	.datac(\inst1|state [1]),
	.datad(\inst1|state [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Selector32~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Selector32~7 .lut_mask = "0010";
defparam \inst1|Selector32~7 .operation_mode = "normal";
defparam \inst1|Selector32~7 .output_mode = "comb_only";
defparam \inst1|Selector32~7 .register_cascade_mode = "off";
defparam \inst1|Selector32~7 .sum_lutc_input = "datac";
defparam \inst1|Selector32~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N3
maxii_lcell \inst1|slave_spi|byte_data_recv[2] (
// Equation(s):
// \inst1|Equal2~0  = (!\inst1|slave_spi|byte_data_recv [3] & (!\inst1|slave_spi|byte_data_recv [5] & (!D1_byte_data_recv[2] & !\inst1|slave_spi|byte_data_recv [4])))
// \inst1|slave_spi|byte_data_recv [2] = DFFEAS(\inst1|Equal2~0 , GLOBAL(\MCO_clk~combout ), VCC, , \inst1|slave_spi|byte_recv~0 , \inst1|slave_spi|byte_data_recv [1], , , VCC)

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|slave_spi|byte_data_recv [3]),
	.datab(\inst1|slave_spi|byte_data_recv [5]),
	.datac(\inst1|slave_spi|byte_data_recv [1]),
	.datad(\inst1|slave_spi|byte_data_recv [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|slave_spi|byte_recv~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Equal2~0 ),
	.regout(\inst1|slave_spi|byte_data_recv [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|slave_spi|byte_data_recv[2] .lut_mask = "0001";
defparam \inst1|slave_spi|byte_data_recv[2] .operation_mode = "normal";
defparam \inst1|slave_spi|byte_data_recv[2] .output_mode = "reg_and_comb";
defparam \inst1|slave_spi|byte_data_recv[2] .register_cascade_mode = "off";
defparam \inst1|slave_spi|byte_data_recv[2] .sum_lutc_input = "qfbk";
defparam \inst1|slave_spi|byte_data_recv[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N1
maxii_lcell \inst1|slave_spi|byte_data_recv[7] (
// Equation(s):
// \inst1|Equal2~2  = ((!\inst1|slave_spi|byte_data_recv [6] & (!D1_byte_data_recv[7] & \inst1|Equal2~0 )))
// \inst1|slave_spi|byte_data_recv [7] = DFFEAS(\inst1|Equal2~2 , GLOBAL(\MCO_clk~combout ), VCC, , \inst1|slave_spi|byte_recv~0 , \inst1|slave_spi|byte_data_recv [6], , , VCC)

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(\inst1|slave_spi|byte_data_recv [6]),
	.datac(\inst1|slave_spi|byte_data_recv [6]),
	.datad(\inst1|Equal2~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|slave_spi|byte_recv~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Equal2~2 ),
	.regout(\inst1|slave_spi|byte_data_recv [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|slave_spi|byte_data_recv[7] .lut_mask = "0300";
defparam \inst1|slave_spi|byte_data_recv[7] .operation_mode = "normal";
defparam \inst1|slave_spi|byte_data_recv[7] .output_mode = "reg_and_comb";
defparam \inst1|slave_spi|byte_data_recv[7] .register_cascade_mode = "off";
defparam \inst1|slave_spi|byte_data_recv[7] .sum_lutc_input = "qfbk";
defparam \inst1|slave_spi|byte_data_recv[7] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_106,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \MOSI~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\MOSI~combout ),
	.padio(MOSI));
// synopsys translate_off
defparam \MOSI~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X12_Y7_N2
maxii_lcell \inst1|slave_spi|MOSIr[0] (
// Equation(s):
// \inst1|slave_spi|MOSIr [0] = DFFEAS((((\MOSI~combout ))), GLOBAL(\MCO_clk~combout ), VCC, , , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MOSI~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|slave_spi|MOSIr [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|slave_spi|MOSIr[0] .lut_mask = "ff00";
defparam \inst1|slave_spi|MOSIr[0] .operation_mode = "normal";
defparam \inst1|slave_spi|MOSIr[0] .output_mode = "reg_only";
defparam \inst1|slave_spi|MOSIr[0] .register_cascade_mode = "off";
defparam \inst1|slave_spi|MOSIr[0] .sum_lutc_input = "datac";
defparam \inst1|slave_spi|MOSIr[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N4
maxii_lcell \inst1|slave_spi|MOSIr[1] (
// Equation(s):
// \inst1|slave_spi|MOSIr [1] = DFFEAS((((\inst1|slave_spi|MOSIr [0]))), GLOBAL(\MCO_clk~combout ), VCC, , , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst1|slave_spi|MOSIr [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|slave_spi|MOSIr [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|slave_spi|MOSIr[1] .lut_mask = "ff00";
defparam \inst1|slave_spi|MOSIr[1] .operation_mode = "normal";
defparam \inst1|slave_spi|MOSIr[1] .output_mode = "reg_only";
defparam \inst1|slave_spi|MOSIr[1] .register_cascade_mode = "off";
defparam \inst1|slave_spi|MOSIr[1] .sum_lutc_input = "datac";
defparam \inst1|slave_spi|MOSIr[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N4
maxii_lcell \inst1|slave_spi|byte_data_recv[0] (
// Equation(s):
// \inst1|Equal2~1  = (!\inst1|slave_spi|byte_data_recv [6] & (!\inst1|slave_spi|byte_data_recv [7] & (D1_byte_data_recv[0] & \inst1|Equal2~0 )))
// \inst1|slave_spi|byte_data_recv [0] = DFFEAS(\inst1|Equal2~1 , GLOBAL(\MCO_clk~combout ), VCC, , \inst1|slave_spi|byte_recv~0 , \inst1|slave_spi|MOSIr [1], , , VCC)

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|slave_spi|byte_data_recv [6]),
	.datab(\inst1|slave_spi|byte_data_recv [7]),
	.datac(\inst1|slave_spi|MOSIr [1]),
	.datad(\inst1|Equal2~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|slave_spi|byte_recv~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Equal2~1 ),
	.regout(\inst1|slave_spi|byte_data_recv [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|slave_spi|byte_data_recv[0] .lut_mask = "1000";
defparam \inst1|slave_spi|byte_data_recv[0] .operation_mode = "normal";
defparam \inst1|slave_spi|byte_data_recv[0] .output_mode = "reg_and_comb";
defparam \inst1|slave_spi|byte_data_recv[0] .register_cascade_mode = "off";
defparam \inst1|slave_spi|byte_data_recv[0] .sum_lutc_input = "qfbk";
defparam \inst1|slave_spi|byte_data_recv[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N6
maxii_lcell \inst1|slave_spi|byte_data_recv[1] (
// Equation(s):
// \inst1|Selector29~8  = (!\inst1|slave_spi|byte_data_recv [0] & (\inst1|Equal2~2  & (D1_byte_data_recv[1] & \inst1|Selector32~7_combout )))
// \inst1|slave_spi|byte_data_recv [1] = DFFEAS(\inst1|Selector29~8 , GLOBAL(\MCO_clk~combout ), VCC, , \inst1|slave_spi|byte_recv~0 , \inst1|slave_spi|byte_data_recv [0], , , VCC)

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|slave_spi|byte_data_recv [0]),
	.datab(\inst1|Equal2~2 ),
	.datac(\inst1|slave_spi|byte_data_recv [0]),
	.datad(\inst1|Selector32~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|slave_spi|byte_recv~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Selector29~8 ),
	.regout(\inst1|slave_spi|byte_data_recv [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|slave_spi|byte_data_recv[1] .lut_mask = "4000";
defparam \inst1|slave_spi|byte_data_recv[1] .operation_mode = "normal";
defparam \inst1|slave_spi|byte_data_recv[1] .output_mode = "reg_and_comb";
defparam \inst1|slave_spi|byte_data_recv[1] .register_cascade_mode = "off";
defparam \inst1|slave_spi|byte_data_recv[1] .sum_lutc_input = "qfbk";
defparam \inst1|slave_spi|byte_data_recv[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N5
maxii_lcell \inst1|slave_spi|byte_data_recv[3] (
// Equation(s):
// \inst1|slave_spi|byte_data_recv [3] = DFFEAS((((\inst1|slave_spi|byte_data_recv [2]))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|slave_spi|byte_recv~0 , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst1|slave_spi|byte_data_recv [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|slave_spi|byte_recv~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|slave_spi|byte_data_recv [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|slave_spi|byte_data_recv[3] .lut_mask = "ff00";
defparam \inst1|slave_spi|byte_data_recv[3] .operation_mode = "normal";
defparam \inst1|slave_spi|byte_data_recv[3] .output_mode = "reg_only";
defparam \inst1|slave_spi|byte_data_recv[3] .register_cascade_mode = "off";
defparam \inst1|slave_spi|byte_data_recv[3] .sum_lutc_input = "datac";
defparam \inst1|slave_spi|byte_data_recv[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N8
maxii_lcell \inst1|slave_spi|byte_data_recv[4] (
// Equation(s):
// \inst1|slave_spi|byte_data_recv [4] = DFFEAS(GND, GLOBAL(\MCO_clk~combout ), VCC, , \inst1|slave_spi|byte_recv~0 , \inst1|slave_spi|byte_data_recv [3], , , VCC)

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|slave_spi|byte_data_recv [3]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|slave_spi|byte_recv~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|slave_spi|byte_data_recv [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|slave_spi|byte_data_recv[4] .lut_mask = "0000";
defparam \inst1|slave_spi|byte_data_recv[4] .operation_mode = "normal";
defparam \inst1|slave_spi|byte_data_recv[4] .output_mode = "reg_only";
defparam \inst1|slave_spi|byte_data_recv[4] .register_cascade_mode = "off";
defparam \inst1|slave_spi|byte_data_recv[4] .sum_lutc_input = "datac";
defparam \inst1|slave_spi|byte_data_recv[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N9
maxii_lcell \inst1|slave_spi|byte_data_recv[5] (
// Equation(s):
// \inst1|slave_spi|byte_data_recv [5] = DFFEAS((((\inst1|slave_spi|byte_data_recv [4]))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|slave_spi|byte_recv~0 , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst1|slave_spi|byte_data_recv [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|slave_spi|byte_recv~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|slave_spi|byte_data_recv [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|slave_spi|byte_data_recv[5] .lut_mask = "ff00";
defparam \inst1|slave_spi|byte_data_recv[5] .operation_mode = "normal";
defparam \inst1|slave_spi|byte_data_recv[5] .output_mode = "reg_only";
defparam \inst1|slave_spi|byte_data_recv[5] .register_cascade_mode = "off";
defparam \inst1|slave_spi|byte_data_recv[5] .sum_lutc_input = "datac";
defparam \inst1|slave_spi|byte_data_recv[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N0
maxii_lcell \inst1|slave_spi|byte_data_recv[6] (
// Equation(s):
// \inst1|slave_spi|byte_data_recv [6] = DFFEAS((((\inst1|slave_spi|byte_data_recv [5]))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|slave_spi|byte_recv~0 , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst1|slave_spi|byte_data_recv [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|slave_spi|byte_recv~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|slave_spi|byte_data_recv [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|slave_spi|byte_data_recv[6] .lut_mask = "ff00";
defparam \inst1|slave_spi|byte_data_recv[6] .operation_mode = "normal";
defparam \inst1|slave_spi|byte_data_recv[6] .output_mode = "reg_only";
defparam \inst1|slave_spi|byte_data_recv[6] .register_cascade_mode = "off";
defparam \inst1|slave_spi|byte_data_recv[6] .sum_lutc_input = "datac";
defparam \inst1|slave_spi|byte_data_recv[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N5
maxii_lcell \inst1|state~0 (
// Equation(s):
// \inst1|state~0_combout  = (!\inst1|slave_spi|byte_data_recv [1] & (((\inst1|slave_spi|data_ready_out~regout ))))

	.clk(gnd),
	.dataa(\inst1|slave_spi|byte_data_recv [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst1|slave_spi|data_ready_out~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|state~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|state~0 .lut_mask = "5500";
defparam \inst1|state~0 .operation_mode = "normal";
defparam \inst1|state~0 .output_mode = "comb_only";
defparam \inst1|state~0 .register_cascade_mode = "off";
defparam \inst1|state~0 .sum_lutc_input = "datac";
defparam \inst1|state~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N2
maxii_lcell \inst1|Selector32~17 (
// Equation(s):
// \inst1|Selector32~17_combout  = ((\inst1|state [3]) # ((\inst1|Equal2~1  & \inst1|state~0_combout ))) # (!\inst1|Selector32~7_combout )

	.clk(gnd),
	.dataa(\inst1|Selector32~7_combout ),
	.datab(\inst1|state [3]),
	.datac(\inst1|Equal2~1 ),
	.datad(\inst1|state~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Selector32~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Selector32~17 .lut_mask = "fddd";
defparam \inst1|Selector32~17 .operation_mode = "normal";
defparam \inst1|Selector32~17 .output_mode = "comb_only";
defparam \inst1|Selector32~17 .register_cascade_mode = "off";
defparam \inst1|Selector32~17 .sum_lutc_input = "datac";
defparam \inst1|Selector32~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N1
maxii_lcell \inst1|Selector32~25 (
// Equation(s):
// \inst1|Selector32~25_combout  = (!\inst1|state [0] & (!\inst1|state [1] & (!\inst1|state [4] & !\inst1|state [2])))

	.clk(gnd),
	.dataa(\inst1|state [0]),
	.datab(\inst1|state [1]),
	.datac(\inst1|state [4]),
	.datad(\inst1|state [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Selector32~25_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Selector32~25 .lut_mask = "0001";
defparam \inst1|Selector32~25 .operation_mode = "normal";
defparam \inst1|Selector32~25 .output_mode = "comb_only";
defparam \inst1|Selector32~25 .register_cascade_mode = "off";
defparam \inst1|Selector32~25 .sum_lutc_input = "datac";
defparam \inst1|Selector32~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N7
maxii_lcell \inst1|Equal21~1 (
// Equation(s):
// \inst1|Equal21~1_combout  = ((!\inst1|state [2] & (!\inst1|state [1] & !\inst1|state [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst1|state [2]),
	.datac(\inst1|state [1]),
	.datad(\inst1|state [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Equal21~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Equal21~1 .lut_mask = "0003";
defparam \inst1|Equal21~1 .operation_mode = "normal";
defparam \inst1|Equal21~1 .output_mode = "comb_only";
defparam \inst1|Equal21~1 .register_cascade_mode = "off";
defparam \inst1|Equal21~1 .sum_lutc_input = "datac";
defparam \inst1|Equal21~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N8
maxii_lcell \inst1|ram_rst (
// Equation(s):
// \inst1|ram_rst~regout  = DFFEAS((\inst1|state [4] & (\inst1|ram_rst~regout  & ((\inst1|Equal21~1_combout )))) # (!\inst1|state [4] & ((\inst1|Equal21~1_combout  & ((\inst1|state [0]))) # (!\inst1|Equal21~1_combout  & (\inst1|ram_rst~regout )))), 
// GLOBAL(\MCO_clk~combout ), VCC, , , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|ram_rst~regout ),
	.datab(\inst1|state [0]),
	.datac(\inst1|state [4]),
	.datad(\inst1|Equal21~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_rst~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_rst .lut_mask = "ac0a";
defparam \inst1|ram_rst .operation_mode = "normal";
defparam \inst1|ram_rst .output_mode = "reg_only";
defparam \inst1|ram_rst .register_cascade_mode = "off";
defparam \inst1|ram_rst .sum_lutc_input = "datac";
defparam \inst1|ram_rst .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N2
maxii_lcell \inst|state[3]~5 (
// Equation(s):
// \inst|state[3]~5_combout  = (((\inst|Equal7~0_combout  & \inst1|ram_rst~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|Equal7~0_combout ),
	.datad(\inst1|ram_rst~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|state[3]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|state[3]~5 .lut_mask = "f000";
defparam \inst|state[3]~5 .operation_mode = "normal";
defparam \inst|state[3]~5 .output_mode = "comb_only";
defparam \inst|state[3]~5 .register_cascade_mode = "off";
defparam \inst|state[3]~5 .sum_lutc_input = "datac";
defparam \inst|state[3]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N4
maxii_lcell \inst|state[3]~1 (
// Equation(s):
// \inst|state[3]~1_combout  = (((!\inst|Equal7~0_combout ) # (!\inst|WideNor0~combout )) # (!\inst1|ram_rst~regout ))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst1|ram_rst~regout ),
	.datac(\inst|WideNor0~combout ),
	.datad(\inst|Equal7~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|state[3]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|state[3]~1 .lut_mask = "3fff";
defparam \inst|state[3]~1 .operation_mode = "normal";
defparam \inst|state[3]~1 .output_mode = "comb_only";
defparam \inst|state[3]~1 .register_cascade_mode = "off";
defparam \inst|state[3]~1 .sum_lutc_input = "datac";
defparam \inst|state[3]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N7
maxii_lcell \inst|WideOr1~0 (
// Equation(s):
// \inst|WideOr1~0_combout  = (\inst|state [2] & ((\inst|state [4]) # ((\inst|state [0] & \inst|state [1])))) # (!\inst|state [2] & (\inst|state [0] & (\inst|state [4] $ (!\inst|state [1]))))

	.clk(gnd),
	.dataa(\inst|state [2]),
	.datab(\inst|state [4]),
	.datac(\inst|state [0]),
	.datad(\inst|state [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|WideOr1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|WideOr1~0 .lut_mask = "e898";
defparam \inst|WideOr1~0 .operation_mode = "normal";
defparam \inst|WideOr1~0 .output_mode = "comb_only";
defparam \inst|WideOr1~0 .register_cascade_mode = "off";
defparam \inst|WideOr1~0 .sum_lutc_input = "datac";
defparam \inst|WideOr1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N8
maxii_lcell \inst|state[0]~0 (
// Equation(s):
// \inst|state[0]~0_combout  = ((!\inst|state [1] & (!\inst|state [4])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst|state [1]),
	.datac(\inst|state [4]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|state[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|state[0]~0 .lut_mask = "0303";
defparam \inst|state[0]~0 .operation_mode = "normal";
defparam \inst|state[0]~0 .output_mode = "comb_only";
defparam \inst|state[0]~0 .register_cascade_mode = "off";
defparam \inst|state[0]~0 .sum_lutc_input = "datac";
defparam \inst|state[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N1
maxii_lcell \inst|state[3]~18 (
// Equation(s):
// \inst|state[3]~18_combout  = (\inst|state [2] & (!\inst|state [3] & (\inst|state [0] & \inst|state[0]~0_combout )))

	.clk(gnd),
	.dataa(\inst|state [2]),
	.datab(\inst|state [3]),
	.datac(\inst|state [0]),
	.datad(\inst|state[0]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|state[3]~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|state[3]~18 .lut_mask = "2000";
defparam \inst|state[3]~18 .operation_mode = "normal";
defparam \inst|state[3]~18 .output_mode = "comb_only";
defparam \inst|state[3]~18 .register_cascade_mode = "off";
defparam \inst|state[3]~18 .sum_lutc_input = "datac";
defparam \inst|state[3]~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N0
maxii_lcell \inst|state[3]~19 (
// Equation(s):
// \inst|state[3]~19_combout  = ((\inst|state[3]~18_combout ) # ((\inst|state [3] & !\inst|WideOr1~0_combout ))) # (!\inst1|ram_rst~regout )

	.clk(gnd),
	.dataa(\inst1|ram_rst~regout ),
	.datab(\inst|state [3]),
	.datac(\inst|WideOr1~0_combout ),
	.datad(\inst|state[3]~18_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|state[3]~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|state[3]~19 .lut_mask = "ff5d";
defparam \inst|state[3]~19 .operation_mode = "normal";
defparam \inst|state[3]~19 .output_mode = "comb_only";
defparam \inst|state[3]~19 .register_cascade_mode = "off";
defparam \inst|state[3]~19 .sum_lutc_input = "datac";
defparam \inst|state[3]~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N2
maxii_lcell \inst|Equal2~0 (
// Equation(s):
// \inst|Equal2~0_combout  = (((!\inst|state [0] & \inst|state [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|state [0]),
	.datad(\inst|state [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|Equal2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|Equal2~0 .lut_mask = "0f00";
defparam \inst|Equal2~0 .operation_mode = "normal";
defparam \inst|Equal2~0 .output_mode = "comb_only";
defparam \inst|Equal2~0 .register_cascade_mode = "off";
defparam \inst|Equal2~0 .sum_lutc_input = "datac";
defparam \inst|Equal2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N8
maxii_lcell \inst|refresh_cnt[1]~20 (
// Equation(s):
// \inst|refresh_cnt[1]~20_combout  = ((!\inst|state [3] & (\inst|state[0]~0_combout  & \inst|Equal2~0_combout ))) # (!\inst1|ram_rst~regout )

	.clk(gnd),
	.dataa(\inst1|ram_rst~regout ),
	.datab(\inst|state [3]),
	.datac(\inst|state[0]~0_combout ),
	.datad(\inst|Equal2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|refresh_cnt[1]~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|refresh_cnt[1]~20 .lut_mask = "7555";
defparam \inst|refresh_cnt[1]~20 .operation_mode = "normal";
defparam \inst|refresh_cnt[1]~20 .output_mode = "comb_only";
defparam \inst|refresh_cnt[1]~20 .register_cascade_mode = "off";
defparam \inst|refresh_cnt[1]~20 .sum_lutc_input = "datac";
defparam \inst|refresh_cnt[1]~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N0
maxii_lcell \inst|refresh_cnt[0] (
// Equation(s):
// \inst|refresh_cnt [0] = DFFEAS(((!\inst|refresh_cnt [0])), GLOBAL(\MCO_clk~combout ), VCC, , , , , \inst|refresh_cnt[1]~20_combout , )
// \inst|refresh_cnt[0]~11  = CARRY(((\inst|refresh_cnt [0])))
// \inst|refresh_cnt[0]~11COUT1_22  = CARRY(((\inst|refresh_cnt [0])))

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(\inst|refresh_cnt [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst|refresh_cnt[1]~20_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|refresh_cnt [0]),
	.cout(),
	.cout0(\inst|refresh_cnt[0]~11 ),
	.cout1(\inst|refresh_cnt[0]~11COUT1_22 ));
// synopsys translate_off
defparam \inst|refresh_cnt[0] .lut_mask = "33cc";
defparam \inst|refresh_cnt[0] .operation_mode = "arithmetic";
defparam \inst|refresh_cnt[0] .output_mode = "reg_only";
defparam \inst|refresh_cnt[0] .register_cascade_mode = "off";
defparam \inst|refresh_cnt[0] .sum_lutc_input = "datac";
defparam \inst|refresh_cnt[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y5_N1
maxii_lcell \inst|refresh_cnt[1] (
// Equation(s):
// \inst|refresh_cnt [1] = DFFEAS((\inst|refresh_cnt [1] $ ((\inst|refresh_cnt[0]~11 ))), GLOBAL(\MCO_clk~combout ), VCC, , , , , \inst|refresh_cnt[1]~20_combout , )
// \inst|refresh_cnt[1]~13  = CARRY(((!\inst|refresh_cnt[0]~11 ) # (!\inst|refresh_cnt [1])))
// \inst|refresh_cnt[1]~13COUT1_23  = CARRY(((!\inst|refresh_cnt[0]~11COUT1_22 ) # (!\inst|refresh_cnt [1])))

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(\inst|refresh_cnt [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst|refresh_cnt[1]~20_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst|refresh_cnt[0]~11 ),
	.cin1(\inst|refresh_cnt[0]~11COUT1_22 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|refresh_cnt [1]),
	.cout(),
	.cout0(\inst|refresh_cnt[1]~13 ),
	.cout1(\inst|refresh_cnt[1]~13COUT1_23 ));
// synopsys translate_off
defparam \inst|refresh_cnt[1] .cin0_used = "true";
defparam \inst|refresh_cnt[1] .cin1_used = "true";
defparam \inst|refresh_cnt[1] .lut_mask = "3c3f";
defparam \inst|refresh_cnt[1] .operation_mode = "arithmetic";
defparam \inst|refresh_cnt[1] .output_mode = "reg_only";
defparam \inst|refresh_cnt[1] .register_cascade_mode = "off";
defparam \inst|refresh_cnt[1] .sum_lutc_input = "cin";
defparam \inst|refresh_cnt[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y5_N2
maxii_lcell \inst|refresh_cnt[2] (
// Equation(s):
// \inst|refresh_cnt [2] = DFFEAS((\inst|refresh_cnt [2] $ ((!\inst|refresh_cnt[1]~13 ))), GLOBAL(\MCO_clk~combout ), VCC, , , , , \inst|refresh_cnt[1]~20_combout , )
// \inst|refresh_cnt[2]~15  = CARRY(((\inst|refresh_cnt [2] & !\inst|refresh_cnt[1]~13 )))
// \inst|refresh_cnt[2]~15COUT1_24  = CARRY(((\inst|refresh_cnt [2] & !\inst|refresh_cnt[1]~13COUT1_23 )))

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(\inst|refresh_cnt [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst|refresh_cnt[1]~20_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst|refresh_cnt[1]~13 ),
	.cin1(\inst|refresh_cnt[1]~13COUT1_23 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|refresh_cnt [2]),
	.cout(),
	.cout0(\inst|refresh_cnt[2]~15 ),
	.cout1(\inst|refresh_cnt[2]~15COUT1_24 ));
// synopsys translate_off
defparam \inst|refresh_cnt[2] .cin0_used = "true";
defparam \inst|refresh_cnt[2] .cin1_used = "true";
defparam \inst|refresh_cnt[2] .lut_mask = "c30c";
defparam \inst|refresh_cnt[2] .operation_mode = "arithmetic";
defparam \inst|refresh_cnt[2] .output_mode = "reg_only";
defparam \inst|refresh_cnt[2] .register_cascade_mode = "off";
defparam \inst|refresh_cnt[2] .sum_lutc_input = "cin";
defparam \inst|refresh_cnt[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y5_N3
maxii_lcell \inst|refresh_cnt[3] (
// Equation(s):
// \inst|refresh_cnt [3] = DFFEAS(\inst|refresh_cnt [3] $ ((((\inst|refresh_cnt[2]~15 )))), GLOBAL(\MCO_clk~combout ), VCC, , , , , \inst|refresh_cnt[1]~20_combout , )
// \inst|refresh_cnt[3]~17  = CARRY(((!\inst|refresh_cnt[2]~15 )) # (!\inst|refresh_cnt [3]))
// \inst|refresh_cnt[3]~17COUT1_25  = CARRY(((!\inst|refresh_cnt[2]~15COUT1_24 )) # (!\inst|refresh_cnt [3]))

	.clk(\MCO_clk~combout ),
	.dataa(\inst|refresh_cnt [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst|refresh_cnt[1]~20_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst|refresh_cnt[2]~15 ),
	.cin1(\inst|refresh_cnt[2]~15COUT1_24 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|refresh_cnt [3]),
	.cout(),
	.cout0(\inst|refresh_cnt[3]~17 ),
	.cout1(\inst|refresh_cnt[3]~17COUT1_25 ));
// synopsys translate_off
defparam \inst|refresh_cnt[3] .cin0_used = "true";
defparam \inst|refresh_cnt[3] .cin1_used = "true";
defparam \inst|refresh_cnt[3] .lut_mask = "5a5f";
defparam \inst|refresh_cnt[3] .operation_mode = "arithmetic";
defparam \inst|refresh_cnt[3] .output_mode = "reg_only";
defparam \inst|refresh_cnt[3] .register_cascade_mode = "off";
defparam \inst|refresh_cnt[3] .sum_lutc_input = "cin";
defparam \inst|refresh_cnt[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y5_N4
maxii_lcell \inst|refresh_cnt[4] (
// Equation(s):
// \inst|refresh_cnt [4] = DFFEAS(\inst|refresh_cnt [4] $ ((((!\inst|refresh_cnt[3]~17 )))), GLOBAL(\MCO_clk~combout ), VCC, , , , , \inst|refresh_cnt[1]~20_combout , )
// \inst|refresh_cnt[4]~3  = CARRY((\inst|refresh_cnt [4] & ((!\inst|refresh_cnt[3]~17COUT1_25 ))))

	.clk(\MCO_clk~combout ),
	.dataa(\inst|refresh_cnt [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst|refresh_cnt[1]~20_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst|refresh_cnt[3]~17 ),
	.cin1(\inst|refresh_cnt[3]~17COUT1_25 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|refresh_cnt [4]),
	.cout(\inst|refresh_cnt[4]~3 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|refresh_cnt[4] .cin0_used = "true";
defparam \inst|refresh_cnt[4] .cin1_used = "true";
defparam \inst|refresh_cnt[4] .lut_mask = "a50a";
defparam \inst|refresh_cnt[4] .operation_mode = "arithmetic";
defparam \inst|refresh_cnt[4] .output_mode = "reg_only";
defparam \inst|refresh_cnt[4] .register_cascade_mode = "off";
defparam \inst|refresh_cnt[4] .sum_lutc_input = "cin";
defparam \inst|refresh_cnt[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y5_N5
maxii_lcell \inst|refresh_cnt[5] (
// Equation(s):
// \inst|refresh_cnt [5] = DFFEAS(\inst|refresh_cnt [5] $ ((((\inst|refresh_cnt[4]~3 )))), GLOBAL(\MCO_clk~combout ), VCC, , , , , \inst|refresh_cnt[1]~20_combout , )
// \inst|refresh_cnt[5]~5  = CARRY(((!\inst|refresh_cnt[4]~3 )) # (!\inst|refresh_cnt [5]))
// \inst|refresh_cnt[5]~5COUT1_26  = CARRY(((!\inst|refresh_cnt[4]~3 )) # (!\inst|refresh_cnt [5]))

	.clk(\MCO_clk~combout ),
	.dataa(\inst|refresh_cnt [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst|refresh_cnt[1]~20_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst|refresh_cnt[4]~3 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|refresh_cnt [5]),
	.cout(),
	.cout0(\inst|refresh_cnt[5]~5 ),
	.cout1(\inst|refresh_cnt[5]~5COUT1_26 ));
// synopsys translate_off
defparam \inst|refresh_cnt[5] .cin_used = "true";
defparam \inst|refresh_cnt[5] .lut_mask = "5a5f";
defparam \inst|refresh_cnt[5] .operation_mode = "arithmetic";
defparam \inst|refresh_cnt[5] .output_mode = "reg_only";
defparam \inst|refresh_cnt[5] .register_cascade_mode = "off";
defparam \inst|refresh_cnt[5] .sum_lutc_input = "cin";
defparam \inst|refresh_cnt[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y5_N6
maxii_lcell \inst|refresh_cnt[6] (
// Equation(s):
// \inst|refresh_cnt [6] = DFFEAS(\inst|refresh_cnt [6] $ ((((!(!\inst|refresh_cnt[4]~3  & \inst|refresh_cnt[5]~5 ) # (\inst|refresh_cnt[4]~3  & \inst|refresh_cnt[5]~5COUT1_26 ))))), GLOBAL(\MCO_clk~combout ), VCC, , , , , \inst|refresh_cnt[1]~20_combout , )
// \inst|refresh_cnt[6]~7  = CARRY((\inst|refresh_cnt [6] & ((!\inst|refresh_cnt[5]~5 ))))
// \inst|refresh_cnt[6]~7COUT1_27  = CARRY((\inst|refresh_cnt [6] & ((!\inst|refresh_cnt[5]~5COUT1_26 ))))

	.clk(\MCO_clk~combout ),
	.dataa(\inst|refresh_cnt [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst|refresh_cnt[1]~20_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst|refresh_cnt[4]~3 ),
	.cin0(\inst|refresh_cnt[5]~5 ),
	.cin1(\inst|refresh_cnt[5]~5COUT1_26 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|refresh_cnt [6]),
	.cout(),
	.cout0(\inst|refresh_cnt[6]~7 ),
	.cout1(\inst|refresh_cnt[6]~7COUT1_27 ));
// synopsys translate_off
defparam \inst|refresh_cnt[6] .cin0_used = "true";
defparam \inst|refresh_cnt[6] .cin1_used = "true";
defparam \inst|refresh_cnt[6] .cin_used = "true";
defparam \inst|refresh_cnt[6] .lut_mask = "a50a";
defparam \inst|refresh_cnt[6] .operation_mode = "arithmetic";
defparam \inst|refresh_cnt[6] .output_mode = "reg_only";
defparam \inst|refresh_cnt[6] .register_cascade_mode = "off";
defparam \inst|refresh_cnt[6] .sum_lutc_input = "cin";
defparam \inst|refresh_cnt[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y5_N7
maxii_lcell \inst|refresh_cnt[7] (
// Equation(s):
// \inst|refresh_cnt [7] = DFFEAS((\inst|refresh_cnt [7] $ (((!\inst|refresh_cnt[4]~3  & \inst|refresh_cnt[6]~7 ) # (\inst|refresh_cnt[4]~3  & \inst|refresh_cnt[6]~7COUT1_27 )))), GLOBAL(\MCO_clk~combout ), VCC, , , , , \inst|refresh_cnt[1]~20_combout , )
// \inst|refresh_cnt[7]~9  = CARRY(((!\inst|refresh_cnt[6]~7 ) # (!\inst|refresh_cnt [7])))
// \inst|refresh_cnt[7]~9COUT1_28  = CARRY(((!\inst|refresh_cnt[6]~7COUT1_27 ) # (!\inst|refresh_cnt [7])))

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(\inst|refresh_cnt [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst|refresh_cnt[1]~20_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst|refresh_cnt[4]~3 ),
	.cin0(\inst|refresh_cnt[6]~7 ),
	.cin1(\inst|refresh_cnt[6]~7COUT1_27 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|refresh_cnt [7]),
	.cout(),
	.cout0(\inst|refresh_cnt[7]~9 ),
	.cout1(\inst|refresh_cnt[7]~9COUT1_28 ));
// synopsys translate_off
defparam \inst|refresh_cnt[7] .cin0_used = "true";
defparam \inst|refresh_cnt[7] .cin1_used = "true";
defparam \inst|refresh_cnt[7] .cin_used = "true";
defparam \inst|refresh_cnt[7] .lut_mask = "3c3f";
defparam \inst|refresh_cnt[7] .operation_mode = "arithmetic";
defparam \inst|refresh_cnt[7] .output_mode = "reg_only";
defparam \inst|refresh_cnt[7] .register_cascade_mode = "off";
defparam \inst|refresh_cnt[7] .sum_lutc_input = "cin";
defparam \inst|refresh_cnt[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y5_N8
maxii_lcell \inst|refresh_cnt[8] (
// Equation(s):
// \inst|refresh_cnt [8] = DFFEAS(\inst|refresh_cnt [8] $ ((((!(!\inst|refresh_cnt[4]~3  & \inst|refresh_cnt[7]~9 ) # (\inst|refresh_cnt[4]~3  & \inst|refresh_cnt[7]~9COUT1_28 ))))), GLOBAL(\MCO_clk~combout ), VCC, , , , , \inst|refresh_cnt[1]~20_combout , )
// \inst|refresh_cnt[8]~19  = CARRY((\inst|refresh_cnt [8] & ((!\inst|refresh_cnt[7]~9 ))))
// \inst|refresh_cnt[8]~19COUT1_29  = CARRY((\inst|refresh_cnt [8] & ((!\inst|refresh_cnt[7]~9COUT1_28 ))))

	.clk(\MCO_clk~combout ),
	.dataa(\inst|refresh_cnt [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst|refresh_cnt[1]~20_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst|refresh_cnt[4]~3 ),
	.cin0(\inst|refresh_cnt[7]~9 ),
	.cin1(\inst|refresh_cnt[7]~9COUT1_28 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|refresh_cnt [8]),
	.cout(),
	.cout0(\inst|refresh_cnt[8]~19 ),
	.cout1(\inst|refresh_cnt[8]~19COUT1_29 ));
// synopsys translate_off
defparam \inst|refresh_cnt[8] .cin0_used = "true";
defparam \inst|refresh_cnt[8] .cin1_used = "true";
defparam \inst|refresh_cnt[8] .cin_used = "true";
defparam \inst|refresh_cnt[8] .lut_mask = "a50a";
defparam \inst|refresh_cnt[8] .operation_mode = "arithmetic";
defparam \inst|refresh_cnt[8] .output_mode = "reg_only";
defparam \inst|refresh_cnt[8] .register_cascade_mode = "off";
defparam \inst|refresh_cnt[8] .sum_lutc_input = "cin";
defparam \inst|refresh_cnt[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y5_N6
maxii_lcell \inst|LessThan0~0 (
// Equation(s):
// \inst|LessThan0~0_combout  = (!\inst|refresh_cnt [7] & (((!\inst|refresh_cnt [6]) # (!\inst|refresh_cnt [4])) # (!\inst|refresh_cnt [5])))

	.clk(gnd),
	.dataa(\inst|refresh_cnt [5]),
	.datab(\inst|refresh_cnt [4]),
	.datac(\inst|refresh_cnt [6]),
	.datad(\inst|refresh_cnt [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|LessThan0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|LessThan0~0 .lut_mask = "007f";
defparam \inst|LessThan0~0 .operation_mode = "normal";
defparam \inst|LessThan0~0 .output_mode = "comb_only";
defparam \inst|LessThan0~0 .register_cascade_mode = "off";
defparam \inst|LessThan0~0 .sum_lutc_input = "datac";
defparam \inst|LessThan0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N3
maxii_lcell \inst|LessThan0~1 (
// Equation(s):
// \inst|LessThan0~1_combout  = (!\inst|refresh_cnt [3] & (((!\inst|refresh_cnt [1]) # (!\inst|refresh_cnt [2])) # (!\inst|refresh_cnt [0])))

	.clk(gnd),
	.dataa(\inst|refresh_cnt [0]),
	.datab(\inst|refresh_cnt [2]),
	.datac(\inst|refresh_cnt [1]),
	.datad(\inst|refresh_cnt [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|LessThan0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|LessThan0~1 .lut_mask = "007f";
defparam \inst|LessThan0~1 .operation_mode = "normal";
defparam \inst|LessThan0~1 .output_mode = "comb_only";
defparam \inst|LessThan0~1 .register_cascade_mode = "off";
defparam \inst|LessThan0~1 .sum_lutc_input = "datac";
defparam \inst|LessThan0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N4
maxii_lcell \inst|LessThan0~2 (
// Equation(s):
// \inst|LessThan0~2_combout  = ((\inst|LessThan0~0_combout ) # ((!\inst|refresh_cnt [7] & \inst|LessThan0~1_combout ))) # (!\inst|refresh_cnt [8])

	.clk(gnd),
	.dataa(\inst|refresh_cnt [8]),
	.datab(\inst|refresh_cnt [7]),
	.datac(\inst|LessThan0~0_combout ),
	.datad(\inst|LessThan0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|LessThan0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|LessThan0~2 .lut_mask = "f7f5";
defparam \inst|LessThan0~2 .operation_mode = "normal";
defparam \inst|LessThan0~2 .output_mode = "comb_only";
defparam \inst|LessThan0~2 .register_cascade_mode = "off";
defparam \inst|LessThan0~2 .sum_lutc_input = "datac";
defparam \inst|LessThan0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N9
maxii_lcell \inst|refresh_cnt[9] (
// Equation(s):
// \inst|refresh_cnt [9] = DFFEAS((((!\inst|refresh_cnt[4]~3  & \inst|refresh_cnt[8]~19 ) # (\inst|refresh_cnt[4]~3  & \inst|refresh_cnt[8]~19COUT1_29 ) $ (\inst|refresh_cnt [9]))), GLOBAL(\MCO_clk~combout ), VCC, , , , , \inst|refresh_cnt[1]~20_combout , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|refresh_cnt [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst|refresh_cnt[1]~20_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst|refresh_cnt[4]~3 ),
	.cin0(\inst|refresh_cnt[8]~19 ),
	.cin1(\inst|refresh_cnt[8]~19COUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|refresh_cnt [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|refresh_cnt[9] .cin0_used = "true";
defparam \inst|refresh_cnt[9] .cin1_used = "true";
defparam \inst|refresh_cnt[9] .cin_used = "true";
defparam \inst|refresh_cnt[9] .lut_mask = "0ff0";
defparam \inst|refresh_cnt[9] .operation_mode = "normal";
defparam \inst|refresh_cnt[9] .output_mode = "reg_only";
defparam \inst|refresh_cnt[9] .register_cascade_mode = "off";
defparam \inst|refresh_cnt[9] .sum_lutc_input = "cin";
defparam \inst|refresh_cnt[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y5_N1
maxii_lcell \inst1|Selector73~0 (
// Equation(s):
// \inst1|Selector73~0_combout  = (\inst1|state [1] & (((\inst1|state [4])))) # (!\inst1|state [1] & ((\inst1|state [2] & ((\inst1|state [4]))) # (!\inst1|state [2] & (\inst1|state [3]))))

	.clk(gnd),
	.dataa(\inst1|state [3]),
	.datab(\inst1|state [4]),
	.datac(\inst1|state [1]),
	.datad(\inst1|state [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Selector73~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Selector73~0 .lut_mask = "ccca";
defparam \inst1|Selector73~0 .operation_mode = "normal";
defparam \inst1|Selector73~0 .output_mode = "comb_only";
defparam \inst1|Selector73~0 .register_cascade_mode = "off";
defparam \inst1|Selector73~0 .sum_lutc_input = "datac";
defparam \inst1|Selector73~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N0
maxii_lcell \inst1|Equal12~0 (
// Equation(s):
// \inst1|Equal12~0_combout  = (((!\inst1|state [2] & !\inst1|state [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|state [2]),
	.datad(\inst1|state [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Equal12~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Equal12~0 .lut_mask = "000f";
defparam \inst1|Equal12~0 .operation_mode = "normal";
defparam \inst1|Equal12~0 .output_mode = "comb_only";
defparam \inst1|Equal12~0 .register_cascade_mode = "off";
defparam \inst1|Equal12~0 .sum_lutc_input = "datac";
defparam \inst1|Equal12~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N8
maxii_lcell \inst1|Equal12~1 (
// Equation(s):
// \inst1|Equal12~1_combout  = (\inst1|state [3] & (!\inst1|state [4] & (\inst1|Equal12~0_combout  & !\inst1|state [0])))

	.clk(gnd),
	.dataa(\inst1|state [3]),
	.datab(\inst1|state [4]),
	.datac(\inst1|Equal12~0_combout ),
	.datad(\inst1|state [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Equal12~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Equal12~1 .lut_mask = "0020";
defparam \inst1|Equal12~1 .operation_mode = "normal";
defparam \inst1|Equal12~1 .output_mode = "comb_only";
defparam \inst1|Equal12~1 .register_cascade_mode = "off";
defparam \inst1|Equal12~1 .sum_lutc_input = "datac";
defparam \inst1|Equal12~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N3
maxii_lcell \inst1|ram_wr_enable (
// Equation(s):
// \inst1|ram_wr_enable~regout  = DFFEAS((\inst1|ram_wr_enable~regout  & (((\inst1|Equal12~1_combout ) # (!\inst|busy~regout )) # (!\inst1|Selector73~0_combout ))) # (!\inst1|ram_wr_enable~regout  & (\inst1|Selector73~0_combout  & (\inst1|Equal12~1_combout  
// & !\inst|busy~regout ))), GLOBAL(\MCO_clk~combout ), VCC, , , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|ram_wr_enable~regout ),
	.datab(\inst1|Selector73~0_combout ),
	.datac(\inst1|Equal12~1_combout ),
	.datad(\inst|busy~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_wr_enable~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_wr_enable .lut_mask = "a2ea";
defparam \inst1|ram_wr_enable .operation_mode = "normal";
defparam \inst1|ram_wr_enable .output_mode = "reg_only";
defparam \inst1|ram_wr_enable .register_cascade_mode = "off";
defparam \inst1|ram_wr_enable .sum_lutc_input = "datac";
defparam \inst1|ram_wr_enable .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N6
maxii_lcell \inst|Equal2~1 (
// Equation(s):
// \inst|Equal2~1_combout  = ((\inst|state [1]) # ((\inst|state [3]) # (!\inst|Equal2~0_combout ))) # (!\inst|state [4])

	.clk(gnd),
	.dataa(\inst|state [4]),
	.datab(\inst|state [1]),
	.datac(\inst|state [3]),
	.datad(\inst|Equal2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|Equal2~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|Equal2~1 .lut_mask = "fdff";
defparam \inst|Equal2~1 .operation_mode = "normal";
defparam \inst|Equal2~1 .output_mode = "comb_only";
defparam \inst|Equal2~1 .register_cascade_mode = "off";
defparam \inst|Equal2~1 .sum_lutc_input = "datac";
defparam \inst|Equal2~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N8
maxii_lcell \inst|rd_ready_r (
// Equation(s):
// \inst|rd_ready_r~regout  = DFFEAS((((!\inst|Equal2~1_combout ))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|ram_rst~regout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|Equal2~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram_rst~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|rd_ready_r~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|rd_ready_r .lut_mask = "00ff";
defparam \inst|rd_ready_r .operation_mode = "normal";
defparam \inst|rd_ready_r .output_mode = "reg_only";
defparam \inst|rd_ready_r .register_cascade_mode = "off";
defparam \inst|rd_ready_r .sum_lutc_input = "datac";
defparam \inst|rd_ready_r .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N7
maxii_lcell \inst1|Selector74~0 (
// Equation(s):
// \inst1|Selector74~0_combout  = ((\inst1|state [0] & ((!\inst|rd_ready_r~regout ))) # (!\inst1|state [0] & (!\inst|busy~regout ))) # (!\inst1|state [2])

	.clk(gnd),
	.dataa(\inst1|state [2]),
	.datab(\inst1|state [0]),
	.datac(\inst|busy~regout ),
	.datad(\inst|rd_ready_r~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Selector74~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Selector74~0 .lut_mask = "57df";
defparam \inst1|Selector74~0 .operation_mode = "normal";
defparam \inst1|Selector74~0 .output_mode = "comb_only";
defparam \inst1|Selector74~0 .register_cascade_mode = "off";
defparam \inst1|Selector74~0 .sum_lutc_input = "datac";
defparam \inst1|Selector74~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N5
maxii_lcell \inst1|Selector74~1 (
// Equation(s):
// \inst1|Selector74~1_combout  = (!\inst1|state [4] & (((\inst1|Selector74~0_combout ) # (!\inst1|state [1])) # (!\inst1|state [3])))

	.clk(gnd),
	.dataa(\inst1|state [4]),
	.datab(\inst1|state [3]),
	.datac(\inst1|Selector74~0_combout ),
	.datad(\inst1|state [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Selector74~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Selector74~1 .lut_mask = "5155";
defparam \inst1|Selector74~1 .operation_mode = "normal";
defparam \inst1|Selector74~1 .output_mode = "comb_only";
defparam \inst1|Selector74~1 .register_cascade_mode = "off";
defparam \inst1|Selector74~1 .sum_lutc_input = "datac";
defparam \inst1|Selector74~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N6
maxii_lcell \inst1|ram_rd_addr[21]~0 (
// Equation(s):
// \inst1|ram_rd_addr[21]~0_combout  = (\inst1|state [3] & (((!\inst|busy~regout ))))

	.clk(gnd),
	.dataa(\inst1|state [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|busy~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|ram_rd_addr[21]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_rd_addr[21]~0 .lut_mask = "00aa";
defparam \inst1|ram_rd_addr[21]~0 .operation_mode = "normal";
defparam \inst1|ram_rd_addr[21]~0 .output_mode = "comb_only";
defparam \inst1|ram_rd_addr[21]~0 .register_cascade_mode = "off";
defparam \inst1|ram_rd_addr[21]~0 .sum_lutc_input = "datac";
defparam \inst1|ram_rd_addr[21]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N3
maxii_lcell \inst1|Selector0~0 (
// Equation(s):
// \inst1|Selector0~0_combout  = (((\inst1|state [0] & !\inst1|state [4])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|state [0]),
	.datad(\inst1|state [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Selector0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Selector0~0 .lut_mask = "00f0";
defparam \inst1|Selector0~0 .operation_mode = "normal";
defparam \inst1|Selector0~0 .output_mode = "comb_only";
defparam \inst1|Selector0~0 .register_cascade_mode = "off";
defparam \inst1|Selector0~0 .sum_lutc_input = "datac";
defparam \inst1|Selector0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N1
maxii_lcell \inst1|ram_rd_addr[21]~1 (
// Equation(s):
// \inst1|ram_rd_addr[21]~1_combout  = (\inst1|state [2] & (!\inst1|state [1] & (\inst1|ram_rd_addr[21]~0_combout  & \inst1|Selector0~0_combout )))

	.clk(gnd),
	.dataa(\inst1|state [2]),
	.datab(\inst1|state [1]),
	.datac(\inst1|ram_rd_addr[21]~0_combout ),
	.datad(\inst1|Selector0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|ram_rd_addr[21]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_rd_addr[21]~1 .lut_mask = "2000";
defparam \inst1|ram_rd_addr[21]~1 .operation_mode = "normal";
defparam \inst1|ram_rd_addr[21]~1 .output_mode = "comb_only";
defparam \inst1|ram_rd_addr[21]~1 .register_cascade_mode = "off";
defparam \inst1|ram_rd_addr[21]~1 .sum_lutc_input = "datac";
defparam \inst1|ram_rd_addr[21]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N4
maxii_lcell \inst1|ram_rd_enable (
// Equation(s):
// \inst1|ram_rd_enable~regout  = DFFEAS((\inst1|ram_rd_addr[21]~1_combout ) # ((\inst1|ram_rd_enable~regout  & ((\inst1|Equal21~1_combout ) # (\inst1|Selector74~1_combout )))), GLOBAL(\MCO_clk~combout ), VCC, , , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|ram_rd_enable~regout ),
	.datab(\inst1|Equal21~1_combout ),
	.datac(\inst1|Selector74~1_combout ),
	.datad(\inst1|ram_rd_addr[21]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_rd_enable~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_rd_enable .lut_mask = "ffa8";
defparam \inst1|ram_rd_enable .operation_mode = "normal";
defparam \inst1|ram_rd_enable .output_mode = "reg_only";
defparam \inst1|ram_rd_enable .register_cascade_mode = "off";
defparam \inst1|ram_rd_enable .sum_lutc_input = "datac";
defparam \inst1|ram_rd_enable .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N0
maxii_lcell \inst|state~16 (
// Equation(s):
// \inst|state~16_combout  = (((\inst1|ram_wr_enable~regout  & !\inst1|ram_rd_enable~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|ram_wr_enable~regout ),
	.datad(\inst1|ram_rd_enable~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|state~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|state~16 .lut_mask = "00f0";
defparam \inst|state~16 .operation_mode = "normal";
defparam \inst|state~16 .output_mode = "comb_only";
defparam \inst|state~16 .register_cascade_mode = "off";
defparam \inst|state~16 .sum_lutc_input = "datac";
defparam \inst|state~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N1
maxii_lcell \inst|state~17 (
// Equation(s):
// \inst|state~17_combout  = (\inst|LessThan0~2_combout  & (!\inst|refresh_cnt [9] & (\inst|state~16_combout  & !\inst|Equal7~0_combout )))

	.clk(gnd),
	.dataa(\inst|LessThan0~2_combout ),
	.datab(\inst|refresh_cnt [9]),
	.datac(\inst|state~16_combout ),
	.datad(\inst|Equal7~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|state~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|state~17 .lut_mask = "0020";
defparam \inst|state~17 .operation_mode = "normal";
defparam \inst|state~17 .output_mode = "comb_only";
defparam \inst|state~17 .register_cascade_mode = "off";
defparam \inst|state~17 .sum_lutc_input = "datac";
defparam \inst|state~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N2
maxii_lcell \inst|state[3] (
// Equation(s):
// \inst|state [3] = DFFEAS((\inst|state[3]~1_combout  & (((\inst|state[3]~19_combout ) # (\inst|state~17_combout )))) # (!\inst|state[3]~1_combout  & (\inst|state [3])), GLOBAL(\MCO_clk~combout ), VCC, , , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst|state [3]),
	.datab(\inst|state[3]~1_combout ),
	.datac(\inst|state[3]~19_combout ),
	.datad(\inst|state~17_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|state [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|state[3] .lut_mask = "eee2";
defparam \inst|state[3] .operation_mode = "normal";
defparam \inst|state[3] .output_mode = "reg_only";
defparam \inst|state[3] .register_cascade_mode = "off";
defparam \inst|state[3] .sum_lutc_input = "datac";
defparam \inst|state[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N6
maxii_lcell \inst|state[1]~6 (
// Equation(s):
// \inst|state[1]~6_combout  = (\inst|state [2] & ((\inst|state [4]) # ((\inst|state [1] & !\inst|state [3])))) # (!\inst|state [2] & (!\inst|state [1] & (!\inst|state [4] & \inst|state [3])))

	.clk(gnd),
	.dataa(\inst|state [1]),
	.datab(\inst|state [2]),
	.datac(\inst|state [4]),
	.datad(\inst|state [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|state[1]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|state[1]~6 .lut_mask = "c1c8";
defparam \inst|state[1]~6 .operation_mode = "normal";
defparam \inst|state[1]~6 .output_mode = "comb_only";
defparam \inst|state[1]~6 .register_cascade_mode = "off";
defparam \inst|state[1]~6 .sum_lutc_input = "datac";
defparam \inst|state[1]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N5
maxii_lcell \inst|state[1]~7 (
// Equation(s):
// \inst|state[1]~7_combout  = ((\inst|state[1]~6_combout  & ((\inst|WideNor0~combout ))) # (!\inst|state[1]~6_combout  & (\inst|state [0] & !\inst|WideNor0~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst|state [0]),
	.datac(\inst|state[1]~6_combout ),
	.datad(\inst|WideNor0~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|state[1]~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|state[1]~7 .lut_mask = "f00c";
defparam \inst|state[1]~7 .operation_mode = "normal";
defparam \inst|state[1]~7 .output_mode = "comb_only";
defparam \inst|state[1]~7 .register_cascade_mode = "off";
defparam \inst|state[1]~7 .sum_lutc_input = "datac";
defparam \inst|state[1]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N7
maxii_lcell \inst|state[1] (
// Equation(s):
// \inst|state [1] = DFFEAS((\inst|state[3]~5_combout  & ((\inst|state [1] & (\inst|state[1]~6_combout  $ (!\inst|state[1]~7_combout ))) # (!\inst|state [1] & (!\inst|state[1]~6_combout  & \inst|state[1]~7_combout )))), GLOBAL(\MCO_clk~combout ), VCC, , , , 
// , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst|state [1]),
	.datab(\inst|state[1]~6_combout ),
	.datac(\inst|state[3]~5_combout ),
	.datad(\inst|state[1]~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|state [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|state[1] .lut_mask = "9020";
defparam \inst|state[1] .operation_mode = "normal";
defparam \inst|state[1] .output_mode = "reg_only";
defparam \inst|state[1] .register_cascade_mode = "off";
defparam \inst|state[1] .sum_lutc_input = "datac";
defparam \inst|state[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N2
maxii_lcell \inst|WideOr4~0 (
// Equation(s):
// \inst|WideOr4~0_combout  = (\inst|state [4] & (((!\inst|state [2])))) # (!\inst|state [4] & ((\inst|state [3]) # ((\inst|state [1] & !\inst|state [2]))))

	.clk(gnd),
	.dataa(\inst|state [1]),
	.datab(\inst|state [2]),
	.datac(\inst|state [3]),
	.datad(\inst|state [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|WideOr4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|WideOr4~0 .lut_mask = "33f2";
defparam \inst|WideOr4~0 .operation_mode = "normal";
defparam \inst|WideOr4~0 .output_mode = "comb_only";
defparam \inst|WideOr4~0 .register_cascade_mode = "off";
defparam \inst|WideOr4~0 .sum_lutc_input = "datac";
defparam \inst|WideOr4~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N1
maxii_lcell \inst|state[0]~10 (
// Equation(s):
// \inst|state[0]~10_combout  = (((!\inst|state [0] & \inst|WideOr4~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|state [0]),
	.datad(\inst|WideOr4~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|state[0]~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|state[0]~10 .lut_mask = "0f00";
defparam \inst|state[0]~10 .operation_mode = "normal";
defparam \inst|state[0]~10 .output_mode = "comb_only";
defparam \inst|state[0]~10 .register_cascade_mode = "off";
defparam \inst|state[0]~10 .sum_lutc_input = "datac";
defparam \inst|state[0]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N9
maxii_lcell \inst|state[0]~9 (
// Equation(s):
// \inst|state[0]~9_combout  = (!\inst|state [2] & (\inst|state [0] & (\inst|state [3] & \inst|state[0]~0_combout )))

	.clk(gnd),
	.dataa(\inst|state [2]),
	.datab(\inst|state [0]),
	.datac(\inst|state [3]),
	.datad(\inst|state[0]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|state[0]~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|state[0]~9 .lut_mask = "4000";
defparam \inst|state[0]~9 .operation_mode = "normal";
defparam \inst|state[0]~9 .output_mode = "comb_only";
defparam \inst|state[0]~9 .register_cascade_mode = "off";
defparam \inst|state[0]~9 .sum_lutc_input = "datac";
defparam \inst|state[0]~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N0
maxii_lcell \inst|state[0]~11 (
// Equation(s):
// \inst|state[0]~11_combout  = (\inst|state[3]~5_combout  & ((\inst|state[0]~9_combout ) # ((!\inst|WideNor0~combout  & \inst|state[0]~10_combout ))))

	.clk(gnd),
	.dataa(\inst|WideNor0~combout ),
	.datab(\inst|state[3]~5_combout ),
	.datac(\inst|state[0]~10_combout ),
	.datad(\inst|state[0]~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|state[0]~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|state[0]~11 .lut_mask = "cc40";
defparam \inst|state[0]~11 .operation_mode = "normal";
defparam \inst|state[0]~11 .output_mode = "comb_only";
defparam \inst|state[0]~11 .register_cascade_mode = "off";
defparam \inst|state[0]~11 .sum_lutc_input = "datac";
defparam \inst|state[0]~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N0
maxii_lcell \inst|state[0]~12 (
// Equation(s):
// \inst|state[0]~12_combout  = (\inst1|ram_rst~regout  & (!\inst|Equal7~0_combout  & ((\inst|refresh_cnt [9]) # (!\inst|LessThan0~2_combout ))))

	.clk(gnd),
	.dataa(\inst1|ram_rst~regout ),
	.datab(\inst|refresh_cnt [9]),
	.datac(\inst|LessThan0~2_combout ),
	.datad(\inst|Equal7~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|state[0]~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|state[0]~12 .lut_mask = "008a";
defparam \inst|state[0]~12 .operation_mode = "normal";
defparam \inst|state[0]~12 .output_mode = "comb_only";
defparam \inst|state[0]~12 .register_cascade_mode = "off";
defparam \inst|state[0]~12 .sum_lutc_input = "datac";
defparam \inst|state[0]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N1
maxii_lcell \inst|state[0] (
// Equation(s):
// \inst|state [0] = DFFEAS((\inst|state[0]~11_combout ) # ((\inst|state[0]~12_combout ) # ((\inst|state [0] & !\inst|state[3]~1_combout ))), GLOBAL(\MCO_clk~combout ), VCC, , , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst|state [0]),
	.datab(\inst|state[0]~11_combout ),
	.datac(\inst|state[0]~12_combout ),
	.datad(\inst|state[3]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|state [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|state[0] .lut_mask = "fcfe";
defparam \inst|state[0] .operation_mode = "normal";
defparam \inst|state[0] .output_mode = "reg_only";
defparam \inst|state[0] .register_cascade_mode = "off";
defparam \inst|state[0] .sum_lutc_input = "datac";
defparam \inst|state[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N5
maxii_lcell \inst|command[4]~4 (
// Equation(s):
// \inst|command[4]~4_combout  = ((!\inst|state [3] & (\inst|state [1] & !\inst|state [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst|state [3]),
	.datac(\inst|state [1]),
	.datad(\inst|state [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|command[4]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|command[4]~4 .lut_mask = "0030";
defparam \inst|command[4]~4 .operation_mode = "normal";
defparam \inst|command[4]~4 .output_mode = "comb_only";
defparam \inst|command[4]~4 .register_cascade_mode = "off";
defparam \inst|command[4]~4 .sum_lutc_input = "datac";
defparam \inst|command[4]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N1
maxii_lcell \inst|WideOr6~0 (
// Equation(s):
// \inst|WideOr6~0_combout  = (\inst|state [4] & (((!\inst|state [2])))) # (!\inst|state [4] & (\inst|state [3] & ((\inst|state [1]) # (\inst|state [2]))))

	.clk(gnd),
	.dataa(\inst|state [4]),
	.datab(\inst|state [1]),
	.datac(\inst|state [3]),
	.datad(\inst|state [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|WideOr6~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|WideOr6~0 .lut_mask = "50ea";
defparam \inst|WideOr6~0 .operation_mode = "normal";
defparam \inst|WideOr6~0 .output_mode = "comb_only";
defparam \inst|WideOr6~0 .register_cascade_mode = "off";
defparam \inst|WideOr6~0 .sum_lutc_input = "datac";
defparam \inst|WideOr6~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N2
maxii_lcell \inst|state_cnt_nxt[0]~1 (
// Equation(s):
// \inst|state_cnt_nxt[0]~1_combout  = (\inst|state [0] & (!\inst|state [4] & (\inst|command[4]~4_combout ))) # (!\inst|state [0] & (((\inst|WideOr6~0_combout ))))

	.clk(gnd),
	.dataa(\inst|state [4]),
	.datab(\inst|state [0]),
	.datac(\inst|command[4]~4_combout ),
	.datad(\inst|WideOr6~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|state_cnt_nxt[0]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|state_cnt_nxt[0]~1 .lut_mask = "7340";
defparam \inst|state_cnt_nxt[0]~1 .operation_mode = "normal";
defparam \inst|state_cnt_nxt[0]~1 .output_mode = "comb_only";
defparam \inst|state_cnt_nxt[0]~1 .register_cascade_mode = "off";
defparam \inst|state_cnt_nxt[0]~1 .sum_lutc_input = "datac";
defparam \inst|state_cnt_nxt[0]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N3
maxii_lcell \inst|state_cnt_nxt[0]~2 (
// Equation(s):
// \inst|state_cnt_nxt[0]~2_combout  = (!\inst|WideNor0~combout  & (((\inst|Equal7~0_combout  & \inst|state_cnt_nxt[0]~1_combout ))))

	.clk(gnd),
	.dataa(\inst|WideNor0~combout ),
	.datab(vcc),
	.datac(\inst|Equal7~0_combout ),
	.datad(\inst|state_cnt_nxt[0]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|state_cnt_nxt[0]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|state_cnt_nxt[0]~2 .lut_mask = "5000";
defparam \inst|state_cnt_nxt[0]~2 .operation_mode = "normal";
defparam \inst|state_cnt_nxt[0]~2 .output_mode = "comb_only";
defparam \inst|state_cnt_nxt[0]~2 .register_cascade_mode = "off";
defparam \inst|state_cnt_nxt[0]~2 .sum_lutc_input = "datac";
defparam \inst|state_cnt_nxt[0]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N4
maxii_lcell \inst|state_cnt[0] (
// Equation(s):
// \inst|state_cnt [0] = DFFEAS((\inst|WideNor0~combout  & (!\inst|state_cnt [0])) # (!\inst|WideNor0~combout  & (((\inst|state_cnt_nxt[0]~2_combout )))), GLOBAL(\MCO_clk~combout ), VCC, , , VCC, , , !\inst1|ram_rst~regout )

	.clk(\MCO_clk~combout ),
	.dataa(\inst|state_cnt [0]),
	.datab(\inst|WideNor0~combout ),
	.datac(vcc),
	.datad(\inst|state_cnt_nxt[0]~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst1|ram_rst~regout ),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|state_cnt [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|state_cnt[0] .lut_mask = "7744";
defparam \inst|state_cnt[0] .operation_mode = "normal";
defparam \inst|state_cnt[0] .output_mode = "reg_only";
defparam \inst|state_cnt[0] .register_cascade_mode = "off";
defparam \inst|state_cnt[0] .sum_lutc_input = "datac";
defparam \inst|state_cnt[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y7_N9
maxii_lcell \inst|Add0~2 (
// Equation(s):
// \inst|Add0~2_combout  = \inst|state_cnt [0] $ ((((\inst|state_cnt [1]))))

	.clk(gnd),
	.dataa(\inst|state_cnt [0]),
	.datab(vcc),
	.datac(\inst|state_cnt [1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|Add0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|Add0~2 .lut_mask = "5a5a";
defparam \inst|Add0~2 .operation_mode = "normal";
defparam \inst|Add0~2 .output_mode = "comb_only";
defparam \inst|Add0~2 .register_cascade_mode = "off";
defparam \inst|Add0~2 .sum_lutc_input = "datac";
defparam \inst|Add0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N4
maxii_lcell \inst|WideOr5~0 (
// Equation(s):
// \inst|WideOr5~0_combout  = (\inst|state [1] & (!\inst|state [2] & (\inst|state [3] $ (\inst|state [0])))) # (!\inst|state [1] & (\inst|state [3] & (!\inst|state [0] & \inst|state [2])))

	.clk(gnd),
	.dataa(\inst|state [1]),
	.datab(\inst|state [3]),
	.datac(\inst|state [0]),
	.datad(\inst|state [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|WideOr5~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|WideOr5~0 .lut_mask = "0428";
defparam \inst|WideOr5~0 .operation_mode = "normal";
defparam \inst|WideOr5~0 .output_mode = "comb_only";
defparam \inst|WideOr5~0 .register_cascade_mode = "off";
defparam \inst|WideOr5~0 .sum_lutc_input = "datac";
defparam \inst|WideOr5~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N2
maxii_lcell \inst|state_cnt_nxt[1]~0 (
// Equation(s):
// \inst|state_cnt_nxt[1]~0_combout  = (!\inst|WideNor0~combout  & (!\inst|state [4] & (\inst|Equal7~0_combout  & \inst|WideOr5~0_combout )))

	.clk(gnd),
	.dataa(\inst|WideNor0~combout ),
	.datab(\inst|state [4]),
	.datac(\inst|Equal7~0_combout ),
	.datad(\inst|WideOr5~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|state_cnt_nxt[1]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|state_cnt_nxt[1]~0 .lut_mask = "1000";
defparam \inst|state_cnt_nxt[1]~0 .operation_mode = "normal";
defparam \inst|state_cnt_nxt[1]~0 .output_mode = "comb_only";
defparam \inst|state_cnt_nxt[1]~0 .register_cascade_mode = "off";
defparam \inst|state_cnt_nxt[1]~0 .sum_lutc_input = "datac";
defparam \inst|state_cnt_nxt[1]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N0
maxii_lcell \inst|state_cnt[1] (
// Equation(s):
// \inst|state_cnt [1] = DFFEAS((\inst|WideNor0~combout  & (!\inst|Add0~2_combout )) # (!\inst|WideNor0~combout  & (((\inst|state_cnt_nxt[1]~0_combout )))), GLOBAL(\MCO_clk~combout ), VCC, , , VCC, , , !\inst1|ram_rst~regout )

	.clk(\MCO_clk~combout ),
	.dataa(\inst|WideNor0~combout ),
	.datab(\inst|Add0~2_combout ),
	.datac(vcc),
	.datad(\inst|state_cnt_nxt[1]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst1|ram_rst~regout ),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|state_cnt [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|state_cnt[1] .lut_mask = "7722";
defparam \inst|state_cnt[1] .operation_mode = "normal";
defparam \inst|state_cnt[1] .output_mode = "reg_only";
defparam \inst|state_cnt[1] .register_cascade_mode = "off";
defparam \inst|state_cnt[1] .sum_lutc_input = "datac";
defparam \inst|state_cnt[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y7_N7
maxii_lcell \inst|Add0~1 (
// Equation(s):
// \inst|Add0~1_combout  = \inst|state_cnt [2] $ (((\inst|state_cnt [1]) # ((\inst|state_cnt [0]))))

	.clk(gnd),
	.dataa(\inst|state_cnt [2]),
	.datab(\inst|state_cnt [1]),
	.datac(\inst|state_cnt [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|Add0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|Add0~1 .lut_mask = "5656";
defparam \inst|Add0~1 .operation_mode = "normal";
defparam \inst|Add0~1 .output_mode = "comb_only";
defparam \inst|Add0~1 .register_cascade_mode = "off";
defparam \inst|Add0~1 .sum_lutc_input = "datac";
defparam \inst|Add0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N5
maxii_lcell \inst|state_cnt[2] (
// Equation(s):
// \inst|state_cnt [2] = DFFEAS((\inst|WideNor0~combout  & (!\inst|Add0~1_combout )) # (!\inst|WideNor0~combout  & (((\inst|state_cnt_nxt[1]~0_combout )))), GLOBAL(\MCO_clk~combout ), VCC, , , VCC, , , !\inst1|ram_rst~regout )

	.clk(\MCO_clk~combout ),
	.dataa(\inst|WideNor0~combout ),
	.datab(\inst|Add0~1_combout ),
	.datac(vcc),
	.datad(\inst|state_cnt_nxt[1]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst1|ram_rst~regout ),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|state_cnt [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|state_cnt[2] .lut_mask = "7722";
defparam \inst|state_cnt[2] .operation_mode = "normal";
defparam \inst|state_cnt[2] .output_mode = "reg_only";
defparam \inst|state_cnt[2] .register_cascade_mode = "off";
defparam \inst|state_cnt[2] .sum_lutc_input = "datac";
defparam \inst|state_cnt[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y7_N8
maxii_lcell \inst|Add0~0 (
// Equation(s):
// \inst|Add0~0_combout  = \inst|state_cnt [3] $ (((\inst|state_cnt [2]) # ((\inst|state_cnt [1]) # (\inst|state_cnt [0]))))

	.clk(gnd),
	.dataa(\inst|state_cnt [2]),
	.datab(\inst|state_cnt [1]),
	.datac(\inst|state_cnt [0]),
	.datad(\inst|state_cnt [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|Add0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|Add0~0 .lut_mask = "01fe";
defparam \inst|Add0~0 .operation_mode = "normal";
defparam \inst|Add0~0 .output_mode = "comb_only";
defparam \inst|Add0~0 .register_cascade_mode = "off";
defparam \inst|Add0~0 .sum_lutc_input = "datac";
defparam \inst|Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N1
maxii_lcell \inst|state_cnt[3] (
// Equation(s):
// \inst|state_cnt [3] = DFFEAS((\inst|WideNor0~combout  & (((!\inst|Add0~0_combout )))), GLOBAL(\MCO_clk~combout ), VCC, , , VCC, , , !\inst1|ram_rst~regout )

	.clk(\MCO_clk~combout ),
	.dataa(\inst|WideNor0~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|Add0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst1|ram_rst~regout ),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|state_cnt [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|state_cnt[3] .lut_mask = "00aa";
defparam \inst|state_cnt[3] .operation_mode = "normal";
defparam \inst|state_cnt[3] .output_mode = "reg_only";
defparam \inst|state_cnt[3] .register_cascade_mode = "off";
defparam \inst|state_cnt[3] .sum_lutc_input = "datac";
defparam \inst|state_cnt[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y7_N6
maxii_lcell \inst|WideNor0 (
// Equation(s):
// \inst|WideNor0~combout  = (\inst|state_cnt [2]) # ((\inst|state_cnt [1]) # ((\inst|state_cnt [0]) # (\inst|state_cnt [3])))

	.clk(gnd),
	.dataa(\inst|state_cnt [2]),
	.datab(\inst|state_cnt [1]),
	.datac(\inst|state_cnt [0]),
	.datad(\inst|state_cnt [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|WideNor0~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|WideNor0 .lut_mask = "fffe";
defparam \inst|WideNor0 .operation_mode = "normal";
defparam \inst|WideNor0 .output_mode = "comb_only";
defparam \inst|WideNor0 .register_cascade_mode = "off";
defparam \inst|WideNor0 .sum_lutc_input = "datac";
defparam \inst|WideNor0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N6
maxii_lcell \inst|WideOr2~0 (
// Equation(s):
// \inst|WideOr2~0_combout  = (\inst|state [0] & ((\inst|state [1] & ((!\inst|state [2]))) # (!\inst|state [1] & (\inst|state [3])))) # (!\inst|state [0] & (((\inst|state [3] & \inst|state [2]))))

	.clk(gnd),
	.dataa(\inst|state [1]),
	.datab(\inst|state [3]),
	.datac(\inst|state [0]),
	.datad(\inst|state [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|WideOr2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|WideOr2~0 .lut_mask = "4ce0";
defparam \inst|WideOr2~0 .operation_mode = "normal";
defparam \inst|WideOr2~0 .output_mode = "comb_only";
defparam \inst|WideOr2~0 .register_cascade_mode = "off";
defparam \inst|WideOr2~0 .sum_lutc_input = "datac";
defparam \inst|WideOr2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N7
maxii_lcell \inst|state[2]~14 (
// Equation(s):
// \inst|state[2]~14_combout  = (\inst|state [4] & (\inst|state [0] & (\inst|command[4]~4_combout ))) # (!\inst|state [4] & (((\inst|WideOr2~0_combout ))))

	.clk(gnd),
	.dataa(\inst|state [4]),
	.datab(\inst|state [0]),
	.datac(\inst|command[4]~4_combout ),
	.datad(\inst|WideOr2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|state[2]~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|state[2]~14 .lut_mask = "d580";
defparam \inst|state[2]~14 .operation_mode = "normal";
defparam \inst|state[2]~14 .output_mode = "comb_only";
defparam \inst|state[2]~14 .register_cascade_mode = "off";
defparam \inst|state[2]~14 .sum_lutc_input = "datac";
defparam \inst|state[2]~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N1
maxii_lcell \inst|state[2] (
// Equation(s):
// \inst|state [2] = DFFEAS((\inst|state[3]~5_combout  & ((\inst|WideNor0~combout  & (\inst|state [2])) # (!\inst|WideNor0~combout  & ((\inst|state[2]~14_combout ))))), GLOBAL(\MCO_clk~combout ), VCC, , , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst|state [2]),
	.datab(\inst|state[3]~5_combout ),
	.datac(\inst|WideNor0~combout ),
	.datad(\inst|state[2]~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|state [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|state[2] .lut_mask = "8c80";
defparam \inst|state[2] .operation_mode = "normal";
defparam \inst|state[2] .output_mode = "reg_only";
defparam \inst|state[2] .register_cascade_mode = "off";
defparam \inst|state[2] .sum_lutc_input = "datac";
defparam \inst|state[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N6
maxii_lcell \inst|Equal7~0 (
// Equation(s):
// \inst|Equal7~0_combout  = (\inst|state [2]) # ((\inst|state [0]) # ((\inst|state [3]) # (!\inst|state[0]~0_combout )))

	.clk(gnd),
	.dataa(\inst|state [2]),
	.datab(\inst|state [0]),
	.datac(\inst|state [3]),
	.datad(\inst|state[0]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|Equal7~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|Equal7~0 .lut_mask = "feff";
defparam \inst|Equal7~0 .operation_mode = "normal";
defparam \inst|Equal7~0 .output_mode = "comb_only";
defparam \inst|Equal7~0 .register_cascade_mode = "off";
defparam \inst|Equal7~0 .sum_lutc_input = "datac";
defparam \inst|Equal7~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N3
maxii_lcell \inst|WideOr0~0 (
// Equation(s):
// \inst|WideOr0~0_combout  = (\inst|state [2]) # ((\inst|state [1] & (\inst|state [0] & \inst|state [3])))

	.clk(gnd),
	.dataa(\inst|state [1]),
	.datab(\inst|state [2]),
	.datac(\inst|state [0]),
	.datad(\inst|state [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|WideOr0~0 .lut_mask = "eccc";
defparam \inst|WideOr0~0 .operation_mode = "normal";
defparam \inst|WideOr0~0 .output_mode = "comb_only";
defparam \inst|WideOr0~0 .register_cascade_mode = "off";
defparam \inst|WideOr0~0 .sum_lutc_input = "datac";
defparam \inst|WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N4
maxii_lcell \inst|state[4]~3 (
// Equation(s):
// \inst|state[4]~3_combout  = (\inst|state [4] & (((\inst|WideNor0~combout  & \inst|Equal7~0_combout )) # (!\inst|WideOr0~0_combout )))

	.clk(gnd),
	.dataa(\inst|WideNor0~combout ),
	.datab(\inst|Equal7~0_combout ),
	.datac(\inst|state [4]),
	.datad(\inst|WideOr0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|state[4]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|state[4]~3 .lut_mask = "80f0";
defparam \inst|state[4]~3 .operation_mode = "normal";
defparam \inst|state[4]~3 .output_mode = "comb_only";
defparam \inst|state[4]~3 .register_cascade_mode = "off";
defparam \inst|state[4]~3 .sum_lutc_input = "datac";
defparam \inst|state[4]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N5
maxii_lcell \inst|state[4]~2 (
// Equation(s):
// \inst|state[4]~2_combout  = (!\inst|refresh_cnt [9] & (\inst|LessThan0~2_combout  & ((\inst1|ram_wr_enable~regout ) # (\inst1|ram_rd_enable~regout ))))

	.clk(gnd),
	.dataa(\inst1|ram_wr_enable~regout ),
	.datab(\inst|refresh_cnt [9]),
	.datac(\inst1|ram_rd_enable~regout ),
	.datad(\inst|LessThan0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|state[4]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|state[4]~2 .lut_mask = "3200";
defparam \inst|state[4]~2 .operation_mode = "normal";
defparam \inst|state[4]~2 .output_mode = "comb_only";
defparam \inst|state[4]~2 .register_cascade_mode = "off";
defparam \inst|state[4]~2 .sum_lutc_input = "datac";
defparam \inst|state[4]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N5
maxii_lcell \inst|state[4] (
// Equation(s):
// \inst|state [4] = DFFEAS((\inst1|ram_rst~regout  & ((\inst|state[4]~3_combout ) # ((!\inst|Equal7~0_combout  & \inst|state[4]~2_combout )))), GLOBAL(\MCO_clk~combout ), VCC, , , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst|Equal7~0_combout ),
	.datab(\inst1|ram_rst~regout ),
	.datac(\inst|state[4]~3_combout ),
	.datad(\inst|state[4]~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|state [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|state[4] .lut_mask = "c4c0";
defparam \inst|state[4] .operation_mode = "normal";
defparam \inst|state[4] .output_mode = "reg_only";
defparam \inst|state[4] .register_cascade_mode = "off";
defparam \inst|state[4] .sum_lutc_input = "datac";
defparam \inst|state[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N2
maxii_lcell \inst|busy (
// Equation(s):
// \inst|busy~regout  = DFFEAS((((\inst|state [4] & \inst1|ram_rst~regout ))), GLOBAL(\MCO_clk~combout ), VCC, , , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|state [4]),
	.datad(\inst1|ram_rst~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|busy~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|busy .lut_mask = "f000";
defparam \inst|busy .operation_mode = "normal";
defparam \inst|busy .output_mode = "reg_only";
defparam \inst|busy .register_cascade_mode = "off";
defparam \inst|busy .sum_lutc_input = "datac";
defparam \inst|busy .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N0
maxii_lcell \inst1|Selector32~12 (
// Equation(s):
// \inst1|Selector32~12_combout  = (!\inst1|state [4] & (\inst1|state [2] & (!\inst1|state [0] & \inst1|state [1])))

	.clk(gnd),
	.dataa(\inst1|state [4]),
	.datab(\inst1|state [2]),
	.datac(\inst1|state [0]),
	.datad(\inst1|state [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Selector32~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Selector32~12 .lut_mask = "0400";
defparam \inst1|Selector32~12 .operation_mode = "normal";
defparam \inst1|Selector32~12 .output_mode = "comb_only";
defparam \inst1|Selector32~12 .register_cascade_mode = "off";
defparam \inst1|Selector32~12 .sum_lutc_input = "datac";
defparam \inst1|Selector32~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N5
maxii_lcell \inst1|Selector32~13 (
// Equation(s):
// \inst1|Selector32~13_combout  = ((\inst|busy~regout  & (!\inst1|Selector32~25_combout )) # (!\inst|busy~regout  & ((!\inst1|Selector32~12_combout )))) # (!\inst1|state [3])

	.clk(gnd),
	.dataa(\inst1|state [3]),
	.datab(\inst1|Selector32~25_combout ),
	.datac(\inst|busy~regout ),
	.datad(\inst1|Selector32~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Selector32~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Selector32~13 .lut_mask = "757f";
defparam \inst1|Selector32~13 .operation_mode = "normal";
defparam \inst1|Selector32~13 .output_mode = "comb_only";
defparam \inst1|Selector32~13 .register_cascade_mode = "off";
defparam \inst1|Selector32~13 .sum_lutc_input = "datac";
defparam \inst1|Selector32~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N2
maxii_lcell \inst1|Selector32~10 (
// Equation(s):
// \inst1|Selector32~10_combout  = (\inst1|state [1] & (!\inst1|state [2] & (!\inst1|state [4] & \inst1|state [0])))

	.clk(gnd),
	.dataa(\inst1|state [1]),
	.datab(\inst1|state [2]),
	.datac(\inst1|state [4]),
	.datad(\inst1|state [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Selector32~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Selector32~10 .lut_mask = "0200";
defparam \inst1|Selector32~10 .operation_mode = "normal";
defparam \inst1|Selector32~10 .output_mode = "comb_only";
defparam \inst1|Selector32~10 .register_cascade_mode = "off";
defparam \inst1|Selector32~10 .sum_lutc_input = "datac";
defparam \inst1|Selector32~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N3
maxii_lcell \inst1|Selector32~11 (
// Equation(s):
// \inst1|Selector32~11_combout  = (((\inst1|state [0] & !\inst1|slave_spi|data_ready_out~regout )) # (!\inst1|Selector32~10_combout ))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst1|state [0]),
	.datac(\inst1|slave_spi|data_ready_out~regout ),
	.datad(\inst1|Selector32~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Selector32~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Selector32~11 .lut_mask = "0cff";
defparam \inst1|Selector32~11 .operation_mode = "normal";
defparam \inst1|Selector32~11 .output_mode = "comb_only";
defparam \inst1|Selector32~11 .register_cascade_mode = "off";
defparam \inst1|Selector32~11 .sum_lutc_input = "datac";
defparam \inst1|Selector32~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N7
maxii_lcell \inst1|Selector32~15 (
// Equation(s):
// \inst1|Selector32~15_combout  = (((\inst1|Selector32~14_combout  & \inst1|state [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|Selector32~14_combout ),
	.datad(\inst1|state [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Selector32~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Selector32~15 .lut_mask = "f000";
defparam \inst1|Selector32~15 .operation_mode = "normal";
defparam \inst1|Selector32~15 .output_mode = "comb_only";
defparam \inst1|Selector32~15 .register_cascade_mode = "off";
defparam \inst1|Selector32~15 .sum_lutc_input = "datac";
defparam \inst1|Selector32~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N6
maxii_lcell \inst1|Selector32~16 (
// Equation(s):
// \inst1|Selector32~16_combout  = (\inst1|Selector32~13_combout  & (\inst1|Selector32~11_combout  & ((!\inst1|Selector32~15_combout ) # (!\inst|rd_ready_r~regout ))))

	.clk(gnd),
	.dataa(\inst1|Selector32~13_combout ),
	.datab(\inst|rd_ready_r~regout ),
	.datac(\inst1|Selector32~11_combout ),
	.datad(\inst1|Selector32~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Selector32~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Selector32~16 .lut_mask = "20a0";
defparam \inst1|Selector32~16 .operation_mode = "normal";
defparam \inst1|Selector32~16 .output_mode = "comb_only";
defparam \inst1|Selector32~16 .register_cascade_mode = "off";
defparam \inst1|Selector32~16 .sum_lutc_input = "datac";
defparam \inst1|Selector32~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N4
maxii_lcell \inst1|Selector32~22 (
// Equation(s):
// \inst1|Selector32~22_combout  = (!\inst1|state [0] & (!\inst1|state [4] & (\inst1|state [2] & !\inst1|state [1])))

	.clk(gnd),
	.dataa(\inst1|state [0]),
	.datab(\inst1|state [4]),
	.datac(\inst1|state [2]),
	.datad(\inst1|state [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Selector32~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Selector32~22 .lut_mask = "0010";
defparam \inst1|Selector32~22 .operation_mode = "normal";
defparam \inst1|Selector32~22 .output_mode = "comb_only";
defparam \inst1|Selector32~22 .register_cascade_mode = "off";
defparam \inst1|Selector32~22 .sum_lutc_input = "datac";
defparam \inst1|Selector32~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N8
maxii_lcell \inst1|Selector32~23 (
// Equation(s):
// \inst1|Selector32~23_combout  = (\inst1|Selector32~21_combout  & ((\inst1|slave_spi|data_ready_out~regout ) # ((\inst1|state [0]) # (!\inst1|Selector32~22_combout ))))

	.clk(gnd),
	.dataa(\inst1|slave_spi|data_ready_out~regout ),
	.datab(\inst1|state [0]),
	.datac(\inst1|Selector32~22_combout ),
	.datad(\inst1|Selector32~21_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Selector32~23_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Selector32~23 .lut_mask = "ef00";
defparam \inst1|Selector32~23 .operation_mode = "normal";
defparam \inst1|Selector32~23 .output_mode = "comb_only";
defparam \inst1|Selector32~23 .register_cascade_mode = "off";
defparam \inst1|Selector32~23 .sum_lutc_input = "datac";
defparam \inst1|Selector32~23 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N9
maxii_lcell \inst1|state[0] (
// Equation(s):
// \inst1|state [0] = DFFEAS((\inst1|Selector32~27_combout  & (\inst1|Selector32~17_combout  & (\inst1|Selector32~16_combout  & \inst1|Selector32~23_combout ))), GLOBAL(\MCO_clk~combout ), VCC, , , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|Selector32~27_combout ),
	.datab(\inst1|Selector32~17_combout ),
	.datac(\inst1|Selector32~16_combout ),
	.datad(\inst1|Selector32~23_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|state [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|state[0] .lut_mask = "8000";
defparam \inst1|state[0] .operation_mode = "normal";
defparam \inst1|state[0] .output_mode = "reg_only";
defparam \inst1|state[0] .register_cascade_mode = "off";
defparam \inst1|state[0] .sum_lutc_input = "datac";
defparam \inst1|state[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N4
maxii_lcell \inst1|Selector29~12 (
// Equation(s):
// \inst1|Selector29~12_combout  = (!\inst1|state [4] & ((\inst1|state [2] $ (\inst1|state [1])) # (!\inst1|state [0])))

	.clk(gnd),
	.dataa(\inst1|state [2]),
	.datab(\inst1|state [0]),
	.datac(\inst1|state [1]),
	.datad(\inst1|state [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Selector29~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Selector29~12 .lut_mask = "007b";
defparam \inst1|Selector29~12 .operation_mode = "normal";
defparam \inst1|Selector29~12 .output_mode = "comb_only";
defparam \inst1|Selector29~12 .register_cascade_mode = "off";
defparam \inst1|Selector29~12 .sum_lutc_input = "datac";
defparam \inst1|Selector29~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N5
maxii_lcell \inst1|Selector32~19 (
// Equation(s):
// \inst1|Selector32~19_combout  = (!\inst1|state [2] & (!\inst1|state [1] & (\inst1|state [0] & !\inst1|state [4])))

	.clk(gnd),
	.dataa(\inst1|state [2]),
	.datab(\inst1|state [1]),
	.datac(\inst1|state [0]),
	.datad(\inst1|state [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Selector32~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Selector32~19 .lut_mask = "0010";
defparam \inst1|Selector32~19 .operation_mode = "normal";
defparam \inst1|Selector32~19 .output_mode = "comb_only";
defparam \inst1|Selector32~19 .register_cascade_mode = "off";
defparam \inst1|Selector32~19 .sum_lutc_input = "datac";
defparam \inst1|Selector32~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N9
maxii_lcell \inst1|Selector29~10 (
// Equation(s):
// \inst1|Selector29~10_combout  = (\inst1|Selector32~19_combout  & (((!\inst|rd_ready_r~regout  & \inst1|Selector32~14_combout )) # (!\inst|busy~regout ))) # (!\inst1|Selector32~19_combout  & (((!\inst|rd_ready_r~regout  & \inst1|Selector32~14_combout ))))

	.clk(gnd),
	.dataa(\inst1|Selector32~19_combout ),
	.datab(\inst|busy~regout ),
	.datac(\inst|rd_ready_r~regout ),
	.datad(\inst1|Selector32~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Selector29~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Selector29~10 .lut_mask = "2f22";
defparam \inst1|Selector29~10 .operation_mode = "normal";
defparam \inst1|Selector29~10 .output_mode = "comb_only";
defparam \inst1|Selector29~10 .register_cascade_mode = "off";
defparam \inst1|Selector29~10 .sum_lutc_input = "datac";
defparam \inst1|Selector29~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N7
maxii_lcell \inst1|Selector29~9 (
// Equation(s):
// \inst1|Selector29~9_combout  = (\inst1|slave_spi|data_ready_out~regout  & ((\inst1|Selector29~8 ) # ((!\inst1|state [3] & \inst1|Selector32~14_combout ))))

	.clk(gnd),
	.dataa(\inst1|state [3]),
	.datab(\inst1|slave_spi|data_ready_out~regout ),
	.datac(\inst1|Selector32~14_combout ),
	.datad(\inst1|Selector29~8 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Selector29~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Selector29~9 .lut_mask = "cc40";
defparam \inst1|Selector29~9 .operation_mode = "normal";
defparam \inst1|Selector29~9 .output_mode = "comb_only";
defparam \inst1|Selector29~9 .register_cascade_mode = "off";
defparam \inst1|Selector29~9 .sum_lutc_input = "datac";
defparam \inst1|Selector29~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N0
maxii_lcell \inst1|state[3] (
// Equation(s):
// \inst1|state [3] = DFFEAS((\inst1|Selector29~9_combout ) # ((\inst1|state [3] & ((\inst1|Selector29~12_combout ) # (\inst1|Selector29~10_combout )))), GLOBAL(\MCO_clk~combout ), VCC, , , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|Selector29~12_combout ),
	.datab(\inst1|state [3]),
	.datac(\inst1|Selector29~10_combout ),
	.datad(\inst1|Selector29~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|state [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|state[3] .lut_mask = "ffc8";
defparam \inst1|state[3] .operation_mode = "normal";
defparam \inst1|state[3] .output_mode = "reg_only";
defparam \inst1|state[3] .register_cascade_mode = "off";
defparam \inst1|state[3] .sum_lutc_input = "datac";
defparam \inst1|state[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N8
maxii_lcell \inst1|Selector32~9 (
// Equation(s):
// \inst1|Selector32~9_combout  = (!\inst1|state [2] & (\inst1|state [4] & (!\inst1|state [1] & \inst1|state [0])))

	.clk(gnd),
	.dataa(\inst1|state [2]),
	.datab(\inst1|state [4]),
	.datac(\inst1|state [1]),
	.datad(\inst1|state [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Selector32~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Selector32~9 .lut_mask = "0400";
defparam \inst1|Selector32~9 .operation_mode = "normal";
defparam \inst1|Selector32~9 .output_mode = "comb_only";
defparam \inst1|Selector32~9 .register_cascade_mode = "off";
defparam \inst1|Selector32~9 .sum_lutc_input = "datac";
defparam \inst1|Selector32~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N3
maxii_lcell \inst1|Selector32~18 (
// Equation(s):
// \inst1|Selector32~18_combout  = (\inst1|state [2] & (!\inst1|state [1] & (\inst1|state [0] & !\inst1|state [4])))

	.clk(gnd),
	.dataa(\inst1|state [2]),
	.datab(\inst1|state [1]),
	.datac(\inst1|state [0]),
	.datad(\inst1|state [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Selector32~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Selector32~18 .lut_mask = "0020";
defparam \inst1|Selector32~18 .operation_mode = "normal";
defparam \inst1|Selector32~18 .output_mode = "comb_only";
defparam \inst1|Selector32~18 .register_cascade_mode = "off";
defparam \inst1|Selector32~18 .sum_lutc_input = "datac";
defparam \inst1|Selector32~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N6
maxii_lcell \inst1|Selector32~20 (
// Equation(s):
// \inst1|Selector32~20_combout  = (\inst1|state [3] & ((\inst|busy~regout  & (!\inst1|Selector32~19_combout )) # (!\inst|busy~regout  & ((!\inst1|Selector32~18_combout ))))) # (!\inst1|state [3] & (((!\inst1|Selector32~19_combout ))))

	.clk(gnd),
	.dataa(\inst1|state [3]),
	.datab(\inst|busy~regout ),
	.datac(\inst1|Selector32~19_combout ),
	.datad(\inst1|Selector32~18_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Selector32~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Selector32~20 .lut_mask = "0d2f";
defparam \inst1|Selector32~20 .operation_mode = "normal";
defparam \inst1|Selector32~20 .output_mode = "comb_only";
defparam \inst1|Selector32~20 .register_cascade_mode = "off";
defparam \inst1|Selector32~20 .sum_lutc_input = "datac";
defparam \inst1|Selector32~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N4
maxii_lcell \inst1|Selector32~21 (
// Equation(s):
// \inst1|Selector32~21_combout  = (\inst1|Selector32~20_combout  & (((\inst1|state [3]) # (!\inst1|Selector32~9_combout )) # (!\inst1|Equal3~0_combout )))

	.clk(gnd),
	.dataa(\inst1|Equal3~0_combout ),
	.datab(\inst1|state [3]),
	.datac(\inst1|Selector32~9_combout ),
	.datad(\inst1|Selector32~20_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Selector32~21_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Selector32~21 .lut_mask = "df00";
defparam \inst1|Selector32~21 .operation_mode = "normal";
defparam \inst1|Selector32~21 .output_mode = "comb_only";
defparam \inst1|Selector32~21 .register_cascade_mode = "off";
defparam \inst1|Selector32~21 .sum_lutc_input = "datac";
defparam \inst1|Selector32~21 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N8
maxii_lcell \inst1|Selector31~1 (
// Equation(s):
// \inst1|Selector31~1_combout  = (\inst1|Selector32~12_combout ) # ((\inst1|Selector32~15_combout ) # ((\inst1|Selector32~18_combout  & \inst1|Selector31~0 )))

	.clk(gnd),
	.dataa(\inst1|Selector32~18_combout ),
	.datab(\inst1|Selector31~0 ),
	.datac(\inst1|Selector32~12_combout ),
	.datad(\inst1|Selector32~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Selector31~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Selector31~1 .lut_mask = "fff8";
defparam \inst1|Selector31~1 .operation_mode = "normal";
defparam \inst1|Selector31~1 .output_mode = "comb_only";
defparam \inst1|Selector31~1 .register_cascade_mode = "off";
defparam \inst1|Selector31~1 .sum_lutc_input = "datac";
defparam \inst1|Selector31~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N3
maxii_lcell \inst1|Selector31~2 (
// Equation(s):
// \inst1|Selector31~2_combout  = (\inst1|Selector32~7_combout  & (((!\inst1|Equal2~1 ) # (!\inst1|slave_spi|byte_data_recv [1])) # (!\inst1|Selector31~0 )))

	.clk(gnd),
	.dataa(\inst1|Selector31~0 ),
	.datab(\inst1|slave_spi|byte_data_recv [1]),
	.datac(\inst1|Equal2~1 ),
	.datad(\inst1|Selector32~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Selector31~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Selector31~2 .lut_mask = "7f00";
defparam \inst1|Selector31~2 .operation_mode = "normal";
defparam \inst1|Selector31~2 .output_mode = "comb_only";
defparam \inst1|Selector31~2 .register_cascade_mode = "off";
defparam \inst1|Selector31~2 .sum_lutc_input = "datac";
defparam \inst1|Selector31~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N8
maxii_lcell \inst1|Selector31~3 (
// Equation(s):
// \inst1|Selector31~3_combout  = (\inst1|state [1] & (!\inst1|slave_spi|data_ready_out~regout  & ((\inst1|Selector32~10_combout ) # (\inst1|Selector32~14_combout ))))

	.clk(gnd),
	.dataa(\inst1|state [1]),
	.datab(\inst1|Selector32~10_combout ),
	.datac(\inst1|slave_spi|data_ready_out~regout ),
	.datad(\inst1|Selector32~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Selector31~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Selector31~3 .lut_mask = "0a08";
defparam \inst1|Selector31~3 .operation_mode = "normal";
defparam \inst1|Selector31~3 .output_mode = "comb_only";
defparam \inst1|Selector31~3 .register_cascade_mode = "off";
defparam \inst1|Selector31~3 .sum_lutc_input = "datac";
defparam \inst1|Selector31~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N2
maxii_lcell \inst1|state[1] (
// Equation(s):
// \inst1|state [1] = DFFEAS(((\inst1|Selector31~1_combout ) # ((\inst1|Selector31~2_combout ) # (\inst1|Selector31~3_combout ))) # (!\inst1|Selector32~21_combout ), GLOBAL(\MCO_clk~combout ), VCC, , , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|Selector32~21_combout ),
	.datab(\inst1|Selector31~1_combout ),
	.datac(\inst1|Selector31~2_combout ),
	.datad(\inst1|Selector31~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|state [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|state[1] .lut_mask = "fffd";
defparam \inst1|state[1] .operation_mode = "normal";
defparam \inst1|state[1] .output_mode = "reg_only";
defparam \inst1|state[1] .register_cascade_mode = "off";
defparam \inst1|state[1] .sum_lutc_input = "datac";
defparam \inst1|state[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N0
maxii_lcell \inst1|Selector32~14 (
// Equation(s):
// \inst1|Selector32~14_combout  = (!\inst1|state [4] & (\inst1|state [1] & (\inst1|state [0] & \inst1|state [2])))

	.clk(gnd),
	.dataa(\inst1|state [4]),
	.datab(\inst1|state [1]),
	.datac(\inst1|state [0]),
	.datad(\inst1|state [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Selector32~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Selector32~14 .lut_mask = "4000";
defparam \inst1|Selector32~14 .operation_mode = "normal";
defparam \inst1|Selector32~14 .output_mode = "comb_only";
defparam \inst1|Selector32~14 .register_cascade_mode = "off";
defparam \inst1|Selector32~14 .sum_lutc_input = "datac";
defparam \inst1|Selector32~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N3
maxii_lcell \inst1|Selector30~9 (
// Equation(s):
// \inst1|Selector30~9_combout  = ((\inst1|state [3] & (!\inst|rd_ready_r~regout )) # (!\inst1|state [3] & ((!\inst1|slave_spi|data_ready_out~regout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst|rd_ready_r~regout ),
	.datac(\inst1|state [3]),
	.datad(\inst1|slave_spi|data_ready_out~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Selector30~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Selector30~9 .lut_mask = "303f";
defparam \inst1|Selector30~9 .operation_mode = "normal";
defparam \inst1|Selector30~9 .output_mode = "comb_only";
defparam \inst1|Selector30~9 .register_cascade_mode = "off";
defparam \inst1|Selector30~9 .sum_lutc_input = "datac";
defparam \inst1|Selector30~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N5
maxii_lcell \inst1|Selector30~11 (
// Equation(s):
// \inst1|Selector30~11_combout  = ((\inst1|state [4]) # ((\inst1|state [0] & \inst1|state [1]))) # (!\inst1|state [2])

	.clk(gnd),
	.dataa(\inst1|state [2]),
	.datab(\inst1|state [0]),
	.datac(\inst1|state [1]),
	.datad(\inst1|state [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Selector30~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Selector30~11 .lut_mask = "ffd5";
defparam \inst1|Selector30~11 .operation_mode = "normal";
defparam \inst1|Selector30~11 .output_mode = "comb_only";
defparam \inst1|Selector30~11 .register_cascade_mode = "off";
defparam \inst1|Selector30~11 .sum_lutc_input = "datac";
defparam \inst1|Selector30~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N0
maxii_lcell \inst1|Selector30~8 (
// Equation(s):
// \inst1|Selector30~8_combout  = ((\inst1|Selector32~10_combout  & ((\inst1|state [2]) # (\inst1|slave_spi|data_ready_out~regout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst1|state [2]),
	.datac(\inst1|slave_spi|data_ready_out~regout ),
	.datad(\inst1|Selector32~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Selector30~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Selector30~8 .lut_mask = "fc00";
defparam \inst1|Selector30~8 .operation_mode = "normal";
defparam \inst1|Selector30~8 .output_mode = "comb_only";
defparam \inst1|Selector30~8 .register_cascade_mode = "off";
defparam \inst1|Selector30~8 .sum_lutc_input = "datac";
defparam \inst1|Selector30~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N7
maxii_lcell \inst1|state[2] (
// Equation(s):
// \inst1|state [2] = DFFEAS(((\inst1|Selector30~8_combout ) # ((\inst1|Selector32~14_combout  & \inst1|Selector30~9_combout ))) # (!\inst1|Selector30~11_combout ), GLOBAL(\MCO_clk~combout ), VCC, , , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|Selector32~14_combout ),
	.datab(\inst1|Selector30~9_combout ),
	.datac(\inst1|Selector30~11_combout ),
	.datad(\inst1|Selector30~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|state [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|state[2] .lut_mask = "ff8f";
defparam \inst1|state[2] .operation_mode = "normal";
defparam \inst1|state[2] .output_mode = "reg_only";
defparam \inst1|state[2] .register_cascade_mode = "off";
defparam \inst1|state[2] .sum_lutc_input = "datac";
defparam \inst1|state[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N4
maxii_lcell \inst1|Selector32~8 (
// Equation(s):
// \inst1|Selector32~8_combout  = (!\inst1|state [2] & (\inst1|state [4] & (!\inst1|state [1] & !\inst1|state [0])))

	.clk(gnd),
	.dataa(\inst1|state [2]),
	.datab(\inst1|state [4]),
	.datac(\inst1|state [1]),
	.datad(\inst1|state [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Selector32~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Selector32~8 .lut_mask = "0004";
defparam \inst1|Selector32~8 .operation_mode = "normal";
defparam \inst1|Selector32~8 .output_mode = "comb_only";
defparam \inst1|Selector32~8 .register_cascade_mode = "off";
defparam \inst1|Selector32~8 .sum_lutc_input = "datac";
defparam \inst1|Selector32~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N4
maxii_lcell \inst1|Selector28~2 (
// Equation(s):
// \inst1|Selector28~2_combout  = (\inst1|slave_spi|data_ready_out~regout  & (\inst1|Equal2~1  & (\inst1|Selector32~7_combout  & \inst1|slave_spi|byte_data_recv [1])))

	.clk(gnd),
	.dataa(\inst1|slave_spi|data_ready_out~regout ),
	.datab(\inst1|Equal2~1 ),
	.datac(\inst1|Selector32~7_combout ),
	.datad(\inst1|slave_spi|byte_data_recv [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Selector28~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Selector28~2 .lut_mask = "8000";
defparam \inst1|Selector28~2 .operation_mode = "normal";
defparam \inst1|Selector28~2 .output_mode = "comb_only";
defparam \inst1|Selector28~2 .register_cascade_mode = "off";
defparam \inst1|Selector28~2 .sum_lutc_input = "datac";
defparam \inst1|Selector28~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N6
maxii_lcell \inst1|Selector28~4 (
// Equation(s):
// \inst1|Selector28~4_combout  = (\inst1|Selector32~9_combout  & (((!\inst1|slave_spi|bit_count [1]) # (!\inst1|slave_spi|bit_count [0])) # (!\inst1|slave_spi|bit_count [2])))

	.clk(gnd),
	.dataa(\inst1|slave_spi|bit_count [2]),
	.datab(\inst1|slave_spi|bit_count [0]),
	.datac(\inst1|slave_spi|bit_count [1]),
	.datad(\inst1|Selector32~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Selector28~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Selector28~4 .lut_mask = "7f00";
defparam \inst1|Selector28~4 .operation_mode = "normal";
defparam \inst1|Selector28~4 .output_mode = "comb_only";
defparam \inst1|Selector28~4 .register_cascade_mode = "off";
defparam \inst1|Selector28~4 .sum_lutc_input = "datac";
defparam \inst1|Selector28~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N1
maxii_lcell \inst1|state[4] (
// Equation(s):
// \inst1|state [4] = DFFEAS((!\inst1|state [3] & ((\inst1|Selector32~8_combout ) # ((\inst1|Selector28~2_combout ) # (\inst1|Selector28~4_combout )))), GLOBAL(\MCO_clk~combout ), VCC, , , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|Selector32~8_combout ),
	.datab(\inst1|Selector28~2_combout ),
	.datac(\inst1|Selector28~4_combout ),
	.datad(\inst1|state [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|state [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|state[4] .lut_mask = "00fe";
defparam \inst1|state[4] .operation_mode = "normal";
defparam \inst1|state[4] .output_mode = "reg_only";
defparam \inst1|state[4] .register_cascade_mode = "off";
defparam \inst1|state[4] .sum_lutc_input = "datac";
defparam \inst1|state[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N7
maxii_lcell \inst1|Equal21~0 (
// Equation(s):
// \inst1|Equal21~0_combout  = (\inst1|state [4] & (!\inst1|state [3] & (\inst1|Equal12~0_combout  & \inst1|state [0])))

	.clk(gnd),
	.dataa(\inst1|state [4]),
	.datab(\inst1|state [3]),
	.datac(\inst1|Equal12~0_combout ),
	.datad(\inst1|state [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Equal21~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Equal21~0 .lut_mask = "2000";
defparam \inst1|Equal21~0 .operation_mode = "normal";
defparam \inst1|Equal21~0 .output_mode = "comb_only";
defparam \inst1|Equal21~0 .register_cascade_mode = "off";
defparam \inst1|Equal21~0 .sum_lutc_input = "datac";
defparam \inst1|Equal21~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N7
maxii_lcell \inst|rd_data_r[8]~1 (
// Equation(s):
// \inst|rd_data_r[8]~1_combout  = (((!\inst|Equal2~1_combout ) # (!\inst1|ram_rst~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|ram_rst~regout ),
	.datad(\inst|Equal2~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|rd_data_r[8]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|rd_data_r[8]~1 .lut_mask = "0fff";
defparam \inst|rd_data_r[8]~1 .operation_mode = "normal";
defparam \inst|rd_data_r[8]~1 .output_mode = "comb_only";
defparam \inst|rd_data_r[8]~1 .register_cascade_mode = "off";
defparam \inst|rd_data_r[8]~1 .sum_lutc_input = "datac";
defparam \inst|rd_data_r[8]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N9
maxii_lcell \inst|rd_data_r[15] (
// Equation(s):
// \inst|rd_data_r [15] = DFFEAS(((\RAM_data~0  & (\inst1|ram_rst~regout ))), GLOBAL(\MCO_clk~combout ), VCC, , \inst|rd_data_r[8]~1_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(\RAM_data~0 ),
	.datac(\inst1|ram_rst~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rd_data_r[8]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|rd_data_r [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|rd_data_r[15] .lut_mask = "c0c0";
defparam \inst|rd_data_r[15] .operation_mode = "normal";
defparam \inst|rd_data_r[15] .output_mode = "reg_only";
defparam \inst|rd_data_r[15] .register_cascade_mode = "off";
defparam \inst|rd_data_r[15] .sum_lutc_input = "datac";
defparam \inst|rd_data_r[15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N4
maxii_lcell \inst1|Equal19~0 (
// Equation(s):
// \inst1|Equal19~0_combout  = (\inst1|state [1] & (\inst1|state [2] & (\inst1|state [3] & \inst1|Selector0~0_combout )))

	.clk(gnd),
	.dataa(\inst1|state [1]),
	.datab(\inst1|state [2]),
	.datac(\inst1|state [3]),
	.datad(\inst1|Selector0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Equal19~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Equal19~0 .lut_mask = "8000";
defparam \inst1|Equal19~0 .operation_mode = "normal";
defparam \inst1|Equal19~0 .output_mode = "comb_only";
defparam \inst1|Equal19~0 .register_cascade_mode = "off";
defparam \inst1|Equal19~0 .sum_lutc_input = "datac";
defparam \inst1|Equal19~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N5
maxii_lcell \inst1|data[4]~0 (
// Equation(s):
// \inst1|data[4]~0_combout  = (!\inst1|state [4] & (\inst1|Selector31~0  & (\inst1|state [2] & \inst1|state [1])))

	.clk(gnd),
	.dataa(\inst1|state [4]),
	.datab(\inst1|Selector31~0 ),
	.datac(\inst1|state [2]),
	.datad(\inst1|state [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|data[4]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|data[4]~0 .lut_mask = "4000";
defparam \inst1|data[4]~0 .operation_mode = "normal";
defparam \inst1|data[4]~0 .output_mode = "comb_only";
defparam \inst1|data[4]~0 .register_cascade_mode = "off";
defparam \inst1|data[4]~0 .sum_lutc_input = "datac";
defparam \inst1|data[4]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N1
maxii_lcell \inst1|data[10]~2 (
// Equation(s):
// \inst1|data[10]~2_combout  = (\inst|rd_ready_r~regout  & ((\inst1|Equal19~0_combout ) # ((\inst1|data[4]~0_combout  & !\inst1|state [0])))) # (!\inst|rd_ready_r~regout  & (\inst1|data[4]~0_combout  & (!\inst1|state [0])))

	.clk(gnd),
	.dataa(\inst|rd_ready_r~regout ),
	.datab(\inst1|data[4]~0_combout ),
	.datac(\inst1|state [0]),
	.datad(\inst1|Equal19~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|data[10]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|data[10]~2 .lut_mask = "ae0c";
defparam \inst1|data[10]~2 .operation_mode = "normal";
defparam \inst1|data[10]~2 .output_mode = "comb_only";
defparam \inst1|data[10]~2 .register_cascade_mode = "off";
defparam \inst1|data[10]~2 .sum_lutc_input = "datac";
defparam \inst1|data[10]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N2
maxii_lcell \inst1|data[15] (
// Equation(s):
// \inst1|data [15] = DFFEAS(((\inst1|Equal19~0_combout  & (\inst|rd_data_r [15])) # (!\inst1|Equal19~0_combout  & ((\inst1|slave_spi|byte_data_recv [7])))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|data[10]~2_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(\inst|rd_data_r [15]),
	.datac(\inst1|slave_spi|byte_data_recv [7]),
	.datad(\inst1|Equal19~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|data[10]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|data [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|data[15] .lut_mask = "ccf0";
defparam \inst1|data[15] .operation_mode = "normal";
defparam \inst1|data[15] .output_mode = "reg_only";
defparam \inst1|data[15] .register_cascade_mode = "off";
defparam \inst1|data[15] .sum_lutc_input = "datac";
defparam \inst1|data[15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N6
maxii_lcell \inst|rd_data_r[7] (
// Equation(s):
// \inst|rd_data_r [7] = DFFEAS((((\RAM_data~8  & \inst1|ram_rst~regout ))), GLOBAL(\MCO_clk~combout ), VCC, , \inst|rd_data_r[8]~1_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\RAM_data~8 ),
	.datad(\inst1|ram_rst~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rd_data_r[8]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|rd_data_r [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|rd_data_r[7] .lut_mask = "f000";
defparam \inst|rd_data_r[7] .operation_mode = "normal";
defparam \inst|rd_data_r[7] .output_mode = "reg_only";
defparam \inst|rd_data_r[7] .register_cascade_mode = "off";
defparam \inst|rd_data_r[7] .sum_lutc_input = "datac";
defparam \inst|rd_data_r[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N6
maxii_lcell \inst1|data[4]~1 (
// Equation(s):
// \inst1|data[4]~1_combout  = (\inst|rd_ready_r~regout  & ((\inst1|Equal19~0_combout ) # ((\inst1|state [0] & \inst1|data[4]~0_combout )))) # (!\inst|rd_ready_r~regout  & (\inst1|state [0] & (\inst1|data[4]~0_combout )))

	.clk(gnd),
	.dataa(\inst|rd_ready_r~regout ),
	.datab(\inst1|state [0]),
	.datac(\inst1|data[4]~0_combout ),
	.datad(\inst1|Equal19~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|data[4]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|data[4]~1 .lut_mask = "eac0";
defparam \inst1|data[4]~1 .operation_mode = "normal";
defparam \inst1|data[4]~1 .output_mode = "comb_only";
defparam \inst1|data[4]~1 .register_cascade_mode = "off";
defparam \inst1|data[4]~1 .sum_lutc_input = "datac";
defparam \inst1|data[4]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N3
maxii_lcell \inst1|data[7] (
// Equation(s):
// \inst1|data [7] = DFFEAS(((\inst1|Equal19~0_combout  & (\inst|rd_data_r [7])) # (!\inst1|Equal19~0_combout  & ((\inst1|slave_spi|byte_data_recv [7])))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|data[4]~1_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(\inst|rd_data_r [7]),
	.datac(\inst1|slave_spi|byte_data_recv [7]),
	.datad(\inst1|Equal19~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|data[4]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|data [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|data[7] .lut_mask = "ccf0";
defparam \inst1|data[7] .operation_mode = "normal";
defparam \inst1|data[7] .output_mode = "reg_only";
defparam \inst1|data[7] .register_cascade_mode = "off";
defparam \inst1|data[7] .sum_lutc_input = "datac";
defparam \inst1|data[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N3
maxii_lcell \inst1|spi_data_send[3]~0 (
// Equation(s):
// \inst1|spi_data_send[3]~0_combout  = (\inst1|state [4] & (((\inst1|Equal3~0_combout ) # (!\inst1|Equal21~1_combout )) # (!\inst1|state [0])))

	.clk(gnd),
	.dataa(\inst1|state [4]),
	.datab(\inst1|state [0]),
	.datac(\inst1|Equal21~1_combout ),
	.datad(\inst1|Equal3~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|spi_data_send[3]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|spi_data_send[3]~0 .lut_mask = "aa2a";
defparam \inst1|spi_data_send[3]~0 .operation_mode = "normal";
defparam \inst1|spi_data_send[3]~0 .output_mode = "comb_only";
defparam \inst1|spi_data_send[3]~0 .register_cascade_mode = "off";
defparam \inst1|spi_data_send[3]~0 .sum_lutc_input = "datac";
defparam \inst1|spi_data_send[3]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N6
maxii_lcell \inst1|spi_data_send[7] (
// Equation(s):
// \inst1|spi_data_send [7] = DFFEAS(((\inst1|Equal21~0_combout  & ((\inst1|data [7]))) # (!\inst1|Equal21~0_combout  & (\inst1|data [15]))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|spi_data_send[3]~0_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(\inst1|Equal21~0_combout ),
	.datac(\inst1|data [15]),
	.datad(\inst1|data [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|spi_data_send[3]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|spi_data_send [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|spi_data_send[7] .lut_mask = "fc30";
defparam \inst1|spi_data_send[7] .operation_mode = "normal";
defparam \inst1|spi_data_send[7] .output_mode = "reg_only";
defparam \inst1|spi_data_send[7] .register_cascade_mode = "off";
defparam \inst1|spi_data_send[7] .sum_lutc_input = "datac";
defparam \inst1|spi_data_send[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N6
maxii_lcell \inst1|slave_spi|Equal3~0 (
// Equation(s):
// \inst1|slave_spi|Equal3~0_combout  = ((!\inst1|slave_spi|bit_count [0] & (!\inst1|slave_spi|bit_count [1] & !\inst1|slave_spi|bit_count [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst1|slave_spi|bit_count [0]),
	.datac(\inst1|slave_spi|bit_count [1]),
	.datad(\inst1|slave_spi|bit_count [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|slave_spi|Equal3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|slave_spi|Equal3~0 .lut_mask = "0003";
defparam \inst1|slave_spi|Equal3~0 .operation_mode = "normal";
defparam \inst1|slave_spi|Equal3~0 .output_mode = "comb_only";
defparam \inst1|slave_spi|Equal3~0 .register_cascade_mode = "off";
defparam \inst1|slave_spi|Equal3~0 .sum_lutc_input = "datac";
defparam \inst1|slave_spi|Equal3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N8
maxii_lcell \inst|rd_data_r[1] (
// Equation(s):
// \inst|rd_data_r [1] = DFFEAS((\RAM_data~14  & (((\inst1|ram_rst~regout )))), GLOBAL(\MCO_clk~combout ), VCC, , \inst|rd_data_r[8]~1_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\RAM_data~14 ),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst1|ram_rst~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rd_data_r[8]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|rd_data_r [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|rd_data_r[1] .lut_mask = "aa00";
defparam \inst|rd_data_r[1] .operation_mode = "normal";
defparam \inst|rd_data_r[1] .output_mode = "reg_only";
defparam \inst|rd_data_r[1] .register_cascade_mode = "off";
defparam \inst|rd_data_r[1] .sum_lutc_input = "datac";
defparam \inst|rd_data_r[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N0
maxii_lcell \inst1|data[1] (
// Equation(s):
// \inst1|data [1] = DFFEAS(((\inst1|Equal19~0_combout  & (\inst|rd_data_r [1])) # (!\inst1|Equal19~0_combout  & ((\inst1|slave_spi|byte_data_recv [1])))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|data[4]~1_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst|rd_data_r [1]),
	.datab(vcc),
	.datac(\inst1|slave_spi|byte_data_recv [1]),
	.datad(\inst1|Equal19~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|data[4]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|data [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|data[1] .lut_mask = "aaf0";
defparam \inst1|data[1] .operation_mode = "normal";
defparam \inst1|data[1] .output_mode = "reg_only";
defparam \inst1|data[1] .register_cascade_mode = "off";
defparam \inst1|data[1] .sum_lutc_input = "datac";
defparam \inst1|data[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N7
maxii_lcell \inst|rd_data_r[9] (
// Equation(s):
// \inst|rd_data_r [9] = DFFEAS(((\RAM_data~6  & ((\inst1|ram_rst~regout )))), GLOBAL(\MCO_clk~combout ), VCC, , \inst|rd_data_r[8]~1_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(\RAM_data~6 ),
	.datac(vcc),
	.datad(\inst1|ram_rst~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rd_data_r[8]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|rd_data_r [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|rd_data_r[9] .lut_mask = "cc00";
defparam \inst|rd_data_r[9] .operation_mode = "normal";
defparam \inst|rd_data_r[9] .output_mode = "reg_only";
defparam \inst|rd_data_r[9] .register_cascade_mode = "off";
defparam \inst|rd_data_r[9] .sum_lutc_input = "datac";
defparam \inst|rd_data_r[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N6
maxii_lcell \inst1|data[9] (
// Equation(s):
// \inst1|data [9] = DFFEAS(((\inst1|Equal19~0_combout  & ((\inst|rd_data_r [9]))) # (!\inst1|Equal19~0_combout  & (\inst1|slave_spi|byte_data_recv [1]))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|data[10]~2_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(\inst1|slave_spi|byte_data_recv [1]),
	.datac(\inst|rd_data_r [9]),
	.datad(\inst1|Equal19~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|data[10]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|data [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|data[9] .lut_mask = "f0cc";
defparam \inst1|data[9] .operation_mode = "normal";
defparam \inst1|data[9] .output_mode = "reg_only";
defparam \inst1|data[9] .register_cascade_mode = "off";
defparam \inst1|data[9] .sum_lutc_input = "datac";
defparam \inst1|data[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N6
maxii_lcell \inst1|spi_data_send[1] (
// Equation(s):
// \inst1|spi_data_send [1] = DFFEAS((\inst1|Equal21~0_combout  & (((\inst1|data [1])))) # (!\inst1|Equal21~0_combout  & (((\inst1|data [9])))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|spi_data_send[3]~0_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|Equal21~0_combout ),
	.datab(vcc),
	.datac(\inst1|data [1]),
	.datad(\inst1|data [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|spi_data_send[3]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|spi_data_send [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|spi_data_send[1] .lut_mask = "f5a0";
defparam \inst1|spi_data_send[1] .operation_mode = "normal";
defparam \inst1|spi_data_send[1] .output_mode = "reg_only";
defparam \inst1|spi_data_send[1] .register_cascade_mode = "off";
defparam \inst1|spi_data_send[1] .sum_lutc_input = "datac";
defparam \inst1|spi_data_send[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N4
maxii_lcell \inst|rd_data_r[0] (
// Equation(s):
// \inst|rd_data_r [0] = DFFEAS((((\RAM_data~15  & \inst1|ram_rst~regout ))), GLOBAL(\MCO_clk~combout ), VCC, , \inst|rd_data_r[8]~1_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\RAM_data~15 ),
	.datad(\inst1|ram_rst~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rd_data_r[8]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|rd_data_r [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|rd_data_r[0] .lut_mask = "f000";
defparam \inst|rd_data_r[0] .operation_mode = "normal";
defparam \inst|rd_data_r[0] .output_mode = "reg_only";
defparam \inst|rd_data_r[0] .register_cascade_mode = "off";
defparam \inst|rd_data_r[0] .sum_lutc_input = "datac";
defparam \inst|rd_data_r[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N8
maxii_lcell \inst1|data[0] (
// Equation(s):
// \inst1|data [0] = DFFEAS(((\inst1|Equal19~0_combout  & ((\inst|rd_data_r [0]))) # (!\inst1|Equal19~0_combout  & (\inst1|slave_spi|byte_data_recv [0]))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|data[4]~1_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(\inst1|Equal19~0_combout ),
	.datac(\inst1|slave_spi|byte_data_recv [0]),
	.datad(\inst|rd_data_r [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|data[4]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|data [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|data[0] .lut_mask = "fc30";
defparam \inst1|data[0] .operation_mode = "normal";
defparam \inst1|data[0] .output_mode = "reg_only";
defparam \inst1|data[0] .register_cascade_mode = "off";
defparam \inst1|data[0] .sum_lutc_input = "datac";
defparam \inst1|data[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N9
maxii_lcell \inst|rd_data_r[8] (
// Equation(s):
// \inst|rd_data_r [8] = DFFEAS((((\RAM_data~7  & \inst1|ram_rst~regout ))), GLOBAL(\MCO_clk~combout ), VCC, , \inst|rd_data_r[8]~1_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\RAM_data~7 ),
	.datad(\inst1|ram_rst~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rd_data_r[8]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|rd_data_r [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|rd_data_r[8] .lut_mask = "f000";
defparam \inst|rd_data_r[8] .operation_mode = "normal";
defparam \inst|rd_data_r[8] .output_mode = "reg_only";
defparam \inst|rd_data_r[8] .register_cascade_mode = "off";
defparam \inst|rd_data_r[8] .sum_lutc_input = "datac";
defparam \inst|rd_data_r[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N3
maxii_lcell \inst1|data[8] (
// Equation(s):
// \inst1|data [8] = DFFEAS(((\inst1|Equal19~0_combout  & ((\inst|rd_data_r [8]))) # (!\inst1|Equal19~0_combout  & (\inst1|slave_spi|byte_data_recv [0]))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|data[10]~2_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(\inst1|slave_spi|byte_data_recv [0]),
	.datac(\inst|rd_data_r [8]),
	.datad(\inst1|Equal19~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|data[10]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|data [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|data[8] .lut_mask = "f0cc";
defparam \inst1|data[8] .operation_mode = "normal";
defparam \inst1|data[8] .output_mode = "reg_only";
defparam \inst1|data[8] .register_cascade_mode = "off";
defparam \inst1|data[8] .sum_lutc_input = "datac";
defparam \inst1|data[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N2
maxii_lcell \inst1|spi_data_send[0] (
// Equation(s):
// \inst1|spi_data_send [0] = DFFEAS(((\inst1|Equal21~0_combout  & (\inst1|data [0])) # (!\inst1|Equal21~0_combout  & ((\inst1|data [8])))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|spi_data_send[3]~0_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(\inst1|data [0]),
	.datac(\inst1|Equal21~0_combout ),
	.datad(\inst1|data [8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|spi_data_send[3]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|spi_data_send [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|spi_data_send[0] .lut_mask = "cfc0";
defparam \inst1|spi_data_send[0] .operation_mode = "normal";
defparam \inst1|spi_data_send[0] .output_mode = "reg_only";
defparam \inst1|spi_data_send[0] .register_cascade_mode = "off";
defparam \inst1|spi_data_send[0] .sum_lutc_input = "datac";
defparam \inst1|spi_data_send[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N3
maxii_lcell \inst1|slave_spi|byte_data_sent[0] (
// Equation(s):
// \inst1|slave_spi|byte_data_sent [0] = DFFEAS((!\inst1|slave_spi|bit_count [1] & (!\inst1|slave_spi|bit_count [2] & (!\inst1|slave_spi|bit_count [0] & \inst1|spi_data_send [0]))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|slave_spi|byte_data_sent[7]~1 , , , 
// , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|slave_spi|bit_count [1]),
	.datab(\inst1|slave_spi|bit_count [2]),
	.datac(\inst1|slave_spi|bit_count [0]),
	.datad(\inst1|spi_data_send [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|slave_spi|byte_data_sent[7]~1 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|slave_spi|byte_data_sent [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|slave_spi|byte_data_sent[0] .lut_mask = "0100";
defparam \inst1|slave_spi|byte_data_sent[0] .operation_mode = "normal";
defparam \inst1|slave_spi|byte_data_sent[0] .output_mode = "reg_only";
defparam \inst1|slave_spi|byte_data_sent[0] .register_cascade_mode = "off";
defparam \inst1|slave_spi|byte_data_sent[0] .sum_lutc_input = "datac";
defparam \inst1|slave_spi|byte_data_sent[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N1
maxii_lcell \inst1|slave_spi|byte_data_sent[1] (
// Equation(s):
// \inst1|slave_spi|byte_data_sent [1] = DFFEAS((\inst1|slave_spi|Equal3~0_combout  & (((\inst1|spi_data_send [1])))) # (!\inst1|slave_spi|Equal3~0_combout  & (((\inst1|slave_spi|byte_data_sent [0])))), GLOBAL(\MCO_clk~combout ), VCC, , 
// \inst1|slave_spi|byte_data_sent[7]~1 , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|slave_spi|Equal3~0_combout ),
	.datab(vcc),
	.datac(\inst1|spi_data_send [1]),
	.datad(\inst1|slave_spi|byte_data_sent [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|slave_spi|byte_data_sent[7]~1 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|slave_spi|byte_data_sent [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|slave_spi|byte_data_sent[1] .lut_mask = "f5a0";
defparam \inst1|slave_spi|byte_data_sent[1] .operation_mode = "normal";
defparam \inst1|slave_spi|byte_data_sent[1] .output_mode = "reg_only";
defparam \inst1|slave_spi|byte_data_sent[1] .register_cascade_mode = "off";
defparam \inst1|slave_spi|byte_data_sent[1] .sum_lutc_input = "datac";
defparam \inst1|slave_spi|byte_data_sent[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N4
maxii_lcell \inst|rd_data_r[10] (
// Equation(s):
// \inst|rd_data_r [10] = DFFEAS((\inst1|ram_rst~regout  & (((\RAM_data~5 )))), GLOBAL(\MCO_clk~combout ), VCC, , \inst|rd_data_r[8]~1_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|ram_rst~regout ),
	.datab(vcc),
	.datac(\RAM_data~5 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rd_data_r[8]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|rd_data_r [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|rd_data_r[10] .lut_mask = "a0a0";
defparam \inst|rd_data_r[10] .operation_mode = "normal";
defparam \inst|rd_data_r[10] .output_mode = "reg_only";
defparam \inst|rd_data_r[10] .register_cascade_mode = "off";
defparam \inst|rd_data_r[10] .sum_lutc_input = "datac";
defparam \inst|rd_data_r[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N8
maxii_lcell \inst1|data[10] (
// Equation(s):
// \inst1|data [10] = DFFEAS(((\inst1|Equal19~0_combout  & ((\inst|rd_data_r [10]))) # (!\inst1|Equal19~0_combout  & (\inst1|slave_spi|byte_data_recv [2]))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|data[10]~2_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(\inst1|Equal19~0_combout ),
	.datac(\inst1|slave_spi|byte_data_recv [2]),
	.datad(\inst|rd_data_r [10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|data[10]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|data [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|data[10] .lut_mask = "fc30";
defparam \inst1|data[10] .operation_mode = "normal";
defparam \inst1|data[10] .output_mode = "reg_only";
defparam \inst1|data[10] .register_cascade_mode = "off";
defparam \inst1|data[10] .sum_lutc_input = "datac";
defparam \inst1|data[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N3
maxii_lcell \inst|rd_data_r[2] (
// Equation(s):
// \inst|rd_data_r [2] = DFFEAS((((\RAM_data~13  & \inst1|ram_rst~regout ))), GLOBAL(\MCO_clk~combout ), VCC, , \inst|rd_data_r[8]~1_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\RAM_data~13 ),
	.datad(\inst1|ram_rst~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rd_data_r[8]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|rd_data_r [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|rd_data_r[2] .lut_mask = "f000";
defparam \inst|rd_data_r[2] .operation_mode = "normal";
defparam \inst|rd_data_r[2] .output_mode = "reg_only";
defparam \inst|rd_data_r[2] .register_cascade_mode = "off";
defparam \inst|rd_data_r[2] .sum_lutc_input = "datac";
defparam \inst|rd_data_r[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N2
maxii_lcell \inst1|data[2] (
// Equation(s):
// \inst1|data [2] = DFFEAS(((\inst1|Equal19~0_combout  & ((\inst|rd_data_r [2]))) # (!\inst1|Equal19~0_combout  & (\inst1|slave_spi|byte_data_recv [2]))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|data[4]~1_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(\inst1|Equal19~0_combout ),
	.datac(\inst1|slave_spi|byte_data_recv [2]),
	.datad(\inst|rd_data_r [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|data[4]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|data [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|data[2] .lut_mask = "fc30";
defparam \inst1|data[2] .operation_mode = "normal";
defparam \inst1|data[2] .output_mode = "reg_only";
defparam \inst1|data[2] .register_cascade_mode = "off";
defparam \inst1|data[2] .sum_lutc_input = "datac";
defparam \inst1|data[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N4
maxii_lcell \inst1|spi_data_send[2] (
// Equation(s):
// \inst1|spi_data_send [2] = DFFEAS(((\inst1|Equal21~0_combout  & ((\inst1|data [2]))) # (!\inst1|Equal21~0_combout  & (\inst1|data [10]))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|spi_data_send[3]~0_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(\inst1|data [10]),
	.datac(\inst1|Equal21~0_combout ),
	.datad(\inst1|data [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|spi_data_send[3]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|spi_data_send [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|spi_data_send[2] .lut_mask = "fc0c";
defparam \inst1|spi_data_send[2] .operation_mode = "normal";
defparam \inst1|spi_data_send[2] .output_mode = "reg_only";
defparam \inst1|spi_data_send[2] .register_cascade_mode = "off";
defparam \inst1|spi_data_send[2] .sum_lutc_input = "datac";
defparam \inst1|spi_data_send[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N2
maxii_lcell \inst1|slave_spi|byte_data_sent[2] (
// Equation(s):
// \inst1|slave_spi|byte_data_sent [2] = DFFEAS(((\inst1|slave_spi|Equal3~0_combout  & ((\inst1|spi_data_send [2]))) # (!\inst1|slave_spi|Equal3~0_combout  & (\inst1|slave_spi|byte_data_sent [1]))), GLOBAL(\MCO_clk~combout ), VCC, , 
// \inst1|slave_spi|byte_data_sent[7]~1 , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(\inst1|slave_spi|byte_data_sent [1]),
	.datac(\inst1|slave_spi|Equal3~0_combout ),
	.datad(\inst1|spi_data_send [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|slave_spi|byte_data_sent[7]~1 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|slave_spi|byte_data_sent [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|slave_spi|byte_data_sent[2] .lut_mask = "fc0c";
defparam \inst1|slave_spi|byte_data_sent[2] .operation_mode = "normal";
defparam \inst1|slave_spi|byte_data_sent[2] .output_mode = "reg_only";
defparam \inst1|slave_spi|byte_data_sent[2] .register_cascade_mode = "off";
defparam \inst1|slave_spi|byte_data_sent[2] .sum_lutc_input = "datac";
defparam \inst1|slave_spi|byte_data_sent[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N8
maxii_lcell \inst|rd_data_r[3] (
// Equation(s):
// \inst|rd_data_r [3] = DFFEAS((\inst1|ram_rst~regout  & (((\RAM_data~12 )))), GLOBAL(\MCO_clk~combout ), VCC, , \inst|rd_data_r[8]~1_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|ram_rst~regout ),
	.datab(vcc),
	.datac(\RAM_data~12 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rd_data_r[8]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|rd_data_r [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|rd_data_r[3] .lut_mask = "a0a0";
defparam \inst|rd_data_r[3] .operation_mode = "normal";
defparam \inst|rd_data_r[3] .output_mode = "reg_only";
defparam \inst|rd_data_r[3] .register_cascade_mode = "off";
defparam \inst|rd_data_r[3] .sum_lutc_input = "datac";
defparam \inst|rd_data_r[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N4
maxii_lcell \inst1|data[3] (
// Equation(s):
// \inst1|data [3] = DFFEAS(((\inst1|Equal19~0_combout  & (\inst|rd_data_r [3])) # (!\inst1|Equal19~0_combout  & ((\inst1|slave_spi|byte_data_recv [3])))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|data[4]~1_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst|rd_data_r [3]),
	.datab(\inst1|slave_spi|byte_data_recv [3]),
	.datac(vcc),
	.datad(\inst1|Equal19~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|data[4]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|data [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|data[3] .lut_mask = "aacc";
defparam \inst1|data[3] .operation_mode = "normal";
defparam \inst1|data[3] .output_mode = "reg_only";
defparam \inst1|data[3] .register_cascade_mode = "off";
defparam \inst1|data[3] .sum_lutc_input = "datac";
defparam \inst1|data[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N0
maxii_lcell \inst|rd_data_r[11] (
// Equation(s):
// \inst|rd_data_r [11] = DFFEAS((((\RAM_data~4  & \inst1|ram_rst~regout ))), GLOBAL(\MCO_clk~combout ), VCC, , \inst|rd_data_r[8]~1_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\RAM_data~4 ),
	.datad(\inst1|ram_rst~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rd_data_r[8]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|rd_data_r [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|rd_data_r[11] .lut_mask = "f000";
defparam \inst|rd_data_r[11] .operation_mode = "normal";
defparam \inst|rd_data_r[11] .output_mode = "reg_only";
defparam \inst|rd_data_r[11] .register_cascade_mode = "off";
defparam \inst|rd_data_r[11] .sum_lutc_input = "datac";
defparam \inst|rd_data_r[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N5
maxii_lcell \inst1|data[11] (
// Equation(s):
// \inst1|data [11] = DFFEAS(((\inst1|Equal19~0_combout  & ((\inst|rd_data_r [11]))) # (!\inst1|Equal19~0_combout  & (\inst1|slave_spi|byte_data_recv [3]))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|data[10]~2_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(\inst1|Equal19~0_combout ),
	.datac(\inst1|slave_spi|byte_data_recv [3]),
	.datad(\inst|rd_data_r [11]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|data[10]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|data [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|data[11] .lut_mask = "fc30";
defparam \inst1|data[11] .operation_mode = "normal";
defparam \inst1|data[11] .output_mode = "reg_only";
defparam \inst1|data[11] .register_cascade_mode = "off";
defparam \inst1|data[11] .sum_lutc_input = "datac";
defparam \inst1|data[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N8
maxii_lcell \inst1|spi_data_send[3] (
// Equation(s):
// \inst1|spi_data_send [3] = DFFEAS(((\inst1|Equal21~0_combout  & (\inst1|data [3])) # (!\inst1|Equal21~0_combout  & ((\inst1|data [11])))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|spi_data_send[3]~0_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|data [3]),
	.datab(vcc),
	.datac(\inst1|data [11]),
	.datad(\inst1|Equal21~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|spi_data_send[3]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|spi_data_send [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|spi_data_send[3] .lut_mask = "aaf0";
defparam \inst1|spi_data_send[3] .operation_mode = "normal";
defparam \inst1|spi_data_send[3] .output_mode = "reg_only";
defparam \inst1|spi_data_send[3] .register_cascade_mode = "off";
defparam \inst1|spi_data_send[3] .sum_lutc_input = "datac";
defparam \inst1|spi_data_send[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N0
maxii_lcell \inst1|slave_spi|byte_data_sent[3] (
// Equation(s):
// \inst1|slave_spi|byte_data_sent [3] = DFFEAS((\inst1|slave_spi|Equal3~0_combout  & (((\inst1|spi_data_send [3])))) # (!\inst1|slave_spi|Equal3~0_combout  & (\inst1|slave_spi|byte_data_sent [2])), GLOBAL(\MCO_clk~combout ), VCC, , 
// \inst1|slave_spi|byte_data_sent[7]~1 , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|slave_spi|Equal3~0_combout ),
	.datab(\inst1|slave_spi|byte_data_sent [2]),
	.datac(\inst1|spi_data_send [3]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|slave_spi|byte_data_sent[7]~1 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|slave_spi|byte_data_sent [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|slave_spi|byte_data_sent[3] .lut_mask = "e4e4";
defparam \inst1|slave_spi|byte_data_sent[3] .operation_mode = "normal";
defparam \inst1|slave_spi|byte_data_sent[3] .output_mode = "reg_only";
defparam \inst1|slave_spi|byte_data_sent[3] .register_cascade_mode = "off";
defparam \inst1|slave_spi|byte_data_sent[3] .sum_lutc_input = "datac";
defparam \inst1|slave_spi|byte_data_sent[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N3
maxii_lcell \inst|rd_data_r[12] (
// Equation(s):
// \inst|rd_data_r [12] = DFFEAS(((\RAM_data~3  & ((\inst1|ram_rst~regout )))), GLOBAL(\MCO_clk~combout ), VCC, , \inst|rd_data_r[8]~1_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(\RAM_data~3 ),
	.datac(vcc),
	.datad(\inst1|ram_rst~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rd_data_r[8]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|rd_data_r [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|rd_data_r[12] .lut_mask = "cc00";
defparam \inst|rd_data_r[12] .operation_mode = "normal";
defparam \inst|rd_data_r[12] .output_mode = "reg_only";
defparam \inst|rd_data_r[12] .register_cascade_mode = "off";
defparam \inst|rd_data_r[12] .sum_lutc_input = "datac";
defparam \inst|rd_data_r[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N9
maxii_lcell \inst1|data[12] (
// Equation(s):
// \inst1|data [12] = DFFEAS(((\inst1|Equal19~0_combout  & ((\inst|rd_data_r [12]))) # (!\inst1|Equal19~0_combout  & (\inst1|slave_spi|byte_data_recv [4]))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|data[10]~2_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(\inst1|Equal19~0_combout ),
	.datac(\inst1|slave_spi|byte_data_recv [4]),
	.datad(\inst|rd_data_r [12]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|data[10]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|data [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|data[12] .lut_mask = "fc30";
defparam \inst1|data[12] .operation_mode = "normal";
defparam \inst1|data[12] .output_mode = "reg_only";
defparam \inst1|data[12] .register_cascade_mode = "off";
defparam \inst1|data[12] .sum_lutc_input = "datac";
defparam \inst1|data[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N0
maxii_lcell \inst|rd_data_r[4] (
// Equation(s):
// \inst|rd_data_r [4] = DFFEAS((((\inst1|ram_rst~regout  & \RAM_data~11 ))), GLOBAL(\MCO_clk~combout ), VCC, , \inst|rd_data_r[8]~1_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|ram_rst~regout ),
	.datad(\RAM_data~11 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rd_data_r[8]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|rd_data_r [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|rd_data_r[4] .lut_mask = "f000";
defparam \inst|rd_data_r[4] .operation_mode = "normal";
defparam \inst|rd_data_r[4] .output_mode = "reg_only";
defparam \inst|rd_data_r[4] .register_cascade_mode = "off";
defparam \inst|rd_data_r[4] .sum_lutc_input = "datac";
defparam \inst|rd_data_r[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N1
maxii_lcell \inst1|data[4] (
// Equation(s):
// \inst1|data [4] = DFFEAS(((\inst1|Equal19~0_combout  & (\inst|rd_data_r [4])) # (!\inst1|Equal19~0_combout  & ((\inst1|slave_spi|byte_data_recv [4])))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|data[4]~1_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst|rd_data_r [4]),
	.datab(\inst1|slave_spi|byte_data_recv [4]),
	.datac(vcc),
	.datad(\inst1|Equal19~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|data[4]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|data [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|data[4] .lut_mask = "aacc";
defparam \inst1|data[4] .operation_mode = "normal";
defparam \inst1|data[4] .output_mode = "reg_only";
defparam \inst1|data[4] .register_cascade_mode = "off";
defparam \inst1|data[4] .sum_lutc_input = "datac";
defparam \inst1|data[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N9
maxii_lcell \inst1|spi_data_send[4] (
// Equation(s):
// \inst1|spi_data_send [4] = DFFEAS((\inst1|Equal21~0_combout  & (((\inst1|data [4])))) # (!\inst1|Equal21~0_combout  & (\inst1|data [12])), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|spi_data_send[3]~0_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|data [12]),
	.datab(\inst1|data [4]),
	.datac(\inst1|Equal21~0_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|spi_data_send[3]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|spi_data_send [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|spi_data_send[4] .lut_mask = "caca";
defparam \inst1|spi_data_send[4] .operation_mode = "normal";
defparam \inst1|spi_data_send[4] .output_mode = "reg_only";
defparam \inst1|spi_data_send[4] .register_cascade_mode = "off";
defparam \inst1|spi_data_send[4] .sum_lutc_input = "datac";
defparam \inst1|spi_data_send[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N9
maxii_lcell \inst1|slave_spi|byte_data_sent[4] (
// Equation(s):
// \inst1|slave_spi|byte_data_sent [4] = DFFEAS((\inst1|slave_spi|Equal3~0_combout  & (((\inst1|spi_data_send [4])))) # (!\inst1|slave_spi|Equal3~0_combout  & (((\inst1|slave_spi|byte_data_sent [3])))), GLOBAL(\MCO_clk~combout ), VCC, , 
// \inst1|slave_spi|byte_data_sent[7]~1 , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|slave_spi|Equal3~0_combout ),
	.datab(vcc),
	.datac(\inst1|slave_spi|byte_data_sent [3]),
	.datad(\inst1|spi_data_send [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|slave_spi|byte_data_sent[7]~1 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|slave_spi|byte_data_sent [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|slave_spi|byte_data_sent[4] .lut_mask = "fa50";
defparam \inst1|slave_spi|byte_data_sent[4] .operation_mode = "normal";
defparam \inst1|slave_spi|byte_data_sent[4] .output_mode = "reg_only";
defparam \inst1|slave_spi|byte_data_sent[4] .register_cascade_mode = "off";
defparam \inst1|slave_spi|byte_data_sent[4] .sum_lutc_input = "datac";
defparam \inst1|slave_spi|byte_data_sent[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N4
maxii_lcell \inst|rd_data_r[5] (
// Equation(s):
// \inst|rd_data_r [5] = DFFEAS((((\RAM_data~10  & \inst1|ram_rst~regout ))), GLOBAL(\MCO_clk~combout ), VCC, , \inst|rd_data_r[8]~1_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\RAM_data~10 ),
	.datad(\inst1|ram_rst~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rd_data_r[8]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|rd_data_r [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|rd_data_r[5] .lut_mask = "f000";
defparam \inst|rd_data_r[5] .operation_mode = "normal";
defparam \inst|rd_data_r[5] .output_mode = "reg_only";
defparam \inst|rd_data_r[5] .register_cascade_mode = "off";
defparam \inst|rd_data_r[5] .sum_lutc_input = "datac";
defparam \inst|rd_data_r[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N7
maxii_lcell \inst1|data[5] (
// Equation(s):
// \inst1|data [5] = DFFEAS((\inst1|Equal19~0_combout  & (\inst|rd_data_r [5])) # (!\inst1|Equal19~0_combout  & (((\inst1|slave_spi|byte_data_recv [5])))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|data[4]~1_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst|rd_data_r [5]),
	.datab(\inst1|Equal19~0_combout ),
	.datac(vcc),
	.datad(\inst1|slave_spi|byte_data_recv [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|data[4]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|data [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|data[5] .lut_mask = "bb88";
defparam \inst1|data[5] .operation_mode = "normal";
defparam \inst1|data[5] .output_mode = "reg_only";
defparam \inst1|data[5] .register_cascade_mode = "off";
defparam \inst1|data[5] .sum_lutc_input = "datac";
defparam \inst1|data[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N5
maxii_lcell \inst|rd_data_r[13] (
// Equation(s):
// \inst|rd_data_r [13] = DFFEAS((\inst1|ram_rst~regout  & (((\RAM_data~2 )))), GLOBAL(\MCO_clk~combout ), VCC, , \inst|rd_data_r[8]~1_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|ram_rst~regout ),
	.datab(vcc),
	.datac(\RAM_data~2 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rd_data_r[8]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|rd_data_r [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|rd_data_r[13] .lut_mask = "a0a0";
defparam \inst|rd_data_r[13] .operation_mode = "normal";
defparam \inst|rd_data_r[13] .output_mode = "reg_only";
defparam \inst|rd_data_r[13] .register_cascade_mode = "off";
defparam \inst|rd_data_r[13] .sum_lutc_input = "datac";
defparam \inst|rd_data_r[13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N0
maxii_lcell \inst1|data[13] (
// Equation(s):
// \inst1|data [13] = DFFEAS(((\inst1|Equal19~0_combout  & (\inst|rd_data_r [13])) # (!\inst1|Equal19~0_combout  & ((\inst1|slave_spi|byte_data_recv [5])))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|data[10]~2_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(\inst1|Equal19~0_combout ),
	.datac(\inst|rd_data_r [13]),
	.datad(\inst1|slave_spi|byte_data_recv [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|data[10]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|data [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|data[13] .lut_mask = "f3c0";
defparam \inst1|data[13] .operation_mode = "normal";
defparam \inst1|data[13] .output_mode = "reg_only";
defparam \inst1|data[13] .register_cascade_mode = "off";
defparam \inst1|data[13] .sum_lutc_input = "datac";
defparam \inst1|data[13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N3
maxii_lcell \inst1|spi_data_send[5] (
// Equation(s):
// \inst1|spi_data_send [5] = DFFEAS(((\inst1|Equal21~0_combout  & (\inst1|data [5])) # (!\inst1|Equal21~0_combout  & ((\inst1|data [13])))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|spi_data_send[3]~0_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|data [5]),
	.datab(vcc),
	.datac(\inst1|Equal21~0_combout ),
	.datad(\inst1|data [13]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|spi_data_send[3]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|spi_data_send [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|spi_data_send[5] .lut_mask = "afa0";
defparam \inst1|spi_data_send[5] .operation_mode = "normal";
defparam \inst1|spi_data_send[5] .output_mode = "reg_only";
defparam \inst1|spi_data_send[5] .register_cascade_mode = "off";
defparam \inst1|spi_data_send[5] .sum_lutc_input = "datac";
defparam \inst1|spi_data_send[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N7
maxii_lcell \inst1|slave_spi|byte_data_sent[5] (
// Equation(s):
// \inst1|slave_spi|byte_data_sent [5] = DFFEAS(((\inst1|slave_spi|Equal3~0_combout  & ((\inst1|spi_data_send [5]))) # (!\inst1|slave_spi|Equal3~0_combout  & (\inst1|slave_spi|byte_data_sent [4]))), GLOBAL(\MCO_clk~combout ), VCC, , 
// \inst1|slave_spi|byte_data_sent[7]~1 , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(\inst1|slave_spi|byte_data_sent [4]),
	.datac(\inst1|spi_data_send [5]),
	.datad(\inst1|slave_spi|Equal3~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|slave_spi|byte_data_sent[7]~1 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|slave_spi|byte_data_sent [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|slave_spi|byte_data_sent[5] .lut_mask = "f0cc";
defparam \inst1|slave_spi|byte_data_sent[5] .operation_mode = "normal";
defparam \inst1|slave_spi|byte_data_sent[5] .output_mode = "reg_only";
defparam \inst1|slave_spi|byte_data_sent[5] .register_cascade_mode = "off";
defparam \inst1|slave_spi|byte_data_sent[5] .sum_lutc_input = "datac";
defparam \inst1|slave_spi|byte_data_sent[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N3
maxii_lcell \inst|rd_data_r[6] (
// Equation(s):
// \inst|rd_data_r [6] = DFFEAS((((\RAM_data~9  & \inst1|ram_rst~regout ))), GLOBAL(\MCO_clk~combout ), VCC, , \inst|rd_data_r[8]~1_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\RAM_data~9 ),
	.datad(\inst1|ram_rst~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rd_data_r[8]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|rd_data_r [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|rd_data_r[6] .lut_mask = "f000";
defparam \inst|rd_data_r[6] .operation_mode = "normal";
defparam \inst|rd_data_r[6] .output_mode = "reg_only";
defparam \inst|rd_data_r[6] .register_cascade_mode = "off";
defparam \inst|rd_data_r[6] .sum_lutc_input = "datac";
defparam \inst|rd_data_r[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N5
maxii_lcell \inst1|data[6] (
// Equation(s):
// \inst1|data [6] = DFFEAS((\inst1|Equal19~0_combout  & (((\inst|rd_data_r [6])))) # (!\inst1|Equal19~0_combout  & (((\inst1|slave_spi|byte_data_recv [6])))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|data[4]~1_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|Equal19~0_combout ),
	.datab(vcc),
	.datac(\inst|rd_data_r [6]),
	.datad(\inst1|slave_spi|byte_data_recv [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|data[4]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|data [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|data[6] .lut_mask = "f5a0";
defparam \inst1|data[6] .operation_mode = "normal";
defparam \inst1|data[6] .output_mode = "reg_only";
defparam \inst1|data[6] .register_cascade_mode = "off";
defparam \inst1|data[6] .sum_lutc_input = "datac";
defparam \inst1|data[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N3
maxii_lcell \inst|rd_data_r[14] (
// Equation(s):
// \inst|rd_data_r [14] = DFFEAS((\inst1|ram_rst~regout  & (((\RAM_data~1 )))), GLOBAL(\MCO_clk~combout ), VCC, , \inst|rd_data_r[8]~1_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|ram_rst~regout ),
	.datab(vcc),
	.datac(\RAM_data~1 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rd_data_r[8]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|rd_data_r [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|rd_data_r[14] .lut_mask = "a0a0";
defparam \inst|rd_data_r[14] .operation_mode = "normal";
defparam \inst|rd_data_r[14] .output_mode = "reg_only";
defparam \inst|rd_data_r[14] .register_cascade_mode = "off";
defparam \inst|rd_data_r[14] .sum_lutc_input = "datac";
defparam \inst|rd_data_r[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N2
maxii_lcell \inst1|data[14] (
// Equation(s):
// \inst1|data [14] = DFFEAS(((\inst1|Equal19~0_combout  & ((\inst|rd_data_r [14]))) # (!\inst1|Equal19~0_combout  & (\inst1|slave_spi|byte_data_recv [6]))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|data[10]~2_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(\inst1|slave_spi|byte_data_recv [6]),
	.datac(\inst|rd_data_r [14]),
	.datad(\inst1|Equal19~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|data[10]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|data [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|data[14] .lut_mask = "f0cc";
defparam \inst1|data[14] .operation_mode = "normal";
defparam \inst1|data[14] .output_mode = "reg_only";
defparam \inst1|data[14] .register_cascade_mode = "off";
defparam \inst1|data[14] .sum_lutc_input = "datac";
defparam \inst1|data[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N1
maxii_lcell \inst1|spi_data_send[6] (
// Equation(s):
// \inst1|spi_data_send [6] = DFFEAS(((\inst1|Equal21~0_combout  & (\inst1|data [6])) # (!\inst1|Equal21~0_combout  & ((\inst1|data [14])))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|spi_data_send[3]~0_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(\inst1|Equal21~0_combout ),
	.datac(\inst1|data [6]),
	.datad(\inst1|data [14]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|spi_data_send[3]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|spi_data_send [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|spi_data_send[6] .lut_mask = "f3c0";
defparam \inst1|spi_data_send[6] .operation_mode = "normal";
defparam \inst1|spi_data_send[6] .output_mode = "reg_only";
defparam \inst1|spi_data_send[6] .register_cascade_mode = "off";
defparam \inst1|spi_data_send[6] .sum_lutc_input = "datac";
defparam \inst1|spi_data_send[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N8
maxii_lcell \inst1|slave_spi|byte_data_sent[6] (
// Equation(s):
// \inst1|slave_spi|byte_data_sent [6] = DFFEAS((\inst1|slave_spi|Equal3~0_combout  & (((\inst1|spi_data_send [6])))) # (!\inst1|slave_spi|Equal3~0_combout  & (\inst1|slave_spi|byte_data_sent [5])), GLOBAL(\MCO_clk~combout ), VCC, , 
// \inst1|slave_spi|byte_data_sent[7]~1 , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|slave_spi|Equal3~0_combout ),
	.datab(\inst1|slave_spi|byte_data_sent [5]),
	.datac(vcc),
	.datad(\inst1|spi_data_send [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|slave_spi|byte_data_sent[7]~1 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|slave_spi|byte_data_sent [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|slave_spi|byte_data_sent[6] .lut_mask = "ee44";
defparam \inst1|slave_spi|byte_data_sent[6] .operation_mode = "normal";
defparam \inst1|slave_spi|byte_data_sent[6] .output_mode = "reg_only";
defparam \inst1|slave_spi|byte_data_sent[6] .register_cascade_mode = "off";
defparam \inst1|slave_spi|byte_data_sent[6] .sum_lutc_input = "datac";
defparam \inst1|slave_spi|byte_data_sent[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N5
maxii_lcell \inst1|slave_spi|byte_data_sent[7] (
// Equation(s):
// \inst1|slave_spi|byte_data_sent [7] = DFFEAS(((\inst1|slave_spi|Equal3~0_combout  & (\inst1|spi_data_send [7])) # (!\inst1|slave_spi|Equal3~0_combout  & ((\inst1|slave_spi|byte_data_sent [6])))), GLOBAL(\MCO_clk~combout ), VCC, , 
// \inst1|slave_spi|byte_data_sent[7]~1 , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(\inst1|spi_data_send [7]),
	.datac(\inst1|slave_spi|Equal3~0_combout ),
	.datad(\inst1|slave_spi|byte_data_sent [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|slave_spi|byte_data_sent[7]~1 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|slave_spi|byte_data_sent [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|slave_spi|byte_data_sent[7] .lut_mask = "cfc0";
defparam \inst1|slave_spi|byte_data_sent[7] .operation_mode = "normal";
defparam \inst1|slave_spi|byte_data_sent[7] .output_mode = "reg_only";
defparam \inst1|slave_spi|byte_data_sent[7] .register_cascade_mode = "off";
defparam \inst1|slave_spi|byte_data_sent[7] .sum_lutc_input = "datac";
defparam \inst1|slave_spi|byte_data_sent[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N9
maxii_lcell \inst|WideOr7~0 (
// Equation(s):
// \inst|WideOr7~0_combout  = (\inst|state [1] & (!\inst|state [2] & (\inst|state [3] $ (!\inst|state [0])))) # (!\inst|state [1] & ((\inst|state [0] & ((\inst|state [2]))) # (!\inst|state [0] & (\inst|state [3] & !\inst|state [2]))))

	.clk(gnd),
	.dataa(\inst|state [1]),
	.datab(\inst|state [3]),
	.datac(\inst|state [0]),
	.datad(\inst|state [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|WideOr7~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|WideOr7~0 .lut_mask = "5086";
defparam \inst|WideOr7~0 .operation_mode = "normal";
defparam \inst|WideOr7~0 .output_mode = "comb_only";
defparam \inst|WideOr7~0 .register_cascade_mode = "off";
defparam \inst|WideOr7~0 .sum_lutc_input = "datac";
defparam \inst|WideOr7~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N0
maxii_lcell \inst|WideOr7~1 (
// Equation(s):
// \inst|WideOr7~1_combout  = (((!\inst|state [4] & \inst|WideOr7~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|state [4]),
	.datad(\inst|WideOr7~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|WideOr7~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|WideOr7~1 .lut_mask = "0f00";
defparam \inst|WideOr7~1 .operation_mode = "normal";
defparam \inst|WideOr7~1 .output_mode = "comb_only";
defparam \inst|WideOr7~1 .register_cascade_mode = "off";
defparam \inst|WideOr7~1 .sum_lutc_input = "datac";
defparam \inst|WideOr7~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N2
maxii_lcell \inst|command~0 (
// Equation(s):
// \inst|command~0_combout  = (\inst1|ram_wr_enable~regout ) # ((\inst|refresh_cnt [9]) # ((\inst1|ram_rd_enable~regout ) # (!\inst|LessThan0~2_combout )))

	.clk(gnd),
	.dataa(\inst1|ram_wr_enable~regout ),
	.datab(\inst|refresh_cnt [9]),
	.datac(\inst1|ram_rd_enable~regout ),
	.datad(\inst|LessThan0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|command~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|command~0 .lut_mask = "feff";
defparam \inst|command~0 .operation_mode = "normal";
defparam \inst|command~0 .output_mode = "comb_only";
defparam \inst|command~0 .register_cascade_mode = "off";
defparam \inst|command~0 .sum_lutc_input = "datac";
defparam \inst|command~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N3
maxii_lcell \inst|command[5] (
// Equation(s):
// \inst|command [5] = DFFEAS((\inst|Equal7~0_combout  & (!\inst|WideOr7~1_combout )) # (!\inst|Equal7~0_combout  & (((!\inst|command~0_combout )))), GLOBAL(\MCO_clk~combout ), VCC, , \inst|state[3]~1_combout , VCC, , , !\inst1|ram_rst~regout )

	.clk(\MCO_clk~combout ),
	.dataa(\inst|Equal7~0_combout ),
	.datab(\inst|WideOr7~1_combout ),
	.datac(vcc),
	.datad(\inst|command~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst1|ram_rst~regout ),
	.ena(\inst|state[3]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|command [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|command[5] .lut_mask = "2277";
defparam \inst|command[5] .operation_mode = "normal";
defparam \inst|command[5] .output_mode = "reg_only";
defparam \inst|command[5] .register_cascade_mode = "off";
defparam \inst|command[5] .sum_lutc_input = "datac";
defparam \inst|command[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y4_N1
maxii_lcell \inst|command[4]~1 (
// Equation(s):
// \inst|command[4]~1_combout  = (\inst|state [0] $ (((\inst|state [3] & \inst|state [1]))))

	.clk(gnd),
	.dataa(\inst|state [3]),
	.datab(vcc),
	.datac(\inst|state [0]),
	.datad(\inst|state [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|command[4]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|command[4]~1 .lut_mask = "5af0";
defparam \inst|command[4]~1 .operation_mode = "normal";
defparam \inst|command[4]~1 .output_mode = "comb_only";
defparam \inst|command[4]~1 .register_cascade_mode = "off";
defparam \inst|command[4]~1 .sum_lutc_input = "datac";
defparam \inst|command[4]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N2
maxii_lcell \inst|command[4]~2 (
// Equation(s):
// \inst|command[4]~2_combout  = (\inst|state [1] & (!\inst|state [4] & (!\inst|state [2] & !\inst|command[4]~1_combout ))) # (!\inst|state [1] & (\inst|command[4]~1_combout  & (\inst|state [4] $ (\inst|state [2]))))

	.clk(gnd),
	.dataa(\inst|state [1]),
	.datab(\inst|state [4]),
	.datac(\inst|state [2]),
	.datad(\inst|command[4]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|command[4]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|command[4]~2 .lut_mask = "1402";
defparam \inst|command[4]~2 .operation_mode = "normal";
defparam \inst|command[4]~2 .output_mode = "comb_only";
defparam \inst|command[4]~2 .register_cascade_mode = "off";
defparam \inst|command[4]~2 .sum_lutc_input = "datac";
defparam \inst|command[4]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N9
maxii_lcell \inst|command[4] (
// Equation(s):
// \inst|command [4] = DFFEAS((\inst|state[3]~1_combout  & (((!\inst|command[4]~2_combout )) # (!\inst1|ram_rst~regout ))) # (!\inst|state[3]~1_combout  & (((\inst|command [4])))), GLOBAL(\MCO_clk~combout ), VCC, , , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|ram_rst~regout ),
	.datab(\inst|command [4]),
	.datac(\inst|command[4]~2_combout ),
	.datad(\inst|state[3]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|command [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|command[4] .lut_mask = "5fcc";
defparam \inst|command[4] .operation_mode = "normal";
defparam \inst|command[4] .output_mode = "reg_only";
defparam \inst|command[4] .register_cascade_mode = "off";
defparam \inst|command[4] .sum_lutc_input = "datac";
defparam \inst|command[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N9
maxii_lcell \inst|WideOr9~0 (
// Equation(s):
// \inst|WideOr9~0_combout  = (\inst|state [1]) # ((\inst|state [2] & ((\inst|state [4]) # (!\inst|state [0]))) # (!\inst|state [2] & (\inst|state [4] $ (\inst|state [0]))))

	.clk(gnd),
	.dataa(\inst|state [2]),
	.datab(\inst|state [4]),
	.datac(\inst|state [0]),
	.datad(\inst|state [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|WideOr9~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|WideOr9~0 .lut_mask = "ff9e";
defparam \inst|WideOr9~0 .operation_mode = "normal";
defparam \inst|WideOr9~0 .output_mode = "comb_only";
defparam \inst|WideOr9~0 .register_cascade_mode = "off";
defparam \inst|WideOr9~0 .sum_lutc_input = "datac";
defparam \inst|WideOr9~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N6
maxii_lcell \inst|WideOr9~1 (
// Equation(s):
// \inst|WideOr9~1_combout  = ((\inst|state [3] & ((!\inst|WideOr9~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst|state [3]),
	.datac(vcc),
	.datad(\inst|WideOr9~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|WideOr9~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|WideOr9~1 .lut_mask = "00cc";
defparam \inst|WideOr9~1 .operation_mode = "normal";
defparam \inst|WideOr9~1 .output_mode = "comb_only";
defparam \inst|WideOr9~1 .register_cascade_mode = "off";
defparam \inst|WideOr9~1 .sum_lutc_input = "datac";
defparam \inst|WideOr9~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N8
maxii_lcell \inst|LessThan0~3 (
// Equation(s):
// \inst|LessThan0~3_combout  = (((\inst|refresh_cnt [9]) # (!\inst|LessThan0~2_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|refresh_cnt [9]),
	.datad(\inst|LessThan0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|LessThan0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|LessThan0~3 .lut_mask = "f0ff";
defparam \inst|LessThan0~3 .operation_mode = "normal";
defparam \inst|LessThan0~3 .output_mode = "comb_only";
defparam \inst|LessThan0~3 .register_cascade_mode = "off";
defparam \inst|LessThan0~3 .sum_lutc_input = "datac";
defparam \inst|LessThan0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N5
maxii_lcell \inst|command[3] (
// Equation(s):
// \inst|command [3] = DFFEAS((\inst|Equal7~0_combout  & (!\inst|WideOr9~1_combout )) # (!\inst|Equal7~0_combout  & (((!\inst|LessThan0~3_combout )))), GLOBAL(\MCO_clk~combout ), VCC, , \inst|state[3]~1_combout , VCC, , , !\inst1|ram_rst~regout )

	.clk(\MCO_clk~combout ),
	.dataa(\inst|WideOr9~1_combout ),
	.datab(\inst|Equal7~0_combout ),
	.datac(vcc),
	.datad(\inst|LessThan0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst1|ram_rst~regout ),
	.ena(\inst|state[3]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|command [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|command[3] .lut_mask = "4477";
defparam \inst|command[3] .operation_mode = "normal";
defparam \inst|command[3] .output_mode = "reg_only";
defparam \inst|command[3] .register_cascade_mode = "off";
defparam \inst|command[3] .sum_lutc_input = "datac";
defparam \inst|command[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y4_N0
maxii_lcell \inst|addr[12]~0 (
// Equation(s):
// \inst|addr[12]~0_combout  = (!\inst|state [1] & (!\inst|state [0] & (\inst|state [4] & !\inst|state [2])))

	.clk(gnd),
	.dataa(\inst|state [1]),
	.datab(\inst|state [0]),
	.datac(\inst|state [4]),
	.datad(\inst|state [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|addr[12]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|addr[12]~0 .lut_mask = "0010";
defparam \inst|addr[12]~0 .operation_mode = "normal";
defparam \inst|addr[12]~0 .output_mode = "comb_only";
defparam \inst|addr[12]~0 .register_cascade_mode = "off";
defparam \inst|addr[12]~0 .sum_lutc_input = "datac";
defparam \inst|addr[12]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N2
maxii_lcell \inst1|data_addr[17]~0 (
// Equation(s):
// \inst1|data_addr[17]~0_combout  = (\inst1|state [2]) # ((\inst1|state [0] $ (!\inst1|state [3])) # (!\inst1|state [1]))

	.clk(gnd),
	.dataa(\inst1|state [2]),
	.datab(\inst1|state [0]),
	.datac(\inst1|state [1]),
	.datad(\inst1|state [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|data_addr[17]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|data_addr[17]~0 .lut_mask = "efbf";
defparam \inst1|data_addr[17]~0 .operation_mode = "normal";
defparam \inst1|data_addr[17]~0 .output_mode = "comb_only";
defparam \inst1|data_addr[17]~0 .register_cascade_mode = "off";
defparam \inst1|data_addr[17]~0 .sum_lutc_input = "datac";
defparam \inst1|data_addr[17]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N1
maxii_lcell \inst1|data_addr[17]~1 (
// Equation(s):
// \inst1|data_addr[17]~1_combout  = (\inst1|slave_spi|data_ready_out~regout  & (!\inst1|Equal21~1_combout  & ((\inst1|state [4]) # (!\inst1|data_addr[17]~0_combout ))))

	.clk(gnd),
	.dataa(\inst1|state [4]),
	.datab(\inst1|slave_spi|data_ready_out~regout ),
	.datac(\inst1|Equal21~1_combout ),
	.datad(\inst1|data_addr[17]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|data_addr[17]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|data_addr[17]~1 .lut_mask = "080c";
defparam \inst1|data_addr[17]~1 .operation_mode = "normal";
defparam \inst1|data_addr[17]~1 .output_mode = "comb_only";
defparam \inst1|data_addr[17]~1 .register_cascade_mode = "off";
defparam \inst1|data_addr[17]~1 .sum_lutc_input = "datac";
defparam \inst1|data_addr[17]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N4
maxii_lcell \inst1|data_addr[21] (
// Equation(s):
// \inst1|data_addr [21] = DFFEAS((((\inst1|slave_spi|byte_data_recv [5]))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|data_addr[17]~1_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst1|slave_spi|byte_data_recv [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|data_addr[17]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|data_addr [21]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|data_addr[21] .lut_mask = "ff00";
defparam \inst1|data_addr[21] .operation_mode = "normal";
defparam \inst1|data_addr[21] .output_mode = "reg_only";
defparam \inst1|data_addr[21] .register_cascade_mode = "off";
defparam \inst1|data_addr[21] .sum_lutc_input = "datac";
defparam \inst1|data_addr[21] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N6
maxii_lcell \inst1|ram_rd_addr[21] (
// Equation(s):
// \inst1|ram_rd_addr [21] = DFFEAS((((\inst1|data_addr [21]))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|ram_rd_addr[21]~1_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst1|data_addr [21]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram_rd_addr[21]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_rd_addr [21]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_rd_addr[21] .lut_mask = "ff00";
defparam \inst1|ram_rd_addr[21] .operation_mode = "normal";
defparam \inst1|ram_rd_addr[21] .output_mode = "reg_only";
defparam \inst1|ram_rd_addr[21] .register_cascade_mode = "off";
defparam \inst1|ram_rd_addr[21] .sum_lutc_input = "datac";
defparam \inst1|ram_rd_addr[21] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N9
maxii_lcell \inst1|ram_wr_addr[21]~0 (
// Equation(s):
// \inst1|ram_wr_addr[21]~0_combout  = (((!\inst|busy~regout  & \inst1|Equal12~1_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|busy~regout ),
	.datad(\inst1|Equal12~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|ram_wr_addr[21]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_wr_addr[21]~0 .lut_mask = "0f00";
defparam \inst1|ram_wr_addr[21]~0 .operation_mode = "normal";
defparam \inst1|ram_wr_addr[21]~0 .output_mode = "comb_only";
defparam \inst1|ram_wr_addr[21]~0 .register_cascade_mode = "off";
defparam \inst1|ram_wr_addr[21]~0 .sum_lutc_input = "datac";
defparam \inst1|ram_wr_addr[21]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N7
maxii_lcell \inst1|ram_wr_addr[21] (
// Equation(s):
// \inst1|ram_wr_addr [21] = DFFEAS((((\inst1|data_addr [21]))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|ram_wr_addr[21]~0_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst1|data_addr [21]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram_wr_addr[21]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_wr_addr [21]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_wr_addr[21] .lut_mask = "ff00";
defparam \inst1|ram_wr_addr[21] .operation_mode = "normal";
defparam \inst1|ram_wr_addr[21] .output_mode = "reg_only";
defparam \inst1|ram_wr_addr[21] .register_cascade_mode = "off";
defparam \inst1|ram_wr_addr[21] .sum_lutc_input = "datac";
defparam \inst1|ram_wr_addr[21] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N6
maxii_lcell \inst|haddr_r[5]~0 (
// Equation(s):
// \inst|haddr_r[5]~0_combout  = ((\inst1|ram_wr_enable~regout ) # ((\inst1|ram_rd_enable~regout ) # (!\inst1|ram_rst~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst1|ram_wr_enable~regout ),
	.datac(\inst1|ram_rst~regout ),
	.datad(\inst1|ram_rd_enable~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|haddr_r[5]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|haddr_r[5]~0 .lut_mask = "ffcf";
defparam \inst|haddr_r[5]~0 .operation_mode = "normal";
defparam \inst|haddr_r[5]~0 .output_mode = "comb_only";
defparam \inst|haddr_r[5]~0 .register_cascade_mode = "off";
defparam \inst|haddr_r[5]~0 .sum_lutc_input = "datac";
defparam \inst|haddr_r[5]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N5
maxii_lcell \inst|haddr_r[21] (
// Equation(s):
// \inst|haddr_r [21] = DFFEAS(((\inst1|ram_rd_enable~regout  & (\inst1|ram_rd_addr [21])) # (!\inst1|ram_rd_enable~regout  & ((\inst1|ram_wr_addr [21])))), GLOBAL(\MCO_clk~combout ), VCC, , \inst|haddr_r[5]~0_combout , , , !\inst1|ram_rst~regout , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(\inst1|ram_rd_enable~regout ),
	.datac(\inst1|ram_rd_addr [21]),
	.datad(\inst1|ram_wr_addr [21]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\inst1|ram_rst~regout ),
	.sload(gnd),
	.ena(\inst|haddr_r[5]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|haddr_r [21]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|haddr_r[21] .lut_mask = "f3c0";
defparam \inst|haddr_r[21] .operation_mode = "normal";
defparam \inst|haddr_r[21] .output_mode = "reg_only";
defparam \inst|haddr_r[21] .register_cascade_mode = "off";
defparam \inst|haddr_r[21] .sum_lutc_input = "datac";
defparam \inst|haddr_r[21] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y4_N2
maxii_lcell \inst|addr[12]~1 (
// Equation(s):
// \inst|addr[12]~1_combout  = (((\inst|addr[12]~0_combout  & \inst|haddr_r [21])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|addr[12]~0_combout ),
	.datad(\inst|haddr_r [21]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|addr[12]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|addr[12]~1 .lut_mask = "f000";
defparam \inst|addr[12]~1 .operation_mode = "normal";
defparam \inst|addr[12]~1 .output_mode = "comb_only";
defparam \inst|addr[12]~1 .register_cascade_mode = "off";
defparam \inst|addr[12]~1 .sum_lutc_input = "datac";
defparam \inst|addr[12]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N0
maxii_lcell \inst1|data_addr[20] (
// Equation(s):
// \inst1|data_addr [20] = DFFEAS((((\inst1|slave_spi|byte_data_recv [4]))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|data_addr[17]~1_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst1|slave_spi|byte_data_recv [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|data_addr[17]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|data_addr [20]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|data_addr[20] .lut_mask = "ff00";
defparam \inst1|data_addr[20] .operation_mode = "normal";
defparam \inst1|data_addr[20] .output_mode = "reg_only";
defparam \inst1|data_addr[20] .register_cascade_mode = "off";
defparam \inst1|data_addr[20] .sum_lutc_input = "datac";
defparam \inst1|data_addr[20] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N2
maxii_lcell \inst1|ram_rd_addr[20] (
// Equation(s):
// \inst1|ram_rd_addr [20] = DFFEAS(GND, GLOBAL(\MCO_clk~combout ), VCC, , \inst1|ram_rd_addr[21]~1_combout , \inst1|data_addr [20], , , VCC)

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|data_addr [20]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|ram_rd_addr[21]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_rd_addr [20]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_rd_addr[20] .lut_mask = "0000";
defparam \inst1|ram_rd_addr[20] .operation_mode = "normal";
defparam \inst1|ram_rd_addr[20] .output_mode = "reg_only";
defparam \inst1|ram_rd_addr[20] .register_cascade_mode = "off";
defparam \inst1|ram_rd_addr[20] .sum_lutc_input = "datac";
defparam \inst1|ram_rd_addr[20] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N9
maxii_lcell \inst1|ram_wr_addr[20] (
// Equation(s):
// \inst1|ram_wr_addr [20] = DFFEAS(GND, GLOBAL(\MCO_clk~combout ), VCC, , \inst1|ram_wr_addr[21]~0_combout , \inst1|data_addr [20], , , VCC)

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|data_addr [20]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|ram_wr_addr[21]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_wr_addr [20]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_wr_addr[20] .lut_mask = "0000";
defparam \inst1|ram_wr_addr[20] .operation_mode = "normal";
defparam \inst1|ram_wr_addr[20] .output_mode = "reg_only";
defparam \inst1|ram_wr_addr[20] .register_cascade_mode = "off";
defparam \inst1|ram_wr_addr[20] .sum_lutc_input = "datac";
defparam \inst1|ram_wr_addr[20] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y4_N1
maxii_lcell \inst|haddr_r[20] (
// Equation(s):
// \inst|haddr_r [20] = DFFEAS(((\inst1|ram_rd_enable~regout  & (\inst1|ram_rd_addr [20])) # (!\inst1|ram_rd_enable~regout  & ((\inst1|ram_wr_addr [20])))), GLOBAL(\MCO_clk~combout ), VCC, , \inst|haddr_r[5]~0_combout , , , !\inst1|ram_rst~regout , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(\inst1|ram_rd_addr [20]),
	.datac(\inst1|ram_wr_addr [20]),
	.datad(\inst1|ram_rd_enable~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\inst1|ram_rst~regout ),
	.sload(gnd),
	.ena(\inst|haddr_r[5]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|haddr_r [20]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|haddr_r[20] .lut_mask = "ccf0";
defparam \inst|haddr_r[20] .operation_mode = "normal";
defparam \inst|haddr_r[20] .output_mode = "reg_only";
defparam \inst|haddr_r[20] .register_cascade_mode = "off";
defparam \inst|haddr_r[20] .sum_lutc_input = "datac";
defparam \inst|haddr_r[20] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y4_N6
maxii_lcell \inst|addr[11]~2 (
// Equation(s):
// \inst|addr[11]~2_combout  = (((\inst|addr[12]~0_combout  & \inst|haddr_r [20])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|addr[12]~0_combout ),
	.datad(\inst|haddr_r [20]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|addr[11]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|addr[11]~2 .lut_mask = "f000";
defparam \inst|addr[11]~2 .operation_mode = "normal";
defparam \inst|addr[11]~2 .output_mode = "comb_only";
defparam \inst|addr[11]~2 .register_cascade_mode = "off";
defparam \inst|addr[11]~2 .sum_lutc_input = "datac";
defparam \inst|addr[11]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N7
maxii_lcell \inst|Equal0~0 (
// Equation(s):
// \inst|Equal0~0_combout  = (((!\inst|state [0] & \inst|state [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|state [0]),
	.datad(\inst|state [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|Equal0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|Equal0~0 .lut_mask = "0f00";
defparam \inst|Equal0~0 .operation_mode = "normal";
defparam \inst|Equal0~0 .output_mode = "comb_only";
defparam \inst|Equal0~0 .register_cascade_mode = "off";
defparam \inst|Equal0~0 .sum_lutc_input = "datac";
defparam \inst|Equal0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N9
maxii_lcell \inst|addr~4 (
// Equation(s):
// \inst|addr~4_combout  = (\inst|state [4]) # ((\inst|state [2] & (\inst|Equal0~0_combout  & \inst|state [3])))

	.clk(gnd),
	.dataa(\inst|state [2]),
	.datab(\inst|state [4]),
	.datac(\inst|Equal0~0_combout ),
	.datad(\inst|state [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|addr~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|addr~4 .lut_mask = "eccc";
defparam \inst|addr~4 .operation_mode = "normal";
defparam \inst|addr~4 .output_mode = "comb_only";
defparam \inst|addr~4 .register_cascade_mode = "off";
defparam \inst|addr~4 .sum_lutc_input = "datac";
defparam \inst|addr~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N5
maxii_lcell \inst1|data_addr[19] (
// Equation(s):
// \inst1|data_addr [19] = DFFEAS((((\inst1|slave_spi|byte_data_recv [3]))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|data_addr[17]~1_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst1|slave_spi|byte_data_recv [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|data_addr[17]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|data_addr [19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|data_addr[19] .lut_mask = "ff00";
defparam \inst1|data_addr[19] .operation_mode = "normal";
defparam \inst1|data_addr[19] .output_mode = "reg_only";
defparam \inst1|data_addr[19] .register_cascade_mode = "off";
defparam \inst1|data_addr[19] .sum_lutc_input = "datac";
defparam \inst1|data_addr[19] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N3
maxii_lcell \inst1|ram_wr_addr[19] (
// Equation(s):
// \inst1|ram_wr_addr [19] = DFFEAS(GND, GLOBAL(\MCO_clk~combout ), VCC, , \inst1|ram_wr_addr[21]~0_combout , \inst1|data_addr [19], , , VCC)

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|data_addr [19]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|ram_wr_addr[21]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_wr_addr [19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_wr_addr[19] .lut_mask = "0000";
defparam \inst1|ram_wr_addr[19] .operation_mode = "normal";
defparam \inst1|ram_wr_addr[19] .output_mode = "reg_only";
defparam \inst1|ram_wr_addr[19] .register_cascade_mode = "off";
defparam \inst1|ram_wr_addr[19] .sum_lutc_input = "datac";
defparam \inst1|ram_wr_addr[19] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N0
maxii_lcell \inst1|ram_rd_addr[19] (
// Equation(s):
// \inst1|ram_rd_addr [19] = DFFEAS(GND, GLOBAL(\MCO_clk~combout ), VCC, , \inst1|ram_rd_addr[21]~1_combout , \inst1|data_addr [19], , , VCC)

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|data_addr [19]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|ram_rd_addr[21]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_rd_addr [19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_rd_addr[19] .lut_mask = "0000";
defparam \inst1|ram_rd_addr[19] .operation_mode = "normal";
defparam \inst1|ram_rd_addr[19] .output_mode = "reg_only";
defparam \inst1|ram_rd_addr[19] .register_cascade_mode = "off";
defparam \inst1|ram_rd_addr[19] .sum_lutc_input = "datac";
defparam \inst1|ram_rd_addr[19] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y4_N9
maxii_lcell \inst|haddr_r[19] (
// Equation(s):
// \inst|haddr_r [19] = DFFEAS((\inst1|ram_rd_enable~regout  & (((\inst1|ram_rd_addr [19])))) # (!\inst1|ram_rd_enable~regout  & (\inst1|ram_wr_addr [19])), GLOBAL(\MCO_clk~combout ), VCC, , \inst|haddr_r[5]~0_combout , , , !\inst1|ram_rst~regout , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|ram_wr_addr [19]),
	.datab(\inst1|ram_rd_enable~regout ),
	.datac(\inst1|ram_rd_addr [19]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\inst1|ram_rst~regout ),
	.sload(gnd),
	.ena(\inst|haddr_r[5]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|haddr_r [19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|haddr_r[19] .lut_mask = "e2e2";
defparam \inst|haddr_r[19] .operation_mode = "normal";
defparam \inst|haddr_r[19] .output_mode = "reg_only";
defparam \inst|haddr_r[19] .register_cascade_mode = "off";
defparam \inst|haddr_r[19] .sum_lutc_input = "datac";
defparam \inst|haddr_r[19] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y4_N7
maxii_lcell \inst|addr[10]~3 (
// Equation(s):
// \inst|addr[10]~3_combout  = (((\inst|haddr_r [19]) # (\inst|state [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|haddr_r [19]),
	.datad(\inst|state [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|addr[10]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|addr[10]~3 .lut_mask = "fff0";
defparam \inst|addr[10]~3 .operation_mode = "normal";
defparam \inst|addr[10]~3 .output_mode = "comb_only";
defparam \inst|addr[10]~3 .register_cascade_mode = "off";
defparam \inst|addr[10]~3 .sum_lutc_input = "datac";
defparam \inst|addr[10]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N1
maxii_lcell \inst|Equal1~0 (
// Equation(s):
// \inst|Equal1~0_combout  = (\inst|state [4] & (((!\inst|state [0] & !\inst|state [2]))))

	.clk(gnd),
	.dataa(\inst|state [4]),
	.datab(vcc),
	.datac(\inst|state [0]),
	.datad(\inst|state [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|Equal1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|Equal1~0 .lut_mask = "000a";
defparam \inst|Equal1~0 .operation_mode = "normal";
defparam \inst|Equal1~0 .output_mode = "comb_only";
defparam \inst|Equal1~0 .register_cascade_mode = "off";
defparam \inst|Equal1~0 .sum_lutc_input = "datac";
defparam \inst|Equal1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N5
maxii_lcell \inst|WideOr12~0 (
// Equation(s):
// \inst|WideOr12~0_combout  = (!\inst|state [1] & ((\inst|state [0] & ((\inst|state [4]))) # (!\inst|state [0] & (\inst|state [3] & !\inst|state [4]))))

	.clk(gnd),
	.dataa(\inst|state [1]),
	.datab(\inst|state [3]),
	.datac(\inst|state [0]),
	.datad(\inst|state [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|WideOr12~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|WideOr12~0 .lut_mask = "5004";
defparam \inst|WideOr12~0 .operation_mode = "normal";
defparam \inst|WideOr12~0 .output_mode = "comb_only";
defparam \inst|WideOr12~0 .register_cascade_mode = "off";
defparam \inst|WideOr12~0 .sum_lutc_input = "datac";
defparam \inst|WideOr12~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N6
maxii_lcell \inst|WideOr12~1 (
// Equation(s):
// \inst|WideOr12~1_combout  = (((!\inst|state [2] & \inst|WideOr12~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|state [2]),
	.datad(\inst|WideOr12~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|WideOr12~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|WideOr12~1 .lut_mask = "0f00";
defparam \inst|WideOr12~1 .operation_mode = "normal";
defparam \inst|WideOr12~1 .output_mode = "comb_only";
defparam \inst|WideOr12~1 .register_cascade_mode = "off";
defparam \inst|WideOr12~1 .sum_lutc_input = "datac";
defparam \inst|WideOr12~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N7
maxii_lcell \inst|command[0] (
// Equation(s):
// \inst|command [0] = DFFEAS((\inst|Equal7~0_combout  & (((\inst|WideOr12~1_combout )))) # (!\inst|Equal7~0_combout  & (((\inst|refresh_cnt [9])) # (!\inst|LessThan0~2_combout ))), GLOBAL(\MCO_clk~combout ), VCC, , \inst|state[3]~1_combout , , , 
// !\inst1|ram_rst~regout , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst|LessThan0~2_combout ),
	.datab(\inst|refresh_cnt [9]),
	.datac(\inst|WideOr12~1_combout ),
	.datad(\inst|Equal7~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\inst1|ram_rst~regout ),
	.sload(gnd),
	.ena(\inst|state[3]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|command [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|command[0] .lut_mask = "f0dd";
defparam \inst|command[0] .operation_mode = "normal";
defparam \inst|command[0] .output_mode = "reg_only";
defparam \inst|command[0] .register_cascade_mode = "off";
defparam \inst|command[0] .sum_lutc_input = "datac";
defparam \inst|command[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y4_N5
maxii_lcell \inst|addr[10]~5 (
// Equation(s):
// \inst|addr[10]~5_combout  = (\inst|addr~4_combout  & (\inst|addr[10]~3_combout  & (\inst|Equal1~0_combout ))) # (!\inst|addr~4_combout  & ((\inst|command [0]) # ((\inst|addr[10]~3_combout  & \inst|Equal1~0_combout ))))

	.clk(gnd),
	.dataa(\inst|addr~4_combout ),
	.datab(\inst|addr[10]~3_combout ),
	.datac(\inst|Equal1~0_combout ),
	.datad(\inst|command [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|addr[10]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|addr[10]~5 .lut_mask = "d5c0";
defparam \inst|addr[10]~5 .operation_mode = "normal";
defparam \inst|addr[10]~5 .output_mode = "comb_only";
defparam \inst|addr[10]~5 .register_cascade_mode = "off";
defparam \inst|addr[10]~5 .sum_lutc_input = "datac";
defparam \inst|addr[10]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N8
maxii_lcell \inst1|data_addr[18] (
// Equation(s):
// \inst1|data_addr [18] = DFFEAS((((\inst1|slave_spi|byte_data_recv [2]))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|data_addr[17]~1_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst1|slave_spi|byte_data_recv [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|data_addr[17]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|data_addr [18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|data_addr[18] .lut_mask = "ff00";
defparam \inst1|data_addr[18] .operation_mode = "normal";
defparam \inst1|data_addr[18] .output_mode = "reg_only";
defparam \inst1|data_addr[18] .register_cascade_mode = "off";
defparam \inst1|data_addr[18] .sum_lutc_input = "datac";
defparam \inst1|data_addr[18] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N8
maxii_lcell \inst1|ram_wr_addr[18] (
// Equation(s):
// \inst1|ram_wr_addr [18] = DFFEAS((((\inst1|data_addr [18]))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|ram_wr_addr[21]~0_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst1|data_addr [18]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram_wr_addr[21]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_wr_addr [18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_wr_addr[18] .lut_mask = "ff00";
defparam \inst1|ram_wr_addr[18] .operation_mode = "normal";
defparam \inst1|ram_wr_addr[18] .output_mode = "reg_only";
defparam \inst1|ram_wr_addr[18] .register_cascade_mode = "off";
defparam \inst1|ram_wr_addr[18] .sum_lutc_input = "datac";
defparam \inst1|ram_wr_addr[18] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N1
maxii_lcell \inst1|ram_rd_addr[18] (
// Equation(s):
// \inst1|ram_rd_addr [18] = DFFEAS(GND, GLOBAL(\MCO_clk~combout ), VCC, , \inst1|ram_rd_addr[21]~1_combout , \inst1|data_addr [18], , , VCC)

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|data_addr [18]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|ram_rd_addr[21]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_rd_addr [18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_rd_addr[18] .lut_mask = "0000";
defparam \inst1|ram_rd_addr[18] .operation_mode = "normal";
defparam \inst1|ram_rd_addr[18] .output_mode = "reg_only";
defparam \inst1|ram_rd_addr[18] .register_cascade_mode = "off";
defparam \inst1|ram_rd_addr[18] .sum_lutc_input = "datac";
defparam \inst1|ram_rd_addr[18] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y4_N2
maxii_lcell \inst|haddr_r[18] (
// Equation(s):
// \inst|haddr_r [18] = DFFEAS((\inst1|ram_rd_enable~regout  & (((\inst1|ram_rd_addr [18])))) # (!\inst1|ram_rd_enable~regout  & (\inst1|ram_wr_addr [18])), GLOBAL(\MCO_clk~combout ), VCC, , \inst|haddr_r[5]~0_combout , , , !\inst1|ram_rst~regout , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|ram_wr_addr [18]),
	.datab(\inst1|ram_rd_enable~regout ),
	.datac(vcc),
	.datad(\inst1|ram_rd_addr [18]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\inst1|ram_rst~regout ),
	.sload(gnd),
	.ena(\inst|haddr_r[5]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|haddr_r [18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|haddr_r[18] .lut_mask = "ee22";
defparam \inst|haddr_r[18] .operation_mode = "normal";
defparam \inst|haddr_r[18] .output_mode = "reg_only";
defparam \inst|haddr_r[18] .register_cascade_mode = "off";
defparam \inst|haddr_r[18] .sum_lutc_input = "datac";
defparam \inst|haddr_r[18] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y5_N5
maxii_lcell \inst|addr[9]~7 (
// Equation(s):
// \inst|addr[9]~7_combout  = (((!\inst|state [2] & \inst|state [4])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|state [2]),
	.datad(\inst|state [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|addr[9]~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|addr[9]~7 .lut_mask = "0f00";
defparam \inst|addr[9]~7 .operation_mode = "normal";
defparam \inst|addr[9]~7 .output_mode = "comb_only";
defparam \inst|addr[9]~7 .register_cascade_mode = "off";
defparam \inst|addr[9]~7 .sum_lutc_input = "datac";
defparam \inst|addr[9]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N3
maxii_lcell \inst|addr[9]~6 (
// Equation(s):
// \inst|addr[9]~6_combout  = (\inst|state [2] & (\inst|state [3] & ((!\inst|state [4]))))

	.clk(gnd),
	.dataa(\inst|state [2]),
	.datab(\inst|state [3]),
	.datac(vcc),
	.datad(\inst|state [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|addr[9]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|addr[9]~6 .lut_mask = "0088";
defparam \inst|addr[9]~6 .operation_mode = "normal";
defparam \inst|addr[9]~6 .output_mode = "comb_only";
defparam \inst|addr[9]~6 .register_cascade_mode = "off";
defparam \inst|addr[9]~6 .sum_lutc_input = "datac";
defparam \inst|addr[9]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N4
maxii_lcell \inst|addr[9]~8 (
// Equation(s):
// \inst|addr[9]~8_combout  = (\inst|state [1] & (((\inst|addr[9]~6_combout )))) # (!\inst|state [1] & (\inst|haddr_r [18] & (\inst|addr[9]~7_combout )))

	.clk(gnd),
	.dataa(\inst|state [1]),
	.datab(\inst|haddr_r [18]),
	.datac(\inst|addr[9]~7_combout ),
	.datad(\inst|addr[9]~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|addr[9]~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|addr[9]~8 .lut_mask = "ea40";
defparam \inst|addr[9]~8 .operation_mode = "normal";
defparam \inst|addr[9]~8 .output_mode = "comb_only";
defparam \inst|addr[9]~8 .register_cascade_mode = "off";
defparam \inst|addr[9]~8 .sum_lutc_input = "datac";
defparam \inst|addr[9]~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N8
maxii_lcell \inst|addr[9]~9 (
// Equation(s):
// \inst|addr[9]~9_combout  = (((!\inst|state [0] & \inst|addr[9]~8_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|state [0]),
	.datad(\inst|addr[9]~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|addr[9]~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|addr[9]~9 .lut_mask = "0f00";
defparam \inst|addr[9]~9 .operation_mode = "normal";
defparam \inst|addr[9]~9 .output_mode = "comb_only";
defparam \inst|addr[9]~9 .register_cascade_mode = "off";
defparam \inst|addr[9]~9 .sum_lutc_input = "datac";
defparam \inst|addr[9]~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N3
maxii_lcell \inst1|data_addr[17] (
// Equation(s):
// \inst1|data_addr [17] = DFFEAS(GND, GLOBAL(\MCO_clk~combout ), VCC, , \inst1|data_addr[17]~1_combout , \inst1|slave_spi|byte_data_recv [1], , , VCC)

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|slave_spi|byte_data_recv [1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|data_addr[17]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|data_addr [17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|data_addr[17] .lut_mask = "0000";
defparam \inst1|data_addr[17] .operation_mode = "normal";
defparam \inst1|data_addr[17] .output_mode = "reg_only";
defparam \inst1|data_addr[17] .register_cascade_mode = "off";
defparam \inst1|data_addr[17] .sum_lutc_input = "datac";
defparam \inst1|data_addr[17] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y5_N8
maxii_lcell \inst1|ram_rd_addr[17] (
// Equation(s):
// \inst1|ram_rd_addr [17] = DFFEAS(GND, GLOBAL(\MCO_clk~combout ), VCC, , \inst1|ram_rd_addr[21]~1_combout , \inst1|data_addr [17], , , VCC)

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|data_addr [17]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|ram_rd_addr[21]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_rd_addr [17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_rd_addr[17] .lut_mask = "0000";
defparam \inst1|ram_rd_addr[17] .operation_mode = "normal";
defparam \inst1|ram_rd_addr[17] .output_mode = "reg_only";
defparam \inst1|ram_rd_addr[17] .register_cascade_mode = "off";
defparam \inst1|ram_rd_addr[17] .sum_lutc_input = "datac";
defparam \inst1|ram_rd_addr[17] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y5_N9
maxii_lcell \inst1|ram_wr_addr[17] (
// Equation(s):
// \inst1|ram_wr_addr [17] = DFFEAS(GND, GLOBAL(\MCO_clk~combout ), VCC, , \inst1|ram_wr_addr[21]~0_combout , \inst1|data_addr [17], , , VCC)

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|data_addr [17]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|ram_wr_addr[21]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_wr_addr [17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_wr_addr[17] .lut_mask = "0000";
defparam \inst1|ram_wr_addr[17] .operation_mode = "normal";
defparam \inst1|ram_wr_addr[17] .output_mode = "reg_only";
defparam \inst1|ram_wr_addr[17] .register_cascade_mode = "off";
defparam \inst1|ram_wr_addr[17] .sum_lutc_input = "datac";
defparam \inst1|ram_wr_addr[17] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y4_N1
maxii_lcell \inst|haddr_r[17] (
// Equation(s):
// \inst|haddr_r [17] = DFFEAS(((\inst1|ram_rd_enable~regout  & (\inst1|ram_rd_addr [17])) # (!\inst1|ram_rd_enable~regout  & ((\inst1|ram_wr_addr [17])))), GLOBAL(\MCO_clk~combout ), VCC, , \inst|haddr_r[5]~0_combout , , , !\inst1|ram_rst~regout , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(\inst1|ram_rd_addr [17]),
	.datac(\inst1|ram_wr_addr [17]),
	.datad(\inst1|ram_rd_enable~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\inst1|ram_rst~regout ),
	.sload(gnd),
	.ena(\inst|haddr_r[5]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|haddr_r [17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|haddr_r[17] .lut_mask = "ccf0";
defparam \inst|haddr_r[17] .operation_mode = "normal";
defparam \inst|haddr_r[17] .output_mode = "reg_only";
defparam \inst|haddr_r[17] .register_cascade_mode = "off";
defparam \inst|haddr_r[17] .sum_lutc_input = "datac";
defparam \inst|haddr_r[17] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y5_N0
maxii_lcell \inst1|data_addr[14]~2 (
// Equation(s):
// \inst1|data_addr[14]~2_combout  = (\inst1|state [0] & ((\inst1|state [2]) # ((!\inst1|state [1]) # (!\inst1|state [3])))) # (!\inst1|state [0] & (((\inst1|state [3]) # (\inst1|state [1])) # (!\inst1|state [2])))

	.clk(gnd),
	.dataa(\inst1|state [0]),
	.datab(\inst1|state [2]),
	.datac(\inst1|state [3]),
	.datad(\inst1|state [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|data_addr[14]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|data_addr[14]~2 .lut_mask = "dffb";
defparam \inst1|data_addr[14]~2 .operation_mode = "normal";
defparam \inst1|data_addr[14]~2 .output_mode = "comb_only";
defparam \inst1|data_addr[14]~2 .register_cascade_mode = "off";
defparam \inst1|data_addr[14]~2 .sum_lutc_input = "datac";
defparam \inst1|data_addr[14]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N3
maxii_lcell \inst1|data_addr[14]~3 (
// Equation(s):
// \inst1|data_addr[14]~3_combout  = (\inst1|slave_spi|data_ready_out~regout  & (!\inst1|Equal21~1_combout  & ((\inst1|state [4]) # (!\inst1|data_addr[14]~2_combout ))))

	.clk(gnd),
	.dataa(\inst1|state [4]),
	.datab(\inst1|slave_spi|data_ready_out~regout ),
	.datac(\inst1|data_addr[14]~2_combout ),
	.datad(\inst1|Equal21~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|data_addr[14]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|data_addr[14]~3 .lut_mask = "008c";
defparam \inst1|data_addr[14]~3 .operation_mode = "normal";
defparam \inst1|data_addr[14]~3 .output_mode = "comb_only";
defparam \inst1|data_addr[14]~3 .register_cascade_mode = "off";
defparam \inst1|data_addr[14]~3 .sum_lutc_input = "datac";
defparam \inst1|data_addr[14]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N1
maxii_lcell \inst1|data_addr[8] (
// Equation(s):
// \inst1|data_addr [8] = DFFEAS(GND, GLOBAL(\MCO_clk~combout ), VCC, , \inst1|data_addr[14]~3_combout , \inst1|slave_spi|byte_data_recv [0], , , VCC)

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|slave_spi|byte_data_recv [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|data_addr[14]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|data_addr [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|data_addr[8] .lut_mask = "0000";
defparam \inst1|data_addr[8] .operation_mode = "normal";
defparam \inst1|data_addr[8] .output_mode = "reg_only";
defparam \inst1|data_addr[8] .register_cascade_mode = "off";
defparam \inst1|data_addr[8] .sum_lutc_input = "datac";
defparam \inst1|data_addr[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y4_N0
maxii_lcell \inst1|ram_wr_addr[8] (
// Equation(s):
// \inst1|ram_wr_addr [8] = DFFEAS((((\inst1|data_addr [8]))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|ram_wr_addr[21]~0_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst1|data_addr [8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram_wr_addr[21]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_wr_addr [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_wr_addr[8] .lut_mask = "ff00";
defparam \inst1|ram_wr_addr[8] .operation_mode = "normal";
defparam \inst1|ram_wr_addr[8] .output_mode = "reg_only";
defparam \inst1|ram_wr_addr[8] .register_cascade_mode = "off";
defparam \inst1|ram_wr_addr[8] .sum_lutc_input = "datac";
defparam \inst1|ram_wr_addr[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N8
maxii_lcell \inst1|ram_rd_addr[8] (
// Equation(s):
// \inst1|ram_rd_addr [8] = DFFEAS((((\inst1|data_addr [8]))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|ram_rd_addr[21]~1_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst1|data_addr [8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram_rd_addr[21]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_rd_addr [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_rd_addr[8] .lut_mask = "ff00";
defparam \inst1|ram_rd_addr[8] .operation_mode = "normal";
defparam \inst1|ram_rd_addr[8] .output_mode = "reg_only";
defparam \inst1|ram_rd_addr[8] .register_cascade_mode = "off";
defparam \inst1|ram_rd_addr[8] .sum_lutc_input = "datac";
defparam \inst1|ram_rd_addr[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N3
maxii_lcell \inst|haddr_r[8] (
// Equation(s):
// \inst|haddr_r [8] = DFFEAS(((\inst1|ram_rd_enable~regout  & ((\inst1|ram_rd_addr [8]))) # (!\inst1|ram_rd_enable~regout  & (\inst1|ram_wr_addr [8]))), GLOBAL(\MCO_clk~combout ), VCC, , \inst|haddr_r[5]~0_combout , , , !\inst1|ram_rst~regout , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(\inst1|ram_rd_enable~regout ),
	.datac(\inst1|ram_wr_addr [8]),
	.datad(\inst1|ram_rd_addr [8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\inst1|ram_rst~regout ),
	.sload(gnd),
	.ena(\inst|haddr_r[5]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|haddr_r [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|haddr_r[8] .lut_mask = "fc30";
defparam \inst|haddr_r[8] .operation_mode = "normal";
defparam \inst|haddr_r[8] .output_mode = "reg_only";
defparam \inst|haddr_r[8] .register_cascade_mode = "off";
defparam \inst|haddr_r[8] .sum_lutc_input = "datac";
defparam \inst|haddr_r[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y4_N2
maxii_lcell \inst|addr[8]~10 (
// Equation(s):
// \inst|addr[8]~10_combout  = (\inst|Equal1~0_combout  & ((\inst|state [1] & ((\inst|haddr_r [8]))) # (!\inst|state [1] & (\inst|haddr_r [17]))))

	.clk(gnd),
	.dataa(\inst|state [1]),
	.datab(\inst|haddr_r [17]),
	.datac(\inst|Equal1~0_combout ),
	.datad(\inst|haddr_r [8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|addr[8]~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|addr[8]~10 .lut_mask = "e040";
defparam \inst|addr[8]~10 .operation_mode = "normal";
defparam \inst|addr[8]~10 .output_mode = "comb_only";
defparam \inst|addr[8]~10 .register_cascade_mode = "off";
defparam \inst|addr[8]~10 .sum_lutc_input = "datac";
defparam \inst|addr[8]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N4
maxii_lcell \inst|addr[8]~11 (
// Equation(s):
// \inst|addr[8]~11_combout  = (((\inst|addr~4_combout  & \inst|addr[8]~10_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|addr~4_combout ),
	.datad(\inst|addr[8]~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|addr[8]~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|addr[8]~11 .lut_mask = "f000";
defparam \inst|addr[8]~11 .operation_mode = "normal";
defparam \inst|addr[8]~11 .output_mode = "comb_only";
defparam \inst|addr[8]~11 .register_cascade_mode = "off";
defparam \inst|addr[8]~11 .sum_lutc_input = "datac";
defparam \inst|addr[8]~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N9
maxii_lcell \inst1|data_addr[16] (
// Equation(s):
// \inst1|data_addr [16] = DFFEAS(GND, GLOBAL(\MCO_clk~combout ), VCC, , \inst1|data_addr[17]~1_combout , \inst1|slave_spi|byte_data_recv [0], , , VCC)

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|slave_spi|byte_data_recv [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|data_addr[17]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|data_addr [16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|data_addr[16] .lut_mask = "0000";
defparam \inst1|data_addr[16] .operation_mode = "normal";
defparam \inst1|data_addr[16] .output_mode = "reg_only";
defparam \inst1|data_addr[16] .register_cascade_mode = "off";
defparam \inst1|data_addr[16] .sum_lutc_input = "datac";
defparam \inst1|data_addr[16] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y5_N7
maxii_lcell \inst1|ram_rd_addr[16] (
// Equation(s):
// \inst1|ram_rd_addr [16] = DFFEAS(GND, GLOBAL(\MCO_clk~combout ), VCC, , \inst1|ram_rd_addr[21]~1_combout , \inst1|data_addr [16], , , VCC)

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|data_addr [16]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|ram_rd_addr[21]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_rd_addr [16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_rd_addr[16] .lut_mask = "0000";
defparam \inst1|ram_rd_addr[16] .operation_mode = "normal";
defparam \inst1|ram_rd_addr[16] .output_mode = "reg_only";
defparam \inst1|ram_rd_addr[16] .register_cascade_mode = "off";
defparam \inst1|ram_rd_addr[16] .sum_lutc_input = "datac";
defparam \inst1|ram_rd_addr[16] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y5_N2
maxii_lcell \inst1|ram_wr_addr[16] (
// Equation(s):
// \inst1|ram_wr_addr [16] = DFFEAS(GND, GLOBAL(\MCO_clk~combout ), VCC, , \inst1|ram_wr_addr[21]~0_combout , \inst1|data_addr [16], , , VCC)

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|data_addr [16]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|ram_wr_addr[21]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_wr_addr [16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_wr_addr[16] .lut_mask = "0000";
defparam \inst1|ram_wr_addr[16] .operation_mode = "normal";
defparam \inst1|ram_wr_addr[16] .output_mode = "reg_only";
defparam \inst1|ram_wr_addr[16] .register_cascade_mode = "off";
defparam \inst1|ram_wr_addr[16] .sum_lutc_input = "datac";
defparam \inst1|ram_wr_addr[16] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y4_N9
maxii_lcell \inst|haddr_r[16] (
// Equation(s):
// \inst|haddr_r [16] = DFFEAS(((\inst1|ram_rd_enable~regout  & (\inst1|ram_rd_addr [16])) # (!\inst1|ram_rd_enable~regout  & ((\inst1|ram_wr_addr [16])))), GLOBAL(\MCO_clk~combout ), VCC, , \inst|haddr_r[5]~0_combout , , , !\inst1|ram_rst~regout , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(\inst1|ram_rd_addr [16]),
	.datac(\inst1|ram_wr_addr [16]),
	.datad(\inst1|ram_rd_enable~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\inst1|ram_rst~regout ),
	.sload(gnd),
	.ena(\inst|haddr_r[5]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|haddr_r [16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|haddr_r[16] .lut_mask = "ccf0";
defparam \inst|haddr_r[16] .operation_mode = "normal";
defparam \inst|haddr_r[16] .output_mode = "reg_only";
defparam \inst|haddr_r[16] .register_cascade_mode = "off";
defparam \inst|haddr_r[16] .sum_lutc_input = "datac";
defparam \inst|haddr_r[16] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y7_N4
maxii_lcell \inst1|data_addr[6]~4 (
// Equation(s):
// \inst1|data_addr[6]~4_combout  = (\inst1|state [1]) # ((\inst1|state [0] $ (!\inst1|state [3])) # (!\inst1|state [2]))

	.clk(gnd),
	.dataa(\inst1|state [1]),
	.datab(\inst1|state [0]),
	.datac(\inst1|state [2]),
	.datad(\inst1|state [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|data_addr[6]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|data_addr[6]~4 .lut_mask = "efbf";
defparam \inst1|data_addr[6]~4 .operation_mode = "normal";
defparam \inst1|data_addr[6]~4 .output_mode = "comb_only";
defparam \inst1|data_addr[6]~4 .register_cascade_mode = "off";
defparam \inst1|data_addr[6]~4 .sum_lutc_input = "datac";
defparam \inst1|data_addr[6]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N5
maxii_lcell \inst1|data_addr[6]~5 (
// Equation(s):
// \inst1|data_addr[6]~5_combout  = (\inst1|slave_spi|data_ready_out~regout  & (!\inst1|Equal21~1_combout  & ((\inst1|state [4]) # (!\inst1|data_addr[6]~4_combout ))))

	.clk(gnd),
	.dataa(\inst1|state [4]),
	.datab(\inst1|slave_spi|data_ready_out~regout ),
	.datac(\inst1|Equal21~1_combout ),
	.datad(\inst1|data_addr[6]~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|data_addr[6]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|data_addr[6]~5 .lut_mask = "080c";
defparam \inst1|data_addr[6]~5 .operation_mode = "normal";
defparam \inst1|data_addr[6]~5 .output_mode = "comb_only";
defparam \inst1|data_addr[6]~5 .register_cascade_mode = "off";
defparam \inst1|data_addr[6]~5 .sum_lutc_input = "datac";
defparam \inst1|data_addr[6]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N6
maxii_lcell \inst1|data_addr[7] (
// Equation(s):
// \inst1|data_addr [7] = DFFEAS(GND, GLOBAL(\MCO_clk~combout ), VCC, , \inst1|data_addr[6]~5_combout , \inst1|slave_spi|byte_data_recv [7], , , VCC)

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|slave_spi|byte_data_recv [7]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|data_addr[6]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|data_addr [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|data_addr[7] .lut_mask = "0000";
defparam \inst1|data_addr[7] .operation_mode = "normal";
defparam \inst1|data_addr[7] .output_mode = "reg_only";
defparam \inst1|data_addr[7] .register_cascade_mode = "off";
defparam \inst1|data_addr[7] .sum_lutc_input = "datac";
defparam \inst1|data_addr[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y5_N3
maxii_lcell \inst1|ram_rd_addr[7] (
// Equation(s):
// \inst1|ram_rd_addr [7] = DFFEAS(GND, GLOBAL(\MCO_clk~combout ), VCC, , \inst1|ram_rd_addr[21]~1_combout , \inst1|data_addr [7], , , VCC)

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|data_addr [7]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|ram_rd_addr[21]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_rd_addr [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_rd_addr[7] .lut_mask = "0000";
defparam \inst1|ram_rd_addr[7] .operation_mode = "normal";
defparam \inst1|ram_rd_addr[7] .output_mode = "reg_only";
defparam \inst1|ram_rd_addr[7] .register_cascade_mode = "off";
defparam \inst1|ram_rd_addr[7] .sum_lutc_input = "datac";
defparam \inst1|ram_rd_addr[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y5_N6
maxii_lcell \inst1|ram_wr_addr[7] (
// Equation(s):
// \inst1|ram_wr_addr [7] = DFFEAS(GND, GLOBAL(\MCO_clk~combout ), VCC, , \inst1|ram_wr_addr[21]~0_combout , \inst1|data_addr [7], , , VCC)

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|data_addr [7]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|ram_wr_addr[21]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_wr_addr [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_wr_addr[7] .lut_mask = "0000";
defparam \inst1|ram_wr_addr[7] .operation_mode = "normal";
defparam \inst1|ram_wr_addr[7] .output_mode = "reg_only";
defparam \inst1|ram_wr_addr[7] .register_cascade_mode = "off";
defparam \inst1|ram_wr_addr[7] .sum_lutc_input = "datac";
defparam \inst1|ram_wr_addr[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y4_N5
maxii_lcell \inst|haddr_r[7] (
// Equation(s):
// \inst|haddr_r [7] = DFFEAS((\inst1|ram_rd_enable~regout  & (\inst1|ram_rd_addr [7])) # (!\inst1|ram_rd_enable~regout  & (((\inst1|ram_wr_addr [7])))), GLOBAL(\MCO_clk~combout ), VCC, , \inst|haddr_r[5]~0_combout , , , !\inst1|ram_rst~regout , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|ram_rd_enable~regout ),
	.datab(\inst1|ram_rd_addr [7]),
	.datac(vcc),
	.datad(\inst1|ram_wr_addr [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\inst1|ram_rst~regout ),
	.sload(gnd),
	.ena(\inst|haddr_r[5]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|haddr_r [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|haddr_r[7] .lut_mask = "dd88";
defparam \inst|haddr_r[7] .operation_mode = "normal";
defparam \inst|haddr_r[7] .output_mode = "reg_only";
defparam \inst|haddr_r[7] .register_cascade_mode = "off";
defparam \inst|haddr_r[7] .sum_lutc_input = "datac";
defparam \inst|haddr_r[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y4_N7
maxii_lcell \inst|addr[7]~12 (
// Equation(s):
// \inst|addr[7]~12_combout  = (\inst|Equal1~0_combout  & ((\inst|state [1] & ((\inst|haddr_r [7]))) # (!\inst|state [1] & (\inst|haddr_r [16]))))

	.clk(gnd),
	.dataa(\inst|Equal1~0_combout ),
	.datab(\inst|haddr_r [16]),
	.datac(\inst|haddr_r [7]),
	.datad(\inst|state [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|addr[7]~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|addr[7]~12 .lut_mask = "a088";
defparam \inst|addr[7]~12 .operation_mode = "normal";
defparam \inst|addr[7]~12 .output_mode = "comb_only";
defparam \inst|addr[7]~12 .register_cascade_mode = "off";
defparam \inst|addr[7]~12 .sum_lutc_input = "datac";
defparam \inst|addr[7]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N6
maxii_lcell \inst|addr[7]~13 (
// Equation(s):
// \inst|addr[7]~13_combout  = (\inst|addr~4_combout  & (((\inst|addr[7]~12_combout ))))

	.clk(gnd),
	.dataa(\inst|addr~4_combout ),
	.datab(vcc),
	.datac(\inst|addr[7]~12_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|addr[7]~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|addr[7]~13 .lut_mask = "a0a0";
defparam \inst|addr[7]~13 .operation_mode = "normal";
defparam \inst|addr[7]~13 .output_mode = "comb_only";
defparam \inst|addr[7]~13 .register_cascade_mode = "off";
defparam \inst|addr[7]~13 .sum_lutc_input = "datac";
defparam \inst|addr[7]~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N9
maxii_lcell \inst1|data_addr[6] (
// Equation(s):
// \inst1|data_addr [6] = DFFEAS((((\inst1|slave_spi|byte_data_recv [6]))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|data_addr[6]~5_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst1|slave_spi|byte_data_recv [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|data_addr[6]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|data_addr [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|data_addr[6] .lut_mask = "ff00";
defparam \inst1|data_addr[6] .operation_mode = "normal";
defparam \inst1|data_addr[6] .output_mode = "reg_only";
defparam \inst1|data_addr[6] .register_cascade_mode = "off";
defparam \inst1|data_addr[6] .sum_lutc_input = "datac";
defparam \inst1|data_addr[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N7
maxii_lcell \inst1|ram_wr_addr[6] (
// Equation(s):
// \inst1|ram_wr_addr [6] = DFFEAS((((\inst1|data_addr [6]))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|ram_wr_addr[21]~0_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst1|data_addr [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram_wr_addr[21]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_wr_addr [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_wr_addr[6] .lut_mask = "ff00";
defparam \inst1|ram_wr_addr[6] .operation_mode = "normal";
defparam \inst1|ram_wr_addr[6] .output_mode = "reg_only";
defparam \inst1|ram_wr_addr[6] .register_cascade_mode = "off";
defparam \inst1|ram_wr_addr[6] .sum_lutc_input = "datac";
defparam \inst1|ram_wr_addr[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N6
maxii_lcell \inst1|ram_rd_addr[6] (
// Equation(s):
// \inst1|ram_rd_addr [6] = DFFEAS((((\inst1|data_addr [6]))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|ram_rd_addr[21]~1_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst1|data_addr [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram_rd_addr[21]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_rd_addr [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_rd_addr[6] .lut_mask = "ff00";
defparam \inst1|ram_rd_addr[6] .operation_mode = "normal";
defparam \inst1|ram_rd_addr[6] .output_mode = "reg_only";
defparam \inst1|ram_rd_addr[6] .register_cascade_mode = "off";
defparam \inst1|ram_rd_addr[6] .sum_lutc_input = "datac";
defparam \inst1|ram_rd_addr[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N3
maxii_lcell \inst|haddr_r[6] (
// Equation(s):
// \inst|haddr_r [6] = DFFEAS(((\inst1|ram_rd_enable~regout  & ((\inst1|ram_rd_addr [6]))) # (!\inst1|ram_rd_enable~regout  & (\inst1|ram_wr_addr [6]))), GLOBAL(\MCO_clk~combout ), VCC, , \inst|haddr_r[5]~0_combout , , , !\inst1|ram_rst~regout , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|ram_wr_addr [6]),
	.datab(vcc),
	.datac(\inst1|ram_rd_addr [6]),
	.datad(\inst1|ram_rd_enable~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\inst1|ram_rst~regout ),
	.sload(gnd),
	.ena(\inst|haddr_r[5]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|haddr_r [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|haddr_r[6] .lut_mask = "f0aa";
defparam \inst|haddr_r[6] .operation_mode = "normal";
defparam \inst|haddr_r[6] .output_mode = "reg_only";
defparam \inst|haddr_r[6] .register_cascade_mode = "off";
defparam \inst|haddr_r[6] .sum_lutc_input = "datac";
defparam \inst|haddr_r[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y5_N6
maxii_lcell \inst1|data_addr[15] (
// Equation(s):
// \inst1|data_addr [15] = DFFEAS((((\inst1|slave_spi|byte_data_recv [7]))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|data_addr[14]~3_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst1|slave_spi|byte_data_recv [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|data_addr[14]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|data_addr [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|data_addr[15] .lut_mask = "ff00";
defparam \inst1|data_addr[15] .operation_mode = "normal";
defparam \inst1|data_addr[15] .output_mode = "reg_only";
defparam \inst1|data_addr[15] .register_cascade_mode = "off";
defparam \inst1|data_addr[15] .sum_lutc_input = "datac";
defparam \inst1|data_addr[15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N9
maxii_lcell \inst1|ram_rd_addr[15] (
// Equation(s):
// \inst1|ram_rd_addr [15] = DFFEAS(GND, GLOBAL(\MCO_clk~combout ), VCC, , \inst1|ram_rd_addr[21]~1_combout , \inst1|data_addr [15], , , VCC)

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|data_addr [15]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|ram_rd_addr[21]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_rd_addr [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_rd_addr[15] .lut_mask = "0000";
defparam \inst1|ram_rd_addr[15] .operation_mode = "normal";
defparam \inst1|ram_rd_addr[15] .output_mode = "reg_only";
defparam \inst1|ram_rd_addr[15] .register_cascade_mode = "off";
defparam \inst1|ram_rd_addr[15] .sum_lutc_input = "datac";
defparam \inst1|ram_rd_addr[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y5_N1
maxii_lcell \inst1|ram_wr_addr[15] (
// Equation(s):
// \inst1|ram_wr_addr [15] = DFFEAS(GND, GLOBAL(\MCO_clk~combout ), VCC, , \inst1|ram_wr_addr[21]~0_combout , \inst1|data_addr [15], , , VCC)

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|data_addr [15]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|ram_wr_addr[21]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_wr_addr [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_wr_addr[15] .lut_mask = "0000";
defparam \inst1|ram_wr_addr[15] .operation_mode = "normal";
defparam \inst1|ram_wr_addr[15] .output_mode = "reg_only";
defparam \inst1|ram_wr_addr[15] .register_cascade_mode = "off";
defparam \inst1|ram_wr_addr[15] .sum_lutc_input = "datac";
defparam \inst1|ram_wr_addr[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y4_N6
maxii_lcell \inst|haddr_r[15] (
// Equation(s):
// \inst|haddr_r [15] = DFFEAS((\inst1|ram_rd_enable~regout  & (\inst1|ram_rd_addr [15])) # (!\inst1|ram_rd_enable~regout  & (((\inst1|ram_wr_addr [15])))), GLOBAL(\MCO_clk~combout ), VCC, , \inst|haddr_r[5]~0_combout , , , !\inst1|ram_rst~regout , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|ram_rd_addr [15]),
	.datab(\inst1|ram_rd_enable~regout ),
	.datac(vcc),
	.datad(\inst1|ram_wr_addr [15]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\inst1|ram_rst~regout ),
	.sload(gnd),
	.ena(\inst|haddr_r[5]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|haddr_r [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|haddr_r[15] .lut_mask = "bb88";
defparam \inst|haddr_r[15] .operation_mode = "normal";
defparam \inst|haddr_r[15] .output_mode = "reg_only";
defparam \inst|haddr_r[15] .register_cascade_mode = "off";
defparam \inst|haddr_r[15] .sum_lutc_input = "datac";
defparam \inst|haddr_r[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y4_N7
maxii_lcell \inst|addr[6]~14 (
// Equation(s):
// \inst|addr[6]~14_combout  = (\inst|Equal1~0_combout  & ((\inst|state [1] & (\inst|haddr_r [6])) # (!\inst|state [1] & ((\inst|haddr_r [15])))))

	.clk(gnd),
	.dataa(\inst|haddr_r [6]),
	.datab(\inst|Equal1~0_combout ),
	.datac(\inst|haddr_r [15]),
	.datad(\inst|state [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|addr[6]~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|addr[6]~14 .lut_mask = "88c0";
defparam \inst|addr[6]~14 .operation_mode = "normal";
defparam \inst|addr[6]~14 .output_mode = "comb_only";
defparam \inst|addr[6]~14 .register_cascade_mode = "off";
defparam \inst|addr[6]~14 .sum_lutc_input = "datac";
defparam \inst|addr[6]~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N8
maxii_lcell \inst|addr[6]~15 (
// Equation(s):
// \inst|addr[6]~15_combout  = (((\inst|addr~4_combout  & \inst|addr[6]~14_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|addr~4_combout ),
	.datad(\inst|addr[6]~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|addr[6]~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|addr[6]~15 .lut_mask = "f000";
defparam \inst|addr[6]~15 .operation_mode = "normal";
defparam \inst|addr[6]~15 .output_mode = "comb_only";
defparam \inst|addr[6]~15 .register_cascade_mode = "off";
defparam \inst|addr[6]~15 .sum_lutc_input = "datac";
defparam \inst|addr[6]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N7
maxii_lcell \inst1|data_addr[14] (
// Equation(s):
// \inst1|data_addr [14] = DFFEAS((((\inst1|slave_spi|byte_data_recv [6]))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|data_addr[14]~3_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst1|slave_spi|byte_data_recv [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|data_addr[14]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|data_addr [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|data_addr[14] .lut_mask = "ff00";
defparam \inst1|data_addr[14] .operation_mode = "normal";
defparam \inst1|data_addr[14] .output_mode = "reg_only";
defparam \inst1|data_addr[14] .register_cascade_mode = "off";
defparam \inst1|data_addr[14] .sum_lutc_input = "datac";
defparam \inst1|data_addr[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N4
maxii_lcell \inst1|ram_wr_addr[14] (
// Equation(s):
// \inst1|ram_wr_addr [14] = DFFEAS((((\inst1|data_addr [14]))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|ram_wr_addr[21]~0_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|data_addr [14]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram_wr_addr[21]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_wr_addr [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_wr_addr[14] .lut_mask = "f0f0";
defparam \inst1|ram_wr_addr[14] .operation_mode = "normal";
defparam \inst1|ram_wr_addr[14] .output_mode = "reg_only";
defparam \inst1|ram_wr_addr[14] .register_cascade_mode = "off";
defparam \inst1|ram_wr_addr[14] .sum_lutc_input = "datac";
defparam \inst1|ram_wr_addr[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N4
maxii_lcell \inst1|ram_rd_addr[14] (
// Equation(s):
// \inst1|ram_rd_addr [14] = DFFEAS((((\inst1|data_addr [14]))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|ram_rd_addr[21]~1_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst1|data_addr [14]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram_rd_addr[21]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_rd_addr [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_rd_addr[14] .lut_mask = "ff00";
defparam \inst1|ram_rd_addr[14] .operation_mode = "normal";
defparam \inst1|ram_rd_addr[14] .output_mode = "reg_only";
defparam \inst1|ram_rd_addr[14] .register_cascade_mode = "off";
defparam \inst1|ram_rd_addr[14] .sum_lutc_input = "datac";
defparam \inst1|ram_rd_addr[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N7
maxii_lcell \inst|haddr_r[14] (
// Equation(s):
// \inst|haddr_r [14] = DFFEAS(((\inst1|ram_rd_enable~regout  & ((\inst1|ram_rd_addr [14]))) # (!\inst1|ram_rd_enable~regout  & (\inst1|ram_wr_addr [14]))), GLOBAL(\MCO_clk~combout ), VCC, , \inst|haddr_r[5]~0_combout , , , !\inst1|ram_rst~regout , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(\inst1|ram_rd_enable~regout ),
	.datac(\inst1|ram_wr_addr [14]),
	.datad(\inst1|ram_rd_addr [14]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\inst1|ram_rst~regout ),
	.sload(gnd),
	.ena(\inst|haddr_r[5]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|haddr_r [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|haddr_r[14] .lut_mask = "fc30";
defparam \inst|haddr_r[14] .operation_mode = "normal";
defparam \inst|haddr_r[14] .output_mode = "reg_only";
defparam \inst|haddr_r[14] .register_cascade_mode = "off";
defparam \inst|haddr_r[14] .sum_lutc_input = "datac";
defparam \inst|haddr_r[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y6_N5
maxii_lcell \inst1|data_addr[5] (
// Equation(s):
// \inst1|data_addr [5] = DFFEAS(GND, GLOBAL(\MCO_clk~combout ), VCC, , \inst1|data_addr[6]~5_combout , \inst1|slave_spi|byte_data_recv [5], , , VCC)

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|slave_spi|byte_data_recv [5]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|data_addr[6]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|data_addr [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|data_addr[5] .lut_mask = "0000";
defparam \inst1|data_addr[5] .operation_mode = "normal";
defparam \inst1|data_addr[5] .output_mode = "reg_only";
defparam \inst1|data_addr[5] .register_cascade_mode = "off";
defparam \inst1|data_addr[5] .sum_lutc_input = "datac";
defparam \inst1|data_addr[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y4_N7
maxii_lcell \inst1|ram_rd_addr[5] (
// Equation(s):
// \inst1|ram_rd_addr [5] = DFFEAS((((\inst1|data_addr [5]))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|ram_rd_addr[21]~1_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst1|data_addr [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram_rd_addr[21]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_rd_addr [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_rd_addr[5] .lut_mask = "ff00";
defparam \inst1|ram_rd_addr[5] .operation_mode = "normal";
defparam \inst1|ram_rd_addr[5] .output_mode = "reg_only";
defparam \inst1|ram_rd_addr[5] .register_cascade_mode = "off";
defparam \inst1|ram_rd_addr[5] .sum_lutc_input = "datac";
defparam \inst1|ram_rd_addr[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N7
maxii_lcell \inst1|ram_wr_addr[5] (
// Equation(s):
// \inst1|ram_wr_addr [5] = DFFEAS(GND, GLOBAL(\MCO_clk~combout ), VCC, , \inst1|ram_wr_addr[21]~0_combout , \inst1|data_addr [5], , , VCC)

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|data_addr [5]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|ram_wr_addr[21]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_wr_addr [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_wr_addr[5] .lut_mask = "0000";
defparam \inst1|ram_wr_addr[5] .operation_mode = "normal";
defparam \inst1|ram_wr_addr[5] .output_mode = "reg_only";
defparam \inst1|ram_wr_addr[5] .register_cascade_mode = "off";
defparam \inst1|ram_wr_addr[5] .sum_lutc_input = "datac";
defparam \inst1|ram_wr_addr[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y4_N9
maxii_lcell \inst|haddr_r[5] (
// Equation(s):
// \inst|haddr_r [5] = DFFEAS(((\inst1|ram_rd_enable~regout  & (\inst1|ram_rd_addr [5])) # (!\inst1|ram_rd_enable~regout  & ((\inst1|ram_wr_addr [5])))), GLOBAL(\MCO_clk~combout ), VCC, , \inst|haddr_r[5]~0_combout , , , !\inst1|ram_rst~regout , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(\inst1|ram_rd_addr [5]),
	.datac(\inst1|ram_rd_enable~regout ),
	.datad(\inst1|ram_wr_addr [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\inst1|ram_rst~regout ),
	.sload(gnd),
	.ena(\inst|haddr_r[5]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|haddr_r [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|haddr_r[5] .lut_mask = "cfc0";
defparam \inst|haddr_r[5] .operation_mode = "normal";
defparam \inst|haddr_r[5] .output_mode = "reg_only";
defparam \inst|haddr_r[5] .register_cascade_mode = "off";
defparam \inst|haddr_r[5] .sum_lutc_input = "datac";
defparam \inst|haddr_r[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y5_N6
maxii_lcell \inst|addr[5]~16 (
// Equation(s):
// \inst|addr[5]~16_combout  = (\inst|Equal0~0_combout  & ((\inst|addr[9]~6_combout ) # ((\inst|haddr_r [5] & \inst|addr[9]~7_combout ))))

	.clk(gnd),
	.dataa(\inst|haddr_r [5]),
	.datab(\inst|Equal0~0_combout ),
	.datac(\inst|addr[9]~7_combout ),
	.datad(\inst|addr[9]~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|addr[5]~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|addr[5]~16 .lut_mask = "cc80";
defparam \inst|addr[5]~16 .operation_mode = "normal";
defparam \inst|addr[5]~16 .output_mode = "comb_only";
defparam \inst|addr[5]~16 .register_cascade_mode = "off";
defparam \inst|addr[5]~16 .sum_lutc_input = "datac";
defparam \inst|addr[5]~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N2
maxii_lcell \inst|addr[5]~17 (
// Equation(s):
// \inst|addr[5]~17_combout  = (\inst|addr~4_combout  & ((\inst|addr[5]~16_combout ) # ((\inst|haddr_r [14] & \inst|addr[12]~0_combout ))))

	.clk(gnd),
	.dataa(\inst|addr~4_combout ),
	.datab(\inst|haddr_r [14]),
	.datac(\inst|addr[12]~0_combout ),
	.datad(\inst|addr[5]~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|addr[5]~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|addr[5]~17 .lut_mask = "aa80";
defparam \inst|addr[5]~17 .operation_mode = "normal";
defparam \inst|addr[5]~17 .output_mode = "comb_only";
defparam \inst|addr[5]~17 .register_cascade_mode = "off";
defparam \inst|addr[5]~17 .sum_lutc_input = "datac";
defparam \inst|addr[5]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N4
maxii_lcell \inst1|data_addr[4] (
// Equation(s):
// \inst1|data_addr [4] = DFFEAS(GND, GLOBAL(\MCO_clk~combout ), VCC, , \inst1|data_addr[6]~5_combout , \inst1|slave_spi|byte_data_recv [4], , , VCC)

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|slave_spi|byte_data_recv [4]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|data_addr[6]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|data_addr [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|data_addr[4] .lut_mask = "0000";
defparam \inst1|data_addr[4] .operation_mode = "normal";
defparam \inst1|data_addr[4] .output_mode = "reg_only";
defparam \inst1|data_addr[4] .register_cascade_mode = "off";
defparam \inst1|data_addr[4] .sum_lutc_input = "datac";
defparam \inst1|data_addr[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y5_N5
maxii_lcell \inst1|ram_rd_addr[4] (
// Equation(s):
// \inst1|ram_rd_addr [4] = DFFEAS(GND, GLOBAL(\MCO_clk~combout ), VCC, , \inst1|ram_rd_addr[21]~1_combout , \inst1|data_addr [4], , , VCC)

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|data_addr [4]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|ram_rd_addr[21]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_rd_addr [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_rd_addr[4] .lut_mask = "0000";
defparam \inst1|ram_rd_addr[4] .operation_mode = "normal";
defparam \inst1|ram_rd_addr[4] .output_mode = "reg_only";
defparam \inst1|ram_rd_addr[4] .register_cascade_mode = "off";
defparam \inst1|ram_rd_addr[4] .sum_lutc_input = "datac";
defparam \inst1|ram_rd_addr[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y5_N2
maxii_lcell \inst1|ram_wr_addr[4] (
// Equation(s):
// \inst1|ram_wr_addr [4] = DFFEAS(GND, GLOBAL(\MCO_clk~combout ), VCC, , \inst1|ram_wr_addr[21]~0_combout , \inst1|data_addr [4], , , VCC)

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|data_addr [4]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|ram_wr_addr[21]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_wr_addr [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_wr_addr[4] .lut_mask = "0000";
defparam \inst1|ram_wr_addr[4] .operation_mode = "normal";
defparam \inst1|ram_wr_addr[4] .output_mode = "reg_only";
defparam \inst1|ram_wr_addr[4] .register_cascade_mode = "off";
defparam \inst1|ram_wr_addr[4] .sum_lutc_input = "datac";
defparam \inst1|ram_wr_addr[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y4_N2
maxii_lcell \inst|haddr_r[4] (
// Equation(s):
// \inst|haddr_r [4] = DFFEAS(((\inst1|ram_rd_enable~regout  & (\inst1|ram_rd_addr [4])) # (!\inst1|ram_rd_enable~regout  & ((\inst1|ram_wr_addr [4])))), GLOBAL(\MCO_clk~combout ), VCC, , \inst|haddr_r[5]~0_combout , , , !\inst1|ram_rst~regout , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|ram_rd_addr [4]),
	.datab(vcc),
	.datac(\inst1|ram_rd_enable~regout ),
	.datad(\inst1|ram_wr_addr [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\inst1|ram_rst~regout ),
	.sload(gnd),
	.ena(\inst|haddr_r[5]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|haddr_r [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|haddr_r[4] .lut_mask = "afa0";
defparam \inst|haddr_r[4] .operation_mode = "normal";
defparam \inst|haddr_r[4] .output_mode = "reg_only";
defparam \inst|haddr_r[4] .register_cascade_mode = "off";
defparam \inst|haddr_r[4] .sum_lutc_input = "datac";
defparam \inst|haddr_r[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y5_N8
maxii_lcell \inst|addr[4]~18 (
// Equation(s):
// \inst|addr[4]~18_combout  = (\inst|Equal0~0_combout  & ((\inst|addr[9]~6_combout ) # ((\inst|haddr_r [4] & \inst|addr[9]~7_combout ))))

	.clk(gnd),
	.dataa(\inst|haddr_r [4]),
	.datab(\inst|Equal0~0_combout ),
	.datac(\inst|addr[9]~7_combout ),
	.datad(\inst|addr[9]~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|addr[4]~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|addr[4]~18 .lut_mask = "cc80";
defparam \inst|addr[4]~18 .operation_mode = "normal";
defparam \inst|addr[4]~18 .output_mode = "comb_only";
defparam \inst|addr[4]~18 .register_cascade_mode = "off";
defparam \inst|addr[4]~18 .sum_lutc_input = "datac";
defparam \inst|addr[4]~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N2
maxii_lcell \inst1|data_addr[13] (
// Equation(s):
// \inst1|data_addr [13] = DFFEAS((((\inst1|slave_spi|byte_data_recv [5]))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|data_addr[14]~3_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst1|slave_spi|byte_data_recv [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|data_addr[14]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|data_addr [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|data_addr[13] .lut_mask = "ff00";
defparam \inst1|data_addr[13] .operation_mode = "normal";
defparam \inst1|data_addr[13] .output_mode = "reg_only";
defparam \inst1|data_addr[13] .register_cascade_mode = "off";
defparam \inst1|data_addr[13] .sum_lutc_input = "datac";
defparam \inst1|data_addr[13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N7
maxii_lcell \inst1|ram_wr_addr[13] (
// Equation(s):
// \inst1|ram_wr_addr [13] = DFFEAS(GND, GLOBAL(\MCO_clk~combout ), VCC, , \inst1|ram_wr_addr[21]~0_combout , \inst1|data_addr [13], , , VCC)

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|data_addr [13]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|ram_wr_addr[21]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_wr_addr [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_wr_addr[13] .lut_mask = "0000";
defparam \inst1|ram_wr_addr[13] .operation_mode = "normal";
defparam \inst1|ram_wr_addr[13] .output_mode = "reg_only";
defparam \inst1|ram_wr_addr[13] .register_cascade_mode = "off";
defparam \inst1|ram_wr_addr[13] .sum_lutc_input = "datac";
defparam \inst1|ram_wr_addr[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y4_N5
maxii_lcell \inst1|ram_rd_addr[13] (
// Equation(s):
// \inst1|ram_rd_addr [13] = DFFEAS((((\inst1|data_addr [13]))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|ram_rd_addr[21]~1_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst1|data_addr [13]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram_rd_addr[21]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_rd_addr [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_rd_addr[13] .lut_mask = "ff00";
defparam \inst1|ram_rd_addr[13] .operation_mode = "normal";
defparam \inst1|ram_rd_addr[13] .output_mode = "reg_only";
defparam \inst1|ram_rd_addr[13] .register_cascade_mode = "off";
defparam \inst1|ram_rd_addr[13] .sum_lutc_input = "datac";
defparam \inst1|ram_rd_addr[13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N1
maxii_lcell \inst|haddr_r[13] (
// Equation(s):
// \inst|haddr_r [13] = DFFEAS(((\inst1|ram_rd_enable~regout  & ((\inst1|ram_rd_addr [13]))) # (!\inst1|ram_rd_enable~regout  & (\inst1|ram_wr_addr [13]))), GLOBAL(\MCO_clk~combout ), VCC, , \inst|haddr_r[5]~0_combout , , , !\inst1|ram_rst~regout , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(\inst1|ram_wr_addr [13]),
	.datac(\inst1|ram_rd_addr [13]),
	.datad(\inst1|ram_rd_enable~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\inst1|ram_rst~regout ),
	.sload(gnd),
	.ena(\inst|haddr_r[5]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|haddr_r [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|haddr_r[13] .lut_mask = "f0cc";
defparam \inst|haddr_r[13] .operation_mode = "normal";
defparam \inst|haddr_r[13] .output_mode = "reg_only";
defparam \inst|haddr_r[13] .register_cascade_mode = "off";
defparam \inst|haddr_r[13] .sum_lutc_input = "datac";
defparam \inst|haddr_r[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y5_N1
maxii_lcell \inst|addr[4]~19 (
// Equation(s):
// \inst|addr[4]~19_combout  = (\inst|addr~4_combout  & ((\inst|addr[4]~18_combout ) # ((\inst|addr[12]~0_combout  & \inst|haddr_r [13]))))

	.clk(gnd),
	.dataa(\inst|addr~4_combout ),
	.datab(\inst|addr[4]~18_combout ),
	.datac(\inst|addr[12]~0_combout ),
	.datad(\inst|haddr_r [13]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|addr[4]~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|addr[4]~19 .lut_mask = "a888";
defparam \inst|addr[4]~19 .operation_mode = "normal";
defparam \inst|addr[4]~19 .output_mode = "comb_only";
defparam \inst|addr[4]~19 .register_cascade_mode = "off";
defparam \inst|addr[4]~19 .sum_lutc_input = "datac";
defparam \inst|addr[4]~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N8
maxii_lcell \inst1|data_addr[12] (
// Equation(s):
// \inst1|data_addr [12] = DFFEAS((((\inst1|slave_spi|byte_data_recv [4]))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|data_addr[14]~3_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst1|slave_spi|byte_data_recv [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|data_addr[14]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|data_addr [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|data_addr[12] .lut_mask = "ff00";
defparam \inst1|data_addr[12] .operation_mode = "normal";
defparam \inst1|data_addr[12] .output_mode = "reg_only";
defparam \inst1|data_addr[12] .register_cascade_mode = "off";
defparam \inst1|data_addr[12] .sum_lutc_input = "datac";
defparam \inst1|data_addr[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N0
maxii_lcell \inst1|ram_wr_addr[12] (
// Equation(s):
// \inst1|ram_wr_addr [12] = DFFEAS(GND, GLOBAL(\MCO_clk~combout ), VCC, , \inst1|ram_wr_addr[21]~0_combout , \inst1|data_addr [12], , , VCC)

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|data_addr [12]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|ram_wr_addr[21]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_wr_addr [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_wr_addr[12] .lut_mask = "0000";
defparam \inst1|ram_wr_addr[12] .operation_mode = "normal";
defparam \inst1|ram_wr_addr[12] .output_mode = "reg_only";
defparam \inst1|ram_wr_addr[12] .register_cascade_mode = "off";
defparam \inst1|ram_wr_addr[12] .sum_lutc_input = "datac";
defparam \inst1|ram_wr_addr[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y5_N7
maxii_lcell \inst1|ram_rd_addr[12] (
// Equation(s):
// \inst1|ram_rd_addr [12] = DFFEAS(GND, GLOBAL(\MCO_clk~combout ), VCC, , \inst1|ram_rd_addr[21]~1_combout , \inst1|data_addr [12], , , VCC)

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|data_addr [12]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|ram_rd_addr[21]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_rd_addr [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_rd_addr[12] .lut_mask = "0000";
defparam \inst1|ram_rd_addr[12] .operation_mode = "normal";
defparam \inst1|ram_rd_addr[12] .output_mode = "reg_only";
defparam \inst1|ram_rd_addr[12] .register_cascade_mode = "off";
defparam \inst1|ram_rd_addr[12] .sum_lutc_input = "datac";
defparam \inst1|ram_rd_addr[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y4_N6
maxii_lcell \inst|haddr_r[12] (
// Equation(s):
// \inst|haddr_r [12] = DFFEAS(((\inst1|ram_rd_enable~regout  & ((\inst1|ram_rd_addr [12]))) # (!\inst1|ram_rd_enable~regout  & (\inst1|ram_wr_addr [12]))), GLOBAL(\MCO_clk~combout ), VCC, , \inst|haddr_r[5]~0_combout , , , !\inst1|ram_rst~regout , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|ram_wr_addr [12]),
	.datab(vcc),
	.datac(\inst1|ram_rd_enable~regout ),
	.datad(\inst1|ram_rd_addr [12]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\inst1|ram_rst~regout ),
	.sload(gnd),
	.ena(\inst|haddr_r[5]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|haddr_r [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|haddr_r[12] .lut_mask = "fa0a";
defparam \inst|haddr_r[12] .operation_mode = "normal";
defparam \inst|haddr_r[12] .output_mode = "reg_only";
defparam \inst|haddr_r[12] .register_cascade_mode = "off";
defparam \inst|haddr_r[12] .sum_lutc_input = "datac";
defparam \inst|haddr_r[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y6_N2
maxii_lcell \inst1|data_addr[3] (
// Equation(s):
// \inst1|data_addr [3] = DFFEAS((((\inst1|slave_spi|byte_data_recv [3]))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|data_addr[6]~5_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst1|slave_spi|byte_data_recv [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|data_addr[6]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|data_addr [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|data_addr[3] .lut_mask = "ff00";
defparam \inst1|data_addr[3] .operation_mode = "normal";
defparam \inst1|data_addr[3] .output_mode = "reg_only";
defparam \inst1|data_addr[3] .register_cascade_mode = "off";
defparam \inst1|data_addr[3] .sum_lutc_input = "datac";
defparam \inst1|data_addr[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N1
maxii_lcell \inst1|ram_wr_addr[3] (
// Equation(s):
// \inst1|ram_wr_addr [3] = DFFEAS((((\inst1|data_addr [3]))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|ram_wr_addr[21]~0_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst1|data_addr [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram_wr_addr[21]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_wr_addr [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_wr_addr[3] .lut_mask = "ff00";
defparam \inst1|ram_wr_addr[3] .operation_mode = "normal";
defparam \inst1|ram_wr_addr[3] .output_mode = "reg_only";
defparam \inst1|ram_wr_addr[3] .register_cascade_mode = "off";
defparam \inst1|ram_wr_addr[3] .sum_lutc_input = "datac";
defparam \inst1|ram_wr_addr[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N9
maxii_lcell \inst1|ram_rd_addr[3] (
// Equation(s):
// \inst1|ram_rd_addr [3] = DFFEAS(GND, GLOBAL(\MCO_clk~combout ), VCC, , \inst1|ram_rd_addr[21]~1_combout , \inst1|data_addr [3], , , VCC)

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|data_addr [3]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|ram_rd_addr[21]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_rd_addr [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_rd_addr[3] .lut_mask = "0000";
defparam \inst1|ram_rd_addr[3] .operation_mode = "normal";
defparam \inst1|ram_rd_addr[3] .output_mode = "reg_only";
defparam \inst1|ram_rd_addr[3] .register_cascade_mode = "off";
defparam \inst1|ram_rd_addr[3] .sum_lutc_input = "datac";
defparam \inst1|ram_rd_addr[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y4_N3
maxii_lcell \inst|haddr_r[3] (
// Equation(s):
// \inst|haddr_r [3] = DFFEAS(((\inst1|ram_rd_enable~regout  & ((\inst1|ram_rd_addr [3]))) # (!\inst1|ram_rd_enable~regout  & (\inst1|ram_wr_addr [3]))), GLOBAL(\MCO_clk~combout ), VCC, , \inst|haddr_r[5]~0_combout , , , !\inst1|ram_rst~regout , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(\inst1|ram_wr_addr [3]),
	.datac(\inst1|ram_rd_enable~regout ),
	.datad(\inst1|ram_rd_addr [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\inst1|ram_rst~regout ),
	.sload(gnd),
	.ena(\inst|haddr_r[5]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|haddr_r [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|haddr_r[3] .lut_mask = "fc0c";
defparam \inst|haddr_r[3] .operation_mode = "normal";
defparam \inst|haddr_r[3] .output_mode = "reg_only";
defparam \inst|haddr_r[3] .register_cascade_mode = "off";
defparam \inst|haddr_r[3] .sum_lutc_input = "datac";
defparam \inst|haddr_r[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y4_N4
maxii_lcell \inst|addr[3]~20 (
// Equation(s):
// \inst|addr[3]~20_combout  = (\inst|Equal1~0_combout  & ((\inst|state [1] & ((\inst|haddr_r [3]))) # (!\inst|state [1] & (\inst|haddr_r [12]))))

	.clk(gnd),
	.dataa(\inst|haddr_r [12]),
	.datab(\inst|Equal1~0_combout ),
	.datac(\inst|state [1]),
	.datad(\inst|haddr_r [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|addr[3]~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|addr[3]~20 .lut_mask = "c808";
defparam \inst|addr[3]~20 .operation_mode = "normal";
defparam \inst|addr[3]~20 .output_mode = "comb_only";
defparam \inst|addr[3]~20 .register_cascade_mode = "off";
defparam \inst|addr[3]~20 .sum_lutc_input = "datac";
defparam \inst|addr[3]~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N2
maxii_lcell \inst|addr[3]~21 (
// Equation(s):
// \inst|addr[3]~21_combout  = (((\inst|addr~4_combout  & \inst|addr[3]~20_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|addr~4_combout ),
	.datad(\inst|addr[3]~20_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|addr[3]~21_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|addr[3]~21 .lut_mask = "f000";
defparam \inst|addr[3]~21 .operation_mode = "normal";
defparam \inst|addr[3]~21 .output_mode = "comb_only";
defparam \inst|addr[3]~21 .register_cascade_mode = "off";
defparam \inst|addr[3]~21 .sum_lutc_input = "datac";
defparam \inst|addr[3]~21 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N5
maxii_lcell \inst1|data_addr[11] (
// Equation(s):
// \inst1|data_addr [11] = DFFEAS(GND, GLOBAL(\MCO_clk~combout ), VCC, , \inst1|data_addr[14]~3_combout , \inst1|slave_spi|byte_data_recv [3], , , VCC)

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|slave_spi|byte_data_recv [3]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|data_addr[14]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|data_addr [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|data_addr[11] .lut_mask = "0000";
defparam \inst1|data_addr[11] .operation_mode = "normal";
defparam \inst1|data_addr[11] .output_mode = "reg_only";
defparam \inst1|data_addr[11] .register_cascade_mode = "off";
defparam \inst1|data_addr[11] .sum_lutc_input = "datac";
defparam \inst1|data_addr[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y4_N3
maxii_lcell \inst1|ram_wr_addr[11] (
// Equation(s):
// \inst1|ram_wr_addr [11] = DFFEAS(GND, GLOBAL(\MCO_clk~combout ), VCC, , \inst1|ram_wr_addr[21]~0_combout , \inst1|data_addr [11], , , VCC)

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|data_addr [11]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|ram_wr_addr[21]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_wr_addr [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_wr_addr[11] .lut_mask = "0000";
defparam \inst1|ram_wr_addr[11] .operation_mode = "normal";
defparam \inst1|ram_wr_addr[11] .output_mode = "reg_only";
defparam \inst1|ram_wr_addr[11] .register_cascade_mode = "off";
defparam \inst1|ram_wr_addr[11] .sum_lutc_input = "datac";
defparam \inst1|ram_wr_addr[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y4_N4
maxii_lcell \inst1|ram_rd_addr[11] (
// Equation(s):
// \inst1|ram_rd_addr [11] = DFFEAS((((\inst1|data_addr [11]))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|ram_rd_addr[21]~1_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst1|data_addr [11]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram_rd_addr[21]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_rd_addr [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_rd_addr[11] .lut_mask = "ff00";
defparam \inst1|ram_rd_addr[11] .operation_mode = "normal";
defparam \inst1|ram_rd_addr[11] .output_mode = "reg_only";
defparam \inst1|ram_rd_addr[11] .register_cascade_mode = "off";
defparam \inst1|ram_rd_addr[11] .sum_lutc_input = "datac";
defparam \inst1|ram_rd_addr[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N6
maxii_lcell \inst|haddr_r[11] (
// Equation(s):
// \inst|haddr_r [11] = DFFEAS(((\inst1|ram_rd_enable~regout  & ((\inst1|ram_rd_addr [11]))) # (!\inst1|ram_rd_enable~regout  & (\inst1|ram_wr_addr [11]))), GLOBAL(\MCO_clk~combout ), VCC, , \inst|haddr_r[5]~0_combout , , , !\inst1|ram_rst~regout , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(\inst1|ram_wr_addr [11]),
	.datac(\inst1|ram_rd_addr [11]),
	.datad(\inst1|ram_rd_enable~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\inst1|ram_rst~regout ),
	.sload(gnd),
	.ena(\inst|haddr_r[5]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|haddr_r [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|haddr_r[11] .lut_mask = "f0cc";
defparam \inst|haddr_r[11] .operation_mode = "normal";
defparam \inst|haddr_r[11] .output_mode = "reg_only";
defparam \inst|haddr_r[11] .register_cascade_mode = "off";
defparam \inst|haddr_r[11] .sum_lutc_input = "datac";
defparam \inst|haddr_r[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y6_N0
maxii_lcell \inst1|data_addr[2] (
// Equation(s):
// \inst1|data_addr [2] = DFFEAS(GND, GLOBAL(\MCO_clk~combout ), VCC, , \inst1|data_addr[6]~5_combout , \inst1|slave_spi|byte_data_recv [2], , , VCC)

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|slave_spi|byte_data_recv [2]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|data_addr[6]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|data_addr [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|data_addr[2] .lut_mask = "0000";
defparam \inst1|data_addr[2] .operation_mode = "normal";
defparam \inst1|data_addr[2] .output_mode = "reg_only";
defparam \inst1|data_addr[2] .register_cascade_mode = "off";
defparam \inst1|data_addr[2] .sum_lutc_input = "datac";
defparam \inst1|data_addr[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y5_N4
maxii_lcell \inst1|ram_rd_addr[2] (
// Equation(s):
// \inst1|ram_rd_addr [2] = DFFEAS(GND, GLOBAL(\MCO_clk~combout ), VCC, , \inst1|ram_rd_addr[21]~1_combout , \inst1|data_addr [2], , , VCC)

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|data_addr [2]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|ram_rd_addr[21]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_rd_addr [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_rd_addr[2] .lut_mask = "0000";
defparam \inst1|ram_rd_addr[2] .operation_mode = "normal";
defparam \inst1|ram_rd_addr[2] .output_mode = "reg_only";
defparam \inst1|ram_rd_addr[2] .register_cascade_mode = "off";
defparam \inst1|ram_rd_addr[2] .sum_lutc_input = "datac";
defparam \inst1|ram_rd_addr[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y6_N9
maxii_lcell \inst1|ram_wr_addr[2] (
// Equation(s):
// \inst1|ram_wr_addr [2] = DFFEAS(GND, GLOBAL(\MCO_clk~combout ), VCC, , \inst1|ram_wr_addr[21]~0_combout , \inst1|data_addr [2], , , VCC)

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|data_addr [2]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|ram_wr_addr[21]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_wr_addr [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_wr_addr[2] .lut_mask = "0000";
defparam \inst1|ram_wr_addr[2] .operation_mode = "normal";
defparam \inst1|ram_wr_addr[2] .output_mode = "reg_only";
defparam \inst1|ram_wr_addr[2] .register_cascade_mode = "off";
defparam \inst1|ram_wr_addr[2] .sum_lutc_input = "datac";
defparam \inst1|ram_wr_addr[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y4_N9
maxii_lcell \inst|haddr_r[2] (
// Equation(s):
// \inst|haddr_r [2] = DFFEAS(((\inst1|ram_rd_enable~regout  & (\inst1|ram_rd_addr [2])) # (!\inst1|ram_rd_enable~regout  & ((\inst1|ram_wr_addr [2])))), GLOBAL(\MCO_clk~combout ), VCC, , \inst|haddr_r[5]~0_combout , , , !\inst1|ram_rst~regout , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|ram_rd_addr [2]),
	.datab(\inst1|ram_wr_addr [2]),
	.datac(vcc),
	.datad(\inst1|ram_rd_enable~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\inst1|ram_rst~regout ),
	.sload(gnd),
	.ena(\inst|haddr_r[5]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|haddr_r [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|haddr_r[2] .lut_mask = "aacc";
defparam \inst|haddr_r[2] .operation_mode = "normal";
defparam \inst|haddr_r[2] .output_mode = "reg_only";
defparam \inst|haddr_r[2] .register_cascade_mode = "off";
defparam \inst|haddr_r[2] .sum_lutc_input = "datac";
defparam \inst|haddr_r[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y4_N3
maxii_lcell \inst|addr[2]~22 (
// Equation(s):
// \inst|addr[2]~22_combout  = (\inst|Equal1~0_combout  & ((\inst|state [1] & ((\inst|haddr_r [2]))) # (!\inst|state [1] & (\inst|haddr_r [11]))))

	.clk(gnd),
	.dataa(\inst|state [1]),
	.datab(\inst|Equal1~0_combout ),
	.datac(\inst|haddr_r [11]),
	.datad(\inst|haddr_r [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|addr[2]~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|addr[2]~22 .lut_mask = "c840";
defparam \inst|addr[2]~22 .operation_mode = "normal";
defparam \inst|addr[2]~22 .output_mode = "comb_only";
defparam \inst|addr[2]~22 .register_cascade_mode = "off";
defparam \inst|addr[2]~22 .sum_lutc_input = "datac";
defparam \inst|addr[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N5
maxii_lcell \inst|addr[2]~23 (
// Equation(s):
// \inst|addr[2]~23_combout  = (((\inst|addr~4_combout  & \inst|addr[2]~22_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|addr~4_combout ),
	.datad(\inst|addr[2]~22_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|addr[2]~23_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|addr[2]~23 .lut_mask = "f000";
defparam \inst|addr[2]~23 .operation_mode = "normal";
defparam \inst|addr[2]~23 .output_mode = "comb_only";
defparam \inst|addr[2]~23 .register_cascade_mode = "off";
defparam \inst|addr[2]~23 .sum_lutc_input = "datac";
defparam \inst|addr[2]~23 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N4
maxii_lcell \inst1|data_addr[10] (
// Equation(s):
// \inst1|data_addr [10] = DFFEAS(GND, GLOBAL(\MCO_clk~combout ), VCC, , \inst1|data_addr[14]~3_combout , \inst1|slave_spi|byte_data_recv [2], , , VCC)

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|slave_spi|byte_data_recv [2]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|data_addr[14]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|data_addr [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|data_addr[10] .lut_mask = "0000";
defparam \inst1|data_addr[10] .operation_mode = "normal";
defparam \inst1|data_addr[10] .output_mode = "reg_only";
defparam \inst1|data_addr[10] .register_cascade_mode = "off";
defparam \inst1|data_addr[10] .sum_lutc_input = "datac";
defparam \inst1|data_addr[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y5_N6
maxii_lcell \inst1|ram_rd_addr[10] (
// Equation(s):
// \inst1|ram_rd_addr [10] = DFFEAS(GND, GLOBAL(\MCO_clk~combout ), VCC, , \inst1|ram_rd_addr[21]~1_combout , \inst1|data_addr [10], , , VCC)

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|data_addr [10]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|ram_rd_addr[21]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_rd_addr [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_rd_addr[10] .lut_mask = "0000";
defparam \inst1|ram_rd_addr[10] .operation_mode = "normal";
defparam \inst1|ram_rd_addr[10] .output_mode = "reg_only";
defparam \inst1|ram_rd_addr[10] .register_cascade_mode = "off";
defparam \inst1|ram_rd_addr[10] .sum_lutc_input = "datac";
defparam \inst1|ram_rd_addr[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y5_N2
maxii_lcell \inst1|ram_wr_addr[10] (
// Equation(s):
// \inst1|ram_wr_addr [10] = DFFEAS(GND, GLOBAL(\MCO_clk~combout ), VCC, , \inst1|ram_wr_addr[21]~0_combout , \inst1|data_addr [10], , , VCC)

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|data_addr [10]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|ram_wr_addr[21]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_wr_addr [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_wr_addr[10] .lut_mask = "0000";
defparam \inst1|ram_wr_addr[10] .operation_mode = "normal";
defparam \inst1|ram_wr_addr[10] .output_mode = "reg_only";
defparam \inst1|ram_wr_addr[10] .register_cascade_mode = "off";
defparam \inst1|ram_wr_addr[10] .sum_lutc_input = "datac";
defparam \inst1|ram_wr_addr[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y4_N8
maxii_lcell \inst|haddr_r[10] (
// Equation(s):
// \inst|haddr_r [10] = DFFEAS(((\inst1|ram_rd_enable~regout  & (\inst1|ram_rd_addr [10])) # (!\inst1|ram_rd_enable~regout  & ((\inst1|ram_wr_addr [10])))), GLOBAL(\MCO_clk~combout ), VCC, , \inst|haddr_r[5]~0_combout , , , !\inst1|ram_rst~regout , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(\inst1|ram_rd_addr [10]),
	.datac(\inst1|ram_rd_enable~regout ),
	.datad(\inst1|ram_wr_addr [10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\inst1|ram_rst~regout ),
	.sload(gnd),
	.ena(\inst|haddr_r[5]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|haddr_r [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|haddr_r[10] .lut_mask = "cfc0";
defparam \inst|haddr_r[10] .operation_mode = "normal";
defparam \inst|haddr_r[10] .output_mode = "reg_only";
defparam \inst|haddr_r[10] .register_cascade_mode = "off";
defparam \inst|haddr_r[10] .sum_lutc_input = "datac";
defparam \inst|haddr_r[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y6_N8
maxii_lcell \inst1|data_addr[1] (
// Equation(s):
// \inst1|data_addr [1] = DFFEAS(GND, GLOBAL(\MCO_clk~combout ), VCC, , \inst1|data_addr[6]~5_combout , \inst1|slave_spi|byte_data_recv [1], , , VCC)

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|slave_spi|byte_data_recv [1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|data_addr[6]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|data_addr [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|data_addr[1] .lut_mask = "0000";
defparam \inst1|data_addr[1] .operation_mode = "normal";
defparam \inst1|data_addr[1] .output_mode = "reg_only";
defparam \inst1|data_addr[1] .register_cascade_mode = "off";
defparam \inst1|data_addr[1] .sum_lutc_input = "datac";
defparam \inst1|data_addr[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N7
maxii_lcell \inst1|ram_wr_addr[1] (
// Equation(s):
// \inst1|ram_wr_addr [1] = DFFEAS(GND, GLOBAL(\MCO_clk~combout ), VCC, , \inst1|ram_wr_addr[21]~0_combout , \inst1|data_addr [1], , , VCC)

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|data_addr [1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|ram_wr_addr[21]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_wr_addr [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_wr_addr[1] .lut_mask = "0000";
defparam \inst1|ram_wr_addr[1] .operation_mode = "normal";
defparam \inst1|ram_wr_addr[1] .output_mode = "reg_only";
defparam \inst1|ram_wr_addr[1] .register_cascade_mode = "off";
defparam \inst1|ram_wr_addr[1] .sum_lutc_input = "datac";
defparam \inst1|ram_wr_addr[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y5_N3
maxii_lcell \inst1|ram_rd_addr[1] (
// Equation(s):
// \inst1|ram_rd_addr [1] = DFFEAS(GND, GLOBAL(\MCO_clk~combout ), VCC, , \inst1|ram_rd_addr[21]~1_combout , \inst1|data_addr [1], , , VCC)

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|data_addr [1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|ram_rd_addr[21]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_rd_addr [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_rd_addr[1] .lut_mask = "0000";
defparam \inst1|ram_rd_addr[1] .operation_mode = "normal";
defparam \inst1|ram_rd_addr[1] .output_mode = "reg_only";
defparam \inst1|ram_rd_addr[1] .register_cascade_mode = "off";
defparam \inst1|ram_rd_addr[1] .sum_lutc_input = "datac";
defparam \inst1|ram_rd_addr[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y4_N1
maxii_lcell \inst|haddr_r[1] (
// Equation(s):
// \inst|haddr_r [1] = DFFEAS(((\inst1|ram_rd_enable~regout  & ((\inst1|ram_rd_addr [1]))) # (!\inst1|ram_rd_enable~regout  & (\inst1|ram_wr_addr [1]))), GLOBAL(\MCO_clk~combout ), VCC, , \inst|haddr_r[5]~0_combout , , , !\inst1|ram_rst~regout , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(\inst1|ram_wr_addr [1]),
	.datac(\inst1|ram_rd_enable~regout ),
	.datad(\inst1|ram_rd_addr [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\inst1|ram_rst~regout ),
	.sload(gnd),
	.ena(\inst|haddr_r[5]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|haddr_r [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|haddr_r[1] .lut_mask = "fc0c";
defparam \inst|haddr_r[1] .operation_mode = "normal";
defparam \inst|haddr_r[1] .output_mode = "reg_only";
defparam \inst|haddr_r[1] .register_cascade_mode = "off";
defparam \inst|haddr_r[1] .sum_lutc_input = "datac";
defparam \inst|haddr_r[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y4_N0
maxii_lcell \inst|addr[1]~24 (
// Equation(s):
// \inst|addr[1]~24_combout  = (\inst|Equal1~0_combout  & ((\inst|state [1] & ((\inst|haddr_r [1]))) # (!\inst|state [1] & (\inst|haddr_r [10]))))

	.clk(gnd),
	.dataa(\inst|haddr_r [10]),
	.datab(\inst|Equal1~0_combout ),
	.datac(\inst|state [1]),
	.datad(\inst|haddr_r [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|addr[1]~24_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|addr[1]~24 .lut_mask = "c808";
defparam \inst|addr[1]~24 .operation_mode = "normal";
defparam \inst|addr[1]~24 .output_mode = "comb_only";
defparam \inst|addr[1]~24 .register_cascade_mode = "off";
defparam \inst|addr[1]~24 .sum_lutc_input = "datac";
defparam \inst|addr[1]~24 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N4
maxii_lcell \inst|addr[1]~25 (
// Equation(s):
// \inst|addr[1]~25_combout  = (((\inst|addr~4_combout  & \inst|addr[1]~24_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|addr~4_combout ),
	.datad(\inst|addr[1]~24_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|addr[1]~25_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|addr[1]~25 .lut_mask = "f000";
defparam \inst|addr[1]~25 .operation_mode = "normal";
defparam \inst|addr[1]~25 .output_mode = "comb_only";
defparam \inst|addr[1]~25 .register_cascade_mode = "off";
defparam \inst|addr[1]~25 .sum_lutc_input = "datac";
defparam \inst|addr[1]~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N9
maxii_lcell \inst1|data_addr[9] (
// Equation(s):
// \inst1|data_addr [9] = DFFEAS((((\inst1|slave_spi|byte_data_recv [1]))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|data_addr[14]~3_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst1|slave_spi|byte_data_recv [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|data_addr[14]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|data_addr [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|data_addr[9] .lut_mask = "ff00";
defparam \inst1|data_addr[9] .operation_mode = "normal";
defparam \inst1|data_addr[9] .output_mode = "reg_only";
defparam \inst1|data_addr[9] .register_cascade_mode = "off";
defparam \inst1|data_addr[9] .sum_lutc_input = "datac";
defparam \inst1|data_addr[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N9
maxii_lcell \inst1|ram_rd_addr[9] (
// Equation(s):
// \inst1|ram_rd_addr [9] = DFFEAS((((\inst1|data_addr [9]))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|ram_rd_addr[21]~1_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst1|data_addr [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram_rd_addr[21]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_rd_addr [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_rd_addr[9] .lut_mask = "ff00";
defparam \inst1|ram_rd_addr[9] .operation_mode = "normal";
defparam \inst1|ram_rd_addr[9] .output_mode = "reg_only";
defparam \inst1|ram_rd_addr[9] .register_cascade_mode = "off";
defparam \inst1|ram_rd_addr[9] .sum_lutc_input = "datac";
defparam \inst1|ram_rd_addr[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N2
maxii_lcell \inst1|ram_wr_addr[9] (
// Equation(s):
// \inst1|ram_wr_addr [9] = DFFEAS(GND, GLOBAL(\MCO_clk~combout ), VCC, , \inst1|ram_wr_addr[21]~0_combout , \inst1|data_addr [9], , , VCC)

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|data_addr [9]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|ram_wr_addr[21]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_wr_addr [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_wr_addr[9] .lut_mask = "0000";
defparam \inst1|ram_wr_addr[9] .operation_mode = "normal";
defparam \inst1|ram_wr_addr[9] .output_mode = "reg_only";
defparam \inst1|ram_wr_addr[9] .register_cascade_mode = "off";
defparam \inst1|ram_wr_addr[9] .sum_lutc_input = "datac";
defparam \inst1|ram_wr_addr[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y4_N8
maxii_lcell \inst|haddr_r[9] (
// Equation(s):
// \inst|haddr_r [9] = DFFEAS(((\inst1|ram_rd_enable~regout  & (\inst1|ram_rd_addr [9])) # (!\inst1|ram_rd_enable~regout  & ((\inst1|ram_wr_addr [9])))), GLOBAL(\MCO_clk~combout ), VCC, , \inst|haddr_r[5]~0_combout , , , !\inst1|ram_rst~regout , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(\inst1|ram_rd_addr [9]),
	.datac(\inst1|ram_wr_addr [9]),
	.datad(\inst1|ram_rd_enable~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\inst1|ram_rst~regout ),
	.sload(gnd),
	.ena(\inst|haddr_r[5]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|haddr_r [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|haddr_r[9] .lut_mask = "ccf0";
defparam \inst|haddr_r[9] .operation_mode = "normal";
defparam \inst|haddr_r[9] .output_mode = "reg_only";
defparam \inst|haddr_r[9] .register_cascade_mode = "off";
defparam \inst|haddr_r[9] .sum_lutc_input = "datac";
defparam \inst|haddr_r[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y6_N6
maxii_lcell \inst1|data_addr[0] (
// Equation(s):
// \inst1|data_addr [0] = DFFEAS(GND, GLOBAL(\MCO_clk~combout ), VCC, , \inst1|data_addr[6]~5_combout , \inst1|slave_spi|byte_data_recv [0], , , VCC)

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|slave_spi|byte_data_recv [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|data_addr[6]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|data_addr [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|data_addr[0] .lut_mask = "0000";
defparam \inst1|data_addr[0] .operation_mode = "normal";
defparam \inst1|data_addr[0] .output_mode = "reg_only";
defparam \inst1|data_addr[0] .register_cascade_mode = "off";
defparam \inst1|data_addr[0] .sum_lutc_input = "datac";
defparam \inst1|data_addr[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N5
maxii_lcell \inst1|ram_wr_addr[0] (
// Equation(s):
// \inst1|ram_wr_addr [0] = DFFEAS(GND, GLOBAL(\MCO_clk~combout ), VCC, , \inst1|ram_wr_addr[21]~0_combout , \inst1|data_addr [0], , , VCC)

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|data_addr [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|ram_wr_addr[21]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_wr_addr [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_wr_addr[0] .lut_mask = "0000";
defparam \inst1|ram_wr_addr[0] .operation_mode = "normal";
defparam \inst1|ram_wr_addr[0] .output_mode = "reg_only";
defparam \inst1|ram_wr_addr[0] .register_cascade_mode = "off";
defparam \inst1|ram_wr_addr[0] .sum_lutc_input = "datac";
defparam \inst1|ram_wr_addr[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y4_N2
maxii_lcell \inst1|ram_rd_addr[0] (
// Equation(s):
// \inst1|ram_rd_addr [0] = DFFEAS((((\inst1|data_addr [0]))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|ram_rd_addr[21]~1_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst1|data_addr [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram_rd_addr[21]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_rd_addr [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_rd_addr[0] .lut_mask = "ff00";
defparam \inst1|ram_rd_addr[0] .operation_mode = "normal";
defparam \inst1|ram_rd_addr[0] .output_mode = "reg_only";
defparam \inst1|ram_rd_addr[0] .register_cascade_mode = "off";
defparam \inst1|ram_rd_addr[0] .sum_lutc_input = "datac";
defparam \inst1|ram_rd_addr[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N4
maxii_lcell \inst|haddr_r[0] (
// Equation(s):
// \inst|haddr_r [0] = DFFEAS((\inst1|ram_rd_enable~regout  & (((\inst1|ram_rd_addr [0])))) # (!\inst1|ram_rd_enable~regout  & (\inst1|ram_wr_addr [0])), GLOBAL(\MCO_clk~combout ), VCC, , \inst|haddr_r[5]~0_combout , , , !\inst1|ram_rst~regout , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|ram_wr_addr [0]),
	.datab(\inst1|ram_rd_enable~regout ),
	.datac(vcc),
	.datad(\inst1|ram_rd_addr [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\inst1|ram_rst~regout ),
	.sload(gnd),
	.ena(\inst|haddr_r[5]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|haddr_r [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|haddr_r[0] .lut_mask = "ee22";
defparam \inst|haddr_r[0] .operation_mode = "normal";
defparam \inst|haddr_r[0] .output_mode = "reg_only";
defparam \inst|haddr_r[0] .register_cascade_mode = "off";
defparam \inst|haddr_r[0] .sum_lutc_input = "datac";
defparam \inst|haddr_r[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y4_N0
maxii_lcell \inst|addr[0]~26 (
// Equation(s):
// \inst|addr[0]~26_combout  = (\inst|Equal1~0_combout  & ((\inst|state [1] & ((\inst|haddr_r [0]))) # (!\inst|state [1] & (\inst|haddr_r [9]))))

	.clk(gnd),
	.dataa(\inst|haddr_r [9]),
	.datab(\inst|Equal1~0_combout ),
	.datac(\inst|haddr_r [0]),
	.datad(\inst|state [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|addr[0]~26_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|addr[0]~26 .lut_mask = "c088";
defparam \inst|addr[0]~26 .operation_mode = "normal";
defparam \inst|addr[0]~26 .output_mode = "comb_only";
defparam \inst|addr[0]~26 .register_cascade_mode = "off";
defparam \inst|addr[0]~26 .sum_lutc_input = "datac";
defparam \inst|addr[0]~26 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N1
maxii_lcell \inst|addr[0]~27 (
// Equation(s):
// \inst|addr[0]~27_combout  = ((\inst|addr~4_combout  & ((\inst|addr[0]~26_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst|addr~4_combout ),
	.datac(vcc),
	.datad(\inst|addr[0]~26_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|addr[0]~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|addr[0]~27 .lut_mask = "cc00";
defparam \inst|addr[0]~27 .operation_mode = "normal";
defparam \inst|addr[0]~27 .output_mode = "comb_only";
defparam \inst|addr[0]~27 .register_cascade_mode = "off";
defparam \inst|addr[0]~27 .sum_lutc_input = "datac";
defparam \inst|addr[0]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N6
maxii_lcell \inst1|data_addr[23] (
// Equation(s):
// \inst1|data_addr [23] = DFFEAS(GND, GLOBAL(\MCO_clk~combout ), VCC, , \inst1|data_addr[17]~1_combout , \inst1|slave_spi|byte_data_recv [7], , , VCC)

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|slave_spi|byte_data_recv [7]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|data_addr[17]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|data_addr [23]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|data_addr[23] .lut_mask = "0000";
defparam \inst1|data_addr[23] .operation_mode = "normal";
defparam \inst1|data_addr[23] .output_mode = "reg_only";
defparam \inst1|data_addr[23] .register_cascade_mode = "off";
defparam \inst1|data_addr[23] .sum_lutc_input = "datac";
defparam \inst1|data_addr[23] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y5_N8
maxii_lcell \inst1|ram_rd_addr[23] (
// Equation(s):
// \inst1|ram_rd_addr [23] = DFFEAS((((\inst1|data_addr [23]))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|ram_rd_addr[21]~1_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst1|data_addr [23]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram_rd_addr[21]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_rd_addr [23]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_rd_addr[23] .lut_mask = "ff00";
defparam \inst1|ram_rd_addr[23] .operation_mode = "normal";
defparam \inst1|ram_rd_addr[23] .output_mode = "reg_only";
defparam \inst1|ram_rd_addr[23] .register_cascade_mode = "off";
defparam \inst1|ram_rd_addr[23] .sum_lutc_input = "datac";
defparam \inst1|ram_rd_addr[23] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N1
maxii_lcell \inst1|ram_wr_addr[23] (
// Equation(s):
// \inst1|ram_wr_addr [23] = DFFEAS((((\inst1|data_addr [23]))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|ram_wr_addr[21]~0_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst1|data_addr [23]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram_wr_addr[21]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_wr_addr [23]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_wr_addr[23] .lut_mask = "ff00";
defparam \inst1|ram_wr_addr[23] .operation_mode = "normal";
defparam \inst1|ram_wr_addr[23] .output_mode = "reg_only";
defparam \inst1|ram_wr_addr[23] .register_cascade_mode = "off";
defparam \inst1|ram_wr_addr[23] .sum_lutc_input = "datac";
defparam \inst1|ram_wr_addr[23] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N5
maxii_lcell \inst|haddr_r[23] (
// Equation(s):
// \inst|haddr_r [23] = DFFEAS(((\inst1|ram_rd_enable~regout  & (\inst1|ram_rd_addr [23])) # (!\inst1|ram_rd_enable~regout  & ((\inst1|ram_wr_addr [23])))), GLOBAL(\MCO_clk~combout ), VCC, , \inst|haddr_r[5]~0_combout , , , !\inst1|ram_rst~regout , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(\inst1|ram_rd_addr [23]),
	.datac(\inst1|ram_rd_enable~regout ),
	.datad(\inst1|ram_wr_addr [23]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\inst1|ram_rst~regout ),
	.sload(gnd),
	.ena(\inst|haddr_r[5]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|haddr_r [23]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|haddr_r[23] .lut_mask = "cfc0";
defparam \inst|haddr_r[23] .operation_mode = "normal";
defparam \inst|haddr_r[23] .output_mode = "reg_only";
defparam \inst|haddr_r[23] .register_cascade_mode = "off";
defparam \inst|haddr_r[23] .sum_lutc_input = "datac";
defparam \inst|haddr_r[23] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y4_N2
maxii_lcell \inst|bank_addr[1]~0 (
// Equation(s):
// \inst|bank_addr[1]~0_combout  = (!\inst|state [2] & (\inst|haddr_r [23] & (\inst|state [4] & !\inst|state [0])))

	.clk(gnd),
	.dataa(\inst|state [2]),
	.datab(\inst|haddr_r [23]),
	.datac(\inst|state [4]),
	.datad(\inst|state [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|bank_addr[1]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|bank_addr[1]~0 .lut_mask = "0040";
defparam \inst|bank_addr[1]~0 .operation_mode = "normal";
defparam \inst|bank_addr[1]~0 .output_mode = "comb_only";
defparam \inst|bank_addr[1]~0 .register_cascade_mode = "off";
defparam \inst|bank_addr[1]~0 .sum_lutc_input = "datac";
defparam \inst|bank_addr[1]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N0
maxii_lcell \inst1|data_addr[22] (
// Equation(s):
// \inst1|data_addr [22] = DFFEAS((((\inst1|slave_spi|byte_data_recv [6]))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|data_addr[17]~1_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst1|slave_spi|byte_data_recv [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|data_addr[17]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|data_addr [22]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|data_addr[22] .lut_mask = "ff00";
defparam \inst1|data_addr[22] .operation_mode = "normal";
defparam \inst1|data_addr[22] .output_mode = "reg_only";
defparam \inst1|data_addr[22] .register_cascade_mode = "off";
defparam \inst1|data_addr[22] .sum_lutc_input = "datac";
defparam \inst1|data_addr[22] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N7
maxii_lcell \inst1|ram_rd_addr[22] (
// Equation(s):
// \inst1|ram_rd_addr [22] = DFFEAS((((\inst1|data_addr [22]))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|ram_rd_addr[21]~1_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst1|data_addr [22]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram_rd_addr[21]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_rd_addr [22]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_rd_addr[22] .lut_mask = "ff00";
defparam \inst1|ram_rd_addr[22] .operation_mode = "normal";
defparam \inst1|ram_rd_addr[22] .output_mode = "reg_only";
defparam \inst1|ram_rd_addr[22] .register_cascade_mode = "off";
defparam \inst1|ram_rd_addr[22] .sum_lutc_input = "datac";
defparam \inst1|ram_rd_addr[22] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N3
maxii_lcell \inst1|ram_wr_addr[22] (
// Equation(s):
// \inst1|ram_wr_addr [22] = DFFEAS((((\inst1|data_addr [22]))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|ram_wr_addr[21]~0_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst1|data_addr [22]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram_wr_addr[21]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_wr_addr [22]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_wr_addr[22] .lut_mask = "ff00";
defparam \inst1|ram_wr_addr[22] .operation_mode = "normal";
defparam \inst1|ram_wr_addr[22] .output_mode = "reg_only";
defparam \inst1|ram_wr_addr[22] .register_cascade_mode = "off";
defparam \inst1|ram_wr_addr[22] .sum_lutc_input = "datac";
defparam \inst1|ram_wr_addr[22] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N8
maxii_lcell \inst|haddr_r[22] (
// Equation(s):
// \inst|haddr_r [22] = DFFEAS(((\inst1|ram_rd_enable~regout  & (\inst1|ram_rd_addr [22])) # (!\inst1|ram_rd_enable~regout  & ((\inst1|ram_wr_addr [22])))), GLOBAL(\MCO_clk~combout ), VCC, , \inst|haddr_r[5]~0_combout , , , !\inst1|ram_rst~regout , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(\inst1|ram_rd_addr [22]),
	.datac(\inst1|ram_wr_addr [22]),
	.datad(\inst1|ram_rd_enable~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\inst1|ram_rst~regout ),
	.sload(gnd),
	.ena(\inst|haddr_r[5]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|haddr_r [22]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|haddr_r[22] .lut_mask = "ccf0";
defparam \inst|haddr_r[22] .operation_mode = "normal";
defparam \inst|haddr_r[22] .output_mode = "reg_only";
defparam \inst|haddr_r[22] .register_cascade_mode = "off";
defparam \inst|haddr_r[22] .sum_lutc_input = "datac";
defparam \inst|haddr_r[22] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y4_N5
maxii_lcell \inst|bank_addr[0]~1 (
// Equation(s):
// \inst|bank_addr[0]~1_combout  = (\inst|haddr_r [22] & (\inst|state [4] & (!\inst|state [2] & !\inst|state [0])))

	.clk(gnd),
	.dataa(\inst|haddr_r [22]),
	.datab(\inst|state [4]),
	.datac(\inst|state [2]),
	.datad(\inst|state [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|bank_addr[0]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|bank_addr[0]~1 .lut_mask = "0008";
defparam \inst|bank_addr[0]~1 .operation_mode = "normal";
defparam \inst|bank_addr[0]~1 .output_mode = "comb_only";
defparam \inst|bank_addr[0]~1 .register_cascade_mode = "off";
defparam \inst|bank_addr[0]~1 .sum_lutc_input = "datac";
defparam \inst|bank_addr[0]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N3
maxii_lcell \inst1|ram_wr_data[15] (
// Equation(s):
// \inst1|ram_wr_data [15] = DFFEAS(GND, GLOBAL(\MCO_clk~combout ), VCC, , \inst1|ram_wr_addr[21]~0_combout , \inst1|data [15], , , VCC)

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|data [15]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|ram_wr_addr[21]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_wr_data [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_wr_data[15] .lut_mask = "0000";
defparam \inst1|ram_wr_data[15] .operation_mode = "normal";
defparam \inst1|ram_wr_data[15] .output_mode = "reg_only";
defparam \inst1|ram_wr_data[15] .register_cascade_mode = "off";
defparam \inst1|ram_wr_data[15] .sum_lutc_input = "datac";
defparam \inst1|ram_wr_data[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y4_N9
maxii_lcell \inst|wr_data_r~1 (
// Equation(s):
// \inst|wr_data_r~1_combout  = (\inst1|ram_wr_enable~regout ) # (((!\inst1|ram_rst~regout )))

	.clk(gnd),
	.dataa(\inst1|ram_wr_enable~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst1|ram_rst~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|wr_data_r~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|wr_data_r~1 .lut_mask = "aaff";
defparam \inst|wr_data_r~1 .operation_mode = "normal";
defparam \inst|wr_data_r~1 .output_mode = "comb_only";
defparam \inst|wr_data_r~1 .register_cascade_mode = "off";
defparam \inst|wr_data_r~1 .sum_lutc_input = "datac";
defparam \inst|wr_data_r~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N9
maxii_lcell \inst|wr_data_r[15] (
// Equation(s):
// \inst|wr_data_r [15] = DFFEAS((((\inst1|ram_rst~regout  & \inst1|ram_wr_data [15]))), GLOBAL(\MCO_clk~combout ), VCC, , \inst|wr_data_r~1_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|ram_rst~regout ),
	.datad(\inst1|ram_wr_data [15]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|wr_data_r~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|wr_data_r [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|wr_data_r[15] .lut_mask = "f000";
defparam \inst|wr_data_r[15] .operation_mode = "normal";
defparam \inst|wr_data_r[15] .output_mode = "reg_only";
defparam \inst|wr_data_r[15] .register_cascade_mode = "off";
defparam \inst|wr_data_r[15] .sum_lutc_input = "datac";
defparam \inst|wr_data_r[15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N3
maxii_lcell \inst|Equal1~1 (
// Equation(s):
// \inst|Equal1~1_combout  = (\inst|Equal1~0_combout  & (((\inst|state [3] & \inst|state [1]))))

	.clk(gnd),
	.dataa(\inst|Equal1~0_combout ),
	.datab(vcc),
	.datac(\inst|state [3]),
	.datad(\inst|state [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|Equal1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|Equal1~1 .lut_mask = "a000";
defparam \inst|Equal1~1 .operation_mode = "normal";
defparam \inst|Equal1~1 .output_mode = "comb_only";
defparam \inst|Equal1~1 .register_cascade_mode = "off";
defparam \inst|Equal1~1 .sum_lutc_input = "datac";
defparam \inst|Equal1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N5
maxii_lcell \inst1|ram_wr_data[14] (
// Equation(s):
// \inst1|ram_wr_data [14] = DFFEAS(GND, GLOBAL(\MCO_clk~combout ), VCC, , \inst1|ram_wr_addr[21]~0_combout , \inst1|data [14], , , VCC)

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|data [14]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|ram_wr_addr[21]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_wr_data [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_wr_data[14] .lut_mask = "0000";
defparam \inst1|ram_wr_data[14] .operation_mode = "normal";
defparam \inst1|ram_wr_data[14] .output_mode = "reg_only";
defparam \inst1|ram_wr_data[14] .register_cascade_mode = "off";
defparam \inst1|ram_wr_data[14] .sum_lutc_input = "datac";
defparam \inst1|ram_wr_data[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y7_N2
maxii_lcell \inst|wr_data_r[14] (
// Equation(s):
// \inst|wr_data_r [14] = DFFEAS((\inst1|ram_wr_data [14] & (((\inst1|ram_rst~regout )))), GLOBAL(\MCO_clk~combout ), VCC, , \inst|wr_data_r~1_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|ram_wr_data [14]),
	.datab(vcc),
	.datac(\inst1|ram_rst~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|wr_data_r~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|wr_data_r [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|wr_data_r[14] .lut_mask = "a0a0";
defparam \inst|wr_data_r[14] .operation_mode = "normal";
defparam \inst|wr_data_r[14] .output_mode = "reg_only";
defparam \inst|wr_data_r[14] .register_cascade_mode = "off";
defparam \inst|wr_data_r[14] .sum_lutc_input = "datac";
defparam \inst|wr_data_r[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N4
maxii_lcell \inst1|ram_wr_data[13] (
// Equation(s):
// \inst1|ram_wr_data [13] = DFFEAS(GND, GLOBAL(\MCO_clk~combout ), VCC, , \inst1|ram_wr_addr[21]~0_combout , \inst1|data [13], , , VCC)

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|data [13]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|ram_wr_addr[21]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_wr_data [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_wr_data[13] .lut_mask = "0000";
defparam \inst1|ram_wr_data[13] .operation_mode = "normal";
defparam \inst1|ram_wr_data[13] .output_mode = "reg_only";
defparam \inst1|ram_wr_data[13] .register_cascade_mode = "off";
defparam \inst1|ram_wr_data[13] .sum_lutc_input = "datac";
defparam \inst1|ram_wr_data[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y5_N4
maxii_lcell \inst|wr_data_r[13] (
// Equation(s):
// \inst|wr_data_r [13] = DFFEAS((((\inst1|ram_rst~regout  & \inst1|ram_wr_data [13]))), GLOBAL(\MCO_clk~combout ), VCC, , \inst|wr_data_r~1_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|ram_rst~regout ),
	.datad(\inst1|ram_wr_data [13]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|wr_data_r~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|wr_data_r [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|wr_data_r[13] .lut_mask = "f000";
defparam \inst|wr_data_r[13] .operation_mode = "normal";
defparam \inst|wr_data_r[13] .output_mode = "reg_only";
defparam \inst|wr_data_r[13] .register_cascade_mode = "off";
defparam \inst|wr_data_r[13] .sum_lutc_input = "datac";
defparam \inst|wr_data_r[13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N2
maxii_lcell \inst1|ram_wr_data[12] (
// Equation(s):
// \inst1|ram_wr_data [12] = DFFEAS(GND, GLOBAL(\MCO_clk~combout ), VCC, , \inst1|ram_wr_addr[21]~0_combout , \inst1|data [12], , , VCC)

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|data [12]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|ram_wr_addr[21]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_wr_data [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_wr_data[12] .lut_mask = "0000";
defparam \inst1|ram_wr_data[12] .operation_mode = "normal";
defparam \inst1|ram_wr_data[12] .output_mode = "reg_only";
defparam \inst1|ram_wr_data[12] .register_cascade_mode = "off";
defparam \inst1|ram_wr_data[12] .sum_lutc_input = "datac";
defparam \inst1|ram_wr_data[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y5_N7
maxii_lcell \inst|wr_data_r[12] (
// Equation(s):
// \inst|wr_data_r [12] = DFFEAS((((\inst1|ram_rst~regout  & \inst1|ram_wr_data [12]))), GLOBAL(\MCO_clk~combout ), VCC, , \inst|wr_data_r~1_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|ram_rst~regout ),
	.datad(\inst1|ram_wr_data [12]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|wr_data_r~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|wr_data_r [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|wr_data_r[12] .lut_mask = "f000";
defparam \inst|wr_data_r[12] .operation_mode = "normal";
defparam \inst|wr_data_r[12] .output_mode = "reg_only";
defparam \inst|wr_data_r[12] .register_cascade_mode = "off";
defparam \inst|wr_data_r[12] .sum_lutc_input = "datac";
defparam \inst|wr_data_r[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N8
maxii_lcell \inst1|ram_wr_data[11] (
// Equation(s):
// \inst1|ram_wr_data [11] = DFFEAS((((\inst1|data [11]))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|ram_wr_addr[21]~0_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst1|data [11]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram_wr_addr[21]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_wr_data [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_wr_data[11] .lut_mask = "ff00";
defparam \inst1|ram_wr_data[11] .operation_mode = "normal";
defparam \inst1|ram_wr_data[11] .output_mode = "reg_only";
defparam \inst1|ram_wr_data[11] .register_cascade_mode = "off";
defparam \inst1|ram_wr_data[11] .sum_lutc_input = "datac";
defparam \inst1|ram_wr_data[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N7
maxii_lcell \inst|wr_data_r[11] (
// Equation(s):
// \inst|wr_data_r [11] = DFFEAS((((\inst1|ram_rst~regout  & \inst1|ram_wr_data [11]))), GLOBAL(\MCO_clk~combout ), VCC, , \inst|wr_data_r~1_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|ram_rst~regout ),
	.datad(\inst1|ram_wr_data [11]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|wr_data_r~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|wr_data_r [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|wr_data_r[11] .lut_mask = "f000";
defparam \inst|wr_data_r[11] .operation_mode = "normal";
defparam \inst|wr_data_r[11] .output_mode = "reg_only";
defparam \inst|wr_data_r[11] .register_cascade_mode = "off";
defparam \inst|wr_data_r[11] .sum_lutc_input = "datac";
defparam \inst|wr_data_r[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N0
maxii_lcell \inst1|ram_wr_data[10] (
// Equation(s):
// \inst1|ram_wr_data [10] = DFFEAS((((\inst1|data [10]))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|ram_wr_addr[21]~0_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst1|data [10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram_wr_addr[21]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_wr_data [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_wr_data[10] .lut_mask = "ff00";
defparam \inst1|ram_wr_data[10] .operation_mode = "normal";
defparam \inst1|ram_wr_data[10] .output_mode = "reg_only";
defparam \inst1|ram_wr_data[10] .register_cascade_mode = "off";
defparam \inst1|ram_wr_data[10] .sum_lutc_input = "datac";
defparam \inst1|ram_wr_data[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N8
maxii_lcell \inst|wr_data_r[10] (
// Equation(s):
// \inst|wr_data_r [10] = DFFEAS((((\inst1|ram_rst~regout  & \inst1|ram_wr_data [10]))), GLOBAL(\MCO_clk~combout ), VCC, , \inst|wr_data_r~1_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|ram_rst~regout ),
	.datad(\inst1|ram_wr_data [10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|wr_data_r~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|wr_data_r [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|wr_data_r[10] .lut_mask = "f000";
defparam \inst|wr_data_r[10] .operation_mode = "normal";
defparam \inst|wr_data_r[10] .output_mode = "reg_only";
defparam \inst|wr_data_r[10] .register_cascade_mode = "off";
defparam \inst|wr_data_r[10] .sum_lutc_input = "datac";
defparam \inst|wr_data_r[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N1
maxii_lcell \inst1|ram_wr_data[9] (
// Equation(s):
// \inst1|ram_wr_data [9] = DFFEAS((((\inst1|data [9]))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|ram_wr_addr[21]~0_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst1|data [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram_wr_addr[21]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_wr_data [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_wr_data[9] .lut_mask = "ff00";
defparam \inst1|ram_wr_data[9] .operation_mode = "normal";
defparam \inst1|ram_wr_data[9] .output_mode = "reg_only";
defparam \inst1|ram_wr_data[9] .register_cascade_mode = "off";
defparam \inst1|ram_wr_data[9] .sum_lutc_input = "datac";
defparam \inst1|ram_wr_data[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N5
maxii_lcell \inst|wr_data_r[9] (
// Equation(s):
// \inst|wr_data_r [9] = DFFEAS((((\inst1|ram_rst~regout  & \inst1|ram_wr_data [9]))), GLOBAL(\MCO_clk~combout ), VCC, , \inst|wr_data_r~1_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|ram_rst~regout ),
	.datad(\inst1|ram_wr_data [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|wr_data_r~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|wr_data_r [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|wr_data_r[9] .lut_mask = "f000";
defparam \inst|wr_data_r[9] .operation_mode = "normal";
defparam \inst|wr_data_r[9] .output_mode = "reg_only";
defparam \inst|wr_data_r[9] .register_cascade_mode = "off";
defparam \inst|wr_data_r[9] .sum_lutc_input = "datac";
defparam \inst|wr_data_r[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N0
maxii_lcell \inst1|ram_wr_data[8] (
// Equation(s):
// \inst1|ram_wr_data [8] = DFFEAS(GND, GLOBAL(\MCO_clk~combout ), VCC, , \inst1|ram_wr_addr[21]~0_combout , \inst1|data [8], , , VCC)

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|data [8]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|ram_wr_addr[21]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_wr_data [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_wr_data[8] .lut_mask = "0000";
defparam \inst1|ram_wr_data[8] .operation_mode = "normal";
defparam \inst1|ram_wr_data[8] .output_mode = "reg_only";
defparam \inst1|ram_wr_data[8] .register_cascade_mode = "off";
defparam \inst1|ram_wr_data[8] .sum_lutc_input = "datac";
defparam \inst1|ram_wr_data[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y7_N9
maxii_lcell \inst|wr_data_r[8] (
// Equation(s):
// \inst|wr_data_r [8] = DFFEAS(((\inst1|ram_wr_data [8] & (\inst1|ram_rst~regout ))), GLOBAL(\MCO_clk~combout ), VCC, , \inst|wr_data_r~1_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(\inst1|ram_wr_data [8]),
	.datac(\inst1|ram_rst~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|wr_data_r~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|wr_data_r [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|wr_data_r[8] .lut_mask = "c0c0";
defparam \inst|wr_data_r[8] .operation_mode = "normal";
defparam \inst|wr_data_r[8] .output_mode = "reg_only";
defparam \inst|wr_data_r[8] .register_cascade_mode = "off";
defparam \inst|wr_data_r[8] .sum_lutc_input = "datac";
defparam \inst|wr_data_r[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N1
maxii_lcell \inst1|ram_wr_data[7] (
// Equation(s):
// \inst1|ram_wr_data [7] = DFFEAS(GND, GLOBAL(\MCO_clk~combout ), VCC, , \inst1|ram_wr_addr[21]~0_combout , \inst1|data [7], , , VCC)

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|data [7]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|ram_wr_addr[21]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_wr_data [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_wr_data[7] .lut_mask = "0000";
defparam \inst1|ram_wr_data[7] .operation_mode = "normal";
defparam \inst1|ram_wr_data[7] .output_mode = "reg_only";
defparam \inst1|ram_wr_data[7] .register_cascade_mode = "off";
defparam \inst1|ram_wr_data[7] .sum_lutc_input = "datac";
defparam \inst1|ram_wr_data[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y6_N5
maxii_lcell \inst|wr_data_r[7] (
// Equation(s):
// \inst|wr_data_r [7] = DFFEAS((((\inst1|ram_rst~regout  & \inst1|ram_wr_data [7]))), GLOBAL(\MCO_clk~combout ), VCC, , \inst|wr_data_r~1_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|ram_rst~regout ),
	.datad(\inst1|ram_wr_data [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|wr_data_r~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|wr_data_r [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|wr_data_r[7] .lut_mask = "f000";
defparam \inst|wr_data_r[7] .operation_mode = "normal";
defparam \inst|wr_data_r[7] .output_mode = "reg_only";
defparam \inst|wr_data_r[7] .register_cascade_mode = "off";
defparam \inst|wr_data_r[7] .sum_lutc_input = "datac";
defparam \inst|wr_data_r[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N7
maxii_lcell \inst1|ram_wr_data[6] (
// Equation(s):
// \inst1|ram_wr_data [6] = DFFEAS((((\inst1|data [6]))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|ram_wr_addr[21]~0_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst1|data [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram_wr_addr[21]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_wr_data [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_wr_data[6] .lut_mask = "ff00";
defparam \inst1|ram_wr_data[6] .operation_mode = "normal";
defparam \inst1|ram_wr_data[6] .output_mode = "reg_only";
defparam \inst1|ram_wr_data[6] .register_cascade_mode = "off";
defparam \inst1|ram_wr_data[6] .sum_lutc_input = "datac";
defparam \inst1|ram_wr_data[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N1
maxii_lcell \inst|wr_data_r[6] (
// Equation(s):
// \inst|wr_data_r [6] = DFFEAS(((\inst1|ram_wr_data [6] & (\inst1|ram_rst~regout ))), GLOBAL(\MCO_clk~combout ), VCC, , \inst|wr_data_r~1_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(\inst1|ram_wr_data [6]),
	.datac(\inst1|ram_rst~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|wr_data_r~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|wr_data_r [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|wr_data_r[6] .lut_mask = "c0c0";
defparam \inst|wr_data_r[6] .operation_mode = "normal";
defparam \inst|wr_data_r[6] .output_mode = "reg_only";
defparam \inst|wr_data_r[6] .register_cascade_mode = "off";
defparam \inst|wr_data_r[6] .sum_lutc_input = "datac";
defparam \inst|wr_data_r[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N2
maxii_lcell \inst1|ram_wr_data[5] (
// Equation(s):
// \inst1|ram_wr_data [5] = DFFEAS((((\inst1|data [5]))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|ram_wr_addr[21]~0_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst1|data [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram_wr_addr[21]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_wr_data [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_wr_data[5] .lut_mask = "ff00";
defparam \inst1|ram_wr_data[5] .operation_mode = "normal";
defparam \inst1|ram_wr_data[5] .output_mode = "reg_only";
defparam \inst1|ram_wr_data[5] .register_cascade_mode = "off";
defparam \inst1|ram_wr_data[5] .sum_lutc_input = "datac";
defparam \inst1|ram_wr_data[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N9
maxii_lcell \inst|wr_data_r[5] (
// Equation(s):
// \inst|wr_data_r [5] = DFFEAS((((\inst1|ram_rst~regout  & \inst1|ram_wr_data [5]))), GLOBAL(\MCO_clk~combout ), VCC, , \inst|wr_data_r~1_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|ram_rst~regout ),
	.datad(\inst1|ram_wr_data [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|wr_data_r~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|wr_data_r [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|wr_data_r[5] .lut_mask = "f000";
defparam \inst|wr_data_r[5] .operation_mode = "normal";
defparam \inst|wr_data_r[5] .output_mode = "reg_only";
defparam \inst|wr_data_r[5] .register_cascade_mode = "off";
defparam \inst|wr_data_r[5] .sum_lutc_input = "datac";
defparam \inst|wr_data_r[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N2
maxii_lcell \inst1|ram_wr_data[4] (
// Equation(s):
// \inst1|ram_wr_data [4] = DFFEAS(GND, GLOBAL(\MCO_clk~combout ), VCC, , \inst1|ram_wr_addr[21]~0_combout , \inst1|data [4], , , VCC)

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|data [4]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|ram_wr_addr[21]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_wr_data [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_wr_data[4] .lut_mask = "0000";
defparam \inst1|ram_wr_data[4] .operation_mode = "normal";
defparam \inst1|ram_wr_data[4] .output_mode = "reg_only";
defparam \inst1|ram_wr_data[4] .register_cascade_mode = "off";
defparam \inst1|ram_wr_data[4] .sum_lutc_input = "datac";
defparam \inst1|ram_wr_data[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y6_N6
maxii_lcell \inst|wr_data_r[4] (
// Equation(s):
// \inst|wr_data_r [4] = DFFEAS((((\inst1|ram_rst~regout  & \inst1|ram_wr_data [4]))), GLOBAL(\MCO_clk~combout ), VCC, , \inst|wr_data_r~1_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|ram_rst~regout ),
	.datad(\inst1|ram_wr_data [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|wr_data_r~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|wr_data_r [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|wr_data_r[4] .lut_mask = "f000";
defparam \inst|wr_data_r[4] .operation_mode = "normal";
defparam \inst|wr_data_r[4] .output_mode = "reg_only";
defparam \inst|wr_data_r[4] .register_cascade_mode = "off";
defparam \inst|wr_data_r[4] .sum_lutc_input = "datac";
defparam \inst|wr_data_r[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N0
maxii_lcell \inst1|ram_wr_data[3] (
// Equation(s):
// \inst1|ram_wr_data [3] = DFFEAS((((\inst1|data [3]))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|ram_wr_addr[21]~0_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst1|data [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram_wr_addr[21]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_wr_data [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_wr_data[3] .lut_mask = "ff00";
defparam \inst1|ram_wr_data[3] .operation_mode = "normal";
defparam \inst1|ram_wr_data[3] .output_mode = "reg_only";
defparam \inst1|ram_wr_data[3] .register_cascade_mode = "off";
defparam \inst1|ram_wr_data[3] .sum_lutc_input = "datac";
defparam \inst1|ram_wr_data[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N1
maxii_lcell \inst|wr_data_r[3] (
// Equation(s):
// \inst|wr_data_r [3] = DFFEAS((((\inst1|ram_rst~regout  & \inst1|ram_wr_data [3]))), GLOBAL(\MCO_clk~combout ), VCC, , \inst|wr_data_r~1_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|ram_rst~regout ),
	.datad(\inst1|ram_wr_data [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|wr_data_r~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|wr_data_r [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|wr_data_r[3] .lut_mask = "f000";
defparam \inst|wr_data_r[3] .operation_mode = "normal";
defparam \inst|wr_data_r[3] .output_mode = "reg_only";
defparam \inst|wr_data_r[3] .register_cascade_mode = "off";
defparam \inst|wr_data_r[3] .sum_lutc_input = "datac";
defparam \inst|wr_data_r[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N3
maxii_lcell \inst1|ram_wr_data[2] (
// Equation(s):
// \inst1|ram_wr_data [2] = DFFEAS(GND, GLOBAL(\MCO_clk~combout ), VCC, , \inst1|ram_wr_addr[21]~0_combout , \inst1|data [2], , , VCC)

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|data [2]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|ram_wr_addr[21]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_wr_data [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_wr_data[2] .lut_mask = "0000";
defparam \inst1|ram_wr_data[2] .operation_mode = "normal";
defparam \inst1|ram_wr_data[2] .output_mode = "reg_only";
defparam \inst1|ram_wr_data[2] .register_cascade_mode = "off";
defparam \inst1|ram_wr_data[2] .sum_lutc_input = "datac";
defparam \inst1|ram_wr_data[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y5_N0
maxii_lcell \inst|wr_data_r[2] (
// Equation(s):
// \inst|wr_data_r [2] = DFFEAS((((\inst1|ram_rst~regout  & \inst1|ram_wr_data [2]))), GLOBAL(\MCO_clk~combout ), VCC, , \inst|wr_data_r~1_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|ram_rst~regout ),
	.datad(\inst1|ram_wr_data [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|wr_data_r~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|wr_data_r [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|wr_data_r[2] .lut_mask = "f000";
defparam \inst|wr_data_r[2] .operation_mode = "normal";
defparam \inst|wr_data_r[2] .output_mode = "reg_only";
defparam \inst|wr_data_r[2] .register_cascade_mode = "off";
defparam \inst|wr_data_r[2] .sum_lutc_input = "datac";
defparam \inst|wr_data_r[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N1
maxii_lcell \inst1|ram_wr_data[1] (
// Equation(s):
// \inst1|ram_wr_data [1] = DFFEAS(GND, GLOBAL(\MCO_clk~combout ), VCC, , \inst1|ram_wr_addr[21]~0_combout , \inst1|data [1], , , VCC)

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|data [1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|ram_wr_addr[21]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_wr_data [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_wr_data[1] .lut_mask = "0000";
defparam \inst1|ram_wr_data[1] .operation_mode = "normal";
defparam \inst1|ram_wr_data[1] .output_mode = "reg_only";
defparam \inst1|ram_wr_data[1] .register_cascade_mode = "off";
defparam \inst1|ram_wr_data[1] .sum_lutc_input = "datac";
defparam \inst1|ram_wr_data[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y6_N4
maxii_lcell \inst|wr_data_r[1] (
// Equation(s):
// \inst|wr_data_r [1] = DFFEAS((((\inst1|ram_rst~regout  & \inst1|ram_wr_data [1]))), GLOBAL(\MCO_clk~combout ), VCC, , \inst|wr_data_r~1_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|ram_rst~regout ),
	.datad(\inst1|ram_wr_data [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|wr_data_r~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|wr_data_r [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|wr_data_r[1] .lut_mask = "f000";
defparam \inst|wr_data_r[1] .operation_mode = "normal";
defparam \inst|wr_data_r[1] .output_mode = "reg_only";
defparam \inst|wr_data_r[1] .register_cascade_mode = "off";
defparam \inst|wr_data_r[1] .sum_lutc_input = "datac";
defparam \inst|wr_data_r[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N0
maxii_lcell \inst1|ram_wr_data[0] (
// Equation(s):
// \inst1|ram_wr_data [0] = DFFEAS((((\inst1|data [0]))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|ram_wr_addr[21]~0_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst1|data [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram_wr_addr[21]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_wr_data [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_wr_data[0] .lut_mask = "ff00";
defparam \inst1|ram_wr_data[0] .operation_mode = "normal";
defparam \inst1|ram_wr_data[0] .output_mode = "reg_only";
defparam \inst1|ram_wr_data[0] .register_cascade_mode = "off";
defparam \inst1|ram_wr_data[0] .sum_lutc_input = "datac";
defparam \inst1|ram_wr_data[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N6
maxii_lcell \inst|wr_data_r[0] (
// Equation(s):
// \inst|wr_data_r [0] = DFFEAS((((\inst1|ram_rst~regout  & \inst1|ram_wr_data [0]))), GLOBAL(\MCO_clk~combout ), VCC, , \inst|wr_data_r~1_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|ram_rst~regout ),
	.datad(\inst1|ram_wr_data [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|wr_data_r~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|wr_data_r [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|wr_data_r[0] .lut_mask = "f000";
defparam \inst|wr_data_r[0] .operation_mode = "normal";
defparam \inst|wr_data_r[0] .output_mode = "reg_only";
defparam \inst|wr_data_r[0] .register_cascade_mode = "off";
defparam \inst|wr_data_r[0] .sum_lutc_input = "datac";
defparam \inst|wr_data_r[0] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_105,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \MISO~I (
	.datain(\inst1|slave_spi|byte_data_sent [7]),
	.oe(vcc),
	.combout(),
	.padio(MISO));
// synopsys translate_off
defparam \MISO~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \RAM_clk_enable~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(RAM_clk_enable));
// synopsys translate_off
defparam \RAM_clk_enable~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_121,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \RAM_cs~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(RAM_cs));
// synopsys translate_off
defparam \RAM_cs~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_122,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \RAM_ras~I (
	.datain(\inst|command [5]),
	.oe(vcc),
	.combout(),
	.padio(RAM_ras));
// synopsys translate_off
defparam \RAM_ras~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_123,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \RAM_cas~I (
	.datain(\inst|command [4]),
	.oe(vcc),
	.combout(),
	.padio(RAM_cas));
// synopsys translate_off
defparam \RAM_cas~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_124,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \RAM_we~I (
	.datain(\inst|command [3]),
	.oe(vcc),
	.combout(),
	.padio(RAM_we));
// synopsys translate_off
defparam \RAM_we~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_125,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \RAM_mask_low~I (
	.datain(!\inst|state [4]),
	.oe(vcc),
	.combout(),
	.padio(RAM_mask_low));
// synopsys translate_off
defparam \RAM_mask_low~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \RAM_mask_high~I (
	.datain(!\inst|state [4]),
	.oe(vcc),
	.combout(),
	.padio(RAM_mask_high));
// synopsys translate_off
defparam \RAM_mask_high~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \RAM_clk~I (
	.datain(\MCO_clk~combout ),
	.oe(vcc),
	.combout(),
	.padio(RAM_clk));
// synopsys translate_off
defparam \RAM_clk~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \RAM_addr[12]~I (
	.datain(\inst|addr[12]~1_combout ),
	.oe(vcc),
	.combout(),
	.padio(RAM_addr[12]));
// synopsys translate_off
defparam \RAM_addr[12]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \RAM_addr[11]~I (
	.datain(\inst|addr[11]~2_combout ),
	.oe(vcc),
	.combout(),
	.padio(RAM_addr[11]));
// synopsys translate_off
defparam \RAM_addr[11]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_118,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \RAM_addr[10]~I (
	.datain(\inst|addr[10]~5_combout ),
	.oe(vcc),
	.combout(),
	.padio(RAM_addr[10]));
// synopsys translate_off
defparam \RAM_addr[10]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \RAM_addr[9]~I (
	.datain(\inst|addr[9]~9_combout ),
	.oe(vcc),
	.combout(),
	.padio(RAM_addr[9]));
// synopsys translate_off
defparam \RAM_addr[9]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \RAM_addr[8]~I (
	.datain(\inst|addr[8]~11_combout ),
	.oe(vcc),
	.combout(),
	.padio(RAM_addr[8]));
// synopsys translate_off
defparam \RAM_addr[8]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \RAM_addr[7]~I (
	.datain(\inst|addr[7]~13_combout ),
	.oe(vcc),
	.combout(),
	.padio(RAM_addr[7]));
// synopsys translate_off
defparam \RAM_addr[7]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \RAM_addr[6]~I (
	.datain(\inst|addr[6]~15_combout ),
	.oe(vcc),
	.combout(),
	.padio(RAM_addr[6]));
// synopsys translate_off
defparam \RAM_addr[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \RAM_addr[5]~I (
	.datain(\inst|addr[5]~17_combout ),
	.oe(vcc),
	.combout(),
	.padio(RAM_addr[5]));
// synopsys translate_off
defparam \RAM_addr[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_31,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \RAM_addr[4]~I (
	.datain(\inst|addr[4]~19_combout ),
	.oe(vcc),
	.combout(),
	.padio(RAM_addr[4]));
// synopsys translate_off
defparam \RAM_addr[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_112,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \RAM_addr[3]~I (
	.datain(\inst|addr[3]~21_combout ),
	.oe(vcc),
	.combout(),
	.padio(RAM_addr[3]));
// synopsys translate_off
defparam \RAM_addr[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_113,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \RAM_addr[2]~I (
	.datain(\inst|addr[2]~23_combout ),
	.oe(vcc),
	.combout(),
	.padio(RAM_addr[2]));
// synopsys translate_off
defparam \RAM_addr[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_114,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \RAM_addr[1]~I (
	.datain(\inst|addr[1]~25_combout ),
	.oe(vcc),
	.combout(),
	.padio(RAM_addr[1]));
// synopsys translate_off
defparam \RAM_addr[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_117,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \RAM_addr[0]~I (
	.datain(\inst|addr[0]~27_combout ),
	.oe(vcc),
	.combout(),
	.padio(RAM_addr[0]));
// synopsys translate_off
defparam \RAM_addr[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_119,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \RAM_bank[1]~I (
	.datain(\inst|bank_addr[1]~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(RAM_bank[1]));
// synopsys translate_off
defparam \RAM_bank[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_120,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \RAM_bank[0]~I (
	.datain(\inst|bank_addr[0]~1_combout ),
	.oe(vcc),
	.combout(),
	.padio(RAM_bank[0]));
// synopsys translate_off
defparam \RAM_bank[0]~I .operation_mode = "output";
// synopsys translate_on

endmodule
