# Reading D:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do SV_env_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+D:/GitProject/ECE385/lab/lab6/code {D:/GitProject/ECE385/lab/lab6/code/MAR_MDR.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
<<<<<<< HEAD
# Start time: 09:31:47 on Oct 28,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/GitProject/ECE385/lab/lab6/code" D:/GitProject/ECE385/lab/lab6/code/MAR_MDR.sv 
=======
# Start time: 10:29:37 on Oct 28,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Corvus/Downloads/ECE385/lab/lab6/code" C:/Users/Corvus/Downloads/ECE385/lab/lab6/code/MAR_MDR.sv 
>>>>>>> aa8a74ada620516c9bca9a9a13589afc7378743e
# -- Compiling module MAR_Unit
# -- Compiling module MDR_Unit
# 
# Top level modules:
# 	MAR_Unit
# 	MDR_Unit
<<<<<<< HEAD
# End time: 09:31:47 on Oct 28,2021, Elapsed time: 0:00:00
=======
# End time: 10:29:37 on Oct 28,2021, Elapsed time: 0:00:00
>>>>>>> aa8a74ada620516c9bca9a9a13589afc7378743e
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/GitProject/ECE385/lab/lab6/code {D:/GitProject/ECE385/lab/lab6/code/tristate.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
<<<<<<< HEAD
# Start time: 09:31:47 on Oct 28,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/GitProject/ECE385/lab/lab6/code" D:/GitProject/ECE385/lab/lab6/code/tristate.sv 
=======
# Start time: 10:29:37 on Oct 28,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Corvus/Downloads/ECE385/lab/lab6/code" C:/Users/Corvus/Downloads/ECE385/lab/lab6/code/tristate.sv 
>>>>>>> aa8a74ada620516c9bca9a9a13589afc7378743e
# -- Compiling module tristate
# 
# Top level modules:
# 	tristate
<<<<<<< HEAD
# End time: 09:31:47 on Oct 28,2021, Elapsed time: 0:00:00
=======
# End time: 10:29:37 on Oct 28,2021, Elapsed time: 0:00:00
>>>>>>> aa8a74ada620516c9bca9a9a13589afc7378743e
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/GitProject/ECE385/lab/lab6/code {D:/GitProject/ECE385/lab/lab6/code/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
<<<<<<< HEAD
# Start time: 09:31:47 on Oct 28,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/GitProject/ECE385/lab/lab6/code" D:/GitProject/ECE385/lab/lab6/code/test_memory.sv 
=======
# Start time: 10:29:37 on Oct 28,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Corvus/Downloads/ECE385/lab/lab6/code" C:/Users/Corvus/Downloads/ECE385/lab/lab6/code/test_memory.sv 
>>>>>>> aa8a74ada620516c9bca9a9a13589afc7378743e
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
<<<<<<< HEAD
# End time: 09:31:47 on Oct 28,2021, Elapsed time: 0:00:00
=======
# End time: 10:29:37 on Oct 28,2021, Elapsed time: 0:00:00
>>>>>>> aa8a74ada620516c9bca9a9a13589afc7378743e
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/GitProject/ECE385/lab/lab6/code {D:/GitProject/ECE385/lab/lab6/code/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
<<<<<<< HEAD
# Start time: 09:31:47 on Oct 28,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/GitProject/ECE385/lab/lab6/code" D:/GitProject/ECE385/lab/lab6/code/SLC3_2.sv 
=======
# Start time: 10:29:37 on Oct 28,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Corvus/Downloads/ECE385/lab/lab6/code" C:/Users/Corvus/Downloads/ECE385/lab/lab6/code/SLC3_2.sv 
>>>>>>> aa8a74ada620516c9bca9a9a13589afc7378743e
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
<<<<<<< HEAD
# End time: 09:31:47 on Oct 28,2021, Elapsed time: 0:00:00
=======
# End time: 10:29:37 on Oct 28,2021, Elapsed time: 0:00:00
>>>>>>> aa8a74ada620516c9bca9a9a13589afc7378743e
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/GitProject/ECE385/lab/lab6/code {D:/GitProject/ECE385/lab/lab6/code/PCU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
<<<<<<< HEAD
# Start time: 09:31:47 on Oct 28,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/GitProject/ECE385/lab/lab6/code" D:/GitProject/ECE385/lab/lab6/code/PCU.sv 
=======
# Start time: 10:29:38 on Oct 28,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Corvus/Downloads/ECE385/lab/lab6/code" C:/Users/Corvus/Downloads/ECE385/lab/lab6/code/PCU.sv 
>>>>>>> aa8a74ada620516c9bca9a9a13589afc7378743e
# -- Compiling module PCU
# 
# Top level modules:
# 	PCU
<<<<<<< HEAD
# End time: 09:31:48 on Oct 28,2021, Elapsed time: 0:00:01
=======
# End time: 10:29:38 on Oct 28,2021, Elapsed time: 0:00:00
>>>>>>> aa8a74ada620516c9bca9a9a13589afc7378743e
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/GitProject/ECE385/lab/lab6/code {D:/GitProject/ECE385/lab/lab6/code/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
<<<<<<< HEAD
# Start time: 09:31:48 on Oct 28,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/GitProject/ECE385/lab/lab6/code" D:/GitProject/ECE385/lab/lab6/code/Mem2IO.sv 
=======
# Start time: 10:29:38 on Oct 28,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Corvus/Downloads/ECE385/lab/lab6/code" C:/Users/Corvus/Downloads/ECE385/lab/lab6/code/Mem2IO.sv 
>>>>>>> aa8a74ada620516c9bca9a9a13589afc7378743e
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
<<<<<<< HEAD
# End time: 09:31:48 on Oct 28,2021, Elapsed time: 0:00:00
=======
# End time: 10:29:38 on Oct 28,2021, Elapsed time: 0:00:00
>>>>>>> aa8a74ada620516c9bca9a9a13589afc7378743e
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/GitProject/ECE385/lab/lab6/code {D:/GitProject/ECE385/lab/lab6/code/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
<<<<<<< HEAD
# Start time: 09:31:48 on Oct 28,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/GitProject/ECE385/lab/lab6/code" D:/GitProject/ECE385/lab/lab6/code/ISDU.sv 
=======
# Start time: 10:29:38 on Oct 28,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Corvus/Downloads/ECE385/lab/lab6/code" C:/Users/Corvus/Downloads/ECE385/lab/lab6/code/ISDU.sv 
>>>>>>> aa8a74ada620516c9bca9a9a13589afc7378743e
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
<<<<<<< HEAD
# End time: 09:31:48 on Oct 28,2021, Elapsed time: 0:00:00
=======
# End time: 10:29:38 on Oct 28,2021, Elapsed time: 0:00:00
>>>>>>> aa8a74ada620516c9bca9a9a13589afc7378743e
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/GitProject/ECE385/lab/lab6/code {D:/GitProject/ECE385/lab/lab6/code/IRA.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
<<<<<<< HEAD
# Start time: 09:31:48 on Oct 28,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/GitProject/ECE385/lab/lab6/code" D:/GitProject/ECE385/lab/lab6/code/IRA.sv 
=======
# Start time: 10:29:38 on Oct 28,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Corvus/Downloads/ECE385/lab/lab6/code" C:/Users/Corvus/Downloads/ECE385/lab/lab6/code/IRA.sv 
>>>>>>> aa8a74ada620516c9bca9a9a13589afc7378743e
# -- Compiling module IR
# 
# Top level modules:
# 	IR
<<<<<<< HEAD
# End time: 09:31:48 on Oct 28,2021, Elapsed time: 0:00:00
=======
# End time: 10:29:38 on Oct 28,2021, Elapsed time: 0:00:00
>>>>>>> aa8a74ada620516c9bca9a9a13589afc7378743e
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/GitProject/ECE385/lab/lab6/code {D:/GitProject/ECE385/lab/lab6/code/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
<<<<<<< HEAD
# Start time: 09:31:48 on Oct 28,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/GitProject/ECE385/lab/lab6/code" D:/GitProject/ECE385/lab/lab6/code/HexDriver.sv 
=======
# Start time: 10:29:38 on Oct 28,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Corvus/Downloads/ECE385/lab/lab6/code" C:/Users/Corvus/Downloads/ECE385/lab/lab6/code/HexDriver.sv 
>>>>>>> aa8a74ada620516c9bca9a9a13589afc7378743e
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
<<<<<<< HEAD
# End time: 09:31:48 on Oct 28,2021, Elapsed time: 0:00:00
=======
# End time: 10:29:38 on Oct 28,2021, Elapsed time: 0:00:00
>>>>>>> aa8a74ada620516c9bca9a9a13589afc7378743e
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/GitProject/ECE385/lab/lab6/code {D:/GitProject/ECE385/lab/lab6/code/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
<<<<<<< HEAD
# Start time: 09:31:48 on Oct 28,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/GitProject/ECE385/lab/lab6/code" D:/GitProject/ECE385/lab/lab6/code/memory_contents.sv 
=======
# Start time: 10:29:38 on Oct 28,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Corvus/Downloads/ECE385/lab/lab6/code" C:/Users/Corvus/Downloads/ECE385/lab/lab6/code/memory_contents.sv 
>>>>>>> aa8a74ada620516c9bca9a9a13589afc7378743e
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
<<<<<<< HEAD
# End time: 09:31:48 on Oct 28,2021, Elapsed time: 0:00:00
=======
# End time: 10:29:38 on Oct 28,2021, Elapsed time: 0:00:00
>>>>>>> aa8a74ada620516c9bca9a9a13589afc7378743e
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/GitProject/ECE385/lab/lab6/code {D:/GitProject/ECE385/lab/lab6/code/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
<<<<<<< HEAD
# Start time: 09:31:48 on Oct 28,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/GitProject/ECE385/lab/lab6/code" D:/GitProject/ECE385/lab/lab6/code/datapath.sv 
=======
# Start time: 10:29:38 on Oct 28,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Corvus/Downloads/ECE385/lab/lab6/code" C:/Users/Corvus/Downloads/ECE385/lab/lab6/code/datapath.sv 
>>>>>>> aa8a74ada620516c9bca9a9a13589afc7378743e
# -- Compiling module datapath
# -- Compiling module Data_BUS
# 
# Top level modules:
# 	datapath
<<<<<<< HEAD
# End time: 09:31:48 on Oct 28,2021, Elapsed time: 0:00:00
=======
# End time: 10:29:38 on Oct 28,2021, Elapsed time: 0:00:00
>>>>>>> aa8a74ada620516c9bca9a9a13589afc7378743e
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/GitProject/ECE385/lab/lab6/code {D:/GitProject/ECE385/lab/lab6/code/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
<<<<<<< HEAD
# Start time: 09:31:48 on Oct 28,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/GitProject/ECE385/lab/lab6/code" D:/GitProject/ECE385/lab/lab6/code/slc3.sv 
=======
# Start time: 10:29:38 on Oct 28,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Corvus/Downloads/ECE385/lab/lab6/code" C:/Users/Corvus/Downloads/ECE385/lab/lab6/code/slc3.sv 
>>>>>>> aa8a74ada620516c9bca9a9a13589afc7378743e
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
<<<<<<< HEAD
# End time: 09:31:48 on Oct 28,2021, Elapsed time: 0:00:00
=======
# End time: 10:29:38 on Oct 28,2021, Elapsed time: 0:00:00
>>>>>>> aa8a74ada620516c9bca9a9a13589afc7378743e
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/GitProject/ECE385/lab/lab6/code {D:/GitProject/ECE385/lab/lab6/code/lab6_toplevel.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
<<<<<<< HEAD
# Start time: 09:31:48 on Oct 28,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/GitProject/ECE385/lab/lab6/code" D:/GitProject/ECE385/lab/lab6/code/lab6_toplevel.sv 
=======
# Start time: 10:29:38 on Oct 28,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Corvus/Downloads/ECE385/lab/lab6/code" C:/Users/Corvus/Downloads/ECE385/lab/lab6/code/lab6_toplevel.sv 
>>>>>>> aa8a74ada620516c9bca9a9a13589afc7378743e
# -- Compiling module lab6_toplevel
# 
# Top level modules:
# 	lab6_toplevel
<<<<<<< HEAD
# End time: 09:31:48 on Oct 28,2021, Elapsed time: 0:00:00
=======
# End time: 10:29:39 on Oct 28,2021, Elapsed time: 0:00:01
>>>>>>> aa8a74ada620516c9bca9a9a13589afc7378743e
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+D:/GitProject/ECE385/Quartus_env/../lab/lab6/code {D:/GitProject/ECE385/Quartus_env/../lab/lab6/code/testbench_week1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
<<<<<<< HEAD
# Start time: 09:31:48 on Oct 28,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/GitProject/ECE385/Quartus_env/../lab/lab6/code" D:/GitProject/ECE385/Quartus_env/../lab/lab6/code/testbench_week1.sv 
=======
# Start time: 10:29:39 on Oct 28,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Corvus/Downloads/ECE385/Quartus_env/../lab/lab6/code" C:/Users/Corvus/Downloads/ECE385/Quartus_env/../lab/lab6/code/testbench_week1.sv 
>>>>>>> aa8a74ada620516c9bca9a9a13589afc7378743e
# -- Compiling module testbench_week1
# 
# Top level modules:
# 	testbench_week1
<<<<<<< HEAD
# End time: 09:31:48 on Oct 28,2021, Elapsed time: 0:00:00
=======
# End time: 10:29:39 on Oct 28,2021, Elapsed time: 0:00:00
>>>>>>> aa8a74ada620516c9bca9a9a13589afc7378743e
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench_week1
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench_week1 
<<<<<<< HEAD
# Start time: 09:31:49 on Oct 28,2021
=======
# Start time: 10:29:39 on Oct 28,2021
>>>>>>> aa8a74ada620516c9bca9a9a13589afc7378743e
# Loading sv_std.std
# Loading work.testbench_week1
# Loading work.lab6_toplevel
# Loading work.slc3
# Loading work.HexDriver
# Loading work.datapath
# Loading work.MAR_Unit
# Loading work.MDR_Unit
# Loading work.PCU
# Loading work.IR
# Loading work.Data_BUS
# Loading work.Mem2IO
# Loading work.tristate
# Loading work.ISDU
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 5 us
<<<<<<< HEAD
# ** Warning: (vsim-8315) D:/GitProject/ECE385/lab/lab6/code/PCU.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_week1/test/my_slc/d0/PC
# End time: 09:32:21 on Oct 28,2021, Elapsed time: 0:00:32
=======
# ** Warning: (vsim-8315) C:/Users/Corvus/Downloads/ECE385/lab/lab6/code/PCU.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_week1/test/my_slc/d0/PC_reg
# End time: 10:32:02 on Oct 28,2021, Elapsed time: 0:02:23
>>>>>>> aa8a74ada620516c9bca9a9a13589afc7378743e
# Errors: 0, Warnings: 1
