{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1677770189146 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1677770189147 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar  2 15:16:29 2023 " "Processing started: Thu Mar  2 15:16:29 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1677770189147 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677770189147 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off simulation -c simulation " "Command: quartus_map --read_settings_files=on --write_settings_files=off simulation -c simulation" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677770189147 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1677770189552 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1677770189552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation.v 1 1 " "Found 1 design units, including 1 entities, in source file simulation.v" { { "Info" "ISGN_ENTITY_NAME" "1 simulation " "Found entity 1: simulation" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677770199976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677770199976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 2 2 " "Found 2 design units, including 2 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677770199978 ""} { "Info" "ISGN_ENTITY_NAME" "2 control_testbench " "Found entity 2: control_testbench" {  } { { "control.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/control.v" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677770199978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677770199978 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pi control.v(11) " "Verilog HDL Implicit Net warning at control.v(11): created implicit net for \"pi\"" {  } { { "control.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/control.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677770199979 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "interval_counts control.v(19) " "Verilog HDL Implicit Net warning at control.v(19): created implicit net for \"interval_counts\"" {  } { { "control.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/control.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677770199979 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "counter packed simulation.v(15) " "Verilog HDL Port Declaration warning at simulation.v(15): data type declaration for \"counter\" declares packed dimensions but the port declaration declaration does not" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 15 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1677770199979 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "counter simulation.v(11) " "HDL info at simulation.v(11): see declaration for object \"counter\"" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 11 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677770199979 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "simulation " "Elaborating entity \"simulation\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1677770200003 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_start simulation.v(21) " "Verilog HDL or VHDL warning at simulation.v(21): object \"pi_start\" assigned a value but never read" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1677770200004 "|simulation"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "interval_2_start simulation.v(22) " "Verilog HDL or VHDL warning at simulation.v(22): object \"interval_2_start\" assigned a value but never read" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1677770200004 "|simulation"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "end_time simulation.v(24) " "Verilog HDL or VHDL warning at simulation.v(24): object \"end_time\" assigned a value but never read" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1677770200004 "|simulation"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk simulation.v(33) " "Verilog HDL warning at simulation.v(33): assignments to clk create a combinational loop" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 33 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1677770200005 "|simulation"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rf simulation.v(33) " "Verilog HDL Always Construct warning at simulation.v(33): inferring latch(es) for variable \"rf\", which holds its previous value in one or more paths through the always construct" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1677770200005 "|simulation"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "simulation.v(83) " "Verilog HDL warning at simulation.v(83): ignoring unsupported system task" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 83 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1677770200005 "|simulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "interval 2 start = 60, pi start = 40, second pi_2 start= 80 simulation.v(98) " "Verilog HDL Display System Task info at simulation.v(98): interval 2 start = 60, pi start = 40, second pi_2 start= 80" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 98 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677770200005 "|simulation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf simulation.v(33) " "Inferred latch for \"rf\" at simulation.v(33)" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677770200006 "|simulation"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1677770200430 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1677770200885 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677770200885 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "112 " "Implemented 112 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "0 " "Implemented 0 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1677770200918 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1677770200918 ""} { "Info" "ICUT_CUT_TM_LCELLS" "79 " "Implemented 79 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1677770200918 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1677770200918 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4762 " "Peak virtual memory: 4762 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1677770200947 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar  2 15:16:40 2023 " "Processing ended: Thu Mar  2 15:16:40 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1677770200947 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1677770200947 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1677770200947 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1677770200947 ""}
