// Seed: 3594295127
module module_0;
  assign id_1 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  always @(*) begin
    if (id_1 - id_1) assign id_2 = 1'b0;
    else
      forever begin
        if (id_1) id_4 = id_1;
        if (1'b0) id_4 <= "";
      end
    id_3 = 1'b0;
    if (1'b0 - 1'b0) assign id_4 = 1;
    id_3 = id_1;
    id_4 <= id_2;
    id_4 <= 1;
  end
  wire id_5;
  module_0();
endmodule
