FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 OR BSD-3-Clause */
/* Copyright(c) 2018-2019  Realtek Corporation
 */

#ifndef __RTW_RX_H_
#define __RTW_RX_H_

enum rtw_rx_desc_enc {
	RX_DESC_ENC_NONE	= 0,
/* bench 21263.8.0 8d730f1a0f4f */
/* bench 21263.8.1 54212b519900 */
/* bench 21263.8.2 78d8bd9f0cfd */
/* bench 21263.8.3 4f0f66aef11f */
/* bench 21263.8.4 a3bb2b54fd43 */
/* bench 21263.8.5 02ca2c785260 */
/* bench 21263.8.6 bda6ec9d9a0b */
/* bench 21263.8.7 a36861591285 */
/* bench 21263.8.8 177bc7d234cf */
/* bench 21263.8.9 47ad7c854c3d */
/* bench 21263.8.10 ffafc37195b4 */
/* bench 21263.8.11 4c6288b4da96 */
/* bench 21263.8.12 ffbd631d03d8 */
/* bench 21263.8.13 2b48cd1cacfb */
/* bench 21263.8.14 9a1303720f09 */
	RX_DESC_ENC_TKIP_MIC	= 3,
	RX_DESC_ENC_AES		= 4,
	RX_DESC_ENC_WEP104	= 5,
};

#define GET_RX_DESC_PHYST(rxdesc)                                              \
	le32_get_bits(*((__le32 *)(rxdesc) + 0x00), BIT(26))
#define GET_RX_DESC_ICV_ERR(rxdesc)                                            \
	le32_get_bits(*((__le32 *)(rxdesc) + 0x00), BIT(15))
#define GET_RX_DESC_CRC32(rxdesc)                                              \
	le32_get_bits(*((__le32 *)(rxdesc) + 0x00), BIT(14))
#define GET_RX_DESC_SWDEC(rxdesc)                                              \
	le32_get_bits(*((__le32 *)(rxdesc) + 0x00), BIT(27))
#define GET_RX_DESC_C2H(rxdesc)                                                \
	le32_get_bits(*((__le32 *)(rxdesc) + 0x02), BIT(28))
#define GET_RX_DESC_PKT_LEN(rxdesc)                                            \
	le32_get_bits(*((__le32 *)(rxdesc) + 0x00), GENMASK(13, 0))
#define GET_RX_DESC_DRV_INFO_SIZE(rxdesc)                                      \
	le32_get_bits(*((__le32 *)(rxdesc) + 0x00), GENMASK(19, 16))
#define GET_RX_DESC_SHIFT(rxdesc)                                              \
	le32_get_bits(*((__le32 *)(rxdesc) + 0x00), GENMASK(25, 24))
#define GET_RX_DESC_ENC_TYPE(rxdesc)                                           \
	le32_get_bits(*((__le32 *)(rxdesc) + 0x00), GENMASK(22, 20))
#define GET_RX_DESC_RX_RATE(rxdesc)                                            \
	le32_get_bits(*((__le32 *)(rxdesc) + 0x03), GENMASK(6, 0))
#define GET_RX_DESC_MACID(rxdesc)                                              \
	le32_get_bits(*((__le32 *)(rxdesc) + 0x01), GENMASK(6, 0))
#define GET_RX_DESC_PPDU_CNT(rxdesc)                                           \
	le32_get_bits(*((__le32 *)(rxdesc) + 0x02), GENMASK(30, 29))
#define GET_RX_DESC_TSFL(rxdesc)                                               \
	le32_get_bits(*((__le32 *)(rxdesc) + 0x05), GENMASK(31, 0))

void rtw_rx_stats(struct rtw_dev *rtwdev, struct ieee80211_vif *vif,
		  struct sk_buff *skb);
void rtw_rx_fill_rx_status(struct rtw_dev *rtwdev,
			   struct rtw_rx_pkt_stat *pkt_stat,
			   struct ieee80211_hdr *hdr,
			   struct ieee80211_rx_status *rx_status,
			   u8 *phy_status);

/* bench 11086.6.0 957e599ef7f7 */
/* bench 11086.6.1 5a1c6af52617 */
/* bench 11086.6.2 c19a9be1ff2b */
/* bench 11086.6.3 53e2f7167d50 */
/* bench 11086.6.4 82ecddfd23d0 */
/* bench 11086.6.5 2a59d65ae7f2 */
/* bench 11086.6.6 794c763f0202 */
/* bench 11086.6.7 4e21634b5d0f */
/* bench 11086.6.8 6b73499e6dd8 */
/* bench 11086.6.9 5849ec88d713 */
/* bench 11086.6.10 69058d4033f7 */
/* bench 11086.6.11 01c2ce05522a */
