Alfred V. Aho , Monica S. Lam , Ravi Sethi , Jeffrey D. Ullman, Compilers: Principles, Techniques, & Tools with Gradiance, Addison-Wesley Publishing Company, 2007
S. Bergaoui, P. Vanhauwaert, and R. Leveugle. 2010. A new critical variable analysis in processor-based systems. IEEE Trans. Nuclear Science 57, 1992--1999.
S. Baeg, S. Wen, and R. Wong. 2009. SRAM interleaving distance selection with a soft error failure model. IEEE Trans. Nuclear Science 56, 4, 2111--2118.
Christel Baier , Joost-Pieter Katoen, Principles of Model Checking (Representation and Mind Series), The MIT Press, 2008
T. Calin, M. Nicolaidis, and R. Velazco. 1996. Upset hardened memory design for submicron CMOS technology. IEEE Trans. Nuclear Science 43, 6, 2874--2878.
Andrew Canis , Jongsok Choi , Mark Aldham , Victor Zhang , Ahmed Kammoona , Tomasz Czajkowski , Stephen D. Brown , Jason H. Anderson, LegUp: An open-source high-level synthesis tool for FPGA-based processor/accelerator systems, ACM Transactions on Embedded Computing Systems (TECS), v.13 n.2, p.1-27, September 2013[doi>10.1145/2514740]
Liang Chen , Mojtaba Ebrahimi , Mehdi B. Tahoori, CEP: Correlated Error Propagation for Hierarchical Soft Error Analysis, Journal of Electronic Testing: Theory and Applications, v.29 n.2, p.143-158, April     2013[doi>10.1007/s10836-013-5365-0]
L. Chen, M. Ebrahimi, and M. B. Tahoori. 2015. Reliability-aware operation chaining in high level synthesis. In Proceedings of the IEEE European Test Symposium. 1--6.
Liang Chen , Mehdi Tahoori, Reliability-aware Register Binding for Control-Flow Intensive Designs, Proceedings of the 51st Annual Design Automation Conference, p.1-6, June 01-05, 2014, San Francisco, CA, USA[doi>10.1145/2593069.2593200]
R. C. Cheung, A User-Oriented Software Reliability Model, IEEE Transactions on Software Engineering, v.6 n.2, p.118-125, March 1980[doi>10.1109/TSE.1980.234477]
Jason Cong , Yiping Fan , Guoling Han , Yizhou Lin , Junjuan Xu , Zhiru Zhang , Xu Cheng, Bitwidth-aware scheduling and binding in high-level synthesis, Proceedings of the 2005 Asia and South Pacific Design Automation Conference, January 18-21, 2005, Shanghai, China[doi>10.1145/1120725.1121055]
Jason Cong , Karthik Gururaj, Assuring application-level correctness against soft errors, Proceedings of the International Conference on Computer-Aided Design, November 07-10, 2011, San Jose, California
Giovanni De Micheli, Synthesis and Optimization of Digital Circuits, McGraw-Hill Higher Education, 1994
A. Dixit and A. Wood. 2011. The impact of new technology on soft error rates. In Proceedings of the International Reliability Physics Symposium. 4.1--4.7.
M. Ebrahimi, A. Evans, M. B. Tahoori, E. Costenaro, D. Alexandrescu, V. Chandra, and R. Seyyedi. 2015. Comprehensive analysis of sequential and combinational soft errors in an embedded processor. IEEE Trans. CAD 34, 10, 1586--1599.
Mojtaba Ebrahimi , Adrian Evans , Mehdi B. Tahoori , Razi Seyyedi , Enrico Costenaro , Dan Alexandrescu, Comprehensive analysis of alpha and neutron particle-induced soft errors in an embedded processor at nanoscales, Proceedings of the conference on Design, Automation & Test in Europe, March 24-28, 2014, Dresden, Germany
M. Ebrahimi, R. Seyyedi, L. Chen, and M. B. Tahoori. 2015. Event-driven transient error propagation: A scalable and accurate soft error rate estimation approach. In Proceedings of the Asia and South Pacific Design Automation Conference. 743--748.
V. Ferlet-Cavrois, L.W. Massengill, and P. Gouker. 2013. Single event transients in digital CMOS: A review. IEEE Trans. Nuclear Science 60, 1767--1790.
Antonio Filieri , Carlo Ghezzi , Vincenzo Grassi , Raffaela Mirandola, Reliability analysis of component-based systems with multiple failure modes, Proceedings of the 13th international conference on Component-Based Software Engineering, June 23-25, 2010, Prague, Czech Republic[doi>10.1007/978-3-642-13238-4_1]
Daniel D. Gajski , Samar Abdi , Andreas Gerstlauer , Gunar Schirner, Embedded System Design: Modeling, Synthesis and Verification, Springer Publishing Company, Incorporated, 2009
Feng Gao , J. P. Hayes, Exact and Heuristic Approaches to Input Vector Control for Leakage Power Reduction, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.25 n.11, p.2564-2571, November 2006[doi>10.1109/TCAD.2006.875711]
Michael Glaß , Martin Lukasiewycz , Thilo Streichert , Christian Haubelt , Jürgen Teich, Interactive presentation: Reliability-aware system synthesis, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
S. Golshan , H. Kooti , E. Bozorgzadeh, SEU-Aware High-Level Data Path Synthesis and Layout Generation on SRAM-Based FPGAs, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.30 n.6, p.829-840, June 2011[doi>10.1109/TCAD.2011.2106851]
Y. Hara, H. Tomiyama, S. Honda, and H. Takada. 2009. Proposal and quantitative analysis of the CHStone benchmark program suite for practical C-based high-level synthesis. J. Information Processing 17, 242--254.
Frank F. Hsu , Elizabeth M. Rudnick , Janak H. Patel, Enhancing high-level control-flow for improved testability, Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design, p.322-328, November 10-14, 1996, San Jose, California, USA
E. Ibe, H. Taniguchi, Y. Yahagi, K Shimbo, and T. Toba. 2010. Impact of scaling on neutron-induced soft error in SRAMs from a 250 nm to a 22 nm design rule. IEEE Trans. Electron Devices 57, 7.
Takashi Imagawa , Hiroshi Tsutsui , Hiroyuki Ochi , Takashi Sato, A cost-effective selective TMR for heterogeneous coarse-grained reconfigurable architectures based on DFG-level vulnerability analysis, Proceedings of the Conference on Design, Automation and Test in Europe, March 18-22, 2013, Grenoble, France
Lars Kruse , Eike Schmidt , Gerd Jochens , Ansgar Stammermann , Arne Schulz , Enrico Macii , Wolfgang Nebel, Estimation of lower and upper bounds on the power consumption from scheduled data flow graphs, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.9 n.1, p.3-15, Feb. 2001[doi>10.1109/92.920813]
Marta Kwiatkowska , Gethin Norman , David Parker, PRISM 4.0: verification of probabilistic real-time systems, Proceedings of the 23rd international conference on Computer aided verification, p.585-591, July 14-20, 2011, Snowbird, UT
Ganesh Lakshminarayana , Anand Raghunathan , Niraj K. Jha, Behavioral Synthesis of Fault Secure Controller/Datapaths Based on Aliasing Probability Analysis, IEEE Transactions on Computers, v.49 n.9, p.865-885, September 2000[doi>10.1109/12.869319]
Chris Lattner , Vikram Adve, LLVM: A Compilation Framework for Lifelong Program Analysis & Transformation, Proceedings of the international symposium on Code generation and optimization: feedback-directed and runtime optimization, p.75, March 20-24, 2004, Palo Alto, California
Jongeun Lee , A. Shrivastava, Static Analysis of Register File Vulnerability, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.30 n.4, p.607-616, April 2011[doi>10.1109/TCAD.2010.2095630]
Jiong Luo , Lin Zhong , Yunsi Fei , N. K. Jha, Register binding-based RTL power management for control-flow intensive designs, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.23 n.8, p.1175-1183, November 2006[doi>10.1109/TCAD.2004.831597]
N. N. Mahatme, N. J. Gaspard, S. Jagannathan, T. D. Loveless, B. L. Bhuva, W. H. Robinson, L. W. Massengill, S.-J. Wen, and R. Wong. 2013. Impact of supply voltage and frequency on the soft error rate of logic circuits. IEEE Trans. Nuclear Science 60, 6, 4200--4206. DOI:http://dx.doi.org/10.1109/TNS.2013.2288782
N. N. Mahatme, S. Jagannathan, T. D. Loveless, L. W. Massengill, B. L. Bhuva, S.-J. Wen, and R. Wong. 2011. Comparison of combinational and sequential error rates for a deep submicron process. IEEE Trans. Nuclear Science 58, 6, 2719--2725.
P. Meaney, S. Swaney, P. Sanda, and L. Spainhower. 2005. IBM z990 soft error detection and recovery. IEEE Trans. Device and Materials Reliability 5, 3, 419--427.
S. Mitra, P. Bose, E. Cheng, C.-Y. Cher, H. Cho, R. Joshi, Y. M. Kim, C. R. Lefurgy, Y. Li, K. P. Rodbell, K. Skadron, J. Stathis, and L. Szafaryn. 2014. The resilience wall: Cross-layer solution strategies. In Proceedings of the International Symposium on VLSI Technology, Systems and Application. 1--11.
Shubu Mukherjee, Architecture Design for Soft Errors, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2008
Minjoong Rim , Ashutosh Mujumdar , Rajiv Jain , Renato De Leone, Optimal and heuristic algorithms for solving the binding problem, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.2 n.2, p.211-225, June 1994[doi>10.1109/92.285747]
Sanjit A. Seshia , Wenchao Li , Subhasish Mitra, Verification-guided soft error resilience, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
Muhammad Shafique , Semeen Rehman , Pau Vilimelis Aceituno , Jörg Henkel, Exploiting program-level masking and error propagation for constrained reliability optimization, Proceedings of the 50th Annual Design Automation Conference, May 29-June 07, 2013, Austin, Texas[doi>10.1145/2463209.2488755]
TFIT. 2014. http://www.iroctech.com/soft-error-tools/tfit-cell-level/.
S. Tosun , N. Mansouri , E. Arvas , M. Kandemir , Yuan Xie, Reliability-Centric High-Level Synthesis, Proceedings of the conference on Design, Automation and Test in Europe, p.1258-1263, March 07-11, 2005[doi>10.1109/DATE.2005.258]
Kaijie Wu , R. Karri, Fault secure datapath synthesis using hybrid time and hardware redundancy, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.23 n.10, p.1476-1485, November 2006[doi>10.1109/TCAD.2004.835132]
Quming Zhou , Mihir R. Choudhury , Kartik Mohanram, Tunable Transient Filters for Soft Error Rate Reduction in Combinational Circuits, Proceedings of the 2008 13th European Test Symposium, p.179-184, May 25-29, 2008[doi>10.1109/ETS.2008.39]
