// PTX kernel code for CUDA frb beamformer
// This file has been generated automatically by `frb.jl`.
// Do not modify this file, your changes will be lost.

// PTX CompilerJob of MethodInstance for frb(::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::CuDeviceVector{Int16x2, 1}, ::CuDeviceVector{Float16x2, 1}, ::CuDeviceVector{Int4x8, 1}, ::CuDeviceVector{Float16x2, 1}, ::CuDeviceVector{Int32, 1}) for sm_86, minthreads=192, blocks_per_sm=4

//
// Generated by LLVM NVPTX Back-End
//

.version 8.2
.target sm_86
.address_size 64

	// .globl	_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE // -- Begin function _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.extern .func  (.param .b32 func_retval0) vprintf
(
	.param .b64 vprintf_param_0,
	.param .b64 vprintf_param_1
)
;
.func gpu_report_exception
(
	.param .b64 gpu_report_exception_param_0
)
.noreturn
{
	trap;
}
.func gpu_signal_exception
(
	.param .align 8 .b8 gpu_signal_exception_param_0[16]
)
.noreturn
{
	trap;
}
.extern .shared .align 32 .b8 shmem[];
.global .align 1 .b8 __unnamed_1[40] = {116, 104, 114, 101, 97, 100, 61, 37, 100, 32, 119, 97, 114, 112, 61, 37, 100, 32, 98, 108, 111, 99, 107, 61, 37, 100, 32, 83, 109, 61, 37, 100, 32, 83, 110, 61, 37, 100, 10, 0};
.global .align 1 .b8 exception3564[6] = {101, 114, 114, 111, 114, 0};
.global .align 1 .b8 exception3604[11] = {116, 121, 112, 101, 32, 101, 114, 114, 111, 114, 0};
.global .align 1 .b8 exception1[10] = {101, 120, 99, 101, 112, 116, 105, 111, 110, 0};
                                        // @_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.visible .entry _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE(
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0[16],
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_8,
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_9[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_10[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_11[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_12[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_13[32]
)
.reqntid 192, 1, 1
.minnctapersm 4
{
	.local .align 8 .b8 	__local_depot0[24];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<302>;
	.reg .b16 	%rs<270>;
	.reg .b32 	%r<3069>;
	.reg .f32 	%f<790>;
	.reg .b64 	%rd<364>;

// %bb.0:                               // %conversion
	mov.u64 	%SPL, __local_depot0;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u32 	%r296, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0+8];
	ld.param.u64 	%rd45, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0];
	// begin inline asm
	mov.u32 %r305, %dynamic_smem_size;
	// end inline asm
	setp.gt.u32 	%p4, %r305, 13919;
	@%p4 bra 	$L__BB0_2;
	bra.uni 	$L__BB0_1;
$L__BB0_2:                              // %L16
	ld.param.u64 	%rd46, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_13];
	ld.param.u32 	%r297, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1];
	mov.u32 	%r306, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	mul.lo.s32 	%r3, %r2, 192;
	mov.u32 	%r4, %tid.y;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r307, %r3, %r306;
	add.s32 	%r308, %r307, %r5;
	mul.wide.u32 	%rd53, %r308, 4;
	add.s64 	%rd6, %rd46, %rd53;
	mov.u32 	%r309, 1;
	st.global.u32 	[%rd6], %r309;
	setp.gt.u32 	%p5, %r297, 32767;
	@%p5 bra 	$L__BB0_6;
// %bb.3:                               // %L120
	ld.param.u32 	%r298, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2];
	setp.lt.s32 	%p6, %r298, %r297;
	setp.gt.s32 	%p7, %r298, 65535;
	or.pred  	%p8, %p6, %p7;
	@%p8 bra 	$L__BB0_6;
// %bb.4:                               // %L127
	ld.param.u32 	%r299, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3];
	sub.s32 	%r6, %r298, %r297;
	mad.lo.s32 	%r310, %r6, -1431655765, 715827872;
	shf.r.wrap.b32 	%r311, %r310, %r310, 4;
	setp.gt.u32 	%p9, %r311, 89478484;
	setp.gt.u32 	%p10, %r299, 1023;
	or.pred  	%p11, %p9, %p10;
	@%p11 bra 	$L__BB0_6;
// %bb.5:                               // %L138
	ld.param.u32 	%r300, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4];
	setp.ge.s32 	%p12, %r300, %r299;
	setp.lt.s32 	%p13, %r300, 2048;
	and.pred  	%p14, %p12, %p13;
	@%p14 bra 	$L__BB0_7;
	bra.uni 	$L__BB0_6;
$L__BB0_7:                              // %pass51
	sub.s32 	%r312, %r300, %r299;
	mul.hi.s32 	%r313, %r6, 715827883;
	shr.u32 	%r314, %r313, 31;
	shr.s32 	%r315, %r313, 5;
	add.s32 	%r316, %r315, %r314;
	setp.eq.s32 	%p15, %r312, %r316;
	@%p15 bra 	$L__BB0_8;
	bra.uni 	$L__BB0_6;
$L__BB0_8:                              // %L258
	ld.param.u32 	%r301, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5];
	setp.lt.s32 	%p16, %r301, 0;
	@%p16 bra 	$L__BB0_12;
// %bb.9:                               // %L260
	ld.param.u32 	%r303, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7];
	ld.param.u32 	%r302, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6];
	setp.lt.s32 	%p17, %r302, %r301;
	setp.gt.s32 	%p18, %r302, 384;
	or.pred  	%p19, %p17, %p18;
	setp.lt.s32 	%p20, %r303, 0;
	or.pred  	%p21, %p19, %p20;
	@%p21 bra 	$L__BB0_12;
// %bb.10:                              // %L276
	ld.param.u32 	%r304, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_8];
	setp.lt.s32 	%p22, %r304, %r303;
	setp.gt.s32 	%p23, %r304, 4096;
	or.pred  	%p24, %p22, %p23;
	@%p24 bra 	$L__BB0_12;
// %bb.11:                              // %L286
	sub.s32 	%r317, %r304, %r303;
	sub.s32 	%r318, %r302, %r301;
	setp.eq.s32 	%p25, %r317, %r318;
	@%p25 bra 	$L__BB0_171;
	bra.uni 	$L__BB0_12;
$L__BB0_171:                            // %pass162
	and.b32  	%r163, %r306, 3;
	shr.u32 	%r164, %r306, 2;
	mul.lo.s32 	%r319, %r163, %r164;
	and.b32  	%r320, %r319, 7;
	cvt.rn.f32.s32 	%f205, %r320;
	mov.f32 	%f206, 0f40800000;
	div.approx.f32 	%f169, %f205, %f206;
	abs.f32 	%f788, %f169;
	setp.lt.f32 	%p26, %f788, 0f40000000;
	setp.gtu.f32 	%p301, %f788, 0f4B800000;
	mov.f32 	%f784, %f788;
	@%p26 bra 	$L__BB0_183;
// %bb.172:
	@%p301 bra 	$L__BB0_179;
	bra.uni 	$L__BB0_173;
$L__BB0_179:
	mov.b32 	%r166, %f788;
	and.b32  	%r321, %r166, 8388607;
	or.b32  	%r3064, %r321, 1065353216;
	mov.b32 	%f783, %r3064;
	add.s32 	%r322, %r166, -1073741824;
	and.b32  	%r3065, %r322, -8388608;
	setp.eq.s32 	%p33, %r3065, 0;
	@%p33 bra 	$L__BB0_182;
// %bb.180:                             // %__nv_fmaf_rn.exit4.i.i.i.preheader
	mov.f32 	%f216, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f215,%f216;
	// end inline asm
$L__BB0_181:                            // %__nv_fmaf_rn.exit4.i.i.i
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r323, %r3065, 192937984;
	add.s32 	%r324, %r3064, %r323;
	mov.b32 	%f217, %r324;
	mul.f32 	%f218, %f215, %f217;
	sub.f32 	%f219, %f217, %f218;
	fma.rn.f32 	%f220, %f219, %f215, %f218;
	sub.f32 	%f221, %f217, %f220;
	fma.rz.f32 	%f222, %f221, %f215, %f220;
	cvt.rzi.f32.f32 	%f223, %f222;
	sub.f32 	%f783, %f217, %f223;
	sub.s32 	%r3065, %r3065, %r323;
	mov.b32 	%r3064, %f783;
	setp.ne.s32 	%p34, %r3065, 0;
	setp.ne.s32 	%p35, %r3064, 0;
	and.pred  	%p36, %p34, %p35;
	@%p36 bra 	$L__BB0_181;
$L__BB0_182:                            // %__internal_fmodf_slowpath_mod.exit.i.i
	setp.gt.u32 	%p37, %r166, 2139095039;
	selp.f32 	%f224, 0f7FFFFFFF, 0f4B800000, %p37;
	mul.f32 	%f225, %f783, 0f34000000;
	mul.f32 	%f784, %f224, %f225;
	bra.uni 	$L__BB0_183;
$L__BB0_173:                            // %__nv_fast_fdividef.exit.i.i.i
	mov.f32 	%f207, 0f40000000;
	div.approx.f32 	%f208, %f788, %f207;
	cvt.rzi.f32.f32 	%f782, %f208;
	fma.rn.f32 	%f172, %f782, 0fC0000000, %f788;
	mov.b32 	%r165, %f172;
	setp.lt.u32 	%p28, %r165, 1073741824;
	@%p28 bra 	$L__BB0_178;
// %bb.174:
	setp.lt.u32 	%p29, %r165, -2147483647;
	@%p29 bra 	$L__BB0_176;
// %bb.175:
	add.f32 	%f213, %f782, 0fBF800000;
	setp.lt.f32 	%p32, %f172, 0fC0000000;
	add.f32 	%f214, %f213, 0fBF800000;
	selp.f32 	%f782, %f214, %f213, %p32;
	bra.uni 	$L__BB0_178;
$L__BB0_176:
	add.f32 	%f782, %f782, 0f3F800000;
	setp.ltu.f32 	%p30, %f172, 0f40800000;
	@%p30 bra 	$L__BB0_178;
// %bb.177:                             // %__nv_fmaf_rn.exit.i.i.i
	add.f32 	%f209, %f782, 0f3F800000;
	fma.rn.f32 	%f211, %f207, 0fC0400000, %f172;
	setp.ge.f32 	%p31, %f211, 0f00000000;
	add.f32 	%f212, %f209, 0f3F800000;
	selp.f32 	%f782, %f212, %f209, %p31;
$L__BB0_178:                            // %__internal_fmodf_fastpath_quot.exit.i.i
	fma.rn.f32 	%f784, %f782, 0fC0000000, %f788;
$L__BB0_183:                            // %__internal_fmodf_kernel.exit.i
	abs.f32 	%f226, %f784;
	setp.gtu.f32 	%p38, %f226, 0f7F800000;
	mov.b32 	%r325, %f169;
	and.b32  	%r173, %r325, -2147483648;
	@%p38 bra 	$L__BB0_185;
// %bb.184:
	mov.b32 	%r326, %f784;
	or.b32  	%r327, %r173, %r326;
	mov.b32 	%f784, %r327;
$L__BB0_185:                            // %__nv_fmodf.exit
	shl.b32 	%r176, %r306, 1;
	and.b32  	%r177, %r176, 2;
	mul.lo.s32 	%r342, %r177, %r164;
	cvt.rn.f32.s32 	%f259, %r342;
	mov.f32 	%f260, 0f41400000;
	div.approx.f32 	%f186, %f259, %f260;
	abs.f32 	%f734, %f186;
	setp.lt.f32 	%p46, %f734, 0f40000000;
	@%p46 bra 	$L__BB0_24;
// %bb.13:
	setp.gtu.f32 	%p47, %f734, 0f4B800000;
	@%p47 bra 	$L__BB0_20;
	bra.uni 	$L__BB0_14;
$L__BB0_20:
	mov.b32 	%r8, %f734;
	and.b32  	%r343, %r8, 8388607;
	or.b32  	%r3014, %r343, 1065353216;
	mov.b32 	%f733, %r3014;
	add.s32 	%r344, %r8, -1073741824;
	and.b32  	%r3015, %r344, -8388608;
	setp.eq.s32 	%p53, %r3015, 0;
	@%p53 bra 	$L__BB0_23;
// %bb.21:                              // %__nv_fmaf_rn.exit4.i.i.i2022.preheader
	mov.f32 	%f270, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f269,%f270;
	// end inline asm
$L__BB0_22:                             // %__nv_fmaf_rn.exit4.i.i.i2022
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r345, %r3015, 192937984;
	add.s32 	%r346, %r3014, %r345;
	mov.b32 	%f271, %r346;
	mul.f32 	%f272, %f269, %f271;
	sub.f32 	%f273, %f271, %f272;
	fma.rn.f32 	%f274, %f273, %f269, %f272;
	sub.f32 	%f275, %f271, %f274;
	fma.rz.f32 	%f276, %f275, %f269, %f274;
	cvt.rzi.f32.f32 	%f277, %f276;
	sub.f32 	%f733, %f271, %f277;
	sub.s32 	%r3015, %r3015, %r345;
	mov.b32 	%r3014, %f733;
	setp.ne.s32 	%p54, %r3015, 0;
	setp.ne.s32 	%p55, %r3014, 0;
	and.pred  	%p56, %p54, %p55;
	@%p56 bra 	$L__BB0_22;
$L__BB0_23:                             // %__internal_fmodf_slowpath_mod.exit.i.i2024
	setp.gt.u32 	%p57, %r8, 2139095039;
	selp.f32 	%f278, 0f7FFFFFFF, 0f4B800000, %p57;
	mul.f32 	%f279, %f733, 0f34000000;
	mul.f32 	%f734, %f278, %f279;
	bra.uni 	$L__BB0_24;
$L__BB0_14:                             // %__nv_fast_fdividef.exit.i.i.i2001
	mov.f32 	%f261, 0f40000000;
	div.approx.f32 	%f262, %f734, %f261;
	cvt.rzi.f32.f32 	%f732, %f262;
	fma.rn.f32 	%f2, %f732, 0fC0000000, %f734;
	mov.b32 	%r7, %f2;
	setp.lt.u32 	%p48, %r7, 1073741824;
	@%p48 bra 	$L__BB0_19;
// %bb.15:
	setp.lt.u32 	%p49, %r7, -2147483647;
	@%p49 bra 	$L__BB0_17;
// %bb.16:
	add.f32 	%f267, %f732, 0fBF800000;
	setp.lt.f32 	%p52, %f2, 0fC0000000;
	add.f32 	%f268, %f267, 0fBF800000;
	selp.f32 	%f732, %f268, %f267, %p52;
	bra.uni 	$L__BB0_19;
$L__BB0_17:
	add.f32 	%f732, %f732, 0f3F800000;
	setp.ltu.f32 	%p50, %f2, 0f40800000;
	@%p50 bra 	$L__BB0_19;
// %bb.18:                              // %__nv_fmaf_rn.exit.i.i.i2005
	add.f32 	%f263, %f732, 0f3F800000;
	fma.rn.f32 	%f265, %f261, 0fC0400000, %f2;
	setp.ge.f32 	%p51, %f265, 0f00000000;
	add.f32 	%f266, %f263, 0f3F800000;
	selp.f32 	%f732, %f266, %f263, %p51;
$L__BB0_19:                             // %__internal_fmodf_fastpath_quot.exit.i.i2008
	fma.rn.f32 	%f734, %f732, 0fC0000000, %f734;
$L__BB0_24:                             // %__internal_fmodf_kernel.exit.i2027
	or.b32  	%r178, %r177, 1;
	abs.f32 	%f280, %f734;
	setp.gtu.f32 	%p58, %f280, 0f7F800000;
	@%p58 bra 	$L__BB0_26;
// %bb.25:
	mov.b32 	%r347, %f186;
	and.b32  	%r348, %r347, -2147483648;
	mov.b32 	%r349, %f734;
	or.b32  	%r350, %r348, %r349;
	mov.b32 	%f734, %r350;
$L__BB0_26:                             // %__nv_fmodf.exit2028
	mov.f32 	%f250, 0f00000000;
	setp.eq.s32 	%p66, %r178, 3;
	mov.f32 	%f37, %f250;
	mov.f32 	%f38, %f250;
	@%p66 bra 	$L__BB0_42;
// %bb.27:                              // %L525
	mul.lo.s32 	%r359, %r178, %r164;
	mul.hi.u32 	%r360, %r359, -1431655765;
	shr.u32 	%r361, %r360, 4;
	mul.lo.s32 	%r362, %r361, 24;
	sub.s32 	%r363, %r359, %r362;
	cvt.rn.f32.s32 	%f311, %r363;
	div.approx.f32 	%f18, %f311, %f260;
	abs.f32 	%f738, %f18;
	setp.lt.f32 	%p67, %f738, 0f40000000;
	@%p67 bra 	$L__BB0_39;
// %bb.28:
	setp.gtu.f32 	%p68, %f738, 0f4B800000;
	@%p68 bra 	$L__BB0_35;
	bra.uni 	$L__BB0_29;
$L__BB0_35:
	mov.b32 	%r16, %f738;
	and.b32  	%r364, %r16, 8388607;
	or.b32  	%r3016, %r364, 1065353216;
	mov.b32 	%f737, %r3016;
	add.s32 	%r365, %r16, -1073741824;
	and.b32  	%r3017, %r365, -8388608;
	setp.eq.s32 	%p74, %r3017, 0;
	@%p74 bra 	$L__BB0_38;
// %bb.36:                              // %__nv_fmaf_rn.exit4.i.i.i2053.preheader
	mov.f32 	%f322, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f321,%f322;
	// end inline asm
$L__BB0_37:                             // %__nv_fmaf_rn.exit4.i.i.i2053
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r366, %r3017, 192937984;
	add.s32 	%r367, %r3016, %r366;
	mov.b32 	%f323, %r367;
	mul.f32 	%f324, %f321, %f323;
	sub.f32 	%f325, %f323, %f324;
	fma.rn.f32 	%f326, %f325, %f321, %f324;
	sub.f32 	%f327, %f323, %f326;
	fma.rz.f32 	%f328, %f327, %f321, %f326;
	cvt.rzi.f32.f32 	%f329, %f328;
	sub.f32 	%f737, %f323, %f329;
	sub.s32 	%r3017, %r3017, %r366;
	mov.b32 	%r3016, %f737;
	setp.ne.s32 	%p75, %r3017, 0;
	setp.ne.s32 	%p76, %r3016, 0;
	and.pred  	%p77, %p75, %p76;
	@%p77 bra 	$L__BB0_37;
$L__BB0_38:                             // %__internal_fmodf_slowpath_mod.exit.i.i2055
	setp.gt.u32 	%p78, %r16, 2139095039;
	selp.f32 	%f330, 0f7FFFFFFF, 0f4B800000, %p78;
	mul.f32 	%f331, %f737, 0f34000000;
	mul.f32 	%f738, %f330, %f331;
	bra.uni 	$L__BB0_39;
$L__BB0_29:                             // %__nv_fast_fdividef.exit.i.i.i2032
	mov.f32 	%f313, 0f40000000;
	div.approx.f32 	%f314, %f738, %f313;
	cvt.rzi.f32.f32 	%f736, %f314;
	fma.rn.f32 	%f21, %f736, 0fC0000000, %f738;
	mov.b32 	%r15, %f21;
	setp.lt.u32 	%p69, %r15, 1073741824;
	@%p69 bra 	$L__BB0_34;
// %bb.30:
	setp.lt.u32 	%p70, %r15, -2147483647;
	@%p70 bra 	$L__BB0_32;
// %bb.31:
	add.f32 	%f319, %f736, 0fBF800000;
	setp.lt.f32 	%p73, %f21, 0fC0000000;
	add.f32 	%f320, %f319, 0fBF800000;
	selp.f32 	%f736, %f320, %f319, %p73;
	bra.uni 	$L__BB0_34;
$L__BB0_32:
	add.f32 	%f736, %f736, 0f3F800000;
	setp.ltu.f32 	%p71, %f21, 0f40800000;
	@%p71 bra 	$L__BB0_34;
// %bb.33:                              // %__nv_fmaf_rn.exit.i.i.i2036
	add.f32 	%f315, %f736, 0f3F800000;
	fma.rn.f32 	%f317, %f313, 0fC0400000, %f21;
	setp.ge.f32 	%p72, %f317, 0f00000000;
	add.f32 	%f318, %f315, 0f3F800000;
	selp.f32 	%f736, %f318, %f315, %p72;
$L__BB0_34:                             // %__internal_fmodf_fastpath_quot.exit.i.i2039
	fma.rn.f32 	%f738, %f736, 0fC0000000, %f738;
$L__BB0_39:                             // %__internal_fmodf_kernel.exit.i2058
	abs.f32 	%f332, %f738;
	setp.gtu.f32 	%p79, %f332, 0f7F800000;
	@%p79 bra 	$L__BB0_41;
// %bb.40:
	mov.b32 	%r368, %f18;
	and.b32  	%r369, %r368, -2147483648;
	mov.b32 	%r370, %f738;
	or.b32  	%r371, %r369, %r370;
	mov.b32 	%f738, %r371;
$L__BB0_41:                             // %__nv_fmodf.exit2059
	add.f32 	%f333, %f738, %f738;
	mov.b32 	%r372, %f333;
	and.b32  	%r373, %r372, -2147483648;
	or.b32  	%r374, %r373, 1056964608;
	mov.b32 	%f334, %r374;
	add.f32 	%f335, %f333, %f334;
	cvt.rzi.f32.f32 	%f336, %f335;
	abs.f32 	%f337, %f333;
	setp.gt.f32 	%p80, %f337, 0f4B000000;
	selp.f32 	%f338, %f333, %f336, %p80;
	cvt.rzi.f32.f32 	%f339, %f333;
	setp.lt.f32 	%p81, %f337, 0f3F000000;
	selp.f32 	%f340, %f339, %f338, %p81;
	cvt.rzi.s32.f32 	%r375, %f340;
	fma.rn.f32 	%f341, %f340, 0fBF000000, %f738;
	mul.f32 	%f342, %f341, %f341;
	fma.rn.f32 	%f343, %f342, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f344, %f342, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f345, %f343, %f342, 0fC0A55DF6;
	fma.rn.f32 	%f346, %f344, %f342, 0f4081E0CF;
	fma.rn.f32 	%f347, %f342, %f341, 0f00000000;
	fma.rn.f32 	%f348, %f346, %f342, 0fC09DE9E6;
	fma.rn.f32 	%f349, %f345, %f347, 0f00000000;
	fma.rn.f32 	%f350, %f348, %f342, 0f3F800000;
	fma.rn.f32 	%f351, %f341, 0f40490FDB, %f349;
	and.b32  	%r376, %r375, 1;
	setp.eq.b32 	%p82, %r376, 1;
	selp.f32 	%f352, %f350, %f351, %p82;
	selp.f32 	%f353, %f351, %f350, %p82;
	and.b32  	%r377, %r375, 2;
	setp.eq.s32 	%p83, %r377, 0;
	neg.f32 	%f354, %f352;
	selp.f32 	%f355, %f352, %f354, %p83;
	add.s32 	%r378, %r375, 1;
	and.b32  	%r379, %r378, 2;
	setp.eq.s32 	%p84, %r379, 0;
	mov.f32 	%f356, 0f00000000;
	sub.f32 	%f357, %f356, %f353;
	selp.f32 	%f358, %f353, %f357, %p84;
	cvt.rzi.f32.f32 	%f359, %f738;
	setp.eq.f32 	%p85, %f359, %f738;
	mul.f32 	%f360, %f738, 0f00000000;
	selp.f32 	%f38, %f360, %f355, %p85;
	abs.f32 	%f361, %f738;
	setp.gt.f32 	%p86, %f361, 0f4B800000;
	add.f32 	%f362, %f38, 0f3F800000;
	selp.f32 	%f37, %f362, %f358, %p86;
$L__BB0_42:                             // %L559
	and.b32  	%r25, %r164, 3;
	setp.eq.s32 	%p87, %r25, 3;
	mov.f32 	%f731, 0f3FC00000;
	mov.f32 	%f746, %f250;
	mov.f32 	%f755, %f250;
	@%p87 bra 	$L__BB0_58;
// %bb.43:                              // %L597
	mul.lo.s32 	%r386, %r177, %r25;
	cvt.u16.u32 	%rs11, %r386;
	mul.lo.s16 	%rs12, %rs11, 171;
	shr.u16 	%rs13, %rs12, 9;
	mul.lo.s16 	%rs14, %rs13, 3;
	sub.s16 	%rs15, %rs11, %rs14;
	and.b16  	%rs16, %rs15, 255;
	cvt.rn.f32.u16 	%f364, %rs16;
	div.approx.f32 	%f39, %f364, %f731;
	abs.f32 	%f744, %f39;
	setp.lt.f32 	%p88, %f744, 0f40000000;
	@%p88 bra 	$L__BB0_55;
// %bb.44:
	setp.gtu.f32 	%p89, %f744, 0f4B800000;
	@%p89 bra 	$L__BB0_51;
	bra.uni 	$L__BB0_45;
$L__BB0_51:
	mov.b32 	%r27, %f744;
	and.b32  	%r387, %r27, 8388607;
	or.b32  	%r3018, %r387, 1065353216;
	mov.b32 	%f743, %r3018;
	add.s32 	%r388, %r27, -1073741824;
	and.b32  	%r3019, %r388, -8388608;
	setp.eq.s32 	%p95, %r3019, 0;
	@%p95 bra 	$L__BB0_54;
// %bb.52:                              // %__nv_fmaf_rn.exit4.i.i.i2084.preheader
	mov.f32 	%f375, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f374,%f375;
	// end inline asm
$L__BB0_53:                             // %__nv_fmaf_rn.exit4.i.i.i2084
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r389, %r3019, 192937984;
	add.s32 	%r390, %r3018, %r389;
	mov.b32 	%f376, %r390;
	mul.f32 	%f377, %f374, %f376;
	sub.f32 	%f378, %f376, %f377;
	fma.rn.f32 	%f379, %f378, %f374, %f377;
	sub.f32 	%f380, %f376, %f379;
	fma.rz.f32 	%f381, %f380, %f374, %f379;
	cvt.rzi.f32.f32 	%f382, %f381;
	sub.f32 	%f743, %f376, %f382;
	sub.s32 	%r3019, %r3019, %r389;
	mov.b32 	%r3018, %f743;
	setp.ne.s32 	%p96, %r3019, 0;
	setp.ne.s32 	%p97, %r3018, 0;
	and.pred  	%p98, %p96, %p97;
	@%p98 bra 	$L__BB0_53;
$L__BB0_54:                             // %__internal_fmodf_slowpath_mod.exit.i.i2086
	setp.gt.u32 	%p99, %r27, 2139095039;
	selp.f32 	%f383, 0f7FFFFFFF, 0f4B800000, %p99;
	mul.f32 	%f384, %f743, 0f34000000;
	mul.f32 	%f744, %f383, %f384;
	bra.uni 	$L__BB0_55;
$L__BB0_45:                             // %__nv_fast_fdividef.exit.i.i.i2063
	mov.f32 	%f366, 0f40000000;
	div.approx.f32 	%f367, %f744, %f366;
	cvt.rzi.f32.f32 	%f742, %f367;
	fma.rn.f32 	%f42, %f742, 0fC0000000, %f744;
	mov.b32 	%r26, %f42;
	setp.lt.u32 	%p90, %r26, 1073741824;
	@%p90 bra 	$L__BB0_50;
// %bb.46:
	setp.lt.u32 	%p91, %r26, -2147483647;
	@%p91 bra 	$L__BB0_48;
// %bb.47:
	add.f32 	%f372, %f742, 0fBF800000;
	setp.lt.f32 	%p94, %f42, 0fC0000000;
	add.f32 	%f373, %f372, 0fBF800000;
	selp.f32 	%f742, %f373, %f372, %p94;
	bra.uni 	$L__BB0_50;
$L__BB0_48:
	add.f32 	%f742, %f742, 0f3F800000;
	setp.ltu.f32 	%p92, %f42, 0f40800000;
	@%p92 bra 	$L__BB0_50;
// %bb.49:                              // %__nv_fmaf_rn.exit.i.i.i2067
	add.f32 	%f368, %f742, 0f3F800000;
	fma.rn.f32 	%f370, %f366, 0fC0400000, %f42;
	setp.ge.f32 	%p93, %f370, 0f00000000;
	add.f32 	%f371, %f368, 0f3F800000;
	selp.f32 	%f742, %f371, %f368, %p93;
$L__BB0_50:                             // %__internal_fmodf_fastpath_quot.exit.i.i2070
	fma.rn.f32 	%f744, %f742, 0fC0000000, %f744;
$L__BB0_55:                             // %__internal_fmodf_kernel.exit.i2089
	abs.f32 	%f385, %f744;
	setp.gtu.f32 	%p100, %f385, 0f7F800000;
	@%p100 bra 	$L__BB0_57;
// %bb.56:
	mov.b32 	%r391, %f39;
	and.b32  	%r392, %r391, -2147483648;
	mov.b32 	%r393, %f744;
	or.b32  	%r394, %r392, %r393;
	mov.b32 	%f744, %r394;
$L__BB0_57:                             // %__nv_fmodf.exit2090
	add.f32 	%f386, %f744, %f744;
	mov.b32 	%r395, %f386;
	and.b32  	%r396, %r395, -2147483648;
	or.b32  	%r397, %r396, 1056964608;
	mov.b32 	%f387, %r397;
	add.f32 	%f388, %f386, %f387;
	cvt.rzi.f32.f32 	%f389, %f388;
	abs.f32 	%f390, %f386;
	setp.gt.f32 	%p101, %f390, 0f4B000000;
	selp.f32 	%f391, %f386, %f389, %p101;
	cvt.rzi.f32.f32 	%f392, %f386;
	setp.lt.f32 	%p102, %f390, 0f3F000000;
	selp.f32 	%f393, %f392, %f391, %p102;
	cvt.rzi.s32.f32 	%r398, %f393;
	fma.rn.f32 	%f394, %f393, 0fBF000000, %f744;
	mul.f32 	%f395, %f394, %f394;
	fma.rn.f32 	%f396, %f395, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f397, %f395, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f398, %f396, %f395, 0fC0A55DF6;
	fma.rn.f32 	%f399, %f397, %f395, 0f4081E0CF;
	fma.rn.f32 	%f400, %f395, %f394, 0f00000000;
	fma.rn.f32 	%f401, %f399, %f395, 0fC09DE9E6;
	fma.rn.f32 	%f402, %f398, %f400, 0f00000000;
	fma.rn.f32 	%f403, %f401, %f395, 0f3F800000;
	fma.rn.f32 	%f404, %f394, 0f40490FDB, %f402;
	and.b32  	%r399, %r398, 1;
	setp.eq.b32 	%p103, %r399, 1;
	selp.f32 	%f405, %f403, %f404, %p103;
	selp.f32 	%f406, %f404, %f403, %p103;
	and.b32  	%r400, %r398, 2;
	setp.eq.s32 	%p104, %r400, 0;
	neg.f32 	%f407, %f405;
	selp.f32 	%f408, %f405, %f407, %p104;
	add.s32 	%r401, %r398, 1;
	and.b32  	%r402, %r401, 2;
	setp.eq.s32 	%p105, %r402, 0;
	mov.f32 	%f409, 0f00000000;
	sub.f32 	%f410, %f409, %f406;
	selp.f32 	%f411, %f406, %f410, %p105;
	cvt.rzi.f32.f32 	%f412, %f744;
	setp.eq.f32 	%p106, %f412, %f744;
	mul.f32 	%f413, %f744, 0f00000000;
	selp.f32 	%f755, %f413, %f408, %p106;
	abs.f32 	%f414, %f744;
	setp.gt.f32 	%p107, %f414, 0f4B800000;
	add.f32 	%f415, %f755, 0f3F800000;
	selp.f32 	%f746, %f415, %f411, %p107;
$L__BB0_58:                             // %L631
	or.pred  	%p110, %p66, %p87;
	mov.f32 	%f752, %f250;
	mov.f32 	%f757, %f250;
	@%p110 bra 	$L__BB0_74;
// %bb.59:                              // %L639
	mul.lo.s32 	%r403, %r178, %r25;
	mul.hi.u32 	%r404, %r403, -1431655765;
	shr.u32 	%r405, %r404, 1;
	mul.lo.s32 	%r406, %r405, 3;
	sub.s32 	%r407, %r403, %r406;
	cvt.rn.f32.s32 	%f417, %r407;
	div.approx.f32 	%f60, %f417, %f731;
	abs.f32 	%f750, %f60;
	setp.lt.f32 	%p111, %f750, 0f40000000;
	@%p111 bra 	$L__BB0_71;
// %bb.60:
	setp.gtu.f32 	%p112, %f750, 0f4B800000;
	@%p112 bra 	$L__BB0_67;
	bra.uni 	$L__BB0_61;
$L__BB0_67:
	mov.b32 	%r35, %f750;
	and.b32  	%r408, %r35, 8388607;
	or.b32  	%r3020, %r408, 1065353216;
	mov.b32 	%f749, %r3020;
	add.s32 	%r409, %r35, -1073741824;
	and.b32  	%r3021, %r409, -8388608;
	setp.eq.s32 	%p118, %r3021, 0;
	@%p118 bra 	$L__BB0_70;
// %bb.68:                              // %__nv_fmaf_rn.exit4.i.i.i2115.preheader
	mov.f32 	%f428, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f427,%f428;
	// end inline asm
$L__BB0_69:                             // %__nv_fmaf_rn.exit4.i.i.i2115
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r410, %r3021, 192937984;
	add.s32 	%r411, %r3020, %r410;
	mov.b32 	%f429, %r411;
	mul.f32 	%f430, %f427, %f429;
	sub.f32 	%f431, %f429, %f430;
	fma.rn.f32 	%f432, %f431, %f427, %f430;
	sub.f32 	%f433, %f429, %f432;
	fma.rz.f32 	%f434, %f433, %f427, %f432;
	cvt.rzi.f32.f32 	%f435, %f434;
	sub.f32 	%f749, %f429, %f435;
	sub.s32 	%r3021, %r3021, %r410;
	mov.b32 	%r3020, %f749;
	setp.ne.s32 	%p119, %r3021, 0;
	setp.ne.s32 	%p120, %r3020, 0;
	and.pred  	%p121, %p119, %p120;
	@%p121 bra 	$L__BB0_69;
$L__BB0_70:                             // %__internal_fmodf_slowpath_mod.exit.i.i2117
	setp.gt.u32 	%p122, %r35, 2139095039;
	selp.f32 	%f436, 0f7FFFFFFF, 0f4B800000, %p122;
	mul.f32 	%f437, %f749, 0f34000000;
	mul.f32 	%f750, %f436, %f437;
	bra.uni 	$L__BB0_71;
$L__BB0_61:                             // %__nv_fast_fdividef.exit.i.i.i2094
	mov.f32 	%f419, 0f40000000;
	div.approx.f32 	%f420, %f750, %f419;
	cvt.rzi.f32.f32 	%f748, %f420;
	fma.rn.f32 	%f63, %f748, 0fC0000000, %f750;
	mov.b32 	%r34, %f63;
	setp.lt.u32 	%p113, %r34, 1073741824;
	@%p113 bra 	$L__BB0_66;
// %bb.62:
	setp.lt.u32 	%p114, %r34, -2147483647;
	@%p114 bra 	$L__BB0_64;
// %bb.63:
	add.f32 	%f425, %f748, 0fBF800000;
	setp.lt.f32 	%p117, %f63, 0fC0000000;
	add.f32 	%f426, %f425, 0fBF800000;
	selp.f32 	%f748, %f426, %f425, %p117;
	bra.uni 	$L__BB0_66;
$L__BB0_64:
	add.f32 	%f748, %f748, 0f3F800000;
	setp.ltu.f32 	%p115, %f63, 0f40800000;
	@%p115 bra 	$L__BB0_66;
// %bb.65:                              // %__nv_fmaf_rn.exit.i.i.i2098
	add.f32 	%f421, %f748, 0f3F800000;
	fma.rn.f32 	%f423, %f419, 0fC0400000, %f63;
	setp.ge.f32 	%p116, %f423, 0f00000000;
	add.f32 	%f424, %f421, 0f3F800000;
	selp.f32 	%f748, %f424, %f421, %p116;
$L__BB0_66:                             // %__internal_fmodf_fastpath_quot.exit.i.i2101
	fma.rn.f32 	%f750, %f748, 0fC0000000, %f750;
$L__BB0_71:                             // %__internal_fmodf_kernel.exit.i2120
	abs.f32 	%f438, %f750;
	setp.gtu.f32 	%p123, %f438, 0f7F800000;
	@%p123 bra 	$L__BB0_73;
// %bb.72:
	mov.b32 	%r412, %f60;
	and.b32  	%r413, %r412, -2147483648;
	mov.b32 	%r414, %f750;
	or.b32  	%r415, %r413, %r414;
	mov.b32 	%f750, %r415;
$L__BB0_73:                             // %__nv_fmodf.exit2121
	add.f32 	%f439, %f750, %f750;
	mov.b32 	%r416, %f439;
	and.b32  	%r417, %r416, -2147483648;
	or.b32  	%r418, %r417, 1056964608;
	mov.b32 	%f440, %r418;
	add.f32 	%f441, %f439, %f440;
	cvt.rzi.f32.f32 	%f442, %f441;
	abs.f32 	%f443, %f439;
	setp.gt.f32 	%p124, %f443, 0f4B000000;
	selp.f32 	%f444, %f439, %f442, %p124;
	cvt.rzi.f32.f32 	%f445, %f439;
	setp.lt.f32 	%p125, %f443, 0f3F000000;
	selp.f32 	%f446, %f445, %f444, %p125;
	cvt.rzi.s32.f32 	%r419, %f446;
	fma.rn.f32 	%f447, %f446, 0fBF000000, %f750;
	mul.f32 	%f448, %f447, %f447;
	fma.rn.f32 	%f449, %f448, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f450, %f448, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f451, %f449, %f448, 0fC0A55DF6;
	fma.rn.f32 	%f452, %f450, %f448, 0f4081E0CF;
	fma.rn.f32 	%f453, %f448, %f447, 0f00000000;
	fma.rn.f32 	%f454, %f452, %f448, 0fC09DE9E6;
	fma.rn.f32 	%f455, %f451, %f453, 0f00000000;
	fma.rn.f32 	%f456, %f454, %f448, 0f3F800000;
	fma.rn.f32 	%f457, %f447, 0f40490FDB, %f455;
	and.b32  	%r420, %r419, 1;
	setp.eq.b32 	%p126, %r420, 1;
	selp.f32 	%f458, %f456, %f457, %p126;
	selp.f32 	%f459, %f457, %f456, %p126;
	and.b32  	%r421, %r419, 2;
	setp.eq.s32 	%p127, %r421, 0;
	neg.f32 	%f460, %f458;
	selp.f32 	%f461, %f458, %f460, %p127;
	add.s32 	%r422, %r419, 1;
	and.b32  	%r423, %r422, 2;
	setp.eq.s32 	%p128, %r423, 0;
	mov.f32 	%f462, 0f00000000;
	sub.f32 	%f463, %f462, %f459;
	selp.f32 	%f464, %f459, %f463, %p128;
	cvt.rzi.f32.f32 	%f465, %f750;
	setp.eq.f32 	%p129, %f465, %f750;
	mul.f32 	%f466, %f750, 0f00000000;
	selp.f32 	%f757, %f466, %f461, %p129;
	abs.f32 	%f467, %f750;
	setp.gt.f32 	%p130, %f467, 0f4B800000;
	add.f32 	%f468, %f757, 0f3F800000;
	selp.f32 	%f752, %f468, %f464, %p130;
$L__BB0_74:                             // %L673
	and.b32  	%r42, %r306, 2;
	setp.eq.s32 	%p131, %r42, 0;
	mov.f32 	%f83, %f746;
	mov.f32 	%f85, %f752;
	@%p131 bra 	$L__BB0_76;
// %bb.75:                              // %L682
	neg.f32 	%f85, %f757;
	neg.f32 	%f83, %f755;
	mov.f32 	%f755, %f746;
	mov.f32 	%f757, %f752;
$L__BB0_76:                             // %L684
	@%p26 bra 	$L__BB0_193;
// %bb.77:
	@%p301 bra 	$L__BB0_189;
	bra.uni 	$L__BB0_78;
$L__BB0_189:
	mov.b32 	%r180, %f788;
	and.b32  	%r430, %r180, 8388607;
	or.b32  	%r3066, %r430, 1065353216;
	mov.b32 	%f787, %r3066;
	add.s32 	%r431, %r180, -1073741824;
	and.b32  	%r3067, %r431, -8388608;
	setp.eq.s32 	%p139, %r3067, 0;
	@%p139 bra 	$L__BB0_192;
// %bb.190:                             // %__nv_fmaf_rn.exit4.i.i.i2146.preheader
	mov.f32 	%f478, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f477,%f478;
	// end inline asm
$L__BB0_191:                            // %__nv_fmaf_rn.exit4.i.i.i2146
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r432, %r3067, 192937984;
	add.s32 	%r433, %r3066, %r432;
	mov.b32 	%f479, %r433;
	mul.f32 	%f480, %f477, %f479;
	sub.f32 	%f481, %f479, %f480;
	fma.rn.f32 	%f482, %f481, %f477, %f480;
	sub.f32 	%f483, %f479, %f482;
	fma.rz.f32 	%f484, %f483, %f477, %f482;
	cvt.rzi.f32.f32 	%f485, %f484;
	sub.f32 	%f787, %f479, %f485;
	sub.s32 	%r3067, %r3067, %r432;
	mov.b32 	%r3066, %f787;
	setp.ne.s32 	%p140, %r3067, 0;
	setp.ne.s32 	%p141, %r3066, 0;
	and.pred  	%p142, %p140, %p141;
	@%p142 bra 	$L__BB0_191;
$L__BB0_192:                            // %__internal_fmodf_slowpath_mod.exit.i.i2148
	setp.gt.u32 	%p143, %r180, 2139095039;
	selp.f32 	%f486, 0f7FFFFFFF, 0f4B800000, %p143;
	mul.f32 	%f487, %f787, 0f34000000;
	mul.f32 	%f788, %f486, %f487;
	bra.uni 	$L__BB0_193;
$L__BB0_78:                             // %__nv_fast_fdividef.exit.i.i.i2125
	mov.f32 	%f469, 0f40000000;
	div.approx.f32 	%f470, %f788, %f469;
	cvt.rzi.f32.f32 	%f786, %f470;
	fma.rn.f32 	%f189, %f786, 0fC0000000, %f788;
	mov.b32 	%r179, %f189;
	setp.lt.u32 	%p134, %r179, 1073741824;
	@%p134 bra 	$L__BB0_188;
// %bb.79:
	setp.lt.u32 	%p135, %r179, -2147483647;
	@%p135 bra 	$L__BB0_186;
// %bb.80:
	add.f32 	%f475, %f786, 0fBF800000;
	setp.lt.f32 	%p138, %f189, 0fC0000000;
	add.f32 	%f476, %f475, 0fBF800000;
	selp.f32 	%f786, %f476, %f475, %p138;
	bra.uni 	$L__BB0_188;
$L__BB0_186:
	add.f32 	%f786, %f786, 0f3F800000;
	setp.ltu.f32 	%p136, %f189, 0f40800000;
	@%p136 bra 	$L__BB0_188;
// %bb.187:                             // %__nv_fmaf_rn.exit.i.i.i2129
	add.f32 	%f471, %f786, 0f3F800000;
	fma.rn.f32 	%f473, %f469, 0fC0400000, %f189;
	setp.ge.f32 	%p137, %f473, 0f00000000;
	add.f32 	%f474, %f471, 0f3F800000;
	selp.f32 	%f786, %f474, %f471, %p137;
$L__BB0_188:                            // %__internal_fmodf_fastpath_quot.exit.i.i2132
	fma.rn.f32 	%f788, %f786, 0fC0000000, %f788;
$L__BB0_193:                            // %__internal_fmodf_kernel.exit.i2151
	abs.f32 	%f488, %f788;
	setp.gtu.f32 	%p144, %f488, 0f7F800000;
	@%p144 bra 	$L__BB0_195;
// %bb.194:
	mov.b32 	%r434, %f788;
	or.b32  	%r435, %r173, %r434;
	mov.b32 	%f788, %r435;
$L__BB0_195:                            // %__nv_fmodf.exit2152
	mov.f32 	%f512, 0f00000000;
	mov.f32 	%f521, 0f41000000;
	div.approx.f32 	%f203, %f512, %f521;
	abs.f32 	%f760, %f203;
	setp.lt.f32 	%p152, %f760, 0f40000000;
	@%p152 bra 	$L__BB0_92;
// %bb.81:
	setp.gtu.f32 	%p153, %f760, 0f4B800000;
	@%p153 bra 	$L__BB0_88;
	bra.uni 	$L__BB0_82;
$L__BB0_88:
	mov.b32 	%r46, %f760;
	and.b32  	%r450, %r46, 8388607;
	or.b32  	%r3022, %r450, 1065353216;
	mov.b32 	%f759, %r3022;
	add.s32 	%r451, %r46, -1073741824;
	and.b32  	%r3023, %r451, -8388608;
	setp.eq.s32 	%p159, %r3023, 0;
	@%p159 bra 	$L__BB0_91;
// %bb.89:                              // %__nv_fmaf_rn.exit4.i.i.i2177.preheader
	mov.f32 	%f531, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f530,%f531;
	// end inline asm
$L__BB0_90:                             // %__nv_fmaf_rn.exit4.i.i.i2177
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r452, %r3023, 192937984;
	add.s32 	%r453, %r3022, %r452;
	mov.b32 	%f532, %r453;
	mul.f32 	%f533, %f530, %f532;
	sub.f32 	%f534, %f532, %f533;
	fma.rn.f32 	%f535, %f534, %f530, %f533;
	sub.f32 	%f536, %f532, %f535;
	fma.rz.f32 	%f537, %f536, %f530, %f535;
	cvt.rzi.f32.f32 	%f538, %f537;
	sub.f32 	%f759, %f532, %f538;
	sub.s32 	%r3023, %r3023, %r452;
	mov.b32 	%r3022, %f759;
	setp.ne.s32 	%p160, %r3023, 0;
	setp.ne.s32 	%p161, %r3022, 0;
	and.pred  	%p162, %p160, %p161;
	@%p162 bra 	$L__BB0_90;
$L__BB0_91:                             // %__internal_fmodf_slowpath_mod.exit.i.i2179
	setp.gt.u32 	%p163, %r46, 2139095039;
	selp.f32 	%f539, 0f7FFFFFFF, 0f4B800000, %p163;
	mul.f32 	%f540, %f759, 0f34000000;
	mul.f32 	%f760, %f539, %f540;
	bra.uni 	$L__BB0_92;
$L__BB0_82:                             // %__nv_fast_fdividef.exit.i.i.i2156
	mov.f32 	%f522, 0f40000000;
	div.approx.f32 	%f523, %f760, %f522;
	cvt.rzi.f32.f32 	%f758, %f523;
	fma.rn.f32 	%f88, %f758, 0fC0000000, %f760;
	mov.b32 	%r45, %f88;
	setp.lt.u32 	%p154, %r45, 1073741824;
	@%p154 bra 	$L__BB0_87;
// %bb.83:
	setp.lt.u32 	%p155, %r45, -2147483647;
	@%p155 bra 	$L__BB0_85;
// %bb.84:
	add.f32 	%f528, %f758, 0fBF800000;
	setp.lt.f32 	%p158, %f88, 0fC0000000;
	add.f32 	%f529, %f528, 0fBF800000;
	selp.f32 	%f758, %f529, %f528, %p158;
	bra.uni 	$L__BB0_87;
$L__BB0_85:
	add.f32 	%f758, %f758, 0f3F800000;
	setp.ltu.f32 	%p156, %f88, 0f40800000;
	@%p156 bra 	$L__BB0_87;
// %bb.86:                              // %__nv_fmaf_rn.exit.i.i.i2160
	add.f32 	%f524, %f758, 0f3F800000;
	fma.rn.f32 	%f526, %f522, 0fC0400000, %f88;
	setp.ge.f32 	%p157, %f526, 0f00000000;
	add.f32 	%f527, %f524, 0f3F800000;
	selp.f32 	%f758, %f527, %f524, %p157;
$L__BB0_87:                             // %__internal_fmodf_fastpath_quot.exit.i.i2163
	fma.rn.f32 	%f760, %f758, 0fC0000000, %f760;
$L__BB0_92:                             // %__internal_fmodf_kernel.exit.i2182
	abs.f32 	%f541, %f760;
	setp.gtu.f32 	%p164, %f541, 0f7F800000;
	@%p164 bra 	$L__BB0_94;
// %bb.93:
	mov.b32 	%r454, %f203;
	and.b32  	%r455, %r454, -2147483648;
	mov.b32 	%r456, %f760;
	or.b32  	%r457, %r455, %r456;
	mov.b32 	%f760, %r457;
$L__BB0_94:                             // %__nv_fmodf.exit2183
	cvt.rn.f32.s32 	%f572, %r164;
	div.approx.f32 	%f104, %f572, %f521;
	abs.f32 	%f764, %f104;
	setp.lt.f32 	%p172, %f764, 0f40000000;
	@%p172 bra 	$L__BB0_106;
// %bb.95:
	setp.gtu.f32 	%p173, %f764, 0f4B800000;
	@%p173 bra 	$L__BB0_102;
	bra.uni 	$L__BB0_96;
$L__BB0_102:
	mov.b32 	%r54, %f764;
	and.b32  	%r466, %r54, 8388607;
	or.b32  	%r3024, %r466, 1065353216;
	mov.b32 	%f763, %r3024;
	add.s32 	%r467, %r54, -1073741824;
	and.b32  	%r3025, %r467, -8388608;
	setp.eq.s32 	%p179, %r3025, 0;
	@%p179 bra 	$L__BB0_105;
// %bb.103:                             // %__nv_fmaf_rn.exit4.i.i.i2208.preheader
	mov.f32 	%f583, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f582,%f583;
	// end inline asm
$L__BB0_104:                            // %__nv_fmaf_rn.exit4.i.i.i2208
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r468, %r3025, 192937984;
	add.s32 	%r469, %r3024, %r468;
	mov.b32 	%f584, %r469;
	mul.f32 	%f585, %f582, %f584;
	sub.f32 	%f586, %f584, %f585;
	fma.rn.f32 	%f587, %f586, %f582, %f585;
	sub.f32 	%f588, %f584, %f587;
	fma.rz.f32 	%f589, %f588, %f582, %f587;
	cvt.rzi.f32.f32 	%f590, %f589;
	sub.f32 	%f763, %f584, %f590;
	sub.s32 	%r3025, %r3025, %r468;
	mov.b32 	%r3024, %f763;
	setp.ne.s32 	%p180, %r3025, 0;
	setp.ne.s32 	%p181, %r3024, 0;
	and.pred  	%p182, %p180, %p181;
	@%p182 bra 	$L__BB0_104;
$L__BB0_105:                            // %__internal_fmodf_slowpath_mod.exit.i.i2210
	setp.gt.u32 	%p183, %r54, 2139095039;
	selp.f32 	%f591, 0f7FFFFFFF, 0f4B800000, %p183;
	mul.f32 	%f592, %f763, 0f34000000;
	mul.f32 	%f764, %f591, %f592;
	bra.uni 	$L__BB0_106;
$L__BB0_96:                             // %__nv_fast_fdividef.exit.i.i.i2187
	mov.f32 	%f574, 0f40000000;
	div.approx.f32 	%f575, %f764, %f574;
	cvt.rzi.f32.f32 	%f762, %f575;
	fma.rn.f32 	%f107, %f762, 0fC0000000, %f764;
	mov.b32 	%r53, %f107;
	setp.lt.u32 	%p174, %r53, 1073741824;
	@%p174 bra 	$L__BB0_101;
// %bb.97:
	setp.lt.u32 	%p175, %r53, -2147483647;
	@%p175 bra 	$L__BB0_99;
// %bb.98:
	add.f32 	%f580, %f762, 0fBF800000;
	setp.lt.f32 	%p178, %f107, 0fC0000000;
	add.f32 	%f581, %f580, 0fBF800000;
	selp.f32 	%f762, %f581, %f580, %p178;
	bra.uni 	$L__BB0_101;
$L__BB0_99:
	add.f32 	%f762, %f762, 0f3F800000;
	setp.ltu.f32 	%p176, %f107, 0f40800000;
	@%p176 bra 	$L__BB0_101;
// %bb.100:                             // %__nv_fmaf_rn.exit.i.i.i2191
	add.f32 	%f576, %f762, 0f3F800000;
	fma.rn.f32 	%f578, %f574, 0fC0400000, %f107;
	setp.ge.f32 	%p177, %f578, 0f00000000;
	add.f32 	%f579, %f576, 0f3F800000;
	selp.f32 	%f762, %f579, %f576, %p177;
$L__BB0_101:                            // %__internal_fmodf_fastpath_quot.exit.i.i2194
	fma.rn.f32 	%f764, %f762, 0fC0000000, %f764;
$L__BB0_106:                            // %__internal_fmodf_kernel.exit.i2213
	abs.f32 	%f593, %f764;
	setp.gtu.f32 	%p184, %f593, 0f7F800000;
	@%p184 bra 	$L__BB0_108;
// %bb.107:
	mov.b32 	%r470, %f104;
	and.b32  	%r471, %r470, -2147483648;
	mov.b32 	%r472, %f764;
	or.b32  	%r473, %r471, %r472;
	mov.b32 	%f764, %r473;
$L__BB0_108:                            // %__nv_fmodf.exit2214
	and.b32  	%r64, %r306, 1;
	shr.u32 	%r65, %r306, 4;
	setp.ne.s32 	%p192, %r64, %r65;
	mov.f32 	%f770, %f512;
	mov.f32 	%f779, %f512;
	@%p192 bra 	$L__BB0_124;
// %bb.109:                             // %L889
	mov.f32 	%f626, 0f3F800000;
	mov.f32 	%f627, 0f00000000;
	div.approx.f32 	%f121, %f627, %f626;
	abs.f32 	%f768, %f121;
	setp.lt.f32 	%p193, %f768, 0f40000000;
	@%p193 bra 	$L__BB0_121;
// %bb.110:
	setp.gtu.f32 	%p194, %f768, 0f4B800000;
	@%p194 bra 	$L__BB0_117;
	bra.uni 	$L__BB0_111;
$L__BB0_117:
	mov.b32 	%r67, %f768;
	and.b32  	%r488, %r67, 8388607;
	or.b32  	%r3026, %r488, 1065353216;
	mov.b32 	%f767, %r3026;
	add.s32 	%r489, %r67, -1073741824;
	and.b32  	%r3027, %r489, -8388608;
	setp.eq.s32 	%p200, %r3027, 0;
	@%p200 bra 	$L__BB0_120;
// %bb.118:                             // %__nv_fmaf_rn.exit4.i.i.i2239.preheader
	// begin inline asm
	rcp.approx.ftz.f32 %f636,%f626;
	// end inline asm
$L__BB0_119:                            // %__nv_fmaf_rn.exit4.i.i.i2239
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r490, %r3027, 192937984;
	add.s32 	%r491, %r3026, %r490;
	mov.b32 	%f638, %r491;
	mul.f32 	%f639, %f636, %f638;
	sub.f32 	%f640, %f638, %f639;
	fma.rn.f32 	%f641, %f640, %f636, %f639;
	sub.f32 	%f642, %f638, %f641;
	fma.rz.f32 	%f643, %f642, %f636, %f641;
	cvt.rzi.f32.f32 	%f644, %f643;
	sub.f32 	%f767, %f638, %f644;
	sub.s32 	%r3027, %r3027, %r490;
	mov.b32 	%r3026, %f767;
	setp.ne.s32 	%p201, %r3027, 0;
	setp.ne.s32 	%p202, %r3026, 0;
	and.pred  	%p203, %p201, %p202;
	@%p203 bra 	$L__BB0_119;
$L__BB0_120:                            // %__internal_fmodf_slowpath_mod.exit.i.i2241
	setp.gt.u32 	%p204, %r67, 2139095039;
	selp.f32 	%f645, 0f7FFFFFFF, 0f4B800000, %p204;
	mul.f32 	%f646, %f767, 0f34000000;
	mul.f32 	%f768, %f645, %f646;
	bra.uni 	$L__BB0_121;
$L__BB0_111:                            // %__nv_fast_fdividef.exit.i.i.i2218
	mov.f32 	%f628, 0f40000000;
	div.approx.f32 	%f629, %f768, %f628;
	cvt.rzi.f32.f32 	%f766, %f629;
	fma.rn.f32 	%f124, %f766, 0fC0000000, %f768;
	mov.b32 	%r66, %f124;
	setp.lt.u32 	%p195, %r66, 1073741824;
	@%p195 bra 	$L__BB0_116;
// %bb.112:
	setp.lt.u32 	%p196, %r66, -2147483647;
	@%p196 bra 	$L__BB0_114;
// %bb.113:
	add.f32 	%f634, %f766, 0fBF800000;
	setp.lt.f32 	%p199, %f124, 0fC0000000;
	add.f32 	%f635, %f634, 0fBF800000;
	selp.f32 	%f766, %f635, %f634, %p199;
	bra.uni 	$L__BB0_116;
$L__BB0_114:
	add.f32 	%f766, %f766, 0f3F800000;
	setp.ltu.f32 	%p197, %f124, 0f40800000;
	@%p197 bra 	$L__BB0_116;
// %bb.115:                             // %__nv_fmaf_rn.exit.i.i.i2222
	add.f32 	%f630, %f766, 0f3F800000;
	fma.rn.f32 	%f632, %f628, 0fC0400000, %f124;
	setp.ge.f32 	%p198, %f632, 0f00000000;
	add.f32 	%f633, %f630, 0f3F800000;
	selp.f32 	%f766, %f633, %f630, %p198;
$L__BB0_116:                            // %__internal_fmodf_fastpath_quot.exit.i.i2225
	fma.rn.f32 	%f768, %f766, 0fC0000000, %f768;
$L__BB0_121:                            // %__internal_fmodf_kernel.exit.i2244
	abs.f32 	%f647, %f768;
	setp.gtu.f32 	%p205, %f647, 0f7F800000;
	@%p205 bra 	$L__BB0_123;
// %bb.122:
	mov.b32 	%r492, %f121;
	and.b32  	%r493, %r492, -2147483648;
	mov.b32 	%r494, %f768;
	or.b32  	%r495, %r493, %r494;
	mov.b32 	%f768, %r495;
$L__BB0_123:                            // %__nv_fmodf.exit2245
	add.f32 	%f648, %f768, %f768;
	mov.b32 	%r496, %f648;
	and.b32  	%r497, %r496, -2147483648;
	or.b32  	%r498, %r497, 1056964608;
	mov.b32 	%f649, %r498;
	add.f32 	%f650, %f648, %f649;
	cvt.rzi.f32.f32 	%f651, %f650;
	abs.f32 	%f652, %f648;
	setp.gt.f32 	%p206, %f652, 0f4B000000;
	selp.f32 	%f653, %f648, %f651, %p206;
	cvt.rzi.f32.f32 	%f654, %f648;
	setp.lt.f32 	%p207, %f652, 0f3F000000;
	selp.f32 	%f655, %f654, %f653, %p207;
	cvt.rzi.s32.f32 	%r499, %f655;
	fma.rn.f32 	%f656, %f655, 0fBF000000, %f768;
	mul.f32 	%f657, %f656, %f656;
	fma.rn.f32 	%f658, %f657, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f659, %f657, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f660, %f658, %f657, 0fC0A55DF6;
	fma.rn.f32 	%f661, %f659, %f657, 0f4081E0CF;
	fma.rn.f32 	%f662, %f657, %f656, 0f00000000;
	fma.rn.f32 	%f663, %f661, %f657, 0fC09DE9E6;
	fma.rn.f32 	%f664, %f660, %f662, 0f00000000;
	fma.rn.f32 	%f665, %f663, %f657, 0f3F800000;
	fma.rn.f32 	%f666, %f656, 0f40490FDB, %f664;
	and.b32  	%r500, %r499, 1;
	setp.eq.b32 	%p208, %r500, 1;
	selp.f32 	%f667, %f665, %f666, %p208;
	selp.f32 	%f668, %f666, %f665, %p208;
	and.b32  	%r501, %r499, 2;
	setp.eq.s32 	%p209, %r501, 0;
	neg.f32 	%f669, %f667;
	selp.f32 	%f670, %f667, %f669, %p209;
	add.s32 	%r502, %r499, 1;
	and.b32  	%r503, %r502, 2;
	setp.eq.s32 	%p210, %r503, 0;
	sub.f32 	%f672, %f627, %f668;
	selp.f32 	%f673, %f668, %f672, %p210;
	cvt.rzi.f32.f32 	%f674, %f768;
	setp.eq.f32 	%p211, %f674, %f768;
	mul.f32 	%f675, %f768, 0f00000000;
	selp.f32 	%f779, %f675, %f670, %p211;
	abs.f32 	%f676, %f768;
	setp.gt.f32 	%p212, %f676, 0f4B800000;
	add.f32 	%f677, %f779, 0f3F800000;
	selp.f32 	%f770, %f677, %f673, %p212;
$L__BB0_124:                            // %L928
	and.b32  	%r63, %r164, 1;
	mov.f32 	%f776, %f512;
	mov.f32 	%f781, %f512;
	@%p192 bra 	$L__BB0_140;
// %bb.125:                             // %L931
	cvt.rn.f32.s32 	%f679, %r63;
	mov.f32 	%f680, 0f3F800000;
	div.approx.f32 	%f142, %f679, %f680;
	abs.f32 	%f774, %f142;
	setp.lt.f32 	%p214, %f774, 0f40000000;
	@%p214 bra 	$L__BB0_137;
// %bb.126:
	setp.gtu.f32 	%p215, %f774, 0f4B800000;
	@%p215 bra 	$L__BB0_133;
	bra.uni 	$L__BB0_127;
$L__BB0_133:
	mov.b32 	%r75, %f774;
	and.b32  	%r504, %r75, 8388607;
	or.b32  	%r3028, %r504, 1065353216;
	mov.b32 	%f773, %r3028;
	add.s32 	%r505, %r75, -1073741824;
	and.b32  	%r3029, %r505, -8388608;
	setp.eq.s32 	%p221, %r3029, 0;
	@%p221 bra 	$L__BB0_136;
// %bb.134:                             // %__nv_fmaf_rn.exit4.i.i.i2270.preheader
	// begin inline asm
	rcp.approx.ftz.f32 %f689,%f680;
	// end inline asm
$L__BB0_135:                            // %__nv_fmaf_rn.exit4.i.i.i2270
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r506, %r3029, 192937984;
	add.s32 	%r507, %r3028, %r506;
	mov.b32 	%f691, %r507;
	mul.f32 	%f692, %f689, %f691;
	sub.f32 	%f693, %f691, %f692;
	fma.rn.f32 	%f694, %f693, %f689, %f692;
	sub.f32 	%f695, %f691, %f694;
	fma.rz.f32 	%f696, %f695, %f689, %f694;
	cvt.rzi.f32.f32 	%f697, %f696;
	sub.f32 	%f773, %f691, %f697;
	sub.s32 	%r3029, %r3029, %r506;
	mov.b32 	%r3028, %f773;
	setp.ne.s32 	%p222, %r3029, 0;
	setp.ne.s32 	%p223, %r3028, 0;
	and.pred  	%p224, %p222, %p223;
	@%p224 bra 	$L__BB0_135;
$L__BB0_136:                            // %__internal_fmodf_slowpath_mod.exit.i.i2272
	setp.gt.u32 	%p225, %r75, 2139095039;
	selp.f32 	%f698, 0f7FFFFFFF, 0f4B800000, %p225;
	mul.f32 	%f699, %f773, 0f34000000;
	mul.f32 	%f774, %f698, %f699;
	bra.uni 	$L__BB0_137;
$L__BB0_127:                            // %__nv_fast_fdividef.exit.i.i.i2249
	mov.f32 	%f681, 0f40000000;
	div.approx.f32 	%f682, %f774, %f681;
	cvt.rzi.f32.f32 	%f772, %f682;
	fma.rn.f32 	%f145, %f772, 0fC0000000, %f774;
	mov.b32 	%r74, %f145;
	setp.lt.u32 	%p216, %r74, 1073741824;
	@%p216 bra 	$L__BB0_132;
// %bb.128:
	setp.lt.u32 	%p217, %r74, -2147483647;
	@%p217 bra 	$L__BB0_130;
// %bb.129:
	add.f32 	%f687, %f772, 0fBF800000;
	setp.lt.f32 	%p220, %f145, 0fC0000000;
	add.f32 	%f688, %f687, 0fBF800000;
	selp.f32 	%f772, %f688, %f687, %p220;
	bra.uni 	$L__BB0_132;
$L__BB0_130:
	add.f32 	%f772, %f772, 0f3F800000;
	setp.ltu.f32 	%p218, %f145, 0f40800000;
	@%p218 bra 	$L__BB0_132;
// %bb.131:                             // %__nv_fmaf_rn.exit.i.i.i2253
	add.f32 	%f683, %f772, 0f3F800000;
	fma.rn.f32 	%f685, %f681, 0fC0400000, %f145;
	setp.ge.f32 	%p219, %f685, 0f00000000;
	add.f32 	%f686, %f683, 0f3F800000;
	selp.f32 	%f772, %f686, %f683, %p219;
$L__BB0_132:                            // %__internal_fmodf_fastpath_quot.exit.i.i2256
	fma.rn.f32 	%f774, %f772, 0fC0000000, %f774;
$L__BB0_137:                            // %__internal_fmodf_kernel.exit.i2275
	abs.f32 	%f700, %f774;
	setp.gtu.f32 	%p226, %f700, 0f7F800000;
	@%p226 bra 	$L__BB0_139;
// %bb.138:
	mov.b32 	%r508, %f142;
	and.b32  	%r509, %r508, -2147483648;
	mov.b32 	%r510, %f774;
	or.b32  	%r511, %r509, %r510;
	mov.b32 	%f774, %r511;
$L__BB0_139:                            // %__nv_fmodf.exit2276
	add.f32 	%f701, %f774, %f774;
	mov.b32 	%r512, %f701;
	and.b32  	%r513, %r512, -2147483648;
	or.b32  	%r514, %r513, 1056964608;
	mov.b32 	%f702, %r514;
	add.f32 	%f703, %f701, %f702;
	cvt.rzi.f32.f32 	%f704, %f703;
	abs.f32 	%f705, %f701;
	setp.gt.f32 	%p227, %f705, 0f4B000000;
	selp.f32 	%f706, %f701, %f704, %p227;
	cvt.rzi.f32.f32 	%f707, %f701;
	setp.lt.f32 	%p228, %f705, 0f3F000000;
	selp.f32 	%f708, %f707, %f706, %p228;
	cvt.rzi.s32.f32 	%r515, %f708;
	fma.rn.f32 	%f709, %f708, 0fBF000000, %f774;
	mul.f32 	%f710, %f709, %f709;
	fma.rn.f32 	%f711, %f710, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f712, %f710, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f713, %f711, %f710, 0fC0A55DF6;
	fma.rn.f32 	%f714, %f712, %f710, 0f4081E0CF;
	fma.rn.f32 	%f715, %f710, %f709, 0f00000000;
	fma.rn.f32 	%f716, %f714, %f710, 0fC09DE9E6;
	fma.rn.f32 	%f717, %f713, %f715, 0f00000000;
	fma.rn.f32 	%f718, %f716, %f710, 0f3F800000;
	fma.rn.f32 	%f719, %f709, 0f40490FDB, %f717;
	and.b32  	%r516, %r515, 1;
	setp.eq.b32 	%p229, %r516, 1;
	selp.f32 	%f720, %f718, %f719, %p229;
	selp.f32 	%f721, %f719, %f718, %p229;
	and.b32  	%r517, %r515, 2;
	setp.eq.s32 	%p230, %r517, 0;
	neg.f32 	%f722, %f720;
	selp.f32 	%f723, %f720, %f722, %p230;
	add.s32 	%r518, %r515, 1;
	and.b32  	%r519, %r518, 2;
	setp.eq.s32 	%p231, %r519, 0;
	mov.f32 	%f724, 0f00000000;
	sub.f32 	%f725, %f724, %f721;
	selp.f32 	%f726, %f721, %f725, %p231;
	cvt.rzi.f32.f32 	%f727, %f774;
	setp.eq.f32 	%p232, %f727, %f774;
	mul.f32 	%f728, %f774, 0f00000000;
	selp.f32 	%f781, %f728, %f723, %p232;
	abs.f32 	%f729, %f774;
	setp.gt.f32 	%p233, %f729, 0f4B800000;
	add.f32 	%f730, %f781, 0f3F800000;
	selp.f32 	%f776, %f730, %f726, %p233;
$L__BB0_140:                            // %L965
	mov.f32 	%f165, %f770;
	mov.f32 	%f167, %f776;
	@%p131 bra 	$L__BB0_142;
// %bb.141:                             // %L974
	neg.f32 	%f167, %f781;
	neg.f32 	%f165, %f779;
	mov.f32 	%f779, %f770;
	mov.f32 	%f781, %f776;
$L__BB0_142:                            // %L976
	setp.gt.u32 	%p235, %r306, 15;
	mov.u32 	%r189, 999999999;
	@%p235 bra 	$L__BB0_197;
// %bb.143:                             // %L1006
	ld.param.u64 	%rd1, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_9];
	mad.lo.s32 	%r527, %r306, 6, %r4;
	cvt.u16.u32 	%rs17, %r527;
	and.b16  	%rs18, %rs17, 255;
	mul.lo.s16 	%rs19, %rs18, 171;
	shr.u16 	%rs20, %rs19, 14;
	mul.lo.s16 	%rs21, %rs20, 96;
	sub.s16 	%rs22, %rs17, %rs21;
	cvt.u32.u16 	%r528, %rs22;
	and.b32  	%r529, %r528, 255;
	mul.wide.u32 	%rd54, %r529, 4;
	add.s64 	%rd55, %rd1, %rd54;
	ld.global.u32 	%r530, [%rd55];
	shl.b32 	%r531, %r530, 16;
	cvt.s32.s16 	%r84, %r530;
	shr.s32 	%r85, %r530, 16;
	or.b32  	%r532, %r531, 65535;
	setp.lt.u32 	%p236, %r532, 589823;
	setp.lt.u32 	%p237, %r530, 786432;
	and.pred  	%p238, %p236, %p237;
	@%p238 bra 	$L__BB0_196;
	bra.uni 	$L__BB0_144;
$L__BB0_196:                            // %L1246
	mul.lo.s32 	%r536, %r85, 290;
	mad.lo.s32 	%r189, %r84, 33, %r536;
$L__BB0_197:                            // %pass533
	add.f32 	%f227, %f784, %f784;
	mov.b32 	%r334, %f227;
	add.f32 	%f489, %f788, %f788;
	and.b32  	%r335, %r334, -2147483648;
	add.f32 	%f282, %f734, %f734;
	mov.b32 	%r442, %f489;
	or.b32  	%r336, %r335, 1056964608;
	mov.b32 	%r351, %f282;
	and.b32  	%r443, %r442, -2147483648;
	add.f32 	%f542, %f760, %f760;
	add.f32 	%f595, %f764, %f764;
	mov.b32 	%f228, %r336;
	and.b32  	%r352, %r351, -2147483648;
	or.b32  	%r444, %r443, 1056964608;
	mov.b32 	%r458, %f542;
	mov.b32 	%r480, %f595;
	add.f32 	%f229, %f227, %f228;
	abs.f32 	%f231, %f227;
	or.b32  	%r353, %r352, 1056964608;
	mov.b32 	%f490, %r444;
	and.b32  	%r459, %r458, -2147483648;
	and.b32  	%r481, %r480, -2147483648;
	cvt.rzi.f32.f32 	%f230, %f229;
	setp.gt.f32 	%p39, %f231, 0f4B000000;
	mov.b32 	%f283, %r353;
	add.f32 	%f491, %f489, %f490;
	abs.f32 	%f493, %f489;
	or.b32  	%r460, %r459, 1056964608;
	or.b32  	%r482, %r481, 1056964608;
	selp.f32 	%f232, %f227, %f230, %p39;
	cvt.rzi.f32.f32 	%f233, %f227;
	setp.lt.f32 	%p40, %f231, 0f3F000000;
	add.f32 	%f284, %f282, %f283;
	abs.f32 	%f286, %f282;
	cvt.rzi.f32.f32 	%f492, %f491;
	setp.gt.f32 	%p145, %f493, 0f4B000000;
	mov.b32 	%f543, %r460;
	mov.b32 	%f596, %r482;
	selp.f32 	%f234, %f233, %f232, %p40;
	cvt.rzi.f32.f32 	%f285, %f284;
	setp.gt.f32 	%p59, %f286, 0f4B000000;
	selp.f32 	%f494, %f489, %f492, %p145;
	cvt.rzi.f32.f32 	%f495, %f489;
	setp.lt.f32 	%p146, %f493, 0f3F000000;
	add.f32 	%f544, %f542, %f543;
	abs.f32 	%f546, %f542;
	add.f32 	%f597, %f595, %f596;
	abs.f32 	%f599, %f595;
	fma.rn.f32 	%f235, %f234, 0fBF000000, %f784;
	selp.f32 	%f287, %f282, %f285, %p59;
	cvt.rzi.f32.f32 	%f288, %f282;
	setp.lt.f32 	%p60, %f286, 0f3F000000;
	selp.f32 	%f496, %f495, %f494, %p146;
	cvt.rzi.f32.f32 	%f545, %f544;
	setp.gt.f32 	%p165, %f546, 0f4B000000;
	cvt.rzi.f32.f32 	%f598, %f597;
	setp.gt.f32 	%p185, %f599, 0f4B000000;
	mul.f32 	%f236, %f235, %f235;
	selp.f32 	%f289, %f288, %f287, %p60;
	fma.rn.f32 	%f497, %f496, 0fBF000000, %f788;
	selp.f32 	%f547, %f542, %f545, %p165;
	cvt.rzi.f32.f32 	%f548, %f542;
	setp.lt.f32 	%p166, %f546, 0f3F000000;
	selp.f32 	%f600, %f595, %f598, %p185;
	cvt.rzi.f32.f32 	%f601, %f595;
	setp.lt.f32 	%p186, %f599, 0f3F000000;
	fma.rn.f32 	%f237, %f236, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f238, %f236, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f290, %f289, 0fBF000000, %f734;
	mul.f32 	%f498, %f497, %f497;
	selp.f32 	%f549, %f548, %f547, %p166;
	selp.f32 	%f602, %f601, %f600, %p186;
	cvt.rzi.s32.f32 	%r337, %f234;
	fma.rn.f32 	%f239, %f237, %f236, 0fC0A55DF6;
	fma.rn.f32 	%f240, %f238, %f236, 0f4081E0CF;
	fma.rn.f32 	%f241, %f236, %f235, 0f00000000;
	mul.f32 	%f291, %f290, %f290;
	fma.rn.f32 	%f499, %f498, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f500, %f498, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f550, %f549, 0fBF000000, %f760;
	fma.rn.f32 	%f603, %f602, 0fBF000000, %f764;
	fma.rn.f32 	%f242, %f240, %f236, 0fC09DE9E6;
	fma.rn.f32 	%f243, %f239, %f241, 0f00000000;
	and.b32  	%r338, %r337, 1;
	fma.rn.f32 	%f292, %f291, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f293, %f291, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r445, %f496;
	fma.rn.f32 	%f501, %f499, %f498, 0fC0A55DF6;
	fma.rn.f32 	%f502, %f500, %f498, 0f4081E0CF;
	fma.rn.f32 	%f503, %f498, %f497, 0f00000000;
	mul.f32 	%f551, %f550, %f550;
	mul.f32 	%f604, %f603, %f603;
	fma.rn.f32 	%f244, %f242, %f236, 0f3F800000;
	fma.rn.f32 	%f245, %f235, 0f40490FDB, %f243;
	setp.eq.b32 	%p41, %r338, 1;
	cvt.rzi.s32.f32 	%r354, %f289;
	fma.rn.f32 	%f294, %f292, %f291, 0fC0A55DF6;
	fma.rn.f32 	%f295, %f293, %f291, 0f4081E0CF;
	fma.rn.f32 	%f296, %f291, %f290, 0f00000000;
	fma.rn.f32 	%f504, %f502, %f498, 0fC09DE9E6;
	fma.rn.f32 	%f505, %f501, %f503, 0f00000000;
	and.b32  	%r446, %r445, 1;
	fma.rn.f32 	%f552, %f551, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f553, %f551, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f605, %f604, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f606, %f604, 0f3E684E12, 0fBFAAD2E0;
	selp.f32 	%f246, %f244, %f245, %p41;
	and.b32  	%r339, %r337, 2;
	fma.rn.f32 	%f297, %f295, %f291, 0fC09DE9E6;
	fma.rn.f32 	%f298, %f294, %f296, 0f00000000;
	and.b32  	%r355, %r354, 1;
	fma.rn.f32 	%f506, %f504, %f498, 0f3F800000;
	fma.rn.f32 	%f507, %f497, 0f40490FDB, %f505;
	setp.eq.b32 	%p147, %r446, 1;
	cvt.rzi.s32.f32 	%r461, %f549;
	fma.rn.f32 	%f554, %f552, %f551, 0fC0A55DF6;
	fma.rn.f32 	%f555, %f553, %f551, 0f4081E0CF;
	fma.rn.f32 	%f556, %f551, %f550, 0f00000000;
	cvt.rzi.s32.f32 	%r483, %f602;
	fma.rn.f32 	%f607, %f605, %f604, 0fC0A55DF6;
	fma.rn.f32 	%f608, %f606, %f604, 0f4081E0CF;
	fma.rn.f32 	%f609, %f604, %f603, 0f00000000;
	setp.eq.s32 	%p42, %r339, 0;
	neg.f32 	%f248, %f246;
	add.s32 	%r340, %r337, 1;
	cvt.rzi.f32.f32 	%f253, %f784;
	fma.rn.f32 	%f299, %f297, %f291, 0f3F800000;
	fma.rn.f32 	%f300, %f290, 0f40490FDB, %f298;
	setp.eq.b32 	%p61, %r355, 1;
	selp.f32 	%f508, %f506, %f507, %p147;
	and.b32  	%r447, %r445, 2;
	fma.rn.f32 	%f557, %f555, %f551, 0fC09DE9E6;
	fma.rn.f32 	%f558, %f554, %f556, 0f00000000;
	and.b32  	%r462, %r461, 1;
	fma.rn.f32 	%f610, %f608, %f604, 0fC09DE9E6;
	fma.rn.f32 	%f611, %f607, %f609, 0f00000000;
	and.b32  	%r484, %r483, 1;
	selp.f32 	%f247, %f245, %f244, %p41;
	selp.f32 	%f249, %f246, %f248, %p42;
	and.b32  	%r341, %r340, 2;
	setp.eq.f32 	%p44, %f253, %f784;
	mul.f32 	%f254, %f784, 0f00000000;
	selp.f32 	%f301, %f299, %f300, %p61;
	and.b32  	%r356, %r354, 2;
	setp.eq.s32 	%p148, %r447, 0;
	neg.f32 	%f510, %f508;
	add.s32 	%r448, %r445, 1;
	cvt.rzi.f32.f32 	%f515, %f788;
	fma.rn.f32 	%f559, %f557, %f551, 0f3F800000;
	fma.rn.f32 	%f560, %f550, 0f40490FDB, %f558;
	setp.eq.b32 	%p167, %r462, 1;
	fma.rn.f32 	%f612, %f610, %f604, 0f3F800000;
	fma.rn.f32 	%f613, %f603, 0f40490FDB, %f611;
	setp.eq.b32 	%p187, %r484, 1;
	setp.eq.s32 	%p43, %r341, 0;
	sub.f32 	%f251, %f250, %f247;
	selp.f32 	%f255, %f254, %f249, %p44;
	abs.f32 	%f256, %f784;
	setp.eq.s32 	%p62, %r356, 0;
	neg.f32 	%f303, %f301;
	add.s32 	%r357, %r354, 1;
	cvt.rzi.f32.f32 	%f307, %f734;
	selp.f32 	%f509, %f507, %f506, %p147;
	selp.f32 	%f511, %f508, %f510, %p148;
	and.b32  	%r449, %r448, 2;
	setp.eq.f32 	%p150, %f515, %f788;
	mul.f32 	%f516, %f788, 0f00000000;
	selp.f32 	%f561, %f559, %f560, %p167;
	and.b32  	%r463, %r461, 2;
	selp.f32 	%f614, %f612, %f613, %p187;
	and.b32  	%r485, %r483, 2;
	selp.f32 	%f252, %f247, %f251, %p43;
	setp.gt.f32 	%p45, %f256, 0f4B800000;
	add.f32 	%f257, %f255, 0f3F800000;
	selp.f32 	%f302, %f300, %f299, %p61;
	selp.f32 	%f304, %f301, %f303, %p62;
	and.b32  	%r358, %r357, 2;
	setp.eq.f32 	%p64, %f307, %f734;
	mul.f32 	%f308, %f734, 0f00000000;
	setp.eq.s32 	%p149, %r449, 0;
	sub.f32 	%f513, %f512, %f509;
	selp.f32 	%f517, %f516, %f511, %p150;
	abs.f32 	%f518, %f788;
	setp.eq.s32 	%p168, %r463, 0;
	neg.f32 	%f563, %f561;
	add.s32 	%r464, %r461, 1;
	cvt.rzi.f32.f32 	%f568, %f760;
	setp.eq.s32 	%p188, %r485, 0;
	neg.f32 	%f616, %f614;
	add.s32 	%r486, %r483, 1;
	cvt.rzi.f32.f32 	%f620, %f764;
	selp.f32 	%f258, %f257, %f252, %p45;
	setp.eq.s32 	%p63, %r358, 0;
	sub.f32 	%f305, %f250, %f302;
	selp.f32 	%f16, %f308, %f304, %p64;
	abs.f32 	%f309, %f734;
	selp.f32 	%f514, %f509, %f513, %p149;
	setp.gt.f32 	%p151, %f518, 0f4B800000;
	add.f32 	%f519, %f517, 0f3F800000;
	selp.f32 	%f562, %f560, %f559, %p167;
	selp.f32 	%f564, %f561, %f563, %p168;
	and.b32  	%r465, %r464, 2;
	setp.eq.f32 	%p170, %f568, %f760;
	mul.f32 	%f569, %f760, 0f00000000;
	selp.f32 	%f615, %f613, %f612, %p187;
	selp.f32 	%f617, %f614, %f616, %p188;
	and.b32  	%r487, %r486, 2;
	setp.eq.f32 	%p190, %f620, %f764;
	mul.f32 	%f621, %f764, 0f00000000;
	mov.b32 	%r330, %f258;
	mov.b32 	%r333, %f255;
	selp.f32 	%f306, %f302, %f305, %p63;
	setp.gt.f32 	%p65, %f309, 0f4B800000;
	add.f32 	%f310, %f16, 0f3F800000;
	selp.f32 	%f520, %f519, %f514, %p151;
	setp.eq.s32 	%p169, %r465, 0;
	sub.f32 	%f566, %f512, %f562;
	selp.f32 	%f102, %f569, %f564, %p170;
	abs.f32 	%f570, %f760;
	setp.eq.s32 	%p189, %r487, 0;
	sub.f32 	%f618, %f512, %f615;
	selp.f32 	%f622, %f621, %f617, %p190;
	abs.f32 	%f623, %f764;
	ld.param.u64 	%rd2, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_10];
	ld.param.u64 	%rd3, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_11];
	ld.param.u64 	%rd4, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_12];
	xor.b32  	%r329, %r333, -2147483648;
	selp.f32 	%f17, %f310, %f306, %p65;
	mov.b32 	%r438, %f520;
	mov.b32 	%r441, %f517;
	selp.f32 	%f567, %f562, %f566, %p169;
	setp.gt.f32 	%p171, %f570, 0f4B800000;
	add.f32 	%f571, %f102, 0f3F800000;
	selp.f32 	%f619, %f615, %f618, %p189;
	setp.gt.f32 	%p191, %f623, 0f4B800000;
	add.f32 	%f624, %f622, 0f3F800000;
	// begin inline asm
	cvt.rn.f16x2.f32 %r328, %r330, %r329;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r331, %r333, %r330;
	// end inline asm
	mov.b32 	%r381, %f17;
	mov.b32 	%r382, %f37;
	mov.b32 	%r384, %f16;
	mov.b32 	%r385, %f38;
	mov.b32 	%r425, %f83;
	mov.b32 	%r426, %f85;
	mov.b32 	%r428, %f755;
	mov.b32 	%r429, %f757;
	xor.b32  	%r437, %r441, -2147483648;
	selp.f32 	%f103, %f571, %f567, %p171;
	selp.f32 	%f625, %f624, %f619, %p191;
	// begin inline asm
	cvt.rn.f16x2.f32 %r380, %r382, %r381;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r383, %r385, %r384;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r424, %r426, %r425;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r427, %r429, %r428;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r436, %r438, %r437;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r439, %r441, %r438;
	// end inline asm
	mov.b32 	%r476, %f625;
	mov.b32 	%r475, %f103;
	mov.b32 	%r479, %f622;
	mov.b32 	%r478, %f102;
	// begin inline asm
	cvt.rn.f16x2.f32 %r474, %r476, %r475;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r477, %r479, %r478;
	// end inline asm
	mov.b32 	%r521, %f165;
	mov.b32 	%r522, %f167;
	// begin inline asm
	cvt.rn.f16x2.f32 %r520, %r522, %r521;
	// end inline asm
	mov.b32 	%r524, %f779;
	mov.b32 	%r525, %f781;
	// begin inline asm
	cvt.rn.f16x2.f32 %r523, %r525, %r524;
	// end inline asm
	mul.lo.s32 	%r538, %r163, 24;
	shl.b32 	%r539, %r4, 1;
	and.b32  	%r540, %r539, 2;
	shr.u32 	%r541, %r306, 3;
	and.b32  	%r542, %r541, 2;
	or.b32  	%r190, %r63, %r542;
	cvt.u16.u32 	%rs25, %r190;
	mul.lo.s16 	%rs26, %rs25, 171;
	shr.u16 	%rs27, %rs26, 9;
	mul.lo.s16 	%rs28, %rs27, 3;
	sub.s16 	%rs29, %rs25, %rs28;
	cvt.u32.u16 	%r543, %rs29;
	and.b32  	%r544, %r543, 255;
	and.b16  	%rs30, %rs29, 255;
	mul.wide.u16 	%r545, %rs30, 8;
	bfe.u32 	%r546, %r306, 3, 1;
	or.b32  	%r547, %r540, %r546;
	and.b32  	%r548, %r2, 127;
	mul.lo.s32 	%r549, %r548, 192;
	add.s32 	%r550, %r549, %r538;
	or.b32  	%r551, %r550, %r547;
	add.s32 	%r552, %r551, %r545;
	mul.wide.u32 	%rd61, %r552, 4;
	add.s64 	%rd62, %rd2, %rd61;
	ld.global.u32 	%r191, [%rd62];
	or.b32  	%r553, %r547, %r538;
	cvt.u64.u32 	%rd63, %r545;
	cvt.u64.u32 	%rd64, %r549;
	cvt.u64.u32 	%rd65, %r553;
	add.s64 	%rd66, %rd65, %rd64;
	add.s64 	%rd67, %rd66, %rd63;
	shl.b64 	%rd68, %rd67, 2;
	add.s64 	%rd69, %rd2, %rd68;
	ld.global.u32 	%r192, [%rd69+16];
	cvt.u64.u32 	%rd70, %r547;
	cvt.u64.u32 	%rd71, %r538;
	add.s64 	%rd72, %rd71, %rd64;
	or.b64  	%rd73, %rd72, %rd70;
	add.s64 	%rd74, %rd73, %rd63;
	shl.b64 	%rd75, %rd74, 2;
	add.s64 	%rd76, %rd2, %rd75;
	ld.global.u32 	%r193, [%rd76+384];
	cvt.u64.u32 	%rd77, %r540;
	cvt.u64.u32 	%rd78, %r546;
	or.b64  	%rd79, %rd72, %rd78;
	or.b64  	%rd80, %rd79, %rd77;
	add.s64 	%rd81, %rd80, %rd63;
	shl.b64 	%rd82, %rd81, 2;
	add.s64 	%rd83, %rd2, %rd82;
	ld.global.u32 	%r194, [%rd83+400];
	shl.b32 	%r554, %r306, 2;
	shl.b32 	%r555, %r4, 2;
	and.b32  	%r556, %r554, 28;
	or.b32  	%r195, %r555, %r541;
	add.s32 	%r557, %r2, %r301;
	shl.b32 	%r558, %r557, 5;
	or.b32  	%r196, %r556, %r558;
	and.b32  	%r197, %r306, 4;
	bfe.s32 	%r559, %r306, 2, 1;
	and.b32  	%r560, %r176, 8;
	shl.b32 	%r561, %r306, 4;
	or.b32  	%r562, %r560, %r561;
	bfe.u32 	%r563, %r562, 3, 3;
	mul.lo.s32 	%r198, %r563, 260;
	cvt.u16.u32 	%rs31, %r306;
	and.b16  	%rs32, %rs31, 255;
	mul.lo.s16 	%rs33, %rs32, 171;
	shr.u16 	%rs34, %rs33, 12;
	mul.lo.s16 	%rs35, %rs34, 24;
	sub.s16 	%rs36, %rs31, %rs35;
	cvt.u32.u16 	%r564, %rs36;
	and.b32  	%r199, %r564, 255;
	add.s32 	%r565, %r4, 6;
	shr.u32 	%r566, %r565, 3;
	add.s32 	%r567, %r5, 192;
	and.b32  	%r568, %r567, 224;
	mad.lo.s32 	%r200, %r566, 260, %r568;
	add.s32 	%r569, %r4, 12;
	shr.u32 	%r570, %r569, 3;
	add.s32 	%r571, %r5, 128;
	and.b32  	%r572, %r571, 224;
	mad.lo.s32 	%r201, %r570, 260, %r572;
	add.s32 	%r573, %r4, 18;
	shr.u32 	%r574, %r573, 3;
	add.s32 	%r575, %r5, 64;
	and.b32  	%r576, %r575, 224;
	mad.lo.s32 	%r202, %r574, 260, %r576;
	or.b32  	%r203, %r5, 780;
	add.s32 	%r577, %r4, 30;
	shr.u32 	%r578, %r577, 3;
	mad.lo.s32 	%r204, %r578, 260, %r568;
	add.s32 	%r579, %r4, 36;
	shr.u32 	%r580, %r579, 3;
	mad.lo.s32 	%r205, %r580, 260, %r572;
	add.s32 	%r581, %r4, 42;
	shr.u32 	%r582, %r581, 3;
	mad.lo.s32 	%r206, %r582, 260, %r576;
	or.b32  	%r207, %r5, 1560;
	add.s32 	%r583, %r4, 54;
	shr.u32 	%r584, %r583, 3;
	mad.lo.s32 	%r208, %r584, 260, %r568;
	add.s32 	%r585, %r4, 60;
	bfe.u32 	%r586, %r585, 3, 3;
	mad.lo.s32 	%r209, %r586, 260, %r572;
	mul.lo.s32 	%r587, %r163, 870;
	shr.u32 	%r588, %r4, 1;
	cvt.u16.u32 	%rs37, %r588;
	and.b16  	%rs38, %rs37, 255;
	mul.lo.s16 	%rs39, %rs38, 171;
	shr.u16 	%rs40, %rs39, 9;
	mul.lo.s16 	%rs41, %rs40, 3;
	sub.s16 	%rs42, %rs37, %rs41;
	cvt.u32.u16 	%r589, %rs42;
	and.b32  	%r210, %r589, 255;
	mad.lo.s32 	%r590, %r547, 33, %r587;
	mad.lo.s32 	%r211, %r544, 290, %r590;
	add.s32 	%r212, %r211, 132;
	setp.lt.u32 	%p240, %r306, 4;
	setp.eq.s32 	%p241, %r164, 1;
	setp.eq.s32 	%p242, %r164, 4;
	setp.eq.s32 	%p243, %r164, 5;
	setp.eq.s32 	%p244, %r64, 0;
	selp.b32 	%r591, 0, 784, %p244;
	bfe.s32 	%r592, %r306, 3, 1;
	and.b32  	%r593, %r592, 98;
	or.b32  	%r213, %r540, %r65;
	selp.b32 	%r214, 0, 392, %p131;
	and.b32  	%r215, %r559, 196;
	or.b32  	%r216, %r593, %r591;
	add.s32 	%r594, %r216, %r213;
	add.s32 	%r595, %r594, %r214;
	add.s32 	%r217, %r595, %r215;
	add.s32 	%r596, %r216, 1576;
	add.s32 	%r597, %r596, %r213;
	add.s32 	%r598, %r597, %r214;
	add.s32 	%r218, %r598, %r215;
	or.b32  	%r599, %r213, 4;
	add.s32 	%r600, %r216, %r599;
	add.s32 	%r601, %r600, %r214;
	add.s32 	%r219, %r601, %r215;
	add.s32 	%r602, %r596, %r599;
	add.s32 	%r603, %r602, %r214;
	add.s32 	%r220, %r603, %r215;
	add.s32 	%r604, %r216, 1584;
	add.s32 	%r605, %r604, %r213;
	add.s32 	%r606, %r605, %r214;
	add.s32 	%r221, %r606, %r215;
	add.s32 	%r222, %r219, 8;
	add.s32 	%r607, %r604, %r599;
	add.s32 	%r608, %r607, %r214;
	add.s32 	%r223, %r608, %r215;
	mul.lo.s32 	%r609, %r65, 784;
	and.b32  	%r610, %r176, 6;
	shr.u32 	%r611, %r4, 2;
	and.b32  	%r612, %r4, 1;
	neg.s32 	%r613, %r612;
	and.b32  	%r614, %r613, 392;
	bfe.s32 	%r615, %r4, 1, 1;
	and.b32  	%r616, %r615, 196;
	and.b32  	%r617, %r592, 1576;
	or.b32  	%r618, %r610, %r609;
	mad.lo.s32 	%r619, %r611, 98, %r618;
	or.b32  	%r620, %r619, %r63;
	add.s32 	%r621, %r620, %r614;
	add.s32 	%r622, %r621, %r616;
	add.s32 	%r224, %r622, %r617;
	add.s32 	%r225, %r224, 8;
	mul.lo.s32 	%r623, %r299, 786432;
	mad.lo.s32 	%r624, %r303, 192, %r623;
	cvt.u16.u32 	%rs43, %r195;
	and.b16  	%rs44, %rs43, 255;
	mul.lo.s16 	%rs45, %rs44, 171;
	shr.u16 	%rs46, %rs45, 9;
	and.b16  	%rs47, %rs46, 24;
	add.s16 	%rs48, %rs43, %rs47;
	shl.b16 	%rs49, %rs48, 3;
	cvt.u32.u16 	%r625, %rs49;
	and.b32  	%r626, %r625, 248;
	and.b32  	%r627, %r306, 7;
	or.b32  	%r628, %r627, %r3;
	add.s32 	%r226, %r628, %r626;
	cvt.s64.s32 	%rd23, %r624;
	add.s32 	%r629, %r211, %r210;
	mul.wide.u32 	%rd84, %r629, 4;
	mov.u64 	%rd85, shmem;
	add.s64 	%rd24, %rd85, %rd84;
	add.s32 	%r630, %r212, %r210;
	mul.wide.u32 	%rd86, %r630, 4;
	add.s64 	%rd25, %rd85, %rd86;
	cvt.u64.u32 	%rd87, %r211;
	cvt.u64.u16 	%rd88, %rs42;
	and.b64  	%rd89, %rd88, 255;
	add.s64 	%rd90, %rd87, %rd89;
	shl.b64 	%rd91, %rd90, 2;
	add.s64 	%rd26, %rd85, %rd91;
	cvt.u64.u32 	%rd92, %r212;
	add.s64 	%rd93, %rd92, %rd89;
	shl.b64 	%rd94, %rd93, 2;
	add.s64 	%rd27, %rd85, %rd94;
	or.pred  	%p245, %p240, %p241;
	and.b32  	%r631, %r306, 24;
	setp.eq.s32 	%p246, %r631, 8;
	or.pred  	%p247, %p245, %p246;
	or.pred  	%p248, %p247, %p242;
	setp.eq.s32 	%p249, %r631, 24;
	or.pred  	%p250, %p243, %p249;
	selp.b32 	%r227, 1145324612, -286331154, %p247;
	or.pred  	%p1, %p248, %p250;
	selp.b32 	%r228, 1145324612, -286331154, %p245;
	add.s32 	%r632, %r164, -1;
	setp.lt.u32 	%p251, %r632, 3;
	or.pred  	%p2, %p240, %p251;
	setp.eq.s32 	%p252, %r631, 16;
	or.pred  	%p3, %p252, %p249;
	selp.b32 	%r229, 1145324612, -286331154, %p252;
	and.b16  	%rs9, %rs42, 255;
	or.b16  	%rs10, %rs9, 24;
	mov.u32 	%r87, 0;
	mov.u16 	%rs2, 5;
	mov.u16 	%rs1, 29;
	selp.b32 	%r131, %r228, %r229, %p2;
	or.pred  	%p284, %p2, %p3;
	mov.u32 	%r107, %r87;
	mov.u32 	%r108, %r87;
	mov.u32 	%r109, %r87;
	bra.uni 	$L__BB0_198;
$L__BB0_169:                            // %L40300
                                        //   in Loop: Header=BB0_198 Depth=1
	add.s32 	%r162, %r87, 48;
	add.s16 	%rs2, %rs2, 48;
	add.s16 	%rs1, %rs1, 48;
	setp.ne.s32 	%p300, %r87, 32688;
	mov.u32 	%r87, %r162;
	@%p300 bra 	$L__BB0_198;
	bra.uni 	$L__BB0_170;
$L__BB0_198:                            // %L1929
                                        // =>This Loop Header: Depth=1
                                        //     Child Loop BB0_162 Depth 2
                                        //     Child Loop BB0_166 Depth 2
	add.s32 	%r633, %r87, %r297;
	setp.lt.s32 	%p253, %r633, %r298;
	@%p253 bra 	$L__BB0_199;
	bra.uni 	$L__BB0_170;
$L__BB0_199:                            // %oksrem906
                                        //   in Loop: Header=BB0_198 Depth=1
	setp.eq.s32 	%p254, %r197, 0;
	mul.hi.u32 	%r730, %r87, -1431655765;
	shr.u32 	%r731, %r730, 5;
	mul.lo.s32 	%r230, %r731, 48;
	add.s32 	%r732, %r230, %r195;
	add.s32 	%r733, %r732, %r297;
	mad.lo.s32 	%r734, %r733, 12288, %r196;
	mul.hi.s32 	%r735, %r734, 715827883;
	shr.u32 	%r736, %r735, 31;
	shr.s32 	%r737, %r735, 26;
	add.s32 	%r738, %r737, %r736;
	setp.lt.s32 	%p255, %r734, 0;
	mul.lo.s32 	%r739, %r738, 402653184;
	setp.ne.s32 	%p256, %r739, %r734;
	and.pred  	%p257, %p255, %p256;
	selp.s32 	%r740, -1, 0, %p257;
	add.s32 	%r741, %r738, %r740;
	mad.lo.s32 	%r742, %r741, -402653184, %r734;
	mul.wide.s32 	%rd95, %r742, 4;
	add.s64 	%rd96, %rd3, %rd95;
	ld.global.v4.u32 	{%r743, %r744, %r745, %r746}, [%rd96];
	add.s32 	%r747, %r733, 24;
	mad.lo.s32 	%r748, %r747, 12288, %r196;
	mul.hi.s32 	%r749, %r748, 715827883;
	shr.u32 	%r750, %r749, 31;
	shr.s32 	%r751, %r749, 26;
	add.s32 	%r752, %r751, %r750;
	setp.lt.s32 	%p258, %r748, 0;
	mul.lo.s32 	%r753, %r752, 402653184;
	setp.ne.s32 	%p259, %r753, %r748;
	and.pred  	%p260, %p258, %p259;
	selp.s32 	%r754, -1, 0, %p260;
	add.s32 	%r755, %r752, %r754;
	mad.lo.s32 	%r756, %r755, -402653184, %r748;
	mul.wide.s32 	%rd97, %r756, 4;
	add.s64 	%rd98, %rd3, %rd97;
	ld.global.v4.u32 	{%r757, %r758, %r759, %r760}, [%rd98];
	selp.b32 	%r761, %r745, %r743, %p254;
	shfl.sync.bfly.b32	%r762, %r761, 4, 31, -1;
	selp.b32 	%r636, %r743, %r762, %p254;
	selp.b32 	%r641, %r762, %r745, %p254;
	selp.b32 	%r763, %r746, %r744, %p254;
	shfl.sync.bfly.b32	%r764, %r763, 4, 31, -1;
	selp.b32 	%r644, %r744, %r764, %p254;
	selp.b32 	%r649, %r764, %r746, %p254;
	selp.b32 	%r765, %r759, %r757, %p254;
	shfl.sync.bfly.b32	%r766, %r765, 4, 31, -1;
	selp.b32 	%r652, %r757, %r766, %p254;
	selp.b32 	%r657, %r766, %r759, %p254;
	selp.b32 	%r767, %r760, %r758, %p254;
	shfl.sync.bfly.b32	%r768, %r767, 4, 31, -1;
	selp.b32 	%r660, %r758, %r768, %p254;
	selp.b32 	%r665, %r768, %r760, %p254;
	shl.b32 	%r637, %r641, 4;
	mov.u32 	%r635, 252645135;
	// begin inline asm
	lop3.b32 %r667, %r635, %r636, %r637, 202;
	// end inline asm
	shr.u32 	%r640, %r636, 4;
	// begin inline asm
	lop3.b32 %r683, %r635, %r640, %r641, 202;
	// end inline asm
	shl.b32 	%r645, %r649, 4;
	// begin inline asm
	lop3.b32 %r675, %r635, %r644, %r645, 202;
	// end inline asm
	shr.u32 	%r648, %r644, 4;
	// begin inline asm
	lop3.b32 %r691, %r635, %r648, %r649, 202;
	// end inline asm
	shl.b32 	%r653, %r657, 4;
	// begin inline asm
	lop3.b32 %r668, %r635, %r652, %r653, 202;
	// end inline asm
	shr.u32 	%r656, %r652, 4;
	// begin inline asm
	lop3.b32 %r684, %r635, %r656, %r657, 202;
	// end inline asm
	shl.b32 	%r661, %r665, 4;
	// begin inline asm
	lop3.b32 %r676, %r635, %r660, %r661, 202;
	// end inline asm
	shr.u32 	%r664, %r660, 4;
	// begin inline asm
	lop3.b32 %r692, %r635, %r664, %r665, 202;
	// end inline asm
	mov.u32 	%r669, 25152;
	// begin inline asm
	prmt.b32 %r699, %r667, %r668, %r669;
	// end inline asm
	mov.u32 	%r673, 29521;
	// begin inline asm
	prmt.b32 %r715, %r667, %r668, %r673;
	// end inline asm
	// begin inline asm
	prmt.b32 %r707, %r675, %r676, %r669;
	// end inline asm
	// begin inline asm
	prmt.b32 %r723, %r675, %r676, %r673;
	// end inline asm
	// begin inline asm
	prmt.b32 %r700, %r683, %r684, %r669;
	// end inline asm
	// begin inline asm
	prmt.b32 %r716, %r683, %r684, %r673;
	// end inline asm
	// begin inline asm
	prmt.b32 %r708, %r691, %r692, %r669;
	// end inline asm
	// begin inline asm
	prmt.b32 %r724, %r691, %r692, %r673;
	// end inline asm
	mov.u32 	%r725, 21520;
	// begin inline asm
	prmt.b32 %r698, %r699, %r700, %r725;
	// end inline asm
	mov.u32 	%r729, 30258;
	// begin inline asm
	prmt.b32 %r702, %r699, %r700, %r729;
	// end inline asm
	// begin inline asm
	prmt.b32 %r706, %r707, %r708, %r725;
	// end inline asm
	// begin inline asm
	prmt.b32 %r710, %r707, %r708, %r729;
	// end inline asm
	// begin inline asm
	prmt.b32 %r714, %r715, %r716, %r725;
	// end inline asm
	// begin inline asm
	prmt.b32 %r718, %r715, %r716, %r729;
	// end inline asm
	// begin inline asm
	prmt.b32 %r722, %r723, %r724, %r725;
	// end inline asm
	// begin inline asm
	prmt.b32 %r726, %r723, %r724, %r729;
	// end inline asm
	cvt.u16.u32 	%rs50, %r732;
	mul.hi.s16 	%rs51, %rs50, 10923;
	shr.u16 	%rs52, %rs51, 15;
	shr.s16 	%rs53, %rs51, 2;
	add.s16 	%rs54, %rs53, %rs52;
	mul.lo.s16 	%rs55, %rs54, 24;
	sub.s16 	%rs56, %rs50, %rs55;
	cvt.s32.s16 	%r769, %rs56;
	add.s32 	%r770, %r198, %r769;
	mul.wide.s32 	%rd99, %r770, 4;
	add.s64 	%rd101, %rd85, %rd99;
	st.shared.u32 	[%rd101], %r698;
	add.s32 	%r771, %r770, 128;
	mul.wide.u32 	%rd102, %r771, 4;
	add.s64 	%rd103, %rd85, %rd102;
	st.shared.u32 	[%rd103], %r706;
	add.s32 	%r772, %r770, 64;
	mul.wide.u32 	%rd104, %r772, 4;
	add.s64 	%rd105, %rd85, %rd104;
	st.shared.u32 	[%rd105], %r702;
	add.s32 	%r773, %r770, 192;
	mul.wide.u32 	%rd106, %r773, 4;
	add.s64 	%rd107, %rd85, %rd106;
	st.shared.u32 	[%rd107], %r710;
	add.s32 	%r774, %r770, 32;
	mul.wide.u32 	%rd108, %r774, 4;
	add.s64 	%rd109, %rd85, %rd108;
	st.shared.u32 	[%rd109], %r714;
	add.s32 	%r775, %r770, 160;
	mul.wide.u32 	%rd110, %r775, 4;
	add.s64 	%rd111, %rd85, %rd110;
	st.shared.u32 	[%rd111], %r722;
	add.s32 	%r776, %r770, 96;
	mul.wide.u32 	%rd112, %r776, 4;
	add.s64 	%rd113, %rd85, %rd112;
	st.shared.u32 	[%rd113], %r718;
	add.s32 	%r777, %r770, 224;
	mul.wide.u32 	%rd114, %r777, 4;
	add.s64 	%rd115, %rd85, %rd114;
	st.shared.u32 	[%rd115], %r726;
	bar.sync 	0;
	add.s32 	%r778, %r230, %r199;
	cvt.u16.u32 	%rs57, %r778;
	mul.hi.s16 	%rs58, %rs57, 10923;
	shr.u16 	%rs59, %rs58, 15;
	shr.s16 	%rs60, %rs58, 2;
	add.s16 	%rs61, %rs60, %rs59;
	mul.lo.s16 	%rs62, %rs61, 24;
	sub.s16 	%rs63, %rs57, %rs62;
	cvt.s32.s16 	%r231, %rs63;
	add.s32 	%r779, %r5, %r231;
	mul.wide.s32 	%rd116, %r779, 4;
	add.s64 	%rd117, %rd85, %rd116;
	ld.shared.u32 	%r232, [%rd117];
	add.s32 	%r780, %r200, %r231;
	mul.wide.s32 	%rd118, %r780, 4;
	add.s64 	%rd119, %rd85, %rd118;
	ld.shared.u32 	%r233, [%rd119];
	add.s32 	%r781, %r201, %r231;
	mul.wide.u32 	%rd120, %r781, 4;
	add.s64 	%rd121, %rd85, %rd120;
	ld.shared.u32 	%r234, [%rd121];
	add.s32 	%r782, %r202, %r231;
	mul.wide.u32 	%rd122, %r782, 4;
	add.s64 	%rd123, %rd85, %rd122;
	ld.shared.u32 	%r235, [%rd123];
	add.s32 	%r783, %r203, %r231;
	mul.wide.u32 	%rd124, %r783, 4;
	add.s64 	%rd125, %rd85, %rd124;
	ld.shared.u32 	%r236, [%rd125];
	add.s32 	%r784, %r204, %r231;
	mul.wide.u32 	%rd126, %r784, 4;
	add.s64 	%rd127, %rd85, %rd126;
	ld.shared.u32 	%r237, [%rd127];
	add.s32 	%r785, %r205, %r231;
	mul.wide.u32 	%rd128, %r785, 4;
	add.s64 	%rd129, %rd85, %rd128;
	ld.shared.u32 	%r238, [%rd129];
	add.s32 	%r786, %r206, %r231;
	mul.wide.u32 	%rd130, %r786, 4;
	add.s64 	%rd131, %rd85, %rd130;
	ld.shared.u32 	%r239, [%rd131];
	add.s32 	%r787, %r207, %r231;
	mul.wide.u32 	%rd132, %r787, 4;
	add.s64 	%rd133, %rd85, %rd132;
	ld.shared.u32 	%r240, [%rd133];
	add.s32 	%r788, %r208, %r231;
	mul.wide.u32 	%rd134, %r788, 4;
	add.s64 	%rd135, %rd85, %rd134;
	ld.shared.u32 	%r241, [%rd135];
	add.s32 	%r789, %r209, %r231;
	mul.wide.s32 	%rd136, %r789, 4;
	add.s64 	%rd137, %rd85, %rd136;
	ld.shared.u32 	%r242, [%rd137];
	bar.sync 	0;
	shfl.sync.idx.b32	%r243, %r189, 0, 31, -1;
	shfl.sync.idx.b32	%r244, %r189, 1, 31, -1;
	shfl.sync.idx.b32	%r245, %r189, 2, 31, -1;
	shfl.sync.idx.b32	%r246, %r189, 3, 31, -1;
	shfl.sync.idx.b32	%r247, %r189, 4, 31, -1;
	shfl.sync.idx.b32	%r248, %r189, 5, 31, -1;
	shfl.sync.idx.b32	%r249, %r189, 6, 31, -1;
	shfl.sync.idx.b32	%r250, %r189, 7, 31, -1;
	shfl.sync.idx.b32	%r251, %r189, 8, 31, -1;
	shfl.sync.idx.b32	%r252, %r189, 9, 31, -1;
	shfl.sync.idx.b32	%r253, %r189, 10, 31, -1;
	shfl.sync.idx.b32	%r254, %r189, 11, 31, -1;
	shfl.sync.idx.b32	%r255, %r189, 12, 31, -1;
	shfl.sync.idx.b32	%r256, %r189, 13, 31, -1;
	shfl.sync.idx.b32	%r257, %r189, 14, 31, -1;
	shfl.sync.idx.b32	%r258, %r189, 15, 31, -1;
	setp.eq.s32 	%p261, %r243, 999999999;
	@%p261 bra 	$L__BB0_145;
// %bb.200:                             // %oksrem2312
                                        //   in Loop: Header=BB0_198 Depth=1
	add.s32 	%r790, %r243, %r231;
	mul.wide.s32 	%rd138, %r790, 4;
	add.s64 	%rd140, %rd85, %rd138;
	st.shared.u32 	[%rd140], %r232;
	setp.eq.s32 	%p262, %r244, 999999999;
	@%p262 bra 	$L__BB0_146;
// %bb.201:                             // %oksrem2380
                                        //   in Loop: Header=BB0_198 Depth=1
	add.s32 	%r791, %r244, %r231;
	mul.wide.s32 	%rd141, %r791, 4;
	add.s64 	%rd143, %rd85, %rd141;
	st.shared.u32 	[%rd143], %r233;
	setp.eq.s32 	%p263, %r245, 999999999;
	@%p263 bra 	$L__BB0_147;
// %bb.202:                             // %oksrem2448
                                        //   in Loop: Header=BB0_198 Depth=1
	add.s32 	%r792, %r245, %r231;
	mul.wide.s32 	%rd144, %r792, 4;
	add.s64 	%rd146, %rd85, %rd144;
	st.shared.u32 	[%rd146], %r234;
	setp.eq.s32 	%p264, %r246, 999999999;
	@%p264 bra 	$L__BB0_148;
// %bb.203:                             // %oksrem2516
                                        //   in Loop: Header=BB0_198 Depth=1
	add.s32 	%r793, %r246, %r231;
	mul.wide.s32 	%rd147, %r793, 4;
	add.s64 	%rd149, %rd85, %rd147;
	st.shared.u32 	[%rd149], %r235;
	setp.eq.s32 	%p265, %r247, 999999999;
	@%p265 bra 	$L__BB0_149;
// %bb.204:                             // %oksrem2584
                                        //   in Loop: Header=BB0_198 Depth=1
	add.s32 	%r794, %r247, %r231;
	mul.wide.s32 	%rd150, %r794, 4;
	add.s64 	%rd152, %rd85, %rd150;
	st.shared.u32 	[%rd152], %r236;
	setp.eq.s32 	%p266, %r248, 999999999;
	@%p266 bra 	$L__BB0_150;
// %bb.205:                             // %oksrem2652
                                        //   in Loop: Header=BB0_198 Depth=1
	add.s32 	%r795, %r248, %r231;
	mul.wide.s32 	%rd153, %r795, 4;
	add.s64 	%rd155, %rd85, %rd153;
	st.shared.u32 	[%rd155], %r237;
	setp.eq.s32 	%p267, %r249, 999999999;
	@%p267 bra 	$L__BB0_151;
// %bb.206:                             // %oksrem2720
                                        //   in Loop: Header=BB0_198 Depth=1
	add.s32 	%r796, %r249, %r231;
	mul.wide.s32 	%rd156, %r796, 4;
	add.s64 	%rd158, %rd85, %rd156;
	st.shared.u32 	[%rd158], %r238;
	setp.eq.s32 	%p268, %r250, 999999999;
	@%p268 bra 	$L__BB0_152;
// %bb.207:                             // %oksrem2788
                                        //   in Loop: Header=BB0_198 Depth=1
	add.s32 	%r797, %r250, %r231;
	mul.wide.s32 	%rd159, %r797, 4;
	add.s64 	%rd161, %rd85, %rd159;
	st.shared.u32 	[%rd161], %r239;
	setp.eq.s32 	%p269, %r251, 999999999;
	@%p269 bra 	$L__BB0_153;
// %bb.208:                             // %oksrem2856
                                        //   in Loop: Header=BB0_198 Depth=1
	add.s32 	%r798, %r251, %r231;
	mul.wide.s32 	%rd162, %r798, 4;
	add.s64 	%rd164, %rd85, %rd162;
	st.shared.u32 	[%rd164], %r240;
	setp.eq.s32 	%p270, %r252, 999999999;
	@%p270 bra 	$L__BB0_154;
// %bb.209:                             // %oksrem2924
                                        //   in Loop: Header=BB0_198 Depth=1
	add.s32 	%r799, %r252, %r231;
	mul.wide.s32 	%rd165, %r799, 4;
	add.s64 	%rd167, %rd85, %rd165;
	st.shared.u32 	[%rd167], %r241;
	setp.eq.s32 	%p271, %r253, 999999999;
	@%p271 bra 	$L__BB0_155;
// %bb.210:                             // %oksrem2993
                                        //   in Loop: Header=BB0_198 Depth=1
	setp.gt.u32 	%p272, %r4, 3;
	selp.b32 	%r800, 0, %r242, %p272;
	add.s32 	%r801, %r253, %r231;
	mul.wide.s32 	%rd168, %r801, 4;
	add.s64 	%rd170, %rd85, %rd168;
	st.shared.u32 	[%rd170], %r800;
	setp.eq.s32 	%p273, %r254, 999999999;
	@%p273 bra 	$L__BB0_156;
// %bb.211:                             // %oksrem3061
                                        //   in Loop: Header=BB0_198 Depth=1
	add.s32 	%r802, %r254, %r231;
	mul.wide.s32 	%rd171, %r802, 4;
	add.s64 	%rd173, %rd85, %rd171;
	mov.u32 	%r803, 0;
	st.shared.u32 	[%rd173], %r803;
	setp.eq.s32 	%p274, %r255, 999999999;
	@%p274 bra 	$L__BB0_157;
// %bb.212:                             // %oksrem3128
                                        //   in Loop: Header=BB0_198 Depth=1
	add.s32 	%r804, %r255, %r231;
	mul.wide.s32 	%rd174, %r804, 4;
	add.s64 	%rd176, %rd85, %rd174;
	st.shared.u32 	[%rd176], %r803;
	setp.eq.s32 	%p275, %r256, 999999999;
	@%p275 bra 	$L__BB0_158;
// %bb.213:                             // %oksrem3195
                                        //   in Loop: Header=BB0_198 Depth=1
	add.s32 	%r806, %r256, %r231;
	mul.wide.s32 	%rd177, %r806, 4;
	add.s64 	%rd179, %rd85, %rd177;
	st.shared.u32 	[%rd179], %r803;
	setp.eq.s32 	%p276, %r257, 999999999;
	@%p276 bra 	$L__BB0_159;
// %bb.214:                             // %oksrem3262
                                        //   in Loop: Header=BB0_198 Depth=1
	add.s32 	%r808, %r257, %r231;
	mul.wide.s32 	%rd180, %r808, 4;
	add.s64 	%rd182, %rd85, %rd180;
	st.shared.u32 	[%rd182], %r803;
	setp.eq.s32 	%p277, %r258, 999999999;
	@%p277 bra 	$L__BB0_160;
// %bb.215:                             // %oksrem3329
                                        //   in Loop: Header=BB0_198 Depth=1
	setp.eq.s32 	%p278, %r190, 3;
	add.s32 	%r811, %r258, %r231;
	mul.wide.s32 	%rd183, %r811, 4;
	add.s64 	%rd185, %rd85, %rd183;
	st.shared.u32 	[%rd185], %r803;
	bar.sync 	0;
	mov.u32 	%r91, %r803;
	mov.u32 	%r92, %r803;
	mov.u32 	%r93, %r803;
	mov.u32 	%r94, %r803;
	mov.u32 	%r95, %r803;
	mov.u32 	%r96, %r803;
	mov.u32 	%r97, %r803;
	mov.u32 	%r98, %r803;
	mov.u32 	%r99, %r803;
	mov.u32 	%r100, %r803;
	mov.u32 	%r101, %r803;
	mov.u32 	%r102, %r803;
	mov.u32 	%r103, %r803;
	mov.u32 	%r104, %r803;
	mov.u32 	%r105, %r803;
	mov.u32 	%r106, %r803;
	@%p278 bra 	$L__BB0_161;
// %bb.216:                             // %oksrem3378
                                        //   in Loop: Header=BB0_198 Depth=1
	add.s32 	%r259, %r230, %r210;
	ld.shared.u32 	%r91, [%rd24];
	ld.shared.u32 	%r92, [%rd25];
	ld.shared.u32 	%r93, [%rd26+12];
	ld.shared.u32 	%r94, [%rd27+12];
	ld.shared.u32 	%r95, [%rd26+24];
	ld.shared.u32 	%r96, [%rd27+24];
	ld.shared.u32 	%r97, [%rd26+36];
	ld.shared.u32 	%r98, [%rd27+36];
	add.s32 	%r812, %r259, 12;
	mul.hi.u32 	%r813, %r812, -1431655765;
	shr.u32 	%r814, %r813, 4;
	mul.lo.s32 	%r815, %r814, 24;
	sub.s32 	%r816, %r812, %r815;
	add.s32 	%r817, %r211, %r816;
	mul.wide.u32 	%rd186, %r817, 4;
	add.s64 	%rd188, %rd85, %rd186;
	ld.shared.u32 	%r99, [%rd188];
	add.s32 	%r818, %r212, %r816;
	mul.wide.u32 	%rd189, %r818, 4;
	add.s64 	%rd190, %rd85, %rd189;
	ld.shared.u32 	%r100, [%rd190];
	ld.shared.u32 	%r101, [%rd26+60];
	ld.shared.u32 	%r102, [%rd27+60];
	cvt.u16.u32 	%rs64, %r259;
	add.s16 	%rs65, %rs64, 18;
	mul.hi.s16 	%rs66, %rs65, 10923;
	shr.u16 	%rs67, %rs66, 15;
	shr.s16 	%rs68, %rs66, 2;
	add.s16 	%rs69, %rs68, %rs67;
	mul.lo.s16 	%rs70, %rs69, 24;
	sub.s16 	%rs71, %rs65, %rs70;
	cvt.s32.s16 	%r819, %rs71;
	add.s32 	%r820, %r211, %r819;
	mul.wide.s32 	%rd191, %r820, 4;
	add.s64 	%rd192, %rd85, %rd191;
	ld.shared.u32 	%r103, [%rd192];
	add.s32 	%r821, %r212, %r819;
	mul.wide.u32 	%rd193, %r821, 4;
	add.s64 	%rd194, %rd85, %rd193;
	ld.shared.u32 	%r104, [%rd194];
	add.s16 	%rs72, %rs64, 21;
	mul.hi.s16 	%rs73, %rs72, 10923;
	shr.u16 	%rs74, %rs73, 15;
	shr.s16 	%rs75, %rs73, 2;
	add.s16 	%rs76, %rs75, %rs74;
	mul.lo.s16 	%rs77, %rs76, 24;
	sub.s16 	%rs78, %rs72, %rs77;
	cvt.s32.s16 	%r822, %rs78;
	add.s32 	%r823, %r211, %r822;
	mul.wide.s32 	%rd195, %r823, 4;
	add.s64 	%rd196, %rd85, %rd195;
	ld.shared.u32 	%r105, [%rd196];
	add.s32 	%r824, %r212, %r822;
	mul.wide.u32 	%rd197, %r824, 4;
	add.s64 	%rd198, %rd85, %rd197;
	ld.shared.u32 	%r106, [%rd198];
$L__BB0_161:                            // %L10559
                                        //   in Loop: Header=BB0_198 Depth=1
	bar.sync 	0;
	mov.u16 	%rs3, %rs2;
	mov.u32 	%r110, %r803;
	bra.uni 	$L__BB0_162;
$L__BB0_164:                            // %L25420
                                        //   in Loop: Header=BB0_162 Depth=2
	bar.sync 	0;
	add.s32 	%r110, %r110, 6;
	add.s16 	%rs3, %rs3, 6;
	setp.ne.s32 	%p289, %r110, 24;
	@%p289 bra 	$L__BB0_162;
	bra.uni 	$L__BB0_165;
$L__BB0_162:                            // %L10577
                                        //   Parent Loop BB0_198 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	setp.eq.s32 	%p279, %r110, 0;
	selp.b32 	%r1218, %r91, 0, %p279;
	setp.eq.s32 	%p280, %r110, 6;
	selp.b32 	%r1219, %r95, %r1218, %p280;
	setp.eq.s32 	%p281, %r110, 12;
	selp.b32 	%r1220, %r99, %r1219, %p281;
	setp.eq.s32 	%p282, %r110, 18;
	selp.b32 	%r1221, %r103, %r1220, %p282;
	selp.b32 	%r1222, %r92, 0, %p279;
	selp.b32 	%r1223, %r96, %r1222, %p280;
	selp.b32 	%r1224, %r100, %r1223, %p281;
	selp.b32 	%r1225, %r104, %r1224, %p282;
	selp.b32 	%r1226, %r93, 0, %p279;
	selp.b32 	%r1227, %r97, %r1226, %p280;
	selp.b32 	%r1228, %r101, %r1227, %p281;
	selp.b32 	%r1229, %r105, %r1228, %p282;
	selp.b32 	%r1230, %r94, 0, %p279;
	selp.b32 	%r1231, %r98, %r1230, %p280;
	selp.b32 	%r1232, %r102, %r1231, %p281;
	selp.b32 	%r1233, %r106, %r1232, %p282;
	mov.u16 	%rs116, 25600;
	// begin inline asm
	mov.b32 %r831, {%rs116, %rs116};
	// end inline asm
	mov.u16 	%rs118, 21504;
	// begin inline asm
	mov.b32 %r842, {%rs118, %rs118};
	// end inline asm
	xor.b32  	%r830, %r1221, -2004318072;
	mov.u32 	%r967, 983055;
	// begin inline asm
	lop3.b32 %r828, %r967, %r830, %r831, 202;
	// end inline asm
	mov.u16 	%rs122, 18432;
	// begin inline asm
	mov.b32 %r832, {%rs122, %rs122};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r833, %r831, %r832;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r836, %r828, %r833;
	// end inline asm
	mov.u32 	%r978, 15728880;
	// begin inline asm
	lop3.b32 %r839, %r978, %r830, %r842, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r843, {%rs122, %rs122};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r844, %r842, %r843;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r847, %r839, %r844;
	// end inline asm
	// begin inline asm
	mov.b32 %r877, {%rs116, %rs116};
	// end inline asm
	// begin inline asm
	mov.b32 %r888, {%rs118, %rs118};
	// end inline asm
	xor.b32  	%r876, %r1225, -2004318072;
	// begin inline asm
	lop3.b32 %r874, %r967, %r876, %r877, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r878, {%rs122, %rs122};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r879, %r877, %r878;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r882, %r874, %r879;
	// end inline asm
	// begin inline asm
	lop3.b32 %r885, %r978, %r876, %r888, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r889, {%rs122, %rs122};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r890, %r888, %r889;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r893, %r885, %r890;
	// end inline asm
	// begin inline asm
	mov.b32 %r923, {%rs116, %rs116};
	// end inline asm
	// begin inline asm
	mov.b32 %r934, {%rs118, %rs118};
	// end inline asm
	xor.b32  	%r922, %r1229, -2004318072;
	// begin inline asm
	lop3.b32 %r920, %r967, %r922, %r923, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r924, {%rs122, %rs122};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r925, %r923, %r924;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r928, %r920, %r925;
	// end inline asm
	// begin inline asm
	lop3.b32 %r931, %r978, %r922, %r934, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r935, {%rs122, %rs122};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r936, %r934, %r935;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r939, %r931, %r936;
	// end inline asm
	// begin inline asm
	mov.b32 %r969, {%rs116, %rs116};
	// end inline asm
	// begin inline asm
	mov.b32 %r980, {%rs118, %rs118};
	// end inline asm
	xor.b32  	%r968, %r1233, -2004318072;
	// begin inline asm
	lop3.b32 %r966, %r967, %r968, %r969, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r970, {%rs122, %rs122};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r971, %r969, %r970;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r974, %r966, %r971;
	// end inline asm
	// begin inline asm
	lop3.b32 %r977, %r978, %r968, %r980, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r981, {%rs122, %rs122};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r982, %r980, %r981;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r985, %r977, %r982;
	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r191;
    mov.b32 {%r2re, %r2im}, %r836;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1010, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r192;
    mov.b32 {%r2re, %r2im}, %r882;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1013, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r193;
    mov.b32 {%r2re, %r2im}, %r847;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1016, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r194;
    mov.b32 {%r2re, %r2im}, %r893;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1019, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r191;
    mov.b32 {%r2re, %r2im}, %r928;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1022, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r192;
    mov.b32 {%r2re, %r2im}, %r974;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1025, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r193;
    mov.b32 {%r2re, %r2im}, %r939;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1028, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r194;
    mov.b32 {%r2re, %r2im}, %r985;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1031, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1034, %r1035}, {%r328, %r331}, {%r1010}, {%r803, %r803};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1041, %r1042}, {%r328, %r331}, {%r1013}, {%r803, %r803};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1048, %r1049}, {%r328, %r331}, {%r1016}, {%r803, %r803};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1055, %r1056}, {%r328, %r331}, {%r1019}, {%r803, %r803};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1062, %r1063}, {%r328, %r331}, {%r1022}, {%r803, %r803};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1069, %r1070}, {%r328, %r331}, {%r1025}, {%r803, %r803};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1076, %r1077}, {%r328, %r331}, {%r1028}, {%r803, %r803};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1083, %r1084}, {%r328, %r331}, {%r1031}, {%r803, %r803};
	// end inline asm
	@%p1 bra 	$L__BB0_217;
	bra.uni 	$L__BB0_163;
$L__BB0_217:                            // %pass4747
                                        //   in Loop: Header=BB0_162 Depth=2
	// begin inline asm
	neg.f16x2 %r1090, %r383;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1092, %r1090, %r1035;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1095, %r380, %r1034, %r1092;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1099, %r383;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1101, %r1099, %r1042;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1104, %r380, %r1041, %r1101;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1108, %r383;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1110, %r1108, %r1049;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1113, %r380, %r1048, %r1110;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1117, %r383;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1119, %r1117, %r1056;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1122, %r380, %r1055, %r1119;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1126, %r383;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1128, %r1126, %r1063;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1131, %r380, %r1062, %r1128;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1135, %r383;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1137, %r1135, %r1070;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1140, %r380, %r1069, %r1137;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1144, %r383;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1146, %r1144, %r1077;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1149, %r380, %r1076, %r1146;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1153, %r383;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1155, %r1153, %r1084;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1158, %r380, %r1083, %r1155;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1162, %r383, %r1034;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1165, %r380, %r1035, %r1162;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1169, %r383, %r1041;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1172, %r380, %r1042, %r1169;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1176, %r383, %r1048;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1179, %r380, %r1049, %r1176;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1183, %r383, %r1055;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1186, %r380, %r1056, %r1183;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1190, %r383, %r1062;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1193, %r380, %r1063, %r1190;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1197, %r383, %r1069;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1200, %r380, %r1070, %r1197;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1204, %r383, %r1076;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1207, %r380, %r1077, %r1204;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1211, %r383, %r1083;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1214, %r380, %r1084, %r1211;
	// end inline asm
	setp.gt.u32 	%p283, %r306, 11;
	mov.u32 	%r1304, 0;
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1307, %r1308}, {%r424, %r427}, {%r1095, %r1165}, {%r1304, %r1304}, %r227, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1315, %r1316}, {%r424, %r427}, {%r1104, %r1172}, {%r1304, %r1304}, %r227, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1323, %r1324}, {%r424, %r427}, {%r1113, %r1179}, {%r1304, %r1304}, %r227, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1331, %r1332}, {%r424, %r427}, {%r1122, %r1186}, {%r1304, %r1304}, %r227, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1339, %r1340}, {%r424, %r427}, {%r1131, %r1193}, {%r1304, %r1304}, %r227, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1347, %r1348}, {%r424, %r427}, {%r1140, %r1200}, {%r1304, %r1304}, %r227, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1355, %r1356}, {%r424, %r427}, {%r1149, %r1207}, {%r1304, %r1304}, %r227, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1363, %r1364}, {%r424, %r427}, {%r1158, %r1214}, {%r1304, %r1304}, %r227, 0;
	// end inline asm
	// begin inline asm
	prmt.b32 %r276, %r1307, %r1308, %r725;
	// end inline asm
	// begin inline asm
	prmt.b32 %r277, %r1307, %r1308, %r729;
	// end inline asm
	// begin inline asm
	prmt.b32 %r278, %r1315, %r1316, %r725;
	// end inline asm
	// begin inline asm
	prmt.b32 %r279, %r1315, %r1316, %r729;
	// end inline asm
	// begin inline asm
	prmt.b32 %r280, %r1323, %r1324, %r725;
	// end inline asm
	// begin inline asm
	prmt.b32 %r281, %r1323, %r1324, %r729;
	// end inline asm
	// begin inline asm
	prmt.b32 %r282, %r1331, %r1332, %r725;
	// end inline asm
	// begin inline asm
	prmt.b32 %r283, %r1331, %r1332, %r729;
	// end inline asm
	// begin inline asm
	prmt.b32 %r284, %r1339, %r1340, %r725;
	// end inline asm
	// begin inline asm
	prmt.b32 %r285, %r1339, %r1340, %r729;
	// end inline asm
	// begin inline asm
	prmt.b32 %r286, %r1347, %r1348, %r725;
	// end inline asm
	// begin inline asm
	prmt.b32 %r287, %r1347, %r1348, %r729;
	// end inline asm
	// begin inline asm
	prmt.b32 %r288, %r1355, %r1356, %r725;
	// end inline asm
	// begin inline asm
	prmt.b32 %r289, %r1355, %r1356, %r729;
	// end inline asm
	// begin inline asm
	prmt.b32 %r290, %r1363, %r1364, %r725;
	// end inline asm
	// begin inline asm
	prmt.b32 %r291, %r1363, %r1364, %r729;
	// end inline asm
	add.s16 	%rs127, %rs9, %rs3;
	add.s16 	%rs128, %rs127, -5;
	mul.hi.s16 	%rs129, %rs128, 10923;
	shr.u16 	%rs130, %rs129, 15;
	add.s16 	%rs131, %rs129, %rs130;
	mul.lo.s16 	%rs132, %rs131, 6;
	sub.s16 	%rs133, %rs128, %rs132;
	mul.wide.s16 	%r1370, %rs133, 16;
	add.s32 	%r1371, %r217, %r1370;
	mul.wide.s32 	%rd201, %r1371, 4;
	add.s64 	%rd28, %rd85, %rd201;
	st.shared.u32 	[%rd28], %r276;
	add.s32 	%r1372, %r218, %r1370;
	mul.wide.u32 	%rd203, %r1372, 4;
	add.s64 	%rd29, %rd85, %rd203;
	st.shared.u32 	[%rd29], %r277;
	add.s32 	%r1373, %r219, %r1370;
	mul.wide.s32 	%rd204, %r1373, 4;
	add.s64 	%rd30, %rd85, %rd204;
	st.shared.u32 	[%rd30], %r278;
	add.s32 	%r1374, %r220, %r1370;
	mul.wide.u32 	%rd205, %r1374, 4;
	add.s64 	%rd31, %rd85, %rd205;
	st.shared.u32 	[%rd31], %r279;
	cvt.s64.s32 	%rd206, %r1370;
	cvt.u64.u32 	%rd207, %r215;
	cvt.u64.u32 	%rd208, %r214;
	cvt.u64.u32 	%rd209, %r213;
	cvt.u64.u32 	%rd210, %r216;
	add.s64 	%rd211, %rd210, %rd209;
	add.s64 	%rd212, %rd211, %rd208;
	add.s64 	%rd32, %rd212, %rd207;
	add.s64 	%rd213, %rd32, %rd206;
	shl.b64 	%rd214, %rd213, 2;
	add.s64 	%rd33, %rd85, %rd214;
	st.shared.u32 	[%rd33+32], %r280;
	add.s32 	%r1375, %r221, %r1370;
	mul.wide.u32 	%rd215, %r1375, 4;
	add.s64 	%rd34, %rd85, %rd215;
	st.shared.u32 	[%rd34], %r281;
	add.s32 	%r1376, %r222, %r1370;
	mul.wide.s32 	%rd216, %r1376, 4;
	add.s64 	%rd35, %rd85, %rd216;
	st.shared.u32 	[%rd35], %r282;
	add.s32 	%r1377, %r223, %r1370;
	mul.wide.u32 	%rd217, %r1377, 4;
	add.s64 	%rd36, %rd85, %rd217;
	st.shared.u32 	[%rd36], %r283;
	add.s16 	%rs134, %rs127, -2;
	mul.hi.s16 	%rs135, %rs134, 10923;
	shr.u16 	%rs136, %rs135, 15;
	add.s16 	%rs137, %rs135, %rs136;
	mul.lo.s16 	%rs138, %rs137, 6;
	sub.s16 	%rs139, %rs134, %rs138;
	mul.wide.s16 	%r1378, %rs139, 16;
	add.s32 	%r1379, %r217, %r1378;
	mul.wide.s32 	%rd218, %r1379, 4;
	add.s64 	%rd37, %rd85, %rd218;
	st.shared.u32 	[%rd37], %r284;
	add.s32 	%r1380, %r218, %r1378;
	mul.wide.u32 	%rd219, %r1380, 4;
	add.s64 	%rd38, %rd85, %rd219;
	st.shared.u32 	[%rd38], %r285;
	add.s32 	%r1381, %r219, %r1378;
	mul.wide.s32 	%rd220, %r1381, 4;
	add.s64 	%rd39, %rd85, %rd220;
	st.shared.u32 	[%rd39], %r286;
	add.s32 	%r1382, %r220, %r1378;
	mul.wide.u32 	%rd221, %r1382, 4;
	add.s64 	%rd40, %rd85, %rd221;
	st.shared.u32 	[%rd40], %r287;
	cvt.s64.s32 	%rd222, %r1378;
	add.s64 	%rd223, %rd32, %rd222;
	shl.b64 	%rd224, %rd223, 2;
	add.s64 	%rd41, %rd85, %rd224;
	st.shared.u32 	[%rd41+32], %r288;
	add.s32 	%r1383, %r221, %r1378;
	mul.wide.u32 	%rd225, %r1383, 4;
	add.s64 	%rd42, %rd85, %rd225;
	st.shared.u32 	[%rd42], %r289;
	add.s32 	%r1384, %r222, %r1378;
	mul.wide.s32 	%rd226, %r1384, 4;
	add.s64 	%rd43, %rd85, %rd226;
	st.shared.u32 	[%rd43], %r290;
	add.s32 	%r1385, %r223, %r1378;
	mul.wide.u32 	%rd227, %r1385, 4;
	add.s64 	%rd44, %rd85, %rd227;
	st.shared.u32 	[%rd44], %r291;
	@%p283 bra 	$L__BB0_219;
// %bb.218:                             // %oksrem7034
                                        //   in Loop: Header=BB0_162 Depth=2
	st.shared.u32 	[%rd28], %r276;
	st.shared.u32 	[%rd29], %r277;
	st.shared.u32 	[%rd30], %r278;
	st.shared.u32 	[%rd31], %r279;
	st.shared.u32 	[%rd33+32], %r280;
	st.shared.u32 	[%rd34], %r281;
	st.shared.u32 	[%rd35], %r282;
	st.shared.u32 	[%rd36], %r283;
	st.shared.u32 	[%rd37], %r284;
	st.shared.u32 	[%rd38], %r285;
	st.shared.u32 	[%rd39], %r286;
	st.shared.u32 	[%rd40], %r287;
	st.shared.u32 	[%rd41+32], %r288;
	st.shared.u32 	[%rd42], %r289;
	st.shared.u32 	[%rd43], %r290;
	st.shared.u32 	[%rd44], %r291;
$L__BB0_219:                            // %L19966
                                        //   in Loop: Header=BB0_162 Depth=2
	bar.sync 	0;
	add.s16 	%rs140, %rs3, -5;
	mul.hi.s16 	%rs141, %rs140, 10923;
	shr.u16 	%rs142, %rs141, 15;
	add.s16 	%rs143, %rs141, %rs142;
	mul.lo.s16 	%rs144, %rs143, 6;
	sub.s16 	%rs145, %rs140, %rs144;
	mul.wide.s16 	%r1432, %rs145, 16;
	add.s32 	%r1433, %r224, %r1432;
	mul.wide.s32 	%rd228, %r1433, 4;
	add.s64 	%rd230, %rd85, %rd228;
	ld.shared.u32 	%r1390, [%rd230];
	add.s32 	%r1434, %r225, %r1432;
	mul.wide.s32 	%rd231, %r1434, 4;
	add.s64 	%rd232, %rd85, %rd231;
	ld.shared.u32 	%r1397, [%rd232];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1386, %r1387}, {%r436, %r439}, {%r1390}, {%r1304, %r1304};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1393, %r1394}, {%r436, %r439}, {%r1397}, {%r1304, %r1304};
	// end inline asm
	@%p284 bra 	$L__BB0_221;
	bra.uni 	$L__BB0_220;
$L__BB0_221:                            // %pass9516
                                        //   in Loop: Header=BB0_162 Depth=2
	// begin inline asm
	neg.f16x2 %r1400, %r477;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1402, %r1400, %r1387;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1405, %r474, %r1386, %r1402;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1409, %r477;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1411, %r1409, %r1394;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1414, %r474, %r1393, %r1411;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1418, %r477, %r1386;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1421, %r474, %r1387, %r1418;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1425, %r477, %r1393;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1428, %r474, %r1394, %r1425;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1454, %r1457}, {%r520, %r523}, {%r1405, %r1421}, {%r1304, %r1304}, %r131, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1461, %r1465}, {%r520, %r523}, {%r1414, %r1428}, {%r1304, %r1304}, %r131, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1453, %r1454, %r1454;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1456, %r1457, %r1457, %r1453;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1460, %r1461, %r1461, %r1456;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1464, %r1465, %r1465, %r1460;
	// end inline asm
	mov.u32 	%r1884, 290787669;
	// begin inline asm
	fma.rn.f16x2 %r1468, %r1884, %r1464, %r109;
	// end inline asm
	add.s32 	%r1887, %r87, %r110;
	add.s32 	%r1888, %r1887, 1;
	mul.hi.u32 	%r1889, %r1888, -1431655765;
	shr.u32 	%r1890, %r1889, 2;
	mul.lo.s32 	%r1891, %r1890, 6;
	sub.s32 	%r1892, %r1888, %r1891;
	shl.b32 	%r1893, %r1892, 4;
	add.s32 	%r1894, %r224, %r1893;
	mul.wide.u32 	%rd235, %r1894, 4;
	add.s64 	%rd237, %rd85, %rd235;
	ld.shared.u32 	%r1476, [%rd237];
	add.s32 	%r1895, %r225, %r1893;
	mul.wide.u32 	%rd238, %r1895, 4;
	add.s64 	%rd239, %rd85, %rd238;
	ld.shared.u32 	%r1483, [%rd239];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1493, %r1490}, {%r436, %r439}, {%r1476}, {%r1304, %r1304};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1502, %r1499}, {%r436, %r439}, {%r1483}, {%r1304, %r1304};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1486, %r477;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1488, %r1486, %r1490;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1491, %r474, %r1493, %r1488;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1495, %r477;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1497, %r1495, %r1499;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1500, %r474, %r1502, %r1497;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1504, %r477, %r1493;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1507, %r474, %r1490, %r1504;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1511, %r477, %r1502;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1514, %r474, %r1499, %r1511;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1537, %r1540}, {%r520, %r523}, {%r1491, %r1507}, {%r1304, %r1304}, %r131, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1544, %r1548}, {%r520, %r523}, {%r1500, %r1514}, {%r1304, %r1304}, %r131, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1536, %r1537, %r1537;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1539, %r1540, %r1540, %r1536;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1543, %r1544, %r1544, %r1539;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1547, %r1548, %r1548, %r1543;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1551, %r1884, %r1547, %r1468;
	// end inline asm
	add.s16 	%rs146, %rs3, -3;
	mul.hi.s16 	%rs147, %rs146, 10923;
	shr.u16 	%rs148, %rs147, 15;
	add.s16 	%rs149, %rs147, %rs148;
	mul.lo.s16 	%rs150, %rs149, 6;
	sub.s16 	%rs151, %rs146, %rs150;
	mul.wide.s16 	%r1896, %rs151, 16;
	add.s32 	%r1897, %r224, %r1896;
	mul.wide.s32 	%rd240, %r1897, 4;
	add.s64 	%rd241, %rd85, %rd240;
	ld.shared.u32 	%r1559, [%rd241];
	add.s32 	%r1898, %r225, %r1896;
	mul.wide.s32 	%rd242, %r1898, 4;
	add.s64 	%rd243, %rd85, %rd242;
	ld.shared.u32 	%r1566, [%rd243];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1576, %r1573}, {%r436, %r439}, {%r1559}, {%r1304, %r1304};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1585, %r1582}, {%r436, %r439}, {%r1566}, {%r1304, %r1304};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1569, %r477;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1571, %r1569, %r1573;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1574, %r474, %r1576, %r1571;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1578, %r477;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1580, %r1578, %r1582;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1583, %r474, %r1585, %r1580;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1587, %r477, %r1576;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1590, %r474, %r1573, %r1587;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1594, %r477, %r1585;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1597, %r474, %r1582, %r1594;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1620, %r1623}, {%r520, %r523}, {%r1574, %r1590}, {%r1304, %r1304}, %r131, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1627, %r1631}, {%r520, %r523}, {%r1583, %r1597}, {%r1304, %r1304}, %r131, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1619, %r1620, %r1620;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1622, %r1623, %r1623, %r1619;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1626, %r1627, %r1627, %r1622;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1630, %r1631, %r1631, %r1626;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1634, %r1884, %r1630, %r1551;
	// end inline asm
	add.s16 	%rs152, %rs3, -2;
	mul.hi.s16 	%rs153, %rs152, 10923;
	shr.u16 	%rs154, %rs153, 15;
	add.s16 	%rs155, %rs153, %rs154;
	mul.lo.s16 	%rs156, %rs155, 6;
	sub.s16 	%rs157, %rs152, %rs156;
	mul.wide.s16 	%r1899, %rs157, 16;
	add.s32 	%r1900, %r224, %r1899;
	mul.wide.s32 	%rd244, %r1900, 4;
	add.s64 	%rd245, %rd85, %rd244;
	ld.shared.u32 	%r1642, [%rd245];
	add.s32 	%r1901, %r225, %r1899;
	mul.wide.s32 	%rd246, %r1901, 4;
	add.s64 	%rd247, %rd85, %rd246;
	ld.shared.u32 	%r1649, [%rd247];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1659, %r1656}, {%r436, %r439}, {%r1642}, {%r1304, %r1304};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1668, %r1665}, {%r436, %r439}, {%r1649}, {%r1304, %r1304};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1652, %r477;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1654, %r1652, %r1656;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1657, %r474, %r1659, %r1654;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1661, %r477;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1663, %r1661, %r1665;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1666, %r474, %r1668, %r1663;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1670, %r477, %r1659;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1673, %r474, %r1656, %r1670;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1677, %r477, %r1668;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1680, %r474, %r1665, %r1677;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1703, %r1706}, {%r520, %r523}, {%r1657, %r1673}, {%r1304, %r1304}, %r131, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1710, %r1714}, {%r520, %r523}, {%r1666, %r1680}, {%r1304, %r1304}, %r131, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1702, %r1703, %r1703;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1705, %r1706, %r1706, %r1702;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1709, %r1710, %r1710, %r1705;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1713, %r1714, %r1714, %r1709;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1717, %r1884, %r1713, %r1634;
	// end inline asm
	add.s16 	%rs158, %rs3, -1;
	mul.hi.s16 	%rs159, %rs158, 10923;
	shr.u16 	%rs160, %rs159, 15;
	add.s16 	%rs161, %rs159, %rs160;
	mul.lo.s16 	%rs162, %rs161, 6;
	sub.s16 	%rs163, %rs158, %rs162;
	mul.wide.s16 	%r1902, %rs163, 16;
	add.s32 	%r1903, %r224, %r1902;
	mul.wide.s32 	%rd248, %r1903, 4;
	add.s64 	%rd249, %rd85, %rd248;
	ld.shared.u32 	%r1725, [%rd249];
	add.s32 	%r1904, %r225, %r1902;
	mul.wide.s32 	%rd250, %r1904, 4;
	add.s64 	%rd251, %rd85, %rd250;
	ld.shared.u32 	%r1732, [%rd251];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1742, %r1739}, {%r436, %r439}, {%r1725}, {%r1304, %r1304};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1751, %r1748}, {%r436, %r439}, {%r1732}, {%r1304, %r1304};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1735, %r477;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1737, %r1735, %r1739;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1740, %r474, %r1742, %r1737;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1744, %r477;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1746, %r1744, %r1748;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1749, %r474, %r1751, %r1746;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1753, %r477, %r1742;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1756, %r474, %r1739, %r1753;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1760, %r477, %r1751;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1763, %r474, %r1748, %r1760;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1786, %r1789}, {%r520, %r523}, {%r1740, %r1756}, {%r1304, %r1304}, %r131, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1793, %r1797}, {%r520, %r523}, {%r1749, %r1763}, {%r1304, %r1304}, %r131, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1785, %r1786, %r1786;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1788, %r1789, %r1789, %r1785;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1792, %r1793, %r1793, %r1788;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1796, %r1797, %r1797, %r1792;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1800, %r1884, %r1796, %r1717;
	// end inline asm
	mul.hi.s16 	%rs164, %rs3, 10923;
	shr.u16 	%rs165, %rs164, 15;
	add.s16 	%rs166, %rs164, %rs165;
	mul.lo.s16 	%rs167, %rs166, 6;
	sub.s16 	%rs168, %rs3, %rs167;
	mul.wide.s16 	%r1905, %rs168, 16;
	add.s32 	%r1906, %r224, %r1905;
	mul.wide.s32 	%rd252, %r1906, 4;
	add.s64 	%rd253, %rd85, %rd252;
	ld.shared.u32 	%r1808, [%rd253];
	add.s32 	%r1907, %r225, %r1905;
	mul.wide.s32 	%rd254, %r1907, 4;
	add.s64 	%rd255, %rd85, %rd254;
	ld.shared.u32 	%r1815, [%rd255];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1825, %r1822}, {%r436, %r439}, {%r1808}, {%r1304, %r1304};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1834, %r1831}, {%r436, %r439}, {%r1815}, {%r1304, %r1304};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1818, %r477;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1820, %r1818, %r1822;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1823, %r474, %r1825, %r1820;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1827, %r477;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1829, %r1827, %r1831;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1832, %r474, %r1834, %r1829;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1836, %r477, %r1825;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1839, %r474, %r1822, %r1836;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1843, %r477, %r1834;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1846, %r474, %r1831, %r1843;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1869, %r1872}, {%r520, %r523}, {%r1823, %r1839}, {%r1304, %r1304}, %r131, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1876, %r1880}, {%r520, %r523}, {%r1832, %r1846}, {%r1304, %r1304}, %r131, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1868, %r1869, %r1869;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1871, %r1872, %r1872, %r1868;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1875, %r1876, %r1876, %r1871;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1879, %r1880, %r1880, %r1875;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r109, %r1884, %r1879, %r1800;
	// end inline asm
	add.s32 	%r107, %r107, 6;
	setp.ne.s32 	%p285, %r107, 192;
	@%p285 bra 	$L__BB0_164;
// %bb.222:                             // %pass11500
                                        //   in Loop: Header=BB0_162 Depth=2
	mul.lo.s32 	%r1909, %r108, 786432;
	or.b32  	%r1910, %r226, %r1909;
	cvt.u64.u32 	%rd256, %r1910;
	add.s64 	%rd257, %rd256, %rd23;
	mul.hi.s64 	%rd258, %rd257, 3074457345618258603;
	shr.u64 	%rd259, %rd258, 63;
	shr.s64 	%rd260, %rd258, 27;
	add.s64 	%rd261, %rd260, %rd259;
	setp.lt.s64 	%p286, %rd257, 0;
	mul.lo.s64 	%rd262, %rd261, 805306368;
	setp.ne.s64 	%p287, %rd262, %rd257;
	and.pred  	%p288, %p286, %p287;
	selp.s64 	%rd263, -1, 0, %p288;
	add.s64 	%rd264, %rd261, %rd263;
	mul.lo.s64 	%rd265, %rd264, -805306368;
	add.s64 	%rd266, %rd265, %rd257;
	shl.b64 	%rd267, %rd266, 2;
	add.s64 	%rd268, %rd4, %rd267;
	st.global.u32 	[%rd268], %r109;
	add.s32 	%r108, %r108, 1;
	mov.u32 	%r107, 0;
	mov.u32 	%r109, %r107;
	bra.uni 	$L__BB0_164;
$L__BB0_165:                            // %L25441.preheader
                                        //   in Loop: Header=BB0_198 Depth=1
	mov.u16 	%rs269, %rs1;
	mov.u32 	%r3060, %r1304;
	bra.uni 	$L__BB0_166;
$L__BB0_167:                            // %L34830
                                        //   in Loop: Header=BB0_166 Depth=2
	bar.sync 	0;
	add.s16 	%rs231, %rs269, -5;
	mul.hi.s16 	%rs232, %rs231, 10923;
	shr.u16 	%rs233, %rs232, 15;
	add.s16 	%rs234, %rs232, %rs233;
	mul.lo.s16 	%rs235, %rs234, 6;
	sub.s16 	%rs236, %rs231, %rs235;
	mul.wide.s16 	%r2974, %rs236, 16;
	add.s32 	%r2975, %r224, %r2974;
	mul.wide.s32 	%rd290, %r2975, 4;
	add.s64 	%rd292, %rd85, %rd290;
	ld.shared.u32 	%r2480, [%rd292];
	add.s32 	%r2976, %r225, %r2974;
	mul.wide.s32 	%rd293, %r2976, 4;
	add.s64 	%rd294, %rd85, %rd293;
	ld.shared.u32 	%r2487, [%rd294];
	mov.u32 	%r2953, 0;
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2497, %r2494}, {%r436, %r439}, {%r2480}, {%r2953, %r2953};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2506, %r2503}, {%r436, %r439}, {%r2487}, {%r2953, %r2953};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2490, %r477;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2492, %r2490, %r2494;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2495, %r474, %r2497, %r2492;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2499, %r477;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2501, %r2499, %r2503;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2504, %r474, %r2506, %r2501;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2508, %r477, %r2497;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2511, %r474, %r2494, %r2508;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2515, %r477, %r2506;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2518, %r474, %r2503, %r2515;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2541, %r2544}, {%r520, %r523}, {%r2495, %r2511}, {%r2953, %r2953}, %r131, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2548, %r2552}, {%r520, %r523}, {%r2504, %r2518}, {%r2953, %r2953}, %r131, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2540, %r2541, %r2541;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2543, %r2544, %r2544, %r2540;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2547, %r2548, %r2548, %r2543;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2551, %r2552, %r2552, %r2547;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2555, %r1884, %r2551, %r109;
	// end inline asm
	add.s16 	%rs237, %rs269, -4;
	mul.hi.s16 	%rs238, %rs237, 10923;
	shr.u16 	%rs239, %rs238, 15;
	add.s16 	%rs240, %rs238, %rs239;
	mul.lo.s16 	%rs241, %rs240, 6;
	sub.s16 	%rs242, %rs237, %rs241;
	mul.wide.s16 	%r2977, %rs242, 16;
	add.s32 	%r2978, %r224, %r2977;
	mul.wide.s32 	%rd295, %r2978, 4;
	add.s64 	%rd296, %rd85, %rd295;
	ld.shared.u32 	%r2563, [%rd296];
	add.s32 	%r2979, %r225, %r2977;
	mul.wide.s32 	%rd297, %r2979, 4;
	add.s64 	%rd298, %rd85, %rd297;
	ld.shared.u32 	%r2570, [%rd298];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2580, %r2577}, {%r436, %r439}, {%r2563}, {%r2953, %r2953};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2589, %r2586}, {%r436, %r439}, {%r2570}, {%r2953, %r2953};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2573, %r477;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2575, %r2573, %r2577;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2578, %r474, %r2580, %r2575;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2582, %r477;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2584, %r2582, %r2586;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2587, %r474, %r2589, %r2584;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2591, %r477, %r2580;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2594, %r474, %r2577, %r2591;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2598, %r477, %r2589;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2601, %r474, %r2586, %r2598;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2624, %r2627}, {%r520, %r523}, {%r2578, %r2594}, {%r2953, %r2953}, %r131, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2631, %r2635}, {%r520, %r523}, {%r2587, %r2601}, {%r2953, %r2953}, %r131, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2623, %r2624, %r2624;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2626, %r2627, %r2627, %r2623;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2630, %r2631, %r2631, %r2626;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2634, %r2635, %r2635, %r2630;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2638, %r1884, %r2634, %r2555;
	// end inline asm
	add.s16 	%rs243, %rs269, -3;
	mul.hi.s16 	%rs244, %rs243, 10923;
	shr.u16 	%rs245, %rs244, 15;
	add.s16 	%rs246, %rs244, %rs245;
	mul.lo.s16 	%rs247, %rs246, 6;
	sub.s16 	%rs248, %rs243, %rs247;
	mul.wide.s16 	%r2980, %rs248, 16;
	add.s32 	%r2981, %r224, %r2980;
	mul.wide.s32 	%rd299, %r2981, 4;
	add.s64 	%rd300, %rd85, %rd299;
	ld.shared.u32 	%r2646, [%rd300];
	add.s32 	%r2982, %r225, %r2980;
	mul.wide.s32 	%rd301, %r2982, 4;
	add.s64 	%rd302, %rd85, %rd301;
	ld.shared.u32 	%r2653, [%rd302];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2663, %r2660}, {%r436, %r439}, {%r2646}, {%r2953, %r2953};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2672, %r2669}, {%r436, %r439}, {%r2653}, {%r2953, %r2953};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2656, %r477;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2658, %r2656, %r2660;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2661, %r474, %r2663, %r2658;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2665, %r477;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2667, %r2665, %r2669;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2670, %r474, %r2672, %r2667;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2674, %r477, %r2663;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2677, %r474, %r2660, %r2674;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2681, %r477, %r2672;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2684, %r474, %r2669, %r2681;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2707, %r2710}, {%r520, %r523}, {%r2661, %r2677}, {%r2953, %r2953}, %r131, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2714, %r2718}, {%r520, %r523}, {%r2670, %r2684}, {%r2953, %r2953}, %r131, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2706, %r2707, %r2707;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2709, %r2710, %r2710, %r2706;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2713, %r2714, %r2714, %r2709;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2717, %r2718, %r2718, %r2713;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2721, %r1884, %r2717, %r2638;
	// end inline asm
	add.s16 	%rs249, %rs269, -2;
	mul.hi.s16 	%rs250, %rs249, 10923;
	shr.u16 	%rs251, %rs250, 15;
	add.s16 	%rs252, %rs250, %rs251;
	mul.lo.s16 	%rs253, %rs252, 6;
	sub.s16 	%rs254, %rs249, %rs253;
	mul.wide.s16 	%r2983, %rs254, 16;
	add.s32 	%r2984, %r224, %r2983;
	mul.wide.s32 	%rd303, %r2984, 4;
	add.s64 	%rd304, %rd85, %rd303;
	ld.shared.u32 	%r2729, [%rd304];
	add.s32 	%r2985, %r225, %r2983;
	mul.wide.s32 	%rd305, %r2985, 4;
	add.s64 	%rd306, %rd85, %rd305;
	ld.shared.u32 	%r2736, [%rd306];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2746, %r2743}, {%r436, %r439}, {%r2729}, {%r2953, %r2953};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2755, %r2752}, {%r436, %r439}, {%r2736}, {%r2953, %r2953};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2739, %r477;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2741, %r2739, %r2743;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2744, %r474, %r2746, %r2741;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2748, %r477;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2750, %r2748, %r2752;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2753, %r474, %r2755, %r2750;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2757, %r477, %r2746;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2760, %r474, %r2743, %r2757;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2764, %r477, %r2755;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2767, %r474, %r2752, %r2764;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2790, %r2793}, {%r520, %r523}, {%r2744, %r2760}, {%r2953, %r2953}, %r131, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2797, %r2801}, {%r520, %r523}, {%r2753, %r2767}, {%r2953, %r2953}, %r131, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2789, %r2790, %r2790;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2792, %r2793, %r2793, %r2789;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2796, %r2797, %r2797, %r2792;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2800, %r2801, %r2801, %r2796;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2804, %r1884, %r2800, %r2721;
	// end inline asm
	add.s16 	%rs255, %rs269, -1;
	mul.hi.s16 	%rs256, %rs255, 10923;
	shr.u16 	%rs257, %rs256, 15;
	add.s16 	%rs258, %rs256, %rs257;
	mul.lo.s16 	%rs259, %rs258, 6;
	sub.s16 	%rs260, %rs255, %rs259;
	mul.wide.s16 	%r2986, %rs260, 16;
	add.s32 	%r2987, %r224, %r2986;
	mul.wide.s32 	%rd307, %r2987, 4;
	add.s64 	%rd308, %rd85, %rd307;
	ld.shared.u32 	%r2812, [%rd308];
	add.s32 	%r2988, %r225, %r2986;
	mul.wide.s32 	%rd309, %r2988, 4;
	add.s64 	%rd310, %rd85, %rd309;
	ld.shared.u32 	%r2819, [%rd310];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2829, %r2826}, {%r436, %r439}, {%r2812}, {%r2953, %r2953};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2838, %r2835}, {%r436, %r439}, {%r2819}, {%r2953, %r2953};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2822, %r477;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2824, %r2822, %r2826;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2827, %r474, %r2829, %r2824;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2831, %r477;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2833, %r2831, %r2835;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2836, %r474, %r2838, %r2833;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2840, %r477, %r2829;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2843, %r474, %r2826, %r2840;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2847, %r477, %r2838;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2850, %r474, %r2835, %r2847;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2873, %r2876}, {%r520, %r523}, {%r2827, %r2843}, {%r2953, %r2953}, %r131, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2880, %r2884}, {%r520, %r523}, {%r2836, %r2850}, {%r2953, %r2953}, %r131, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2872, %r2873, %r2873;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2875, %r2876, %r2876, %r2872;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2879, %r2880, %r2880, %r2875;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2883, %r2884, %r2884, %r2879;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2887, %r1884, %r2883, %r2804;
	// end inline asm
	mul.hi.s16 	%rs261, %rs269, 10923;
	shr.u16 	%rs262, %rs261, 15;
	add.s16 	%rs263, %rs261, %rs262;
	mul.lo.s16 	%rs264, %rs263, 6;
	sub.s16 	%rs265, %rs269, %rs264;
	mul.wide.s16 	%r2989, %rs265, 16;
	add.s32 	%r2990, %r224, %r2989;
	mul.wide.s32 	%rd311, %r2990, 4;
	add.s64 	%rd312, %rd85, %rd311;
	ld.shared.u32 	%r2895, [%rd312];
	add.s32 	%r2991, %r225, %r2989;
	mul.wide.s32 	%rd313, %r2991, 4;
	add.s64 	%rd314, %rd85, %rd313;
	ld.shared.u32 	%r2902, [%rd314];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2912, %r2909}, {%r436, %r439}, {%r2895}, {%r2953, %r2953};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2921, %r2918}, {%r436, %r439}, {%r2902}, {%r2953, %r2953};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2905, %r477;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2907, %r2905, %r2909;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2910, %r474, %r2912, %r2907;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2914, %r477;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2916, %r2914, %r2918;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2919, %r474, %r2921, %r2916;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2923, %r477, %r2912;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2926, %r474, %r2909, %r2923;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2930, %r477, %r2921;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2933, %r474, %r2918, %r2930;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2956, %r2959}, {%r520, %r523}, {%r2910, %r2926}, {%r2953, %r2953}, %r131, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2963, %r2967}, {%r520, %r523}, {%r2919, %r2933}, {%r2953, %r2953}, %r131, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2955, %r2956, %r2956;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2958, %r2959, %r2959, %r2955;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2962, %r2963, %r2963, %r2958;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2966, %r2967, %r2967, %r2962;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r109, %r1884, %r2966, %r2887;
	// end inline asm
	add.s32 	%r107, %r107, 6;
	setp.eq.s32 	%p295, %r107, 192;
	@%p295 bra 	$L__BB0_224;
$L__BB0_168:                            // %L40284
                                        //   in Loop: Header=BB0_166 Depth=2
	bar.sync 	0;
	add.s32 	%r3060, %r3060, 6;
	add.s16 	%rs269, %rs269, 6;
	setp.ne.s32 	%p299, %r3060, 24;
	@%p299 bra 	$L__BB0_166;
	bra.uni 	$L__BB0_169;
$L__BB0_166:                            // %L25441
                                        //   Parent Loop BB0_198 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	setp.lt.u32 	%p290, %r306, 12;
	setp.eq.s32 	%p291, %r3060, 0;
	selp.b32 	%r2440, %r91, 0, %p291;
	setp.eq.s32 	%p292, %r3060, 6;
	selp.b32 	%r2441, %r95, %r2440, %p292;
	setp.eq.s32 	%p293, %r3060, 12;
	selp.b32 	%r2442, %r99, %r2441, %p293;
	setp.eq.s32 	%p294, %r3060, 18;
	selp.b32 	%r2443, %r103, %r2442, %p294;
	selp.b32 	%r2444, %r92, 0, %p291;
	selp.b32 	%r2445, %r96, %r2444, %p292;
	selp.b32 	%r2446, %r100, %r2445, %p293;
	selp.b32 	%r2447, %r104, %r2446, %p294;
	selp.b32 	%r2448, %r93, 0, %p291;
	selp.b32 	%r2449, %r97, %r2448, %p292;
	selp.b32 	%r2450, %r101, %r2449, %p293;
	selp.b32 	%r2451, %r105, %r2450, %p294;
	selp.b32 	%r2452, %r94, 0, %p291;
	selp.b32 	%r2453, %r98, %r2452, %p292;
	selp.b32 	%r2454, %r102, %r2453, %p293;
	selp.b32 	%r2455, %r106, %r2454, %p294;
	// begin inline asm
	mov.b32 %r1939, {%rs116, %rs116};
	// end inline asm
	// begin inline asm
	mov.b32 %r1950, {%rs118, %rs118};
	// end inline asm
	shr.u32 	%r2456, %r2443, 8;
	xor.b32  	%r1949, %r2456, 8947848;
	// begin inline asm
	lop3.b32 %r1936, %r967, %r1949, %r1939, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1940, {%rs122, %rs122};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1941, %r1939, %r1940;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1944, %r1936, %r1941;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1947, %r978, %r1949, %r1950, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1951, {%rs122, %rs122};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1952, %r1950, %r1951;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1955, %r1947, %r1952;
	// end inline asm
	// begin inline asm
	mov.b32 %r1985, {%rs116, %rs116};
	// end inline asm
	// begin inline asm
	mov.b32 %r1996, {%rs118, %rs118};
	// end inline asm
	shr.u32 	%r2457, %r2447, 8;
	xor.b32  	%r1995, %r2457, 8947848;
	// begin inline asm
	lop3.b32 %r1982, %r967, %r1995, %r1985, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1986, {%rs122, %rs122};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1987, %r1985, %r1986;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1990, %r1982, %r1987;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1993, %r978, %r1995, %r1996, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1997, {%rs122, %rs122};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1998, %r1996, %r1997;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2001, %r1993, %r1998;
	// end inline asm
	// begin inline asm
	mov.b32 %r2031, {%rs116, %rs116};
	// end inline asm
	// begin inline asm
	mov.b32 %r2042, {%rs118, %rs118};
	// end inline asm
	shr.u32 	%r2458, %r2451, 8;
	xor.b32  	%r2041, %r2458, 8947848;
	// begin inline asm
	lop3.b32 %r2028, %r967, %r2041, %r2031, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2032, {%rs122, %rs122};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2033, %r2031, %r2032;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2036, %r2028, %r2033;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2039, %r978, %r2041, %r2042, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2043, {%rs122, %rs122};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2044, %r2042, %r2043;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2047, %r2039, %r2044;
	// end inline asm
	// begin inline asm
	mov.b32 %r2077, {%rs116, %rs116};
	// end inline asm
	// begin inline asm
	mov.b32 %r2088, {%rs118, %rs118};
	// end inline asm
	shr.u32 	%r2459, %r2455, 8;
	xor.b32  	%r2087, %r2459, 8947848;
	// begin inline asm
	lop3.b32 %r2074, %r967, %r2087, %r2077, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2078, {%rs122, %rs122};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2079, %r2077, %r2078;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2082, %r2074, %r2079;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2085, %r978, %r2087, %r2088, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2089, {%rs122, %rs122};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2090, %r2088, %r2089;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2093, %r2085, %r2090;
	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r191;
    mov.b32 {%r2re, %r2im}, %r1944;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2096, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r192;
    mov.b32 {%r2re, %r2im}, %r1990;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2099, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r193;
    mov.b32 {%r2re, %r2im}, %r1955;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2102, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r194;
    mov.b32 {%r2re, %r2im}, %r2001;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2105, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r191;
    mov.b32 {%r2re, %r2im}, %r2036;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2108, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r192;
    mov.b32 {%r2re, %r2im}, %r2082;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2111, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r193;
    mov.b32 {%r2re, %r2im}, %r2047;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2114, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r194;
    mov.b32 {%r2re, %r2im}, %r2093;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2117, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2183, %r2180}, {%r328, %r331}, {%r2096}, {%r1304, %r1304};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2192, %r2189}, {%r328, %r331}, {%r2099}, {%r1304, %r1304};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2201, %r2198}, {%r328, %r331}, {%r2102}, {%r1304, %r1304};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2210, %r2207}, {%r328, %r331}, {%r2105}, {%r1304, %r1304};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2219, %r2216}, {%r328, %r331}, {%r2108}, {%r1304, %r1304};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2228, %r2225}, {%r328, %r331}, {%r2111}, {%r1304, %r1304};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2237, %r2234}, {%r328, %r331}, {%r2114}, {%r1304, %r1304};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2246, %r2243}, {%r328, %r331}, {%r2117}, {%r1304, %r1304};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2176, %r383;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2178, %r2176, %r2180;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2181, %r380, %r2183, %r2178;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2185, %r383;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2187, %r2185, %r2189;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2190, %r380, %r2192, %r2187;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2194, %r383;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2196, %r2194, %r2198;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2199, %r380, %r2201, %r2196;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2203, %r383;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2205, %r2203, %r2207;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2208, %r380, %r2210, %r2205;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2212, %r383;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2214, %r2212, %r2216;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2217, %r380, %r2219, %r2214;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2221, %r383;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2223, %r2221, %r2225;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2226, %r380, %r2228, %r2223;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2230, %r383;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2232, %r2230, %r2234;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2235, %r380, %r2237, %r2232;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2239, %r383;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2241, %r2239, %r2243;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2244, %r380, %r2246, %r2241;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2248, %r383, %r2183;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2251, %r380, %r2180, %r2248;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2255, %r383, %r2192;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2258, %r380, %r2189, %r2255;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2262, %r383, %r2201;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2265, %r380, %r2198, %r2262;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2269, %r383, %r2210;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2272, %r380, %r2207, %r2269;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2276, %r383, %r2219;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2279, %r380, %r2216, %r2276;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2283, %r383, %r2228;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2286, %r380, %r2225, %r2283;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2290, %r383, %r2237;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2293, %r380, %r2234, %r2290;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2297, %r383, %r2246;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2300, %r380, %r2243, %r2297;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2377, %r2378}, {%r424, %r427}, {%r2181, %r2251}, {%r1304, %r1304}, %r227, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2385, %r2386}, {%r424, %r427}, {%r2190, %r2258}, {%r1304, %r1304}, %r227, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2393, %r2394}, {%r424, %r427}, {%r2199, %r2265}, {%r1304, %r1304}, %r227, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2401, %r2402}, {%r424, %r427}, {%r2208, %r2272}, {%r1304, %r1304}, %r227, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2409, %r2410}, {%r424, %r427}, {%r2217, %r2279}, {%r1304, %r1304}, %r227, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2417, %r2418}, {%r424, %r427}, {%r2226, %r2286}, {%r1304, %r1304}, %r227, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2425, %r2426}, {%r424, %r427}, {%r2235, %r2293}, {%r1304, %r1304}, %r227, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2433, %r2434}, {%r424, %r427}, {%r2244, %r2300}, {%r1304, %r1304}, %r227, 0;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2376, %r2377, %r2378, %r725;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2380, %r2377, %r2378, %r729;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2384, %r2385, %r2386, %r725;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2388, %r2385, %r2386, %r729;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2392, %r2393, %r2394, %r725;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2396, %r2393, %r2394, %r729;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2400, %r2401, %r2402, %r725;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2404, %r2401, %r2402, %r729;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2408, %r2409, %r2410, %r725;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2412, %r2409, %r2410, %r729;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2416, %r2417, %r2418, %r725;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2420, %r2417, %r2418, %r729;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2424, %r2425, %r2426, %r725;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2428, %r2425, %r2426, %r729;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2432, %r2433, %r2434, %r725;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2436, %r2433, %r2434, %r729;
	// end inline asm
	add.s16 	%rs217, %rs10, %rs269;
	add.s16 	%rs218, %rs217, -29;
	mul.hi.s16 	%rs219, %rs218, 10923;
	shr.u16 	%rs220, %rs219, 15;
	add.s16 	%rs221, %rs219, %rs220;
	mul.lo.s16 	%rs222, %rs221, 6;
	sub.s16 	%rs223, %rs218, %rs222;
	mul.wide.s16 	%r2460, %rs223, 16;
	add.s32 	%r2461, %r217, %r2460;
	mul.wide.s32 	%rd269, %r2461, 4;
	add.s64 	%rd7, %rd85, %rd269;
	st.shared.u32 	[%rd7], %r2376;
	add.s32 	%r2462, %r218, %r2460;
	mul.wide.u32 	%rd271, %r2462, 4;
	add.s64 	%rd8, %rd85, %rd271;
	st.shared.u32 	[%rd8], %r2380;
	add.s32 	%r2463, %r219, %r2460;
	mul.wide.s32 	%rd272, %r2463, 4;
	add.s64 	%rd9, %rd85, %rd272;
	st.shared.u32 	[%rd9], %r2384;
	add.s32 	%r2464, %r220, %r2460;
	mul.wide.u32 	%rd273, %r2464, 4;
	add.s64 	%rd10, %rd85, %rd273;
	st.shared.u32 	[%rd10], %r2388;
	cvt.s64.s32 	%rd274, %r2460;
	add.s64 	%rd275, %rd32, %rd274;
	shl.b64 	%rd276, %rd275, 2;
	add.s64 	%rd11, %rd85, %rd276;
	st.shared.u32 	[%rd11+32], %r2392;
	add.s32 	%r2465, %r221, %r2460;
	mul.wide.u32 	%rd277, %r2465, 4;
	add.s64 	%rd12, %rd85, %rd277;
	st.shared.u32 	[%rd12], %r2396;
	add.s32 	%r2466, %r222, %r2460;
	mul.wide.s32 	%rd278, %r2466, 4;
	add.s64 	%rd13, %rd85, %rd278;
	st.shared.u32 	[%rd13], %r2400;
	add.s32 	%r2467, %r223, %r2460;
	mul.wide.u32 	%rd279, %r2467, 4;
	add.s64 	%rd14, %rd85, %rd279;
	st.shared.u32 	[%rd14], %r2404;
	add.s16 	%rs224, %rs9, %rs269;
	add.s16 	%rs225, %rs224, -2;
	mul.hi.s16 	%rs226, %rs225, 10923;
	shr.u16 	%rs227, %rs226, 15;
	add.s16 	%rs228, %rs226, %rs227;
	mul.lo.s16 	%rs229, %rs228, 6;
	sub.s16 	%rs230, %rs225, %rs229;
	mul.wide.s16 	%r2468, %rs230, 16;
	add.s32 	%r2469, %r217, %r2468;
	mul.wide.s32 	%rd280, %r2469, 4;
	add.s64 	%rd15, %rd85, %rd280;
	st.shared.u32 	[%rd15], %r2408;
	add.s32 	%r2470, %r218, %r2468;
	mul.wide.u32 	%rd281, %r2470, 4;
	add.s64 	%rd16, %rd85, %rd281;
	st.shared.u32 	[%rd16], %r2412;
	add.s32 	%r2471, %r219, %r2468;
	mul.wide.s32 	%rd282, %r2471, 4;
	add.s64 	%rd17, %rd85, %rd282;
	st.shared.u32 	[%rd17], %r2416;
	add.s32 	%r2472, %r220, %r2468;
	mul.wide.u32 	%rd283, %r2472, 4;
	add.s64 	%rd18, %rd85, %rd283;
	st.shared.u32 	[%rd18], %r2420;
	cvt.s64.s32 	%rd284, %r2468;
	add.s64 	%rd285, %rd32, %rd284;
	shl.b64 	%rd286, %rd285, 2;
	add.s64 	%rd19, %rd85, %rd286;
	st.shared.u32 	[%rd19+32], %r2424;
	add.s32 	%r2473, %r221, %r2468;
	mul.wide.u32 	%rd287, %r2473, 4;
	add.s64 	%rd20, %rd85, %rd287;
	st.shared.u32 	[%rd20], %r2428;
	add.s32 	%r2474, %r222, %r2468;
	mul.wide.s32 	%rd288, %r2474, 4;
	add.s64 	%rd21, %rd85, %rd288;
	st.shared.u32 	[%rd21], %r2432;
	add.s32 	%r2475, %r223, %r2468;
	mul.wide.u32 	%rd289, %r2475, 4;
	add.s64 	%rd22, %rd85, %rd289;
	st.shared.u32 	[%rd22], %r2436;
	@%p290 bra 	$L__BB0_223;
	bra.uni 	$L__BB0_167;
$L__BB0_223:                            // %oksrem13924
                                        //   in Loop: Header=BB0_166 Depth=2
	st.shared.u32 	[%rd7], %r2376;
	st.shared.u32 	[%rd8], %r2380;
	st.shared.u32 	[%rd9], %r2384;
	st.shared.u32 	[%rd10], %r2388;
	st.shared.u32 	[%rd11+32], %r2392;
	st.shared.u32 	[%rd12], %r2396;
	st.shared.u32 	[%rd13], %r2400;
	st.shared.u32 	[%rd14], %r2404;
	st.shared.u32 	[%rd15], %r2408;
	st.shared.u32 	[%rd16], %r2412;
	st.shared.u32 	[%rd17], %r2416;
	st.shared.u32 	[%rd18], %r2420;
	st.shared.u32 	[%rd19+32], %r2424;
	st.shared.u32 	[%rd20], %r2428;
	st.shared.u32 	[%rd21], %r2432;
	st.shared.u32 	[%rd22], %r2436;
	bra.uni 	$L__BB0_167;
$L__BB0_224:                            // %pass18390
                                        //   in Loop: Header=BB0_166 Depth=2
	mul.lo.s32 	%r2993, %r108, 786432;
	or.b32  	%r2994, %r226, %r2993;
	cvt.u64.u32 	%rd315, %r2994;
	add.s64 	%rd316, %rd315, %rd23;
	mul.hi.s64 	%rd317, %rd316, 3074457345618258603;
	shr.u64 	%rd318, %rd317, 63;
	shr.s64 	%rd319, %rd317, 27;
	add.s64 	%rd320, %rd319, %rd318;
	setp.lt.s64 	%p296, %rd316, 0;
	mul.lo.s64 	%rd321, %rd320, 805306368;
	setp.ne.s64 	%p297, %rd321, %rd316;
	and.pred  	%p298, %p296, %p297;
	selp.s64 	%rd322, -1, 0, %p298;
	add.s64 	%rd323, %rd320, %rd322;
	mul.lo.s64 	%rd324, %rd323, -805306368;
	add.s64 	%rd325, %rd324, %rd316;
	shl.b64 	%rd326, %rd325, 2;
	add.s64 	%rd327, %rd4, %rd326;
	st.global.u32 	[%rd327], %r109;
	add.s32 	%r108, %r108, 1;
	mov.u32 	%r107, %r2953;
	mov.u32 	%r109, %r2953;
	bra.uni 	$L__BB0_168;
$L__BB0_170:                            // %L40315
	mov.u32 	%r2995, 0;
	st.global.u32 	[%rd6], %r2995;
	ret;
$L__BB0_163:                            // %post_box_union
	mov.u64 	%rd199, exception3604;
	cvta.global.u64 	%rd200, %rd199;
	{ // callseq 52, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd200;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 52
	{ // callseq 53, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd45;
	st.param.b32 	[param0+8], %r296;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 53
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_220:                            // %post_box_union9511
	mov.u64 	%rd233, exception3604;
	cvta.global.u64 	%rd234, %rd233;
	{ // callseq 54, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd234;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 54
	{ // callseq 55, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd45;
	st.param.b32 	[param0+8], %r296;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 55
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_145:                            // %L5128
	mov.u32 	%r3011, 5;
	st.global.u32 	[%rd6], %r3011;
	mov.u64 	%rd358, exception3564;
	cvta.global.u64 	%rd359, %rd358;
	{ // callseq 86, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd359;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 86
	{ // callseq 87, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd45;
	st.param.b32 	[param0+8], %r296;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 87
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_146:                            // %L5284
	mov.u32 	%r3010, 5;
	st.global.u32 	[%rd6], %r3010;
	mov.u64 	%rd356, exception3564;
	cvta.global.u64 	%rd357, %rd356;
	{ // callseq 84, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd357;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 84
	{ // callseq 85, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd45;
	st.param.b32 	[param0+8], %r296;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 85
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_147:                            // %L5440
	mov.u32 	%r3009, 5;
	st.global.u32 	[%rd6], %r3009;
	mov.u64 	%rd354, exception3564;
	cvta.global.u64 	%rd355, %rd354;
	{ // callseq 82, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd355;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 82
	{ // callseq 83, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd45;
	st.param.b32 	[param0+8], %r296;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 83
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_148:                            // %L5596
	mov.u32 	%r3008, 5;
	st.global.u32 	[%rd6], %r3008;
	mov.u64 	%rd352, exception3564;
	cvta.global.u64 	%rd353, %rd352;
	{ // callseq 80, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd353;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 80
	{ // callseq 81, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd45;
	st.param.b32 	[param0+8], %r296;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 81
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_149:                            // %L5752
	mov.u32 	%r3007, 5;
	st.global.u32 	[%rd6], %r3007;
	mov.u64 	%rd350, exception3564;
	cvta.global.u64 	%rd351, %rd350;
	{ // callseq 78, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd351;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 78
	{ // callseq 79, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd45;
	st.param.b32 	[param0+8], %r296;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 79
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_150:                            // %L5908
	mov.u32 	%r3006, 5;
	st.global.u32 	[%rd6], %r3006;
	mov.u64 	%rd348, exception3564;
	cvta.global.u64 	%rd349, %rd348;
	{ // callseq 76, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd349;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 76
	{ // callseq 77, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd45;
	st.param.b32 	[param0+8], %r296;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 77
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_151:                            // %L6064
	mov.u32 	%r3005, 5;
	st.global.u32 	[%rd6], %r3005;
	mov.u64 	%rd346, exception3564;
	cvta.global.u64 	%rd347, %rd346;
	{ // callseq 74, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd347;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 74
	{ // callseq 75, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd45;
	st.param.b32 	[param0+8], %r296;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 75
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_152:                            // %L6220
	mov.u32 	%r3004, 5;
	st.global.u32 	[%rd6], %r3004;
	mov.u64 	%rd344, exception3564;
	cvta.global.u64 	%rd345, %rd344;
	{ // callseq 72, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd345;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 72
	{ // callseq 73, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd45;
	st.param.b32 	[param0+8], %r296;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 73
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_153:                            // %L6376
	mov.u32 	%r3003, 5;
	st.global.u32 	[%rd6], %r3003;
	mov.u64 	%rd342, exception3564;
	cvta.global.u64 	%rd343, %rd342;
	{ // callseq 70, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd343;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 70
	{ // callseq 71, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd45;
	st.param.b32 	[param0+8], %r296;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 71
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_154:                            // %L6532
	mov.u32 	%r3002, 5;
	st.global.u32 	[%rd6], %r3002;
	mov.u64 	%rd340, exception3564;
	cvta.global.u64 	%rd341, %rd340;
	{ // callseq 68, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd341;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 68
	{ // callseq 69, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd45;
	st.param.b32 	[param0+8], %r296;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 69
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_155:                            // %L6714
	mov.u32 	%r3001, 5;
	st.global.u32 	[%rd6], %r3001;
	mov.u64 	%rd338, exception3564;
	cvta.global.u64 	%rd339, %rd338;
	{ // callseq 66, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd339;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 66
	{ // callseq 67, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd45;
	st.param.b32 	[param0+8], %r296;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 67
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_156:                            // %L6870
	mov.u32 	%r3000, 5;
	st.global.u32 	[%rd6], %r3000;
	mov.u64 	%rd336, exception3564;
	cvta.global.u64 	%rd337, %rd336;
	{ // callseq 64, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd337;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 64
	{ // callseq 65, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd45;
	st.param.b32 	[param0+8], %r296;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 65
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_157:                            // %L7026
	mov.u32 	%r2999, 5;
	st.global.u32 	[%rd6], %r2999;
	mov.u64 	%rd334, exception3564;
	cvta.global.u64 	%rd335, %rd334;
	{ // callseq 62, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd335;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 62
	{ // callseq 63, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd45;
	st.param.b32 	[param0+8], %r296;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 63
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_158:                            // %L7182
	mov.u32 	%r2998, 5;
	st.global.u32 	[%rd6], %r2998;
	mov.u64 	%rd332, exception3564;
	cvta.global.u64 	%rd333, %rd332;
	{ // callseq 60, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd333;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 60
	{ // callseq 61, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd45;
	st.param.b32 	[param0+8], %r296;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 61
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_159:                            // %L7338
	mov.u32 	%r2997, 5;
	st.global.u32 	[%rd6], %r2997;
	mov.u64 	%rd330, exception3564;
	cvta.global.u64 	%rd331, %rd330;
	{ // callseq 58, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd331;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 58
	{ // callseq 59, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd45;
	st.param.b32 	[param0+8], %r296;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 59
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_160:                            // %L7494
	mov.u32 	%r2996, 5;
	st.global.u32 	[%rd6], %r2996;
	mov.u64 	%rd328, exception3564;
	cvta.global.u64 	%rd329, %rd328;
	{ // callseq 56, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd329;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 56
	{ // callseq 57, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd45;
	st.param.b32 	[param0+8], %r296;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 57
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_6:                              // %L166
	mov.u32 	%r3013, 2;
	st.global.u32 	[%rd6], %r3013;
	mov.u64 	%rd362, exception3564;
	cvta.global.u64 	%rd363, %rd362;
	{ // callseq 90, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd363;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 90
	{ // callseq 91, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd45;
	st.param.b32 	[param0+8], %r296;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 91
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_12:                             // %L307
	mov.u32 	%r3012, 3;
	st.global.u32 	[%rd6], %r3012;
	mov.u64 	%rd360, exception3564;
	cvta.global.u64 	%rd361, %rd360;
	{ // callseq 88, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd361;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 88
	{ // callseq 89, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd45;
	st.param.b32 	[param0+8], %r296;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 89
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_1:                              // %L8
	mov.u64 	%rd51, exception1;
	cvta.global.u64 	%rd52, %rd51;
	{ // callseq 47, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd52;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 47
	{ // callseq 48, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd45;
	st.param.b32 	[param0+8], %r296;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 48
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_144:                            // %L1152
	add.u64 	%rd50, %SP, 0;
	add.u64 	%rd5, %SPL, 0;
	st.local.v2.u32 	[%rd5], {%r306, %r4};
	st.local.v2.u32 	[%rd5+8], {%r2, %r84};
	st.local.u32 	[%rd5+16], %r85;
	mov.u64 	%rd56, __unnamed_1;
	cvta.global.u64 	%rd57, %rd56;
	{ // callseq 49, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd57;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd50;
	.param .b32 retval0;
	call.uni (retval0), 
	vprintf, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r533, [retval0+0];
	} // callseq 49
	mov.u32 	%r535, 4;
	st.global.u32 	[%rd6], %r535;
	mov.u64 	%rd59, exception3564;
	cvta.global.u64 	%rd60, %rd59;
	{ // callseq 50, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd60;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 50
	{ // callseq 51, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd45;
	st.param.b32 	[param0+8], %r296;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 51
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
                                        // -- End function
}
