Running: J:\xilinx_ise\14.1\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o D:/vhdl_test_ise-/Mult_3/t_mul_isim_beh.exe -prj D:/vhdl_test_ise-/Mult_3/t_mul_beh.prj work.t_mul 
ISim P.15xf (signature 0xc3576ebc)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "D:/vhdl_test_ise-/Mult_3/sum.vhd" into library work
Parsing VHDL file "D:/vhdl_test_ise-/Mult_3/RS_q.vhd" into library work
Parsing VHDL file "D:/vhdl_test_ise-/Mult_3/left_shift_8_bit.vhd" into library work
Parsing VHDL file "D:/vhdl_test_ise-/Mult_3/mul_2.vhd" into library work
Parsing VHDL file "D:/vhdl_test_ise-/Mult_3/t_mul.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package numeric_std
Compiling architecture behavioral of entity RS_q [rs_q_default]
Compiling architecture behavioral of entity left_shift_8_bit [left_shift_8_bit_default]
Compiling architecture behavioral of entity sum [sum_default]
Compiling architecture behavioral of entity mul_2 [mul_2_default]
Compiling architecture behavior of entity t_mul
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 14 VHDL Units
Built simulation executable D:/vhdl_test_ise-/Mult_3/t_mul_isim_beh.exe
Fuse Memory Usage: 36752 KB
Fuse CPU Usage: 608 ms
