
exercise_2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005b34  080002a0  080002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000024c  08005dd4  08005dd4  00015dd4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08006020  08006020  00016020  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08006024  08006024  00016024  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000078  24000000  08006028  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000040a8  24000078  080060a0  00020078  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  24004120  080060a0  00024120  2**0
                  ALLOC
  8 .ARM.attributes 0000002e  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
  9 .debug_info   000190a1  00000000  00000000  000200a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 000034dd  00000000  00000000  00039147  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 000014a8  00000000  00000000  0003c628  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_ranges 00001330  00000000  00000000  0003dad0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  0003b950  00000000  00000000  0003ee00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   000163ef  00000000  00000000  0007a750  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    00178371  00000000  00000000  00090b3f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000050  00000000  00000000  00208eb0  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00005e50  00000000  00000000  00208f00  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	; (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	; (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	; (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000078 	.word	0x24000078
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08005dbc 	.word	0x08005dbc

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	; (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	; (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	; (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	2400007c 	.word	0x2400007c
 80002dc:	08005dbc 	.word	0x08005dbc

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000380:	b480      	push	{r7}
 8000382:	b085      	sub	sp, #20
 8000384:	af00      	add	r7, sp, #0
 8000386:	60f8      	str	r0, [r7, #12]
 8000388:	60b9      	str	r1, [r7, #8]
 800038a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800038c:	68fb      	ldr	r3, [r7, #12]
 800038e:	4a07      	ldr	r2, [pc, #28]	; (80003ac <vApplicationGetIdleTaskMemory+0x2c>)
 8000390:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000392:	68bb      	ldr	r3, [r7, #8]
 8000394:	4a06      	ldr	r2, [pc, #24]	; (80003b0 <vApplicationGetIdleTaskMemory+0x30>)
 8000396:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000398:	687b      	ldr	r3, [r7, #4]
 800039a:	2280      	movs	r2, #128	; 0x80
 800039c:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800039e:	bf00      	nop
 80003a0:	3714      	adds	r7, #20
 80003a2:	46bd      	mov	sp, r7
 80003a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003a8:	4770      	bx	lr
 80003aa:	bf00      	nop
 80003ac:	24000094 	.word	0x24000094
 80003b0:	24000148 	.word	0x24000148

080003b4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80003b4:	b480      	push	{r7}
 80003b6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80003b8:	4b04      	ldr	r3, [pc, #16]	; (80003cc <__NVIC_GetPriorityGrouping+0x18>)
 80003ba:	68db      	ldr	r3, [r3, #12]
 80003bc:	0a1b      	lsrs	r3, r3, #8
 80003be:	f003 0307 	and.w	r3, r3, #7
}
 80003c2:	4618      	mov	r0, r3
 80003c4:	46bd      	mov	sp, r7
 80003c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003ca:	4770      	bx	lr
 80003cc:	e000ed00 	.word	0xe000ed00

080003d0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80003d0:	b480      	push	{r7}
 80003d2:	b083      	sub	sp, #12
 80003d4:	af00      	add	r7, sp, #0
 80003d6:	4603      	mov	r3, r0
 80003d8:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80003da:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80003de:	2b00      	cmp	r3, #0
 80003e0:	db0b      	blt.n	80003fa <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80003e2:	88fb      	ldrh	r3, [r7, #6]
 80003e4:	f003 021f 	and.w	r2, r3, #31
 80003e8:	4907      	ldr	r1, [pc, #28]	; (8000408 <__NVIC_EnableIRQ+0x38>)
 80003ea:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80003ee:	095b      	lsrs	r3, r3, #5
 80003f0:	2001      	movs	r0, #1
 80003f2:	fa00 f202 	lsl.w	r2, r0, r2
 80003f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80003fa:	bf00      	nop
 80003fc:	370c      	adds	r7, #12
 80003fe:	46bd      	mov	sp, r7
 8000400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000404:	4770      	bx	lr
 8000406:	bf00      	nop
 8000408:	e000e100 	.word	0xe000e100

0800040c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800040c:	b480      	push	{r7}
 800040e:	b083      	sub	sp, #12
 8000410:	af00      	add	r7, sp, #0
 8000412:	4603      	mov	r3, r0
 8000414:	6039      	str	r1, [r7, #0]
 8000416:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8000418:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800041c:	2b00      	cmp	r3, #0
 800041e:	db0a      	blt.n	8000436 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000420:	683b      	ldr	r3, [r7, #0]
 8000422:	b2da      	uxtb	r2, r3
 8000424:	490c      	ldr	r1, [pc, #48]	; (8000458 <__NVIC_SetPriority+0x4c>)
 8000426:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800042a:	0112      	lsls	r2, r2, #4
 800042c:	b2d2      	uxtb	r2, r2
 800042e:	440b      	add	r3, r1
 8000430:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000434:	e00a      	b.n	800044c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000436:	683b      	ldr	r3, [r7, #0]
 8000438:	b2da      	uxtb	r2, r3
 800043a:	4908      	ldr	r1, [pc, #32]	; (800045c <__NVIC_SetPriority+0x50>)
 800043c:	88fb      	ldrh	r3, [r7, #6]
 800043e:	f003 030f 	and.w	r3, r3, #15
 8000442:	3b04      	subs	r3, #4
 8000444:	0112      	lsls	r2, r2, #4
 8000446:	b2d2      	uxtb	r2, r2
 8000448:	440b      	add	r3, r1
 800044a:	761a      	strb	r2, [r3, #24]
}
 800044c:	bf00      	nop
 800044e:	370c      	adds	r7, #12
 8000450:	46bd      	mov	sp, r7
 8000452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000456:	4770      	bx	lr
 8000458:	e000e100 	.word	0xe000e100
 800045c:	e000ed00 	.word	0xe000ed00

08000460 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000460:	b480      	push	{r7}
 8000462:	b089      	sub	sp, #36	; 0x24
 8000464:	af00      	add	r7, sp, #0
 8000466:	60f8      	str	r0, [r7, #12]
 8000468:	60b9      	str	r1, [r7, #8]
 800046a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800046c:	68fb      	ldr	r3, [r7, #12]
 800046e:	f003 0307 	and.w	r3, r3, #7
 8000472:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000474:	69fb      	ldr	r3, [r7, #28]
 8000476:	f1c3 0307 	rsb	r3, r3, #7
 800047a:	2b04      	cmp	r3, #4
 800047c:	bf28      	it	cs
 800047e:	2304      	movcs	r3, #4
 8000480:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000482:	69fb      	ldr	r3, [r7, #28]
 8000484:	3304      	adds	r3, #4
 8000486:	2b06      	cmp	r3, #6
 8000488:	d902      	bls.n	8000490 <NVIC_EncodePriority+0x30>
 800048a:	69fb      	ldr	r3, [r7, #28]
 800048c:	3b03      	subs	r3, #3
 800048e:	e000      	b.n	8000492 <NVIC_EncodePriority+0x32>
 8000490:	2300      	movs	r3, #0
 8000492:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000494:	f04f 32ff 	mov.w	r2, #4294967295
 8000498:	69bb      	ldr	r3, [r7, #24]
 800049a:	fa02 f303 	lsl.w	r3, r2, r3
 800049e:	43da      	mvns	r2, r3
 80004a0:	68bb      	ldr	r3, [r7, #8]
 80004a2:	401a      	ands	r2, r3
 80004a4:	697b      	ldr	r3, [r7, #20]
 80004a6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80004a8:	f04f 31ff 	mov.w	r1, #4294967295
 80004ac:	697b      	ldr	r3, [r7, #20]
 80004ae:	fa01 f303 	lsl.w	r3, r1, r3
 80004b2:	43d9      	mvns	r1, r3
 80004b4:	687b      	ldr	r3, [r7, #4]
 80004b6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80004b8:	4313      	orrs	r3, r2
         );
}
 80004ba:	4618      	mov	r0, r3
 80004bc:	3724      	adds	r7, #36	; 0x24
 80004be:	46bd      	mov	sp, r7
 80004c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004c4:	4770      	bx	lr

080004c6 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 80004c6:	b480      	push	{r7}
 80004c8:	b083      	sub	sp, #12
 80004ca:	af00      	add	r7, sp, #0
 80004cc:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80004ce:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80004d2:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 80004d6:	f003 0301 	and.w	r3, r3, #1
 80004da:	2b00      	cmp	r3, #0
 80004dc:	d013      	beq.n	8000506 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80004de:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80004e2:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 80004e6:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80004ea:	2b00      	cmp	r3, #0
 80004ec:	d00b      	beq.n	8000506 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80004ee:	e000      	b.n	80004f2 <ITM_SendChar+0x2c>
    {
      __NOP();
 80004f0:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80004f2:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80004f6:	681b      	ldr	r3, [r3, #0]
 80004f8:	2b00      	cmp	r3, #0
 80004fa:	d0f9      	beq.n	80004f0 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80004fc:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000500:	687a      	ldr	r2, [r7, #4]
 8000502:	b2d2      	uxtb	r2, r2
 8000504:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8000506:	687b      	ldr	r3, [r7, #4]
}
 8000508:	4618      	mov	r0, r3
 800050a:	370c      	adds	r7, #12
 800050c:	46bd      	mov	sp, r7
 800050e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000512:	4770      	bx	lr

08000514 <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 8000514:	b480      	push	{r7}
 8000516:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8000518:	4b05      	ldr	r3, [pc, #20]	; (8000530 <LL_RCC_HSI_Enable+0x1c>)
 800051a:	681b      	ldr	r3, [r3, #0]
 800051c:	4a04      	ldr	r2, [pc, #16]	; (8000530 <LL_RCC_HSI_Enable+0x1c>)
 800051e:	f043 0301 	orr.w	r3, r3, #1
 8000522:	6013      	str	r3, [r2, #0]
}
 8000524:	bf00      	nop
 8000526:	46bd      	mov	sp, r7
 8000528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800052c:	4770      	bx	lr
 800052e:	bf00      	nop
 8000530:	58024400 	.word	0x58024400

08000534 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 8000534:	b480      	push	{r7}
 8000536:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY))?1UL:0UL);
 8000538:	4b06      	ldr	r3, [pc, #24]	; (8000554 <LL_RCC_HSI_IsReady+0x20>)
 800053a:	681b      	ldr	r3, [r3, #0]
 800053c:	f003 0304 	and.w	r3, r3, #4
 8000540:	2b04      	cmp	r3, #4
 8000542:	d101      	bne.n	8000548 <LL_RCC_HSI_IsReady+0x14>
 8000544:	2301      	movs	r3, #1
 8000546:	e000      	b.n	800054a <LL_RCC_HSI_IsReady+0x16>
 8000548:	2300      	movs	r3, #0
}
 800054a:	4618      	mov	r0, r3
 800054c:	46bd      	mov	sp, r7
 800054e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000552:	4770      	bx	lr
 8000554:	58024400 	.word	0x58024400

08000558 <LL_RCC_HSI_SetDivider>:
  *         @arg @ref LL_RCC_HSI_DIV4
  *         @arg @ref LL_RCC_HSI_DIV8
  * @retval None.
  */
__STATIC_INLINE void LL_RCC_HSI_SetDivider(uint32_t Divider)
{
 8000558:	b480      	push	{r7}
 800055a:	b083      	sub	sp, #12
 800055c:	af00      	add	r7, sp, #0
 800055e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_HSIDIV, Divider);
 8000560:	4b06      	ldr	r3, [pc, #24]	; (800057c <LL_RCC_HSI_SetDivider+0x24>)
 8000562:	681b      	ldr	r3, [r3, #0]
 8000564:	f023 0218 	bic.w	r2, r3, #24
 8000568:	4904      	ldr	r1, [pc, #16]	; (800057c <LL_RCC_HSI_SetDivider+0x24>)
 800056a:	687b      	ldr	r3, [r7, #4]
 800056c:	4313      	orrs	r3, r2
 800056e:	600b      	str	r3, [r1, #0]
}
 8000570:	bf00      	nop
 8000572:	370c      	adds	r7, #12
 8000574:	46bd      	mov	sp, r7
 8000576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800057a:	4770      	bx	lr
 800057c:	58024400 	.word	0x58024400

08000580 <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll HSICFGR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value can be a value between 0 and 127 (63 for Cut1.x)
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 8000580:	b480      	push	{r7}
 8000582:	b083      	sub	sp, #12
 8000584:	af00      	add	r7, sp, #0
 8000586:	6078      	str	r0, [r7, #4]
#if defined(RCC_VER_X)
  if ((DBGMCU->IDCODE & 0xF0000000U) == 0x10000000U)
 8000588:	4b0f      	ldr	r3, [pc, #60]	; (80005c8 <LL_RCC_HSI_SetCalibTrimming+0x48>)
 800058a:	681b      	ldr	r3, [r3, #0]
 800058c:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8000590:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8000594:	d109      	bne.n	80005aa <LL_RCC_HSI_SetCalibTrimming+0x2a>
  {
    /* STM32H7 Rev.Y */
    MODIFY_REG(RCC->HSICFGR, 0x3F000U, Value << 12U);
 8000596:	4b0d      	ldr	r3, [pc, #52]	; (80005cc <LL_RCC_HSI_SetCalibTrimming+0x4c>)
 8000598:	685b      	ldr	r3, [r3, #4]
 800059a:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800059e:	687b      	ldr	r3, [r7, #4]
 80005a0:	031b      	lsls	r3, r3, #12
 80005a2:	490a      	ldr	r1, [pc, #40]	; (80005cc <LL_RCC_HSI_SetCalibTrimming+0x4c>)
 80005a4:	4313      	orrs	r3, r2
 80005a6:	604b      	str	r3, [r1, #4]
    MODIFY_REG(RCC->HSICFGR, RCC_HSICFGR_HSITRIM, Value << RCC_HSICFGR_HSITRIM_Pos);
  }
#else
    MODIFY_REG(RCC->HSICFGR, RCC_HSICFGR_HSITRIM, Value << RCC_HSICFGR_HSITRIM_Pos);
#endif /* RCC_VER_X */
}
 80005a8:	e008      	b.n	80005bc <LL_RCC_HSI_SetCalibTrimming+0x3c>
    MODIFY_REG(RCC->HSICFGR, RCC_HSICFGR_HSITRIM, Value << RCC_HSICFGR_HSITRIM_Pos);
 80005aa:	4b08      	ldr	r3, [pc, #32]	; (80005cc <LL_RCC_HSI_SetCalibTrimming+0x4c>)
 80005ac:	685b      	ldr	r3, [r3, #4]
 80005ae:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80005b2:	687b      	ldr	r3, [r7, #4]
 80005b4:	061b      	lsls	r3, r3, #24
 80005b6:	4905      	ldr	r1, [pc, #20]	; (80005cc <LL_RCC_HSI_SetCalibTrimming+0x4c>)
 80005b8:	4313      	orrs	r3, r2
 80005ba:	604b      	str	r3, [r1, #4]
}
 80005bc:	bf00      	nop
 80005be:	370c      	adds	r7, #12
 80005c0:	46bd      	mov	sp, r7
 80005c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c6:	4770      	bx	lr
 80005c8:	5c001000 	.word	0x5c001000
 80005cc:	58024400 	.word	0x58024400

080005d0 <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL1
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 80005d0:	b480      	push	{r7}
 80005d2:	b083      	sub	sp, #12
 80005d4:	af00      	add	r7, sp, #0
 80005d6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 80005d8:	4b06      	ldr	r3, [pc, #24]	; (80005f4 <LL_RCC_SetSysClkSource+0x24>)
 80005da:	691b      	ldr	r3, [r3, #16]
 80005dc:	f023 0207 	bic.w	r2, r3, #7
 80005e0:	4904      	ldr	r1, [pc, #16]	; (80005f4 <LL_RCC_SetSysClkSource+0x24>)
 80005e2:	687b      	ldr	r3, [r7, #4]
 80005e4:	4313      	orrs	r3, r2
 80005e6:	610b      	str	r3, [r1, #16]
}
 80005e8:	bf00      	nop
 80005ea:	370c      	adds	r7, #12
 80005ec:	46bd      	mov	sp, r7
 80005ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005f2:	4770      	bx	lr
 80005f4:	58024400 	.word	0x58024400

080005f8 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_CSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL1
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 80005f8:	b480      	push	{r7}
 80005fa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80005fc:	4b04      	ldr	r3, [pc, #16]	; (8000610 <LL_RCC_GetSysClkSource+0x18>)
 80005fe:	691b      	ldr	r3, [r3, #16]
 8000600:	f003 0338 	and.w	r3, r3, #56	; 0x38
}
 8000604:	4618      	mov	r0, r3
 8000606:	46bd      	mov	sp, r7
 8000608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800060c:	4770      	bx	lr
 800060e:	bf00      	nop
 8000610:	58024400 	.word	0x58024400

08000614 <LL_RCC_SetSysPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysPrescaler(uint32_t Prescaler)
{
 8000614:	b480      	push	{r7}
 8000616:	b083      	sub	sp, #12
 8000618:	af00      	add	r7, sp, #0
 800061a:	6078      	str	r0, [r7, #4]
#if defined(RCC_D1CFGR_D1CPRE)
  MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, Prescaler);
 800061c:	4b06      	ldr	r3, [pc, #24]	; (8000638 <LL_RCC_SetSysPrescaler+0x24>)
 800061e:	699b      	ldr	r3, [r3, #24]
 8000620:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8000624:	4904      	ldr	r1, [pc, #16]	; (8000638 <LL_RCC_SetSysPrescaler+0x24>)
 8000626:	687b      	ldr	r3, [r7, #4]
 8000628:	4313      	orrs	r3, r2
 800062a:	618b      	str	r3, [r1, #24]
#else
  MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, Prescaler);
#endif /* RCC_D1CFGR_D1CPRE */
}
 800062c:	bf00      	nop
 800062e:	370c      	adds	r7, #12
 8000630:	46bd      	mov	sp, r7
 8000632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000636:	4770      	bx	lr
 8000638:	58024400 	.word	0x58024400

0800063c <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_AHB_DIV_256
  *         @arg @ref LL_RCC_AHB_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 800063c:	b480      	push	{r7}
 800063e:	b083      	sub	sp, #12
 8000640:	af00      	add	r7, sp, #0
 8000642:	6078      	str	r0, [r7, #4]
#if defined(RCC_D1CFGR_HPRE)
  MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, Prescaler);
 8000644:	4b06      	ldr	r3, [pc, #24]	; (8000660 <LL_RCC_SetAHBPrescaler+0x24>)
 8000646:	699b      	ldr	r3, [r3, #24]
 8000648:	f023 020f 	bic.w	r2, r3, #15
 800064c:	4904      	ldr	r1, [pc, #16]	; (8000660 <LL_RCC_SetAHBPrescaler+0x24>)
 800064e:	687b      	ldr	r3, [r7, #4]
 8000650:	4313      	orrs	r3, r2
 8000652:	618b      	str	r3, [r1, #24]
#else
  MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_HPRE, Prescaler);
#endif /* RCC_D1CFGR_HPRE */
}
 8000654:	bf00      	nop
 8000656:	370c      	adds	r7, #12
 8000658:	46bd      	mov	sp, r7
 800065a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800065e:	4770      	bx	lr
 8000660:	58024400 	.word	0x58024400

08000664 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 8000664:	b480      	push	{r7}
 8000666:	b083      	sub	sp, #12
 8000668:	af00      	add	r7, sp, #0
 800066a:	6078      	str	r0, [r7, #4]
#if defined(RCC_D2CFGR_D2PPRE1)
  MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, Prescaler);
 800066c:	4b06      	ldr	r3, [pc, #24]	; (8000688 <LL_RCC_SetAPB1Prescaler+0x24>)
 800066e:	69db      	ldr	r3, [r3, #28]
 8000670:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8000674:	4904      	ldr	r1, [pc, #16]	; (8000688 <LL_RCC_SetAPB1Prescaler+0x24>)
 8000676:	687b      	ldr	r3, [r7, #4]
 8000678:	4313      	orrs	r3, r2
 800067a:	61cb      	str	r3, [r1, #28]
#else
  MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, Prescaler);
#endif /* RCC_D2CFGR_D2PPRE1 */
}
 800067c:	bf00      	nop
 800067e:	370c      	adds	r7, #12
 8000680:	46bd      	mov	sp, r7
 8000682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000686:	4770      	bx	lr
 8000688:	58024400 	.word	0x58024400

0800068c <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 800068c:	b480      	push	{r7}
 800068e:	b083      	sub	sp, #12
 8000690:	af00      	add	r7, sp, #0
 8000692:	6078      	str	r0, [r7, #4]
#if defined(RCC_D2CFGR_D2PPRE2)
  MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, Prescaler);
 8000694:	4b06      	ldr	r3, [pc, #24]	; (80006b0 <LL_RCC_SetAPB2Prescaler+0x24>)
 8000696:	69db      	ldr	r3, [r3, #28]
 8000698:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800069c:	4904      	ldr	r1, [pc, #16]	; (80006b0 <LL_RCC_SetAPB2Prescaler+0x24>)
 800069e:	687b      	ldr	r3, [r7, #4]
 80006a0:	4313      	orrs	r3, r2
 80006a2:	61cb      	str	r3, [r1, #28]
#else
  MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE2, Prescaler);
#endif /* RCC_D2CFGR_D2PPRE2 */
}
 80006a4:	bf00      	nop
 80006a6:	370c      	adds	r7, #12
 80006a8:	46bd      	mov	sp, r7
 80006aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ae:	4770      	bx	lr
 80006b0:	58024400 	.word	0x58024400

080006b4 <LL_RCC_SetAPB3Prescaler>:
  *         @arg @ref LL_RCC_APB3_DIV_8
  *         @arg @ref LL_RCC_APB3_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB3Prescaler(uint32_t Prescaler)
{
 80006b4:	b480      	push	{r7}
 80006b6:	b083      	sub	sp, #12
 80006b8:	af00      	add	r7, sp, #0
 80006ba:	6078      	str	r0, [r7, #4]
#if defined(RCC_D1CFGR_D1PPRE)
  MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, Prescaler);
 80006bc:	4b06      	ldr	r3, [pc, #24]	; (80006d8 <LL_RCC_SetAPB3Prescaler+0x24>)
 80006be:	699b      	ldr	r3, [r3, #24]
 80006c0:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80006c4:	4904      	ldr	r1, [pc, #16]	; (80006d8 <LL_RCC_SetAPB3Prescaler+0x24>)
 80006c6:	687b      	ldr	r3, [r7, #4]
 80006c8:	4313      	orrs	r3, r2
 80006ca:	618b      	str	r3, [r1, #24]
#else
  MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDPPRE, Prescaler);
#endif /* RCC_D1CFGR_D1PPRE */
}
 80006cc:	bf00      	nop
 80006ce:	370c      	adds	r7, #12
 80006d0:	46bd      	mov	sp, r7
 80006d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006d6:	4770      	bx	lr
 80006d8:	58024400 	.word	0x58024400

080006dc <LL_RCC_SetAPB4Prescaler>:
  *         @arg @ref LL_RCC_APB4_DIV_8
  *         @arg @ref LL_RCC_APB4_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB4Prescaler(uint32_t Prescaler)
{
 80006dc:	b480      	push	{r7}
 80006de:	b083      	sub	sp, #12
 80006e0:	af00      	add	r7, sp, #0
 80006e2:	6078      	str	r0, [r7, #4]
#if defined(RCC_D3CFGR_D3PPRE)
  MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, Prescaler);
 80006e4:	4b06      	ldr	r3, [pc, #24]	; (8000700 <LL_RCC_SetAPB4Prescaler+0x24>)
 80006e6:	6a1b      	ldr	r3, [r3, #32]
 80006e8:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80006ec:	4904      	ldr	r1, [pc, #16]	; (8000700 <LL_RCC_SetAPB4Prescaler+0x24>)
 80006ee:	687b      	ldr	r3, [r7, #4]
 80006f0:	4313      	orrs	r3, r2
 80006f2:	620b      	str	r3, [r1, #32]
#else
  MODIFY_REG(RCC->SRDCFGR, RCC_SRDCFGR_SRDPPRE, Prescaler);
#endif /* RCC_D3CFGR_D3PPRE */
}
 80006f4:	bf00      	nop
 80006f6:	370c      	adds	r7, #12
 80006f8:	46bd      	mov	sp, r7
 80006fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006fe:	4770      	bx	lr
 8000700:	58024400 	.word	0x58024400

08000704 <LL_AHB4_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB4_GRP1_EnableClock(uint32_t Periphs)
{
 8000704:	b480      	push	{r7}
 8000706:	b085      	sub	sp, #20
 8000708:	af00      	add	r7, sp, #0
 800070a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB4ENR, Periphs);
 800070c:	4b0a      	ldr	r3, [pc, #40]	; (8000738 <LL_AHB4_GRP1_EnableClock+0x34>)
 800070e:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8000712:	4909      	ldr	r1, [pc, #36]	; (8000738 <LL_AHB4_GRP1_EnableClock+0x34>)
 8000714:	687b      	ldr	r3, [r7, #4]
 8000716:	4313      	orrs	r3, r2
 8000718:	f8c1 30e0 	str.w	r3, [r1, #224]	; 0xe0
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB4ENR, Periphs);
 800071c:	4b06      	ldr	r3, [pc, #24]	; (8000738 <LL_AHB4_GRP1_EnableClock+0x34>)
 800071e:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8000722:	687b      	ldr	r3, [r7, #4]
 8000724:	4013      	ands	r3, r2
 8000726:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000728:	68fb      	ldr	r3, [r7, #12]
}
 800072a:	bf00      	nop
 800072c:	3714      	adds	r7, #20
 800072e:	46bd      	mov	sp, r7
 8000730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000734:	4770      	bx	lr
 8000736:	bf00      	nop
 8000738:	58024400 	.word	0x58024400

0800073c <LL_SYSCFG_SetEXTISource>:
  *         @arg @ref LL_SYSCFG_EXTI_LINE14
  *         @arg @ref LL_SYSCFG_EXTI_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
{
 800073c:	b480      	push	{r7}
 800073e:	b087      	sub	sp, #28
 8000740:	af00      	add	r7, sp, #0
 8000742:	6078      	str	r0, [r7, #4]
 8000744:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SYSCFG->EXTICR[Line & 0x3U], (Line >> 16U), Port << ((POSITION_VAL(Line >> 16U)) & 31U));
 8000746:	4a18      	ldr	r2, [pc, #96]	; (80007a8 <LL_SYSCFG_SetEXTISource+0x6c>)
 8000748:	683b      	ldr	r3, [r7, #0]
 800074a:	f003 0303 	and.w	r3, r3, #3
 800074e:	3302      	adds	r3, #2
 8000750:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000754:	683b      	ldr	r3, [r7, #0]
 8000756:	0c1b      	lsrs	r3, r3, #16
 8000758:	43db      	mvns	r3, r3
 800075a:	ea02 0103 	and.w	r1, r2, r3
 800075e:	683b      	ldr	r3, [r7, #0]
 8000760:	0c1b      	lsrs	r3, r3, #16
 8000762:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000764:	693b      	ldr	r3, [r7, #16]
 8000766:	fa93 f3a3 	rbit	r3, r3
 800076a:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800076c:	68fb      	ldr	r3, [r7, #12]
 800076e:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8000770:	697b      	ldr	r3, [r7, #20]
 8000772:	2b00      	cmp	r3, #0
 8000774:	d101      	bne.n	800077a <LL_SYSCFG_SetEXTISource+0x3e>
  {
    return 32U;
 8000776:	2320      	movs	r3, #32
 8000778:	e003      	b.n	8000782 <LL_SYSCFG_SetEXTISource+0x46>
  }
  return __builtin_clz(value);
 800077a:	697b      	ldr	r3, [r7, #20]
 800077c:	fab3 f383 	clz	r3, r3
 8000780:	b2db      	uxtb	r3, r3
 8000782:	f003 031f 	and.w	r3, r3, #31
 8000786:	687a      	ldr	r2, [r7, #4]
 8000788:	409a      	lsls	r2, r3
 800078a:	4807      	ldr	r0, [pc, #28]	; (80007a8 <LL_SYSCFG_SetEXTISource+0x6c>)
 800078c:	683b      	ldr	r3, [r7, #0]
 800078e:	f003 0303 	and.w	r3, r3, #3
 8000792:	430a      	orrs	r2, r1
 8000794:	3302      	adds	r3, #2
 8000796:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 800079a:	bf00      	nop
 800079c:	371c      	adds	r7, #28
 800079e:	46bd      	mov	sp, r7
 80007a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a4:	4770      	bx	lr
 80007a6:	bf00      	nop
 80007a8:	58000400 	.word	0x58000400

080007ac <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_6
  *         @arg @ref LL_FLASH_LATENCY_7
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 80007ac:	b480      	push	{r7}
 80007ae:	b083      	sub	sp, #12
 80007b0:	af00      	add	r7, sp, #0
 80007b2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 80007b4:	4b06      	ldr	r3, [pc, #24]	; (80007d0 <LL_FLASH_SetLatency+0x24>)
 80007b6:	681b      	ldr	r3, [r3, #0]
 80007b8:	f023 020f 	bic.w	r2, r3, #15
 80007bc:	4904      	ldr	r1, [pc, #16]	; (80007d0 <LL_FLASH_SetLatency+0x24>)
 80007be:	687b      	ldr	r3, [r7, #4]
 80007c0:	4313      	orrs	r3, r2
 80007c2:	600b      	str	r3, [r1, #0]
}
 80007c4:	bf00      	nop
 80007c6:	370c      	adds	r7, #12
 80007c8:	46bd      	mov	sp, r7
 80007ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ce:	4770      	bx	lr
 80007d0:	52002000 	.word	0x52002000

080007d4 <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_5
  *         @arg @ref LL_FLASH_LATENCY_6
  *         @arg @ref LL_FLASH_LATENCY_7
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 80007d4:	b480      	push	{r7}
 80007d6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 80007d8:	4b04      	ldr	r3, [pc, #16]	; (80007ec <LL_FLASH_GetLatency+0x18>)
 80007da:	681b      	ldr	r3, [r3, #0]
 80007dc:	f003 030f 	and.w	r3, r3, #15
}
 80007e0:	4618      	mov	r0, r3
 80007e2:	46bd      	mov	sp, r7
 80007e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007e8:	4770      	bx	lr
 80007ea:	bf00      	nop
 80007ec:	52002000 	.word	0x52002000

080007f0 <LL_PWR_ConfigSupply>:
  *         @arg @ref LL_PWR_LDO_SUPPLY
  *         @arg @ref LL_PWR_EXTERNAL_SOURCE_SUPPLY
  * @retval None
  */
__STATIC_INLINE void LL_PWR_ConfigSupply(uint32_t SupplySource)
{
 80007f0:	b480      	push	{r7}
 80007f2:	b083      	sub	sp, #12
 80007f4:	af00      	add	r7, sp, #0
 80007f6:	6078      	str	r0, [r7, #4]
  /* Set the power supply configuration */
  MODIFY_REG(PWR->CR3, (PWR_CR3_SCUEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS), SupplySource);
 80007f8:	4b06      	ldr	r3, [pc, #24]	; (8000814 <LL_PWR_ConfigSupply+0x24>)
 80007fa:	68db      	ldr	r3, [r3, #12]
 80007fc:	f023 0207 	bic.w	r2, r3, #7
 8000800:	4904      	ldr	r1, [pc, #16]	; (8000814 <LL_PWR_ConfigSupply+0x24>)
 8000802:	687b      	ldr	r3, [r7, #4]
 8000804:	4313      	orrs	r3, r2
 8000806:	60cb      	str	r3, [r1, #12]
}
 8000808:	bf00      	nop
 800080a:	370c      	adds	r7, #12
 800080c:	46bd      	mov	sp, r7
 800080e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000812:	4770      	bx	lr
 8000814:	58024800 	.word	0x58024800

08000818 <LL_PWR_SetRegulVoltageScaling>:
  * @note   For all H7 lines except STM32H7Axxx and STM32H7Bxxx lines, VOS0
  *         is applied when PWR_D3CR_VOS[1:0] = 0b11 and  SYSCFG_PWRCR_ODEN = 0b1.
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling)
{
 8000818:	b480      	push	{r7}
 800081a:	b083      	sub	sp, #12
 800081c:	af00      	add	r7, sp, #0
 800081e:	6078      	str	r0, [r7, #4]
#if defined (PWR_CPUCR_PDDS_D2)
  MODIFY_REG(PWR->D3CR, PWR_D3CR_VOS, VoltageScaling);
 8000820:	4b06      	ldr	r3, [pc, #24]	; (800083c <LL_PWR_SetRegulVoltageScaling+0x24>)
 8000822:	699b      	ldr	r3, [r3, #24]
 8000824:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8000828:	4904      	ldr	r1, [pc, #16]	; (800083c <LL_PWR_SetRegulVoltageScaling+0x24>)
 800082a:	687b      	ldr	r3, [r7, #4]
 800082c:	4313      	orrs	r3, r2
 800082e:	618b      	str	r3, [r1, #24]
#else
  MODIFY_REG(PWR->SRDCR, PWR_SRDCR_VOS, VoltageScaling);
#endif /* PWR_CPUCR_PDDS_D2 */
}
 8000830:	bf00      	nop
 8000832:	370c      	adds	r7, #12
 8000834:	46bd      	mov	sp, r7
 8000836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800083a:	4770      	bx	lr
 800083c:	58024800 	.word	0x58024800

08000840 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 8000840:	b480      	push	{r7}
 8000842:	b085      	sub	sp, #20
 8000844:	af00      	add	r7, sp, #0
 8000846:	60f8      	str	r0, [r7, #12]
 8000848:	60b9      	str	r1, [r7, #8]
 800084a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODE0), ((Pin * Pin) * Mode));
 800084c:	68fb      	ldr	r3, [r7, #12]
 800084e:	6819      	ldr	r1, [r3, #0]
 8000850:	68bb      	ldr	r3, [r7, #8]
 8000852:	fb03 f203 	mul.w	r2, r3, r3
 8000856:	4613      	mov	r3, r2
 8000858:	005b      	lsls	r3, r3, #1
 800085a:	4413      	add	r3, r2
 800085c:	43db      	mvns	r3, r3
 800085e:	ea01 0203 	and.w	r2, r1, r3
 8000862:	68bb      	ldr	r3, [r7, #8]
 8000864:	fb03 f303 	mul.w	r3, r3, r3
 8000868:	6879      	ldr	r1, [r7, #4]
 800086a:	fb01 f303 	mul.w	r3, r1, r3
 800086e:	431a      	orrs	r2, r3
 8000870:	68fb      	ldr	r3, [r7, #12]
 8000872:	601a      	str	r2, [r3, #0]
}
 8000874:	bf00      	nop
 8000876:	3714      	adds	r7, #20
 8000878:	46bd      	mov	sp, r7
 800087a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800087e:	4770      	bx	lr

08000880 <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 8000880:	b480      	push	{r7}
 8000882:	b085      	sub	sp, #20
 8000884:	af00      	add	r7, sp, #0
 8000886:	60f8      	str	r0, [r7, #12]
 8000888:	60b9      	str	r1, [r7, #8]
 800088a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPD0), ((Pin * Pin) * Pull));
 800088c:	68fb      	ldr	r3, [r7, #12]
 800088e:	68d9      	ldr	r1, [r3, #12]
 8000890:	68bb      	ldr	r3, [r7, #8]
 8000892:	fb03 f203 	mul.w	r2, r3, r3
 8000896:	4613      	mov	r3, r2
 8000898:	005b      	lsls	r3, r3, #1
 800089a:	4413      	add	r3, r2
 800089c:	43db      	mvns	r3, r3
 800089e:	ea01 0203 	and.w	r2, r1, r3
 80008a2:	68bb      	ldr	r3, [r7, #8]
 80008a4:	fb03 f303 	mul.w	r3, r3, r3
 80008a8:	6879      	ldr	r1, [r7, #4]
 80008aa:	fb01 f303 	mul.w	r3, r1, r3
 80008ae:	431a      	orrs	r2, r3
 80008b0:	68fb      	ldr	r3, [r7, #12]
 80008b2:	60da      	str	r2, [r3, #12]
}
 80008b4:	bf00      	nop
 80008b6:	3714      	adds	r7, #20
 80008b8:	46bd      	mov	sp, r7
 80008ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008be:	4770      	bx	lr

080008c0 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 80008c0:	b480      	push	{r7}
 80008c2:	b083      	sub	sp, #12
 80008c4:	af00      	add	r7, sp, #0
 80008c6:	6078      	str	r0, [r7, #4]
 80008c8:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask << 16U);
 80008ca:	683b      	ldr	r3, [r7, #0]
 80008cc:	041a      	lsls	r2, r3, #16
 80008ce:	687b      	ldr	r3, [r7, #4]
 80008d0:	619a      	str	r2, [r3, #24]
}
 80008d2:	bf00      	nop
 80008d4:	370c      	adds	r7, #12
 80008d6:	46bd      	mov	sp, r7
 80008d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008dc:	4770      	bx	lr

080008de <_write>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

int _write(int file, char *ptr, int len)
{
 80008de:	b580      	push	{r7, lr}
 80008e0:	b086      	sub	sp, #24
 80008e2:	af00      	add	r7, sp, #0
 80008e4:	60f8      	str	r0, [r7, #12]
 80008e6:	60b9      	str	r1, [r7, #8]
 80008e8:	607a      	str	r2, [r7, #4]
	/* Implement your write code here, this is used by puts and printf for example */
	int i=0;
 80008ea:	2300      	movs	r3, #0
 80008ec:	617b      	str	r3, [r7, #20]
	for(i=0 ; i<len ; i++)	ITM_SendChar((*ptr++));
 80008ee:	2300      	movs	r3, #0
 80008f0:	617b      	str	r3, [r7, #20]
 80008f2:	e009      	b.n	8000908 <_write+0x2a>
 80008f4:	68bb      	ldr	r3, [r7, #8]
 80008f6:	1c5a      	adds	r2, r3, #1
 80008f8:	60ba      	str	r2, [r7, #8]
 80008fa:	781b      	ldrb	r3, [r3, #0]
 80008fc:	4618      	mov	r0, r3
 80008fe:	f7ff fde2 	bl	80004c6 <ITM_SendChar>
 8000902:	697b      	ldr	r3, [r7, #20]
 8000904:	3301      	adds	r3, #1
 8000906:	617b      	str	r3, [r7, #20]
 8000908:	697a      	ldr	r2, [r7, #20]
 800090a:	687b      	ldr	r3, [r7, #4]
 800090c:	429a      	cmp	r2, r3
 800090e:	dbf1      	blt.n	80008f4 <_write+0x16>

	return len;
 8000910:	687b      	ldr	r3, [r7, #4]
}
 8000912:	4618      	mov	r0, r3
 8000914:	3718      	adds	r7, #24
 8000916:	46bd      	mov	sp, r7
 8000918:	bd80      	pop	{r7, pc}
	...

0800091c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800091c:	b5b0      	push	{r4, r5, r7, lr}
 800091e:	b09c      	sub	sp, #112	; 0x70
 8000920:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

	printf("Entered main function\n\n");
 8000922:	4845      	ldr	r0, [pc, #276]	; (8000a38 <main+0x11c>)
 8000924:	f004 fbee 	bl	8005104 <puts>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000928:	f000 fcfa 	bl	8001320 <HAL_Init>

  /* USER CODE BEGIN Init */
  printf("Seriously entered main function1\n\n");
 800092c:	4843      	ldr	r0, [pc, #268]	; (8000a3c <main+0x120>)
 800092e:	f004 fbe9 	bl	8005104 <puts>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000932:	f000 f8ab 	bl	8000a8c <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  printf("Seriously entered main function2\n\n");
 8000936:	4842      	ldr	r0, [pc, #264]	; (8000a40 <main+0x124>)
 8000938:	f004 fbe4 	bl	8005104 <puts>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800093c:	f000 f904 	bl	8000b48 <MX_GPIO_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 8000940:	f000 f8ee 	bl	8000b20 <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */
  printf("Seriously entered main function3\n\n");
 8000944:	483f      	ldr	r0, [pc, #252]	; (8000a44 <main+0x128>)
 8000946:	f004 fbdd 	bl	8005104 <puts>
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* USER CODE BEGIN RTOS_SEMAPHORES */
  /* add semaphores, ... */
  printf("Creating semaphores\n");
 800094a:	483f      	ldr	r0, [pc, #252]	; (8000a48 <main+0x12c>)
 800094c:	f004 fbda 	bl	8005104 <puts>

  xEvent_ButtonISR = xSemaphoreCreateBinary();
 8000950:	2203      	movs	r2, #3
 8000952:	2100      	movs	r1, #0
 8000954:	2001      	movs	r0, #1
 8000956:	f002 f941 	bl	8002bdc <xQueueGenericCreate>
 800095a:	4603      	mov	r3, r0
 800095c:	4a3b      	ldr	r2, [pc, #236]	; (8000a4c <main+0x130>)
 800095e:	6013      	str	r3, [r2, #0]
  xEvent_ButtonPressed = xSemaphoreCreateBinary();
 8000960:	2203      	movs	r2, #3
 8000962:	2100      	movs	r1, #0
 8000964:	2001      	movs	r0, #1
 8000966:	f002 f939 	bl	8002bdc <xQueueGenericCreate>
 800096a:	4603      	mov	r3, r0
 800096c:	4a38      	ldr	r2, [pc, #224]	; (8000a50 <main+0x134>)
 800096e:	6013      	str	r3, [r2, #0]
  xEvent_CounterOVF = xSemaphoreCreateBinary();
 8000970:	2203      	movs	r2, #3
 8000972:	2100      	movs	r1, #0
 8000974:	2001      	movs	r0, #1
 8000976:	f002 f931 	bl	8002bdc <xQueueGenericCreate>
 800097a:	4603      	mov	r3, r0
 800097c:	4a35      	ldr	r2, [pc, #212]	; (8000a54 <main+0x138>)
 800097e:	6013      	str	r3, [r2, #0]

  printf("Created semaphores\n");
 8000980:	4835      	ldr	r0, [pc, #212]	; (8000a58 <main+0x13c>)
 8000982:	f004 fbbf 	bl	8005104 <puts>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8000986:	4b35      	ldr	r3, [pc, #212]	; (8000a5c <main+0x140>)
 8000988:	f107 0454 	add.w	r4, r7, #84	; 0x54
 800098c:	461d      	mov	r5, r3
 800098e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000990:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000992:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000996:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 800099a:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800099e:	2100      	movs	r1, #0
 80009a0:	4618      	mov	r0, r3
 80009a2:	f001 ff9e 	bl	80028e2 <osThreadCreate>
 80009a6:	4603      	mov	r3, r0
 80009a8:	4a2d      	ldr	r2, [pc, #180]	; (8000a60 <main+0x144>)
 80009aa:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  printf("Creating tasks\n");
 80009ac:	482d      	ldr	r0, [pc, #180]	; (8000a64 <main+0x148>)
 80009ae:	f004 fba9 	bl	8005104 <puts>
  osThreadDef(LDTask, StartLedTask, osPriorityHigh, 0, 128);
 80009b2:	4b2d      	ldr	r3, [pc, #180]	; (8000a68 <main+0x14c>)
 80009b4:	f107 0438 	add.w	r4, r7, #56	; 0x38
 80009b8:	461d      	mov	r5, r3
 80009ba:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80009bc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80009be:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80009c2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  LedTaskHandle = osThreadCreate(osThread(LDTask), NULL);
 80009c6:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80009ca:	2100      	movs	r1, #0
 80009cc:	4618      	mov	r0, r3
 80009ce:	f001 ff88 	bl	80028e2 <osThreadCreate>
 80009d2:	4603      	mov	r3, r0
 80009d4:	4a25      	ldr	r2, [pc, #148]	; (8000a6c <main+0x150>)
 80009d6:	6013      	str	r3, [r2, #0]

  osThreadDef(CntTask, StartCounterTask, osPriorityAboveNormal, 0, 128);
 80009d8:	4b25      	ldr	r3, [pc, #148]	; (8000a70 <main+0x154>)
 80009da:	f107 041c 	add.w	r4, r7, #28
 80009de:	461d      	mov	r5, r3
 80009e0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80009e2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80009e4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80009e8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  CounterTaskHandle = osThreadCreate(osThread(CntTask), NULL);
 80009ec:	f107 031c 	add.w	r3, r7, #28
 80009f0:	2100      	movs	r1, #0
 80009f2:	4618      	mov	r0, r3
 80009f4:	f001 ff75 	bl	80028e2 <osThreadCreate>
 80009f8:	4603      	mov	r3, r0
 80009fa:	4a1e      	ldr	r2, [pc, #120]	; (8000a74 <main+0x158>)
 80009fc:	6013      	str	r3, [r2, #0]

  osThreadDef(BtnTask, StartButtonTask, osPriorityNormal, 0, 128);
 80009fe:	4b1e      	ldr	r3, [pc, #120]	; (8000a78 <main+0x15c>)
 8000a00:	463c      	mov	r4, r7
 8000a02:	461d      	mov	r5, r3
 8000a04:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000a06:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000a08:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000a0c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  ButtonTaskHandle = osThreadCreate(osThread(BtnTask), NULL);
 8000a10:	463b      	mov	r3, r7
 8000a12:	2100      	movs	r1, #0
 8000a14:	4618      	mov	r0, r3
 8000a16:	f001 ff64 	bl	80028e2 <osThreadCreate>
 8000a1a:	4603      	mov	r3, r0
 8000a1c:	4a17      	ldr	r2, [pc, #92]	; (8000a7c <main+0x160>)
 8000a1e:	6013      	str	r3, [r2, #0]
  printf("Created tasks\n\n");
 8000a20:	4817      	ldr	r0, [pc, #92]	; (8000a80 <main+0x164>)
 8000a22:	f004 fb6f 	bl	8005104 <puts>

  printf("Starting scheduler\n");
 8000a26:	4817      	ldr	r0, [pc, #92]	; (8000a84 <main+0x168>)
 8000a28:	f004 fb6c 	bl	8005104 <puts>
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000a2c:	f001 ff52 	bl	80028d4 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  printf("ERROR: Left OS KERNEL!\n");
 8000a30:	4815      	ldr	r0, [pc, #84]	; (8000a88 <main+0x16c>)
 8000a32:	f004 fb67 	bl	8005104 <puts>
  while (1)
 8000a36:	e7fe      	b.n	8000a36 <main+0x11a>
 8000a38:	08005df8 	.word	0x08005df8
 8000a3c:	08005e10 	.word	0x08005e10
 8000a40:	08005e34 	.word	0x08005e34
 8000a44:	08005e58 	.word	0x08005e58
 8000a48:	08005e7c 	.word	0x08005e7c
 8000a4c:	2400034c 	.word	0x2400034c
 8000a50:	24000350 	.word	0x24000350
 8000a54:	24000354 	.word	0x24000354
 8000a58:	08005e90 	.word	0x08005e90
 8000a5c:	08005ef0 	.word	0x08005ef0
 8000a60:	24000348 	.word	0x24000348
 8000a64:	08005ea4 	.word	0x08005ea4
 8000a68:	08005f0c 	.word	0x08005f0c
 8000a6c:	24000358 	.word	0x24000358
 8000a70:	08005f28 	.word	0x08005f28
 8000a74:	24000360 	.word	0x24000360
 8000a78:	08005f44 	.word	0x08005f44
 8000a7c:	2400035c 	.word	0x2400035c
 8000a80:	08005eb4 	.word	0x08005eb4
 8000a84:	08005ec4 	.word	0x08005ec4
 8000a88:	08005ed8 	.word	0x08005ed8

08000a8c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_1);
 8000a90:	2001      	movs	r0, #1
 8000a92:	f7ff fe8b 	bl	80007ac <LL_FLASH_SetLatency>
  while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_1)
 8000a96:	bf00      	nop
 8000a98:	f7ff fe9c 	bl	80007d4 <LL_FLASH_GetLatency>
 8000a9c:	4603      	mov	r3, r0
 8000a9e:	2b01      	cmp	r3, #1
 8000aa0:	d1fa      	bne.n	8000a98 <SystemClock_Config+0xc>
  {
  }
  LL_PWR_ConfigSupply(LL_PWR_LDO_SUPPLY);
 8000aa2:	2002      	movs	r0, #2
 8000aa4:	f7ff fea4 	bl	80007f0 <LL_PWR_ConfigSupply>
  LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE3);
 8000aa8:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8000aac:	f7ff feb4 	bl	8000818 <LL_PWR_SetRegulVoltageScaling>
  LL_RCC_HSI_Enable();
 8000ab0:	f7ff fd30 	bl	8000514 <LL_RCC_HSI_Enable>

   /* Wait till HSI is ready */
  while(LL_RCC_HSI_IsReady() != 1)
 8000ab4:	bf00      	nop
 8000ab6:	f7ff fd3d 	bl	8000534 <LL_RCC_HSI_IsReady>
 8000aba:	4603      	mov	r3, r0
 8000abc:	2b01      	cmp	r3, #1
 8000abe:	d1fa      	bne.n	8000ab6 <SystemClock_Config+0x2a>
  {

  }
  LL_RCC_HSI_SetCalibTrimming(32);
 8000ac0:	2020      	movs	r0, #32
 8000ac2:	f7ff fd5d 	bl	8000580 <LL_RCC_HSI_SetCalibTrimming>
  LL_RCC_HSI_SetDivider(LL_RCC_HSI_DIV1);
 8000ac6:	2000      	movs	r0, #0
 8000ac8:	f7ff fd46 	bl	8000558 <LL_RCC_HSI_SetDivider>
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_HSI);
 8000acc:	2000      	movs	r0, #0
 8000ace:	f7ff fd7f 	bl	80005d0 <LL_RCC_SetSysClkSource>

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_HSI)
 8000ad2:	bf00      	nop
 8000ad4:	f7ff fd90 	bl	80005f8 <LL_RCC_GetSysClkSource>
 8000ad8:	4603      	mov	r3, r0
 8000ada:	2b00      	cmp	r3, #0
 8000adc:	d1fa      	bne.n	8000ad4 <SystemClock_Config+0x48>
  {

  }
  LL_RCC_SetSysPrescaler(LL_RCC_SYSCLK_DIV_1);
 8000ade:	2000      	movs	r0, #0
 8000ae0:	f7ff fd98 	bl	8000614 <LL_RCC_SetSysPrescaler>
  LL_RCC_SetAHBPrescaler(LL_RCC_AHB_DIV_1);
 8000ae4:	2000      	movs	r0, #0
 8000ae6:	f7ff fda9 	bl	800063c <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 8000aea:	2000      	movs	r0, #0
 8000aec:	f7ff fdba 	bl	8000664 <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 8000af0:	2000      	movs	r0, #0
 8000af2:	f7ff fdcb 	bl	800068c <LL_RCC_SetAPB2Prescaler>
  LL_RCC_SetAPB3Prescaler(LL_RCC_APB3_DIV_1);
 8000af6:	2000      	movs	r0, #0
 8000af8:	f7ff fddc 	bl	80006b4 <LL_RCC_SetAPB3Prescaler>
  LL_RCC_SetAPB4Prescaler(LL_RCC_APB4_DIV_1);
 8000afc:	2000      	movs	r0, #0
 8000afe:	f7ff fded 	bl	80006dc <LL_RCC_SetAPB4Prescaler>
  LL_SetSystemCoreClock(64000000);
 8000b02:	4806      	ldr	r0, [pc, #24]	; (8000b1c <SystemClock_Config+0x90>)
 8000b04:	f001 febe 	bl	8002884 <LL_SetSystemCoreClock>

   /* Update the time base */
  if (HAL_InitTick (TICK_INT_PRIORITY) != HAL_OK)
 8000b08:	200f      	movs	r0, #15
 8000b0a:	f000 fa19 	bl	8000f40 <HAL_InitTick>
 8000b0e:	4603      	mov	r3, r0
 8000b10:	2b00      	cmp	r3, #0
 8000b12:	d001      	beq.n	8000b18 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8000b14:	f000 f9f0 	bl	8000ef8 <Error_Handler>
  }
}
 8000b18:	bf00      	nop
 8000b1a:	bd80      	pop	{r7, pc}
 8000b1c:	03d09000 	.word	0x03d09000

08000b20 <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 8000b20:	b580      	push	{r7, lr}
 8000b22:	af00      	add	r7, sp, #0
  /* EXTI15_10_IRQn interrupt configuration */
  NVIC_SetPriority(EXTI15_10_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),5, 0));
 8000b24:	f7ff fc46 	bl	80003b4 <__NVIC_GetPriorityGrouping>
 8000b28:	4603      	mov	r3, r0
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	2105      	movs	r1, #5
 8000b2e:	4618      	mov	r0, r3
 8000b30:	f7ff fc96 	bl	8000460 <NVIC_EncodePriority>
 8000b34:	4603      	mov	r3, r0
 8000b36:	4619      	mov	r1, r3
 8000b38:	2028      	movs	r0, #40	; 0x28
 8000b3a:	f7ff fc67 	bl	800040c <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000b3e:	2028      	movs	r0, #40	; 0x28
 8000b40:	f7ff fc46 	bl	80003d0 <__NVIC_EnableIRQ>
}
 8000b44:	bf00      	nop
 8000b46:	bd80      	pop	{r7, pc}

08000b48 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	b08a      	sub	sp, #40	; 0x28
 8000b4c:	af00      	add	r7, sp, #0
  LL_EXTI_InitTypeDef EXTI_InitStruct = {0};
 8000b4e:	f107 0318 	add.w	r3, r7, #24
 8000b52:	2200      	movs	r2, #0
 8000b54:	601a      	str	r2, [r3, #0]
 8000b56:	605a      	str	r2, [r3, #4]
 8000b58:	609a      	str	r2, [r3, #8]
 8000b5a:	60da      	str	r2, [r3, #12]
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b5c:	463b      	mov	r3, r7
 8000b5e:	2200      	movs	r2, #0
 8000b60:	601a      	str	r2, [r3, #0]
 8000b62:	605a      	str	r2, [r3, #4]
 8000b64:	609a      	str	r2, [r3, #8]
 8000b66:	60da      	str	r2, [r3, #12]
 8000b68:	611a      	str	r2, [r3, #16]
 8000b6a:	615a      	str	r2, [r3, #20]

  /* GPIO Ports Clock Enable */
  LL_AHB4_GRP1_EnableClock(LL_AHB4_GRP1_PERIPH_GPIOC);
 8000b6c:	2004      	movs	r0, #4
 8000b6e:	f7ff fdc9 	bl	8000704 <LL_AHB4_GRP1_EnableClock>
  LL_AHB4_GRP1_EnableClock(LL_AHB4_GRP1_PERIPH_GPIOH);
 8000b72:	2080      	movs	r0, #128	; 0x80
 8000b74:	f7ff fdc6 	bl	8000704 <LL_AHB4_GRP1_EnableClock>
  LL_AHB4_GRP1_EnableClock(LL_AHB4_GRP1_PERIPH_GPIOA);
 8000b78:	2001      	movs	r0, #1
 8000b7a:	f7ff fdc3 	bl	8000704 <LL_AHB4_GRP1_EnableClock>
  LL_AHB4_GRP1_EnableClock(LL_AHB4_GRP1_PERIPH_GPIOB);
 8000b7e:	2002      	movs	r0, #2
 8000b80:	f7ff fdc0 	bl	8000704 <LL_AHB4_GRP1_EnableClock>
  LL_AHB4_GRP1_EnableClock(LL_AHB4_GRP1_PERIPH_GPIOD);
 8000b84:	2008      	movs	r0, #8
 8000b86:	f7ff fdbd 	bl	8000704 <LL_AHB4_GRP1_EnableClock>
  LL_AHB4_GRP1_EnableClock(LL_AHB4_GRP1_PERIPH_GPIOG);
 8000b8a:	2040      	movs	r0, #64	; 0x40
 8000b8c:	f7ff fdba 	bl	8000704 <LL_AHB4_GRP1_EnableClock>
  LL_AHB4_GRP1_EnableClock(LL_AHB4_GRP1_PERIPH_GPIOE);
 8000b90:	2010      	movs	r0, #16
 8000b92:	f7ff fdb7 	bl	8000704 <LL_AHB4_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(GPIOB, LD1_Pin|LD3_Pin);
 8000b96:	f244 0101 	movw	r1, #16385	; 0x4001
 8000b9a:	4878      	ldr	r0, [pc, #480]	; (8000d7c <MX_GPIO_Init+0x234>)
 8000b9c:	f7ff fe90 	bl	80008c0 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(USB_OTG_FS_PWR_EN_GPIO_Port, USB_OTG_FS_PWR_EN_Pin);
 8000ba0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000ba4:	4876      	ldr	r0, [pc, #472]	; (8000d80 <MX_GPIO_Init+0x238>)
 8000ba6:	f7ff fe8b 	bl	80008c0 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LD2_GPIO_Port, LD2_Pin);
 8000baa:	2102      	movs	r1, #2
 8000bac:	4875      	ldr	r0, [pc, #468]	; (8000d84 <MX_GPIO_Init+0x23c>)
 8000bae:	f7ff fe87 	bl	80008c0 <LL_GPIO_ResetOutputPin>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE13);
 8000bb2:	4975      	ldr	r1, [pc, #468]	; (8000d88 <MX_GPIO_Init+0x240>)
 8000bb4:	2002      	movs	r0, #2
 8000bb6:	f7ff fdc1 	bl	800073c <LL_SYSCFG_SetEXTISource>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTG, LL_SYSCFG_EXTI_LINE7);
 8000bba:	4974      	ldr	r1, [pc, #464]	; (8000d8c <MX_GPIO_Init+0x244>)
 8000bbc:	2006      	movs	r0, #6
 8000bbe:	f7ff fdbd 	bl	800073c <LL_SYSCFG_SetEXTISource>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_13;
 8000bc2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000bc6:	61bb      	str	r3, [r7, #24]
  EXTI_InitStruct.Line_32_63 = LL_EXTI_LINE_NONE;
 8000bc8:	2300      	movs	r3, #0
 8000bca:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.Line_64_95 = LL_EXTI_LINE_NONE;
 8000bcc:	2300      	movs	r3, #0
 8000bce:	623b      	str	r3, [r7, #32]
  EXTI_InitStruct.LineCommand = ENABLE;
 8000bd0:	2301      	movs	r3, #1
 8000bd2:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8000bd6:	2301      	movs	r3, #1
 8000bd8:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_RISING;
 8000bdc:	2301      	movs	r3, #1
 8000bde:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 8000be2:	f107 0318 	add.w	r3, r7, #24
 8000be6:	4618      	mov	r0, r3
 8000be8:	f001 fbc6 	bl	8002378 <LL_EXTI_Init>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_7;
 8000bec:	2380      	movs	r3, #128	; 0x80
 8000bee:	61bb      	str	r3, [r7, #24]
  EXTI_InitStruct.Line_32_63 = LL_EXTI_LINE_NONE;
 8000bf0:	2300      	movs	r3, #0
 8000bf2:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.Line_64_95 = LL_EXTI_LINE_NONE;
 8000bf4:	2300      	movs	r3, #0
 8000bf6:	623b      	str	r3, [r7, #32]
  EXTI_InitStruct.LineCommand = ENABLE;
 8000bf8:	2301      	movs	r3, #1
 8000bfa:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8000bfe:	2301      	movs	r3, #1
 8000c00:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_RISING;
 8000c04:	2301      	movs	r3, #1
 8000c06:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 8000c0a:	f107 0318 	add.w	r3, r7, #24
 8000c0e:	4618      	mov	r0, r3
 8000c10:	f001 fbb2 	bl	8002378 <LL_EXTI_Init>

  /**/
  LL_GPIO_SetPinPull(B1_GPIO_Port, B1_Pin, LL_GPIO_PULL_NO);
 8000c14:	2200      	movs	r2, #0
 8000c16:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000c1a:	485d      	ldr	r0, [pc, #372]	; (8000d90 <MX_GPIO_Init+0x248>)
 8000c1c:	f7ff fe30 	bl	8000880 <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinPull(USB_OTG_FS_OVCR_GPIO_Port, USB_OTG_FS_OVCR_Pin, LL_GPIO_PULL_NO);
 8000c20:	2200      	movs	r2, #0
 8000c22:	2180      	movs	r1, #128	; 0x80
 8000c24:	485b      	ldr	r0, [pc, #364]	; (8000d94 <MX_GPIO_Init+0x24c>)
 8000c26:	f7ff fe2b 	bl	8000880 <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinMode(B1_GPIO_Port, B1_Pin, LL_GPIO_MODE_INPUT);
 8000c2a:	2200      	movs	r2, #0
 8000c2c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000c30:	4857      	ldr	r0, [pc, #348]	; (8000d90 <MX_GPIO_Init+0x248>)
 8000c32:	f7ff fe05 	bl	8000840 <LL_GPIO_SetPinMode>

  /**/
  LL_GPIO_SetPinMode(USB_OTG_FS_OVCR_GPIO_Port, USB_OTG_FS_OVCR_Pin, LL_GPIO_MODE_INPUT);
 8000c36:	2200      	movs	r2, #0
 8000c38:	2180      	movs	r1, #128	; 0x80
 8000c3a:	4856      	ldr	r0, [pc, #344]	; (8000d94 <MX_GPIO_Init+0x24c>)
 8000c3c:	f7ff fe00 	bl	8000840 <LL_GPIO_SetPinMode>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_1|LL_GPIO_PIN_4|LL_GPIO_PIN_5;
 8000c40:	2332      	movs	r3, #50	; 0x32
 8000c42:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8000c44:	2302      	movs	r3, #2
 8000c46:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000c48:	2300      	movs	r3, #0
 8000c4a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000c4c:	2300      	movs	r3, #0
 8000c4e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000c50:	2300      	movs	r3, #0
 8000c52:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_11;
 8000c54:	230b      	movs	r3, #11
 8000c56:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c58:	463b      	mov	r3, r7
 8000c5a:	4619      	mov	r1, r3
 8000c5c:	484c      	ldr	r0, [pc, #304]	; (8000d90 <MX_GPIO_Init+0x248>)
 8000c5e:	f001 fda2 	bl	80027a6 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_1|LL_GPIO_PIN_2|LL_GPIO_PIN_7;
 8000c62:	2386      	movs	r3, #134	; 0x86
 8000c64:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8000c66:	2302      	movs	r3, #2
 8000c68:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000c6a:	2300      	movs	r3, #0
 8000c6c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000c6e:	2300      	movs	r3, #0
 8000c70:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000c72:	2300      	movs	r3, #0
 8000c74:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_11;
 8000c76:	230b      	movs	r3, #11
 8000c78:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c7a:	463b      	mov	r3, r7
 8000c7c:	4619      	mov	r1, r3
 8000c7e:	4846      	ldr	r0, [pc, #280]	; (8000d98 <MX_GPIO_Init+0x250>)
 8000c80:	f001 fd91 	bl	80027a6 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin;
 8000c84:	f244 0301 	movw	r3, #16385	; 0x4001
 8000c88:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000c8a:	2301      	movs	r3, #1
 8000c8c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000c8e:	2300      	movs	r3, #0
 8000c90:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000c92:	2300      	movs	r3, #0
 8000c94:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000c96:	2300      	movs	r3, #0
 8000c98:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c9a:	463b      	mov	r3, r7
 8000c9c:	4619      	mov	r1, r3
 8000c9e:	4837      	ldr	r0, [pc, #220]	; (8000d7c <MX_GPIO_Init+0x234>)
 8000ca0:	f001 fd81 	bl	80027a6 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_13;
 8000ca4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000ca8:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8000caa:	2302      	movs	r3, #2
 8000cac:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000cae:	2300      	movs	r3, #0
 8000cb0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000cb2:	2300      	movs	r3, #0
 8000cb4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_11;
 8000cba:	230b      	movs	r3, #11
 8000cbc:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cbe:	463b      	mov	r3, r7
 8000cc0:	4619      	mov	r1, r3
 8000cc2:	482e      	ldr	r0, [pc, #184]	; (8000d7c <MX_GPIO_Init+0x234>)
 8000cc4:	f001 fd6f 	bl	80027a6 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8000cc8:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000ccc:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8000cce:	2302      	movs	r3, #2
 8000cd0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000cd2:	2300      	movs	r3, #0
 8000cd4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000cda:	2300      	movs	r3, #0
 8000cdc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 8000cde:	2307      	movs	r3, #7
 8000ce0:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000ce2:	463b      	mov	r3, r7
 8000ce4:	4619      	mov	r1, r3
 8000ce6:	4826      	ldr	r0, [pc, #152]	; (8000d80 <MX_GPIO_Init+0x238>)
 8000ce8:	f001 fd5d 	bl	80027a6 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin;
 8000cec:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000cf0:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000cf2:	2301      	movs	r3, #1
 8000cf4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000cf6:	2300      	movs	r3, #0
 8000cf8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000cfe:	2300      	movs	r3, #0
 8000d00:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(USB_OTG_FS_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 8000d02:	463b      	mov	r3, r7
 8000d04:	4619      	mov	r1, r3
 8000d06:	481e      	ldr	r0, [pc, #120]	; (8000d80 <MX_GPIO_Init+0x238>)
 8000d08:	f001 fd4d 	bl	80027a6 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_8|LL_GPIO_PIN_11|LL_GPIO_PIN_12;
 8000d0c:	f44f 53c8 	mov.w	r3, #6400	; 0x1900
 8000d10:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8000d12:	2302      	movs	r3, #2
 8000d14:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000d16:	2300      	movs	r3, #0
 8000d18:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000d1a:	2300      	movs	r3, #0
 8000d1c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000d1e:	2300      	movs	r3, #0
 8000d20:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_10;
 8000d22:	230a      	movs	r3, #10
 8000d24:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d26:	463b      	mov	r3, r7
 8000d28:	4619      	mov	r1, r3
 8000d2a:	481b      	ldr	r0, [pc, #108]	; (8000d98 <MX_GPIO_Init+0x250>)
 8000d2c:	f001 fd3b 	bl	80027a6 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_11|LL_GPIO_PIN_13;
 8000d30:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8000d34:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8000d36:	2302      	movs	r3, #2
 8000d38:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000d3a:	2300      	movs	r3, #0
 8000d3c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000d3e:	2300      	movs	r3, #0
 8000d40:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000d42:	2300      	movs	r3, #0
 8000d44:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_11;
 8000d46:	230b      	movs	r3, #11
 8000d48:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000d4a:	463b      	mov	r3, r7
 8000d4c:	4619      	mov	r1, r3
 8000d4e:	4811      	ldr	r0, [pc, #68]	; (8000d94 <MX_GPIO_Init+0x24c>)
 8000d50:	f001 fd29 	bl	80027a6 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LD2_Pin;
 8000d54:	2302      	movs	r3, #2
 8000d56:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000d58:	2301      	movs	r3, #1
 8000d5a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000d5c:	2300      	movs	r3, #0
 8000d5e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000d60:	2300      	movs	r3, #0
 8000d62:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000d64:	2300      	movs	r3, #0
 8000d66:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000d68:	463b      	mov	r3, r7
 8000d6a:	4619      	mov	r1, r3
 8000d6c:	4805      	ldr	r0, [pc, #20]	; (8000d84 <MX_GPIO_Init+0x23c>)
 8000d6e:	f001 fd1a 	bl	80027a6 <LL_GPIO_Init>

}
 8000d72:	bf00      	nop
 8000d74:	3728      	adds	r7, #40	; 0x28
 8000d76:	46bd      	mov	sp, r7
 8000d78:	bd80      	pop	{r7, pc}
 8000d7a:	bf00      	nop
 8000d7c:	58020400 	.word	0x58020400
 8000d80:	58020c00 	.word	0x58020c00
 8000d84:	58021000 	.word	0x58021000
 8000d88:	00f00003 	.word	0x00f00003
 8000d8c:	f0000001 	.word	0xf0000001
 8000d90:	58020800 	.word	0x58020800
 8000d94:	58021800 	.word	0x58021800
 8000d98:	58020000 	.word	0x58020000

08000d9c <UserButtonCallback>:

/* USER CODE BEGIN 4 */

uint8_t ButtonCounter = 0;
void UserButtonCallback(void)
{
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	b082      	sub	sp, #8
 8000da0:	af00      	add	r7, sp, #0
	BaseType_t xHigherPriorityTaskWoken = pdTRUE;
 8000da2:	2301      	movs	r3, #1
 8000da4:	607b      	str	r3, [r7, #4]
	xSemaphoreGiveFromISR(xEvent_ButtonISR, &xHigherPriorityTaskWoken);
 8000da6:	4b0b      	ldr	r3, [pc, #44]	; (8000dd4 <UserButtonCallback+0x38>)
 8000da8:	681b      	ldr	r3, [r3, #0]
 8000daa:	1d3a      	adds	r2, r7, #4
 8000dac:	4611      	mov	r1, r2
 8000dae:	4618      	mov	r0, r3
 8000db0:	f002 f86c 	bl	8002e8c <xQueueGiveFromISR>
	portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	2b00      	cmp	r3, #0
 8000db8:	d007      	beq.n	8000dca <UserButtonCallback+0x2e>
 8000dba:	4b07      	ldr	r3, [pc, #28]	; (8000dd8 <UserButtonCallback+0x3c>)
 8000dbc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000dc0:	601a      	str	r2, [r3, #0]
 8000dc2:	f3bf 8f4f 	dsb	sy
 8000dc6:	f3bf 8f6f 	isb	sy
}
 8000dca:	bf00      	nop
 8000dcc:	3708      	adds	r7, #8
 8000dce:	46bd      	mov	sp, r7
 8000dd0:	bd80      	pop	{r7, pc}
 8000dd2:	bf00      	nop
 8000dd4:	2400034c 	.word	0x2400034c
 8000dd8:	e000ed04 	.word	0xe000ed04

08000ddc <StartButtonTask>:

void StartButtonTask(void const * argument)
{
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	b084      	sub	sp, #16
 8000de0:	af00      	add	r7, sp, #0
 8000de2:	6078      	str	r0, [r7, #4]


	// Task Loop
	for(;;)
	{
		xSemaphoreTake(xEvent_ButtonISR, portMAX_DELAY);
 8000de4:	4b0f      	ldr	r3, [pc, #60]	; (8000e24 <StartButtonTask+0x48>)
 8000de6:	681b      	ldr	r3, [r3, #0]
 8000de8:	f04f 31ff 	mov.w	r1, #4294967295
 8000dec:	4618      	mov	r0, r3
 8000dee:	f002 f8db 	bl	8002fa8 <xQueueSemaphoreTake>
		for(uint16_t i = 0; i < 100; i++);
 8000df2:	2300      	movs	r3, #0
 8000df4:	81fb      	strh	r3, [r7, #14]
 8000df6:	e002      	b.n	8000dfe <StartButtonTask+0x22>
 8000df8:	89fb      	ldrh	r3, [r7, #14]
 8000dfa:	3301      	adds	r3, #1
 8000dfc:	81fb      	strh	r3, [r7, #14]
 8000dfe:	89fb      	ldrh	r3, [r7, #14]
 8000e00:	2b63      	cmp	r3, #99	; 0x63
 8000e02:	d9f9      	bls.n	8000df8 <StartButtonTask+0x1c>
		if(HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin))
 8000e04:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000e08:	4807      	ldr	r0, [pc, #28]	; (8000e28 <StartButtonTask+0x4c>)
 8000e0a:	f000 fbb9 	bl	8001580 <HAL_GPIO_ReadPin>
 8000e0e:	4603      	mov	r3, r0
 8000e10:	2b00      	cmp	r3, #0
 8000e12:	d0e7      	beq.n	8000de4 <StartButtonTask+0x8>
		{
//			ButtonCounter++;
			xSemaphoreGive(xEvent_ButtonPressed);
 8000e14:	4b05      	ldr	r3, [pc, #20]	; (8000e2c <StartButtonTask+0x50>)
 8000e16:	6818      	ldr	r0, [r3, #0]
 8000e18:	2300      	movs	r3, #0
 8000e1a:	2200      	movs	r2, #0
 8000e1c:	2100      	movs	r1, #0
 8000e1e:	f001 ff37 	bl	8002c90 <xQueueGenericSend>
		xSemaphoreTake(xEvent_ButtonISR, portMAX_DELAY);
 8000e22:	e7df      	b.n	8000de4 <StartButtonTask+0x8>
 8000e24:	2400034c 	.word	0x2400034c
 8000e28:	58020800 	.word	0x58020800
 8000e2c:	24000350 	.word	0x24000350

08000e30 <StartCounterTask>:
		}
	}
}

void StartCounterTask(void const * argumnet)
{
 8000e30:	b580      	push	{r7, lr}
 8000e32:	b082      	sub	sp, #8
 8000e34:	af00      	add	r7, sp, #0
 8000e36:	6078      	str	r0, [r7, #4]
	// Task Initialization

	// Task Loop
	for(;;)
	{
		xSemaphoreTake(xEvent_ButtonPressed, portMAX_DELAY);
 8000e38:	4b11      	ldr	r3, [pc, #68]	; (8000e80 <StartCounterTask+0x50>)
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	f04f 31ff 	mov.w	r1, #4294967295
 8000e40:	4618      	mov	r0, r3
 8000e42:	f002 f8b1 	bl	8002fa8 <xQueueSemaphoreTake>

		if(buttonCounter < 2)
 8000e46:	4b0f      	ldr	r3, [pc, #60]	; (8000e84 <StartCounterTask+0x54>)
 8000e48:	781b      	ldrb	r3, [r3, #0]
 8000e4a:	2b01      	cmp	r3, #1
 8000e4c:	d806      	bhi.n	8000e5c <StartCounterTask+0x2c>
		{
			buttonCounter++;
 8000e4e:	4b0d      	ldr	r3, [pc, #52]	; (8000e84 <StartCounterTask+0x54>)
 8000e50:	781b      	ldrb	r3, [r3, #0]
 8000e52:	3301      	adds	r3, #1
 8000e54:	b2da      	uxtb	r2, r3
 8000e56:	4b0b      	ldr	r3, [pc, #44]	; (8000e84 <StartCounterTask+0x54>)
 8000e58:	701a      	strb	r2, [r3, #0]
 8000e5a:	e009      	b.n	8000e70 <StartCounterTask+0x40>
		}
		else
		{
			buttonCounter = 0;
 8000e5c:	4b09      	ldr	r3, [pc, #36]	; (8000e84 <StartCounterTask+0x54>)
 8000e5e:	2200      	movs	r2, #0
 8000e60:	701a      	strb	r2, [r3, #0]

			xSemaphoreGive(xEvent_CounterOVF);
 8000e62:	4b09      	ldr	r3, [pc, #36]	; (8000e88 <StartCounterTask+0x58>)
 8000e64:	6818      	ldr	r0, [r3, #0]
 8000e66:	2300      	movs	r3, #0
 8000e68:	2200      	movs	r2, #0
 8000e6a:	2100      	movs	r1, #0
 8000e6c:	f001 ff10 	bl	8002c90 <xQueueGenericSend>
		}
		printf("Counter = %u\n", buttonCounter);
 8000e70:	4b04      	ldr	r3, [pc, #16]	; (8000e84 <StartCounterTask+0x54>)
 8000e72:	781b      	ldrb	r3, [r3, #0]
 8000e74:	4619      	mov	r1, r3
 8000e76:	4805      	ldr	r0, [pc, #20]	; (8000e8c <StartCounterTask+0x5c>)
 8000e78:	f004 f8be 	bl	8004ff8 <iprintf>
		xSemaphoreTake(xEvent_ButtonPressed, portMAX_DELAY);
 8000e7c:	e7dc      	b.n	8000e38 <StartCounterTask+0x8>
 8000e7e:	bf00      	nop
 8000e80:	24000350 	.word	0x24000350
 8000e84:	24000364 	.word	0x24000364
 8000e88:	24000354 	.word	0x24000354
 8000e8c:	08005f60 	.word	0x08005f60

08000e90 <StartLedTask>:

	}
}

void StartLedTask(void const * argument)
{
 8000e90:	b580      	push	{r7, lr}
 8000e92:	b082      	sub	sp, #8
 8000e94:	af00      	add	r7, sp, #0
 8000e96:	6078      	str	r0, [r7, #4]
	// Task Initialization
	HAL_GPIO_WritePin(LD1_GPIO_Port, LD1_Pin, GPIO_PIN_RESET);
 8000e98:	2200      	movs	r2, #0
 8000e9a:	2101      	movs	r1, #1
 8000e9c:	4807      	ldr	r0, [pc, #28]	; (8000ebc <StartLedTask+0x2c>)
 8000e9e:	f000 fb87 	bl	80015b0 <HAL_GPIO_WritePin>

	// Task Loop
	for(;;)
	{
		xSemaphoreTake(xEvent_CounterOVF, portMAX_DELAY);
 8000ea2:	4b07      	ldr	r3, [pc, #28]	; (8000ec0 <StartLedTask+0x30>)
 8000ea4:	681b      	ldr	r3, [r3, #0]
 8000ea6:	f04f 31ff 	mov.w	r1, #4294967295
 8000eaa:	4618      	mov	r0, r3
 8000eac:	f002 f87c 	bl	8002fa8 <xQueueSemaphoreTake>
		HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
 8000eb0:	2101      	movs	r1, #1
 8000eb2:	4802      	ldr	r0, [pc, #8]	; (8000ebc <StartLedTask+0x2c>)
 8000eb4:	f000 fb95 	bl	80015e2 <HAL_GPIO_TogglePin>
		xSemaphoreTake(xEvent_CounterOVF, portMAX_DELAY);
 8000eb8:	e7f3      	b.n	8000ea2 <StartLedTask+0x12>
 8000eba:	bf00      	nop
 8000ebc:	58020400 	.word	0x58020400
 8000ec0:	24000354 	.word	0x24000354

08000ec4 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b082      	sub	sp, #8
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000ecc:	2001      	movs	r0, #1
 8000ece:	f001 fd54 	bl	800297a <osDelay>
 8000ed2:	e7fb      	b.n	8000ecc <StartDefaultTask+0x8>

08000ed4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b082      	sub	sp, #8
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	4a04      	ldr	r2, [pc, #16]	; (8000ef4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000ee2:	4293      	cmp	r3, r2
 8000ee4:	d101      	bne.n	8000eea <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000ee6:	f000 fa57 	bl	8001398 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000eea:	bf00      	nop
 8000eec:	3708      	adds	r7, #8
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	bd80      	pop	{r7, pc}
 8000ef2:	bf00      	nop
 8000ef4:	40010000 	.word	0x40010000

08000ef8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ef8:	b480      	push	{r7}
 8000efa:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000efc:	b672      	cpsid	i
}
 8000efe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f00:	e7fe      	b.n	8000f00 <Error_Handler+0x8>
	...

08000f04 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	b082      	sub	sp, #8
 8000f08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f0a:	4b0c      	ldr	r3, [pc, #48]	; (8000f3c <HAL_MspInit+0x38>)
 8000f0c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000f10:	4a0a      	ldr	r2, [pc, #40]	; (8000f3c <HAL_MspInit+0x38>)
 8000f12:	f043 0302 	orr.w	r3, r3, #2
 8000f16:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8000f1a:	4b08      	ldr	r3, [pc, #32]	; (8000f3c <HAL_MspInit+0x38>)
 8000f1c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000f20:	f003 0302 	and.w	r3, r3, #2
 8000f24:	607b      	str	r3, [r7, #4]
 8000f26:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000f28:	2200      	movs	r2, #0
 8000f2a:	210f      	movs	r1, #15
 8000f2c:	f06f 0001 	mvn.w	r0, #1
 8000f30:	f000 fafe 	bl	8001530 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f34:	bf00      	nop
 8000f36:	3708      	adds	r7, #8
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	bd80      	pop	{r7, pc}
 8000f3c:	58024400 	.word	0x58024400

08000f40 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f40:	b580      	push	{r7, lr}
 8000f42:	b08e      	sub	sp, #56	; 0x38
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
/*Configure the TIM1 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	2b0f      	cmp	r3, #15
 8000f4c:	d842      	bhi.n	8000fd4 <HAL_InitTick+0x94>
  {
  HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority ,0U);
 8000f4e:	2200      	movs	r2, #0
 8000f50:	6879      	ldr	r1, [r7, #4]
 8000f52:	2019      	movs	r0, #25
 8000f54:	f000 faec 	bl	8001530 <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8000f58:	2019      	movs	r0, #25
 8000f5a:	f000 fb03 	bl	8001564 <HAL_NVIC_EnableIRQ>
    uwTickPrio = TickPriority;
 8000f5e:	4a23      	ldr	r2, [pc, #140]	; (8000fec <HAL_InitTick+0xac>)
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000f64:	4b22      	ldr	r3, [pc, #136]	; (8000ff0 <HAL_InitTick+0xb0>)
 8000f66:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8000f6a:	4a21      	ldr	r2, [pc, #132]	; (8000ff0 <HAL_InitTick+0xb0>)
 8000f6c:	f043 0301 	orr.w	r3, r3, #1
 8000f70:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8000f74:	4b1e      	ldr	r3, [pc, #120]	; (8000ff0 <HAL_InitTick+0xb0>)
 8000f76:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8000f7a:	f003 0301 	and.w	r3, r3, #1
 8000f7e:	60bb      	str	r3, [r7, #8]
 8000f80:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000f82:	f107 020c 	add.w	r2, r7, #12
 8000f86:	f107 0310 	add.w	r3, r7, #16
 8000f8a:	4611      	mov	r1, r2
 8000f8c:	4618      	mov	r0, r3
 8000f8e:	f000 fd03 	bl	8001998 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8000f92:	f000 fceb 	bl	800196c <HAL_RCC_GetPCLK2Freq>
 8000f96:	6378      	str	r0, [r7, #52]	; 0x34

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000f98:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000f9a:	4a16      	ldr	r2, [pc, #88]	; (8000ff4 <HAL_InitTick+0xb4>)
 8000f9c:	fba2 2303 	umull	r2, r3, r2, r3
 8000fa0:	0c9b      	lsrs	r3, r3, #18
 8000fa2:	3b01      	subs	r3, #1
 8000fa4:	633b      	str	r3, [r7, #48]	; 0x30

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8000fa6:	4b14      	ldr	r3, [pc, #80]	; (8000ff8 <HAL_InitTick+0xb8>)
 8000fa8:	4a14      	ldr	r2, [pc, #80]	; (8000ffc <HAL_InitTick+0xbc>)
 8000faa:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8000fac:	4b12      	ldr	r3, [pc, #72]	; (8000ff8 <HAL_InitTick+0xb8>)
 8000fae:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000fb2:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8000fb4:	4a10      	ldr	r2, [pc, #64]	; (8000ff8 <HAL_InitTick+0xb8>)
 8000fb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000fb8:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8000fba:	4b0f      	ldr	r3, [pc, #60]	; (8000ff8 <HAL_InitTick+0xb8>)
 8000fbc:	2200      	movs	r2, #0
 8000fbe:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000fc0:	4b0d      	ldr	r3, [pc, #52]	; (8000ff8 <HAL_InitTick+0xb8>)
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8000fc6:	480c      	ldr	r0, [pc, #48]	; (8000ff8 <HAL_InitTick+0xb8>)
 8000fc8:	f000 fd28 	bl	8001a1c <HAL_TIM_Base_Init>
 8000fcc:	4603      	mov	r3, r0
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d107      	bne.n	8000fe2 <HAL_InitTick+0xa2>
 8000fd2:	e001      	b.n	8000fd8 <HAL_InitTick+0x98>
    return HAL_ERROR;
 8000fd4:	2301      	movs	r3, #1
 8000fd6:	e005      	b.n	8000fe4 <HAL_InitTick+0xa4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8000fd8:	4807      	ldr	r0, [pc, #28]	; (8000ff8 <HAL_InitTick+0xb8>)
 8000fda:	f000 fd81 	bl	8001ae0 <HAL_TIM_Base_Start_IT>
 8000fde:	4603      	mov	r3, r0
 8000fe0:	e000      	b.n	8000fe4 <HAL_InitTick+0xa4>
  }

  /* Return function status */
  return HAL_ERROR;
 8000fe2:	2301      	movs	r3, #1
}
 8000fe4:	4618      	mov	r0, r3
 8000fe6:	3738      	adds	r7, #56	; 0x38
 8000fe8:	46bd      	mov	sp, r7
 8000fea:	bd80      	pop	{r7, pc}
 8000fec:	24000008 	.word	0x24000008
 8000ff0:	58024400 	.word	0x58024400
 8000ff4:	431bde83 	.word	0x431bde83
 8000ff8:	24000368 	.word	0x24000368
 8000ffc:	40010000 	.word	0x40010000

08001000 <LL_EXTI_IsActiveFlag_0_31>:
  *         @arg @ref LL_EXTI_LINE_21
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_EXTI_IsActiveFlag_0_31(uint32_t ExtiLine)
{
 8001000:	b480      	push	{r7}
 8001002:	b083      	sub	sp, #12
 8001004:	af00      	add	r7, sp, #0
 8001006:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(EXTI->PR1, ExtiLine) == (ExtiLine)) ? 1U : 0U);
 8001008:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800100c:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	4013      	ands	r3, r2
 8001014:	687a      	ldr	r2, [r7, #4]
 8001016:	429a      	cmp	r2, r3
 8001018:	d101      	bne.n	800101e <LL_EXTI_IsActiveFlag_0_31+0x1e>
 800101a:	2301      	movs	r3, #1
 800101c:	e000      	b.n	8001020 <LL_EXTI_IsActiveFlag_0_31+0x20>
 800101e:	2300      	movs	r3, #0
}
 8001020:	4618      	mov	r0, r3
 8001022:	370c      	adds	r7, #12
 8001024:	46bd      	mov	sp, r7
 8001026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800102a:	4770      	bx	lr

0800102c <LL_EXTI_ClearFlag_0_31>:
  *         @arg @ref LL_EXTI_LINE_20
  *         @arg @ref LL_EXTI_LINE_21
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 800102c:	b480      	push	{r7}
 800102e:	b083      	sub	sp, #12
 8001030:	af00      	add	r7, sp, #0
 8001032:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR1, ExtiLine);
 8001034:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
}
 800103e:	bf00      	nop
 8001040:	370c      	adds	r7, #12
 8001042:	46bd      	mov	sp, r7
 8001044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001048:	4770      	bx	lr

0800104a <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800104a:	b480      	push	{r7}
 800104c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800104e:	e7fe      	b.n	800104e <NMI_Handler+0x4>

08001050 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001050:	b480      	push	{r7}
 8001052:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001054:	e7fe      	b.n	8001054 <HardFault_Handler+0x4>

08001056 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001056:	b480      	push	{r7}
 8001058:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800105a:	e7fe      	b.n	800105a <MemManage_Handler+0x4>

0800105c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800105c:	b480      	push	{r7}
 800105e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001060:	e7fe      	b.n	8001060 <BusFault_Handler+0x4>

08001062 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001062:	b480      	push	{r7}
 8001064:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001066:	e7fe      	b.n	8001066 <UsageFault_Handler+0x4>

08001068 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001068:	b480      	push	{r7}
 800106a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800106c:	bf00      	nop
 800106e:	46bd      	mov	sp, r7
 8001070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001074:	4770      	bx	lr
	...

08001078 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800107c:	4802      	ldr	r0, [pc, #8]	; (8001088 <TIM1_UP_IRQHandler+0x10>)
 800107e:	f000 fda7 	bl	8001bd0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8001082:	bf00      	nop
 8001084:	bd80      	pop	{r7, pc}
 8001086:	bf00      	nop
 8001088:	24000368 	.word	0x24000368

0800108c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_13) != RESET)
 8001090:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001094:	f7ff ffb4 	bl	8001000 <LL_EXTI_IsActiveFlag_0_31>
 8001098:	4603      	mov	r3, r0
 800109a:	2b00      	cmp	r3, #0
 800109c:	d005      	beq.n	80010aa <EXTI15_10_IRQHandler+0x1e>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_13);
 800109e:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80010a2:	f7ff ffc3 	bl	800102c <LL_EXTI_ClearFlag_0_31>
    /* USER CODE BEGIN LL_EXTI_LINE_13 */

    UserButtonCallback();
 80010a6:	f7ff fe79 	bl	8000d9c <UserButtonCallback>
    /* USER CODE END LL_EXTI_LINE_13 */
  }
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80010aa:	bf00      	nop
 80010ac:	bd80      	pop	{r7, pc}

080010ae <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80010ae:	b580      	push	{r7, lr}
 80010b0:	b086      	sub	sp, #24
 80010b2:	af00      	add	r7, sp, #0
 80010b4:	60f8      	str	r0, [r7, #12]
 80010b6:	60b9      	str	r1, [r7, #8]
 80010b8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80010ba:	2300      	movs	r3, #0
 80010bc:	617b      	str	r3, [r7, #20]
 80010be:	e00a      	b.n	80010d6 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80010c0:	f3af 8000 	nop.w
 80010c4:	4601      	mov	r1, r0
 80010c6:	68bb      	ldr	r3, [r7, #8]
 80010c8:	1c5a      	adds	r2, r3, #1
 80010ca:	60ba      	str	r2, [r7, #8]
 80010cc:	b2ca      	uxtb	r2, r1
 80010ce:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80010d0:	697b      	ldr	r3, [r7, #20]
 80010d2:	3301      	adds	r3, #1
 80010d4:	617b      	str	r3, [r7, #20]
 80010d6:	697a      	ldr	r2, [r7, #20]
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	429a      	cmp	r2, r3
 80010dc:	dbf0      	blt.n	80010c0 <_read+0x12>
	}

return len;
 80010de:	687b      	ldr	r3, [r7, #4]
}
 80010e0:	4618      	mov	r0, r3
 80010e2:	3718      	adds	r7, #24
 80010e4:	46bd      	mov	sp, r7
 80010e6:	bd80      	pop	{r7, pc}

080010e8 <_close>:
	}
	return len;
}

int _close(int file)
{
 80010e8:	b480      	push	{r7}
 80010ea:	b083      	sub	sp, #12
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	6078      	str	r0, [r7, #4]
	return -1;
 80010f0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80010f4:	4618      	mov	r0, r3
 80010f6:	370c      	adds	r7, #12
 80010f8:	46bd      	mov	sp, r7
 80010fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010fe:	4770      	bx	lr

08001100 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001100:	b480      	push	{r7}
 8001102:	b083      	sub	sp, #12
 8001104:	af00      	add	r7, sp, #0
 8001106:	6078      	str	r0, [r7, #4]
 8001108:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800110a:	683b      	ldr	r3, [r7, #0]
 800110c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001110:	605a      	str	r2, [r3, #4]
	return 0;
 8001112:	2300      	movs	r3, #0
}
 8001114:	4618      	mov	r0, r3
 8001116:	370c      	adds	r7, #12
 8001118:	46bd      	mov	sp, r7
 800111a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800111e:	4770      	bx	lr

08001120 <_isatty>:

int _isatty(int file)
{
 8001120:	b480      	push	{r7}
 8001122:	b083      	sub	sp, #12
 8001124:	af00      	add	r7, sp, #0
 8001126:	6078      	str	r0, [r7, #4]
	return 1;
 8001128:	2301      	movs	r3, #1
}
 800112a:	4618      	mov	r0, r3
 800112c:	370c      	adds	r7, #12
 800112e:	46bd      	mov	sp, r7
 8001130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001134:	4770      	bx	lr

08001136 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001136:	b480      	push	{r7}
 8001138:	b085      	sub	sp, #20
 800113a:	af00      	add	r7, sp, #0
 800113c:	60f8      	str	r0, [r7, #12]
 800113e:	60b9      	str	r1, [r7, #8]
 8001140:	607a      	str	r2, [r7, #4]
	return 0;
 8001142:	2300      	movs	r3, #0
}
 8001144:	4618      	mov	r0, r3
 8001146:	3714      	adds	r7, #20
 8001148:	46bd      	mov	sp, r7
 800114a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800114e:	4770      	bx	lr

08001150 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	b086      	sub	sp, #24
 8001154:	af00      	add	r7, sp, #0
 8001156:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001158:	4a14      	ldr	r2, [pc, #80]	; (80011ac <_sbrk+0x5c>)
 800115a:	4b15      	ldr	r3, [pc, #84]	; (80011b0 <_sbrk+0x60>)
 800115c:	1ad3      	subs	r3, r2, r3
 800115e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001160:	697b      	ldr	r3, [r7, #20]
 8001162:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001164:	4b13      	ldr	r3, [pc, #76]	; (80011b4 <_sbrk+0x64>)
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	2b00      	cmp	r3, #0
 800116a:	d102      	bne.n	8001172 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800116c:	4b11      	ldr	r3, [pc, #68]	; (80011b4 <_sbrk+0x64>)
 800116e:	4a12      	ldr	r2, [pc, #72]	; (80011b8 <_sbrk+0x68>)
 8001170:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001172:	4b10      	ldr	r3, [pc, #64]	; (80011b4 <_sbrk+0x64>)
 8001174:	681a      	ldr	r2, [r3, #0]
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	4413      	add	r3, r2
 800117a:	693a      	ldr	r2, [r7, #16]
 800117c:	429a      	cmp	r2, r3
 800117e:	d207      	bcs.n	8001190 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001180:	f003 fd6c 	bl	8004c5c <__errno>
 8001184:	4603      	mov	r3, r0
 8001186:	220c      	movs	r2, #12
 8001188:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800118a:	f04f 33ff 	mov.w	r3, #4294967295
 800118e:	e009      	b.n	80011a4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001190:	4b08      	ldr	r3, [pc, #32]	; (80011b4 <_sbrk+0x64>)
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001196:	4b07      	ldr	r3, [pc, #28]	; (80011b4 <_sbrk+0x64>)
 8001198:	681a      	ldr	r2, [r3, #0]
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	4413      	add	r3, r2
 800119e:	4a05      	ldr	r2, [pc, #20]	; (80011b4 <_sbrk+0x64>)
 80011a0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80011a2:	68fb      	ldr	r3, [r7, #12]
}
 80011a4:	4618      	mov	r0, r3
 80011a6:	3718      	adds	r7, #24
 80011a8:	46bd      	mov	sp, r7
 80011aa:	bd80      	pop	{r7, pc}
 80011ac:	24080000 	.word	0x24080000
 80011b0:	00000400 	.word	0x00000400
 80011b4:	240003b4 	.word	0x240003b4
 80011b8:	24004120 	.word	0x24004120

080011bc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80011bc:	b480      	push	{r7}
 80011be:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80011c0:	4b37      	ldr	r3, [pc, #220]	; (80012a0 <SystemInit+0xe4>)
 80011c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80011c6:	4a36      	ldr	r2, [pc, #216]	; (80012a0 <SystemInit+0xe4>)
 80011c8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80011cc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80011d0:	4b34      	ldr	r3, [pc, #208]	; (80012a4 <SystemInit+0xe8>)
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	f003 030f 	and.w	r3, r3, #15
 80011d8:	2b06      	cmp	r3, #6
 80011da:	d807      	bhi.n	80011ec <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80011dc:	4b31      	ldr	r3, [pc, #196]	; (80012a4 <SystemInit+0xe8>)
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	f023 030f 	bic.w	r3, r3, #15
 80011e4:	4a2f      	ldr	r2, [pc, #188]	; (80012a4 <SystemInit+0xe8>)
 80011e6:	f043 0307 	orr.w	r3, r3, #7
 80011ea:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80011ec:	4b2e      	ldr	r3, [pc, #184]	; (80012a8 <SystemInit+0xec>)
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	4a2d      	ldr	r2, [pc, #180]	; (80012a8 <SystemInit+0xec>)
 80011f2:	f043 0301 	orr.w	r3, r3, #1
 80011f6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80011f8:	4b2b      	ldr	r3, [pc, #172]	; (80012a8 <SystemInit+0xec>)
 80011fa:	2200      	movs	r2, #0
 80011fc:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80011fe:	4b2a      	ldr	r3, [pc, #168]	; (80012a8 <SystemInit+0xec>)
 8001200:	681a      	ldr	r2, [r3, #0]
 8001202:	4929      	ldr	r1, [pc, #164]	; (80012a8 <SystemInit+0xec>)
 8001204:	4b29      	ldr	r3, [pc, #164]	; (80012ac <SystemInit+0xf0>)
 8001206:	4013      	ands	r3, r2
 8001208:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800120a:	4b26      	ldr	r3, [pc, #152]	; (80012a4 <SystemInit+0xe8>)
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	f003 0308 	and.w	r3, r3, #8
 8001212:	2b00      	cmp	r3, #0
 8001214:	d007      	beq.n	8001226 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001216:	4b23      	ldr	r3, [pc, #140]	; (80012a4 <SystemInit+0xe8>)
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	f023 030f 	bic.w	r3, r3, #15
 800121e:	4a21      	ldr	r2, [pc, #132]	; (80012a4 <SystemInit+0xe8>)
 8001220:	f043 0307 	orr.w	r3, r3, #7
 8001224:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8001226:	4b20      	ldr	r3, [pc, #128]	; (80012a8 <SystemInit+0xec>)
 8001228:	2200      	movs	r2, #0
 800122a:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 800122c:	4b1e      	ldr	r3, [pc, #120]	; (80012a8 <SystemInit+0xec>)
 800122e:	2200      	movs	r2, #0
 8001230:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8001232:	4b1d      	ldr	r3, [pc, #116]	; (80012a8 <SystemInit+0xec>)
 8001234:	2200      	movs	r2, #0
 8001236:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8001238:	4b1b      	ldr	r3, [pc, #108]	; (80012a8 <SystemInit+0xec>)
 800123a:	4a1d      	ldr	r2, [pc, #116]	; (80012b0 <SystemInit+0xf4>)
 800123c:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800123e:	4b1a      	ldr	r3, [pc, #104]	; (80012a8 <SystemInit+0xec>)
 8001240:	4a1c      	ldr	r2, [pc, #112]	; (80012b4 <SystemInit+0xf8>)
 8001242:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8001244:	4b18      	ldr	r3, [pc, #96]	; (80012a8 <SystemInit+0xec>)
 8001246:	4a1c      	ldr	r2, [pc, #112]	; (80012b8 <SystemInit+0xfc>)
 8001248:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800124a:	4b17      	ldr	r3, [pc, #92]	; (80012a8 <SystemInit+0xec>)
 800124c:	2200      	movs	r2, #0
 800124e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8001250:	4b15      	ldr	r3, [pc, #84]	; (80012a8 <SystemInit+0xec>)
 8001252:	4a19      	ldr	r2, [pc, #100]	; (80012b8 <SystemInit+0xfc>)
 8001254:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8001256:	4b14      	ldr	r3, [pc, #80]	; (80012a8 <SystemInit+0xec>)
 8001258:	2200      	movs	r2, #0
 800125a:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 800125c:	4b12      	ldr	r3, [pc, #72]	; (80012a8 <SystemInit+0xec>)
 800125e:	4a16      	ldr	r2, [pc, #88]	; (80012b8 <SystemInit+0xfc>)
 8001260:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8001262:	4b11      	ldr	r3, [pc, #68]	; (80012a8 <SystemInit+0xec>)
 8001264:	2200      	movs	r2, #0
 8001266:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001268:	4b0f      	ldr	r3, [pc, #60]	; (80012a8 <SystemInit+0xec>)
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	4a0e      	ldr	r2, [pc, #56]	; (80012a8 <SystemInit+0xec>)
 800126e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001272:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001274:	4b0c      	ldr	r3, [pc, #48]	; (80012a8 <SystemInit+0xec>)
 8001276:	2200      	movs	r2, #0
 8001278:	661a      	str	r2, [r3, #96]	; 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 800127a:	4b10      	ldr	r3, [pc, #64]	; (80012bc <SystemInit+0x100>)
 800127c:	681a      	ldr	r2, [r3, #0]
 800127e:	4b10      	ldr	r3, [pc, #64]	; (80012c0 <SystemInit+0x104>)
 8001280:	4013      	ands	r3, r2
 8001282:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001286:	d202      	bcs.n	800128e <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8001288:	4b0e      	ldr	r3, [pc, #56]	; (80012c4 <SystemInit+0x108>)
 800128a:	2201      	movs	r2, #1
 800128c:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800128e:	4b0e      	ldr	r3, [pc, #56]	; (80012c8 <SystemInit+0x10c>)
 8001290:	f243 02d2 	movw	r2, #12498	; 0x30d2
 8001294:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8001296:	bf00      	nop
 8001298:	46bd      	mov	sp, r7
 800129a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129e:	4770      	bx	lr
 80012a0:	e000ed00 	.word	0xe000ed00
 80012a4:	52002000 	.word	0x52002000
 80012a8:	58024400 	.word	0x58024400
 80012ac:	eaf6ed7f 	.word	0xeaf6ed7f
 80012b0:	02020200 	.word	0x02020200
 80012b4:	01ff0000 	.word	0x01ff0000
 80012b8:	01010280 	.word	0x01010280
 80012bc:	5c001000 	.word	0x5c001000
 80012c0:	ffff0000 	.word	0xffff0000
 80012c4:	51008108 	.word	0x51008108
 80012c8:	52004000 	.word	0x52004000

080012cc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80012cc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001304 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 80012d0:	f7ff ff74 	bl	80011bc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80012d4:	480c      	ldr	r0, [pc, #48]	; (8001308 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80012d6:	490d      	ldr	r1, [pc, #52]	; (800130c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80012d8:	4a0d      	ldr	r2, [pc, #52]	; (8001310 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80012da:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80012dc:	e002      	b.n	80012e4 <LoopCopyDataInit>

080012de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80012de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80012e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80012e2:	3304      	adds	r3, #4

080012e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80012e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80012e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80012e8:	d3f9      	bcc.n	80012de <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80012ea:	4a0a      	ldr	r2, [pc, #40]	; (8001314 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80012ec:	4c0a      	ldr	r4, [pc, #40]	; (8001318 <LoopFillZerobss+0x22>)
  movs r3, #0
 80012ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80012f0:	e001      	b.n	80012f6 <LoopFillZerobss>

080012f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80012f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80012f4:	3204      	adds	r2, #4

080012f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80012f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80012f8:	d3fb      	bcc.n	80012f2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80012fa:	f003 fdab 	bl	8004e54 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80012fe:	f7ff fb0d 	bl	800091c <main>
  bx  lr
 8001302:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001304:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8001308:	24000000 	.word	0x24000000
  ldr r1, =_edata
 800130c:	24000078 	.word	0x24000078
  ldr r2, =_sidata
 8001310:	08006028 	.word	0x08006028
  ldr r2, =_sbss
 8001314:	24000078 	.word	0x24000078
  ldr r4, =_ebss
 8001318:	24004120 	.word	0x24004120

0800131c <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800131c:	e7fe      	b.n	800131c <ADC3_IRQHandler>
	...

08001320 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	b082      	sub	sp, #8
 8001324:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001326:	2003      	movs	r0, #3
 8001328:	f000 f8f7 	bl	800151a <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800132c:	f000 f974 	bl	8001618 <HAL_RCC_GetSysClockFreq>
 8001330:	4602      	mov	r2, r0
 8001332:	4b15      	ldr	r3, [pc, #84]	; (8001388 <HAL_Init+0x68>)
 8001334:	699b      	ldr	r3, [r3, #24]
 8001336:	0a1b      	lsrs	r3, r3, #8
 8001338:	f003 030f 	and.w	r3, r3, #15
 800133c:	4913      	ldr	r1, [pc, #76]	; (800138c <HAL_Init+0x6c>)
 800133e:	5ccb      	ldrb	r3, [r1, r3]
 8001340:	f003 031f 	and.w	r3, r3, #31
 8001344:	fa22 f303 	lsr.w	r3, r2, r3
 8001348:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800134a:	4b0f      	ldr	r3, [pc, #60]	; (8001388 <HAL_Init+0x68>)
 800134c:	699b      	ldr	r3, [r3, #24]
 800134e:	f003 030f 	and.w	r3, r3, #15
 8001352:	4a0e      	ldr	r2, [pc, #56]	; (800138c <HAL_Init+0x6c>)
 8001354:	5cd3      	ldrb	r3, [r2, r3]
 8001356:	f003 031f 	and.w	r3, r3, #31
 800135a:	687a      	ldr	r2, [r7, #4]
 800135c:	fa22 f303 	lsr.w	r3, r2, r3
 8001360:	4a0b      	ldr	r2, [pc, #44]	; (8001390 <HAL_Init+0x70>)
 8001362:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001364:	4a0b      	ldr	r2, [pc, #44]	; (8001394 <HAL_Init+0x74>)
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800136a:	200f      	movs	r0, #15
 800136c:	f7ff fde8 	bl	8000f40 <HAL_InitTick>
 8001370:	4603      	mov	r3, r0
 8001372:	2b00      	cmp	r3, #0
 8001374:	d001      	beq.n	800137a <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001376:	2301      	movs	r3, #1
 8001378:	e002      	b.n	8001380 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800137a:	f7ff fdc3 	bl	8000f04 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800137e:	2300      	movs	r3, #0
}
 8001380:	4618      	mov	r0, r3
 8001382:	3708      	adds	r7, #8
 8001384:	46bd      	mov	sp, r7
 8001386:	bd80      	pop	{r7, pc}
 8001388:	58024400 	.word	0x58024400
 800138c:	08005f78 	.word	0x08005f78
 8001390:	24000004 	.word	0x24000004
 8001394:	24000000 	.word	0x24000000

08001398 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001398:	b480      	push	{r7}
 800139a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800139c:	4b06      	ldr	r3, [pc, #24]	; (80013b8 <HAL_IncTick+0x20>)
 800139e:	781b      	ldrb	r3, [r3, #0]
 80013a0:	461a      	mov	r2, r3
 80013a2:	4b06      	ldr	r3, [pc, #24]	; (80013bc <HAL_IncTick+0x24>)
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	4413      	add	r3, r2
 80013a8:	4a04      	ldr	r2, [pc, #16]	; (80013bc <HAL_IncTick+0x24>)
 80013aa:	6013      	str	r3, [r2, #0]
}
 80013ac:	bf00      	nop
 80013ae:	46bd      	mov	sp, r7
 80013b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b4:	4770      	bx	lr
 80013b6:	bf00      	nop
 80013b8:	2400000c 	.word	0x2400000c
 80013bc:	240003b8 	.word	0x240003b8

080013c0 <__NVIC_SetPriorityGrouping>:
{
 80013c0:	b480      	push	{r7}
 80013c2:	b085      	sub	sp, #20
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	f003 0307 	and.w	r3, r3, #7
 80013ce:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80013d0:	4b0b      	ldr	r3, [pc, #44]	; (8001400 <__NVIC_SetPriorityGrouping+0x40>)
 80013d2:	68db      	ldr	r3, [r3, #12]
 80013d4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80013d6:	68ba      	ldr	r2, [r7, #8]
 80013d8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80013dc:	4013      	ands	r3, r2
 80013de:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80013e0:	68fb      	ldr	r3, [r7, #12]
 80013e2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80013e4:	68bb      	ldr	r3, [r7, #8]
 80013e6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80013e8:	4b06      	ldr	r3, [pc, #24]	; (8001404 <__NVIC_SetPriorityGrouping+0x44>)
 80013ea:	4313      	orrs	r3, r2
 80013ec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80013ee:	4a04      	ldr	r2, [pc, #16]	; (8001400 <__NVIC_SetPriorityGrouping+0x40>)
 80013f0:	68bb      	ldr	r3, [r7, #8]
 80013f2:	60d3      	str	r3, [r2, #12]
}
 80013f4:	bf00      	nop
 80013f6:	3714      	adds	r7, #20
 80013f8:	46bd      	mov	sp, r7
 80013fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013fe:	4770      	bx	lr
 8001400:	e000ed00 	.word	0xe000ed00
 8001404:	05fa0000 	.word	0x05fa0000

08001408 <__NVIC_GetPriorityGrouping>:
{
 8001408:	b480      	push	{r7}
 800140a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800140c:	4b04      	ldr	r3, [pc, #16]	; (8001420 <__NVIC_GetPriorityGrouping+0x18>)
 800140e:	68db      	ldr	r3, [r3, #12]
 8001410:	0a1b      	lsrs	r3, r3, #8
 8001412:	f003 0307 	and.w	r3, r3, #7
}
 8001416:	4618      	mov	r0, r3
 8001418:	46bd      	mov	sp, r7
 800141a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800141e:	4770      	bx	lr
 8001420:	e000ed00 	.word	0xe000ed00

08001424 <__NVIC_EnableIRQ>:
{
 8001424:	b480      	push	{r7}
 8001426:	b083      	sub	sp, #12
 8001428:	af00      	add	r7, sp, #0
 800142a:	4603      	mov	r3, r0
 800142c:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800142e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001432:	2b00      	cmp	r3, #0
 8001434:	db0b      	blt.n	800144e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001436:	88fb      	ldrh	r3, [r7, #6]
 8001438:	f003 021f 	and.w	r2, r3, #31
 800143c:	4907      	ldr	r1, [pc, #28]	; (800145c <__NVIC_EnableIRQ+0x38>)
 800143e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001442:	095b      	lsrs	r3, r3, #5
 8001444:	2001      	movs	r0, #1
 8001446:	fa00 f202 	lsl.w	r2, r0, r2
 800144a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800144e:	bf00      	nop
 8001450:	370c      	adds	r7, #12
 8001452:	46bd      	mov	sp, r7
 8001454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001458:	4770      	bx	lr
 800145a:	bf00      	nop
 800145c:	e000e100 	.word	0xe000e100

08001460 <__NVIC_SetPriority>:
{
 8001460:	b480      	push	{r7}
 8001462:	b083      	sub	sp, #12
 8001464:	af00      	add	r7, sp, #0
 8001466:	4603      	mov	r3, r0
 8001468:	6039      	str	r1, [r7, #0]
 800146a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800146c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001470:	2b00      	cmp	r3, #0
 8001472:	db0a      	blt.n	800148a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001474:	683b      	ldr	r3, [r7, #0]
 8001476:	b2da      	uxtb	r2, r3
 8001478:	490c      	ldr	r1, [pc, #48]	; (80014ac <__NVIC_SetPriority+0x4c>)
 800147a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800147e:	0112      	lsls	r2, r2, #4
 8001480:	b2d2      	uxtb	r2, r2
 8001482:	440b      	add	r3, r1
 8001484:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001488:	e00a      	b.n	80014a0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800148a:	683b      	ldr	r3, [r7, #0]
 800148c:	b2da      	uxtb	r2, r3
 800148e:	4908      	ldr	r1, [pc, #32]	; (80014b0 <__NVIC_SetPriority+0x50>)
 8001490:	88fb      	ldrh	r3, [r7, #6]
 8001492:	f003 030f 	and.w	r3, r3, #15
 8001496:	3b04      	subs	r3, #4
 8001498:	0112      	lsls	r2, r2, #4
 800149a:	b2d2      	uxtb	r2, r2
 800149c:	440b      	add	r3, r1
 800149e:	761a      	strb	r2, [r3, #24]
}
 80014a0:	bf00      	nop
 80014a2:	370c      	adds	r7, #12
 80014a4:	46bd      	mov	sp, r7
 80014a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014aa:	4770      	bx	lr
 80014ac:	e000e100 	.word	0xe000e100
 80014b0:	e000ed00 	.word	0xe000ed00

080014b4 <NVIC_EncodePriority>:
{
 80014b4:	b480      	push	{r7}
 80014b6:	b089      	sub	sp, #36	; 0x24
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	60f8      	str	r0, [r7, #12]
 80014bc:	60b9      	str	r1, [r7, #8]
 80014be:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80014c0:	68fb      	ldr	r3, [r7, #12]
 80014c2:	f003 0307 	and.w	r3, r3, #7
 80014c6:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80014c8:	69fb      	ldr	r3, [r7, #28]
 80014ca:	f1c3 0307 	rsb	r3, r3, #7
 80014ce:	2b04      	cmp	r3, #4
 80014d0:	bf28      	it	cs
 80014d2:	2304      	movcs	r3, #4
 80014d4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80014d6:	69fb      	ldr	r3, [r7, #28]
 80014d8:	3304      	adds	r3, #4
 80014da:	2b06      	cmp	r3, #6
 80014dc:	d902      	bls.n	80014e4 <NVIC_EncodePriority+0x30>
 80014de:	69fb      	ldr	r3, [r7, #28]
 80014e0:	3b03      	subs	r3, #3
 80014e2:	e000      	b.n	80014e6 <NVIC_EncodePriority+0x32>
 80014e4:	2300      	movs	r3, #0
 80014e6:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014e8:	f04f 32ff 	mov.w	r2, #4294967295
 80014ec:	69bb      	ldr	r3, [r7, #24]
 80014ee:	fa02 f303 	lsl.w	r3, r2, r3
 80014f2:	43da      	mvns	r2, r3
 80014f4:	68bb      	ldr	r3, [r7, #8]
 80014f6:	401a      	ands	r2, r3
 80014f8:	697b      	ldr	r3, [r7, #20]
 80014fa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80014fc:	f04f 31ff 	mov.w	r1, #4294967295
 8001500:	697b      	ldr	r3, [r7, #20]
 8001502:	fa01 f303 	lsl.w	r3, r1, r3
 8001506:	43d9      	mvns	r1, r3
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800150c:	4313      	orrs	r3, r2
}
 800150e:	4618      	mov	r0, r3
 8001510:	3724      	adds	r7, #36	; 0x24
 8001512:	46bd      	mov	sp, r7
 8001514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001518:	4770      	bx	lr

0800151a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800151a:	b580      	push	{r7, lr}
 800151c:	b082      	sub	sp, #8
 800151e:	af00      	add	r7, sp, #0
 8001520:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001522:	6878      	ldr	r0, [r7, #4]
 8001524:	f7ff ff4c 	bl	80013c0 <__NVIC_SetPriorityGrouping>
}
 8001528:	bf00      	nop
 800152a:	3708      	adds	r7, #8
 800152c:	46bd      	mov	sp, r7
 800152e:	bd80      	pop	{r7, pc}

08001530 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	b086      	sub	sp, #24
 8001534:	af00      	add	r7, sp, #0
 8001536:	4603      	mov	r3, r0
 8001538:	60b9      	str	r1, [r7, #8]
 800153a:	607a      	str	r2, [r7, #4]
 800153c:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800153e:	f7ff ff63 	bl	8001408 <__NVIC_GetPriorityGrouping>
 8001542:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001544:	687a      	ldr	r2, [r7, #4]
 8001546:	68b9      	ldr	r1, [r7, #8]
 8001548:	6978      	ldr	r0, [r7, #20]
 800154a:	f7ff ffb3 	bl	80014b4 <NVIC_EncodePriority>
 800154e:	4602      	mov	r2, r0
 8001550:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001554:	4611      	mov	r1, r2
 8001556:	4618      	mov	r0, r3
 8001558:	f7ff ff82 	bl	8001460 <__NVIC_SetPriority>
}
 800155c:	bf00      	nop
 800155e:	3718      	adds	r7, #24
 8001560:	46bd      	mov	sp, r7
 8001562:	bd80      	pop	{r7, pc}

08001564 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001564:	b580      	push	{r7, lr}
 8001566:	b082      	sub	sp, #8
 8001568:	af00      	add	r7, sp, #0
 800156a:	4603      	mov	r3, r0
 800156c:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800156e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001572:	4618      	mov	r0, r3
 8001574:	f7ff ff56 	bl	8001424 <__NVIC_EnableIRQ>
}
 8001578:	bf00      	nop
 800157a:	3708      	adds	r7, #8
 800157c:	46bd      	mov	sp, r7
 800157e:	bd80      	pop	{r7, pc}

08001580 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001580:	b480      	push	{r7}
 8001582:	b085      	sub	sp, #20
 8001584:	af00      	add	r7, sp, #0
 8001586:	6078      	str	r0, [r7, #4]
 8001588:	460b      	mov	r3, r1
 800158a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	691a      	ldr	r2, [r3, #16]
 8001590:	887b      	ldrh	r3, [r7, #2]
 8001592:	4013      	ands	r3, r2
 8001594:	2b00      	cmp	r3, #0
 8001596:	d002      	beq.n	800159e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001598:	2301      	movs	r3, #1
 800159a:	73fb      	strb	r3, [r7, #15]
 800159c:	e001      	b.n	80015a2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800159e:	2300      	movs	r3, #0
 80015a0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80015a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80015a4:	4618      	mov	r0, r3
 80015a6:	3714      	adds	r7, #20
 80015a8:	46bd      	mov	sp, r7
 80015aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ae:	4770      	bx	lr

080015b0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80015b0:	b480      	push	{r7}
 80015b2:	b083      	sub	sp, #12
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	6078      	str	r0, [r7, #4]
 80015b8:	460b      	mov	r3, r1
 80015ba:	807b      	strh	r3, [r7, #2]
 80015bc:	4613      	mov	r3, r2
 80015be:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80015c0:	787b      	ldrb	r3, [r7, #1]
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d003      	beq.n	80015ce <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80015c6:	887a      	ldrh	r2, [r7, #2]
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 80015cc:	e003      	b.n	80015d6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80015ce:	887b      	ldrh	r3, [r7, #2]
 80015d0:	041a      	lsls	r2, r3, #16
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	619a      	str	r2, [r3, #24]
}
 80015d6:	bf00      	nop
 80015d8:	370c      	adds	r7, #12
 80015da:	46bd      	mov	sp, r7
 80015dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e0:	4770      	bx	lr

080015e2 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80015e2:	b480      	push	{r7}
 80015e4:	b085      	sub	sp, #20
 80015e6:	af00      	add	r7, sp, #0
 80015e8:	6078      	str	r0, [r7, #4]
 80015ea:	460b      	mov	r3, r1
 80015ec:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	695b      	ldr	r3, [r3, #20]
 80015f2:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80015f4:	887a      	ldrh	r2, [r7, #2]
 80015f6:	68fb      	ldr	r3, [r7, #12]
 80015f8:	4013      	ands	r3, r2
 80015fa:	041a      	lsls	r2, r3, #16
 80015fc:	68fb      	ldr	r3, [r7, #12]
 80015fe:	43d9      	mvns	r1, r3
 8001600:	887b      	ldrh	r3, [r7, #2]
 8001602:	400b      	ands	r3, r1
 8001604:	431a      	orrs	r2, r3
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	619a      	str	r2, [r3, #24]
}
 800160a:	bf00      	nop
 800160c:	3714      	adds	r7, #20
 800160e:	46bd      	mov	sp, r7
 8001610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001614:	4770      	bx	lr
	...

08001618 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001618:	b480      	push	{r7}
 800161a:	b089      	sub	sp, #36	; 0x24
 800161c:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800161e:	4bb3      	ldr	r3, [pc, #716]	; (80018ec <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001620:	691b      	ldr	r3, [r3, #16]
 8001622:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001626:	2b18      	cmp	r3, #24
 8001628:	f200 8155 	bhi.w	80018d6 <HAL_RCC_GetSysClockFreq+0x2be>
 800162c:	a201      	add	r2, pc, #4	; (adr r2, 8001634 <HAL_RCC_GetSysClockFreq+0x1c>)
 800162e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001632:	bf00      	nop
 8001634:	08001699 	.word	0x08001699
 8001638:	080018d7 	.word	0x080018d7
 800163c:	080018d7 	.word	0x080018d7
 8001640:	080018d7 	.word	0x080018d7
 8001644:	080018d7 	.word	0x080018d7
 8001648:	080018d7 	.word	0x080018d7
 800164c:	080018d7 	.word	0x080018d7
 8001650:	080018d7 	.word	0x080018d7
 8001654:	080016bf 	.word	0x080016bf
 8001658:	080018d7 	.word	0x080018d7
 800165c:	080018d7 	.word	0x080018d7
 8001660:	080018d7 	.word	0x080018d7
 8001664:	080018d7 	.word	0x080018d7
 8001668:	080018d7 	.word	0x080018d7
 800166c:	080018d7 	.word	0x080018d7
 8001670:	080018d7 	.word	0x080018d7
 8001674:	080016c5 	.word	0x080016c5
 8001678:	080018d7 	.word	0x080018d7
 800167c:	080018d7 	.word	0x080018d7
 8001680:	080018d7 	.word	0x080018d7
 8001684:	080018d7 	.word	0x080018d7
 8001688:	080018d7 	.word	0x080018d7
 800168c:	080018d7 	.word	0x080018d7
 8001690:	080018d7 	.word	0x080018d7
 8001694:	080016cb 	.word	0x080016cb
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8001698:	4b94      	ldr	r3, [pc, #592]	; (80018ec <HAL_RCC_GetSysClockFreq+0x2d4>)
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	f003 0320 	and.w	r3, r3, #32
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d009      	beq.n	80016b8 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80016a4:	4b91      	ldr	r3, [pc, #580]	; (80018ec <HAL_RCC_GetSysClockFreq+0x2d4>)
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	08db      	lsrs	r3, r3, #3
 80016aa:	f003 0303 	and.w	r3, r3, #3
 80016ae:	4a90      	ldr	r2, [pc, #576]	; (80018f0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80016b0:	fa22 f303 	lsr.w	r3, r2, r3
 80016b4:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 80016b6:	e111      	b.n	80018dc <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80016b8:	4b8d      	ldr	r3, [pc, #564]	; (80018f0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80016ba:	61bb      	str	r3, [r7, #24]
    break;
 80016bc:	e10e      	b.n	80018dc <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 80016be:	4b8d      	ldr	r3, [pc, #564]	; (80018f4 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80016c0:	61bb      	str	r3, [r7, #24]
    break;
 80016c2:	e10b      	b.n	80018dc <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 80016c4:	4b8c      	ldr	r3, [pc, #560]	; (80018f8 <HAL_RCC_GetSysClockFreq+0x2e0>)
 80016c6:	61bb      	str	r3, [r7, #24]
    break;
 80016c8:	e108      	b.n	80018dc <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80016ca:	4b88      	ldr	r3, [pc, #544]	; (80018ec <HAL_RCC_GetSysClockFreq+0x2d4>)
 80016cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016ce:	f003 0303 	and.w	r3, r3, #3
 80016d2:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 80016d4:	4b85      	ldr	r3, [pc, #532]	; (80018ec <HAL_RCC_GetSysClockFreq+0x2d4>)
 80016d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016d8:	091b      	lsrs	r3, r3, #4
 80016da:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80016de:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 80016e0:	4b82      	ldr	r3, [pc, #520]	; (80018ec <HAL_RCC_GetSysClockFreq+0x2d4>)
 80016e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016e4:	f003 0301 	and.w	r3, r3, #1
 80016e8:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 80016ea:	4b80      	ldr	r3, [pc, #512]	; (80018ec <HAL_RCC_GetSysClockFreq+0x2d4>)
 80016ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80016ee:	08db      	lsrs	r3, r3, #3
 80016f0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80016f4:	68fa      	ldr	r2, [r7, #12]
 80016f6:	fb02 f303 	mul.w	r3, r2, r3
 80016fa:	ee07 3a90 	vmov	s15, r3
 80016fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001702:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8001706:	693b      	ldr	r3, [r7, #16]
 8001708:	2b00      	cmp	r3, #0
 800170a:	f000 80e1 	beq.w	80018d0 <HAL_RCC_GetSysClockFreq+0x2b8>
 800170e:	697b      	ldr	r3, [r7, #20]
 8001710:	2b02      	cmp	r3, #2
 8001712:	f000 8083 	beq.w	800181c <HAL_RCC_GetSysClockFreq+0x204>
 8001716:	697b      	ldr	r3, [r7, #20]
 8001718:	2b02      	cmp	r3, #2
 800171a:	f200 80a1 	bhi.w	8001860 <HAL_RCC_GetSysClockFreq+0x248>
 800171e:	697b      	ldr	r3, [r7, #20]
 8001720:	2b00      	cmp	r3, #0
 8001722:	d003      	beq.n	800172c <HAL_RCC_GetSysClockFreq+0x114>
 8001724:	697b      	ldr	r3, [r7, #20]
 8001726:	2b01      	cmp	r3, #1
 8001728:	d056      	beq.n	80017d8 <HAL_RCC_GetSysClockFreq+0x1c0>
 800172a:	e099      	b.n	8001860 <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800172c:	4b6f      	ldr	r3, [pc, #444]	; (80018ec <HAL_RCC_GetSysClockFreq+0x2d4>)
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	f003 0320 	and.w	r3, r3, #32
 8001734:	2b00      	cmp	r3, #0
 8001736:	d02d      	beq.n	8001794 <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8001738:	4b6c      	ldr	r3, [pc, #432]	; (80018ec <HAL_RCC_GetSysClockFreq+0x2d4>)
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	08db      	lsrs	r3, r3, #3
 800173e:	f003 0303 	and.w	r3, r3, #3
 8001742:	4a6b      	ldr	r2, [pc, #428]	; (80018f0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8001744:	fa22 f303 	lsr.w	r3, r2, r3
 8001748:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	ee07 3a90 	vmov	s15, r3
 8001750:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001754:	693b      	ldr	r3, [r7, #16]
 8001756:	ee07 3a90 	vmov	s15, r3
 800175a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800175e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001762:	4b62      	ldr	r3, [pc, #392]	; (80018ec <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001764:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001766:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800176a:	ee07 3a90 	vmov	s15, r3
 800176e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001772:	ed97 6a02 	vldr	s12, [r7, #8]
 8001776:	eddf 5a61 	vldr	s11, [pc, #388]	; 80018fc <HAL_RCC_GetSysClockFreq+0x2e4>
 800177a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800177e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001782:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001786:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800178a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800178e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 8001792:	e087      	b.n	80018a4 <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8001794:	693b      	ldr	r3, [r7, #16]
 8001796:	ee07 3a90 	vmov	s15, r3
 800179a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800179e:	eddf 6a58 	vldr	s13, [pc, #352]	; 8001900 <HAL_RCC_GetSysClockFreq+0x2e8>
 80017a2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80017a6:	4b51      	ldr	r3, [pc, #324]	; (80018ec <HAL_RCC_GetSysClockFreq+0x2d4>)
 80017a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80017ae:	ee07 3a90 	vmov	s15, r3
 80017b2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80017b6:	ed97 6a02 	vldr	s12, [r7, #8]
 80017ba:	eddf 5a50 	vldr	s11, [pc, #320]	; 80018fc <HAL_RCC_GetSysClockFreq+0x2e4>
 80017be:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80017c2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80017c6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80017ca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80017ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 80017d2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80017d6:	e065      	b.n	80018a4 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80017d8:	693b      	ldr	r3, [r7, #16]
 80017da:	ee07 3a90 	vmov	s15, r3
 80017de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80017e2:	eddf 6a48 	vldr	s13, [pc, #288]	; 8001904 <HAL_RCC_GetSysClockFreq+0x2ec>
 80017e6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80017ea:	4b40      	ldr	r3, [pc, #256]	; (80018ec <HAL_RCC_GetSysClockFreq+0x2d4>)
 80017ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80017f2:	ee07 3a90 	vmov	s15, r3
 80017f6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80017fa:	ed97 6a02 	vldr	s12, [r7, #8]
 80017fe:	eddf 5a3f 	vldr	s11, [pc, #252]	; 80018fc <HAL_RCC_GetSysClockFreq+0x2e4>
 8001802:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8001806:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800180a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800180e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001812:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001816:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800181a:	e043      	b.n	80018a4 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800181c:	693b      	ldr	r3, [r7, #16]
 800181e:	ee07 3a90 	vmov	s15, r3
 8001822:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001826:	eddf 6a38 	vldr	s13, [pc, #224]	; 8001908 <HAL_RCC_GetSysClockFreq+0x2f0>
 800182a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800182e:	4b2f      	ldr	r3, [pc, #188]	; (80018ec <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001830:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001832:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001836:	ee07 3a90 	vmov	s15, r3
 800183a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800183e:	ed97 6a02 	vldr	s12, [r7, #8]
 8001842:	eddf 5a2e 	vldr	s11, [pc, #184]	; 80018fc <HAL_RCC_GetSysClockFreq+0x2e4>
 8001846:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800184a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800184e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001852:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001856:	ee67 7a27 	vmul.f32	s15, s14, s15
 800185a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800185e:	e021      	b.n	80018a4 <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8001860:	693b      	ldr	r3, [r7, #16]
 8001862:	ee07 3a90 	vmov	s15, r3
 8001866:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800186a:	eddf 6a26 	vldr	s13, [pc, #152]	; 8001904 <HAL_RCC_GetSysClockFreq+0x2ec>
 800186e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001872:	4b1e      	ldr	r3, [pc, #120]	; (80018ec <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001874:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001876:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800187a:	ee07 3a90 	vmov	s15, r3
 800187e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001882:	ed97 6a02 	vldr	s12, [r7, #8]
 8001886:	eddf 5a1d 	vldr	s11, [pc, #116]	; 80018fc <HAL_RCC_GetSysClockFreq+0x2e4>
 800188a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800188e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001892:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001896:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800189a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800189e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80018a2:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 80018a4:	4b11      	ldr	r3, [pc, #68]	; (80018ec <HAL_RCC_GetSysClockFreq+0x2d4>)
 80018a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018a8:	0a5b      	lsrs	r3, r3, #9
 80018aa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80018ae:	3301      	adds	r3, #1
 80018b0:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 80018b2:	683b      	ldr	r3, [r7, #0]
 80018b4:	ee07 3a90 	vmov	s15, r3
 80018b8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80018bc:	edd7 6a07 	vldr	s13, [r7, #28]
 80018c0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80018c4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80018c8:	ee17 3a90 	vmov	r3, s15
 80018cc:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 80018ce:	e005      	b.n	80018dc <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 80018d0:	2300      	movs	r3, #0
 80018d2:	61bb      	str	r3, [r7, #24]
    break;
 80018d4:	e002      	b.n	80018dc <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 80018d6:	4b07      	ldr	r3, [pc, #28]	; (80018f4 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80018d8:	61bb      	str	r3, [r7, #24]
    break;
 80018da:	bf00      	nop
  }

  return sysclockfreq;
 80018dc:	69bb      	ldr	r3, [r7, #24]
}
 80018de:	4618      	mov	r0, r3
 80018e0:	3724      	adds	r7, #36	; 0x24
 80018e2:	46bd      	mov	sp, r7
 80018e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e8:	4770      	bx	lr
 80018ea:	bf00      	nop
 80018ec:	58024400 	.word	0x58024400
 80018f0:	03d09000 	.word	0x03d09000
 80018f4:	003d0900 	.word	0x003d0900
 80018f8:	017d7840 	.word	0x017d7840
 80018fc:	46000000 	.word	0x46000000
 8001900:	4c742400 	.word	0x4c742400
 8001904:	4a742400 	.word	0x4a742400
 8001908:	4bbebc20 	.word	0x4bbebc20

0800190c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800190c:	b580      	push	{r7, lr}
 800190e:	b082      	sub	sp, #8
 8001910:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8001912:	f7ff fe81 	bl	8001618 <HAL_RCC_GetSysClockFreq>
 8001916:	4602      	mov	r2, r0
 8001918:	4b10      	ldr	r3, [pc, #64]	; (800195c <HAL_RCC_GetHCLKFreq+0x50>)
 800191a:	699b      	ldr	r3, [r3, #24]
 800191c:	0a1b      	lsrs	r3, r3, #8
 800191e:	f003 030f 	and.w	r3, r3, #15
 8001922:	490f      	ldr	r1, [pc, #60]	; (8001960 <HAL_RCC_GetHCLKFreq+0x54>)
 8001924:	5ccb      	ldrb	r3, [r1, r3]
 8001926:	f003 031f 	and.w	r3, r3, #31
 800192a:	fa22 f303 	lsr.w	r3, r2, r3
 800192e:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001930:	4b0a      	ldr	r3, [pc, #40]	; (800195c <HAL_RCC_GetHCLKFreq+0x50>)
 8001932:	699b      	ldr	r3, [r3, #24]
 8001934:	f003 030f 	and.w	r3, r3, #15
 8001938:	4a09      	ldr	r2, [pc, #36]	; (8001960 <HAL_RCC_GetHCLKFreq+0x54>)
 800193a:	5cd3      	ldrb	r3, [r2, r3]
 800193c:	f003 031f 	and.w	r3, r3, #31
 8001940:	687a      	ldr	r2, [r7, #4]
 8001942:	fa22 f303 	lsr.w	r3, r2, r3
 8001946:	4a07      	ldr	r2, [pc, #28]	; (8001964 <HAL_RCC_GetHCLKFreq+0x58>)
 8001948:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800194a:	4a07      	ldr	r2, [pc, #28]	; (8001968 <HAL_RCC_GetHCLKFreq+0x5c>)
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8001950:	4b04      	ldr	r3, [pc, #16]	; (8001964 <HAL_RCC_GetHCLKFreq+0x58>)
 8001952:	681b      	ldr	r3, [r3, #0]
}
 8001954:	4618      	mov	r0, r3
 8001956:	3708      	adds	r7, #8
 8001958:	46bd      	mov	sp, r7
 800195a:	bd80      	pop	{r7, pc}
 800195c:	58024400 	.word	0x58024400
 8001960:	08005f78 	.word	0x08005f78
 8001964:	24000004 	.word	0x24000004
 8001968:	24000000 	.word	0x24000000

0800196c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800196c:	b580      	push	{r7, lr}
 800196e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8001970:	f7ff ffcc 	bl	800190c <HAL_RCC_GetHCLKFreq>
 8001974:	4602      	mov	r2, r0
 8001976:	4b06      	ldr	r3, [pc, #24]	; (8001990 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001978:	69db      	ldr	r3, [r3, #28]
 800197a:	0a1b      	lsrs	r3, r3, #8
 800197c:	f003 0307 	and.w	r3, r3, #7
 8001980:	4904      	ldr	r1, [pc, #16]	; (8001994 <HAL_RCC_GetPCLK2Freq+0x28>)
 8001982:	5ccb      	ldrb	r3, [r1, r3]
 8001984:	f003 031f 	and.w	r3, r3, #31
 8001988:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800198c:	4618      	mov	r0, r3
 800198e:	bd80      	pop	{r7, pc}
 8001990:	58024400 	.word	0x58024400
 8001994:	08005f78 	.word	0x08005f78

08001998 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001998:	b480      	push	{r7}
 800199a:	b083      	sub	sp, #12
 800199c:	af00      	add	r7, sp, #0
 800199e:	6078      	str	r0, [r7, #4]
 80019a0:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	223f      	movs	r2, #63	; 0x3f
 80019a6:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80019a8:	4b1a      	ldr	r3, [pc, #104]	; (8001a14 <HAL_RCC_GetClockConfig+0x7c>)
 80019aa:	691b      	ldr	r3, [r3, #16]
 80019ac:	f003 0207 	and.w	r2, r3, #7
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 80019b4:	4b17      	ldr	r3, [pc, #92]	; (8001a14 <HAL_RCC_GetClockConfig+0x7c>)
 80019b6:	699b      	ldr	r3, [r3, #24]
 80019b8:	f403 6270 	and.w	r2, r3, #3840	; 0xf00
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 80019c0:	4b14      	ldr	r3, [pc, #80]	; (8001a14 <HAL_RCC_GetClockConfig+0x7c>)
 80019c2:	699b      	ldr	r3, [r3, #24]
 80019c4:	f003 020f 	and.w	r2, r3, #15
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 80019cc:	4b11      	ldr	r3, [pc, #68]	; (8001a14 <HAL_RCC_GetClockConfig+0x7c>)
 80019ce:	699b      	ldr	r3, [r3, #24]
 80019d0:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 80019d8:	4b0e      	ldr	r3, [pc, #56]	; (8001a14 <HAL_RCC_GetClockConfig+0x7c>)
 80019da:	69db      	ldr	r3, [r3, #28]
 80019dc:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 80019e4:	4b0b      	ldr	r3, [pc, #44]	; (8001a14 <HAL_RCC_GetClockConfig+0x7c>)
 80019e6:	69db      	ldr	r3, [r3, #28]
 80019e8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 80019f0:	4b08      	ldr	r3, [pc, #32]	; (8001a14 <HAL_RCC_GetClockConfig+0x7c>)
 80019f2:	6a1b      	ldr	r3, [r3, #32]
 80019f4:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80019fc:	4b06      	ldr	r3, [pc, #24]	; (8001a18 <HAL_RCC_GetClockConfig+0x80>)
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	f003 020f 	and.w	r2, r3, #15
 8001a04:	683b      	ldr	r3, [r7, #0]
 8001a06:	601a      	str	r2, [r3, #0]
}
 8001a08:	bf00      	nop
 8001a0a:	370c      	adds	r7, #12
 8001a0c:	46bd      	mov	sp, r7
 8001a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a12:	4770      	bx	lr
 8001a14:	58024400 	.word	0x58024400
 8001a18:	52002000 	.word	0x52002000

08001a1c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	b082      	sub	sp, #8
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d101      	bne.n	8001a2e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001a2a:	2301      	movs	r3, #1
 8001a2c:	e049      	b.n	8001ac2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001a34:	b2db      	uxtb	r3, r3
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d106      	bne.n	8001a48 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001a42:	6878      	ldr	r0, [r7, #4]
 8001a44:	f000 f841 	bl	8001aca <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	2202      	movs	r2, #2
 8001a4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	681a      	ldr	r2, [r3, #0]
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	3304      	adds	r3, #4
 8001a58:	4619      	mov	r1, r3
 8001a5a:	4610      	mov	r0, r2
 8001a5c:	f000 fa00 	bl	8001e60 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	2201      	movs	r2, #1
 8001a64:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	2201      	movs	r2, #1
 8001a6c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	2201      	movs	r2, #1
 8001a74:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	2201      	movs	r2, #1
 8001a7c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	2201      	movs	r2, #1
 8001a84:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	2201      	movs	r2, #1
 8001a8c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	2201      	movs	r2, #1
 8001a94:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	2201      	movs	r2, #1
 8001a9c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	2201      	movs	r2, #1
 8001aa4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	2201      	movs	r2, #1
 8001aac:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	2201      	movs	r2, #1
 8001ab4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	2201      	movs	r2, #1
 8001abc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001ac0:	2300      	movs	r3, #0
}
 8001ac2:	4618      	mov	r0, r3
 8001ac4:	3708      	adds	r7, #8
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	bd80      	pop	{r7, pc}

08001aca <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001aca:	b480      	push	{r7}
 8001acc:	b083      	sub	sp, #12
 8001ace:	af00      	add	r7, sp, #0
 8001ad0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001ad2:	bf00      	nop
 8001ad4:	370c      	adds	r7, #12
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001adc:	4770      	bx	lr
	...

08001ae0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001ae0:	b480      	push	{r7}
 8001ae2:	b085      	sub	sp, #20
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001aee:	b2db      	uxtb	r3, r3
 8001af0:	2b01      	cmp	r3, #1
 8001af2:	d001      	beq.n	8001af8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001af4:	2301      	movs	r3, #1
 8001af6:	e054      	b.n	8001ba2 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	2202      	movs	r2, #2
 8001afc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	68da      	ldr	r2, [r3, #12]
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	f042 0201 	orr.w	r2, r2, #1
 8001b0e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	4a26      	ldr	r2, [pc, #152]	; (8001bb0 <HAL_TIM_Base_Start_IT+0xd0>)
 8001b16:	4293      	cmp	r3, r2
 8001b18:	d022      	beq.n	8001b60 <HAL_TIM_Base_Start_IT+0x80>
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001b22:	d01d      	beq.n	8001b60 <HAL_TIM_Base_Start_IT+0x80>
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	4a22      	ldr	r2, [pc, #136]	; (8001bb4 <HAL_TIM_Base_Start_IT+0xd4>)
 8001b2a:	4293      	cmp	r3, r2
 8001b2c:	d018      	beq.n	8001b60 <HAL_TIM_Base_Start_IT+0x80>
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	4a21      	ldr	r2, [pc, #132]	; (8001bb8 <HAL_TIM_Base_Start_IT+0xd8>)
 8001b34:	4293      	cmp	r3, r2
 8001b36:	d013      	beq.n	8001b60 <HAL_TIM_Base_Start_IT+0x80>
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	4a1f      	ldr	r2, [pc, #124]	; (8001bbc <HAL_TIM_Base_Start_IT+0xdc>)
 8001b3e:	4293      	cmp	r3, r2
 8001b40:	d00e      	beq.n	8001b60 <HAL_TIM_Base_Start_IT+0x80>
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	4a1e      	ldr	r2, [pc, #120]	; (8001bc0 <HAL_TIM_Base_Start_IT+0xe0>)
 8001b48:	4293      	cmp	r3, r2
 8001b4a:	d009      	beq.n	8001b60 <HAL_TIM_Base_Start_IT+0x80>
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	4a1c      	ldr	r2, [pc, #112]	; (8001bc4 <HAL_TIM_Base_Start_IT+0xe4>)
 8001b52:	4293      	cmp	r3, r2
 8001b54:	d004      	beq.n	8001b60 <HAL_TIM_Base_Start_IT+0x80>
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	4a1b      	ldr	r2, [pc, #108]	; (8001bc8 <HAL_TIM_Base_Start_IT+0xe8>)
 8001b5c:	4293      	cmp	r3, r2
 8001b5e:	d115      	bne.n	8001b8c <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	689a      	ldr	r2, [r3, #8]
 8001b66:	4b19      	ldr	r3, [pc, #100]	; (8001bcc <HAL_TIM_Base_Start_IT+0xec>)
 8001b68:	4013      	ands	r3, r2
 8001b6a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001b6c:	68fb      	ldr	r3, [r7, #12]
 8001b6e:	2b06      	cmp	r3, #6
 8001b70:	d015      	beq.n	8001b9e <HAL_TIM_Base_Start_IT+0xbe>
 8001b72:	68fb      	ldr	r3, [r7, #12]
 8001b74:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b78:	d011      	beq.n	8001b9e <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	681a      	ldr	r2, [r3, #0]
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	f042 0201 	orr.w	r2, r2, #1
 8001b88:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001b8a:	e008      	b.n	8001b9e <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	681a      	ldr	r2, [r3, #0]
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	f042 0201 	orr.w	r2, r2, #1
 8001b9a:	601a      	str	r2, [r3, #0]
 8001b9c:	e000      	b.n	8001ba0 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001b9e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8001ba0:	2300      	movs	r3, #0
}
 8001ba2:	4618      	mov	r0, r3
 8001ba4:	3714      	adds	r7, #20
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bac:	4770      	bx	lr
 8001bae:	bf00      	nop
 8001bb0:	40010000 	.word	0x40010000
 8001bb4:	40000400 	.word	0x40000400
 8001bb8:	40000800 	.word	0x40000800
 8001bbc:	40000c00 	.word	0x40000c00
 8001bc0:	40010400 	.word	0x40010400
 8001bc4:	40001800 	.word	0x40001800
 8001bc8:	40014000 	.word	0x40014000
 8001bcc:	00010007 	.word	0x00010007

08001bd0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	b082      	sub	sp, #8
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	691b      	ldr	r3, [r3, #16]
 8001bde:	f003 0302 	and.w	r3, r3, #2
 8001be2:	2b02      	cmp	r3, #2
 8001be4:	d122      	bne.n	8001c2c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	68db      	ldr	r3, [r3, #12]
 8001bec:	f003 0302 	and.w	r3, r3, #2
 8001bf0:	2b02      	cmp	r3, #2
 8001bf2:	d11b      	bne.n	8001c2c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	f06f 0202 	mvn.w	r2, #2
 8001bfc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	2201      	movs	r2, #1
 8001c02:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	699b      	ldr	r3, [r3, #24]
 8001c0a:	f003 0303 	and.w	r3, r3, #3
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d003      	beq.n	8001c1a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001c12:	6878      	ldr	r0, [r7, #4]
 8001c14:	f000 f905 	bl	8001e22 <HAL_TIM_IC_CaptureCallback>
 8001c18:	e005      	b.n	8001c26 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001c1a:	6878      	ldr	r0, [r7, #4]
 8001c1c:	f000 f8f7 	bl	8001e0e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001c20:	6878      	ldr	r0, [r7, #4]
 8001c22:	f000 f908 	bl	8001e36 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	2200      	movs	r2, #0
 8001c2a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	691b      	ldr	r3, [r3, #16]
 8001c32:	f003 0304 	and.w	r3, r3, #4
 8001c36:	2b04      	cmp	r3, #4
 8001c38:	d122      	bne.n	8001c80 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	68db      	ldr	r3, [r3, #12]
 8001c40:	f003 0304 	and.w	r3, r3, #4
 8001c44:	2b04      	cmp	r3, #4
 8001c46:	d11b      	bne.n	8001c80 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	f06f 0204 	mvn.w	r2, #4
 8001c50:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	2202      	movs	r2, #2
 8001c56:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	699b      	ldr	r3, [r3, #24]
 8001c5e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d003      	beq.n	8001c6e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001c66:	6878      	ldr	r0, [r7, #4]
 8001c68:	f000 f8db 	bl	8001e22 <HAL_TIM_IC_CaptureCallback>
 8001c6c:	e005      	b.n	8001c7a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001c6e:	6878      	ldr	r0, [r7, #4]
 8001c70:	f000 f8cd 	bl	8001e0e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001c74:	6878      	ldr	r0, [r7, #4]
 8001c76:	f000 f8de 	bl	8001e36 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	691b      	ldr	r3, [r3, #16]
 8001c86:	f003 0308 	and.w	r3, r3, #8
 8001c8a:	2b08      	cmp	r3, #8
 8001c8c:	d122      	bne.n	8001cd4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	68db      	ldr	r3, [r3, #12]
 8001c94:	f003 0308 	and.w	r3, r3, #8
 8001c98:	2b08      	cmp	r3, #8
 8001c9a:	d11b      	bne.n	8001cd4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	f06f 0208 	mvn.w	r2, #8
 8001ca4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	2204      	movs	r2, #4
 8001caa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	69db      	ldr	r3, [r3, #28]
 8001cb2:	f003 0303 	and.w	r3, r3, #3
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d003      	beq.n	8001cc2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001cba:	6878      	ldr	r0, [r7, #4]
 8001cbc:	f000 f8b1 	bl	8001e22 <HAL_TIM_IC_CaptureCallback>
 8001cc0:	e005      	b.n	8001cce <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001cc2:	6878      	ldr	r0, [r7, #4]
 8001cc4:	f000 f8a3 	bl	8001e0e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001cc8:	6878      	ldr	r0, [r7, #4]
 8001cca:	f000 f8b4 	bl	8001e36 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	691b      	ldr	r3, [r3, #16]
 8001cda:	f003 0310 	and.w	r3, r3, #16
 8001cde:	2b10      	cmp	r3, #16
 8001ce0:	d122      	bne.n	8001d28 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	68db      	ldr	r3, [r3, #12]
 8001ce8:	f003 0310 	and.w	r3, r3, #16
 8001cec:	2b10      	cmp	r3, #16
 8001cee:	d11b      	bne.n	8001d28 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	f06f 0210 	mvn.w	r2, #16
 8001cf8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	2208      	movs	r2, #8
 8001cfe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	69db      	ldr	r3, [r3, #28]
 8001d06:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d003      	beq.n	8001d16 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001d0e:	6878      	ldr	r0, [r7, #4]
 8001d10:	f000 f887 	bl	8001e22 <HAL_TIM_IC_CaptureCallback>
 8001d14:	e005      	b.n	8001d22 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001d16:	6878      	ldr	r0, [r7, #4]
 8001d18:	f000 f879 	bl	8001e0e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001d1c:	6878      	ldr	r0, [r7, #4]
 8001d1e:	f000 f88a 	bl	8001e36 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	2200      	movs	r2, #0
 8001d26:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	691b      	ldr	r3, [r3, #16]
 8001d2e:	f003 0301 	and.w	r3, r3, #1
 8001d32:	2b01      	cmp	r3, #1
 8001d34:	d10e      	bne.n	8001d54 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	68db      	ldr	r3, [r3, #12]
 8001d3c:	f003 0301 	and.w	r3, r3, #1
 8001d40:	2b01      	cmp	r3, #1
 8001d42:	d107      	bne.n	8001d54 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	f06f 0201 	mvn.w	r2, #1
 8001d4c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001d4e:	6878      	ldr	r0, [r7, #4]
 8001d50:	f7ff f8c0 	bl	8000ed4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	691b      	ldr	r3, [r3, #16]
 8001d5a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001d5e:	2b80      	cmp	r3, #128	; 0x80
 8001d60:	d10e      	bne.n	8001d80 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	68db      	ldr	r3, [r3, #12]
 8001d68:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001d6c:	2b80      	cmp	r3, #128	; 0x80
 8001d6e:	d107      	bne.n	8001d80 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001d78:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001d7a:	6878      	ldr	r0, [r7, #4]
 8001d7c:	f000 f914 	bl	8001fa8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	691b      	ldr	r3, [r3, #16]
 8001d86:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d8a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001d8e:	d10e      	bne.n	8001dae <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	68db      	ldr	r3, [r3, #12]
 8001d96:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001d9a:	2b80      	cmp	r3, #128	; 0x80
 8001d9c:	d107      	bne.n	8001dae <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8001da6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8001da8:	6878      	ldr	r0, [r7, #4]
 8001daa:	f000 f907 	bl	8001fbc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	691b      	ldr	r3, [r3, #16]
 8001db4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001db8:	2b40      	cmp	r3, #64	; 0x40
 8001dba:	d10e      	bne.n	8001dda <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	68db      	ldr	r3, [r3, #12]
 8001dc2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001dc6:	2b40      	cmp	r3, #64	; 0x40
 8001dc8:	d107      	bne.n	8001dda <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001dd2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001dd4:	6878      	ldr	r0, [r7, #4]
 8001dd6:	f000 f838 	bl	8001e4a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	691b      	ldr	r3, [r3, #16]
 8001de0:	f003 0320 	and.w	r3, r3, #32
 8001de4:	2b20      	cmp	r3, #32
 8001de6:	d10e      	bne.n	8001e06 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	68db      	ldr	r3, [r3, #12]
 8001dee:	f003 0320 	and.w	r3, r3, #32
 8001df2:	2b20      	cmp	r3, #32
 8001df4:	d107      	bne.n	8001e06 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	f06f 0220 	mvn.w	r2, #32
 8001dfe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001e00:	6878      	ldr	r0, [r7, #4]
 8001e02:	f000 f8c7 	bl	8001f94 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001e06:	bf00      	nop
 8001e08:	3708      	adds	r7, #8
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	bd80      	pop	{r7, pc}

08001e0e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001e0e:	b480      	push	{r7}
 8001e10:	b083      	sub	sp, #12
 8001e12:	af00      	add	r7, sp, #0
 8001e14:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001e16:	bf00      	nop
 8001e18:	370c      	adds	r7, #12
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e20:	4770      	bx	lr

08001e22 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001e22:	b480      	push	{r7}
 8001e24:	b083      	sub	sp, #12
 8001e26:	af00      	add	r7, sp, #0
 8001e28:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001e2a:	bf00      	nop
 8001e2c:	370c      	adds	r7, #12
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e34:	4770      	bx	lr

08001e36 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001e36:	b480      	push	{r7}
 8001e38:	b083      	sub	sp, #12
 8001e3a:	af00      	add	r7, sp, #0
 8001e3c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001e3e:	bf00      	nop
 8001e40:	370c      	adds	r7, #12
 8001e42:	46bd      	mov	sp, r7
 8001e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e48:	4770      	bx	lr

08001e4a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001e4a:	b480      	push	{r7}
 8001e4c:	b083      	sub	sp, #12
 8001e4e:	af00      	add	r7, sp, #0
 8001e50:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001e52:	bf00      	nop
 8001e54:	370c      	adds	r7, #12
 8001e56:	46bd      	mov	sp, r7
 8001e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5c:	4770      	bx	lr
	...

08001e60 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001e60:	b480      	push	{r7}
 8001e62:	b085      	sub	sp, #20
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	6078      	str	r0, [r7, #4]
 8001e68:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	4a40      	ldr	r2, [pc, #256]	; (8001f74 <TIM_Base_SetConfig+0x114>)
 8001e74:	4293      	cmp	r3, r2
 8001e76:	d013      	beq.n	8001ea0 <TIM_Base_SetConfig+0x40>
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001e7e:	d00f      	beq.n	8001ea0 <TIM_Base_SetConfig+0x40>
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	4a3d      	ldr	r2, [pc, #244]	; (8001f78 <TIM_Base_SetConfig+0x118>)
 8001e84:	4293      	cmp	r3, r2
 8001e86:	d00b      	beq.n	8001ea0 <TIM_Base_SetConfig+0x40>
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	4a3c      	ldr	r2, [pc, #240]	; (8001f7c <TIM_Base_SetConfig+0x11c>)
 8001e8c:	4293      	cmp	r3, r2
 8001e8e:	d007      	beq.n	8001ea0 <TIM_Base_SetConfig+0x40>
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	4a3b      	ldr	r2, [pc, #236]	; (8001f80 <TIM_Base_SetConfig+0x120>)
 8001e94:	4293      	cmp	r3, r2
 8001e96:	d003      	beq.n	8001ea0 <TIM_Base_SetConfig+0x40>
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	4a3a      	ldr	r2, [pc, #232]	; (8001f84 <TIM_Base_SetConfig+0x124>)
 8001e9c:	4293      	cmp	r3, r2
 8001e9e:	d108      	bne.n	8001eb2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001ea6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001ea8:	683b      	ldr	r3, [r7, #0]
 8001eaa:	685b      	ldr	r3, [r3, #4]
 8001eac:	68fa      	ldr	r2, [r7, #12]
 8001eae:	4313      	orrs	r3, r2
 8001eb0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	4a2f      	ldr	r2, [pc, #188]	; (8001f74 <TIM_Base_SetConfig+0x114>)
 8001eb6:	4293      	cmp	r3, r2
 8001eb8:	d01f      	beq.n	8001efa <TIM_Base_SetConfig+0x9a>
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001ec0:	d01b      	beq.n	8001efa <TIM_Base_SetConfig+0x9a>
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	4a2c      	ldr	r2, [pc, #176]	; (8001f78 <TIM_Base_SetConfig+0x118>)
 8001ec6:	4293      	cmp	r3, r2
 8001ec8:	d017      	beq.n	8001efa <TIM_Base_SetConfig+0x9a>
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	4a2b      	ldr	r2, [pc, #172]	; (8001f7c <TIM_Base_SetConfig+0x11c>)
 8001ece:	4293      	cmp	r3, r2
 8001ed0:	d013      	beq.n	8001efa <TIM_Base_SetConfig+0x9a>
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	4a2a      	ldr	r2, [pc, #168]	; (8001f80 <TIM_Base_SetConfig+0x120>)
 8001ed6:	4293      	cmp	r3, r2
 8001ed8:	d00f      	beq.n	8001efa <TIM_Base_SetConfig+0x9a>
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	4a29      	ldr	r2, [pc, #164]	; (8001f84 <TIM_Base_SetConfig+0x124>)
 8001ede:	4293      	cmp	r3, r2
 8001ee0:	d00b      	beq.n	8001efa <TIM_Base_SetConfig+0x9a>
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	4a28      	ldr	r2, [pc, #160]	; (8001f88 <TIM_Base_SetConfig+0x128>)
 8001ee6:	4293      	cmp	r3, r2
 8001ee8:	d007      	beq.n	8001efa <TIM_Base_SetConfig+0x9a>
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	4a27      	ldr	r2, [pc, #156]	; (8001f8c <TIM_Base_SetConfig+0x12c>)
 8001eee:	4293      	cmp	r3, r2
 8001ef0:	d003      	beq.n	8001efa <TIM_Base_SetConfig+0x9a>
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	4a26      	ldr	r2, [pc, #152]	; (8001f90 <TIM_Base_SetConfig+0x130>)
 8001ef6:	4293      	cmp	r3, r2
 8001ef8:	d108      	bne.n	8001f0c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001f00:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001f02:	683b      	ldr	r3, [r7, #0]
 8001f04:	68db      	ldr	r3, [r3, #12]
 8001f06:	68fa      	ldr	r2, [r7, #12]
 8001f08:	4313      	orrs	r3, r2
 8001f0a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001f12:	683b      	ldr	r3, [r7, #0]
 8001f14:	695b      	ldr	r3, [r3, #20]
 8001f16:	4313      	orrs	r3, r2
 8001f18:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	68fa      	ldr	r2, [r7, #12]
 8001f1e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001f20:	683b      	ldr	r3, [r7, #0]
 8001f22:	689a      	ldr	r2, [r3, #8]
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001f28:	683b      	ldr	r3, [r7, #0]
 8001f2a:	681a      	ldr	r2, [r3, #0]
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	4a10      	ldr	r2, [pc, #64]	; (8001f74 <TIM_Base_SetConfig+0x114>)
 8001f34:	4293      	cmp	r3, r2
 8001f36:	d00f      	beq.n	8001f58 <TIM_Base_SetConfig+0xf8>
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	4a12      	ldr	r2, [pc, #72]	; (8001f84 <TIM_Base_SetConfig+0x124>)
 8001f3c:	4293      	cmp	r3, r2
 8001f3e:	d00b      	beq.n	8001f58 <TIM_Base_SetConfig+0xf8>
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	4a11      	ldr	r2, [pc, #68]	; (8001f88 <TIM_Base_SetConfig+0x128>)
 8001f44:	4293      	cmp	r3, r2
 8001f46:	d007      	beq.n	8001f58 <TIM_Base_SetConfig+0xf8>
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	4a10      	ldr	r2, [pc, #64]	; (8001f8c <TIM_Base_SetConfig+0x12c>)
 8001f4c:	4293      	cmp	r3, r2
 8001f4e:	d003      	beq.n	8001f58 <TIM_Base_SetConfig+0xf8>
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	4a0f      	ldr	r2, [pc, #60]	; (8001f90 <TIM_Base_SetConfig+0x130>)
 8001f54:	4293      	cmp	r3, r2
 8001f56:	d103      	bne.n	8001f60 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001f58:	683b      	ldr	r3, [r7, #0]
 8001f5a:	691a      	ldr	r2, [r3, #16]
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	2201      	movs	r2, #1
 8001f64:	615a      	str	r2, [r3, #20]
}
 8001f66:	bf00      	nop
 8001f68:	3714      	adds	r7, #20
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f70:	4770      	bx	lr
 8001f72:	bf00      	nop
 8001f74:	40010000 	.word	0x40010000
 8001f78:	40000400 	.word	0x40000400
 8001f7c:	40000800 	.word	0x40000800
 8001f80:	40000c00 	.word	0x40000c00
 8001f84:	40010400 	.word	0x40010400
 8001f88:	40014000 	.word	0x40014000
 8001f8c:	40014400 	.word	0x40014400
 8001f90:	40014800 	.word	0x40014800

08001f94 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8001f94:	b480      	push	{r7}
 8001f96:	b083      	sub	sp, #12
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8001f9c:	bf00      	nop
 8001f9e:	370c      	adds	r7, #12
 8001fa0:	46bd      	mov	sp, r7
 8001fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa6:	4770      	bx	lr

08001fa8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001fa8:	b480      	push	{r7}
 8001faa:	b083      	sub	sp, #12
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8001fb0:	bf00      	nop
 8001fb2:	370c      	adds	r7, #12
 8001fb4:	46bd      	mov	sp, r7
 8001fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fba:	4770      	bx	lr

08001fbc <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8001fbc:	b480      	push	{r7}
 8001fbe:	b083      	sub	sp, #12
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8001fc4:	bf00      	nop
 8001fc6:	370c      	adds	r7, #12
 8001fc8:	46bd      	mov	sp, r7
 8001fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fce:	4770      	bx	lr

08001fd0 <LL_EXTI_EnableIT_0_31>:
{
 8001fd0:	b480      	push	{r7}
 8001fd2:	b083      	sub	sp, #12
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8001fd8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001fdc:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8001fe0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	4313      	orrs	r3, r2
 8001fe8:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
}
 8001fec:	bf00      	nop
 8001fee:	370c      	adds	r7, #12
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff6:	4770      	bx	lr

08001ff8 <LL_EXTI_EnableIT_32_63>:
{
 8001ff8:	b480      	push	{r7}
 8001ffa:	b083      	sub	sp, #12
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8002000:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002004:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8002008:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	4313      	orrs	r3, r2
 8002010:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8002014:	bf00      	nop
 8002016:	370c      	adds	r7, #12
 8002018:	46bd      	mov	sp, r7
 800201a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201e:	4770      	bx	lr

08002020 <LL_EXTI_EnableIT_64_95>:
{
 8002020:	b480      	push	{r7}
 8002022:	b083      	sub	sp, #12
 8002024:	af00      	add	r7, sp, #0
 8002026:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR3, ExtiLine);
 8002028:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800202c:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 8002030:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	4313      	orrs	r3, r2
 8002038:	f8c1 30a0 	str.w	r3, [r1, #160]	; 0xa0
}
 800203c:	bf00      	nop
 800203e:	370c      	adds	r7, #12
 8002040:	46bd      	mov	sp, r7
 8002042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002046:	4770      	bx	lr

08002048 <LL_EXTI_DisableIT_0_31>:
{
 8002048:	b480      	push	{r7}
 800204a:	b083      	sub	sp, #12
 800204c:	af00      	add	r7, sp, #0
 800204e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 8002050:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002054:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	43db      	mvns	r3, r3
 800205c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002060:	4013      	ands	r3, r2
 8002062:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
}
 8002066:	bf00      	nop
 8002068:	370c      	adds	r7, #12
 800206a:	46bd      	mov	sp, r7
 800206c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002070:	4770      	bx	lr

08002072 <LL_EXTI_DisableIT_32_63>:
{
 8002072:	b480      	push	{r7}
 8002074:	b083      	sub	sp, #12
 8002076:	af00      	add	r7, sp, #0
 8002078:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR2, ExtiLine);
 800207a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800207e:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	43db      	mvns	r3, r3
 8002086:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800208a:	4013      	ands	r3, r2
 800208c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8002090:	bf00      	nop
 8002092:	370c      	adds	r7, #12
 8002094:	46bd      	mov	sp, r7
 8002096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800209a:	4770      	bx	lr

0800209c <LL_EXTI_DisableIT_64_95>:
{
 800209c:	b480      	push	{r7}
 800209e:	b083      	sub	sp, #12
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR3, ExtiLine);
 80020a4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80020a8:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	43db      	mvns	r3, r3
 80020b0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80020b4:	4013      	ands	r3, r2
 80020b6:	f8c1 30a0 	str.w	r3, [r1, #160]	; 0xa0
}
 80020ba:	bf00      	nop
 80020bc:	370c      	adds	r7, #12
 80020be:	46bd      	mov	sp, r7
 80020c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c4:	4770      	bx	lr

080020c6 <LL_EXTI_EnableEvent_0_31>:
{
 80020c6:	b480      	push	{r7}
 80020c8:	b083      	sub	sp, #12
 80020ca:	af00      	add	r7, sp, #0
 80020cc:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 80020ce:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80020d2:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 80020d6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	4313      	orrs	r3, r2
 80020de:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
}
 80020e2:	bf00      	nop
 80020e4:	370c      	adds	r7, #12
 80020e6:	46bd      	mov	sp, r7
 80020e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ec:	4770      	bx	lr

080020ee <LL_EXTI_EnableEvent_32_63>:
{
 80020ee:	b480      	push	{r7}
 80020f0:	b083      	sub	sp, #12
 80020f2:	af00      	add	r7, sp, #0
 80020f4:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR2, ExtiLine);
 80020f6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80020fa:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 80020fe:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	4313      	orrs	r3, r2
 8002106:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
}
 800210a:	bf00      	nop
 800210c:	370c      	adds	r7, #12
 800210e:	46bd      	mov	sp, r7
 8002110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002114:	4770      	bx	lr

08002116 <LL_EXTI_EnableEvent_64_95>:
{
 8002116:	b480      	push	{r7}
 8002118:	b083      	sub	sp, #12
 800211a:	af00      	add	r7, sp, #0
 800211c:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR3, ExtiLine);
 800211e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002122:	f8d3 20a4 	ldr.w	r2, [r3, #164]	; 0xa4
 8002126:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	4313      	orrs	r3, r2
 800212e:	f8c1 30a4 	str.w	r3, [r1, #164]	; 0xa4
}
 8002132:	bf00      	nop
 8002134:	370c      	adds	r7, #12
 8002136:	46bd      	mov	sp, r7
 8002138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800213c:	4770      	bx	lr

0800213e <LL_EXTI_DisableEvent_0_31>:
{
 800213e:	b480      	push	{r7}
 8002140:	b083      	sub	sp, #12
 8002142:	af00      	add	r7, sp, #0
 8002144:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 8002146:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800214a:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	43db      	mvns	r3, r3
 8002152:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002156:	4013      	ands	r3, r2
 8002158:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
}
 800215c:	bf00      	nop
 800215e:	370c      	adds	r7, #12
 8002160:	46bd      	mov	sp, r7
 8002162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002166:	4770      	bx	lr

08002168 <LL_EXTI_DisableEvent_32_63>:
{
 8002168:	b480      	push	{r7}
 800216a:	b083      	sub	sp, #12
 800216c:	af00      	add	r7, sp, #0
 800216e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR2, ExtiLine);
 8002170:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002174:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	43db      	mvns	r3, r3
 800217c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002180:	4013      	ands	r3, r2
 8002182:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
}
 8002186:	bf00      	nop
 8002188:	370c      	adds	r7, #12
 800218a:	46bd      	mov	sp, r7
 800218c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002190:	4770      	bx	lr

08002192 <LL_EXTI_DisableEvent_64_95>:
{
 8002192:	b480      	push	{r7}
 8002194:	b083      	sub	sp, #12
 8002196:	af00      	add	r7, sp, #0
 8002198:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR3, ExtiLine);
 800219a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800219e:	f8d3 20a4 	ldr.w	r2, [r3, #164]	; 0xa4
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	43db      	mvns	r3, r3
 80021a6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80021aa:	4013      	ands	r3, r2
 80021ac:	f8c1 30a4 	str.w	r3, [r1, #164]	; 0xa4
}
 80021b0:	bf00      	nop
 80021b2:	370c      	adds	r7, #12
 80021b4:	46bd      	mov	sp, r7
 80021b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ba:	4770      	bx	lr

080021bc <LL_EXTI_EnableRisingTrig_0_31>:
{
 80021bc:	b480      	push	{r7}
 80021be:	b083      	sub	sp, #12
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 80021c4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80021c8:	681a      	ldr	r2, [r3, #0]
 80021ca:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	4313      	orrs	r3, r2
 80021d2:	600b      	str	r3, [r1, #0]
}
 80021d4:	bf00      	nop
 80021d6:	370c      	adds	r7, #12
 80021d8:	46bd      	mov	sp, r7
 80021da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021de:	4770      	bx	lr

080021e0 <LL_EXTI_EnableRisingTrig_32_63>:
{
 80021e0:	b480      	push	{r7}
 80021e2:	b083      	sub	sp, #12
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 80021e8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80021ec:	6a1a      	ldr	r2, [r3, #32]
 80021ee:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	4313      	orrs	r3, r2
 80021f6:	620b      	str	r3, [r1, #32]
}
 80021f8:	bf00      	nop
 80021fa:	370c      	adds	r7, #12
 80021fc:	46bd      	mov	sp, r7
 80021fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002202:	4770      	bx	lr

08002204 <LL_EXTI_EnableRisingTrig_64_95>:
{
 8002204:	b480      	push	{r7}
 8002206:	b083      	sub	sp, #12
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR3, ExtiLine);
 800220c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002210:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002212:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	4313      	orrs	r3, r2
 800221a:	640b      	str	r3, [r1, #64]	; 0x40
}
 800221c:	bf00      	nop
 800221e:	370c      	adds	r7, #12
 8002220:	46bd      	mov	sp, r7
 8002222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002226:	4770      	bx	lr

08002228 <LL_EXTI_DisableRisingTrig_0_31>:
{
 8002228:	b480      	push	{r7}
 800222a:	b083      	sub	sp, #12
 800222c:	af00      	add	r7, sp, #0
 800222e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 8002230:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002234:	681a      	ldr	r2, [r3, #0]
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	43db      	mvns	r3, r3
 800223a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800223e:	4013      	ands	r3, r2
 8002240:	600b      	str	r3, [r1, #0]
}
 8002242:	bf00      	nop
 8002244:	370c      	adds	r7, #12
 8002246:	46bd      	mov	sp, r7
 8002248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800224c:	4770      	bx	lr

0800224e <LL_EXTI_DisableRisingTrig_32_63>:
{
 800224e:	b480      	push	{r7}
 8002250:	b083      	sub	sp, #12
 8002252:	af00      	add	r7, sp, #0
 8002254:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR2, ExtiLine);
 8002256:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800225a:	6a1a      	ldr	r2, [r3, #32]
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	43db      	mvns	r3, r3
 8002260:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002264:	4013      	ands	r3, r2
 8002266:	620b      	str	r3, [r1, #32]
}
 8002268:	bf00      	nop
 800226a:	370c      	adds	r7, #12
 800226c:	46bd      	mov	sp, r7
 800226e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002272:	4770      	bx	lr

08002274 <LL_EXTI_DisableRisingTrig_64_95>:
{
 8002274:	b480      	push	{r7}
 8002276:	b083      	sub	sp, #12
 8002278:	af00      	add	r7, sp, #0
 800227a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR3, ExtiLine);
 800227c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002280:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	43db      	mvns	r3, r3
 8002286:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800228a:	4013      	ands	r3, r2
 800228c:	640b      	str	r3, [r1, #64]	; 0x40
}
 800228e:	bf00      	nop
 8002290:	370c      	adds	r7, #12
 8002292:	46bd      	mov	sp, r7
 8002294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002298:	4770      	bx	lr

0800229a <LL_EXTI_EnableFallingTrig_0_31>:
{
 800229a:	b480      	push	{r7}
 800229c:	b083      	sub	sp, #12
 800229e:	af00      	add	r7, sp, #0
 80022a0:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 80022a2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80022a6:	685a      	ldr	r2, [r3, #4]
 80022a8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	4313      	orrs	r3, r2
 80022b0:	604b      	str	r3, [r1, #4]
}
 80022b2:	bf00      	nop
 80022b4:	370c      	adds	r7, #12
 80022b6:	46bd      	mov	sp, r7
 80022b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022bc:	4770      	bx	lr

080022be <LL_EXTI_EnableFallingTrig_32_63>:
{
 80022be:	b480      	push	{r7}
 80022c0:	b083      	sub	sp, #12
 80022c2:	af00      	add	r7, sp, #0
 80022c4:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR2, ExtiLine);
 80022c6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80022ca:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80022cc:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	4313      	orrs	r3, r2
 80022d4:	624b      	str	r3, [r1, #36]	; 0x24
}
 80022d6:	bf00      	nop
 80022d8:	370c      	adds	r7, #12
 80022da:	46bd      	mov	sp, r7
 80022dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e0:	4770      	bx	lr

080022e2 <LL_EXTI_EnableFallingTrig_64_95>:
{
 80022e2:	b480      	push	{r7}
 80022e4:	b083      	sub	sp, #12
 80022e6:	af00      	add	r7, sp, #0
 80022e8:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR3, ExtiLine);
 80022ea:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80022ee:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80022f0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	4313      	orrs	r3, r2
 80022f8:	644b      	str	r3, [r1, #68]	; 0x44
}
 80022fa:	bf00      	nop
 80022fc:	370c      	adds	r7, #12
 80022fe:	46bd      	mov	sp, r7
 8002300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002304:	4770      	bx	lr

08002306 <LL_EXTI_DisableFallingTrig_0_31>:
{
 8002306:	b480      	push	{r7}
 8002308:	b083      	sub	sp, #12
 800230a:	af00      	add	r7, sp, #0
 800230c:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 800230e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002312:	685a      	ldr	r2, [r3, #4]
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	43db      	mvns	r3, r3
 8002318:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800231c:	4013      	ands	r3, r2
 800231e:	604b      	str	r3, [r1, #4]
}
 8002320:	bf00      	nop
 8002322:	370c      	adds	r7, #12
 8002324:	46bd      	mov	sp, r7
 8002326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800232a:	4770      	bx	lr

0800232c <LL_EXTI_DisableFallingTrig_32_63>:
{
 800232c:	b480      	push	{r7}
 800232e:	b083      	sub	sp, #12
 8002330:	af00      	add	r7, sp, #0
 8002332:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR2, ExtiLine);
 8002334:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002338:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	43db      	mvns	r3, r3
 800233e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002342:	4013      	ands	r3, r2
 8002344:	624b      	str	r3, [r1, #36]	; 0x24
}
 8002346:	bf00      	nop
 8002348:	370c      	adds	r7, #12
 800234a:	46bd      	mov	sp, r7
 800234c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002350:	4770      	bx	lr

08002352 <LL_EXTI_DisableFallingTrig_64_95>:
{
 8002352:	b480      	push	{r7}
 8002354:	b083      	sub	sp, #12
 8002356:	af00      	add	r7, sp, #0
 8002358:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR3, ExtiLine);
 800235a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800235e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	43db      	mvns	r3, r3
 8002364:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002368:	4013      	ands	r3, r2
 800236a:	644b      	str	r3, [r1, #68]	; 0x44
}
 800236c:	bf00      	nop
 800236e:	370c      	adds	r7, #12
 8002370:	46bd      	mov	sp, r7
 8002372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002376:	4770      	bx	lr

08002378 <LL_EXTI_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: EXTI registers are initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
{
 8002378:	b580      	push	{r7, lr}
 800237a:	b084      	sub	sp, #16
 800237c:	af00      	add	r7, sp, #0
 800237e:	6078      	str	r0, [r7, #4]
  ErrorStatus status = SUCCESS;
 8002380:	2300      	movs	r3, #0
 8002382:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_EXTI_LINE_64_95(EXTI_InitStruct->Line_64_95));
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	7b1b      	ldrb	r3, [r3, #12]
 8002388:	2b00      	cmp	r3, #0
 800238a:	f000 810d 	beq.w	80025a8 <LL_EXTI_Init+0x230>
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	2b00      	cmp	r3, #0
 8002394:	d054      	beq.n	8002440 <LL_EXTI_Init+0xc8>
    {
      if((EXTI_InitStruct->Mode & LL_EXTI_MODE_IT) == LL_EXTI_MODE_IT)
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	7b5b      	ldrb	r3, [r3, #13]
 800239a:	f003 0301 	and.w	r3, r3, #1
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d005      	beq.n	80023ae <LL_EXTI_Init+0x36>
      {
        /* Enable IT on provided Lines for Cortex-M7*/
        LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	4618      	mov	r0, r3
 80023a8:	f7ff fe12 	bl	8001fd0 <LL_EXTI_EnableIT_0_31>
 80023ac:	e004      	b.n	80023b8 <LL_EXTI_Init+0x40>
      }
      else
      {
        /* Disable IT on provided Lines for Cortex-M7*/
        LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	4618      	mov	r0, r3
 80023b4:	f7ff fe48 	bl	8002048 <LL_EXTI_DisableIT_0_31>
      }

      if((EXTI_InitStruct->Mode & LL_EXTI_MODE_EVENT) == LL_EXTI_MODE_EVENT)
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	7b5b      	ldrb	r3, [r3, #13]
 80023bc:	f003 0302 	and.w	r3, r3, #2
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d005      	beq.n	80023d0 <LL_EXTI_Init+0x58>
      {
        /* Enable event on provided Lines for Cortex-M7 */
        LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	4618      	mov	r0, r3
 80023ca:	f7ff fe7c 	bl	80020c6 <LL_EXTI_EnableEvent_0_31>
 80023ce:	e004      	b.n	80023da <LL_EXTI_Init+0x62>
      }
      else
      {
        /* Disable event on provided Lines for Cortex-M7 */
        LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	4618      	mov	r0, r3
 80023d6:	f7ff feb2 	bl	800213e <LL_EXTI_DisableEvent_0_31>
        /* Disable event on provided Lines for Cortex-M4*/
        LL_C2_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
      }
#endif /* DUAL_CORE */

      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	7b9b      	ldrb	r3, [r3, #14]
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d02e      	beq.n	8002440 <LL_EXTI_Init+0xc8>
      {
        switch (EXTI_InitStruct->Trigger)
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	7b9b      	ldrb	r3, [r3, #14]
 80023e6:	2b03      	cmp	r3, #3
 80023e8:	d01c      	beq.n	8002424 <LL_EXTI_Init+0xac>
 80023ea:	2b03      	cmp	r3, #3
 80023ec:	dc25      	bgt.n	800243a <LL_EXTI_Init+0xc2>
 80023ee:	2b01      	cmp	r3, #1
 80023f0:	d002      	beq.n	80023f8 <LL_EXTI_Init+0x80>
 80023f2:	2b02      	cmp	r3, #2
 80023f4:	d00b      	beq.n	800240e <LL_EXTI_Init+0x96>
 80023f6:	e020      	b.n	800243a <LL_EXTI_Init+0xc2>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	4618      	mov	r0, r3
 80023fe:	f7ff ff82 	bl	8002306 <LL_EXTI_DisableFallingTrig_0_31>
            /* Then Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	4618      	mov	r0, r3
 8002408:	f7ff fed8 	bl	80021bc <LL_EXTI_EnableRisingTrig_0_31>
            break;
 800240c:	e019      	b.n	8002442 <LL_EXTI_Init+0xca>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	4618      	mov	r0, r3
 8002414:	f7ff ff08 	bl	8002228 <LL_EXTI_DisableRisingTrig_0_31>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	4618      	mov	r0, r3
 800241e:	f7ff ff3c 	bl	800229a <LL_EXTI_EnableFallingTrig_0_31>
            break;
 8002422:	e00e      	b.n	8002442 <LL_EXTI_Init+0xca>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	4618      	mov	r0, r3
 800242a:	f7ff fec7 	bl	80021bc <LL_EXTI_EnableRisingTrig_0_31>
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	4618      	mov	r0, r3
 8002434:	f7ff ff31 	bl	800229a <LL_EXTI_EnableFallingTrig_0_31>
            break;
 8002438:	e003      	b.n	8002442 <LL_EXTI_Init+0xca>
          default:
            status = ERROR;
 800243a:	2301      	movs	r3, #1
 800243c:	73fb      	strb	r3, [r7, #15]
            break;
 800243e:	e000      	b.n	8002442 <LL_EXTI_Init+0xca>
        }
      }
 8002440:	bf00      	nop
    }
    /* Configure EXTI Lines in range from 32 to 63 */
    if (EXTI_InitStruct->Line_32_63 != LL_EXTI_LINE_NONE)
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	685b      	ldr	r3, [r3, #4]
 8002446:	2b00      	cmp	r3, #0
 8002448:	d054      	beq.n	80024f4 <LL_EXTI_Init+0x17c>
    {
      if((EXTI_InitStruct->Mode & LL_EXTI_MODE_IT) == LL_EXTI_MODE_IT)
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	7b5b      	ldrb	r3, [r3, #13]
 800244e:	f003 0301 	and.w	r3, r3, #1
 8002452:	2b00      	cmp	r3, #0
 8002454:	d005      	beq.n	8002462 <LL_EXTI_Init+0xea>
      {
        /* Enable IT on provided Lines for Cortex-M7*/
        LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	685b      	ldr	r3, [r3, #4]
 800245a:	4618      	mov	r0, r3
 800245c:	f7ff fdcc 	bl	8001ff8 <LL_EXTI_EnableIT_32_63>
 8002460:	e004      	b.n	800246c <LL_EXTI_Init+0xf4>
      }
      else
      {
        /* Disable IT on provided Lines for Cortex-M7*/
        LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	685b      	ldr	r3, [r3, #4]
 8002466:	4618      	mov	r0, r3
 8002468:	f7ff fe03 	bl	8002072 <LL_EXTI_DisableIT_32_63>
      }

      if((EXTI_InitStruct->Mode & LL_EXTI_MODE_EVENT) == LL_EXTI_MODE_EVENT)
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	7b5b      	ldrb	r3, [r3, #13]
 8002470:	f003 0302 	and.w	r3, r3, #2
 8002474:	2b00      	cmp	r3, #0
 8002476:	d005      	beq.n	8002484 <LL_EXTI_Init+0x10c>
      {
        /* Enable event on provided Lines for Cortex-M7 */
        LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	685b      	ldr	r3, [r3, #4]
 800247c:	4618      	mov	r0, r3
 800247e:	f7ff fe36 	bl	80020ee <LL_EXTI_EnableEvent_32_63>
 8002482:	e004      	b.n	800248e <LL_EXTI_Init+0x116>
      }
      else
      {
        /* Disable event on provided Lines for Cortex-M7 */
        LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	685b      	ldr	r3, [r3, #4]
 8002488:	4618      	mov	r0, r3
 800248a:	f7ff fe6d 	bl	8002168 <LL_EXTI_DisableEvent_32_63>
        /* Disable event on provided Lines for Cortex-M4 */
        LL_C2_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
      }
#endif /* DUAL_CORE */

      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	7b9b      	ldrb	r3, [r3, #14]
 8002492:	2b00      	cmp	r3, #0
 8002494:	d02e      	beq.n	80024f4 <LL_EXTI_Init+0x17c>
      {
        switch (EXTI_InitStruct->Trigger)
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	7b9b      	ldrb	r3, [r3, #14]
 800249a:	2b03      	cmp	r3, #3
 800249c:	d01c      	beq.n	80024d8 <LL_EXTI_Init+0x160>
 800249e:	2b03      	cmp	r3, #3
 80024a0:	dc25      	bgt.n	80024ee <LL_EXTI_Init+0x176>
 80024a2:	2b01      	cmp	r3, #1
 80024a4:	d002      	beq.n	80024ac <LL_EXTI_Init+0x134>
 80024a6:	2b02      	cmp	r3, #2
 80024a8:	d00b      	beq.n	80024c2 <LL_EXTI_Init+0x14a>
 80024aa:	e020      	b.n	80024ee <LL_EXTI_Init+0x176>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	685b      	ldr	r3, [r3, #4]
 80024b0:	4618      	mov	r0, r3
 80024b2:	f7ff ff3b 	bl	800232c <LL_EXTI_DisableFallingTrig_32_63>
            /* Then Enable IT on provided Lines */
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	685b      	ldr	r3, [r3, #4]
 80024ba:	4618      	mov	r0, r3
 80024bc:	f7ff fe90 	bl	80021e0 <LL_EXTI_EnableRisingTrig_32_63>
            break;
 80024c0:	e019      	b.n	80024f6 <LL_EXTI_Init+0x17e>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	685b      	ldr	r3, [r3, #4]
 80024c6:	4618      	mov	r0, r3
 80024c8:	f7ff fec1 	bl	800224e <LL_EXTI_DisableRisingTrig_32_63>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	685b      	ldr	r3, [r3, #4]
 80024d0:	4618      	mov	r0, r3
 80024d2:	f7ff fef4 	bl	80022be <LL_EXTI_EnableFallingTrig_32_63>
            break;
 80024d6:	e00e      	b.n	80024f6 <LL_EXTI_Init+0x17e>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	685b      	ldr	r3, [r3, #4]
 80024dc:	4618      	mov	r0, r3
 80024de:	f7ff fe7f 	bl	80021e0 <LL_EXTI_EnableRisingTrig_32_63>
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	685b      	ldr	r3, [r3, #4]
 80024e6:	4618      	mov	r0, r3
 80024e8:	f7ff fee9 	bl	80022be <LL_EXTI_EnableFallingTrig_32_63>
            break;
 80024ec:	e003      	b.n	80024f6 <LL_EXTI_Init+0x17e>
          default:
            status = ERROR;
 80024ee:	2301      	movs	r3, #1
 80024f0:	73fb      	strb	r3, [r7, #15]
            break;
 80024f2:	e000      	b.n	80024f6 <LL_EXTI_Init+0x17e>
        }
      }
 80024f4:	bf00      	nop
    }
    /* Configure EXTI Lines in range from 64 to 95 */
    if (EXTI_InitStruct->Line_64_95 != LL_EXTI_LINE_NONE)
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	689b      	ldr	r3, [r3, #8]
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d073      	beq.n	80025e6 <LL_EXTI_Init+0x26e>
    {
      if((EXTI_InitStruct->Mode & LL_EXTI_MODE_IT) == LL_EXTI_MODE_IT)
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	7b5b      	ldrb	r3, [r3, #13]
 8002502:	f003 0301 	and.w	r3, r3, #1
 8002506:	2b00      	cmp	r3, #0
 8002508:	d005      	beq.n	8002516 <LL_EXTI_Init+0x19e>
      {
        /* Enable IT on provided Lines for Cortex-M7*/
        LL_EXTI_EnableIT_64_95(EXTI_InitStruct->Line_64_95);
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	689b      	ldr	r3, [r3, #8]
 800250e:	4618      	mov	r0, r3
 8002510:	f7ff fd86 	bl	8002020 <LL_EXTI_EnableIT_64_95>
 8002514:	e004      	b.n	8002520 <LL_EXTI_Init+0x1a8>
      }
      else
      {
        /* Disable IT on provided Lines for Cortex-M7*/
        LL_EXTI_DisableIT_64_95(EXTI_InitStruct->Line_64_95);
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	689b      	ldr	r3, [r3, #8]
 800251a:	4618      	mov	r0, r3
 800251c:	f7ff fdbe 	bl	800209c <LL_EXTI_DisableIT_64_95>
      }

      if((EXTI_InitStruct->Mode & LL_EXTI_MODE_EVENT) == LL_EXTI_MODE_EVENT)
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	7b5b      	ldrb	r3, [r3, #13]
 8002524:	f003 0302 	and.w	r3, r3, #2
 8002528:	2b00      	cmp	r3, #0
 800252a:	d005      	beq.n	8002538 <LL_EXTI_Init+0x1c0>
      {
        /* Enable event on provided Lines for Cortex-M7 */
        LL_EXTI_EnableEvent_64_95(EXTI_InitStruct->Line_64_95);
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	689b      	ldr	r3, [r3, #8]
 8002530:	4618      	mov	r0, r3
 8002532:	f7ff fdf0 	bl	8002116 <LL_EXTI_EnableEvent_64_95>
 8002536:	e004      	b.n	8002542 <LL_EXTI_Init+0x1ca>
      }
      else
      {
        /* Disable event on provided Lines for Cortex-M7 */
        LL_EXTI_DisableEvent_64_95(EXTI_InitStruct->Line_64_95);
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	689b      	ldr	r3, [r3, #8]
 800253c:	4618      	mov	r0, r3
 800253e:	f7ff fe28 	bl	8002192 <LL_EXTI_DisableEvent_64_95>
        /* Disable event on provided Lines for Cortex-M4 */
        LL_C2_EXTI_DisableEvent_64_95(EXTI_InitStruct->Line_64_95);
      }
#endif /* DUAL_CORE */

      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	7b9b      	ldrb	r3, [r3, #14]
 8002546:	2b00      	cmp	r3, #0
 8002548:	d04d      	beq.n	80025e6 <LL_EXTI_Init+0x26e>
      {
        switch (EXTI_InitStruct->Trigger)
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	7b9b      	ldrb	r3, [r3, #14]
 800254e:	2b03      	cmp	r3, #3
 8002550:	d01c      	beq.n	800258c <LL_EXTI_Init+0x214>
 8002552:	2b03      	cmp	r3, #3
 8002554:	dc25      	bgt.n	80025a2 <LL_EXTI_Init+0x22a>
 8002556:	2b01      	cmp	r3, #1
 8002558:	d002      	beq.n	8002560 <LL_EXTI_Init+0x1e8>
 800255a:	2b02      	cmp	r3, #2
 800255c:	d00b      	beq.n	8002576 <LL_EXTI_Init+0x1fe>
 800255e:	e020      	b.n	80025a2 <LL_EXTI_Init+0x22a>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_64_95(EXTI_InitStruct->Line_64_95);
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	689b      	ldr	r3, [r3, #8]
 8002564:	4618      	mov	r0, r3
 8002566:	f7ff fef4 	bl	8002352 <LL_EXTI_DisableFallingTrig_64_95>
            /* Then Enable IT on provided Lines */
            LL_EXTI_EnableRisingTrig_64_95(EXTI_InitStruct->Line_64_95);
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	689b      	ldr	r3, [r3, #8]
 800256e:	4618      	mov	r0, r3
 8002570:	f7ff fe48 	bl	8002204 <LL_EXTI_EnableRisingTrig_64_95>
            break;
 8002574:	e038      	b.n	80025e8 <LL_EXTI_Init+0x270>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_64_95(EXTI_InitStruct->Line_64_95);
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	689b      	ldr	r3, [r3, #8]
 800257a:	4618      	mov	r0, r3
 800257c:	f7ff fe7a 	bl	8002274 <LL_EXTI_DisableRisingTrig_64_95>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_64_95(EXTI_InitStruct->Line_64_95);
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	689b      	ldr	r3, [r3, #8]
 8002584:	4618      	mov	r0, r3
 8002586:	f7ff feac 	bl	80022e2 <LL_EXTI_EnableFallingTrig_64_95>
            break;
 800258a:	e02d      	b.n	80025e8 <LL_EXTI_Init+0x270>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_64_95(EXTI_InitStruct->Line_64_95);
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	689b      	ldr	r3, [r3, #8]
 8002590:	4618      	mov	r0, r3
 8002592:	f7ff fe37 	bl	8002204 <LL_EXTI_EnableRisingTrig_64_95>
            LL_EXTI_EnableFallingTrig_64_95(EXTI_InitStruct->Line_64_95);
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	689b      	ldr	r3, [r3, #8]
 800259a:	4618      	mov	r0, r3
 800259c:	f7ff fea1 	bl	80022e2 <LL_EXTI_EnableFallingTrig_64_95>
            break;
 80025a0:	e022      	b.n	80025e8 <LL_EXTI_Init+0x270>
          default:
            status = ERROR;
 80025a2:	2301      	movs	r3, #1
 80025a4:	73fb      	strb	r3, [r7, #15]
            break;
 80025a6:	e01f      	b.n	80025e8 <LL_EXTI_Init+0x270>
    }
  }
  else /* DISABLE LineCommand */
  {
    /* Disable IT on provided Lines for Cortex-M7*/
    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	4618      	mov	r0, r3
 80025ae:	f7ff fd4b 	bl	8002048 <LL_EXTI_DisableIT_0_31>
    LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	685b      	ldr	r3, [r3, #4]
 80025b6:	4618      	mov	r0, r3
 80025b8:	f7ff fd5b 	bl	8002072 <LL_EXTI_DisableIT_32_63>
    LL_EXTI_DisableIT_64_95(EXTI_InitStruct->Line_64_95);
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	689b      	ldr	r3, [r3, #8]
 80025c0:	4618      	mov	r0, r3
 80025c2:	f7ff fd6b 	bl	800209c <LL_EXTI_DisableIT_64_95>

    /* Disable event on provided Lines for Cortex-M7 */
    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	4618      	mov	r0, r3
 80025cc:	f7ff fdb7 	bl	800213e <LL_EXTI_DisableEvent_0_31>
    LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	685b      	ldr	r3, [r3, #4]
 80025d4:	4618      	mov	r0, r3
 80025d6:	f7ff fdc7 	bl	8002168 <LL_EXTI_DisableEvent_32_63>
    LL_EXTI_DisableEvent_64_95(EXTI_InitStruct->Line_64_95);
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	689b      	ldr	r3, [r3, #8]
 80025de:	4618      	mov	r0, r3
 80025e0:	f7ff fdd7 	bl	8002192 <LL_EXTI_DisableEvent_64_95>
 80025e4:	e000      	b.n	80025e8 <LL_EXTI_Init+0x270>
      }
 80025e6:	bf00      	nop
    LL_C2_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
    LL_C2_EXTI_DisableEvent_64_95(EXTI_InitStruct->Line_64_95);
#endif /* DUAL_CORE */
  }

  return status;
 80025e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80025ea:	4618      	mov	r0, r3
 80025ec:	3710      	adds	r7, #16
 80025ee:	46bd      	mov	sp, r7
 80025f0:	bd80      	pop	{r7, pc}

080025f2 <LL_GPIO_SetPinMode>:
{
 80025f2:	b480      	push	{r7}
 80025f4:	b085      	sub	sp, #20
 80025f6:	af00      	add	r7, sp, #0
 80025f8:	60f8      	str	r0, [r7, #12]
 80025fa:	60b9      	str	r1, [r7, #8]
 80025fc:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODE0), ((Pin * Pin) * Mode));
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	6819      	ldr	r1, [r3, #0]
 8002602:	68bb      	ldr	r3, [r7, #8]
 8002604:	fb03 f203 	mul.w	r2, r3, r3
 8002608:	4613      	mov	r3, r2
 800260a:	005b      	lsls	r3, r3, #1
 800260c:	4413      	add	r3, r2
 800260e:	43db      	mvns	r3, r3
 8002610:	ea01 0203 	and.w	r2, r1, r3
 8002614:	68bb      	ldr	r3, [r7, #8]
 8002616:	fb03 f303 	mul.w	r3, r3, r3
 800261a:	6879      	ldr	r1, [r7, #4]
 800261c:	fb01 f303 	mul.w	r3, r1, r3
 8002620:	431a      	orrs	r2, r3
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	601a      	str	r2, [r3, #0]
}
 8002626:	bf00      	nop
 8002628:	3714      	adds	r7, #20
 800262a:	46bd      	mov	sp, r7
 800262c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002630:	4770      	bx	lr

08002632 <LL_GPIO_SetPinOutputType>:
{
 8002632:	b480      	push	{r7}
 8002634:	b085      	sub	sp, #20
 8002636:	af00      	add	r7, sp, #0
 8002638:	60f8      	str	r0, [r7, #12]
 800263a:	60b9      	str	r1, [r7, #8]
 800263c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	685a      	ldr	r2, [r3, #4]
 8002642:	68bb      	ldr	r3, [r7, #8]
 8002644:	43db      	mvns	r3, r3
 8002646:	401a      	ands	r2, r3
 8002648:	68bb      	ldr	r3, [r7, #8]
 800264a:	6879      	ldr	r1, [r7, #4]
 800264c:	fb01 f303 	mul.w	r3, r1, r3
 8002650:	431a      	orrs	r2, r3
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	605a      	str	r2, [r3, #4]
}
 8002656:	bf00      	nop
 8002658:	3714      	adds	r7, #20
 800265a:	46bd      	mov	sp, r7
 800265c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002660:	4770      	bx	lr

08002662 <LL_GPIO_SetPinSpeed>:
{
 8002662:	b480      	push	{r7}
 8002664:	b085      	sub	sp, #20
 8002666:	af00      	add	r7, sp, #0
 8002668:	60f8      	str	r0, [r7, #12]
 800266a:	60b9      	str	r1, [r7, #8]
 800266c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, ((Pin * Pin) * GPIO_OSPEEDR_OSPEED0), ((Pin * Pin) * Speed));
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	6899      	ldr	r1, [r3, #8]
 8002672:	68bb      	ldr	r3, [r7, #8]
 8002674:	fb03 f203 	mul.w	r2, r3, r3
 8002678:	4613      	mov	r3, r2
 800267a:	005b      	lsls	r3, r3, #1
 800267c:	4413      	add	r3, r2
 800267e:	43db      	mvns	r3, r3
 8002680:	ea01 0203 	and.w	r2, r1, r3
 8002684:	68bb      	ldr	r3, [r7, #8]
 8002686:	fb03 f303 	mul.w	r3, r3, r3
 800268a:	6879      	ldr	r1, [r7, #4]
 800268c:	fb01 f303 	mul.w	r3, r1, r3
 8002690:	431a      	orrs	r2, r3
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	609a      	str	r2, [r3, #8]
}
 8002696:	bf00      	nop
 8002698:	3714      	adds	r7, #20
 800269a:	46bd      	mov	sp, r7
 800269c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a0:	4770      	bx	lr

080026a2 <LL_GPIO_SetPinPull>:
{
 80026a2:	b480      	push	{r7}
 80026a4:	b085      	sub	sp, #20
 80026a6:	af00      	add	r7, sp, #0
 80026a8:	60f8      	str	r0, [r7, #12]
 80026aa:	60b9      	str	r1, [r7, #8]
 80026ac:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPD0), ((Pin * Pin) * Pull));
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	68d9      	ldr	r1, [r3, #12]
 80026b2:	68bb      	ldr	r3, [r7, #8]
 80026b4:	fb03 f203 	mul.w	r2, r3, r3
 80026b8:	4613      	mov	r3, r2
 80026ba:	005b      	lsls	r3, r3, #1
 80026bc:	4413      	add	r3, r2
 80026be:	43db      	mvns	r3, r3
 80026c0:	ea01 0203 	and.w	r2, r1, r3
 80026c4:	68bb      	ldr	r3, [r7, #8]
 80026c6:	fb03 f303 	mul.w	r3, r3, r3
 80026ca:	6879      	ldr	r1, [r7, #4]
 80026cc:	fb01 f303 	mul.w	r3, r1, r3
 80026d0:	431a      	orrs	r2, r3
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	60da      	str	r2, [r3, #12]
}
 80026d6:	bf00      	nop
 80026d8:	3714      	adds	r7, #20
 80026da:	46bd      	mov	sp, r7
 80026dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e0:	4770      	bx	lr

080026e2 <LL_GPIO_SetAFPin_0_7>:
{
 80026e2:	b480      	push	{r7}
 80026e4:	b085      	sub	sp, #20
 80026e6:	af00      	add	r7, sp, #0
 80026e8:	60f8      	str	r0, [r7, #12]
 80026ea:	60b9      	str	r1, [r7, #8]
 80026ec:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], ((((Pin * Pin) * Pin) * Pin) * GPIO_AFRL_AFSEL0),
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	6a19      	ldr	r1, [r3, #32]
 80026f2:	68bb      	ldr	r3, [r7, #8]
 80026f4:	fb03 f303 	mul.w	r3, r3, r3
 80026f8:	68ba      	ldr	r2, [r7, #8]
 80026fa:	fb02 f303 	mul.w	r3, r2, r3
 80026fe:	68ba      	ldr	r2, [r7, #8]
 8002700:	fb03 f202 	mul.w	r2, r3, r2
 8002704:	4613      	mov	r3, r2
 8002706:	011b      	lsls	r3, r3, #4
 8002708:	1a9b      	subs	r3, r3, r2
 800270a:	43db      	mvns	r3, r3
 800270c:	ea01 0203 	and.w	r2, r1, r3
 8002710:	68bb      	ldr	r3, [r7, #8]
 8002712:	fb03 f303 	mul.w	r3, r3, r3
 8002716:	68b9      	ldr	r1, [r7, #8]
 8002718:	fb01 f303 	mul.w	r3, r1, r3
 800271c:	68b9      	ldr	r1, [r7, #8]
 800271e:	fb01 f303 	mul.w	r3, r1, r3
 8002722:	6879      	ldr	r1, [r7, #4]
 8002724:	fb01 f303 	mul.w	r3, r1, r3
 8002728:	431a      	orrs	r2, r3
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	621a      	str	r2, [r3, #32]
}
 800272e:	bf00      	nop
 8002730:	3714      	adds	r7, #20
 8002732:	46bd      	mov	sp, r7
 8002734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002738:	4770      	bx	lr

0800273a <LL_GPIO_SetAFPin_8_15>:
{
 800273a:	b480      	push	{r7}
 800273c:	b085      	sub	sp, #20
 800273e:	af00      	add	r7, sp, #0
 8002740:	60f8      	str	r0, [r7, #12]
 8002742:	60b9      	str	r1, [r7, #8]
 8002744:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * GPIO_AFRH_AFSEL8),
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800274a:	68bb      	ldr	r3, [r7, #8]
 800274c:	0a1b      	lsrs	r3, r3, #8
 800274e:	68ba      	ldr	r2, [r7, #8]
 8002750:	0a12      	lsrs	r2, r2, #8
 8002752:	fb02 f303 	mul.w	r3, r2, r3
 8002756:	68ba      	ldr	r2, [r7, #8]
 8002758:	0a12      	lsrs	r2, r2, #8
 800275a:	fb02 f303 	mul.w	r3, r2, r3
 800275e:	68ba      	ldr	r2, [r7, #8]
 8002760:	0a12      	lsrs	r2, r2, #8
 8002762:	fb03 f202 	mul.w	r2, r3, r2
 8002766:	4613      	mov	r3, r2
 8002768:	011b      	lsls	r3, r3, #4
 800276a:	1a9b      	subs	r3, r3, r2
 800276c:	43db      	mvns	r3, r3
 800276e:	ea01 0203 	and.w	r2, r1, r3
 8002772:	68bb      	ldr	r3, [r7, #8]
 8002774:	0a1b      	lsrs	r3, r3, #8
 8002776:	68b9      	ldr	r1, [r7, #8]
 8002778:	0a09      	lsrs	r1, r1, #8
 800277a:	fb01 f303 	mul.w	r3, r1, r3
 800277e:	68b9      	ldr	r1, [r7, #8]
 8002780:	0a09      	lsrs	r1, r1, #8
 8002782:	fb01 f303 	mul.w	r3, r1, r3
 8002786:	68b9      	ldr	r1, [r7, #8]
 8002788:	0a09      	lsrs	r1, r1, #8
 800278a:	fb01 f303 	mul.w	r3, r1, r3
 800278e:	6879      	ldr	r1, [r7, #4]
 8002790:	fb01 f303 	mul.w	r3, r1, r3
 8002794:	431a      	orrs	r2, r3
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	625a      	str	r2, [r3, #36]	; 0x24
}
 800279a:	bf00      	nop
 800279c:	3714      	adds	r7, #20
 800279e:	46bd      	mov	sp, r7
 80027a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a4:	4770      	bx	lr

080027a6 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 80027a6:	b580      	push	{r7, lr}
 80027a8:	b088      	sub	sp, #32
 80027aa:	af00      	add	r7, sp, #0
 80027ac:	6078      	str	r0, [r7, #4]
 80027ae:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 80027b0:	683b      	ldr	r3, [r7, #0]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027b6:	693b      	ldr	r3, [r7, #16]
 80027b8:	fa93 f3a3 	rbit	r3, r3
 80027bc:	60fb      	str	r3, [r7, #12]
  return result;
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 80027c2:	697b      	ldr	r3, [r7, #20]
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d101      	bne.n	80027cc <LL_GPIO_Init+0x26>
    return 32U;
 80027c8:	2320      	movs	r3, #32
 80027ca:	e003      	b.n	80027d4 <LL_GPIO_Init+0x2e>
  return __builtin_clz(value);
 80027cc:	697b      	ldr	r3, [r7, #20]
 80027ce:	fab3 f383 	clz	r3, r3
 80027d2:	b2db      	uxtb	r3, r3
 80027d4:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 80027d6:	e048      	b.n	800286a <LL_GPIO_Init+0xc4>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001UL << pinpos);
 80027d8:	683b      	ldr	r3, [r7, #0]
 80027da:	681a      	ldr	r2, [r3, #0]
 80027dc:	2101      	movs	r1, #1
 80027de:	69fb      	ldr	r3, [r7, #28]
 80027e0:	fa01 f303 	lsl.w	r3, r1, r3
 80027e4:	4013      	ands	r3, r2
 80027e6:	61bb      	str	r3, [r7, #24]

    if (currentpin != 0x00000000U)
 80027e8:	69bb      	ldr	r3, [r7, #24]
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d03a      	beq.n	8002864 <LL_GPIO_Init+0xbe>
    {

      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 80027ee:	683b      	ldr	r3, [r7, #0]
 80027f0:	685b      	ldr	r3, [r3, #4]
 80027f2:	2b01      	cmp	r3, #1
 80027f4:	d003      	beq.n	80027fe <LL_GPIO_Init+0x58>
 80027f6:	683b      	ldr	r3, [r7, #0]
 80027f8:	685b      	ldr	r3, [r3, #4]
 80027fa:	2b02      	cmp	r3, #2
 80027fc:	d10e      	bne.n	800281c <LL_GPIO_Init+0x76>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 80027fe:	683b      	ldr	r3, [r7, #0]
 8002800:	689b      	ldr	r3, [r3, #8]
 8002802:	461a      	mov	r2, r3
 8002804:	69b9      	ldr	r1, [r7, #24]
 8002806:	6878      	ldr	r0, [r7, #4]
 8002808:	f7ff ff2b 	bl	8002662 <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 800280c:	683b      	ldr	r3, [r7, #0]
 800280e:	6819      	ldr	r1, [r3, #0]
 8002810:	683b      	ldr	r3, [r7, #0]
 8002812:	68db      	ldr	r3, [r3, #12]
 8002814:	461a      	mov	r2, r3
 8002816:	6878      	ldr	r0, [r7, #4]
 8002818:	f7ff ff0b 	bl	8002632 <LL_GPIO_SetPinOutputType>

      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 800281c:	683b      	ldr	r3, [r7, #0]
 800281e:	691b      	ldr	r3, [r3, #16]
 8002820:	461a      	mov	r2, r3
 8002822:	69b9      	ldr	r1, [r7, #24]
 8002824:	6878      	ldr	r0, [r7, #4]
 8002826:	f7ff ff3c 	bl	80026a2 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 800282a:	683b      	ldr	r3, [r7, #0]
 800282c:	685b      	ldr	r3, [r3, #4]
 800282e:	2b02      	cmp	r3, #2
 8002830:	d111      	bne.n	8002856 <LL_GPIO_Init+0xb0>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Alternate function configuration */
        if (currentpin < LL_GPIO_PIN_8)
 8002832:	69bb      	ldr	r3, [r7, #24]
 8002834:	2bff      	cmp	r3, #255	; 0xff
 8002836:	d807      	bhi.n	8002848 <LL_GPIO_Init+0xa2>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8002838:	683b      	ldr	r3, [r7, #0]
 800283a:	695b      	ldr	r3, [r3, #20]
 800283c:	461a      	mov	r2, r3
 800283e:	69b9      	ldr	r1, [r7, #24]
 8002840:	6878      	ldr	r0, [r7, #4]
 8002842:	f7ff ff4e 	bl	80026e2 <LL_GPIO_SetAFPin_0_7>
 8002846:	e006      	b.n	8002856 <LL_GPIO_Init+0xb0>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8002848:	683b      	ldr	r3, [r7, #0]
 800284a:	695b      	ldr	r3, [r3, #20]
 800284c:	461a      	mov	r2, r3
 800284e:	69b9      	ldr	r1, [r7, #24]
 8002850:	6878      	ldr	r0, [r7, #4]
 8002852:	f7ff ff72 	bl	800273a <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8002856:	683b      	ldr	r3, [r7, #0]
 8002858:	685b      	ldr	r3, [r3, #4]
 800285a:	461a      	mov	r2, r3
 800285c:	69b9      	ldr	r1, [r7, #24]
 800285e:	6878      	ldr	r0, [r7, #4]
 8002860:	f7ff fec7 	bl	80025f2 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8002864:	69fb      	ldr	r3, [r7, #28]
 8002866:	3301      	adds	r3, #1
 8002868:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 800286a:	683b      	ldr	r3, [r7, #0]
 800286c:	681a      	ldr	r2, [r3, #0]
 800286e:	69fb      	ldr	r3, [r7, #28]
 8002870:	fa22 f303 	lsr.w	r3, r2, r3
 8002874:	2b00      	cmp	r3, #0
 8002876:	d1af      	bne.n	80027d8 <LL_GPIO_Init+0x32>
  }

  return (SUCCESS);
 8002878:	2300      	movs	r3, #0
}
 800287a:	4618      	mov	r0, r3
 800287c:	3720      	adds	r7, #32
 800287e:	46bd      	mov	sp, r7
 8002880:	bd80      	pop	{r7, pc}
	...

08002884 <LL_SetSystemCoreClock>:
  *         @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
#endif /* DUAL_CORE */
void LL_SetSystemCoreClock(uint32_t CPU_Frequency)
{
 8002884:	b480      	push	{r7}
 8002886:	b083      	sub	sp, #12
 8002888:	af00      	add	r7, sp, #0
 800288a:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = CPU_Frequency;
 800288c:	4a04      	ldr	r2, [pc, #16]	; (80028a0 <LL_SetSystemCoreClock+0x1c>)
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	6013      	str	r3, [r2, #0]
}
 8002892:	bf00      	nop
 8002894:	370c      	adds	r7, #12
 8002896:	46bd      	mov	sp, r7
 8002898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800289c:	4770      	bx	lr
 800289e:	bf00      	nop
 80028a0:	24000000 	.word	0x24000000

080028a4 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80028a4:	b480      	push	{r7}
 80028a6:	b085      	sub	sp, #20
 80028a8:	af00      	add	r7, sp, #0
 80028aa:	4603      	mov	r3, r0
 80028ac:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80028ae:	2300      	movs	r3, #0
 80028b0:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80028b2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80028b6:	2b84      	cmp	r3, #132	; 0x84
 80028b8:	d005      	beq.n	80028c6 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 80028ba:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	4413      	add	r3, r2
 80028c2:	3303      	adds	r3, #3
 80028c4:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80028c6:	68fb      	ldr	r3, [r7, #12]
}
 80028c8:	4618      	mov	r0, r3
 80028ca:	3714      	adds	r7, #20
 80028cc:	46bd      	mov	sp, r7
 80028ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d2:	4770      	bx	lr

080028d4 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80028d4:	b580      	push	{r7, lr}
 80028d6:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80028d8:	f000 ff52 	bl	8003780 <vTaskStartScheduler>
  
  return osOK;
 80028dc:	2300      	movs	r3, #0
}
 80028de:	4618      	mov	r0, r3
 80028e0:	bd80      	pop	{r7, pc}

080028e2 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80028e2:	b5f0      	push	{r4, r5, r6, r7, lr}
 80028e4:	b089      	sub	sp, #36	; 0x24
 80028e6:	af04      	add	r7, sp, #16
 80028e8:	6078      	str	r0, [r7, #4]
 80028ea:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	695b      	ldr	r3, [r3, #20]
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d020      	beq.n	8002936 <osThreadCreate+0x54>
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	699b      	ldr	r3, [r3, #24]
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d01c      	beq.n	8002936 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	685c      	ldr	r4, [r3, #4]
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681d      	ldr	r5, [r3, #0]
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	691e      	ldr	r6, [r3, #16]
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800290e:	4618      	mov	r0, r3
 8002910:	f7ff ffc8 	bl	80028a4 <makeFreeRtosPriority>
 8002914:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	695b      	ldr	r3, [r3, #20]
 800291a:	687a      	ldr	r2, [r7, #4]
 800291c:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800291e:	9202      	str	r2, [sp, #8]
 8002920:	9301      	str	r3, [sp, #4]
 8002922:	9100      	str	r1, [sp, #0]
 8002924:	683b      	ldr	r3, [r7, #0]
 8002926:	4632      	mov	r2, r6
 8002928:	4629      	mov	r1, r5
 800292a:	4620      	mov	r0, r4
 800292c:	f000 fd4a 	bl	80033c4 <xTaskCreateStatic>
 8002930:	4603      	mov	r3, r0
 8002932:	60fb      	str	r3, [r7, #12]
 8002934:	e01c      	b.n	8002970 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	685c      	ldr	r4, [r3, #4]
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002942:	b29e      	uxth	r6, r3
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800294a:	4618      	mov	r0, r3
 800294c:	f7ff ffaa 	bl	80028a4 <makeFreeRtosPriority>
 8002950:	4602      	mov	r2, r0
 8002952:	f107 030c 	add.w	r3, r7, #12
 8002956:	9301      	str	r3, [sp, #4]
 8002958:	9200      	str	r2, [sp, #0]
 800295a:	683b      	ldr	r3, [r7, #0]
 800295c:	4632      	mov	r2, r6
 800295e:	4629      	mov	r1, r5
 8002960:	4620      	mov	r0, r4
 8002962:	f000 fd8c 	bl	800347e <xTaskCreate>
 8002966:	4603      	mov	r3, r0
 8002968:	2b01      	cmp	r3, #1
 800296a:	d001      	beq.n	8002970 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800296c:	2300      	movs	r3, #0
 800296e:	e000      	b.n	8002972 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8002970:	68fb      	ldr	r3, [r7, #12]
}
 8002972:	4618      	mov	r0, r3
 8002974:	3714      	adds	r7, #20
 8002976:	46bd      	mov	sp, r7
 8002978:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800297a <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800297a:	b580      	push	{r7, lr}
 800297c:	b084      	sub	sp, #16
 800297e:	af00      	add	r7, sp, #0
 8002980:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	2b00      	cmp	r3, #0
 800298a:	d001      	beq.n	8002990 <osDelay+0x16>
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	e000      	b.n	8002992 <osDelay+0x18>
 8002990:	2301      	movs	r3, #1
 8002992:	4618      	mov	r0, r3
 8002994:	f000 fec0 	bl	8003718 <vTaskDelay>
  
  return osOK;
 8002998:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800299a:	4618      	mov	r0, r3
 800299c:	3710      	adds	r7, #16
 800299e:	46bd      	mov	sp, r7
 80029a0:	bd80      	pop	{r7, pc}

080029a2 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80029a2:	b480      	push	{r7}
 80029a4:	b083      	sub	sp, #12
 80029a6:	af00      	add	r7, sp, #0
 80029a8:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	f103 0208 	add.w	r2, r3, #8
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	f04f 32ff 	mov.w	r2, #4294967295
 80029ba:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	f103 0208 	add.w	r2, r3, #8
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	f103 0208 	add.w	r2, r3, #8
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	2200      	movs	r2, #0
 80029d4:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80029d6:	bf00      	nop
 80029d8:	370c      	adds	r7, #12
 80029da:	46bd      	mov	sp, r7
 80029dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e0:	4770      	bx	lr

080029e2 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80029e2:	b480      	push	{r7}
 80029e4:	b083      	sub	sp, #12
 80029e6:	af00      	add	r7, sp, #0
 80029e8:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	2200      	movs	r2, #0
 80029ee:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80029f0:	bf00      	nop
 80029f2:	370c      	adds	r7, #12
 80029f4:	46bd      	mov	sp, r7
 80029f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029fa:	4770      	bx	lr

080029fc <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80029fc:	b480      	push	{r7}
 80029fe:	b085      	sub	sp, #20
 8002a00:	af00      	add	r7, sp, #0
 8002a02:	6078      	str	r0, [r7, #4]
 8002a04:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	685b      	ldr	r3, [r3, #4]
 8002a0a:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8002a0c:	683b      	ldr	r3, [r7, #0]
 8002a0e:	68fa      	ldr	r2, [r7, #12]
 8002a10:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	689a      	ldr	r2, [r3, #8]
 8002a16:	683b      	ldr	r3, [r7, #0]
 8002a18:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	689b      	ldr	r3, [r3, #8]
 8002a1e:	683a      	ldr	r2, [r7, #0]
 8002a20:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	683a      	ldr	r2, [r7, #0]
 8002a26:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8002a28:	683b      	ldr	r3, [r7, #0]
 8002a2a:	687a      	ldr	r2, [r7, #4]
 8002a2c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	1c5a      	adds	r2, r3, #1
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	601a      	str	r2, [r3, #0]
}
 8002a38:	bf00      	nop
 8002a3a:	3714      	adds	r7, #20
 8002a3c:	46bd      	mov	sp, r7
 8002a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a42:	4770      	bx	lr

08002a44 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002a44:	b480      	push	{r7}
 8002a46:	b085      	sub	sp, #20
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	6078      	str	r0, [r7, #4]
 8002a4c:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002a4e:	683b      	ldr	r3, [r7, #0]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8002a54:	68bb      	ldr	r3, [r7, #8]
 8002a56:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a5a:	d103      	bne.n	8002a64 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	691b      	ldr	r3, [r3, #16]
 8002a60:	60fb      	str	r3, [r7, #12]
 8002a62:	e00c      	b.n	8002a7e <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	3308      	adds	r3, #8
 8002a68:	60fb      	str	r3, [r7, #12]
 8002a6a:	e002      	b.n	8002a72 <vListInsert+0x2e>
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	685b      	ldr	r3, [r3, #4]
 8002a70:	60fb      	str	r3, [r7, #12]
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	685b      	ldr	r3, [r3, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	68ba      	ldr	r2, [r7, #8]
 8002a7a:	429a      	cmp	r2, r3
 8002a7c:	d2f6      	bcs.n	8002a6c <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	685a      	ldr	r2, [r3, #4]
 8002a82:	683b      	ldr	r3, [r7, #0]
 8002a84:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002a86:	683b      	ldr	r3, [r7, #0]
 8002a88:	685b      	ldr	r3, [r3, #4]
 8002a8a:	683a      	ldr	r2, [r7, #0]
 8002a8c:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8002a8e:	683b      	ldr	r3, [r7, #0]
 8002a90:	68fa      	ldr	r2, [r7, #12]
 8002a92:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	683a      	ldr	r2, [r7, #0]
 8002a98:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8002a9a:	683b      	ldr	r3, [r7, #0]
 8002a9c:	687a      	ldr	r2, [r7, #4]
 8002a9e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	1c5a      	adds	r2, r3, #1
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	601a      	str	r2, [r3, #0]
}
 8002aaa:	bf00      	nop
 8002aac:	3714      	adds	r7, #20
 8002aae:	46bd      	mov	sp, r7
 8002ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab4:	4770      	bx	lr

08002ab6 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002ab6:	b480      	push	{r7}
 8002ab8:	b085      	sub	sp, #20
 8002aba:	af00      	add	r7, sp, #0
 8002abc:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	691b      	ldr	r3, [r3, #16]
 8002ac2:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	685b      	ldr	r3, [r3, #4]
 8002ac8:	687a      	ldr	r2, [r7, #4]
 8002aca:	6892      	ldr	r2, [r2, #8]
 8002acc:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	689b      	ldr	r3, [r3, #8]
 8002ad2:	687a      	ldr	r2, [r7, #4]
 8002ad4:	6852      	ldr	r2, [r2, #4]
 8002ad6:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	685b      	ldr	r3, [r3, #4]
 8002adc:	687a      	ldr	r2, [r7, #4]
 8002ade:	429a      	cmp	r2, r3
 8002ae0:	d103      	bne.n	8002aea <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	689a      	ldr	r2, [r3, #8]
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	2200      	movs	r2, #0
 8002aee:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	1e5a      	subs	r2, r3, #1
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	681b      	ldr	r3, [r3, #0]
}
 8002afe:	4618      	mov	r0, r3
 8002b00:	3714      	adds	r7, #20
 8002b02:	46bd      	mov	sp, r7
 8002b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b08:	4770      	bx	lr
	...

08002b0c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8002b0c:	b580      	push	{r7, lr}
 8002b0e:	b084      	sub	sp, #16
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	6078      	str	r0, [r7, #4]
 8002b14:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d10a      	bne.n	8002b36 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8002b20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b24:	f383 8811 	msr	BASEPRI, r3
 8002b28:	f3bf 8f6f 	isb	sy
 8002b2c:	f3bf 8f4f 	dsb	sy
 8002b30:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8002b32:	bf00      	nop
 8002b34:	e7fe      	b.n	8002b34 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8002b36:	f001 fd85 	bl	8004644 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	681a      	ldr	r2, [r3, #0]
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b42:	68f9      	ldr	r1, [r7, #12]
 8002b44:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002b46:	fb01 f303 	mul.w	r3, r1, r3
 8002b4a:	441a      	add	r2, r3
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	2200      	movs	r2, #0
 8002b54:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	681a      	ldr	r2, [r3, #0]
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	681a      	ldr	r2, [r3, #0]
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b66:	3b01      	subs	r3, #1
 8002b68:	68f9      	ldr	r1, [r7, #12]
 8002b6a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002b6c:	fb01 f303 	mul.w	r3, r1, r3
 8002b70:	441a      	add	r2, r3
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	22ff      	movs	r2, #255	; 0xff
 8002b7a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	22ff      	movs	r2, #255	; 0xff
 8002b82:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8002b86:	683b      	ldr	r3, [r7, #0]
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d114      	bne.n	8002bb6 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	691b      	ldr	r3, [r3, #16]
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d01a      	beq.n	8002bca <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	3310      	adds	r3, #16
 8002b98:	4618      	mov	r0, r3
 8002b9a:	f001 f843 	bl	8003c24 <xTaskRemoveFromEventList>
 8002b9e:	4603      	mov	r3, r0
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d012      	beq.n	8002bca <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8002ba4:	4b0c      	ldr	r3, [pc, #48]	; (8002bd8 <xQueueGenericReset+0xcc>)
 8002ba6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002baa:	601a      	str	r2, [r3, #0]
 8002bac:	f3bf 8f4f 	dsb	sy
 8002bb0:	f3bf 8f6f 	isb	sy
 8002bb4:	e009      	b.n	8002bca <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	3310      	adds	r3, #16
 8002bba:	4618      	mov	r0, r3
 8002bbc:	f7ff fef1 	bl	80029a2 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	3324      	adds	r3, #36	; 0x24
 8002bc4:	4618      	mov	r0, r3
 8002bc6:	f7ff feec 	bl	80029a2 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8002bca:	f001 fd6b 	bl	80046a4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8002bce:	2301      	movs	r3, #1
}
 8002bd0:	4618      	mov	r0, r3
 8002bd2:	3710      	adds	r7, #16
 8002bd4:	46bd      	mov	sp, r7
 8002bd6:	bd80      	pop	{r7, pc}
 8002bd8:	e000ed04 	.word	0xe000ed04

08002bdc <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8002bdc:	b580      	push	{r7, lr}
 8002bde:	b08a      	sub	sp, #40	; 0x28
 8002be0:	af02      	add	r7, sp, #8
 8002be2:	60f8      	str	r0, [r7, #12]
 8002be4:	60b9      	str	r1, [r7, #8]
 8002be6:	4613      	mov	r3, r2
 8002be8:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d10a      	bne.n	8002c06 <xQueueGenericCreate+0x2a>
	__asm volatile
 8002bf0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002bf4:	f383 8811 	msr	BASEPRI, r3
 8002bf8:	f3bf 8f6f 	isb	sy
 8002bfc:	f3bf 8f4f 	dsb	sy
 8002c00:	613b      	str	r3, [r7, #16]
}
 8002c02:	bf00      	nop
 8002c04:	e7fe      	b.n	8002c04 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	68ba      	ldr	r2, [r7, #8]
 8002c0a:	fb02 f303 	mul.w	r3, r2, r3
 8002c0e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8002c10:	69fb      	ldr	r3, [r7, #28]
 8002c12:	3348      	adds	r3, #72	; 0x48
 8002c14:	4618      	mov	r0, r3
 8002c16:	f001 fe37 	bl	8004888 <pvPortMalloc>
 8002c1a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8002c1c:	69bb      	ldr	r3, [r7, #24]
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d011      	beq.n	8002c46 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8002c22:	69bb      	ldr	r3, [r7, #24]
 8002c24:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002c26:	697b      	ldr	r3, [r7, #20]
 8002c28:	3348      	adds	r3, #72	; 0x48
 8002c2a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8002c2c:	69bb      	ldr	r3, [r7, #24]
 8002c2e:	2200      	movs	r2, #0
 8002c30:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002c34:	79fa      	ldrb	r2, [r7, #7]
 8002c36:	69bb      	ldr	r3, [r7, #24]
 8002c38:	9300      	str	r3, [sp, #0]
 8002c3a:	4613      	mov	r3, r2
 8002c3c:	697a      	ldr	r2, [r7, #20]
 8002c3e:	68b9      	ldr	r1, [r7, #8]
 8002c40:	68f8      	ldr	r0, [r7, #12]
 8002c42:	f000 f805 	bl	8002c50 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8002c46:	69bb      	ldr	r3, [r7, #24]
	}
 8002c48:	4618      	mov	r0, r3
 8002c4a:	3720      	adds	r7, #32
 8002c4c:	46bd      	mov	sp, r7
 8002c4e:	bd80      	pop	{r7, pc}

08002c50 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8002c50:	b580      	push	{r7, lr}
 8002c52:	b084      	sub	sp, #16
 8002c54:	af00      	add	r7, sp, #0
 8002c56:	60f8      	str	r0, [r7, #12]
 8002c58:	60b9      	str	r1, [r7, #8]
 8002c5a:	607a      	str	r2, [r7, #4]
 8002c5c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8002c5e:	68bb      	ldr	r3, [r7, #8]
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d103      	bne.n	8002c6c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8002c64:	69bb      	ldr	r3, [r7, #24]
 8002c66:	69ba      	ldr	r2, [r7, #24]
 8002c68:	601a      	str	r2, [r3, #0]
 8002c6a:	e002      	b.n	8002c72 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8002c6c:	69bb      	ldr	r3, [r7, #24]
 8002c6e:	687a      	ldr	r2, [r7, #4]
 8002c70:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8002c72:	69bb      	ldr	r3, [r7, #24]
 8002c74:	68fa      	ldr	r2, [r7, #12]
 8002c76:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8002c78:	69bb      	ldr	r3, [r7, #24]
 8002c7a:	68ba      	ldr	r2, [r7, #8]
 8002c7c:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8002c7e:	2101      	movs	r1, #1
 8002c80:	69b8      	ldr	r0, [r7, #24]
 8002c82:	f7ff ff43 	bl	8002b0c <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8002c86:	bf00      	nop
 8002c88:	3710      	adds	r7, #16
 8002c8a:	46bd      	mov	sp, r7
 8002c8c:	bd80      	pop	{r7, pc}
	...

08002c90 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8002c90:	b580      	push	{r7, lr}
 8002c92:	b08e      	sub	sp, #56	; 0x38
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	60f8      	str	r0, [r7, #12]
 8002c98:	60b9      	str	r1, [r7, #8]
 8002c9a:	607a      	str	r2, [r7, #4]
 8002c9c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8002c9e:	2300      	movs	r3, #0
 8002ca0:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8002ca6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d10a      	bne.n	8002cc2 <xQueueGenericSend+0x32>
	__asm volatile
 8002cac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002cb0:	f383 8811 	msr	BASEPRI, r3
 8002cb4:	f3bf 8f6f 	isb	sy
 8002cb8:	f3bf 8f4f 	dsb	sy
 8002cbc:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8002cbe:	bf00      	nop
 8002cc0:	e7fe      	b.n	8002cc0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002cc2:	68bb      	ldr	r3, [r7, #8]
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d103      	bne.n	8002cd0 <xQueueGenericSend+0x40>
 8002cc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002cca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d101      	bne.n	8002cd4 <xQueueGenericSend+0x44>
 8002cd0:	2301      	movs	r3, #1
 8002cd2:	e000      	b.n	8002cd6 <xQueueGenericSend+0x46>
 8002cd4:	2300      	movs	r3, #0
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d10a      	bne.n	8002cf0 <xQueueGenericSend+0x60>
	__asm volatile
 8002cda:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002cde:	f383 8811 	msr	BASEPRI, r3
 8002ce2:	f3bf 8f6f 	isb	sy
 8002ce6:	f3bf 8f4f 	dsb	sy
 8002cea:	627b      	str	r3, [r7, #36]	; 0x24
}
 8002cec:	bf00      	nop
 8002cee:	e7fe      	b.n	8002cee <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002cf0:	683b      	ldr	r3, [r7, #0]
 8002cf2:	2b02      	cmp	r3, #2
 8002cf4:	d103      	bne.n	8002cfe <xQueueGenericSend+0x6e>
 8002cf6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002cf8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002cfa:	2b01      	cmp	r3, #1
 8002cfc:	d101      	bne.n	8002d02 <xQueueGenericSend+0x72>
 8002cfe:	2301      	movs	r3, #1
 8002d00:	e000      	b.n	8002d04 <xQueueGenericSend+0x74>
 8002d02:	2300      	movs	r3, #0
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d10a      	bne.n	8002d1e <xQueueGenericSend+0x8e>
	__asm volatile
 8002d08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d0c:	f383 8811 	msr	BASEPRI, r3
 8002d10:	f3bf 8f6f 	isb	sy
 8002d14:	f3bf 8f4f 	dsb	sy
 8002d18:	623b      	str	r3, [r7, #32]
}
 8002d1a:	bf00      	nop
 8002d1c:	e7fe      	b.n	8002d1c <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002d1e:	f001 f941 	bl	8003fa4 <xTaskGetSchedulerState>
 8002d22:	4603      	mov	r3, r0
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d102      	bne.n	8002d2e <xQueueGenericSend+0x9e>
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d101      	bne.n	8002d32 <xQueueGenericSend+0xa2>
 8002d2e:	2301      	movs	r3, #1
 8002d30:	e000      	b.n	8002d34 <xQueueGenericSend+0xa4>
 8002d32:	2300      	movs	r3, #0
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d10a      	bne.n	8002d4e <xQueueGenericSend+0xbe>
	__asm volatile
 8002d38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d3c:	f383 8811 	msr	BASEPRI, r3
 8002d40:	f3bf 8f6f 	isb	sy
 8002d44:	f3bf 8f4f 	dsb	sy
 8002d48:	61fb      	str	r3, [r7, #28]
}
 8002d4a:	bf00      	nop
 8002d4c:	e7fe      	b.n	8002d4c <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002d4e:	f001 fc79 	bl	8004644 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002d52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d54:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002d56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d58:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d5a:	429a      	cmp	r2, r3
 8002d5c:	d302      	bcc.n	8002d64 <xQueueGenericSend+0xd4>
 8002d5e:	683b      	ldr	r3, [r7, #0]
 8002d60:	2b02      	cmp	r3, #2
 8002d62:	d129      	bne.n	8002db8 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002d64:	683a      	ldr	r2, [r7, #0]
 8002d66:	68b9      	ldr	r1, [r7, #8]
 8002d68:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002d6a:	f000 fa41 	bl	80031f0 <prvCopyDataToQueue>
 8002d6e:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002d70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d010      	beq.n	8002d9a <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002d78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d7a:	3324      	adds	r3, #36	; 0x24
 8002d7c:	4618      	mov	r0, r3
 8002d7e:	f000 ff51 	bl	8003c24 <xTaskRemoveFromEventList>
 8002d82:	4603      	mov	r3, r0
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d013      	beq.n	8002db0 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8002d88:	4b3f      	ldr	r3, [pc, #252]	; (8002e88 <xQueueGenericSend+0x1f8>)
 8002d8a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002d8e:	601a      	str	r2, [r3, #0]
 8002d90:	f3bf 8f4f 	dsb	sy
 8002d94:	f3bf 8f6f 	isb	sy
 8002d98:	e00a      	b.n	8002db0 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8002d9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d007      	beq.n	8002db0 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8002da0:	4b39      	ldr	r3, [pc, #228]	; (8002e88 <xQueueGenericSend+0x1f8>)
 8002da2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002da6:	601a      	str	r2, [r3, #0]
 8002da8:	f3bf 8f4f 	dsb	sy
 8002dac:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8002db0:	f001 fc78 	bl	80046a4 <vPortExitCritical>
				return pdPASS;
 8002db4:	2301      	movs	r3, #1
 8002db6:	e063      	b.n	8002e80 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d103      	bne.n	8002dc6 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8002dbe:	f001 fc71 	bl	80046a4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8002dc2:	2300      	movs	r3, #0
 8002dc4:	e05c      	b.n	8002e80 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002dc6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d106      	bne.n	8002dda <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002dcc:	f107 0314 	add.w	r3, r7, #20
 8002dd0:	4618      	mov	r0, r3
 8002dd2:	f000 ff89 	bl	8003ce8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002dd6:	2301      	movs	r3, #1
 8002dd8:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002dda:	f001 fc63 	bl	80046a4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002dde:	f000 fd39 	bl	8003854 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002de2:	f001 fc2f 	bl	8004644 <vPortEnterCritical>
 8002de6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002de8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002dec:	b25b      	sxtb	r3, r3
 8002dee:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002df2:	d103      	bne.n	8002dfc <xQueueGenericSend+0x16c>
 8002df4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002df6:	2200      	movs	r2, #0
 8002df8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002dfc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002dfe:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002e02:	b25b      	sxtb	r3, r3
 8002e04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e08:	d103      	bne.n	8002e12 <xQueueGenericSend+0x182>
 8002e0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e0c:	2200      	movs	r2, #0
 8002e0e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002e12:	f001 fc47 	bl	80046a4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002e16:	1d3a      	adds	r2, r7, #4
 8002e18:	f107 0314 	add.w	r3, r7, #20
 8002e1c:	4611      	mov	r1, r2
 8002e1e:	4618      	mov	r0, r3
 8002e20:	f000 ff78 	bl	8003d14 <xTaskCheckForTimeOut>
 8002e24:	4603      	mov	r3, r0
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d124      	bne.n	8002e74 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8002e2a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002e2c:	f000 fab2 	bl	8003394 <prvIsQueueFull>
 8002e30:	4603      	mov	r3, r0
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d018      	beq.n	8002e68 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8002e36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e38:	3310      	adds	r3, #16
 8002e3a:	687a      	ldr	r2, [r7, #4]
 8002e3c:	4611      	mov	r1, r2
 8002e3e:	4618      	mov	r0, r3
 8002e40:	f000 fecc 	bl	8003bdc <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8002e44:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002e46:	f000 fa3d 	bl	80032c4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8002e4a:	f000 fd11 	bl	8003870 <xTaskResumeAll>
 8002e4e:	4603      	mov	r3, r0
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	f47f af7c 	bne.w	8002d4e <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8002e56:	4b0c      	ldr	r3, [pc, #48]	; (8002e88 <xQueueGenericSend+0x1f8>)
 8002e58:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002e5c:	601a      	str	r2, [r3, #0]
 8002e5e:	f3bf 8f4f 	dsb	sy
 8002e62:	f3bf 8f6f 	isb	sy
 8002e66:	e772      	b.n	8002d4e <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8002e68:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002e6a:	f000 fa2b 	bl	80032c4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002e6e:	f000 fcff 	bl	8003870 <xTaskResumeAll>
 8002e72:	e76c      	b.n	8002d4e <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8002e74:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002e76:	f000 fa25 	bl	80032c4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002e7a:	f000 fcf9 	bl	8003870 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8002e7e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8002e80:	4618      	mov	r0, r3
 8002e82:	3738      	adds	r7, #56	; 0x38
 8002e84:	46bd      	mov	sp, r7
 8002e86:	bd80      	pop	{r7, pc}
 8002e88:	e000ed04 	.word	0xe000ed04

08002e8c <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8002e8c:	b580      	push	{r7, lr}
 8002e8e:	b08e      	sub	sp, #56	; 0x38
 8002e90:	af00      	add	r7, sp, #0
 8002e92:	6078      	str	r0, [r7, #4]
 8002e94:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8002e9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d10a      	bne.n	8002eb6 <xQueueGiveFromISR+0x2a>
	__asm volatile
 8002ea0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ea4:	f383 8811 	msr	BASEPRI, r3
 8002ea8:	f3bf 8f6f 	isb	sy
 8002eac:	f3bf 8f4f 	dsb	sy
 8002eb0:	623b      	str	r3, [r7, #32]
}
 8002eb2:	bf00      	nop
 8002eb4:	e7fe      	b.n	8002eb4 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8002eb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002eb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d00a      	beq.n	8002ed4 <xQueueGiveFromISR+0x48>
	__asm volatile
 8002ebe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ec2:	f383 8811 	msr	BASEPRI, r3
 8002ec6:	f3bf 8f6f 	isb	sy
 8002eca:	f3bf 8f4f 	dsb	sy
 8002ece:	61fb      	str	r3, [r7, #28]
}
 8002ed0:	bf00      	nop
 8002ed2:	e7fe      	b.n	8002ed2 <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8002ed4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d103      	bne.n	8002ee4 <xQueueGiveFromISR+0x58>
 8002edc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ede:	689b      	ldr	r3, [r3, #8]
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d101      	bne.n	8002ee8 <xQueueGiveFromISR+0x5c>
 8002ee4:	2301      	movs	r3, #1
 8002ee6:	e000      	b.n	8002eea <xQueueGiveFromISR+0x5e>
 8002ee8:	2300      	movs	r3, #0
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d10a      	bne.n	8002f04 <xQueueGiveFromISR+0x78>
	__asm volatile
 8002eee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ef2:	f383 8811 	msr	BASEPRI, r3
 8002ef6:	f3bf 8f6f 	isb	sy
 8002efa:	f3bf 8f4f 	dsb	sy
 8002efe:	61bb      	str	r3, [r7, #24]
}
 8002f00:	bf00      	nop
 8002f02:	e7fe      	b.n	8002f02 <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8002f04:	f001 fc80 	bl	8004808 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8002f08:	f3ef 8211 	mrs	r2, BASEPRI
 8002f0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f10:	f383 8811 	msr	BASEPRI, r3
 8002f14:	f3bf 8f6f 	isb	sy
 8002f18:	f3bf 8f4f 	dsb	sy
 8002f1c:	617a      	str	r2, [r7, #20]
 8002f1e:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8002f20:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8002f22:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002f24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f28:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8002f2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f2c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f2e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002f30:	429a      	cmp	r2, r3
 8002f32:	d22b      	bcs.n	8002f8c <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8002f34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f36:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002f3a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8002f3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f40:	1c5a      	adds	r2, r3, #1
 8002f42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f44:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8002f46:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8002f4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f4e:	d112      	bne.n	8002f76 <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002f50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d016      	beq.n	8002f86 <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002f58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f5a:	3324      	adds	r3, #36	; 0x24
 8002f5c:	4618      	mov	r0, r3
 8002f5e:	f000 fe61 	bl	8003c24 <xTaskRemoveFromEventList>
 8002f62:	4603      	mov	r3, r0
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d00e      	beq.n	8002f86 <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8002f68:	683b      	ldr	r3, [r7, #0]
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d00b      	beq.n	8002f86 <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8002f6e:	683b      	ldr	r3, [r7, #0]
 8002f70:	2201      	movs	r2, #1
 8002f72:	601a      	str	r2, [r3, #0]
 8002f74:	e007      	b.n	8002f86 <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8002f76:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002f7a:	3301      	adds	r3, #1
 8002f7c:	b2db      	uxtb	r3, r3
 8002f7e:	b25a      	sxtb	r2, r3
 8002f80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f82:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8002f86:	2301      	movs	r3, #1
 8002f88:	637b      	str	r3, [r7, #52]	; 0x34
 8002f8a:	e001      	b.n	8002f90 <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8002f8c:	2300      	movs	r3, #0
 8002f8e:	637b      	str	r3, [r7, #52]	; 0x34
 8002f90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f92:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8002f9a:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8002f9c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8002f9e:	4618      	mov	r0, r3
 8002fa0:	3738      	adds	r7, #56	; 0x38
 8002fa2:	46bd      	mov	sp, r7
 8002fa4:	bd80      	pop	{r7, pc}
	...

08002fa8 <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8002fa8:	b580      	push	{r7, lr}
 8002faa:	b08e      	sub	sp, #56	; 0x38
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	6078      	str	r0, [r7, #4]
 8002fb0:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8002fb2:	2300      	movs	r3, #0
 8002fb4:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8002fba:	2300      	movs	r3, #0
 8002fbc:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8002fbe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d10a      	bne.n	8002fda <xQueueSemaphoreTake+0x32>
	__asm volatile
 8002fc4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002fc8:	f383 8811 	msr	BASEPRI, r3
 8002fcc:	f3bf 8f6f 	isb	sy
 8002fd0:	f3bf 8f4f 	dsb	sy
 8002fd4:	623b      	str	r3, [r7, #32]
}
 8002fd6:	bf00      	nop
 8002fd8:	e7fe      	b.n	8002fd8 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8002fda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002fdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d00a      	beq.n	8002ff8 <xQueueSemaphoreTake+0x50>
	__asm volatile
 8002fe2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002fe6:	f383 8811 	msr	BASEPRI, r3
 8002fea:	f3bf 8f6f 	isb	sy
 8002fee:	f3bf 8f4f 	dsb	sy
 8002ff2:	61fb      	str	r3, [r7, #28]
}
 8002ff4:	bf00      	nop
 8002ff6:	e7fe      	b.n	8002ff6 <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002ff8:	f000 ffd4 	bl	8003fa4 <xTaskGetSchedulerState>
 8002ffc:	4603      	mov	r3, r0
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d102      	bne.n	8003008 <xQueueSemaphoreTake+0x60>
 8003002:	683b      	ldr	r3, [r7, #0]
 8003004:	2b00      	cmp	r3, #0
 8003006:	d101      	bne.n	800300c <xQueueSemaphoreTake+0x64>
 8003008:	2301      	movs	r3, #1
 800300a:	e000      	b.n	800300e <xQueueSemaphoreTake+0x66>
 800300c:	2300      	movs	r3, #0
 800300e:	2b00      	cmp	r3, #0
 8003010:	d10a      	bne.n	8003028 <xQueueSemaphoreTake+0x80>
	__asm volatile
 8003012:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003016:	f383 8811 	msr	BASEPRI, r3
 800301a:	f3bf 8f6f 	isb	sy
 800301e:	f3bf 8f4f 	dsb	sy
 8003022:	61bb      	str	r3, [r7, #24]
}
 8003024:	bf00      	nop
 8003026:	e7fe      	b.n	8003026 <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003028:	f001 fb0c 	bl	8004644 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800302c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800302e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003030:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8003032:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003034:	2b00      	cmp	r3, #0
 8003036:	d024      	beq.n	8003082 <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8003038:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800303a:	1e5a      	subs	r2, r3, #1
 800303c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800303e:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003040:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	2b00      	cmp	r3, #0
 8003046:	d104      	bne.n	8003052 <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8003048:	f001 f954 	bl	80042f4 <pvTaskIncrementMutexHeldCount>
 800304c:	4602      	mov	r2, r0
 800304e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003050:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003052:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003054:	691b      	ldr	r3, [r3, #16]
 8003056:	2b00      	cmp	r3, #0
 8003058:	d00f      	beq.n	800307a <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800305a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800305c:	3310      	adds	r3, #16
 800305e:	4618      	mov	r0, r3
 8003060:	f000 fde0 	bl	8003c24 <xTaskRemoveFromEventList>
 8003064:	4603      	mov	r3, r0
 8003066:	2b00      	cmp	r3, #0
 8003068:	d007      	beq.n	800307a <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800306a:	4b54      	ldr	r3, [pc, #336]	; (80031bc <xQueueSemaphoreTake+0x214>)
 800306c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003070:	601a      	str	r2, [r3, #0]
 8003072:	f3bf 8f4f 	dsb	sy
 8003076:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800307a:	f001 fb13 	bl	80046a4 <vPortExitCritical>
				return pdPASS;
 800307e:	2301      	movs	r3, #1
 8003080:	e097      	b.n	80031b2 <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003082:	683b      	ldr	r3, [r7, #0]
 8003084:	2b00      	cmp	r3, #0
 8003086:	d111      	bne.n	80030ac <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8003088:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800308a:	2b00      	cmp	r3, #0
 800308c:	d00a      	beq.n	80030a4 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 800308e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003092:	f383 8811 	msr	BASEPRI, r3
 8003096:	f3bf 8f6f 	isb	sy
 800309a:	f3bf 8f4f 	dsb	sy
 800309e:	617b      	str	r3, [r7, #20]
}
 80030a0:	bf00      	nop
 80030a2:	e7fe      	b.n	80030a2 <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80030a4:	f001 fafe 	bl	80046a4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80030a8:	2300      	movs	r3, #0
 80030aa:	e082      	b.n	80031b2 <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 80030ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d106      	bne.n	80030c0 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80030b2:	f107 030c 	add.w	r3, r7, #12
 80030b6:	4618      	mov	r0, r3
 80030b8:	f000 fe16 	bl	8003ce8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80030bc:	2301      	movs	r3, #1
 80030be:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80030c0:	f001 faf0 	bl	80046a4 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80030c4:	f000 fbc6 	bl	8003854 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80030c8:	f001 fabc 	bl	8004644 <vPortEnterCritical>
 80030cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80030ce:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80030d2:	b25b      	sxtb	r3, r3
 80030d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030d8:	d103      	bne.n	80030e2 <xQueueSemaphoreTake+0x13a>
 80030da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80030dc:	2200      	movs	r2, #0
 80030de:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80030e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80030e4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80030e8:	b25b      	sxtb	r3, r3
 80030ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030ee:	d103      	bne.n	80030f8 <xQueueSemaphoreTake+0x150>
 80030f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80030f2:	2200      	movs	r2, #0
 80030f4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80030f8:	f001 fad4 	bl	80046a4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80030fc:	463a      	mov	r2, r7
 80030fe:	f107 030c 	add.w	r3, r7, #12
 8003102:	4611      	mov	r1, r2
 8003104:	4618      	mov	r0, r3
 8003106:	f000 fe05 	bl	8003d14 <xTaskCheckForTimeOut>
 800310a:	4603      	mov	r3, r0
 800310c:	2b00      	cmp	r3, #0
 800310e:	d132      	bne.n	8003176 <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003110:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8003112:	f000 f929 	bl	8003368 <prvIsQueueEmpty>
 8003116:	4603      	mov	r3, r0
 8003118:	2b00      	cmp	r3, #0
 800311a:	d026      	beq.n	800316a <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800311c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	2b00      	cmp	r3, #0
 8003122:	d109      	bne.n	8003138 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 8003124:	f001 fa8e 	bl	8004644 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8003128:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800312a:	689b      	ldr	r3, [r3, #8]
 800312c:	4618      	mov	r0, r3
 800312e:	f000 ff57 	bl	8003fe0 <xTaskPriorityInherit>
 8003132:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8003134:	f001 fab6 	bl	80046a4 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8003138:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800313a:	3324      	adds	r3, #36	; 0x24
 800313c:	683a      	ldr	r2, [r7, #0]
 800313e:	4611      	mov	r1, r2
 8003140:	4618      	mov	r0, r3
 8003142:	f000 fd4b 	bl	8003bdc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8003146:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8003148:	f000 f8bc 	bl	80032c4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800314c:	f000 fb90 	bl	8003870 <xTaskResumeAll>
 8003150:	4603      	mov	r3, r0
 8003152:	2b00      	cmp	r3, #0
 8003154:	f47f af68 	bne.w	8003028 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 8003158:	4b18      	ldr	r3, [pc, #96]	; (80031bc <xQueueSemaphoreTake+0x214>)
 800315a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800315e:	601a      	str	r2, [r3, #0]
 8003160:	f3bf 8f4f 	dsb	sy
 8003164:	f3bf 8f6f 	isb	sy
 8003168:	e75e      	b.n	8003028 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800316a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800316c:	f000 f8aa 	bl	80032c4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003170:	f000 fb7e 	bl	8003870 <xTaskResumeAll>
 8003174:	e758      	b.n	8003028 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8003176:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8003178:	f000 f8a4 	bl	80032c4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800317c:	f000 fb78 	bl	8003870 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003180:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8003182:	f000 f8f1 	bl	8003368 <prvIsQueueEmpty>
 8003186:	4603      	mov	r3, r0
 8003188:	2b00      	cmp	r3, #0
 800318a:	f43f af4d 	beq.w	8003028 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800318e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003190:	2b00      	cmp	r3, #0
 8003192:	d00d      	beq.n	80031b0 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 8003194:	f001 fa56 	bl	8004644 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8003198:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800319a:	f000 f811 	bl	80031c0 <prvGetDisinheritPriorityAfterTimeout>
 800319e:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80031a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80031a2:	689b      	ldr	r3, [r3, #8]
 80031a4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80031a6:	4618      	mov	r0, r3
 80031a8:	f001 f816 	bl	80041d8 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80031ac:	f001 fa7a 	bl	80046a4 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80031b0:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80031b2:	4618      	mov	r0, r3
 80031b4:	3738      	adds	r7, #56	; 0x38
 80031b6:	46bd      	mov	sp, r7
 80031b8:	bd80      	pop	{r7, pc}
 80031ba:	bf00      	nop
 80031bc:	e000ed04 	.word	0xe000ed04

080031c0 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80031c0:	b480      	push	{r7}
 80031c2:	b085      	sub	sp, #20
 80031c4:	af00      	add	r7, sp, #0
 80031c6:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d006      	beq.n	80031de <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	f1c3 0307 	rsb	r3, r3, #7
 80031da:	60fb      	str	r3, [r7, #12]
 80031dc:	e001      	b.n	80031e2 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80031de:	2300      	movs	r3, #0
 80031e0:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80031e2:	68fb      	ldr	r3, [r7, #12]
	}
 80031e4:	4618      	mov	r0, r3
 80031e6:	3714      	adds	r7, #20
 80031e8:	46bd      	mov	sp, r7
 80031ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ee:	4770      	bx	lr

080031f0 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80031f0:	b580      	push	{r7, lr}
 80031f2:	b086      	sub	sp, #24
 80031f4:	af00      	add	r7, sp, #0
 80031f6:	60f8      	str	r0, [r7, #12]
 80031f8:	60b9      	str	r1, [r7, #8]
 80031fa:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80031fc:	2300      	movs	r3, #0
 80031fe:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003204:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800320a:	2b00      	cmp	r3, #0
 800320c:	d10d      	bne.n	800322a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	2b00      	cmp	r3, #0
 8003214:	d14d      	bne.n	80032b2 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	689b      	ldr	r3, [r3, #8]
 800321a:	4618      	mov	r0, r3
 800321c:	f000 ff56 	bl	80040cc <xTaskPriorityDisinherit>
 8003220:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	2200      	movs	r2, #0
 8003226:	609a      	str	r2, [r3, #8]
 8003228:	e043      	b.n	80032b2 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	2b00      	cmp	r3, #0
 800322e:	d119      	bne.n	8003264 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	6858      	ldr	r0, [r3, #4]
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003238:	461a      	mov	r2, r3
 800323a:	68b9      	ldr	r1, [r7, #8]
 800323c:	f001 fe31 	bl	8004ea2 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	685a      	ldr	r2, [r3, #4]
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003248:	441a      	add	r2, r3
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	685a      	ldr	r2, [r3, #4]
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	689b      	ldr	r3, [r3, #8]
 8003256:	429a      	cmp	r2, r3
 8003258:	d32b      	bcc.n	80032b2 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	681a      	ldr	r2, [r3, #0]
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	605a      	str	r2, [r3, #4]
 8003262:	e026      	b.n	80032b2 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	68d8      	ldr	r0, [r3, #12]
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800326c:	461a      	mov	r2, r3
 800326e:	68b9      	ldr	r1, [r7, #8]
 8003270:	f001 fe17 	bl	8004ea2 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	68da      	ldr	r2, [r3, #12]
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800327c:	425b      	negs	r3, r3
 800327e:	441a      	add	r2, r3
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	68da      	ldr	r2, [r3, #12]
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	429a      	cmp	r2, r3
 800328e:	d207      	bcs.n	80032a0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	689a      	ldr	r2, [r3, #8]
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003298:	425b      	negs	r3, r3
 800329a:	441a      	add	r2, r3
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	2b02      	cmp	r3, #2
 80032a4:	d105      	bne.n	80032b2 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80032a6:	693b      	ldr	r3, [r7, #16]
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d002      	beq.n	80032b2 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80032ac:	693b      	ldr	r3, [r7, #16]
 80032ae:	3b01      	subs	r3, #1
 80032b0:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80032b2:	693b      	ldr	r3, [r7, #16]
 80032b4:	1c5a      	adds	r2, r3, #1
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80032ba:	697b      	ldr	r3, [r7, #20]
}
 80032bc:	4618      	mov	r0, r3
 80032be:	3718      	adds	r7, #24
 80032c0:	46bd      	mov	sp, r7
 80032c2:	bd80      	pop	{r7, pc}

080032c4 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80032c4:	b580      	push	{r7, lr}
 80032c6:	b084      	sub	sp, #16
 80032c8:	af00      	add	r7, sp, #0
 80032ca:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80032cc:	f001 f9ba 	bl	8004644 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80032d6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80032d8:	e011      	b.n	80032fe <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d012      	beq.n	8003308 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	3324      	adds	r3, #36	; 0x24
 80032e6:	4618      	mov	r0, r3
 80032e8:	f000 fc9c 	bl	8003c24 <xTaskRemoveFromEventList>
 80032ec:	4603      	mov	r3, r0
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d001      	beq.n	80032f6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80032f2:	f000 fd71 	bl	8003dd8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80032f6:	7bfb      	ldrb	r3, [r7, #15]
 80032f8:	3b01      	subs	r3, #1
 80032fa:	b2db      	uxtb	r3, r3
 80032fc:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80032fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003302:	2b00      	cmp	r3, #0
 8003304:	dce9      	bgt.n	80032da <prvUnlockQueue+0x16>
 8003306:	e000      	b.n	800330a <prvUnlockQueue+0x46>
					break;
 8003308:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	22ff      	movs	r2, #255	; 0xff
 800330e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8003312:	f001 f9c7 	bl	80046a4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8003316:	f001 f995 	bl	8004644 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003320:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003322:	e011      	b.n	8003348 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	691b      	ldr	r3, [r3, #16]
 8003328:	2b00      	cmp	r3, #0
 800332a:	d012      	beq.n	8003352 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	3310      	adds	r3, #16
 8003330:	4618      	mov	r0, r3
 8003332:	f000 fc77 	bl	8003c24 <xTaskRemoveFromEventList>
 8003336:	4603      	mov	r3, r0
 8003338:	2b00      	cmp	r3, #0
 800333a:	d001      	beq.n	8003340 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800333c:	f000 fd4c 	bl	8003dd8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8003340:	7bbb      	ldrb	r3, [r7, #14]
 8003342:	3b01      	subs	r3, #1
 8003344:	b2db      	uxtb	r3, r3
 8003346:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003348:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800334c:	2b00      	cmp	r3, #0
 800334e:	dce9      	bgt.n	8003324 <prvUnlockQueue+0x60>
 8003350:	e000      	b.n	8003354 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8003352:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	22ff      	movs	r2, #255	; 0xff
 8003358:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800335c:	f001 f9a2 	bl	80046a4 <vPortExitCritical>
}
 8003360:	bf00      	nop
 8003362:	3710      	adds	r7, #16
 8003364:	46bd      	mov	sp, r7
 8003366:	bd80      	pop	{r7, pc}

08003368 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8003368:	b580      	push	{r7, lr}
 800336a:	b084      	sub	sp, #16
 800336c:	af00      	add	r7, sp, #0
 800336e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003370:	f001 f968 	bl	8004644 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003378:	2b00      	cmp	r3, #0
 800337a:	d102      	bne.n	8003382 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800337c:	2301      	movs	r3, #1
 800337e:	60fb      	str	r3, [r7, #12]
 8003380:	e001      	b.n	8003386 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8003382:	2300      	movs	r3, #0
 8003384:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003386:	f001 f98d 	bl	80046a4 <vPortExitCritical>

	return xReturn;
 800338a:	68fb      	ldr	r3, [r7, #12]
}
 800338c:	4618      	mov	r0, r3
 800338e:	3710      	adds	r7, #16
 8003390:	46bd      	mov	sp, r7
 8003392:	bd80      	pop	{r7, pc}

08003394 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8003394:	b580      	push	{r7, lr}
 8003396:	b084      	sub	sp, #16
 8003398:	af00      	add	r7, sp, #0
 800339a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800339c:	f001 f952 	bl	8004644 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80033a8:	429a      	cmp	r2, r3
 80033aa:	d102      	bne.n	80033b2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80033ac:	2301      	movs	r3, #1
 80033ae:	60fb      	str	r3, [r7, #12]
 80033b0:	e001      	b.n	80033b6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80033b2:	2300      	movs	r3, #0
 80033b4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80033b6:	f001 f975 	bl	80046a4 <vPortExitCritical>

	return xReturn;
 80033ba:	68fb      	ldr	r3, [r7, #12]
}
 80033bc:	4618      	mov	r0, r3
 80033be:	3710      	adds	r7, #16
 80033c0:	46bd      	mov	sp, r7
 80033c2:	bd80      	pop	{r7, pc}

080033c4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80033c4:	b580      	push	{r7, lr}
 80033c6:	b08e      	sub	sp, #56	; 0x38
 80033c8:	af04      	add	r7, sp, #16
 80033ca:	60f8      	str	r0, [r7, #12]
 80033cc:	60b9      	str	r1, [r7, #8]
 80033ce:	607a      	str	r2, [r7, #4]
 80033d0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80033d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d10a      	bne.n	80033ee <xTaskCreateStatic+0x2a>
	__asm volatile
 80033d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80033dc:	f383 8811 	msr	BASEPRI, r3
 80033e0:	f3bf 8f6f 	isb	sy
 80033e4:	f3bf 8f4f 	dsb	sy
 80033e8:	623b      	str	r3, [r7, #32]
}
 80033ea:	bf00      	nop
 80033ec:	e7fe      	b.n	80033ec <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80033ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d10a      	bne.n	800340a <xTaskCreateStatic+0x46>
	__asm volatile
 80033f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80033f8:	f383 8811 	msr	BASEPRI, r3
 80033fc:	f3bf 8f6f 	isb	sy
 8003400:	f3bf 8f4f 	dsb	sy
 8003404:	61fb      	str	r3, [r7, #28]
}
 8003406:	bf00      	nop
 8003408:	e7fe      	b.n	8003408 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800340a:	23b4      	movs	r3, #180	; 0xb4
 800340c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800340e:	693b      	ldr	r3, [r7, #16]
 8003410:	2bb4      	cmp	r3, #180	; 0xb4
 8003412:	d00a      	beq.n	800342a <xTaskCreateStatic+0x66>
	__asm volatile
 8003414:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003418:	f383 8811 	msr	BASEPRI, r3
 800341c:	f3bf 8f6f 	isb	sy
 8003420:	f3bf 8f4f 	dsb	sy
 8003424:	61bb      	str	r3, [r7, #24]
}
 8003426:	bf00      	nop
 8003428:	e7fe      	b.n	8003428 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800342a:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800342c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800342e:	2b00      	cmp	r3, #0
 8003430:	d01e      	beq.n	8003470 <xTaskCreateStatic+0xac>
 8003432:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003434:	2b00      	cmp	r3, #0
 8003436:	d01b      	beq.n	8003470 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003438:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800343a:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800343c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800343e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003440:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8003442:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003444:	2202      	movs	r2, #2
 8003446:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800344a:	2300      	movs	r3, #0
 800344c:	9303      	str	r3, [sp, #12]
 800344e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003450:	9302      	str	r3, [sp, #8]
 8003452:	f107 0314 	add.w	r3, r7, #20
 8003456:	9301      	str	r3, [sp, #4]
 8003458:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800345a:	9300      	str	r3, [sp, #0]
 800345c:	683b      	ldr	r3, [r7, #0]
 800345e:	687a      	ldr	r2, [r7, #4]
 8003460:	68b9      	ldr	r1, [r7, #8]
 8003462:	68f8      	ldr	r0, [r7, #12]
 8003464:	f000 f850 	bl	8003508 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003468:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800346a:	f000 f8eb 	bl	8003644 <prvAddNewTaskToReadyList>
 800346e:	e001      	b.n	8003474 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8003470:	2300      	movs	r3, #0
 8003472:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8003474:	697b      	ldr	r3, [r7, #20]
	}
 8003476:	4618      	mov	r0, r3
 8003478:	3728      	adds	r7, #40	; 0x28
 800347a:	46bd      	mov	sp, r7
 800347c:	bd80      	pop	{r7, pc}

0800347e <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800347e:	b580      	push	{r7, lr}
 8003480:	b08c      	sub	sp, #48	; 0x30
 8003482:	af04      	add	r7, sp, #16
 8003484:	60f8      	str	r0, [r7, #12]
 8003486:	60b9      	str	r1, [r7, #8]
 8003488:	603b      	str	r3, [r7, #0]
 800348a:	4613      	mov	r3, r2
 800348c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800348e:	88fb      	ldrh	r3, [r7, #6]
 8003490:	009b      	lsls	r3, r3, #2
 8003492:	4618      	mov	r0, r3
 8003494:	f001 f9f8 	bl	8004888 <pvPortMalloc>
 8003498:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800349a:	697b      	ldr	r3, [r7, #20]
 800349c:	2b00      	cmp	r3, #0
 800349e:	d00e      	beq.n	80034be <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80034a0:	20b4      	movs	r0, #180	; 0xb4
 80034a2:	f001 f9f1 	bl	8004888 <pvPortMalloc>
 80034a6:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80034a8:	69fb      	ldr	r3, [r7, #28]
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d003      	beq.n	80034b6 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80034ae:	69fb      	ldr	r3, [r7, #28]
 80034b0:	697a      	ldr	r2, [r7, #20]
 80034b2:	631a      	str	r2, [r3, #48]	; 0x30
 80034b4:	e005      	b.n	80034c2 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80034b6:	6978      	ldr	r0, [r7, #20]
 80034b8:	f001 fab2 	bl	8004a20 <vPortFree>
 80034bc:	e001      	b.n	80034c2 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80034be:	2300      	movs	r3, #0
 80034c0:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80034c2:	69fb      	ldr	r3, [r7, #28]
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d017      	beq.n	80034f8 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80034c8:	69fb      	ldr	r3, [r7, #28]
 80034ca:	2200      	movs	r2, #0
 80034cc:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80034d0:	88fa      	ldrh	r2, [r7, #6]
 80034d2:	2300      	movs	r3, #0
 80034d4:	9303      	str	r3, [sp, #12]
 80034d6:	69fb      	ldr	r3, [r7, #28]
 80034d8:	9302      	str	r3, [sp, #8]
 80034da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80034dc:	9301      	str	r3, [sp, #4]
 80034de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80034e0:	9300      	str	r3, [sp, #0]
 80034e2:	683b      	ldr	r3, [r7, #0]
 80034e4:	68b9      	ldr	r1, [r7, #8]
 80034e6:	68f8      	ldr	r0, [r7, #12]
 80034e8:	f000 f80e 	bl	8003508 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80034ec:	69f8      	ldr	r0, [r7, #28]
 80034ee:	f000 f8a9 	bl	8003644 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80034f2:	2301      	movs	r3, #1
 80034f4:	61bb      	str	r3, [r7, #24]
 80034f6:	e002      	b.n	80034fe <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80034f8:	f04f 33ff 	mov.w	r3, #4294967295
 80034fc:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80034fe:	69bb      	ldr	r3, [r7, #24]
	}
 8003500:	4618      	mov	r0, r3
 8003502:	3720      	adds	r7, #32
 8003504:	46bd      	mov	sp, r7
 8003506:	bd80      	pop	{r7, pc}

08003508 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8003508:	b580      	push	{r7, lr}
 800350a:	b088      	sub	sp, #32
 800350c:	af00      	add	r7, sp, #0
 800350e:	60f8      	str	r0, [r7, #12]
 8003510:	60b9      	str	r1, [r7, #8]
 8003512:	607a      	str	r2, [r7, #4]
 8003514:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8003516:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003518:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800351a:	6879      	ldr	r1, [r7, #4]
 800351c:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 8003520:	440b      	add	r3, r1
 8003522:	009b      	lsls	r3, r3, #2
 8003524:	4413      	add	r3, r2
 8003526:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8003528:	69bb      	ldr	r3, [r7, #24]
 800352a:	f023 0307 	bic.w	r3, r3, #7
 800352e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003530:	69bb      	ldr	r3, [r7, #24]
 8003532:	f003 0307 	and.w	r3, r3, #7
 8003536:	2b00      	cmp	r3, #0
 8003538:	d00a      	beq.n	8003550 <prvInitialiseNewTask+0x48>
	__asm volatile
 800353a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800353e:	f383 8811 	msr	BASEPRI, r3
 8003542:	f3bf 8f6f 	isb	sy
 8003546:	f3bf 8f4f 	dsb	sy
 800354a:	617b      	str	r3, [r7, #20]
}
 800354c:	bf00      	nop
 800354e:	e7fe      	b.n	800354e <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8003550:	68bb      	ldr	r3, [r7, #8]
 8003552:	2b00      	cmp	r3, #0
 8003554:	d01f      	beq.n	8003596 <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003556:	2300      	movs	r3, #0
 8003558:	61fb      	str	r3, [r7, #28]
 800355a:	e012      	b.n	8003582 <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800355c:	68ba      	ldr	r2, [r7, #8]
 800355e:	69fb      	ldr	r3, [r7, #28]
 8003560:	4413      	add	r3, r2
 8003562:	7819      	ldrb	r1, [r3, #0]
 8003564:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003566:	69fb      	ldr	r3, [r7, #28]
 8003568:	4413      	add	r3, r2
 800356a:	3334      	adds	r3, #52	; 0x34
 800356c:	460a      	mov	r2, r1
 800356e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8003570:	68ba      	ldr	r2, [r7, #8]
 8003572:	69fb      	ldr	r3, [r7, #28]
 8003574:	4413      	add	r3, r2
 8003576:	781b      	ldrb	r3, [r3, #0]
 8003578:	2b00      	cmp	r3, #0
 800357a:	d006      	beq.n	800358a <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800357c:	69fb      	ldr	r3, [r7, #28]
 800357e:	3301      	adds	r3, #1
 8003580:	61fb      	str	r3, [r7, #28]
 8003582:	69fb      	ldr	r3, [r7, #28]
 8003584:	2b0f      	cmp	r3, #15
 8003586:	d9e9      	bls.n	800355c <prvInitialiseNewTask+0x54>
 8003588:	e000      	b.n	800358c <prvInitialiseNewTask+0x84>
			{
				break;
 800358a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800358c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800358e:	2200      	movs	r2, #0
 8003590:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003594:	e003      	b.n	800359e <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8003596:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003598:	2200      	movs	r2, #0
 800359a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800359e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80035a0:	2b06      	cmp	r3, #6
 80035a2:	d901      	bls.n	80035a8 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80035a4:	2306      	movs	r3, #6
 80035a6:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80035a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035aa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80035ac:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80035ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035b0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80035b2:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80035b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035b6:	2200      	movs	r2, #0
 80035b8:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80035ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035bc:	3304      	adds	r3, #4
 80035be:	4618      	mov	r0, r3
 80035c0:	f7ff fa0f 	bl	80029e2 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80035c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035c6:	3318      	adds	r3, #24
 80035c8:	4618      	mov	r0, r3
 80035ca:	f7ff fa0a 	bl	80029e2 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80035ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035d0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80035d2:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80035d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80035d6:	f1c3 0207 	rsb	r2, r3, #7
 80035da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035dc:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80035de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035e0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80035e2:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80035e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035e6:	2200      	movs	r2, #0
 80035e8:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80035ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035ee:	2200      	movs	r2, #0
 80035f0:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80035f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035f6:	334c      	adds	r3, #76	; 0x4c
 80035f8:	2260      	movs	r2, #96	; 0x60
 80035fa:	2100      	movs	r1, #0
 80035fc:	4618      	mov	r0, r3
 80035fe:	f001 fc5e 	bl	8004ebe <memset>
 8003602:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003604:	4a0c      	ldr	r2, [pc, #48]	; (8003638 <prvInitialiseNewTask+0x130>)
 8003606:	651a      	str	r2, [r3, #80]	; 0x50
 8003608:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800360a:	4a0c      	ldr	r2, [pc, #48]	; (800363c <prvInitialiseNewTask+0x134>)
 800360c:	655a      	str	r2, [r3, #84]	; 0x54
 800360e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003610:	4a0b      	ldr	r2, [pc, #44]	; (8003640 <prvInitialiseNewTask+0x138>)
 8003612:	659a      	str	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003614:	683a      	ldr	r2, [r7, #0]
 8003616:	68f9      	ldr	r1, [r7, #12]
 8003618:	69b8      	ldr	r0, [r7, #24]
 800361a:	f000 fee5 	bl	80043e8 <pxPortInitialiseStack>
 800361e:	4602      	mov	r2, r0
 8003620:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003622:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8003624:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003626:	2b00      	cmp	r3, #0
 8003628:	d002      	beq.n	8003630 <prvInitialiseNewTask+0x128>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800362a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800362c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800362e:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003630:	bf00      	nop
 8003632:	3720      	adds	r7, #32
 8003634:	46bd      	mov	sp, r7
 8003636:	bd80      	pop	{r7, pc}
 8003638:	08005fa8 	.word	0x08005fa8
 800363c:	08005fc8 	.word	0x08005fc8
 8003640:	08005f88 	.word	0x08005f88

08003644 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8003644:	b580      	push	{r7, lr}
 8003646:	b082      	sub	sp, #8
 8003648:	af00      	add	r7, sp, #0
 800364a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800364c:	f000 fffa 	bl	8004644 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8003650:	4b2a      	ldr	r3, [pc, #168]	; (80036fc <prvAddNewTaskToReadyList+0xb8>)
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	3301      	adds	r3, #1
 8003656:	4a29      	ldr	r2, [pc, #164]	; (80036fc <prvAddNewTaskToReadyList+0xb8>)
 8003658:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800365a:	4b29      	ldr	r3, [pc, #164]	; (8003700 <prvAddNewTaskToReadyList+0xbc>)
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	2b00      	cmp	r3, #0
 8003660:	d109      	bne.n	8003676 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8003662:	4a27      	ldr	r2, [pc, #156]	; (8003700 <prvAddNewTaskToReadyList+0xbc>)
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003668:	4b24      	ldr	r3, [pc, #144]	; (80036fc <prvAddNewTaskToReadyList+0xb8>)
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	2b01      	cmp	r3, #1
 800366e:	d110      	bne.n	8003692 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8003670:	f000 fbd6 	bl	8003e20 <prvInitialiseTaskLists>
 8003674:	e00d      	b.n	8003692 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8003676:	4b23      	ldr	r3, [pc, #140]	; (8003704 <prvAddNewTaskToReadyList+0xc0>)
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	2b00      	cmp	r3, #0
 800367c:	d109      	bne.n	8003692 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800367e:	4b20      	ldr	r3, [pc, #128]	; (8003700 <prvAddNewTaskToReadyList+0xbc>)
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003688:	429a      	cmp	r2, r3
 800368a:	d802      	bhi.n	8003692 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800368c:	4a1c      	ldr	r2, [pc, #112]	; (8003700 <prvAddNewTaskToReadyList+0xbc>)
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8003692:	4b1d      	ldr	r3, [pc, #116]	; (8003708 <prvAddNewTaskToReadyList+0xc4>)
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	3301      	adds	r3, #1
 8003698:	4a1b      	ldr	r2, [pc, #108]	; (8003708 <prvAddNewTaskToReadyList+0xc4>)
 800369a:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036a0:	2201      	movs	r2, #1
 80036a2:	409a      	lsls	r2, r3
 80036a4:	4b19      	ldr	r3, [pc, #100]	; (800370c <prvAddNewTaskToReadyList+0xc8>)
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	4313      	orrs	r3, r2
 80036aa:	4a18      	ldr	r2, [pc, #96]	; (800370c <prvAddNewTaskToReadyList+0xc8>)
 80036ac:	6013      	str	r3, [r2, #0]
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80036b2:	4613      	mov	r3, r2
 80036b4:	009b      	lsls	r3, r3, #2
 80036b6:	4413      	add	r3, r2
 80036b8:	009b      	lsls	r3, r3, #2
 80036ba:	4a15      	ldr	r2, [pc, #84]	; (8003710 <prvAddNewTaskToReadyList+0xcc>)
 80036bc:	441a      	add	r2, r3
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	3304      	adds	r3, #4
 80036c2:	4619      	mov	r1, r3
 80036c4:	4610      	mov	r0, r2
 80036c6:	f7ff f999 	bl	80029fc <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80036ca:	f000 ffeb 	bl	80046a4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80036ce:	4b0d      	ldr	r3, [pc, #52]	; (8003704 <prvAddNewTaskToReadyList+0xc0>)
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d00e      	beq.n	80036f4 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80036d6:	4b0a      	ldr	r3, [pc, #40]	; (8003700 <prvAddNewTaskToReadyList+0xbc>)
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036e0:	429a      	cmp	r2, r3
 80036e2:	d207      	bcs.n	80036f4 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80036e4:	4b0b      	ldr	r3, [pc, #44]	; (8003714 <prvAddNewTaskToReadyList+0xd0>)
 80036e6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80036ea:	601a      	str	r2, [r3, #0]
 80036ec:	f3bf 8f4f 	dsb	sy
 80036f0:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80036f4:	bf00      	nop
 80036f6:	3708      	adds	r7, #8
 80036f8:	46bd      	mov	sp, r7
 80036fa:	bd80      	pop	{r7, pc}
 80036fc:	240004bc 	.word	0x240004bc
 8003700:	240003bc 	.word	0x240003bc
 8003704:	240004c8 	.word	0x240004c8
 8003708:	240004d8 	.word	0x240004d8
 800370c:	240004c4 	.word	0x240004c4
 8003710:	240003c0 	.word	0x240003c0
 8003714:	e000ed04 	.word	0xe000ed04

08003718 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8003718:	b580      	push	{r7, lr}
 800371a:	b084      	sub	sp, #16
 800371c:	af00      	add	r7, sp, #0
 800371e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8003720:	2300      	movs	r3, #0
 8003722:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	2b00      	cmp	r3, #0
 8003728:	d017      	beq.n	800375a <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800372a:	4b13      	ldr	r3, [pc, #76]	; (8003778 <vTaskDelay+0x60>)
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	2b00      	cmp	r3, #0
 8003730:	d00a      	beq.n	8003748 <vTaskDelay+0x30>
	__asm volatile
 8003732:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003736:	f383 8811 	msr	BASEPRI, r3
 800373a:	f3bf 8f6f 	isb	sy
 800373e:	f3bf 8f4f 	dsb	sy
 8003742:	60bb      	str	r3, [r7, #8]
}
 8003744:	bf00      	nop
 8003746:	e7fe      	b.n	8003746 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8003748:	f000 f884 	bl	8003854 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800374c:	2100      	movs	r1, #0
 800374e:	6878      	ldr	r0, [r7, #4]
 8003750:	f000 fde4 	bl	800431c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8003754:	f000 f88c 	bl	8003870 <xTaskResumeAll>
 8003758:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	2b00      	cmp	r3, #0
 800375e:	d107      	bne.n	8003770 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8003760:	4b06      	ldr	r3, [pc, #24]	; (800377c <vTaskDelay+0x64>)
 8003762:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003766:	601a      	str	r2, [r3, #0]
 8003768:	f3bf 8f4f 	dsb	sy
 800376c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8003770:	bf00      	nop
 8003772:	3710      	adds	r7, #16
 8003774:	46bd      	mov	sp, r7
 8003776:	bd80      	pop	{r7, pc}
 8003778:	240004e4 	.word	0x240004e4
 800377c:	e000ed04 	.word	0xe000ed04

08003780 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003780:	b580      	push	{r7, lr}
 8003782:	b08a      	sub	sp, #40	; 0x28
 8003784:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8003786:	2300      	movs	r3, #0
 8003788:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800378a:	2300      	movs	r3, #0
 800378c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800378e:	463a      	mov	r2, r7
 8003790:	1d39      	adds	r1, r7, #4
 8003792:	f107 0308 	add.w	r3, r7, #8
 8003796:	4618      	mov	r0, r3
 8003798:	f7fc fdf2 	bl	8000380 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800379c:	6839      	ldr	r1, [r7, #0]
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	68ba      	ldr	r2, [r7, #8]
 80037a2:	9202      	str	r2, [sp, #8]
 80037a4:	9301      	str	r3, [sp, #4]
 80037a6:	2300      	movs	r3, #0
 80037a8:	9300      	str	r3, [sp, #0]
 80037aa:	2300      	movs	r3, #0
 80037ac:	460a      	mov	r2, r1
 80037ae:	4921      	ldr	r1, [pc, #132]	; (8003834 <vTaskStartScheduler+0xb4>)
 80037b0:	4821      	ldr	r0, [pc, #132]	; (8003838 <vTaskStartScheduler+0xb8>)
 80037b2:	f7ff fe07 	bl	80033c4 <xTaskCreateStatic>
 80037b6:	4603      	mov	r3, r0
 80037b8:	4a20      	ldr	r2, [pc, #128]	; (800383c <vTaskStartScheduler+0xbc>)
 80037ba:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80037bc:	4b1f      	ldr	r3, [pc, #124]	; (800383c <vTaskStartScheduler+0xbc>)
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d002      	beq.n	80037ca <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80037c4:	2301      	movs	r3, #1
 80037c6:	617b      	str	r3, [r7, #20]
 80037c8:	e001      	b.n	80037ce <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80037ca:	2300      	movs	r3, #0
 80037cc:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80037ce:	697b      	ldr	r3, [r7, #20]
 80037d0:	2b01      	cmp	r3, #1
 80037d2:	d11b      	bne.n	800380c <vTaskStartScheduler+0x8c>
	__asm volatile
 80037d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80037d8:	f383 8811 	msr	BASEPRI, r3
 80037dc:	f3bf 8f6f 	isb	sy
 80037e0:	f3bf 8f4f 	dsb	sy
 80037e4:	613b      	str	r3, [r7, #16]
}
 80037e6:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80037e8:	4b15      	ldr	r3, [pc, #84]	; (8003840 <vTaskStartScheduler+0xc0>)
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	334c      	adds	r3, #76	; 0x4c
 80037ee:	4a15      	ldr	r2, [pc, #84]	; (8003844 <vTaskStartScheduler+0xc4>)
 80037f0:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80037f2:	4b15      	ldr	r3, [pc, #84]	; (8003848 <vTaskStartScheduler+0xc8>)
 80037f4:	f04f 32ff 	mov.w	r2, #4294967295
 80037f8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80037fa:	4b14      	ldr	r3, [pc, #80]	; (800384c <vTaskStartScheduler+0xcc>)
 80037fc:	2201      	movs	r2, #1
 80037fe:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8003800:	4b13      	ldr	r3, [pc, #76]	; (8003850 <vTaskStartScheduler+0xd0>)
 8003802:	2200      	movs	r2, #0
 8003804:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8003806:	f000 fe7b 	bl	8004500 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800380a:	e00e      	b.n	800382a <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800380c:	697b      	ldr	r3, [r7, #20]
 800380e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003812:	d10a      	bne.n	800382a <vTaskStartScheduler+0xaa>
	__asm volatile
 8003814:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003818:	f383 8811 	msr	BASEPRI, r3
 800381c:	f3bf 8f6f 	isb	sy
 8003820:	f3bf 8f4f 	dsb	sy
 8003824:	60fb      	str	r3, [r7, #12]
}
 8003826:	bf00      	nop
 8003828:	e7fe      	b.n	8003828 <vTaskStartScheduler+0xa8>
}
 800382a:	bf00      	nop
 800382c:	3718      	adds	r7, #24
 800382e:	46bd      	mov	sp, r7
 8003830:	bd80      	pop	{r7, pc}
 8003832:	bf00      	nop
 8003834:	08005f70 	.word	0x08005f70
 8003838:	08003df1 	.word	0x08003df1
 800383c:	240004e0 	.word	0x240004e0
 8003840:	240003bc 	.word	0x240003bc
 8003844:	24000014 	.word	0x24000014
 8003848:	240004dc 	.word	0x240004dc
 800384c:	240004c8 	.word	0x240004c8
 8003850:	240004c0 	.word	0x240004c0

08003854 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003854:	b480      	push	{r7}
 8003856:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8003858:	4b04      	ldr	r3, [pc, #16]	; (800386c <vTaskSuspendAll+0x18>)
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	3301      	adds	r3, #1
 800385e:	4a03      	ldr	r2, [pc, #12]	; (800386c <vTaskSuspendAll+0x18>)
 8003860:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8003862:	bf00      	nop
 8003864:	46bd      	mov	sp, r7
 8003866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800386a:	4770      	bx	lr
 800386c:	240004e4 	.word	0x240004e4

08003870 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003870:	b580      	push	{r7, lr}
 8003872:	b084      	sub	sp, #16
 8003874:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8003876:	2300      	movs	r3, #0
 8003878:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800387a:	2300      	movs	r3, #0
 800387c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800387e:	4b41      	ldr	r3, [pc, #260]	; (8003984 <xTaskResumeAll+0x114>)
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	2b00      	cmp	r3, #0
 8003884:	d10a      	bne.n	800389c <xTaskResumeAll+0x2c>
	__asm volatile
 8003886:	f04f 0350 	mov.w	r3, #80	; 0x50
 800388a:	f383 8811 	msr	BASEPRI, r3
 800388e:	f3bf 8f6f 	isb	sy
 8003892:	f3bf 8f4f 	dsb	sy
 8003896:	603b      	str	r3, [r7, #0]
}
 8003898:	bf00      	nop
 800389a:	e7fe      	b.n	800389a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800389c:	f000 fed2 	bl	8004644 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80038a0:	4b38      	ldr	r3, [pc, #224]	; (8003984 <xTaskResumeAll+0x114>)
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	3b01      	subs	r3, #1
 80038a6:	4a37      	ldr	r2, [pc, #220]	; (8003984 <xTaskResumeAll+0x114>)
 80038a8:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80038aa:	4b36      	ldr	r3, [pc, #216]	; (8003984 <xTaskResumeAll+0x114>)
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d161      	bne.n	8003976 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80038b2:	4b35      	ldr	r3, [pc, #212]	; (8003988 <xTaskResumeAll+0x118>)
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d05d      	beq.n	8003976 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80038ba:	e02e      	b.n	800391a <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80038bc:	4b33      	ldr	r3, [pc, #204]	; (800398c <xTaskResumeAll+0x11c>)
 80038be:	68db      	ldr	r3, [r3, #12]
 80038c0:	68db      	ldr	r3, [r3, #12]
 80038c2:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	3318      	adds	r3, #24
 80038c8:	4618      	mov	r0, r3
 80038ca:	f7ff f8f4 	bl	8002ab6 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	3304      	adds	r3, #4
 80038d2:	4618      	mov	r0, r3
 80038d4:	f7ff f8ef 	bl	8002ab6 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038dc:	2201      	movs	r2, #1
 80038de:	409a      	lsls	r2, r3
 80038e0:	4b2b      	ldr	r3, [pc, #172]	; (8003990 <xTaskResumeAll+0x120>)
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	4313      	orrs	r3, r2
 80038e6:	4a2a      	ldr	r2, [pc, #168]	; (8003990 <xTaskResumeAll+0x120>)
 80038e8:	6013      	str	r3, [r2, #0]
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80038ee:	4613      	mov	r3, r2
 80038f0:	009b      	lsls	r3, r3, #2
 80038f2:	4413      	add	r3, r2
 80038f4:	009b      	lsls	r3, r3, #2
 80038f6:	4a27      	ldr	r2, [pc, #156]	; (8003994 <xTaskResumeAll+0x124>)
 80038f8:	441a      	add	r2, r3
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	3304      	adds	r3, #4
 80038fe:	4619      	mov	r1, r3
 8003900:	4610      	mov	r0, r2
 8003902:	f7ff f87b 	bl	80029fc <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800390a:	4b23      	ldr	r3, [pc, #140]	; (8003998 <xTaskResumeAll+0x128>)
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003910:	429a      	cmp	r2, r3
 8003912:	d302      	bcc.n	800391a <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8003914:	4b21      	ldr	r3, [pc, #132]	; (800399c <xTaskResumeAll+0x12c>)
 8003916:	2201      	movs	r2, #1
 8003918:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800391a:	4b1c      	ldr	r3, [pc, #112]	; (800398c <xTaskResumeAll+0x11c>)
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	2b00      	cmp	r3, #0
 8003920:	d1cc      	bne.n	80038bc <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	2b00      	cmp	r3, #0
 8003926:	d001      	beq.n	800392c <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8003928:	f000 fb1c 	bl	8003f64 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800392c:	4b1c      	ldr	r3, [pc, #112]	; (80039a0 <xTaskResumeAll+0x130>)
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	2b00      	cmp	r3, #0
 8003936:	d010      	beq.n	800395a <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8003938:	f000 f836 	bl	80039a8 <xTaskIncrementTick>
 800393c:	4603      	mov	r3, r0
 800393e:	2b00      	cmp	r3, #0
 8003940:	d002      	beq.n	8003948 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8003942:	4b16      	ldr	r3, [pc, #88]	; (800399c <xTaskResumeAll+0x12c>)
 8003944:	2201      	movs	r2, #1
 8003946:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	3b01      	subs	r3, #1
 800394c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	2b00      	cmp	r3, #0
 8003952:	d1f1      	bne.n	8003938 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 8003954:	4b12      	ldr	r3, [pc, #72]	; (80039a0 <xTaskResumeAll+0x130>)
 8003956:	2200      	movs	r2, #0
 8003958:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800395a:	4b10      	ldr	r3, [pc, #64]	; (800399c <xTaskResumeAll+0x12c>)
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	2b00      	cmp	r3, #0
 8003960:	d009      	beq.n	8003976 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8003962:	2301      	movs	r3, #1
 8003964:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8003966:	4b0f      	ldr	r3, [pc, #60]	; (80039a4 <xTaskResumeAll+0x134>)
 8003968:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800396c:	601a      	str	r2, [r3, #0]
 800396e:	f3bf 8f4f 	dsb	sy
 8003972:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003976:	f000 fe95 	bl	80046a4 <vPortExitCritical>

	return xAlreadyYielded;
 800397a:	68bb      	ldr	r3, [r7, #8]
}
 800397c:	4618      	mov	r0, r3
 800397e:	3710      	adds	r7, #16
 8003980:	46bd      	mov	sp, r7
 8003982:	bd80      	pop	{r7, pc}
 8003984:	240004e4 	.word	0x240004e4
 8003988:	240004bc 	.word	0x240004bc
 800398c:	2400047c 	.word	0x2400047c
 8003990:	240004c4 	.word	0x240004c4
 8003994:	240003c0 	.word	0x240003c0
 8003998:	240003bc 	.word	0x240003bc
 800399c:	240004d0 	.word	0x240004d0
 80039a0:	240004cc 	.word	0x240004cc
 80039a4:	e000ed04 	.word	0xe000ed04

080039a8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80039a8:	b580      	push	{r7, lr}
 80039aa:	b086      	sub	sp, #24
 80039ac:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80039ae:	2300      	movs	r3, #0
 80039b0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80039b2:	4b4e      	ldr	r3, [pc, #312]	; (8003aec <xTaskIncrementTick+0x144>)
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	f040 808e 	bne.w	8003ad8 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80039bc:	4b4c      	ldr	r3, [pc, #304]	; (8003af0 <xTaskIncrementTick+0x148>)
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	3301      	adds	r3, #1
 80039c2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80039c4:	4a4a      	ldr	r2, [pc, #296]	; (8003af0 <xTaskIncrementTick+0x148>)
 80039c6:	693b      	ldr	r3, [r7, #16]
 80039c8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80039ca:	693b      	ldr	r3, [r7, #16]
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d120      	bne.n	8003a12 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 80039d0:	4b48      	ldr	r3, [pc, #288]	; (8003af4 <xTaskIncrementTick+0x14c>)
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d00a      	beq.n	80039f0 <xTaskIncrementTick+0x48>
	__asm volatile
 80039da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80039de:	f383 8811 	msr	BASEPRI, r3
 80039e2:	f3bf 8f6f 	isb	sy
 80039e6:	f3bf 8f4f 	dsb	sy
 80039ea:	603b      	str	r3, [r7, #0]
}
 80039ec:	bf00      	nop
 80039ee:	e7fe      	b.n	80039ee <xTaskIncrementTick+0x46>
 80039f0:	4b40      	ldr	r3, [pc, #256]	; (8003af4 <xTaskIncrementTick+0x14c>)
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	60fb      	str	r3, [r7, #12]
 80039f6:	4b40      	ldr	r3, [pc, #256]	; (8003af8 <xTaskIncrementTick+0x150>)
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	4a3e      	ldr	r2, [pc, #248]	; (8003af4 <xTaskIncrementTick+0x14c>)
 80039fc:	6013      	str	r3, [r2, #0]
 80039fe:	4a3e      	ldr	r2, [pc, #248]	; (8003af8 <xTaskIncrementTick+0x150>)
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	6013      	str	r3, [r2, #0]
 8003a04:	4b3d      	ldr	r3, [pc, #244]	; (8003afc <xTaskIncrementTick+0x154>)
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	3301      	adds	r3, #1
 8003a0a:	4a3c      	ldr	r2, [pc, #240]	; (8003afc <xTaskIncrementTick+0x154>)
 8003a0c:	6013      	str	r3, [r2, #0]
 8003a0e:	f000 faa9 	bl	8003f64 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8003a12:	4b3b      	ldr	r3, [pc, #236]	; (8003b00 <xTaskIncrementTick+0x158>)
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	693a      	ldr	r2, [r7, #16]
 8003a18:	429a      	cmp	r2, r3
 8003a1a:	d348      	bcc.n	8003aae <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003a1c:	4b35      	ldr	r3, [pc, #212]	; (8003af4 <xTaskIncrementTick+0x14c>)
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d104      	bne.n	8003a30 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003a26:	4b36      	ldr	r3, [pc, #216]	; (8003b00 <xTaskIncrementTick+0x158>)
 8003a28:	f04f 32ff 	mov.w	r2, #4294967295
 8003a2c:	601a      	str	r2, [r3, #0]
					break;
 8003a2e:	e03e      	b.n	8003aae <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003a30:	4b30      	ldr	r3, [pc, #192]	; (8003af4 <xTaskIncrementTick+0x14c>)
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	68db      	ldr	r3, [r3, #12]
 8003a36:	68db      	ldr	r3, [r3, #12]
 8003a38:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003a3a:	68bb      	ldr	r3, [r7, #8]
 8003a3c:	685b      	ldr	r3, [r3, #4]
 8003a3e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8003a40:	693a      	ldr	r2, [r7, #16]
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	429a      	cmp	r2, r3
 8003a46:	d203      	bcs.n	8003a50 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8003a48:	4a2d      	ldr	r2, [pc, #180]	; (8003b00 <xTaskIncrementTick+0x158>)
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8003a4e:	e02e      	b.n	8003aae <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003a50:	68bb      	ldr	r3, [r7, #8]
 8003a52:	3304      	adds	r3, #4
 8003a54:	4618      	mov	r0, r3
 8003a56:	f7ff f82e 	bl	8002ab6 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003a5a:	68bb      	ldr	r3, [r7, #8]
 8003a5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d004      	beq.n	8003a6c <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003a62:	68bb      	ldr	r3, [r7, #8]
 8003a64:	3318      	adds	r3, #24
 8003a66:	4618      	mov	r0, r3
 8003a68:	f7ff f825 	bl	8002ab6 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8003a6c:	68bb      	ldr	r3, [r7, #8]
 8003a6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a70:	2201      	movs	r2, #1
 8003a72:	409a      	lsls	r2, r3
 8003a74:	4b23      	ldr	r3, [pc, #140]	; (8003b04 <xTaskIncrementTick+0x15c>)
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	4313      	orrs	r3, r2
 8003a7a:	4a22      	ldr	r2, [pc, #136]	; (8003b04 <xTaskIncrementTick+0x15c>)
 8003a7c:	6013      	str	r3, [r2, #0]
 8003a7e:	68bb      	ldr	r3, [r7, #8]
 8003a80:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003a82:	4613      	mov	r3, r2
 8003a84:	009b      	lsls	r3, r3, #2
 8003a86:	4413      	add	r3, r2
 8003a88:	009b      	lsls	r3, r3, #2
 8003a8a:	4a1f      	ldr	r2, [pc, #124]	; (8003b08 <xTaskIncrementTick+0x160>)
 8003a8c:	441a      	add	r2, r3
 8003a8e:	68bb      	ldr	r3, [r7, #8]
 8003a90:	3304      	adds	r3, #4
 8003a92:	4619      	mov	r1, r3
 8003a94:	4610      	mov	r0, r2
 8003a96:	f7fe ffb1 	bl	80029fc <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003a9a:	68bb      	ldr	r3, [r7, #8]
 8003a9c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003a9e:	4b1b      	ldr	r3, [pc, #108]	; (8003b0c <xTaskIncrementTick+0x164>)
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003aa4:	429a      	cmp	r2, r3
 8003aa6:	d3b9      	bcc.n	8003a1c <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8003aa8:	2301      	movs	r3, #1
 8003aaa:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003aac:	e7b6      	b.n	8003a1c <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003aae:	4b17      	ldr	r3, [pc, #92]	; (8003b0c <xTaskIncrementTick+0x164>)
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ab4:	4914      	ldr	r1, [pc, #80]	; (8003b08 <xTaskIncrementTick+0x160>)
 8003ab6:	4613      	mov	r3, r2
 8003ab8:	009b      	lsls	r3, r3, #2
 8003aba:	4413      	add	r3, r2
 8003abc:	009b      	lsls	r3, r3, #2
 8003abe:	440b      	add	r3, r1
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	2b01      	cmp	r3, #1
 8003ac4:	d901      	bls.n	8003aca <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 8003ac6:	2301      	movs	r3, #1
 8003ac8:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8003aca:	4b11      	ldr	r3, [pc, #68]	; (8003b10 <xTaskIncrementTick+0x168>)
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d007      	beq.n	8003ae2 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 8003ad2:	2301      	movs	r3, #1
 8003ad4:	617b      	str	r3, [r7, #20]
 8003ad6:	e004      	b.n	8003ae2 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8003ad8:	4b0e      	ldr	r3, [pc, #56]	; (8003b14 <xTaskIncrementTick+0x16c>)
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	3301      	adds	r3, #1
 8003ade:	4a0d      	ldr	r2, [pc, #52]	; (8003b14 <xTaskIncrementTick+0x16c>)
 8003ae0:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8003ae2:	697b      	ldr	r3, [r7, #20]
}
 8003ae4:	4618      	mov	r0, r3
 8003ae6:	3718      	adds	r7, #24
 8003ae8:	46bd      	mov	sp, r7
 8003aea:	bd80      	pop	{r7, pc}
 8003aec:	240004e4 	.word	0x240004e4
 8003af0:	240004c0 	.word	0x240004c0
 8003af4:	24000474 	.word	0x24000474
 8003af8:	24000478 	.word	0x24000478
 8003afc:	240004d4 	.word	0x240004d4
 8003b00:	240004dc 	.word	0x240004dc
 8003b04:	240004c4 	.word	0x240004c4
 8003b08:	240003c0 	.word	0x240003c0
 8003b0c:	240003bc 	.word	0x240003bc
 8003b10:	240004d0 	.word	0x240004d0
 8003b14:	240004cc 	.word	0x240004cc

08003b18 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8003b18:	b480      	push	{r7}
 8003b1a:	b087      	sub	sp, #28
 8003b1c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8003b1e:	4b29      	ldr	r3, [pc, #164]	; (8003bc4 <vTaskSwitchContext+0xac>)
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d003      	beq.n	8003b2e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8003b26:	4b28      	ldr	r3, [pc, #160]	; (8003bc8 <vTaskSwitchContext+0xb0>)
 8003b28:	2201      	movs	r2, #1
 8003b2a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8003b2c:	e044      	b.n	8003bb8 <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 8003b2e:	4b26      	ldr	r3, [pc, #152]	; (8003bc8 <vTaskSwitchContext+0xb0>)
 8003b30:	2200      	movs	r2, #0
 8003b32:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003b34:	4b25      	ldr	r3, [pc, #148]	; (8003bcc <vTaskSwitchContext+0xb4>)
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	fab3 f383 	clz	r3, r3
 8003b40:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8003b42:	7afb      	ldrb	r3, [r7, #11]
 8003b44:	f1c3 031f 	rsb	r3, r3, #31
 8003b48:	617b      	str	r3, [r7, #20]
 8003b4a:	4921      	ldr	r1, [pc, #132]	; (8003bd0 <vTaskSwitchContext+0xb8>)
 8003b4c:	697a      	ldr	r2, [r7, #20]
 8003b4e:	4613      	mov	r3, r2
 8003b50:	009b      	lsls	r3, r3, #2
 8003b52:	4413      	add	r3, r2
 8003b54:	009b      	lsls	r3, r3, #2
 8003b56:	440b      	add	r3, r1
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d10a      	bne.n	8003b74 <vTaskSwitchContext+0x5c>
	__asm volatile
 8003b5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b62:	f383 8811 	msr	BASEPRI, r3
 8003b66:	f3bf 8f6f 	isb	sy
 8003b6a:	f3bf 8f4f 	dsb	sy
 8003b6e:	607b      	str	r3, [r7, #4]
}
 8003b70:	bf00      	nop
 8003b72:	e7fe      	b.n	8003b72 <vTaskSwitchContext+0x5a>
 8003b74:	697a      	ldr	r2, [r7, #20]
 8003b76:	4613      	mov	r3, r2
 8003b78:	009b      	lsls	r3, r3, #2
 8003b7a:	4413      	add	r3, r2
 8003b7c:	009b      	lsls	r3, r3, #2
 8003b7e:	4a14      	ldr	r2, [pc, #80]	; (8003bd0 <vTaskSwitchContext+0xb8>)
 8003b80:	4413      	add	r3, r2
 8003b82:	613b      	str	r3, [r7, #16]
 8003b84:	693b      	ldr	r3, [r7, #16]
 8003b86:	685b      	ldr	r3, [r3, #4]
 8003b88:	685a      	ldr	r2, [r3, #4]
 8003b8a:	693b      	ldr	r3, [r7, #16]
 8003b8c:	605a      	str	r2, [r3, #4]
 8003b8e:	693b      	ldr	r3, [r7, #16]
 8003b90:	685a      	ldr	r2, [r3, #4]
 8003b92:	693b      	ldr	r3, [r7, #16]
 8003b94:	3308      	adds	r3, #8
 8003b96:	429a      	cmp	r2, r3
 8003b98:	d104      	bne.n	8003ba4 <vTaskSwitchContext+0x8c>
 8003b9a:	693b      	ldr	r3, [r7, #16]
 8003b9c:	685b      	ldr	r3, [r3, #4]
 8003b9e:	685a      	ldr	r2, [r3, #4]
 8003ba0:	693b      	ldr	r3, [r7, #16]
 8003ba2:	605a      	str	r2, [r3, #4]
 8003ba4:	693b      	ldr	r3, [r7, #16]
 8003ba6:	685b      	ldr	r3, [r3, #4]
 8003ba8:	68db      	ldr	r3, [r3, #12]
 8003baa:	4a0a      	ldr	r2, [pc, #40]	; (8003bd4 <vTaskSwitchContext+0xbc>)
 8003bac:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8003bae:	4b09      	ldr	r3, [pc, #36]	; (8003bd4 <vTaskSwitchContext+0xbc>)
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	334c      	adds	r3, #76	; 0x4c
 8003bb4:	4a08      	ldr	r2, [pc, #32]	; (8003bd8 <vTaskSwitchContext+0xc0>)
 8003bb6:	6013      	str	r3, [r2, #0]
}
 8003bb8:	bf00      	nop
 8003bba:	371c      	adds	r7, #28
 8003bbc:	46bd      	mov	sp, r7
 8003bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc2:	4770      	bx	lr
 8003bc4:	240004e4 	.word	0x240004e4
 8003bc8:	240004d0 	.word	0x240004d0
 8003bcc:	240004c4 	.word	0x240004c4
 8003bd0:	240003c0 	.word	0x240003c0
 8003bd4:	240003bc 	.word	0x240003bc
 8003bd8:	24000014 	.word	0x24000014

08003bdc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8003bdc:	b580      	push	{r7, lr}
 8003bde:	b084      	sub	sp, #16
 8003be0:	af00      	add	r7, sp, #0
 8003be2:	6078      	str	r0, [r7, #4]
 8003be4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d10a      	bne.n	8003c02 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8003bec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003bf0:	f383 8811 	msr	BASEPRI, r3
 8003bf4:	f3bf 8f6f 	isb	sy
 8003bf8:	f3bf 8f4f 	dsb	sy
 8003bfc:	60fb      	str	r3, [r7, #12]
}
 8003bfe:	bf00      	nop
 8003c00:	e7fe      	b.n	8003c00 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003c02:	4b07      	ldr	r3, [pc, #28]	; (8003c20 <vTaskPlaceOnEventList+0x44>)
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	3318      	adds	r3, #24
 8003c08:	4619      	mov	r1, r3
 8003c0a:	6878      	ldr	r0, [r7, #4]
 8003c0c:	f7fe ff1a 	bl	8002a44 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8003c10:	2101      	movs	r1, #1
 8003c12:	6838      	ldr	r0, [r7, #0]
 8003c14:	f000 fb82 	bl	800431c <prvAddCurrentTaskToDelayedList>
}
 8003c18:	bf00      	nop
 8003c1a:	3710      	adds	r7, #16
 8003c1c:	46bd      	mov	sp, r7
 8003c1e:	bd80      	pop	{r7, pc}
 8003c20:	240003bc 	.word	0x240003bc

08003c24 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8003c24:	b580      	push	{r7, lr}
 8003c26:	b086      	sub	sp, #24
 8003c28:	af00      	add	r7, sp, #0
 8003c2a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	68db      	ldr	r3, [r3, #12]
 8003c30:	68db      	ldr	r3, [r3, #12]
 8003c32:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8003c34:	693b      	ldr	r3, [r7, #16]
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d10a      	bne.n	8003c50 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8003c3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c3e:	f383 8811 	msr	BASEPRI, r3
 8003c42:	f3bf 8f6f 	isb	sy
 8003c46:	f3bf 8f4f 	dsb	sy
 8003c4a:	60fb      	str	r3, [r7, #12]
}
 8003c4c:	bf00      	nop
 8003c4e:	e7fe      	b.n	8003c4e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8003c50:	693b      	ldr	r3, [r7, #16]
 8003c52:	3318      	adds	r3, #24
 8003c54:	4618      	mov	r0, r3
 8003c56:	f7fe ff2e 	bl	8002ab6 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003c5a:	4b1d      	ldr	r3, [pc, #116]	; (8003cd0 <xTaskRemoveFromEventList+0xac>)
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d11c      	bne.n	8003c9c <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8003c62:	693b      	ldr	r3, [r7, #16]
 8003c64:	3304      	adds	r3, #4
 8003c66:	4618      	mov	r0, r3
 8003c68:	f7fe ff25 	bl	8002ab6 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8003c6c:	693b      	ldr	r3, [r7, #16]
 8003c6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c70:	2201      	movs	r2, #1
 8003c72:	409a      	lsls	r2, r3
 8003c74:	4b17      	ldr	r3, [pc, #92]	; (8003cd4 <xTaskRemoveFromEventList+0xb0>)
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	4313      	orrs	r3, r2
 8003c7a:	4a16      	ldr	r2, [pc, #88]	; (8003cd4 <xTaskRemoveFromEventList+0xb0>)
 8003c7c:	6013      	str	r3, [r2, #0]
 8003c7e:	693b      	ldr	r3, [r7, #16]
 8003c80:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003c82:	4613      	mov	r3, r2
 8003c84:	009b      	lsls	r3, r3, #2
 8003c86:	4413      	add	r3, r2
 8003c88:	009b      	lsls	r3, r3, #2
 8003c8a:	4a13      	ldr	r2, [pc, #76]	; (8003cd8 <xTaskRemoveFromEventList+0xb4>)
 8003c8c:	441a      	add	r2, r3
 8003c8e:	693b      	ldr	r3, [r7, #16]
 8003c90:	3304      	adds	r3, #4
 8003c92:	4619      	mov	r1, r3
 8003c94:	4610      	mov	r0, r2
 8003c96:	f7fe feb1 	bl	80029fc <vListInsertEnd>
 8003c9a:	e005      	b.n	8003ca8 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8003c9c:	693b      	ldr	r3, [r7, #16]
 8003c9e:	3318      	adds	r3, #24
 8003ca0:	4619      	mov	r1, r3
 8003ca2:	480e      	ldr	r0, [pc, #56]	; (8003cdc <xTaskRemoveFromEventList+0xb8>)
 8003ca4:	f7fe feaa 	bl	80029fc <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003ca8:	693b      	ldr	r3, [r7, #16]
 8003caa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003cac:	4b0c      	ldr	r3, [pc, #48]	; (8003ce0 <xTaskRemoveFromEventList+0xbc>)
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cb2:	429a      	cmp	r2, r3
 8003cb4:	d905      	bls.n	8003cc2 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8003cb6:	2301      	movs	r3, #1
 8003cb8:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8003cba:	4b0a      	ldr	r3, [pc, #40]	; (8003ce4 <xTaskRemoveFromEventList+0xc0>)
 8003cbc:	2201      	movs	r2, #1
 8003cbe:	601a      	str	r2, [r3, #0]
 8003cc0:	e001      	b.n	8003cc6 <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 8003cc2:	2300      	movs	r3, #0
 8003cc4:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8003cc6:	697b      	ldr	r3, [r7, #20]
}
 8003cc8:	4618      	mov	r0, r3
 8003cca:	3718      	adds	r7, #24
 8003ccc:	46bd      	mov	sp, r7
 8003cce:	bd80      	pop	{r7, pc}
 8003cd0:	240004e4 	.word	0x240004e4
 8003cd4:	240004c4 	.word	0x240004c4
 8003cd8:	240003c0 	.word	0x240003c0
 8003cdc:	2400047c 	.word	0x2400047c
 8003ce0:	240003bc 	.word	0x240003bc
 8003ce4:	240004d0 	.word	0x240004d0

08003ce8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8003ce8:	b480      	push	{r7}
 8003cea:	b083      	sub	sp, #12
 8003cec:	af00      	add	r7, sp, #0
 8003cee:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8003cf0:	4b06      	ldr	r3, [pc, #24]	; (8003d0c <vTaskInternalSetTimeOutState+0x24>)
 8003cf2:	681a      	ldr	r2, [r3, #0]
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8003cf8:	4b05      	ldr	r3, [pc, #20]	; (8003d10 <vTaskInternalSetTimeOutState+0x28>)
 8003cfa:	681a      	ldr	r2, [r3, #0]
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	605a      	str	r2, [r3, #4]
}
 8003d00:	bf00      	nop
 8003d02:	370c      	adds	r7, #12
 8003d04:	46bd      	mov	sp, r7
 8003d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d0a:	4770      	bx	lr
 8003d0c:	240004d4 	.word	0x240004d4
 8003d10:	240004c0 	.word	0x240004c0

08003d14 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8003d14:	b580      	push	{r7, lr}
 8003d16:	b088      	sub	sp, #32
 8003d18:	af00      	add	r7, sp, #0
 8003d1a:	6078      	str	r0, [r7, #4]
 8003d1c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d10a      	bne.n	8003d3a <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8003d24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d28:	f383 8811 	msr	BASEPRI, r3
 8003d2c:	f3bf 8f6f 	isb	sy
 8003d30:	f3bf 8f4f 	dsb	sy
 8003d34:	613b      	str	r3, [r7, #16]
}
 8003d36:	bf00      	nop
 8003d38:	e7fe      	b.n	8003d38 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8003d3a:	683b      	ldr	r3, [r7, #0]
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d10a      	bne.n	8003d56 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8003d40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d44:	f383 8811 	msr	BASEPRI, r3
 8003d48:	f3bf 8f6f 	isb	sy
 8003d4c:	f3bf 8f4f 	dsb	sy
 8003d50:	60fb      	str	r3, [r7, #12]
}
 8003d52:	bf00      	nop
 8003d54:	e7fe      	b.n	8003d54 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8003d56:	f000 fc75 	bl	8004644 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8003d5a:	4b1d      	ldr	r3, [pc, #116]	; (8003dd0 <xTaskCheckForTimeOut+0xbc>)
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	685b      	ldr	r3, [r3, #4]
 8003d64:	69ba      	ldr	r2, [r7, #24]
 8003d66:	1ad3      	subs	r3, r2, r3
 8003d68:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8003d6a:	683b      	ldr	r3, [r7, #0]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d72:	d102      	bne.n	8003d7a <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8003d74:	2300      	movs	r3, #0
 8003d76:	61fb      	str	r3, [r7, #28]
 8003d78:	e023      	b.n	8003dc2 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681a      	ldr	r2, [r3, #0]
 8003d7e:	4b15      	ldr	r3, [pc, #84]	; (8003dd4 <xTaskCheckForTimeOut+0xc0>)
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	429a      	cmp	r2, r3
 8003d84:	d007      	beq.n	8003d96 <xTaskCheckForTimeOut+0x82>
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	685b      	ldr	r3, [r3, #4]
 8003d8a:	69ba      	ldr	r2, [r7, #24]
 8003d8c:	429a      	cmp	r2, r3
 8003d8e:	d302      	bcc.n	8003d96 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8003d90:	2301      	movs	r3, #1
 8003d92:	61fb      	str	r3, [r7, #28]
 8003d94:	e015      	b.n	8003dc2 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8003d96:	683b      	ldr	r3, [r7, #0]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	697a      	ldr	r2, [r7, #20]
 8003d9c:	429a      	cmp	r2, r3
 8003d9e:	d20b      	bcs.n	8003db8 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8003da0:	683b      	ldr	r3, [r7, #0]
 8003da2:	681a      	ldr	r2, [r3, #0]
 8003da4:	697b      	ldr	r3, [r7, #20]
 8003da6:	1ad2      	subs	r2, r2, r3
 8003da8:	683b      	ldr	r3, [r7, #0]
 8003daa:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8003dac:	6878      	ldr	r0, [r7, #4]
 8003dae:	f7ff ff9b 	bl	8003ce8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8003db2:	2300      	movs	r3, #0
 8003db4:	61fb      	str	r3, [r7, #28]
 8003db6:	e004      	b.n	8003dc2 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8003db8:	683b      	ldr	r3, [r7, #0]
 8003dba:	2200      	movs	r2, #0
 8003dbc:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8003dbe:	2301      	movs	r3, #1
 8003dc0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8003dc2:	f000 fc6f 	bl	80046a4 <vPortExitCritical>

	return xReturn;
 8003dc6:	69fb      	ldr	r3, [r7, #28]
}
 8003dc8:	4618      	mov	r0, r3
 8003dca:	3720      	adds	r7, #32
 8003dcc:	46bd      	mov	sp, r7
 8003dce:	bd80      	pop	{r7, pc}
 8003dd0:	240004c0 	.word	0x240004c0
 8003dd4:	240004d4 	.word	0x240004d4

08003dd8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8003dd8:	b480      	push	{r7}
 8003dda:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8003ddc:	4b03      	ldr	r3, [pc, #12]	; (8003dec <vTaskMissedYield+0x14>)
 8003dde:	2201      	movs	r2, #1
 8003de0:	601a      	str	r2, [r3, #0]
}
 8003de2:	bf00      	nop
 8003de4:	46bd      	mov	sp, r7
 8003de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dea:	4770      	bx	lr
 8003dec:	240004d0 	.word	0x240004d0

08003df0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8003df0:	b580      	push	{r7, lr}
 8003df2:	b082      	sub	sp, #8
 8003df4:	af00      	add	r7, sp, #0
 8003df6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8003df8:	f000 f852 	bl	8003ea0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8003dfc:	4b06      	ldr	r3, [pc, #24]	; (8003e18 <prvIdleTask+0x28>)
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	2b01      	cmp	r3, #1
 8003e02:	d9f9      	bls.n	8003df8 <prvIdleTask+0x8>
			{
				taskYIELD();
 8003e04:	4b05      	ldr	r3, [pc, #20]	; (8003e1c <prvIdleTask+0x2c>)
 8003e06:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003e0a:	601a      	str	r2, [r3, #0]
 8003e0c:	f3bf 8f4f 	dsb	sy
 8003e10:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8003e14:	e7f0      	b.n	8003df8 <prvIdleTask+0x8>
 8003e16:	bf00      	nop
 8003e18:	240003c0 	.word	0x240003c0
 8003e1c:	e000ed04 	.word	0xe000ed04

08003e20 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8003e20:	b580      	push	{r7, lr}
 8003e22:	b082      	sub	sp, #8
 8003e24:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003e26:	2300      	movs	r3, #0
 8003e28:	607b      	str	r3, [r7, #4]
 8003e2a:	e00c      	b.n	8003e46 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8003e2c:	687a      	ldr	r2, [r7, #4]
 8003e2e:	4613      	mov	r3, r2
 8003e30:	009b      	lsls	r3, r3, #2
 8003e32:	4413      	add	r3, r2
 8003e34:	009b      	lsls	r3, r3, #2
 8003e36:	4a12      	ldr	r2, [pc, #72]	; (8003e80 <prvInitialiseTaskLists+0x60>)
 8003e38:	4413      	add	r3, r2
 8003e3a:	4618      	mov	r0, r3
 8003e3c:	f7fe fdb1 	bl	80029a2 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	3301      	adds	r3, #1
 8003e44:	607b      	str	r3, [r7, #4]
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	2b06      	cmp	r3, #6
 8003e4a:	d9ef      	bls.n	8003e2c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8003e4c:	480d      	ldr	r0, [pc, #52]	; (8003e84 <prvInitialiseTaskLists+0x64>)
 8003e4e:	f7fe fda8 	bl	80029a2 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8003e52:	480d      	ldr	r0, [pc, #52]	; (8003e88 <prvInitialiseTaskLists+0x68>)
 8003e54:	f7fe fda5 	bl	80029a2 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8003e58:	480c      	ldr	r0, [pc, #48]	; (8003e8c <prvInitialiseTaskLists+0x6c>)
 8003e5a:	f7fe fda2 	bl	80029a2 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8003e5e:	480c      	ldr	r0, [pc, #48]	; (8003e90 <prvInitialiseTaskLists+0x70>)
 8003e60:	f7fe fd9f 	bl	80029a2 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8003e64:	480b      	ldr	r0, [pc, #44]	; (8003e94 <prvInitialiseTaskLists+0x74>)
 8003e66:	f7fe fd9c 	bl	80029a2 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8003e6a:	4b0b      	ldr	r3, [pc, #44]	; (8003e98 <prvInitialiseTaskLists+0x78>)
 8003e6c:	4a05      	ldr	r2, [pc, #20]	; (8003e84 <prvInitialiseTaskLists+0x64>)
 8003e6e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8003e70:	4b0a      	ldr	r3, [pc, #40]	; (8003e9c <prvInitialiseTaskLists+0x7c>)
 8003e72:	4a05      	ldr	r2, [pc, #20]	; (8003e88 <prvInitialiseTaskLists+0x68>)
 8003e74:	601a      	str	r2, [r3, #0]
}
 8003e76:	bf00      	nop
 8003e78:	3708      	adds	r7, #8
 8003e7a:	46bd      	mov	sp, r7
 8003e7c:	bd80      	pop	{r7, pc}
 8003e7e:	bf00      	nop
 8003e80:	240003c0 	.word	0x240003c0
 8003e84:	2400044c 	.word	0x2400044c
 8003e88:	24000460 	.word	0x24000460
 8003e8c:	2400047c 	.word	0x2400047c
 8003e90:	24000490 	.word	0x24000490
 8003e94:	240004a8 	.word	0x240004a8
 8003e98:	24000474 	.word	0x24000474
 8003e9c:	24000478 	.word	0x24000478

08003ea0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8003ea0:	b580      	push	{r7, lr}
 8003ea2:	b082      	sub	sp, #8
 8003ea4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003ea6:	e019      	b.n	8003edc <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8003ea8:	f000 fbcc 	bl	8004644 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003eac:	4b10      	ldr	r3, [pc, #64]	; (8003ef0 <prvCheckTasksWaitingTermination+0x50>)
 8003eae:	68db      	ldr	r3, [r3, #12]
 8003eb0:	68db      	ldr	r3, [r3, #12]
 8003eb2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	3304      	adds	r3, #4
 8003eb8:	4618      	mov	r0, r3
 8003eba:	f7fe fdfc 	bl	8002ab6 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8003ebe:	4b0d      	ldr	r3, [pc, #52]	; (8003ef4 <prvCheckTasksWaitingTermination+0x54>)
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	3b01      	subs	r3, #1
 8003ec4:	4a0b      	ldr	r2, [pc, #44]	; (8003ef4 <prvCheckTasksWaitingTermination+0x54>)
 8003ec6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8003ec8:	4b0b      	ldr	r3, [pc, #44]	; (8003ef8 <prvCheckTasksWaitingTermination+0x58>)
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	3b01      	subs	r3, #1
 8003ece:	4a0a      	ldr	r2, [pc, #40]	; (8003ef8 <prvCheckTasksWaitingTermination+0x58>)
 8003ed0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8003ed2:	f000 fbe7 	bl	80046a4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8003ed6:	6878      	ldr	r0, [r7, #4]
 8003ed8:	f000 f810 	bl	8003efc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003edc:	4b06      	ldr	r3, [pc, #24]	; (8003ef8 <prvCheckTasksWaitingTermination+0x58>)
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d1e1      	bne.n	8003ea8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8003ee4:	bf00      	nop
 8003ee6:	bf00      	nop
 8003ee8:	3708      	adds	r7, #8
 8003eea:	46bd      	mov	sp, r7
 8003eec:	bd80      	pop	{r7, pc}
 8003eee:	bf00      	nop
 8003ef0:	24000490 	.word	0x24000490
 8003ef4:	240004bc 	.word	0x240004bc
 8003ef8:	240004a4 	.word	0x240004a4

08003efc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8003efc:	b580      	push	{r7, lr}
 8003efe:	b084      	sub	sp, #16
 8003f00:	af00      	add	r7, sp, #0
 8003f02:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	334c      	adds	r3, #76	; 0x4c
 8003f08:	4618      	mov	r0, r3
 8003f0a:	f001 f911 	bl	8005130 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d108      	bne.n	8003f2a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f1c:	4618      	mov	r0, r3
 8003f1e:	f000 fd7f 	bl	8004a20 <vPortFree>
				vPortFree( pxTCB );
 8003f22:	6878      	ldr	r0, [r7, #4]
 8003f24:	f000 fd7c 	bl	8004a20 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8003f28:	e018      	b.n	8003f5c <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8003f30:	2b01      	cmp	r3, #1
 8003f32:	d103      	bne.n	8003f3c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8003f34:	6878      	ldr	r0, [r7, #4]
 8003f36:	f000 fd73 	bl	8004a20 <vPortFree>
	}
 8003f3a:	e00f      	b.n	8003f5c <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8003f42:	2b02      	cmp	r3, #2
 8003f44:	d00a      	beq.n	8003f5c <prvDeleteTCB+0x60>
	__asm volatile
 8003f46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f4a:	f383 8811 	msr	BASEPRI, r3
 8003f4e:	f3bf 8f6f 	isb	sy
 8003f52:	f3bf 8f4f 	dsb	sy
 8003f56:	60fb      	str	r3, [r7, #12]
}
 8003f58:	bf00      	nop
 8003f5a:	e7fe      	b.n	8003f5a <prvDeleteTCB+0x5e>
	}
 8003f5c:	bf00      	nop
 8003f5e:	3710      	adds	r7, #16
 8003f60:	46bd      	mov	sp, r7
 8003f62:	bd80      	pop	{r7, pc}

08003f64 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8003f64:	b480      	push	{r7}
 8003f66:	b083      	sub	sp, #12
 8003f68:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003f6a:	4b0c      	ldr	r3, [pc, #48]	; (8003f9c <prvResetNextTaskUnblockTime+0x38>)
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d104      	bne.n	8003f7e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8003f74:	4b0a      	ldr	r3, [pc, #40]	; (8003fa0 <prvResetNextTaskUnblockTime+0x3c>)
 8003f76:	f04f 32ff 	mov.w	r2, #4294967295
 8003f7a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8003f7c:	e008      	b.n	8003f90 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003f7e:	4b07      	ldr	r3, [pc, #28]	; (8003f9c <prvResetNextTaskUnblockTime+0x38>)
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	68db      	ldr	r3, [r3, #12]
 8003f84:	68db      	ldr	r3, [r3, #12]
 8003f86:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	685b      	ldr	r3, [r3, #4]
 8003f8c:	4a04      	ldr	r2, [pc, #16]	; (8003fa0 <prvResetNextTaskUnblockTime+0x3c>)
 8003f8e:	6013      	str	r3, [r2, #0]
}
 8003f90:	bf00      	nop
 8003f92:	370c      	adds	r7, #12
 8003f94:	46bd      	mov	sp, r7
 8003f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f9a:	4770      	bx	lr
 8003f9c:	24000474 	.word	0x24000474
 8003fa0:	240004dc 	.word	0x240004dc

08003fa4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8003fa4:	b480      	push	{r7}
 8003fa6:	b083      	sub	sp, #12
 8003fa8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8003faa:	4b0b      	ldr	r3, [pc, #44]	; (8003fd8 <xTaskGetSchedulerState+0x34>)
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d102      	bne.n	8003fb8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8003fb2:	2301      	movs	r3, #1
 8003fb4:	607b      	str	r3, [r7, #4]
 8003fb6:	e008      	b.n	8003fca <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003fb8:	4b08      	ldr	r3, [pc, #32]	; (8003fdc <xTaskGetSchedulerState+0x38>)
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d102      	bne.n	8003fc6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8003fc0:	2302      	movs	r3, #2
 8003fc2:	607b      	str	r3, [r7, #4]
 8003fc4:	e001      	b.n	8003fca <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8003fc6:	2300      	movs	r3, #0
 8003fc8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8003fca:	687b      	ldr	r3, [r7, #4]
	}
 8003fcc:	4618      	mov	r0, r3
 8003fce:	370c      	adds	r7, #12
 8003fd0:	46bd      	mov	sp, r7
 8003fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd6:	4770      	bx	lr
 8003fd8:	240004c8 	.word	0x240004c8
 8003fdc:	240004e4 	.word	0x240004e4

08003fe0 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8003fe0:	b580      	push	{r7, lr}
 8003fe2:	b084      	sub	sp, #16
 8003fe4:	af00      	add	r7, sp, #0
 8003fe6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8003fec:	2300      	movs	r3, #0
 8003fee:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d05e      	beq.n	80040b4 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8003ff6:	68bb      	ldr	r3, [r7, #8]
 8003ff8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ffa:	4b31      	ldr	r3, [pc, #196]	; (80040c0 <xTaskPriorityInherit+0xe0>)
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004000:	429a      	cmp	r2, r3
 8004002:	d24e      	bcs.n	80040a2 <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8004004:	68bb      	ldr	r3, [r7, #8]
 8004006:	699b      	ldr	r3, [r3, #24]
 8004008:	2b00      	cmp	r3, #0
 800400a:	db06      	blt.n	800401a <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800400c:	4b2c      	ldr	r3, [pc, #176]	; (80040c0 <xTaskPriorityInherit+0xe0>)
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004012:	f1c3 0207 	rsb	r2, r3, #7
 8004016:	68bb      	ldr	r3, [r7, #8]
 8004018:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800401a:	68bb      	ldr	r3, [r7, #8]
 800401c:	6959      	ldr	r1, [r3, #20]
 800401e:	68bb      	ldr	r3, [r7, #8]
 8004020:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004022:	4613      	mov	r3, r2
 8004024:	009b      	lsls	r3, r3, #2
 8004026:	4413      	add	r3, r2
 8004028:	009b      	lsls	r3, r3, #2
 800402a:	4a26      	ldr	r2, [pc, #152]	; (80040c4 <xTaskPriorityInherit+0xe4>)
 800402c:	4413      	add	r3, r2
 800402e:	4299      	cmp	r1, r3
 8004030:	d12f      	bne.n	8004092 <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004032:	68bb      	ldr	r3, [r7, #8]
 8004034:	3304      	adds	r3, #4
 8004036:	4618      	mov	r0, r3
 8004038:	f7fe fd3d 	bl	8002ab6 <uxListRemove>
 800403c:	4603      	mov	r3, r0
 800403e:	2b00      	cmp	r3, #0
 8004040:	d10a      	bne.n	8004058 <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 8004042:	68bb      	ldr	r3, [r7, #8]
 8004044:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004046:	2201      	movs	r2, #1
 8004048:	fa02 f303 	lsl.w	r3, r2, r3
 800404c:	43da      	mvns	r2, r3
 800404e:	4b1e      	ldr	r3, [pc, #120]	; (80040c8 <xTaskPriorityInherit+0xe8>)
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	4013      	ands	r3, r2
 8004054:	4a1c      	ldr	r2, [pc, #112]	; (80040c8 <xTaskPriorityInherit+0xe8>)
 8004056:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8004058:	4b19      	ldr	r3, [pc, #100]	; (80040c0 <xTaskPriorityInherit+0xe0>)
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800405e:	68bb      	ldr	r3, [r7, #8]
 8004060:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8004062:	68bb      	ldr	r3, [r7, #8]
 8004064:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004066:	2201      	movs	r2, #1
 8004068:	409a      	lsls	r2, r3
 800406a:	4b17      	ldr	r3, [pc, #92]	; (80040c8 <xTaskPriorityInherit+0xe8>)
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	4313      	orrs	r3, r2
 8004070:	4a15      	ldr	r2, [pc, #84]	; (80040c8 <xTaskPriorityInherit+0xe8>)
 8004072:	6013      	str	r3, [r2, #0]
 8004074:	68bb      	ldr	r3, [r7, #8]
 8004076:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004078:	4613      	mov	r3, r2
 800407a:	009b      	lsls	r3, r3, #2
 800407c:	4413      	add	r3, r2
 800407e:	009b      	lsls	r3, r3, #2
 8004080:	4a10      	ldr	r2, [pc, #64]	; (80040c4 <xTaskPriorityInherit+0xe4>)
 8004082:	441a      	add	r2, r3
 8004084:	68bb      	ldr	r3, [r7, #8]
 8004086:	3304      	adds	r3, #4
 8004088:	4619      	mov	r1, r3
 800408a:	4610      	mov	r0, r2
 800408c:	f7fe fcb6 	bl	80029fc <vListInsertEnd>
 8004090:	e004      	b.n	800409c <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8004092:	4b0b      	ldr	r3, [pc, #44]	; (80040c0 <xTaskPriorityInherit+0xe0>)
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004098:	68bb      	ldr	r3, [r7, #8]
 800409a:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800409c:	2301      	movs	r3, #1
 800409e:	60fb      	str	r3, [r7, #12]
 80040a0:	e008      	b.n	80040b4 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80040a2:	68bb      	ldr	r3, [r7, #8]
 80040a4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80040a6:	4b06      	ldr	r3, [pc, #24]	; (80040c0 <xTaskPriorityInherit+0xe0>)
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040ac:	429a      	cmp	r2, r3
 80040ae:	d201      	bcs.n	80040b4 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 80040b0:	2301      	movs	r3, #1
 80040b2:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80040b4:	68fb      	ldr	r3, [r7, #12]
	}
 80040b6:	4618      	mov	r0, r3
 80040b8:	3710      	adds	r7, #16
 80040ba:	46bd      	mov	sp, r7
 80040bc:	bd80      	pop	{r7, pc}
 80040be:	bf00      	nop
 80040c0:	240003bc 	.word	0x240003bc
 80040c4:	240003c0 	.word	0x240003c0
 80040c8:	240004c4 	.word	0x240004c4

080040cc <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80040cc:	b580      	push	{r7, lr}
 80040ce:	b086      	sub	sp, #24
 80040d0:	af00      	add	r7, sp, #0
 80040d2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80040d8:	2300      	movs	r3, #0
 80040da:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d06e      	beq.n	80041c0 <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80040e2:	4b3a      	ldr	r3, [pc, #232]	; (80041cc <xTaskPriorityDisinherit+0x100>)
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	693a      	ldr	r2, [r7, #16]
 80040e8:	429a      	cmp	r2, r3
 80040ea:	d00a      	beq.n	8004102 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 80040ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80040f0:	f383 8811 	msr	BASEPRI, r3
 80040f4:	f3bf 8f6f 	isb	sy
 80040f8:	f3bf 8f4f 	dsb	sy
 80040fc:	60fb      	str	r3, [r7, #12]
}
 80040fe:	bf00      	nop
 8004100:	e7fe      	b.n	8004100 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8004102:	693b      	ldr	r3, [r7, #16]
 8004104:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004106:	2b00      	cmp	r3, #0
 8004108:	d10a      	bne.n	8004120 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800410a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800410e:	f383 8811 	msr	BASEPRI, r3
 8004112:	f3bf 8f6f 	isb	sy
 8004116:	f3bf 8f4f 	dsb	sy
 800411a:	60bb      	str	r3, [r7, #8]
}
 800411c:	bf00      	nop
 800411e:	e7fe      	b.n	800411e <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8004120:	693b      	ldr	r3, [r7, #16]
 8004122:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004124:	1e5a      	subs	r2, r3, #1
 8004126:	693b      	ldr	r3, [r7, #16]
 8004128:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800412a:	693b      	ldr	r3, [r7, #16]
 800412c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800412e:	693b      	ldr	r3, [r7, #16]
 8004130:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004132:	429a      	cmp	r2, r3
 8004134:	d044      	beq.n	80041c0 <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8004136:	693b      	ldr	r3, [r7, #16]
 8004138:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800413a:	2b00      	cmp	r3, #0
 800413c:	d140      	bne.n	80041c0 <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800413e:	693b      	ldr	r3, [r7, #16]
 8004140:	3304      	adds	r3, #4
 8004142:	4618      	mov	r0, r3
 8004144:	f7fe fcb7 	bl	8002ab6 <uxListRemove>
 8004148:	4603      	mov	r3, r0
 800414a:	2b00      	cmp	r3, #0
 800414c:	d115      	bne.n	800417a <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800414e:	693b      	ldr	r3, [r7, #16]
 8004150:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004152:	491f      	ldr	r1, [pc, #124]	; (80041d0 <xTaskPriorityDisinherit+0x104>)
 8004154:	4613      	mov	r3, r2
 8004156:	009b      	lsls	r3, r3, #2
 8004158:	4413      	add	r3, r2
 800415a:	009b      	lsls	r3, r3, #2
 800415c:	440b      	add	r3, r1
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	2b00      	cmp	r3, #0
 8004162:	d10a      	bne.n	800417a <xTaskPriorityDisinherit+0xae>
 8004164:	693b      	ldr	r3, [r7, #16]
 8004166:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004168:	2201      	movs	r2, #1
 800416a:	fa02 f303 	lsl.w	r3, r2, r3
 800416e:	43da      	mvns	r2, r3
 8004170:	4b18      	ldr	r3, [pc, #96]	; (80041d4 <xTaskPriorityDisinherit+0x108>)
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	4013      	ands	r3, r2
 8004176:	4a17      	ldr	r2, [pc, #92]	; (80041d4 <xTaskPriorityDisinherit+0x108>)
 8004178:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800417a:	693b      	ldr	r3, [r7, #16]
 800417c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800417e:	693b      	ldr	r3, [r7, #16]
 8004180:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004182:	693b      	ldr	r3, [r7, #16]
 8004184:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004186:	f1c3 0207 	rsb	r2, r3, #7
 800418a:	693b      	ldr	r3, [r7, #16]
 800418c:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800418e:	693b      	ldr	r3, [r7, #16]
 8004190:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004192:	2201      	movs	r2, #1
 8004194:	409a      	lsls	r2, r3
 8004196:	4b0f      	ldr	r3, [pc, #60]	; (80041d4 <xTaskPriorityDisinherit+0x108>)
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	4313      	orrs	r3, r2
 800419c:	4a0d      	ldr	r2, [pc, #52]	; (80041d4 <xTaskPriorityDisinherit+0x108>)
 800419e:	6013      	str	r3, [r2, #0]
 80041a0:	693b      	ldr	r3, [r7, #16]
 80041a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80041a4:	4613      	mov	r3, r2
 80041a6:	009b      	lsls	r3, r3, #2
 80041a8:	4413      	add	r3, r2
 80041aa:	009b      	lsls	r3, r3, #2
 80041ac:	4a08      	ldr	r2, [pc, #32]	; (80041d0 <xTaskPriorityDisinherit+0x104>)
 80041ae:	441a      	add	r2, r3
 80041b0:	693b      	ldr	r3, [r7, #16]
 80041b2:	3304      	adds	r3, #4
 80041b4:	4619      	mov	r1, r3
 80041b6:	4610      	mov	r0, r2
 80041b8:	f7fe fc20 	bl	80029fc <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80041bc:	2301      	movs	r3, #1
 80041be:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80041c0:	697b      	ldr	r3, [r7, #20]
	}
 80041c2:	4618      	mov	r0, r3
 80041c4:	3718      	adds	r7, #24
 80041c6:	46bd      	mov	sp, r7
 80041c8:	bd80      	pop	{r7, pc}
 80041ca:	bf00      	nop
 80041cc:	240003bc 	.word	0x240003bc
 80041d0:	240003c0 	.word	0x240003c0
 80041d4:	240004c4 	.word	0x240004c4

080041d8 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 80041d8:	b580      	push	{r7, lr}
 80041da:	b088      	sub	sp, #32
 80041dc:	af00      	add	r7, sp, #0
 80041de:	6078      	str	r0, [r7, #4]
 80041e0:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 80041e6:	2301      	movs	r3, #1
 80041e8:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d077      	beq.n	80042e0 <vTaskPriorityDisinheritAfterTimeout+0x108>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 80041f0:	69bb      	ldr	r3, [r7, #24]
 80041f2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d10a      	bne.n	800420e <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 80041f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041fc:	f383 8811 	msr	BASEPRI, r3
 8004200:	f3bf 8f6f 	isb	sy
 8004204:	f3bf 8f4f 	dsb	sy
 8004208:	60fb      	str	r3, [r7, #12]
}
 800420a:	bf00      	nop
 800420c:	e7fe      	b.n	800420c <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800420e:	69bb      	ldr	r3, [r7, #24]
 8004210:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004212:	683a      	ldr	r2, [r7, #0]
 8004214:	429a      	cmp	r2, r3
 8004216:	d902      	bls.n	800421e <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8004218:	683b      	ldr	r3, [r7, #0]
 800421a:	61fb      	str	r3, [r7, #28]
 800421c:	e002      	b.n	8004224 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800421e:	69bb      	ldr	r3, [r7, #24]
 8004220:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004222:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8004224:	69bb      	ldr	r3, [r7, #24]
 8004226:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004228:	69fa      	ldr	r2, [r7, #28]
 800422a:	429a      	cmp	r2, r3
 800422c:	d058      	beq.n	80042e0 <vTaskPriorityDisinheritAfterTimeout+0x108>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800422e:	69bb      	ldr	r3, [r7, #24]
 8004230:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004232:	697a      	ldr	r2, [r7, #20]
 8004234:	429a      	cmp	r2, r3
 8004236:	d153      	bne.n	80042e0 <vTaskPriorityDisinheritAfterTimeout+0x108>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8004238:	4b2b      	ldr	r3, [pc, #172]	; (80042e8 <vTaskPriorityDisinheritAfterTimeout+0x110>)
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	69ba      	ldr	r2, [r7, #24]
 800423e:	429a      	cmp	r2, r3
 8004240:	d10a      	bne.n	8004258 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 8004242:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004246:	f383 8811 	msr	BASEPRI, r3
 800424a:	f3bf 8f6f 	isb	sy
 800424e:	f3bf 8f4f 	dsb	sy
 8004252:	60bb      	str	r3, [r7, #8]
}
 8004254:	bf00      	nop
 8004256:	e7fe      	b.n	8004256 <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8004258:	69bb      	ldr	r3, [r7, #24]
 800425a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800425c:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800425e:	69bb      	ldr	r3, [r7, #24]
 8004260:	69fa      	ldr	r2, [r7, #28]
 8004262:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8004264:	69bb      	ldr	r3, [r7, #24]
 8004266:	699b      	ldr	r3, [r3, #24]
 8004268:	2b00      	cmp	r3, #0
 800426a:	db04      	blt.n	8004276 <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800426c:	69fb      	ldr	r3, [r7, #28]
 800426e:	f1c3 0207 	rsb	r2, r3, #7
 8004272:	69bb      	ldr	r3, [r7, #24]
 8004274:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8004276:	69bb      	ldr	r3, [r7, #24]
 8004278:	6959      	ldr	r1, [r3, #20]
 800427a:	693a      	ldr	r2, [r7, #16]
 800427c:	4613      	mov	r3, r2
 800427e:	009b      	lsls	r3, r3, #2
 8004280:	4413      	add	r3, r2
 8004282:	009b      	lsls	r3, r3, #2
 8004284:	4a19      	ldr	r2, [pc, #100]	; (80042ec <vTaskPriorityDisinheritAfterTimeout+0x114>)
 8004286:	4413      	add	r3, r2
 8004288:	4299      	cmp	r1, r3
 800428a:	d129      	bne.n	80042e0 <vTaskPriorityDisinheritAfterTimeout+0x108>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800428c:	69bb      	ldr	r3, [r7, #24]
 800428e:	3304      	adds	r3, #4
 8004290:	4618      	mov	r0, r3
 8004292:	f7fe fc10 	bl	8002ab6 <uxListRemove>
 8004296:	4603      	mov	r3, r0
 8004298:	2b00      	cmp	r3, #0
 800429a:	d10a      	bne.n	80042b2 <vTaskPriorityDisinheritAfterTimeout+0xda>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 800429c:	69bb      	ldr	r3, [r7, #24]
 800429e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042a0:	2201      	movs	r2, #1
 80042a2:	fa02 f303 	lsl.w	r3, r2, r3
 80042a6:	43da      	mvns	r2, r3
 80042a8:	4b11      	ldr	r3, [pc, #68]	; (80042f0 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	4013      	ands	r3, r2
 80042ae:	4a10      	ldr	r2, [pc, #64]	; (80042f0 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 80042b0:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80042b2:	69bb      	ldr	r3, [r7, #24]
 80042b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042b6:	2201      	movs	r2, #1
 80042b8:	409a      	lsls	r2, r3
 80042ba:	4b0d      	ldr	r3, [pc, #52]	; (80042f0 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	4313      	orrs	r3, r2
 80042c0:	4a0b      	ldr	r2, [pc, #44]	; (80042f0 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 80042c2:	6013      	str	r3, [r2, #0]
 80042c4:	69bb      	ldr	r3, [r7, #24]
 80042c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80042c8:	4613      	mov	r3, r2
 80042ca:	009b      	lsls	r3, r3, #2
 80042cc:	4413      	add	r3, r2
 80042ce:	009b      	lsls	r3, r3, #2
 80042d0:	4a06      	ldr	r2, [pc, #24]	; (80042ec <vTaskPriorityDisinheritAfterTimeout+0x114>)
 80042d2:	441a      	add	r2, r3
 80042d4:	69bb      	ldr	r3, [r7, #24]
 80042d6:	3304      	adds	r3, #4
 80042d8:	4619      	mov	r1, r3
 80042da:	4610      	mov	r0, r2
 80042dc:	f7fe fb8e 	bl	80029fc <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80042e0:	bf00      	nop
 80042e2:	3720      	adds	r7, #32
 80042e4:	46bd      	mov	sp, r7
 80042e6:	bd80      	pop	{r7, pc}
 80042e8:	240003bc 	.word	0x240003bc
 80042ec:	240003c0 	.word	0x240003c0
 80042f0:	240004c4 	.word	0x240004c4

080042f4 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 80042f4:	b480      	push	{r7}
 80042f6:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 80042f8:	4b07      	ldr	r3, [pc, #28]	; (8004318 <pvTaskIncrementMutexHeldCount+0x24>)
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d004      	beq.n	800430a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8004300:	4b05      	ldr	r3, [pc, #20]	; (8004318 <pvTaskIncrementMutexHeldCount+0x24>)
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004306:	3201      	adds	r2, #1
 8004308:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 800430a:	4b03      	ldr	r3, [pc, #12]	; (8004318 <pvTaskIncrementMutexHeldCount+0x24>)
 800430c:	681b      	ldr	r3, [r3, #0]
	}
 800430e:	4618      	mov	r0, r3
 8004310:	46bd      	mov	sp, r7
 8004312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004316:	4770      	bx	lr
 8004318:	240003bc 	.word	0x240003bc

0800431c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800431c:	b580      	push	{r7, lr}
 800431e:	b084      	sub	sp, #16
 8004320:	af00      	add	r7, sp, #0
 8004322:	6078      	str	r0, [r7, #4]
 8004324:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8004326:	4b29      	ldr	r3, [pc, #164]	; (80043cc <prvAddCurrentTaskToDelayedList+0xb0>)
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800432c:	4b28      	ldr	r3, [pc, #160]	; (80043d0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	3304      	adds	r3, #4
 8004332:	4618      	mov	r0, r3
 8004334:	f7fe fbbf 	bl	8002ab6 <uxListRemove>
 8004338:	4603      	mov	r3, r0
 800433a:	2b00      	cmp	r3, #0
 800433c:	d10b      	bne.n	8004356 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800433e:	4b24      	ldr	r3, [pc, #144]	; (80043d0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004344:	2201      	movs	r2, #1
 8004346:	fa02 f303 	lsl.w	r3, r2, r3
 800434a:	43da      	mvns	r2, r3
 800434c:	4b21      	ldr	r3, [pc, #132]	; (80043d4 <prvAddCurrentTaskToDelayedList+0xb8>)
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	4013      	ands	r3, r2
 8004352:	4a20      	ldr	r2, [pc, #128]	; (80043d4 <prvAddCurrentTaskToDelayedList+0xb8>)
 8004354:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	f1b3 3fff 	cmp.w	r3, #4294967295
 800435c:	d10a      	bne.n	8004374 <prvAddCurrentTaskToDelayedList+0x58>
 800435e:	683b      	ldr	r3, [r7, #0]
 8004360:	2b00      	cmp	r3, #0
 8004362:	d007      	beq.n	8004374 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004364:	4b1a      	ldr	r3, [pc, #104]	; (80043d0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	3304      	adds	r3, #4
 800436a:	4619      	mov	r1, r3
 800436c:	481a      	ldr	r0, [pc, #104]	; (80043d8 <prvAddCurrentTaskToDelayedList+0xbc>)
 800436e:	f7fe fb45 	bl	80029fc <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8004372:	e026      	b.n	80043c2 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8004374:	68fa      	ldr	r2, [r7, #12]
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	4413      	add	r3, r2
 800437a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800437c:	4b14      	ldr	r3, [pc, #80]	; (80043d0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	68ba      	ldr	r2, [r7, #8]
 8004382:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8004384:	68ba      	ldr	r2, [r7, #8]
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	429a      	cmp	r2, r3
 800438a:	d209      	bcs.n	80043a0 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800438c:	4b13      	ldr	r3, [pc, #76]	; (80043dc <prvAddCurrentTaskToDelayedList+0xc0>)
 800438e:	681a      	ldr	r2, [r3, #0]
 8004390:	4b0f      	ldr	r3, [pc, #60]	; (80043d0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	3304      	adds	r3, #4
 8004396:	4619      	mov	r1, r3
 8004398:	4610      	mov	r0, r2
 800439a:	f7fe fb53 	bl	8002a44 <vListInsert>
}
 800439e:	e010      	b.n	80043c2 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80043a0:	4b0f      	ldr	r3, [pc, #60]	; (80043e0 <prvAddCurrentTaskToDelayedList+0xc4>)
 80043a2:	681a      	ldr	r2, [r3, #0]
 80043a4:	4b0a      	ldr	r3, [pc, #40]	; (80043d0 <prvAddCurrentTaskToDelayedList+0xb4>)
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	3304      	adds	r3, #4
 80043aa:	4619      	mov	r1, r3
 80043ac:	4610      	mov	r0, r2
 80043ae:	f7fe fb49 	bl	8002a44 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80043b2:	4b0c      	ldr	r3, [pc, #48]	; (80043e4 <prvAddCurrentTaskToDelayedList+0xc8>)
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	68ba      	ldr	r2, [r7, #8]
 80043b8:	429a      	cmp	r2, r3
 80043ba:	d202      	bcs.n	80043c2 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 80043bc:	4a09      	ldr	r2, [pc, #36]	; (80043e4 <prvAddCurrentTaskToDelayedList+0xc8>)
 80043be:	68bb      	ldr	r3, [r7, #8]
 80043c0:	6013      	str	r3, [r2, #0]
}
 80043c2:	bf00      	nop
 80043c4:	3710      	adds	r7, #16
 80043c6:	46bd      	mov	sp, r7
 80043c8:	bd80      	pop	{r7, pc}
 80043ca:	bf00      	nop
 80043cc:	240004c0 	.word	0x240004c0
 80043d0:	240003bc 	.word	0x240003bc
 80043d4:	240004c4 	.word	0x240004c4
 80043d8:	240004a8 	.word	0x240004a8
 80043dc:	24000478 	.word	0x24000478
 80043e0:	24000474 	.word	0x24000474
 80043e4:	240004dc 	.word	0x240004dc

080043e8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80043e8:	b480      	push	{r7}
 80043ea:	b085      	sub	sp, #20
 80043ec:	af00      	add	r7, sp, #0
 80043ee:	60f8      	str	r0, [r7, #12]
 80043f0:	60b9      	str	r1, [r7, #8]
 80043f2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	3b04      	subs	r3, #4
 80043f8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004400:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	3b04      	subs	r3, #4
 8004406:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8004408:	68bb      	ldr	r3, [r7, #8]
 800440a:	f023 0201 	bic.w	r2, r3, #1
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	3b04      	subs	r3, #4
 8004416:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004418:	4a0c      	ldr	r2, [pc, #48]	; (800444c <pxPortInitialiseStack+0x64>)
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	3b14      	subs	r3, #20
 8004422:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8004424:	687a      	ldr	r2, [r7, #4]
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	3b04      	subs	r3, #4
 800442e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	f06f 0202 	mvn.w	r2, #2
 8004436:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	3b20      	subs	r3, #32
 800443c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800443e:	68fb      	ldr	r3, [r7, #12]
}
 8004440:	4618      	mov	r0, r3
 8004442:	3714      	adds	r7, #20
 8004444:	46bd      	mov	sp, r7
 8004446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800444a:	4770      	bx	lr
 800444c:	08004451 	.word	0x08004451

08004450 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004450:	b480      	push	{r7}
 8004452:	b085      	sub	sp, #20
 8004454:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8004456:	2300      	movs	r3, #0
 8004458:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800445a:	4b12      	ldr	r3, [pc, #72]	; (80044a4 <prvTaskExitError+0x54>)
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004462:	d00a      	beq.n	800447a <prvTaskExitError+0x2a>
	__asm volatile
 8004464:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004468:	f383 8811 	msr	BASEPRI, r3
 800446c:	f3bf 8f6f 	isb	sy
 8004470:	f3bf 8f4f 	dsb	sy
 8004474:	60fb      	str	r3, [r7, #12]
}
 8004476:	bf00      	nop
 8004478:	e7fe      	b.n	8004478 <prvTaskExitError+0x28>
	__asm volatile
 800447a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800447e:	f383 8811 	msr	BASEPRI, r3
 8004482:	f3bf 8f6f 	isb	sy
 8004486:	f3bf 8f4f 	dsb	sy
 800448a:	60bb      	str	r3, [r7, #8]
}
 800448c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800448e:	bf00      	nop
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	2b00      	cmp	r3, #0
 8004494:	d0fc      	beq.n	8004490 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8004496:	bf00      	nop
 8004498:	bf00      	nop
 800449a:	3714      	adds	r7, #20
 800449c:	46bd      	mov	sp, r7
 800449e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044a2:	4770      	bx	lr
 80044a4:	24000010 	.word	0x24000010
	...

080044b0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80044b0:	4b07      	ldr	r3, [pc, #28]	; (80044d0 <pxCurrentTCBConst2>)
 80044b2:	6819      	ldr	r1, [r3, #0]
 80044b4:	6808      	ldr	r0, [r1, #0]
 80044b6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80044ba:	f380 8809 	msr	PSP, r0
 80044be:	f3bf 8f6f 	isb	sy
 80044c2:	f04f 0000 	mov.w	r0, #0
 80044c6:	f380 8811 	msr	BASEPRI, r0
 80044ca:	4770      	bx	lr
 80044cc:	f3af 8000 	nop.w

080044d0 <pxCurrentTCBConst2>:
 80044d0:	240003bc 	.word	0x240003bc
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80044d4:	bf00      	nop
 80044d6:	bf00      	nop

080044d8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80044d8:	4808      	ldr	r0, [pc, #32]	; (80044fc <prvPortStartFirstTask+0x24>)
 80044da:	6800      	ldr	r0, [r0, #0]
 80044dc:	6800      	ldr	r0, [r0, #0]
 80044de:	f380 8808 	msr	MSP, r0
 80044e2:	f04f 0000 	mov.w	r0, #0
 80044e6:	f380 8814 	msr	CONTROL, r0
 80044ea:	b662      	cpsie	i
 80044ec:	b661      	cpsie	f
 80044ee:	f3bf 8f4f 	dsb	sy
 80044f2:	f3bf 8f6f 	isb	sy
 80044f6:	df00      	svc	0
 80044f8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80044fa:	bf00      	nop
 80044fc:	e000ed08 	.word	0xe000ed08

08004500 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004500:	b580      	push	{r7, lr}
 8004502:	b086      	sub	sp, #24
 8004504:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8004506:	4b46      	ldr	r3, [pc, #280]	; (8004620 <xPortStartScheduler+0x120>)
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	4a46      	ldr	r2, [pc, #280]	; (8004624 <xPortStartScheduler+0x124>)
 800450c:	4293      	cmp	r3, r2
 800450e:	d10a      	bne.n	8004526 <xPortStartScheduler+0x26>
	__asm volatile
 8004510:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004514:	f383 8811 	msr	BASEPRI, r3
 8004518:	f3bf 8f6f 	isb	sy
 800451c:	f3bf 8f4f 	dsb	sy
 8004520:	613b      	str	r3, [r7, #16]
}
 8004522:	bf00      	nop
 8004524:	e7fe      	b.n	8004524 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8004526:	4b3e      	ldr	r3, [pc, #248]	; (8004620 <xPortStartScheduler+0x120>)
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	4a3f      	ldr	r2, [pc, #252]	; (8004628 <xPortStartScheduler+0x128>)
 800452c:	4293      	cmp	r3, r2
 800452e:	d10a      	bne.n	8004546 <xPortStartScheduler+0x46>
	__asm volatile
 8004530:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004534:	f383 8811 	msr	BASEPRI, r3
 8004538:	f3bf 8f6f 	isb	sy
 800453c:	f3bf 8f4f 	dsb	sy
 8004540:	60fb      	str	r3, [r7, #12]
}
 8004542:	bf00      	nop
 8004544:	e7fe      	b.n	8004544 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8004546:	4b39      	ldr	r3, [pc, #228]	; (800462c <xPortStartScheduler+0x12c>)
 8004548:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800454a:	697b      	ldr	r3, [r7, #20]
 800454c:	781b      	ldrb	r3, [r3, #0]
 800454e:	b2db      	uxtb	r3, r3
 8004550:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004552:	697b      	ldr	r3, [r7, #20]
 8004554:	22ff      	movs	r2, #255	; 0xff
 8004556:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004558:	697b      	ldr	r3, [r7, #20]
 800455a:	781b      	ldrb	r3, [r3, #0]
 800455c:	b2db      	uxtb	r3, r3
 800455e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004560:	78fb      	ldrb	r3, [r7, #3]
 8004562:	b2db      	uxtb	r3, r3
 8004564:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004568:	b2da      	uxtb	r2, r3
 800456a:	4b31      	ldr	r3, [pc, #196]	; (8004630 <xPortStartScheduler+0x130>)
 800456c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800456e:	4b31      	ldr	r3, [pc, #196]	; (8004634 <xPortStartScheduler+0x134>)
 8004570:	2207      	movs	r2, #7
 8004572:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004574:	e009      	b.n	800458a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8004576:	4b2f      	ldr	r3, [pc, #188]	; (8004634 <xPortStartScheduler+0x134>)
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	3b01      	subs	r3, #1
 800457c:	4a2d      	ldr	r2, [pc, #180]	; (8004634 <xPortStartScheduler+0x134>)
 800457e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004580:	78fb      	ldrb	r3, [r7, #3]
 8004582:	b2db      	uxtb	r3, r3
 8004584:	005b      	lsls	r3, r3, #1
 8004586:	b2db      	uxtb	r3, r3
 8004588:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800458a:	78fb      	ldrb	r3, [r7, #3]
 800458c:	b2db      	uxtb	r3, r3
 800458e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004592:	2b80      	cmp	r3, #128	; 0x80
 8004594:	d0ef      	beq.n	8004576 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8004596:	4b27      	ldr	r3, [pc, #156]	; (8004634 <xPortStartScheduler+0x134>)
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	f1c3 0307 	rsb	r3, r3, #7
 800459e:	2b04      	cmp	r3, #4
 80045a0:	d00a      	beq.n	80045b8 <xPortStartScheduler+0xb8>
	__asm volatile
 80045a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045a6:	f383 8811 	msr	BASEPRI, r3
 80045aa:	f3bf 8f6f 	isb	sy
 80045ae:	f3bf 8f4f 	dsb	sy
 80045b2:	60bb      	str	r3, [r7, #8]
}
 80045b4:	bf00      	nop
 80045b6:	e7fe      	b.n	80045b6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80045b8:	4b1e      	ldr	r3, [pc, #120]	; (8004634 <xPortStartScheduler+0x134>)
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	021b      	lsls	r3, r3, #8
 80045be:	4a1d      	ldr	r2, [pc, #116]	; (8004634 <xPortStartScheduler+0x134>)
 80045c0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80045c2:	4b1c      	ldr	r3, [pc, #112]	; (8004634 <xPortStartScheduler+0x134>)
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80045ca:	4a1a      	ldr	r2, [pc, #104]	; (8004634 <xPortStartScheduler+0x134>)
 80045cc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	b2da      	uxtb	r2, r3
 80045d2:	697b      	ldr	r3, [r7, #20]
 80045d4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80045d6:	4b18      	ldr	r3, [pc, #96]	; (8004638 <xPortStartScheduler+0x138>)
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	4a17      	ldr	r2, [pc, #92]	; (8004638 <xPortStartScheduler+0x138>)
 80045dc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80045e0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80045e2:	4b15      	ldr	r3, [pc, #84]	; (8004638 <xPortStartScheduler+0x138>)
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	4a14      	ldr	r2, [pc, #80]	; (8004638 <xPortStartScheduler+0x138>)
 80045e8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80045ec:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80045ee:	f000 f8dd 	bl	80047ac <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80045f2:	4b12      	ldr	r3, [pc, #72]	; (800463c <xPortStartScheduler+0x13c>)
 80045f4:	2200      	movs	r2, #0
 80045f6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80045f8:	f000 f8fc 	bl	80047f4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80045fc:	4b10      	ldr	r3, [pc, #64]	; (8004640 <xPortStartScheduler+0x140>)
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	4a0f      	ldr	r2, [pc, #60]	; (8004640 <xPortStartScheduler+0x140>)
 8004602:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8004606:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8004608:	f7ff ff66 	bl	80044d8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800460c:	f7ff fa84 	bl	8003b18 <vTaskSwitchContext>
	prvTaskExitError();
 8004610:	f7ff ff1e 	bl	8004450 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8004614:	2300      	movs	r3, #0
}
 8004616:	4618      	mov	r0, r3
 8004618:	3718      	adds	r7, #24
 800461a:	46bd      	mov	sp, r7
 800461c:	bd80      	pop	{r7, pc}
 800461e:	bf00      	nop
 8004620:	e000ed00 	.word	0xe000ed00
 8004624:	410fc271 	.word	0x410fc271
 8004628:	410fc270 	.word	0x410fc270
 800462c:	e000e400 	.word	0xe000e400
 8004630:	240004e8 	.word	0x240004e8
 8004634:	240004ec 	.word	0x240004ec
 8004638:	e000ed20 	.word	0xe000ed20
 800463c:	24000010 	.word	0x24000010
 8004640:	e000ef34 	.word	0xe000ef34

08004644 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004644:	b480      	push	{r7}
 8004646:	b083      	sub	sp, #12
 8004648:	af00      	add	r7, sp, #0
	__asm volatile
 800464a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800464e:	f383 8811 	msr	BASEPRI, r3
 8004652:	f3bf 8f6f 	isb	sy
 8004656:	f3bf 8f4f 	dsb	sy
 800465a:	607b      	str	r3, [r7, #4]
}
 800465c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800465e:	4b0f      	ldr	r3, [pc, #60]	; (800469c <vPortEnterCritical+0x58>)
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	3301      	adds	r3, #1
 8004664:	4a0d      	ldr	r2, [pc, #52]	; (800469c <vPortEnterCritical+0x58>)
 8004666:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8004668:	4b0c      	ldr	r3, [pc, #48]	; (800469c <vPortEnterCritical+0x58>)
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	2b01      	cmp	r3, #1
 800466e:	d10f      	bne.n	8004690 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004670:	4b0b      	ldr	r3, [pc, #44]	; (80046a0 <vPortEnterCritical+0x5c>)
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	b2db      	uxtb	r3, r3
 8004676:	2b00      	cmp	r3, #0
 8004678:	d00a      	beq.n	8004690 <vPortEnterCritical+0x4c>
	__asm volatile
 800467a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800467e:	f383 8811 	msr	BASEPRI, r3
 8004682:	f3bf 8f6f 	isb	sy
 8004686:	f3bf 8f4f 	dsb	sy
 800468a:	603b      	str	r3, [r7, #0]
}
 800468c:	bf00      	nop
 800468e:	e7fe      	b.n	800468e <vPortEnterCritical+0x4a>
	}
}
 8004690:	bf00      	nop
 8004692:	370c      	adds	r7, #12
 8004694:	46bd      	mov	sp, r7
 8004696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800469a:	4770      	bx	lr
 800469c:	24000010 	.word	0x24000010
 80046a0:	e000ed04 	.word	0xe000ed04

080046a4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80046a4:	b480      	push	{r7}
 80046a6:	b083      	sub	sp, #12
 80046a8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80046aa:	4b12      	ldr	r3, [pc, #72]	; (80046f4 <vPortExitCritical+0x50>)
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d10a      	bne.n	80046c8 <vPortExitCritical+0x24>
	__asm volatile
 80046b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046b6:	f383 8811 	msr	BASEPRI, r3
 80046ba:	f3bf 8f6f 	isb	sy
 80046be:	f3bf 8f4f 	dsb	sy
 80046c2:	607b      	str	r3, [r7, #4]
}
 80046c4:	bf00      	nop
 80046c6:	e7fe      	b.n	80046c6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80046c8:	4b0a      	ldr	r3, [pc, #40]	; (80046f4 <vPortExitCritical+0x50>)
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	3b01      	subs	r3, #1
 80046ce:	4a09      	ldr	r2, [pc, #36]	; (80046f4 <vPortExitCritical+0x50>)
 80046d0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80046d2:	4b08      	ldr	r3, [pc, #32]	; (80046f4 <vPortExitCritical+0x50>)
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d105      	bne.n	80046e6 <vPortExitCritical+0x42>
 80046da:	2300      	movs	r3, #0
 80046dc:	603b      	str	r3, [r7, #0]
	__asm volatile
 80046de:	683b      	ldr	r3, [r7, #0]
 80046e0:	f383 8811 	msr	BASEPRI, r3
}
 80046e4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80046e6:	bf00      	nop
 80046e8:	370c      	adds	r7, #12
 80046ea:	46bd      	mov	sp, r7
 80046ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f0:	4770      	bx	lr
 80046f2:	bf00      	nop
 80046f4:	24000010 	.word	0x24000010
	...

08004700 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004700:	f3ef 8009 	mrs	r0, PSP
 8004704:	f3bf 8f6f 	isb	sy
 8004708:	4b15      	ldr	r3, [pc, #84]	; (8004760 <pxCurrentTCBConst>)
 800470a:	681a      	ldr	r2, [r3, #0]
 800470c:	f01e 0f10 	tst.w	lr, #16
 8004710:	bf08      	it	eq
 8004712:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004716:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800471a:	6010      	str	r0, [r2, #0]
 800471c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004720:	f04f 0050 	mov.w	r0, #80	; 0x50
 8004724:	f380 8811 	msr	BASEPRI, r0
 8004728:	f3bf 8f4f 	dsb	sy
 800472c:	f3bf 8f6f 	isb	sy
 8004730:	f7ff f9f2 	bl	8003b18 <vTaskSwitchContext>
 8004734:	f04f 0000 	mov.w	r0, #0
 8004738:	f380 8811 	msr	BASEPRI, r0
 800473c:	bc09      	pop	{r0, r3}
 800473e:	6819      	ldr	r1, [r3, #0]
 8004740:	6808      	ldr	r0, [r1, #0]
 8004742:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004746:	f01e 0f10 	tst.w	lr, #16
 800474a:	bf08      	it	eq
 800474c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004750:	f380 8809 	msr	PSP, r0
 8004754:	f3bf 8f6f 	isb	sy
 8004758:	4770      	bx	lr
 800475a:	bf00      	nop
 800475c:	f3af 8000 	nop.w

08004760 <pxCurrentTCBConst>:
 8004760:	240003bc 	.word	0x240003bc
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004764:	bf00      	nop
 8004766:	bf00      	nop

08004768 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004768:	b580      	push	{r7, lr}
 800476a:	b082      	sub	sp, #8
 800476c:	af00      	add	r7, sp, #0
	__asm volatile
 800476e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004772:	f383 8811 	msr	BASEPRI, r3
 8004776:	f3bf 8f6f 	isb	sy
 800477a:	f3bf 8f4f 	dsb	sy
 800477e:	607b      	str	r3, [r7, #4]
}
 8004780:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004782:	f7ff f911 	bl	80039a8 <xTaskIncrementTick>
 8004786:	4603      	mov	r3, r0
 8004788:	2b00      	cmp	r3, #0
 800478a:	d003      	beq.n	8004794 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800478c:	4b06      	ldr	r3, [pc, #24]	; (80047a8 <SysTick_Handler+0x40>)
 800478e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004792:	601a      	str	r2, [r3, #0]
 8004794:	2300      	movs	r3, #0
 8004796:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004798:	683b      	ldr	r3, [r7, #0]
 800479a:	f383 8811 	msr	BASEPRI, r3
}
 800479e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80047a0:	bf00      	nop
 80047a2:	3708      	adds	r7, #8
 80047a4:	46bd      	mov	sp, r7
 80047a6:	bd80      	pop	{r7, pc}
 80047a8:	e000ed04 	.word	0xe000ed04

080047ac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80047ac:	b480      	push	{r7}
 80047ae:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80047b0:	4b0b      	ldr	r3, [pc, #44]	; (80047e0 <vPortSetupTimerInterrupt+0x34>)
 80047b2:	2200      	movs	r2, #0
 80047b4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80047b6:	4b0b      	ldr	r3, [pc, #44]	; (80047e4 <vPortSetupTimerInterrupt+0x38>)
 80047b8:	2200      	movs	r2, #0
 80047ba:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80047bc:	4b0a      	ldr	r3, [pc, #40]	; (80047e8 <vPortSetupTimerInterrupt+0x3c>)
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	4a0a      	ldr	r2, [pc, #40]	; (80047ec <vPortSetupTimerInterrupt+0x40>)
 80047c2:	fba2 2303 	umull	r2, r3, r2, r3
 80047c6:	099b      	lsrs	r3, r3, #6
 80047c8:	4a09      	ldr	r2, [pc, #36]	; (80047f0 <vPortSetupTimerInterrupt+0x44>)
 80047ca:	3b01      	subs	r3, #1
 80047cc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80047ce:	4b04      	ldr	r3, [pc, #16]	; (80047e0 <vPortSetupTimerInterrupt+0x34>)
 80047d0:	2207      	movs	r2, #7
 80047d2:	601a      	str	r2, [r3, #0]
}
 80047d4:	bf00      	nop
 80047d6:	46bd      	mov	sp, r7
 80047d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047dc:	4770      	bx	lr
 80047de:	bf00      	nop
 80047e0:	e000e010 	.word	0xe000e010
 80047e4:	e000e018 	.word	0xe000e018
 80047e8:	24000000 	.word	0x24000000
 80047ec:	10624dd3 	.word	0x10624dd3
 80047f0:	e000e014 	.word	0xe000e014

080047f4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80047f4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8004804 <vPortEnableVFP+0x10>
 80047f8:	6801      	ldr	r1, [r0, #0]
 80047fa:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80047fe:	6001      	str	r1, [r0, #0]
 8004800:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8004802:	bf00      	nop
 8004804:	e000ed88 	.word	0xe000ed88

08004808 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8004808:	b480      	push	{r7}
 800480a:	b085      	sub	sp, #20
 800480c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800480e:	f3ef 8305 	mrs	r3, IPSR
 8004812:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	2b0f      	cmp	r3, #15
 8004818:	d914      	bls.n	8004844 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800481a:	4a17      	ldr	r2, [pc, #92]	; (8004878 <vPortValidateInterruptPriority+0x70>)
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	4413      	add	r3, r2
 8004820:	781b      	ldrb	r3, [r3, #0]
 8004822:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8004824:	4b15      	ldr	r3, [pc, #84]	; (800487c <vPortValidateInterruptPriority+0x74>)
 8004826:	781b      	ldrb	r3, [r3, #0]
 8004828:	7afa      	ldrb	r2, [r7, #11]
 800482a:	429a      	cmp	r2, r3
 800482c:	d20a      	bcs.n	8004844 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800482e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004832:	f383 8811 	msr	BASEPRI, r3
 8004836:	f3bf 8f6f 	isb	sy
 800483a:	f3bf 8f4f 	dsb	sy
 800483e:	607b      	str	r3, [r7, #4]
}
 8004840:	bf00      	nop
 8004842:	e7fe      	b.n	8004842 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8004844:	4b0e      	ldr	r3, [pc, #56]	; (8004880 <vPortValidateInterruptPriority+0x78>)
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800484c:	4b0d      	ldr	r3, [pc, #52]	; (8004884 <vPortValidateInterruptPriority+0x7c>)
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	429a      	cmp	r2, r3
 8004852:	d90a      	bls.n	800486a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8004854:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004858:	f383 8811 	msr	BASEPRI, r3
 800485c:	f3bf 8f6f 	isb	sy
 8004860:	f3bf 8f4f 	dsb	sy
 8004864:	603b      	str	r3, [r7, #0]
}
 8004866:	bf00      	nop
 8004868:	e7fe      	b.n	8004868 <vPortValidateInterruptPriority+0x60>
	}
 800486a:	bf00      	nop
 800486c:	3714      	adds	r7, #20
 800486e:	46bd      	mov	sp, r7
 8004870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004874:	4770      	bx	lr
 8004876:	bf00      	nop
 8004878:	e000e3f0 	.word	0xe000e3f0
 800487c:	240004e8 	.word	0x240004e8
 8004880:	e000ed0c 	.word	0xe000ed0c
 8004884:	240004ec 	.word	0x240004ec

08004888 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8004888:	b580      	push	{r7, lr}
 800488a:	b08a      	sub	sp, #40	; 0x28
 800488c:	af00      	add	r7, sp, #0
 800488e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8004890:	2300      	movs	r3, #0
 8004892:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8004894:	f7fe ffde 	bl	8003854 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8004898:	4b5b      	ldr	r3, [pc, #364]	; (8004a08 <pvPortMalloc+0x180>)
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	2b00      	cmp	r3, #0
 800489e:	d101      	bne.n	80048a4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80048a0:	f000 f920 	bl	8004ae4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80048a4:	4b59      	ldr	r3, [pc, #356]	; (8004a0c <pvPortMalloc+0x184>)
 80048a6:	681a      	ldr	r2, [r3, #0]
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	4013      	ands	r3, r2
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	f040 8093 	bne.w	80049d8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d01d      	beq.n	80048f4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 80048b8:	2208      	movs	r2, #8
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	4413      	add	r3, r2
 80048be:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	f003 0307 	and.w	r3, r3, #7
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d014      	beq.n	80048f4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	f023 0307 	bic.w	r3, r3, #7
 80048d0:	3308      	adds	r3, #8
 80048d2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	f003 0307 	and.w	r3, r3, #7
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d00a      	beq.n	80048f4 <pvPortMalloc+0x6c>
	__asm volatile
 80048de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048e2:	f383 8811 	msr	BASEPRI, r3
 80048e6:	f3bf 8f6f 	isb	sy
 80048ea:	f3bf 8f4f 	dsb	sy
 80048ee:	617b      	str	r3, [r7, #20]
}
 80048f0:	bf00      	nop
 80048f2:	e7fe      	b.n	80048f2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d06e      	beq.n	80049d8 <pvPortMalloc+0x150>
 80048fa:	4b45      	ldr	r3, [pc, #276]	; (8004a10 <pvPortMalloc+0x188>)
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	687a      	ldr	r2, [r7, #4]
 8004900:	429a      	cmp	r2, r3
 8004902:	d869      	bhi.n	80049d8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8004904:	4b43      	ldr	r3, [pc, #268]	; (8004a14 <pvPortMalloc+0x18c>)
 8004906:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8004908:	4b42      	ldr	r3, [pc, #264]	; (8004a14 <pvPortMalloc+0x18c>)
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800490e:	e004      	b.n	800491a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8004910:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004912:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8004914:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800491a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800491c:	685b      	ldr	r3, [r3, #4]
 800491e:	687a      	ldr	r2, [r7, #4]
 8004920:	429a      	cmp	r2, r3
 8004922:	d903      	bls.n	800492c <pvPortMalloc+0xa4>
 8004924:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	2b00      	cmp	r3, #0
 800492a:	d1f1      	bne.n	8004910 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800492c:	4b36      	ldr	r3, [pc, #216]	; (8004a08 <pvPortMalloc+0x180>)
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004932:	429a      	cmp	r2, r3
 8004934:	d050      	beq.n	80049d8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004936:	6a3b      	ldr	r3, [r7, #32]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	2208      	movs	r2, #8
 800493c:	4413      	add	r3, r2
 800493e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004940:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004942:	681a      	ldr	r2, [r3, #0]
 8004944:	6a3b      	ldr	r3, [r7, #32]
 8004946:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004948:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800494a:	685a      	ldr	r2, [r3, #4]
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	1ad2      	subs	r2, r2, r3
 8004950:	2308      	movs	r3, #8
 8004952:	005b      	lsls	r3, r3, #1
 8004954:	429a      	cmp	r2, r3
 8004956:	d91f      	bls.n	8004998 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8004958:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	4413      	add	r3, r2
 800495e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004960:	69bb      	ldr	r3, [r7, #24]
 8004962:	f003 0307 	and.w	r3, r3, #7
 8004966:	2b00      	cmp	r3, #0
 8004968:	d00a      	beq.n	8004980 <pvPortMalloc+0xf8>
	__asm volatile
 800496a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800496e:	f383 8811 	msr	BASEPRI, r3
 8004972:	f3bf 8f6f 	isb	sy
 8004976:	f3bf 8f4f 	dsb	sy
 800497a:	613b      	str	r3, [r7, #16]
}
 800497c:	bf00      	nop
 800497e:	e7fe      	b.n	800497e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004980:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004982:	685a      	ldr	r2, [r3, #4]
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	1ad2      	subs	r2, r2, r3
 8004988:	69bb      	ldr	r3, [r7, #24]
 800498a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800498c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800498e:	687a      	ldr	r2, [r7, #4]
 8004990:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8004992:	69b8      	ldr	r0, [r7, #24]
 8004994:	f000 f908 	bl	8004ba8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004998:	4b1d      	ldr	r3, [pc, #116]	; (8004a10 <pvPortMalloc+0x188>)
 800499a:	681a      	ldr	r2, [r3, #0]
 800499c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800499e:	685b      	ldr	r3, [r3, #4]
 80049a0:	1ad3      	subs	r3, r2, r3
 80049a2:	4a1b      	ldr	r2, [pc, #108]	; (8004a10 <pvPortMalloc+0x188>)
 80049a4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80049a6:	4b1a      	ldr	r3, [pc, #104]	; (8004a10 <pvPortMalloc+0x188>)
 80049a8:	681a      	ldr	r2, [r3, #0]
 80049aa:	4b1b      	ldr	r3, [pc, #108]	; (8004a18 <pvPortMalloc+0x190>)
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	429a      	cmp	r2, r3
 80049b0:	d203      	bcs.n	80049ba <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80049b2:	4b17      	ldr	r3, [pc, #92]	; (8004a10 <pvPortMalloc+0x188>)
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	4a18      	ldr	r2, [pc, #96]	; (8004a18 <pvPortMalloc+0x190>)
 80049b8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80049ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049bc:	685a      	ldr	r2, [r3, #4]
 80049be:	4b13      	ldr	r3, [pc, #76]	; (8004a0c <pvPortMalloc+0x184>)
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	431a      	orrs	r2, r3
 80049c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049c6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80049c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049ca:	2200      	movs	r2, #0
 80049cc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80049ce:	4b13      	ldr	r3, [pc, #76]	; (8004a1c <pvPortMalloc+0x194>)
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	3301      	adds	r3, #1
 80049d4:	4a11      	ldr	r2, [pc, #68]	; (8004a1c <pvPortMalloc+0x194>)
 80049d6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80049d8:	f7fe ff4a 	bl	8003870 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80049dc:	69fb      	ldr	r3, [r7, #28]
 80049de:	f003 0307 	and.w	r3, r3, #7
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d00a      	beq.n	80049fc <pvPortMalloc+0x174>
	__asm volatile
 80049e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049ea:	f383 8811 	msr	BASEPRI, r3
 80049ee:	f3bf 8f6f 	isb	sy
 80049f2:	f3bf 8f4f 	dsb	sy
 80049f6:	60fb      	str	r3, [r7, #12]
}
 80049f8:	bf00      	nop
 80049fa:	e7fe      	b.n	80049fa <pvPortMalloc+0x172>
	return pvReturn;
 80049fc:	69fb      	ldr	r3, [r7, #28]
}
 80049fe:	4618      	mov	r0, r3
 8004a00:	3728      	adds	r7, #40	; 0x28
 8004a02:	46bd      	mov	sp, r7
 8004a04:	bd80      	pop	{r7, pc}
 8004a06:	bf00      	nop
 8004a08:	240040f8 	.word	0x240040f8
 8004a0c:	2400410c 	.word	0x2400410c
 8004a10:	240040fc 	.word	0x240040fc
 8004a14:	240040f0 	.word	0x240040f0
 8004a18:	24004100 	.word	0x24004100
 8004a1c:	24004104 	.word	0x24004104

08004a20 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8004a20:	b580      	push	{r7, lr}
 8004a22:	b086      	sub	sp, #24
 8004a24:	af00      	add	r7, sp, #0
 8004a26:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d04d      	beq.n	8004ace <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8004a32:	2308      	movs	r3, #8
 8004a34:	425b      	negs	r3, r3
 8004a36:	697a      	ldr	r2, [r7, #20]
 8004a38:	4413      	add	r3, r2
 8004a3a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8004a3c:	697b      	ldr	r3, [r7, #20]
 8004a3e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8004a40:	693b      	ldr	r3, [r7, #16]
 8004a42:	685a      	ldr	r2, [r3, #4]
 8004a44:	4b24      	ldr	r3, [pc, #144]	; (8004ad8 <vPortFree+0xb8>)
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	4013      	ands	r3, r2
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d10a      	bne.n	8004a64 <vPortFree+0x44>
	__asm volatile
 8004a4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a52:	f383 8811 	msr	BASEPRI, r3
 8004a56:	f3bf 8f6f 	isb	sy
 8004a5a:	f3bf 8f4f 	dsb	sy
 8004a5e:	60fb      	str	r3, [r7, #12]
}
 8004a60:	bf00      	nop
 8004a62:	e7fe      	b.n	8004a62 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8004a64:	693b      	ldr	r3, [r7, #16]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d00a      	beq.n	8004a82 <vPortFree+0x62>
	__asm volatile
 8004a6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a70:	f383 8811 	msr	BASEPRI, r3
 8004a74:	f3bf 8f6f 	isb	sy
 8004a78:	f3bf 8f4f 	dsb	sy
 8004a7c:	60bb      	str	r3, [r7, #8]
}
 8004a7e:	bf00      	nop
 8004a80:	e7fe      	b.n	8004a80 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8004a82:	693b      	ldr	r3, [r7, #16]
 8004a84:	685a      	ldr	r2, [r3, #4]
 8004a86:	4b14      	ldr	r3, [pc, #80]	; (8004ad8 <vPortFree+0xb8>)
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	4013      	ands	r3, r2
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d01e      	beq.n	8004ace <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8004a90:	693b      	ldr	r3, [r7, #16]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d11a      	bne.n	8004ace <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004a98:	693b      	ldr	r3, [r7, #16]
 8004a9a:	685a      	ldr	r2, [r3, #4]
 8004a9c:	4b0e      	ldr	r3, [pc, #56]	; (8004ad8 <vPortFree+0xb8>)
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	43db      	mvns	r3, r3
 8004aa2:	401a      	ands	r2, r3
 8004aa4:	693b      	ldr	r3, [r7, #16]
 8004aa6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8004aa8:	f7fe fed4 	bl	8003854 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8004aac:	693b      	ldr	r3, [r7, #16]
 8004aae:	685a      	ldr	r2, [r3, #4]
 8004ab0:	4b0a      	ldr	r3, [pc, #40]	; (8004adc <vPortFree+0xbc>)
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	4413      	add	r3, r2
 8004ab6:	4a09      	ldr	r2, [pc, #36]	; (8004adc <vPortFree+0xbc>)
 8004ab8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004aba:	6938      	ldr	r0, [r7, #16]
 8004abc:	f000 f874 	bl	8004ba8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8004ac0:	4b07      	ldr	r3, [pc, #28]	; (8004ae0 <vPortFree+0xc0>)
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	3301      	adds	r3, #1
 8004ac6:	4a06      	ldr	r2, [pc, #24]	; (8004ae0 <vPortFree+0xc0>)
 8004ac8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8004aca:	f7fe fed1 	bl	8003870 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8004ace:	bf00      	nop
 8004ad0:	3718      	adds	r7, #24
 8004ad2:	46bd      	mov	sp, r7
 8004ad4:	bd80      	pop	{r7, pc}
 8004ad6:	bf00      	nop
 8004ad8:	2400410c 	.word	0x2400410c
 8004adc:	240040fc 	.word	0x240040fc
 8004ae0:	24004108 	.word	0x24004108

08004ae4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8004ae4:	b480      	push	{r7}
 8004ae6:	b085      	sub	sp, #20
 8004ae8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8004aea:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8004aee:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8004af0:	4b27      	ldr	r3, [pc, #156]	; (8004b90 <prvHeapInit+0xac>)
 8004af2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	f003 0307 	and.w	r3, r3, #7
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d00c      	beq.n	8004b18 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	3307      	adds	r3, #7
 8004b02:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	f023 0307 	bic.w	r3, r3, #7
 8004b0a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8004b0c:	68ba      	ldr	r2, [r7, #8]
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	1ad3      	subs	r3, r2, r3
 8004b12:	4a1f      	ldr	r2, [pc, #124]	; (8004b90 <prvHeapInit+0xac>)
 8004b14:	4413      	add	r3, r2
 8004b16:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8004b1c:	4a1d      	ldr	r2, [pc, #116]	; (8004b94 <prvHeapInit+0xb0>)
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8004b22:	4b1c      	ldr	r3, [pc, #112]	; (8004b94 <prvHeapInit+0xb0>)
 8004b24:	2200      	movs	r2, #0
 8004b26:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	68ba      	ldr	r2, [r7, #8]
 8004b2c:	4413      	add	r3, r2
 8004b2e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8004b30:	2208      	movs	r2, #8
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	1a9b      	subs	r3, r3, r2
 8004b36:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	f023 0307 	bic.w	r3, r3, #7
 8004b3e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	4a15      	ldr	r2, [pc, #84]	; (8004b98 <prvHeapInit+0xb4>)
 8004b44:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8004b46:	4b14      	ldr	r3, [pc, #80]	; (8004b98 <prvHeapInit+0xb4>)
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	2200      	movs	r2, #0
 8004b4c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8004b4e:	4b12      	ldr	r3, [pc, #72]	; (8004b98 <prvHeapInit+0xb4>)
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	2200      	movs	r2, #0
 8004b54:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8004b5a:	683b      	ldr	r3, [r7, #0]
 8004b5c:	68fa      	ldr	r2, [r7, #12]
 8004b5e:	1ad2      	subs	r2, r2, r3
 8004b60:	683b      	ldr	r3, [r7, #0]
 8004b62:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8004b64:	4b0c      	ldr	r3, [pc, #48]	; (8004b98 <prvHeapInit+0xb4>)
 8004b66:	681a      	ldr	r2, [r3, #0]
 8004b68:	683b      	ldr	r3, [r7, #0]
 8004b6a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004b6c:	683b      	ldr	r3, [r7, #0]
 8004b6e:	685b      	ldr	r3, [r3, #4]
 8004b70:	4a0a      	ldr	r2, [pc, #40]	; (8004b9c <prvHeapInit+0xb8>)
 8004b72:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004b74:	683b      	ldr	r3, [r7, #0]
 8004b76:	685b      	ldr	r3, [r3, #4]
 8004b78:	4a09      	ldr	r2, [pc, #36]	; (8004ba0 <prvHeapInit+0xbc>)
 8004b7a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8004b7c:	4b09      	ldr	r3, [pc, #36]	; (8004ba4 <prvHeapInit+0xc0>)
 8004b7e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8004b82:	601a      	str	r2, [r3, #0]
}
 8004b84:	bf00      	nop
 8004b86:	3714      	adds	r7, #20
 8004b88:	46bd      	mov	sp, r7
 8004b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b8e:	4770      	bx	lr
 8004b90:	240004f0 	.word	0x240004f0
 8004b94:	240040f0 	.word	0x240040f0
 8004b98:	240040f8 	.word	0x240040f8
 8004b9c:	24004100 	.word	0x24004100
 8004ba0:	240040fc 	.word	0x240040fc
 8004ba4:	2400410c 	.word	0x2400410c

08004ba8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8004ba8:	b480      	push	{r7}
 8004baa:	b085      	sub	sp, #20
 8004bac:	af00      	add	r7, sp, #0
 8004bae:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004bb0:	4b28      	ldr	r3, [pc, #160]	; (8004c54 <prvInsertBlockIntoFreeList+0xac>)
 8004bb2:	60fb      	str	r3, [r7, #12]
 8004bb4:	e002      	b.n	8004bbc <prvInsertBlockIntoFreeList+0x14>
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	60fb      	str	r3, [r7, #12]
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	687a      	ldr	r2, [r7, #4]
 8004bc2:	429a      	cmp	r2, r3
 8004bc4:	d8f7      	bhi.n	8004bb6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	685b      	ldr	r3, [r3, #4]
 8004bce:	68ba      	ldr	r2, [r7, #8]
 8004bd0:	4413      	add	r3, r2
 8004bd2:	687a      	ldr	r2, [r7, #4]
 8004bd4:	429a      	cmp	r2, r3
 8004bd6:	d108      	bne.n	8004bea <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	685a      	ldr	r2, [r3, #4]
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	685b      	ldr	r3, [r3, #4]
 8004be0:	441a      	add	r2, r3
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	685b      	ldr	r3, [r3, #4]
 8004bf2:	68ba      	ldr	r2, [r7, #8]
 8004bf4:	441a      	add	r2, r3
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	429a      	cmp	r2, r3
 8004bfc:	d118      	bne.n	8004c30 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	681a      	ldr	r2, [r3, #0]
 8004c02:	4b15      	ldr	r3, [pc, #84]	; (8004c58 <prvInsertBlockIntoFreeList+0xb0>)
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	429a      	cmp	r2, r3
 8004c08:	d00d      	beq.n	8004c26 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	685a      	ldr	r2, [r3, #4]
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	685b      	ldr	r3, [r3, #4]
 8004c14:	441a      	add	r2, r3
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	681a      	ldr	r2, [r3, #0]
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	601a      	str	r2, [r3, #0]
 8004c24:	e008      	b.n	8004c38 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8004c26:	4b0c      	ldr	r3, [pc, #48]	; (8004c58 <prvInsertBlockIntoFreeList+0xb0>)
 8004c28:	681a      	ldr	r2, [r3, #0]
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	601a      	str	r2, [r3, #0]
 8004c2e:	e003      	b.n	8004c38 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	681a      	ldr	r2, [r3, #0]
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8004c38:	68fa      	ldr	r2, [r7, #12]
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	429a      	cmp	r2, r3
 8004c3e:	d002      	beq.n	8004c46 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	687a      	ldr	r2, [r7, #4]
 8004c44:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004c46:	bf00      	nop
 8004c48:	3714      	adds	r7, #20
 8004c4a:	46bd      	mov	sp, r7
 8004c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c50:	4770      	bx	lr
 8004c52:	bf00      	nop
 8004c54:	240040f0 	.word	0x240040f0
 8004c58:	240040f8 	.word	0x240040f8

08004c5c <__errno>:
 8004c5c:	4b01      	ldr	r3, [pc, #4]	; (8004c64 <__errno+0x8>)
 8004c5e:	6818      	ldr	r0, [r3, #0]
 8004c60:	4770      	bx	lr
 8004c62:	bf00      	nop
 8004c64:	24000014 	.word	0x24000014

08004c68 <std>:
 8004c68:	2300      	movs	r3, #0
 8004c6a:	b510      	push	{r4, lr}
 8004c6c:	4604      	mov	r4, r0
 8004c6e:	e9c0 3300 	strd	r3, r3, [r0]
 8004c72:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004c76:	6083      	str	r3, [r0, #8]
 8004c78:	8181      	strh	r1, [r0, #12]
 8004c7a:	6643      	str	r3, [r0, #100]	; 0x64
 8004c7c:	81c2      	strh	r2, [r0, #14]
 8004c7e:	6183      	str	r3, [r0, #24]
 8004c80:	4619      	mov	r1, r3
 8004c82:	2208      	movs	r2, #8
 8004c84:	305c      	adds	r0, #92	; 0x5c
 8004c86:	f000 f91a 	bl	8004ebe <memset>
 8004c8a:	4b05      	ldr	r3, [pc, #20]	; (8004ca0 <std+0x38>)
 8004c8c:	6263      	str	r3, [r4, #36]	; 0x24
 8004c8e:	4b05      	ldr	r3, [pc, #20]	; (8004ca4 <std+0x3c>)
 8004c90:	62a3      	str	r3, [r4, #40]	; 0x28
 8004c92:	4b05      	ldr	r3, [pc, #20]	; (8004ca8 <std+0x40>)
 8004c94:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004c96:	4b05      	ldr	r3, [pc, #20]	; (8004cac <std+0x44>)
 8004c98:	6224      	str	r4, [r4, #32]
 8004c9a:	6323      	str	r3, [r4, #48]	; 0x30
 8004c9c:	bd10      	pop	{r4, pc}
 8004c9e:	bf00      	nop
 8004ca0:	08005209 	.word	0x08005209
 8004ca4:	0800522b 	.word	0x0800522b
 8004ca8:	08005263 	.word	0x08005263
 8004cac:	08005287 	.word	0x08005287

08004cb0 <_cleanup_r>:
 8004cb0:	4901      	ldr	r1, [pc, #4]	; (8004cb8 <_cleanup_r+0x8>)
 8004cb2:	f000 b8af 	b.w	8004e14 <_fwalk_reent>
 8004cb6:	bf00      	nop
 8004cb8:	08005561 	.word	0x08005561

08004cbc <__sfmoreglue>:
 8004cbc:	b570      	push	{r4, r5, r6, lr}
 8004cbe:	2268      	movs	r2, #104	; 0x68
 8004cc0:	1e4d      	subs	r5, r1, #1
 8004cc2:	4355      	muls	r5, r2
 8004cc4:	460e      	mov	r6, r1
 8004cc6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8004cca:	f000 f921 	bl	8004f10 <_malloc_r>
 8004cce:	4604      	mov	r4, r0
 8004cd0:	b140      	cbz	r0, 8004ce4 <__sfmoreglue+0x28>
 8004cd2:	2100      	movs	r1, #0
 8004cd4:	e9c0 1600 	strd	r1, r6, [r0]
 8004cd8:	300c      	adds	r0, #12
 8004cda:	60a0      	str	r0, [r4, #8]
 8004cdc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8004ce0:	f000 f8ed 	bl	8004ebe <memset>
 8004ce4:	4620      	mov	r0, r4
 8004ce6:	bd70      	pop	{r4, r5, r6, pc}

08004ce8 <__sfp_lock_acquire>:
 8004ce8:	4801      	ldr	r0, [pc, #4]	; (8004cf0 <__sfp_lock_acquire+0x8>)
 8004cea:	f000 b8d8 	b.w	8004e9e <__retarget_lock_acquire_recursive>
 8004cee:	bf00      	nop
 8004cf0:	24004111 	.word	0x24004111

08004cf4 <__sfp_lock_release>:
 8004cf4:	4801      	ldr	r0, [pc, #4]	; (8004cfc <__sfp_lock_release+0x8>)
 8004cf6:	f000 b8d3 	b.w	8004ea0 <__retarget_lock_release_recursive>
 8004cfa:	bf00      	nop
 8004cfc:	24004111 	.word	0x24004111

08004d00 <__sinit_lock_acquire>:
 8004d00:	4801      	ldr	r0, [pc, #4]	; (8004d08 <__sinit_lock_acquire+0x8>)
 8004d02:	f000 b8cc 	b.w	8004e9e <__retarget_lock_acquire_recursive>
 8004d06:	bf00      	nop
 8004d08:	24004112 	.word	0x24004112

08004d0c <__sinit_lock_release>:
 8004d0c:	4801      	ldr	r0, [pc, #4]	; (8004d14 <__sinit_lock_release+0x8>)
 8004d0e:	f000 b8c7 	b.w	8004ea0 <__retarget_lock_release_recursive>
 8004d12:	bf00      	nop
 8004d14:	24004112 	.word	0x24004112

08004d18 <__sinit>:
 8004d18:	b510      	push	{r4, lr}
 8004d1a:	4604      	mov	r4, r0
 8004d1c:	f7ff fff0 	bl	8004d00 <__sinit_lock_acquire>
 8004d20:	69a3      	ldr	r3, [r4, #24]
 8004d22:	b11b      	cbz	r3, 8004d2c <__sinit+0x14>
 8004d24:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004d28:	f7ff bff0 	b.w	8004d0c <__sinit_lock_release>
 8004d2c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8004d30:	6523      	str	r3, [r4, #80]	; 0x50
 8004d32:	4b13      	ldr	r3, [pc, #76]	; (8004d80 <__sinit+0x68>)
 8004d34:	4a13      	ldr	r2, [pc, #76]	; (8004d84 <__sinit+0x6c>)
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	62a2      	str	r2, [r4, #40]	; 0x28
 8004d3a:	42a3      	cmp	r3, r4
 8004d3c:	bf04      	itt	eq
 8004d3e:	2301      	moveq	r3, #1
 8004d40:	61a3      	streq	r3, [r4, #24]
 8004d42:	4620      	mov	r0, r4
 8004d44:	f000 f820 	bl	8004d88 <__sfp>
 8004d48:	6060      	str	r0, [r4, #4]
 8004d4a:	4620      	mov	r0, r4
 8004d4c:	f000 f81c 	bl	8004d88 <__sfp>
 8004d50:	60a0      	str	r0, [r4, #8]
 8004d52:	4620      	mov	r0, r4
 8004d54:	f000 f818 	bl	8004d88 <__sfp>
 8004d58:	2200      	movs	r2, #0
 8004d5a:	60e0      	str	r0, [r4, #12]
 8004d5c:	2104      	movs	r1, #4
 8004d5e:	6860      	ldr	r0, [r4, #4]
 8004d60:	f7ff ff82 	bl	8004c68 <std>
 8004d64:	68a0      	ldr	r0, [r4, #8]
 8004d66:	2201      	movs	r2, #1
 8004d68:	2109      	movs	r1, #9
 8004d6a:	f7ff ff7d 	bl	8004c68 <std>
 8004d6e:	68e0      	ldr	r0, [r4, #12]
 8004d70:	2202      	movs	r2, #2
 8004d72:	2112      	movs	r1, #18
 8004d74:	f7ff ff78 	bl	8004c68 <std>
 8004d78:	2301      	movs	r3, #1
 8004d7a:	61a3      	str	r3, [r4, #24]
 8004d7c:	e7d2      	b.n	8004d24 <__sinit+0xc>
 8004d7e:	bf00      	nop
 8004d80:	08005fe8 	.word	0x08005fe8
 8004d84:	08004cb1 	.word	0x08004cb1

08004d88 <__sfp>:
 8004d88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d8a:	4607      	mov	r7, r0
 8004d8c:	f7ff ffac 	bl	8004ce8 <__sfp_lock_acquire>
 8004d90:	4b1e      	ldr	r3, [pc, #120]	; (8004e0c <__sfp+0x84>)
 8004d92:	681e      	ldr	r6, [r3, #0]
 8004d94:	69b3      	ldr	r3, [r6, #24]
 8004d96:	b913      	cbnz	r3, 8004d9e <__sfp+0x16>
 8004d98:	4630      	mov	r0, r6
 8004d9a:	f7ff ffbd 	bl	8004d18 <__sinit>
 8004d9e:	3648      	adds	r6, #72	; 0x48
 8004da0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8004da4:	3b01      	subs	r3, #1
 8004da6:	d503      	bpl.n	8004db0 <__sfp+0x28>
 8004da8:	6833      	ldr	r3, [r6, #0]
 8004daa:	b30b      	cbz	r3, 8004df0 <__sfp+0x68>
 8004dac:	6836      	ldr	r6, [r6, #0]
 8004dae:	e7f7      	b.n	8004da0 <__sfp+0x18>
 8004db0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8004db4:	b9d5      	cbnz	r5, 8004dec <__sfp+0x64>
 8004db6:	4b16      	ldr	r3, [pc, #88]	; (8004e10 <__sfp+0x88>)
 8004db8:	60e3      	str	r3, [r4, #12]
 8004dba:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8004dbe:	6665      	str	r5, [r4, #100]	; 0x64
 8004dc0:	f000 f86c 	bl	8004e9c <__retarget_lock_init_recursive>
 8004dc4:	f7ff ff96 	bl	8004cf4 <__sfp_lock_release>
 8004dc8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8004dcc:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8004dd0:	6025      	str	r5, [r4, #0]
 8004dd2:	61a5      	str	r5, [r4, #24]
 8004dd4:	2208      	movs	r2, #8
 8004dd6:	4629      	mov	r1, r5
 8004dd8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8004ddc:	f000 f86f 	bl	8004ebe <memset>
 8004de0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8004de4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8004de8:	4620      	mov	r0, r4
 8004dea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004dec:	3468      	adds	r4, #104	; 0x68
 8004dee:	e7d9      	b.n	8004da4 <__sfp+0x1c>
 8004df0:	2104      	movs	r1, #4
 8004df2:	4638      	mov	r0, r7
 8004df4:	f7ff ff62 	bl	8004cbc <__sfmoreglue>
 8004df8:	4604      	mov	r4, r0
 8004dfa:	6030      	str	r0, [r6, #0]
 8004dfc:	2800      	cmp	r0, #0
 8004dfe:	d1d5      	bne.n	8004dac <__sfp+0x24>
 8004e00:	f7ff ff78 	bl	8004cf4 <__sfp_lock_release>
 8004e04:	230c      	movs	r3, #12
 8004e06:	603b      	str	r3, [r7, #0]
 8004e08:	e7ee      	b.n	8004de8 <__sfp+0x60>
 8004e0a:	bf00      	nop
 8004e0c:	08005fe8 	.word	0x08005fe8
 8004e10:	ffff0001 	.word	0xffff0001

08004e14 <_fwalk_reent>:
 8004e14:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004e18:	4606      	mov	r6, r0
 8004e1a:	4688      	mov	r8, r1
 8004e1c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8004e20:	2700      	movs	r7, #0
 8004e22:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004e26:	f1b9 0901 	subs.w	r9, r9, #1
 8004e2a:	d505      	bpl.n	8004e38 <_fwalk_reent+0x24>
 8004e2c:	6824      	ldr	r4, [r4, #0]
 8004e2e:	2c00      	cmp	r4, #0
 8004e30:	d1f7      	bne.n	8004e22 <_fwalk_reent+0xe>
 8004e32:	4638      	mov	r0, r7
 8004e34:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004e38:	89ab      	ldrh	r3, [r5, #12]
 8004e3a:	2b01      	cmp	r3, #1
 8004e3c:	d907      	bls.n	8004e4e <_fwalk_reent+0x3a>
 8004e3e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004e42:	3301      	adds	r3, #1
 8004e44:	d003      	beq.n	8004e4e <_fwalk_reent+0x3a>
 8004e46:	4629      	mov	r1, r5
 8004e48:	4630      	mov	r0, r6
 8004e4a:	47c0      	blx	r8
 8004e4c:	4307      	orrs	r7, r0
 8004e4e:	3568      	adds	r5, #104	; 0x68
 8004e50:	e7e9      	b.n	8004e26 <_fwalk_reent+0x12>
	...

08004e54 <__libc_init_array>:
 8004e54:	b570      	push	{r4, r5, r6, lr}
 8004e56:	4d0d      	ldr	r5, [pc, #52]	; (8004e8c <__libc_init_array+0x38>)
 8004e58:	4c0d      	ldr	r4, [pc, #52]	; (8004e90 <__libc_init_array+0x3c>)
 8004e5a:	1b64      	subs	r4, r4, r5
 8004e5c:	10a4      	asrs	r4, r4, #2
 8004e5e:	2600      	movs	r6, #0
 8004e60:	42a6      	cmp	r6, r4
 8004e62:	d109      	bne.n	8004e78 <__libc_init_array+0x24>
 8004e64:	4d0b      	ldr	r5, [pc, #44]	; (8004e94 <__libc_init_array+0x40>)
 8004e66:	4c0c      	ldr	r4, [pc, #48]	; (8004e98 <__libc_init_array+0x44>)
 8004e68:	f000 ffa8 	bl	8005dbc <_init>
 8004e6c:	1b64      	subs	r4, r4, r5
 8004e6e:	10a4      	asrs	r4, r4, #2
 8004e70:	2600      	movs	r6, #0
 8004e72:	42a6      	cmp	r6, r4
 8004e74:	d105      	bne.n	8004e82 <__libc_init_array+0x2e>
 8004e76:	bd70      	pop	{r4, r5, r6, pc}
 8004e78:	f855 3b04 	ldr.w	r3, [r5], #4
 8004e7c:	4798      	blx	r3
 8004e7e:	3601      	adds	r6, #1
 8004e80:	e7ee      	b.n	8004e60 <__libc_init_array+0xc>
 8004e82:	f855 3b04 	ldr.w	r3, [r5], #4
 8004e86:	4798      	blx	r3
 8004e88:	3601      	adds	r6, #1
 8004e8a:	e7f2      	b.n	8004e72 <__libc_init_array+0x1e>
 8004e8c:	08006020 	.word	0x08006020
 8004e90:	08006020 	.word	0x08006020
 8004e94:	08006020 	.word	0x08006020
 8004e98:	08006024 	.word	0x08006024

08004e9c <__retarget_lock_init_recursive>:
 8004e9c:	4770      	bx	lr

08004e9e <__retarget_lock_acquire_recursive>:
 8004e9e:	4770      	bx	lr

08004ea0 <__retarget_lock_release_recursive>:
 8004ea0:	4770      	bx	lr

08004ea2 <memcpy>:
 8004ea2:	440a      	add	r2, r1
 8004ea4:	4291      	cmp	r1, r2
 8004ea6:	f100 33ff 	add.w	r3, r0, #4294967295
 8004eaa:	d100      	bne.n	8004eae <memcpy+0xc>
 8004eac:	4770      	bx	lr
 8004eae:	b510      	push	{r4, lr}
 8004eb0:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004eb4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004eb8:	4291      	cmp	r1, r2
 8004eba:	d1f9      	bne.n	8004eb0 <memcpy+0xe>
 8004ebc:	bd10      	pop	{r4, pc}

08004ebe <memset>:
 8004ebe:	4402      	add	r2, r0
 8004ec0:	4603      	mov	r3, r0
 8004ec2:	4293      	cmp	r3, r2
 8004ec4:	d100      	bne.n	8004ec8 <memset+0xa>
 8004ec6:	4770      	bx	lr
 8004ec8:	f803 1b01 	strb.w	r1, [r3], #1
 8004ecc:	e7f9      	b.n	8004ec2 <memset+0x4>
	...

08004ed0 <sbrk_aligned>:
 8004ed0:	b570      	push	{r4, r5, r6, lr}
 8004ed2:	4e0e      	ldr	r6, [pc, #56]	; (8004f0c <sbrk_aligned+0x3c>)
 8004ed4:	460c      	mov	r4, r1
 8004ed6:	6831      	ldr	r1, [r6, #0]
 8004ed8:	4605      	mov	r5, r0
 8004eda:	b911      	cbnz	r1, 8004ee2 <sbrk_aligned+0x12>
 8004edc:	f000 f984 	bl	80051e8 <_sbrk_r>
 8004ee0:	6030      	str	r0, [r6, #0]
 8004ee2:	4621      	mov	r1, r4
 8004ee4:	4628      	mov	r0, r5
 8004ee6:	f000 f97f 	bl	80051e8 <_sbrk_r>
 8004eea:	1c43      	adds	r3, r0, #1
 8004eec:	d00a      	beq.n	8004f04 <sbrk_aligned+0x34>
 8004eee:	1cc4      	adds	r4, r0, #3
 8004ef0:	f024 0403 	bic.w	r4, r4, #3
 8004ef4:	42a0      	cmp	r0, r4
 8004ef6:	d007      	beq.n	8004f08 <sbrk_aligned+0x38>
 8004ef8:	1a21      	subs	r1, r4, r0
 8004efa:	4628      	mov	r0, r5
 8004efc:	f000 f974 	bl	80051e8 <_sbrk_r>
 8004f00:	3001      	adds	r0, #1
 8004f02:	d101      	bne.n	8004f08 <sbrk_aligned+0x38>
 8004f04:	f04f 34ff 	mov.w	r4, #4294967295
 8004f08:	4620      	mov	r0, r4
 8004f0a:	bd70      	pop	{r4, r5, r6, pc}
 8004f0c:	24004118 	.word	0x24004118

08004f10 <_malloc_r>:
 8004f10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004f14:	1ccd      	adds	r5, r1, #3
 8004f16:	f025 0503 	bic.w	r5, r5, #3
 8004f1a:	3508      	adds	r5, #8
 8004f1c:	2d0c      	cmp	r5, #12
 8004f1e:	bf38      	it	cc
 8004f20:	250c      	movcc	r5, #12
 8004f22:	2d00      	cmp	r5, #0
 8004f24:	4607      	mov	r7, r0
 8004f26:	db01      	blt.n	8004f2c <_malloc_r+0x1c>
 8004f28:	42a9      	cmp	r1, r5
 8004f2a:	d905      	bls.n	8004f38 <_malloc_r+0x28>
 8004f2c:	230c      	movs	r3, #12
 8004f2e:	603b      	str	r3, [r7, #0]
 8004f30:	2600      	movs	r6, #0
 8004f32:	4630      	mov	r0, r6
 8004f34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004f38:	4e2e      	ldr	r6, [pc, #184]	; (8004ff4 <_malloc_r+0xe4>)
 8004f3a:	f000 fbc5 	bl	80056c8 <__malloc_lock>
 8004f3e:	6833      	ldr	r3, [r6, #0]
 8004f40:	461c      	mov	r4, r3
 8004f42:	bb34      	cbnz	r4, 8004f92 <_malloc_r+0x82>
 8004f44:	4629      	mov	r1, r5
 8004f46:	4638      	mov	r0, r7
 8004f48:	f7ff ffc2 	bl	8004ed0 <sbrk_aligned>
 8004f4c:	1c43      	adds	r3, r0, #1
 8004f4e:	4604      	mov	r4, r0
 8004f50:	d14d      	bne.n	8004fee <_malloc_r+0xde>
 8004f52:	6834      	ldr	r4, [r6, #0]
 8004f54:	4626      	mov	r6, r4
 8004f56:	2e00      	cmp	r6, #0
 8004f58:	d140      	bne.n	8004fdc <_malloc_r+0xcc>
 8004f5a:	6823      	ldr	r3, [r4, #0]
 8004f5c:	4631      	mov	r1, r6
 8004f5e:	4638      	mov	r0, r7
 8004f60:	eb04 0803 	add.w	r8, r4, r3
 8004f64:	f000 f940 	bl	80051e8 <_sbrk_r>
 8004f68:	4580      	cmp	r8, r0
 8004f6a:	d13a      	bne.n	8004fe2 <_malloc_r+0xd2>
 8004f6c:	6821      	ldr	r1, [r4, #0]
 8004f6e:	3503      	adds	r5, #3
 8004f70:	1a6d      	subs	r5, r5, r1
 8004f72:	f025 0503 	bic.w	r5, r5, #3
 8004f76:	3508      	adds	r5, #8
 8004f78:	2d0c      	cmp	r5, #12
 8004f7a:	bf38      	it	cc
 8004f7c:	250c      	movcc	r5, #12
 8004f7e:	4629      	mov	r1, r5
 8004f80:	4638      	mov	r0, r7
 8004f82:	f7ff ffa5 	bl	8004ed0 <sbrk_aligned>
 8004f86:	3001      	adds	r0, #1
 8004f88:	d02b      	beq.n	8004fe2 <_malloc_r+0xd2>
 8004f8a:	6823      	ldr	r3, [r4, #0]
 8004f8c:	442b      	add	r3, r5
 8004f8e:	6023      	str	r3, [r4, #0]
 8004f90:	e00e      	b.n	8004fb0 <_malloc_r+0xa0>
 8004f92:	6822      	ldr	r2, [r4, #0]
 8004f94:	1b52      	subs	r2, r2, r5
 8004f96:	d41e      	bmi.n	8004fd6 <_malloc_r+0xc6>
 8004f98:	2a0b      	cmp	r2, #11
 8004f9a:	d916      	bls.n	8004fca <_malloc_r+0xba>
 8004f9c:	1961      	adds	r1, r4, r5
 8004f9e:	42a3      	cmp	r3, r4
 8004fa0:	6025      	str	r5, [r4, #0]
 8004fa2:	bf18      	it	ne
 8004fa4:	6059      	strne	r1, [r3, #4]
 8004fa6:	6863      	ldr	r3, [r4, #4]
 8004fa8:	bf08      	it	eq
 8004faa:	6031      	streq	r1, [r6, #0]
 8004fac:	5162      	str	r2, [r4, r5]
 8004fae:	604b      	str	r3, [r1, #4]
 8004fb0:	4638      	mov	r0, r7
 8004fb2:	f104 060b 	add.w	r6, r4, #11
 8004fb6:	f000 fb8d 	bl	80056d4 <__malloc_unlock>
 8004fba:	f026 0607 	bic.w	r6, r6, #7
 8004fbe:	1d23      	adds	r3, r4, #4
 8004fc0:	1af2      	subs	r2, r6, r3
 8004fc2:	d0b6      	beq.n	8004f32 <_malloc_r+0x22>
 8004fc4:	1b9b      	subs	r3, r3, r6
 8004fc6:	50a3      	str	r3, [r4, r2]
 8004fc8:	e7b3      	b.n	8004f32 <_malloc_r+0x22>
 8004fca:	6862      	ldr	r2, [r4, #4]
 8004fcc:	42a3      	cmp	r3, r4
 8004fce:	bf0c      	ite	eq
 8004fd0:	6032      	streq	r2, [r6, #0]
 8004fd2:	605a      	strne	r2, [r3, #4]
 8004fd4:	e7ec      	b.n	8004fb0 <_malloc_r+0xa0>
 8004fd6:	4623      	mov	r3, r4
 8004fd8:	6864      	ldr	r4, [r4, #4]
 8004fda:	e7b2      	b.n	8004f42 <_malloc_r+0x32>
 8004fdc:	4634      	mov	r4, r6
 8004fde:	6876      	ldr	r6, [r6, #4]
 8004fe0:	e7b9      	b.n	8004f56 <_malloc_r+0x46>
 8004fe2:	230c      	movs	r3, #12
 8004fe4:	603b      	str	r3, [r7, #0]
 8004fe6:	4638      	mov	r0, r7
 8004fe8:	f000 fb74 	bl	80056d4 <__malloc_unlock>
 8004fec:	e7a1      	b.n	8004f32 <_malloc_r+0x22>
 8004fee:	6025      	str	r5, [r4, #0]
 8004ff0:	e7de      	b.n	8004fb0 <_malloc_r+0xa0>
 8004ff2:	bf00      	nop
 8004ff4:	24004114 	.word	0x24004114

08004ff8 <iprintf>:
 8004ff8:	b40f      	push	{r0, r1, r2, r3}
 8004ffa:	4b0a      	ldr	r3, [pc, #40]	; (8005024 <iprintf+0x2c>)
 8004ffc:	b513      	push	{r0, r1, r4, lr}
 8004ffe:	681c      	ldr	r4, [r3, #0]
 8005000:	b124      	cbz	r4, 800500c <iprintf+0x14>
 8005002:	69a3      	ldr	r3, [r4, #24]
 8005004:	b913      	cbnz	r3, 800500c <iprintf+0x14>
 8005006:	4620      	mov	r0, r4
 8005008:	f7ff fe86 	bl	8004d18 <__sinit>
 800500c:	ab05      	add	r3, sp, #20
 800500e:	9a04      	ldr	r2, [sp, #16]
 8005010:	68a1      	ldr	r1, [r4, #8]
 8005012:	9301      	str	r3, [sp, #4]
 8005014:	4620      	mov	r0, r4
 8005016:	f000 fbd9 	bl	80057cc <_vfiprintf_r>
 800501a:	b002      	add	sp, #8
 800501c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005020:	b004      	add	sp, #16
 8005022:	4770      	bx	lr
 8005024:	24000014 	.word	0x24000014

08005028 <_puts_r>:
 8005028:	b570      	push	{r4, r5, r6, lr}
 800502a:	460e      	mov	r6, r1
 800502c:	4605      	mov	r5, r0
 800502e:	b118      	cbz	r0, 8005038 <_puts_r+0x10>
 8005030:	6983      	ldr	r3, [r0, #24]
 8005032:	b90b      	cbnz	r3, 8005038 <_puts_r+0x10>
 8005034:	f7ff fe70 	bl	8004d18 <__sinit>
 8005038:	69ab      	ldr	r3, [r5, #24]
 800503a:	68ac      	ldr	r4, [r5, #8]
 800503c:	b913      	cbnz	r3, 8005044 <_puts_r+0x1c>
 800503e:	4628      	mov	r0, r5
 8005040:	f7ff fe6a 	bl	8004d18 <__sinit>
 8005044:	4b2c      	ldr	r3, [pc, #176]	; (80050f8 <_puts_r+0xd0>)
 8005046:	429c      	cmp	r4, r3
 8005048:	d120      	bne.n	800508c <_puts_r+0x64>
 800504a:	686c      	ldr	r4, [r5, #4]
 800504c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800504e:	07db      	lsls	r3, r3, #31
 8005050:	d405      	bmi.n	800505e <_puts_r+0x36>
 8005052:	89a3      	ldrh	r3, [r4, #12]
 8005054:	0598      	lsls	r0, r3, #22
 8005056:	d402      	bmi.n	800505e <_puts_r+0x36>
 8005058:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800505a:	f7ff ff20 	bl	8004e9e <__retarget_lock_acquire_recursive>
 800505e:	89a3      	ldrh	r3, [r4, #12]
 8005060:	0719      	lsls	r1, r3, #28
 8005062:	d51d      	bpl.n	80050a0 <_puts_r+0x78>
 8005064:	6923      	ldr	r3, [r4, #16]
 8005066:	b1db      	cbz	r3, 80050a0 <_puts_r+0x78>
 8005068:	3e01      	subs	r6, #1
 800506a:	68a3      	ldr	r3, [r4, #8]
 800506c:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8005070:	3b01      	subs	r3, #1
 8005072:	60a3      	str	r3, [r4, #8]
 8005074:	bb39      	cbnz	r1, 80050c6 <_puts_r+0x9e>
 8005076:	2b00      	cmp	r3, #0
 8005078:	da38      	bge.n	80050ec <_puts_r+0xc4>
 800507a:	4622      	mov	r2, r4
 800507c:	210a      	movs	r1, #10
 800507e:	4628      	mov	r0, r5
 8005080:	f000 f906 	bl	8005290 <__swbuf_r>
 8005084:	3001      	adds	r0, #1
 8005086:	d011      	beq.n	80050ac <_puts_r+0x84>
 8005088:	250a      	movs	r5, #10
 800508a:	e011      	b.n	80050b0 <_puts_r+0x88>
 800508c:	4b1b      	ldr	r3, [pc, #108]	; (80050fc <_puts_r+0xd4>)
 800508e:	429c      	cmp	r4, r3
 8005090:	d101      	bne.n	8005096 <_puts_r+0x6e>
 8005092:	68ac      	ldr	r4, [r5, #8]
 8005094:	e7da      	b.n	800504c <_puts_r+0x24>
 8005096:	4b1a      	ldr	r3, [pc, #104]	; (8005100 <_puts_r+0xd8>)
 8005098:	429c      	cmp	r4, r3
 800509a:	bf08      	it	eq
 800509c:	68ec      	ldreq	r4, [r5, #12]
 800509e:	e7d5      	b.n	800504c <_puts_r+0x24>
 80050a0:	4621      	mov	r1, r4
 80050a2:	4628      	mov	r0, r5
 80050a4:	f000 f958 	bl	8005358 <__swsetup_r>
 80050a8:	2800      	cmp	r0, #0
 80050aa:	d0dd      	beq.n	8005068 <_puts_r+0x40>
 80050ac:	f04f 35ff 	mov.w	r5, #4294967295
 80050b0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80050b2:	07da      	lsls	r2, r3, #31
 80050b4:	d405      	bmi.n	80050c2 <_puts_r+0x9a>
 80050b6:	89a3      	ldrh	r3, [r4, #12]
 80050b8:	059b      	lsls	r3, r3, #22
 80050ba:	d402      	bmi.n	80050c2 <_puts_r+0x9a>
 80050bc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80050be:	f7ff feef 	bl	8004ea0 <__retarget_lock_release_recursive>
 80050c2:	4628      	mov	r0, r5
 80050c4:	bd70      	pop	{r4, r5, r6, pc}
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	da04      	bge.n	80050d4 <_puts_r+0xac>
 80050ca:	69a2      	ldr	r2, [r4, #24]
 80050cc:	429a      	cmp	r2, r3
 80050ce:	dc06      	bgt.n	80050de <_puts_r+0xb6>
 80050d0:	290a      	cmp	r1, #10
 80050d2:	d004      	beq.n	80050de <_puts_r+0xb6>
 80050d4:	6823      	ldr	r3, [r4, #0]
 80050d6:	1c5a      	adds	r2, r3, #1
 80050d8:	6022      	str	r2, [r4, #0]
 80050da:	7019      	strb	r1, [r3, #0]
 80050dc:	e7c5      	b.n	800506a <_puts_r+0x42>
 80050de:	4622      	mov	r2, r4
 80050e0:	4628      	mov	r0, r5
 80050e2:	f000 f8d5 	bl	8005290 <__swbuf_r>
 80050e6:	3001      	adds	r0, #1
 80050e8:	d1bf      	bne.n	800506a <_puts_r+0x42>
 80050ea:	e7df      	b.n	80050ac <_puts_r+0x84>
 80050ec:	6823      	ldr	r3, [r4, #0]
 80050ee:	250a      	movs	r5, #10
 80050f0:	1c5a      	adds	r2, r3, #1
 80050f2:	6022      	str	r2, [r4, #0]
 80050f4:	701d      	strb	r5, [r3, #0]
 80050f6:	e7db      	b.n	80050b0 <_puts_r+0x88>
 80050f8:	08005fa8 	.word	0x08005fa8
 80050fc:	08005fc8 	.word	0x08005fc8
 8005100:	08005f88 	.word	0x08005f88

08005104 <puts>:
 8005104:	4b02      	ldr	r3, [pc, #8]	; (8005110 <puts+0xc>)
 8005106:	4601      	mov	r1, r0
 8005108:	6818      	ldr	r0, [r3, #0]
 800510a:	f7ff bf8d 	b.w	8005028 <_puts_r>
 800510e:	bf00      	nop
 8005110:	24000014 	.word	0x24000014

08005114 <cleanup_glue>:
 8005114:	b538      	push	{r3, r4, r5, lr}
 8005116:	460c      	mov	r4, r1
 8005118:	6809      	ldr	r1, [r1, #0]
 800511a:	4605      	mov	r5, r0
 800511c:	b109      	cbz	r1, 8005122 <cleanup_glue+0xe>
 800511e:	f7ff fff9 	bl	8005114 <cleanup_glue>
 8005122:	4621      	mov	r1, r4
 8005124:	4628      	mov	r0, r5
 8005126:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800512a:	f000 bad9 	b.w	80056e0 <_free_r>
	...

08005130 <_reclaim_reent>:
 8005130:	4b2c      	ldr	r3, [pc, #176]	; (80051e4 <_reclaim_reent+0xb4>)
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	4283      	cmp	r3, r0
 8005136:	b570      	push	{r4, r5, r6, lr}
 8005138:	4604      	mov	r4, r0
 800513a:	d051      	beq.n	80051e0 <_reclaim_reent+0xb0>
 800513c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800513e:	b143      	cbz	r3, 8005152 <_reclaim_reent+0x22>
 8005140:	68db      	ldr	r3, [r3, #12]
 8005142:	2b00      	cmp	r3, #0
 8005144:	d14a      	bne.n	80051dc <_reclaim_reent+0xac>
 8005146:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005148:	6819      	ldr	r1, [r3, #0]
 800514a:	b111      	cbz	r1, 8005152 <_reclaim_reent+0x22>
 800514c:	4620      	mov	r0, r4
 800514e:	f000 fac7 	bl	80056e0 <_free_r>
 8005152:	6961      	ldr	r1, [r4, #20]
 8005154:	b111      	cbz	r1, 800515c <_reclaim_reent+0x2c>
 8005156:	4620      	mov	r0, r4
 8005158:	f000 fac2 	bl	80056e0 <_free_r>
 800515c:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800515e:	b111      	cbz	r1, 8005166 <_reclaim_reent+0x36>
 8005160:	4620      	mov	r0, r4
 8005162:	f000 fabd 	bl	80056e0 <_free_r>
 8005166:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8005168:	b111      	cbz	r1, 8005170 <_reclaim_reent+0x40>
 800516a:	4620      	mov	r0, r4
 800516c:	f000 fab8 	bl	80056e0 <_free_r>
 8005170:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8005172:	b111      	cbz	r1, 800517a <_reclaim_reent+0x4a>
 8005174:	4620      	mov	r0, r4
 8005176:	f000 fab3 	bl	80056e0 <_free_r>
 800517a:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800517c:	b111      	cbz	r1, 8005184 <_reclaim_reent+0x54>
 800517e:	4620      	mov	r0, r4
 8005180:	f000 faae 	bl	80056e0 <_free_r>
 8005184:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8005186:	b111      	cbz	r1, 800518e <_reclaim_reent+0x5e>
 8005188:	4620      	mov	r0, r4
 800518a:	f000 faa9 	bl	80056e0 <_free_r>
 800518e:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8005190:	b111      	cbz	r1, 8005198 <_reclaim_reent+0x68>
 8005192:	4620      	mov	r0, r4
 8005194:	f000 faa4 	bl	80056e0 <_free_r>
 8005198:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800519a:	b111      	cbz	r1, 80051a2 <_reclaim_reent+0x72>
 800519c:	4620      	mov	r0, r4
 800519e:	f000 fa9f 	bl	80056e0 <_free_r>
 80051a2:	69a3      	ldr	r3, [r4, #24]
 80051a4:	b1e3      	cbz	r3, 80051e0 <_reclaim_reent+0xb0>
 80051a6:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80051a8:	4620      	mov	r0, r4
 80051aa:	4798      	blx	r3
 80051ac:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 80051ae:	b1b9      	cbz	r1, 80051e0 <_reclaim_reent+0xb0>
 80051b0:	4620      	mov	r0, r4
 80051b2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80051b6:	f7ff bfad 	b.w	8005114 <cleanup_glue>
 80051ba:	5949      	ldr	r1, [r1, r5]
 80051bc:	b941      	cbnz	r1, 80051d0 <_reclaim_reent+0xa0>
 80051be:	3504      	adds	r5, #4
 80051c0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80051c2:	2d80      	cmp	r5, #128	; 0x80
 80051c4:	68d9      	ldr	r1, [r3, #12]
 80051c6:	d1f8      	bne.n	80051ba <_reclaim_reent+0x8a>
 80051c8:	4620      	mov	r0, r4
 80051ca:	f000 fa89 	bl	80056e0 <_free_r>
 80051ce:	e7ba      	b.n	8005146 <_reclaim_reent+0x16>
 80051d0:	680e      	ldr	r6, [r1, #0]
 80051d2:	4620      	mov	r0, r4
 80051d4:	f000 fa84 	bl	80056e0 <_free_r>
 80051d8:	4631      	mov	r1, r6
 80051da:	e7ef      	b.n	80051bc <_reclaim_reent+0x8c>
 80051dc:	2500      	movs	r5, #0
 80051de:	e7ef      	b.n	80051c0 <_reclaim_reent+0x90>
 80051e0:	bd70      	pop	{r4, r5, r6, pc}
 80051e2:	bf00      	nop
 80051e4:	24000014 	.word	0x24000014

080051e8 <_sbrk_r>:
 80051e8:	b538      	push	{r3, r4, r5, lr}
 80051ea:	4d06      	ldr	r5, [pc, #24]	; (8005204 <_sbrk_r+0x1c>)
 80051ec:	2300      	movs	r3, #0
 80051ee:	4604      	mov	r4, r0
 80051f0:	4608      	mov	r0, r1
 80051f2:	602b      	str	r3, [r5, #0]
 80051f4:	f7fb ffac 	bl	8001150 <_sbrk>
 80051f8:	1c43      	adds	r3, r0, #1
 80051fa:	d102      	bne.n	8005202 <_sbrk_r+0x1a>
 80051fc:	682b      	ldr	r3, [r5, #0]
 80051fe:	b103      	cbz	r3, 8005202 <_sbrk_r+0x1a>
 8005200:	6023      	str	r3, [r4, #0]
 8005202:	bd38      	pop	{r3, r4, r5, pc}
 8005204:	2400411c 	.word	0x2400411c

08005208 <__sread>:
 8005208:	b510      	push	{r4, lr}
 800520a:	460c      	mov	r4, r1
 800520c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005210:	f000 fda0 	bl	8005d54 <_read_r>
 8005214:	2800      	cmp	r0, #0
 8005216:	bfab      	itete	ge
 8005218:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800521a:	89a3      	ldrhlt	r3, [r4, #12]
 800521c:	181b      	addge	r3, r3, r0
 800521e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005222:	bfac      	ite	ge
 8005224:	6563      	strge	r3, [r4, #84]	; 0x54
 8005226:	81a3      	strhlt	r3, [r4, #12]
 8005228:	bd10      	pop	{r4, pc}

0800522a <__swrite>:
 800522a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800522e:	461f      	mov	r7, r3
 8005230:	898b      	ldrh	r3, [r1, #12]
 8005232:	05db      	lsls	r3, r3, #23
 8005234:	4605      	mov	r5, r0
 8005236:	460c      	mov	r4, r1
 8005238:	4616      	mov	r6, r2
 800523a:	d505      	bpl.n	8005248 <__swrite+0x1e>
 800523c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005240:	2302      	movs	r3, #2
 8005242:	2200      	movs	r2, #0
 8005244:	f000 f9c8 	bl	80055d8 <_lseek_r>
 8005248:	89a3      	ldrh	r3, [r4, #12]
 800524a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800524e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005252:	81a3      	strh	r3, [r4, #12]
 8005254:	4632      	mov	r2, r6
 8005256:	463b      	mov	r3, r7
 8005258:	4628      	mov	r0, r5
 800525a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800525e:	f000 b869 	b.w	8005334 <_write_r>

08005262 <__sseek>:
 8005262:	b510      	push	{r4, lr}
 8005264:	460c      	mov	r4, r1
 8005266:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800526a:	f000 f9b5 	bl	80055d8 <_lseek_r>
 800526e:	1c43      	adds	r3, r0, #1
 8005270:	89a3      	ldrh	r3, [r4, #12]
 8005272:	bf15      	itete	ne
 8005274:	6560      	strne	r0, [r4, #84]	; 0x54
 8005276:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800527a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800527e:	81a3      	strheq	r3, [r4, #12]
 8005280:	bf18      	it	ne
 8005282:	81a3      	strhne	r3, [r4, #12]
 8005284:	bd10      	pop	{r4, pc}

08005286 <__sclose>:
 8005286:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800528a:	f000 b8d3 	b.w	8005434 <_close_r>
	...

08005290 <__swbuf_r>:
 8005290:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005292:	460e      	mov	r6, r1
 8005294:	4614      	mov	r4, r2
 8005296:	4605      	mov	r5, r0
 8005298:	b118      	cbz	r0, 80052a2 <__swbuf_r+0x12>
 800529a:	6983      	ldr	r3, [r0, #24]
 800529c:	b90b      	cbnz	r3, 80052a2 <__swbuf_r+0x12>
 800529e:	f7ff fd3b 	bl	8004d18 <__sinit>
 80052a2:	4b21      	ldr	r3, [pc, #132]	; (8005328 <__swbuf_r+0x98>)
 80052a4:	429c      	cmp	r4, r3
 80052a6:	d12b      	bne.n	8005300 <__swbuf_r+0x70>
 80052a8:	686c      	ldr	r4, [r5, #4]
 80052aa:	69a3      	ldr	r3, [r4, #24]
 80052ac:	60a3      	str	r3, [r4, #8]
 80052ae:	89a3      	ldrh	r3, [r4, #12]
 80052b0:	071a      	lsls	r2, r3, #28
 80052b2:	d52f      	bpl.n	8005314 <__swbuf_r+0x84>
 80052b4:	6923      	ldr	r3, [r4, #16]
 80052b6:	b36b      	cbz	r3, 8005314 <__swbuf_r+0x84>
 80052b8:	6923      	ldr	r3, [r4, #16]
 80052ba:	6820      	ldr	r0, [r4, #0]
 80052bc:	1ac0      	subs	r0, r0, r3
 80052be:	6963      	ldr	r3, [r4, #20]
 80052c0:	b2f6      	uxtb	r6, r6
 80052c2:	4283      	cmp	r3, r0
 80052c4:	4637      	mov	r7, r6
 80052c6:	dc04      	bgt.n	80052d2 <__swbuf_r+0x42>
 80052c8:	4621      	mov	r1, r4
 80052ca:	4628      	mov	r0, r5
 80052cc:	f000 f948 	bl	8005560 <_fflush_r>
 80052d0:	bb30      	cbnz	r0, 8005320 <__swbuf_r+0x90>
 80052d2:	68a3      	ldr	r3, [r4, #8]
 80052d4:	3b01      	subs	r3, #1
 80052d6:	60a3      	str	r3, [r4, #8]
 80052d8:	6823      	ldr	r3, [r4, #0]
 80052da:	1c5a      	adds	r2, r3, #1
 80052dc:	6022      	str	r2, [r4, #0]
 80052de:	701e      	strb	r6, [r3, #0]
 80052e0:	6963      	ldr	r3, [r4, #20]
 80052e2:	3001      	adds	r0, #1
 80052e4:	4283      	cmp	r3, r0
 80052e6:	d004      	beq.n	80052f2 <__swbuf_r+0x62>
 80052e8:	89a3      	ldrh	r3, [r4, #12]
 80052ea:	07db      	lsls	r3, r3, #31
 80052ec:	d506      	bpl.n	80052fc <__swbuf_r+0x6c>
 80052ee:	2e0a      	cmp	r6, #10
 80052f0:	d104      	bne.n	80052fc <__swbuf_r+0x6c>
 80052f2:	4621      	mov	r1, r4
 80052f4:	4628      	mov	r0, r5
 80052f6:	f000 f933 	bl	8005560 <_fflush_r>
 80052fa:	b988      	cbnz	r0, 8005320 <__swbuf_r+0x90>
 80052fc:	4638      	mov	r0, r7
 80052fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005300:	4b0a      	ldr	r3, [pc, #40]	; (800532c <__swbuf_r+0x9c>)
 8005302:	429c      	cmp	r4, r3
 8005304:	d101      	bne.n	800530a <__swbuf_r+0x7a>
 8005306:	68ac      	ldr	r4, [r5, #8]
 8005308:	e7cf      	b.n	80052aa <__swbuf_r+0x1a>
 800530a:	4b09      	ldr	r3, [pc, #36]	; (8005330 <__swbuf_r+0xa0>)
 800530c:	429c      	cmp	r4, r3
 800530e:	bf08      	it	eq
 8005310:	68ec      	ldreq	r4, [r5, #12]
 8005312:	e7ca      	b.n	80052aa <__swbuf_r+0x1a>
 8005314:	4621      	mov	r1, r4
 8005316:	4628      	mov	r0, r5
 8005318:	f000 f81e 	bl	8005358 <__swsetup_r>
 800531c:	2800      	cmp	r0, #0
 800531e:	d0cb      	beq.n	80052b8 <__swbuf_r+0x28>
 8005320:	f04f 37ff 	mov.w	r7, #4294967295
 8005324:	e7ea      	b.n	80052fc <__swbuf_r+0x6c>
 8005326:	bf00      	nop
 8005328:	08005fa8 	.word	0x08005fa8
 800532c:	08005fc8 	.word	0x08005fc8
 8005330:	08005f88 	.word	0x08005f88

08005334 <_write_r>:
 8005334:	b538      	push	{r3, r4, r5, lr}
 8005336:	4d07      	ldr	r5, [pc, #28]	; (8005354 <_write_r+0x20>)
 8005338:	4604      	mov	r4, r0
 800533a:	4608      	mov	r0, r1
 800533c:	4611      	mov	r1, r2
 800533e:	2200      	movs	r2, #0
 8005340:	602a      	str	r2, [r5, #0]
 8005342:	461a      	mov	r2, r3
 8005344:	f7fb facb 	bl	80008de <_write>
 8005348:	1c43      	adds	r3, r0, #1
 800534a:	d102      	bne.n	8005352 <_write_r+0x1e>
 800534c:	682b      	ldr	r3, [r5, #0]
 800534e:	b103      	cbz	r3, 8005352 <_write_r+0x1e>
 8005350:	6023      	str	r3, [r4, #0]
 8005352:	bd38      	pop	{r3, r4, r5, pc}
 8005354:	2400411c 	.word	0x2400411c

08005358 <__swsetup_r>:
 8005358:	4b32      	ldr	r3, [pc, #200]	; (8005424 <__swsetup_r+0xcc>)
 800535a:	b570      	push	{r4, r5, r6, lr}
 800535c:	681d      	ldr	r5, [r3, #0]
 800535e:	4606      	mov	r6, r0
 8005360:	460c      	mov	r4, r1
 8005362:	b125      	cbz	r5, 800536e <__swsetup_r+0x16>
 8005364:	69ab      	ldr	r3, [r5, #24]
 8005366:	b913      	cbnz	r3, 800536e <__swsetup_r+0x16>
 8005368:	4628      	mov	r0, r5
 800536a:	f7ff fcd5 	bl	8004d18 <__sinit>
 800536e:	4b2e      	ldr	r3, [pc, #184]	; (8005428 <__swsetup_r+0xd0>)
 8005370:	429c      	cmp	r4, r3
 8005372:	d10f      	bne.n	8005394 <__swsetup_r+0x3c>
 8005374:	686c      	ldr	r4, [r5, #4]
 8005376:	89a3      	ldrh	r3, [r4, #12]
 8005378:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800537c:	0719      	lsls	r1, r3, #28
 800537e:	d42c      	bmi.n	80053da <__swsetup_r+0x82>
 8005380:	06dd      	lsls	r5, r3, #27
 8005382:	d411      	bmi.n	80053a8 <__swsetup_r+0x50>
 8005384:	2309      	movs	r3, #9
 8005386:	6033      	str	r3, [r6, #0]
 8005388:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800538c:	81a3      	strh	r3, [r4, #12]
 800538e:	f04f 30ff 	mov.w	r0, #4294967295
 8005392:	e03e      	b.n	8005412 <__swsetup_r+0xba>
 8005394:	4b25      	ldr	r3, [pc, #148]	; (800542c <__swsetup_r+0xd4>)
 8005396:	429c      	cmp	r4, r3
 8005398:	d101      	bne.n	800539e <__swsetup_r+0x46>
 800539a:	68ac      	ldr	r4, [r5, #8]
 800539c:	e7eb      	b.n	8005376 <__swsetup_r+0x1e>
 800539e:	4b24      	ldr	r3, [pc, #144]	; (8005430 <__swsetup_r+0xd8>)
 80053a0:	429c      	cmp	r4, r3
 80053a2:	bf08      	it	eq
 80053a4:	68ec      	ldreq	r4, [r5, #12]
 80053a6:	e7e6      	b.n	8005376 <__swsetup_r+0x1e>
 80053a8:	0758      	lsls	r0, r3, #29
 80053aa:	d512      	bpl.n	80053d2 <__swsetup_r+0x7a>
 80053ac:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80053ae:	b141      	cbz	r1, 80053c2 <__swsetup_r+0x6a>
 80053b0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80053b4:	4299      	cmp	r1, r3
 80053b6:	d002      	beq.n	80053be <__swsetup_r+0x66>
 80053b8:	4630      	mov	r0, r6
 80053ba:	f000 f991 	bl	80056e0 <_free_r>
 80053be:	2300      	movs	r3, #0
 80053c0:	6363      	str	r3, [r4, #52]	; 0x34
 80053c2:	89a3      	ldrh	r3, [r4, #12]
 80053c4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80053c8:	81a3      	strh	r3, [r4, #12]
 80053ca:	2300      	movs	r3, #0
 80053cc:	6063      	str	r3, [r4, #4]
 80053ce:	6923      	ldr	r3, [r4, #16]
 80053d0:	6023      	str	r3, [r4, #0]
 80053d2:	89a3      	ldrh	r3, [r4, #12]
 80053d4:	f043 0308 	orr.w	r3, r3, #8
 80053d8:	81a3      	strh	r3, [r4, #12]
 80053da:	6923      	ldr	r3, [r4, #16]
 80053dc:	b94b      	cbnz	r3, 80053f2 <__swsetup_r+0x9a>
 80053de:	89a3      	ldrh	r3, [r4, #12]
 80053e0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80053e4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80053e8:	d003      	beq.n	80053f2 <__swsetup_r+0x9a>
 80053ea:	4621      	mov	r1, r4
 80053ec:	4630      	mov	r0, r6
 80053ee:	f000 f92b 	bl	8005648 <__smakebuf_r>
 80053f2:	89a0      	ldrh	r0, [r4, #12]
 80053f4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80053f8:	f010 0301 	ands.w	r3, r0, #1
 80053fc:	d00a      	beq.n	8005414 <__swsetup_r+0xbc>
 80053fe:	2300      	movs	r3, #0
 8005400:	60a3      	str	r3, [r4, #8]
 8005402:	6963      	ldr	r3, [r4, #20]
 8005404:	425b      	negs	r3, r3
 8005406:	61a3      	str	r3, [r4, #24]
 8005408:	6923      	ldr	r3, [r4, #16]
 800540a:	b943      	cbnz	r3, 800541e <__swsetup_r+0xc6>
 800540c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8005410:	d1ba      	bne.n	8005388 <__swsetup_r+0x30>
 8005412:	bd70      	pop	{r4, r5, r6, pc}
 8005414:	0781      	lsls	r1, r0, #30
 8005416:	bf58      	it	pl
 8005418:	6963      	ldrpl	r3, [r4, #20]
 800541a:	60a3      	str	r3, [r4, #8]
 800541c:	e7f4      	b.n	8005408 <__swsetup_r+0xb0>
 800541e:	2000      	movs	r0, #0
 8005420:	e7f7      	b.n	8005412 <__swsetup_r+0xba>
 8005422:	bf00      	nop
 8005424:	24000014 	.word	0x24000014
 8005428:	08005fa8 	.word	0x08005fa8
 800542c:	08005fc8 	.word	0x08005fc8
 8005430:	08005f88 	.word	0x08005f88

08005434 <_close_r>:
 8005434:	b538      	push	{r3, r4, r5, lr}
 8005436:	4d06      	ldr	r5, [pc, #24]	; (8005450 <_close_r+0x1c>)
 8005438:	2300      	movs	r3, #0
 800543a:	4604      	mov	r4, r0
 800543c:	4608      	mov	r0, r1
 800543e:	602b      	str	r3, [r5, #0]
 8005440:	f7fb fe52 	bl	80010e8 <_close>
 8005444:	1c43      	adds	r3, r0, #1
 8005446:	d102      	bne.n	800544e <_close_r+0x1a>
 8005448:	682b      	ldr	r3, [r5, #0]
 800544a:	b103      	cbz	r3, 800544e <_close_r+0x1a>
 800544c:	6023      	str	r3, [r4, #0]
 800544e:	bd38      	pop	{r3, r4, r5, pc}
 8005450:	2400411c 	.word	0x2400411c

08005454 <__sflush_r>:
 8005454:	898a      	ldrh	r2, [r1, #12]
 8005456:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800545a:	4605      	mov	r5, r0
 800545c:	0710      	lsls	r0, r2, #28
 800545e:	460c      	mov	r4, r1
 8005460:	d458      	bmi.n	8005514 <__sflush_r+0xc0>
 8005462:	684b      	ldr	r3, [r1, #4]
 8005464:	2b00      	cmp	r3, #0
 8005466:	dc05      	bgt.n	8005474 <__sflush_r+0x20>
 8005468:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800546a:	2b00      	cmp	r3, #0
 800546c:	dc02      	bgt.n	8005474 <__sflush_r+0x20>
 800546e:	2000      	movs	r0, #0
 8005470:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005474:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005476:	2e00      	cmp	r6, #0
 8005478:	d0f9      	beq.n	800546e <__sflush_r+0x1a>
 800547a:	2300      	movs	r3, #0
 800547c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005480:	682f      	ldr	r7, [r5, #0]
 8005482:	602b      	str	r3, [r5, #0]
 8005484:	d032      	beq.n	80054ec <__sflush_r+0x98>
 8005486:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005488:	89a3      	ldrh	r3, [r4, #12]
 800548a:	075a      	lsls	r2, r3, #29
 800548c:	d505      	bpl.n	800549a <__sflush_r+0x46>
 800548e:	6863      	ldr	r3, [r4, #4]
 8005490:	1ac0      	subs	r0, r0, r3
 8005492:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005494:	b10b      	cbz	r3, 800549a <__sflush_r+0x46>
 8005496:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005498:	1ac0      	subs	r0, r0, r3
 800549a:	2300      	movs	r3, #0
 800549c:	4602      	mov	r2, r0
 800549e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80054a0:	6a21      	ldr	r1, [r4, #32]
 80054a2:	4628      	mov	r0, r5
 80054a4:	47b0      	blx	r6
 80054a6:	1c43      	adds	r3, r0, #1
 80054a8:	89a3      	ldrh	r3, [r4, #12]
 80054aa:	d106      	bne.n	80054ba <__sflush_r+0x66>
 80054ac:	6829      	ldr	r1, [r5, #0]
 80054ae:	291d      	cmp	r1, #29
 80054b0:	d82c      	bhi.n	800550c <__sflush_r+0xb8>
 80054b2:	4a2a      	ldr	r2, [pc, #168]	; (800555c <__sflush_r+0x108>)
 80054b4:	40ca      	lsrs	r2, r1
 80054b6:	07d6      	lsls	r6, r2, #31
 80054b8:	d528      	bpl.n	800550c <__sflush_r+0xb8>
 80054ba:	2200      	movs	r2, #0
 80054bc:	6062      	str	r2, [r4, #4]
 80054be:	04d9      	lsls	r1, r3, #19
 80054c0:	6922      	ldr	r2, [r4, #16]
 80054c2:	6022      	str	r2, [r4, #0]
 80054c4:	d504      	bpl.n	80054d0 <__sflush_r+0x7c>
 80054c6:	1c42      	adds	r2, r0, #1
 80054c8:	d101      	bne.n	80054ce <__sflush_r+0x7a>
 80054ca:	682b      	ldr	r3, [r5, #0]
 80054cc:	b903      	cbnz	r3, 80054d0 <__sflush_r+0x7c>
 80054ce:	6560      	str	r0, [r4, #84]	; 0x54
 80054d0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80054d2:	602f      	str	r7, [r5, #0]
 80054d4:	2900      	cmp	r1, #0
 80054d6:	d0ca      	beq.n	800546e <__sflush_r+0x1a>
 80054d8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80054dc:	4299      	cmp	r1, r3
 80054de:	d002      	beq.n	80054e6 <__sflush_r+0x92>
 80054e0:	4628      	mov	r0, r5
 80054e2:	f000 f8fd 	bl	80056e0 <_free_r>
 80054e6:	2000      	movs	r0, #0
 80054e8:	6360      	str	r0, [r4, #52]	; 0x34
 80054ea:	e7c1      	b.n	8005470 <__sflush_r+0x1c>
 80054ec:	6a21      	ldr	r1, [r4, #32]
 80054ee:	2301      	movs	r3, #1
 80054f0:	4628      	mov	r0, r5
 80054f2:	47b0      	blx	r6
 80054f4:	1c41      	adds	r1, r0, #1
 80054f6:	d1c7      	bne.n	8005488 <__sflush_r+0x34>
 80054f8:	682b      	ldr	r3, [r5, #0]
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d0c4      	beq.n	8005488 <__sflush_r+0x34>
 80054fe:	2b1d      	cmp	r3, #29
 8005500:	d001      	beq.n	8005506 <__sflush_r+0xb2>
 8005502:	2b16      	cmp	r3, #22
 8005504:	d101      	bne.n	800550a <__sflush_r+0xb6>
 8005506:	602f      	str	r7, [r5, #0]
 8005508:	e7b1      	b.n	800546e <__sflush_r+0x1a>
 800550a:	89a3      	ldrh	r3, [r4, #12]
 800550c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005510:	81a3      	strh	r3, [r4, #12]
 8005512:	e7ad      	b.n	8005470 <__sflush_r+0x1c>
 8005514:	690f      	ldr	r7, [r1, #16]
 8005516:	2f00      	cmp	r7, #0
 8005518:	d0a9      	beq.n	800546e <__sflush_r+0x1a>
 800551a:	0793      	lsls	r3, r2, #30
 800551c:	680e      	ldr	r6, [r1, #0]
 800551e:	bf08      	it	eq
 8005520:	694b      	ldreq	r3, [r1, #20]
 8005522:	600f      	str	r7, [r1, #0]
 8005524:	bf18      	it	ne
 8005526:	2300      	movne	r3, #0
 8005528:	eba6 0807 	sub.w	r8, r6, r7
 800552c:	608b      	str	r3, [r1, #8]
 800552e:	f1b8 0f00 	cmp.w	r8, #0
 8005532:	dd9c      	ble.n	800546e <__sflush_r+0x1a>
 8005534:	6a21      	ldr	r1, [r4, #32]
 8005536:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005538:	4643      	mov	r3, r8
 800553a:	463a      	mov	r2, r7
 800553c:	4628      	mov	r0, r5
 800553e:	47b0      	blx	r6
 8005540:	2800      	cmp	r0, #0
 8005542:	dc06      	bgt.n	8005552 <__sflush_r+0xfe>
 8005544:	89a3      	ldrh	r3, [r4, #12]
 8005546:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800554a:	81a3      	strh	r3, [r4, #12]
 800554c:	f04f 30ff 	mov.w	r0, #4294967295
 8005550:	e78e      	b.n	8005470 <__sflush_r+0x1c>
 8005552:	4407      	add	r7, r0
 8005554:	eba8 0800 	sub.w	r8, r8, r0
 8005558:	e7e9      	b.n	800552e <__sflush_r+0xda>
 800555a:	bf00      	nop
 800555c:	20400001 	.word	0x20400001

08005560 <_fflush_r>:
 8005560:	b538      	push	{r3, r4, r5, lr}
 8005562:	690b      	ldr	r3, [r1, #16]
 8005564:	4605      	mov	r5, r0
 8005566:	460c      	mov	r4, r1
 8005568:	b913      	cbnz	r3, 8005570 <_fflush_r+0x10>
 800556a:	2500      	movs	r5, #0
 800556c:	4628      	mov	r0, r5
 800556e:	bd38      	pop	{r3, r4, r5, pc}
 8005570:	b118      	cbz	r0, 800557a <_fflush_r+0x1a>
 8005572:	6983      	ldr	r3, [r0, #24]
 8005574:	b90b      	cbnz	r3, 800557a <_fflush_r+0x1a>
 8005576:	f7ff fbcf 	bl	8004d18 <__sinit>
 800557a:	4b14      	ldr	r3, [pc, #80]	; (80055cc <_fflush_r+0x6c>)
 800557c:	429c      	cmp	r4, r3
 800557e:	d11b      	bne.n	80055b8 <_fflush_r+0x58>
 8005580:	686c      	ldr	r4, [r5, #4]
 8005582:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005586:	2b00      	cmp	r3, #0
 8005588:	d0ef      	beq.n	800556a <_fflush_r+0xa>
 800558a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800558c:	07d0      	lsls	r0, r2, #31
 800558e:	d404      	bmi.n	800559a <_fflush_r+0x3a>
 8005590:	0599      	lsls	r1, r3, #22
 8005592:	d402      	bmi.n	800559a <_fflush_r+0x3a>
 8005594:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005596:	f7ff fc82 	bl	8004e9e <__retarget_lock_acquire_recursive>
 800559a:	4628      	mov	r0, r5
 800559c:	4621      	mov	r1, r4
 800559e:	f7ff ff59 	bl	8005454 <__sflush_r>
 80055a2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80055a4:	07da      	lsls	r2, r3, #31
 80055a6:	4605      	mov	r5, r0
 80055a8:	d4e0      	bmi.n	800556c <_fflush_r+0xc>
 80055aa:	89a3      	ldrh	r3, [r4, #12]
 80055ac:	059b      	lsls	r3, r3, #22
 80055ae:	d4dd      	bmi.n	800556c <_fflush_r+0xc>
 80055b0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80055b2:	f7ff fc75 	bl	8004ea0 <__retarget_lock_release_recursive>
 80055b6:	e7d9      	b.n	800556c <_fflush_r+0xc>
 80055b8:	4b05      	ldr	r3, [pc, #20]	; (80055d0 <_fflush_r+0x70>)
 80055ba:	429c      	cmp	r4, r3
 80055bc:	d101      	bne.n	80055c2 <_fflush_r+0x62>
 80055be:	68ac      	ldr	r4, [r5, #8]
 80055c0:	e7df      	b.n	8005582 <_fflush_r+0x22>
 80055c2:	4b04      	ldr	r3, [pc, #16]	; (80055d4 <_fflush_r+0x74>)
 80055c4:	429c      	cmp	r4, r3
 80055c6:	bf08      	it	eq
 80055c8:	68ec      	ldreq	r4, [r5, #12]
 80055ca:	e7da      	b.n	8005582 <_fflush_r+0x22>
 80055cc:	08005fa8 	.word	0x08005fa8
 80055d0:	08005fc8 	.word	0x08005fc8
 80055d4:	08005f88 	.word	0x08005f88

080055d8 <_lseek_r>:
 80055d8:	b538      	push	{r3, r4, r5, lr}
 80055da:	4d07      	ldr	r5, [pc, #28]	; (80055f8 <_lseek_r+0x20>)
 80055dc:	4604      	mov	r4, r0
 80055de:	4608      	mov	r0, r1
 80055e0:	4611      	mov	r1, r2
 80055e2:	2200      	movs	r2, #0
 80055e4:	602a      	str	r2, [r5, #0]
 80055e6:	461a      	mov	r2, r3
 80055e8:	f7fb fda5 	bl	8001136 <_lseek>
 80055ec:	1c43      	adds	r3, r0, #1
 80055ee:	d102      	bne.n	80055f6 <_lseek_r+0x1e>
 80055f0:	682b      	ldr	r3, [r5, #0]
 80055f2:	b103      	cbz	r3, 80055f6 <_lseek_r+0x1e>
 80055f4:	6023      	str	r3, [r4, #0]
 80055f6:	bd38      	pop	{r3, r4, r5, pc}
 80055f8:	2400411c 	.word	0x2400411c

080055fc <__swhatbuf_r>:
 80055fc:	b570      	push	{r4, r5, r6, lr}
 80055fe:	460e      	mov	r6, r1
 8005600:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005604:	2900      	cmp	r1, #0
 8005606:	b096      	sub	sp, #88	; 0x58
 8005608:	4614      	mov	r4, r2
 800560a:	461d      	mov	r5, r3
 800560c:	da08      	bge.n	8005620 <__swhatbuf_r+0x24>
 800560e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8005612:	2200      	movs	r2, #0
 8005614:	602a      	str	r2, [r5, #0]
 8005616:	061a      	lsls	r2, r3, #24
 8005618:	d410      	bmi.n	800563c <__swhatbuf_r+0x40>
 800561a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800561e:	e00e      	b.n	800563e <__swhatbuf_r+0x42>
 8005620:	466a      	mov	r2, sp
 8005622:	f000 fba9 	bl	8005d78 <_fstat_r>
 8005626:	2800      	cmp	r0, #0
 8005628:	dbf1      	blt.n	800560e <__swhatbuf_r+0x12>
 800562a:	9a01      	ldr	r2, [sp, #4]
 800562c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8005630:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8005634:	425a      	negs	r2, r3
 8005636:	415a      	adcs	r2, r3
 8005638:	602a      	str	r2, [r5, #0]
 800563a:	e7ee      	b.n	800561a <__swhatbuf_r+0x1e>
 800563c:	2340      	movs	r3, #64	; 0x40
 800563e:	2000      	movs	r0, #0
 8005640:	6023      	str	r3, [r4, #0]
 8005642:	b016      	add	sp, #88	; 0x58
 8005644:	bd70      	pop	{r4, r5, r6, pc}
	...

08005648 <__smakebuf_r>:
 8005648:	898b      	ldrh	r3, [r1, #12]
 800564a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800564c:	079d      	lsls	r5, r3, #30
 800564e:	4606      	mov	r6, r0
 8005650:	460c      	mov	r4, r1
 8005652:	d507      	bpl.n	8005664 <__smakebuf_r+0x1c>
 8005654:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005658:	6023      	str	r3, [r4, #0]
 800565a:	6123      	str	r3, [r4, #16]
 800565c:	2301      	movs	r3, #1
 800565e:	6163      	str	r3, [r4, #20]
 8005660:	b002      	add	sp, #8
 8005662:	bd70      	pop	{r4, r5, r6, pc}
 8005664:	ab01      	add	r3, sp, #4
 8005666:	466a      	mov	r2, sp
 8005668:	f7ff ffc8 	bl	80055fc <__swhatbuf_r>
 800566c:	9900      	ldr	r1, [sp, #0]
 800566e:	4605      	mov	r5, r0
 8005670:	4630      	mov	r0, r6
 8005672:	f7ff fc4d 	bl	8004f10 <_malloc_r>
 8005676:	b948      	cbnz	r0, 800568c <__smakebuf_r+0x44>
 8005678:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800567c:	059a      	lsls	r2, r3, #22
 800567e:	d4ef      	bmi.n	8005660 <__smakebuf_r+0x18>
 8005680:	f023 0303 	bic.w	r3, r3, #3
 8005684:	f043 0302 	orr.w	r3, r3, #2
 8005688:	81a3      	strh	r3, [r4, #12]
 800568a:	e7e3      	b.n	8005654 <__smakebuf_r+0xc>
 800568c:	4b0d      	ldr	r3, [pc, #52]	; (80056c4 <__smakebuf_r+0x7c>)
 800568e:	62b3      	str	r3, [r6, #40]	; 0x28
 8005690:	89a3      	ldrh	r3, [r4, #12]
 8005692:	6020      	str	r0, [r4, #0]
 8005694:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005698:	81a3      	strh	r3, [r4, #12]
 800569a:	9b00      	ldr	r3, [sp, #0]
 800569c:	6163      	str	r3, [r4, #20]
 800569e:	9b01      	ldr	r3, [sp, #4]
 80056a0:	6120      	str	r0, [r4, #16]
 80056a2:	b15b      	cbz	r3, 80056bc <__smakebuf_r+0x74>
 80056a4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80056a8:	4630      	mov	r0, r6
 80056aa:	f000 fb77 	bl	8005d9c <_isatty_r>
 80056ae:	b128      	cbz	r0, 80056bc <__smakebuf_r+0x74>
 80056b0:	89a3      	ldrh	r3, [r4, #12]
 80056b2:	f023 0303 	bic.w	r3, r3, #3
 80056b6:	f043 0301 	orr.w	r3, r3, #1
 80056ba:	81a3      	strh	r3, [r4, #12]
 80056bc:	89a0      	ldrh	r0, [r4, #12]
 80056be:	4305      	orrs	r5, r0
 80056c0:	81a5      	strh	r5, [r4, #12]
 80056c2:	e7cd      	b.n	8005660 <__smakebuf_r+0x18>
 80056c4:	08004cb1 	.word	0x08004cb1

080056c8 <__malloc_lock>:
 80056c8:	4801      	ldr	r0, [pc, #4]	; (80056d0 <__malloc_lock+0x8>)
 80056ca:	f7ff bbe8 	b.w	8004e9e <__retarget_lock_acquire_recursive>
 80056ce:	bf00      	nop
 80056d0:	24004110 	.word	0x24004110

080056d4 <__malloc_unlock>:
 80056d4:	4801      	ldr	r0, [pc, #4]	; (80056dc <__malloc_unlock+0x8>)
 80056d6:	f7ff bbe3 	b.w	8004ea0 <__retarget_lock_release_recursive>
 80056da:	bf00      	nop
 80056dc:	24004110 	.word	0x24004110

080056e0 <_free_r>:
 80056e0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80056e2:	2900      	cmp	r1, #0
 80056e4:	d044      	beq.n	8005770 <_free_r+0x90>
 80056e6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80056ea:	9001      	str	r0, [sp, #4]
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	f1a1 0404 	sub.w	r4, r1, #4
 80056f2:	bfb8      	it	lt
 80056f4:	18e4      	addlt	r4, r4, r3
 80056f6:	f7ff ffe7 	bl	80056c8 <__malloc_lock>
 80056fa:	4a1e      	ldr	r2, [pc, #120]	; (8005774 <_free_r+0x94>)
 80056fc:	9801      	ldr	r0, [sp, #4]
 80056fe:	6813      	ldr	r3, [r2, #0]
 8005700:	b933      	cbnz	r3, 8005710 <_free_r+0x30>
 8005702:	6063      	str	r3, [r4, #4]
 8005704:	6014      	str	r4, [r2, #0]
 8005706:	b003      	add	sp, #12
 8005708:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800570c:	f7ff bfe2 	b.w	80056d4 <__malloc_unlock>
 8005710:	42a3      	cmp	r3, r4
 8005712:	d908      	bls.n	8005726 <_free_r+0x46>
 8005714:	6825      	ldr	r5, [r4, #0]
 8005716:	1961      	adds	r1, r4, r5
 8005718:	428b      	cmp	r3, r1
 800571a:	bf01      	itttt	eq
 800571c:	6819      	ldreq	r1, [r3, #0]
 800571e:	685b      	ldreq	r3, [r3, #4]
 8005720:	1949      	addeq	r1, r1, r5
 8005722:	6021      	streq	r1, [r4, #0]
 8005724:	e7ed      	b.n	8005702 <_free_r+0x22>
 8005726:	461a      	mov	r2, r3
 8005728:	685b      	ldr	r3, [r3, #4]
 800572a:	b10b      	cbz	r3, 8005730 <_free_r+0x50>
 800572c:	42a3      	cmp	r3, r4
 800572e:	d9fa      	bls.n	8005726 <_free_r+0x46>
 8005730:	6811      	ldr	r1, [r2, #0]
 8005732:	1855      	adds	r5, r2, r1
 8005734:	42a5      	cmp	r5, r4
 8005736:	d10b      	bne.n	8005750 <_free_r+0x70>
 8005738:	6824      	ldr	r4, [r4, #0]
 800573a:	4421      	add	r1, r4
 800573c:	1854      	adds	r4, r2, r1
 800573e:	42a3      	cmp	r3, r4
 8005740:	6011      	str	r1, [r2, #0]
 8005742:	d1e0      	bne.n	8005706 <_free_r+0x26>
 8005744:	681c      	ldr	r4, [r3, #0]
 8005746:	685b      	ldr	r3, [r3, #4]
 8005748:	6053      	str	r3, [r2, #4]
 800574a:	4421      	add	r1, r4
 800574c:	6011      	str	r1, [r2, #0]
 800574e:	e7da      	b.n	8005706 <_free_r+0x26>
 8005750:	d902      	bls.n	8005758 <_free_r+0x78>
 8005752:	230c      	movs	r3, #12
 8005754:	6003      	str	r3, [r0, #0]
 8005756:	e7d6      	b.n	8005706 <_free_r+0x26>
 8005758:	6825      	ldr	r5, [r4, #0]
 800575a:	1961      	adds	r1, r4, r5
 800575c:	428b      	cmp	r3, r1
 800575e:	bf04      	itt	eq
 8005760:	6819      	ldreq	r1, [r3, #0]
 8005762:	685b      	ldreq	r3, [r3, #4]
 8005764:	6063      	str	r3, [r4, #4]
 8005766:	bf04      	itt	eq
 8005768:	1949      	addeq	r1, r1, r5
 800576a:	6021      	streq	r1, [r4, #0]
 800576c:	6054      	str	r4, [r2, #4]
 800576e:	e7ca      	b.n	8005706 <_free_r+0x26>
 8005770:	b003      	add	sp, #12
 8005772:	bd30      	pop	{r4, r5, pc}
 8005774:	24004114 	.word	0x24004114

08005778 <__sfputc_r>:
 8005778:	6893      	ldr	r3, [r2, #8]
 800577a:	3b01      	subs	r3, #1
 800577c:	2b00      	cmp	r3, #0
 800577e:	b410      	push	{r4}
 8005780:	6093      	str	r3, [r2, #8]
 8005782:	da08      	bge.n	8005796 <__sfputc_r+0x1e>
 8005784:	6994      	ldr	r4, [r2, #24]
 8005786:	42a3      	cmp	r3, r4
 8005788:	db01      	blt.n	800578e <__sfputc_r+0x16>
 800578a:	290a      	cmp	r1, #10
 800578c:	d103      	bne.n	8005796 <__sfputc_r+0x1e>
 800578e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005792:	f7ff bd7d 	b.w	8005290 <__swbuf_r>
 8005796:	6813      	ldr	r3, [r2, #0]
 8005798:	1c58      	adds	r0, r3, #1
 800579a:	6010      	str	r0, [r2, #0]
 800579c:	7019      	strb	r1, [r3, #0]
 800579e:	4608      	mov	r0, r1
 80057a0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80057a4:	4770      	bx	lr

080057a6 <__sfputs_r>:
 80057a6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80057a8:	4606      	mov	r6, r0
 80057aa:	460f      	mov	r7, r1
 80057ac:	4614      	mov	r4, r2
 80057ae:	18d5      	adds	r5, r2, r3
 80057b0:	42ac      	cmp	r4, r5
 80057b2:	d101      	bne.n	80057b8 <__sfputs_r+0x12>
 80057b4:	2000      	movs	r0, #0
 80057b6:	e007      	b.n	80057c8 <__sfputs_r+0x22>
 80057b8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80057bc:	463a      	mov	r2, r7
 80057be:	4630      	mov	r0, r6
 80057c0:	f7ff ffda 	bl	8005778 <__sfputc_r>
 80057c4:	1c43      	adds	r3, r0, #1
 80057c6:	d1f3      	bne.n	80057b0 <__sfputs_r+0xa>
 80057c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080057cc <_vfiprintf_r>:
 80057cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80057d0:	460d      	mov	r5, r1
 80057d2:	b09d      	sub	sp, #116	; 0x74
 80057d4:	4614      	mov	r4, r2
 80057d6:	4698      	mov	r8, r3
 80057d8:	4606      	mov	r6, r0
 80057da:	b118      	cbz	r0, 80057e4 <_vfiprintf_r+0x18>
 80057dc:	6983      	ldr	r3, [r0, #24]
 80057de:	b90b      	cbnz	r3, 80057e4 <_vfiprintf_r+0x18>
 80057e0:	f7ff fa9a 	bl	8004d18 <__sinit>
 80057e4:	4b89      	ldr	r3, [pc, #548]	; (8005a0c <_vfiprintf_r+0x240>)
 80057e6:	429d      	cmp	r5, r3
 80057e8:	d11b      	bne.n	8005822 <_vfiprintf_r+0x56>
 80057ea:	6875      	ldr	r5, [r6, #4]
 80057ec:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80057ee:	07d9      	lsls	r1, r3, #31
 80057f0:	d405      	bmi.n	80057fe <_vfiprintf_r+0x32>
 80057f2:	89ab      	ldrh	r3, [r5, #12]
 80057f4:	059a      	lsls	r2, r3, #22
 80057f6:	d402      	bmi.n	80057fe <_vfiprintf_r+0x32>
 80057f8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80057fa:	f7ff fb50 	bl	8004e9e <__retarget_lock_acquire_recursive>
 80057fe:	89ab      	ldrh	r3, [r5, #12]
 8005800:	071b      	lsls	r3, r3, #28
 8005802:	d501      	bpl.n	8005808 <_vfiprintf_r+0x3c>
 8005804:	692b      	ldr	r3, [r5, #16]
 8005806:	b9eb      	cbnz	r3, 8005844 <_vfiprintf_r+0x78>
 8005808:	4629      	mov	r1, r5
 800580a:	4630      	mov	r0, r6
 800580c:	f7ff fda4 	bl	8005358 <__swsetup_r>
 8005810:	b1c0      	cbz	r0, 8005844 <_vfiprintf_r+0x78>
 8005812:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005814:	07dc      	lsls	r4, r3, #31
 8005816:	d50e      	bpl.n	8005836 <_vfiprintf_r+0x6a>
 8005818:	f04f 30ff 	mov.w	r0, #4294967295
 800581c:	b01d      	add	sp, #116	; 0x74
 800581e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005822:	4b7b      	ldr	r3, [pc, #492]	; (8005a10 <_vfiprintf_r+0x244>)
 8005824:	429d      	cmp	r5, r3
 8005826:	d101      	bne.n	800582c <_vfiprintf_r+0x60>
 8005828:	68b5      	ldr	r5, [r6, #8]
 800582a:	e7df      	b.n	80057ec <_vfiprintf_r+0x20>
 800582c:	4b79      	ldr	r3, [pc, #484]	; (8005a14 <_vfiprintf_r+0x248>)
 800582e:	429d      	cmp	r5, r3
 8005830:	bf08      	it	eq
 8005832:	68f5      	ldreq	r5, [r6, #12]
 8005834:	e7da      	b.n	80057ec <_vfiprintf_r+0x20>
 8005836:	89ab      	ldrh	r3, [r5, #12]
 8005838:	0598      	lsls	r0, r3, #22
 800583a:	d4ed      	bmi.n	8005818 <_vfiprintf_r+0x4c>
 800583c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800583e:	f7ff fb2f 	bl	8004ea0 <__retarget_lock_release_recursive>
 8005842:	e7e9      	b.n	8005818 <_vfiprintf_r+0x4c>
 8005844:	2300      	movs	r3, #0
 8005846:	9309      	str	r3, [sp, #36]	; 0x24
 8005848:	2320      	movs	r3, #32
 800584a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800584e:	f8cd 800c 	str.w	r8, [sp, #12]
 8005852:	2330      	movs	r3, #48	; 0x30
 8005854:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8005a18 <_vfiprintf_r+0x24c>
 8005858:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800585c:	f04f 0901 	mov.w	r9, #1
 8005860:	4623      	mov	r3, r4
 8005862:	469a      	mov	sl, r3
 8005864:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005868:	b10a      	cbz	r2, 800586e <_vfiprintf_r+0xa2>
 800586a:	2a25      	cmp	r2, #37	; 0x25
 800586c:	d1f9      	bne.n	8005862 <_vfiprintf_r+0x96>
 800586e:	ebba 0b04 	subs.w	fp, sl, r4
 8005872:	d00b      	beq.n	800588c <_vfiprintf_r+0xc0>
 8005874:	465b      	mov	r3, fp
 8005876:	4622      	mov	r2, r4
 8005878:	4629      	mov	r1, r5
 800587a:	4630      	mov	r0, r6
 800587c:	f7ff ff93 	bl	80057a6 <__sfputs_r>
 8005880:	3001      	adds	r0, #1
 8005882:	f000 80aa 	beq.w	80059da <_vfiprintf_r+0x20e>
 8005886:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005888:	445a      	add	r2, fp
 800588a:	9209      	str	r2, [sp, #36]	; 0x24
 800588c:	f89a 3000 	ldrb.w	r3, [sl]
 8005890:	2b00      	cmp	r3, #0
 8005892:	f000 80a2 	beq.w	80059da <_vfiprintf_r+0x20e>
 8005896:	2300      	movs	r3, #0
 8005898:	f04f 32ff 	mov.w	r2, #4294967295
 800589c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80058a0:	f10a 0a01 	add.w	sl, sl, #1
 80058a4:	9304      	str	r3, [sp, #16]
 80058a6:	9307      	str	r3, [sp, #28]
 80058a8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80058ac:	931a      	str	r3, [sp, #104]	; 0x68
 80058ae:	4654      	mov	r4, sl
 80058b0:	2205      	movs	r2, #5
 80058b2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80058b6:	4858      	ldr	r0, [pc, #352]	; (8005a18 <_vfiprintf_r+0x24c>)
 80058b8:	f7fa fd12 	bl	80002e0 <memchr>
 80058bc:	9a04      	ldr	r2, [sp, #16]
 80058be:	b9d8      	cbnz	r0, 80058f8 <_vfiprintf_r+0x12c>
 80058c0:	06d1      	lsls	r1, r2, #27
 80058c2:	bf44      	itt	mi
 80058c4:	2320      	movmi	r3, #32
 80058c6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80058ca:	0713      	lsls	r3, r2, #28
 80058cc:	bf44      	itt	mi
 80058ce:	232b      	movmi	r3, #43	; 0x2b
 80058d0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80058d4:	f89a 3000 	ldrb.w	r3, [sl]
 80058d8:	2b2a      	cmp	r3, #42	; 0x2a
 80058da:	d015      	beq.n	8005908 <_vfiprintf_r+0x13c>
 80058dc:	9a07      	ldr	r2, [sp, #28]
 80058de:	4654      	mov	r4, sl
 80058e0:	2000      	movs	r0, #0
 80058e2:	f04f 0c0a 	mov.w	ip, #10
 80058e6:	4621      	mov	r1, r4
 80058e8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80058ec:	3b30      	subs	r3, #48	; 0x30
 80058ee:	2b09      	cmp	r3, #9
 80058f0:	d94e      	bls.n	8005990 <_vfiprintf_r+0x1c4>
 80058f2:	b1b0      	cbz	r0, 8005922 <_vfiprintf_r+0x156>
 80058f4:	9207      	str	r2, [sp, #28]
 80058f6:	e014      	b.n	8005922 <_vfiprintf_r+0x156>
 80058f8:	eba0 0308 	sub.w	r3, r0, r8
 80058fc:	fa09 f303 	lsl.w	r3, r9, r3
 8005900:	4313      	orrs	r3, r2
 8005902:	9304      	str	r3, [sp, #16]
 8005904:	46a2      	mov	sl, r4
 8005906:	e7d2      	b.n	80058ae <_vfiprintf_r+0xe2>
 8005908:	9b03      	ldr	r3, [sp, #12]
 800590a:	1d19      	adds	r1, r3, #4
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	9103      	str	r1, [sp, #12]
 8005910:	2b00      	cmp	r3, #0
 8005912:	bfbb      	ittet	lt
 8005914:	425b      	neglt	r3, r3
 8005916:	f042 0202 	orrlt.w	r2, r2, #2
 800591a:	9307      	strge	r3, [sp, #28]
 800591c:	9307      	strlt	r3, [sp, #28]
 800591e:	bfb8      	it	lt
 8005920:	9204      	strlt	r2, [sp, #16]
 8005922:	7823      	ldrb	r3, [r4, #0]
 8005924:	2b2e      	cmp	r3, #46	; 0x2e
 8005926:	d10c      	bne.n	8005942 <_vfiprintf_r+0x176>
 8005928:	7863      	ldrb	r3, [r4, #1]
 800592a:	2b2a      	cmp	r3, #42	; 0x2a
 800592c:	d135      	bne.n	800599a <_vfiprintf_r+0x1ce>
 800592e:	9b03      	ldr	r3, [sp, #12]
 8005930:	1d1a      	adds	r2, r3, #4
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	9203      	str	r2, [sp, #12]
 8005936:	2b00      	cmp	r3, #0
 8005938:	bfb8      	it	lt
 800593a:	f04f 33ff 	movlt.w	r3, #4294967295
 800593e:	3402      	adds	r4, #2
 8005940:	9305      	str	r3, [sp, #20]
 8005942:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8005a28 <_vfiprintf_r+0x25c>
 8005946:	7821      	ldrb	r1, [r4, #0]
 8005948:	2203      	movs	r2, #3
 800594a:	4650      	mov	r0, sl
 800594c:	f7fa fcc8 	bl	80002e0 <memchr>
 8005950:	b140      	cbz	r0, 8005964 <_vfiprintf_r+0x198>
 8005952:	2340      	movs	r3, #64	; 0x40
 8005954:	eba0 000a 	sub.w	r0, r0, sl
 8005958:	fa03 f000 	lsl.w	r0, r3, r0
 800595c:	9b04      	ldr	r3, [sp, #16]
 800595e:	4303      	orrs	r3, r0
 8005960:	3401      	adds	r4, #1
 8005962:	9304      	str	r3, [sp, #16]
 8005964:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005968:	482c      	ldr	r0, [pc, #176]	; (8005a1c <_vfiprintf_r+0x250>)
 800596a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800596e:	2206      	movs	r2, #6
 8005970:	f7fa fcb6 	bl	80002e0 <memchr>
 8005974:	2800      	cmp	r0, #0
 8005976:	d03f      	beq.n	80059f8 <_vfiprintf_r+0x22c>
 8005978:	4b29      	ldr	r3, [pc, #164]	; (8005a20 <_vfiprintf_r+0x254>)
 800597a:	bb1b      	cbnz	r3, 80059c4 <_vfiprintf_r+0x1f8>
 800597c:	9b03      	ldr	r3, [sp, #12]
 800597e:	3307      	adds	r3, #7
 8005980:	f023 0307 	bic.w	r3, r3, #7
 8005984:	3308      	adds	r3, #8
 8005986:	9303      	str	r3, [sp, #12]
 8005988:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800598a:	443b      	add	r3, r7
 800598c:	9309      	str	r3, [sp, #36]	; 0x24
 800598e:	e767      	b.n	8005860 <_vfiprintf_r+0x94>
 8005990:	fb0c 3202 	mla	r2, ip, r2, r3
 8005994:	460c      	mov	r4, r1
 8005996:	2001      	movs	r0, #1
 8005998:	e7a5      	b.n	80058e6 <_vfiprintf_r+0x11a>
 800599a:	2300      	movs	r3, #0
 800599c:	3401      	adds	r4, #1
 800599e:	9305      	str	r3, [sp, #20]
 80059a0:	4619      	mov	r1, r3
 80059a2:	f04f 0c0a 	mov.w	ip, #10
 80059a6:	4620      	mov	r0, r4
 80059a8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80059ac:	3a30      	subs	r2, #48	; 0x30
 80059ae:	2a09      	cmp	r2, #9
 80059b0:	d903      	bls.n	80059ba <_vfiprintf_r+0x1ee>
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d0c5      	beq.n	8005942 <_vfiprintf_r+0x176>
 80059b6:	9105      	str	r1, [sp, #20]
 80059b8:	e7c3      	b.n	8005942 <_vfiprintf_r+0x176>
 80059ba:	fb0c 2101 	mla	r1, ip, r1, r2
 80059be:	4604      	mov	r4, r0
 80059c0:	2301      	movs	r3, #1
 80059c2:	e7f0      	b.n	80059a6 <_vfiprintf_r+0x1da>
 80059c4:	ab03      	add	r3, sp, #12
 80059c6:	9300      	str	r3, [sp, #0]
 80059c8:	462a      	mov	r2, r5
 80059ca:	4b16      	ldr	r3, [pc, #88]	; (8005a24 <_vfiprintf_r+0x258>)
 80059cc:	a904      	add	r1, sp, #16
 80059ce:	4630      	mov	r0, r6
 80059d0:	f3af 8000 	nop.w
 80059d4:	4607      	mov	r7, r0
 80059d6:	1c78      	adds	r0, r7, #1
 80059d8:	d1d6      	bne.n	8005988 <_vfiprintf_r+0x1bc>
 80059da:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80059dc:	07d9      	lsls	r1, r3, #31
 80059de:	d405      	bmi.n	80059ec <_vfiprintf_r+0x220>
 80059e0:	89ab      	ldrh	r3, [r5, #12]
 80059e2:	059a      	lsls	r2, r3, #22
 80059e4:	d402      	bmi.n	80059ec <_vfiprintf_r+0x220>
 80059e6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80059e8:	f7ff fa5a 	bl	8004ea0 <__retarget_lock_release_recursive>
 80059ec:	89ab      	ldrh	r3, [r5, #12]
 80059ee:	065b      	lsls	r3, r3, #25
 80059f0:	f53f af12 	bmi.w	8005818 <_vfiprintf_r+0x4c>
 80059f4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80059f6:	e711      	b.n	800581c <_vfiprintf_r+0x50>
 80059f8:	ab03      	add	r3, sp, #12
 80059fa:	9300      	str	r3, [sp, #0]
 80059fc:	462a      	mov	r2, r5
 80059fe:	4b09      	ldr	r3, [pc, #36]	; (8005a24 <_vfiprintf_r+0x258>)
 8005a00:	a904      	add	r1, sp, #16
 8005a02:	4630      	mov	r0, r6
 8005a04:	f000 f880 	bl	8005b08 <_printf_i>
 8005a08:	e7e4      	b.n	80059d4 <_vfiprintf_r+0x208>
 8005a0a:	bf00      	nop
 8005a0c:	08005fa8 	.word	0x08005fa8
 8005a10:	08005fc8 	.word	0x08005fc8
 8005a14:	08005f88 	.word	0x08005f88
 8005a18:	08005fec 	.word	0x08005fec
 8005a1c:	08005ff6 	.word	0x08005ff6
 8005a20:	00000000 	.word	0x00000000
 8005a24:	080057a7 	.word	0x080057a7
 8005a28:	08005ff2 	.word	0x08005ff2

08005a2c <_printf_common>:
 8005a2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005a30:	4616      	mov	r6, r2
 8005a32:	4699      	mov	r9, r3
 8005a34:	688a      	ldr	r2, [r1, #8]
 8005a36:	690b      	ldr	r3, [r1, #16]
 8005a38:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005a3c:	4293      	cmp	r3, r2
 8005a3e:	bfb8      	it	lt
 8005a40:	4613      	movlt	r3, r2
 8005a42:	6033      	str	r3, [r6, #0]
 8005a44:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005a48:	4607      	mov	r7, r0
 8005a4a:	460c      	mov	r4, r1
 8005a4c:	b10a      	cbz	r2, 8005a52 <_printf_common+0x26>
 8005a4e:	3301      	adds	r3, #1
 8005a50:	6033      	str	r3, [r6, #0]
 8005a52:	6823      	ldr	r3, [r4, #0]
 8005a54:	0699      	lsls	r1, r3, #26
 8005a56:	bf42      	ittt	mi
 8005a58:	6833      	ldrmi	r3, [r6, #0]
 8005a5a:	3302      	addmi	r3, #2
 8005a5c:	6033      	strmi	r3, [r6, #0]
 8005a5e:	6825      	ldr	r5, [r4, #0]
 8005a60:	f015 0506 	ands.w	r5, r5, #6
 8005a64:	d106      	bne.n	8005a74 <_printf_common+0x48>
 8005a66:	f104 0a19 	add.w	sl, r4, #25
 8005a6a:	68e3      	ldr	r3, [r4, #12]
 8005a6c:	6832      	ldr	r2, [r6, #0]
 8005a6e:	1a9b      	subs	r3, r3, r2
 8005a70:	42ab      	cmp	r3, r5
 8005a72:	dc26      	bgt.n	8005ac2 <_printf_common+0x96>
 8005a74:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005a78:	1e13      	subs	r3, r2, #0
 8005a7a:	6822      	ldr	r2, [r4, #0]
 8005a7c:	bf18      	it	ne
 8005a7e:	2301      	movne	r3, #1
 8005a80:	0692      	lsls	r2, r2, #26
 8005a82:	d42b      	bmi.n	8005adc <_printf_common+0xb0>
 8005a84:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005a88:	4649      	mov	r1, r9
 8005a8a:	4638      	mov	r0, r7
 8005a8c:	47c0      	blx	r8
 8005a8e:	3001      	adds	r0, #1
 8005a90:	d01e      	beq.n	8005ad0 <_printf_common+0xa4>
 8005a92:	6823      	ldr	r3, [r4, #0]
 8005a94:	68e5      	ldr	r5, [r4, #12]
 8005a96:	6832      	ldr	r2, [r6, #0]
 8005a98:	f003 0306 	and.w	r3, r3, #6
 8005a9c:	2b04      	cmp	r3, #4
 8005a9e:	bf08      	it	eq
 8005aa0:	1aad      	subeq	r5, r5, r2
 8005aa2:	68a3      	ldr	r3, [r4, #8]
 8005aa4:	6922      	ldr	r2, [r4, #16]
 8005aa6:	bf0c      	ite	eq
 8005aa8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005aac:	2500      	movne	r5, #0
 8005aae:	4293      	cmp	r3, r2
 8005ab0:	bfc4      	itt	gt
 8005ab2:	1a9b      	subgt	r3, r3, r2
 8005ab4:	18ed      	addgt	r5, r5, r3
 8005ab6:	2600      	movs	r6, #0
 8005ab8:	341a      	adds	r4, #26
 8005aba:	42b5      	cmp	r5, r6
 8005abc:	d11a      	bne.n	8005af4 <_printf_common+0xc8>
 8005abe:	2000      	movs	r0, #0
 8005ac0:	e008      	b.n	8005ad4 <_printf_common+0xa8>
 8005ac2:	2301      	movs	r3, #1
 8005ac4:	4652      	mov	r2, sl
 8005ac6:	4649      	mov	r1, r9
 8005ac8:	4638      	mov	r0, r7
 8005aca:	47c0      	blx	r8
 8005acc:	3001      	adds	r0, #1
 8005ace:	d103      	bne.n	8005ad8 <_printf_common+0xac>
 8005ad0:	f04f 30ff 	mov.w	r0, #4294967295
 8005ad4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005ad8:	3501      	adds	r5, #1
 8005ada:	e7c6      	b.n	8005a6a <_printf_common+0x3e>
 8005adc:	18e1      	adds	r1, r4, r3
 8005ade:	1c5a      	adds	r2, r3, #1
 8005ae0:	2030      	movs	r0, #48	; 0x30
 8005ae2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005ae6:	4422      	add	r2, r4
 8005ae8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005aec:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005af0:	3302      	adds	r3, #2
 8005af2:	e7c7      	b.n	8005a84 <_printf_common+0x58>
 8005af4:	2301      	movs	r3, #1
 8005af6:	4622      	mov	r2, r4
 8005af8:	4649      	mov	r1, r9
 8005afa:	4638      	mov	r0, r7
 8005afc:	47c0      	blx	r8
 8005afe:	3001      	adds	r0, #1
 8005b00:	d0e6      	beq.n	8005ad0 <_printf_common+0xa4>
 8005b02:	3601      	adds	r6, #1
 8005b04:	e7d9      	b.n	8005aba <_printf_common+0x8e>
	...

08005b08 <_printf_i>:
 8005b08:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005b0c:	7e0f      	ldrb	r7, [r1, #24]
 8005b0e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005b10:	2f78      	cmp	r7, #120	; 0x78
 8005b12:	4691      	mov	r9, r2
 8005b14:	4680      	mov	r8, r0
 8005b16:	460c      	mov	r4, r1
 8005b18:	469a      	mov	sl, r3
 8005b1a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005b1e:	d807      	bhi.n	8005b30 <_printf_i+0x28>
 8005b20:	2f62      	cmp	r7, #98	; 0x62
 8005b22:	d80a      	bhi.n	8005b3a <_printf_i+0x32>
 8005b24:	2f00      	cmp	r7, #0
 8005b26:	f000 80d8 	beq.w	8005cda <_printf_i+0x1d2>
 8005b2a:	2f58      	cmp	r7, #88	; 0x58
 8005b2c:	f000 80a3 	beq.w	8005c76 <_printf_i+0x16e>
 8005b30:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005b34:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005b38:	e03a      	b.n	8005bb0 <_printf_i+0xa8>
 8005b3a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005b3e:	2b15      	cmp	r3, #21
 8005b40:	d8f6      	bhi.n	8005b30 <_printf_i+0x28>
 8005b42:	a101      	add	r1, pc, #4	; (adr r1, 8005b48 <_printf_i+0x40>)
 8005b44:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005b48:	08005ba1 	.word	0x08005ba1
 8005b4c:	08005bb5 	.word	0x08005bb5
 8005b50:	08005b31 	.word	0x08005b31
 8005b54:	08005b31 	.word	0x08005b31
 8005b58:	08005b31 	.word	0x08005b31
 8005b5c:	08005b31 	.word	0x08005b31
 8005b60:	08005bb5 	.word	0x08005bb5
 8005b64:	08005b31 	.word	0x08005b31
 8005b68:	08005b31 	.word	0x08005b31
 8005b6c:	08005b31 	.word	0x08005b31
 8005b70:	08005b31 	.word	0x08005b31
 8005b74:	08005cc1 	.word	0x08005cc1
 8005b78:	08005be5 	.word	0x08005be5
 8005b7c:	08005ca3 	.word	0x08005ca3
 8005b80:	08005b31 	.word	0x08005b31
 8005b84:	08005b31 	.word	0x08005b31
 8005b88:	08005ce3 	.word	0x08005ce3
 8005b8c:	08005b31 	.word	0x08005b31
 8005b90:	08005be5 	.word	0x08005be5
 8005b94:	08005b31 	.word	0x08005b31
 8005b98:	08005b31 	.word	0x08005b31
 8005b9c:	08005cab 	.word	0x08005cab
 8005ba0:	682b      	ldr	r3, [r5, #0]
 8005ba2:	1d1a      	adds	r2, r3, #4
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	602a      	str	r2, [r5, #0]
 8005ba8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005bac:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005bb0:	2301      	movs	r3, #1
 8005bb2:	e0a3      	b.n	8005cfc <_printf_i+0x1f4>
 8005bb4:	6820      	ldr	r0, [r4, #0]
 8005bb6:	6829      	ldr	r1, [r5, #0]
 8005bb8:	0606      	lsls	r6, r0, #24
 8005bba:	f101 0304 	add.w	r3, r1, #4
 8005bbe:	d50a      	bpl.n	8005bd6 <_printf_i+0xce>
 8005bc0:	680e      	ldr	r6, [r1, #0]
 8005bc2:	602b      	str	r3, [r5, #0]
 8005bc4:	2e00      	cmp	r6, #0
 8005bc6:	da03      	bge.n	8005bd0 <_printf_i+0xc8>
 8005bc8:	232d      	movs	r3, #45	; 0x2d
 8005bca:	4276      	negs	r6, r6
 8005bcc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005bd0:	485e      	ldr	r0, [pc, #376]	; (8005d4c <_printf_i+0x244>)
 8005bd2:	230a      	movs	r3, #10
 8005bd4:	e019      	b.n	8005c0a <_printf_i+0x102>
 8005bd6:	680e      	ldr	r6, [r1, #0]
 8005bd8:	602b      	str	r3, [r5, #0]
 8005bda:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005bde:	bf18      	it	ne
 8005be0:	b236      	sxthne	r6, r6
 8005be2:	e7ef      	b.n	8005bc4 <_printf_i+0xbc>
 8005be4:	682b      	ldr	r3, [r5, #0]
 8005be6:	6820      	ldr	r0, [r4, #0]
 8005be8:	1d19      	adds	r1, r3, #4
 8005bea:	6029      	str	r1, [r5, #0]
 8005bec:	0601      	lsls	r1, r0, #24
 8005bee:	d501      	bpl.n	8005bf4 <_printf_i+0xec>
 8005bf0:	681e      	ldr	r6, [r3, #0]
 8005bf2:	e002      	b.n	8005bfa <_printf_i+0xf2>
 8005bf4:	0646      	lsls	r6, r0, #25
 8005bf6:	d5fb      	bpl.n	8005bf0 <_printf_i+0xe8>
 8005bf8:	881e      	ldrh	r6, [r3, #0]
 8005bfa:	4854      	ldr	r0, [pc, #336]	; (8005d4c <_printf_i+0x244>)
 8005bfc:	2f6f      	cmp	r7, #111	; 0x6f
 8005bfe:	bf0c      	ite	eq
 8005c00:	2308      	moveq	r3, #8
 8005c02:	230a      	movne	r3, #10
 8005c04:	2100      	movs	r1, #0
 8005c06:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005c0a:	6865      	ldr	r5, [r4, #4]
 8005c0c:	60a5      	str	r5, [r4, #8]
 8005c0e:	2d00      	cmp	r5, #0
 8005c10:	bfa2      	ittt	ge
 8005c12:	6821      	ldrge	r1, [r4, #0]
 8005c14:	f021 0104 	bicge.w	r1, r1, #4
 8005c18:	6021      	strge	r1, [r4, #0]
 8005c1a:	b90e      	cbnz	r6, 8005c20 <_printf_i+0x118>
 8005c1c:	2d00      	cmp	r5, #0
 8005c1e:	d04d      	beq.n	8005cbc <_printf_i+0x1b4>
 8005c20:	4615      	mov	r5, r2
 8005c22:	fbb6 f1f3 	udiv	r1, r6, r3
 8005c26:	fb03 6711 	mls	r7, r3, r1, r6
 8005c2a:	5dc7      	ldrb	r7, [r0, r7]
 8005c2c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005c30:	4637      	mov	r7, r6
 8005c32:	42bb      	cmp	r3, r7
 8005c34:	460e      	mov	r6, r1
 8005c36:	d9f4      	bls.n	8005c22 <_printf_i+0x11a>
 8005c38:	2b08      	cmp	r3, #8
 8005c3a:	d10b      	bne.n	8005c54 <_printf_i+0x14c>
 8005c3c:	6823      	ldr	r3, [r4, #0]
 8005c3e:	07de      	lsls	r6, r3, #31
 8005c40:	d508      	bpl.n	8005c54 <_printf_i+0x14c>
 8005c42:	6923      	ldr	r3, [r4, #16]
 8005c44:	6861      	ldr	r1, [r4, #4]
 8005c46:	4299      	cmp	r1, r3
 8005c48:	bfde      	ittt	le
 8005c4a:	2330      	movle	r3, #48	; 0x30
 8005c4c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005c50:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005c54:	1b52      	subs	r2, r2, r5
 8005c56:	6122      	str	r2, [r4, #16]
 8005c58:	f8cd a000 	str.w	sl, [sp]
 8005c5c:	464b      	mov	r3, r9
 8005c5e:	aa03      	add	r2, sp, #12
 8005c60:	4621      	mov	r1, r4
 8005c62:	4640      	mov	r0, r8
 8005c64:	f7ff fee2 	bl	8005a2c <_printf_common>
 8005c68:	3001      	adds	r0, #1
 8005c6a:	d14c      	bne.n	8005d06 <_printf_i+0x1fe>
 8005c6c:	f04f 30ff 	mov.w	r0, #4294967295
 8005c70:	b004      	add	sp, #16
 8005c72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005c76:	4835      	ldr	r0, [pc, #212]	; (8005d4c <_printf_i+0x244>)
 8005c78:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8005c7c:	6829      	ldr	r1, [r5, #0]
 8005c7e:	6823      	ldr	r3, [r4, #0]
 8005c80:	f851 6b04 	ldr.w	r6, [r1], #4
 8005c84:	6029      	str	r1, [r5, #0]
 8005c86:	061d      	lsls	r5, r3, #24
 8005c88:	d514      	bpl.n	8005cb4 <_printf_i+0x1ac>
 8005c8a:	07df      	lsls	r7, r3, #31
 8005c8c:	bf44      	itt	mi
 8005c8e:	f043 0320 	orrmi.w	r3, r3, #32
 8005c92:	6023      	strmi	r3, [r4, #0]
 8005c94:	b91e      	cbnz	r6, 8005c9e <_printf_i+0x196>
 8005c96:	6823      	ldr	r3, [r4, #0]
 8005c98:	f023 0320 	bic.w	r3, r3, #32
 8005c9c:	6023      	str	r3, [r4, #0]
 8005c9e:	2310      	movs	r3, #16
 8005ca0:	e7b0      	b.n	8005c04 <_printf_i+0xfc>
 8005ca2:	6823      	ldr	r3, [r4, #0]
 8005ca4:	f043 0320 	orr.w	r3, r3, #32
 8005ca8:	6023      	str	r3, [r4, #0]
 8005caa:	2378      	movs	r3, #120	; 0x78
 8005cac:	4828      	ldr	r0, [pc, #160]	; (8005d50 <_printf_i+0x248>)
 8005cae:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005cb2:	e7e3      	b.n	8005c7c <_printf_i+0x174>
 8005cb4:	0659      	lsls	r1, r3, #25
 8005cb6:	bf48      	it	mi
 8005cb8:	b2b6      	uxthmi	r6, r6
 8005cba:	e7e6      	b.n	8005c8a <_printf_i+0x182>
 8005cbc:	4615      	mov	r5, r2
 8005cbe:	e7bb      	b.n	8005c38 <_printf_i+0x130>
 8005cc0:	682b      	ldr	r3, [r5, #0]
 8005cc2:	6826      	ldr	r6, [r4, #0]
 8005cc4:	6961      	ldr	r1, [r4, #20]
 8005cc6:	1d18      	adds	r0, r3, #4
 8005cc8:	6028      	str	r0, [r5, #0]
 8005cca:	0635      	lsls	r5, r6, #24
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	d501      	bpl.n	8005cd4 <_printf_i+0x1cc>
 8005cd0:	6019      	str	r1, [r3, #0]
 8005cd2:	e002      	b.n	8005cda <_printf_i+0x1d2>
 8005cd4:	0670      	lsls	r0, r6, #25
 8005cd6:	d5fb      	bpl.n	8005cd0 <_printf_i+0x1c8>
 8005cd8:	8019      	strh	r1, [r3, #0]
 8005cda:	2300      	movs	r3, #0
 8005cdc:	6123      	str	r3, [r4, #16]
 8005cde:	4615      	mov	r5, r2
 8005ce0:	e7ba      	b.n	8005c58 <_printf_i+0x150>
 8005ce2:	682b      	ldr	r3, [r5, #0]
 8005ce4:	1d1a      	adds	r2, r3, #4
 8005ce6:	602a      	str	r2, [r5, #0]
 8005ce8:	681d      	ldr	r5, [r3, #0]
 8005cea:	6862      	ldr	r2, [r4, #4]
 8005cec:	2100      	movs	r1, #0
 8005cee:	4628      	mov	r0, r5
 8005cf0:	f7fa faf6 	bl	80002e0 <memchr>
 8005cf4:	b108      	cbz	r0, 8005cfa <_printf_i+0x1f2>
 8005cf6:	1b40      	subs	r0, r0, r5
 8005cf8:	6060      	str	r0, [r4, #4]
 8005cfa:	6863      	ldr	r3, [r4, #4]
 8005cfc:	6123      	str	r3, [r4, #16]
 8005cfe:	2300      	movs	r3, #0
 8005d00:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005d04:	e7a8      	b.n	8005c58 <_printf_i+0x150>
 8005d06:	6923      	ldr	r3, [r4, #16]
 8005d08:	462a      	mov	r2, r5
 8005d0a:	4649      	mov	r1, r9
 8005d0c:	4640      	mov	r0, r8
 8005d0e:	47d0      	blx	sl
 8005d10:	3001      	adds	r0, #1
 8005d12:	d0ab      	beq.n	8005c6c <_printf_i+0x164>
 8005d14:	6823      	ldr	r3, [r4, #0]
 8005d16:	079b      	lsls	r3, r3, #30
 8005d18:	d413      	bmi.n	8005d42 <_printf_i+0x23a>
 8005d1a:	68e0      	ldr	r0, [r4, #12]
 8005d1c:	9b03      	ldr	r3, [sp, #12]
 8005d1e:	4298      	cmp	r0, r3
 8005d20:	bfb8      	it	lt
 8005d22:	4618      	movlt	r0, r3
 8005d24:	e7a4      	b.n	8005c70 <_printf_i+0x168>
 8005d26:	2301      	movs	r3, #1
 8005d28:	4632      	mov	r2, r6
 8005d2a:	4649      	mov	r1, r9
 8005d2c:	4640      	mov	r0, r8
 8005d2e:	47d0      	blx	sl
 8005d30:	3001      	adds	r0, #1
 8005d32:	d09b      	beq.n	8005c6c <_printf_i+0x164>
 8005d34:	3501      	adds	r5, #1
 8005d36:	68e3      	ldr	r3, [r4, #12]
 8005d38:	9903      	ldr	r1, [sp, #12]
 8005d3a:	1a5b      	subs	r3, r3, r1
 8005d3c:	42ab      	cmp	r3, r5
 8005d3e:	dcf2      	bgt.n	8005d26 <_printf_i+0x21e>
 8005d40:	e7eb      	b.n	8005d1a <_printf_i+0x212>
 8005d42:	2500      	movs	r5, #0
 8005d44:	f104 0619 	add.w	r6, r4, #25
 8005d48:	e7f5      	b.n	8005d36 <_printf_i+0x22e>
 8005d4a:	bf00      	nop
 8005d4c:	08005ffd 	.word	0x08005ffd
 8005d50:	0800600e 	.word	0x0800600e

08005d54 <_read_r>:
 8005d54:	b538      	push	{r3, r4, r5, lr}
 8005d56:	4d07      	ldr	r5, [pc, #28]	; (8005d74 <_read_r+0x20>)
 8005d58:	4604      	mov	r4, r0
 8005d5a:	4608      	mov	r0, r1
 8005d5c:	4611      	mov	r1, r2
 8005d5e:	2200      	movs	r2, #0
 8005d60:	602a      	str	r2, [r5, #0]
 8005d62:	461a      	mov	r2, r3
 8005d64:	f7fb f9a3 	bl	80010ae <_read>
 8005d68:	1c43      	adds	r3, r0, #1
 8005d6a:	d102      	bne.n	8005d72 <_read_r+0x1e>
 8005d6c:	682b      	ldr	r3, [r5, #0]
 8005d6e:	b103      	cbz	r3, 8005d72 <_read_r+0x1e>
 8005d70:	6023      	str	r3, [r4, #0]
 8005d72:	bd38      	pop	{r3, r4, r5, pc}
 8005d74:	2400411c 	.word	0x2400411c

08005d78 <_fstat_r>:
 8005d78:	b538      	push	{r3, r4, r5, lr}
 8005d7a:	4d07      	ldr	r5, [pc, #28]	; (8005d98 <_fstat_r+0x20>)
 8005d7c:	2300      	movs	r3, #0
 8005d7e:	4604      	mov	r4, r0
 8005d80:	4608      	mov	r0, r1
 8005d82:	4611      	mov	r1, r2
 8005d84:	602b      	str	r3, [r5, #0]
 8005d86:	f7fb f9bb 	bl	8001100 <_fstat>
 8005d8a:	1c43      	adds	r3, r0, #1
 8005d8c:	d102      	bne.n	8005d94 <_fstat_r+0x1c>
 8005d8e:	682b      	ldr	r3, [r5, #0]
 8005d90:	b103      	cbz	r3, 8005d94 <_fstat_r+0x1c>
 8005d92:	6023      	str	r3, [r4, #0]
 8005d94:	bd38      	pop	{r3, r4, r5, pc}
 8005d96:	bf00      	nop
 8005d98:	2400411c 	.word	0x2400411c

08005d9c <_isatty_r>:
 8005d9c:	b538      	push	{r3, r4, r5, lr}
 8005d9e:	4d06      	ldr	r5, [pc, #24]	; (8005db8 <_isatty_r+0x1c>)
 8005da0:	2300      	movs	r3, #0
 8005da2:	4604      	mov	r4, r0
 8005da4:	4608      	mov	r0, r1
 8005da6:	602b      	str	r3, [r5, #0]
 8005da8:	f7fb f9ba 	bl	8001120 <_isatty>
 8005dac:	1c43      	adds	r3, r0, #1
 8005dae:	d102      	bne.n	8005db6 <_isatty_r+0x1a>
 8005db0:	682b      	ldr	r3, [r5, #0]
 8005db2:	b103      	cbz	r3, 8005db6 <_isatty_r+0x1a>
 8005db4:	6023      	str	r3, [r4, #0]
 8005db6:	bd38      	pop	{r3, r4, r5, pc}
 8005db8:	2400411c 	.word	0x2400411c

08005dbc <_init>:
 8005dbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005dbe:	bf00      	nop
 8005dc0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005dc2:	bc08      	pop	{r3}
 8005dc4:	469e      	mov	lr, r3
 8005dc6:	4770      	bx	lr

08005dc8 <_fini>:
 8005dc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005dca:	bf00      	nop
 8005dcc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005dce:	bc08      	pop	{r3}
 8005dd0:	469e      	mov	lr, r3
 8005dd2:	4770      	bx	lr
