#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Nov 10 13:33:39 2020
# Process ID: 15380
# Current directory: C:/verilog_v3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7692 C:\verilog_v3\verilog_v2.xpr
# Log file: C:/verilog_v3/vivado.log
# Journal file: C:/verilog_v3\vivado.jou
#-----------------------------------------------------------
Sourcing tcl script 'C:/Users/Harisankar Sadasivan/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'
start_gui
open_project C:/verilog_v3/verilog_v2.xpr
WARNING: [Board 49-91] Board repository path '{C:Xilinxivado-boards-masterivado-boards-master
ewoard_files"}' does not exist, it will not be used to search board files.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/Harisankar Sadasivan/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store'.
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/verilog_v3/{C:Xilinx'.
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/verilog_v3/ivado-boards-master'.
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/verilog_v3/ivado-boards-master'.
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/verilog_v3/ewoard_files"}'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 712.906 ; gain = 74.699
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE
ERROR: [VRFC 10-4982] syntax error near ')' [C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv:42]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sDTW
ERROR: [VRFC 10-1280] procedural assignment to a non-register stop_bits is not permitted, left-hand side should be reg/integer/time/genvar [C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv:143]
ERROR: [VRFC 10-2865] module 'sDTW' ignored due to previous errors [C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv:9]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sDTW
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
"xelab -wto 89d7605952a24057b2151880802bfea9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 89d7605952a24057b2151880802bfea9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 'left' [C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 'diag' [C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv:49]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv" Line 9. Module sDTW_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PE
Compiling module xil_defaultlib.sDTW_default
Compiling module xil_defaultlib.testbench
WARNING: [XSIM 43-3373] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv" Line 89. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv" Line 103. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Nov 10 13:38:58 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Nov 10 13:38:58 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 730.516 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 9000000ns
////////////////////////////////////////////////
//          Running Squal Testbench             //
////////////////////////////////////////////////
file opened succesfully: -20000
ptr=     -20000
file opened succesfully: -19999
xsim: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 828.152 ; gain = 80.590
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 9000000ns
launch_simulation: Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 828.152 ; gain = 97.637
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 828.152 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sDTW
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
"xelab -wto 89d7605952a24057b2151880802bfea9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 89d7605952a24057b2151880802bfea9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 'left' [C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 'diag' [C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv:49]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv" Line 9. Module sDTW_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PE
Compiling module xil_defaultlib.sDTW_default
Compiling module xil_defaultlib.testbench
WARNING: [XSIM 43-3373] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv" Line 89. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv" Line 103. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 9000000ns
////////////////////////////////////////////////
//          Running Squal Testbench             //
////////////////////////////////////////////////
file opened succesfully: -20000
ptr=     -20000
file opened succesfully: -19999
Test			FAILED! result = 1 expected =   0
511
$finish called at time : 205 ns : File "C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv" Line 173
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 828.152 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 9000000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 828.152 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sDTW
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
"xelab -wto 89d7605952a24057b2151880802bfea9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 89d7605952a24057b2151880802bfea9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 'left' [C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 'diag' [C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv:49]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv" Line 9. Module sDTW_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PE
Compiling module xil_defaultlib.sDTW_default
Compiling module xil_defaultlib.testbench
WARNING: [XSIM 43-3373] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv" Line 89. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv" Line 103. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 828.152 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 9000000ns
////////////////////////////////////////////////
//          Running Squal Testbench             //
////////////////////////////////////////////////
file opened succesfully: -20000
ptr=     -20000
file opened succesfully: -19999
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 873.656 ; gain = 45.504
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 873.656 ; gain = 45.504
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 9000000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 873.656 ; gain = 45.504
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
ERROR: [VRFC 10-3506] macro 'DATA_OUT_WIDTH' causes infinite loop [C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv:26]
ERROR: [VRFC 10-3506] macro 'DATA_OUT_WIDTH' causes infinite loop [C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv:28]
ERROR: [VRFC 10-3506] macro 'DATA_OUT_WIDTH' causes infinite loop [C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv:30]
ERROR: [VRFC 10-3506] macro 'DATA_OUT_WIDTH' causes infinite loop [C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv:32]
ERROR: [VRFC 10-3506] macro 'DATA_OUT_WIDTH' causes infinite loop [C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv:34]
ERROR: [VRFC 10-3506] macro 'MAX_VAL' causes infinite loop [C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv:170]
WARNING: [VRFC 10-3522] missing or empty argument against format specification for 'display' [C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv:170]
ERROR: [VRFC 10-2865] module 'testbench' ignored due to previous errors [C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv:9]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
ERROR: [VRFC 10-2989] 'REF_MAX_LEN' is not declared [C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv:26]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv:26]
ERROR: [VRFC 10-2989] 'REF_MAX_LEN' is not declared [C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv:28]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv:28]
ERROR: [VRFC 10-2989] 'REF_MAX_LEN' is not declared [C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv:30]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv:30]
ERROR: [VRFC 10-2989] 'REF_MAX_LEN' is not declared [C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv:32]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv:32]
ERROR: [VRFC 10-2989] 'REF_MAX_LEN' is not declared [C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv:34]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv:34]
ERROR: [VRFC 10-2989] 'REF_MAX_LEN' is not declared [C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv:170]
ERROR: [VRFC 10-2865] module 'testbench' ignored due to previous errors [C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv:9]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sDTW
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
"xelab -wto 89d7605952a24057b2151880802bfea9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 89d7605952a24057b2151880802bfea9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 17 for port 'left' [C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 17 for port 'diag' [C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv:49]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv" Line 9. Module sDTW_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PE
Compiling module xil_defaultlib.sDTW_default
Compiling module xil_defaultlib.testbench
WARNING: [XSIM 43-3373] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv" Line 89. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv" Line 103. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 898.523 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 9000000ns
////////////////////////////////////////////////
//          Running Squal Testbench             //
////////////////////////////////////////////////
file opened succesfully: -20000
ptr=     -20000
file opened succesfully: -19999
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 945.504 ; gain = 46.980
xsim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 945.504 ; gain = 46.980
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 9000000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:25 . Memory (MB): peak = 945.504 ; gain = 46.980
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property BOARD_PART_REPO_PATHS {{C:/Users/Harisankar Sadasivan/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store} C:/verilog_v3/{C:Xilinxivado-boards-masterivado-boards-master C:/verilog_v3/ewoard_files"}} [current_project]
set_param board.repoPaths {{C:/Users/Harisankar Sadasivan/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store} C:/verilog_v3/{C:Xilinxivado-boards-masterivado-boards-master C:/verilog_v3/ewoard_files"}}
set_property part xc7a200tsbv484-1 [current_project]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/verilog_v3/verilog_v2.srcs/sources_1/new/constants.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/verilog_v3/verilog_v2.srcs/sources_1/new/constants.vh:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
set_property BOARD_PART_REPO_PATHS {{C:/Users/Harisankar Sadasivan/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store} C:/verilog_v3/{C:Xilinxivado-boards-masterivado-boards-master C:/verilog_v3/ewoard_files"}} [current_project]
set_param board.repoPaths {{C:/Users/Harisankar Sadasivan/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store} C:/verilog_v3/{C:Xilinxivado-boards-masterivado-boards-master C:/verilog_v3/ewoard_files"}}
create_ip -name div_gen -vendor xilinx.com -library ip -version 5.1 -module_name div_gen_0 -dir c:/verilog_v3/verilog_v2.srcs/sources_1/ip
set_property -dict [list CONFIG.algorithm_type {Radix2} CONFIG.divisor_width {13} CONFIG.fractional_width {2} CONFIG.dividend_and_quotient_width {16} CONFIG.divisor_width {13} CONFIG.remainder_type {Fractional} CONFIG.fractional_width {2} CONFIG.operand_sign {Signed} CONFIG.latency {22}] [get_ips div_gen_0]
generate_target {instantiation_template} [get_files c:/verilog_v3/verilog_v2.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'div_gen_0'...
set_property generate_synth_checkpoint false [get_files  c:/verilog_v3/verilog_v2.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
generate_target all [get_files  c:/verilog_v3/verilog_v2.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'div_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'div_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'div_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'div_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'div_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'div_gen_0'...
export_ip_user_files -of_objects [get_files c:/verilog_v3/verilog_v2.srcs/sources_1/ip/div_gen_0/div_gen_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/verilog_v3/verilog_v2.srcs/sources_1/ip/div_gen_0/div_gen_0.xci] -directory C:/verilog_v3/verilog_v2.ip_user_files/sim_scripts -ip_user_files_dir C:/verilog_v3/verilog_v2.ip_user_files -ipstatic_source_dir C:/verilog_v3/verilog_v2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/verilog_v3/verilog_v2.cache/compile_simlib/modelsim} {questa=C:/verilog_v3/verilog_v2.cache/compile_simlib/questa} {riviera=C:/verilog_v3/verilog_v2.cache/compile_simlib/riviera} {activehdl=C:/verilog_v3/verilog_v2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.dividend_and_quotient_width {21} CONFIG.divisor_width {13} CONFIG.fractional_width {2} CONFIG.latency {27}] [get_ips div_gen_0]
generate_target all [get_files  c:/verilog_v3/verilog_v2.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'div_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'div_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'div_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'div_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'div_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'div_gen_0'...
export_ip_user_files -of_objects [get_files c:/verilog_v3/verilog_v2.srcs/sources_1/ip/div_gen_0/div_gen_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/verilog_v3/verilog_v2.srcs/sources_1/ip/div_gen_0/div_gen_0.xci] -directory C:/verilog_v3/verilog_v2.ip_user_files/sim_scripts -ip_user_files_dir C:/verilog_v3/verilog_v2.ip_user_files -ipstatic_source_dir C:/verilog_v3/verilog_v2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/verilog_v3/verilog_v2.cache/compile_simlib/modelsim} {questa=C:/verilog_v3/verilog_v2.cache/compile_simlib/questa} {riviera=C:/verilog_v3/verilog_v2.cache/compile_simlib/riviera} {activehdl=C:/verilog_v3/verilog_v2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.dividend_and_quotient_width {23} CONFIG.divisor_width {13} CONFIG.fractional_width {2} CONFIG.latency {29}] [get_ips div_gen_0]
generate_target all [get_files  c:/verilog_v3/verilog_v2.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'div_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'div_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'div_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'div_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'div_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'div_gen_0'...
export_ip_user_files -of_objects [get_files c:/verilog_v3/verilog_v2.srcs/sources_1/ip/div_gen_0/div_gen_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/verilog_v3/verilog_v2.srcs/sources_1/ip/div_gen_0/div_gen_0.xci] -directory C:/verilog_v3/verilog_v2.ip_user_files/sim_scripts -ip_user_files_dir C:/verilog_v3/verilog_v2.ip_user_files -ipstatic_source_dir C:/verilog_v3/verilog_v2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/verilog_v3/verilog_v2.cache/compile_simlib/modelsim} {questa=C:/verilog_v3/verilog_v2.cache/compile_simlib/questa} {riviera=C:/verilog_v3/verilog_v2.cache/compile_simlib/riviera} {activehdl=C:/verilog_v3/verilog_v2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name div_gen -vendor xilinx.com -library ip -version 5.1 -module_name div_gen_1 -dir c:/verilog_v3/verilog_v2.srcs/sources_1/ip
set_property -dict [list CONFIG.dividend_and_quotient_width {21} CONFIG.divisor_width {13} CONFIG.operand_sign {Unsigned} CONFIG.fractional_width {13} CONFIG.latency {23}] [get_ips div_gen_1]
generate_target {instantiation_template} [get_files c:/verilog_v3/verilog_v2.srcs/sources_1/ip/div_gen_1/div_gen_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'div_gen_1'...
set_property generate_synth_checkpoint false [get_files  c:/verilog_v3/verilog_v2.srcs/sources_1/ip/div_gen_1/div_gen_1.xci]
generate_target all [get_files  c:/verilog_v3/verilog_v2.srcs/sources_1/ip/div_gen_1/div_gen_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'div_gen_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'div_gen_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'div_gen_1'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'div_gen_1'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'div_gen_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'div_gen_1'...
export_ip_user_files -of_objects [get_files c:/verilog_v3/verilog_v2.srcs/sources_1/ip/div_gen_1/div_gen_1.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/verilog_v3/verilog_v2.srcs/sources_1/ip/div_gen_1/div_gen_1.xci] -directory C:/verilog_v3/verilog_v2.ip_user_files/sim_scripts -ip_user_files_dir C:/verilog_v3/verilog_v2.ip_user_files -ipstatic_source_dir C:/verilog_v3/verilog_v2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/verilog_v3/verilog_v2.cache/compile_simlib/modelsim} {questa=C:/verilog_v3/verilog_v2.cache/compile_simlib/questa} {riviera=C:/verilog_v3/verilog_v2.cache/compile_simlib/riviera} {activehdl=C:/verilog_v3/verilog_v2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.dividend_and_quotient_width {21} CONFIG.remainder_type {Remainder} CONFIG.operand_sign {Unsigned} CONFIG.divisor_width {13} CONFIG.fractional_width {13} CONFIG.latency {23}] [get_ips div_gen_0]
generate_target all [get_files  c:/verilog_v3/verilog_v2.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'div_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'div_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'div_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'div_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'div_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'div_gen_0'...
export_ip_user_files -of_objects [get_files c:/verilog_v3/verilog_v2.srcs/sources_1/ip/div_gen_0/div_gen_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/verilog_v3/verilog_v2.srcs/sources_1/ip/div_gen_0/div_gen_0.xci] -directory C:/verilog_v3/verilog_v2.ip_user_files/sim_scripts -ip_user_files_dir C:/verilog_v3/verilog_v2.ip_user_files -ipstatic_source_dir C:/verilog_v3/verilog_v2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/verilog_v3/verilog_v2.cache/compile_simlib/modelsim} {questa=C:/verilog_v3/verilog_v2.cache/compile_simlib/questa} {riviera=C:/verilog_v3/verilog_v2.cache/compile_simlib/riviera} {activehdl=C:/verilog_v3/verilog_v2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name div_gen -vendor xilinx.com -library ip -version 5.1 -module_name div_gen_2 -dir c:/verilog_v3/verilog_v2.srcs/sources_1/ip
set_property -dict [list CONFIG.dividend_and_quotient_width {14} CONFIG.divisor_width {5} CONFIG.operand_sign {Unsigned} CONFIG.fractional_width {5} CONFIG.latency {16}] [get_ips div_gen_2]
generate_target {instantiation_template} [get_files c:/verilog_v3/verilog_v2.srcs/sources_1/ip/div_gen_2/div_gen_2.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'div_gen_2'...
set_property generate_synth_checkpoint false [get_files  c:/verilog_v3/verilog_v2.srcs/sources_1/ip/div_gen_2/div_gen_2.xci]
generate_target all [get_files  c:/verilog_v3/verilog_v2.srcs/sources_1/ip/div_gen_2/div_gen_2.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'div_gen_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'div_gen_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'div_gen_2'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'div_gen_2'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'div_gen_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'div_gen_2'...
export_ip_user_files -of_objects [get_files c:/verilog_v3/verilog_v2.srcs/sources_1/ip/div_gen_2/div_gen_2.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/verilog_v3/verilog_v2.srcs/sources_1/ip/div_gen_2/div_gen_2.xci] -directory C:/verilog_v3/verilog_v2.ip_user_files/sim_scripts -ip_user_files_dir C:/verilog_v3/verilog_v2.ip_user_files -ipstatic_source_dir C:/verilog_v3/verilog_v2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/verilog_v3/verilog_v2.cache/compile_simlib/modelsim} {questa=C:/verilog_v3/verilog_v2.cache/compile_simlib/questa} {riviera=C:/verilog_v3/verilog_v2.cache/compile_simlib/riviera} {activehdl=C:/verilog_v3/verilog_v2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.dividend_and_quotient_width {15} CONFIG.divisor_width {5} CONFIG.fractional_width {5} CONFIG.latency {17}] [get_ips div_gen_2]
generate_target all [get_files  c:/verilog_v3/verilog_v2.srcs/sources_1/ip/div_gen_2/div_gen_2.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'div_gen_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'div_gen_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'div_gen_2'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'div_gen_2'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'div_gen_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'div_gen_2'...
export_ip_user_files -of_objects [get_files c:/verilog_v3/verilog_v2.srcs/sources_1/ip/div_gen_2/div_gen_2.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/verilog_v3/verilog_v2.srcs/sources_1/ip/div_gen_2/div_gen_2.xci] -directory C:/verilog_v3/verilog_v2.ip_user_files/sim_scripts -ip_user_files_dir C:/verilog_v3/verilog_v2.ip_user_files -ipstatic_source_dir C:/verilog_v3/verilog_v2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/verilog_v3/verilog_v2.cache/compile_simlib/modelsim} {questa=C:/verilog_v3/verilog_v2.cache/compile_simlib/questa} {riviera=C:/verilog_v3/verilog_v2.cache/compile_simlib/riviera} {activehdl=C:/verilog_v3/verilog_v2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.dividend_and_quotient_width {14} CONFIG.divisor_width {5} CONFIG.fractional_width {5} CONFIG.latency {16}] [get_ips div_gen_2]
generate_target all [get_files  c:/verilog_v3/verilog_v2.srcs/sources_1/ip/div_gen_2/div_gen_2.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'div_gen_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'div_gen_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'div_gen_2'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'div_gen_2'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'div_gen_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'div_gen_2'...
export_ip_user_files -of_objects [get_files c:/verilog_v3/verilog_v2.srcs/sources_1/ip/div_gen_2/div_gen_2.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/verilog_v3/verilog_v2.srcs/sources_1/ip/div_gen_2/div_gen_2.xci] -directory C:/verilog_v3/verilog_v2.ip_user_files/sim_scripts -ip_user_files_dir C:/verilog_v3/verilog_v2.ip_user_files -ipstatic_source_dir C:/verilog_v3/verilog_v2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/verilog_v3/verilog_v2.cache/compile_simlib/modelsim} {questa=C:/verilog_v3/verilog_v2.cache/compile_simlib/questa} {riviera=C:/verilog_v3/verilog_v2.cache/compile_simlib/riviera} {activehdl=C:/verilog_v3/verilog_v2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.dividend_and_quotient_width {13} CONFIG.divisor_width {5} CONFIG.fractional_width {5} CONFIG.latency {15}] [get_ips div_gen_2]
generate_target all [get_files  c:/verilog_v3/verilog_v2.srcs/sources_1/ip/div_gen_2/div_gen_2.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'div_gen_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'div_gen_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'div_gen_2'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'div_gen_2'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'div_gen_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'div_gen_2'...
export_ip_user_files -of_objects [get_files c:/verilog_v3/verilog_v2.srcs/sources_1/ip/div_gen_2/div_gen_2.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/verilog_v3/verilog_v2.srcs/sources_1/ip/div_gen_2/div_gen_2.xci] -directory C:/verilog_v3/verilog_v2.ip_user_files/sim_scripts -ip_user_files_dir C:/verilog_v3/verilog_v2.ip_user_files -ipstatic_source_dir C:/verilog_v3/verilog_v2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/verilog_v3/verilog_v2.cache/compile_simlib/modelsim} {questa=C:/verilog_v3/verilog_v2.cache/compile_simlib/questa} {riviera=C:/verilog_v3/verilog_v2.cache/compile_simlib/riviera} {activehdl=C:/verilog_v3/verilog_v2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name div_gen -vendor xilinx.com -library ip -version 5.1 -module_name div_gen_3 -dir c:/verilog_v3/verilog_v2.srcs/sources_1/ip
set_property -dict [list CONFIG.divisor_width {13} CONFIG.operand_sign {Unsigned} CONFIG.fractional_width {13} CONFIG.latency {18}] [get_ips div_gen_3]
generate_target {instantiation_template} [get_files c:/verilog_v3/verilog_v2.srcs/sources_1/ip/div_gen_3/div_gen_3.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'div_gen_3'...
set_property generate_synth_checkpoint false [get_files  c:/verilog_v3/verilog_v2.srcs/sources_1/ip/div_gen_3/div_gen_3.xci]
generate_target all [get_files  c:/verilog_v3/verilog_v2.srcs/sources_1/ip/div_gen_3/div_gen_3.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'div_gen_3'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'div_gen_3'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'div_gen_3'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'div_gen_3'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'div_gen_3'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'div_gen_3'...
export_ip_user_files -of_objects [get_files c:/verilog_v3/verilog_v2.srcs/sources_1/ip/div_gen_3/div_gen_3.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/verilog_v3/verilog_v2.srcs/sources_1/ip/div_gen_3/div_gen_3.xci] -directory C:/verilog_v3/verilog_v2.ip_user_files/sim_scripts -ip_user_files_dir C:/verilog_v3/verilog_v2.ip_user_files -ipstatic_source_dir C:/verilog_v3/verilog_v2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/verilog_v3/verilog_v2.cache/compile_simlib/modelsim} {questa=C:/verilog_v3/verilog_v2.cache/compile_simlib/questa} {riviera=C:/verilog_v3/verilog_v2.cache/compile_simlib/riviera} {activehdl=C:/verilog_v3/verilog_v2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name div_gen -vendor xilinx.com -library ip -version 5.1 -module_name div_gen_4 -dir c:/verilog_v3/verilog_v2.srcs/sources_1/ip
set_property -dict [list CONFIG.dividend_and_quotient_width {19} CONFIG.divisor_width {13} CONFIG.operand_sign {Unsigned} CONFIG.fractional_width {13} CONFIG.latency {21}] [get_ips div_gen_4]
generate_target {instantiation_template} [get_files c:/verilog_v3/verilog_v2.srcs/sources_1/ip/div_gen_4/div_gen_4.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'div_gen_4'...
set_property generate_synth_checkpoint false [get_files  c:/verilog_v3/verilog_v2.srcs/sources_1/ip/div_gen_4/div_gen_4.xci]
generate_target all [get_files  c:/verilog_v3/verilog_v2.srcs/sources_1/ip/div_gen_4/div_gen_4.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'div_gen_4'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'div_gen_4'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'div_gen_4'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'div_gen_4'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'div_gen_4'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'div_gen_4'...
export_ip_user_files -of_objects [get_files c:/verilog_v3/verilog_v2.srcs/sources_1/ip/div_gen_4/div_gen_4.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/verilog_v3/verilog_v2.srcs/sources_1/ip/div_gen_4/div_gen_4.xci] -directory C:/verilog_v3/verilog_v2.ip_user_files/sim_scripts -ip_user_files_dir C:/verilog_v3/verilog_v2.ip_user_files -ipstatic_source_dir C:/verilog_v3/verilog_v2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/verilog_v3/verilog_v2.cache/compile_simlib/modelsim} {questa=C:/verilog_v3/verilog_v2.cache/compile_simlib/questa} {riviera=C:/verilog_v3/verilog_v2.cache/compile_simlib/riviera} {activehdl=C:/verilog_v3/verilog_v2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files c:/verilog_v3/verilog_v2.srcs/sources_1/ip/div_gen_3/div_gen_3.xci] -no_script -reset -force -quiet
remove_files  c:/verilog_v3/verilog_v2.srcs/sources_1/ip/div_gen_3/div_gen_3.xci
file delete -force c:/verilog_v3/verilog_v2.srcs/sources_1/ip/div_gen_3
create_ip -name mult_gen -vendor xilinx.com -library ip -version 12.0 -module_name mult_gen_0 -dir c:/verilog_v3/verilog_v2.srcs/sources_1/ip
set_property -dict [list CONFIG.PortAType {Unsigned} CONFIG.PortAWidth {8} CONFIG.PortBType {Unsigned} CONFIG.PortBWidth {8} CONFIG.Multiplier_Construction {Use_LUTs} CONFIG.OutputWidthHigh {15} CONFIG.PipeStages {3}] [get_ips mult_gen_0]
generate_target {instantiation_template} [get_files c:/verilog_v3/verilog_v2.srcs/sources_1/ip/mult_gen_0_1/mult_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'mult_gen_0'...
set_property generate_synth_checkpoint false [get_files  c:/verilog_v3/verilog_v2.srcs/sources_1/ip/mult_gen_0_1/mult_gen_0.xci]
generate_target all [get_files  c:/verilog_v3/verilog_v2.srcs/sources_1/ip/mult_gen_0_1/mult_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'mult_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mult_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mult_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'mult_gen_0'...
export_ip_user_files -of_objects [get_files c:/verilog_v3/verilog_v2.srcs/sources_1/ip/mult_gen_0_1/mult_gen_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/verilog_v3/verilog_v2.srcs/sources_1/ip/mult_gen_0_1/mult_gen_0.xci] -directory C:/verilog_v3/verilog_v2.ip_user_files/sim_scripts -ip_user_files_dir C:/verilog_v3/verilog_v2.ip_user_files -ipstatic_source_dir C:/verilog_v3/verilog_v2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/verilog_v3/verilog_v2.cache/compile_simlib/modelsim} {questa=C:/verilog_v3/verilog_v2.cache/compile_simlib/questa} {riviera=C:/verilog_v3/verilog_v2.cache/compile_simlib/riviera} {activehdl=C:/verilog_v3/verilog_v2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.dividend_and_quotient_width {29} CONFIG.divisor_width {13} CONFIG.fractional_width {13} CONFIG.latency {31}] [get_ips div_gen_4]
generate_target all [get_files  c:/verilog_v3/verilog_v2.srcs/sources_1/ip/div_gen_4/div_gen_4.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'div_gen_4'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'div_gen_4'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'div_gen_4'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'div_gen_4'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'div_gen_4'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'div_gen_4'...
export_ip_user_files -of_objects [get_files c:/verilog_v3/verilog_v2.srcs/sources_1/ip/div_gen_4/div_gen_4.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/verilog_v3/verilog_v2.srcs/sources_1/ip/div_gen_4/div_gen_4.xci] -directory C:/verilog_v3/verilog_v2.ip_user_files/sim_scripts -ip_user_files_dir C:/verilog_v3/verilog_v2.ip_user_files -ipstatic_source_dir C:/verilog_v3/verilog_v2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/verilog_v3/verilog_v2.cache/compile_simlib/modelsim} {questa=C:/verilog_v3/verilog_v2.cache/compile_simlib/questa} {riviera=C:/verilog_v3/verilog_v2.cache/compile_simlib/riviera} {activehdl=C:/verilog_v3/verilog_v2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property is_enabled false [get_files  {c:/verilog_v3/verilog_v2.srcs/sources_1/ip/div_gen_0/div_gen_0.xci c:/verilog_v3/verilog_v2.srcs/sources_1/ip/div_gen_1/div_gen_1.xci c:/verilog_v3/verilog_v2.srcs/sources_1/ip/div_gen_2/div_gen_2.xci c:/verilog_v3/verilog_v2.srcs/sources_1/ip/div_gen_4/div_gen_4.xci c:/verilog_v3/verilog_v2.srcs/sources_1/ip/mult_gen_0_1/mult_gen_0.xci}]
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1153.152 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sDTW
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
"xelab -wto 89d7605952a24057b2151880802bfea9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 89d7605952a24057b2151880802bfea9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 13 for port 'left' [C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 13 for port 'diag' [C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv:50]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'query' [C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv:52]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'op_reference' [C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv:58]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'ip_reference' [C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv:73]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'query' [C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv:74]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'op_reference' [C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv:80]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv" Line 9. Module sDTW_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PE
Compiling module xil_defaultlib.sDTW_default
Compiling module xil_defaultlib.testbench
WARNING: [XSIM 43-3373] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv" Line 91. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv" Line 106. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Nov 11 21:36:57 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 11 21:36:57 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1153.152 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 9000000ns
////////////////////////////////////////////////
//          Running Squal Testbench             //
////////////////////////////////////////////////
file opened succesfully: -20000
ptr=     -20000
file opened succesfully: -19999
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1153.152 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 9000000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 1153.152 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sDTW
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
"xelab -wto 89d7605952a24057b2151880802bfea9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 89d7605952a24057b2151880802bfea9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 13 for port 'left' [C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 13 for port 'diag' [C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv:50]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'query' [C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv:52]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'query' [C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv:74]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv" Line 9. Module sDTW_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PE
Compiling module xil_defaultlib.sDTW_default
Compiling module xil_defaultlib.testbench
WARNING: [XSIM 43-3373] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv" Line 91. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv" Line 106. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 9000000ns
////////////////////////////////////////////////
//          Running Squal Testbench             //
////////////////////////////////////////////////
file opened succesfully: -20000
ptr=     -20000
file opened succesfully: -19999
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1153.152 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 9000000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1153.152 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sDTW
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
"xelab -wto 89d7605952a24057b2151880802bfea9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 89d7605952a24057b2151880802bfea9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 13 for port 'left' [C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 13 for port 'diag' [C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv:50]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'query' [C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv:52]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'query' [C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv:74]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv" Line 9. Module sDTW_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PE
Compiling module xil_defaultlib.sDTW_default
Compiling module xil_defaultlib.testbench
WARNING: [XSIM 43-3373] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv" Line 91. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv" Line 106. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 9000000ns
////////////////////////////////////////////////
//          Running Squal Testbench             //
////////////////////////////////////////////////
file opened succesfully: -20000
ptr=     -20000
file opened succesfully: -19999
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1153.152 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 9000000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1153.152 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE
ERROR: [VRFC 10-4982] syntax error near ')' [C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv:44]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sDTW
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
"xelab -wto 89d7605952a24057b2151880802bfea9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 89d7605952a24057b2151880802bfea9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 13 for port 'left' [C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 13 for port 'diag' [C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv:50]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'query' [C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv:52]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'query' [C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv:74]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv" Line 9. Module sDTW_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PE
Compiling module xil_defaultlib.sDTW_default
Compiling module xil_defaultlib.testbench
WARNING: [XSIM 43-3373] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv" Line 91. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv" Line 106. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 9000000ns
////////////////////////////////////////////////
//          Running Squal Testbench             //
////////////////////////////////////////////////
file opened succesfully: -20000
ptr=     -20000
file opened succesfully: -19999
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1379.699 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 9000000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 1379.699 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
ERROR: [VRFC 10-4982] syntax error near 'ed' [C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv:46]
ERROR: [VRFC 10-2865] module 'testbench' ignored due to previous errors [C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv:9]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sDTW
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
"xelab -wto 89d7605952a24057b2151880802bfea9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 89d7605952a24057b2151880802bfea9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'op_reference' [C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv:62]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 13 for port 'left' [C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 13 for port 'diag' [C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv:51]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'query' [C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv:53]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'query' [C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv:75]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv" Line 9. Module sDTW_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PE
Compiling module xil_defaultlib.sDTW_default
Compiling module xil_defaultlib.testbench
WARNING: [XSIM 43-3373] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv" Line 92. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv" Line 107. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 9000000ns
////////////////////////////////////////////////
//          Running Squal Testbench             //
////////////////////////////////////////////////
file opened succesfully: -20000
ptr=     -20000
file opened succesfully: -19999
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1380.234 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 9000000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 1380.234 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sDTW
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
"xelab -wto 89d7605952a24057b2151880802bfea9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 89d7605952a24057b2151880802bfea9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'op_reference' [C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv:62]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 13 for port 'left' [C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv:49]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 13 for port 'diag' [C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv:52]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'query' [C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv:54]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'query' [C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv:76]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv" Line 9. Module sDTW_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PE
Compiling module xil_defaultlib.sDTW_default
Compiling module xil_defaultlib.testbench
WARNING: [XSIM 43-3373] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv" Line 93. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv" Line 108. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 9000000ns
////////////////////////////////////////////////
//          Running Squal Testbench             //
////////////////////////////////////////////////
file opened succesfully: -20000
ptr=     -20000
file opened succesfully: -19999
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1380.234 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 9000000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 1380.234 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sDTW
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
"xelab -wto 89d7605952a24057b2151880802bfea9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 89d7605952a24057b2151880802bfea9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'op_reference' [C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv:63]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 13 for port 'left' [C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 13 for port 'diag' [C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv:53]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv" Line 9. Module sDTW_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PE
Compiling module xil_defaultlib.sDTW_default
Compiling module xil_defaultlib.testbench
WARNING: [XSIM 43-3373] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv" Line 94. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv" Line 109. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 9000000ns
////////////////////////////////////////////////
//          Running Squal Testbench             //
////////////////////////////////////////////////
file opened succesfully: -20000
ptr=     -20000
file opened succesfully: -19999
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1380.438 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 9000000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 1380.438 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sDTW
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
"xelab -wto 89d7605952a24057b2151880802bfea9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 89d7605952a24057b2151880802bfea9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'op_reference' [C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv:63]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 13 for port 'left' [C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 13 for port 'diag' [C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv:53]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv" Line 9. Module sDTW_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PE
Compiling module xil_defaultlib.sDTW_default
Compiling module xil_defaultlib.testbench
WARNING: [XSIM 43-3373] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv" Line 94. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv" Line 109. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 9000000ns
////////////////////////////////////////////////
//          Running Squal Testbench             //
////////////////////////////////////////////////
file opened succesfully: -20000
ptr=     -20000
file opened succesfully: -19999
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1382.160 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 9000000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 1382.160 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sDTW
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
"xelab -wto 89d7605952a24057b2151880802bfea9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 89d7605952a24057b2151880802bfea9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'op_reference' [C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv:63]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'l_query' [C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv:64]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 13 for port 'left' [C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 13 for port 'diag' [C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv:53]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv" Line 9. Module sDTW_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PE
Compiling module xil_defaultlib.sDTW_default
Compiling module xil_defaultlib.testbench
WARNING: [XSIM 43-3373] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv" Line 94. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv" Line 109. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 9000000ns
////////////////////////////////////////////////
//          Running Squal Testbench             //
////////////////////////////////////////////////
file opened succesfully: -20000
ptr=     -20000
file opened succesfully: -19999
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1383.320 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 9000000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1383.320 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sDTW
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
"xelab -wto 89d7605952a24057b2151880802bfea9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 89d7605952a24057b2151880802bfea9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 13 for port 'left' [C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 13 for port 'diag' [C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv:53]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv" Line 9. Module sDTW_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PE
Compiling module xil_defaultlib.sDTW_default
Compiling module xil_defaultlib.testbench
WARNING: [XSIM 43-3373] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv" Line 94. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv" Line 109. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 9000000ns
////////////////////////////////////////////////
//          Running Squal Testbench             //
////////////////////////////////////////////////
file opened succesfully: -20000
ptr=     -20000
file opened succesfully: -19999
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1384.820 ; gain = 1.500
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 9000000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 1384.820 ; gain = 1.500
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sDTW
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
"xelab -wto 89d7605952a24057b2151880802bfea9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 89d7605952a24057b2151880802bfea9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 17 for port 'left' [C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 17 for port 'diag' [C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv:53]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv" Line 9. Module sDTW_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PE
Compiling module xil_defaultlib.sDTW_default
Compiling module xil_defaultlib.testbench
WARNING: [XSIM 43-3373] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv" Line 94. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv" Line 109. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1384.820 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 9000000ns
////////////////////////////////////////////////
//          Running Squal Testbench             //
////////////////////////////////////////////////
file opened succesfully: -20000
ptr=     -20000
file opened succesfully: -19999
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:29 . Memory (MB): peak = 1498.605 ; gain = 113.785
xsim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:33 . Memory (MB): peak = 1498.605 ; gain = 113.785
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 9000000ns
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:44 . Memory (MB): peak = 1498.605 ; gain = 113.785
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sDTW
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
"xelab -wto 89d7605952a24057b2151880802bfea9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 89d7605952a24057b2151880802bfea9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 17 for port 'left' [C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 17 for port 'diag' [C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv:53]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv" Line 9. Module sDTW_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PE
Compiling module xil_defaultlib.sDTW_default
Compiling module xil_defaultlib.testbench
WARNING: [XSIM 43-3373] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv" Line 94. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv" Line 109. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1627.793 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 9000000ns
////////////////////////////////////////////////
//          Running Squal Testbench             //
////////////////////////////////////////////////
file opened succesfully: -20000
ptr=     -20000
file opened succesfully: -19999
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:31 . Memory (MB): peak = 1627.793 ; gain = 0.000
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:34 . Memory (MB): peak = 1627.793 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 9000000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:44 . Memory (MB): peak = 1627.793 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sDTW
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
"xelab -wto 89d7605952a24057b2151880802bfea9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 89d7605952a24057b2151880802bfea9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 13 for port 'left' [C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 13 for port 'diag' [C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv:53]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv" Line 9. Module sDTW_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PE
Compiling module xil_defaultlib.sDTW_default
Compiling module xil_defaultlib.testbench
WARNING: [XSIM 43-3373] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv" Line 94. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv" Line 109. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 9000000ns
////////////////////////////////////////////////
//          Running Squal Testbench             //
////////////////////////////////////////////////
file opened succesfully: -20000
ptr=     -20000
file opened succesfully: -19999
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1627.793 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 9000000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1627.793 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sDTW
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
"xelab -wto 89d7605952a24057b2151880802bfea9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 89d7605952a24057b2151880802bfea9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'left' [C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'diag' [C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv:53]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv" Line 9. Module sDTW_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PE
Compiling module xil_defaultlib.sDTW_default
Compiling module xil_defaultlib.testbench
WARNING: [XSIM 43-3373] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv" Line 94. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv" Line 109. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 9000000ns
////////////////////////////////////////////////
//          Running Squal Testbench             //
////////////////////////////////////////////////
file opened succesfully: -20000
ptr=     -20000
file opened succesfully: -19999
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1627.793 ; gain = 0.000
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1627.793 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 9000000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1627.793 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sDTW
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
"xelab -wto 89d7605952a24057b2151880802bfea9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 89d7605952a24057b2151880802bfea9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'left' [C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'diag' [C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv:53]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv" Line 9. Module sDTW_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PE
Compiling module xil_defaultlib.sDTW_default
Compiling module xil_defaultlib.testbench
WARNING: [XSIM 43-3373] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv" Line 94. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv" Line 109. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 9000000ns
////////////////////////////////////////////////
//          Running Squal Testbench             //
////////////////////////////////////////////////
file opened succesfully: -20000
ptr=     -20000
file opened succesfully: -19999
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1627.793 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 9000000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1627.793 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sDTW
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
"xelab -wto 89d7605952a24057b2151880802bfea9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 89d7605952a24057b2151880802bfea9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'op_ref' on this module [C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv:66]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1627.793 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sDTW
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
"xelab -wto 89d7605952a24057b2151880802bfea9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 89d7605952a24057b2151880802bfea9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'left' [C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv:51]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'diag' [C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv:54]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv" Line 9. Module sDTW_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PE
Compiling module xil_defaultlib.sDTW_default
Compiling module xil_defaultlib.testbench
WARNING: [XSIM 43-3373] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv" Line 96. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv" Line 111. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 9000000ns
////////////////////////////////////////////////
//          Running Squal Testbench             //
////////////////////////////////////////////////
file opened succesfully: -20000
ptr=     -20000
file opened succesfully: -19999
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1627.793 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 9000000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 1627.793 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sDTW
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
"xelab -wto 89d7605952a24057b2151880802bfea9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 89d7605952a24057b2151880802bfea9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'left' [C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv:51]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'diag' [C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv:54]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv" Line 9. Module sDTW_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PE
Compiling module xil_defaultlib.sDTW_default
Compiling module xil_defaultlib.testbench
WARNING: [XSIM 43-3373] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv" Line 96. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv" Line 111. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 9000000ns
////////////////////////////////////////////////
//          Running Squal Testbench             //
////////////////////////////////////////////////
file opened succesfully: -20000
ptr=     -20000
file opened succesfully: -19999
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1627.793 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 9000000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1627.793 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sDTW
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
"xelab -wto 89d7605952a24057b2151880802bfea9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 89d7605952a24057b2151880802bfea9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'left' [C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv:51]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'diag' [C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv:54]
ERROR: [VRFC 10-3818] variable 'ip_reference_r' is driven by invalid combination of procedural drivers [C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv:61]
WARNING: [VRFC 10-2921] 'ip_reference_r' driven by this always_ff block should not be driven by any other process [C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv:101]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1627.793 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sDTW
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
"xelab -wto 89d7605952a24057b2151880802bfea9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 89d7605952a24057b2151880802bfea9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'left' [C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv:51]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'diag' [C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv:54]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv" Line 9. Module sDTW_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PE
Compiling module xil_defaultlib.sDTW_default
Compiling module xil_defaultlib.testbench
WARNING: [XSIM 43-3373] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv" Line 96. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv" Line 111. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 9000000ns
////////////////////////////////////////////////
//          Running Squal Testbench             //
////////////////////////////////////////////////
file opened succesfully: -20000
ptr=     -20000
file opened succesfully: -19999
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1627.793 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 9000000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 1627.793 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sDTW
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
"xelab -wto 89d7605952a24057b2151880802bfea9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 89d7605952a24057b2151880802bfea9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'left' [C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv:52]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'diag' [C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv:55]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv" Line 9. Module sDTW_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PE
Compiling module xil_defaultlib.sDTW_default
Compiling module xil_defaultlib.testbench
WARNING: [XSIM 43-3373] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv" Line 98. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv" Line 113. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 9000000ns
////////////////////////////////////////////////
//          Running Squal Testbench             //
////////////////////////////////////////////////
file opened succesfully: -20000
ptr=     -20000
file opened succesfully: -19999
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1627.793 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 9000000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 1627.793 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sDTW
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
"xelab -wto 89d7605952a24057b2151880802bfea9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 89d7605952a24057b2151880802bfea9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'left' [C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv:52]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'diag' [C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv:55]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv" Line 9. Module sDTW_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PE
Compiling module xil_defaultlib.sDTW_default
Compiling module xil_defaultlib.testbench
WARNING: [XSIM 43-3373] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv" Line 98. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv" Line 113. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 9000000ns
////////////////////////////////////////////////
//          Running Squal Testbench             //
////////////////////////////////////////////////
file opened succesfully: -20000
ptr=     -20000
file opened succesfully: -19999
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1627.793 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 9000000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1627.793 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sDTW
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
"xelab -wto 89d7605952a24057b2151880802bfea9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 89d7605952a24057b2151880802bfea9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'left' [C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv:52]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'diag' [C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv:55]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv" Line 9. Module sDTW_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PE
Compiling module xil_defaultlib.sDTW_default
Compiling module xil_defaultlib.testbench
WARNING: [XSIM 43-3373] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv" Line 98. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv" Line 113. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 9000000ns
////////////////////////////////////////////////
//          Running Squal Testbench             //
////////////////////////////////////////////////
file opened succesfully: -20000
ptr=     -20000
file opened succesfully: -19999
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1627.793 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 9000000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 1627.793 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sDTW
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
"xelab -wto 89d7605952a24057b2151880802bfea9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 89d7605952a24057b2151880802bfea9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'left' [C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv:52]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'diag' [C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv:55]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv" Line 9. Module sDTW_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PE
Compiling module xil_defaultlib.sDTW_default
Compiling module xil_defaultlib.testbench
WARNING: [XSIM 43-3373] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv" Line 98. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv" Line 113. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 9000000ns
////////////////////////////////////////////////
//          Running Squal Testbench             //
////////////////////////////////////////////////
file opened succesfully: -20000
ptr=     -20000
file opened succesfully: -19999
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1627.793 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 9000000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1627.793 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sDTW
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
"xelab -wto 89d7605952a24057b2151880802bfea9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 89d7605952a24057b2151880802bfea9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'left' [C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv:52]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'diag' [C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv:55]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv" Line 9. Module sDTW_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PE
Compiling module xil_defaultlib.sDTW_default
Compiling module xil_defaultlib.testbench
WARNING: [XSIM 43-3373] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv" Line 98. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv" Line 113. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 9000000ns
////////////////////////////////////////////////
//          Running Squal Testbench             //
////////////////////////////////////////////////
file opened succesfully: -20000
ptr=     -20000
file opened succesfully: -19999
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1789.840 ; gain = 0.156
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 9000000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1789.840 ; gain = 0.156
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sDTW
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
"xelab -wto 89d7605952a24057b2151880802bfea9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 89d7605952a24057b2151880802bfea9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 17 for port 'left' [C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv:52]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 17 for port 'diag' [C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv:55]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv" Line 9. Module sDTW_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PE
Compiling module xil_defaultlib.sDTW_default
Compiling module xil_defaultlib.testbench
WARNING: [XSIM 43-3373] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv" Line 98. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv" Line 113. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1789.840 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/verilog_v3/verilog_v2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 9000000ns
////////////////////////////////////////////////
//          Running Squal Testbench             //
////////////////////////////////////////////////
file opened succesfully: -20000
ptr=     -20000
file opened succesfully: -19999
run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:33 . Memory (MB): peak = 1789.840 ; gain = 0.000
xsim: Time (s): cpu = 00:00:16 ; elapsed = 00:00:36 . Memory (MB): peak = 1789.840 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 9000000ns
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:00:47 . Memory (MB): peak = 1789.840 ; gain = 0.000
