# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../cv03_testBench.srcs/sources_1/imports/new/ALU.vhd" \
"../../../../cv03_testBench.srcs/sim_1/new/TB_ALU.vhd" \

# Do not sort compile order
nosort
