{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1566335907927 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1566335907934 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 20 18:18:27 2019 " "Processing started: Tue Aug 20 18:18:27 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1566335907934 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566335907934 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processador -c processador " "Command: quartus_map --read_settings_files=on --write_settings_files=off processador -c processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566335907934 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1566335908386 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1566335908386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/dualregfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/dualregfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dualregfile-DualRegFile64 " "Found design unit 1: dualregfile-DualRegFile64" {  } { { "src/dualregfile.vhd" "" { Text "C:/Users/MateusVendramini/projects/orgarq2/exp1/src/dualregfile.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566335919661 ""} { "Info" "ISGN_ENTITY_NAME" "1 dualregfile " "Found entity 1: dualregfile" {  } { { "src/dualregfile.vhd" "" { Text "C:/Users/MateusVendramini/projects/orgarq2/exp1/src/dualregfile.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566335919661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566335919661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/signextend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/signextend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signExtend-combinational " "Found design unit 1: signExtend-combinational" {  } { { "src/signExtend.vhd" "" { Text "C:/Users/MateusVendramini/projects/orgarq2/exp1/src/signExtend.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566335919672 ""} { "Info" "ISGN_ENTITY_NAME" "1 signExtend " "Found entity 1: signExtend" {  } { { "src/signExtend.vhd" "" { Text "C:/Users/MateusVendramini/projects/orgarq2/exp1/src/signExtend.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566335919672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566335919672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/shiftleft2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/shiftleft2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftleft2-structural " "Found design unit 1: shiftleft2-structural" {  } { { "src/shiftleft2.vhd" "" { Text "C:/Users/MateusVendramini/projects/orgarq2/exp1/src/shiftleft2.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566335919681 ""} { "Info" "ISGN_ENTITY_NAME" "1 shiftleft2 " "Found entity 1: shiftleft2" {  } { { "src/shiftleft2.vhd" "" { Text "C:/Users/MateusVendramini/projects/orgarq2/exp1/src/shiftleft2.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566335919681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566335919681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-vendorfree " "Found design unit 1: rom-vendorfree" {  } { { "src/rom.vhd" "" { Text "C:/Users/MateusVendramini/projects/orgarq2/exp1/src/rom.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566335919696 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "src/rom.vhd" "" { Text "C:/Users/MateusVendramini/projects/orgarq2/exp1/src/rom.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566335919696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566335919696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-flipflop " "Found design unit 1: reg-flipflop" {  } { { "src/reg.vhd" "" { Text "C:/Users/MateusVendramini/projects/orgarq2/exp1/src/reg.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566335919709 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "src/reg.vhd" "" { Text "C:/Users/MateusVendramini/projects/orgarq2/exp1/src/reg.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566335919709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566335919709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-vendorfree " "Found design unit 1: ram-vendorfree" {  } { { "src/ram.vhd" "" { Text "C:/Users/MateusVendramini/projects/orgarq2/exp1/src/ram.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566335919715 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "src/ram.vhd" "" { Text "C:/Users/MateusVendramini/projects/orgarq2/exp1/src/ram.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566335919715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566335919715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mux2to1.vhd 8 1 " "Found 8 design units, including 1 entities, in source file src/mux2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1-whenelse " "Found design unit 1: mux2to1-whenelse" {  } { { "src/mux2to1.vhd" "" { Text "C:/Users/MateusVendramini/projects/orgarq2/exp1/src/mux2to1.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566335919724 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mux2to1-withselect " "Found design unit 2: mux2to1-withselect" {  } { { "src/mux2to1.vhd" "" { Text "C:/Users/MateusVendramini/projects/orgarq2/exp1/src/mux2to1.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566335919724 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 mux2to1-struct " "Found design unit 3: mux2to1-struct" {  } { { "src/mux2to1.vhd" "" { Text "C:/Users/MateusVendramini/projects/orgarq2/exp1/src/mux2to1.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566335919724 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 mux2to1-structvec " "Found design unit 4: mux2to1-structvec" {  } { { "src/mux2to1.vhd" "" { Text "C:/Users/MateusVendramini/projects/orgarq2/exp1/src/mux2to1.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566335919724 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 mux2to1-structgen " "Found design unit 5: mux2to1-structgen" {  } { { "src/mux2to1.vhd" "" { Text "C:/Users/MateusVendramini/projects/orgarq2/exp1/src/mux2to1.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566335919724 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 mux2to1-proccase " "Found design unit 6: mux2to1-proccase" {  } { { "src/mux2to1.vhd" "" { Text "C:/Users/MateusVendramini/projects/orgarq2/exp1/src/mux2to1.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566335919724 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 mux2to1-procif " "Found design unit 7: mux2to1-procif" {  } { { "src/mux2to1.vhd" "" { Text "C:/Users/MateusVendramini/projects/orgarq2/exp1/src/mux2to1.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566335919724 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "src/mux2to1.vhd" "" { Text "C:/Users/MateusVendramini/projects/orgarq2/exp1/src/mux2to1.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566335919724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566335919724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-functional " "Found design unit 1: alu-functional" {  } { { "src/alu.vhd" "" { Text "C:/Users/MateusVendramini/projects/orgarq2/exp1/src/alu.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566335919734 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "src/alu.vhd" "" { Text "C:/Users/MateusVendramini/projects/orgarq2/exp1/src/alu.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566335919734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566335919734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fluxo_de_dados.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/fluxo_de_dados.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_path-arch " "Found design unit 1: data_path-arch" {  } { { "src/fluxo_de_dados.vhd" "" { Text "C:/Users/MateusVendramini/projects/orgarq2/exp1/src/fluxo_de_dados.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566335919739 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_path " "Found entity 1: data_path" {  } { { "src/fluxo_de_dados.vhd" "" { Text "C:/Users/MateusVendramini/projects/orgarq2/exp1/src/fluxo_de_dados.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566335919739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566335919739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/processador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/processador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processor-arch " "Found design unit 1: processor-arch" {  } { { "src/processador.vhd" "" { Text "C:/Users/MateusVendramini/projects/orgarq2/exp1/src/processador.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566335919746 ""} { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "src/processador.vhd" "" { Text "C:/Users/MateusVendramini/projects/orgarq2/exp1/src/processador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566335919746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566335919746 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "data_path " "Elaborating entity \"data_path\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1566335919876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:add_component " "Elaborating entity \"alu\" for hierarchy \"alu:add_component\"" {  } { { "src/fluxo_de_dados.vhd" "add_component" { Text "C:/Users/MateusVendramini/projects/orgarq2/exp1/src/fluxo_de_dados.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566335919975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom rom:instruction_memory_component " "Elaborating entity \"rom\" for hierarchy \"rom:instruction_memory_component\"" {  } { { "src/fluxo_de_dados.vhd" "instruction_memory_component" { Text "C:/Users/MateusVendramini/projects/orgarq2/exp1/src/fluxo_de_dados.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566335919989 ""}
{ "Warning" "WVRFX_VHDL_CONST_VALUE_OVERFLOW" "rom.vhd(20) " "VHDL warning at rom.vhd(20): constant value overflow" {  } { { "src/rom.vhd" "" { Text "C:/Users/MateusVendramini/projects/orgarq2/exp1/src/rom.vhd" 20 0 0 } }  } 0 10639 "VHDL warning at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1566335919996 "|data_path|rom:instruction_memory_component"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "rom.vhd(21) " "VHDL Subtype or Type Declaration warning at rom.vhd(21): subtype or type has null range" {  } { { "src/rom.vhd" "" { Text "C:/Users/MateusVendramini/projects/orgarq2/exp1/src/rom.vhd" 21 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1566335919996 "|data_path|rom:instruction_memory_component"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 mux2to1:mux_instr_reg_component " "Elaborating entity \"mux2to1\" for hierarchy \"mux2to1:mux_instr_reg_component\"" {  } { { "src/fluxo_de_dados.vhd" "mux_instr_reg_component" { Text "C:/Users/MateusVendramini/projects/orgarq2/exp1/src/fluxo_de_dados.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566335919998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signExtend signExtend:sign_extend_component " "Elaborating entity \"signExtend\" for hierarchy \"signExtend:sign_extend_component\"" {  } { { "src/fluxo_de_dados.vhd" "sign_extend_component" { Text "C:/Users/MateusVendramini/projects/orgarq2/exp1/src/fluxo_de_dados.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566335920003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftleft2 shiftleft2:shiftleft2_component " "Elaborating entity \"shiftleft2\" for hierarchy \"shiftleft2:shiftleft2_component\"" {  } { { "src/fluxo_de_dados.vhd" "shiftleft2_component" { Text "C:/Users/MateusVendramini/projects/orgarq2/exp1/src/fluxo_de_dados.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566335920011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 mux2to1:mux_add1_add2_component " "Elaborating entity \"mux2to1\" for hierarchy \"mux2to1:mux_add1_add2_component\"" {  } { { "src/fluxo_de_dados.vhd" "mux_add1_add2_component" { Text "C:/Users/MateusVendramini/projects/orgarq2/exp1/src/fluxo_de_dados.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566335920024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:data_memory_component " "Elaborating entity \"ram\" for hierarchy \"ram:data_memory_component\"" {  } { { "src/fluxo_de_dados.vhd" "data_memory_component" { Text "C:/Users/MateusVendramini/projects/orgarq2/exp1/src/fluxo_de_dados.vhd" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566335920036 ""}
{ "Warning" "WVRFX_VHDL_CONST_VALUE_OVERFLOW" "ram.vhd(20) " "VHDL warning at ram.vhd(20): constant value overflow" {  } { { "src/ram.vhd" "" { Text "C:/Users/MateusVendramini/projects/orgarq2/exp1/src/ram.vhd" 20 0 0 } }  } 0 10639 "VHDL warning at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1566335920048 "|data_path|ram:data_memory_component"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "ram.vhd(21) " "VHDL Subtype or Type Declaration warning at ram.vhd(21): subtype or type has null range" {  } { { "src/ram.vhd" "" { Text "C:/Users/MateusVendramini/projects/orgarq2/exp1/src/ram.vhd" 21 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1566335920048 "|data_path|ram:data_memory_component"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg reg:pc_component " "Elaborating entity \"reg\" for hierarchy \"reg:pc_component\"" {  } { { "src/fluxo_de_dados.vhd" "pc_component" { Text "C:/Users/MateusVendramini/projects/orgarq2/exp1/src/fluxo_de_dados.vhd" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566335920051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dualregfile dualregfile:dual_reg_file " "Elaborating entity \"dualregfile\" for hierarchy \"dualregfile:dual_reg_file\"" {  } { { "src/fluxo_de_dados.vhd" "dual_reg_file" { Text "C:/Users/MateusVendramini/projects/orgarq2/exp1/src/fluxo_de_dados.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566335920056 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ram dualregfile.vhd(79) " "VHDL Process Statement warning at dualregfile.vhd(79): signal \"ram\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/dualregfile.vhd" "" { Text "C:/Users/MateusVendramini/projects/orgarq2/exp1/src/dualregfile.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1566335920084 "|data_path|dualregfile:dual_reg_file"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enda_reg dualregfile.vhd(80) " "VHDL Process Statement warning at dualregfile.vhd(80): signal \"enda_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/dualregfile.vhd" "" { Text "C:/Users/MateusVendramini/projects/orgarq2/exp1/src/dualregfile.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1566335920084 "|data_path|dualregfile:dual_reg_file"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ram dualregfile.vhd(81) " "VHDL Process Statement warning at dualregfile.vhd(81): signal \"ram\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/dualregfile.vhd" "" { Text "C:/Users/MateusVendramini/projects/orgarq2/exp1/src/dualregfile.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1566335920084 "|data_path|dualregfile:dual_reg_file"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "endb_reg dualregfile.vhd(82) " "VHDL Process Statement warning at dualregfile.vhd(82): signal \"endb_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/dualregfile.vhd" "" { Text "C:/Users/MateusVendramini/projects/orgarq2/exp1/src/dualregfile.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1566335920084 "|data_path|dualregfile:dual_reg_file"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "dualregfile:dual_reg_file\|ram " "RAM logic \"dualregfile:dual_reg_file\|ram\" is uninferred due to asynchronous read logic" {  } { { "src/dualregfile.vhd" "ram" { Text "C:/Users/MateusVendramini/projects/orgarq2/exp1/src/dualregfile.vhd" 57 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1566335921262 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "ram:data_memory_component\|mem " "RAM logic \"ram:data_memory_component\|mem\" is uninferred due to asynchronous read logic" {  } { { "src/ram.vhd" "mem" { Text "C:/Users/MateusVendramini/projects/orgarq2/exp1/src/ram.vhd" 22 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1566335921262 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1566335921262 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "instruction31to21\[0\] GND " "Pin \"instruction31to21\[0\]\" is stuck at GND" {  } { { "src/fluxo_de_dados.vhd" "" { Text "C:/Users/MateusVendramini/projects/orgarq2/exp1/src/fluxo_de_dados.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1566335921816 "|data_path|instruction31to21[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction31to21\[1\] GND " "Pin \"instruction31to21\[1\]\" is stuck at GND" {  } { { "src/fluxo_de_dados.vhd" "" { Text "C:/Users/MateusVendramini/projects/orgarq2/exp1/src/fluxo_de_dados.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1566335921816 "|data_path|instruction31to21[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction31to21\[2\] GND " "Pin \"instruction31to21\[2\]\" is stuck at GND" {  } { { "src/fluxo_de_dados.vhd" "" { Text "C:/Users/MateusVendramini/projects/orgarq2/exp1/src/fluxo_de_dados.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1566335921816 "|data_path|instruction31to21[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction31to21\[3\] GND " "Pin \"instruction31to21\[3\]\" is stuck at GND" {  } { { "src/fluxo_de_dados.vhd" "" { Text "C:/Users/MateusVendramini/projects/orgarq2/exp1/src/fluxo_de_dados.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1566335921816 "|data_path|instruction31to21[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction31to21\[4\] GND " "Pin \"instruction31to21\[4\]\" is stuck at GND" {  } { { "src/fluxo_de_dados.vhd" "" { Text "C:/Users/MateusVendramini/projects/orgarq2/exp1/src/fluxo_de_dados.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1566335921816 "|data_path|instruction31to21[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction31to21\[5\] GND " "Pin \"instruction31to21\[5\]\" is stuck at GND" {  } { { "src/fluxo_de_dados.vhd" "" { Text "C:/Users/MateusVendramini/projects/orgarq2/exp1/src/fluxo_de_dados.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1566335921816 "|data_path|instruction31to21[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction31to21\[6\] GND " "Pin \"instruction31to21\[6\]\" is stuck at GND" {  } { { "src/fluxo_de_dados.vhd" "" { Text "C:/Users/MateusVendramini/projects/orgarq2/exp1/src/fluxo_de_dados.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1566335921816 "|data_path|instruction31to21[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction31to21\[7\] GND " "Pin \"instruction31to21\[7\]\" is stuck at GND" {  } { { "src/fluxo_de_dados.vhd" "" { Text "C:/Users/MateusVendramini/projects/orgarq2/exp1/src/fluxo_de_dados.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1566335921816 "|data_path|instruction31to21[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction31to21\[8\] GND " "Pin \"instruction31to21\[8\]\" is stuck at GND" {  } { { "src/fluxo_de_dados.vhd" "" { Text "C:/Users/MateusVendramini/projects/orgarq2/exp1/src/fluxo_de_dados.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1566335921816 "|data_path|instruction31to21[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction31to21\[9\] GND " "Pin \"instruction31to21\[9\]\" is stuck at GND" {  } { { "src/fluxo_de_dados.vhd" "" { Text "C:/Users/MateusVendramini/projects/orgarq2/exp1/src/fluxo_de_dados.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1566335921816 "|data_path|instruction31to21[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction31to21\[10\] GND " "Pin \"instruction31to21\[10\]\" is stuck at GND" {  } { { "src/fluxo_de_dados.vhd" "" { Text "C:/Users/MateusVendramini/projects/orgarq2/exp1/src/fluxo_de_dados.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1566335921816 "|data_path|instruction31to21[10]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1566335921816 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1566335921937 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2112 " "2112 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1566335922273 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1566335922929 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566335922929 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "src/fluxo_de_dados.vhd" "" { Text "C:/Users/MateusVendramini/projects/orgarq2/exp1/src/fluxo_de_dados.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1566335923758 "|data_path|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg2loc " "No output dependent on input pin \"reg2loc\"" {  } { { "src/fluxo_de_dados.vhd" "" { Text "C:/Users/MateusVendramini/projects/orgarq2/exp1/src/fluxo_de_dados.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1566335923758 "|data_path|reg2loc"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "uncondBranch " "No output dependent on input pin \"uncondBranch\"" {  } { { "src/fluxo_de_dados.vhd" "" { Text "C:/Users/MateusVendramini/projects/orgarq2/exp1/src/fluxo_de_dados.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1566335923758 "|data_path|uncondBranch"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "branch " "No output dependent on input pin \"branch\"" {  } { { "src/fluxo_de_dados.vhd" "" { Text "C:/Users/MateusVendramini/projects/orgarq2/exp1/src/fluxo_de_dados.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1566335923758 "|data_path|branch"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memRead " "No output dependent on input pin \"memRead\"" {  } { { "src/fluxo_de_dados.vhd" "" { Text "C:/Users/MateusVendramini/projects/orgarq2/exp1/src/fluxo_de_dados.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1566335923758 "|data_path|memRead"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "regWrite " "No output dependent on input pin \"regWrite\"" {  } { { "src/fluxo_de_dados.vhd" "" { Text "C:/Users/MateusVendramini/projects/orgarq2/exp1/src/fluxo_de_dados.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1566335923758 "|data_path|regWrite"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memToReg " "No output dependent on input pin \"memToReg\"" {  } { { "src/fluxo_de_dados.vhd" "" { Text "C:/Users/MateusVendramini/projects/orgarq2/exp1/src/fluxo_de_dados.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1566335923758 "|data_path|memToReg"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memWrite " "No output dependent on input pin \"memWrite\"" {  } { { "src/fluxo_de_dados.vhd" "" { Text "C:/Users/MateusVendramini/projects/orgarq2/exp1/src/fluxo_de_dados.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1566335923758 "|data_path|memWrite"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "aluSrc " "No output dependent on input pin \"aluSrc\"" {  } { { "src/fluxo_de_dados.vhd" "" { Text "C:/Users/MateusVendramini/projects/orgarq2/exp1/src/fluxo_de_dados.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1566335923758 "|data_path|aluSrc"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "src/fluxo_de_dados.vhd" "" { Text "C:/Users/MateusVendramini/projects/orgarq2/exp1/src/fluxo_de_dados.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1566335923758 "|data_path|clock"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1566335923758 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "27 " "Implemented 27 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1566335923761 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1566335923761 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1566335923761 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1566335923761 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4859 " "Peak virtual memory: 4859 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1566335923824 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 20 18:18:43 2019 " "Processing ended: Tue Aug 20 18:18:43 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1566335923824 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1566335923824 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1566335923824 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1566335923824 ""}
