
sample_usbx_device_mass_storage.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009fcc  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000cc  0800a19c  0800a19c  0001a19c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a268  0800a268  000201a0  2**0
                  CONTENTS
  4 .ARM          00000008  0800a268  0800a268  0001a268  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a270  0800a270  000201a0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a270  0800a270  0001a270  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a274  0800a274  0001a274  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001a0  20000000  0800a278  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000031e4  200001a0  200001a0  000201a0  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20003384  20003384  000201a0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201a0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0014b2b3  00000000  00000000  000201d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0001804a  00000000  00000000  0016b483  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000021a0  00000000  00000000  001834d0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00002848  00000000  00000000  00185670  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0004a006  00000000  00000000  00187eb8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0004f884  00000000  00000000  001d1ebe  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00144dad  00000000  00000000  00221742  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      000000fa  00000000  00000000  003664ef  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004940  00000000  00000000  003665ec  2**2
                  CONTENTS, READONLY, DEBUGGING
 21 .debug_loc    000194eb  00000000  00000000  0036af2c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001a0 	.word	0x200001a0
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800a184 	.word	0x0800a184

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001a4 	.word	0x200001a4
 800020c:	0800a184 	.word	0x0800a184

08000210 <OTG_HS_IRQHandler>:
.thumb_func
OTG_HS_IRQHandler:
@ VOID UsbInterruptHandler (VOID)
@ {
@
        PUSH    {lr}
 8000210:	b500      	push	{lr}
        BL      _ux_dcd_stm32_interrupt_handler
 8000212:	f001 fbed 	bl	80019f0 <_ux_dcd_stm32_interrupt_handler>
        POP     {lr}
 8000216:	f85d eb04 	ldr.w	lr, [sp], #4
        BX      LR
 800021a:	4770      	bx	lr

0800021c <OTG_FS_IRQHandler>:
.thumb_func
OTG_FS_IRQHandler:
@ VOID UsbInterruptHandler (VOID)
@ {
@
        PUSH    {lr}
 800021c:	b500      	push	{lr}
        BL      _ux_dcd_stm32_interrupt_handler
 800021e:	f001 fbe7 	bl	80019f0 <_ux_dcd_stm32_interrupt_handler>
        POP     {lr}
 8000222:	f85d eb04 	ldr.w	lr, [sp], #4
        BX      LR
 8000226:	4770      	bx	lr
	...

08000230 <_tx_initialize_low_level>:
    .thumb_func
_tx_initialize_low_level:
@
@    /* Disable interrupts during ThreadX initialization.  */
@
    CPSID   i
 8000230:	b672      	cpsid	i
@
@    /* Set base of available memory to end of non-initialised RAM area.  */
@     
    LDR     r0, =_tx_initialize_unused_memory       @ Build address of unused memory pointer
 8000232:	481d      	ldr	r0, [pc, #116]	; (80002a8 <__tx_DBGHandler+0x6>)
    LDR     r1, =__RAM_segment_used_end__           @ Build first free address   
 8000234:	491d      	ldr	r1, [pc, #116]	; (80002ac <__tx_DBGHandler+0xa>)
    ADD     r1, r1, #4                              @ 
 8000236:	f101 0104 	add.w	r1, r1, #4
    STR     r1, [r0]                                @ Setup first unused memory pointer
 800023a:	6001      	str	r1, [r0, #0]
@
@    /* Setup Vector Table Offset Register.  */
@    
    MOV     r0, #0xE000E000                         @ Build address of NVIC registers
 800023c:	f04f 20e0 	mov.w	r0, #3758153728	; 0xe000e000
    LDR     r1, =_vectors                           @ Pickup address of vector table  
 8000240:	491b      	ldr	r1, [pc, #108]	; (80002b0 <__tx_DBGHandler+0xe>)
    STR     r1, [r0, #0xD08]                        @ Set vector table address   
 8000242:	f8c0 1d08 	str.w	r1, [r0, #3336]	; 0xd08
@
@    /* Set system stack pointer from vector value.  */
@
    LDR     r0, =_tx_thread_system_stack_ptr        @ Build address of system stack pointer
 8000246:	481b      	ldr	r0, [pc, #108]	; (80002b4 <__tx_DBGHandler+0x12>)
    LDR     r1, =_vectors                           @ Pickup address of vector table
 8000248:	4919      	ldr	r1, [pc, #100]	; (80002b0 <__tx_DBGHandler+0xe>)
    LDR     r1, [r1]                                @ Pickup reset stack pointer
 800024a:	6809      	ldr	r1, [r1, #0]
    STR     r1, [r0]                                @ Save system stack pointer
 800024c:	6001      	str	r1, [r0, #0]
@
@    /* Enable the cycle count register.  */
@
    LDR     r0, =0xE0001000                         @ Build address of DWT register
 800024e:	481a      	ldr	r0, [pc, #104]	; (80002b8 <__tx_DBGHandler+0x16>)
    LDR     r1, [r0]                                @ Pickup the current value
 8000250:	6801      	ldr	r1, [r0, #0]
    ORR     r1, r1, #1                              @ Set the CYCCNTENA bit
 8000252:	f041 0101 	orr.w	r1, r1, #1
    STR     r1, [r0]                                @ Enable the cycle count register 
 8000256:	6001      	str	r1, [r0, #0]
@
@    /* Configure SysTick for 100Hz clock, or 16384 cycles if no reference.  */
@
    MOV     r0, #0xE000E000                         @ Build address of NVIC registers
 8000258:	f04f 20e0 	mov.w	r0, #3758153728	; 0xe000e000
    LDR     r1, =SYSTICK_CYCLES
 800025c:	4917      	ldr	r1, [pc, #92]	; (80002bc <__tx_DBGHandler+0x1a>)
    STR     r1, [r0, #0x14]                         @ Setup SysTick Reload Value
 800025e:	6141      	str	r1, [r0, #20]
    MOV     r1, #0x7                                @ Build SysTick Control Enable Value
 8000260:	f04f 0107 	mov.w	r1, #7
    STR     r1, [r0, #0x10]                         @ Setup SysTick Control
 8000264:	6101      	str	r1, [r0, #16]
@
@    /* Configure handler priorities.  */
@
    LDR     r1, =0x00000000                         @ Rsrv, UsgF, BusF, MemM
 8000266:	f04f 0100 	mov.w	r1, #0
    STR     r1, [r0, #0xD18]                        @ Setup System Handlers 4-7 Priority Registers
 800026a:	f8c0 1d18 	str.w	r1, [r0, #3352]	; 0xd18

    LDR     r1, =0xFF000000                         @ SVCl, Rsrv, Rsrv, Rsrv
 800026e:	f04f 417f 	mov.w	r1, #4278190080	; 0xff000000
    STR     r1, [r0, #0xD1C]                        @ Setup System Handlers 8-11 Priority Registers
 8000272:	f8c0 1d1c 	str.w	r1, [r0, #3356]	; 0xd1c
                                                    @ Note: SVC must be lowest priority, which is 0xFF

    LDR     r1, =0x40FF0000                         @ SysT, PnSV, Rsrv, DbgM
 8000276:	4912      	ldr	r1, [pc, #72]	; (80002c0 <__tx_DBGHandler+0x1e>)
    STR     r1, [r0, #0xD20]                        @ Setup System Handlers 12-15 Priority Registers
 8000278:	f8c0 1d20 	str.w	r1, [r0, #3360]	; 0xd20
                                                    @ Note: PnSV must be lowest priority, which is 0xFF
        
@
@    /* Return to caller.  */
@    
    BX      lr 
 800027c:	4770      	bx	lr

0800027e <__tx_BadHandler>:
@/* Define shells for each of the unused vectors.  */
@
    .global  __tx_BadHandler
    .thumb_func
__tx_BadHandler:
    B       __tx_BadHandler
 800027e:	f7ff bffe 	b.w	800027e <__tx_BadHandler>

08000282 <__tx_HardfaultHandler>:
@ /* added to catch the hardfault */

    .global  __tx_HardfaultHandler
    .thumb_func
__tx_HardfaultHandler:
    B       __tx_HardfaultHandler
 8000282:	f7ff bffe 	b.w	8000282 <__tx_HardfaultHandler>

08000286 <__tx_SVCallHandler>:
@ /* added to catch the SVC */

    .global  __tx_SVCallHandler
    .thumb_func
__tx_SVCallHandler:
    B       __tx_SVCallHandler
 8000286:	f7ff bffe 	b.w	8000286 <__tx_SVCallHandler>

0800028a <__tx_IntHandler>:
    .global  __tx_IntHandler
    .thumb_func
__tx_IntHandler:
@ VOID InterruptHandler (VOID)
@ {
    PUSH    {r0, lr}
 800028a:	b501      	push	{r0, lr}
@    /* BL <your C Function>.... */

#ifdef TX_ENABLE_EXECUTION_CHANGE_NOTIFY
    BL      _tx_execution_isr_exit              ; Call the ISR exit function
#endif
    POP     {r0, lr}
 800028c:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
    BX      LR
 8000290:	4770      	bx	lr

08000292 <SysTick_Handler>:
    .thumb_func
SysTick_Handler:
@ VOID TimerInterruptHandler (VOID)
@ {
@
    PUSH    {r0, lr}
 8000292:	b501      	push	{r0, lr}
#ifdef TX_ENABLE_EXECUTION_CHANGE_NOTIFY
    BL      _tx_execution_isr_enter             ; Call the ISR enter function
#endif
    BL      _tx_timer_interrupt
 8000294:	f000 f894 	bl	80003c0 <_tx_timer_interrupt>
#ifdef TX_ENABLE_EXECUTION_CHANGE_NOTIFY
    BL      _tx_execution_isr_exit              ; Call the ISR exit function
#endif
    POP     {r0, lr}
 8000298:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
    BX      LR
 800029c:	4770      	bx	lr

0800029e <__tx_NMIHandler>:

@ /* NMI, DBG handlers */
    .global  __tx_NMIHandler 
    .thumb_func
__tx_NMIHandler:
    B       __tx_NMIHandler
 800029e:	f7ff bffe 	b.w	800029e <__tx_NMIHandler>

080002a2 <__tx_DBGHandler>:

    .global  __tx_DBGHandler
    .thumb_func
__tx_DBGHandler:
    B       __tx_DBGHandler
 80002a2:	f7ff bffe 	b.w	80002a2 <__tx_DBGHandler>
 80002a6:	0000      	.short	0x0000
    LDR     r0, =_tx_initialize_unused_memory       @ Build address of unused memory pointer
 80002a8:	20003368 	.word	0x20003368
    LDR     r1, =__RAM_segment_used_end__           @ Build first free address   
 80002ac:	20003988 	.word	0x20003988
    LDR     r1, =_vectors                           @ Pickup address of vector table  
 80002b0:	08000000 	.word	0x08000000
    LDR     r0, =_tx_thread_system_stack_ptr        @ Build address of system stack pointer
 80002b4:	20002db4 	.word	0x20002db4
    LDR     r0, =0xE0001000                         @ Build address of DWT register
 80002b8:	e0001000 	.word	0xe0001000
    LDR     r1, =SYSTICK_CYCLES
 80002bc:	0020f57f 	.word	0x0020f57f
    LDR     r1, =0x40FF0000                         @ SysT, PnSV, Rsrv, DbgM
 80002c0:	40ff0000 	.word	0x40ff0000
	...

080002d0 <_tx_thread_schedule>:
@       from the first schedule request. Subsequent scheduling occurs
@       from the PendSV handling routines below. */
@
@    /* Clear the preempt-disable flag to enable rescheduling after initialization on Cortex-M targets.  */
@     
    MOV     r0, #0                                  @ Build value for TX_FALSE
 80002d0:	f04f 0000 	mov.w	r0, #0
    LDR     r2, =_tx_thread_preempt_disable         @ Build address of preempt disable flag
 80002d4:	4a22      	ldr	r2, [pc, #136]	; (8000360 <__tx_ts_ready+0x12>)
    STR     r0, [r2, #0]                            @ Clear preempt disable flag
 80002d6:	6010      	str	r0, [r2, #0]
    MSR     CONTROL, r0                             @ Setup new CONTROL register
#endif
@
@    /* Enable interrupts */
@
    CPSIE   i
 80002d8:	b662      	cpsie	i
@            
@    /* Enter the scheduler for the first time.  */
@
    MOV     r0, #0x10000000                         @ Load PENDSVSET bit
 80002da:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
    MOV     r1, #0xE000E000                         @ Load NVIC base
 80002de:	f04f 21e0 	mov.w	r1, #3758153728	; 0xe000e000
    STR     r0, [r1, #0xD04]                        @ Set PENDSVBIT in ICSR
 80002e2:	f8c1 0d04 	str.w	r0, [r1, #3332]	; 0xd04
    DSB                                             @ Complete all memory accesses
 80002e6:	f3bf 8f4f 	dsb	sy
    ISB                                             @ Flush pipeline
 80002ea:	f3bf 8f6f 	isb	sy

080002ee <__tx_wait_here>:
@
@    /* Wait here for the PendSV to take place.  */
@     
__tx_wait_here:
    B       __tx_wait_here                          @ Wait for the PendSV to happen
 80002ee:	e7fe      	b.n	80002ee <__tx_wait_here>

080002f0 <PendSV_Handler>:
    PUSH    {r0, lr}                                @ Save LR (and r0 just for alignment)
    BL      _tx_execution_thread_exit               @ Call the thread exit function
    POP     {r0, lr}                                @ Recover LR
    CPSIE   i                                       @ Enable interrupts
#endif
    LDR     r0, =_tx_thread_current_ptr             @ Build current thread pointer address
 80002f0:	481c      	ldr	r0, [pc, #112]	; (8000364 <__tx_ts_ready+0x16>)
    LDR     r2, =_tx_thread_execute_ptr             @ Build execute thread pointer address
 80002f2:	4a1d      	ldr	r2, [pc, #116]	; (8000368 <__tx_ts_ready+0x1a>)
    MOV     r3, #0                                  @ Build NULL value
 80002f4:	f04f 0300 	mov.w	r3, #0
    LDR     r1, [r0]                                @ Pickup current thread pointer
 80002f8:	6801      	ldr	r1, [r0, #0]
@
@    /* Determine if there is a current thread to finish preserving.  */
@       
    CBZ     r1, __tx_ts_new                         @ If NULL, skip preservation
 80002fa:	b169      	cbz	r1, 8000318 <__tx_ts_new>
@
@    /* Recover PSP and preserve current thread context.  */
@
    STR     r3, [r0]                                @ Set _tx_thread_current_ptr to NULL
 80002fc:	6003      	str	r3, [r0, #0]
    MRS     r12, PSP                                @ Pickup PSP pointer (thread's stack pointer)
 80002fe:	f3ef 8c09 	mrs	ip, PSP
    STMDB   r12!, {r4-r11}                          @ Save its remaining registers
 8000302:	e92c 0ff0 	stmdb	ip!, {r4, r5, r6, r7, r8, r9, sl, fp}
    TST     LR, #0x10                               @ Determine if the VFP extended frame is present
    BNE     _skip_vfp_save
    VSTMDB  r12!,{s16-s31}                          @ Yes, save additional VFP registers
_skip_vfp_save:
#endif
    LDR     r4, =_tx_timer_time_slice               @ Build address of time-slice variable
 8000306:	4c19      	ldr	r4, [pc, #100]	; (800036c <__tx_ts_ready+0x1e>)
    STMDB   r12!, {LR}                              @ Save LR on the stack
 8000308:	f84c ed04 	str.w	lr, [ip, #-4]!
@
@    /* Determine if time-slice is active. If it isn't, skip time handling processing.  */
@
    LDR     r5, [r4]                                @ Pickup current time-slice
 800030c:	6825      	ldr	r5, [r4, #0]
    STR     r12, [r1, #8]                           @ Save the thread stack pointer
 800030e:	f8c1 c008 	str.w	ip, [r1, #8]
    CBZ     r5, __tx_ts_new                         @ If not active, skip processing
 8000312:	b10d      	cbz	r5, 8000318 <__tx_ts_new>
@
@    /* Time-slice is active, save the current thread's time-slice and clear the global time-slice variable.  */
@
    STR     r5, [r1, #24]                           @ Save current time-slice
 8000314:	618d      	str	r5, [r1, #24]
@
@    /* Clear the global time-slice.  */
@
    STR     r3, [r4]                                @ Clear time-slice
 8000316:	6023      	str	r3, [r4, #0]

08000318 <__tx_ts_new>:
@
__tx_ts_new:
@
@    /* Now we are looking for a new thread to execute!  */
@
    CPSID   i                                       @ Disable interrupts
 8000318:	b672      	cpsid	i
    LDR     r1, [r2]                                @ Is there another thread ready to execute?
 800031a:	6811      	ldr	r1, [r2, #0]
    CBZ     r1, __tx_ts_wait                        @ No, skip to the wait processing
 800031c:	b189      	cbz	r1, 8000342 <__tx_ts_wait>
@
@    /* Yes, another thread is ready for else, make the current thread the new thread.  */
@
    STR     r1, [r0]                                @ Setup the current thread pointer to the new thread
 800031e:	6001      	str	r1, [r0, #0]
    CPSIE   i                                       @ Enable interrupts
 8000320:	b662      	cpsie	i

08000322 <__tx_ts_restore>:
@
@    /* Increment the thread run count.  */
@
__tx_ts_restore:
    LDR     r7, [r1, #4]                            @ Pickup the current thread run count
 8000322:	684f      	ldr	r7, [r1, #4]
    LDR     r4, =_tx_timer_time_slice               @ Build address of time-slice variable
 8000324:	4c11      	ldr	r4, [pc, #68]	; (800036c <__tx_ts_ready+0x1e>)
    LDR     r5, [r1, #24]                           @ Pickup thread's current time-slice
 8000326:	698d      	ldr	r5, [r1, #24]
    ADD     r7, r7, #1                              @ Increment the thread run count
 8000328:	f107 0701 	add.w	r7, r7, #1
    STR     r7, [r1, #4]                            @ Store the new run count
 800032c:	604f      	str	r7, [r1, #4]
@
@    /* Setup global time-slice with thread's current time-slice.  */
@
    STR     r5, [r4]                                @ Setup global time-slice
 800032e:	6025      	str	r5, [r4, #0]
    POP     {r0, r1}                                @ Recover r3
#endif
@
@    /* Restore the thread context and PSP.  */
@
    LDR     r12, [r1, #8]                           @ Pickup thread's stack pointer
 8000330:	f8d1 c008 	ldr.w	ip, [r1, #8]
    LDMIA   r12!, {LR}                              @ Pickup LR
 8000334:	f85c eb04 	ldr.w	lr, [ip], #4
    TST     LR, #0x10                               @ Determine if the VFP extended frame is present
    BNE     _skip_vfp_restore                       @ If not, skip VFP restore 
    VLDMIA  r12!, {s16-s31}                         @ Yes, restore additional VFP registers
_skip_vfp_restore:
#endif
    LDMIA   r12!, {r4-r11}                          @ Recover thread's registers
 8000338:	e8bc 0ff0 	ldmia.w	ip!, {r4, r5, r6, r7, r8, r9, sl, fp}
    MSR     PSP, r12                                @ Setup the thread's stack pointer
 800033c:	f38c 8809 	msr	PSP, ip
@
@    /* Return to thread.  */
@       
    BX      lr                                      @ Return to thread!
 8000340:	4770      	bx	lr

08000342 <__tx_ts_wait>:
@    /* The following is the idle wait processing... in this case, no threads are ready for execution and the
@       system will simply be idle until an interrupt occurs that makes a thread ready. Note that interrupts 
@       are disabled to allow use of WFI for waiting for a thread to arrive.  */
@
__tx_ts_wait:
    CPSID   i                                       @ Disable interrupts
 8000342:	b672      	cpsid	i
    LDR     r1, [r2]                                @ Pickup the next thread to execute pointer
 8000344:	6811      	ldr	r1, [r2, #0]
    STR     r1, [r0]                                @ Store it in the current pointer
 8000346:	6001      	str	r1, [r0, #0]
    CBNZ    r1, __tx_ts_ready                       @ If non-NULL, a new thread is ready!
 8000348:	b909      	cbnz	r1, 800034e <__tx_ts_ready>
#ifdef TX_ENABLE_WFI
    DSB                                             @ Ensure no outstanding memory transactions
    WFI                                             @ Wait for interrupt
    ISB                                             @ Ensure pipeline is flushed
#endif
    CPSIE   i                                       @ Enable interrupts
 800034a:	b662      	cpsie	i
    B       __tx_ts_wait                            @ Loop to continue waiting
 800034c:	e7f9      	b.n	8000342 <__tx_ts_wait>

0800034e <__tx_ts_ready>:
@
@    /* At this point, we have a new thread ready to go. Clear any newly pended PendSV - since we are 
@       already in the handler!  */
@
__tx_ts_ready:
    MOV     r7, #0x08000000                         @ Build clear PendSV value
 800034e:	f04f 6700 	mov.w	r7, #134217728	; 0x8000000
    MOV     r8, #0xE000E000                         @ Build base NVIC address
 8000352:	f04f 28e0 	mov.w	r8, #3758153728	; 0xe000e000
    STR     r7, [r8, #0xD04]                        @ Clear any PendSV 
 8000356:	f8c8 7d04 	str.w	r7, [r8, #3332]	; 0xd04
@
@    /* Re-enable interrupts and restore new thread.  */
@       
    CPSIE   i                                       @ Enable interrupts
 800035a:	b662      	cpsie	i
    B       __tx_ts_restore                         @ Restore the thread
 800035c:	e7e1      	b.n	8000322 <__tx_ts_restore>
 800035e:	0000      	.short	0x0000
    LDR     r2, =_tx_thread_preempt_disable         @ Build address of preempt disable flag
 8000360:	20002db8 	.word	0x20002db8
    LDR     r0, =_tx_thread_current_ptr             @ Build current thread pointer address
 8000364:	20002dbc 	.word	0x20002dbc
    LDR     r2, =_tx_thread_execute_ptr             @ Build execute thread pointer address
 8000368:	20002dc0 	.word	0x20002dc0
    LDR     r4, =_tx_timer_time_slice               @ Build address of time-slice variable
 800036c:	20002e58 	.word	0x20002e58

08000370 <_tx_thread_stack_build>:
@                       pc          Initial value for pc
@                       xPSR        Initial value for xPSR
@
@    Stack Bottom: (higher memory address)  */
@
    LDR     r2, [r0, #16]                           @ Pickup end of stack area
 8000370:	6902      	ldr	r2, [r0, #16]
    BIC     r2, r2, #0x7                            @ Align frame
 8000372:	f022 0207 	bic.w	r2, r2, #7
    SUB     r2, r2, #68                             @ Subtract frame size
 8000376:	f1a2 0244 	sub.w	r2, r2, #68	; 0x44
    LDR     r3, =0xFFFFFFFD                         @ Build initial LR value
 800037a:	f06f 0302 	mvn.w	r3, #2
    STR     r3, [r2, #0]                            @ Save on the stack
 800037e:	6013      	str	r3, [r2, #0]
@
@    /* Actually build the stack frame.  */
@
    MOV     r3, #0                                  @ Build initial register value
 8000380:	f04f 0300 	mov.w	r3, #0
    STR     r3, [r2, #4]                            @ Store initial r4
 8000384:	6053      	str	r3, [r2, #4]
    STR     r3, [r2, #8]                            @ Store initial r5
 8000386:	6093      	str	r3, [r2, #8]
    STR     r3, [r2, #12]                           @ Store initial r6
 8000388:	60d3      	str	r3, [r2, #12]
    STR     r3, [r2, #16]                           @ Store initial r7
 800038a:	6113      	str	r3, [r2, #16]
    STR     r3, [r2, #20]                           @ Store initial r8
 800038c:	6153      	str	r3, [r2, #20]
    STR     r3, [r2, #24]                           @ Store initial r9
 800038e:	6193      	str	r3, [r2, #24]
    LDR     r3, [r0, #12]                           @ Pickup stack starting address
 8000390:	68c3      	ldr	r3, [r0, #12]
    STR     r3, [r2, #28]                           @ Store initial r10 (sl)
 8000392:	61d3      	str	r3, [r2, #28]
    MOV     r3, #0                                  @ Build initial register value
 8000394:	f04f 0300 	mov.w	r3, #0
    STR     r3, [r2, #32]                           @ Store initial r11
 8000398:	6213      	str	r3, [r2, #32]
@
@    /* Hardware stack follows.  */
@
    STR     r3, [r2, #36]                           @ Store initial r0
 800039a:	6253      	str	r3, [r2, #36]	; 0x24
    STR     r3, [r2, #40]                           @ Store initial r1
 800039c:	6293      	str	r3, [r2, #40]	; 0x28
    STR     r3, [r2, #44]                           @ Store initial r2
 800039e:	62d3      	str	r3, [r2, #44]	; 0x2c
    STR     r3, [r2, #48]                           @ Store initial r3
 80003a0:	6313      	str	r3, [r2, #48]	; 0x30
    STR     r3, [r2, #52]                           @ Store initial r12
 80003a2:	6353      	str	r3, [r2, #52]	; 0x34
    MOV     r3, #0xFFFFFFFF                         @ Poison EXC_RETURN value
 80003a4:	f04f 33ff 	mov.w	r3, #4294967295
    STR     r3, [r2, #56]                           @ Store initial lr
 80003a8:	6393      	str	r3, [r2, #56]	; 0x38
    STR     r1, [r2, #60]                           @ Store initial pc
 80003aa:	63d1      	str	r1, [r2, #60]	; 0x3c
    MOV     r3, #0x01000000                         @ Only T-bit need be set
 80003ac:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
    STR     r3, [r2, #64]                           @ Store initial xPSR
 80003b0:	6413      	str	r3, [r2, #64]	; 0x40
@
@    /* Setup stack pointer.  */
@    thread_ptr -> tx_thread_stack_ptr =  r2;
@
    STR     r2, [r0, #8]                            @ Save stack pointer in thread's
 80003b2:	6082      	str	r2, [r0, #8]
                                                    @   control block
    BX      lr                                      @ Return to caller
 80003b4:	4770      	bx	lr
 80003b6:	bf00      	nop
	...

080003c0 <_tx_timer_interrupt>:
@       for use.  */
@
@    /* Increment the system clock.  */
@    _tx_timer_system_clock++;
@
    LDR     r1, =_tx_timer_system_clock             @ Pickup address of system clock
 80003c0:	4926      	ldr	r1, [pc, #152]	; (800045c <__tx_timer_nothing_expired+0x8>)
    LDR     r0, [r1, #0]                            @ Pickup system clock
 80003c2:	6808      	ldr	r0, [r1, #0]
    ADD     r0, r0, #1                              @ Increment system clock
 80003c4:	f100 0001 	add.w	r0, r0, #1
    STR     r0, [r1, #0]                            @ Store new system clock
 80003c8:	6008      	str	r0, [r1, #0]
@
@    /* Test for time-slice expiration.  */
@    if (_tx_timer_time_slice)
@    {
@
    LDR     r3, =_tx_timer_time_slice               @ Pickup address of time-slice 
 80003ca:	4b25      	ldr	r3, [pc, #148]	; (8000460 <__tx_timer_nothing_expired+0xc>)
    LDR     r2, [r3, #0]                            @ Pickup time-slice
 80003cc:	681a      	ldr	r2, [r3, #0]
    CMP     r2, #0                                  @ Is it non-active?
 80003ce:	2a00      	cmp	r2, #0
    BEQ     __tx_timer_no_time_slice                @ Yes, skip time-slice processing
 80003d0:	d008      	beq.n	80003e4 <__tx_timer_no_time_slice>
@
@       /* Decrement the time_slice.  */
@       _tx_timer_time_slice--;
@
    SUB     r2, r2, #1                              @ Decrement the time-slice
 80003d2:	f1a2 0201 	sub.w	r2, r2, #1
    STR     r2, [r3, #0]                            @ Store new time-slice value
 80003d6:	601a      	str	r2, [r3, #0]
@
@       /* Check for expiration.  */
@       if (__tx_timer_time_slice == 0)
@
    CMP     r2, #0                                  @ Has it expired?
 80003d8:	2a00      	cmp	r2, #0
    BNE     __tx_timer_no_time_slice                @ No, skip expiration processing
 80003da:	d103      	bne.n	80003e4 <__tx_timer_no_time_slice>
@
@       /* Set the time-slice expired flag.  */
@       _tx_timer_expired_time_slice =  TX_TRUE;
@
    LDR     r3, =_tx_timer_expired_time_slice       @ Pickup address of expired flag
 80003dc:	4b21      	ldr	r3, [pc, #132]	; (8000464 <__tx_timer_nothing_expired+0x10>)
    MOV     r0, #1                                  @ Build expired value
 80003de:	f04f 0001 	mov.w	r0, #1
    STR     r0, [r3, #0]                            @ Set time-slice expiration flag
 80003e2:	6018      	str	r0, [r3, #0]

080003e4 <__tx_timer_no_time_slice>:
@
@    /* Test for timer expiration.  */
@    if (*_tx_timer_current_ptr)
@    {
@
    LDR     r1, =_tx_timer_current_ptr              @ Pickup current timer pointer address
 80003e4:	4920      	ldr	r1, [pc, #128]	; (8000468 <__tx_timer_nothing_expired+0x14>)
    LDR     r0, [r1, #0]                            @ Pickup current timer
 80003e6:	6808      	ldr	r0, [r1, #0]
    LDR     r2, [r0, #0]                            @ Pickup timer list entry
 80003e8:	6802      	ldr	r2, [r0, #0]
    CMP     r2, #0                                  @ Is there anything in the list?
 80003ea:	2a00      	cmp	r2, #0
    BEQ     __tx_timer_no_timer                     @ No, just increment the timer
 80003ec:	d004      	beq.n	80003f8 <__tx_timer_no_timer>
@
@        /* Set expiration flag.  */
@        _tx_timer_expired =  TX_TRUE;
@
    LDR     r3, =_tx_timer_expired                  @ Pickup expiration flag address
 80003ee:	4b1f      	ldr	r3, [pc, #124]	; (800046c <__tx_timer_nothing_expired+0x18>)
    MOV     r2, #1                                  @ Build expired value
 80003f0:	f04f 0201 	mov.w	r2, #1
    STR     r2, [r3, #0]                            @ Set expired flag
 80003f4:	601a      	str	r2, [r3, #0]
    B       __tx_timer_done                         @ Finished timer processing
 80003f6:	e008      	b.n	800040a <__tx_timer_done>

080003f8 <__tx_timer_no_timer>:
__tx_timer_no_timer:
@
@        /* No timer expired, increment the timer pointer.  */
@        _tx_timer_current_ptr++;
@
    ADD     r0, r0, #4                              @ Move to next timer
 80003f8:	f100 0004 	add.w	r0, r0, #4
@
@        /* Check for wrap-around.  */
@        if (_tx_timer_current_ptr == _tx_timer_list_end)
@
    LDR     r3, =_tx_timer_list_end                 @ Pickup addr of timer list end
 80003fc:	4b1c      	ldr	r3, [pc, #112]	; (8000470 <__tx_timer_nothing_expired+0x1c>)
    LDR     r2, [r3, #0]                            @ Pickup list end
 80003fe:	681a      	ldr	r2, [r3, #0]
    CMP     r0, r2                                  @ Are we at list end?
 8000400:	4290      	cmp	r0, r2
    BNE     __tx_timer_skip_wrap                    @ No, skip wrap-around logic
 8000402:	d101      	bne.n	8000408 <__tx_timer_skip_wrap>
@
@            /* Wrap to beginning of list.  */
@            _tx_timer_current_ptr =  _tx_timer_list_start;
@
    LDR     r3, =_tx_timer_list_start               @ Pickup addr of timer list start
 8000404:	4b1b      	ldr	r3, [pc, #108]	; (8000474 <__tx_timer_nothing_expired+0x20>)
    LDR     r0, [r3, #0]                            @ Set current pointer to list start
 8000406:	6818      	ldr	r0, [r3, #0]

08000408 <__tx_timer_skip_wrap>:
@
__tx_timer_skip_wrap:
@
    STR     r0, [r1, #0]                            @ Store new current timer pointer
 8000408:	6008      	str	r0, [r1, #0]

0800040a <__tx_timer_done>:
@
@    /* See if anything has expired.  */
@    if ((_tx_timer_expired_time_slice) || (_tx_timer_expired))
@    {
@
    LDR     r3, =_tx_timer_expired_time_slice       @ Pickup addr of expired flag
 800040a:	4b16      	ldr	r3, [pc, #88]	; (8000464 <__tx_timer_nothing_expired+0x10>)
    LDR     r2, [r3, #0]                            @ Pickup time-slice expired flag
 800040c:	681a      	ldr	r2, [r3, #0]
    CMP     r2, #0                                  @ Did a time-slice expire?
 800040e:	2a00      	cmp	r2, #0
    BNE     __tx_something_expired                  @ If non-zero, time-slice expired
 8000410:	d103      	bne.n	800041a <__tx_something_expired>
    LDR     r1, =_tx_timer_expired                  @ Pickup addr of other expired flag
 8000412:	4916      	ldr	r1, [pc, #88]	; (800046c <__tx_timer_nothing_expired+0x18>)
    LDR     r0, [r1, #0]                            @ Pickup timer expired flag
 8000414:	6808      	ldr	r0, [r1, #0]
    CMP     r0, #0                                  @ Did a timer expire?
 8000416:	2800      	cmp	r0, #0
    BEQ     __tx_timer_nothing_expired              @ No, nothing expired
 8000418:	d01c      	beq.n	8000454 <__tx_timer_nothing_expired>

0800041a <__tx_something_expired>:
@
__tx_something_expired:
@
@
    STMDB   sp!, {r0, lr}                           @ Save the lr register on the stack
 800041a:	e92d 4001 	stmdb	sp!, {r0, lr}
@
@    /* Did a timer expire?  */
@    if (_tx_timer_expired)
@    {
@
    LDR     r1, =_tx_timer_expired                  @ Pickup addr of expired flag
 800041e:	4913      	ldr	r1, [pc, #76]	; (800046c <__tx_timer_nothing_expired+0x18>)
    LDR     r0, [r1, #0]                            @ Pickup timer expired flag
 8000420:	6808      	ldr	r0, [r1, #0]
    CMP     r0, #0                                  @ Check for timer expiration
 8000422:	2800      	cmp	r0, #0
    BEQ     __tx_timer_dont_activate                @ If not set, skip timer activation
 8000424:	d001      	beq.n	800042a <__tx_timer_dont_activate>
@
@        /* Process timer expiration.  */
@        _tx_timer_expiration_process();
@
    BL      _tx_timer_expiration_process            @ Call the timer expiration handling routine
 8000426:	f009 fe25 	bl	800a074 <_tx_timer_expiration_process>

0800042a <__tx_timer_dont_activate>:
@
@    /* Did time slice expire?  */
@    if (_tx_timer_expired_time_slice)
@    {
@
    LDR     r3, =_tx_timer_expired_time_slice       @ Pickup addr of time-slice expired 
 800042a:	4b0e      	ldr	r3, [pc, #56]	; (8000464 <__tx_timer_nothing_expired+0x10>)
    LDR     r2, [r3, #0]                            @ Pickup the actual flag
 800042c:	681a      	ldr	r2, [r3, #0]
    CMP     r2, #0                                  @ See if the flag is set
 800042e:	2a00      	cmp	r2, #0
    BEQ     __tx_timer_not_ts_expiration            @ No, skip time-slice processing
 8000430:	d00e      	beq.n	8000450 <__tx_timer_not_ts_expiration>
@
@        /* Time slice interrupted thread.  */
@        _tx_thread_time_slice(); 
@
    BL      _tx_thread_time_slice                   @ Call time-slice processing
 8000432:	f009 fde5 	bl	800a000 <_tx_thread_time_slice>
    LDR     r0, =_tx_thread_preempt_disable         @ Build address of preempt disable flag
 8000436:	4810      	ldr	r0, [pc, #64]	; (8000478 <__tx_timer_nothing_expired+0x24>)
    LDR     r1, [r0]                                @ Is the preempt disable flag set?
 8000438:	6801      	ldr	r1, [r0, #0]
    CBNZ    r1, __tx_timer_skip_time_slice          @ Yes, skip the PendSV logic
 800043a:	b949      	cbnz	r1, 8000450 <__tx_timer_not_ts_expiration>
    LDR     r0, =_tx_thread_current_ptr             @ Build current thread pointer address
 800043c:	480f      	ldr	r0, [pc, #60]	; (800047c <__tx_timer_nothing_expired+0x28>)
    LDR     r1, [r0]                                @ Pickup the current thread pointer
 800043e:	6801      	ldr	r1, [r0, #0]
    LDR     r2, =_tx_thread_execute_ptr             @ Build execute thread pointer address
 8000440:	4a0f      	ldr	r2, [pc, #60]	; (8000480 <__tx_timer_nothing_expired+0x2c>)
    LDR     r3, [r2]                                @ Pickup the execute thread pointer
 8000442:	6813      	ldr	r3, [r2, #0]
    LDR     r0, =0xE000ED04                         @ Build address of control register
 8000444:	480f      	ldr	r0, [pc, #60]	; (8000484 <__tx_timer_nothing_expired+0x30>)
    LDR     r2, =0x10000000                         @ Build value for PendSV bit
 8000446:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    CMP     r1, r3                                  @ Are they the same?
 800044a:	4299      	cmp	r1, r3
    BEQ     __tx_timer_skip_time_slice              @ If the same, there was no time-slice performed
 800044c:	d000      	beq.n	8000450 <__tx_timer_not_ts_expiration>
    STR     r2, [r0]                                @ Not the same, issue the PendSV for preemption
 800044e:	6002      	str	r2, [r0, #0]

08000450 <__tx_timer_not_ts_expiration>:
@
@    }
@
__tx_timer_not_ts_expiration:
@
    LDMIA   sp!, {r0, lr}                           @ Recover lr register (r0 is just there for
 8000450:	e8bd 4001 	ldmia.w	sp!, {r0, lr}

08000454 <__tx_timer_nothing_expired>:
@
@    }
@
__tx_timer_nothing_expired:

    DSB                                             @ Complete all memory access
 8000454:	f3bf 8f4f 	dsb	sy
    BX      lr                                      @ Return to caller
 8000458:	4770      	bx	lr
 800045a:	0000      	.short	0x0000
    LDR     r1, =_tx_timer_system_clock             @ Pickup address of system clock
 800045c:	2000334c 	.word	0x2000334c
    LDR     r3, =_tx_timer_time_slice               @ Pickup address of time-slice 
 8000460:	20002e58 	.word	0x20002e58
    LDR     r3, =_tx_timer_expired_time_slice       @ Pickup address of expired flag
 8000464:	20003348 	.word	0x20003348
    LDR     r1, =_tx_timer_current_ptr              @ Pickup current timer pointer address
 8000468:	20002dd0 	.word	0x20002dd0
    LDR     r3, =_tx_timer_expired                  @ Pickup expiration flag address
 800046c:	20002e54 	.word	0x20002e54
    LDR     r3, =_tx_timer_list_end                 @ Pickup addr of timer list end
 8000470:	20002e60 	.word	0x20002e60
    LDR     r3, =_tx_timer_list_start               @ Pickup addr of timer list start
 8000474:	20002f34 	.word	0x20002f34
    LDR     r0, =_tx_thread_preempt_disable         @ Build address of preempt disable flag
 8000478:	20002db8 	.word	0x20002db8
    LDR     r0, =_tx_thread_current_ptr             @ Build current thread pointer address
 800047c:	20002dbc 	.word	0x20002dbc
    LDR     r2, =_tx_thread_execute_ptr             @ Build execute thread pointer address
 8000480:	20002dc0 	.word	0x20002dc0
    LDR     r0, =0xE000ED04                         @ Build address of control register
 8000484:	e000ed04 	.word	0xe000ed04

08000488 <__aeabi_uldivmod>:
 8000488:	b953      	cbnz	r3, 80004a0 <__aeabi_uldivmod+0x18>
 800048a:	b94a      	cbnz	r2, 80004a0 <__aeabi_uldivmod+0x18>
 800048c:	2900      	cmp	r1, #0
 800048e:	bf08      	it	eq
 8000490:	2800      	cmpeq	r0, #0
 8000492:	bf1c      	itt	ne
 8000494:	f04f 31ff 	movne.w	r1, #4294967295
 8000498:	f04f 30ff 	movne.w	r0, #4294967295
 800049c:	f000 b972 	b.w	8000784 <__aeabi_idiv0>
 80004a0:	f1ad 0c08 	sub.w	ip, sp, #8
 80004a4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80004a8:	f000 f806 	bl	80004b8 <__udivmoddi4>
 80004ac:	f8dd e004 	ldr.w	lr, [sp, #4]
 80004b0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80004b4:	b004      	add	sp, #16
 80004b6:	4770      	bx	lr

080004b8 <__udivmoddi4>:
 80004b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80004bc:	9e08      	ldr	r6, [sp, #32]
 80004be:	4604      	mov	r4, r0
 80004c0:	4688      	mov	r8, r1
 80004c2:	2b00      	cmp	r3, #0
 80004c4:	d14b      	bne.n	800055e <__udivmoddi4+0xa6>
 80004c6:	428a      	cmp	r2, r1
 80004c8:	4615      	mov	r5, r2
 80004ca:	d967      	bls.n	800059c <__udivmoddi4+0xe4>
 80004cc:	fab2 f282 	clz	r2, r2
 80004d0:	b14a      	cbz	r2, 80004e6 <__udivmoddi4+0x2e>
 80004d2:	f1c2 0720 	rsb	r7, r2, #32
 80004d6:	fa01 f302 	lsl.w	r3, r1, r2
 80004da:	fa20 f707 	lsr.w	r7, r0, r7
 80004de:	4095      	lsls	r5, r2
 80004e0:	ea47 0803 	orr.w	r8, r7, r3
 80004e4:	4094      	lsls	r4, r2
 80004e6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80004ea:	0c23      	lsrs	r3, r4, #16
 80004ec:	fbb8 f7fe 	udiv	r7, r8, lr
 80004f0:	fa1f fc85 	uxth.w	ip, r5
 80004f4:	fb0e 8817 	mls	r8, lr, r7, r8
 80004f8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80004fc:	fb07 f10c 	mul.w	r1, r7, ip
 8000500:	4299      	cmp	r1, r3
 8000502:	d909      	bls.n	8000518 <__udivmoddi4+0x60>
 8000504:	18eb      	adds	r3, r5, r3
 8000506:	f107 30ff 	add.w	r0, r7, #4294967295
 800050a:	f080 811b 	bcs.w	8000744 <__udivmoddi4+0x28c>
 800050e:	4299      	cmp	r1, r3
 8000510:	f240 8118 	bls.w	8000744 <__udivmoddi4+0x28c>
 8000514:	3f02      	subs	r7, #2
 8000516:	442b      	add	r3, r5
 8000518:	1a5b      	subs	r3, r3, r1
 800051a:	b2a4      	uxth	r4, r4
 800051c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000520:	fb0e 3310 	mls	r3, lr, r0, r3
 8000524:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000528:	fb00 fc0c 	mul.w	ip, r0, ip
 800052c:	45a4      	cmp	ip, r4
 800052e:	d909      	bls.n	8000544 <__udivmoddi4+0x8c>
 8000530:	192c      	adds	r4, r5, r4
 8000532:	f100 33ff 	add.w	r3, r0, #4294967295
 8000536:	f080 8107 	bcs.w	8000748 <__udivmoddi4+0x290>
 800053a:	45a4      	cmp	ip, r4
 800053c:	f240 8104 	bls.w	8000748 <__udivmoddi4+0x290>
 8000540:	3802      	subs	r0, #2
 8000542:	442c      	add	r4, r5
 8000544:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000548:	eba4 040c 	sub.w	r4, r4, ip
 800054c:	2700      	movs	r7, #0
 800054e:	b11e      	cbz	r6, 8000558 <__udivmoddi4+0xa0>
 8000550:	40d4      	lsrs	r4, r2
 8000552:	2300      	movs	r3, #0
 8000554:	e9c6 4300 	strd	r4, r3, [r6]
 8000558:	4639      	mov	r1, r7
 800055a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800055e:	428b      	cmp	r3, r1
 8000560:	d909      	bls.n	8000576 <__udivmoddi4+0xbe>
 8000562:	2e00      	cmp	r6, #0
 8000564:	f000 80eb 	beq.w	800073e <__udivmoddi4+0x286>
 8000568:	2700      	movs	r7, #0
 800056a:	e9c6 0100 	strd	r0, r1, [r6]
 800056e:	4638      	mov	r0, r7
 8000570:	4639      	mov	r1, r7
 8000572:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000576:	fab3 f783 	clz	r7, r3
 800057a:	2f00      	cmp	r7, #0
 800057c:	d147      	bne.n	800060e <__udivmoddi4+0x156>
 800057e:	428b      	cmp	r3, r1
 8000580:	d302      	bcc.n	8000588 <__udivmoddi4+0xd0>
 8000582:	4282      	cmp	r2, r0
 8000584:	f200 80fa 	bhi.w	800077c <__udivmoddi4+0x2c4>
 8000588:	1a84      	subs	r4, r0, r2
 800058a:	eb61 0303 	sbc.w	r3, r1, r3
 800058e:	2001      	movs	r0, #1
 8000590:	4698      	mov	r8, r3
 8000592:	2e00      	cmp	r6, #0
 8000594:	d0e0      	beq.n	8000558 <__udivmoddi4+0xa0>
 8000596:	e9c6 4800 	strd	r4, r8, [r6]
 800059a:	e7dd      	b.n	8000558 <__udivmoddi4+0xa0>
 800059c:	b902      	cbnz	r2, 80005a0 <__udivmoddi4+0xe8>
 800059e:	deff      	udf	#255	; 0xff
 80005a0:	fab2 f282 	clz	r2, r2
 80005a4:	2a00      	cmp	r2, #0
 80005a6:	f040 808f 	bne.w	80006c8 <__udivmoddi4+0x210>
 80005aa:	1b49      	subs	r1, r1, r5
 80005ac:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80005b0:	fa1f f885 	uxth.w	r8, r5
 80005b4:	2701      	movs	r7, #1
 80005b6:	fbb1 fcfe 	udiv	ip, r1, lr
 80005ba:	0c23      	lsrs	r3, r4, #16
 80005bc:	fb0e 111c 	mls	r1, lr, ip, r1
 80005c0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80005c4:	fb08 f10c 	mul.w	r1, r8, ip
 80005c8:	4299      	cmp	r1, r3
 80005ca:	d907      	bls.n	80005dc <__udivmoddi4+0x124>
 80005cc:	18eb      	adds	r3, r5, r3
 80005ce:	f10c 30ff 	add.w	r0, ip, #4294967295
 80005d2:	d202      	bcs.n	80005da <__udivmoddi4+0x122>
 80005d4:	4299      	cmp	r1, r3
 80005d6:	f200 80cd 	bhi.w	8000774 <__udivmoddi4+0x2bc>
 80005da:	4684      	mov	ip, r0
 80005dc:	1a59      	subs	r1, r3, r1
 80005de:	b2a3      	uxth	r3, r4
 80005e0:	fbb1 f0fe 	udiv	r0, r1, lr
 80005e4:	fb0e 1410 	mls	r4, lr, r0, r1
 80005e8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80005ec:	fb08 f800 	mul.w	r8, r8, r0
 80005f0:	45a0      	cmp	r8, r4
 80005f2:	d907      	bls.n	8000604 <__udivmoddi4+0x14c>
 80005f4:	192c      	adds	r4, r5, r4
 80005f6:	f100 33ff 	add.w	r3, r0, #4294967295
 80005fa:	d202      	bcs.n	8000602 <__udivmoddi4+0x14a>
 80005fc:	45a0      	cmp	r8, r4
 80005fe:	f200 80b6 	bhi.w	800076e <__udivmoddi4+0x2b6>
 8000602:	4618      	mov	r0, r3
 8000604:	eba4 0408 	sub.w	r4, r4, r8
 8000608:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800060c:	e79f      	b.n	800054e <__udivmoddi4+0x96>
 800060e:	f1c7 0c20 	rsb	ip, r7, #32
 8000612:	40bb      	lsls	r3, r7
 8000614:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000618:	ea4e 0e03 	orr.w	lr, lr, r3
 800061c:	fa01 f407 	lsl.w	r4, r1, r7
 8000620:	fa20 f50c 	lsr.w	r5, r0, ip
 8000624:	fa21 f30c 	lsr.w	r3, r1, ip
 8000628:	ea4f 481e 	mov.w	r8, lr, lsr #16
 800062c:	4325      	orrs	r5, r4
 800062e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000632:	0c2c      	lsrs	r4, r5, #16
 8000634:	fb08 3319 	mls	r3, r8, r9, r3
 8000638:	fa1f fa8e 	uxth.w	sl, lr
 800063c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000640:	fb09 f40a 	mul.w	r4, r9, sl
 8000644:	429c      	cmp	r4, r3
 8000646:	fa02 f207 	lsl.w	r2, r2, r7
 800064a:	fa00 f107 	lsl.w	r1, r0, r7
 800064e:	d90b      	bls.n	8000668 <__udivmoddi4+0x1b0>
 8000650:	eb1e 0303 	adds.w	r3, lr, r3
 8000654:	f109 30ff 	add.w	r0, r9, #4294967295
 8000658:	f080 8087 	bcs.w	800076a <__udivmoddi4+0x2b2>
 800065c:	429c      	cmp	r4, r3
 800065e:	f240 8084 	bls.w	800076a <__udivmoddi4+0x2b2>
 8000662:	f1a9 0902 	sub.w	r9, r9, #2
 8000666:	4473      	add	r3, lr
 8000668:	1b1b      	subs	r3, r3, r4
 800066a:	b2ad      	uxth	r5, r5
 800066c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000670:	fb08 3310 	mls	r3, r8, r0, r3
 8000674:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000678:	fb00 fa0a 	mul.w	sl, r0, sl
 800067c:	45a2      	cmp	sl, r4
 800067e:	d908      	bls.n	8000692 <__udivmoddi4+0x1da>
 8000680:	eb1e 0404 	adds.w	r4, lr, r4
 8000684:	f100 33ff 	add.w	r3, r0, #4294967295
 8000688:	d26b      	bcs.n	8000762 <__udivmoddi4+0x2aa>
 800068a:	45a2      	cmp	sl, r4
 800068c:	d969      	bls.n	8000762 <__udivmoddi4+0x2aa>
 800068e:	3802      	subs	r0, #2
 8000690:	4474      	add	r4, lr
 8000692:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000696:	fba0 8902 	umull	r8, r9, r0, r2
 800069a:	eba4 040a 	sub.w	r4, r4, sl
 800069e:	454c      	cmp	r4, r9
 80006a0:	46c2      	mov	sl, r8
 80006a2:	464b      	mov	r3, r9
 80006a4:	d354      	bcc.n	8000750 <__udivmoddi4+0x298>
 80006a6:	d051      	beq.n	800074c <__udivmoddi4+0x294>
 80006a8:	2e00      	cmp	r6, #0
 80006aa:	d069      	beq.n	8000780 <__udivmoddi4+0x2c8>
 80006ac:	ebb1 050a 	subs.w	r5, r1, sl
 80006b0:	eb64 0403 	sbc.w	r4, r4, r3
 80006b4:	fa04 fc0c 	lsl.w	ip, r4, ip
 80006b8:	40fd      	lsrs	r5, r7
 80006ba:	40fc      	lsrs	r4, r7
 80006bc:	ea4c 0505 	orr.w	r5, ip, r5
 80006c0:	e9c6 5400 	strd	r5, r4, [r6]
 80006c4:	2700      	movs	r7, #0
 80006c6:	e747      	b.n	8000558 <__udivmoddi4+0xa0>
 80006c8:	f1c2 0320 	rsb	r3, r2, #32
 80006cc:	fa20 f703 	lsr.w	r7, r0, r3
 80006d0:	4095      	lsls	r5, r2
 80006d2:	fa01 f002 	lsl.w	r0, r1, r2
 80006d6:	fa21 f303 	lsr.w	r3, r1, r3
 80006da:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80006de:	4338      	orrs	r0, r7
 80006e0:	0c01      	lsrs	r1, r0, #16
 80006e2:	fbb3 f7fe 	udiv	r7, r3, lr
 80006e6:	fa1f f885 	uxth.w	r8, r5
 80006ea:	fb0e 3317 	mls	r3, lr, r7, r3
 80006ee:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80006f2:	fb07 f308 	mul.w	r3, r7, r8
 80006f6:	428b      	cmp	r3, r1
 80006f8:	fa04 f402 	lsl.w	r4, r4, r2
 80006fc:	d907      	bls.n	800070e <__udivmoddi4+0x256>
 80006fe:	1869      	adds	r1, r5, r1
 8000700:	f107 3cff 	add.w	ip, r7, #4294967295
 8000704:	d22f      	bcs.n	8000766 <__udivmoddi4+0x2ae>
 8000706:	428b      	cmp	r3, r1
 8000708:	d92d      	bls.n	8000766 <__udivmoddi4+0x2ae>
 800070a:	3f02      	subs	r7, #2
 800070c:	4429      	add	r1, r5
 800070e:	1acb      	subs	r3, r1, r3
 8000710:	b281      	uxth	r1, r0
 8000712:	fbb3 f0fe 	udiv	r0, r3, lr
 8000716:	fb0e 3310 	mls	r3, lr, r0, r3
 800071a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800071e:	fb00 f308 	mul.w	r3, r0, r8
 8000722:	428b      	cmp	r3, r1
 8000724:	d907      	bls.n	8000736 <__udivmoddi4+0x27e>
 8000726:	1869      	adds	r1, r5, r1
 8000728:	f100 3cff 	add.w	ip, r0, #4294967295
 800072c:	d217      	bcs.n	800075e <__udivmoddi4+0x2a6>
 800072e:	428b      	cmp	r3, r1
 8000730:	d915      	bls.n	800075e <__udivmoddi4+0x2a6>
 8000732:	3802      	subs	r0, #2
 8000734:	4429      	add	r1, r5
 8000736:	1ac9      	subs	r1, r1, r3
 8000738:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 800073c:	e73b      	b.n	80005b6 <__udivmoddi4+0xfe>
 800073e:	4637      	mov	r7, r6
 8000740:	4630      	mov	r0, r6
 8000742:	e709      	b.n	8000558 <__udivmoddi4+0xa0>
 8000744:	4607      	mov	r7, r0
 8000746:	e6e7      	b.n	8000518 <__udivmoddi4+0x60>
 8000748:	4618      	mov	r0, r3
 800074a:	e6fb      	b.n	8000544 <__udivmoddi4+0x8c>
 800074c:	4541      	cmp	r1, r8
 800074e:	d2ab      	bcs.n	80006a8 <__udivmoddi4+0x1f0>
 8000750:	ebb8 0a02 	subs.w	sl, r8, r2
 8000754:	eb69 020e 	sbc.w	r2, r9, lr
 8000758:	3801      	subs	r0, #1
 800075a:	4613      	mov	r3, r2
 800075c:	e7a4      	b.n	80006a8 <__udivmoddi4+0x1f0>
 800075e:	4660      	mov	r0, ip
 8000760:	e7e9      	b.n	8000736 <__udivmoddi4+0x27e>
 8000762:	4618      	mov	r0, r3
 8000764:	e795      	b.n	8000692 <__udivmoddi4+0x1da>
 8000766:	4667      	mov	r7, ip
 8000768:	e7d1      	b.n	800070e <__udivmoddi4+0x256>
 800076a:	4681      	mov	r9, r0
 800076c:	e77c      	b.n	8000668 <__udivmoddi4+0x1b0>
 800076e:	3802      	subs	r0, #2
 8000770:	442c      	add	r4, r5
 8000772:	e747      	b.n	8000604 <__udivmoddi4+0x14c>
 8000774:	f1ac 0c02 	sub.w	ip, ip, #2
 8000778:	442b      	add	r3, r5
 800077a:	e72f      	b.n	80005dc <__udivmoddi4+0x124>
 800077c:	4638      	mov	r0, r7
 800077e:	e708      	b.n	8000592 <__udivmoddi4+0xda>
 8000780:	4637      	mov	r7, r6
 8000782:	e6e9      	b.n	8000558 <__udivmoddi4+0xa0>

08000784 <__aeabi_idiv0>:
 8000784:	4770      	bx	lr
 8000786:	bf00      	nop

08000788 <SCB_EnableICache>:
/**
  \brief   Enable I-Cache
  \details Turns on I-Cache
  */
__STATIC_INLINE void SCB_EnableICache (void)
{
 8000788:	b480      	push	{r7}
 800078a:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800078c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000790:	f3bf 8f6f 	isb	sy
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8000794:	4b0b      	ldr	r3, [pc, #44]	; (80007c4 <SCB_EnableICache+0x3c>)
 8000796:	2200      	movs	r2, #0
 8000798:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 800079c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80007a0:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 80007a4:	4b07      	ldr	r3, [pc, #28]	; (80007c4 <SCB_EnableICache+0x3c>)
 80007a6:	695b      	ldr	r3, [r3, #20]
 80007a8:	4a06      	ldr	r2, [pc, #24]	; (80007c4 <SCB_EnableICache+0x3c>)
 80007aa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80007ae:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 80007b0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80007b4:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  #endif
}
 80007b8:	bf00      	nop
 80007ba:	46bd      	mov	sp, r7
 80007bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007c0:	4770      	bx	lr
 80007c2:	bf00      	nop
 80007c4:	e000ed00 	.word	0xe000ed00

080007c8 <SCB_EnableDCache>:
/**
  \brief   Enable D-Cache
  \details Turns on D-Cache
  */
__STATIC_INLINE void SCB_EnableDCache (void)
{
 80007c8:	b480      	push	{r7}
 80007ca:	b085      	sub	sp, #20
 80007cc:	af00      	add	r7, sp, #0
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 80007ce:	4b1d      	ldr	r3, [pc, #116]	; (8000844 <SCB_EnableDCache+0x7c>)
 80007d0:	2200      	movs	r2, #0
 80007d2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 80007d6:	f3bf 8f4f 	dsb	sy
    __DSB();

    ccsidr = SCB->CCSIDR;
 80007da:	4b1a      	ldr	r3, [pc, #104]	; (8000844 <SCB_EnableDCache+0x7c>)
 80007dc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80007e0:	607b      	str	r3, [r7, #4]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 80007e2:	687b      	ldr	r3, [r7, #4]
 80007e4:	0b5b      	lsrs	r3, r3, #13
 80007e6:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80007ea:	60fb      	str	r3, [r7, #12]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	08db      	lsrs	r3, r3, #3
 80007f0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80007f4:	60bb      	str	r3, [r7, #8]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80007f6:	68fb      	ldr	r3, [r7, #12]
 80007f8:	015a      	lsls	r2, r3, #5
 80007fa:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 80007fe:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 8000800:	68ba      	ldr	r2, [r7, #8]
 8000802:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000804:	490f      	ldr	r1, [pc, #60]	; (8000844 <SCB_EnableDCache+0x7c>)
 8000806:	4313      	orrs	r3, r2
 8000808:	f8c1 3260 	str.w	r3, [r1, #608]	; 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 800080c:	68bb      	ldr	r3, [r7, #8]
 800080e:	1e5a      	subs	r2, r3, #1
 8000810:	60ba      	str	r2, [r7, #8]
 8000812:	2b00      	cmp	r3, #0
 8000814:	d1ef      	bne.n	80007f6 <SCB_EnableDCache+0x2e>
    } while(sets-- != 0U);
 8000816:	68fb      	ldr	r3, [r7, #12]
 8000818:	1e5a      	subs	r2, r3, #1
 800081a:	60fa      	str	r2, [r7, #12]
 800081c:	2b00      	cmp	r3, #0
 800081e:	d1e5      	bne.n	80007ec <SCB_EnableDCache+0x24>
 8000820:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8000824:	4b07      	ldr	r3, [pc, #28]	; (8000844 <SCB_EnableDCache+0x7c>)
 8000826:	695b      	ldr	r3, [r3, #20]
 8000828:	4a06      	ldr	r2, [pc, #24]	; (8000844 <SCB_EnableDCache+0x7c>)
 800082a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800082e:	6153      	str	r3, [r2, #20]
 8000830:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000834:	f3bf 8f6f 	isb	sy

    __DSB();
    __ISB();
  #endif
}
 8000838:	bf00      	nop
 800083a:	3714      	adds	r7, #20
 800083c:	46bd      	mov	sp, r7
 800083e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000842:	4770      	bx	lr
 8000844:	e000ed00 	.word	0xe000ed00

08000848 <HAL_UART_MspInit>:
 * This function configures the hardware resources used in this example
 * @param huart: UART handle pointer
 * @retval None
 */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000848:	b580      	push	{r7, lr}
 800084a:	b08c      	sub	sp, #48	; 0x30
 800084c:	af00      	add	r7, sp, #0
 800084e:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8000850:	f107 031c 	add.w	r3, r7, #28
 8000854:	2200      	movs	r2, #0
 8000856:	601a      	str	r2, [r3, #0]
 8000858:	605a      	str	r2, [r3, #4]
 800085a:	609a      	str	r2, [r3, #8]
 800085c:	60da      	str	r2, [r3, #12]
 800085e:	611a      	str	r2, [r3, #16]

	if (huart->Instance == USART1)
 8000860:	687b      	ldr	r3, [r7, #4]
 8000862:	681b      	ldr	r3, [r3, #0]
 8000864:	4a3c      	ldr	r2, [pc, #240]	; (8000958 <HAL_UART_MspInit+0x110>)
 8000866:	4293      	cmp	r3, r2
 8000868:	d145      	bne.n	80008f6 <HAL_UART_MspInit+0xae>
	{
		/* Peripheral clock enable */
		__HAL_RCC_USART1_CLK_ENABLE();
 800086a:	4b3c      	ldr	r3, [pc, #240]	; (800095c <HAL_UART_MspInit+0x114>)
 800086c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800086e:	4a3b      	ldr	r2, [pc, #236]	; (800095c <HAL_UART_MspInit+0x114>)
 8000870:	f043 0310 	orr.w	r3, r3, #16
 8000874:	6453      	str	r3, [r2, #68]	; 0x44
 8000876:	4b39      	ldr	r3, [pc, #228]	; (800095c <HAL_UART_MspInit+0x114>)
 8000878:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800087a:	f003 0310 	and.w	r3, r3, #16
 800087e:	61bb      	str	r3, [r7, #24]
 8000880:	69bb      	ldr	r3, [r7, #24]

		__HAL_RCC_GPIOB_CLK_ENABLE();
 8000882:	4b36      	ldr	r3, [pc, #216]	; (800095c <HAL_UART_MspInit+0x114>)
 8000884:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000886:	4a35      	ldr	r2, [pc, #212]	; (800095c <HAL_UART_MspInit+0x114>)
 8000888:	f043 0302 	orr.w	r3, r3, #2
 800088c:	6313      	str	r3, [r2, #48]	; 0x30
 800088e:	4b33      	ldr	r3, [pc, #204]	; (800095c <HAL_UART_MspInit+0x114>)
 8000890:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000892:	f003 0302 	and.w	r3, r3, #2
 8000896:	617b      	str	r3, [r7, #20]
 8000898:	697b      	ldr	r3, [r7, #20]
		__HAL_RCC_GPIOA_CLK_ENABLE();
 800089a:	4b30      	ldr	r3, [pc, #192]	; (800095c <HAL_UART_MspInit+0x114>)
 800089c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800089e:	4a2f      	ldr	r2, [pc, #188]	; (800095c <HAL_UART_MspInit+0x114>)
 80008a0:	f043 0301 	orr.w	r3, r3, #1
 80008a4:	6313      	str	r3, [r2, #48]	; 0x30
 80008a6:	4b2d      	ldr	r3, [pc, #180]	; (800095c <HAL_UART_MspInit+0x114>)
 80008a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008aa:	f003 0301 	and.w	r3, r3, #1
 80008ae:	613b      	str	r3, [r7, #16]
 80008b0:	693b      	ldr	r3, [r7, #16]

		/* USART1 GPIO Configuration
		 * PB7 ------> USART1_RX
		 * PA9 ------> USART1_TX
		 */
		GPIO_InitStruct.Pin = VCP_RX_Pin;
 80008b2:	2380      	movs	r3, #128	; 0x80
 80008b4:	61fb      	str	r3, [r7, #28]
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008b6:	2302      	movs	r3, #2
 80008b8:	623b      	str	r3, [r7, #32]
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ba:	2300      	movs	r3, #0
 80008bc:	627b      	str	r3, [r7, #36]	; 0x24
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008be:	2300      	movs	r3, #0
 80008c0:	62bb      	str	r3, [r7, #40]	; 0x28
		GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80008c2:	2307      	movs	r3, #7
 80008c4:	62fb      	str	r3, [r7, #44]	; 0x2c
		HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 80008c6:	f107 031c 	add.w	r3, r7, #28
 80008ca:	4619      	mov	r1, r3
 80008cc:	4824      	ldr	r0, [pc, #144]	; (8000960 <HAL_UART_MspInit+0x118>)
 80008ce:	f006 fd57 	bl	8007380 <HAL_GPIO_Init>

		GPIO_InitStruct.Pin = VCP_TX_Pin;
 80008d2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80008d6:	61fb      	str	r3, [r7, #28]
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008d8:	2302      	movs	r3, #2
 80008da:	623b      	str	r3, [r7, #32]
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008dc:	2300      	movs	r3, #0
 80008de:	627b      	str	r3, [r7, #36]	; 0x24
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008e0:	2300      	movs	r3, #0
 80008e2:	62bb      	str	r3, [r7, #40]	; 0x28
		GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80008e4:	2307      	movs	r3, #7
 80008e6:	62fb      	str	r3, [r7, #44]	; 0x2c
		HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 80008e8:	f107 031c 	add.w	r3, r7, #28
 80008ec:	4619      	mov	r1, r3
 80008ee:	481d      	ldr	r0, [pc, #116]	; (8000964 <HAL_UART_MspInit+0x11c>)
 80008f0:	f006 fd46 	bl	8007380 <HAL_GPIO_Init>
		GPIO_InitStruct.Pull = GPIO_NOPULL;
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
		GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
	}
}
 80008f4:	e02c      	b.n	8000950 <HAL_UART_MspInit+0x108>
	else if (huart->Instance == USART6)
 80008f6:	687b      	ldr	r3, [r7, #4]
 80008f8:	681b      	ldr	r3, [r3, #0]
 80008fa:	4a1b      	ldr	r2, [pc, #108]	; (8000968 <HAL_UART_MspInit+0x120>)
 80008fc:	4293      	cmp	r3, r2
 80008fe:	d127      	bne.n	8000950 <HAL_UART_MspInit+0x108>
		__HAL_RCC_USART6_CLK_ENABLE();
 8000900:	4b16      	ldr	r3, [pc, #88]	; (800095c <HAL_UART_MspInit+0x114>)
 8000902:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000904:	4a15      	ldr	r2, [pc, #84]	; (800095c <HAL_UART_MspInit+0x114>)
 8000906:	f043 0320 	orr.w	r3, r3, #32
 800090a:	6453      	str	r3, [r2, #68]	; 0x44
 800090c:	4b13      	ldr	r3, [pc, #76]	; (800095c <HAL_UART_MspInit+0x114>)
 800090e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000910:	f003 0320 	and.w	r3, r3, #32
 8000914:	60fb      	str	r3, [r7, #12]
 8000916:	68fb      	ldr	r3, [r7, #12]
		__HAL_RCC_GPIOC_CLK_ENABLE();
 8000918:	4b10      	ldr	r3, [pc, #64]	; (800095c <HAL_UART_MspInit+0x114>)
 800091a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800091c:	4a0f      	ldr	r2, [pc, #60]	; (800095c <HAL_UART_MspInit+0x114>)
 800091e:	f043 0304 	orr.w	r3, r3, #4
 8000922:	6313      	str	r3, [r2, #48]	; 0x30
 8000924:	4b0d      	ldr	r3, [pc, #52]	; (800095c <HAL_UART_MspInit+0x114>)
 8000926:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000928:	f003 0304 	and.w	r3, r3, #4
 800092c:	60bb      	str	r3, [r7, #8]
 800092e:	68bb      	ldr	r3, [r7, #8]
		GPIO_InitStruct.Pin = ARDUINO_RX_D0_Pin | ARDUINO_TX_D1_Pin;
 8000930:	23c0      	movs	r3, #192	; 0xc0
 8000932:	61fb      	str	r3, [r7, #28]
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000934:	2302      	movs	r3, #2
 8000936:	623b      	str	r3, [r7, #32]
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000938:	2300      	movs	r3, #0
 800093a:	627b      	str	r3, [r7, #36]	; 0x24
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800093c:	2303      	movs	r3, #3
 800093e:	62bb      	str	r3, [r7, #40]	; 0x28
		GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8000940:	2308      	movs	r3, #8
 8000942:	62fb      	str	r3, [r7, #44]	; 0x2c
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000944:	f107 031c 	add.w	r3, r7, #28
 8000948:	4619      	mov	r1, r3
 800094a:	4808      	ldr	r0, [pc, #32]	; (800096c <HAL_UART_MspInit+0x124>)
 800094c:	f006 fd18 	bl	8007380 <HAL_GPIO_Init>
}
 8000950:	bf00      	nop
 8000952:	3730      	adds	r7, #48	; 0x30
 8000954:	46bd      	mov	sp, r7
 8000956:	bd80      	pop	{r7, pc}
 8000958:	40011000 	.word	0x40011000
 800095c:	40023800 	.word	0x40023800
 8000960:	40020400 	.word	0x40020400
 8000964:	40020000 	.word	0x40020000
 8000968:	40011400 	.word	0x40011400
 800096c:	40020800 	.word	0x40020800

08000970 <hardware_rand_initialize>:

void BSP_SDRAM_Init();
void USB_OTG_BSP_HS_Init(void);

void hardware_rand_initialize(void)
{
 8000970:	b480      	push	{r7}
 8000972:	af00      	add	r7, sp, #0
	/* Enable clock for the RNG.  */
	STM32F7_RCC_AHB2ENR |= STM32F7_RCC_AHB2ENR_RNGEN;
 8000974:	4b06      	ldr	r3, [pc, #24]	; (8000990 <hardware_rand_initialize+0x20>)
 8000976:	681b      	ldr	r3, [r3, #0]
 8000978:	4a05      	ldr	r2, [pc, #20]	; (8000990 <hardware_rand_initialize+0x20>)
 800097a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800097e:	6013      	str	r3, [r2, #0]

	/* Enable the random number generator.  */
	STM32_RNG_CR = STM32_RNG_CR_RNGEN;
 8000980:	4b04      	ldr	r3, [pc, #16]	; (8000994 <hardware_rand_initialize+0x24>)
 8000982:	2204      	movs	r2, #4
 8000984:	601a      	str	r2, [r3, #0]
}
 8000986:	bf00      	nop
 8000988:	46bd      	mov	sp, r7
 800098a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800098e:	4770      	bx	lr
 8000990:	40023834 	.word	0x40023834
 8000994:	50060800 	.word	0x50060800

08000998 <MX_USART1_UART_Init>:
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void)
{
 8000998:	b580      	push	{r7, lr}
 800099a:	af00      	add	r7, sp, #0
	huart1.Instance = USART1;
 800099c:	4b13      	ldr	r3, [pc, #76]	; (80009ec <MX_USART1_UART_Init+0x54>)
 800099e:	4a14      	ldr	r2, [pc, #80]	; (80009f0 <MX_USART1_UART_Init+0x58>)
 80009a0:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 115200;
 80009a2:	4b12      	ldr	r3, [pc, #72]	; (80009ec <MX_USART1_UART_Init+0x54>)
 80009a4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80009a8:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80009aa:	4b10      	ldr	r3, [pc, #64]	; (80009ec <MX_USART1_UART_Init+0x54>)
 80009ac:	2200      	movs	r2, #0
 80009ae:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 80009b0:	4b0e      	ldr	r3, [pc, #56]	; (80009ec <MX_USART1_UART_Init+0x54>)
 80009b2:	2200      	movs	r2, #0
 80009b4:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 80009b6:	4b0d      	ldr	r3, [pc, #52]	; (80009ec <MX_USART1_UART_Init+0x54>)
 80009b8:	2200      	movs	r2, #0
 80009ba:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 80009bc:	4b0b      	ldr	r3, [pc, #44]	; (80009ec <MX_USART1_UART_Init+0x54>)
 80009be:	220c      	movs	r2, #12
 80009c0:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009c2:	4b0a      	ldr	r3, [pc, #40]	; (80009ec <MX_USART1_UART_Init+0x54>)
 80009c4:	2200      	movs	r2, #0
 80009c6:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80009c8:	4b08      	ldr	r3, [pc, #32]	; (80009ec <MX_USART1_UART_Init+0x54>)
 80009ca:	2200      	movs	r2, #0
 80009cc:	61da      	str	r2, [r3, #28]
	huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80009ce:	4b07      	ldr	r3, [pc, #28]	; (80009ec <MX_USART1_UART_Init+0x54>)
 80009d0:	2200      	movs	r2, #0
 80009d2:	621a      	str	r2, [r3, #32]
	huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80009d4:	4b05      	ldr	r3, [pc, #20]	; (80009ec <MX_USART1_UART_Init+0x54>)
 80009d6:	2200      	movs	r2, #0
 80009d8:	625a      	str	r2, [r3, #36]	; 0x24
	if (HAL_UART_Init(&huart1) != HAL_OK)
 80009da:	4804      	ldr	r0, [pc, #16]	; (80009ec <MX_USART1_UART_Init+0x54>)
 80009dc:	f007 fa44 	bl	8007e68 <HAL_UART_Init>
 80009e0:	4603      	mov	r3, r0
 80009e2:	2b00      	cmp	r3, #0
 80009e4:	d000      	beq.n	80009e8 <MX_USART1_UART_Init+0x50>
	{
		while (1);
 80009e6:	e7fe      	b.n	80009e6 <MX_USART1_UART_Init+0x4e>
	}
}
 80009e8:	bf00      	nop
 80009ea:	bd80      	pop	{r7, pc}
 80009ec:	20000384 	.word	0x20000384
 80009f0:	40011000 	.word	0x40011000

080009f4 <SystemClock_Config>:
 *            Flash Latency(WS)              = 7
 * @param  None
 * @retval None
 */
static void SystemClock_Config(void)
{
 80009f4:	b580      	push	{r7, lr}
 80009f6:	b092      	sub	sp, #72	; 0x48
 80009f8:	af00      	add	r7, sp, #0
	RCC_ClkInitTypeDef RCC_ClkInitStruct;
	RCC_OscInitTypeDef RCC_OscInitStruct;
	HAL_StatusTypeDef ret = HAL_OK;
 80009fa:	2300      	movs	r3, #0
 80009fc:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

	/* Enable HSE Oscillator and activate PLL with HSE as source */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000a00:	2301      	movs	r3, #1
 8000a02:	603b      	str	r3, [r7, #0]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000a04:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000a08:	607b      	str	r3, [r7, #4]
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a0a:	2302      	movs	r3, #2
 8000a0c:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000a0e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000a12:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.PLL.PLLM = 25;
 8000a14:	2319      	movs	r3, #25
 8000a16:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.PLL.PLLN = 432;
 8000a18:	f44f 73d8 	mov.w	r3, #432	; 0x1b0
 8000a1c:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000a1e:	2302      	movs	r3, #2
 8000a20:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.PLL.PLLQ = 9;
 8000a22:	2309      	movs	r3, #9
 8000a24:	62fb      	str	r3, [r7, #44]	; 0x2c

	ret = HAL_RCC_OscConfig(&RCC_OscInitStruct);
 8000a26:	463b      	mov	r3, r7
 8000a28:	4618      	mov	r0, r3
 8000a2a:	f006 fdeb 	bl	8007604 <HAL_RCC_OscConfig>
 8000a2e:	4603      	mov	r3, r0
 8000a30:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	if (ret != HAL_OK)
 8000a34:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8000a38:	2b00      	cmp	r3, #0
 8000a3a:	d000      	beq.n	8000a3e <SystemClock_Config+0x4a>
	{
		while (1);
 8000a3c:	e7fe      	b.n	8000a3c <SystemClock_Config+0x48>
	}

	/* Activate the OverDrive to reach the 216 MHz Frequency */
	ret = HAL_PWREx_EnableOverDrive();
 8000a3e:	f006 fda5 	bl	800758c <HAL_PWREx_EnableOverDrive>
 8000a42:	4603      	mov	r3, r0
 8000a44:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	if (ret != HAL_OK)
 8000a48:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8000a4c:	2b00      	cmp	r3, #0
 8000a4e:	d000      	beq.n	8000a52 <SystemClock_Config+0x5e>
	{
		while (1);
 8000a50:	e7fe      	b.n	8000a50 <SystemClock_Config+0x5c>
	}

	/* Select PLL as system clock source and configure the HCLK, PCLK1 and PCLK2 clocks dividers */
	RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1
 8000a52:	230f      	movs	r3, #15
 8000a54:	633b      	str	r3, [r7, #48]	; 0x30
			| RCC_CLOCKTYPE_PCLK2);
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a56:	2302      	movs	r3, #2
 8000a58:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a5a:	2300      	movs	r3, #0
 8000a5c:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000a5e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000a62:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000a64:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000a68:	643b      	str	r3, [r7, #64]	; 0x40

	ret = HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7);
 8000a6a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000a6e:	2107      	movs	r1, #7
 8000a70:	4618      	mov	r0, r3
 8000a72:	f006 ffc1 	bl	80079f8 <HAL_RCC_ClockConfig>
 8000a76:	4603      	mov	r3, r0
 8000a78:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	if (ret != HAL_OK)
 8000a7c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8000a80:	2b00      	cmp	r3, #0
 8000a82:	d000      	beq.n	8000a86 <SystemClock_Config+0x92>
	{
		while (1);
 8000a84:	e7fe      	b.n	8000a84 <SystemClock_Config+0x90>
	}
}
 8000a86:	bf00      	nop
 8000a88:	3748      	adds	r7, #72	; 0x48
 8000a8a:	46bd      	mov	sp, r7
 8000a8c:	bd80      	pop	{r7, pc}
	...

08000a90 <MPU_Config>:
 *         The Region Size is 256KB, it is related to SRAM1 and SRAM2  memory size.
 * @param  None
 * @retval None
 */
static void MPU_Config(void)
{
 8000a90:	b580      	push	{r7, lr}
 8000a92:	b084      	sub	sp, #16
 8000a94:	af00      	add	r7, sp, #0
	MPU_Region_InitTypeDef MPU_InitStruct;

	/* Disable the MPU */
	HAL_MPU_Disable();
 8000a96:	f006 fb4b 	bl	8007130 <HAL_MPU_Disable>

	/* Configure the MPU attributes as cacheable for SRAM */
	MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000a9a:	2301      	movs	r3, #1
 8000a9c:	703b      	strb	r3, [r7, #0]
	MPU_InitStruct.BaseAddress = 0x20010000;
 8000a9e:	4b1d      	ldr	r3, [pc, #116]	; (8000b14 <MPU_Config+0x84>)
 8000aa0:	607b      	str	r3, [r7, #4]
	MPU_InitStruct.Size = MPU_REGION_SIZE_256KB;
 8000aa2:	2311      	movs	r3, #17
 8000aa4:	723b      	strb	r3, [r7, #8]
	MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 8000aa6:	2303      	movs	r3, #3
 8000aa8:	72fb      	strb	r3, [r7, #11]
	MPU_InitStruct.IsBufferable = MPU_ACCESS_BUFFERABLE;
 8000aaa:	2301      	movs	r3, #1
 8000aac:	73fb      	strb	r3, [r7, #15]
	MPU_InitStruct.IsCacheable = MPU_ACCESS_CACHEABLE;
 8000aae:	2301      	movs	r3, #1
 8000ab0:	73bb      	strb	r3, [r7, #14]
	MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	737b      	strb	r3, [r7, #13]
	MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8000ab6:	2300      	movs	r3, #0
 8000ab8:	707b      	strb	r3, [r7, #1]
	MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8000aba:	2300      	movs	r3, #0
 8000abc:	72bb      	strb	r3, [r7, #10]
	MPU_InitStruct.SubRegionDisable = 0x00;
 8000abe:	2300      	movs	r3, #0
 8000ac0:	727b      	strb	r3, [r7, #9]
	MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_ENABLE;
 8000ac2:	2300      	movs	r3, #0
 8000ac4:	733b      	strb	r3, [r7, #12]
	HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000ac6:	463b      	mov	r3, r7
 8000ac8:	4618      	mov	r0, r3
 8000aca:	f006 fb53 	bl	8007174 <HAL_MPU_ConfigRegion>
	MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000ace:	2301      	movs	r3, #1
 8000ad0:	703b      	strb	r3, [r7, #0]
	MPU_InitStruct.BaseAddress = 0xC0000000;
 8000ad2:	f04f 4340 	mov.w	r3, #3221225472	; 0xc0000000
 8000ad6:	607b      	str	r3, [r7, #4]
	MPU_InitStruct.Size = MPU_REGION_SIZE_8MB;
 8000ad8:	2316      	movs	r3, #22
 8000ada:	723b      	strb	r3, [r7, #8]
	MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 8000adc:	2303      	movs	r3, #3
 8000ade:	72fb      	strb	r3, [r7, #11]
	MPU_InitStruct.IsBufferable = MPU_ACCESS_BUFFERABLE;
 8000ae0:	2301      	movs	r3, #1
 8000ae2:	73fb      	strb	r3, [r7, #15]
	MPU_InitStruct.IsCacheable = MPU_ACCESS_CACHEABLE;
 8000ae4:	2301      	movs	r3, #1
 8000ae6:	73bb      	strb	r3, [r7, #14]
	MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
 8000ae8:	2300      	movs	r3, #0
 8000aea:	737b      	strb	r3, [r7, #13]
	MPU_InitStruct.Number = MPU_REGION_NUMBER1;
 8000aec:	2301      	movs	r3, #1
 8000aee:	707b      	strb	r3, [r7, #1]
	MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8000af0:	2300      	movs	r3, #0
 8000af2:	72bb      	strb	r3, [r7, #10]
	MPU_InitStruct.SubRegionDisable = 0x00;
 8000af4:	2300      	movs	r3, #0
 8000af6:	727b      	strb	r3, [r7, #9]
	MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_ENABLE;
 8000af8:	2300      	movs	r3, #0
 8000afa:	733b      	strb	r3, [r7, #12]
	HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000afc:	463b      	mov	r3, r7
 8000afe:	4618      	mov	r0, r3
 8000b00:	f006 fb38 	bl	8007174 <HAL_MPU_ConfigRegion>

	/* Enable the MPU */
	HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8000b04:	2004      	movs	r0, #4
 8000b06:	f006 fb23 	bl	8007150 <HAL_MPU_Enable>
}
 8000b0a:	bf00      	nop
 8000b0c:	3710      	adds	r7, #16
 8000b0e:	46bd      	mov	sp, r7
 8000b10:	bd80      	pop	{r7, pc}
 8000b12:	bf00      	nop
 8000b14:	20010000 	.word	0x20010000

08000b18 <CPU_CACHE_Enable>:
 * @brief  CPU L1-Cache enable.
 * @param  None
 * @retval None
 */
static void CPU_CACHE_Enable(void)
{
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	af00      	add	r7, sp, #0
	/* Enable I-Cache */
	SCB_EnableICache();
 8000b1c:	f7ff fe34 	bl	8000788 <SCB_EnableICache>

	/* Enable D-Cache */
	SCB_EnableDCache();
 8000b20:	f7ff fe52 	bl	80007c8 <SCB_EnableDCache>
}
 8000b24:	bf00      	nop
 8000b26:	bd80      	pop	{r7, pc}

08000b28 <GreenLed_Init>:

static void GreenLed_Init(void)
{
 8000b28:	b480      	push	{r7}
 8000b2a:	af00      	add	r7, sp, #0
	/* enable clock and clear 'MODER1' field for port PI */
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOIEN;
 8000b2c:	4b0e      	ldr	r3, [pc, #56]	; (8000b68 <GreenLed_Init+0x40>)
 8000b2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b30:	4a0d      	ldr	r2, [pc, #52]	; (8000b68 <GreenLed_Init+0x40>)
 8000b32:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000b36:	6313      	str	r3, [r2, #48]	; 0x30
	GPIOI->MODER &= ~GPIO_MODER_MODER1;
 8000b38:	4b0c      	ldr	r3, [pc, #48]	; (8000b6c <GreenLed_Init+0x44>)
 8000b3a:	681b      	ldr	r3, [r3, #0]
 8000b3c:	4a0b      	ldr	r2, [pc, #44]	; (8000b6c <GreenLed_Init+0x44>)
 8000b3e:	f023 030c 	bic.w	r3, r3, #12
 8000b42:	6013      	str	r3, [r2, #0]

	/* setup pin PI1 as 'push-pull' output and reset it in '0' */
	GPIOI->MODER |= GPIO_MODER_MODER1_0;
 8000b44:	4b09      	ldr	r3, [pc, #36]	; (8000b6c <GreenLed_Init+0x44>)
 8000b46:	681b      	ldr	r3, [r3, #0]
 8000b48:	4a08      	ldr	r2, [pc, #32]	; (8000b6c <GreenLed_Init+0x44>)
 8000b4a:	f043 0304 	orr.w	r3, r3, #4
 8000b4e:	6013      	str	r3, [r2, #0]
	GPIOI->BSRR |= GPIO_BSRR_BR_1;
 8000b50:	4b06      	ldr	r3, [pc, #24]	; (8000b6c <GreenLed_Init+0x44>)
 8000b52:	699b      	ldr	r3, [r3, #24]
 8000b54:	4a05      	ldr	r2, [pc, #20]	; (8000b6c <GreenLed_Init+0x44>)
 8000b56:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000b5a:	6193      	str	r3, [r2, #24]
}
 8000b5c:	bf00      	nop
 8000b5e:	46bd      	mov	sp, r7
 8000b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop
 8000b68:	40023800 	.word	0x40023800
 8000b6c:	40022000 	.word	0x40022000

08000b70 <hardware_setup>:
	GPIOI->BSRR |= ((GPIOI->ODR & 0x02) != 0x00u) ? GPIO_BSRR_BR_1 : GPIO_BSRR_BS_1;
}

/** Initialize: MPU, CACHE, HAL_Init, Clock, SDRAM, USART1, RNG */
void hardware_setup(void)
{
 8000b70:	b580      	push	{r7, lr}
 8000b72:	af00      	add	r7, sp, #0
	/* Configure the MPU attributes as Write Through */
	MPU_Config();
 8000b74:	f7ff ff8c 	bl	8000a90 <MPU_Config>

	/* Enable the CPU Cache */
	CPU_CACHE_Enable();
 8000b78:	f7ff ffce 	bl	8000b18 <CPU_CACHE_Enable>

	/* STM32F7xx HAL library initialization */
	HAL_Init();
 8000b7c:	f006 fa4a 	bl	8007014 <HAL_Init>

	/* Configure the system clock to 216 MHz */
	SystemClock_Config();
 8000b80:	f7ff ff38 	bl	80009f4 <SystemClock_Config>

	/* Configure the SDRAM.  */
	BSP_SDRAM_Init();
 8000b84:	f006 f9bc 	bl	8006f00 <BSP_SDRAM_Init>

	/* Initialize UART for printf.  */
	MX_USART1_UART_Init();
 8000b88:	f7ff ff06 	bl	8000998 <MX_USART1_UART_Init>

	/* Initialize the hardware random number generator.  */
	hardware_rand_initialize();
 8000b8c:	f7ff fef0 	bl	8000970 <hardware_rand_initialize>

	GreenLed_Init();
 8000b90:	f7ff ffca 	bl	8000b28 <GreenLed_Init>
}
 8000b94:	bf00      	nop
 8000b96:	bd80      	pop	{r7, pc}

08000b98 <prvGetRegistersFromStack>:
/*    Other registers will not have changed since the fault occurred,     */
/*    and can be viewed directly in the debugger’s CPU register window.   */
/*                                                                        */
/**************************************************************************/
void prvGetRegistersFromStack(uint32_t* pulFaultStackAddress)
{
 8000b98:	b480      	push	{r7}
 8000b9a:	b08b      	sub	sp, #44	; 0x2c
 8000b9c:	af00      	add	r7, sp, #0
 8000b9e:	6078      	str	r0, [r7, #4]
	volatile uint32_t lr;	/* Link register. */
	volatile uint32_t pc;	/* Program counter. */
	volatile uint32_t psr;	/* Program status register. */
#pragma GCC diagnostic pop

	r0 = pulFaultStackAddress[0];
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	681b      	ldr	r3, [r3, #0]
 8000ba4:	627b      	str	r3, [r7, #36]	; 0x24
	r1 = pulFaultStackAddress[1];
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	685b      	ldr	r3, [r3, #4]
 8000baa:	623b      	str	r3, [r7, #32]
	r2 = pulFaultStackAddress[2];
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	689b      	ldr	r3, [r3, #8]
 8000bb0:	61fb      	str	r3, [r7, #28]
	r3 = pulFaultStackAddress[3];
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	68db      	ldr	r3, [r3, #12]
 8000bb6:	61bb      	str	r3, [r7, #24]

	r12 = pulFaultStackAddress[4];
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	691b      	ldr	r3, [r3, #16]
 8000bbc:	617b      	str	r3, [r7, #20]
	lr = pulFaultStackAddress[5];
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	695b      	ldr	r3, [r3, #20]
 8000bc2:	613b      	str	r3, [r7, #16]
	pc = pulFaultStackAddress[6];	/* contains the program counter value */
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	699b      	ldr	r3, [r3, #24]
 8000bc8:	60fb      	str	r3, [r7, #12]
	psr = pulFaultStackAddress[7];
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	69db      	ldr	r3, [r3, #28]
 8000bce:	60bb      	str	r3, [r7, #8]

	/* When the following line is hit, the variables contain the register values. */
	for (;;);
 8000bd0:	e7fe      	b.n	8000bd0 <prvGetRegistersFromStack+0x38>

08000bd2 <NMI_Handler>:
	 * a precise fault, which makes the fault easier to debug, albeit at the cost of slower
	 * program execution. */
}

void NMI_Handler(void)
{
 8000bd2:	b480      	push	{r7}
 8000bd4:	af00      	add	r7, sp, #0
	while(1);
 8000bd6:	e7fe      	b.n	8000bd6 <NMI_Handler+0x4>

08000bd8 <HardFault_Handler>:
}

void HardFault_Handler(void)
{
 8000bd8:	b480      	push	{r7}
 8000bda:	af00      	add	r7, sp, #0
	while(1)
	{
		/* fault handler implementation calls a function called 'prvGetRegistersFromStack()' */
		__asm volatile
 8000bdc:	f01e 0f04 	tst.w	lr, #4
 8000be0:	bf0c      	ite	eq
 8000be2:	f3ef 8008 	mrseq	r0, MSP
 8000be6:	f3ef 8009 	mrsne	r0, PSP
 8000bea:	6981      	ldr	r1, [r0, #24]
 8000bec:	4a00      	ldr	r2, [pc, #0]	; (8000bf0 <HANDLER2_ADDRESS_CONST>)
 8000bee:	4710      	bx	r2

08000bf0 <HANDLER2_ADDRESS_CONST>:
 8000bf0:	08000b99 	.word	0x08000b99
 8000bf4:	e7f2      	b.n	8000bdc <HardFault_Handler+0x4>

08000bf6 <MemManage_Handler>:
		);
	}
}

void MemManage_Handler(void)
{
 8000bf6:	b480      	push	{r7}
 8000bf8:	af00      	add	r7, sp, #0
	while(1);
 8000bfa:	e7fe      	b.n	8000bfa <MemManage_Handler+0x4>

08000bfc <BusFault_Handler>:
}

void BusFault_Handler(void)
{
 8000bfc:	b480      	push	{r7}
 8000bfe:	af00      	add	r7, sp, #0
	while(1);
 8000c00:	e7fe      	b.n	8000c00 <BusFault_Handler+0x4>

08000c02 <UsageFault_Handler>:
}

void UsageFault_Handler(void)
{
 8000c02:	b480      	push	{r7}
 8000c04:	af00      	add	r7, sp, #0
	while(1);
 8000c06:	e7fe      	b.n	8000c06 <UsageFault_Handler+0x4>

08000c08 <main>:
/*------------------------------------------------------------------------------------------------*/

VOID hardware_setup(void);

int main(int argc, char** argv)
{
 8000c08:	b580      	push	{r7, lr}
 8000c0a:	b082      	sub	sp, #8
 8000c0c:	af00      	add	r7, sp, #0
 8000c0e:	6078      	str	r0, [r7, #4]
 8000c10:	6039      	str	r1, [r7, #0]
	/* Setup the hardware. */
	hardware_setup();
 8000c12:	f7ff ffad 	bl	8000b70 <hardware_setup>

	/* Enter the ThreadX kernel.  */
	tx_kernel_enter();
 8000c16:	f007 fd37 	bl	8008688 <_tx_initialize_kernel_enter>
 8000c1a:	2300      	movs	r3, #0
}
 8000c1c:	4618      	mov	r0, r3
 8000c1e:	3708      	adds	r7, #8
 8000c20:	46bd      	mov	sp, r7
 8000c22:	bd80      	pop	{r7, pc}

08000c24 <tx_application_define>:

void tx_application_define(void* first_unused_memory)
{
 8000c24:	b580      	push	{r7, lr}
 8000c26:	b08c      	sub	sp, #48	; 0x30
 8000c28:	af06      	add	r7, sp, #24
 8000c2a:	6078      	str	r0, [r7, #4]
	CHAR* stack_pointer;
	CHAR* memory_pointer;
	UINT status;

	/* Initialize the free memory pointer.  */
	stack_pointer = (CHAR*)first_unused_memory;
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	617b      	str	r3, [r7, #20]

	/* Initialize the RAM disk memory. */
	memory_pointer = stack_pointer + DEMO_STACK_SIZE;
 8000c30:	697b      	ldr	r3, [r7, #20]
 8000c32:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8000c36:	613b      	str	r3, [r7, #16]

	/* Initialize USBX Memory */
	status = _ux_system_initialize(memory_pointer, USBX_MEMORY_SIZE, UX_NULL, 0);
 8000c38:	2300      	movs	r3, #0
 8000c3a:	2200      	movs	r2, #0
 8000c3c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000c40:	6938      	ldr	r0, [r7, #16]
 8000c42:	f001 ff49 	bl	8002ad8 <_ux_system_initialize>
 8000c46:	60f8      	str	r0, [r7, #12]

	/* Initialize memory address for USBX.  */
	ram_disk_memory = (CHAR*)0xC0000000;
 8000c48:	4b31      	ldr	r3, [pc, #196]	; (8000d10 <tx_application_define+0xec>)
 8000c4a:	f04f 4240 	mov.w	r2, #3221225472	; 0xc0000000
 8000c4e:	601a      	str	r2, [r3, #0]

	/* Reset it.  */
	_ux_utility_memory_set(ram_disk_memory, 0, RAM_DISK_SIZE);
 8000c50:	4b2f      	ldr	r3, [pc, #188]	; (8000d10 <tx_application_define+0xec>)
 8000c52:	681b      	ldr	r3, [r3, #0]
 8000c54:	4a2f      	ldr	r2, [pc, #188]	; (8000d14 <tx_application_define+0xf0>)
 8000c56:	2100      	movs	r1, #0
 8000c58:	4618      	mov	r0, r3
 8000c5a:	f002 f915 	bl	8002e88 <_ux_utility_memory_set>

	/* Initialize FileX.  */
	_fx_system_initialize();
 8000c5e:	f003 fd05 	bl	800466c <_fx_system_initialize>
	 * string_framework_length               Length of string FW
	 * language_id_framework                 Pointer to language ID FW
	 * language_id_framework_length          Length of language ID FW
	 * (ux_system_slave_change_function)     Pointer to callback function for device changes
	 */
	status = _ux_device_stack_initialize(device_framework_high_speed,
 8000c62:	2300      	movs	r3, #0
 8000c64:	9304      	str	r3, [sp, #16]
 8000c66:	2302      	movs	r3, #2
 8000c68:	9303      	str	r3, [sp, #12]
 8000c6a:	4b2b      	ldr	r3, [pc, #172]	; (8000d18 <tx_application_define+0xf4>)
 8000c6c:	9302      	str	r3, [sp, #8]
 8000c6e:	2326      	movs	r3, #38	; 0x26
 8000c70:	9301      	str	r3, [sp, #4]
 8000c72:	4b2a      	ldr	r3, [pc, #168]	; (8000d1c <tx_application_define+0xf8>)
 8000c74:	9300      	str	r3, [sp, #0]
 8000c76:	2332      	movs	r3, #50	; 0x32
 8000c78:	4a29      	ldr	r2, [pc, #164]	; (8000d20 <tx_application_define+0xfc>)
 8000c7a:	213c      	movs	r1, #60	; 0x3c
 8000c7c:	4829      	ldr	r0, [pc, #164]	; (8000d24 <tx_application_define+0x100>)
 8000c7e:	f001 fd71 	bl	8002764 <_ux_device_stack_initialize>
 8000c82:	60f8      	str	r0, [r7, #12]
			DEVICE_FRAMEWORK_LENGTH_HIGH_SPEED, device_framework_full_speed,
			DEVICE_FRAMEWORK_LENGTH_FULL_SPEED, string_framework, STRING_FRAMEWORK_LENGTH,
			language_id_framework, LANGUAGE_ID_FRAMEWORK_LENGTH, UX_NULL);
	if (status != UX_SUCCESS)
 8000c84:	68fb      	ldr	r3, [r7, #12]
 8000c86:	2b00      	cmp	r3, #0
 8000c88:	d13b      	bne.n	8000d02 <tx_application_define+0xde>
		return;

	/* Store the number of LUN in this device storage instance.  */
	storage_parameter.ux_slave_class_storage_parameter_number_lun = 1;
 8000c8a:	4b27      	ldr	r3, [pc, #156]	; (8000d28 <tx_application_define+0x104>)
 8000c8c:	2201      	movs	r2, #1
 8000c8e:	609a      	str	r2, [r3, #8]

	/* Initialize the storage class parameters for reading/writing to the Flash Disk.  */
	storage_parameter.ux_slave_class_storage_parameter_lun[0].ux_slave_class_storage_media_last_lba =
 8000c90:	4b25      	ldr	r3, [pc, #148]	; (8000d28 <tx_application_define+0x104>)
 8000c92:	f643 72fe 	movw	r2, #16382	; 0x3ffe
 8000c96:	60da      	str	r2, [r3, #12]
			RAM_DISK_LAST_LBA;

	storage_parameter.ux_slave_class_storage_parameter_lun[0]
			.ux_slave_class_storage_media_block_length = 512;
 8000c98:	4b23      	ldr	r3, [pc, #140]	; (8000d28 <tx_application_define+0x104>)
 8000c9a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000c9e:	611a      	str	r2, [r3, #16]

	storage_parameter.ux_slave_class_storage_parameter_lun[0].ux_slave_class_storage_media_type = 0;
 8000ca0:	4b21      	ldr	r3, [pc, #132]	; (8000d28 <tx_application_define+0x104>)
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	615a      	str	r2, [r3, #20]

	storage_parameter.ux_slave_class_storage_parameter_lun[0]
			.ux_slave_class_storage_media_removable_flag = 0x80;
 8000ca6:	4b20      	ldr	r3, [pc, #128]	; (8000d28 <tx_application_define+0x104>)
 8000ca8:	2280      	movs	r2, #128	; 0x80
 8000caa:	619a      	str	r2, [r3, #24]

	storage_parameter.ux_slave_class_storage_parameter_lun[0].ux_slave_class_storage_media_read =
 8000cac:	4b1e      	ldr	r3, [pc, #120]	; (8000d28 <tx_application_define+0x104>)
 8000cae:	4a1f      	ldr	r2, [pc, #124]	; (8000d2c <tx_application_define+0x108>)
 8000cb0:	635a      	str	r2, [r3, #52]	; 0x34
			demo_thread_media_read;
	storage_parameter.ux_slave_class_storage_parameter_lun[0].ux_slave_class_storage_media_write =
 8000cb2:	4b1d      	ldr	r3, [pc, #116]	; (8000d28 <tx_application_define+0x104>)
 8000cb4:	4a1e      	ldr	r2, [pc, #120]	; (8000d30 <tx_application_define+0x10c>)
 8000cb6:	639a      	str	r2, [r3, #56]	; 0x38
			demo_thread_media_write;
	storage_parameter.ux_slave_class_storage_parameter_lun[0].ux_slave_class_storage_media_status =
 8000cb8:	4b1b      	ldr	r3, [pc, #108]	; (8000d28 <tx_application_define+0x104>)
 8000cba:	4a1e      	ldr	r2, [pc, #120]	; (8000d34 <tx_application_define+0x110>)
 8000cbc:	641a      	str	r2, [r3, #64]	; 0x40
	 * class_name                            Name of class
	 * class_function_entry                  Class entry function
	 * configuration_number                  Configuration # for this class
	 * interface_number                      Interface # for this class
	 * parameter                             Parameter specific for class */
	status = _ux_device_stack_class_register(_ux_system_slave_class_storage_name,
 8000cbe:	4b1a      	ldr	r3, [pc, #104]	; (8000d28 <tx_application_define+0x104>)
 8000cc0:	9300      	str	r3, [sp, #0]
 8000cc2:	2300      	movs	r3, #0
 8000cc4:	2201      	movs	r2, #1
 8000cc6:	491c      	ldr	r1, [pc, #112]	; (8000d38 <tx_application_define+0x114>)
 8000cc8:	481c      	ldr	r0, [pc, #112]	; (8000d3c <tx_application_define+0x118>)
 8000cca:	f001 f9a7 	bl	800201c <_ux_device_stack_class_register>
 8000cce:	60f8      	str	r0, [r7, #12]
			_ux_device_class_storage_entry, 1, 0, (VOID*)&storage_parameter);
	if (status != UX_SUCCESS)
 8000cd0:	68fb      	ldr	r3, [r7, #12]
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	d117      	bne.n	8000d06 <tx_application_define+0xe2>
		return;

	/* Create the main demo thread. */
	status = _tx_thread_create(&demo_thread, "tx demo", demo_thread_entry, 0, stack_pointer,
 8000cd6:	2301      	movs	r3, #1
 8000cd8:	9305      	str	r3, [sp, #20]
 8000cda:	2301      	movs	r3, #1
 8000cdc:	9304      	str	r3, [sp, #16]
 8000cde:	2314      	movs	r3, #20
 8000ce0:	9303      	str	r3, [sp, #12]
 8000ce2:	2314      	movs	r3, #20
 8000ce4:	9302      	str	r3, [sp, #8]
 8000ce6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000cea:	9301      	str	r3, [sp, #4]
 8000cec:	697b      	ldr	r3, [r7, #20]
 8000cee:	9300      	str	r3, [sp, #0]
 8000cf0:	2300      	movs	r3, #0
 8000cf2:	4a13      	ldr	r2, [pc, #76]	; (8000d40 <tx_application_define+0x11c>)
 8000cf4:	4913      	ldr	r1, [pc, #76]	; (8000d44 <tx_application_define+0x120>)
 8000cf6:	4814      	ldr	r0, [pc, #80]	; (8000d48 <tx_application_define+0x124>)
 8000cf8:	f007 ff0e 	bl	8008b18 <_tx_thread_create>
 8000cfc:	60f8      	str	r0, [r7, #12]
			DEMO_STACK_SIZE, 20, 20, 1, TX_AUTO_START);

	return;
 8000cfe:	bf00      	nop
 8000d00:	e002      	b.n	8000d08 <tx_application_define+0xe4>
		return;
 8000d02:	bf00      	nop
 8000d04:	e000      	b.n	8000d08 <tx_application_define+0xe4>
		return;
 8000d06:	bf00      	nop
}
 8000d08:	3718      	adds	r7, #24
 8000d0a:	46bd      	mov	sp, r7
 8000d0c:	bd80      	pop	{r7, pc}
 8000d0e:	bf00      	nop
 8000d10:	2000078c 	.word	0x2000078c
 8000d14:	007ffe00 	.word	0x007ffe00
 8000d18:	20000098 	.word	0x20000098
 8000d1c:	20000070 	.word	0x20000070
 8000d20:	20000000 	.word	0x20000000
 8000d24:	20000034 	.word	0x20000034
 8000d28:	200004f8 	.word	0x200004f8
 8000d2c:	08000e19 	.word	0x08000e19
 8000d30:	08000e61 	.word	0x08000e61
 8000d34:	08000dfd 	.word	0x08000dfd
 8000d38:	0800107f 	.word	0x0800107f
 8000d3c:	200000dc 	.word	0x200000dc
 8000d40:	08000d4d 	.word	0x08000d4d
 8000d44:	0800a19c 	.word	0x0800a19c
 8000d48:	20000408 	.word	0x20000408

08000d4c <demo_thread_entry>:

void demo_thread_entry(ULONG arg)
{
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	b08e      	sub	sp, #56	; 0x38
 8000d50:	af0a      	add	r7, sp, #40	; 0x28
 8000d52:	6078      	str	r0, [r7, #4]
	ULONG status;

	/* Format the ram drive. */
	status = fx_media_format(&ram_disk, _fx_ram_driver, ram_disk_memory, buffer, 512, "RAM DISK",
 8000d54:	4b23      	ldr	r3, [pc, #140]	; (8000de4 <demo_thread_entry+0x98>)
 8000d56:	681a      	ldr	r2, [r3, #0]
 8000d58:	2301      	movs	r3, #1
 8000d5a:	9309      	str	r3, [sp, #36]	; 0x24
 8000d5c:	2301      	movs	r3, #1
 8000d5e:	9308      	str	r3, [sp, #32]
 8000d60:	2304      	movs	r3, #4
 8000d62:	9307      	str	r3, [sp, #28]
 8000d64:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000d68:	9306      	str	r3, [sp, #24]
 8000d6a:	f643 73ff 	movw	r3, #16383	; 0x3fff
 8000d6e:	9305      	str	r3, [sp, #20]
 8000d70:	2300      	movs	r3, #0
 8000d72:	9304      	str	r3, [sp, #16]
 8000d74:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000d78:	9303      	str	r3, [sp, #12]
 8000d7a:	2302      	movs	r3, #2
 8000d7c:	9302      	str	r3, [sp, #8]
 8000d7e:	4b1a      	ldr	r3, [pc, #104]	; (8000de8 <demo_thread_entry+0x9c>)
 8000d80:	9301      	str	r3, [sp, #4]
 8000d82:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000d86:	9300      	str	r3, [sp, #0]
 8000d88:	4b18      	ldr	r3, [pc, #96]	; (8000dec <demo_thread_entry+0xa0>)
 8000d8a:	4919      	ldr	r1, [pc, #100]	; (8000df0 <demo_thread_entry+0xa4>)
 8000d8c:	4819      	ldr	r0, [pc, #100]	; (8000df4 <demo_thread_entry+0xa8>)
 8000d8e:	f003 fda5 	bl	80048dc <_fxe_media_format>
 8000d92:	60f8      	str	r0, [r7, #12]
			2, 512, 0, RAM_DISK_SIZE / 512, 512, 4, 1, 1);

	/* Check the media format status.  */
	if (status != FX_SUCCESS)
 8000d94:	68fb      	ldr	r3, [r7, #12]
 8000d96:	2b00      	cmp	r3, #0
 8000d98:	d11e      	bne.n	8000dd8 <demo_thread_entry+0x8c>
		/* Error opening media.  Return to caller.  */
		return;
	}

	/* Open the ram_disk.  */
	status = fx_media_open(&ram_disk, "RAM DISK", _fx_ram_driver, ram_disk_memory, buffer, 512);
 8000d9a:	4b12      	ldr	r3, [pc, #72]	; (8000de4 <demo_thread_entry+0x98>)
 8000d9c:	681a      	ldr	r2, [r3, #0]
 8000d9e:	f242 43b8 	movw	r3, #9400	; 0x24b8
 8000da2:	9302      	str	r3, [sp, #8]
 8000da4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000da8:	9301      	str	r3, [sp, #4]
 8000daa:	4b10      	ldr	r3, [pc, #64]	; (8000dec <demo_thread_entry+0xa0>)
 8000dac:	9300      	str	r3, [sp, #0]
 8000dae:	4613      	mov	r3, r2
 8000db0:	4a0f      	ldr	r2, [pc, #60]	; (8000df0 <demo_thread_entry+0xa4>)
 8000db2:	490d      	ldr	r1, [pc, #52]	; (8000de8 <demo_thread_entry+0x9c>)
 8000db4:	480f      	ldr	r0, [pc, #60]	; (8000df4 <demo_thread_entry+0xa8>)
 8000db6:	f003 fdb5 	bl	8004924 <_fxe_media_open>
 8000dba:	60f8      	str	r0, [r7, #12]

	/* Check the media open status.  */
	if (status != FX_SUCCESS)
 8000dbc:	68fb      	ldr	r3, [r7, #12]
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	d10c      	bne.n	8000ddc <demo_thread_entry+0x90>
		/* Error opening media.  Return to caller.  */
		return;
	}

	/* Initialize the bsp layer of the USB OTG HS Controller.  */
	USB_OTG_BSP_HS_Init();
 8000dc2:	f000 f871 	bl	8000ea8 <USB_OTG_BSP_HS_Init>

	_tx_thread_sleep(10);
 8000dc6:	200a      	movs	r0, #10
 8000dc8:	f008 f808 	bl	8008ddc <_tx_thread_sleep>

	/* Register the STM32  USB device controllers available in this system */
	status = _ux_dcd_stm32_initialize(UX_DCD_STM32_OTG_FS_HIGH_SPEED, 0);
 8000dcc:	2100      	movs	r1, #0
 8000dce:	480a      	ldr	r0, [pc, #40]	; (8000df8 <demo_thread_entry+0xac>)
 8000dd0:	f000 fd00 	bl	80017d4 <_ux_dcd_stm32_initialize>
 8000dd4:	60f8      	str	r0, [r7, #12]
 8000dd6:	e002      	b.n	8000dde <demo_thread_entry+0x92>
		return;
 8000dd8:	bf00      	nop
 8000dda:	e000      	b.n	8000dde <demo_thread_entry+0x92>
		return;
 8000ddc:	bf00      	nop
}
 8000dde:	3710      	adds	r7, #16
 8000de0:	46bd      	mov	sp, r7
 8000de2:	bd80      	pop	{r7, pc}
 8000de4:	2000078c 	.word	0x2000078c
 8000de8:	0800a1a4 	.word	0x0800a1a4
 8000dec:	2000058c 	.word	0x2000058c
 8000df0:	08004595 	.word	0x08004595
 8000df4:	20000790 	.word	0x20000790
 8000df8:	40040000 	.word	0x40040000

08000dfc <demo_thread_media_status>:

UINT demo_thread_media_status(VOID* storage, ULONG lun, ULONG media_id, ULONG* media_status)
{
 8000dfc:	b480      	push	{r7}
 8000dfe:	b085      	sub	sp, #20
 8000e00:	af00      	add	r7, sp, #0
 8000e02:	60f8      	str	r0, [r7, #12]
 8000e04:	60b9      	str	r1, [r7, #8]
 8000e06:	607a      	str	r2, [r7, #4]
 8000e08:	603b      	str	r3, [r7, #0]
	/* The ATA drive never fails. This is just for demo only !!!! */
	return (UX_SUCCESS);
 8000e0a:	2300      	movs	r3, #0
}
 8000e0c:	4618      	mov	r0, r3
 8000e0e:	3714      	adds	r7, #20
 8000e10:	46bd      	mov	sp, r7
 8000e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e16:	4770      	bx	lr

08000e18 <demo_thread_media_read>:

UINT demo_thread_media_read(VOID* storage, ULONG lun, UCHAR* data_pointer, ULONG number_blocks,
		ULONG lba, ULONG* media_status)
{
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	b086      	sub	sp, #24
 8000e1c:	af00      	add	r7, sp, #0
 8000e1e:	60f8      	str	r0, [r7, #12]
 8000e20:	60b9      	str	r1, [r7, #8]
 8000e22:	607a      	str	r2, [r7, #4]
 8000e24:	603b      	str	r3, [r7, #0]
	UINT status = 0;
 8000e26:	2300      	movs	r3, #0
 8000e28:	617b      	str	r3, [r7, #20]

	while (number_blocks--)
 8000e2a:	e00c      	b.n	8000e46 <demo_thread_media_read+0x2e>
	{
		status = fx_media_read(&ram_disk, lba, data_pointer);
 8000e2c:	687a      	ldr	r2, [r7, #4]
 8000e2e:	6a39      	ldr	r1, [r7, #32]
 8000e30:	480a      	ldr	r0, [pc, #40]	; (8000e5c <demo_thread_media_read+0x44>)
 8000e32:	f003 fdef 	bl	8004a14 <_fxe_media_read>
 8000e36:	6178      	str	r0, [r7, #20]
		data_pointer += 512;
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8000e3e:	607b      	str	r3, [r7, #4]
		lba++;
 8000e40:	6a3b      	ldr	r3, [r7, #32]
 8000e42:	3301      	adds	r3, #1
 8000e44:	623b      	str	r3, [r7, #32]
	while (number_blocks--)
 8000e46:	683b      	ldr	r3, [r7, #0]
 8000e48:	1e5a      	subs	r2, r3, #1
 8000e4a:	603a      	str	r2, [r7, #0]
 8000e4c:	2b00      	cmp	r3, #0
 8000e4e:	d1ed      	bne.n	8000e2c <demo_thread_media_read+0x14>
	}

	return (status);
 8000e50:	697b      	ldr	r3, [r7, #20]
}
 8000e52:	4618      	mov	r0, r3
 8000e54:	3718      	adds	r7, #24
 8000e56:	46bd      	mov	sp, r7
 8000e58:	bd80      	pop	{r7, pc}
 8000e5a:	bf00      	nop
 8000e5c:	20000790 	.word	0x20000790

08000e60 <demo_thread_media_write>:

UINT demo_thread_media_write(VOID* storage, ULONG lun, UCHAR* data_pointer, ULONG number_blocks,
		ULONG lba, ULONG* media_status)
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	b086      	sub	sp, #24
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	60f8      	str	r0, [r7, #12]
 8000e68:	60b9      	str	r1, [r7, #8]
 8000e6a:	607a      	str	r2, [r7, #4]
 8000e6c:	603b      	str	r3, [r7, #0]
	UINT status = 0;
 8000e6e:	2300      	movs	r3, #0
 8000e70:	617b      	str	r3, [r7, #20]

	while (number_blocks--)
 8000e72:	e00c      	b.n	8000e8e <demo_thread_media_write+0x2e>
	{
		status = fx_media_write(&ram_disk, lba, data_pointer);
 8000e74:	687a      	ldr	r2, [r7, #4]
 8000e76:	6a39      	ldr	r1, [r7, #32]
 8000e78:	480a      	ldr	r0, [pc, #40]	; (8000ea4 <demo_thread_media_write+0x44>)
 8000e7a:	f003 fdeb 	bl	8004a54 <_fxe_media_write>
 8000e7e:	6178      	str	r0, [r7, #20]
		data_pointer += 512;
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8000e86:	607b      	str	r3, [r7, #4]
		lba++;
 8000e88:	6a3b      	ldr	r3, [r7, #32]
 8000e8a:	3301      	adds	r3, #1
 8000e8c:	623b      	str	r3, [r7, #32]
	while (number_blocks--)
 8000e8e:	683b      	ldr	r3, [r7, #0]
 8000e90:	1e5a      	subs	r2, r3, #1
 8000e92:	603a      	str	r2, [r7, #0]
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	d1ed      	bne.n	8000e74 <demo_thread_media_write+0x14>
	}

	return (status);
 8000e98:	697b      	ldr	r3, [r7, #20]
}
 8000e9a:	4618      	mov	r0, r3
 8000e9c:	3718      	adds	r7, #24
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	bd80      	pop	{r7, pc}
 8000ea2:	bf00      	nop
 8000ea4:	20000790 	.word	0x20000790

08000ea8 <USB_OTG_BSP_HS_Init>:

void USB_OTG_BSP_HS_Init(void)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b08c      	sub	sp, #48	; 0x30
 8000eac:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct;

	/* Configure USB FS GPIOs */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000eae:	4b56      	ldr	r3, [pc, #344]	; (8001008 <USB_OTG_BSP_HS_Init+0x160>)
 8000eb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000eb2:	4a55      	ldr	r2, [pc, #340]	; (8001008 <USB_OTG_BSP_HS_Init+0x160>)
 8000eb4:	f043 0301 	orr.w	r3, r3, #1
 8000eb8:	6313      	str	r3, [r2, #48]	; 0x30
 8000eba:	4b53      	ldr	r3, [pc, #332]	; (8001008 <USB_OTG_BSP_HS_Init+0x160>)
 8000ebc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ebe:	f003 0301 	and.w	r3, r3, #1
 8000ec2:	61bb      	str	r3, [r7, #24]
 8000ec4:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000ec6:	4b50      	ldr	r3, [pc, #320]	; (8001008 <USB_OTG_BSP_HS_Init+0x160>)
 8000ec8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000eca:	4a4f      	ldr	r2, [pc, #316]	; (8001008 <USB_OTG_BSP_HS_Init+0x160>)
 8000ecc:	f043 0302 	orr.w	r3, r3, #2
 8000ed0:	6313      	str	r3, [r2, #48]	; 0x30
 8000ed2:	4b4d      	ldr	r3, [pc, #308]	; (8001008 <USB_OTG_BSP_HS_Init+0x160>)
 8000ed4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ed6:	f003 0302 	and.w	r3, r3, #2
 8000eda:	617b      	str	r3, [r7, #20]
 8000edc:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8000ede:	4b4a      	ldr	r3, [pc, #296]	; (8001008 <USB_OTG_BSP_HS_Init+0x160>)
 8000ee0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ee2:	4a49      	ldr	r2, [pc, #292]	; (8001008 <USB_OTG_BSP_HS_Init+0x160>)
 8000ee4:	f043 0304 	orr.w	r3, r3, #4
 8000ee8:	6313      	str	r3, [r2, #48]	; 0x30
 8000eea:	4b47      	ldr	r3, [pc, #284]	; (8001008 <USB_OTG_BSP_HS_Init+0x160>)
 8000eec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000eee:	f003 0304 	and.w	r3, r3, #4
 8000ef2:	613b      	str	r3, [r7, #16]
 8000ef4:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8000ef6:	4b44      	ldr	r3, [pc, #272]	; (8001008 <USB_OTG_BSP_HS_Init+0x160>)
 8000ef8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000efa:	4a43      	ldr	r2, [pc, #268]	; (8001008 <USB_OTG_BSP_HS_Init+0x160>)
 8000efc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000f00:	6313      	str	r3, [r2, #48]	; 0x30
 8000f02:	4b41      	ldr	r3, [pc, #260]	; (8001008 <USB_OTG_BSP_HS_Init+0x160>)
 8000f04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f06:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000f0a:	60fb      	str	r3, [r7, #12]
 8000f0c:	68fb      	ldr	r3, [r7, #12]

	/* CLK */
	GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000f0e:	2320      	movs	r3, #32
 8000f10:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f12:	2302      	movs	r3, #2
 8000f14:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f16:	2300      	movs	r3, #0
 8000f18:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 8000f1a:	2303      	movs	r3, #3
 8000f1c:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8000f1e:	230a      	movs	r3, #10
 8000f20:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f22:	f107 031c 	add.w	r3, r7, #28
 8000f26:	4619      	mov	r1, r3
 8000f28:	4838      	ldr	r0, [pc, #224]	; (800100c <USB_OTG_BSP_HS_Init+0x164>)
 8000f2a:	f006 fa29 	bl	8007380 <HAL_GPIO_Init>

	/* D0 */
	GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000f2e:	2308      	movs	r3, #8
 8000f30:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f32:	2302      	movs	r3, #2
 8000f34:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f36:	2300      	movs	r3, #0
 8000f38:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 8000f3a:	2303      	movs	r3, #3
 8000f3c:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8000f3e:	230a      	movs	r3, #10
 8000f40:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f42:	f107 031c 	add.w	r3, r7, #28
 8000f46:	4619      	mov	r1, r3
 8000f48:	4830      	ldr	r0, [pc, #192]	; (800100c <USB_OTG_BSP_HS_Init+0x164>)
 8000f4a:	f006 fa19 	bl	8007380 <HAL_GPIO_Init>

	/* D1 D2 D3 D4 D5 D6 D7 */
	GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_5 | GPIO_PIN_10 | GPIO_PIN_11
 8000f4e:	f643 4323 	movw	r3, #15395	; 0x3c23
 8000f52:	61fb      	str	r3, [r7, #28]
			| GPIO_PIN_12 | GPIO_PIN_13;
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f54:	2302      	movs	r3, #2
 8000f56:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f58:	2300      	movs	r3, #0
 8000f5a:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8000f5c:	230a      	movs	r3, #10
 8000f5e:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f60:	f107 031c 	add.w	r3, r7, #28
 8000f64:	4619      	mov	r1, r3
 8000f66:	482a      	ldr	r0, [pc, #168]	; (8001010 <USB_OTG_BSP_HS_Init+0x168>)
 8000f68:	f006 fa0a 	bl	8007380 <HAL_GPIO_Init>

	/* STP */
	GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000f6c:	2301      	movs	r3, #1
 8000f6e:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f70:	2302      	movs	r3, #2
 8000f72:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f74:	2300      	movs	r3, #0
 8000f76:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8000f78:	230a      	movs	r3, #10
 8000f7a:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f7c:	f107 031c 	add.w	r3, r7, #28
 8000f80:	4619      	mov	r1, r3
 8000f82:	4824      	ldr	r0, [pc, #144]	; (8001014 <USB_OTG_BSP_HS_Init+0x16c>)
 8000f84:	f006 f9fc 	bl	8007380 <HAL_GPIO_Init>

	/* NXT */
	GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000f88:	2310      	movs	r3, #16
 8000f8a:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f8c:	2302      	movs	r3, #2
 8000f8e:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f90:	2300      	movs	r3, #0
 8000f92:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8000f94:	230a      	movs	r3, #10
 8000f96:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8000f98:	f107 031c 	add.w	r3, r7, #28
 8000f9c:	4619      	mov	r1, r3
 8000f9e:	481e      	ldr	r0, [pc, #120]	; (8001018 <USB_OTG_BSP_HS_Init+0x170>)
 8000fa0:	f006 f9ee 	bl	8007380 <HAL_GPIO_Init>

	/* DIR */
	GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000fa4:	2304      	movs	r3, #4
 8000fa6:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fa8:	2302      	movs	r3, #2
 8000faa:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fac:	2300      	movs	r3, #0
 8000fae:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8000fb0:	230a      	movs	r3, #10
 8000fb2:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000fb4:	f107 031c 	add.w	r3, r7, #28
 8000fb8:	4619      	mov	r1, r3
 8000fba:	4816      	ldr	r0, [pc, #88]	; (8001014 <USB_OTG_BSP_HS_Init+0x16c>)
 8000fbc:	f006 f9e0 	bl	8007380 <HAL_GPIO_Init>

	/* Enable USB HS Clocks */
	__HAL_RCC_USB_OTG_HS_CLK_ENABLE();
 8000fc0:	4b11      	ldr	r3, [pc, #68]	; (8001008 <USB_OTG_BSP_HS_Init+0x160>)
 8000fc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fc4:	4a10      	ldr	r2, [pc, #64]	; (8001008 <USB_OTG_BSP_HS_Init+0x160>)
 8000fc6:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8000fca:	6313      	str	r3, [r2, #48]	; 0x30
 8000fcc:	4b0e      	ldr	r3, [pc, #56]	; (8001008 <USB_OTG_BSP_HS_Init+0x160>)
 8000fce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fd0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8000fd4:	60bb      	str	r3, [r7, #8]
 8000fd6:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE();
 8000fd8:	4b0b      	ldr	r3, [pc, #44]	; (8001008 <USB_OTG_BSP_HS_Init+0x160>)
 8000fda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fdc:	4a0a      	ldr	r2, [pc, #40]	; (8001008 <USB_OTG_BSP_HS_Init+0x160>)
 8000fde:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8000fe2:	6313      	str	r3, [r2, #48]	; 0x30
 8000fe4:	4b08      	ldr	r3, [pc, #32]	; (8001008 <USB_OTG_BSP_HS_Init+0x160>)
 8000fe6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fe8:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8000fec:	607b      	str	r3, [r7, #4]
 8000fee:	687b      	ldr	r3, [r7, #4]

	/* Set USBHS Interrupt to the lowest priority */
	HAL_NVIC_SetPriority(OTG_HS_IRQn, 4, 0);
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	2104      	movs	r1, #4
 8000ff4:	204d      	movs	r0, #77	; 0x4d
 8000ff6:	f006 f857 	bl	80070a8 <HAL_NVIC_SetPriority>

	/* Enable USBHS Interrupt */
	HAL_NVIC_EnableIRQ(OTG_HS_IRQn);
 8000ffa:	204d      	movs	r0, #77	; 0x4d
 8000ffc:	f006 f88a 	bl	8007114 <HAL_NVIC_EnableIRQ>
}
 8001000:	bf00      	nop
 8001002:	3730      	adds	r7, #48	; 0x30
 8001004:	46bd      	mov	sp, r7
 8001006:	bd80      	pop	{r7, pc}
 8001008:	40023800 	.word	0x40023800
 800100c:	40020000 	.word	0x40020000
 8001010:	40020400 	.word	0x40020400
 8001014:	40020800 	.word	0x40020800
 8001018:	40021c00 	.word	0x40021c00

0800101c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800101c:	480d      	ldr	r0, [pc, #52]	; (8001054 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800101e:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001020:	480d      	ldr	r0, [pc, #52]	; (8001058 <LoopForever+0x6>)
  ldr r1, =_edata
 8001022:	490e      	ldr	r1, [pc, #56]	; (800105c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001024:	4a0e      	ldr	r2, [pc, #56]	; (8001060 <LoopForever+0xe>)
  movs r3, #0
 8001026:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001028:	e002      	b.n	8001030 <LoopCopyDataInit>

0800102a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800102a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800102c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800102e:	3304      	adds	r3, #4

08001030 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001030:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001032:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001034:	d3f9      	bcc.n	800102a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001036:	4a0b      	ldr	r2, [pc, #44]	; (8001064 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001038:	4c0b      	ldr	r4, [pc, #44]	; (8001068 <LoopForever+0x16>)
  movs r3, #0
 800103a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800103c:	e001      	b.n	8001042 <LoopFillZerobss>

0800103e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800103e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001040:	3204      	adds	r2, #4

08001042 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001042:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001044:	d3fb      	bcc.n	800103e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8001046:	f007 f9af 	bl	80083a8 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 800104a:	f009 f863 	bl	800a114 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800104e:	f7ff fddb 	bl	8000c08 <main>

08001052 <LoopForever>:

LoopForever:
    b LoopForever
 8001052:	e7fe      	b.n	8001052 <LoopForever>
  ldr   r0, =_estack
 8001054:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8001058:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800105c:	200001a0 	.word	0x200001a0
  ldr r2, =_sidata
 8001060:	0800a278 	.word	0x0800a278
  ldr r2, =_sbss
 8001064:	200001a0 	.word	0x200001a0
  ldr r4, =_ebss
 8001068:	20003384 	.word	0x20003384

0800106c <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800106c:	e7fe      	b.n	800106c <ADC_IRQHandler>
  .size Default_Handler, .-Default_Handler

HardFault_Handler:
  b HardFault_Handler
 800106e:	f7ff bdb3 	b.w	8000bd8 <HardFault_Handler>

MemManage_Handler:
  b MemManage_Handler
 8001072:	f7ff bdc0 	b.w	8000bf6 <MemManage_Handler>

BusFault_Handler:
  b BusFault_Handler
 8001076:	f7ff bdc1 	b.w	8000bfc <BusFault_Handler>

UsageFault_Handler:
  b UsageFault_Handler
 800107a:	f7ff bdc2 	b.w	8000c02 <UsageFault_Handler>

0800107e <_ux_device_class_storage_entry>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT _ux_device_class_storage_entry(UX_SLAVE_CLASS_COMMAND* command)
{
 800107e:	b508      	push	{r3, lr}
	UINT status;

	/* The command request will tell us we need to do here, either a enumeration
	 query, an activation or a deactivation.  */
	switch (command->ux_slave_class_command_request)
 8001080:	6803      	ldr	r3, [r0, #0]
 8001082:	3b01      	subs	r3, #1
 8001084:	2b06      	cmp	r3, #6
 8001086:	d819      	bhi.n	80010bc <_ux_device_class_storage_entry+0x3e>
 8001088:	e8df f003 	tbb	[pc, r3]
 800108c:	15120f0a 	.word	0x15120f0a
 8001090:	1804      	.short	0x1804
 8001092:	07          	.byte	0x07
 8001093:	00          	.byte	0x00
	{
		case UX_SLAVE_CLASS_COMMAND_INITIALIZE:
			/* Call the init function of the Storage class.  */
			status = _ux_device_class_storage_initialize(command);
 8001094:	f000 f81c 	bl	80010d0 <_ux_device_class_storage_initialize>
			UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_FUNCTION_NOT_SUPPORTED, 0, 0, 0, UX_TRACE_ERRORS, 0, 0)

			/* Return an error.  */
			return (UX_FUNCTION_NOT_SUPPORTED);
	}
}
 8001098:	bd08      	pop	{r3, pc}
			status = _ux_device_class_storage_uninitialize(command);
 800109a:	f000 fac1 	bl	8001620 <_ux_device_class_storage_uninitialize>
			return (status);
 800109e:	e7fb      	b.n	8001098 <_ux_device_class_storage_entry+0x1a>
			if (command->ux_slave_class_command_class == UX_SLAVE_CLASS_STORAGE_CLASS)
 80010a0:	6943      	ldr	r3, [r0, #20]
 80010a2:	2b08      	cmp	r3, #8
 80010a4:	d111      	bne.n	80010ca <_ux_device_class_storage_entry+0x4c>
				return (UX_SUCCESS);
 80010a6:	2000      	movs	r0, #0
 80010a8:	e7f6      	b.n	8001098 <_ux_device_class_storage_entry+0x1a>
			status = _ux_device_class_storage_activate(command);
 80010aa:	f001 ff7a 	bl	8002fa2 <_ux_device_class_storage_activate>
			return (status);
 80010ae:	e7f3      	b.n	8001098 <_ux_device_class_storage_entry+0x1a>
			status = _ux_device_class_storage_deactivate(command);
 80010b0:	f001 ffee 	bl	8003090 <_ux_device_class_storage_deactivate>
			return (status);
 80010b4:	e7f0      	b.n	8001098 <_ux_device_class_storage_entry+0x1a>
			status = _ux_device_class_storage_control_request(command);
 80010b6:	f001 ff87 	bl	8002fc8 <_ux_device_class_storage_control_request>
			return (status);
 80010ba:	e7ed      	b.n	8001098 <_ux_device_class_storage_entry+0x1a>
			_ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_CLASS,
 80010bc:	2254      	movs	r2, #84	; 0x54
 80010be:	2107      	movs	r1, #7
 80010c0:	2002      	movs	r0, #2
 80010c2:	f001 fcfb 	bl	8002abc <_ux_system_error_handler>
			return (UX_FUNCTION_NOT_SUPPORTED);
 80010c6:	2054      	movs	r0, #84	; 0x54
 80010c8:	e7e6      	b.n	8001098 <_ux_device_class_storage_entry+0x1a>
				return (UX_NO_CLASS_MATCH);
 80010ca:	2057      	movs	r0, #87	; 0x57
 80010cc:	e7e4      	b.n	8001098 <_ux_device_class_storage_entry+0x1a>
	...

080010d0 <_ux_device_class_storage_initialize>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT _ux_device_class_storage_initialize(UX_SLAVE_CLASS_COMMAND* command)
{
 80010d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80010d4:	b086      	sub	sp, #24
	UX_SLAVE_CLASS_STORAGE_PARAMETER* storage_parameter;
	UX_SLAVE_CLASS* class;
	ULONG lun_index;

	/* Get the pointer to the application parameters for the storage class.  */
	storage_parameter = command->ux_slave_class_command_parameter;
 80010d6:	6a44      	ldr	r4, [r0, #36]	; 0x24

	/* Ensure the number of LUN declared by the caller does not exceed the
	 max number allowed for LUN storage.  */
	if (storage_parameter->ux_slave_class_storage_parameter_number_lun > UX_MAX_SLAVE_LUN)
 80010d8:	68a3      	ldr	r3, [r4, #8]
 80010da:	2b02      	cmp	r3, #2
 80010dc:	f200 8091 	bhi.w	8001202 <_ux_device_class_storage_initialize+0x132>
		return UX_ERROR;

	/* Get the class container.  */
	class = command->ux_slave_class_command_class_ptr;
 80010e0:	6a07      	ldr	r7, [r0, #32]

	/* Create an instance of the device storage class.  */
	storage = _ux_utility_memory_allocate(UX_NO_ALIGN, UX_REGULAR_MEMORY,
 80010e2:	229c      	movs	r2, #156	; 0x9c
 80010e4:	2100      	movs	r1, #0
 80010e6:	4608      	mov	r0, r1
 80010e8:	f001 fd9c 	bl	8002c24 <_ux_utility_memory_allocate>
			sizeof(UX_SLAVE_CLASS_STORAGE));

	/* Check for successful allocation.  */
	if (storage == UX_NULL)
 80010ec:	4606      	mov	r6, r0
 80010ee:	2800      	cmp	r0, #0
 80010f0:	f000 808c 	beq.w	800120c <_ux_device_class_storage_initialize+0x13c>
		return (UX_MEMORY_INSUFFICIENT);

	/* Allocate some memory for the thread stack. */
	class->ux_slave_class_thread_stack = _ux_utility_memory_allocate(UX_NO_ALIGN, UX_REGULAR_MEMORY,
 80010f4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80010f8:	2100      	movs	r1, #0
 80010fa:	4608      	mov	r0, r1
 80010fc:	f001 fd92 	bl	8002c24 <_ux_utility_memory_allocate>
 8001100:	f8c7 0118 	str.w	r0, [r7, #280]	; 0x118
			UX_THREAD_STACK_SIZE);

	/* If it's OK, create thread.  */
	if (class->ux_slave_class_thread_stack != UX_NULL)
 8001104:	2800      	cmp	r0, #0
 8001106:	d070      	beq.n	80011ea <_ux_device_class_storage_initialize+0x11a>

		/* This instance needs to be running in a different thread. So start
		 a new thread. We pass a pointer to the class to the new thread.  This thread
		 does not start until we have a instance of the class. */
		status = _ux_utility_thread_create(&class->ux_slave_class_thread, "ux_slave_storage_thread",
 8001108:	f107 0850 	add.w	r8, r7, #80	; 0x50
 800110c:	2300      	movs	r3, #0
 800110e:	9305      	str	r3, [sp, #20]
 8001110:	9304      	str	r3, [sp, #16]
 8001112:	2314      	movs	r3, #20
 8001114:	9303      	str	r3, [sp, #12]
 8001116:	9302      	str	r3, [sp, #8]
 8001118:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800111c:	9301      	str	r3, [sp, #4]
 800111e:	9000      	str	r0, [sp, #0]
 8001120:	463b      	mov	r3, r7
 8001122:	4a3b      	ldr	r2, [pc, #236]	; (8001210 <_ux_device_class_storage_initialize+0x140>)
 8001124:	493b      	ldr	r1, [pc, #236]	; (8001214 <_ux_device_class_storage_initialize+0x144>)
 8001126:	4640      	mov	r0, r8
 8001128:	f001 ff0e 	bl	8002f48 <_ux_utility_thread_create>
				UX_THREAD_PRIORITY_CLASS, UX_NO_TIME_SLICE, TX_DONT_START);
	else
		status = UX_MEMORY_INSUFFICIENT;

	/* If thread resources allocated, go on.  */
	if (status == UX_SUCCESS)
 800112c:	4605      	mov	r5, r0
 800112e:	2800      	cmp	r0, #0
 8001130:	d15c      	bne.n	80011ec <_ux_device_class_storage_initialize+0x11c>
	{
		UX_THREAD_EXTENSION_PTR_SET(&(class -> ux_slave_class_thread), class)

		/* Store the number of LUN declared.  */
		storage->ux_slave_class_storage_number_lun = storage_parameter
				->ux_slave_class_storage_parameter_number_lun;
 8001132:	f8d4 c008 	ldr.w	ip, [r4, #8]
		storage->ux_slave_class_storage_number_lun = storage_parameter
 8001136:	f8c6 c004 	str.w	ip, [r6, #4]

		/* Copy each individual LUN parameters.  */
		for (lun_index = 0; lun_index < storage->ux_slave_class_storage_number_lun; lun_index++)
 800113a:	2100      	movs	r1, #0
 800113c:	458c      	cmp	ip, r1
 800113e:	d923      	bls.n	8001188 <_ux_device_class_storage_initialize+0xb8>
		{
			/* Check block length size. */
			if (storage_parameter->ux_slave_class_storage_parameter_lun[lun_index]
					.ux_slave_class_storage_media_block_length > UX_SLAVE_CLASS_STORAGE_BUFFER_SIZE)
 8001140:	ebc1 1201 	rsb	r2, r1, r1, lsl #4
 8001144:	0093      	lsls	r3, r2, #2
 8001146:	461a      	mov	r2, r3
 8001148:	4423      	add	r3, r4
 800114a:	691b      	ldr	r3, [r3, #16]
			if (storage_parameter->ux_slave_class_storage_parameter_lun[lun_index]
 800114c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001150:	d819      	bhi.n	8001186 <_ux_device_class_storage_initialize+0xb6>
			}

			/* Store all the application parameter information about the media.  */
			storage->ux_slave_class_storage_lun[lun_index].ux_slave_class_storage_media_last_lba =
					storage_parameter->ux_slave_class_storage_parameter_lun[lun_index]
							.ux_slave_class_storage_media_last_lba;
 8001152:	4613      	mov	r3, r2
 8001154:	4422      	add	r2, r4
			storage->ux_slave_class_storage_lun[lun_index].ux_slave_class_storage_media_last_lba =
 8001156:	469e      	mov	lr, r3
 8001158:	4433      	add	r3, r6
 800115a:	68d0      	ldr	r0, [r2, #12]
 800115c:	6098      	str	r0, [r3, #8]
			storage->ux_slave_class_storage_lun[lun_index].ux_slave_class_storage_media_block_length =
 800115e:	6910      	ldr	r0, [r2, #16]
 8001160:	60d8      	str	r0, [r3, #12]
					storage_parameter->ux_slave_class_storage_parameter_lun[lun_index]
							.ux_slave_class_storage_media_block_length;
			storage->ux_slave_class_storage_lun[lun_index].ux_slave_class_storage_media_type =
 8001162:	6950      	ldr	r0, [r2, #20]
 8001164:	6118      	str	r0, [r3, #16]
					storage_parameter->ux_slave_class_storage_parameter_lun[lun_index]
							.ux_slave_class_storage_media_type;
			storage->ux_slave_class_storage_lun[lun_index]
					.ux_slave_class_storage_media_removable_flag = storage_parameter
 8001166:	6990      	ldr	r0, [r2, #24]
 8001168:	6158      	str	r0, [r3, #20]
					->ux_slave_class_storage_parameter_lun[lun_index]
					.ux_slave_class_storage_media_removable_flag;
			storage->ux_slave_class_storage_lun[lun_index]
					.ux_slave_class_storage_media_read_only_flag = storage_parameter
 800116a:	69d0      	ldr	r0, [r2, #28]
 800116c:	6198      	str	r0, [r3, #24]
					->ux_slave_class_storage_parameter_lun[lun_index]
					.ux_slave_class_storage_media_read_only_flag;
			storage->ux_slave_class_storage_lun[lun_index].ux_slave_class_storage_media_read =
 800116e:	6b50      	ldr	r0, [r2, #52]	; 0x34
 8001170:	6318      	str	r0, [r3, #48]	; 0x30
					storage_parameter->ux_slave_class_storage_parameter_lun[lun_index]
							.ux_slave_class_storage_media_read;
			storage->ux_slave_class_storage_lun[lun_index].ux_slave_class_storage_media_flush =
 8001172:	6bd0      	ldr	r0, [r2, #60]	; 0x3c
 8001174:	6398      	str	r0, [r3, #56]	; 0x38
					storage_parameter->ux_slave_class_storage_parameter_lun[lun_index]
							.ux_slave_class_storage_media_flush;
			storage->ux_slave_class_storage_lun[lun_index].ux_slave_class_storage_media_write =
 8001176:	6b90      	ldr	r0, [r2, #56]	; 0x38
 8001178:	6358      	str	r0, [r3, #52]	; 0x34
					storage_parameter->ux_slave_class_storage_parameter_lun[lun_index]
							.ux_slave_class_storage_media_write;
			storage->ux_slave_class_storage_lun[lun_index].ux_slave_class_storage_media_status =
 800117a:	6c10      	ldr	r0, [r2, #64]	; 0x40
 800117c:	63d8      	str	r0, [r3, #60]	; 0x3c
					storage_parameter->ux_slave_class_storage_parameter_lun[lun_index]
							.ux_slave_class_storage_media_status;
			storage->ux_slave_class_storage_lun[lun_index].ux_slave_class_storage_media_notification =
					storage_parameter->ux_slave_class_storage_parameter_lun[lun_index]
							.ux_slave_class_storage_media_notification;
 800117e:	6c52      	ldr	r2, [r2, #68]	; 0x44
			storage->ux_slave_class_storage_lun[lun_index].ux_slave_class_storage_media_notification =
 8001180:	641a      	str	r2, [r3, #64]	; 0x40
		for (lun_index = 0; lun_index < storage->ux_slave_class_storage_number_lun; lun_index++)
 8001182:	3101      	adds	r1, #1
 8001184:	e7da      	b.n	800113c <_ux_device_class_storage_initialize+0x6c>
				status = (UX_MEMORY_INSUFFICIENT);
 8001186:	2512      	movs	r5, #18
		}

		/* If it's OK, complete it.  */
		if (status == UX_SUCCESS)
 8001188:	bb5d      	cbnz	r5, 80011e2 <_ux_device_class_storage_initialize+0x112>
		{

			/* Store the start and stop signals if needed by the application.  */
			storage->ux_slave_class_storage_instance_activate = storage_parameter
					->ux_slave_class_storage_instance_activate;
 800118a:	6823      	ldr	r3, [r4, #0]
			storage->ux_slave_class_storage_instance_activate = storage_parameter
 800118c:	f8c6 3084 	str.w	r3, [r6, #132]	; 0x84
			storage->ux_slave_class_storage_instance_deactivate = storage_parameter
					->ux_slave_class_storage_instance_deactivate;
 8001190:	6863      	ldr	r3, [r4, #4]
			storage->ux_slave_class_storage_instance_deactivate = storage_parameter
 8001192:	f8c6 3088 	str.w	r3, [r6, #136]	; 0x88

			/* Store the vendor id, product id, product revision and product serial.  */
			if (storage_parameter->ux_slave_class_storage_parameter_vendor_id)
 8001196:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 800119a:	b193      	cbz	r3, 80011c2 <_ux_device_class_storage_initialize+0xf2>
				storage->ux_slave_class_storage_vendor_id = storage_parameter
 800119c:	f8c6 308c 	str.w	r3, [r6, #140]	; 0x8c
						->ux_slave_class_storage_parameter_vendor_id;
			else
				storage->ux_slave_class_storage_vendor_id =
						_ux_system_slave_class_storage_vendor_id;

			if (storage_parameter->ux_slave_class_storage_parameter_product_id)
 80011a0:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 80011a4:	b18b      	cbz	r3, 80011ca <_ux_device_class_storage_initialize+0xfa>
				storage->ux_slave_class_storage_product_id = storage_parameter
 80011a6:	f8c6 3090 	str.w	r3, [r6, #144]	; 0x90
						->ux_slave_class_storage_parameter_product_id;
			else
				storage->ux_slave_class_storage_product_id =
						_ux_system_slave_class_storage_product_id;

			if (storage_parameter->ux_slave_class_storage_parameter_product_rev)
 80011aa:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
 80011ae:	b183      	cbz	r3, 80011d2 <_ux_device_class_storage_initialize+0x102>
				storage->ux_slave_class_storage_product_rev = storage_parameter
 80011b0:	f8c6 3094 	str.w	r3, [r6, #148]	; 0x94
						->ux_slave_class_storage_parameter_product_rev;
			else
				storage->ux_slave_class_storage_product_rev =
						_ux_system_slave_class_storage_product_rev;

			if (storage_parameter->ux_slave_class_storage_parameter_product_serial)
 80011b4:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 80011b8:	b17b      	cbz	r3, 80011da <_ux_device_class_storage_initialize+0x10a>
				storage->ux_slave_class_storage_product_serial = storage_parameter
 80011ba:	f8c6 3098 	str.w	r3, [r6, #152]	; 0x98
			else
				storage->ux_slave_class_storage_product_serial =
						_ux_system_slave_class_storage_product_serial;

			/* Save the address of the STORAGE instance inside the STORAGE container.  */
			class->ux_slave_class_instance = (VOID*)storage;
 80011be:	64be      	str	r6, [r7, #72]	; 0x48

			return (UX_SUCCESS);
 80011c0:	e020      	b.n	8001204 <_ux_device_class_storage_initialize+0x134>
				storage->ux_slave_class_storage_vendor_id =
 80011c2:	4b15      	ldr	r3, [pc, #84]	; (8001218 <_ux_device_class_storage_initialize+0x148>)
 80011c4:	f8c6 308c 	str.w	r3, [r6, #140]	; 0x8c
 80011c8:	e7ea      	b.n	80011a0 <_ux_device_class_storage_initialize+0xd0>
				storage->ux_slave_class_storage_product_id =
 80011ca:	4b14      	ldr	r3, [pc, #80]	; (800121c <_ux_device_class_storage_initialize+0x14c>)
 80011cc:	f8c6 3090 	str.w	r3, [r6, #144]	; 0x90
 80011d0:	e7eb      	b.n	80011aa <_ux_device_class_storage_initialize+0xda>
				storage->ux_slave_class_storage_product_rev =
 80011d2:	4b13      	ldr	r3, [pc, #76]	; (8001220 <_ux_device_class_storage_initialize+0x150>)
 80011d4:	f8c6 3094 	str.w	r3, [r6, #148]	; 0x94
 80011d8:	e7ec      	b.n	80011b4 <_ux_device_class_storage_initialize+0xe4>
				storage->ux_slave_class_storage_product_serial =
 80011da:	4b12      	ldr	r3, [pc, #72]	; (8001224 <_ux_device_class_storage_initialize+0x154>)
 80011dc:	f8c6 3098 	str.w	r3, [r6, #152]	; 0x98
 80011e0:	e7ed      	b.n	80011be <_ux_device_class_storage_initialize+0xee>
		}

		/* Free thread resources.  */
		_ux_utility_thread_delete(&class->ux_slave_class_thread);
 80011e2:	4640      	mov	r0, r8
 80011e4:	f001 fecd 	bl	8002f82 <_ux_utility_thread_delete>
 80011e8:	e000      	b.n	80011ec <_ux_device_class_storage_initialize+0x11c>
		status = UX_MEMORY_INSUFFICIENT;
 80011ea:	2512      	movs	r5, #18
	}

	if (class->ux_slave_class_thread_stack != UX_NULL)
 80011ec:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 80011f0:	b11b      	cbz	r3, 80011fa <_ux_device_class_storage_initialize+0x12a>
		_ux_utility_memory_free(&class->ux_slave_class_thread_stack);
 80011f2:	f507 708c 	add.w	r0, r7, #280	; 0x118
 80011f6:	f001 fdc3 	bl	8002d80 <_ux_utility_memory_free>

	/* Free instance.  */
	_ux_utility_memory_free(storage);
 80011fa:	4630      	mov	r0, r6
 80011fc:	f001 fdc0 	bl	8002d80 <_ux_utility_memory_free>

	/* Return completion status.  */
	return (status);
 8001200:	e000      	b.n	8001204 <_ux_device_class_storage_initialize+0x134>
		return UX_ERROR;
 8001202:	25ff      	movs	r5, #255	; 0xff
}
 8001204:	4628      	mov	r0, r5
 8001206:	b006      	add	sp, #24
 8001208:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return (UX_MEMORY_INSUFFICIENT);
 800120c:	2512      	movs	r5, #18
 800120e:	e7f9      	b.n	8001204 <_ux_device_class_storage_initialize+0x134>
 8001210:	08001229 	.word	0x08001229
 8001214:	0800a1b0 	.word	0x0800a1b0
 8001218:	200000d0 	.word	0x200000d0
 800121c:	2000009c 	.word	0x2000009c
 8001220:	200000b0 	.word	0x200000b0
 8001224:	200000b8 	.word	0x200000b8

08001228 <_ux_device_class_storage_thread>:
/*                                                                        */ 
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
VOID  _ux_device_class_storage_thread(ULONG storage_class)
{
 8001228:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800122c:	b085      	sub	sp, #20
 800122e:	4680      	mov	r8, r0
 8001230:	e1e4      	b.n	80015fc <_ux_device_class_storage_thread+0x3d4>
        
        /* This is the first time we are activated. We need the interface to the class.  */
        interface =  storage -> ux_slave_class_storage_interface;
        
        /* Locate the endpoints.  */
        endpoint_in =  interface -> ux_slave_interface_first_endpoint;
 8001232:	4627      	mov	r7, r4
        }
        else
        {

            /* We found the endpoint IN first, so next endpoint is OUT.  */
            endpoint_out =  endpoint_in -> ux_slave_endpoint_next_endpoint;
 8001234:	6a64      	ldr	r4, [r4, #36]	; 0x24
 8001236:	e1ed      	b.n	8001614 <_ux_device_class_storage_thread+0x3ec>
                   content and format. First we make sure we have a complete CBW.  */
                if ((lun < storage -> ux_slave_class_storage_number_lun) && (length == UX_SLAVE_CLASS_STORAGE_CBW_LENGTH))
                {

                    /* The length of the CBW is correct, analyze the header.  */
                    if (_ux_utility_long_get(scsi_command) == UX_SLAVE_CLASS_STORAGE_CBW_SIGNATURE_MASK)
 8001238:	4658      	mov	r0, fp
 800123a:	f001 fcdc 	bl	8002bf6 <_ux_utility_long_get>
 800123e:	4b96      	ldr	r3, [pc, #600]	; (8001498 <_ux_device_class_storage_thread+0x270>)
 8001240:	4298      	cmp	r0, r3
 8001242:	d003      	beq.n	800124c <_ux_device_class_storage_thread+0x24>
                    }
                    
                    else

                        /* Phase error!  */
                        storage -> ux_slave_class_storage_phase_error = TX_TRUE;
 8001244:	2301      	movs	r3, #1
 8001246:	f8c5 3080 	str.w	r3, [r5, #128]	; 0x80
 800124a:	e1a1      	b.n	8001590 <_ux_device_class_storage_thread+0x368>
                        cbwcb_length =  (ULONG) *(scsi_command + UX_SLAVE_CLASS_STORAGE_CBW_CB_LENGTH);
 800124c:	f89b 300e 	ldrb.w	r3, [fp, #14]
                        if (cbwcb_length != 0)
 8001250:	2b00      	cmp	r3, #0
 8001252:	f000 8193 	beq.w	800157c <_ux_device_class_storage_thread+0x354>
                            switch (*(scsi_command + UX_SLAVE_CLASS_STORAGE_CBW_CB))
 8001256:	f89b 300f 	ldrb.w	r3, [fp, #15]
 800125a:	2baa      	cmp	r3, #170	; 0xaa
 800125c:	f200 8159 	bhi.w	8001512 <_ux_device_class_storage_thread+0x2ea>
 8001260:	e8df f013 	tbh	[pc, r3, lsl #1]
 8001264:	015700ab 	.word	0x015700ab
 8001268:	00b50157 	.word	0x00b50157
 800126c:	015700bf 	.word	0x015700bf
 8001270:	01570157 	.word	0x01570157
 8001274:	01570157 	.word	0x01570157
 8001278:	01570157 	.word	0x01570157
 800127c:	01570157 	.word	0x01570157
 8001280:	01570157 	.word	0x01570157
 8001284:	01570157 	.word	0x01570157
 8001288:	015700c9 	.word	0x015700c9
 800128c:	01570157 	.word	0x01570157
 8001290:	01570157 	.word	0x01570157
 8001294:	01570157 	.word	0x01570157
 8001298:	00d3010f 	.word	0x00d3010f
 800129c:	01570157 	.word	0x01570157
 80012a0:	015700dd 	.word	0x015700dd
 80012a4:	01570157 	.word	0x01570157
 80012a8:	00e70157 	.word	0x00e70157
 80012ac:	00f10157 	.word	0x00f10157
 80012b0:	01570157 	.word	0x01570157
 80012b4:	01570128 	.word	0x01570128
 80012b8:	01570140 	.word	0x01570140
 80012bc:	01570157 	.word	0x01570157
 80012c0:	00fb0157 	.word	0x00fb0157
 80012c4:	01570157 	.word	0x01570157
 80012c8:	01570157 	.word	0x01570157
 80012cc:	014c0157 	.word	0x014c0157
 80012d0:	01570157 	.word	0x01570157
 80012d4:	01570157 	.word	0x01570157
 80012d8:	01570157 	.word	0x01570157
 80012dc:	01570157 	.word	0x01570157
 80012e0:	01570157 	.word	0x01570157
 80012e4:	01570157 	.word	0x01570157
 80012e8:	01570157 	.word	0x01570157
 80012ec:	01570157 	.word	0x01570157
 80012f0:	01570157 	.word	0x01570157
 80012f4:	01570157 	.word	0x01570157
 80012f8:	01570157 	.word	0x01570157
 80012fc:	01570157 	.word	0x01570157
 8001300:	01570157 	.word	0x01570157
 8001304:	01570157 	.word	0x01570157
 8001308:	01570157 	.word	0x01570157
 800130c:	01050157 	.word	0x01050157
 8001310:	01570157 	.word	0x01570157
 8001314:	01570157 	.word	0x01570157
 8001318:	0157010f 	.word	0x0157010f
 800131c:	01570157 	.word	0x01570157
 8001320:	01570157 	.word	0x01570157
 8001324:	01570157 	.word	0x01570157
 8001328:	01570157 	.word	0x01570157
 800132c:	01570157 	.word	0x01570157
 8001330:	01570157 	.word	0x01570157
 8001334:	01570157 	.word	0x01570157
 8001338:	01570157 	.word	0x01570157
 800133c:	01570157 	.word	0x01570157
 8001340:	01570157 	.word	0x01570157
 8001344:	01570157 	.word	0x01570157
 8001348:	01570157 	.word	0x01570157
 800134c:	01570157 	.word	0x01570157
 8001350:	01570157 	.word	0x01570157
 8001354:	01570157 	.word	0x01570157
 8001358:	01570157 	.word	0x01570157
 800135c:	01570157 	.word	0x01570157
 8001360:	01570157 	.word	0x01570157
 8001364:	01570157 	.word	0x01570157
 8001368:	01570157 	.word	0x01570157
 800136c:	01570157 	.word	0x01570157
 8001370:	01570157 	.word	0x01570157
 8001374:	01570157 	.word	0x01570157
 8001378:	01570157 	.word	0x01570157
 800137c:	01570157 	.word	0x01570157
 8001380:	01570157 	.word	0x01570157
 8001384:	01570157 	.word	0x01570157
 8001388:	01570157 	.word	0x01570157
 800138c:	01570157 	.word	0x01570157
 8001390:	01570157 	.word	0x01570157
 8001394:	01570157 	.word	0x01570157
 8001398:	01570157 	.word	0x01570157
 800139c:	01570157 	.word	0x01570157
 80013a0:	01570157 	.word	0x01570157
 80013a4:	01570157 	.word	0x01570157
 80013a8:	01570157 	.word	0x01570157
 80013ac:	01570157 	.word	0x01570157
 80013b0:	01570157 	.word	0x01570157
 80013b4:	0157011c 	.word	0x0157011c
 80013b8:	0134      	.short	0x0134
                                _ux_device_class_storage_test_ready(storage, lun, endpoint_in, endpoint_out, scsi_command + UX_SLAVE_CLASS_STORAGE_CBW_CB);
 80013ba:	f10b 030f 	add.w	r3, fp, #15
 80013be:	9300      	str	r3, [sp, #0]
 80013c0:	4623      	mov	r3, r4
 80013c2:	463a      	mov	r2, r7
 80013c4:	4651      	mov	r1, sl
 80013c6:	4628      	mov	r0, r5
 80013c8:	f002 f9dd 	bl	8003786 <_ux_device_class_storage_test_ready>
                                break;
 80013cc:	e0e0      	b.n	8001590 <_ux_device_class_storage_thread+0x368>
                                _ux_device_class_storage_request_sense(storage, lun, endpoint_in, endpoint_out, scsi_command + UX_SLAVE_CLASS_STORAGE_CBW_CB);
 80013ce:	f10b 030f 	add.w	r3, fp, #15
 80013d2:	9300      	str	r3, [sp, #0]
 80013d4:	4623      	mov	r3, r4
 80013d6:	463a      	mov	r2, r7
 80013d8:	4651      	mov	r1, sl
 80013da:	4628      	mov	r0, r5
 80013dc:	f002 f91d 	bl	800361a <_ux_device_class_storage_request_sense>
                                break;
 80013e0:	e0d6      	b.n	8001590 <_ux_device_class_storage_thread+0x368>
                                _ux_device_class_storage_format(storage, lun, endpoint_in, endpoint_out, scsi_command + UX_SLAVE_CLASS_STORAGE_CBW_CB);
 80013e2:	f10b 030f 	add.w	r3, fp, #15
 80013e6:	9300      	str	r3, [sp, #0]
 80013e8:	4623      	mov	r3, r4
 80013ea:	463a      	mov	r2, r7
 80013ec:	4651      	mov	r1, sl
 80013ee:	4628      	mov	r0, r5
 80013f0:	f001 fe69 	bl	80030c6 <_ux_device_class_storage_format>
                                break;
 80013f4:	e0cc      	b.n	8001590 <_ux_device_class_storage_thread+0x368>
                                _ux_device_class_storage_inquiry(storage, lun, endpoint_in, endpoint_out, scsi_command + UX_SLAVE_CLASS_STORAGE_CBW_CB);
 80013f6:	f10b 030f 	add.w	r3, fp, #15
 80013fa:	9300      	str	r3, [sp, #0]
 80013fc:	4623      	mov	r3, r4
 80013fe:	463a      	mov	r2, r7
 8001400:	4651      	mov	r1, sl
 8001402:	4628      	mov	r0, r5
 8001404:	f001 fe7e 	bl	8003104 <_ux_device_class_storage_inquiry>
                                break;
 8001408:	e0c2      	b.n	8001590 <_ux_device_class_storage_thread+0x368>
                                _ux_device_class_storage_start_stop(storage, lun, endpoint_in, endpoint_out, scsi_command + UX_SLAVE_CLASS_STORAGE_CBW_CB);
 800140a:	f10b 030f 	add.w	r3, fp, #15
 800140e:	9300      	str	r3, [sp, #0]
 8001410:	4623      	mov	r3, r4
 8001412:	463a      	mov	r2, r7
 8001414:	4651      	mov	r1, sl
 8001416:	4628      	mov	r0, r5
 8001418:	f002 f933 	bl	8003682 <_ux_device_class_storage_start_stop>
                                break;
 800141c:	e0b8      	b.n	8001590 <_ux_device_class_storage_thread+0x368>
                                _ux_device_class_storage_prevent_allow_media_removal(storage, lun, endpoint_in, endpoint_out, scsi_command + UX_SLAVE_CLASS_STORAGE_CBW_CB);
 800141e:	f10b 030f 	add.w	r3, fp, #15
 8001422:	9300      	str	r3, [sp, #0]
 8001424:	4623      	mov	r3, r4
 8001426:	463a      	mov	r2, r7
 8001428:	4651      	mov	r1, sl
 800142a:	4628      	mov	r0, r5
 800142c:	f001 ffb7 	bl	800339e <_ux_device_class_storage_prevent_allow_media_removal>
                                break;
 8001430:	e0ae      	b.n	8001590 <_ux_device_class_storage_thread+0x368>
                                _ux_device_class_storage_read_format_capacity(storage, lun, endpoint_in, endpoint_out, scsi_command + UX_SLAVE_CLASS_STORAGE_CBW_CB);
 8001432:	f10b 030f 	add.w	r3, fp, #15
 8001436:	9300      	str	r3, [sp, #0]
 8001438:	4623      	mov	r3, r4
 800143a:	463a      	mov	r2, r7
 800143c:	4651      	mov	r1, sl
 800143e:	4628      	mov	r0, r5
 8001440:	f002 f8b8 	bl	80035b4 <_ux_device_class_storage_read_format_capacity>
                                break;
 8001444:	e0a4      	b.n	8001590 <_ux_device_class_storage_thread+0x368>
                                _ux_device_class_storage_read_capacity(storage, lun, endpoint_in, endpoint_out, scsi_command + UX_SLAVE_CLASS_STORAGE_CBW_CB);
 8001446:	f10b 030f 	add.w	r3, fp, #15
 800144a:	9300      	str	r3, [sp, #0]
 800144c:	4623      	mov	r3, r4
 800144e:	463a      	mov	r2, r7
 8001450:	4651      	mov	r1, sl
 8001452:	4628      	mov	r0, r5
 8001454:	f002 f863 	bl	800351e <_ux_device_class_storage_read_capacity>
                                break;
 8001458:	e09a      	b.n	8001590 <_ux_device_class_storage_thread+0x368>
                                _ux_device_class_storage_verify(storage, lun, endpoint_in, endpoint_out, scsi_command + UX_SLAVE_CLASS_STORAGE_CBW_CB);
 800145a:	f10b 030f 	add.w	r3, fp, #15
 800145e:	9300      	str	r3, [sp, #0]
 8001460:	4623      	mov	r3, r4
 8001462:	463a      	mov	r2, r7
 8001464:	4651      	mov	r1, sl
 8001466:	4628      	mov	r0, r5
 8001468:	f000 f8eb 	bl	8001642 <_ux_device_class_storage_verify>
                                break;
 800146c:	e090      	b.n	8001590 <_ux_device_class_storage_thread+0x368>
                                _ux_device_class_storage_mode_select(storage, lun, endpoint_in, endpoint_out, scsi_command + UX_SLAVE_CLASS_STORAGE_CBW_CB);
 800146e:	f10b 030f 	add.w	r3, fp, #15
 8001472:	9300      	str	r3, [sp, #0]
 8001474:	4623      	mov	r3, r4
 8001476:	463a      	mov	r2, r7
 8001478:	4651      	mov	r1, sl
 800147a:	4628      	mov	r0, r5
 800147c:	f001 fee7 	bl	800324e <_ux_device_class_storage_mode_select>
                                break;
 8001480:	e086      	b.n	8001590 <_ux_device_class_storage_thread+0x368>
                                _ux_device_class_storage_mode_sense(storage, lun, endpoint_in, endpoint_out, scsi_command + UX_SLAVE_CLASS_STORAGE_CBW_CB);
 8001482:	f10b 030f 	add.w	r3, fp, #15
 8001486:	9300      	str	r3, [sp, #0]
 8001488:	4623      	mov	r3, r4
 800148a:	463a      	mov	r2, r7
 800148c:	4651      	mov	r1, sl
 800148e:	4628      	mov	r0, r5
 8001490:	f001 ff01 	bl	8003296 <_ux_device_class_storage_mode_sense>
                                break;
 8001494:	e07c      	b.n	8001590 <_ux_device_class_storage_thread+0x368>
 8001496:	bf00      	nop
 8001498:	43425355 	.word	0x43425355
                                _ux_device_class_storage_read(storage, lun, endpoint_in, endpoint_out, scsi_command + UX_SLAVE_CLASS_STORAGE_CBW_CB, 
 800149c:	23a8      	movs	r3, #168	; 0xa8
 800149e:	9301      	str	r3, [sp, #4]
 80014a0:	f10b 030f 	add.w	r3, fp, #15
 80014a4:	9300      	str	r3, [sp, #0]
 80014a6:	4623      	mov	r3, r4
 80014a8:	463a      	mov	r2, r7
 80014aa:	4651      	mov	r1, sl
 80014ac:	4628      	mov	r0, r5
 80014ae:	f001 ff8a 	bl	80033c6 <_ux_device_class_storage_read>
                                break;
 80014b2:	e06d      	b.n	8001590 <_ux_device_class_storage_thread+0x368>
                                _ux_device_class_storage_read(storage, lun, endpoint_in, endpoint_out, scsi_command + UX_SLAVE_CLASS_STORAGE_CBW_CB, 
 80014b4:	2328      	movs	r3, #40	; 0x28
 80014b6:	9301      	str	r3, [sp, #4]
 80014b8:	f10b 030f 	add.w	r3, fp, #15
 80014bc:	9300      	str	r3, [sp, #0]
 80014be:	4623      	mov	r3, r4
 80014c0:	463a      	mov	r2, r7
 80014c2:	4651      	mov	r1, sl
 80014c4:	4628      	mov	r0, r5
 80014c6:	f001 ff7e 	bl	80033c6 <_ux_device_class_storage_read>
                                break;
 80014ca:	e061      	b.n	8001590 <_ux_device_class_storage_thread+0x368>
                                _ux_device_class_storage_write(storage, lun, endpoint_in, endpoint_out, scsi_command + UX_SLAVE_CLASS_STORAGE_CBW_CB,
 80014cc:	23aa      	movs	r3, #170	; 0xaa
 80014ce:	9301      	str	r3, [sp, #4]
 80014d0:	f10b 030f 	add.w	r3, fp, #15
 80014d4:	9300      	str	r3, [sp, #0]
 80014d6:	4623      	mov	r3, r4
 80014d8:	463a      	mov	r2, r7
 80014da:	4651      	mov	r1, sl
 80014dc:	4628      	mov	r0, r5
 80014de:	f000 f8b6 	bl	800164e <_ux_device_class_storage_write>
                                break;
 80014e2:	e055      	b.n	8001590 <_ux_device_class_storage_thread+0x368>
                                _ux_device_class_storage_write(storage, lun, endpoint_in, endpoint_out, scsi_command + UX_SLAVE_CLASS_STORAGE_CBW_CB, 
 80014e4:	232a      	movs	r3, #42	; 0x2a
 80014e6:	9301      	str	r3, [sp, #4]
 80014e8:	f10b 030f 	add.w	r3, fp, #15
 80014ec:	9300      	str	r3, [sp, #0]
 80014ee:	4623      	mov	r3, r4
 80014f0:	463a      	mov	r2, r7
 80014f2:	4651      	mov	r1, sl
 80014f4:	4628      	mov	r0, r5
 80014f6:	f000 f8aa 	bl	800164e <_ux_device_class_storage_write>
                                break;
 80014fa:	e049      	b.n	8001590 <_ux_device_class_storage_thread+0x368>
                                _ux_device_class_storage_synchronize_cache(storage, lun, endpoint_in, endpoint_out, scsi_command + UX_SLAVE_CLASS_STORAGE_CBW_CB, *(scsi_command + UX_SLAVE_CLASS_STORAGE_CBW_CB));
 80014fc:	9301      	str	r3, [sp, #4]
 80014fe:	f10b 030f 	add.w	r3, fp, #15
 8001502:	9300      	str	r3, [sp, #0]
 8001504:	4623      	mov	r3, r4
 8001506:	463a      	mov	r2, r7
 8001508:	4651      	mov	r1, sl
 800150a:	4628      	mov	r0, r5
 800150c:	f002 f8bf 	bl	800368e <_ux_device_class_storage_synchronize_cache>
                                break;
 8001510:	e03e      	b.n	8001590 <_ux_device_class_storage_thread+0x368>
                                if (_ux_utility_long_get(scsi_command + UX_SLAVE_CLASS_STORAGE_CBW_DATA_LENGTH) > 0 &&
 8001512:	f10b 0008 	add.w	r0, fp, #8
 8001516:	f001 fb6e 	bl	8002bf6 <_ux_utility_long_get>
 800151a:	b1b0      	cbz	r0, 800154a <_ux_device_class_storage_thread+0x322>
                                    ((*(scsi_command + UX_SLAVE_CLASS_STORAGE_CBW_FLAGS) & 0x80) == 0))
 800151c:	f99b 300c 	ldrsb.w	r3, [fp, #12]
                                if (_ux_utility_long_get(scsi_command + UX_SLAVE_CLASS_STORAGE_CBW_DATA_LENGTH) > 0 &&
 8001520:	2b00      	cmp	r3, #0
 8001522:	db12      	blt.n	800154a <_ux_device_class_storage_thread+0x322>
                                    _ux_device_stack_endpoint_stall(endpoint_out);
 8001524:	4620      	mov	r0, r4
 8001526:	f001 f8a9 	bl	800267c <_ux_device_stack_endpoint_stall>
                                storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_request_sense_key =       UX_SLAVE_CLASS_STORAGE_SENSE_KEY_ILLEGAL_REQUEST;
 800152a:	ea4f 120a 	mov.w	r2, sl, lsl #4
 800152e:	eba2 020a 	sub.w	r2, r2, sl
 8001532:	0093      	lsls	r3, r2, #2
 8001534:	442b      	add	r3, r5
 8001536:	2205      	movs	r2, #5
 8001538:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
                                storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_request_code =            UX_SLAVE_CLASS_STORAGE_ASC_KEY_INVALID_COMMAND;
 800153c:	2220      	movs	r2, #32
 800153e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
                                storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_request_code_qualifier =  0;
 8001542:	2200      	movs	r2, #0
 8001544:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
                                while (device -> ux_slave_device_state == UX_DEVICE_CONFIGURED)
 8001548:	e007      	b.n	800155a <_ux_device_class_storage_thread+0x332>
                                    _ux_device_stack_endpoint_stall(endpoint_in);
 800154a:	4638      	mov	r0, r7
 800154c:	f001 f896 	bl	800267c <_ux_device_stack_endpoint_stall>
 8001550:	e7eb      	b.n	800152a <_ux_device_class_storage_thread+0x302>
                                    if (endpoint_in -> ux_slave_endpoint_state == UX_ENDPOINT_RESET)
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	b12b      	cbz	r3, 8001562 <_ux_device_class_storage_thread+0x33a>
                                        _ux_utility_thread_relinquish();
 8001556:	f001 fd1c 	bl	8002f92 <_ux_utility_thread_relinquish>
                                while (device -> ux_slave_device_state == UX_DEVICE_CONFIGURED)
 800155a:	6c33      	ldr	r3, [r6, #64]	; 0x40
 800155c:	2b03      	cmp	r3, #3
 800155e:	d0f8      	beq.n	8001552 <_ux_device_class_storage_thread+0x32a>
 8001560:	e016      	b.n	8001590 <_ux_device_class_storage_thread+0x368>
                                        status =  _ux_device_class_storage_csw_send(storage, lun, endpoint_in, UX_SLAVE_CLASS_STORAGE_CSW_FAILED);
 8001562:	2301      	movs	r3, #1
 8001564:	463a      	mov	r2, r7
 8001566:	4651      	mov	r1, sl
 8001568:	4628      	mov	r0, r5
 800156a:	f001 fd65 	bl	8003038 <_ux_device_class_storage_csw_send>
                                        if (status != UX_SUCCESS)
 800156e:	4602      	mov	r2, r0
 8001570:	b170      	cbz	r0, 8001590 <_ux_device_class_storage_thread+0x368>
                                            _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_CLASS, status);
 8001572:	2107      	movs	r1, #7
 8001574:	2002      	movs	r0, #2
 8001576:	f001 faa1 	bl	8002abc <_ux_system_error_handler>
 800157a:	e009      	b.n	8001590 <_ux_device_class_storage_thread+0x368>
                            storage -> ux_slave_class_storage_phase_error = TX_TRUE;
 800157c:	2301      	movs	r3, #1
 800157e:	f8c5 3080 	str.w	r3, [r5, #128]	; 0x80
 8001582:	e005      	b.n	8001590 <_ux_device_class_storage_thread+0x368>
                    storage -> ux_slave_class_storage_phase_error = TX_TRUE;
            }
            else
            {

                if (storage -> ux_slave_class_storage_phase_error == TX_TRUE)
 8001584:	f8d5 3080 	ldr.w	r3, [r5, #128]	; 0x80
 8001588:	2b01      	cmp	r3, #1
 800158a:	d02c      	beq.n	80015e6 <_ux_device_class_storage_thread+0x3be>
                    _ux_device_stack_endpoint_stall(endpoint_out);
                    _ux_device_stack_endpoint_stall(endpoint_in);
                }

                /* We must therefore wait a while.  */
                _ux_utility_thread_relinquish();
 800158c:	f001 fd01 	bl	8002f92 <_ux_utility_thread_relinquish>
        while (device -> ux_slave_device_state == UX_DEVICE_CONFIGURED)
 8001590:	6c33      	ldr	r3, [r6, #64]	; 0x40
 8001592:	2b03      	cmp	r3, #3
 8001594:	d12e      	bne.n	80015f4 <_ux_device_class_storage_thread+0x3cc>
            if (endpoint_out -> ux_slave_endpoint_state == UX_ENDPOINT_RESET &&
 8001596:	6863      	ldr	r3, [r4, #4]
 8001598:	2b00      	cmp	r3, #0
 800159a:	d1f3      	bne.n	8001584 <_ux_device_class_storage_thread+0x35c>
                !storage -> ux_slave_class_storage_phase_error)
 800159c:	f8d5 3080 	ldr.w	r3, [r5, #128]	; 0x80
            if (endpoint_out -> ux_slave_endpoint_state == UX_ENDPOINT_RESET &&
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d1ef      	bne.n	8001584 <_ux_device_class_storage_thread+0x35c>
                status =  _ux_device_stack_transfer_request(transfer_request, 64, 64);
 80015a4:	2240      	movs	r2, #64	; 0x40
 80015a6:	4611      	mov	r1, r2
 80015a8:	4648      	mov	r0, r9
 80015aa:	f001 fa2d 	bl	8002a08 <_ux_device_stack_transfer_request>
            if (status == UX_SUCCESS)
 80015ae:	2800      	cmp	r0, #0
 80015b0:	d1e8      	bne.n	8001584 <_ux_device_class_storage_thread+0x35c>
                length =  transfer_request -> ux_slave_transfer_request_actual_length;
 80015b2:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 80015b4:	9303      	str	r3, [sp, #12]
                scsi_command =  transfer_request -> ux_slave_transfer_request_data_pointer;
 80015b6:	f8d4 b03c 	ldr.w	fp, [r4, #60]	; 0x3c
                lun =  (ULONG) *(scsi_command + UX_SLAVE_CLASS_STORAGE_CBW_LUN);
 80015ba:	f89b a00d 	ldrb.w	sl, [fp, #13]
                storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_scsi_tag =  _ux_utility_long_get(scsi_command + UX_SLAVE_CLASS_STORAGE_CBW_TAG);
 80015be:	f10b 0004 	add.w	r0, fp, #4
 80015c2:	f001 fb18 	bl	8002bf6 <_ux_utility_long_get>
 80015c6:	ebca 120a 	rsb	r2, sl, sl, lsl #4
 80015ca:	0093      	lsls	r3, r2, #2
 80015cc:	442b      	add	r3, r5
 80015ce:	6218      	str	r0, [r3, #32]
                if ((lun < storage -> ux_slave_class_storage_number_lun) && (length == UX_SLAVE_CLASS_STORAGE_CBW_LENGTH))
 80015d0:	686b      	ldr	r3, [r5, #4]
 80015d2:	4553      	cmp	r3, sl
 80015d4:	d903      	bls.n	80015de <_ux_device_class_storage_thread+0x3b6>
 80015d6:	9b03      	ldr	r3, [sp, #12]
 80015d8:	2b1f      	cmp	r3, #31
 80015da:	f43f ae2d 	beq.w	8001238 <_ux_device_class_storage_thread+0x10>
                    storage -> ux_slave_class_storage_phase_error = TX_TRUE;
 80015de:	2301      	movs	r3, #1
 80015e0:	f8c5 3080 	str.w	r3, [r5, #128]	; 0x80
 80015e4:	e7d4      	b.n	8001590 <_ux_device_class_storage_thread+0x368>
                    _ux_device_stack_endpoint_stall(endpoint_out);
 80015e6:	4620      	mov	r0, r4
 80015e8:	f001 f848 	bl	800267c <_ux_device_stack_endpoint_stall>
                    _ux_device_stack_endpoint_stall(endpoint_in);
 80015ec:	4638      	mov	r0, r7
 80015ee:	f001 f845 	bl	800267c <_ux_device_stack_endpoint_stall>
 80015f2:	e7cb      	b.n	800158c <_ux_device_class_storage_thread+0x364>
            }
        }

        /* We need to suspend ourselves. We will be resumed by the 
           device enumeration module.  */
        _ux_utility_thread_suspend(&class -> ux_slave_class_thread);
 80015f4:	f108 0050 	add.w	r0, r8, #80	; 0x50
 80015f8:	f001 fccf 	bl	8002f9a <_ux_utility_thread_suspend>
        storage =  (UX_SLAVE_CLASS_STORAGE *) class -> ux_slave_class_instance;
 80015fc:	f8d8 5048 	ldr.w	r5, [r8, #72]	; 0x48
        device =  &_ux_system_slave -> ux_system_slave_device;
 8001600:	4b06      	ldr	r3, [pc, #24]	; (800161c <_ux_device_class_storage_thread+0x3f4>)
 8001602:	681e      	ldr	r6, [r3, #0]
        interface =  storage -> ux_slave_class_storage_interface;
 8001604:	682b      	ldr	r3, [r5, #0]
        endpoint_in =  interface -> ux_slave_interface_first_endpoint;
 8001606:	6b5c      	ldr	r4, [r3, #52]	; 0x34
        if ((endpoint_in -> ux_slave_endpoint_descriptor.bEndpointAddress & UX_ENDPOINT_DIRECTION) != UX_ENDPOINT_IN)
 8001608:	6963      	ldr	r3, [r4, #20]
 800160a:	f013 0f80 	tst.w	r3, #128	; 0x80
 800160e:	f47f ae10 	bne.w	8001232 <_ux_device_class_storage_thread+0xa>
            endpoint_in =  endpoint_out -> ux_slave_endpoint_next_endpoint;
 8001612:	6a67      	ldr	r7, [r4, #36]	; 0x24
        transfer_request =  &endpoint_out -> ux_slave_endpoint_transfer_request;
 8001614:	f104 0930 	add.w	r9, r4, #48	; 0x30
        while (device -> ux_slave_device_state == UX_DEVICE_CONFIGURED)
 8001618:	e7ba      	b.n	8001590 <_ux_device_class_storage_thread+0x368>
 800161a:	bf00      	nop
 800161c:	20002c48 	.word	0x20002c48

08001620 <_ux_device_class_storage_uninitialize>:
/*                                                                        */ 
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_storage_uninitialize(UX_SLAVE_CLASS_COMMAND *command)
{
 8001620:	b538      	push	{r3, r4, r5, lr}
                                          
UX_SLAVE_CLASS_STORAGE                  *storage;
UX_SLAVE_CLASS                          *class;

    /* Get the class container.  */
    class =  command -> ux_slave_class_command_class_ptr;
 8001622:	6a04      	ldr	r4, [r0, #32]

    /* Get the class instance in the container.  */
    storage = (UX_SLAVE_CLASS_STORAGE *) class -> ux_slave_class_instance;
 8001624:	6ca5      	ldr	r5, [r4, #72]	; 0x48
    
    /* Sanity check.  */
    if (storage != UX_NULL)
 8001626:	b155      	cbz	r5, 800163e <_ux_device_class_storage_uninitialize+0x1e>
    {

        /* Remove STORAGE thread.  */
        _ux_utility_thread_delete(&class -> ux_slave_class_thread);
 8001628:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800162c:	f001 fca9 	bl	8002f82 <_ux_utility_thread_delete>
    
        /* Remove the thread used by STORAGE.  */
        _ux_utility_memory_free(class -> ux_slave_class_thread_stack);
 8001630:	f8d4 0118 	ldr.w	r0, [r4, #280]	; 0x118
 8001634:	f001 fba4 	bl	8002d80 <_ux_utility_memory_free>
    
        /* Free the resources.  */
        _ux_utility_memory_free(storage);
 8001638:	4628      	mov	r0, r5
 800163a:	f001 fba1 	bl	8002d80 <_ux_utility_memory_free>
    }
    
    /* Return completion status.  */
    return(UX_SUCCESS);
}
 800163e:	2000      	movs	r0, #0
 8001640:	bd38      	pop	{r3, r4, r5, pc}

08001642 <_ux_device_class_storage_verify>:
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_storage_verify(UX_SLAVE_CLASS_STORAGE *storage, ULONG lun, 
                                      UX_SLAVE_ENDPOINT *endpoint_in,
                                      UX_SLAVE_ENDPOINT *endpoint_out, UCHAR * cbwcb)
{
 8001642:	b508      	push	{r3, lr}

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_CLASS_STORAGE_VERIFY, storage, lun, 0, 0, UX_TRACE_DEVICE_CLASS_EVENTS, 0, 0)

    /* We return a CSW with success.  */
    _ux_device_class_storage_csw_send(storage, lun, endpoint_in, UX_SLAVE_CLASS_STORAGE_CSW_PASSED);
 8001644:	2300      	movs	r3, #0
 8001646:	f001 fcf7 	bl	8003038 <_ux_device_class_storage_csw_send>

    /* Return success!  */
    return(UX_SUCCESS);
}
 800164a:	2000      	movs	r0, #0
 800164c:	bd08      	pop	{r3, pc}

0800164e <_ux_device_class_storage_write>:
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_storage_write(UX_SLAVE_CLASS_STORAGE *storage, ULONG lun, 
                                    UX_SLAVE_ENDPOINT *endpoint_in,
                                    UX_SLAVE_ENDPOINT *endpoint_out, UCHAR * cbwcb, UCHAR scsi_command)
{
 800164e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001652:	b087      	sub	sp, #28
 8001654:	4680      	mov	r8, r0
 8001656:	460e      	mov	r6, r1
 8001658:	9203      	str	r2, [sp, #12]
 800165a:	469a      	mov	sl, r3
 800165c:	9c10      	ldr	r4, [sp, #64]	; 0x40
ULONG                   media_status;
ULONG                   total_length;
ULONG                   transfer_length;

    /* Get the LBA from the CBWCB.  */
    lba =  _ux_utility_long_get_big_endian(cbwcb + UX_SLAVE_CLASS_STORAGE_WRITE_LBA);
 800165e:	1ca0      	adds	r0, r4, #2
 8001660:	f001 fad4 	bl	8002c0c <_ux_utility_long_get_big_endian>
 8001664:	4681      	mov	r9, r0
    
    /* The type of commands will tell us the width of the field containing the number
       of sectors to read.   */
    if (scsi_command == UX_SLAVE_CLASS_STORAGE_SCSI_WRITE16)
 8001666:	f89d 3044 	ldrb.w	r3, [sp, #68]	; 0x44
 800166a:	2b2a      	cmp	r3, #42	; 0x2a
 800166c:	d02c      	beq.n	80016c8 <_ux_device_class_storage_write+0x7a>
        total_number_blocks =  _ux_utility_short_get_big_endian(cbwcb + UX_SLAVE_CLASS_STORAGE_WRITE_TRANSFER_LENGTH_16);

    else        

        /* Get the number of blocks from the CBWCB in 32 bits.  */
        total_number_blocks =  _ux_utility_long_get_big_endian(cbwcb + UX_SLAVE_CLASS_STORAGE_WRITE_TRANSFER_LENGTH_32);
 800166e:	1da0      	adds	r0, r4, #6
 8001670:	f001 facc 	bl	8002c0c <_ux_utility_long_get_big_endian>
 8001674:	4604      	mov	r4, r0

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_CLASS_STORAGE_WRITE, storage, lun, lba, total_number_blocks, UX_TRACE_DEVICE_CLASS_EVENTS, 0, 0)

    /* Obtain the pointer to the transfer request.  */
    transfer_request =  &endpoint_out -> ux_slave_endpoint_transfer_request;
 8001676:	f10a 0330 	add.w	r3, sl, #48	; 0x30
 800167a:	9302      	str	r3, [sp, #8]

    /* Obtain the status of the device.  */
    status =  storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_media_status(storage, 
 800167c:	0133      	lsls	r3, r6, #4
 800167e:	1b9b      	subs	r3, r3, r6
 8001680:	009f      	lsls	r7, r3, #2
 8001682:	4447      	add	r7, r8
 8001684:	6bfd      	ldr	r5, [r7, #60]	; 0x3c
 8001686:	ab05      	add	r3, sp, #20
 8001688:	69fa      	ldr	r2, [r7, #28]
 800168a:	4631      	mov	r1, r6
 800168c:	4640      	mov	r0, r8
 800168e:	47a8      	blx	r5
                            lun, storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_media_id, &media_status);
    
    /* Update the request sense.  */
    storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_request_sense_key         =  (UCHAR) (media_status & 0xff);
 8001690:	9b05      	ldr	r3, [sp, #20]
 8001692:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
    storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_request_code              =  (UCHAR) ((media_status >> 8 ) & 0xff);
 8001696:	f3c3 2207 	ubfx	r2, r3, #8, #8
 800169a:	f887 2025 	strb.w	r2, [r7, #37]	; 0x25
    storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_request_code_qualifier    =  (UCHAR) ((media_status >> 16 ) & 0xff);
 800169e:	f3c3 4307 	ubfx	r3, r3, #16, #8
 80016a2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

    /* If there is a problem, return a failed command.  */
    if (status != UX_SUCCESS)
 80016a6:	b9a0      	cbnz	r0, 80016d2 <_ux_device_class_storage_write+0x84>
        /* We are done here.  */
        return(UX_ERROR);
    }

    /* Check Read Only flag.  */
    if (storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_media_read_only_flag == UX_TRUE)
 80016a8:	ebc6 1206 	rsb	r2, r6, r6, lsl #4
 80016ac:	0093      	lsls	r3, r2, #2
 80016ae:	4443      	add	r3, r8
 80016b0:	699b      	ldr	r3, [r3, #24]
 80016b2:	2b01      	cmp	r3, #1
 80016b4:	d018      	beq.n	80016e8 <_ux_device_class_storage_write+0x9a>
        /* We are done here.  */
        return(UX_ERROR);
    }

    /* Compute the total length to transfer and how much remains.  */
    total_length =  total_number_blocks * storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_media_block_length;
 80016b6:	ebc6 1206 	rsb	r2, r6, r6, lsl #4
 80016ba:	0093      	lsls	r3, r2, #2
 80016bc:	4443      	add	r3, r8
 80016be:	68db      	ldr	r3, [r3, #12]
 80016c0:	fb04 f403 	mul.w	r4, r4, r3
 80016c4:	464f      	mov	r7, r9
    
    /* Default status to success.  */
    status =  UX_SUCCESS;

    /* It may take several transfers to send the requested data.  */
    while (total_length)
 80016c6:	e043      	b.n	8001750 <_ux_device_class_storage_write+0x102>
        total_number_blocks =  _ux_utility_short_get_big_endian(cbwcb + UX_SLAVE_CLASS_STORAGE_WRITE_TRANSFER_LENGTH_16);
 80016c8:	1de0      	adds	r0, r4, #7
 80016ca:	f001 fc20 	bl	8002f0e <_ux_utility_short_get_big_endian>
 80016ce:	4604      	mov	r4, r0
 80016d0:	e7d1      	b.n	8001676 <_ux_device_class_storage_write+0x28>
        _ux_device_stack_endpoint_stall(endpoint_out);
 80016d2:	4650      	mov	r0, sl
 80016d4:	f000 ffd2 	bl	800267c <_ux_device_stack_endpoint_stall>
        _ux_device_class_storage_csw_send(storage, lun, endpoint_in, UX_SLAVE_CLASS_STORAGE_CSW_FAILED);
 80016d8:	2301      	movs	r3, #1
 80016da:	9a03      	ldr	r2, [sp, #12]
 80016dc:	4631      	mov	r1, r6
 80016de:	4640      	mov	r0, r8
 80016e0:	f001 fcaa 	bl	8003038 <_ux_device_class_storage_csw_send>
        return(UX_ERROR);
 80016e4:	20ff      	movs	r0, #255	; 0xff
 80016e6:	e072      	b.n	80017ce <_ux_device_class_storage_write+0x180>
        storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_request_sense_key         =  UX_SLAVE_CLASS_STORAGE_SENSE_KEY_DATA_PROTECT;
 80016e8:	0132      	lsls	r2, r6, #4
 80016ea:	1b92      	subs	r2, r2, r6
 80016ec:	0093      	lsls	r3, r2, #2
 80016ee:	4443      	add	r3, r8
 80016f0:	2207      	movs	r2, #7
 80016f2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_request_code              =  UX_SLAVE_CLASS_STORAGE_REQUEST_CODE_MEDIA_PROTECTED;
 80016f6:	2227      	movs	r2, #39	; 0x27
 80016f8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
        storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_request_code_qualifier    =  0;
 80016fc:	2200      	movs	r2, #0
 80016fe:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
        _ux_device_stack_endpoint_stall(endpoint_out);
 8001702:	4650      	mov	r0, sl
 8001704:	f000 ffba 	bl	800267c <_ux_device_stack_endpoint_stall>
        _ux_device_class_storage_csw_send(storage, lun, endpoint_in, UX_SLAVE_CLASS_STORAGE_CSW_FAILED);
 8001708:	2301      	movs	r3, #1
 800170a:	9a03      	ldr	r2, [sp, #12]
 800170c:	4631      	mov	r1, r6
 800170e:	4640      	mov	r0, r8
 8001710:	f001 fc92 	bl	8003038 <_ux_device_class_storage_csw_send>
        return(UX_ERROR);
 8001714:	20ff      	movs	r0, #255	; 0xff
 8001716:	e05a      	b.n	80017ce <_ux_device_class_storage_write+0x180>

        /* How much can we receive in this transfer?  */
        if (total_length > UX_SLAVE_CLASS_STORAGE_BUFFER_SIZE)
            transfer_length =  UX_SLAVE_CLASS_STORAGE_BUFFER_SIZE;
        else
            transfer_length =  total_length;
 8001718:	4625      	mov	r5, r4
        
        /* Get the data payload from the host.  */
        status =  _ux_device_stack_transfer_request(transfer_request, transfer_length, transfer_length);
 800171a:	462a      	mov	r2, r5
 800171c:	4629      	mov	r1, r5
 800171e:	9802      	ldr	r0, [sp, #8]
 8001720:	f001 f972 	bl	8002a08 <_ux_device_stack_transfer_request>
        
        /* Check the status.  */
        if (status != UX_SUCCESS)
 8001724:	b9d8      	cbnz	r0, 800175e <_ux_device_class_storage_write+0x110>
            /* Return an error.  */
            return(UX_ERROR);
        }

        /* Compute the number of blocks to transfer.  */
        number_blocks = transfer_length / storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_media_block_length;
 8001726:	0133      	lsls	r3, r6, #4
 8001728:	1b9b      	subs	r3, r3, r6
 800172a:	009a      	lsls	r2, r3, #2
 800172c:	4442      	add	r2, r8
 800172e:	68d3      	ldr	r3, [r2, #12]
 8001730:	fbb5 f9f3 	udiv	r9, r5, r3
        
        /* Execute the write command to the local media.  */
        status =  storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_media_write(storage, lun, transfer_request -> ux_slave_transfer_request_data_pointer, number_blocks, lba, &media_status);
 8001734:	f8d2 b034 	ldr.w	fp, [r2, #52]	; 0x34
 8001738:	ab05      	add	r3, sp, #20
 800173a:	9301      	str	r3, [sp, #4]
 800173c:	9700      	str	r7, [sp, #0]
 800173e:	464b      	mov	r3, r9
 8001740:	f8da 203c 	ldr.w	r2, [sl, #60]	; 0x3c
 8001744:	4631      	mov	r1, r6
 8001746:	4640      	mov	r0, r8
 8001748:	47d8      	blx	fp
    
        /* If there is a problem, return a failed command.  */
        if (status != UX_SUCCESS)
 800174a:	bb00      	cbnz	r0, 800178e <_ux_device_class_storage_write+0x140>
            /* Return an error.  */
            return(UX_ERROR);
        }

        /* Update the lba.  */
        lba += number_blocks;
 800174c:	444f      	add	r7, r9
        
        /* Update the length to remain.  */
        total_length -= transfer_length;        
 800174e:	1b64      	subs	r4, r4, r5
    while (total_length)
 8001750:	b3bc      	cbz	r4, 80017c2 <_ux_device_class_storage_write+0x174>
        if (total_length > UX_SLAVE_CLASS_STORAGE_BUFFER_SIZE)
 8001752:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
 8001756:	d9df      	bls.n	8001718 <_ux_device_class_storage_write+0xca>
            transfer_length =  UX_SLAVE_CLASS_STORAGE_BUFFER_SIZE;
 8001758:	f44f 5580 	mov.w	r5, #4096	; 0x1000
 800175c:	e7dd      	b.n	800171a <_ux_device_class_storage_write+0xcc>
            _ux_device_stack_endpoint_stall(endpoint_out);
 800175e:	4650      	mov	r0, sl
 8001760:	f000 ff8c 	bl	800267c <_ux_device_stack_endpoint_stall>
            storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_request_sense_key         =  0x02;
 8001764:	0132      	lsls	r2, r6, #4
 8001766:	1b92      	subs	r2, r2, r6
 8001768:	0093      	lsls	r3, r2, #2
 800176a:	4443      	add	r3, r8
 800176c:	2202      	movs	r2, #2
 800176e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
            storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_request_code              =  0x54;
 8001772:	2254      	movs	r2, #84	; 0x54
 8001774:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
            storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_request_code_qualifier    =  0x00;
 8001778:	2200      	movs	r2, #0
 800177a:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
            _ux_device_class_storage_csw_send(storage, lun, endpoint_in, UX_SLAVE_CLASS_STORAGE_CSW_FAILED);
 800177e:	2301      	movs	r3, #1
 8001780:	9a03      	ldr	r2, [sp, #12]
 8001782:	4631      	mov	r1, r6
 8001784:	4640      	mov	r0, r8
 8001786:	f001 fc57 	bl	8003038 <_ux_device_class_storage_csw_send>
            return(UX_ERROR);
 800178a:	20ff      	movs	r0, #255	; 0xff
 800178c:	e01f      	b.n	80017ce <_ux_device_class_storage_write+0x180>
            _ux_device_stack_endpoint_stall(endpoint_out);
 800178e:	4650      	mov	r0, sl
 8001790:	f000 ff74 	bl	800267c <_ux_device_stack_endpoint_stall>
            storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_request_sense_key         =  (UCHAR) (media_status & 0xff);
 8001794:	9a05      	ldr	r2, [sp, #20]
 8001796:	0131      	lsls	r1, r6, #4
 8001798:	1b89      	subs	r1, r1, r6
 800179a:	008b      	lsls	r3, r1, #2
 800179c:	4443      	add	r3, r8
 800179e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
            storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_request_code              =  (UCHAR) ((media_status >> 8 ) & 0xff);
 80017a2:	f3c2 2107 	ubfx	r1, r2, #8, #8
 80017a6:	f883 1025 	strb.w	r1, [r3, #37]	; 0x25
            storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_request_code_qualifier    =  (UCHAR) ((media_status >> 16 ) & 0xff);
 80017aa:	f3c2 4207 	ubfx	r2, r2, #16, #8
 80017ae:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
            _ux_device_class_storage_csw_send(storage, lun, endpoint_in, UX_SLAVE_CLASS_STORAGE_CSW_FAILED);
 80017b2:	2301      	movs	r3, #1
 80017b4:	9a03      	ldr	r2, [sp, #12]
 80017b6:	4631      	mov	r1, r6
 80017b8:	4640      	mov	r0, r8
 80017ba:	f001 fc3d 	bl	8003038 <_ux_device_class_storage_csw_send>
            return(UX_ERROR);
 80017be:	20ff      	movs	r0, #255	; 0xff
 80017c0:	e005      	b.n	80017ce <_ux_device_class_storage_write+0x180>
    }

    /* Now we return a CSW with success.  */
    status =  _ux_device_class_storage_csw_send(storage, lun, endpoint_in, UX_SLAVE_CLASS_STORAGE_CSW_PASSED);
 80017c2:	2300      	movs	r3, #0
 80017c4:	9a03      	ldr	r2, [sp, #12]
 80017c6:	4631      	mov	r1, r6
 80017c8:	4640      	mov	r0, r8
 80017ca:	f001 fc35 	bl	8003038 <_ux_device_class_storage_csw_send>
                                    
    /* Return completion status.  */
    return(status);
}
 80017ce:	b007      	add	sp, #28
 80017d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080017d4 <_ux_dcd_stm32_initialize>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT _ux_dcd_stm32_initialize(ULONG dcd_io, ULONG parameter)
{
 80017d4:	b570      	push	{r4, r5, r6, lr}
 80017d6:	4606      	mov	r6, r0
//	UX_DCD_STM32* dcd_stm32;
//	ULONG stm32_register;
//	ULONG fifo_address;

	/* Get the pointer to the DCD.  */
	UX_SLAVE_DCD* dcd = &_ux_system_slave->ux_system_slave_dcd;
 80017d8:	4b78      	ldr	r3, [pc, #480]	; (80019bc <_ux_dcd_stm32_initialize+0x1e8>)
 80017da:	681d      	ldr	r5, [r3, #0]

	/* The controller initialized here is of STM32 type.  */
	dcd->ux_slave_dcd_controller_type = UX_DCD_STM32_SLAVE_CONTROLLER;
 80017dc:	2380      	movs	r3, #128	; 0x80
 80017de:	626b      	str	r3, [r5, #36]	; 0x24

	/* Allocate memory for this STM32 DCD instance.  */
	UX_DCD_STM32* dcd_stm32 = _ux_utility_memory_allocate(UX_NO_ALIGN, UX_REGULAR_MEMORY,
 80017e0:	229c      	movs	r2, #156	; 0x9c
 80017e2:	2100      	movs	r1, #0
 80017e4:	4608      	mov	r0, r1
 80017e6:	f001 fa1d 	bl	8002c24 <_ux_utility_memory_allocate>
			sizeof(UX_DCD_STM32));

	/* Check if memory was properly allocated.  */
	if (dcd_stm32 == UX_NULL)
 80017ea:	2800      	cmp	r0, #0
 80017ec:	f000 80e3 	beq.w	80019b6 <_ux_dcd_stm32_initialize+0x1e2>
 80017f0:	4604      	mov	r4, r0
		return (UX_MEMORY_INSUFFICIENT);

	/* Set the pointer to the STM32 DCD.  */
	dcd->ux_slave_dcd_controller_hardware = (VOID*)dcd_stm32;
 80017f2:	63e8      	str	r0, [r5, #60]	; 0x3c

	/* Save the base address of the controller.  */
	dcd->ux_slave_dcd_io = dcd_io;
 80017f4:	632e      	str	r6, [r5, #48]	; 0x30
	dcd_stm32->ux_dcd_stm32_base = dcd_io;
 80017f6:	f8c0 6094 	str.w	r6, [r0, #148]	; 0x94

	/* Set the generic DCD owner for the STM32 DCD.  */
	dcd_stm32->ux_dcd_stm32_dcd_owner = dcd;
 80017fa:	6005      	str	r5, [r0, #0]

	/* Initialize the function collector for this DCD.  */
	dcd->ux_slave_dcd_function = _ux_dcd_stm32_function;
 80017fc:	4b70      	ldr	r3, [pc, #448]	; (80019c0 <_ux_dcd_stm32_initialize+0x1ec>)
 80017fe:	63ab      	str	r3, [r5, #56]	; 0x38

	/* Reset the GINT Global Interrupt Mask register.  */
	_ux_dcd_stm32_register_clear(dcd_stm32, UX_DCD_STM32_OTG_FS_GAHBCFG,
 8001800:	2201      	movs	r2, #1
 8001802:	2108      	movs	r1, #8
 8001804:	f000 fa1c 	bl	8001c40 <_ux_dcd_stm32_register_clear>
			UX_DCD_STM32_OTG_FS_GAHBCFG_GINT);

	/* Check the controller. Full Speed or HighSpeed initialization.  */
	if (dcd_stm32->ux_dcd_stm32_base == UX_DCD_STM32_OTG_FS_FULL_SPEED)
 8001808:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 800180c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001810:	f000 809f 	beq.w	8001952 <_ux_dcd_stm32_initialize+0x17e>
#endif
	}
	else
	{
		/* PHY Selection in HS mode.  */
		_ux_dcd_stm32_register_set(dcd_stm32, UX_DCD_STM32_OTG_FS_GUSBCFG,
 8001814:	2210      	movs	r2, #16
 8001816:	210c      	movs	r1, #12
 8001818:	4620      	mov	r0, r4
 800181a:	f000 fa1c 	bl	8001c56 <_ux_dcd_stm32_register_set>
				UX_DCD_STM32_OTG_FS_GUSBCFG_ULPI_UTMI_SEL);
	}

	/* Spec says wait for 50 cycles.  */
	_ux_dcd_stm32_delay(50);
 800181e:	2032      	movs	r0, #50	; 0x32
 8001820:	f001 ffd9 	bl	80037d6 <_ux_dcd_stm32_delay>

	/* Wait for AHB master Idle State.  */
	do
	{
		/* Spec says wait for 5 cycles.  */
		_ux_dcd_stm32_delay(5);
 8001824:	2005      	movs	r0, #5
 8001826:	f001 ffd6 	bl	80037d6 <_ux_dcd_stm32_delay>

		/* Read the RST Control register.  */
		stm32_register = _ux_dcd_stm32_register_read(dcd_stm32, UX_DCD_STM32_OTG_FS_GRSTCTL);
 800182a:	2110      	movs	r1, #16
 800182c:	4620      	mov	r0, r4
 800182e:	f000 fa0e 	bl	8001c4e <_ux_dcd_stm32_register_read>
	} while ((stm32_register & UX_DCD_STM32_OTG_FS_GRSTCTL_AHBIDL) == 0);
 8001832:	2800      	cmp	r0, #0
 8001834:	daf6      	bge.n	8001824 <_ux_dcd_stm32_initialize+0x50>

	/* Perform the core soft reset.  */
	_ux_dcd_stm32_register_set(dcd_stm32, UX_DCD_STM32_OTG_FS_GRSTCTL,
 8001836:	2201      	movs	r2, #1
 8001838:	2110      	movs	r1, #16
 800183a:	4620      	mov	r0, r4
 800183c:	f000 fa0b 	bl	8001c56 <_ux_dcd_stm32_register_set>

	/* Wait for Soft Reset to be completed.  */
	do
	{
		/* Read the RST Control register.  */
		stm32_register = _ux_dcd_stm32_register_read(dcd_stm32, UX_DCD_STM32_OTG_FS_GRSTCTL);
 8001840:	2110      	movs	r1, #16
 8001842:	4620      	mov	r0, r4
 8001844:	f000 fa03 	bl	8001c4e <_ux_dcd_stm32_register_read>
	} while (stm32_register & UX_DCD_STM32_OTG_FS_GRSTCTL_CSRST);
 8001848:	f010 0f01 	tst.w	r0, #1
 800184c:	d1f8      	bne.n	8001840 <_ux_dcd_stm32_initialize+0x6c>

	/* Spec says wait for 10 cycles.  */
	_ux_dcd_stm32_delay(10);
 800184e:	200a      	movs	r0, #10
 8001850:	f001 ffc1 	bl	80037d6 <_ux_dcd_stm32_delay>

	/* Set the controller to device mode.  */
	_ux_dcd_stm32_register_set(dcd_stm32, UX_DCD_STM32_OTG_FS_GUSBCFG,
 8001854:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001858:	210c      	movs	r1, #12
 800185a:	4620      	mov	r0, r4
 800185c:	f000 f9fb 	bl	8001c56 <_ux_dcd_stm32_register_set>
			UX_DCD_STM32_OTG_FS_GUSBCFG_FDMOD);

	/* Spec says wait for 50 cycles.  */
	_ux_dcd_stm32_delay(50);
 8001860:	2032      	movs	r0, #50	; 0x32
 8001862:	f001 ffb8 	bl	80037d6 <_ux_dcd_stm32_delay>

	/*--------------------------------------------------------------------------------------------*/

	/* Check the controller. Full Speed or HighSpeed initialization.  */
	if (dcd_stm32->ux_dcd_stm32_base == UX_DCD_STM32_OTG_FS_FULL_SPEED)
 8001866:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 800186a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800186e:	d07c      	beq.n	800196a <_ux_dcd_stm32_initialize+0x196>
		/* Set the PHY speed to full speed. */
		_ux_dcd_stm32_register_set(dcd_stm32, UX_DCD_STM32_OTG_FS_DCFG,
				UX_DCD_STM32_OTG_FS_DCFG_DSPD_FULL_SPEED);

	/* Set the turnaround time.  */
	_ux_dcd_stm32_register_clear(dcd_stm32, UX_DCD_STM32_OTG_FS_GUSBCFG,
 8001870:	f44f 5270 	mov.w	r2, #15360	; 0x3c00
 8001874:	210c      	movs	r1, #12
 8001876:	4620      	mov	r0, r4
 8001878:	f000 f9e2 	bl	8001c40 <_ux_dcd_stm32_register_clear>
			UX_DCD_STM32_OTG_FS_GUSBCFG_TRDT_MASK);
	_ux_dcd_stm32_register_set(dcd_stm32, UX_DCD_STM32_OTG_FS_GUSBCFG,
 800187c:	f44f 5210 	mov.w	r2, #9216	; 0x2400
 8001880:	210c      	movs	r1, #12
 8001882:	4620      	mov	r0, r4
 8001884:	f000 f9e7 	bl	8001c56 <_ux_dcd_stm32_register_set>
			UX_DCD_STM32_OTG_FS_GUSBCFG_TRDT_8);

	/* Restart the PHY clock. */
	_ux_dcd_stm32_register_write(dcd_stm32, UX_DCD_STM32_OTG_FS_PCGCCTL, 0);
 8001888:	2200      	movs	r2, #0
 800188a:	f44f 6160 	mov.w	r1, #3584	; 0xe00
 800188e:	4620      	mov	r0, r4
 8001890:	f000 f9e7 	bl	8001c62 <_ux_dcd_stm32_register_write>

	/* Set the Device default address to 0 and the Periodic Frame interval to 80%. */
	_ux_dcd_stm32_register_clear(dcd_stm32, UX_DCD_STM32_OTG_FS_DCFG,
 8001894:	f641 72f0 	movw	r2, #8176	; 0x1ff0
 8001898:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800189c:	4620      	mov	r0, r4
 800189e:	f000 f9cf 	bl	8001c40 <_ux_dcd_stm32_register_clear>
			(UX_DCD_STM32_OTG_FS_DCFG_PFVIL_MASK | UX_DCD_STM32_OTG_FS_DCFG_DAD_MASK));

	/* Set the RX FIFO. Size.  */
	_ux_dcd_stm32_register_write(dcd_stm32, UX_DCD_STM32_OTG_FS_GRXFSIZ, UX_DCD_STM32_RX_FIFO_SIZE);
 80018a2:	2280      	movs	r2, #128	; 0x80
 80018a4:	2124      	movs	r1, #36	; 0x24
 80018a6:	4620      	mov	r0, r4
 80018a8:	f000 f9db 	bl	8001c62 <_ux_dcd_stm32_register_write>

	/* Set the fifo address.  */
	ULONG fifo_address = UX_DCD_STM32_RX_FIFO_SIZE;

	/* Set the NP TX FIFO. Size.  */
	_ux_dcd_stm32_register_write(dcd_stm32, UX_DCD_STM32_OTG_FS_GNPTXFSIZ, (fifo_address |
 80018ac:	4a45      	ldr	r2, [pc, #276]	; (80019c4 <_ux_dcd_stm32_initialize+0x1f0>)
 80018ae:	2128      	movs	r1, #40	; 0x28
 80018b0:	4620      	mov	r0, r4
 80018b2:	f000 f9d6 	bl	8001c62 <_ux_dcd_stm32_register_write>

	/* Adjust the fifo address.  */
	fifo_address += UX_DCD_STM32_NP_TX_FIFO_SIZE;

	/* We need to setup the IN FIFOs. Check the controller. Full-Speed or High-Speed initialization.  */
	if (dcd_stm32->ux_dcd_stm32_base == UX_DCD_STM32_OTG_FS_HIGH_SPEED)
 80018b6:	f8d4 2094 	ldr.w	r2, [r4, #148]	; 0x94
 80018ba:	4b43      	ldr	r3, [pc, #268]	; (80019c8 <_ux_dcd_stm32_initialize+0x1f4>)
 80018bc:	429a      	cmp	r2, r3
 80018be:	d05b      	beq.n	8001978 <_ux_dcd_stm32_initialize+0x1a4>
	else
	{
		/* For OTG_FS, the maximum amount of RAM we have for FIFOs is 1.25kb.  */

		/* Set the values for the IN Fifos (3 generic IN Fifos). */
		_ux_dcd_stm32_register_write(dcd_stm32, UX_DCD_STM32_OTG_FS_DIEPTXF,
 80018c0:	4a42      	ldr	r2, [pc, #264]	; (80019cc <_ux_dcd_stm32_initialize+0x1f8>)
 80018c2:	f44f 7182 	mov.w	r1, #260	; 0x104
 80018c6:	4620      	mov	r0, r4
 80018c8:	f000 f9cb 	bl	8001c62 <_ux_dcd_stm32_register_write>
				(fifo_address | (UX_DCD_STM32_ENDPOINT_TX_FIFO_SIZE_FS
								<< UX_DCD_STM32_OTG_FS_GNPTXFSIZ_NPTXFSD_SHIFT)));

		/* Adjust the fifo address.  */
		fifo_address += UX_DCD_STM32_ENDPOINT_TX_FIFO_SIZE_FS;
		_ux_dcd_stm32_register_write(dcd_stm32, UX_DCD_STM32_OTG_FS_DIEPTXF + 4,
 80018cc:	4a40      	ldr	r2, [pc, #256]	; (80019d0 <_ux_dcd_stm32_initialize+0x1fc>)
 80018ce:	f44f 7184 	mov.w	r1, #264	; 0x108
 80018d2:	4620      	mov	r0, r4
 80018d4:	f000 f9c5 	bl	8001c62 <_ux_dcd_stm32_register_write>
				(fifo_address | (UX_DCD_STM32_ENDPOINT_TX_FIFO_SIZE_FS
								<< UX_DCD_STM32_OTG_FS_GNPTXFSIZ_NPTXFSD_SHIFT)));

		/* Adjust the fifo address.  */
		fifo_address += UX_DCD_STM32_ENDPOINT_TX_FIFO_SIZE_FS;
		_ux_dcd_stm32_register_write(dcd_stm32, UX_DCD_STM32_OTG_FS_DIEPTXF + 8,
 80018d8:	4a3e      	ldr	r2, [pc, #248]	; (80019d4 <_ux_dcd_stm32_initialize+0x200>)
 80018da:	f44f 7186 	mov.w	r1, #268	; 0x10c
 80018de:	4620      	mov	r0, r4
 80018e0:	f000 f9bf 	bl	8001c62 <_ux_dcd_stm32_register_write>
	}

	/*--------------------------------------------------------------------------------------------*/

	/* Clear DIEPMSK and DOEPMSK.  */
	_ux_dcd_stm32_register_write(dcd_stm32, UX_DCD_STM32_OTG_FS_DIEPMSK, 0);
 80018e4:	2200      	movs	r2, #0
 80018e6:	f44f 6101 	mov.w	r1, #2064	; 0x810
 80018ea:	4620      	mov	r0, r4
 80018ec:	f000 f9b9 	bl	8001c62 <_ux_dcd_stm32_register_write>
	_ux_dcd_stm32_register_write(dcd_stm32, UX_DCD_STM32_OTG_FS_DOEPMSK, 0);
 80018f0:	2200      	movs	r2, #0
 80018f2:	f640 0114 	movw	r1, #2068	; 0x814
 80018f6:	4620      	mov	r0, r4
 80018f8:	f000 f9b3 	bl	8001c62 <_ux_dcd_stm32_register_write>

	/* Clear all pending interrupts on endpoint.  */
	_ux_dcd_stm32_register_write(dcd_stm32, UX_DCD_STM32_OTG_FS_DAINT, 0xFFFFFFFF);
 80018fc:	f04f 32ff 	mov.w	r2, #4294967295
 8001900:	f640 0118 	movw	r1, #2072	; 0x818
 8001904:	4620      	mov	r0, r4
 8001906:	f000 f9ac 	bl	8001c62 <_ux_dcd_stm32_register_write>
	_ux_dcd_stm32_register_write(dcd_stm32, UX_DCD_STM32_OTG_FS_DAINTMSK, 0);
 800190a:	2200      	movs	r2, #0
 800190c:	f640 011c 	movw	r1, #2076	; 0x81c
 8001910:	4620      	mov	r0, r4
 8001912:	f000 f9a6 	bl	8001c62 <_ux_dcd_stm32_register_write>

	/* Disable all interrupts.  */
	_ux_dcd_stm32_register_write(dcd_stm32, UX_DCD_STM32_OTG_FS_GINTMSK, 0);
 8001916:	2200      	movs	r2, #0
 8001918:	2118      	movs	r1, #24
 800191a:	4620      	mov	r0, r4
 800191c:	f000 f9a1 	bl	8001c62 <_ux_dcd_stm32_register_write>

	/* Clear all pending interrupts.  */
	_ux_dcd_stm32_register_write(dcd_stm32, UX_DCD_STM32_OTG_FS_GINTSTS, 0xFFFFFFFF);
 8001920:	f04f 32ff 	mov.w	r2, #4294967295
 8001924:	2114      	movs	r1, #20
 8001926:	4620      	mov	r0, r4
 8001928:	f000 f99b 	bl	8001c62 <_ux_dcd_stm32_register_write>

	/* Enable interrupts for the device mode only.  */
	_ux_dcd_stm32_register_set(dcd_stm32, UX_DCD_STM32_OTG_FS_GINTMSK,
 800192c:	4a2a      	ldr	r2, [pc, #168]	; (80019d8 <_ux_dcd_stm32_initialize+0x204>)
 800192e:	2118      	movs	r1, #24
 8001930:	4620      	mov	r0, r4
 8001932:	f000 f990 	bl	8001c56 <_ux_dcd_stm32_register_set>
			UX_DCD_STM32_OTG_FS_GINTMSK_ENUMDNEM |
			UX_DCD_STM32_OTG_FS_GINTMSK_IEPINTM |
			UX_DCD_STM32_OTG_FS_GINTMSK_OEPINTM);

	/* Set the state of the controller to OPERATIONAL now.  */
	dcd->ux_slave_dcd_status = UX_DCD_STATUS_OPERATIONAL;
 8001936:	2201      	movs	r2, #1
 8001938:	622a      	str	r2, [r5, #32]

	/* Set the GINT Global Interrupt Mask register.  */
	_ux_dcd_stm32_register_set(dcd_stm32, UX_DCD_STM32_OTG_FS_GAHBCFG,
 800193a:	2108      	movs	r1, #8
 800193c:	4620      	mov	r0, r4
 800193e:	f000 f98a 	bl	8001c56 <_ux_dcd_stm32_register_set>
			UX_DCD_STM32_OTG_FS_GAHBCFG_GINT);

	/* Clear soft disconnect bit.  */
	_ux_dcd_stm32_register_clear(dcd_stm32, UX_DCD_STM32_OTG_FS_DCTL,
 8001942:	2202      	movs	r2, #2
 8001944:	f640 0104 	movw	r1, #2052	; 0x804
 8001948:	4620      	mov	r0, r4
 800194a:	f000 f979 	bl	8001c40 <_ux_dcd_stm32_register_clear>
			UX_DCD_STM32_OTG_FS_DCTL_SDIS);

	/* Return successful completion.  */
	return (UX_SUCCESS);
 800194e:	2000      	movs	r0, #0
}
 8001950:	bd70      	pop	{r4, r5, r6, pc}
		_ux_dcd_stm32_register_set(dcd_stm32, UX_DCD_STM32_OTG_FS_GUSBCFG,
 8001952:	2240      	movs	r2, #64	; 0x40
 8001954:	210c      	movs	r1, #12
 8001956:	4620      	mov	r0, r4
 8001958:	f000 f97d 	bl	8001c56 <_ux_dcd_stm32_register_set>
		_ux_dcd_stm32_register_set(dcd_stm32, UX_DCD_STM32_OTG_FS_GCCFG,
 800195c:	f44f 2210 	mov.w	r2, #589824	; 0x90000
 8001960:	2138      	movs	r1, #56	; 0x38
 8001962:	4620      	mov	r0, r4
 8001964:	f000 f977 	bl	8001c56 <_ux_dcd_stm32_register_set>
 8001968:	e759      	b.n	800181e <_ux_dcd_stm32_initialize+0x4a>
		_ux_dcd_stm32_register_set(dcd_stm32, UX_DCD_STM32_OTG_FS_DCFG,
 800196a:	2203      	movs	r2, #3
 800196c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001970:	4620      	mov	r0, r4
 8001972:	f000 f970 	bl	8001c56 <_ux_dcd_stm32_register_set>
 8001976:	e77b      	b.n	8001870 <_ux_dcd_stm32_initialize+0x9c>
		_ux_dcd_stm32_register_write(dcd_stm32, UX_DCD_STM32_OTG_FS_DIEPTXF,
 8001978:	4a18      	ldr	r2, [pc, #96]	; (80019dc <_ux_dcd_stm32_initialize+0x208>)
 800197a:	f44f 7182 	mov.w	r1, #260	; 0x104
 800197e:	4620      	mov	r0, r4
 8001980:	f000 f96f 	bl	8001c62 <_ux_dcd_stm32_register_write>
		_ux_dcd_stm32_register_write(dcd_stm32, UX_DCD_STM32_OTG_FS_DIEPTXF + 4,
 8001984:	4a16      	ldr	r2, [pc, #88]	; (80019e0 <_ux_dcd_stm32_initialize+0x20c>)
 8001986:	f44f 7184 	mov.w	r1, #264	; 0x108
 800198a:	4620      	mov	r0, r4
 800198c:	f000 f969 	bl	8001c62 <_ux_dcd_stm32_register_write>
		_ux_dcd_stm32_register_write(dcd_stm32, UX_DCD_STM32_OTG_FS_DIEPTXF + 8,
 8001990:	4a14      	ldr	r2, [pc, #80]	; (80019e4 <_ux_dcd_stm32_initialize+0x210>)
 8001992:	f44f 7186 	mov.w	r1, #268	; 0x10c
 8001996:	4620      	mov	r0, r4
 8001998:	f000 f963 	bl	8001c62 <_ux_dcd_stm32_register_write>
		_ux_dcd_stm32_register_write(dcd_stm32, UX_DCD_STM32_OTG_FS_DIEPTXF + 12,
 800199c:	4a12      	ldr	r2, [pc, #72]	; (80019e8 <_ux_dcd_stm32_initialize+0x214>)
 800199e:	f44f 7188 	mov.w	r1, #272	; 0x110
 80019a2:	4620      	mov	r0, r4
 80019a4:	f000 f95d 	bl	8001c62 <_ux_dcd_stm32_register_write>
		_ux_dcd_stm32_register_write(dcd_stm32, UX_DCD_STM32_OTG_FS_DIEPTXF + 16,
 80019a8:	4a10      	ldr	r2, [pc, #64]	; (80019ec <_ux_dcd_stm32_initialize+0x218>)
 80019aa:	f44f 718a 	mov.w	r1, #276	; 0x114
 80019ae:	4620      	mov	r0, r4
 80019b0:	f000 f957 	bl	8001c62 <_ux_dcd_stm32_register_write>
 80019b4:	e796      	b.n	80018e4 <_ux_dcd_stm32_initialize+0x110>
		return (UX_MEMORY_INSUFFICIENT);
 80019b6:	2012      	movs	r0, #18
 80019b8:	e7ca      	b.n	8001950 <_ux_dcd_stm32_initialize+0x17c>
 80019ba:	bf00      	nop
 80019bc:	20002c48 	.word	0x20002c48
 80019c0:	080038ed 	.word	0x080038ed
 80019c4:	00600080 	.word	0x00600080
 80019c8:	40040000 	.word	0x40040000
 80019cc:	002000e0 	.word	0x002000e0
 80019d0:	00200100 	.word	0x00200100
 80019d4:	00200120 	.word	0x00200120
 80019d8:	a00c3810 	.word	0xa00c3810
 80019dc:	006000e0 	.word	0x006000e0
 80019e0:	00600140 	.word	0x00600140
 80019e4:	006001a0 	.word	0x006001a0
 80019e8:	00600200 	.word	0x00600200
 80019ec:	00600260 	.word	0x00600260

080019f0 <_ux_dcd_stm32_interrupt_handler>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
VOID _ux_dcd_stm32_interrupt_handler(VOID)
{
 80019f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
//	UX_SLAVE_DCD* dcd;
//	UX_DCD_STM32* dcd_stm32;
//	UX_SLAVE_DEVICE* device;

	/* Get the pointer to the DCD. */
	UX_SLAVE_DCD* dcd = &_ux_system_slave->ux_system_slave_dcd;
 80019f4:	4b91      	ldr	r3, [pc, #580]	; (8001c3c <_ux_dcd_stm32_interrupt_handler+0x24c>)
 80019f6:	681d      	ldr	r5, [r3, #0]

	/* Get the pointer to the STM32 DCD. */
	UX_DCD_STM32* dcd_stm32 = (UX_DCD_STM32*)dcd->ux_slave_dcd_controller_hardware;
 80019f8:	6bee      	ldr	r6, [r5, #60]	; 0x3c

	/* Get the pointer to the device. */
	UX_SLAVE_DEVICE* device = &_ux_system_slave->ux_system_slave_device;

	/* Read the interrupt status register from the controller. */
	ULONG stm32_pending_interrupt = _ux_dcd_stm32_register_read(dcd_stm32,
 80019fa:	2114      	movs	r1, #20
 80019fc:	4630      	mov	r0, r6
 80019fe:	f000 f926 	bl	8001c4e <_ux_dcd_stm32_register_read>
 8001a02:	4604      	mov	r4, r0
			UX_DCD_STM32_OTG_FS_GINTSTS);

	/* Mask only with the interrupts we have programmed. */
	ULONG stm32_masked_interrupt = _ux_dcd_stm32_register_read(dcd_stm32,
 8001a04:	2118      	movs	r1, #24
 8001a06:	4630      	mov	r0, r6
 8001a08:	f000 f921 	bl	8001c4e <_ux_dcd_stm32_register_read>
			UX_DCD_STM32_OTG_FS_GINTMSK);

	/* Source of interrupt must be masked. */
	stm32_pending_interrupt &= stm32_masked_interrupt;
 8001a0c:	4004      	ands	r4, r0

	/*----- see 'stm32f7xx_hal_pcd.c' -> 'void HAL_PCD_IRQHandler(PCD_HandleTypeDef* hpcd)' ------*/

	/* Check if we have a SUSPEND. */
	if (stm32_pending_interrupt & UX_DCD_STM32_OTG_FS_GINTSTS_USBSUSP)
 8001a0e:	f414 6f00 	tst.w	r4, #2048	; 0x800
 8001a12:	d110      	bne.n	8001a36 <_ux_dcd_stm32_interrupt_handler+0x46>
			/* Device is reset, the behavior is the same as disconnection. */
			_ux_device_stack_disconnect();
	}

	/* Check if we have an RESUME. */
	if (stm32_pending_interrupt & UX_DCD_STM32_OTG_FS_GINTSTS_WKUINT)
 8001a14:	2c00      	cmp	r4, #0
 8001a16:	db21      	blt.n	8001a5c <_ux_dcd_stm32_interrupt_handler+0x6c>
			_ux_system_slave->ux_system_slave_change_function(UX_DEVICE_RESUMED);
		}
	}

	/* Check the source of the interrupt. Is it Enumeration Done Interrupt (End of Bus Reset) ? */
	if (stm32_pending_interrupt & UX_DCD_STM32_OTG_FS_GINTSTS_ENUMDNE)
 8001a18:	f414 5f00 	tst.w	r4, #8192	; 0x2000
 8001a1c:	d12d      	bne.n	8001a7a <_ux_dcd_stm32_interrupt_handler+0x8a>
			device->ux_slave_device_state = UX_DEVICE_ATTACHED;
		}
	}

	/* Check the source of the interrupt. Is it RESET ? */
	if (stm32_pending_interrupt & UX_DCD_STM32_OTG_FS_GINTSTS_USBRST)
 8001a1e:	f414 5f80 	tst.w	r4, #4096	; 0x1000
 8001a22:	d14d      	bne.n	8001ac0 <_ux_dcd_stm32_interrupt_handler+0xd0>
	UX_SLAVE_ENDPOINT* endpoint;

	/* Check the source of the interrupt. Is RX FIFO non Empty interrupt ?
	 * Meaning we have received an OUT or SETUP token.
	 * Reading the FIFO will trigger a Transfer complete interrupt. */
	if (stm32_pending_interrupt & UX_DCD_STM32_OTG_FS_GINTSTS_RFXLVL)
 8001a24:	f014 0f10 	tst.w	r4, #16
 8001a28:	d158      	bne.n	8001adc <_ux_dcd_stm32_interrupt_handler+0xec>
	ULONG endpoint_mask;
	ULONG stm32_doepint_register;
	ULONG stm32_diepint_register;

	/* Check the source of the interrupt. Is it a IN or OUT endpoint interrupt ? */
	if (stm32_pending_interrupt & (UX_DCD_STM32_OTG_FS_GINTSTS_IEPINT |
 8001a2a:	f414 2f40 	tst.w	r4, #786432	; 0xc0000
 8001a2e:	f040 809c 	bne.w	8001b6a <_ux_dcd_stm32_interrupt_handler+0x17a>
							(endpoint_index * UX_DCD_STM32_ENDPOINT_CHANNEL_SIZE),
							stm32_diepint_register);
			}
		}
	}
}
 8001a32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		_ux_dcd_stm32_register_write(dcd_stm32, UX_DCD_STM32_OTG_FS_GINTSTS,
 8001a36:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001a3a:	2114      	movs	r1, #20
 8001a3c:	4630      	mov	r0, r6
 8001a3e:	f000 f910 	bl	8001c62 <_ux_dcd_stm32_register_write>
		if (_ux_system_slave->ux_system_slave_change_function != UX_NULL)
 8001a42:	4b7e      	ldr	r3, [pc, #504]	; (8001c3c <_ux_dcd_stm32_interrupt_handler+0x24c>)
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 8001a4a:	b10b      	cbz	r3, 8001a50 <_ux_dcd_stm32_interrupt_handler+0x60>
			_ux_system_slave->ux_system_slave_change_function(UX_DEVICE_SUSPENDED);
 8001a4c:	2004      	movs	r0, #4
 8001a4e:	4798      	blx	r3
		if (device->ux_slave_device_state != UX_DEVICE_RESET)
 8001a50:	6c2b      	ldr	r3, [r5, #64]	; 0x40
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d0de      	beq.n	8001a14 <_ux_dcd_stm32_interrupt_handler+0x24>
			_ux_device_stack_disconnect();
 8001a56:	f000 fdd7 	bl	8002608 <_ux_device_stack_disconnect>
 8001a5a:	e7db      	b.n	8001a14 <_ux_dcd_stm32_interrupt_handler+0x24>
		_ux_dcd_stm32_register_write(dcd_stm32, UX_DCD_STM32_OTG_FS_GINTSTS,
 8001a5c:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8001a60:	2114      	movs	r1, #20
 8001a62:	4630      	mov	r0, r6
 8001a64:	f000 f8fd 	bl	8001c62 <_ux_dcd_stm32_register_write>
		if (_ux_system_slave->ux_system_slave_change_function != UX_NULL)
 8001a68:	4b74      	ldr	r3, [pc, #464]	; (8001c3c <_ux_dcd_stm32_interrupt_handler+0x24c>)
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d0d1      	beq.n	8001a18 <_ux_dcd_stm32_interrupt_handler+0x28>
			_ux_system_slave->ux_system_slave_change_function(UX_DEVICE_RESUMED);
 8001a74:	2005      	movs	r0, #5
 8001a76:	4798      	blx	r3
 8001a78:	e7ce      	b.n	8001a18 <_ux_dcd_stm32_interrupt_handler+0x28>
		_ux_dcd_stm32_register_write(dcd_stm32, UX_DCD_STM32_OTG_FS_GINTSTS,
 8001a7a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001a7e:	2114      	movs	r1, #20
 8001a80:	4630      	mov	r0, r6
 8001a82:	f000 f8ee 	bl	8001c62 <_ux_dcd_stm32_register_write>
		if (device->ux_slave_device_state != UX_DEVICE_ATTACHED
 8001a86:	6c2b      	ldr	r3, [r5, #64]	; 0x40
 8001a88:	2b01      	cmp	r3, #1
 8001a8a:	bf18      	it	ne
 8001a8c:	2b03      	cmpne	r3, #3
 8001a8e:	d0c6      	beq.n	8001a1e <_ux_dcd_stm32_interrupt_handler+0x2e>
			ULONG stm32_dsts_register = _ux_dcd_stm32_register_read(dcd_stm32, UX_DCD_STM32_OTG_FS_DSTS);
 8001a90:	f640 0108 	movw	r1, #2056	; 0x808
 8001a94:	4630      	mov	r0, r6
 8001a96:	f000 f8da 	bl	8001c4e <_ux_dcd_stm32_register_read>
			if ((stm32_dsts_register & UX_DCD_STM32_OTG_FS_DSTS_ENUMSPD_MASK)
 8001a9a:	f010 0f06 	tst.w	r0, #6
 8001a9e:	d109      	bne.n	8001ab4 <_ux_dcd_stm32_interrupt_handler+0xc4>
				_ux_system_slave->ux_system_slave_speed = UX_HIGH_SPEED_DEVICE;
 8001aa0:	4b66      	ldr	r3, [pc, #408]	; (8001c3c <_ux_dcd_stm32_interrupt_handler+0x24c>)
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	2202      	movs	r2, #2
 8001aa6:	f8c3 21c4 	str.w	r2, [r3, #452]	; 0x1c4
			_ux_dcd_stm32_initialize_complete();
 8001aaa:	f001 ff61 	bl	8003970 <_ux_dcd_stm32_initialize_complete>
			device->ux_slave_device_state = UX_DEVICE_ATTACHED;
 8001aae:	2301      	movs	r3, #1
 8001ab0:	642b      	str	r3, [r5, #64]	; 0x40
 8001ab2:	e7b4      	b.n	8001a1e <_ux_dcd_stm32_interrupt_handler+0x2e>
				_ux_system_slave->ux_system_slave_speed = UX_FULL_SPEED_DEVICE;
 8001ab4:	4b61      	ldr	r3, [pc, #388]	; (8001c3c <_ux_dcd_stm32_interrupt_handler+0x24c>)
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	2201      	movs	r2, #1
 8001aba:	f8c3 21c4 	str.w	r2, [r3, #452]	; 0x1c4
 8001abe:	e7f4      	b.n	8001aaa <_ux_dcd_stm32_interrupt_handler+0xba>
		_ux_dcd_stm32_register_write(dcd_stm32, UX_DCD_STM32_OTG_FS_GINTSTS,
 8001ac0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001ac4:	2114      	movs	r1, #20
 8001ac6:	4630      	mov	r0, r6
 8001ac8:	f000 f8cb 	bl	8001c62 <_ux_dcd_stm32_register_write>
		if (device->ux_slave_device_state != UX_DEVICE_RESET)
 8001acc:	6c2b      	ldr	r3, [r5, #64]	; 0x40
 8001ace:	b913      	cbnz	r3, 8001ad6 <_ux_dcd_stm32_interrupt_handler+0xe6>
		device->ux_slave_device_state = UX_DEVICE_RESET;
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	642b      	str	r3, [r5, #64]	; 0x40
 8001ad4:	e7a6      	b.n	8001a24 <_ux_dcd_stm32_interrupt_handler+0x34>
			_ux_device_stack_disconnect();
 8001ad6:	f000 fd97 	bl	8002608 <_ux_device_stack_disconnect>
 8001ada:	e7f9      	b.n	8001ad0 <_ux_dcd_stm32_interrupt_handler+0xe0>
		_ux_dcd_stm32_register_write(dcd_stm32, UX_DCD_STM32_OTG_FS_GINTSTS,
 8001adc:	2210      	movs	r2, #16
 8001ade:	2114      	movs	r1, #20
 8001ae0:	4630      	mov	r0, r6
 8001ae2:	f000 f8be 	bl	8001c62 <_ux_dcd_stm32_register_write>
		_ux_dcd_stm32_register_clear(dcd_stm32, UX_DCD_STM32_OTG_FS_GINTMSK,
 8001ae6:	2210      	movs	r2, #16
 8001ae8:	2118      	movs	r1, #24
 8001aea:	4630      	mov	r0, r6
 8001aec:	f000 f8a8 	bl	8001c40 <_ux_dcd_stm32_register_clear>
		ULONG stm32_grxstp_register = _ux_dcd_stm32_register_read(dcd_stm32,
 8001af0:	2120      	movs	r1, #32
 8001af2:	4630      	mov	r0, r6
 8001af4:	f000 f8ab 	bl	8001c4e <_ux_dcd_stm32_register_read>
		endpoint_index = stm32_grxstp_register & UX_DCD_STM32_OTG_FS_GRXSTSP_EPNUM_MASK;
 8001af8:	f000 050f 	and.w	r5, r0, #15
		endpoint = ed->ux_dcd_stm32_ed_endpoint;
 8001afc:	eb05 02c5 	add.w	r2, r5, r5, lsl #3
 8001b00:	0093      	lsls	r3, r2, #2
 8001b02:	4433      	add	r3, r6
 8001b04:	f8d3 a024 	ldr.w	sl, [r3, #36]	; 0x24
		ULONG transfer_status = (stm32_grxstp_register & UX_DCD_STM32_OTG_FS_GRXSTSP_PKTSTS_MASK)
 8001b08:	f3c0 4343 	ubfx	r3, r0, #17, #4
		ULONG transfer_length = (stm32_grxstp_register & UX_DCD_STM32_OTG_FS_GRXSTSP_BCNT_MASK)
 8001b0c:	f3c0 170a 	ubfx	r7, r0, #4, #11
		switch (transfer_status)
 8001b10:	2b02      	cmp	r3, #2
 8001b12:	d013      	beq.n	8001b3c <_ux_dcd_stm32_interrupt_handler+0x14c>
 8001b14:	2b06      	cmp	r3, #6
 8001b16:	d10b      	bne.n	8001b30 <_ux_dcd_stm32_interrupt_handler+0x140>
				_ux_dcd_stm32_fifo_read(dcd_stm32, endpoint_index,
 8001b18:	2308      	movs	r3, #8
 8001b1a:	f10a 0284 	add.w	r2, sl, #132	; 0x84
 8001b1e:	4629      	mov	r1, r5
 8001b20:	4630      	mov	r0, r6
 8001b22:	f001 fea7 	bl	8003874 <_ux_dcd_stm32_fifo_read>
				ed->ux_dcd_stm32_ed_payload_length = transfer_length;
 8001b26:	eb05 05c5 	add.w	r5, r5, r5, lsl #3
 8001b2a:	00ab      	lsls	r3, r5, #2
 8001b2c:	4433      	add	r3, r6
 8001b2e:	611f      	str	r7, [r3, #16]
		_ux_dcd_stm32_register_set(dcd_stm32, UX_DCD_STM32_OTG_FS_GINTMSK,
 8001b30:	2210      	movs	r2, #16
 8001b32:	2118      	movs	r1, #24
 8001b34:	4630      	mov	r0, r6
 8001b36:	f000 f88e 	bl	8001c56 <_ux_dcd_stm32_register_set>
 8001b3a:	e776      	b.n	8001a2a <_ux_dcd_stm32_interrupt_handler+0x3a>
				_ux_dcd_stm32_fifo_read(dcd_stm32, endpoint_index,
 8001b3c:	463b      	mov	r3, r7
 8001b3e:	f8da 2040 	ldr.w	r2, [sl, #64]	; 0x40
 8001b42:	4629      	mov	r1, r5
 8001b44:	4630      	mov	r0, r6
 8001b46:	f001 fe95 	bl	8003874 <_ux_dcd_stm32_fifo_read>
				transfer_request->ux_slave_transfer_request_current_data_pointer += transfer_length;
 8001b4a:	f8da 3040 	ldr.w	r3, [sl, #64]	; 0x40
 8001b4e:	443b      	add	r3, r7
 8001b50:	f8ca 3040 	str.w	r3, [sl, #64]	; 0x40
				transfer_request->ux_slave_transfer_request_actual_length += transfer_length;
 8001b54:	f8da 3048 	ldr.w	r3, [sl, #72]	; 0x48
 8001b58:	443b      	add	r3, r7
 8001b5a:	f8ca 3048 	str.w	r3, [sl, #72]	; 0x48
				ed->ux_dcd_stm32_ed_payload_length = transfer_length;
 8001b5e:	eb05 05c5 	add.w	r5, r5, r5, lsl #3
 8001b62:	00ab      	lsls	r3, r5, #2
 8001b64:	4433      	add	r3, r6
 8001b66:	611f      	str	r7, [r3, #16]
				break;
 8001b68:	e7e2      	b.n	8001b30 <_ux_dcd_stm32_interrupt_handler+0x140>
		ULONG stm32_daint_interrupt = _ux_dcd_stm32_register_read(dcd_stm32,
 8001b6a:	f640 0118 	movw	r1, #2072	; 0x818
 8001b6e:	4630      	mov	r0, r6
 8001b70:	f000 f86d 	bl	8001c4e <_ux_dcd_stm32_register_read>
 8001b74:	4607      	mov	r7, r0
		for (endpoint_mask = 0; endpoint_mask < 32; endpoint_mask++)
 8001b76:	2400      	movs	r4, #0
 8001b78:	e028      	b.n	8001bcc <_ux_dcd_stm32_interrupt_handler+0x1dc>
					ed = &dcd_stm32->ux_dcd_stm32_ed[endpoint_index];
 8001b7a:	00e2      	lsls	r2, r4, #3
 8001b7c:	4422      	add	r2, r4
 8001b7e:	0093      	lsls	r3, r2, #2
 8001b80:	4433      	add	r3, r6
 8001b82:	f103 0a04 	add.w	sl, r3, #4
					ed->ux_dcd_stm32_ed_transfer_status = UX_DCD_STM32_ED_TRANSFER_STATUS_IDLE;
 8001b86:	2200      	movs	r2, #0
 8001b88:	615a      	str	r2, [r3, #20]
									(endpoint_index * UX_DCD_STM32_ENDPOINT_CHANNEL_SIZE));
 8001b8a:	0161      	lsls	r1, r4, #5
					stm32_diepint_register = _ux_dcd_stm32_register_read(dcd_stm32,
 8001b8c:	f601 1108 	addw	r1, r1, #2312	; 0x908
 8001b90:	4630      	mov	r0, r6
 8001b92:	f000 f85c 	bl	8001c4e <_ux_dcd_stm32_register_read>
 8001b96:	4681      	mov	r9, r0
					if (stm32_diepint_register & UX_DCD_STM32_OTG_FS_DIEPINT_XFRC)
 8001b98:	f010 0f01 	tst.w	r0, #1
 8001b9c:	d043      	beq.n	8001c26 <_ux_dcd_stm32_interrupt_handler+0x236>
						ed->ux_dcd_stm32_ed_transfer_status =
 8001b9e:	eb04 02c4 	add.w	r2, r4, r4, lsl #3
 8001ba2:	0093      	lsls	r3, r2, #2
 8001ba4:	4433      	add	r3, r6
 8001ba6:	2202      	movs	r2, #2
 8001ba8:	615a      	str	r2, [r3, #20]
				endpoint_index = endpoint_mask;
 8001baa:	4625      	mov	r5, r4
				endpoint = ed->ux_dcd_stm32_ed_endpoint;
 8001bac:	f8da 1020 	ldr.w	r1, [sl, #32]
				_ux_dcd_stm32_transfer_callback(dcd_stm32, transfer_request);
 8001bb0:	3130      	adds	r1, #48	; 0x30
 8001bb2:	4630      	mov	r0, r6
 8001bb4:	f000 f859 	bl	8001c6a <_ux_dcd_stm32_transfer_callback>
				if (endpoint_mask >= 16)
 8001bb8:	2c0f      	cmp	r4, #15
 8001bba:	d936      	bls.n	8001c2a <_ux_dcd_stm32_interrupt_handler+0x23a>
							(endpoint_index * UX_DCD_STM32_ENDPOINT_CHANNEL_SIZE),
 8001bbc:	0169      	lsls	r1, r5, #5
					_ux_dcd_stm32_register_write(dcd_stm32, UX_DCD_STM32_OTG_FS_DOEPINT +
 8001bbe:	4642      	mov	r2, r8
 8001bc0:	f601 3108 	addw	r1, r1, #2824	; 0xb08
 8001bc4:	4630      	mov	r0, r6
 8001bc6:	f000 f84c 	bl	8001c62 <_ux_dcd_stm32_register_write>
		for (endpoint_mask = 0; endpoint_mask < 32; endpoint_mask++)
 8001bca:	3401      	adds	r4, #1
 8001bcc:	2c1f      	cmp	r4, #31
 8001bce:	f63f af30 	bhi.w	8001a32 <_ux_dcd_stm32_interrupt_handler+0x42>
			if (stm32_daint_interrupt & (1 << endpoint_mask))
 8001bd2:	2301      	movs	r3, #1
 8001bd4:	40a3      	lsls	r3, r4
 8001bd6:	423b      	tst	r3, r7
 8001bd8:	d0f7      	beq.n	8001bca <_ux_dcd_stm32_interrupt_handler+0x1da>
				if (endpoint_mask >= 16)
 8001bda:	2c0f      	cmp	r4, #15
 8001bdc:	d9cd      	bls.n	8001b7a <_ux_dcd_stm32_interrupt_handler+0x18a>
					endpoint_index -= 16;
 8001bde:	f1a4 0510 	sub.w	r5, r4, #16
					ed = &dcd_stm32->ux_dcd_stm32_ed[endpoint_index];
 8001be2:	00ea      	lsls	r2, r5, #3
 8001be4:	442a      	add	r2, r5
 8001be6:	0093      	lsls	r3, r2, #2
 8001be8:	4433      	add	r3, r6
 8001bea:	f103 0a04 	add.w	sl, r3, #4
					ed->ux_dcd_stm32_ed_transfer_status = UX_DCD_STM32_ED_TRANSFER_STATUS_IDLE;
 8001bee:	2200      	movs	r2, #0
 8001bf0:	615a      	str	r2, [r3, #20]
									(endpoint_index * UX_DCD_STM32_ENDPOINT_CHANNEL_SIZE));
 8001bf2:	0169      	lsls	r1, r5, #5
					stm32_doepint_register = _ux_dcd_stm32_register_read(dcd_stm32,
 8001bf4:	f601 3108 	addw	r1, r1, #2824	; 0xb08
 8001bf8:	4630      	mov	r0, r6
 8001bfa:	f000 f828 	bl	8001c4e <_ux_dcd_stm32_register_read>
 8001bfe:	4680      	mov	r8, r0
					if (stm32_doepint_register & UX_DCD_STM32_OTG_FS_DOEPINT_STUP)
 8001c00:	f010 0f08 	tst.w	r0, #8
 8001c04:	d005      	beq.n	8001c12 <_ux_dcd_stm32_interrupt_handler+0x222>
						ed->ux_dcd_stm32_ed_transfer_status = UX_DCD_STM32_ED_TRANSFER_STATUS_SETUP;
 8001c06:	eb05 02c5 	add.w	r2, r5, r5, lsl #3
 8001c0a:	0093      	lsls	r3, r2, #2
 8001c0c:	4433      	add	r3, r6
 8001c0e:	2201      	movs	r2, #1
 8001c10:	615a      	str	r2, [r3, #20]
					if (stm32_doepint_register & UX_DCD_STM32_OTG_FS_DOEPINT_XFRC)
 8001c12:	f018 0f01 	tst.w	r8, #1
 8001c16:	d0c9      	beq.n	8001bac <_ux_dcd_stm32_interrupt_handler+0x1bc>
						ed->ux_dcd_stm32_ed_transfer_status =
 8001c18:	eb05 02c5 	add.w	r2, r5, r5, lsl #3
 8001c1c:	0093      	lsls	r3, r2, #2
 8001c1e:	4433      	add	r3, r6
 8001c20:	2203      	movs	r2, #3
 8001c22:	615a      	str	r2, [r3, #20]
 8001c24:	e7c2      	b.n	8001bac <_ux_dcd_stm32_interrupt_handler+0x1bc>
				endpoint_index = endpoint_mask;
 8001c26:	4625      	mov	r5, r4
 8001c28:	e7c0      	b.n	8001bac <_ux_dcd_stm32_interrupt_handler+0x1bc>
							(endpoint_index * UX_DCD_STM32_ENDPOINT_CHANNEL_SIZE),
 8001c2a:	0169      	lsls	r1, r5, #5
					_ux_dcd_stm32_register_write(dcd_stm32, UX_DCD_STM32_OTG_FS_DIEPINT +
 8001c2c:	464a      	mov	r2, r9
 8001c2e:	f601 1108 	addw	r1, r1, #2312	; 0x908
 8001c32:	4630      	mov	r0, r6
 8001c34:	f000 f815 	bl	8001c62 <_ux_dcd_stm32_register_write>
 8001c38:	e7c7      	b.n	8001bca <_ux_dcd_stm32_interrupt_handler+0x1da>
 8001c3a:	bf00      	nop
 8001c3c:	20002c48 	.word	0x20002c48

08001c40 <_ux_dcd_stm32_register_clear>:
/*                                                                        */
/**************************************************************************/
VOID  _ux_dcd_stm32_register_clear(UX_DCD_STM32 *dcd_stm32, ULONG stm32_register, ULONG value)
{
    
    *((ULONG *) (dcd_stm32 -> ux_dcd_stm32_base + stm32_register)) &=~ value;
 8001c40:	f8d0 0094 	ldr.w	r0, [r0, #148]	; 0x94
 8001c44:	5843      	ldr	r3, [r0, r1]
 8001c46:	ea23 0202 	bic.w	r2, r3, r2
 8001c4a:	5042      	str	r2, [r0, r1]
    return;
}
 8001c4c:	4770      	bx	lr

08001c4e <_ux_dcd_stm32_register_read>:
/*                                                                        */
/**************************************************************************/
ULONG  _ux_dcd_stm32_register_read(UX_DCD_STM32 *dcd_stm32, ULONG stm32_register)
{
        
    return((ULONG)(*((ULONG *) (dcd_stm32 -> ux_dcd_stm32_base + stm32_register))));
 8001c4e:	f8d0 3094 	ldr.w	r3, [r0, #148]	; 0x94
}
 8001c52:	5858      	ldr	r0, [r3, r1]
 8001c54:	4770      	bx	lr

08001c56 <_ux_dcd_stm32_register_set>:
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
VOID _ux_dcd_stm32_register_set(UX_DCD_STM32* dcd_stm32, ULONG stm32_register, ULONG value)
{
	*((ULONG*)(dcd_stm32->ux_dcd_stm32_base + stm32_register)) |= value;
 8001c56:	f8d0 0094 	ldr.w	r0, [r0, #148]	; 0x94
 8001c5a:	5843      	ldr	r3, [r0, r1]
 8001c5c:	431a      	orrs	r2, r3
 8001c5e:	5042      	str	r2, [r0, r1]
	return;
}
 8001c60:	4770      	bx	lr

08001c62 <_ux_dcd_stm32_register_write>:
/*                                                                        */
/**************************************************************************/
VOID  _ux_dcd_stm32_register_write(UX_DCD_STM32 *dcd_stm32, ULONG stm32_register, ULONG value)
{
    
    *((ULONG *) (dcd_stm32 -> ux_dcd_stm32_base + stm32_register)) =  value;
 8001c62:	f8d0 3094 	ldr.w	r3, [r0, #148]	; 0x94
 8001c66:	505a      	str	r2, [r3, r1]
    return;
}
 8001c68:	4770      	bx	lr

08001c6a <_ux_dcd_stm32_transfer_callback>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT _ux_dcd_stm32_transfer_callback(UX_DCD_STM32* dcd_stm32, UX_SLAVE_TRANSFER* transfer_request)
{
 8001c6a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001c6e:	b083      	sub	sp, #12
 8001c70:	4607      	mov	r7, r0
 8001c72:	460c      	mov	r4, r1
//	ULONG endpoint_size_address;
//	ULONG endpoint_control;
//	ULONG endpoint_size;

	/* Get the pointer to the logical endpoint from the transfer request. */
	UX_SLAVE_ENDPOINT* endpoint = transfer_request->ux_slave_transfer_request_endpoint;
 8001c74:	688d      	ldr	r5, [r1, #8]

	/* Get the endpoint index. */
	ULONG stm32_endpoint_index = endpoint->ux_slave_endpoint_descriptor.bEndpointAddress
 8001c76:	696b      	ldr	r3, [r5, #20]
			& ~UX_ENDPOINT_DIRECTION;

	/* Get the STM32 endpoint. */
	UX_DCD_STM32_ED* ed = (UX_DCD_STM32_ED*)endpoint->ux_slave_endpoint_ed;
 8001c78:	68ae      	ldr	r6, [r5, #8]
	ULONG fifo_length;
	ULONG endpoint_size;
	ULONG endpoint_control;

	/* Endpoint 0 is different. */
	if (stm32_endpoint_index == 0)
 8001c7a:	f033 0880 	bics.w	r8, r3, #128	; 0x80
 8001c7e:	f040 8111 	bne.w	8001ea4 <_ux_dcd_stm32_transfer_callback+0x23a>
	{
		/* Check if we have received a SETUP command. */
		if (ed->ux_dcd_stm32_ed_transfer_status == UX_DCD_STM32_ED_TRANSFER_STATUS_SETUP)
 8001c82:	6933      	ldr	r3, [r6, #16]
 8001c84:	2b01      	cmp	r3, #1
 8001c86:	d01c      	beq.n	8001cc2 <_ux_dcd_stm32_transfer_callback+0x58>
					UX_DCD_STM32_OTG_FS_DOEPCTL_EPENA | UX_DCD_STM32_OTG_FS_DOEPCTL_CNAK);
		}
		else
		{
			/* Check if we have received something on endpoint 0 during data phase . */
			if (ed->ux_dcd_stm32_ed_state == UX_DCD_STM32_ED_STATE_DATA_RX)
 8001c88:	6873      	ldr	r3, [r6, #4]
 8001c8a:	2b02      	cmp	r3, #2
 8001c8c:	f000 8086 	beq.w	8001d9c <_ux_dcd_stm32_transfer_callback+0x132>
			}
			else
			{

				/* Check if we have received something on endpoint 0 during status phase . */
				if (ed->ux_dcd_stm32_ed_state == UX_DCD_STM32_ED_STATE_STATUS_RX)
 8001c90:	2b04      	cmp	r3, #4
 8001c92:	f000 80bb 	beq.w	8001e0c <_ux_dcd_stm32_transfer_callback+0x1a2>
					ed->ux_dcd_stm32_ed_state = UX_DCD_STM32_ED_STATE_IDLE;
				}
				else
				{
					/* Check if we need to send data again on control endpoint. */
					if (ed->ux_dcd_stm32_ed_state == UX_DCD_STM32_ED_STATE_DATA_TX)
 8001c96:	2b01      	cmp	r3, #1
 8001c98:	f040 8119 	bne.w	8001ece <_ux_dcd_stm32_transfer_callback+0x264>
					{
						/* Check if we have data to send. */
						if (transfer_request->ux_slave_transfer_request_in_transfer_length == 0)
 8001c9c:	69cb      	ldr	r3, [r1, #28]
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	f040 80c7 	bne.w	8001e32 <_ux_dcd_stm32_transfer_callback+0x1c8>
						{
							/* There is no data to send but we may need to send a Zero Length Packet. */
							if (transfer_request->ux_slave_transfer_request_force_zlp == UX_TRUE)
 8001ca4:	6d0b      	ldr	r3, [r1, #80]	; 0x50
 8001ca6:	2b01      	cmp	r3, #1
 8001ca8:	f000 80b3 	beq.w	8001e12 <_ux_dcd_stm32_transfer_callback+0x1a8>
								transfer_request->ux_slave_transfer_request_force_zlp = UX_FALSE;
							}
							else
							{
								/* Set the completion code to no error. */
								transfer_request->ux_slave_transfer_request_completion_code =
 8001cac:	2300      	movs	r3, #0
 8001cae:	620b      	str	r3, [r1, #32]
										UX_SUCCESS;

								/* The transfer is completed. */
								transfer_request->ux_slave_transfer_request_status =
 8001cb0:	2302      	movs	r3, #2
 8001cb2:	600b      	str	r3, [r1, #0]
										UX_TRANSFER_STATUS_COMPLETED;

								/* We are using a Control endpoint, if there is a callback,
								 * invoke it. We are still under ISR. */
								if (transfer_request->ux_slave_transfer_request_completion_function)
 8001cb4:	6a8b      	ldr	r3, [r1, #40]	; 0x28
 8001cb6:	b10b      	cbz	r3, 8001cbc <_ux_dcd_stm32_transfer_callback+0x52>
									transfer_request->ux_slave_transfer_request_completion_function(
 8001cb8:	4608      	mov	r0, r1
 8001cba:	4798      	blx	r3
											transfer_request);

								/* State is now STATUS RX. */
								ed->ux_dcd_stm32_ed_state = UX_DCD_STM32_ED_STATE_STATUS_RX;
 8001cbc:	2304      	movs	r3, #4
 8001cbe:	6073      	str	r3, [r6, #4]
 8001cc0:	e105      	b.n	8001ece <_ux_dcd_stm32_transfer_callback+0x264>
			_ux_dcd_stm32_fifo_flush(dcd_stm32, UX_DCD_STM32_FLUSH_TX_FIFO, 0);
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	2120      	movs	r1, #32
 8001cc6:	f001 fdba 	bl	800383e <_ux_dcd_stm32_fifo_flush>
			transfer_request->ux_slave_transfer_request_actual_length = 0;
 8001cca:	2300      	movs	r3, #0
 8001ccc:	61a3      	str	r3, [r4, #24]
			transfer_request->ux_slave_transfer_request_type = UX_TRANSFER_PHASE_SETUP;
 8001cce:	2201      	movs	r2, #1
 8001cd0:	6062      	str	r2, [r4, #4]
			transfer_request->ux_slave_transfer_request_completion_code = UX_SUCCESS;
 8001cd2:	6223      	str	r3, [r4, #32]
			ed->ux_dcd_stm32_ed_status &= ~UX_DCD_STM32_ED_STATUS_STALLED;
 8001cd4:	6833      	ldr	r3, [r6, #0]
 8001cd6:	f023 0304 	bic.w	r3, r3, #4
 8001cda:	6033      	str	r3, [r6, #0]
			if (*transfer_request->ux_slave_transfer_request_setup & UX_REQUEST_IN)
 8001cdc:	f994 3054 	ldrsb.w	r3, [r4, #84]	; 0x54
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	db1d      	blt.n	8001d20 <_ux_dcd_stm32_transfer_callback+0xb6>
				ed->ux_dcd_stm32_ed_direction = UX_ENDPOINT_OUT;
 8001ce4:	2300      	movs	r3, #0
 8001ce6:	61f3      	str	r3, [r6, #28]
				if (*(transfer_request->ux_slave_transfer_request_setup + 6) == 0 &&
 8001ce8:	f894 305a 	ldrb.w	r3, [r4, #90]	; 0x5a
 8001cec:	b913      	cbnz	r3, 8001cf4 <_ux_dcd_stm32_transfer_callback+0x8a>
						*(transfer_request->ux_slave_transfer_request_setup + 7) == 0)
 8001cee:	f894 305b 	ldrb.w	r3, [r4, #91]	; 0x5b
				if (*(transfer_request->ux_slave_transfer_request_setup + 6) == 0 &&
 8001cf2:	b1db      	cbz	r3, 8001d2c <_ux_dcd_stm32_transfer_callback+0xc2>
			if (((*transfer_request->ux_slave_transfer_request_setup & UX_REQUEST_IN) == 0) &&
 8001cf4:	f994 3054 	ldrsb.w	r3, [r4, #84]	; 0x54
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	db05      	blt.n	8001d08 <_ux_dcd_stm32_transfer_callback+0x9e>
					*(transfer_request->ux_slave_transfer_request_setup + 6) == 0 &&
 8001cfc:	f894 205a 	ldrb.w	r2, [r4, #90]	; 0x5a
			if (((*transfer_request->ux_slave_transfer_request_setup & UX_REQUEST_IN) == 0) &&
 8001d00:	b912      	cbnz	r2, 8001d08 <_ux_dcd_stm32_transfer_callback+0x9e>
					*(transfer_request->ux_slave_transfer_request_setup + 7) == 0)
 8001d02:	f894 205b 	ldrb.w	r2, [r4, #91]	; 0x5b
					*(transfer_request->ux_slave_transfer_request_setup + 6) == 0 &&
 8001d06:	b1aa      	cbz	r2, 8001d34 <_ux_dcd_stm32_transfer_callback+0xca>
				if ((*transfer_request->ux_slave_transfer_request_setup & UX_REQUEST_IN) == 0)
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	da29      	bge.n	8001d60 <_ux_dcd_stm32_transfer_callback+0xf6>
					ed->ux_dcd_stm32_ed_state = UX_DCD_STM32_ED_STATE_DATA_TX;
 8001d0c:	2301      	movs	r3, #1
 8001d0e:	6073      	str	r3, [r6, #4]
			_ux_dcd_stm32_register_set(dcd_stm32, UX_DCD_STM32_OTG_FS_DOEPCTL,
 8001d10:	f04f 4204 	mov.w	r2, #2214592512	; 0x84000000
 8001d14:	f44f 6130 	mov.w	r1, #2816	; 0xb00
 8001d18:	4638      	mov	r0, r7
 8001d1a:	f7ff ff9c 	bl	8001c56 <_ux_dcd_stm32_register_set>
 8001d1e:	e0d6      	b.n	8001ece <_ux_dcd_stm32_transfer_callback+0x264>
				ed->ux_dcd_stm32_ed_direction = UX_ENDPOINT_IN;
 8001d20:	2380      	movs	r3, #128	; 0x80
 8001d22:	61f3      	str	r3, [r6, #28]
				_ux_device_stack_control_request_process(transfer_request);
 8001d24:	4620      	mov	r0, r4
 8001d26:	f000 f9b9 	bl	800209c <_ux_device_stack_control_request_process>
 8001d2a:	e7e3      	b.n	8001cf4 <_ux_dcd_stm32_transfer_callback+0x8a>
					_ux_device_stack_control_request_process(transfer_request);
 8001d2c:	4620      	mov	r0, r4
 8001d2e:	f000 f9b5 	bl	800209c <_ux_device_stack_control_request_process>
 8001d32:	e7df      	b.n	8001cf4 <_ux_dcd_stm32_transfer_callback+0x8a>
				transfer_request->ux_slave_transfer_request_in_transfer_length = 0;
 8001d34:	2300      	movs	r3, #0
 8001d36:	61e3      	str	r3, [r4, #28]
				transfer_request->ux_slave_transfer_request_requested_length = 0;
 8001d38:	6163      	str	r3, [r4, #20]
				transfer_request->ux_slave_transfer_request_phase = UX_TRANSFER_PHASE_DATA_OUT;
 8001d3a:	2303      	movs	r3, #3
 8001d3c:	6263      	str	r3, [r4, #36]	; 0x24
				ed->ux_dcd_stm32_ed_state = UX_DCD_STM32_ED_STATE_STATUS_RX;
 8001d3e:	2304      	movs	r3, #4
 8001d40:	6073      	str	r3, [r6, #4]
				_ux_dcd_stm32_register_write(dcd_stm32, UX_DCD_STM32_OTG_FS_DIEPTSIZ,
 8001d42:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8001d46:	f44f 6111 	mov.w	r1, #2320	; 0x910
 8001d4a:	4638      	mov	r0, r7
 8001d4c:	f7ff ff89 	bl	8001c62 <_ux_dcd_stm32_register_write>
				_ux_dcd_stm32_register_set(dcd_stm32, UX_DCD_STM32_OTG_FS_DIEPCTL,
 8001d50:	f04f 4204 	mov.w	r2, #2214592512	; 0x84000000
 8001d54:	f44f 6110 	mov.w	r1, #2304	; 0x900
 8001d58:	4638      	mov	r0, r7
 8001d5a:	f7ff ff7c 	bl	8001c56 <_ux_dcd_stm32_register_set>
 8001d5e:	e7d7      	b.n	8001d10 <_ux_dcd_stm32_transfer_callback+0xa6>
							_ux_utility_short_get(
 8001d60:	f104 005a 	add.w	r0, r4, #90	; 0x5a
 8001d64:	f001 f8ce 	bl	8002f04 <_ux_utility_short_get>
					transfer_request->ux_slave_transfer_request_requested_length =
 8001d68:	6160      	str	r0, [r4, #20]
					if (transfer_request->ux_slave_transfer_request_requested_length
 8001d6a:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
 8001d6e:	d80e      	bhi.n	8001d8e <_ux_dcd_stm32_transfer_callback+0x124>
						transfer_request->ux_slave_transfer_request_actual_length = 0;
 8001d70:	2300      	movs	r3, #0
 8001d72:	61a3      	str	r3, [r4, #24]
								transfer_request->ux_slave_transfer_request_data_pointer;
 8001d74:	68e3      	ldr	r3, [r4, #12]
						transfer_request->ux_slave_transfer_request_current_data_pointer =
 8001d76:	6123      	str	r3, [r4, #16]
						endpoint_size = endpoint->ux_slave_endpoint_descriptor.wMaxPacketSize;
 8001d78:	69ea      	ldr	r2, [r5, #28]
						_ux_dcd_stm32_register_write(dcd_stm32, UX_DCD_STM32_OTG_FS_DOEPTSIZ,
 8001d7a:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8001d7e:	f44f 6131 	mov.w	r1, #2832	; 0xb10
 8001d82:	4638      	mov	r0, r7
 8001d84:	f7ff ff6d 	bl	8001c62 <_ux_dcd_stm32_register_write>
						ed->ux_dcd_stm32_ed_state = UX_DCD_STM32_ED_STATE_DATA_RX;
 8001d88:	2302      	movs	r3, #2
 8001d8a:	6073      	str	r3, [r6, #4]
 8001d8c:	e7c0      	b.n	8001d10 <_ux_dcd_stm32_transfer_callback+0xa6>
						_ux_dcd_stm32_endpoint_stall(dcd_stm32, endpoint);
 8001d8e:	4629      	mov	r1, r5
 8001d90:	4638      	mov	r0, r7
 8001d92:	f001 fd2f 	bl	80037f4 <_ux_dcd_stm32_endpoint_stall>
						ed->ux_dcd_stm32_ed_state = UX_DCD_STM32_ED_STATE_IDLE;
 8001d96:	2300      	movs	r3, #0
 8001d98:	6073      	str	r3, [r6, #4]
						return (UX_SUCCESS);
 8001d9a:	e098      	b.n	8001ece <_ux_dcd_stm32_transfer_callback+0x264>
				fifo_length = ed->ux_dcd_stm32_ed_payload_length;
 8001d9c:	68f1      	ldr	r1, [r6, #12]
				if (transfer_request->ux_slave_transfer_request_actual_length <=
 8001d9e:	69a2      	ldr	r2, [r4, #24]
						transfer_request->ux_slave_transfer_request_requested_length)
 8001da0:	6963      	ldr	r3, [r4, #20]
				if (transfer_request->ux_slave_transfer_request_actual_length <=
 8001da2:	429a      	cmp	r2, r3
 8001da4:	d82a      	bhi.n	8001dfc <_ux_dcd_stm32_transfer_callback+0x192>
					if ((transfer_request->ux_slave_transfer_request_actual_length ==
 8001da6:	d002      	beq.n	8001dae <_ux_dcd_stm32_transfer_callback+0x144>
							(fifo_length != endpoint->ux_slave_endpoint_descriptor.wMaxPacketSize))
 8001da8:	69ea      	ldr	r2, [r5, #28]
							transfer_request->ux_slave_transfer_request_requested_length) ||
 8001daa:	428a      	cmp	r2, r1
 8001dac:	d018      	beq.n	8001de0 <_ux_dcd_stm32_transfer_callback+0x176>
						transfer_request->ux_slave_transfer_request_completion_code = UX_SUCCESS;
 8001dae:	2500      	movs	r5, #0
 8001db0:	6225      	str	r5, [r4, #32]
						_ux_device_stack_control_request_process(transfer_request);
 8001db2:	4620      	mov	r0, r4
 8001db4:	f000 f972 	bl	800209c <_ux_device_stack_control_request_process>
						ed->ux_dcd_stm32_ed_state = UX_DCD_STM32_ED_STATE_STATUS_TX;
 8001db8:	2303      	movs	r3, #3
 8001dba:	6073      	str	r3, [r6, #4]
						transfer_request->ux_slave_transfer_request_in_transfer_length = 0;
 8001dbc:	61e5      	str	r5, [r4, #28]
						transfer_request->ux_slave_transfer_request_requested_length = 0;
 8001dbe:	6165      	str	r5, [r4, #20]
						transfer_request->ux_slave_transfer_request_phase =
 8001dc0:	6263      	str	r3, [r4, #36]	; 0x24
						_ux_dcd_stm32_register_write(dcd_stm32, UX_DCD_STM32_OTG_FS_DIEPTSIZ,
 8001dc2:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8001dc6:	f44f 6111 	mov.w	r1, #2320	; 0x910
 8001dca:	4638      	mov	r0, r7
 8001dcc:	f7ff ff49 	bl	8001c62 <_ux_dcd_stm32_register_write>
						_ux_dcd_stm32_register_set(dcd_stm32, UX_DCD_STM32_OTG_FS_DIEPCTL,
 8001dd0:	f04f 4204 	mov.w	r2, #2214592512	; 0x84000000
 8001dd4:	f44f 6110 	mov.w	r1, #2304	; 0x900
 8001dd8:	4638      	mov	r0, r7
 8001dda:	f7ff ff3c 	bl	8001c56 <_ux_dcd_stm32_register_set>
 8001dde:	e076      	b.n	8001ece <_ux_dcd_stm32_transfer_callback+0x264>
						_ux_dcd_stm32_register_write(dcd_stm32, UX_DCD_STM32_OTG_FS_DOEPTSIZ,
 8001de0:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8001de4:	f44f 6131 	mov.w	r1, #2832	; 0xb10
 8001de8:	f7ff ff3b 	bl	8001c62 <_ux_dcd_stm32_register_write>
						_ux_dcd_stm32_register_set(dcd_stm32, UX_DCD_STM32_OTG_FS_DOEPCTL,
 8001dec:	f04f 4204 	mov.w	r2, #2214592512	; 0x84000000
 8001df0:	f44f 6130 	mov.w	r1, #2816	; 0xb00
 8001df4:	4638      	mov	r0, r7
 8001df6:	f7ff ff2e 	bl	8001c56 <_ux_dcd_stm32_register_set>
 8001dfa:	e068      	b.n	8001ece <_ux_dcd_stm32_transfer_callback+0x264>
					transfer_request->ux_slave_transfer_request_completion_code =
 8001dfc:	2327      	movs	r3, #39	; 0x27
 8001dfe:	6223      	str	r3, [r4, #32]
					if (transfer_request->ux_slave_transfer_request_completion_function)
 8001e00:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d063      	beq.n	8001ece <_ux_dcd_stm32_transfer_callback+0x264>
						transfer_request->ux_slave_transfer_request_completion_function(
 8001e06:	4620      	mov	r0, r4
 8001e08:	4798      	blx	r3
 8001e0a:	e060      	b.n	8001ece <_ux_dcd_stm32_transfer_callback+0x264>
					ed->ux_dcd_stm32_ed_state = UX_DCD_STM32_ED_STATE_IDLE;
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	6073      	str	r3, [r6, #4]
 8001e10:	e05d      	b.n	8001ece <_ux_dcd_stm32_transfer_callback+0x264>
								_ux_dcd_stm32_register_write(dcd_stm32,
 8001e12:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8001e16:	f44f 6111 	mov.w	r1, #2320	; 0x910
 8001e1a:	f7ff ff22 	bl	8001c62 <_ux_dcd_stm32_register_write>
								_ux_dcd_stm32_register_set(dcd_stm32, UX_DCD_STM32_OTG_FS_DIEPCTL,
 8001e1e:	f04f 4204 	mov.w	r2, #2214592512	; 0x84000000
 8001e22:	f44f 6110 	mov.w	r1, #2304	; 0x900
 8001e26:	4638      	mov	r0, r7
 8001e28:	f7ff ff15 	bl	8001c56 <_ux_dcd_stm32_register_set>
								transfer_request->ux_slave_transfer_request_force_zlp = UX_FALSE;
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	6523      	str	r3, [r4, #80]	; 0x50
 8001e30:	e04d      	b.n	8001ece <_ux_dcd_stm32_transfer_callback+0x264>
							/* Get the size of the transfer, used for a IN transaction only. */
							fifo_length =
									transfer_request->ux_slave_transfer_request_in_transfer_length;

							/* Check if the endpoint size is bigger that data requested. */
							if (fifo_length > endpoint->ux_slave_endpoint_descriptor.wMaxPacketSize)
 8001e32:	f8d5 801c 	ldr.w	r8, [r5, #28]
 8001e36:	4543      	cmp	r3, r8
 8001e38:	d800      	bhi.n	8001e3c <_ux_dcd_stm32_transfer_callback+0x1d2>
							fifo_length =
 8001e3a:	4698      	mov	r8, r3
								/* Adjust the transfer size. */
								fifo_length = endpoint->ux_slave_endpoint_descriptor.wMaxPacketSize;
							}

							/* Keep the FIFO length in the endpoint. */
							ed->ux_dcd_stm32_ed_payload_length = fifo_length;
 8001e3c:	f8c6 800c 	str.w	r8, [r6, #12]
							/* Program the transfer size. */
							endpoint_size = fifo_length;

							/* And packet counts. */
							endpoint_size |= ((fifo_length - 1
									+ endpoint->ux_slave_endpoint_descriptor.wMaxPacketSize) /
 8001e40:	69eb      	ldr	r3, [r5, #28]
 8001e42:	eb03 0208 	add.w	r2, r3, r8
 8001e46:	3a01      	subs	r2, #1
 8001e48:	fbb2 f2f3 	udiv	r2, r2, r3
									endpoint->ux_slave_endpoint_descriptor.wMaxPacketSize)
									<< UX_DCD_STM32_OTG_FS_DIEPTSIZ_PKTCNT_SHIFT;

							/* Write the size of the FIFO. */
							_ux_dcd_stm32_register_write(dcd_stm32, UX_DCD_STM32_OTG_FS_DIEPTSIZ,
 8001e4c:	ea48 42c2 	orr.w	r2, r8, r2, lsl #19
 8001e50:	f44f 6111 	mov.w	r1, #2320	; 0x910
 8001e54:	4638      	mov	r0, r7
 8001e56:	f7ff ff04 	bl	8001c62 <_ux_dcd_stm32_register_write>
									endpoint_size);

							/* Read the content of the control register. */
							endpoint_control = _ux_dcd_stm32_register_read(dcd_stm32,
 8001e5a:	f44f 6110 	mov.w	r1, #2304	; 0x900
 8001e5e:	4638      	mov	r0, r7
 8001e60:	f7ff fef5 	bl	8001c4e <_ux_dcd_stm32_register_read>
							/* Enable the IN endpoint FIFO. */
							endpoint_control |= UX_DCD_STM32_OTG_FS_DIEPCTL_EPENA
									| UX_DCD_STM32_OTG_FS_DIEPCTL_CNAK;

							/* Write the Endpoint Control register. */
							_ux_dcd_stm32_register_write(dcd_stm32, UX_DCD_STM32_OTG_FS_DIEPCTL,
 8001e64:	f040 4204 	orr.w	r2, r0, #2214592512	; 0x84000000
 8001e68:	f44f 6110 	mov.w	r1, #2304	; 0x900
 8001e6c:	4638      	mov	r0, r7
 8001e6e:	f7ff fef8 	bl	8001c62 <_ux_dcd_stm32_register_write>
									endpoint_control);

							/* Point the FIFO buffer to the current transfer request buffer address. */
							data_pointer =
 8001e72:	6922      	ldr	r2, [r4, #16]
									transfer_request->ux_slave_transfer_request_current_data_pointer;

							/* Adjust the data pointer. */
							transfer_request->ux_slave_transfer_request_current_data_pointer +=
 8001e74:	eb02 0308 	add.w	r3, r2, r8
 8001e78:	6123      	str	r3, [r4, #16]
									fifo_length;

							/* Adjust the transfer length remaining. */
							transfer_request->ux_slave_transfer_request_in_transfer_length -=
 8001e7a:	69e3      	ldr	r3, [r4, #28]
 8001e7c:	eba3 0308 	sub.w	r3, r3, r8
 8001e80:	61e3      	str	r3, [r4, #28]
									fifo_length;

							/* If this is the last packet, set data end as well. */
							if (transfer_request->ux_slave_transfer_request_in_transfer_length == 0)
 8001e82:	b93b      	cbnz	r3, 8001e94 <_ux_dcd_stm32_transfer_callback+0x22a>
								/* Write to the Fifo.  Last packet. */
								_ux_dcd_stm32_fifo_write(dcd_stm32, ed->ux_dcd_stm32_ed_index,
 8001e84:	68b1      	ldr	r1, [r6, #8]
 8001e86:	2301      	movs	r3, #1
 8001e88:	9300      	str	r3, [sp, #0]
 8001e8a:	4643      	mov	r3, r8
 8001e8c:	4638      	mov	r0, r7
 8001e8e:	f001 fd0f 	bl	80038b0 <_ux_dcd_stm32_fifo_write>
 8001e92:	e01c      	b.n	8001ece <_ux_dcd_stm32_transfer_callback+0x264>
										data_pointer, fifo_length, UX_TRUE);
							else
								/* Write to the Fifo.  More packets to come. */
								_ux_dcd_stm32_fifo_write(dcd_stm32, ed->ux_dcd_stm32_ed_index,
 8001e94:	68b1      	ldr	r1, [r6, #8]
 8001e96:	2300      	movs	r3, #0
 8001e98:	9300      	str	r3, [sp, #0]
 8001e9a:	4643      	mov	r3, r8
 8001e9c:	4638      	mov	r0, r7
 8001e9e:	f001 fd07 	bl	80038b0 <_ux_dcd_stm32_fifo_write>
 8001ea2:	e014      	b.n	8001ece <_ux_dcd_stm32_transfer_callback+0x264>
		}
	}
	else
	{
		/* We treat non 0 endpoints here. Look at the direction and determine if this an OUT or IN endpoint. */
		if ((endpoint->ux_slave_endpoint_descriptor.bEndpointAddress & UX_ENDPOINT_DIRECTION)
 8001ea4:	f013 0f80 	tst.w	r3, #128	; 0x80
 8001ea8:	d015      	beq.n	8001ed6 <_ux_dcd_stm32_transfer_callback+0x26c>
		}
		else
		{
			/* Update the length of the data sent in previous transaction. */
			transfer_request->ux_slave_transfer_request_actual_length +=
					ed->ux_dcd_stm32_ed_payload_length;
 8001eaa:	68f2      	ldr	r2, [r6, #12]
			transfer_request->ux_slave_transfer_request_actual_length +=
 8001eac:	698b      	ldr	r3, [r1, #24]
 8001eae:	4413      	add	r3, r2
 8001eb0:	618b      	str	r3, [r1, #24]

			/* Check if we have data to send. */
			if (transfer_request->ux_slave_transfer_request_in_transfer_length == 0)
 8001eb2:	69cb      	ldr	r3, [r1, #28]
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d171      	bne.n	8001f9c <_ux_dcd_stm32_transfer_callback+0x332>
			{
				/* There is no data to send but we may need to send a Zero Length Packet. */
				if (transfer_request->ux_slave_transfer_request_force_zlp == UX_TRUE)
 8001eb8:	6d0b      	ldr	r3, [r1, #80]	; 0x50
 8001eba:	2b01      	cmp	r3, #1
 8001ebc:	d05b      	beq.n	8001f76 <_ux_dcd_stm32_transfer_callback+0x30c>
					transfer_request->ux_slave_transfer_request_force_zlp = UX_FALSE;
				}
				else
				{
					/* Set the completion code to no error. */
					transfer_request->ux_slave_transfer_request_completion_code = UX_SUCCESS;
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	620b      	str	r3, [r1, #32]

					/* The transfer is completed. */
					transfer_request->ux_slave_transfer_request_status =
 8001ec2:	4608      	mov	r0, r1
 8001ec4:	2302      	movs	r3, #2
 8001ec6:	f840 3b2c 	str.w	r3, [r0], #44
							UX_TRANSFER_STATUS_COMPLETED;

					/* Non control endpoint operation, use semaphore. */
					_ux_utility_semaphore_put(
 8001eca:	f001 f817 	bl	8002efc <_ux_utility_semaphore_put>
		}
	}

	/* We are done. */
	return (UX_SUCCESS);
}
 8001ece:	2000      	movs	r0, #0
 8001ed0:	b003      	add	sp, #12
 8001ed2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
					(stm32_endpoint_index * UX_DCD_STM32_ENDPOINT_CHANNEL_SIZE));
 8001ed6:	ea4f 1948 	mov.w	r9, r8, lsl #5
			ULONG stm32_register = _ux_dcd_stm32_register_read(dcd_stm32,
 8001eda:	f609 3108 	addw	r1, r9, #2824	; 0xb08
 8001ede:	f7ff feb6 	bl	8001c4e <_ux_dcd_stm32_register_read>
			if (stm32_register & UX_DCD_STM32_OTG_FS_DOEPINT_XFRC)
 8001ee2:	f010 0f01 	tst.w	r0, #1
 8001ee6:	d03d      	beq.n	8001f64 <_ux_dcd_stm32_transfer_callback+0x2fa>
				fifo_length = ed->ux_dcd_stm32_ed_payload_length;
 8001ee8:	68f1      	ldr	r1, [r6, #12]
				if (transfer_request->ux_slave_transfer_request_actual_length <=
 8001eea:	69a2      	ldr	r2, [r4, #24]
						transfer_request->ux_slave_transfer_request_requested_length)
 8001eec:	6963      	ldr	r3, [r4, #20]
				if (transfer_request->ux_slave_transfer_request_actual_length <=
 8001eee:	429a      	cmp	r2, r3
 8001ef0:	d82f      	bhi.n	8001f52 <_ux_dcd_stm32_transfer_callback+0x2e8>
					if ((transfer_request->ux_slave_transfer_request_actual_length ==
 8001ef2:	d002      	beq.n	8001efa <_ux_dcd_stm32_transfer_callback+0x290>
							(fifo_length != endpoint->ux_slave_endpoint_descriptor.wMaxPacketSize))
 8001ef4:	69ea      	ldr	r2, [r5, #28]
							transfer_request->ux_slave_transfer_request_requested_length) ||
 8001ef6:	428a      	cmp	r2, r1
 8001ef8:	d008      	beq.n	8001f0c <_ux_dcd_stm32_transfer_callback+0x2a2>
						transfer_request->ux_slave_transfer_request_completion_code = UX_SUCCESS;
 8001efa:	2300      	movs	r3, #0
 8001efc:	6223      	str	r3, [r4, #32]
						transfer_request->ux_slave_transfer_request_status =
 8001efe:	4620      	mov	r0, r4
 8001f00:	2302      	movs	r3, #2
 8001f02:	f840 3b2c 	str.w	r3, [r0], #44
						_ux_utility_semaphore_put(
 8001f06:	f000 fff9 	bl	8002efc <_ux_utility_semaphore_put>
 8001f0a:	e7e0      	b.n	8001ece <_ux_dcd_stm32_transfer_callback+0x264>
						if (fifo_length > endpoint->ux_slave_endpoint_descriptor.wMaxPacketSize)
 8001f0c:	4293      	cmp	r3, r2
 8001f0e:	d900      	bls.n	8001f12 <_ux_dcd_stm32_transfer_callback+0x2a8>
							fifo_length = endpoint->ux_slave_endpoint_descriptor.wMaxPacketSize;
 8001f10:	4613      	mov	r3, r2
						if (fifo_length == 0)
 8001f12:	b1db      	cbz	r3, 8001f4c <_ux_dcd_stm32_transfer_callback+0x2e2>
									+ endpoint->ux_slave_endpoint_descriptor.wMaxPacketSize) /
 8001f14:	4413      	add	r3, r2
 8001f16:	3b01      	subs	r3, #1
 8001f18:	fbb3 f3f2 	udiv	r3, r3, r2
							endpoint_size = ((fifo_length - 1
 8001f1c:	fb03 f202 	mul.w	r2, r3, r2
							endpoint_size |= ((fifo_length - 1
 8001f20:	ea42 42c3 	orr.w	r2, r2, r3, lsl #19
						_ux_dcd_stm32_register_write(dcd_stm32,
 8001f24:	f509 6131 	add.w	r1, r9, #2832	; 0xb10
 8001f28:	4638      	mov	r0, r7
 8001f2a:	f7ff fe9a 	bl	8001c62 <_ux_dcd_stm32_register_write>
						endpoint_control = _ux_dcd_stm32_register_read(dcd_stm32,
 8001f2e:	f108 0858 	add.w	r8, r8, #88	; 0x58
 8001f32:	ea4f 1848 	mov.w	r8, r8, lsl #5
 8001f36:	4641      	mov	r1, r8
 8001f38:	4638      	mov	r0, r7
 8001f3a:	f7ff fe88 	bl	8001c4e <_ux_dcd_stm32_register_read>
						_ux_dcd_stm32_register_write(dcd_stm32,
 8001f3e:	f040 4204 	orr.w	r2, r0, #2214592512	; 0x84000000
 8001f42:	4641      	mov	r1, r8
 8001f44:	4638      	mov	r0, r7
 8001f46:	f7ff fe8c 	bl	8001c62 <_ux_dcd_stm32_register_write>
 8001f4a:	e7c0      	b.n	8001ece <_ux_dcd_stm32_transfer_callback+0x264>
							endpoint_size = 1 << UX_DCD_STM32_OTG_FS_DIEPTSIZ_PKTCNT_SHIFT;
 8001f4c:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8001f50:	e7e8      	b.n	8001f24 <_ux_dcd_stm32_transfer_callback+0x2ba>
					transfer_request->ux_slave_transfer_request_completion_code =
 8001f52:	2327      	movs	r3, #39	; 0x27
 8001f54:	6223      	str	r3, [r4, #32]
					transfer_request->ux_slave_transfer_request_status =
 8001f56:	4620      	mov	r0, r4
 8001f58:	2302      	movs	r3, #2
 8001f5a:	f840 3b2c 	str.w	r3, [r0], #44
					_ux_utility_semaphore_put(
 8001f5e:	f000 ffcd 	bl	8002efc <_ux_utility_semaphore_put>
 8001f62:	e7b4      	b.n	8001ece <_ux_dcd_stm32_transfer_callback+0x264>
				transfer_request->ux_slave_transfer_request_completion_code = UX_TRANSFER_ERROR;
 8001f64:	2323      	movs	r3, #35	; 0x23
 8001f66:	6223      	str	r3, [r4, #32]
				transfer_request->ux_slave_transfer_request_status = UX_TRANSFER_STATUS_COMPLETED;
 8001f68:	4620      	mov	r0, r4
 8001f6a:	2302      	movs	r3, #2
 8001f6c:	f840 3b2c 	str.w	r3, [r0], #44
				_ux_utility_semaphore_put(&transfer_request->ux_slave_transfer_request_semaphore);
 8001f70:	f000 ffc4 	bl	8002efc <_ux_utility_semaphore_put>
 8001f74:	e7ab      	b.n	8001ece <_ux_dcd_stm32_transfer_callback+0x264>
									+ (stm32_endpoint_index * UX_DCD_STM32_ENDPOINT_CHANNEL_SIZE),
 8001f76:	ea4f 1148 	mov.w	r1, r8, lsl #5
					_ux_dcd_stm32_register_write(dcd_stm32,
 8001f7a:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8001f7e:	f501 6111 	add.w	r1, r1, #2320	; 0x910
 8001f82:	f7ff fe6e 	bl	8001c62 <_ux_dcd_stm32_register_write>
					_ux_dcd_stm32_register_set(dcd_stm32,
 8001f86:	f108 0148 	add.w	r1, r8, #72	; 0x48
 8001f8a:	f04f 4204 	mov.w	r2, #2214592512	; 0x84000000
 8001f8e:	0149      	lsls	r1, r1, #5
 8001f90:	4638      	mov	r0, r7
 8001f92:	f7ff fe60 	bl	8001c56 <_ux_dcd_stm32_register_set>
					transfer_request->ux_slave_transfer_request_force_zlp = UX_FALSE;
 8001f96:	2300      	movs	r3, #0
 8001f98:	6523      	str	r3, [r4, #80]	; 0x50
 8001f9a:	e798      	b.n	8001ece <_ux_dcd_stm32_transfer_callback+0x264>
						+ (stm32_endpoint_index * UX_DCD_STM32_ENDPOINT_SPACE_SIZE));
 8001f9c:	f108 0948 	add.w	r9, r8, #72	; 0x48
				ULONG endpoint_control_address = (UX_DCD_STM32_OTG_FS_DIEPCTL
 8001fa0:	ea4f 1949 	mov.w	r9, r9, lsl #5
						+ (stm32_endpoint_index * UX_DCD_STM32_ENDPOINT_SPACE_SIZE));
 8001fa4:	ea4f 1848 	mov.w	r8, r8, lsl #5
				ULONG endpoint_size_address = (UX_DCD_STM32_OTG_FS_DIEPTSIZ
 8001fa8:	f508 6811 	add.w	r8, r8, #2320	; 0x910
				endpoint_control = _ux_dcd_stm32_register_read(dcd_stm32, endpoint_control_address);
 8001fac:	4649      	mov	r1, r9
 8001fae:	f7ff fe4e 	bl	8001c4e <_ux_dcd_stm32_register_read>
 8001fb2:	4683      	mov	fp, r0
				fifo_length = transfer_request->ux_slave_transfer_request_in_transfer_length;
 8001fb4:	69e3      	ldr	r3, [r4, #28]
				if (fifo_length > endpoint->ux_slave_endpoint_descriptor.wMaxPacketSize)
 8001fb6:	f8d5 a01c 	ldr.w	sl, [r5, #28]
 8001fba:	459a      	cmp	sl, r3
 8001fbc:	d300      	bcc.n	8001fc0 <_ux_dcd_stm32_transfer_callback+0x356>
				fifo_length = transfer_request->ux_slave_transfer_request_in_transfer_length;
 8001fbe:	469a      	mov	sl, r3
				ed->ux_dcd_stm32_ed_payload_length = fifo_length;
 8001fc0:	f8c6 a00c 	str.w	sl, [r6, #12]
						+ endpoint->ux_slave_endpoint_descriptor.wMaxPacketSize) /
 8001fc4:	69eb      	ldr	r3, [r5, #28]
 8001fc6:	eb03 020a 	add.w	r2, r3, sl
 8001fca:	3a01      	subs	r2, #1
 8001fcc:	fbb2 f2f3 	udiv	r2, r2, r3
				_ux_dcd_stm32_register_write(dcd_stm32, endpoint_size_address, endpoint_size);
 8001fd0:	ea4a 42c2 	orr.w	r2, sl, r2, lsl #19
 8001fd4:	4641      	mov	r1, r8
 8001fd6:	4638      	mov	r0, r7
 8001fd8:	f7ff fe43 	bl	8001c62 <_ux_dcd_stm32_register_write>
				_ux_dcd_stm32_register_write(dcd_stm32, endpoint_control_address, endpoint_control);
 8001fdc:	f04b 4204 	orr.w	r2, fp, #2214592512	; 0x84000000
 8001fe0:	4649      	mov	r1, r9
 8001fe2:	4638      	mov	r0, r7
 8001fe4:	f7ff fe3d 	bl	8001c62 <_ux_dcd_stm32_register_write>
				data_pointer = transfer_request->ux_slave_transfer_request_current_data_pointer;
 8001fe8:	6922      	ldr	r2, [r4, #16]
				transfer_request->ux_slave_transfer_request_current_data_pointer += fifo_length;
 8001fea:	eb02 030a 	add.w	r3, r2, sl
 8001fee:	6123      	str	r3, [r4, #16]
				transfer_request->ux_slave_transfer_request_in_transfer_length -= fifo_length;
 8001ff0:	69e3      	ldr	r3, [r4, #28]
 8001ff2:	eba3 030a 	sub.w	r3, r3, sl
 8001ff6:	61e3      	str	r3, [r4, #28]
				if (transfer_request->ux_slave_transfer_request_in_transfer_length == 0)
 8001ff8:	b13b      	cbz	r3, 800200a <_ux_dcd_stm32_transfer_callback+0x3a0>
					_ux_dcd_stm32_fifo_write(dcd_stm32, ed->ux_dcd_stm32_ed_index, data_pointer,
 8001ffa:	68b1      	ldr	r1, [r6, #8]
 8001ffc:	2300      	movs	r3, #0
 8001ffe:	9300      	str	r3, [sp, #0]
 8002000:	4653      	mov	r3, sl
 8002002:	4638      	mov	r0, r7
 8002004:	f001 fc54 	bl	80038b0 <_ux_dcd_stm32_fifo_write>
 8002008:	e761      	b.n	8001ece <_ux_dcd_stm32_transfer_callback+0x264>
					_ux_dcd_stm32_fifo_write(dcd_stm32, ed->ux_dcd_stm32_ed_index, data_pointer,
 800200a:	68b1      	ldr	r1, [r6, #8]
 800200c:	2301      	movs	r3, #1
 800200e:	9300      	str	r3, [sp, #0]
 8002010:	4653      	mov	r3, sl
 8002012:	4638      	mov	r0, r7
 8002014:	f001 fc4c 	bl	80038b0 <_ux_dcd_stm32_fifo_write>
 8002018:	e759      	b.n	8001ece <_ux_dcd_stm32_transfer_callback+0x264>
	...

0800201c <_ux_device_stack_class_register>:
/*                                                                        */
/**************************************************************************/
UINT _ux_device_stack_class_register(UCHAR* class_name,
		UINT (*class_entry_function)(struct UX_SLAVE_CLASS_COMMAND_STRUCT*),
		ULONG configuration_number, ULONG interface_number, VOID* parameter)
{
 800201c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002020:	b08c      	sub	sp, #48	; 0x30
 8002022:	4680      	mov	r8, r0
 8002024:	460d      	mov	r5, r1
 8002026:	4617      	mov	r7, r2
 8002028:	461e      	mov	r6, r3
	/* Get the length of the class name (exclude null-terminator). */
	UINT class_name_length = 0;
 800202a:	a90c      	add	r1, sp, #48	; 0x30
 800202c:	2300      	movs	r3, #0
 800202e:	f841 3d04 	str.w	r3, [r1, #-4]!
	UINT status = _ux_utility_string_length_check(class_name, &class_name_length,
 8002032:	223f      	movs	r2, #63	; 0x3f
 8002034:	f000 ff70 	bl	8002f18 <_ux_utility_string_length_check>
			UX_MAX_CLASS_NAME_LENGTH);
	if (status)
 8002038:	4603      	mov	r3, r0
 800203a:	bb48      	cbnz	r0, 8002090 <_ux_device_stack_class_register+0x74>
	/* If trace is enabled, insert this event into the trace buffer. */
	UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_CLASS_REGISTER, class_name,
			interface_number, parameter, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

	/* We need to parse the class table to find an empty spot. */
	UX_SLAVE_CLASS* class = _ux_system_slave->ux_system_slave_class_array;
 800203c:	4b16      	ldr	r3, [pc, #88]	; (8002098 <_ux_device_stack_class_register+0x7c>)
 800203e:	6819      	ldr	r1, [r3, #0]
 8002040:	f8d1 4180 	ldr.w	r4, [r1, #384]	; 0x180
	ULONG class_index;
	UX_SLAVE_CLASS_COMMAND command;
	for (class_index = 0; class_index < _ux_system_slave->ux_system_slave_max_class; class_index++)
 8002044:	2300      	movs	r3, #0
 8002046:	f8d1 2178 	ldr.w	r2, [r1, #376]	; 0x178
 800204a:	429a      	cmp	r2, r3
 800204c:	d91f      	bls.n	800208e <_ux_device_stack_class_register+0x72>
	{
		/* Check if this class is already used. */
		if (class->ux_slave_class_status == UX_UNUSED)
 800204e:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8002050:	b11a      	cbz	r2, 800205a <_ux_device_stack_class_register+0x3e>
			/* Return successful completion. */
			return (UX_SUCCESS);
		}

		/* Move to the next class. */
		class++;
 8002052:	f504 7498 	add.w	r4, r4, #304	; 0x130
	for (class_index = 0; class_index < _ux_system_slave->ux_system_slave_max_class; class_index++)
 8002056:	3301      	adds	r3, #1
 8002058:	e7f5      	b.n	8002046 <_ux_device_stack_class_register+0x2a>
			_ux_utility_memory_copy(class->ux_slave_class_name, class_name, class_name_length + 1);
 800205a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800205c:	3201      	adds	r2, #1
 800205e:	4641      	mov	r1, r8
 8002060:	4620      	mov	r0, r4
 8002062:	f000 fe82 	bl	8002d6a <_ux_utility_memory_copy>
			class->ux_slave_class_entry_function = class_entry_function;
 8002066:	6465      	str	r5, [r4, #68]	; 0x44
			class->ux_slave_class_interface_parameter = parameter;
 8002068:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800206a:	f8c4 311c 	str.w	r3, [r4, #284]	; 0x11c
			class->ux_slave_class_configuration_number = configuration_number;
 800206e:	f8c4 7124 	str.w	r7, [r4, #292]	; 0x124
			class->ux_slave_class_interface_number = interface_number;
 8002072:	f8c4 6120 	str.w	r6, [r4, #288]	; 0x120
			command.ux_slave_class_command_request = UX_SLAVE_CLASS_COMMAND_INITIALIZE;
 8002076:	2305      	movs	r3, #5
 8002078:	9300      	str	r3, [sp, #0]
			command.ux_slave_class_command_parameter = parameter;
 800207a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800207c:	9309      	str	r3, [sp, #36]	; 0x24
			command.ux_slave_class_command_class_ptr = class;
 800207e:	9408      	str	r4, [sp, #32]
			status = class_entry_function(&command);
 8002080:	4668      	mov	r0, sp
 8002082:	47a8      	blx	r5
			if (status != UX_SUCCESS)
 8002084:	4603      	mov	r3, r0
 8002086:	b918      	cbnz	r0, 8002090 <_ux_device_stack_class_register+0x74>
			class->ux_slave_class_status = UX_USED;
 8002088:	2201      	movs	r2, #1
 800208a:	6422      	str	r2, [r4, #64]	; 0x40
			return (UX_SUCCESS);
 800208c:	e000      	b.n	8002090 <_ux_device_stack_class_register+0x74>
	}

	/* No more entries in the class table. */
	return (UX_MEMORY_INSUFFICIENT);
 800208e:	2312      	movs	r3, #18
}
 8002090:	4618      	mov	r0, r3
 8002092:	b00c      	add	sp, #48	; 0x30
 8002094:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002098:	20002c48 	.word	0x20002c48

0800209c <_ux_device_stack_control_request_process>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT _ux_device_stack_control_request_process(UX_SLAVE_TRANSFER* transfer_request)
{
 800209c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80020a0:	b08f      	sub	sp, #60	; 0x3c
	/* Get the pointer to the DCD. */
	UX_SLAVE_DCD* dcd = &_ux_system_slave->ux_system_slave_dcd;
 80020a2:	4b74      	ldr	r3, [pc, #464]	; (8002274 <_ux_device_stack_control_request_process+0x1d8>)
 80020a4:	681f      	ldr	r7, [r3, #0]
	UINT status = UX_ERROR;
	ULONG application_data_length;
	UX_SLAVE_CLASS_COMMAND class_command;

	/* Ensure that the Setup request has been received correctly. */
	if (transfer_request->ux_slave_transfer_request_completion_code == UX_SUCCESS)
 80020a6:	6a04      	ldr	r4, [r0, #32]
 80020a8:	2c00      	cmp	r4, #0
 80020aa:	f040 80dc 	bne.w	8002266 <_ux_device_stack_control_request_process+0x1ca>
 80020ae:	4605      	mov	r5, r0
	{
		/* Seems so far, the Setup request is valid. Extract all fields of the request. */
		ULONG request_type = *transfer_request->ux_slave_transfer_request_setup;
 80020b0:	f890 6054 	ldrb.w	r6, [r0, #84]	; 0x54
		ULONG request = *(transfer_request->ux_slave_transfer_request_setup + UX_SETUP_REQUEST);
 80020b4:	f890 9055 	ldrb.w	r9, [r0, #85]	; 0x55
		ULONG request_value = _ux_utility_short_get(
 80020b8:	3056      	adds	r0, #86	; 0x56
 80020ba:	f000 ff23 	bl	8002f04 <_ux_utility_short_get>
 80020be:	4683      	mov	fp, r0
				transfer_request->ux_slave_transfer_request_setup + UX_SETUP_VALUE);
		ULONG request_index = _ux_utility_short_get(
 80020c0:	f105 0058 	add.w	r0, r5, #88	; 0x58
 80020c4:	f000 ff1e 	bl	8002f04 <_ux_utility_short_get>
 80020c8:	4680      	mov	r8, r0
				transfer_request->ux_slave_transfer_request_setup + UX_SETUP_INDEX);
		ULONG request_length = _ux_utility_short_get(
 80020ca:	f105 005a 	add.w	r0, r5, #90	; 0x5a
 80020ce:	f000 ff19 	bl	8002f04 <_ux_utility_short_get>
 80020d2:	4682      	mov	sl, r0
				transfer_request->ux_slave_transfer_request_setup + UX_SETUP_LENGTH);

		if (g_index_1 < REQ_MAX_SIZE)
 80020d4:	4b68      	ldr	r3, [pc, #416]	; (8002278 <_ux_device_stack_control_request_process+0x1dc>)
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	2b1d      	cmp	r3, #29
 80020da:	d805      	bhi.n	80020e8 <_ux_device_stack_control_request_process+0x4c>
		{
			g_reqArr_1[g_index_1++] = request;
 80020dc:	1c59      	adds	r1, r3, #1
 80020de:	4a66      	ldr	r2, [pc, #408]	; (8002278 <_ux_device_stack_control_request_process+0x1dc>)
 80020e0:	6011      	str	r1, [r2, #0]
 80020e2:	4a66      	ldr	r2, [pc, #408]	; (800227c <_ux_device_stack_control_request_process+0x1e0>)
 80020e4:	f842 9023 	str.w	r9, [r2, r3, lsl #2]
		}

		/* Filter for GET_DESCRIPTOR/SET_DESCRIPTOR commands. If the descriptor to be returned
		 * is not a standard descriptor, treat the command as a CLASS command. */
		if ((request == UX_GET_DESCRIPTOR || request == UX_SET_DESCRIPTOR)
 80020e8:	f1a9 0306 	sub.w	r3, r9, #6
 80020ec:	2b01      	cmp	r3, #1
 80020ee:	d90b      	bls.n	8002108 <_ux_device_stack_control_request_process+0x6c>
			request_type |= UX_REQUEST_TYPE_CLASS;
		}

		/* Check if there is a vendor registered function at the application layer.
		 * If the request is VENDOR and the request match, pass the request to the application. */
		if ((request_type & UX_REQUEST_TYPE) == UX_REQUEST_TYPE_VENDOR)
 80020f0:	f006 0360 	and.w	r3, r6, #96	; 0x60
 80020f4:	2b40      	cmp	r3, #64	; 0x40
 80020f6:	d011      	beq.n	800211c <_ux_device_stack_control_request_process+0x80>
			}
		}

		/* Check the destination of the request. If the request is of type CLASS or VENDOR_SPECIFIC,
		 * the function has to be passed to the class layer. */
		if (((request_type & UX_REQUEST_TYPE) == UX_REQUEST_TYPE_CLASS) ||
 80020f8:	2b40      	cmp	r3, #64	; 0x40
 80020fa:	bf18      	it	ne
 80020fc:	2b20      	cmpne	r3, #32
 80020fe:	d151      	bne.n	80021a4 <_ux_device_stack_control_request_process+0x108>
				((request_type & UX_REQUEST_TYPE) == UX_REQUEST_TYPE_VENDOR))
		{
			/* Build all the fields of the Class Command. */
			class_command.ux_slave_class_command_request = UX_SLAVE_CLASS_COMMAND_REQUEST;
 8002100:	2304      	movs	r3, #4
 8002102:	9302      	str	r3, [sp, #8]
	UINT status = UX_ERROR;
 8002104:	25ff      	movs	r5, #255	; 0xff

			/* We need to find which class this request is for. */
			ULONG class_index;
			for (class_index = 0; class_index < UX_MAX_SLAVE_INTERFACES; class_index++)
 8002106:	e03b      	b.n	8002180 <_ux_device_stack_control_request_process+0xe4>
				&& (((request_value >> 8) & UX_REQUEST_TYPE) != UX_REQUEST_TYPE_STANDARD))
 8002108:	ea4f 231b 	mov.w	r3, fp, lsr #8
 800210c:	f013 0f60 	tst.w	r3, #96	; 0x60
 8002110:	d0ee      	beq.n	80020f0 <_ux_device_stack_control_request_process+0x54>
			request_type &= (UINT)~UX_REQUEST_TYPE;
 8002112:	f026 0660 	bic.w	r6, r6, #96	; 0x60
			request_type |= UX_REQUEST_TYPE_CLASS;
 8002116:	f046 0620 	orr.w	r6, r6, #32
 800211a:	e7e9      	b.n	80020f0 <_ux_device_stack_control_request_process+0x54>
			if (request == _ux_system_slave->ux_system_slave_device_vendor_request)
 800211c:	4a55      	ldr	r2, [pc, #340]	; (8002274 <_ux_device_stack_control_request_process+0x1d8>)
 800211e:	6812      	ldr	r2, [r2, #0]
 8002120:	f8d2 11ec 	ldr.w	r1, [r2, #492]	; 0x1ec
 8002124:	4549      	cmp	r1, r9
 8002126:	d1e7      	bne.n	80020f8 <_ux_device_stack_control_request_process+0x5c>
				status = _ux_system_slave->ux_system_slave_device_vendor_request_function(
 8002128:	f8d2 41f0 	ldr.w	r4, [r2, #496]	; 0x1f0
 800212c:	68eb      	ldr	r3, [r5, #12]
 800212e:	aa0d      	add	r2, sp, #52	; 0x34
 8002130:	9201      	str	r2, [sp, #4]
 8002132:	9300      	str	r3, [sp, #0]
 8002134:	4653      	mov	r3, sl
 8002136:	4642      	mov	r2, r8
 8002138:	4659      	mov	r1, fp
 800213a:	4648      	mov	r0, r9
 800213c:	47a0      	blx	r4
				if (status == UX_SUCCESS)
 800213e:	4605      	mov	r5, r0
 8002140:	b948      	cbnz	r0, 8002156 <_ux_device_stack_control_request_process+0xba>
					transfer_request->ux_slave_transfer_request_phase = UX_TRANSFER_PHASE_DATA_OUT;
 8002142:	2303      	movs	r3, #3
 8002144:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
					_ux_device_stack_transfer_request(transfer_request, request_length,
 8002148:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800214a:	4651      	mov	r1, sl
 800214c:	f107 00ac 	add.w	r0, r7, #172	; 0xac
 8002150:	f000 fc5a 	bl	8002a08 <_ux_device_stack_transfer_request>
					return (UX_SUCCESS);
 8002154:	e088      	b.n	8002268 <_ux_device_stack_control_request_process+0x1cc>
					_ux_device_stack_endpoint_stall(&device->ux_slave_device_control_endpoint);
 8002156:	f107 007c 	add.w	r0, r7, #124	; 0x7c
 800215a:	f000 fa8f 	bl	800267c <_ux_device_stack_endpoint_stall>
					return (UX_SUCCESS);
 800215e:	2500      	movs	r5, #0
 8002160:	e082      	b.n	8002268 <_ux_device_stack_control_request_process+0x1cc>
						continue;
				}

				/* Get the class for the interface. */
				UX_SLAVE_CLASS* class =
						_ux_system_slave->ux_system_slave_interface_class_array[class_index];
 8002162:	4b44      	ldr	r3, [pc, #272]	; (8002274 <_ux_device_stack_control_request_process+0x1d8>)
 8002164:	681b      	ldr	r3, [r3, #0]
				UX_SLAVE_CLASS* class =
 8002166:	f104 0260 	add.w	r2, r4, #96	; 0x60
 800216a:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 800216e:	685b      	ldr	r3, [r3, #4]

				/* If class is not ready, try next. */
				if (class == UX_NULL)
 8002170:	b12b      	cbz	r3, 800217e <_ux_device_stack_control_request_process+0xe2>
					continue;

				/* Memorize the class in the command. */
				class_command.ux_slave_class_command_class_ptr = class;
 8002172:	930a      	str	r3, [sp, #40]	; 0x28

				/* We have found a potential candidate. Call this registered class entry function. */
				status = class->ux_slave_class_entry_function(&class_command);
 8002174:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002176:	a802      	add	r0, sp, #8
 8002178:	4798      	blx	r3

				/* The status simply tells us if the registered class handled the
				 * command - if there was an issue processing the command, it would've
				 * stalled the control endpoint, notifying the host (and not us). */
				if (status == UX_SUCCESS)
 800217a:	4605      	mov	r5, r0
 800217c:	b158      	cbz	r0, 8002196 <_ux_device_stack_control_request_process+0xfa>
			for (class_index = 0; class_index < UX_MAX_SLAVE_INTERFACES; class_index++)
 800217e:	3401      	adds	r4, #1
 8002180:	2c0f      	cmp	r4, #15
 8002182:	d808      	bhi.n	8002196 <_ux_device_stack_control_request_process+0xfa>
				if ((request_type & UX_REQUEST_TARGET) == UX_REQUEST_TARGET_INTERFACE)
 8002184:	f006 0303 	and.w	r3, r6, #3
 8002188:	2b01      	cmp	r3, #1
 800218a:	d1ea      	bne.n	8002162 <_ux_device_stack_control_request_process+0xc6>
					if ((request_index & 0xFF) != class_index)
 800218c:	fa5f f388 	uxtb.w	r3, r8
 8002190:	42a3      	cmp	r3, r4
 8002192:	d0e6      	beq.n	8002162 <_ux_device_stack_control_request_process+0xc6>
 8002194:	e7f3      	b.n	800217e <_ux_device_stack_control_request_process+0xe2>

				/* Not handled, try next. */
			}

			/* If no class handled the command, then we have an error here. */
			if (status != UX_SUCCESS)
 8002196:	2d00      	cmp	r5, #0
 8002198:	d066      	beq.n	8002268 <_ux_device_stack_control_request_process+0x1cc>
				/* We stall the command (request not supported). */
				_ux_device_stack_endpoint_stall(&device->ux_slave_device_control_endpoint);
 800219a:	f107 007c 	add.w	r0, r7, #124	; 0x7c
 800219e:	f000 fa6d 	bl	800267c <_ux_device_stack_endpoint_stall>
 80021a2:	e061      	b.n	8002268 <_ux_device_stack_control_request_process+0x1cc>

			/* We are done for class/vendor request. */
			return (status);
		}

		if (g_index_2 < REQ_MAX_SIZE)
 80021a4:	4b36      	ldr	r3, [pc, #216]	; (8002280 <_ux_device_stack_control_request_process+0x1e4>)
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	2b1d      	cmp	r3, #29
 80021aa:	d805      	bhi.n	80021b8 <_ux_device_stack_control_request_process+0x11c>
		{
			g_reqArr_2[g_index_2++] = request;
 80021ac:	1c59      	adds	r1, r3, #1
 80021ae:	4a34      	ldr	r2, [pc, #208]	; (8002280 <_ux_device_stack_control_request_process+0x1e4>)
 80021b0:	6011      	str	r1, [r2, #0]
 80021b2:	4a34      	ldr	r2, [pc, #208]	; (8002284 <_ux_device_stack_control_request_process+0x1e8>)
 80021b4:	f842 9023 	str.w	r9, [r2, r3, lsl #2]
		}

		/* At this point, the request must be a standard request that the device stack should handle.
		 * Requests are here: 6, 5, 6, 6, 6, 6, 6, 6, 6, 6, 6, 9, ..., 6, 6, 6, 6, 6, 6, 6, 1 */
		switch (request)
 80021b8:	f1b9 0f0c 	cmp.w	r9, #12
 80021bc:	d851      	bhi.n	8002262 <_ux_device_stack_control_request_process+0x1c6>
 80021be:	e8df f009 	tbb	[pc, r9]
 80021c2:	1407      	.short	0x1407
 80021c4:	22501b50 	.word	0x22501b50
 80021c8:	3632502b 	.word	0x3632502b
 80021cc:	4a45      	.short	0x4a45
 80021ce:	57          	.byte	0x57
 80021cf:	00          	.byte	0x00
		{
			// 0
			case UX_GET_STATUS:
				status = _ux_device_stack_get_status(request_type, request_index, request_length);
 80021d0:	4652      	mov	r2, sl
 80021d2:	4641      	mov	r1, r8
 80021d4:	4630      	mov	r0, r6
 80021d6:	f000 fa69 	bl	80026ac <_ux_device_stack_get_status>
 80021da:	4605      	mov	r5, r0
			default:
				status = UX_FUNCTION_NOT_SUPPORTED;
				break;
		}

		if (status != UX_SUCCESS)
 80021dc:	2d00      	cmp	r5, #0
 80021de:	d043      	beq.n	8002268 <_ux_device_stack_control_request_process+0x1cc>
			/* Stall the control endpoint to issue protocol error. */
			_ux_device_stack_endpoint_stall(&device->ux_slave_device_control_endpoint);
 80021e0:	f107 007c 	add.w	r0, r7, #124	; 0x7c
 80021e4:	f000 fa4a 	bl	800267c <_ux_device_stack_endpoint_stall>
 80021e8:	e03e      	b.n	8002268 <_ux_device_stack_control_request_process+0x1cc>
				status = _ux_device_stack_clear_feature(request_type, request_value, request_index);
 80021ea:	4642      	mov	r2, r8
 80021ec:	4659      	mov	r1, fp
 80021ee:	4630      	mov	r0, r6
 80021f0:	f001 fe40 	bl	8003e74 <_ux_device_stack_clear_feature>
 80021f4:	4605      	mov	r5, r0
				break;
 80021f6:	e7f1      	b.n	80021dc <_ux_device_stack_control_request_process+0x140>
				status = _ux_device_stack_set_feature(request_type, request_value, request_index);
 80021f8:	4642      	mov	r2, r8
 80021fa:	4659      	mov	r1, fp
 80021fc:	4630      	mov	r0, r6
 80021fe:	f000 fbcd 	bl	800299c <_ux_device_stack_set_feature>
 8002202:	4605      	mov	r5, r0
				break;
 8002204:	e7ea      	b.n	80021dc <_ux_device_stack_control_request_process+0x140>
				dcd->ux_slave_dcd_device_address = request_value;
 8002206:	f8c7 b034 	str.w	fp, [r7, #52]	; 0x34
				status = dcd->ux_slave_dcd_function(dcd, UX_DCD_SET_DEVICE_ADDRESS,
 800220a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800220c:	465a      	mov	r2, fp
 800220e:	2111      	movs	r1, #17
 8002210:	4638      	mov	r0, r7
 8002212:	4798      	blx	r3
 8002214:	4605      	mov	r5, r0
				break;
 8002216:	e7e1      	b.n	80021dc <_ux_device_stack_control_request_process+0x140>
				status = _ux_device_stack_descriptor_send(request_value, request_index,
 8002218:	4652      	mov	r2, sl
 800221a:	4641      	mov	r1, r8
 800221c:	4658      	mov	r0, fp
 800221e:	f000 f833 	bl	8002288 <_ux_device_stack_descriptor_send>
 8002222:	4605      	mov	r5, r0
				break;
 8002224:	e7da      	b.n	80021dc <_ux_device_stack_control_request_process+0x140>
				status = _ux_device_stack_configuration_get();
 8002226:	f001 fe5b 	bl	8003ee0 <_ux_device_stack_configuration_get>
 800222a:	4605      	mov	r5, r0
				break;
 800222c:	e7d6      	b.n	80021dc <_ux_device_stack_control_request_process+0x140>
				if (g_index_2 < REQ_MAX_SIZE)
 800222e:	4b14      	ldr	r3, [pc, #80]	; (8002280 <_ux_device_stack_control_request_process+0x1e4>)
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	2b1d      	cmp	r3, #29
 8002234:	d805      	bhi.n	8002242 <_ux_device_stack_control_request_process+0x1a6>
					g_reqArr_2[g_index_2++] = request_value;
 8002236:	1c59      	adds	r1, r3, #1
 8002238:	4a11      	ldr	r2, [pc, #68]	; (8002280 <_ux_device_stack_control_request_process+0x1e4>)
 800223a:	6011      	str	r1, [r2, #0]
 800223c:	4a11      	ldr	r2, [pc, #68]	; (8002284 <_ux_device_stack_control_request_process+0x1e8>)
 800223e:	f842 b023 	str.w	fp, [r2, r3, lsl #2]
				status = _ux_device_stack_configuration_set(request_value);
 8002242:	4658      	mov	r0, fp
 8002244:	f001 fe60 	bl	8003f08 <_ux_device_stack_configuration_set>
 8002248:	4605      	mov	r5, r0
				break;
 800224a:	e7c7      	b.n	80021dc <_ux_device_stack_control_request_process+0x140>
				status = _ux_device_stack_alternate_setting_get(request_index);
 800224c:	4640      	mov	r0, r8
 800224e:	f001 fd09 	bl	8003c64 <_ux_device_stack_alternate_setting_get>
 8002252:	4605      	mov	r5, r0
				break;
 8002254:	e7c2      	b.n	80021dc <_ux_device_stack_control_request_process+0x140>
				status = _ux_device_stack_alternate_setting_set(request_index, request_value);
 8002256:	4659      	mov	r1, fp
 8002258:	4640      	mov	r0, r8
 800225a:	f001 fd27 	bl	8003cac <_ux_device_stack_alternate_setting_set>
 800225e:	4605      	mov	r5, r0
				break;
 8002260:	e7bc      	b.n	80021dc <_ux_device_stack_control_request_process+0x140>
				status = UX_FUNCTION_NOT_SUPPORTED;
 8002262:	2554      	movs	r5, #84	; 0x54
 8002264:	e7bc      	b.n	80021e0 <_ux_device_stack_control_request_process+0x144>
	UINT status = UX_ERROR;
 8002266:	25ff      	movs	r5, #255	; 0xff
	}

	/* Return the function status. */
	return (status);
}
 8002268:	4628      	mov	r0, r5
 800226a:	b00f      	add	sp, #60	; 0x3c
 800226c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				status = UX_SUCCESS;
 8002270:	2500      	movs	r5, #0
 8002272:	e7f9      	b.n	8002268 <_ux_device_stack_control_request_process+0x1cc>
 8002274:	20002c48 	.word	0x20002c48
 8002278:	200001bc 	.word	0x200001bc
 800227c:	200001c4 	.word	0x200001c4
 8002280:	200001c0 	.word	0x200001c0
 8002284:	2000023c 	.word	0x2000023c

08002288 <_ux_device_stack_descriptor_send>:
 * 3 -> USB_DESC_TYPE_STRING и req->wValue = USBD_IDX_PRODUCT_STR;
 */
uint8_t g_DescOrder[MAX_DESC_COUNT] = { 0 };

UINT _ux_device_stack_descriptor_send(ULONG descriptor_type, ULONG request_index, ULONG host_length)
{
 8002288:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800228c:	b089      	sub	sp, #36	; 0x24
 800228e:	460f      	mov	r7, r1
 8002290:	4616      	mov	r6, r2
	/* If trace is enabled, insert this event into the trace buffer. */
	UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_DESCRIPTOR_SEND, descriptor_type, request_index,
			0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

	/* Get the pointer to the DCD. */
	UX_SLAVE_DCD* dcd = &_ux_system_slave->ux_system_slave_dcd;
 8002292:	4bbe      	ldr	r3, [pc, #760]	; (800258c <_ux_device_stack_descriptor_send+0x304>)
 8002294:	681c      	ldr	r4, [r3, #0]

	/* Get the pointer to the device. */
	UX_SLAVE_DEVICE* device = &_ux_system_slave->ux_system_slave_device;

	/* Get the control endpoint associated with the device. */
	UX_SLAVE_ENDPOINT* endpoint = &device->ux_slave_device_control_endpoint;
 8002296:	f104 097c 	add.w	r9, r4, #124	; 0x7c

	/* Get the pointer to the transfer request associated with the endpoint. */
	UX_SLAVE_TRANSFER* transfer_request = &endpoint->ux_slave_endpoint_transfer_request;
 800229a:	f104 08ac 	add.w	r8, r4, #172	; 0xac

	/* Set the direction to OUT. */
	transfer_request->ux_slave_transfer_request_phase = UX_TRANSFER_PHASE_DATA_OUT;
 800229e:	2303      	movs	r3, #3
 80022a0:	f8c4 30d0 	str.w	r3, [r4, #208]	; 0xd0

	/* Isolate the descriptor index. */
	ULONG descriptor_index = descriptor_type & 0xff;
 80022a4:	b2c5      	uxtb	r5, r0

	/* Reset the parsed index. */
	ULONG parsed_descriptor_index = 0;

	/* Shift the descriptor type in the low byte field. */
	descriptor_type = (UCHAR)((descriptor_type >> 8) & 0xff);
 80022a6:	f3c0 2007 	ubfx	r0, r0, #8, #8

	/*--------------------------------------------------------------------------------------------*/

	if (g_DescIndex < MAX_DESC_COUNT)
 80022aa:	4bb9      	ldr	r3, [pc, #740]	; (8002590 <_ux_device_stack_descriptor_send+0x308>)
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	2b3f      	cmp	r3, #63	; 0x3f
 80022b0:	d819      	bhi.n	80022e6 <_ux_device_stack_descriptor_send+0x5e>
	{
		g_DescOrder[g_DescIndex++] = (uint8_t)descriptor_type;
 80022b2:	1c59      	adds	r1, r3, #1
 80022b4:	4ab6      	ldr	r2, [pc, #728]	; (8002590 <_ux_device_stack_descriptor_send+0x308>)
 80022b6:	6011      	str	r1, [r2, #0]
 80022b8:	4ab6      	ldr	r2, [pc, #728]	; (8002594 <_ux_device_stack_descriptor_send+0x30c>)
 80022ba:	54d0      	strb	r0, [r2, r3]
	ULONG configuration_descriptor_length;

	UCHAR* string_memory;

	/* What type of descriptor do we need to return?  */
	switch (descriptor_type)
 80022bc:	3801      	subs	r0, #1
 80022be:	280e      	cmp	r0, #14
 80022c0:	f200 819a 	bhi.w	80025f8 <_ux_device_stack_descriptor_send+0x370>
 80022c4:	e8df f010 	tbh	[pc, r0, lsl #1]
 80022c8:	00cd0013 	.word	0x00cd0013
 80022cc:	01980107 	.word	0x01980107
 80022d0:	002e0198 	.word	0x002e0198
 80022d4:	0198008f 	.word	0x0198008f
 80022d8:	0198004e 	.word	0x0198004e
 80022dc:	01980198 	.word	0x01980198
 80022e0:	01980198 	.word	0x01980198
 80022e4:	006e      	.short	0x006e
		g_DescIndex = 0;
 80022e6:	4baa      	ldr	r3, [pc, #680]	; (8002590 <_ux_device_stack_descriptor_send+0x308>)
 80022e8:	2200      	movs	r2, #0
 80022ea:	601a      	str	r2, [r3, #0]
 80022ec:	e7e6      	b.n	80022bc <_ux_device_stack_descriptor_send+0x34>
	{
		case UX_DEVICE_DESCRIPTOR_ITEM:						// 1
			/* Setup the length appropriately. */
			length = (host_length > UX_DEVICE_DESCRIPTOR_LENGTH) ? UX_DEVICE_DESCRIPTOR_LENGTH :
 80022ee:	4635      	mov	r5, r6
 80022f0:	2e12      	cmp	r6, #18
 80022f2:	bf28      	it	cs
 80022f4:	2512      	movcs	r5, #18
					host_length;

			g_DescOrder[g_DescIndex++] = (uint8_t)length;
 80022f6:	4aa6      	ldr	r2, [pc, #664]	; (8002590 <_ux_device_stack_descriptor_send+0x308>)
 80022f8:	6813      	ldr	r3, [r2, #0]
 80022fa:	1c59      	adds	r1, r3, #1
 80022fc:	6011      	str	r1, [r2, #0]
 80022fe:	4aa5      	ldr	r2, [pc, #660]	; (8002594 <_ux_device_stack_descriptor_send+0x30c>)
 8002300:	54d5      	strb	r5, [r2, r3]

			/* Copy the device descriptor into the transfer request memory. */
			_ux_utility_memory_copy(transfer_request->ux_slave_transfer_request_data_pointer,
					_ux_system_slave->ux_system_slave_device_framework, length);
 8002302:	4ba2      	ldr	r3, [pc, #648]	; (800258c <_ux_device_stack_descriptor_send+0x304>)
 8002304:	681b      	ldr	r3, [r3, #0]
			_ux_utility_memory_copy(transfer_request->ux_slave_transfer_request_data_pointer,
 8002306:	462a      	mov	r2, r5
 8002308:	f8d3 1148 	ldr.w	r1, [r3, #328]	; 0x148
 800230c:	f8d4 00b8 	ldr.w	r0, [r4, #184]	; 0xb8
 8002310:	f000 fd2b 	bl	8002d6a <_ux_utility_memory_copy>

			/* Perform the data transfer.
			 * transfer_request->ux_slave_transfer_request_endpoint->ux_slave_endpoint_descriptor.wMaxPacketSize == 0 ?*/
			status = _ux_device_stack_transfer_request(transfer_request, length, host_length);
 8002314:	4632      	mov	r2, r6
 8002316:	4629      	mov	r1, r5
 8002318:	4640      	mov	r0, r8
 800231a:	f000 fb75 	bl	8002a08 <_ux_device_stack_transfer_request>
			return (UX_ERROR);
	}

	/* Return the status to the caller. */
	return (status);
}
 800231e:	b009      	add	sp, #36	; 0x24
 8002320:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			length = (host_length > UX_DEVICE_QUALIFIER_DESCRIPTOR_LENGTH) ?
 8002324:	4635      	mov	r5, r6
 8002326:	2e0a      	cmp	r6, #10
 8002328:	bf28      	it	cs
 800232a:	250a      	movcs	r5, #10
			device_framework = _ux_system_slave->ux_system_slave_device_framework;
 800232c:	4b97      	ldr	r3, [pc, #604]	; (800258c <_ux_device_stack_descriptor_send+0x304>)
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	f8d3 1148 	ldr.w	r1, [r3, #328]	; 0x148
			device_framework_length = _ux_system_slave->ux_system_slave_device_framework_length;
 8002334:	f8d3 014c 	ldr.w	r0, [r3, #332]	; 0x14c
			device_framework_end = device_framework + device_framework_length;
 8002338:	4408      	add	r0, r1
			while (device_framework < device_framework_end)
 800233a:	e000      	b.n	800233e <_ux_device_stack_descriptor_send+0xb6>
				device_framework += descriptor_length;
 800233c:	4411      	add	r1, r2
			while (device_framework < device_framework_end)
 800233e:	4281      	cmp	r1, r0
 8002340:	d20e      	bcs.n	8002360 <_ux_device_stack_descriptor_send+0xd8>
				descriptor_type = *(device_framework + 1);
 8002342:	784b      	ldrb	r3, [r1, #1]
				descriptor_length = (ULONG)*device_framework;
 8002344:	780a      	ldrb	r2, [r1, #0]
				if (descriptor_type == UX_DEVICE_QUALIFIER_DESCRIPTOR_ITEM)
 8002346:	2b06      	cmp	r3, #6
 8002348:	d1f8      	bne.n	800233c <_ux_device_stack_descriptor_send+0xb4>
					_ux_utility_memory_copy(
 800234a:	462a      	mov	r2, r5
 800234c:	f8d4 00b8 	ldr.w	r0, [r4, #184]	; 0xb8
 8002350:	f000 fd0b 	bl	8002d6a <_ux_utility_memory_copy>
					status = _ux_device_stack_transfer_request(transfer_request, length,
 8002354:	4632      	mov	r2, r6
 8002356:	4629      	mov	r1, r5
 8002358:	4640      	mov	r0, r8
 800235a:	f000 fb55 	bl	8002a08 <_ux_device_stack_transfer_request>
					break;
 800235e:	e7de      	b.n	800231e <_ux_device_stack_descriptor_send+0x96>
	UINT status = UX_ERROR;
 8002360:	20ff      	movs	r0, #255	; 0xff
 8002362:	e7dc      	b.n	800231e <_ux_device_stack_descriptor_send+0x96>
			length = (host_length > UX_OTG_DESCRIPTOR_LENGTH) ? UX_OTG_DESCRIPTOR_LENGTH :
 8002364:	4635      	mov	r5, r6
 8002366:	2e05      	cmp	r6, #5
 8002368:	bf28      	it	cs
 800236a:	2505      	movcs	r5, #5
			device_framework = _ux_system_slave->ux_system_slave_device_framework;
 800236c:	4b87      	ldr	r3, [pc, #540]	; (800258c <_ux_device_stack_descriptor_send+0x304>)
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	f8d3 1148 	ldr.w	r1, [r3, #328]	; 0x148
			device_framework_length = _ux_system_slave->ux_system_slave_device_framework_length;
 8002374:	f8d3 014c 	ldr.w	r0, [r3, #332]	; 0x14c
			device_framework_end = device_framework + device_framework_length;
 8002378:	4408      	add	r0, r1
			while (device_framework < device_framework_end)
 800237a:	e000      	b.n	800237e <_ux_device_stack_descriptor_send+0xf6>
				device_framework += descriptor_length;
 800237c:	4411      	add	r1, r2
			while (device_framework < device_framework_end)
 800237e:	4281      	cmp	r1, r0
 8002380:	d20e      	bcs.n	80023a0 <_ux_device_stack_descriptor_send+0x118>
				descriptor_type = *(device_framework + 1);
 8002382:	784b      	ldrb	r3, [r1, #1]
				descriptor_length = (ULONG)*device_framework;
 8002384:	780a      	ldrb	r2, [r1, #0]
				if (descriptor_type == UX_OTG_DESCRIPTOR_ITEM)
 8002386:	2b09      	cmp	r3, #9
 8002388:	d1f8      	bne.n	800237c <_ux_device_stack_descriptor_send+0xf4>
					_ux_utility_memory_copy(
 800238a:	462a      	mov	r2, r5
 800238c:	f8d4 00b8 	ldr.w	r0, [r4, #184]	; 0xb8
 8002390:	f000 fceb 	bl	8002d6a <_ux_utility_memory_copy>
					status = _ux_device_stack_transfer_request(transfer_request, length,
 8002394:	4632      	mov	r2, r6
 8002396:	4629      	mov	r1, r5
 8002398:	4640      	mov	r0, r8
 800239a:	f000 fb35 	bl	8002a08 <_ux_device_stack_transfer_request>
					break;
 800239e:	e7be      	b.n	800231e <_ux_device_stack_descriptor_send+0x96>
	UINT status = UX_ERROR;
 80023a0:	20ff      	movs	r0, #255	; 0xff
 80023a2:	e7bc      	b.n	800231e <_ux_device_stack_descriptor_send+0x96>
			device_framework = _ux_system_slave->ux_system_slave_device_framework;
 80023a4:	4b79      	ldr	r3, [pc, #484]	; (800258c <_ux_device_stack_descriptor_send+0x304>)
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	f8d3 5148 	ldr.w	r5, [r3, #328]	; 0x148
			device_framework_length = _ux_system_slave->ux_system_slave_device_framework_length;
 80023ac:	f8d3 114c 	ldr.w	r1, [r3, #332]	; 0x14c
			device_framework_end = device_framework + device_framework_length;
 80023b0:	4429      	add	r1, r5
			while (device_framework < device_framework_end)
 80023b2:	e000      	b.n	80023b6 <_ux_device_stack_descriptor_send+0x12e>
				device_framework += descriptor_length;
 80023b4:	4415      	add	r5, r2
			while (device_framework < device_framework_end)
 80023b6:	428d      	cmp	r5, r1
 80023b8:	d213      	bcs.n	80023e2 <_ux_device_stack_descriptor_send+0x15a>
				descriptor_type = *(device_framework + 1);
 80023ba:	786b      	ldrb	r3, [r5, #1]
				descriptor_length = (ULONG)*device_framework;
 80023bc:	782a      	ldrb	r2, [r5, #0]
				if (descriptor_type == UX_BOS_DESCRIPTOR_ITEM)
 80023be:	2b0f      	cmp	r3, #15
 80023c0:	d1f8      	bne.n	80023b4 <_ux_device_stack_descriptor_send+0x12c>
					length = _ux_utility_short_get(device_framework + 2);
 80023c2:	1ca8      	adds	r0, r5, #2
 80023c4:	f000 fd9e 	bl	8002f04 <_ux_utility_short_get>
 80023c8:	4607      	mov	r7, r0
					_ux_utility_memory_copy(
 80023ca:	4602      	mov	r2, r0
 80023cc:	4629      	mov	r1, r5
 80023ce:	f8d4 00b8 	ldr.w	r0, [r4, #184]	; 0xb8
 80023d2:	f000 fcca 	bl	8002d6a <_ux_utility_memory_copy>
					status = _ux_device_stack_transfer_request(transfer_request, length,
 80023d6:	4632      	mov	r2, r6
 80023d8:	4639      	mov	r1, r7
 80023da:	4640      	mov	r0, r8
 80023dc:	f000 fb14 	bl	8002a08 <_ux_device_stack_transfer_request>
					break;
 80023e0:	e79d      	b.n	800231e <_ux_device_stack_descriptor_send+0x96>
	UINT status = UX_ERROR;
 80023e2:	20ff      	movs	r0, #255	; 0xff
 80023e4:	e79b      	b.n	800231e <_ux_device_stack_descriptor_send+0x96>
			device_framework = _ux_system_slave->ux_system_slave_device_framework_full_speed;
 80023e6:	4b69      	ldr	r3, [pc, #420]	; (800258c <_ux_device_stack_descriptor_send+0x304>)
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	f8d3 7150 	ldr.w	r7, [r3, #336]	; 0x150
			device_framework_length =
 80023ee:	f8d3 1154 	ldr.w	r1, [r3, #340]	; 0x154
			device_framework_end = device_framework + device_framework_length;
 80023f2:	4439      	add	r1, r7
	ULONG parsed_descriptor_index = 0;
 80023f4:	2000      	movs	r0, #0
			while (device_framework < device_framework_end)
 80023f6:	e028      	b.n	800244a <_ux_device_stack_descriptor_send+0x1c2>
						_ux_utility_descriptor_parse(device_framework,
 80023f8:	466b      	mov	r3, sp
 80023fa:	2208      	movs	r2, #8
 80023fc:	4966      	ldr	r1, [pc, #408]	; (8002598 <_ux_device_stack_descriptor_send+0x310>)
 80023fe:	4638      	mov	r0, r7
 8002400:	f000 fbda 	bl	8002bb8 <_ux_utility_descriptor_parse>
						configuration_descriptor_length = configuration_descriptor.wTotalLength;
 8002404:	9d02      	ldr	r5, [sp, #8]
						length = (configuration_descriptor_length < host_length) ?
 8002406:	42b5      	cmp	r5, r6
 8002408:	bf28      	it	cs
 800240a:	4635      	movcs	r5, r6
						if (length > UX_SLAVE_REQUEST_CONTROL_MAX_LENGTH)
 800240c:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 8002410:	d90a      	bls.n	8002428 <_ux_device_stack_descriptor_send+0x1a0>
							_ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD,
 8002412:	2212      	movs	r2, #18
 8002414:	2109      	movs	r1, #9
 8002416:	2002      	movs	r0, #2
 8002418:	f000 fb50 	bl	8002abc <_ux_system_error_handler>
							status = dcd->ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT,
 800241c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800241e:	464a      	mov	r2, r9
 8002420:	2114      	movs	r1, #20
 8002422:	4620      	mov	r0, r4
 8002424:	4798      	blx	r3
							break;
 8002426:	e77a      	b.n	800231e <_ux_device_stack_descriptor_send+0x96>
						_ux_utility_memory_copy(
 8002428:	462a      	mov	r2, r5
 800242a:	4639      	mov	r1, r7
 800242c:	f8d4 00b8 	ldr.w	r0, [r4, #184]	; 0xb8
 8002430:	f000 fc9b 	bl	8002d6a <_ux_utility_memory_copy>
						*(transfer_request->ux_slave_transfer_request_data_pointer + 1) =
 8002434:	f8d4 30b8 	ldr.w	r3, [r4, #184]	; 0xb8
 8002438:	2207      	movs	r2, #7
 800243a:	705a      	strb	r2, [r3, #1]
						status = _ux_device_stack_transfer_request(transfer_request, length,
 800243c:	4632      	mov	r2, r6
 800243e:	4629      	mov	r1, r5
 8002440:	4640      	mov	r0, r8
 8002442:	f000 fae1 	bl	8002a08 <_ux_device_stack_transfer_request>
						break;
 8002446:	e76a      	b.n	800231e <_ux_device_stack_descriptor_send+0x96>
				device_framework += descriptor_length;
 8002448:	4417      	add	r7, r2
			while (device_framework < device_framework_end)
 800244a:	428f      	cmp	r7, r1
 800244c:	d207      	bcs.n	800245e <_ux_device_stack_descriptor_send+0x1d6>
				descriptor_type = *(device_framework + 1);
 800244e:	787b      	ldrb	r3, [r7, #1]
				descriptor_length = (ULONG)*device_framework;
 8002450:	783a      	ldrb	r2, [r7, #0]
				if (descriptor_type == UX_CONFIGURATION_DESCRIPTOR_ITEM)
 8002452:	2b02      	cmp	r3, #2
 8002454:	d1f8      	bne.n	8002448 <_ux_device_stack_descriptor_send+0x1c0>
					if (parsed_descriptor_index == descriptor_index)
 8002456:	42a8      	cmp	r0, r5
 8002458:	d0ce      	beq.n	80023f8 <_ux_device_stack_descriptor_send+0x170>
						parsed_descriptor_index++;
 800245a:	3001      	adds	r0, #1
 800245c:	e7f4      	b.n	8002448 <_ux_device_stack_descriptor_send+0x1c0>
	UINT status = UX_ERROR;
 800245e:	20ff      	movs	r0, #255	; 0xff
 8002460:	e75d      	b.n	800231e <_ux_device_stack_descriptor_send+0x96>
			device_framework = _ux_system_slave->ux_system_slave_device_framework;
 8002462:	4b4a      	ldr	r3, [pc, #296]	; (800258c <_ux_device_stack_descriptor_send+0x304>)
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	f8d3 7148 	ldr.w	r7, [r3, #328]	; 0x148
			device_framework_length = _ux_system_slave->ux_system_slave_device_framework_length;
 800246a:	f8d3 114c 	ldr.w	r1, [r3, #332]	; 0x14c
			device_framework_end = device_framework + device_framework_length;
 800246e:	4439      	add	r1, r7
	ULONG parsed_descriptor_index = 0;
 8002470:	2000      	movs	r0, #0
			while (device_framework < device_framework_end)
 8002472:	e024      	b.n	80024be <_ux_device_stack_descriptor_send+0x236>
						_ux_utility_descriptor_parse(device_framework,
 8002474:	466b      	mov	r3, sp
 8002476:	2208      	movs	r2, #8
 8002478:	4947      	ldr	r1, [pc, #284]	; (8002598 <_ux_device_stack_descriptor_send+0x310>)
 800247a:	4638      	mov	r0, r7
 800247c:	f000 fb9c 	bl	8002bb8 <_ux_utility_descriptor_parse>
						configuration_descriptor_length = configuration_descriptor.wTotalLength;
 8002480:	9d02      	ldr	r5, [sp, #8]
						length = (configuration_descriptor_length < host_length) ?
 8002482:	42b5      	cmp	r5, r6
 8002484:	bf28      	it	cs
 8002486:	4635      	movcs	r5, r6
						if (length > UX_SLAVE_REQUEST_CONTROL_MAX_LENGTH)
 8002488:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 800248c:	d90a      	bls.n	80024a4 <_ux_device_stack_descriptor_send+0x21c>
							_ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD,
 800248e:	2212      	movs	r2, #18
 8002490:	2109      	movs	r1, #9
 8002492:	2002      	movs	r0, #2
 8002494:	f000 fb12 	bl	8002abc <_ux_system_error_handler>
							status = dcd->ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT,
 8002498:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800249a:	464a      	mov	r2, r9
 800249c:	2114      	movs	r1, #20
 800249e:	4620      	mov	r0, r4
 80024a0:	4798      	blx	r3
							break;
 80024a2:	e73c      	b.n	800231e <_ux_device_stack_descriptor_send+0x96>
						_ux_utility_memory_copy(
 80024a4:	462a      	mov	r2, r5
 80024a6:	4639      	mov	r1, r7
 80024a8:	f8d4 00b8 	ldr.w	r0, [r4, #184]	; 0xb8
 80024ac:	f000 fc5d 	bl	8002d6a <_ux_utility_memory_copy>
						status = _ux_device_stack_transfer_request(transfer_request, length,
 80024b0:	4632      	mov	r2, r6
 80024b2:	4629      	mov	r1, r5
 80024b4:	4640      	mov	r0, r8
 80024b6:	f000 faa7 	bl	8002a08 <_ux_device_stack_transfer_request>
						break;
 80024ba:	e730      	b.n	800231e <_ux_device_stack_descriptor_send+0x96>
				device_framework += descriptor_length;
 80024bc:	4417      	add	r7, r2
			while (device_framework < device_framework_end)
 80024be:	428f      	cmp	r7, r1
 80024c0:	d207      	bcs.n	80024d2 <_ux_device_stack_descriptor_send+0x24a>
				descriptor_type = *(device_framework + 1);
 80024c2:	787b      	ldrb	r3, [r7, #1]
				descriptor_length = (ULONG)*device_framework;
 80024c4:	783a      	ldrb	r2, [r7, #0]
				if (descriptor_type == UX_CONFIGURATION_DESCRIPTOR_ITEM)
 80024c6:	2b02      	cmp	r3, #2
 80024c8:	d1f8      	bne.n	80024bc <_ux_device_stack_descriptor_send+0x234>
					if (parsed_descriptor_index == descriptor_index)
 80024ca:	42a8      	cmp	r0, r5
 80024cc:	d0d2      	beq.n	8002474 <_ux_device_stack_descriptor_send+0x1ec>
						parsed_descriptor_index++;
 80024ce:	3001      	adds	r0, #1
 80024d0:	e7f4      	b.n	80024bc <_ux_device_stack_descriptor_send+0x234>
	UINT status = UX_ERROR;
 80024d2:	20ff      	movs	r0, #255	; 0xff
 80024d4:	e723      	b.n	800231e <_ux_device_stack_descriptor_send+0x96>
			if (descriptor_index == 0)
 80024d6:	bb75      	cbnz	r5, 8002536 <_ux_device_stack_descriptor_send+0x2ae>
				if (_ux_system_slave->ux_system_slave_language_id_framework_length
 80024d8:	4b2c      	ldr	r3, [pc, #176]	; (800258c <_ux_device_stack_descriptor_send+0x304>)
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	f8d3 316c 	ldr.w	r3, [r3, #364]	; 0x16c
						+ 2> UX_SLAVE_REQUEST_CONTROL_MAX_LENGTH)
 80024e0:	1c9a      	adds	r2, r3, #2
				if (_ux_system_slave->ux_system_slave_language_id_framework_length
 80024e2:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 80024e6:	d819      	bhi.n	800251c <_ux_device_stack_descriptor_send+0x294>
				string_memory = transfer_request->ux_slave_transfer_request_data_pointer;
 80024e8:	f8d4 00b8 	ldr.w	r0, [r4, #184]	; 0xb8
						(UCHAR)(_ux_system_slave->ux_system_slave_language_id_framework_length + 2);
 80024ec:	3302      	adds	r3, #2
				*string_memory =
 80024ee:	7003      	strb	r3, [r0, #0]
				*(string_memory + 1) = UX_STRING_DESCRIPTOR_ITEM;
 80024f0:	2303      	movs	r3, #3
 80024f2:	7043      	strb	r3, [r0, #1]
						_ux_system_slave->ux_system_slave_language_id_framework,
 80024f4:	4c25      	ldr	r4, [pc, #148]	; (800258c <_ux_device_stack_descriptor_send+0x304>)
 80024f6:	6823      	ldr	r3, [r4, #0]
				_ux_utility_memory_copy(string_memory + 2,
 80024f8:	f8d3 216c 	ldr.w	r2, [r3, #364]	; 0x16c
 80024fc:	f8d3 1168 	ldr.w	r1, [r3, #360]	; 0x168
 8002500:	3002      	adds	r0, #2
 8002502:	f000 fc32 	bl	8002d6a <_ux_utility_memory_copy>
						> _ux_system_slave->ux_system_slave_language_id_framework_length + 2)
 8002506:	6823      	ldr	r3, [r4, #0]
 8002508:	f8d3 116c 	ldr.w	r1, [r3, #364]	; 0x16c
 800250c:	3102      	adds	r1, #2
				if (host_length
 800250e:	42b1      	cmp	r1, r6
 8002510:	d20f      	bcs.n	8002532 <_ux_device_stack_descriptor_send+0x2aa>
				status = _ux_device_stack_transfer_request(transfer_request, length, host_length);
 8002512:	4632      	mov	r2, r6
 8002514:	4640      	mov	r0, r8
 8002516:	f000 fa77 	bl	8002a08 <_ux_device_stack_transfer_request>
 800251a:	e700      	b.n	800231e <_ux_device_stack_descriptor_send+0x96>
					_ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_DEVICE_STACK,
 800251c:	2212      	movs	r2, #18
 800251e:	2109      	movs	r1, #9
 8002520:	2002      	movs	r0, #2
 8002522:	f000 facb 	bl	8002abc <_ux_system_error_handler>
					status = dcd->ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 8002526:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002528:	464a      	mov	r2, r9
 800252a:	2114      	movs	r1, #20
 800252c:	4620      	mov	r0, r4
 800252e:	4798      	blx	r3
					break;
 8002530:	e6f5      	b.n	800231e <_ux_device_stack_descriptor_send+0x96>
					length = host_length;
 8002532:	4631      	mov	r1, r6
 8002534:	e7ed      	b.n	8002512 <_ux_device_stack_descriptor_send+0x28a>
				UCHAR* string_framework = _ux_system_slave->ux_system_slave_string_framework;
 8002536:	4b15      	ldr	r3, [pc, #84]	; (800258c <_ux_device_stack_descriptor_send+0x304>)
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	f8d3 b160 	ldr.w	fp, [r3, #352]	; 0x160
				ULONG string_framework_length =
 800253e:	f8d3 a164 	ldr.w	sl, [r3, #356]	; 0x164
				while (string_framework_length != 0)
 8002542:	e033      	b.n	80025ac <_ux_device_stack_descriptor_send+0x324>
								_ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD,
 8002544:	2212      	movs	r2, #18
 8002546:	2109      	movs	r1, #9
 8002548:	2002      	movs	r0, #2
 800254a:	f000 fab7 	bl	8002abc <_ux_system_error_handler>
								status = dcd->ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT,
 800254e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002550:	464a      	mov	r2, r9
 8002552:	2114      	movs	r1, #20
 8002554:	4620      	mov	r0, r4
 8002556:	4798      	blx	r3
								break;
 8002558:	e043      	b.n	80025e2 <_ux_device_stack_descriptor_send+0x35a>
										+ string_length);
 800255a:	1d18      	adds	r0, r3, #4
								*(string_memory + 2 + (string_length * 2)) = *(string_framework + 4
 800255c:	3301      	adds	r3, #1
 800255e:	005a      	lsls	r2, r3, #1
 8002560:	f81b 0000 	ldrb.w	r0, [fp, r0]
 8002564:	f801 0013 	strb.w	r0, [r1, r3, lsl #1]
								*(string_memory + 2 + (string_length * 2) + 1) = 0;
 8002568:	3201      	adds	r2, #1
 800256a:	2000      	movs	r0, #0
 800256c:	5488      	strb	r0, [r1, r2]
							for (string_length = 0; string_length < *(string_framework + 3);
 800256e:	f89b 2003 	ldrb.w	r2, [fp, #3]
 8002572:	429a      	cmp	r2, r3
 8002574:	d8f1      	bhi.n	800255a <_ux_device_stack_descriptor_send+0x2d2>
							if (host_length > (UINT)((*(string_framework + 3) * 2) + 2))
 8002576:	3201      	adds	r2, #1
 8002578:	0051      	lsls	r1, r2, #1
 800257a:	42b1      	cmp	r1, r6
 800257c:	d300      	bcc.n	8002580 <_ux_device_stack_descriptor_send+0x2f8>
								length = host_length;
 800257e:	4631      	mov	r1, r6
							status = _ux_device_stack_transfer_request(transfer_request, length,
 8002580:	4632      	mov	r2, r6
 8002582:	4640      	mov	r0, r8
 8002584:	f000 fa40 	bl	8002a08 <_ux_device_stack_transfer_request>
							break;
 8002588:	e02b      	b.n	80025e2 <_ux_device_stack_descriptor_send+0x35a>
 800258a:	bf00      	nop
 800258c:	20002c48 	.word	0x20002c48
 8002590:	200002b4 	.word	0x200002b4
 8002594:	200002b8 	.word	0x200002b8
 8002598:	200000f4 	.word	0x200000f4
					string_framework_length -= (ULONG)*(string_framework + 3) + 4;
 800259c:	f89b 3003 	ldrb.w	r3, [fp, #3]
 80025a0:	ebaa 0a03 	sub.w	sl, sl, r3
 80025a4:	f1aa 0a04 	sub.w	sl, sl, #4
					string_framework += (ULONG)*(string_framework + 3) + 4;
 80025a8:	3304      	adds	r3, #4
 80025aa:	449b      	add	fp, r3
				while (string_framework_length != 0)
 80025ac:	f1ba 0f00 	cmp.w	sl, #0
 80025b0:	d016      	beq.n	80025e0 <_ux_device_stack_descriptor_send+0x358>
					ULONG curr_index = _ux_utility_short_get(string_framework);
 80025b2:	4658      	mov	r0, fp
 80025b4:	f000 fca6 	bl	8002f04 <_ux_utility_short_get>
					if (curr_index == request_index)
 80025b8:	42b8      	cmp	r0, r7
 80025ba:	d1ef      	bne.n	800259c <_ux_device_stack_descriptor_send+0x314>
						if (*(string_framework + 2) == descriptor_index)
 80025bc:	f89b 3002 	ldrb.w	r3, [fp, #2]
 80025c0:	42ab      	cmp	r3, r5
 80025c2:	d1eb      	bne.n	800259c <_ux_device_stack_descriptor_send+0x314>
							if (((*(string_framework + 3) * 2) + 2)
 80025c4:	f89b 3003 	ldrb.w	r3, [fp, #3]
 80025c8:	1c5a      	adds	r2, r3, #1
 80025ca:	2a80      	cmp	r2, #128	; 0x80
 80025cc:	dcba      	bgt.n	8002544 <_ux_device_stack_descriptor_send+0x2bc>
							string_memory =
 80025ce:	f8d4 10b8 	ldr.w	r1, [r4, #184]	; 0xb8
							*string_memory = (UCHAR)((*(string_framework + 3) * 2) + 2);
 80025d2:	3301      	adds	r3, #1
 80025d4:	005b      	lsls	r3, r3, #1
 80025d6:	700b      	strb	r3, [r1, #0]
							*(string_memory + 1) = UX_STRING_DESCRIPTOR_ITEM;
 80025d8:	2303      	movs	r3, #3
 80025da:	704b      	strb	r3, [r1, #1]
							for (string_length = 0; string_length < *(string_framework + 3);
 80025dc:	2300      	movs	r3, #0
 80025de:	e7c6      	b.n	800256e <_ux_device_stack_descriptor_send+0x2e6>
	UINT status = UX_ERROR;
 80025e0:	20ff      	movs	r0, #255	; 0xff
				if (string_framework_length == 0)
 80025e2:	f1ba 0f00 	cmp.w	sl, #0
 80025e6:	f47f ae9a 	bne.w	800231e <_ux_device_stack_descriptor_send+0x96>
					dcd->ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 80025ea:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80025ec:	464a      	mov	r2, r9
 80025ee:	2114      	movs	r1, #20
 80025f0:	4620      	mov	r0, r4
 80025f2:	4798      	blx	r3
					return (UX_ERROR);
 80025f4:	20ff      	movs	r0, #255	; 0xff
 80025f6:	e692      	b.n	800231e <_ux_device_stack_descriptor_send+0x96>
			dcd->ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 80025f8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80025fa:	464a      	mov	r2, r9
 80025fc:	2114      	movs	r1, #20
 80025fe:	4620      	mov	r0, r4
 8002600:	4798      	blx	r3
			return (UX_ERROR);
 8002602:	20ff      	movs	r0, #255	; 0xff
 8002604:	e68b      	b.n	800231e <_ux_device_stack_descriptor_send+0x96>
 8002606:	bf00      	nop

08002608 <_ux_device_stack_disconnect>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT _ux_device_stack_disconnect(VOID)
{
 8002608:	b570      	push	{r4, r5, r6, lr}
 800260a:	b08c      	sub	sp, #48	; 0x30
	/* Get the pointer to the DCD. */
	UX_SLAVE_DCD* dcd = &_ux_system_slave->ux_system_slave_dcd;
 800260c:	4b1a      	ldr	r3, [pc, #104]	; (8002678 <_ux_device_stack_disconnect+0x70>)
 800260e:	681d      	ldr	r5, [r3, #0]

	/* If trace is enabled, register this object. */
	UX_TRACE_OBJECT_UNREGISTER(device);

	/* If the device was in the configured state, there may be interfaces attached to the configuration. */
	if (device->ux_slave_device_state == UX_DEVICE_CONFIGURED)
 8002610:	6c2b      	ldr	r3, [r5, #64]	; 0x40
 8002612:	2b03      	cmp	r3, #3
 8002614:	d017      	beq.n	8002646 <_ux_device_stack_disconnect+0x3e>
	/*--------------------------------------------------------------------------------------------*/

	UINT status = UX_ERROR;

	/* If the device was attached, we need to destroy the control endpoint. */
	if (device->ux_slave_device_state == UX_DEVICE_ATTACHED)
 8002616:	6c2b      	ldr	r3, [r5, #64]	; 0x40
 8002618:	2b01      	cmp	r3, #1
 800261a:	d12b      	bne.n	8002674 <_ux_device_stack_disconnect+0x6c>
		/* Now we can destroy the default control endpoint. */
		status = dcd->ux_slave_dcd_function(dcd, UX_DCD_DESTROY_ENDPOINT,
 800261c:	6bab      	ldr	r3, [r5, #56]	; 0x38
 800261e:	f105 027c 	add.w	r2, r5, #124	; 0x7c
 8002622:	210f      	movs	r1, #15
 8002624:	4628      	mov	r0, r5
 8002626:	4798      	blx	r3
 8002628:	4604      	mov	r4, r0
				(VOID*)&device->ux_slave_device_control_endpoint);

	/* We are reverting to configuration 0. */
	device->ux_slave_device_configuration_selected = 0;
 800262a:	2300      	movs	r3, #0
 800262c:	f8c5 310c 	str.w	r3, [r5, #268]	; 0x10c

	/* Set the device to be non attached. */
	device->ux_slave_device_state = UX_DEVICE_RESET;
 8002630:	642b      	str	r3, [r5, #64]	; 0x40

	/* Check the status change callback. */
	if (_ux_system_slave->ux_system_slave_change_function != UX_NULL)
 8002632:	4b11      	ldr	r3, [pc, #68]	; (8002678 <_ux_device_stack_disconnect+0x70>)
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 800263a:	b10b      	cbz	r3, 8002640 <_ux_device_stack_disconnect+0x38>
	{
		/* Inform the application if a callback function was programmed. */
		_ux_system_slave->ux_system_slave_change_function(UX_DEVICE_REMOVED);
 800263c:	200a      	movs	r0, #10
 800263e:	4798      	blx	r3
	}

	/* Return the status to the caller. */
	return (status);
}
 8002640:	4620      	mov	r0, r4
 8002642:	b00c      	add	sp, #48	; 0x30
 8002644:	bd70      	pop	{r4, r5, r6, pc}
		UX_SLAVE_INTERFACE* interface = device->ux_slave_device_first_interface;
 8002646:	f8d5 4130 	ldr.w	r4, [r5, #304]	; 0x130
		while (interface != UX_NULL)
 800264a:	e004      	b.n	8002656 <_ux_device_stack_disconnect+0x4e>
			UX_SLAVE_INTERFACE* next_interface = interface->ux_slave_interface_next_interface;
 800264c:	6b26      	ldr	r6, [r4, #48]	; 0x30
			_ux_device_stack_interface_delete(interface);
 800264e:	4620      	mov	r0, r4
 8002650:	f000 f982 	bl	8002958 <_ux_device_stack_interface_delete>
			interface = next_interface;
 8002654:	4634      	mov	r4, r6
		while (interface != UX_NULL)
 8002656:	b154      	cbz	r4, 800266e <_ux_device_stack_disconnect+0x66>
			class_command.ux_slave_class_command_request = UX_SLAVE_CLASS_COMMAND_DEACTIVATE;
 8002658:	2303      	movs	r3, #3
 800265a:	9301      	str	r3, [sp, #4]
			class_command.ux_slave_class_command_interface = (VOID*)interface;
 800265c:	9403      	str	r4, [sp, #12]
			UX_SLAVE_CLASS* class = interface->ux_slave_interface_class;
 800265e:	6863      	ldr	r3, [r4, #4]
			class_command.ux_slave_class_command_class_ptr = class;
 8002660:	9309      	str	r3, [sp, #36]	; 0x24
			if (class != UX_NULL)
 8002662:	2b00      	cmp	r3, #0
 8002664:	d0f2      	beq.n	800264c <_ux_device_stack_disconnect+0x44>
				class->ux_slave_class_entry_function(&class_command);
 8002666:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002668:	a801      	add	r0, sp, #4
 800266a:	4798      	blx	r3
 800266c:	e7ee      	b.n	800264c <_ux_device_stack_disconnect+0x44>
		device->ux_slave_device_state = UX_DEVICE_ATTACHED;
 800266e:	2301      	movs	r3, #1
 8002670:	642b      	str	r3, [r5, #64]	; 0x40
 8002672:	e7d0      	b.n	8002616 <_ux_device_stack_disconnect+0xe>
	UINT status = UX_ERROR;
 8002674:	24ff      	movs	r4, #255	; 0xff
 8002676:	e7d8      	b.n	800262a <_ux_device_stack_disconnect+0x22>
 8002678:	20002c48 	.word	0x20002c48

0800267c <_ux_device_stack_endpoint_stall>:
/*                                                                        */ 
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_endpoint_stall(UX_SLAVE_ENDPOINT *endpoint)
{
 800267c:	b538      	push	{r3, r4, r5, lr}
 800267e:	4604      	mov	r4, r0

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_ENDPOINT_STALL, endpoint, 0, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 8002680:	4b09      	ldr	r3, [pc, #36]	; (80026a8 <_ux_device_stack_endpoint_stall+0x2c>)
 8002682:	6818      	ldr	r0, [r3, #0]
__attribute__( ( always_inline ) ) static inline unsigned int __disable_interrupts(void)
{

unsigned int  primask_value;

    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8002684:	f3ef 8510 	mrs	r5, PRIMASK
    __asm__ volatile (" CPSID i" : : : "memory" );
 8002688:	b672      	cpsid	i
       resets it.  */
    TX_DISABLE

    /* Check if the device is in a valid state; as soon as the device is out 
       of the RESET state, transfers occur and thus endpoints may be stalled. */
    if (_ux_system_slave -> ux_system_slave_device.ux_slave_device_state != UX_DEVICE_RESET)
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800268e:	b143      	cbz	r3, 80026a2 <_ux_device_stack_endpoint_stall+0x26>
    {

        /* Stall the endpoint.  */
        status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 8002690:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8002692:	4622      	mov	r2, r4
 8002694:	2114      	movs	r1, #20
 8002696:	4798      	blx	r3
        
        /* Mark the endpoint state.  */
        endpoint -> ux_slave_endpoint_state =  UX_ENDPOINT_HALTED;
 8002698:	2302      	movs	r3, #2
 800269a:	6063      	str	r3, [r4, #4]
}

__attribute__( ( always_inline ) ) static inline void __restore_interrupts(unsigned int primask_value)
{

    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 800269c:	f385 8810 	msr	PRIMASK, r5
    /* Restore interrupts.  */
    TX_RESTORE

    /* Return completion status.  */
    return(status);       
}
 80026a0:	bd38      	pop	{r3, r4, r5, pc}
    status =  UX_ERROR;
 80026a2:	20ff      	movs	r0, #255	; 0xff
 80026a4:	e7fa      	b.n	800269c <_ux_device_stack_endpoint_stall+0x20>
 80026a6:	bf00      	nop
 80026a8:	20002c48 	.word	0x20002c48

080026ac <_ux_device_stack_get_status>:
/*                                                                        */ 
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_get_status(ULONG request_type, ULONG request_index, ULONG request_length)
{
 80026ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_GET_STATUS, request_type, request_index, request_length, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 80026ae:	4b2c      	ldr	r3, [pc, #176]	; (8002760 <_ux_device_stack_get_status+0xb4>)
 80026b0:	681c      	ldr	r4, [r3, #0]

    /* Get the control endpoint for the device.  */
    endpoint =  &device -> ux_slave_device_control_endpoint;

    /* Get the pointer to the transfer request associated with the endpoint.  */
    transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;
 80026b2:	f104 07ac 	add.w	r7, r4, #172	; 0xac

    /* Reset the status buffer.  */
    *transfer_request -> ux_slave_transfer_request_data_pointer =  0;
 80026b6:	f8d4 50b8 	ldr.w	r5, [r4, #184]	; 0xb8
 80026ba:	2300      	movs	r3, #0
 80026bc:	702b      	strb	r3, [r5, #0]
    *(transfer_request -> ux_slave_transfer_request_data_pointer + 1) =  0;
 80026be:	f8d4 50b8 	ldr.w	r5, [r4, #184]	; 0xb8
 80026c2:	706b      	strb	r3, [r5, #1]
    
    /* The default length for GET_STATUS is 2, except for OTG get Status.  */
    data_length = 2;
    
    /* The status can be for either the device or the endpoint.  */
    switch (request_type & UX_REQUEST_TARGET)
 80026c4:	f010 0003 	ands.w	r0, r0, #3
 80026c8:	d00a      	beq.n	80026e0 <_ux_device_stack_get_status+0x34>
 80026ca:	f104 067c 	add.w	r6, r4, #124	; 0x7c
 80026ce:	2802      	cmp	r0, #2
 80026d0:	d021      	beq.n	8002716 <_ux_device_stack_get_status+0x6a>
        break;

    default:
        
        /* We stall the command.  */
        dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 80026d2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80026d4:	4632      	mov	r2, r6
 80026d6:	2114      	movs	r1, #20
 80026d8:	4620      	mov	r0, r4
 80026da:	4798      	blx	r3
    
        /* No more work to do here.  The command failed but the upper layer does not depend on it.  */
        return(UX_SUCCESS);            
 80026dc:	2000      	movs	r0, #0
 80026de:	e03b      	b.n	8002758 <_ux_device_stack_get_status+0xac>
        if (request_index == UX_OTG_STATUS_SELECTOR)
 80026e0:	f5b1 4f70 	cmp.w	r1, #61440	; 0xf000
 80026e4:	d030      	beq.n	8002748 <_ux_device_stack_get_status+0x9c>
            if (_ux_system_slave -> ux_system_slave_power_state == UX_DEVICE_SELF_POWERED)
 80026e6:	4b1e      	ldr	r3, [pc, #120]	; (8002760 <_ux_device_stack_get_status+0xb4>)
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	f8d3 31c8 	ldr.w	r3, [r3, #456]	; 0x1c8
 80026ee:	2b02      	cmp	r3, #2
 80026f0:	d00c      	beq.n	800270c <_ux_device_stack_get_status+0x60>
            if (_ux_system_slave -> ux_system_slave_remote_wakeup_enabled)
 80026f2:	4b1b      	ldr	r3, [pc, #108]	; (8002760 <_ux_device_stack_get_status+0xb4>)
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	f8d3 31d0 	ldr.w	r3, [r3, #464]	; 0x1d0
 80026fa:	b373      	cbz	r3, 800275a <_ux_device_stack_get_status+0xae>
                *transfer_request -> ux_slave_transfer_request_data_pointer |=  2;
 80026fc:	f8d4 20b8 	ldr.w	r2, [r4, #184]	; 0xb8
 8002700:	7813      	ldrb	r3, [r2, #0]
 8002702:	f043 0302 	orr.w	r3, r3, #2
 8002706:	7013      	strb	r3, [r2, #0]
    data_length = 2;
 8002708:	2102      	movs	r1, #2
 800270a:	e01e      	b.n	800274a <_ux_device_stack_get_status+0x9e>
                *transfer_request -> ux_slave_transfer_request_data_pointer =  1;
 800270c:	f8d4 30b8 	ldr.w	r3, [r4, #184]	; 0xb8
 8002710:	2201      	movs	r2, #1
 8002712:	701a      	strb	r2, [r3, #0]
 8002714:	e7ed      	b.n	80026f2 <_ux_device_stack_get_status+0x46>
        status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_ENDPOINT_STATUS, (VOID *)(ALIGN_TYPE)(request_index & (UINT)~UX_ENDPOINT_DIRECTION));
 8002716:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002718:	f021 0280 	bic.w	r2, r1, #128	; 0x80
 800271c:	2115      	movs	r1, #21
 800271e:	4620      	mov	r0, r4
 8002720:	4798      	blx	r3
        if (status != UX_ERROR)
 8002722:	28ff      	cmp	r0, #255	; 0xff
 8002724:	d106      	bne.n	8002734 <_ux_device_stack_get_status+0x88>
            dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 8002726:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002728:	4632      	mov	r2, r6
 800272a:	2114      	movs	r1, #20
 800272c:	4620      	mov	r0, r4
 800272e:	4798      	blx	r3
            return(UX_SUCCESS);            
 8002730:	2000      	movs	r0, #0
 8002732:	e011      	b.n	8002758 <_ux_device_stack_get_status+0xac>
            if (status == UX_TRUE)
 8002734:	2801      	cmp	r0, #1
 8002736:	d001      	beq.n	800273c <_ux_device_stack_get_status+0x90>
    data_length = 2;
 8002738:	2102      	movs	r1, #2
 800273a:	e006      	b.n	800274a <_ux_device_stack_get_status+0x9e>
                *transfer_request -> ux_slave_transfer_request_data_pointer =  1;
 800273c:	f8d4 30b8 	ldr.w	r3, [r4, #184]	; 0xb8
 8002740:	2201      	movs	r2, #1
 8002742:	701a      	strb	r2, [r3, #0]
    data_length = 2;
 8002744:	2102      	movs	r1, #2
 8002746:	e000      	b.n	800274a <_ux_device_stack_get_status+0x9e>
            data_length = 1;
 8002748:	2101      	movs	r1, #1
    }
    
    /* Set the phase of the transfer to data out.  */
    transfer_request -> ux_slave_transfer_request_phase =  UX_TRANSFER_PHASE_DATA_OUT;
 800274a:	2303      	movs	r3, #3
 800274c:	f8c4 30d0 	str.w	r3, [r4, #208]	; 0xd0

    /* Send the descriptor with the appropriate length to the host.  */
    status =  _ux_device_stack_transfer_request(transfer_request, data_length, data_length);
 8002750:	460a      	mov	r2, r1
 8002752:	4638      	mov	r0, r7
 8002754:	f000 f958 	bl	8002a08 <_ux_device_stack_transfer_request>

    /* Return the function status.  */
    return(status);
}
 8002758:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    data_length = 2;
 800275a:	2102      	movs	r1, #2
 800275c:	e7f5      	b.n	800274a <_ux_device_stack_get_status+0x9e>
 800275e:	bf00      	nop
 8002760:	20002c48 	.word	0x20002c48

08002764 <_ux_device_stack_initialize>:
UINT _ux_device_stack_initialize(UCHAR* device_framework_high_speed,
		ULONG device_framework_length_high_speed, UCHAR* device_framework_full_speed,
		ULONG device_framework_length_full_speed, UCHAR* string_framework,
		ULONG string_framework_length, UCHAR* language_id_framework,
		ULONG language_id_framework_length, UINT (*ux_system_slave_change_function)(ULONG))
{
 8002764:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	/* If trace is enabled, insert this event into the trace buffer. */
	UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_INITIALIZE, 0, 0, 0, 0,
			UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

	/* Get the pointer to the device. */
	UX_SLAVE_DEVICE* device = &_ux_system_slave->ux_system_slave_device;
 8002768:	4c79      	ldr	r4, [pc, #484]	; (8002950 <_ux_device_stack_initialize+0x1ec>)
 800276a:	6824      	ldr	r4, [r4, #0]

	/* Store the high speed device framework address and length in the project structure. */
	_ux_system_slave->ux_system_slave_device_framework_high_speed = device_framework_high_speed;
 800276c:	f8c4 0158 	str.w	r0, [r4, #344]	; 0x158
	_ux_system_slave->ux_system_slave_device_framework_length_high_speed =
 8002770:	f8c4 115c 	str.w	r1, [r4, #348]	; 0x15c
			device_framework_length_high_speed;

	/* Store the string framework address and length in the project structure. */
	_ux_system_slave->ux_system_slave_device_framework_full_speed = device_framework_full_speed;
 8002774:	f8c4 2150 	str.w	r2, [r4, #336]	; 0x150
	_ux_system_slave->ux_system_slave_device_framework_length_full_speed =
 8002778:	f8c4 3154 	str.w	r3, [r4, #340]	; 0x154
			device_framework_length_full_speed;

	/* Store the string framework address and length in the project structure. */
	_ux_system_slave->ux_system_slave_string_framework = string_framework;
 800277c:	9b06      	ldr	r3, [sp, #24]
 800277e:	f8c4 3160 	str.w	r3, [r4, #352]	; 0x160
	_ux_system_slave->ux_system_slave_string_framework_length = string_framework_length;
 8002782:	9b07      	ldr	r3, [sp, #28]
 8002784:	f8c4 3164 	str.w	r3, [r4, #356]	; 0x164

	/* Store the language ID list in the project structure. */
	_ux_system_slave->ux_system_slave_language_id_framework = language_id_framework;
 8002788:	9b08      	ldr	r3, [sp, #32]
 800278a:	f8c4 3168 	str.w	r3, [r4, #360]	; 0x168
	_ux_system_slave->ux_system_slave_language_id_framework_length = language_id_framework_length;
 800278e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002790:	f8c4 316c 	str.w	r3, [r4, #364]	; 0x16c

	/* Store the max number of slave class drivers in the project structure. */
	_ux_system_slave->ux_system_slave_max_class = UX_MAX_SLAVE_CLASS_DRIVER;
 8002794:	2303      	movs	r3, #3
 8002796:	f8c4 3178 	str.w	r3, [r4, #376]	; 0x178

	/* Store the device state change function callback. */
	_ux_system_slave->ux_system_slave_change_function = ux_system_slave_change_function;
 800279a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800279c:	f8c4 31e8 	str.w	r3, [r4, #488]	; 0x1e8

	/* Allocate memory for the classes. sizeof(UX_SLAVE_CLASS) * UX_MAX_SLAVE_CLASS_DRIVER) overflow
	 * is checked outside of the function. */
	UCHAR* memory = _ux_utility_memory_allocate(UX_NO_ALIGN, UX_REGULAR_MEMORY,
 80027a0:	f44f 7264 	mov.w	r2, #912	; 0x390
 80027a4:	2100      	movs	r1, #0
 80027a6:	4608      	mov	r0, r1
 80027a8:	f000 fa3c 	bl	8002c24 <_ux_utility_memory_allocate>
			sizeof(UX_SLAVE_CLASS) * UX_MAX_SLAVE_CLASS_DRIVER);
	if (memory == UX_NULL)
 80027ac:	2800      	cmp	r0, #0
 80027ae:	f000 80cb 	beq.w	8002948 <_ux_device_stack_initialize+0x1e4>
		return (UX_MEMORY_INSUFFICIENT);

	/* Save this memory allocation in the USBX project. */
	_ux_system_slave->ux_system_slave_class_array = (UX_SLAVE_CLASS*)((void*)memory);
 80027b2:	4a67      	ldr	r2, [pc, #412]	; (8002950 <_ux_device_stack_initialize+0x1ec>)
 80027b4:	6812      	ldr	r2, [r2, #0]
 80027b6:	f8c2 0180 	str.w	r0, [r2, #384]	; 0x180
	UX_SLAVE_TRANSFER* transfer_request =
			&device->ux_slave_device_control_endpoint.ux_slave_endpoint_transfer_request;

	/* Acquire a buffer for the size of the endpoint. */
	transfer_request->ux_slave_transfer_request_data_pointer =
			_ux_utility_memory_allocate(UX_NO_ALIGN, UX_CACHE_SAFE_MEMORY,
 80027ba:	f44f 7280 	mov.w	r2, #256	; 0x100
 80027be:	2101      	movs	r1, #1
 80027c0:	2000      	movs	r0, #0
 80027c2:	f000 fa2f 	bl	8002c24 <_ux_utility_memory_allocate>
	transfer_request->ux_slave_transfer_request_data_pointer =
 80027c6:	f8c4 00b8 	str.w	r0, [r4, #184]	; 0xb8
					UX_SLAVE_REQUEST_CONTROL_MAX_LENGTH);

	UINT status;

	/* Ensure we have enough memory. */
	if (transfer_request->ux_slave_transfer_request_data_pointer == UX_NULL)
 80027ca:	2800      	cmp	r0, #0
 80027cc:	d051      	beq.n	8002872 <_ux_device_stack_initialize+0x10e>
	if (status == UX_SUCCESS)
	{
		/* We need to determine the maximum number of interfaces and endpoints declared in
		 * the device framework. This mechanism requires that both framework behave the same
		 * way regarding the number of interfaces and endpoints. */
		UCHAR* device_framework = _ux_system_slave->ux_system_slave_device_framework_full_speed;
 80027ce:	4b60      	ldr	r3, [pc, #384]	; (8002950 <_ux_device_stack_initialize+0x1ec>)
 80027d0:	681a      	ldr	r2, [r3, #0]
 80027d2:	f8d2 3150 	ldr.w	r3, [r2, #336]	; 0x150
		ULONG device_framework_length = _ux_system_slave
 80027d6:	f8d2 2154 	ldr.w	r2, [r2, #340]	; 0x154
				->ux_system_slave_device_framework_length_full_speed;

		/* Reset all values we are using during the scanning of the framework. */
		ULONG local_interfaces_found = 0;
		ULONG local_endpoints_found = 0;
		ULONG endpoints_in_interface_found = 0;
 80027da:	2000      	movs	r0, #0
		ULONG local_endpoints_found = 0;
 80027dc:	4606      	mov	r6, r0
		ULONG local_interfaces_found = 0;
 80027de:	4607      	mov	r7, r0
	ULONG endpoints_found = 0;
 80027e0:	4686      	mov	lr, r0
	ULONG interfaces_found = 0;
 80027e2:	4684      	mov	ip, r0

		/* Parse the device framework and locate interfaces and endpoint descriptor(s). */
		while (device_framework_length != 0)
 80027e4:	e00f      	b.n	8002806 <_ux_device_stack_initialize+0xa2>
						local_interfaces_found++;
					}
					else
					{
						/* Compare the number of endpoints found in this non 0 alternate setting. */
						if (endpoints_in_interface_found < (ULONG)*(device_framework + 4))
 80027e6:	791d      	ldrb	r5, [r3, #4]
 80027e8:	4285      	cmp	r5, r0
 80027ea:	d90a      	bls.n	8002802 <_ux_device_stack_initialize+0x9e>
							/* Adjust the number of maximum endpoints in this interface. */
							endpoints_in_interface_found = (ULONG)*(device_framework + 4);
 80027ec:	4628      	mov	r0, r5
 80027ee:	e008      	b.n	8002802 <_ux_device_stack_initialize+0x9e>

					break;

				case UX_CONFIGURATION_DESCRIPTOR_ITEM:
					/* Check if the number of interfaces found in this configuration is the maximum so far. */
					if (local_interfaces_found > interfaces_found)
 80027f0:	45bc      	cmp	ip, r7
 80027f2:	d200      	bcs.n	80027f6 <_ux_device_stack_initialize+0x92>
						/* We need to adjust the number of maximum interfaces. */
						interfaces_found = local_interfaces_found;
 80027f4:	46bc      	mov	ip, r7

					/* We have a new configuration. We need to reset the number of local interfaces. */
					local_interfaces_found = 0;

					/* Add the cumulated number of endpoints in the previous interface. */
					local_endpoints_found += endpoints_in_interface_found;
 80027f6:	4406      	add	r6, r0

					/* Check if the number of endpoints found in the previous configuration is the maximum so far. */
					if (local_endpoints_found > endpoints_found)
 80027f8:	45b6      	cmp	lr, r6
 80027fa:	d312      	bcc.n	8002822 <_ux_device_stack_initialize+0xbe>
						/* We need to adjust the number of maximum endpoints. */
						endpoints_found = local_endpoints_found;

					/* We have a new configuration. We need to reset the number of local endpoints. */
					local_endpoints_found = 0;
					endpoints_in_interface_found = 0;
 80027fc:	2000      	movs	r0, #0
					local_endpoints_found = 0;
 80027fe:	4606      	mov	r6, r0
					local_interfaces_found = 0;
 8002800:	4607      	mov	r7, r0
				default:
					break;
			}

			/* Adjust what is left of the device framework. */
			device_framework_length -= descriptor_length;
 8002802:	1a52      	subs	r2, r2, r1

			/* Point to the next descriptor. */
			device_framework += descriptor_length;
 8002804:	440b      	add	r3, r1
		while (device_framework_length != 0)
 8002806:	b18a      	cbz	r2, 800282c <_ux_device_stack_initialize+0xc8>
			ULONG descriptor_length = (ULONG)*device_framework;
 8002808:	7819      	ldrb	r1, [r3, #0]
			UCHAR descriptor_type = *(device_framework + 1);
 800280a:	785d      	ldrb	r5, [r3, #1]
			switch (descriptor_type)
 800280c:	2d02      	cmp	r5, #2
 800280e:	d0ef      	beq.n	80027f0 <_ux_device_stack_initialize+0x8c>
 8002810:	2d04      	cmp	r5, #4
 8002812:	d1f6      	bne.n	8002802 <_ux_device_stack_initialize+0x9e>
					if (*(device_framework + 3) == 0)
 8002814:	78dd      	ldrb	r5, [r3, #3]
 8002816:	2d00      	cmp	r5, #0
 8002818:	d1e5      	bne.n	80027e6 <_ux_device_stack_initialize+0x82>
						local_endpoints_found += endpoints_in_interface_found;
 800281a:	4406      	add	r6, r0
						endpoints_in_interface_found = (ULONG)*(device_framework + 4);
 800281c:	7918      	ldrb	r0, [r3, #4]
						local_interfaces_found++;
 800281e:	3701      	adds	r7, #1
 8002820:	e7ef      	b.n	8002802 <_ux_device_stack_initialize+0x9e>
						endpoints_found = local_endpoints_found;
 8002822:	46b6      	mov	lr, r6
					endpoints_in_interface_found = 0;
 8002824:	2000      	movs	r0, #0
					local_endpoints_found = 0;
 8002826:	4606      	mov	r6, r0
					local_interfaces_found = 0;
 8002828:	4607      	mov	r7, r0
 800282a:	e7ea      	b.n	8002802 <_ux_device_stack_initialize+0x9e>
		}

		/* Add the cumulated number of endpoints in the previous interface. */
		local_endpoints_found += endpoints_in_interface_found;
 800282c:	4406      	add	r6, r0

		/* Check if the number of endpoints found in the previous interface is the maximum so far. */
		if (local_endpoints_found > endpoints_found)
 800282e:	45b6      	cmp	lr, r6
 8002830:	d300      	bcc.n	8002834 <_ux_device_stack_initialize+0xd0>
 8002832:	4676      	mov	r6, lr
			/* We need to adjust the number of maximum endpoints. */
			endpoints_found = local_endpoints_found;

		/* Check if the number of interfaces found in this configuration is the maximum so far. */
		if (local_interfaces_found > interfaces_found)
 8002834:	45bc      	cmp	ip, r7
 8002836:	d300      	bcc.n	800283a <_ux_device_stack_initialize+0xd6>
 8002838:	4667      	mov	r7, ip
			/* We need to adjust the number of maximum interfaces. */
			interfaces_found = local_interfaces_found;

		/* We do a sanity check on the finding. At least there must be one interface but endpoints
		 * are not necessary. */
		if (interfaces_found == 0)
 800283a:	b197      	cbz	r7, 8002862 <_ux_device_stack_initialize+0xfe>
		status = UX_SUCCESS;
 800283c:	f04f 0800 	mov.w	r8, #0
	}

	/*--------------------------------------------------------------------------------------------*/

	/* Go on to allocate endpoints pool if no error. */
	if (status == UX_SUCCESS)
 8002840:	f1b8 0f00 	cmp.w	r8, #0
 8002844:	d01a      	beq.n	800287c <_ux_device_stack_initialize+0x118>
	/*--------------------------------------------------------------------------------------------*/

	UX_SLAVE_ENDPOINT* endpoints_pool;

	/* Do we need an endpoint pool ?  */
	if (endpoints_found != 0 && status == UX_SUCCESS)
 8002846:	fab8 f388 	clz	r3, r8
 800284a:	095b      	lsrs	r3, r3, #5
 800284c:	2e00      	cmp	r6, #0
 800284e:	bf08      	it	eq
 8002850:	2300      	moveq	r3, #0
 8002852:	bb23      	cbnz	r3, 800289e <_ux_device_stack_initialize+0x13a>
				endpoints_pool++;
			}
		}
	}
	else
		endpoints_pool = UX_NULL;
 8002854:	2500      	movs	r5, #0

	/* Return successful completion. */
	if (status == UX_SUCCESS)
 8002856:	f1b8 0f00 	cmp.w	r8, #0
 800285a:	d072      	beq.n	8002942 <_ux_device_stack_initialize+0x1de>
		return (UX_SUCCESS);

	/*---------------------------- Free resources when there is error ----------------------------*/

	/* Free device -> ux_slave_device_endpoints_pool. */
	if (endpoints_pool)
 800285c:	2d00      	cmp	r5, #0
 800285e:	d151      	bne.n	8002904 <_ux_device_stack_initialize+0x1a0>
 8002860:	e05f      	b.n	8002922 <_ux_device_stack_initialize+0x1be>
			_ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_INIT,
 8002862:	2242      	movs	r2, #66	; 0x42
 8002864:	2103      	movs	r1, #3
 8002866:	2002      	movs	r0, #2
 8002868:	f000 f928 	bl	8002abc <_ux_system_error_handler>
			status = UX_DESCRIPTOR_CORRUPTED;
 800286c:	f04f 0842 	mov.w	r8, #66	; 0x42
 8002870:	e7e6      	b.n	8002840 <_ux_device_stack_initialize+0xdc>
	ULONG endpoints_found = 0;
 8002872:	2600      	movs	r6, #0
	ULONG interfaces_found = 0;
 8002874:	4637      	mov	r7, r6
		status = UX_MEMORY_INSUFFICIENT;
 8002876:	f04f 0812 	mov.w	r8, #18
 800287a:	e7e1      	b.n	8002840 <_ux_device_stack_initialize+0xdc>
		device->ux_slave_device_interfaces_pool_number = interfaces_found;
 800287c:	f8c4 7138 	str.w	r7, [r4, #312]	; 0x138
		device->ux_slave_device_endpoints_pool_number = endpoints_found;
 8002880:	f8c4 6140 	str.w	r6, [r4, #320]	; 0x140
		UX_SLAVE_INTERFACE* interfaces_pool = _ux_utility_memory_allocate_mulc_safe(
 8002884:	2338      	movs	r3, #56	; 0x38
 8002886:	463a      	mov	r2, r7
 8002888:	2100      	movs	r1, #0
 800288a:	4608      	mov	r0, r1
 800288c:	f000 fa5e 	bl	8002d4c <_ux_utility_memory_allocate_mulc_safe>
		if (interfaces_pool == UX_NULL)
 8002890:	b110      	cbz	r0, 8002898 <_ux_device_stack_initialize+0x134>
			device->ux_slave_device_interfaces_pool = interfaces_pool;
 8002892:	f8c4 0134 	str.w	r0, [r4, #308]	; 0x134
 8002896:	e7d6      	b.n	8002846 <_ux_device_stack_initialize+0xe2>
			status = UX_MEMORY_INSUFFICIENT;
 8002898:	f04f 0812 	mov.w	r8, #18
 800289c:	e7d3      	b.n	8002846 <_ux_device_stack_initialize+0xe2>
		endpoints_pool = _ux_utility_memory_allocate_mulc_safe(UX_NO_ALIGN, UX_REGULAR_MEMORY,
 800289e:	2390      	movs	r3, #144	; 0x90
 80028a0:	4632      	mov	r2, r6
 80028a2:	2100      	movs	r1, #0
 80028a4:	4608      	mov	r0, r1
 80028a6:	f000 fa51 	bl	8002d4c <_ux_utility_memory_allocate_mulc_safe>
		if (endpoints_pool == UX_NULL)
 80028aa:	4605      	mov	r5, r0
 80028ac:	b308      	cbz	r0, 80028f2 <_ux_device_stack_initialize+0x18e>
			device->ux_slave_device_endpoints_pool = endpoints_pool;
 80028ae:	f8c4 013c 	str.w	r0, [r4, #316]	; 0x13c
			while (endpoints_pool < (device->ux_slave_device_endpoints_pool + endpoints_found))
 80028b2:	f8d4 313c 	ldr.w	r3, [r4, #316]	; 0x13c
 80028b6:	eb06 01c6 	add.w	r1, r6, r6, lsl #3
 80028ba:	010a      	lsls	r2, r1, #4
 80028bc:	4413      	add	r3, r2
 80028be:	42ab      	cmp	r3, r5
 80028c0:	d9c9      	bls.n	8002856 <_ux_device_stack_initialize+0xf2>
						_ux_utility_memory_allocate(UX_NO_ALIGN, UX_CACHE_SAFE_MEMORY,
 80028c2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80028c6:	2101      	movs	r1, #1
 80028c8:	2000      	movs	r0, #0
 80028ca:	f000 f9ab 	bl	8002c24 <_ux_utility_memory_allocate>
						.ux_slave_transfer_request_data_pointer =
 80028ce:	63e8      	str	r0, [r5, #60]	; 0x3c
				if (endpoints_pool->ux_slave_endpoint_transfer_request
 80028d0:	b148      	cbz	r0, 80028e6 <_ux_device_stack_initialize+0x182>
				status = _ux_utility_semaphore_create(
 80028d2:	2200      	movs	r2, #0
 80028d4:	491f      	ldr	r1, [pc, #124]	; (8002954 <_ux_device_stack_initialize+0x1f0>)
 80028d6:	f105 005c 	add.w	r0, r5, #92	; 0x5c
 80028da:	f000 fafd 	bl	8002ed8 <_ux_utility_semaphore_create>
				if (status != UX_SUCCESS)
 80028de:	4680      	mov	r8, r0
 80028e0:	b920      	cbnz	r0, 80028ec <_ux_device_stack_initialize+0x188>
				endpoints_pool++;
 80028e2:	3590      	adds	r5, #144	; 0x90
 80028e4:	e7e5      	b.n	80028b2 <_ux_device_stack_initialize+0x14e>
					status = UX_MEMORY_INSUFFICIENT;
 80028e6:	f04f 0812 	mov.w	r8, #18
 80028ea:	e7b4      	b.n	8002856 <_ux_device_stack_initialize+0xf2>
					status = UX_SEMAPHORE_ERROR;
 80028ec:	f04f 0815 	mov.w	r8, #21
 80028f0:	e7b1      	b.n	8002856 <_ux_device_stack_initialize+0xf2>
			status = UX_MEMORY_INSUFFICIENT;
 80028f2:	f04f 0812 	mov.w	r8, #18
 80028f6:	e7b1      	b.n	800285c <_ux_device_stack_initialize+0xf8>
		while (endpoints_pool >= device->ux_slave_device_endpoints_pool)
		{
			/* Delete ux_slave_transfer_request_semaphore. */
			if (endpoints_pool->ux_slave_endpoint_transfer_request
					.ux_slave_transfer_request_semaphore.tx_semaphore_id != 0)
				_ux_utility_semaphore_delete(&endpoints_pool->ux_slave_endpoint_transfer_request
 80028f8:	f105 005c 	add.w	r0, r5, #92	; 0x5c
 80028fc:	f000 fafa 	bl	8002ef4 <_ux_utility_semaphore_delete>
 8002900:	e007      	b.n	8002912 <_ux_device_stack_initialize+0x1ae>
					.ux_slave_transfer_request_data_pointer)
				_ux_utility_memory_free(endpoints_pool->ux_slave_endpoint_transfer_request
								.ux_slave_transfer_request_data_pointer);

			/* Move to previous endpoint. */
			endpoints_pool--;
 8002902:	3d90      	subs	r5, #144	; 0x90
		while (endpoints_pool >= device->ux_slave_device_endpoints_pool)
 8002904:	f8d4 013c 	ldr.w	r0, [r4, #316]	; 0x13c
 8002908:	42a8      	cmp	r0, r5
 800290a:	d808      	bhi.n	800291e <_ux_device_stack_initialize+0x1ba>
					.ux_slave_transfer_request_semaphore.tx_semaphore_id != 0)
 800290c:	6deb      	ldr	r3, [r5, #92]	; 0x5c
			if (endpoints_pool->ux_slave_endpoint_transfer_request
 800290e:	2b00      	cmp	r3, #0
 8002910:	d1f2      	bne.n	80028f8 <_ux_device_stack_initialize+0x194>
					.ux_slave_transfer_request_data_pointer)
 8002912:	6be8      	ldr	r0, [r5, #60]	; 0x3c
			if (endpoints_pool->ux_slave_endpoint_transfer_request
 8002914:	2800      	cmp	r0, #0
 8002916:	d0f4      	beq.n	8002902 <_ux_device_stack_initialize+0x19e>
				_ux_utility_memory_free(endpoints_pool->ux_slave_endpoint_transfer_request
 8002918:	f000 fa32 	bl	8002d80 <_ux_utility_memory_free>
 800291c:	e7f1      	b.n	8002902 <_ux_device_stack_initialize+0x19e>
		}

		_ux_utility_memory_free(device->ux_slave_device_endpoints_pool);
 800291e:	f000 fa2f 	bl	8002d80 <_ux_utility_memory_free>
	}

	/* Free device -> ux_slave_device_interfaces_pool. */
	if (device->ux_slave_device_interfaces_pool)
 8002922:	f8d4 0134 	ldr.w	r0, [r4, #308]	; 0x134
 8002926:	b108      	cbz	r0, 800292c <_ux_device_stack_initialize+0x1c8>
		_ux_utility_memory_free(device->ux_slave_device_interfaces_pool);
 8002928:	f000 fa2a 	bl	8002d80 <_ux_utility_memory_free>

	/* Free device->ux_slave_device_control_endpoint.ux_slave_endpoint_transfer_request
	 * 		.ux_slave_transfer_request_data_pointer. */
	if (device->ux_slave_device_control_endpoint.ux_slave_endpoint_transfer_request
			.ux_slave_transfer_request_data_pointer)
 800292c:	f8d4 00b8 	ldr.w	r0, [r4, #184]	; 0xb8
	if (device->ux_slave_device_control_endpoint.ux_slave_endpoint_transfer_request
 8002930:	b108      	cbz	r0, 8002936 <_ux_device_stack_initialize+0x1d2>
		_ux_utility_memory_free(
 8002932:	f000 fa25 	bl	8002d80 <_ux_utility_memory_free>
				device->ux_slave_device_control_endpoint.ux_slave_endpoint_transfer_request
						.ux_slave_transfer_request_data_pointer);

	/* Free _ux_system_slave -> ux_system_slave_class_array. */
	_ux_utility_memory_free(_ux_system_slave->ux_system_slave_class_array);
 8002936:	4b06      	ldr	r3, [pc, #24]	; (8002950 <_ux_device_stack_initialize+0x1ec>)
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	f8d3 0180 	ldr.w	r0, [r3, #384]	; 0x180
 800293e:	f000 fa1f 	bl	8002d80 <_ux_utility_memory_free>

	/* Return completion status. */
	return (status);
}
 8002942:	4640      	mov	r0, r8
 8002944:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return (UX_MEMORY_INSUFFICIENT);
 8002948:	f04f 0812 	mov.w	r8, #18
 800294c:	e7f9      	b.n	8002942 <_ux_device_stack_initialize+0x1de>
 800294e:	bf00      	nop
 8002950:	20002c48 	.word	0x20002c48
 8002954:	0800a1c8 	.word	0x0800a1c8

08002958 <_ux_device_stack_interface_delete>:
/*                                                                        */ 
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_interface_delete(UX_SLAVE_INTERFACE *interface)
{
 8002958:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800295a:	4606      	mov	r6, r0

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_INTERFACE_DELETE, interface, 0, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 800295c:	4b0e      	ldr	r3, [pc, #56]	; (8002998 <_ux_device_stack_interface_delete+0x40>)
 800295e:	681f      	ldr	r7, [r3, #0]

    /* Find the first endpoints associated with this interface.  */    
    next_endpoint =  interface -> ux_slave_interface_first_endpoint;        
 8002960:	6b44      	ldr	r4, [r0, #52]	; 0x34
    
    /* Parse all the endpoints.  */    
    while (next_endpoint != UX_NULL)
 8002962:	e00d      	b.n	8002980 <_ux_device_stack_interface_delete+0x28>

        /* Save this endpoint.  */
        endpoint =  next_endpoint;
        
        /* Find the next endpoint.  */
        next_endpoint =  endpoint -> ux_slave_endpoint_next_endpoint;
 8002964:	6a65      	ldr	r5, [r4, #36]	; 0x24
        
        /* Get the pointer to the DCD.  */
        dcd =  &_ux_system_slave->ux_system_slave_dcd;
 8002966:	4b0c      	ldr	r3, [pc, #48]	; (8002998 <_ux_device_stack_interface_delete+0x40>)
 8002968:	6818      	ldr	r0, [r3, #0]

        /* The endpoint must be destroyed.  */
        dcd -> ux_slave_dcd_function(dcd, UX_DCD_DESTROY_ENDPOINT, endpoint);
 800296a:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800296c:	4622      	mov	r2, r4
 800296e:	210f      	movs	r1, #15
 8002970:	4798      	blx	r3

        /* Free the endpoint.  */
        endpoint -> ux_slave_endpoint_status =  UX_UNUSED;
 8002972:	2300      	movs	r3, #0
 8002974:	6023      	str	r3, [r4, #0]

        /* Make sure the endpoint instance is now cleaned up.  */
        endpoint -> ux_slave_endpoint_state =  0;
 8002976:	6063      	str	r3, [r4, #4]
        endpoint -> ux_slave_endpoint_next_endpoint =  UX_NULL;
 8002978:	6263      	str	r3, [r4, #36]	; 0x24
        endpoint -> ux_slave_endpoint_interface =  UX_NULL;
 800297a:	62a3      	str	r3, [r4, #40]	; 0x28
        endpoint -> ux_slave_endpoint_device =  UX_NULL;
 800297c:	62e3      	str	r3, [r4, #44]	; 0x2c
        next_endpoint =  endpoint -> ux_slave_endpoint_next_endpoint;
 800297e:	462c      	mov	r4, r5
    while (next_endpoint != UX_NULL)
 8002980:	2c00      	cmp	r4, #0
 8002982:	d1ef      	bne.n	8002964 <_ux_device_stack_interface_delete+0xc>
    }        

    /* It's always from first one (to delete).  */
    /* Rebuild the first link.  */
    device -> ux_slave_device_first_interface =  interface -> ux_slave_interface_next_interface;
 8002984:	6b33      	ldr	r3, [r6, #48]	; 0x30
 8002986:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130

    /* The interface is removed from the link, its memory must be cleaned and returned to the pool.  */
    interface -> ux_slave_interface_class          =  UX_NULL;
 800298a:	2000      	movs	r0, #0
 800298c:	6070      	str	r0, [r6, #4]
    interface -> ux_slave_interface_class_instance =  UX_NULL;
 800298e:	60b0      	str	r0, [r6, #8]
    interface -> ux_slave_interface_next_interface =  UX_NULL;
 8002990:	6330      	str	r0, [r6, #48]	; 0x30
    interface -> ux_slave_interface_first_endpoint =  UX_NULL;
 8002992:	6370      	str	r0, [r6, #52]	; 0x34
    interface -> ux_slave_interface_status         =  UX_UNUSED;
 8002994:	6030      	str	r0, [r6, #0]

    /* Return successful completion.  */    
    return(UX_SUCCESS);       
}
 8002996:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002998:	20002c48 	.word	0x20002c48

0800299c <_ux_device_stack_set_feature>:
/*                                                                        */ 
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_set_feature(ULONG request_type, ULONG request_value, ULONG request_index)
{
 800299c:	b570      	push	{r4, r5, r6, lr}

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_SET_FEATURE, request_value, request_index, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 800299e:	4b19      	ldr	r3, [pc, #100]	; (8002a04 <_ux_device_stack_set_feature+0x68>)
 80029a0:	681d      	ldr	r5, [r3, #0]

    /* Get the control endpoint for the device.  */
    endpoint =  &device -> ux_slave_device_control_endpoint;

    /* The feature can be for either the device or the endpoint.  */
    switch (request_type & UX_REQUEST_TARGET)
 80029a2:	f010 0003 	ands.w	r0, r0, #3
 80029a6:	d00b      	beq.n	80029c0 <_ux_device_stack_set_feature+0x24>
 80029a8:	f105 067c 	add.w	r6, r5, #124	; 0x7c
 80029ac:	4614      	mov	r4, r2
 80029ae:	2802      	cmp	r0, #2
 80029b0:	d012      	beq.n	80029d8 <_ux_device_stack_set_feature+0x3c>
        /* Intentionally fall through into the default case. */
        /* fall through */
    default:
        
        /* We stall the command.  */
        dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 80029b2:	6bab      	ldr	r3, [r5, #56]	; 0x38
 80029b4:	4632      	mov	r2, r6
 80029b6:	2114      	movs	r1, #20
 80029b8:	4628      	mov	r0, r5
 80029ba:	4798      	blx	r3
    
        /* No more work to do here.  The command failed but the upper layer does not depend on it.  */
        return(UX_SUCCESS);            
 80029bc:	2000      	movs	r0, #0
    }

    /* Return the function status.  */
    return(UX_SUCCESS);
}
 80029be:	bd70      	pop	{r4, r5, r6, pc}
        if (request_value == UX_REQUEST_FEATURE_DEVICE_REMOTE_WAKEUP)
 80029c0:	2901      	cmp	r1, #1
 80029c2:	d001      	beq.n	80029c8 <_ux_device_stack_set_feature+0x2c>
    return(UX_SUCCESS);
 80029c4:	2000      	movs	r0, #0
 80029c6:	e7fa      	b.n	80029be <_ux_device_stack_set_feature+0x22>
            if (_ux_system_slave -> ux_system_slave_remote_wakeup_capability)
 80029c8:	f8d5 31cc 	ldr.w	r3, [r5, #460]	; 0x1cc
 80029cc:	b1bb      	cbz	r3, 80029fe <_ux_device_stack_set_feature+0x62>
                _ux_system_slave -> ux_system_slave_remote_wakeup_enabled = UX_TRUE;
 80029ce:	2301      	movs	r3, #1
 80029d0:	f8c5 31d0 	str.w	r3, [r5, #464]	; 0x1d0
                return (UX_SUCCESS);
 80029d4:	2000      	movs	r0, #0
 80029d6:	e7f2      	b.n	80029be <_ux_device_stack_set_feature+0x22>
        interface =  device -> ux_slave_device_first_interface;
 80029d8:	f8d5 0130 	ldr.w	r0, [r5, #304]	; 0x130
        while (interface != UX_NULL)
 80029dc:	2800      	cmp	r0, #0
 80029de:	d0e8      	beq.n	80029b2 <_ux_device_stack_set_feature+0x16>
            endpoint_target =  interface -> ux_slave_interface_first_endpoint;
 80029e0:	6b42      	ldr	r2, [r0, #52]	; 0x34
            while (endpoint_target != UX_NULL)
 80029e2:	b152      	cbz	r2, 80029fa <_ux_device_stack_set_feature+0x5e>
                if (endpoint_target -> ux_slave_endpoint_descriptor.bEndpointAddress == request_index)
 80029e4:	6951      	ldr	r1, [r2, #20]
 80029e6:	42a1      	cmp	r1, r4
 80029e8:	d001      	beq.n	80029ee <_ux_device_stack_set_feature+0x52>
                endpoint_target =  endpoint_target -> ux_slave_endpoint_next_endpoint;
 80029ea:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80029ec:	e7f9      	b.n	80029e2 <_ux_device_stack_set_feature+0x46>
                    dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint_target);
 80029ee:	6bac      	ldr	r4, [r5, #56]	; 0x38
 80029f0:	2114      	movs	r1, #20
 80029f2:	4628      	mov	r0, r5
 80029f4:	47a0      	blx	r4
                    return(UX_SUCCESS);
 80029f6:	2000      	movs	r0, #0
 80029f8:	e7e1      	b.n	80029be <_ux_device_stack_set_feature+0x22>
            interface =  interface -> ux_slave_interface_next_interface;
 80029fa:	6b00      	ldr	r0, [r0, #48]	; 0x30
 80029fc:	e7ee      	b.n	80029dc <_ux_device_stack_set_feature+0x40>
                return (UX_FUNCTION_NOT_SUPPORTED);
 80029fe:	2054      	movs	r0, #84	; 0x54
 8002a00:	e7dd      	b.n	80029be <_ux_device_stack_set_feature+0x22>
 8002a02:	bf00      	nop
 8002a04:	20002c48 	.word	0x20002c48

08002a08 <_ux_device_stack_transfer_request>:
		ULONG host_length)
{
	TX_INTERRUPT_SAVE_AREA

	/* Do we have to skip this transfer?  */
	if (transfer_request->ux_slave_transfer_request_status_phase_ignore == UX_TRUE)
 8002a08:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 8002a0a:	2b01      	cmp	r3, #1
 8002a0c:	d051      	beq.n	8002ab2 <_ux_device_stack_transfer_request+0xaa>
{
 8002a0e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8002a12:	f3ef 8610 	mrs	r6, PRIMASK
    __asm__ volatile (" CPSID i" : : : "memory" );
 8002a16:	b672      	cpsid	i
	/* Disable interrupts to prevent the disconnection ISR from preempting us
	 * while we check the device state and set the transfer status. */
	TX_DISABLE

	/* Get the device state. */
	ULONG device_state = _ux_system_slave->ux_system_slave_device.ux_slave_device_state;
 8002a18:	4b27      	ldr	r3, [pc, #156]	; (8002ab8 <_ux_device_stack_transfer_request+0xb0>)
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40

	/* We can only transfer when the device is ATTACHED, ADDRESSED OR CONFIGURED. */
	if ((device_state == UX_DEVICE_ATTACHED) || (device_state == UX_DEVICE_ADDRESSED)
			|| (device_state == UX_DEVICE_CONFIGURED))
 8002a1e:	3b01      	subs	r3, #1
	if ((device_state == UX_DEVICE_ATTACHED) || (device_state == UX_DEVICE_ADDRESSED)
 8002a20:	2b02      	cmp	r3, #2
 8002a22:	d821      	bhi.n	8002a68 <_ux_device_stack_transfer_request+0x60>
 8002a24:	4617      	mov	r7, r2
 8002a26:	460d      	mov	r5, r1
 8002a28:	4604      	mov	r4, r0
		/* Set the transfer to pending. */
		transfer_request->ux_slave_transfer_request_status = UX_TRANSFER_STATUS_PENDING;
 8002a2a:	2301      	movs	r3, #1
 8002a2c:	6003      	str	r3, [r0, #0]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8002a2e:	f386 8810 	msr	PRIMASK, r6
	/* If trace is enabled, insert this event into the trace buffer. */
	UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_TRANSFER_REQUEST, transfer_request, 0, 0, 0,
			UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

	/* Get the pointer to the DCD. */
	UX_SLAVE_DCD* dcd = &_ux_system_slave->ux_system_slave_dcd;
 8002a32:	4b21      	ldr	r3, [pc, #132]	; (8002ab8 <_ux_device_stack_transfer_request+0xb0>)
 8002a34:	f8d3 8000 	ldr.w	r8, [r3]

	/* Get the endpoint associated with this transaction. */
	UX_SLAVE_ENDPOINT* endpoint = transfer_request->ux_slave_transfer_request_endpoint;
 8002a38:	6886      	ldr	r6, [r0, #8]

	/* If the endpoint is non Control, check the endpoint direction and set the data phase direction. */
	if ((endpoint->ux_slave_endpoint_descriptor.bmAttributes & UX_MASK_ENDPOINT_TYPE)
 8002a3a:	69b3      	ldr	r3, [r6, #24]
 8002a3c:	f013 0f03 	tst.w	r3, #3
 8002a40:	d119      	bne.n	8002a76 <_ux_device_stack_transfer_request+0x6e>
	}

	/* See if we need to force a zero length packet at the end of the transfer. This happens on
	 * a DATA IN and when the host requested length is not met and the last packet is on a boundary.
	 * If slave_length is zero, then it is a explicit ZLP request, no need to force ZLP. */
	if ((transfer_request->ux_slave_transfer_request_phase == UX_TRANSFER_PHASE_DATA_OUT) &&
 8002a42:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002a44:	2b03      	cmp	r3, #3
 8002a46:	d023      	beq.n	8002a90 <_ux_device_stack_transfer_request+0x88>
		transfer_request->ux_slave_transfer_request_force_zlp = UX_TRUE;
	}
	else
	{
		/* Condition is not met, do not force a Zero Length Packet. */
		transfer_request->ux_slave_transfer_request_force_zlp = UX_FALSE;
 8002a48:	2300      	movs	r3, #0
 8002a4a:	6523      	str	r3, [r4, #80]	; 0x50
	}

	/* Reset the number of bytes sent/received. */
	transfer_request->ux_slave_transfer_request_actual_length = 0;
 8002a4c:	2300      	movs	r3, #0
 8002a4e:	61a3      	str	r3, [r4, #24]

	/* Determine how many bytes to send in this transaction.
	 * We keep track of the original length and have a working length. */
	transfer_request->ux_slave_transfer_request_requested_length = slave_length;
 8002a50:	6165      	str	r5, [r4, #20]
	transfer_request->ux_slave_transfer_request_in_transfer_length = slave_length;
 8002a52:	61e5      	str	r5, [r4, #28]

	/* Save the buffer pointer. */
	transfer_request->ux_slave_transfer_request_current_data_pointer =
			transfer_request->ux_slave_transfer_request_data_pointer;
 8002a54:	68e3      	ldr	r3, [r4, #12]
	transfer_request->ux_slave_transfer_request_current_data_pointer =
 8002a56:	6123      	str	r3, [r4, #16]

	/* Call the DCD driver transfer function.   */
	UINT status = dcd->ux_slave_dcd_function(dcd, UX_DCD_TRANSFER_REQUEST, transfer_request);
 8002a58:	f8d8 3038 	ldr.w	r3, [r8, #56]	; 0x38
 8002a5c:	4622      	mov	r2, r4
 8002a5e:	210c      	movs	r1, #12
 8002a60:	4640      	mov	r0, r8
 8002a62:	4798      	blx	r3

	/* And return the status. */
	return (status);
}
 8002a64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002a68:	f386 8810 	msr	PRIMASK, r6
		return (UX_TRANSFER_NOT_READY);
 8002a6c:	2025      	movs	r0, #37	; 0x25
 8002a6e:	e7f9      	b.n	8002a64 <_ux_device_stack_transfer_request+0x5c>
			_ux_utility_delay_ms(100);
 8002a70:	2064      	movs	r0, #100	; 0x64
 8002a72:	f000 f893 	bl	8002b9c <_ux_utility_delay_ms>
		while (endpoint->ux_slave_endpoint_state == UX_ENDPOINT_HALTED)
 8002a76:	6873      	ldr	r3, [r6, #4]
 8002a78:	2b02      	cmp	r3, #2
 8002a7a:	d0f9      	beq.n	8002a70 <_ux_device_stack_transfer_request+0x68>
		if ((endpoint->ux_slave_endpoint_descriptor.bEndpointAddress & UX_ENDPOINT_DIRECTION)
 8002a7c:	6973      	ldr	r3, [r6, #20]
 8002a7e:	f013 0f80 	tst.w	r3, #128	; 0x80
 8002a82:	d002      	beq.n	8002a8a <_ux_device_stack_transfer_request+0x82>
			transfer_request->ux_slave_transfer_request_phase = UX_TRANSFER_PHASE_DATA_OUT;
 8002a84:	2303      	movs	r3, #3
 8002a86:	6263      	str	r3, [r4, #36]	; 0x24
 8002a88:	e7db      	b.n	8002a42 <_ux_device_stack_transfer_request+0x3a>
			transfer_request->ux_slave_transfer_request_phase = UX_TRANSFER_PHASE_DATA_IN;
 8002a8a:	2302      	movs	r3, #2
 8002a8c:	6263      	str	r3, [r4, #36]	; 0x24
 8002a8e:	e7d8      	b.n	8002a42 <_ux_device_stack_transfer_request+0x3a>
			(slave_length != 0) && (host_length != slave_length) &&
 8002a90:	1bef      	subs	r7, r5, r7
 8002a92:	bf18      	it	ne
 8002a94:	2701      	movne	r7, #1
 8002a96:	2d00      	cmp	r5, #0
 8002a98:	d0d6      	beq.n	8002a48 <_ux_device_stack_transfer_request+0x40>
 8002a9a:	2f00      	cmp	r7, #0
 8002a9c:	d0d4      	beq.n	8002a48 <_ux_device_stack_transfer_request+0x40>
			(slave_length % endpoint->ux_slave_endpoint_descriptor.wMaxPacketSize) == 0)
 8002a9e:	69f2      	ldr	r2, [r6, #28]
 8002aa0:	fbb5 f3f2 	udiv	r3, r5, r2
 8002aa4:	fb02 5313 	mls	r3, r2, r3, r5
			(slave_length != 0) && (host_length != slave_length) &&
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d1cd      	bne.n	8002a48 <_ux_device_stack_transfer_request+0x40>
		transfer_request->ux_slave_transfer_request_force_zlp = UX_TRUE;
 8002aac:	2301      	movs	r3, #1
 8002aae:	6523      	str	r3, [r4, #80]	; 0x50
 8002ab0:	e7cc      	b.n	8002a4c <_ux_device_stack_transfer_request+0x44>
		return (UX_SUCCESS);
 8002ab2:	2000      	movs	r0, #0
}
 8002ab4:	4770      	bx	lr
 8002ab6:	bf00      	nop
 8002ab8:	20002c48 	.word	0x20002c48

08002abc <_ux_system_error_handler>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
VOID _ux_system_error_handler(UINT system_level, UINT system_context, UINT error_code)
{
 8002abc:	b510      	push	{r4, lr}
	/* Save the last system error code.  */
	_ux_system->ux_system_last_error = error_code;
 8002abe:	4b05      	ldr	r3, [pc, #20]	; (8002ad4 <_ux_system_error_handler+0x18>)
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	659a      	str	r2, [r3, #88]	; 0x58

	/* Increment the total number of system errors.  */
	_ux_system->ux_system_error_count++;
 8002ac4:	6ddc      	ldr	r4, [r3, #92]	; 0x5c
 8002ac6:	3401      	adds	r4, #1
 8002ac8:	65dc      	str	r4, [r3, #92]	; 0x5c

	/* Is there an application call back function to call ? */
	if (_ux_system->ux_system_error_callback_function != UX_NULL)
 8002aca:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002acc:	b103      	cbz	r3, 8002ad0 <_ux_system_error_handler+0x14>
	{
		/* The callback function is defined, call it.  */
		_ux_system->ux_system_error_callback_function(system_level, system_context, error_code);
 8002ace:	4798      	blx	r3
	}
}
 8002ad0:	bd10      	pop	{r4, pc}
 8002ad2:	bf00      	nop
 8002ad4:	20002c50 	.word	0x20002c50

08002ad8 <_ux_system_initialize>:
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT _ux_system_initialize(VOID* regular_memory_pool_start, ULONG regular_memory_size,
		VOID* cache_safe_memory_pool_start, ULONG cache_safe_memory_size)
{
 8002ad8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ada:	4604      	mov	r4, r0
 8002adc:	460f      	mov	r7, r1
 8002ade:	4615      	mov	r5, r2
 8002ae0:	461e      	mov	r6, r3
	/* Reset memory block */
	_ux_utility_memory_set(regular_memory_pool_start, 0, regular_memory_size);
 8002ae2:	460a      	mov	r2, r1
 8002ae4:	2100      	movs	r1, #0
 8002ae6:	f000 f9cf 	bl	8002e88 <_ux_utility_memory_set>

	/* Set the _ux_system structure at the start of our regular memory */
	_ux_system = (UX_SYSTEM*)regular_memory_pool_start;
 8002aea:	4b27      	ldr	r3, [pc, #156]	; (8002b88 <_ux_system_initialize+0xb0>)
 8002aec:	601c      	str	r4, [r3, #0]

	/*--------------------------------------------------------------------------------------------*/

#ifndef UX_DEVICE_SIDE_ONLY
	/* Set the _ux_system_host structure. */
	_ux_system_host = (UX_SYSTEM_HOST*)(((UCHAR*)regular_memory_pool_start) + memory_pool_offset);
 8002aee:	f104 0178 	add.w	r1, r4, #120	; 0x78
 8002af2:	4a26      	ldr	r2, [pc, #152]	; (8002b8c <_ux_system_initialize+0xb4>)
 8002af4:	6011      	str	r1, [r2, #0]
	memory_pool_offset += (ULONG)sizeof(UX_SYSTEM_HOST);
#endif

#ifndef UX_HOST_SIDE_ONLY
	/* Set the _ux_system_slave structure. */
	_ux_system_slave = (UX_SYSTEM_SLAVE*)(((UCHAR*)regular_memory_pool_start) + memory_pool_offset);
 8002af6:	f504 7158 	add.w	r1, r4, #864	; 0x360
 8002afa:	4a25      	ldr	r2, [pc, #148]	; (8002b90 <_ux_system_initialize+0xb8>)
 8002afc:	6011      	str	r1, [r2, #0]
	memory_pool_offset += (ULONG)sizeof(UX_SYSTEM_OTG);
#endif

	/* Set the cache safe memory for the dynamic pool */
	_ux_system->ux_system_regular_memory_pool_start =
			(UX_MEMORY_BLOCK*)(((UCHAR*)regular_memory_pool_start) + memory_pool_offset);
 8002afe:	f204 5254 	addw	r2, r4, #1364	; 0x554
	_ux_system->ux_system_regular_memory_pool_start =
 8002b02:	6022      	str	r2, [r4, #0]

	/* Make sure the regular memory pool is aligned properly */
	ALIGN_TYPE int_memory_pool_start = (ALIGN_TYPE)_ux_system->ux_system_regular_memory_pool_start;
 8002b04:	681a      	ldr	r2, [r3, #0]
 8002b06:	6813      	ldr	r3, [r2, #0]
	int_memory_pool_start += UX_ALIGN_MIN;
 8002b08:	330f      	adds	r3, #15
	int_memory_pool_start &= ~((ALIGN_TYPE)UX_ALIGN_MIN);
 8002b0a:	f023 030f 	bic.w	r3, r3, #15

	/* Set the end of the regular memory pool. */
	VOID* regular_memory_pool_end =
 8002b0e:	443c      	add	r4, r7
			(void*)(((UCHAR*)regular_memory_pool_start) + regular_memory_size);

	/* Check if we have memory available. */
	if (int_memory_pool_start >= (ALIGN_TYPE)regular_memory_pool_end)
 8002b10:	429c      	cmp	r4, r3
 8002b12:	d936      	bls.n	8002b82 <_ux_system_initialize+0xaa>
		/* No memory available. */
		return (UX_MEMORY_INSUFFICIENT);
	}

	/* Now, we have a project structure allocated, save the regular memory allocation details */
	_ux_system->ux_system_regular_memory_pool_size = (ULONG)(((ALIGN_TYPE)regular_memory_pool_end)
 8002b14:	1ae4      	subs	r4, r4, r3
 8002b16:	6054      	str	r4, [r2, #4]
			- int_memory_pool_start);
	_ux_system->ux_system_regular_memory_pool_free = _ux_system->ux_system_regular_memory_pool_size;
 8002b18:	6094      	str	r4, [r2, #8]
	_ux_system->ux_system_regular_memory_pool_start = (UX_MEMORY_BLOCK*)int_memory_pool_start;
 8002b1a:	6013      	str	r3, [r2, #0]

	/*--------------------------------------------------------------------------------------------*/

	/* Build the first free memory block */
	UX_MEMORY_BLOCK* memory_block = _ux_system->ux_system_regular_memory_pool_start;
 8002b1c:	4b1a      	ldr	r3, [pc, #104]	; (8002b88 <_ux_system_initialize+0xb0>)
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	681a      	ldr	r2, [r3, #0]
	memory_block->ux_memory_block_size = _ux_system->ux_system_regular_memory_pool_size
 8002b22:	685b      	ldr	r3, [r3, #4]
			- (ULONG)sizeof(UX_MEMORY_BLOCK);
 8002b24:	3b10      	subs	r3, #16
	memory_block->ux_memory_block_size = _ux_system->ux_system_regular_memory_pool_size
 8002b26:	6013      	str	r3, [r2, #0]
	memory_block->ux_memory_block_status = UX_MEMORY_UNUSED;
 8002b28:	4b1a      	ldr	r3, [pc, #104]	; (8002b94 <_ux_system_initialize+0xbc>)
 8002b2a:	6053      	str	r3, [r2, #4]

	/* Check the definition of the cache safe pool. If the application or controller do not require
	 * any cache safe memory, define the cached safe memory region as the regular memory region. */
	if (cache_safe_memory_pool_start == UX_NULL)
 8002b2c:	b1f5      	cbz	r5, 8002b6c <_ux_system_initialize+0x94>
	}
	else
	{
		/* Make sure the cache safe memory pool is aligned properly */
		int_memory_pool_start = (ALIGN_TYPE)cache_safe_memory_pool_start;
		int_memory_pool_start += UX_ALIGN_MIN;
 8002b2e:	f105 000f 	add.w	r0, r5, #15
		int_memory_pool_start &= ~((ALIGN_TYPE)UX_ALIGN_MIN);
 8002b32:	f020 000f 	bic.w	r0, r0, #15

		/* Save the cache safe memory allocation details */
		_ux_system->ux_system_cache_safe_memory_pool_size = cache_safe_memory_size - UX_ALIGN_MIN;
 8002b36:	4c14      	ldr	r4, [pc, #80]	; (8002b88 <_ux_system_initialize+0xb0>)
 8002b38:	6823      	ldr	r3, [r4, #0]
 8002b3a:	f1a6 020f 	sub.w	r2, r6, #15
 8002b3e:	611a      	str	r2, [r3, #16]
		_ux_system->ux_system_cache_safe_memory_pool_free = _ux_system
 8002b40:	615a      	str	r2, [r3, #20]
				->ux_system_cache_safe_memory_pool_size;
		_ux_system->ux_system_cache_safe_memory_pool_start =
 8002b42:	60d8      	str	r0, [r3, #12]
				(UX_MEMORY_BLOCK*)int_memory_pool_start;

		/* Reset this memory block */
		_ux_utility_memory_set(_ux_system->ux_system_cache_safe_memory_pool_start, 0,
 8002b44:	2100      	movs	r1, #0
 8002b46:	f000 f99f 	bl	8002e88 <_ux_utility_memory_set>
				_ux_system->ux_system_cache_safe_memory_pool_size);

		/* Build the first free memory block */
		memory_block = _ux_system->ux_system_cache_safe_memory_pool_start;
 8002b4a:	6823      	ldr	r3, [r4, #0]
 8002b4c:	68da      	ldr	r2, [r3, #12]
		memory_block->ux_memory_block_size = _ux_system->ux_system_cache_safe_memory_pool_size
 8002b4e:	691b      	ldr	r3, [r3, #16]
				- (ULONG)sizeof(UX_MEMORY_BLOCK);
 8002b50:	3b10      	subs	r3, #16
		memory_block->ux_memory_block_size = _ux_system->ux_system_cache_safe_memory_pool_size
 8002b52:	6013      	str	r3, [r2, #0]
		memory_block->ux_memory_block_status = UX_MEMORY_UNUSED;
 8002b54:	4b0f      	ldr	r3, [pc, #60]	; (8002b94 <_ux_system_initialize+0xbc>)
 8002b56:	6053      	str	r3, [r2, #4]
	/* Keep the size in system structure variable. */
	_ux_system->ux_system_debug_log_size = UX_DEBUG_LOG_SIZE;
#endif

	/* Create the Mutex object used by USBX to control critical sections. */
	UINT status = _ux_utility_mutex_create(&_ux_system->ux_system_mutex, "ux_system_mutex");
 8002b58:	4b0b      	ldr	r3, [pc, #44]	; (8002b88 <_ux_system_initialize+0xb0>)
 8002b5a:	6818      	ldr	r0, [r3, #0]
 8002b5c:	490e      	ldr	r1, [pc, #56]	; (8002b98 <_ux_system_initialize+0xc0>)
 8002b5e:	301c      	adds	r0, #28
 8002b60:	f000 f99a 	bl	8002e98 <_ux_utility_mutex_create>
	if (status != UX_SUCCESS)
 8002b64:	4603      	mov	r3, r0
 8002b66:	b950      	cbnz	r0, 8002b7e <_ux_system_initialize+0xa6>
		return (UX_MUTEX_ERROR);

	return (UX_SUCCESS);
}
 8002b68:	4618      	mov	r0, r3
 8002b6a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				->ux_system_regular_memory_pool_size;
 8002b6c:	4b06      	ldr	r3, [pc, #24]	; (8002b88 <_ux_system_initialize+0xb0>)
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	685a      	ldr	r2, [r3, #4]
		_ux_system->ux_system_cache_safe_memory_pool_size = _ux_system
 8002b72:	611a      	str	r2, [r3, #16]
				->ux_system_regular_memory_pool_free;
 8002b74:	689a      	ldr	r2, [r3, #8]
		_ux_system->ux_system_cache_safe_memory_pool_free = _ux_system
 8002b76:	615a      	str	r2, [r3, #20]
				->ux_system_regular_memory_pool_start;
 8002b78:	681a      	ldr	r2, [r3, #0]
		_ux_system->ux_system_cache_safe_memory_pool_start = _ux_system
 8002b7a:	60da      	str	r2, [r3, #12]
 8002b7c:	e7ec      	b.n	8002b58 <_ux_system_initialize+0x80>
		return (UX_MUTEX_ERROR);
 8002b7e:	2317      	movs	r3, #23
 8002b80:	e7f2      	b.n	8002b68 <_ux_system_initialize+0x90>
		return (UX_MEMORY_INSUFFICIENT);
 8002b82:	2312      	movs	r3, #18
 8002b84:	e7f0      	b.n	8002b68 <_ux_system_initialize+0x90>
 8002b86:	bf00      	nop
 8002b88:	20002c50 	.word	0x20002c50
 8002b8c:	20002c54 	.word	0x20002c54
 8002b90:	20002c48 	.word	0x20002c48
 8002b94:	12345678 	.word	0x12345678
 8002b98:	0800a1e8 	.word	0x0800a1e8

08002b9c <_ux_utility_delay_ms>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
VOID _ux_utility_delay_ms(ULONG ms_wait)
{
 8002b9c:	b508      	push	{r3, lr}
	/* translate ms into ticks. */
	ULONG ticks = (ms_wait * UX_PERIODIC_RATE) / 1000;
 8002b9e:	2364      	movs	r3, #100	; 0x64
 8002ba0:	fb03 f000 	mul.w	r0, r3, r0
 8002ba4:	4b03      	ldr	r3, [pc, #12]	; (8002bb4 <_ux_utility_delay_ms+0x18>)
 8002ba6:	fba3 3000 	umull	r3, r0, r3, r0
 8002baa:	0980      	lsrs	r0, r0, #6

	/* For safety add 1 to ticks. */
	ticks++;

	/* Call ThreadX sleep function. */
	tx_thread_sleep(ticks);
 8002bac:	3001      	adds	r0, #1
 8002bae:	f006 f915 	bl	8008ddc <_tx_thread_sleep>

	/* Return completion status. */
	return;
}
 8002bb2:	bd08      	pop	{r3, pc}
 8002bb4:	10624dd3 	.word	0x10624dd3

08002bb8 <_ux_utility_descriptor_parse>:
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
VOID _ux_utility_descriptor_parse(UCHAR* raw_descriptor, UCHAR* descriptor_structure,
		UINT descriptor_entries, UCHAR* descriptor)
{
 8002bb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002bba:	4605      	mov	r5, r0
 8002bbc:	461c      	mov	r4, r3
	/* Loop on all the entries in this descriptor. */
	while (descriptor_entries--)
 8002bbe:	e007      	b.n	8002bd0 <_ux_utility_descriptor_parse+0x18>
				*((ULONG*)descriptor) = _ux_utility_long_get(raw_descriptor);
				raw_descriptor += 4;
				break;

			case 2:
				*((ULONG*)descriptor) = (ULONG)_ux_utility_short_get(raw_descriptor);
 8002bc0:	4628      	mov	r0, r5
 8002bc2:	f000 f99f 	bl	8002f04 <_ux_utility_short_get>
 8002bc6:	6020      	str	r0, [r4, #0]
				raw_descriptor += 2;
 8002bc8:	3502      	adds	r5, #2
				*((ULONG*)descriptor) = (ULONG)*raw_descriptor;
				raw_descriptor++;
		}

		/* Add the size of the component to the destination. */
		descriptor += 4;
 8002bca:	3404      	adds	r4, #4
	while (descriptor_entries--)
 8002bcc:	4632      	mov	r2, r6
		switch (*descriptor_structure++)
 8002bce:	4639      	mov	r1, r7
	while (descriptor_entries--)
 8002bd0:	1e56      	subs	r6, r2, #1
 8002bd2:	b17a      	cbz	r2, 8002bf4 <_ux_utility_descriptor_parse+0x3c>
		switch (*descriptor_structure++)
 8002bd4:	1c4f      	adds	r7, r1, #1
 8002bd6:	780b      	ldrb	r3, [r1, #0]
 8002bd8:	2b02      	cmp	r3, #2
 8002bda:	d0f1      	beq.n	8002bc0 <_ux_utility_descriptor_parse+0x8>
 8002bdc:	2b04      	cmp	r3, #4
 8002bde:	d105      	bne.n	8002bec <_ux_utility_descriptor_parse+0x34>
				*((ULONG*)descriptor) = _ux_utility_long_get(raw_descriptor);
 8002be0:	4628      	mov	r0, r5
 8002be2:	f000 f808 	bl	8002bf6 <_ux_utility_long_get>
 8002be6:	6020      	str	r0, [r4, #0]
				raw_descriptor += 4;
 8002be8:	3504      	adds	r5, #4
				break;
 8002bea:	e7ee      	b.n	8002bca <_ux_utility_descriptor_parse+0x12>
				*((ULONG*)descriptor) = (ULONG)*raw_descriptor;
 8002bec:	f815 3b01 	ldrb.w	r3, [r5], #1
 8002bf0:	6023      	str	r3, [r4, #0]
 8002bf2:	e7ea      	b.n	8002bca <_ux_utility_descriptor_parse+0x12>
	}

	/* Return to caller. */
	return;
}
 8002bf4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08002bf6 <_ux_utility_long_get>:
ULONG    value;


    /* In order to make this function endian agnostic and memory alignment
       independent, we read a byte at a time from the address.  */
    value =   (ULONG) *address++;
 8002bf6:	7803      	ldrb	r3, [r0, #0]
    value |=  (ULONG)*address++ << 8;
 8002bf8:	7842      	ldrb	r2, [r0, #1]
 8002bfa:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
    value |=  (ULONG)*address++ << 16;
 8002bfe:	7882      	ldrb	r2, [r0, #2]
 8002c00:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
    value |=  (ULONG)*address << 24;
 8002c04:	78c0      	ldrb	r0, [r0, #3]

    /* Return 32-bit value.  */
    return(value);
}
 8002c06:	ea43 6000 	orr.w	r0, r3, r0, lsl #24
 8002c0a:	4770      	bx	lr

08002c0c <_ux_utility_long_get_big_endian>:

ULONG  value;


    /* We read a byte at a time from the address.  */
    value =  (ULONG) ((*address++) << 24);
 8002c0c:	7802      	ldrb	r2, [r0, #0]
    value |=  (ULONG) ((*address++) << 16);
 8002c0e:	7843      	ldrb	r3, [r0, #1]
 8002c10:	041b      	lsls	r3, r3, #16
 8002c12:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
    value |=  (ULONG) ((*address++) << 8);
 8002c16:	7882      	ldrb	r2, [r0, #2]
 8002c18:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
    value |=  (ULONG) *address;
 8002c1c:	78c0      	ldrb	r0, [r0, #3]

    /* Return 32-bit value.  */
    return(value);
}
 8002c1e:	4318      	orrs	r0, r3
 8002c20:	4770      	bx	lr
	...

08002c24 <_ux_utility_memory_allocate>:
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
VOID  *_ux_utility_memory_allocate(ULONG memory_alignment, ULONG memory_cache_flag,
                                   ULONG memory_size_requested)
{
 8002c24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c26:	4606      	mov	r6, r0
 8002c28:	460f      	mov	r7, r1
 8002c2a:	4614      	mov	r4, r2
UCHAR               *memory_buffer;
ALIGN_TYPE          int_memory_buffer;


    /* Get the mutex as this is a critical section.  */
    _ux_utility_mutex_on(&_ux_system -> ux_system_mutex);
 8002c2c:	4b44      	ldr	r3, [pc, #272]	; (8002d40 <_ux_utility_memory_allocate+0x11c>)
 8002c2e:	6818      	ldr	r0, [r3, #0]
 8002c30:	301c      	adds	r0, #28
 8002c32:	f000 f944 	bl	8002ebe <_ux_utility_mutex_on>
    }

#else

    /* Check if safe alignment requested, in this case switch to UX_NO_ALIGN.  */
    if (memory_alignment == UX_SAFE_ALIGN)
 8002c36:	f1b6 3fff 	cmp.w	r6, #4294967295
 8002c3a:	d003      	beq.n	8002c44 <_ux_utility_memory_allocate+0x20>
        memory_alignment = UX_NO_ALIGN;
    
#endif

    /* Ensure the alignment meats the minimum.  */
    if (memory_alignment < UX_ALIGN_MIN)
 8002c3c:	2e0e      	cmp	r6, #14
 8002c3e:	d802      	bhi.n	8002c46 <_ux_utility_memory_allocate+0x22>
        memory_alignment =  UX_ALIGN_MIN;
 8002c40:	260f      	movs	r6, #15
 8002c42:	e000      	b.n	8002c46 <_ux_utility_memory_allocate+0x22>
 8002c44:	260f      	movs	r6, #15

    /* Adjust the memory alignment since our macros are one minus the desired alignment.
       Also determine the amount of extra memory we need for the alignment, which is one
       minus the actual alignment.  */
    memory_for_alignment =  memory_alignment;
    memory_alignment++;
 8002c46:	1c75      	adds	r5, r6, #1
       now is that the memory block might not be a size that is a multiple of 16, so we need
       to add the amount of memory required such that the memory buffer after the block has 
       the correct alignment. For example, if the memory block has a size of 24, then we need
       to make sure it is placed on an 8-byte alignment that is after a 16-byte alignment so
       that the memory right after the memory block is 16-byte aligned (8 + 24 = 32).  */
    memory_size_requested =  (memory_size_requested +    UX_ALIGN_MIN) & (~(ULONG)UX_ALIGN_MIN);
 8002c48:	340f      	adds	r4, #15
 8002c4a:	f024 040f 	bic.w	r4, r4, #15
    /* Try to find the best block for this memory by requesting the maximum amount of
       memory we'll need which is calculated as follows: the amount memory requested by
       the caller plus the maximum amount of memory wasted due to alignment plus 2 memory
       blocks structs - one for the new memory block we'll create for the user block and one
       that we might create if there is extra memory after doing the alignment.  */
    memory_block =  _ux_utility_memory_free_block_best_get(memory_cache_flag, memory_size_requested + memory_for_alignment + (ULONG)sizeof(UX_MEMORY_BLOCK));
 8002c4e:	1931      	adds	r1, r6, r4
 8002c50:	3110      	adds	r1, #16
 8002c52:	4638      	mov	r0, r7
 8002c54:	f000 f8ee 	bl	8002e34 <_ux_utility_memory_free_block_best_get>

    /* If the block returned is NULL, there is no free memory in the pool
       for that size. */
    if (memory_block == UX_NULL)
 8002c58:	4603      	mov	r3, r0
 8002c5a:	b350      	cbz	r0, 8002cb2 <_ux_utility_memory_allocate+0x8e>
        /* Return NULL to indicate no block was found.  */
        return(UX_NULL);
    }

    /* Get the memory buffer for this block.  */
    int_memory_buffer = (ALIGN_TYPE) ((UCHAR *) memory_block + sizeof(UX_MEMORY_BLOCK));
 8002c5c:	f100 0210 	add.w	r2, r0, #16

    /* Are we already aligned?  */
    if ((int_memory_buffer & (memory_alignment - 1)) == 0)
 8002c60:	4216      	tst	r6, r2
 8002c62:	d132      	bne.n	8002cca <_ux_utility_memory_allocate+0xa6>
    {

        /* Setup the new memory block.  */
        new_memory_block =  (UX_MEMORY_BLOCK *) ((UCHAR *) memory_block + sizeof(UX_MEMORY_BLOCK) + memory_size_requested);
 8002c64:	f104 0510 	add.w	r5, r4, #16
 8002c68:	1941      	adds	r1, r0, r5
        new_memory_block -> ux_memory_block_next =  memory_block -> ux_memory_block_next;
 8002c6a:	6882      	ldr	r2, [r0, #8]
 8002c6c:	608a      	str	r2, [r1, #8]
        new_memory_block -> ux_memory_block_previous =  memory_block;
 8002c6e:	60c8      	str	r0, [r1, #12]
        new_memory_block -> ux_memory_block_size =  memory_block -> ux_memory_block_size - memory_size_requested - (ULONG)sizeof(UX_MEMORY_BLOCK);
 8002c70:	6802      	ldr	r2, [r0, #0]
 8002c72:	1b12      	subs	r2, r2, r4
 8002c74:	3a10      	subs	r2, #16
 8002c76:	5142      	str	r2, [r0, r5]
        new_memory_block -> ux_memory_block_status =  UX_MEMORY_UNUSED;
 8002c78:	4a32      	ldr	r2, [pc, #200]	; (8002d44 <_ux_utility_memory_allocate+0x120>)
 8002c7a:	604a      	str	r2, [r1, #4]

        /* Update the current memory block.  */
        memory_block -> ux_memory_block_size =  memory_size_requested;
 8002c7c:	6004      	str	r4, [r0, #0]
        memory_block -> ux_memory_block_next =  new_memory_block;
 8002c7e:	6081      	str	r1, [r0, #8]
        memory_block -> ux_memory_block_status =  UX_MEMORY_USED;
 8002c80:	4a31      	ldr	r2, [pc, #196]	; (8002d48 <_ux_utility_memory_allocate+0x124>)
 8002c82:	6042      	str	r2, [r0, #4]
        /* The new memory block is the one we give to the user.  */
        memory_block =  new_memory_block;
    }

    /* The memory to be returned is after the block header.  */
    memory_buffer =  ((UCHAR *) memory_block) + sizeof(UX_MEMORY_BLOCK);
 8002c84:	f103 0610 	add.w	r6, r3, #16

    /* Clear the memory block.  */
    _ux_utility_memory_set(memory_buffer, 0, memory_size_requested);
 8002c88:	4622      	mov	r2, r4
 8002c8a:	2100      	movs	r1, #0
 8002c8c:	4630      	mov	r0, r6
 8002c8e:	f000 f8fb 	bl	8002e88 <_ux_utility_memory_set>

    /* Update the memory free in the pool.  */
    if (_ux_system -> ux_system_cache_safe_memory_pool_start == _ux_system -> ux_system_regular_memory_pool_start)
 8002c92:	4b2b      	ldr	r3, [pc, #172]	; (8002d40 <_ux_utility_memory_allocate+0x11c>)
 8002c94:	6818      	ldr	r0, [r3, #0]
 8002c96:	68c2      	ldr	r2, [r0, #12]
 8002c98:	6803      	ldr	r3, [r0, #0]
 8002c9a:	429a      	cmp	r2, r3
 8002c9c:	d047      	beq.n	8002d2e <_ux_utility_memory_allocate+0x10a>
        _ux_system -> ux_system_regular_memory_pool_free -= memory_removed_from_pool;
    }
    else
    {

       switch (memory_cache_flag)
 8002c9e:	2f01      	cmp	r7, #1
 8002ca0:	d149      	bne.n	8002d36 <_ux_utility_memory_allocate+0x112>
       {

            case UX_CACHE_SAFE_MEMORY:
                /* Update the amount of free memory in the cache safe memory pool.  */
                _ux_system -> ux_system_cache_safe_memory_pool_free -= memory_removed_from_pool;
 8002ca2:	6943      	ldr	r3, [r0, #20]
 8002ca4:	1b5d      	subs	r5, r3, r5
 8002ca6:	6145      	str	r5, [r0, #20]

        }
    }

    /* Release the protection.  */
    _ux_utility_mutex_off(&_ux_system -> ux_system_mutex);
 8002ca8:	301c      	adds	r0, #28
 8002caa:	f000 f904 	bl	8002eb6 <_ux_utility_mutex_off>

    /* The memory block pointer contains a memory area properly
       aligned.  */
    return(memory_buffer);
}                                
 8002cae:	4630      	mov	r0, r6
 8002cb0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        _ux_utility_mutex_off(&_ux_system -> ux_system_mutex);
 8002cb2:	4b23      	ldr	r3, [pc, #140]	; (8002d40 <_ux_utility_memory_allocate+0x11c>)
 8002cb4:	6818      	ldr	r0, [r3, #0]
 8002cb6:	301c      	adds	r0, #28
 8002cb8:	f000 f8fd 	bl	8002eb6 <_ux_utility_mutex_off>
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_UTILITY, UX_MEMORY_INSUFFICIENT);
 8002cbc:	2212      	movs	r2, #18
 8002cbe:	2108      	movs	r1, #8
 8002cc0:	2002      	movs	r0, #2
 8002cc2:	f7ff fefb 	bl	8002abc <_ux_system_error_handler>
        return(UX_NULL);
 8002cc6:	2600      	movs	r6, #0
 8002cc8:	e7f1      	b.n	8002cae <_ux_utility_memory_allocate+0x8a>
        int_memory_buffer +=  (ULONG)sizeof(UX_MEMORY_BLOCK);
 8002cca:	f102 0010 	add.w	r0, r2, #16
        int_memory_buffer +=  memory_alignment - 1;
 8002cce:	4428      	add	r0, r5
 8002cd0:	3801      	subs	r0, #1
        int_memory_buffer &=  ~(((ALIGN_TYPE) memory_alignment) - 1);
 8002cd2:	ea20 0006 	bic.w	r0, r0, r6
        new_memory_block =  (UX_MEMORY_BLOCK *) (int_memory_buffer - (ULONG)sizeof(UX_MEMORY_BLOCK));
 8002cd6:	f1a0 0110 	sub.w	r1, r0, #16
        new_memory_block -> ux_memory_block_previous =  memory_block;
 8002cda:	60cb      	str	r3, [r1, #12]
        new_memory_block -> ux_memory_block_next =  memory_block -> ux_memory_block_next;
 8002cdc:	689d      	ldr	r5, [r3, #8]
 8002cde:	608d      	str	r5, [r1, #8]
        new_memory_block -> ux_memory_block_size =  memory_block -> ux_memory_block_size;
 8002ce0:	681d      	ldr	r5, [r3, #0]
 8002ce2:	f840 5c10 	str.w	r5, [r0, #-16]
        new_memory_block -> ux_memory_block_status =  UX_MEMORY_USED;
 8002ce6:	4d18      	ldr	r5, [pc, #96]	; (8002d48 <_ux_utility_memory_allocate+0x124>)
 8002ce8:	604d      	str	r5, [r1, #4]
        memory_block -> ux_memory_block_next =  new_memory_block;
 8002cea:	6099      	str	r1, [r3, #8]
        memory_block -> ux_memory_block_size =  (ULONG) ((ALIGN_TYPE) new_memory_block - int_memory_buffer);
 8002cec:	1a8a      	subs	r2, r1, r2
 8002cee:	601a      	str	r2, [r3, #0]
        new_memory_block -> ux_memory_block_size -=  (memory_block -> ux_memory_block_size + (ULONG)sizeof(UX_MEMORY_BLOCK));
 8002cf0:	f850 3c10 	ldr.w	r3, [r0, #-16]
 8002cf4:	1a9b      	subs	r3, r3, r2
 8002cf6:	3b10      	subs	r3, #16
 8002cf8:	f840 3c10 	str.w	r3, [r0, #-16]
        leftover =  new_memory_block -> ux_memory_block_size - memory_size_requested;
 8002cfc:	1b1b      	subs	r3, r3, r4
        if (leftover > sizeof(UX_MEMORY_BLOCK))
 8002cfe:	2b10      	cmp	r3, #16
 8002d00:	d910      	bls.n	8002d24 <_ux_utility_memory_allocate+0x100>
            leftover_memory_block = (UX_MEMORY_BLOCK *) ((ALIGN_TYPE) new_memory_block + sizeof(UX_MEMORY_BLOCK) + memory_size_requested);
 8002d02:	190d      	adds	r5, r1, r4
 8002d04:	f105 0210 	add.w	r2, r5, #16
            leftover_memory_block -> ux_memory_block_next =  new_memory_block -> ux_memory_block_next;
 8002d08:	688e      	ldr	r6, [r1, #8]
 8002d0a:	61ae      	str	r6, [r5, #24]
            leftover_memory_block -> ux_memory_block_previous =  new_memory_block;
 8002d0c:	61e9      	str	r1, [r5, #28]
            leftover_memory_block -> ux_memory_block_size =  leftover - (ULONG)sizeof(UX_MEMORY_BLOCK);
 8002d0e:	f1a3 0610 	sub.w	r6, r3, #16
 8002d12:	612e      	str	r6, [r5, #16]
            leftover_memory_block -> ux_memory_block_status =  UX_MEMORY_UNUSED;
 8002d14:	4d0b      	ldr	r5, [pc, #44]	; (8002d44 <_ux_utility_memory_allocate+0x120>)
 8002d16:	6055      	str	r5, [r2, #4]
            new_memory_block -> ux_memory_block_next =  leftover_memory_block;
 8002d18:	608a      	str	r2, [r1, #8]
            new_memory_block -> ux_memory_block_size -=  leftover;
 8002d1a:	f850 2c10 	ldr.w	r2, [r0, #-16]
 8002d1e:	1ad3      	subs	r3, r2, r3
 8002d20:	f840 3c10 	str.w	r3, [r0, #-16]
        memory_removed_from_pool =  new_memory_block -> ux_memory_block_size + (ULONG)sizeof(UX_MEMORY_BLOCK);
 8002d24:	f850 5c10 	ldr.w	r5, [r0, #-16]
 8002d28:	3510      	adds	r5, #16
        memory_block =  new_memory_block;
 8002d2a:	460b      	mov	r3, r1
 8002d2c:	e7aa      	b.n	8002c84 <_ux_utility_memory_allocate+0x60>
        _ux_system -> ux_system_regular_memory_pool_free -= memory_removed_from_pool;
 8002d2e:	6883      	ldr	r3, [r0, #8]
 8002d30:	1b5d      	subs	r5, r3, r5
 8002d32:	6085      	str	r5, [r0, #8]
 8002d34:	e7b8      	b.n	8002ca8 <_ux_utility_memory_allocate+0x84>
                _ux_system -> ux_system_regular_memory_pool_free -= memory_removed_from_pool;
 8002d36:	6883      	ldr	r3, [r0, #8]
 8002d38:	1b5d      	subs	r5, r3, r5
 8002d3a:	6085      	str	r5, [r0, #8]
            break;
 8002d3c:	e7b4      	b.n	8002ca8 <_ux_utility_memory_allocate+0x84>
 8002d3e:	bf00      	nop
 8002d40:	20002c50 	.word	0x20002c50
 8002d44:	12345678 	.word	0x12345678
 8002d48:	87654321 	.word	0x87654321

08002d4c <_ux_utility_memory_allocate_mulc_safe>:
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
VOID* _ux_utility_memory_allocate_mulc_safe(ULONG align, ULONG cache, ULONG size_mul_v,
		ULONG size_mul_c)
{
 8002d4c:	b5d0      	push	{r4, r6, r7, lr}
	return UX_UTILITY_MEMORY_ALLOCATE_MULC_SAFE(align, cache, size_mul_v, size_mul_c);
 8002d4e:	2400      	movs	r4, #0
 8002d50:	fba2 6703 	umull	r6, r7, r2, r3
 8002d54:	b92f      	cbnz	r7, 8002d62 <_ux_utility_memory_allocate_mulc_safe+0x16>
 8002d56:	b934      	cbnz	r4, 8002d66 <_ux_utility_memory_allocate_mulc_safe+0x1a>
 8002d58:	fb03 f202 	mul.w	r2, r3, r2
 8002d5c:	f7ff ff62 	bl	8002c24 <_ux_utility_memory_allocate>
}
 8002d60:	bdd0      	pop	{r4, r6, r7, pc}
	return UX_UTILITY_MEMORY_ALLOCATE_MULC_SAFE(align, cache, size_mul_v, size_mul_c);
 8002d62:	2401      	movs	r4, #1
 8002d64:	e7f7      	b.n	8002d56 <_ux_utility_memory_allocate_mulc_safe+0xa>
 8002d66:	2000      	movs	r0, #0
 8002d68:	e7fa      	b.n	8002d60 <_ux_utility_memory_allocate_mulc_safe+0x14>

08002d6a <_ux_utility_memory_copy>:
	/* Setup byte oriented source and destination pointers. */
	UCHAR* source = (UCHAR*)memory_source;
	UCHAR* destination = (UCHAR*)memory_destination;

	/* Loop to perform the copy. */
	while (length--)
 8002d6a:	e004      	b.n	8002d76 <_ux_utility_memory_copy+0xc>
	{
		/* Copy one byte. */
		*destination++ = *source++;
 8002d6c:	780a      	ldrb	r2, [r1, #0]
 8002d6e:	7002      	strb	r2, [r0, #0]
 8002d70:	3001      	adds	r0, #1
 8002d72:	3101      	adds	r1, #1
	while (length--)
 8002d74:	461a      	mov	r2, r3
 8002d76:	1e53      	subs	r3, r2, #1
 8002d78:	2a00      	cmp	r2, #0
 8002d7a:	d1f7      	bne.n	8002d6c <_ux_utility_memory_copy+0x2>
	}

	/* Return to caller. */
	return;
}
 8002d7c:	4770      	bx	lr
	...

08002d80 <_ux_utility_memory_free>:
/*                                                                        */ 
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
VOID  _ux_utility_memory_free(VOID *memory)
{
 8002d80:	b538      	push	{r3, r4, r5, lr}
 8002d82:	4604      	mov	r4, r0
UX_MEMORY_BLOCK     *next_block;
ULONG               memory_size_returned;
UCHAR               *memory_address;

    /* Get the mutex as this is a critical section.  */
    _ux_utility_mutex_on(&_ux_system -> ux_system_mutex);
 8002d84:	4b28      	ldr	r3, [pc, #160]	; (8002e28 <_ux_utility_memory_free+0xa8>)
 8002d86:	6818      	ldr	r0, [r3, #0]
 8002d88:	301c      	adds	r0, #28
 8002d8a:	f000 f898 	bl	8002ebe <_ux_utility_mutex_on>
    /* The memory block for this memory pointer is located right before the
       memory.  */
    memory_block =  (UX_MEMORY_BLOCK *) (((UCHAR *) memory) - sizeof(UX_MEMORY_BLOCK));
    
    /* Keep track of the memory returned to the pool.  */
    memory_size_returned = memory_block -> ux_memory_block_size + (ULONG)sizeof(UX_MEMORY_BLOCK);
 8002d8e:	f854 5c10 	ldr.w	r5, [r4, #-16]

    /* Check this memory block to see if it valid.  */
    if (memory_block -> ux_memory_block_status != UX_MEMORY_USED)
 8002d92:	f854 2c0c 	ldr.w	r2, [r4, #-12]
 8002d96:	4b25      	ldr	r3, [pc, #148]	; (8002e2c <_ux_utility_memory_free+0xac>)
 8002d98:	429a      	cmp	r2, r3
 8002d9a:	d10d      	bne.n	8002db8 <_ux_utility_memory_free+0x38>
 8002d9c:	f1a4 0110 	sub.w	r1, r4, #16
 8002da0:	3510      	adds	r5, #16
        /* Return to caller.  */
        return;
    }

    /* We mark this memory block as being unused.  */
    memory_block -> ux_memory_block_status =  UX_MEMORY_UNUSED;
 8002da2:	4b23      	ldr	r3, [pc, #140]	; (8002e30 <_ux_utility_memory_free+0xb0>)
 8002da4:	f844 3c0c 	str.w	r3, [r4, #-12]
    
    /* Now we must concatenate as many free blocks as possible,
       that include the blocks before and the blocks after the current
       block.  Scan memory backwards.  */

     while (memory_block -> ux_memory_block_previous !=UX_NULL)
 8002da8:	68cb      	ldr	r3, [r1, #12]
 8002daa:	b183      	cbz	r3, 8002dce <_ux_utility_memory_free+0x4e>
     {

        /* Check if the block is free.  */            
        if (memory_block -> ux_memory_block_previous -> ux_memory_block_status == UX_MEMORY_UNUSED)
 8002dac:	6858      	ldr	r0, [r3, #4]
 8002dae:	4a20      	ldr	r2, [pc, #128]	; (8002e30 <_ux_utility_memory_free+0xb0>)
 8002db0:	4290      	cmp	r0, r2
 8002db2:	d10c      	bne.n	8002dce <_ux_utility_memory_free+0x4e>

            /* The memory block before is free. This will be our starting point to 
               concatenate memory.  */
            memory_block =  memory_block -> ux_memory_block_previous;
 8002db4:	4619      	mov	r1, r3
 8002db6:	e7f7      	b.n	8002da8 <_ux_utility_memory_free+0x28>
        _ux_utility_mutex_off(&_ux_system -> ux_system_mutex);
 8002db8:	4b1b      	ldr	r3, [pc, #108]	; (8002e28 <_ux_utility_memory_free+0xa8>)
 8002dba:	6818      	ldr	r0, [r3, #0]
 8002dbc:	301c      	adds	r0, #28
 8002dbe:	f000 f87a 	bl	8002eb6 <_ux_utility_mutex_off>
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_UTILITY, UX_MEMORY_CORRUPTED);
 8002dc2:	2219      	movs	r2, #25
 8002dc4:	2108      	movs	r1, #8
 8002dc6:	2002      	movs	r0, #2
 8002dc8:	f7ff fe78 	bl	8002abc <_ux_system_error_handler>
        return;
 8002dcc:	e02a      	b.n	8002e24 <_ux_utility_memory_free+0xa4>
            break;
    }

    /* The pointer to the memory block is now our first free block. We use this 
       starting address to concatenate all the contiguous memory block.  */
    next_block =  memory_block -> ux_memory_block_next;
 8002dce:	688b      	ldr	r3, [r1, #8]
    while (next_block != UX_NULL)
 8002dd0:	b173      	cbz	r3, 8002df0 <_ux_utility_memory_free+0x70>
    {

        /* Determine if the memory block is used.  */
        if (next_block -> ux_memory_block_status == UX_MEMORY_USED)
 8002dd2:	6858      	ldr	r0, [r3, #4]
 8002dd4:	4a15      	ldr	r2, [pc, #84]	; (8002e2c <_ux_utility_memory_free+0xac>)
 8002dd6:	4290      	cmp	r0, r2
 8002dd8:	d008      	beq.n	8002dec <_ux_utility_memory_free+0x6c>
            memory_block -> ux_memory_block_next =  next_block;
            next_block -> ux_memory_block_previous =  memory_block;
            break;
        }

        memory_block -> ux_memory_block_next =  next_block -> ux_memory_block_next;
 8002dda:	689a      	ldr	r2, [r3, #8]
 8002ddc:	608a      	str	r2, [r1, #8]
        memory_block -> ux_memory_block_size +=  next_block -> ux_memory_block_size + (ULONG)sizeof(UX_MEMORY_BLOCK);
 8002dde:	681a      	ldr	r2, [r3, #0]
 8002de0:	6808      	ldr	r0, [r1, #0]
 8002de2:	4402      	add	r2, r0
 8002de4:	3210      	adds	r2, #16
 8002de6:	600a      	str	r2, [r1, #0]
        next_block =  next_block -> ux_memory_block_next;                       
 8002de8:	689b      	ldr	r3, [r3, #8]
 8002dea:	e7f1      	b.n	8002dd0 <_ux_utility_memory_free+0x50>
            memory_block -> ux_memory_block_next =  next_block;
 8002dec:	608b      	str	r3, [r1, #8]
            next_block -> ux_memory_block_previous =  memory_block;
 8002dee:	60d9      	str	r1, [r3, #12]
    }

    /* Update the memory free in the appropriate pool.  We need to know if this 
       block is in regular memory or cache safe memory.  */
    if(_ux_system -> ux_system_cache_safe_memory_pool_start == _ux_system -> ux_system_regular_memory_pool_start)
 8002df0:	4b0d      	ldr	r3, [pc, #52]	; (8002e28 <_ux_utility_memory_free+0xa8>)
 8002df2:	6818      	ldr	r0, [r3, #0]
 8002df4:	68c2      	ldr	r2, [r0, #12]
 8002df6:	6803      	ldr	r3, [r0, #0]
 8002df8:	429a      	cmp	r2, r3
 8002dfa:	d009      	beq.n	8002e10 <_ux_utility_memory_free+0x90>

        /* Which pool is this memory in ?  */
        memory_address = (UCHAR *) _ux_system -> ux_system_regular_memory_pool_start;
        
        /* If the memory address is in this range, we are in the regular memory pool.  */
        if ((UCHAR *) memory_block >= memory_address && (UCHAR *) memory_block < (memory_address + _ux_system -> ux_system_regular_memory_pool_size))
 8002dfc:	428b      	cmp	r3, r1
 8002dfe:	d80b      	bhi.n	8002e18 <_ux_utility_memory_free+0x98>
 8002e00:	6842      	ldr	r2, [r0, #4]
 8002e02:	4413      	add	r3, r2
 8002e04:	428b      	cmp	r3, r1
 8002e06:	d907      	bls.n	8002e18 <_ux_utility_memory_free+0x98>

            /* Update the regular memory pool.  */
            _ux_system -> ux_system_regular_memory_pool_free += memory_size_returned;
 8002e08:	6883      	ldr	r3, [r0, #8]
 8002e0a:	441d      	add	r5, r3
 8002e0c:	6085      	str	r5, [r0, #8]
 8002e0e:	e006      	b.n	8002e1e <_ux_utility_memory_free+0x9e>
        _ux_system -> ux_system_regular_memory_pool_free += memory_size_returned;
 8002e10:	6883      	ldr	r3, [r0, #8]
 8002e12:	441d      	add	r5, r3
 8002e14:	6085      	str	r5, [r0, #8]
 8002e16:	e002      	b.n	8002e1e <_ux_utility_memory_free+0x9e>

        else
        
            /* Update the cache safe memory pool.  */
            _ux_system -> ux_system_cache_safe_memory_pool_free += memory_size_returned;
 8002e18:	6943      	ldr	r3, [r0, #20]
 8002e1a:	441d      	add	r5, r3
 8002e1c:	6145      	str	r5, [r0, #20]
        
    }

    /* Release the protection.  */
    _ux_utility_mutex_off(&_ux_system -> ux_system_mutex);
 8002e1e:	301c      	adds	r0, #28
 8002e20:	f000 f849 	bl	8002eb6 <_ux_utility_mutex_off>

    /* Return to caller.  */
    return;
}
 8002e24:	bd38      	pop	{r3, r4, r5, pc}
 8002e26:	bf00      	nop
 8002e28:	20002c50 	.word	0x20002c50
 8002e2c:	87654321 	.word	0x87654321
 8002e30:	12345678 	.word	0x12345678

08002e34 <_ux_utility_memory_free_block_best_get>:

    /* Reset the free memory block.  */
    best_memory_block =  UX_NULL;
    
    /* Check the type of memory we need.  */
    switch (memory_cache_flag)
 8002e34:	b118      	cbz	r0, 8002e3e <_ux_utility_memory_free_block_best_get+0xa>
 8002e36:	2801      	cmp	r0, #1
 8002e38:	d008      	beq.n	8002e4c <_ux_utility_memory_free_block_best_get+0x18>
            break;
        
        default                            :
        
            /* Wrong memory type.  */
            return(UX_NULL);
 8002e3a:	2000      	movs	r0, #0
 8002e3c:	4770      	bx	lr
            memory_block =  _ux_system -> ux_system_regular_memory_pool_start;
 8002e3e:	4b10      	ldr	r3, [pc, #64]	; (8002e80 <_ux_utility_memory_free_block_best_get+0x4c>)
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	681b      	ldr	r3, [r3, #0]
                {

                    if (memory_block -> ux_memory_block_size < best_memory_block -> ux_memory_block_size)

                        /* We have discovered a better fit block.  */
                        best_memory_block =  memory_block;
 8002e44:	2000      	movs	r0, #0
    while (memory_block != UX_NULL)
 8002e46:	b1cb      	cbz	r3, 8002e7c <_ux_utility_memory_free_block_best_get+0x48>
{
 8002e48:	b410      	push	{r4}
 8002e4a:	e006      	b.n	8002e5a <_ux_utility_memory_free_block_best_get+0x26>
            memory_block =  _ux_system -> ux_system_cache_safe_memory_pool_start;
 8002e4c:	4b0c      	ldr	r3, [pc, #48]	; (8002e80 <_ux_utility_memory_free_block_best_get+0x4c>)
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	68db      	ldr	r3, [r3, #12]
            break;
 8002e52:	e7f7      	b.n	8002e44 <_ux_utility_memory_free_block_best_get+0x10>
                    best_memory_block =  memory_block;
 8002e54:	4618      	mov	r0, r3
                }                    
            }
        }

        /* Search the next free block until the end.  */            
        memory_block =  memory_block -> ux_memory_block_next;
 8002e56:	689b      	ldr	r3, [r3, #8]
    while (memory_block != UX_NULL)
 8002e58:	b16b      	cbz	r3, 8002e76 <_ux_utility_memory_free_block_best_get+0x42>
        if (memory_block -> ux_memory_block_status == UX_MEMORY_UNUSED)
 8002e5a:	685c      	ldr	r4, [r3, #4]
 8002e5c:	4a09      	ldr	r2, [pc, #36]	; (8002e84 <_ux_utility_memory_free_block_best_get+0x50>)
 8002e5e:	4294      	cmp	r4, r2
 8002e60:	d1f9      	bne.n	8002e56 <_ux_utility_memory_free_block_best_get+0x22>
            if (memory_block -> ux_memory_block_size > memory_size_requested)
 8002e62:	681a      	ldr	r2, [r3, #0]
 8002e64:	428a      	cmp	r2, r1
 8002e66:	d9f6      	bls.n	8002e56 <_ux_utility_memory_free_block_best_get+0x22>
                if (best_memory_block == UX_NULL)
 8002e68:	2800      	cmp	r0, #0
 8002e6a:	d0f3      	beq.n	8002e54 <_ux_utility_memory_free_block_best_get+0x20>
                    if (memory_block -> ux_memory_block_size < best_memory_block -> ux_memory_block_size)
 8002e6c:	6804      	ldr	r4, [r0, #0]
 8002e6e:	42a2      	cmp	r2, r4
 8002e70:	d2f1      	bcs.n	8002e56 <_ux_utility_memory_free_block_best_get+0x22>
                        best_memory_block =  memory_block;
 8002e72:	4618      	mov	r0, r3
 8002e74:	e7ef      	b.n	8002e56 <_ux_utility_memory_free_block_best_get+0x22>
    }

    /* If no free memory block was found, the return value will be NULL.  */
    return(best_memory_block);        
}                                
 8002e76:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002e7a:	4770      	bx	lr
 8002e7c:	4770      	bx	lr
 8002e7e:	bf00      	nop
 8002e80:	20002c50 	.word	0x20002c50
 8002e84:	12345678 	.word	0x12345678

08002e88 <_ux_utility_memory_set>:

    /* Setup the working pointer */
    work_ptr =  (UCHAR *) destination;

    /* Loop to set the memory.  */
    while(length--)
 8002e88:	e002      	b.n	8002e90 <_ux_utility_memory_set+0x8>
    {

        /* Set a byte.  */
        *work_ptr++ =  value;
 8002e8a:	7001      	strb	r1, [r0, #0]
 8002e8c:	3001      	adds	r0, #1
    while(length--)
 8002e8e:	461a      	mov	r2, r3
 8002e90:	1e53      	subs	r3, r2, #1
 8002e92:	2a00      	cmp	r2, #0
 8002e94:	d1f9      	bne.n	8002e8a <_ux_utility_memory_set+0x2>
    }

    /* Return to caller.  */
    return; 
}
 8002e96:	4770      	bx	lr

08002e98 <_ux_utility_mutex_create>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT _ux_utility_mutex_create(TX_MUTEX* mutex, CHAR* mutex_name)
{
 8002e98:	b510      	push	{r4, lr}
	/* Call ThreadX to create the Mutex object. */
	UINT status = tx_mutex_create(mutex, (CHAR* )mutex_name, TX_NO_INHERIT);
 8002e9a:	2334      	movs	r3, #52	; 0x34
 8002e9c:	2200      	movs	r2, #0
 8002e9e:	f006 fae3 	bl	8009468 <_txe_mutex_create>

	/* Check for status. */
	if (status != UX_SUCCESS)
 8002ea2:	4604      	mov	r4, r0
 8002ea4:	b908      	cbnz	r0, 8002eaa <_ux_utility_mutex_create+0x12>
		UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_MUTEX_ERROR, mutex, 0, 0, UX_TRACE_ERRORS, 0, 0)
	}

	/* Return completion status. */
	return (status);
}
 8002ea6:	4620      	mov	r0, r4
 8002ea8:	bd10      	pop	{r4, pc}
		_ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_UTILITY, status);
 8002eaa:	4602      	mov	r2, r0
 8002eac:	2108      	movs	r1, #8
 8002eae:	2002      	movs	r0, #2
 8002eb0:	f7ff fe04 	bl	8002abc <_ux_system_error_handler>
	return (status);
 8002eb4:	e7f7      	b.n	8002ea6 <_ux_utility_mutex_create+0xe>

08002eb6 <_ux_utility_mutex_off>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
VOID _ux_utility_mutex_off(TX_MUTEX* mutex)
{
 8002eb6:	b508      	push	{r3, lr}
	/* Call ThreadX to release protection.  */
	tx_mutex_put(mutex);
 8002eb8:	f006 fb74 	bl	80095a4 <_txe_mutex_put>

	/* Return to caller.  */
	return;
}
 8002ebc:	bd08      	pop	{r3, pc}

08002ebe <_ux_utility_mutex_on>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
VOID _ux_utility_mutex_on(TX_MUTEX* mutex)
{
 8002ebe:	b508      	push	{r3, lr}
	/* Call ThreadX to get system mutex. */
	UINT status = tx_mutex_get(mutex, TX_WAIT_FOREVER);
 8002ec0:	f04f 31ff 	mov.w	r1, #4294967295
 8002ec4:	f006 fb3a 	bl	800953c <_txe_mutex_get>

	/* Check for status. */
	if (status != UX_SUCCESS)
 8002ec8:	b900      	cbnz	r0, 8002ecc <_ux_utility_mutex_on+0xe>
		_ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_UTILITY, status);
	}

	/* Return to caller. */
	return;
}
 8002eca:	bd08      	pop	{r3, pc}
 8002ecc:	4602      	mov	r2, r0
		_ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_UTILITY, status);
 8002ece:	2108      	movs	r1, #8
 8002ed0:	2002      	movs	r0, #2
 8002ed2:	f7ff fdf3 	bl	8002abc <_ux_system_error_handler>
	return;
 8002ed6:	e7f8      	b.n	8002eca <_ux_utility_mutex_on+0xc>

08002ed8 <_ux_utility_semaphore_create>:
/*                                                                        */ 
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _ux_utility_semaphore_create(TX_SEMAPHORE *semaphore, CHAR *semaphore_name, UINT initial_count)
{
 8002ed8:	b510      	push	{r4, lr}

UINT    status;

    /* Call ThreadX to create the semaphore.  */
    status =  tx_semaphore_create(semaphore, (CHAR *) semaphore_name, initial_count);
 8002eda:	2320      	movs	r3, #32
 8002edc:	f006 fb7e 	bl	80095dc <_txe_semaphore_create>

    /* Check for status.  */
    if (status != UX_SUCCESS)
 8002ee0:	4604      	mov	r4, r0
 8002ee2:	b908      	cbnz	r0, 8002ee8 <_ux_utility_semaphore_create+0x10>

    }

    /* Return completion status.  */
    return(status);
}
 8002ee4:	4620      	mov	r0, r4
 8002ee6:	bd10      	pop	{r4, pc}
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_UTILITY, status);
 8002ee8:	4602      	mov	r2, r0
 8002eea:	2108      	movs	r1, #8
 8002eec:	2002      	movs	r0, #2
 8002eee:	f7ff fde5 	bl	8002abc <_ux_system_error_handler>
    return(status);
 8002ef2:	e7f7      	b.n	8002ee4 <_ux_utility_semaphore_create+0xc>

08002ef4 <_ux_utility_semaphore_delete>:
/*                                                                        */ 
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _ux_utility_semaphore_delete(TX_SEMAPHORE *semaphore)
{
 8002ef4:	b508      	push	{r3, lr}

UINT    status;

    /* Call ThreadX Semaphore delete function.  */
    status =  tx_semaphore_delete(semaphore);
 8002ef6:	f006 fbcb 	bl	8009690 <_txe_semaphore_delete>

    /* Return completion status.  */
    return(status);
}
 8002efa:	bd08      	pop	{r3, pc}

08002efc <_ux_utility_semaphore_put>:
/*                                                                        */ 
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _ux_utility_semaphore_put(TX_SEMAPHORE *semaphore)
{
 8002efc:	b508      	push	{r3, lr}

UINT    status;

    /* Put a ThreadX semaphore.  */
    status =  tx_semaphore_put(semaphore);
 8002efe:	f006 fc05 	bl	800970c <_txe_semaphore_put>

    /* Return completion status.  */
    return(status);
}
 8002f02:	bd08      	pop	{r3, pc}

08002f04 <_ux_utility_short_get>:
/**************************************************************************/
ULONG _ux_utility_short_get(UCHAR* address)
{
	/* In order to make this function endian agnostic and memory alignment
	 * independent, we read a byte at a time from the address. */
	USHORT value = (USHORT)*address++;
 8002f04:	7803      	ldrb	r3, [r0, #0]
	value |= (USHORT)(*address << 8);
 8002f06:	7840      	ldrb	r0, [r0, #1]

	/* Return to caller. */
	return ((ULONG)value);
}
 8002f08:	ea43 2000 	orr.w	r0, r3, r0, lsl #8
 8002f0c:	4770      	bx	lr

08002f0e <_ux_utility_short_get_big_endian>:
{

USHORT  value;

    /* We read a byte at a time from the address.  */
    value =  (USHORT)((*address++) << 8);
 8002f0e:	7802      	ldrb	r2, [r0, #0]
    value =  (USHORT)(value | *address);
 8002f10:	7840      	ldrb	r0, [r0, #1]

    /* Return 16-bit value.  */
    return((ULONG) value);
}
 8002f12:	ea40 2002 	orr.w	r0, r0, r2, lsl #8
 8002f16:	4770      	bx	lr

08002f18 <_ux_utility_string_length_check>:
{

UINT    string_length;


    if (string == UX_NULL)
 8002f18:	b190      	cbz	r0, 8002f40 <_ux_utility_string_length_check+0x28>
{
 8002f1a:	b510      	push	{r4, lr}
 8002f1c:	4604      	mov	r4, r0
        return(UX_ERROR);

    string_length = 0;
 8002f1e:	2300      	movs	r3, #0

    while (1)
    {

        if (string[string_length] == '\0')
 8002f20:	5ce0      	ldrb	r0, [r4, r3]
 8002f22:	b148      	cbz	r0, 8002f38 <_ux_utility_string_length_check+0x20>
            break;

        string_length++;
 8002f24:	3301      	adds	r3, #1
        if (string_length > max_string_length)
 8002f26:	4293      	cmp	r3, r2
 8002f28:	d9fa      	bls.n	8002f20 <_ux_utility_string_length_check+0x8>
        {

            /* Error trap. */
            _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_UTILITY, UX_ERROR);
 8002f2a:	22ff      	movs	r2, #255	; 0xff
 8002f2c:	2108      	movs	r1, #8
 8002f2e:	2002      	movs	r0, #2
 8002f30:	f7ff fdc4 	bl	8002abc <_ux_system_error_handler>

            return(UX_ERROR);
 8002f34:	20ff      	movs	r0, #255	; 0xff

    if (string_length_ptr)
        *string_length_ptr = string_length;

    return(UX_SUCCESS); 
}
 8002f36:	bd10      	pop	{r4, pc}
    if (string_length_ptr)
 8002f38:	b121      	cbz	r1, 8002f44 <_ux_utility_string_length_check+0x2c>
        *string_length_ptr = string_length;
 8002f3a:	600b      	str	r3, [r1, #0]
    return(UX_SUCCESS); 
 8002f3c:	2000      	movs	r0, #0
 8002f3e:	e7fa      	b.n	8002f36 <_ux_utility_string_length_check+0x1e>
        return(UX_ERROR);
 8002f40:	20ff      	movs	r0, #255	; 0xff
}
 8002f42:	4770      	bx	lr
    return(UX_SUCCESS); 
 8002f44:	2000      	movs	r0, #0
 8002f46:	e7f6      	b.n	8002f36 <_ux_utility_string_length_check+0x1e>

08002f48 <_ux_utility_thread_create>:
UINT  _ux_utility_thread_create(TX_THREAD *thread_ptr, CHAR *name, 
                VOID (*entry_function)(ULONG), ULONG entry_input,
                VOID *stack_start, ULONG stack_size, 
                UINT priority, UINT preempt_threshold,
                ULONG time_slice, UINT auto_start)
{
 8002f48:	b510      	push	{r4, lr}
 8002f4a:	b088      	sub	sp, #32

UINT    status;


    /* Call ThreadX to create USBX thread.  */
    status =  tx_thread_create(thread_ptr,name,entry_function,entry_input,
 8002f4c:	24c8      	movs	r4, #200	; 0xc8
 8002f4e:	9406      	str	r4, [sp, #24]
 8002f50:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
 8002f52:	9405      	str	r4, [sp, #20]
 8002f54:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 8002f56:	9404      	str	r4, [sp, #16]
 8002f58:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 8002f5a:	9403      	str	r4, [sp, #12]
 8002f5c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8002f5e:	9402      	str	r4, [sp, #8]
 8002f60:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8002f62:	9401      	str	r4, [sp, #4]
 8002f64:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8002f66:	9400      	str	r4, [sp, #0]
 8002f68:	f006 fbdc 	bl	8009724 <_txe_thread_create>
                    stack_start,stack_size, priority,preempt_threshold,time_slice,auto_start);

    /* Check for status.  */
    if (status != UX_SUCCESS)
 8002f6c:	4604      	mov	r4, r0
 8002f6e:	b910      	cbnz	r0, 8002f76 <_ux_utility_thread_create+0x2e>
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_THREAD_ERROR, thread_ptr, 0, 0, UX_TRACE_ERRORS, 0, 0)

    }
    /* Return completion status.  */
    return(status);
}
 8002f70:	4620      	mov	r0, r4
 8002f72:	b008      	add	sp, #32
 8002f74:	bd10      	pop	{r4, pc}
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_UTILITY, status);
 8002f76:	4602      	mov	r2, r0
 8002f78:	2108      	movs	r1, #8
 8002f7a:	2002      	movs	r0, #2
 8002f7c:	f7ff fd9e 	bl	8002abc <_ux_system_error_handler>
    return(status);
 8002f80:	e7f6      	b.n	8002f70 <_ux_utility_thread_create+0x28>

08002f82 <_ux_utility_thread_delete>:
/*                                                                        */ 
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _ux_utility_thread_delete(TX_THREAD *thread_ptr)
{
 8002f82:	b510      	push	{r4, lr}
 8002f84:	4604      	mov	r4, r0

UINT    status;


    /* Call ThreadX to terminate the USBX thread.  */
    tx_thread_terminate(thread_ptr);
 8002f86:	f006 fcd3 	bl	8009930 <_txe_thread_terminate>

    /* Call ThreadX to delete the USBX thread.  */
    status =  tx_thread_delete(thread_ptr);
 8002f8a:	4620      	mov	r0, r4
 8002f8c:	f006 fc82 	bl	8009894 <_txe_thread_delete>

    /* Return completion status.  */
    return(status);
}
 8002f90:	bd10      	pop	{r4, pc}

08002f92 <_ux_utility_thread_relinquish>:
/*                                                                        */ 
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
VOID  _ux_utility_thread_relinquish(VOID)
{
 8002f92:	b508      	push	{r3, lr}

    /* Call ThreadX to relinquish a USBX thread.  */
    tx_thread_relinquish();
 8002f94:	f006 fca4 	bl	80098e0 <_txe_thread_relinquish>

}
 8002f98:	bd08      	pop	{r3, pc}

08002f9a <_ux_utility_thread_suspend>:
/*                                                                        */ 
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _ux_utility_thread_suspend(TX_THREAD *thread_ptr)
{
 8002f9a:	b508      	push	{r3, lr}

UINT    status;


    /* Call ThreadX to suspend USBX thread.  */
    status =  tx_thread_suspend(thread_ptr);
 8002f9c:	f006 fcbc 	bl	8009918 <_txe_thread_suspend>

    /* Return completion status.  */
    return(status);
}
 8002fa0:	bd08      	pop	{r3, pc}

08002fa2 <_ux_device_class_storage_activate>:
/*                                                                        */ 
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_storage_activate(UX_SLAVE_CLASS_COMMAND *command)
{
 8002fa2:	b538      	push	{r3, r4, r5, lr}
UX_SLAVE_INTERFACE                      *interface;
UX_SLAVE_CLASS_STORAGE                  *storage;
UX_SLAVE_CLASS                          *class;

    /* Get the class container.  */
    class =  command -> ux_slave_class_command_class_ptr;
 8002fa4:	6a03      	ldr	r3, [r0, #32]

    /* Get the class instance in the container.  */
    storage = (UX_SLAVE_CLASS_STORAGE *)class -> ux_slave_class_instance;
 8002fa6:	6c9c      	ldr	r4, [r3, #72]	; 0x48

    /* Get the interface that owns this instance.  */
    interface =  (UX_SLAVE_INTERFACE  *) command -> ux_slave_class_command_interface;
 8002fa8:	6882      	ldr	r2, [r0, #8]
    
    /* Store the class instance into the interface.  */
    interface -> ux_slave_interface_class_instance =  (VOID *)storage;
 8002faa:	6094      	str	r4, [r2, #8]
         
    /* Now the opposite, store the interface in the class instance.  */
    storage -> ux_slave_class_storage_interface =  interface;
 8002fac:	6022      	str	r2, [r4, #0]

    /* Resume thread.  */
    status =  _ux_utility_thread_resume(&class -> ux_slave_class_thread); 
 8002fae:	f103 0050 	add.w	r0, r3, #80	; 0x50
 8002fb2:	f001 f9cb 	bl	800434c <_ux_utility_thread_resume>
 8002fb6:	4605      	mov	r5, r0

    /* If there is a activate function call it.  */
    if (storage -> ux_slave_class_storage_instance_activate != UX_NULL)
 8002fb8:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 8002fbc:	b10b      	cbz	r3, 8002fc2 <_ux_device_class_storage_activate+0x20>
    {        
        /* Invoke the application.  */
        storage -> ux_slave_class_storage_instance_activate(storage);
 8002fbe:	4620      	mov	r0, r4
 8002fc0:	4798      	blx	r3
    /* If trace is enabled, register this object.  */
    UX_TRACE_OBJECT_REGISTER(UX_TRACE_DEVICE_OBJECT_TYPE_INTERFACE, storage, 0, 0, 0)

    /* Return completion status.  */
    return(status);
}
 8002fc2:	4628      	mov	r0, r5
 8002fc4:	bd38      	pop	{r3, r4, r5, pc}
	...

08002fc8 <_ux_device_class_storage_control_request>:
/*                                                                        */ 
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_storage_control_request(UX_SLAVE_CLASS_COMMAND *command)
{
 8002fc8:	b538      	push	{r3, r4, r5, lr}
UX_SLAVE_ENDPOINT           *endpoint_in;
UX_SLAVE_ENDPOINT           *endpoint_out;


    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 8002fca:	4b1a      	ldr	r3, [pc, #104]	; (8003034 <_ux_device_class_storage_control_request+0x6c>)
 8002fcc:	681b      	ldr	r3, [r3, #0]

    /* Get the pointer to the transfer request associated with the control endpoint.  */
    transfer_request =  &device -> ux_slave_device_control_endpoint.ux_slave_endpoint_transfer_request;
    
    /* Extract the request type from the SETUP packet..   */
    request =  *(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_REQUEST);
 8002fce:	f893 2101 	ldrb.w	r2, [r3, #257]	; 0x101

    /* Get the class container.  */
    class =  command -> ux_slave_class_command_class_ptr;
 8002fd2:	6a01      	ldr	r1, [r0, #32]
    
    /* Get the storage instance from this class container.  */
    storage =  (UX_SLAVE_CLASS_STORAGE *) class -> ux_slave_class_instance;
 8002fd4:	6c8c      	ldr	r4, [r1, #72]	; 0x48

    /* Here we proceed only the standard request we know of at the device level.  */
    switch (request)
 8002fd6:	2afe      	cmp	r2, #254	; 0xfe
 8002fd8:	d018      	beq.n	800300c <_ux_device_class_storage_control_request+0x44>
 8002fda:	2aff      	cmp	r2, #255	; 0xff
 8002fdc:	d127      	bne.n	800302e <_ux_device_class_storage_control_request+0x66>
    {

    case UX_SLAVE_CLASS_STORAGE_RESET:

        /* We need the interface to the class.  */
        interface =  storage -> ux_slave_class_storage_interface;
 8002fde:	6823      	ldr	r3, [r4, #0]
        
        /* Locate the endpoints.  */
        endpoint_in =  interface -> ux_slave_interface_first_endpoint;
 8002fe0:	6b58      	ldr	r0, [r3, #52]	; 0x34
        
        /* Check the endpoint direction, if IN we have the correct endpoint.  */
        if ((endpoint_in -> ux_slave_endpoint_descriptor.bEndpointAddress & UX_ENDPOINT_DIRECTION) != UX_ENDPOINT_IN)
 8002fe2:	6943      	ldr	r3, [r0, #20]
 8002fe4:	f013 0f80 	tst.w	r3, #128	; 0x80
 8002fe8:	d10d      	bne.n	8003006 <_ux_device_class_storage_control_request+0x3e>

            /* Wrong direction, we found the OUT endpoint first.  */
            endpoint_out =  endpoint_in;
                
            /* So the next endpoint has to be the IN endpoint.  */
            endpoint_in =  endpoint_out -> ux_slave_endpoint_next_endpoint;
 8002fea:	6a45      	ldr	r5, [r0, #36]	; 0x24
            endpoint_out =  endpoint_in -> ux_slave_endpoint_next_endpoint;
        }
            
        /* First cancel any transfer on the endpoint OUT, from the host.  */
        transfer_request =  &endpoint_out -> ux_slave_endpoint_transfer_request;
        _ux_device_stack_transfer_abort(transfer_request, UX_TRANSFER_APPLICATION_RESET);
 8002fec:	2128      	movs	r1, #40	; 0x28
 8002fee:	3030      	adds	r0, #48	; 0x30
 8002ff0:	f001 f946 	bl	8004280 <_ux_device_stack_transfer_abort>

        /* Then cancel any transfer on the endpoint IN, from the host.  */
        transfer_request =  &endpoint_in -> ux_slave_endpoint_transfer_request;
        _ux_device_stack_transfer_abort(transfer_request, UX_TRANSFER_APPLICATION_RESET);
 8002ff4:	2128      	movs	r1, #40	; 0x28
 8002ff6:	f105 0030 	add.w	r0, r5, #48	; 0x30
 8002ffa:	f001 f941 	bl	8004280 <_ux_device_stack_transfer_abort>

        /* Reset phase error.  */
        storage -> ux_slave_class_storage_phase_error = UX_FALSE;
 8002ffe:	2000      	movs	r0, #0
 8003000:	f8c4 0080 	str.w	r0, [r4, #128]	; 0x80
            return(UX_ERROR);
    }

    /* It's handled.  */
    return(UX_SUCCESS);
}
 8003004:	bd38      	pop	{r3, r4, r5, pc}
        endpoint_in =  interface -> ux_slave_interface_first_endpoint;
 8003006:	4605      	mov	r5, r0
            endpoint_out =  endpoint_in -> ux_slave_endpoint_next_endpoint;
 8003008:	6a40      	ldr	r0, [r0, #36]	; 0x24
 800300a:	e7ef      	b.n	8002fec <_ux_device_class_storage_control_request+0x24>
 800300c:	f103 05ac 	add.w	r5, r3, #172	; 0xac
        *transfer_request -> ux_slave_transfer_request_data_pointer =  (UCHAR)(storage -> ux_slave_class_storage_number_lun -1);
 8003010:	6862      	ldr	r2, [r4, #4]
 8003012:	f8d3 10b8 	ldr.w	r1, [r3, #184]	; 0xb8
 8003016:	3a01      	subs	r2, #1
 8003018:	700a      	strb	r2, [r1, #0]
        transfer_request -> ux_slave_transfer_request_phase =  UX_TRANSFER_PHASE_DATA_OUT;
 800301a:	2203      	movs	r2, #3
 800301c:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
        _ux_device_stack_transfer_request(transfer_request, 1, 1);
 8003020:	2201      	movs	r2, #1
 8003022:	4611      	mov	r1, r2
 8003024:	4628      	mov	r0, r5
 8003026:	f7ff fcef 	bl	8002a08 <_ux_device_stack_transfer_request>
    return(UX_SUCCESS);
 800302a:	2000      	movs	r0, #0
        break;
 800302c:	e7ea      	b.n	8003004 <_ux_device_class_storage_control_request+0x3c>
            return(UX_ERROR);
 800302e:	20ff      	movs	r0, #255	; 0xff
 8003030:	e7e8      	b.n	8003004 <_ux_device_class_storage_control_request+0x3c>
 8003032:	bf00      	nop
 8003034:	20002c48 	.word	0x20002c48

08003038 <_ux_device_class_storage_csw_send>:
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_storage_csw_send(UX_SLAVE_CLASS_STORAGE *storage, ULONG lun, 
                                UX_SLAVE_ENDPOINT *endpoint_in, UCHAR csw_status)
{
 8003038:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800303c:	b084      	sub	sp, #16
 800303e:	4605      	mov	r5, r0
 8003040:	460c      	mov	r4, r1
 8003042:	4616      	mov	r6, r2
 8003044:	4698      	mov	r8, r3
UINT                    status;
UX_SLAVE_TRANSFER       *transfer_request;
UCHAR                   csw_buffer[UX_SLAVE_CLASS_STORAGE_CSW_LENGTH];

    /* Obtain the pointer to the transfer request.  */
    transfer_request =  &endpoint_in -> ux_slave_endpoint_transfer_request;
 8003046:	f102 0730 	add.w	r7, r2, #48	; 0x30

    /* Ensure it is cleaned.  */
    _ux_utility_memory_set(csw_buffer, 0, UX_SLAVE_CLASS_STORAGE_CSW_LENGTH);
 800304a:	220d      	movs	r2, #13
 800304c:	2100      	movs	r1, #0
 800304e:	4668      	mov	r0, sp
 8003050:	f7ff ff1a 	bl	8002e88 <_ux_utility_memory_set>

    /* Store the signature of the CSW.  */
    _ux_utility_long_put(&csw_buffer[UX_SLAVE_CLASS_STORAGE_CSW_SIGNATURE], UX_SLAVE_CLASS_STORAGE_CSW_SIGNATURE_MASK);
 8003054:	490d      	ldr	r1, [pc, #52]	; (800308c <_ux_device_class_storage_csw_send+0x54>)
 8003056:	4668      	mov	r0, sp
 8003058:	f001 f938 	bl	80042cc <_ux_utility_long_put>

    /* Store the SCSI tag from the CBW.  */
    _ux_utility_long_put(&csw_buffer[UX_SLAVE_CLASS_STORAGE_CSW_TAG], storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_scsi_tag);
 800305c:	ebc4 1404 	rsb	r4, r4, r4, lsl #4
 8003060:	00a3      	lsls	r3, r4, #2
 8003062:	441d      	add	r5, r3
 8003064:	6a29      	ldr	r1, [r5, #32]
 8003066:	a801      	add	r0, sp, #4
 8003068:	f001 f930 	bl	80042cc <_ux_utility_long_put>

    /* Store the status of the previous operation.  */
    csw_buffer[UX_SLAVE_CLASS_STORAGE_CSW_STATUS] =  csw_status;
 800306c:	f88d 800c 	strb.w	r8, [sp, #12]

    /* Copy the CSW into the transfer request memory.  */
    _ux_utility_memory_copy(transfer_request -> ux_slave_transfer_request_data_pointer,
 8003070:	220d      	movs	r2, #13
 8003072:	4669      	mov	r1, sp
 8003074:	6bf0      	ldr	r0, [r6, #60]	; 0x3c
 8003076:	f7ff fe78 	bl	8002d6a <_ux_utility_memory_copy>

    /* We may be in a special state machine condition where the endpoint is stalled waiting for
       a CLEAR_FEATURE.  We will wait until the host clears the endpoint.  
       The transfer_request function does that.  */
    /* Send the CSW back to the host.  */
    status =  _ux_device_stack_transfer_request(transfer_request, UX_SLAVE_CLASS_STORAGE_CSW_LENGTH, 
 800307a:	220d      	movs	r2, #13
 800307c:	4611      	mov	r1, r2
 800307e:	4638      	mov	r0, r7
 8003080:	f7ff fcc2 	bl	8002a08 <_ux_device_stack_transfer_request>
                                    UX_SLAVE_CLASS_STORAGE_CSW_LENGTH);

    /* Return completion status.  */
    return(status);
}
 8003084:	b004      	add	sp, #16
 8003086:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800308a:	bf00      	nop
 800308c:	53425355 	.word	0x53425355

08003090 <_ux_device_class_storage_deactivate>:
/*                                                                        */ 
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_storage_deactivate(UX_SLAVE_CLASS_COMMAND *command)
{
 8003090:	b538      	push	{r3, r4, r5, lr}
UX_SLAVE_ENDPOINT           *endpoint_in;
UX_SLAVE_ENDPOINT           *endpoint_out;
UX_SLAVE_CLASS              *class;

    /* Get the class container.  */
    class =  command -> ux_slave_class_command_class_ptr;
 8003092:	6a03      	ldr	r3, [r0, #32]

    /* Get the class instance in the container.  */
    storage = (UX_SLAVE_CLASS_STORAGE *)class -> ux_slave_class_instance;
 8003094:	6c9d      	ldr	r5, [r3, #72]	; 0x48

    /* We need the interface to the class.  */
    interface =  storage -> ux_slave_class_storage_interface;
 8003096:	682b      	ldr	r3, [r5, #0]
    
    /* Locate the endpoints.  */
    endpoint_in =  interface -> ux_slave_interface_first_endpoint;
 8003098:	6b5c      	ldr	r4, [r3, #52]	; 0x34
    
    /* Check the endpoint direction, if IN we have the correct endpoint.  */
    if ((endpoint_in -> ux_slave_endpoint_descriptor.bEndpointAddress & UX_ENDPOINT_DIRECTION) != UX_ENDPOINT_IN)
 800309a:	6963      	ldr	r3, [r4, #20]
 800309c:	f013 0f80 	tst.w	r3, #128	; 0x80
 80030a0:	d10e      	bne.n	80030c0 <_ux_device_class_storage_deactivate+0x30>

        /* Wrong direction, we found the OUT endpoint first.  */
        endpoint_out =  endpoint_in;
            
        /* So the next endpoint has to be the IN endpoint.  */
        endpoint_in =  endpoint_out -> ux_slave_endpoint_next_endpoint;
 80030a2:	6a60      	ldr	r0, [r4, #36]	; 0x24
        /* We found the endpoint IN first, so next endpoint is OUT.  */
        endpoint_out =  endpoint_in -> ux_slave_endpoint_next_endpoint;
    }
        
    /* Terminate the transactions pending on the endpoints.  */
    _ux_device_stack_transfer_all_request_abort(endpoint_in, UX_TRANSFER_BUS_RESET);
 80030a4:	2126      	movs	r1, #38	; 0x26
 80030a6:	f001 f90b 	bl	80042c0 <_ux_device_stack_transfer_all_request_abort>
    _ux_device_stack_transfer_all_request_abort(endpoint_out, UX_TRANSFER_BUS_RESET);
 80030aa:	2126      	movs	r1, #38	; 0x26
 80030ac:	4620      	mov	r0, r4
 80030ae:	f001 f907 	bl	80042c0 <_ux_device_stack_transfer_all_request_abort>

    /* If there is a deactivate function call it.  */
    if (storage -> ux_slave_class_storage_instance_deactivate != UX_NULL)
 80030b2:	f8d5 3088 	ldr.w	r3, [r5, #136]	; 0x88
 80030b6:	b10b      	cbz	r3, 80030bc <_ux_device_class_storage_deactivate+0x2c>
    {

        /* Invoke the application.  */
        storage -> ux_slave_class_storage_instance_deactivate(storage);
 80030b8:	4628      	mov	r0, r5
 80030ba:	4798      	blx	r3
    /* If trace is enabled, register this object.  */
    UX_TRACE_OBJECT_UNREGISTER(storage);

    /* Return completion status.  */
    return(UX_SUCCESS);
}
 80030bc:	2000      	movs	r0, #0
 80030be:	bd38      	pop	{r3, r4, r5, pc}
    endpoint_in =  interface -> ux_slave_interface_first_endpoint;
 80030c0:	4620      	mov	r0, r4
        endpoint_out =  endpoint_in -> ux_slave_endpoint_next_endpoint;
 80030c2:	6a64      	ldr	r4, [r4, #36]	; 0x24
 80030c4:	e7ee      	b.n	80030a4 <_ux_device_class_storage_deactivate+0x14>

080030c6 <_ux_device_class_storage_format>:
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_storage_format(UX_SLAVE_CLASS_STORAGE *storage, ULONG lun, UX_SLAVE_ENDPOINT *endpoint_in,
                                            UX_SLAVE_ENDPOINT *endpoint_out, UCHAR *cbwcb)
{
 80030c6:	b570      	push	{r4, r5, r6, lr}
 80030c8:	4604      	mov	r4, r0
 80030ca:	460d      	mov	r5, r1
 80030cc:	4616      	mov	r6, r2
    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_CLASS_STORAGE_FORMAT, storage, lun, 0, 0, UX_TRACE_DEVICE_CLASS_EVENTS, 0, 0)

    /* This command is not yet supported. So Stall the endpoint. We stall the
       OUT endpoint because we expect the host to send parameters.  */
    _ux_device_stack_endpoint_stall(endpoint_out);
 80030ce:	4618      	mov	r0, r3
 80030d0:	f7ff fad4 	bl	800267c <_ux_device_stack_endpoint_stall>

    /* Now we return a CSW with failure.  */
    _ux_device_class_storage_csw_send(storage, lun, endpoint_in, UX_SLAVE_CLASS_STORAGE_CSW_FAILED);
 80030d4:	2301      	movs	r3, #1
 80030d6:	4632      	mov	r2, r6
 80030d8:	4629      	mov	r1, r5
 80030da:	4620      	mov	r0, r4
 80030dc:	f7ff ffac 	bl	8003038 <_ux_device_class_storage_csw_send>

    /* And update the REQUEST_SENSE codes.  */
    storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_request_sense_key         =  0x05;
 80030e0:	0129      	lsls	r1, r5, #4
 80030e2:	1b4a      	subs	r2, r1, r5
 80030e4:	0093      	lsls	r3, r2, #2
 80030e6:	4423      	add	r3, r4
 80030e8:	2205      	movs	r2, #5
 80030ea:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_request_code              =  0x26;
 80030ee:	2226      	movs	r2, #38	; 0x26
 80030f0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_request_code_qualifier    =  0x01;
 80030f4:	1b49      	subs	r1, r1, r5
 80030f6:	008b      	lsls	r3, r1, #2
 80030f8:	441c      	add	r4, r3
 80030fa:	2301      	movs	r3, #1
 80030fc:	f884 3026 	strb.w	r3, [r4, #38]	; 0x26
    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_FUNCTION_NOT_SUPPORTED, 0, 0, 0, UX_TRACE_ERRORS, 0, 0)

    /* Return not supported error.  */
    return(UX_FUNCTION_NOT_SUPPORTED);
}
 8003100:	2054      	movs	r0, #84	; 0x54
 8003102:	bd70      	pop	{r4, r5, r6, pc}

08003104 <_ux_device_class_storage_inquiry>:
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_storage_inquiry(UX_SLAVE_CLASS_STORAGE *storage, ULONG lun, UX_SLAVE_ENDPOINT *endpoint_in,
                                            UX_SLAVE_ENDPOINT *endpoint_out, UCHAR * cbwcb)
{
 8003104:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003108:	b08b      	sub	sp, #44	; 0x2c
 800310a:	4604      	mov	r4, r0
 800310c:	460d      	mov	r5, r1
 800310e:	4616      	mov	r6, r2
 8003110:	9b12      	ldr	r3, [sp, #72]	; 0x48

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_CLASS_STORAGE_INQUIRY, storage, lun, 0, 0, UX_TRACE_DEVICE_CLASS_EVENTS, 0, 0)

    /* From the SCSI Inquiry payload, get the page code.  */
    inquiry_page_code =  *(cbwcb + UX_SLAVE_CLASS_STORAGE_INQUIRY_PAGE_CODE);
 8003112:	f893 8002 	ldrb.w	r8, [r3, #2]
    
    /* And the length to be returned. */
    inquiry_length =  *(cbwcb + UX_SLAVE_CLASS_STORAGE_INQUIRY_RESPONSE_ADDITIONAL_LENGTH);
 8003116:	791f      	ldrb	r7, [r3, #4]

    /* Obtain the pointer to the transfer request.  */
    transfer_request =  &endpoint_in -> ux_slave_endpoint_transfer_request;
 8003118:	f102 0930 	add.w	r9, r2, #48	; 0x30

    /* Ensure the data buffer is cleaned.  */
    _ux_utility_memory_set(inquiry_buffer, 0, UX_SLAVE_CLASS_STORAGE_INQUIRY_RESPONSE_LENGTH);
 800311c:	2224      	movs	r2, #36	; 0x24
 800311e:	2100      	movs	r1, #0
 8003120:	a801      	add	r0, sp, #4
 8003122:	f7ff feb1 	bl	8002e88 <_ux_utility_memory_set>

    /* Check for the maximum length to be returned. */
    if (inquiry_length > UX_SLAVE_CLASS_STORAGE_INQUIRY_RESPONSE_LENGTH)
 8003126:	2f24      	cmp	r7, #36	; 0x24
 8003128:	d900      	bls.n	800312c <_ux_device_class_storage_inquiry+0x28>
        inquiry_length =  UX_SLAVE_CLASS_STORAGE_INQUIRY_RESPONSE_LENGTH;
 800312a:	2724      	movs	r7, #36	; 0x24

    /* Ensure we know about the page code.  */
    switch (inquiry_page_code)
 800312c:	f1b8 0f00 	cmp.w	r8, #0
 8003130:	d01a      	beq.n	8003168 <_ux_device_class_storage_inquiry+0x64>
 8003132:	f1b8 0f80 	cmp.w	r8, #128	; 0x80
 8003136:	d063      	beq.n	8003200 <_ux_device_class_storage_inquiry+0xfc>
        break;

    default:
            
        /* The page code is not supported.  */
        _ux_device_stack_endpoint_stall(endpoint_in);
 8003138:	4630      	mov	r0, r6
 800313a:	f7ff fa9f 	bl	800267c <_ux_device_stack_endpoint_stall>

        /* Now we return a CSW with failure.  */
        _ux_device_class_storage_csw_send(storage, lun, endpoint_in, UX_SLAVE_CLASS_STORAGE_CSW_FAILED);
 800313e:	2301      	movs	r3, #1
 8003140:	4632      	mov	r2, r6
 8003142:	4629      	mov	r1, r5
 8003144:	4620      	mov	r0, r4
 8003146:	f7ff ff77 	bl	8003038 <_ux_device_class_storage_csw_send>

        /* And update the REQUEST_SENSE codes.  */
        storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_request_sense_key         =  0x05;
 800314a:	012b      	lsls	r3, r5, #4
 800314c:	1b59      	subs	r1, r3, r5
 800314e:	008a      	lsls	r2, r1, #2
 8003150:	4422      	add	r2, r4
 8003152:	2105      	movs	r1, #5
 8003154:	f882 1024 	strb.w	r1, [r2, #36]	; 0x24
        storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_request_code              =  0x26;
 8003158:	2126      	movs	r1, #38	; 0x26
 800315a:	f882 1025 	strb.w	r1, [r2, #37]	; 0x25
        storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_request_code_qualifier    =  0x01;
 800315e:	2301      	movs	r3, #1
 8003160:	f882 3026 	strb.w	r3, [r2, #38]	; 0x26

        /* Return error.  */
        status =  UX_ERROR;
 8003164:	20ff      	movs	r0, #255	; 0xff

        break;            
    }    

    /* Return completion status.  */
    return(status);
 8003166:	e040      	b.n	80031ea <_ux_device_class_storage_inquiry+0xe6>
        inquiry_buffer[UX_SLAVE_CLASS_STORAGE_INQUIRY_RESPONSE_PERIPHERAL_TYPE] =  (UCHAR)storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_media_type;
 8003168:	012a      	lsls	r2, r5, #4
 800316a:	1b52      	subs	r2, r2, r5
 800316c:	0093      	lsls	r3, r2, #2
 800316e:	4423      	add	r3, r4
 8003170:	691a      	ldr	r2, [r3, #16]
 8003172:	f88d 2004 	strb.w	r2, [sp, #4]
        inquiry_buffer[UX_SLAVE_CLASS_STORAGE_INQUIRY_RESPONSE_REMOVABLE_MEDIA] =  (UCHAR)storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_media_removable_flag;
 8003176:	7d1b      	ldrb	r3, [r3, #20]
 8003178:	f88d 3005 	strb.w	r3, [sp, #5]
        if (storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_media_type == UX_SLAVE_CLASS_STORAGE_MEDIA_CDROM)
 800317c:	2a05      	cmp	r2, #5
 800317e:	d037      	beq.n	80031f0 <_ux_device_class_storage_inquiry+0xec>
            inquiry_buffer[UX_SLAVE_CLASS_STORAGE_INQUIRY_RESPONSE_DATA_FORMAT] =  0x00;
 8003180:	2300      	movs	r3, #0
 8003182:	f88d 3007 	strb.w	r3, [sp, #7]
        if (storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_media_type != UX_SLAVE_CLASS_STORAGE_MEDIA_CDROM)
 8003186:	2a05      	cmp	r2, #5
 8003188:	d036      	beq.n	80031f8 <_ux_device_class_storage_inquiry+0xf4>
            inquiry_buffer[UX_SLAVE_CLASS_STORAGE_INQUIRY_RESPONSE_ADDITIONAL_LENGTH] =  UX_SLAVE_CLASS_STORAGE_INQUIRY_RESPONSE_LENGTH;
 800318a:	2324      	movs	r3, #36	; 0x24
 800318c:	f88d 3008 	strb.w	r3, [sp, #8]
        _ux_utility_memory_copy(inquiry_buffer + UX_SLAVE_CLASS_STORAGE_INQUIRY_RESPONSE_VENDOR_INFORMATION,
 8003190:	2208      	movs	r2, #8
 8003192:	f8d4 108c 	ldr.w	r1, [r4, #140]	; 0x8c
 8003196:	a803      	add	r0, sp, #12
 8003198:	f7ff fde7 	bl	8002d6a <_ux_utility_memory_copy>
        _ux_utility_memory_copy(inquiry_buffer + UX_SLAVE_CLASS_STORAGE_INQUIRY_RESPONSE_PRODUCT_ID,
 800319c:	2210      	movs	r2, #16
 800319e:	f8d4 1090 	ldr.w	r1, [r4, #144]	; 0x90
 80031a2:	a805      	add	r0, sp, #20
 80031a4:	f7ff fde1 	bl	8002d6a <_ux_utility_memory_copy>
        _ux_utility_memory_copy(inquiry_buffer + UX_SLAVE_CLASS_STORAGE_INQUIRY_RESPONSE_PRODUCT_REVISION,
 80031a8:	2204      	movs	r2, #4
 80031aa:	f8d4 1094 	ldr.w	r1, [r4, #148]	; 0x94
 80031ae:	a809      	add	r0, sp, #36	; 0x24
 80031b0:	f7ff fddb 	bl	8002d6a <_ux_utility_memory_copy>
        _ux_utility_memory_copy(transfer_request -> ux_slave_transfer_request_data_pointer, inquiry_buffer, inquiry_length);
 80031b4:	463a      	mov	r2, r7
 80031b6:	a901      	add	r1, sp, #4
 80031b8:	6bf0      	ldr	r0, [r6, #60]	; 0x3c
 80031ba:	f7ff fdd6 	bl	8002d6a <_ux_utility_memory_copy>
        _ux_device_stack_transfer_request(transfer_request, inquiry_length, inquiry_length);
 80031be:	463a      	mov	r2, r7
 80031c0:	4639      	mov	r1, r7
 80031c2:	4648      	mov	r0, r9
 80031c4:	f7ff fc20 	bl	8002a08 <_ux_device_stack_transfer_request>
        status =  _ux_device_class_storage_csw_send(storage, lun, endpoint_in, UX_SLAVE_CLASS_STORAGE_CSW_PASSED);
 80031c8:	2300      	movs	r3, #0
 80031ca:	4632      	mov	r2, r6
 80031cc:	4629      	mov	r1, r5
 80031ce:	4620      	mov	r0, r4
 80031d0:	f7ff ff32 	bl	8003038 <_ux_device_class_storage_csw_send>
        storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_request_sense_key         =  0x00;
 80031d4:	012b      	lsls	r3, r5, #4
 80031d6:	1b59      	subs	r1, r3, r5
 80031d8:	008a      	lsls	r2, r1, #2
 80031da:	4422      	add	r2, r4
 80031dc:	2100      	movs	r1, #0
 80031de:	f882 1024 	strb.w	r1, [r2, #36]	; 0x24
        storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_request_code              =  0x00;
 80031e2:	f882 1025 	strb.w	r1, [r2, #37]	; 0x25
        storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_request_code_qualifier    =  0x00;
 80031e6:	f882 1026 	strb.w	r1, [r2, #38]	; 0x26
}
 80031ea:	b00b      	add	sp, #44	; 0x2c
 80031ec:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
            inquiry_buffer[UX_SLAVE_CLASS_STORAGE_INQUIRY_RESPONSE_DATA_FORMAT] =  0x32;
 80031f0:	2332      	movs	r3, #50	; 0x32
 80031f2:	f88d 3007 	strb.w	r3, [sp, #7]
 80031f6:	e7c6      	b.n	8003186 <_ux_device_class_storage_inquiry+0x82>
            inquiry_buffer[UX_SLAVE_CLASS_STORAGE_INQUIRY_RESPONSE_ADDITIONAL_LENGTH] =  UX_SLAVE_CLASS_STORAGE_INQUIRY_RESPONSE_LENGTH_CD_ROM;
 80031f8:	235b      	movs	r3, #91	; 0x5b
 80031fa:	f88d 3008 	strb.w	r3, [sp, #8]
 80031fe:	e7c7      	b.n	8003190 <_ux_device_class_storage_inquiry+0x8c>
        _ux_utility_short_put_big_endian(transfer_request -> ux_slave_transfer_request_data_pointer, UX_SLAVE_CLASS_STORAGE_INQUIRY_PAGE_CODE_SERIAL);
 8003200:	2180      	movs	r1, #128	; 0x80
 8003202:	6bf0      	ldr	r0, [r6, #60]	; 0x3c
 8003204:	f001 f89c 	bl	8004340 <_ux_utility_short_put_big_endian>
        _ux_utility_short_put_big_endian(transfer_request -> ux_slave_transfer_request_data_pointer + 2, 20);
 8003208:	6bf0      	ldr	r0, [r6, #60]	; 0x3c
 800320a:	2114      	movs	r1, #20
 800320c:	3002      	adds	r0, #2
 800320e:	f001 f897 	bl	8004340 <_ux_utility_short_put_big_endian>
        _ux_utility_memory_copy(transfer_request -> ux_slave_transfer_request_data_pointer + 4, storage -> ux_slave_class_storage_product_serial, 20);
 8003212:	6bf0      	ldr	r0, [r6, #60]	; 0x3c
 8003214:	2214      	movs	r2, #20
 8003216:	f8d4 1098 	ldr.w	r1, [r4, #152]	; 0x98
 800321a:	3004      	adds	r0, #4
 800321c:	f7ff fda5 	bl	8002d6a <_ux_utility_memory_copy>
        _ux_device_stack_transfer_request(transfer_request, 24, 24);
 8003220:	2218      	movs	r2, #24
 8003222:	4611      	mov	r1, r2
 8003224:	4648      	mov	r0, r9
 8003226:	f7ff fbef 	bl	8002a08 <_ux_device_stack_transfer_request>
        status =  _ux_device_class_storage_csw_send(storage, lun, endpoint_in, UX_SLAVE_CLASS_STORAGE_CSW_PASSED);
 800322a:	2300      	movs	r3, #0
 800322c:	4632      	mov	r2, r6
 800322e:	4629      	mov	r1, r5
 8003230:	4620      	mov	r0, r4
 8003232:	f7ff ff01 	bl	8003038 <_ux_device_class_storage_csw_send>
        storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_request_sense_key         =  0x00;
 8003236:	012b      	lsls	r3, r5, #4
 8003238:	1b59      	subs	r1, r3, r5
 800323a:	008a      	lsls	r2, r1, #2
 800323c:	4422      	add	r2, r4
 800323e:	2100      	movs	r1, #0
 8003240:	f882 1024 	strb.w	r1, [r2, #36]	; 0x24
        storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_request_code              =  0x00;
 8003244:	f882 1025 	strb.w	r1, [r2, #37]	; 0x25
        storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_request_code_qualifier    =  0x00;
 8003248:	f882 1026 	strb.w	r1, [r2, #38]	; 0x26
        break;
 800324c:	e7cd      	b.n	80031ea <_ux_device_class_storage_inquiry+0xe6>

0800324e <_ux_device_class_storage_mode_select>:
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_storage_mode_select(UX_SLAVE_CLASS_STORAGE *storage, ULONG lun, 
                                            UX_SLAVE_ENDPOINT *endpoint_in,
                                            UX_SLAVE_ENDPOINT *endpoint_out, UCHAR * cbwcb)
{
 800324e:	b570      	push	{r4, r5, r6, lr}
 8003250:	4604      	mov	r4, r0
 8003252:	460d      	mov	r5, r1
 8003254:	4616      	mov	r6, r2

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_CLASS_STORAGE_MODE_SELECT, storage, lun, 0, 0, UX_TRACE_DEVICE_CLASS_EVENTS, 0, 0)

    /* This command is not yet supported. So Stall the endpoint.  */
    _ux_device_stack_endpoint_stall(endpoint_out);
 8003256:	4618      	mov	r0, r3
 8003258:	f7ff fa10 	bl	800267c <_ux_device_stack_endpoint_stall>

    /* Now we return a CSW with failure.  */
    _ux_device_class_storage_csw_send(storage, lun, endpoint_in, UX_SLAVE_CLASS_STORAGE_CSW_FAILED);
 800325c:	2301      	movs	r3, #1
 800325e:	4632      	mov	r2, r6
 8003260:	4629      	mov	r1, r5
 8003262:	4620      	mov	r0, r4
 8003264:	f7ff fee8 	bl	8003038 <_ux_device_class_storage_csw_send>

    /* And update the REQUEST_SENSE codes.  */
    storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_request_sense_key         =  0x05;
 8003268:	0129      	lsls	r1, r5, #4
 800326a:	1b4a      	subs	r2, r1, r5
 800326c:	0093      	lsls	r3, r2, #2
 800326e:	4423      	add	r3, r4
 8003270:	2205      	movs	r2, #5
 8003272:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_request_code              =  0x26;
 8003276:	2226      	movs	r2, #38	; 0x26
 8003278:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_request_code_qualifier    =  0x01;
 800327c:	1b49      	subs	r1, r1, r5
 800327e:	008b      	lsls	r3, r1, #2
 8003280:	441c      	add	r4, r3
 8003282:	2301      	movs	r3, #1
 8003284:	f884 3026 	strb.w	r3, [r4, #38]	; 0x26

    /* Error trap. */
    _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_CLASS, UX_FUNCTION_NOT_SUPPORTED);
 8003288:	2254      	movs	r2, #84	; 0x54
 800328a:	2107      	movs	r1, #7
 800328c:	2002      	movs	r0, #2
 800328e:	f7ff fc15 	bl	8002abc <_ux_system_error_handler>
    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_FUNCTION_NOT_SUPPORTED, 0, 0, 0, UX_TRACE_ERRORS, 0, 0)

    /* Return not supported error!  */
    return(UX_FUNCTION_NOT_SUPPORTED);
}    
 8003292:	2054      	movs	r0, #84	; 0x54
 8003294:	bd70      	pop	{r4, r5, r6, pc}

08003296 <_ux_device_class_storage_mode_sense>:
UINT  _ux_device_class_storage_mode_sense(UX_SLAVE_CLASS_STORAGE *storage, 
                      ULONG               lun, 
                      UX_SLAVE_ENDPOINT   *endpoint_in,
                      UX_SLAVE_ENDPOINT   *endpoint_out, 
                      UCHAR               *cbwcb)
{
 8003296:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800329a:	b083      	sub	sp, #12
 800329c:	4605      	mov	r5, r0
 800329e:	460c      	mov	r4, r1
 80032a0:	4616      	mov	r6, r2
 80032a2:	980c      	ldr	r0, [sp, #48]	; 0x30

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_CLASS_STORAGE_MODE_SENSE, storage, lun, 0, 0, UX_TRACE_DEVICE_CLASS_EVENTS, 0, 0)

    /* Obtain the pointer to the transfer request.  */
    transfer_request =  &endpoint_in -> ux_slave_endpoint_transfer_request;
 80032a4:	f102 0330 	add.w	r3, r2, #48	; 0x30
 80032a8:	9300      	str	r3, [sp, #0]

    /* Get the command format : we have 1a and 5a.  */
    mode_sense_command =  (ULONG) *(cbwcb + UX_SLAVE_CLASS_STORAGE_MODE_SENSE_OPERATION);
 80032aa:	f890 a000 	ldrb.w	sl, [r0]
    
    /* Extract the notification from the cbwcb.  */
    page_code =  (ULONG) *(cbwcb + UX_SLAVE_CLASS_STORAGE_MODE_SENSE_PC_PAGE_CODE);
 80032ae:	f890 9002 	ldrb.w	r9, [r0, #2]

    /* Check the command.  */
    if (mode_sense_command == UX_SLAVE_CLASS_STORAGE_SCSI_MODE_SENSE_SHORT)
 80032b2:	f1ba 0f1a 	cmp.w	sl, #26
 80032b6:	d162      	bne.n	800337e <_ux_device_class_storage_mode_sense+0xe8>
    {

        /* Extract the length to be returned by the cbwcb.  */
        mode_sense_reply_length =  (ULONG) *(cbwcb + UX_SLAVE_CLASS_STORAGE_MODE_SENSE_ALLOCATION_LENGTH_6);
 80032b8:	7907      	ldrb	r7, [r0, #4]
        medium_type_index = UX_SLAVE_CLASS_STORAGE_MODE_SENSE_PARAMETER_MEDIUM_TYPE_6;
 80032ba:	2301      	movs	r3, #1
 80032bc:	9301      	str	r3, [sp, #4]
        response_header_length = UX_SLAVE_CLASS_STORAGE_MODE_SENSE_PARAMETER_HEADER_LENGTH_6;
 80032be:	f04f 0804 	mov.w	r8, #4
        medium_type_index = UX_SLAVE_CLASS_STORAGE_MODE_SENSE_PARAMETER_MEDIUM_TYPE_10;
        response_header_length = UX_SLAVE_CLASS_STORAGE_MODE_SENSE_PARAMETER_HEADER_LENGTH_10;
    }

    /* Ensure reply not exceed storage buffer.  */
    if (mode_sense_reply_length > UX_SLAVE_CLASS_STORAGE_BUFFER_SIZE)
 80032c2:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
 80032c6:	d901      	bls.n	80032cc <_ux_device_class_storage_mode_sense+0x36>
        mode_sense_reply_length = UX_SLAVE_CLASS_STORAGE_BUFFER_SIZE;
 80032c8:	f44f 5780 	mov.w	r7, #4096	; 0x1000

    /* Ensure memory buffer cleaned.  */
    _ux_utility_memory_set(transfer_request -> ux_slave_transfer_request_data_pointer, 0, mode_sense_reply_length);
 80032cc:	463a      	mov	r2, r7
 80032ce:	2100      	movs	r1, #0
 80032d0:	6bf0      	ldr	r0, [r6, #60]	; 0x3c
 80032d2:	f7ff fdd9 	bl	8002e88 <_ux_utility_memory_set>

    /* Establish READ ONLY flag.  */
    if (storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_media_read_only_flag == UX_TRUE)
 80032d6:	ebc4 1204 	rsb	r2, r4, r4, lsl #4
 80032da:	0093      	lsls	r3, r2, #2
 80032dc:	442b      	add	r3, r5
 80032de:	699b      	ldr	r3, [r3, #24]
 80032e0:	2b01      	cmp	r3, #1
 80032e2:	d055      	beq.n	8003390 <_ux_device_class_storage_mode_sense+0xfa>
        read_only_flag = 0x80;
    
    else
    
        /* This device can be written to.  */
        read_only_flag = 0;        
 80032e4:	f04f 0b00 	mov.w	fp, #0

    /* Build response based on expected page codes.  */

    /* Initialize length and page pointer.  */
    mode_data_length = response_header_length;
    page_pointer = transfer_request -> ux_slave_transfer_request_data_pointer + response_header_length;
 80032e8:	6bf3      	ldr	r3, [r6, #60]	; 0x3c
 80032ea:	4443      	add	r3, r8
        page_pointer += page_length;
    }
#endif

    /* Caching mode page is returned if cache flush callback implemented.  */
    if (storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_media_flush != UX_NULL &&
 80032ec:	ebc4 1104 	rsb	r1, r4, r4, lsl #4
 80032f0:	008a      	lsls	r2, r1, #2
 80032f2:	442a      	add	r2, r5
 80032f4:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80032f6:	b182      	cbz	r2, 800331a <_ux_device_class_storage_mode_sense+0x84>
 80032f8:	f1b9 0f3f 	cmp.w	r9, #63	; 0x3f
 80032fc:	bf18      	it	ne
 80032fe:	f1b9 0f08 	cmpne.w	r9, #8
 8003302:	d10a      	bne.n	800331a <_ux_device_class_storage_mode_sense+0x84>
        page_code == UX_SLAVE_CLASS_STORAGE_PAGE_CODE_ALL))
    {
        page_length = USBX_DEVICE_CLASS_STORAGE_MODE_SENSE_PAGE_CACHE_LENGTH;

        /* Store page code.  */
        *(page_pointer) = UX_SLAVE_CLASS_STORAGE_PAGE_CODE_CACHE;
 8003304:	2208      	movs	r2, #8
 8003306:	701a      	strb	r2, [r3, #0]

        /* Store the length of the page data.  */
        *(page_pointer + 1) = 0x12;
 8003308:	2212      	movs	r2, #18
 800330a:	705a      	strb	r2, [r3, #1]

        /* Set the Write Cache Enabled (WCE) bit.  */
        *(page_pointer + 2) |= 0x04;
 800330c:	789a      	ldrb	r2, [r3, #2]
 800330e:	f042 0204 	orr.w	r2, r2, #4
 8003312:	709a      	strb	r2, [r3, #2]

        mode_data_length += page_length;
 8003314:	f108 0814 	add.w	r8, r8, #20
        page_pointer += page_length;
 8003318:	3314      	adds	r3, #20
    }

    /* Informational Exceptions Control mode page.  */
    if (page_code == UX_SLAVE_CLASS_STORAGE_PAGE_CODE_IEC ||
 800331a:	f1b9 0f3f 	cmp.w	r9, #63	; 0x3f
 800331e:	bf18      	it	ne
 8003320:	f1b9 0f1c 	cmpne.w	r9, #28
 8003324:	d105      	bne.n	8003332 <_ux_device_class_storage_mode_sense+0x9c>
        page_code == UX_SLAVE_CLASS_STORAGE_PAGE_CODE_ALL)
    {
        page_length = USBX_DEVICE_CLASS_STORAGE_MODE_SENSE_PAGE_IEC_LENGTH;

        /* Store page code.  */
        *(page_pointer) = UX_SLAVE_CLASS_STORAGE_PAGE_CODE_IEC;
 8003326:	221c      	movs	r2, #28
 8003328:	701a      	strb	r2, [r3, #0]

        /* Store the length of the page data.  */
        *(page_pointer + 1) = 0x0A;
 800332a:	220a      	movs	r2, #10
 800332c:	705a      	strb	r2, [r3, #1]

        mode_data_length += page_length;
 800332e:	f108 080c 	add.w	r8, r8, #12
        page_pointer += page_length;
    }

    /* Put the payload length in the header.  */
    if (mode_sense_command == UX_SLAVE_CLASS_STORAGE_SCSI_MODE_SENSE_SHORT)
 8003332:	f1ba 0f1a 	cmp.w	sl, #26
 8003336:	d02e      	beq.n	8003396 <_ux_device_class_storage_mode_sense+0x100>
        * transfer_request -> ux_slave_transfer_request_data_pointer = (UCHAR)(mode_data_length);
    else
        _ux_utility_short_put_big_endian(transfer_request -> ux_slave_transfer_request_data_pointer, (USHORT)mode_data_length);
 8003338:	fa1f f188 	uxth.w	r1, r8
 800333c:	6bf0      	ldr	r0, [r6, #60]	; 0x3c
 800333e:	f000 ffff 	bl	8004340 <_ux_utility_short_put_big_endian>

    /* Store the write protection flag.  */
    *(transfer_request -> ux_slave_transfer_request_data_pointer + medium_type_index + 1) = read_only_flag;
 8003342:	6bf2      	ldr	r2, [r6, #60]	; 0x3c
 8003344:	9b01      	ldr	r3, [sp, #4]
 8003346:	3301      	adds	r3, #1
 8003348:	f802 b003 	strb.w	fp, [r2, r3]

    /* Send a payload with the response buffer.  */
    _ux_device_stack_transfer_request(transfer_request, mode_sense_reply_length, mode_sense_reply_length); 
 800334c:	463a      	mov	r2, r7
 800334e:	4639      	mov	r1, r7
 8003350:	9800      	ldr	r0, [sp, #0]
 8003352:	f7ff fb59 	bl	8002a08 <_ux_device_stack_transfer_request>

    /* Now we return a CSW with success.  */
    status =  _ux_device_class_storage_csw_send(storage, lun, endpoint_in, UX_SLAVE_CLASS_STORAGE_CSW_PASSED);
 8003356:	2300      	movs	r3, #0
 8003358:	4632      	mov	r2, r6
 800335a:	4621      	mov	r1, r4
 800335c:	4628      	mov	r0, r5
 800335e:	f7ff fe6b 	bl	8003038 <_ux_device_class_storage_csw_send>

    /* And update the REQUEST_SENSE codes.  */
    storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_request_sense_key         =  0x00;
 8003362:	0123      	lsls	r3, r4, #4
 8003364:	1b19      	subs	r1, r3, r4
 8003366:	008a      	lsls	r2, r1, #2
 8003368:	442a      	add	r2, r5
 800336a:	2100      	movs	r1, #0
 800336c:	f882 1024 	strb.w	r1, [r2, #36]	; 0x24
    storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_request_code              =  0x00;
 8003370:	f882 1025 	strb.w	r1, [r2, #37]	; 0x25
    storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_request_code_qualifier    =  0x00;
 8003374:	f882 1026 	strb.w	r1, [r2, #38]	; 0x26

    /* Return completion status.  */
    return(status);
}
 8003378:	b003      	add	sp, #12
 800337a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        mode_sense_reply_length =  _ux_utility_short_get_big_endian(cbwcb + UX_SLAVE_CLASS_STORAGE_MODE_SENSE_ALLOCATION_LENGTH_10);
 800337e:	3007      	adds	r0, #7
 8003380:	f7ff fdc5 	bl	8002f0e <_ux_utility_short_get_big_endian>
 8003384:	4607      	mov	r7, r0
        medium_type_index = UX_SLAVE_CLASS_STORAGE_MODE_SENSE_PARAMETER_MEDIUM_TYPE_10;
 8003386:	2302      	movs	r3, #2
 8003388:	9301      	str	r3, [sp, #4]
        response_header_length = UX_SLAVE_CLASS_STORAGE_MODE_SENSE_PARAMETER_HEADER_LENGTH_10;
 800338a:	f04f 0808 	mov.w	r8, #8
 800338e:	e798      	b.n	80032c2 <_ux_device_class_storage_mode_sense+0x2c>
        read_only_flag = 0x80;
 8003390:	f04f 0b80 	mov.w	fp, #128	; 0x80
 8003394:	e7a8      	b.n	80032e8 <_ux_device_class_storage_mode_sense+0x52>
        * transfer_request -> ux_slave_transfer_request_data_pointer = (UCHAR)(mode_data_length);
 8003396:	6bf3      	ldr	r3, [r6, #60]	; 0x3c
 8003398:	f883 8000 	strb.w	r8, [r3]
 800339c:	e7d1      	b.n	8003342 <_ux_device_class_storage_mode_sense+0xac>

0800339e <_ux_device_class_storage_prevent_allow_media_removal>:
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_storage_prevent_allow_media_removal(UX_SLAVE_CLASS_STORAGE *storage, ULONG lun, 
                                            UX_SLAVE_ENDPOINT *endpoint_in,
                                            UX_SLAVE_ENDPOINT *endpoint_out, UCHAR * cbwcb)
{
 800339e:	b538      	push	{r3, r4, r5, lr}
 80033a0:	4604      	mov	r4, r0
 80033a2:	460d      	mov	r5, r1

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_CLASS_STORAGE_PREVENT_ALLOW_MEDIA_REMOVAL, storage, lun, 0, 0, UX_TRACE_DEVICE_CLASS_EVENTS, 0, 0)

    /* We return a CSW with success.  */
    _ux_device_class_storage_csw_send(storage, lun, endpoint_in, UX_SLAVE_CLASS_STORAGE_CSW_PASSED);
 80033a4:	2300      	movs	r3, #0
 80033a6:	f7ff fe47 	bl	8003038 <_ux_device_class_storage_csw_send>

    /* And update the REQUEST_SENSE codes.  */
    storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_request_sense_key         =  0x00;
 80033aa:	0129      	lsls	r1, r5, #4
 80033ac:	1b4a      	subs	r2, r1, r5
 80033ae:	0093      	lsls	r3, r2, #2
 80033b0:	461a      	mov	r2, r3
 80033b2:	4423      	add	r3, r4
 80033b4:	2000      	movs	r0, #0
 80033b6:	f883 0024 	strb.w	r0, [r3, #36]	; 0x24
    storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_request_code              =  0x00;
 80033ba:	f883 0025 	strb.w	r0, [r3, #37]	; 0x25
    storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_request_code_qualifier    =  0x00;
 80033be:	4414      	add	r4, r2
 80033c0:	f884 0026 	strb.w	r0, [r4, #38]	; 0x26

    /* Return successful completion.  */
    return(UX_SUCCESS);
}
 80033c4:	bd38      	pop	{r3, r4, r5, pc}

080033c6 <_ux_device_class_storage_read>:
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_storage_read(UX_SLAVE_CLASS_STORAGE *storage, ULONG lun, 
                                            UX_SLAVE_ENDPOINT *endpoint_in,
                                            UX_SLAVE_ENDPOINT *endpoint_out, UCHAR * cbwcb, UCHAR scsi_command)
{
 80033c6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80033ca:	b087      	sub	sp, #28
 80033cc:	4607      	mov	r7, r0
 80033ce:	460c      	mov	r4, r1
 80033d0:	4693      	mov	fp, r2
 80033d2:	9d10      	ldr	r5, [sp, #64]	; 0x40
ULONG                   transfer_length;

    UX_PARAMETER_NOT_USED(endpoint_out);

    /* Get the LBA from the CBWCB.  */
    lba =  _ux_utility_long_get_big_endian(cbwcb + UX_SLAVE_CLASS_STORAGE_READ_LBA);
 80033d4:	1ca8      	adds	r0, r5, #2
 80033d6:	f7ff fc19 	bl	8002c0c <_ux_utility_long_get_big_endian>
 80033da:	4682      	mov	sl, r0

    /* The type of commands will tell us the width of the field containing the number
       of sectors to read.  */
    if (scsi_command == UX_SLAVE_CLASS_STORAGE_SCSI_READ16)
 80033dc:	f89d 3044 	ldrb.w	r3, [sp, #68]	; 0x44
 80033e0:	2b28      	cmp	r3, #40	; 0x28
 80033e2:	d00e      	beq.n	8003402 <_ux_device_class_storage_read+0x3c>
        total_number_blocks =  _ux_utility_short_get_big_endian(cbwcb + UX_SLAVE_CLASS_STORAGE_READ_TRANSFER_LENGTH_16);

    else        

        /* Get the number of blocks from the CBWCB in 32 bits.  */
        total_number_blocks =  _ux_utility_long_get_big_endian(cbwcb + UX_SLAVE_CLASS_STORAGE_READ_TRANSFER_LENGTH_32);
 80033e4:	1da8      	adds	r0, r5, #6
 80033e6:	f7ff fc11 	bl	8002c0c <_ux_utility_long_get_big_endian>
 80033ea:	4681      	mov	r9, r0

    /* Obtain the pointer to the transfer request.  */
    transfer_request =  &endpoint_in -> ux_slave_endpoint_transfer_request;
 80033ec:	f10b 0330 	add.w	r3, fp, #48	; 0x30
 80033f0:	9303      	str	r3, [sp, #12]

    /* Compute the total length to transfer and how much remains.  */
    total_length =  total_number_blocks * storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_media_block_length;
 80033f2:	ebc4 1204 	rsb	r2, r4, r4, lsl #4
 80033f6:	0093      	lsls	r3, r2, #2
 80033f8:	443b      	add	r3, r7
 80033fa:	68db      	ldr	r3, [r3, #12]
 80033fc:	fb09 f803 	mul.w	r8, r9, r3

    /* It may take several transfers to send the requested data.  */
    while (total_number_blocks)
 8003400:	e032      	b.n	8003468 <_ux_device_class_storage_read+0xa2>
        total_number_blocks =  _ux_utility_short_get_big_endian(cbwcb + UX_SLAVE_CLASS_STORAGE_READ_TRANSFER_LENGTH_16);
 8003402:	1de8      	adds	r0, r5, #7
 8003404:	f7ff fd83 	bl	8002f0e <_ux_utility_short_get_big_endian>
 8003408:	4681      	mov	r9, r0
 800340a:	e7ef      	b.n	80033ec <_ux_device_class_storage_read+0x26>
        if (status != UX_SUCCESS)
        {
    
            /* We have a problem, media status error. Return a bad completion and wait for the
               REQUEST_SENSE command.  */
            _ux_device_stack_endpoint_stall(endpoint_in);
 800340c:	4658      	mov	r0, fp
 800340e:	f7ff f935 	bl	800267c <_ux_device_stack_endpoint_stall>
    
            /* Now we return a CSW with failure.  */
            _ux_device_class_storage_csw_send(storage, lun, endpoint_in, UX_SLAVE_CLASS_STORAGE_CSW_FAILED);
 8003412:	2301      	movs	r3, #1
 8003414:	465a      	mov	r2, fp
 8003416:	4621      	mov	r1, r4
 8003418:	4638      	mov	r0, r7
 800341a:	f7ff fe0d 	bl	8003038 <_ux_device_class_storage_csw_send>
    
            /* Return an error.  */
            return(UX_ERROR);
 800341e:	20ff      	movs	r0, #255	; 0xff
 8003420:	e07a      	b.n	8003518 <_ux_device_class_storage_read+0x152>
            transfer_length =  UX_SLAVE_CLASS_STORAGE_BUFFER_SIZE;
            
        else

            /* Compute the transfer length based on what is left to transfer.  */
            transfer_length =  total_length;
 8003422:	4646      	mov	r6, r8

        /* Compute the number of blocks to transfer.  */
        number_blocks = transfer_length / storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_media_block_length;
 8003424:	0122      	lsls	r2, r4, #4
 8003426:	1b12      	subs	r2, r2, r4
 8003428:	0093      	lsls	r3, r2, #2
 800342a:	443b      	add	r3, r7
 800342c:	68dd      	ldr	r5, [r3, #12]
 800342e:	fbb6 f2f5 	udiv	r2, r6, r5
 8003432:	9202      	str	r2, [sp, #8]
        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_CLASS_STORAGE_READ, storage, lun, transfer_request -> ux_slave_transfer_request_data_pointer, 
                                number_blocks, UX_TRACE_DEVICE_CLASS_EVENTS, 0, 0)

        /* Execute the read command from the local media.  */
        status =  storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_media_read(storage, lun, 
 8003434:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003436:	461d      	mov	r5, r3
 8003438:	ab05      	add	r3, sp, #20
 800343a:	9301      	str	r3, [sp, #4]
 800343c:	f8cd a000 	str.w	sl, [sp]
 8003440:	4613      	mov	r3, r2
 8003442:	f8db 203c 	ldr.w	r2, [fp, #60]	; 0x3c
 8003446:	4621      	mov	r1, r4
 8003448:	4638      	mov	r0, r7
 800344a:	47a8      	blx	r5
                                                    transfer_request -> ux_slave_transfer_request_data_pointer, number_blocks, lba, &media_status); 

        /* If there is a problem, return a failed command.  */
        if (status != UX_SUCCESS)
 800344c:	bb60      	cbnz	r0, 80034a8 <_ux_device_class_storage_read+0xe2>
            /* Return an error.  */
            return(UX_ERROR);
        }

        /* Sends the data payload back to the caller.  */
        status =  _ux_device_stack_transfer_request(transfer_request, transfer_length, transfer_length);
 800344e:	4632      	mov	r2, r6
 8003450:	4631      	mov	r1, r6
 8003452:	9803      	ldr	r0, [sp, #12]
 8003454:	f7ff fad8 	bl	8002a08 <_ux_device_stack_transfer_request>

        /* Check the status.  */
        if(status != UX_SUCCESS)
 8003458:	2800      	cmp	r0, #0
 800345a:	d13f      	bne.n	80034dc <_ux_device_class_storage_read+0x116>
            return(UX_ERROR);

        }

        /* Update the LBA address.  */
        lba += number_blocks;
 800345c:	9b02      	ldr	r3, [sp, #8]
 800345e:	449a      	add	sl, r3
        
        /* Update the length to remain.  */
        total_length -= transfer_length;        
 8003460:	eba8 0806 	sub.w	r8, r8, r6
        
        /* Update the number of blocks to read.  */
        total_number_blocks -= number_blocks;
 8003464:	eba9 0903 	sub.w	r9, r9, r3
    while (total_number_blocks)
 8003468:	f1b9 0f00 	cmp.w	r9, #0
 800346c:	d04e      	beq.n	800350c <_ux_device_class_storage_read+0x146>
        status =  storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_media_status(storage, lun, 
 800346e:	0123      	lsls	r3, r4, #4
 8003470:	1b1b      	subs	r3, r3, r4
 8003472:	009e      	lsls	r6, r3, #2
 8003474:	443e      	add	r6, r7
 8003476:	6bf5      	ldr	r5, [r6, #60]	; 0x3c
 8003478:	ab05      	add	r3, sp, #20
 800347a:	69f2      	ldr	r2, [r6, #28]
 800347c:	4621      	mov	r1, r4
 800347e:	4638      	mov	r0, r7
 8003480:	47a8      	blx	r5
        storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_request_sense_key         =  (UCHAR) (media_status & 0xff);
 8003482:	9b05      	ldr	r3, [sp, #20]
 8003484:	f886 3024 	strb.w	r3, [r6, #36]	; 0x24
        storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_request_code              =  (UCHAR) ((media_status >> 8 ) & 0xff);
 8003488:	f3c3 2207 	ubfx	r2, r3, #8, #8
 800348c:	f886 2025 	strb.w	r2, [r6, #37]	; 0x25
        storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_request_code_qualifier    =  (UCHAR) ((media_status >> 16 ) & 0xff);
 8003490:	f3c3 4307 	ubfx	r3, r3, #16, #8
 8003494:	f886 3026 	strb.w	r3, [r6, #38]	; 0x26
        if (status != UX_SUCCESS)
 8003498:	2800      	cmp	r0, #0
 800349a:	d1b7      	bne.n	800340c <_ux_device_class_storage_read+0x46>
        if (total_length > UX_SLAVE_CLASS_STORAGE_BUFFER_SIZE)
 800349c:	f5b8 5f80 	cmp.w	r8, #4096	; 0x1000
 80034a0:	d9bf      	bls.n	8003422 <_ux_device_class_storage_read+0x5c>
            transfer_length =  UX_SLAVE_CLASS_STORAGE_BUFFER_SIZE;
 80034a2:	f44f 5680 	mov.w	r6, #4096	; 0x1000
 80034a6:	e7bd      	b.n	8003424 <_ux_device_class_storage_read+0x5e>
            _ux_device_stack_endpoint_stall(endpoint_in);
 80034a8:	4658      	mov	r0, fp
 80034aa:	f7ff f8e7 	bl	800267c <_ux_device_stack_endpoint_stall>
            storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_request_sense_key         =  (UCHAR) (media_status & 0xff);
 80034ae:	9a05      	ldr	r2, [sp, #20]
 80034b0:	0121      	lsls	r1, r4, #4
 80034b2:	1b09      	subs	r1, r1, r4
 80034b4:	008b      	lsls	r3, r1, #2
 80034b6:	443b      	add	r3, r7
 80034b8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
            storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_request_code              =  (UCHAR) ((media_status >> 8 ) & 0xff);
 80034bc:	f3c2 2107 	ubfx	r1, r2, #8, #8
 80034c0:	f883 1025 	strb.w	r1, [r3, #37]	; 0x25
            storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_request_code_qualifier    =  (UCHAR) ((media_status >> 16 ) & 0xff);
 80034c4:	f3c2 4207 	ubfx	r2, r2, #16, #8
 80034c8:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
            _ux_device_class_storage_csw_send(storage, lun, endpoint_in, UX_SLAVE_CLASS_STORAGE_CSW_FAILED);
 80034cc:	2301      	movs	r3, #1
 80034ce:	465a      	mov	r2, fp
 80034d0:	4621      	mov	r1, r4
 80034d2:	4638      	mov	r0, r7
 80034d4:	f7ff fdb0 	bl	8003038 <_ux_device_class_storage_csw_send>
            return(UX_ERROR);
 80034d8:	20ff      	movs	r0, #255	; 0xff
 80034da:	e01d      	b.n	8003518 <_ux_device_class_storage_read+0x152>
            _ux_device_stack_endpoint_stall(endpoint_in);
 80034dc:	4658      	mov	r0, fp
 80034de:	f7ff f8cd 	bl	800267c <_ux_device_stack_endpoint_stall>
            storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_request_sense_key         =  0x02;
 80034e2:	0122      	lsls	r2, r4, #4
 80034e4:	1b12      	subs	r2, r2, r4
 80034e6:	0093      	lsls	r3, r2, #2
 80034e8:	443b      	add	r3, r7
 80034ea:	2202      	movs	r2, #2
 80034ec:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
            storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_request_code              =  0x54;
 80034f0:	2254      	movs	r2, #84	; 0x54
 80034f2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
            storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_request_code_qualifier    =  0x00;
 80034f6:	2200      	movs	r2, #0
 80034f8:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
            _ux_device_class_storage_csw_send(storage, lun, endpoint_in, UX_SLAVE_CLASS_STORAGE_CSW_FAILED);
 80034fc:	2301      	movs	r3, #1
 80034fe:	465a      	mov	r2, fp
 8003500:	4621      	mov	r1, r4
 8003502:	4638      	mov	r0, r7
 8003504:	f7ff fd98 	bl	8003038 <_ux_device_class_storage_csw_send>
            return(UX_ERROR);
 8003508:	20ff      	movs	r0, #255	; 0xff
 800350a:	e005      	b.n	8003518 <_ux_device_class_storage_read+0x152>
    }
        
    /* Now we return a CSW with success.  */
    status =  _ux_device_class_storage_csw_send(storage, lun, endpoint_in, UX_SLAVE_CLASS_STORAGE_CSW_PASSED);
 800350c:	2300      	movs	r3, #0
 800350e:	465a      	mov	r2, fp
 8003510:	4621      	mov	r1, r4
 8003512:	4638      	mov	r0, r7
 8003514:	f7ff fd90 	bl	8003038 <_ux_device_class_storage_csw_send>

    /* Return completion status.  */
    return(status);
}
 8003518:	b007      	add	sp, #28
 800351a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800351e <_ux_device_class_storage_read_capacity>:
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_storage_read_capacity(UX_SLAVE_CLASS_STORAGE *storage, ULONG lun,
                                            UX_SLAVE_ENDPOINT *endpoint_in,
                                            UX_SLAVE_ENDPOINT *endpoint_out, UCHAR * cbwcb)
{
 800351e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003522:	b084      	sub	sp, #16
 8003524:	4606      	mov	r6, r0
 8003526:	460d      	mov	r5, r1
 8003528:	4690      	mov	r8, r2

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_CLASS_STORAGE_READ_CAPACITY, storage, lun, 0, 0, UX_TRACE_DEVICE_CLASS_EVENTS, 0, 0)

    /* Obtain the status of the device.  */
    status =  storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_media_status(storage, lun, 
 800352a:	010b      	lsls	r3, r1, #4
 800352c:	1a5b      	subs	r3, r3, r1
 800352e:	009c      	lsls	r4, r3, #2
 8003530:	4404      	add	r4, r0
 8003532:	6be7      	ldr	r7, [r4, #60]	; 0x3c
 8003534:	ab03      	add	r3, sp, #12
 8003536:	69e2      	ldr	r2, [r4, #28]
 8003538:	47b8      	blx	r7
                                storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_media_id, &media_status);

    /* Update the request sense.  */
    storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_request_sense_key         =  (UCHAR) (media_status & 0xff);
 800353a:	9b03      	ldr	r3, [sp, #12]
 800353c:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
    storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_request_code              =  (UCHAR) ((media_status >> 8 ) & 0xff);
 8003540:	f3c3 2207 	ubfx	r2, r3, #8, #8
 8003544:	f884 2025 	strb.w	r2, [r4, #37]	; 0x25
    storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_request_code_qualifier    =  (UCHAR) ((media_status >> 16 ) & 0xff);
 8003548:	f3c3 4307 	ubfx	r3, r3, #16, #8
 800354c:	f884 3026 	strb.w	r3, [r4, #38]	; 0x26

    /* Check the status for error.  */
    if (status != UX_SUCCESS)
 8003550:	bb30      	cbnz	r0, 80035a0 <_ux_device_class_storage_read_capacity+0x82>
    }
    else
    {
    
        /* Obtain the pointer to the transfer request.  */
        transfer_request =  &endpoint_in -> ux_slave_endpoint_transfer_request;
 8003552:	f108 0730 	add.w	r7, r8, #48	; 0x30
    
        /* Ensure it is cleaned.  */
        _ux_utility_memory_set(read_capacity_buffer, 0, UX_SLAVE_CLASS_STORAGE_READ_CAPACITY_RESPONSE_LENGTH);
 8003556:	2208      	movs	r2, #8
 8003558:	2100      	movs	r1, #0
 800355a:	a801      	add	r0, sp, #4
 800355c:	f7ff fc94 	bl	8002e88 <_ux_utility_memory_set>
    
        /* Insert the last LBA address in the response.  */
        _ux_utility_long_put_big_endian(&read_capacity_buffer[UX_SLAVE_CLASS_STORAGE_READ_CAPACITY_RESPONSE_LAST_LBA],
 8003560:	012b      	lsls	r3, r5, #4
 8003562:	1b5b      	subs	r3, r3, r5
 8003564:	009c      	lsls	r4, r3, #2
 8003566:	4434      	add	r4, r6
 8003568:	68a1      	ldr	r1, [r4, #8]
 800356a:	a801      	add	r0, sp, #4
 800356c:	f000 feb8 	bl	80042e0 <_ux_utility_long_put_big_endian>
                                        storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_media_last_lba);
    
        /* Insert the block length in the response.  */
        _ux_utility_long_put_big_endian(&read_capacity_buffer[UX_SLAVE_CLASS_STORAGE_READ_CAPACITY_RESPONSE_BLOCK_SIZE],
 8003570:	68e1      	ldr	r1, [r4, #12]
 8003572:	a802      	add	r0, sp, #8
 8003574:	f000 feb4 	bl	80042e0 <_ux_utility_long_put_big_endian>
                                        storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_media_block_length);
    
        /* Copy the CSW into the transfer request memory.  */
        _ux_utility_memory_copy(transfer_request -> ux_slave_transfer_request_data_pointer, 
 8003578:	2208      	movs	r2, #8
 800357a:	a901      	add	r1, sp, #4
 800357c:	f8d8 003c 	ldr.w	r0, [r8, #60]	; 0x3c
 8003580:	f7ff fbf3 	bl	8002d6a <_ux_utility_memory_copy>
                                            read_capacity_buffer, UX_SLAVE_CLASS_STORAGE_READ_CAPACITY_RESPONSE_LENGTH);
    
        /* Send a data payload with the read_capacity response buffer.  */
        _ux_device_stack_transfer_request(transfer_request, 
 8003584:	2208      	movs	r2, #8
 8003586:	4611      	mov	r1, r2
 8003588:	4638      	mov	r0, r7
 800358a:	f7ff fa3d 	bl	8002a08 <_ux_device_stack_transfer_request>
                                      UX_SLAVE_CLASS_STORAGE_READ_CAPACITY_RESPONSE_LENGTH,
                                      UX_SLAVE_CLASS_STORAGE_READ_CAPACITY_RESPONSE_LENGTH);
    
        /* Now we return a CSW with success.  */
        status =  _ux_device_class_storage_csw_send(storage, lun, endpoint_in, UX_SLAVE_CLASS_STORAGE_CSW_PASSED);
 800358e:	2300      	movs	r3, #0
 8003590:	4642      	mov	r2, r8
 8003592:	4629      	mov	r1, r5
 8003594:	4630      	mov	r0, r6
 8003596:	f7ff fd4f 	bl	8003038 <_ux_device_class_storage_csw_send>
    }
        
    /* Return completion status.  */
    return(status);
}
 800359a:	b004      	add	sp, #16
 800359c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        _ux_device_stack_endpoint_stall(endpoint_in);
 80035a0:	4640      	mov	r0, r8
 80035a2:	f7ff f86b 	bl	800267c <_ux_device_stack_endpoint_stall>
        status =  _ux_device_class_storage_csw_send(storage, lun, endpoint_in, UX_SLAVE_CLASS_STORAGE_CSW_FAILED);
 80035a6:	2301      	movs	r3, #1
 80035a8:	4642      	mov	r2, r8
 80035aa:	4629      	mov	r1, r5
 80035ac:	4630      	mov	r0, r6
 80035ae:	f7ff fd43 	bl	8003038 <_ux_device_class_storage_csw_send>
 80035b2:	e7f2      	b.n	800359a <_ux_device_class_storage_read_capacity+0x7c>

080035b4 <_ux_device_class_storage_read_format_capacity>:
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_storage_read_format_capacity(UX_SLAVE_CLASS_STORAGE *storage, ULONG lun,
                                            UX_SLAVE_ENDPOINT *endpoint_in,
                                            UX_SLAVE_ENDPOINT *endpoint_out, UCHAR * cbwcb)
{
 80035b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80035b8:	b084      	sub	sp, #16
 80035ba:	4607      	mov	r7, r0
 80035bc:	460d      	mov	r5, r1
 80035be:	4616      	mov	r6, r2

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_CLASS_STORAGE_READ_FORMAT_CAPACITY, storage, lun, 0, 0, UX_TRACE_DEVICE_CLASS_EVENTS, 0, 0)

    /* Obtain the pointer to the transfer request.  */
    transfer_request =  &endpoint_in -> ux_slave_endpoint_transfer_request;
 80035c0:	f102 0830 	add.w	r8, r2, #48	; 0x30

    /* Ensure it is cleaned.  */
    _ux_utility_memory_set(read_format_capacity_buffer, 0, UX_SLAVE_CLASS_STORAGE_READ_FORMAT_CAPACITY_RESPONSE_LENGTH);
 80035c4:	220c      	movs	r2, #12
 80035c6:	2100      	movs	r1, #0
 80035c8:	a801      	add	r0, sp, #4
 80035ca:	f7ff fc5d 	bl	8002e88 <_ux_utility_memory_set>

    /* Insert the size of the response block.  */
    _ux_utility_long_put_big_endian(&read_format_capacity_buffer[UX_SLAVE_CLASS_STORAGE_READ_FORMAT_CAPACITY_RESPONSE_SIZE], 8);
 80035ce:	2108      	movs	r1, #8
 80035d0:	a801      	add	r0, sp, #4
 80035d2:	f000 fe85 	bl	80042e0 <_ux_utility_long_put_big_endian>

    /* Insert the last LBA address in the response.  */
    _ux_utility_long_put_big_endian(&read_format_capacity_buffer[UX_SLAVE_CLASS_STORAGE_READ_FORMAT_CAPACITY_RESPONSE_LAST_LBA],
 80035d6:	012b      	lsls	r3, r5, #4
 80035d8:	1b5b      	subs	r3, r3, r5
 80035da:	009c      	lsls	r4, r3, #2
 80035dc:	443c      	add	r4, r7
 80035de:	68a1      	ldr	r1, [r4, #8]
 80035e0:	a802      	add	r0, sp, #8
 80035e2:	f000 fe7d 	bl	80042e0 <_ux_utility_long_put_big_endian>
                                    storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_media_last_lba);

    /* Insert the block length in the response.  This is in 3 bytes. */
    _ux_utility_long_put_big_endian(&read_format_capacity_buffer[UX_SLAVE_CLASS_STORAGE_READ_FORMAT_CAPACITY_RESPONSE_BLOCK_SIZE],
 80035e6:	68e1      	ldr	r1, [r4, #12]
 80035e8:	a803      	add	r0, sp, #12
 80035ea:	f000 fe79 	bl	80042e0 <_ux_utility_long_put_big_endian>
                                    storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_media_block_length);

    /* Insert the response code : always 2.  */
    read_format_capacity_buffer[UX_SLAVE_CLASS_STORAGE_READ_FORMAT_CAPACITY_RESPONSE_DESC_CODE] =  2;    
 80035ee:	2302      	movs	r3, #2
 80035f0:	f88d 300c 	strb.w	r3, [sp, #12]

    /* Copy the CSW into the transfer request memory.  */
    _ux_utility_memory_copy(transfer_request -> ux_slave_transfer_request_data_pointer, 
 80035f4:	220c      	movs	r2, #12
 80035f6:	a901      	add	r1, sp, #4
 80035f8:	6bf0      	ldr	r0, [r6, #60]	; 0x3c
 80035fa:	f7ff fbb6 	bl	8002d6a <_ux_utility_memory_copy>
                                        read_format_capacity_buffer, UX_SLAVE_CLASS_STORAGE_READ_FORMAT_CAPACITY_RESPONSE_LENGTH);

    /* Send a data payload with the read_capacity response buffer.  */
    _ux_device_stack_transfer_request(transfer_request, 
 80035fe:	220c      	movs	r2, #12
 8003600:	4611      	mov	r1, r2
 8003602:	4640      	mov	r0, r8
 8003604:	f7ff fa00 	bl	8002a08 <_ux_device_stack_transfer_request>
                                  UX_SLAVE_CLASS_STORAGE_READ_FORMAT_CAPACITY_RESPONSE_LENGTH,
                                  UX_SLAVE_CLASS_STORAGE_READ_FORMAT_CAPACITY_RESPONSE_LENGTH);

    /* Now we return a CSW with success.  */
    status =  _ux_device_class_storage_csw_send(storage, lun, endpoint_in, UX_SLAVE_CLASS_STORAGE_CSW_PASSED);
 8003608:	2300      	movs	r3, #0
 800360a:	4632      	mov	r2, r6
 800360c:	4629      	mov	r1, r5
 800360e:	4638      	mov	r0, r7
 8003610:	f7ff fd12 	bl	8003038 <_ux_device_class_storage_csw_send>

    /* Return completion status.  */
    return(status);
}
 8003614:	b004      	add	sp, #16
 8003616:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800361a <_ux_device_class_storage_request_sense>:
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_storage_request_sense(UX_SLAVE_CLASS_STORAGE *storage, ULONG lun, UX_SLAVE_ENDPOINT *endpoint_in,
                                            UX_SLAVE_ENDPOINT *endpoint_out, UCHAR * cbwcb)
{
 800361a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800361c:	b08b      	sub	sp, #44	; 0x2c
 800361e:	4606      	mov	r6, r0
 8003620:	460c      	mov	r4, r1
 8003622:	4615      	mov	r5, r2

    UX_PARAMETER_NOT_USED(cbwcb);
    UX_PARAMETER_NOT_USED(endpoint_out);

    /* Obtain the pointer to the transfer request.  */
    transfer_request =  &endpoint_in -> ux_slave_endpoint_transfer_request;
 8003624:	f102 0730 	add.w	r7, r2, #48	; 0x30

    /* Ensure it is cleaned.  */
    _ux_utility_memory_set(sense_buffer, 0, UX_SLAVE_CLASS_STORAGE_REQUEST_SENSE_RESPONSE_LENGTH);
 8003628:	2212      	movs	r2, #18
 800362a:	2100      	movs	r1, #0
 800362c:	a801      	add	r0, sp, #4
 800362e:	f7ff fc2b 	bl	8002e88 <_ux_utility_memory_set>
    
    /* Initialize the response buffer with the error code.  */
    sense_buffer[UX_SLAVE_CLASS_STORAGE_REQUEST_SENSE_RESPONSE_ERROR_CODE] = 
 8003632:	2370      	movs	r3, #112	; 0x70
 8003634:	f88d 3004 	strb.w	r3, [sp, #4]
                    UX_SLAVE_CLASS_STORAGE_REQUEST_SENSE_RESPONSE_ERROR_CODE_VALUE;

    /* Initialize the response buffer with the sense key.  */
    sense_buffer[UX_SLAVE_CLASS_STORAGE_REQUEST_SENSE_RESPONSE_SENSE_KEY] = 
                    storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_request_sense_key;
 8003638:	0122      	lsls	r2, r4, #4
 800363a:	1b12      	subs	r2, r2, r4
 800363c:	0093      	lsls	r3, r2, #2
 800363e:	4433      	add	r3, r6
 8003640:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
    sense_buffer[UX_SLAVE_CLASS_STORAGE_REQUEST_SENSE_RESPONSE_SENSE_KEY] = 
 8003644:	f88d 2006 	strb.w	r2, [sp, #6]

    /* Initialize the response buffer with the code.  */
    sense_buffer[UX_SLAVE_CLASS_STORAGE_REQUEST_SENSE_RESPONSE_CODE] = 
                    storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_request_code;
 8003648:	f893 2025 	ldrb.w	r2, [r3, #37]	; 0x25
    sense_buffer[UX_SLAVE_CLASS_STORAGE_REQUEST_SENSE_RESPONSE_CODE] = 
 800364c:	f88d 2010 	strb.w	r2, [sp, #16]

    /* Initialize the response buffer with the code qualifier.  */
    sense_buffer[UX_SLAVE_CLASS_STORAGE_REQUEST_SENSE_RESPONSE_CODE_QUALIFIER] = 
                    storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_request_code_qualifier;
 8003650:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
    sense_buffer[UX_SLAVE_CLASS_STORAGE_REQUEST_SENSE_RESPONSE_CODE_QUALIFIER] = 
 8003654:	f88d 3011 	strb.w	r3, [sp, #17]
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_CLASS_STORAGE_REQUEST_SENSE, storage, lun, 
                            storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_request_sense_key, 
                            storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_request_code, UX_TRACE_DEVICE_CLASS_EVENTS, 0, 0)

    /* Initialize the response buffer with the additional length.  */
    sense_buffer[UX_SLAVE_CLASS_STORAGE_REQUEST_SENSE_RESPONSE_ADD_LENGTH] =  10;
 8003658:	230a      	movs	r3, #10
 800365a:	f88d 300b 	strb.w	r3, [sp, #11]


    /* Copy the request sense response into the transfer request memory.  */
    _ux_utility_memory_copy(transfer_request -> ux_slave_transfer_request_data_pointer, 
 800365e:	2212      	movs	r2, #18
 8003660:	a901      	add	r1, sp, #4
 8003662:	6be8      	ldr	r0, [r5, #60]	; 0x3c
 8003664:	f7ff fb81 	bl	8002d6a <_ux_utility_memory_copy>
                                        sense_buffer, UX_SLAVE_CLASS_STORAGE_REQUEST_SENSE_RESPONSE_LENGTH);

    /* Send a data payload with the sense codes.  */
    _ux_device_stack_transfer_request(transfer_request, UX_SLAVE_CLASS_STORAGE_REQUEST_SENSE_RESPONSE_LENGTH,
 8003668:	2212      	movs	r2, #18
 800366a:	4611      	mov	r1, r2
 800366c:	4638      	mov	r0, r7
 800366e:	f7ff f9cb 	bl	8002a08 <_ux_device_stack_transfer_request>
                              UX_SLAVE_CLASS_STORAGE_REQUEST_SENSE_RESPONSE_LENGTH);
    
    /* Now we return a CSW with success.  */
    status =  _ux_device_class_storage_csw_send(storage, lun, endpoint_in, UX_SLAVE_CLASS_STORAGE_CSW_PASSED);
 8003672:	2300      	movs	r3, #0
 8003674:	462a      	mov	r2, r5
 8003676:	4621      	mov	r1, r4
 8003678:	4630      	mov	r0, r6
 800367a:	f7ff fcdd 	bl	8003038 <_ux_device_class_storage_csw_send>

    /* Return completion status.  */    
    return(status);
}
 800367e:	b00b      	add	sp, #44	; 0x2c
 8003680:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003682 <_ux_device_class_storage_start_stop>:
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_storage_start_stop(UX_SLAVE_CLASS_STORAGE *storage, ULONG lun, 
                                            UX_SLAVE_ENDPOINT *endpoint_in,
                                            UX_SLAVE_ENDPOINT *endpoint_out, UCHAR * cbwcb)
{
 8003682:	b508      	push	{r3, lr}

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_CLASS_STORAGE_START_STOP, storage, lun, 0, 0, UX_TRACE_DEVICE_CLASS_EVENTS, 0, 0)

    /* We return a CSW with success.  */
    _ux_device_class_storage_csw_send(storage, lun, endpoint_in, UX_SLAVE_CLASS_STORAGE_CSW_PASSED);
 8003684:	2300      	movs	r3, #0
 8003686:	f7ff fcd7 	bl	8003038 <_ux_device_class_storage_csw_send>

    /* Return successful completion.  */
    return(UX_SUCCESS);
}
 800368a:	2000      	movs	r0, #0
 800368c:	bd08      	pop	{r3, pc}

0800368e <_ux_device_class_storage_synchronize_cache>:
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_storage_synchronize_cache(UX_SLAVE_CLASS_STORAGE *storage, ULONG lun, 
                                                 UX_SLAVE_ENDPOINT *endpoint_in,
                                                 UX_SLAVE_ENDPOINT *endpoint_out, UCHAR *cbwcb, UCHAR scsi_command)
{
 800368e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003692:	b085      	sub	sp, #20
 8003694:	4606      	mov	r6, r0
 8003696:	460c      	mov	r4, r1
 8003698:	4690      	mov	r8, r2
 800369a:	9d0e      	ldr	r5, [sp, #56]	; 0x38

    UX_PARAMETER_NOT_USED(endpoint_out);
    UX_PARAMETER_NOT_USED(scsi_command);

    /* Is there not an implementation?  */
    if (storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_media_flush == UX_NULL)
 800369c:	ebc1 1201 	rsb	r2, r1, r1, lsl #4
 80036a0:	0093      	lsls	r3, r2, #2
 80036a2:	4403      	add	r3, r0
 80036a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d045      	beq.n	8003736 <_ux_device_class_storage_synchronize_cache+0xa8>

        /* Return success.  */
        return(UX_SUCCESS);
    }

    flags =  *(cbwcb + UX_SLAVE_CLASS_STORAGE_SYNCHRONIZE_CACHE_FLAGS);
 80036aa:	f895 b001 	ldrb.w	fp, [r5, #1]

    /* Get the LBA and number of blocks from the CBWCB in 16 bits.  */
    lba           =         _ux_utility_long_get_big_endian(cbwcb + UX_SLAVE_CLASS_STORAGE_SYNCHRONIZE_CACHE_LBA);
 80036ae:	1ca8      	adds	r0, r5, #2
 80036b0:	f7ff faac 	bl	8002c0c <_ux_utility_long_get_big_endian>
 80036b4:	4682      	mov	sl, r0
    number_blocks = (USHORT)_ux_utility_short_get_big_endian(cbwcb + UX_SLAVE_CLASS_STORAGE_SYNCHRONIZE_CACHE_NUMBER_OF_BLOCKS);
 80036b6:	1de8      	adds	r0, r5, #7
 80036b8:	f7ff fc29 	bl	8002f0e <_ux_utility_short_get_big_endian>
 80036bc:	4681      	mov	r9, r0

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_CLASS_STORAGE_SYNCHRONIZE_CACHE, storage, lun, lba, number_blocks, UX_TRACE_DEVICE_CLASS_EVENTS, 0, 0)

    /* Obtain the status of the device.  */
    status =  storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_media_status(storage, 
 80036be:	0123      	lsls	r3, r4, #4
 80036c0:	1b1b      	subs	r3, r3, r4
 80036c2:	009d      	lsls	r5, r3, #2
 80036c4:	4435      	add	r5, r6
 80036c6:	ab03      	add	r3, sp, #12
 80036c8:	69ea      	ldr	r2, [r5, #28]
 80036ca:	4621      	mov	r1, r4
 80036cc:	4630      	mov	r0, r6
 80036ce:	6bef      	ldr	r7, [r5, #60]	; 0x3c
 80036d0:	47b8      	blx	r7
                            lun, storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_media_id, &media_status);

    /* Update the request sense.  */
    storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_request_sense_key         =  (UCHAR) (media_status & 0xff);
 80036d2:	9b03      	ldr	r3, [sp, #12]
 80036d4:	f885 3024 	strb.w	r3, [r5, #36]	; 0x24
    storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_request_code              =  (UCHAR) ((media_status >> 8 ) & 0xff);
 80036d8:	f3c3 2207 	ubfx	r2, r3, #8, #8
 80036dc:	f885 2025 	strb.w	r2, [r5, #37]	; 0x25
    storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_request_code_qualifier    =  (UCHAR) ((media_status >> 16 ) & 0xff);
 80036e0:	f3c3 4307 	ubfx	r3, r3, #16, #8
 80036e4:	f885 3026 	strb.w	r3, [r5, #38]	; 0x26

    /* If there is a problem, return a failed command.  */
    if (status != UX_SUCCESS)
 80036e8:	bb70      	cbnz	r0, 8003748 <_ux_device_class_storage_synchronize_cache+0xba>
        /* We are done here.  */
        return(UX_ERROR);
    }

    /* If the immediate bit is set, we return a CSW before flush.  */
    else if ((flags & UX_SLAVE_CLASS_STORAGE_SYNCHRONIZE_CACHE_FLAGS_IMMED) != 0)
 80036ea:	f01b 0702 	ands.w	r7, fp, #2
 80036ee:	d137      	bne.n	8003760 <_ux_device_class_storage_synchronize_cache+0xd2>
        _ux_device_class_storage_csw_send(storage, lun, endpoint_in, UX_SLAVE_CLASS_STORAGE_CSW_PASSED);

    /* Send the flush command to the local media.  */
    status =  storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_media_flush(storage, lun, number_blocks, lba, &media_status);
 80036f0:	0123      	lsls	r3, r4, #4
 80036f2:	1b1b      	subs	r3, r3, r4
 80036f4:	009d      	lsls	r5, r3, #2
 80036f6:	4435      	add	r5, r6
 80036f8:	f8d5 b038 	ldr.w	fp, [r5, #56]	; 0x38
 80036fc:	ab03      	add	r3, sp, #12
 80036fe:	9300      	str	r3, [sp, #0]
 8003700:	4653      	mov	r3, sl
 8003702:	fa1f f289 	uxth.w	r2, r9
 8003706:	4621      	mov	r1, r4
 8003708:	4630      	mov	r0, r6
 800370a:	47d8      	blx	fp
 800370c:	4681      	mov	r9, r0

    /* Update the request sense.  */
    storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_request_sense_key         =  (UCHAR) (media_status & 0xff);
 800370e:	9b03      	ldr	r3, [sp, #12]
 8003710:	f885 3024 	strb.w	r3, [r5, #36]	; 0x24
    storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_request_code              =  (UCHAR) ((media_status >> 8 ) & 0xff);
 8003714:	f3c3 2207 	ubfx	r2, r3, #8, #8
 8003718:	f885 2025 	strb.w	r2, [r5, #37]	; 0x25
    storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_request_code_qualifier    =  (UCHAR) ((media_status >> 16 ) & 0xff);
 800371c:	f3c3 4307 	ubfx	r3, r3, #16, #8
 8003720:	f885 3026 	strb.w	r3, [r5, #38]	; 0x26

    /* If the immediate bit is set, we are already done, no matter what local operation status is.  */
    if ((flags & UX_SLAVE_CLASS_STORAGE_SYNCHRONIZE_CACHE_FLAGS_IMMED) != 0)
 8003724:	b967      	cbnz	r7, 8003740 <_ux_device_class_storage_synchronize_cache+0xb2>
        return(status);

    /* If there is a problem, return a failed command.  */
    if (status != UX_SUCCESS)
 8003726:	bb10      	cbnz	r0, 800376e <_ux_device_class_storage_synchronize_cache+0xe0>

        /* Return an error.  */
        return(UX_ERROR);
    }
    else
        _ux_device_class_storage_csw_send(storage, lun, endpoint_in, UX_SLAVE_CLASS_STORAGE_CSW_PASSED);
 8003728:	2300      	movs	r3, #0
 800372a:	4642      	mov	r2, r8
 800372c:	4621      	mov	r1, r4
 800372e:	4630      	mov	r0, r6
 8003730:	f7ff fc82 	bl	8003038 <_ux_device_class_storage_csw_send>

    /* Return completion status.  */
    return(status);
 8003734:	e004      	b.n	8003740 <_ux_device_class_storage_synchronize_cache+0xb2>
        _ux_device_class_storage_csw_send(storage, lun, endpoint_in, UX_SLAVE_CLASS_STORAGE_CSW_PASSED);
 8003736:	4642      	mov	r2, r8
 8003738:	f7ff fc7e 	bl	8003038 <_ux_device_class_storage_csw_send>
        return(UX_SUCCESS);
 800373c:	f04f 0900 	mov.w	r9, #0
}
 8003740:	4648      	mov	r0, r9
 8003742:	b005      	add	sp, #20
 8003744:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        _ux_device_stack_endpoint_stall(endpoint_in);
 8003748:	4640      	mov	r0, r8
 800374a:	f7fe ff97 	bl	800267c <_ux_device_stack_endpoint_stall>
        _ux_device_class_storage_csw_send(storage, lun, endpoint_in, UX_SLAVE_CLASS_STORAGE_CSW_FAILED);
 800374e:	2301      	movs	r3, #1
 8003750:	4642      	mov	r2, r8
 8003752:	4621      	mov	r1, r4
 8003754:	4630      	mov	r0, r6
 8003756:	f7ff fc6f 	bl	8003038 <_ux_device_class_storage_csw_send>
        return(UX_ERROR);
 800375a:	f04f 09ff 	mov.w	r9, #255	; 0xff
 800375e:	e7ef      	b.n	8003740 <_ux_device_class_storage_synchronize_cache+0xb2>
        _ux_device_class_storage_csw_send(storage, lun, endpoint_in, UX_SLAVE_CLASS_STORAGE_CSW_PASSED);
 8003760:	2300      	movs	r3, #0
 8003762:	4642      	mov	r2, r8
 8003764:	4621      	mov	r1, r4
 8003766:	4630      	mov	r0, r6
 8003768:	f7ff fc66 	bl	8003038 <_ux_device_class_storage_csw_send>
 800376c:	e7c0      	b.n	80036f0 <_ux_device_class_storage_synchronize_cache+0x62>
        _ux_device_stack_endpoint_stall(endpoint_in);
 800376e:	4640      	mov	r0, r8
 8003770:	f7fe ff84 	bl	800267c <_ux_device_stack_endpoint_stall>
        _ux_device_class_storage_csw_send(storage, lun, endpoint_in, UX_SLAVE_CLASS_STORAGE_CSW_FAILED);
 8003774:	2301      	movs	r3, #1
 8003776:	4642      	mov	r2, r8
 8003778:	4621      	mov	r1, r4
 800377a:	4630      	mov	r0, r6
 800377c:	f7ff fc5c 	bl	8003038 <_ux_device_class_storage_csw_send>
        return(UX_ERROR);
 8003780:	f04f 09ff 	mov.w	r9, #255	; 0xff
 8003784:	e7dc      	b.n	8003740 <_ux_device_class_storage_synchronize_cache+0xb2>

08003786 <_ux_device_class_storage_test_ready>:
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_storage_test_ready(UX_SLAVE_CLASS_STORAGE *storage, ULONG lun, UX_SLAVE_ENDPOINT *endpoint_in,
                                          UX_SLAVE_ENDPOINT *endpoint_out, UCHAR * cbwcb)
{
 8003786:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800378a:	b082      	sub	sp, #8
 800378c:	4606      	mov	r6, r0
 800378e:	460d      	mov	r5, r1
 8003790:	4690      	mov	r8, r2

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_CLASS_STORAGE_TEST_READY, storage, lun, 0, 0, UX_TRACE_DEVICE_CLASS_EVENTS, 0, 0)

    /* Obtain the status of the device.  */
    status =  storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_media_status(storage, lun, 
 8003792:	010b      	lsls	r3, r1, #4
 8003794:	1a5b      	subs	r3, r3, r1
 8003796:	009c      	lsls	r4, r3, #2
 8003798:	4404      	add	r4, r0
 800379a:	6be7      	ldr	r7, [r4, #60]	; 0x3c
 800379c:	ab01      	add	r3, sp, #4
 800379e:	69e2      	ldr	r2, [r4, #28]
 80037a0:	47b8      	blx	r7
                                storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_media_id, &media_status);

    /* Set the sense/code/qualifier codes for the REQUEST_SENSE command.  */
    storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_request_sense_key =       (media_status & 0xff);
 80037a2:	9b01      	ldr	r3, [sp, #4]
 80037a4:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
    storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_request_code =            ((media_status >> 8) & 0xff);
 80037a8:	0a1a      	lsrs	r2, r3, #8
 80037aa:	f884 2025 	strb.w	r2, [r4, #37]	; 0x25
    storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_request_code_qualifier =  ((media_status >> 16) & 0xff);
 80037ae:	0c1b      	lsrs	r3, r3, #16
 80037b0:	f884 3026 	strb.w	r3, [r4, #38]	; 0x26

    /* Check the status for error.  */
    if (status != UX_SUCCESS)
 80037b4:	b940      	cbnz	r0, 80037c8 <_ux_device_class_storage_test_ready+0x42>
    }        
    else
    {

        /* We return a CSW with success.  */
        status =  _ux_device_class_storage_csw_send(storage, lun, endpoint_in, UX_SLAVE_CLASS_STORAGE_CSW_PASSED);
 80037b6:	2300      	movs	r3, #0
 80037b8:	4642      	mov	r2, r8
 80037ba:	4629      	mov	r1, r5
 80037bc:	4630      	mov	r0, r6
 80037be:	f7ff fc3b 	bl	8003038 <_ux_device_class_storage_csw_send>
    }
    
    /* Return completion status.  */
    return(status);
}
 80037c2:	b002      	add	sp, #8
 80037c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        status =  _ux_device_class_storage_csw_send(storage, lun, endpoint_in, UX_SLAVE_CLASS_STORAGE_CSW_FAILED);
 80037c8:	2301      	movs	r3, #1
 80037ca:	4642      	mov	r2, r8
 80037cc:	4629      	mov	r1, r5
 80037ce:	4630      	mov	r0, r6
 80037d0:	f7ff fc32 	bl	8003038 <_ux_device_class_storage_csw_send>
 80037d4:	e7f5      	b.n	80037c2 <_ux_device_class_storage_test_ready+0x3c>

080037d6 <_ux_dcd_stm32_delay>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
VOID _ux_dcd_stm32_delay(ULONG usec)
{
 80037d6:	b082      	sub	sp, #8
	volatile ULONG ucount = 0;
 80037d8:	2300      	movs	r3, #0
 80037da:	9301      	str	r3, [sp, #4]
	ULONG ucount_local;
	ULONG utime_local;

	/* Calculate the time to wait in cycles. */
	volatile ULONG utime = UX_DCD_STM32_CONTROLLER_DELAY * usec;
 80037dc:	eb00 00c0 	add.w	r0, r0, r0, lsl #3
 80037e0:	00c3      	lsls	r3, r0, #3
 80037e2:	9300      	str	r3, [sp, #0]
	/* Now loop to wait. */
	do
	{
		/* Check the count.  Place volatile variables in non-volatile to avoid compiler confusion
		 * regarding the order of volatile comparisons. */
		ucount_local = ++ucount;
 80037e4:	9b01      	ldr	r3, [sp, #4]
 80037e6:	3301      	adds	r3, #1
 80037e8:	9301      	str	r3, [sp, #4]
		utime_local = utime;
 80037ea:	9a00      	ldr	r2, [sp, #0]
		if (ucount_local > utime_local)
 80037ec:	4293      	cmp	r3, r2
 80037ee:	d9f9      	bls.n	80037e4 <_ux_dcd_stm32_delay+0xe>
			/* Done. */
			return;

	} while (1);
}
 80037f0:	b002      	add	sp, #8
 80037f2:	4770      	bx	lr

080037f4 <_ux_dcd_stm32_endpoint_stall>:
/*                                                                        */ 
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_endpoint_stall(UX_DCD_STM32 *dcd_stm32, UX_SLAVE_ENDPOINT *endpoint)
{
 80037f4:	b570      	push	{r4, r5, r6, lr}
 80037f6:	4606      	mov	r6, r0
UX_DCD_STM32_ED     *ed;
ULONG               stm32_endpoint_register;
ULONG               stm32_endpoint_address;

    /* Get the physical endpoint address in the endpoint container.  */
    ed =  (UX_DCD_STM32_ED *) endpoint -> ux_slave_endpoint_ed;
 80037f8:	688d      	ldr	r5, [r1, #8]

    /* Check the endpoint direction for the base.  */
    if (ed -> ux_dcd_stm32_ed_direction  == UX_ENDPOINT_IN)
 80037fa:	69eb      	ldr	r3, [r5, #28]
 80037fc:	2b80      	cmp	r3, #128	; 0x80
 80037fe:	d015      	beq.n	800382c <_ux_dcd_stm32_endpoint_stall+0x38>
        stm32_endpoint_address = (UX_DCD_STM32_OTG_FS_DIEPCTL + (ed -> ux_dcd_stm32_ed_index * UX_DCD_STM32_ENDPOINT_SPACE_SIZE));

    else
    
        /* Endpoint is OUT.  */
        stm32_endpoint_address = (UX_DCD_STM32_OTG_FS_DOEPCTL + (ed -> ux_dcd_stm32_ed_index * UX_DCD_STM32_ENDPOINT_SPACE_SIZE));
 8003800:	68ac      	ldr	r4, [r5, #8]
 8003802:	3458      	adds	r4, #88	; 0x58
 8003804:	0164      	lsls	r4, r4, #5

    /* Read the current EP register.  */
       stm32_endpoint_register =  _ux_dcd_stm32_register_read(dcd_stm32, stm32_endpoint_address);
 8003806:	4621      	mov	r1, r4
 8003808:	4630      	mov	r0, r6
 800380a:	f7fe fa20 	bl	8001c4e <_ux_dcd_stm32_register_read>

    /* Check the direction. Is the endpoint IN ? */
    if (ed -> ux_dcd_stm32_ed_direction == UX_ENDPOINT_IN)
 800380e:	69eb      	ldr	r3, [r5, #28]
 8003810:	2b80      	cmp	r3, #128	; 0x80
 8003812:	d00f      	beq.n	8003834 <_ux_dcd_stm32_endpoint_stall+0x40>

    /* Set the stall bit.  */
    stm32_endpoint_register |= UX_DCD_STM32_OTG_FS_DIEPCTL_STALL;

    /* Write the endpoint register.  */
    _ux_dcd_stm32_register_write(dcd_stm32, stm32_endpoint_address, stm32_endpoint_register);
 8003814:	f440 1200 	orr.w	r2, r0, #2097152	; 0x200000
 8003818:	4621      	mov	r1, r4
 800381a:	4630      	mov	r0, r6
 800381c:	f7fe fa21 	bl	8001c62 <_ux_dcd_stm32_register_write>
        
    /* Set the endpoint to stall.  */
    ed -> ux_dcd_stm32_ed_status |=  UX_DCD_STM32_ED_STATUS_STALLED;
 8003820:	682b      	ldr	r3, [r5, #0]
 8003822:	f043 0304 	orr.w	r3, r3, #4
 8003826:	602b      	str	r3, [r5, #0]

    /* This function never fails.  */
    return(UX_SUCCESS);         
}
 8003828:	2000      	movs	r0, #0
 800382a:	bd70      	pop	{r4, r5, r6, pc}
        stm32_endpoint_address = (UX_DCD_STM32_OTG_FS_DIEPCTL + (ed -> ux_dcd_stm32_ed_index * UX_DCD_STM32_ENDPOINT_SPACE_SIZE));
 800382c:	68ac      	ldr	r4, [r5, #8]
 800382e:	3448      	adds	r4, #72	; 0x48
 8003830:	0164      	lsls	r4, r4, #5
 8003832:	e7e8      	b.n	8003806 <_ux_dcd_stm32_endpoint_stall+0x12>
        if (stm32_endpoint_register & UX_DCD_STM32_OTG_FS_DIEPCTL_EPENA)
 8003834:	2800      	cmp	r0, #0
 8003836:	daed      	bge.n	8003814 <_ux_dcd_stm32_endpoint_stall+0x20>
            stm32_endpoint_register |= UX_DCD_STM32_OTG_FS_DIEPCTL_EPDIS;
 8003838:	f040 4080 	orr.w	r0, r0, #1073741824	; 0x40000000
 800383c:	e7ea      	b.n	8003814 <_ux_dcd_stm32_endpoint_stall+0x20>

0800383e <_ux_dcd_stm32_fifo_flush>:
/*                                                                        */ 
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_fifo_flush(UX_DCD_STM32 *dcd_stm32, ULONG fifo_type, ULONG fifo_index)
{
 800383e:	b538      	push	{r3, r4, r5, lr}
 8003840:	4604      	mov	r4, r0
 8003842:	460d      	mov	r5, r1
ULONG    stm32_register;

    /* Check if this is for RX or TX Fifos.  */
    if (fifo_type == UX_DCD_STM32_FLUSH_RX_FIFO)
 8003844:	2910      	cmp	r1, #16
 8003846:	d010      	beq.n	800386a <_ux_dcd_stm32_fifo_flush+0x2c>
    else

        /* Set the Fifo number and the TXFFLSH bit.  */
        _ux_dcd_stm32_register_write(dcd_stm32, UX_DCD_STM32_OTG_FS_GRSTCTL, 
                                    (UX_DCD_STM32_OTG_FS_GRSTCTL_TXFFLSH | 
                                    (fifo_index << UX_DCD_STM32_OTG_FS_GRSTCTL_TXFNUM_SHIFT)));
 8003848:	0192      	lsls	r2, r2, #6
        _ux_dcd_stm32_register_write(dcd_stm32, UX_DCD_STM32_OTG_FS_GRSTCTL, 
 800384a:	f042 0220 	orr.w	r2, r2, #32
 800384e:	2110      	movs	r1, #16
 8003850:	f7fe fa07 	bl	8001c62 <_ux_dcd_stm32_register_write>

    /* Wait for the FIFO to be flushed.  */
    do
    {
        /* Read the GRSTCTL register.  */
        stm32_register = _ux_dcd_stm32_register_read(dcd_stm32, UX_DCD_STM32_OTG_FS_GRSTCTL);
 8003854:	2110      	movs	r1, #16
 8003856:	4620      	mov	r0, r4
 8003858:	f7fe f9f9 	bl	8001c4e <_ux_dcd_stm32_register_read>

    } while (stm32_register & fifo_type);
 800385c:	4205      	tst	r5, r0
 800385e:	d1f9      	bne.n	8003854 <_ux_dcd_stm32_fifo_flush+0x16>

    /* Spec says to wait for 3 PHY Clocks.  */
    _ux_dcd_stm32_delay(3);    
 8003860:	2003      	movs	r0, #3
 8003862:	f7ff ffb8 	bl	80037d6 <_ux_dcd_stm32_delay>

    return(UX_SUCCESS);        
}
 8003866:	2000      	movs	r0, #0
 8003868:	bd38      	pop	{r3, r4, r5, pc}
        _ux_dcd_stm32_register_write(dcd_stm32, UX_DCD_STM32_OTG_FS_GRSTCTL, 
 800386a:	2210      	movs	r2, #16
 800386c:	4611      	mov	r1, r2
 800386e:	f7fe f9f8 	bl	8001c62 <_ux_dcd_stm32_register_write>
 8003872:	e7ef      	b.n	8003854 <_ux_dcd_stm32_fifo_flush+0x16>

08003874 <_ux_dcd_stm32_fifo_read>:
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_fifo_read(UX_DCD_STM32 *dcd_stm32, ULONG endpoint_index,
                                        UCHAR *data_pointer, ULONG fifo_length)
{
 8003874:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003878:	4607      	mov	r7, r0
 800387a:	4614      	mov	r4, r2
TX_INTERRUPT_SAVE_AREA
ULONG    fifo_address;
ULONG    fifo_value;

    /* Calculate the address of the FIFO.  */
    fifo_address = UX_DCD_STM32_DATA_FIFO_OFFSET + (endpoint_index * UX_DCD_STM32_DATA_FIFO_SIZE);
 800387c:	3101      	adds	r1, #1
 800387e:	030e      	lsls	r6, r1, #12

    /* Number of bytes to read is based on DWORDS.  */
    fifo_length = (fifo_length + 3) / sizeof(ULONG);
 8003880:	3303      	adds	r3, #3
 8003882:	089b      	lsrs	r3, r3, #2
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8003884:	f3ef 8810 	mrs	r8, PRIMASK
    __asm__ volatile (" CPSID i" : : : "memory" );
 8003888:	b672      	cpsid	i
    
    /* Lockout interrupts.  */
    TX_DISABLE

    /* Read one DWORD at a time.  */
    while (fifo_length--)
 800388a:	e009      	b.n	80038a0 <_ux_dcd_stm32_fifo_read+0x2c>
    {

        /* Read from FIFO.  */
        fifo_value = _ux_dcd_stm32_register_read(dcd_stm32, fifo_address);
 800388c:	4631      	mov	r1, r6
 800388e:	4638      	mov	r0, r7
 8003890:	f7fe f9dd 	bl	8001c4e <_ux_dcd_stm32_register_read>
        
        /* Store this value in a endian agnostic way.  */
        _ux_utility_long_put(data_pointer, fifo_value);
 8003894:	4601      	mov	r1, r0
 8003896:	4620      	mov	r0, r4
 8003898:	f000 fd18 	bl	80042cc <_ux_utility_long_put>

        /* Increment the data pointer buffer address.  */
        data_pointer += sizeof(ULONG);
 800389c:	3404      	adds	r4, #4
    while (fifo_length--)
 800389e:	462b      	mov	r3, r5
 80038a0:	1e5d      	subs	r5, r3, #1
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d1f2      	bne.n	800388c <_ux_dcd_stm32_fifo_read+0x18>
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 80038a6:	f388 8810 	msr	PRIMASK, r8
    /* Restore interrupts.  */
    TX_RESTORE

    /* Return successful completion.  */
    return(UX_SUCCESS);        
}
 80038aa:	2000      	movs	r0, #0
 80038ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080038b0 <_ux_dcd_stm32_fifo_write>:
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_fifo_write(UX_DCD_STM32 *dcd_stm32, ULONG endpoint_index,
                                     UCHAR * data_pointer, ULONG fifo_length, ULONG last_packet_flag)
{
 80038b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80038b4:	4607      	mov	r7, r0
 80038b6:	4614      	mov	r4, r2
TX_INTERRUPT_SAVE_AREA
ULONG    fifo_address;
ULONG    fifo_value;

    /* Calculate the address of the FIFO.  */
    fifo_address = UX_DCD_STM32_DATA_FIFO_OFFSET + (endpoint_index * UX_DCD_STM32_DATA_FIFO_SIZE);
 80038b8:	3101      	adds	r1, #1
 80038ba:	030e      	lsls	r6, r1, #12

    /* Number of bytes to read is based on DWORDS.  */
    fifo_length = (fifo_length + 3) / sizeof(ULONG);
 80038bc:	3303      	adds	r3, #3
 80038be:	089b      	lsrs	r3, r3, #2
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 80038c0:	f3ef 8810 	mrs	r8, PRIMASK
    __asm__ volatile (" CPSID i" : : : "memory" );
 80038c4:	b672      	cpsid	i
    
    /* Lockout interrupts.  */
    TX_DISABLE

    /* Write one DWORD at a time.  */
    while (fifo_length--)
 80038c6:	e009      	b.n	80038dc <_ux_dcd_stm32_fifo_write+0x2c>
    {

        /* load the value from the FIFO. This is little/endian agnostic.  */
        fifo_value = _ux_utility_long_get(data_pointer);
 80038c8:	4620      	mov	r0, r4
 80038ca:	f7ff f994 	bl	8002bf6 <_ux_utility_long_get>

        /* Write from FIFO.  */
        _ux_dcd_stm32_register_write(dcd_stm32, fifo_address, fifo_value);
 80038ce:	4602      	mov	r2, r0
 80038d0:	4631      	mov	r1, r6
 80038d2:	4638      	mov	r0, r7
 80038d4:	f7fe f9c5 	bl	8001c62 <_ux_dcd_stm32_register_write>

        /* Increment the data pointer buffer address.  */
        data_pointer += sizeof(ULONG);
 80038d8:	3404      	adds	r4, #4
    while (fifo_length--)
 80038da:	462b      	mov	r3, r5
 80038dc:	1e5d      	subs	r5, r3, #1
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d1f2      	bne.n	80038c8 <_ux_dcd_stm32_fifo_write+0x18>
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 80038e2:	f388 8810 	msr	PRIMASK, r8
    /* Restore interrupts.  */
    TX_RESTORE

    /* Return successful completion.  */
    return(UX_SUCCESS);        
}
 80038e6:	2000      	movs	r0, #0
 80038e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080038ec <_ux_dcd_stm32_function>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT _ux_dcd_stm32_function(UX_SLAVE_DCD* dcd, UINT function, VOID* parameter)
{
 80038ec:	b508      	push	{r3, lr}
	/* Check the status of the controller. */
	if (dcd->ux_slave_dcd_status == UX_UNUSED)
 80038ee:	6a03      	ldr	r3, [r0, #32]
 80038f0:	b163      	cbz	r3, 800390c <_ux_dcd_stm32_function+0x20>

		return (UX_CONTROLLER_UNKNOWN);
	}

	/* Get the pointer to the STM32 DCD. */
	UX_DCD_STM32* dcd_stm32 = (UX_DCD_STM32*)dcd->ux_slave_dcd_controller_hardware;
 80038f2:	6bc0      	ldr	r0, [r0, #60]	; 0x3c

	UINT status;

	/* Look at the function and route it. */
	switch (function)
 80038f4:	f1a1 030a 	sub.w	r3, r1, #10
 80038f8:	2b0b      	cmp	r3, #11
 80038fa:	d832      	bhi.n	8003962 <_ux_dcd_stm32_function+0x76>
 80038fc:	e8df f003 	tbb	[pc, r3]
 8003900:	3111310d 	.word	0x3111310d
 8003904:	251d1915 	.word	0x251d1915
 8003908:	2d212931 	.word	0x2d212931
		_ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_DCD,
 800390c:	2255      	movs	r2, #85	; 0x55
 800390e:	2102      	movs	r1, #2
 8003910:	4608      	mov	r0, r1
 8003912:	f7ff f8d3 	bl	8002abc <_ux_system_error_handler>
		return (UX_CONTROLLER_UNKNOWN);
 8003916:	2055      	movs	r0, #85	; 0x55
			break;
	}

	/* Return completion status. */
	return (status);
}
 8003918:	bd08      	pop	{r3, pc}
			status = _ux_dcd_stm32_frame_number_get(dcd_stm32, (ULONG*)parameter);
 800391a:	4611      	mov	r1, r2
 800391c:	f000 fe37 	bl	800458e <_ux_dcd_stm32_frame_number_get>
			break;
 8003920:	e7fa      	b.n	8003918 <_ux_dcd_stm32_function+0x2c>
			status = _ux_dcd_stm32_transfer_request(dcd_stm32, (UX_SLAVE_TRANSFER*)parameter);
 8003922:	4611      	mov	r1, r2
 8003924:	f000 f8fc 	bl	8003b20 <_ux_dcd_stm32_transfer_request>
			break;
 8003928:	e7f6      	b.n	8003918 <_ux_dcd_stm32_function+0x2c>
			status = _ux_dcd_stm32_endpoint_create(dcd_stm32, parameter);
 800392a:	4611      	mov	r1, r2
 800392c:	f000 fd24 	bl	8004378 <_ux_dcd_stm32_endpoint_create>
			break;
 8003930:	e7f2      	b.n	8003918 <_ux_dcd_stm32_function+0x2c>
			status = _ux_dcd_stm32_endpoint_destroy(dcd_stm32, parameter);
 8003932:	4611      	mov	r1, r2
 8003934:	f000 fdca 	bl	80044cc <_ux_dcd_stm32_endpoint_destroy>
			break;
 8003938:	e7ee      	b.n	8003918 <_ux_dcd_stm32_function+0x2c>
			status = _ux_dcd_stm32_endpoint_reset(dcd_stm32, parameter);
 800393a:	4611      	mov	r1, r2
 800393c:	f000 fdf6 	bl	800452c <_ux_dcd_stm32_endpoint_reset>
			break;
 8003940:	e7ea      	b.n	8003918 <_ux_dcd_stm32_function+0x2c>
			status = _ux_dcd_stm32_endpoint_stall(dcd_stm32, parameter);
 8003942:	4611      	mov	r1, r2
 8003944:	f7ff ff56 	bl	80037f4 <_ux_dcd_stm32_endpoint_stall>
			break;
 8003948:	e7e6      	b.n	8003918 <_ux_dcd_stm32_function+0x2c>
			status = _ux_dcd_stm32_address_set(dcd_stm32, (ULONG)parameter);
 800394a:	4611      	mov	r1, r2
 800394c:	f000 fd02 	bl	8004354 <_ux_dcd_stm32_address_set>
			break;
 8003950:	e7e2      	b.n	8003918 <_ux_dcd_stm32_function+0x2c>
			status = _ux_dcd_stm32_state_change(dcd_stm32, (ULONG)parameter);
 8003952:	4611      	mov	r1, r2
 8003954:	f000 f8e2 	bl	8003b1c <_ux_dcd_stm32_state_change>
			break;
 8003958:	e7de      	b.n	8003918 <_ux_dcd_stm32_function+0x2c>
			status = _ux_dcd_stm32_endpoint_status(dcd_stm32, (ULONG)parameter);
 800395a:	4611      	mov	r1, r2
 800395c:	f000 fe06 	bl	800456c <_ux_dcd_stm32_endpoint_status>
			break;
 8003960:	e7da      	b.n	8003918 <_ux_dcd_stm32_function+0x2c>
			_ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_DCD,
 8003962:	2254      	movs	r2, #84	; 0x54
 8003964:	2102      	movs	r1, #2
 8003966:	4608      	mov	r0, r1
 8003968:	f7ff f8a8 	bl	8002abc <_ux_system_error_handler>
			status = UX_FUNCTION_NOT_SUPPORTED;
 800396c:	2054      	movs	r0, #84	; 0x54
			break;
 800396e:	e7d3      	b.n	8003918 <_ux_dcd_stm32_function+0x2c>

08003970 <_ux_dcd_stm32_initialize_complete>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT _ux_dcd_stm32_initialize_complete(VOID)
{
 8003970:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	/* Get the pointer to the DCD. */
	UX_SLAVE_DCD* dcd = &_ux_system_slave->ux_system_slave_dcd;
 8003972:	4b68      	ldr	r3, [pc, #416]	; (8003b14 <_ux_dcd_stm32_initialize_complete+0x1a4>)
 8003974:	681d      	ldr	r5, [r3, #0]

	/* Get the pointer to the STM32 DCD. */
	UX_DCD_STM32* dcd_stm32 = (UX_DCD_STM32*)dcd->ux_slave_dcd_controller_hardware;
 8003976:	6bec      	ldr	r4, [r5, #60]	; 0x3c

	/* Get the pointer to the device. */
	UX_SLAVE_DEVICE* device = &_ux_system_slave->ux_system_slave_device;

	/* Are we in DFU mode ? If so, check if we are in a Reset mode. */
	if (_ux_system_slave->ux_system_slave_device_dfu_state_machine ==
 8003978:	f8d5 31e0 	ldr.w	r3, [r5, #480]	; 0x1e0
 800397c:	2b01      	cmp	r3, #1
 800397e:	d021      	beq.n	80039c4 <_ux_dcd_stm32_initialize_complete+0x54>
				->ux_system_slave_dfu_framework_length;
	}
	else
	{
		/* Set State to App Idle. */
		_ux_system_slave->ux_system_slave_device_dfu_state_machine = UX_SYSTEM_DFU_STATE_APP_IDLE;
 8003980:	2300      	movs	r3, #0
 8003982:	f8c5 31e0 	str.w	r3, [r5, #480]	; 0x1e0

		/* Check the speed and set the correct descriptor. */
		if (_ux_system_slave->ux_system_slave_speed == UX_FULL_SPEED_DEVICE)
 8003986:	f8d5 31c4 	ldr.w	r3, [r5, #452]	; 0x1c4
 800398a:	2b01      	cmp	r3, #1
 800398c:	d023      	beq.n	80039d6 <_ux_dcd_stm32_initialize_complete+0x66>
		}
		else
		{
			/* The device is operating at high speed. */
			_ux_system_slave->ux_system_slave_device_framework = _ux_system_slave
					->ux_system_slave_device_framework_high_speed;
 800398e:	f8d5 3158 	ldr.w	r3, [r5, #344]	; 0x158
			_ux_system_slave->ux_system_slave_device_framework = _ux_system_slave
 8003992:	f8c5 3148 	str.w	r3, [r5, #328]	; 0x148
			_ux_system_slave->ux_system_slave_device_framework_length = _ux_system_slave
					->ux_system_slave_device_framework_length_high_speed;
 8003996:	f8d5 315c 	ldr.w	r3, [r5, #348]	; 0x15c
			_ux_system_slave->ux_system_slave_device_framework_length = _ux_system_slave
 800399a:	f8c5 314c 	str.w	r3, [r5, #332]	; 0x14c
		}
	}

	/* Flush the Endpoint Fifos. */
	_ux_dcd_stm32_fifo_flush(dcd_stm32, UX_DCD_STM32_FLUSH_TX_FIFO, UX_DCD_STM32_FLUSH_FIFO_ALL);
 800399e:	2210      	movs	r2, #16
 80039a0:	2120      	movs	r1, #32
 80039a2:	4620      	mov	r0, r4
 80039a4:	f7ff ff4b 	bl	800383e <_ux_dcd_stm32_fifo_flush>
	_ux_dcd_stm32_fifo_flush(dcd_stm32, UX_DCD_STM32_FLUSH_RX_FIFO, UX_DCD_STM32_FLUSH_FIFO_ALL);
 80039a8:	2210      	movs	r2, #16
 80039aa:	4611      	mov	r1, r2
 80039ac:	4620      	mov	r0, r4
 80039ae:	f7ff ff46 	bl	800383e <_ux_dcd_stm32_fifo_flush>

	/* Clear all pending device interrupts. */
	_ux_dcd_stm32_register_write(dcd_stm32, UX_DCD_STM32_OTG_FS_DAINT, 0xFFFFFFFF);
 80039b2:	f04f 32ff 	mov.w	r2, #4294967295
 80039b6:	f640 0118 	movw	r1, #2072	; 0x818
 80039ba:	4620      	mov	r0, r4
 80039bc:	f7fe f951 	bl	8001c62 <_ux_dcd_stm32_register_write>

	ULONG ed_index;
	ULONG stm32_register;

	/* Reset the IN endpoints. */
	for (ed_index = 0; ed_index < UX_DCD_STM32_MAX_ED; ed_index++)
 80039c0:	2600      	movs	r6, #0
 80039c2:	e025      	b.n	8003a10 <_ux_dcd_stm32_initialize_complete+0xa0>
				->ux_system_slave_dfu_framework;
 80039c4:	f8d5 3170 	ldr.w	r3, [r5, #368]	; 0x170
		_ux_system_slave->ux_system_slave_device_framework = _ux_system_slave
 80039c8:	f8c5 3148 	str.w	r3, [r5, #328]	; 0x148
				->ux_system_slave_dfu_framework_length;
 80039cc:	f8d5 3174 	ldr.w	r3, [r5, #372]	; 0x174
		_ux_system_slave->ux_system_slave_device_framework_length = _ux_system_slave
 80039d0:	f8c5 314c 	str.w	r3, [r5, #332]	; 0x14c
 80039d4:	e7e3      	b.n	800399e <_ux_dcd_stm32_initialize_complete+0x2e>
					->ux_system_slave_device_framework_full_speed;
 80039d6:	f8d5 3150 	ldr.w	r3, [r5, #336]	; 0x150
			_ux_system_slave->ux_system_slave_device_framework = _ux_system_slave
 80039da:	f8c5 3148 	str.w	r3, [r5, #328]	; 0x148
					->ux_system_slave_device_framework_length_full_speed;
 80039de:	f8d5 3154 	ldr.w	r3, [r5, #340]	; 0x154
			_ux_system_slave->ux_system_slave_device_framework_length = _ux_system_slave
 80039e2:	f8c5 314c 	str.w	r3, [r5, #332]	; 0x14c
 80039e6:	e7da      	b.n	800399e <_ux_dcd_stm32_initialize_complete+0x2e>

		/* Check if the endpoint is already enabled. */
		if (stm32_register & UX_DCD_STM32_OTG_FS_DIEPCTL_EPENA)
		{
			/* Set the endpoint disabled bit and SNAK. */
			stm32_register = UX_DCD_STM32_OTG_FS_DIEPCTL_SNAK |
 80039e8:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
		else
			/* Reset register. Nothing to do. */
			stm32_register = 0;

		/* Set the Endpoint register. */
		_ux_dcd_stm32_register_write(dcd_stm32, UX_DCD_STM32_OTG_FS_DIEPCTL +
 80039ec:	4639      	mov	r1, r7
 80039ee:	4620      	mov	r0, r4
 80039f0:	f7fe f937 	bl	8001c62 <_ux_dcd_stm32_register_write>
				(ed_index * UX_DCD_STM32_ENDPOINT_SPACE_SIZE), stm32_register);

		/* Reset the DIEPSIZ register of the endpoint. */
		_ux_dcd_stm32_register_write(dcd_stm32, UX_DCD_STM32_OTG_FS_DIEPTSIZ +
				(ed_index * UX_DCD_STM32_ENDPOINT_SPACE_SIZE), 0);
 80039f4:	0177      	lsls	r7, r6, #5
		_ux_dcd_stm32_register_write(dcd_stm32, UX_DCD_STM32_OTG_FS_DIEPTSIZ +
 80039f6:	2200      	movs	r2, #0
 80039f8:	f507 6111 	add.w	r1, r7, #2320	; 0x910
 80039fc:	4620      	mov	r0, r4
 80039fe:	f7fe f930 	bl	8001c62 <_ux_dcd_stm32_register_write>

		/* Reset the interrupt register for the endpoint. */
		_ux_dcd_stm32_register_write(dcd_stm32, UX_DCD_STM32_OTG_FS_DIEPINT +
 8003a02:	22dd      	movs	r2, #221	; 0xdd
 8003a04:	f607 1108 	addw	r1, r7, #2312	; 0x908
 8003a08:	4620      	mov	r0, r4
 8003a0a:	f7fe f92a 	bl	8001c62 <_ux_dcd_stm32_register_write>
	for (ed_index = 0; ed_index < UX_DCD_STM32_MAX_ED; ed_index++)
 8003a0e:	3601      	adds	r6, #1
 8003a10:	2e03      	cmp	r6, #3
 8003a12:	d80a      	bhi.n	8003a2a <_ux_dcd_stm32_initialize_complete+0xba>
		stm32_register = _ux_dcd_stm32_register_read(dcd_stm32, UX_DCD_STM32_OTG_FS_DIEPCTL +
 8003a14:	f106 0748 	add.w	r7, r6, #72	; 0x48
 8003a18:	017f      	lsls	r7, r7, #5
 8003a1a:	4639      	mov	r1, r7
 8003a1c:	4620      	mov	r0, r4
 8003a1e:	f7fe f916 	bl	8001c4e <_ux_dcd_stm32_register_read>
		if (stm32_register & UX_DCD_STM32_OTG_FS_DIEPCTL_EPENA)
 8003a22:	2800      	cmp	r0, #0
 8003a24:	dbe0      	blt.n	80039e8 <_ux_dcd_stm32_initialize_complete+0x78>
			stm32_register = 0;
 8003a26:	2200      	movs	r2, #0
 8003a28:	e7e0      	b.n	80039ec <_ux_dcd_stm32_initialize_complete+0x7c>
				(ed_index * UX_DCD_STM32_ENDPOINT_SPACE_SIZE), UX_DCD_STM32_OTG_FS_DIEPINT_ALL);
	}

	/* Reset the OUT endpoints. */
	for (ed_index = 0; ed_index < UX_DCD_STM32_MAX_ED; ed_index++)
 8003a2a:	2600      	movs	r6, #0
 8003a2c:	e013      	b.n	8003a56 <_ux_dcd_stm32_initialize_complete+0xe6>

		/* Check if the endpoint is already enabled. */
		if (stm32_register & UX_DCD_STM32_OTG_FS_DOEPCTL_EPENA)
		{
			/* Set the endpoint disabled bit and SNAK. */
			stm32_register = UX_DCD_STM32_OTG_FS_DOEPCTL_SNAK |
 8003a2e:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
		else
			/* Reset register. Nothing to do. */
			stm32_register = 0;

		/* Set the Endpoint register. */
		_ux_dcd_stm32_register_write(dcd_stm32, UX_DCD_STM32_OTG_FS_DOEPCTL +
 8003a32:	4639      	mov	r1, r7
 8003a34:	4620      	mov	r0, r4
 8003a36:	f7fe f914 	bl	8001c62 <_ux_dcd_stm32_register_write>
				(ed_index * UX_DCD_STM32_ENDPOINT_SPACE_SIZE), stm32_register);

		/* Reset the DIEPSIZ register of the endpoint. */
		_ux_dcd_stm32_register_write(dcd_stm32, UX_DCD_STM32_OTG_FS_DOEPTSIZ +
				(ed_index * UX_DCD_STM32_ENDPOINT_SPACE_SIZE), 0);
 8003a3a:	0177      	lsls	r7, r6, #5
		_ux_dcd_stm32_register_write(dcd_stm32, UX_DCD_STM32_OTG_FS_DOEPTSIZ +
 8003a3c:	2200      	movs	r2, #0
 8003a3e:	f507 6131 	add.w	r1, r7, #2832	; 0xb10
 8003a42:	4620      	mov	r0, r4
 8003a44:	f7fe f90d 	bl	8001c62 <_ux_dcd_stm32_register_write>

		/* Reset the interrupt register for the endpoint. */
		_ux_dcd_stm32_register_write(dcd_stm32, UX_DCD_STM32_OTG_FS_DOEPINT +
 8003a48:	225d      	movs	r2, #93	; 0x5d
 8003a4a:	f607 3108 	addw	r1, r7, #2824	; 0xb08
 8003a4e:	4620      	mov	r0, r4
 8003a50:	f7fe f907 	bl	8001c62 <_ux_dcd_stm32_register_write>
	for (ed_index = 0; ed_index < UX_DCD_STM32_MAX_ED; ed_index++)
 8003a54:	3601      	adds	r6, #1
 8003a56:	2e03      	cmp	r6, #3
 8003a58:	d80a      	bhi.n	8003a70 <_ux_dcd_stm32_initialize_complete+0x100>
		stm32_register = _ux_dcd_stm32_register_read(dcd_stm32, UX_DCD_STM32_OTG_FS_DOEPCTL +
 8003a5a:	f106 0758 	add.w	r7, r6, #88	; 0x58
 8003a5e:	017f      	lsls	r7, r7, #5
 8003a60:	4639      	mov	r1, r7
 8003a62:	4620      	mov	r0, r4
 8003a64:	f7fe f8f3 	bl	8001c4e <_ux_dcd_stm32_register_read>
		if (stm32_register & UX_DCD_STM32_OTG_FS_DOEPCTL_EPENA)
 8003a68:	2800      	cmp	r0, #0
 8003a6a:	dbe0      	blt.n	8003a2e <_ux_dcd_stm32_initialize_complete+0xbe>
			stm32_register = 0;
 8003a6c:	2200      	movs	r2, #0
 8003a6e:	e7e0      	b.n	8003a32 <_ux_dcd_stm32_initialize_complete+0xc2>
				(ed_index * UX_DCD_STM32_ENDPOINT_SPACE_SIZE), UX_DCD_STM32_OTG_FS_DOEPINT_ALL);
	}

	/* Set the DOEPMSK register. */
	_ux_dcd_stm32_register_write(dcd_stm32, UX_DCD_STM32_OTG_FS_DOEPMSK,
 8003a70:	224b      	movs	r2, #75	; 0x4b
 8003a72:	f640 0114 	movw	r1, #2068	; 0x814
 8003a76:	4620      	mov	r0, r4
 8003a78:	f7fe f8f3 	bl	8001c62 <_ux_dcd_stm32_register_write>
			UX_DCD_STM32_OTG_FS_DOEPMSK_XFRCM | UX_DCD_STM32_OTG_FS_DOEPMSK_STUPM |
			UX_DCD_STM32_OTG_FS_DOEPMSK_EPDM | UX_DCD_STM32_OTG_FS_DOEPMSK_B2BSTUP);

	/* Set the DIEPMSK register. */
	_ux_dcd_stm32_register_write(dcd_stm32, UX_DCD_STM32_OTG_FS_DIEPMSK,
 8003a7c:	220b      	movs	r2, #11
 8003a7e:	f44f 6101 	mov.w	r1, #2064	; 0x810
 8003a82:	4620      	mov	r0, r4
 8003a84:	f7fe f8ed 	bl	8001c62 <_ux_dcd_stm32_register_write>
			UX_DCD_STM32_OTG_FS_DIEPMSK_XFRCM | UX_DCD_STM32_OTG_FS_DIEPMSK_EPDM |
			UX_DCD_STM32_OTG_FS_DIEPMSK_TOM);

	/* Reset the Global IN/OUT NAK. */
	_ux_dcd_stm32_register_set(dcd_stm32, UX_DCD_STM32_OTG_FS_DCTL,
 8003a88:	f44f 62a0 	mov.w	r2, #1280	; 0x500
 8003a8c:	f640 0104 	movw	r1, #2052	; 0x804
 8003a90:	4620      	mov	r0, r4
 8003a92:	f7fe f8e0 	bl	8001c56 <_ux_dcd_stm32_register_set>
			UX_DCD_STM32_OTG_FS_DCTL_CGONAK | UX_DCD_STM32_OTG_FS_DCTL_CGINAK);

	/* Reset the device address. */
	_ux_dcd_stm32_address_set(dcd_stm32, 0);
 8003a96:	2100      	movs	r1, #0
 8003a98:	4620      	mov	r0, r4
 8003a9a:	f000 fc5b 	bl	8004354 <_ux_dcd_stm32_address_set>

	/*--------------------------------------------------------------------------------------------*/

	/* Get the device framework pointer. */
	UCHAR* device_framework = _ux_system_slave->ux_system_slave_device_framework;
 8003a9e:	4c1d      	ldr	r4, [pc, #116]	; (8003b14 <_ux_dcd_stm32_initialize_complete+0x1a4>)
 8003aa0:	6820      	ldr	r0, [r4, #0]

	/* And create the decompressed device descriptor structure. */
	_ux_utility_descriptor_parse(device_framework, _ux_system_device_descriptor_structure,
 8003aa2:	f105 0344 	add.w	r3, r5, #68	; 0x44
 8003aa6:	220e      	movs	r2, #14
 8003aa8:	491b      	ldr	r1, [pc, #108]	; (8003b18 <_ux_dcd_stm32_initialize_complete+0x1a8>)
 8003aaa:	f8d0 0148 	ldr.w	r0, [r0, #328]	; 0x148
 8003aae:	f7ff f883 	bl	8002bb8 <_ux_utility_descriptor_parse>
			UX_DEVICE_DESCRIPTOR_ENTRIES, (UCHAR*)&device->ux_slave_device_descriptor);

	/* Now we create a transfer request to accept the first SETUP packet and get the ball running.
	 * First get the address of the endpoint transfer request container. */
	UX_SLAVE_TRANSFER* transfer_request =
 8003ab2:	f105 06ac 	add.w	r6, r5, #172	; 0xac
			&device->ux_slave_device_control_endpoint.ux_slave_endpoint_transfer_request;

	/* Set the timeout to be for Control Endpoint. */
	transfer_request->ux_slave_transfer_request_timeout = MS_TO_TICK(UX_CONTROL_TRANSFER_TIMEOUT);
 8003ab6:	2364      	movs	r3, #100	; 0x64
 8003ab8:	f8c5 30f8 	str.w	r3, [r5, #248]	; 0xf8

	/* Adjust the current data pointer as well. */
	transfer_request->ux_slave_transfer_request_current_data_pointer =
			transfer_request->ux_slave_transfer_request_data_pointer;
 8003abc:	f8d5 30b8 	ldr.w	r3, [r5, #184]	; 0xb8
	transfer_request->ux_slave_transfer_request_current_data_pointer =
 8003ac0:	f8c5 30bc 	str.w	r3, [r5, #188]	; 0xbc

	/* Update the transfer request endpoint pointer with the default endpoint. */
	transfer_request->ux_slave_transfer_request_endpoint =
			&device->ux_slave_device_control_endpoint;
 8003ac4:	f105 027c 	add.w	r2, r5, #124	; 0x7c
	transfer_request->ux_slave_transfer_request_endpoint =
 8003ac8:	f8c5 20b4 	str.w	r2, [r5, #180]	; 0xb4

	/* The control endpoint max packet size needs to be filled manually in its descriptor. */
	transfer_request->ux_slave_transfer_request_endpoint->ux_slave_endpoint_descriptor
			.wMaxPacketSize = device->ux_slave_device_descriptor.bMaxPacketSize0;
 8003acc:	6deb      	ldr	r3, [r5, #92]	; 0x5c
 8003ace:	61d3      	str	r3, [r2, #28]

	/* On the control endpoint, always expect the maximum. */
	transfer_request->ux_slave_transfer_request_requested_length =
 8003ad0:	f8c5 30c0 	str.w	r3, [r5, #192]	; 0xc0
			&device->ux_slave_device_control_endpoint;

	/* Create the default control endpoint attached to the device. Once this endpoint is enabled,
	 * the host can then send a setup packet. The device controller will receive it and will call
	 * the setup function module. */
	dcd->ux_slave_dcd_function(dcd, UX_DCD_CREATE_ENDPOINT,
 8003ad4:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8003ad6:	210e      	movs	r1, #14
 8003ad8:	4628      	mov	r0, r5
 8003ada:	4798      	blx	r3
			(VOID*)&device->ux_slave_device_control_endpoint);

	/* Ensure the control endpoint is properly reset. */
	device->ux_slave_device_control_endpoint.ux_slave_endpoint_state = UX_ENDPOINT_RESET;
 8003adc:	2300      	movs	r3, #0
 8003ade:	f8c5 3080 	str.w	r3, [r5, #128]	; 0x80

	/* Mark the phase as SETUP. */
	transfer_request->ux_slave_transfer_request_type = UX_TRANSFER_PHASE_SETUP;
 8003ae2:	2201      	movs	r2, #1
 8003ae4:	f8c5 20b0 	str.w	r2, [r5, #176]	; 0xb0

	/* Mark this transfer request as pending. */
	transfer_request->ux_slave_transfer_request_status = UX_TRANSFER_STATUS_PENDING;
 8003ae8:	f8c5 20ac 	str.w	r2, [r5, #172]	; 0xac

	/* Ask for 8 bytes of the SETUP packet. */
	transfer_request->ux_slave_transfer_request_requested_length = UX_SETUP_SIZE;
 8003aec:	2208      	movs	r2, #8
 8003aee:	f8c5 20c0 	str.w	r2, [r5, #192]	; 0xc0
	transfer_request->ux_slave_transfer_request_in_transfer_length = UX_SETUP_SIZE;
 8003af2:	f8c5 20c8 	str.w	r2, [r5, #200]	; 0xc8

	/* Reset the number of bytes sent/received. */
	transfer_request->ux_slave_transfer_request_actual_length = 0;
 8003af6:	f8c5 30c4 	str.w	r3, [r5, #196]	; 0xc4

	/* Call the DCD driver transfer function. */
	dcd->ux_slave_dcd_function(dcd, UX_DCD_TRANSFER_REQUEST, transfer_request);
 8003afa:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8003afc:	4632      	mov	r2, r6
 8003afe:	210c      	movs	r1, #12
 8003b00:	4628      	mov	r0, r5
 8003b02:	4798      	blx	r3

	/* Check the status change callback. */
	if (_ux_system_slave->ux_system_slave_change_function != UX_NULL)
 8003b04:	6823      	ldr	r3, [r4, #0]
 8003b06:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 8003b0a:	b10b      	cbz	r3, 8003b10 <_ux_dcd_stm32_initialize_complete+0x1a0>
	{
		/* Inform the application if a callback function was programmed. */
		_ux_system_slave->ux_system_slave_change_function(UX_DEVICE_ATTACHED);
 8003b0c:	2001      	movs	r0, #1
 8003b0e:	4798      	blx	r3
	/* If trace is enabled, register this object. */
	UX_TRACE_OBJECT_REGISTER(UX_TRACE_DEVICE_OBJECT_TYPE_DEVICE, device, 0, 0, 0)

	/* We are now ready for the USB device to accept the first packet when connected. */
	return (UX_SUCCESS);
}
 8003b10:	2000      	movs	r0, #0
 8003b12:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003b14:	20002c48 	.word	0x20002c48
 8003b18:	200000fc 	.word	0x200000fc

08003b1c <_ux_dcd_stm32_state_change>:
UINT  _ux_dcd_stm32_state_change(UX_DCD_STM32 *dcd_stm32, ULONG state)
{

    /* This function always succeeds.  */
    return(UX_SUCCESS);         
}
 8003b1c:	2000      	movs	r0, #0
 8003b1e:	4770      	bx	lr

08003b20 <_ux_dcd_stm32_transfer_request>:
/*                                                                        */ 
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_transfer_request(UX_DCD_STM32 *dcd_stm32, UX_SLAVE_TRANSFER *transfer_request)
{
 8003b20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003b24:	b083      	sub	sp, #12
 8003b26:	4607      	mov	r7, r0
 8003b28:	460c      	mov	r4, r1
ULONG                    endpoint_control;
ULONG                    endpoint_size;
UINT                    status;                            

    /* Get the pointer to the logical endpoint from the transfer request.  */
    endpoint =  transfer_request -> ux_slave_transfer_request_endpoint;
 8003b2a:	f8d1 a008 	ldr.w	sl, [r1, #8]

    /* Get the physical endpoint from the logical endpoint.  */
    ed =  (UX_DCD_STM32_ED *) endpoint -> ux_slave_endpoint_ed;
 8003b2e:	f8da 6008 	ldr.w	r6, [sl, #8]

    /* Check for transfer direction.  Is this a IN endpoint ? */
    if (transfer_request -> ux_slave_transfer_request_phase == UX_TRANSFER_PHASE_DATA_OUT)
 8003b32:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 8003b34:	2b03      	cmp	r3, #3
 8003b36:	d01f      	beq.n	8003b78 <_ux_dcd_stm32_transfer_request+0x58>
    {

        /* We have a request for a SETUP or OUT Endpoint.  */

        /* Compute the endpoint address.  */
        endpoint_control_address = (UX_DCD_STM32_OTG_FS_DOEPCTL + (ed -> ux_dcd_stm32_ed_index * UX_DCD_STM32_ENDPOINT_SPACE_SIZE));
 8003b38:	68b5      	ldr	r5, [r6, #8]
 8003b3a:	f105 0858 	add.w	r8, r5, #88	; 0x58
 8003b3e:	ea4f 1848 	mov.w	r8, r8, lsl #5

        /* And the size register.  */
        endpoint_size_address = (UX_DCD_STM32_OTG_FS_DOEPTSIZ + (ed -> ux_dcd_stm32_ed_index * UX_DCD_STM32_ENDPOINT_SPACE_SIZE));
 8003b42:	016d      	lsls	r5, r5, #5
 8003b44:	f505 6531 	add.w	r5, r5, #2832	; 0xb10
        
        /* Read the content of the control register.  */
        endpoint_control  =  _ux_dcd_stm32_register_read(dcd_stm32, endpoint_control_address);
 8003b48:	4641      	mov	r1, r8
 8003b4a:	f7fe f880 	bl	8001c4e <_ux_dcd_stm32_register_read>
 8003b4e:	4681      	mov	r9, r0

        /* Get the size of the transfer, used for a IN transaction only.  */
        fifo_length =  transfer_request -> ux_slave_transfer_request_requested_length;
 8003b50:	6962      	ldr	r2, [r4, #20]

        /* Check if the endpoint size is bigger that data requested. */
        if(fifo_length > endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize)
 8003b52:	f8da 301c 	ldr.w	r3, [sl, #28]
 8003b56:	4293      	cmp	r3, r2
 8003b58:	d200      	bcs.n	8003b5c <_ux_dcd_stm32_transfer_request+0x3c>
        {

            /* Adjust the transfer size.  */
            fifo_length =  endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize;
 8003b5a:	461a      	mov	r2, r3
        }

        /* Check if size is 0 as in ZLP.  */
        if (fifo_length == 0)
 8003b5c:	2a00      	cmp	r2, #0
 8003b5e:	d05a      	beq.n	8003c16 <_ux_dcd_stm32_transfer_request+0xf6>
        
        else
        {

            /* If this is a SETUP phase, we need to have 3 packets in the pipe possible.  */
            if (transfer_request -> ux_slave_transfer_request_type ==  UX_TRANSFER_PHASE_SETUP)
 8003b60:	6861      	ldr	r1, [r4, #4]
 8003b62:	2901      	cmp	r1, #1
 8003b64:	d06c      	beq.n	8003c40 <_ux_dcd_stm32_transfer_request+0x120>
            }
            else
            {
            
                /* Program the transfer size.  */
                endpoint_size = ((fifo_length - 1 + endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize) / 
 8003b66:	441a      	add	r2, r3
 8003b68:	3a01      	subs	r2, #1
 8003b6a:	fbb2 f2f3 	udiv	r2, r2, r3
 8003b6e:	fb02 f303 	mul.w	r3, r2, r3
                                    endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize) * 
                                    endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize;
                
                /* And packet counts.  */
                endpoint_size |= ((fifo_length - 1 + endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize) / 
 8003b72:	ea43 42c2 	orr.w	r2, r3, r2, lsl #19
 8003b76:	e050      	b.n	8003c1a <_ux_dcd_stm32_transfer_request+0xfa>
        endpoint_control_address = (UX_DCD_STM32_OTG_FS_DIEPCTL + (ed -> ux_dcd_stm32_ed_index * UX_DCD_STM32_ENDPOINT_SPACE_SIZE));
 8003b78:	68b3      	ldr	r3, [r6, #8]
 8003b7a:	f103 0948 	add.w	r9, r3, #72	; 0x48
 8003b7e:	ea4f 1949 	mov.w	r9, r9, lsl #5
        endpoint_size_address = (UX_DCD_STM32_OTG_FS_DIEPTSIZ + (ed -> ux_dcd_stm32_ed_index * UX_DCD_STM32_ENDPOINT_SPACE_SIZE));
 8003b82:	ea4f 1843 	mov.w	r8, r3, lsl #5
 8003b86:	f508 6811 	add.w	r8, r8, #2320	; 0x910
        endpoint_control  =  _ux_dcd_stm32_register_read(dcd_stm32, endpoint_control_address);
 8003b8a:	4649      	mov	r1, r9
 8003b8c:	f7fe f85f 	bl	8001c4e <_ux_dcd_stm32_register_read>
 8003b90:	4683      	mov	fp, r0
        fifo_length =  transfer_request -> ux_slave_transfer_request_requested_length;
 8003b92:	6965      	ldr	r5, [r4, #20]
        if(fifo_length > endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize)
 8003b94:	f8da 301c 	ldr.w	r3, [sl, #28]
 8003b98:	42ab      	cmp	r3, r5
 8003b9a:	d200      	bcs.n	8003b9e <_ux_dcd_stm32_transfer_request+0x7e>
            fifo_length =  endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize;
 8003b9c:	461d      	mov	r5, r3
        if (fifo_length == 0)
 8003b9e:	b31d      	cbz	r5, 8003be8 <_ux_dcd_stm32_transfer_request+0xc8>
            endpoint_size |= ((fifo_length - 1 + endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize) / 
 8003ba0:	195a      	adds	r2, r3, r5
 8003ba2:	3a01      	subs	r2, #1
 8003ba4:	fbb2 f2f3 	udiv	r2, r2, r3
 8003ba8:	ea45 42c2 	orr.w	r2, r5, r2, lsl #19
        _ux_dcd_stm32_register_write(dcd_stm32, endpoint_size_address, endpoint_size); 
 8003bac:	4641      	mov	r1, r8
 8003bae:	4638      	mov	r0, r7
 8003bb0:	f7fe f857 	bl	8001c62 <_ux_dcd_stm32_register_write>
          _ux_dcd_stm32_register_write(dcd_stm32, endpoint_control_address, endpoint_control);
 8003bb4:	f04b 4204 	orr.w	r2, fp, #2214592512	; 0x84000000
 8003bb8:	4649      	mov	r1, r9
 8003bba:	4638      	mov	r0, r7
 8003bbc:	f7fe f851 	bl	8001c62 <_ux_dcd_stm32_register_write>
        ed -> ux_dcd_stm32_ed_payload_length =  fifo_length;
 8003bc0:	60f5      	str	r5, [r6, #12]
        fifo_buffer =  transfer_request -> ux_slave_transfer_request_data_pointer;
 8003bc2:	68e2      	ldr	r2, [r4, #12]
        transfer_request -> ux_slave_transfer_request_current_data_pointer += fifo_length;
 8003bc4:	6923      	ldr	r3, [r4, #16]
 8003bc6:	442b      	add	r3, r5
 8003bc8:	6123      	str	r3, [r4, #16]
        transfer_request -> ux_slave_transfer_request_in_transfer_length -= fifo_length;
 8003bca:	69e3      	ldr	r3, [r4, #28]
 8003bcc:	1b5b      	subs	r3, r3, r5
 8003bce:	61e3      	str	r3, [r4, #28]
        if (transfer_request -> ux_slave_transfer_request_in_transfer_length == 0)
 8003bd0:	b96b      	cbnz	r3, 8003bee <_ux_dcd_stm32_transfer_request+0xce>
            _ux_dcd_stm32_fifo_write(dcd_stm32, ed -> ux_dcd_stm32_ed_index, fifo_buffer, fifo_length, UX_TRUE);
 8003bd2:	68b1      	ldr	r1, [r6, #8]
 8003bd4:	2301      	movs	r3, #1
 8003bd6:	9300      	str	r3, [sp, #0]
 8003bd8:	462b      	mov	r3, r5
 8003bda:	4638      	mov	r0, r7
 8003bdc:	f7ff fe68 	bl	80038b0 <_ux_dcd_stm32_fifo_write>
        if (ed -> ux_dcd_stm32_ed_index != 0)
 8003be0:	68b3      	ldr	r3, [r6, #8]
 8003be2:	b963      	cbnz	r3, 8003bfe <_ux_dcd_stm32_transfer_request+0xde>
            return(UX_SUCCESS);
        }
    }

    /* Return to caller with success.  */
    return(UX_SUCCESS);
 8003be4:	2300      	movs	r3, #0
 8003be6:	e027      	b.n	8003c38 <_ux_dcd_stm32_transfer_request+0x118>
            endpoint_size = 1 << UX_DCD_STM32_OTG_FS_DIEPTSIZ_PKTCNT_SHIFT;                        
 8003be8:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8003bec:	e7de      	b.n	8003bac <_ux_dcd_stm32_transfer_request+0x8c>
            _ux_dcd_stm32_fifo_write(dcd_stm32, ed -> ux_dcd_stm32_ed_index, fifo_buffer, fifo_length, UX_FALSE);
 8003bee:	68b1      	ldr	r1, [r6, #8]
 8003bf0:	2300      	movs	r3, #0
 8003bf2:	9300      	str	r3, [sp, #0]
 8003bf4:	462b      	mov	r3, r5
 8003bf6:	4638      	mov	r0, r7
 8003bf8:	f7ff fe5a 	bl	80038b0 <_ux_dcd_stm32_fifo_write>
 8003bfc:	e7f0      	b.n	8003be0 <_ux_dcd_stm32_transfer_request+0xc0>
            status =  _ux_utility_semaphore_get(&transfer_request -> ux_slave_transfer_request_semaphore, UX_WAIT_FOREVER);
 8003bfe:	f04f 31ff 	mov.w	r1, #4294967295
 8003c02:	f104 002c 	add.w	r0, r4, #44	; 0x2c
 8003c06:	f000 fb77 	bl	80042f8 <_ux_utility_semaphore_get>
            if (status != UX_SUCCESS)
 8003c0a:	4603      	mov	r3, r0
 8003c0c:	b9a0      	cbnz	r0, 8003c38 <_ux_dcd_stm32_transfer_request+0x118>
            if (transfer_request -> ux_slave_transfer_request_completion_code != UX_SUCCESS)
 8003c0e:	6a22      	ldr	r2, [r4, #32]
 8003c10:	b192      	cbz	r2, 8003c38 <_ux_dcd_stm32_transfer_request+0x118>
                return(transfer_request -> ux_slave_transfer_request_completion_code);
 8003c12:	4613      	mov	r3, r2
 8003c14:	e010      	b.n	8003c38 <_ux_dcd_stm32_transfer_request+0x118>
            endpoint_size = 1 << UX_DCD_STM32_OTG_FS_DIEPTSIZ_PKTCNT_SHIFT;                        
 8003c16:	f44f 2200 	mov.w	r2, #524288	; 0x80000
        _ux_dcd_stm32_register_write(dcd_stm32, endpoint_size_address, endpoint_size); 
 8003c1a:	4629      	mov	r1, r5
 8003c1c:	4638      	mov	r0, r7
 8003c1e:	f7fe f820 	bl	8001c62 <_ux_dcd_stm32_register_write>
        ed -> ux_dcd_stm32_ed_payload_length = 0;
 8003c22:	2300      	movs	r3, #0
 8003c24:	60f3      	str	r3, [r6, #12]
        _ux_dcd_stm32_register_write(dcd_stm32, endpoint_control_address, endpoint_control);
 8003c26:	f049 4204 	orr.w	r2, r9, #2214592512	; 0x84000000
 8003c2a:	4641      	mov	r1, r8
 8003c2c:	4638      	mov	r0, r7
 8003c2e:	f7fe f818 	bl	8001c62 <_ux_dcd_stm32_register_write>
        if (ed -> ux_dcd_stm32_ed_index != 0)
 8003c32:	68b3      	ldr	r3, [r6, #8]
 8003c34:	b933      	cbnz	r3, 8003c44 <_ux_dcd_stm32_transfer_request+0x124>
    return(UX_SUCCESS);
 8003c36:	2300      	movs	r3, #0
}
 8003c38:	4618      	mov	r0, r3
 8003c3a:	b003      	add	sp, #12
 8003c3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
                endpoint_size |=  UX_DCD_STM32_OTG_FS_DOEPTSIZ_STUPCNT_DEFAULT << UX_DCD_STM32_OTG_FS_DOEPTSIZ_STUPCNT_SHIFT;
 8003c40:	4a07      	ldr	r2, [pc, #28]	; (8003c60 <_ux_dcd_stm32_transfer_request+0x140>)
 8003c42:	e7ea      	b.n	8003c1a <_ux_dcd_stm32_transfer_request+0xfa>
            status =  _ux_utility_semaphore_get(&transfer_request -> ux_slave_transfer_request_semaphore, UX_WAIT_FOREVER);
 8003c44:	f04f 31ff 	mov.w	r1, #4294967295
 8003c48:	f104 002c 	add.w	r0, r4, #44	; 0x2c
 8003c4c:	f000 fb54 	bl	80042f8 <_ux_utility_semaphore_get>
            if (status != UX_SUCCESS)
 8003c50:	4603      	mov	r3, r0
 8003c52:	2800      	cmp	r0, #0
 8003c54:	d1f0      	bne.n	8003c38 <_ux_dcd_stm32_transfer_request+0x118>
            if (transfer_request -> ux_slave_transfer_request_completion_code != UX_SUCCESS)
 8003c56:	6a22      	ldr	r2, [r4, #32]
 8003c58:	2a00      	cmp	r2, #0
 8003c5a:	d0ed      	beq.n	8003c38 <_ux_dcd_stm32_transfer_request+0x118>
                return(transfer_request -> ux_slave_transfer_request_completion_code);
 8003c5c:	4613      	mov	r3, r2
 8003c5e:	e7eb      	b.n	8003c38 <_ux_dcd_stm32_transfer_request+0x118>
 8003c60:	60080018 	.word	0x60080018

08003c64 <_ux_device_stack_alternate_setting_get>:
/*                                                                        */ 
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_alternate_setting_get(ULONG interface_value)
{
 8003c64:	b510      	push	{r4, lr}
                                
    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_ALTERNATE_SETTING_GET, interface_value, 0, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 8003c66:	4b10      	ldr	r3, [pc, #64]	; (8003ca8 <_ux_device_stack_alternate_setting_get+0x44>)
 8003c68:	681c      	ldr	r4, [r3, #0]

    /* If the device was in the configured state, there may be interfaces
       attached to the configuration.  */
    if (device -> ux_slave_device_state == UX_DEVICE_CONFIGURED)
 8003c6a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003c6c:	2b03      	cmp	r3, #3
 8003c6e:	d119      	bne.n	8003ca4 <_ux_device_stack_alternate_setting_get+0x40>
    {

        /* Obtain the pointer to the first interface attached.  */
        interface =  device -> ux_slave_device_first_interface;
 8003c70:	f8d4 3130 	ldr.w	r3, [r4, #304]	; 0x130

        /* Start parsing each interface.  */
        while (interface != UX_NULL)
 8003c74:	b1a3      	cbz	r3, 8003ca0 <_ux_device_stack_alternate_setting_get+0x3c>
        {

            /* Check if this is the interface we have an inquiry for.  */
            if (interface -> ux_slave_interface_descriptor.bInterfaceNumber == interface_value)
 8003c76:	695a      	ldr	r2, [r3, #20]
 8003c78:	4282      	cmp	r2, r0
 8003c7a:	d001      	beq.n	8003c80 <_ux_device_stack_alternate_setting_get+0x1c>
                /* Return the function status.  */
                return(status);
            }

            /* Get the next interface.  */
            interface =  interface -> ux_slave_interface_next_interface;
 8003c7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c7e:	e7f9      	b.n	8003c74 <_ux_device_stack_alternate_setting_get+0x10>
                *transfer_request -> ux_slave_transfer_request_data_pointer =
 8003c80:	f8d4 20b8 	ldr.w	r2, [r4, #184]	; 0xb8
                            (UCHAR) interface -> ux_slave_interface_descriptor.bAlternateSetting;
 8003c84:	7e1b      	ldrb	r3, [r3, #24]
                *transfer_request -> ux_slave_transfer_request_data_pointer =
 8003c86:	7013      	strb	r3, [r2, #0]
                transfer_request -> ux_slave_transfer_request_requested_length =  1;
 8003c88:	2101      	movs	r1, #1
 8003c8a:	f8c4 10c0 	str.w	r1, [r4, #192]	; 0xc0
                transfer_request -> ux_slave_transfer_request_phase =  UX_TRANSFER_PHASE_DATA_OUT;
 8003c8e:	2303      	movs	r3, #3
 8003c90:	f8c4 30d0 	str.w	r3, [r4, #208]	; 0xd0
                status =  _ux_device_stack_transfer_request(transfer_request, 1, 1);
 8003c94:	460a      	mov	r2, r1
 8003c96:	f104 00ac 	add.w	r0, r4, #172	; 0xac
 8003c9a:	f7fe feb5 	bl	8002a08 <_ux_device_stack_transfer_request>
                return(status);
 8003c9e:	e002      	b.n	8003ca6 <_ux_device_stack_alternate_setting_get+0x42>
        }
    }

    /* Return error completion. */
    return(UX_ERROR);
 8003ca0:	20ff      	movs	r0, #255	; 0xff
 8003ca2:	e000      	b.n	8003ca6 <_ux_device_stack_alternate_setting_get+0x42>
 8003ca4:	20ff      	movs	r0, #255	; 0xff
}
 8003ca6:	bd10      	pop	{r4, pc}
 8003ca8:	20002c48 	.word	0x20002c48

08003cac <_ux_device_stack_alternate_setting_set>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT _ux_device_stack_alternate_setting_set(ULONG interface_value, ULONG alternate_setting_value)
{
 8003cac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003cb0:	b09f      	sub	sp, #124	; 0x7c
	/* If trace is enabled, insert this event into the trace buffer. */
	UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_ALTERNATE_SETTING_SET, interface_value,
			alternate_setting_value, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

	/* Get the pointer to the DCD. */
	UX_SLAVE_DCD* dcd = &_ux_system_slave->ux_system_slave_dcd;
 8003cb2:	4b6c      	ldr	r3, [pc, #432]	; (8003e64 <_ux_device_stack_alternate_setting_set+0x1b8>)
 8003cb4:	f8d3 8000 	ldr.w	r8, [r3]
 8003cb8:	f8cd 8004 	str.w	r8, [sp, #4]

	/* We may have multiple configurations!  */
	UCHAR* device_framework = _ux_system_slave->ux_system_slave_device_framework;
 8003cbc:	f8d8 4148 	ldr.w	r4, [r8, #328]	; 0x148
	ULONG device_framework_length = _ux_system_slave->ux_system_slave_device_framework_length;
 8003cc0:	f8d8 614c 	ldr.w	r6, [r8, #332]	; 0x14c

	/* Get the pointer to the device. */
	UX_SLAVE_DEVICE* device = &_ux_system_slave->ux_system_slave_device;

	/* Protocol error must be reported when it's unconfigured */
	if (device->ux_slave_device_state != UX_DEVICE_CONFIGURED)
 8003cc4:	f8d8 3040 	ldr.w	r3, [r8, #64]	; 0x40
 8003cc8:	2b03      	cmp	r3, #3
 8003cca:	f040 80bf 	bne.w	8003e4c <_ux_device_stack_alternate_setting_set+0x1a0>
 8003cce:	f108 0b40 	add.w	fp, r8, #64	; 0x40
		return UX_FUNCTION_NOT_SUPPORTED;

	/* Find the current interface. */
	UX_SLAVE_INTERFACE* interface = device->ux_slave_device_first_interface;
 8003cd2:	f8d8 5130 	ldr.w	r5, [r8, #304]	; 0x130

	/* Scan all interfaces if any. */
	while (interface != UX_NULL)
 8003cd6:	b125      	cbz	r5, 8003ce2 <_ux_device_stack_alternate_setting_set+0x36>
	{
		if (interface->ux_slave_interface_descriptor.bInterfaceNumber == interface_value)
 8003cd8:	696b      	ldr	r3, [r5, #20]
 8003cda:	4283      	cmp	r3, r0
 8003cdc:	d001      	beq.n	8003ce2 <_ux_device_stack_alternate_setting_set+0x36>
			break;
		else
			interface = interface->ux_slave_interface_next_interface;
 8003cde:	6b2d      	ldr	r5, [r5, #48]	; 0x30
 8003ce0:	e7f9      	b.n	8003cd6 <_ux_device_stack_alternate_setting_set+0x2a>
 8003ce2:	468a      	mov	sl, r1
 8003ce4:	4681      	mov	r9, r0
	}

	/* We must have found the interface pointer for the interface value
	 requested by the caller. */
	if (interface == UX_NULL)
 8003ce6:	b12d      	cbz	r5, 8003cf4 <_ux_device_stack_alternate_setting_set+0x48>
		return (UX_INTERFACE_HANDLE_UNKNOWN);
	}

	/* If the host is requesting a change of alternate setting to the current one,
	 we do not need to do any work. */
	if (interface->ux_slave_interface_descriptor.bAlternateSetting == alternate_setting_value)
 8003ce8:	69ab      	ldr	r3, [r5, #24]
 8003cea:	428b      	cmp	r3, r1
 8003cec:	f040 809a 	bne.w	8003e24 <_ux_device_stack_alternate_setting_set+0x178>
		return (UX_SUCCESS);
 8003cf0:	2300      	movs	r3, #0
 8003cf2:	e0ac      	b.n	8003e4e <_ux_device_stack_alternate_setting_set+0x1a2>
		_ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_CLASS,
 8003cf4:	2252      	movs	r2, #82	; 0x52
 8003cf6:	2107      	movs	r1, #7
 8003cf8:	2002      	movs	r0, #2
 8003cfa:	f7fe fedf 	bl	8002abc <_ux_system_error_handler>
		return (UX_INTERFACE_HANDLE_UNKNOWN);
 8003cfe:	2352      	movs	r3, #82	; 0x52
 8003d00:	e0a5      	b.n	8003e4e <_ux_device_stack_alternate_setting_set+0x1a2>
							 * the endpoints associated with the previous alternate setting. */
							endpoint = interface->ux_slave_interface_first_endpoint;
							while (endpoint != UX_NULL)
							{
								/* Abort any pending transfer. */
								_ux_device_stack_transfer_all_request_abort(endpoint,
 8003d02:	2126      	movs	r1, #38	; 0x26
 8003d04:	4638      	mov	r0, r7
 8003d06:	f000 fadb 	bl	80042c0 <_ux_device_stack_transfer_all_request_abort>
										UX_TRANSFER_BUS_RESET);

								/* The device controller must be called to destroy the endpoint. */
								dcd->ux_slave_dcd_function(dcd, UX_DCD_DESTROY_ENDPOINT,
 8003d0a:	f8d8 3038 	ldr.w	r3, [r8, #56]	; 0x38
 8003d0e:	463a      	mov	r2, r7
 8003d10:	210f      	movs	r1, #15
 8003d12:	9801      	ldr	r0, [sp, #4]
 8003d14:	4798      	blx	r3
										(VOID*)endpoint);

								/* Get the next endpoint. */
								next_endpoint = endpoint->ux_slave_endpoint_next_endpoint;
 8003d16:	6a7a      	ldr	r2, [r7, #36]	; 0x24

								/* Free the endpoint. */
								endpoint->ux_slave_endpoint_status = UX_UNUSED;
 8003d18:	2300      	movs	r3, #0
 8003d1a:	603b      	str	r3, [r7, #0]

								/* Make sure the endpoint instance is now cleaned up. */
								endpoint->ux_slave_endpoint_state = 0;
 8003d1c:	607b      	str	r3, [r7, #4]
								endpoint->ux_slave_endpoint_next_endpoint = UX_NULL;
 8003d1e:	627b      	str	r3, [r7, #36]	; 0x24
								endpoint->ux_slave_endpoint_interface = UX_NULL;
 8003d20:	62bb      	str	r3, [r7, #40]	; 0x28
								endpoint->ux_slave_endpoint_device = UX_NULL;
 8003d22:	62fb      	str	r3, [r7, #44]	; 0x2c

								/* Now we refresh the endpoint pointer. */
								endpoint = next_endpoint;
 8003d24:	4617      	mov	r7, r2
							while (endpoint != UX_NULL)
 8003d26:	2f00      	cmp	r7, #0
 8003d28:	d1eb      	bne.n	8003d02 <_ux_device_stack_alternate_setting_set+0x56>
							}

							/* Now clear the interface endpoint entry. */
							interface->ux_slave_interface_first_endpoint = UX_NULL;
 8003d2a:	2300      	movs	r3, #0
 8003d2c:	636b      	str	r3, [r5, #52]	; 0x34

							/* Point beyond the interface descriptor. */
							device_framework_length -= (ULONG)*device_framework;
 8003d2e:	7827      	ldrb	r7, [r4, #0]
 8003d30:	1bf6      	subs	r6, r6, r7
							device_framework += (ULONG)*device_framework;
 8003d32:	4427      	add	r7, r4

							/* Parse the device framework and locate endpoint descriptor(s). */
							while (device_framework_length != 0)
 8003d34:	e035      	b.n	8003da2 <_ux_device_stack_alternate_setting_set+0xf6>
								{
									case UX_ENDPOINT_DESCRIPTOR_ITEM:

										/* Find a free endpoint in the pool and hook it to the 
										 existing interface after it's created by DCD. */
										endpoint = device->ux_slave_device_endpoints_pool;
 8003d36:	f8d8 413c 	ldr.w	r4, [r8, #316]	; 0x13c
										endpoints_pool_number =
 8003d3a:	f8d8 3140 	ldr.w	r3, [r8, #320]	; 0x140
												device->ux_slave_device_endpoints_pool_number;
										while (endpoints_pool_number != 0)
 8003d3e:	b133      	cbz	r3, 8003d4e <_ux_device_stack_alternate_setting_set+0xa2>
										{
											/* Check if this endpoint is free. */
											if (endpoint->ux_slave_endpoint_status == UX_UNUSED)
 8003d40:	6822      	ldr	r2, [r4, #0]
 8003d42:	b112      	cbz	r2, 8003d4a <_ux_device_stack_alternate_setting_set+0x9e>
												endpoint->ux_slave_endpoint_status = UX_USED;
												break;
											}

											/* Try the next endpoint. */
											endpoint++;
 8003d44:	3490      	adds	r4, #144	; 0x90

											/* Decrement the number of endpoints to scan from the pool. */
											endpoints_pool_number--;
 8003d46:	3b01      	subs	r3, #1
 8003d48:	e7f9      	b.n	8003d3e <_ux_device_stack_alternate_setting_set+0x92>
												endpoint->ux_slave_endpoint_status = UX_USED;
 8003d4a:	2201      	movs	r2, #1
 8003d4c:	6022      	str	r2, [r4, #0]
										}

										/* Did we find a free endpoint ?  */
										if (endpoints_pool_number == 0)
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	f000 8081 	beq.w	8003e56 <_ux_device_stack_alternate_setting_set+0x1aa>
											return (UX_MEMORY_INSUFFICIENT);

										/* Parse the descriptor in something more readable. */
										_ux_utility_descriptor_parse(device_framework,
 8003d54:	f104 030c 	add.w	r3, r4, #12
 8003d58:	2206      	movs	r2, #6
 8003d5a:	4943      	ldr	r1, [pc, #268]	; (8003e68 <_ux_device_stack_alternate_setting_set+0x1bc>)
 8003d5c:	4638      	mov	r0, r7
 8003d5e:	f7fe ff2b 	bl	8002bb8 <_ux_utility_descriptor_parse>
										/* Now we create a transfer request to accept transfer on this endpoint. */
										transfer_request =
												&endpoint->ux_slave_endpoint_transfer_request;

										/* We store the endpoint in the transfer request as well. */
										transfer_request->ux_slave_transfer_request_endpoint =
 8003d62:	63a4      	str	r4, [r4, #56]	; 0x38
												endpoint;

										/* By default the timeout is infinite on request. */
										transfer_request->ux_slave_transfer_request_timeout =
 8003d64:	f04f 33ff 	mov.w	r3, #4294967295
 8003d68:	67e3      	str	r3, [r4, #124]	; 0x7c
												UX_WAIT_FOREVER;

										/* Attach the interface to the endpoint. */
										endpoint->ux_slave_endpoint_interface = interface;
 8003d6a:	62a5      	str	r5, [r4, #40]	; 0x28

										/* Attach the device to the endpoint. */
										endpoint->ux_slave_endpoint_device = device;
 8003d6c:	f8c4 b02c 	str.w	fp, [r4, #44]	; 0x2c

										/* Create the endpoint at the DCD level. */
										status = dcd->ux_slave_dcd_function(dcd,
 8003d70:	f8d8 3038 	ldr.w	r3, [r8, #56]	; 0x38
 8003d74:	4622      	mov	r2, r4
 8003d76:	210e      	movs	r1, #14
 8003d78:	9801      	ldr	r0, [sp, #4]
 8003d7a:	4798      	blx	r3
												UX_DCD_CREATE_ENDPOINT, (VOID*)endpoint);

										/* Do a sanity check on endpoint creation. */
										if (status != UX_SUCCESS)
 8003d7c:	4603      	mov	r3, r0
 8003d7e:	b918      	cbnz	r0, 8003d88 <_ux_device_stack_alternate_setting_set+0xdc>
											endpoint->ux_slave_endpoint_status = UX_UNUSED;
											return (status);
										}

										/* Attach this endpoint to the end of the endpoint chain. */
										if (interface->ux_slave_interface_first_endpoint == UX_NULL)
 8003d80:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 8003d82:	b92a      	cbnz	r2, 8003d90 <_ux_device_stack_alternate_setting_set+0xe4>
										{
											interface->ux_slave_interface_first_endpoint = endpoint;
 8003d84:	636c      	str	r4, [r5, #52]	; 0x34
 8003d86:	e009      	b.n	8003d9c <_ux_device_stack_alternate_setting_set+0xf0>
											endpoint->ux_slave_endpoint_status = UX_UNUSED;
 8003d88:	2200      	movs	r2, #0
 8003d8a:	6022      	str	r2, [r4, #0]
											return (status);
 8003d8c:	e05f      	b.n	8003e4e <_ux_device_stack_alternate_setting_set+0x1a2>
											/* Multiple endpoints exist, so find the end of the chain. */
											endpoint_link =
													interface->ux_slave_interface_first_endpoint;
											while (endpoint_link->ux_slave_endpoint_next_endpoint
													!= UX_NULL)
												endpoint_link =
 8003d8e:	461a      	mov	r2, r3
											while (endpoint_link->ux_slave_endpoint_next_endpoint
 8003d90:	6a53      	ldr	r3, [r2, #36]	; 0x24
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d1fb      	bne.n	8003d8e <_ux_device_stack_alternate_setting_set+0xe2>
														endpoint_link->ux_slave_endpoint_next_endpoint;
											endpoint_link->ux_slave_endpoint_next_endpoint =
 8003d96:	6254      	str	r4, [r2, #36]	; 0x24
 8003d98:	e000      	b.n	8003d9c <_ux_device_stack_alternate_setting_set+0xf0>
									case UX_INTERFACE_DESCRIPTOR_ITEM:
										/* We have found a new configuration or interface descriptor,
										 * this is the end of the current interface. The search for
										 * the endpoints must be terminated as if it was the end of
										 * the entire descriptor. */
										device_framework_length = descriptor_length;
 8003d9a:	464e      	mov	r6, r9
										/* We have found another descriptor embedded in the interface. Ignore it. */
										break;
								}

								/* Adjust what is left of the device framework. */
								device_framework_length -= descriptor_length;
 8003d9c:	eba6 0609 	sub.w	r6, r6, r9

								/* Point to the next descriptor. */
								device_framework += descriptor_length;
 8003da0:	444f      	add	r7, r9
							while (device_framework_length != 0)
 8003da2:	b14e      	cbz	r6, 8003db8 <_ux_device_stack_alternate_setting_set+0x10c>
								descriptor_length = (ULONG)*device_framework;
 8003da4:	f897 9000 	ldrb.w	r9, [r7]
								descriptor_type = *(device_framework + 1);
 8003da8:	787b      	ldrb	r3, [r7, #1]
								switch (descriptor_type)
 8003daa:	2b04      	cmp	r3, #4
 8003dac:	d0f5      	beq.n	8003d9a <_ux_device_stack_alternate_setting_set+0xee>
 8003dae:	2b05      	cmp	r3, #5
 8003db0:	d0c1      	beq.n	8003d36 <_ux_device_stack_alternate_setting_set+0x8a>
 8003db2:	2b02      	cmp	r3, #2
 8003db4:	d1f2      	bne.n	8003d9c <_ux_device_stack_alternate_setting_set+0xf0>
 8003db6:	e7f0      	b.n	8003d9a <_ux_device_stack_alternate_setting_set+0xee>
							}

							/* The interface descriptor in the current class must be changed to the new alternate setting. */
							_ux_utility_memory_copy(&interface->ux_slave_interface_descriptor,
 8003db8:	2224      	movs	r2, #36	; 0x24
 8003dba:	a90d      	add	r1, sp, #52	; 0x34
 8003dbc:	f105 000c 	add.w	r0, r5, #12
 8003dc0:	f7fe ffd3 	bl	8002d6a <_ux_utility_memory_copy>
									&interface_descriptor, sizeof(UX_INTERFACE_DESCRIPTOR));

							/* Get the class for the interface. */
							class =
									_ux_system_slave->ux_system_slave_interface_class_array[interface->ux_slave_interface_descriptor.bInterfaceNumber];
 8003dc4:	4b27      	ldr	r3, [pc, #156]	; (8003e64 <_ux_device_stack_alternate_setting_set+0x1b8>)
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	696a      	ldr	r2, [r5, #20]
							class =
 8003dca:	3260      	adds	r2, #96	; 0x60
 8003dcc:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8003dd0:	685b      	ldr	r3, [r3, #4]

							/* Check if class driver is available. */
							if (class == UX_NULL || class->ux_slave_class_status == UX_UNUSED)
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d041      	beq.n	8003e5a <_ux_device_stack_alternate_setting_set+0x1ae>
 8003dd6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003dd8:	2a00      	cmp	r2, #0
 8003dda:	d040      	beq.n	8003e5e <_ux_device_stack_alternate_setting_set+0x1b2>
							{
								return (UX_NO_CLASS_MATCH);
							}

							/* The interface attached to this configuration must be changed at the class level. */
							class_command.ux_slave_class_command_request =
 8003ddc:	2206      	movs	r2, #6
 8003dde:	9202      	str	r2, [sp, #8]
									UX_SLAVE_CLASS_COMMAND_CHANGE;
							class_command.ux_slave_class_command_interface = (VOID*)interface;
 8003de0:	9504      	str	r5, [sp, #16]

							/* And store it. */
							class_command.ux_slave_class_command_class_ptr = class;
 8003de2:	930a      	str	r3, [sp, #40]	; 0x28

							/* We can now memorize the interface pointer associated with this class. */
							class->ux_slave_class_interface = interface;
 8003de4:	f8c3 5128 	str.w	r5, [r3, #296]	; 0x128

							/* We have found a potential candidate. Call this registered class entry
							 * function to change the alternate setting. */
							status = class->ux_slave_class_entry_function(&class_command);
 8003de8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003dea:	a802      	add	r0, sp, #8
 8003dec:	4798      	blx	r3
 8003dee:	4603      	mov	r3, r0

							/* We are done here. */
							return (status);
 8003df0:	e02d      	b.n	8003e4e <_ux_device_stack_alternate_setting_set+0x1a2>
						}
					}

					/* Adjust what is left of the device framework. */
					device_framework_length -= descriptor_length;
 8003df2:	1bf6      	subs	r6, r6, r7

					/* Point to the next descriptor. */
					device_framework += descriptor_length;
 8003df4:	443c      	add	r4, r7
				while (device_framework_length != 0)
 8003df6:	b18e      	cbz	r6, 8003e1c <_ux_device_stack_alternate_setting_set+0x170>
					descriptor_length = (ULONG)*device_framework;
 8003df8:	7827      	ldrb	r7, [r4, #0]
					descriptor_type = *(device_framework + 1);
 8003dfa:	7863      	ldrb	r3, [r4, #1]
					if (descriptor_type == UX_INTERFACE_DESCRIPTOR_ITEM)
 8003dfc:	2b04      	cmp	r3, #4
 8003dfe:	d1f8      	bne.n	8003df2 <_ux_device_stack_alternate_setting_set+0x146>
						_ux_utility_descriptor_parse(device_framework,
 8003e00:	ab0d      	add	r3, sp, #52	; 0x34
 8003e02:	2209      	movs	r2, #9
 8003e04:	4919      	ldr	r1, [pc, #100]	; (8003e6c <_ux_device_stack_alternate_setting_set+0x1c0>)
 8003e06:	4620      	mov	r0, r4
 8003e08:	f7fe fed6 	bl	8002bb8 <_ux_utility_descriptor_parse>
						if (interface_descriptor.bInterfaceNumber == interface_value &&
 8003e0c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8003e0e:	454b      	cmp	r3, r9
 8003e10:	d1ef      	bne.n	8003df2 <_ux_device_stack_alternate_setting_set+0x146>
								interface_descriptor.bAlternateSetting == alternate_setting_value)
 8003e12:	9b10      	ldr	r3, [sp, #64]	; 0x40
						if (interface_descriptor.bInterfaceNumber == interface_value &&
 8003e14:	4553      	cmp	r3, sl
 8003e16:	d1ec      	bne.n	8003df2 <_ux_device_stack_alternate_setting_set+0x146>
							endpoint = interface->ux_slave_interface_first_endpoint;
 8003e18:	6b6f      	ldr	r7, [r5, #52]	; 0x34
							while (endpoint != UX_NULL)
 8003e1a:	e784      	b.n	8003d26 <_ux_device_stack_alternate_setting_set+0x7a>
		/* Point to the next descriptor. */
		device_framework += descriptor_length;
	}

	/* Return error completion. */
	return (UX_ERROR);
 8003e1c:	23ff      	movs	r3, #255	; 0xff
 8003e1e:	e016      	b.n	8003e4e <_ux_device_stack_alternate_setting_set+0x1a2>
		device_framework_length -= descriptor_length;
 8003e20:	1bf6      	subs	r6, r6, r7
		device_framework += descriptor_length;
 8003e22:	443c      	add	r4, r7
	while (device_framework_length != 0)
 8003e24:	b186      	cbz	r6, 8003e48 <_ux_device_stack_alternate_setting_set+0x19c>
		descriptor_length = (ULONG)*device_framework;
 8003e26:	7827      	ldrb	r7, [r4, #0]
		descriptor_type = *(device_framework + 1);
 8003e28:	7863      	ldrb	r3, [r4, #1]
		if (descriptor_type == UX_CONFIGURATION_DESCRIPTOR_ITEM)
 8003e2a:	2b02      	cmp	r3, #2
 8003e2c:	d1f8      	bne.n	8003e20 <_ux_device_stack_alternate_setting_set+0x174>
			_ux_utility_descriptor_parse(device_framework,
 8003e2e:	ab16      	add	r3, sp, #88	; 0x58
 8003e30:	2208      	movs	r2, #8
 8003e32:	490f      	ldr	r1, [pc, #60]	; (8003e70 <_ux_device_stack_alternate_setting_set+0x1c4>)
 8003e34:	4620      	mov	r0, r4
 8003e36:	f7fe febf 	bl	8002bb8 <_ux_utility_descriptor_parse>
					== device->ux_slave_device_configuration_selected)
 8003e3a:	f8d8 310c 	ldr.w	r3, [r8, #268]	; 0x10c
			if (configuration_descriptor.bConfigurationValue
 8003e3e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8003e40:	429a      	cmp	r2, r3
 8003e42:	d1ed      	bne.n	8003e20 <_ux_device_stack_alternate_setting_set+0x174>
				device_framework_length = configuration_descriptor.wTotalLength;
 8003e44:	9e18      	ldr	r6, [sp, #96]	; 0x60
				while (device_framework_length != 0)
 8003e46:	e7d6      	b.n	8003df6 <_ux_device_stack_alternate_setting_set+0x14a>
	return (UX_ERROR);
 8003e48:	23ff      	movs	r3, #255	; 0xff
 8003e4a:	e000      	b.n	8003e4e <_ux_device_stack_alternate_setting_set+0x1a2>
		return UX_FUNCTION_NOT_SUPPORTED;
 8003e4c:	2354      	movs	r3, #84	; 0x54
}
 8003e4e:	4618      	mov	r0, r3
 8003e50:	b01f      	add	sp, #124	; 0x7c
 8003e52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
											return (UX_MEMORY_INSUFFICIENT);
 8003e56:	2312      	movs	r3, #18
 8003e58:	e7f9      	b.n	8003e4e <_ux_device_stack_alternate_setting_set+0x1a2>
								return (UX_NO_CLASS_MATCH);
 8003e5a:	2357      	movs	r3, #87	; 0x57
 8003e5c:	e7f7      	b.n	8003e4e <_ux_device_stack_alternate_setting_set+0x1a2>
 8003e5e:	2357      	movs	r3, #87	; 0x57
 8003e60:	e7f5      	b.n	8003e4e <_ux_device_stack_alternate_setting_set+0x1a2>
 8003e62:	bf00      	nop
 8003e64:	20002c48 	.word	0x20002c48
 8003e68:	2000010c 	.word	0x2000010c
 8003e6c:	20000114 	.word	0x20000114
 8003e70:	200000f4 	.word	0x200000f4

08003e74 <_ux_device_stack_clear_feature>:
/*                                                                        */ 
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_clear_feature(ULONG request_type, ULONG request_value, ULONG request_index)
{
 8003e74:	b570      	push	{r4, r5, r6, lr}

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_CLEAR_FEATURE, request_type, request_value, request_index, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 8003e76:	4b19      	ldr	r3, [pc, #100]	; (8003edc <_ux_device_stack_clear_feature+0x68>)
 8003e78:	681d      	ldr	r5, [r3, #0]

    /* Get the control endpoint for the device.  */
    endpoint =  &device -> ux_slave_device_control_endpoint;

    /* The request can be for either the device or the endpoint.  */
    switch (request_type & UX_REQUEST_TARGET)
 8003e7a:	f010 0003 	ands.w	r0, r0, #3
 8003e7e:	d00b      	beq.n	8003e98 <_ux_device_stack_clear_feature+0x24>
 8003e80:	f105 067c 	add.w	r6, r5, #124	; 0x7c
 8003e84:	4611      	mov	r1, r2
 8003e86:	2802      	cmp	r0, #2
 8003e88:	d011      	beq.n	8003eae <_ux_device_stack_clear_feature+0x3a>

    /* We get here when the endpoint is wrong. Should not happen though.  */
    default:
        
        /* We stall the command.  */
        dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 8003e8a:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8003e8c:	4632      	mov	r2, r6
 8003e8e:	2114      	movs	r1, #20
 8003e90:	4628      	mov	r0, r5
 8003e92:	4798      	blx	r3
    
        /* No more work to do here.  The command failed but the upper layer does not depend on it.  */
        return(UX_SUCCESS);            
 8003e94:	2000      	movs	r0, #0
    }

    /* Return the function status.  */
    return(UX_SUCCESS);
}
 8003e96:	bd70      	pop	{r4, r5, r6, pc}
        if (request_value == UX_REQUEST_FEATURE_DEVICE_REMOTE_WAKEUP)
 8003e98:	2901      	cmp	r1, #1
 8003e9a:	d001      	beq.n	8003ea0 <_ux_device_stack_clear_feature+0x2c>
    return(UX_SUCCESS);
 8003e9c:	2000      	movs	r0, #0
 8003e9e:	e7fa      	b.n	8003e96 <_ux_device_stack_clear_feature+0x22>
            if (_ux_system_slave -> ux_system_slave_remote_wakeup_capability)
 8003ea0:	f8d5 31cc 	ldr.w	r3, [r5, #460]	; 0x1cc
 8003ea4:	b1c3      	cbz	r3, 8003ed8 <_ux_device_stack_clear_feature+0x64>
                _ux_system_slave -> ux_system_slave_remote_wakeup_enabled = UX_FALSE;
 8003ea6:	2000      	movs	r0, #0
 8003ea8:	f8c5 01d0 	str.w	r0, [r5, #464]	; 0x1d0
 8003eac:	e7f3      	b.n	8003e96 <_ux_device_stack_clear_feature+0x22>
        interface =  device -> ux_slave_device_first_interface;
 8003eae:	f8d5 0130 	ldr.w	r0, [r5, #304]	; 0x130
        while (interface != UX_NULL)
 8003eb2:	2800      	cmp	r0, #0
 8003eb4:	d0e9      	beq.n	8003e8a <_ux_device_stack_clear_feature+0x16>
            endpoint_target =  interface -> ux_slave_interface_first_endpoint;
 8003eb6:	6b44      	ldr	r4, [r0, #52]	; 0x34
            while (endpoint_target != UX_NULL)
 8003eb8:	b164      	cbz	r4, 8003ed4 <_ux_device_stack_clear_feature+0x60>
                if (endpoint_target -> ux_slave_endpoint_descriptor.bEndpointAddress == request_index)
 8003eba:	6963      	ldr	r3, [r4, #20]
 8003ebc:	428b      	cmp	r3, r1
 8003ebe:	d001      	beq.n	8003ec4 <_ux_device_stack_clear_feature+0x50>
                endpoint_target =  endpoint_target -> ux_slave_endpoint_next_endpoint;
 8003ec0:	6a64      	ldr	r4, [r4, #36]	; 0x24
 8003ec2:	e7f9      	b.n	8003eb8 <_ux_device_stack_clear_feature+0x44>
                    dcd -> ux_slave_dcd_function(dcd, UX_DCD_RESET_ENDPOINT, endpoint_target);
 8003ec4:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8003ec6:	4622      	mov	r2, r4
 8003ec8:	2110      	movs	r1, #16
 8003eca:	4628      	mov	r0, r5
 8003ecc:	4798      	blx	r3
                    endpoint_target -> ux_slave_endpoint_state = UX_ENDPOINT_RESET;
 8003ece:	2000      	movs	r0, #0
 8003ed0:	6060      	str	r0, [r4, #4]
                    return(UX_SUCCESS);
 8003ed2:	e7e0      	b.n	8003e96 <_ux_device_stack_clear_feature+0x22>
            interface =  interface -> ux_slave_interface_next_interface;
 8003ed4:	6b00      	ldr	r0, [r0, #48]	; 0x30
 8003ed6:	e7ec      	b.n	8003eb2 <_ux_device_stack_clear_feature+0x3e>
                return (UX_FUNCTION_NOT_SUPPORTED);
 8003ed8:	2054      	movs	r0, #84	; 0x54
 8003eda:	e7dc      	b.n	8003e96 <_ux_device_stack_clear_feature+0x22>
 8003edc:	20002c48 	.word	0x20002c48

08003ee0 <_ux_device_stack_configuration_get>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT _ux_device_stack_configuration_get(VOID)
{
 8003ee0:	b508      	push	{r3, lr}
	UX_SLAVE_DEVICE* device;
	UX_SLAVE_ENDPOINT* endpoint;
	UINT status;

	/* Get the pointer to the device.  */
	device = &_ux_system_slave->ux_system_slave_device;
 8003ee2:	4b08      	ldr	r3, [pc, #32]	; (8003f04 <_ux_device_stack_configuration_get+0x24>)
 8003ee4:	6818      	ldr	r0, [r3, #0]

	/* Get the pointer to the transfer request associated with the endpoint.  */
	transfer_request = &endpoint->ux_slave_endpoint_transfer_request;

	/* Set the value of the configuration in the buffer.  */
	*transfer_request->ux_slave_transfer_request_data_pointer =
 8003ee6:	f8d0 30b8 	ldr.w	r3, [r0, #184]	; 0xb8
			(UCHAR)device->ux_slave_device_configuration_selected;
 8003eea:	f890 210c 	ldrb.w	r2, [r0, #268]	; 0x10c
	*transfer_request->ux_slave_transfer_request_data_pointer =
 8003eee:	701a      	strb	r2, [r3, #0]
	UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_CONFIGURATION_GET,
			device->ux_slave_device_configuration_selected, 0, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS,
			0, 0)

	/* Set the phase of the transfer to data out.  */
	transfer_request->ux_slave_transfer_request_phase = UX_TRANSFER_PHASE_DATA_OUT;
 8003ef0:	2303      	movs	r3, #3
 8003ef2:	f8c0 30d0 	str.w	r3, [r0, #208]	; 0xd0

	/* Send the descriptor with the appropriate length to the host.  */
	status = _ux_device_stack_transfer_request(transfer_request, 1, 1);
 8003ef6:	2201      	movs	r2, #1
 8003ef8:	4611      	mov	r1, r2
 8003efa:	30ac      	adds	r0, #172	; 0xac
 8003efc:	f7fe fd84 	bl	8002a08 <_ux_device_stack_transfer_request>

	/* Return the function status.  */
	return (status);
}
 8003f00:	bd08      	pop	{r3, pc}
 8003f02:	bf00      	nop
 8003f04:	20002c48 	.word	0x20002c48

08003f08 <_ux_device_stack_configuration_set>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT _ux_device_stack_configuration_set(ULONG configuration_value)
{
 8003f08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003f0c:	b09f      	sub	sp, #124	; 0x7c
	/* If trace is enabled, insert this event into the trace buffer. */
	UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_CONFIGURATION_SET, configuration_value, 0, 0, 0,
			UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

	/* Get the pointer to the DCD. */
	UX_SLAVE_DCD* dcd = &_ux_system_slave->ux_system_slave_dcd;
 8003f0e:	4b7d      	ldr	r3, [pc, #500]	; (8004104 <_ux_device_stack_configuration_set+0x1fc>)
 8003f10:	681d      	ldr	r5, [r3, #0]

	/* Reset the IAD flag. */
	ULONG iad_flag = UX_FALSE;

	/* If the configuration value is already selected, keep it. */
	if (device->ux_slave_device_configuration_selected == configuration_value)
 8003f12:	f8d5 310c 	ldr.w	r3, [r5, #268]	; 0x10c
 8003f16:	4283      	cmp	r3, r0
 8003f18:	f000 80ed 	beq.w	80040f6 <_ux_device_stack_configuration_set+0x1ee>
 8003f1c:	4606      	mov	r6, r0
		return (UX_SUCCESS);

	/* We may have multiple configurations !, the index will tell us what
	 configuration descriptor we need to return. */
	UCHAR* device_framework = _ux_system_slave->ux_system_slave_device_framework;
 8003f1e:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
	ULONG device_framework_length = _ux_system_slave->ux_system_slave_device_framework_length;
 8003f22:	f8d5 714c 	ldr.w	r7, [r5, #332]	; 0x14c

	/*--------------------------------------------------------------------------------------------*/

	ULONG descriptor_length;
	UCHAR descriptor_type;
	UX_CONFIGURATION_DESCRIPTOR configuration_descriptor = { 0 };
 8003f26:	2220      	movs	r2, #32
 8003f28:	2100      	movs	r1, #0
 8003f2a:	a816      	add	r0, sp, #88	; 0x58
 8003f2c:	f006 f921 	bl	800a172 <memset>

	/* Parse the device framework and locate a configuration descriptor. */
	while (device_framework_length != 0)
 8003f30:	e002      	b.n	8003f38 <_ux_device_stack_configuration_set+0x30>
				/* The configuration is found. */
				break;
		}

		/* Adjust what is left of the device framework. */
		device_framework_length -= descriptor_length;
 8003f32:	eba7 0708 	sub.w	r7, r7, r8
		/* Point to the next descriptor. */
		device_framework += descriptor_length;
 8003f36:	4444      	add	r4, r8
	while (device_framework_length != 0)
 8003f38:	b16f      	cbz	r7, 8003f56 <_ux_device_stack_configuration_set+0x4e>
		descriptor_length = (ULONG)*device_framework;
 8003f3a:	f894 8000 	ldrb.w	r8, [r4]
		descriptor_type = *(device_framework + 1);
 8003f3e:	7863      	ldrb	r3, [r4, #1]
		if (descriptor_type == UX_CONFIGURATION_DESCRIPTOR_ITEM)
 8003f40:	2b02      	cmp	r3, #2
 8003f42:	d1f6      	bne.n	8003f32 <_ux_device_stack_configuration_set+0x2a>
			_ux_utility_descriptor_parse(device_framework,
 8003f44:	ab16      	add	r3, sp, #88	; 0x58
 8003f46:	2208      	movs	r2, #8
 8003f48:	496f      	ldr	r1, [pc, #444]	; (8004108 <_ux_device_stack_configuration_set+0x200>)
 8003f4a:	4620      	mov	r0, r4
 8003f4c:	f7fe fe34 	bl	8002bb8 <_ux_utility_descriptor_parse>
			if (configuration_descriptor.bConfigurationValue == configuration_value)
 8003f50:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8003f52:	42b3      	cmp	r3, r6
 8003f54:	d1ed      	bne.n	8003f32 <_ux_device_stack_configuration_set+0x2a>
	}

	/* Configuration not found. */
	if (device_framework_length == 0 && configuration_value != 0)
 8003f56:	1c33      	adds	r3, r6, #0
 8003f58:	bf18      	it	ne
 8003f5a:	2301      	movne	r3, #1
 8003f5c:	2f00      	cmp	r7, #0
 8003f5e:	bf0c      	ite	eq
 8003f60:	461f      	moveq	r7, r3
 8003f62:	2700      	movne	r7, #0
 8003f64:	2f00      	cmp	r7, #0
 8003f66:	f040 80ca 	bne.w	80040fe <_ux_device_stack_configuration_set+0x1f6>
	UX_SLAVE_INTERFACE* next_interface;
	UX_SLAVE_CLASS* class;
	UX_SLAVE_CLASS_COMMAND class_command;

	/* We unmount the configuration if there is previous configuration selected. */
	if (device->ux_slave_device_configuration_selected)
 8003f6a:	f8d5 310c 	ldr.w	r3, [r5, #268]	; 0x10c
 8003f6e:	b1ab      	cbz	r3, 8003f9c <_ux_device_stack_configuration_set+0x94>
	{
		/* Get the pointer to the first interface. */
		interface = device->ux_slave_device_first_interface;
 8003f70:	f8d5 7130 	ldr.w	r7, [r5, #304]	; 0x130
 8003f74:	46a0      	mov	r8, r4

		/* Deactivate all the interfaces if any. */
		while (interface != UX_NULL)
 8003f76:	e004      	b.n	8003f82 <_ux_device_stack_configuration_set+0x7a>
			if (class != UX_NULL)
				/* Call the class with the DEACTIVATE signal. */
				class->ux_slave_class_entry_function(&class_command);

			/* Get the next interface. */
			next_interface = interface->ux_slave_interface_next_interface;
 8003f78:	6b3c      	ldr	r4, [r7, #48]	; 0x30

			/* Remove the interface and all endpoints associated with it. */
			_ux_device_stack_interface_delete(interface);
 8003f7a:	4638      	mov	r0, r7
 8003f7c:	f7fe fcec 	bl	8002958 <_ux_device_stack_interface_delete>

			/* Now we refresh the interface pointer. */
			interface = next_interface;
 8003f80:	4627      	mov	r7, r4
		while (interface != UX_NULL)
 8003f82:	b157      	cbz	r7, 8003f9a <_ux_device_stack_configuration_set+0x92>
			class_command.ux_slave_class_command_request = UX_SLAVE_CLASS_COMMAND_DEACTIVATE;
 8003f84:	2303      	movs	r3, #3
 8003f86:	930b      	str	r3, [sp, #44]	; 0x2c
			class_command.ux_slave_class_command_interface = (VOID*)interface;
 8003f88:	970d      	str	r7, [sp, #52]	; 0x34
			class = interface->ux_slave_interface_class;
 8003f8a:	687b      	ldr	r3, [r7, #4]
			class_command.ux_slave_class_command_class_ptr = class;
 8003f8c:	9313      	str	r3, [sp, #76]	; 0x4c
			if (class != UX_NULL)
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d0f2      	beq.n	8003f78 <_ux_device_stack_configuration_set+0x70>
				class->ux_slave_class_entry_function(&class_command);
 8003f92:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f94:	a80b      	add	r0, sp, #44	; 0x2c
 8003f96:	4798      	blx	r3
 8003f98:	e7ee      	b.n	8003f78 <_ux_device_stack_configuration_set+0x70>
 8003f9a:	4644      	mov	r4, r8
		}
	}

	/* No configuration is selected. */
	device->ux_slave_device_configuration_selected = 0;
 8003f9c:	2300      	movs	r3, #0
 8003f9e:	f8c5 310c 	str.w	r3, [r5, #268]	; 0x10c

	/* Mark the device as attached now. */
	device->ux_slave_device_state = UX_DEVICE_ATTACHED;
 8003fa2:	2201      	movs	r2, #1
 8003fa4:	642a      	str	r2, [r5, #64]	; 0x40

	/* The DCD needs to update the device state too. */
	dcd->ux_slave_dcd_function(dcd, UX_DCD_CHANGE_STATE, (VOID*) UX_DEVICE_ATTACHED);
 8003fa6:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8003fa8:	2113      	movs	r1, #19
 8003faa:	4628      	mov	r0, r5
 8003fac:	4798      	blx	r3

	/* If the host tries to unconfigure, we are done. */
	if (configuration_value == 0)
 8003fae:	b90e      	cbnz	r6, 8003fb4 <_ux_device_stack_configuration_set+0xac>
		return (UX_SUCCESS);
 8003fb0:	2000      	movs	r0, #0
 8003fb2:	e0a1      	b.n	80040f8 <_ux_device_stack_configuration_set+0x1f0>

	/* Memorize the configuration selected. */
	device->ux_slave_device_configuration_selected = configuration_value;
 8003fb4:	f8c5 610c 	str.w	r6, [r5, #268]	; 0x10c

	/*--------------------------------------------------------------------------------------------*/

	/* We have found the configuration value requested by the host.
	 * Create the configuration descriptor and attach it to the device. */
	_ux_utility_descriptor_parse(device_framework,
 8003fb8:	f505 7388 	add.w	r3, r5, #272	; 0x110
 8003fbc:	2208      	movs	r2, #8
 8003fbe:	4952      	ldr	r1, [pc, #328]	; (8004108 <_ux_device_stack_configuration_set+0x200>)
 8003fc0:	4620      	mov	r0, r4
 8003fc2:	f7fe fdf9 	bl	8002bb8 <_ux_utility_descriptor_parse>
			UX_CONFIGURATION_DESCRIPTOR_ENTRIES,
			(UCHAR*)&device->ux_slave_device_configuration_descriptor);

	/* Configuration character D6 is for Self-powered */
	_ux_system_slave->ux_system_slave_power_state =
			(configuration_descriptor.bmAttributes & 0x40) ?
 8003fc6:	9b1c      	ldr	r3, [sp, #112]	; 0x70
					UX_DEVICE_SELF_POWERED : UX_DEVICE_BUS_POWERED;
 8003fc8:	f013 0f40 	tst.w	r3, #64	; 0x40
 8003fcc:	d00f      	beq.n	8003fee <_ux_device_stack_configuration_set+0xe6>
 8003fce:	2102      	movs	r1, #2
	_ux_system_slave->ux_system_slave_power_state =
 8003fd0:	4a4c      	ldr	r2, [pc, #304]	; (8004104 <_ux_device_stack_configuration_set+0x1fc>)
 8003fd2:	6812      	ldr	r2, [r2, #0]
 8003fd4:	f8c2 11c8 	str.w	r1, [r2, #456]	; 0x1c8

	/* Configuration character D5 is for Remote Wakeup */
	_ux_system_slave->ux_system_slave_remote_wakeup_capability =
			(configuration_descriptor.bmAttributes & 0x20) ?
					UX_TRUE : UX_FALSE;
 8003fd8:	f3c3 1340 	ubfx	r3, r3, #5, #1
	_ux_system_slave->ux_system_slave_remote_wakeup_capability =
 8003fdc:	f8c2 31cc 	str.w	r3, [r2, #460]	; 0x1cc

	/* Search only in current configuration */
	device_framework_length = configuration_descriptor.wTotalLength;
 8003fe0:	9f18      	ldr	r7, [sp, #96]	; 0x60

	UX_INTERFACE_DESCRIPTOR interface_descriptor;
	ULONG iad_first_interface = 0;
	ULONG iad_number_interfaces = 0;
	ULONG class_index;
	UX_SLAVE_CLASS* current_class = UX_NULL;
 8003fe2:	2300      	movs	r3, #0
 8003fe4:	9301      	str	r3, [sp, #4]
	ULONG iad_number_interfaces = 0;
 8003fe6:	4699      	mov	r9, r3
	ULONG iad_first_interface = 0;
 8003fe8:	469b      	mov	fp, r3
 8003fea:	46ca      	mov	sl, r9

	/*  We need to scan all the interface descriptors following this configuration descriptor and
	 * enable all endpoints associated with the default alternate setting of each interface. */
	while (device_framework_length != 0)
 8003fec:	e006      	b.n	8003ffc <_ux_device_stack_configuration_set+0xf4>
					UX_DEVICE_SELF_POWERED : UX_DEVICE_BUS_POWERED;
 8003fee:	2101      	movs	r1, #1
 8003ff0:	e7ee      	b.n	8003fd0 <_ux_device_stack_configuration_set+0xc8>
			/* Get the number of interfaces we have in the IAD. */
			iad_number_interfaces = (ULONG)*(device_framework + 3);
		}

		/* Check if this is an interface descriptor. */
		if (descriptor_type == UX_INTERFACE_DESCRIPTOR_ITEM)
 8003ff2:	2b04      	cmp	r3, #4
 8003ff4:	d010      	beq.n	8004018 <_ux_device_stack_configuration_set+0x110>
				_ux_device_stack_interface_set(device_framework, device_framework_length, 0);
			}
		}

		/* Adjust what is left of the device framework. */
		device_framework_length -= descriptor_length;
 8003ff6:	eba7 0708 	sub.w	r7, r7, r8

		/* Point to the next descriptor. */
		device_framework += descriptor_length;
 8003ffa:	4444      	add	r4, r8
	while (device_framework_length != 0)
 8003ffc:	2f00      	cmp	r7, #0
 8003ffe:	d072      	beq.n	80040e6 <_ux_device_stack_configuration_set+0x1de>
		descriptor_length = (ULONG)*device_framework;
 8004000:	f894 8000 	ldrb.w	r8, [r4]
		descriptor_type = *(device_framework + 1);
 8004004:	7863      	ldrb	r3, [r4, #1]
		if (descriptor_type == UX_INTERFACE_ASSOCIATION_DESCRIPTOR_ITEM)
 8004006:	2b0b      	cmp	r3, #11
 8004008:	d1f3      	bne.n	8003ff2 <_ux_device_stack_configuration_set+0xea>
			iad_first_interface = (ULONG)*(device_framework + 2);
 800400a:	f894 a002 	ldrb.w	sl, [r4, #2]
			iad_number_interfaces = (ULONG)*(device_framework + 3);
 800400e:	f894 9003 	ldrb.w	r9, [r4, #3]
			iad_flag = UX_TRUE;
 8004012:	f04f 0b01 	mov.w	fp, #1
 8004016:	e7ec      	b.n	8003ff2 <_ux_device_stack_configuration_set+0xea>
			_ux_utility_descriptor_parse(device_framework,
 8004018:	ab02      	add	r3, sp, #8
 800401a:	2209      	movs	r2, #9
 800401c:	493b      	ldr	r1, [pc, #236]	; (800410c <_ux_device_stack_configuration_set+0x204>)
 800401e:	4620      	mov	r0, r4
 8004020:	f7fe fdca 	bl	8002bb8 <_ux_utility_descriptor_parse>
			if (interface_descriptor.bAlternateSetting == 0)
 8004024:	9b05      	ldr	r3, [sp, #20]
 8004026:	2b00      	cmp	r3, #0
 8004028:	d1e5      	bne.n	8003ff6 <_ux_device_stack_configuration_set+0xee>
				if (iad_flag == UX_TRUE)
 800402a:	f1bb 0f01 	cmp.w	fp, #1
 800402e:	d132      	bne.n	8004096 <_ux_device_stack_configuration_set+0x18e>
					if (interface_descriptor.bInterfaceNumber == iad_first_interface)
 8004030:	9904      	ldr	r1, [sp, #16]
 8004032:	4551      	cmp	r1, sl
 8004034:	d00d      	beq.n	8004052 <_ux_device_stack_configuration_set+0x14a>
						_ux_system_slave->ux_system_slave_interface_class_array[interface_descriptor.bInterfaceNumber] =
 8004036:	4b33      	ldr	r3, [pc, #204]	; (8004104 <_ux_device_stack_configuration_set+0x1fc>)
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	f101 0c60 	add.w	ip, r1, #96	; 0x60
 800403e:	eb03 0c8c 	add.w	ip, r3, ip, lsl #2
 8004042:	9b01      	ldr	r3, [sp, #4]
 8004044:	f8cc 3004 	str.w	r3, [ip, #4]
					if (iad_number_interfaces == 0)
 8004048:	f1b9 0901 	subs.w	r9, r9, #1
 800404c:	d145      	bne.n	80040da <_ux_device_stack_configuration_set+0x1d2>
						iad_flag = UX_FALSE;
 800404e:	46cb      	mov	fp, r9
 8004050:	e043      	b.n	80040da <_ux_device_stack_configuration_set+0x1d2>
						class = _ux_system_slave->ux_system_slave_class_array;
 8004052:	4a2c      	ldr	r2, [pc, #176]	; (8004104 <_ux_device_stack_configuration_set+0x1fc>)
 8004054:	6810      	ldr	r0, [r2, #0]
 8004056:	f8d0 2180 	ldr.w	r2, [r0, #384]	; 0x180
 800405a:	46ac      	mov	ip, r5
						for (class_index = 0;
 800405c:	e002      	b.n	8004064 <_ux_device_stack_configuration_set+0x15c>
							class++;
 800405e:	f502 7298 	add.w	r2, r2, #304	; 0x130
								class_index++)
 8004062:	3301      	adds	r3, #1
								class_index < _ux_system_slave->ux_system_slave_max_class;
 8004064:	f8d0 5178 	ldr.w	r5, [r0, #376]	; 0x178
						for (class_index = 0;
 8004068:	429d      	cmp	r5, r3
 800406a:	d912      	bls.n	8004092 <_ux_device_stack_configuration_set+0x18a>
							if (class->ux_slave_class_status == UX_USED)
 800406c:	6c15      	ldr	r5, [r2, #64]	; 0x40
 800406e:	2d01      	cmp	r5, #1
 8004070:	d1f5      	bne.n	800405e <_ux_device_stack_configuration_set+0x156>
										== class->ux_slave_class_interface_number) &&
 8004072:	f8d2 5120 	ldr.w	r5, [r2, #288]	; 0x120
								if ((interface_descriptor.bInterfaceNumber
 8004076:	42a9      	cmp	r1, r5
 8004078:	d1f1      	bne.n	800405e <_ux_device_stack_configuration_set+0x156>
												== class->ux_slave_class_configuration_number))
 800407a:	f8d2 5124 	ldr.w	r5, [r2, #292]	; 0x124
										== class->ux_slave_class_interface_number) &&
 800407e:	42b5      	cmp	r5, r6
 8004080:	d1ed      	bne.n	800405e <_ux_device_stack_configuration_set+0x156>
 8004082:	4665      	mov	r5, ip
									_ux_system_slave->ux_system_slave_interface_class_array[interface_descriptor.bInterfaceNumber] =
 8004084:	f101 0c60 	add.w	ip, r1, #96	; 0x60
 8004088:	eb00 008c 	add.w	r0, r0, ip, lsl #2
 800408c:	6042      	str	r2, [r0, #4]
									current_class = class;
 800408e:	9201      	str	r2, [sp, #4]
									break;
 8004090:	e7da      	b.n	8004048 <_ux_device_stack_configuration_set+0x140>
 8004092:	4665      	mov	r5, ip
 8004094:	e7d8      	b.n	8004048 <_ux_device_stack_configuration_set+0x140>
					class = _ux_system_slave->ux_system_slave_class_array;
 8004096:	4b1b      	ldr	r3, [pc, #108]	; (8004104 <_ux_device_stack_configuration_set+0x1fc>)
 8004098:	6818      	ldr	r0, [r3, #0]
 800409a:	f8d0 3180 	ldr.w	r3, [r0, #384]	; 0x180
					for (class_index = 0; class_index < _ux_system_slave->ux_system_slave_max_class;
 800409e:	465a      	mov	r2, fp
 80040a0:	46ac      	mov	ip, r5
 80040a2:	e002      	b.n	80040aa <_ux_device_stack_configuration_set+0x1a2>
						class++;
 80040a4:	f503 7398 	add.w	r3, r3, #304	; 0x130
							class_index++)
 80040a8:	3201      	adds	r2, #1
					for (class_index = 0; class_index < _ux_system_slave->ux_system_slave_max_class;
 80040aa:	f8d0 1178 	ldr.w	r1, [r0, #376]	; 0x178
 80040ae:	4291      	cmp	r1, r2
 80040b0:	d912      	bls.n	80040d8 <_ux_device_stack_configuration_set+0x1d0>
						if (class->ux_slave_class_status == UX_USED)
 80040b2:	6c19      	ldr	r1, [r3, #64]	; 0x40
 80040b4:	2901      	cmp	r1, #1
 80040b6:	d1f5      	bne.n	80040a4 <_ux_device_stack_configuration_set+0x19c>
							if ((interface_descriptor.bInterfaceNumber
 80040b8:	9904      	ldr	r1, [sp, #16]
									== class->ux_slave_class_interface_number)
 80040ba:	f8d3 5120 	ldr.w	r5, [r3, #288]	; 0x120
							if ((interface_descriptor.bInterfaceNumber
 80040be:	42a9      	cmp	r1, r5
 80040c0:	d1f0      	bne.n	80040a4 <_ux_device_stack_configuration_set+0x19c>
											== class->ux_slave_class_configuration_number))
 80040c2:	f8d3 5124 	ldr.w	r5, [r3, #292]	; 0x124
									&&
 80040c6:	42b5      	cmp	r5, r6
 80040c8:	d1ec      	bne.n	80040a4 <_ux_device_stack_configuration_set+0x19c>
 80040ca:	4665      	mov	r5, ip
								_ux_system_slave->ux_system_slave_interface_class_array[interface_descriptor.bInterfaceNumber] =
 80040cc:	f101 0c60 	add.w	ip, r1, #96	; 0x60
 80040d0:	eb00 008c 	add.w	r0, r0, ip, lsl #2
 80040d4:	6043      	str	r3, [r0, #4]
								break;
 80040d6:	e000      	b.n	80040da <_ux_device_stack_configuration_set+0x1d2>
 80040d8:	4665      	mov	r5, ip
				_ux_device_stack_interface_set(device_framework, device_framework_length, 0);
 80040da:	2200      	movs	r2, #0
 80040dc:	4639      	mov	r1, r7
 80040de:	4620      	mov	r0, r4
 80040e0:	f000 f816 	bl	8004110 <_ux_device_stack_interface_set>
 80040e4:	e787      	b.n	8003ff6 <_ux_device_stack_configuration_set+0xee>
	}

	/* Mark the device as configured now. */
	device->ux_slave_device_state = UX_DEVICE_CONFIGURED;
 80040e6:	2203      	movs	r2, #3
 80040e8:	642a      	str	r2, [r5, #64]	; 0x40

	/* The DCD needs to update the device state too. */
	dcd->ux_slave_dcd_function(dcd, UX_DCD_CHANGE_STATE, (VOID*) UX_DEVICE_CONFIGURED);
 80040ea:	6bab      	ldr	r3, [r5, #56]	; 0x38
 80040ec:	2113      	movs	r1, #19
 80040ee:	4628      	mov	r0, r5
 80040f0:	4798      	blx	r3

	/* Configuration mounted. */
	return (UX_SUCCESS);
 80040f2:	2000      	movs	r0, #0
 80040f4:	e000      	b.n	80040f8 <_ux_device_stack_configuration_set+0x1f0>
		return (UX_SUCCESS);
 80040f6:	2000      	movs	r0, #0
}
 80040f8:	b01f      	add	sp, #124	; 0x7c
 80040fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		return (UX_ERROR);
 80040fe:	20ff      	movs	r0, #255	; 0xff
 8004100:	e7fa      	b.n	80040f8 <_ux_device_stack_configuration_set+0x1f0>
 8004102:	bf00      	nop
 8004104:	20002c48 	.word	0x20002c48
 8004108:	200000f4 	.word	0x200000f4
 800410c:	20000114 	.word	0x20000114

08004110 <_ux_device_stack_interface_set>:
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT _ux_device_stack_interface_set(UCHAR* device_framework, ULONG device_framework_length,
		ULONG alternate_setting_value)
{
 8004110:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	/* If trace is enabled, insert this event into the trace buffer. */
	UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_INTERFACE_SET, alternate_setting_value, 0, 0, 0,
			UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

	/* Get the pointer to the DCD. */
	UX_SLAVE_DCD* dcd = &_ux_system_slave->ux_system_slave_dcd;
 8004114:	4b3c      	ldr	r3, [pc, #240]	; (8004208 <_ux_device_stack_interface_set+0xf8>)
 8004116:	681f      	ldr	r7, [r3, #0]
 8004118:	46b8      	mov	r8, r7

	/* Get the pointer to the device. */
	UX_SLAVE_DEVICE* device = &_ux_system_slave->ux_system_slave_device;
 800411a:	f107 0940 	add.w	r9, r7, #64	; 0x40

	/*--------------------------------------------------------------------------------------------*/

	/* Find a free interface in the pool and hook it to the existing interface. */
	UX_SLAVE_INTERFACE* interface = device->ux_slave_device_interfaces_pool;
 800411e:	f8d7 4134 	ldr.w	r4, [r7, #308]	; 0x134

	ULONG interfaces_pool_number = device->ux_slave_device_interfaces_pool_number;
 8004122:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
	while (interfaces_pool_number != 0)
 8004126:	b133      	cbz	r3, 8004136 <_ux_device_stack_interface_set+0x26>
	{
		/* Check if this interface is free. */
		if (interface->ux_slave_interface_status == UX_UNUSED)
 8004128:	6822      	ldr	r2, [r4, #0]
 800412a:	b112      	cbz	r2, 8004132 <_ux_device_stack_interface_set+0x22>
			interface->ux_slave_interface_status = UX_USED;
			break;
		}

		/* Try the next interface. */
		interface++;
 800412c:	3438      	adds	r4, #56	; 0x38

		/* Decrement the number of interfaces left to scan in the pool. */
		interfaces_pool_number--;
 800412e:	3b01      	subs	r3, #1
 8004130:	e7f9      	b.n	8004126 <_ux_device_stack_interface_set+0x16>
			interface->ux_slave_interface_status = UX_USED;
 8004132:	2201      	movs	r2, #1
 8004134:	6022      	str	r2, [r4, #0]
	}

	/* Did we find a free interface ?  */
	if (interfaces_pool_number == 0)
 8004136:	2b00      	cmp	r3, #0
 8004138:	d05f      	beq.n	80041fa <_ux_device_stack_interface_set+0xea>
 800413a:	468a      	mov	sl, r1
 800413c:	4606      	mov	r6, r0

	/* If trace is enabled, register this object. */
	UX_TRACE_OBJECT_REGISTER(UX_TRACE_DEVICE_OBJECT_TYPE_INTERFACE, interface, 0, 0, 0)

	/* Parse the descriptor in something more readable. */
	_ux_utility_descriptor_parse(device_framework, _ux_system_interface_descriptor_structure,
 800413e:	f104 030c 	add.w	r3, r4, #12
 8004142:	2209      	movs	r2, #9
 8004144:	4931      	ldr	r1, [pc, #196]	; (800420c <_ux_device_stack_interface_set+0xfc>)
 8004146:	f7fe fd37 	bl	8002bb8 <_ux_utility_descriptor_parse>
			UX_INTERFACE_DESCRIPTOR_ENTRIES, (UCHAR*)&interface->ux_slave_interface_descriptor);

	/*--------------------------------------------------------------------------------------------*/

	/* Attach this interface to the end of the interface chain. */
	if (device->ux_slave_device_first_interface == UX_NULL)
 800414a:	f8d7 2130 	ldr.w	r2, [r7, #304]	; 0x130
 800414e:	b91a      	cbnz	r2, 8004158 <_ux_device_stack_interface_set+0x48>
	{
		device->ux_slave_device_first_interface = interface;
 8004150:	f8c7 4130 	str.w	r4, [r7, #304]	; 0x130
 8004154:	e004      	b.n	8004160 <_ux_device_stack_interface_set+0x50>
	{
		/* Multiple interfaces exist, so find the end of the chain. */
		UX_SLAVE_INTERFACE* interface_link = device->ux_slave_device_first_interface;

		while (interface_link->ux_slave_interface_next_interface != UX_NULL)
			interface_link = interface_link->ux_slave_interface_next_interface;
 8004156:	461a      	mov	r2, r3
		while (interface_link->ux_slave_interface_next_interface != UX_NULL)
 8004158:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800415a:	2b00      	cmp	r3, #0
 800415c:	d1fb      	bne.n	8004156 <_ux_device_stack_interface_set+0x46>

		interface_link->ux_slave_interface_next_interface = interface;
 800415e:	6314      	str	r4, [r2, #48]	; 0x30
	}

	/* Point beyond the interface descriptor. */
	device_framework_length -= (ULONG)*device_framework;
 8004160:	7830      	ldrb	r0, [r6, #0]
 8004162:	ebaa 0a00 	sub.w	sl, sl, r0
	device_framework += (ULONG)*device_framework;
 8004166:	4406      	add	r6, r0
	UCHAR descriptor_type;
	ULONG endpoints_pool_number;
	UINT status;

	/* Parse the device framework and locate endpoint descriptor(s). */
	while (device_framework_length != 0)
 8004168:	e031      	b.n	80041ce <_ux_device_stack_interface_set+0xbe>
		switch (descriptor_type)
		{
			case UX_ENDPOINT_DESCRIPTOR_ITEM:
				/* Find a free endpoint in the pool and hook it to the existing interface
				 * after it's created by DCD. */
				endpoint = device->ux_slave_device_endpoints_pool;
 800416a:	f8d7 513c 	ldr.w	r5, [r7, #316]	; 0x13c
				endpoints_pool_number = device->ux_slave_device_endpoints_pool_number;
 800416e:	f8d7 3140 	ldr.w	r3, [r7, #320]	; 0x140
				while (endpoints_pool_number != 0)
 8004172:	b133      	cbz	r3, 8004182 <_ux_device_stack_interface_set+0x72>
				{
					/* Check if this endpoint is free. */
					if (endpoint->ux_slave_endpoint_status == UX_UNUSED)
 8004174:	682a      	ldr	r2, [r5, #0]
 8004176:	b112      	cbz	r2, 800417e <_ux_device_stack_interface_set+0x6e>
						endpoint->ux_slave_endpoint_status = UX_USED;
						break;
					}

					/* Try the next endpoint. */
					endpoint++;
 8004178:	3590      	adds	r5, #144	; 0x90

					/* Decrement the number of endpoints to scan from the pool. */
					endpoints_pool_number--;
 800417a:	3b01      	subs	r3, #1
 800417c:	e7f9      	b.n	8004172 <_ux_device_stack_interface_set+0x62>
						endpoint->ux_slave_endpoint_status = UX_USED;
 800417e:	2201      	movs	r2, #1
 8004180:	602a      	str	r2, [r5, #0]
				}

				/* Did we find a free endpoint ?  */
				if (endpoints_pool_number == 0)
 8004182:	2b00      	cmp	r3, #0
 8004184:	d03d      	beq.n	8004202 <_ux_device_stack_interface_set+0xf2>
					return (UX_MEMORY_INSUFFICIENT);

				/* Parse the descriptor in something more readable. */
				_ux_utility_descriptor_parse(device_framework,
 8004186:	f105 030c 	add.w	r3, r5, #12
 800418a:	2206      	movs	r2, #6
 800418c:	4920      	ldr	r1, [pc, #128]	; (8004210 <_ux_device_stack_interface_set+0x100>)
 800418e:	4630      	mov	r0, r6
 8004190:	f7fe fd12 	bl	8002bb8 <_ux_utility_descriptor_parse>

				/* Now we create a transfer request to accept transfer on this endpoint. */
				transfer_request = &endpoint->ux_slave_endpoint_transfer_request;

				/* We store the endpoint in the transfer request as well. */
				transfer_request->ux_slave_transfer_request_endpoint = endpoint;
 8004194:	63ad      	str	r5, [r5, #56]	; 0x38

				/* By default the timeout is infinite on request. */
				transfer_request->ux_slave_transfer_request_timeout = UX_WAIT_FOREVER;
 8004196:	f04f 33ff 	mov.w	r3, #4294967295
 800419a:	67eb      	str	r3, [r5, #124]	; 0x7c

				/* Attach the interface to the endpoint. */
				endpoint->ux_slave_endpoint_interface = interface;
 800419c:	62ac      	str	r4, [r5, #40]	; 0x28

				/* Attach the device to the endpoint. */
				endpoint->ux_slave_endpoint_device = device;
 800419e:	f8c5 902c 	str.w	r9, [r5, #44]	; 0x2c

				/* Create the endpoint at the DCD level. */
				status = dcd->ux_slave_dcd_function(dcd, UX_DCD_CREATE_ENDPOINT, (VOID*)endpoint);
 80041a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80041a4:	462a      	mov	r2, r5
 80041a6:	210e      	movs	r1, #14
 80041a8:	4640      	mov	r0, r8
 80041aa:	4798      	blx	r3

				/* Do a sanity check on endpoint creation. */
				if (status != UX_SUCCESS)
 80041ac:	4603      	mov	r3, r0
 80041ae:	b918      	cbnz	r0, 80041b8 <_ux_device_stack_interface_set+0xa8>
					endpoint->ux_slave_endpoint_status = UX_UNUSED;
					return (status);
				}

				/* Attach this endpoint to the end of the endpoint chain. */
				if (interface->ux_slave_interface_first_endpoint == UX_NULL)
 80041b0:	6b62      	ldr	r2, [r4, #52]	; 0x34
 80041b2:	b92a      	cbnz	r2, 80041c0 <_ux_device_stack_interface_set+0xb0>
				{
					interface->ux_slave_interface_first_endpoint = endpoint;
 80041b4:	6365      	str	r5, [r4, #52]	; 0x34
 80041b6:	e007      	b.n	80041c8 <_ux_device_stack_interface_set+0xb8>
					endpoint->ux_slave_endpoint_status = UX_UNUSED;
 80041b8:	2200      	movs	r2, #0
 80041ba:	602a      	str	r2, [r5, #0]
					return (status);
 80041bc:	e01e      	b.n	80041fc <_ux_device_stack_interface_set+0xec>
				else
				{
					/* Multiple endpoints exist, so find the end of the chain. */
					endpoint_link = interface->ux_slave_interface_first_endpoint;
					while (endpoint_link->ux_slave_endpoint_next_endpoint != UX_NULL)
						endpoint_link = endpoint_link->ux_slave_endpoint_next_endpoint;
 80041be:	461a      	mov	r2, r3
					while (endpoint_link->ux_slave_endpoint_next_endpoint != UX_NULL)
 80041c0:	6a53      	ldr	r3, [r2, #36]	; 0x24
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d1fb      	bne.n	80041be <_ux_device_stack_interface_set+0xae>
					endpoint_link->ux_slave_endpoint_next_endpoint = endpoint;
 80041c6:	6255      	str	r5, [r2, #36]	; 0x24
			default:
				break;
		}

		/* Adjust what is left of the device framework. */
		device_framework_length -= descriptor_length;
 80041c8:	ebaa 0a0b 	sub.w	sl, sl, fp

		/* Point to the next descriptor. */
		device_framework += descriptor_length;
 80041cc:	445e      	add	r6, fp
	while (device_framework_length != 0)
 80041ce:	f1ba 0f00 	cmp.w	sl, #0
 80041d2:	d00d      	beq.n	80041f0 <_ux_device_stack_interface_set+0xe0>
		descriptor_length = (ULONG)*device_framework;
 80041d4:	f896 b000 	ldrb.w	fp, [r6]
		descriptor_type = *(device_framework + 1);
 80041d8:	7873      	ldrb	r3, [r6, #1]
		switch (descriptor_type)
 80041da:	2b04      	cmp	r3, #4
 80041dc:	d003      	beq.n	80041e6 <_ux_device_stack_interface_set+0xd6>
 80041de:	2b05      	cmp	r3, #5
 80041e0:	d0c3      	beq.n	800416a <_ux_device_stack_interface_set+0x5a>
 80041e2:	2b02      	cmp	r3, #2
 80041e4:	d1f0      	bne.n	80041c8 <_ux_device_stack_interface_set+0xb8>
				status = _ux_device_stack_interface_start(interface);
 80041e6:	4620      	mov	r0, r4
 80041e8:	f000 f814 	bl	8004214 <_ux_device_stack_interface_start>
 80041ec:	4603      	mov	r3, r0
				return (status);
 80041ee:	e005      	b.n	80041fc <_ux_device_stack_interface_set+0xec>
	}

	/* The interface attached to this configuration must be started at the class level. */
	status = _ux_device_stack_interface_start(interface);
 80041f0:	4620      	mov	r0, r4
 80041f2:	f000 f80f 	bl	8004214 <_ux_device_stack_interface_start>
 80041f6:	4603      	mov	r3, r0

	/* Return the status to the caller. */
	return (status);
 80041f8:	e000      	b.n	80041fc <_ux_device_stack_interface_set+0xec>
		return (UX_MEMORY_INSUFFICIENT);
 80041fa:	2312      	movs	r3, #18
}
 80041fc:	4618      	mov	r0, r3
 80041fe:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
					return (UX_MEMORY_INSUFFICIENT);
 8004202:	2312      	movs	r3, #18
 8004204:	e7fa      	b.n	80041fc <_ux_device_stack_interface_set+0xec>
 8004206:	bf00      	nop
 8004208:	20002c48 	.word	0x20002c48
 800420c:	20000114 	.word	0x20000114
 8004210:	2000010c 	.word	0x2000010c

08004214 <_ux_device_stack_interface_start>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT _ux_device_stack_interface_start(UX_SLAVE_INTERFACE* interface)
{
 8004214:	b570      	push	{r4, r5, r6, lr}
 8004216:	b08c      	sub	sp, #48	; 0x30
	/* Get the class for the interface. */
	UX_SLAVE_CLASS* class =
			_ux_system_slave->
 8004218:	4b18      	ldr	r3, [pc, #96]	; (800427c <_ux_device_stack_interface_start+0x68>)
 800421a:	681d      	ldr	r5, [r3, #0]
					ux_system_slave_interface_class_array[interface->ux_slave_interface_descriptor.bInterfaceNumber];
 800421c:	6943      	ldr	r3, [r0, #20]
	UX_SLAVE_CLASS* class =
 800421e:	3360      	adds	r3, #96	; 0x60
 8004220:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8004224:	685e      	ldr	r6, [r3, #4]

	/* Check if class driver is available. */
	if (class == UX_NULL)
 8004226:	b32e      	cbz	r6, 8004274 <_ux_device_stack_interface_start+0x60>
 8004228:	4604      	mov	r4, r0
	 * 		UINT ux_slave_class_command_protocol;
	 * 		struct UX_SLAVE_CLASS_STRUCT* ux_slave_class_command_class_ptr;
	 * 		VOID* ux_slave_class_command_parameter;
	 * 		VOID* ux_slave_class_command_interface_number;
	 * } UX_SLAVE_CLASS_COMMAND; */
	UX_SLAVE_CLASS_COMMAND class_command = { 0 };
 800422a:	2228      	movs	r2, #40	; 0x28
 800422c:	2100      	movs	r1, #0
 800422e:	a802      	add	r0, sp, #8
 8004230:	f005 ff9f 	bl	800a172 <memset>

	/* Build all the fields of the Class Command. */
	class_command.ux_slave_class_command_request = UX_SLAVE_CLASS_COMMAND_QUERY;
 8004234:	2301      	movs	r3, #1
 8004236:	9301      	str	r3, [sp, #4]
	class_command.ux_slave_class_command_interface = (VOID*)interface;
 8004238:	9403      	str	r4, [sp, #12]
	class_command.ux_slave_class_command_pid = device->ux_slave_device_descriptor.idProduct;
 800423a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800423c:	9304      	str	r3, [sp, #16]
	class_command.ux_slave_class_command_vid = device->ux_slave_device_descriptor.idVendor;
 800423e:	6e2b      	ldr	r3, [r5, #96]	; 0x60
 8004240:	9305      	str	r3, [sp, #20]
	class_command.ux_slave_class_command_class =
			interface->ux_slave_interface_descriptor.bInterfaceClass;
 8004242:	6a23      	ldr	r3, [r4, #32]
	class_command.ux_slave_class_command_class =
 8004244:	9306      	str	r3, [sp, #24]
	class_command.ux_slave_class_command_subclass =
			interface->ux_slave_interface_descriptor.bInterfaceSubClass;
 8004246:	6a63      	ldr	r3, [r4, #36]	; 0x24
	class_command.ux_slave_class_command_subclass =
 8004248:	9307      	str	r3, [sp, #28]
	class_command.ux_slave_class_command_protocol =
			interface->ux_slave_interface_descriptor.bInterfaceProtocol;
 800424a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
	class_command.ux_slave_class_command_protocol =
 800424c:	9308      	str	r3, [sp, #32]

	/* We can now memorize the interface pointer associated with this class. */
	class->ux_slave_class_interface = interface;
 800424e:	f8c6 4128 	str.w	r4, [r6, #296]	; 0x128

	/* We have found a potential candidate. Call this registered class entry function. */
	UINT status = class->ux_slave_class_entry_function(&class_command);
 8004252:	6c73      	ldr	r3, [r6, #68]	; 0x44
 8004254:	a801      	add	r0, sp, #4
 8004256:	4798      	blx	r3

	/* The status tells us if the registered class wants to own this class. */
	if (status == UX_SUCCESS)
 8004258:	b970      	cbnz	r0, 8004278 <_ux_device_stack_interface_start+0x64>
	{
		/* Store the class container. */
		class_command.ux_slave_class_command_class_ptr = class;
 800425a:	9609      	str	r6, [sp, #36]	; 0x24

		/* Store the command. */
		class_command.ux_slave_class_command_request = UX_SLAVE_CLASS_COMMAND_ACTIVATE;
 800425c:	a80c      	add	r0, sp, #48	; 0x30
 800425e:	2302      	movs	r3, #2
 8004260:	f840 3d2c 	str.w	r3, [r0, #-44]!

		/* Activate the class. */
		status = class->ux_slave_class_entry_function(&class_command);
 8004264:	6c73      	ldr	r3, [r6, #68]	; 0x44
 8004266:	4798      	blx	r3

		/* If the class was successfully activated, set the class for the interface. */
		if (status == UX_SUCCESS)
 8004268:	4603      	mov	r3, r0
 800426a:	b900      	cbnz	r0, 800426e <_ux_device_stack_interface_start+0x5a>
			interface->ux_slave_interface_class = class;
 800426c:	6066      	str	r6, [r4, #4]
		return (status);
	}

	/* There is no driver who want to own this class!  */
	return (UX_NO_CLASS_MATCH);
}
 800426e:	4618      	mov	r0, r3
 8004270:	b00c      	add	sp, #48	; 0x30
 8004272:	bd70      	pop	{r4, r5, r6, pc}
		return (UX_NO_CLASS_MATCH);
 8004274:	2357      	movs	r3, #87	; 0x57
 8004276:	e7fa      	b.n	800426e <_ux_device_stack_interface_start+0x5a>
	return (UX_NO_CLASS_MATCH);
 8004278:	2357      	movs	r3, #87	; 0x57
 800427a:	e7f8      	b.n	800426e <_ux_device_stack_interface_start+0x5a>
 800427c:	20002c48 	.word	0x20002c48

08004280 <_ux_device_stack_transfer_abort>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT _ux_device_stack_transfer_abort(UX_SLAVE_TRANSFER* transfer_request, ULONG completion_code)
{
 8004280:	b570      	push	{r4, r5, r6, lr}
	/* If trace is enabled, insert this event into the trace buffer. */
	UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_TRANSFER_ABORT, transfer_request, completion_code,
			0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

	/* Get the pointer to the DCD. */
	UX_SLAVE_DCD* dcd = &_ux_system_slave->ux_system_slave_dcd;
 8004282:	4b0e      	ldr	r3, [pc, #56]	; (80042bc <_ux_device_stack_transfer_abort+0x3c>)
 8004284:	681b      	ldr	r3, [r3, #0]

	/* Sets the completion code due to bus reset. */
	transfer_request->ux_slave_transfer_request_completion_code = UX_TRANSFER_BUS_RESET;
 8004286:	2226      	movs	r2, #38	; 0x26
 8004288:	6202      	str	r2, [r0, #32]
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 800428a:	f3ef 8510 	mrs	r5, PRIMASK
    __asm__ volatile (" CPSID i" : : : "memory" );
 800428e:	b672      	cpsid	i

	/* Ensure we're not preempted by the transfer completion ISR. */
	TX_DISABLE

	/* It's possible the transfer already completed. Ensure it hasn't before doing the abort. */
	if (transfer_request->ux_slave_transfer_request_status == UX_TRANSFER_STATUS_PENDING)
 8004290:	6802      	ldr	r2, [r0, #0]
 8004292:	2a01      	cmp	r2, #1
 8004294:	d10f      	bne.n	80042b6 <_ux_device_stack_transfer_abort+0x36>
 8004296:	4604      	mov	r4, r0
	{
		/* Call the DCD if necessary for cleaning up the pending transfer. */
		dcd->ux_slave_dcd_function(dcd, UX_DCD_TRANSFER_ABORT, (VOID*)transfer_request);
 8004298:	6b9e      	ldr	r6, [r3, #56]	; 0x38
 800429a:	4602      	mov	r2, r0
 800429c:	210d      	movs	r1, #13
 800429e:	4618      	mov	r0, r3
 80042a0:	47b0      	blx	r6
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 80042a2:	f385 8810 	msr	PRIMASK, r5
		TX_RESTORE

		/* We need to set the completion code for the transfer to aborted. Note that the transfer
		 * request function cannot simultaneously modify this because if the transfer was pending,
		 * then the transfer's thread is currently waiting for it to complete. */
		transfer_request->ux_slave_transfer_request_status = UX_TRANSFER_STATUS_ABORT;
 80042a6:	4620      	mov	r0, r4
 80042a8:	2304      	movs	r3, #4
 80042aa:	f840 3b2c 	str.w	r3, [r0], #44

		/* Wake up the device driver who is waiting on the semaphore. */
		_ux_utility_semaphore_put(&transfer_request->ux_slave_transfer_request_semaphore);
 80042ae:	f7fe fe25 	bl	8002efc <_ux_utility_semaphore_put>
		TX_RESTORE
	}

	/* This function never fails. */
	return (UX_SUCCESS);
}
 80042b2:	2000      	movs	r0, #0
 80042b4:	bd70      	pop	{r4, r5, r6, pc}
 80042b6:	f385 8810 	msr	PRIMASK, r5
 80042ba:	e7fa      	b.n	80042b2 <_ux_device_stack_transfer_abort+0x32>
 80042bc:	20002c48 	.word	0x20002c48

080042c0 <_ux_device_stack_transfer_all_request_abort>:
/*                                                                        */ 
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_transfer_all_request_abort(UX_SLAVE_ENDPOINT *endpoint, ULONG completion_code)
{
 80042c0:	b508      	push	{r3, lr}

    /* Get the transfer request for this endpoint.  */
    transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;
    
    /* Abort this request.  */
    _ux_device_stack_transfer_abort(transfer_request, completion_code);
 80042c2:	3030      	adds	r0, #48	; 0x30
 80042c4:	f7ff ffdc 	bl	8004280 <_ux_device_stack_transfer_abort>

    /* Return successful completion.  */
    return(UX_SUCCESS);
}
 80042c8:	2000      	movs	r0, #0
 80042ca:	bd08      	pop	{r3, pc}

080042cc <_ux_utility_long_put>:
VOID  _ux_utility_long_put(UCHAR * address, ULONG value)
{

    /* In order to make this function endian agnostic and memory alignment
       independent, we write a byte at a time from the address.  */
    *address++ =  (UCHAR) (value & 0xff);
 80042cc:	7001      	strb	r1, [r0, #0]
    *address++ =  (UCHAR) ((value >> 8) & 0xff);
 80042ce:	f3c1 2307 	ubfx	r3, r1, #8, #8
 80042d2:	7043      	strb	r3, [r0, #1]
    *address++ =  (UCHAR) ((value >> 16) & 0xff);
 80042d4:	f3c1 4307 	ubfx	r3, r1, #16, #8
 80042d8:	7083      	strb	r3, [r0, #2]
    *address =    (UCHAR) ((value >> 24) & 0xff);
 80042da:	0e09      	lsrs	r1, r1, #24
 80042dc:	70c1      	strb	r1, [r0, #3]

    /* Return to caller.  */
    return;
}
 80042de:	4770      	bx	lr

080042e0 <_ux_utility_long_put_big_endian>:
ULONG   high_word_value;

    /* First we swap the value words.  */
    low_word_value =  value >> 16;
    high_word_value =  value << 16;
    value =  high_word_value | low_word_value;
 80042e0:	ea4f 4131 	mov.w	r1, r1, ror #16

    /* In order to make this function endian agnostic and memory alignment
       independent, we write a byte at a time from the address.  */
    *address++ =  (UCHAR) ((value >> 8) & 0xff);
 80042e4:	f3c1 2307 	ubfx	r3, r1, #8, #8
 80042e8:	7003      	strb	r3, [r0, #0]
    *address++ =  (UCHAR) (value & 0xff);
 80042ea:	7041      	strb	r1, [r0, #1]
    *address++ =  (UCHAR) ((value >> 24 ) & 0xff);
 80042ec:	0e0b      	lsrs	r3, r1, #24
 80042ee:	7083      	strb	r3, [r0, #2]
    *address   =  (UCHAR) ((value >> 16) & 0xff);
 80042f0:	f3c1 4107 	ubfx	r1, r1, #16, #8
 80042f4:	70c1      	strb	r1, [r0, #3]

    /* Return to caller.  */
    return;
}
 80042f6:	4770      	bx	lr

080042f8 <_ux_utility_semaphore_get>:
/*                                                                        */ 
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _ux_utility_semaphore_get(TX_SEMAPHORE *semaphore, ULONG semaphore_signal)
{
 80042f8:	b530      	push	{r4, r5, lr}
 80042fa:	b08f      	sub	sp, #60	; 0x3c
 80042fc:	4604      	mov	r4, r0
 80042fe:	460d      	mov	r5, r1
ULONG       time_slice;
TX_THREAD   *next_thread;
TX_THREAD   *suspended_thread;

    /* Call TX to know my own tread.  */
    my_thread = tx_thread_identify();
 8004300:	f004 fca0 	bl	8008c44 <_tx_thread_identify>

    /* Retrieve information about the previously created thread "my_thread." */
    tx_thread_info_get(my_thread, &name, &state, &run_count,
 8004304:	ab06      	add	r3, sp, #24
 8004306:	9304      	str	r3, [sp, #16]
 8004308:	ab07      	add	r3, sp, #28
 800430a:	9303      	str	r3, [sp, #12]
 800430c:	ab08      	add	r3, sp, #32
 800430e:	9302      	str	r3, [sp, #8]
 8004310:	ab09      	add	r3, sp, #36	; 0x24
 8004312:	9301      	str	r3, [sp, #4]
 8004314:	ab0a      	add	r3, sp, #40	; 0x28
 8004316:	9300      	str	r3, [sp, #0]
 8004318:	ab0b      	add	r3, sp, #44	; 0x2c
 800431a:	aa0c      	add	r2, sp, #48	; 0x30
 800431c:	a90d      	add	r1, sp, #52	; 0x34
 800431e:	f005 facf 	bl	80098c0 <_txe_thread_info_get>
                       &priority, &preemption_threshold,
                       &time_slice, &next_thread,&suspended_thread);

    /* Is this the lowest priority thread in the system trying to use TX services ? */
    if (priority > _ux_system -> ux_system_thread_lowest_priority)
 8004322:	4b06      	ldr	r3, [pc, #24]	; (800433c <_ux_utility_semaphore_get+0x44>)
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	6999      	ldr	r1, [r3, #24]
 8004328:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800432a:	4291      	cmp	r1, r2
 800432c:	d200      	bcs.n	8004330 <_ux_utility_semaphore_get+0x38>
    {

        /* We need to remember this thread priority.  */
        _ux_system -> ux_system_thread_lowest_priority = priority;
 800432e:	619a      	str	r2, [r3, #24]
        
    }

    /* Get ThreadX semaphore instance.  */
    status =  tx_semaphore_get(semaphore, semaphore_signal);
 8004330:	4629      	mov	r1, r5
 8004332:	4620      	mov	r0, r4
 8004334:	f005 f9ca 	bl	80096cc <_txe_semaphore_get>

    /* Return completion status.  */
    return(status);
}
 8004338:	b00f      	add	sp, #60	; 0x3c
 800433a:	bd30      	pop	{r4, r5, pc}
 800433c:	20002c50 	.word	0x20002c50

08004340 <_ux_utility_short_put_big_endian>:

    
    /* First we swap the value bytes. */
    low_byte_value =  value >> 8;
    high_byte_value =  (USHORT)(value<< 8);
    value =  high_byte_value | low_byte_value;
 8004340:	ba49      	rev16	r1, r1
 8004342:	b289      	uxth	r1, r1

    /* In order to make this function endian agnostic and memory alignment
       independent, we write a byte at a time from the address.  */
    *address++ =  (UCHAR) (value & 0xff);
 8004344:	7001      	strb	r1, [r0, #0]
    *address=     (UCHAR) ((value >> 8) & 0xff);
 8004346:	0a09      	lsrs	r1, r1, #8
 8004348:	7041      	strb	r1, [r0, #1]

    /* Return to caller. */
    return;
}
 800434a:	4770      	bx	lr

0800434c <_ux_utility_thread_resume>:
/*                                                                        */ 
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _ux_utility_thread_resume(TX_THREAD *thread_ptr)
{
 800434c:	b508      	push	{r3, lr}

UINT    status;


    /* Call ThreadX to resume USBX thread.  */
    status =  tx_thread_resume(thread_ptr);
 800434e:	f005 fad7 	bl	8009900 <_txe_thread_resume>

    /* Return completion status.  */
    return(status);
}
 8004352:	bd08      	pop	{r3, pc}

08004354 <_ux_dcd_stm32_address_set>:
/*                                                                        */ 
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_address_set(UX_DCD_STM32 *dcd_stm32, ULONG address)
{
 8004354:	b538      	push	{r3, r4, r5, lr}
 8004356:	4604      	mov	r4, r0
 8004358:	460d      	mov	r5, r1

    /* Clear the previous address.  */
    _ux_dcd_stm32_register_clear(dcd_stm32, UX_DCD_STM32_OTG_FS_DCFG, UX_DCD_STM32_OTG_FS_DCFG_DAD_MASK);
 800435a:	f44f 62fe 	mov.w	r2, #2032	; 0x7f0
 800435e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004362:	f7fd fc6d 	bl	8001c40 <_ux_dcd_stm32_register_clear>
    
    /* Store the new address of the device.  */
    _ux_dcd_stm32_register_set(dcd_stm32, UX_DCD_STM32_OTG_FS_DCFG, address << UX_DCD_STM32_OTG_FS_DCFG_DAD_SHIFT);
 8004366:	012a      	lsls	r2, r5, #4
 8004368:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800436c:	4620      	mov	r0, r4
 800436e:	f7fd fc72 	bl	8001c56 <_ux_dcd_stm32_register_set>

    /* This function always succeeds.  */
    return(UX_SUCCESS);         
}
 8004372:	2000      	movs	r0, #0
 8004374:	bd38      	pop	{r3, r4, r5, pc}
	...

08004378 <_ux_dcd_stm32_endpoint_create>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT _ux_dcd_stm32_endpoint_create(UX_DCD_STM32* dcd_stm32, UX_SLAVE_ENDPOINT* endpoint)
{
 8004378:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
//	ULONG stm32_endpoint_register;
//	ULONG stm32_endpoint_address;

	/* The endpoint index in the array of the STM32 must match the endpoint number.
	 * The STM32 has 4 endpoints maximum. Each can be IN/OUT. */
	ULONG stm32_endpoint_index = endpoint->ux_slave_endpoint_descriptor.bEndpointAddress
 800437c:	694c      	ldr	r4, [r1, #20]
 800437e:	f024 0480 	bic.w	r4, r4, #128	; 0x80
			& ~UX_ENDPOINT_DIRECTION;

	/* Fetch the address of the physical endpoint. */
	UX_DCD_STM32_ED* ed = &dcd_stm32->ux_dcd_stm32_ed[stm32_endpoint_index];
 8004382:	00e2      	lsls	r2, r4, #3
 8004384:	4422      	add	r2, r4
 8004386:	0093      	lsls	r3, r2, #2
 8004388:	4403      	add	r3, r0
 800438a:	f103 0804 	add.w	r8, r3, #4

	ULONG stm32_endpoint_register;
	ULONG stm32_endpoint_address;

	/* Check the endpoint status, if it is free, reserve it. If not reject this endpoint. */
	if ((ed->ux_dcd_stm32_ed_status & UX_DCD_STM32_ED_STATUS_USED) == 0)
 800438e:	685b      	ldr	r3, [r3, #4]
 8004390:	f013 0f01 	tst.w	r3, #1
 8004394:	f040 808e 	bne.w	80044b4 <_ux_dcd_stm32_endpoint_create+0x13c>
 8004398:	460d      	mov	r5, r1
 800439a:	4606      	mov	r6, r0
	{
		/* We can use this endpoint. */
		ed->ux_dcd_stm32_ed_status |= UX_DCD_STM32_ED_STATUS_USED;
 800439c:	00e2      	lsls	r2, r4, #3
 800439e:	4422      	add	r2, r4
 80043a0:	0097      	lsls	r7, r2, #2
 80043a2:	4407      	add	r7, r0
 80043a4:	f043 0301 	orr.w	r3, r3, #1
 80043a8:	607b      	str	r3, [r7, #4]

		/* Keep the physical endpoint address in the endpoint container. */
		endpoint->ux_slave_endpoint_ed = (VOID*)ed;
 80043aa:	f8c1 8008 	str.w	r8, [r1, #8]

		/* Save the endpoint pointer. */
		ed->ux_dcd_stm32_ed_endpoint = endpoint;
 80043ae:	6279      	str	r1, [r7, #36]	; 0x24

		/* And its index. */
		ed->ux_dcd_stm32_ed_index = stm32_endpoint_index;
 80043b0:	60fc      	str	r4, [r7, #12]

		/* And its direction. */
		ed->ux_dcd_stm32_ed_direction = endpoint->ux_slave_endpoint_descriptor.bEndpointAddress
 80043b2:	694b      	ldr	r3, [r1, #20]
				& UX_ENDPOINT_DIRECTION;
 80043b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
		ed->ux_dcd_stm32_ed_direction = endpoint->ux_slave_endpoint_descriptor.bEndpointAddress
 80043b8:	623b      	str	r3, [r7, #32]

		/* And its type. */
		ed->ux_dcd_stm32_ed_type = endpoint->ux_slave_endpoint_descriptor.bmAttributes
 80043ba:	698b      	ldr	r3, [r1, #24]
				& UX_MASK_ENDPOINT_TYPE;
 80043bc:	f003 0303 	and.w	r3, r3, #3
		ed->ux_dcd_stm32_ed_type = endpoint->ux_slave_endpoint_descriptor.bmAttributes
 80043c0:	61fb      	str	r3, [r7, #28]

		/* Reset the endpoint. */
		_ux_dcd_stm32_endpoint_reset(dcd_stm32, endpoint);
 80043c2:	f000 f8b3 	bl	800452c <_ux_dcd_stm32_endpoint_reset>

		/* Reset the endpoint register. */
		stm32_endpoint_register = 0;

		/* For IN endpoint, the FIFO number is stored in the DIEPCTL register. */
		if (ed->ux_dcd_stm32_ed_direction == UX_ENDPOINT_IN)
 80043c6:	6a3b      	ldr	r3, [r7, #32]
 80043c8:	2b80      	cmp	r3, #128	; 0x80
 80043ca:	d00d      	beq.n	80043e8 <_ux_dcd_stm32_endpoint_create+0x70>
		stm32_endpoint_register = 0;
 80043cc:	2700      	movs	r7, #0
			/* Set the FIFO number based on the endpoint index. */
			stm32_endpoint_register |= stm32_endpoint_index
					<< UX_DCD_STM32_OTG_FS_DIEPCTL_TXFNUM_SHIFT;

		/* Set USBAEP Active endpoint bit. */
		stm32_endpoint_register |= UX_DCD_STM32_OTG_FS_DIEPCTL_USBAEP;
 80043ce:	f447 4700 	orr.w	r7, r7, #32768	; 0x8000

		/* Build the endpoint DIEP or DOEP register. */
		switch (ed->ux_dcd_stm32_ed_type)
 80043d2:	eb04 02c4 	add.w	r2, r4, r4, lsl #3
 80043d6:	0093      	lsls	r3, r2, #2
 80043d8:	4433      	add	r3, r6
 80043da:	69db      	ldr	r3, [r3, #28]
 80043dc:	2b03      	cmp	r3, #3
 80043de:	d86c      	bhi.n	80044ba <_ux_dcd_stm32_endpoint_create+0x142>
 80043e0:	e8df f003 	tbb	[pc, r3]
 80043e4:	55505a04 	.word	0x55505a04
					<< UX_DCD_STM32_OTG_FS_DIEPCTL_TXFNUM_SHIFT;
 80043e8:	05a7      	lsls	r7, r4, #22
 80043ea:	e7f0      	b.n	80043ce <_ux_dcd_stm32_endpoint_create+0x56>
		{
			case UX_CONTROL_ENDPOINT:
				/* Set the MaxPacketSize. This is different for Control endpoints and other endpoints. */
				switch (endpoint->ux_slave_endpoint_descriptor.wMaxPacketSize)
 80043ec:	69eb      	ldr	r3, [r5, #28]
 80043ee:	2b10      	cmp	r3, #16
 80043f0:	d046      	beq.n	8004480 <_ux_dcd_stm32_endpoint_create+0x108>
 80043f2:	d905      	bls.n	8004400 <_ux_dcd_stm32_endpoint_create+0x88>
 80043f4:	2b20      	cmp	r3, #32
 80043f6:	d007      	beq.n	8004408 <_ux_dcd_stm32_endpoint_create+0x90>
 80043f8:	2b40      	cmp	r3, #64	; 0x40
 80043fa:	d106      	bne.n	800440a <_ux_dcd_stm32_endpoint_create+0x92>
				{
					/* Is it 64 bytes ? */
					case 64:
						stm32_endpoint_register = 0;
 80043fc:	2700      	movs	r7, #0
 80043fe:	e004      	b.n	800440a <_ux_dcd_stm32_endpoint_create+0x92>
				switch (endpoint->ux_slave_endpoint_descriptor.wMaxPacketSize)
 8004400:	2b08      	cmp	r3, #8
 8004402:	d102      	bne.n	800440a <_ux_dcd_stm32_endpoint_create+0x92>
						stm32_endpoint_register = 2;
						break;

					/* Is it 8 bytes ? */
					case 8:
						stm32_endpoint_register = 3;
 8004404:	2703      	movs	r7, #3
						break;
 8004406:	e000      	b.n	800440a <_ux_dcd_stm32_endpoint_create+0x92>
						stm32_endpoint_register = 1;
 8004408:	2701      	movs	r7, #1
					default:
						break;
				}

				/* Set the UX_DCD_STM32_OTG_FS_DIEPCTL register. */
				_ux_dcd_stm32_register_write(dcd_stm32, UX_DCD_STM32_OTG_FS_DIEPCTL,
 800440a:	463a      	mov	r2, r7
 800440c:	f44f 6110 	mov.w	r1, #2304	; 0x900
 8004410:	4630      	mov	r0, r6
 8004412:	f7fd fc26 	bl	8001c62 <_ux_dcd_stm32_register_write>
						stm32_endpoint_register);

				/* Set the DAINTMSK field for control endpoint IN. */
				_ux_dcd_stm32_register_set(dcd_stm32, UX_DCD_STM32_OTG_FS_DAINTMSK,
 8004416:	2201      	movs	r2, #1
 8004418:	40a2      	lsls	r2, r4
 800441a:	f640 011c 	movw	r1, #2076	; 0x81c
 800441e:	4630      	mov	r0, r6
 8004420:	f7fd fc19 	bl	8001c56 <_ux_dcd_stm32_register_set>
						1 << stm32_endpoint_index);

				/* Set the UX_DCD_STM32_OTG_FS_DOEPCTL register. */
				_ux_dcd_stm32_register_write(dcd_stm32, UX_DCD_STM32_OTG_FS_DOEPCTL,
 8004424:	463a      	mov	r2, r7
 8004426:	f44f 6130 	mov.w	r1, #2816	; 0xb00
 800442a:	4630      	mov	r0, r6
 800442c:	f7fd fc19 	bl	8001c62 <_ux_dcd_stm32_register_write>
						stm32_endpoint_register);

				/* Set the DAINTMSK field for control endpoint OUT. */
				_ux_dcd_stm32_register_set(dcd_stm32, UX_DCD_STM32_OTG_FS_DAINTMSK,
 8004430:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8004434:	40a2      	lsls	r2, r4
 8004436:	f640 011c 	movw	r1, #2076	; 0x81c
 800443a:	4630      	mov	r0, r6
 800443c:	f7fd fc0b 	bl	8001c56 <_ux_dcd_stm32_register_set>
			default:
				return (UX_ERROR);
		}

		/* Continue initialization for non control endpoints. */
		if (ed->ux_dcd_stm32_ed_type != UX_CONTROL_ENDPOINT)
 8004440:	eb04 02c4 	add.w	r2, r4, r4, lsl #3
 8004444:	0093      	lsls	r3, r2, #2
 8004446:	4433      	add	r3, r6
 8004448:	69db      	ldr	r3, [r3, #28]
 800444a:	b3c3      	cbz	r3, 80044be <_ux_dcd_stm32_endpoint_create+0x146>
		{
			/* Set the endpoint direction. */
			if ((endpoint->ux_slave_endpoint_descriptor.bEndpointAddress & UX_ENDPOINT_DIRECTION)
 800444c:	696b      	ldr	r3, [r5, #20]
 800444e:	f013 0f80 	tst.w	r3, #128	; 0x80
 8004452:	d026      	beq.n	80044a2 <_ux_dcd_stm32_endpoint_create+0x12a>
					== UX_ENDPOINT_IN)
			{
				/* Reset FIFO for endpoint IN. */
				_ux_dcd_stm32_fifo_flush(dcd_stm32, UX_DCD_STM32_FLUSH_TX_FIFO,
 8004454:	4622      	mov	r2, r4
 8004456:	2120      	movs	r1, #32
 8004458:	4630      	mov	r0, r6
 800445a:	f7ff f9f0 	bl	800383e <_ux_dcd_stm32_fifo_flush>
						stm32_endpoint_index);

				/* Set the DAINTMSK field for endpoint IN. */
				_ux_dcd_stm32_register_set(dcd_stm32, UX_DCD_STM32_OTG_FS_DAINTMSK,
 800445e:	2201      	movs	r2, #1
 8004460:	40a2      	lsls	r2, r4
 8004462:	f640 011c 	movw	r1, #2076	; 0x81c
 8004466:	4630      	mov	r0, r6
 8004468:	f7fd fbf5 	bl	8001c56 <_ux_dcd_stm32_register_set>
				/* Set the DAINTMSK field for endpoint OUT. */
				_ux_dcd_stm32_register_set(dcd_stm32, UX_DCD_STM32_OTG_FS_DAINTMSK,
						0x10000 << stm32_endpoint_index);

			/* Get the endpoint address. */
			stm32_endpoint_address = _ux_dcd_stm32_endpoint_register_address_get(ed);
 800446c:	4640      	mov	r0, r8
 800446e:	f000 f84f 	bl	8004510 <_ux_dcd_stm32_endpoint_register_address_get>

			/* Set the endpoint register at the EP address. */
			_ux_dcd_stm32_register_write(dcd_stm32, stm32_endpoint_address,
 8004472:	463a      	mov	r2, r7
 8004474:	4601      	mov	r1, r0
 8004476:	4630      	mov	r0, r6
 8004478:	f7fd fbf3 	bl	8001c62 <_ux_dcd_stm32_register_write>
					stm32_endpoint_register);
		}

		/* Return successful completion. */
		return (UX_SUCCESS);
 800447c:	2000      	movs	r0, #0
 800447e:	e01a      	b.n	80044b6 <_ux_dcd_stm32_endpoint_create+0x13e>
						stm32_endpoint_register = 2;
 8004480:	2702      	movs	r7, #2
						break;
 8004482:	e7c2      	b.n	800440a <_ux_dcd_stm32_endpoint_create+0x92>
				stm32_endpoint_register |= endpoint->ux_slave_endpoint_descriptor.wMaxPacketSize;
 8004484:	69eb      	ldr	r3, [r5, #28]
 8004486:	433b      	orrs	r3, r7
				stm32_endpoint_register |= UX_DCD_STM32_OTG_FS_DIEPCTL_EPTYP_BULK
 8004488:	4f0e      	ldr	r7, [pc, #56]	; (80044c4 <_ux_dcd_stm32_endpoint_create+0x14c>)
 800448a:	431f      	orrs	r7, r3
				break;
 800448c:	e7d8      	b.n	8004440 <_ux_dcd_stm32_endpoint_create+0xc8>
				stm32_endpoint_register |= endpoint->ux_slave_endpoint_descriptor.wMaxPacketSize;
 800448e:	69eb      	ldr	r3, [r5, #28]
 8004490:	433b      	orrs	r3, r7
				stm32_endpoint_register |= UX_DCD_STM32_OTG_FS_DIEPCTL_EPTYP_INTERRUPT
 8004492:	4f0d      	ldr	r7, [pc, #52]	; (80044c8 <_ux_dcd_stm32_endpoint_create+0x150>)
 8004494:	431f      	orrs	r7, r3
				break;
 8004496:	e7d3      	b.n	8004440 <_ux_dcd_stm32_endpoint_create+0xc8>
				stm32_endpoint_register |= endpoint->ux_slave_endpoint_descriptor.wMaxPacketSize;
 8004498:	69eb      	ldr	r3, [r5, #28]
 800449a:	431f      	orrs	r7, r3
				stm32_endpoint_register |= UX_DCD_STM32_OTG_FS_DIEPCTL_EPTYP_ISO
 800449c:	f447 2790 	orr.w	r7, r7, #294912	; 0x48000
				break;
 80044a0:	e7ce      	b.n	8004440 <_ux_dcd_stm32_endpoint_create+0xc8>
				_ux_dcd_stm32_register_set(dcd_stm32, UX_DCD_STM32_OTG_FS_DAINTMSK,
 80044a2:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80044a6:	40a2      	lsls	r2, r4
 80044a8:	f640 011c 	movw	r1, #2076	; 0x81c
 80044ac:	4630      	mov	r0, r6
 80044ae:	f7fd fbd2 	bl	8001c56 <_ux_dcd_stm32_register_set>
 80044b2:	e7db      	b.n	800446c <_ux_dcd_stm32_endpoint_create+0xf4>
	}

	/* Return an error. */
	return (UX_NO_ED_AVAILABLE);
 80044b4:	2014      	movs	r0, #20
}
 80044b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
				return (UX_ERROR);
 80044ba:	20ff      	movs	r0, #255	; 0xff
 80044bc:	e7fb      	b.n	80044b6 <_ux_dcd_stm32_endpoint_create+0x13e>
		return (UX_SUCCESS);
 80044be:	2000      	movs	r0, #0
 80044c0:	e7f9      	b.n	80044b6 <_ux_dcd_stm32_endpoint_create+0x13e>
 80044c2:	bf00      	nop
 80044c4:	18088000 	.word	0x18088000
 80044c8:	180c8000 	.word	0x180c8000

080044cc <_ux_dcd_stm32_endpoint_destroy>:
/*                                                                        */ 
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_endpoint_destroy(UX_DCD_STM32 *dcd_stm32, UX_SLAVE_ENDPOINT *endpoint)
{
 80044cc:	b538      	push	{r3, r4, r5, lr}
 80044ce:	4605      	mov	r5, r0

UX_DCD_STM32_ED     *ed;
ULONG               stm32_endpoint_address;

    /* Keep the physical endpoint address in the endpoint container.  */
    ed =  (UX_DCD_STM32_ED *) endpoint -> ux_slave_endpoint_ed;
 80044d0:	688c      	ldr	r4, [r1, #8]

    /* Set the endpoint direction.  */
    if ((endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress & UX_ENDPOINT_DIRECTION) == UX_ENDPOINT_IN)
 80044d2:	694b      	ldr	r3, [r1, #20]
 80044d4:	f013 0f80 	tst.w	r3, #128	; 0x80
 80044d8:	d112      	bne.n	8004500 <_ux_dcd_stm32_endpoint_destroy+0x34>
    }            
    else
    {
    
        /* Clear the DAINTMSK field for endpoint OUT.  */
        _ux_dcd_stm32_register_clear(dcd_stm32, UX_DCD_STM32_OTG_FS_DAINTMSK, 0x1000 << ed -> ux_dcd_stm32_ed_index);
 80044da:	68a3      	ldr	r3, [r4, #8]
 80044dc:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80044e0:	409a      	lsls	r2, r3
 80044e2:	f640 011c 	movw	r1, #2076	; 0x81c
 80044e6:	f7fd fbab 	bl	8001c40 <_ux_dcd_stm32_register_clear>
    }

    /* Get the endpoint address.  */
    stm32_endpoint_address = _ux_dcd_stm32_endpoint_register_address_get(ed);
 80044ea:	4620      	mov	r0, r4
 80044ec:	f000 f810 	bl	8004510 <_ux_dcd_stm32_endpoint_register_address_get>

    /* Clear the endpoint register at the EP address.  */
    _ux_dcd_stm32_register_write(dcd_stm32, stm32_endpoint_address, 0);
 80044f0:	2200      	movs	r2, #0
 80044f2:	4601      	mov	r1, r0
 80044f4:	4628      	mov	r0, r5
 80044f6:	f7fd fbb4 	bl	8001c62 <_ux_dcd_stm32_register_write>

    /* We can free this endpoint.  */
    ed -> ux_dcd_stm32_ed_status =  UX_DCD_STM32_ED_STATUS_UNUSED;
 80044fa:	2000      	movs	r0, #0
 80044fc:	6020      	str	r0, [r4, #0]

    /* This function never fails.  */
    return(UX_SUCCESS);         
}
 80044fe:	bd38      	pop	{r3, r4, r5, pc}
        _ux_dcd_stm32_register_clear(dcd_stm32, UX_DCD_STM32_OTG_FS_DAINTMSK, 1 << ed -> ux_dcd_stm32_ed_index);
 8004500:	68a3      	ldr	r3, [r4, #8]
 8004502:	2201      	movs	r2, #1
 8004504:	409a      	lsls	r2, r3
 8004506:	f640 011c 	movw	r1, #2076	; 0x81c
 800450a:	f7fd fb99 	bl	8001c40 <_ux_dcd_stm32_register_clear>
 800450e:	e7ec      	b.n	80044ea <_ux_dcd_stm32_endpoint_destroy+0x1e>

08004510 <_ux_dcd_stm32_endpoint_register_address_get>:
/**************************************************************************/
ULONG  _ux_dcd_stm32_endpoint_register_address_get(UX_DCD_STM32_ED *ed)
{

    /* Check for endpoint 0.  */
    if (ed -> ux_dcd_stm32_ed_index == 0)
 8004510:	6883      	ldr	r3, [r0, #8]
 8004512:	b143      	cbz	r3, 8004526 <_ux_dcd_stm32_endpoint_register_address_get+0x16>
    
    else
    {
                    
        /* Check the endpoint direction for the base.  */
        if (ed -> ux_dcd_stm32_ed_direction  == UX_ENDPOINT_IN)
 8004514:	69c2      	ldr	r2, [r0, #28]
 8004516:	2a80      	cmp	r2, #128	; 0x80
 8004518:	d002      	beq.n	8004520 <_ux_dcd_stm32_endpoint_register_address_get+0x10>
            return(UX_DCD_STM32_OTG_FS_DIEPCTL + (ed -> ux_dcd_stm32_ed_index * UX_DCD_STM32_ENDPOINT_SPACE_SIZE));

        else
        
            /* Endpoint is OUT.  */
            return(UX_DCD_STM32_OTG_FS_DOEPCTL + (ed -> ux_dcd_stm32_ed_index * UX_DCD_STM32_ENDPOINT_SPACE_SIZE));
 800451a:	3358      	adds	r3, #88	; 0x58
 800451c:	0158      	lsls	r0, r3, #5
 800451e:	4770      	bx	lr
            return(UX_DCD_STM32_OTG_FS_DIEPCTL + (ed -> ux_dcd_stm32_ed_index * UX_DCD_STM32_ENDPOINT_SPACE_SIZE));
 8004520:	3348      	adds	r3, #72	; 0x48
 8004522:	0158      	lsls	r0, r3, #5
 8004524:	4770      	bx	lr
        return(UX_DCD_STM32_OTG_FS_DOEPCTL);
 8004526:	f44f 6030 	mov.w	r0, #2816	; 0xb00
    }
}
 800452a:	4770      	bx	lr

0800452c <_ux_dcd_stm32_endpoint_reset>:
/*                                                                        */ 
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_endpoint_reset(UX_DCD_STM32 *dcd_stm32, UX_SLAVE_ENDPOINT *endpoint)
{
 800452c:	b570      	push	{r4, r5, r6, lr}
 800452e:	4605      	mov	r5, r0
UX_DCD_STM32_ED     *ed;
ULONG               stm32_endpoint_register;
ULONG               stm32_endpoint_address;

    /* Get the physical endpoint address in the endpoint container.  */
    ed =  (UX_DCD_STM32_ED *) endpoint -> ux_slave_endpoint_ed;
 8004530:	688c      	ldr	r4, [r1, #8]

    /* Set the status of the endpoint to not stalled.  */
    ed -> ux_dcd_stm32_ed_status &= ~UX_DCD_STM32_ED_STATUS_STALLED;
 8004532:	6823      	ldr	r3, [r4, #0]
 8004534:	f023 0304 	bic.w	r3, r3, #4
 8004538:	6023      	str	r3, [r4, #0]

    /* Set the state of the endpoint to IDLE.  */
    ed -> ux_dcd_stm32_ed_state =  UX_DCD_STM32_ED_STATE_IDLE;
 800453a:	2300      	movs	r3, #0
 800453c:	6063      	str	r3, [r4, #4]

    /* Get the endpoint address.  */
    stm32_endpoint_address = _ux_dcd_stm32_endpoint_register_address_get(ed);
 800453e:	4620      	mov	r0, r4
 8004540:	f7ff ffe6 	bl	8004510 <_ux_dcd_stm32_endpoint_register_address_get>
 8004544:	4606      	mov	r6, r0

    /* Read the current EP register.  */
    stm32_endpoint_register =  _ux_dcd_stm32_register_read(dcd_stm32, stm32_endpoint_address);
 8004546:	4601      	mov	r1, r0
 8004548:	4628      	mov	r0, r5
 800454a:	f7fd fb80 	bl	8001c4e <_ux_dcd_stm32_register_read>

    /* Reset the stall bit.  */
    stm32_endpoint_register &= ~UX_DCD_STM32_OTG_FS_DIEPCTL_STALL;
 800454e:	f420 1200 	bic.w	r2, r0, #2097152	; 0x200000

    /* If the endpoint is Bulk or INT we need to reset the PID Data to DATA0.  */
    if (ed -> ux_dcd_stm32_ed_type == UX_BULK_ENDPOINT || ed -> ux_dcd_stm32_ed_type == UX_INTERRUPT_ENDPOINT)
 8004552:	69a3      	ldr	r3, [r4, #24]
 8004554:	3b02      	subs	r3, #2
 8004556:	2b01      	cmp	r3, #1
 8004558:	d905      	bls.n	8004566 <_ux_dcd_stm32_endpoint_reset+0x3a>
    
        /* Set the SD0PID flag.  */
        stm32_endpoint_register |= UX_DCD_STM32_OTG_FS_DIEPCTL_SD0PID;

    /* Write the endpoint register.  */
    _ux_dcd_stm32_register_write(dcd_stm32, stm32_endpoint_address, stm32_endpoint_register);
 800455a:	4631      	mov	r1, r6
 800455c:	4628      	mov	r0, r5
 800455e:	f7fd fb80 	bl	8001c62 <_ux_dcd_stm32_register_write>
        
    /* This function never fails.  */
    return(UX_SUCCESS);         

}
 8004562:	2000      	movs	r0, #0
 8004564:	bd70      	pop	{r4, r5, r6, pc}
        stm32_endpoint_register |= UX_DCD_STM32_OTG_FS_DIEPCTL_SD0PID;
 8004566:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800456a:	e7f6      	b.n	800455a <_ux_dcd_stm32_endpoint_reset+0x2e>

0800456c <_ux_dcd_stm32_endpoint_status>:

    /* Fetch the address of the physical endpoint.  */
    ed =  &dcd_stm32 -> ux_dcd_stm32_ed[endpoint_index];

    /* Check the endpoint status, if it is free, we have a illegal endpoint.  */
    if ((ed -> ux_dcd_stm32_ed_status & UX_DCD_STM32_ED_STATUS_USED) == 0)
 800456c:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 8004570:	008b      	lsls	r3, r1, #2
 8004572:	4418      	add	r0, r3
 8004574:	6843      	ldr	r3, [r0, #4]
 8004576:	f013 0f01 	tst.w	r3, #1
 800457a:	d006      	beq.n	800458a <_ux_dcd_stm32_endpoint_status+0x1e>
        return(UX_ERROR);
        
    /* Check if the endpoint is stalled.  */
    if ((ed -> ux_dcd_stm32_ed_status & UX_DCD_STM32_ED_STATUS_STALLED) == 0)
 800457c:	f013 0f04 	tst.w	r3, #4
 8004580:	d001      	beq.n	8004586 <_ux_dcd_stm32_endpoint_status+0x1a>
        return(UX_FALSE);
    else            
        return(UX_TRUE);
 8004582:	2001      	movs	r0, #1
}
 8004584:	4770      	bx	lr
        return(UX_FALSE);
 8004586:	2000      	movs	r0, #0
 8004588:	4770      	bx	lr
        return(UX_ERROR);
 800458a:	20ff      	movs	r0, #255	; 0xff
 800458c:	4770      	bx	lr

0800458e <_ux_dcd_stm32_frame_number_get>:
UINT  _ux_dcd_stm32_frame_number_get(UX_DCD_STM32 *dcd_stm32, ULONG *frame_number)
{

    /* This function never fails. */
    return(UX_SUCCESS);
}
 800458e:	2000      	movs	r0, #0
 8004590:	4770      	bx	lr
	...

08004594 <_fx_ram_driver>:
/*                                                                        */
/*  05-19-2020     William E. Lamie         Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
VOID  _fx_ram_driver(FX_MEDIA *media_ptr)
{
 8004594:	b538      	push	{r3, r4, r5, lr}
                                                    FX_DIRECTORY_SECTOR
                                                    FX_DATA_SECTOR
     */

    /* Process the driver request specified in the media control block.  */
    switch (media_ptr -> fx_media_driver_request)
 8004596:	f8d0 3088 	ldr.w	r3, [r0, #136]	; 0x88
{
 800459a:	4604      	mov	r4, r0
    switch (media_ptr -> fx_media_driver_request)
 800459c:	2b08      	cmp	r3, #8
 800459e:	d84e      	bhi.n	800463e <_fx_ram_driver+0xaa>
 80045a0:	e8df f003 	tbb	[pc, r3]
 80045a4:	0b0b0f38 	.word	0x0b0b0f38
 80045a8:	2d4d240b 	.word	0x2d4d240b
 80045ac:	0b          	.byte	0x0b
 80045ad:	00          	.byte	0x00
            media_ptr -> fx_media_driver_status =  FX_BUFFER_ERROR;
            break;
        }

        /* Copy the RAM boot sector into the destination.  */
        _fx_utility_memory_copy(source_buffer, media_ptr -> fx_media_driver_buffer,
 80045ae:	4602      	mov	r2, r0
 80045b0:	f8d4 1090 	ldr.w	r1, [r4, #144]	; 0x90
 80045b4:	4628      	mov	r0, r5
 80045b6:	f000 f98b 	bl	80048d0 <_fx_utility_memory_copy>
                                bytes_per_sector);

        /* Successful driver request.  */
        media_ptr -> fx_media_driver_status =  FX_SUCCESS;
 80045ba:	2300      	movs	r3, #0
 80045bc:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
        /* Invalid driver request.  */
        media_ptr -> fx_media_driver_status =  FX_IO_ERROR;
        break;
    }
    }
}
 80045c0:	bd38      	pop	{r3, r4, r5, pc}
            ((media_ptr -> fx_media_driver_logical_sector + 
 80045c2:	6f02      	ldr	r2, [r0, #112]	; 0x70
 80045c4:	f8d0 1094 	ldr.w	r1, [r0, #148]	; 0x94
             media_ptr -> fx_media_bytes_per_sector);
 80045c8:	6a83      	ldr	r3, [r0, #40]	; 0x28
            ((media_ptr -> fx_media_driver_logical_sector + 
 80045ca:	4411      	add	r1, r2
        destination_buffer =  ((UCHAR *)media_ptr -> fx_media_driver_info) +
 80045cc:	f8d0 0084 	ldr.w	r0, [r0, #132]	; 0x84
        _fx_utility_memory_copy(media_ptr -> fx_media_driver_buffer, destination_buffer,
 80045d0:	f8d4 2098 	ldr.w	r2, [r4, #152]	; 0x98
 80045d4:	fb03 0101 	mla	r1, r3, r1, r0
 80045d8:	f8d4 0090 	ldr.w	r0, [r4, #144]	; 0x90
 80045dc:	fb02 f203 	mul.w	r2, r2, r3
 80045e0:	f000 f976 	bl	80048d0 <_fx_utility_memory_copy>
        media_ptr -> fx_media_driver_status =  FX_SUCCESS;
 80045e4:	2300      	movs	r3, #0
 80045e6:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
}
 80045ea:	bd38      	pop	{r3, r4, r5, pc}
        source_buffer =  (UCHAR *)media_ptr -> fx_media_driver_info;
 80045ec:	f8d0 5084 	ldr.w	r5, [r0, #132]	; 0x84
        if ((source_buffer[0] != (UCHAR)0xEB)  ||
 80045f0:	782b      	ldrb	r3, [r5, #0]
 80045f2:	2beb      	cmp	r3, #235	; 0xeb
 80045f4:	d027      	beq.n	8004646 <_fx_ram_driver+0xb2>
            media_ptr -> fx_media_driver_status =  FX_MEDIA_INVALID;
 80045f6:	2302      	movs	r3, #2
 80045f8:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
}
 80045fc:	bd38      	pop	{r3, r4, r5, pc}
        _fx_utility_memory_copy(media_ptr -> fx_media_driver_buffer, destination_buffer,
 80045fe:	6a82      	ldr	r2, [r0, #40]	; 0x28
 8004600:	f8d0 1084 	ldr.w	r1, [r0, #132]	; 0x84
 8004604:	f8d0 0090 	ldr.w	r0, [r0, #144]	; 0x90
 8004608:	f000 f962 	bl	80048d0 <_fx_utility_memory_copy>
        media_ptr -> fx_media_driver_status =  FX_SUCCESS;
 800460c:	2300      	movs	r3, #0
 800460e:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
}
 8004612:	bd38      	pop	{r3, r4, r5, pc}
            ((media_ptr -> fx_media_driver_logical_sector + 
 8004614:	6f22      	ldr	r2, [r4, #112]	; 0x70
 8004616:	f8d0 0094 	ldr.w	r0, [r0, #148]	; 0x94
             media_ptr -> fx_media_bytes_per_sector);
 800461a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
        source_buffer =  ((UCHAR *)media_ptr -> fx_media_driver_info) +
 800461c:	f8d4 1084 	ldr.w	r1, [r4, #132]	; 0x84
            ((media_ptr -> fx_media_driver_logical_sector + 
 8004620:	4410      	add	r0, r2
        _fx_utility_memory_copy(source_buffer, media_ptr -> fx_media_driver_buffer,
 8004622:	f8d4 2098 	ldr.w	r2, [r4, #152]	; 0x98
 8004626:	fb03 1000 	mla	r0, r3, r0, r1
 800462a:	f8d4 1090 	ldr.w	r1, [r4, #144]	; 0x90
 800462e:	fb02 f203 	mul.w	r2, r2, r3
 8004632:	f000 f94d 	bl	80048d0 <_fx_utility_memory_copy>
        media_ptr -> fx_media_driver_status =  FX_SUCCESS;
 8004636:	2300      	movs	r3, #0
 8004638:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
}
 800463c:	bd38      	pop	{r3, r4, r5, pc}
        media_ptr -> fx_media_driver_status =  FX_IO_ERROR;
 800463e:	2390      	movs	r3, #144	; 0x90
 8004640:	f8c0 308c 	str.w	r3, [r0, #140]	; 0x8c
}
 8004644:	bd38      	pop	{r3, r4, r5, pc}
            ((source_buffer[1] != (UCHAR)0x34)  &&
 8004646:	786b      	ldrb	r3, [r5, #1]
        if ((source_buffer[0] != (UCHAR)0xEB)  ||
 8004648:	2b34      	cmp	r3, #52	; 0x34
 800464a:	d001      	beq.n	8004650 <_fx_ram_driver+0xbc>
 800464c:	2b76      	cmp	r3, #118	; 0x76
 800464e:	d1d2      	bne.n	80045f6 <_fx_ram_driver+0x62>
             (source_buffer[1] != (UCHAR)0x76)) ||          /* exFAT jump code.  */
 8004650:	78ab      	ldrb	r3, [r5, #2]
 8004652:	2b90      	cmp	r3, #144	; 0x90
 8004654:	d1cf      	bne.n	80045f6 <_fx_ram_driver+0x62>
        bytes_per_sector =  _fx_utility_16_unsigned_read(&source_buffer[FX_BYTES_SECTOR]);
 8004656:	f105 000b 	add.w	r0, r5, #11
 800465a:	f000 f933 	bl	80048c4 <_fx_utility_16_unsigned_read>
        if (bytes_per_sector > media_ptr -> fx_media_memory_size)
 800465e:	68e3      	ldr	r3, [r4, #12]
 8004660:	4283      	cmp	r3, r0
 8004662:	d2a4      	bcs.n	80045ae <_fx_ram_driver+0x1a>
            media_ptr -> fx_media_driver_status =  FX_BUFFER_ERROR;
 8004664:	2321      	movs	r3, #33	; 0x21
 8004666:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
}
 800466a:	bd38      	pop	{r3, r4, r5, pc}

0800466c <_fx_system_initialize>:
/*                                                                        */
/*  05-19-2020     William E. Lamie         Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
VOID  _fx_system_initialize(VOID)
{
 800466c:	b570      	push	{r4, r5, r6, lr}
    /* If trace is enabled, insert this event into the trace buffer.  */
    FX_TRACE_IN_LINE_INSERT(FX_TRACE_SYSTEM_INITIALIZE, 0, 0, 0, 0, FX_TRACE_INTERNAL_EVENTS, 0, 0)

    /* Initialize the head pointer of the opened media list and the
       number of opened media.  */
    _fx_system_media_opened_ptr =       FX_NULL;
 800466e:	2300      	movs	r3, #0
{
 8004670:	b084      	sub	sp, #16
       FX_UPDATE_RATE_IN_TICKS.  Note that the timer is not necessary for
       regular FileX operation - it is only needed for accurate system
       date and time stamps on files.  */

#ifndef FX_NO_TIMER
    tx_timer_create(&_fx_system_timer, "FileX System Timer", _fx_system_timer_entry, FX_TIMER_ID,
 8004672:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004676:	2001      	movs	r0, #1
    _fx_system_media_opened_ptr =       FX_NULL;
 8004678:	4917      	ldr	r1, [pc, #92]	; (80046d8 <_fx_system_initialize+0x6c>)
    _fx_system_media_max_fat_cache =     FX_MAX_FAT_CACHE;
 800467a:	2510      	movs	r5, #16
    tx_timer_create(&_fx_system_timer, "FileX System Timer", _fx_system_timer_entry, FX_TIMER_ID,
 800467c:	9002      	str	r0, [sp, #8]
    _fx_system_date =   FX_INITIAL_DATE;
 800467e:	f644 2621 	movw	r6, #18977	; 0x4a21
    tx_timer_create(&_fx_system_timer, "FileX System Timer", _fx_system_timer_entry, FX_TIMER_ID,
 8004682:	9201      	str	r2, [sp, #4]
    _fx_system_media_max_sector_cache =  FX_MAX_SECTOR_CACHE;
 8004684:	f44f 7080 	mov.w	r0, #256	; 0x100
    tx_timer_create(&_fx_system_timer, "FileX System Timer", _fx_system_timer_entry, FX_TIMER_ID,
 8004688:	9200      	str	r2, [sp, #0]
    _fx_system_media_opened_count =     0;
 800468a:	4c14      	ldr	r4, [pc, #80]	; (80046dc <_fx_system_initialize+0x70>)
    _fx_system_media_opened_ptr =       FX_NULL;
 800468c:	600b      	str	r3, [r1, #0]
    _fx_system_time =   FX_INITIAL_TIME;
 800468e:	4914      	ldr	r1, [pc, #80]	; (80046e0 <_fx_system_initialize+0x74>)
    _fx_system_media_opened_count =     0;
 8004690:	6023      	str	r3, [r4, #0]
    _fx_system_time =   FX_INITIAL_TIME;
 8004692:	600b      	str	r3, [r1, #0]
    tx_timer_create(&_fx_system_timer, "FileX System Timer", _fx_system_timer_entry, FX_TIMER_ID,
 8004694:	f103 438e 	add.w	r3, r3, #1191182336	; 0x47000000
    _fx_system_media_max_fat_cache =     FX_MAX_FAT_CACHE;
 8004698:	4c12      	ldr	r4, [pc, #72]	; (80046e4 <_fx_system_initialize+0x78>)
    _fx_system_date =   FX_INITIAL_DATE;
 800469a:	4a13      	ldr	r2, [pc, #76]	; (80046e8 <_fx_system_initialize+0x7c>)
    tx_timer_create(&_fx_system_timer, "FileX System Timer", _fx_system_timer_entry, FX_TIMER_ID,
 800469c:	f1a3 13a7 	sub.w	r3, r3, #10944679	; 0xa700a7
    _fx_system_media_max_sector_cache =  FX_MAX_SECTOR_CACHE;
 80046a0:	4912      	ldr	r1, [pc, #72]	; (80046ec <_fx_system_initialize+0x80>)
    _fx_system_media_max_fat_cache =     FX_MAX_FAT_CACHE;
 80046a2:	6025      	str	r5, [r4, #0]
    tx_timer_create(&_fx_system_timer, "FileX System Timer", _fx_system_timer_entry, FX_TIMER_ID,
 80046a4:	f5a3 432c 	sub.w	r3, r3, #44032	; 0xac00
    {
        _fx_system_build_options_1 =  _fx_system_build_options_1 | (((ULONG)(FX_MAX_LONG_NAME_LEN & 0xFF)) << 24);
    }
    if (FX_MAX_LAST_NAME_LEN > 0xFF)
    {
        _fx_system_build_options_1 =  _fx_system_build_options_1 | (((ULONG)0xFF) << 16);
 80046a8:	4d11      	ldr	r5, [pc, #68]	; (80046f0 <_fx_system_initialize+0x84>)
    _fx_system_date =   FX_INITIAL_DATE;
 80046aa:	6016      	str	r6, [r2, #0]
    _fx_system_media_max_sector_cache =  FX_MAX_SECTOR_CACHE;
 80046ac:	6008      	str	r0, [r1, #0]
    tx_timer_create(&_fx_system_timer, "FileX System Timer", _fx_system_timer_entry, FX_TIMER_ID,
 80046ae:	4a11      	ldr	r2, [pc, #68]	; (80046f4 <_fx_system_initialize+0x88>)
 80046b0:	4911      	ldr	r1, [pc, #68]	; (80046f8 <_fx_system_initialize+0x8c>)
 80046b2:	4812      	ldr	r0, [pc, #72]	; (80046fc <_fx_system_initialize+0x90>)
 80046b4:	f004 fd50 	bl	8009158 <_tx_timer_create>
    {
        _fx_system_build_options_2 =  _fx_system_build_options_2 | ((ULONG)0xFF);
    }
    else
    {
        _fx_system_build_options_2 =  _fx_system_build_options_2 | ((ULONG)FX_MAX_FAT_CACHE);
 80046b8:	4c11      	ldr	r4, [pc, #68]	; (8004700 <_fx_system_initialize+0x94>)
        _fx_system_build_options_1 =  _fx_system_build_options_1 | (((ULONG)0xFF) << 16);
 80046ba:	682a      	ldr	r2, [r5, #0]
 80046bc:	4911      	ldr	r1, [pc, #68]	; (8004704 <_fx_system_initialize+0x98>)
        _fx_system_build_options_2 =  _fx_system_build_options_2 | ((ULONG)FX_MAX_FAT_CACHE);
 80046be:	6823      	ldr	r3, [r4, #0]
    {
        _fx_system_build_options_3 =  _fx_system_build_options_3 | ((ULONG)0xFFFF);
    }
    else
    {
        _fx_system_build_options_3 =  _fx_system_build_options_3 | ((ULONG)FX_UPDATE_RATE_IN_TICKS);
 80046c0:	4811      	ldr	r0, [pc, #68]	; (8004708 <_fx_system_initialize+0x9c>)
        _fx_system_build_options_1 =  _fx_system_build_options_1 | (((ULONG)0xFF) << 16);
 80046c2:	4311      	orrs	r1, r2
        _fx_system_build_options_2 =  _fx_system_build_options_2 | ((ULONG)FX_MAX_FAT_CACHE);
 80046c4:	4a11      	ldr	r2, [pc, #68]	; (800470c <_fx_system_initialize+0xa0>)
        _fx_system_build_options_3 =  _fx_system_build_options_3 | ((ULONG)FX_UPDATE_RATE_IN_TICKS);
 80046c6:	6806      	ldr	r6, [r0, #0]
        _fx_system_build_options_2 =  _fx_system_build_options_2 | ((ULONG)FX_MAX_FAT_CACHE);
 80046c8:	431a      	orrs	r2, r3
        _fx_system_build_options_3 =  _fx_system_build_options_3 | ((ULONG)FX_UPDATE_RATE_IN_TICKS);
 80046ca:	4b11      	ldr	r3, [pc, #68]	; (8004710 <_fx_system_initialize+0xa4>)
        _fx_system_build_options_1 =  _fx_system_build_options_1 | (((ULONG)0xFF) << 16);
 80046cc:	6029      	str	r1, [r5, #0]
        _fx_system_build_options_3 =  _fx_system_build_options_3 | ((ULONG)FX_UPDATE_RATE_IN_TICKS);
 80046ce:	4333      	orrs	r3, r6
        _fx_system_build_options_2 =  _fx_system_build_options_2 | ((ULONG)FX_MAX_FAT_CACHE);
 80046d0:	6022      	str	r2, [r4, #0]
        _fx_system_build_options_3 =  _fx_system_build_options_3 | ((ULONG)FX_UPDATE_RATE_IN_TICKS);
 80046d2:	6003      	str	r3, [r0, #0]
    }
}
 80046d4:	b004      	add	sp, #16
 80046d6:	bd70      	pop	{r4, r5, r6, pc}
 80046d8:	20002c98 	.word	0x20002c98
 80046dc:	20002c90 	.word	0x20002c90
 80046e0:	20002ca4 	.word	0x20002ca4
 80046e4:	20002c94 	.word	0x20002c94
 80046e8:	20002c8c 	.word	0x20002c8c
 80046ec:	20002c88 	.word	0x20002c88
 80046f0:	20002c9c 	.word	0x20002c9c
 80046f4:	08004715 	.word	0x08004715
 80046f8:	0800a1f8 	.word	0x0800a1f8
 80046fc:	20002c5c 	.word	0x20002c5c
 8004700:	20002c58 	.word	0x20002c58
 8004704:	ffff0000 	.word	0xffff0000
 8004708:	20002ca0 	.word	0x20002ca0
 800470c:	01008010 	.word	0x01008010
 8004710:	000a03e8 	.word	0x000a03e8

08004714 <_fx_system_timer_entry>:
UINT month;
UINT year;


    /* Determine if the ID is valid.  */
    if (id == FX_TIMER_ID)
 8004714:	4b67      	ldr	r3, [pc, #412]	; (80048b4 <_fx_system_timer_entry+0x1a0>)
 8004716:	4298      	cmp	r0, r3
 8004718:	d000      	beq.n	800471c <_fx_system_timer_entry+0x8>
 800471a:	4770      	bx	lr
{
 800471c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    {

        /* Break the current date time into separate fields for easier work!  */
        second =  (_fx_system_time & FX_SECOND_MASK) * 2;
 8004720:	4d65      	ldr	r5, [pc, #404]	; (80048b8 <_fx_system_timer_entry+0x1a4>)
        minute =  (_fx_system_time >> FX_MINUTE_SHIFT) & FX_MINUTE_MASK;
        hour =    (_fx_system_time >> FX_HOUR_SHIFT) & FX_HOUR_MASK;
        day =     _fx_system_date & FX_DAY_MASK;
 8004722:	4e66      	ldr	r6, [pc, #408]	; (80048bc <_fx_system_timer_entry+0x1a8>)
        second =  (_fx_system_time & FX_SECOND_MASK) * 2;
 8004724:	6829      	ldr	r1, [r5, #0]
        day =     _fx_system_date & FX_DAY_MASK;
 8004726:	6834      	ldr	r4, [r6, #0]
        second =  (_fx_system_time & FX_SECOND_MASK) * 2;
 8004728:	f001 001f 	and.w	r0, r1, #31
        minute =  (_fx_system_time >> FX_MINUTE_SHIFT) & FX_MINUTE_MASK;
 800472c:	f3c1 1745 	ubfx	r7, r1, #5, #6
        month =   (_fx_system_date >> FX_MONTH_SHIFT) & FX_MONTH_MASK;
        year =    ((_fx_system_date >> FX_YEAR_SHIFT) & FX_YEAR_MASK) + FX_BASE_YEAR;
 8004730:	f3c4 2e46 	ubfx	lr, r4, #9, #7
        day =     _fx_system_date & FX_DAY_MASK;
 8004734:	f004 021f 	and.w	r2, r4, #31
        second =  (_fx_system_time & FX_SECOND_MASK) * 2;
 8004738:	0040      	lsls	r0, r0, #1
        hour =    (_fx_system_time >> FX_HOUR_SHIFT) & FX_HOUR_MASK;
 800473a:	f3c1 21c4 	ubfx	r1, r1, #11, #5
        year =    ((_fx_system_date >> FX_YEAR_SHIFT) & FX_YEAR_MASK) + FX_BASE_YEAR;
 800473e:	f20e 7cbc 	addw	ip, lr, #1980	; 0x7bc
        month =   (_fx_system_date >> FX_MONTH_SHIFT) & FX_MONTH_MASK;
 8004742:	f3c4 1443 	ubfx	r4, r4, #5, #4

        /* Now apply the "second" update.  */
        second =  second + FX_UPDATE_RATE_IN_SECONDS;
 8004746:	f100 030a 	add.w	r3, r0, #10

        /* Determine if we need to adjust the minute field.  */
        if (second > FX_MAXIMUM_SECOND)
 800474a:	2b3b      	cmp	r3, #59	; 0x3b
 800474c:	d80e      	bhi.n	800476c <_fx_system_timer_entry+0x58>
 800474e:	02c9      	lsls	r1, r1, #11
 8004750:	ea42 1244 	orr.w	r2, r2, r4, lsl #5
        _fx_system_date =  ((year - FX_BASE_YEAR) << FX_YEAR_SHIFT) |
                            (month << FX_MONTH_SHIFT) | day;

        /* Set the new system time.  */
        _fx_system_time  =  (hour << FX_HOUR_SHIFT) |
                            (minute << FX_MINUTE_SHIFT) | (second / 2);
 8004754:	085b      	lsrs	r3, r3, #1
        _fx_system_date =  ((year - FX_BASE_YEAR) << FX_YEAR_SHIFT) |
 8004756:	f2ac 7cbc 	subw	ip, ip, #1980	; 0x7bc
                            (minute << FX_MINUTE_SHIFT) | (second / 2);
 800475a:	ea43 1347 	orr.w	r3, r3, r7, lsl #5
                            (month << FX_MONTH_SHIFT) | day;
 800475e:	ea42 224c 	orr.w	r2, r2, ip, lsl #9
                            (minute << FX_MINUTE_SHIFT) | (second / 2);
 8004762:	430b      	orrs	r3, r1
        _fx_system_date =  ((year - FX_BASE_YEAR) << FX_YEAR_SHIFT) |
 8004764:	6032      	str	r2, [r6, #0]
        _fx_system_time  =  (hour << FX_HOUR_SHIFT) |
 8004766:	602b      	str	r3, [r5, #0]
    }
}
 8004768:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
            second =  second % 60;
 800476c:	f8df 8150 	ldr.w	r8, [pc, #336]	; 80048c0 <_fx_system_timer_entry+0x1ac>
            minute =  minute + second / 60;
 8004770:	3701      	adds	r7, #1
            second =  second % 60;
 8004772:	fba8 9003 	umull	r9, r0, r8, r3
            if (minute > FX_MAXIMUM_MINUTE)
 8004776:	2f3b      	cmp	r7, #59	; 0x3b
            second =  second % 60;
 8004778:	ea4f 1050 	mov.w	r0, r0, lsr #5
 800477c:	ebc0 1000 	rsb	r0, r0, r0, lsl #4
 8004780:	eba3 0380 	sub.w	r3, r3, r0, lsl #2
            if (minute > FX_MAXIMUM_MINUTE)
 8004784:	d9e3      	bls.n	800474e <_fx_system_timer_entry+0x3a>
                minute =  minute % 60;
 8004786:	fba8 0807 	umull	r0, r8, r8, r7
                hour =    hour + minute / 60;
 800478a:	3101      	adds	r1, #1
                minute =  minute % 60;
 800478c:	ea4f 1858 	mov.w	r8, r8, lsr #5
                if (hour > FX_MAXIMUM_HOUR)
 8004790:	2917      	cmp	r1, #23
                minute =  minute % 60;
 8004792:	ebc8 1808 	rsb	r8, r8, r8, lsl #4
 8004796:	eba7 0788 	sub.w	r7, r7, r8, lsl #2
                if (hour > FX_MAXIMUM_HOUR)
 800479a:	d9d8      	bls.n	800474e <_fx_system_timer_entry+0x3a>
                    switch (month)
 800479c:	3c01      	subs	r4, #1
                    day++;
 800479e:	3201      	adds	r2, #1
                    switch (month)
 80047a0:	2c0b      	cmp	r4, #11
 80047a2:	d8e1      	bhi.n	8004768 <_fx_system_timer_entry+0x54>
 80047a4:	e8df f004 	tbb	[pc, r4]
 80047a8:	243e304a 	.word	0x243e304a
 80047ac:	1e382a44 	.word	0x1e382a44
 80047b0:	060c1218 	.word	0x060c1218
                        if (day > 31)
 80047b4:	2a20      	cmp	r2, #32
 80047b6:	d04b      	beq.n	8004850 <_fx_system_timer_entry+0x13c>
 80047b8:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 80047bc:	2100      	movs	r1, #0
 80047be:	e7c9      	b.n	8004754 <_fx_system_timer_entry+0x40>
                        if (day > 30)
 80047c0:	2a1e      	cmp	r2, #30
 80047c2:	d841      	bhi.n	8004848 <_fx_system_timer_entry+0x134>
 80047c4:	f442 72b0 	orr.w	r2, r2, #352	; 0x160
 80047c8:	2100      	movs	r1, #0
 80047ca:	e7c3      	b.n	8004754 <_fx_system_timer_entry+0x40>
                        if (day > 31)
 80047cc:	2a20      	cmp	r2, #32
 80047ce:	d04b      	beq.n	8004868 <_fx_system_timer_entry+0x154>
 80047d0:	f442 72a0 	orr.w	r2, r2, #320	; 0x140
 80047d4:	2100      	movs	r1, #0
 80047d6:	e7bd      	b.n	8004754 <_fx_system_timer_entry+0x40>
                        if (day > 30)
 80047d8:	2a1e      	cmp	r2, #30
 80047da:	d841      	bhi.n	8004860 <_fx_system_timer_entry+0x14c>
 80047dc:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 80047e0:	2100      	movs	r1, #0
 80047e2:	e7b7      	b.n	8004754 <_fx_system_timer_entry+0x40>
                        if (day > 31)
 80047e4:	2a20      	cmp	r2, #32
 80047e6:	d052      	beq.n	800488e <_fx_system_timer_entry+0x17a>
 80047e8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80047ec:	2100      	movs	r1, #0
 80047ee:	e7b1      	b.n	8004754 <_fx_system_timer_entry+0x40>
                        if (day > 30)
 80047f0:	2a1e      	cmp	r2, #30
 80047f2:	d846      	bhi.n	8004882 <_fx_system_timer_entry+0x16e>
 80047f4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80047f8:	2100      	movs	r1, #0
 80047fa:	e7ab      	b.n	8004754 <_fx_system_timer_entry+0x40>
                        if (day > 30)
 80047fc:	2a1e      	cmp	r2, #30
 80047fe:	d84e      	bhi.n	800489e <_fx_system_timer_entry+0x18a>
 8004800:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 8004804:	2100      	movs	r1, #0
 8004806:	e7a5      	b.n	8004754 <_fx_system_timer_entry+0x40>
                        if ((year % 4) == 0)
 8004808:	f01c 0103 	ands.w	r1, ip, #3
 800480c:	d133      	bne.n	8004876 <_fx_system_timer_entry+0x162>
                            if (day > 29)
 800480e:	2a1d      	cmp	r2, #29
 8004810:	d84b      	bhi.n	80048aa <_fx_system_timer_entry+0x196>
 8004812:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004816:	e79d      	b.n	8004754 <_fx_system_timer_entry+0x40>
                        if (day > 31)
 8004818:	2a20      	cmp	r2, #32
 800481a:	d03c      	beq.n	8004896 <_fx_system_timer_entry+0x182>
 800481c:	f042 02e0 	orr.w	r2, r2, #224	; 0xe0
 8004820:	2100      	movs	r1, #0
 8004822:	e797      	b.n	8004754 <_fx_system_timer_entry+0x40>
                        if (day > 31)
 8004824:	2a20      	cmp	r2, #32
 8004826:	d02f      	beq.n	8004888 <_fx_system_timer_entry+0x174>
 8004828:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 800482c:	2100      	movs	r1, #0
 800482e:	e791      	b.n	8004754 <_fx_system_timer_entry+0x40>
                        if (day > 31)
 8004830:	2a20      	cmp	r2, #32
 8004832:	d037      	beq.n	80048a4 <_fx_system_timer_entry+0x190>
 8004834:	f042 02a0 	orr.w	r2, r2, #160	; 0xa0
 8004838:	2100      	movs	r1, #0
 800483a:	e78b      	b.n	8004754 <_fx_system_timer_entry+0x40>
                        if (day > 31)
 800483c:	2a20      	cmp	r2, #32
 800483e:	d017      	beq.n	8004870 <_fx_system_timer_entry+0x15c>
 8004840:	f042 0220 	orr.w	r2, r2, #32
 8004844:	2100      	movs	r1, #0
 8004846:	e785      	b.n	8004754 <_fx_system_timer_entry+0x40>
 8004848:	f240 1281 	movw	r2, #385	; 0x181
 800484c:	2100      	movs	r1, #0
 800484e:	e781      	b.n	8004754 <_fx_system_timer_entry+0x40>
                            if (year > FX_MAXIMUM_YEAR)
 8004850:	f1be 0f7f 	cmp.w	lr, #127	; 0x7f
 8004854:	f20e 7cbd 	addw	ip, lr, #1981	; 0x7bd
 8004858:	d086      	beq.n	8004768 <_fx_system_timer_entry+0x54>
 800485a:	2221      	movs	r2, #33	; 0x21
 800485c:	2100      	movs	r1, #0
 800485e:	e779      	b.n	8004754 <_fx_system_timer_entry+0x40>
 8004860:	f240 1241 	movw	r2, #321	; 0x141
 8004864:	2100      	movs	r1, #0
 8004866:	e775      	b.n	8004754 <_fx_system_timer_entry+0x40>
 8004868:	f240 1261 	movw	r2, #353	; 0x161
 800486c:	2100      	movs	r1, #0
 800486e:	e771      	b.n	8004754 <_fx_system_timer_entry+0x40>
 8004870:	2241      	movs	r2, #65	; 0x41
 8004872:	2100      	movs	r1, #0
 8004874:	e76e      	b.n	8004754 <_fx_system_timer_entry+0x40>
                            if (day > 28)
 8004876:	2a1c      	cmp	r2, #28
 8004878:	d819      	bhi.n	80048ae <_fx_system_timer_entry+0x19a>
 800487a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800487e:	2100      	movs	r1, #0
 8004880:	e768      	b.n	8004754 <_fx_system_timer_entry+0x40>
 8004882:	22a1      	movs	r2, #161	; 0xa1
 8004884:	2100      	movs	r1, #0
 8004886:	e765      	b.n	8004754 <_fx_system_timer_entry+0x40>
 8004888:	2281      	movs	r2, #129	; 0x81
 800488a:	2100      	movs	r1, #0
 800488c:	e762      	b.n	8004754 <_fx_system_timer_entry+0x40>
 800488e:	f240 1221 	movw	r2, #289	; 0x121
 8004892:	2100      	movs	r1, #0
 8004894:	e75e      	b.n	8004754 <_fx_system_timer_entry+0x40>
 8004896:	f240 1201 	movw	r2, #257	; 0x101
 800489a:	2100      	movs	r1, #0
 800489c:	e75a      	b.n	8004754 <_fx_system_timer_entry+0x40>
 800489e:	22e1      	movs	r2, #225	; 0xe1
 80048a0:	2100      	movs	r1, #0
 80048a2:	e757      	b.n	8004754 <_fx_system_timer_entry+0x40>
 80048a4:	22c1      	movs	r2, #193	; 0xc1
 80048a6:	2100      	movs	r1, #0
 80048a8:	e754      	b.n	8004754 <_fx_system_timer_entry+0x40>
 80048aa:	2261      	movs	r2, #97	; 0x61
 80048ac:	e752      	b.n	8004754 <_fx_system_timer_entry+0x40>
 80048ae:	2261      	movs	r2, #97	; 0x61
 80048b0:	2100      	movs	r1, #0
 80048b2:	e74f      	b.n	8004754 <_fx_system_timer_entry+0x40>
 80048b4:	46585359 	.word	0x46585359
 80048b8:	20002ca4 	.word	0x20002ca4
 80048bc:	20002c8c 	.word	0x20002c8c
 80048c0:	88888889 	.word	0x88888889

080048c4 <_fx_utility_16_unsigned_read>:
{

UINT value;

    /* Pickup the UINT from the destination with endian-awareness.  */
    value =  ((((UINT)*(source_ptr + 1)) & 0xFF) << 8) |
 80048c4:	7803      	ldrb	r3, [r0, #0]
 80048c6:	7840      	ldrb	r0, [r0, #1]
              ((UINT)*(source_ptr) & 0xFF);

    /* Return value to caller.  */
    return(value);
}
 80048c8:	ea43 2000 	orr.w	r0, r3, r0, lsl #8
 80048cc:	4770      	bx	lr
 80048ce:	bf00      	nop

080048d0 <_fx_utility_memory_copy>:
/*                                                                        */
/*  05-19-2020     William E. Lamie         Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
VOID  _fx_utility_memory_copy(UCHAR *source_ptr, UCHAR *dest_ptr, ULONG size)
{
 80048d0:	460b      	mov	r3, r1

    /* Copy the memory.  */
    memcpy(dest_ptr, source_ptr, size);
 80048d2:	4601      	mov	r1, r0
 80048d4:	4618      	mov	r0, r3
 80048d6:	f005 bc41 	b.w	800a15c <memcpy>
 80048da:	bf00      	nop

080048dc <_fxe_media_format>:

UINT status;


    /* Check for invalid input pointers.  */
    if ((media_ptr == FX_NULL) || (driver == FX_NULL) || (memory_ptr == FX_NULL))
 80048dc:	2b00      	cmp	r3, #0
 80048de:	bf18      	it	ne
 80048e0:	2900      	cmpne	r1, #0
 80048e2:	d016      	beq.n	8004912 <_fxe_media_format+0x36>
{
 80048e4:	b430      	push	{r4, r5}
    if ((media_ptr == FX_NULL) || (driver == FX_NULL) || (memory_ptr == FX_NULL))
 80048e6:	b188      	cbz	r0, 800490c <_fxe_media_format+0x30>
__attribute__( ( always_inline ) ) static inline unsigned int __get_ipsr_value(void)
{

unsigned int  ipsr_value;

    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80048e8:	f3ef 8405 	mrs	r4, IPSR
    {
        return(FX_PTR_ERROR);
    }

    /* Check for a valid caller.  */
    FX_CALLER_CHECKING_CODE
 80048ec:	4d0a      	ldr	r5, [pc, #40]	; (8004918 <_fxe_media_format+0x3c>)
 80048ee:	682d      	ldr	r5, [r5, #0]
 80048f0:	432c      	orrs	r4, r5
 80048f2:	d108      	bne.n	8004906 <_fxe_media_format+0x2a>
 80048f4:	4c09      	ldr	r4, [pc, #36]	; (800491c <_fxe_media_format+0x40>)
 80048f6:	6824      	ldr	r4, [r4, #0]
 80048f8:	b12c      	cbz	r4, 8004906 <_fxe_media_format+0x2a>
 80048fa:	4d09      	ldr	r5, [pc, #36]	; (8004920 <_fxe_media_format+0x44>)
 80048fc:	42ac      	cmp	r4, r5
 80048fe:	d002      	beq.n	8004906 <_fxe_media_format+0x2a>
                               total_sectors, bytes_per_sector, sectors_per_cluster,
                               heads, sectors_per_track);

    /* Return completion status.  */
    return(status);
}
 8004900:	bc30      	pop	{r4, r5}
    status =  _fx_media_format(media_ptr, driver, driver_info_ptr, memory_ptr, memory_size,
 8004902:	f000 b8c5 	b.w	8004a90 <_fx_media_format>
    FX_CALLER_CHECKING_CODE
 8004906:	2020      	movs	r0, #32
}
 8004908:	bc30      	pop	{r4, r5}
 800490a:	4770      	bx	lr
        return(FX_PTR_ERROR);
 800490c:	2018      	movs	r0, #24
}
 800490e:	bc30      	pop	{r4, r5}
 8004910:	4770      	bx	lr
        return(FX_PTR_ERROR);
 8004912:	2018      	movs	r0, #24
}
 8004914:	4770      	bx	lr
 8004916:	bf00      	nop
 8004918:	2000019c 	.word	0x2000019c
 800491c:	20002dbc 	.word	0x20002dbc
 8004920:	20002e68 	.word	0x20002e68

08004924 <_fxe_media_open>:
UINT       old_threshold;
#endif


    /* Check for invalid input pointers.  */
    if ((media_ptr == FX_NULL) || (media_driver == FX_NULL) || (memory_ptr == FX_NULL) || (media_control_block_size != sizeof(FX_MEDIA)))
 8004924:	2800      	cmp	r0, #0
 8004926:	d031      	beq.n	800498c <_fxe_media_open+0x68>
 8004928:	2a00      	cmp	r2, #0
 800492a:	d02f      	beq.n	800498c <_fxe_media_open+0x68>
{
 800492c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004930:	b085      	sub	sp, #20
    if ((media_ptr == FX_NULL) || (media_driver == FX_NULL) || (memory_ptr == FX_NULL) || (media_control_block_size != sizeof(FX_MEDIA)))
 8004932:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8004934:	b334      	cbz	r4, 8004984 <_fxe_media_open+0x60>
 8004936:	f242 44b8 	movw	r4, #9400	; 0x24b8
 800493a:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 800493c:	42a5      	cmp	r5, r4
 800493e:	d121      	bne.n	8004984 <_fxe_media_open+0x60>
 8004940:	f3ef 8405 	mrs	r4, IPSR
    {
        return(FX_PTR_ERROR);
    }

    /* Check for a valid caller.  */
    FX_CALLER_CHECKING_CODE
 8004944:	4d2c      	ldr	r5, [pc, #176]	; (80049f8 <_fxe_media_open+0xd4>)
 8004946:	682d      	ldr	r5, [r5, #0]
 8004948:	432c      	orrs	r4, r5
 800494a:	d121      	bne.n	8004990 <_fxe_media_open+0x6c>
 800494c:	4c2b      	ldr	r4, [pc, #172]	; (80049fc <_fxe_media_open+0xd8>)
 800494e:	4d2c      	ldr	r5, [pc, #176]	; (8004a00 <_fxe_media_open+0xdc>)
 8004950:	6824      	ldr	r4, [r4, #0]
 8004952:	42ac      	cmp	r4, r5
 8004954:	d01c      	beq.n	8004990 <_fxe_media_open+0x6c>
 8004956:	b1dc      	cbz	r4, 8004990 <_fxe_media_open+0x6c>

    /* Check for proper size of the logical sector cache.  */
    temp =  _fx_system_media_max_sector_cache;
 8004958:	4c2a      	ldr	r4, [pc, #168]	; (8004a04 <_fxe_media_open+0xe0>)
 800495a:	6825      	ldr	r5, [r4, #0]

    /* Isolate the lowest set bit.  */
    temp =  (temp & ((~temp) + ((ULONG) 1)));
 800495c:	426c      	negs	r4, r5
 800495e:	402c      	ands	r4, r5

    /* If FX_MAX_SECTOR_CACHE is a power of 2, the value of temp should be unchanged.  */
    if ((temp == 1) || (temp != _fx_system_media_max_sector_cache))
 8004960:	2c01      	cmp	r4, #1
 8004962:	d00b      	beq.n	800497c <_fxe_media_open+0x58>
 8004964:	42a5      	cmp	r5, r4
 8004966:	d109      	bne.n	800497c <_fxe_media_open+0x58>
        /* Not a power of 2, return an error.  */
        return(FX_MEDIA_INVALID);
    }

    /* Check for proper size of the FAT cache.  */
    temp =  _fx_system_media_max_fat_cache;
 8004968:	4c27      	ldr	r4, [pc, #156]	; (8004a08 <_fxe_media_open+0xe4>)
 800496a:	6824      	ldr	r4, [r4, #0]

    /* Isolate the lowest set bit.  */
    temp =  (temp & ((~temp) + ((ULONG) 1)));
 800496c:	4265      	negs	r5, r4
 800496e:	4025      	ands	r5, r4

    /* If FX_MAX_FAT_CACHE is a power of 2, the value of temp should be unchanged.  */
    if ((temp == 1) || (temp != _fx_system_media_max_fat_cache))
 8004970:	2d01      	cmp	r5, #1
 8004972:	d003      	beq.n	800497c <_fxe_media_open+0x58>
 8004974:	1b64      	subs	r4, r4, r5
 8004976:	bf18      	it	ne
 8004978:	2401      	movne	r4, #1
 800497a:	b16c      	cbz	r4, 8004998 <_fxe_media_open+0x74>
        return(FX_MEDIA_INVALID);
 800497c:	2002      	movs	r0, #2
    status =  _fx_media_open(media_ptr, media_name, media_driver, driver_info_ptr,
                             memory_ptr, memory_size);

    /* Return status.  */
    return(status);
}
 800497e:	b005      	add	sp, #20
 8004980:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        return(FX_PTR_ERROR);
 8004984:	2018      	movs	r0, #24
}
 8004986:	b005      	add	sp, #20
 8004988:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        return(FX_PTR_ERROR);
 800498c:	2018      	movs	r0, #24
}
 800498e:	4770      	bx	lr
    FX_CALLER_CHECKING_CODE
 8004990:	2020      	movs	r0, #32
}
 8004992:	b005      	add	sp, #20
 8004994:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004998:	461e      	mov	r6, r3
 800499a:	4617      	mov	r7, r2
 800499c:	4688      	mov	r8, r1
 800499e:	4605      	mov	r5, r0
    current_thread =  tx_thread_identify();
 80049a0:	f004 f950 	bl	8008c44 <_tx_thread_identify>
    tx_thread_preemption_change(current_thread, 0, &old_threshold);
 80049a4:	4621      	mov	r1, r4
 80049a6:	aa03      	add	r2, sp, #12
    current_thread =  tx_thread_identify();
 80049a8:	4681      	mov	r9, r0
    tx_thread_preemption_change(current_thread, 0, &old_threshold);
 80049aa:	f004 f98d 	bl	8008cc8 <_tx_thread_preemption_change>
    open_count =     _fx_system_media_opened_count;
 80049ae:	4a17      	ldr	r2, [pc, #92]	; (8004a0c <_fxe_media_open+0xe8>)
    current_media =  _fx_system_media_opened_ptr;
 80049b0:	4b17      	ldr	r3, [pc, #92]	; (8004a10 <_fxe_media_open+0xec>)
    open_count =     _fx_system_media_opened_count;
 80049b2:	6811      	ldr	r1, [r2, #0]
    current_media =  _fx_system_media_opened_ptr;
 80049b4:	681b      	ldr	r3, [r3, #0]
    while (open_count--)
 80049b6:	1e4a      	subs	r2, r1, #1
 80049b8:	b929      	cbnz	r1, 80049c6 <_fxe_media_open+0xa2>
 80049ba:	e00d      	b.n	80049d8 <_fxe_media_open+0xb4>
 80049bc:	3a01      	subs	r2, #1
        current_media =  current_media -> fx_media_opened_next;
 80049be:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
    while (open_count--)
 80049c2:	1c51      	adds	r1, r2, #1
 80049c4:	d008      	beq.n	80049d8 <_fxe_media_open+0xb4>
        if (media_ptr == current_media)
 80049c6:	429d      	cmp	r5, r3
 80049c8:	d1f8      	bne.n	80049bc <_fxe_media_open+0x98>
            tx_thread_preemption_change(current_thread, old_threshold, &old_threshold);
 80049ca:	aa03      	add	r2, sp, #12
 80049cc:	4648      	mov	r0, r9
 80049ce:	9903      	ldr	r1, [sp, #12]
 80049d0:	f004 f97a 	bl	8008cc8 <_tx_thread_preemption_change>
            return(FX_PTR_ERROR);
 80049d4:	2018      	movs	r0, #24
 80049d6:	e7d6      	b.n	8004986 <_fxe_media_open+0x62>
    tx_thread_preemption_change(current_thread, old_threshold, &old_threshold);
 80049d8:	aa03      	add	r2, sp, #12
 80049da:	9903      	ldr	r1, [sp, #12]
 80049dc:	4648      	mov	r0, r9
 80049de:	f004 f973 	bl	8008cc8 <_tx_thread_preemption_change>
    status =  _fx_media_open(media_ptr, media_name, media_driver, driver_info_ptr,
 80049e2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80049e4:	463a      	mov	r2, r7
 80049e6:	4641      	mov	r1, r8
 80049e8:	9301      	str	r3, [sp, #4]
 80049ea:	4628      	mov	r0, r5
 80049ec:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80049ee:	9300      	str	r3, [sp, #0]
 80049f0:	4633      	mov	r3, r6
 80049f2:	f000 fb23 	bl	800503c <_fx_media_open>
    return(status);
 80049f6:	e7c6      	b.n	8004986 <_fxe_media_open+0x62>
 80049f8:	2000019c 	.word	0x2000019c
 80049fc:	20002dbc 	.word	0x20002dbc
 8004a00:	20002e68 	.word	0x20002e68
 8004a04:	20002c88 	.word	0x20002c88
 8004a08:	20002c94 	.word	0x20002c94
 8004a0c:	20002c90 	.word	0x20002c90
 8004a10:	20002c98 	.word	0x20002c98

08004a14 <_fxe_media_read>:

UINT status;


    /* Check for a null media pointer or buffer pointer.  */
    if ((media_ptr == FX_NULL) || (buffer_ptr == FX_NULL))
 8004a14:	b1a8      	cbz	r0, 8004a42 <_fxe_media_read+0x2e>
 8004a16:	b1a2      	cbz	r2, 8004a42 <_fxe_media_read+0x2e>
{
 8004a18:	b410      	push	{r4}
 8004a1a:	f3ef 8305 	mrs	r3, IPSR
    {
        return(FX_PTR_ERROR);
    }

    /* Check for a valid caller.  */
    FX_CALLER_CHECKING_CODE
 8004a1e:	4c0a      	ldr	r4, [pc, #40]	; (8004a48 <_fxe_media_read+0x34>)
 8004a20:	6824      	ldr	r4, [r4, #0]
 8004a22:	4323      	orrs	r3, r4
 8004a24:	d109      	bne.n	8004a3a <_fxe_media_read+0x26>
 8004a26:	4b09      	ldr	r3, [pc, #36]	; (8004a4c <_fxe_media_read+0x38>)
 8004a28:	4c09      	ldr	r4, [pc, #36]	; (8004a50 <_fxe_media_read+0x3c>)
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	42a3      	cmp	r3, r4
 8004a2e:	d004      	beq.n	8004a3a <_fxe_media_read+0x26>
 8004a30:	b11b      	cbz	r3, 8004a3a <_fxe_media_read+0x26>
    /* Call actual media read service.  */
    status =  _fx_media_read(media_ptr, logical_sector, buffer_ptr);

    /* Return status to the caller.  */
    return(status);
}
 8004a32:	f85d 4b04 	ldr.w	r4, [sp], #4
    status =  _fx_media_read(media_ptr, logical_sector, buffer_ptr);
 8004a36:	f000 be97 	b.w	8005768 <_fx_media_read>
    FX_CALLER_CHECKING_CODE
 8004a3a:	2020      	movs	r0, #32
}
 8004a3c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004a40:	4770      	bx	lr
        return(FX_PTR_ERROR);
 8004a42:	2018      	movs	r0, #24
}
 8004a44:	4770      	bx	lr
 8004a46:	bf00      	nop
 8004a48:	2000019c 	.word	0x2000019c
 8004a4c:	20002dbc 	.word	0x20002dbc
 8004a50:	20002e68 	.word	0x20002e68

08004a54 <_fxe_media_write>:
UINT _fxe_media_write(FX_MEDIA* media_ptr, ULONG logical_sector, VOID* buffer_ptr)
{
	UINT status;

	/* Check for a null media pointer.  */
	if (media_ptr == FX_NULL)
 8004a54:	b1a0      	cbz	r0, 8004a80 <_fxe_media_write+0x2c>
{
 8004a56:	b410      	push	{r4}
 8004a58:	f3ef 8305 	mrs	r3, IPSR
	{
		return (FX_PTR_ERROR);
	}

	/* Check for a valid caller.  */
	FX_CALLER_CHECKING_CODE
 8004a5c:	4c09      	ldr	r4, [pc, #36]	; (8004a84 <_fxe_media_write+0x30>)
 8004a5e:	6824      	ldr	r4, [r4, #0]
 8004a60:	4323      	orrs	r3, r4
 8004a62:	d109      	bne.n	8004a78 <_fxe_media_write+0x24>
 8004a64:	4b08      	ldr	r3, [pc, #32]	; (8004a88 <_fxe_media_write+0x34>)
 8004a66:	4c09      	ldr	r4, [pc, #36]	; (8004a8c <_fxe_media_write+0x38>)
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	42a3      	cmp	r3, r4
 8004a6c:	d004      	beq.n	8004a78 <_fxe_media_write+0x24>
 8004a6e:	b11b      	cbz	r3, 8004a78 <_fxe_media_write+0x24>
	/* Call actual media write service.  */
	status = _fx_media_write(media_ptr, logical_sector, buffer_ptr);

	/* Return a successful status to the caller.  */
	return (status);
}
 8004a70:	f85d 4b04 	ldr.w	r4, [sp], #4
	status = _fx_media_write(media_ptr, logical_sector, buffer_ptr);
 8004a74:	f000 bea8 	b.w	80057c8 <_fx_media_write>
	FX_CALLER_CHECKING_CODE
 8004a78:	2020      	movs	r0, #32
}
 8004a7a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004a7e:	4770      	bx	lr
		return (FX_PTR_ERROR);
 8004a80:	2018      	movs	r0, #24
}
 8004a82:	4770      	bx	lr
 8004a84:	2000019c 	.word	0x2000019c
 8004a88:	20002dbc 	.word	0x20002dbc
 8004a8c:	20002e68 	.word	0x20002e68

08004a90 <_fx_media_format>:
/**************************************************************************/
UINT  _fx_media_format(FX_MEDIA *media_ptr, VOID (*driver)(FX_MEDIA *media), VOID *driver_info_ptr, UCHAR *memory_ptr, UINT memory_size,
                       CHAR *volume_name, UINT number_of_fats, UINT directory_entries, UINT hidden_sectors,
                       ULONG total_sectors, UINT bytes_per_sector, UINT sectors_per_cluster,
                       UINT heads, UINT sectors_per_track)
{
 8004a90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a94:	b087      	sub	sp, #28
 8004a96:	9e16      	ldr	r6, [sp, #88]	; 0x58
 8004a98:	f8dd 9044 	ldr.w	r9, [sp, #68]	; 0x44

    /* If trace is enabled, insert this event into the trace buffer.  */
    FX_TRACE_IN_LINE_INSERT(FX_TRACE_MEDIA_FORMAT, media_ptr, directory_entries, total_sectors, sectors_per_cluster, FX_TRACE_MEDIA_EVENTS, 0, 0)

    /* Validate bytes per sector value: greater than zero and no more than 4096.  */
    if((bytes_per_sector == 0) || (bytes_per_sector > 4096))
 8004a9c:	1e74      	subs	r4, r6, #1
 8004a9e:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
 8004aa2:	9402      	str	r4, [sp, #8]
 8004aa4:	f080 81ea 	bcs.w	8004e7c <_fx_media_format+0x3ec>
        return(FX_SECTOR_INVALID);

    /* Validate sectors per cluster value: greater than zero and no more than 128.  */
    if((sectors_per_cluster == 0) || (sectors_per_cluster > 128))
 8004aa8:	9d17      	ldr	r5, [sp, #92]	; 0x5c
 8004aaa:	f105 3aff 	add.w	sl, r5, #4294967295
 8004aae:	f1ba 0f7f 	cmp.w	sl, #127	; 0x7f
 8004ab2:	f200 81e3 	bhi.w	8004e7c <_fx_media_format+0x3ec>
 8004ab6:	4694      	mov	ip, r2
        return(FX_SECTOR_INVALID);

    /* Setup driver pointer and memory information.  */
    media_ptr -> fx_media_driver_entry =                driver;
    media_ptr -> fx_media_memory_buffer =               (UCHAR *)memory_ptr;
    media_ptr -> fx_media_memory_size =                 memory_size;
 8004ab8:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8004aba:	460f      	mov	r7, r1
 8004abc:	461d      	mov	r5, r3
 8004abe:	60c2      	str	r2, [r0, #12]
    /* Initialize the supplied media I/O driver.  First, build the
       initialize driver request.  */
    media_ptr -> fx_media_driver_request =              FX_DRIVER_INIT;
    media_ptr -> fx_media_driver_status =               FX_IO_ERROR;
    media_ptr -> fx_media_driver_info =                 driver_info_ptr;
    media_ptr -> fx_media_driver_write_protect =        FX_FALSE;
 8004ac0:	2300      	movs	r3, #0
    media_ptr -> fx_media_sectors_per_track =           sectors_per_track;
 8004ac2:	9a19      	ldr	r2, [sp, #100]	; 0x64
    media_ptr -> fx_media_driver_request =              FX_DRIVER_INIT;
 8004ac4:	2104      	movs	r1, #4
    media_ptr -> fx_media_driver_status =               FX_IO_ERROR;
 8004ac6:	f04f 0890 	mov.w	r8, #144	; 0x90
 8004aca:	4604      	mov	r4, r0
    media_ptr -> fx_media_sectors_per_track =           sectors_per_track;
 8004acc:	62c2      	str	r2, [r0, #44]	; 0x2c
    media_ptr -> fx_media_heads =                       heads;
 8004ace:	9a18      	ldr	r2, [sp, #96]	; 0x60
    media_ptr -> fx_media_driver_entry =                driver;
 8004ad0:	f8c0 70bc 	str.w	r7, [r0, #188]	; 0xbc
    media_ptr -> fx_media_heads =                       heads;
 8004ad4:	6302      	str	r2, [r0, #48]	; 0x30
    media_ptr -> fx_media_hidden_sectors =              hidden_sectors;
 8004ad6:	9a14      	ldr	r2, [sp, #80]	; 0x50
    media_ptr -> fx_media_memory_buffer =               (UCHAR *)memory_ptr;
 8004ad8:	6085      	str	r5, [r0, #8]
    media_ptr -> fx_media_bytes_per_sector =            bytes_per_sector;
 8004ada:	6286      	str	r6, [r0, #40]	; 0x28
    media_ptr -> fx_media_hidden_sectors =              hidden_sectors;
 8004adc:	6702      	str	r2, [r0, #112]	; 0x70
    media_ptr -> fx_media_driver_info =                 driver_info_ptr;
 8004ade:	f8c0 c084 	str.w	ip, [r0, #132]	; 0x84
    media_ptr -> fx_media_driver_free_sector_update =   FX_FALSE;
    media_ptr -> fx_media_driver_data_sector_read =     FX_FALSE;
 8004ae2:	f8c0 30b4 	str.w	r3, [r0, #180]	; 0xb4
    media_ptr -> fx_media_driver_status =               FX_IO_ERROR;
 8004ae6:	e9c0 1822 	strd	r1, r8, [r0, #136]	; 0x88
    media_ptr -> fx_media_driver_free_sector_update =   FX_FALSE;
 8004aea:	e9c0 332a 	strd	r3, r3, [r0, #168]	; 0xa8

    /* If trace is enabled, insert this event into the trace buffer.  */
    FX_TRACE_IN_LINE_INSERT(FX_TRACE_INTERNAL_IO_DRIVER_INIT, media_ptr, 0, 0, 0, FX_TRACE_INTERNAL_EVENTS, 0, 0)

    /* Call the specified I/O driver with the initialize request.  */
    (media_ptr -> fx_media_driver_entry) (media_ptr);
 8004aee:	47b8      	blx	r7

    /* Determine if the I/O driver initialized successfully.  */
    if (media_ptr -> fx_media_driver_status != FX_SUCCESS)
 8004af0:	f8d4 b08c 	ldr.w	fp, [r4, #140]	; 0x8c
 8004af4:	f1bb 0f00 	cmp.w	fp, #0
 8004af8:	f040 81bc 	bne.w	8004e74 <_fx_media_format+0x3e4>
 8004afc:	4632      	mov	r2, r6
 8004afe:	4659      	mov	r1, fp
        /* Return the driver error status.  */
        return(FX_IO_ERROR);
    }

    /* Setup driver buffer memory.  */
    media_ptr -> fx_media_driver_buffer =  memory_ptr;
 8004b00:	f8c4 5090 	str.w	r5, [r4, #144]	; 0x90
 8004b04:	4628      	mov	r0, r5
 8004b06:	f005 fb34 	bl	800a172 <memset>
 8004b0a:	4bcc      	ldr	r3, [pc, #816]	; (8004e3c <_fx_media_format+0x3ac>)
        /* Clear each byte of the boot record.  */
        byte_ptr[i] =  (UCHAR)0;
    }

    /* Set jump instruction at the beginning of the sector.  */
    byte_ptr[0] =  (UCHAR)0xEB;
 8004b0c:	22eb      	movs	r2, #235	; 0xeb
 8004b0e:	1ce9      	adds	r1, r5, #3
 8004b10:	1d18      	adds	r0, r3, #4
    byte_ptr[1] =  (UCHAR)0x34;
 8004b12:	f04f 0c34 	mov.w	ip, #52	; 0x34
    byte_ptr[0] =  (UCHAR)0xEB;
 8004b16:	702a      	strb	r2, [r5, #0]
 8004b18:	1dea      	adds	r2, r5, #7
    byte_ptr[2] =  (UCHAR)0x90;
 8004b1a:	f885 8002 	strb.w	r8, [r5, #2]
 8004b1e:	4281      	cmp	r1, r0
 8004b20:	bf38      	it	cc
 8004b22:	4293      	cmpcc	r3, r2
    byte_ptr[1] =  (UCHAR)0x34;
 8004b24:	f885 c001 	strb.w	ip, [r5, #1]
 8004b28:	f0c0 820a 	bcc.w	8004f40 <_fx_media_format+0x4b0>
 8004b2c:	0789      	lsls	r1, r1, #30
 8004b2e:	f040 8207 	bne.w	8004f40 <_fx_media_format+0x4b0>
    /* Set the OEM name in the boot record.  */
    for (i = 0; i < 8; i++)
    {

        /* Copy a character from the OEM name.  */
        byte_ptr[i + 3] =  _fx_media_format_oem_name[i];
 8004b32:	681a      	ldr	r2, [r3, #0]
 8004b34:	f8c5 2003 	str.w	r2, [r5, #3]
 8004b38:	685b      	ldr	r3, [r3, #4]
 8004b3a:	f8c5 3007 	str.w	r3, [r5, #7]
    }

    /* Set the media type in the boot record.  */
    byte_ptr[FX_MEDIA_TYPE] =  _fx_media_format_media_type;
 8004b3e:	4bc0      	ldr	r3, [pc, #768]	; (8004e40 <_fx_media_format+0x3b0>)

    /* Set the number of bytes per sector.  */
    _fx_utility_16_unsigned_write(&byte_ptr[FX_BYTES_SECTOR], bytes_per_sector);
 8004b40:	4631      	mov	r1, r6
 8004b42:	f105 000b 	add.w	r0, r5, #11
    byte_ptr[FX_MEDIA_TYPE] =  _fx_media_format_media_type;
 8004b46:	781b      	ldrb	r3, [r3, #0]
 8004b48:	756b      	strb	r3, [r5, #21]
    _fx_utility_16_unsigned_write(&byte_ptr[FX_BYTES_SECTOR], bytes_per_sector);
 8004b4a:	f000 fe75 	bl	8005838 <_fx_utility_16_unsigned_write>

    /* Set the number of sectors per track.  */
    _fx_utility_16_unsigned_write(&byte_ptr[FX_SECTORS_PER_TRK], sectors_per_track);
 8004b4e:	9919      	ldr	r1, [sp, #100]	; 0x64
 8004b50:	f105 0018 	add.w	r0, r5, #24
 8004b54:	f000 fe70 	bl	8005838 <_fx_utility_16_unsigned_write>

    /* Set the number of heads.  */
    _fx_utility_16_unsigned_write(&byte_ptr[FX_HEADS], heads);
 8004b58:	9918      	ldr	r1, [sp, #96]	; 0x60
 8004b5a:	f105 001a 	add.w	r0, r5, #26
 8004b5e:	f000 fe6b 	bl	8005838 <_fx_utility_16_unsigned_write>
#endif


    /* Calculate the maximum clusters.... This is actually greater than the actual since the FAT
       sectors have yet to be accounted for.  */
    total_clusters =  (total_sectors - reserved_sectors - ((directory_entries * FX_DIR_ENTRY_SIZE) + (bytes_per_sector - 1)) / bytes_per_sector) / sectors_per_cluster;
 8004b62:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8004b64:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8004b66:	eb06 1242 	add.w	r2, r6, r2, lsl #5
 8004b6a:	3b01      	subs	r3, #1
 8004b6c:	3a01      	subs	r2, #1
 8004b6e:	fbb2 f2f6 	udiv	r2, r2, r6
 8004b72:	1a9b      	subs	r3, r3, r2
 8004b74:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8004b76:	fbb3 f3f2 	udiv	r3, r3, r2

    /* Calculate the maximum number of FAT sectors necessary for FAT12.  */
    if (total_clusters % 2)
 8004b7a:	07da      	lsls	r2, r3, #31
 8004b7c:	f140 8182 	bpl.w	8004e84 <_fx_media_format+0x3f4>
    {
        bytes_needed = (total_clusters + total_clusters / 2) + 1;
 8004b80:	1c5a      	adds	r2, r3, #1
 8004b82:	eb02 0253 	add.w	r2, r2, r3, lsr #1
    }
    else
    {
        bytes_needed = (total_clusters + total_clusters / 2);
    }
    sectors_per_fat =  bytes_needed / bytes_per_sector;
 8004b86:	fbb2 f8f6 	udiv	r8, r2, r6
    if (bytes_needed % bytes_per_sector)
 8004b8a:	fb06 2218 	mls	r2, r6, r8, r2
 8004b8e:	b10a      	cbz	r2, 8004b94 <_fx_media_format+0x104>
    {
        sectors_per_fat++;
 8004b90:	f108 0801 	add.w	r8, r8, #1
    }

    /* Now adjust the total clusters by the number of sectors per FAT.  */
    total_clusters =  total_clusters - ((sectors_per_fat * number_of_fats) + (sectors_per_cluster - 1)) / sectors_per_cluster;
 8004b94:	9a12      	ldr	r2, [sp, #72]	; 0x48

    /* Is the total cluster count greater than the FAT12 maximum?  */
    if (total_clusters >= FX_12_BIT_FAT_SIZE)
 8004b96:	f640 71f5 	movw	r1, #4085	; 0xff5
    total_clusters =  total_clusters - ((sectors_per_fat * number_of_fats) + (sectors_per_cluster - 1)) / sectors_per_cluster;
 8004b9a:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8004b9c:	fb02 f208 	mul.w	r2, r2, r8
 8004ba0:	9204      	str	r2, [sp, #16]
 8004ba2:	4452      	add	r2, sl
 8004ba4:	fbb2 f2f0 	udiv	r2, r2, r0
 8004ba8:	1a9a      	subs	r2, r3, r2
    if (total_clusters >= FX_12_BIT_FAT_SIZE)
 8004baa:	428a      	cmp	r2, r1
    total_clusters =  total_clusters - ((sectors_per_fat * number_of_fats) + (sectors_per_cluster - 1)) / sectors_per_cluster;
 8004bac:	9201      	str	r2, [sp, #4]
    if (total_clusters >= FX_12_BIT_FAT_SIZE)
 8004bae:	d915      	bls.n	8004bdc <_fx_media_format+0x14c>
        /* Reset the maximum clusters.... This is actually greater than the actual since the FAT
           sectors have yet to be accounted for.  */
        total_clusters =  (total_sectors - reserved_sectors -  ((directory_entries * FX_DIR_ENTRY_SIZE) + (bytes_per_sector - 1)) / bytes_per_sector) / sectors_per_cluster;

        /* Calculate 16-bit FAT is present. Each cluster requires a 2 byte entry in the FAT table.  */
        sectors_per_fat =  (total_clusters * 2) / bytes_per_sector;
 8004bb0:	005a      	lsls	r2, r3, #1
 8004bb2:	fbb2 f8f6 	udiv	r8, r2, r6
        if ((total_clusters * 2) % bytes_per_sector)
 8004bb6:	fb06 2218 	mls	r2, r6, r8, r2
 8004bba:	b10a      	cbz	r2, 8004bc0 <_fx_media_format+0x130>
        {
            sectors_per_fat++;
 8004bbc:	f108 0801 	add.w	r8, r8, #1
        }

        /* Now adjust the total clusters by the number of sectors per FAT.  */
        total_clusters =  total_clusters - ((sectors_per_fat * number_of_fats) + (sectors_per_cluster - 1)) / sectors_per_cluster;
 8004bc0:	9a12      	ldr	r2, [sp, #72]	; 0x48

        /* Is the total cluster count greater than the FAT16 maximum?  */
        if (total_clusters >= FX_16_BIT_FAT_SIZE)
 8004bc2:	f64f 71f4 	movw	r1, #65524	; 0xfff4
        total_clusters =  total_clusters - ((sectors_per_fat * number_of_fats) + (sectors_per_cluster - 1)) / sectors_per_cluster;
 8004bc6:	fb02 f208 	mul.w	r2, r2, r8
 8004bca:	9204      	str	r2, [sp, #16]
 8004bcc:	4452      	add	r2, sl
 8004bce:	fbb2 f2f0 	udiv	r2, r2, r0
 8004bd2:	1a9b      	subs	r3, r3, r2
        if (total_clusters >= FX_16_BIT_FAT_SIZE)
 8004bd4:	428b      	cmp	r3, r1
        total_clusters =  total_clusters - ((sectors_per_fat * number_of_fats) + (sectors_per_cluster - 1)) / sectors_per_cluster;
 8004bd6:	9301      	str	r3, [sp, #4]
        if (total_clusters >= FX_16_BIT_FAT_SIZE)
 8004bd8:	f200 815f 	bhi.w	8004e9a <_fx_media_format+0x40a>
 8004bdc:	2301      	movs	r3, #1
 8004bde:	9303      	str	r3, [sp, #12]
    /* Set sectors per FAT type.  */
    if (total_clusters < FX_16_BIT_FAT_SIZE)
    {

        /* Set the number of sectors per FAT12/16.  */
        _fx_utility_16_unsigned_write(&byte_ptr[FX_SECTORS_PER_FAT], sectors_per_fat);
 8004be0:	4641      	mov	r1, r8
 8004be2:	f105 0016 	add.w	r0, r5, #22
 8004be6:	f000 fe27 	bl	8005838 <_fx_utility_16_unsigned_write>

        /* Set the signature.  */
        byte_ptr[FX_BOOT_SIG] =  0x29;
 8004bea:	2229      	movs	r2, #41	; 0x29

        /* Setup the volume ID.  */
        _fx_utility_32_unsigned_write(&byte_ptr[FX_VOLUME_ID], _fx_media_format_volume_id);
 8004bec:	4b95      	ldr	r3, [pc, #596]	; (8004e44 <_fx_media_format+0x3b4>)
 8004bee:	f105 0027 	add.w	r0, r5, #39	; 0x27
        byte_ptr[FX_BOOT_SIG] =  0x29;
 8004bf2:	f885 2026 	strb.w	r2, [r5, #38]	; 0x26
        _fx_utility_32_unsigned_write(&byte_ptr[FX_VOLUME_ID], _fx_media_format_volume_id);
 8004bf6:	6819      	ldr	r1, [r3, #0]
 8004bf8:	f000 fe2e 	bl	8005858 <_fx_utility_32_unsigned_write>
        /* Setup the volume ID.  */
        _fx_utility_32_unsigned_write(&byte_ptr[FX_VOLUME_ID_32], _fx_media_format_volume_id);
    }

    /* Set the total number of sectors.  */
    if (total_sectors < (ULONG)0xFFFF)
 8004bfc:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8004c00:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8004c02:	f105 0013 	add.w	r0, r5, #19
 8004c06:	f105 0a20 	add.w	sl, r5, #32
 8004c0a:	429a      	cmp	r2, r3
 8004c0c:	f200 813d 	bhi.w	8004e8a <_fx_media_format+0x3fa>
    {

        /* Write the 16-bit total sector field.  */
        _fx_utility_16_unsigned_write(&byte_ptr[FX_SECTORS], (UINT)(total_sectors));
 8004c10:	4611      	mov	r1, r2
 8004c12:	f000 fe11 	bl	8005838 <_fx_utility_16_unsigned_write>

        /* Set the number of huge sectors.  */
        _fx_utility_32_unsigned_write(&byte_ptr[FX_HUGE_SECTORS], 0);
 8004c16:	4650      	mov	r0, sl
 8004c18:	2100      	movs	r1, #0
 8004c1a:	f000 fe1d 	bl	8005858 <_fx_utility_32_unsigned_write>
        /* Set the number of huge sectors.  */
        _fx_utility_32_unsigned_write(&byte_ptr[FX_HUGE_SECTORS], total_sectors);
    }

    /* Set the number of reserved sectors.  */
    _fx_utility_16_unsigned_write(&byte_ptr[FX_RESERVED_SECTORS], reserved_sectors);
 8004c1e:	9903      	ldr	r1, [sp, #12]
 8004c20:	f105 000e 	add.w	r0, r5, #14
 8004c24:	f000 fe08 	bl	8005838 <_fx_utility_16_unsigned_write>

    /* Set the number of sectors per cluster */
    byte_ptr[FX_SECTORS_CLUSTER] =  (UCHAR)sectors_per_cluster;
 8004c28:	9b17      	ldr	r3, [sp, #92]	; 0x5c

    /* Set the number of FATs.  */
    byte_ptr[FX_NUMBER_OF_FATS] =  (UCHAR)number_of_fats;

    /* Set the number of hidden sectors.  */
    _fx_utility_32_unsigned_write(&byte_ptr[FX_HIDDEN_SECTORS], hidden_sectors);
 8004c2a:	9914      	ldr	r1, [sp, #80]	; 0x50
 8004c2c:	f105 001c 	add.w	r0, r5, #28
    byte_ptr[FX_SECTORS_CLUSTER] =  (UCHAR)sectors_per_cluster;
 8004c30:	736b      	strb	r3, [r5, #13]
    byte_ptr[FX_NUMBER_OF_FATS] =  (UCHAR)number_of_fats;
 8004c32:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004c34:	742b      	strb	r3, [r5, #16]
    _fx_utility_32_unsigned_write(&byte_ptr[FX_HIDDEN_SECTORS], hidden_sectors);
 8004c36:	f000 fe0f 	bl	8005858 <_fx_utility_32_unsigned_write>

    /* Determine if a FAT12 or FAT16 is present.  If FAT32 is present, these fields are left alone!   */
    if (total_clusters < FX_16_BIT_FAT_SIZE)
 8004c3a:	f64f 73f4 	movw	r3, #65524	; 0xfff4
 8004c3e:	9a01      	ldr	r2, [sp, #4]
 8004c40:	429a      	cmp	r2, r3
 8004c42:	f240 8176 	bls.w	8004f32 <_fx_media_format+0x4a2>
    }
    else
    {

        /* FAT32 volume label offset.  */
        j =  FX_VOLUME_LABEL_32;
 8004c46:	2247      	movs	r2, #71	; 0x47
    i = 0;
    while (i < 11)
    {

        /* Determine if it is NULL.  */
        if (volume_name[i] == 0)
 8004c48:	f899 3000 	ldrb.w	r3, [r9]
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	f000 8167 	beq.w	8004f20 <_fx_media_format+0x490>
            /* Yes, the copying is finished.  */
            break;
        }

        /* Otherwise, copy byte of volume name into boot record.  */
        byte_ptr[j + i] =  (UCHAR)volume_name[i];
 8004c52:	54ab      	strb	r3, [r5, r2]
        if (volume_name[i] == 0)
 8004c54:	f899 1001 	ldrb.w	r1, [r9, #1]
 8004c58:	2900      	cmp	r1, #0
 8004c5a:	f000 81ad 	beq.w	8004fb8 <_fx_media_format+0x528>
        byte_ptr[j + i] =  (UCHAR)volume_name[i];
 8004c5e:	18ab      	adds	r3, r5, r2
 8004c60:	7059      	strb	r1, [r3, #1]
        if (volume_name[i] == 0)
 8004c62:	f899 1002 	ldrb.w	r1, [r9, #2]
 8004c66:	2900      	cmp	r1, #0
 8004c68:	f000 81a9 	beq.w	8004fbe <_fx_media_format+0x52e>
        byte_ptr[j + i] =  (UCHAR)volume_name[i];
 8004c6c:	7099      	strb	r1, [r3, #2]
        if (volume_name[i] == 0)
 8004c6e:	f899 1003 	ldrb.w	r1, [r9, #3]
 8004c72:	2900      	cmp	r1, #0
 8004c74:	f000 81a6 	beq.w	8004fc4 <_fx_media_format+0x534>
        byte_ptr[j + i] =  (UCHAR)volume_name[i];
 8004c78:	70d9      	strb	r1, [r3, #3]
        if (volume_name[i] == 0)
 8004c7a:	f899 1004 	ldrb.w	r1, [r9, #4]
 8004c7e:	2900      	cmp	r1, #0
 8004c80:	f000 81a6 	beq.w	8004fd0 <_fx_media_format+0x540>
        byte_ptr[j + i] =  (UCHAR)volume_name[i];
 8004c84:	7119      	strb	r1, [r3, #4]
        if (volume_name[i] == 0)
 8004c86:	f899 1005 	ldrb.w	r1, [r9, #5]
 8004c8a:	2900      	cmp	r1, #0
 8004c8c:	f000 819d 	beq.w	8004fca <_fx_media_format+0x53a>
        byte_ptr[j + i] =  (UCHAR)volume_name[i];
 8004c90:	7159      	strb	r1, [r3, #5]
        if (volume_name[i] == 0)
 8004c92:	f899 1006 	ldrb.w	r1, [r9, #6]
 8004c96:	2900      	cmp	r1, #0
 8004c98:	f000 819d 	beq.w	8004fd6 <_fx_media_format+0x546>
        byte_ptr[j + i] =  (UCHAR)volume_name[i];
 8004c9c:	7199      	strb	r1, [r3, #6]
        if (volume_name[i] == 0)
 8004c9e:	f899 1007 	ldrb.w	r1, [r9, #7]
 8004ca2:	2900      	cmp	r1, #0
 8004ca4:	f000 81a5 	beq.w	8004ff2 <_fx_media_format+0x562>
        byte_ptr[j + i] =  (UCHAR)volume_name[i];
 8004ca8:	71d9      	strb	r1, [r3, #7]
        if (volume_name[i] == 0)
 8004caa:	f899 1008 	ldrb.w	r1, [r9, #8]
 8004cae:	2900      	cmp	r1, #0
 8004cb0:	f000 81a2 	beq.w	8004ff8 <_fx_media_format+0x568>
        byte_ptr[j + i] =  (UCHAR)volume_name[i];
 8004cb4:	7219      	strb	r1, [r3, #8]
        if (volume_name[i] == 0)
 8004cb6:	f899 1009 	ldrb.w	r1, [r9, #9]
 8004cba:	2900      	cmp	r1, #0
 8004cbc:	f000 812e 	beq.w	8004f1c <_fx_media_format+0x48c>
        byte_ptr[j + i] =  (UCHAR)volume_name[i];
 8004cc0:	7259      	strb	r1, [r3, #9]
        if (volume_name[i] == 0)
 8004cc2:	f899 100a 	ldrb.w	r1, [r9, #10]
 8004cc6:	2900      	cmp	r1, #0
 8004cc8:	f000 816d 	beq.w	8004fa6 <_fx_media_format+0x516>
        byte_ptr[j + i] =  (UCHAR)volume_name[i];
 8004ccc:	7299      	strb	r1, [r3, #10]
    byte_ptr[510] = 0x55;
    byte_ptr[511] = 0xAA;
#else

    /* Set bootrecord signature.  */
    byte_ptr[bytes_per_sector - 2] = 0x55;
 8004cce:	19aa      	adds	r2, r5, r6
 8004cd0:	f04f 0b55 	mov.w	fp, #85	; 0x55
    byte_ptr[bytes_per_sector - 1] = 0xAA;
#endif

    /* Select the boot record write command.  */
    media_ptr -> fx_media_driver_request =       FX_DRIVER_BOOT_WRITE;
 8004cd4:	2307      	movs	r3, #7
    media_ptr -> fx_media_driver_system_write =  FX_TRUE;
 8004cd6:	f04f 0901 	mov.w	r9, #1
    byte_ptr[bytes_per_sector - 2] = 0x55;
 8004cda:	f802 bc02 	strb.w	fp, [r2, #-2]
    byte_ptr[bytes_per_sector - 1] = 0xAA;
 8004cde:	f04f 0aaa 	mov.w	sl, #170	; 0xaa
 8004ce2:	9a02      	ldr	r2, [sp, #8]

    /* If trace is enabled, insert this event into the trace buffer.  */
    FX_TRACE_IN_LINE_INSERT(FX_TRACE_INTERNAL_IO_DRIVER_BOOT_WRITE, media_ptr, memory_ptr, 0, 0, FX_TRACE_INTERNAL_EVENTS, 0, 0)

    /* Write out the bootrecord */
    (driver)(media_ptr);
 8004ce4:	4620      	mov	r0, r4
    byte_ptr[bytes_per_sector - 1] = 0xAA;
 8004ce6:	f805 a002 	strb.w	sl, [r5, r2]
    media_ptr -> fx_media_driver_request =       FX_DRIVER_BOOT_WRITE;
 8004cea:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
    media_ptr -> fx_media_driver_system_write =  FX_TRUE;
 8004cee:	f8c4 90b0 	str.w	r9, [r4, #176]	; 0xb0
    media_ptr -> fx_media_driver_sector_type =   FX_BOOT_SECTOR;
 8004cf2:	f8c4 90b8 	str.w	r9, [r4, #184]	; 0xb8
    (driver)(media_ptr);
 8004cf6:	47b8      	blx	r7

    /* Clear the write flag.  */
    media_ptr -> fx_media_driver_system_write =  FX_FALSE;
 8004cf8:	2200      	movs	r2, #0

    /* Determine if it was successful.  */
    if (media_ptr -> fx_media_driver_status != FX_SUCCESS)
 8004cfa:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
    media_ptr -> fx_media_driver_system_write =  FX_FALSE;
 8004cfe:	f8c4 20b0 	str.w	r2, [r4, #176]	; 0xb0
    if (media_ptr -> fx_media_driver_status != FX_SUCCESS)
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	f040 80b6 	bne.w	8004e74 <_fx_media_format+0x3e4>
    /* Calculate the number of root sectors.  */
    root_sectors =    ((directory_entries * FX_DIR_ENTRY_SIZE) + bytes_per_sector - 1) / bytes_per_sector;

    /* Determine if FAT32 is present AND if the bytes per sector is large enough to have
       a FSINFO sector.  */
    if ((total_clusters >= FX_16_BIT_FAT_SIZE) && (bytes_per_sector == 512))
 8004d08:	f64f 72f4 	movw	r2, #65524	; 0xfff4
 8004d0c:	9901      	ldr	r1, [sp, #4]
 8004d0e:	4291      	cmp	r1, r2
 8004d10:	d941      	bls.n	8004d96 <_fx_media_format+0x306>
 8004d12:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8004d16:	d13e      	bne.n	8004d96 <_fx_media_format+0x306>
 8004d18:	4619      	mov	r1, r3
 8004d1a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004d1e:	4628      	mov	r0, r5
 8004d20:	9305      	str	r3, [sp, #20]
 8004d22:	f005 fa26 	bl	800a172 <memset>
        /* Build the final signature word, this too is used to help verify that this is a FSINFO sector.  */
        byte_ptr[508] =  0x55;
        byte_ptr[509] =  0xAA;

        /* Setup the total available clusters on the media. We need to subtract 1 for the FAT32 root directory.  */
        _fx_utility_32_unsigned_write(&byte_ptr[488], (total_clusters - 1));
 8004d26:	9b01      	ldr	r3, [sp, #4]
        byte_ptr[3] =  0x41;
 8004d28:	2241      	movs	r2, #65	; 0x41
        byte_ptr[0] =  0x52;
 8004d2a:	f04f 0e52 	mov.w	lr, #82	; 0x52
        byte_ptr[2] =  0x61;
 8004d2e:	f04f 0c61 	mov.w	ip, #97	; 0x61
        _fx_utility_32_unsigned_write(&byte_ptr[488], (total_clusters - 1));
 8004d32:	1e59      	subs	r1, r3, #1
        byte_ptr[484] =  0x72;
 8004d34:	f04f 0372 	mov.w	r3, #114	; 0x72
        byte_ptr[3] =  0x41;
 8004d38:	70ea      	strb	r2, [r5, #3]
        byte_ptr[486] =  0x41;
 8004d3a:	f885 21e6 	strb.w	r2, [r5, #486]	; 0x1e6
        _fx_utility_32_unsigned_write(&byte_ptr[488], (total_clusters - 1));
 8004d3e:	f505 70f4 	add.w	r0, r5, #488	; 0x1e8
        byte_ptr[484] =  0x72;
 8004d42:	f885 31e4 	strb.w	r3, [r5, #484]	; 0x1e4
        byte_ptr[485] =  0x72;
 8004d46:	f885 31e5 	strb.w	r3, [r5, #485]	; 0x1e5
        byte_ptr[0] =  0x52;
 8004d4a:	f885 e000 	strb.w	lr, [r5]
        byte_ptr[1] =  0x52;
 8004d4e:	f885 e001 	strb.w	lr, [r5, #1]
        byte_ptr[2] =  0x61;
 8004d52:	f885 c002 	strb.w	ip, [r5, #2]
        byte_ptr[487] =  0x61;
 8004d56:	f885 c1e7 	strb.w	ip, [r5, #487]	; 0x1e7
        byte_ptr[508] =  0x55;
 8004d5a:	f885 b1fc 	strb.w	fp, [r5, #508]	; 0x1fc
        byte_ptr[509] =  0xAA;
 8004d5e:	f885 a1fd 	strb.w	sl, [r5, #509]	; 0x1fd
        _fx_utility_32_unsigned_write(&byte_ptr[488], (total_clusters - 1));
 8004d62:	f000 fd79 	bl	8005858 <_fx_utility_32_unsigned_write>

        /* Setup the starting free cluster to 3, since cluster 2 is reserved for the FAT32 root directory.  */
        _fx_utility_32_unsigned_write(&byte_ptr[492], 3);
 8004d66:	2103      	movs	r1, #3
 8004d68:	f505 70f6 	add.w	r0, r5, #492	; 0x1ec
 8004d6c:	f000 fd74 	bl	8005858 <_fx_utility_32_unsigned_write>

        /* Now write the FSINFO sector to the media.  */
        media_ptr -> fx_media_driver_logical_sector =  1;
 8004d70:	f8c4 9094 	str.w	r9, [r4, #148]	; 0x94
        media_ptr -> fx_media_driver_request =         FX_DRIVER_WRITE;
 8004d74:	f8c4 9088 	str.w	r9, [r4, #136]	; 0x88

        /* If trace is enabled, insert this event into the trace buffer.  */
        FX_TRACE_IN_LINE_INSERT(FX_TRACE_INTERNAL_IO_DRIVER_WRITE, media_ptr, 1, 1, memory_ptr, FX_TRACE_INTERNAL_EVENTS, 0, 0)

        /* Write out the sector.  */
        (driver)(media_ptr);
 8004d78:	4620      	mov	r0, r4
        media_ptr -> fx_media_driver_sectors =         1;
 8004d7a:	f8c4 9098 	str.w	r9, [r4, #152]	; 0x98
        media_ptr -> fx_media_driver_system_write =    FX_TRUE;
 8004d7e:	f8c4 90b0 	str.w	r9, [r4, #176]	; 0xb0
        media_ptr -> fx_media_driver_sector_type =     FX_BOOT_SECTOR;
 8004d82:	f8c4 90b8 	str.w	r9, [r4, #184]	; 0xb8
        (driver)(media_ptr);
 8004d86:	47b8      	blx	r7

        /* Clear the system write flag.  */
        media_ptr -> fx_media_driver_system_write =  FX_FALSE;
 8004d88:	9b05      	ldr	r3, [sp, #20]

        /* Determine if it was successful.  */
        if (media_ptr -> fx_media_driver_status != FX_SUCCESS)
 8004d8a:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
        media_ptr -> fx_media_driver_system_write =  FX_FALSE;
 8004d8e:	f8c4 30b0 	str.w	r3, [r4, #176]	; 0xb0
        if (media_ptr -> fx_media_driver_status != FX_SUCCESS)
 8004d92:	2a00      	cmp	r2, #0
 8004d94:	d16e      	bne.n	8004e74 <_fx_media_format+0x3e4>
    }

    /* At this point we need set up first to FAT entries and clear the remaining FAT sectors area.  */

    /* Loop through number of FATs. The first is the only one used.  */
    for (f = 0; f < number_of_fats; f++)
 8004d96:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004d98:	b3b3      	cbz	r3, 8004e08 <_fx_media_format+0x378>
 8004d9a:	2300      	movs	r3, #0
 8004d9c:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8004da0:	469a      	mov	sl, r3
 8004da2:	9305      	str	r3, [sp, #20]
    {

        /* Loop through all the sectors in this FAT.  */
        for (s = 0; s < sectors_per_fat; s++)
 8004da4:	f1b8 0f00 	cmp.w	r8, #0
 8004da8:	d027      	beq.n	8004dfa <_fx_media_format+0x36a>
 8004daa:	f04f 0b00 	mov.w	fp, #0
                    byte_ptr[2] =  (UCHAR)0xFF;

                    /* Start clearing at FAT entry 3.  */
                    i =  3;
                }
                else if (total_clusters < FX_16_BIT_FAT_SIZE)
 8004dae:	462b      	mov	r3, r5
 8004db0:	465d      	mov	r5, fp
 8004db2:	469b      	mov	fp, r3
            if (s == 0)
 8004db4:	2d00      	cmp	r5, #0
 8004db6:	f000 80d4 	beq.w	8004f62 <_fx_media_format+0x4d2>
                    i =  12;
                }
            }
            else
            {
                i = 0;
 8004dba:	2000      	movs	r0, #0
 8004dbc:	1a32      	subs	r2, r6, r0
 8004dbe:	2100      	movs	r1, #0
 8004dc0:	4458      	add	r0, fp
 8004dc2:	f005 f9d6 	bl	800a172 <memset>
                byte_ptr[i] =  (CHAR)0;
            }

            /* Build sector write command.  */
            media_ptr -> fx_media_driver_logical_sector =  reserved_sectors + (f * sectors_per_fat) + s;
            media_ptr -> fx_media_driver_request =         FX_DRIVER_WRITE;
 8004dc6:	2301      	movs	r3, #1
            media_ptr -> fx_media_driver_logical_sector =  reserved_sectors + (f * sectors_per_fat) + s;
 8004dc8:	eb05 0109 	add.w	r1, r5, r9
            media_ptr -> fx_media_driver_sectors =         1;
            media_ptr -> fx_media_driver_system_write =    FX_TRUE;
            media_ptr -> fx_media_driver_sector_type =     FX_FAT_SECTOR;
 8004dcc:	2202      	movs	r2, #2

            /* If trace is enabled, insert this event into the trace buffer.  */
            FX_TRACE_IN_LINE_INSERT(FX_TRACE_INTERNAL_IO_DRIVER_WRITE, media_ptr, media_ptr -> fx_media_driver_logical_sector, 1, memory_ptr, FX_TRACE_INTERNAL_EVENTS, 0, 0)

            /* Write out the sector.  */
            (driver)(media_ptr);
 8004dce:	4620      	mov	r0, r4
            media_ptr -> fx_media_driver_request =         FX_DRIVER_WRITE;
 8004dd0:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
            media_ptr -> fx_media_driver_sectors =         1;
 8004dd4:	f8c4 3098 	str.w	r3, [r4, #152]	; 0x98
            media_ptr -> fx_media_driver_system_write =    FX_TRUE;
 8004dd8:	f8c4 30b0 	str.w	r3, [r4, #176]	; 0xb0
            media_ptr -> fx_media_driver_logical_sector =  reserved_sectors + (f * sectors_per_fat) + s;
 8004ddc:	f8c4 1094 	str.w	r1, [r4, #148]	; 0x94
            media_ptr -> fx_media_driver_sector_type =     FX_FAT_SECTOR;
 8004de0:	f8c4 20b8 	str.w	r2, [r4, #184]	; 0xb8
            (driver)(media_ptr);
 8004de4:	47b8      	blx	r7

            /* Clear the system write flag.  */
            media_ptr -> fx_media_driver_system_write =  FX_FALSE;

            /* Determine if it was successful.  */
            if (media_ptr -> fx_media_driver_status != FX_SUCCESS)
 8004de6:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
            media_ptr -> fx_media_driver_system_write =  FX_FALSE;
 8004dea:	f8c4 a0b0 	str.w	sl, [r4, #176]	; 0xb0
            if (media_ptr -> fx_media_driver_status != FX_SUCCESS)
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d140      	bne.n	8004e74 <_fx_media_format+0x3e4>
        for (s = 0; s < sectors_per_fat; s++)
 8004df2:	3501      	adds	r5, #1
 8004df4:	4545      	cmp	r5, r8
 8004df6:	d1dd      	bne.n	8004db4 <_fx_media_format+0x324>
 8004df8:	465d      	mov	r5, fp
    for (f = 0; f < number_of_fats; f++)
 8004dfa:	9b05      	ldr	r3, [sp, #20]
 8004dfc:	44c1      	add	r9, r8
 8004dfe:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8004e00:	3301      	adds	r3, #1
 8004e02:	429a      	cmp	r2, r3
 8004e04:	9305      	str	r3, [sp, #20]
 8004e06:	d1cd      	bne.n	8004da4 <_fx_media_format+0x314>
 8004e08:	4632      	mov	r2, r6
 8004e0a:	4628      	mov	r0, r5
 8004e0c:	2100      	movs	r1, #0
 8004e0e:	f005 f9b0 	bl	800a172 <memset>
    root_sectors =    ((directory_entries * FX_DIR_ENTRY_SIZE) + bytes_per_sector - 1) / bytes_per_sector;
 8004e12:	9b02      	ldr	r3, [sp, #8]
 8004e14:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8004e16:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 8004e1a:	fbb3 f3f6 	udiv	r3, r3, r6
    {
        byte_ptr[i] =  (CHAR)0;
    }

    /* Now clear the root directory sectors.  */
    for (s = 0; s < root_sectors; s++)
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	f000 80dc 	beq.w	8004fdc <_fx_media_format+0x54c>
    {

        /* Build sector write command.  */
        media_ptr -> fx_media_driver_logical_sector =  reserved_sectors + (number_of_fats * sectors_per_fat) + s;
 8004e24:	9a04      	ldr	r2, [sp, #16]
        media_ptr -> fx_media_driver_request =         FX_DRIVER_WRITE;
 8004e26:	2601      	movs	r6, #1
        media_ptr -> fx_media_driver_logical_sector =  reserved_sectors + (number_of_fats * sectors_per_fat) + s;
 8004e28:	9903      	ldr	r1, [sp, #12]
        media_ptr -> fx_media_driver_sectors =         1;
        media_ptr -> fx_media_driver_system_write =    FX_TRUE;
        media_ptr -> fx_media_driver_sector_type =     FX_DIRECTORY_SECTOR;
 8004e2a:	f04f 0a03 	mov.w	sl, #3

        /* Write out the sector.  */
        (driver)(media_ptr);

        /* Clear the write flag.  */
        media_ptr -> fx_media_driver_system_write =  FX_FALSE;
 8004e2e:	f04f 0900 	mov.w	r9, #0
        media_ptr -> fx_media_driver_logical_sector =  reserved_sectors + (number_of_fats * sectors_per_fat) + s;
 8004e32:	440a      	add	r2, r1
 8004e34:	4615      	mov	r5, r2
 8004e36:	eb02 0803 	add.w	r8, r2, r3
 8004e3a:	e008      	b.n	8004e4e <_fx_media_format+0x3be>
 8004e3c:	20000184 	.word	0x20000184
 8004e40:	20000180 	.word	0x20000180
 8004e44:	2000018c 	.word	0x2000018c
    for (s = 0; s < root_sectors; s++)
 8004e48:	45a8      	cmp	r8, r5
 8004e4a:	f000 80c7 	beq.w	8004fdc <_fx_media_format+0x54c>
        media_ptr -> fx_media_driver_logical_sector =  reserved_sectors + (number_of_fats * sectors_per_fat) + s;
 8004e4e:	f8c4 5094 	str.w	r5, [r4, #148]	; 0x94
        (driver)(media_ptr);
 8004e52:	4620      	mov	r0, r4
        media_ptr -> fx_media_driver_request =         FX_DRIVER_WRITE;
 8004e54:	f8c4 6088 	str.w	r6, [r4, #136]	; 0x88
 8004e58:	3501      	adds	r5, #1
        media_ptr -> fx_media_driver_sectors =         1;
 8004e5a:	f8c4 6098 	str.w	r6, [r4, #152]	; 0x98
        media_ptr -> fx_media_driver_system_write =    FX_TRUE;
 8004e5e:	f8c4 60b0 	str.w	r6, [r4, #176]	; 0xb0
        media_ptr -> fx_media_driver_sector_type =     FX_DIRECTORY_SECTOR;
 8004e62:	f8c4 a0b8 	str.w	sl, [r4, #184]	; 0xb8
        (driver)(media_ptr);
 8004e66:	47b8      	blx	r7

        /* Determine if it was successful.  */
        if (media_ptr -> fx_media_driver_status != FX_SUCCESS)
 8004e68:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
        media_ptr -> fx_media_driver_system_write =  FX_FALSE;
 8004e6c:	f8c4 90b0 	str.w	r9, [r4, #176]	; 0xb0
        if (media_ptr -> fx_media_driver_status != FX_SUCCESS)
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d0e9      	beq.n	8004e48 <_fx_media_format+0x3b8>
        return(FX_IO_ERROR);
 8004e74:	2090      	movs	r0, #144	; 0x90
    /* Call the specified I/O driver with the uninitialize request.  */
    (media_ptr -> fx_media_driver_entry) (media_ptr);

    /* Return success!  */
    return(media_ptr -> fx_media_driver_status);
}
 8004e76:	b007      	add	sp, #28
 8004e78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        return(FX_SECTOR_INVALID);
 8004e7c:	2089      	movs	r0, #137	; 0x89
}
 8004e7e:	b007      	add	sp, #28
 8004e80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        bytes_needed = (total_clusters + total_clusters / 2);
 8004e84:	eb03 0253 	add.w	r2, r3, r3, lsr #1
 8004e88:	e67d      	b.n	8004b86 <_fx_media_format+0xf6>
        _fx_utility_16_unsigned_write(&byte_ptr[FX_SECTORS], (UINT)0);
 8004e8a:	2100      	movs	r1, #0
 8004e8c:	f000 fcd4 	bl	8005838 <_fx_utility_16_unsigned_write>
        _fx_utility_32_unsigned_write(&byte_ptr[FX_HUGE_SECTORS], total_sectors);
 8004e90:	9915      	ldr	r1, [sp, #84]	; 0x54
 8004e92:	4650      	mov	r0, sl
 8004e94:	f000 fce0 	bl	8005858 <_fx_utility_32_unsigned_write>
 8004e98:	e6c1      	b.n	8004c1e <_fx_media_format+0x18e>
            if (bytes_per_sector == 512)
 8004e9a:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8004e9e:	f105 0030 	add.w	r0, r5, #48	; 0x30
 8004ea2:	f000 8083 	beq.w	8004fac <_fx_media_format+0x51c>
    reserved_sectors =  1;
 8004ea6:	2301      	movs	r3, #1
                _fx_utility_16_unsigned_write(&byte_ptr[48], 0xFFFF);
 8004ea8:	f64f 71ff 	movw	r1, #65535	; 0xffff
    reserved_sectors =  1;
 8004eac:	9303      	str	r3, [sp, #12]
                _fx_utility_16_unsigned_write(&byte_ptr[48], 0xFFFF);
 8004eae:	f000 fcc3 	bl	8005838 <_fx_utility_16_unsigned_write>
            _fx_utility_32_unsigned_write(&byte_ptr[FX_ROOT_CLUSTER_32], FX_FAT_ENTRY_START);
 8004eb2:	2102      	movs	r1, #2
 8004eb4:	f105 002c 	add.w	r0, r5, #44	; 0x2c
 8004eb8:	f000 fcce 	bl	8005858 <_fx_utility_32_unsigned_write>
            total_clusters =  (total_sectors - reserved_sectors) / sectors_per_cluster;
 8004ebc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8004ebe:	9a03      	ldr	r2, [sp, #12]
 8004ec0:	1a9a      	subs	r2, r3, r2
            directory_entries =  (sectors_per_cluster * bytes_per_sector) / FX_DIR_ENTRY_SIZE;
 8004ec2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
            total_clusters =  (total_sectors - reserved_sectors) / sectors_per_cluster;
 8004ec4:	fbb2 f2f3 	udiv	r2, r2, r3
            directory_entries =  (sectors_per_cluster * bytes_per_sector) / FX_DIR_ENTRY_SIZE;
 8004ec8:	fb03 f106 	mul.w	r1, r3, r6
            sectors_per_fat =  (total_clusters * 4) / bytes_per_sector;
 8004ecc:	0093      	lsls	r3, r2, #2
 8004ece:	fbb3 f8f6 	udiv	r8, r3, r6
            directory_entries =  (sectors_per_cluster * bytes_per_sector) / FX_DIR_ENTRY_SIZE;
 8004ed2:	0949      	lsrs	r1, r1, #5
            if ((total_clusters * 4) % bytes_per_sector)
 8004ed4:	fb06 3318 	mls	r3, r6, r8, r3
            directory_entries =  (sectors_per_cluster * bytes_per_sector) / FX_DIR_ENTRY_SIZE;
 8004ed8:	9113      	str	r1, [sp, #76]	; 0x4c
            if ((total_clusters * 4) % bytes_per_sector)
 8004eda:	b10b      	cbz	r3, 8004ee0 <_fx_media_format+0x450>
                sectors_per_fat++;
 8004edc:	f108 0801 	add.w	r8, r8, #1
            total_clusters =  total_clusters - ((sectors_per_fat * number_of_fats) + (sectors_per_cluster - 1)) / sectors_per_cluster;
 8004ee0:	9b12      	ldr	r3, [sp, #72]	; 0x48
    if (total_clusters < FX_16_BIT_FAT_SIZE)
 8004ee2:	f64f 71f4 	movw	r1, #65524	; 0xfff4
            total_clusters =  total_clusters - ((sectors_per_fat * number_of_fats) + (sectors_per_cluster - 1)) / sectors_per_cluster;
 8004ee6:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8004ee8:	fb03 f308 	mul.w	r3, r3, r8
 8004eec:	9304      	str	r3, [sp, #16]
 8004eee:	4453      	add	r3, sl
 8004ef0:	fbb3 f3f0 	udiv	r3, r3, r0
 8004ef4:	1ad3      	subs	r3, r2, r3
    if (total_clusters < FX_16_BIT_FAT_SIZE)
 8004ef6:	428b      	cmp	r3, r1
            total_clusters =  total_clusters - ((sectors_per_fat * number_of_fats) + (sectors_per_cluster - 1)) / sectors_per_cluster;
 8004ef8:	9301      	str	r3, [sp, #4]
    if (total_clusters < FX_16_BIT_FAT_SIZE)
 8004efa:	f67f ae71 	bls.w	8004be0 <_fx_media_format+0x150>
        _fx_utility_32_unsigned_write(&byte_ptr[FX_SECTORS_PER_FAT_32], sectors_per_fat);
 8004efe:	4641      	mov	r1, r8
 8004f00:	f105 0024 	add.w	r0, r5, #36	; 0x24
 8004f04:	f000 fca8 	bl	8005858 <_fx_utility_32_unsigned_write>
        byte_ptr[FX_BOOT_SIG_32] =  0x29;
 8004f08:	2229      	movs	r2, #41	; 0x29
        _fx_utility_32_unsigned_write(&byte_ptr[FX_VOLUME_ID_32], _fx_media_format_volume_id);
 8004f0a:	4b4b      	ldr	r3, [pc, #300]	; (8005038 <_fx_media_format+0x5a8>)
 8004f0c:	f105 0043 	add.w	r0, r5, #67	; 0x43
        byte_ptr[FX_BOOT_SIG_32] =  0x29;
 8004f10:	f885 2042 	strb.w	r2, [r5, #66]	; 0x42
        _fx_utility_32_unsigned_write(&byte_ptr[FX_VOLUME_ID_32], _fx_media_format_volume_id);
 8004f14:	6819      	ldr	r1, [r3, #0]
 8004f16:	f000 fc9f 	bl	8005858 <_fx_utility_32_unsigned_write>
 8004f1a:	e66f      	b.n	8004bfc <_fx_media_format+0x16c>
        i++;
 8004f1c:	f04f 0b09 	mov.w	fp, #9
 8004f20:	eb02 000b 	add.w	r0, r2, fp
 8004f24:	2120      	movs	r1, #32
 8004f26:	f1cb 020b 	rsb	r2, fp, #11
 8004f2a:	4428      	add	r0, r5
 8004f2c:	f005 f921 	bl	800a172 <memset>
 8004f30:	e6cd      	b.n	8004cce <_fx_media_format+0x23e>
        _fx_utility_16_unsigned_write(&byte_ptr[FX_ROOT_DIR_ENTRIES], directory_entries);
 8004f32:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8004f34:	f105 0011 	add.w	r0, r5, #17
 8004f38:	f000 fc7e 	bl	8005838 <_fx_utility_16_unsigned_write>
        j =  FX_VOLUME_LABEL;
 8004f3c:	222b      	movs	r2, #43	; 0x2b
 8004f3e:	e683      	b.n	8004c48 <_fx_media_format+0x1b8>
        byte_ptr[i + 3] =  _fx_media_format_oem_name[i];
 8004f40:	781a      	ldrb	r2, [r3, #0]
 8004f42:	70ea      	strb	r2, [r5, #3]
 8004f44:	785a      	ldrb	r2, [r3, #1]
 8004f46:	712a      	strb	r2, [r5, #4]
 8004f48:	789a      	ldrb	r2, [r3, #2]
 8004f4a:	716a      	strb	r2, [r5, #5]
 8004f4c:	78da      	ldrb	r2, [r3, #3]
 8004f4e:	71aa      	strb	r2, [r5, #6]
 8004f50:	791a      	ldrb	r2, [r3, #4]
 8004f52:	71ea      	strb	r2, [r5, #7]
 8004f54:	795a      	ldrb	r2, [r3, #5]
 8004f56:	722a      	strb	r2, [r5, #8]
 8004f58:	799a      	ldrb	r2, [r3, #6]
 8004f5a:	726a      	strb	r2, [r5, #9]
 8004f5c:	79db      	ldrb	r3, [r3, #7]
 8004f5e:	72ab      	strb	r3, [r5, #10]
 8004f60:	e5ed      	b.n	8004b3e <_fx_media_format+0xae>
                if (total_clusters < FX_12_BIT_FAT_SIZE)
 8004f62:	9b01      	ldr	r3, [sp, #4]
 8004f64:	f640 72f5 	movw	r2, #4085	; 0xff5
 8004f68:	4293      	cmp	r3, r2
 8004f6a:	d912      	bls.n	8004f92 <_fx_media_format+0x502>
                else if (total_clusters < FX_16_BIT_FAT_SIZE)
 8004f6c:	f64f 72f4 	movw	r2, #65524	; 0xfff4
 8004f70:	4293      	cmp	r3, r2
 8004f72:	d844      	bhi.n	8004ffe <_fx_media_format+0x56e>
                    byte_ptr[2] =  (UCHAR)0xFF;
 8004f74:	23ff      	movs	r3, #255	; 0xff
                    byte_ptr[0] =  (UCHAR)0xF0;
 8004f76:	22f0      	movs	r2, #240	; 0xf0
                    i =  4;
 8004f78:	2004      	movs	r0, #4
                    byte_ptr[1] =  (UCHAR)0x00;
 8004f7a:	f88b 5001 	strb.w	r5, [fp, #1]
                    byte_ptr[0] =  (UCHAR)0xF0;
 8004f7e:	f88b 2000 	strb.w	r2, [fp]
                    byte_ptr[2] =  (UCHAR)0xFF;
 8004f82:	f88b 3002 	strb.w	r3, [fp, #2]
                    byte_ptr[3] =  (UCHAR)0xFF;
 8004f86:	f88b 3003 	strb.w	r3, [fp, #3]
            for (; i < bytes_per_sector; i++)
 8004f8a:	42b0      	cmp	r0, r6
 8004f8c:	f4bf af1b 	bcs.w	8004dc6 <_fx_media_format+0x336>
 8004f90:	e714      	b.n	8004dbc <_fx_media_format+0x32c>
                    byte_ptr[0] =  (UCHAR)0x0F;
 8004f92:	230f      	movs	r3, #15
                    byte_ptr[2] =  (UCHAR)0xFF;
 8004f94:	22ff      	movs	r2, #255	; 0xff
                    i =  3;
 8004f96:	2003      	movs	r0, #3
                    byte_ptr[0] =  (UCHAR)0x0F;
 8004f98:	f88b 3000 	strb.w	r3, [fp]
                    byte_ptr[1] =  (UCHAR)0x0F;
 8004f9c:	f88b 3001 	strb.w	r3, [fp, #1]
                    byte_ptr[2] =  (UCHAR)0xFF;
 8004fa0:	f88b 2002 	strb.w	r2, [fp, #2]
 8004fa4:	e7f1      	b.n	8004f8a <_fx_media_format+0x4fa>
        i++;
 8004fa6:	f04f 0b0a 	mov.w	fp, #10
 8004faa:	e7b9      	b.n	8004f20 <_fx_media_format+0x490>
                _fx_utility_16_unsigned_write(&byte_ptr[48], 1);
 8004fac:	2101      	movs	r1, #1
 8004fae:	f000 fc43 	bl	8005838 <_fx_utility_16_unsigned_write>
                reserved_sectors++;
 8004fb2:	2302      	movs	r3, #2
 8004fb4:	9303      	str	r3, [sp, #12]
 8004fb6:	e77c      	b.n	8004eb2 <_fx_media_format+0x422>
        i++;
 8004fb8:	f04f 0b01 	mov.w	fp, #1
 8004fbc:	e7b0      	b.n	8004f20 <_fx_media_format+0x490>
 8004fbe:	f04f 0b02 	mov.w	fp, #2
 8004fc2:	e7ad      	b.n	8004f20 <_fx_media_format+0x490>
 8004fc4:	f04f 0b03 	mov.w	fp, #3
 8004fc8:	e7aa      	b.n	8004f20 <_fx_media_format+0x490>
 8004fca:	f04f 0b05 	mov.w	fp, #5
 8004fce:	e7a7      	b.n	8004f20 <_fx_media_format+0x490>
 8004fd0:	f04f 0b04 	mov.w	fp, #4
 8004fd4:	e7a4      	b.n	8004f20 <_fx_media_format+0x490>
 8004fd6:	f04f 0b06 	mov.w	fp, #6
 8004fda:	e7a1      	b.n	8004f20 <_fx_media_format+0x490>
    media_ptr -> fx_media_driver_request =      FX_DRIVER_UNINIT;
 8004fdc:	2108      	movs	r1, #8
    media_ptr -> fx_media_driver_status =       FX_IO_ERROR;
 8004fde:	2290      	movs	r2, #144	; 0x90
    (media_ptr -> fx_media_driver_entry) (media_ptr);
 8004fe0:	4620      	mov	r0, r4
 8004fe2:	f8d4 30bc 	ldr.w	r3, [r4, #188]	; 0xbc
    media_ptr -> fx_media_driver_status =       FX_IO_ERROR;
 8004fe6:	e9c4 1222 	strd	r1, r2, [r4, #136]	; 0x88
    (media_ptr -> fx_media_driver_entry) (media_ptr);
 8004fea:	4798      	blx	r3
    return(media_ptr -> fx_media_driver_status);
 8004fec:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 8004ff0:	e741      	b.n	8004e76 <_fx_media_format+0x3e6>
        i++;
 8004ff2:	f04f 0b07 	mov.w	fp, #7
 8004ff6:	e793      	b.n	8004f20 <_fx_media_format+0x490>
 8004ff8:	f04f 0b08 	mov.w	fp, #8
 8004ffc:	e790      	b.n	8004f20 <_fx_media_format+0x490>
                    byte_ptr[4] =  (UCHAR)0xFF;
 8004ffe:	23ff      	movs	r3, #255	; 0xff
                    byte_ptr[0] =  (UCHAR)0xF0;
 8005000:	21f0      	movs	r1, #240	; 0xf0
                    byte_ptr[11] =  (UCHAR)0x0F;
 8005002:	220f      	movs	r2, #15
                    byte_ptr[1] =  (UCHAR)0x00;
 8005004:	f88b 5001 	strb.w	r5, [fp, #1]
                    byte_ptr[2] =  (UCHAR)0x00;
 8005008:	f88b 5002 	strb.w	r5, [fp, #2]
                    i =  12;
 800500c:	200c      	movs	r0, #12
                    byte_ptr[3] =  (UCHAR)0x00;
 800500e:	f88b 5003 	strb.w	r5, [fp, #3]
                    byte_ptr[0] =  (UCHAR)0xF0;
 8005012:	f88b 1000 	strb.w	r1, [fp]
                    byte_ptr[4] =  (UCHAR)0xFF;
 8005016:	f88b 3004 	strb.w	r3, [fp, #4]
                    byte_ptr[5] =  (UCHAR)0xFF;
 800501a:	f88b 3005 	strb.w	r3, [fp, #5]
                    byte_ptr[6] =  (UCHAR)0xFF;
 800501e:	f88b 3006 	strb.w	r3, [fp, #6]
                    byte_ptr[7] =  (UCHAR)0xFF;
 8005022:	f88b 3007 	strb.w	r3, [fp, #7]
                    byte_ptr[8] =   (UCHAR)0xFF;
 8005026:	f88b 3008 	strb.w	r3, [fp, #8]
                    byte_ptr[9] =   (UCHAR)0xFF;
 800502a:	f88b 3009 	strb.w	r3, [fp, #9]
                    byte_ptr[10] =  (UCHAR)0xFF;
 800502e:	f88b 300a 	strb.w	r3, [fp, #10]
                    byte_ptr[11] =  (UCHAR)0x0F;
 8005032:	f88b 200b 	strb.w	r2, [fp, #11]
 8005036:	e7a8      	b.n	8004f8a <_fx_media_format+0x4fa>
 8005038:	2000018c 	.word	0x2000018c

0800503c <_fx_media_open>:
/*                                                                        */
/**************************************************************************/
UINT  _fx_media_open(FX_MEDIA *media_ptr, CHAR *media_name,
                     VOID (*media_driver)(FX_MEDIA *), VOID *driver_info_ptr,
                     VOID *memory_ptr, ULONG memory_size)
{
 800503c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
ULONG             bytes_in_buffer;
FX_INT_SAVE_AREA


    /* Reference the version ID and option words to ensure they are linked in.  */
    if ((_fx_system_build_options_1 | _fx_system_build_options_2 | _fx_system_build_options_3) == 0 ||
 8005040:	4d78      	ldr	r5, [pc, #480]	; (8005224 <_fx_media_open+0x1e8>)
{
 8005042:	b087      	sub	sp, #28
    if ((_fx_system_build_options_1 | _fx_system_build_options_2 | _fx_system_build_options_3) == 0 ||
 8005044:	4c78      	ldr	r4, [pc, #480]	; (8005228 <_fx_media_open+0x1ec>)
 8005046:	4e79      	ldr	r6, [pc, #484]	; (800522c <_fx_media_open+0x1f0>)
 8005048:	6827      	ldr	r7, [r4, #0]
 800504a:	682d      	ldr	r5, [r5, #0]
 800504c:	433d      	orrs	r5, r7
 800504e:	6837      	ldr	r7, [r6, #0]
{
 8005050:	9e10      	ldr	r6, [sp, #64]	; 0x40
    if ((_fx_system_build_options_1 | _fx_system_build_options_2 | _fx_system_build_options_3) == 0 ||
 8005052:	433d      	orrs	r5, r7
 8005054:	f000 80b8 	beq.w	80051c8 <_fx_media_open+0x18c>
        _fx_version_id[0] == 0)
 8005058:	4d75      	ldr	r5, [pc, #468]	; (8005230 <_fx_media_open+0x1f4>)
    if ((_fx_system_build_options_1 | _fx_system_build_options_2 | _fx_system_build_options_3) == 0 ||
 800505a:	782d      	ldrb	r5, [r5, #0]
 800505c:	2d00      	cmp	r5, #0
 800505e:	f000 80b3 	beq.w	80051c8 <_fx_media_open+0x18c>
    /* Save the basic information in the media control block.  */
    media_ptr -> fx_media_name =                        media_name;
    media_ptr -> fx_media_driver_entry =                media_driver;
    media_ptr -> fx_media_memory_buffer =               (UCHAR *)memory_ptr;
    media_ptr -> fx_media_memory_size =                 memory_size;
    media_ptr -> fx_media_disable_burst_cache =         FX_FALSE;
 8005062:	2500      	movs	r5, #0
    media_ptr -> fx_media_name =                        media_name;
 8005064:	6041      	str	r1, [r0, #4]
 8005066:	4698      	mov	r8, r3
    media_ptr -> fx_media_disable_burst_cache =         FX_FALSE;
 8005068:	f242 4ea4 	movw	lr, #9380	; 0x24a4
    media_ptr -> fx_media_memory_size =                 memory_size;
 800506c:	9b11      	ldr	r3, [sp, #68]	; 0x44
    media_ptr -> fx_media_FAT_type =                    0;
 800506e:	f242 4cb0 	movw	ip, #9392	; 0x24b0
    /* If trace is enabled, insert this event into the trace buffer.  */
    FX_TRACE_IN_LINE_INSERT(FX_TRACE_MEDIA_OPEN, media_ptr, media_driver, memory_ptr, memory_size, FX_TRACE_MEDIA_EVENTS, 0, 0)

    /* Initialize the supplied media I/O driver.  First, build the
       initialize driver request.  */
    media_ptr -> fx_media_driver_request =              FX_DRIVER_INIT;
 8005072:	2104      	movs	r1, #4
    media_ptr -> fx_media_driver_status =               FX_IO_ERROR;
 8005074:	2790      	movs	r7, #144	; 0x90
 8005076:	4604      	mov	r4, r0
    media_ptr -> fx_media_memory_size =                 memory_size;
 8005078:	60c3      	str	r3, [r0, #12]
    media_ptr -> fx_media_driver_entry =                media_driver;
 800507a:	f8c0 20bc 	str.w	r2, [r0, #188]	; 0xbc
    media_ptr -> fx_media_memory_buffer =               (UCHAR *)memory_ptr;
 800507e:	6086      	str	r6, [r0, #8]
    media_ptr -> fx_media_disable_burst_cache =         FX_FALSE;
 8005080:	f840 500e 	str.w	r5, [r0, lr]
    media_ptr -> fx_media_directory_local_path_gets =  0;
 8005084:	f8c0 5100 	str.w	r5, [r0, #256]	; 0x100
    media_ptr -> fx_media_directory_local_path_restores =  0;
 8005088:	f8c0 5104 	str.w	r5, [r0, #260]	; 0x104
    media_ptr -> fx_media_directory_local_path_sets =  0;
 800508c:	f8c0 5108 	str.w	r5, [r0, #264]	; 0x108
    media_ptr -> fx_media_directory_name_tests =  0;
 8005090:	f8c0 510c 	str.w	r5, [r0, #268]	; 0x10c
    media_ptr -> fx_media_directory_next_entry_finds =  0;
 8005094:	f8c0 5110 	str.w	r5, [r0, #272]	; 0x110
    media_ptr -> fx_media_directory_next_full_entry_finds =  0;
 8005098:	f8c0 5114 	str.w	r5, [r0, #276]	; 0x114
    media_ptr -> fx_media_directory_renames =  0;
 800509c:	f8c0 5118 	str.w	r5, [r0, #280]	; 0x118
    media_ptr -> fx_media_file_allocates =  0;
 80050a0:	f8c0 511c 	str.w	r5, [r0, #284]	; 0x11c
    media_ptr -> fx_media_file_attributes_reads =  0;
 80050a4:	f8c0 5120 	str.w	r5, [r0, #288]	; 0x120
    media_ptr -> fx_media_file_attributes_sets =  0;
 80050a8:	f8c0 5124 	str.w	r5, [r0, #292]	; 0x124
    media_ptr -> fx_media_file_best_effort_allocates =  0;
 80050ac:	f8c0 5128 	str.w	r5, [r0, #296]	; 0x128
    media_ptr -> fx_media_file_closes =  0;
 80050b0:	f8c0 512c 	str.w	r5, [r0, #300]	; 0x12c
    media_ptr -> fx_media_file_creates =  0;
 80050b4:	f8c0 5130 	str.w	r5, [r0, #304]	; 0x130
    media_ptr -> fx_media_file_deletes =  0;
 80050b8:	f8c0 5134 	str.w	r5, [r0, #308]	; 0x134
    media_ptr -> fx_media_file_opens =  0;
 80050bc:	f8c0 5138 	str.w	r5, [r0, #312]	; 0x138
    media_ptr -> fx_media_file_reads =  0;
 80050c0:	f8c0 513c 	str.w	r5, [r0, #316]	; 0x13c
    media_ptr -> fx_media_directory_attributes_sets =  0;
 80050c4:	e9c0 5536 	strd	r5, r5, [r0, #216]	; 0xd8
    media_ptr -> fx_media_directory_default_gets =  0;
 80050c8:	e9c0 5538 	strd	r5, r5, [r0, #224]	; 0xe0
    media_ptr -> fx_media_directory_deletes =  0;
 80050cc:	e9c0 553a 	strd	r5, r5, [r0, #232]	; 0xe8
    media_ptr -> fx_media_directory_first_full_entry_finds =  0;
 80050d0:	e9c0 553c 	strd	r5, r5, [r0, #240]	; 0xf0
    media_ptr -> fx_media_directory_local_path_clears =  0;
 80050d4:	e9c0 553e 	strd	r5, r5, [r0, #248]	; 0xf8
    media_ptr -> fx_media_FAT_type =                    0;
 80050d8:	f800 500c 	strb.w	r5, [r0, ip]
    media_ptr -> fx_media_file_relative_seeks =  0;
 80050dc:	f8c0 5140 	str.w	r5, [r0, #320]	; 0x140
    media_ptr -> fx_media_file_renames =  0;
 80050e0:	f8c0 5144 	str.w	r5, [r0, #324]	; 0x144
    media_ptr -> fx_media_file_seeks =  0;
 80050e4:	f8c0 5148 	str.w	r5, [r0, #328]	; 0x148
    media_ptr -> fx_media_file_truncates =  0;
 80050e8:	f8c0 514c 	str.w	r5, [r0, #332]	; 0x14c
    media_ptr -> fx_media_file_truncate_releases =  0;
 80050ec:	f8c0 5150 	str.w	r5, [r0, #336]	; 0x150
    media_ptr -> fx_media_file_writes =  0;
 80050f0:	f8c0 5154 	str.w	r5, [r0, #340]	; 0x154
    media_ptr -> fx_media_aborts =  0;
 80050f4:	f8c0 5158 	str.w	r5, [r0, #344]	; 0x158
    media_ptr -> fx_media_flushes =  0;
 80050f8:	f8c0 515c 	str.w	r5, [r0, #348]	; 0x15c
    media_ptr -> fx_media_reads =  0;
 80050fc:	f8c0 5160 	str.w	r5, [r0, #352]	; 0x160
    media_ptr -> fx_media_writes =  0;
 8005100:	f8c0 5164 	str.w	r5, [r0, #356]	; 0x164
    media_ptr -> fx_media_directory_entry_reads =  0;
 8005104:	f8c0 5168 	str.w	r5, [r0, #360]	; 0x168
    media_ptr -> fx_media_directory_entry_writes =  0;
 8005108:	f8c0 516c 	str.w	r5, [r0, #364]	; 0x16c
    media_ptr -> fx_media_directory_searches =  0;
 800510c:	f8c0 5170 	str.w	r5, [r0, #368]	; 0x170
    media_ptr -> fx_media_directory_search_cache_hits =  0;
 8005110:	f8c0 51c4 	str.w	r5, [r0, #452]	; 0x1c4
    media_ptr -> fx_media_directory_free_searches =  0;
 8005114:	f8c0 5174 	str.w	r5, [r0, #372]	; 0x174
    media_ptr -> fx_media_fat_entry_reads =  0;
 8005118:	f8c0 5178 	str.w	r5, [r0, #376]	; 0x178
    media_ptr -> fx_media_fat_entry_writes =  0;
 800511c:	f8c0 517c 	str.w	r5, [r0, #380]	; 0x17c
    media_ptr -> fx_media_fat_entry_cache_read_hits =  0;
 8005120:	f8c0 5180 	str.w	r5, [r0, #384]	; 0x180
    media_ptr -> fx_media_fat_entry_cache_read_misses =  0;
 8005124:	f8c0 5184 	str.w	r5, [r0, #388]	; 0x184
    media_ptr -> fx_media_fat_entry_cache_write_hits =  0;
 8005128:	f8c0 5188 	str.w	r5, [r0, #392]	; 0x188
    media_ptr -> fx_media_fat_entry_cache_write_misses =  0;
 800512c:	f8c0 518c 	str.w	r5, [r0, #396]	; 0x18c
    media_ptr -> fx_media_fat_cache_flushes =  0;
 8005130:	f8c0 5190 	str.w	r5, [r0, #400]	; 0x190
    media_ptr -> fx_media_fat_sector_reads =  0;
 8005134:	f8c0 5194 	str.w	r5, [r0, #404]	; 0x194
    media_ptr -> fx_media_fat_sector_writes =  0;
 8005138:	f8c0 5198 	str.w	r5, [r0, #408]	; 0x198
    media_ptr -> fx_media_logical_sector_reads =  0;
 800513c:	f8c0 519c 	str.w	r5, [r0, #412]	; 0x19c
    media_ptr -> fx_media_logical_sector_writes =  0;
 8005140:	f8c0 51a0 	str.w	r5, [r0, #416]	; 0x1a0
    media_ptr -> fx_media_logical_sector_cache_read_hits =  0;
 8005144:	f8c0 51a4 	str.w	r5, [r0, #420]	; 0x1a4
    media_ptr -> fx_media_logical_sector_cache_read_misses =  0;
 8005148:	f8c0 51a8 	str.w	r5, [r0, #424]	; 0x1a8
    media_ptr -> fx_media_driver_read_requests =  0;
 800514c:	f8c0 51ac 	str.w	r5, [r0, #428]	; 0x1ac
    media_ptr -> fx_media_driver_write_requests =  0;
 8005150:	f8c0 51b0 	str.w	r5, [r0, #432]	; 0x1b0
    media_ptr -> fx_media_driver_boot_read_requests =  0;
 8005154:	f8c0 51b4 	str.w	r5, [r0, #436]	; 0x1b4
    media_ptr -> fx_media_driver_boot_write_requests =  0;
 8005158:	f8c0 51b8 	str.w	r5, [r0, #440]	; 0x1b8
    media_ptr -> fx_media_driver_release_sectors_requests =  0;
 800515c:	f8c0 51bc 	str.w	r5, [r0, #444]	; 0x1bc
    media_ptr -> fx_media_driver_flush_requests =  0;
 8005160:	f8c0 51c0 	str.w	r5, [r0, #448]	; 0x1c0
    media_ptr -> fx_media_driver_info =                 driver_info_ptr;
    media_ptr -> fx_media_driver_write_protect =        FX_FALSE;
    media_ptr -> fx_media_driver_free_sector_update =   FX_FALSE;
    media_ptr -> fx_media_driver_data_sector_read =     FX_FALSE;
 8005164:	f8c0 50b4 	str.w	r5, [r0, #180]	; 0xb4
    media_ptr -> fx_media_driver_info =                 driver_info_ptr;
 8005168:	f8c0 8084 	str.w	r8, [r0, #132]	; 0x84
    media_ptr -> fx_media_driver_free_sector_update =   FX_FALSE;
 800516c:	e9c0 552a 	strd	r5, r5, [r0, #168]	; 0xa8
    media_ptr -> fx_media_driver_status =               FX_IO_ERROR;
 8005170:	e9c0 1722 	strd	r1, r7, [r0, #136]	; 0x88

    /* If trace is enabled, insert this event into the trace buffer.  */
    FX_TRACE_IN_LINE_INSERT(FX_TRACE_INTERNAL_IO_DRIVER_INIT, media_ptr, 0, 0, 0, FX_TRACE_INTERNAL_EVENTS, 0, 0)

    /* Call the specified I/O driver with the initialize request.  */
    (media_ptr -> fx_media_driver_entry) (media_ptr);
 8005174:	4790      	blx	r2

    /* Determine if the I/O driver initialized successfully.  */
    if (media_ptr -> fx_media_driver_status != FX_SUCCESS)
 8005176:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
 800517a:	2b00      	cmp	r3, #0
 800517c:	d150      	bne.n	8005220 <_fx_media_open+0x1e4>
    }

#ifndef FX_MEDIA_STATISTICS_DISABLE

    /* Increment the number of driver boot read requests.  */
    media_ptr -> fx_media_driver_boot_read_requests++;
 800517e:	f8d4 31b4 	ldr.w	r3, [r4, #436]	; 0x1b4
    /* Read the boot sector from the device.  Build the read boot sector
       command.  */
    media_ptr -> fx_media_driver_request =          FX_DRIVER_BOOT_READ;
    media_ptr -> fx_media_driver_status =           FX_IO_ERROR;
    media_ptr -> fx_media_driver_buffer =           memory_ptr;
    media_ptr -> fx_media_driver_sectors =          1;
 8005182:	2501      	movs	r5, #1
    media_ptr -> fx_media_driver_request =          FX_DRIVER_BOOT_READ;
 8005184:	2205      	movs	r2, #5
    media_ptr -> fx_media_driver_status =           FX_IO_ERROR;
 8005186:	f8c4 708c 	str.w	r7, [r4, #140]	; 0x8c
    media_ptr -> fx_media_driver_boot_read_requests++;
 800518a:	442b      	add	r3, r5
    media_ptr -> fx_media_driver_buffer =           memory_ptr;
 800518c:	f8c4 6090 	str.w	r6, [r4, #144]	; 0x90
    media_ptr -> fx_media_driver_request =          FX_DRIVER_BOOT_READ;
 8005190:	f8c4 2088 	str.w	r2, [r4, #136]	; 0x88

    /* If trace is enabled, insert this event into the trace buffer.  */
    FX_TRACE_IN_LINE_INSERT(FX_TRACE_INTERNAL_IO_DRIVER_BOOT_READ, media_ptr, memory_ptr, 0, 0, FX_TRACE_INTERNAL_EVENTS, 0, 0)

    /* Invoke the driver to read the boot sector.  */
    (media_ptr -> fx_media_driver_entry) (media_ptr);
 8005194:	4620      	mov	r0, r4
    media_ptr -> fx_media_driver_boot_read_requests++;
 8005196:	f8c4 31b4 	str.w	r3, [r4, #436]	; 0x1b4
    media_ptr -> fx_media_driver_sectors =          1;
 800519a:	f8c4 5098 	str.w	r5, [r4, #152]	; 0x98
    (media_ptr -> fx_media_driver_entry) (media_ptr);
 800519e:	f8d4 30bc 	ldr.w	r3, [r4, #188]	; 0xbc
    media_ptr -> fx_media_driver_sector_type =      FX_BOOT_SECTOR;
 80051a2:	f8c4 50b8 	str.w	r5, [r4, #184]	; 0xb8
    (media_ptr -> fx_media_driver_entry) (media_ptr);
 80051a6:	4798      	blx	r3

    /* Determine if the boot sector was read correctly. */
    if (media_ptr -> fx_media_driver_status != FX_SUCCESS)
 80051a8:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
 80051ac:	b18b      	cbz	r3, 80051d2 <_fx_media_open+0x196>
    {

        /* Build the "uninitialize" I/O driver request.  */
        media_ptr -> fx_media_driver_request =      FX_DRIVER_UNINIT;
 80051ae:	2208      	movs	r2, #8
        media_ptr -> fx_media_driver_status =       FX_IO_ERROR;
 80051b0:	f8c4 708c 	str.w	r7, [r4, #140]	; 0x8c

        /* If trace is enabled, insert this event into the trace buffer.  */
        FX_TRACE_IN_LINE_INSERT(FX_TRACE_INTERNAL_IO_DRIVER_UNINIT, media_ptr, 0, 0, 0, FX_TRACE_INTERNAL_EVENTS, 0, 0)

        /* Call the specified I/O driver with the uninitialize request.  */
        (media_ptr -> fx_media_driver_entry) (media_ptr);
 80051b4:	f8d4 30bc 	ldr.w	r3, [r4, #188]	; 0xbc
 80051b8:	4620      	mov	r0, r4
        media_ptr -> fx_media_driver_request =      FX_DRIVER_UNINIT;
 80051ba:	f8c4 2088 	str.w	r2, [r4, #136]	; 0x88
        (media_ptr -> fx_media_driver_entry) (media_ptr);
 80051be:	4798      	blx	r3
    FX_UNPROTECT
#endif

    /* Return a successful status.  */
    return(FX_SUCCESS);
}
 80051c0:	4628      	mov	r0, r5
 80051c2:	b007      	add	sp, #28
 80051c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        return(FX_NOT_IMPLEMENTED);
 80051c8:	2522      	movs	r5, #34	; 0x22
}
 80051ca:	4628      	mov	r0, r5
 80051cc:	b007      	add	sp, #28
 80051ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if (_fx_media_boot_info_extract(media_ptr) != FX_SUCCESS)
 80051d2:	4620      	mov	r0, r4
 80051d4:	f001 fbe4 	bl	80069a0 <_fx_media_boot_info_extract>
 80051d8:	4605      	mov	r5, r0
 80051da:	b150      	cbz	r0, 80051f2 <_fx_media_open+0x1b6>
        media_ptr -> fx_media_driver_request =      FX_DRIVER_UNINIT;
 80051dc:	2208      	movs	r2, #8
        media_ptr -> fx_media_driver_status =       FX_IO_ERROR;
 80051de:	f8c4 708c 	str.w	r7, [r4, #140]	; 0x8c
        (media_ptr -> fx_media_driver_entry) (media_ptr);
 80051e2:	f8d4 30bc 	ldr.w	r3, [r4, #188]	; 0xbc
 80051e6:	4620      	mov	r0, r4
        media_ptr -> fx_media_driver_request =      FX_DRIVER_UNINIT;
 80051e8:	f8c4 2088 	str.w	r2, [r4, #136]	; 0x88
        return(FX_MEDIA_INVALID);
 80051ec:	2502      	movs	r5, #2
        (media_ptr -> fx_media_driver_entry) (media_ptr);
 80051ee:	4798      	blx	r3
        return(FX_MEDIA_INVALID);
 80051f0:	e7e6      	b.n	80051c0 <_fx_media_open+0x184>
    additional_info_sector =  _fx_utility_16_unsigned_read(&media_ptr -> fx_media_driver_buffer[48]);
 80051f2:	f8d4 0090 	ldr.w	r0, [r4, #144]	; 0x90
 80051f6:	3030      	adds	r0, #48	; 0x30
 80051f8:	f7ff fb64 	bl	80048c4 <_fx_utility_16_unsigned_read>
    media_ptr -> fx_media_sector_cache_size =  memory_size / media_ptr -> fx_media_bytes_per_sector;
 80051fc:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80051fe:	9a11      	ldr	r2, [sp, #68]	; 0x44
    additional_info_sector =  _fx_utility_16_unsigned_read(&media_ptr -> fx_media_driver_buffer[48]);
 8005200:	4680      	mov	r8, r0
    media_ptr -> fx_media_sector_cache_size =  memory_size / media_ptr -> fx_media_bytes_per_sector;
 8005202:	fbb2 f3f3 	udiv	r3, r2, r3
 8005206:	6163      	str	r3, [r4, #20]
    if (media_ptr -> fx_media_sector_cache_size == 0)
 8005208:	b9a3      	cbnz	r3, 8005234 <_fx_media_open+0x1f8>
        media_ptr -> fx_media_driver_request =      FX_DRIVER_UNINIT;
 800520a:	2208      	movs	r2, #8
        media_ptr -> fx_media_driver_status =       FX_IO_ERROR;
 800520c:	f8c4 708c 	str.w	r7, [r4, #140]	; 0x8c
        (media_ptr -> fx_media_driver_entry) (media_ptr);
 8005210:	f8d4 30bc 	ldr.w	r3, [r4, #188]	; 0xbc
 8005214:	4620      	mov	r0, r4
        media_ptr -> fx_media_driver_request =      FX_DRIVER_UNINIT;
 8005216:	f8c4 2088 	str.w	r2, [r4, #136]	; 0x88
        return(FX_BUFFER_ERROR);
 800521a:	2521      	movs	r5, #33	; 0x21
        (media_ptr -> fx_media_driver_entry) (media_ptr);
 800521c:	4798      	blx	r3
        return(FX_BUFFER_ERROR);
 800521e:	e7cf      	b.n	80051c0 <_fx_media_open+0x184>
        return(FX_IO_ERROR);
 8005220:	463d      	mov	r5, r7
 8005222:	e7cd      	b.n	80051c0 <_fx_media_open+0x184>
 8005224:	20002c9c 	.word	0x20002c9c
 8005228:	20002c58 	.word	0x20002c58
 800522c:	20002ca0 	.word	0x20002ca0
 8005230:	20000120 	.word	0x20000120
    if (media_ptr -> fx_media_sector_cache_size > FX_MAX_SECTOR_CACHE)
 8005234:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005238:	f240 817e 	bls.w	8005538 <_fx_media_open+0x4fc>
        media_ptr -> fx_media_sector_cache_size =  FX_MAX_SECTOR_CACHE;
 800523c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005240:	23ff      	movs	r3, #255	; 0xff
 8005242:	6162      	str	r2, [r4, #20]
    cache_entry_ptr =  media_ptr -> fx_media_sector_cache;
 8005244:	f504 6e4a 	add.w	lr, r4, #3232	; 0xca0
 8005248:	f604 42b8 	addw	r2, r4, #3256	; 0xcb8
    while (i--)
 800524c:	469a      	mov	sl, r3
    cache_entry_ptr =  media_ptr -> fx_media_sector_cache;
 800524e:	46b1      	mov	r9, r6
        cache_entry_ptr -> fx_cached_sector =                (~(ULONG64)0);
 8005250:	f04f 30ff 	mov.w	r0, #4294967295
 8005254:	f04f 31ff 	mov.w	r1, #4294967295
        cache_entry_ptr -> fx_cached_sector_buffer_dirty =   FX_FALSE;
 8005258:	f04f 0c00 	mov.w	ip, #0
    while (i--)
 800525c:	f10a 3aff 	add.w	sl, sl, #4294967295
        cache_entry_ptr -> fx_cached_sector_buffer_dirty =   FX_FALSE;
 8005260:	f802 cc08 	strb.w	ip, [r2, #-8]
        cache_entry_ptr -> fx_cached_sector_valid =          FX_FALSE;
 8005264:	f802 cc07 	strb.w	ip, [r2, #-7]
    while (i--)
 8005268:	f1ba 3fff 	cmp.w	sl, #4294967295
        memory_ptr =  (VOID *)(((UCHAR *)memory_ptr) + media_ptr -> fx_media_bytes_per_sector);
 800526c:	6aa7      	ldr	r7, [r4, #40]	; 0x28
        cache_entry_ptr -> fx_cached_sector_memory_buffer =  (UCHAR *)memory_ptr;
 800526e:	f842 9c18 	str.w	r9, [r2, #-24]
        cache_entry_ptr -> fx_cached_sector_next_used =      cache_entry_ptr + 1;
 8005272:	f842 2c04 	str.w	r2, [r2, #-4]
        memory_ptr =  (VOID *)(((UCHAR *)memory_ptr) + media_ptr -> fx_media_bytes_per_sector);
 8005276:	44b9      	add	r9, r7
 8005278:	f102 0218 	add.w	r2, r2, #24
        cache_entry_ptr -> fx_cached_sector =                (~(ULONG64)0);
 800527c:	e942 010a 	strd	r0, r1, [r2, #-40]	; 0x28
    while (i--)
 8005280:	d1ec      	bne.n	800525c <_fx_media_open+0x220>
    cache_entry_ptr -> fx_cached_sector_next_used =  FX_NULL;
 8005282:	3301      	adds	r3, #1
    if ((media_ptr -> fx_media_sector_cache_size >= FX_SECTOR_CACHE_HASH_ENABLE) &&
 8005284:	6961      	ldr	r1, [r4, #20]
    media_ptr -> fx_media_sector_cache_end =  ((UCHAR *)memory_ptr) - 1;
 8005286:	f109 32ff 	add.w	r2, r9, #4294967295
    cache_entry_ptr -> fx_cached_sector_next_used =  FX_NULL;
 800528a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    if ((media_ptr -> fx_media_sector_cache_size >= FX_SECTOR_CACHE_HASH_ENABLE) &&
 800528e:	290f      	cmp	r1, #15
    cache_entry_ptr -> fx_cached_sector_next_used =  FX_NULL;
 8005290:	eb0e 03c3 	add.w	r3, lr, r3, lsl #3
 8005294:	f843 cc04 	str.w	ip, [r3, #-4]
    media_ptr -> fx_media_sector_cache_list_ptr =  media_ptr -> fx_media_sector_cache;
 8005298:	e9c4 2e06 	strd	r2, lr, [r4, #24]
    media_ptr -> fx_media_sector_cache_dirty_count =  0;
 800529c:	e9c4 cc08 	strd	ip, ip, [r4, #32]
    if ((media_ptr -> fx_media_sector_cache_size >= FX_SECTOR_CACHE_HASH_ENABLE) &&
 80052a0:	d906      	bls.n	80052b0 <_fx_media_open+0x274>
        ((media_ptr -> fx_media_sector_cache_size ^ (media_ptr -> fx_media_sector_cache_size - 1)) ==
 80052a2:	1e4b      	subs	r3, r1, #1
 80052a4:	ea81 0203 	eor.w	r2, r1, r3
         (media_ptr -> fx_media_sector_cache_size | (media_ptr -> fx_media_sector_cache_size - 1))))
 80052a8:	430b      	orrs	r3, r1
    if ((media_ptr -> fx_media_sector_cache_size >= FX_SECTOR_CACHE_HASH_ENABLE) &&
 80052aa:	429a      	cmp	r2, r3
 80052ac:	f000 81cb 	beq.w	8005646 <_fx_media_open+0x60a>
        media_ptr -> fx_media_sector_cache_hashed =  FX_FALSE;
 80052b0:	2200      	movs	r2, #0
        media_ptr -> fx_media_fat_cache[i].fx_fat_cache_entry_cluster =   0;
 80052b2:	f04f 0900 	mov.w	r9, #0
 80052b6:	6122      	str	r2, [r4, #16]
 80052b8:	f604 0018 	addw	r0, r4, #2072	; 0x818
 80052bc:	2280      	movs	r2, #128	; 0x80
 80052be:	4649      	mov	r1, r9
 80052c0:	f8c4 9758 	str.w	r9, [r4, #1880]	; 0x758
        media_ptr -> fx_media_fat_cache[i].fx_fat_cache_entry_value   =   0;
 80052c4:	f8c4 975c 	str.w	r9, [r4, #1884]	; 0x75c
        media_ptr -> fx_media_fat_cache[i].fx_fat_cache_entry_dirty   =   0;
 80052c8:	f8c4 9760 	str.w	r9, [r4, #1888]	; 0x760
        media_ptr -> fx_media_fat_cache[i].fx_fat_cache_entry_cluster =   0;
 80052cc:	f8c4 9764 	str.w	r9, [r4, #1892]	; 0x764
        media_ptr -> fx_media_fat_cache[i].fx_fat_cache_entry_value   =   0;
 80052d0:	f8c4 9768 	str.w	r9, [r4, #1896]	; 0x768
        media_ptr -> fx_media_fat_cache[i].fx_fat_cache_entry_dirty   =   0;
 80052d4:	f8c4 976c 	str.w	r9, [r4, #1900]	; 0x76c
        media_ptr -> fx_media_fat_cache[i].fx_fat_cache_entry_cluster =   0;
 80052d8:	f8c4 9770 	str.w	r9, [r4, #1904]	; 0x770
        media_ptr -> fx_media_fat_cache[i].fx_fat_cache_entry_value   =   0;
 80052dc:	f8c4 9774 	str.w	r9, [r4, #1908]	; 0x774
        media_ptr -> fx_media_fat_cache[i].fx_fat_cache_entry_dirty   =   0;
 80052e0:	f8c4 9778 	str.w	r9, [r4, #1912]	; 0x778
        media_ptr -> fx_media_fat_cache[i].fx_fat_cache_entry_cluster =   0;
 80052e4:	f8c4 977c 	str.w	r9, [r4, #1916]	; 0x77c
        media_ptr -> fx_media_fat_cache[i].fx_fat_cache_entry_value   =   0;
 80052e8:	f8c4 9780 	str.w	r9, [r4, #1920]	; 0x780
        media_ptr -> fx_media_fat_cache[i].fx_fat_cache_entry_dirty   =   0;
 80052ec:	f8c4 9784 	str.w	r9, [r4, #1924]	; 0x784
        media_ptr -> fx_media_fat_cache[i].fx_fat_cache_entry_cluster =   0;
 80052f0:	f8c4 9788 	str.w	r9, [r4, #1928]	; 0x788
        media_ptr -> fx_media_fat_cache[i].fx_fat_cache_entry_value   =   0;
 80052f4:	f8c4 978c 	str.w	r9, [r4, #1932]	; 0x78c
        media_ptr -> fx_media_fat_cache[i].fx_fat_cache_entry_dirty   =   0;
 80052f8:	f8c4 9790 	str.w	r9, [r4, #1936]	; 0x790
        media_ptr -> fx_media_fat_cache[i].fx_fat_cache_entry_cluster =   0;
 80052fc:	f8c4 9794 	str.w	r9, [r4, #1940]	; 0x794
        media_ptr -> fx_media_fat_cache[i].fx_fat_cache_entry_value   =   0;
 8005300:	f8c4 9798 	str.w	r9, [r4, #1944]	; 0x798
        media_ptr -> fx_media_fat_cache[i].fx_fat_cache_entry_dirty   =   0;
 8005304:	f8c4 979c 	str.w	r9, [r4, #1948]	; 0x79c
        media_ptr -> fx_media_fat_cache[i].fx_fat_cache_entry_cluster =   0;
 8005308:	f8c4 97a0 	str.w	r9, [r4, #1952]	; 0x7a0
        media_ptr -> fx_media_fat_cache[i].fx_fat_cache_entry_value   =   0;
 800530c:	f8c4 97a4 	str.w	r9, [r4, #1956]	; 0x7a4
        media_ptr -> fx_media_fat_cache[i].fx_fat_cache_entry_dirty   =   0;
 8005310:	f8c4 97a8 	str.w	r9, [r4, #1960]	; 0x7a8
        media_ptr -> fx_media_fat_cache[i].fx_fat_cache_entry_cluster =   0;
 8005314:	f8c4 97ac 	str.w	r9, [r4, #1964]	; 0x7ac
        media_ptr -> fx_media_fat_cache[i].fx_fat_cache_entry_value   =   0;
 8005318:	f8c4 97b0 	str.w	r9, [r4, #1968]	; 0x7b0
        media_ptr -> fx_media_fat_cache[i].fx_fat_cache_entry_dirty   =   0;
 800531c:	f8c4 97b4 	str.w	r9, [r4, #1972]	; 0x7b4
        media_ptr -> fx_media_fat_cache[i].fx_fat_cache_entry_cluster =   0;
 8005320:	f8c4 97b8 	str.w	r9, [r4, #1976]	; 0x7b8
        media_ptr -> fx_media_fat_cache[i].fx_fat_cache_entry_value   =   0;
 8005324:	f8c4 97bc 	str.w	r9, [r4, #1980]	; 0x7bc
        media_ptr -> fx_media_fat_cache[i].fx_fat_cache_entry_dirty   =   0;
 8005328:	f8c4 97c0 	str.w	r9, [r4, #1984]	; 0x7c0
        media_ptr -> fx_media_fat_cache[i].fx_fat_cache_entry_cluster =   0;
 800532c:	f8c4 97c4 	str.w	r9, [r4, #1988]	; 0x7c4
        media_ptr -> fx_media_fat_cache[i].fx_fat_cache_entry_value   =   0;
 8005330:	f8c4 97c8 	str.w	r9, [r4, #1992]	; 0x7c8
        media_ptr -> fx_media_fat_cache[i].fx_fat_cache_entry_dirty   =   0;
 8005334:	f8c4 97cc 	str.w	r9, [r4, #1996]	; 0x7cc
        media_ptr -> fx_media_fat_cache[i].fx_fat_cache_entry_cluster =   0;
 8005338:	f8c4 97d0 	str.w	r9, [r4, #2000]	; 0x7d0
        media_ptr -> fx_media_fat_cache[i].fx_fat_cache_entry_value   =   0;
 800533c:	f8c4 97d4 	str.w	r9, [r4, #2004]	; 0x7d4
        media_ptr -> fx_media_fat_cache[i].fx_fat_cache_entry_dirty   =   0;
 8005340:	f8c4 97d8 	str.w	r9, [r4, #2008]	; 0x7d8
        media_ptr -> fx_media_fat_cache[i].fx_fat_cache_entry_cluster =   0;
 8005344:	f8c4 97dc 	str.w	r9, [r4, #2012]	; 0x7dc
        media_ptr -> fx_media_fat_cache[i].fx_fat_cache_entry_value   =   0;
 8005348:	f8c4 97e0 	str.w	r9, [r4, #2016]	; 0x7e0
        media_ptr -> fx_media_fat_cache[i].fx_fat_cache_entry_dirty   =   0;
 800534c:	f8c4 97e4 	str.w	r9, [r4, #2020]	; 0x7e4
        media_ptr -> fx_media_fat_cache[i].fx_fat_cache_entry_cluster =   0;
 8005350:	f8c4 97e8 	str.w	r9, [r4, #2024]	; 0x7e8
        media_ptr -> fx_media_fat_cache[i].fx_fat_cache_entry_value   =   0;
 8005354:	f8c4 97ec 	str.w	r9, [r4, #2028]	; 0x7ec
        media_ptr -> fx_media_fat_cache[i].fx_fat_cache_entry_dirty   =   0;
 8005358:	f8c4 97f0 	str.w	r9, [r4, #2032]	; 0x7f0
        media_ptr -> fx_media_fat_cache[i].fx_fat_cache_entry_cluster =   0;
 800535c:	f8c4 97f4 	str.w	r9, [r4, #2036]	; 0x7f4
        media_ptr -> fx_media_fat_cache[i].fx_fat_cache_entry_value   =   0;
 8005360:	f8c4 97f8 	str.w	r9, [r4, #2040]	; 0x7f8
        media_ptr -> fx_media_fat_cache[i].fx_fat_cache_entry_dirty   =   0;
 8005364:	f8c4 97fc 	str.w	r9, [r4, #2044]	; 0x7fc
        media_ptr -> fx_media_fat_cache[i].fx_fat_cache_entry_cluster =   0;
 8005368:	f8c4 9800 	str.w	r9, [r4, #2048]	; 0x800
        media_ptr -> fx_media_fat_cache[i].fx_fat_cache_entry_value   =   0;
 800536c:	f8c4 9804 	str.w	r9, [r4, #2052]	; 0x804
        media_ptr -> fx_media_fat_cache[i].fx_fat_cache_entry_dirty   =   0;
 8005370:	f8c4 9808 	str.w	r9, [r4, #2056]	; 0x808
        media_ptr -> fx_media_fat_cache[i].fx_fat_cache_entry_cluster =   0;
 8005374:	f8c4 980c 	str.w	r9, [r4, #2060]	; 0x80c
        media_ptr -> fx_media_fat_cache[i].fx_fat_cache_entry_value   =   0;
 8005378:	f8c4 9810 	str.w	r9, [r4, #2064]	; 0x810
        media_ptr -> fx_media_fat_cache[i].fx_fat_cache_entry_dirty   =   0;
 800537c:	f8c4 9814 	str.w	r9, [r4, #2068]	; 0x814
 8005380:	f004 fef7 	bl	800a172 <memset>
            ((media_ptr -> fx_media_root_directory_entries * FX_DIR_ENTRY_SIZE) +
 8005384:	6fa2      	ldr	r2, [r4, #120]	; 0x78
        media_ptr -> fx_media_root_sector_start =  media_ptr -> fx_media_reserved_sectors +
 8005386:	6c60      	ldr	r0, [r4, #68]	; 0x44
        media_ptr -> fx_media_total_clusters =  (ULONG)((media_ptr -> fx_media_total_sectors - media_ptr -> fx_media_data_sector_start) /
 8005388:	464b      	mov	r3, r9
             media_ptr -> fx_media_bytes_per_sector - 1) /
 800538a:	eb07 1242 	add.w	r2, r7, r2, lsl #5
            (media_ptr -> fx_media_number_of_FATs *
 800538e:	6de1      	ldr	r1, [r4, #92]	; 0x5c
                                                            media_ptr -> fx_media_sectors_per_cluster);
 8005390:	f8d4 a054 	ldr.w	sl, [r4, #84]	; 0x54
             media_ptr -> fx_media_bytes_per_sector - 1) /
 8005394:	f102 3cff 	add.w	ip, r2, #4294967295
        media_ptr -> fx_media_root_sector_start =  media_ptr -> fx_media_reserved_sectors +
 8005398:	6da2      	ldr	r2, [r4, #88]	; 0x58
             media_ptr -> fx_media_bytes_per_sector - 1) /
 800539a:	fbbc f7f7 	udiv	r7, ip, r7
        media_ptr -> fx_media_root_sector_start =  media_ptr -> fx_media_reserved_sectors +
 800539e:	fb02 0101 	mla	r1, r2, r1, r0
        media_ptr -> fx_media_total_clusters =  (ULONG)((media_ptr -> fx_media_total_sectors - media_ptr -> fx_media_data_sector_start) /
 80053a2:	4652      	mov	r2, sl
        media_ptr -> fx_media_root_sectors =
 80053a4:	64e7      	str	r7, [r4, #76]	; 0x4c
        media_ptr -> fx_media_data_sector_start =  media_ptr -> fx_media_root_sector_start +
 80053a6:	eb01 0b07 	add.w	fp, r1, r7
        media_ptr -> fx_media_root_sector_start =  media_ptr -> fx_media_reserved_sectors +
 80053aa:	64a1      	str	r1, [r4, #72]	; 0x48
        media_ptr -> fx_media_total_clusters =  (ULONG)((media_ptr -> fx_media_total_sectors - media_ptr -> fx_media_data_sector_start) /
 80053ac:	e9d4 010e 	ldrd	r0, r1, [r4, #56]	; 0x38
        media_ptr -> fx_media_data_sector_start =  media_ptr -> fx_media_root_sector_start +
 80053b0:	f8c4 b050 	str.w	fp, [r4, #80]	; 0x50
        media_ptr -> fx_media_total_clusters =  (ULONG)((media_ptr -> fx_media_total_sectors - media_ptr -> fx_media_data_sector_start) /
 80053b4:	ebb0 000b 	subs.w	r0, r0, fp
 80053b8:	f161 0100 	sbc.w	r1, r1, #0
 80053bc:	f7fb f864 	bl	8000488 <__aeabi_uldivmod>
        if (media_ptr -> fx_media_total_clusters < FX_12_BIT_FAT_SIZE)
 80053c0:	f640 73f5 	movw	r3, #4085	; 0xff5
        media_ptr -> fx_media_total_clusters =  (ULONG)((media_ptr -> fx_media_total_sectors - media_ptr -> fx_media_data_sector_start) /
 80053c4:	6420      	str	r0, [r4, #64]	; 0x40
        if (media_ptr -> fx_media_total_clusters < FX_12_BIT_FAT_SIZE)
 80053c6:	4298      	cmp	r0, r3
 80053c8:	f200 80b8 	bhi.w	800553c <_fx_media_open+0x500>
            media_ptr -> fx_media_12_bit_FAT = FX_TRUE;
 80053cc:	2201      	movs	r2, #1
            media_ptr -> fx_media_fat_reserved = FX_RESERVED_1;
 80053ce:	f242 41a8 	movw	r1, #9384	; 0x24a8
 80053d2:	f64f 70f0 	movw	r0, #65520	; 0xfff0
            media_ptr -> fx_media_fat_last = FX_LAST_CLUSTER_2;
 80053d6:	f242 43ac 	movw	r3, #9388	; 0x24ac
            media_ptr -> fx_media_12_bit_FAT = FX_TRUE;
 80053da:	6622      	str	r2, [r4, #96]	; 0x60
            media_ptr -> fx_media_fat_last = FX_LAST_CLUSTER_2;
 80053dc:	f64f 72ff 	movw	r2, #65535	; 0xffff
            media_ptr -> fx_media_32_bit_FAT = FX_FALSE;
 80053e0:	f8c4 9064 	str.w	r9, [r4, #100]	; 0x64
            media_ptr -> fx_media_FAT32_additional_info_sector =  0;
 80053e4:	f8c4 9068 	str.w	r9, [r4, #104]	; 0x68
            media_ptr -> fx_media_fat_reserved = FX_RESERVED_1;
 80053e8:	5060      	str	r0, [r4, r1]
            media_ptr -> fx_media_fat_last = FX_LAST_CLUSTER_2;
 80053ea:	50e2      	str	r2, [r4, r3]
    media_ptr -> fx_media_available_clusters =  0;
 80053ec:	2300      	movs	r3, #0
 80053ee:	67e3      	str	r3, [r4, #124]	; 0x7c
    media_ptr -> fx_media_cluster_search_start =  0;
 80053f0:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
    if (media_ptr -> fx_media_12_bit_FAT)
 80053f4:	6e23      	ldr	r3, [r4, #96]	; 0x60
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	f040 80b3 	bne.w	8005562 <_fx_media_open+0x526>
        _fx_utility_logical_sector_flush(media_ptr, ((ULONG64) 1), (ULONG64) (media_ptr -> fx_media_total_sectors), FX_TRUE);
 80053fc:	2101      	movs	r1, #1
 80053fe:	2300      	movs	r3, #0
 8005400:	2201      	movs	r2, #1
 8005402:	4620      	mov	r0, r4
 8005404:	9102      	str	r1, [sp, #8]
 8005406:	e9d4 890e 	ldrd	r8, r9, [r4, #56]	; 0x38
 800540a:	e9cd 8900 	strd	r8, r9, [sp]
 800540e:	f000 fd07 	bl	8005e20 <_fx_utility_logical_sector_flush>
        for (i = 0; i < media_ptr -> fx_media_sectors_per_FAT; i = i + media_ptr -> fx_media_sector_cache_size)
 8005412:	6da3      	ldr	r3, [r4, #88]	; 0x58
        media_ptr -> fx_media_memory_buffer =  original_memory_ptr;
 8005414:	60a6      	str	r6, [r4, #8]
        for (i = 0; i < media_ptr -> fx_media_sectors_per_FAT; i = i + media_ptr -> fx_media_sector_cache_size)
 8005416:	2b00      	cmp	r3, #0
 8005418:	d051      	beq.n	80054be <_fx_media_open+0x482>
 800541a:	2700      	movs	r7, #0
 800541c:	6960      	ldr	r0, [r4, #20]
            media_ptr -> fx_media_driver_status =           FX_IO_ERROR;
 800541e:	f04f 0890 	mov.w	r8, #144	; 0x90
            media_ptr -> fx_media_driver_sector_type =      FX_FAT_SECTOR;
 8005422:	f04f 0902 	mov.w	r9, #2
        cluster_number =  0;
 8005426:	463e      	mov	r6, r7
            media_ptr -> fx_media_driver_request =          FX_DRIVER_READ;
 8005428:	46ba      	mov	sl, r7
            FAT_read_sectors =  media_ptr -> fx_media_sectors_per_FAT - i;
 800542a:	1bd9      	subs	r1, r3, r7
            FAT_sector =  media_ptr -> fx_media_reserved_sectors + i;
 800542c:	6c62      	ldr	r2, [r4, #68]	; 0x44
            media_ptr -> fx_media_driver_buffer =           media_ptr -> fx_media_memory_buffer;
 800542e:	68a3      	ldr	r3, [r4, #8]
 8005430:	4281      	cmp	r1, r0
            FAT_sector =  media_ptr -> fx_media_reserved_sectors + i;
 8005432:	443a      	add	r2, r7
            media_ptr -> fx_media_driver_request =          FX_DRIVER_READ;
 8005434:	f8c4 a088 	str.w	sl, [r4, #136]	; 0x88
 8005438:	bf28      	it	cs
 800543a:	4601      	movcs	r1, r0
            media_ptr -> fx_media_driver_status =           FX_IO_ERROR;
 800543c:	f8c4 808c 	str.w	r8, [r4, #140]	; 0x8c
            (media_ptr -> fx_media_driver_entry) (media_ptr);
 8005440:	4620      	mov	r0, r4
            media_ptr -> fx_media_driver_sector_type =      FX_FAT_SECTOR;
 8005442:	f8c4 90b8 	str.w	r9, [r4, #184]	; 0xb8
            media_ptr -> fx_media_driver_sectors =          FAT_read_sectors;
 8005446:	f8c4 1098 	str.w	r1, [r4, #152]	; 0x98
 800544a:	468b      	mov	fp, r1
            media_ptr -> fx_media_driver_buffer =           media_ptr -> fx_media_memory_buffer;
 800544c:	e9c4 3224 	strd	r3, r2, [r4, #144]	; 0x90
            (media_ptr -> fx_media_driver_entry) (media_ptr);
 8005450:	f8d4 30bc 	ldr.w	r3, [r4, #188]	; 0xbc
 8005454:	4798      	blx	r3
            if (media_ptr -> fx_media_driver_status != FX_SUCCESS)
 8005456:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
 800545a:	2b00      	cmp	r3, #0
 800545c:	f040 80fe 	bne.w	800565c <_fx_media_open+0x620>
            bytes_in_buffer =  (media_ptr -> fx_media_bytes_per_sector * FAT_read_sectors);
 8005460:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8005462:	fb00 f00b 	mul.w	r0, r0, fp
            for (j = 0; j < bytes_in_buffer;)
 8005466:	2800      	cmp	r0, #0
 8005468:	f000 80eb 	beq.w	8005642 <_fx_media_open+0x606>
                if (cluster_number >= (media_ptr -> fx_media_total_clusters + FX_FAT_ENTRY_START))
 800546c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800546e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005470:	f103 0c02 	add.w	ip, r3, #2
 8005474:	68a1      	ldr	r1, [r4, #8]
 8005476:	2a00      	cmp	r2, #0
 8005478:	f040 80cd 	bne.w	8005616 <_fx_media_open+0x5da>
            for (j = 0; j < bytes_in_buffer;)
 800547c:	4696      	mov	lr, r2
 800547e:	e002      	b.n	8005486 <_fx_media_open+0x44a>
 8005480:	4570      	cmp	r0, lr
 8005482:	f240 80de 	bls.w	8005642 <_fx_media_open+0x606>
                        ((((ULONG)(media_ptr -> fx_media_memory_buffer[j + 1])) & 0xFF) << 8);
 8005486:	eb01 020e 	add.w	r2, r1, lr
                    FAT_entry =  (((ULONG)(media_ptr -> fx_media_memory_buffer[j])) & 0xFF) |
 800548a:	f811 300e 	ldrb.w	r3, [r1, lr]
                        ((((ULONG)(media_ptr -> fx_media_memory_buffer[j + 1])) & 0xFF) << 8);
 800548e:	f10e 0e02 	add.w	lr, lr, #2
 8005492:	7852      	ldrb	r2, [r2, #1]
                    FAT_entry =  (((ULONG)(media_ptr -> fx_media_memory_buffer[j])) & 0xFF) |
 8005494:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8005498:	9305      	str	r3, [sp, #20]
                if (FAT_entry == FX_FREE_CLUSTER)
 800549a:	b93b      	cbnz	r3, 80054ac <_fx_media_open+0x470>
                    media_ptr -> fx_media_available_clusters++;
 800549c:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
                    if (media_ptr -> fx_media_cluster_search_start == 0)
 800549e:	f8d4 2080 	ldr.w	r2, [r4, #128]	; 0x80
                    media_ptr -> fx_media_available_clusters++;
 80054a2:	3301      	adds	r3, #1
 80054a4:	67e3      	str	r3, [r4, #124]	; 0x7c
                    if (media_ptr -> fx_media_cluster_search_start == 0)
 80054a6:	b90a      	cbnz	r2, 80054ac <_fx_media_open+0x470>
                        media_ptr -> fx_media_cluster_search_start =  cluster_number;
 80054a8:	f8c4 6080 	str.w	r6, [r4, #128]	; 0x80
                cluster_number++;
 80054ac:	3601      	adds	r6, #1
                if (cluster_number >= (media_ptr -> fx_media_total_clusters + FX_FAT_ENTRY_START))
 80054ae:	45b4      	cmp	ip, r6
 80054b0:	d8e6      	bhi.n	8005480 <_fx_media_open+0x444>
                    i = media_ptr -> fx_media_sectors_per_FAT;
 80054b2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80054b4:	461f      	mov	r7, r3
        for (i = 0; i < media_ptr -> fx_media_sectors_per_FAT; i = i + media_ptr -> fx_media_sector_cache_size)
 80054b6:	6960      	ldr	r0, [r4, #20]
 80054b8:	4407      	add	r7, r0
 80054ba:	42bb      	cmp	r3, r7
 80054bc:	d8b5      	bhi.n	800542a <_fx_media_open+0x3ee>
    if (media_ptr -> fx_media_cluster_search_start == 0)
 80054be:	f8d4 3080 	ldr.w	r3, [r4, #128]	; 0x80
 80054c2:	b913      	cbnz	r3, 80054ca <_fx_media_open+0x48e>
        media_ptr -> fx_media_cluster_search_start =  FX_FAT_ENTRY_START;
 80054c4:	2302      	movs	r3, #2
 80054c6:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
    media_ptr -> fx_media_default_path.fx_path_directory.fx_dir_entry_short_name[0] =  0;
 80054ca:	2300      	movs	r3, #0
        media_ptr -> fx_media_default_path.fx_path_name_buffer;
 80054cc:	f504 62ca 	add.w	r2, r4, #1616	; 0x650
    tx_mutex_create(&(media_ptr -> fx_media_protect), "FileX Media Mutex", TX_NO_INHERIT);
 80054d0:	499d      	ldr	r1, [pc, #628]	; (8005748 <_fx_media_open+0x70c>)
 80054d2:	f504 70e4 	add.w	r0, r4, #456	; 0x1c8
    media_ptr -> fx_media_default_path.fx_path_directory.fx_dir_entry_name =
 80054d6:	f8c4 24e0 	str.w	r2, [r4, #1248]	; 0x4e0
    tx_mutex_create(&(media_ptr -> fx_media_protect), "FileX Media Mutex", TX_NO_INHERIT);
 80054da:	461a      	mov	r2, r3
    media_ptr -> fx_media_default_path.fx_path_directory.fx_dir_entry_short_name[0] =  0;
 80054dc:	f884 34e4 	strb.w	r3, [r4, #1252]	; 0x4e4
    media_ptr -> fx_media_default_path.fx_path_directory.fx_dir_entry_name[0] =        0;
 80054e0:	f884 3650 	strb.w	r3, [r4, #1616]	; 0x650
    media_ptr -> fx_media_default_path.fx_path_string[0] =                      (CHAR)0;
 80054e4:	f884 3550 	strb.w	r3, [r4, #1360]	; 0x550
    media_ptr -> fx_media_default_path.fx_path_string[FX_MAXIMUM_PATH - 1] =      (CHAR)0;
 80054e8:	f884 364f 	strb.w	r3, [r4, #1615]	; 0x64f
    media_ptr -> fx_media_default_path.fx_path_current_entry =                         0;
 80054ec:	f8c4 3750 	str.w	r3, [r4, #1872]	; 0x750
    media_ptr -> fx_media_last_found_name[0] =  0;
 80054f0:	f884 33e0 	strb.w	r3, [r4, #992]	; 0x3e0
    media_ptr -> fx_media_opened_file_count =     0;
 80054f4:	e9c4 3332 	strd	r3, r3, [r4, #200]	; 0xc8
    tx_mutex_create(&(media_ptr -> fx_media_protect), "FileX Media Mutex", TX_NO_INHERIT);
 80054f8:	f003 f8ea 	bl	80086d0 <_tx_mutex_create>
__attribute__( ( always_inline ) ) static inline unsigned int __disable_interrupts(void)
{

unsigned int  primask_value;

    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 80054fc:	f3ef 8610 	mrs	r6, PRIMASK
    __asm__ volatile (" CPSID i" : : : "memory" );
 8005500:	b672      	cpsid	i
    if (_fx_system_media_opened_ptr)
 8005502:	4a92      	ldr	r2, [pc, #584]	; (800574c <_fx_media_open+0x710>)
    media_ptr -> fx_media_id =  (ULONG)FX_MEDIA_ID;
 8005504:	4992      	ldr	r1, [pc, #584]	; (8005750 <_fx_media_open+0x714>)
    if (_fx_system_media_opened_ptr)
 8005506:	6813      	ldr	r3, [r2, #0]
    media_ptr -> fx_media_id =  (ULONG)FX_MEDIA_ID;
 8005508:	6021      	str	r1, [r4, #0]
    if (_fx_system_media_opened_ptr)
 800550a:	2b00      	cmp	r3, #0
 800550c:	f000 80a2 	beq.w	8005654 <_fx_media_open+0x618>
        tail_ptr =  _fx_system_media_opened_ptr -> fx_media_opened_previous;
 8005510:	f8d3 20d4 	ldr.w	r2, [r3, #212]	; 0xd4
        _fx_system_media_opened_ptr -> fx_media_opened_previous =  media_ptr;
 8005514:	f8c3 40d4 	str.w	r4, [r3, #212]	; 0xd4
        tail_ptr -> fx_media_opened_next =  media_ptr;
 8005518:	f8c2 40d0 	str.w	r4, [r2, #208]	; 0xd0
        media_ptr -> fx_media_opened_next =      _fx_system_media_opened_ptr;
 800551c:	e9c4 3234 	strd	r3, r2, [r4, #208]	; 0xd0
    _fx_system_media_opened_count++;
 8005520:	498c      	ldr	r1, [pc, #560]	; (8005754 <_fx_media_open+0x718>)
    if (media_ptr -> fx_media_open_notify)
 8005522:	f8d4 20c0 	ldr.w	r2, [r4, #192]	; 0xc0
    _fx_system_media_opened_count++;
 8005526:	680b      	ldr	r3, [r1, #0]
 8005528:	3301      	adds	r3, #1
 800552a:	600b      	str	r3, [r1, #0]
    if (media_ptr -> fx_media_open_notify)
 800552c:	b10a      	cbz	r2, 8005532 <_fx_media_open+0x4f6>
        media_ptr -> fx_media_open_notify(media_ptr);
 800552e:	4620      	mov	r0, r4
 8005530:	4790      	blx	r2
}

__attribute__( ( always_inline ) ) static inline void __restore_interrupts(unsigned int primask_value)
{

    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8005532:	f386 8810 	msr	PRIMASK, r6
    return(FX_SUCCESS);
 8005536:	e643      	b.n	80051c0 <_fx_media_open+0x184>
 8005538:	3b01      	subs	r3, #1
 800553a:	e683      	b.n	8005244 <_fx_media_open+0x208>
        else if (media_ptr -> fx_media_total_clusters < FX_16_BIT_FAT_SIZE)
 800553c:	f64f 73f4 	movw	r3, #65524	; 0xfff4
 8005540:	4298      	cmp	r0, r3
 8005542:	d837      	bhi.n	80055b4 <_fx_media_open+0x578>
            media_ptr -> fx_media_fat_reserved = FX_RESERVED_1;
 8005544:	f242 41a8 	movw	r1, #9384	; 0x24a8
 8005548:	f64f 70f0 	movw	r0, #65520	; 0xfff0
            media_ptr -> fx_media_fat_last = FX_LAST_CLUSTER_2;
 800554c:	f242 43ac 	movw	r3, #9388	; 0x24ac
 8005550:	f64f 72ff 	movw	r2, #65535	; 0xffff
            media_ptr -> fx_media_FAT32_additional_info_sector =  0;
 8005554:	f8c4 9068 	str.w	r9, [r4, #104]	; 0x68
            media_ptr -> fx_media_32_bit_FAT =  FX_FALSE;
 8005558:	e9c4 9918 	strd	r9, r9, [r4, #96]	; 0x60
            media_ptr -> fx_media_fat_reserved = FX_RESERVED_1;
 800555c:	5060      	str	r0, [r4, r1]
            media_ptr -> fx_media_fat_last = FX_LAST_CLUSTER_2;
 800555e:	50e2      	str	r2, [r4, r3]
 8005560:	e744      	b.n	80053ec <_fx_media_open+0x3b0>
             cluster_number < (media_ptr -> fx_media_total_clusters) + FX_FAT_ENTRY_START;
 8005562:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005564:	3302      	adds	r3, #2
        for (cluster_number =  FX_FAT_ENTRY_START;
 8005566:	2b02      	cmp	r3, #2
 8005568:	d9a9      	bls.n	80054be <_fx_media_open+0x482>
 800556a:	2602      	movs	r6, #2
 800556c:	af05      	add	r7, sp, #20
 800556e:	e00e      	b.n	800558e <_fx_media_open+0x552>
            if (FAT_entry == FX_FREE_CLUSTER)
 8005570:	9b05      	ldr	r3, [sp, #20]
 8005572:	b93b      	cbnz	r3, 8005584 <_fx_media_open+0x548>
                media_ptr -> fx_media_available_clusters++;
 8005574:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
                if (media_ptr -> fx_media_cluster_search_start == 0)
 8005576:	f8d4 2080 	ldr.w	r2, [r4, #128]	; 0x80
                media_ptr -> fx_media_available_clusters++;
 800557a:	3301      	adds	r3, #1
 800557c:	67e3      	str	r3, [r4, #124]	; 0x7c
                if (media_ptr -> fx_media_cluster_search_start == 0)
 800557e:	b90a      	cbnz	r2, 8005584 <_fx_media_open+0x548>
                    media_ptr -> fx_media_cluster_search_start =  cluster_number;
 8005580:	f8c4 6080 	str.w	r6, [r4, #128]	; 0x80
             cluster_number < (media_ptr -> fx_media_total_clusters) + FX_FAT_ENTRY_START;
 8005584:	6c23      	ldr	r3, [r4, #64]	; 0x40
             cluster_number++)
 8005586:	3601      	adds	r6, #1
             cluster_number < (media_ptr -> fx_media_total_clusters) + FX_FAT_ENTRY_START;
 8005588:	3302      	adds	r3, #2
        for (cluster_number =  FX_FAT_ENTRY_START;
 800558a:	42b3      	cmp	r3, r6
 800558c:	d997      	bls.n	80054be <_fx_media_open+0x482>
            status =  _fx_utility_FAT_entry_read(media_ptr, cluster_number, &FAT_entry);
 800558e:	463a      	mov	r2, r7
 8005590:	4631      	mov	r1, r6
 8005592:	4620      	mov	r0, r4
 8005594:	f000 f968 	bl	8005868 <_fx_utility_FAT_entry_read>
            if (status != FX_SUCCESS)
 8005598:	2800      	cmp	r0, #0
 800559a:	d0e9      	beq.n	8005570 <_fx_media_open+0x534>
                media_ptr -> fx_media_driver_request =      FX_DRIVER_UNINIT;
 800559c:	2108      	movs	r1, #8
                media_ptr -> fx_media_driver_status =       FX_IO_ERROR;
 800559e:	2290      	movs	r2, #144	; 0x90
                (media_ptr -> fx_media_driver_entry) (media_ptr);
 80055a0:	f8d4 30bc 	ldr.w	r3, [r4, #188]	; 0xbc
 80055a4:	4620      	mov	r0, r4
                media_ptr -> fx_media_driver_request =      FX_DRIVER_UNINIT;
 80055a6:	f8c4 1088 	str.w	r1, [r4, #136]	; 0x88
                return(FX_FAT_READ_ERROR);
 80055aa:	2503      	movs	r5, #3
                media_ptr -> fx_media_driver_status =       FX_IO_ERROR;
 80055ac:	f8c4 208c 	str.w	r2, [r4, #140]	; 0x8c
                (media_ptr -> fx_media_driver_entry) (media_ptr);
 80055b0:	4798      	blx	r3
                return(FX_FAT_READ_ERROR);
 80055b2:	e605      	b.n	80051c0 <_fx_media_open+0x184>
            media_ptr -> fx_media_FAT32_additional_info_sector =  additional_info_sector;
 80055b4:	f8c4 8068 	str.w	r8, [r4, #104]	; 0x68
            media_ptr -> fx_media_32_bit_FAT =  FX_TRUE;
 80055b8:	2201      	movs	r2, #1
            if (media_ptr -> fx_media_root_cluster_32 < FX_FAT_ENTRY_START)
 80055ba:	f8d4 8074 	ldr.w	r8, [r4, #116]	; 0x74
            media_ptr -> fx_media_fat_reserved = FX_RESERVED_1_32;
 80055be:	f242 43a8 	movw	r3, #9384	; 0x24a8
            media_ptr -> fx_media_32_bit_FAT =  FX_TRUE;
 80055c2:	6662      	str	r2, [r4, #100]	; 0x64
            media_ptr -> fx_media_fat_last = FX_LAST_CLUSTER_2_32;
 80055c4:	f242 41ac 	movw	r1, #9388	; 0x24ac
 80055c8:	f06f 4070 	mvn.w	r0, #4026531840	; 0xf0000000
            media_ptr -> fx_media_fat_reserved = FX_RESERVED_1_32;
 80055cc:	4a62      	ldr	r2, [pc, #392]	; (8005758 <_fx_media_open+0x71c>)
            if (media_ptr -> fx_media_root_cluster_32 < FX_FAT_ENTRY_START)
 80055ce:	f1b8 0f01 	cmp.w	r8, #1
            media_ptr -> fx_media_12_bit_FAT =  FX_FALSE;
 80055d2:	f8c4 9060 	str.w	r9, [r4, #96]	; 0x60
            media_ptr -> fx_media_fat_last = FX_LAST_CLUSTER_2_32;
 80055d6:	5060      	str	r0, [r4, r1]
            media_ptr -> fx_media_fat_reserved = FX_RESERVED_1_32;
 80055d8:	50e2      	str	r2, [r4, r3]
            if (media_ptr -> fx_media_root_cluster_32 < FX_FAT_ENTRY_START)
 80055da:	f240 80b3 	bls.w	8005744 <_fx_media_open+0x708>
                (media_ptr -> fx_media_root_cluster_32 - FX_FAT_ENTRY_START) *
 80055de:	f1a8 0302 	sub.w	r3, r8, #2
 80055e2:	af05      	add	r7, sp, #20
            media_ptr -> fx_media_root_sector_start = media_ptr -> fx_media_data_sector_start +
 80055e4:	fb0a b303 	mla	r3, sl, r3, fp
            if (FAT_entry >= FX_RESERVED_1_32)
 80055e8:	f8df a178 	ldr.w	sl, [pc, #376]	; 8005764 <_fx_media_open+0x728>
            media_ptr -> fx_media_root_sector_start = media_ptr -> fx_media_data_sector_start +
 80055ec:	64a3      	str	r3, [r4, #72]	; 0x48
 80055ee:	e008      	b.n	8005602 <_fx_media_open+0x5c6>
            if ((cluster_number == FAT_entry) || (i > media_ptr -> fx_media_total_clusters))
 80055f0:	9b05      	ldr	r3, [sp, #20]
 80055f2:	4543      	cmp	r3, r8
 80055f4:	4698      	mov	r8, r3
 80055f6:	d0d1      	beq.n	800559c <_fx_media_open+0x560>
 80055f8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80055fa:	454b      	cmp	r3, r9
 80055fc:	d3ce      	bcc.n	800559c <_fx_media_open+0x560>
            if (FAT_entry >= FX_RESERVED_1_32)
 80055fe:	45d0      	cmp	r8, sl
 8005600:	d837      	bhi.n	8005672 <_fx_media_open+0x636>
            status =  _fx_utility_FAT_entry_read(media_ptr, cluster_number, &FAT_entry);
 8005602:	463a      	mov	r2, r7
 8005604:	4641      	mov	r1, r8
 8005606:	4620      	mov	r0, r4
            i++;
 8005608:	f109 0901 	add.w	r9, r9, #1
            status =  _fx_utility_FAT_entry_read(media_ptr, cluster_number, &FAT_entry);
 800560c:	f000 f92c 	bl	8005868 <_fx_utility_FAT_entry_read>
            if (status != FX_SUCCESS)
 8005610:	2800      	cmp	r0, #0
 8005612:	d0ed      	beq.n	80055f0 <_fx_media_open+0x5b4>
 8005614:	e7c2      	b.n	800559c <_fx_media_open+0x560>
                if (cluster_number >= (media_ptr -> fx_media_total_clusters + FX_FAT_ENTRY_START))
 8005616:	468e      	mov	lr, r1
 8005618:	e001      	b.n	800561e <_fx_media_open+0x5e2>
            for (j = 0; j < bytes_in_buffer;)
 800561a:	4558      	cmp	r0, fp
 800561c:	d911      	bls.n	8005642 <_fx_media_open+0x606>
                    FAT_entry =  *((ULONG *)&(media_ptr -> fx_media_memory_buffer[j]));
 800561e:	f85e 3b04 	ldr.w	r3, [lr], #4
            for (j = 0; j < bytes_in_buffer;)
 8005622:	ebae 0b01 	sub.w	fp, lr, r1
 8005626:	9305      	str	r3, [sp, #20]
                if (FAT_entry == FX_FREE_CLUSTER)
 8005628:	b93b      	cbnz	r3, 800563a <_fx_media_open+0x5fe>
                    media_ptr -> fx_media_available_clusters++;
 800562a:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
                    if (media_ptr -> fx_media_cluster_search_start == 0)
 800562c:	f8d4 2080 	ldr.w	r2, [r4, #128]	; 0x80
                    media_ptr -> fx_media_available_clusters++;
 8005630:	3301      	adds	r3, #1
 8005632:	67e3      	str	r3, [r4, #124]	; 0x7c
                    if (media_ptr -> fx_media_cluster_search_start == 0)
 8005634:	b90a      	cbnz	r2, 800563a <_fx_media_open+0x5fe>
                        media_ptr -> fx_media_cluster_search_start =  cluster_number;
 8005636:	f8c4 6080 	str.w	r6, [r4, #128]	; 0x80
                cluster_number++;
 800563a:	3601      	adds	r6, #1
                if (cluster_number >= (media_ptr -> fx_media_total_clusters + FX_FAT_ENTRY_START))
 800563c:	45b4      	cmp	ip, r6
 800563e:	d8ec      	bhi.n	800561a <_fx_media_open+0x5de>
 8005640:	e737      	b.n	80054b2 <_fx_media_open+0x476>
 8005642:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005644:	e737      	b.n	80054b6 <_fx_media_open+0x47a>
            ((media_ptr -> fx_media_sector_cache_size / FX_SECTOR_CACHE_DEPTH) - 1);
 8005646:	088b      	lsrs	r3, r1, #2
        media_ptr -> fx_media_sector_cache_hash_mask =
 8005648:	f242 41a0 	movw	r1, #9376	; 0x24a0
        media_ptr -> fx_media_sector_cache_hashed =  FX_TRUE;
 800564c:	2201      	movs	r2, #1
            ((media_ptr -> fx_media_sector_cache_size / FX_SECTOR_CACHE_DEPTH) - 1);
 800564e:	3b01      	subs	r3, #1
        media_ptr -> fx_media_sector_cache_hash_mask =
 8005650:	5063      	str	r3, [r4, r1]
 8005652:	e62e      	b.n	80052b2 <_fx_media_open+0x276>
        _fx_system_media_opened_ptr =           media_ptr;
 8005654:	6014      	str	r4, [r2, #0]
        media_ptr -> fx_media_opened_previous = media_ptr;
 8005656:	e9c4 4434 	strd	r4, r4, [r4, #208]	; 0xd0
 800565a:	e761      	b.n	8005520 <_fx_media_open+0x4e4>
                media_ptr -> fx_media_driver_request =      FX_DRIVER_UNINIT;
 800565c:	2208      	movs	r2, #8
                media_ptr -> fx_media_driver_status =       FX_IO_ERROR;
 800565e:	f8c4 808c 	str.w	r8, [r4, #140]	; 0x8c
                (media_ptr -> fx_media_driver_entry) (media_ptr);
 8005662:	f8d4 30bc 	ldr.w	r3, [r4, #188]	; 0xbc
 8005666:	4620      	mov	r0, r4
                media_ptr -> fx_media_driver_request =      FX_DRIVER_UNINIT;
 8005668:	f8c4 2088 	str.w	r2, [r4, #136]	; 0x88
                return(FX_FAT_READ_ERROR);
 800566c:	2503      	movs	r5, #3
                (media_ptr -> fx_media_driver_entry) (media_ptr);
 800566e:	4798      	blx	r3
                return(FX_FAT_READ_ERROR);
 8005670:	e5a6      	b.n	80051c0 <_fx_media_open+0x184>
        media_ptr -> fx_media_root_directory_entries =  (i * media_ptr -> fx_media_sectors_per_cluster *
 8005672:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8005674:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    media_ptr -> fx_media_available_clusters =  0;
 8005676:	67e0      	str	r0, [r4, #124]	; 0x7c
        media_ptr -> fx_media_root_directory_entries =  (i * media_ptr -> fx_media_sectors_per_cluster *
 8005678:	fb03 f302 	mul.w	r3, r3, r2
 800567c:	6ea2      	ldr	r2, [r4, #104]	; 0x68
    media_ptr -> fx_media_cluster_search_start =  0;
 800567e:	f8c4 0080 	str.w	r0, [r4, #128]	; 0x80
        media_ptr -> fx_media_root_directory_entries =  (i * media_ptr -> fx_media_sectors_per_cluster *
 8005682:	fb09 f903 	mul.w	r9, r9, r3
                                                         media_ptr -> fx_media_bytes_per_sector) / FX_DIR_ENTRY_SIZE;
 8005686:	ea4f 1359 	mov.w	r3, r9, lsr #5
        media_ptr -> fx_media_root_directory_entries =  (i * media_ptr -> fx_media_sectors_per_cluster *
 800568a:	67a3      	str	r3, [r4, #120]	; 0x78
    if (media_ptr -> fx_media_FAT32_additional_info_sector)
 800568c:	2a00      	cmp	r2, #0
 800568e:	f43f aeb1 	beq.w	80053f4 <_fx_media_open+0x3b8>
        buffer_ptr =  (media_ptr -> fx_media_sector_cache_list_ptr) -> fx_cached_sector_memory_buffer;
 8005692:	69e2      	ldr	r2, [r4, #28]
        media_ptr -> fx_media_driver_sectors =          1;
 8005694:	2101      	movs	r1, #1
        (media_ptr -> fx_media_sector_cache_list_ptr) -> fx_cached_sector =  (~((ULONG64) 0));
 8005696:	f04f 38ff 	mov.w	r8, #4294967295
 800569a:	f04f 39ff 	mov.w	r9, #4294967295
        (media_ptr -> fx_media_sector_cache_list_ptr) -> fx_cached_sector_valid =  FX_FALSE;
 800569e:	7450      	strb	r0, [r2, #17]
        media_ptr -> fx_media_driver_status =           FX_IO_ERROR;
 80056a0:	2790      	movs	r7, #144	; 0x90
        media_ptr -> fx_media_driver_read_requests++;
 80056a2:	f8d4 31ac 	ldr.w	r3, [r4, #428]	; 0x1ac
        (media_ptr -> fx_media_sector_cache_list_ptr) -> fx_cached_sector =  (~((ULONG64) 0));
 80056a6:	e9c2 8902 	strd	r8, r9, [r2, #8]
        media_ptr -> fx_media_driver_read_requests++;
 80056aa:	440b      	add	r3, r1
        buffer_ptr =  (media_ptr -> fx_media_sector_cache_list_ptr) -> fx_cached_sector_memory_buffer;
 80056ac:	6812      	ldr	r2, [r2, #0]
        media_ptr -> fx_media_driver_request =          FX_DRIVER_READ;
 80056ae:	f8c4 0088 	str.w	r0, [r4, #136]	; 0x88
        (media_ptr -> fx_media_driver_entry) (media_ptr);
 80056b2:	4620      	mov	r0, r4
        buffer_ptr =  (media_ptr -> fx_media_sector_cache_list_ptr) -> fx_cached_sector_memory_buffer;
 80056b4:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
        media_ptr -> fx_media_driver_sector_type =      FX_DIRECTORY_SECTOR;
 80056b8:	2203      	movs	r2, #3
        media_ptr -> fx_media_driver_read_requests++;
 80056ba:	f8c4 31ac 	str.w	r3, [r4, #428]	; 0x1ac
        media_ptr -> fx_media_driver_logical_sector =   media_ptr -> fx_media_FAT32_additional_info_sector;
 80056be:	6ea3      	ldr	r3, [r4, #104]	; 0x68
        media_ptr -> fx_media_driver_status =           FX_IO_ERROR;
 80056c0:	f8c4 708c 	str.w	r7, [r4, #140]	; 0x8c
        media_ptr -> fx_media_driver_logical_sector =   media_ptr -> fx_media_FAT32_additional_info_sector;
 80056c4:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
        media_ptr -> fx_media_driver_sectors =          1;
 80056c8:	f8c4 1098 	str.w	r1, [r4, #152]	; 0x98
        (media_ptr -> fx_media_driver_entry) (media_ptr);
 80056cc:	f8d4 30bc 	ldr.w	r3, [r4, #188]	; 0xbc
        media_ptr -> fx_media_driver_sector_type =      FX_DIRECTORY_SECTOR;
 80056d0:	f8c4 20b8 	str.w	r2, [r4, #184]	; 0xb8
        (media_ptr -> fx_media_driver_entry) (media_ptr);
 80056d4:	4798      	blx	r3
        if (media_ptr -> fx_media_driver_status == FX_SUCCESS)
 80056d6:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
 80056da:	b153      	cbz	r3, 80056f2 <_fx_media_open+0x6b6>
                    media_ptr -> fx_media_FAT32_additional_info_sector =  0;
 80056dc:	2300      	movs	r3, #0
 80056de:	66a3      	str	r3, [r4, #104]	; 0x68
    if (media_ptr -> fx_media_12_bit_FAT)
 80056e0:	6e23      	ldr	r3, [r4, #96]	; 0x60
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	f47f af3d 	bne.w	8005562 <_fx_media_open+0x526>
    else if (media_ptr -> fx_media_available_clusters == 0)
 80056e8:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	f47f aee7 	bne.w	80054be <_fx_media_open+0x482>
 80056f0:	e684      	b.n	80053fc <_fx_media_open+0x3c0>
            buffer_ptr =  media_ptr -> fx_media_driver_buffer;
 80056f2:	f8d4 7090 	ldr.w	r7, [r4, #144]	; 0x90
            signature =  _fx_utility_32_unsigned_read(&buffer_ptr[0]);
 80056f6:	4638      	mov	r0, r7
 80056f8:	f000 f8a2 	bl	8005840 <_fx_utility_32_unsigned_read>
            if (signature == 0x41615252)
 80056fc:	4b17      	ldr	r3, [pc, #92]	; (800575c <_fx_media_open+0x720>)
 80056fe:	4298      	cmp	r0, r3
 8005700:	d1ec      	bne.n	80056dc <_fx_media_open+0x6a0>
                signature =  _fx_utility_32_unsigned_read(&buffer_ptr[484]);
 8005702:	f507 70f2 	add.w	r0, r7, #484	; 0x1e4
 8005706:	f000 f89b 	bl	8005840 <_fx_utility_32_unsigned_read>
                if (signature == 0x61417272)
 800570a:	4b15      	ldr	r3, [pc, #84]	; (8005760 <_fx_media_open+0x724>)
 800570c:	4298      	cmp	r0, r3
 800570e:	d1e5      	bne.n	80056dc <_fx_media_open+0x6a0>
                    media_ptr -> fx_media_available_clusters =  _fx_utility_32_unsigned_read(&buffer_ptr[488]);
 8005710:	f507 70f4 	add.w	r0, r7, #488	; 0x1e8
 8005714:	f000 f894 	bl	8005840 <_fx_utility_32_unsigned_read>
 8005718:	4603      	mov	r3, r0
                    media_ptr -> fx_media_cluster_search_start =  _fx_utility_32_unsigned_read(&buffer_ptr[492]);
 800571a:	f507 70f6 	add.w	r0, r7, #492	; 0x1ec
                    media_ptr -> fx_media_available_clusters =  _fx_utility_32_unsigned_read(&buffer_ptr[488]);
 800571e:	67e3      	str	r3, [r4, #124]	; 0x7c
                    media_ptr -> fx_media_FAT32_additional_info_last_available =  media_ptr -> fx_media_available_clusters;
 8005720:	66e3      	str	r3, [r4, #108]	; 0x6c
                    media_ptr -> fx_media_cluster_search_start =  _fx_utility_32_unsigned_read(&buffer_ptr[492]);
 8005722:	f000 f88d 	bl	8005840 <_fx_utility_32_unsigned_read>
                    if ((media_ptr -> fx_media_available_clusters > media_ptr -> fx_media_total_clusters) ||
 8005726:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005728:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
                    media_ptr -> fx_media_cluster_search_start =  _fx_utility_32_unsigned_read(&buffer_ptr[492]);
 800572a:	f8c4 0080 	str.w	r0, [r4, #128]	; 0x80
                    if ((media_ptr -> fx_media_available_clusters > media_ptr -> fx_media_total_clusters) ||
 800572e:	429a      	cmp	r2, r3
 8005730:	f63f ae5c 	bhi.w	80053ec <_fx_media_open+0x3b0>
                        (media_ptr -> fx_media_cluster_search_start > media_ptr -> fx_media_total_clusters + FX_FAT_ENTRY_START) ||
 8005734:	3302      	adds	r3, #2
 8005736:	4298      	cmp	r0, r3
 8005738:	f63f ae58 	bhi.w	80053ec <_fx_media_open+0x3b0>
 800573c:	2801      	cmp	r0, #1
 800573e:	f67f ae55 	bls.w	80053ec <_fx_media_open+0x3b0>
 8005742:	e7cd      	b.n	80056e0 <_fx_media_open+0x6a4>
                return(FX_MEDIA_INVALID);
 8005744:	2502      	movs	r5, #2
 8005746:	e53b      	b.n	80051c0 <_fx_media_open+0x184>
 8005748:	0800a20c 	.word	0x0800a20c
 800574c:	20002c98 	.word	0x20002c98
 8005750:	4d454449 	.word	0x4d454449
 8005754:	20002c90 	.word	0x20002c90
 8005758:	0ffffff0 	.word	0x0ffffff0
 800575c:	41615252 	.word	0x41615252
 8005760:	61417272 	.word	0x61417272
 8005764:	0fffffef 	.word	0x0fffffef

08005768 <_fx_media_read>:
/*                                                                        */
/*  05-19-2020     William E. Lamie         Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _fx_media_read(FX_MEDIA *media_ptr, ULONG logical_sector, VOID *buffer_ptr)
{
 8005768:	b5f0      	push	{r4, r5, r6, r7, lr}


#ifndef FX_MEDIA_STATISTICS_DISABLE

    /* Increment the number of times this service has been called.  */
    media_ptr -> fx_media_reads++;
 800576a:	f8d0 3160 	ldr.w	r3, [r0, #352]	; 0x160
{
 800576e:	b085      	sub	sp, #20
#endif

    /* Check the media to make sure it is open.  */
    if (media_ptr -> fx_media_id != FX_MEDIA_ID)
 8005770:	4c14      	ldr	r4, [pc, #80]	; (80057c4 <_fx_media_read+0x5c>)
 8005772:	6805      	ldr	r5, [r0, #0]
    media_ptr -> fx_media_reads++;
 8005774:	3301      	adds	r3, #1
    if (media_ptr -> fx_media_id != FX_MEDIA_ID)
 8005776:	42a5      	cmp	r5, r4
    media_ptr -> fx_media_reads++;
 8005778:	f8c0 3160 	str.w	r3, [r0, #352]	; 0x160
    if (media_ptr -> fx_media_id != FX_MEDIA_ID)
 800577c:	d003      	beq.n	8005786 <_fx_media_read+0x1e>
    {

        /* Return the media not opened error.  */
        return(FX_MEDIA_NOT_OPEN);
 800577e:	2411      	movs	r4, #17
    /* Release media protection.  */
    FX_UNPROTECT

    /* Return status to the caller.  */
    return(status);
}
 8005780:	4620      	mov	r0, r4
 8005782:	b005      	add	sp, #20
 8005784:	bdf0      	pop	{r4, r5, r6, r7, pc}
    FX_PROTECT
 8005786:	f500 77e4 	add.w	r7, r0, #456	; 0x1c8
 800578a:	460d      	mov	r5, r1
 800578c:	4604      	mov	r4, r0
 800578e:	f04f 31ff 	mov.w	r1, #4294967295
 8005792:	4638      	mov	r0, r7
 8005794:	4616      	mov	r6, r2
 8005796:	f002 ffcb 	bl	8008730 <_tx_mutex_get>
 800579a:	2800      	cmp	r0, #0
 800579c:	d1ef      	bne.n	800577e <_fx_media_read+0x16>
    status =  _fx_utility_logical_sector_read(media_ptr, (ULONG64) logical_sector, buffer_ptr, ((ULONG) 1), FX_DATA_SECTOR);
 800579e:	f04f 0c04 	mov.w	ip, #4
 80057a2:	2101      	movs	r1, #1
 80057a4:	4603      	mov	r3, r0
 80057a6:	462a      	mov	r2, r5
 80057a8:	f8cd c008 	str.w	ip, [sp, #8]
 80057ac:	4620      	mov	r0, r4
 80057ae:	9101      	str	r1, [sp, #4]
 80057b0:	9600      	str	r6, [sp, #0]
 80057b2:	f000 fe59 	bl	8006468 <_fx_utility_logical_sector_read>
 80057b6:	4604      	mov	r4, r0
    FX_UNPROTECT
 80057b8:	4638      	mov	r0, r7
 80057ba:	f003 f8a3 	bl	8008904 <_tx_mutex_put>
}
 80057be:	4620      	mov	r0, r4
 80057c0:	b005      	add	sp, #20
 80057c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80057c4:	4d454449 	.word	0x4d454449

080057c8 <_fx_media_write>:
/*                                                                        */
/*  05-19-2020     William E. Lamie         Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _fx_media_write(FX_MEDIA *media_ptr, ULONG logical_sector, VOID *buffer_ptr)
{
 80057c8:	b5f0      	push	{r4, r5, r6, r7, lr}


#ifndef FX_MEDIA_STATISTICS_DISABLE

    /* Increment the number of times this service has been called.  */
    media_ptr -> fx_media_writes++;
 80057ca:	f8d0 3164 	ldr.w	r3, [r0, #356]	; 0x164
{
 80057ce:	b085      	sub	sp, #20
#endif

    /* Check the media to make sure it is open.  */
    if (media_ptr -> fx_media_id != FX_MEDIA_ID)
 80057d0:	4c18      	ldr	r4, [pc, #96]	; (8005834 <_fx_media_write+0x6c>)
 80057d2:	6805      	ldr	r5, [r0, #0]
    media_ptr -> fx_media_writes++;
 80057d4:	3301      	adds	r3, #1
    if (media_ptr -> fx_media_id != FX_MEDIA_ID)
 80057d6:	42a5      	cmp	r5, r4
    media_ptr -> fx_media_writes++;
 80057d8:	f8c0 3164 	str.w	r3, [r0, #356]	; 0x164
    if (media_ptr -> fx_media_id != FX_MEDIA_ID)
 80057dc:	d003      	beq.n	80057e6 <_fx_media_write+0x1e>
    {

        /* Return the media not opened error.  */
        return(FX_MEDIA_NOT_OPEN);
 80057de:	2411      	movs	r4, #17
    /* Release media protection.  */
    FX_UNPROTECT

    /* Return status to the caller.  */
    return(status);
}
 80057e0:	4620      	mov	r0, r4
 80057e2:	b005      	add	sp, #20
 80057e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    FX_PROTECT
 80057e6:	f500 77e4 	add.w	r7, r0, #456	; 0x1c8
 80057ea:	460d      	mov	r5, r1
 80057ec:	4604      	mov	r4, r0
 80057ee:	f04f 31ff 	mov.w	r1, #4294967295
 80057f2:	4638      	mov	r0, r7
 80057f4:	4616      	mov	r6, r2
 80057f6:	f002 ff9b 	bl	8008730 <_tx_mutex_get>
 80057fa:	2800      	cmp	r0, #0
 80057fc:	d1ef      	bne.n	80057de <_fx_media_write+0x16>
    if (media_ptr -> fx_media_driver_write_protect)
 80057fe:	f8d4 30a8 	ldr.w	r3, [r4, #168]	; 0xa8
 8005802:	b98b      	cbnz	r3, 8005828 <_fx_media_write+0x60>
    status =  _fx_utility_logical_sector_write(media_ptr, (ULONG64) logical_sector, buffer_ptr, ((ULONG) 1), FX_DATA_SECTOR);
 8005804:	f04f 0c04 	mov.w	ip, #4
 8005808:	2101      	movs	r1, #1
 800580a:	462a      	mov	r2, r5
 800580c:	9600      	str	r6, [sp, #0]
 800580e:	f8cd c008 	str.w	ip, [sp, #8]
 8005812:	4620      	mov	r0, r4
 8005814:	9101      	str	r1, [sp, #4]
 8005816:	f000 ffd5 	bl	80067c4 <_fx_utility_logical_sector_write>
 800581a:	4604      	mov	r4, r0
    FX_UNPROTECT
 800581c:	4638      	mov	r0, r7
 800581e:	f003 f871 	bl	8008904 <_tx_mutex_put>
}
 8005822:	4620      	mov	r0, r4
 8005824:	b005      	add	sp, #20
 8005826:	bdf0      	pop	{r4, r5, r6, r7, pc}
        FX_UNPROTECT
 8005828:	4638      	mov	r0, r7
        return(FX_WRITE_PROTECT);
 800582a:	2423      	movs	r4, #35	; 0x23
        FX_UNPROTECT
 800582c:	f003 f86a 	bl	8008904 <_tx_mutex_put>
        return(FX_WRITE_PROTECT);
 8005830:	e7d6      	b.n	80057e0 <_fx_media_write+0x18>
 8005832:	bf00      	nop
 8005834:	4d454449 	.word	0x4d454449

08005838 <_fx_utility_16_unsigned_write>:
VOID  _fx_utility_16_unsigned_write(UCHAR *dest_ptr, UINT value)
{

    /* Store the UINT into the destination with endian-awareness.  */
    *(dest_ptr) =       (UCHAR)(value & 0xFF);
    *(dest_ptr + 1) =   (UCHAR)((value >> 8) & 0xFF);
 8005838:	0a0b      	lsrs	r3, r1, #8
    *(dest_ptr) =       (UCHAR)(value & 0xFF);
 800583a:	7001      	strb	r1, [r0, #0]
    *(dest_ptr + 1) =   (UCHAR)((value >> 8) & 0xFF);
 800583c:	7043      	strb	r3, [r0, #1]
}
 800583e:	4770      	bx	lr

08005840 <_fx_utility_32_unsigned_read>:
{

ULONG value;

    /* Pickup the UINT from the destination with endian-awareness.  */
    value =  ((((ULONG) *(source_ptr+3)) & 0xFF) << 24) |
 8005840:	7803      	ldrb	r3, [r0, #0]
 8005842:	7841      	ldrb	r1, [r0, #1]
 8005844:	7882      	ldrb	r2, [r0, #2]
 8005846:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800584a:	78c0      	ldrb	r0, [r0, #3]
 800584c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
             ((((ULONG) *(source_ptr+1)) & 0xFF) << 8)  |
              (((ULONG) *(source_ptr)) & 0xFF);

    /* Return value to caller.  */
    return(value);
}
 8005850:	ea43 6000 	orr.w	r0, r3, r0, lsl #24
 8005854:	4770      	bx	lr
 8005856:	bf00      	nop

08005858 <_fx_utility_32_unsigned_write>:
VOID  _fx_utility_32_unsigned_write(UCHAR *dest_ptr, ULONG value)
{

    /* Store the UINT into the destination with endian-awareness.  */
    *(dest_ptr) =       (UCHAR)(value & 0xFF);
    *(dest_ptr + 1) =   (UCHAR)((value >> 8) & 0xFF);
 8005858:	0a0a      	lsrs	r2, r1, #8
    *(dest_ptr) =       (UCHAR)(value & 0xFF);
 800585a:	7001      	strb	r1, [r0, #0]
    *(dest_ptr + 2) =   (UCHAR)((value >> 16) & 0xFF);
 800585c:	0c0b      	lsrs	r3, r1, #16
    *(dest_ptr + 3) =   (UCHAR)((value >> 24) & 0xFF);
 800585e:	0e09      	lsrs	r1, r1, #24
    *(dest_ptr + 1) =   (UCHAR)((value >> 8) & 0xFF);
 8005860:	7042      	strb	r2, [r0, #1]
    *(dest_ptr + 2) =   (UCHAR)((value >> 16) & 0xFF);
 8005862:	7083      	strb	r3, [r0, #2]
    *(dest_ptr + 3) =   (UCHAR)((value >> 24) & 0xFF);
 8005864:	70c1      	strb	r1, [r0, #3]
}
 8005866:	4770      	bx	lr

08005868 <_fx_utility_FAT_entry_read>:
/*                                                                        */
/*  05-19-2020     William E. Lamie         Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _fx_utility_FAT_entry_read(FX_MEDIA *media_ptr, ULONG cluster, ULONG *entry_ptr)
{
 8005868:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}

    /* Extended port-specific processing macro, which is by default defined to white space.  */
    FX_UTILITY_FAT_ENTRY_READ_EXTENSION

    /* Calculate the area of the cache for this FAT entry.  */
    index =  (cluster & FX_FAT_CACHE_HASH_MASK) * FX_FAT_CACHE_DEPTH;
 800586c:	f001 0403 	and.w	r4, r1, #3
    media_ptr -> fx_media_fat_entry_reads++;
 8005870:	f8d0 6178 	ldr.w	r6, [r0, #376]	; 0x178
    media_ptr -> fx_media_fat_entry_cache_read_hits++;
 8005874:	f8d0 3180 	ldr.w	r3, [r0, #384]	; 0x180
{
 8005878:	b089      	sub	sp, #36	; 0x24
    index =  (cluster & FX_FAT_CACHE_HASH_MASK) * FX_FAT_CACHE_DEPTH;
 800587a:	00a7      	lsls	r7, r4, #2
    media_ptr -> fx_media_fat_entry_reads++;
 800587c:	3601      	adds	r6, #1
    media_ptr -> fx_media_fat_entry_cache_read_hits++;
 800587e:	3301      	adds	r3, #1
    /* Build a pointer to the cache entry.  */
    cache_entry_ptr =  &media_ptr -> fx_media_fat_cache[index];

    /* Determine if the FAT entry is in the cache - assuming the depth of the FAT cache is
       4 entries.  */
    if ((cache_entry_ptr -> fx_fat_cache_entry_cluster) == cluster)
 8005880:	eb07 04c4 	add.w	r4, r7, r4, lsl #3
    media_ptr -> fx_media_fat_entry_reads++;
 8005884:	f8c0 6178 	str.w	r6, [r0, #376]	; 0x178
    media_ptr -> fx_media_fat_entry_cache_read_hits++;
 8005888:	f8c0 3180 	str.w	r3, [r0, #384]	; 0x180
    if ((cache_entry_ptr -> fx_fat_cache_entry_cluster) == cluster)
 800588c:	00a4      	lsls	r4, r4, #2
 800588e:	eb00 0c04 	add.w	ip, r0, r4
 8005892:	f8dc 6758 	ldr.w	r6, [ip, #1880]	; 0x758
 8005896:	428e      	cmp	r6, r1
 8005898:	d05f      	beq.n	800595a <_fx_utility_FAT_entry_read+0xf2>
    cache_entry_ptr =  &media_ptr -> fx_media_fat_cache[index];
 800589a:	f504 64eb 	add.w	r4, r4, #1880	; 0x758
 800589e:	4605      	mov	r5, r0
 80058a0:	f50c 6eeb 	add.w	lr, ip, #1880	; 0x758
 80058a4:	4404      	add	r4, r0
        /* Don't move anything since we found the entry.  */

        /* Return a successful status.  */
        return(FX_SUCCESS);
    }
    else if (((cache_entry_ptr + 1) -> fx_fat_cache_entry_cluster) == cluster)
 80058a6:	68e6      	ldr	r6, [r4, #12]
 80058a8:	428e      	cmp	r6, r1
 80058aa:	d041      	beq.n	8005930 <_fx_utility_FAT_entry_read+0xc8>
        *(cache_entry_ptr + 1) =  temp_cache_entry;

        /* Return a successful status.  */
        return(FX_SUCCESS);
    }
    else if (((cache_entry_ptr + 2) -> fx_fat_cache_entry_cluster) == cluster)
 80058ac:	69a6      	ldr	r6, [r4, #24]
 80058ae:	428e      	cmp	r6, r1
 80058b0:	d063      	beq.n	800597a <_fx_utility_FAT_entry_read+0x112>
        *(cache_entry_ptr + 1) =  temp_cache_entry;

        /* Return a successful status.  */
        return(FX_SUCCESS);
    }
    else if (((cache_entry_ptr + 3) -> fx_fat_cache_entry_cluster) == cluster)
 80058b2:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80058b4:	428e      	cmp	r6, r1
 80058b6:	d07b      	beq.n	80059b0 <_fx_utility_FAT_entry_read+0x148>
 80058b8:	4690      	mov	r8, r2
        return(FX_SUCCESS);
    }

    /* Determine if the oldest entry was modified, i.e. whether or not it is
       dirty.  */
    if (media_ptr -> fx_media_fat_cache[index + 3].fx_fat_cache_entry_dirty)
 80058ba:	1cfa      	adds	r2, r7, #3
 80058bc:	460e      	mov	r6, r1
 80058be:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 80058c2:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 80058c6:	f8d2 2760 	ldr.w	r2, [r2, #1888]	; 0x760
 80058ca:	2a00      	cmp	r2, #0
 80058cc:	d14d      	bne.n	800596a <_fx_utility_FAT_entry_read+0x102>

    /* Decrement the number of cache hits.  */
    media_ptr -> fx_media_fat_entry_cache_read_hits--;

    /* Increment the number of cache misses.  */
    media_ptr -> fx_media_fat_entry_cache_read_misses++;
 80058ce:	f8d5 1184 	ldr.w	r1, [r5, #388]	; 0x184
    media_ptr -> fx_media_fat_entry_cache_read_hits--;
 80058d2:	1e5a      	subs	r2, r3, #1
#endif

    /* Determine which type of FAT is present.  */
    if (media_ptr -> fx_media_12_bit_FAT)
 80058d4:	6e2b      	ldr	r3, [r5, #96]	; 0x60
    media_ptr -> fx_media_fat_entry_cache_read_misses++;
 80058d6:	3101      	adds	r1, #1
    media_ptr -> fx_media_fat_entry_cache_read_hits--;
 80058d8:	f8c5 2180 	str.w	r2, [r5, #384]	; 0x180
 80058dc:	f8d5 9028 	ldr.w	r9, [r5, #40]	; 0x28
    media_ptr -> fx_media_fat_entry_cache_read_misses++;
 80058e0:	f8c5 1184 	str.w	r1, [r5, #388]	; 0x184
 80058e4:	6c6a      	ldr	r2, [r5, #68]	; 0x44
 80058e6:	68a8      	ldr	r0, [r5, #8]
    if (media_ptr -> fx_media_12_bit_FAT)
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	f040 809d 	bne.w	8005a28 <_fx_utility_FAT_entry_read+0x1c0>

    /* Check for a 16-bit FAT.  */
#ifdef FX_ENABLE_EXFAT
    else if (FX_FAT16  == media_ptr -> fx_media_FAT_type)
#else
    else if (!media_ptr -> fx_media_32_bit_FAT)
 80058ee:	6e69      	ldr	r1, [r5, #100]	; 0x64
 80058f0:	2900      	cmp	r1, #0
 80058f2:	d17e      	bne.n	80059f2 <_fx_utility_FAT_entry_read+0x18a>
    {

        /* 16-bit FAT is present.  */

        /* Calculate the byte offset to the cluster entry.  */
        byte_offset =  (((ULONG)cluster) * 2);
 80058f4:	ea4f 0a46 	mov.w	sl, r6, lsl #1
        /* Calculate the FAT sector the requested FAT entry resides in.  */
        FAT_sector =  (byte_offset / media_ptr -> fx_media_bytes_per_sector) +
            (ULONG)media_ptr -> fx_media_reserved_sectors;

        /* Read the FAT sector.  */
        status =  _fx_utility_logical_sector_read(media_ptr, (ULONG64) FAT_sector,
 80058f8:	460b      	mov	r3, r1
 80058fa:	9000      	str	r0, [sp, #0]
 80058fc:	2101      	movs	r1, #1
 80058fe:	2002      	movs	r0, #2
 8005900:	9101      	str	r1, [sp, #4]
 8005902:	9002      	str	r0, [sp, #8]
 8005904:	4628      	mov	r0, r5
        FAT_sector =  (byte_offset / media_ptr -> fx_media_bytes_per_sector) +
 8005906:	fbba f9f9 	udiv	r9, sl, r9
 800590a:	4491      	add	r9, r2
        status =  _fx_utility_logical_sector_read(media_ptr, (ULONG64) FAT_sector,
 800590c:	464a      	mov	r2, r9
 800590e:	f000 fdab 	bl	8006468 <_fx_utility_logical_sector_read>
                                                  media_ptr -> fx_media_memory_buffer, ((ULONG) 1), FX_FAT_SECTOR);

        /* Determine if an error occurred.  */
        if (status != FX_SUCCESS)
 8005912:	4603      	mov	r3, r0
 8005914:	b9e8      	cbnz	r0, 8005952 <_fx_utility_FAT_entry_read+0xea>
            return(status);
        }

        /* Now calculate the byte offset into this FAT sector.  */
        byte_offset =  byte_offset -
            ((FAT_sector - (ULONG)media_ptr -> fx_media_reserved_sectors) *
 8005916:	6c6a      	ldr	r2, [r5, #68]	; 0x44
 8005918:	6aab      	ldr	r3, [r5, #40]	; 0x28
 800591a:	eba9 0902 	sub.w	r9, r9, r2
             media_ptr -> fx_media_bytes_per_sector);

        /* Setup a pointer into the buffer.  */
        FAT_ptr =  (UCHAR *)media_ptr -> fx_media_memory_buffer + (UINT)byte_offset;
 800591e:	68a8      	ldr	r0, [r5, #8]
        byte_offset =  byte_offset -
 8005920:	fb03 aa19 	mls	sl, r3, r9, sl

        /* Pickup the FAT entry.  */
        entry =  _fx_utility_16_unsigned_read(FAT_ptr);
 8005924:	4450      	add	r0, sl
 8005926:	f7fe ffcd 	bl	80048c4 <_fx_utility_16_unsigned_read>

        *entry_ptr =  entry;
 800592a:	f8c8 0000 	str.w	r0, [r8]
 800592e:	e0b2      	b.n	8005a96 <_fx_utility_FAT_entry_read+0x22e>
        *entry_ptr =  (cache_entry_ptr + 1) -> fx_fat_cache_entry_value;
 8005930:	6921      	ldr	r1, [r4, #16]
        temp_cache_entry =        *(cache_entry_ptr);
 8005932:	ad05      	add	r5, sp, #20
        *(cache_entry_ptr) =      *(cache_entry_ptr + 1);
 8005934:	340c      	adds	r4, #12
        return(FX_SUCCESS);
 8005936:	2300      	movs	r3, #0
        *entry_ptr =  (cache_entry_ptr + 1) -> fx_fat_cache_entry_value;
 8005938:	6011      	str	r1, [r2, #0]
        temp_cache_entry =        *(cache_entry_ptr);
 800593a:	e89e 0007 	ldmia.w	lr, {r0, r1, r2}
 800593e:	e885 0007 	stmia.w	r5, {r0, r1, r2}
        *(cache_entry_ptr) =      *(cache_entry_ptr + 1);
 8005942:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8005946:	e88e 0007 	stmia.w	lr, {r0, r1, r2}
        *(cache_entry_ptr + 1) =  temp_cache_entry;
 800594a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800594e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    cache_entry_ptr -> fx_fat_cache_entry_cluster =  cluster;
    cache_entry_ptr -> fx_fat_cache_entry_value   =  *entry_ptr;

    /* Return success to the caller.  */
    return(FX_SUCCESS);
}
 8005952:	4618      	mov	r0, r3
 8005954:	b009      	add	sp, #36	; 0x24
 8005956:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        return(FX_SUCCESS);
 800595a:	2300      	movs	r3, #0
        *entry_ptr =  cache_entry_ptr -> fx_fat_cache_entry_value;
 800595c:	f8dc 175c 	ldr.w	r1, [ip, #1884]	; 0x75c
}
 8005960:	4618      	mov	r0, r3
        *entry_ptr =  cache_entry_ptr -> fx_fat_cache_entry_value;
 8005962:	6011      	str	r1, [r2, #0]
}
 8005964:	b009      	add	sp, #36	; 0x24
 8005966:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        status = _fx_utility_FAT_flush(media_ptr);
 800596a:	f000 f8dd 	bl	8005b28 <_fx_utility_FAT_flush>
        if (status != FX_SUCCESS)
 800596e:	4603      	mov	r3, r0
 8005970:	2800      	cmp	r0, #0
 8005972:	d1ee      	bne.n	8005952 <_fx_utility_FAT_entry_read+0xea>
 8005974:	f8d5 3180 	ldr.w	r3, [r5, #384]	; 0x180
 8005978:	e7a9      	b.n	80058ce <_fx_utility_FAT_entry_read+0x66>
        *entry_ptr =  (cache_entry_ptr + 2) -> fx_fat_cache_entry_value;
 800597a:	69e3      	ldr	r3, [r4, #28]
        *(cache_entry_ptr) =      *(cache_entry_ptr + 2);
 800597c:	f104 0718 	add.w	r7, r4, #24
        temp_cache_entry =        *(cache_entry_ptr);
 8005980:	ad05      	add	r5, sp, #20
        *(cache_entry_ptr + 2) =  *(cache_entry_ptr + 1);
 8005982:	340c      	adds	r4, #12
        *entry_ptr =  (cache_entry_ptr + 2) -> fx_fat_cache_entry_value;
 8005984:	6013      	str	r3, [r2, #0]
        return(FX_SUCCESS);
 8005986:	2300      	movs	r3, #0
        temp_cache_entry =        *(cache_entry_ptr);
 8005988:	e89e 0007 	ldmia.w	lr, {r0, r1, r2}
 800598c:	e885 0007 	stmia.w	r5, {r0, r1, r2}
        *(cache_entry_ptr) =      *(cache_entry_ptr + 2);
 8005990:	e897 0007 	ldmia.w	r7, {r0, r1, r2}
 8005994:	e88e 0007 	stmia.w	lr, {r0, r1, r2}
        *(cache_entry_ptr + 2) =  *(cache_entry_ptr + 1);
 8005998:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 800599c:	e887 0007 	stmia.w	r7, {r0, r1, r2}
        *(cache_entry_ptr + 1) =  temp_cache_entry;
 80059a0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80059a4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 80059a8:	4618      	mov	r0, r3
 80059aa:	b009      	add	sp, #36	; 0x24
 80059ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        *entry_ptr =  (cache_entry_ptr + 3) -> fx_fat_cache_entry_value;
 80059b0:	6aa1      	ldr	r1, [r4, #40]	; 0x28
        temp_cache_entry =        *(cache_entry_ptr);
 80059b2:	ab05      	add	r3, sp, #20
        *(cache_entry_ptr) =      *(cache_entry_ptr + 3);
 80059b4:	f104 0724 	add.w	r7, r4, #36	; 0x24
        *(cache_entry_ptr + 3) =  *(cache_entry_ptr + 2);
 80059b8:	f104 0518 	add.w	r5, r4, #24
        *entry_ptr =  (cache_entry_ptr + 3) -> fx_fat_cache_entry_value;
 80059bc:	6011      	str	r1, [r2, #0]
        *(cache_entry_ptr + 2) =  *(cache_entry_ptr + 1);
 80059be:	340c      	adds	r4, #12
        temp_cache_entry =        *(cache_entry_ptr);
 80059c0:	e89e 0007 	ldmia.w	lr, {r0, r1, r2}
 80059c4:	e883 0007 	stmia.w	r3, {r0, r1, r2}
        *(cache_entry_ptr) =      *(cache_entry_ptr + 3);
 80059c8:	e897 0007 	ldmia.w	r7, {r0, r1, r2}
 80059cc:	e88e 0007 	stmia.w	lr, {r0, r1, r2}
        *(cache_entry_ptr + 3) =  *(cache_entry_ptr + 2);
 80059d0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80059d4:	e887 0007 	stmia.w	r7, {r0, r1, r2}
        *(cache_entry_ptr + 2) =  *(cache_entry_ptr + 1);
 80059d8:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80059dc:	e885 0007 	stmia.w	r5, {r0, r1, r2}
        *(cache_entry_ptr + 1) =  temp_cache_entry;
 80059e0:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
        return(FX_SUCCESS);
 80059e4:	2300      	movs	r3, #0
        *(cache_entry_ptr + 1) =  temp_cache_entry;
 80059e6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 80059ea:	4618      	mov	r0, r3
 80059ec:	b009      	add	sp, #36	; 0x24
 80059ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        byte_offset =  (((ULONG)cluster) * 4);
 80059f2:	ea4f 0a86 	mov.w	sl, r6, lsl #2
        status =  _fx_utility_logical_sector_read(media_ptr, (ULONG64) FAT_sector,
 80059f6:	f04f 0c02 	mov.w	ip, #2
 80059fa:	2101      	movs	r1, #1
        FAT_sector =  (byte_offset / media_ptr -> fx_media_bytes_per_sector) +
 80059fc:	fbba fbf9 	udiv	fp, sl, r9
        status =  _fx_utility_logical_sector_read(media_ptr, (ULONG64) FAT_sector,
 8005a00:	e88d 1003 	stmia.w	sp, {r0, r1, ip}
 8005a04:	445a      	add	r2, fp
 8005a06:	4628      	mov	r0, r5
 8005a08:	f000 fd2e 	bl	8006468 <_fx_utility_logical_sector_read>
        if (status != FX_SUCCESS)
 8005a0c:	4603      	mov	r3, r0
 8005a0e:	2800      	cmp	r0, #0
 8005a10:	d19f      	bne.n	8005952 <_fx_utility_FAT_entry_read+0xea>
        FAT_ptr =  (UCHAR *)media_ptr -> fx_media_memory_buffer + (ULONG)byte_offset;
 8005a12:	68a8      	ldr	r0, [r5, #8]
        byte_offset = (byte_offset % media_ptr -> fx_media_bytes_per_sector);
 8005a14:	fb09 a91b 	mls	r9, r9, fp, sl
        entry32 =  _fx_utility_32_unsigned_read(FAT_ptr);
 8005a18:	4448      	add	r0, r9
 8005a1a:	f7ff ff11 	bl	8005840 <_fx_utility_32_unsigned_read>
            entry32 = entry32 & 0x0FFFFFFF;
 8005a1e:	f020 4070 	bic.w	r0, r0, #4026531840	; 0xf0000000
        *entry_ptr =  entry32;
 8005a22:	f8c8 0000 	str.w	r0, [r8]
 8005a26:	e036      	b.n	8005a96 <_fx_utility_FAT_entry_read+0x22e>
        status =  _fx_utility_logical_sector_read(media_ptr, (ULONG64) FAT_sector,
 8005a28:	f04f 0b01 	mov.w	fp, #1
        byte_offset =  (((ULONG)cluster << 1) + cluster) >> 1;
 8005a2c:	eb06 0a46 	add.w	sl, r6, r6, lsl #1
        status =  _fx_utility_logical_sector_read(media_ptr, (ULONG64) FAT_sector,
 8005a30:	2302      	movs	r3, #2
 8005a32:	9000      	str	r0, [sp, #0]
        byte_offset =  (((ULONG)cluster << 1) + cluster) >> 1;
 8005a34:	fa2a fa0b 	lsr.w	sl, sl, fp
        status =  _fx_utility_logical_sector_read(media_ptr, (ULONG64) FAT_sector,
 8005a38:	f8cd b004 	str.w	fp, [sp, #4]
 8005a3c:	9302      	str	r3, [sp, #8]
 8005a3e:	4628      	mov	r0, r5
 8005a40:	2300      	movs	r3, #0
        FAT_sector =  (byte_offset / media_ptr -> fx_media_bytes_per_sector) +
 8005a42:	fbba f9f9 	udiv	r9, sl, r9
 8005a46:	4491      	add	r9, r2
        status =  _fx_utility_logical_sector_read(media_ptr, (ULONG64) FAT_sector,
 8005a48:	464a      	mov	r2, r9
 8005a4a:	f000 fd0d 	bl	8006468 <_fx_utility_logical_sector_read>
        if (status != FX_SUCCESS)
 8005a4e:	4603      	mov	r3, r0
 8005a50:	2800      	cmp	r0, #0
 8005a52:	f47f af7e 	bne.w	8005952 <_fx_utility_FAT_entry_read+0xea>
            ((FAT_sector - (ULONG)media_ptr -> fx_media_reserved_sectors) *
 8005a56:	6c6a      	ldr	r2, [r5, #68]	; 0x44
             media_ptr -> fx_media_bytes_per_sector);
 8005a58:	6aa9      	ldr	r1, [r5, #40]	; 0x28
            ((FAT_sector - (ULONG)media_ptr -> fx_media_reserved_sectors) *
 8005a5a:	eba9 0202 	sub.w	r2, r9, r2
        FAT_ptr =  (UCHAR *)media_ptr -> fx_media_memory_buffer + (UINT)byte_offset;
 8005a5e:	68a8      	ldr	r0, [r5, #8]
 8005a60:	f101 3cff 	add.w	ip, r1, #4294967295
        byte_offset =  byte_offset -
 8005a64:	fb01 a212 	mls	r2, r1, r2, sl
        FAT_ptr =  (UCHAR *)media_ptr -> fx_media_memory_buffer + (UINT)byte_offset;
 8005a68:	eb00 0e02 	add.w	lr, r0, r2
 8005a6c:	f810 a002 	ldrb.w	sl, [r0, r2]
 8005a70:	eb0e 010b 	add.w	r1, lr, fp
        if (cluster & 1)
 8005a74:	ea16 0e0b 	ands.w	lr, r6, fp
 8005a78:	d02c      	beq.n	8005ad4 <_fx_utility_FAT_entry_read+0x26c>
            if (byte_offset == (ULONG)(media_ptr -> fx_media_bytes_per_sector - 1))
 8005a7a:	4562      	cmp	r2, ip
            entry =  (((UINT)*FAT_ptr) & 0xF0) >> 4;
 8005a7c:	ea4f 1a1a 	mov.w	sl, sl, lsr #4
            if (byte_offset == (ULONG)(media_ptr -> fx_media_bytes_per_sector - 1))
 8005a80:	d031      	beq.n	8005ae6 <_fx_utility_FAT_entry_read+0x27e>
            entry =  entry | (((UINT)*FAT_ptr) << 4);
 8005a82:	780b      	ldrb	r3, [r1, #0]
 8005a84:	ea4a 1303 	orr.w	r3, sl, r3, lsl #4
        if (entry >= FX_MAX_12BIT_CLUST)
 8005a88:	f5b3 6f7f 	cmp.w	r3, #4080	; 0xff0
            entry =  entry | FX_SIGN_EXTEND;
 8005a8c:	bf28      	it	cs
 8005a8e:	f443 4370 	orrcs.w	r3, r3, #61440	; 0xf000
        *entry_ptr =  entry;
 8005a92:	f8c8 3000 	str.w	r3, [r8]
    *(cache_entry_ptr + 3) =  *(cache_entry_ptr + 2);
 8005a96:	f104 0c18 	add.w	ip, r4, #24
    *(cache_entry_ptr + 1) =  *(cache_entry_ptr);
 8005a9a:	eb07 0747 	add.w	r7, r7, r7, lsl #1
    *(cache_entry_ptr + 3) =  *(cache_entry_ptr + 2);
 8005a9e:	f104 0e24 	add.w	lr, r4, #36	; 0x24
    *(cache_entry_ptr + 2) =  *(cache_entry_ptr + 1);
 8005aa2:	340c      	adds	r4, #12
    *(cache_entry_ptr + 1) =  *(cache_entry_ptr);
 8005aa4:	eb05 0587 	add.w	r5, r5, r7, lsl #2
    return(FX_SUCCESS);
 8005aa8:	2300      	movs	r3, #0
    *(cache_entry_ptr + 3) =  *(cache_entry_ptr + 2);
 8005aaa:	e89c 0007 	ldmia.w	ip, {r0, r1, r2}
    *(cache_entry_ptr + 1) =  *(cache_entry_ptr);
 8005aae:	f505 67eb 	add.w	r7, r5, #1880	; 0x758
    *(cache_entry_ptr + 3) =  *(cache_entry_ptr + 2);
 8005ab2:	e88e 0007 	stmia.w	lr, {r0, r1, r2}
    *(cache_entry_ptr + 2) =  *(cache_entry_ptr + 1);
 8005ab6:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8005aba:	e88c 0007 	stmia.w	ip, {r0, r1, r2}
    *(cache_entry_ptr + 1) =  *(cache_entry_ptr);
 8005abe:	e897 0007 	ldmia.w	r7, {r0, r1, r2}
 8005ac2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    cache_entry_ptr -> fx_fat_cache_entry_cluster =  cluster;
 8005ac6:	f8c5 6758 	str.w	r6, [r5, #1880]	; 0x758
    cache_entry_ptr -> fx_fat_cache_entry_value   =  *entry_ptr;
 8005aca:	f8d8 2000 	ldr.w	r2, [r8]
 8005ace:	f8c5 275c 	str.w	r2, [r5, #1884]	; 0x75c
    return(FX_SUCCESS);
 8005ad2:	e73e      	b.n	8005952 <_fx_utility_FAT_entry_read+0xea>
            if (byte_offset == (ULONG)(media_ptr -> fx_media_bytes_per_sector - 1))
 8005ad4:	4562      	cmp	r2, ip
 8005ad6:	d015      	beq.n	8005b04 <_fx_utility_FAT_entry_read+0x29c>
            entry =  entry | ((((UINT)*FAT_ptr) & 0x0F) << 8);
 8005ad8:	780b      	ldrb	r3, [r1, #0]
 8005ada:	021b      	lsls	r3, r3, #8
 8005adc:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8005ae0:	ea43 030a 	orr.w	r3, r3, sl
 8005ae4:	e7d0      	b.n	8005a88 <_fx_utility_FAT_entry_read+0x220>
                status =  _fx_utility_logical_sector_read(media_ptr, (ULONG64) FAT_sector,
 8005ae6:	2202      	movs	r2, #2
 8005ae8:	e9cd 0b00 	strd	r0, fp, [sp]
 8005aec:	9202      	str	r2, [sp, #8]
 8005aee:	4628      	mov	r0, r5
 8005af0:	eb09 020b 	add.w	r2, r9, fp
 8005af4:	f000 fcb8 	bl	8006468 <_fx_utility_logical_sector_read>
                if (status != FX_SUCCESS)
 8005af8:	4603      	mov	r3, r0
 8005afa:	2800      	cmp	r0, #0
 8005afc:	f47f af29 	bne.w	8005952 <_fx_utility_FAT_entry_read+0xea>
                FAT_ptr =  (UCHAR *)media_ptr -> fx_media_memory_buffer;
 8005b00:	68a9      	ldr	r1, [r5, #8]
 8005b02:	e7be      	b.n	8005a82 <_fx_utility_FAT_entry_read+0x21a>
                status =  _fx_utility_logical_sector_read(media_ptr, (ULONG64) FAT_sector,
 8005b04:	2302      	movs	r3, #2
 8005b06:	9000      	str	r0, [sp, #0]
 8005b08:	f109 0201 	add.w	r2, r9, #1
 8005b0c:	f8cd b004 	str.w	fp, [sp, #4]
 8005b10:	9302      	str	r3, [sp, #8]
 8005b12:	4628      	mov	r0, r5
 8005b14:	4673      	mov	r3, lr
 8005b16:	f000 fca7 	bl	8006468 <_fx_utility_logical_sector_read>
                if (status != FX_SUCCESS)
 8005b1a:	4603      	mov	r3, r0
 8005b1c:	2800      	cmp	r0, #0
 8005b1e:	f47f af18 	bne.w	8005952 <_fx_utility_FAT_entry_read+0xea>
                FAT_ptr =  (UCHAR *)media_ptr -> fx_media_memory_buffer;
 8005b22:	68a9      	ldr	r1, [r5, #8]
 8005b24:	e7d8      	b.n	8005ad8 <_fx_utility_FAT_entry_read+0x270>
 8005b26:	bf00      	nop

08005b28 <_fx_utility_FAT_flush>:
INT    multi_sector_entry;
ULONG  sector;

#ifndef FX_MEDIA_STATISTICS_DISABLE
    /* Increment the number of cache flush requests.  */
    media_ptr -> fx_media_fat_cache_flushes++;
 8005b28:	f8d0 3190 	ldr.w	r3, [r0, #400]	; 0x190
{
 8005b2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    media_ptr -> fx_media_fat_cache_flushes++;
 8005b30:	3301      	adds	r3, #1
{
 8005b32:	b085      	sub	sp, #20
 8005b34:	4604      	mov	r4, r0
#endif

    /* Loop through the media's FAT cache and flush out dirty entries.  */
    for (index = 0; index < FX_MAX_FAT_CACHE; index++)
 8005b36:	2700      	movs	r7, #0
 8005b38:	4606      	mov	r6, r0
    media_ptr -> fx_media_fat_cache_flushes++;
 8005b3a:	f8c0 3190 	str.w	r3, [r0, #400]	; 0x190
    {

        /* Determine if the entry is dirty.  */
        if ((media_ptr -> fx_media_fat_cache[index].fx_fat_cache_entry_dirty) == 0)
 8005b3e:	f8d6 3760 	ldr.w	r3, [r6, #1888]	; 0x760
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d064      	beq.n	8005c10 <_fx_utility_FAT_flush+0xe8>

        /* Determine which type of FAT is present.  */
#ifdef FX_ENABLE_EXFAT
        if (media_ptr -> fx_media_FAT_type == FX_FAT12)
#else
        if (media_ptr -> fx_media_12_bit_FAT)
 8005b46:	6e23      	ldr	r3, [r4, #96]	; 0x60
        cluster =       media_ptr -> fx_media_fat_cache[index].fx_fat_cache_entry_cluster;
 8005b48:	f8d6 2758 	ldr.w	r2, [r6, #1880]	; 0x758
 8005b4c:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8005b50:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8005b52:	68a0      	ldr	r0, [r4, #8]
        if (media_ptr -> fx_media_12_bit_FAT)
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d163      	bne.n	8005c20 <_fx_utility_FAT_flush+0xf8>
            }
        }
#ifdef FX_ENABLE_EXFAT
        else if (media_ptr -> fx_media_FAT_type == FX_FAT16)
#else
        else if (!media_ptr -> fx_media_32_bit_FAT)
 8005b58:	f8d4 e064 	ldr.w	lr, [r4, #100]	; 0x64
 8005b5c:	f1be 0f00 	cmp.w	lr, #0
 8005b60:	f040 8124 	bne.w	8005dac <_fx_utility_FAT_flush+0x284>
        {

            /* 16-bit FAT is present.  */

            /* Calculate the byte offset to the cluster entry.  */
            byte_offset =  (((ULONG)cluster) << 1);
 8005b64:	0055      	lsls	r5, r2, #1
            /* Calculate the FAT sector the requested FAT entry resides in.  */
            FAT_sector =  (byte_offset / media_ptr -> fx_media_bytes_per_sector) +
                (ULONG)media_ptr -> fx_media_reserved_sectors;

            /* Read the FAT sector.  */
            status =  _fx_utility_logical_sector_read(media_ptr, (ULONG64) FAT_sector,
 8005b66:	9000      	str	r0, [sp, #0]
 8005b68:	2201      	movs	r2, #1
 8005b6a:	2002      	movs	r0, #2
 8005b6c:	4673      	mov	r3, lr
 8005b6e:	9002      	str	r0, [sp, #8]
 8005b70:	4620      	mov	r0, r4
 8005b72:	9201      	str	r2, [sp, #4]
            FAT_sector =  (byte_offset / media_ptr -> fx_media_bytes_per_sector) +
 8005b74:	fbb5 f5fc 	udiv	r5, r5, ip
 8005b78:	440d      	add	r5, r1
            status =  _fx_utility_logical_sector_read(media_ptr, (ULONG64) FAT_sector,
 8005b7a:	462a      	mov	r2, r5
 8005b7c:	f000 fc74 	bl	8006468 <_fx_utility_logical_sector_read>
                                                      media_ptr -> fx_media_memory_buffer, ((ULONG) 1), FX_FAT_SECTOR);

            /* Determine if an error occurred.  */
            if (status != FX_SUCCESS)
 8005b80:	2800      	cmp	r0, #0
 8005b82:	d14a      	bne.n	8005c1a <_fx_utility_FAT_flush+0xf2>
 8005b84:	68a0      	ldr	r0, [r4, #8]
 8005b86:	46b0      	mov	r8, r6
 8005b88:	46b9      	mov	r9, r7
               within the same FAT sector being written out.  */
            for (i = index; i < FX_MAX_FAT_CACHE; i++)
            {

                /* Determine if the entry is dirty.  */
                if (media_ptr -> fx_media_fat_cache[i].fx_fat_cache_entry_dirty == 0)
 8005b8a:	f8d8 3760 	ldr.w	r3, [r8, #1888]	; 0x760
            for (i = index; i < FX_MAX_FAT_CACHE; i++)
 8005b8e:	f109 0901 	add.w	r9, r9, #1
                if (media_ptr -> fx_media_fat_cache[i].fx_fat_cache_entry_dirty == 0)
 8005b92:	b1b3      	cbz	r3, 8005bc2 <_fx_utility_FAT_flush+0x9a>

                /* Isolate the cluster.  */
                cluster = (media_ptr -> fx_media_fat_cache[i].fx_fat_cache_entry_cluster);

                /* Calculate the byte offset to the cluster entry.  */
                byte_offset =  (((ULONG)cluster) * 2);
 8005b94:	f8d8 3758 	ldr.w	r3, [r8, #1880]	; 0x758

                /* Pickup the sector.  */
                sector =  (byte_offset / media_ptr -> fx_media_bytes_per_sector) +
 8005b98:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
                byte_offset =  (((ULONG)cluster) * 2);
 8005b9c:	005b      	lsls	r3, r3, #1
                    (ULONG)media_ptr -> fx_media_reserved_sectors;
 8005b9e:	6c61      	ldr	r1, [r4, #68]	; 0x44
                sector =  (byte_offset / media_ptr -> fx_media_bytes_per_sector) +
 8005ba0:	fbb3 f2fc 	udiv	r2, r3, ip
 8005ba4:	440a      	add	r2, r1

                /* Is it the current FAT sector?  */
                if (sector != FAT_sector)
 8005ba6:	4295      	cmp	r5, r2
 8005ba8:	d10b      	bne.n	8005bc2 <_fx_utility_FAT_flush+0x9a>
                    continue;
                }

                /* Now calculate the byte offset into this FAT sector.  */
                byte_offset =  byte_offset -
                    ((FAT_sector - (ULONG)media_ptr -> fx_media_reserved_sectors) *
 8005baa:	1a6a      	subs	r2, r5, r1

                /* Pickup new value for this FAT entry.  */
                next_cluster =  media_ptr -> fx_media_fat_cache[i].fx_fat_cache_entry_value;

                /* Store the FAT entry.  */
                _fx_utility_16_unsigned_write(FAT_ptr, (UINT)next_cluster);
 8005bac:	f8d8 175c 	ldr.w	r1, [r8, #1884]	; 0x75c
                byte_offset =  byte_offset -
 8005bb0:	fb0c 3312 	mls	r3, ip, r2, r3
                _fx_utility_16_unsigned_write(FAT_ptr, (UINT)next_cluster);
 8005bb4:	4418      	add	r0, r3
 8005bb6:	f7ff fe3f 	bl	8005838 <_fx_utility_16_unsigned_write>

                /* Clear the dirty flag.  */
                media_ptr -> fx_media_fat_cache[i].fx_fat_cache_entry_dirty = 0;
 8005bba:	2300      	movs	r3, #0
 8005bbc:	68a0      	ldr	r0, [r4, #8]
 8005bbe:	f8c8 3760 	str.w	r3, [r8, #1888]	; 0x760
            for (i = index; i < FX_MAX_FAT_CACHE; i++)
 8005bc2:	f1b9 0f10 	cmp.w	r9, #16
 8005bc6:	f108 080c 	add.w	r8, r8, #12
 8005bca:	d1de      	bne.n	8005b8a <_fx_utility_FAT_flush+0x62>
                /* Clear the dirty flag.  */
                media_ptr -> fx_media_fat_cache[i].fx_fat_cache_entry_dirty = 0;
            }

            /* Write the last written FAT sector out.  */
            status =  _fx_utility_logical_sector_write(media_ptr, (ULONG64) FAT_sector,
 8005bcc:	2302      	movs	r3, #2
 8005bce:	2101      	movs	r1, #1
 8005bd0:	9000      	str	r0, [sp, #0]
 8005bd2:	462a      	mov	r2, r5
 8005bd4:	9302      	str	r3, [sp, #8]
 8005bd6:	4620      	mov	r0, r4
 8005bd8:	2300      	movs	r3, #0
 8005bda:	9101      	str	r1, [sp, #4]
 8005bdc:	f000 fdf2 	bl	80067c4 <_fx_utility_logical_sector_write>
                                                       media_ptr -> fx_media_memory_buffer, ((ULONG) 1), FX_FAT_SECTOR);

            /* Determine if an error occurred.  */
            if (status != FX_SUCCESS)
 8005be0:	b9d8      	cbnz	r0, 8005c1a <_fx_utility_FAT_flush+0xf2>
            {
#endif /* FX_ENABLE_EXFAT */

                /* Mark the FAT sector update bit map to indicate this sector has been
                   written.  */
                if (media_ptr -> fx_media_sectors_per_FAT % (FX_FAT_MAP_SIZE << 3) == 0)
 8005be2:	6da2      	ldr	r2, [r4, #88]	; 0x58
 8005be4:	f3c2 0309 	ubfx	r3, r2, #0, #10
 8005be8:	f3c2 2287 	ubfx	r2, r2, #10, #8
 8005bec:	b10b      	cbz	r3, 8005bf2 <_fx_utility_FAT_flush+0xca>
                {
                    sectors_per_bit =  (UCHAR)(media_ptr -> fx_media_sectors_per_FAT / (FX_FAT_MAP_SIZE << 3));
                }
                else
                {
                    sectors_per_bit =  (UCHAR)((media_ptr -> fx_media_sectors_per_FAT / (FX_FAT_MAP_SIZE << 3)) + 1);
 8005bee:	3201      	adds	r2, #1
 8005bf0:	b2d2      	uxtb	r2, r2
                }
                ind = ((FAT_sector - media_ptr -> fx_media_reserved_sectors) / sectors_per_bit) >> 3;
 8005bf2:	6c61      	ldr	r1, [r4, #68]	; 0x44
                media_ptr -> fx_media_fat_secondary_update_map[ind] = 
                    (UCHAR)((INT)media_ptr -> fx_media_fat_secondary_update_map[ind]
                    | (1 << ((FAT_sector - media_ptr -> fx_media_reserved_sectors) / sectors_per_bit) & 7));
 8005bf4:	2301      	movs	r3, #1
                ind = ((FAT_sector - media_ptr -> fx_media_reserved_sectors) / sectors_per_bit) >> 3;
 8005bf6:	1a6d      	subs	r5, r5, r1
 8005bf8:	fbb5 f5f2 	udiv	r5, r5, r2
                media_ptr -> fx_media_fat_secondary_update_map[ind] = 
 8005bfc:	eb04 02d5 	add.w	r2, r4, r5, lsr #3
                    | (1 << ((FAT_sector - media_ptr -> fx_media_reserved_sectors) / sectors_per_bit) & 7));
 8005c00:	40ab      	lsls	r3, r5
 8005c02:	f892 1818 	ldrb.w	r1, [r2, #2072]	; 0x818
 8005c06:	f003 0307 	and.w	r3, r3, #7
 8005c0a:	430b      	orrs	r3, r1
                media_ptr -> fx_media_fat_secondary_update_map[ind] = 
 8005c0c:	f882 3818 	strb.w	r3, [r2, #2072]	; 0x818
    for (index = 0; index < FX_MAX_FAT_CACHE; index++)
 8005c10:	3701      	adds	r7, #1
 8005c12:	360c      	adds	r6, #12
 8005c14:	2f10      	cmp	r7, #16
 8005c16:	d192      	bne.n	8005b3e <_fx_utility_FAT_flush+0x16>
        media_ptr -> fx_media_fault_tolerant_cached_FAT_sector = 0;
    }
#endif /* FX_ENABLE_FAULT_TOLERANT */

    /* Return successful status.  */
    return(FX_SUCCESS);
 8005c18:	2000      	movs	r0, #0
}
 8005c1a:	b005      	add	sp, #20
 8005c1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
            byte_offset =  (((ULONG)cluster << 1) + cluster) >> 1;
 8005c20:	eb02 0242 	add.w	r2, r2, r2, lsl #1
            multi_sector_entry = -1;
 8005c24:	f04f 38ff 	mov.w	r8, #4294967295
            byte_offset =  (((ULONG)cluster << 1) + cluster) >> 1;
 8005c28:	0855      	lsrs	r5, r2, #1
            FAT_sector =  (byte_offset / media_ptr -> fx_media_bytes_per_sector) +
 8005c2a:	fbb5 f5fc 	udiv	r5, r5, ip
 8005c2e:	440d      	add	r5, r1
                status =  _fx_utility_logical_sector_read(media_ptr, (ULONG64) FAT_sector,
 8005c30:	2301      	movs	r3, #1
 8005c32:	2202      	movs	r2, #2
 8005c34:	9000      	str	r0, [sp, #0]
 8005c36:	4620      	mov	r0, r4
 8005c38:	9202      	str	r2, [sp, #8]
 8005c3a:	462a      	mov	r2, r5
 8005c3c:	9301      	str	r3, [sp, #4]
 8005c3e:	2300      	movs	r3, #0
 8005c40:	f000 fc12 	bl	8006468 <_fx_utility_logical_sector_read>
                if (status != FX_SUCCESS)
 8005c44:	2800      	cmp	r0, #0
 8005c46:	d1e8      	bne.n	8005c1a <_fx_utility_FAT_flush+0xf2>
                if (multi_sector_entry != -1)
 8005c48:	f1b8 3fff 	cmp.w	r8, #4294967295
 8005c4c:	f8d4 e008 	ldr.w	lr, [r4, #8]
 8005c50:	d00f      	beq.n	8005c72 <_fx_utility_FAT_flush+0x14a>
                    next_cluster = media_ptr -> fx_media_fat_cache[multi_sector_entry].fx_fat_cache_entry_value;
 8005c52:	eb08 0848 	add.w	r8, r8, r8, lsl #1
 8005c56:	eb04 0888 	add.w	r8, r4, r8, lsl #2
                    if (cluster & 1)
 8005c5a:	f8d8 2758 	ldr.w	r2, [r8, #1880]	; 0x758
                    next_cluster = media_ptr -> fx_media_fat_cache[multi_sector_entry].fx_fat_cache_entry_value;
 8005c5e:	f8d8 375c 	ldr.w	r3, [r8, #1884]	; 0x75c
                    if (cluster & 1)
 8005c62:	07d2      	lsls	r2, r2, #31
 8005c64:	f140 808a 	bpl.w	8005d7c <_fx_utility_FAT_flush+0x254>
                        *FAT_ptr =  (UCHAR)((next_cluster >> 4) & 0xFF);
 8005c68:	091b      	lsrs	r3, r3, #4
 8005c6a:	f88e 3000 	strb.w	r3, [lr]
 8005c6e:	f8d4 e008 	ldr.w	lr, [r4, #8]
            multi_sector_entry = -1;
 8005c72:	4631      	mov	r1, r6
 8005c74:	4638      	mov	r0, r7
 8005c76:	f04f 38ff 	mov.w	r8, #4294967295
                    if ((media_ptr -> fx_media_fat_cache[i].fx_fat_cache_entry_dirty) == 0)
 8005c7a:	f8d1 3760 	ldr.w	r3, [r1, #1888]	; 0x760
 8005c7e:	b38b      	cbz	r3, 8005ce4 <_fx_utility_FAT_flush+0x1bc>
                    cluster = (media_ptr -> fx_media_fat_cache[i].fx_fat_cache_entry_cluster);
 8005c80:	f8d1 2758 	ldr.w	r2, [r1, #1880]	; 0x758
                    sector =  (byte_offset / media_ptr -> fx_media_bytes_per_sector) +
 8005c84:	f8d4 a028 	ldr.w	sl, [r4, #40]	; 0x28
                    byte_offset =  (((ULONG)cluster << 1) + cluster) >> 1;
 8005c88:	eb02 0c42 	add.w	ip, r2, r2, lsl #1
                        (ULONG)media_ptr -> fx_media_reserved_sectors;
 8005c8c:	6c63      	ldr	r3, [r4, #68]	; 0x44
                    byte_offset =  (((ULONG)cluster << 1) + cluster) >> 1;
 8005c8e:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
                    sector =  (byte_offset / media_ptr -> fx_media_bytes_per_sector) +
 8005c92:	fbbc f9fa 	udiv	r9, ip, sl
 8005c96:	4499      	add	r9, r3
                    if (sector != FAT_sector)
 8005c98:	454d      	cmp	r5, r9
 8005c9a:	d123      	bne.n	8005ce4 <_fx_utility_FAT_flush+0x1bc>
                        ((FAT_sector - (ULONG)media_ptr -> fx_media_reserved_sectors) *
 8005c9c:	1aeb      	subs	r3, r5, r3
                    if (byte_offset == (ULONG)(media_ptr -> fx_media_bytes_per_sector - 1))
 8005c9e:	f10a 3bff 	add.w	fp, sl, #4294967295
                    next_cluster =  media_ptr -> fx_media_fat_cache[i].fx_fat_cache_entry_value;
 8005ca2:	f8d1 975c 	ldr.w	r9, [r1, #1884]	; 0x75c
 8005ca6:	f002 0201 	and.w	r2, r2, #1
                    byte_offset =  byte_offset -
 8005caa:	fb0a c313 	mls	r3, sl, r3, ip
 8005cae:	fa5f fc89 	uxtb.w	ip, r9
 8005cb2:	449e      	add	lr, r3
                    if (byte_offset == (ULONG)(media_ptr -> fx_media_bytes_per_sector - 1))
 8005cb4:	459b      	cmp	fp, r3
                    media_ptr -> fx_media_fat_cache[i].fx_fat_cache_entry_dirty = 0;
 8005cb6:	f04f 0300 	mov.w	r3, #0
 8005cba:	f8c1 3760 	str.w	r3, [r1, #1888]	; 0x760
                    if (byte_offset == (ULONG)(media_ptr -> fx_media_bytes_per_sector - 1))
 8005cbe:	d056      	beq.n	8005d6e <_fx_utility_FAT_flush+0x246>
                    if (cluster & 1)
 8005cc0:	2a00      	cmp	r2, #0
 8005cc2:	d043      	beq.n	8005d4c <_fx_utility_FAT_flush+0x224>
                        *FAT_ptr =  (UCHAR)(temp | ((next_cluster << 4) & 0xF0));
 8005cc4:	f89e 3000 	ldrb.w	r3, [lr]
                        if ((multi_sector_entry) == (INT)i)
 8005cc8:	4580      	cmp	r8, r0
                        *FAT_ptr =  (UCHAR)(temp | ((next_cluster << 4) & 0xF0));
 8005cca:	f003 030f 	and.w	r3, r3, #15
 8005cce:	ea43 130c 	orr.w	r3, r3, ip, lsl #4
 8005cd2:	f88e 3000 	strb.w	r3, [lr]
                        if ((multi_sector_entry) == (INT)i)
 8005cd6:	d047      	beq.n	8005d68 <_fx_utility_FAT_flush+0x240>
                        *FAT_ptr =  (UCHAR)((next_cluster >> 4) & 0xFF);
 8005cd8:	ea4f 1919 	mov.w	r9, r9, lsr #4
 8005cdc:	f88e 9001 	strb.w	r9, [lr, #1]
 8005ce0:	f8d4 e008 	ldr.w	lr, [r4, #8]
                for (i = index; i < FX_MAX_FAT_CACHE; i++)
 8005ce4:	3001      	adds	r0, #1
 8005ce6:	310c      	adds	r1, #12
 8005ce8:	2810      	cmp	r0, #16
 8005cea:	d1c6      	bne.n	8005c7a <_fx_utility_FAT_flush+0x152>
                status =  _fx_utility_logical_sector_write(media_ptr, (ULONG64) FAT_sector,
 8005cec:	2301      	movs	r3, #1
 8005cee:	2202      	movs	r2, #2
 8005cf0:	f8cd e000 	str.w	lr, [sp]
 8005cf4:	4620      	mov	r0, r4
 8005cf6:	9202      	str	r2, [sp, #8]
 8005cf8:	462a      	mov	r2, r5
 8005cfa:	9301      	str	r3, [sp, #4]
 8005cfc:	2300      	movs	r3, #0
 8005cfe:	f000 fd61 	bl	80067c4 <_fx_utility_logical_sector_write>
                if (status != FX_SUCCESS)
 8005d02:	2800      	cmp	r0, #0
 8005d04:	d189      	bne.n	8005c1a <_fx_utility_FAT_flush+0xf2>
                if (media_ptr -> fx_media_sectors_per_FAT % (FX_FAT_MAP_SIZE << 3) == 0)
 8005d06:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005d08:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8005d0c:	f3c3 2387 	ubfx	r3, r3, #10, #8
 8005d10:	b10a      	cbz	r2, 8005d16 <_fx_utility_FAT_flush+0x1ee>
                    sectors_per_bit =  (UCHAR)((UINT)media_ptr -> fx_media_sectors_per_FAT / (FX_FAT_MAP_SIZE << 3) + 1);
 8005d12:	3301      	adds	r3, #1
 8005d14:	b2db      	uxtb	r3, r3
                if (sectors_per_bit == 0)
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d07d      	beq.n	8005e16 <_fx_utility_FAT_flush+0x2ee>
                ind = ((FAT_sector - media_ptr -> fx_media_reserved_sectors) / sectors_per_bit) >> 3;
 8005d1a:	6c61      	ldr	r1, [r4, #68]	; 0x44
                    | (1 << ((FAT_sector - media_ptr -> fx_media_reserved_sectors) / sectors_per_bit) & 7));
 8005d1c:	2201      	movs	r2, #1
                if (multi_sector_entry != -1)
 8005d1e:	f1b8 3fff 	cmp.w	r8, #4294967295
                ind = ((FAT_sector - media_ptr -> fx_media_reserved_sectors) / sectors_per_bit) >> 3;
 8005d22:	eba5 0101 	sub.w	r1, r5, r1
 8005d26:	fbb1 f3f3 	udiv	r3, r1, r3
                media_ptr -> fx_media_fat_secondary_update_map[ind] = 
 8005d2a:	eb04 01d3 	add.w	r1, r4, r3, lsr #3
                    | (1 << ((FAT_sector - media_ptr -> fx_media_reserved_sectors) / sectors_per_bit) & 7));
 8005d2e:	fa02 f303 	lsl.w	r3, r2, r3
 8005d32:	f891 2818 	ldrb.w	r2, [r1, #2072]	; 0x818
 8005d36:	f003 0307 	and.w	r3, r3, #7
 8005d3a:	ea43 0302 	orr.w	r3, r3, r2
                media_ptr -> fx_media_fat_secondary_update_map[ind] = 
 8005d3e:	f881 3818 	strb.w	r3, [r1, #2072]	; 0x818
                if (multi_sector_entry != -1)
 8005d42:	f43f af65 	beq.w	8005c10 <_fx_utility_FAT_flush+0xe8>
                    FAT_sector++;
 8005d46:	3501      	adds	r5, #1
 8005d48:	68a0      	ldr	r0, [r4, #8]
                status =  _fx_utility_logical_sector_read(media_ptr, (ULONG64) FAT_sector,
 8005d4a:	e771      	b.n	8005c30 <_fx_utility_FAT_flush+0x108>
                        if ((multi_sector_entry) == (INT)i)
 8005d4c:	4580      	cmp	r8, r0
                        *FAT_ptr =  (UCHAR)(next_cluster & 0xFF);
 8005d4e:	f88e c000 	strb.w	ip, [lr]
                        if ((multi_sector_entry) == (INT)i)
 8005d52:	d00f      	beq.n	8005d74 <_fx_utility_FAT_flush+0x24c>
                        *FAT_ptr =  (UCHAR)(temp | ((next_cluster >> 8) & 0xF));
 8005d54:	f89e 3001 	ldrb.w	r3, [lr, #1]
 8005d58:	f3c9 2903 	ubfx	r9, r9, #8, #4
 8005d5c:	f023 030f 	bic.w	r3, r3, #15
 8005d60:	ea49 0903 	orr.w	r9, r9, r3
 8005d64:	f88e 9001 	strb.w	r9, [lr, #1]
 8005d68:	f8d4 e008 	ldr.w	lr, [r4, #8]
 8005d6c:	e7ba      	b.n	8005ce4 <_fx_utility_FAT_flush+0x1bc>
                    if (cluster & 1)
 8005d6e:	b98a      	cbnz	r2, 8005d94 <_fx_utility_FAT_flush+0x26c>
                        *FAT_ptr =  (UCHAR)(next_cluster & 0xFF);
 8005d70:	f88e c000 	strb.w	ip, [lr]
 8005d74:	f8d4 e008 	ldr.w	lr, [r4, #8]
                        if ((multi_sector_entry) == (INT)i)
 8005d78:	4680      	mov	r8, r0
 8005d7a:	e7b3      	b.n	8005ce4 <_fx_utility_FAT_flush+0x1bc>
                        *FAT_ptr =  (UCHAR)(temp | ((next_cluster >> 8) & 0xF));
 8005d7c:	f89e 2000 	ldrb.w	r2, [lr]
 8005d80:	f3c3 2303 	ubfx	r3, r3, #8, #4
 8005d84:	f022 020f 	bic.w	r2, r2, #15
 8005d88:	4313      	orrs	r3, r2
 8005d8a:	f88e 3000 	strb.w	r3, [lr]
 8005d8e:	f8d4 e008 	ldr.w	lr, [r4, #8]
 8005d92:	e76e      	b.n	8005c72 <_fx_utility_FAT_flush+0x14a>
                        *FAT_ptr =  (UCHAR)(temp | ((next_cluster << 4) & 0xF0));
 8005d94:	f89e 3000 	ldrb.w	r3, [lr]
 8005d98:	4680      	mov	r8, r0
 8005d9a:	f003 030f 	and.w	r3, r3, #15
 8005d9e:	ea43 130c 	orr.w	r3, r3, ip, lsl #4
 8005da2:	f88e 3000 	strb.w	r3, [lr]
 8005da6:	f8d4 e008 	ldr.w	lr, [r4, #8]
 8005daa:	e79b      	b.n	8005ce4 <_fx_utility_FAT_flush+0x1bc>
            byte_offset =  (((ULONG)cluster) * 4);
 8005dac:	0092      	lsls	r2, r2, #2
            status =  _fx_utility_logical_sector_read(media_ptr, (ULONG64) FAT_sector,
 8005dae:	2501      	movs	r5, #1
 8005db0:	9000      	str	r0, [sp, #0]
 8005db2:	2002      	movs	r0, #2
 8005db4:	9501      	str	r5, [sp, #4]
 8005db6:	9002      	str	r0, [sp, #8]
 8005db8:	4620      	mov	r0, r4
            FAT_sector =  (byte_offset / media_ptr -> fx_media_bytes_per_sector) +
 8005dba:	fbb2 f5fc 	udiv	r5, r2, ip
 8005dbe:	440d      	add	r5, r1
            status =  _fx_utility_logical_sector_read(media_ptr, (ULONG64) FAT_sector,
 8005dc0:	462a      	mov	r2, r5
 8005dc2:	f000 fb51 	bl	8006468 <_fx_utility_logical_sector_read>
            if (status != FX_SUCCESS)
 8005dc6:	2800      	cmp	r0, #0
 8005dc8:	f47f af27 	bne.w	8005c1a <_fx_utility_FAT_flush+0xf2>
 8005dcc:	68a0      	ldr	r0, [r4, #8]
 8005dce:	46b0      	mov	r8, r6
 8005dd0:	46b9      	mov	r9, r7
                if (media_ptr -> fx_media_fat_cache[i].fx_fat_cache_entry_dirty == 0)
 8005dd2:	f8d8 3760 	ldr.w	r3, [r8, #1888]	; 0x760
            for (i = index; i < FX_MAX_FAT_CACHE; i++)
 8005dd6:	f109 0901 	add.w	r9, r9, #1
                if (media_ptr -> fx_media_fat_cache[i].fx_fat_cache_entry_dirty == 0)
 8005dda:	b1b3      	cbz	r3, 8005e0a <_fx_utility_FAT_flush+0x2e2>
                byte_offset =  (((ULONG)cluster) * 4);
 8005ddc:	f8d8 3758 	ldr.w	r3, [r8, #1880]	; 0x758
                sector =  (byte_offset / media_ptr -> fx_media_bytes_per_sector) +
 8005de0:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
                byte_offset =  (((ULONG)cluster) * 4);
 8005de4:	009b      	lsls	r3, r3, #2
                    (ULONG)media_ptr -> fx_media_reserved_sectors;
 8005de6:	6c61      	ldr	r1, [r4, #68]	; 0x44
                sector =  (byte_offset / media_ptr -> fx_media_bytes_per_sector) +
 8005de8:	fbb3 f2fc 	udiv	r2, r3, ip
 8005dec:	440a      	add	r2, r1
                if (sector != FAT_sector)
 8005dee:	4295      	cmp	r5, r2
 8005df0:	d10b      	bne.n	8005e0a <_fx_utility_FAT_flush+0x2e2>
                    ((FAT_sector - (ULONG)media_ptr -> fx_media_reserved_sectors) *
 8005df2:	1a6a      	subs	r2, r5, r1
                _fx_utility_32_unsigned_write(FAT_ptr, next_cluster);
 8005df4:	f8d8 175c 	ldr.w	r1, [r8, #1884]	; 0x75c
                byte_offset =  byte_offset -
 8005df8:	fb0c 3312 	mls	r3, ip, r2, r3
                _fx_utility_32_unsigned_write(FAT_ptr, next_cluster);
 8005dfc:	4418      	add	r0, r3
 8005dfe:	f7ff fd2b 	bl	8005858 <_fx_utility_32_unsigned_write>
                media_ptr -> fx_media_fat_cache[i].fx_fat_cache_entry_dirty = 0;
 8005e02:	2300      	movs	r3, #0
 8005e04:	68a0      	ldr	r0, [r4, #8]
 8005e06:	f8c8 3760 	str.w	r3, [r8, #1888]	; 0x760
            for (i = index; i < FX_MAX_FAT_CACHE; i++)
 8005e0a:	f1b9 0f10 	cmp.w	r9, #16
 8005e0e:	f108 080c 	add.w	r8, r8, #12
 8005e12:	d1de      	bne.n	8005dd2 <_fx_utility_FAT_flush+0x2aa>
 8005e14:	e6da      	b.n	8005bcc <_fx_utility_FAT_flush+0xa4>
                    return(FX_MEDIA_INVALID);
 8005e16:	2002      	movs	r0, #2
}
 8005e18:	b005      	add	sp, #20
 8005e1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e1e:	bf00      	nop

08005e20 <_fx_utility_logical_sector_flush>:
/*                                                                        */
/*  05-19-2020     William E. Lamie         Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _fx_utility_logical_sector_flush(FX_MEDIA *media_ptr, ULONG64 starting_sector, ULONG64 sectors, UINT invalidate)
{
 8005e20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e24:	b08b      	sub	sp, #44	; 0x2c
 8005e26:	461e      	mov	r6, r3
 8005e28:	4615      	mov	r5, r2
 8005e2a:	4681      	mov	r9, r0
 8005e2c:	2000      	movs	r0, #0
 8005e2e:	f8dd b058 	ldr.w	fp, [sp, #88]	; 0x58

    /* Calculate the ending sector.  */
    ending_sector =  starting_sector + sectors - 1;

    /* Pickup the number of dirty sectors currently in the cache.  */
    remaining_dirty =  media_ptr -> fx_media_sector_cache_dirty_count;
 8005e32:	f8d9 a024 	ldr.w	sl, [r9, #36]	; 0x24
 8005e36:	4601      	mov	r1, r0
 8005e38:	e9dd 3414 	ldrd	r3, r4, [sp, #80]	; 0x50
{
 8005e3c:	e9cd 5602 	strd	r5, r6, [sp, #8]
 8005e40:	f113 33ff 	adds.w	r3, r3, #4294967295
 8005e44:	f144 34ff 	adc.w	r4, r4, #4294967295
 8005e48:	18ef      	adds	r7, r5, r3

    /* If trace is enabled, insert this event into the trace buffer.  */
    FX_TRACE_IN_LINE_INSERT(FX_TRACE_INTERNAL_MEDIA_FLUSH, media_ptr, media_ptr -> fx_media_sector_cache_dirty_count, 0, 0, FX_TRACE_INTERNAL_EVENTS, 0, 0)

    /* Determine what type of cache configuration we have.  */
    if (media_ptr -> fx_media_sector_cache_hashed == FX_FALSE)
 8005e4a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8005e4e:	eb56 0804 	adcs.w	r8, r6, r4
 8005e52:	bf28      	it	cs
 8005e54:	2001      	movcs	r0, #1
 8005e56:	4602      	mov	r2, r0
 8005e58:	f8d9 0014 	ldr.w	r0, [r9, #20]
 8005e5c:	e9cd 7804 	strd	r7, r8, [sp, #16]
 8005e60:	9007      	str	r0, [sp, #28]
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	f040 8097 	bne.w	8005f96 <_fx_utility_logical_sector_flush+0x176>
        /* Linear cache present, simply walk through the search list until
           an unused cache entry is present.  */

        /* Flush and invalidate the internal logical sector cache.  */
        cache_size =            media_ptr -> fx_media_sector_cache_size;
        cache_entry =           media_ptr -> fx_media_sector_cache_list_ptr;
 8005e68:	f8d9 401c 	ldr.w	r4, [r9, #28]

        /* Look at the cache entries that have been written to.  */
        while ((cache_size--) && (cache_entry -> fx_cached_sector))
 8005e6c:	1e45      	subs	r5, r0, #1
 8005e6e:	2800      	cmp	r0, #0
 8005e70:	f000 808d 	beq.w	8005f8e <_fx_utility_logical_sector_flush+0x16e>
 8005e74:	e9d4 2302 	ldrd	r2, r3, [r4, #8]
 8005e78:	ea52 0103 	orrs.w	r1, r2, r3
 8005e7c:	f000 8087 	beq.w	8005f8e <_fx_utility_logical_sector_flush+0x16e>
                /* Yes, nothing left to do.  */
                break;
            }

            /* Determine if there are any more sectors to process.  */
            if (sectors == 0)
 8005e80:	ea5a 010b 	orrs.w	r1, sl, fp
 8005e84:	f000 8083 	beq.w	8005f8e <_fx_utility_logical_sector_flush+0x16e>
 8005e88:	e9dd 1014 	ldrd	r1, r0, [sp, #80]	; 0x50
 8005e8c:	4301      	orrs	r1, r0
 8005e8e:	bf0c      	ite	eq
 8005e90:	2601      	moveq	r6, #1
 8005e92:	2600      	movne	r6, #0
 8005e94:	2e00      	cmp	r6, #0
 8005e96:	d17a      	bne.n	8005f8e <_fx_utility_logical_sector_flush+0x16e>
                /* Determine if the invalidate option is specified.  */
                if (invalidate)
                {

                    /* Invalidate the cache entry.  */
                    cache_entry -> fx_cached_sector_valid =  FX_FALSE;
 8005e98:	9600      	str	r6, [sp, #0]
 8005e9a:	4649      	mov	r1, r9
 8005e9c:	4616      	mov	r6, r2
 8005e9e:	461f      	mov	r7, r3
 8005ea0:	e9dd 8914 	ldrd	r8, r9, [sp, #80]	; 0x50
 8005ea4:	e00f      	b.n	8005ec6 <_fx_utility_logical_sector_flush+0xa6>
        while ((cache_size--) && (cache_entry -> fx_cached_sector))
 8005ea6:	3d01      	subs	r5, #1
                /* Decrement the number of sectors in the range that have been processed.  */
                sectors--;
            }

            /* Move to the next entry in the sector cache.  */
            cache_entry =  cache_entry -> fx_cached_sector_next_used;
 8005ea8:	6964      	ldr	r4, [r4, #20]
        while ((cache_size--) && (cache_entry -> fx_cached_sector))
 8005eaa:	1c6e      	adds	r6, r5, #1
 8005eac:	d06f      	beq.n	8005f8e <_fx_utility_logical_sector_flush+0x16e>
 8005eae:	e9d4 2302 	ldrd	r2, r3, [r4, #8]
 8005eb2:	461f      	mov	r7, r3
 8005eb4:	4313      	orrs	r3, r2
 8005eb6:	4616      	mov	r6, r2
 8005eb8:	d069      	beq.n	8005f8e <_fx_utility_logical_sector_flush+0x16e>
            if (sectors == 0)
 8005eba:	ea5a 030b 	orrs.w	r3, sl, fp
 8005ebe:	d066      	beq.n	8005f8e <_fx_utility_logical_sector_flush+0x16e>
 8005ec0:	ea58 0309 	orrs.w	r3, r8, r9
 8005ec4:	d063      	beq.n	8005f8e <_fx_utility_logical_sector_flush+0x16e>
            if ((cache_entry -> fx_cached_sector_valid) &&
 8005ec6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005eca:	429f      	cmp	r7, r3
 8005ecc:	bf08      	it	eq
 8005ece:	4296      	cmpeq	r6, r2
                (cache_entry -> fx_cached_sector >= starting_sector) &&
 8005ed0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
            if ((cache_entry -> fx_cached_sector_valid) &&
 8005ed4:	bf2c      	ite	cs
 8005ed6:	2001      	movcs	r0, #1
 8005ed8:	2000      	movcc	r0, #0
                (cache_entry -> fx_cached_sector >= starting_sector) &&
 8005eda:	42bb      	cmp	r3, r7
 8005edc:	f000 0001 	and.w	r0, r0, #1
 8005ee0:	bf08      	it	eq
 8005ee2:	42b2      	cmpeq	r2, r6
 8005ee4:	bf38      	it	cc
 8005ee6:	2000      	movcc	r0, #0
 8005ee8:	2800      	cmp	r0, #0
 8005eea:	d0dc      	beq.n	8005ea6 <_fx_utility_logical_sector_flush+0x86>
            if ((cache_entry -> fx_cached_sector_valid) &&
 8005eec:	7c60      	ldrb	r0, [r4, #17]
                (cache_entry -> fx_cached_sector >= starting_sector) &&
 8005eee:	2800      	cmp	r0, #0
 8005ef0:	d0d9      	beq.n	8005ea6 <_fx_utility_logical_sector_flush+0x86>
                if (cache_entry -> fx_cached_sector_buffer_dirty)
 8005ef2:	7c20      	ldrb	r0, [r4, #16]
 8005ef4:	b370      	cbz	r0, 8005f54 <_fx_utility_logical_sector_flush+0x134>
                    if (media_ptr -> fx_media_driver_write_protect == FX_FALSE)
 8005ef6:	f8d1 00a8 	ldr.w	r0, [r1, #168]	; 0xa8
 8005efa:	bb58      	cbnz	r0, 8005f54 <_fx_utility_logical_sector_flush+0x134>
                        media_ptr -> fx_media_driver_request =          FX_DRIVER_WRITE;
 8005efc:	2201      	movs	r2, #1
                        media_ptr -> fx_media_driver_write_requests++;
 8005efe:	f8d1 31b0 	ldr.w	r3, [r1, #432]	; 0x1b0
                        media_ptr -> fx_media_driver_status =           FX_IO_ERROR;
 8005f02:	2090      	movs	r0, #144	; 0x90
                        media_ptr -> fx_media_driver_write_requests++;
 8005f04:	4413      	add	r3, r2
                        media_ptr -> fx_media_driver_request =          FX_DRIVER_WRITE;
 8005f06:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
                        media_ptr -> fx_media_driver_status =           FX_IO_ERROR;
 8005f0a:	f8c1 008c 	str.w	r0, [r1, #140]	; 0x8c
                        media_ptr -> fx_media_driver_buffer =           cache_entry -> fx_cached_sector_memory_buffer;
 8005f0e:	6820      	ldr	r0, [r4, #0]
                        media_ptr -> fx_media_driver_write_requests++;
 8005f10:	f8c1 31b0 	str.w	r3, [r1, #432]	; 0x1b0
                        media_ptr -> fx_media_driver_buffer =           cache_entry -> fx_cached_sector_memory_buffer;
 8005f14:	f8c1 0090 	str.w	r0, [r1, #144]	; 0x90
                        media_ptr -> fx_media_driver_logical_sector =   (ULONG)cache_entry -> fx_cached_sector;
 8005f18:	f8c1 6094 	str.w	r6, [r1, #148]	; 0x94
                        media_ptr -> fx_media_driver_sectors =          1;
 8005f1c:	f8c1 2098 	str.w	r2, [r1, #152]	; 0x98
                        media_ptr -> fx_media_driver_sector_type =      cache_entry -> fx_cached_sector_type;
 8005f20:	7ca3      	ldrb	r3, [r4, #18]
 8005f22:	f8c1 30b8 	str.w	r3, [r1, #184]	; 0xb8
                        if (cache_entry -> fx_cached_sector_type != FX_DATA_SECTOR)
 8005f26:	7ca3      	ldrb	r3, [r4, #18]
 8005f28:	2b04      	cmp	r3, #4
 8005f2a:	d001      	beq.n	8005f30 <_fx_utility_logical_sector_flush+0x110>
                            media_ptr -> fx_media_driver_system_write =  FX_TRUE;
 8005f2c:	f8c1 20b0 	str.w	r2, [r1, #176]	; 0xb0
                        (media_ptr -> fx_media_driver_entry) (media_ptr);
 8005f30:	f8d1 30bc 	ldr.w	r3, [r1, #188]	; 0xbc
 8005f34:	4608      	mov	r0, r1
 8005f36:	9106      	str	r1, [sp, #24]
 8005f38:	4798      	blx	r3
                        if (media_ptr -> fx_media_driver_status)
 8005f3a:	9906      	ldr	r1, [sp, #24]
                        media_ptr -> fx_media_driver_system_write =  FX_FALSE;
 8005f3c:	9b00      	ldr	r3, [sp, #0]
                        if (media_ptr -> fx_media_driver_status)
 8005f3e:	f8d1 008c 	ldr.w	r0, [r1, #140]	; 0x8c
                        media_ptr -> fx_media_driver_system_write =  FX_FALSE;
 8005f42:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
                        if (media_ptr -> fx_media_driver_status)
 8005f46:	bb18      	cbnz	r0, 8005f90 <_fx_utility_logical_sector_flush+0x170>
                        cache_entry -> fx_cached_sector_buffer_dirty =  FX_FALSE;
 8005f48:	7420      	strb	r0, [r4, #16]
                        remaining_dirty--;
 8005f4a:	f10a 3aff 	add.w	sl, sl, #4294967295
                        media_ptr -> fx_media_sector_cache_dirty_count--;
 8005f4e:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 8005f50:	3b01      	subs	r3, #1
 8005f52:	624b      	str	r3, [r1, #36]	; 0x24
                if (invalidate)
 8005f54:	f1bb 0f00 	cmp.w	fp, #0
 8005f58:	d010      	beq.n	8005f7c <_fx_utility_logical_sector_flush+0x15c>
                    cache_entry -> fx_cached_sector_valid =  FX_FALSE;
 8005f5a:	9b00      	ldr	r3, [sp, #0]
                    cache_entry -> fx_cached_sector =  (~(ULONG64)0);
 8005f5c:	f04f 32ff 	mov.w	r2, #4294967295
                    if (cache_entry -> fx_cached_sector_buffer_dirty)
 8005f60:	7c20      	ldrb	r0, [r4, #16]
                    cache_entry -> fx_cached_sector_valid =  FX_FALSE;
 8005f62:	7463      	strb	r3, [r4, #17]
                    cache_entry -> fx_cached_sector =  (~(ULONG64)0);
 8005f64:	f04f 33ff 	mov.w	r3, #4294967295
 8005f68:	e9c4 2302 	strd	r2, r3, [r4, #8]
                    if (cache_entry -> fx_cached_sector_buffer_dirty)
 8005f6c:	b130      	cbz	r0, 8005f7c <_fx_utility_logical_sector_flush+0x15c>
                        cache_entry -> fx_cached_sector_buffer_dirty =  FX_FALSE;
 8005f6e:	9b00      	ldr	r3, [sp, #0]
                        remaining_dirty--;
 8005f70:	f10a 3aff 	add.w	sl, sl, #4294967295
                        cache_entry -> fx_cached_sector_buffer_dirty =  FX_FALSE;
 8005f74:	7423      	strb	r3, [r4, #16]
                        media_ptr -> fx_media_sector_cache_dirty_count--;
 8005f76:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 8005f78:	3b01      	subs	r3, #1
 8005f7a:	624b      	str	r3, [r1, #36]	; 0x24
                sectors--;
 8005f7c:	f118 38ff 	adds.w	r8, r8, #4294967295
        while ((cache_size--) && (cache_entry -> fx_cached_sector))
 8005f80:	f105 35ff 	add.w	r5, r5, #4294967295
            cache_entry =  cache_entry -> fx_cached_sector_next_used;
 8005f84:	6964      	ldr	r4, [r4, #20]
                sectors--;
 8005f86:	f149 39ff 	adc.w	r9, r9, #4294967295
        while ((cache_size--) && (cache_entry -> fx_cached_sector))
 8005f8a:	1c6e      	adds	r6, r5, #1
 8005f8c:	d18f      	bne.n	8005eae <_fx_utility_logical_sector_flush+0x8e>
            }
        }
    }

    /* If we get here, return successful status to the caller.  */
    return(FX_SUCCESS);
 8005f8e:	2000      	movs	r0, #0
}
 8005f90:	b00b      	add	sp, #44	; 0x2c
 8005f92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        valid_bit_map =  media_ptr -> fx_media_sector_cache_hashed_sector_valid;
 8005f96:	f8d9 3020 	ldr.w	r3, [r9, #32]
 8005f9a:	9309      	str	r3, [sp, #36]	; 0x24
        while (valid_bit_map)
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	d0f6      	beq.n	8005f8e <_fx_utility_logical_sector_flush+0x16e>
            if ((remaining_dirty == 0) && (invalidate == FX_FALSE))
 8005fa0:	fabb f38b 	clz	r3, fp
 8005fa4:	095b      	lsrs	r3, r3, #5
 8005fa6:	9306      	str	r3, [sp, #24]
 8005fa8:	ea5a 030b 	orrs.w	r3, sl, fp
 8005fac:	d0ef      	beq.n	8005f8e <_fx_utility_logical_sector_flush+0x16e>
            if ((sectors == 0) || (starting_sector > ending_sector))
 8005fae:	e9dd 3014 	ldrd	r3, r0, [sp, #80]	; 0x50
 8005fb2:	4303      	orrs	r3, r0
 8005fb4:	d0eb      	beq.n	8005f8e <_fx_utility_logical_sector_flush+0x16e>
 8005fb6:	ea52 0301 	orrs.w	r3, r2, r1
 8005fba:	bf14      	ite	ne
 8005fbc:	2301      	movne	r3, #1
 8005fbe:	2300      	moveq	r3, #0
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	d1e4      	bne.n	8005f8e <_fx_utility_logical_sector_flush+0x16e>
 8005fc4:	9308      	str	r3, [sp, #32]
            if (use_starting_sector)
 8005fc6:	e9dd 3414 	ldrd	r3, r4, [sp, #80]	; 0x50
            if ((sectors == 0) || (starting_sector > ending_sector))
 8005fca:	e9dd 7814 	ldrd	r7, r8, [sp, #80]	; 0x50
            if (use_starting_sector)
 8005fce:	2c00      	cmp	r4, #0
 8005fd0:	bf08      	it	eq
 8005fd2:	2b20      	cmpeq	r3, #32
 8005fd4:	f080 80b4 	bcs.w	8006140 <_fx_utility_logical_sector_flush+0x320>
                bit_set =  (index % 32);
 8005fd8:	f242 43a0 	movw	r3, #9376	; 0x24a0
 8005fdc:	9a02      	ldr	r2, [sp, #8]
 8005fde:	f859 3003 	ldr.w	r3, [r9, r3]
 8005fe2:	f003 031f 	and.w	r3, r3, #31
 8005fe6:	4013      	ands	r3, r2
                index =  (bit_set * FX_SECTOR_CACHE_DEPTH);
 8005fe8:	009e      	lsls	r6, r3, #2
                bit_set =  (index % 32);
 8005fea:	9308      	str	r3, [sp, #32]
 8005fec:	eb06 0446 	add.w	r4, r6, r6, lsl #1
            remaining_valid =  0;
 8005ff0:	2500      	movs	r5, #0
 8005ff2:	eb09 04c4 	add.w	r4, r9, r4, lsl #3
 8005ff6:	f504 644a 	add.w	r4, r4, #3232	; 0xca0
 8005ffa:	e9cd 7800 	strd	r7, r8, [sp]
                    if ((cache_entry -> fx_cached_sector_valid) &&
 8005ffe:	7c63      	ldrb	r3, [r4, #17]
 8006000:	b183      	cbz	r3, 8006024 <_fx_utility_logical_sector_flush+0x204>
                        (cache_entry -> fx_cached_sector >= starting_sector) &&
 8006002:	e9d4 0102 	ldrd	r0, r1, [r4, #8]
 8006006:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800600a:	4607      	mov	r7, r0
 800600c:	4299      	cmp	r1, r3
 800600e:	bf08      	it	eq
 8006010:	4290      	cmpeq	r0, r2
 8006012:	d306      	bcc.n	8006022 <_fx_utility_logical_sector_flush+0x202>
 8006014:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006018:	428b      	cmp	r3, r1
 800601a:	bf08      	it	eq
 800601c:	4282      	cmpeq	r2, r0
 800601e:	f080 809f 	bcs.w	8006160 <_fx_utility_logical_sector_flush+0x340>
                            remaining_valid++;
 8006022:	3501      	adds	r5, #1
 8006024:	ea4b 030a 	orr.w	r3, fp, sl
 8006028:	4619      	mov	r1, r3
                    if ((remaining_dirty == 0) && (invalidate == FX_FALSE))
 800602a:	2b00      	cmp	r3, #0
 800602c:	f000 8096 	beq.w	800615c <_fx_utility_logical_sector_flush+0x33c>
                    if ((sectors == 0) && (invalidate == FX_FALSE))
 8006030:	e9dd 2000 	ldrd	r2, r0, [sp]
 8006034:	4310      	orrs	r0, r2
 8006036:	d103      	bne.n	8006040 <_fx_utility_logical_sector_flush+0x220>
 8006038:	9a06      	ldr	r2, [sp, #24]
 800603a:	2a00      	cmp	r2, #0
 800603c:	f040 81a6 	bne.w	800638c <_fx_utility_logical_sector_flush+0x56c>
                    if ((cache_entry -> fx_cached_sector_valid) &&
 8006040:	f894 3029 	ldrb.w	r3, [r4, #41]	; 0x29
 8006044:	b17b      	cbz	r3, 8006066 <_fx_utility_logical_sector_flush+0x246>
                        (cache_entry -> fx_cached_sector >= starting_sector) &&
 8006046:	e9d4 7808 	ldrd	r7, r8, [r4, #32]
 800604a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800604e:	4598      	cmp	r8, r3
 8006050:	bf08      	it	eq
 8006052:	4297      	cmpeq	r7, r2
 8006054:	d306      	bcc.n	8006064 <_fx_utility_logical_sector_flush+0x244>
 8006056:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800605a:	4543      	cmp	r3, r8
 800605c:	bf08      	it	eq
 800605e:	42ba      	cmpeq	r2, r7
 8006060:	f080 80d0 	bcs.w	8006204 <_fx_utility_logical_sector_flush+0x3e4>
                            remaining_valid++;
 8006064:	3501      	adds	r5, #1
 8006066:	460b      	mov	r3, r1
                    if ((sectors == 0) && (invalidate == FX_FALSE))
 8006068:	b918      	cbnz	r0, 8006072 <_fx_utility_logical_sector_flush+0x252>
 800606a:	9a06      	ldr	r2, [sp, #24]
 800606c:	2a00      	cmp	r2, #0
 800606e:	f040 818d 	bne.w	800638c <_fx_utility_logical_sector_flush+0x56c>
                    if ((cache_entry -> fx_cached_sector_valid) &&
 8006072:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 8006076:	b17b      	cbz	r3, 8006098 <_fx_utility_logical_sector_flush+0x278>
                        (cache_entry -> fx_cached_sector >= starting_sector) &&
 8006078:	e9d4 780e 	ldrd	r7, r8, [r4, #56]	; 0x38
 800607c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006080:	4598      	cmp	r8, r3
 8006082:	bf08      	it	eq
 8006084:	4297      	cmpeq	r7, r2
 8006086:	d306      	bcc.n	8006096 <_fx_utility_logical_sector_flush+0x276>
 8006088:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800608c:	4543      	cmp	r3, r8
 800608e:	bf08      	it	eq
 8006090:	42ba      	cmpeq	r2, r7
 8006092:	f080 8119 	bcs.w	80062c8 <_fx_utility_logical_sector_flush+0x4a8>
                            remaining_valid++;
 8006096:	3501      	adds	r5, #1
 8006098:	460b      	mov	r3, r1
                    if ((sectors == 0) && (invalidate == FX_FALSE))
 800609a:	b918      	cbnz	r0, 80060a4 <_fx_utility_logical_sector_flush+0x284>
 800609c:	9a06      	ldr	r2, [sp, #24]
 800609e:	2a00      	cmp	r2, #0
 80060a0:	f040 8174 	bne.w	800638c <_fx_utility_logical_sector_flush+0x56c>
                    if ((cache_entry -> fx_cached_sector_valid) &&
 80060a4:	f894 3059 	ldrb.w	r3, [r4, #89]	; 0x59
 80060a8:	b17b      	cbz	r3, 80060ca <_fx_utility_logical_sector_flush+0x2aa>
                        (cache_entry -> fx_cached_sector >= starting_sector) &&
 80060aa:	e9d4 7814 	ldrd	r7, r8, [r4, #80]	; 0x50
 80060ae:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80060b2:	4598      	cmp	r8, r3
 80060b4:	bf08      	it	eq
 80060b6:	4297      	cmpeq	r7, r2
 80060b8:	d306      	bcc.n	80060c8 <_fx_utility_logical_sector_flush+0x2a8>
 80060ba:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80060be:	4543      	cmp	r3, r8
 80060c0:	bf08      	it	eq
 80060c2:	42ba      	cmpeq	r2, r7
 80060c4:	f080 8167 	bcs.w	8006396 <_fx_utility_logical_sector_flush+0x576>
                            remaining_valid++;
 80060c8:	3501      	adds	r5, #1
 80060ca:	460b      	mov	r3, r1
                index =  index + (32 * FX_SECTOR_CACHE_DEPTH);
 80060cc:	3680      	adds	r6, #128	; 0x80
            } while (index < cache_size);
 80060ce:	9a07      	ldr	r2, [sp, #28]
 80060d0:	f504 6440 	add.w	r4, r4, #3072	; 0xc00
 80060d4:	4296      	cmp	r6, r2
 80060d6:	d392      	bcc.n	8005ffe <_fx_utility_logical_sector_flush+0x1de>
 80060d8:	e9dd 7800 	ldrd	r7, r8, [sp]
            if ((invalidate) && (remaining_valid == 0))
 80060dc:	f1bb 0f00 	cmp.w	fp, #0
 80060e0:	d009      	beq.n	80060f6 <_fx_utility_logical_sector_flush+0x2d6>
 80060e2:	b945      	cbnz	r5, 80060f6 <_fx_utility_logical_sector_flush+0x2d6>
                media_ptr -> fx_media_sector_cache_hashed_sector_valid &=  ~(((ULONG)1) << bit_set);
 80060e4:	2101      	movs	r1, #1
 80060e6:	9808      	ldr	r0, [sp, #32]
 80060e8:	f8d9 2020 	ldr.w	r2, [r9, #32]
 80060ec:	4081      	lsls	r1, r0
 80060ee:	ea22 0201 	bic.w	r2, r2, r1
 80060f2:	f8c9 2020 	str.w	r2, [r9, #32]
            if (use_starting_sector)
 80060f6:	e9dd 1214 	ldrd	r1, r2, [sp, #80]	; 0x50
 80060fa:	2a00      	cmp	r2, #0
 80060fc:	bf08      	it	eq
 80060fe:	2920      	cmpeq	r1, #32
 8006100:	f080 81a6 	bcs.w	8006450 <_fx_utility_logical_sector_flush+0x630>
                starting_sector++;
 8006104:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 8006108:	3101      	adds	r1, #1
 800610a:	f142 0200 	adc.w	r2, r2, #0
 800610e:	e9cd 1202 	strd	r1, r2, [sp, #8]
            if ((remaining_dirty == 0) && (invalidate == FX_FALSE))
 8006112:	2b00      	cmp	r3, #0
 8006114:	f43f af3b 	beq.w	8005f8e <_fx_utility_logical_sector_flush+0x16e>
            if ((sectors == 0) || (starting_sector > ending_sector))
 8006118:	ea57 0308 	orrs.w	r3, r7, r8
 800611c:	f43f af37 	beq.w	8005f8e <_fx_utility_logical_sector_flush+0x16e>
 8006120:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8006124:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 8006128:	4294      	cmp	r4, r2
 800612a:	bf08      	it	eq
 800612c:	428b      	cmpeq	r3, r1
 800612e:	f4ff af2e 	bcc.w	8005f8e <_fx_utility_logical_sector_flush+0x16e>
            if (use_starting_sector)
 8006132:	e9dd 3414 	ldrd	r3, r4, [sp, #80]	; 0x50
 8006136:	2c00      	cmp	r4, #0
 8006138:	bf08      	it	eq
 800613a:	2b20      	cmpeq	r3, #32
 800613c:	f4ff af4c 	bcc.w	8005fd8 <_fx_utility_logical_sector_flush+0x1b8>
                while ((valid_bit_map & 1) == 0)
 8006140:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006142:	07d8      	lsls	r0, r3, #31
 8006144:	f100 818d 	bmi.w	8006462 <_fx_utility_logical_sector_flush+0x642>
 8006148:	9a08      	ldr	r2, [sp, #32]
                    valid_bit_map =  valid_bit_map >> 1;
 800614a:	085b      	lsrs	r3, r3, #1
                    bit_set++;
 800614c:	3201      	adds	r2, #1
                while ((valid_bit_map & 1) == 0)
 800614e:	07d9      	lsls	r1, r3, #31
 8006150:	d5fb      	bpl.n	800614a <_fx_utility_logical_sector_flush+0x32a>
 8006152:	9309      	str	r3, [sp, #36]	; 0x24
 8006154:	4613      	mov	r3, r2
 8006156:	9208      	str	r2, [sp, #32]
                index =  (bit_set * FX_SECTOR_CACHE_DEPTH);
 8006158:	009e      	lsls	r6, r3, #2
 800615a:	e747      	b.n	8005fec <_fx_utility_logical_sector_flush+0x1cc>
                    if ((remaining_dirty == 0) && (invalidate == FX_FALSE))
 800615c:	469a      	mov	sl, r3
 800615e:	e7b5      	b.n	80060cc <_fx_utility_logical_sector_flush+0x2ac>
                        if (cache_entry -> fx_cached_sector_buffer_dirty)
 8006160:	7c21      	ldrb	r1, [r4, #16]
 8006162:	b389      	cbz	r1, 80061c8 <_fx_utility_logical_sector_flush+0x3a8>
                            if (media_ptr -> fx_media_driver_write_protect == FX_FALSE)
 8006164:	f8d9 10a8 	ldr.w	r1, [r9, #168]	; 0xa8
 8006168:	bb71      	cbnz	r1, 80061c8 <_fx_utility_logical_sector_flush+0x3a8>
                                media_ptr -> fx_media_driver_write_requests++;
 800616a:	f8d9 31b0 	ldr.w	r3, [r9, #432]	; 0x1b0
                                media_ptr -> fx_media_driver_status =           FX_IO_ERROR;
 800616e:	f04f 0801 	mov.w	r8, #1
                                media_ptr -> fx_media_driver_buffer =           cache_entry -> fx_cached_sector_memory_buffer;
 8006172:	6821      	ldr	r1, [r4, #0]
                                media_ptr -> fx_media_driver_status =           FX_IO_ERROR;
 8006174:	2290      	movs	r2, #144	; 0x90
                                media_ptr -> fx_media_driver_write_requests++;
 8006176:	3301      	adds	r3, #1
                                media_ptr -> fx_media_driver_logical_sector =   (ULONG)cache_entry -> fx_cached_sector;
 8006178:	f8c9 7094 	str.w	r7, [r9, #148]	; 0x94
                                media_ptr -> fx_media_driver_buffer =           cache_entry -> fx_cached_sector_memory_buffer;
 800617c:	f8c9 1090 	str.w	r1, [r9, #144]	; 0x90
                                media_ptr -> fx_media_driver_write_requests++;
 8006180:	f8c9 31b0 	str.w	r3, [r9, #432]	; 0x1b0
                                media_ptr -> fx_media_driver_sectors =          1;
 8006184:	2301      	movs	r3, #1
                                media_ptr -> fx_media_driver_status =           FX_IO_ERROR;
 8006186:	e9c9 8222 	strd	r8, r2, [r9, #136]	; 0x88
                                media_ptr -> fx_media_driver_sectors =          1;
 800618a:	f8c9 3098 	str.w	r3, [r9, #152]	; 0x98
                                media_ptr -> fx_media_driver_sector_type =      cache_entry -> fx_cached_sector_type;
 800618e:	7ca3      	ldrb	r3, [r4, #18]
 8006190:	f8c9 30b8 	str.w	r3, [r9, #184]	; 0xb8
                                if (cache_entry -> fx_cached_sector_type != FX_DATA_SECTOR)
 8006194:	7ca3      	ldrb	r3, [r4, #18]
 8006196:	2b04      	cmp	r3, #4
 8006198:	d002      	beq.n	80061a0 <_fx_utility_logical_sector_flush+0x380>
                                    media_ptr -> fx_media_driver_system_write =  FX_TRUE;
 800619a:	2301      	movs	r3, #1
 800619c:	f8c9 30b0 	str.w	r3, [r9, #176]	; 0xb0
                                (media_ptr -> fx_media_driver_entry) (media_ptr);
 80061a0:	f8d9 30bc 	ldr.w	r3, [r9, #188]	; 0xbc
 80061a4:	4648      	mov	r0, r9
 80061a6:	4798      	blx	r3
                                media_ptr -> fx_media_driver_system_write =  FX_FALSE;
 80061a8:	2300      	movs	r3, #0
                                if (media_ptr -> fx_media_driver_status)
 80061aa:	f8d9 008c 	ldr.w	r0, [r9, #140]	; 0x8c
                                media_ptr -> fx_media_driver_system_write =  FX_FALSE;
 80061ae:	f8c9 30b0 	str.w	r3, [r9, #176]	; 0xb0
                                if (media_ptr -> fx_media_driver_status)
 80061b2:	2800      	cmp	r0, #0
 80061b4:	f47f aeec 	bne.w	8005f90 <_fx_utility_logical_sector_flush+0x170>
                                cache_entry -> fx_cached_sector_buffer_dirty =  FX_FALSE;
 80061b8:	7420      	strb	r0, [r4, #16]
                                remaining_dirty--;
 80061ba:	f10a 3aff 	add.w	sl, sl, #4294967295
                                media_ptr -> fx_media_sector_cache_dirty_count--;
 80061be:	f8d9 3024 	ldr.w	r3, [r9, #36]	; 0x24
 80061c2:	3b01      	subs	r3, #1
 80061c4:	f8c9 3024 	str.w	r3, [r9, #36]	; 0x24
                        if (invalidate)
 80061c8:	f1bb 0f00 	cmp.w	fp, #0
 80061cc:	d011      	beq.n	80061f2 <_fx_utility_logical_sector_flush+0x3d2>
                            cache_entry -> fx_cached_sector_valid =  FX_FALSE;
 80061ce:	2300      	movs	r3, #0
                            cache_entry -> fx_cached_sector =  (~(ULONG64)0);
 80061d0:	f04f 30ff 	mov.w	r0, #4294967295
 80061d4:	f04f 31ff 	mov.w	r1, #4294967295
                            if (cache_entry -> fx_cached_sector_buffer_dirty)
 80061d8:	7c22      	ldrb	r2, [r4, #16]
                            cache_entry -> fx_cached_sector_valid =  FX_FALSE;
 80061da:	7463      	strb	r3, [r4, #17]
                            cache_entry -> fx_cached_sector =  (~(ULONG64)0);
 80061dc:	e9c4 0102 	strd	r0, r1, [r4, #8]
                            if (cache_entry -> fx_cached_sector_buffer_dirty)
 80061e0:	b13a      	cbz	r2, 80061f2 <_fx_utility_logical_sector_flush+0x3d2>
                                cache_entry -> fx_cached_sector_buffer_dirty =  FX_FALSE;
 80061e2:	7423      	strb	r3, [r4, #16]
                                remaining_dirty--;
 80061e4:	f10a 3aff 	add.w	sl, sl, #4294967295
                                media_ptr -> fx_media_sector_cache_dirty_count--;
 80061e8:	f8d9 3024 	ldr.w	r3, [r9, #36]	; 0x24
 80061ec:	3b01      	subs	r3, #1
 80061ee:	f8c9 3024 	str.w	r3, [r9, #36]	; 0x24
                        sectors--;
 80061f2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80061f6:	f112 32ff 	adds.w	r2, r2, #4294967295
 80061fa:	f143 33ff 	adc.w	r3, r3, #4294967295
 80061fe:	e9cd 2300 	strd	r2, r3, [sp]
 8006202:	e70f      	b.n	8006024 <_fx_utility_logical_sector_flush+0x204>
                        if (cache_entry -> fx_cached_sector_buffer_dirty)
 8006204:	f894 1028 	ldrb.w	r1, [r4, #40]	; 0x28
 8006208:	b3a1      	cbz	r1, 8006274 <_fx_utility_logical_sector_flush+0x454>
                            if (media_ptr -> fx_media_driver_write_protect == FX_FALSE)
 800620a:	f8d9 10a8 	ldr.w	r1, [r9, #168]	; 0xa8
 800620e:	bb89      	cbnz	r1, 8006274 <_fx_utility_logical_sector_flush+0x454>
                                media_ptr -> fx_media_driver_write_requests++;
 8006210:	f8d9 31b0 	ldr.w	r3, [r9, #432]	; 0x1b0
                                media_ptr -> fx_media_driver_status =           FX_IO_ERROR;
 8006214:	f04f 0e01 	mov.w	lr, #1
                                media_ptr -> fx_media_driver_buffer =           cache_entry -> fx_cached_sector_memory_buffer;
 8006218:	69a1      	ldr	r1, [r4, #24]
                                media_ptr -> fx_media_driver_status =           FX_IO_ERROR;
 800621a:	2290      	movs	r2, #144	; 0x90
                                media_ptr -> fx_media_driver_write_requests++;
 800621c:	3301      	adds	r3, #1
                                media_ptr -> fx_media_driver_logical_sector =   (ULONG)cache_entry -> fx_cached_sector;
 800621e:	f8c9 7094 	str.w	r7, [r9, #148]	; 0x94
                                media_ptr -> fx_media_driver_buffer =           cache_entry -> fx_cached_sector_memory_buffer;
 8006222:	f8c9 1090 	str.w	r1, [r9, #144]	; 0x90
                                media_ptr -> fx_media_driver_write_requests++;
 8006226:	f8c9 31b0 	str.w	r3, [r9, #432]	; 0x1b0
                                media_ptr -> fx_media_driver_sectors =          1;
 800622a:	2301      	movs	r3, #1
                                media_ptr -> fx_media_driver_status =           FX_IO_ERROR;
 800622c:	e9c9 e222 	strd	lr, r2, [r9, #136]	; 0x88
                                media_ptr -> fx_media_driver_sectors =          1;
 8006230:	f8c9 3098 	str.w	r3, [r9, #152]	; 0x98
                                media_ptr -> fx_media_driver_sector_type =      cache_entry -> fx_cached_sector_type;
 8006234:	f894 302a 	ldrb.w	r3, [r4, #42]	; 0x2a
 8006238:	f8c9 30b8 	str.w	r3, [r9, #184]	; 0xb8
                                if (cache_entry -> fx_cached_sector_type != FX_DATA_SECTOR)
 800623c:	f894 302a 	ldrb.w	r3, [r4, #42]	; 0x2a
 8006240:	2b04      	cmp	r3, #4
 8006242:	d002      	beq.n	800624a <_fx_utility_logical_sector_flush+0x42a>
                                    media_ptr -> fx_media_driver_system_write =  FX_TRUE;
 8006244:	2301      	movs	r3, #1
 8006246:	f8c9 30b0 	str.w	r3, [r9, #176]	; 0xb0
                                (media_ptr -> fx_media_driver_entry) (media_ptr);
 800624a:	f8d9 30bc 	ldr.w	r3, [r9, #188]	; 0xbc
 800624e:	4648      	mov	r0, r9
 8006250:	4798      	blx	r3
                                media_ptr -> fx_media_driver_system_write =  FX_FALSE;
 8006252:	2300      	movs	r3, #0
                                if (media_ptr -> fx_media_driver_status)
 8006254:	f8d9 008c 	ldr.w	r0, [r9, #140]	; 0x8c
                                media_ptr -> fx_media_driver_system_write =  FX_FALSE;
 8006258:	f8c9 30b0 	str.w	r3, [r9, #176]	; 0xb0
                                if (media_ptr -> fx_media_driver_status)
 800625c:	2800      	cmp	r0, #0
 800625e:	f47f ae97 	bne.w	8005f90 <_fx_utility_logical_sector_flush+0x170>
                                cache_entry -> fx_cached_sector_buffer_dirty =  FX_FALSE;
 8006262:	f884 0028 	strb.w	r0, [r4, #40]	; 0x28
                                remaining_dirty--;
 8006266:	f10a 3aff 	add.w	sl, sl, #4294967295
                                media_ptr -> fx_media_sector_cache_dirty_count--;
 800626a:	f8d9 3024 	ldr.w	r3, [r9, #36]	; 0x24
 800626e:	3b01      	subs	r3, #1
 8006270:	f8c9 3024 	str.w	r3, [r9, #36]	; 0x24
                        if (invalidate)
 8006274:	f1bb 0f00 	cmp.w	fp, #0
 8006278:	d014      	beq.n	80062a4 <_fx_utility_logical_sector_flush+0x484>
                            cache_entry -> fx_cached_sector_valid =  FX_FALSE;
 800627a:	2300      	movs	r3, #0
                            cache_entry -> fx_cached_sector =  (~(ULONG64)0);
 800627c:	f04f 30ff 	mov.w	r0, #4294967295
 8006280:	f04f 31ff 	mov.w	r1, #4294967295
                            if (cache_entry -> fx_cached_sector_buffer_dirty)
 8006284:	f894 2028 	ldrb.w	r2, [r4, #40]	; 0x28
                            cache_entry -> fx_cached_sector_valid =  FX_FALSE;
 8006288:	f884 3029 	strb.w	r3, [r4, #41]	; 0x29
                            cache_entry -> fx_cached_sector =  (~(ULONG64)0);
 800628c:	e9c4 0108 	strd	r0, r1, [r4, #32]
                            if (cache_entry -> fx_cached_sector_buffer_dirty)
 8006290:	b142      	cbz	r2, 80062a4 <_fx_utility_logical_sector_flush+0x484>
                                cache_entry -> fx_cached_sector_buffer_dirty =  FX_FALSE;
 8006292:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
                                remaining_dirty--;
 8006296:	f10a 3aff 	add.w	sl, sl, #4294967295
                                media_ptr -> fx_media_sector_cache_dirty_count--;
 800629a:	f8d9 3024 	ldr.w	r3, [r9, #36]	; 0x24
 800629e:	3b01      	subs	r3, #1
 80062a0:	f8c9 3024 	str.w	r3, [r9, #36]	; 0x24
 80062a4:	ea4b 030a 	orr.w	r3, fp, sl
                        sectors--;
 80062a8:	e9dd 1200 	ldrd	r1, r2, [sp]
 80062ac:	f111 31ff 	adds.w	r1, r1, #4294967295
 80062b0:	f142 32ff 	adc.w	r2, r2, #4294967295
 80062b4:	e9cd 1200 	strd	r1, r2, [sp]
 80062b8:	4619      	mov	r1, r3
                    if ((remaining_dirty == 0) && (invalidate == FX_FALSE))
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	f43f af4e 	beq.w	800615c <_fx_utility_logical_sector_flush+0x33c>
 80062c0:	e9dd 2000 	ldrd	r2, r0, [sp]
 80062c4:	4310      	orrs	r0, r2
 80062c6:	e6cf      	b.n	8006068 <_fx_utility_logical_sector_flush+0x248>
                        if (cache_entry -> fx_cached_sector_buffer_dirty)
 80062c8:	f894 1040 	ldrb.w	r1, [r4, #64]	; 0x40
 80062cc:	b3a1      	cbz	r1, 8006338 <_fx_utility_logical_sector_flush+0x518>
                            if (media_ptr -> fx_media_driver_write_protect == FX_FALSE)
 80062ce:	f8d9 10a8 	ldr.w	r1, [r9, #168]	; 0xa8
 80062d2:	bb89      	cbnz	r1, 8006338 <_fx_utility_logical_sector_flush+0x518>
                                media_ptr -> fx_media_driver_write_requests++;
 80062d4:	f8d9 31b0 	ldr.w	r3, [r9, #432]	; 0x1b0
                                media_ptr -> fx_media_driver_status =           FX_IO_ERROR;
 80062d8:	f04f 0c01 	mov.w	ip, #1
                                media_ptr -> fx_media_driver_buffer =           cache_entry -> fx_cached_sector_memory_buffer;
 80062dc:	6b21      	ldr	r1, [r4, #48]	; 0x30
                                media_ptr -> fx_media_driver_status =           FX_IO_ERROR;
 80062de:	2290      	movs	r2, #144	; 0x90
                                media_ptr -> fx_media_driver_write_requests++;
 80062e0:	3301      	adds	r3, #1
                                media_ptr -> fx_media_driver_logical_sector =   (ULONG)cache_entry -> fx_cached_sector;
 80062e2:	f8c9 7094 	str.w	r7, [r9, #148]	; 0x94
                                media_ptr -> fx_media_driver_buffer =           cache_entry -> fx_cached_sector_memory_buffer;
 80062e6:	f8c9 1090 	str.w	r1, [r9, #144]	; 0x90
                                media_ptr -> fx_media_driver_write_requests++;
 80062ea:	f8c9 31b0 	str.w	r3, [r9, #432]	; 0x1b0
                                media_ptr -> fx_media_driver_sectors =          1;
 80062ee:	2301      	movs	r3, #1
                                media_ptr -> fx_media_driver_status =           FX_IO_ERROR;
 80062f0:	e9c9 c222 	strd	ip, r2, [r9, #136]	; 0x88
                                media_ptr -> fx_media_driver_sectors =          1;
 80062f4:	f8c9 3098 	str.w	r3, [r9, #152]	; 0x98
                                media_ptr -> fx_media_driver_sector_type =      cache_entry -> fx_cached_sector_type;
 80062f8:	f894 3042 	ldrb.w	r3, [r4, #66]	; 0x42
 80062fc:	f8c9 30b8 	str.w	r3, [r9, #184]	; 0xb8
                                if (cache_entry -> fx_cached_sector_type != FX_DATA_SECTOR)
 8006300:	f894 3042 	ldrb.w	r3, [r4, #66]	; 0x42
 8006304:	2b04      	cmp	r3, #4
 8006306:	d002      	beq.n	800630e <_fx_utility_logical_sector_flush+0x4ee>
                                    media_ptr -> fx_media_driver_system_write =  FX_TRUE;
 8006308:	2301      	movs	r3, #1
 800630a:	f8c9 30b0 	str.w	r3, [r9, #176]	; 0xb0
                                (media_ptr -> fx_media_driver_entry) (media_ptr);
 800630e:	f8d9 30bc 	ldr.w	r3, [r9, #188]	; 0xbc
 8006312:	4648      	mov	r0, r9
 8006314:	4798      	blx	r3
                                media_ptr -> fx_media_driver_system_write =  FX_FALSE;
 8006316:	2300      	movs	r3, #0
                                if (media_ptr -> fx_media_driver_status)
 8006318:	f8d9 008c 	ldr.w	r0, [r9, #140]	; 0x8c
                                media_ptr -> fx_media_driver_system_write =  FX_FALSE;
 800631c:	f8c9 30b0 	str.w	r3, [r9, #176]	; 0xb0
                                if (media_ptr -> fx_media_driver_status)
 8006320:	2800      	cmp	r0, #0
 8006322:	f47f ae35 	bne.w	8005f90 <_fx_utility_logical_sector_flush+0x170>
                                cache_entry -> fx_cached_sector_buffer_dirty =  FX_FALSE;
 8006326:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
                                remaining_dirty--;
 800632a:	f10a 3aff 	add.w	sl, sl, #4294967295
                                media_ptr -> fx_media_sector_cache_dirty_count--;
 800632e:	f8d9 3024 	ldr.w	r3, [r9, #36]	; 0x24
 8006332:	3b01      	subs	r3, #1
 8006334:	f8c9 3024 	str.w	r3, [r9, #36]	; 0x24
                        if (invalidate)
 8006338:	f1bb 0f00 	cmp.w	fp, #0
 800633c:	d014      	beq.n	8006368 <_fx_utility_logical_sector_flush+0x548>
                            cache_entry -> fx_cached_sector_valid =  FX_FALSE;
 800633e:	2300      	movs	r3, #0
                            cache_entry -> fx_cached_sector =  (~(ULONG64)0);
 8006340:	f04f 30ff 	mov.w	r0, #4294967295
 8006344:	f04f 31ff 	mov.w	r1, #4294967295
                            if (cache_entry -> fx_cached_sector_buffer_dirty)
 8006348:	f894 2040 	ldrb.w	r2, [r4, #64]	; 0x40
                            cache_entry -> fx_cached_sector_valid =  FX_FALSE;
 800634c:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
                            cache_entry -> fx_cached_sector =  (~(ULONG64)0);
 8006350:	e9c4 010e 	strd	r0, r1, [r4, #56]	; 0x38
                            if (cache_entry -> fx_cached_sector_buffer_dirty)
 8006354:	b142      	cbz	r2, 8006368 <_fx_utility_logical_sector_flush+0x548>
                                cache_entry -> fx_cached_sector_buffer_dirty =  FX_FALSE;
 8006356:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
                                remaining_dirty--;
 800635a:	f10a 3aff 	add.w	sl, sl, #4294967295
                                media_ptr -> fx_media_sector_cache_dirty_count--;
 800635e:	f8d9 3024 	ldr.w	r3, [r9, #36]	; 0x24
 8006362:	3b01      	subs	r3, #1
 8006364:	f8c9 3024 	str.w	r3, [r9, #36]	; 0x24
 8006368:	ea4a 030b 	orr.w	r3, sl, fp
                        sectors--;
 800636c:	e9dd 1200 	ldrd	r1, r2, [sp]
 8006370:	f111 31ff 	adds.w	r1, r1, #4294967295
 8006374:	f142 32ff 	adc.w	r2, r2, #4294967295
 8006378:	e9cd 1200 	strd	r1, r2, [sp]
 800637c:	4619      	mov	r1, r3
                    if ((remaining_dirty == 0) && (invalidate == FX_FALSE))
 800637e:	2b00      	cmp	r3, #0
 8006380:	f43f aeec 	beq.w	800615c <_fx_utility_logical_sector_flush+0x33c>
 8006384:	e9dd 2000 	ldrd	r2, r0, [sp]
 8006388:	4310      	orrs	r0, r2
 800638a:	e686      	b.n	800609a <_fx_utility_logical_sector_flush+0x27a>
                    if ((sectors == 0) && (invalidate == FX_FALSE))
 800638c:	2100      	movs	r1, #0
 800638e:	2200      	movs	r2, #0
 8006390:	e9cd 1200 	strd	r1, r2, [sp]
 8006394:	e69a      	b.n	80060cc <_fx_utility_logical_sector_flush+0x2ac>
                        if (cache_entry -> fx_cached_sector_buffer_dirty)
 8006396:	f894 1058 	ldrb.w	r1, [r4, #88]	; 0x58
 800639a:	b399      	cbz	r1, 8006404 <_fx_utility_logical_sector_flush+0x5e4>
                            if (media_ptr -> fx_media_driver_write_protect == FX_FALSE)
 800639c:	f8d9 10a8 	ldr.w	r1, [r9, #168]	; 0xa8
 80063a0:	bb81      	cbnz	r1, 8006404 <_fx_utility_logical_sector_flush+0x5e4>
                                media_ptr -> fx_media_driver_write_requests++;
 80063a2:	f8d9 31b0 	ldr.w	r3, [r9, #432]	; 0x1b0
                                media_ptr -> fx_media_driver_status =           FX_IO_ERROR;
 80063a6:	2001      	movs	r0, #1
                                media_ptr -> fx_media_driver_buffer =           cache_entry -> fx_cached_sector_memory_buffer;
 80063a8:	6ca1      	ldr	r1, [r4, #72]	; 0x48
                                media_ptr -> fx_media_driver_status =           FX_IO_ERROR;
 80063aa:	2290      	movs	r2, #144	; 0x90
                                media_ptr -> fx_media_driver_write_requests++;
 80063ac:	3301      	adds	r3, #1
                                media_ptr -> fx_media_driver_logical_sector =   (ULONG)cache_entry -> fx_cached_sector;
 80063ae:	f8c9 7094 	str.w	r7, [r9, #148]	; 0x94
                                media_ptr -> fx_media_driver_buffer =           cache_entry -> fx_cached_sector_memory_buffer;
 80063b2:	f8c9 1090 	str.w	r1, [r9, #144]	; 0x90
                                media_ptr -> fx_media_driver_write_requests++;
 80063b6:	f8c9 31b0 	str.w	r3, [r9, #432]	; 0x1b0
                                media_ptr -> fx_media_driver_sectors =          1;
 80063ba:	2301      	movs	r3, #1
                                media_ptr -> fx_media_driver_status =           FX_IO_ERROR;
 80063bc:	e9c9 0222 	strd	r0, r2, [r9, #136]	; 0x88
                                media_ptr -> fx_media_driver_sectors =          1;
 80063c0:	f8c9 3098 	str.w	r3, [r9, #152]	; 0x98
                                media_ptr -> fx_media_driver_sector_type =      cache_entry -> fx_cached_sector_type;
 80063c4:	f894 305a 	ldrb.w	r3, [r4, #90]	; 0x5a
 80063c8:	f8c9 30b8 	str.w	r3, [r9, #184]	; 0xb8
                                if (cache_entry -> fx_cached_sector_type != FX_DATA_SECTOR)
 80063cc:	f894 305a 	ldrb.w	r3, [r4, #90]	; 0x5a
 80063d0:	2b04      	cmp	r3, #4
 80063d2:	d002      	beq.n	80063da <_fx_utility_logical_sector_flush+0x5ba>
                                    media_ptr -> fx_media_driver_system_write =  FX_TRUE;
 80063d4:	2301      	movs	r3, #1
 80063d6:	f8c9 30b0 	str.w	r3, [r9, #176]	; 0xb0
                                (media_ptr -> fx_media_driver_entry) (media_ptr);
 80063da:	f8d9 30bc 	ldr.w	r3, [r9, #188]	; 0xbc
 80063de:	4648      	mov	r0, r9
 80063e0:	4798      	blx	r3
                                media_ptr -> fx_media_driver_system_write =  FX_FALSE;
 80063e2:	2300      	movs	r3, #0
                                if (media_ptr -> fx_media_driver_status)
 80063e4:	f8d9 008c 	ldr.w	r0, [r9, #140]	; 0x8c
                                media_ptr -> fx_media_driver_system_write =  FX_FALSE;
 80063e8:	f8c9 30b0 	str.w	r3, [r9, #176]	; 0xb0
                                if (media_ptr -> fx_media_driver_status)
 80063ec:	2800      	cmp	r0, #0
 80063ee:	f47f adcf 	bne.w	8005f90 <_fx_utility_logical_sector_flush+0x170>
                                cache_entry -> fx_cached_sector_buffer_dirty =  FX_FALSE;
 80063f2:	f884 0058 	strb.w	r0, [r4, #88]	; 0x58
                                remaining_dirty--;
 80063f6:	f10a 3aff 	add.w	sl, sl, #4294967295
                                media_ptr -> fx_media_sector_cache_dirty_count--;
 80063fa:	f8d9 3024 	ldr.w	r3, [r9, #36]	; 0x24
 80063fe:	3b01      	subs	r3, #1
 8006400:	f8c9 3024 	str.w	r3, [r9, #36]	; 0x24
                        if (invalidate)
 8006404:	f1bb 0f00 	cmp.w	fp, #0
 8006408:	d014      	beq.n	8006434 <_fx_utility_logical_sector_flush+0x614>
                            cache_entry -> fx_cached_sector_valid =  FX_FALSE;
 800640a:	2300      	movs	r3, #0
                            cache_entry -> fx_cached_sector =  (~(ULONG64)0);
 800640c:	f04f 30ff 	mov.w	r0, #4294967295
 8006410:	f04f 31ff 	mov.w	r1, #4294967295
                            if (cache_entry -> fx_cached_sector_buffer_dirty)
 8006414:	f894 2058 	ldrb.w	r2, [r4, #88]	; 0x58
                            cache_entry -> fx_cached_sector_valid =  FX_FALSE;
 8006418:	f884 3059 	strb.w	r3, [r4, #89]	; 0x59
                            cache_entry -> fx_cached_sector =  (~(ULONG64)0);
 800641c:	e9c4 0114 	strd	r0, r1, [r4, #80]	; 0x50
                            if (cache_entry -> fx_cached_sector_buffer_dirty)
 8006420:	b142      	cbz	r2, 8006434 <_fx_utility_logical_sector_flush+0x614>
                                cache_entry -> fx_cached_sector_buffer_dirty =  FX_FALSE;
 8006422:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58
                                remaining_dirty--;
 8006426:	f10a 3aff 	add.w	sl, sl, #4294967295
                                media_ptr -> fx_media_sector_cache_dirty_count--;
 800642a:	f8d9 3024 	ldr.w	r3, [r9, #36]	; 0x24
 800642e:	3b01      	subs	r3, #1
 8006430:	f8c9 3024 	str.w	r3, [r9, #36]	; 0x24
                        sectors--;
 8006434:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006438:	f112 32ff 	adds.w	r2, r2, #4294967295
 800643c:	f143 33ff 	adc.w	r3, r3, #4294967295
 8006440:	e9cd 2300 	strd	r2, r3, [sp]
 8006444:	ea5a 030b 	orrs.w	r3, sl, fp
 8006448:	bf08      	it	eq
 800644a:	f04f 0a00 	moveq.w	sl, #0
 800644e:	e63d      	b.n	80060cc <_fx_utility_logical_sector_flush+0x2ac>
                bit_set++;
 8006450:	9a08      	ldr	r2, [sp, #32]
 8006452:	3201      	adds	r2, #1
 8006454:	9208      	str	r2, [sp, #32]
        while (valid_bit_map)
 8006456:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006458:	0852      	lsrs	r2, r2, #1
 800645a:	9209      	str	r2, [sp, #36]	; 0x24
 800645c:	f47f ae59 	bne.w	8006112 <_fx_utility_logical_sector_flush+0x2f2>
 8006460:	e595      	b.n	8005f8e <_fx_utility_logical_sector_flush+0x16e>
 8006462:	9b08      	ldr	r3, [sp, #32]
 8006464:	e678      	b.n	8006158 <_fx_utility_logical_sector_flush+0x338>
 8006466:	bf00      	nop

08006468 <_fx_utility_logical_sector_read>:
/*  05-19-2020     William E. Lamie         Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _fx_utility_logical_sector_read(FX_MEDIA *media_ptr, ULONG64 logical_sector,
                                      VOID *buffer_ptr, ULONG sectors, UCHAR sector_type)
{
 8006468:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800646c:	b08b      	sub	sp, #44	; 0x2c
 800646e:	4604      	mov	r4, r0
 8006470:	4616      	mov	r6, r2
 8006472:	461f      	mov	r7, r3
 8006474:	f89d 1058 	ldrb.w	r1, [sp, #88]	; 0x58
 8006478:	f8dd a050 	ldr.w	sl, [sp, #80]	; 0x50


#ifndef FX_MEDIA_STATISTICS_DISABLE

    /* Determine if the request is for FAT sector.  */
    if (sector_type == FX_FAT_SECTOR)
 800647c:	2902      	cmp	r1, #2
{
 800647e:	9106      	str	r1, [sp, #24]
 8006480:	9d15      	ldr	r5, [sp, #84]	; 0x54
    if (sector_type == FX_FAT_SECTOR)
 8006482:	d104      	bne.n	800648e <_fx_utility_logical_sector_read+0x26>
    {

        /* Increment the number of FAT sector reads.  */
        media_ptr -> fx_media_fat_sector_reads++;
 8006484:	f8d0 3194 	ldr.w	r3, [r0, #404]	; 0x194
 8006488:	3301      	adds	r3, #1
 800648a:	f8c0 3194 	str.w	r3, [r0, #404]	; 0x194
    }

    /* Increment the number of logical sectors read.  */
    media_ptr -> fx_media_logical_sector_reads++;
 800648e:	f8d4 319c 	ldr.w	r3, [r4, #412]	; 0x19c

    /* Extended port-specific processing macro, which is by default defined to white space.  */
    FX_UTILITY_LOGICAL_SECTOR_READ_EXTENSION

    /* Determine if the request is for the internal media buffer area.  */
    if ((((UCHAR *)buffer_ptr) >= media_ptr -> fx_media_memory_buffer) &&
 8006492:	68a2      	ldr	r2, [r4, #8]
    media_ptr -> fx_media_logical_sector_reads++;
 8006494:	3301      	adds	r3, #1
    if ((((UCHAR *)buffer_ptr) >= media_ptr -> fx_media_memory_buffer) &&
 8006496:	4552      	cmp	r2, sl
    media_ptr -> fx_media_logical_sector_reads++;
 8006498:	f8c4 319c 	str.w	r3, [r4, #412]	; 0x19c
    if ((((UCHAR *)buffer_ptr) >= media_ptr -> fx_media_memory_buffer) &&
 800649c:	d803      	bhi.n	80064a6 <_fx_utility_logical_sector_read+0x3e>
 800649e:	69a3      	ldr	r3, [r4, #24]
 80064a0:	4553      	cmp	r3, sl
 80064a2:	f080 80fa 	bcs.w	800669a <_fx_utility_logical_sector_read+0x232>
    {

        /* Direct I/O to application buffer area.  */

        /* Compare against logical sector to make sure it is valid.  */
        if ((logical_sector + sectors - 1) > (ULONG)media_ptr -> fx_media_total_sectors)
 80064a6:	eb16 0805 	adds.w	r8, r6, r5
 80064aa:	f147 0900 	adc.w	r9, r7, #0
 80064ae:	f118 30ff 	adds.w	r0, r8, #4294967295
 80064b2:	f149 31ff 	adc.w	r1, r9, #4294967295
 80064b6:	f04f 0900 	mov.w	r9, #0
 80064ba:	e9d4 230e 	ldrd	r2, r3, [r4, #56]	; 0x38
 80064be:	4589      	cmp	r9, r1
 80064c0:	bf08      	it	eq
 80064c2:	4282      	cmpeq	r2, r0
 80064c4:	f0c0 80e5 	bcc.w	8006692 <_fx_utility_logical_sector_read+0x22a>
        {
            return(FX_SECTOR_INVALID);
        }

        /* Attempt to fill the beginning of the buffer from cached sectors.  */
        while (sectors)
 80064c8:	2d00      	cmp	r5, #0
 80064ca:	f000 80de 	beq.w	800668a <_fx_utility_logical_sector_read+0x222>
 80064ce:	f10d 0b24 	add.w	fp, sp, #36	; 0x24
 80064d2:	e00b      	b.n	80064ec <_fx_utility_logical_sector_read+0x84>

            /* Advance the destination buffer.  */
            buffer_ptr =  ((UCHAR *)buffer_ptr) + media_ptr -> fx_media_bytes_per_sector;

            /* Advance the sector and decrement the number of sectors left.  */
            logical_sector++;
 80064d4:	3601      	adds	r6, #1
            _fx_utility_memory_copy(media_ptr -> fx_media_memory_buffer, buffer_ptr, media_ptr -> fx_media_bytes_per_sector);
 80064d6:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80064d8:	68a0      	ldr	r0, [r4, #8]
            logical_sector++;
 80064da:	f147 0700 	adc.w	r7, r7, #0
            _fx_utility_memory_copy(media_ptr -> fx_media_memory_buffer, buffer_ptr, media_ptr -> fx_media_bytes_per_sector);
 80064de:	f7fe f9f7 	bl	80048d0 <_fx_utility_memory_copy>
            buffer_ptr =  ((UCHAR *)buffer_ptr) + media_ptr -> fx_media_bytes_per_sector;
 80064e2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
        while (sectors)
 80064e4:	3d01      	subs	r5, #1
            buffer_ptr =  ((UCHAR *)buffer_ptr) + media_ptr -> fx_media_bytes_per_sector;
 80064e6:	449a      	add	sl, r3
        while (sectors)
 80064e8:	f000 80cf 	beq.w	800668a <_fx_utility_logical_sector_read+0x222>
            if (_fx_utility_logical_sector_cache_entry_read(media_ptr, logical_sector, &previous_cache_entry))
 80064ec:	f8cd b000 	str.w	fp, [sp]
 80064f0:	4632      	mov	r2, r6
 80064f2:	463b      	mov	r3, r7
 80064f4:	4620      	mov	r0, r4
 80064f6:	f000 faab 	bl	8006a50 <_fx_utility_logical_sector_cache_entry_read>
            _fx_utility_memory_copy(media_ptr -> fx_media_memory_buffer, buffer_ptr, media_ptr -> fx_media_bytes_per_sector);
 80064fa:	4651      	mov	r1, sl
            if (_fx_utility_logical_sector_cache_entry_read(media_ptr, logical_sector, &previous_cache_entry))
 80064fc:	2800      	cmp	r0, #0
 80064fe:	d0e9      	beq.n	80064d4 <_fx_utility_logical_sector_read+0x6c>
            sectors--;
        }

        /* Calculate the end sector.  */
        end_sector = logical_sector + sectors - 1;
 8006500:	f116 38ff 	adds.w	r8, r6, #4294967295
 8006504:	f147 39ff 	adc.w	r9, r7, #4294967295
 8006508:	eb18 0205 	adds.w	r2, r8, r5
 800650c:	f149 0300 	adc.w	r3, r9, #0
 8006510:	4690      	mov	r8, r2
 8006512:	4699      	mov	r9, r3
 8006514:	e009      	b.n	800652a <_fx_utility_logical_sector_read+0xc2>
                break;
            }

            /* Yes, sector is in the cache. Copy the data from the cache to the destination buffer.  */
            _fx_utility_memory_copy(media_ptr -> fx_media_memory_buffer,
                                    ((UCHAR *)buffer_ptr) + ((sectors - 1) * media_ptr -> fx_media_bytes_per_sector),
 8006516:	3d01      	subs	r5, #1
 8006518:	6aa2      	ldr	r2, [r4, #40]	; 0x28
            _fx_utility_memory_copy(media_ptr -> fx_media_memory_buffer,
 800651a:	68a0      	ldr	r0, [r4, #8]
 800651c:	fb02 a105 	mla	r1, r2, r5, sl
 8006520:	f7fe f9d6 	bl	80048d0 <_fx_utility_memory_copy>
        while (sectors)
 8006524:	2d00      	cmp	r5, #0
 8006526:	f000 80b0 	beq.w	800668a <_fx_utility_logical_sector_read+0x222>
            if (_fx_utility_logical_sector_cache_entry_read(media_ptr, end_sector, &previous_cache_entry))
 800652a:	4642      	mov	r2, r8
                                    media_ptr -> fx_media_bytes_per_sector);

            /* Move sector to previous sector and decrement the number of sectors left.  */
            end_sector--;
 800652c:	f118 38ff 	adds.w	r8, r8, #4294967295
            if (_fx_utility_logical_sector_cache_entry_read(media_ptr, end_sector, &previous_cache_entry))
 8006530:	464b      	mov	r3, r9
 8006532:	f8cd b000 	str.w	fp, [sp]
 8006536:	4620      	mov	r0, r4
            end_sector--;
 8006538:	f149 39ff 	adc.w	r9, r9, #4294967295
            if (_fx_utility_logical_sector_cache_entry_read(media_ptr, end_sector, &previous_cache_entry))
 800653c:	f000 fa88 	bl	8006a50 <_fx_utility_logical_sector_cache_entry_read>
 8006540:	2800      	cmp	r0, #0
 8006542:	d0e8      	beq.n	8006516 <_fx_utility_logical_sector_read+0xae>
            /* No more sectors to read - return success!  */
            return(FX_SUCCESS);
        }

        /* Flush and invalidate any entries in the cache that are in this direct I/O read request range.  */
        _fx_utility_logical_sector_flush(media_ptr, logical_sector, (ULONG64) sectors, FX_TRUE);
 8006544:	f04f 0901 	mov.w	r9, #1
 8006548:	f04f 0800 	mov.w	r8, #0
 800654c:	4632      	mov	r2, r6
 800654e:	463b      	mov	r3, r7
 8006550:	9500      	str	r5, [sp, #0]
 8006552:	4620      	mov	r0, r4
 8006554:	f8cd 9008 	str.w	r9, [sp, #8]
 8006558:	f8cd 8004 	str.w	r8, [sp, #4]
 800655c:	f7ff fc60 	bl	8005e20 <_fx_utility_logical_sector_flush>

#ifndef FX_MEDIA_STATISTICS_DISABLE

        /* Increment the number of driver read sector(s) requests.  */
        media_ptr -> fx_media_driver_read_requests++;
 8006560:	f8d4 31ac 	ldr.w	r3, [r4, #428]	; 0x1ac
        media_ptr -> fx_media_driver_logical_sector =   logical_sector;
#else
        media_ptr -> fx_media_driver_logical_sector =   (ULONG)logical_sector;
#endif
        media_ptr -> fx_media_driver_sectors =          sectors;
        media_ptr -> fx_media_driver_sector_type =      sector_type;
 8006564:	9906      	ldr	r1, [sp, #24]
        media_ptr -> fx_media_driver_status =           FX_IO_ERROR;
 8006566:	2290      	movs	r2, #144	; 0x90
        media_ptr -> fx_media_driver_read_requests++;
 8006568:	444b      	add	r3, r9
        media_ptr -> fx_media_driver_request =          FX_DRIVER_READ;
 800656a:	f8c4 8088 	str.w	r8, [r4, #136]	; 0x88

        /* Determine if the sector is a data sector or a system sector.  */
        if (sector_type == FX_DATA_SECTOR)
 800656e:	2904      	cmp	r1, #4
        media_ptr -> fx_media_driver_sectors =          sectors;
 8006570:	f8c4 5098 	str.w	r5, [r4, #152]	; 0x98
        media_ptr -> fx_media_driver_sector_type =      sector_type;
 8006574:	f8c4 10b8 	str.w	r1, [r4, #184]	; 0xb8
        media_ptr -> fx_media_driver_read_requests++;
 8006578:	f8c4 31ac 	str.w	r3, [r4, #428]	; 0x1ac
        media_ptr -> fx_media_driver_status =           FX_IO_ERROR;
 800657c:	f8c4 208c 	str.w	r2, [r4, #140]	; 0x8c
        media_ptr -> fx_media_driver_logical_sector =   (ULONG)logical_sector;
 8006580:	e9c4 a624 	strd	sl, r6, [r4, #144]	; 0x90
        if (sector_type == FX_DATA_SECTOR)
 8006584:	f000 80fc 	beq.w	8006780 <_fx_utility_logical_sector_read+0x318>

        /* If trace is enabled, insert this event into the trace buffer.  */
        FX_TRACE_IN_LINE_INSERT(FX_TRACE_INTERNAL_IO_DRIVER_READ, media_ptr, logical_sector, sectors, buffer_ptr, FX_TRACE_INTERNAL_EVENTS, 0, 0)

        /* Invoke the driver to read the sector.  */
        (media_ptr -> fx_media_driver_entry) (media_ptr);
 8006588:	f8d4 30bc 	ldr.w	r3, [r4, #188]	; 0xbc
 800658c:	4620      	mov	r0, r4
 800658e:	4798      	blx	r3

        /* Clear data sector is present flag.  */
        media_ptr -> fx_media_driver_data_sector_read =  FX_FALSE;
 8006590:	2300      	movs	r3, #0

#ifndef FX_DISABLE_DIRECT_DATA_READ_CACHE_FILL

        /* Determine if the read was successful and if number of sectors just read will
           reasonably fit into the cache.  */
        if ((media_ptr -> fx_media_driver_status == FX_SUCCESS) && (sectors < (media_ptr -> fx_media_sector_cache_size / 4)))
 8006592:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
        media_ptr -> fx_media_driver_data_sector_read =  FX_FALSE;
 8006596:	f8c4 30b4 	str.w	r3, [r4, #180]	; 0xb4
        if ((media_ptr -> fx_media_driver_status == FX_SUCCESS) && (sectors < (media_ptr -> fx_media_sector_cache_size / 4)))
 800659a:	2800      	cmp	r0, #0
 800659c:	d176      	bne.n	800668c <_fx_utility_logical_sector_read+0x224>
 800659e:	6963      	ldr	r3, [r4, #20]
 80065a0:	ebb5 0f93 	cmp.w	r5, r3, lsr #2
 80065a4:	d272      	bcs.n	800668c <_fx_utility_logical_sector_read+0x224>
 80065a6:	f116 0801 	adds.w	r8, r6, #1
 80065aa:	f105 31ff 	add.w	r1, r5, #4294967295

                    /* Invoke the driver to write the sector.  */
                    (media_ptr -> fx_media_driver_entry) (media_ptr);

                    /* Clear the system write flag.  */
                    media_ptr -> fx_media_driver_system_write =  FX_FALSE;
 80065ae:	9007      	str	r0, [sp, #28]
 80065b0:	f147 0900 	adc.w	r9, r7, #0
 80065b4:	eb18 0201 	adds.w	r2, r8, r1
 80065b8:	f149 0300 	adc.w	r3, r9, #0
                    media_ptr -> fx_media_driver_status =           FX_IO_ERROR;
 80065bc:	46d1      	mov	r9, sl
 80065be:	46a2      	mov	sl, r4
 80065c0:	e9cd 2304 	strd	r2, r3, [sp, #16]
                cache_entry =  _fx_utility_logical_sector_cache_entry_read(media_ptr, logical_sector, &previous_cache_entry);
 80065c4:	f8cd b000 	str.w	fp, [sp]
 80065c8:	4632      	mov	r2, r6
 80065ca:	463b      	mov	r3, r7
 80065cc:	4650      	mov	r0, sl
 80065ce:	f000 fa3f 	bl	8006a50 <_fx_utility_logical_sector_cache_entry_read>
                if (cache_entry == FX_NULL)
 80065d2:	4604      	mov	r4, r0
 80065d4:	2800      	cmp	r0, #0
 80065d6:	d058      	beq.n	800668a <_fx_utility_logical_sector_read+0x222>
                if ((cache_entry -> fx_cached_sector_valid) &&
 80065d8:	7c42      	ldrb	r2, [r0, #17]
 80065da:	6803      	ldr	r3, [r0, #0]
 80065dc:	b372      	cbz	r2, 800663c <_fx_utility_logical_sector_read+0x1d4>
 80065de:	7c22      	ldrb	r2, [r4, #16]
                    (media_ptr -> fx_media_driver_entry) (media_ptr);
 80065e0:	4650      	mov	r0, sl
                if ((cache_entry -> fx_cached_sector_valid) &&
 80065e2:	b35a      	cbz	r2, 800663c <_fx_utility_logical_sector_read+0x1d4>
                    media_ptr -> fx_media_driver_request =          FX_DRIVER_WRITE;
 80065e4:	2101      	movs	r1, #1
                    media_ptr -> fx_media_driver_buffer =           cache_entry -> fx_cached_sector_memory_buffer;
 80065e6:	f8ca 3090 	str.w	r3, [sl, #144]	; 0x90
                    media_ptr -> fx_media_driver_write_requests++;
 80065ea:	f8da 21b0 	ldr.w	r2, [sl, #432]	; 0x1b0
                    media_ptr -> fx_media_driver_logical_sector =   (ULONG)cache_entry -> fx_cached_sector;
 80065ee:	68a3      	ldr	r3, [r4, #8]
                    media_ptr -> fx_media_driver_request =          FX_DRIVER_WRITE;
 80065f0:	f8ca 1088 	str.w	r1, [sl, #136]	; 0x88
                    media_ptr -> fx_media_driver_write_requests++;
 80065f4:	440a      	add	r2, r1
                    media_ptr -> fx_media_driver_logical_sector =   (ULONG)cache_entry -> fx_cached_sector;
 80065f6:	f8ca 3094 	str.w	r3, [sl, #148]	; 0x94
                    media_ptr -> fx_media_driver_status =           FX_IO_ERROR;
 80065fa:	2190      	movs	r1, #144	; 0x90
                    media_ptr -> fx_media_driver_sectors =          1;
 80065fc:	2301      	movs	r3, #1
                    media_ptr -> fx_media_driver_write_requests++;
 80065fe:	f8ca 21b0 	str.w	r2, [sl, #432]	; 0x1b0
                    media_ptr -> fx_media_driver_status =           FX_IO_ERROR;
 8006602:	f8ca 108c 	str.w	r1, [sl, #140]	; 0x8c
                    media_ptr -> fx_media_driver_sectors =          1;
 8006606:	f8ca 3098 	str.w	r3, [sl, #152]	; 0x98
                    media_ptr -> fx_media_driver_sector_type =      cache_entry -> fx_cached_sector_type;
 800660a:	7ca3      	ldrb	r3, [r4, #18]
 800660c:	f8ca 30b8 	str.w	r3, [sl, #184]	; 0xb8
                    if (cache_entry -> fx_cached_sector_type != FX_DATA_SECTOR)
 8006610:	7ca3      	ldrb	r3, [r4, #18]
 8006612:	2b04      	cmp	r3, #4
 8006614:	d002      	beq.n	800661c <_fx_utility_logical_sector_read+0x1b4>
                        media_ptr -> fx_media_driver_system_write =  FX_TRUE;
 8006616:	2301      	movs	r3, #1
 8006618:	f8ca 30b0 	str.w	r3, [sl, #176]	; 0xb0
                    (media_ptr -> fx_media_driver_entry) (media_ptr);
 800661c:	f8da 30bc 	ldr.w	r3, [sl, #188]	; 0xbc
 8006620:	4798      	blx	r3
                    media_ptr -> fx_media_driver_system_write =  FX_FALSE;
 8006622:	9b07      	ldr	r3, [sp, #28]

                    /* Check for successful completion.  */
                    if (media_ptr -> fx_media_driver_status)
 8006624:	f8da 008c 	ldr.w	r0, [sl, #140]	; 0x8c
                    media_ptr -> fx_media_driver_system_write =  FX_FALSE;
 8006628:	f8ca 30b0 	str.w	r3, [sl, #176]	; 0xb0
                    if (media_ptr -> fx_media_driver_status)
 800662c:	bb70      	cbnz	r0, 800668c <_fx_utility_logical_sector_read+0x224>
                        return(media_ptr -> fx_media_driver_status);
                    }

                    /* Clear the buffer dirty flag since it has been flushed
                       out.  */
                    cache_entry -> fx_cached_sector_buffer_dirty =  FX_FALSE;
 800662e:	7420      	strb	r0, [r4, #16]

                    /* Decrement the number of outstanding dirty cache entries.  */
                    media_ptr -> fx_media_sector_cache_dirty_count--;
 8006630:	f8da 2024 	ldr.w	r2, [sl, #36]	; 0x24
 8006634:	6823      	ldr	r3, [r4, #0]
 8006636:	3a01      	subs	r2, #1
 8006638:	f8ca 2024 	str.w	r2, [sl, #36]	; 0x24

                /* Remember the sector number.  */
                cache_entry -> fx_cached_sector =  logical_sector;

                /* Make the cache entry valid.  */
                cache_entry -> fx_cached_sector_valid =  FX_TRUE;
 800663c:	f04f 0501 	mov.w	r5, #1

                /* Place this entry that the head of the cached sector
                   list.  */

                /* Determine if we need to update the last used list.  */
                if (previous_cache_entry)
 8006640:	9a09      	ldr	r2, [sp, #36]	; 0x24
                        media_ptr -> fx_media_sector_cache_list_ptr;
                    media_ptr -> fx_media_sector_cache_list_ptr =  cache_entry;
                }

                /* Copy the data from the destination buffer to the cache entry.  */
                _fx_utility_memory_copy(buffer_ptr,
 8006642:	4648      	mov	r0, r9
 8006644:	4619      	mov	r1, r3
                cache_entry -> fx_cached_sector_valid =  FX_TRUE;
 8006646:	7465      	strb	r5, [r4, #17]
                cache_entry -> fx_cached_sector_type =  sector_type;
 8006648:	9d06      	ldr	r5, [sp, #24]
                cache_entry -> fx_cached_sector =  logical_sector;
 800664a:	e9c4 6702 	strd	r6, r7, [r4, #8]
                cache_entry -> fx_cached_sector_type =  sector_type;
 800664e:	74a5      	strb	r5, [r4, #18]
                if (previous_cache_entry)
 8006650:	2a00      	cmp	r2, #0
 8006652:	f000 8098 	beq.w	8006786 <_fx_utility_logical_sector_read+0x31e>
                    cache_entry -> fx_cached_sector_next_used =
 8006656:	f8da 301c 	ldr.w	r3, [sl, #28]

                /* Advance the destination buffer.  */
                buffer_ptr =  ((UCHAR *)buffer_ptr) + media_ptr -> fx_media_bytes_per_sector;

                /* Advance the source sector and decrement the sector count.  */
                logical_sector++;
 800665a:	3601      	adds	r6, #1
                    previous_cache_entry -> fx_cached_sector_next_used =
 800665c:	6965      	ldr	r5, [r4, #20]
                logical_sector++;
 800665e:	f147 0700 	adc.w	r7, r7, #0
                    previous_cache_entry -> fx_cached_sector_next_used =
 8006662:	6155      	str	r5, [r2, #20]
                _fx_utility_memory_copy(buffer_ptr,
 8006664:	f8da 2028 	ldr.w	r2, [sl, #40]	; 0x28
                    cache_entry -> fx_cached_sector_next_used =
 8006668:	6163      	str	r3, [r4, #20]
                    media_ptr -> fx_media_sector_cache_list_ptr =  cache_entry;
 800666a:	f8ca 401c 	str.w	r4, [sl, #28]
                _fx_utility_memory_copy(buffer_ptr,
 800666e:	f7fe f92f 	bl	80048d0 <_fx_utility_memory_copy>
                buffer_ptr =  ((UCHAR *)buffer_ptr) + media_ptr -> fx_media_bytes_per_sector;
 8006672:	f8da 3028 	ldr.w	r3, [sl, #40]	; 0x28
 8006676:	4499      	add	r9, r3
            while (sectors)
 8006678:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800667c:	42a7      	cmp	r7, r4
 800667e:	bf08      	it	eq
 8006680:	429e      	cmpeq	r6, r3
 8006682:	d19f      	bne.n	80065c4 <_fx_utility_logical_sector_read+0x15c>
 8006684:	f8da 008c 	ldr.w	r0, [sl, #140]	; 0x8c
            }
        }
#endif

        /* Return the driver status.  */
        return(media_ptr -> fx_media_driver_status);
 8006688:	e000      	b.n	800668c <_fx_utility_logical_sector_read+0x224>
            return(FX_SUCCESS);
 800668a:	2000      	movs	r0, #0
    }
}
 800668c:	b00b      	add	sp, #44	; 0x2c
 800668e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
            return(FX_SECTOR_INVALID);
 8006692:	2089      	movs	r0, #137	; 0x89
}
 8006694:	b00b      	add	sp, #44	; 0x2c
 8006696:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        cache_entry = _fx_utility_logical_sector_cache_entry_read(media_ptr, logical_sector, &previous_cache_entry);
 800669a:	a909      	add	r1, sp, #36	; 0x24
 800669c:	4632      	mov	r2, r6
 800669e:	463b      	mov	r3, r7
 80066a0:	4620      	mov	r0, r4
 80066a2:	9100      	str	r1, [sp, #0]
 80066a4:	f000 f9d4 	bl	8006a50 <_fx_utility_logical_sector_cache_entry_read>
        if (cache_entry == FX_NULL)
 80066a8:	4605      	mov	r5, r0
 80066aa:	2800      	cmp	r0, #0
 80066ac:	d0ed      	beq.n	800668a <_fx_utility_logical_sector_read+0x222>
        media_ptr -> fx_media_logical_sector_cache_read_misses++;
 80066ae:	f8d4 31a8 	ldr.w	r3, [r4, #424]	; 0x1a8
 80066b2:	3301      	adds	r3, #1
 80066b4:	f8c4 31a8 	str.w	r3, [r4, #424]	; 0x1a8
        if ((cache_entry -> fx_cached_sector_valid) &&
 80066b8:	7c43      	ldrb	r3, [r0, #17]
 80066ba:	b35b      	cbz	r3, 8006714 <_fx_utility_logical_sector_read+0x2ac>
 80066bc:	7c03      	ldrb	r3, [r0, #16]
 80066be:	b34b      	cbz	r3, 8006714 <_fx_utility_logical_sector_read+0x2ac>
            media_ptr -> fx_media_driver_request =          FX_DRIVER_WRITE;
 80066c0:	2101      	movs	r1, #1
            media_ptr -> fx_media_driver_write_requests++;
 80066c2:	f8d4 31b0 	ldr.w	r3, [r4, #432]	; 0x1b0
            media_ptr -> fx_media_driver_buffer =           cache_entry -> fx_cached_sector_memory_buffer;
 80066c6:	6802      	ldr	r2, [r0, #0]
            media_ptr -> fx_media_driver_status =           FX_IO_ERROR;
 80066c8:	2090      	movs	r0, #144	; 0x90
            media_ptr -> fx_media_driver_write_requests++;
 80066ca:	440b      	add	r3, r1
            media_ptr -> fx_media_driver_request =          FX_DRIVER_WRITE;
 80066cc:	f8c4 1088 	str.w	r1, [r4, #136]	; 0x88
            media_ptr -> fx_media_driver_buffer =           cache_entry -> fx_cached_sector_memory_buffer;
 80066d0:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
            media_ptr -> fx_media_driver_write_requests++;
 80066d4:	f8c4 31b0 	str.w	r3, [r4, #432]	; 0x1b0
            media_ptr -> fx_media_driver_logical_sector =   (ULONG)cache_entry -> fx_cached_sector;
 80066d8:	68ab      	ldr	r3, [r5, #8]
            media_ptr -> fx_media_driver_status =           FX_IO_ERROR;
 80066da:	f8c4 008c 	str.w	r0, [r4, #140]	; 0x8c
            (media_ptr -> fx_media_driver_entry) (media_ptr);
 80066de:	4620      	mov	r0, r4
            media_ptr -> fx_media_driver_sectors =          1;
 80066e0:	f8c4 1098 	str.w	r1, [r4, #152]	; 0x98
            media_ptr -> fx_media_driver_logical_sector =   (ULONG)cache_entry -> fx_cached_sector;
 80066e4:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
            media_ptr -> fx_media_driver_sector_type =      cache_entry -> fx_cached_sector_type;
 80066e8:	7cab      	ldrb	r3, [r5, #18]
 80066ea:	f8c4 30b8 	str.w	r3, [r4, #184]	; 0xb8
            if (cache_entry -> fx_cached_sector_type != FX_DATA_SECTOR)
 80066ee:	7cab      	ldrb	r3, [r5, #18]
 80066f0:	2b04      	cmp	r3, #4
            (media_ptr -> fx_media_driver_entry) (media_ptr);
 80066f2:	f8d4 30bc 	ldr.w	r3, [r4, #188]	; 0xbc
                media_ptr -> fx_media_driver_system_write =  FX_TRUE;
 80066f6:	bf18      	it	ne
 80066f8:	f8c4 10b0 	strne.w	r1, [r4, #176]	; 0xb0
            (media_ptr -> fx_media_driver_entry) (media_ptr);
 80066fc:	4798      	blx	r3
            media_ptr -> fx_media_driver_system_write =  FX_FALSE;
 80066fe:	2300      	movs	r3, #0
            if (media_ptr -> fx_media_driver_status)
 8006700:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
            media_ptr -> fx_media_driver_system_write =  FX_FALSE;
 8006704:	f8c4 30b0 	str.w	r3, [r4, #176]	; 0xb0
            if (media_ptr -> fx_media_driver_status)
 8006708:	2800      	cmp	r0, #0
 800670a:	d1bf      	bne.n	800668c <_fx_utility_logical_sector_read+0x224>
            cache_entry -> fx_cached_sector_buffer_dirty =  FX_FALSE;
 800670c:	7428      	strb	r0, [r5, #16]
            media_ptr -> fx_media_sector_cache_dirty_count--;
 800670e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006710:	3b01      	subs	r3, #1
 8006712:	6263      	str	r3, [r4, #36]	; 0x24
        if (logical_sector >= (ULONG)media_ptr -> fx_media_total_sectors)
 8006714:	2100      	movs	r1, #0
 8006716:	e9d4 230e 	ldrd	r2, r3, [r4, #56]	; 0x38
 800671a:	428f      	cmp	r7, r1
 800671c:	bf08      	it	eq
 800671e:	4296      	cmpeq	r6, r2
 8006720:	d2b7      	bcs.n	8006692 <_fx_utility_logical_sector_read+0x22a>
        media_ptr -> fx_media_driver_read_requests++;
 8006722:	f8d4 31ac 	ldr.w	r3, [r4, #428]	; 0x1ac
        media_ptr -> fx_media_driver_request =          FX_DRIVER_READ;
 8006726:	2100      	movs	r1, #0
        media_ptr -> fx_media_driver_status =           FX_IO_ERROR;
 8006728:	2290      	movs	r2, #144	; 0x90
        (media_ptr -> fx_media_driver_entry) (media_ptr);
 800672a:	4620      	mov	r0, r4
        media_ptr -> fx_media_driver_read_requests++;
 800672c:	3301      	adds	r3, #1
 800672e:	f8c4 31ac 	str.w	r3, [r4, #428]	; 0x1ac
        media_ptr -> fx_media_driver_buffer =           cache_entry -> fx_cached_sector_memory_buffer;
 8006732:	682b      	ldr	r3, [r5, #0]
 8006734:	e9c4 3624 	strd	r3, r6, [r4, #144]	; 0x90
        media_ptr -> fx_media_driver_sector_type =      sector_type;
 8006738:	9b06      	ldr	r3, [sp, #24]
        media_ptr -> fx_media_driver_status =           FX_IO_ERROR;
 800673a:	e9c4 1222 	strd	r1, r2, [r4, #136]	; 0x88
        if (sector_type == FX_DATA_SECTOR)
 800673e:	2b04      	cmp	r3, #4
        media_ptr -> fx_media_driver_sectors =          1;
 8006740:	f04f 0201 	mov.w	r2, #1
        media_ptr -> fx_media_driver_sector_type =      sector_type;
 8006744:	f8c4 30b8 	str.w	r3, [r4, #184]	; 0xb8
        media_ptr -> fx_media_driver_sectors =          1;
 8006748:	f8c4 2098 	str.w	r2, [r4, #152]	; 0x98
            media_ptr -> fx_media_driver_data_sector_read =  FX_TRUE;
 800674c:	bf08      	it	eq
 800674e:	f8c4 20b4 	streq.w	r2, [r4, #180]	; 0xb4
        (media_ptr -> fx_media_driver_entry) (media_ptr);
 8006752:	f8d4 30bc 	ldr.w	r3, [r4, #188]	; 0xbc
 8006756:	4798      	blx	r3
        media_ptr -> fx_media_driver_data_sector_read =  FX_FALSE;
 8006758:	2300      	movs	r3, #0
        if (media_ptr -> fx_media_driver_status == FX_SUCCESS)
 800675a:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
        media_ptr -> fx_media_driver_data_sector_read =  FX_FALSE;
 800675e:	f8c4 30b4 	str.w	r3, [r4, #180]	; 0xb4
        if (media_ptr -> fx_media_driver_status == FX_SUCCESS)
 8006762:	bb12      	cbnz	r2, 80067aa <_fx_utility_logical_sector_read+0x342>
            cache_entry -> fx_cached_sector_type =  sector_type;
 8006764:	9b06      	ldr	r3, [sp, #24]
            cache_entry -> fx_cached_sector_valid =  FX_TRUE;
 8006766:	2201      	movs	r2, #1
            cache_entry -> fx_cached_sector_type =  sector_type;
 8006768:	74ab      	strb	r3, [r5, #18]
            if (previous_cache_entry)
 800676a:	9b09      	ldr	r3, [sp, #36]	; 0x24
            cache_entry -> fx_cached_sector_valid =  FX_TRUE;
 800676c:	746a      	strb	r2, [r5, #17]
            cache_entry -> fx_cached_sector =  logical_sector;
 800676e:	e9c5 6702 	strd	r6, r7, [r5, #8]
            if (previous_cache_entry)
 8006772:	b30b      	cbz	r3, 80067b8 <_fx_utility_logical_sector_read+0x350>
                    cache_entry -> fx_cached_sector_next_used;
 8006774:	6969      	ldr	r1, [r5, #20]
                cache_entry -> fx_cached_sector_next_used =
 8006776:	69e2      	ldr	r2, [r4, #28]
                previous_cache_entry -> fx_cached_sector_next_used =
 8006778:	6159      	str	r1, [r3, #20]
                cache_entry -> fx_cached_sector_next_used =
 800677a:	616a      	str	r2, [r5, #20]
                media_ptr -> fx_media_sector_cache_list_ptr =  cache_entry;
 800677c:	61e5      	str	r5, [r4, #28]
 800677e:	e01b      	b.n	80067b8 <_fx_utility_logical_sector_read+0x350>
            media_ptr -> fx_media_driver_data_sector_read =  FX_TRUE;
 8006780:	f8c4 90b4 	str.w	r9, [r4, #180]	; 0xb4
 8006784:	e700      	b.n	8006588 <_fx_utility_logical_sector_read+0x120>
                logical_sector++;
 8006786:	3601      	adds	r6, #1
                _fx_utility_memory_copy(buffer_ptr,
 8006788:	f8da 2028 	ldr.w	r2, [sl, #40]	; 0x28
                logical_sector++;
 800678c:	f147 0700 	adc.w	r7, r7, #0
                _fx_utility_memory_copy(buffer_ptr,
 8006790:	f7fe f89e 	bl	80048d0 <_fx_utility_memory_copy>
                buffer_ptr =  ((UCHAR *)buffer_ptr) + media_ptr -> fx_media_bytes_per_sector;
 8006794:	f8da 3028 	ldr.w	r3, [sl, #40]	; 0x28
 8006798:	4499      	add	r9, r3
            while (sectors)
 800679a:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800679e:	42bc      	cmp	r4, r7
 80067a0:	bf08      	it	eq
 80067a2:	42b3      	cmpeq	r3, r6
 80067a4:	f47f af0e 	bne.w	80065c4 <_fx_utility_logical_sector_read+0x15c>
 80067a8:	e76c      	b.n	8006684 <_fx_utility_logical_sector_read+0x21c>
            cache_entry -> fx_cached_sector =  (~(ULONG64)0);
 80067aa:	f04f 30ff 	mov.w	r0, #4294967295
 80067ae:	f04f 31ff 	mov.w	r1, #4294967295
            cache_entry -> fx_cached_sector_valid =  FX_FALSE;
 80067b2:	746b      	strb	r3, [r5, #17]
            cache_entry -> fx_cached_sector =  (~(ULONG64)0);
 80067b4:	e9c5 0102 	strd	r0, r1, [r5, #8]
        media_ptr -> fx_media_memory_buffer =  cache_entry -> fx_cached_sector_memory_buffer;
 80067b8:	682b      	ldr	r3, [r5, #0]
        return(media_ptr -> fx_media_driver_status);
 80067ba:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
        media_ptr -> fx_media_memory_buffer =  cache_entry -> fx_cached_sector_memory_buffer;
 80067be:	60a3      	str	r3, [r4, #8]
        return(media_ptr -> fx_media_driver_status);
 80067c0:	e764      	b.n	800668c <_fx_utility_logical_sector_read+0x224>
 80067c2:	bf00      	nop

080067c4 <_fx_utility_logical_sector_write>:
/*  05-19-2020     William E. Lamie         Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _fx_utility_logical_sector_write(FX_MEDIA *media_ptr, ULONG64 logical_sector,
                                       VOID *buffer_ptr, ULONG sectors, UCHAR sector_type)
{
 80067c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80067c8:	b085      	sub	sp, #20
 80067ca:	4604      	mov	r4, r0
 80067cc:	4616      	mov	r6, r2
 80067ce:	461f      	mov	r7, r3
 80067d0:	f89d 5040 	ldrb.w	r5, [sp, #64]	; 0x40
 80067d4:	f8dd a038 	ldr.w	sl, [sp, #56]	; 0x38


#ifndef FX_MEDIA_STATISTICS_DISABLE

    /* Determine if the request is for FAT sector.  */
    if (sector_type == FX_FAT_SECTOR)
 80067d8:	2d02      	cmp	r5, #2
 80067da:	d104      	bne.n	80067e6 <_fx_utility_logical_sector_write+0x22>
    {

        /* Increment the number of FAT sector writes.  */
        media_ptr -> fx_media_fat_sector_writes++;
 80067dc:	f8d0 3198 	ldr.w	r3, [r0, #408]	; 0x198
 80067e0:	3301      	adds	r3, #1
 80067e2:	f8c0 3198 	str.w	r3, [r0, #408]	; 0x198
    }

    /* Increment the number of logical sectors written.  */
    media_ptr -> fx_media_logical_sector_writes++;
 80067e6:	f8d4 31a0 	ldr.w	r3, [r4, #416]	; 0x1a0

    /* Extended port-specific processing macro, which is by default defined to white space.  */
    FX_UTILITY_LOGICAL_SECTOR_WRITE_EXTENSION

    /* Determine if the request is from the internal media buffer area.  */
    if ((((UCHAR *)buffer_ptr) >= media_ptr -> fx_media_memory_buffer) &&
 80067ea:	68a2      	ldr	r2, [r4, #8]
    media_ptr -> fx_media_logical_sector_writes++;
 80067ec:	3301      	adds	r3, #1
    if ((((UCHAR *)buffer_ptr) >= media_ptr -> fx_media_memory_buffer) &&
 80067ee:	4552      	cmp	r2, sl
    media_ptr -> fx_media_logical_sector_writes++;
 80067f0:	f8c4 31a0 	str.w	r3, [r4, #416]	; 0x1a0
    if ((((UCHAR *)buffer_ptr) >= media_ptr -> fx_media_memory_buffer) &&
 80067f4:	d802      	bhi.n	80067fc <_fx_utility_logical_sector_write+0x38>
 80067f6:	69a3      	ldr	r3, [r4, #24]
 80067f8:	4553      	cmp	r3, sl
 80067fa:	d24b      	bcs.n	8006894 <_fx_utility_logical_sector_write+0xd0>

        /* Otherwise, the write request is being made directly from an application
           buffer. Determine if the logical sector is valid.  */

        /* Is the logical sector valid? */
        if ((logical_sector == 0) || (logical_sector == ((ULONG)0xFFFFFFFF)))
 80067fc:	ea56 0307 	orrs.w	r3, r6, r7
 8006800:	d044      	beq.n	800688c <_fx_utility_logical_sector_write+0xc8>
 8006802:	2f00      	cmp	r7, #0
 8006804:	bf08      	it	eq
 8006806:	f1b6 3fff 	cmpeq.w	r6, #4294967295
 800680a:	d03f      	beq.n	800688c <_fx_utility_logical_sector_write+0xc8>
        {
            return(FX_SECTOR_INVALID);
        }

        /* Compare logical sector against total sectors to make sure it is valid.  */
        if ((logical_sector + sectors - 1) >= (ULONG)media_ptr -> fx_media_total_sectors)
 800680c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800680e:	f04f 0900 	mov.w	r9, #0
 8006812:	2100      	movs	r1, #0
 8006814:	4698      	mov	r8, r3
 8006816:	eb18 0b06 	adds.w	fp, r8, r6
 800681a:	eb49 0c07 	adc.w	ip, r9, r7
 800681e:	f11b 30ff 	adds.w	r0, fp, #4294967295
 8006822:	e9d4 230e 	ldrd	r2, r3, [r4, #56]	; 0x38
 8006826:	460b      	mov	r3, r1
 8006828:	f14c 31ff 	adc.w	r1, ip, #4294967295
 800682c:	4299      	cmp	r1, r3
 800682e:	bf08      	it	eq
 8006830:	4290      	cmpeq	r0, r2
 8006832:	d22b      	bcs.n	800688c <_fx_utility_logical_sector_write+0xc8>
        {
            return(FX_SECTOR_INVALID);
        }

        /* Flush and invalidate for any entries in the cache that are in this direct I/O read request range.  */
        _fx_utility_logical_sector_flush(media_ptr, logical_sector, (ULONG64) sectors, FX_TRUE);
 8006834:	f04f 0b01 	mov.w	fp, #1
 8006838:	4632      	mov	r2, r6
 800683a:	463b      	mov	r3, r7
 800683c:	4620      	mov	r0, r4
 800683e:	f8cd b008 	str.w	fp, [sp, #8]
 8006842:	e9cd 8900 	strd	r8, r9, [sp]
 8006846:	f7ff faeb 	bl	8005e20 <_fx_utility_logical_sector_flush>

#ifndef FX_MEDIA_STATISTICS_DISABLE

        /* Increment the number of driver write sector(s) requests.  */
        media_ptr -> fx_media_driver_write_requests++;
 800684a:	f8d4 31b0 	ldr.w	r3, [r4, #432]	; 0x1b0
#endif

        /* Build request to the driver.  */
        media_ptr -> fx_media_driver_request =          FX_DRIVER_WRITE;
        media_ptr -> fx_media_driver_status =           FX_IO_ERROR;
 800684e:	2290      	movs	r2, #144	; 0x90
#ifdef FX_DRIVER_USE_64BIT_LBA
        media_ptr -> fx_media_driver_logical_sector =   logical_sector;
#else
        media_ptr -> fx_media_driver_logical_sector =   (ULONG)logical_sector;
#endif
        media_ptr -> fx_media_driver_sectors =          sectors;
 8006850:	990f      	ldr	r1, [sp, #60]	; 0x3c
        media_ptr -> fx_media_driver_write_requests++;
 8006852:	445b      	add	r3, fp
        media_ptr -> fx_media_driver_sector_type =      sector_type;

        /* Determine if the system write flag needs to be set.  */
        if (sector_type != FX_DATA_SECTOR)
 8006854:	2d04      	cmp	r5, #4
        media_ptr -> fx_media_driver_request =          FX_DRIVER_WRITE;
 8006856:	f8c4 b088 	str.w	fp, [r4, #136]	; 0x88
        media_ptr -> fx_media_driver_sectors =          sectors;
 800685a:	f8c4 1098 	str.w	r1, [r4, #152]	; 0x98
        media_ptr -> fx_media_driver_sector_type =      sector_type;
 800685e:	f8c4 50b8 	str.w	r5, [r4, #184]	; 0xb8
        media_ptr -> fx_media_driver_write_requests++;
 8006862:	f8c4 31b0 	str.w	r3, [r4, #432]	; 0x1b0
        media_ptr -> fx_media_driver_status =           FX_IO_ERROR;
 8006866:	f8c4 208c 	str.w	r2, [r4, #140]	; 0x8c
        {

            /* Yes, a system sector write is present so set the flag.  The driver
               can use this flag to make extra safeguards in writing the sector
               out, yielding more fault tolerance.  */
            media_ptr -> fx_media_driver_system_write =  FX_TRUE;
 800686a:	bf18      	it	ne
 800686c:	f8c4 b0b0 	strne.w	fp, [r4, #176]	; 0xb0
        media_ptr -> fx_media_driver_logical_sector =   (ULONG)logical_sector;
 8006870:	e9c4 a624 	strd	sl, r6, [r4, #144]	; 0x90

        /* If trace is enabled, insert this event into the trace buffer.  */
        FX_TRACE_IN_LINE_INSERT(FX_TRACE_INTERNAL_IO_DRIVER_WRITE, media_ptr, logical_sector, sectors, buffer_ptr, FX_TRACE_INTERNAL_EVENTS, 0, 0)

        /* Invoke the driver to write the sector(s).  */
        (media_ptr -> fx_media_driver_entry) (media_ptr);
 8006874:	f8d4 30bc 	ldr.w	r3, [r4, #188]	; 0xbc
 8006878:	4620      	mov	r0, r4
 800687a:	4798      	blx	r3

        /* Clear the system write flag.  */
        media_ptr -> fx_media_driver_system_write =  FX_FALSE;
 800687c:	2300      	movs	r3, #0

        /* Return driver status.  */
        return(media_ptr -> fx_media_driver_status);
 800687e:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
        media_ptr -> fx_media_driver_system_write =  FX_FALSE;
 8006882:	f8c4 30b0 	str.w	r3, [r4, #176]	; 0xb0
    }
}
 8006886:	b005      	add	sp, #20
 8006888:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
            return(FX_SECTOR_INVALID);
 800688c:	2089      	movs	r0, #137	; 0x89
}
 800688e:	b005      	add	sp, #20
 8006890:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        if (media_ptr -> fx_media_sector_cache_hashed)
 8006894:	6923      	ldr	r3, [r4, #16]
 8006896:	2b00      	cmp	r3, #0
 8006898:	d062      	beq.n	8006960 <_fx_utility_logical_sector_write+0x19c>
            index =  (ULONG)(logical_sector & media_ptr -> fx_media_sector_cache_hash_mask) * FX_SECTOR_CACHE_DEPTH;
 800689a:	f242 43a0 	movw	r3, #9376	; 0x24a0
 800689e:	58e1      	ldr	r1, [r4, r3]
 80068a0:	4031      	ands	r1, r6
            cache_entry =  &(media_ptr -> fx_media_sector_cache[index]);
 80068a2:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 80068a6:	eb04 1141 	add.w	r1, r4, r1, lsl #5
 80068aa:	f501 614a 	add.w	r1, r1, #3232	; 0xca0
                if ((cache_entry -> fx_cached_sector_valid) && (cache_entry -> fx_cached_sector == logical_sector))
 80068ae:	7c4b      	ldrb	r3, [r1, #17]
 80068b0:	b12b      	cbz	r3, 80068be <_fx_utility_logical_sector_write+0xfa>
 80068b2:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
 80068b6:	429f      	cmp	r7, r3
 80068b8:	bf08      	it	eq
 80068ba:	4296      	cmpeq	r6, r2
 80068bc:	d063      	beq.n	8006986 <_fx_utility_logical_sector_write+0x1c2>
 80068be:	f891 3029 	ldrb.w	r3, [r1, #41]	; 0x29
            for (i = 0; i < FX_SECTOR_CACHE_DEPTH; i++, cache_entry++)
 80068c2:	f101 0018 	add.w	r0, r1, #24
                if ((cache_entry -> fx_cached_sector_valid) && (cache_entry -> fx_cached_sector == logical_sector))
 80068c6:	b12b      	cbz	r3, 80068d4 <_fx_utility_logical_sector_write+0x110>
 80068c8:	e9d1 2308 	ldrd	r2, r3, [r1, #32]
 80068cc:	429f      	cmp	r7, r3
 80068ce:	bf08      	it	eq
 80068d0:	4296      	cmpeq	r6, r2
 80068d2:	d062      	beq.n	800699a <_fx_utility_logical_sector_write+0x1d6>
 80068d4:	f891 3041 	ldrb.w	r3, [r1, #65]	; 0x41
            for (i = 0; i < FX_SECTOR_CACHE_DEPTH; i++, cache_entry++)
 80068d8:	f101 0030 	add.w	r0, r1, #48	; 0x30
                if ((cache_entry -> fx_cached_sector_valid) && (cache_entry -> fx_cached_sector == logical_sector))
 80068dc:	b12b      	cbz	r3, 80068ea <_fx_utility_logical_sector_write+0x126>
 80068de:	e9d1 230e 	ldrd	r2, r3, [r1, #56]	; 0x38
 80068e2:	429f      	cmp	r7, r3
 80068e4:	bf08      	it	eq
 80068e6:	4296      	cmpeq	r6, r2
 80068e8:	d057      	beq.n	800699a <_fx_utility_logical_sector_write+0x1d6>
 80068ea:	f891 3059 	ldrb.w	r3, [r1, #89]	; 0x59
            for (i = 0; i < FX_SECTOR_CACHE_DEPTH; i++, cache_entry++)
 80068ee:	f101 0248 	add.w	r2, r1, #72	; 0x48
                if ((cache_entry -> fx_cached_sector_valid) && (cache_entry -> fx_cached_sector == logical_sector))
 80068f2:	b12b      	cbz	r3, 8006900 <_fx_utility_logical_sector_write+0x13c>
 80068f4:	e9d1 0114 	ldrd	r0, r1, [r1, #80]	; 0x50
 80068f8:	42b9      	cmp	r1, r7
 80068fa:	bf08      	it	eq
 80068fc:	42b0      	cmpeq	r0, r6
 80068fe:	d041      	beq.n	8006984 <_fx_utility_logical_sector_write+0x1c0>
        if ((logical_sector == 0) || (logical_sector == ((ULONG)0xFFFFFFFF)))
 8006900:	ea56 0307 	orrs.w	r3, r6, r7
 8006904:	d0c2      	beq.n	800688c <_fx_utility_logical_sector_write+0xc8>
 8006906:	2f00      	cmp	r7, #0
 8006908:	bf08      	it	eq
 800690a:	f1b6 3fff 	cmpeq.w	r6, #4294967295
 800690e:	d0bd      	beq.n	800688c <_fx_utility_logical_sector_write+0xc8>
        if ((logical_sector + sectors - 1) >= (ULONG)media_ptr -> fx_media_total_sectors)
 8006910:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006912:	eb16 0803 	adds.w	r8, r6, r3
 8006916:	f147 0900 	adc.w	r9, r7, #0
 800691a:	f118 30ff 	adds.w	r0, r8, #4294967295
 800691e:	f149 31ff 	adc.w	r1, r9, #4294967295
 8006922:	f04f 0900 	mov.w	r9, #0
 8006926:	e9d4 230e 	ldrd	r2, r3, [r4, #56]	; 0x38
 800692a:	4549      	cmp	r1, r9
 800692c:	bf08      	it	eq
 800692e:	4290      	cmpeq	r0, r2
 8006930:	d2ac      	bcs.n	800688c <_fx_utility_logical_sector_write+0xc8>
        media_ptr -> fx_media_driver_write_requests++;
 8006932:	f8d4 31b0 	ldr.w	r3, [r4, #432]	; 0x1b0
        media_ptr -> fx_media_driver_request =          FX_DRIVER_WRITE;
 8006936:	2201      	movs	r2, #1
        media_ptr -> fx_media_driver_status =           FX_IO_ERROR;
 8006938:	2190      	movs	r1, #144	; 0x90
        media_ptr -> fx_media_driver_sectors =          sectors;
 800693a:	980f      	ldr	r0, [sp, #60]	; 0x3c
        media_ptr -> fx_media_driver_write_requests++;
 800693c:	4413      	add	r3, r2
        if (sector_type != FX_DATA_SECTOR)
 800693e:	2d04      	cmp	r5, #4
        media_ptr -> fx_media_driver_buffer =           buffer_ptr;
 8006940:	f8c4 a090 	str.w	sl, [r4, #144]	; 0x90
        media_ptr -> fx_media_driver_logical_sector =   (ULONG)logical_sector;
 8006944:	f8c4 6094 	str.w	r6, [r4, #148]	; 0x94
        media_ptr -> fx_media_driver_sectors =          sectors;
 8006948:	f8c4 0098 	str.w	r0, [r4, #152]	; 0x98
        media_ptr -> fx_media_driver_sector_type =      sector_type;
 800694c:	f8c4 50b8 	str.w	r5, [r4, #184]	; 0xb8
        media_ptr -> fx_media_driver_write_requests++;
 8006950:	f8c4 31b0 	str.w	r3, [r4, #432]	; 0x1b0
        media_ptr -> fx_media_driver_status =           FX_IO_ERROR;
 8006954:	e9c4 2122 	strd	r2, r1, [r4, #136]	; 0x88
        if (sector_type != FX_DATA_SECTOR)
 8006958:	d08c      	beq.n	8006874 <_fx_utility_logical_sector_write+0xb0>
            media_ptr -> fx_media_driver_system_write =  FX_TRUE;
 800695a:	f8c4 20b0 	str.w	r2, [r4, #176]	; 0xb0
 800695e:	e789      	b.n	8006874 <_fx_utility_logical_sector_write+0xb0>
            cache_size =            media_ptr -> fx_media_sector_cache_size;
 8006960:	6960      	ldr	r0, [r4, #20]
            cache_entry =           media_ptr -> fx_media_sector_cache_list_ptr;
 8006962:	69e1      	ldr	r1, [r4, #28]
            while (cache_size--)
 8006964:	2800      	cmp	r0, #0
 8006966:	d0cb      	beq.n	8006900 <_fx_utility_logical_sector_write+0x13c>
                if ((cache_entry -> fx_cached_sector_valid) && (cache_entry -> fx_cached_sector == logical_sector))
 8006968:	7c4b      	ldrb	r3, [r1, #17]
 800696a:	3801      	subs	r0, #1
 800696c:	b12b      	cbz	r3, 800697a <_fx_utility_logical_sector_write+0x1b6>
 800696e:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
 8006972:	42bb      	cmp	r3, r7
 8006974:	bf08      	it	eq
 8006976:	42b2      	cmpeq	r2, r6
 8006978:	d005      	beq.n	8006986 <_fx_utility_logical_sector_write+0x1c2>
                if (cache_entry -> fx_cached_sector_next_used)
 800697a:	694b      	ldr	r3, [r1, #20]
 800697c:	2b00      	cmp	r3, #0
 800697e:	bf18      	it	ne
 8006980:	4619      	movne	r1, r3
 8006982:	e7ef      	b.n	8006964 <_fx_utility_logical_sector_write+0x1a0>
 8006984:	4611      	mov	r1, r2
            if (cache_entry -> fx_cached_sector_buffer_dirty == FX_FALSE)
 8006986:	7c08      	ldrb	r0, [r1, #16]
 8006988:	b108      	cbz	r0, 800698e <_fx_utility_logical_sector_write+0x1ca>
            return(FX_SUCCESS);
 800698a:	2000      	movs	r0, #0
 800698c:	e77f      	b.n	800688e <_fx_utility_logical_sector_write+0xca>
                media_ptr -> fx_media_sector_cache_dirty_count++;
 800698e:	6a63      	ldr	r3, [r4, #36]	; 0x24
                cache_entry -> fx_cached_sector_buffer_dirty =  FX_TRUE;
 8006990:	2201      	movs	r2, #1
                media_ptr -> fx_media_sector_cache_dirty_count++;
 8006992:	4413      	add	r3, r2
 8006994:	6263      	str	r3, [r4, #36]	; 0x24
                cache_entry -> fx_cached_sector_buffer_dirty =  FX_TRUE;
 8006996:	740a      	strb	r2, [r1, #16]
 8006998:	e779      	b.n	800688e <_fx_utility_logical_sector_write+0xca>
                if ((cache_entry -> fx_cached_sector_valid) && (cache_entry -> fx_cached_sector == logical_sector))
 800699a:	4601      	mov	r1, r0
 800699c:	e7f3      	b.n	8006986 <_fx_utility_logical_sector_write+0x1c2>
 800699e:	bf00      	nop

080069a0 <_fx_media_boot_info_extract>:
/*                                                                        */
/*  05-19-2020     William E. Lamie         Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _fx_media_boot_info_extract(FX_MEDIA *media_ptr)
{
 80069a0:	b538      	push	{r3, r4, r5, lr}

UCHAR *boot_sector;


    /* Move the buffer pointer into a local copy.  */
    boot_sector =  media_ptr -> fx_media_driver_buffer;
 80069a2:	f8d0 5090 	ldr.w	r5, [r0, #144]	; 0x90
{
 80069a6:	4604      	mov	r4, r0

    /* Extract the number of bytes per sector.  */
    media_ptr -> fx_media_bytes_per_sector =    _fx_utility_16_unsigned_read(&boot_sector[FX_BYTES_SECTOR]);
 80069a8:	f105 000b 	add.w	r0, r5, #11
 80069ac:	f7fd ff8a 	bl	80048c4 <_fx_utility_16_unsigned_read>
 80069b0:	62a0      	str	r0, [r4, #40]	; 0x28
    if (media_ptr -> fx_media_bytes_per_sector == 0)
 80069b2:	b388      	cbz	r0, 8006a18 <_fx_media_boot_info_extract+0x78>
#endif /* FX_ENABLE_EXFAT */


        /* FAT12/16/32 volume.  */
        /* Extract the number of sectors per track.  */
        media_ptr -> fx_media_sectors_per_track =   _fx_utility_16_unsigned_read(&boot_sector[FX_SECTORS_PER_TRK]);
 80069b4:	f105 0018 	add.w	r0, r5, #24
 80069b8:	f7fd ff84 	bl	80048c4 <_fx_utility_16_unsigned_read>
 80069bc:	62e0      	str	r0, [r4, #44]	; 0x2c

        /* Extract the number of heads.  */
        media_ptr -> fx_media_heads =               _fx_utility_16_unsigned_read(&boot_sector[FX_HEADS]);
 80069be:	f105 001a 	add.w	r0, r5, #26
 80069c2:	f7fd ff7f 	bl	80048c4 <_fx_utility_16_unsigned_read>
 80069c6:	6320      	str	r0, [r4, #48]	; 0x30

        /* Extract the total number of sectors.  */
        media_ptr -> fx_media_total_sectors =       _fx_utility_16_unsigned_read(&boot_sector[FX_SECTORS]);
 80069c8:	f105 0013 	add.w	r0, r5, #19
 80069cc:	f7fd ff7a 	bl	80048c4 <_fx_utility_16_unsigned_read>
 80069d0:	2100      	movs	r1, #0
        if (media_ptr -> fx_media_total_sectors == 0)
 80069d2:	ea50 0301 	orrs.w	r3, r0, r1
        media_ptr -> fx_media_total_sectors =       _fx_utility_16_unsigned_read(&boot_sector[FX_SECTORS]);
 80069d6:	e9c4 010e 	strd	r0, r1, [r4, #56]	; 0x38
        if (media_ptr -> fx_media_total_sectors == 0)
 80069da:	d013      	beq.n	8006a04 <_fx_media_boot_info_extract+0x64>
        {
            return(FX_MEDIA_INVALID);
        }

        /* Extract the number of reserved sectors before the first FAT.  */
        media_ptr -> fx_media_reserved_sectors =    _fx_utility_16_unsigned_read(&boot_sector[FX_RESERVED_SECTORS]);
 80069dc:	f105 000e 	add.w	r0, r5, #14
 80069e0:	f7fd ff70 	bl	80048c4 <_fx_utility_16_unsigned_read>
 80069e4:	6460      	str	r0, [r4, #68]	; 0x44
        if (media_ptr -> fx_media_reserved_sectors == 0)
 80069e6:	b1b8      	cbz	r0, 8006a18 <_fx_media_boot_info_extract+0x78>
        {
            return(FX_MEDIA_INVALID);
        }

        /* Extract the number of sectors per cluster.  */
        media_ptr -> fx_media_sectors_per_cluster = ((UINT)boot_sector[FX_SECTORS_CLUSTER] & 0xFF);
 80069e8:	7b6b      	ldrb	r3, [r5, #13]
 80069ea:	6563      	str	r3, [r4, #84]	; 0x54

        /* There should always be at least one reserved sector, representing the boot record itself.  */
        if (media_ptr -> fx_media_sectors_per_cluster == 0)
 80069ec:	b1a3      	cbz	r3, 8006a18 <_fx_media_boot_info_extract+0x78>
        {
            return(FX_MEDIA_INVALID);
        }

        /* Extract the number of sectors per FAT.  */
        media_ptr -> fx_media_sectors_per_FAT =     _fx_utility_16_unsigned_read(&boot_sector[FX_SECTORS_PER_FAT]);
 80069ee:	f105 0016 	add.w	r0, r5, #22
 80069f2:	f7fd ff67 	bl	80048c4 <_fx_utility_16_unsigned_read>
 80069f6:	65a0      	str	r0, [r4, #88]	; 0x58
        if (media_ptr -> fx_media_sectors_per_FAT == 0)
 80069f8:	b310      	cbz	r0, 8006a40 <_fx_media_boot_info_extract+0xa0>
        {
            return(FX_MEDIA_INVALID);
        }

        /* Extract the number of FATs.  */
        media_ptr -> fx_media_number_of_FATs =      ((UINT)boot_sector[FX_NUMBER_OF_FATS] & 0xFF);
 80069fa:	7c2b      	ldrb	r3, [r5, #16]
 80069fc:	65e3      	str	r3, [r4, #92]	; 0x5c
        if (media_ptr -> fx_media_number_of_FATs == 0)
 80069fe:	b973      	cbnz	r3, 8006a1e <_fx_media_boot_info_extract+0x7e>
        {
            return(FX_BOOT_ERROR);
 8006a00:	2301      	movs	r3, #1
 8006a02:	e00a      	b.n	8006a1a <_fx_media_boot_info_extract+0x7a>
            media_ptr -> fx_media_total_sectors = _fx_utility_32_unsigned_read(&boot_sector[FX_HUGE_SECTORS]);
 8006a04:	f105 0020 	add.w	r0, r5, #32
 8006a08:	f7fe ff1a 	bl	8005840 <_fx_utility_32_unsigned_read>
 8006a0c:	2100      	movs	r1, #0
        if (media_ptr -> fx_media_total_sectors == 0)
 8006a0e:	ea50 0301 	orrs.w	r3, r0, r1
            media_ptr -> fx_media_total_sectors = _fx_utility_32_unsigned_read(&boot_sector[FX_HUGE_SECTORS]);
 8006a12:	e9c4 010e 	strd	r0, r1, [r4, #56]	; 0x38
        if (media_ptr -> fx_media_total_sectors == 0)
 8006a16:	d1e1      	bne.n	80069dc <_fx_media_boot_info_extract+0x3c>
        return(FX_MEDIA_INVALID);
 8006a18:	2302      	movs	r3, #2
    }
#endif /* FX_ENABLE_EXFAT */

    /* Return a successful status.  */
    return(FX_SUCCESS);
}
 8006a1a:	4618      	mov	r0, r3
 8006a1c:	bd38      	pop	{r3, r4, r5, pc}
        media_ptr -> fx_media_hidden_sectors =      _fx_utility_32_unsigned_read(&boot_sector[FX_HIDDEN_SECTORS]);
 8006a1e:	f105 001c 	add.w	r0, r5, #28
 8006a22:	f7fe ff0d 	bl	8005840 <_fx_utility_32_unsigned_read>
 8006a26:	6720      	str	r0, [r4, #112]	; 0x70
        media_ptr -> fx_media_root_directory_entries =  _fx_utility_16_unsigned_read(&boot_sector[FX_ROOT_DIR_ENTRIES]);
 8006a28:	f105 0011 	add.w	r0, r5, #17
 8006a2c:	f7fd ff4a 	bl	80048c4 <_fx_utility_16_unsigned_read>
 8006a30:	67a0      	str	r0, [r4, #120]	; 0x78
        media_ptr -> fx_media_root_cluster_32 = _fx_utility_32_unsigned_read(&boot_sector[FX_ROOT_CLUSTER_32]);
 8006a32:	f105 002c 	add.w	r0, r5, #44	; 0x2c
 8006a36:	f7fe ff03 	bl	8005840 <_fx_utility_32_unsigned_read>
    return(FX_SUCCESS);
 8006a3a:	2300      	movs	r3, #0
        media_ptr -> fx_media_root_cluster_32 = _fx_utility_32_unsigned_read(&boot_sector[FX_ROOT_CLUSTER_32]);
 8006a3c:	6760      	str	r0, [r4, #116]	; 0x74
    return(FX_SUCCESS);
 8006a3e:	e7ec      	b.n	8006a1a <_fx_media_boot_info_extract+0x7a>
            media_ptr -> fx_media_sectors_per_FAT = _fx_utility_32_unsigned_read(&boot_sector[FX_SECTORS_PER_FAT_32]);
 8006a40:	f105 0024 	add.w	r0, r5, #36	; 0x24
 8006a44:	f7fe fefc 	bl	8005840 <_fx_utility_32_unsigned_read>
 8006a48:	65a0      	str	r0, [r4, #88]	; 0x58
        if (media_ptr -> fx_media_sectors_per_FAT == 0)
 8006a4a:	2800      	cmp	r0, #0
 8006a4c:	d0e4      	beq.n	8006a18 <_fx_media_boot_info_extract+0x78>
 8006a4e:	e7d4      	b.n	80069fa <_fx_media_boot_info_extract+0x5a>

08006a50 <_fx_utility_logical_sector_cache_entry_read>:
/*  05-19-2020     William E. Lamie         Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
FX_CACHED_SECTOR  *_fx_utility_logical_sector_cache_entry_read(FX_MEDIA *media_ptr, ULONG64 logical_sector,
                                                               FX_CACHED_SECTOR **previous_cache_entry)
{
 8006a50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
ULONG             cache_size;
ULONG             index;


    /* Determine if the logical sector cache access should use the hash function.  */
    if (media_ptr -> fx_media_sector_cache_hashed)
 8006a54:	6904      	ldr	r4, [r0, #16]
{
 8006a56:	4616      	mov	r6, r2
 8006a58:	461f      	mov	r7, r3
 8006a5a:	9a09      	ldr	r2, [sp, #36]	; 0x24
    if (media_ptr -> fx_media_sector_cache_hashed)
 8006a5c:	2c00      	cmp	r4, #0
 8006a5e:	f000 808d 	beq.w	8006b7c <_fx_utility_logical_sector_cache_entry_read+0x12c>

        /* Calculate the area of the cache for this logical sector.  */

        /* First compute the hashed value of this index by simply using the lower bits of
           the sector number.  */
        index =  (ULONG)(logical_sector & media_ptr -> fx_media_sector_cache_hash_mask);
 8006a62:	f242 43a0 	movw	r3, #9376	; 0x24a0

        /* Set the bit indicating there is one or more valid sectors at this cache index.  */
        media_ptr -> fx_media_sector_cache_hashed_sector_valid |=  ((ULONG)1) << (index % 32);
 8006a66:	2501      	movs	r5, #1
 8006a68:	6a04      	ldr	r4, [r0, #32]
        index =  (ULONG)(logical_sector & media_ptr -> fx_media_sector_cache_hash_mask);
 8006a6a:	58c3      	ldr	r3, [r0, r3]
 8006a6c:	4033      	ands	r3, r6

        /* Compute the actual array index by multiplying by the cache depth.  */
        index =  index * FX_SECTOR_CACHE_DEPTH;
 8006a6e:	0099      	lsls	r1, r3, #2
        media_ptr -> fx_media_sector_cache_hashed_sector_valid |=  ((ULONG)1) << (index % 32);
 8006a70:	f003 0c1f 	and.w	ip, r3, #31

        /* Build a pointer to the cache entry.  */
        cache_entry =  &(media_ptr -> fx_media_sector_cache[index]);
 8006a74:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
        media_ptr -> fx_media_sector_cache_hashed_sector_valid |=  ((ULONG)1) << (index % 32);
 8006a78:	fa05 f50c 	lsl.w	r5, r5, ip
        cache_entry =  &(media_ptr -> fx_media_sector_cache[index]);
 8006a7c:	00db      	lsls	r3, r3, #3
        media_ptr -> fx_media_sector_cache_hashed_sector_valid |=  ((ULONG)1) << (index % 32);
 8006a7e:	432c      	orrs	r4, r5

        /* Determine if the logical sector is in the cache - assuming the depth of the
           sector cache is 4 entries.  */
        if ((cache_entry -> fx_cached_sector_valid) && (cache_entry -> fx_cached_sector == logical_sector))
 8006a80:	eb00 0e03 	add.w	lr, r0, r3
        cache_entry =  &(media_ptr -> fx_media_sector_cache[index]);
 8006a84:	f503 634a 	add.w	r3, r3, #3232	; 0xca0
        media_ptr -> fx_media_sector_cache_hashed_sector_valid |=  ((ULONG)1) << (index % 32);
 8006a88:	6204      	str	r4, [r0, #32]
        if ((cache_entry -> fx_cached_sector_valid) && (cache_entry -> fx_cached_sector == logical_sector))
 8006a8a:	f89e ccb1 	ldrb.w	ip, [lr, #3249]	; 0xcb1
        cache_entry =  &(media_ptr -> fx_media_sector_cache[index]);
 8006a8e:	4403      	add	r3, r0
        if ((cache_entry -> fx_cached_sector_valid) && (cache_entry -> fx_cached_sector == logical_sector))
 8006a90:	f1bc 0f00 	cmp.w	ip, #0
 8006a94:	f040 8086 	bne.w	8006ba4 <_fx_utility_logical_sector_cache_entry_read+0x154>
            media_ptr -> fx_media_logical_sector_cache_read_hits++;
#endif
            /* Success, return to caller immediately!  */
            return(FX_NULL);
        }
        else if (((cache_entry + 1) -> fx_cached_sector_valid) && ((cache_entry + 1) -> fx_cached_sector == logical_sector))
 8006a98:	f893 e029 	ldrb.w	lr, [r3, #41]	; 0x29
 8006a9c:	f1be 0f00 	cmp.w	lr, #0
 8006aa0:	d006      	beq.n	8006ab0 <_fx_utility_logical_sector_cache_entry_read+0x60>
 8006aa2:	e9d3 4508 	ldrd	r4, r5, [r3, #32]
 8006aa6:	42bd      	cmp	r5, r7
 8006aa8:	bf08      	it	eq
 8006aaa:	42b4      	cmpeq	r4, r6
 8006aac:	f000 80f5 	beq.w	8006c9a <_fx_utility_logical_sector_cache_entry_read+0x24a>
            (cache_entry + 1) -> fx_cached_sector_type =            temp_storage.fx_cached_sector_type;

            /* Success, return to caller immediately!  */
            return(FX_NULL);
        }
        else if (((cache_entry + 2) -> fx_cached_sector_valid) && ((cache_entry + 2) -> fx_cached_sector == logical_sector))
 8006ab0:	f893 9041 	ldrb.w	r9, [r3, #65]	; 0x41
 8006ab4:	f1b9 0f00 	cmp.w	r9, #0
 8006ab8:	d006      	beq.n	8006ac8 <_fx_utility_logical_sector_cache_entry_read+0x78>
 8006aba:	e9d3 450e 	ldrd	r4, r5, [r3, #56]	; 0x38
 8006abe:	42bd      	cmp	r5, r7
 8006ac0:	bf08      	it	eq
 8006ac2:	42b4      	cmpeq	r4, r6
 8006ac4:	f000 811c 	beq.w	8006d00 <_fx_utility_logical_sector_cache_entry_read+0x2b0>
            (cache_entry + 1) -> fx_cached_sector_type =            temp_storage.fx_cached_sector_type;

            /* Success, return to caller immediately!  */
            return(FX_NULL);
        }
        else if (((cache_entry + 3) -> fx_cached_sector_valid) && ((cache_entry + 3) -> fx_cached_sector == logical_sector))
 8006ac8:	f893 a059 	ldrb.w	sl, [r3, #89]	; 0x59
 8006acc:	f8d3 8048 	ldr.w	r8, [r3, #72]	; 0x48
 8006ad0:	e9d3 4514 	ldrd	r4, r5, [r3, #80]	; 0x50
 8006ad4:	f1ba 0f00 	cmp.w	sl, #0
 8006ad8:	d004      	beq.n	8006ae4 <_fx_utility_logical_sector_cache_entry_read+0x94>
 8006ada:	42af      	cmp	r7, r5
 8006adc:	bf08      	it	eq
 8006ade:	42a6      	cmpeq	r6, r4
 8006ae0:	f000 8085 	beq.w	8006bee <_fx_utility_logical_sector_cache_entry_read+0x19e>
        (cache_entry + 2) -> fx_cached_sector =                 (cache_entry + 1) -> fx_cached_sector;
        (cache_entry + 2) -> fx_cached_sector_buffer_dirty =    (cache_entry + 1) -> fx_cached_sector_buffer_dirty;
        (cache_entry + 2) -> fx_cached_sector_valid =           (cache_entry + 1) -> fx_cached_sector_valid;
        (cache_entry + 2) -> fx_cached_sector_type =            (cache_entry + 1) -> fx_cached_sector_type;

        (cache_entry + 1) -> fx_cached_sector_memory_buffer =   (cache_entry) -> fx_cached_sector_memory_buffer;
 8006ae4:	eb01 0741 	add.w	r7, r1, r1, lsl #1
        (cache_entry + 3) -> fx_cached_sector_memory_buffer =   (cache_entry + 2) -> fx_cached_sector_memory_buffer;
 8006ae8:	6b1e      	ldr	r6, [r3, #48]	; 0x30
        (cache_entry + 3) -> fx_cached_sector_valid =           (cache_entry + 2) -> fx_cached_sector_valid;
 8006aea:	f883 9059 	strb.w	r9, [r3, #89]	; 0x59
        (cache_entry + 1) -> fx_cached_sector_memory_buffer =   (cache_entry) -> fx_cached_sector_memory_buffer;
 8006aee:	eb00 00c7 	add.w	r0, r0, r7, lsl #3
        (cache_entry + 2) -> fx_cached_sector_memory_buffer =   (cache_entry + 1) -> fx_cached_sector_memory_buffer;
 8006af2:	699f      	ldr	r7, [r3, #24]
        (cache_entry + 3) -> fx_cached_sector_memory_buffer =   (cache_entry + 2) -> fx_cached_sector_memory_buffer;
 8006af4:	649e      	str	r6, [r3, #72]	; 0x48
        (cache_entry + 2) -> fx_cached_sector_memory_buffer =   (cache_entry + 1) -> fx_cached_sector_memory_buffer;
 8006af6:	631f      	str	r7, [r3, #48]	; 0x30
        (cache_entry + 3) -> fx_cached_sector_buffer_dirty =    (cache_entry + 2) -> fx_cached_sector_buffer_dirty;
 8006af8:	f893 c040 	ldrb.w	ip, [r3, #64]	; 0x40
        (cache_entry + 3) -> fx_cached_sector_type =            (cache_entry + 2) -> fx_cached_sector_type;
 8006afc:	f893 b042 	ldrb.w	fp, [r3, #66]	; 0x42
        (cache_entry + 2) -> fx_cached_sector_buffer_dirty =    (cache_entry + 1) -> fx_cached_sector_buffer_dirty;
 8006b00:	f893 9028 	ldrb.w	r9, [r3, #40]	; 0x28
        (cache_entry + 2) -> fx_cached_sector_valid =           (cache_entry + 1) -> fx_cached_sector_valid;
 8006b04:	f883 e041 	strb.w	lr, [r3, #65]	; 0x41
        (cache_entry + 1) -> fx_cached_sector =                 (cache_entry) -> fx_cached_sector;
 8006b08:	f600 4ea8 	addw	lr, r0, #3240	; 0xca8
        (cache_entry + 2) -> fx_cached_sector_buffer_dirty =    (cache_entry + 1) -> fx_cached_sector_buffer_dirty;
 8006b0c:	f883 9040 	strb.w	r9, [r3, #64]	; 0x40
        (cache_entry + 2) -> fx_cached_sector_type =            (cache_entry + 1) -> fx_cached_sector_type;
 8006b10:	f893 902a 	ldrb.w	r9, [r3, #42]	; 0x2a
        (cache_entry + 3) -> fx_cached_sector =                 (cache_entry + 2) -> fx_cached_sector;
 8006b14:	e9d3 670e 	ldrd	r6, r7, [r3, #56]	; 0x38
        (cache_entry + 2) -> fx_cached_sector_type =            (cache_entry + 1) -> fx_cached_sector_type;
 8006b18:	f883 9042 	strb.w	r9, [r3, #66]	; 0x42
        (cache_entry + 3) -> fx_cached_sector =                 (cache_entry + 2) -> fx_cached_sector;
 8006b1c:	e9c3 6714 	strd	r6, r7, [r3, #80]	; 0x50
        temp_storage.fx_cached_sector_type =                    (cache_entry + 3) -> fx_cached_sector_type;
 8006b20:	f893 705a 	ldrb.w	r7, [r3, #90]	; 0x5a
        temp_storage.fx_cached_sector_buffer_dirty =            (cache_entry + 3) -> fx_cached_sector_buffer_dirty;
 8006b24:	f893 6058 	ldrb.w	r6, [r3, #88]	; 0x58
        (cache_entry + 3) -> fx_cached_sector_type =            (cache_entry + 2) -> fx_cached_sector_type;
 8006b28:	f883 b05a 	strb.w	fp, [r3, #90]	; 0x5a
        (cache_entry + 3) -> fx_cached_sector_buffer_dirty =    (cache_entry + 2) -> fx_cached_sector_buffer_dirty;
 8006b2c:	f883 c058 	strb.w	ip, [r3, #88]	; 0x58
        (cache_entry + 2) -> fx_cached_sector =                 (cache_entry + 1) -> fx_cached_sector;
 8006b30:	e9d3 bc08 	ldrd	fp, ip, [r3, #32]
 8006b34:	e9c3 bc0e 	strd	fp, ip, [r3, #56]	; 0x38
        (cache_entry + 1) -> fx_cached_sector_memory_buffer =   (cache_entry) -> fx_cached_sector_memory_buffer;
 8006b38:	f8d0 1ca0 	ldr.w	r1, [r0, #3232]	; 0xca0
 8006b3c:	6199      	str	r1, [r3, #24]
        (cache_entry) -> fx_cached_sector_buffer_dirty =        temp_storage.fx_cached_sector_buffer_dirty;
        (cache_entry) -> fx_cached_sector_valid =               temp_storage.fx_cached_sector_valid;
        (cache_entry) -> fx_cached_sector_type =                temp_storage.fx_cached_sector_type;

        /* Set the previous pointer to NULL to avoid the linked list update below.  */
        *previous_cache_entry =  FX_NULL;
 8006b3e:	2100      	movs	r1, #0
        (cache_entry + 1) -> fx_cached_sector =                 (cache_entry) -> fx_cached_sector;
 8006b40:	e9de bc00 	ldrd	fp, ip, [lr]
 8006b44:	e9c3 bc08 	strd	fp, ip, [r3, #32]
        (cache_entry + 1) -> fx_cached_sector_buffer_dirty =    (cache_entry) -> fx_cached_sector_buffer_dirty;
 8006b48:	f890 ccb0 	ldrb.w	ip, [r0, #3248]	; 0xcb0
 8006b4c:	f883 c028 	strb.w	ip, [r3, #40]	; 0x28
        (cache_entry + 1) -> fx_cached_sector_valid =           (cache_entry) -> fx_cached_sector_valid;
 8006b50:	f890 ccb1 	ldrb.w	ip, [r0, #3249]	; 0xcb1
 8006b54:	f883 c029 	strb.w	ip, [r3, #41]	; 0x29
        (cache_entry + 1) -> fx_cached_sector_type =            (cache_entry) -> fx_cached_sector_type;
 8006b58:	f890 ccb2 	ldrb.w	ip, [r0, #3250]	; 0xcb2
 8006b5c:	f883 c02a 	strb.w	ip, [r3, #42]	; 0x2a
        (cache_entry) -> fx_cached_sector_memory_buffer =       temp_storage.fx_cached_sector_memory_buffer;
 8006b60:	f8c0 8ca0 	str.w	r8, [r0, #3232]	; 0xca0
        (cache_entry) -> fx_cached_sector =                     temp_storage.fx_cached_sector;
 8006b64:	e9ce 4500 	strd	r4, r5, [lr]
        (cache_entry) -> fx_cached_sector_buffer_dirty =        temp_storage.fx_cached_sector_buffer_dirty;
 8006b68:	f880 6cb0 	strb.w	r6, [r0, #3248]	; 0xcb0
        (cache_entry) -> fx_cached_sector_valid =               temp_storage.fx_cached_sector_valid;
 8006b6c:	f880 acb1 	strb.w	sl, [r0, #3249]	; 0xcb1
        (cache_entry) -> fx_cached_sector_type =                temp_storage.fx_cached_sector_type;
 8006b70:	f880 7cb2 	strb.w	r7, [r0, #3250]	; 0xcb2
        *previous_cache_entry =  FX_NULL;
 8006b74:	6011      	str	r1, [r2, #0]
        }
    }

    /* The requested sector is not in cache, return the last cache entry.  */
    return(cache_entry);
}
 8006b76:	4618      	mov	r0, r3
 8006b78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        cache_size =            media_ptr -> fx_media_sector_cache_size;
 8006b7c:	6941      	ldr	r1, [r0, #20]
        cache_entry =           media_ptr -> fx_media_sector_cache_list_ptr;
 8006b7e:	69c3      	ldr	r3, [r0, #28]
        *previous_cache_entry =  FX_NULL;
 8006b80:	6014      	str	r4, [r2, #0]
        while (cache_size--)
 8006b82:	2900      	cmp	r1, #0
 8006b84:	d0f7      	beq.n	8006b76 <_fx_utility_logical_sector_cache_entry_read+0x126>
            if ((cache_entry -> fx_cached_sector_valid) && (cache_entry -> fx_cached_sector == logical_sector))
 8006b86:	7c5c      	ldrb	r4, [r3, #17]
 8006b88:	3901      	subs	r1, #1
 8006b8a:	b12c      	cbz	r4, 8006b98 <_fx_utility_logical_sector_cache_entry_read+0x148>
 8006b8c:	e9d3 4502 	ldrd	r4, r5, [r3, #8]
 8006b90:	42bd      	cmp	r5, r7
 8006b92:	bf08      	it	eq
 8006b94:	42b4      	cmpeq	r4, r6
 8006b96:	d018      	beq.n	8006bca <_fx_utility_logical_sector_cache_entry_read+0x17a>
            if (cache_entry -> fx_cached_sector_next_used)
 8006b98:	695c      	ldr	r4, [r3, #20]
 8006b9a:	2c00      	cmp	r4, #0
 8006b9c:	d0f1      	beq.n	8006b82 <_fx_utility_logical_sector_cache_entry_read+0x132>
                *previous_cache_entry =  cache_entry;
 8006b9e:	6013      	str	r3, [r2, #0]
                cache_entry =           cache_entry -> fx_cached_sector_next_used;
 8006ba0:	695b      	ldr	r3, [r3, #20]
 8006ba2:	e7ee      	b.n	8006b82 <_fx_utility_logical_sector_cache_entry_read+0x132>
        if ((cache_entry -> fx_cached_sector_valid) && (cache_entry -> fx_cached_sector == logical_sector))
 8006ba4:	f60e 44a8 	addw	r4, lr, #3240	; 0xca8
 8006ba8:	e9d4 4500 	ldrd	r4, r5, [r4]
 8006bac:	42bd      	cmp	r5, r7
 8006bae:	bf08      	it	eq
 8006bb0:	42b4      	cmpeq	r4, r6
 8006bb2:	f47f af71 	bne.w	8006a98 <_fx_utility_logical_sector_cache_entry_read+0x48>
            media_ptr -> fx_media_logical_sector_cache_read_hits++;
 8006bb6:	f8d0 21a4 	ldr.w	r2, [r0, #420]	; 0x1a4
            return(FX_NULL);
 8006bba:	2300      	movs	r3, #0
            media_ptr -> fx_media_memory_buffer =  cache_entry -> fx_cached_sector_memory_buffer;
 8006bbc:	f8de 1ca0 	ldr.w	r1, [lr, #3232]	; 0xca0
            media_ptr -> fx_media_logical_sector_cache_read_hits++;
 8006bc0:	3201      	adds	r2, #1
            media_ptr -> fx_media_memory_buffer =  cache_entry -> fx_cached_sector_memory_buffer;
 8006bc2:	6081      	str	r1, [r0, #8]
            media_ptr -> fx_media_logical_sector_cache_read_hits++;
 8006bc4:	f8c0 21a4 	str.w	r2, [r0, #420]	; 0x1a4
            return(FX_NULL);
 8006bc8:	e7d5      	b.n	8006b76 <_fx_utility_logical_sector_cache_entry_read+0x126>
                if (*previous_cache_entry)
 8006bca:	6812      	ldr	r2, [r2, #0]
                media_ptr -> fx_media_memory_buffer =  cache_entry -> fx_cached_sector_memory_buffer;
 8006bcc:	6819      	ldr	r1, [r3, #0]
 8006bce:	6081      	str	r1, [r0, #8]
                if (*previous_cache_entry)
 8006bd0:	b122      	cbz	r2, 8006bdc <_fx_utility_logical_sector_cache_entry_read+0x18c>
                        cache_entry -> fx_cached_sector_next_used;
 8006bd2:	695c      	ldr	r4, [r3, #20]
                    cache_entry -> fx_cached_sector_next_used =
 8006bd4:	69c1      	ldr	r1, [r0, #28]
                    (*previous_cache_entry) -> fx_cached_sector_next_used =
 8006bd6:	6154      	str	r4, [r2, #20]
                    cache_entry -> fx_cached_sector_next_used =
 8006bd8:	6159      	str	r1, [r3, #20]
                    media_ptr -> fx_media_sector_cache_list_ptr =  cache_entry;
 8006bda:	61c3      	str	r3, [r0, #28]
                media_ptr -> fx_media_logical_sector_cache_read_hits++;
 8006bdc:	f8d0 21a4 	ldr.w	r2, [r0, #420]	; 0x1a4
                return(FX_NULL);
 8006be0:	2300      	movs	r3, #0
                media_ptr -> fx_media_logical_sector_cache_read_hits++;
 8006be2:	3201      	adds	r2, #1
 8006be4:	f8c0 21a4 	str.w	r2, [r0, #420]	; 0x1a4
}
 8006be8:	4618      	mov	r0, r3
 8006bea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
            temp_storage.fx_cached_sector_memory_buffer =           (cache_entry) -> fx_cached_sector_memory_buffer;
 8006bee:	eb01 0141 	add.w	r1, r1, r1, lsl #1
            media_ptr -> fx_media_logical_sector_cache_read_hits++;
 8006bf2:	f8d0 21a4 	ldr.w	r2, [r0, #420]	; 0x1a4
            media_ptr -> fx_media_memory_buffer =  (cache_entry + 3) -> fx_cached_sector_memory_buffer;
 8006bf6:	f8c0 8008 	str.w	r8, [r0, #8]
            temp_storage.fx_cached_sector_memory_buffer =           (cache_entry) -> fx_cached_sector_memory_buffer;
 8006bfa:	eb00 0ec1 	add.w	lr, r0, r1, lsl #3
            media_ptr -> fx_media_logical_sector_cache_read_hits++;
 8006bfe:	3201      	adds	r2, #1
            temp_storage.fx_cached_sector =                         (cache_entry) -> fx_cached_sector;
 8006c00:	f60e 49a8 	addw	r9, lr, #3240	; 0xca8
            temp_storage.fx_cached_sector_memory_buffer =           (cache_entry) -> fx_cached_sector_memory_buffer;
 8006c04:	f8de 6ca0 	ldr.w	r6, [lr, #3232]	; 0xca0
            media_ptr -> fx_media_logical_sector_cache_read_hits++;
 8006c08:	f8c0 21a4 	str.w	r2, [r0, #420]	; 0x1a4
            temp_storage.fx_cached_sector_buffer_dirty =            (cache_entry) -> fx_cached_sector_buffer_dirty;
 8006c0c:	f89e 7cb0 	ldrb.w	r7, [lr, #3248]	; 0xcb0
            temp_storage.fx_cached_sector_type =                    (cache_entry) -> fx_cached_sector_type;
 8006c10:	f89e 2cb2 	ldrb.w	r2, [lr, #3250]	; 0xcb2
            temp_storage.fx_cached_sector =                         (cache_entry) -> fx_cached_sector;
 8006c14:	e9d9 4500 	ldrd	r4, r5, [r9]
            (cache_entry) -> fx_cached_sector_memory_buffer =       (cache_entry + 3) -> fx_cached_sector_memory_buffer;
 8006c18:	f8ce 8ca0 	str.w	r8, [lr, #3232]	; 0xca0
            (cache_entry) -> fx_cached_sector =                     (cache_entry + 3) -> fx_cached_sector;
 8006c1c:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 8006c20:	e9c9 0100 	strd	r0, r1, [r9]
            (cache_entry) -> fx_cached_sector_buffer_dirty =        (cache_entry + 3) -> fx_cached_sector_buffer_dirty;
 8006c24:	f893 1058 	ldrb.w	r1, [r3, #88]	; 0x58
 8006c28:	f88e 1cb0 	strb.w	r1, [lr, #3248]	; 0xcb0
            (cache_entry) -> fx_cached_sector_valid =               (cache_entry + 3) -> fx_cached_sector_valid;
 8006c2c:	f893 1059 	ldrb.w	r1, [r3, #89]	; 0x59
 8006c30:	f88e 1cb1 	strb.w	r1, [lr, #3249]	; 0xcb1
            (cache_entry) -> fx_cached_sector_type =                (cache_entry + 3) -> fx_cached_sector_type;
 8006c34:	f893 105a 	ldrb.w	r1, [r3, #90]	; 0x5a
 8006c38:	f88e 1cb2 	strb.w	r1, [lr, #3250]	; 0xcb2
            (cache_entry + 3) -> fx_cached_sector_memory_buffer =   (cache_entry + 2) -> fx_cached_sector_memory_buffer;
 8006c3c:	6b18      	ldr	r0, [r3, #48]	; 0x30
            (cache_entry + 3) -> fx_cached_sector_buffer_dirty =    (cache_entry + 2) -> fx_cached_sector_buffer_dirty;
 8006c3e:	f893 9040 	ldrb.w	r9, [r3, #64]	; 0x40
            (cache_entry + 3) -> fx_cached_sector_valid =           (cache_entry + 2) -> fx_cached_sector_valid;
 8006c42:	f893 8041 	ldrb.w	r8, [r3, #65]	; 0x41
            (cache_entry + 2) -> fx_cached_sector_memory_buffer =   (cache_entry + 1) -> fx_cached_sector_memory_buffer;
 8006c46:	6999      	ldr	r1, [r3, #24]
            (cache_entry + 3) -> fx_cached_sector_memory_buffer =   (cache_entry + 2) -> fx_cached_sector_memory_buffer;
 8006c48:	6498      	str	r0, [r3, #72]	; 0x48
            (cache_entry + 2) -> fx_cached_sector_buffer_dirty =    (cache_entry + 1) -> fx_cached_sector_buffer_dirty;
 8006c4a:	f893 0028 	ldrb.w	r0, [r3, #40]	; 0x28
            (cache_entry + 3) -> fx_cached_sector_type =            (cache_entry + 2) -> fx_cached_sector_type;
 8006c4e:	f893 e042 	ldrb.w	lr, [r3, #66]	; 0x42
            (cache_entry + 3) -> fx_cached_sector_buffer_dirty =    (cache_entry + 2) -> fx_cached_sector_buffer_dirty;
 8006c52:	f883 9058 	strb.w	r9, [r3, #88]	; 0x58
            (cache_entry + 3) -> fx_cached_sector_valid =           (cache_entry + 2) -> fx_cached_sector_valid;
 8006c56:	f883 8059 	strb.w	r8, [r3, #89]	; 0x59
            (cache_entry + 2) -> fx_cached_sector_memory_buffer =   (cache_entry + 1) -> fx_cached_sector_memory_buffer;
 8006c5a:	6319      	str	r1, [r3, #48]	; 0x30
            (cache_entry + 2) -> fx_cached_sector_buffer_dirty =    (cache_entry + 1) -> fx_cached_sector_buffer_dirty;
 8006c5c:	f883 0040 	strb.w	r0, [r3, #64]	; 0x40
            (cache_entry + 3) -> fx_cached_sector_type =            (cache_entry + 2) -> fx_cached_sector_type;
 8006c60:	f883 e05a 	strb.w	lr, [r3, #90]	; 0x5a
            (cache_entry + 3) -> fx_cached_sector =                 (cache_entry + 2) -> fx_cached_sector;
 8006c64:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
            (cache_entry + 2) -> fx_cached_sector =                 (cache_entry + 1) -> fx_cached_sector;
 8006c68:	e9d3 8908 	ldrd	r8, r9, [r3, #32]
            (cache_entry + 3) -> fx_cached_sector =                 (cache_entry + 2) -> fx_cached_sector;
 8006c6c:	e9c3 0114 	strd	r0, r1, [r3, #80]	; 0x50
            (cache_entry + 2) -> fx_cached_sector =                 (cache_entry + 1) -> fx_cached_sector;
 8006c70:	e9c3 890e 	strd	r8, r9, [r3, #56]	; 0x38
            (cache_entry + 2) -> fx_cached_sector_valid =           (cache_entry + 1) -> fx_cached_sector_valid;
 8006c74:	f893 0029 	ldrb.w	r0, [r3, #41]	; 0x29
            (cache_entry + 2) -> fx_cached_sector_type =            (cache_entry + 1) -> fx_cached_sector_type;
 8006c78:	f893 102a 	ldrb.w	r1, [r3, #42]	; 0x2a
            (cache_entry + 2) -> fx_cached_sector_valid =           (cache_entry + 1) -> fx_cached_sector_valid;
 8006c7c:	f883 0041 	strb.w	r0, [r3, #65]	; 0x41
            (cache_entry + 1) -> fx_cached_sector_memory_buffer =   temp_storage.fx_cached_sector_memory_buffer;
 8006c80:	619e      	str	r6, [r3, #24]
            (cache_entry + 1) -> fx_cached_sector_buffer_dirty =    temp_storage.fx_cached_sector_buffer_dirty;
 8006c82:	f883 7028 	strb.w	r7, [r3, #40]	; 0x28
            (cache_entry + 1) -> fx_cached_sector_valid =           temp_storage.fx_cached_sector_valid;
 8006c86:	f883 c029 	strb.w	ip, [r3, #41]	; 0x29
            (cache_entry + 1) -> fx_cached_sector_type =            temp_storage.fx_cached_sector_type;
 8006c8a:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
            (cache_entry + 2) -> fx_cached_sector_type =            (cache_entry + 1) -> fx_cached_sector_type;
 8006c8e:	f883 1042 	strb.w	r1, [r3, #66]	; 0x42
            (cache_entry + 1) -> fx_cached_sector =                 temp_storage.fx_cached_sector;
 8006c92:	e9c3 4508 	strd	r4, r5, [r3, #32]
            return(FX_NULL);
 8006c96:	2300      	movs	r3, #0
 8006c98:	e76d      	b.n	8006b76 <_fx_utility_logical_sector_cache_entry_read+0x126>
            temp_storage.fx_cached_sector_memory_buffer =           (cache_entry) -> fx_cached_sector_memory_buffer;
 8006c9a:	eb01 0241 	add.w	r2, r1, r1, lsl #1
            media_ptr -> fx_media_logical_sector_cache_read_hits++;
 8006c9e:	f8d0 41a4 	ldr.w	r4, [r0, #420]	; 0x1a4
            media_ptr -> fx_media_memory_buffer =  (cache_entry + 1) -> fx_cached_sector_memory_buffer;
 8006ca2:	6999      	ldr	r1, [r3, #24]
            temp_storage.fx_cached_sector_memory_buffer =           (cache_entry) -> fx_cached_sector_memory_buffer;
 8006ca4:	eb00 02c2 	add.w	r2, r0, r2, lsl #3
            media_ptr -> fx_media_logical_sector_cache_read_hits++;
 8006ca8:	3401      	adds	r4, #1
            media_ptr -> fx_media_memory_buffer =  (cache_entry + 1) -> fx_cached_sector_memory_buffer;
 8006caa:	6081      	str	r1, [r0, #8]
            temp_storage.fx_cached_sector =                         (cache_entry) -> fx_cached_sector;
 8006cac:	f602 45a8 	addw	r5, r2, #3240	; 0xca8
            temp_storage.fx_cached_sector_memory_buffer =           (cache_entry) -> fx_cached_sector_memory_buffer;
 8006cb0:	f8d2 8ca0 	ldr.w	r8, [r2, #3232]	; 0xca0
            media_ptr -> fx_media_logical_sector_cache_read_hits++;
 8006cb4:	f8c0 41a4 	str.w	r4, [r0, #420]	; 0x1a4
            temp_storage.fx_cached_sector_buffer_dirty =            (cache_entry) -> fx_cached_sector_buffer_dirty;
 8006cb8:	f892 ecb0 	ldrb.w	lr, [r2, #3248]	; 0xcb0
            temp_storage.fx_cached_sector_type =                    (cache_entry) -> fx_cached_sector_type;
 8006cbc:	f892 4cb2 	ldrb.w	r4, [r2, #3250]	; 0xcb2
            temp_storage.fx_cached_sector =                         (cache_entry) -> fx_cached_sector;
 8006cc0:	e9d5 6700 	ldrd	r6, r7, [r5]
            (cache_entry) -> fx_cached_sector_memory_buffer =       (cache_entry + 1) -> fx_cached_sector_memory_buffer;
 8006cc4:	f8c2 1ca0 	str.w	r1, [r2, #3232]	; 0xca0
            (cache_entry) -> fx_cached_sector =                     (cache_entry + 1) -> fx_cached_sector;
 8006cc8:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 8006ccc:	e9c5 0100 	strd	r0, r1, [r5]
            (cache_entry) -> fx_cached_sector_buffer_dirty =        (cache_entry + 1) -> fx_cached_sector_buffer_dirty;
 8006cd0:	f893 1028 	ldrb.w	r1, [r3, #40]	; 0x28
 8006cd4:	f882 1cb0 	strb.w	r1, [r2, #3248]	; 0xcb0
            (cache_entry) -> fx_cached_sector_valid =               (cache_entry + 1) -> fx_cached_sector_valid;
 8006cd8:	f893 1029 	ldrb.w	r1, [r3, #41]	; 0x29
 8006cdc:	f882 1cb1 	strb.w	r1, [r2, #3249]	; 0xcb1
            (cache_entry) -> fx_cached_sector_type =                (cache_entry + 1) -> fx_cached_sector_type;
 8006ce0:	f893 102a 	ldrb.w	r1, [r3, #42]	; 0x2a
 8006ce4:	f882 1cb2 	strb.w	r1, [r2, #3250]	; 0xcb2
            (cache_entry + 1) -> fx_cached_sector_memory_buffer =   temp_storage.fx_cached_sector_memory_buffer;
 8006ce8:	f8c3 8018 	str.w	r8, [r3, #24]
            (cache_entry + 1) -> fx_cached_sector_buffer_dirty =    temp_storage.fx_cached_sector_buffer_dirty;
 8006cec:	f883 e028 	strb.w	lr, [r3, #40]	; 0x28
            (cache_entry + 1) -> fx_cached_sector_type =            temp_storage.fx_cached_sector_type;
 8006cf0:	f883 402a 	strb.w	r4, [r3, #42]	; 0x2a
            (cache_entry + 1) -> fx_cached_sector_valid =           temp_storage.fx_cached_sector_valid;
 8006cf4:	f883 c029 	strb.w	ip, [r3, #41]	; 0x29
            (cache_entry + 1) -> fx_cached_sector =                 temp_storage.fx_cached_sector;
 8006cf8:	e9c3 6708 	strd	r6, r7, [r3, #32]
            return(FX_NULL);
 8006cfc:	2300      	movs	r3, #0
 8006cfe:	e73a      	b.n	8006b76 <_fx_utility_logical_sector_cache_entry_read+0x126>
            temp_storage.fx_cached_sector_memory_buffer =           (cache_entry) -> fx_cached_sector_memory_buffer;
 8006d00:	eb01 0241 	add.w	r2, r1, r1, lsl #1
            media_ptr -> fx_media_logical_sector_cache_read_hits++;
 8006d04:	f8d0 41a4 	ldr.w	r4, [r0, #420]	; 0x1a4
            media_ptr -> fx_media_memory_buffer =  (cache_entry + 2) -> fx_cached_sector_memory_buffer;
 8006d08:	6b19      	ldr	r1, [r3, #48]	; 0x30
            temp_storage.fx_cached_sector_memory_buffer =           (cache_entry) -> fx_cached_sector_memory_buffer;
 8006d0a:	eb00 02c2 	add.w	r2, r0, r2, lsl #3
            media_ptr -> fx_media_logical_sector_cache_read_hits++;
 8006d0e:	3401      	adds	r4, #1
            media_ptr -> fx_media_memory_buffer =  (cache_entry + 2) -> fx_cached_sector_memory_buffer;
 8006d10:	6081      	str	r1, [r0, #8]
            temp_storage.fx_cached_sector =                         (cache_entry) -> fx_cached_sector;
 8006d12:	f602 45a8 	addw	r5, r2, #3240	; 0xca8
            temp_storage.fx_cached_sector_memory_buffer =           (cache_entry) -> fx_cached_sector_memory_buffer;
 8006d16:	f8d2 eca0 	ldr.w	lr, [r2, #3232]	; 0xca0
            media_ptr -> fx_media_logical_sector_cache_read_hits++;
 8006d1a:	f8c0 41a4 	str.w	r4, [r0, #420]	; 0x1a4
            temp_storage.fx_cached_sector_buffer_dirty =            (cache_entry) -> fx_cached_sector_buffer_dirty;
 8006d1e:	f892 8cb0 	ldrb.w	r8, [r2, #3248]	; 0xcb0
            temp_storage.fx_cached_sector_type =                    (cache_entry) -> fx_cached_sector_type;
 8006d22:	f892 4cb2 	ldrb.w	r4, [r2, #3250]	; 0xcb2
            temp_storage.fx_cached_sector =                         (cache_entry) -> fx_cached_sector;
 8006d26:	e9d5 6700 	ldrd	r6, r7, [r5]
            (cache_entry) -> fx_cached_sector_memory_buffer =       (cache_entry + 2) -> fx_cached_sector_memory_buffer;
 8006d2a:	f8c2 1ca0 	str.w	r1, [r2, #3232]	; 0xca0
            (cache_entry) -> fx_cached_sector =                     (cache_entry + 2) -> fx_cached_sector;
 8006d2e:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 8006d32:	e9c5 0100 	strd	r0, r1, [r5]
            (cache_entry) -> fx_cached_sector_buffer_dirty =        (cache_entry + 2) -> fx_cached_sector_buffer_dirty;
 8006d36:	f893 1040 	ldrb.w	r1, [r3, #64]	; 0x40
 8006d3a:	f882 1cb0 	strb.w	r1, [r2, #3248]	; 0xcb0
            (cache_entry) -> fx_cached_sector_valid =               (cache_entry + 2) -> fx_cached_sector_valid;
 8006d3e:	f893 1041 	ldrb.w	r1, [r3, #65]	; 0x41
 8006d42:	f882 1cb1 	strb.w	r1, [r2, #3249]	; 0xcb1
            (cache_entry) -> fx_cached_sector_type =                (cache_entry + 2) -> fx_cached_sector_type;
 8006d46:	f893 1042 	ldrb.w	r1, [r3, #66]	; 0x42
 8006d4a:	f882 1cb2 	strb.w	r1, [r2, #3250]	; 0xcb2
            (cache_entry + 2) -> fx_cached_sector_memory_buffer =   (cache_entry + 1) -> fx_cached_sector_memory_buffer;
 8006d4e:	6999      	ldr	r1, [r3, #24]
            (cache_entry + 2) -> fx_cached_sector_type =            (cache_entry + 1) -> fx_cached_sector_type;
 8006d50:	f893 002a 	ldrb.w	r0, [r3, #42]	; 0x2a
            (cache_entry + 2) -> fx_cached_sector_buffer_dirty =    (cache_entry + 1) -> fx_cached_sector_buffer_dirty;
 8006d54:	f893 5028 	ldrb.w	r5, [r3, #40]	; 0x28
            (cache_entry + 2) -> fx_cached_sector_valid =           (cache_entry + 1) -> fx_cached_sector_valid;
 8006d58:	f893 2029 	ldrb.w	r2, [r3, #41]	; 0x29
            (cache_entry + 2) -> fx_cached_sector_memory_buffer =   (cache_entry + 1) -> fx_cached_sector_memory_buffer;
 8006d5c:	6319      	str	r1, [r3, #48]	; 0x30
            (cache_entry + 2) -> fx_cached_sector_type =            (cache_entry + 1) -> fx_cached_sector_type;
 8006d5e:	f883 0042 	strb.w	r0, [r3, #66]	; 0x42
            (cache_entry + 1) -> fx_cached_sector_memory_buffer =   temp_storage.fx_cached_sector_memory_buffer;
 8006d62:	f8c3 e018 	str.w	lr, [r3, #24]
            (cache_entry + 1) -> fx_cached_sector_buffer_dirty =    temp_storage.fx_cached_sector_buffer_dirty;
 8006d66:	f883 8028 	strb.w	r8, [r3, #40]	; 0x28
            (cache_entry + 2) -> fx_cached_sector_buffer_dirty =    (cache_entry + 1) -> fx_cached_sector_buffer_dirty;
 8006d6a:	f883 5040 	strb.w	r5, [r3, #64]	; 0x40
            (cache_entry + 1) -> fx_cached_sector_type =            temp_storage.fx_cached_sector_type;
 8006d6e:	f883 402a 	strb.w	r4, [r3, #42]	; 0x2a
            (cache_entry + 2) -> fx_cached_sector_valid =           (cache_entry + 1) -> fx_cached_sector_valid;
 8006d72:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
            (cache_entry + 1) -> fx_cached_sector_valid =           temp_storage.fx_cached_sector_valid;
 8006d76:	f883 c029 	strb.w	ip, [r3, #41]	; 0x29
            (cache_entry + 2) -> fx_cached_sector =                 (cache_entry + 1) -> fx_cached_sector;
 8006d7a:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
            (cache_entry + 1) -> fx_cached_sector =                 temp_storage.fx_cached_sector;
 8006d7e:	e9c3 6708 	strd	r6, r7, [r3, #32]
            (cache_entry + 2) -> fx_cached_sector =                 (cache_entry + 1) -> fx_cached_sector;
 8006d82:	e9c3 010e 	strd	r0, r1, [r3, #56]	; 0x38
            return(FX_NULL);
 8006d86:	2300      	movs	r3, #0
 8006d88:	e6f5      	b.n	8006b76 <_fx_utility_logical_sector_cache_entry_read+0x126>
 8006d8a:	bf00      	nop

08006d8c <BSP_SDRAM_MspInit>:
{
	static DMA_HandleTypeDef dma_handle;
	GPIO_InitTypeDef gpio_init_structure;

	/* Enable FMC clock */
	__HAL_RCC_FMC_CLK_ENABLE();
 8006d8c:	4b53      	ldr	r3, [pc, #332]	; (8006edc <BSP_SDRAM_MspInit+0x150>)
	__HAL_RCC_GPIOF_CLK_ENABLE();
	__HAL_RCC_GPIOG_CLK_ENABLE();
	__HAL_RCC_GPIOH_CLK_ENABLE();

	/* Common GPIO configuration */
	gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8006d8e:	2102      	movs	r1, #2
	__HAL_RCC_FMC_CLK_ENABLE();
 8006d90:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006d92:	f042 0201 	orr.w	r2, r2, #1
{
 8006d96:	b570      	push	{r4, r5, r6, lr}
	__HAL_RCC_FMC_CLK_ENABLE();
 8006d98:	639a      	str	r2, [r3, #56]	; 0x38
{
 8006d9a:	4606      	mov	r6, r0
	__HAL_RCC_FMC_CLK_ENABLE();
 8006d9c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
	gpio_init_structure.Pull = GPIO_PULLUP;
 8006d9e:	2001      	movs	r0, #1
{
 8006da0:	b08e      	sub	sp, #56	; 0x38
	gpio_init_structure.Speed = GPIO_SPEED_FAST;
	gpio_init_structure.Alternate = GPIO_AF12_FMC;

	/* GPIOC configuration */
	gpio_init_structure.Pin = GPIO_PIN_3;
 8006da2:	2508      	movs	r5, #8
	__HAL_RCC_FMC_CLK_ENABLE();
 8006da4:	4002      	ands	r2, r0
	gpio_init_structure.Pin = GPIO_PIN_3;
 8006da6:	ac0e      	add	r4, sp, #56	; 0x38
	__HAL_RCC_FMC_CLK_ENABLE();
 8006da8:	9201      	str	r2, [sp, #4]
 8006daa:	9a01      	ldr	r2, [sp, #4]
	__DMAx_CLK_ENABLE()
 8006dac:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006dae:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8006db2:	631a      	str	r2, [r3, #48]	; 0x30
 8006db4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006db6:	f402 0280 	and.w	r2, r2, #4194304	; 0x400000
 8006dba:	9202      	str	r2, [sp, #8]
 8006dbc:	9a02      	ldr	r2, [sp, #8]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8006dbe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006dc0:	f042 0204 	orr.w	r2, r2, #4
 8006dc4:	631a      	str	r2, [r3, #48]	; 0x30
 8006dc6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006dc8:	f002 0204 	and.w	r2, r2, #4
 8006dcc:	9203      	str	r2, [sp, #12]
 8006dce:	9a03      	ldr	r2, [sp, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8006dd0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006dd2:	432a      	orrs	r2, r5
 8006dd4:	631a      	str	r2, [r3, #48]	; 0x30
 8006dd6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006dd8:	402a      	ands	r2, r5
 8006dda:	9204      	str	r2, [sp, #16]
 8006ddc:	9a04      	ldr	r2, [sp, #16]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8006dde:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006de0:	f042 0210 	orr.w	r2, r2, #16
 8006de4:	631a      	str	r2, [r3, #48]	; 0x30
 8006de6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006de8:	f002 0210 	and.w	r2, r2, #16
 8006dec:	9205      	str	r2, [sp, #20]
 8006dee:	9a05      	ldr	r2, [sp, #20]
	__HAL_RCC_GPIOF_CLK_ENABLE();
 8006df0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006df2:	f042 0220 	orr.w	r2, r2, #32
 8006df6:	631a      	str	r2, [r3, #48]	; 0x30
 8006df8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006dfa:	f002 0220 	and.w	r2, r2, #32
 8006dfe:	9206      	str	r2, [sp, #24]
 8006e00:	9a06      	ldr	r2, [sp, #24]
	__HAL_RCC_GPIOG_CLK_ENABLE();
 8006e02:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006e04:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006e08:	631a      	str	r2, [r3, #48]	; 0x30
 8006e0a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006e0c:	f002 0240 	and.w	r2, r2, #64	; 0x40
 8006e10:	9207      	str	r2, [sp, #28]
 8006e12:	9a07      	ldr	r2, [sp, #28]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8006e14:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006e16:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006e1a:	631a      	str	r2, [r3, #48]	; 0x30
	gpio_init_structure.Alternate = GPIO_AF12_FMC;
 8006e1c:	220c      	movs	r2, #12
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8006e1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
	gpio_init_structure.Pin = GPIO_PIN_3;
 8006e20:	f844 5d14 	str.w	r5, [r4, #-20]!
	/* GPIOH configuration */
	gpio_init_structure.Pin = GPIO_PIN_3 | GPIO_PIN_5;
	HAL_GPIO_Init(GPIOH, &gpio_init_structure);

	/* Configure common DMA parameters */
	dma_handle.Init.Channel = SDRAM_DMAx_CHANNEL;
 8006e24:	2500      	movs	r5, #0
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8006e26:	f003 0380 	and.w	r3, r3, #128	; 0x80
	gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8006e2a:	910a      	str	r1, [sp, #40]	; 0x28
	gpio_init_structure.Speed = GPIO_SPEED_FAST;
 8006e2c:	910c      	str	r1, [sp, #48]	; 0x30
	HAL_GPIO_Init(GPIOC, &gpio_init_structure);
 8006e2e:	4621      	mov	r1, r4
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8006e30:	9308      	str	r3, [sp, #32]
	gpio_init_structure.Pull = GPIO_PULLUP;
 8006e32:	900b      	str	r0, [sp, #44]	; 0x2c
	HAL_GPIO_Init(GPIOC, &gpio_init_structure);
 8006e34:	482a      	ldr	r0, [pc, #168]	; (8006ee0 <BSP_SDRAM_MspInit+0x154>)
	gpio_init_structure.Alternate = GPIO_AF12_FMC;
 8006e36:	920d      	str	r2, [sp, #52]	; 0x34
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8006e38:	9b08      	ldr	r3, [sp, #32]
	HAL_GPIO_Init(GPIOC, &gpio_init_structure);
 8006e3a:	f000 faa1 	bl	8007380 <HAL_GPIO_Init>
	gpio_init_structure.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_8 | GPIO_PIN_9 |
 8006e3e:	f24c 7303 	movw	r3, #50947	; 0xc703
	HAL_GPIO_Init(GPIOD, &gpio_init_structure);
 8006e42:	4621      	mov	r1, r4
 8006e44:	4827      	ldr	r0, [pc, #156]	; (8006ee4 <BSP_SDRAM_MspInit+0x158>)
	gpio_init_structure.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_8 | GPIO_PIN_9 |
 8006e46:	9309      	str	r3, [sp, #36]	; 0x24
	HAL_GPIO_Init(GPIOD, &gpio_init_structure);
 8006e48:	f000 fa9a 	bl	8007380 <HAL_GPIO_Init>
	gpio_init_structure.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_7 | GPIO_PIN_8 | GPIO_PIN_9
 8006e4c:	f64f 7383 	movw	r3, #65411	; 0xff83
	HAL_GPIO_Init(GPIOE, &gpio_init_structure);
 8006e50:	4621      	mov	r1, r4
 8006e52:	4825      	ldr	r0, [pc, #148]	; (8006ee8 <BSP_SDRAM_MspInit+0x15c>)
	gpio_init_structure.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_7 | GPIO_PIN_8 | GPIO_PIN_9
 8006e54:	9309      	str	r3, [sp, #36]	; 0x24
	HAL_GPIO_Init(GPIOE, &gpio_init_structure);
 8006e56:	f000 fa93 	bl	8007380 <HAL_GPIO_Init>
	gpio_init_structure.Pin =
 8006e5a:	f64f 033f 	movw	r3, #63551	; 0xf83f
	HAL_GPIO_Init(GPIOF, &gpio_init_structure);
 8006e5e:	4621      	mov	r1, r4
 8006e60:	4822      	ldr	r0, [pc, #136]	; (8006eec <BSP_SDRAM_MspInit+0x160>)
	gpio_init_structure.Pin =
 8006e62:	9309      	str	r3, [sp, #36]	; 0x24
	HAL_GPIO_Init(GPIOF, &gpio_init_structure);
 8006e64:	f000 fa8c 	bl	8007380 <HAL_GPIO_Init>
	gpio_init_structure.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_8
 8006e68:	f248 1333 	movw	r3, #33075	; 0x8133
	HAL_GPIO_Init(GPIOG, &gpio_init_structure);
 8006e6c:	4621      	mov	r1, r4
 8006e6e:	4820      	ldr	r0, [pc, #128]	; (8006ef0 <BSP_SDRAM_MspInit+0x164>)
	gpio_init_structure.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_8
 8006e70:	9309      	str	r3, [sp, #36]	; 0x24
	HAL_GPIO_Init(GPIOG, &gpio_init_structure);
 8006e72:	f000 fa85 	bl	8007380 <HAL_GPIO_Init>
	gpio_init_structure.Pin = GPIO_PIN_3 | GPIO_PIN_5;
 8006e76:	2328      	movs	r3, #40	; 0x28
	HAL_GPIO_Init(GPIOH, &gpio_init_structure);
 8006e78:	4621      	mov	r1, r4
 8006e7a:	481e      	ldr	r0, [pc, #120]	; (8006ef4 <BSP_SDRAM_MspInit+0x168>)
	dma_handle.Init.Channel = SDRAM_DMAx_CHANNEL;
 8006e7c:	4c1e      	ldr	r4, [pc, #120]	; (8006ef8 <BSP_SDRAM_MspInit+0x16c>)
	gpio_init_structure.Pin = GPIO_PIN_3 | GPIO_PIN_5;
 8006e7e:	9309      	str	r3, [sp, #36]	; 0x24
	HAL_GPIO_Init(GPIOH, &gpio_init_structure);
 8006e80:	f000 fa7e 	bl	8007380 <HAL_GPIO_Init>
	dma_handle.Init.Direction = DMA_MEMORY_TO_MEMORY;
	dma_handle.Init.PeriphInc = DMA_PINC_ENABLE;
 8006e84:	f44f 7300 	mov.w	r3, #512	; 0x200
	dma_handle.Init.Direction = DMA_MEMORY_TO_MEMORY;
 8006e88:	2180      	movs	r1, #128	; 0x80
	dma_handle.Init.MemInc = DMA_MINC_ENABLE;
 8006e8a:	f44f 6280 	mov.w	r2, #1024	; 0x400
	dma_handle.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8006e8e:	f44f 5080 	mov.w	r0, #4096	; 0x1000
	dma_handle.Init.PeriphInc = DMA_PINC_ENABLE;
 8006e92:	60e3      	str	r3, [r4, #12]
	dma_handle.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
	dma_handle.Init.Mode = DMA_NORMAL;
	dma_handle.Init.Priority = DMA_PRIORITY_HIGH;
 8006e94:	f44f 3300 	mov.w	r3, #131072	; 0x20000
	dma_handle.Init.Direction = DMA_MEMORY_TO_MEMORY;
 8006e98:	60a1      	str	r1, [r4, #8]
	dma_handle.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8006e9a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
	dma_handle.Init.MemInc = DMA_MINC_ENABLE;
 8006e9e:	6122      	str	r2, [r4, #16]
	dma_handle.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
	dma_handle.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8006ea0:	2203      	movs	r2, #3
	dma_handle.Init.Priority = DMA_PRIORITY_HIGH;
 8006ea2:	6223      	str	r3, [r4, #32]
	dma_handle.Init.MemBurst = DMA_MBURST_SINGLE;
	dma_handle.Init.PeriphBurst = DMA_PBURST_SINGLE;

	dma_handle.Instance = SDRAM_DMAx_STREAM;
 8006ea4:	4b15      	ldr	r3, [pc, #84]	; (8006efc <BSP_SDRAM_MspInit+0x170>)
	dma_handle.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8006ea6:	6325      	str	r5, [r4, #48]	; 0x30
	dma_handle.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8006ea8:	6160      	str	r0, [r4, #20]

	/* Associate the DMA handle */
	__HAL_LINKDMA(hsdram, hdma, dma_handle);

	/* Deinitialize the stream for new transfer */
	HAL_DMA_DeInit(&dma_handle);
 8006eaa:	4620      	mov	r0, r4
	__HAL_LINKDMA(hsdram, hdma, dma_handle);
 8006eac:	6334      	str	r4, [r6, #48]	; 0x30
	dma_handle.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8006eae:	61a1      	str	r1, [r4, #24]
	dma_handle.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8006eb0:	62a2      	str	r2, [r4, #40]	; 0x28
	dma_handle.Init.Mode = DMA_NORMAL;
 8006eb2:	61e5      	str	r5, [r4, #28]
	dma_handle.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8006eb4:	6265      	str	r5, [r4, #36]	; 0x24
	dma_handle.Init.MemBurst = DMA_MBURST_SINGLE;
 8006eb6:	62e5      	str	r5, [r4, #44]	; 0x2c
	__HAL_LINKDMA(hsdram, hdma, dma_handle);
 8006eb8:	63a6      	str	r6, [r4, #56]	; 0x38
	dma_handle.Init.Channel = SDRAM_DMAx_CHANNEL;
 8006eba:	e9c4 3500 	strd	r3, r5, [r4]
	HAL_DMA_DeInit(&dma_handle);
 8006ebe:	f000 fa1d 	bl	80072fc <HAL_DMA_DeInit>

	/* Configure the DMA stream */
	HAL_DMA_Init(&dma_handle);
 8006ec2:	4620      	mov	r0, r4
 8006ec4:	f000 f97e 	bl	80071c4 <HAL_DMA_Init>

	/* NVIC configuration for DMA transfer complete interrupt */
	HAL_NVIC_SetPriority(SDRAM_DMAx_IRQn, 0x0F, 0);
 8006ec8:	462a      	mov	r2, r5
 8006eca:	210f      	movs	r1, #15
 8006ecc:	2038      	movs	r0, #56	; 0x38
 8006ece:	f000 f8eb 	bl	80070a8 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(SDRAM_DMAx_IRQn);
 8006ed2:	2038      	movs	r0, #56	; 0x38
 8006ed4:	f000 f91e 	bl	8007114 <HAL_NVIC_EnableIRQ>
}
 8006ed8:	b00e      	add	sp, #56	; 0x38
 8006eda:	bd70      	pop	{r4, r5, r6, pc}
 8006edc:	40023800 	.word	0x40023800
 8006ee0:	40020800 	.word	0x40020800
 8006ee4:	40020c00 	.word	0x40020c00
 8006ee8:	40021000 	.word	0x40021000
 8006eec:	40021400 	.word	0x40021400
 8006ef0:	40021800 	.word	0x40021800
 8006ef4:	40021c00 	.word	0x40021c00
 8006ef8:	20000324 	.word	0x20000324
 8006efc:	40026410 	.word	0x40026410

08006f00 <BSP_SDRAM_Init>:
{
 8006f00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	sdramHandle.Instance = FMC_SDRAM_DEVICE;
 8006f04:	483d      	ldr	r0, [pc, #244]	; (8006ffc <BSP_SDRAM_Init+0xfc>)
	sdramHandle.Init.SDBank = FMC_SDRAM_BANK1;
 8006f06:	2600      	movs	r6, #0
	sdramHandle.Instance = FMC_SDRAM_DEVICE;
 8006f08:	4d3d      	ldr	r5, [pc, #244]	; (8007000 <BSP_SDRAM_Init+0x100>)
	sdramHandle.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8006f0a:	2140      	movs	r1, #64	; 0x40
	Timing.LoadToActiveDelay = 2;
 8006f0c:	4c3d      	ldr	r4, [pc, #244]	; (8007004 <BSP_SDRAM_Init+0x104>)
	sdramHandle.Init.SDClockPeriod = SDCLOCK_PERIOD;
 8006f0e:	f44f 6c00 	mov.w	ip, #2048	; 0x800
	sdramHandle.Init.MemoryDataWidth = SDRAM_MEMORY_WIDTH;
 8006f12:	f04f 0810 	mov.w	r8, #16
	Timing.LoadToActiveDelay = 2;
 8006f16:	f04f 0902 	mov.w	r9, #2
	Timing.ExitSelfRefreshDelay = 7;
 8006f1a:	2307      	movs	r3, #7
	sdramHandle.Init.ReadBurst = FMC_SDRAM_RBURST_ENABLE;
 8006f1c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
	Timing.SelfRefreshTime = 4;
 8006f20:	f04f 0a04 	mov.w	sl, #4
	sdramHandle.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_2;
 8006f24:	f44f 7780 	mov.w	r7, #256	; 0x100
{
 8006f28:	b083      	sub	sp, #12
	sdramHandle.Instance = FMC_SDRAM_DEVICE;
 8006f2a:	6028      	str	r0, [r5, #0]
	sdramHandle.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8006f2c:	6169      	str	r1, [r5, #20]
	BSP_SDRAM_MspInit(&sdramHandle, NULL); /* __weak function can be rewritten by the application */
 8006f2e:	4628      	mov	r0, r5
 8006f30:	4631      	mov	r1, r6
	Timing.ExitSelfRefreshDelay = 7;
 8006f32:	6063      	str	r3, [r4, #4]
	Timing.RowCycleDelay = 7;
 8006f34:	60e3      	str	r3, [r4, #12]
	sdramHandle.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_2;
 8006f36:	61af      	str	r7, [r5, #24]
	Command.CommandMode = FMC_SDRAM_CMD_CLK_ENABLE;
 8006f38:	2701      	movs	r7, #1
	Timing.SelfRefreshTime = 4;
 8006f3a:	f8c4 a008 	str.w	sl, [r4, #8]
	Timing.LoadToActiveDelay = 2;
 8006f3e:	f8c4 9000 	str.w	r9, [r4]
	Timing.RCDDelay = 2;
 8006f42:	f8c4 9018 	str.w	r9, [r4, #24]
	sdramHandle.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8006f46:	61ee      	str	r6, [r5, #28]
	sdramHandle.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 8006f48:	62ae      	str	r6, [r5, #40]	; 0x28
	sdramHandle.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 8006f4a:	f8c5 a00c 	str.w	sl, [r5, #12]
	sdramHandle.Init.MemoryDataWidth = SDRAM_MEMORY_WIDTH;
 8006f4e:	f8c5 8010 	str.w	r8, [r5, #16]
 8006f52:	f8df b0b8 	ldr.w	fp, [pc, #184]	; 800700c <BSP_SDRAM_Init+0x10c>
	sdramHandle.Init.ReadBurst = FMC_SDRAM_RBURST_ENABLE;
 8006f56:	e9c5 c208 	strd	ip, r2, [r5, #32]
	Timing.RPDelay = 2;
 8006f5a:	e9c4 9904 	strd	r9, r9, [r4, #16]
	sdramHandle.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8006f5e:	e9c5 6601 	strd	r6, r6, [r5, #4]
	BSP_SDRAM_MspInit(&sdramHandle, NULL); /* __weak function can be rewritten by the application */
 8006f62:	f7ff ff13 	bl	8006d8c <BSP_SDRAM_MspInit>
	if (HAL_SDRAM_Init(&sdramHandle, &Timing) != HAL_OK)
 8006f66:	4621      	mov	r1, r4
 8006f68:	4628      	mov	r0, r5
	Command.CommandMode = FMC_SDRAM_CMD_CLK_ENABLE;
 8006f6a:	4c27      	ldr	r4, [pc, #156]	; (8007008 <BSP_SDRAM_Init+0x108>)
	if (HAL_SDRAM_Init(&sdramHandle, &Timing) != HAL_OK)
 8006f6c:	f000 fe88 	bl	8007c80 <HAL_SDRAM_Init>
 8006f70:	1b83      	subs	r3, r0, r6
	HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 8006f72:	4621      	mov	r1, r4
 8006f74:	f64f 72ff 	movw	r2, #65535	; 0xffff
	if (HAL_SDRAM_Init(&sdramHandle, &Timing) != HAL_OK)
 8006f78:	bf18      	it	ne
 8006f7a:	2301      	movne	r3, #1
	HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 8006f7c:	4628      	mov	r0, r5
	__IO uint32_t tmpmrd = 0;
 8006f7e:	9601      	str	r6, [sp, #4]
	if (HAL_SDRAM_Init(&sdramHandle, &Timing) != HAL_OK)
 8006f80:	f88b 3000 	strb.w	r3, [fp]
	Command.CommandTarget = FMC_SDRAM_CMD_TARGET_BANK1;
 8006f84:	f8c4 8004 	str.w	r8, [r4, #4]
	Command.ModeRegisterDefinition = 0;
 8006f88:	60e6      	str	r6, [r4, #12]
	Command.CommandMode = FMC_SDRAM_CMD_CLK_ENABLE;
 8006f8a:	6027      	str	r7, [r4, #0]
	Command.AutoRefreshNumber = 1;
 8006f8c:	60a7      	str	r7, [r4, #8]
	HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 8006f8e:	f000 fe99 	bl	8007cc4 <HAL_SDRAM_SendCommand>
	HAL_Delay(1);
 8006f92:	4638      	mov	r0, r7
 8006f94:	f000 f862 	bl	800705c <HAL_Delay>
	HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 8006f98:	4621      	mov	r1, r4
 8006f9a:	4628      	mov	r0, r5
 8006f9c:	f64f 72ff 	movw	r2, #65535	; 0xffff
	Command.CommandTarget = FMC_SDRAM_CMD_TARGET_BANK1;
 8006fa0:	e9c4 9800 	strd	r9, r8, [r4]
	Command.ModeRegisterDefinition = 0;
 8006fa4:	e9c4 7602 	strd	r7, r6, [r4, #8]
	HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 8006fa8:	f000 fe8c 	bl	8007cc4 <HAL_SDRAM_SendCommand>
	Command.CommandMode = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 8006fac:	f04f 0c03 	mov.w	ip, #3
	Command.AutoRefreshNumber = 8;
 8006fb0:	2308      	movs	r3, #8
	HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 8006fb2:	4621      	mov	r1, r4
 8006fb4:	4628      	mov	r0, r5
 8006fb6:	f64f 72ff 	movw	r2, #65535	; 0xffff
	Command.CommandMode = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 8006fba:	f8c4 c000 	str.w	ip, [r4]
	Command.AutoRefreshNumber = 8;
 8006fbe:	60a3      	str	r3, [r4, #8]
	Command.CommandTarget = FMC_SDRAM_CMD_TARGET_BANK1;
 8006fc0:	f8c4 8004 	str.w	r8, [r4, #4]
	Command.ModeRegisterDefinition = 0;
 8006fc4:	60e6      	str	r6, [r4, #12]
	HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 8006fc6:	f000 fe7d 	bl	8007cc4 <HAL_SDRAM_SendCommand>
	tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1 |\
 8006fca:	f44f 7308 	mov.w	r3, #544	; 0x220
	HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 8006fce:	4621      	mov	r1, r4
 8006fd0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8006fd4:	4628      	mov	r0, r5
	tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1 |\
 8006fd6:	9301      	str	r3, [sp, #4]
	Command.ModeRegisterDefinition = tmpmrd;
 8006fd8:	9b01      	ldr	r3, [sp, #4]
	Command.CommandTarget = FMC_SDRAM_CMD_TARGET_BANK1;
 8006fda:	e9c4 a800 	strd	sl, r8, [r4]
	Command.ModeRegisterDefinition = tmpmrd;
 8006fde:	e9c4 7302 	strd	r7, r3, [r4, #8]
	HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 8006fe2:	f000 fe6f 	bl	8007cc4 <HAL_SDRAM_SendCommand>
	HAL_SDRAM_ProgramRefreshRate(&sdramHandle, RefreshCount);
 8006fe6:	4628      	mov	r0, r5
 8006fe8:	f240 6103 	movw	r1, #1539	; 0x603
 8006fec:	f000 fe84 	bl	8007cf8 <HAL_SDRAM_ProgramRefreshRate>
}
 8006ff0:	f89b 0000 	ldrb.w	r0, [fp]
 8006ff4:	b003      	add	sp, #12
 8006ff6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ffa:	bf00      	nop
 8006ffc:	a0000140 	.word	0xa0000140
 8007000:	20002ca8 	.word	0x20002ca8
 8007004:	20000308 	.word	0x20000308
 8007008:	200002f8 	.word	0x200002f8
 800700c:	20000190 	.word	0x20000190

08007010 <HAL_MspInit>:
__weak void HAL_MspInit(void)
{
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspInit could be implemented in the user file
   */
}
 8007010:	4770      	bx	lr
 8007012:	bf00      	nop

08007014 <HAL_Init>:
   __HAL_FLASH_ART_ENABLE();
 8007014:	4a07      	ldr	r2, [pc, #28]	; (8007034 <HAL_Init+0x20>)
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8007016:	2003      	movs	r0, #3
{
 8007018:	b508      	push	{r3, lr}
   __HAL_FLASH_ART_ENABLE();
 800701a:	6813      	ldr	r3, [r2, #0]
 800701c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8007020:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8007022:	f000 f82d 	bl	8007080 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8007026:	200f      	movs	r0, #15
 8007028:	f000 fe7a 	bl	8007d20 <HAL_InitTick>
  HAL_MspInit();
 800702c:	f7ff fff0 	bl	8007010 <HAL_MspInit>
}
 8007030:	2000      	movs	r0, #0
 8007032:	bd08      	pop	{r3, pc}
 8007034:	40023c00 	.word	0x40023c00

08007038 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8007038:	4a03      	ldr	r2, [pc, #12]	; (8007048 <HAL_IncTick+0x10>)
 800703a:	4b04      	ldr	r3, [pc, #16]	; (800704c <HAL_IncTick+0x14>)
 800703c:	6811      	ldr	r1, [r2, #0]
 800703e:	781b      	ldrb	r3, [r3, #0]
 8007040:	440b      	add	r3, r1
 8007042:	6013      	str	r3, [r2, #0]
}
 8007044:	4770      	bx	lr
 8007046:	bf00      	nop
 8007048:	20002cdc 	.word	0x20002cdc
 800704c:	20000191 	.word	0x20000191

08007050 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8007050:	4b01      	ldr	r3, [pc, #4]	; (8007058 <HAL_GetTick+0x8>)
 8007052:	6818      	ldr	r0, [r3, #0]
}
 8007054:	4770      	bx	lr
 8007056:	bf00      	nop
 8007058:	20002cdc 	.word	0x20002cdc

0800705c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800705c:	b538      	push	{r3, r4, r5, lr}
 800705e:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8007060:	f7ff fff6 	bl	8007050 <HAL_GetTick>
 8007064:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8007066:	1c63      	adds	r3, r4, #1
 8007068:	d002      	beq.n	8007070 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 800706a:	4b04      	ldr	r3, [pc, #16]	; (800707c <HAL_Delay+0x20>)
 800706c:	781b      	ldrb	r3, [r3, #0]
 800706e:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8007070:	f7ff ffee 	bl	8007050 <HAL_GetTick>
 8007074:	1b40      	subs	r0, r0, r5
 8007076:	42a0      	cmp	r0, r4
 8007078:	d3fa      	bcc.n	8007070 <HAL_Delay+0x14>
  {
  }
}
 800707a:	bd38      	pop	{r3, r4, r5, pc}
 800707c:	20000191 	.word	0x20000191

08007080 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8007080:	4907      	ldr	r1, [pc, #28]	; (80070a0 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8007082:	0200      	lsls	r0, r0, #8
 8007084:	4b07      	ldr	r3, [pc, #28]	; (80070a4 <HAL_NVIC_SetPriorityGrouping+0x24>)
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8007086:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8007088:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800708c:	b410      	push	{r4}
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800708e:	f64f 04ff 	movw	r4, #63743	; 0xf8ff
 8007092:	4022      	ands	r2, r4
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8007094:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007098:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800709a:	4318      	orrs	r0, r3
  SCB->AIRCR =  reg_value;
 800709c:	60c8      	str	r0, [r1, #12]
 800709e:	4770      	bx	lr
 80070a0:	e000ed00 	.word	0xe000ed00
 80070a4:	05fa0000 	.word	0x05fa0000

080070a8 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80070a8:	4b17      	ldr	r3, [pc, #92]	; (8007108 <HAL_NVIC_SetPriority+0x60>)
 80070aa:	68db      	ldr	r3, [r3, #12]
 80070ac:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80070b0:	b430      	push	{r4, r5}
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80070b2:	f1c3 0507 	rsb	r5, r3, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80070b6:	1d1c      	adds	r4, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80070b8:	2d04      	cmp	r5, #4
 80070ba:	bf28      	it	cs
 80070bc:	2504      	movcs	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80070be:	2c06      	cmp	r4, #6
 80070c0:	d918      	bls.n	80070f4 <HAL_NVIC_SetPriority+0x4c>
 80070c2:	3b03      	subs	r3, #3
 80070c4:	f04f 34ff 	mov.w	r4, #4294967295
 80070c8:	409c      	lsls	r4, r3
 80070ca:	ea22 0404 	bic.w	r4, r2, r4

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80070ce:	f04f 32ff 	mov.w	r2, #4294967295
  if ((int32_t)(IRQn) >= 0)
 80070d2:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80070d4:	fa02 f205 	lsl.w	r2, r2, r5
 80070d8:	ea21 0102 	bic.w	r1, r1, r2
 80070dc:	fa01 f203 	lsl.w	r2, r1, r3
 80070e0:	ea42 0204 	orr.w	r2, r2, r4
 80070e4:	ea4f 1202 	mov.w	r2, r2, lsl #4
 80070e8:	b2d2      	uxtb	r2, r2
  if ((int32_t)(IRQn) >= 0)
 80070ea:	db06      	blt.n	80070fa <HAL_NVIC_SetPriority+0x52>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80070ec:	4b07      	ldr	r3, [pc, #28]	; (800710c <HAL_NVIC_SetPriority+0x64>)
 80070ee:	541a      	strb	r2, [r3, r0]
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 80070f0:	bc30      	pop	{r4, r5}
 80070f2:	4770      	bx	lr
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80070f4:	2400      	movs	r4, #0
 80070f6:	4623      	mov	r3, r4
 80070f8:	e7e9      	b.n	80070ce <HAL_NVIC_SetPriority+0x26>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80070fa:	f000 000f 	and.w	r0, r0, #15
 80070fe:	4b04      	ldr	r3, [pc, #16]	; (8007110 <HAL_NVIC_SetPriority+0x68>)
 8007100:	541a      	strb	r2, [r3, r0]
 8007102:	bc30      	pop	{r4, r5}
 8007104:	4770      	bx	lr
 8007106:	bf00      	nop
 8007108:	e000ed00 	.word	0xe000ed00
 800710c:	e000e400 	.word	0xe000e400
 8007110:	e000ed14 	.word	0xe000ed14

08007114 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8007114:	2800      	cmp	r0, #0
 8007116:	db07      	blt.n	8007128 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007118:	f000 011f 	and.w	r1, r0, #31
 800711c:	2301      	movs	r3, #1
 800711e:	0940      	lsrs	r0, r0, #5
 8007120:	4a02      	ldr	r2, [pc, #8]	; (800712c <HAL_NVIC_EnableIRQ+0x18>)
 8007122:	408b      	lsls	r3, r1
 8007124:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8007128:	4770      	bx	lr
 800712a:	bf00      	nop
 800712c:	e000e100 	.word	0xe000e100

08007130 <HAL_MPU_Disable>:
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8007130:	f3bf 8f5f 	dmb	sy
{
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8007134:	4a04      	ldr	r2, [pc, #16]	; (8007148 <HAL_MPU_Disable+0x18>)
  
  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8007136:	2000      	movs	r0, #0
 8007138:	4904      	ldr	r1, [pc, #16]	; (800714c <HAL_MPU_Disable+0x1c>)
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 800713a:	6a53      	ldr	r3, [r2, #36]	; 0x24
 800713c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007140:	6253      	str	r3, [r2, #36]	; 0x24
  MPU->CTRL = 0;
 8007142:	6048      	str	r0, [r1, #4]
}
 8007144:	4770      	bx	lr
 8007146:	bf00      	nop
 8007148:	e000ed00 	.word	0xe000ed00
 800714c:	e000ed90 	.word	0xe000ed90

08007150 <HAL_MPU_Enable>:
{
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
  
  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8007150:	4a06      	ldr	r2, [pc, #24]	; (800716c <HAL_MPU_Enable+0x1c>)
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8007152:	f040 0001 	orr.w	r0, r0, #1
 8007156:	4b06      	ldr	r3, [pc, #24]	; (8007170 <HAL_MPU_Enable+0x20>)
 8007158:	6058      	str	r0, [r3, #4]
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 800715a:	6a53      	ldr	r3, [r2, #36]	; 0x24
 800715c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007160:	6253      	str	r3, [r2, #36]	; 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8007162:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8007166:	f3bf 8f6f 	isb	sy
  
  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 800716a:	4770      	bx	lr
 800716c:	e000ed00 	.word	0xe000ed00
 8007170:	e000ed90 	.word	0xe000ed90

08007174 <HAL_MPU_ConfigRegion>:
  /* Check the parameters */
  assert_param(IS_MPU_REGION_NUMBER(MPU_Init->Number));
  assert_param(IS_MPU_REGION_ENABLE(MPU_Init->Enable));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8007174:	4a12      	ldr	r2, [pc, #72]	; (80071c0 <HAL_MPU_ConfigRegion+0x4c>)
 8007176:	7843      	ldrb	r3, [r0, #1]
 8007178:	6093      	str	r3, [r2, #8]

  if ((MPU_Init->Enable) != RESET)
 800717a:	7801      	ldrb	r1, [r0, #0]
 800717c:	b911      	cbnz	r1, 8007184 <HAL_MPU_ConfigRegion+0x10>
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
                ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
  }
  else
  {
    MPU->RBAR = 0x00;
 800717e:	60d1      	str	r1, [r2, #12]
    MPU->RASR = 0x00;
 8007180:	6111      	str	r1, [r2, #16]
 8007182:	4770      	bx	lr
    MPU->RBAR = MPU_Init->BaseAddress;
 8007184:	6843      	ldr	r3, [r0, #4]
{
 8007186:	b470      	push	{r4, r5, r6}
    MPU->RBAR = MPU_Init->BaseAddress;
 8007188:	60d3      	str	r3, [r2, #12]
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 800718a:	7ac3      	ldrb	r3, [r0, #11]
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800718c:	7b04      	ldrb	r4, [r0, #12]
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 800718e:	061b      	lsls	r3, r3, #24
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8007190:	7a85      	ldrb	r5, [r0, #10]
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8007192:	7b86      	ldrb	r6, [r0, #14]
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8007194:	ea43 7304 	orr.w	r3, r3, r4, lsl #28
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8007198:	7b44      	ldrb	r4, [r0, #13]
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800719a:	430b      	orrs	r3, r1
 800719c:	7a01      	ldrb	r1, [r0, #8]
 800719e:	ea43 43c5 	orr.w	r3, r3, r5, lsl #19
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80071a2:	7bc5      	ldrb	r5, [r0, #15]
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80071a4:	ea43 4384 	orr.w	r3, r3, r4, lsl #18
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80071a8:	7a44      	ldrb	r4, [r0, #9]
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80071aa:	ea43 4346 	orr.w	r3, r3, r6, lsl #17
 80071ae:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
 80071b2:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
 80071b6:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
  }
}
 80071ba:	bc70      	pop	{r4, r5, r6}
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80071bc:	6113      	str	r3, [r2, #16]
}
 80071be:	4770      	bx	lr
 80071c0:	e000ed90 	.word	0xe000ed90

080071c4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80071c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80071c6:	4604      	mov	r4, r0
  uint32_t tmp = 0U;
  uint32_t tickstart = HAL_GetTick();
 80071c8:	f7ff ff42 	bl	8007050 <HAL_GetTick>
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80071cc:	2c00      	cmp	r4, #0
 80071ce:	d053      	beq.n	8007278 <HAL_DMA_Init+0xb4>
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80071d0:	2202      	movs	r2, #2
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80071d2:	6823      	ldr	r3, [r4, #0]
  __HAL_UNLOCK(hdma);
 80071d4:	2100      	movs	r1, #0
 80071d6:	4605      	mov	r5, r0
  hdma->State = HAL_DMA_STATE_BUSY;
 80071d8:	f884 2035 	strb.w	r2, [r4, #53]	; 0x35
  __HAL_DMA_DISABLE(hdma);
 80071dc:	681a      	ldr	r2, [r3, #0]
  __HAL_UNLOCK(hdma);
 80071de:	f884 1034 	strb.w	r1, [r4, #52]	; 0x34
  __HAL_DMA_DISABLE(hdma);
 80071e2:	f022 0201 	bic.w	r2, r2, #1
 80071e6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80071e8:	e005      	b.n	80071f6 <HAL_DMA_Init+0x32>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80071ea:	f7ff ff31 	bl	8007050 <HAL_GetTick>
 80071ee:	1b40      	subs	r0, r0, r5
 80071f0:	2805      	cmp	r0, #5
 80071f2:	d83a      	bhi.n	800726a <HAL_DMA_Init+0xa6>
 80071f4:	6823      	ldr	r3, [r4, #0]
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80071f6:	681a      	ldr	r2, [r3, #0]
 80071f8:	07d1      	lsls	r1, r2, #31
 80071fa:	d4f6      	bmi.n	80071ea <HAL_DMA_Init+0x26>
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80071fc:	e9d4 2001 	ldrd	r2, r0, [r4, #4]
 8007200:	68e1      	ldr	r1, [r4, #12]
 8007202:	4302      	orrs	r2, r0
  tmp = hdma->Instance->CR;
 8007204:	681f      	ldr	r7, [r3, #0]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007206:	e9d4 0504 	ldrd	r0, r5, [r4, #16]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800720a:	430a      	orrs	r2, r1
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800720c:	4302      	orrs	r2, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
          hdma->Init.Mode                | hdma->Init.Priority;
 800720e:	6a20      	ldr	r0, [r4, #32]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007210:	e9d4 6106 	ldrd	r6, r1, [r4, #24]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007214:	432a      	orrs	r2, r5
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8007216:	4d35      	ldr	r5, [pc, #212]	; (80072ec <HAL_DMA_Init+0x128>)
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007218:	4332      	orrs	r2, r6
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800721a:	403d      	ands	r5, r7
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800721c:	430a      	orrs	r2, r1

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800721e:	6a61      	ldr	r1, [r4, #36]	; 0x24
          hdma->Init.Mode                | hdma->Init.Priority;
 8007220:	4302      	orrs	r2, r0
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8007222:	2904      	cmp	r1, #4
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8007224:	ea42 0205 	orr.w	r2, r2, r5
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8007228:	d028      	beq.n	800727c <HAL_DMA_Init+0xb8>
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800722a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800722c:	695a      	ldr	r2, [r3, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800722e:	f022 0207 	bic.w	r2, r2, #7

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8007232:	4311      	orrs	r1, r2
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8007234:	b2da      	uxtb	r2, r3
 8007236:	4d2e      	ldr	r5, [pc, #184]	; (80072f0 <HAL_DMA_Init+0x12c>)
  hdma->Instance->FCR = tmp;
 8007238:	6159      	str	r1, [r3, #20]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800723a:	3a10      	subs	r2, #16
 800723c:	492d      	ldr	r1, [pc, #180]	; (80072f4 <HAL_DMA_Init+0x130>)
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800723e:	482e      	ldr	r0, [pc, #184]	; (80072f8 <HAL_DMA_Init+0x134>)
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8007240:	fba5 5202 	umull	r5, r2, r5, r2
 8007244:	4019      	ands	r1, r3
  hdma->State = HAL_DMA_STATE_READY;
 8007246:	2501      	movs	r5, #1
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8007248:	0913      	lsrs	r3, r2, #4
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800724a:	2200      	movs	r2, #0
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800724c:	5cc0      	ldrb	r0, [r0, r3]
  
  if (stream_number > 3U)
 800724e:	2b03      	cmp	r3, #3
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8007250:	f04f 033f 	mov.w	r3, #63	; 0x3f
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8007254:	bf88      	it	hi
 8007256:	3104      	addhi	r1, #4
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8007258:	65e0      	str	r0, [r4, #92]	; 0x5c
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800725a:	4083      	lsls	r3, r0
  return HAL_OK;
 800725c:	4610      	mov	r0, r2
 800725e:	65a1      	str	r1, [r4, #88]	; 0x58
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8007260:	608b      	str	r3, [r1, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007262:	6562      	str	r2, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
 8007264:	f884 5035 	strb.w	r5, [r4, #53]	; 0x35
}
 8007268:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800726a:	2303      	movs	r3, #3
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800726c:	2220      	movs	r2, #32
      return HAL_TIMEOUT;
 800726e:	4618      	mov	r0, r3
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8007270:	6562      	str	r2, [r4, #84]	; 0x54
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8007272:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
}
 8007276:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_ERROR;
 8007278:	2001      	movs	r0, #1
}
 800727a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800727c:	e9d4 510b 	ldrd	r5, r1, [r4, #44]	; 0x2c
    tmp |= hdma->Init.FIFOThreshold;
 8007280:	6aa7      	ldr	r7, [r4, #40]	; 0x28
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8007282:	ea45 0001 	orr.w	r0, r5, r1
    tmp |= hdma->Init.FIFOThreshold;
 8007286:	f047 0104 	orr.w	r1, r7, #4
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800728a:	4302      	orrs	r2, r0
  hdma->Instance->CR = tmp;  
 800728c:	601a      	str	r2, [r3, #0]
  tmp = hdma->Instance->FCR;
 800728e:	695a      	ldr	r2, [r3, #20]
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8007290:	f022 0207 	bic.w	r2, r2, #7
    tmp |= hdma->Init.FIFOThreshold;
 8007294:	4311      	orrs	r1, r2
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8007296:	2d00      	cmp	r5, #0
 8007298:	d0cc      	beq.n	8007234 <HAL_DMA_Init+0x70>
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800729a:	b17e      	cbz	r6, 80072bc <HAL_DMA_Init+0xf8>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800729c:	f5b6 5f00 	cmp.w	r6, #8192	; 0x2000
 80072a0:	d016      	beq.n	80072d0 <HAL_DMA_Init+0x10c>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80072a2:	2f02      	cmp	r7, #2
 80072a4:	d903      	bls.n	80072ae <HAL_DMA_Init+0xea>
 80072a6:	2f03      	cmp	r7, #3
 80072a8:	d1c4      	bne.n	8007234 <HAL_DMA_Init+0x70>
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80072aa:	01ea      	lsls	r2, r5, #7
 80072ac:	d5c2      	bpl.n	8007234 <HAL_DMA_Init+0x70>
        hdma->State = HAL_DMA_STATE_READY;
 80072ae:	2301      	movs	r3, #1
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80072b0:	2240      	movs	r2, #64	; 0x40
        return HAL_ERROR; 
 80072b2:	4618      	mov	r0, r3
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80072b4:	6562      	str	r2, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_READY;
 80072b6:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
}
 80072ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    switch (tmp)
 80072bc:	2f01      	cmp	r7, #1
 80072be:	d003      	beq.n	80072c8 <HAL_DMA_Init+0x104>
 80072c0:	d3f3      	bcc.n	80072aa <HAL_DMA_Init+0xe6>
 80072c2:	2f02      	cmp	r7, #2
 80072c4:	d1b6      	bne.n	8007234 <HAL_DMA_Init+0x70>
 80072c6:	e7f0      	b.n	80072aa <HAL_DMA_Init+0xe6>
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80072c8:	f1b5 7fc0 	cmp.w	r5, #25165824	; 0x1800000
 80072cc:	d1b2      	bne.n	8007234 <HAL_DMA_Init+0x70>
 80072ce:	e7ee      	b.n	80072ae <HAL_DMA_Init+0xea>
    switch (tmp)
 80072d0:	2f03      	cmp	r7, #3
 80072d2:	d8af      	bhi.n	8007234 <HAL_DMA_Init+0x70>
 80072d4:	a201      	add	r2, pc, #4	; (adr r2, 80072dc <HAL_DMA_Init+0x118>)
 80072d6:	f852 f027 	ldr.w	pc, [r2, r7, lsl #2]
 80072da:	bf00      	nop
 80072dc:	080072af 	.word	0x080072af
 80072e0:	080072ab 	.word	0x080072ab
 80072e4:	080072af 	.word	0x080072af
 80072e8:	080072c9 	.word	0x080072c9
 80072ec:	f010803f 	.word	0xf010803f
 80072f0:	aaaaaaab 	.word	0xaaaaaaab
 80072f4:	fffffc00 	.word	0xfffffc00
 80072f8:	0800a220 	.word	0x0800a220

080072fc <HAL_DMA_DeInit>:
  if(hdma == NULL)
 80072fc:	2800      	cmp	r0, #0
 80072fe:	d035      	beq.n	800736c <HAL_DMA_DeInit+0x70>
 8007300:	4603      	mov	r3, r0
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8007302:	f890 0035 	ldrb.w	r0, [r0, #53]	; 0x35
 8007306:	b2c0      	uxtb	r0, r0
 8007308:	2802      	cmp	r0, #2
 800730a:	d031      	beq.n	8007370 <HAL_DMA_DeInit+0x74>
  __HAL_DMA_DISABLE(hdma);
 800730c:	681a      	ldr	r2, [r3, #0]
  hdma->Instance->CR   = 0U;
 800730e:	2000      	movs	r0, #0
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8007310:	b2d1      	uxtb	r1, r2
{
 8007312:	b470      	push	{r4, r5, r6}
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8007314:	3910      	subs	r1, #16
  __HAL_DMA_DISABLE(hdma);
 8007316:	6814      	ldr	r4, [r2, #0]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8007318:	4d16      	ldr	r5, [pc, #88]	; (8007374 <HAL_DMA_DeInit+0x78>)
  hdma->Instance->FCR  = (uint32_t)0x00000021U;
 800731a:	2621      	movs	r6, #33	; 0x21
  __HAL_DMA_DISABLE(hdma);
 800731c:	f024 0401 	bic.w	r4, r4, #1
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8007320:	fba5 5101 	umull	r5, r1, r5, r1
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8007324:	4d14      	ldr	r5, [pc, #80]	; (8007378 <HAL_DMA_DeInit+0x7c>)
  __HAL_DMA_DISABLE(hdma);
 8007326:	6014      	str	r4, [r2, #0]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8007328:	0909      	lsrs	r1, r1, #4
 800732a:	4c14      	ldr	r4, [pc, #80]	; (800737c <HAL_DMA_DeInit+0x80>)
  hdma->Instance->CR   = 0U;
 800732c:	6010      	str	r0, [r2, #0]
 800732e:	4014      	ands	r4, r2
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8007330:	5c6d      	ldrb	r5, [r5, r1]
  if (stream_number > 3U)
 8007332:	2903      	cmp	r1, #3
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8007334:	f04f 013f 	mov.w	r1, #63	; 0x3f
  hdma->Instance->NDTR = 0U;
 8007338:	6050      	str	r0, [r2, #4]
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800733a:	bf88      	it	hi
 800733c:	3404      	addhi	r4, #4
  hdma->Instance->PAR  = 0U;
 800733e:	6090      	str	r0, [r2, #8]
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8007340:	40a9      	lsls	r1, r5
  hdma->Instance->M0AR = 0U;
 8007342:	60d0      	str	r0, [r2, #12]
  hdma->Instance->M1AR = 0U;
 8007344:	6110      	str	r0, [r2, #16]
  hdma->Instance->FCR  = (uint32_t)0x00000021U;
 8007346:	6156      	str	r6, [r2, #20]
  hdma->XferCpltCallback = NULL;
 8007348:	2200      	movs	r2, #0
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800734a:	65dd      	str	r5, [r3, #92]	; 0x5c
 800734c:	659c      	str	r4, [r3, #88]	; 0x58
  return HAL_OK;
 800734e:	4610      	mov	r0, r2
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8007350:	60a1      	str	r1, [r4, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007352:	655a      	str	r2, [r3, #84]	; 0x54
  __HAL_UNLOCK(hdma);
 8007354:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hdma->State = HAL_DMA_STATE_RESET;
 8007358:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  hdma->XferHalfCpltCallback = NULL;
 800735c:	e9c3 220f 	strd	r2, r2, [r3, #60]	; 0x3c
  hdma->XferM1HalfCpltCallback = NULL;
 8007360:	e9c3 2211 	strd	r2, r2, [r3, #68]	; 0x44
  hdma->XferAbortCallback = NULL;  
 8007364:	e9c3 2213 	strd	r2, r2, [r3, #76]	; 0x4c
}
 8007368:	bc70      	pop	{r4, r5, r6}
 800736a:	4770      	bx	lr
    return HAL_ERROR;
 800736c:	2001      	movs	r0, #1
 800736e:	4770      	bx	lr
}
 8007370:	4770      	bx	lr
 8007372:	bf00      	nop
 8007374:	aaaaaaab 	.word	0xaaaaaaab
 8007378:	0800a220 	.word	0x0800a220
 800737c:	fffffc00 	.word	0xfffffc00

08007380 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007380:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007384:	4688      	mov	r8, r1
 8007386:	b083      	sub	sp, #12
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8007388:	2400      	movs	r4, #0
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800738a:	f8d1 9000 	ldr.w	r9, [r1]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
        SYSCFG->EXTICR[position >> 2] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800738e:	f8df e1f8 	ldr.w	lr, [pc, #504]	; 8007588 <HAL_GPIO_Init+0x208>
 8007392:	e003      	b.n	800739c <HAL_GPIO_Init+0x1c>
  for(position = 0; position < GPIO_NUMBER; position++)
 8007394:	3401      	adds	r4, #1
 8007396:	2c10      	cmp	r4, #16
 8007398:	f000 80b6 	beq.w	8007508 <HAL_GPIO_Init+0x188>
    ioposition = ((uint32_t)0x01) << position;
 800739c:	2301      	movs	r3, #1
 800739e:	40a3      	lsls	r3, r4
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80073a0:	ea09 0203 	and.w	r2, r9, r3
    if(iocurrent == ioposition)
 80073a4:	4293      	cmp	r3, r2
 80073a6:	d1f5      	bne.n	8007394 <HAL_GPIO_Init+0x14>
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80073a8:	f8d8 5004 	ldr.w	r5, [r8, #4]
 80073ac:	0067      	lsls	r7, r4, #1
 80073ae:	2103      	movs	r1, #3
 80073b0:	f025 0c10 	bic.w	ip, r5, #16
 80073b4:	40b9      	lsls	r1, r7
 80073b6:	f10c 33ff 	add.w	r3, ip, #4294967295
 80073ba:	43c9      	mvns	r1, r1
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80073bc:	2b01      	cmp	r3, #1
 80073be:	d810      	bhi.n	80073e2 <HAL_GPIO_Init+0x62>
        temp = GPIOx->OSPEEDR; 
 80073c0:	6886      	ldr	r6, [r0, #8]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 80073c2:	f3c5 1300 	ubfx	r3, r5, #4, #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80073c6:	ea06 0a01 	and.w	sl, r6, r1
        temp |= (GPIO_Init->Speed << (position * 2));
 80073ca:	f8d8 600c 	ldr.w	r6, [r8, #12]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 80073ce:	40a3      	lsls	r3, r4
        temp |= (GPIO_Init->Speed << (position * 2));
 80073d0:	40be      	lsls	r6, r7
 80073d2:	ea46 060a 	orr.w	r6, r6, sl
        GPIOx->OSPEEDR = temp;
 80073d6:	6086      	str	r6, [r0, #8]
        temp = GPIOx->OTYPER;
 80073d8:	6846      	ldr	r6, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80073da:	ea26 0602 	bic.w	r6, r6, r2
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 80073de:	4333      	orrs	r3, r6
        GPIOx->OTYPER = temp;
 80073e0:	6043      	str	r3, [r0, #4]
      temp = GPIOx->PUPDR;
 80073e2:	68c3      	ldr	r3, [r0, #12]
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80073e4:	f1bc 0f02 	cmp.w	ip, #2
      temp |= ((GPIO_Init->Pull) << (position * 2));
 80073e8:	f8d8 6008 	ldr.w	r6, [r8, #8]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80073ec:	ea03 0301 	and.w	r3, r3, r1
      temp |= ((GPIO_Init->Pull) << (position * 2));
 80073f0:	fa06 f607 	lsl.w	r6, r6, r7
 80073f4:	ea46 0603 	orr.w	r6, r6, r3
      GPIOx->PUPDR = temp;
 80073f8:	60c6      	str	r6, [r0, #12]
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80073fa:	d115      	bne.n	8007428 <HAL_GPIO_Init+0xa8>
        temp = GPIOx->AFR[position >> 3];
 80073fc:	08e3      	lsrs	r3, r4, #3
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80073fe:	f004 0c07 	and.w	ip, r4, #7
 8007402:	f04f 0b0f 	mov.w	fp, #15
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8007406:	f8d8 6010 	ldr.w	r6, [r8, #16]
 800740a:	eb00 0383 	add.w	r3, r0, r3, lsl #2
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800740e:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
        temp = GPIOx->AFR[position >> 3];
 8007412:	f8d3 a020 	ldr.w	sl, [r3, #32]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8007416:	fa0b fb0c 	lsl.w	fp, fp, ip
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 800741a:	fa06 f60c 	lsl.w	r6, r6, ip
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800741e:	ea2a 0a0b 	bic.w	sl, sl, fp
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8007422:	ea46 060a 	orr.w	r6, r6, sl
        GPIOx->AFR[position >> 3] = temp;
 8007426:	621e      	str	r6, [r3, #32]
      temp = GPIOx->MODER;
 8007428:	6806      	ldr	r6, [r0, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800742a:	f005 0303 	and.w	r3, r5, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800742e:	4031      	ands	r1, r6
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8007430:	40bb      	lsls	r3, r7
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8007432:	00ef      	lsls	r7, r5, #3
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8007434:	ea43 0301 	orr.w	r3, r3, r1
      GPIOx->MODER = temp;
 8007438:	6003      	str	r3, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800743a:	d5ab      	bpl.n	8007394 <HAL_GPIO_Init+0x14>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800743c:	4b48      	ldr	r3, [pc, #288]	; (8007560 <HAL_GPIO_Init+0x1e0>)
 800743e:	f024 0603 	bic.w	r6, r4, #3
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8007442:	f04f 0c0f 	mov.w	ip, #15
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007446:	6c5f      	ldr	r7, [r3, #68]	; 0x44
 8007448:	4619      	mov	r1, r3
 800744a:	f106 4680 	add.w	r6, r6, #1073741824	; 0x40000000
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 800744e:	f004 0303 	and.w	r3, r4, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007452:	f447 4780 	orr.w	r7, r7, #16384	; 0x4000
 8007456:	f506 369c 	add.w	r6, r6, #79872	; 0x13800
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 800745a:	009b      	lsls	r3, r3, #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800745c:	644f      	str	r7, [r1, #68]	; 0x44
 800745e:	6c4f      	ldr	r7, [r1, #68]	; 0x44
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8007460:	fa0c f103 	lsl.w	r1, ip, r3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007464:	f407 4780 	and.w	r7, r7, #16384	; 0x4000
 8007468:	9701      	str	r7, [sp, #4]
 800746a:	9f01      	ldr	r7, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2];
 800746c:	68b7      	ldr	r7, [r6, #8]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 800746e:	ea27 0101 	bic.w	r1, r7, r1
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8007472:	4f3c      	ldr	r7, [pc, #240]	; (8007564 <HAL_GPIO_Init+0x1e4>)
 8007474:	42b8      	cmp	r0, r7
 8007476:	d020      	beq.n	80074ba <HAL_GPIO_Init+0x13a>
 8007478:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 800747c:	42b8      	cmp	r0, r7
 800747e:	d046      	beq.n	800750e <HAL_GPIO_Init+0x18e>
 8007480:	4f39      	ldr	r7, [pc, #228]	; (8007568 <HAL_GPIO_Init+0x1e8>)
 8007482:	42b8      	cmp	r0, r7
 8007484:	d048      	beq.n	8007518 <HAL_GPIO_Init+0x198>
 8007486:	4f39      	ldr	r7, [pc, #228]	; (800756c <HAL_GPIO_Init+0x1ec>)
 8007488:	42b8      	cmp	r0, r7
 800748a:	d04a      	beq.n	8007522 <HAL_GPIO_Init+0x1a2>
 800748c:	4f38      	ldr	r7, [pc, #224]	; (8007570 <HAL_GPIO_Init+0x1f0>)
 800748e:	42b8      	cmp	r0, r7
 8007490:	d04c      	beq.n	800752c <HAL_GPIO_Init+0x1ac>
 8007492:	4f38      	ldr	r7, [pc, #224]	; (8007574 <HAL_GPIO_Init+0x1f4>)
 8007494:	42b8      	cmp	r0, r7
 8007496:	d053      	beq.n	8007540 <HAL_GPIO_Init+0x1c0>
 8007498:	4f37      	ldr	r7, [pc, #220]	; (8007578 <HAL_GPIO_Init+0x1f8>)
 800749a:	42b8      	cmp	r0, r7
 800749c:	d055      	beq.n	800754a <HAL_GPIO_Init+0x1ca>
 800749e:	4f37      	ldr	r7, [pc, #220]	; (800757c <HAL_GPIO_Init+0x1fc>)
 80074a0:	42b8      	cmp	r0, r7
 80074a2:	d048      	beq.n	8007536 <HAL_GPIO_Init+0x1b6>
 80074a4:	4f36      	ldr	r7, [pc, #216]	; (8007580 <HAL_GPIO_Init+0x200>)
 80074a6:	42b8      	cmp	r0, r7
 80074a8:	d054      	beq.n	8007554 <HAL_GPIO_Init+0x1d4>
 80074aa:	4f36      	ldr	r7, [pc, #216]	; (8007584 <HAL_GPIO_Init+0x204>)
 80074ac:	42b8      	cmp	r0, r7
 80074ae:	bf0c      	ite	eq
 80074b0:	2709      	moveq	r7, #9
 80074b2:	270a      	movne	r7, #10
 80074b4:	fa07 f303 	lsl.w	r3, r7, r3
 80074b8:	4319      	orrs	r1, r3
        SYSCFG->EXTICR[position >> 2] = temp;
 80074ba:	60b1      	str	r1, [r6, #8]
        temp &= ~((uint32_t)iocurrent);
 80074bc:	43d1      	mvns	r1, r2
        temp = EXTI->IMR;
 80074be:	f8de 3000 	ldr.w	r3, [lr]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80074c2:	03ee      	lsls	r6, r5, #15
  for(position = 0; position < GPIO_NUMBER; position++)
 80074c4:	f104 0401 	add.w	r4, r4, #1
        temp &= ~((uint32_t)iocurrent);
 80074c8:	bf54      	ite	pl
 80074ca:	400b      	andpl	r3, r1
        {
          temp |= iocurrent;
 80074cc:	4313      	orrmi	r3, r2
        }
        EXTI->IMR = temp;

        temp = EXTI->EMR;
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80074ce:	03af      	lsls	r7, r5, #14
        EXTI->IMR = temp;
 80074d0:	f8ce 3000 	str.w	r3, [lr]
        temp = EXTI->EMR;
 80074d4:	f8de 3004 	ldr.w	r3, [lr, #4]
        temp &= ~((uint32_t)iocurrent);
 80074d8:	bf54      	ite	pl
 80074da:	400b      	andpl	r3, r1
        {
          temp |= iocurrent;
 80074dc:	4313      	orrmi	r3, r2
        EXTI->EMR = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80074de:	02ee      	lsls	r6, r5, #11
        EXTI->EMR = temp;
 80074e0:	f8ce 3004 	str.w	r3, [lr, #4]
        temp = EXTI->RTSR;
 80074e4:	f8de 3008 	ldr.w	r3, [lr, #8]
        temp &= ~((uint32_t)iocurrent);
 80074e8:	bf54      	ite	pl
 80074ea:	400b      	andpl	r3, r1
        {
          temp |= iocurrent;
 80074ec:	4313      	orrmi	r3, r2
        }
        EXTI->RTSR = temp;

        temp = EXTI->FTSR;
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80074ee:	02ad      	lsls	r5, r5, #10
        EXTI->RTSR = temp;
 80074f0:	f8ce 3008 	str.w	r3, [lr, #8]
        temp = EXTI->FTSR;
 80074f4:	f8de 300c 	ldr.w	r3, [lr, #12]
        temp &= ~((uint32_t)iocurrent);
 80074f8:	bf54      	ite	pl
 80074fa:	400b      	andpl	r3, r1
        {
          temp |= iocurrent;
 80074fc:	4313      	orrmi	r3, r2
  for(position = 0; position < GPIO_NUMBER; position++)
 80074fe:	2c10      	cmp	r4, #16
        }
        EXTI->FTSR = temp;
 8007500:	f8ce 300c 	str.w	r3, [lr, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 8007504:	f47f af4a 	bne.w	800739c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8007508:	b003      	add	sp, #12
 800750a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800750e:	2701      	movs	r7, #1
 8007510:	fa07 f303 	lsl.w	r3, r7, r3
 8007514:	4319      	orrs	r1, r3
 8007516:	e7d0      	b.n	80074ba <HAL_GPIO_Init+0x13a>
 8007518:	2702      	movs	r7, #2
 800751a:	fa07 f303 	lsl.w	r3, r7, r3
 800751e:	4319      	orrs	r1, r3
 8007520:	e7cb      	b.n	80074ba <HAL_GPIO_Init+0x13a>
 8007522:	2703      	movs	r7, #3
 8007524:	fa07 f303 	lsl.w	r3, r7, r3
 8007528:	4319      	orrs	r1, r3
 800752a:	e7c6      	b.n	80074ba <HAL_GPIO_Init+0x13a>
 800752c:	2704      	movs	r7, #4
 800752e:	fa07 f303 	lsl.w	r3, r7, r3
 8007532:	4319      	orrs	r1, r3
 8007534:	e7c1      	b.n	80074ba <HAL_GPIO_Init+0x13a>
 8007536:	2707      	movs	r7, #7
 8007538:	fa07 f303 	lsl.w	r3, r7, r3
 800753c:	4319      	orrs	r1, r3
 800753e:	e7bc      	b.n	80074ba <HAL_GPIO_Init+0x13a>
 8007540:	2705      	movs	r7, #5
 8007542:	fa07 f303 	lsl.w	r3, r7, r3
 8007546:	4319      	orrs	r1, r3
 8007548:	e7b7      	b.n	80074ba <HAL_GPIO_Init+0x13a>
 800754a:	2706      	movs	r7, #6
 800754c:	fa07 f303 	lsl.w	r3, r7, r3
 8007550:	4319      	orrs	r1, r3
 8007552:	e7b2      	b.n	80074ba <HAL_GPIO_Init+0x13a>
 8007554:	2708      	movs	r7, #8
 8007556:	fa07 f303 	lsl.w	r3, r7, r3
 800755a:	4319      	orrs	r1, r3
 800755c:	e7ad      	b.n	80074ba <HAL_GPIO_Init+0x13a>
 800755e:	bf00      	nop
 8007560:	40023800 	.word	0x40023800
 8007564:	40020000 	.word	0x40020000
 8007568:	40020800 	.word	0x40020800
 800756c:	40020c00 	.word	0x40020c00
 8007570:	40021000 	.word	0x40021000
 8007574:	40021400 	.word	0x40021400
 8007578:	40021800 	.word	0x40021800
 800757c:	40021c00 	.word	0x40021c00
 8007580:	40022000 	.word	0x40022000
 8007584:	40022400 	.word	0x40022400
 8007588:	40013c00 	.word	0x40013c00

0800758c <HAL_PWREx_EnableOverDrive>:
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
  uint32_t tickstart = 0;

  __HAL_RCC_PWR_CLK_ENABLE();
 800758c:	4a1b      	ldr	r2, [pc, #108]	; (80075fc <HAL_PWREx_EnableOverDrive+0x70>)
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800758e:	4b1c      	ldr	r3, [pc, #112]	; (8007600 <HAL_PWREx_EnableOverDrive+0x74>)
  __HAL_RCC_PWR_CLK_ENABLE();
 8007590:	6c11      	ldr	r1, [r2, #64]	; 0x40
 8007592:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
{
 8007596:	b530      	push	{r4, r5, lr}
  __HAL_RCC_PWR_CLK_ENABLE();
 8007598:	6411      	str	r1, [r2, #64]	; 0x40
{
 800759a:	b083      	sub	sp, #12
  __HAL_RCC_PWR_CLK_ENABLE();
 800759c:	6c12      	ldr	r2, [r2, #64]	; 0x40

  /* Get tick */
  tickstart = HAL_GetTick();

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800759e:	461c      	mov	r4, r3
  __HAL_RCC_PWR_CLK_ENABLE();
 80075a0:	f002 5280 	and.w	r2, r2, #268435456	; 0x10000000
 80075a4:	9201      	str	r2, [sp, #4]
 80075a6:	9a01      	ldr	r2, [sp, #4]
  __HAL_PWR_OVERDRIVE_ENABLE();
 80075a8:	681a      	ldr	r2, [r3, #0]
 80075aa:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80075ae:	601a      	str	r2, [r3, #0]
  tickstart = HAL_GetTick();
 80075b0:	f7ff fd4e 	bl	8007050 <HAL_GetTick>
 80075b4:	4605      	mov	r5, r0
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80075b6:	e005      	b.n	80075c4 <HAL_PWREx_EnableOverDrive+0x38>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80075b8:	f7ff fd4a 	bl	8007050 <HAL_GetTick>
 80075bc:	1b40      	subs	r0, r0, r5
 80075be:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 80075c2:	d817      	bhi.n	80075f4 <HAL_PWREx_EnableOverDrive+0x68>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80075c4:	6863      	ldr	r3, [r4, #4]
 80075c6:	03da      	lsls	r2, r3, #15
 80075c8:	d5f6      	bpl.n	80075b8 <HAL_PWREx_EnableOverDrive+0x2c>
      return HAL_TIMEOUT;
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80075ca:	6823      	ldr	r3, [r4, #0]

  /* Get tick */
  tickstart = HAL_GetTick();

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80075cc:	4d0c      	ldr	r5, [pc, #48]	; (8007600 <HAL_PWREx_EnableOverDrive+0x74>)
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80075ce:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80075d2:	6023      	str	r3, [r4, #0]
  tickstart = HAL_GetTick();
 80075d4:	f7ff fd3c 	bl	8007050 <HAL_GetTick>
 80075d8:	4604      	mov	r4, r0
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80075da:	e005      	b.n	80075e8 <HAL_PWREx_EnableOverDrive+0x5c>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80075dc:	f7ff fd38 	bl	8007050 <HAL_GetTick>
 80075e0:	1b00      	subs	r0, r0, r4
 80075e2:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 80075e6:	d805      	bhi.n	80075f4 <HAL_PWREx_EnableOverDrive+0x68>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80075e8:	686b      	ldr	r3, [r5, #4]
 80075ea:	039b      	lsls	r3, r3, #14
 80075ec:	d5f6      	bpl.n	80075dc <HAL_PWREx_EnableOverDrive+0x50>
    {
      return HAL_TIMEOUT;
    }
  } 
  return HAL_OK;
 80075ee:	2000      	movs	r0, #0
}
 80075f0:	b003      	add	sp, #12
 80075f2:	bd30      	pop	{r4, r5, pc}
      return HAL_TIMEOUT;
 80075f4:	2003      	movs	r0, #3
}
 80075f6:	b003      	add	sp, #12
 80075f8:	bd30      	pop	{r4, r5, pc}
 80075fa:	bf00      	nop
 80075fc:	40023800 	.word	0x40023800
 8007600:	40007000 	.word	0x40007000

08007604 <HAL_RCC_OscConfig>:
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007604:	2800      	cmp	r0, #0
 8007606:	f000 814c 	beq.w	80078a2 <HAL_RCC_OscConfig+0x29e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800760a:	6803      	ldr	r3, [r0, #0]
{
 800760c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007610:	07dd      	lsls	r5, r3, #31
{
 8007612:	b082      	sub	sp, #8
 8007614:	4604      	mov	r4, r0
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007616:	d535      	bpl.n	8007684 <HAL_RCC_OscConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8007618:	49ac      	ldr	r1, [pc, #688]	; (80078cc <HAL_RCC_OscConfig+0x2c8>)
 800761a:	688a      	ldr	r2, [r1, #8]
 800761c:	f002 020c 	and.w	r2, r2, #12
 8007620:	2a04      	cmp	r2, #4
 8007622:	f000 80ff 	beq.w	8007824 <HAL_RCC_OscConfig+0x220>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007626:	688a      	ldr	r2, [r1, #8]
 8007628:	f002 020c 	and.w	r2, r2, #12
 800762c:	2a08      	cmp	r2, #8
 800762e:	f000 80f5 	beq.w	800781c <HAL_RCC_OscConfig+0x218>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007632:	6863      	ldr	r3, [r4, #4]
 8007634:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007638:	d010      	beq.n	800765c <HAL_RCC_OscConfig+0x58>
 800763a:	2b00      	cmp	r3, #0
 800763c:	f000 811a 	beq.w	8007874 <HAL_RCC_OscConfig+0x270>
 8007640:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007644:	4ba1      	ldr	r3, [pc, #644]	; (80078cc <HAL_RCC_OscConfig+0x2c8>)
 8007646:	681a      	ldr	r2, [r3, #0]
 8007648:	f000 8164 	beq.w	8007914 <HAL_RCC_OscConfig+0x310>
 800764c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8007650:	601a      	str	r2, [r3, #0]
 8007652:	681a      	ldr	r2, [r3, #0]
 8007654:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8007658:	601a      	str	r2, [r3, #0]
 800765a:	e004      	b.n	8007666 <HAL_RCC_OscConfig+0x62>
 800765c:	4a9b      	ldr	r2, [pc, #620]	; (80078cc <HAL_RCC_OscConfig+0x2c8>)
 800765e:	6813      	ldr	r3, [r2, #0]
 8007660:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007664:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007666:	f7ff fcf3 	bl	8007050 <HAL_GetTick>

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800766a:	4d98      	ldr	r5, [pc, #608]	; (80078cc <HAL_RCC_OscConfig+0x2c8>)
        tickstart = HAL_GetTick();
 800766c:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800766e:	e005      	b.n	800767c <HAL_RCC_OscConfig+0x78>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007670:	f7ff fcee 	bl	8007050 <HAL_GetTick>
 8007674:	1b80      	subs	r0, r0, r6
 8007676:	2864      	cmp	r0, #100	; 0x64
 8007678:	f200 80ef 	bhi.w	800785a <HAL_RCC_OscConfig+0x256>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800767c:	682b      	ldr	r3, [r5, #0]
 800767e:	039a      	lsls	r2, r3, #14
 8007680:	d5f6      	bpl.n	8007670 <HAL_RCC_OscConfig+0x6c>
 8007682:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007684:	079f      	lsls	r7, r3, #30
 8007686:	d442      	bmi.n	800770e <HAL_RCC_OscConfig+0x10a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007688:	071a      	lsls	r2, r3, #28
 800768a:	d517      	bpl.n	80076bc <HAL_RCC_OscConfig+0xb8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800768c:	6963      	ldr	r3, [r4, #20]
 800768e:	2b00      	cmp	r3, #0
 8007690:	f000 80b1 	beq.w	80077f6 <HAL_RCC_OscConfig+0x1f2>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007694:	4b8d      	ldr	r3, [pc, #564]	; (80078cc <HAL_RCC_OscConfig+0x2c8>)
 8007696:	6f5a      	ldr	r2, [r3, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007698:	461d      	mov	r5, r3
      __HAL_RCC_LSI_ENABLE();
 800769a:	f042 0201 	orr.w	r2, r2, #1
 800769e:	675a      	str	r2, [r3, #116]	; 0x74
      tickstart = HAL_GetTick();
 80076a0:	f7ff fcd6 	bl	8007050 <HAL_GetTick>
 80076a4:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80076a6:	e005      	b.n	80076b4 <HAL_RCC_OscConfig+0xb0>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80076a8:	f7ff fcd2 	bl	8007050 <HAL_GetTick>
 80076ac:	1b80      	subs	r0, r0, r6
 80076ae:	2802      	cmp	r0, #2
 80076b0:	f200 80d3 	bhi.w	800785a <HAL_RCC_OscConfig+0x256>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80076b4:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 80076b6:	079b      	lsls	r3, r3, #30
 80076b8:	d5f6      	bpl.n	80076a8 <HAL_RCC_OscConfig+0xa4>
 80076ba:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80076bc:	075d      	lsls	r5, r3, #29
 80076be:	d56b      	bpl.n	8007798 <HAL_RCC_OscConfig+0x194>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80076c0:	4b82      	ldr	r3, [pc, #520]	; (80078cc <HAL_RCC_OscConfig+0x2c8>)
 80076c2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80076c4:	00d0      	lsls	r0, r2, #3
 80076c6:	f100 80ee 	bmi.w	80078a6 <HAL_RCC_OscConfig+0x2a2>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80076ca:	6c1a      	ldr	r2, [r3, #64]	; 0x40
      pwrclkchanged = SET;
 80076cc:	2501      	movs	r5, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 80076ce:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80076d2:	641a      	str	r2, [r3, #64]	; 0x40
 80076d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80076da:	9301      	str	r3, [sp, #4]
 80076dc:	9b01      	ldr	r3, [sp, #4]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80076de:	4b7c      	ldr	r3, [pc, #496]	; (80078d0 <HAL_RCC_OscConfig+0x2cc>)
 80076e0:	681a      	ldr	r2, [r3, #0]
 80076e2:	05d1      	lsls	r1, r2, #23
 80076e4:	f140 80a8 	bpl.w	8007838 <HAL_RCC_OscConfig+0x234>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80076e8:	68a3      	ldr	r3, [r4, #8]
 80076ea:	2b01      	cmp	r3, #1
 80076ec:	d039      	beq.n	8007762 <HAL_RCC_OscConfig+0x15e>
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	f000 80db 	beq.w	80078aa <HAL_RCC_OscConfig+0x2a6>
 80076f4:	2b05      	cmp	r3, #5
 80076f6:	4b75      	ldr	r3, [pc, #468]	; (80078cc <HAL_RCC_OscConfig+0x2c8>)
 80076f8:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80076fa:	f000 8113 	beq.w	8007924 <HAL_RCC_OscConfig+0x320>
 80076fe:	f022 0201 	bic.w	r2, r2, #1
 8007702:	671a      	str	r2, [r3, #112]	; 0x70
 8007704:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8007706:	f022 0204 	bic.w	r2, r2, #4
 800770a:	671a      	str	r2, [r3, #112]	; 0x70
 800770c:	e02e      	b.n	800776c <HAL_RCC_OscConfig+0x168>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800770e:	4a6f      	ldr	r2, [pc, #444]	; (80078cc <HAL_RCC_OscConfig+0x2c8>)
 8007710:	6891      	ldr	r1, [r2, #8]
 8007712:	f011 0f0c 	tst.w	r1, #12
 8007716:	d063      	beq.n	80077e0 <HAL_RCC_OscConfig+0x1dc>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007718:	6891      	ldr	r1, [r2, #8]
 800771a:	f001 010c 	and.w	r1, r1, #12
 800771e:	2908      	cmp	r1, #8
 8007720:	d05b      	beq.n	80077da <HAL_RCC_OscConfig+0x1d6>
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8007722:	68e3      	ldr	r3, [r4, #12]
 8007724:	2b00      	cmp	r3, #0
 8007726:	f000 80e1 	beq.w	80078ec <HAL_RCC_OscConfig+0x2e8>
        __HAL_RCC_HSI_ENABLE();
 800772a:	4b68      	ldr	r3, [pc, #416]	; (80078cc <HAL_RCC_OscConfig+0x2c8>)
 800772c:	681a      	ldr	r2, [r3, #0]
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800772e:	461d      	mov	r5, r3
        __HAL_RCC_HSI_ENABLE();
 8007730:	f042 0201 	orr.w	r2, r2, #1
 8007734:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8007736:	f7ff fc8b 	bl	8007050 <HAL_GetTick>
 800773a:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800773c:	e005      	b.n	800774a <HAL_RCC_OscConfig+0x146>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800773e:	f7ff fc87 	bl	8007050 <HAL_GetTick>
 8007742:	1b80      	subs	r0, r0, r6
 8007744:	2802      	cmp	r0, #2
 8007746:	f200 8088 	bhi.w	800785a <HAL_RCC_OscConfig+0x256>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800774a:	682b      	ldr	r3, [r5, #0]
 800774c:	0798      	lsls	r0, r3, #30
 800774e:	d5f6      	bpl.n	800773e <HAL_RCC_OscConfig+0x13a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007750:	682b      	ldr	r3, [r5, #0]
 8007752:	6922      	ldr	r2, [r4, #16]
 8007754:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8007758:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800775c:	602b      	str	r3, [r5, #0]
 800775e:	6823      	ldr	r3, [r4, #0]
 8007760:	e792      	b.n	8007688 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007762:	4a5a      	ldr	r2, [pc, #360]	; (80078cc <HAL_RCC_OscConfig+0x2c8>)
 8007764:	6f13      	ldr	r3, [r2, #112]	; 0x70
 8007766:	f043 0301 	orr.w	r3, r3, #1
 800776a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800776c:	f7ff fc70 	bl	8007050 <HAL_GetTick>

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007770:	4e56      	ldr	r6, [pc, #344]	; (80078cc <HAL_RCC_OscConfig+0x2c8>)
      tickstart = HAL_GetTick();
 8007772:	4680      	mov	r8, r0
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007774:	f241 3788 	movw	r7, #5000	; 0x1388
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007778:	e005      	b.n	8007786 <HAL_RCC_OscConfig+0x182>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800777a:	f7ff fc69 	bl	8007050 <HAL_GetTick>
 800777e:	eba0 0008 	sub.w	r0, r0, r8
 8007782:	42b8      	cmp	r0, r7
 8007784:	d869      	bhi.n	800785a <HAL_RCC_OscConfig+0x256>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007786:	6f33      	ldr	r3, [r6, #112]	; 0x70
 8007788:	079b      	lsls	r3, r3, #30
 800778a:	d5f6      	bpl.n	800777a <HAL_RCC_OscConfig+0x176>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800778c:	b125      	cbz	r5, 8007798 <HAL_RCC_OscConfig+0x194>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800778e:	4a4f      	ldr	r2, [pc, #316]	; (80078cc <HAL_RCC_OscConfig+0x2c8>)
 8007790:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8007792:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007796:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007798:	69a0      	ldr	r0, [r4, #24]
 800779a:	b1d0      	cbz	r0, 80077d2 <HAL_RCC_OscConfig+0x1ce>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800779c:	4b4b      	ldr	r3, [pc, #300]	; (80078cc <HAL_RCC_OscConfig+0x2c8>)
 800779e:	689a      	ldr	r2, [r3, #8]
 80077a0:	f002 020c 	and.w	r2, r2, #12
 80077a4:	2a08      	cmp	r2, #8
 80077a6:	f000 80c5 	beq.w	8007934 <HAL_RCC_OscConfig+0x330>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80077aa:	2802      	cmp	r0, #2
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80077ac:	681a      	ldr	r2, [r3, #0]
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80077ae:	f000 80eb 	beq.w	8007988 <HAL_RCC_OscConfig+0x384>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80077b2:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000

        /* Get Start Tick*/
        tickstart = HAL_GetTick();

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80077b6:	461c      	mov	r4, r3
        __HAL_RCC_PLL_DISABLE();
 80077b8:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80077ba:	f7ff fc49 	bl	8007050 <HAL_GetTick>
 80077be:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80077c0:	e004      	b.n	80077cc <HAL_RCC_OscConfig+0x1c8>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80077c2:	f7ff fc45 	bl	8007050 <HAL_GetTick>
 80077c6:	1b40      	subs	r0, r0, r5
 80077c8:	2802      	cmp	r0, #2
 80077ca:	d846      	bhi.n	800785a <HAL_RCC_OscConfig+0x256>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80077cc:	6823      	ldr	r3, [r4, #0]
 80077ce:	019b      	lsls	r3, r3, #6
 80077d0:	d4f7      	bmi.n	80077c2 <HAL_RCC_OscConfig+0x1be>
      {
        return HAL_ERROR;
      }
    }
  }
  return HAL_OK;
 80077d2:	2000      	movs	r0, #0
}
 80077d4:	b002      	add	sp, #8
 80077d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80077da:	6852      	ldr	r2, [r2, #4]
 80077dc:	0256      	lsls	r6, r2, #9
 80077de:	d4a0      	bmi.n	8007722 <HAL_RCC_OscConfig+0x11e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80077e0:	4a3a      	ldr	r2, [pc, #232]	; (80078cc <HAL_RCC_OscConfig+0x2c8>)
 80077e2:	6812      	ldr	r2, [r2, #0]
 80077e4:	0795      	lsls	r5, r2, #30
 80077e6:	d53c      	bpl.n	8007862 <HAL_RCC_OscConfig+0x25e>
 80077e8:	68e2      	ldr	r2, [r4, #12]
 80077ea:	2a01      	cmp	r2, #1
 80077ec:	d039      	beq.n	8007862 <HAL_RCC_OscConfig+0x25e>
        return HAL_ERROR;
 80077ee:	2001      	movs	r0, #1
}
 80077f0:	b002      	add	sp, #8
 80077f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_LSI_DISABLE();
 80077f6:	4b35      	ldr	r3, [pc, #212]	; (80078cc <HAL_RCC_OscConfig+0x2c8>)
 80077f8:	6f5a      	ldr	r2, [r3, #116]	; 0x74
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80077fa:	461d      	mov	r5, r3
      __HAL_RCC_LSI_DISABLE();
 80077fc:	f022 0201 	bic.w	r2, r2, #1
 8007800:	675a      	str	r2, [r3, #116]	; 0x74
      tickstart = HAL_GetTick();
 8007802:	f7ff fc25 	bl	8007050 <HAL_GetTick>
 8007806:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007808:	e004      	b.n	8007814 <HAL_RCC_OscConfig+0x210>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800780a:	f7ff fc21 	bl	8007050 <HAL_GetTick>
 800780e:	1b80      	subs	r0, r0, r6
 8007810:	2802      	cmp	r0, #2
 8007812:	d822      	bhi.n	800785a <HAL_RCC_OscConfig+0x256>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007814:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8007816:	079f      	lsls	r7, r3, #30
 8007818:	d4f7      	bmi.n	800780a <HAL_RCC_OscConfig+0x206>
 800781a:	e74e      	b.n	80076ba <HAL_RCC_OscConfig+0xb6>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800781c:	684a      	ldr	r2, [r1, #4]
 800781e:	0250      	lsls	r0, r2, #9
 8007820:	f57f af07 	bpl.w	8007632 <HAL_RCC_OscConfig+0x2e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007824:	4a29      	ldr	r2, [pc, #164]	; (80078cc <HAL_RCC_OscConfig+0x2c8>)
 8007826:	6812      	ldr	r2, [r2, #0]
 8007828:	0391      	lsls	r1, r2, #14
 800782a:	f57f af2b 	bpl.w	8007684 <HAL_RCC_OscConfig+0x80>
 800782e:	6862      	ldr	r2, [r4, #4]
 8007830:	2a00      	cmp	r2, #0
 8007832:	f47f af27 	bne.w	8007684 <HAL_RCC_OscConfig+0x80>
 8007836:	e7da      	b.n	80077ee <HAL_RCC_OscConfig+0x1ea>
      PWR->CR1 |= PWR_CR1_DBP;
 8007838:	681a      	ldr	r2, [r3, #0]
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800783a:	461e      	mov	r6, r3
      PWR->CR1 |= PWR_CR1_DBP;
 800783c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007840:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8007842:	f7ff fc05 	bl	8007050 <HAL_GetTick>
 8007846:	4607      	mov	r7, r0
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007848:	6833      	ldr	r3, [r6, #0]
 800784a:	05da      	lsls	r2, r3, #23
 800784c:	f53f af4c 	bmi.w	80076e8 <HAL_RCC_OscConfig+0xe4>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007850:	f7ff fbfe 	bl	8007050 <HAL_GetTick>
 8007854:	1bc0      	subs	r0, r0, r7
 8007856:	2864      	cmp	r0, #100	; 0x64
 8007858:	d9f6      	bls.n	8007848 <HAL_RCC_OscConfig+0x244>
            return HAL_TIMEOUT;
 800785a:	2003      	movs	r0, #3
}
 800785c:	b002      	add	sp, #8
 800785e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007862:	491a      	ldr	r1, [pc, #104]	; (80078cc <HAL_RCC_OscConfig+0x2c8>)
 8007864:	6920      	ldr	r0, [r4, #16]
 8007866:	680a      	ldr	r2, [r1, #0]
 8007868:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 800786c:	ea42 02c0 	orr.w	r2, r2, r0, lsl #3
 8007870:	600a      	str	r2, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007872:	e709      	b.n	8007688 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007874:	4b15      	ldr	r3, [pc, #84]	; (80078cc <HAL_RCC_OscConfig+0x2c8>)
 8007876:	681a      	ldr	r2, [r3, #0]
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007878:	461d      	mov	r5, r3
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800787a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800787e:	601a      	str	r2, [r3, #0]
 8007880:	681a      	ldr	r2, [r3, #0]
 8007882:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8007886:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8007888:	f7ff fbe2 	bl	8007050 <HAL_GetTick>
 800788c:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800788e:	e004      	b.n	800789a <HAL_RCC_OscConfig+0x296>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007890:	f7ff fbde 	bl	8007050 <HAL_GetTick>
 8007894:	1b80      	subs	r0, r0, r6
 8007896:	2864      	cmp	r0, #100	; 0x64
 8007898:	d8df      	bhi.n	800785a <HAL_RCC_OscConfig+0x256>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800789a:	682b      	ldr	r3, [r5, #0]
 800789c:	039b      	lsls	r3, r3, #14
 800789e:	d4f7      	bmi.n	8007890 <HAL_RCC_OscConfig+0x28c>
 80078a0:	e6ef      	b.n	8007682 <HAL_RCC_OscConfig+0x7e>
    return HAL_ERROR;
 80078a2:	2001      	movs	r0, #1
}
 80078a4:	4770      	bx	lr
  FlagStatus pwrclkchanged = RESET;
 80078a6:	2500      	movs	r5, #0
 80078a8:	e719      	b.n	80076de <HAL_RCC_OscConfig+0xda>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80078aa:	4b08      	ldr	r3, [pc, #32]	; (80078cc <HAL_RCC_OscConfig+0x2c8>)
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80078ac:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80078b0:	6f1a      	ldr	r2, [r3, #112]	; 0x70
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80078b2:	461e      	mov	r6, r3
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80078b4:	f022 0201 	bic.w	r2, r2, #1
 80078b8:	671a      	str	r2, [r3, #112]	; 0x70
 80078ba:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80078bc:	f022 0204 	bic.w	r2, r2, #4
 80078c0:	671a      	str	r2, [r3, #112]	; 0x70
      tickstart = HAL_GetTick();
 80078c2:	f7ff fbc5 	bl	8007050 <HAL_GetTick>
 80078c6:	4607      	mov	r7, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80078c8:	e009      	b.n	80078de <HAL_RCC_OscConfig+0x2da>
 80078ca:	bf00      	nop
 80078cc:	40023800 	.word	0x40023800
 80078d0:	40007000 	.word	0x40007000
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80078d4:	f7ff fbbc 	bl	8007050 <HAL_GetTick>
 80078d8:	1bc0      	subs	r0, r0, r7
 80078da:	4540      	cmp	r0, r8
 80078dc:	d8bd      	bhi.n	800785a <HAL_RCC_OscConfig+0x256>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80078de:	6f33      	ldr	r3, [r6, #112]	; 0x70
 80078e0:	0798      	lsls	r0, r3, #30
 80078e2:	d4f7      	bmi.n	80078d4 <HAL_RCC_OscConfig+0x2d0>
    if (pwrclkchanged == SET)
 80078e4:	2d00      	cmp	r5, #0
 80078e6:	f43f af57 	beq.w	8007798 <HAL_RCC_OscConfig+0x194>
 80078ea:	e750      	b.n	800778e <HAL_RCC_OscConfig+0x18a>
        __HAL_RCC_HSI_DISABLE();
 80078ec:	4b41      	ldr	r3, [pc, #260]	; (80079f4 <HAL_RCC_OscConfig+0x3f0>)
 80078ee:	681a      	ldr	r2, [r3, #0]
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80078f0:	461d      	mov	r5, r3
        __HAL_RCC_HSI_DISABLE();
 80078f2:	f022 0201 	bic.w	r2, r2, #1
 80078f6:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80078f8:	f7ff fbaa 	bl	8007050 <HAL_GetTick>
 80078fc:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80078fe:	e004      	b.n	800790a <HAL_RCC_OscConfig+0x306>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007900:	f7ff fba6 	bl	8007050 <HAL_GetTick>
 8007904:	1b80      	subs	r0, r0, r6
 8007906:	2802      	cmp	r0, #2
 8007908:	d8a7      	bhi.n	800785a <HAL_RCC_OscConfig+0x256>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800790a:	682b      	ldr	r3, [r5, #0]
 800790c:	0799      	lsls	r1, r3, #30
 800790e:	d4f7      	bmi.n	8007900 <HAL_RCC_OscConfig+0x2fc>
 8007910:	6823      	ldr	r3, [r4, #0]
 8007912:	e6b9      	b.n	8007688 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007914:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8007918:	601a      	str	r2, [r3, #0]
 800791a:	681a      	ldr	r2, [r3, #0]
 800791c:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8007920:	601a      	str	r2, [r3, #0]
 8007922:	e6a0      	b.n	8007666 <HAL_RCC_OscConfig+0x62>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007924:	f042 0204 	orr.w	r2, r2, #4
 8007928:	671a      	str	r2, [r3, #112]	; 0x70
 800792a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800792c:	f042 0201 	orr.w	r2, r2, #1
 8007930:	671a      	str	r2, [r3, #112]	; 0x70
 8007932:	e71b      	b.n	800776c <HAL_RCC_OscConfig+0x168>
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007934:	2801      	cmp	r0, #1
      pll_config = RCC->PLLCFGR;
 8007936:	685a      	ldr	r2, [r3, #4]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007938:	f43f af5a 	beq.w	80077f0 <HAL_RCC_OscConfig+0x1ec>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800793c:	f402 0380 	and.w	r3, r2, #4194304	; 0x400000
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007940:	69e1      	ldr	r1, [r4, #28]
 8007942:	428b      	cmp	r3, r1
 8007944:	f47f af53 	bne.w	80077ee <HAL_RCC_OscConfig+0x1ea>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8007948:	f002 033f 	and.w	r3, r2, #63	; 0x3f
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800794c:	6a21      	ldr	r1, [r4, #32]
 800794e:	428b      	cmp	r3, r1
 8007950:	f47f af4d 	bne.w	80077ee <HAL_RCC_OscConfig+0x1ea>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8007954:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8007958:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800795a:	4013      	ands	r3, r2
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800795c:	ebb3 1f81 	cmp.w	r3, r1, lsl #6
 8007960:	f47f af45 	bne.w	80077ee <HAL_RCC_OscConfig+0x1ea>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8007964:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8007966:	f402 3140 	and.w	r1, r2, #196608	; 0x30000
 800796a:	085b      	lsrs	r3, r3, #1
 800796c:	3b01      	subs	r3, #1
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800796e:	ebb1 4f03 	cmp.w	r1, r3, lsl #16
 8007972:	f47f af3c 	bne.w	80077ee <HAL_RCC_OscConfig+0x1ea>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8007976:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8007978:	f002 6270 	and.w	r2, r2, #251658240	; 0xf000000
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800797c:	ebb2 6f03 	cmp.w	r2, r3, lsl #24
    return HAL_ERROR;
 8007980:	bf14      	ite	ne
 8007982:	2001      	movne	r0, #1
 8007984:	2000      	moveq	r0, #0
 8007986:	e733      	b.n	80077f0 <HAL_RCC_OscConfig+0x1ec>
        __HAL_RCC_PLL_DISABLE();
 8007988:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800798c:	461d      	mov	r5, r3
        __HAL_RCC_PLL_DISABLE();
 800798e:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8007990:	f7ff fb5e 	bl	8007050 <HAL_GetTick>
 8007994:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007996:	e005      	b.n	80079a4 <HAL_RCC_OscConfig+0x3a0>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007998:	f7ff fb5a 	bl	8007050 <HAL_GetTick>
 800799c:	1b80      	subs	r0, r0, r6
 800799e:	2802      	cmp	r0, #2
 80079a0:	f63f af5b 	bhi.w	800785a <HAL_RCC_OscConfig+0x256>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80079a4:	682b      	ldr	r3, [r5, #0]
 80079a6:	0199      	lsls	r1, r3, #6
 80079a8:	d4f6      	bmi.n	8007998 <HAL_RCC_OscConfig+0x394>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80079aa:	e9d4 3207 	ldrd	r3, r2, [r4, #28]
 80079ae:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80079b0:	4313      	orrs	r3, r2
 80079b2:	e9d4 210a 	ldrd	r2, r1, [r4, #40]	; 0x28
 80079b6:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80079ba:	4c0e      	ldr	r4, [pc, #56]	; (80079f4 <HAL_RCC_OscConfig+0x3f0>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80079bc:	0852      	lsrs	r2, r2, #1
 80079be:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 80079c2:	3a01      	subs	r2, #1
 80079c4:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 80079c8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80079cc:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 80079ce:	682b      	ldr	r3, [r5, #0]
 80079d0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80079d4:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80079d6:	f7ff fb3b 	bl	8007050 <HAL_GetTick>
 80079da:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80079dc:	e005      	b.n	80079ea <HAL_RCC_OscConfig+0x3e6>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80079de:	f7ff fb37 	bl	8007050 <HAL_GetTick>
 80079e2:	1b40      	subs	r0, r0, r5
 80079e4:	2802      	cmp	r0, #2
 80079e6:	f63f af38 	bhi.w	800785a <HAL_RCC_OscConfig+0x256>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80079ea:	6823      	ldr	r3, [r4, #0]
 80079ec:	019a      	lsls	r2, r3, #6
 80079ee:	d5f6      	bpl.n	80079de <HAL_RCC_OscConfig+0x3da>
 80079f0:	e6ef      	b.n	80077d2 <HAL_RCC_OscConfig+0x1ce>
 80079f2:	bf00      	nop
 80079f4:	40023800 	.word	0x40023800

080079f8 <HAL_RCC_ClockConfig>:
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
  uint32_t tickstart = 0;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80079f8:	b178      	cbz	r0, 8007a1a <HAL_RCC_ClockConfig+0x22>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80079fa:	4a5e      	ldr	r2, [pc, #376]	; (8007b74 <HAL_RCC_ClockConfig+0x17c>)
 80079fc:	6813      	ldr	r3, [r2, #0]
 80079fe:	f003 030f 	and.w	r3, r3, #15
 8007a02:	428b      	cmp	r3, r1
 8007a04:	d20b      	bcs.n	8007a1e <HAL_RCC_ClockConfig+0x26>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007a06:	6813      	ldr	r3, [r2, #0]
 8007a08:	f023 030f 	bic.w	r3, r3, #15
 8007a0c:	430b      	orrs	r3, r1
 8007a0e:	6013      	str	r3, [r2, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007a10:	6813      	ldr	r3, [r2, #0]
 8007a12:	f003 030f 	and.w	r3, r3, #15
 8007a16:	428b      	cmp	r3, r1
 8007a18:	d001      	beq.n	8007a1e <HAL_RCC_ClockConfig+0x26>
    return HAL_ERROR;
 8007a1a:	2001      	movs	r0, #1

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);

  return HAL_OK;
}
 8007a1c:	4770      	bx	lr
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007a1e:	6803      	ldr	r3, [r0, #0]
{
 8007a20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007a24:	079d      	lsls	r5, r3, #30
 8007a26:	d514      	bpl.n	8007a52 <HAL_RCC_ClockConfig+0x5a>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007a28:	075c      	lsls	r4, r3, #29
 8007a2a:	d504      	bpl.n	8007a36 <HAL_RCC_ClockConfig+0x3e>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007a2c:	4c52      	ldr	r4, [pc, #328]	; (8007b78 <HAL_RCC_ClockConfig+0x180>)
 8007a2e:	68a2      	ldr	r2, [r4, #8]
 8007a30:	f442 52e0 	orr.w	r2, r2, #7168	; 0x1c00
 8007a34:	60a2      	str	r2, [r4, #8]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007a36:	071a      	lsls	r2, r3, #28
 8007a38:	d504      	bpl.n	8007a44 <HAL_RCC_ClockConfig+0x4c>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007a3a:	4c4f      	ldr	r4, [pc, #316]	; (8007b78 <HAL_RCC_ClockConfig+0x180>)
 8007a3c:	68a2      	ldr	r2, [r4, #8]
 8007a3e:	f442 4260 	orr.w	r2, r2, #57344	; 0xe000
 8007a42:	60a2      	str	r2, [r4, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007a44:	4c4c      	ldr	r4, [pc, #304]	; (8007b78 <HAL_RCC_ClockConfig+0x180>)
 8007a46:	6885      	ldr	r5, [r0, #8]
 8007a48:	68a2      	ldr	r2, [r4, #8]
 8007a4a:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8007a4e:	432a      	orrs	r2, r5
 8007a50:	60a2      	str	r2, [r4, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007a52:	07df      	lsls	r7, r3, #31
 8007a54:	4604      	mov	r4, r0
 8007a56:	460d      	mov	r5, r1
 8007a58:	d521      	bpl.n	8007a9e <HAL_RCC_ClockConfig+0xa6>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007a5a:	6842      	ldr	r2, [r0, #4]
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007a5c:	4b46      	ldr	r3, [pc, #280]	; (8007b78 <HAL_RCC_ClockConfig+0x180>)
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007a5e:	2a01      	cmp	r2, #1
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007a60:	681b      	ldr	r3, [r3, #0]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007a62:	d063      	beq.n	8007b2c <HAL_RCC_ClockConfig+0x134>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007a64:	2a02      	cmp	r2, #2
 8007a66:	d079      	beq.n	8007b5c <HAL_RCC_ClockConfig+0x164>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007a68:	0799      	lsls	r1, r3, #30
 8007a6a:	d528      	bpl.n	8007abe <HAL_RCC_ClockConfig+0xc6>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007a6c:	4942      	ldr	r1, [pc, #264]	; (8007b78 <HAL_RCC_ClockConfig+0x180>)
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007a6e:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007a72:	688b      	ldr	r3, [r1, #8]
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007a74:	460e      	mov	r6, r1
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007a76:	f023 0303 	bic.w	r3, r3, #3
 8007a7a:	4313      	orrs	r3, r2
 8007a7c:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 8007a7e:	f7ff fae7 	bl	8007050 <HAL_GetTick>
 8007a82:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007a84:	e004      	b.n	8007a90 <HAL_RCC_ClockConfig+0x98>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007a86:	f7ff fae3 	bl	8007050 <HAL_GetTick>
 8007a8a:	1bc0      	subs	r0, r0, r7
 8007a8c:	4540      	cmp	r0, r8
 8007a8e:	d863      	bhi.n	8007b58 <HAL_RCC_ClockConfig+0x160>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007a90:	68b3      	ldr	r3, [r6, #8]
 8007a92:	6862      	ldr	r2, [r4, #4]
 8007a94:	f003 030c 	and.w	r3, r3, #12
 8007a98:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8007a9c:	d1f3      	bne.n	8007a86 <HAL_RCC_ClockConfig+0x8e>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007a9e:	4a35      	ldr	r2, [pc, #212]	; (8007b74 <HAL_RCC_ClockConfig+0x17c>)
 8007aa0:	6813      	ldr	r3, [r2, #0]
 8007aa2:	f003 030f 	and.w	r3, r3, #15
 8007aa6:	42ab      	cmp	r3, r5
 8007aa8:	d90c      	bls.n	8007ac4 <HAL_RCC_ClockConfig+0xcc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007aaa:	6813      	ldr	r3, [r2, #0]
 8007aac:	f023 030f 	bic.w	r3, r3, #15
 8007ab0:	432b      	orrs	r3, r5
 8007ab2:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007ab4:	6813      	ldr	r3, [r2, #0]
 8007ab6:	f003 030f 	and.w	r3, r3, #15
 8007aba:	42ab      	cmp	r3, r5
 8007abc:	d002      	beq.n	8007ac4 <HAL_RCC_ClockConfig+0xcc>
    return HAL_ERROR;
 8007abe:	2001      	movs	r0, #1
}
 8007ac0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007ac4:	6823      	ldr	r3, [r4, #0]
 8007ac6:	075a      	lsls	r2, r3, #29
 8007ac8:	d506      	bpl.n	8007ad8 <HAL_RCC_ClockConfig+0xe0>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007aca:	492b      	ldr	r1, [pc, #172]	; (8007b78 <HAL_RCC_ClockConfig+0x180>)
 8007acc:	68e0      	ldr	r0, [r4, #12]
 8007ace:	688a      	ldr	r2, [r1, #8]
 8007ad0:	f422 52e0 	bic.w	r2, r2, #7168	; 0x1c00
 8007ad4:	4302      	orrs	r2, r0
 8007ad6:	608a      	str	r2, [r1, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007ad8:	071b      	lsls	r3, r3, #28
 8007ada:	d507      	bpl.n	8007aec <HAL_RCC_ClockConfig+0xf4>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8007adc:	4a26      	ldr	r2, [pc, #152]	; (8007b78 <HAL_RCC_ClockConfig+0x180>)
 8007ade:	6921      	ldr	r1, [r4, #16]
 8007ae0:	6893      	ldr	r3, [r2, #8]
 8007ae2:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8007ae6:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8007aea:	6093      	str	r3, [r2, #8]
{
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
  uint32_t sysclockfreq = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007aec:	4922      	ldr	r1, [pc, #136]	; (8007b78 <HAL_RCC_ClockConfig+0x180>)
 8007aee:	688b      	ldr	r3, [r1, #8]
 8007af0:	f003 030c 	and.w	r3, r3, #12
 8007af4:	2b04      	cmp	r3, #4
 8007af6:	d01c      	beq.n	8007b32 <HAL_RCC_ClockConfig+0x13a>
 8007af8:	2b08      	cmp	r3, #8
 8007afa:	d12b      	bne.n	8007b54 <HAL_RCC_ClockConfig+0x15c>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007afc:	684a      	ldr	r2, [r1, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8007afe:	684b      	ldr	r3, [r1, #4]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007b00:	f002 023f 	and.w	r2, r2, #63	; 0x3f
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007b04:	6849      	ldr	r1, [r1, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8007b06:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
 8007b0a:	d12a      	bne.n	8007b62 <HAL_RCC_ClockConfig+0x16a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007b0c:	481b      	ldr	r0, [pc, #108]	; (8007b7c <HAL_RCC_ClockConfig+0x184>)
 8007b0e:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8007b12:	fba1 0100 	umull	r0, r1, r1, r0
 8007b16:	f7f8 fcb7 	bl	8000488 <__aeabi_uldivmod>
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8007b1a:	4b17      	ldr	r3, [pc, #92]	; (8007b78 <HAL_RCC_ClockConfig+0x180>)
 8007b1c:	685b      	ldr	r3, [r3, #4]
 8007b1e:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8007b22:	3301      	adds	r3, #1
 8007b24:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco / pllp;
 8007b26:	fbb0 f3f3 	udiv	r3, r0, r3
 8007b2a:	e003      	b.n	8007b34 <HAL_RCC_ClockConfig+0x13c>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007b2c:	039e      	lsls	r6, r3, #14
 8007b2e:	d49d      	bmi.n	8007a6c <HAL_RCC_ClockConfig+0x74>
 8007b30:	e7c5      	b.n	8007abe <HAL_RCC_ClockConfig+0xc6>
      sysclockfreq = HSE_VALUE;
 8007b32:	4b13      	ldr	r3, [pc, #76]	; (8007b80 <HAL_RCC_ClockConfig+0x188>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8007b34:	4a10      	ldr	r2, [pc, #64]	; (8007b78 <HAL_RCC_ClockConfig+0x180>)
 8007b36:	4c13      	ldr	r4, [pc, #76]	; (8007b84 <HAL_RCC_ClockConfig+0x18c>)
 8007b38:	6892      	ldr	r2, [r2, #8]
  HAL_InitTick(uwTickPrio);
 8007b3a:	4813      	ldr	r0, [pc, #76]	; (8007b88 <HAL_RCC_ClockConfig+0x190>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8007b3c:	f3c2 1203 	ubfx	r2, r2, #4, #4
 8007b40:	4912      	ldr	r1, [pc, #72]	; (8007b8c <HAL_RCC_ClockConfig+0x194>)
  HAL_InitTick(uwTickPrio);
 8007b42:	6800      	ldr	r0, [r0, #0]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8007b44:	5ca2      	ldrb	r2, [r4, r2]
 8007b46:	40d3      	lsrs	r3, r2
 8007b48:	600b      	str	r3, [r1, #0]
  HAL_InitTick(uwTickPrio);
 8007b4a:	f000 f8e9 	bl	8007d20 <HAL_InitTick>
  return HAL_OK;
 8007b4e:	2000      	movs	r0, #0
}
 8007b50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      sysclockfreq = HSI_VALUE;
 8007b54:	4b09      	ldr	r3, [pc, #36]	; (8007b7c <HAL_RCC_ClockConfig+0x184>)
 8007b56:	e7ed      	b.n	8007b34 <HAL_RCC_ClockConfig+0x13c>
        return HAL_TIMEOUT;
 8007b58:	2003      	movs	r0, #3
 8007b5a:	e7b1      	b.n	8007ac0 <HAL_RCC_ClockConfig+0xc8>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007b5c:	0198      	lsls	r0, r3, #6
 8007b5e:	d485      	bmi.n	8007a6c <HAL_RCC_ClockConfig+0x74>
 8007b60:	e7ad      	b.n	8007abe <HAL_RCC_ClockConfig+0xc6>
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007b62:	4807      	ldr	r0, [pc, #28]	; (8007b80 <HAL_RCC_ClockConfig+0x188>)
 8007b64:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8007b68:	2300      	movs	r3, #0
 8007b6a:	fba1 0100 	umull	r0, r1, r1, r0
 8007b6e:	f7f8 fc8b 	bl	8000488 <__aeabi_uldivmod>
 8007b72:	e7d2      	b.n	8007b1a <HAL_RCC_ClockConfig+0x122>
 8007b74:	40023c00 	.word	0x40023c00
 8007b78:	40023800 	.word	0x40023800
 8007b7c:	00f42400 	.word	0x00f42400
 8007b80:	017d7840 	.word	0x017d7840
 8007b84:	0800a23c 	.word	0x0800a23c
 8007b88:	20000194 	.word	0x20000194
 8007b8c:	20000198 	.word	0x20000198

08007b90 <HAL_RCC_GetSysClockFreq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007b90:	4916      	ldr	r1, [pc, #88]	; (8007bec <HAL_RCC_GetSysClockFreq+0x5c>)
{
 8007b92:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007b94:	688b      	ldr	r3, [r1, #8]
 8007b96:	f003 030c 	and.w	r3, r3, #12
 8007b9a:	2b04      	cmp	r3, #4
 8007b9c:	d01b      	beq.n	8007bd6 <HAL_RCC_GetSysClockFreq+0x46>
 8007b9e:	2b08      	cmp	r3, #8
 8007ba0:	d117      	bne.n	8007bd2 <HAL_RCC_GetSysClockFreq+0x42>
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007ba2:	684a      	ldr	r2, [r1, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8007ba4:	684b      	ldr	r3, [r1, #4]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007ba6:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007baa:	6849      	ldr	r1, [r1, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8007bac:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
 8007bb0:	d113      	bne.n	8007bda <HAL_RCC_GetSysClockFreq+0x4a>
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007bb2:	480f      	ldr	r0, [pc, #60]	; (8007bf0 <HAL_RCC_GetSysClockFreq+0x60>)
 8007bb4:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8007bb8:	fba1 0100 	umull	r0, r1, r1, r0
 8007bbc:	f7f8 fc64 	bl	8000488 <__aeabi_uldivmod>
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8007bc0:	4b0a      	ldr	r3, [pc, #40]	; (8007bec <HAL_RCC_GetSysClockFreq+0x5c>)
 8007bc2:	685b      	ldr	r3, [r3, #4]
 8007bc4:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8007bc8:	3301      	adds	r3, #1
 8007bca:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco / pllp;
 8007bcc:	fbb0 f0f3 	udiv	r0, r0, r3
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8007bd0:	bd08      	pop	{r3, pc}
      sysclockfreq = HSI_VALUE;
 8007bd2:	4807      	ldr	r0, [pc, #28]	; (8007bf0 <HAL_RCC_GetSysClockFreq+0x60>)
}
 8007bd4:	bd08      	pop	{r3, pc}
      sysclockfreq = HSE_VALUE;
 8007bd6:	4807      	ldr	r0, [pc, #28]	; (8007bf4 <HAL_RCC_GetSysClockFreq+0x64>)
}
 8007bd8:	bd08      	pop	{r3, pc}
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007bda:	4806      	ldr	r0, [pc, #24]	; (8007bf4 <HAL_RCC_GetSysClockFreq+0x64>)
 8007bdc:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8007be0:	2300      	movs	r3, #0
 8007be2:	fba1 0100 	umull	r0, r1, r1, r0
 8007be6:	f7f8 fc4f 	bl	8000488 <__aeabi_uldivmod>
 8007bea:	e7e9      	b.n	8007bc0 <HAL_RCC_GetSysClockFreq+0x30>
 8007bec:	40023800 	.word	0x40023800
 8007bf0:	00f42400 	.word	0x00f42400
 8007bf4:	017d7840 	.word	0x017d7840

08007bf8 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8007bf8:	4b04      	ldr	r3, [pc, #16]	; (8007c0c <HAL_RCC_GetPCLK1Freq+0x14>)
 8007bfa:	4a05      	ldr	r2, [pc, #20]	; (8007c10 <HAL_RCC_GetPCLK1Freq+0x18>)
 8007bfc:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 8007bfe:	4905      	ldr	r1, [pc, #20]	; (8007c14 <HAL_RCC_GetPCLK1Freq+0x1c>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8007c00:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8007c04:	6808      	ldr	r0, [r1, #0]
 8007c06:	5cd3      	ldrb	r3, [r2, r3]
}
 8007c08:	40d8      	lsrs	r0, r3
 8007c0a:	4770      	bx	lr
 8007c0c:	40023800 	.word	0x40023800
 8007c10:	0800a24c 	.word	0x0800a24c
 8007c14:	20000198 	.word	0x20000198

08007c18 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8007c18:	4b04      	ldr	r3, [pc, #16]	; (8007c2c <HAL_RCC_GetPCLK2Freq+0x14>)
 8007c1a:	4a05      	ldr	r2, [pc, #20]	; (8007c30 <HAL_RCC_GetPCLK2Freq+0x18>)
 8007c1c:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 8007c1e:	4905      	ldr	r1, [pc, #20]	; (8007c34 <HAL_RCC_GetPCLK2Freq+0x1c>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8007c20:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8007c24:	6808      	ldr	r0, [r1, #0]
 8007c26:	5cd3      	ldrb	r3, [r2, r3]
}
 8007c28:	40d8      	lsrs	r0, r3
 8007c2a:	4770      	bx	lr
 8007c2c:	40023800 	.word	0x40023800
 8007c30:	0800a24c 	.word	0x0800a24c
 8007c34:	20000198 	.word	0x20000198

08007c38 <HAL_RCC_GetClockConfig>:
{
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8007c38:	4b0e      	ldr	r3, [pc, #56]	; (8007c74 <HAL_RCC_GetClockConfig+0x3c>)
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8007c3a:	220f      	movs	r2, #15
 8007c3c:	6002      	str	r2, [r0, #0]
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8007c3e:	689a      	ldr	r2, [r3, #8]
 8007c40:	f002 0203 	and.w	r2, r2, #3
 8007c44:	6042      	str	r2, [r0, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8007c46:	689a      	ldr	r2, [r3, #8]
 8007c48:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
 8007c4c:	6082      	str	r2, [r0, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8007c4e:	689a      	ldr	r2, [r3, #8]
 8007c50:	f402 52e0 	and.w	r2, r2, #7168	; 0x1c00
 8007c54:	60c2      	str	r2, [r0, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8007c56:	689b      	ldr	r3, [r3, #8]
 8007c58:	08db      	lsrs	r3, r3, #3
{
 8007c5a:	b410      	push	{r4}
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8007c5c:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8007c60:	4c05      	ldr	r4, [pc, #20]	; (8007c78 <HAL_RCC_GetClockConfig+0x40>)
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8007c62:	6103      	str	r3, [r0, #16]
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8007c64:	6823      	ldr	r3, [r4, #0]
}
 8007c66:	f85d 4b04 	ldr.w	r4, [sp], #4
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8007c6a:	f003 030f 	and.w	r3, r3, #15
 8007c6e:	600b      	str	r3, [r1, #0]
}
 8007c70:	4770      	bx	lr
 8007c72:	bf00      	nop
 8007c74:	40023800 	.word	0x40023800
 8007c78:	40023c00 	.word	0x40023c00

08007c7c <HAL_SDRAM_MspInit>:
  UNUSED(hsdram);
 
  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_SDRAM_MspInit could be implemented in the user file
   */ 
}
 8007c7c:	4770      	bx	lr
 8007c7e:	bf00      	nop

08007c80 <HAL_SDRAM_Init>:
  if(hsdram == NULL)
 8007c80:	b1e8      	cbz	r0, 8007cbe <HAL_SDRAM_Init+0x3e>
{   
 8007c82:	b538      	push	{r3, r4, r5, lr}
  if(hsdram->State == HAL_SDRAM_STATE_RESET)
 8007c84:	f890 302c 	ldrb.w	r3, [r0, #44]	; 0x2c
 8007c88:	4604      	mov	r4, r0
 8007c8a:	460d      	mov	r5, r1
 8007c8c:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8007c90:	b183      	cbz	r3, 8007cb4 <HAL_SDRAM_Init+0x34>
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8007c92:	2302      	movs	r3, #2
  FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 8007c94:	1d21      	adds	r1, r4, #4
 8007c96:	6820      	ldr	r0, [r4, #0]
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8007c98:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
  FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 8007c9c:	f000 fad6 	bl	800824c <FMC_SDRAM_Init>
  FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank); 
 8007ca0:	4629      	mov	r1, r5
 8007ca2:	e9d4 0200 	ldrd	r0, r2, [r4]
 8007ca6:	f000 fb0f 	bl	80082c8 <FMC_SDRAM_Timing_Init>
  hsdram->State = HAL_SDRAM_STATE_READY;
 8007caa:	2301      	movs	r3, #1
  return HAL_OK;
 8007cac:	2000      	movs	r0, #0
  hsdram->State = HAL_SDRAM_STATE_READY;
 8007cae:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
}
 8007cb2:	bd38      	pop	{r3, r4, r5, pc}
    hsdram->Lock = HAL_UNLOCKED;
 8007cb4:	f880 202d 	strb.w	r2, [r0, #45]	; 0x2d
    HAL_SDRAM_MspInit(hsdram);
 8007cb8:	f7ff ffe0 	bl	8007c7c <HAL_SDRAM_MspInit>
 8007cbc:	e7e9      	b.n	8007c92 <HAL_SDRAM_Init+0x12>
    return HAL_ERROR;
 8007cbe:	2001      	movs	r0, #1
}
 8007cc0:	4770      	bx	lr
 8007cc2:	bf00      	nop

08007cc4 <HAL_SDRAM_SendCommand>:
  * @param  Command SDRAM command structure
  * @param  Timeout Timeout duration
  * @retval HAL status
  */  
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 8007cc4:	b538      	push	{r3, r4, r5, lr}
  /* Check the SDRAM controller state */
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 8007cc6:	f890 302c 	ldrb.w	r3, [r0, #44]	; 0x2c
 8007cca:	b2db      	uxtb	r3, r3
 8007ccc:	2b02      	cmp	r3, #2
 8007cce:	d010      	beq.n	8007cf2 <HAL_SDRAM_SendCommand+0x2e>
 8007cd0:	4604      	mov	r4, r0
  {
    return HAL_BUSY;
  }
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8007cd2:	2302      	movs	r3, #2
 8007cd4:	460d      	mov	r5, r1
  
  /* Send SDRAM command */
  FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 8007cd6:	6800      	ldr	r0, [r0, #0]
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8007cd8:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
  FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 8007cdc:	f000 fb46 	bl	800836c <FMC_SDRAM_SendCommand>
  
  /* Update the SDRAM controller state state */
  if(Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8007ce0:	682b      	ldr	r3, [r5, #0]
  else
  {
    hsdram->State = HAL_SDRAM_STATE_READY;
  }
  
  return HAL_OK;  
 8007ce2:	2000      	movs	r0, #0
  if(Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8007ce4:	2b02      	cmp	r3, #2
    hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 8007ce6:	bf0c      	ite	eq
 8007ce8:	2305      	moveq	r3, #5
    hsdram->State = HAL_SDRAM_STATE_READY;
 8007cea:	2301      	movne	r3, #1
 8007cec:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
}
 8007cf0:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_BUSY;
 8007cf2:	4618      	mov	r0, r3
}
 8007cf4:	bd38      	pop	{r3, r4, r5, pc}
 8007cf6:	bf00      	nop

08007cf8 <HAL_SDRAM_ProgramRefreshRate>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
  /* Check the SDRAM controller state */
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 8007cf8:	f890 302c 	ldrb.w	r3, [r0, #44]	; 0x2c
 8007cfc:	b2db      	uxtb	r3, r3
 8007cfe:	2b02      	cmp	r3, #2
 8007d00:	d00c      	beq.n	8007d1c <HAL_SDRAM_ProgramRefreshRate+0x24>
  {
    return HAL_BUSY;
  } 
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8007d02:	2302      	movs	r3, #2
{
 8007d04:	b510      	push	{r4, lr}
 8007d06:	4604      	mov	r4, r0
  
  /* Program the refresh rate */
  FMC_SDRAM_ProgramRefreshRate(hsdram->Instance ,RefreshRate);
 8007d08:	6800      	ldr	r0, [r0, #0]
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8007d0a:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
  FMC_SDRAM_ProgramRefreshRate(hsdram->Instance ,RefreshRate);
 8007d0e:	f000 fb43 	bl	8008398 <FMC_SDRAM_ProgramRefreshRate>
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 8007d12:	2301      	movs	r3, #1
  
  return HAL_OK;   
 8007d14:	2000      	movs	r0, #0
  hsdram->State = HAL_SDRAM_STATE_READY;
 8007d16:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
}
 8007d1a:	bd10      	pop	{r4, pc}
    return HAL_BUSY;
 8007d1c:	4618      	mov	r0, r3
}
 8007d1e:	4770      	bx	lr

08007d20 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick (uint32_t TickPriority)
{
 8007d20:	b530      	push	{r4, r5, lr}
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
  uint32_t              uwPrescalerValue = 0U;
  uint32_t              pFLatency;
  
    /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0U);
 8007d22:	4601      	mov	r1, r0
{
 8007d24:	b089      	sub	sp, #36	; 0x24
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0U);
 8007d26:	2200      	movs	r2, #0
 8007d28:	2036      	movs	r0, #54	; 0x36
 8007d2a:	f7ff f9bd 	bl	80070a8 <HAL_NVIC_SetPriority>
  
  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8007d2e:	2036      	movs	r0, #54	; 0x36
 8007d30:	f7ff f9f0 	bl	8007114 <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8007d34:	4b18      	ldr	r3, [pc, #96]	; (8007d98 <HAL_InitTick+0x78>)
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8007d36:	a901      	add	r1, sp, #4
 8007d38:	a803      	add	r0, sp, #12
  __HAL_RCC_TIM6_CLK_ENABLE();
 8007d3a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007d3c:	f042 0210 	orr.w	r2, r2, #16
 8007d40:	641a      	str	r2, [r3, #64]	; 0x40
 8007d42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d44:	f003 0310 	and.w	r3, r3, #16
 8007d48:	9302      	str	r3, [sp, #8]
 8007d4a:	9b02      	ldr	r3, [sp, #8]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8007d4c:	f7ff ff74 	bl	8007c38 <HAL_RCC_GetClockConfig>
  
  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
  
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1) 
 8007d50:	9b06      	ldr	r3, [sp, #24]
 8007d52:	b9c3      	cbnz	r3, 8007d86 <HAL_InitTick+0x66>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8007d54:	f7ff ff50 	bl	8007bf8 <HAL_RCC_GetPCLK1Freq>
  {
    uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
  }
  
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8007d58:	4b10      	ldr	r3, [pc, #64]	; (8007d9c <HAL_InitTick+0x7c>)
  + ClockDivision = 0
  + Counter direction = Up
  */
  TimHandle.Init.Period = (1000000U / 1000U) - 1U;
  TimHandle.Init.Prescaler = uwPrescalerValue;
  TimHandle.Init.ClockDivision = 0;
 8007d5a:	2200      	movs	r2, #0
  TimHandle.Instance = TIM6;
 8007d5c:	4c10      	ldr	r4, [pc, #64]	; (8007da0 <HAL_InitTick+0x80>)
  TimHandle.Init.Period = (1000000U / 1000U) - 1U;
 8007d5e:	f240 35e7 	movw	r5, #999	; 0x3e7
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8007d62:	fba3 1300 	umull	r1, r3, r3, r0
  TimHandle.Instance = TIM6;
 8007d66:	490f      	ldr	r1, [pc, #60]	; (8007da4 <HAL_InitTick+0x84>)
  TimHandle.Init.CounterMode = TIM_COUNTERMODE_UP;
  TimHandle.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  if(HAL_TIM_Base_Init(&TimHandle) == HAL_OK)
 8007d68:	4620      	mov	r0, r4
  TimHandle.Init.Period = (1000000U / 1000U) - 1U;
 8007d6a:	60e5      	str	r5, [r4, #12]
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8007d6c:	0c9b      	lsrs	r3, r3, #18
  TimHandle.Instance = TIM6;
 8007d6e:	6021      	str	r1, [r4, #0]
  TimHandle.Init.ClockDivision = 0;
 8007d70:	6122      	str	r2, [r4, #16]
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8007d72:	3b01      	subs	r3, #1
  TimHandle.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007d74:	60a2      	str	r2, [r4, #8]
  TimHandle.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8007d76:	61a2      	str	r2, [r4, #24]
  TimHandle.Init.Prescaler = uwPrescalerValue;
 8007d78:	6063      	str	r3, [r4, #4]
  if(HAL_TIM_Base_Init(&TimHandle) == HAL_OK)
 8007d7a:	f000 fb25 	bl	80083c8 <HAL_TIM_Base_Init>
 8007d7e:	b130      	cbz	r0, 8007d8e <HAL_InitTick+0x6e>
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&TimHandle);
  }
  
  /* Return function status */
  return HAL_ERROR;
 8007d80:	2001      	movs	r0, #1
}
 8007d82:	b009      	add	sp, #36	; 0x24
 8007d84:	bd30      	pop	{r4, r5, pc}
    uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8007d86:	f7ff ff37 	bl	8007bf8 <HAL_RCC_GetPCLK1Freq>
 8007d8a:	0040      	lsls	r0, r0, #1
 8007d8c:	e7e4      	b.n	8007d58 <HAL_InitTick+0x38>
    return HAL_TIM_Base_Start_IT(&TimHandle);
 8007d8e:	4620      	mov	r0, r4
 8007d90:	f000 fb9e 	bl	80084d0 <HAL_TIM_Base_Start_IT>
}
 8007d94:	b009      	add	sp, #36	; 0x24
 8007d96:	bd30      	pop	{r4, r5, pc}
 8007d98:	40023800 	.word	0x40023800
 8007d9c:	431bde83 	.word	0x431bde83
 8007da0:	20002ce0 	.word	0x20002ce0
 8007da4:	40001000 	.word	0x40001000

08007da8 <HAL_TIM_PeriodElapsedCallback>:
  * @param  htim  TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
  HAL_IncTick();
 8007da8:	f7ff b946 	b.w	8007038 <HAL_IncTick>

08007dac <TIM6_DAC_IRQHandler>:
  * @brief  This function handles TIM interrupt request.
  * @retval None
  */
void TIM6_DAC_IRQHandler(void)
{
  HAL_TIM_IRQHandler(&TimHandle);
 8007dac:	4801      	ldr	r0, [pc, #4]	; (8007db4 <TIM6_DAC_IRQHandler+0x8>)
 8007dae:	f000 bbad 	b.w	800850c <HAL_TIM_IRQHandler>
 8007db2:	bf00      	nop
 8007db4:	20002ce0 	.word	0x20002ce0

08007db8 <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007db8:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8007dba:	07da      	lsls	r2, r3, #31
{
 8007dbc:	b410      	push	{r4}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007dbe:	d506      	bpl.n	8007dce <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007dc0:	6801      	ldr	r1, [r0, #0]
 8007dc2:	6a84      	ldr	r4, [r0, #40]	; 0x28
 8007dc4:	684a      	ldr	r2, [r1, #4]
 8007dc6:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8007dca:	4322      	orrs	r2, r4
 8007dcc:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007dce:	079c      	lsls	r4, r3, #30
 8007dd0:	d506      	bpl.n	8007de0 <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007dd2:	6801      	ldr	r1, [r0, #0]
 8007dd4:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8007dd6:	684a      	ldr	r2, [r1, #4]
 8007dd8:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8007ddc:	4322      	orrs	r2, r4
 8007dde:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007de0:	0759      	lsls	r1, r3, #29
 8007de2:	d506      	bpl.n	8007df2 <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007de4:	6801      	ldr	r1, [r0, #0]
 8007de6:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8007de8:	684a      	ldr	r2, [r1, #4]
 8007dea:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8007dee:	4322      	orrs	r2, r4
 8007df0:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007df2:	071a      	lsls	r2, r3, #28
 8007df4:	d506      	bpl.n	8007e04 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007df6:	6801      	ldr	r1, [r0, #0]
 8007df8:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8007dfa:	684a      	ldr	r2, [r1, #4]
 8007dfc:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8007e00:	4322      	orrs	r2, r4
 8007e02:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007e04:	06dc      	lsls	r4, r3, #27
 8007e06:	d506      	bpl.n	8007e16 <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007e08:	6801      	ldr	r1, [r0, #0]
 8007e0a:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8007e0c:	688a      	ldr	r2, [r1, #8]
 8007e0e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8007e12:	4322      	orrs	r2, r4
 8007e14:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007e16:	0699      	lsls	r1, r3, #26
 8007e18:	d506      	bpl.n	8007e28 <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007e1a:	6801      	ldr	r1, [r0, #0]
 8007e1c:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8007e1e:	688a      	ldr	r2, [r1, #8]
 8007e20:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007e24:	4322      	orrs	r2, r4
 8007e26:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007e28:	065a      	lsls	r2, r3, #25
 8007e2a:	d50a      	bpl.n	8007e42 <UART_AdvFeatureConfig+0x8a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007e2c:	6801      	ldr	r1, [r0, #0]
 8007e2e:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8007e30:	684a      	ldr	r2, [r1, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007e32:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007e36:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8007e3a:	ea42 0204 	orr.w	r2, r2, r4
 8007e3e:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007e40:	d00b      	beq.n	8007e5a <UART_AdvFeatureConfig+0xa2>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007e42:	061b      	lsls	r3, r3, #24
 8007e44:	d506      	bpl.n	8007e54 <UART_AdvFeatureConfig+0x9c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007e46:	6802      	ldr	r2, [r0, #0]
 8007e48:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8007e4a:	6853      	ldr	r3, [r2, #4]
 8007e4c:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8007e50:	430b      	orrs	r3, r1
 8007e52:	6053      	str	r3, [r2, #4]
  }
}
 8007e54:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007e58:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007e5a:	684a      	ldr	r2, [r1, #4]
 8007e5c:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8007e5e:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 8007e62:	4322      	orrs	r2, r4
 8007e64:	604a      	str	r2, [r1, #4]
 8007e66:	e7ec      	b.n	8007e42 <UART_AdvFeatureConfig+0x8a>

08007e68 <HAL_UART_Init>:
  if (huart == NULL)
 8007e68:	2800      	cmp	r0, #0
 8007e6a:	d04f      	beq.n	8007f0c <HAL_UART_Init+0xa4>
  if (huart->gState == HAL_UART_STATE_RESET)
 8007e6c:	6f43      	ldr	r3, [r0, #116]	; 0x74
{
 8007e6e:	b570      	push	{r4, r5, r6, lr}
 8007e70:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	d045      	beq.n	8007f02 <HAL_UART_Init+0x9a>
  __HAL_UART_DISABLE(huart);
 8007e76:	6823      	ldr	r3, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8007e78:	2124      	movs	r1, #36	; 0x24
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007e7a:	6920      	ldr	r0, [r4, #16]
  huart->gState = HAL_UART_STATE_BUSY;
 8007e7c:	6761      	str	r1, [r4, #116]	; 0x74
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007e7e:	68a2      	ldr	r2, [r4, #8]
  __HAL_UART_DISABLE(huart);
 8007e80:	6819      	ldr	r1, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007e82:	4302      	orrs	r2, r0
 8007e84:	6960      	ldr	r0, [r4, #20]
  __HAL_UART_DISABLE(huart);
 8007e86:	f021 0101 	bic.w	r1, r1, #1
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007e8a:	4dbc      	ldr	r5, [pc, #752]	; (800817c <HAL_UART_Init+0x314>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007e8c:	4302      	orrs	r2, r0
 8007e8e:	69e0      	ldr	r0, [r4, #28]
  __HAL_UART_DISABLE(huart);
 8007e90:	6019      	str	r1, [r3, #0]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007e92:	6819      	ldr	r1, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007e94:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007e96:	68e6      	ldr	r6, [r4, #12]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007e98:	400d      	ands	r5, r1
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007e9a:	69a1      	ldr	r1, [r4, #24]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007e9c:	432a      	orrs	r2, r5
  tmpreg |= huart->Init.OneBitSampling;
 8007e9e:	6a25      	ldr	r5, [r4, #32]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007ea0:	601a      	str	r2, [r3, #0]
  tmpreg |= huart->Init.OneBitSampling;
 8007ea2:	ea41 0205 	orr.w	r2, r1, r5
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007ea6:	6859      	ldr	r1, [r3, #4]
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007ea8:	4db5      	ldr	r5, [pc, #724]	; (8008180 <HAL_UART_Init+0x318>)
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007eaa:	f421 5140 	bic.w	r1, r1, #12288	; 0x3000
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007eae:	42ab      	cmp	r3, r5
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007eb0:	ea41 0106 	orr.w	r1, r1, r6
 8007eb4:	6059      	str	r1, [r3, #4]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007eb6:	6899      	ldr	r1, [r3, #8]
 8007eb8:	f421 6130 	bic.w	r1, r1, #2816	; 0xb00
 8007ebc:	ea42 0201 	orr.w	r2, r2, r1
 8007ec0:	609a      	str	r2, [r3, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007ec2:	d025      	beq.n	8007f10 <HAL_UART_Init+0xa8>
 8007ec4:	4aaf      	ldr	r2, [pc, #700]	; (8008184 <HAL_UART_Init+0x31c>)
 8007ec6:	4293      	cmp	r3, r2
 8007ec8:	d044      	beq.n	8007f54 <HAL_UART_Init+0xec>
 8007eca:	4aaf      	ldr	r2, [pc, #700]	; (8008188 <HAL_UART_Init+0x320>)
 8007ecc:	4293      	cmp	r3, r2
 8007ece:	f000 80f3 	beq.w	80080b8 <HAL_UART_Init+0x250>
 8007ed2:	4aae      	ldr	r2, [pc, #696]	; (800818c <HAL_UART_Init+0x324>)
 8007ed4:	4293      	cmp	r3, r2
 8007ed6:	d045      	beq.n	8007f64 <HAL_UART_Init+0xfc>
 8007ed8:	4aad      	ldr	r2, [pc, #692]	; (8008190 <HAL_UART_Init+0x328>)
 8007eda:	4293      	cmp	r3, r2
 8007edc:	f000 80d8 	beq.w	8008090 <HAL_UART_Init+0x228>
 8007ee0:	4aac      	ldr	r2, [pc, #688]	; (8008194 <HAL_UART_Init+0x32c>)
 8007ee2:	4293      	cmp	r3, r2
 8007ee4:	f000 8188 	beq.w	80081f8 <HAL_UART_Init+0x390>
 8007ee8:	4aab      	ldr	r2, [pc, #684]	; (8008198 <HAL_UART_Init+0x330>)
 8007eea:	4293      	cmp	r3, r2
 8007eec:	f000 8198 	beq.w	8008220 <HAL_UART_Init+0x3b8>
 8007ef0:	4aaa      	ldr	r2, [pc, #680]	; (800819c <HAL_UART_Init+0x334>)
 8007ef2:	4293      	cmp	r3, r2
 8007ef4:	f000 815e 	beq.w	80081b4 <HAL_UART_Init+0x34c>
  huart->RxISR = NULL;
 8007ef8:	2300      	movs	r3, #0
    return HAL_ERROR;
 8007efa:	2001      	movs	r0, #1
  huart->TxISR = NULL;
 8007efc:	e9c4 3318 	strd	r3, r3, [r4, #96]	; 0x60
}
 8007f00:	bd70      	pop	{r4, r5, r6, pc}
    huart->Lock = HAL_UNLOCKED;
 8007f02:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
    HAL_UART_MspInit(huart);
 8007f06:	f7f8 fc9f 	bl	8000848 <HAL_UART_MspInit>
 8007f0a:	e7b4      	b.n	8007e76 <HAL_UART_Init+0xe>
    return HAL_ERROR;
 8007f0c:	2001      	movs	r0, #1
}
 8007f0e:	4770      	bx	lr
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007f10:	4ba3      	ldr	r3, [pc, #652]	; (80081a0 <HAL_UART_Init+0x338>)
 8007f12:	4aa4      	ldr	r2, [pc, #656]	; (80081a4 <HAL_UART_Init+0x33c>)
 8007f14:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007f18:	f003 0303 	and.w	r3, r3, #3
 8007f1c:	5cd3      	ldrb	r3, [r2, r3]
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007f1e:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8007f22:	d02f      	beq.n	8007f84 <HAL_UART_Init+0x11c>
    switch (clocksource)
 8007f24:	2b08      	cmp	r3, #8
 8007f26:	d8e7      	bhi.n	8007ef8 <HAL_UART_Init+0x90>
 8007f28:	a201      	add	r2, pc, #4	; (adr r2, 8007f30 <HAL_UART_Init+0xc8>)
 8007f2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f2e:	bf00      	nop
 8007f30:	0800807f 	.word	0x0800807f
 8007f34:	08007fc1 	.word	0x08007fc1
 8007f38:	080080d3 	.word	0x080080d3
 8007f3c:	08007ef9 	.word	0x08007ef9
 8007f40:	080080a7 	.word	0x080080a7
 8007f44:	08007ef9 	.word	0x08007ef9
 8007f48:	08007ef9 	.word	0x08007ef9
 8007f4c:	08007ef9 	.word	0x08007ef9
 8007f50:	080080e3 	.word	0x080080e3
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007f54:	4b92      	ldr	r3, [pc, #584]	; (80081a0 <HAL_UART_Init+0x338>)
 8007f56:	4a94      	ldr	r2, [pc, #592]	; (80081a8 <HAL_UART_Init+0x340>)
 8007f58:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007f5c:	f003 030c 	and.w	r3, r3, #12
 8007f60:	5cd3      	ldrb	r3, [r2, r3]
 8007f62:	e7dc      	b.n	8007f1e <HAL_UART_Init+0xb6>
 8007f64:	4b8e      	ldr	r3, [pc, #568]	; (80081a0 <HAL_UART_Init+0x338>)
 8007f66:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007f6a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8007f6e:	2b40      	cmp	r3, #64	; 0x40
 8007f70:	f000 8096 	beq.w	80080a0 <HAL_UART_Init+0x238>
 8007f74:	d97d      	bls.n	8008072 <HAL_UART_Init+0x20a>
 8007f76:	2b80      	cmp	r3, #128	; 0x80
 8007f78:	f000 80a8 	beq.w	80080cc <HAL_UART_Init+0x264>
 8007f7c:	2bc0      	cmp	r3, #192	; 0xc0
 8007f7e:	f000 80c5 	beq.w	800810c <HAL_UART_Init+0x2a4>
 8007f82:	e7b9      	b.n	8007ef8 <HAL_UART_Init+0x90>
    switch (clocksource)
 8007f84:	2b08      	cmp	r3, #8
 8007f86:	d8b7      	bhi.n	8007ef8 <HAL_UART_Init+0x90>
 8007f88:	a201      	add	r2, pc, #4	; (adr r2, 8007f90 <HAL_UART_Init+0x128>)
 8007f8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f8e:	bf00      	nop
 8007f90:	08008175 	.word	0x08008175
 8007f94:	0800814b 	.word	0x0800814b
 8007f98:	08008165 	.word	0x08008165
 8007f9c:	08007ef9 	.word	0x08007ef9
 8007fa0:	0800815f 	.word	0x0800815f
 8007fa4:	08007ef9 	.word	0x08007ef9
 8007fa8:	08007ef9 	.word	0x08007ef9
 8007fac:	08007ef9 	.word	0x08007ef9
 8007fb0:	08008113 	.word	0x08008113
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007fb4:	2b00      	cmp	r3, #0
 8007fb6:	d19f      	bne.n	8007ef8 <HAL_UART_Init+0x90>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007fb8:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8007fbc:	f000 80c5 	beq.w	800814a <HAL_UART_Init+0x2e2>
        pclk = HAL_RCC_GetPCLK2Freq();
 8007fc0:	f7ff fe2a 	bl	8007c18 <HAL_RCC_GetPCLK2Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007fc4:	6863      	ldr	r3, [r4, #4]
 8007fc6:	eb00 0253 	add.w	r2, r0, r3, lsr #1
 8007fca:	fbb2 f2f3 	udiv	r2, r2, r3
 8007fce:	b292      	uxth	r2, r2
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007fd0:	f1a2 0110 	sub.w	r1, r2, #16
 8007fd4:	f64f 73ef 	movw	r3, #65519	; 0xffef
 8007fd8:	4299      	cmp	r1, r3
 8007fda:	d88d      	bhi.n	8007ef8 <HAL_UART_Init+0x90>
      huart->Instance->BRR = usartdiv;
 8007fdc:	6823      	ldr	r3, [r4, #0]
  huart->RxISR = NULL;
 8007fde:	2100      	movs	r1, #0
      huart->Instance->BRR = usartdiv;
 8007fe0:	60da      	str	r2, [r3, #12]
  huart->TxISR = NULL;
 8007fe2:	e9c4 1118 	strd	r1, r1, [r4, #96]	; 0x60
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007fe6:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8007fe8:	2a00      	cmp	r2, #0
 8007fea:	f040 8082 	bne.w	80080f2 <HAL_UART_Init+0x28a>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007fee:	685a      	ldr	r2, [r3, #4]
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007ff0:	2100      	movs	r1, #0
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007ff2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007ff6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007ff8:	689a      	ldr	r2, [r3, #8]
 8007ffa:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007ffe:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8008000:	681a      	ldr	r2, [r3, #0]
 8008002:	f042 0201 	orr.w	r2, r2, #1
 8008006:	601a      	str	r2, [r3, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008008:	67e1      	str	r1, [r4, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 800800a:	f7ff f821 	bl	8007050 <HAL_GetTick>

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800800e:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 8008010:	4606      	mov	r6, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008012:	681a      	ldr	r2, [r3, #0]
 8008014:	0710      	lsls	r0, r2, #28
 8008016:	d407      	bmi.n	8008028 <HAL_UART_Init+0x1c0>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008018:	2220      	movs	r2, #32
  huart->RxState = HAL_UART_STATE_READY;

  __HAL_UNLOCK(huart);
 800801a:	2300      	movs	r3, #0
  huart->gState = HAL_UART_STATE_READY;
 800801c:	6762      	str	r2, [r4, #116]	; 0x74

  return HAL_OK;
 800801e:	4618      	mov	r0, r3
  huart->RxState = HAL_UART_STATE_READY;
 8008020:	67a2      	str	r2, [r4, #120]	; 0x78
  __HAL_UNLOCK(huart);
 8008022:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
}
 8008026:	bd70      	pop	{r4, r5, r6, pc}
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008028:	69dd      	ldr	r5, [r3, #28]
 800802a:	f415 1500 	ands.w	r5, r5, #2097152	; 0x200000
 800802e:	d1f3      	bne.n	8008018 <HAL_UART_Init+0x1b0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008030:	f7ff f80e 	bl	8007050 <HAL_GetTick>
 8008034:	1b80      	subs	r0, r0, r6
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008036:	6823      	ldr	r3, [r4, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008038:	f1b0 7f00 	cmp.w	r0, #33554432	; 0x2000000
 800803c:	f080 80cd 	bcs.w	80081da <HAL_UART_Init+0x372>
        __HAL_UNLOCK(huart);

        return HAL_TIMEOUT;
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8008040:	681a      	ldr	r2, [r3, #0]
 8008042:	0751      	lsls	r1, r2, #29
 8008044:	d5f0      	bpl.n	8008028 <HAL_UART_Init+0x1c0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008046:	69da      	ldr	r2, [r3, #28]
 8008048:	0512      	lsls	r2, r2, #20
 800804a:	d5ed      	bpl.n	8008028 <HAL_UART_Init+0x1c0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800804c:	f44f 6100 	mov.w	r1, #2048	; 0x800
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);

          huart->gState = HAL_UART_STATE_READY;
 8008050:	2220      	movs	r2, #32
      return HAL_TIMEOUT;
 8008052:	2003      	movs	r0, #3
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008054:	6219      	str	r1, [r3, #32]
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008056:	6819      	ldr	r1, [r3, #0]
 8008058:	f421 71d0 	bic.w	r1, r1, #416	; 0x1a0
 800805c:	6019      	str	r1, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800805e:	6899      	ldr	r1, [r3, #8]
 8008060:	f021 0101 	bic.w	r1, r1, #1
 8008064:	6099      	str	r1, [r3, #8]
          huart->gState = HAL_UART_STATE_READY;
 8008066:	6762      	str	r2, [r4, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
          huart->ErrorCode = HAL_UART_ERROR_RTO;
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008068:	f884 5070 	strb.w	r5, [r4, #112]	; 0x70
          huart->RxState = HAL_UART_STATE_READY;
 800806c:	67a2      	str	r2, [r4, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800806e:	67e2      	str	r2, [r4, #124]	; 0x7c
}
 8008070:	bd70      	pop	{r4, r5, r6, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008072:	2b00      	cmp	r3, #0
 8008074:	f47f af40 	bne.w	8007ef8 <HAL_UART_Init+0x90>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008078:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800807c:	d07a      	beq.n	8008174 <HAL_UART_Init+0x30c>
        pclk = HAL_RCC_GetPCLK1Freq();
 800807e:	f7ff fdbb 	bl	8007bf8 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8008082:	6863      	ldr	r3, [r4, #4]
 8008084:	eb00 0253 	add.w	r2, r0, r3, lsr #1
 8008088:	fbb2 f2f3 	udiv	r2, r2, r3
 800808c:	b292      	uxth	r2, r2
 800808e:	e79f      	b.n	8007fd0 <HAL_UART_Init+0x168>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008090:	4b43      	ldr	r3, [pc, #268]	; (80081a0 <HAL_UART_Init+0x338>)
 8008092:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008096:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800809a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800809e:	d12d      	bne.n	80080fc <HAL_UART_Init+0x294>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80080a0:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 80080a4:	d05b      	beq.n	800815e <HAL_UART_Init+0x2f6>
        pclk = HAL_RCC_GetSysClockFreq();
 80080a6:	f7ff fd73 	bl	8007b90 <HAL_RCC_GetSysClockFreq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80080aa:	6863      	ldr	r3, [r4, #4]
 80080ac:	eb00 0253 	add.w	r2, r0, r3, lsr #1
 80080b0:	fbb2 f2f3 	udiv	r2, r2, r3
 80080b4:	b292      	uxth	r2, r2
 80080b6:	e78b      	b.n	8007fd0 <HAL_UART_Init+0x168>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80080b8:	4b39      	ldr	r3, [pc, #228]	; (80081a0 <HAL_UART_Init+0x338>)
 80080ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80080be:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80080c2:	2b10      	cmp	r3, #16
 80080c4:	d0ec      	beq.n	80080a0 <HAL_UART_Init+0x238>
 80080c6:	d9d4      	bls.n	8008072 <HAL_UART_Init+0x20a>
 80080c8:	2b20      	cmp	r3, #32
 80080ca:	d13b      	bne.n	8008144 <HAL_UART_Init+0x2dc>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80080cc:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 80080d0:	d048      	beq.n	8008164 <HAL_UART_Init+0x2fc>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 80080d2:	6863      	ldr	r3, [r4, #4]
 80080d4:	4a35      	ldr	r2, [pc, #212]	; (80081ac <HAL_UART_Init+0x344>)
 80080d6:	eb02 0253 	add.w	r2, r2, r3, lsr #1
 80080da:	fbb2 f2f3 	udiv	r2, r2, r3
 80080de:	b292      	uxth	r2, r2
 80080e0:	e776      	b.n	8007fd0 <HAL_UART_Init+0x168>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80080e2:	6863      	ldr	r3, [r4, #4]
 80080e4:	085a      	lsrs	r2, r3, #1
 80080e6:	f502 4200 	add.w	r2, r2, #32768	; 0x8000
 80080ea:	fbb2 f2f3 	udiv	r2, r2, r3
 80080ee:	b292      	uxth	r2, r2
 80080f0:	e76e      	b.n	8007fd0 <HAL_UART_Init+0x168>
    UART_AdvFeatureConfig(huart);
 80080f2:	4620      	mov	r0, r4
 80080f4:	f7ff fe60 	bl	8007db8 <UART_AdvFeatureConfig>
 80080f8:	6823      	ldr	r3, [r4, #0]
 80080fa:	e778      	b.n	8007fee <HAL_UART_Init+0x186>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80080fc:	d9b9      	bls.n	8008072 <HAL_UART_Init+0x20a>
 80080fe:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008102:	d0e3      	beq.n	80080cc <HAL_UART_Init+0x264>
 8008104:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008108:	f47f aef6 	bne.w	8007ef8 <HAL_UART_Init+0x90>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800810c:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8008110:	d1e7      	bne.n	80080e2 <HAL_UART_Init+0x27a>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8008112:	6862      	ldr	r2, [r4, #4]
 8008114:	0853      	lsrs	r3, r2, #1
 8008116:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 800811a:	fbb3 f3f2 	udiv	r3, r3, r2
 800811e:	b29b      	uxth	r3, r3
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008120:	f1a3 0110 	sub.w	r1, r3, #16
 8008124:	f64f 72ef 	movw	r2, #65519	; 0xffef
 8008128:	4291      	cmp	r1, r2
 800812a:	f63f aee5 	bhi.w	8007ef8 <HAL_UART_Init+0x90>
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800812e:	f023 010f 	bic.w	r1, r3, #15
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008132:	f3c3 0242 	ubfx	r2, r3, #1, #3
  huart->RxISR = NULL;
 8008136:	2000      	movs	r0, #0
      huart->Instance->BRR = brrtemp;
 8008138:	6823      	ldr	r3, [r4, #0]
 800813a:	430a      	orrs	r2, r1
 800813c:	60da      	str	r2, [r3, #12]
  huart->TxISR = NULL;
 800813e:	e9c4 0018 	strd	r0, r0, [r4, #96]	; 0x60
 8008142:	e750      	b.n	8007fe6 <HAL_UART_Init+0x17e>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008144:	2b30      	cmp	r3, #48	; 0x30
 8008146:	d0e1      	beq.n	800810c <HAL_UART_Init+0x2a4>
 8008148:	e6d6      	b.n	8007ef8 <HAL_UART_Init+0x90>
        pclk = HAL_RCC_GetPCLK2Freq();
 800814a:	f7ff fd65 	bl	8007c18 <HAL_RCC_GetPCLK2Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800814e:	6862      	ldr	r2, [r4, #4]
 8008150:	0853      	lsrs	r3, r2, #1
 8008152:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 8008156:	fbb3 f3f2 	udiv	r3, r3, r2
 800815a:	b29b      	uxth	r3, r3
 800815c:	e7e0      	b.n	8008120 <HAL_UART_Init+0x2b8>
        pclk = HAL_RCC_GetSysClockFreq();
 800815e:	f7ff fd17 	bl	8007b90 <HAL_RCC_GetSysClockFreq>
 8008162:	e7f4      	b.n	800814e <HAL_UART_Init+0x2e6>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8008164:	6862      	ldr	r2, [r4, #4]
 8008166:	4b12      	ldr	r3, [pc, #72]	; (80081b0 <HAL_UART_Init+0x348>)
 8008168:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 800816c:	fbb3 f3f2 	udiv	r3, r3, r2
 8008170:	b29b      	uxth	r3, r3
 8008172:	e7d5      	b.n	8008120 <HAL_UART_Init+0x2b8>
        pclk = HAL_RCC_GetPCLK1Freq();
 8008174:	f7ff fd40 	bl	8007bf8 <HAL_RCC_GetPCLK1Freq>
 8008178:	e7e9      	b.n	800814e <HAL_UART_Init+0x2e6>
 800817a:	bf00      	nop
 800817c:	efff69f3 	.word	0xefff69f3
 8008180:	40011000 	.word	0x40011000
 8008184:	40004400 	.word	0x40004400
 8008188:	40004800 	.word	0x40004800
 800818c:	40004c00 	.word	0x40004c00
 8008190:	40005000 	.word	0x40005000
 8008194:	40011400 	.word	0x40011400
 8008198:	40007800 	.word	0x40007800
 800819c:	40007c00 	.word	0x40007c00
 80081a0:	40023800 	.word	0x40023800
 80081a4:	0800a228 	.word	0x0800a228
 80081a8:	0800a22c 	.word	0x0800a22c
 80081ac:	00f42400 	.word	0x00f42400
 80081b0:	01e84800 	.word	0x01e84800
  UART_GETCLOCKSOURCE(huart, clocksource);
 80081b4:	4b24      	ldr	r3, [pc, #144]	; (8008248 <HAL_UART_Init+0x3e0>)
 80081b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80081ba:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80081be:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80081c2:	f43f af6d 	beq.w	80080a0 <HAL_UART_Init+0x238>
 80081c6:	f67f af54 	bls.w	8008072 <HAL_UART_Init+0x20a>
 80081ca:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80081ce:	f43f af7d 	beq.w	80080cc <HAL_UART_Init+0x264>
 80081d2:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80081d6:	d099      	beq.n	800810c <HAL_UART_Init+0x2a4>
 80081d8:	e68e      	b.n	8007ef8 <HAL_UART_Init+0x90>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80081da:	681a      	ldr	r2, [r3, #0]
        huart->gState = HAL_UART_STATE_READY;
 80081dc:	2120      	movs	r1, #32
      return HAL_TIMEOUT;
 80081de:	2003      	movs	r0, #3
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80081e0:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80081e4:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80081e6:	689a      	ldr	r2, [r3, #8]
 80081e8:	f022 0201 	bic.w	r2, r2, #1
 80081ec:	609a      	str	r2, [r3, #8]
        huart->gState = HAL_UART_STATE_READY;
 80081ee:	6761      	str	r1, [r4, #116]	; 0x74
        __HAL_UNLOCK(huart);
 80081f0:	f884 5070 	strb.w	r5, [r4, #112]	; 0x70
        huart->RxState = HAL_UART_STATE_READY;
 80081f4:	67a1      	str	r1, [r4, #120]	; 0x78
}
 80081f6:	bd70      	pop	{r4, r5, r6, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 80081f8:	4b13      	ldr	r3, [pc, #76]	; (8008248 <HAL_UART_Init+0x3e0>)
 80081fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80081fe:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8008202:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008206:	f43f af4b 	beq.w	80080a0 <HAL_UART_Init+0x238>
 800820a:	f67f aed3 	bls.w	8007fb4 <HAL_UART_Init+0x14c>
 800820e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008212:	f43f af5b 	beq.w	80080cc <HAL_UART_Init+0x264>
 8008216:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800821a:	f43f af77 	beq.w	800810c <HAL_UART_Init+0x2a4>
 800821e:	e66b      	b.n	8007ef8 <HAL_UART_Init+0x90>
 8008220:	4b09      	ldr	r3, [pc, #36]	; (8008248 <HAL_UART_Init+0x3e0>)
 8008222:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008226:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800822a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800822e:	f43f af37 	beq.w	80080a0 <HAL_UART_Init+0x238>
 8008232:	f67f af1e 	bls.w	8008072 <HAL_UART_Init+0x20a>
 8008236:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800823a:	f43f af47 	beq.w	80080cc <HAL_UART_Init+0x264>
 800823e:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8008242:	f43f af63 	beq.w	800810c <HAL_UART_Init+0x2a4>
 8008246:	e657      	b.n	8007ef8 <HAL_UART_Init+0x90>
 8008248:	40023800 	.word	0x40023800

0800824c <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 800824c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));   

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank != FMC_SDRAM_BANK2) 
 8008250:	680f      	ldr	r7, [r1, #0]
 8008252:	f8d1 e024 	ldr.w	lr, [r1, #36]	; 0x24
 8008256:	2f01      	cmp	r7, #1
 8008258:	e9d1 3207 	ldrd	r3, r2, [r1, #28]
 800825c:	e9d1 4801 	ldrd	r4, r8, [r1, #4]
 8008260:	e9d1 c603 	ldrd	ip, r6, [r1, #12]
 8008264:	e9d1 5105 	ldrd	r5, r1, [r1, #20]
 8008268:	d012      	beq.n	8008290 <FMC_SDRAM_Init+0x44>
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
                          FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP   | \
                          FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));

    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 800826a:	431a      	orrs	r2, r3
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 800826c:	4f15      	ldr	r7, [pc, #84]	; (80082c4 <FMC_SDRAM_Init+0x78>)
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 800826e:	6803      	ldr	r3, [r0, #0]
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8008270:	ea42 020e 	orr.w	r2, r2, lr
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 8008274:	401f      	ands	r7, r3
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8008276:	4322      	orrs	r2, r4
 8008278:	ea42 0308 	orr.w	r3, r2, r8
 800827c:	ea43 030c 	orr.w	r3, r3, ip
 8008280:	4333      	orrs	r3, r6
 8008282:	432b      	orrs	r3, r5
 8008284:	430b      	orrs	r3, r1
 8008286:	433b      	orrs	r3, r7
                        Init->WriteProtection    |\
                        Init->SDClockPeriod      |\
                        Init->ReadBurst          |\
                        Init->ReadPipeDelay
                        );                                      
    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 8008288:	6003      	str	r3, [r0, #0]
    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
    Device->SDCR[FMC_SDRAM_BANK2] = tmpr2;
  }
  
  return HAL_OK;
}
 800828a:	2000      	movs	r0, #0
 800828c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8008290:	ea44 0408 	orr.w	r4, r4, r8
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 8008294:	431a      	orrs	r2, r3
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 8008296:	6807      	ldr	r7, [r0, #0]
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8008298:	ea44 030c 	orr.w	r3, r4, ip
    tmpr2 = Device->SDCR[FMC_SDRAM_BANK2];
 800829c:	f8d0 c004 	ldr.w	ip, [r0, #4]
    tmpr2 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 80082a0:	4c08      	ldr	r4, [pc, #32]	; (80082c4 <FMC_SDRAM_Init+0x78>)
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 80082a2:	ea42 020e 	orr.w	r2, r2, lr
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 80082a6:	4333      	orrs	r3, r6
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
 80082a8:	f427 46f8 	bic.w	r6, r7, #31744	; 0x7c00
    tmpr2 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 80082ac:	ea0c 0404 	and.w	r4, ip, r4
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 80082b0:	432b      	orrs	r3, r5
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 80082b2:	4332      	orrs	r2, r6
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 80082b4:	430b      	orrs	r3, r1
    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 80082b6:	6002      	str	r2, [r0, #0]
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 80082b8:	4323      	orrs	r3, r4
    Device->SDCR[FMC_SDRAM_BANK2] = tmpr2;
 80082ba:	6043      	str	r3, [r0, #4]
}
 80082bc:	2000      	movs	r0, #0
 80082be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80082c2:	bf00      	nop
 80082c4:	ffff8000 	.word	0xffff8000

080082c8 <FMC_SDRAM_Timing_Init>:
  * @param  Timing Pointer to SDRAM Timing structure
  * @param  Bank SDRAM bank number   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 80082c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80082cc:	690b      	ldr	r3, [r1, #16]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));
  
  /* Set SDRAM device timing parameters */ 
  if (Bank != FMC_SDRAM_BANK2) 
 80082ce:	2a01      	cmp	r2, #1
 80082d0:	68cf      	ldr	r7, [r1, #12]
 80082d2:	694e      	ldr	r6, [r1, #20]
 80082d4:	f103 33ff 	add.w	r3, r3, #4294967295
 80082d8:	684d      	ldr	r5, [r1, #4]
 80082da:	f107 37ff 	add.w	r7, r7, #4294967295
 80082de:	688c      	ldr	r4, [r1, #8]
 80082e0:	f106 36ff 	add.w	r6, r6, #4294967295
 80082e4:	f8d1 c018 	ldr.w	ip, [r1, #24]
 80082e8:	f105 35ff 	add.w	r5, r5, #4294967295
 80082ec:	6809      	ldr	r1, [r1, #0]
 80082ee:	f104 34ff 	add.w	r4, r4, #4294967295
 80082f2:	f10c 3cff 	add.w	ip, ip, #4294967295
 80082f6:	ea4f 3707 	mov.w	r7, r7, lsl #12
 80082fa:	f101 38ff 	add.w	r8, r1, #4294967295
 80082fe:	ea4f 5606 	mov.w	r6, r6, lsl #20
 8008302:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8008306:	ea4f 2104 	mov.w	r1, r4, lsl #8
 800830a:	ea4f 4e03 	mov.w	lr, r3, lsl #16
 800830e:	ea4f 6c0c 	mov.w	ip, ip, lsl #24
 8008312:	d012      	beq.n	800833a <FMC_SDRAM_Timing_Init+0x72>
    /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 8008314:	ea47 0206 	orr.w	r2, r7, r6
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 8008318:	6884      	ldr	r4, [r0, #8]
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 800831a:	ea42 0208 	orr.w	r2, r2, r8
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 800831e:	f004 4470 	and.w	r4, r4, #4026531840	; 0xf0000000
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 8008322:	ea42 0305 	orr.w	r3, r2, r5
 8008326:	430b      	orrs	r3, r1
 8008328:	ea43 030e 	orr.w	r3, r3, lr
 800832c:	ea43 030c 	orr.w	r3, r3, ip
 8008330:	4323      	orrs	r3, r4
                       (((Timing->SelfRefreshTime)-1) << 8)      |\
                       (((Timing->RowCycleDelay)-1) << 12)       |\
                       (((Timing->WriteRecoveryTime)-1) <<16)    |\
                       (((Timing->RPDelay)-1) << 20)             |\
                       (((Timing->RCDDelay)-1) << 24));
    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 8008332:	6083      	str	r3, [r0, #8]
    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
    Device->SDTR[FMC_SDRAM_BANK2] = tmpr2;
  }
  
  return HAL_OK;
}
 8008334:	2000      	movs	r0, #0
 8008336:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    tmpr2 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 800833a:	4329      	orrs	r1, r5
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1) << 12)       |\
 800833c:	ea47 0206 	orr.w	r2, r7, r6
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 8008340:	6885      	ldr	r5, [r0, #8]
    tmpr2 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 8008342:	ea41 0108 	orr.w	r1, r1, r8
    tmpr2 = Device->SDTR[FMC_SDRAM_BANK2];
 8008346:	68c4      	ldr	r4, [r0, #12]
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TRC | FMC_SDTR1_TRP));
 8008348:	4e07      	ldr	r6, [pc, #28]	; (8008368 <FMC_SDRAM_Timing_Init+0xa0>)
    tmpr2 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 800834a:	ea41 030e 	orr.w	r3, r1, lr
    tmpr2 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 800834e:	f004 4470 	and.w	r4, r4, #4026531840	; 0xf0000000
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TRC | FMC_SDTR1_TRP));
 8008352:	402e      	ands	r6, r5
    tmpr2 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 8008354:	ea43 030c 	orr.w	r3, r3, ip
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1) << 12)       |\
 8008358:	4316      	orrs	r6, r2
    tmpr2 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 800835a:	4323      	orrs	r3, r4
    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 800835c:	6086      	str	r6, [r0, #8]
    Device->SDTR[FMC_SDRAM_BANK2] = tmpr2;
 800835e:	60c3      	str	r3, [r0, #12]
}
 8008360:	2000      	movs	r0, #0
 8008362:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008366:	bf00      	nop
 8008368:	ff0f0fff 	.word	0xff0f0fff

0800836c <FMC_SDRAM_SendCommand>:
  * @param  Timing Pointer to SDRAM Timing structure
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */  
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 800836c:	b430      	push	{r4, r5}
  __IO uint32_t tmpr = 0;
 800836e:	2200      	movs	r2, #0
{
 8008370:	b082      	sub	sp, #8
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));  

  /* Set command register */
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 8008372:	684d      	ldr	r5, [r1, #4]
{
 8008374:	4604      	mov	r4, r0
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 8008376:	680b      	ldr	r3, [r1, #0]
                    );
    
  Device->SDCMR = tmpr;
  
  return HAL_OK;  
}
 8008378:	4610      	mov	r0, r2
  __IO uint32_t tmpr = 0;
 800837a:	9201      	str	r2, [sp, #4]
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 800837c:	432b      	orrs	r3, r5
                    (((Command->AutoRefreshNumber)-1) << 5) |\
 800837e:	e9d1 2502 	ldrd	r2, r5, [r1, #8]
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 8008382:	ea43 2345 	orr.w	r3, r3, r5, lsl #9
                    (((Command->AutoRefreshNumber)-1) << 5) |\
 8008386:	3a01      	subs	r2, #1
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 8008388:	ea43 1342 	orr.w	r3, r3, r2, lsl #5
 800838c:	9301      	str	r3, [sp, #4]
  Device->SDCMR = tmpr;
 800838e:	9b01      	ldr	r3, [sp, #4]
 8008390:	6123      	str	r3, [r4, #16]
}
 8008392:	b002      	add	sp, #8
 8008394:	bc30      	pop	{r4, r5}
 8008396:	4770      	bx	lr

08008398 <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance  
  * @param  RefreshRate The SDRAM refresh rate value.       
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 8008398:	4602      	mov	r2, r0
  
  /* Set the refresh rate in command register */
  Device->SDRTR |= (RefreshRate<<1);
  
  return HAL_OK;   
}
 800839a:	2000      	movs	r0, #0
  Device->SDRTR |= (RefreshRate<<1);
 800839c:	6953      	ldr	r3, [r2, #20]
 800839e:	ea43 0141 	orr.w	r1, r3, r1, lsl #1
 80083a2:	6151      	str	r1, [r2, #20]
}
 80083a4:	4770      	bx	lr
 80083a6:	bf00      	nop

080083a8 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80083a8:	4b05      	ldr	r3, [pc, #20]	; (80083c0 <SystemInit+0x18>)

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80083aa:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80083ae:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80083b2:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 80083b6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80083ba:	6099      	str	r1, [r3, #8]
#endif
}
 80083bc:	4770      	bx	lr
 80083be:	bf00      	nop
 80083c0:	e000ed00 	.word	0xe000ed00

080083c4 <HAL_TIM_Base_MspInit>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80083c4:	4770      	bx	lr
 80083c6:	bf00      	nop

080083c8 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 80083c8:	2800      	cmp	r0, #0
 80083ca:	d065      	beq.n	8008498 <HAL_TIM_Base_Init+0xd0>
{
 80083cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 80083ce:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80083d2:	4604      	mov	r4, r0
 80083d4:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80083d8:	2b00      	cmp	r3, #0
 80083da:	d03b      	beq.n	8008454 <HAL_TIM_Base_Init+0x8c>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80083dc:	6822      	ldr	r2, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 80083de:	2002      	movs	r0, #2
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80083e0:	4e36      	ldr	r6, [pc, #216]	; (80084bc <HAL_TIM_Base_Init+0xf4>)
 80083e2:	4f37      	ldr	r7, [pc, #220]	; (80084c0 <HAL_TIM_Base_Init+0xf8>)
 80083e4:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 80083e8:	eba2 0606 	sub.w	r6, r2, r6
  htim->State = HAL_TIM_STATE_BUSY;
 80083ec:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
 80083f0:	eba2 0707 	sub.w	r7, r2, r7
  tmpcr1 = TIMx->CR1;
 80083f4:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80083f6:	fab6 f686 	clz	r6, r6
 80083fa:	fab7 f787 	clz	r7, r7
 80083fe:	ea4f 1656 	mov.w	r6, r6, lsr #5
 8008402:	ea4f 1757 	mov.w	r7, r7, lsr #5
 8008406:	d02a      	beq.n	800845e <HAL_TIM_Base_Init+0x96>
 8008408:	bb4e      	cbnz	r6, 800845e <HAL_TIM_Base_Init+0x96>
 800840a:	492e      	ldr	r1, [pc, #184]	; (80084c4 <HAL_TIM_Base_Init+0xfc>)
 800840c:	428a      	cmp	r2, r1
 800840e:	d045      	beq.n	800849c <HAL_TIM_Base_Init+0xd4>
 8008410:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8008414:	428a      	cmp	r2, r1
 8008416:	d041      	beq.n	800849c <HAL_TIM_Base_Init+0xd4>
 8008418:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800841c:	428a      	cmp	r2, r1
 800841e:	d042      	beq.n	80084a6 <HAL_TIM_Base_Init+0xde>
 8008420:	2f00      	cmp	r7, #0
 8008422:	d140      	bne.n	80084a6 <HAL_TIM_Base_Init+0xde>
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008424:	4928      	ldr	r1, [pc, #160]	; (80084c8 <HAL_TIM_Base_Init+0x100>)
 8008426:	428a      	cmp	r2, r1
 8008428:	d01e      	beq.n	8008468 <HAL_TIM_Base_Init+0xa0>
 800842a:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800842e:	428a      	cmp	r2, r1
 8008430:	d01a      	beq.n	8008468 <HAL_TIM_Base_Init+0xa0>
 8008432:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8008436:	428a      	cmp	r2, r1
 8008438:	d016      	beq.n	8008468 <HAL_TIM_Base_Init+0xa0>
 800843a:	f5a1 3198 	sub.w	r1, r1, #77824	; 0x13000
 800843e:	428a      	cmp	r2, r1
 8008440:	d012      	beq.n	8008468 <HAL_TIM_Base_Init+0xa0>
 8008442:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8008446:	428a      	cmp	r2, r1
 8008448:	d00e      	beq.n	8008468 <HAL_TIM_Base_Init+0xa0>
 800844a:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800844e:	428a      	cmp	r2, r1
 8008450:	d10e      	bne.n	8008470 <HAL_TIM_Base_Init+0xa8>
 8008452:	e009      	b.n	8008468 <HAL_TIM_Base_Init+0xa0>
    htim->Lock = HAL_UNLOCKED;
 8008454:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8008458:	f7ff ffb4 	bl	80083c4 <HAL_TIM_Base_MspInit>
 800845c:	e7be      	b.n	80083dc <HAL_TIM_Base_Init+0x14>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800845e:	f023 0570 	bic.w	r5, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8008462:	68a0      	ldr	r0, [r4, #8]
 8008464:	ea45 0300 	orr.w	r3, r5, r0
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008468:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800846c:	6920      	ldr	r0, [r4, #16]
 800846e:	4303      	orrs	r3, r0
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008470:	69a1      	ldr	r1, [r4, #24]
 8008472:	f023 0380 	bic.w	r3, r3, #128	; 0x80

  TIMx->CR1 = tmpcr1;

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008476:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008478:	430b      	orrs	r3, r1

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800847a:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 800847c:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800847e:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8008480:	6291      	str	r1, [r2, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008482:	b936      	cbnz	r6, 8008492 <HAL_TIM_Base_Init+0xca>
 8008484:	b92f      	cbnz	r7, 8008492 <HAL_TIM_Base_Init+0xca>
    TIMx->RCR = Structure->RepetitionCounter;
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008486:	2301      	movs	r3, #1
  return HAL_OK;
 8008488:	2000      	movs	r0, #0
  TIMx->EGR = TIM_EGR_UG;
 800848a:	6153      	str	r3, [r2, #20]
  htim->State = HAL_TIM_STATE_READY;
 800848c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 8008490:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    TIMx->RCR = Structure->RepetitionCounter;
 8008492:	6963      	ldr	r3, [r4, #20]
 8008494:	6313      	str	r3, [r2, #48]	; 0x30
 8008496:	e7f6      	b.n	8008486 <HAL_TIM_Base_Init+0xbe>
    return HAL_ERROR;
 8008498:	2001      	movs	r0, #1
}
 800849a:	4770      	bx	lr
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800849c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80084a0:	68a1      	ldr	r1, [r4, #8]
 80084a2:	430b      	orrs	r3, r1
 80084a4:	e7e0      	b.n	8008468 <HAL_TIM_Base_Init+0xa0>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80084a6:	4909      	ldr	r1, [pc, #36]	; (80084cc <HAL_TIM_Base_Init+0x104>)
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80084a8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80084ac:	68a0      	ldr	r0, [r4, #8]
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80084ae:	428a      	cmp	r2, r1
    tmpcr1 |= Structure->CounterMode;
 80084b0:	ea43 0300 	orr.w	r3, r3, r0
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80084b4:	d0d8      	beq.n	8008468 <HAL_TIM_Base_Init+0xa0>
 80084b6:	2f00      	cmp	r7, #0
 80084b8:	d1d6      	bne.n	8008468 <HAL_TIM_Base_Init+0xa0>
 80084ba:	e7b3      	b.n	8008424 <HAL_TIM_Base_Init+0x5c>
 80084bc:	40010000 	.word	0x40010000
 80084c0:	40010400 	.word	0x40010400
 80084c4:	40000400 	.word	0x40000400
 80084c8:	40014000 	.word	0x40014000
 80084cc:	40000c00 	.word	0x40000c00

080084d0 <HAL_TIM_Base_Start_IT>:
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80084d0:	6803      	ldr	r3, [r0, #0]
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80084d2:	4a09      	ldr	r2, [pc, #36]	; (80084f8 <HAL_TIM_Base_Start_IT+0x28>)
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80084d4:	68d9      	ldr	r1, [r3, #12]
 80084d6:	f041 0101 	orr.w	r1, r1, #1
 80084da:	60d9      	str	r1, [r3, #12]
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80084dc:	6899      	ldr	r1, [r3, #8]
 80084de:	400a      	ands	r2, r1
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80084e0:	2a06      	cmp	r2, #6
 80084e2:	d006      	beq.n	80084f2 <HAL_TIM_Base_Start_IT+0x22>
 80084e4:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 80084e8:	d003      	beq.n	80084f2 <HAL_TIM_Base_Start_IT+0x22>
    __HAL_TIM_ENABLE(htim);
 80084ea:	681a      	ldr	r2, [r3, #0]
 80084ec:	f042 0201 	orr.w	r2, r2, #1
 80084f0:	601a      	str	r2, [r3, #0]
}
 80084f2:	2000      	movs	r0, #0
 80084f4:	4770      	bx	lr
 80084f6:	bf00      	nop
 80084f8:	00010007 	.word	0x00010007

080084fc <HAL_TIM_OC_DelayElapsedCallback>:
 80084fc:	4770      	bx	lr
 80084fe:	bf00      	nop

08008500 <HAL_TIM_IC_CaptureCallback>:
 8008500:	4770      	bx	lr
 8008502:	bf00      	nop

08008504 <HAL_TIM_PWM_PulseFinishedCallback>:
 8008504:	4770      	bx	lr
 8008506:	bf00      	nop

08008508 <HAL_TIM_TriggerCallback>:
 8008508:	4770      	bx	lr
 800850a:	bf00      	nop

0800850c <HAL_TIM_IRQHandler>:
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800850c:	6803      	ldr	r3, [r0, #0]
 800850e:	691a      	ldr	r2, [r3, #16]
 8008510:	0791      	lsls	r1, r2, #30
{
 8008512:	b510      	push	{r4, lr}
 8008514:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8008516:	d502      	bpl.n	800851e <HAL_TIM_IRQHandler+0x12>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8008518:	68da      	ldr	r2, [r3, #12]
 800851a:	0792      	lsls	r2, r2, #30
 800851c:	d468      	bmi.n	80085f0 <HAL_TIM_IRQHandler+0xe4>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800851e:	691a      	ldr	r2, [r3, #16]
 8008520:	0752      	lsls	r2, r2, #29
 8008522:	d502      	bpl.n	800852a <HAL_TIM_IRQHandler+0x1e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8008524:	68da      	ldr	r2, [r3, #12]
 8008526:	0750      	lsls	r0, r2, #29
 8008528:	d44f      	bmi.n	80085ca <HAL_TIM_IRQHandler+0xbe>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800852a:	691a      	ldr	r2, [r3, #16]
 800852c:	0711      	lsls	r1, r2, #28
 800852e:	d502      	bpl.n	8008536 <HAL_TIM_IRQHandler+0x2a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8008530:	68da      	ldr	r2, [r3, #12]
 8008532:	0712      	lsls	r2, r2, #28
 8008534:	d437      	bmi.n	80085a6 <HAL_TIM_IRQHandler+0x9a>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8008536:	691a      	ldr	r2, [r3, #16]
 8008538:	06d0      	lsls	r0, r2, #27
 800853a:	d502      	bpl.n	8008542 <HAL_TIM_IRQHandler+0x36>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800853c:	68da      	ldr	r2, [r3, #12]
 800853e:	06d1      	lsls	r1, r2, #27
 8008540:	d41e      	bmi.n	8008580 <HAL_TIM_IRQHandler+0x74>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8008542:	691a      	ldr	r2, [r3, #16]
 8008544:	07d2      	lsls	r2, r2, #31
 8008546:	d502      	bpl.n	800854e <HAL_TIM_IRQHandler+0x42>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8008548:	68da      	ldr	r2, [r3, #12]
 800854a:	07d0      	lsls	r0, r2, #31
 800854c:	d469      	bmi.n	8008622 <HAL_TIM_IRQHandler+0x116>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800854e:	691a      	ldr	r2, [r3, #16]
 8008550:	0611      	lsls	r1, r2, #24
 8008552:	d502      	bpl.n	800855a <HAL_TIM_IRQHandler+0x4e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008554:	68da      	ldr	r2, [r3, #12]
 8008556:	0612      	lsls	r2, r2, #24
 8008558:	d46b      	bmi.n	8008632 <HAL_TIM_IRQHandler+0x126>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800855a:	691a      	ldr	r2, [r3, #16]
 800855c:	05d0      	lsls	r0, r2, #23
 800855e:	d502      	bpl.n	8008566 <HAL_TIM_IRQHandler+0x5a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008560:	68da      	ldr	r2, [r3, #12]
 8008562:	0611      	lsls	r1, r2, #24
 8008564:	d46d      	bmi.n	8008642 <HAL_TIM_IRQHandler+0x136>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8008566:	691a      	ldr	r2, [r3, #16]
 8008568:	0652      	lsls	r2, r2, #25
 800856a:	d502      	bpl.n	8008572 <HAL_TIM_IRQHandler+0x66>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800856c:	68da      	ldr	r2, [r3, #12]
 800856e:	0650      	lsls	r0, r2, #25
 8008570:	d46f      	bmi.n	8008652 <HAL_TIM_IRQHandler+0x146>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8008572:	691a      	ldr	r2, [r3, #16]
 8008574:	0691      	lsls	r1, r2, #26
 8008576:	d502      	bpl.n	800857e <HAL_TIM_IRQHandler+0x72>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8008578:	68da      	ldr	r2, [r3, #12]
 800857a:	0692      	lsls	r2, r2, #26
 800857c:	d449      	bmi.n	8008612 <HAL_TIM_IRQHandler+0x106>
}
 800857e:	bd10      	pop	{r4, pc}
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8008580:	f06f 0110 	mvn.w	r1, #16
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008584:	2208      	movs	r2, #8
        HAL_TIM_IC_CaptureCallback(htim);
 8008586:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8008588:	6119      	str	r1, [r3, #16]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800858a:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800858c:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800858e:	f413 7f40 	tst.w	r3, #768	; 0x300
 8008592:	d16f      	bne.n	8008674 <HAL_TIM_IRQHandler+0x168>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008594:	f7ff ffb2 	bl	80084fc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008598:	4620      	mov	r0, r4
 800859a:	f7ff ffb3 	bl	8008504 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800859e:	2200      	movs	r2, #0
 80085a0:	6823      	ldr	r3, [r4, #0]
 80085a2:	7722      	strb	r2, [r4, #28]
 80085a4:	e7cd      	b.n	8008542 <HAL_TIM_IRQHandler+0x36>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80085a6:	f06f 0108 	mvn.w	r1, #8
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80085aa:	2204      	movs	r2, #4
        HAL_TIM_IC_CaptureCallback(htim);
 80085ac:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80085ae:	6119      	str	r1, [r3, #16]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80085b0:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80085b2:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80085b4:	079b      	lsls	r3, r3, #30
 80085b6:	d15a      	bne.n	800866e <HAL_TIM_IRQHandler+0x162>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80085b8:	f7ff ffa0 	bl	80084fc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80085bc:	4620      	mov	r0, r4
 80085be:	f7ff ffa1 	bl	8008504 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80085c2:	2200      	movs	r2, #0
 80085c4:	6823      	ldr	r3, [r4, #0]
 80085c6:	7722      	strb	r2, [r4, #28]
 80085c8:	e7b5      	b.n	8008536 <HAL_TIM_IRQHandler+0x2a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80085ca:	f06f 0104 	mvn.w	r1, #4
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80085ce:	2202      	movs	r2, #2
        HAL_TIM_IC_CaptureCallback(htim);
 80085d0:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80085d2:	6119      	str	r1, [r3, #16]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80085d4:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80085d6:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80085d8:	f413 7f40 	tst.w	r3, #768	; 0x300
 80085dc:	d144      	bne.n	8008668 <HAL_TIM_IRQHandler+0x15c>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80085de:	f7ff ff8d 	bl	80084fc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80085e2:	4620      	mov	r0, r4
 80085e4:	f7ff ff8e 	bl	8008504 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80085e8:	2200      	movs	r2, #0
 80085ea:	6823      	ldr	r3, [r4, #0]
 80085ec:	7722      	strb	r2, [r4, #28]
 80085ee:	e79c      	b.n	800852a <HAL_TIM_IRQHandler+0x1e>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80085f0:	f06f 0102 	mvn.w	r1, #2
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80085f4:	2201      	movs	r2, #1
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80085f6:	6119      	str	r1, [r3, #16]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80085f8:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80085fa:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80085fc:	0799      	lsls	r1, r3, #30
 80085fe:	d130      	bne.n	8008662 <HAL_TIM_IRQHandler+0x156>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008600:	f7ff ff7c 	bl	80084fc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008604:	4620      	mov	r0, r4
 8008606:	f7ff ff7d 	bl	8008504 <HAL_TIM_PWM_PulseFinishedCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800860a:	2200      	movs	r2, #0
 800860c:	6823      	ldr	r3, [r4, #0]
 800860e:	7722      	strb	r2, [r4, #28]
 8008610:	e785      	b.n	800851e <HAL_TIM_IRQHandler+0x12>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8008612:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutCallback(htim);
 8008616:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8008618:	611a      	str	r2, [r3, #16]
}
 800861a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutCallback(htim);
 800861e:	f000 b82d 	b.w	800867c <HAL_TIMEx_CommutCallback>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008622:	f06f 0201 	mvn.w	r2, #1
      HAL_TIM_PeriodElapsedCallback(htim);
 8008626:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008628:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 800862a:	f7ff fbbd 	bl	8007da8 <HAL_TIM_PeriodElapsedCallback>
 800862e:	6823      	ldr	r3, [r4, #0]
 8008630:	e78d      	b.n	800854e <HAL_TIM_IRQHandler+0x42>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8008632:	f06f 0280 	mvn.w	r2, #128	; 0x80
      HAL_TIMEx_BreakCallback(htim);
 8008636:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8008638:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 800863a:	f000 f821 	bl	8008680 <HAL_TIMEx_BreakCallback>
 800863e:	6823      	ldr	r3, [r4, #0]
 8008640:	e78b      	b.n	800855a <HAL_TIM_IRQHandler+0x4e>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8008642:	f46f 7280 	mvn.w	r2, #256	; 0x100
      HAL_TIMEx_Break2Callback(htim);
 8008646:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8008648:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 800864a:	f000 f81b 	bl	8008684 <HAL_TIMEx_Break2Callback>
 800864e:	6823      	ldr	r3, [r4, #0]
 8008650:	e789      	b.n	8008566 <HAL_TIM_IRQHandler+0x5a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8008652:	f06f 0240 	mvn.w	r2, #64	; 0x40
      HAL_TIM_TriggerCallback(htim);
 8008656:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8008658:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 800865a:	f7ff ff55 	bl	8008508 <HAL_TIM_TriggerCallback>
 800865e:	6823      	ldr	r3, [r4, #0]
 8008660:	e787      	b.n	8008572 <HAL_TIM_IRQHandler+0x66>
          HAL_TIM_IC_CaptureCallback(htim);
 8008662:	f7ff ff4d 	bl	8008500 <HAL_TIM_IC_CaptureCallback>
 8008666:	e7d0      	b.n	800860a <HAL_TIM_IRQHandler+0xfe>
        HAL_TIM_IC_CaptureCallback(htim);
 8008668:	f7ff ff4a 	bl	8008500 <HAL_TIM_IC_CaptureCallback>
 800866c:	e7bc      	b.n	80085e8 <HAL_TIM_IRQHandler+0xdc>
        HAL_TIM_IC_CaptureCallback(htim);
 800866e:	f7ff ff47 	bl	8008500 <HAL_TIM_IC_CaptureCallback>
 8008672:	e7a6      	b.n	80085c2 <HAL_TIM_IRQHandler+0xb6>
        HAL_TIM_IC_CaptureCallback(htim);
 8008674:	f7ff ff44 	bl	8008500 <HAL_TIM_IC_CaptureCallback>
 8008678:	e791      	b.n	800859e <HAL_TIM_IRQHandler+0x92>
 800867a:	bf00      	nop

0800867c <HAL_TIMEx_CommutCallback>:
 800867c:	4770      	bx	lr
 800867e:	bf00      	nop

08008680 <HAL_TIMEx_BreakCallback>:
 8008680:	4770      	bx	lr
 8008682:	bf00      	nop

08008684 <HAL_TIMEx_Break2Callback>:
 8008684:	4770      	bx	lr
 8008686:	bf00      	nop

08008688 <_tx_initialize_kernel_enter>:
/*                                                                        */
/*  05-19-2020     William E. Lamie         Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
VOID _tx_initialize_kernel_enter(VOID)
{
 8008688:	b510      	push	{r4, lr}
	/* Determine if the compiler has pre-initialized ThreadX.  */
	if (_tx_thread_system_state != TX_INITIALIZE_ALMOST_DONE)
 800868a:	4c0e      	ldr	r4, [pc, #56]	; (80086c4 <_tx_initialize_kernel_enter+0x3c>)
 800868c:	6823      	ldr	r3, [r4, #0]
 800868e:	f113 3f0f 	cmn.w	r3, #252645135	; 0xf0f0f0f
 8008692:	d00a      	beq.n	80086aa <_tx_initialize_kernel_enter+0x22>
		/* No, the initialization still needs to take place.  */

		/* Ensure that the system state variable is set to indicate
		 initialization is in progress.  Note that this variable is
		 later used to represent interrupt nesting.  */
		_tx_thread_system_state = TX_INITIALIZE_IN_PROGRESS;
 8008694:	f04f 33f0 	mov.w	r3, #4042322160	; 0xf0f0f0f0
 8008698:	6023      	str	r3, [r4, #0]
		/* Call any port specific preprocessing.  */
		TX_PORT_SPECIFIC_PRE_INITIALIZATION

		/* Invoke the low-level initialization to handle all processor specific
		 initialization issues.  */
		_tx_initialize_low_level();
 800869a:	f7f7 fdc9 	bl	8000230 <_tx_initialize_low_level>

		/* Invoke the high-level initialization to exercise all of the
		 ThreadX components and the application's initialization
		 function.  */
		_tx_initialize_high_level();
 800869e:	f001 f95d 	bl	800995c <_tx_initialize_high_level>

		/* Call any port specific post-processing.  */
		TX_PORT_SPECIFIC_POST_INITIALIZATION
 80086a2:	4a09      	ldr	r2, [pc, #36]	; (80086c8 <_tx_initialize_kernel_enter+0x40>)
 80086a4:	6813      	ldr	r3, [r2, #0]
 80086a6:	3301      	adds	r3, #1
 80086a8:	6013      	str	r3, [r2, #0]
	 later used to represent interrupt nesting.  */
	_tx_thread_system_state = TX_INITIALIZE_IN_PROGRESS;

	/* Call the application provided initialization function. Pass the
	 * first available memory address to it.  */
	tx_application_define(_tx_initialize_unused_memory);
 80086aa:	4a08      	ldr	r2, [pc, #32]	; (80086cc <_tx_initialize_kernel_enter+0x44>)
	_tx_thread_system_state = TX_INITIALIZE_IN_PROGRESS;
 80086ac:	f04f 33f0 	mov.w	r3, #4042322160	; 0xf0f0f0f0
	tx_application_define(_tx_initialize_unused_memory);
 80086b0:	6810      	ldr	r0, [r2, #0]
	_tx_thread_system_state = TX_INITIALIZE_IN_PROGRESS;
 80086b2:	6023      	str	r3, [r4, #0]
	tx_application_define(_tx_initialize_unused_memory);
 80086b4:	f7f8 fab6 	bl	8000c24 <tx_application_define>

	/* Set the system state in preparation for entering the thread scheduler. */
	_tx_thread_system_state = TX_INITIALIZE_IS_FINISHED;
 80086b8:	2300      	movs	r3, #0
 80086ba:	6023      	str	r3, [r4, #0]

#ifdef TX_SAFETY_CRITICAL
    /* If we ever get here, raise safety critical exception. */
    TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, 0);
#endif
}
 80086bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	_tx_thread_schedule();
 80086c0:	f7f7 be06 	b.w	80002d0 <_tx_thread_schedule>
 80086c4:	2000019c 	.word	0x2000019c
 80086c8:	20002db8 	.word	0x20002db8
 80086cc:	20003368 	.word	0x20003368

080086d0 <_tx_mutex_create>:
/*                                                                        */
/*  05-19-2020     William E. Lamie         Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _tx_mutex_create(TX_MUTEX *mutex_ptr, CHAR *name_ptr, UINT inherit)
{
 80086d0:	b570      	push	{r4, r5, r6, lr}
 80086d2:	460d      	mov	r5, r1
 80086d4:	4614      	mov	r4, r2
TX_MUTEX        *next_mutex;
TX_MUTEX        *previous_mutex;


    /* Initialize mutex control block to all zeros.  */
    TX_MEMSET(mutex_ptr, 0, (sizeof(TX_MUTEX)));
 80086d6:	2100      	movs	r1, #0
 80086d8:	2234      	movs	r2, #52	; 0x34
 80086da:	f001 fd4a 	bl	800a172 <memset>
 80086de:	4603      	mov	r3, r0

    /* Setup the basic mutex fields.  */
    mutex_ptr -> tx_mutex_name =             name_ptr;
 80086e0:	6045      	str	r5, [r0, #4]
    mutex_ptr -> tx_mutex_inherit =          inherit;
 80086e2:	6104      	str	r4, [r0, #16]
__attribute__( ( always_inline ) ) static inline unsigned int __disable_interrupts(void)
{

unsigned int  primask_value;

    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 80086e4:	f3ef 8410 	mrs	r4, PRIMASK
    __asm__ volatile (" CPSID i" : : : "memory" );
 80086e8:	b672      	cpsid	i
    /* Setup the thread mutex release function pointer.  */
    _tx_thread_mutex_release =  &(_tx_mutex_thread_release);

    /* Place the mutex on the list of created mutexes.  First,
       check for an empty list.  */
    if (_tx_mutex_created_count == TX_EMPTY)
 80086ea:	490c      	ldr	r1, [pc, #48]	; (800871c <_tx_mutex_create+0x4c>)
    _tx_thread_mutex_release =  &(_tx_mutex_thread_release);
 80086ec:	480c      	ldr	r0, [pc, #48]	; (8008720 <_tx_mutex_create+0x50>)
    mutex_ptr -> tx_mutex_id =  TX_MUTEX_ID;
 80086ee:	4e0d      	ldr	r6, [pc, #52]	; (8008724 <_tx_mutex_create+0x54>)
    if (_tx_mutex_created_count == TX_EMPTY)
 80086f0:	680a      	ldr	r2, [r1, #0]
    _tx_thread_mutex_release =  &(_tx_mutex_thread_release);
 80086f2:	4d0d      	ldr	r5, [pc, #52]	; (8008728 <_tx_mutex_create+0x58>)
    mutex_ptr -> tx_mutex_id =  TX_MUTEX_ID;
 80086f4:	601e      	str	r6, [r3, #0]
    _tx_thread_mutex_release =  &(_tx_mutex_thread_release);
 80086f6:	6005      	str	r5, [r0, #0]
    {

        /* The created mutex list is empty.  Add mutex to empty list.  */
        _tx_mutex_created_ptr =                   mutex_ptr;
 80086f8:	480c      	ldr	r0, [pc, #48]	; (800872c <_tx_mutex_create+0x5c>)
    if (_tx_mutex_created_count == TX_EMPTY)
 80086fa:	b15a      	cbz	r2, 8008714 <_tx_mutex_create+0x44>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_mutex =      _tx_mutex_created_ptr;
 80086fc:	6800      	ldr	r0, [r0, #0]
        previous_mutex =  next_mutex -> tx_mutex_created_previous;
 80086fe:	6a45      	ldr	r5, [r0, #36]	; 0x24

        /* Place the new mutex in the list.  */
        next_mutex -> tx_mutex_created_previous =  mutex_ptr;
 8008700:	6243      	str	r3, [r0, #36]	; 0x24
        previous_mutex -> tx_mutex_created_next =  mutex_ptr;
 8008702:	622b      	str	r3, [r5, #32]

        /* Setup this mutex's next and previous created links.  */
        mutex_ptr -> tx_mutex_created_previous =  previous_mutex;
        mutex_ptr -> tx_mutex_created_next =      next_mutex;
 8008704:	e9c3 0508 	strd	r0, r5, [r3, #32]
    }

    /* Increment the ownership count.  */
    _tx_mutex_created_count++;
 8008708:	3201      	adds	r2, #1
 800870a:	600a      	str	r2, [r1, #0]
}

__attribute__( ( always_inline ) ) static inline void __restore_interrupts(unsigned int primask_value)
{

    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 800870c:	f384 8810 	msr	PRIMASK, r4
    /* Restore interrupts.  */
    TX_RESTORE

    /* Return TX_SUCCESS.  */
    return(TX_SUCCESS);
}
 8008710:	2000      	movs	r0, #0
 8008712:	bd70      	pop	{r4, r5, r6, pc}
        mutex_ptr -> tx_mutex_created_previous =  mutex_ptr;
 8008714:	e9c3 3308 	strd	r3, r3, [r3, #32]
        _tx_mutex_created_ptr =                   mutex_ptr;
 8008718:	6003      	str	r3, [r0, #0]
 800871a:	e7f5      	b.n	8008708 <_tx_mutex_create+0x38>
 800871c:	20003354 	.word	0x20003354
 8008720:	20002da0 	.word	0x20002da0
 8008724:	4d555445 	.word	0x4d555445
 8008728:	08009a4d 	.word	0x08009a4d
 800872c:	20003358 	.word	0x20003358

08008730 <_tx_mutex_get>:
/*                                                                        */
/*  05-19-2020     William E. Lamie         Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _tx_mutex_get(TX_MUTEX *mutex_ptr, ULONG wait_option)
{
 8008730:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8008732:	f3ef 8510 	mrs	r5, PRIMASK
    __asm__ volatile (" CPSID i" : : : "memory" );
 8008736:	b672      	cpsid	i

    /* Log this kernel call.  */
    TX_EL_MUTEX_GET_INSERT

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 8008738:	4a3b      	ldr	r2, [pc, #236]	; (8008828 <_tx_mutex_get+0xf8>)

    /* Determine if this mutex is available.  */
    if (mutex_ptr -> tx_mutex_ownership_count == ((UINT) 0))
 800873a:	6883      	ldr	r3, [r0, #8]
    TX_THREAD_GET_CURRENT(thread_ptr)
 800873c:	6814      	ldr	r4, [r2, #0]
    if (mutex_ptr -> tx_mutex_ownership_count == ((UINT) 0))
 800873e:	b9e3      	cbnz	r3, 800877a <_tx_mutex_get+0x4a>
    {

        /* Set the ownership count to 1.  */
        mutex_ptr -> tx_mutex_ownership_count =  ((UINT) 1);
 8008740:	2301      	movs	r3, #1
 8008742:	e9c0 3402 	strd	r3, r4, [r0, #8]

        /* Remember that the calling thread owns the mutex.  */
        mutex_ptr -> tx_mutex_owner =  thread_ptr;

        /* Determine if the thread pointer is valid.  */
        if (thread_ptr != TX_NULL)
 8008746:	b1a4      	cbz	r4, 8008772 <_tx_mutex_get+0x42>
        {

            /* Determine if priority inheritance is required.  */
            if (mutex_ptr -> tx_mutex_inherit == TX_TRUE)
 8008748:	6903      	ldr	r3, [r0, #16]
 800874a:	2b01      	cmp	r3, #1
 800874c:	d103      	bne.n	8008756 <_tx_mutex_get+0x26>
            {
         
                /* Remember the current priority of thread.  */
                mutex_ptr -> tx_mutex_original_priority =   thread_ptr -> tx_thread_priority;
 800874e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c

                /* Setup the highest priority waiting thread.  */
                mutex_ptr -> tx_mutex_highest_priority_waiting =  ((UINT) TX_MAX_PRIORITIES);
 8008750:	2320      	movs	r3, #32
                mutex_ptr -> tx_mutex_original_priority =   thread_ptr -> tx_thread_priority;
 8008752:	6142      	str	r2, [r0, #20]
                mutex_ptr -> tx_mutex_highest_priority_waiting =  ((UINT) TX_MAX_PRIORITIES);
 8008754:	6283      	str	r3, [r0, #40]	; 0x28
            }

            /* Pickup next mutex pointer, which is the head of the list.  */
            next_mutex =  thread_ptr -> tx_thread_owned_mutex_list;
 8008756:	f8d4 30a4 	ldr.w	r3, [r4, #164]	; 0xa4

            /* Determine if this thread owns any other mutexes that have priority inheritance.  */
            if (next_mutex != TX_NULL)
 800875a:	2b00      	cmp	r3, #0
 800875c:	d044      	beq.n	80087e8 <_tx_mutex_get+0xb8>
            {

                /* Non-empty list. Link up the mutex.  */

                /* Pickup the next and previous mutex pointer.  */
                previous_mutex =  next_mutex -> tx_mutex_owned_previous;
 800875e:	6b1a      	ldr	r2, [r3, #48]	; 0x30

                /* Place the owned mutex in the list.  */
                next_mutex -> tx_mutex_owned_previous =  mutex_ptr;
 8008760:	6318      	str	r0, [r3, #48]	; 0x30
                previous_mutex -> tx_mutex_owned_next =  mutex_ptr;
 8008762:	62d0      	str	r0, [r2, #44]	; 0x2c

                /* Setup this mutex's next and previous created links.  */
                mutex_ptr -> tx_mutex_owned_previous =  previous_mutex;
                mutex_ptr -> tx_mutex_owned_next =      next_mutex;
 8008764:	e9c0 320b 	strd	r3, r2, [r0, #44]	; 0x2c
                mutex_ptr -> tx_mutex_owned_next =             mutex_ptr;
                mutex_ptr -> tx_mutex_owned_previous =         mutex_ptr;
            }

            /* Increment the number of mutexes owned counter.  */
            thread_ptr -> tx_thread_owned_mutex_count++;
 8008768:	f8d4 30a0 	ldr.w	r3, [r4, #160]	; 0xa0
 800876c:	3301      	adds	r3, #1
 800876e:	f8c4 30a0 	str.w	r3, [r4, #160]	; 0xa0
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8008772:	f385 8810 	msr	PRIMASK, r5

        /* Restore interrupts.  */
        TX_RESTORE

        /* Return success.  */
        status =  TX_SUCCESS;
 8008776:	2000      	movs	r0, #0
        }
    }

    /* Return completion status.  */
    return(status);
}
 8008778:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    else if (mutex_ptr -> tx_mutex_owner == thread_ptr)
 800877a:	68c2      	ldr	r2, [r0, #12]
 800877c:	42a2      	cmp	r2, r4
 800877e:	d029      	beq.n	80087d4 <_tx_mutex_get+0xa4>
        if (wait_option != TX_NO_WAIT)
 8008780:	b371      	cbz	r1, 80087e0 <_tx_mutex_get+0xb0>
            if (_tx_thread_preempt_disable != ((UINT) 0))
 8008782:	4e2a      	ldr	r6, [pc, #168]	; (800882c <_tx_mutex_get+0xfc>)
 8008784:	6833      	ldr	r3, [r6, #0]
 8008786:	bb5b      	cbnz	r3, 80087e0 <_tx_mutex_get+0xb0>
                thread_ptr -> tx_thread_suspension_sequence++;
 8008788:	f8d4 30c0 	ldr.w	r3, [r4, #192]	; 0xc0
                thread_ptr -> tx_thread_suspend_cleanup =  &(_tx_mutex_cleanup);
 800878c:	f8df c0a0 	ldr.w	ip, [pc, #160]	; 8008830 <_tx_mutex_get+0x100>
                thread_ptr -> tx_thread_suspension_sequence++;
 8008790:	1c5f      	adds	r7, r3, #1
                if (mutex_ptr -> tx_mutex_suspended_count == TX_NO_SUSPENSIONS)
 8008792:	69c3      	ldr	r3, [r0, #28]
                thread_ptr -> tx_thread_suspend_control_block =  (VOID *) mutex_ptr;
 8008794:	66e0      	str	r0, [r4, #108]	; 0x6c
                thread_ptr -> tx_thread_suspension_sequence++;
 8008796:	f8c4 70c0 	str.w	r7, [r4, #192]	; 0xc0
                thread_ptr -> tx_thread_suspend_cleanup =  &(_tx_mutex_cleanup);
 800879a:	f8c4 c068 	str.w	ip, [r4, #104]	; 0x68
                if (mutex_ptr -> tx_mutex_suspended_count == TX_NO_SUSPENSIONS)
 800879e:	bb43      	cbnz	r3, 80087f2 <_tx_mutex_get+0xc2>
                    mutex_ptr -> tx_mutex_suspension_list =         thread_ptr;
 80087a0:	6184      	str	r4, [r0, #24]
                    thread_ptr -> tx_thread_suspended_previous =    thread_ptr;
 80087a2:	e9c4 441c 	strd	r4, r4, [r4, #112]	; 0x70
                _tx_thread_preempt_disable++;
 80087a6:	6837      	ldr	r7, [r6, #0]
                mutex_ptr -> tx_mutex_suspended_count++;
 80087a8:	3301      	adds	r3, #1
                thread_ptr -> tx_thread_state =    TX_MUTEX_SUSP;
 80087aa:	f04f 0c0d 	mov.w	ip, #13
                mutex_ptr -> tx_mutex_suspended_count++;
 80087ae:	61c3      	str	r3, [r0, #28]
                _tx_thread_preempt_disable++;
 80087b0:	3701      	adds	r7, #1
                thread_ptr -> tx_thread_suspending =  TX_TRUE;
 80087b2:	2301      	movs	r3, #1
                thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  wait_option;
 80087b4:	64e1      	str	r1, [r4, #76]	; 0x4c
                _tx_thread_preempt_disable++;
 80087b6:	6037      	str	r7, [r6, #0]
                thread_ptr -> tx_thread_state =    TX_MUTEX_SUSP;
 80087b8:	f8c4 c030 	str.w	ip, [r4, #48]	; 0x30
                thread_ptr -> tx_thread_suspending =  TX_TRUE;
 80087bc:	63a3      	str	r3, [r4, #56]	; 0x38
 80087be:	f385 8810 	msr	PRIMASK, r5
                if (mutex_ptr -> tx_mutex_inherit == TX_TRUE)
 80087c2:	6903      	ldr	r3, [r0, #16]
 80087c4:	2b01      	cmp	r3, #1
 80087c6:	d01d      	beq.n	8008804 <_tx_mutex_get+0xd4>
                _tx_thread_system_suspend(thread_ptr);
 80087c8:	4620      	mov	r0, r4
 80087ca:	f000 fbe1 	bl	8008f90 <_tx_thread_system_suspend>
                status =  thread_ptr -> tx_thread_suspend_status;
 80087ce:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
}
 80087d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        mutex_ptr -> tx_mutex_ownership_count++;
 80087d4:	3301      	adds	r3, #1
 80087d6:	6083      	str	r3, [r0, #8]
 80087d8:	f385 8810 	msr	PRIMASK, r5
        status =  TX_SUCCESS;
 80087dc:	2000      	movs	r0, #0
 80087de:	e7cb      	b.n	8008778 <_tx_mutex_get+0x48>
 80087e0:	f385 8810 	msr	PRIMASK, r5
            status =  TX_NOT_AVAILABLE;
 80087e4:	201d      	movs	r0, #29
}
 80087e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
                thread_ptr -> tx_thread_owned_mutex_list =     mutex_ptr;
 80087e8:	f8c4 00a4 	str.w	r0, [r4, #164]	; 0xa4
                mutex_ptr -> tx_mutex_owned_previous =         mutex_ptr;
 80087ec:	e9c0 000b 	strd	r0, r0, [r0, #44]	; 0x2c
 80087f0:	e7ba      	b.n	8008768 <_tx_mutex_get+0x38>
                    next_thread =                                   mutex_ptr -> tx_mutex_suspension_list;
 80087f2:	6987      	ldr	r7, [r0, #24]
                    previous_thread =                               next_thread -> tx_thread_suspended_previous;
 80087f4:	f8d7 c074 	ldr.w	ip, [r7, #116]	; 0x74
                    thread_ptr -> tx_thread_suspended_previous =    previous_thread;
 80087f8:	e9c4 7c1c 	strd	r7, ip, [r4, #112]	; 0x70
                    previous_thread -> tx_thread_suspended_next =   thread_ptr;
 80087fc:	f8cc 4070 	str.w	r4, [ip, #112]	; 0x70
                    next_thread -> tx_thread_suspended_previous =   thread_ptr;
 8008800:	677c      	str	r4, [r7, #116]	; 0x74
 8008802:	e7d0      	b.n	80087a6 <_tx_mutex_get+0x76>
                    if (mutex_ptr -> tx_mutex_highest_priority_waiting > thread_ptr -> tx_thread_priority)
 8008804:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8008806:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8008808:	428b      	cmp	r3, r1
                    if (thread_ptr -> tx_thread_priority < mutex_owner -> tx_thread_inherit_priority)
 800880a:	f8d2 309c 	ldr.w	r3, [r2, #156]	; 0x9c
                        mutex_ptr -> tx_mutex_highest_priority_waiting =  thread_ptr -> tx_thread_priority;
 800880e:	bf88      	it	hi
 8008810:	6281      	strhi	r1, [r0, #40]	; 0x28
                    if (thread_ptr -> tx_thread_priority < mutex_owner -> tx_thread_inherit_priority)
 8008812:	4299      	cmp	r1, r3
                    if (mutex_owner -> tx_thread_priority > thread_ptr -> tx_thread_priority)
 8008814:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
                        mutex_owner -> tx_thread_inherit_priority =  thread_ptr -> tx_thread_priority;
 8008816:	bf38      	it	cc
 8008818:	f8c2 109c 	strcc.w	r1, [r2, #156]	; 0x9c
                    if (mutex_owner -> tx_thread_priority > thread_ptr -> tx_thread_priority)
 800881c:	4299      	cmp	r1, r3
 800881e:	d2d3      	bcs.n	80087c8 <_tx_mutex_get+0x98>
                        _tx_mutex_priority_change(mutex_owner, thread_ptr -> tx_thread_priority);
 8008820:	4610      	mov	r0, r2
 8008822:	f000 f807 	bl	8008834 <_tx_mutex_priority_change>
 8008826:	e7cf      	b.n	80087c8 <_tx_mutex_get+0x98>
 8008828:	20002dbc 	.word	0x20002dbc
 800882c:	20002db8 	.word	0x20002db8
 8008830:	080099cd 	.word	0x080099cd

08008834 <_tx_mutex_priority_change>:
/*                                                                        */
/*  05-19-2020     William E. Lamie         Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
VOID  _tx_mutex_priority_change(TX_THREAD *thread_ptr, UINT new_priority)
{
 8008834:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008838:	4604      	mov	r4, r0
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 800883a:	f3ef 8610 	mrs	r6, PRIMASK
    __asm__ volatile (" CPSID i" : : : "memory" );
 800883e:	b672      	cpsid	i
    /* Lockout interrupts while the thread is being suspended.  */
    TX_DISABLE
#endif

    /* Determine if this thread is currently ready.  */
    if (thread_ptr -> tx_thread_state != TX_READY)
 8008840:	6b02      	ldr	r2, [r0, #48]	; 0x30
 8008842:	b152      	cbz	r2, 800885a <_tx_mutex_priority_change+0x26>
 8008844:	f8d0 2098 	ldr.w	r2, [r0, #152]	; 0x98
    {

        /* Change thread priority to the new mutex priority-inheritance priority.  */
        thread_ptr -> tx_thread_priority =  new_priority;
 8008848:	62c1      	str	r1, [r0, #44]	; 0x2c
 800884a:	428a      	cmp	r2, r1
 800884c:	bf28      	it	cs
 800884e:	460a      	movcs	r2, r1
 8008850:	63c2      	str	r2, [r0, #60]	; 0x3c
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8008852:	f386 8810 	msr	PRIMASK, r6
        
        /* Restore interrupts.  */
        TX_RESTORE
#endif
    }
}
 8008856:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800885a:	460d      	mov	r5, r1
        _tx_thread_preempt_disable =  _tx_thread_preempt_disable + ((UINT) 2);
 800885c:	4925      	ldr	r1, [pc, #148]	; (80088f4 <_tx_mutex_priority_change+0xc0>)
        thread_ptr -> tx_thread_state =    TX_SUSPENDED;
 800885e:	f04f 0c03 	mov.w	ip, #3
        execute_ptr =  _tx_thread_execute_ptr;
 8008862:	4f25      	ldr	r7, [pc, #148]	; (80088f8 <_tx_mutex_priority_change+0xc4>)
        _tx_thread_preempt_disable =  _tx_thread_preempt_disable + ((UINT) 2);
 8008864:	680b      	ldr	r3, [r1, #0]
        thread_ptr -> tx_thread_suspending =  TX_TRUE;
 8008866:	f04f 0a01 	mov.w	sl, #1
        thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);
 800886a:	64c2      	str	r2, [r0, #76]	; 0x4c
        _tx_thread_preempt_disable =  _tx_thread_preempt_disable + ((UINT) 2);
 800886c:	3302      	adds	r3, #2
        thread_ptr -> tx_thread_state =    TX_SUSPENDED;
 800886e:	f8c0 c030 	str.w	ip, [r0, #48]	; 0x30
        thread_ptr -> tx_thread_suspending =  TX_TRUE;
 8008872:	f8c0 a038 	str.w	sl, [r0, #56]	; 0x38
        _tx_thread_preempt_disable =  _tx_thread_preempt_disable + ((UINT) 2);
 8008876:	600b      	str	r3, [r1, #0]
        execute_ptr =  _tx_thread_execute_ptr;
 8008878:	f8d7 8000 	ldr.w	r8, [r7]
        original_priority =  thread_ptr -> tx_thread_priority;
 800887c:	f8d0 902c 	ldr.w	r9, [r0, #44]	; 0x2c
 8008880:	f386 8810 	msr	PRIMASK, r6
        _tx_thread_system_suspend(thread_ptr);
 8008884:	f000 fb84 	bl	8008f90 <_tx_thread_system_suspend>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8008888:	f3ef 8210 	mrs	r2, PRIMASK
    __asm__ volatile (" CPSID i" : : : "memory" );
 800888c:	b672      	cpsid	i
 800888e:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
        thread_ptr -> tx_thread_priority =  new_priority;
 8008892:	62e5      	str	r5, [r4, #44]	; 0x2c
 8008894:	42ab      	cmp	r3, r5
 8008896:	bf28      	it	cs
 8008898:	462b      	movcs	r3, r5
 800889a:	63e3      	str	r3, [r4, #60]	; 0x3c
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 800889c:	f382 8810 	msr	PRIMASK, r2
        _tx_thread_system_resume(thread_ptr);
 80088a0:	4620      	mov	r0, r4
 80088a2:	f000 faef 	bl	8008e84 <_tx_thread_system_resume>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 80088a6:	f3ef 8110 	mrs	r1, PRIMASK
    __asm__ volatile (" CPSID i" : : : "memory" );
 80088aa:	b672      	cpsid	i
        next_execute_ptr =  _tx_thread_execute_ptr;
 80088ac:	683b      	ldr	r3, [r7, #0]
        if (thread_ptr != next_execute_ptr)
 80088ae:	429c      	cmp	r4, r3
 80088b0:	d007      	beq.n	80088c2 <_tx_mutex_priority_change+0x8e>
            if (thread_ptr -> tx_thread_state == TX_READY)
 80088b2:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80088b4:	b92a      	cbnz	r2, 80088c2 <_tx_mutex_priority_change+0x8e>
                if (thread_ptr -> tx_thread_priority <= next_execute_ptr -> tx_thread_priority)
 80088b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80088b8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80088ba:	4293      	cmp	r3, r2
 80088bc:	d805      	bhi.n	80088ca <_tx_mutex_priority_change+0x96>
                    if (thread_ptr == execute_ptr)
 80088be:	4544      	cmp	r4, r8
 80088c0:	d010      	beq.n	80088e4 <_tx_mutex_priority_change+0xb0>
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 80088c2:	f381 8810 	msr	PRIMASK, r1
}
 80088c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
                    if (thread_ptr -> tx_thread_preempt_threshold < thread_ptr -> tx_thread_priority)
 80088ca:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 80088cc:	4283      	cmp	r3, r0
 80088ce:	d9f8      	bls.n	80088c2 <_tx_mutex_priority_change+0x8e>
                        if (thread_ptr -> tx_thread_preempt_threshold <= next_execute_ptr -> tx_thread_priority)
 80088d0:	4282      	cmp	r2, r0
 80088d2:	d207      	bcs.n	80088e4 <_tx_mutex_priority_change+0xb0>
                            _tx_thread_preempted_maps[MAP_INDEX] =  _tx_thread_preempted_maps[MAP_INDEX] | priority_bit;
 80088d4:	4809      	ldr	r0, [pc, #36]	; (80088fc <_tx_mutex_priority_change+0xc8>)
                            TX_MOD32_BIT_SET(next_execute_ptr -> tx_thread_priority, priority_bit)
 80088d6:	fa0a fa02 	lsl.w	sl, sl, r2
                            _tx_thread_preempted_maps[MAP_INDEX] =  _tx_thread_preempted_maps[MAP_INDEX] | priority_bit;
 80088da:	6803      	ldr	r3, [r0, #0]
 80088dc:	ea43 030a 	orr.w	r3, r3, sl
 80088e0:	6003      	str	r3, [r0, #0]
 80088e2:	e7ee      	b.n	80088c2 <_tx_mutex_priority_change+0x8e>
                            if (original_priority < new_priority)
 80088e4:	45a9      	cmp	r9, r5
                            _tx_thread_execute_ptr =  thread_ptr;
 80088e6:	603c      	str	r4, [r7, #0]
                            if (original_priority < new_priority)
 80088e8:	d2eb      	bcs.n	80088c2 <_tx_mutex_priority_change+0x8e>
                                _tx_thread_priority_list[thread_ptr -> tx_thread_priority] =  thread_ptr;
 80088ea:	4a05      	ldr	r2, [pc, #20]	; (8008900 <_tx_mutex_priority_change+0xcc>)
 80088ec:	f842 4023 	str.w	r4, [r2, r3, lsl #2]
 80088f0:	e7e7      	b.n	80088c2 <_tx_mutex_priority_change+0x8e>
 80088f2:	bf00      	nop
 80088f4:	20002db8 	.word	0x20002db8
 80088f8:	20002dc0 	.word	0x20002dc0
 80088fc:	20002dc8 	.word	0x20002dc8
 8008900:	20002d20 	.word	0x20002d20

08008904 <_tx_mutex_put>:
/*                                                                        */
/*  05-19-2020     William E. Lamie         Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _tx_mutex_put(TX_MUTEX *mutex_ptr)
{
 8008904:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8008908:	f3ef 8410 	mrs	r4, PRIMASK
    __asm__ volatile (" CPSID i" : : : "memory" );
 800890c:	b672      	cpsid	i

    /* Log this kernel call.  */
    TX_EL_MUTEX_PUT_INSERT

    /* Determine if this mutex is owned.  */
    if (mutex_ptr -> tx_mutex_ownership_count != ((UINT) 0))
 800890e:	6882      	ldr	r2, [r0, #8]
 8008910:	2a00      	cmp	r2, #0
 8008912:	d056      	beq.n	80089c2 <_tx_mutex_put+0xbe>

        /* Pickup the owning thread pointer.  */
        thread_ptr =  mutex_ptr -> tx_mutex_owner;

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(current_thread)
 8008914:	497e      	ldr	r1, [pc, #504]	; (8008b10 <_tx_mutex_put+0x20c>)
 8008916:	46a4      	mov	ip, r4
        thread_ptr =  mutex_ptr -> tx_mutex_owner;
 8008918:	68c3      	ldr	r3, [r0, #12]

        /* Check to see if the mutex is owned by the calling thread.  */
        if (mutex_ptr -> tx_mutex_owner != current_thread)
 800891a:	6809      	ldr	r1, [r1, #0]
 800891c:	428b      	cmp	r3, r1
 800891e:	d003      	beq.n	8008928 <_tx_mutex_put+0x24>
        {
        
            /* Determine if the preempt disable flag is set, indicating that 
               the caller is not the application but from ThreadX. In such
               cases, the thread mutex owner does not need to match.  */
            if (_tx_thread_preempt_disable == ((UINT) 0))
 8008920:	4e7c      	ldr	r6, [pc, #496]	; (8008b14 <_tx_mutex_put+0x210>)
 8008922:	6831      	ldr	r1, [r6, #0]
 8008924:	2900      	cmp	r1, #0
 8008926:	d04c      	beq.n	80089c2 <_tx_mutex_put+0xbe>
        /* Determine if we should continue.  */
        if (status == TX_NOT_DONE)
        {
    
            /* Decrement the mutex ownership count.  */
            mutex_ptr -> tx_mutex_ownership_count--;
 8008928:	3a01      	subs	r2, #1
 800892a:	6082      	str	r2, [r0, #8]

            /* Determine if the mutex is still owned by the current thread.  */
            if (mutex_ptr -> tx_mutex_ownership_count != ((UINT) 0))
 800892c:	2a00      	cmp	r2, #0
 800892e:	d143      	bne.n	80089b8 <_tx_mutex_put+0xb4>
            }
            else
            {

                /* Check for a NULL thread pointer, which can only happen during initialization.   */
                if (thread_ptr == TX_NULL)
 8008930:	2b00      	cmp	r3, #0
 8008932:	d041      	beq.n	80089b8 <_tx_mutex_put+0xb4>
                    /* The mutex is now available.   */
            
                    /* Remove this mutex from the owned mutex list.  */
                    
                    /* Decrement the ownership count.  */
                    thread_ptr -> tx_thread_owned_mutex_count--;
 8008934:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 8008938:	3a01      	subs	r2, #1
 800893a:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0

                    /* Determine if this mutex was the only one on the list.  */
                    if (thread_ptr -> tx_thread_owned_mutex_count == ((UINT) 0))
 800893e:	2a00      	cmp	r2, #0
 8008940:	d144      	bne.n	80089cc <_tx_mutex_put+0xc8>
                        /* See if we have to update the created list head pointer.  */
                        if (thread_ptr -> tx_thread_owned_mutex_list == mutex_ptr)
                        {

                            /* Yes, move the head pointer to the next link. */
                            thread_ptr -> tx_thread_owned_mutex_list =  next_mutex;
 8008942:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
                        }
                    }

                    /* Determine if the simple, non-suspension, non-priority inheritance case is present.  */
                    if (mutex_ptr -> tx_mutex_suspension_list == TX_NULL)
 8008946:	6987      	ldr	r7, [r0, #24]
 8008948:	6902      	ldr	r2, [r0, #16]
 800894a:	2f00      	cmp	r7, #0
 800894c:	f000 8082 	beq.w	8008a54 <_tx_mutex_put+0x150>
                        /* Initialize original owner and thread priority.  */
                        old_owner =      TX_NULL;
                        old_priority =   thread_ptr -> tx_thread_user_priority;

                        /* Does this mutex support priority inheritance?  */
                        if (mutex_ptr -> tx_mutex_inherit == TX_TRUE)
 8008950:	2a01      	cmp	r2, #1
 8008952:	4605      	mov	r5, r0
                        old_priority =   thread_ptr -> tx_thread_user_priority;
 8008954:	f8d3 8094 	ldr.w	r8, [r3, #148]	; 0x94
                        if (mutex_ptr -> tx_mutex_inherit == TX_TRUE)
 8008958:	f000 8084 	beq.w	8008a64 <_tx_mutex_put+0x160>
                            }
                        }

                        /* Determine if priority inheritance is in effect and there are one or more
                           threads suspended on the mutex.  */
                        if (mutex_ptr -> tx_mutex_suspended_count > ((UINT) 1))
 800895c:	69c3      	ldr	r3, [r0, #28]
 800895e:	4e6d      	ldr	r6, [pc, #436]	; (8008b14 <_tx_mutex_put+0x210>)
 8008960:	2b01      	cmp	r3, #1
 8008962:	d95d      	bls.n	8008a20 <_tx_mutex_put+0x11c>
#endif
                            }
                        }

                        /* Now determine if there are any threads still waiting on the mutex.  */
                        if (mutex_ptr -> tx_mutex_suspension_list == TX_NULL)
 8008964:	2f00      	cmp	r7, #0
 8008966:	f000 8097 	beq.w	8008a98 <_tx_mutex_put+0x194>
                        old_owner =      TX_NULL;
 800896a:	2400      	movs	r4, #0
                                /* Setup the highest priority waiting thread.  */
                                mutex_ptr -> tx_mutex_highest_priority_waiting =  (UINT) TX_MAX_PRIORITIES;
                            }

                            /* Determine how many mutexes are owned by this thread.  */
                            owned_count =  thread_ptr -> tx_thread_owned_mutex_count;
 800896c:	f8d7 20a0 	ldr.w	r2, [r7, #160]	; 0xa0

                            /* Determine if this thread owns any other mutexes that have priority inheritance.  */
                            if (owned_count == ((UINT) 0))
 8008970:	2a00      	cmp	r2, #0
 8008972:	d167      	bne.n	8008a44 <_tx_mutex_put+0x140>
                            {

                                /* The owned mutex list is empty.  Add mutex to empty list.  */
                                thread_ptr -> tx_thread_owned_mutex_list =     mutex_ptr;
 8008974:	f8c7 50a4 	str.w	r5, [r7, #164]	; 0xa4
                                mutex_ptr -> tx_mutex_owned_next =             mutex_ptr;
                                mutex_ptr -> tx_mutex_owned_previous =         mutex_ptr;
 8008978:	e9c5 550b 	strd	r5, r5, [r5, #44]	; 0x2c
                                mutex_ptr -> tx_mutex_owned_previous =   previous_mutex;
                                mutex_ptr -> tx_mutex_owned_next =       next_mutex;
                            }

                            /* Increment the number of mutexes owned counter.  */
                            thread_ptr -> tx_thread_owned_mutex_count =  owned_count + ((UINT) 1);
 800897c:	3201      	adds	r2, #1
                            mutex_ptr -> tx_mutex_owner =            thread_ptr;

                            /* Remove the suspended thread from the list.  */

                            /* Decrement the suspension count.  */
                            mutex_ptr -> tx_mutex_suspended_count--;
 800897e:	3b01      	subs	r3, #1
                            mutex_ptr -> tx_mutex_ownership_count =  (UINT) 1;
 8008980:	2101      	movs	r1, #1
                            thread_ptr -> tx_thread_owned_mutex_count =  owned_count + ((UINT) 1);
 8008982:	f8c7 20a0 	str.w	r2, [r7, #160]	; 0xa0
                            mutex_ptr -> tx_mutex_suspended_count--;
 8008986:	61eb      	str	r3, [r5, #28]
                            mutex_ptr -> tx_mutex_ownership_count =  (UINT) 1;
 8008988:	e9c5 1702 	strd	r1, r7, [r5, #8]
                
                            /* Pickup the suspended count.  */
                            suspended_count =  mutex_ptr -> tx_mutex_suspended_count;

                            /* See if this is the only suspended thread on the list.  */
                            if (suspended_count == TX_NO_SUSPENSIONS)
 800898c:	2b00      	cmp	r3, #0
 800898e:	d153      	bne.n	8008a38 <_tx_mutex_put+0x134>
                            {

                                /* Yes, the only suspended thread.  */
    
                                /* Update the head pointer.  */
                                mutex_ptr -> tx_mutex_suspension_list =  TX_NULL;
 8008990:	61ab      	str	r3, [r5, #24]
                            /* Restore interrupts.  */
                            TX_RESTORE
#else

                            /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 8008992:	6833      	ldr	r3, [r6, #0]
                            thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 8008994:	2200      	movs	r2, #0
                            _tx_thread_preempt_disable++;
 8008996:	3301      	adds	r3, #1
                            thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 8008998:	66ba      	str	r2, [r7, #104]	; 0x68
                            thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 800899a:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
                            _tx_thread_preempt_disable++;
 800899e:	6033      	str	r3, [r6, #0]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 80089a0:	f38c 8810 	msr	PRIMASK, ip

                            /* Restore interrupts.  */
                            TX_RESTORE

                            /* Determine if priority inheritance is enabled for this mutex.  */
                            if (mutex_ptr -> tx_mutex_inherit == TX_TRUE)
 80089a4:	692b      	ldr	r3, [r5, #16]
 80089a6:	2b01      	cmp	r3, #1
 80089a8:	f000 8097 	beq.w	8008ada <_tx_mutex_put+0x1d6>
                                    _tx_mutex_priority_change(old_owner, old_priority);
                                }
                            }

                            /* Resume thread.  */
                            _tx_thread_system_resume(thread_ptr);
 80089ac:	4638      	mov	r0, r7
 80089ae:	f000 fa69 	bl	8008e84 <_tx_thread_system_resume>
#endif
                     
                            /* Return a successful status.  */
                            status =  TX_SUCCESS;
 80089b2:	2000      	movs	r0, #0
        status =  TX_NOT_OWNED;
    }

    /* Return the completion status.  */
    return(status);
}
 80089b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80089b8:	f384 8810 	msr	PRIMASK, r4
                status =  TX_SUCCESS;
 80089bc:	2000      	movs	r0, #0
}
 80089be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80089c2:	f384 8810 	msr	PRIMASK, r4
        status =  TX_NOT_OWNED;
 80089c6:	201e      	movs	r0, #30
}
 80089c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
                        if (thread_ptr -> tx_thread_owned_mutex_list == mutex_ptr)
 80089cc:	f8d3 50a4 	ldr.w	r5, [r3, #164]	; 0xa4
                        previous_mutex =                         mutex_ptr -> tx_mutex_owned_previous;
 80089d0:	e9d0 210b 	ldrd	r2, r1, [r0, #44]	; 0x2c
                        if (thread_ptr -> tx_thread_owned_mutex_list == mutex_ptr)
 80089d4:	4285      	cmp	r5, r0
                        next_mutex -> tx_mutex_owned_previous =  previous_mutex;
 80089d6:	6311      	str	r1, [r2, #48]	; 0x30
                        previous_mutex -> tx_mutex_owned_next =  next_mutex;
 80089d8:	62ca      	str	r2, [r1, #44]	; 0x2c
                        if (thread_ptr -> tx_thread_owned_mutex_list == mutex_ptr)
 80089da:	d1b4      	bne.n	8008946 <_tx_mutex_put+0x42>
 80089dc:	e7b1      	b.n	8008942 <_tx_mutex_put+0x3e>
                            inheritance_priority =  ((UINT) TX_MAX_PRIORITIES);
 80089de:	2420      	movs	r4, #32
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 80089e0:	f3ef 8c10 	mrs	ip, PRIMASK
    __asm__ volatile (" CPSID i" : : : "memory" );
 80089e4:	b672      	cpsid	i
                            _tx_thread_preempt_disable--;
 80089e6:	6832      	ldr	r2, [r6, #0]
 80089e8:	45a0      	cmp	r8, r4
                            thread_ptr -> tx_thread_inherit_priority =  inheritance_priority;
 80089ea:	f8c3 409c 	str.w	r4, [r3, #156]	; 0x9c
                        if (mutex_ptr -> tx_mutex_suspended_count > ((UINT) 1))
 80089ee:	69eb      	ldr	r3, [r5, #28]
 80089f0:	bf28      	it	cs
 80089f2:	46a0      	movcs	r8, r4
                            _tx_thread_preempt_disable--;
 80089f4:	3a01      	subs	r2, #1
                        if (mutex_ptr -> tx_mutex_suspended_count > ((UINT) 1))
 80089f6:	2b01      	cmp	r3, #1
                            _tx_thread_preempt_disable--;
 80089f8:	6032      	str	r2, [r6, #0]
                        if (mutex_ptr -> tx_mutex_suspended_count > ((UINT) 1))
 80089fa:	d969      	bls.n	8008ad0 <_tx_mutex_put+0x1cc>
                            if (mutex_ptr -> tx_mutex_inherit == TX_TRUE)
 80089fc:	692a      	ldr	r2, [r5, #16]
 80089fe:	2a01      	cmp	r2, #1
 8008a00:	d176      	bne.n	8008af0 <_tx_mutex_put+0x1ec>
                                _tx_thread_preempt_disable++;
 8008a02:	6833      	ldr	r3, [r6, #0]
 8008a04:	3301      	adds	r3, #1
 8008a06:	6033      	str	r3, [r6, #0]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8008a08:	f38c 8810 	msr	PRIMASK, ip
                                _tx_mutex_prioritize(mutex_ptr);
 8008a0c:	4628      	mov	r0, r5
 8008a0e:	f001 f83f 	bl	8009a90 <_tx_mutex_prioritize>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8008a12:	f3ef 8c10 	mrs	ip, PRIMASK
    __asm__ volatile (" CPSID i" : : : "memory" );
 8008a16:	b672      	cpsid	i
                                _tx_thread_preempt_disable--;
 8008a18:	6833      	ldr	r3, [r6, #0]
 8008a1a:	69af      	ldr	r7, [r5, #24]
 8008a1c:	3b01      	subs	r3, #1
 8008a1e:	6033      	str	r3, [r6, #0]
                        if (mutex_ptr -> tx_mutex_suspension_list == TX_NULL)
 8008a20:	2f00      	cmp	r7, #0
 8008a22:	d039      	beq.n	8008a98 <_tx_mutex_put+0x194>
                            if (mutex_ptr -> tx_mutex_inherit == TX_TRUE)
 8008a24:	692b      	ldr	r3, [r5, #16]
 8008a26:	2b01      	cmp	r3, #1
 8008a28:	d154      	bne.n	8008ad4 <_tx_mutex_put+0x1d0>
                                mutex_ptr -> tx_mutex_original_priority =   thread_ptr -> tx_thread_priority;
 8008a2a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
                                mutex_ptr -> tx_mutex_highest_priority_waiting =  (UINT) TX_MAX_PRIORITIES;
 8008a2c:	2320      	movs	r3, #32
                                old_owner =  mutex_ptr -> tx_mutex_owner;
 8008a2e:	68ec      	ldr	r4, [r5, #12]
                                mutex_ptr -> tx_mutex_highest_priority_waiting =  (UINT) TX_MAX_PRIORITIES;
 8008a30:	62ab      	str	r3, [r5, #40]	; 0x28
                                mutex_ptr -> tx_mutex_original_priority =   thread_ptr -> tx_thread_priority;
 8008a32:	616a      	str	r2, [r5, #20]
 8008a34:	69eb      	ldr	r3, [r5, #28]
 8008a36:	e799      	b.n	800896c <_tx_mutex_put+0x68>
                                previous_thread =                              thread_ptr -> tx_thread_suspended_previous;
 8008a38:	e9d7 321c 	ldrd	r3, r2, [r7, #112]	; 0x70
                                mutex_ptr -> tx_mutex_suspension_list =        next_thread;
 8008a3c:	61ab      	str	r3, [r5, #24]
                                next_thread -> tx_thread_suspended_previous =  previous_thread;
 8008a3e:	675a      	str	r2, [r3, #116]	; 0x74
                                previous_thread -> tx_thread_suspended_next =  next_thread;
 8008a40:	6713      	str	r3, [r2, #112]	; 0x70
 8008a42:	e7a6      	b.n	8008992 <_tx_mutex_put+0x8e>
                                next_mutex =                            thread_ptr -> tx_thread_owned_mutex_list;
 8008a44:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
                                previous_mutex =                        next_mutex -> tx_mutex_owned_previous;
 8008a48:	6b08      	ldr	r0, [r1, #48]	; 0x30
                                next_mutex -> tx_mutex_owned_previous =  mutex_ptr;
 8008a4a:	630d      	str	r5, [r1, #48]	; 0x30
                                previous_mutex -> tx_mutex_owned_next =  mutex_ptr;
 8008a4c:	62c5      	str	r5, [r0, #44]	; 0x2c
                                mutex_ptr -> tx_mutex_owned_next =       next_mutex;
 8008a4e:	e9c5 100b 	strd	r1, r0, [r5, #44]	; 0x2c
 8008a52:	e793      	b.n	800897c <_tx_mutex_put+0x78>
                        if (mutex_ptr -> tx_mutex_inherit == TX_FALSE)
 8008a54:	2a00      	cmp	r2, #0
 8008a56:	f47f af7b 	bne.w	8008950 <_tx_mutex_put+0x4c>
                            mutex_ptr -> tx_mutex_owner =  TX_NULL;
 8008a5a:	60c2      	str	r2, [r0, #12]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8008a5c:	f384 8810 	msr	PRIMASK, r4
                            status =  TX_SUCCESS;
 8008a60:	4610      	mov	r0, r2
 8008a62:	e7ac      	b.n	80089be <_tx_mutex_put+0xba>
                            _tx_thread_preempt_disable++;
 8008a64:	4e2b      	ldr	r6, [pc, #172]	; (8008b14 <_tx_mutex_put+0x210>)
 8008a66:	6832      	ldr	r2, [r6, #0]
 8008a68:	3201      	adds	r2, #1
 8008a6a:	6032      	str	r2, [r6, #0]
 8008a6c:	f384 8810 	msr	PRIMASK, r4
                            next_mutex =  thread_ptr -> tx_thread_owned_mutex_list;
 8008a70:	f8d3 10a4 	ldr.w	r1, [r3, #164]	; 0xa4
                            while (next_mutex != TX_NULL)
 8008a74:	2900      	cmp	r1, #0
 8008a76:	d0b2      	beq.n	80089de <_tx_mutex_put+0xda>
 8008a78:	460a      	mov	r2, r1
                            inheritance_priority =  ((UINT) TX_MAX_PRIORITIES);
 8008a7a:	2420      	movs	r4, #32
 8008a7c:	e001      	b.n	8008a82 <_tx_mutex_put+0x17e>
                            while (next_mutex != TX_NULL)
 8008a7e:	2a00      	cmp	r2, #0
 8008a80:	d0ae      	beq.n	80089e0 <_tx_mutex_put+0xdc>
                                if (next_mutex -> tx_mutex_inherit == TX_TRUE)
 8008a82:	6910      	ldr	r0, [r2, #16]
 8008a84:	2801      	cmp	r0, #1
 8008a86:	d103      	bne.n	8008a90 <_tx_mutex_put+0x18c>
 8008a88:	6a90      	ldr	r0, [r2, #40]	; 0x28
 8008a8a:	4284      	cmp	r4, r0
 8008a8c:	bf28      	it	cs
 8008a8e:	4604      	movcs	r4, r0
                                next_mutex =  next_mutex -> tx_mutex_owned_next;
 8008a90:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
                                if (next_mutex == thread_ptr -> tx_thread_owned_mutex_list)
 8008a92:	4291      	cmp	r1, r2
 8008a94:	d1f3      	bne.n	8008a7e <_tx_mutex_put+0x17a>
 8008a96:	e7a3      	b.n	80089e0 <_tx_mutex_put+0xdc>
                            _tx_thread_preempt_disable++;
 8008a98:	6833      	ldr	r3, [r6, #0]
 8008a9a:	3301      	adds	r3, #1
 8008a9c:	6033      	str	r3, [r6, #0]
 8008a9e:	f38c 8810 	msr	PRIMASK, ip
                            if ((mutex_ptr -> tx_mutex_owner) -> tx_thread_priority != old_priority)
 8008aa2:	68e8      	ldr	r0, [r5, #12]
                            mutex_ptr -> tx_mutex_highest_priority_waiting =  (UINT) TX_MAX_PRIORITIES;
 8008aa4:	2220      	movs	r2, #32
                            if ((mutex_ptr -> tx_mutex_owner) -> tx_thread_priority != old_priority)
 8008aa6:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
                            mutex_ptr -> tx_mutex_highest_priority_waiting =  (UINT) TX_MAX_PRIORITIES;
 8008aa8:	62aa      	str	r2, [r5, #40]	; 0x28
                            if ((mutex_ptr -> tx_mutex_owner) -> tx_thread_priority != old_priority)
 8008aaa:	4543      	cmp	r3, r8
 8008aac:	d002      	beq.n	8008ab4 <_tx_mutex_put+0x1b0>
                                _tx_mutex_priority_change(mutex_ptr -> tx_mutex_owner, old_priority);
 8008aae:	4641      	mov	r1, r8
 8008ab0:	f7ff fec0 	bl	8008834 <_tx_mutex_priority_change>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8008ab4:	f3ef 8210 	mrs	r2, PRIMASK
    __asm__ volatile (" CPSID i" : : : "memory" );
 8008ab8:	b672      	cpsid	i
                            _tx_thread_preempt_disable--;
 8008aba:	6833      	ldr	r3, [r6, #0]
                            mutex_ptr -> tx_mutex_owner =  TX_NULL;
 8008abc:	2400      	movs	r4, #0
                            _tx_thread_preempt_disable--;
 8008abe:	3b01      	subs	r3, #1
                            mutex_ptr -> tx_mutex_owner =  TX_NULL;
 8008ac0:	60ec      	str	r4, [r5, #12]
                            _tx_thread_preempt_disable--;
 8008ac2:	6033      	str	r3, [r6, #0]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8008ac4:	f382 8810 	msr	PRIMASK, r2
                            _tx_thread_system_preempt_check();
 8008ac8:	f000 f9be 	bl	8008e48 <_tx_thread_system_preempt_check>
                            status =  TX_SUCCESS;
 8008acc:	4620      	mov	r0, r4
 8008ace:	e776      	b.n	80089be <_tx_mutex_put+0xba>
 8008ad0:	69af      	ldr	r7, [r5, #24]
 8008ad2:	e7a5      	b.n	8008a20 <_tx_mutex_put+0x11c>
                        old_owner =      TX_NULL;
 8008ad4:	2400      	movs	r4, #0
 8008ad6:	69eb      	ldr	r3, [r5, #28]
 8008ad8:	e748      	b.n	800896c <_tx_mutex_put+0x68>
                                if (mutex_ptr -> tx_mutex_suspended_count != TX_NO_SUSPENSIONS)
 8008ada:	69eb      	ldr	r3, [r5, #28]
 8008adc:	b953      	cbnz	r3, 8008af4 <_tx_mutex_put+0x1f0>
                                if (old_owner -> tx_thread_priority != old_priority)
 8008ade:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8008ae0:	4543      	cmp	r3, r8
 8008ae2:	f43f af63 	beq.w	80089ac <_tx_mutex_put+0xa8>
                                    _tx_mutex_priority_change(old_owner, old_priority);
 8008ae6:	4641      	mov	r1, r8
 8008ae8:	4620      	mov	r0, r4
 8008aea:	f7ff fea3 	bl	8008834 <_tx_mutex_priority_change>
 8008aee:	e75d      	b.n	80089ac <_tx_mutex_put+0xa8>
 8008af0:	69af      	ldr	r7, [r5, #24]
 8008af2:	e737      	b.n	8008964 <_tx_mutex_put+0x60>
                                    _tx_mutex_prioritize(mutex_ptr);
 8008af4:	4628      	mov	r0, r5
 8008af6:	f000 ffcb 	bl	8009a90 <_tx_mutex_prioritize>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8008afa:	f3ef 8210 	mrs	r2, PRIMASK
    __asm__ volatile (" CPSID i" : : : "memory" );
 8008afe:	b672      	cpsid	i
                                    suspended_thread =  mutex_ptr -> tx_mutex_suspension_list;
 8008b00:	69ab      	ldr	r3, [r5, #24]
                                    if (suspended_thread != TX_NULL)
 8008b02:	b10b      	cbz	r3, 8008b08 <_tx_mutex_put+0x204>
                                        mutex_ptr -> tx_mutex_highest_priority_waiting =  suspended_thread -> tx_thread_priority;
 8008b04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008b06:	62ab      	str	r3, [r5, #40]	; 0x28
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8008b08:	f382 8810 	msr	PRIMASK, r2
 8008b0c:	e7e7      	b.n	8008ade <_tx_mutex_put+0x1da>
 8008b0e:	bf00      	nop
 8008b10:	20002dbc 	.word	0x20002dbc
 8008b14:	20002db8 	.word	0x20002db8

08008b18 <_tx_thread_create>:
/*                                                                        */
/**************************************************************************/
UINT _tx_thread_create(TX_THREAD* thread_ptr, CHAR* name_ptr, VOID (*entry_function)(ULONG id),
		ULONG entry_input, VOID* stack_start, ULONG stack_size, UINT priority,
		UINT preempt_threshold, ULONG time_slice, UINT auto_start)
{
 8008b18:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b1c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8008b1e:	4604      	mov	r4, r0
 8008b20:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8008b22:	468b      	mov	fp, r1
 8008b24:	4692      	mov	sl, r2
#endif

#ifndef TX_DISABLE_STACK_FILLING
	/* Set the thread stack to a pattern prior to creating the initial stack frame.
	 * This pattern is used by the stack checking routines to see how much has been used. */
	TX_MEMSET(stack_start, ((UCHAR) TX_STACK_FILL), stack_size);
 8008b26:	4630      	mov	r0, r6
 8008b28:	462a      	mov	r2, r5
 8008b2a:	21ef      	movs	r1, #239	; 0xef
{
 8008b2c:	4698      	mov	r8, r3
 8008b2e:	f8dd 9030 	ldr.w	r9, [sp, #48]	; 0x30
	TX_MEMSET(stack_start, ((UCHAR) TX_STACK_FILL), stack_size);
 8008b32:	f001 fb1e 	bl	800a172 <memset>
#endif

	/* Prepare the thread control block prior to placing it on the created list. */

	/* Initialize thread control block to all zeros. */
	TX_MEMSET(thread_ptr, 0, (sizeof(TX_THREAD)));
 8008b36:	4620      	mov	r0, r4
 8008b38:	22c8      	movs	r2, #200	; 0xc8
 8008b3a:	2100      	movs	r1, #0
 8008b3c:	f001 fb19 	bl	800a172 <memset>
	thread_ptr->tx_thread_entry_parameter = entry_input;
	thread_ptr->tx_thread_stack_start = stack_start;
	thread_ptr->tx_thread_stack_size = stack_size;
	thread_ptr->tx_thread_priority = priority;
	thread_ptr->tx_thread_user_priority = priority;
	thread_ptr->tx_thread_time_slice = time_slice;
 8008b40:	9b0e      	ldr	r3, [sp, #56]	; 0x38
	thread_ptr->tx_thread_new_time_slice = time_slice;
	thread_ptr->tx_thread_inherit_priority = ((UINT) TX_MAX_PRIORITIES);

	/* Calculate the end of the thread's stack area. */
	temp_ptr = TX_VOID_TO_UCHAR_POINTER_CONVERT(stack_start);
	temp_ptr = (TX_UCHAR_POINTER_ADD(temp_ptr, (stack_size - ((ULONG ) 1))));
 8008b42:	1e6a      	subs	r2, r5, #1
	thread_ptr->tx_thread_inherit_priority = ((UINT) TX_MAX_PRIORITIES);
 8008b44:	f04f 0c20 	mov.w	ip, #32
        thread_ptr -> tx_thread_user_preempt_threshold =  priority;
    }
#endif

	/* Now fill in the values that are required for thread initialization. */
	thread_ptr->tx_thread_state = TX_SUSPENDED;
 8008b48:	2103      	movs	r1, #3

	/* Setup the necessary fields in the thread timer block. */
	TX_THREAD_CREATE_TIMEOUT_SETUP(thread_ptr)
 8008b4a:	4f36      	ldr	r7, [pc, #216]	; (8008c24 <_tx_thread_create+0x10c>)
	temp_ptr = (TX_UCHAR_POINTER_ADD(temp_ptr, (stack_size - ((ULONG ) 1))));
 8008b4c:	4432      	add	r2, r6
	thread_ptr->tx_thread_name = name_ptr;
 8008b4e:	f8c4 b028 	str.w	fp, [r4, #40]	; 0x28
	thread_ptr->tx_thread_state = TX_SUSPENDED;
 8008b52:	6321      	str	r1, [r4, #48]	; 0x30
	TX_THREAD_CREATE_INTERNAL_EXTENSION(thread_ptr)

	/* Call the target specific stack frame building routine to build the 
	 thread's initial stack and to setup the actual stack pointer in the
	 control block. */
	_tx_thread_stack_build(thread_ptr, _tx_thread_shell_entry);
 8008b54:	4620      	mov	r0, r4
	thread_ptr->tx_thread_stack_start = stack_start;
 8008b56:	60e6      	str	r6, [r4, #12]
	thread_ptr->tx_thread_priority = priority;
 8008b58:	f8c4 902c 	str.w	r9, [r4, #44]	; 0x2c
	thread_ptr->tx_thread_user_priority = priority;
 8008b5c:	f8c4 9094 	str.w	r9, [r4, #148]	; 0x94
	TX_THREAD_CREATE_TIMEOUT_SETUP(thread_ptr)
 8008b60:	65a4      	str	r4, [r4, #88]	; 0x58
	thread_ptr->tx_thread_inherit_priority = ((UINT) TX_MAX_PRIORITIES);
 8008b62:	f8c4 c09c 	str.w	ip, [r4, #156]	; 0x9c
	TX_THREAD_CREATE_TIMEOUT_SETUP(thread_ptr)
 8008b66:	6567      	str	r7, [r4, #84]	; 0x54
	_tx_thread_stack_build(thread_ptr, _tx_thread_shell_entry);
 8008b68:	492f      	ldr	r1, [pc, #188]	; (8008c28 <_tx_thread_create+0x110>)
	thread_ptr->tx_thread_new_time_slice = time_slice;
 8008b6a:	e9c4 3306 	strd	r3, r3, [r4, #24]
	thread_ptr->tx_thread_preempt_threshold = preempt_threshold;
 8008b6e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
	thread_ptr->tx_thread_entry_parameter = entry_input;
 8008b70:	e9c4 a811 	strd	sl, r8, [r4, #68]	; 0x44
	thread_ptr->tx_thread_stack_end = TX_UCHAR_TO_VOID_POINTER_CONVERT(temp_ptr);
 8008b74:	e9c4 2504 	strd	r2, r5, [r4, #16]
	thread_ptr->tx_thread_preempt_threshold = preempt_threshold;
 8008b78:	63e3      	str	r3, [r4, #60]	; 0x3c
	thread_ptr->tx_thread_user_preempt_threshold = preempt_threshold;
 8008b7a:	f8c4 3098 	str.w	r3, [r4, #152]	; 0x98
	_tx_thread_stack_build(thread_ptr, _tx_thread_shell_entry);
 8008b7e:	f7f7 fbf7 	bl	8000370 <_tx_thread_stack_build>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8008b82:	f3ef 8510 	mrs	r5, PRIMASK
    __asm__ volatile (" CPSID i" : : : "memory" );
 8008b86:	b672      	cpsid	i
	/* Load the thread ID field in the thread control block. */
	thread_ptr->tx_thread_id = TX_THREAD_ID;

	/* Place the thread on the list of created threads.  First,
	 check for an empty list. */
	if (_tx_thread_created_count == TX_EMPTY)
 8008b88:	4828      	ldr	r0, [pc, #160]	; (8008c2c <_tx_thread_create+0x114>)
	thread_ptr->tx_thread_id = TX_THREAD_ID;
 8008b8a:	4a29      	ldr	r2, [pc, #164]	; (8008c30 <_tx_thread_create+0x118>)
	if (_tx_thread_created_count == TX_EMPTY)
 8008b8c:	6803      	ldr	r3, [r0, #0]
	thread_ptr->tx_thread_id = TX_THREAD_ID;
 8008b8e:	6022      	str	r2, [r4, #0]
	{
		/* The created thread list is empty.  Add thread to empty list. */
		_tx_thread_created_ptr = thread_ptr;
 8008b90:	4a28      	ldr	r2, [pc, #160]	; (8008c34 <_tx_thread_create+0x11c>)
	if (_tx_thread_created_count == TX_EMPTY)
 8008b92:	b9db      	cbnz	r3, 8008bcc <_tx_thread_create+0xb4>
		_tx_thread_created_ptr = thread_ptr;
 8008b94:	6014      	str	r4, [r2, #0]
		thread_ptr->tx_thread_created_next = thread_ptr;
		thread_ptr->tx_thread_created_previous = thread_ptr;
 8008b96:	e9c4 4422 	strd	r4, r4, [r4, #136]	; 0x88
	/* Log this kernel call. */
	TX_EL_THREAD_CREATE_INSERT

#ifndef TX_NOT_INTERRUPTABLE
	/* Temporarily disable preemption. */
	_tx_thread_preempt_disable++;
 8008b9a:	4927      	ldr	r1, [pc, #156]	; (8008c38 <_tx_thread_create+0x120>)
	_tx_thread_created_count++;
 8008b9c:	3301      	adds	r3, #1
	_tx_thread_preempt_disable++;
 8008b9e:	680a      	ldr	r2, [r1, #0]
	_tx_thread_created_count++;
 8008ba0:	6003      	str	r3, [r0, #0]
#endif

	/* Determine if an automatic start was requested. If so, call the resume thread function
	 * and then check for a preemption condition. */
	if (auto_start == TX_AUTO_START)
 8008ba2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
	_tx_thread_preempt_disable++;
 8008ba4:	3201      	adds	r2, #1
	if (auto_start == TX_AUTO_START)
 8008ba6:	2b01      	cmp	r3, #1
	_tx_thread_preempt_disable++;
 8008ba8:	600a      	str	r2, [r1, #0]
	if (auto_start == TX_AUTO_START)
 8008baa:	d12a      	bne.n	8008c02 <_tx_thread_create+0xea>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8008bac:	f3ef 8205 	mrs	r2, IPSR
	{
		/* Determine if the create call is being called from initialization. */
		if (TX_THREAD_GET_SYSTEM_STATE() >= TX_INITIALIZE_IN_PROGRESS)
 8008bb0:	4b22      	ldr	r3, [pc, #136]	; (8008c3c <_tx_thread_create+0x124>)
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	4313      	orrs	r3, r2
 8008bb6:	f1b3 3ff0 	cmp.w	r3, #4042322160	; 0xf0f0f0f0
 8008bba:	d211      	bcs.n	8008be0 <_tx_thread_create+0xc8>
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8008bbc:	f385 8810 	msr	PRIMASK, r5

		/* Perform any additional activities for tool or user purpose. */
		TX_THREAD_CREATE_EXTENSION(thread_ptr)

		/* Call the resume thread function to make this thread ready. */
		_tx_thread_system_resume(thread_ptr);
 8008bc0:	4620      	mov	r0, r4
 8008bc2:	f000 f95f 	bl	8008e84 <_tx_thread_system_resume>
#endif
	}

	/* Always return a success. */
	return (TX_SUCCESS);
}
 8008bc6:	2000      	movs	r0, #0
 8008bc8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
		next_thread = _tx_thread_created_ptr;
 8008bcc:	6812      	ldr	r2, [r2, #0]
		previous_thread = next_thread->tx_thread_created_previous;
 8008bce:	f8d2 108c 	ldr.w	r1, [r2, #140]	; 0x8c
		next_thread->tx_thread_created_previous = thread_ptr;
 8008bd2:	f8c2 408c 	str.w	r4, [r2, #140]	; 0x8c
		previous_thread->tx_thread_created_next = thread_ptr;
 8008bd6:	f8c1 4088 	str.w	r4, [r1, #136]	; 0x88
		thread_ptr->tx_thread_created_next = next_thread;
 8008bda:	e9c4 2122 	strd	r2, r1, [r4, #136]	; 0x88
 8008bde:	e7dc      	b.n	8008b9a <_tx_thread_create+0x82>
			saved_thread_ptr = _tx_thread_execute_ptr;
 8008be0:	4b17      	ldr	r3, [pc, #92]	; (8008c40 <_tx_thread_create+0x128>)
 8008be2:	681e      	ldr	r6, [r3, #0]
			if (saved_thread_ptr != TX_NULL)
 8008be4:	b1e6      	cbz	r6, 8008c20 <_tx_thread_create+0x108>
				saved_thread_ptr->tx_thread_preempt_threshold =
 8008be6:	6af3      	ldr	r3, [r6, #44]	; 0x2c
				saved_threshold = saved_thread_ptr->tx_thread_preempt_threshold;
 8008be8:	6bf7      	ldr	r7, [r6, #60]	; 0x3c
				saved_thread_ptr->tx_thread_preempt_threshold =
 8008bea:	63f3      	str	r3, [r6, #60]	; 0x3c
 8008bec:	f385 8810 	msr	PRIMASK, r5
		_tx_thread_system_resume(thread_ptr);
 8008bf0:	4620      	mov	r0, r4
 8008bf2:	f000 f947 	bl	8008e84 <_tx_thread_system_resume>
		if (saved_thread_ptr != TX_NULL)
 8008bf6:	2e00      	cmp	r6, #0
 8008bf8:	d0e5      	beq.n	8008bc6 <_tx_thread_create+0xae>
			saved_thread_ptr->tx_thread_preempt_threshold = saved_threshold;
 8008bfa:	63f7      	str	r7, [r6, #60]	; 0x3c
}
 8008bfc:	2000      	movs	r0, #0
 8008bfe:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c02:	f385 8810 	msr	PRIMASK, r5
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8008c06:	f3ef 8210 	mrs	r2, PRIMASK
    __asm__ volatile (" CPSID i" : : : "memory" );
 8008c0a:	b672      	cpsid	i
		_tx_thread_preempt_disable--;
 8008c0c:	680b      	ldr	r3, [r1, #0]
 8008c0e:	3b01      	subs	r3, #1
 8008c10:	600b      	str	r3, [r1, #0]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8008c12:	f382 8810 	msr	PRIMASK, r2
		_tx_thread_system_preempt_check();
 8008c16:	f000 f917 	bl	8008e48 <_tx_thread_system_preempt_check>
}
 8008c1a:	2000      	movs	r0, #0
 8008c1c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	UINT saved_threshold = ((UINT)0);
 8008c20:	4637      	mov	r7, r6
 8008c22:	e7e3      	b.n	8008bec <_tx_thread_create+0xd4>
 8008c24:	08009119 	.word	0x08009119
 8008c28:	08008d75 	.word	0x08008d75
 8008c2c:	20002db0 	.word	0x20002db0
 8008c30:	54485244 	.word	0x54485244
 8008c34:	20002da8 	.word	0x20002da8
 8008c38:	20002db8 	.word	0x20002db8
 8008c3c:	2000019c 	.word	0x2000019c
 8008c40:	20002dc0 	.word	0x20002dc0

08008c44 <_tx_thread_identify>:
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8008c44:	f3ef 8310 	mrs	r3, PRIMASK
    __asm__ volatile (" CPSID i" : : : "memory" );
 8008c48:	b672      	cpsid	i

   /* Log this kernel call.  */
    TX_EL_THREAD_IDENTIFY_INSERT

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 8008c4a:	4a02      	ldr	r2, [pc, #8]	; (8008c54 <_tx_thread_identify+0x10>)
 8008c4c:	6810      	ldr	r0, [r2, #0]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8008c4e:	f383 8810 	msr	PRIMASK, r3
    /* Restore interrupts.  */
    TX_RESTORE

    /* Return the current thread pointer.  */
    return(thread_ptr);
}
 8008c52:	4770      	bx	lr
 8008c54:	20002dbc 	.word	0x20002dbc

08008c58 <_tx_thread_initialize>:
/*                                                                        */
/*  05-19-2020     William E. Lamie         Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
VOID _tx_thread_initialize(VOID)
{
 8008c58:	b538      	push	{r3, r4, r5, lr}
#ifndef TX_DISABLE_REDUNDANT_CLEARING
	/* Set current thread pointer to NULL. */
	TX_THREAD_SET_CURRENT(TX_NULL)

	/* Initialize the execute thread pointer to NULL. */
	_tx_thread_execute_ptr = TX_NULL;
 8008c5a:	480f      	ldr	r0, [pc, #60]	; (8008c98 <_tx_thread_initialize+0x40>)
	TX_THREAD_SET_CURRENT(TX_NULL)
 8008c5c:	2400      	movs	r4, #0

	/* Initialize the priority information. */
	TX_MEMSET(&_tx_thread_priority_maps[0], 0, (sizeof(_tx_thread_priority_maps)));
 8008c5e:	4b0f      	ldr	r3, [pc, #60]	; (8008c9c <_tx_thread_initialize+0x44>)
	TX_MEMSET(&_tx_thread_preempted_maps[0], 0, (sizeof(_tx_thread_preempted_maps)));
#endif
#endif
	/* Setup the highest priority variable to the max, indicating no thread is currently
	 ready. */
	_tx_thread_highest_priority = ((UINT) TX_MAX_PRIORITIES);
 8008c60:	2520      	movs	r5, #32
	_tx_thread_execute_ptr = TX_NULL;
 8008c62:	6004      	str	r4, [r0, #0]

#ifndef TX_DISABLE_REDUNDANT_CLEARING
	/* Initialize the array of priority head pointers. */
	TX_MEMSET(&_tx_thread_priority_list[0], 0, (sizeof(_tx_thread_priority_list)));
 8008c64:	4621      	mov	r1, r4
	TX_THREAD_SET_CURRENT(TX_NULL)
 8008c66:	4a0e      	ldr	r2, [pc, #56]	; (8008ca0 <_tx_thread_initialize+0x48>)
	TX_MEMSET(&_tx_thread_preempted_maps[0], 0, (sizeof(_tx_thread_preempted_maps)));
 8008c68:	480e      	ldr	r0, [pc, #56]	; (8008ca4 <_tx_thread_initialize+0x4c>)
	TX_MEMSET(&_tx_thread_priority_maps[0], 0, (sizeof(_tx_thread_priority_maps)));
 8008c6a:	601c      	str	r4, [r3, #0]
	_tx_thread_highest_priority = ((UINT) TX_MAX_PRIORITIES);
 8008c6c:	4b0e      	ldr	r3, [pc, #56]	; (8008ca8 <_tx_thread_initialize+0x50>)
	TX_THREAD_SET_CURRENT(TX_NULL)
 8008c6e:	6014      	str	r4, [r2, #0]
	TX_MEMSET(&_tx_thread_priority_list[0], 0, (sizeof(_tx_thread_priority_list)));
 8008c70:	2280      	movs	r2, #128	; 0x80
	TX_MEMSET(&_tx_thread_preempted_maps[0], 0, (sizeof(_tx_thread_preempted_maps)));
 8008c72:	6004      	str	r4, [r0, #0]
	TX_MEMSET(&_tx_thread_priority_list[0], 0, (sizeof(_tx_thread_priority_list)));
 8008c74:	480d      	ldr	r0, [pc, #52]	; (8008cac <_tx_thread_initialize+0x54>)
	_tx_thread_highest_priority = ((UINT) TX_MAX_PRIORITIES);
 8008c76:	601d      	str	r5, [r3, #0]
	TX_MEMSET(&_tx_thread_priority_list[0], 0, (sizeof(_tx_thread_priority_list)));
 8008c78:	f001 fa7b 	bl	800a172 <memset>
    TX_MEMSET(&_tx_thread_performance_execute_log[0], 0, (sizeof(_tx_thread_performance_execute_log)));
#endif
#endif

	/* Setup the build options flag. This is used to identify how the ThreadX library was constructed. */
	_tx_build_options = _tx_build_options | (((ULONG)(TX_MAX_PRIORITIES / 32)) << 24)
 8008c7c:	4a0c      	ldr	r2, [pc, #48]	; (8008cb0 <_tx_thread_initialize+0x58>)
	_tx_thread_created_ptr = TX_NULL;
 8008c7e:	490d      	ldr	r1, [pc, #52]	; (8008cb4 <_tx_thread_initialize+0x5c>)
#endif
#ifdef TX_ENABLE_EVENT_TRACE
                            | (((ULONG) 1) << 8)
#endif
#ifdef TX_ENABLE_EXECUTION_CHANGE_NOTIFY
			| (((ULONG)1) << 7)
 8008c80:	6810      	ldr	r0, [r2, #0]
 8008c82:	4b0d      	ldr	r3, [pc, #52]	; (8008cb8 <_tx_thread_initialize+0x60>)
	_tx_thread_created_ptr = TX_NULL;
 8008c84:	600c      	str	r4, [r1, #0]
			| (((ULONG)1) << 7)
 8008c86:	4303      	orrs	r3, r0
	_tx_thread_created_count = TX_EMPTY;
 8008c88:	4d0c      	ldr	r5, [pc, #48]	; (8008cbc <_tx_thread_initialize+0x64>)
	_tx_thread_preempt_disable = ((UINT)0);
 8008c8a:	480d      	ldr	r0, [pc, #52]	; (8008cc0 <_tx_thread_initialize+0x68>)
	_tx_thread_mutex_release = TX_NULL;
 8008c8c:	490d      	ldr	r1, [pc, #52]	; (8008cc4 <_tx_thread_initialize+0x6c>)
	_tx_thread_created_count = TX_EMPTY;
 8008c8e:	602c      	str	r4, [r5, #0]
	_tx_thread_preempt_disable = ((UINT)0);
 8008c90:	6004      	str	r4, [r0, #0]
	_tx_thread_mutex_release = TX_NULL;
 8008c92:	600c      	str	r4, [r1, #0]
	_tx_build_options = _tx_build_options | (((ULONG)(TX_MAX_PRIORITIES / 32)) << 24)
 8008c94:	6013      	str	r3, [r2, #0]
#endif
#if TX_PORT_SPECIFIC_BUILD_OPTIONS != 0
                            | TX_PORT_SPECIFIC_BUILD_OPTIONS
#endif
			;
}
 8008c96:	bd38      	pop	{r3, r4, r5, pc}
 8008c98:	20002dc0 	.word	0x20002dc0
 8008c9c:	20002da4 	.word	0x20002da4
 8008ca0:	20002dbc 	.word	0x20002dbc
 8008ca4:	20002dc8 	.word	0x20002dc8
 8008ca8:	20002dc4 	.word	0x20002dc4
 8008cac:	20002d20 	.word	0x20002d20
 8008cb0:	20002dac 	.word	0x20002dac
 8008cb4:	20002da8 	.word	0x20002da8
 8008cb8:	01000080 	.word	0x01000080
 8008cbc:	20002db0 	.word	0x20002db0
 8008cc0:	20002db8 	.word	0x20002db8
 8008cc4:	20002da0 	.word	0x20002da0

08008cc8 <_tx_thread_preemption_change>:
/*                                                                        */
/*  05-19-2020     William E. Lamie         Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _tx_thread_preemption_change(TX_THREAD *thread_ptr, UINT new_threshold, UINT *old_threshold)
{
 8008cc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8008cca:	f3ef 8410 	mrs	r4, PRIMASK
    __asm__ volatile (" CPSID i" : : : "memory" );
 8008cce:	b672      	cpsid	i

    /* Log this kernel call.  */
    TX_EL_THREAD_PREEMPTION_CHANGE_INSERT

    /* Determine if the new threshold is greater than the current user priority.  */
    if (new_threshold > thread_ptr -> tx_thread_user_priority)
 8008cd0:	f8d0 3094 	ldr.w	r3, [r0, #148]	; 0x94
 8008cd4:	428b      	cmp	r3, r1
 8008cd6:	d341      	bcc.n	8008d5c <_tx_thread_preemption_change+0x94>
    {

#ifndef TX_DISABLE_PREEMPTION_THRESHOLD

        /* Determine if the new threshold is the same as the priority.  */
        if (thread_ptr -> tx_thread_user_priority == new_threshold)
 8008cd8:	d017      	beq.n	8008d0a <_tx_thread_preemption_change+0x42>
            }
        }
#endif

        /* Return the user's preemption-threshold.   */
        *old_threshold =  thread_ptr -> tx_thread_user_preempt_threshold;
 8008cda:	f8d0 3098 	ldr.w	r3, [r0, #152]	; 0x98
            /* Update the actual preemption-threshold with the priority inheritance.  */
            thread_ptr -> tx_thread_preempt_threshold =  thread_ptr -> tx_thread_inherit_priority;
        }

        /* Is the thread priority less than the current highest priority?  If not, no preemption is required.  */
        if (_tx_thread_highest_priority < thread_ptr -> tx_thread_priority)
 8008cde:	4d21      	ldr	r5, [pc, #132]	; (8008d64 <_tx_thread_preemption_change+0x9c>)
        *old_threshold =  thread_ptr -> tx_thread_user_preempt_threshold;
 8008ce0:	6013      	str	r3, [r2, #0]
 8008ce2:	f8d0 309c 	ldr.w	r3, [r0, #156]	; 0x9c
        if (_tx_thread_highest_priority < thread_ptr -> tx_thread_priority)
 8008ce6:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 8008ce8:	428b      	cmp	r3, r1
 8008cea:	682d      	ldr	r5, [r5, #0]
        {

            /* Is the new thread preemption-threshold less than the current highest priority?  If not, no preemption is required.  */
            if (_tx_thread_highest_priority < new_threshold)
 8008cec:	4616      	mov	r6, r2
        thread_ptr -> tx_thread_user_preempt_threshold =  new_threshold;
 8008cee:	f8c0 1098 	str.w	r1, [r0, #152]	; 0x98
 8008cf2:	bf28      	it	cs
 8008cf4:	460b      	movcs	r3, r1
            if (_tx_thread_highest_priority < new_threshold)
 8008cf6:	428a      	cmp	r2, r1
 8008cf8:	bf28      	it	cs
 8008cfa:	460e      	movcs	r6, r1
 8008cfc:	63c3      	str	r3, [r0, #60]	; 0x3c
 8008cfe:	42b5      	cmp	r5, r6
 8008d00:	d312      	bcc.n	8008d28 <_tx_thread_preemption_change+0x60>
    status =  TX_SUCCESS;
 8008d02:	2000      	movs	r0, #0
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8008d04:	f384 8810 	msr	PRIMASK, r4
    /* Restore interrupts.  */
    TX_RESTORE
    
    /* Return completion status.  */
    return(status);
}
 8008d08:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
            if (_tx_thread_priority_list[thread_ptr -> tx_thread_priority] == thread_ptr)
 8008d0a:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8008d0c:	4d16      	ldr	r5, [pc, #88]	; (8008d68 <_tx_thread_preemption_change+0xa0>)
 8008d0e:	f855 5023 	ldr.w	r5, [r5, r3, lsl #2]
 8008d12:	4285      	cmp	r5, r0
 8008d14:	d1e1      	bne.n	8008cda <_tx_thread_preemption_change+0x12>
                _tx_thread_preempted_maps[MAP_INDEX] =  _tx_thread_preempted_maps[MAP_INDEX] & (~(priority_bit));
 8008d16:	4f15      	ldr	r7, [pc, #84]	; (8008d6c <_tx_thread_preemption_change+0xa4>)
                TX_MOD32_BIT_SET(thread_ptr -> tx_thread_priority, priority_bit)
 8008d18:	2601      	movs	r6, #1
                _tx_thread_preempted_maps[MAP_INDEX] =  _tx_thread_preempted_maps[MAP_INDEX] & (~(priority_bit));
 8008d1a:	683d      	ldr	r5, [r7, #0]
                TX_MOD32_BIT_SET(thread_ptr -> tx_thread_priority, priority_bit)
 8008d1c:	fa06 f303 	lsl.w	r3, r6, r3
                _tx_thread_preempted_maps[MAP_INDEX] =  _tx_thread_preempted_maps[MAP_INDEX] & (~(priority_bit));
 8008d20:	ea25 0503 	bic.w	r5, r5, r3
 8008d24:	603d      	str	r5, [r7, #0]
 8008d26:	e7d8      	b.n	8008cda <_tx_thread_preemption_change+0x12>
                if (_tx_thread_execute_ptr == thread_ptr)
 8008d28:	4911      	ldr	r1, [pc, #68]	; (8008d70 <_tx_thread_preemption_change+0xa8>)
 8008d2a:	680e      	ldr	r6, [r1, #0]
 8008d2c:	4286      	cmp	r6, r0
 8008d2e:	d1e8      	bne.n	8008d02 <_tx_thread_preemption_change+0x3a>
                    if (thread_ptr -> tx_thread_preempt_threshold != thread_ptr -> tx_thread_priority)
 8008d30:	429a      	cmp	r2, r3
 8008d32:	d006      	beq.n	8008d42 <_tx_thread_preemption_change+0x7a>
                        _tx_thread_preempted_maps[MAP_INDEX] =  _tx_thread_preempted_maps[MAP_INDEX] | priority_bit;
 8008d34:	4e0d      	ldr	r6, [pc, #52]	; (8008d6c <_tx_thread_preemption_change+0xa4>)
                        TX_MOD32_BIT_SET(thread_ptr -> tx_thread_priority, priority_bit)
 8008d36:	2001      	movs	r0, #1
                        _tx_thread_preempted_maps[MAP_INDEX] =  _tx_thread_preempted_maps[MAP_INDEX] | priority_bit;
 8008d38:	6833      	ldr	r3, [r6, #0]
                        TX_MOD32_BIT_SET(thread_ptr -> tx_thread_priority, priority_bit)
 8008d3a:	fa00 f202 	lsl.w	r2, r0, r2
                        _tx_thread_preempted_maps[MAP_INDEX] =  _tx_thread_preempted_maps[MAP_INDEX] | priority_bit;
 8008d3e:	4313      	orrs	r3, r2
 8008d40:	6033      	str	r3, [r6, #0]
                    _tx_thread_execute_ptr =  _tx_thread_priority_list[_tx_thread_highest_priority];
 8008d42:	4b09      	ldr	r3, [pc, #36]	; (8008d68 <_tx_thread_preemption_change+0xa0>)
 8008d44:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 8008d48:	600b      	str	r3, [r1, #0]
 8008d4a:	f384 8810 	msr	PRIMASK, r4
                    _tx_thread_system_preempt_check();
 8008d4e:	f000 f87b 	bl	8008e48 <_tx_thread_system_preempt_check>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8008d52:	f3ef 8410 	mrs	r4, PRIMASK
    __asm__ volatile (" CPSID i" : : : "memory" );
 8008d56:	b672      	cpsid	i
    status =  TX_SUCCESS;
 8008d58:	2000      	movs	r0, #0
 8008d5a:	e7d3      	b.n	8008d04 <_tx_thread_preemption_change+0x3c>
        status =  TX_THRESH_ERROR;
 8008d5c:	2018      	movs	r0, #24
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8008d5e:	f384 8810 	msr	PRIMASK, r4
}
 8008d62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008d64:	20002dc4 	.word	0x20002dc4
 8008d68:	20002d20 	.word	0x20002d20
 8008d6c:	20002dc8 	.word	0x20002dc8
 8008d70:	20002dc0 	.word	0x20002dc0

08008d74 <_tx_thread_shell_entry>:
VOID            (*entry_exit_notify)(TX_THREAD *notify_thread_ptr, UINT type);
#endif


    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 8008d74:	4b16      	ldr	r3, [pc, #88]	; (8008dd0 <_tx_thread_shell_entry+0x5c>)
{
 8008d76:	b570      	push	{r4, r5, r6, lr}
    TX_THREAD_GET_CURRENT(thread_ptr)
 8008d78:	681c      	ldr	r4, [r3, #0]
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8008d7a:	f3ef 8210 	mrs	r2, PRIMASK
    __asm__ volatile (" CPSID i" : : : "memory" );
 8008d7e:	b672      	cpsid	i

    /* Disable interrupts.  */
    TX_DISABLE

    /* Pickup the entry/exit application callback routine.  */
    entry_exit_notify =  thread_ptr -> tx_thread_entry_exit_notify;
 8008d80:	f8d4 30ac 	ldr.w	r3, [r4, #172]	; 0xac
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8008d84:	f382 8810 	msr	PRIMASK, r2

    /* Restore interrupts.  */
    TX_RESTORE

    /* Determine if an application callback routine is specified.  */
    if (entry_exit_notify != TX_NULL)
 8008d88:	b113      	cbz	r3, 8008d90 <_tx_thread_shell_entry+0x1c>
    {

        /* Yes, notify application that this thread has been entered!  */
        (entry_exit_notify)(thread_ptr, TX_THREAD_ENTRY);
 8008d8a:	2100      	movs	r1, #0
 8008d8c:	4620      	mov	r0, r4
 8008d8e:	4798      	blx	r3
    }
#endif

    /* Call current thread's entry function.  */
    (thread_ptr -> tx_thread_entry) (thread_ptr -> tx_thread_entry_parameter);
 8008d90:	e9d4 3011 	ldrd	r3, r0, [r4, #68]	; 0x44
 8008d94:	4798      	blx	r3

    /* Suspend thread with a "completed" state.  */

    /* Determine if the application is using mutexes.  */
    if (_tx_thread_mutex_release != TX_NULL)
 8008d96:	4b0f      	ldr	r3, [pc, #60]	; (8008dd4 <_tx_thread_shell_entry+0x60>)
 8008d98:	681b      	ldr	r3, [r3, #0]
 8008d9a:	b10b      	cbz	r3, 8008da0 <_tx_thread_shell_entry+0x2c>
    {

        /* Yes, call the mutex release function via a function pointer that 
           is setup during mutex initialization.  */
        (_tx_thread_mutex_release)(thread_ptr);
 8008d9c:	4620      	mov	r0, r4
 8008d9e:	4798      	blx	r3
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8008da0:	f3ef 8010 	mrs	r0, PRIMASK
    __asm__ volatile (" CPSID i" : : : "memory" );
 8008da4:	b672      	cpsid	i

    /* Setup for no timeout period.  */
    thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);

    /* Temporarily disable preemption.  */
    _tx_thread_preempt_disable++;
 8008da6:	4a0c      	ldr	r2, [pc, #48]	; (8008dd8 <_tx_thread_shell_entry+0x64>)
    thread_ptr -> tx_thread_state =  TX_COMPLETED;
 8008da8:	2101      	movs	r1, #1
    thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);
 8008daa:	2600      	movs	r6, #0
    entry_exit_notify =  thread_ptr -> tx_thread_entry_exit_notify;
 8008dac:	f8d4 50ac 	ldr.w	r5, [r4, #172]	; 0xac
    _tx_thread_preempt_disable++;
 8008db0:	6813      	ldr	r3, [r2, #0]
    thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);
 8008db2:	64e6      	str	r6, [r4, #76]	; 0x4c
    _tx_thread_preempt_disable++;
 8008db4:	440b      	add	r3, r1
    thread_ptr -> tx_thread_state =  TX_COMPLETED;
 8008db6:	6321      	str	r1, [r4, #48]	; 0x30
    thread_ptr -> tx_thread_suspending =  TX_TRUE;
 8008db8:	63a1      	str	r1, [r4, #56]	; 0x38
    _tx_thread_preempt_disable++;
 8008dba:	6013      	str	r3, [r2, #0]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8008dbc:	f380 8810 	msr	PRIMASK, r0
    TX_THREAD_COMPLETED_EXTENSION(thread_ptr)

#ifndef TX_DISABLE_NOTIFY_CALLBACKS

    /* Determine if an application callback routine is specified.  */
    if (entry_exit_notify != TX_NULL)
 8008dc0:	b10d      	cbz	r5, 8008dc6 <_tx_thread_shell_entry+0x52>
    {

        /* Yes, notify application that this thread has exited!  */
        (entry_exit_notify)(thread_ptr, TX_THREAD_EXIT);
 8008dc2:	4620      	mov	r0, r4
 8008dc4:	47a8      	blx	r5
    }
#endif

    /* Call actual thread suspension routine.  */
    _tx_thread_system_suspend(thread_ptr);
 8008dc6:	4620      	mov	r0, r4
#ifdef TX_SAFETY_CRITICAL

    /* If we ever get here, raise safety critical exception.  */
    TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, 0);
#endif
}
 8008dc8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    _tx_thread_system_suspend(thread_ptr);
 8008dcc:	f000 b8e0 	b.w	8008f90 <_tx_thread_system_suspend>
 8008dd0:	20002dbc 	.word	0x20002dbc
 8008dd4:	20002da0 	.word	0x20002da0
 8008dd8:	20002db8 	.word	0x20002db8

08008ddc <_tx_thread_sleep>:
/*                                                                        */
/*  05-19-2020     William E. Lamie         Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT _tx_thread_sleep(ULONG timer_ticks)
{
 8008ddc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8008dde:	f3ef 8210 	mrs	r2, PRIMASK
    __asm__ volatile (" CPSID i" : : : "memory" );
 8008de2:	b672      	cpsid	i

	/* Lockout interrupts while the thread is being resumed. */
	TX_DISABLE

	/* Pickup thread pointer. */
	TX_THREAD_GET_CURRENT(thread_ptr)
 8008de4:	4b14      	ldr	r3, [pc, #80]	; (8008e38 <_tx_thread_sleep+0x5c>)
 8008de6:	681c      	ldr	r4, [r3, #0]

	/* Determine if this is a legal request. */

	/* Is there a current thread?  */
	if (thread_ptr == TX_NULL)
 8008de8:	b1f4      	cbz	r4, 8008e28 <_tx_thread_sleep+0x4c>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8008dea:	f3ef 8305 	mrs	r3, IPSR

		/* Illegal caller of this service. */
		status = TX_CALLER_ERROR;
	}
	/* Is the caller an ISR or Initialization?  */
	else if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG)0))
 8008dee:	4913      	ldr	r1, [pc, #76]	; (8008e3c <_tx_thread_sleep+0x60>)
 8008df0:	6809      	ldr	r1, [r1, #0]
 8008df2:	430b      	orrs	r3, r1
 8008df4:	d118      	bne.n	8008e28 <_tx_thread_sleep+0x4c>
		/* Illegal caller of this service. */
		status = TX_CALLER_ERROR;
	}
#ifndef TX_TIMER_PROCESS_IN_ISR
	/* Is the caller the system timer thread?  */
	else if (thread_ptr == &_tx_timer_thread)
 8008df6:	4b12      	ldr	r3, [pc, #72]	; (8008e40 <_tx_thread_sleep+0x64>)
 8008df8:	429c      	cmp	r4, r3
 8008dfa:	d015      	beq.n	8008e28 <_tx_thread_sleep+0x4c>
		/* Illegal caller of this service. */
		status = TX_CALLER_ERROR;
	}
#endif
	/* Determine if the requested number of ticks is zero. */
	else if (timer_ticks == ((ULONG)0))
 8008dfc:	b1c0      	cbz	r0, 8008e30 <_tx_thread_sleep+0x54>
		status = TX_SUCCESS;
	}
	else
	{
		/* Determine if the preempt disable flag is non-zero. */
		if (_tx_thread_preempt_disable != ((UINT)0))
 8008dfe:	4b11      	ldr	r3, [pc, #68]	; (8008e44 <_tx_thread_sleep+0x68>)
 8008e00:	6819      	ldr	r1, [r3, #0]
 8008e02:	b989      	cbnz	r1, 8008e28 <_tx_thread_sleep+0x4c>

			/* Setup the timeout period. */
			thread_ptr->tx_thread_timer.tx_timer_internal_remaining_ticks = timer_ticks;

			/* Temporarily disable preemption. */
			_tx_thread_preempt_disable++;
 8008e04:	681d      	ldr	r5, [r3, #0]
			thread_ptr->tx_thread_suspending = TX_TRUE;
 8008e06:	2601      	movs	r6, #1
			thread_ptr->tx_thread_state = TX_SLEEP;
 8008e08:	2704      	movs	r7, #4
			thread_ptr->tx_thread_suspend_status = TX_SUCCESS;
 8008e0a:	f8c4 1084 	str.w	r1, [r4, #132]	; 0x84
			_tx_thread_preempt_disable++;
 8008e0e:	4435      	add	r5, r6
			thread_ptr->tx_thread_timer.tx_timer_internal_remaining_ticks = timer_ticks;
 8008e10:	64e0      	str	r0, [r4, #76]	; 0x4c
			thread_ptr->tx_thread_state = TX_SLEEP;
 8008e12:	6327      	str	r7, [r4, #48]	; 0x30
			_tx_thread_preempt_disable++;
 8008e14:	601d      	str	r5, [r3, #0]
			thread_ptr->tx_thread_suspending = TX_TRUE;
 8008e16:	63a6      	str	r6, [r4, #56]	; 0x38
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8008e18:	f382 8810 	msr	PRIMASK, r2

			/* Restore interrupts. */
			TX_RESTORE

			/* Call actual thread suspension routine. */
			_tx_thread_system_suspend(thread_ptr);
 8008e1c:	4620      	mov	r0, r4
 8008e1e:	f000 f8b7 	bl	8008f90 <_tx_thread_system_suspend>
#endif

			/* Return status to the caller. */
			status = thread_ptr->tx_thread_suspend_status;
 8008e22:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
		}
	}

	/* Return completion status. */
	return (status);
}
 8008e26:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008e28:	f382 8810 	msr	PRIMASK, r2
			status = TX_CALLER_ERROR;
 8008e2c:	2013      	movs	r0, #19
}
 8008e2e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008e30:	f382 8810 	msr	PRIMASK, r2
 8008e34:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008e36:	bf00      	nop
 8008e38:	20002dbc 	.word	0x20002dbc
 8008e3c:	2000019c 	.word	0x2000019c
 8008e40:	20002e68 	.word	0x20002e68
 8008e44:	20002db8 	.word	0x20002db8

08008e48 <_tx_thread_system_preempt_check>:
TX_THREAD       *current_thread;
TX_THREAD       *thread_ptr;


    /* Combine the system state and preempt disable flags into one for comparison.  */
    TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 8008e48:	4b0a      	ldr	r3, [pc, #40]	; (8008e74 <_tx_thread_system_preempt_check+0x2c>)
 8008e4a:	681b      	ldr	r3, [r3, #0]

    /* Determine if we are in a system state (ISR or Initialization) or internal preemption is disabled.  */
    if (combined_flags == ((ULONG) 0))
 8008e4c:	b98b      	cbnz	r3, 8008e72 <_tx_thread_system_preempt_check+0x2a>
    {
    
        /* No, at thread execution level so continue checking for preemption.  */

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(current_thread)
 8008e4e:	4a0a      	ldr	r2, [pc, #40]	; (8008e78 <_tx_thread_system_preempt_check+0x30>)

        /* Pickup the next execute pointer.  */
        thread_ptr =  _tx_thread_execute_ptr;
 8008e50:	4b0a      	ldr	r3, [pc, #40]	; (8008e7c <_tx_thread_system_preempt_check+0x34>)

        /* Determine if preemption should take place.  */
        if (current_thread != thread_ptr)
 8008e52:	6812      	ldr	r2, [r2, #0]
 8008e54:	681b      	ldr	r3, [r3, #0]
 8008e56:	429a      	cmp	r2, r3
 8008e58:	d00b      	beq.n	8008e72 <_tx_thread_system_preempt_check+0x2a>

__attribute__( ( always_inline ) ) static inline void _tx_thread_system_return_inline(void)
{
unsigned int interrupt_save;

    *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 8008e5a:	4b09      	ldr	r3, [pc, #36]	; (8008e80 <_tx_thread_system_preempt_check+0x38>)
 8008e5c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008e60:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8008e62:	f3ef 8305 	mrs	r3, IPSR
    if (__get_ipsr_value() == 0)
 8008e66:	b923      	cbnz	r3, 8008e72 <_tx_thread_system_preempt_check+0x2a>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8008e68:	f3ef 8310 	mrs	r3, PRIMASK
    __asm__ volatile (" CPSIE  i": : : "memory" );
 8008e6c:	b662      	cpsie	i
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8008e6e:	f383 8810 	msr	PRIMASK, r3

            /* Return to the system so the higher priority thread can be scheduled.  */
            _tx_thread_system_return();
        }
    }
}
 8008e72:	4770      	bx	lr
 8008e74:	20002db8 	.word	0x20002db8
 8008e78:	20002dbc 	.word	0x20002dbc
 8008e7c:	20002dc0 	.word	0x20002dc0
 8008e80:	e000ed04 	.word	0xe000ed04

08008e84 <_tx_thread_system_resume>:
/*  05-19-2020     William E. Lamie         Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_system_resume(TX_THREAD *thread_ptr)
#ifndef TX_NOT_INTERRUPTABLE
{
 8008e84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e86:	4604      	mov	r4, r0
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8008e88:	f3ef 8510 	mrs	r5, PRIMASK
    __asm__ volatile (" CPSID i" : : : "memory" );
 8008e8c:	b672      	cpsid	i
    TX_DISABLE

#ifndef TX_NO_TIMER

    /* Deactivate the timeout timer if necessary.  */
    if (thread_ptr -> tx_thread_timer.tx_timer_internal_list_head != TX_NULL)
 8008e8e:	6e43      	ldr	r3, [r0, #100]	; 0x64
 8008e90:	2b00      	cmp	r3, #0
 8008e92:	d03f      	beq.n	8008f14 <_tx_thread_system_resume+0x90>
    {

        /* Deactivate the thread's timeout timer.  */
        _tx_timer_system_deactivate(&(thread_ptr -> tx_thread_timer));
 8008e94:	304c      	adds	r0, #76	; 0x4c
 8008e96:	f000 fa3d 	bl	8009314 <_tx_timer_system_deactivate>
        time_stamp =  entry_ptr -> tx_trace_buffer_entry_time_stamp;
    }
#endif

    /* Decrease the preempt disabled count.  */
    _tx_thread_preempt_disable--;
 8008e9a:	4a35      	ldr	r2, [pc, #212]	; (8008f70 <_tx_thread_system_resume+0xec>)

    /* Determine if the thread is in the process of suspending.  If so, the thread
       control block is already on the linked list so nothing needs to be done.  */
    if (thread_ptr -> tx_thread_suspending == TX_FALSE)
 8008e9c:	6ba0      	ldr	r0, [r4, #56]	; 0x38
    _tx_thread_preempt_disable--;
 8008e9e:	6813      	ldr	r3, [r2, #0]
 8008ea0:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8008ea2:	3b01      	subs	r3, #1
 8008ea4:	6013      	str	r3, [r2, #0]
    if (thread_ptr -> tx_thread_suspending == TX_FALSE)
 8008ea6:	b9b8      	cbnz	r0, 8008ed8 <_tx_thread_system_resume+0x54>
    {

        /* Thread is not in the process of suspending. Now check to make sure the thread 
           has not already been resumed.  */
        if (thread_ptr -> tx_thread_state != TX_READY)
 8008ea8:	b9f9      	cbnz	r1, 8008eea <_tx_thread_system_resume+0x66>
 8008eaa:	4b32      	ldr	r3, [pc, #200]	; (8008f74 <_tx_thread_system_resume+0xf0>)
        }
    }
#endif

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(current_thread)
 8008eac:	4932      	ldr	r1, [pc, #200]	; (8008f78 <_tx_thread_system_resume+0xf4>)
 8008eae:	6809      	ldr	r1, [r1, #0]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8008eb0:	f385 8810 	msr	PRIMASK, r5

    /* Restore interrupts.  */
    TX_RESTORE

    /* Determine if a preemption condition is present.  */
    if (current_thread != _tx_thread_execute_ptr)
 8008eb4:	681b      	ldr	r3, [r3, #0]
 8008eb6:	428b      	cmp	r3, r1
 8008eb8:	d00d      	beq.n	8008ed6 <_tx_thread_system_resume+0x52>
        TX_THREAD_STACK_CHECK(thread_ptr)
#endif

        /* Now determine if preemption should take place. This is only possible if the current thread pointer is
           not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
        TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 8008eba:	6813      	ldr	r3, [r2, #0]
        if (combined_flags == ((ULONG) 0))
 8008ebc:	b95b      	cbnz	r3, 8008ed6 <_tx_thread_system_resume+0x52>
    *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 8008ebe:	4b2f      	ldr	r3, [pc, #188]	; (8008f7c <_tx_thread_system_resume+0xf8>)
 8008ec0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008ec4:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8008ec6:	f3ef 8305 	mrs	r3, IPSR
    if (__get_ipsr_value() == 0)
 8008eca:	b923      	cbnz	r3, 8008ed6 <_tx_thread_system_resume+0x52>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8008ecc:	f3ef 8310 	mrs	r3, PRIMASK
    __asm__ volatile (" CPSIE  i": : : "memory" );
 8008ed0:	b662      	cpsie	i
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8008ed2:	f383 8810 	msr	PRIMASK, r3

            /* Preemption is needed - return to the system!  */
            _tx_thread_system_return();
        }
    }
}
 8008ed6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
            if (thread_ptr -> tx_thread_state != TX_TERMINATED)
 8008ed8:	3901      	subs	r1, #1
 8008eda:	2901      	cmp	r1, #1
 8008edc:	d9e5      	bls.n	8008eaa <_tx_thread_system_resume+0x26>
                if (thread_ptr -> tx_thread_delayed_suspend == TX_FALSE)
 8008ede:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008ee0:	b991      	cbnz	r1, 8008f08 <_tx_thread_system_resume+0x84>
 8008ee2:	4b24      	ldr	r3, [pc, #144]	; (8008f74 <_tx_thread_system_resume+0xf0>)
                    thread_ptr -> tx_thread_suspending =   TX_FALSE;
 8008ee4:	63a1      	str	r1, [r4, #56]	; 0x38
                    thread_ptr -> tx_thread_state =        TX_READY;
 8008ee6:	6321      	str	r1, [r4, #48]	; 0x30
 8008ee8:	e7e0      	b.n	8008eac <_tx_thread_system_resume+0x28>
            if (thread_ptr -> tx_thread_delayed_suspend == TX_FALSE)
 8008eea:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008eec:	b963      	cbnz	r3, 8008f08 <_tx_thread_system_resume+0x84>
                priority =  thread_ptr -> tx_thread_priority;
 8008eee:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
                head_ptr =  _tx_thread_priority_list[priority];
 8008ef0:	4e23      	ldr	r6, [pc, #140]	; (8008f80 <_tx_thread_system_resume+0xfc>)
                thread_ptr -> tx_thread_state =  TX_READY;
 8008ef2:	6323      	str	r3, [r4, #48]	; 0x30
                head_ptr =  _tx_thread_priority_list[priority];
 8008ef4:	f856 1020 	ldr.w	r1, [r6, r0, lsl #2]
                if (head_ptr == TX_NULL)
 8008ef8:	b171      	cbz	r1, 8008f18 <_tx_thread_system_resume+0x94>
                    tail_ptr =                                 head_ptr -> tx_thread_ready_previous;
 8008efa:	6a48      	ldr	r0, [r1, #36]	; 0x24
 8008efc:	4b1d      	ldr	r3, [pc, #116]	; (8008f74 <_tx_thread_system_resume+0xf0>)
                    tail_ptr -> tx_thread_ready_next =         thread_ptr;
 8008efe:	6204      	str	r4, [r0, #32]
                    head_ptr -> tx_thread_ready_previous =     thread_ptr;
 8008f00:	624c      	str	r4, [r1, #36]	; 0x24
                    thread_ptr -> tx_thread_ready_next =       head_ptr;
 8008f02:	e9c4 1008 	strd	r1, r0, [r4, #32]
 8008f06:	e7d1      	b.n	8008eac <_tx_thread_system_resume+0x28>
                thread_ptr -> tx_thread_delayed_suspend =  TX_FALSE;
 8008f08:	2000      	movs	r0, #0
                thread_ptr -> tx_thread_state =            TX_SUSPENDED;
 8008f0a:	2103      	movs	r1, #3
 8008f0c:	4b19      	ldr	r3, [pc, #100]	; (8008f74 <_tx_thread_system_resume+0xf0>)
 8008f0e:	e9c4 100c 	strd	r1, r0, [r4, #48]	; 0x30
 8008f12:	e7cb      	b.n	8008eac <_tx_thread_system_resume+0x28>
        thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);
 8008f14:	64c3      	str	r3, [r0, #76]	; 0x4c
 8008f16:	e7c0      	b.n	8008e9a <_tx_thread_system_resume+0x16>
                    _tx_thread_priority_maps[MAP_INDEX] =  _tx_thread_priority_maps[MAP_INDEX] | priority_bit;
 8008f18:	491a      	ldr	r1, [pc, #104]	; (8008f84 <_tx_thread_system_resume+0x100>)
                    TX_MOD32_BIT_SET(priority, priority_bit)
 8008f1a:	f04f 0c01 	mov.w	ip, #1
                    if (priority < _tx_thread_highest_priority)
 8008f1e:	4f1a      	ldr	r7, [pc, #104]	; (8008f88 <_tx_thread_system_resume+0x104>)
                    _tx_thread_priority_maps[MAP_INDEX] =  _tx_thread_priority_maps[MAP_INDEX] | priority_bit;
 8008f20:	680b      	ldr	r3, [r1, #0]
                    TX_MOD32_BIT_SET(priority, priority_bit)
 8008f22:	fa0c fe00 	lsl.w	lr, ip, r0
                    _tx_thread_priority_list[priority] =       thread_ptr;
 8008f26:	f846 4020 	str.w	r4, [r6, r0, lsl #2]
                    if (priority < _tx_thread_highest_priority)
 8008f2a:	683e      	ldr	r6, [r7, #0]
                    _tx_thread_priority_maps[MAP_INDEX] =  _tx_thread_priority_maps[MAP_INDEX] | priority_bit;
 8008f2c:	ea43 030e 	orr.w	r3, r3, lr
                    if (priority < _tx_thread_highest_priority)
 8008f30:	4286      	cmp	r6, r0
                    _tx_thread_priority_maps[MAP_INDEX] =  _tx_thread_priority_maps[MAP_INDEX] | priority_bit;
 8008f32:	600b      	str	r3, [r1, #0]
                        execute_ptr =  _tx_thread_execute_ptr;
 8008f34:	4b0f      	ldr	r3, [pc, #60]	; (8008f74 <_tx_thread_system_resume+0xf0>)
                    thread_ptr -> tx_thread_ready_previous =   thread_ptr;
 8008f36:	e9c4 4408 	strd	r4, r4, [r4, #32]
                    if (priority < _tx_thread_highest_priority)
 8008f3a:	d9b7      	bls.n	8008eac <_tx_thread_system_resume+0x28>
                        execute_ptr =  _tx_thread_execute_ptr;
 8008f3c:	6819      	ldr	r1, [r3, #0]
                        _tx_thread_highest_priority =  priority;
 8008f3e:	6038      	str	r0, [r7, #0]
                        if (execute_ptr == TX_NULL)
 8008f40:	b199      	cbz	r1, 8008f6a <_tx_thread_system_resume+0xe6>
                            if (priority < execute_ptr -> tx_thread_preempt_threshold)
 8008f42:	6bce      	ldr	r6, [r1, #60]	; 0x3c
 8008f44:	4286      	cmp	r6, r0
 8008f46:	d9b1      	bls.n	8008eac <_tx_thread_system_resume+0x28>
                                if (execute_ptr -> tx_thread_preempt_threshold != execute_ptr -> tx_thread_priority)
 8008f48:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
 8008f4a:	428e      	cmp	r6, r1
 8008f4c:	d006      	beq.n	8008f5c <_tx_thread_system_resume+0xd8>
                                    _tx_thread_preempted_maps[MAP_INDEX] =  _tx_thread_preempted_maps[MAP_INDEX] | priority_bit;
 8008f4e:	480f      	ldr	r0, [pc, #60]	; (8008f8c <_tx_thread_system_resume+0x108>)
                                    TX_MOD32_BIT_SET(execute_ptr -> tx_thread_priority, priority_bit)
 8008f50:	fa0c fc01 	lsl.w	ip, ip, r1
                                    _tx_thread_preempted_maps[MAP_INDEX] =  _tx_thread_preempted_maps[MAP_INDEX] | priority_bit;
 8008f54:	6801      	ldr	r1, [r0, #0]
 8008f56:	ea41 010c 	orr.w	r1, r1, ip
 8008f5a:	6001      	str	r1, [r0, #0]
                                _tx_thread_execute_ptr =  thread_ptr;
 8008f5c:	601c      	str	r4, [r3, #0]
 8008f5e:	f385 8810 	msr	PRIMASK, r5
                                TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 8008f62:	6813      	ldr	r3, [r2, #0]
                                if (combined_flags == ((ULONG) 0))
 8008f64:	2b00      	cmp	r3, #0
 8008f66:	d0aa      	beq.n	8008ebe <_tx_thread_system_resume+0x3a>
}
 8008f68:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
                            _tx_thread_execute_ptr =  thread_ptr;
 8008f6a:	601c      	str	r4, [r3, #0]
 8008f6c:	e79e      	b.n	8008eac <_tx_thread_system_resume+0x28>
 8008f6e:	bf00      	nop
 8008f70:	20002db8 	.word	0x20002db8
 8008f74:	20002dc0 	.word	0x20002dc0
 8008f78:	20002dbc 	.word	0x20002dbc
 8008f7c:	e000ed04 	.word	0xe000ed04
 8008f80:	20002d20 	.word	0x20002d20
 8008f84:	20002da4 	.word	0x20002da4
 8008f88:	20002dc4 	.word	0x20002dc4
 8008f8c:	20002dc8 	.word	0x20002dc8

08008f90 <_tx_thread_system_suspend>:
/*  05-19-2020     William E. Lamie         Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_system_suspend(TX_THREAD *thread_ptr)
#ifndef TX_NOT_INTERRUPTABLE
{
 8008f90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
TX_TRACE_BUFFER_ENTRY       *entry_ptr;
ULONG                       time_stamp =  ((ULONG) 0);
#endif

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(current_thread)
 8008f94:	4b57      	ldr	r3, [pc, #348]	; (80090f4 <_tx_thread_system_suspend+0x164>)
{
 8008f96:	4604      	mov	r4, r0
    TX_THREAD_GET_CURRENT(current_thread)
 8008f98:	681d      	ldr	r5, [r3, #0]
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8008f9a:	f3ef 8610 	mrs	r6, PRIMASK
    __asm__ volatile (" CPSID i" : : : "memory" );
 8008f9e:	b672      	cpsid	i
    TX_DISABLE

#ifndef TX_NO_TIMER

    /* Is the current thread suspending?  */
    if (thread_ptr == current_thread)
 8008fa0:	4285      	cmp	r5, r0
 8008fa2:	d060      	beq.n	8009066 <_tx_thread_system_suspend+0xd6>
        _tx_timer_time_slice =  thread_ptr -> tx_thread_new_time_slice;
    }
#endif
    
    /* Decrease the preempt disabled count.  */
    _tx_thread_preempt_disable--;
 8008fa4:	4a54      	ldr	r2, [pc, #336]	; (80090f8 <_tx_thread_system_suspend+0x168>)
    _tx_thread_performance_suspend_count++;
#endif

    /* Check to make sure the thread suspending flag is still set.  If not, it
       has already been resumed.  */
    if (thread_ptr -> tx_thread_suspending == TX_TRUE)
 8008fa6:	6ba1      	ldr	r1, [r4, #56]	; 0x38
    _tx_thread_preempt_disable--;
 8008fa8:	6813      	ldr	r3, [r2, #0]
    if (thread_ptr -> tx_thread_suspending == TX_TRUE)
 8008faa:	2901      	cmp	r1, #1
    _tx_thread_preempt_disable--;
 8008fac:	f103 33ff 	add.w	r3, r3, #4294967295
 8008fb0:	6013      	str	r3, [r2, #0]
    if (thread_ptr -> tx_thread_suspending == TX_TRUE)
 8008fb2:	d015      	beq.n	8008fe0 <_tx_thread_system_suspend+0x50>
 8008fb4:	4b51      	ldr	r3, [pc, #324]	; (80090fc <_tx_thread_system_suspend+0x16c>)
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8008fb6:	f386 8810 	msr	PRIMASK, r6

    /* Restore interrupts.  */
    TX_RESTORE

    /* Determine if a preemption condition is present.  */
    if (current_thread != _tx_thread_execute_ptr)
 8008fba:	681b      	ldr	r3, [r3, #0]
 8008fbc:	42ab      	cmp	r3, r5
 8008fbe:	d00d      	beq.n	8008fdc <_tx_thread_system_suspend+0x4c>
        TX_THREAD_STACK_CHECK(thread_ptr)
#endif

        /* Determine if preemption should take place. This is only possible if the current thread pointer is
           not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
        TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 8008fc0:	6813      	ldr	r3, [r2, #0]
        if (combined_flags == ((ULONG) 0))
 8008fc2:	b95b      	cbnz	r3, 8008fdc <_tx_thread_system_suspend+0x4c>
    *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 8008fc4:	4b4e      	ldr	r3, [pc, #312]	; (8009100 <_tx_thread_system_suspend+0x170>)
 8008fc6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008fca:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8008fcc:	f3ef 8305 	mrs	r3, IPSR
    if (__get_ipsr_value() == 0)
 8008fd0:	b923      	cbnz	r3, 8008fdc <_tx_thread_system_suspend+0x4c>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8008fd2:	f3ef 8310 	mrs	r3, PRIMASK
    __asm__ volatile (" CPSIE  i": : : "memory" );
 8008fd6:	b662      	cpsie	i
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8008fd8:	f383 8810 	msr	PRIMASK, r3
        }
    }

    /* Return to caller.  */
    return;
}
 8008fdc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        ready_next =      thread_ptr -> tx_thread_ready_next;
 8008fe0:	6a23      	ldr	r3, [r4, #32]
        thread_ptr -> tx_thread_suspending =  TX_FALSE;
 8008fe2:	f04f 0c00 	mov.w	ip, #0
        priority =  thread_ptr -> tx_thread_priority;
 8008fe6:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
        if (ready_next != thread_ptr)
 8008fe8:	429c      	cmp	r4, r3
        thread_ptr -> tx_thread_suspending =  TX_FALSE;
 8008fea:	f8c4 c038 	str.w	ip, [r4, #56]	; 0x38
        if (ready_next != thread_ptr)
 8008fee:	d050      	beq.n	8009092 <_tx_thread_system_suspend+0x102>
            if (_tx_thread_priority_list[priority] == thread_ptr)
 8008ff0:	4f44      	ldr	r7, [pc, #272]	; (8009104 <_tx_thread_system_suspend+0x174>)
            ready_previous =  thread_ptr -> tx_thread_ready_previous;
 8008ff2:	f8d4 c024 	ldr.w	ip, [r4, #36]	; 0x24
            if (_tx_thread_priority_list[priority] == thread_ptr)
 8008ff6:	f857 e020 	ldr.w	lr, [r7, r0, lsl #2]
            ready_next -> tx_thread_ready_previous =    ready_previous;
 8008ffa:	f8c3 c024 	str.w	ip, [r3, #36]	; 0x24
            if (_tx_thread_priority_list[priority] == thread_ptr)
 8008ffe:	45a6      	cmp	lr, r4
            ready_previous -> tx_thread_ready_next =    ready_next;
 8009000:	f8cc 3020 	str.w	r3, [ip, #32]
            if (_tx_thread_priority_list[priority] == thread_ptr)
 8009004:	d037      	beq.n	8009076 <_tx_thread_system_suspend+0xe6>
        if (thread_ptr == _tx_thread_execute_ptr)
 8009006:	4b3d      	ldr	r3, [pc, #244]	; (80090fc <_tx_thread_system_suspend+0x16c>)
 8009008:	6819      	ldr	r1, [r3, #0]
 800900a:	42a1      	cmp	r1, r4
 800900c:	d1d3      	bne.n	8008fb6 <_tx_thread_system_suspend+0x26>
            _tx_thread_execute_ptr =  _tx_thread_priority_list[_tx_thread_highest_priority];
 800900e:	483e      	ldr	r0, [pc, #248]	; (8009108 <_tx_thread_system_suspend+0x178>)
            if (_tx_thread_preempted_maps[MAP_INDEX] != ((ULONG) 0))
 8009010:	493e      	ldr	r1, [pc, #248]	; (800910c <_tx_thread_system_suspend+0x17c>)
            _tx_thread_execute_ptr =  _tx_thread_priority_list[_tx_thread_highest_priority];
 8009012:	6805      	ldr	r5, [r0, #0]
            if (_tx_thread_preempted_maps[MAP_INDEX] != ((ULONG) 0))
 8009014:	680c      	ldr	r4, [r1, #0]
            _tx_thread_execute_ptr =  _tx_thread_priority_list[_tx_thread_highest_priority];
 8009016:	f857 5025 	ldr.w	r5, [r7, r5, lsl #2]
 800901a:	601d      	str	r5, [r3, #0]
            if (_tx_thread_preempted_maps[MAP_INDEX] != ((ULONG) 0))
 800901c:	b1ec      	cbz	r4, 800905a <_tx_thread_system_suspend+0xca>
                _tx_thread_preempt_disable++;
 800901e:	6814      	ldr	r4, [r2, #0]
 8009020:	3401      	adds	r4, #1
 8009022:	6014      	str	r4, [r2, #0]
 8009024:	f386 8810 	msr	PRIMASK, r6
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8009028:	f3ef 8610 	mrs	r6, PRIMASK
    __asm__ volatile (" CPSID i" : : : "memory" );
 800902c:	b672      	cpsid	i
                _tx_thread_preempt_disable--;
 800902e:	6814      	ldr	r4, [r2, #0]
                priority_map =  _tx_thread_preempted_maps[MAP_INDEX];
 8009030:	680d      	ldr	r5, [r1, #0]
                _tx_thread_preempt_disable--;
 8009032:	3c01      	subs	r4, #1
 8009034:	6014      	str	r4, [r2, #0]
                TX_LOWEST_SET_BIT_CALCULATE(priority_map, priority_bit)
 8009036:	fa95 f4a5 	rbit	r4, r5
 800903a:	fab4 f484 	clz	r4, r4
                if (_tx_thread_highest_priority >= (_tx_thread_priority_list[priority] -> tx_thread_preempt_threshold))
 800903e:	f857 7024 	ldr.w	r7, [r7, r4, lsl #2]
 8009042:	f8d0 c000 	ldr.w	ip, [r0]
 8009046:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8009048:	4560      	cmp	r0, ip
 800904a:	d806      	bhi.n	800905a <_tx_thread_system_suspend+0xca>
                    TX_MOD32_BIT_SET(priority, priority_bit)
 800904c:	2001      	movs	r0, #1
                    _tx_thread_execute_ptr =  _tx_thread_priority_list[priority];
 800904e:	601f      	str	r7, [r3, #0]
                    TX_MOD32_BIT_SET(priority, priority_bit)
 8009050:	fa00 f404 	lsl.w	r4, r0, r4
                    _tx_thread_preempted_maps[MAP_INDEX] =  _tx_thread_preempted_maps[MAP_INDEX] & (~(priority_bit));
 8009054:	ea25 0504 	bic.w	r5, r5, r4
 8009058:	600d      	str	r5, [r1, #0]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 800905a:	f386 8810 	msr	PRIMASK, r6
            TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 800905e:	6813      	ldr	r3, [r2, #0]
            if (combined_flags == ((ULONG) 0))
 8009060:	2b00      	cmp	r3, #0
 8009062:	d0af      	beq.n	8008fc4 <_tx_thread_system_suspend+0x34>
 8009064:	e7ba      	b.n	8008fdc <_tx_thread_system_suspend+0x4c>
            if (timeout != TX_WAIT_FOREVER)
 8009066:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8009068:	3b01      	subs	r3, #1
 800906a:	3303      	adds	r3, #3
 800906c:	d935      	bls.n	80090da <_tx_thread_system_suspend+0x14a>
        _tx_timer_time_slice =  thread_ptr -> tx_thread_new_time_slice;
 800906e:	4b28      	ldr	r3, [pc, #160]	; (8009110 <_tx_thread_system_suspend+0x180>)
 8009070:	69e2      	ldr	r2, [r4, #28]
 8009072:	601a      	str	r2, [r3, #0]
 8009074:	e796      	b.n	8008fa4 <_tx_thread_system_suspend+0x14>
                if (_tx_thread_preempted_maps[MAP_INDEX] != ((ULONG) 0))
 8009076:	f8df c094 	ldr.w	ip, [pc, #148]	; 800910c <_tx_thread_system_suspend+0x17c>
                _tx_thread_priority_list[priority] =  ready_next;
 800907a:	f847 3020 	str.w	r3, [r7, r0, lsl #2]
                if (_tx_thread_preempted_maps[MAP_INDEX] != ((ULONG) 0))
 800907e:	f8dc 3000 	ldr.w	r3, [ip]
 8009082:	2b00      	cmp	r3, #0
 8009084:	d0bf      	beq.n	8009006 <_tx_thread_system_suspend+0x76>
                    TX_MOD32_BIT_SET(priority, priority_bit)
 8009086:	4081      	lsls	r1, r0
                    _tx_thread_preempted_maps[MAP_INDEX] =  _tx_thread_preempted_maps[MAP_INDEX] & (~(priority_bit));
 8009088:	ea23 0301 	bic.w	r3, r3, r1
 800908c:	f8cc 3000 	str.w	r3, [ip]
 8009090:	e7b9      	b.n	8009006 <_tx_thread_system_suspend+0x76>
            _tx_thread_priority_maps[MAP_INDEX] =  _tx_thread_priority_maps[MAP_INDEX] & (~(priority_bit));
 8009092:	f8df e080 	ldr.w	lr, [pc, #128]	; 8009114 <_tx_thread_system_suspend+0x184>
            TX_MOD32_BIT_SET(priority, priority_bit)
 8009096:	4081      	lsls	r1, r0
            if (_tx_thread_preempted_maps[MAP_INDEX] != ((ULONG) 0))
 8009098:	f8df 8070 	ldr.w	r8, [pc, #112]	; 800910c <_tx_thread_system_suspend+0x17c>
            _tx_thread_priority_maps[MAP_INDEX] =  _tx_thread_priority_maps[MAP_INDEX] & (~(priority_bit));
 800909c:	f8de 3000 	ldr.w	r3, [lr]
 80090a0:	43c9      	mvns	r1, r1
            _tx_thread_priority_list[priority] =    TX_NULL;
 80090a2:	4f18      	ldr	r7, [pc, #96]	; (8009104 <_tx_thread_system_suspend+0x174>)
            _tx_thread_priority_maps[MAP_INDEX] =  _tx_thread_priority_maps[MAP_INDEX] & (~(priority_bit));
 80090a4:	400b      	ands	r3, r1
            if (_tx_thread_preempted_maps[MAP_INDEX] != ((ULONG) 0))
 80090a6:	f8d8 9000 	ldr.w	r9, [r8]
            _tx_thread_priority_list[priority] =    TX_NULL;
 80090aa:	f847 c020 	str.w	ip, [r7, r0, lsl #2]
            _tx_thread_priority_maps[MAP_INDEX] =  _tx_thread_priority_maps[MAP_INDEX] & (~(priority_bit));
 80090ae:	f8ce 3000 	str.w	r3, [lr]
            if (_tx_thread_preempted_maps[MAP_INDEX] != ((ULONG) 0))
 80090b2:	f1b9 0f00 	cmp.w	r9, #0
 80090b6:	d003      	beq.n	80090c0 <_tx_thread_system_suspend+0x130>
                _tx_thread_preempted_maps[MAP_INDEX] =  _tx_thread_preempted_maps[MAP_INDEX] & (~(priority_bit));
 80090b8:	ea01 0109 	and.w	r1, r1, r9
 80090bc:	f8c8 1000 	str.w	r1, [r8]
            if (priority_map == ((ULONG) 0))
 80090c0:	b983      	cbnz	r3, 80090e4 <_tx_thread_system_suspend+0x154>
                _tx_thread_highest_priority =  ((UINT) TX_MAX_PRIORITIES);
 80090c2:	4811      	ldr	r0, [pc, #68]	; (8009108 <_tx_thread_system_suspend+0x178>)
 80090c4:	2420      	movs	r4, #32
                _tx_thread_execute_ptr =       TX_NULL;
 80090c6:	490d      	ldr	r1, [pc, #52]	; (80090fc <_tx_thread_system_suspend+0x16c>)
                _tx_thread_highest_priority =  ((UINT) TX_MAX_PRIORITIES);
 80090c8:	6004      	str	r4, [r0, #0]
                _tx_thread_execute_ptr =       TX_NULL;
 80090ca:	600b      	str	r3, [r1, #0]
 80090cc:	f386 8810 	msr	PRIMASK, r6
                TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 80090d0:	6813      	ldr	r3, [r2, #0]
                if (combined_flags == ((ULONG) 0))
 80090d2:	2b00      	cmp	r3, #0
 80090d4:	f43f af76 	beq.w	8008fc4 <_tx_thread_system_suspend+0x34>
 80090d8:	e780      	b.n	8008fdc <_tx_thread_system_suspend+0x4c>
                _tx_timer_system_activate(&(thread_ptr -> tx_thread_timer));
 80090da:	f105 004c 	add.w	r0, r5, #76	; 0x4c
 80090de:	f000 f8ef 	bl	80092c0 <_tx_timer_system_activate>
 80090e2:	e7c4      	b.n	800906e <_tx_thread_system_suspend+0xde>
                TX_LOWEST_SET_BIT_CALCULATE(priority_map, priority_bit)
 80090e4:	fa93 f3a3 	rbit	r3, r3
 80090e8:	fab3 f383 	clz	r3, r3
                _tx_thread_highest_priority =  base_priority + ((UINT) priority_bit);
 80090ec:	4906      	ldr	r1, [pc, #24]	; (8009108 <_tx_thread_system_suspend+0x178>)
 80090ee:	600b      	str	r3, [r1, #0]
 80090f0:	e789      	b.n	8009006 <_tx_thread_system_suspend+0x76>
 80090f2:	bf00      	nop
 80090f4:	20002dbc 	.word	0x20002dbc
 80090f8:	20002db8 	.word	0x20002db8
 80090fc:	20002dc0 	.word	0x20002dc0
 8009100:	e000ed04 	.word	0xe000ed04
 8009104:	20002d20 	.word	0x20002d20
 8009108:	20002dc4 	.word	0x20002dc4
 800910c:	20002dc8 	.word	0x20002dc8
 8009110:	20002e58 	.word	0x20002e58
 8009114:	20002da4 	.word	0x20002da4

08009118 <_tx_thread_timeout>:
/*                                                                        */
/*  05-19-2020     William E. Lamie         Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_timeout(ULONG timeout_input)
{
 8009118:	b410      	push	{r4}
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 800911a:	f3ef 8410 	mrs	r4, PRIMASK
    __asm__ volatile (" CPSID i" : : : "memory" );
 800911e:	b672      	cpsid	i

    /* Disable interrupts.  */
    TX_DISABLE

    /* Determine how the thread is currently suspended.  */
    if (thread_ptr -> tx_thread_state == TX_SLEEP)
 8009120:	6b02      	ldr	r2, [r0, #48]	; 0x30
 8009122:	2a04      	cmp	r2, #4
 8009124:	d008      	beq.n	8009138 <_tx_thread_timeout+0x20>
        /* Increment the number of timeouts for this thread.  */
        thread_ptr -> tx_thread_performance_timeout_count++;
#endif
    
        /* Pickup the cleanup routine address.  */
        suspend_cleanup =  thread_ptr -> tx_thread_suspend_cleanup;
 8009126:	6e82      	ldr	r2, [r0, #104]	; 0x68

#ifndef TX_NOT_INTERRUPTABLE

        /* Pickup the suspension sequence number that is used later to verify that the
           cleanup is still necessary.  */
        suspension_sequence =  thread_ptr -> tx_thread_suspension_sequence;
 8009128:	f8d0 10c0 	ldr.w	r1, [r0, #192]	; 0xc0
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 800912c:	f384 8810 	msr	PRIMASK, r4
        /* Restore interrupts.  */
        TX_RESTORE
#endif

        /* Call any cleanup routines.  */
        if (suspend_cleanup != TX_NULL)
 8009130:	b162      	cbz	r2, 800914c <_tx_thread_timeout+0x34>

        /* Restore interrupts.  */
        TX_RESTORE
#endif
    }
}
 8009132:	f85d 4b04 	ldr.w	r4, [sp], #4
            (suspend_cleanup)(thread_ptr, suspension_sequence);
 8009136:	4710      	bx	r2
        _tx_thread_preempt_disable++;
 8009138:	4a06      	ldr	r2, [pc, #24]	; (8009154 <_tx_thread_timeout+0x3c>)
 800913a:	6813      	ldr	r3, [r2, #0]
 800913c:	3301      	adds	r3, #1
 800913e:	6013      	str	r3, [r2, #0]
 8009140:	f384 8810 	msr	PRIMASK, r4
}
 8009144:	f85d 4b04 	ldr.w	r4, [sp], #4
        _tx_thread_system_resume(thread_ptr);
 8009148:	f7ff be9c 	b.w	8008e84 <_tx_thread_system_resume>
}
 800914c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009150:	4770      	bx	lr
 8009152:	bf00      	nop
 8009154:	20002db8 	.word	0x20002db8

08009158 <_tx_timer_create>:
/*                                                                        */
/**************************************************************************/
UINT  _tx_timer_create(TX_TIMER *timer_ptr, CHAR *name_ptr, 
            VOID (*expiration_function)(ULONG id), ULONG expiration_input,
            ULONG initial_ticks, ULONG reschedule_ticks, UINT auto_activate)
{
 8009158:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800915a:	460f      	mov	r7, r1
 800915c:	4616      	mov	r6, r2
TX_TIMER        *next_timer;
TX_TIMER        *previous_timer;


    /* Initialize timer control block to all zeros.  */
    TX_MEMSET(timer_ptr, 0, (sizeof(TX_TIMER)));
 800915e:	2100      	movs	r1, #0
 8009160:	222c      	movs	r2, #44	; 0x2c
{
 8009162:	4604      	mov	r4, r0
 8009164:	461d      	mov	r5, r3
    TX_MEMSET(timer_ptr, 0, (sizeof(TX_TIMER)));
 8009166:	f001 f804 	bl	800a172 <memset>

    /* Setup the basic timer fields.  */
    timer_ptr -> tx_timer_name =                                            name_ptr;
    timer_ptr -> tx_timer_internal.tx_timer_internal_remaining_ticks =      initial_ticks;
 800916a:	9b06      	ldr	r3, [sp, #24]
    timer_ptr -> tx_timer_name =                                            name_ptr;
 800916c:	6067      	str	r7, [r4, #4]
    timer_ptr -> tx_timer_internal.tx_timer_internal_remaining_ticks =      initial_ticks;
 800916e:	60a3      	str	r3, [r4, #8]
    timer_ptr -> tx_timer_internal.tx_timer_internal_re_initialize_ticks =  reschedule_ticks;
 8009170:	9b07      	ldr	r3, [sp, #28]
    timer_ptr -> tx_timer_internal.tx_timer_internal_timeout_function =     expiration_function;
    timer_ptr -> tx_timer_internal.tx_timer_internal_timeout_param =        expiration_input;
 8009172:	6165      	str	r5, [r4, #20]
    timer_ptr -> tx_timer_internal.tx_timer_internal_timeout_function =     expiration_function;
 8009174:	e9c4 3603 	strd	r3, r6, [r4, #12]
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8009178:	f3ef 8610 	mrs	r6, PRIMASK
    __asm__ volatile (" CPSID i" : : : "memory" );
 800917c:	b672      	cpsid	i
    /* Setup the timer ID to make it valid.  */
    timer_ptr -> tx_timer_id =  TX_TIMER_ID;

    /* Place the timer on the list of created application timers.  First,
       check for an empty list.  */
    if (_tx_timer_created_count == TX_EMPTY)
 800917e:	4a12      	ldr	r2, [pc, #72]	; (80091c8 <_tx_timer_create+0x70>)
    timer_ptr -> tx_timer_id =  TX_TIMER_ID;
 8009180:	4912      	ldr	r1, [pc, #72]	; (80091cc <_tx_timer_create+0x74>)
    if (_tx_timer_created_count == TX_EMPTY)
 8009182:	6813      	ldr	r3, [r2, #0]
    timer_ptr -> tx_timer_id =  TX_TIMER_ID;
 8009184:	6021      	str	r1, [r4, #0]
    {

        /* The created timer list is empty.  Add timer to empty list.  */
        _tx_timer_created_ptr =                   timer_ptr;
 8009186:	4912      	ldr	r1, [pc, #72]	; (80091d0 <_tx_timer_create+0x78>)
    if (_tx_timer_created_count == TX_EMPTY)
 8009188:	b95b      	cbnz	r3, 80091a2 <_tx_timer_create+0x4a>
        timer_ptr -> tx_timer_created_previous =  previous_timer;
        timer_ptr -> tx_timer_created_next =      next_timer;
    }

    /* Increment the number of created timers.  */
    _tx_timer_created_count++;
 800918a:	3301      	adds	r3, #1
        _tx_timer_created_ptr =                   timer_ptr;
 800918c:	600c      	str	r4, [r1, #0]
    _tx_timer_created_count++;
 800918e:	6013      	str	r3, [r2, #0]

    /* Log this kernel call.  */
    TX_EL_TIMER_CREATE_INSERT

    /* Determine if this timer needs to be activated.  */
    if (auto_activate == TX_AUTO_ACTIVATE)
 8009190:	9b08      	ldr	r3, [sp, #32]
 8009192:	2b01      	cmp	r3, #1
        timer_ptr -> tx_timer_created_previous =  timer_ptr;
 8009194:	e9c4 4409 	strd	r4, r4, [r4, #36]	; 0x24
    if (auto_activate == TX_AUTO_ACTIVATE)
 8009198:	d00e      	beq.n	80091b8 <_tx_timer_create+0x60>
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 800919a:	f386 8810 	msr	PRIMASK, r6
    /* Restore interrupts.  */
    TX_RESTORE

    /* Return TX_SUCCESS.  */
    return(TX_SUCCESS);
}
 800919e:	2000      	movs	r0, #0
 80091a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    _tx_timer_created_count++;
 80091a2:	3301      	adds	r3, #1
        next_timer =  _tx_timer_created_ptr;
 80091a4:	6809      	ldr	r1, [r1, #0]
    _tx_timer_created_count++;
 80091a6:	6013      	str	r3, [r2, #0]
    if (auto_activate == TX_AUTO_ACTIVATE)
 80091a8:	9b08      	ldr	r3, [sp, #32]
        previous_timer =  next_timer -> tx_timer_created_previous;
 80091aa:	6a88      	ldr	r0, [r1, #40]	; 0x28
    if (auto_activate == TX_AUTO_ACTIVATE)
 80091ac:	2b01      	cmp	r3, #1
        next_timer -> tx_timer_created_previous =  timer_ptr;
 80091ae:	628c      	str	r4, [r1, #40]	; 0x28
        previous_timer -> tx_timer_created_next =    timer_ptr;
 80091b0:	6244      	str	r4, [r0, #36]	; 0x24
        timer_ptr -> tx_timer_created_next =      next_timer;
 80091b2:	e9c4 1009 	strd	r1, r0, [r4, #36]	; 0x24
    if (auto_activate == TX_AUTO_ACTIVATE)
 80091b6:	d1f0      	bne.n	800919a <_tx_timer_create+0x42>
        _tx_timer_system_activate(&(timer_ptr -> tx_timer_internal));
 80091b8:	f104 0008 	add.w	r0, r4, #8
 80091bc:	f000 f880 	bl	80092c0 <_tx_timer_system_activate>
 80091c0:	f386 8810 	msr	PRIMASK, r6
}
 80091c4:	2000      	movs	r0, #0
 80091c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80091c8:	20003344 	.word	0x20003344
 80091cc:	4154494d 	.word	0x4154494d
 80091d0:	20002f38 	.word	0x20002f38

080091d4 <_tx_timer_initialize>:
/*                                                                        */
/*  05-19-2020     William E. Lamie         Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_initialize(VOID)
{
 80091d4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
#endif

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Initialize the system clock to 0.  */
    _tx_timer_system_clock =  ((ULONG) 0);
 80091d8:	2500      	movs	r5, #0
    _tx_timer_expired_timer_ptr =  TX_NULL;

    /* Initialize the thread and application timer management control structures.  */

    /* First, initialize the timer list.  */
    TX_MEMSET(&_tx_timer_list[0], 0, (sizeof(_tx_timer_list)));
 80091da:	4c26      	ldr	r4, [pc, #152]	; (8009274 <_tx_timer_initialize+0xa0>)
    _tx_timer_system_clock =  ((ULONG) 0);
 80091dc:	f8df e0cc 	ldr.w	lr, [pc, #204]	; 80092ac <_tx_timer_initialize+0xd8>
    TX_MEMSET(&_tx_timer_list[0], 0, (sizeof(_tx_timer_list)));
 80091e0:	2280      	movs	r2, #128	; 0x80
    _tx_timer_time_slice =  ((ULONG) 0);
 80091e2:	f8df c0cc 	ldr.w	ip, [pc, #204]	; 80092b0 <_tx_timer_initialize+0xdc>
    TX_MEMSET(&_tx_timer_list[0], 0, (sizeof(_tx_timer_list)));
 80091e6:	4629      	mov	r1, r5
    _tx_timer_expired_timer_ptr =  TX_NULL;
 80091e8:	4b23      	ldr	r3, [pc, #140]	; (8009278 <_tx_timer_initialize+0xa4>)
    TX_MEMSET(&_tx_timer_list[0], 0, (sizeof(_tx_timer_list)));
 80091ea:	4620      	mov	r0, r4
    _tx_timer_expired_time_slice =  TX_FALSE;
 80091ec:	4f23      	ldr	r7, [pc, #140]	; (800927c <_tx_timer_initialize+0xa8>)
{
 80091ee:	b087      	sub	sp, #28
    _tx_timer_expired =             TX_FALSE;
 80091f0:	4e23      	ldr	r6, [pc, #140]	; (8009280 <_tx_timer_initialize+0xac>)
    _tx_timer_system_clock =  ((ULONG) 0);
 80091f2:	f8ce 5000 	str.w	r5, [lr]
    _tx_timer_time_slice =  ((ULONG) 0);
 80091f6:	f8cc 5000 	str.w	r5, [ip]
    _tx_timer_expired_time_slice =  TX_FALSE;
 80091fa:	603d      	str	r5, [r7, #0]
    _tx_timer_expired =             TX_FALSE;
 80091fc:	6035      	str	r5, [r6, #0]
    _tx_timer_expired_timer_ptr =  TX_NULL;
 80091fe:	601d      	str	r5, [r3, #0]
    TX_MEMSET(&_tx_timer_list[0], 0, (sizeof(_tx_timer_list)));
 8009200:	f000 ffb7 	bl	800a172 <memset>
#endif

    /* Initialize all of the list pointers.  */
    _tx_timer_list_start =   &_tx_timer_list[0];
    _tx_timer_current_ptr =  &_tx_timer_list[0];
 8009204:	4e1f      	ldr	r6, [pc, #124]	; (8009284 <_tx_timer_initialize+0xb0>)
#ifndef TX_TIMER_PROCESS_IN_ISR

    /* Setup the variables associated with the system timer thread's stack and 
       priority.  */
    _tx_timer_stack_start =  (VOID *) &_tx_timer_thread_stack_area[0];
    _tx_timer_stack_size =   ((ULONG) TX_TIMER_THREAD_STACK_SIZE);
 8009206:	f44f 6080 	mov.w	r0, #1024	; 0x400
    _tx_timer_list_start =   &_tx_timer_list[0];
 800920a:	4a1f      	ldr	r2, [pc, #124]	; (8009288 <_tx_timer_initialize+0xb4>)
    _tx_timer_list_end =     TX_TIMER_POINTER_ADD(_tx_timer_list_end, ((ULONG) 1));
 800920c:	f104 0e80 	add.w	lr, r4, #128	; 0x80
    _tx_timer_current_ptr =  &_tx_timer_list[0];
 8009210:	6034      	str	r4, [r6, #0]
    _tx_timer_priority =     ((UINT) TX_TIMER_THREAD_PRIORITY);
 8009212:	462b      	mov	r3, r5
    _tx_timer_stack_start =  (VOID *) &_tx_timer_thread_stack_area[0];
 8009214:	f8df c09c 	ldr.w	ip, [pc, #156]	; 80092b4 <_tx_timer_initialize+0xe0>
    _tx_timer_list_end =     TX_TIMER_POINTER_ADD(_tx_timer_list_end, ((ULONG) 1));
 8009218:	4f1c      	ldr	r7, [pc, #112]	; (800928c <_tx_timer_initialize+0xb8>)
    _tx_timer_list_start =   &_tx_timer_list[0];
 800921a:	6014      	str	r4, [r2, #0]
    _tx_timer_priority =     ((UINT) TX_TIMER_THREAD_PRIORITY);
 800921c:	4661      	mov	r1, ip
 800921e:	f8df 8098 	ldr.w	r8, [pc, #152]	; 80092b8 <_tx_timer_initialize+0xe4>
 8009222:	4602      	mov	r2, r0
    _tx_timer_stack_start =  (VOID *) &_tx_timer_thread_stack_area[0];
 8009224:	4e1a      	ldr	r6, [pc, #104]	; (8009290 <_tx_timer_initialize+0xbc>)
    _tx_timer_stack_size =   ((ULONG) TX_TIMER_THREAD_STACK_SIZE);
 8009226:	4c1b      	ldr	r4, [pc, #108]	; (8009294 <_tx_timer_initialize+0xc0>)
    _tx_timer_list_end =     TX_TIMER_POINTER_ADD(_tx_timer_list_end, ((ULONG) 1));
 8009228:	f8c7 e000 	str.w	lr, [r7]
    _tx_timer_priority =     ((UINT) TX_TIMER_THREAD_PRIORITY);
 800922c:	f8c8 5000 	str.w	r5, [r8]
       low-level initialization component.  */
    do
    {
      
        /* Create the system timer thread.  */
        status =  _tx_thread_create(&_tx_timer_thread, 
 8009230:	f8df 9088 	ldr.w	r9, [pc, #136]	; 80092bc <_tx_timer_initialize+0xe8>
 8009234:	4f18      	ldr	r7, [pc, #96]	; (8009298 <_tx_timer_initialize+0xc4>)
    _tx_timer_stack_start =  (VOID *) &_tx_timer_thread_stack_area[0];
 8009236:	f8c6 c000 	str.w	ip, [r6]
        status =  _tx_thread_create(&_tx_timer_thread, 
 800923a:	4d18      	ldr	r5, [pc, #96]	; (800929c <_tx_timer_initialize+0xc8>)
    _tx_timer_stack_size =   ((ULONG) TX_TIMER_THREAD_STACK_SIZE);
 800923c:	6020      	str	r0, [r4, #0]
 800923e:	e003      	b.n	8009248 <_tx_timer_initialize+0x74>
 8009240:	6831      	ldr	r1, [r6, #0]
 8009242:	6822      	ldr	r2, [r4, #0]
 8009244:	f8d8 3000 	ldr.w	r3, [r8]
        status =  _tx_thread_create(&_tx_timer_thread, 
 8009248:	2000      	movs	r0, #0
 800924a:	9201      	str	r2, [sp, #4]
 800924c:	9100      	str	r1, [sp, #0]
 800924e:	463a      	mov	r2, r7
 8009250:	4629      	mov	r1, r5
 8009252:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8009256:	e9cd 0004 	strd	r0, r0, [sp, #16]
 800925a:	464b      	mov	r3, r9
 800925c:	4810      	ldr	r0, [pc, #64]	; (80092a0 <_tx_timer_initialize+0xcc>)
 800925e:	f7ff fc5b 	bl	8008b18 <_tx_thread_create>
#endif

        /* Define timer initialize extension.  */
        TX_TIMER_INITIALIZE_EXTENSION(status)
        
    } while (status != TX_SUCCESS);
 8009262:	2800      	cmp	r0, #0
 8009264:	d1ec      	bne.n	8009240 <_tx_timer_initialize+0x6c>
#endif

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Initialize the head pointer of the created application timer list.  */
    _tx_timer_created_ptr =  TX_NULL;
 8009266:	4a0f      	ldr	r2, [pc, #60]	; (80092a4 <_tx_timer_initialize+0xd0>)

    /* Set the created count to zero.  */
    _tx_timer_created_count =  TX_EMPTY;
 8009268:	4b0f      	ldr	r3, [pc, #60]	; (80092a8 <_tx_timer_initialize+0xd4>)
    _tx_timer_created_ptr =  TX_NULL;
 800926a:	6010      	str	r0, [r2, #0]
    _tx_timer_created_count =  TX_EMPTY;
 800926c:	6018      	str	r0, [r3, #0]
    _tx_timer_performance_expiration_count =         ((ULONG) 0);
    _tx_timer_performance__expiration_adjust_count =  ((ULONG) 0);
#endif
#endif
#endif
}
 800926e:	b007      	add	sp, #28
 8009270:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009274:	20002dd4 	.word	0x20002dd4
 8009278:	20002f30 	.word	0x20002f30
 800927c:	20003348 	.word	0x20003348
 8009280:	20002e54 	.word	0x20002e54
 8009284:	20002dd0 	.word	0x20002dd0
 8009288:	20002f34 	.word	0x20002f34
 800928c:	20002e60 	.word	0x20002e60
 8009290:	20003340 	.word	0x20003340
 8009294:	20002f3c 	.word	0x20002f3c
 8009298:	08009345 	.word	0x08009345
 800929c:	0800a254 	.word	0x0800a254
 80092a0:	20002e68 	.word	0x20002e68
 80092a4:	20002f38 	.word	0x20002f38
 80092a8:	20003344 	.word	0x20003344
 80092ac:	2000334c 	.word	0x2000334c
 80092b0:	20002e58 	.word	0x20002e58
 80092b4:	20002f40 	.word	0x20002f40
 80092b8:	20002e5c 	.word	0x20002e5c
 80092bc:	4154494d 	.word	0x4154494d

080092c0 <_tx_timer_system_activate>:
ULONG                       remaining_ticks;
ULONG                       expiration_time;


    /* Pickup the remaining ticks.  */
    remaining_ticks =  timer_ptr -> tx_timer_internal_remaining_ticks;
 80092c0:	6802      	ldr	r2, [r0, #0]
    /* Determine if there is a timer to activate.  */
    if (remaining_ticks != ((ULONG) 0))
    {
    
        /* Determine if the timer is set to wait forever.  */
        if (remaining_ticks != TX_WAIT_FOREVER)
 80092c2:	1e53      	subs	r3, r2, #1
 80092c4:	1cd9      	adds	r1, r3, #3
 80092c6:	d900      	bls.n	80092ca <_tx_timer_system_activate+0xa>
                /* Setup list head pointer.  */
                timer_ptr -> tx_timer_internal_list_head =  timer_list;
            }
        }
    }
}
 80092c8:	4770      	bx	lr
            if (timer_ptr -> tx_timer_internal_list_head == TX_NULL)
 80092ca:	6981      	ldr	r1, [r0, #24]
 80092cc:	2900      	cmp	r1, #0
 80092ce:	d1fb      	bne.n	80092c8 <_tx_timer_system_activate+0x8>
                if (remaining_ticks > TX_TIMER_ENTRIES)
 80092d0:	2a20      	cmp	r2, #32
                timer_list =  TX_TIMER_POINTER_ADD(_tx_timer_current_ptr, expiration_time);
 80092d2:	4a0d      	ldr	r2, [pc, #52]	; (8009308 <_tx_timer_system_activate+0x48>)
                if (TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(timer_list) >= TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(_tx_timer_list_end))
 80092d4:	490d      	ldr	r1, [pc, #52]	; (800930c <_tx_timer_system_activate+0x4c>)
 80092d6:	bf94      	ite	ls
 80092d8:	009b      	lslls	r3, r3, #2
 80092da:	237c      	movhi	r3, #124	; 0x7c
                timer_list =  TX_TIMER_POINTER_ADD(_tx_timer_current_ptr, expiration_time);
 80092dc:	6812      	ldr	r2, [r2, #0]
                if (TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(timer_list) >= TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(_tx_timer_list_end))
 80092de:	6809      	ldr	r1, [r1, #0]
                timer_list =  TX_TIMER_POINTER_ADD(_tx_timer_current_ptr, expiration_time);
 80092e0:	4413      	add	r3, r2
                if (TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(timer_list) >= TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(_tx_timer_list_end))
 80092e2:	4299      	cmp	r1, r3
 80092e4:	d803      	bhi.n	80092ee <_tx_timer_system_activate+0x2e>
                    timer_list =  TX_TIMER_POINTER_ADD(_tx_timer_list_start, delta);
 80092e6:	4a0a      	ldr	r2, [pc, #40]	; (8009310 <_tx_timer_system_activate+0x50>)
                    delta =  TX_TIMER_POINTER_DIF(timer_list, _tx_timer_list_end);
 80092e8:	1a5b      	subs	r3, r3, r1
                    timer_list =  TX_TIMER_POINTER_ADD(_tx_timer_list_start, delta);
 80092ea:	6812      	ldr	r2, [r2, #0]
 80092ec:	4413      	add	r3, r2
                if ((*timer_list) == TX_NULL)
 80092ee:	681a      	ldr	r2, [r3, #0]
 80092f0:	b132      	cbz	r2, 8009300 <_tx_timer_system_activate+0x40>
                    previous_timer =                                    next_timer -> tx_timer_internal_active_previous;
 80092f2:	6951      	ldr	r1, [r2, #20]
                    previous_timer -> tx_timer_internal_active_next =   timer_ptr;
 80092f4:	6108      	str	r0, [r1, #16]
                    next_timer -> tx_timer_internal_active_previous =   timer_ptr;
 80092f6:	6150      	str	r0, [r2, #20]
                    timer_ptr -> tx_timer_internal_active_next =        next_timer;
 80092f8:	e9c0 2104 	strd	r2, r1, [r0, #16]
                timer_ptr -> tx_timer_internal_list_head =  timer_list;
 80092fc:	6183      	str	r3, [r0, #24]
}
 80092fe:	4770      	bx	lr
                    timer_ptr -> tx_timer_internal_active_previous =  timer_ptr;
 8009300:	e9c0 0004 	strd	r0, r0, [r0, #16]
                    *timer_list =  timer_ptr;
 8009304:	6018      	str	r0, [r3, #0]
 8009306:	e7f9      	b.n	80092fc <_tx_timer_system_activate+0x3c>
 8009308:	20002dd0 	.word	0x20002dd0
 800930c:	20002e60 	.word	0x20002e60
 8009310:	20002f34 	.word	0x20002f34

08009314 <_tx_timer_system_deactivate>:
TX_TIMER_INTERNAL   *next_timer;
TX_TIMER_INTERNAL   *previous_timer;


    /* Pickup the list head pointer.  */
    list_head =  timer_ptr -> tx_timer_internal_list_head;
 8009314:	6983      	ldr	r3, [r0, #24]

    /* Determine if the timer still needs deactivation.  */
    if (list_head != TX_NULL)
 8009316:	b153      	cbz	r3, 800932e <_tx_timer_system_deactivate+0x1a>
    {

        /* Deactivate the timer.  */

        /* Pickup the next active timer.  */
        next_timer =  timer_ptr -> tx_timer_internal_active_next;
 8009318:	6902      	ldr	r2, [r0, #16]

        /* See if this is the only timer in the list.  */
        if (timer_ptr == next_timer)
 800931a:	4290      	cmp	r0, r2
 800931c:	d008      	beq.n	8009330 <_tx_timer_system_deactivate+0x1c>
        {

            /* At least one more timer is on the same expiration list.  */

            /* Update the links of the adjacent timers.  */
            previous_timer =                                   timer_ptr -> tx_timer_internal_active_previous;
 800931e:	6941      	ldr	r1, [r0, #20]
            next_timer -> tx_timer_internal_active_previous =  previous_timer;
 8009320:	6151      	str	r1, [r2, #20]
            previous_timer -> tx_timer_internal_active_next =  next_timer;
 8009322:	610a      	str	r2, [r1, #16]

            /* Determine if the head pointer needs to be updated.  */
            if (*(list_head) == timer_ptr)
 8009324:	6819      	ldr	r1, [r3, #0]
 8009326:	4281      	cmp	r1, r0
 8009328:	d008      	beq.n	800933c <_tx_timer_system_deactivate+0x28>
                *(list_head) =  next_timer;
            }
        }

        /* Clear the timer's list head pointer.  */
        timer_ptr -> tx_timer_internal_list_head =  TX_NULL;
 800932a:	2300      	movs	r3, #0
 800932c:	6183      	str	r3, [r0, #24]
    }
}
 800932e:	4770      	bx	lr
            if (*(list_head) == timer_ptr)
 8009330:	681a      	ldr	r2, [r3, #0]
 8009332:	4282      	cmp	r2, r0
 8009334:	d1f9      	bne.n	800932a <_tx_timer_system_deactivate+0x16>
                *(list_head) =  TX_NULL;
 8009336:	2200      	movs	r2, #0
 8009338:	601a      	str	r2, [r3, #0]
 800933a:	e7f6      	b.n	800932a <_tx_timer_system_deactivate+0x16>
                next_timer -> tx_timer_internal_list_head =  list_head;
 800933c:	6193      	str	r3, [r2, #24]
                *(list_head) =  next_timer;
 800933e:	601a      	str	r2, [r3, #0]
 8009340:	e7f3      	b.n	800932a <_tx_timer_system_deactivate+0x16>
 8009342:	bf00      	nop

08009344 <_tx_timer_thread_entry>:
#endif


    /* Make sure the timer input is correct.  This also gets rid of the
       silly compiler warnings.  */
    if (timer_thread_input == TX_TIMER_ID)
 8009344:	4b40      	ldr	r3, [pc, #256]	; (8009448 <_tx_timer_thread_entry+0x104>)
 8009346:	4298      	cmp	r0, r3
 8009348:	d000      	beq.n	800934c <_tx_timer_thread_entry+0x8>
 800934a:	4770      	bx	lr
{
 800934c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009350:	b083      	sub	sp, #12
 8009352:	f8df b10c 	ldr.w	fp, [pc, #268]	; 8009460 <_tx_timer_thread_entry+0x11c>
 8009356:	f8df 810c 	ldr.w	r8, [pc, #268]	; 8009464 <_tx_timer_thread_entry+0x120>
        
                expired_timers -> tx_timer_internal_list_head =  &expired_timers;
            }

            /* Set the current list pointer to NULL.  */
            *_tx_timer_current_ptr =  TX_NULL;
 800935a:	2600      	movs	r6, #0
 800935c:	ad01      	add	r5, sp, #4
 800935e:	4c3b      	ldr	r4, [pc, #236]	; (800944c <_tx_timer_thread_entry+0x108>)
 8009360:	f8df a0f4 	ldr.w	sl, [pc, #244]	; 8009458 <_tx_timer_thread_entry+0x114>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8009364:	f3ef 8010 	mrs	r0, PRIMASK
    __asm__ volatile (" CPSID i" : : : "memory" );
 8009368:	b672      	cpsid	i
            expired_timers =  *_tx_timer_current_ptr;
 800936a:	f8db 3000 	ldr.w	r3, [fp]
 800936e:	681a      	ldr	r2, [r3, #0]
 8009370:	9200      	str	r2, [sp, #0]
            if (expired_timers != TX_NULL)
 8009372:	b10a      	cbz	r2, 8009378 <_tx_timer_thread_entry+0x34>
                expired_timers -> tx_timer_internal_list_head =  &expired_timers;
 8009374:	f8c2 d018 	str.w	sp, [r2, #24]

            /* Move the current pointer up one timer entry wrap if we get to 
               the end of the list.  */
            _tx_timer_current_ptr =  TX_TIMER_POINTER_ADD(_tx_timer_current_ptr, 1);
            if (_tx_timer_current_ptr == _tx_timer_list_end)
 8009378:	f8d8 2000 	ldr.w	r2, [r8]
            *_tx_timer_current_ptr =  TX_NULL;
 800937c:	f843 6b04 	str.w	r6, [r3], #4
            if (_tx_timer_current_ptr == _tx_timer_list_end)
 8009380:	4293      	cmp	r3, r2
            _tx_timer_current_ptr =  TX_TIMER_POINTER_ADD(_tx_timer_current_ptr, 1);
 8009382:	f8cb 3000 	str.w	r3, [fp]
            if (_tx_timer_current_ptr == _tx_timer_list_end)
 8009386:	d059      	beq.n	800943c <_tx_timer_thread_entry+0xf8>
        
                _tx_timer_current_ptr =  _tx_timer_list_start;
            }

            /* Clear the expired flag.  */
            _tx_timer_expired =  TX_FALSE;
 8009388:	4b31      	ldr	r3, [pc, #196]	; (8009450 <_tx_timer_thread_entry+0x10c>)
 800938a:	601e      	str	r6, [r3, #0]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 800938c:	f380 8810 	msr	PRIMASK, r0
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8009390:	f3ef 8c10 	mrs	ip, PRIMASK
    __asm__ volatile (" CPSID i" : : : "memory" );
 8009394:	b672      	cpsid	i
            /* Disable interrupts again.  */
            TX_DISABLE

            /* Next, process the expiration of the associated timers at this
               time slot.  */
            while (expired_timers != TX_NULL)
 8009396:	9f00      	ldr	r7, [sp, #0]
 8009398:	b9b7      	cbnz	r7, 80093c8 <_tx_timer_thread_entry+0x84>
 800939a:	e034      	b.n	8009406 <_tx_timer_thread_entry+0xc2>
                    }
#endif

                    /* Decrement the remaining ticks of the timer.  */
                    current_timer -> tx_timer_internal_remaining_ticks =  
                            current_timer -> tx_timer_internal_remaining_ticks - TX_TIMER_ENTRIES;
 800939c:	3a20      	subs	r2, #32
                    timeout_function =  TX_NULL;

                    /* Make the timer appear that it is still active while interrupts
                       are enabled.  This will permit proper processing of a timer
                       deactivate from an ISR.  */
                    current_timer -> tx_timer_internal_list_head =    &reactivate_timer;
 800939e:	61bd      	str	r5, [r7, #24]
                    current_timer -> tx_timer_internal_active_next =  current_timer;
 80093a0:	613f      	str	r7, [r7, #16]
                    current_timer -> tx_timer_internal_remaining_ticks =  
 80093a2:	603a      	str	r2, [r7, #0]

                    /* Setup the temporary timer list head pointer.  */
                    reactivate_timer =  current_timer;
 80093a4:	9701      	str	r7, [sp, #4]
                        current_timer -> tx_timer_internal_list_head =  TX_NULL;
                    }
                }

                /* Set pointer to indicate the expired timer that is currently being processed.  */
                _tx_timer_expired_timer_ptr =  current_timer;
 80093a6:	6027      	str	r7, [r4, #0]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 80093a8:	f38c 8810 	msr	PRIMASK, ip
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 80093ac:	f3ef 8910 	mrs	r9, PRIMASK
    __asm__ volatile (" CPSID i" : : : "memory" );
 80093b0:	b672      	cpsid	i

                /* Clear expired timer pointer.  */
                _tx_timer_expired_timer_ptr =  TX_NULL;

                /* Determine if the timer needs to be reactivated.  */
                if (reactivate_timer == current_timer)
 80093b2:	9801      	ldr	r0, [sp, #4]
                _tx_timer_expired_timer_ptr =  TX_NULL;
 80093b4:	6026      	str	r6, [r4, #0]
                if (reactivate_timer == current_timer)
 80093b6:	42b8      	cmp	r0, r7
 80093b8:	d02b      	beq.n	8009412 <_tx_timer_thread_entry+0xce>
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 80093ba:	f389 8810 	msr	PRIMASK, r9
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 80093be:	f3ef 8c10 	mrs	ip, PRIMASK
    __asm__ volatile (" CPSID i" : : : "memory" );
 80093c2:	b672      	cpsid	i
            while (expired_timers != TX_NULL)
 80093c4:	9f00      	ldr	r7, [sp, #0]
 80093c6:	b1f7      	cbz	r7, 8009406 <_tx_timer_thread_entry+0xc2>
                next_timer =  expired_timers -> tx_timer_internal_active_next;
 80093c8:	693a      	ldr	r2, [r7, #16]
                reactivate_timer =  TX_NULL;
 80093ca:	9601      	str	r6, [sp, #4]
                if (current_timer == next_timer)
 80093cc:	42ba      	cmp	r2, r7
 80093ce:	d018      	beq.n	8009402 <_tx_timer_thread_entry+0xbe>
                    previous_timer =                                   current_timer -> tx_timer_internal_active_previous;
 80093d0:	6978      	ldr	r0, [r7, #20]
                    expired_timers =  next_timer;
 80093d2:	9200      	str	r2, [sp, #0]
                    next_timer -> tx_timer_internal_active_previous =  previous_timer;
 80093d4:	6150      	str	r0, [r2, #20]
                    previous_timer -> tx_timer_internal_active_next =  next_timer;
 80093d6:	6102      	str	r2, [r0, #16]
                    next_timer -> tx_timer_internal_list_head =  &expired_timers;
 80093d8:	f8c2 d018 	str.w	sp, [r2, #24]
                if (current_timer -> tx_timer_internal_remaining_ticks > TX_TIMER_ENTRIES)
 80093dc:	683a      	ldr	r2, [r7, #0]
 80093de:	2a20      	cmp	r2, #32
 80093e0:	d8dc      	bhi.n	800939c <_tx_timer_thread_entry+0x58>
                    timeout_param =     current_timer -> tx_timer_internal_timeout_param;
 80093e2:	68f8      	ldr	r0, [r7, #12]
                    timeout_function =  current_timer -> tx_timer_internal_timeout_function;
 80093e4:	e9d7 3201 	ldrd	r3, r2, [r7, #4]
                    current_timer -> tx_timer_internal_remaining_ticks =  current_timer -> tx_timer_internal_re_initialize_ticks;
 80093e8:	603b      	str	r3, [r7, #0]
                    if (current_timer -> tx_timer_internal_remaining_ticks != ((ULONG) 0))
 80093ea:	b113      	cbz	r3, 80093f2 <_tx_timer_thread_entry+0xae>
                        current_timer -> tx_timer_internal_list_head =    &reactivate_timer;
 80093ec:	462b      	mov	r3, r5
                        current_timer -> tx_timer_internal_active_next =  current_timer;
 80093ee:	613f      	str	r7, [r7, #16]
                        reactivate_timer =  current_timer;
 80093f0:	9701      	str	r7, [sp, #4]
 80093f2:	61bb      	str	r3, [r7, #24]
                _tx_timer_expired_timer_ptr =  current_timer;
 80093f4:	6027      	str	r7, [r4, #0]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 80093f6:	f38c 8810 	msr	PRIMASK, ip
                if (timeout_function != TX_NULL)
 80093fa:	2a00      	cmp	r2, #0
 80093fc:	d0d6      	beq.n	80093ac <_tx_timer_thread_entry+0x68>
                    (timeout_function) (timeout_param);
 80093fe:	4790      	blx	r2
 8009400:	e7d4      	b.n	80093ac <_tx_timer_thread_entry+0x68>
                    expired_timers =  TX_NULL;
 8009402:	9600      	str	r6, [sp, #0]
 8009404:	e7ea      	b.n	80093dc <_tx_timer_thread_entry+0x98>

            /* Finally, suspend this thread and wait for the next expiration.  */

            /* Determine if another expiration took place while we were in this
               thread.  If so, process another expiration.  */
            if (_tx_timer_expired == TX_FALSE)
 8009406:	4b12      	ldr	r3, [pc, #72]	; (8009450 <_tx_timer_thread_entry+0x10c>)
 8009408:	681b      	ldr	r3, [r3, #0]
 800940a:	b13b      	cbz	r3, 800941c <_tx_timer_thread_entry+0xd8>
 800940c:	f38c 8810 	msr	PRIMASK, ip
 8009410:	e7a8      	b.n	8009364 <_tx_timer_thread_entry+0x20>
                    current_timer -> tx_timer_internal_list_head = TX_NULL;
 8009412:	61be      	str	r6, [r7, #24]
                    _tx_timer_system_activate(current_timer);
 8009414:	4638      	mov	r0, r7
 8009416:	f7ff ff53 	bl	80092c0 <_tx_timer_system_activate>
 800941a:	e7ce      	b.n	80093ba <_tx_timer_thread_entry+0x76>

                /* Set the suspending flag. */
                thread_ptr -> tx_thread_suspending =  TX_TRUE;

                /* Increment the preempt disable count prior to suspending.  */
                _tx_thread_preempt_disable++;
 800941c:	490d      	ldr	r1, [pc, #52]	; (8009454 <_tx_timer_thread_entry+0x110>)
                thread_ptr -> tx_thread_suspending =  TX_TRUE;
 800941e:	2201      	movs	r2, #1
                thread_ptr -> tx_thread_state =  TX_SUSPENDED;
 8009420:	2003      	movs	r0, #3
                _tx_thread_preempt_disable++;
 8009422:	680b      	ldr	r3, [r1, #0]
                thread_ptr -> tx_thread_state =  TX_SUSPENDED;
 8009424:	f8ca 0030 	str.w	r0, [sl, #48]	; 0x30
                _tx_thread_preempt_disable++;
 8009428:	4413      	add	r3, r2
                thread_ptr -> tx_thread_suspending =  TX_TRUE;
 800942a:	f8ca 2038 	str.w	r2, [sl, #56]	; 0x38
                _tx_thread_preempt_disable++;
 800942e:	600b      	str	r3, [r1, #0]
 8009430:	f38c 8810 	msr	PRIMASK, ip

                /* Restore interrupts.  */
                TX_RESTORE

                /* Call actual thread suspension routine.  */
                _tx_thread_system_suspend(thread_ptr);
 8009434:	4808      	ldr	r0, [pc, #32]	; (8009458 <_tx_timer_thread_entry+0x114>)
 8009436:	f7ff fdab 	bl	8008f90 <_tx_thread_system_suspend>
 800943a:	e793      	b.n	8009364 <_tx_timer_thread_entry+0x20>
                _tx_timer_current_ptr =  _tx_timer_list_start;
 800943c:	4b07      	ldr	r3, [pc, #28]	; (800945c <_tx_timer_thread_entry+0x118>)
 800943e:	681b      	ldr	r3, [r3, #0]
 8009440:	f8cb 3000 	str.w	r3, [fp]
 8009444:	e7a0      	b.n	8009388 <_tx_timer_thread_entry+0x44>
 8009446:	bf00      	nop
 8009448:	4154494d 	.word	0x4154494d
 800944c:	20002f30 	.word	0x20002f30
 8009450:	20002e54 	.word	0x20002e54
 8009454:	20002db8 	.word	0x20002db8
 8009458:	20002e68 	.word	0x20002e68
 800945c:	20002f34 	.word	0x20002f34
 8009460:	20002dd0 	.word	0x20002dd0
 8009464:	20002e60 	.word	0x20002e60

08009468 <_txe_mutex_create>:
        /* Mutex pointer is invalid, return appropriate error code.  */
        status =  TX_MUTEX_ERROR;
    }
    
    /* Now check to make sure the control block is the correct size.  */
    else if (mutex_control_block_size != (sizeof(TX_MUTEX)))
 8009468:	b108      	cbz	r0, 800946e <_txe_mutex_create+0x6>
 800946a:	2b34      	cmp	r3, #52	; 0x34
 800946c:	d001      	beq.n	8009472 <_txe_mutex_create+0xa>
    {

        /* Mutex pointer is invalid, return appropriate error code.  */
        status =  TX_MUTEX_ERROR;
 800946e:	201c      	movs	r0, #28
        status =  _tx_mutex_create(mutex_ptr, name_ptr, inherit);
    }

    /* Return completion status.  */
    return(status);
}
 8009470:	4770      	bx	lr
{
 8009472:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8009476:	f3ef 8410 	mrs	r4, PRIMASK
    __asm__ volatile (" CPSID i" : : : "memory" );
 800947a:	b672      	cpsid	i
        _tx_thread_preempt_disable++;
 800947c:	4f29      	ldr	r7, [pc, #164]	; (8009524 <_txe_mutex_create+0xbc>)
 800947e:	683b      	ldr	r3, [r7, #0]
 8009480:	3301      	adds	r3, #1
 8009482:	603b      	str	r3, [r7, #0]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8009484:	f384 8810 	msr	PRIMASK, r4
        for (i = ((ULONG) 0); i < _tx_mutex_created_count; i++)
 8009488:	4c27      	ldr	r4, [pc, #156]	; (8009528 <_txe_mutex_create+0xc0>)
        next_mutex =   _tx_mutex_created_ptr;
 800948a:	4b28      	ldr	r3, [pc, #160]	; (800952c <_txe_mutex_create+0xc4>)
        for (i = ((ULONG) 0); i < _tx_mutex_created_count; i++)
 800948c:	6825      	ldr	r5, [r4, #0]
        next_mutex =   _tx_mutex_created_ptr;
 800948e:	681c      	ldr	r4, [r3, #0]
            if (mutex_ptr == next_mutex)
 8009490:	b15d      	cbz	r5, 80094aa <_txe_mutex_create+0x42>
 8009492:	1b03      	subs	r3, r0, r4
 8009494:	fab3 f383 	clz	r3, r3
 8009498:	095b      	lsrs	r3, r3, #5
 800949a:	b113      	cbz	r3, 80094a2 <_txe_mutex_create+0x3a>
 800949c:	e005      	b.n	80094aa <_txe_mutex_create+0x42>
 800949e:	42ab      	cmp	r3, r5
 80094a0:	d203      	bcs.n	80094aa <_txe_mutex_create+0x42>
                next_mutex =  next_mutex -> tx_mutex_created_next;
 80094a2:	6a24      	ldr	r4, [r4, #32]
        for (i = ((ULONG) 0); i < _tx_mutex_created_count; i++)
 80094a4:	3301      	adds	r3, #1
            if (mutex_ptr == next_mutex)
 80094a6:	42a0      	cmp	r0, r4
 80094a8:	d1f9      	bne.n	800949e <_txe_mutex_create+0x36>
 80094aa:	4605      	mov	r5, r0
 80094ac:	4616      	mov	r6, r2
 80094ae:	4688      	mov	r8, r1
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 80094b0:	f3ef 8210 	mrs	r2, PRIMASK
    __asm__ volatile (" CPSID i" : : : "memory" );
 80094b4:	b672      	cpsid	i
        _tx_thread_preempt_disable--;
 80094b6:	683b      	ldr	r3, [r7, #0]
 80094b8:	3b01      	subs	r3, #1
 80094ba:	603b      	str	r3, [r7, #0]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 80094bc:	f382 8810 	msr	PRIMASK, r2
        _tx_thread_system_preempt_check();
 80094c0:	f7ff fcc2 	bl	8008e48 <_tx_thread_system_preempt_check>
        if (mutex_ptr == next_mutex)
 80094c4:	42a5      	cmp	r5, r4
 80094c6:	d015      	beq.n	80094f4 <_txe_mutex_create+0x8c>
                if (inherit != TX_NO_INHERIT)
 80094c8:	2e01      	cmp	r6, #1
 80094ca:	d81d      	bhi.n	8009508 <_txe_mutex_create+0xa0>
        TX_THREAD_GET_CURRENT(thread_ptr)
 80094cc:	4a18      	ldr	r2, [pc, #96]	; (8009530 <_txe_mutex_create+0xc8>)
        if (thread_ptr == &_tx_timer_thread)
 80094ce:	4b19      	ldr	r3, [pc, #100]	; (8009534 <_txe_mutex_create+0xcc>)
 80094d0:	6812      	ldr	r2, [r2, #0]
 80094d2:	429a      	cmp	r2, r3
 80094d4:	d01a      	beq.n	800950c <_txe_mutex_create+0xa4>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80094d6:	f3ef 8105 	mrs	r1, IPSR
        if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 80094da:	4b17      	ldr	r3, [pc, #92]	; (8009538 <_txe_mutex_create+0xd0>)
 80094dc:	681a      	ldr	r2, [r3, #0]
 80094de:	430a      	orrs	r2, r1
 80094e0:	d00b      	beq.n	80094fa <_txe_mutex_create+0x92>
 80094e2:	f3ef 8205 	mrs	r2, IPSR
            if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 80094e6:	681b      	ldr	r3, [r3, #0]
 80094e8:	4313      	orrs	r3, r2
 80094ea:	f1b3 3ff0 	cmp.w	r3, #4042322160	; 0xf0f0f0f0
 80094ee:	d204      	bcs.n	80094fa <_txe_mutex_create+0x92>
            status =  TX_CALLER_ERROR;
 80094f0:	2013      	movs	r0, #19
    return(status);
 80094f2:	e000      	b.n	80094f6 <_txe_mutex_create+0x8e>
        status =  TX_MUTEX_ERROR;
 80094f4:	201c      	movs	r0, #28
}
 80094f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        status =  _tx_mutex_create(mutex_ptr, name_ptr, inherit);
 80094fa:	4632      	mov	r2, r6
 80094fc:	4641      	mov	r1, r8
 80094fe:	4628      	mov	r0, r5
}
 8009500:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
        status =  _tx_mutex_create(mutex_ptr, name_ptr, inherit);
 8009504:	f7ff b8e4 	b.w	80086d0 <_tx_mutex_create>
                    status =  TX_INHERIT_ERROR;
 8009508:	201f      	movs	r0, #31
 800950a:	e7f4      	b.n	80094f6 <_txe_mutex_create+0x8e>
 800950c:	f3ef 8105 	mrs	r1, IPSR
        if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 8009510:	4b09      	ldr	r3, [pc, #36]	; (8009538 <_txe_mutex_create+0xd0>)
 8009512:	681a      	ldr	r2, [r3, #0]
 8009514:	430a      	orrs	r2, r1
 8009516:	d0eb      	beq.n	80094f0 <_txe_mutex_create+0x88>
 8009518:	f3ef 8205 	mrs	r2, IPSR
                status =  TX_CALLER_ERROR;
 800951c:	2013      	movs	r0, #19
            if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 800951e:	681b      	ldr	r3, [r3, #0]
 8009520:	e7e9      	b.n	80094f6 <_txe_mutex_create+0x8e>
 8009522:	bf00      	nop
 8009524:	20002db8 	.word	0x20002db8
 8009528:	20003354 	.word	0x20003354
 800952c:	20003358 	.word	0x20003358
 8009530:	20002dbc 	.word	0x20002dbc
 8009534:	20002e68 	.word	0x20002e68
 8009538:	2000019c 	.word	0x2000019c

0800953c <_txe_mutex_get>:

    /* Default status to success.  */
    status =  TX_SUCCESS;

    /* Check for an invalid mutex pointer.  */
    if (mutex_ptr == TX_NULL)
 800953c:	b118      	cbz	r0, 8009546 <_txe_mutex_get+0xa>
        /* Mutex pointer is invalid, return appropriate error code.  */
        status =  TX_MUTEX_ERROR;
    }
    
    /* Now check for a valid mutex ID.  */
    else if (mutex_ptr -> tx_mutex_id != TX_MUTEX_ID)
 800953e:	4b15      	ldr	r3, [pc, #84]	; (8009594 <_txe_mutex_get+0x58>)
 8009540:	6802      	ldr	r2, [r0, #0]
 8009542:	429a      	cmp	r2, r3
 8009544:	d001      	beq.n	800954a <_txe_mutex_get+0xe>
        status =  TX_MUTEX_ERROR;
 8009546:	201c      	movs	r0, #28
        status =  _tx_mutex_get(mutex_ptr, wait_option);
    }

    /* Return completion status.  */
    return(status);
}
 8009548:	4770      	bx	lr
{
 800954a:	b410      	push	{r4}
        if (wait_option != TX_NO_WAIT)
 800954c:	b981      	cbnz	r1, 8009570 <_txe_mutex_get+0x34>
 800954e:	4b12      	ldr	r3, [pc, #72]	; (8009598 <_txe_mutex_get+0x5c>)
 8009550:	f3ef 8205 	mrs	r2, IPSR
        if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 8009554:	681c      	ldr	r4, [r3, #0]
 8009556:	4322      	orrs	r2, r4
 8009558:	d006      	beq.n	8009568 <_txe_mutex_get+0x2c>
 800955a:	f3ef 8205 	mrs	r2, IPSR
            if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 800955e:	681b      	ldr	r3, [r3, #0]
 8009560:	4313      	orrs	r3, r2
 8009562:	f1b3 3ff0 	cmp.w	r3, #4042322160	; 0xf0f0f0f0
 8009566:	d312      	bcc.n	800958e <_txe_mutex_get+0x52>
}
 8009568:	f85d 4b04 	ldr.w	r4, [sp], #4
        status =  _tx_mutex_get(mutex_ptr, wait_option);
 800956c:	f7ff b8e0 	b.w	8008730 <_tx_mutex_get>
 8009570:	f3ef 8205 	mrs	r2, IPSR
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 8009574:	4b08      	ldr	r3, [pc, #32]	; (8009598 <_txe_mutex_get+0x5c>)
 8009576:	681c      	ldr	r4, [r3, #0]
 8009578:	4322      	orrs	r2, r4
 800957a:	d104      	bne.n	8009586 <_txe_mutex_get+0x4a>
                TX_THREAD_GET_CURRENT(current_thread)
 800957c:	4c07      	ldr	r4, [pc, #28]	; (800959c <_txe_mutex_get+0x60>)
                if (current_thread == &_tx_timer_thread)
 800957e:	4a08      	ldr	r2, [pc, #32]	; (80095a0 <_txe_mutex_get+0x64>)
 8009580:	6824      	ldr	r4, [r4, #0]
 8009582:	4294      	cmp	r4, r2
 8009584:	d1e4      	bne.n	8009550 <_txe_mutex_get+0x14>
                status =  TX_WAIT_ERROR;
 8009586:	2004      	movs	r0, #4
}
 8009588:	f85d 4b04 	ldr.w	r4, [sp], #4
 800958c:	4770      	bx	lr
                status =  TX_CALLER_ERROR;
 800958e:	2013      	movs	r0, #19
    return(status);
 8009590:	e7fa      	b.n	8009588 <_txe_mutex_get+0x4c>
 8009592:	bf00      	nop
 8009594:	4d555445 	.word	0x4d555445
 8009598:	2000019c 	.word	0x2000019c
 800959c:	20002dbc 	.word	0x20002dbc
 80095a0:	20002e68 	.word	0x20002e68

080095a4 <_txe_mutex_put>:

    /* Default status to success.  */
    status =  TX_SUCCESS;

    /* Check for an invalid mutex pointer.  */
    if (mutex_ptr == TX_NULL)
 80095a4:	b190      	cbz	r0, 80095cc <_txe_mutex_put+0x28>
        /* Mutex pointer is invalid, return appropriate error code.  */
        status =  TX_MUTEX_ERROR;
    }
    
    /* Now check for invalid mutex ID.  */
    else if (mutex_ptr -> tx_mutex_id != TX_MUTEX_ID)
 80095a6:	4b0b      	ldr	r3, [pc, #44]	; (80095d4 <_txe_mutex_put+0x30>)
 80095a8:	6802      	ldr	r2, [r0, #0]
 80095aa:	429a      	cmp	r2, r3
 80095ac:	d10e      	bne.n	80095cc <_txe_mutex_put+0x28>
 80095ae:	f3ef 8305 	mrs	r3, IPSR
    }
    else
    {

        /* Check for interrupt call.  */
        if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 80095b2:	4a09      	ldr	r2, [pc, #36]	; (80095d8 <_txe_mutex_put+0x34>)
 80095b4:	6811      	ldr	r1, [r2, #0]
 80095b6:	430b      	orrs	r3, r1
 80095b8:	d006      	beq.n	80095c8 <_txe_mutex_put+0x24>
 80095ba:	f3ef 8105 	mrs	r1, IPSR
        {
    
            /* Now, make sure the call is from an interrupt and not initialization.  */
            if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 80095be:	6813      	ldr	r3, [r2, #0]
 80095c0:	430b      	orrs	r3, r1
 80095c2:	f1b3 3ff0 	cmp.w	r3, #4042322160	; 0xf0f0f0f0
 80095c6:	d303      	bcc.n	80095d0 <_txe_mutex_put+0x2c>
    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
    {

        /* Call actual put mutex function.  */
        status =  _tx_mutex_put(mutex_ptr);
 80095c8:	f7ff b99c 	b.w	8008904 <_tx_mutex_put>
        status =  TX_MUTEX_ERROR;
 80095cc:	201c      	movs	r0, #28
 80095ce:	4770      	bx	lr
                status =  TX_CALLER_ERROR;
 80095d0:	2013      	movs	r0, #19
    }

    /* Return completion status.  */
    return(status);
}
 80095d2:	4770      	bx	lr
 80095d4:	4d555445 	.word	0x4d555445
 80095d8:	2000019c 	.word	0x2000019c

080095dc <_txe_semaphore_create>:
        /* Semaphore pointer is invalid, return appropriate error code.  */
        status =  TX_SEMAPHORE_ERROR;
    }

    /* Now check for a valid semaphore ID.  */
    else if (semaphore_control_block_size != (sizeof(TX_SEMAPHORE)))
 80095dc:	2b20      	cmp	r3, #32
 80095de:	d100      	bne.n	80095e2 <_txe_semaphore_create+0x6>
 80095e0:	b908      	cbnz	r0, 80095e6 <_txe_semaphore_create+0xa>
    {

        /* Semaphore pointer is invalid, return appropriate error code.  */
        status =  TX_SEMAPHORE_ERROR;
 80095e2:	200c      	movs	r0, #12
        status =  _tx_semaphore_create(semaphore_ptr, name_ptr, initial_count);
    }

    /* Return completion status.  */
    return(status);
}
 80095e4:	4770      	bx	lr
{
 80095e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 80095ea:	f3ef 8410 	mrs	r4, PRIMASK
    __asm__ volatile (" CPSID i" : : : "memory" );
 80095ee:	b672      	cpsid	i
        _tx_thread_preempt_disable++;
 80095f0:	4e21      	ldr	r6, [pc, #132]	; (8009678 <_txe_semaphore_create+0x9c>)
 80095f2:	6833      	ldr	r3, [r6, #0]
 80095f4:	3301      	adds	r3, #1
 80095f6:	6033      	str	r3, [r6, #0]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 80095f8:	f384 8810 	msr	PRIMASK, r4
        next_semaphore =  _tx_semaphore_created_ptr;
 80095fc:	4c1f      	ldr	r4, [pc, #124]	; (800967c <_txe_semaphore_create+0xa0>)
        for (i = ((ULONG) 0); i < _tx_semaphore_created_count; i++)
 80095fe:	4b20      	ldr	r3, [pc, #128]	; (8009680 <_txe_semaphore_create+0xa4>)
        next_semaphore =  _tx_semaphore_created_ptr;
 8009600:	6824      	ldr	r4, [r4, #0]
        for (i = ((ULONG) 0); i < _tx_semaphore_created_count; i++)
 8009602:	681d      	ldr	r5, [r3, #0]
            if (semaphore_ptr == next_semaphore)
 8009604:	42a0      	cmp	r0, r4
 8009606:	d00a      	beq.n	800961e <_txe_semaphore_create+0x42>
 8009608:	fab5 f385 	clz	r3, r5
 800960c:	095b      	lsrs	r3, r3, #5
 800960e:	b113      	cbz	r3, 8009616 <_txe_semaphore_create+0x3a>
 8009610:	e005      	b.n	800961e <_txe_semaphore_create+0x42>
 8009612:	42a0      	cmp	r0, r4
 8009614:	d003      	beq.n	800961e <_txe_semaphore_create+0x42>
        for (i = ((ULONG) 0); i < _tx_semaphore_created_count; i++)
 8009616:	3301      	adds	r3, #1
                next_semaphore =  next_semaphore -> tx_semaphore_created_next;
 8009618:	6964      	ldr	r4, [r4, #20]
            if (semaphore_ptr == next_semaphore)
 800961a:	42ab      	cmp	r3, r5
 800961c:	d3f9      	bcc.n	8009612 <_txe_semaphore_create+0x36>
 800961e:	4615      	mov	r5, r2
 8009620:	4688      	mov	r8, r1
 8009622:	4607      	mov	r7, r0
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8009624:	f3ef 8210 	mrs	r2, PRIMASK
    __asm__ volatile (" CPSID i" : : : "memory" );
 8009628:	b672      	cpsid	i
        _tx_thread_preempt_disable--;
 800962a:	6833      	ldr	r3, [r6, #0]
 800962c:	3b01      	subs	r3, #1
 800962e:	6033      	str	r3, [r6, #0]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8009630:	f382 8810 	msr	PRIMASK, r2
        _tx_thread_system_preempt_check();
 8009634:	f7ff fc08 	bl	8008e48 <_tx_thread_system_preempt_check>
        if (semaphore_ptr == next_semaphore)
 8009638:	42a7      	cmp	r7, r4
 800963a:	d018      	beq.n	800966e <_txe_semaphore_create+0x92>
            TX_THREAD_GET_CURRENT(thread_ptr)
 800963c:	4a11      	ldr	r2, [pc, #68]	; (8009684 <_txe_semaphore_create+0xa8>)
            if (thread_ptr == &_tx_timer_thread)
 800963e:	4b12      	ldr	r3, [pc, #72]	; (8009688 <_txe_semaphore_create+0xac>)
 8009640:	6812      	ldr	r2, [r2, #0]
 8009642:	429a      	cmp	r2, r3
 8009644:	d016      	beq.n	8009674 <_txe_semaphore_create+0x98>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8009646:	f3ef 8205 	mrs	r2, IPSR
        if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800964a:	4b10      	ldr	r3, [pc, #64]	; (800968c <_txe_semaphore_create+0xb0>)
 800964c:	6819      	ldr	r1, [r3, #0]
 800964e:	430a      	orrs	r2, r1
 8009650:	d006      	beq.n	8009660 <_txe_semaphore_create+0x84>
 8009652:	f3ef 8205 	mrs	r2, IPSR
            if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 8009656:	681b      	ldr	r3, [r3, #0]
 8009658:	4313      	orrs	r3, r2
 800965a:	f1b3 3ff0 	cmp.w	r3, #4042322160	; 0xf0f0f0f0
 800965e:	d309      	bcc.n	8009674 <_txe_semaphore_create+0x98>
        status =  _tx_semaphore_create(semaphore_ptr, name_ptr, initial_count);
 8009660:	462a      	mov	r2, r5
 8009662:	4641      	mov	r1, r8
 8009664:	4638      	mov	r0, r7
}
 8009666:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
        status =  _tx_semaphore_create(semaphore_ptr, name_ptr, initial_count);
 800966a:	f000 ba63 	b.w	8009b34 <_tx_semaphore_create>
        status =  TX_SEMAPHORE_ERROR;
 800966e:	200c      	movs	r0, #12
}
 8009670:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
                status =  TX_CALLER_ERROR;
 8009674:	2013      	movs	r0, #19
    return(status);
 8009676:	e7fb      	b.n	8009670 <_txe_semaphore_create+0x94>
 8009678:	20002db8 	.word	0x20002db8
 800967c:	20003360 	.word	0x20003360
 8009680:	20003370 	.word	0x20003370
 8009684:	20002dbc 	.word	0x20002dbc
 8009688:	20002e68 	.word	0x20002e68
 800968c:	2000019c 	.word	0x2000019c

08009690 <_txe_semaphore_delete>:

    /* Default status to success.  */
    status =  TX_SUCCESS;

    /* Check for an invalid semaphore pointer.  */
    if (semaphore_ptr == TX_NULL)
 8009690:	b180      	cbz	r0, 80096b4 <_txe_semaphore_delete+0x24>
        /* Semaphore pointer is invalid, return appropriate error code.  */
        status =  TX_SEMAPHORE_ERROR;
    }

    /* Now check for invalid semaphore ID.  */
    else if (semaphore_ptr -> tx_semaphore_id != TX_SEMAPHORE_ID)
 8009692:	6802      	ldr	r2, [r0, #0]
 8009694:	4b09      	ldr	r3, [pc, #36]	; (80096bc <_txe_semaphore_delete+0x2c>)
 8009696:	429a      	cmp	r2, r3
 8009698:	d10c      	bne.n	80096b4 <_txe_semaphore_delete+0x24>
 800969a:	f3ef 8305 	mrs	r3, IPSR
    {

        /* Check for invalid caller of this function.  */

        /* Is the caller an ISR or Initialization?  */
        if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800969e:	4a08      	ldr	r2, [pc, #32]	; (80096c0 <_txe_semaphore_delete+0x30>)
 80096a0:	6812      	ldr	r2, [r2, #0]
 80096a2:	4313      	orrs	r3, r2
 80096a4:	d108      	bne.n	80096b8 <_txe_semaphore_delete+0x28>
#ifndef TX_TIMER_PROCESS_IN_ISR
        else
        {
        
            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 80096a6:	4a07      	ldr	r2, [pc, #28]	; (80096c4 <_txe_semaphore_delete+0x34>)

            /* Is the caller the system timer thread?  */
            if (thread_ptr == &_tx_timer_thread)
 80096a8:	4b07      	ldr	r3, [pc, #28]	; (80096c8 <_txe_semaphore_delete+0x38>)
 80096aa:	6812      	ldr	r2, [r2, #0]
 80096ac:	429a      	cmp	r2, r3
 80096ae:	d003      	beq.n	80096b8 <_txe_semaphore_delete+0x28>
    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
    {

        /* Call actual semaphore delete function.  */
        status =  _tx_semaphore_delete(semaphore_ptr);
 80096b0:	f000 ba6a 	b.w	8009b88 <_tx_semaphore_delete>
        status =  TX_SEMAPHORE_ERROR;
 80096b4:	200c      	movs	r0, #12
 80096b6:	4770      	bx	lr
            status =  TX_CALLER_ERROR;
 80096b8:	2013      	movs	r0, #19
    }

    /* Return completion status.  */
    return(status);
}
 80096ba:	4770      	bx	lr
 80096bc:	53454d41 	.word	0x53454d41
 80096c0:	2000019c 	.word	0x2000019c
 80096c4:	20002dbc 	.word	0x20002dbc
 80096c8:	20002e68 	.word	0x20002e68

080096cc <_txe_semaphore_get>:

    /* Default status to success.  */
    status =  TX_SUCCESS;

    /* Check for an invalid semaphore pointer.  */
    if (semaphore_ptr == TX_NULL)
 80096cc:	b188      	cbz	r0, 80096f2 <_txe_semaphore_get+0x26>
        /* Semaphore pointer is invalid, return appropriate error code.  */
        status =  TX_SEMAPHORE_ERROR;
    }
    
    /* Now check for invalid semaphore ID.  */
    else if (semaphore_ptr -> tx_semaphore_id != TX_SEMAPHORE_ID)
 80096ce:	4b0b      	ldr	r3, [pc, #44]	; (80096fc <_txe_semaphore_get+0x30>)
 80096d0:	6802      	ldr	r2, [r0, #0]
 80096d2:	429a      	cmp	r2, r3
 80096d4:	d10d      	bne.n	80096f2 <_txe_semaphore_get+0x26>
    else
    {

        /* Check for a wait option error.  Only threads are allowed any form of 
           suspension.  */
        if (wait_option != TX_NO_WAIT)
 80096d6:	b151      	cbz	r1, 80096ee <_txe_semaphore_get+0x22>
 80096d8:	f3ef 8305 	mrs	r3, IPSR
        {

            /* Is the call from an ISR or Initialization?  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 80096dc:	4a08      	ldr	r2, [pc, #32]	; (8009700 <_txe_semaphore_get+0x34>)
 80096de:	6812      	ldr	r2, [r2, #0]
 80096e0:	4313      	orrs	r3, r2
 80096e2:	d108      	bne.n	80096f6 <_txe_semaphore_get+0x2a>
#ifndef TX_TIMER_PROCESS_IN_ISR
            else
            {
            
                /* Pickup thread pointer.  */
                TX_THREAD_GET_CURRENT(current_thread)
 80096e4:	4a07      	ldr	r2, [pc, #28]	; (8009704 <_txe_semaphore_get+0x38>)

                /* Is the current thread the timer thread?  */
                if (current_thread == &_tx_timer_thread)
 80096e6:	4b08      	ldr	r3, [pc, #32]	; (8009708 <_txe_semaphore_get+0x3c>)
 80096e8:	6812      	ldr	r2, [r2, #0]
 80096ea:	429a      	cmp	r2, r3
 80096ec:	d003      	beq.n	80096f6 <_txe_semaphore_get+0x2a>
    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
    {

        /* Call actual get semaphore function.  */
        status =  _tx_semaphore_get(semaphore_ptr, wait_option);
 80096ee:	f000 ba99 	b.w	8009c24 <_tx_semaphore_get>
        status =  TX_SEMAPHORE_ERROR;
 80096f2:	200c      	movs	r0, #12
 80096f4:	4770      	bx	lr
                status =  TX_WAIT_ERROR;
 80096f6:	2004      	movs	r0, #4
    }

    /* Return completion status.  */
    return(status);
}
 80096f8:	4770      	bx	lr
 80096fa:	bf00      	nop
 80096fc:	53454d41 	.word	0x53454d41
 8009700:	2000019c 	.word	0x2000019c
 8009704:	20002dbc 	.word	0x20002dbc
 8009708:	20002e68 	.word	0x20002e68

0800970c <_txe_semaphore_put>:

UINT        status;


    /* Check for an invalid semaphore pointer.  */
    if (semaphore_ptr == TX_NULL)
 800970c:	b118      	cbz	r0, 8009716 <_txe_semaphore_put+0xa>
        /* Semaphore pointer is invalid, return appropriate error code.  */
        status =  TX_SEMAPHORE_ERROR;
    }
    
    /* Now check for invalid semaphore ID.  */
    else if (semaphore_ptr -> tx_semaphore_id != TX_SEMAPHORE_ID)
 800970e:	6802      	ldr	r2, [r0, #0]
 8009710:	4b03      	ldr	r3, [pc, #12]	; (8009720 <_txe_semaphore_put+0x14>)
 8009712:	429a      	cmp	r2, r3
 8009714:	d001      	beq.n	800971a <_txe_semaphore_put+0xe>
        status =  _tx_semaphore_put(semaphore_ptr);
    }

    /* Return completion status.  */
    return(status);
}
 8009716:	200c      	movs	r0, #12
 8009718:	4770      	bx	lr
        status =  _tx_semaphore_put(semaphore_ptr);
 800971a:	f000 bac5 	b.w	8009ca8 <_tx_semaphore_put>
 800971e:	bf00      	nop
 8009720:	53454d41 	.word	0x53454d41

08009724 <_txe_thread_create>:
/*                                                                        */
/**************************************************************************/
UINT _txe_thread_create(TX_THREAD* thread_ptr, CHAR* name_ptr, VOID (*entry_function)(ULONG id),
		ULONG entry_input, VOID* stack_start, ULONG stack_size, UINT priority,
		UINT preempt_threshold, ULONG time_slice, UINT auto_start, UINT thread_control_block_size)
{
 8009724:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009728:	b085      	sub	sp, #20
 800972a:	e9dd 9410 	ldrd	r9, r4, [sp, #64]	; 0x40
 800972e:	e9dd 780e 	ldrd	r7, r8, [sp, #56]	; 0x38
 8009732:	9401      	str	r4, [sp, #4]
 8009734:	9c12      	ldr	r4, [sp, #72]	; 0x48
 8009736:	9403      	str	r4, [sp, #12]
 8009738:	9c13      	ldr	r4, [sp, #76]	; 0x4c
 800973a:	9402      	str	r4, [sp, #8]
 800973c:	9c14      	ldr	r4, [sp, #80]	; 0x50
	{
		/* Thread pointer is invalid, return appropriate error code.  */
		status = TX_THREAD_ERROR;
	}
	/* Now check for invalid thread control block size.  */
	else if (thread_control_block_size != (sizeof(TX_THREAD)))
 800973e:	2800      	cmp	r0, #0
 8009740:	d079      	beq.n	8009836 <_txe_thread_create+0x112>
 8009742:	2cc8      	cmp	r4, #200	; 0xc8
 8009744:	d177      	bne.n	8009836 <_txe_thread_create+0x112>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8009746:	f3ef 8510 	mrs	r5, PRIMASK
    __asm__ volatile (" CPSID i" : : : "memory" );
 800974a:	b672      	cpsid	i
	{
		/* Disable interrupts.  */
		TX_DISABLE

		/* Increment the preempt disable flag.  */
		_tx_thread_preempt_disable++;
 800974c:	f8df e140 	ldr.w	lr, [pc, #320]	; 8009890 <_txe_thread_create+0x16c>
 8009750:	f8de 4000 	ldr.w	r4, [lr]
 8009754:	3401      	adds	r4, #1
 8009756:	f8ce 4000 	str.w	r4, [lr]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 800975a:	f385 8810 	msr	PRIMASK, r5
		/* Restore interrupts.  */
		TX_RESTORE

		/* Next see if it is already in the created list.  */
		break_flag = TX_FALSE;
		next_thread = _tx_thread_created_ptr;
 800975e:	4c47      	ldr	r4, [pc, #284]	; (800987c <_txe_thread_create+0x158>)
		work_ptr = TX_VOID_TO_UCHAR_POINTER_CONVERT(stack_start);
		work_ptr = TX_UCHAR_POINTER_ADD(work_ptr, (stack_size - ((ULONG ) 1)));
 8009760:	f108 3cff 	add.w	ip, r8, #4294967295
		stack_end = TX_UCHAR_TO_VOID_POINTER_CONVERT(work_ptr);
		for (i = ((ULONG)0); i < _tx_thread_created_count; i++)
 8009764:	4d46      	ldr	r5, [pc, #280]	; (8009880 <_txe_thread_create+0x15c>)
		next_thread = _tx_thread_created_ptr;
 8009766:	6824      	ldr	r4, [r4, #0]
		work_ptr = TX_UCHAR_POINTER_ADD(work_ptr, (stack_size - ((ULONG ) 1)));
 8009768:	44bc      	add	ip, r7
		for (i = ((ULONG)0); i < _tx_thread_created_count; i++)
 800976a:	f8d5 b000 	ldr.w	fp, [r5]
		{
			/* Determine if this thread matches the thread in the list.  */
			if (thread_ptr == next_thread)
 800976e:	1b05      	subs	r5, r0, r4
 8009770:	fab5 f585 	clz	r5, r5
 8009774:	096d      	lsrs	r5, r5, #5
 8009776:	f1bb 0f00 	cmp.w	fp, #0
 800977a:	bf08      	it	eq
 800977c:	2501      	moveq	r5, #1
				/* Set the break flag.  */
				break_flag = TX_TRUE;
			}

			/* Determine if we need to break the loop.  */
			if (break_flag == TX_TRUE)
 800977e:	b985      	cbnz	r5, 80097a2 <_txe_thread_create+0x7e>
		for (i = ((ULONG)0); i < _tx_thread_created_count; i++)
 8009780:	469a      	mov	sl, r3
				/* Yes, break out of the loop.  */
				break;
			}

			/* Check the stack pointer to see if it overlaps with this thread's stack.  */
			if (stack_start >= next_thread->tx_thread_stack_start)
 8009782:	68e6      	ldr	r6, [r4, #12]
 8009784:	42be      	cmp	r6, r7
 8009786:	d865      	bhi.n	8009854 <_txe_thread_create+0x130>
			{
				if (stack_start < next_thread->tx_thread_stack_end)
 8009788:	6923      	ldr	r3, [r4, #16]
 800978a:	42bb      	cmp	r3, r7
 800978c:	d962      	bls.n	8009854 <_txe_thread_create+0x130>
					break_flag = TX_TRUE;
				}
			}

			/* Check the end of the stack to see if it is inside this thread's stack area as well.  */
			if (stack_end >= next_thread->tx_thread_stack_start)
 800978e:	4566      	cmp	r6, ip
 8009790:	d803      	bhi.n	800979a <_txe_thread_create+0x76>
 8009792:	2601      	movs	r6, #1
					stack_start = TX_NULL;
 8009794:	2700      	movs	r7, #0
			{
				if (stack_end < next_thread->tx_thread_stack_end)
 8009796:	4563      	cmp	r3, ip
 8009798:	d951      	bls.n	800983e <_txe_thread_create+0x11a>
 800979a:	4653      	mov	r3, sl
					break_flag = TX_TRUE;
				}
			}

			/* Move to the next thread.  */
			next_thread = next_thread->tx_thread_created_next;
 800979c:	f8d4 4088 	ldr.w	r4, [r4, #136]	; 0x88
					stack_start = TX_NULL;
 80097a0:	2700      	movs	r7, #0
 80097a2:	4605      	mov	r5, r0
 80097a4:	469a      	mov	sl, r3
 80097a6:	4616      	mov	r6, r2
 80097a8:	468b      	mov	fp, r1
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 80097aa:	f3ef 8210 	mrs	r2, PRIMASK
    __asm__ volatile (" CPSID i" : : : "memory" );
 80097ae:	b672      	cpsid	i

		/* Disable interrupts.  */
		TX_DISABLE

		/* Decrement the preempt disable flag.  */
		_tx_thread_preempt_disable--;
 80097b0:	f8de 3000 	ldr.w	r3, [lr]
 80097b4:	3b01      	subs	r3, #1
 80097b6:	f8ce 3000 	str.w	r3, [lr]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 80097ba:	f382 8810 	msr	PRIMASK, r2

		/* Restore interrupts.  */
		TX_RESTORE

		/* Check for preemption.  */
		_tx_thread_system_preempt_check();
 80097be:	f7ff fb43 	bl	8008e48 <_tx_thread_system_preempt_check>

		/* At this point, check to see if there is a duplicate thread.  */
		if (thread_ptr == next_thread)
 80097c2:	42a5      	cmp	r5, r4
 80097c4:	d037      	beq.n	8009836 <_txe_thread_create+0x112>
		{
			/* Invalid stack or entry point, return appropriate error code.  */
			status = TX_PTR_ERROR;
		}
		/* Check for invalid thread entry point.  */
		else if (entry_function == TX_NULL)
 80097c6:	2e00      	cmp	r6, #0
 80097c8:	d04c      	beq.n	8009864 <_txe_thread_create+0x140>
 80097ca:	2f00      	cmp	r7, #0
 80097cc:	d04a      	beq.n	8009864 <_txe_thread_create+0x140>
		{
			/* Invalid stack or entry point, return appropriate error code.  */
			status = TX_PTR_ERROR;
		}
		/* Check the stack size.  */
		else if (stack_size < ((ULONG) TX_MINIMUM_STACK))
 80097ce:	f1b8 0fc7 	cmp.w	r8, #199	; 0xc7
 80097d2:	d945      	bls.n	8009860 <_txe_thread_create+0x13c>
		{
			/* Stack is not big enough, return appropriate error code.  */
			status = TX_SIZE_ERROR;
		}
		/* Check the priority specified.  */
		else if (priority >= ((UINT) TX_MAX_PRIORITIES))
 80097d4:	f1b9 0f1f 	cmp.w	r9, #31
 80097d8:	d848      	bhi.n	800986c <_txe_thread_create+0x148>
		{
			/* Invalid priority selected, return appropriate error code.  */
			status = TX_PRIORITY_ERROR;
		}
		/* Check preemption threshold. */
		else if (preempt_threshold > priority)
 80097da:	9b01      	ldr	r3, [sp, #4]
 80097dc:	4599      	cmp	r9, r3
 80097de:	d34b      	bcc.n	8009878 <_txe_thread_create+0x154>
		{
			/* Invalid preempt threshold, return appropriate error code.  */
			status = TX_THRESH_ERROR;
		}
		/* Check the start selection.  */
		else if (auto_start > TX_AUTO_START)
 80097e0:	9b02      	ldr	r3, [sp, #8]
 80097e2:	2b01      	cmp	r3, #1
 80097e4:	d844      	bhi.n	8009870 <_txe_thread_create+0x14c>
		}
		else
		{
#ifndef TX_TIMER_PROCESS_IN_ISR
			/* Pickup thread pointer.  */
			TX_THREAD_GET_CURRENT(current_thread)
 80097e6:	4a27      	ldr	r2, [pc, #156]	; (8009884 <_txe_thread_create+0x160>)

			/* Check for invalid caller of this function.  First check for a calling thread.  */
			if (current_thread == &_tx_timer_thread)
 80097e8:	4b27      	ldr	r3, [pc, #156]	; (8009888 <_txe_thread_create+0x164>)
 80097ea:	6810      	ldr	r0, [r2, #0]
	status = TX_SUCCESS;
 80097ec:	4298      	cmp	r0, r3
 80097ee:	bf0c      	ite	eq
 80097f0:	2013      	moveq	r0, #19
 80097f2:	2000      	movne	r0, #0
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80097f4:	f3ef 8205 	mrs	r2, IPSR
				status = TX_CALLER_ERROR;
			}
#endif

			/* Check for interrupt call.  */
			if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG)0))
 80097f8:	4b24      	ldr	r3, [pc, #144]	; (800988c <_txe_thread_create+0x168>)
 80097fa:	6819      	ldr	r1, [r3, #0]
 80097fc:	430a      	orrs	r2, r1
 80097fe:	d006      	beq.n	800980e <_txe_thread_create+0xea>
 8009800:	f3ef 8205 	mrs	r2, IPSR
			{
				/* Now, make sure the call is from an interrupt and not initialization.  */
				if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 8009804:	681b      	ldr	r3, [r3, #0]
 8009806:	4313      	orrs	r3, r2
 8009808:	f1b3 3ff0 	cmp.w	r3, #4042322160	; 0xf0f0f0f0
 800980c:	d332      	bcc.n	8009874 <_txe_thread_create+0x150>
			}
		}
	}

	/* Determine if everything is okay.  */
	if (status == TX_SUCCESS)
 800980e:	b998      	cbnz	r0, 8009838 <_txe_thread_create+0x114>
	{
		/* Call actual thread create function.  */
		status = _tx_thread_create(thread_ptr, name_ptr, entry_function, entry_input, stack_start,
 8009810:	9b02      	ldr	r3, [sp, #8]
 8009812:	4628      	mov	r0, r5
 8009814:	9a03      	ldr	r2, [sp, #12]
 8009816:	9901      	ldr	r1, [sp, #4]
 8009818:	9313      	str	r3, [sp, #76]	; 0x4c
 800981a:	4653      	mov	r3, sl
 800981c:	9212      	str	r2, [sp, #72]	; 0x48
 800981e:	4632      	mov	r2, r6
 8009820:	9111      	str	r1, [sp, #68]	; 0x44
 8009822:	4659      	mov	r1, fp
 8009824:	f8cd 9040 	str.w	r9, [sp, #64]	; 0x40
 8009828:	e9cd 780e 	strd	r7, r8, [sp, #56]	; 0x38
				stack_size, priority, preempt_threshold, time_slice, auto_start);
	}

	/* Return completion status.  */
	return (status);
}
 800982c:	b005      	add	sp, #20
 800982e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		status = _tx_thread_create(thread_ptr, name_ptr, entry_function, entry_input, stack_start,
 8009832:	f7ff b971 	b.w	8008b18 <_tx_thread_create>
		status = TX_THREAD_ERROR;
 8009836:	200e      	movs	r0, #14
}
 8009838:	b005      	add	sp, #20
 800983a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			next_thread = next_thread->tx_thread_created_next;
 800983e:	f8d4 4088 	ldr.w	r4, [r4, #136]	; 0x88
		for (i = ((ULONG)0); i < _tx_thread_created_count; i++)
 8009842:	3501      	adds	r5, #1
			if (break_flag == TX_TRUE)
 8009844:	42a0      	cmp	r0, r4
 8009846:	bf18      	it	ne
 8009848:	455d      	cmpne	r5, fp
 800984a:	d201      	bcs.n	8009850 <_txe_thread_create+0x12c>
 800984c:	2e00      	cmp	r6, #0
 800984e:	d098      	beq.n	8009782 <_txe_thread_create+0x5e>
 8009850:	4653      	mov	r3, sl
 8009852:	e7a6      	b.n	80097a2 <_txe_thread_create+0x7e>
			if (stack_end >= next_thread->tx_thread_stack_start)
 8009854:	4566      	cmp	r6, ip
 8009856:	f04f 0600 	mov.w	r6, #0
 800985a:	d8f0      	bhi.n	800983e <_txe_thread_create+0x11a>
 800985c:	6923      	ldr	r3, [r4, #16]
 800985e:	e79a      	b.n	8009796 <_txe_thread_create+0x72>
			status = TX_SIZE_ERROR;
 8009860:	2005      	movs	r0, #5
 8009862:	e7e9      	b.n	8009838 <_txe_thread_create+0x114>
			status = TX_PTR_ERROR;
 8009864:	2003      	movs	r0, #3
}
 8009866:	b005      	add	sp, #20
 8009868:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			status = TX_PRIORITY_ERROR;
 800986c:	200f      	movs	r0, #15
 800986e:	e7e3      	b.n	8009838 <_txe_thread_create+0x114>
			status = TX_START_ERROR;
 8009870:	2010      	movs	r0, #16
 8009872:	e7e1      	b.n	8009838 <_txe_thread_create+0x114>
					status = TX_CALLER_ERROR;
 8009874:	2013      	movs	r0, #19
	return (status);
 8009876:	e7df      	b.n	8009838 <_txe_thread_create+0x114>
			status = TX_THRESH_ERROR;
 8009878:	2018      	movs	r0, #24
 800987a:	e7dd      	b.n	8009838 <_txe_thread_create+0x114>
 800987c:	20002da8 	.word	0x20002da8
 8009880:	20002db0 	.word	0x20002db0
 8009884:	20002dbc 	.word	0x20002dbc
 8009888:	20002e68 	.word	0x20002e68
 800988c:	2000019c 	.word	0x2000019c
 8009890:	20002db8 	.word	0x20002db8

08009894 <_txe_thread_delete>:
 8009894:	f3ef 8205 	mrs	r2, IPSR

UINT        status;


    /* Check for invalid caller of this function.  */
    if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 8009898:	4907      	ldr	r1, [pc, #28]	; (80098b8 <_txe_thread_delete+0x24>)
 800989a:	6809      	ldr	r1, [r1, #0]
 800989c:	430a      	orrs	r2, r1
 800989e:	d108      	bne.n	80098b2 <_txe_thread_delete+0x1e>
        /* Invalid caller of this function, return appropriate error code.  */
        status =  TX_CALLER_ERROR;
    }

    /* Check for an invalid thread pointer.  */
    else if (thread_ptr == TX_NULL)
 80098a0:	b118      	cbz	r0, 80098aa <_txe_thread_delete+0x16>
        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
    }

    /* Now check for invalid thread ID.  */
    else if (thread_ptr -> tx_thread_id != TX_THREAD_ID)
 80098a2:	6802      	ldr	r2, [r0, #0]
 80098a4:	4b05      	ldr	r3, [pc, #20]	; (80098bc <_txe_thread_delete+0x28>)
 80098a6:	429a      	cmp	r2, r3
 80098a8:	d001      	beq.n	80098ae <_txe_thread_delete+0x1a>
        status =  TX_THREAD_ERROR;
 80098aa:	200e      	movs	r0, #14
        status =  _tx_thread_delete(thread_ptr);
    }

    /* Return completion status.  */
    return(status);
}
 80098ac:	4770      	bx	lr
        status =  _tx_thread_delete(thread_ptr);
 80098ae:	f000 ba2d 	b.w	8009d0c <_tx_thread_delete>
        status =  TX_CALLER_ERROR;
 80098b2:	2013      	movs	r0, #19
 80098b4:	4770      	bx	lr
 80098b6:	bf00      	nop
 80098b8:	2000019c 	.word	0x2000019c
 80098bc:	54485244 	.word	0x54485244

080098c0 <_txe_thread_info_get>:

UINT    status;


    /* Check for an invalid thread pointer.  */
    if (thread_ptr == TX_NULL)
 80098c0:	b150      	cbz	r0, 80098d8 <_txe_thread_info_get+0x18>
{
 80098c2:	b430      	push	{r4, r5}
        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
    }
    
    /* Now check for invalid thread ID.  */
    else if (thread_ptr -> tx_thread_id != TX_THREAD_ID)
 80098c4:	6805      	ldr	r5, [r0, #0]
 80098c6:	4c05      	ldr	r4, [pc, #20]	; (80098dc <_txe_thread_info_get+0x1c>)
 80098c8:	42a5      	cmp	r5, r4
 80098ca:	d002      	beq.n	80098d2 <_txe_thread_info_get+0x12>
                            time_slice, next_thread, next_suspended_thread);
    }

    /* Return completion status.  */
    return(status);
}
 80098cc:	200e      	movs	r0, #14
 80098ce:	bc30      	pop	{r4, r5}
 80098d0:	4770      	bx	lr
 80098d2:	bc30      	pop	{r4, r5}
        status =  _tx_thread_info_get(thread_ptr, name, state, run_count, priority, preemption_threshold, 
 80098d4:	f000 ba48 	b.w	8009d68 <_tx_thread_info_get>
}
 80098d8:	200e      	movs	r0, #14
 80098da:	4770      	bx	lr
 80098dc:	54485244 	.word	0x54485244

080098e0 <_txe_thread_relinquish>:

TX_THREAD   *current_thread;


    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(current_thread)
 80098e0:	4b05      	ldr	r3, [pc, #20]	; (80098f8 <_txe_thread_relinquish+0x18>)

    /* Make sure a thread is executing.  */
    if (current_thread != TX_NULL)
 80098e2:	681b      	ldr	r3, [r3, #0]
 80098e4:	b12b      	cbz	r3, 80098f2 <_txe_thread_relinquish+0x12>
 80098e6:	f3ef 8305 	mrs	r3, IPSR
    {

        /* Now make sure the call is not from an ISR or Initialization.  */
        if (TX_THREAD_GET_SYSTEM_STATE() == ((ULONG) 0))
 80098ea:	4a04      	ldr	r2, [pc, #16]	; (80098fc <_txe_thread_relinquish+0x1c>)
 80098ec:	6812      	ldr	r2, [r2, #0]
 80098ee:	4313      	orrs	r3, r2
 80098f0:	d000      	beq.n	80098f4 <_txe_thread_relinquish+0x14>
        
            /* Okay to call the real relinquish function.  */
            _tx_thread_relinquish();
        }
    }
}
 80098f2:	4770      	bx	lr
            _tx_thread_relinquish();
 80098f4:	f000 ba6a 	b.w	8009dcc <_tx_thread_relinquish>
 80098f8:	20002dbc 	.word	0x20002dbc
 80098fc:	2000019c 	.word	0x2000019c

08009900 <_txe_thread_resume>:

UINT    status;


    /* Check for an invalid thread pointer.  */
    if (thread_ptr == TX_NULL)
 8009900:	b118      	cbz	r0, 800990a <_txe_thread_resume+0xa>
        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
    }
    
    /* Now check for invalid thread ID.  */
    else if (thread_ptr -> tx_thread_id != TX_THREAD_ID)
 8009902:	6802      	ldr	r2, [r0, #0]
 8009904:	4b03      	ldr	r3, [pc, #12]	; (8009914 <_txe_thread_resume+0x14>)
 8009906:	429a      	cmp	r2, r3
 8009908:	d001      	beq.n	800990e <_txe_thread_resume+0xe>
        status =  _tx_thread_resume(thread_ptr);
    }

    /* Return completion status.  */
    return(status);
}
 800990a:	200e      	movs	r0, #14
 800990c:	4770      	bx	lr
        status =  _tx_thread_resume(thread_ptr);
 800990e:	f000 ba99 	b.w	8009e44 <_tx_thread_resume>
 8009912:	bf00      	nop
 8009914:	54485244 	.word	0x54485244

08009918 <_txe_thread_suspend>:

UINT    status;


    /* Check for an invalid thread pointer.  */
    if (thread_ptr == TX_NULL)
 8009918:	b118      	cbz	r0, 8009922 <_txe_thread_suspend+0xa>
        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
    }

    /* Now check for invalid thread ID.  */
    else if (thread_ptr -> tx_thread_id != TX_THREAD_ID)
 800991a:	6802      	ldr	r2, [r0, #0]
 800991c:	4b03      	ldr	r3, [pc, #12]	; (800992c <_txe_thread_suspend+0x14>)
 800991e:	429a      	cmp	r2, r3
 8009920:	d001      	beq.n	8009926 <_txe_thread_suspend+0xe>
        status =  _tx_thread_suspend(thread_ptr);
    }

    /* Return completion status.  */
    return(status);
}
 8009922:	200e      	movs	r0, #14
 8009924:	4770      	bx	lr
        status =  _tx_thread_suspend(thread_ptr);
 8009926:	f000 bacf 	b.w	8009ec8 <_tx_thread_suspend>
 800992a:	bf00      	nop
 800992c:	54485244 	.word	0x54485244

08009930 <_txe_thread_terminate>:

UINT        status;


    /* Check for an invalid thread pointer.  */
    if (thread_ptr == TX_NULL)
 8009930:	b158      	cbz	r0, 800994a <_txe_thread_terminate+0x1a>
        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
    }
    
    /* Now check for invalid thread ID.  */
    else if (thread_ptr -> tx_thread_id != TX_THREAD_ID)
 8009932:	6802      	ldr	r2, [r0, #0]
 8009934:	4b07      	ldr	r3, [pc, #28]	; (8009954 <_txe_thread_terminate+0x24>)
 8009936:	429a      	cmp	r2, r3
 8009938:	d107      	bne.n	800994a <_txe_thread_terminate+0x1a>
 800993a:	f3ef 8305 	mrs	r3, IPSR
        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
    }

    /* Check for invalid caller of this function.  */
    else if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800993e:	4a06      	ldr	r2, [pc, #24]	; (8009958 <_txe_thread_terminate+0x28>)
 8009940:	6812      	ldr	r2, [r2, #0]
 8009942:	4313      	orrs	r3, r2
 8009944:	d103      	bne.n	800994e <_txe_thread_terminate+0x1e>
    }
    else
    {

        /* Call actual thread terminate function.  */
        status =  _tx_thread_terminate(thread_ptr);
 8009946:	f000 bafb 	b.w	8009f40 <_tx_thread_terminate>
        status =  TX_THREAD_ERROR;
 800994a:	200e      	movs	r0, #14
 800994c:	4770      	bx	lr
        status =  TX_CALLER_ERROR;
 800994e:	2013      	movs	r0, #19
    }

    /* Return completion status.  */
    return(status);
}
 8009950:	4770      	bx	lr
 8009952:	bf00      	nop
 8009954:	54485244 	.word	0x54485244
 8009958:	2000019c 	.word	0x2000019c

0800995c <_tx_initialize_high_level>:
/*                                                                        */
/*  05-19-2020     William E. Lamie         Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
VOID _tx_initialize_high_level(VOID)
{
 800995c:	b538      	push	{r3, r4, r5, lr}

	/* Initialize the event log, if enabled.  */
	TX_EL_INITIALIZE

	/* Call the thread control initialization function.  */
	_tx_thread_initialize();
 800995e:	f7ff f97b 	bl	8008c58 <_tx_thread_initialize>
#ifndef TX_DISABLE_REDUNDANT_CLEARING
	/* Call the semaphore initialization function.  */
	_tx_semaphore_initialize();

	/* Call the queue initialization function.  */
	_tx_queue_initialize();
 8009962:	4d0e      	ldr	r5, [pc, #56]	; (800999c <_tx_initialize_high_level+0x40>)
	_tx_timer_initialize();
 8009964:	f7ff fc36 	bl	80091d4 <_tx_timer_initialize>
	_tx_semaphore_initialize();
 8009968:	2300      	movs	r3, #0
 800996a:	490d      	ldr	r1, [pc, #52]	; (80099a0 <_tx_initialize_high_level+0x44>)
 800996c:	4a0d      	ldr	r2, [pc, #52]	; (80099a4 <_tx_initialize_high_level+0x48>)
 800996e:	600b      	str	r3, [r1, #0]
 8009970:	6013      	str	r3, [r2, #0]
	_tx_queue_initialize();
 8009972:	4c0d      	ldr	r4, [pc, #52]	; (80099a8 <_tx_initialize_high_level+0x4c>)

	/* Call the event flag initialization function.  */
	_tx_event_flags_initialize();
 8009974:	480d      	ldr	r0, [pc, #52]	; (80099ac <_tx_initialize_high_level+0x50>)
 8009976:	490e      	ldr	r1, [pc, #56]	; (80099b0 <_tx_initialize_high_level+0x54>)

	/* Call the block pool initialization function.  */
	_tx_block_pool_initialize();
 8009978:	4a0e      	ldr	r2, [pc, #56]	; (80099b4 <_tx_initialize_high_level+0x58>)
	_tx_queue_initialize();
 800997a:	602b      	str	r3, [r5, #0]
 800997c:	6023      	str	r3, [r4, #0]
	_tx_event_flags_initialize();
 800997e:	6003      	str	r3, [r0, #0]
 8009980:	600b      	str	r3, [r1, #0]
	_tx_block_pool_initialize();
 8009982:	6013      	str	r3, [r2, #0]
 8009984:	4d0c      	ldr	r5, [pc, #48]	; (80099b8 <_tx_initialize_high_level+0x5c>)

	/* Call the byte pool initialization function.  */
	_tx_byte_pool_initialize();
 8009986:	4c0d      	ldr	r4, [pc, #52]	; (80099bc <_tx_initialize_high_level+0x60>)
 8009988:	480d      	ldr	r0, [pc, #52]	; (80099c0 <_tx_initialize_high_level+0x64>)

	/* Call the mutex initialization function.  */
	_tx_mutex_initialize();
 800998a:	490e      	ldr	r1, [pc, #56]	; (80099c4 <_tx_initialize_high_level+0x68>)
 800998c:	4a0e      	ldr	r2, [pc, #56]	; (80099c8 <_tx_initialize_high_level+0x6c>)
	_tx_block_pool_initialize();
 800998e:	602b      	str	r3, [r5, #0]
	_tx_byte_pool_initialize();
 8009990:	6023      	str	r3, [r4, #0]
 8009992:	6003      	str	r3, [r0, #0]
	_tx_mutex_initialize();
 8009994:	600b      	str	r3, [r1, #0]
 8009996:	6013      	str	r3, [r2, #0]
#endif
}
 8009998:	bd38      	pop	{r3, r4, r5, pc}
 800999a:	bf00      	nop
 800999c:	2000337c 	.word	0x2000337c
 80099a0:	20003360 	.word	0x20003360
 80099a4:	20003370 	.word	0x20003370
 80099a8:	2000335c 	.word	0x2000335c
 80099ac:	20003350 	.word	0x20003350
 80099b0:	20003374 	.word	0x20003374
 80099b4:	20003378 	.word	0x20003378
 80099b8:	2000336c 	.word	0x2000336c
 80099bc:	20003364 	.word	0x20003364
 80099c0:	20003380 	.word	0x20003380
 80099c4:	20003358 	.word	0x20003358
 80099c8:	20003354 	.word	0x20003354

080099cc <_tx_mutex_cleanup>:
/*                                                                        */
/*  05-19-2020     William E. Lamie         Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
VOID  _tx_mutex_cleanup(TX_THREAD  *thread_ptr, ULONG suspension_sequence)
{
 80099cc:	b538      	push	{r3, r4, r5, lr}
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 80099ce:	f3ef 8310 	mrs	r3, PRIMASK
    __asm__ volatile (" CPSID i" : : : "memory" );
 80099d2:	b672      	cpsid	i

    /* Disable interrupts to remove the suspended thread from the mutex.  */
    TX_DISABLE

    /* Determine if the cleanup is still required.  */
    if (thread_ptr -> tx_thread_suspend_cleanup == &(_tx_mutex_cleanup))
 80099d4:	4a1a      	ldr	r2, [pc, #104]	; (8009a40 <_tx_mutex_cleanup+0x74>)
 80099d6:	6e84      	ldr	r4, [r0, #104]	; 0x68
 80099d8:	4294      	cmp	r4, r2
 80099da:	d002      	beq.n	80099e2 <_tx_mutex_cleanup+0x16>
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 80099dc:	f383 8810 	msr	PRIMASK, r3
    }
    
    /* Restore interrupts.  */
    TX_RESTORE
#endif
}
 80099e0:	bd38      	pop	{r3, r4, r5, pc}
        if (suspension_sequence == thread_ptr -> tx_thread_suspension_sequence)
 80099e2:	f8d0 20c0 	ldr.w	r2, [r0, #192]	; 0xc0
 80099e6:	428a      	cmp	r2, r1
 80099e8:	d1f8      	bne.n	80099dc <_tx_mutex_cleanup+0x10>
            mutex_ptr =  TX_VOID_TO_MUTEX_POINTER_CONVERT(thread_ptr -> tx_thread_suspend_control_block);
 80099ea:	6ec2      	ldr	r2, [r0, #108]	; 0x6c
            if (mutex_ptr != TX_NULL)
 80099ec:	2a00      	cmp	r2, #0
 80099ee:	d0f5      	beq.n	80099dc <_tx_mutex_cleanup+0x10>
                if (mutex_ptr -> tx_mutex_id == TX_MUTEX_ID)
 80099f0:	4914      	ldr	r1, [pc, #80]	; (8009a44 <_tx_mutex_cleanup+0x78>)
 80099f2:	6814      	ldr	r4, [r2, #0]
 80099f4:	428c      	cmp	r4, r1
 80099f6:	d1f1      	bne.n	80099dc <_tx_mutex_cleanup+0x10>
                    if (mutex_ptr -> tx_mutex_suspended_count != TX_NO_SUSPENSIONS)
 80099f8:	69d1      	ldr	r1, [r2, #28]
 80099fa:	2900      	cmp	r1, #0
 80099fc:	d0ee      	beq.n	80099dc <_tx_mutex_cleanup+0x10>
                        mutex_ptr -> tx_mutex_suspended_count--;
 80099fe:	3901      	subs	r1, #1
                        thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 8009a00:	2400      	movs	r4, #0
 8009a02:	6684      	str	r4, [r0, #104]	; 0x68
                        mutex_ptr -> tx_mutex_suspended_count--;
 8009a04:	61d1      	str	r1, [r2, #28]
                        if (suspended_count == TX_NO_SUSPENSIONS)
 8009a06:	b1c1      	cbz	r1, 8009a3a <_tx_mutex_cleanup+0x6e>
                            if (mutex_ptr -> tx_mutex_suspension_list == thread_ptr)
 8009a08:	6995      	ldr	r5, [r2, #24]
                            previous_thread =                               thread_ptr -> tx_thread_suspended_previous;
 8009a0a:	e9d0 141c 	ldrd	r1, r4, [r0, #112]	; 0x70
                            if (mutex_ptr -> tx_mutex_suspension_list == thread_ptr)
 8009a0e:	4285      	cmp	r5, r0
                            next_thread -> tx_thread_suspended_previous =   previous_thread;
 8009a10:	674c      	str	r4, [r1, #116]	; 0x74
                            previous_thread -> tx_thread_suspended_next =   next_thread;
 8009a12:	6721      	str	r1, [r4, #112]	; 0x70
                            if (mutex_ptr -> tx_mutex_suspension_list == thread_ptr)
 8009a14:	d011      	beq.n	8009a3a <_tx_mutex_cleanup+0x6e>
                        if (thread_ptr -> tx_thread_state == TX_MUTEX_SUSP)
 8009a16:	6b02      	ldr	r2, [r0, #48]	; 0x30
 8009a18:	2a0d      	cmp	r2, #13
 8009a1a:	d1df      	bne.n	80099dc <_tx_mutex_cleanup+0x10>
                            _tx_thread_preempt_disable++;
 8009a1c:	490a      	ldr	r1, [pc, #40]	; (8009a48 <_tx_mutex_cleanup+0x7c>)
                            thread_ptr -> tx_thread_suspend_status =  TX_NOT_AVAILABLE;
 8009a1e:	241d      	movs	r4, #29
                            _tx_thread_preempt_disable++;
 8009a20:	680a      	ldr	r2, [r1, #0]
                            thread_ptr -> tx_thread_suspend_status =  TX_NOT_AVAILABLE;
 8009a22:	f8c0 4084 	str.w	r4, [r0, #132]	; 0x84
                            _tx_thread_preempt_disable++;
 8009a26:	3201      	adds	r2, #1
 8009a28:	600a      	str	r2, [r1, #0]
 8009a2a:	f383 8810 	msr	PRIMASK, r3
                            _tx_thread_system_resume(thread_ptr);
 8009a2e:	f7ff fa29 	bl	8008e84 <_tx_thread_system_resume>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8009a32:	f3ef 8310 	mrs	r3, PRIMASK
    __asm__ volatile (" CPSID i" : : : "memory" );
 8009a36:	b672      	cpsid	i
 8009a38:	e7d0      	b.n	80099dc <_tx_mutex_cleanup+0x10>
                                mutex_ptr -> tx_mutex_suspension_list =         next_thread;
 8009a3a:	6191      	str	r1, [r2, #24]
 8009a3c:	e7eb      	b.n	8009a16 <_tx_mutex_cleanup+0x4a>
 8009a3e:	bf00      	nop
 8009a40:	080099cd 	.word	0x080099cd
 8009a44:	4d555445 	.word	0x4d555445
 8009a48:	20002db8 	.word	0x20002db8

08009a4c <_tx_mutex_thread_release>:
/*                                                                        */
/*  05-19-2020     William E. Lamie         Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
VOID  _tx_mutex_thread_release(TX_THREAD  *thread_ptr)
{
 8009a4c:	b570      	push	{r4, r5, r6, lr}
 8009a4e:	4604      	mov	r4, r0
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8009a50:	f3ef 8310 	mrs	r3, PRIMASK
    __asm__ volatile (" CPSID i" : : : "memory" );
 8009a54:	b672      	cpsid	i

    /* Disable interrupts.  */
    TX_DISABLE
    
    /* Temporarily disable preemption.  */
    _tx_thread_preempt_disable++;
 8009a56:	4d0d      	ldr	r5, [pc, #52]	; (8009a8c <_tx_mutex_thread_release+0x40>)
        /* Determine if there is a mutex.  */
        if (mutex_ptr != TX_NULL)
        {
        
            /* Yes, set the ownership count to 1.  */
            mutex_ptr -> tx_mutex_ownership_count =  ((UINT) 1);
 8009a58:	2601      	movs	r6, #1
 8009a5a:	f8d0 00a4 	ldr.w	r0, [r0, #164]	; 0xa4
    _tx_thread_preempt_disable++;
 8009a5e:	682a      	ldr	r2, [r5, #0]
 8009a60:	4432      	add	r2, r6
 8009a62:	602a      	str	r2, [r5, #0]
        if (mutex_ptr != TX_NULL)
 8009a64:	b158      	cbz	r0, 8009a7e <_tx_mutex_thread_release+0x32>
            mutex_ptr -> tx_mutex_ownership_count =  ((UINT) 1);
 8009a66:	6086      	str	r6, [r0, #8]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8009a68:	f383 8810 	msr	PRIMASK, r3
            do
            {
                status =  _tx_mutex_put(mutex_ptr);
            } while (status != TX_SUCCESS);
#else
            _tx_mutex_put(mutex_ptr);
 8009a6c:	f7fe ff4a 	bl	8008904 <_tx_mutex_put>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8009a70:	f3ef 8310 	mrs	r3, PRIMASK
    __asm__ volatile (" CPSID i" : : : "memory" );
 8009a74:	b672      	cpsid	i

            /* Disable interrupts.  */
            TX_DISABLE

            /* Move to the next mutex.  */
            mutex_ptr =  thread_ptr -> tx_thread_owned_mutex_list;
 8009a76:	f8d4 00a4 	ldr.w	r0, [r4, #164]	; 0xa4
        }
    } while (mutex_ptr != TX_NULL);
 8009a7a:	2800      	cmp	r0, #0
 8009a7c:	d1f2      	bne.n	8009a64 <_tx_mutex_thread_release+0x18>
    
    /* Restore preemption.  */
    _tx_thread_preempt_disable--;
 8009a7e:	682a      	ldr	r2, [r5, #0]
 8009a80:	3a01      	subs	r2, #1
 8009a82:	602a      	str	r2, [r5, #0]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8009a84:	f383 8810 	msr	PRIMASK, r3
    
    /* Restore interrupts.  */
    TX_RESTORE
}
 8009a88:	bd70      	pop	{r4, r5, r6, pc}
 8009a8a:	bf00      	nop
 8009a8c:	20002db8 	.word	0x20002db8

08009a90 <_tx_mutex_prioritize>:
/*                                                                        */
/*  05-19-2020     William E. Lamie         Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _tx_mutex_prioritize(TX_MUTEX *mutex_ptr)
{
 8009a90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8009a92:	f3ef 8410 	mrs	r4, PRIMASK
    __asm__ volatile (" CPSID i" : : : "memory" );
 8009a96:	b672      	cpsid	i

    /* Log this kernel call.  */
    TX_EL_MUTEX_PRIORITIZE_INSERT

    /* Pickup the suspended count.  */
    suspended_count =  mutex_ptr -> tx_mutex_suspended_count;
 8009a98:	69c7      	ldr	r7, [r0, #28]

    /* Determine if there are fewer than 2 suspended threads.  */
    if (suspended_count < ((UINT) 2))
 8009a9a:	2f01      	cmp	r7, #1
 8009a9c:	d92a      	bls.n	8009af4 <_tx_mutex_prioritize+0x64>
 8009a9e:	6982      	ldr	r2, [r0, #24]
        /* Restore interrupts.  */
        TX_RESTORE
    }

    /* Determine if there how many threads are suspended on this mutex.  */
    else if (suspended_count == ((UINT) 2))
 8009aa0:	2f02      	cmp	r7, #2
 8009aa2:	6f11      	ldr	r1, [r2, #112]	; 0x70
 8009aa4:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8009aa6:	6acd      	ldr	r5, [r1, #44]	; 0x2c
 8009aa8:	d021      	beq.n	8009aee <_tx_mutex_prioritize+0x5e>

        /* Setup search pointer.  */
        thread_ptr =  priority_thread_ptr -> tx_thread_suspended_next;

        /* Disable preemption.  */
        _tx_thread_preempt_disable++;
 8009aaa:	f8df c084 	ldr.w	ip, [pc, #132]	; 8009b30 <_tx_mutex_prioritize+0xa0>
 8009aae:	4616      	mov	r6, r2
 8009ab0:	f8dc e000 	ldr.w	lr, [ip]
 8009ab4:	f10e 0e01 	add.w	lr, lr, #1
 8009ab8:	f8cc e000 	str.w	lr, [ip]
 8009abc:	e007      	b.n	8009ace <_tx_mutex_prioritize+0x3e>
 8009abe:	69c7      	ldr	r7, [r0, #28]

                /* Default the highest priority thread to the thread at the front of the list.  */
                priority_thread_ptr =  head_ptr;

                /* Setup search pointer.  */
                thread_ptr =  priority_thread_ptr -> tx_thread_suspended_next;
 8009ac0:	6f19      	ldr	r1, [r3, #112]	; 0x70
 8009ac2:	461a      	mov	r2, r3

                /* Reset the list changed flag.  */
                list_changed =  TX_FALSE;
            }

        } while (thread_ptr != head_ptr);
 8009ac4:	428b      	cmp	r3, r1
 8009ac6:	461e      	mov	r6, r3
 8009ac8:	d018      	beq.n	8009afc <_tx_mutex_prioritize+0x6c>
 8009aca:	6acd      	ldr	r5, [r1, #44]	; 0x2c
 8009acc:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8009ace:	42ab      	cmp	r3, r5
 8009ad0:	bf88      	it	hi
 8009ad2:	460a      	movhi	r2, r1
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8009ad4:	f384 8810 	msr	PRIMASK, r4
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8009ad8:	f3ef 8410 	mrs	r4, PRIMASK
    __asm__ volatile (" CPSID i" : : : "memory" );
 8009adc:	b672      	cpsid	i
            if (head_ptr != mutex_ptr -> tx_mutex_suspension_list)
 8009ade:	6983      	ldr	r3, [r0, #24]
 8009ae0:	42b3      	cmp	r3, r6
 8009ae2:	d1ec      	bne.n	8009abe <_tx_mutex_prioritize+0x2e>
                if (suspended_count != mutex_ptr -> tx_mutex_suspended_count)
 8009ae4:	69c5      	ldr	r5, [r0, #28]
 8009ae6:	42bd      	cmp	r5, r7
 8009ae8:	d020      	beq.n	8009b2c <_tx_mutex_prioritize+0x9c>
 8009aea:	462f      	mov	r7, r5
 8009aec:	e7e8      	b.n	8009ac0 <_tx_mutex_prioritize+0x30>
        if ((next_thread -> tx_thread_priority) < (head_ptr -> tx_thread_priority))
 8009aee:	429d      	cmp	r5, r3
            mutex_ptr -> tx_mutex_suspension_list =  next_thread;
 8009af0:	bf38      	it	cc
 8009af2:	6181      	strcc	r1, [r0, #24]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8009af4:	f384 8810 	msr	PRIMASK, r4
#else

    /* Return successful completion.  */
    return(TX_SUCCESS);
#endif
}
 8009af8:	2000      	movs	r0, #0
 8009afa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        _tx_thread_preempt_disable--;
 8009afc:	f8dc 1000 	ldr.w	r1, [ip]
        if (priority_thread_ptr != head_ptr)
 8009b00:	4293      	cmp	r3, r2
        _tx_thread_preempt_disable--;
 8009b02:	f101 31ff 	add.w	r1, r1, #4294967295
 8009b06:	f8cc 1000 	str.w	r1, [ip]
        if (priority_thread_ptr != head_ptr)
 8009b0a:	d009      	beq.n	8009b20 <_tx_mutex_prioritize+0x90>
            previous_thread =                              priority_thread_ptr -> tx_thread_suspended_previous;
 8009b0c:	e9d2 651c 	ldrd	r6, r5, [r2, #112]	; 0x70
            next_thread -> tx_thread_suspended_previous =  previous_thread;
 8009b10:	6775      	str	r5, [r6, #116]	; 0x74
            previous_thread =                                      head_ptr -> tx_thread_suspended_previous;
 8009b12:	6f59      	ldr	r1, [r3, #116]	; 0x74
            previous_thread -> tx_thread_suspended_next =  next_thread;
 8009b14:	672e      	str	r6, [r5, #112]	; 0x70
            priority_thread_ptr -> tx_thread_suspended_next =      head_ptr;
 8009b16:	e9c2 311c 	strd	r3, r1, [r2, #112]	; 0x70
            previous_thread -> tx_thread_suspended_next =          priority_thread_ptr;
 8009b1a:	670a      	str	r2, [r1, #112]	; 0x70
            head_ptr -> tx_thread_suspended_previous =             priority_thread_ptr;
 8009b1c:	675a      	str	r2, [r3, #116]	; 0x74
            mutex_ptr -> tx_mutex_suspension_list =  priority_thread_ptr;
 8009b1e:	6182      	str	r2, [r0, #24]
 8009b20:	f384 8810 	msr	PRIMASK, r4
        _tx_thread_system_preempt_check();
 8009b24:	f7ff f990 	bl	8008e48 <_tx_thread_system_preempt_check>
}
 8009b28:	2000      	movs	r0, #0
 8009b2a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
                thread_ptr =  thread_ptr -> tx_thread_suspended_next;
 8009b2c:	6f09      	ldr	r1, [r1, #112]	; 0x70
 8009b2e:	e7c9      	b.n	8009ac4 <_tx_mutex_prioritize+0x34>
 8009b30:	20002db8 	.word	0x20002db8

08009b34 <_tx_semaphore_create>:
/*                                                                        */
/*  05-19-2020     William E. Lamie         Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _tx_semaphore_create(TX_SEMAPHORE *semaphore_ptr, CHAR *name_ptr, ULONG initial_count)
{
 8009b34:	b538      	push	{r3, r4, r5, lr}
 8009b36:	460d      	mov	r5, r1
 8009b38:	4614      	mov	r4, r2
TX_SEMAPHORE    *next_semaphore;
TX_SEMAPHORE    *previous_semaphore;


    /* Initialize semaphore control block to all zeros.  */
    TX_MEMSET(semaphore_ptr, 0, (sizeof(TX_SEMAPHORE)));
 8009b3a:	2100      	movs	r1, #0
 8009b3c:	2220      	movs	r2, #32
 8009b3e:	f000 fb18 	bl	800a172 <memset>
 8009b42:	4603      	mov	r3, r0

    /* Setup the basic semaphore fields.  */
    semaphore_ptr -> tx_semaphore_name =             name_ptr;
    semaphore_ptr -> tx_semaphore_count =            initial_count;
 8009b44:	e9c0 5401 	strd	r5, r4, [r0, #4]
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8009b48:	f3ef 8410 	mrs	r4, PRIMASK
    __asm__ volatile (" CPSID i" : : : "memory" );
 8009b4c:	b672      	cpsid	i
    /* Setup the semaphore ID to make it valid.  */
    semaphore_ptr -> tx_semaphore_id =  TX_SEMAPHORE_ID;

    /* Place the semaphore on the list of created semaphores.  First,
       check for an empty list.  */
    if (_tx_semaphore_created_count == TX_EMPTY)
 8009b4e:	490b      	ldr	r1, [pc, #44]	; (8009b7c <_tx_semaphore_create+0x48>)
    semaphore_ptr -> tx_semaphore_id =  TX_SEMAPHORE_ID;
 8009b50:	480b      	ldr	r0, [pc, #44]	; (8009b80 <_tx_semaphore_create+0x4c>)
    if (_tx_semaphore_created_count == TX_EMPTY)
 8009b52:	680a      	ldr	r2, [r1, #0]
    semaphore_ptr -> tx_semaphore_id =  TX_SEMAPHORE_ID;
 8009b54:	6018      	str	r0, [r3, #0]
    {

        /* The created semaphore list is empty.  Add semaphore to empty list.  */
        _tx_semaphore_created_ptr =                       semaphore_ptr;
 8009b56:	480b      	ldr	r0, [pc, #44]	; (8009b84 <_tx_semaphore_create+0x50>)
    if (_tx_semaphore_created_count == TX_EMPTY)
 8009b58:	b15a      	cbz	r2, 8009b72 <_tx_semaphore_create+0x3e>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_semaphore =      _tx_semaphore_created_ptr;
 8009b5a:	6800      	ldr	r0, [r0, #0]
        previous_semaphore =  next_semaphore -> tx_semaphore_created_previous;
 8009b5c:	6985      	ldr	r5, [r0, #24]

        /* Place the new semaphore in the list.  */
        next_semaphore -> tx_semaphore_created_previous =  semaphore_ptr;
 8009b5e:	6183      	str	r3, [r0, #24]
        previous_semaphore -> tx_semaphore_created_next =  semaphore_ptr;
 8009b60:	616b      	str	r3, [r5, #20]

        /* Setup this semaphore's next and previous created links.  */
        semaphore_ptr -> tx_semaphore_created_previous =  previous_semaphore;
        semaphore_ptr -> tx_semaphore_created_next =      next_semaphore;
 8009b62:	e9c3 0505 	strd	r0, r5, [r3, #20]
    }
    
    /* Increment the created count.  */
    _tx_semaphore_created_count++;
 8009b66:	3201      	adds	r2, #1
 8009b68:	600a      	str	r2, [r1, #0]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8009b6a:	f384 8810 	msr	PRIMASK, r4
    /* Restore interrupts.  */
    TX_RESTORE

    /* Return TX_SUCCESS.  */
    return(TX_SUCCESS);
}
 8009b6e:	2000      	movs	r0, #0
 8009b70:	bd38      	pop	{r3, r4, r5, pc}
        semaphore_ptr -> tx_semaphore_created_previous =  semaphore_ptr;
 8009b72:	e9c3 3305 	strd	r3, r3, [r3, #20]
        _tx_semaphore_created_ptr =                       semaphore_ptr;
 8009b76:	6003      	str	r3, [r0, #0]
 8009b78:	e7f5      	b.n	8009b66 <_tx_semaphore_create+0x32>
 8009b7a:	bf00      	nop
 8009b7c:	20003370 	.word	0x20003370
 8009b80:	53454d41 	.word	0x53454d41
 8009b84:	20003360 	.word	0x20003360

08009b88 <_tx_semaphore_delete>:
/*                                                                        */
/*  05-19-2020     William E. Lamie         Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _tx_semaphore_delete(TX_SEMAPHORE *semaphore_ptr)
{
 8009b88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009b8c:	4603      	mov	r3, r0
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8009b8e:	f3ef 8610 	mrs	r6, PRIMASK
    __asm__ volatile (" CPSID i" : : : "memory" );
 8009b92:	b672      	cpsid	i

    /* Clear the semaphore ID to make it invalid.  */
    semaphore_ptr -> tx_semaphore_id =  TX_CLEAR_ID;

    /* Decrement the number of semaphores.  */
    _tx_semaphore_created_count--;
 8009b94:	4920      	ldr	r1, [pc, #128]	; (8009c18 <_tx_semaphore_delete+0x90>)
    semaphore_ptr -> tx_semaphore_id =  TX_CLEAR_ID;
 8009b96:	2000      	movs	r0, #0
    _tx_semaphore_created_count--;
 8009b98:	680a      	ldr	r2, [r1, #0]
    semaphore_ptr -> tx_semaphore_id =  TX_CLEAR_ID;
 8009b9a:	6018      	str	r0, [r3, #0]
    _tx_semaphore_created_count--;
 8009b9c:	3a01      	subs	r2, #1
 8009b9e:	600a      	str	r2, [r1, #0]

    /* See if the semaphore is the only one on the list.  */
    if (_tx_semaphore_created_count == TX_EMPTY)
 8009ba0:	2a00      	cmp	r2, #0
 8009ba2:	d12e      	bne.n	8009c02 <_tx_semaphore_delete+0x7a>
    {

        /* Only created semaphore, just set the created list to NULL.  */
        _tx_semaphore_created_ptr =  TX_NULL;
 8009ba4:	491d      	ldr	r1, [pc, #116]	; (8009c1c <_tx_semaphore_delete+0x94>)
 8009ba6:	600a      	str	r2, [r1, #0]
            _tx_semaphore_created_ptr =  next_semaphore;
        }
    }

    /* Temporarily disable preemption.  */
    _tx_thread_preempt_disable++;
 8009ba8:	4d1d      	ldr	r5, [pc, #116]	; (8009c20 <_tx_semaphore_delete+0x98>)

    /* Pickup the suspension information.  */
    thread_ptr =                                     semaphore_ptr -> tx_semaphore_suspension_list;
    semaphore_ptr -> tx_semaphore_suspension_list =  TX_NULL;
 8009baa:	2700      	movs	r7, #0
    thread_ptr =                                     semaphore_ptr -> tx_semaphore_suspension_list;
 8009bac:	68d8      	ldr	r0, [r3, #12]
    _tx_thread_preempt_disable++;
 8009bae:	682a      	ldr	r2, [r5, #0]
    suspended_count =                                semaphore_ptr -> tx_semaphore_suspended_count;
 8009bb0:	691c      	ldr	r4, [r3, #16]
    _tx_thread_preempt_disable++;
 8009bb2:	3201      	adds	r2, #1
    semaphore_ptr -> tx_semaphore_suspension_list =  TX_NULL;
 8009bb4:	60df      	str	r7, [r3, #12]
    semaphore_ptr -> tx_semaphore_suspended_count =  TX_NO_SUSPENSIONS;
 8009bb6:	611f      	str	r7, [r3, #16]
    _tx_thread_preempt_disable++;
 8009bb8:	602a      	str	r2, [r5, #0]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8009bba:	f386 8810 	msr	PRIMASK, r6
    /* Restore interrupts.  */
    TX_RESTORE

    /* Walk through the semaphore list to resume any and all threads suspended
       on this semaphore.  */
    while (suspended_count != TX_NO_SUSPENSIONS)
 8009bbe:	b19c      	cbz	r4, 8009be8 <_tx_semaphore_delete+0x60>
        /* Clear the cleanup pointer, this prevents the timeout from doing 
           anything.  */
        thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;

        /* Set the return status in the thread to TX_DELETED.  */
        thread_ptr -> tx_thread_suspend_status =  TX_DELETED;
 8009bc0:	f04f 0801 	mov.w	r8, #1
        suspended_count--;
 8009bc4:	3c01      	subs	r4, #1
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8009bc6:	f3ef 8210 	mrs	r2, PRIMASK
    __asm__ volatile (" CPSID i" : : : "memory" );
 8009bca:	b672      	cpsid	i
        /* Restore interrupts.  */
        TX_RESTORE
#else

        /* Temporarily disable preemption again.  */
        _tx_thread_preempt_disable++;
 8009bcc:	682b      	ldr	r3, [r5, #0]
        thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 8009bce:	6687      	str	r7, [r0, #104]	; 0x68
        _tx_thread_preempt_disable++;
 8009bd0:	3301      	adds	r3, #1
        thread_ptr -> tx_thread_suspend_status =  TX_DELETED;
 8009bd2:	f8c0 8084 	str.w	r8, [r0, #132]	; 0x84
        next_thread =  thread_ptr -> tx_thread_suspended_next;
 8009bd6:	6f06      	ldr	r6, [r0, #112]	; 0x70
        _tx_thread_preempt_disable++;
 8009bd8:	602b      	str	r3, [r5, #0]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8009bda:	f382 8810 	msr	PRIMASK, r2

        /* Restore interrupts.  */
        TX_RESTORE
    
        /* Resume the thread.  */
        _tx_thread_system_resume(thread_ptr);
 8009bde:	f7ff f951 	bl	8008e84 <_tx_thread_system_resume>
#endif

        /* Move to next thread.  */
        thread_ptr =  next_thread;
 8009be2:	4630      	mov	r0, r6
    while (suspended_count != TX_NO_SUSPENSIONS)
 8009be4:	2c00      	cmp	r4, #0
 8009be6:	d1ed      	bne.n	8009bc4 <_tx_semaphore_delete+0x3c>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8009be8:	f3ef 8210 	mrs	r2, PRIMASK
    __asm__ volatile (" CPSID i" : : : "memory" );
 8009bec:	b672      	cpsid	i

    /* Disable interrupts.  */
    TX_DISABLE

    /* Release previous preempt disable.  */
    _tx_thread_preempt_disable--;
 8009bee:	682b      	ldr	r3, [r5, #0]
 8009bf0:	3b01      	subs	r3, #1
 8009bf2:	602b      	str	r3, [r5, #0]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8009bf4:	f382 8810 	msr	PRIMASK, r2

    /* Restore interrupts.  */
    TX_RESTORE

    /* Check for preemption.  */
    _tx_thread_system_preempt_check();
 8009bf8:	f7ff f926 	bl	8008e48 <_tx_thread_system_preempt_check>

    /* Return TX_SUCCESS.  */
    return(TX_SUCCESS);
}
 8009bfc:	2000      	movs	r0, #0
 8009bfe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        if (_tx_semaphore_created_ptr == semaphore_ptr)
 8009c02:	4806      	ldr	r0, [pc, #24]	; (8009c1c <_tx_semaphore_delete+0x94>)
 8009c04:	6804      	ldr	r4, [r0, #0]
        previous_semaphore =                               semaphore_ptr -> tx_semaphore_created_previous;
 8009c06:	e9d3 2105 	ldrd	r2, r1, [r3, #20]
        if (_tx_semaphore_created_ptr == semaphore_ptr)
 8009c0a:	429c      	cmp	r4, r3
        next_semaphore -> tx_semaphore_created_previous =  previous_semaphore;
 8009c0c:	6191      	str	r1, [r2, #24]
            _tx_semaphore_created_ptr =  next_semaphore;
 8009c0e:	bf08      	it	eq
 8009c10:	6002      	streq	r2, [r0, #0]
        previous_semaphore -> tx_semaphore_created_next =  next_semaphore;
 8009c12:	614a      	str	r2, [r1, #20]
 8009c14:	e7c8      	b.n	8009ba8 <_tx_semaphore_delete+0x20>
 8009c16:	bf00      	nop
 8009c18:	20003370 	.word	0x20003370
 8009c1c:	20003360 	.word	0x20003360
 8009c20:	20002db8 	.word	0x20002db8

08009c24 <_tx_semaphore_get>:
/*                                                                        */
/*  05-19-2020     William E. Lamie         Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _tx_semaphore_get(TX_SEMAPHORE *semaphore_ptr, ULONG wait_option)
{
 8009c24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8009c26:	f3ef 8210 	mrs	r2, PRIMASK
    __asm__ volatile (" CPSID i" : : : "memory" );
 8009c2a:	b672      	cpsid	i

    /* Log this kernel call.  */
    TX_EL_SEMAPHORE_GET_INSERT

    /* Determine if there is an instance of the semaphore.  */
    if (semaphore_ptr -> tx_semaphore_count != ((ULONG) 0))
 8009c2c:	6883      	ldr	r3, [r0, #8]
 8009c2e:	bb5b      	cbnz	r3, 8009c88 <_tx_semaphore_get+0x64>
        /* Restore interrupts.  */
        TX_RESTORE
    }

    /* Determine if the request specifies suspension.  */
    else if (wait_option != TX_NO_WAIT)
 8009c30:	b331      	cbz	r1, 8009c80 <_tx_semaphore_get+0x5c>
    {

        /* Determine if the preempt disable flag is non-zero.  */
        if (_tx_thread_preempt_disable != ((UINT) 0))
 8009c32:	4d1a      	ldr	r5, [pc, #104]	; (8009c9c <_tx_semaphore_get+0x78>)
 8009c34:	682b      	ldr	r3, [r5, #0]
 8009c36:	bb1b      	cbnz	r3, 8009c80 <_tx_semaphore_get+0x5c>
            /* Increment the number of suspensions on this semaphore.  */
            semaphore_ptr -> tx_semaphore_performance_suspension_count++;
#endif
            
            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 8009c38:	4b19      	ldr	r3, [pc, #100]	; (8009ca0 <_tx_semaphore_get+0x7c>)

            /* Setup cleanup routine pointer.  */
            thread_ptr -> tx_thread_suspend_cleanup =  &(_tx_semaphore_cleanup);
 8009c3a:	4f1a      	ldr	r7, [pc, #104]	; (8009ca4 <_tx_semaphore_get+0x80>)
            TX_THREAD_GET_CURRENT(thread_ptr)
 8009c3c:	681c      	ldr	r4, [r3, #0]
               this suspension event.  */
            thread_ptr -> tx_thread_suspension_sequence++;
#endif

            /* Setup suspension list.  */
            if (semaphore_ptr -> tx_semaphore_suspended_count == TX_NO_SUSPENSIONS)
 8009c3e:	6903      	ldr	r3, [r0, #16]
            thread_ptr -> tx_thread_suspension_sequence++;
 8009c40:	f8d4 60c0 	ldr.w	r6, [r4, #192]	; 0xc0
            thread_ptr -> tx_thread_suspend_control_block =  (VOID *) semaphore_ptr;
 8009c44:	66e0      	str	r0, [r4, #108]	; 0x6c
            thread_ptr -> tx_thread_suspension_sequence++;
 8009c46:	3601      	adds	r6, #1
            thread_ptr -> tx_thread_suspend_cleanup =  &(_tx_semaphore_cleanup);
 8009c48:	66a7      	str	r7, [r4, #104]	; 0x68
            thread_ptr -> tx_thread_suspension_sequence++;
 8009c4a:	f8c4 60c0 	str.w	r6, [r4, #192]	; 0xc0
            if (semaphore_ptr -> tx_semaphore_suspended_count == TX_NO_SUSPENSIONS)
 8009c4e:	b30b      	cbz	r3, 8009c94 <_tx_semaphore_get+0x70>
            }
            else
            {

                /* This list is not NULL, add current thread to the end. */
                next_thread =                                   semaphore_ptr -> tx_semaphore_suspension_list;
 8009c50:	68c6      	ldr	r6, [r0, #12]
                thread_ptr -> tx_thread_suspended_next =        next_thread;
                previous_thread =                               next_thread -> tx_thread_suspended_previous;
 8009c52:	6f77      	ldr	r7, [r6, #116]	; 0x74
                thread_ptr -> tx_thread_suspended_previous =    previous_thread;
 8009c54:	e9c4 671c 	strd	r6, r7, [r4, #112]	; 0x70
                previous_thread -> tx_thread_suspended_next =   thread_ptr;
 8009c58:	673c      	str	r4, [r7, #112]	; 0x70
                next_thread -> tx_thread_suspended_previous =   thread_ptr;
 8009c5a:	6774      	str	r4, [r6, #116]	; 0x74

            /* Setup the timeout period.  */
            thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  wait_option;

            /* Temporarily disable preemption.  */
            _tx_thread_preempt_disable++;
 8009c5c:	682e      	ldr	r6, [r5, #0]
            semaphore_ptr -> tx_semaphore_suspended_count++;
 8009c5e:	3301      	adds	r3, #1
            thread_ptr -> tx_thread_state =    TX_SEMAPHORE_SUSP;
 8009c60:	2706      	movs	r7, #6
            semaphore_ptr -> tx_semaphore_suspended_count++;
 8009c62:	6103      	str	r3, [r0, #16]
            _tx_thread_preempt_disable++;
 8009c64:	3601      	adds	r6, #1
            thread_ptr -> tx_thread_suspending =  TX_TRUE;
 8009c66:	2301      	movs	r3, #1
            thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  wait_option;
 8009c68:	64e1      	str	r1, [r4, #76]	; 0x4c
            _tx_thread_preempt_disable++;
 8009c6a:	602e      	str	r6, [r5, #0]
            thread_ptr -> tx_thread_state =    TX_SEMAPHORE_SUSP;
 8009c6c:	6327      	str	r7, [r4, #48]	; 0x30
            thread_ptr -> tx_thread_suspending =  TX_TRUE;
 8009c6e:	63a3      	str	r3, [r4, #56]	; 0x38
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8009c70:	f382 8810 	msr	PRIMASK, r2

            /* Restore interrupts.  */
            TX_RESTORE

            /* Call actual thread suspension routine.  */
            _tx_thread_system_suspend(thread_ptr);
 8009c74:	4620      	mov	r0, r4
 8009c76:	f7ff f98b 	bl	8008f90 <_tx_thread_system_suspend>
#endif

            /* Return the completion status.  */
            status =  thread_ptr -> tx_thread_suspend_status;
 8009c7a:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
        status =  TX_NO_INSTANCE;
    }

    /* Return completion status.  */
    return(status);
}
 8009c7e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009c80:	f382 8810 	msr	PRIMASK, r2
        status =  TX_NO_INSTANCE;
 8009c84:	200d      	movs	r0, #13
}
 8009c86:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        semaphore_ptr -> tx_semaphore_count--;
 8009c88:	3b01      	subs	r3, #1
 8009c8a:	6083      	str	r3, [r0, #8]
 8009c8c:	f382 8810 	msr	PRIMASK, r2
    status =  TX_SUCCESS;
 8009c90:	2000      	movs	r0, #0
}
 8009c92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
                semaphore_ptr -> tx_semaphore_suspension_list =         thread_ptr;
 8009c94:	60c4      	str	r4, [r0, #12]
                thread_ptr -> tx_thread_suspended_previous =            thread_ptr;
 8009c96:	e9c4 441c 	strd	r4, r4, [r4, #112]	; 0x70
 8009c9a:	e7df      	b.n	8009c5c <_tx_semaphore_get+0x38>
 8009c9c:	20002db8 	.word	0x20002db8
 8009ca0:	20002dbc 	.word	0x20002dbc
 8009ca4:	0800a095 	.word	0x0800a095

08009ca8 <_tx_semaphore_put>:
/*                                                                        */
/*  05-19-2020     William E. Lamie         Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _tx_semaphore_put(TX_SEMAPHORE *semaphore_ptr)
{
 8009ca8:	b570      	push	{r4, r5, r6, lr}
 8009caa:	4604      	mov	r4, r0
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8009cac:	f3ef 8210 	mrs	r2, PRIMASK
    __asm__ volatile (" CPSID i" : : : "memory" );
 8009cb0:	b672      	cpsid	i

    /* Log this kernel call.  */
    TX_EL_SEMAPHORE_PUT_INSERT

    /* Pickup the number of suspended threads.  */
    suspended_count =  semaphore_ptr -> tx_semaphore_suspended_count;
 8009cb2:	6903      	ldr	r3, [r0, #16]

    /* Determine if there are any threads suspended on the semaphore.  */
    if (suspended_count == TX_NO_SUSPENSIONS)
 8009cb4:	b94b      	cbnz	r3, 8009cca <_tx_semaphore_put+0x22>
    {

        /* Increment the semaphore count.  */
        semaphore_ptr -> tx_semaphore_count++;
 8009cb6:	6883      	ldr	r3, [r0, #8]

#ifndef TX_DISABLE_NOTIFY_CALLBACKS

        /* Pickup the application notify function.  */
        semaphore_put_notify =  semaphore_ptr -> tx_semaphore_put_notify;
 8009cb8:	69c1      	ldr	r1, [r0, #28]
        semaphore_ptr -> tx_semaphore_count++;
 8009cba:	3301      	adds	r3, #1
 8009cbc:	6083      	str	r3, [r0, #8]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8009cbe:	f382 8810 	msr	PRIMASK, r2
        TX_RESTORE

#ifndef TX_DISABLE_NOTIFY_CALLBACKS

        /* Determine if notification is required.  */
        if (semaphore_put_notify != TX_NULL)
 8009cc2:	b101      	cbz	r1, 8009cc6 <_tx_semaphore_put+0x1e>
        {

            /* Yes, call the appropriate notify callback function.  */
            (semaphore_put_notify)(semaphore_ptr);
 8009cc4:	4788      	blx	r1
#endif
    }

    /* Return successful completion.  */
    return(TX_SUCCESS);
}
 8009cc6:	2000      	movs	r0, #0
 8009cc8:	bd70      	pop	{r4, r5, r6, pc}
        if (suspended_count == TX_NO_SUSPENSIONS)
 8009cca:	3b01      	subs	r3, #1
        thread_ptr =  semaphore_ptr -> tx_semaphore_suspension_list;
 8009ccc:	68c0      	ldr	r0, [r0, #12]
        if (suspended_count == TX_NO_SUSPENSIONS)
 8009cce:	d018      	beq.n	8009d02 <_tx_semaphore_put+0x5a>
            previous_thread =                               thread_ptr -> tx_thread_suspended_previous;
 8009cd0:	e9d0 151c 	ldrd	r1, r5, [r0, #112]	; 0x70
            semaphore_ptr -> tx_semaphore_suspension_list =   next_thread;
 8009cd4:	60e1      	str	r1, [r4, #12]
            next_thread -> tx_thread_suspended_previous =   previous_thread;
 8009cd6:	674d      	str	r5, [r1, #116]	; 0x74
            previous_thread -> tx_thread_suspended_next =   next_thread;
 8009cd8:	6729      	str	r1, [r5, #112]	; 0x70
        _tx_thread_preempt_disable++;
 8009cda:	490b      	ldr	r1, [pc, #44]	; (8009d08 <_tx_semaphore_put+0x60>)
        thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 8009cdc:	2500      	movs	r5, #0
        semaphore_ptr -> tx_semaphore_suspended_count =  suspended_count;
 8009cde:	6123      	str	r3, [r4, #16]
        _tx_thread_preempt_disable++;
 8009ce0:	680b      	ldr	r3, [r1, #0]
        semaphore_put_notify =  semaphore_ptr -> tx_semaphore_put_notify;
 8009ce2:	69e6      	ldr	r6, [r4, #28]
        _tx_thread_preempt_disable++;
 8009ce4:	3301      	adds	r3, #1
        thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 8009ce6:	6685      	str	r5, [r0, #104]	; 0x68
        thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 8009ce8:	f8c0 5084 	str.w	r5, [r0, #132]	; 0x84
        _tx_thread_preempt_disable++;
 8009cec:	600b      	str	r3, [r1, #0]
 8009cee:	f382 8810 	msr	PRIMASK, r2
        _tx_thread_system_resume(thread_ptr);
 8009cf2:	f7ff f8c7 	bl	8008e84 <_tx_thread_system_resume>
        if (semaphore_put_notify != TX_NULL)
 8009cf6:	2e00      	cmp	r6, #0
 8009cf8:	d0e5      	beq.n	8009cc6 <_tx_semaphore_put+0x1e>
            (semaphore_put_notify)(semaphore_ptr);
 8009cfa:	4620      	mov	r0, r4
 8009cfc:	47b0      	blx	r6
}
 8009cfe:	2000      	movs	r0, #0
 8009d00:	bd70      	pop	{r4, r5, r6, pc}
            semaphore_ptr -> tx_semaphore_suspension_list =  TX_NULL;
 8009d02:	60e3      	str	r3, [r4, #12]
 8009d04:	e7e9      	b.n	8009cda <_tx_semaphore_put+0x32>
 8009d06:	bf00      	nop
 8009d08:	20002db8 	.word	0x20002db8

08009d0c <_tx_thread_delete>:
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8009d0c:	f3ef 8110 	mrs	r1, PRIMASK
    __asm__ volatile (" CPSID i" : : : "memory" );
 8009d10:	b672      	cpsid	i
    /* Check for proper status of this thread to delete.  */
    if (thread_ptr -> tx_thread_state != TX_COMPLETED)
    {

        /* Now check for terminated state.  */
        if (thread_ptr -> tx_thread_state != TX_TERMINATED)
 8009d12:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8009d14:	3b01      	subs	r3, #1
 8009d16:	2b01      	cmp	r3, #1
 8009d18:	d81e      	bhi.n	8009d58 <_tx_thread_delete+0x4c>

        /* Clear the thread ID to make it invalid.  */
        thread_ptr -> tx_thread_id =  TX_CLEAR_ID;

        /* Decrement the number of created threads.  */
        _tx_thread_created_count--;
 8009d1a:	4a11      	ldr	r2, [pc, #68]	; (8009d60 <_tx_thread_delete+0x54>)
 8009d1c:	6813      	ldr	r3, [r2, #0]
{
 8009d1e:	b430      	push	{r4, r5}
        _tx_thread_created_count--;
 8009d20:	3b01      	subs	r3, #1
        thread_ptr -> tx_thread_id =  TX_CLEAR_ID;
 8009d22:	2400      	movs	r4, #0
 8009d24:	6004      	str	r4, [r0, #0]
        _tx_thread_created_count--;
 8009d26:	6013      	str	r3, [r2, #0]
        
        /* See if the thread is the only one on the list.  */
        if (_tx_thread_created_count == TX_EMPTY)
 8009d28:	b17b      	cbz	r3, 8009d4a <_tx_thread_delete+0x3e>
            previous_thread =                            thread_ptr -> tx_thread_created_previous;
            next_thread -> tx_thread_created_previous =  previous_thread;
            previous_thread -> tx_thread_created_next =  next_thread;

            /* See if we have to update the created list head pointer.  */
            if (_tx_thread_created_ptr == thread_ptr)
 8009d2a:	4c0e      	ldr	r4, [pc, #56]	; (8009d64 <_tx_thread_delete+0x58>)
 8009d2c:	6825      	ldr	r5, [r4, #0]
            previous_thread =                            thread_ptr -> tx_thread_created_previous;
 8009d2e:	e9d0 3222 	ldrd	r3, r2, [r0, #136]	; 0x88
            if (_tx_thread_created_ptr == thread_ptr)
 8009d32:	4285      	cmp	r5, r0
            next_thread -> tx_thread_created_previous =  previous_thread;
 8009d34:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
            {
                        
                /* Yes, move the head pointer to the next link. */
                _tx_thread_created_ptr =  next_thread;
 8009d38:	bf08      	it	eq
 8009d3a:	6023      	streq	r3, [r4, #0]
            previous_thread -> tx_thread_created_next =  next_thread;
 8009d3c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8009d40:	f381 8810 	msr	PRIMASK, r1
 8009d44:	2000      	movs	r0, #0
        TX_RESTORE
    }

    /* Return completion status.  */
    return(status);
}
 8009d46:	bc30      	pop	{r4, r5}
 8009d48:	4770      	bx	lr
            _tx_thread_created_ptr =  TX_NULL;
 8009d4a:	4a06      	ldr	r2, [pc, #24]	; (8009d64 <_tx_thread_delete+0x58>)
 8009d4c:	6013      	str	r3, [r2, #0]
 8009d4e:	f381 8810 	msr	PRIMASK, r1
 8009d52:	2000      	movs	r0, #0
}
 8009d54:	bc30      	pop	{r4, r5}
 8009d56:	4770      	bx	lr
 8009d58:	f381 8810 	msr	PRIMASK, r1
            status =  TX_DELETE_ERROR;
 8009d5c:	2011      	movs	r0, #17
}
 8009d5e:	4770      	bx	lr
 8009d60:	20002db0 	.word	0x20002db0
 8009d64:	20002da8 	.word	0x20002da8

08009d68 <_tx_thread_info_get>:
/*                                                                        */
/**************************************************************************/
UINT  _tx_thread_info_get(TX_THREAD *thread_ptr, CHAR **name, UINT *state, ULONG *run_count, 
                UINT *priority, UINT *preemption_threshold, ULONG *time_slice, 
                TX_THREAD **next_thread, TX_THREAD **next_suspended_thread)
{
 8009d68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009d6c:	469c      	mov	ip, r3
 8009d6e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8009d70:	e9dd 8706 	ldrd	r8, r7, [sp, #24]
 8009d74:	e9dd 6508 	ldrd	r6, r5, [sp, #32]
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8009d78:	f3ef 8e10 	mrs	lr, PRIMASK
    __asm__ volatile (" CPSID i" : : : "memory" );
 8009d7c:	b672      	cpsid	i

    /* Retrieve all the pertinent information and return it in the supplied
       destinations.  */

    /* Retrieve the name of the thread.  */
    if (name != TX_NULL)
 8009d7e:	b109      	cbz	r1, 8009d84 <_tx_thread_info_get+0x1c>
    {
    
        *name =  thread_ptr -> tx_thread_name;
 8009d80:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8009d82:	600b      	str	r3, [r1, #0]
    }
    
    /* Pickup the thread's current state.  */
    if (state != TX_NULL)
 8009d84:	b10a      	cbz	r2, 8009d8a <_tx_thread_info_get+0x22>
    {
    
        *state =  thread_ptr -> tx_thread_state;
 8009d86:	6b01      	ldr	r1, [r0, #48]	; 0x30
 8009d88:	6011      	str	r1, [r2, #0]
    }
    
    /* Pickup the number of times the thread has been scheduled.  */
    if (run_count != TX_NULL)
 8009d8a:	f1bc 0f00 	cmp.w	ip, #0
 8009d8e:	d002      	beq.n	8009d96 <_tx_thread_info_get+0x2e>
    {
    
        *run_count =  thread_ptr -> tx_thread_run_count;
 8009d90:	6842      	ldr	r2, [r0, #4]
 8009d92:	f8cc 2000 	str.w	r2, [ip]
    }
    
    /* Pickup the thread's priority.  */
    if (priority != TX_NULL)
 8009d96:	f1b8 0f00 	cmp.w	r8, #0
 8009d9a:	d003      	beq.n	8009da4 <_tx_thread_info_get+0x3c>
    {
    
        *priority =  thread_ptr -> tx_thread_user_priority;
 8009d9c:	f8d0 2094 	ldr.w	r2, [r0, #148]	; 0x94
 8009da0:	f8c8 2000 	str.w	r2, [r8]
    }
    
    /* Pickup the thread's preemption-threshold.  */
    if (preemption_threshold != TX_NULL)
 8009da4:	b117      	cbz	r7, 8009dac <_tx_thread_info_get+0x44>
    {
    
        *preemption_threshold =  thread_ptr -> tx_thread_user_preempt_threshold;
 8009da6:	f8d0 3098 	ldr.w	r3, [r0, #152]	; 0x98
 8009daa:	603b      	str	r3, [r7, #0]
    }
    
    /* Pickup the thread's current time-slice.  */
    if (time_slice != TX_NULL)
 8009dac:	b10e      	cbz	r6, 8009db2 <_tx_thread_info_get+0x4a>
    {
    
        *time_slice =  thread_ptr -> tx_thread_time_slice;
 8009dae:	6983      	ldr	r3, [r0, #24]
 8009db0:	6033      	str	r3, [r6, #0]
    }
    
    /* Pickup the next created thread.  */
    if (next_thread != TX_NULL)
 8009db2:	b115      	cbz	r5, 8009dba <_tx_thread_info_get+0x52>
    {
    
        *next_thread =  thread_ptr -> tx_thread_created_next;
 8009db4:	f8d0 3088 	ldr.w	r3, [r0, #136]	; 0x88
 8009db8:	602b      	str	r3, [r5, #0]
    }
    
    /* Pickup the next thread suspended.  */
    if (next_suspended_thread != TX_NULL)
 8009dba:	b10c      	cbz	r4, 8009dc0 <_tx_thread_info_get+0x58>
    {
    
        *next_suspended_thread =  thread_ptr -> tx_thread_suspended_next;
 8009dbc:	6f03      	ldr	r3, [r0, #112]	; 0x70
 8009dbe:	6023      	str	r3, [r4, #0]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8009dc0:	f38e 8810 	msr	PRIMASK, lr
    /* Restore interrupts.  */
    TX_RESTORE

    /* Return completion status.  */
    return(TX_SUCCESS);
}
 8009dc4:	2000      	movs	r0, #0
 8009dc6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009dca:	bf00      	nop

08009dcc <_tx_thread_relinquish>:
UINT            priority;
TX_THREAD       *thread_ptr;


    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 8009dcc:	4b17      	ldr	r3, [pc, #92]	; (8009e2c <_tx_thread_relinquish+0x60>)
{
 8009dce:	b430      	push	{r4, r5}
    TX_THREAD_GET_CURRENT(thread_ptr)
 8009dd0:	681b      	ldr	r3, [r3, #0]
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8009dd2:	f3ef 8410 	mrs	r4, PRIMASK
    __asm__ volatile (" CPSID i" : : : "memory" );
 8009dd6:	b672      	cpsid	i

    /* Pickup the thread's priority.  */
    priority =  thread_ptr -> tx_thread_priority;

    /* Determine if there is another thread at the same priority.  */
    if (thread_ptr -> tx_thread_ready_next != thread_ptr)
 8009dd8:	e9d3 0207 	ldrd	r0, r2, [r3, #28]
    _tx_timer_time_slice =  thread_ptr -> tx_thread_new_time_slice;
 8009ddc:	4914      	ldr	r1, [pc, #80]	; (8009e30 <_tx_thread_relinquish+0x64>)
    if (thread_ptr -> tx_thread_ready_next != thread_ptr)
 8009dde:	429a      	cmp	r2, r3
    _tx_timer_time_slice =  thread_ptr -> tx_thread_new_time_slice;
 8009de0:	6008      	str	r0, [r1, #0]
    priority =  thread_ptr -> tx_thread_priority;
 8009de2:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
    if (thread_ptr -> tx_thread_ready_next != thread_ptr)
 8009de4:	d01f      	beq.n	8009e26 <_tx_thread_relinquish+0x5a>
    {

        /* Yes, there is another thread at this priority, make it the highest at
           this priority level.  */
        _tx_thread_priority_list[priority] =  thread_ptr -> tx_thread_ready_next;
 8009de6:	4d13      	ldr	r5, [pc, #76]	; (8009e34 <_tx_thread_relinquish+0x68>)
    
        /* Mark the new thread as the one to execute.  */
        _tx_thread_execute_ptr = thread_ptr -> tx_thread_ready_next;
 8009de8:	4913      	ldr	r1, [pc, #76]	; (8009e38 <_tx_thread_relinquish+0x6c>)
        _tx_thread_priority_list[priority] =  thread_ptr -> tx_thread_ready_next;
 8009dea:	f845 2020 	str.w	r2, [r5, r0, lsl #2]
        _tx_thread_execute_ptr = thread_ptr -> tx_thread_ready_next;
 8009dee:	600a      	str	r2, [r1, #0]
    }

    /* Determine if there is a higher-priority thread ready.  */
    if (_tx_thread_highest_priority < priority)
 8009df0:	4a12      	ldr	r2, [pc, #72]	; (8009e3c <_tx_thread_relinquish+0x70>)
 8009df2:	6812      	ldr	r2, [r2, #0]
 8009df4:	4282      	cmp	r2, r0
 8009df6:	d203      	bcs.n	8009e00 <_tx_thread_relinquish+0x34>
    {

        /* Yes, there is a higher priority thread ready to execute.  Make
           it visible to the thread scheduler.  */
        _tx_thread_execute_ptr =  _tx_thread_priority_list[_tx_thread_highest_priority];
 8009df8:	480e      	ldr	r0, [pc, #56]	; (8009e34 <_tx_thread_relinquish+0x68>)
 8009dfa:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
 8009dfe:	600a      	str	r2, [r1, #0]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8009e00:	f384 8810 	msr	PRIMASK, r4

    /* Restore previous interrupt posture.  */
    TX_RESTORE

    /* Determine if this thread needs to return to the system.  */
    if (_tx_thread_execute_ptr != thread_ptr)
 8009e04:	680a      	ldr	r2, [r1, #0]
 8009e06:	429a      	cmp	r2, r3
 8009e08:	d00b      	beq.n	8009e22 <_tx_thread_relinquish+0x56>
    *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 8009e0a:	4b0d      	ldr	r3, [pc, #52]	; (8009e40 <_tx_thread_relinquish+0x74>)
 8009e0c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009e10:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8009e12:	f3ef 8305 	mrs	r3, IPSR
    if (__get_ipsr_value() == 0)
 8009e16:	b923      	cbnz	r3, 8009e22 <_tx_thread_relinquish+0x56>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8009e18:	f3ef 8310 	mrs	r3, PRIMASK
    __asm__ volatile (" CPSIE  i": : : "memory" );
 8009e1c:	b662      	cpsie	i
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8009e1e:	f383 8810 	msr	PRIMASK, r3

        /* Transfer control to the system so the scheduler can execute
           the next thread.  */
        _tx_thread_system_return();
    }
}
 8009e22:	bc30      	pop	{r4, r5}
 8009e24:	4770      	bx	lr
 8009e26:	4904      	ldr	r1, [pc, #16]	; (8009e38 <_tx_thread_relinquish+0x6c>)
 8009e28:	e7e2      	b.n	8009df0 <_tx_thread_relinquish+0x24>
 8009e2a:	bf00      	nop
 8009e2c:	20002dbc 	.word	0x20002dbc
 8009e30:	20002e58 	.word	0x20002e58
 8009e34:	20002d20 	.word	0x20002d20
 8009e38:	20002dc0 	.word	0x20002dc0
 8009e3c:	20002dc4 	.word	0x20002dc4
 8009e40:	e000ed04 	.word	0xe000ed04

08009e44 <_tx_thread_resume>:
/*                                                                        */
/*  05-19-2020     William E. Lamie         Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _tx_thread_resume(TX_THREAD *thread_ptr)
{
 8009e44:	b538      	push	{r3, r4, r5, lr}
 8009e46:	4603      	mov	r3, r0
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8009e48:	f3ef 8210 	mrs	r2, PRIMASK
    __asm__ volatile (" CPSID i" : : : "memory" );
 8009e4c:	b672      	cpsid	i
    /* Log this kernel call.  */
    TX_EL_THREAD_RESUME_INSERT

    /* Determine if the thread is suspended or in the process of suspending.
       If so, call the thread resume processing.  */
    if (thread_ptr -> tx_thread_state == TX_SUSPENDED)
 8009e4e:	6b01      	ldr	r1, [r0, #48]	; 0x30
 8009e50:	2903      	cmp	r1, #3
 8009e52:	d00a      	beq.n	8009e6a <_tx_thread_resume+0x26>
        
        /* Setup successful return status.  */
        status =  TX_SUCCESS;
#endif
    }
    else if (thread_ptr -> tx_thread_delayed_suspend == TX_TRUE)
 8009e54:	6b41      	ldr	r1, [r0, #52]	; 0x34
 8009e56:	2901      	cmp	r1, #1
 8009e58:	d003      	beq.n	8009e62 <_tx_thread_resume+0x1e>
    }
    else
    {

        /* Setup invalid resume return status.  */
        status =  TX_RESUME_ERROR;
 8009e5a:	2012      	movs	r0, #18
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8009e5c:	f382 8810 	msr	PRIMASK, r2
    }
#endif

    /* Return completion status. */
    return(status);
}
 8009e60:	bd38      	pop	{r3, r4, r5, pc}
        thread_ptr -> tx_thread_delayed_suspend =  TX_FALSE;
 8009e62:	2100      	movs	r1, #0
        status =  TX_SUSPEND_LIFTED;
 8009e64:	2019      	movs	r0, #25
        thread_ptr -> tx_thread_delayed_suspend =  TX_FALSE;
 8009e66:	6359      	str	r1, [r3, #52]	; 0x34
 8009e68:	e7f8      	b.n	8009e5c <_tx_thread_resume+0x18>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8009e6a:	f3ef 8405 	mrs	r4, IPSR
        if (TX_THREAD_GET_SYSTEM_STATE() >= TX_INITIALIZE_IN_PROGRESS)
 8009e6e:	4913      	ldr	r1, [pc, #76]	; (8009ebc <_tx_thread_resume+0x78>)
 8009e70:	6809      	ldr	r1, [r1, #0]
 8009e72:	4321      	orrs	r1, r4
 8009e74:	f1b1 3ff0 	cmp.w	r1, #4042322160	; 0xf0f0f0f0
 8009e78:	d312      	bcc.n	8009ea0 <_tx_thread_resume+0x5c>
            saved_thread_ptr =  _tx_thread_execute_ptr;
 8009e7a:	4911      	ldr	r1, [pc, #68]	; (8009ec0 <_tx_thread_resume+0x7c>)
 8009e7c:	680c      	ldr	r4, [r1, #0]
            if (saved_thread_ptr != TX_NULL)
 8009e7e:	b1cc      	cbz	r4, 8009eb4 <_tx_thread_resume+0x70>
                saved_thread_ptr -> tx_thread_preempt_threshold =  saved_thread_ptr -> tx_thread_priority;
 8009e80:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
                saved_threshold =  saved_thread_ptr -> tx_thread_preempt_threshold;
 8009e82:	6be5      	ldr	r5, [r4, #60]	; 0x3c
                saved_thread_ptr -> tx_thread_preempt_threshold =  saved_thread_ptr -> tx_thread_priority;
 8009e84:	63e1      	str	r1, [r4, #60]	; 0x3c
        _tx_thread_preempt_disable++;
 8009e86:	480f      	ldr	r0, [pc, #60]	; (8009ec4 <_tx_thread_resume+0x80>)
 8009e88:	6801      	ldr	r1, [r0, #0]
 8009e8a:	3101      	adds	r1, #1
 8009e8c:	6001      	str	r1, [r0, #0]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8009e8e:	f382 8810 	msr	PRIMASK, r2
        _tx_thread_system_resume(thread_ptr);
 8009e92:	4618      	mov	r0, r3
 8009e94:	f7fe fff6 	bl	8008e84 <_tx_thread_system_resume>
        if (saved_thread_ptr != TX_NULL)
 8009e98:	b174      	cbz	r4, 8009eb8 <_tx_thread_resume+0x74>
            saved_thread_ptr -> tx_thread_preempt_threshold =  saved_threshold;
 8009e9a:	63e5      	str	r5, [r4, #60]	; 0x3c
        return(TX_SUCCESS);
 8009e9c:	2000      	movs	r0, #0
}
 8009e9e:	bd38      	pop	{r3, r4, r5, pc}
        _tx_thread_preempt_disable++;
 8009ea0:	4908      	ldr	r1, [pc, #32]	; (8009ec4 <_tx_thread_resume+0x80>)
 8009ea2:	680b      	ldr	r3, [r1, #0]
 8009ea4:	3301      	adds	r3, #1
 8009ea6:	600b      	str	r3, [r1, #0]
 8009ea8:	f382 8810 	msr	PRIMASK, r2
        _tx_thread_system_resume(thread_ptr);
 8009eac:	f7fe ffea 	bl	8008e84 <_tx_thread_system_resume>
        return(TX_SUCCESS);
 8009eb0:	2000      	movs	r0, #0
}
 8009eb2:	bd38      	pop	{r3, r4, r5, pc}
UINT        saved_threshold =  ((UINT) 0);
 8009eb4:	4625      	mov	r5, r4
 8009eb6:	e7e6      	b.n	8009e86 <_tx_thread_resume+0x42>
        return(TX_SUCCESS);
 8009eb8:	4620      	mov	r0, r4
}
 8009eba:	bd38      	pop	{r3, r4, r5, pc}
 8009ebc:	2000019c 	.word	0x2000019c
 8009ec0:	20002dc0 	.word	0x20002dc0
 8009ec4:	20002db8 	.word	0x20002db8

08009ec8 <_tx_thread_suspend>:
/*                                                                        */
/*  05-19-2020     William E. Lamie         Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _tx_thread_suspend(TX_THREAD *thread_ptr)
{
 8009ec8:	b570      	push	{r4, r5, r6, lr}
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8009eca:	f3ef 8310 	mrs	r3, PRIMASK
    __asm__ volatile (" CPSID i" : : : "memory" );
 8009ece:	b672      	cpsid	i

    /* Log this kernel call.  */
    TX_EL_THREAD_SUSPEND_INSERT

    /* Check the specified thread's current status.  */
    if (thread_ptr -> tx_thread_state == TX_READY)
 8009ed0:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8009ed2:	b9cc      	cbnz	r4, 8009f08 <_tx_thread_suspend+0x40>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8009ed4:	f3ef 8205 	mrs	r2, IPSR

        /* Initialize status to success.  */
        status =  TX_SUCCESS;

        /* Determine if we are in a thread context.  */
        if (TX_THREAD_GET_SYSTEM_STATE() == 0)
 8009ed8:	4916      	ldr	r1, [pc, #88]	; (8009f34 <_tx_thread_suspend+0x6c>)
 8009eda:	6809      	ldr	r1, [r1, #0]
        {
        
            /* Yes, we are in a thread context.  */

            /* Determine if the current thread is also the suspending thread.  */
            if (current_thread == thread_ptr)
 8009edc:	430a      	orrs	r2, r1
 8009ede:	d121      	bne.n	8009f24 <_tx_thread_suspend+0x5c>
    TX_THREAD_GET_CURRENT(current_thread)
 8009ee0:	4a15      	ldr	r2, [pc, #84]	; (8009f38 <_tx_thread_suspend+0x70>)
            {

                /* Now determine if the preempt disable flag is non-zero.  */
                if (_tx_thread_preempt_disable != ((UINT) 0))
 8009ee2:	4916      	ldr	r1, [pc, #88]	; (8009f3c <_tx_thread_suspend+0x74>)
            if (current_thread == thread_ptr)
 8009ee4:	6812      	ldr	r2, [r2, #0]
 8009ee6:	4282      	cmp	r2, r0
 8009ee8:	d01e      	beq.n	8009f28 <_tx_thread_suspend+0x60>

            /* Setup for no timeout period.  */
            thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);

            /* Temporarily disable preemption.  */
            _tx_thread_preempt_disable++;
 8009eea:	680a      	ldr	r2, [r1, #0]
            thread_ptr -> tx_thread_suspending =  TX_TRUE;
 8009eec:	2501      	movs	r5, #1
            thread_ptr -> tx_thread_state =    TX_SUSPENDED;
 8009eee:	2603      	movs	r6, #3
            _tx_thread_preempt_disable++;
 8009ef0:	442a      	add	r2, r5
            thread_ptr -> tx_thread_suspending =  TX_TRUE;
 8009ef2:	6385      	str	r5, [r0, #56]	; 0x38
            thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);
 8009ef4:	2500      	movs	r5, #0
            thread_ptr -> tx_thread_state =    TX_SUSPENDED;
 8009ef6:	6306      	str	r6, [r0, #48]	; 0x30
            _tx_thread_preempt_disable++;
 8009ef8:	600a      	str	r2, [r1, #0]
            thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);
 8009efa:	64c5      	str	r5, [r0, #76]	; 0x4c
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8009efc:	f383 8810 	msr	PRIMASK, r3

            /* Restore interrupts.  */
            TX_RESTORE

            /* Call actual thread suspension routine.  */
            _tx_thread_system_suspend(thread_ptr);
 8009f00:	f7ff f846 	bl	8008f90 <_tx_thread_system_suspend>
    TX_RESTORE

    /* Return completion status.  */
    return(status);
#endif
}
 8009f04:	4620      	mov	r0, r4
 8009f06:	bd70      	pop	{r4, r5, r6, pc}
    else if (thread_ptr -> tx_thread_state == TX_COMPLETED)
 8009f08:	1e62      	subs	r2, r4, #1
 8009f0a:	2a01      	cmp	r2, #1
 8009f0c:	d804      	bhi.n	8009f18 <_tx_thread_suspend+0x50>
                    status =  TX_SUSPEND_ERROR;
 8009f0e:	2414      	movs	r4, #20
 8009f10:	f383 8810 	msr	PRIMASK, r3
}
 8009f14:	4620      	mov	r0, r4
 8009f16:	bd70      	pop	{r4, r5, r6, pc}
    else if (thread_ptr -> tx_thread_state == TX_SUSPENDED)
 8009f18:	2c03      	cmp	r4, #3
 8009f1a:	d009      	beq.n	8009f30 <_tx_thread_suspend+0x68>
        thread_ptr -> tx_thread_delayed_suspend =  TX_TRUE;
 8009f1c:	2201      	movs	r2, #1
        status =  TX_SUCCESS;
 8009f1e:	2400      	movs	r4, #0
        thread_ptr -> tx_thread_delayed_suspend =  TX_TRUE;
 8009f20:	6342      	str	r2, [r0, #52]	; 0x34
 8009f22:	e7f5      	b.n	8009f10 <_tx_thread_suspend+0x48>
 8009f24:	4905      	ldr	r1, [pc, #20]	; (8009f3c <_tx_thread_suspend+0x74>)
 8009f26:	e7e0      	b.n	8009eea <_tx_thread_suspend+0x22>
                if (_tx_thread_preempt_disable != ((UINT) 0))
 8009f28:	680a      	ldr	r2, [r1, #0]
 8009f2a:	2a00      	cmp	r2, #0
 8009f2c:	d1ef      	bne.n	8009f0e <_tx_thread_suspend+0x46>
 8009f2e:	e7dc      	b.n	8009eea <_tx_thread_suspend+0x22>
        status =  TX_SUCCESS;
 8009f30:	2400      	movs	r4, #0
 8009f32:	e7ed      	b.n	8009f10 <_tx_thread_suspend+0x48>
 8009f34:	2000019c 	.word	0x2000019c
 8009f38:	20002dbc 	.word	0x20002dbc
 8009f3c:	20002db8 	.word	0x20002db8

08009f40 <_tx_thread_terminate>:
/*                                                                        */
/*  05-19-2020     William E. Lamie         Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _tx_thread_terminate(TX_THREAD *thread_ptr)
{
 8009f40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f42:	4604      	mov	r4, r0
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8009f44:	f3ef 8610 	mrs	r6, PRIMASK
    __asm__ volatile (" CPSID i" : : : "memory" );
 8009f48:	b672      	cpsid	i

    /* Lockout interrupts while the thread is being terminated.  */
    TX_DISABLE

    /* Deactivate thread timer, if active.  */
    _tx_timer_system_deactivate(&thread_ptr -> tx_thread_timer);
 8009f4a:	304c      	adds	r0, #76	; 0x4c
 8009f4c:	f7ff f9e2 	bl	8009314 <_tx_timer_system_deactivate>

    /* Log this kernel call.  */
    TX_EL_THREAD_TERMINATE_INSERT

    /* Is the thread already terminated?  */
    if (thread_ptr -> tx_thread_state == TX_TERMINATED)
 8009f50:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8009f52:	2b02      	cmp	r3, #2
 8009f54:	d02e      	beq.n	8009fb4 <_tx_thread_terminate+0x74>
        /* Return success since thread is already terminated.  */
        status =  TX_SUCCESS;
    }

    /* Check the specified thread's current status.  */
    else if (thread_ptr -> tx_thread_state != TX_COMPLETED)
 8009f56:	2b01      	cmp	r3, #1
 8009f58:	d02c      	beq.n	8009fb4 <_tx_thread_terminate+0x74>
    {

        /* Disable preemption.  */
        _tx_thread_preempt_disable++;
 8009f5a:	4d27      	ldr	r5, [pc, #156]	; (8009ff8 <_tx_thread_terminate+0xb8>)

#ifndef TX_DISABLE_NOTIFY_CALLBACKS

        /* Pickup the entry/exit application callback routine.  */
        entry_exit_notify =  thread_ptr -> tx_thread_entry_exit_notify;
 8009f5c:	f8d4 70ac 	ldr.w	r7, [r4, #172]	; 0xac
        _tx_thread_preempt_disable++;
 8009f60:	682a      	ldr	r2, [r5, #0]
 8009f62:	3201      	adds	r2, #1
 8009f64:	602a      	str	r2, [r5, #0]
#endif

        /* Check to see if the thread is currently ready.  */
        if (thread_ptr -> tx_thread_state == TX_READY)
 8009f66:	bb5b      	cbnz	r3, 8009fc0 <_tx_thread_terminate+0x80>

            /* Setup for no timeout period.  */
            thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);

            /* Disable preemption.  */
            _tx_thread_preempt_disable++;
 8009f68:	682a      	ldr	r2, [r5, #0]
            thread_ptr -> tx_thread_suspending =  TX_TRUE;
 8009f6a:	2101      	movs	r1, #1
            thread_ptr -> tx_thread_state =  TX_TERMINATED;
 8009f6c:	2002      	movs	r0, #2
            thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);
 8009f6e:	64e3      	str	r3, [r4, #76]	; 0x4c
            _tx_thread_preempt_disable++;
 8009f70:	440a      	add	r2, r1
            thread_ptr -> tx_thread_suspending =  TX_TRUE;
 8009f72:	63a1      	str	r1, [r4, #56]	; 0x38
            thread_ptr -> tx_thread_state =  TX_TERMINATED;
 8009f74:	6320      	str	r0, [r4, #48]	; 0x30
            _tx_thread_preempt_disable++;
 8009f76:	602a      	str	r2, [r5, #0]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8009f78:	f386 8810 	msr	PRIMASK, r6
            TX_THREAD_TERMINATED_EXTENSION(thread_ptr)

#ifndef TX_DISABLE_NOTIFY_CALLBACKS

            /* Determine if an application callback routine is specified.  */
            if (entry_exit_notify != TX_NULL)
 8009f7c:	b10f      	cbz	r7, 8009f82 <_tx_thread_terminate+0x42>
            {

                /* Yes, notify application that this thread has exited!  */
                (entry_exit_notify)(thread_ptr, TX_THREAD_EXIT);
 8009f7e:	4620      	mov	r0, r4
 8009f80:	47b8      	blx	r7
            }
#endif

            /* Call actual thread suspension routine.  */
            _tx_thread_system_suspend(thread_ptr);
 8009f82:	4620      	mov	r0, r4
 8009f84:	f7ff f804 	bl	8008f90 <_tx_thread_system_suspend>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8009f88:	f3ef 8310 	mrs	r3, PRIMASK
    __asm__ volatile (" CPSID i" : : : "memory" );
 8009f8c:	b672      	cpsid	i
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8009f8e:	f383 8810 	msr	PRIMASK, r3
        /* Restore interrupts.  */
        TX_RESTORE
#endif

        /* Determine if the application is using mutexes.  */
        if (_tx_thread_mutex_release != TX_NULL)
 8009f92:	4b1a      	ldr	r3, [pc, #104]	; (8009ffc <_tx_thread_terminate+0xbc>)
 8009f94:	681b      	ldr	r3, [r3, #0]
 8009f96:	b10b      	cbz	r3, 8009f9c <_tx_thread_terminate+0x5c>
        {

            /* Yes, call the mutex release function via a function pointer that 
               is setup during initialization.  */
            (_tx_thread_mutex_release)(thread_ptr);
 8009f98:	4620      	mov	r0, r4
 8009f9a:	4798      	blx	r3
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8009f9c:	f3ef 8210 	mrs	r2, PRIMASK
    __asm__ volatile (" CPSID i" : : : "memory" );
 8009fa0:	b672      	cpsid	i
        /* Disable interrupts.  */
        TX_DISABLE
#endif

        /* Enable preemption.  */
        _tx_thread_preempt_disable--;
 8009fa2:	682b      	ldr	r3, [r5, #0]
 8009fa4:	3b01      	subs	r3, #1
 8009fa6:	602b      	str	r3, [r5, #0]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8009fa8:	f382 8810 	msr	PRIMASK, r2
        /* Restore interrupts.  */
        TX_RESTORE
    }

    /* Check for preemption.  */
    _tx_thread_system_preempt_check();
 8009fac:	f7fe ff4c 	bl	8008e48 <_tx_thread_system_preempt_check>

    /* Return completion status.  */
    return(status);
}
 8009fb0:	2000      	movs	r0, #0
 8009fb2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009fb4:	f386 8810 	msr	PRIMASK, r6
    _tx_thread_system_preempt_check();
 8009fb8:	f7fe ff46 	bl	8008e48 <_tx_thread_system_preempt_check>
}
 8009fbc:	2000      	movs	r0, #0
 8009fbe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
            thread_ptr -> tx_thread_state =    TX_TERMINATED;
 8009fc0:	2102      	movs	r1, #2
            thread_ptr -> tx_thread_suspending =  TX_TRUE;
 8009fc2:	2201      	movs	r2, #1
            suspend_cleanup =  thread_ptr -> tx_thread_suspend_cleanup;
 8009fc4:	6ea3      	ldr	r3, [r4, #104]	; 0x68
            thread_ptr -> tx_thread_state =    TX_TERMINATED;
 8009fc6:	6321      	str	r1, [r4, #48]	; 0x30
            thread_ptr -> tx_thread_suspending =  TX_TRUE;
 8009fc8:	63a2      	str	r2, [r4, #56]	; 0x38
            suspension_sequence =  thread_ptr -> tx_thread_suspension_sequence;
 8009fca:	f8d4 10c0 	ldr.w	r1, [r4, #192]	; 0xc0
 8009fce:	f386 8810 	msr	PRIMASK, r6
            if (suspend_cleanup != TX_NULL)
 8009fd2:	b10b      	cbz	r3, 8009fd8 <_tx_thread_terminate+0x98>
                (suspend_cleanup)(thread_ptr, suspension_sequence);
 8009fd4:	4620      	mov	r0, r4
 8009fd6:	4798      	blx	r3
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8009fd8:	f3ef 8310 	mrs	r3, PRIMASK
    __asm__ volatile (" CPSID i" : : : "memory" );
 8009fdc:	b672      	cpsid	i
            thread_ptr -> tx_thread_suspending =  TX_FALSE;
 8009fde:	2200      	movs	r2, #0
 8009fe0:	63a2      	str	r2, [r4, #56]	; 0x38
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8009fe2:	f383 8810 	msr	PRIMASK, r3
            if (entry_exit_notify != TX_NULL)
 8009fe6:	b117      	cbz	r7, 8009fee <_tx_thread_terminate+0xae>
                (entry_exit_notify)(thread_ptr, TX_THREAD_EXIT);
 8009fe8:	2101      	movs	r1, #1
 8009fea:	4620      	mov	r0, r4
 8009fec:	47b8      	blx	r7
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8009fee:	f3ef 8310 	mrs	r3, PRIMASK
    __asm__ volatile (" CPSID i" : : : "memory" );
 8009ff2:	b672      	cpsid	i
 8009ff4:	e7cb      	b.n	8009f8e <_tx_thread_terminate+0x4e>
 8009ff6:	bf00      	nop
 8009ff8:	20002db8 	.word	0x20002db8
 8009ffc:	20002da0 	.word	0x20002da0

0800a000 <_tx_thread_time_slice>:
ULONG           system_state;
UINT            preempt_disable;
#endif

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 800a000:	4b16      	ldr	r3, [pc, #88]	; (800a05c <_tx_thread_time_slice+0x5c>)
 800a002:	681b      	ldr	r3, [r3, #0]
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 800a004:	f3ef 8210 	mrs	r2, PRIMASK
    __asm__ volatile (" CPSID i" : : : "memory" );
 800a008:	b672      	cpsid	i

    /* Lockout interrupts while the time-slice is evaluated.  */
    TX_DISABLE

    /* Clear the expired time-slice flag.  */
    _tx_timer_expired_time_slice =  TX_FALSE;
 800a00a:	4915      	ldr	r1, [pc, #84]	; (800a060 <_tx_thread_time_slice+0x60>)
 800a00c:	2000      	movs	r0, #0
 800a00e:	6008      	str	r0, [r1, #0]

    /* Make sure the thread pointer is valid.  */
    if (thread_ptr != TX_NULL)
 800a010:	b193      	cbz	r3, 800a038 <_tx_thread_time_slice+0x38>
    {

        /* Make sure the thread is still active, i.e. not suspended.  */
        if (thread_ptr -> tx_thread_state == TX_READY)
 800a012:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800a014:	b981      	cbnz	r1, 800a038 <_tx_thread_time_slice+0x38>
            /* Reset the actual time-slice variable.  */
            _tx_timer_time_slice =  thread_ptr -> tx_thread_time_slice;

            /* Determine if there is another thread at the same priority and preemption-threshold
               is not set.  Preemption-threshold overrides time-slicing.  */
            if (thread_ptr -> tx_thread_ready_next != thread_ptr)
 800a016:	6a18      	ldr	r0, [r3, #32]
            thread_ptr -> tx_thread_time_slice =  thread_ptr -> tx_thread_new_time_slice;
 800a018:	69d9      	ldr	r1, [r3, #28]
            if (thread_ptr -> tx_thread_ready_next != thread_ptr)
 800a01a:	4298      	cmp	r0, r3
{
 800a01c:	b410      	push	{r4}
            _tx_timer_time_slice =  thread_ptr -> tx_thread_time_slice;
 800a01e:	4c11      	ldr	r4, [pc, #68]	; (800a064 <_tx_thread_time_slice+0x64>)
            thread_ptr -> tx_thread_time_slice =  thread_ptr -> tx_thread_new_time_slice;
 800a020:	6199      	str	r1, [r3, #24]
            _tx_timer_time_slice =  thread_ptr -> tx_thread_time_slice;
 800a022:	6021      	str	r1, [r4, #0]
            if (thread_ptr -> tx_thread_ready_next != thread_ptr)
 800a024:	d003      	beq.n	800a02e <_tx_thread_time_slice+0x2e>
            {

                /* Check to see if preemption-threshold is not being used.  */
                if (thread_ptr -> tx_thread_priority == thread_ptr -> tx_thread_preempt_threshold)
 800a026:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800a028:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a02a:	4299      	cmp	r1, r3
 800a02c:	d007      	beq.n	800a03e <_tx_thread_time_slice+0x3e>
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 800a02e:	f382 8810 	msr	PRIMASK, r2

        /* Yes, check this thread's stack.  */
        TX_THREAD_STACK_CHECK(next_thread_ptr)
    }
#endif
}
 800a032:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a036:	4770      	bx	lr
 800a038:	f382 8810 	msr	PRIMASK, r2
 800a03c:	4770      	bx	lr
                    _tx_thread_execute_ptr =  _tx_thread_priority_list[_tx_thread_highest_priority];
 800a03e:	4c0a      	ldr	r4, [pc, #40]	; (800a068 <_tx_thread_time_slice+0x68>)
                    _tx_thread_priority_list[thread_ptr -> tx_thread_priority] =  thread_ptr -> tx_thread_ready_next;
 800a040:	4b0a      	ldr	r3, [pc, #40]	; (800a06c <_tx_thread_time_slice+0x6c>)
                    _tx_thread_execute_ptr =  _tx_thread_priority_list[_tx_thread_highest_priority];
 800a042:	6824      	ldr	r4, [r4, #0]
                    _tx_thread_priority_list[thread_ptr -> tx_thread_priority] =  thread_ptr -> tx_thread_ready_next;
 800a044:	f843 0021 	str.w	r0, [r3, r1, lsl #2]
                    _tx_thread_execute_ptr =  _tx_thread_priority_list[_tx_thread_highest_priority];
 800a048:	4909      	ldr	r1, [pc, #36]	; (800a070 <_tx_thread_time_slice+0x70>)
 800a04a:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800a04e:	600b      	str	r3, [r1, #0]
 800a050:	f382 8810 	msr	PRIMASK, r2
}
 800a054:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a058:	4770      	bx	lr
 800a05a:	bf00      	nop
 800a05c:	20002dbc 	.word	0x20002dbc
 800a060:	20003348 	.word	0x20003348
 800a064:	20002e58 	.word	0x20002e58
 800a068:	20002dc4 	.word	0x20002dc4
 800a06c:	20002d20 	.word	0x20002d20
 800a070:	20002dc0 	.word	0x20002dc0

0800a074 <_tx_timer_expiration_process>:
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 800a074:	f3ef 8110 	mrs	r1, PRIMASK
    __asm__ volatile (" CPSID i" : : : "memory" );
 800a078:	b672      	cpsid	i
    /* Restore interrupts.  */
    TX_RESTORE
#else

    /* Increment the preempt disable flag.  */
    _tx_thread_preempt_disable++;
 800a07a:	4a04      	ldr	r2, [pc, #16]	; (800a08c <_tx_timer_expiration_process+0x18>)
 800a07c:	6813      	ldr	r3, [r2, #0]
 800a07e:	3301      	adds	r3, #1
 800a080:	6013      	str	r3, [r2, #0]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 800a082:	f381 8810 	msr	PRIMASK, r1

    /* Restore interrupts.  */
    TX_RESTORE

    /* Call the system resume function to activate the timer thread.  */
    _tx_thread_system_resume(&_tx_timer_thread);
 800a086:	4802      	ldr	r0, [pc, #8]	; (800a090 <_tx_timer_expiration_process+0x1c>)
 800a088:	f7fe befc 	b.w	8008e84 <_tx_thread_system_resume>
 800a08c:	20002db8 	.word	0x20002db8
 800a090:	20002e68 	.word	0x20002e68

0800a094 <_tx_semaphore_cleanup>:
/*                                                                        */
/*  05-19-2020     William E. Lamie         Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
VOID  _tx_semaphore_cleanup(TX_THREAD *thread_ptr, ULONG suspension_sequence)
{
 800a094:	b538      	push	{r3, r4, r5, lr}
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 800a096:	f3ef 8310 	mrs	r3, PRIMASK
    __asm__ volatile (" CPSID i" : : : "memory" );
 800a09a:	b672      	cpsid	i

    /* Disable interrupts to remove the suspended thread from the semaphore.  */
    TX_DISABLE

    /* Determine if the cleanup is still required.  */
    if (thread_ptr -> tx_thread_suspend_cleanup == &(_tx_semaphore_cleanup))
 800a09c:	4a1a      	ldr	r2, [pc, #104]	; (800a108 <_tx_semaphore_cleanup+0x74>)
 800a09e:	6e84      	ldr	r4, [r0, #104]	; 0x68
 800a0a0:	4294      	cmp	r4, r2
 800a0a2:	d002      	beq.n	800a0aa <_tx_semaphore_cleanup+0x16>
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 800a0a4:	f383 8810 	msr	PRIMASK, r3
    }

    /* Restore interrupts.  */
    TX_RESTORE
#endif
}
 800a0a8:	bd38      	pop	{r3, r4, r5, pc}
        if (suspension_sequence == thread_ptr -> tx_thread_suspension_sequence)
 800a0aa:	f8d0 20c0 	ldr.w	r2, [r0, #192]	; 0xc0
 800a0ae:	428a      	cmp	r2, r1
 800a0b0:	d1f8      	bne.n	800a0a4 <_tx_semaphore_cleanup+0x10>
            semaphore_ptr =  TX_VOID_TO_SEMAPHORE_POINTER_CONVERT(thread_ptr -> tx_thread_suspend_control_block);
 800a0b2:	6ec2      	ldr	r2, [r0, #108]	; 0x6c
            if (semaphore_ptr != TX_NULL)
 800a0b4:	2a00      	cmp	r2, #0
 800a0b6:	d0f5      	beq.n	800a0a4 <_tx_semaphore_cleanup+0x10>
                if (semaphore_ptr -> tx_semaphore_id == TX_SEMAPHORE_ID)
 800a0b8:	4914      	ldr	r1, [pc, #80]	; (800a10c <_tx_semaphore_cleanup+0x78>)
 800a0ba:	6814      	ldr	r4, [r2, #0]
 800a0bc:	428c      	cmp	r4, r1
 800a0be:	d1f1      	bne.n	800a0a4 <_tx_semaphore_cleanup+0x10>
                    if (semaphore_ptr -> tx_semaphore_suspended_count != TX_NO_SUSPENSIONS)
 800a0c0:	6911      	ldr	r1, [r2, #16]
 800a0c2:	2900      	cmp	r1, #0
 800a0c4:	d0ee      	beq.n	800a0a4 <_tx_semaphore_cleanup+0x10>
                        semaphore_ptr -> tx_semaphore_suspended_count--;
 800a0c6:	3901      	subs	r1, #1
                        thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 800a0c8:	2400      	movs	r4, #0
 800a0ca:	6684      	str	r4, [r0, #104]	; 0x68
                        semaphore_ptr -> tx_semaphore_suspended_count--;
 800a0cc:	6111      	str	r1, [r2, #16]
                        if (suspended_count == TX_NO_SUSPENSIONS)
 800a0ce:	b1c1      	cbz	r1, 800a102 <_tx_semaphore_cleanup+0x6e>
                            if (semaphore_ptr -> tx_semaphore_suspension_list == thread_ptr)
 800a0d0:	68d5      	ldr	r5, [r2, #12]
                            previous_thread =                               thread_ptr -> tx_thread_suspended_previous;
 800a0d2:	e9d0 141c 	ldrd	r1, r4, [r0, #112]	; 0x70
                            if (semaphore_ptr -> tx_semaphore_suspension_list == thread_ptr)
 800a0d6:	4285      	cmp	r5, r0
                            next_thread -> tx_thread_suspended_previous =   previous_thread;
 800a0d8:	674c      	str	r4, [r1, #116]	; 0x74
                            previous_thread -> tx_thread_suspended_next =   next_thread;
 800a0da:	6721      	str	r1, [r4, #112]	; 0x70
                            if (semaphore_ptr -> tx_semaphore_suspension_list == thread_ptr)
 800a0dc:	d011      	beq.n	800a102 <_tx_semaphore_cleanup+0x6e>
                        if (thread_ptr -> tx_thread_state == TX_SEMAPHORE_SUSP)
 800a0de:	6b02      	ldr	r2, [r0, #48]	; 0x30
 800a0e0:	2a06      	cmp	r2, #6
 800a0e2:	d1df      	bne.n	800a0a4 <_tx_semaphore_cleanup+0x10>
                            _tx_thread_preempt_disable++;
 800a0e4:	490a      	ldr	r1, [pc, #40]	; (800a110 <_tx_semaphore_cleanup+0x7c>)
                            thread_ptr -> tx_thread_suspend_status =  TX_NO_INSTANCE;
 800a0e6:	240d      	movs	r4, #13
                            _tx_thread_preempt_disable++;
 800a0e8:	680a      	ldr	r2, [r1, #0]
                            thread_ptr -> tx_thread_suspend_status =  TX_NO_INSTANCE;
 800a0ea:	f8c0 4084 	str.w	r4, [r0, #132]	; 0x84
                            _tx_thread_preempt_disable++;
 800a0ee:	3201      	adds	r2, #1
 800a0f0:	600a      	str	r2, [r1, #0]
 800a0f2:	f383 8810 	msr	PRIMASK, r3
                            _tx_thread_system_resume(thread_ptr);
 800a0f6:	f7fe fec5 	bl	8008e84 <_tx_thread_system_resume>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 800a0fa:	f3ef 8310 	mrs	r3, PRIMASK
    __asm__ volatile (" CPSID i" : : : "memory" );
 800a0fe:	b672      	cpsid	i
 800a100:	e7d0      	b.n	800a0a4 <_tx_semaphore_cleanup+0x10>
                                semaphore_ptr -> tx_semaphore_suspension_list =   next_thread;
 800a102:	60d1      	str	r1, [r2, #12]
 800a104:	e7eb      	b.n	800a0de <_tx_semaphore_cleanup+0x4a>
 800a106:	bf00      	nop
 800a108:	0800a095 	.word	0x0800a095
 800a10c:	53454d41 	.word	0x53454d41
 800a110:	20002db8 	.word	0x20002db8

0800a114 <__libc_init_array>:
 800a114:	b570      	push	{r4, r5, r6, lr}
 800a116:	4e0d      	ldr	r6, [pc, #52]	; (800a14c <__libc_init_array+0x38>)
 800a118:	4c0d      	ldr	r4, [pc, #52]	; (800a150 <__libc_init_array+0x3c>)
 800a11a:	1ba4      	subs	r4, r4, r6
 800a11c:	10a4      	asrs	r4, r4, #2
 800a11e:	2500      	movs	r5, #0
 800a120:	42a5      	cmp	r5, r4
 800a122:	d109      	bne.n	800a138 <__libc_init_array+0x24>
 800a124:	4e0b      	ldr	r6, [pc, #44]	; (800a154 <__libc_init_array+0x40>)
 800a126:	4c0c      	ldr	r4, [pc, #48]	; (800a158 <__libc_init_array+0x44>)
 800a128:	f000 f82c 	bl	800a184 <_init>
 800a12c:	1ba4      	subs	r4, r4, r6
 800a12e:	10a4      	asrs	r4, r4, #2
 800a130:	2500      	movs	r5, #0
 800a132:	42a5      	cmp	r5, r4
 800a134:	d105      	bne.n	800a142 <__libc_init_array+0x2e>
 800a136:	bd70      	pop	{r4, r5, r6, pc}
 800a138:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800a13c:	4798      	blx	r3
 800a13e:	3501      	adds	r5, #1
 800a140:	e7ee      	b.n	800a120 <__libc_init_array+0xc>
 800a142:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800a146:	4798      	blx	r3
 800a148:	3501      	adds	r5, #1
 800a14a:	e7f2      	b.n	800a132 <__libc_init_array+0x1e>
 800a14c:	0800a270 	.word	0x0800a270
 800a150:	0800a270 	.word	0x0800a270
 800a154:	0800a270 	.word	0x0800a270
 800a158:	0800a274 	.word	0x0800a274

0800a15c <memcpy>:
 800a15c:	b510      	push	{r4, lr}
 800a15e:	1e43      	subs	r3, r0, #1
 800a160:	440a      	add	r2, r1
 800a162:	4291      	cmp	r1, r2
 800a164:	d100      	bne.n	800a168 <memcpy+0xc>
 800a166:	bd10      	pop	{r4, pc}
 800a168:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a16c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a170:	e7f7      	b.n	800a162 <memcpy+0x6>

0800a172 <memset>:
 800a172:	4402      	add	r2, r0
 800a174:	4603      	mov	r3, r0
 800a176:	4293      	cmp	r3, r2
 800a178:	d100      	bne.n	800a17c <memset+0xa>
 800a17a:	4770      	bx	lr
 800a17c:	f803 1b01 	strb.w	r1, [r3], #1
 800a180:	e7f9      	b.n	800a176 <memset+0x4>
	...

0800a184 <_init>:
 800a184:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a186:	bf00      	nop
 800a188:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a18a:	bc08      	pop	{r3}
 800a18c:	469e      	mov	lr, r3
 800a18e:	4770      	bx	lr

0800a190 <_fini>:
 800a190:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a192:	bf00      	nop
 800a194:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a196:	bc08      	pop	{r3}
 800a198:	469e      	mov	lr, r3
 800a19a:	4770      	bx	lr
