

================================================================
== Vitis HLS Report for 'tanh_custom'
================================================================
* Date:           Mon Nov  4 00:24:20 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        cordic_tanh
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.301 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       96|       96|  0.960 us|  0.960 us|   97|   97|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------+--------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                |                                      |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                    Instance                    |                Module                |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------------------------+--------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_tanh_custom_Pipeline_VITIS_LOOP_14_1_fu_42  |tanh_custom_Pipeline_VITIS_LOOP_14_1  |       79|       79|  0.790 us|  0.790 us|   79|   79|       no|
        +------------------------------------------------+--------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      -|      -|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        0|  10|   1401|   1099|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     93|    -|
|Register         |        -|   -|     19|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|  10|   1420|   1192|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|  11|      3|      5|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------+--------------------------------------+---------+----+------+------+-----+
    |                    Instance                    |                Module                | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------------------+--------------------------------------+---------+----+------+------+-----+
    |fdiv_32ns_32ns_32_16_no_dsp_1_U14               |fdiv_32ns_32ns_32_16_no_dsp_1         |        0|   0|     0|     0|    0|
    |grp_tanh_custom_Pipeline_VITIS_LOOP_14_1_fu_42  |tanh_custom_Pipeline_VITIS_LOOP_14_1  |        0|  10|  1401|  1099|    0|
    +------------------------------------------------+--------------------------------------+---------+----+------+------+-----+
    |Total                                           |                                      |        0|  10|  1401|  1099|    0|
    +------------------------------------------------+--------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  93|         19|    1|         19|
    +-----------+----+-----------+-----+-----------+
    |Total      |  93|         19|    1|         19|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------+----+----+-----+-----------+
    |                             Name                            | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                    |  18|   0|   18|          0|
    |grp_tanh_custom_Pipeline_VITIS_LOOP_14_1_fu_42_ap_start_reg  |   1|   0|    1|          0|
    +-------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                        |  19|   0|   19|          0|
    +-------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|   tanh_custom|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|   tanh_custom|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|   tanh_custom|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|   tanh_custom|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|   tanh_custom|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|   tanh_custom|  return value|
|ap_return  |  out|   32|  ap_ctrl_hs|   tanh_custom|  return value|
|angle      |   in|   32|     ap_none|         angle|        scalar|
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.61>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%angle_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %angle"   --->   Operation 19 'read' 'angle_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%y_loc = alloca i64 1"   --->   Operation 20 'alloca' 'y_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%x_2_loc = alloca i64 1"   --->   Operation 21 'alloca' 'x_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (1.61ns)   --->   "%call_ln0 = call void @tanh_custom_Pipeline_VITIS_LOOP_14_1, i32 %angle_read, i32 %x_2_loc, i32 %y_loc, i32 %tanh_custom_tanh_in"   --->   Operation 22 'call' 'call_ln0' <Predicate = true> <Delay = 1.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 23 [1/2] (0.00ns)   --->   "%call_ln0 = call void @tanh_custom_Pipeline_VITIS_LOOP_14_1, i32 %angle_read, i32 %x_2_loc, i32 %y_loc, i32 %tanh_custom_tanh_in"   --->   Operation 23 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 6.30>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%x_2_loc_load = load i32 %x_2_loc"   --->   Operation 24 'load' 'x_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%y_loc_load = load i32 %y_loc"   --->   Operation 25 'load' 'y_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [16/16] (6.30ns)   --->   "%tan_hyperbolic = fdiv i32 %y_loc_load, i32 %x_2_loc_load" [tanh.c:33]   --->   Operation 26 'fdiv' 'tan_hyperbolic' <Predicate = true> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.30>
ST_4 : Operation 27 [15/16] (6.30ns)   --->   "%tan_hyperbolic = fdiv i32 %y_loc_load, i32 %x_2_loc_load" [tanh.c:33]   --->   Operation 27 'fdiv' 'tan_hyperbolic' <Predicate = true> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.30>
ST_5 : Operation 28 [14/16] (6.30ns)   --->   "%tan_hyperbolic = fdiv i32 %y_loc_load, i32 %x_2_loc_load" [tanh.c:33]   --->   Operation 28 'fdiv' 'tan_hyperbolic' <Predicate = true> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.30>
ST_6 : Operation 29 [13/16] (6.30ns)   --->   "%tan_hyperbolic = fdiv i32 %y_loc_load, i32 %x_2_loc_load" [tanh.c:33]   --->   Operation 29 'fdiv' 'tan_hyperbolic' <Predicate = true> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.30>
ST_7 : Operation 30 [12/16] (6.30ns)   --->   "%tan_hyperbolic = fdiv i32 %y_loc_load, i32 %x_2_loc_load" [tanh.c:33]   --->   Operation 30 'fdiv' 'tan_hyperbolic' <Predicate = true> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.30>
ST_8 : Operation 31 [11/16] (6.30ns)   --->   "%tan_hyperbolic = fdiv i32 %y_loc_load, i32 %x_2_loc_load" [tanh.c:33]   --->   Operation 31 'fdiv' 'tan_hyperbolic' <Predicate = true> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.30>
ST_9 : Operation 32 [10/16] (6.30ns)   --->   "%tan_hyperbolic = fdiv i32 %y_loc_load, i32 %x_2_loc_load" [tanh.c:33]   --->   Operation 32 'fdiv' 'tan_hyperbolic' <Predicate = true> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.30>
ST_10 : Operation 33 [9/16] (6.30ns)   --->   "%tan_hyperbolic = fdiv i32 %y_loc_load, i32 %x_2_loc_load" [tanh.c:33]   --->   Operation 33 'fdiv' 'tan_hyperbolic' <Predicate = true> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.30>
ST_11 : Operation 34 [8/16] (6.30ns)   --->   "%tan_hyperbolic = fdiv i32 %y_loc_load, i32 %x_2_loc_load" [tanh.c:33]   --->   Operation 34 'fdiv' 'tan_hyperbolic' <Predicate = true> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.30>
ST_12 : Operation 35 [7/16] (6.30ns)   --->   "%tan_hyperbolic = fdiv i32 %y_loc_load, i32 %x_2_loc_load" [tanh.c:33]   --->   Operation 35 'fdiv' 'tan_hyperbolic' <Predicate = true> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.30>
ST_13 : Operation 36 [6/16] (6.30ns)   --->   "%tan_hyperbolic = fdiv i32 %y_loc_load, i32 %x_2_loc_load" [tanh.c:33]   --->   Operation 36 'fdiv' 'tan_hyperbolic' <Predicate = true> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.30>
ST_14 : Operation 37 [5/16] (6.30ns)   --->   "%tan_hyperbolic = fdiv i32 %y_loc_load, i32 %x_2_loc_load" [tanh.c:33]   --->   Operation 37 'fdiv' 'tan_hyperbolic' <Predicate = true> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.30>
ST_15 : Operation 38 [4/16] (6.30ns)   --->   "%tan_hyperbolic = fdiv i32 %y_loc_load, i32 %x_2_loc_load" [tanh.c:33]   --->   Operation 38 'fdiv' 'tan_hyperbolic' <Predicate = true> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.30>
ST_16 : Operation 39 [3/16] (6.30ns)   --->   "%tan_hyperbolic = fdiv i32 %y_loc_load, i32 %x_2_loc_load" [tanh.c:33]   --->   Operation 39 'fdiv' 'tan_hyperbolic' <Predicate = true> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.30>
ST_17 : Operation 40 [2/16] (6.30ns)   --->   "%tan_hyperbolic = fdiv i32 %y_loc_load, i32 %x_2_loc_load" [tanh.c:33]   --->   Operation 40 'fdiv' 'tan_hyperbolic' <Predicate = true> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.30>
ST_18 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 42 [1/1] (0.00ns)   --->   "%spectopmodule_ln4 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [tanh.c:4]   --->   Operation 42 'spectopmodule' 'spectopmodule_ln4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %angle"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %angle, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 45 [1/16] (6.30ns)   --->   "%tan_hyperbolic = fdiv i32 %y_loc_load, i32 %x_2_loc_load" [tanh.c:33]   --->   Operation 45 'fdiv' 'tan_hyperbolic' <Predicate = true> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 46 [1/1] (0.00ns)   --->   "%ret_ln37 = ret i32 %tan_hyperbolic" [tanh.c:37]   --->   Operation 46 'ret' 'ret_ln37' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ angle]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tanh_custom_tanh_in]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
angle_read        (read         ) [ 0010000000000000000]
y_loc             (alloca       ) [ 0111000000000000000]
x_2_loc           (alloca       ) [ 0111000000000000000]
call_ln0          (call         ) [ 0000000000000000000]
x_2_loc_load      (load         ) [ 0000111111111111111]
y_loc_load        (load         ) [ 0000111111111111111]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000000000]
spectopmodule_ln4 (spectopmodule) [ 0000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000000]
tan_hyperbolic    (fdiv         ) [ 0000000000000000000]
ret_ln37          (ret          ) [ 0000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="angle">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="angle"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="tanh_custom_tanh_in">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tanh_custom_tanh_in"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tanh_custom_Pipeline_VITIS_LOOP_14_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1004" name="y_loc_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="1" slack="0"/>
<pin id="30" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_loc/1 "/>
</bind>
</comp>

<comp id="32" class="1004" name="x_2_loc_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="1" slack="0"/>
<pin id="34" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_2_loc/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="angle_read_read_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="32" slack="0"/>
<pin id="38" dir="0" index="1" bw="32" slack="0"/>
<pin id="39" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="angle_read/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="grp_tanh_custom_Pipeline_VITIS_LOOP_14_1_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="0" slack="0"/>
<pin id="44" dir="0" index="1" bw="32" slack="0"/>
<pin id="45" dir="0" index="2" bw="32" slack="0"/>
<pin id="46" dir="0" index="3" bw="32" slack="0"/>
<pin id="47" dir="0" index="4" bw="32" slack="0"/>
<pin id="48" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="grp_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="0"/>
<pin id="55" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="tan_hyperbolic/3 "/>
</bind>
</comp>

<comp id="56" class="1004" name="x_2_loc_load_load_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="2"/>
<pin id="58" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_2_loc_load/3 "/>
</bind>
</comp>

<comp id="60" class="1004" name="y_loc_load_load_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="2"/>
<pin id="62" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_loc_load/3 "/>
</bind>
</comp>

<comp id="64" class="1005" name="angle_read_reg_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="1"/>
<pin id="66" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="angle_read "/>
</bind>
</comp>

<comp id="69" class="1005" name="y_loc_reg_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="32" slack="0"/>
<pin id="71" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="y_loc "/>
</bind>
</comp>

<comp id="75" class="1005" name="x_2_loc_reg_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="32" slack="0"/>
<pin id="77" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="x_2_loc "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="31"><net_src comp="6" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="35"><net_src comp="6" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="40"><net_src comp="4" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="0" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="49"><net_src comp="8" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="50"><net_src comp="36" pin="2"/><net_sink comp="42" pin=1"/></net>

<net id="51"><net_src comp="2" pin="0"/><net_sink comp="42" pin=4"/></net>

<net id="59"><net_src comp="56" pin="1"/><net_sink comp="52" pin=1"/></net>

<net id="63"><net_src comp="60" pin="1"/><net_sink comp="52" pin=0"/></net>

<net id="67"><net_src comp="36" pin="2"/><net_sink comp="64" pin=0"/></net>

<net id="68"><net_src comp="64" pin="1"/><net_sink comp="42" pin=1"/></net>

<net id="72"><net_src comp="28" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="73"><net_src comp="69" pin="1"/><net_sink comp="42" pin=3"/></net>

<net id="74"><net_src comp="69" pin="1"/><net_sink comp="60" pin=0"/></net>

<net id="78"><net_src comp="32" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="79"><net_src comp="75" pin="1"/><net_sink comp="42" pin=2"/></net>

<net id="80"><net_src comp="75" pin="1"/><net_sink comp="56" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: tanh_custom : angle | {1 }
	Port: tanh_custom : tanh_custom_tanh_in | {1 2 }
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
	State 3
		tan_hyperbolic : 1
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
		ret_ln37 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------|---------|---------|---------|---------|
| Operation|                 Functional Unit                |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_tanh_custom_Pipeline_VITIS_LOOP_14_1_fu_42 |    10   | 13.0746 |   1386  |   919   |
|----------|------------------------------------------------|---------|---------|---------|---------|
|   read   |              angle_read_read_fu_36             |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|
|   fdiv   |                    grp_fu_52                   |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                |    10   | 13.0746 |   1386  |   919   |
|----------|------------------------------------------------|---------|---------|---------|---------|

Memories:
+-------------------+--------+--------+--------+
|                   |  BRAM  |   FF   |   LUT  |
+-------------------+--------+--------+--------+
|tanh_custom_tanh_in|    0   |   32   |    7   |
+-------------------+--------+--------+--------+
|       Total       |    0   |   32   |    7   |
+-------------------+--------+--------+--------+

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|angle_read_reg_64|   32   |
|  x_2_loc_reg_75 |   32   |
|   y_loc_reg_69  |   32   |
+-----------------+--------+
|      Total      |   96   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|------------------------------------------------|------|------|------|--------||---------||---------|
|                      Comp                      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------------------------|------|------|------|--------||---------||---------|
| grp_tanh_custom_Pipeline_VITIS_LOOP_14_1_fu_42 |  p1  |   2  |  32  |   64   ||    9    |
|------------------------------------------------|------|------|------|--------||---------||---------|
|                      Total                     |      |      |      |   64   ||   1.61  ||    9    |
|------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   10   |   13   |  1386  |   919  |
|   Memory  |    0   |    -   |    -   |   32   |    7   |
|Multiplexer|    -   |    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |    -   |   96   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |   10   |   14   |  1514  |   935  |
+-----------+--------+--------+--------+--------+--------+
