set_min_delay 4.0 -from and1 -fall_from clk* -rise_through ff1 -fall_through pin* -rise_to clk2 -ignore_clock_latency -reset_path
