# BI-APS semestral
Computer Architecture and Structure

In this project you can find implementation of a simple RISC V processor written in Verilog 
