# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
project open C:/Users/sakhm/Desktop/TCES330/HW1/Part2/runlab.do
# Project file C:/Users/sakhm/Desktop/TCES330/HW1/Part2/runlab.do.mpf was not found.
# Unable to open project.
vlib work
vlog -reportprogress 300 -work work C:/Users/sakhm/Desktop/TCES330/HW1/Part2/Mux_4w_2_to_1.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:16:37 on Apr 23,2020
# vlog -reportprogress 300 -work work C:/Users/sakhm/Desktop/TCES330/HW1/Part2/Mux_4w_2_to_1.sv 
# -- Compiling module Mux_4w_2_to_1_testbench
# ** Error: C:/Users/sakhm/Desktop/TCES330/HW1/Part2/Mux_4w_2_to_1.sv(25): (vlog-2123) Missing argument for format specification '%b'.
# End time: 00:16:37 on Apr 23,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/sakhm/Desktop/TCES330/HW1/Part2/part2.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:16:37 on Apr 23,2020
# vlog -reportprogress 300 -work work C:/Users/sakhm/Desktop/TCES330/HW1/Part2/part2.sv 
# -- Compiling module part2
# 
# Top level modules:
# 	part2
# End time: 00:16:37 on Apr 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/sakhm/Desktop/TCES330/HW1/Part2/Mux_4w_2_to_1.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:16:41 on Apr 23,2020
# vlog -reportprogress 300 -work work C:/Users/sakhm/Desktop/TCES330/HW1/Part2/Mux_4w_2_to_1.sv 
# -- Compiling module Mux_4w_2_to_1_testbench
# ** Error: C:/Users/sakhm/Desktop/TCES330/HW1/Part2/Mux_4w_2_to_1.sv(25): (vlog-2123) Missing argument for format specification '%b'.
# End time: 00:16:41 on Apr 23,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/sakhm/Desktop/TCES330/HW1/Part2/part2.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:16:41 on Apr 23,2020
# vlog -reportprogress 300 -work work C:/Users/sakhm/Desktop/TCES330/HW1/Part2/part2.sv 
# -- Compiling module part2
# 
# Top level modules:
# 	part2
# End time: 00:16:41 on Apr 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/sakhm/Desktop/TCES330/HW1/Part2/part2.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:16:53 on Apr 23,2020
# vlog -reportprogress 300 -work work C:/Users/sakhm/Desktop/TCES330/HW1/Part2/part2.sv 
# -- Compiling module part2
# 
# Top level modules:
# 	part2
# End time: 00:16:53 on Apr 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/sakhm/Desktop/TCES330/HW1/Part2/Mux_4w_2_to_1.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:16:58 on Apr 23,2020
# vlog -reportprogress 300 -work work C:/Users/sakhm/Desktop/TCES330/HW1/Part2/Mux_4w_2_to_1.sv 
# -- Compiling module Mux_4w_2_to_1_testbench
# ** Error: C:/Users/sakhm/Desktop/TCES330/HW1/Part2/Mux_4w_2_to_1.sv(25): (vlog-2123) Missing argument for format specification '%b'.
# End time: 00:16:58 on Apr 23,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/sakhm/Desktop/TCES330/HW1/Part2/Mux_4w_2_to_1.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:17:33 on Apr 23,2020
# vlog -reportprogress 300 -work work C:/Users/sakhm/Desktop/TCES330/HW1/Part2/Mux_4w_2_to_1.sv 
# -- Compiling module Mux_4w_2_to_1_testbench
# 
# Top level modules:
# 	Mux_4w_2_to_1_testbench
# End time: 00:17:33 on Apr 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/sakhm/Desktop/TCES330/HW1/Part2/part2.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:17:39 on Apr 23,2020
# vlog -reportprogress 300 -work work C:/Users/sakhm/Desktop/TCES330/HW1/Part2/part2.sv 
# -- Compiling module part2
# 
# Top level modules:
# 	part2
# End time: 00:17:39 on Apr 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/sakhm/Desktop/TCES330/HW1/Part2/Mux_4w_2_to_1.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:17:43 on Apr 23,2020
# vlog -reportprogress 300 -work work C:/Users/sakhm/Desktop/TCES330/HW1/Part2/Mux_4w_2_to_1.sv 
# -- Compiling module Mux_4w_2_to_1_testbench
# 
# Top level modules:
# 	Mux_4w_2_to_1_testbench
# End time: 00:17:43 on Apr 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/sakhm/Desktop/TCES330/HW1/Part2/Mux_4w_2_to_1.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:18:21 on Apr 23,2020
# vlog -reportprogress 300 -work work C:/Users/sakhm/Desktop/TCES330/HW1/Part2/Mux_4w_2_to_1.sv 
# -- Compiling module Mux_4w_2_to_1_testbench
# 
# Top level modules:
# 	Mux_4w_2_to_1_testbench
# End time: 00:18:21 on Apr 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui work.Mux_4w_2_to_1_testbench
# vsim -gui work.Mux_4w_2_to_1_testbench 
# Start time: 00:18:35 on Apr 23,2020
# Loading sv_std.std
# Loading work.Mux_4w_2_to_1_testbench
# Loading work.part2
# ** Error: (vsim-3043) C:/Users/sakhm/Desktop/TCES330/HW1/Part2/Mux_4w_2_to_1.sv(19): Unresolved reference to 'S'.
#    Time: 0 ps  Iteration: 0  Instance: /Mux_4w_2_to_1_testbench File: C:/Users/sakhm/Desktop/TCES330/HW1/Part2/Mux_4w_2_to_1.sv
# ** Error: (vsim-3043) C:/Users/sakhm/Desktop/TCES330/HW1/Part2/Mux_4w_2_to_1.sv(19): Unresolved reference to 'X'.
#    Time: 0 ps  Iteration: 0  Instance: /Mux_4w_2_to_1_testbench File: C:/Users/sakhm/Desktop/TCES330/HW1/Part2/Mux_4w_2_to_1.sv
# ** Error: (vsim-3043) C:/Users/sakhm/Desktop/TCES330/HW1/Part2/Mux_4w_2_to_1.sv(19): Unresolved reference to 'Y'.
#    Time: 0 ps  Iteration: 0  Instance: /Mux_4w_2_to_1_testbench File: C:/Users/sakhm/Desktop/TCES330/HW1/Part2/Mux_4w_2_to_1.sv
# ** Warning: (vsim-3015) C:/Users/sakhm/Desktop/TCES330/HW1/Part2/Mux_4w_2_to_1.sv(8): [PCDPC] - Port size (18) does not match connection size (1) for port 'SW'. The port definition is at: C:/Users/sakhm/Desktop/TCES330/HW1/Part2/part2.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /Mux_4w_2_to_1_testbench/DUT File: C:/Users/sakhm/Desktop/TCES330/HW1/Part2/part2.sv
# ** Warning: (vsim-3015) C:/Users/sakhm/Desktop/TCES330/HW1/Part2/Mux_4w_2_to_1.sv(8): [PCDPC] - Port size (18) does not match connection size (4) for port 'LEDR'. The port definition is at: C:/Users/sakhm/Desktop/TCES330/HW1/Part2/part2.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /Mux_4w_2_to_1_testbench/DUT File: C:/Users/sakhm/Desktop/TCES330/HW1/Part2/part2.sv
# Error loading design
# End time: 00:18:35 on Apr 23,2020, Elapsed time: 0:00:00
# Errors: 3, Warnings: 2
vsim -gui work.Mux_4w_2_to_1_testbench
# vsim -gui work.Mux_4w_2_to_1_testbench 
# Start time: 00:19:54 on Apr 23,2020
# Loading sv_std.std
# Loading work.Mux_4w_2_to_1_testbench
# Loading work.part2
# ** Error: (vsim-3043) C:/Users/sakhm/Desktop/TCES330/HW1/Part2/Mux_4w_2_to_1.sv(19): Unresolved reference to 'S'.
#    Time: 0 ps  Iteration: 0  Instance: /Mux_4w_2_to_1_testbench File: C:/Users/sakhm/Desktop/TCES330/HW1/Part2/Mux_4w_2_to_1.sv
# ** Error: (vsim-3043) C:/Users/sakhm/Desktop/TCES330/HW1/Part2/Mux_4w_2_to_1.sv(19): Unresolved reference to 'X'.
#    Time: 0 ps  Iteration: 0  Instance: /Mux_4w_2_to_1_testbench File: C:/Users/sakhm/Desktop/TCES330/HW1/Part2/Mux_4w_2_to_1.sv
# ** Error: (vsim-3043) C:/Users/sakhm/Desktop/TCES330/HW1/Part2/Mux_4w_2_to_1.sv(19): Unresolved reference to 'Y'.
#    Time: 0 ps  Iteration: 0  Instance: /Mux_4w_2_to_1_testbench File: C:/Users/sakhm/Desktop/TCES330/HW1/Part2/Mux_4w_2_to_1.sv
# ** Warning: (vsim-3015) C:/Users/sakhm/Desktop/TCES330/HW1/Part2/Mux_4w_2_to_1.sv(8): [PCDPC] - Port size (18) does not match connection size (1) for port 'SW'. The port definition is at: C:/Users/sakhm/Desktop/TCES330/HW1/Part2/part2.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /Mux_4w_2_to_1_testbench/DUT File: C:/Users/sakhm/Desktop/TCES330/HW1/Part2/part2.sv
# ** Warning: (vsim-3015) C:/Users/sakhm/Desktop/TCES330/HW1/Part2/Mux_4w_2_to_1.sv(8): [PCDPC] - Port size (18) does not match connection size (4) for port 'LEDR'. The port definition is at: C:/Users/sakhm/Desktop/TCES330/HW1/Part2/part2.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /Mux_4w_2_to_1_testbench/DUT File: C:/Users/sakhm/Desktop/TCES330/HW1/Part2/part2.sv
# Error loading design
# End time: 00:19:54 on Apr 23,2020, Elapsed time: 0:00:00
# Errors: 3, Warnings: 2
vsim -gui work.Mux_4w_2_to_1_testbench
# vsim -gui work.Mux_4w_2_to_1_testbench 
# Start time: 00:20:54 on Apr 23,2020
# Loading sv_std.std
# Loading work.Mux_4w_2_to_1_testbench
# Loading work.part2
# ** Error: (vsim-3043) C:/Users/sakhm/Desktop/TCES330/HW1/Part2/Mux_4w_2_to_1.sv(19): Unresolved reference to 'S'.
#    Time: 0 ps  Iteration: 0  Instance: /Mux_4w_2_to_1_testbench File: C:/Users/sakhm/Desktop/TCES330/HW1/Part2/Mux_4w_2_to_1.sv
# ** Error: (vsim-3043) C:/Users/sakhm/Desktop/TCES330/HW1/Part2/Mux_4w_2_to_1.sv(19): Unresolved reference to 'X'.
#    Time: 0 ps  Iteration: 0  Instance: /Mux_4w_2_to_1_testbench File: C:/Users/sakhm/Desktop/TCES330/HW1/Part2/Mux_4w_2_to_1.sv
# ** Error: (vsim-3043) C:/Users/sakhm/Desktop/TCES330/HW1/Part2/Mux_4w_2_to_1.sv(19): Unresolved reference to 'Y'.
#    Time: 0 ps  Iteration: 0  Instance: /Mux_4w_2_to_1_testbench File: C:/Users/sakhm/Desktop/TCES330/HW1/Part2/Mux_4w_2_to_1.sv
# ** Warning: (vsim-3015) C:/Users/sakhm/Desktop/TCES330/HW1/Part2/Mux_4w_2_to_1.sv(8): [PCDPC] - Port size (18) does not match connection size (1) for port 'SW'. The port definition is at: C:/Users/sakhm/Desktop/TCES330/HW1/Part2/part2.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /Mux_4w_2_to_1_testbench/DUT File: C:/Users/sakhm/Desktop/TCES330/HW1/Part2/part2.sv
# ** Warning: (vsim-3015) C:/Users/sakhm/Desktop/TCES330/HW1/Part2/Mux_4w_2_to_1.sv(8): [PCDPC] - Port size (18) does not match connection size (4) for port 'LEDR'. The port definition is at: C:/Users/sakhm/Desktop/TCES330/HW1/Part2/part2.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /Mux_4w_2_to_1_testbench/DUT File: C:/Users/sakhm/Desktop/TCES330/HW1/Part2/part2.sv
# Error loading design
# End time: 00:20:54 on Apr 23,2020, Elapsed time: 0:00:00
# Errors: 3, Warnings: 2
vsim -gui work.Mux_4w_2_to_1_testbench
# vsim -gui work.Mux_4w_2_to_1_testbench 
# Start time: 00:21:45 on Apr 23,2020
# Loading sv_std.std
# Loading work.Mux_4w_2_to_1_testbench
# Loading work.part2
# ** Error: (vsim-3043) C:/Users/sakhm/Desktop/TCES330/HW1/Part2/Mux_4w_2_to_1.sv(19): Unresolved reference to 'S'.
#    Time: 0 ps  Iteration: 0  Instance: /Mux_4w_2_to_1_testbench File: C:/Users/sakhm/Desktop/TCES330/HW1/Part2/Mux_4w_2_to_1.sv
# ** Error: (vsim-3043) C:/Users/sakhm/Desktop/TCES330/HW1/Part2/Mux_4w_2_to_1.sv(19): Unresolved reference to 'X'.
#    Time: 0 ps  Iteration: 0  Instance: /Mux_4w_2_to_1_testbench File: C:/Users/sakhm/Desktop/TCES330/HW1/Part2/Mux_4w_2_to_1.sv
# ** Error: (vsim-3043) C:/Users/sakhm/Desktop/TCES330/HW1/Part2/Mux_4w_2_to_1.sv(19): Unresolved reference to 'Y'.
#    Time: 0 ps  Iteration: 0  Instance: /Mux_4w_2_to_1_testbench File: C:/Users/sakhm/Desktop/TCES330/HW1/Part2/Mux_4w_2_to_1.sv
# ** Warning: (vsim-3015) C:/Users/sakhm/Desktop/TCES330/HW1/Part2/Mux_4w_2_to_1.sv(8): [PCDPC] - Port size (18) does not match connection size (1) for port 'SW'. The port definition is at: C:/Users/sakhm/Desktop/TCES330/HW1/Part2/part2.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /Mux_4w_2_to_1_testbench/DUT File: C:/Users/sakhm/Desktop/TCES330/HW1/Part2/part2.sv
# ** Warning: (vsim-3015) C:/Users/sakhm/Desktop/TCES330/HW1/Part2/Mux_4w_2_to_1.sv(8): [PCDPC] - Port size (18) does not match connection size (4) for port 'LEDR'. The port definition is at: C:/Users/sakhm/Desktop/TCES330/HW1/Part2/part2.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /Mux_4w_2_to_1_testbench/DUT File: C:/Users/sakhm/Desktop/TCES330/HW1/Part2/part2.sv
# Error loading design
# End time: 00:21:45 on Apr 23,2020, Elapsed time: 0:00:00
# Errors: 3, Warnings: 2
vlog -reportprogress 300 -work work C:/Users/sakhm/Desktop/TCES330/HW1/Part2/Mux_4w_2_to_1.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:21:56 on Apr 23,2020
# vlog -reportprogress 300 -work work C:/Users/sakhm/Desktop/TCES330/HW1/Part2/Mux_4w_2_to_1.sv 
# -- Compiling module Mux_4w_2_to_1_testbench
# 
# Top level modules:
# 	Mux_4w_2_to_1_testbench
# End time: 00:21:56 on Apr 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/sakhm/Desktop/TCES330/HW1/Part2/Mux_4w_2_to_1.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:22:00 on Apr 23,2020
# vlog -reportprogress 300 -work work C:/Users/sakhm/Desktop/TCES330/HW1/Part2/Mux_4w_2_to_1.sv 
# -- Compiling module Mux_4w_2_to_1_testbench
# 
# Top level modules:
# 	Mux_4w_2_to_1_testbench
# End time: 00:22:00 on Apr 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/sakhm/Desktop/TCES330/HW1/Part2/part2.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:22:00 on Apr 23,2020
# vlog -reportprogress 300 -work work C:/Users/sakhm/Desktop/TCES330/HW1/Part2/part2.sv 
# -- Compiling module part2
# 
# Top level modules:
# 	part2
# End time: 00:22:00 on Apr 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui work.Mux_4w_2_to_1_testbench
# vsim -gui work.Mux_4w_2_to_1_testbench 
# Start time: 00:22:11 on Apr 23,2020
# Loading sv_std.std
# Loading work.Mux_4w_2_to_1_testbench
# Loading work.part2
# ** Warning: (vsim-3015) C:/Users/sakhm/Desktop/TCES330/HW1/Part2/Mux_4w_2_to_1.sv(8): [PCDPC] - Port size (18) does not match connection size (1) for port 'SW'. The port definition is at: C:/Users/sakhm/Desktop/TCES330/HW1/Part2/part2.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /Mux_4w_2_to_1_testbench/DUT File: C:/Users/sakhm/Desktop/TCES330/HW1/Part2/part2.sv
# ** Warning: (vsim-3015) C:/Users/sakhm/Desktop/TCES330/HW1/Part2/Mux_4w_2_to_1.sv(8): [PCDPC] - Port size (18) does not match connection size (4) for port 'LEDR'. The port definition is at: C:/Users/sakhm/Desktop/TCES330/HW1/Part2/part2.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /Mux_4w_2_to_1_testbench/DUT File: C:/Users/sakhm/Desktop/TCES330/HW1/Part2/part2.sv
# ** Warning: (vsim-3839) C:/Users/sakhm/Desktop/TCES330/HW1/Part2/Mux_4w_2_to_1.sv(12): Variable '/Mux_4w_2_to_1_testbench/YIN', driven via a port connection, is multiply driven. See C:/Users/sakhm/Desktop/TCES330/HW1/Part2/Mux_4w_2_to_1.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /Mux_4w_2_to_1_testbench File: C:/Users/sakhm/Desktop/TCES330/HW1/Part2/Mux_4w_2_to_1.sv
# ** Warning: (vsim-3839) C:/Users/sakhm/Desktop/TCES330/HW1/Part2/Mux_4w_2_to_1.sv(11): Variable '/Mux_4w_2_to_1_testbench/XIN', driven via a port connection, is multiply driven. See C:/Users/sakhm/Desktop/TCES330/HW1/Part2/Mux_4w_2_to_1.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /Mux_4w_2_to_1_testbench File: C:/Users/sakhm/Desktop/TCES330/HW1/Part2/Mux_4w_2_to_1.sv
add wave -position end  sim:/Mux_4w_2_to_1_testbench/SE
add wave -position end  sim:/Mux_4w_2_to_1_testbench/XIN
add wave -position end  sim:/Mux_4w_2_to_1_testbench/YIN
run
# 0000	zzz0	0
# 0000	zzz1	1
run
run
run
vsim -gui work.Mux_4w_2_to_1_testbench
# End time: 00:24:11 on Apr 23,2020, Elapsed time: 0:02:00
# Errors: 0, Warnings: 4
# vsim -gui work.Mux_4w_2_to_1_testbench 
# Start time: 00:24:11 on Apr 23,2020
# Loading sv_std.std
# Loading work.Mux_4w_2_to_1_testbench
# Loading work.part2
# ** Warning: (vsim-3015) C:/Users/sakhm/Desktop/TCES330/HW1/Part2/Mux_4w_2_to_1.sv(8): [PCDPC] - Port size (18) does not match connection size (1) for port 'SW'. The port definition is at: C:/Users/sakhm/Desktop/TCES330/HW1/Part2/part2.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /Mux_4w_2_to_1_testbench/DUT File: C:/Users/sakhm/Desktop/TCES330/HW1/Part2/part2.sv
# ** Warning: (vsim-3015) C:/Users/sakhm/Desktop/TCES330/HW1/Part2/Mux_4w_2_to_1.sv(8): [PCDPC] - Port size (18) does not match connection size (4) for port 'LEDR'. The port definition is at: C:/Users/sakhm/Desktop/TCES330/HW1/Part2/part2.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /Mux_4w_2_to_1_testbench/DUT File: C:/Users/sakhm/Desktop/TCES330/HW1/Part2/part2.sv
# ** Warning: (vsim-3839) C:/Users/sakhm/Desktop/TCES330/HW1/Part2/Mux_4w_2_to_1.sv(12): Variable '/Mux_4w_2_to_1_testbench/YIN', driven via a port connection, is multiply driven. See C:/Users/sakhm/Desktop/TCES330/HW1/Part2/Mux_4w_2_to_1.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /Mux_4w_2_to_1_testbench File: C:/Users/sakhm/Desktop/TCES330/HW1/Part2/Mux_4w_2_to_1.sv
# ** Warning: (vsim-3839) C:/Users/sakhm/Desktop/TCES330/HW1/Part2/Mux_4w_2_to_1.sv(11): Variable '/Mux_4w_2_to_1_testbench/XIN', driven via a port connection, is multiply driven. See C:/Users/sakhm/Desktop/TCES330/HW1/Part2/Mux_4w_2_to_1.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /Mux_4w_2_to_1_testbench File: C:/Users/sakhm/Desktop/TCES330/HW1/Part2/Mux_4w_2_to_1.sv
add wave -position end  sim:/Mux_4w_2_to_1_testbench/SE
add wave -position end  sim:/Mux_4w_2_to_1_testbench/XIN
add wave -position end  sim:/Mux_4w_2_to_1_testbench/YIN
run
# 0000	zzz0	0
# 0000	zzz1	1
run
run
# End time: 00:54:47 on Apr 23,2020, Elapsed time: 0:30:36
# Errors: 0, Warnings: 4
