/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [18:0] celloutsig_0_0z;
  wire celloutsig_0_14z;
  reg [16:0] celloutsig_0_15z;
  wire celloutsig_0_19z;
  reg [3:0] celloutsig_0_1z;
  wire [12:0] celloutsig_0_20z;
  wire celloutsig_0_2z;
  wire [9:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [10:0] celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire [6:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire [5:0] celloutsig_1_12z;
  wire [17:0] celloutsig_1_13z;
  wire [15:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [22:0] celloutsig_1_19z;
  wire [10:0] celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [5:0] celloutsig_1_7z;
  wire [16:0] celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = celloutsig_1_5z[0] | celloutsig_1_8z[16];
  assign celloutsig_0_6z = celloutsig_0_5z[7] | celloutsig_0_1z[1];
  assign celloutsig_0_9z = celloutsig_0_6z | celloutsig_0_0z[1];
  assign celloutsig_0_14z = celloutsig_0_9z | celloutsig_0_1z[1];
  assign celloutsig_0_19z = celloutsig_0_14z | celloutsig_0_5z[1];
  assign celloutsig_1_3z = celloutsig_1_0z[6] | celloutsig_1_1z[9];
  assign celloutsig_1_4z = celloutsig_1_3z | celloutsig_1_1z[7];
  assign celloutsig_0_2z = in_data[21] | celloutsig_0_0z[10];
  assign celloutsig_1_6z = celloutsig_1_5z[1] | celloutsig_1_4z;
  assign celloutsig_1_11z = celloutsig_1_0z[0] | celloutsig_1_9z[1];
  assign celloutsig_0_0z = in_data[49:31] ^ in_data[43:25];
  assign celloutsig_1_12z = celloutsig_1_7z ^ { celloutsig_1_5z, celloutsig_1_3z };
  assign celloutsig_1_13z = { in_data[147:131], celloutsig_1_11z } ^ { celloutsig_1_7z[3:1], celloutsig_1_11z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_3z };
  assign celloutsig_1_17z = celloutsig_1_8z[16:1] ^ { celloutsig_1_5z[2:1], celloutsig_1_11z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_12z, celloutsig_1_3z };
  assign celloutsig_1_19z = { celloutsig_1_17z[12:2], celloutsig_1_1z, celloutsig_1_18z } ^ { celloutsig_1_5z[3:1], celloutsig_1_13z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_0_5z = celloutsig_0_0z[10:1] ^ { celloutsig_0_0z[8:0], celloutsig_0_2z };
  assign celloutsig_0_7z = in_data[50:40] ^ in_data[76:66];
  assign celloutsig_0_20z = celloutsig_0_15z[13:1] ^ { celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_14z };
  assign celloutsig_1_0z = in_data[160:154] ^ in_data[105:99];
  assign celloutsig_1_1z = { in_data[121:118], celloutsig_1_0z } ^ in_data[160:150];
  assign celloutsig_1_2z = celloutsig_1_0z[6:1] ^ in_data[112:107];
  assign celloutsig_1_5z = celloutsig_1_1z[7:3] ^ { in_data[142:140], celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_1_7z = { celloutsig_1_2z[4:1], celloutsig_1_3z, celloutsig_1_3z } ^ celloutsig_1_0z[5:0];
  assign celloutsig_1_8z = in_data[160:144] ^ { celloutsig_1_1z[9:3], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_9z = celloutsig_1_5z[2:0] ^ celloutsig_1_7z[5:3];
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_1z = 4'h0;
    else if (!clkin_data[0]) celloutsig_0_1z = celloutsig_0_0z[7:4];
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_15z = 17'h00000;
    else if (!clkin_data[0]) celloutsig_0_15z = { celloutsig_0_7z[10:5], celloutsig_0_5z, celloutsig_0_2z };
  assign { out_data[128], out_data[118:96], out_data[32], out_data[12:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_19z, celloutsig_0_20z };
endmodule
