-- $Id: //acds/rel-a/9.0sp1/ip/sopc/components/primitives/altera_std_synchronizer/altera_std_synchronizer_bundle.vhd#1 $
-- $Revision: #1 $
-- $Date: 2009/02/04 $
------------------------------------------------------------------
--
-- File: altera_std_synchronizer_bundle.vhd
--
-- Abstract: Bundle of bit synchronizers. 
--           WARNING: only use this to synchronize a bundle of 
--           *independent* single bit signals or a Gray encoded 
--           bus of signals. Also remember that pulses entering 
--           the synchronizer will be swallowed upon a metastable
--           condition if the pulse width is shorter than twice
--           the synchronizing clock period.
--
-- Copyright (C) Altera Corporation 2008, All Rights Reserved
------------------------------------------------------------------
library ieee ;
use ieee.std_logic_1164.all;
use work.all;

entity altera_std_synchronizer_bundle is
    generic (depth : integer := 3;              -- must be >= 2
             width : integer := 1);
    port (
          clk     : in  std_logic;
    	  reset_n : in  std_logic;
    	  din     : in  std_logic_vector(width-1 downto 0);
    	  dout    : out std_logic_vector(width-1 downto 0));
end altera_std_synchronizer_bundle;

architecture behavioral of altera_std_synchronizer_bundle is
  component altera_std_synchronizer is
    generic (depth : integer := 3); 
    port (
          clk     : in  std_logic;
    	  reset_n : in  std_logic;
    	  din     : in  std_logic;
    	  dout    : out std_logic
         );
  end component altera_std_synchronizer;
begin
    g1: for i in 0 to width-1 generate 
        s: component altera_std_synchronizer
          generic map (depth => depth)
          port map (clk => clk, 
                    reset_n => reset_n, 
                    din => din(i), 
                    dout => dout(i)
                    );
    end generate g1;
end behavioral;

