{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1676500183021 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1676500183030 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 15 14:29:42 2023 " "Processing started: Wed Feb 15 14:29:42 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1676500183030 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676500183030 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpen312_lab2_b -c cpen312_lab2_a " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpen312_lab2_b -c cpen312_lab2_a" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676500183030 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1676500183496 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1676500183496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch_4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file latch_4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 latch_4bit-a " "Found design unit 1: latch_4bit-a" {  } { { "latch_4bit.vhd" "" { Text "C:/intelFPGA_lite/16.1/projects/cpen312_lab2_b/latch_4bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676500192451 ""} { "Info" "ISGN_ENTITY_NAME" "1 latch_4bit " "Found entity 1: latch_4bit" {  } { { "latch_4bit.vhd" "" { Text "C:/intelFPGA_lite/16.1/projects/cpen312_lab2_b/latch_4bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676500192451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676500192451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdto7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcdto7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcdto7seg-a " "Found design unit 1: bcdto7seg-a" {  } { { "BCDto7Seg.vhd" "" { Text "C:/intelFPGA_lite/16.1/projects/cpen312_lab2_b/BCDto7Seg.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676500192453 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcdto7seg " "Found entity 1: bcdto7seg" {  } { { "BCDto7Seg.vhd" "" { Text "C:/intelFPGA_lite/16.1/projects/cpen312_lab2_b/BCDto7Seg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676500192453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676500192453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_addsub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_addsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_addsub-a " "Found design unit 1: bcd_addsub-a" {  } { { "bcd_addsub.vhd" "" { Text "C:/intelFPGA_lite/16.1/projects/cpen312_lab2_b/bcd_addsub.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676500192456 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd_addsub " "Found entity 1: bcd_addsub" {  } { { "bcd_addsub.vhd" "" { Text "C:/intelFPGA_lite/16.1/projects/cpen312_lab2_b/bcd_addsub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676500192456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676500192456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_2dig_addsub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_2dig_addsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_2dig_addsub-a " "Found design unit 1: bcd_2dig_addsub-a" {  } { { "bcd_2dig_addsub.vhd" "" { Text "C:/intelFPGA_lite/16.1/projects/cpen312_lab2_b/bcd_2dig_addsub.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676500192458 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd_2dig_addsub " "Found entity 1: bcd_2dig_addsub" {  } { { "bcd_2dig_addsub.vhd" "" { Text "C:/intelFPGA_lite/16.1/projects/cpen312_lab2_b/bcd_2dig_addsub.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676500192458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676500192458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen312_lab2_a.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpen312_lab2_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpen312_lab2_a-Behavioral " "Found design unit 1: cpen312_lab2_a-Behavioral" {  } { { "cpen312_lab2_a.vhd" "" { Text "C:/intelFPGA_lite/16.1/projects/cpen312_lab2_b/cpen312_lab2_a.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676500192460 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpen312_lab2_a " "Found entity 1: cpen312_lab2_a" {  } { { "cpen312_lab2_a.vhd" "" { Text "C:/intelFPGA_lite/16.1/projects/cpen312_lab2_b/cpen312_lab2_a.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676500192460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676500192460 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpen312_lab2_a " "Elaborating entity \"cpen312_lab2_a\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1676500192491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch_4bit latch_4bit:latch_a_l " "Elaborating entity \"latch_4bit\" for hierarchy \"latch_4bit:latch_a_l\"" {  } { { "cpen312_lab2_a.vhd" "latch_a_l" { Text "C:/intelFPGA_lite/16.1/projects/cpen312_lab2_b/cpen312_lab2_a.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676500192493 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "q latch_4bit.vhd(15) " "VHDL Process Statement warning at latch_4bit.vhd(15): inferring latch(es) for signal or variable \"q\", which holds its previous value in one or more paths through the process" {  } { { "latch_4bit.vhd" "" { Text "C:/intelFPGA_lite/16.1/projects/cpen312_lab2_b/latch_4bit.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1676500192493 "|cpen312_lab2_a|latch_4bit:latch_a_l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\] latch_4bit.vhd(15) " "Inferred latch for \"q\[0\]\" at latch_4bit.vhd(15)" {  } { { "latch_4bit.vhd" "" { Text "C:/intelFPGA_lite/16.1/projects/cpen312_lab2_b/latch_4bit.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676500192493 "|cpen312_lab2_a|latch_4bit:latch_a_l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\] latch_4bit.vhd(15) " "Inferred latch for \"q\[1\]\" at latch_4bit.vhd(15)" {  } { { "latch_4bit.vhd" "" { Text "C:/intelFPGA_lite/16.1/projects/cpen312_lab2_b/latch_4bit.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676500192493 "|cpen312_lab2_a|latch_4bit:latch_a_l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[2\] latch_4bit.vhd(15) " "Inferred latch for \"q\[2\]\" at latch_4bit.vhd(15)" {  } { { "latch_4bit.vhd" "" { Text "C:/intelFPGA_lite/16.1/projects/cpen312_lab2_b/latch_4bit.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676500192494 "|cpen312_lab2_a|latch_4bit:latch_a_l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[3\] latch_4bit.vhd(15) " "Inferred latch for \"q\[3\]\" at latch_4bit.vhd(15)" {  } { { "latch_4bit.vhd" "" { Text "C:/intelFPGA_lite/16.1/projects/cpen312_lab2_b/latch_4bit.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676500192494 "|cpen312_lab2_a|latch_4bit:latch_a_l"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcdto7seg bcdto7seg:display_a_l " "Elaborating entity \"bcdto7seg\" for hierarchy \"bcdto7seg:display_a_l\"" {  } { { "cpen312_lab2_a.vhd" "display_a_l" { Text "C:/intelFPGA_lite/16.1/projects/cpen312_lab2_b/cpen312_lab2_a.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676500192494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_2dig_addsub bcd_2dig_addsub:math_op " "Elaborating entity \"bcd_2dig_addsub\" for hierarchy \"bcd_2dig_addsub:math_op\"" {  } { { "cpen312_lab2_a.vhd" "math_op" { Text "C:/intelFPGA_lite/16.1/projects/cpen312_lab2_b/cpen312_lab2_a.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676500192496 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sum_l_comp bcd_2dig_addsub.vhd(34) " "Verilog HDL or VHDL warning at bcd_2dig_addsub.vhd(34): object \"sum_l_comp\" assigned a value but never read" {  } { { "bcd_2dig_addsub.vhd" "" { Text "C:/intelFPGA_lite/16.1/projects/cpen312_lab2_b/bcd_2dig_addsub.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676500192497 "|cpen312_lab2_a|bcd_2dig_addsub:math_op"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "experimental_mode bcd_2dig_addsub.vhd(44) " "VHDL Signal Declaration warning at bcd_2dig_addsub.vhd(44): used explicit default value for signal \"experimental_mode\" because signal was never assigned a value" {  } { { "bcd_2dig_addsub.vhd" "" { Text "C:/intelFPGA_lite/16.1/projects/cpen312_lab2_b/bcd_2dig_addsub.vhd" 44 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1676500192497 "|cpen312_lab2_a|bcd_2dig_addsub:math_op"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "experimental_mode bcd_2dig_addsub.vhd(130) " "VHDL Process Statement warning at bcd_2dig_addsub.vhd(130): signal \"experimental_mode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bcd_2dig_addsub.vhd" "" { Text "C:/intelFPGA_lite/16.1/projects/cpen312_lab2_b/bcd_2dig_addsub.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676500192497 "|cpen312_lab2_a|bcd_2dig_addsub:math_op"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_addsub bcd_2dig_addsub:math_op\|bcd_addsub:addsub_r " "Elaborating entity \"bcd_addsub\" for hierarchy \"bcd_2dig_addsub:math_op\|bcd_addsub:addsub_r\"" {  } { { "bcd_2dig_addsub.vhd" "addsub_r" { Text "C:/intelFPGA_lite/16.1/projects/cpen312_lab2_b/bcd_2dig_addsub.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676500192497 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1676500192935 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1676500193179 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676500193179 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "136 " "Implemented 136 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1676500193209 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1676500193209 ""} { "Info" "ICUT_CUT_TM_LCELLS" "82 " "Implemented 82 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1676500193209 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1676500193209 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4851 " "Peak virtual memory: 4851 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1676500193221 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 15 14:29:53 2023 " "Processing ended: Wed Feb 15 14:29:53 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1676500193221 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1676500193221 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1676500193221 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1676500193221 ""}
