
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /nfs/tools/xilinx/2020.2/Vitis_HLS/2020.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/nfs/tools/xilinx/2020.2/Vitis_HLS/2020.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'xushuoxiang' on host 'open21' (Linux_x86_64 version 5.15.0-91-generic) on Mon Jan 15 17:41:26 CST 2024
INFO: [HLS 200-10] On os Ubuntu 22.04.3 LTS
INFO: [HLS 200-10] In directory '/nfs/home/xushuoxiang/Machsuite_for_insertbug/Machsuite_V0.1/bfs/bulk'
Sourcing Tcl script 'hls.tcl'
INFO: [HLS 200-1510] Running: open_project bfs_syn 
INFO: [HLS 200-10] Opening project '/nfs/home/xushuoxiang/Machsuite_for_insertbug/Machsuite_V0.1/bfs/bulk/bfs_syn'.
INFO: [HLS 200-1510] Running: add_files bfs.c 
INFO: [HLS 200-10] Adding design file 'bfs.c' to the project
INFO: [HLS 200-1510] Running: add_files ../../common/hercules.c 
INFO: [HLS 200-10] Adding design file '../../common/hercules.c' to the project
INFO: [HLS 200-1510] Running: add_files input.data 
INFO: [HLS 200-10] Adding design file 'input.data' to the project
INFO: [HLS 200-1510] Running: add_files check.data 
INFO: [HLS 200-10] Adding design file 'check.data' to the project
INFO: [HLS 200-1510] Running: add_files -tb ../../common/harness.c 
INFO: [HLS 200-10] Adding test bench file '../../common/harness.c' to the project
INFO: [HLS 200-1510] Running: add_files -tb ../../common/support.c 
INFO: [HLS 200-10] Adding test bench file '../../common/support.c' to the project
INFO: [HLS 200-1510] Running: add_files -tb local_support.c 
INFO: [HLS 200-10] Adding test bench file 'local_support.c' to the project
INFO: [HLS 200-1510] Running: set_top bfs 
INFO: [HLS 200-1510] Running: open_solution -reset solution 
INFO: [HLS 200-10] Opening and resetting solution '/nfs/home/xushuoxiang/Machsuite_for_insertbug/Machsuite_V0.1/bfs/bulk/bfs_syn/solution'.
INFO: [HLS 200-10] Cleaning up the solution database.
WARNING: [HLS 200-40] No /nfs/home/xushuoxiang/Machsuite_for_insertbug/Machsuite_V0.1/bfs/bulk/bfs_syn/solution/solution.aps file found.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xczu19eg-ffvc1760-2-i 
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-i'
INFO: [HLS 200-1510] Running: create_clock -period 10 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Skipped source file 'check.data'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'input.data'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 238.573 MB.
INFO: [HLS 200-10] Analyzing design file '../../common/hercules.c' ... 
INFO: [HLS 200-10] Analyzing design file 'bfs.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.22 seconds. CPU system time: 0.2 seconds. Elapsed time: 0.62 seconds; current allocated memory: 240.300 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'hercules_check_function' into 'bfs' (bfs.c:32:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.07 seconds. CPU system time: 0.13 seconds. Elapsed time: 2.87 seconds; current allocated memory: 241.884 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 241.885 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 243.306 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 242.486 MB.
INFO: [XFORM 203-510] Pipelining loop 'loop_neighbors' (bfs.c:34) in function 'bfs' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'bfs' (bfs.c:30)...38 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 263.335 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'loop_nodes' (bfs.c:33:16) in function 'bfs' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'loop_horizons' (bfs.c:36:16) in function 'bfs' either the parent loop or sub loop is do-while loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-960.html
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 256.242 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'bfs' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bfs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_neighbors'.
WARNING: [HLS 200-880] The II Violation in module 'bfs' (loop 'loop_neighbors'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('level_addr_2_write_ln112', bfs.c:112) of variable 'empty', bfs.c:44 on array 'level' and 'load' operation ('tmp_level', bfs.c:102) on array 'level'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'loop_neighbors'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 256.780 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 257.325 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bfs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'bfs/nodes' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bfs/edges' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bfs/starting_node' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bfs/level' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bfs/level_counts' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bfs/checkdata' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bfs/hercules_buffer_size' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'bfs' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'global_time_1' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'bfs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 258.039 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.65 seconds. CPU system time: 0.03 seconds. Elapsed time: 2 seconds; current allocated memory: 266.785 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for bfs.
INFO: [VLOG 209-307] Generating Verilog RTL for bfs.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 300.93 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3.39 seconds. CPU system time: 0.38 seconds. Elapsed time: 6.21 seconds; current allocated memory: 267.039 MB.
INFO: [HLS 200-1510] Running: config_export -version 1.1.0 -ipname bfs_highlevel 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/nfs/tools/xilinx/2020.2/Vivado/2020.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Mon Jan 15 17:41:45 2024...
INFO: [HLS 200-802] Generated output file bfs_syn/solution/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 7.75 seconds. CPU system time: 0.84 seconds. Elapsed time: 20.2 seconds; current allocated memory: 270.482 MB.
INFO: [HLS 200-112] Total CPU user time: 13 seconds. Total CPU system time: 1.77 seconds. Total elapsed time: 28.87 seconds; peak allocated memory: 266.785 MB.
INFO: [Common 17-206] Exiting vitis_hls at Mon Jan 15 17:41:55 2024...
