<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>no-OS: projects/ad469x_fmcz/src/platform/xilinx/parameters.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">no-OS
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_a9ec1ef424966475f993eb98877e3088.html">projects</a></li><li class="navelem"><a class="el" href="dir_9dec1d85affb9c2fbff548a27b73f594.html">ad469x_fmcz</a></li><li class="navelem"><a class="el" href="dir_abe624113f0f707663cdb0676b96d6ef.html">src</a></li><li class="navelem"><a class="el" href="dir_ed66d99960620abae20683be7b0b28e7.html">platform</a></li><li class="navelem"><a class="el" href="dir_b7096770b2c99874f714a5d146af8a01.html">xilinx</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">parameters.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Definitions specific to xilinx platform used by ad469x_fmcz project.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &lt;xparameters.h&gt;</code><br />
<code>#include &lt;xil_cache.h&gt;</code><br />
<code>#include &lt;<a class="el" href="xilinx__uart_8h_source.html">xilinx_uart.h</a>&gt;</code><br />
<code>#include &quot;<a class="el" href="axi__pwm__extra_8h_source.html">axi_pwm_extra.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="spi__engine_8h_source.html">spi_engine.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="xilinx__gpio_8h_source.html">xilinx_gpio.h</a>&quot;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for parameters.h:</div>
<div class="dyncontent">
<div class="center"><img src="ad469x__fmcz_2src_2platform_2xilinx_2parameters_8h__incl.png" border="0" usemap="#projects_2ad469x__fmcz_2src_2platform_2xilinx_2parameters_8h" alt=""/></div>
<map name="projects_2ad469x__fmcz_2src_2platform_2xilinx_2parameters_8h" id="projects_2ad469x__fmcz_2src_2platform_2xilinx_2parameters_8h">
<area shape="rect" title="Definitions specific to xilinx platform used by ad469x_fmcz project." alt="" coords="279,5,444,61"/>
<area shape="rect" title=" " alt="" coords="5,109,123,136"/>
<area shape="rect" title=" " alt="" coords="147,109,242,136"/>
<area shape="rect" href="xilinx__uart_8h.html" title=" " alt="" coords="266,109,369,136"/>
<area shape="rect" href="axi__pwm__extra_8h.html" title=" " alt="" coords="162,184,297,211"/>
<area shape="rect" href="spi__engine_8h.html" title=" " alt="" coords="444,109,548,136"/>
<area shape="rect" href="xilinx__gpio_8h.html" title=" " alt="" coords="771,259,877,285"/>
<area shape="rect" title=" " alt="" coords="437,333,507,360"/>
<area shape="rect" href="no__os__pwm_8h.html" title="Header file of PWM Interface." alt="" coords="186,259,297,285"/>
<area shape="rect" title=" " alt="" coords="769,333,852,360"/>
<area shape="rect" href="xilinx__spi_8h.html" title=" " alt="" coords="372,184,468,211"/>
<area shape="rect" href="spi__engine__private_8h.html" title=" " alt="" coords="492,184,649,211"/>
<area shape="rect" href="axi__dmac_8h.html" title="Driver for the Analog Devices AXI&#45;DMAC core." alt="" coords="674,184,771,211"/>
<area shape="rect" href="no__os__spi_8h.html" title="Header file of SPI Interface." alt="" coords="423,259,521,285"/>
<area shape="rect" href="no__os__util_8h.html" title="Header file of utility functions." alt="" coords="647,259,747,285"/>
<area shape="rect" title=" " alt="" coords="662,333,733,360"/>
</map>
</div>
</div><div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="ad469x__fmcz_2src_2platform_2xilinx_2parameters_8h__dep__incl.png" border="0" usemap="#projects_2ad469x__fmcz_2src_2platform_2xilinx_2parameters_8hdep" alt=""/></div>
<map name="projects_2ad469x__fmcz_2src_2platform_2xilinx_2parameters_8hdep" id="projects_2ad469x__fmcz_2src_2platform_2xilinx_2parameters_8hdep">
<area shape="rect" title="Definitions specific to xilinx platform used by ad469x_fmcz project." alt="" coords="5,5,171,61"/>
<area shape="rect" href="ad469x__fmcz_2src_2platform_2xilinx_2parameters_8c.html" title="Definition of xilinx platform data used by ad469x_fmcz project." alt="" coords="5,109,171,165"/>
</map>
</div>
</div>
<p><a href="ad469x__fmcz_2src_2platform_2xilinx_2parameters_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a9c5cf909f317f1d7f454dbf35426fc7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad469x__fmcz_2src_2platform_2xilinx_2parameters_8h.html#a9c5cf909f317f1d7f454dbf35426fc7b">DCACHE_INVALIDATE</a>&#160;&#160;&#160;Xil_DCacheInvalidateRange</td></tr>
<tr class="separator:a9c5cf909f317f1d7f454dbf35426fc7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a338eff7a7968e68bb0945a019f054acb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad469x__fmcz_2src_2platform_2xilinx_2parameters_8h.html#a338eff7a7968e68bb0945a019f054acb">DMA_BASEADDR</a>&#160;&#160;&#160;XPAR_AXI_AD469X_DMA_BASEADDR</td></tr>
<tr class="separator:a338eff7a7968e68bb0945a019f054acb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f56a89a86499cfe7d7443dc294c7fa1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad469x__fmcz_2src_2platform_2xilinx_2parameters_8h.html#a8f56a89a86499cfe7d7443dc294c7fa1">SPI_ENGINE_BASEADDR</a>&#160;&#160;&#160;XPAR_SPI_AD469X_SPI_AD469X_AXI_REGMAP_BASEADDR</td></tr>
<tr class="separator:a8f56a89a86499cfe7d7443dc294c7fa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa96ba983eb5f67b56214df0e0bf5aa19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad469x__fmcz_2src_2platform_2xilinx_2parameters_8h.html#aa96ba983eb5f67b56214df0e0bf5aa19">RX_CLKGEN_BASEADDR</a>&#160;&#160;&#160;XPAR_SPI_CLKGEN_BASEADDR</td></tr>
<tr class="separator:aa96ba983eb5f67b56214df0e0bf5aa19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b5487e6badb5694bb5b1c0a815b88cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad469x__fmcz_2src_2platform_2xilinx_2parameters_8h.html#a1b5487e6badb5694bb5b1c0a815b88cf">AXI_PWMGEN_BASEADDR</a>&#160;&#160;&#160;XPAR_AD469X_TRIGGER_GEN_BASEADDR</td></tr>
<tr class="separator:a1b5487e6badb5694bb5b1c0a815b88cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab96d9c588c3a3b06882d966a2c7d4af2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad469x__fmcz_2src_2platform_2xilinx_2parameters_8h.html#ab96d9c588c3a3b06882d966a2c7d4af2">SPI_ENG_REF_CLK_FREQ_HZ</a>&#160;&#160;&#160;XPAR_PS7_SPI_0_SPI_CLK_FREQ_HZ</td></tr>
<tr class="separator:ab96d9c588c3a3b06882d966a2c7d4af2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90bc74590962865fc1ab7ee1be0f4b64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad469x__fmcz_2src_2platform_2xilinx_2parameters_8h.html#a90bc74590962865fc1ab7ee1be0f4b64">INTC_DEVICE_ID</a>&#160;&#160;&#160;XPAR_SCUGIC_SINGLE_DEVICE_ID</td></tr>
<tr class="separator:a90bc74590962865fc1ab7ee1be0f4b64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0b23eedf2352de4c1eff77e1401730c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad469x__fmcz_2src_2platform_2xilinx_2parameters_8h.html#af0b23eedf2352de4c1eff77e1401730c">NUM_SAMPLES</a>&#160;&#160;&#160;2000</td></tr>
<tr class="separator:af0b23eedf2352de4c1eff77e1401730c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25065cd833bcfecfb404093aed3edaca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad469x__fmcz_2src_2platform_2xilinx_2parameters_8h.html#a25065cd833bcfecfb404093aed3edaca">BYTES_PER_SAMPLE</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:a25065cd833bcfecfb404093aed3edaca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac69ee46f4a51ed14f0d68628c2dec71d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad469x__fmcz_2src_2platform_2xilinx_2parameters_8h.html#ac69ee46f4a51ed14f0d68628c2dec71d">MAX_CHANNELS</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:ac69ee46f4a51ed14f0d68628c2dec71d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af38f65401ed83788961ed1d07e286bcb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad469x__fmcz_2src_2platform_2xilinx_2parameters_8h.html#af38f65401ed83788961ed1d07e286bcb">ADC_DDR_BASEADDR</a>&#160;&#160;&#160;XPAR_DDR_MEM_BASEADDR + 0x800000</td></tr>
<tr class="separator:af38f65401ed83788961ed1d07e286bcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa3248d9c02c4abec5b76edea62a3e38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad469x__fmcz_2src_2platform_2xilinx_2parameters_8h.html#afa3248d9c02c4abec5b76edea62a3e38">MAX_SIZE_BASE_ADDR</a>&#160;&#160;&#160;(<a class="el" href="ad469x__fmcz_2src_2platform_2xilinx_2parameters_8h.html#af0b23eedf2352de4c1eff77e1401730c">NUM_SAMPLES</a> * <a class="el" href="ad738x__fmcz_2src_2platform_2xilinx_2parameters_8h.html#a25065cd833bcfecfb404093aed3edaca">BYTES_PER_SAMPLE</a> * <a class="el" href="ad469x__fmcz_2src_2platform_2xilinx_2parameters_8h.html#ac69ee46f4a51ed14f0d68628c2dec71d">MAX_CHANNELS</a>)</td></tr>
<tr class="separator:afa3248d9c02c4abec5b76edea62a3e38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef2e6b5fc83c0dc37191e4212e578f7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad469x__fmcz_2src_2platform_2xilinx_2parameters_8h.html#aef2e6b5fc83c0dc37191e4212e578f7f">UART_EXTRA</a>&#160;&#160;&#160;&amp;<a class="el" href="wethlink_2src_2platform_2maxim_2parameters_8c.html#a0c584e53dc2bb3801edab87d6ef954ca">uart_extra_ip</a></td></tr>
<tr class="separator:aef2e6b5fc83c0dc37191e4212e578f7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae64afa3f3792f9fce17061e4e8733413"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad469x__fmcz_2src_2platform_2xilinx_2parameters_8h.html#ae64afa3f3792f9fce17061e4e8733413">UART_OPS</a>&#160;&#160;&#160;&amp;<a class="el" href="xilinx__uart_8h.html#af2316422ada8f3c64500efadd500e283">xil_uart_ops</a></td></tr>
<tr class="separator:ae64afa3f3792f9fce17061e4e8733413"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f4ff52ed3a5a46691f6a4d03988923d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad469x__fmcz_2src_2platform_2xilinx_2parameters_8h.html#a0f4ff52ed3a5a46691f6a4d03988923d">UART_DEVICE_ID</a>&#160;&#160;&#160;XPAR_XUARTPS_0_DEVICE_ID</td></tr>
<tr class="separator:a0f4ff52ed3a5a46691f6a4d03988923d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adff4ff00d8f3375e4fb198270ae24597"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad469x__fmcz_2src_2platform_2xilinx_2parameters_8h.html#adff4ff00d8f3375e4fb198270ae24597">UART_IRQ_ID</a>&#160;&#160;&#160;XPAR_XUARTPS_1_INTR</td></tr>
<tr class="separator:adff4ff00d8f3375e4fb198270ae24597"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c7ed0283bd6f2f9d791860d6254ef4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad469x__fmcz_2src_2platform_2xilinx_2parameters_8h.html#a2c7ed0283bd6f2f9d791860d6254ef4f">UART_BAUDRATE</a>&#160;&#160;&#160;115200</td></tr>
<tr class="separator:a2c7ed0283bd6f2f9d791860d6254ef4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a467342f2d4186221c4014793344e7a59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad469x__fmcz_2src_2platform_2xilinx_2parameters_8h.html#a467342f2d4186221c4014793344e7a59">PWM_OPS</a>&#160;&#160;&#160;&amp;<a class="el" href="axi__pwm__extra_8h.html#a54255fd70dd0798e09ce3174e3e74cd9">axi_pwm_ops</a></td></tr>
<tr class="separator:a467342f2d4186221c4014793344e7a59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa038e1c483d8023c8785f0fe8a9871c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad469x__fmcz_2src_2platform_2xilinx_2parameters_8h.html#aa038e1c483d8023c8785f0fe8a9871c3">PWM_EXTRA</a>&#160;&#160;&#160;&amp;<a class="el" href="ad469x__fmcz_2src_2platform_2xilinx_2parameters_8h.html#af66a3ce60a24a3df2397748b4a713c09">pwm_extra_ip</a></td></tr>
<tr class="separator:aa038e1c483d8023c8785f0fe8a9871c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacaca0988244bd3a888ca5befa89f44b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad469x__fmcz_2src_2platform_2xilinx_2parameters_8h.html#aacaca0988244bd3a888ca5befa89f44b">PWM_PERIOD</a>&#160;&#160;&#160;1000</td></tr>
<tr class="separator:aacaca0988244bd3a888ca5befa89f44b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9536546116a9251e04cdd4f2c494bba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad469x__fmcz_2src_2platform_2xilinx_2parameters_8h.html#af9536546116a9251e04cdd4f2c494bba">PWM_DUTY</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:af9536546116a9251e04cdd4f2c494bba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa00c79541f5bcf66f6cfadcdc90e82e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad469x__fmcz_2src_2platform_2xilinx_2parameters_8h.html#aa00c79541f5bcf66f6cfadcdc90e82e1">GPIO_OPS</a>&#160;&#160;&#160;&amp;<a class="el" href="xilinx__gpio_8h.html#a91cbfdce3621e8492d7b6551e6a4cc70">xil_gpio_ops</a></td></tr>
<tr class="separator:aa00c79541f5bcf66f6cfadcdc90e82e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b3d6026509c7f462a79b5d9f86f9e71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad469x__fmcz_2src_2platform_2xilinx_2parameters_8h.html#a1b3d6026509c7f462a79b5d9f86f9e71">GPIO_EXTRA</a>&#160;&#160;&#160;&amp;<a class="el" href="iio__demo__free_r_t_o_s_2src_2platform_2maxim_2parameters_8h.html#a006da0ffcf119958fe16d01279c94965">gpio_extra_ip</a></td></tr>
<tr class="separator:a1b3d6026509c7f462a79b5d9f86f9e71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3196329f7a722d065bfc558c8ba760a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad469x__fmcz_2src_2platform_2xilinx_2parameters_8h.html#a3196329f7a722d065bfc558c8ba760a7">GPIO_OFFSET</a>&#160;&#160;&#160;54</td></tr>
<tr class="separator:a3196329f7a722d065bfc558c8ba760a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a457532c63a36802dbf56f71a61d19c58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad469x__fmcz_2src_2platform_2xilinx_2parameters_8h.html#a457532c63a36802dbf56f71a61d19c58">GPIO_RESETN_1</a>&#160;&#160;&#160;<a class="el" href="fmcdaq3_2src_2devices_2adi__hal_2parameters_8h.html#a3196329f7a722d065bfc558c8ba760a7">GPIO_OFFSET</a> + 32</td></tr>
<tr class="separator:a457532c63a36802dbf56f71a61d19c58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1556d56c40da47e192e6767b8b15003b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad469x__fmcz_2src_2platform_2xilinx_2parameters_8h.html#a1556d56c40da47e192e6767b8b15003b">GPIO_DEVICE_ID</a>&#160;&#160;&#160;XPAR_PS7_GPIO_0_DEVICE_ID</td></tr>
<tr class="separator:a1556d56c40da47e192e6767b8b15003b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2264889066fc41987d29395b4772bd17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad469x__fmcz_2src_2platform_2xilinx_2parameters_8h.html#a2264889066fc41987d29395b4772bd17">SPI_DEVICE_ID</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a2264889066fc41987d29395b4772bd17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58f6638bccd9f8463f2cb95d378b6505"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad469x__fmcz_2src_2platform_2xilinx_2parameters_8h.html#a58f6638bccd9f8463f2cb95d378b6505">SPI_OPS</a>&#160;&#160;&#160;&amp;<a class="el" href="xilinx__spi_8h.html#aad1b3dcbecf3e255fe2bb4ce6f8a157c">spi_eng_platform_ops</a></td></tr>
<tr class="separator:a58f6638bccd9f8463f2cb95d378b6505"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66db4b9b440d992b52d4e6a6e5779e69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad469x__fmcz_2src_2platform_2xilinx_2parameters_8h.html#a66db4b9b440d992b52d4e6a6e5779e69">SPI_EXTRA</a>&#160;&#160;&#160;&amp;<a class="el" href="ad469x__fmcz_2src_2platform_2xilinx_2parameters_8h.html#ac0e4f0caadcc2d116e1925f439ab0194">spi_eng_extra_ip</a></td></tr>
<tr class="separator:a66db4b9b440d992b52d4e6a6e5779e69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade4259fa3cbb71732a4e73c18dcb9b0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad469x__fmcz_2src_2platform_2xilinx_2parameters_8h.html#ade4259fa3cbb71732a4e73c18dcb9b0d">SPI_CS</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ade4259fa3cbb71732a4e73c18dcb9b0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4dad4b502d445b46f33cdd159e04051a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad469x__fmcz_2src_2platform_2xilinx_2parameters_8h.html#a4dad4b502d445b46f33cdd159e04051a">SPI_BAUDRATE</a>&#160;&#160;&#160;80000000</td></tr>
<tr class="separator:a4dad4b502d445b46f33cdd159e04051a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a7cac4d24c6957ca526742f84addf6249"><td class="memItemLeft" align="right" valign="top">struct <a class="el" href="structxil__uart__init__param.html">xil_uart_init_param</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad469x__fmcz_2src_2platform_2xilinx_2parameters_8h.html#a7cac4d24c6957ca526742f84addf6249">uart_extra_ip</a></td></tr>
<tr class="separator:a7cac4d24c6957ca526742f84addf6249"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af66a3ce60a24a3df2397748b4a713c09"><td class="memItemLeft" align="right" valign="top">struct <a class="el" href="structaxi__pwm__init__param.html">axi_pwm_init_param</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad469x__fmcz_2src_2platform_2xilinx_2parameters_8h.html#af66a3ce60a24a3df2397748b4a713c09">pwm_extra_ip</a></td></tr>
<tr class="separator:af66a3ce60a24a3df2397748b4a713c09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af737a389264ccc0bd0f7e047170653a2"><td class="memItemLeft" align="right" valign="top">struct <a class="el" href="structxil__gpio__init__param.html">xil_gpio_init_param</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad469x__fmcz_2src_2platform_2xilinx_2parameters_8h.html#af737a389264ccc0bd0f7e047170653a2">gpio_extra_ip</a></td></tr>
<tr class="separator:af737a389264ccc0bd0f7e047170653a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0e4f0caadcc2d116e1925f439ab0194"><td class="memItemLeft" align="right" valign="top">struct <a class="el" href="structspi__engine__init__param.html">spi_engine_init_param</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad469x__fmcz_2src_2platform_2xilinx_2parameters_8h.html#ac0e4f0caadcc2d116e1925f439ab0194">spi_eng_extra_ip</a></td></tr>
<tr class="separator:ac0e4f0caadcc2d116e1925f439ab0194"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Definitions specific to xilinx platform used by ad469x_fmcz project. </p>
<dl class="section author"><dt>Author</dt><dd>Axel Haslam (<a href="#" onclick="location.href='mai'+'lto:'+'aha'+'sl'+'am@'+'ba'+'yli'+'br'+'e.c'+'om'; return false;">ahasl<span style="display: none;">.nosp@m.</span>am@b<span style="display: none;">.nosp@m.</span>aylib<span style="display: none;">.nosp@m.</span>re.c<span style="display: none;">.nosp@m.</span>om</a>)</dd></dl>
<p>Copyright 2024(c) Analog Devices, Inc.</p>
<p>Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:</p>
<ol type="1">
<li>Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.</li>
<li>Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.</li>
<li>Neither the name of Analog Devices, Inc. nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.</li>
</ol>
<p>THIS SOFTWARE IS PROVIDED BY ANALOG DEVICES, INC. “AS IS” AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL ANALOG DEVICES, INC. BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. </p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="af38f65401ed83788961ed1d07e286bcb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af38f65401ed83788961ed1d07e286bcb">&#9670;&nbsp;</a></span>ADC_DDR_BASEADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_DDR_BASEADDR&#160;&#160;&#160;XPAR_DDR_MEM_BASEADDR + 0x800000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1b5487e6badb5694bb5b1c0a815b88cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b5487e6badb5694bb5b1c0a815b88cf">&#9670;&nbsp;</a></span>AXI_PWMGEN_BASEADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AXI_PWMGEN_BASEADDR&#160;&#160;&#160;XPAR_AD469X_TRIGGER_GEN_BASEADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a25065cd833bcfecfb404093aed3edaca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25065cd833bcfecfb404093aed3edaca">&#9670;&nbsp;</a></span>BYTES_PER_SAMPLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BYTES_PER_SAMPLE&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9c5cf909f317f1d7f454dbf35426fc7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c5cf909f317f1d7f454dbf35426fc7b">&#9670;&nbsp;</a></span>DCACHE_INVALIDATE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DCACHE_INVALIDATE&#160;&#160;&#160;Xil_DCacheInvalidateRange</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a338eff7a7968e68bb0945a019f054acb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a338eff7a7968e68bb0945a019f054acb">&#9670;&nbsp;</a></span>DMA_BASEADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_BASEADDR&#160;&#160;&#160;XPAR_AXI_AD469X_DMA_BASEADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1556d56c40da47e192e6767b8b15003b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1556d56c40da47e192e6767b8b15003b">&#9670;&nbsp;</a></span>GPIO_DEVICE_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_DEVICE_ID&#160;&#160;&#160;XPAR_PS7_GPIO_0_DEVICE_ID</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1b3d6026509c7f462a79b5d9f86f9e71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b3d6026509c7f462a79b5d9f86f9e71">&#9670;&nbsp;</a></span>GPIO_EXTRA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTRA&#160;&#160;&#160;&amp;<a class="el" href="iio__demo__free_r_t_o_s_2src_2platform_2maxim_2parameters_8h.html#a006da0ffcf119958fe16d01279c94965">gpio_extra_ip</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3196329f7a722d065bfc558c8ba760a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3196329f7a722d065bfc558c8ba760a7">&#9670;&nbsp;</a></span>GPIO_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_OFFSET&#160;&#160;&#160;54</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa00c79541f5bcf66f6cfadcdc90e82e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa00c79541f5bcf66f6cfadcdc90e82e1">&#9670;&nbsp;</a></span>GPIO_OPS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_OPS&#160;&#160;&#160;&amp;<a class="el" href="xilinx__gpio_8h.html#a91cbfdce3621e8492d7b6551e6a4cc70">xil_gpio_ops</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a457532c63a36802dbf56f71a61d19c58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a457532c63a36802dbf56f71a61d19c58">&#9670;&nbsp;</a></span>GPIO_RESETN_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_RESETN_1&#160;&#160;&#160;<a class="el" href="fmcdaq3_2src_2devices_2adi__hal_2parameters_8h.html#a3196329f7a722d065bfc558c8ba760a7">GPIO_OFFSET</a> + 32</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a90bc74590962865fc1ab7ee1be0f4b64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90bc74590962865fc1ab7ee1be0f4b64">&#9670;&nbsp;</a></span>INTC_DEVICE_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INTC_DEVICE_ID&#160;&#160;&#160;XPAR_SCUGIC_SINGLE_DEVICE_ID</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac69ee46f4a51ed14f0d68628c2dec71d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac69ee46f4a51ed14f0d68628c2dec71d">&#9670;&nbsp;</a></span>MAX_CHANNELS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MAX_CHANNELS&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afa3248d9c02c4abec5b76edea62a3e38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa3248d9c02c4abec5b76edea62a3e38">&#9670;&nbsp;</a></span>MAX_SIZE_BASE_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MAX_SIZE_BASE_ADDR&#160;&#160;&#160;(<a class="el" href="ad469x__fmcz_2src_2platform_2xilinx_2parameters_8h.html#af0b23eedf2352de4c1eff77e1401730c">NUM_SAMPLES</a> * <a class="el" href="ad738x__fmcz_2src_2platform_2xilinx_2parameters_8h.html#a25065cd833bcfecfb404093aed3edaca">BYTES_PER_SAMPLE</a> * <a class="el" href="ad469x__fmcz_2src_2platform_2xilinx_2parameters_8h.html#ac69ee46f4a51ed14f0d68628c2dec71d">MAX_CHANNELS</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af0b23eedf2352de4c1eff77e1401730c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0b23eedf2352de4c1eff77e1401730c">&#9670;&nbsp;</a></span>NUM_SAMPLES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NUM_SAMPLES&#160;&#160;&#160;2000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af9536546116a9251e04cdd4f2c494bba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9536546116a9251e04cdd4f2c494bba">&#9670;&nbsp;</a></span>PWM_DUTY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_DUTY&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa038e1c483d8023c8785f0fe8a9871c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa038e1c483d8023c8785f0fe8a9871c3">&#9670;&nbsp;</a></span>PWM_EXTRA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_EXTRA&#160;&#160;&#160;&amp;<a class="el" href="ad469x__fmcz_2src_2platform_2xilinx_2parameters_8h.html#af66a3ce60a24a3df2397748b4a713c09">pwm_extra_ip</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a467342f2d4186221c4014793344e7a59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a467342f2d4186221c4014793344e7a59">&#9670;&nbsp;</a></span>PWM_OPS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_OPS&#160;&#160;&#160;&amp;<a class="el" href="axi__pwm__extra_8h.html#a54255fd70dd0798e09ce3174e3e74cd9">axi_pwm_ops</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aacaca0988244bd3a888ca5befa89f44b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aacaca0988244bd3a888ca5befa89f44b">&#9670;&nbsp;</a></span>PWM_PERIOD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_PERIOD&#160;&#160;&#160;1000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa96ba983eb5f67b56214df0e0bf5aa19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa96ba983eb5f67b56214df0e0bf5aa19">&#9670;&nbsp;</a></span>RX_CLKGEN_BASEADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_CLKGEN_BASEADDR&#160;&#160;&#160;XPAR_SPI_CLKGEN_BASEADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4dad4b502d445b46f33cdd159e04051a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4dad4b502d445b46f33cdd159e04051a">&#9670;&nbsp;</a></span>SPI_BAUDRATE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_BAUDRATE&#160;&#160;&#160;80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ade4259fa3cbb71732a4e73c18dcb9b0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade4259fa3cbb71732a4e73c18dcb9b0d">&#9670;&nbsp;</a></span>SPI_CS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CS&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2264889066fc41987d29395b4772bd17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2264889066fc41987d29395b4772bd17">&#9670;&nbsp;</a></span>SPI_DEVICE_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_DEVICE_ID&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab96d9c588c3a3b06882d966a2c7d4af2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab96d9c588c3a3b06882d966a2c7d4af2">&#9670;&nbsp;</a></span>SPI_ENG_REF_CLK_FREQ_HZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_ENG_REF_CLK_FREQ_HZ&#160;&#160;&#160;XPAR_PS7_SPI_0_SPI_CLK_FREQ_HZ</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8f56a89a86499cfe7d7443dc294c7fa1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f56a89a86499cfe7d7443dc294c7fa1">&#9670;&nbsp;</a></span>SPI_ENGINE_BASEADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_ENGINE_BASEADDR&#160;&#160;&#160;XPAR_SPI_AD469X_SPI_AD469X_AXI_REGMAP_BASEADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a66db4b9b440d992b52d4e6a6e5779e69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66db4b9b440d992b52d4e6a6e5779e69">&#9670;&nbsp;</a></span>SPI_EXTRA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_EXTRA&#160;&#160;&#160;&amp;<a class="el" href="ad469x__fmcz_2src_2platform_2xilinx_2parameters_8h.html#ac0e4f0caadcc2d116e1925f439ab0194">spi_eng_extra_ip</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a58f6638bccd9f8463f2cb95d378b6505"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58f6638bccd9f8463f2cb95d378b6505">&#9670;&nbsp;</a></span>SPI_OPS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_OPS&#160;&#160;&#160;&amp;<a class="el" href="xilinx__spi_8h.html#aad1b3dcbecf3e255fe2bb4ce6f8a157c">spi_eng_platform_ops</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2c7ed0283bd6f2f9d791860d6254ef4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c7ed0283bd6f2f9d791860d6254ef4f">&#9670;&nbsp;</a></span>UART_BAUDRATE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_BAUDRATE&#160;&#160;&#160;115200</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0f4ff52ed3a5a46691f6a4d03988923d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f4ff52ed3a5a46691f6a4d03988923d">&#9670;&nbsp;</a></span>UART_DEVICE_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_DEVICE_ID&#160;&#160;&#160;XPAR_XUARTPS_0_DEVICE_ID</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aef2e6b5fc83c0dc37191e4212e578f7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef2e6b5fc83c0dc37191e4212e578f7f">&#9670;&nbsp;</a></span>UART_EXTRA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_EXTRA&#160;&#160;&#160;&amp;<a class="el" href="wethlink_2src_2platform_2maxim_2parameters_8c.html#a0c584e53dc2bb3801edab87d6ef954ca">uart_extra_ip</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adff4ff00d8f3375e4fb198270ae24597"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adff4ff00d8f3375e4fb198270ae24597">&#9670;&nbsp;</a></span>UART_IRQ_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IRQ_ID&#160;&#160;&#160;XPAR_XUARTPS_1_INTR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae64afa3f3792f9fce17061e4e8733413"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae64afa3f3792f9fce17061e4e8733413">&#9670;&nbsp;</a></span>UART_OPS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_OPS&#160;&#160;&#160;&amp;<a class="el" href="xilinx__uart_8h.html#af2316422ada8f3c64500efadd500e283">xil_uart_ops</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="af737a389264ccc0bd0f7e047170653a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af737a389264ccc0bd0f7e047170653a2">&#9670;&nbsp;</a></span>gpio_extra_ip</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct <a class="el" href="structxil__gpio__init__param.html">xil_gpio_init_param</a> gpio_extra_ip</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af66a3ce60a24a3df2397748b4a713c09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af66a3ce60a24a3df2397748b4a713c09">&#9670;&nbsp;</a></span>pwm_extra_ip</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct <a class="el" href="structaxi__pwm__init__param.html">axi_pwm_init_param</a> pwm_extra_ip</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac0e4f0caadcc2d116e1925f439ab0194"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0e4f0caadcc2d116e1925f439ab0194">&#9670;&nbsp;</a></span>spi_eng_extra_ip</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct <a class="el" href="structspi__engine__init__param.html">spi_engine_init_param</a> spi_eng_extra_ip</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7cac4d24c6957ca526742f84addf6249"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7cac4d24c6957ca526742f84addf6249">&#9670;&nbsp;</a></span>uart_extra_ip</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct <a class="el" href="structxil__uart__init__param.html">xil_uart_init_param</a> uart_extra_ip</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
