{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1721118884981 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1721118884982 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 16 10:34:44 2024 " "Processing started: Tue Jul 16 10:34:44 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1721118884982 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1721118884982 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1721118884982 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1721118886357 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1721118886357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-Behavioral " "Found design unit 1: ALU-Behavioral" {  } { { "ALU.vhd" "" { Text "D:/20_FPGA_Demo/09_Mini_Project_ALU/ALU.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721118900444 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "D:/20_FPGA_Demo/09_Mini_Project_ALU/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721118900444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1721118900444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_tb-Behavioral " "Found design unit 1: ALU_tb-Behavioral" {  } { { "ALU_tb.vhd" "" { Text "D:/20_FPGA_Demo/09_Mini_Project_ALU/ALU_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721118900449 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_tb " "Found entity 1: ALU_tb" {  } { { "ALU_tb.vhd" "" { Text "D:/20_FPGA_Demo/09_Mini_Project_ALU/ALU_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721118900449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1721118900449 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1721118900598 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Mul_Result ALU.vhd(26) " "VHDL Process Statement warning at ALU.vhd(26): signal \"Mul_Result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/20_FPGA_Demo/09_Mini_Project_ALU/ALU.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1721118900601 "|ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Mul_Result ALU.vhd(17) " "VHDL Process Statement warning at ALU.vhd(17): inferring latch(es) for signal or variable \"Mul_Result\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "D:/20_FPGA_Demo/09_Mini_Project_ALU/ALU.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1721118900601 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mul_Result\[0\] ALU.vhd(17) " "Inferred latch for \"Mul_Result\[0\]\" at ALU.vhd(17)" {  } { { "ALU.vhd" "" { Text "D:/20_FPGA_Demo/09_Mini_Project_ALU/ALU.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721118900601 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mul_Result\[1\] ALU.vhd(17) " "Inferred latch for \"Mul_Result\[1\]\" at ALU.vhd(17)" {  } { { "ALU.vhd" "" { Text "D:/20_FPGA_Demo/09_Mini_Project_ALU/ALU.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721118900601 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mul_Result\[2\] ALU.vhd(17) " "Inferred latch for \"Mul_Result\[2\]\" at ALU.vhd(17)" {  } { { "ALU.vhd" "" { Text "D:/20_FPGA_Demo/09_Mini_Project_ALU/ALU.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721118900601 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mul_Result\[3\] ALU.vhd(17) " "Inferred latch for \"Mul_Result\[3\]\" at ALU.vhd(17)" {  } { { "ALU.vhd" "" { Text "D:/20_FPGA_Demo/09_Mini_Project_ALU/ALU.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721118900601 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mul_Result\[4\] ALU.vhd(17) " "Inferred latch for \"Mul_Result\[4\]\" at ALU.vhd(17)" {  } { { "ALU.vhd" "" { Text "D:/20_FPGA_Demo/09_Mini_Project_ALU/ALU.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721118900601 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mul_Result\[5\] ALU.vhd(17) " "Inferred latch for \"Mul_Result\[5\]\" at ALU.vhd(17)" {  } { { "ALU.vhd" "" { Text "D:/20_FPGA_Demo/09_Mini_Project_ALU/ALU.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721118900601 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mul_Result\[6\] ALU.vhd(17) " "Inferred latch for \"Mul_Result\[6\]\" at ALU.vhd(17)" {  } { { "ALU.vhd" "" { Text "D:/20_FPGA_Demo/09_Mini_Project_ALU/ALU.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721118900601 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mul_Result\[7\] ALU.vhd(17) " "Inferred latch for \"Mul_Result\[7\]\" at ALU.vhd(17)" {  } { { "ALU.vhd" "" { Text "D:/20_FPGA_Demo/09_Mini_Project_ALU/ALU.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721118900602 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mul_Result\[8\] ALU.vhd(17) " "Inferred latch for \"Mul_Result\[8\]\" at ALU.vhd(17)" {  } { { "ALU.vhd" "" { Text "D:/20_FPGA_Demo/09_Mini_Project_ALU/ALU.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721118900602 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mul_Result\[9\] ALU.vhd(17) " "Inferred latch for \"Mul_Result\[9\]\" at ALU.vhd(17)" {  } { { "ALU.vhd" "" { Text "D:/20_FPGA_Demo/09_Mini_Project_ALU/ALU.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721118900602 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mul_Result\[10\] ALU.vhd(17) " "Inferred latch for \"Mul_Result\[10\]\" at ALU.vhd(17)" {  } { { "ALU.vhd" "" { Text "D:/20_FPGA_Demo/09_Mini_Project_ALU/ALU.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721118900602 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mul_Result\[11\] ALU.vhd(17) " "Inferred latch for \"Mul_Result\[11\]\" at ALU.vhd(17)" {  } { { "ALU.vhd" "" { Text "D:/20_FPGA_Demo/09_Mini_Project_ALU/ALU.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721118900602 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mul_Result\[12\] ALU.vhd(17) " "Inferred latch for \"Mul_Result\[12\]\" at ALU.vhd(17)" {  } { { "ALU.vhd" "" { Text "D:/20_FPGA_Demo/09_Mini_Project_ALU/ALU.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721118900602 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mul_Result\[13\] ALU.vhd(17) " "Inferred latch for \"Mul_Result\[13\]\" at ALU.vhd(17)" {  } { { "ALU.vhd" "" { Text "D:/20_FPGA_Demo/09_Mini_Project_ALU/ALU.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721118900602 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mul_Result\[14\] ALU.vhd(17) " "Inferred latch for \"Mul_Result\[14\]\" at ALU.vhd(17)" {  } { { "ALU.vhd" "" { Text "D:/20_FPGA_Demo/09_Mini_Project_ALU/ALU.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721118900602 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mul_Result\[15\] ALU.vhd(17) " "Inferred latch for \"Mul_Result\[15\]\" at ALU.vhd(17)" {  } { { "ALU.vhd" "" { Text "D:/20_FPGA_Demo/09_Mini_Project_ALU/ALU.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721118900602 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mul_Result\[16\] ALU.vhd(17) " "Inferred latch for \"Mul_Result\[16\]\" at ALU.vhd(17)" {  } { { "ALU.vhd" "" { Text "D:/20_FPGA_Demo/09_Mini_Project_ALU/ALU.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721118900602 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mul_Result\[17\] ALU.vhd(17) " "Inferred latch for \"Mul_Result\[17\]\" at ALU.vhd(17)" {  } { { "ALU.vhd" "" { Text "D:/20_FPGA_Demo/09_Mini_Project_ALU/ALU.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721118900602 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mul_Result\[18\] ALU.vhd(17) " "Inferred latch for \"Mul_Result\[18\]\" at ALU.vhd(17)" {  } { { "ALU.vhd" "" { Text "D:/20_FPGA_Demo/09_Mini_Project_ALU/ALU.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721118900602 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mul_Result\[19\] ALU.vhd(17) " "Inferred latch for \"Mul_Result\[19\]\" at ALU.vhd(17)" {  } { { "ALU.vhd" "" { Text "D:/20_FPGA_Demo/09_Mini_Project_ALU/ALU.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721118900602 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mul_Result\[20\] ALU.vhd(17) " "Inferred latch for \"Mul_Result\[20\]\" at ALU.vhd(17)" {  } { { "ALU.vhd" "" { Text "D:/20_FPGA_Demo/09_Mini_Project_ALU/ALU.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721118900602 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mul_Result\[21\] ALU.vhd(17) " "Inferred latch for \"Mul_Result\[21\]\" at ALU.vhd(17)" {  } { { "ALU.vhd" "" { Text "D:/20_FPGA_Demo/09_Mini_Project_ALU/ALU.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721118900602 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mul_Result\[22\] ALU.vhd(17) " "Inferred latch for \"Mul_Result\[22\]\" at ALU.vhd(17)" {  } { { "ALU.vhd" "" { Text "D:/20_FPGA_Demo/09_Mini_Project_ALU/ALU.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721118900602 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mul_Result\[23\] ALU.vhd(17) " "Inferred latch for \"Mul_Result\[23\]\" at ALU.vhd(17)" {  } { { "ALU.vhd" "" { Text "D:/20_FPGA_Demo/09_Mini_Project_ALU/ALU.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721118900602 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mul_Result\[24\] ALU.vhd(17) " "Inferred latch for \"Mul_Result\[24\]\" at ALU.vhd(17)" {  } { { "ALU.vhd" "" { Text "D:/20_FPGA_Demo/09_Mini_Project_ALU/ALU.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721118900602 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mul_Result\[25\] ALU.vhd(17) " "Inferred latch for \"Mul_Result\[25\]\" at ALU.vhd(17)" {  } { { "ALU.vhd" "" { Text "D:/20_FPGA_Demo/09_Mini_Project_ALU/ALU.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721118900602 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mul_Result\[26\] ALU.vhd(17) " "Inferred latch for \"Mul_Result\[26\]\" at ALU.vhd(17)" {  } { { "ALU.vhd" "" { Text "D:/20_FPGA_Demo/09_Mini_Project_ALU/ALU.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721118900602 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mul_Result\[27\] ALU.vhd(17) " "Inferred latch for \"Mul_Result\[27\]\" at ALU.vhd(17)" {  } { { "ALU.vhd" "" { Text "D:/20_FPGA_Demo/09_Mini_Project_ALU/ALU.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721118900603 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mul_Result\[28\] ALU.vhd(17) " "Inferred latch for \"Mul_Result\[28\]\" at ALU.vhd(17)" {  } { { "ALU.vhd" "" { Text "D:/20_FPGA_Demo/09_Mini_Project_ALU/ALU.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721118900603 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mul_Result\[29\] ALU.vhd(17) " "Inferred latch for \"Mul_Result\[29\]\" at ALU.vhd(17)" {  } { { "ALU.vhd" "" { Text "D:/20_FPGA_Demo/09_Mini_Project_ALU/ALU.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721118900603 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mul_Result\[30\] ALU.vhd(17) " "Inferred latch for \"Mul_Result\[30\]\" at ALU.vhd(17)" {  } { { "ALU.vhd" "" { Text "D:/20_FPGA_Demo/09_Mini_Project_ALU/ALU.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721118900603 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mul_Result\[31\] ALU.vhd(17) " "Inferred latch for \"Mul_Result\[31\]\" at ALU.vhd(17)" {  } { { "ALU.vhd" "" { Text "D:/20_FPGA_Demo/09_Mini_Project_ALU/ALU.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721118900603 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mul_Result\[32\] ALU.vhd(17) " "Inferred latch for \"Mul_Result\[32\]\" at ALU.vhd(17)" {  } { { "ALU.vhd" "" { Text "D:/20_FPGA_Demo/09_Mini_Project_ALU/ALU.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721118900603 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mul_Result\[33\] ALU.vhd(17) " "Inferred latch for \"Mul_Result\[33\]\" at ALU.vhd(17)" {  } { { "ALU.vhd" "" { Text "D:/20_FPGA_Demo/09_Mini_Project_ALU/ALU.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721118900603 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mul_Result\[34\] ALU.vhd(17) " "Inferred latch for \"Mul_Result\[34\]\" at ALU.vhd(17)" {  } { { "ALU.vhd" "" { Text "D:/20_FPGA_Demo/09_Mini_Project_ALU/ALU.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721118900603 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mul_Result\[35\] ALU.vhd(17) " "Inferred latch for \"Mul_Result\[35\]\" at ALU.vhd(17)" {  } { { "ALU.vhd" "" { Text "D:/20_FPGA_Demo/09_Mini_Project_ALU/ALU.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721118900603 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mul_Result\[36\] ALU.vhd(17) " "Inferred latch for \"Mul_Result\[36\]\" at ALU.vhd(17)" {  } { { "ALU.vhd" "" { Text "D:/20_FPGA_Demo/09_Mini_Project_ALU/ALU.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721118900603 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mul_Result\[37\] ALU.vhd(17) " "Inferred latch for \"Mul_Result\[37\]\" at ALU.vhd(17)" {  } { { "ALU.vhd" "" { Text "D:/20_FPGA_Demo/09_Mini_Project_ALU/ALU.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721118900603 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mul_Result\[38\] ALU.vhd(17) " "Inferred latch for \"Mul_Result\[38\]\" at ALU.vhd(17)" {  } { { "ALU.vhd" "" { Text "D:/20_FPGA_Demo/09_Mini_Project_ALU/ALU.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721118900603 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mul_Result\[39\] ALU.vhd(17) " "Inferred latch for \"Mul_Result\[39\]\" at ALU.vhd(17)" {  } { { "ALU.vhd" "" { Text "D:/20_FPGA_Demo/09_Mini_Project_ALU/ALU.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721118900603 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mul_Result\[40\] ALU.vhd(17) " "Inferred latch for \"Mul_Result\[40\]\" at ALU.vhd(17)" {  } { { "ALU.vhd" "" { Text "D:/20_FPGA_Demo/09_Mini_Project_ALU/ALU.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721118900603 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mul_Result\[41\] ALU.vhd(17) " "Inferred latch for \"Mul_Result\[41\]\" at ALU.vhd(17)" {  } { { "ALU.vhd" "" { Text "D:/20_FPGA_Demo/09_Mini_Project_ALU/ALU.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721118900603 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mul_Result\[42\] ALU.vhd(17) " "Inferred latch for \"Mul_Result\[42\]\" at ALU.vhd(17)" {  } { { "ALU.vhd" "" { Text "D:/20_FPGA_Demo/09_Mini_Project_ALU/ALU.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721118900603 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mul_Result\[43\] ALU.vhd(17) " "Inferred latch for \"Mul_Result\[43\]\" at ALU.vhd(17)" {  } { { "ALU.vhd" "" { Text "D:/20_FPGA_Demo/09_Mini_Project_ALU/ALU.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721118900603 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mul_Result\[44\] ALU.vhd(17) " "Inferred latch for \"Mul_Result\[44\]\" at ALU.vhd(17)" {  } { { "ALU.vhd" "" { Text "D:/20_FPGA_Demo/09_Mini_Project_ALU/ALU.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721118900603 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mul_Result\[45\] ALU.vhd(17) " "Inferred latch for \"Mul_Result\[45\]\" at ALU.vhd(17)" {  } { { "ALU.vhd" "" { Text "D:/20_FPGA_Demo/09_Mini_Project_ALU/ALU.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721118900603 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mul_Result\[46\] ALU.vhd(17) " "Inferred latch for \"Mul_Result\[46\]\" at ALU.vhd(17)" {  } { { "ALU.vhd" "" { Text "D:/20_FPGA_Demo/09_Mini_Project_ALU/ALU.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721118900603 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mul_Result\[47\] ALU.vhd(17) " "Inferred latch for \"Mul_Result\[47\]\" at ALU.vhd(17)" {  } { { "ALU.vhd" "" { Text "D:/20_FPGA_Demo/09_Mini_Project_ALU/ALU.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721118900603 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mul_Result\[48\] ALU.vhd(17) " "Inferred latch for \"Mul_Result\[48\]\" at ALU.vhd(17)" {  } { { "ALU.vhd" "" { Text "D:/20_FPGA_Demo/09_Mini_Project_ALU/ALU.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721118900603 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mul_Result\[49\] ALU.vhd(17) " "Inferred latch for \"Mul_Result\[49\]\" at ALU.vhd(17)" {  } { { "ALU.vhd" "" { Text "D:/20_FPGA_Demo/09_Mini_Project_ALU/ALU.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721118900604 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mul_Result\[50\] ALU.vhd(17) " "Inferred latch for \"Mul_Result\[50\]\" at ALU.vhd(17)" {  } { { "ALU.vhd" "" { Text "D:/20_FPGA_Demo/09_Mini_Project_ALU/ALU.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721118900604 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mul_Result\[51\] ALU.vhd(17) " "Inferred latch for \"Mul_Result\[51\]\" at ALU.vhd(17)" {  } { { "ALU.vhd" "" { Text "D:/20_FPGA_Demo/09_Mini_Project_ALU/ALU.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721118900604 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mul_Result\[52\] ALU.vhd(17) " "Inferred latch for \"Mul_Result\[52\]\" at ALU.vhd(17)" {  } { { "ALU.vhd" "" { Text "D:/20_FPGA_Demo/09_Mini_Project_ALU/ALU.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721118900604 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mul_Result\[53\] ALU.vhd(17) " "Inferred latch for \"Mul_Result\[53\]\" at ALU.vhd(17)" {  } { { "ALU.vhd" "" { Text "D:/20_FPGA_Demo/09_Mini_Project_ALU/ALU.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721118900604 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mul_Result\[54\] ALU.vhd(17) " "Inferred latch for \"Mul_Result\[54\]\" at ALU.vhd(17)" {  } { { "ALU.vhd" "" { Text "D:/20_FPGA_Demo/09_Mini_Project_ALU/ALU.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721118900604 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mul_Result\[55\] ALU.vhd(17) " "Inferred latch for \"Mul_Result\[55\]\" at ALU.vhd(17)" {  } { { "ALU.vhd" "" { Text "D:/20_FPGA_Demo/09_Mini_Project_ALU/ALU.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721118900604 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mul_Result\[56\] ALU.vhd(17) " "Inferred latch for \"Mul_Result\[56\]\" at ALU.vhd(17)" {  } { { "ALU.vhd" "" { Text "D:/20_FPGA_Demo/09_Mini_Project_ALU/ALU.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721118900604 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mul_Result\[57\] ALU.vhd(17) " "Inferred latch for \"Mul_Result\[57\]\" at ALU.vhd(17)" {  } { { "ALU.vhd" "" { Text "D:/20_FPGA_Demo/09_Mini_Project_ALU/ALU.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721118900604 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mul_Result\[58\] ALU.vhd(17) " "Inferred latch for \"Mul_Result\[58\]\" at ALU.vhd(17)" {  } { { "ALU.vhd" "" { Text "D:/20_FPGA_Demo/09_Mini_Project_ALU/ALU.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721118900604 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mul_Result\[59\] ALU.vhd(17) " "Inferred latch for \"Mul_Result\[59\]\" at ALU.vhd(17)" {  } { { "ALU.vhd" "" { Text "D:/20_FPGA_Demo/09_Mini_Project_ALU/ALU.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721118900604 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mul_Result\[60\] ALU.vhd(17) " "Inferred latch for \"Mul_Result\[60\]\" at ALU.vhd(17)" {  } { { "ALU.vhd" "" { Text "D:/20_FPGA_Demo/09_Mini_Project_ALU/ALU.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721118900604 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mul_Result\[61\] ALU.vhd(17) " "Inferred latch for \"Mul_Result\[61\]\" at ALU.vhd(17)" {  } { { "ALU.vhd" "" { Text "D:/20_FPGA_Demo/09_Mini_Project_ALU/ALU.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721118900604 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mul_Result\[62\] ALU.vhd(17) " "Inferred latch for \"Mul_Result\[62\]\" at ALU.vhd(17)" {  } { { "ALU.vhd" "" { Text "D:/20_FPGA_Demo/09_Mini_Project_ALU/ALU.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721118900604 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mul_Result\[63\] ALU.vhd(17) " "Inferred latch for \"Mul_Result\[63\]\" at ALU.vhd(17)" {  } { { "ALU.vhd" "" { Text "D:/20_FPGA_Demo/09_Mini_Project_ALU/ALU.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721118900604 "|ALU"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4780 " "Peak virtual memory: 4780 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1721118900741 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 16 10:35:00 2024 " "Processing ended: Tue Jul 16 10:35:00 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1721118900741 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1721118900741 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1721118900741 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1721118900741 ""}
