// Seed: 3093383661
`timescale 1ps / 1ps
module module_0 (
    id_1
);
  input id_1;
  assign id_1[1] = id_1;
  wire  id_2;
  logic id_3 = 1;
  defparam id_4.id_5 = id_2[1'b0];
endmodule
