{
  "id": "1",
  "stream": "instrumentation-engineering",
  "packet": "2021",
  "year": "2021",
  "type": "NAT",
  "key": "1 \nSol.\n \nGiven :\nTransfer function \n2\n( )\n( )\n1\n( )\nY s\nG s\ns\nR s\n=\n=\n+\nHere, input \n( )\nr t\n  is step function,\ni.e.  \n( )\n( )\nr t\nt\n= \u03bc\nSo,  \n1\n( )\nR s\ns\n=\nThus, output \n( )\nY s\n  is, \n \n \n \n( )\n( ) ( )\nY s\nG s R s\n=\n2\n2\n1\n( )\n( )\n1\n1\nY s\nR s\ns\ns\ns\n\uf0e6\n\uf0f6\n=\n=\n\u00d7\n\uf0e7\n\uf0f7\n+\n+\n\uf0e8\n\uf0f8\nBy final value theorem,\n0\n0\n0\n2\n2\n( )\nlim\n( )\nlim\nlim\n2\n(\n1)\n1\ns\ns\ns\ny\nsY s\ns s s\ns\n\u2192\n\u2192\n\u2192\n\uf0e9\n\uf0f9\n\u221e=\n=\n=\n=\n\uf0ea\n\uf0fa\n+\n+\n\uf0eb\n\uf0fb\nlim ( )\nt\ny t\n\u2192\u221e\n=\nGiven  \n( )\n( )\n( )\ne t\ny t\nt\n=\n\u2212\u03bc\nSo,  \nlim ( )\nlim ( )\nlim ( )\nt\nt\nt\ne t\ny t\nt\n\u2192\u221e\n\u2192\u221e\n\u2192\u221e\n=\n\u2212\n\u03bc\n( )\n( )\n( )\n2\n1\n1\ne\ny\n\u221e=\n\u221e\u2212\u03bc \u221e=\n\u2212=\n  \nQuestion 2 \n \n \n \n                          \nAnalog Electronics (NAT)\nThe circuit shown below uses an ideal OpAmp. Output \n0\nV\n  in volt is ________ (rounded off to one decimal\nplace). \n \n \n \n \n \n \n[2 Marks]\n10k\n\u03a9\n10k\n\u03a9\n1k\n\u03a9\n12k\n\u03a9\n\u2212\n0\nV\n+\n50mV\n \n1.05",
  "question_text": "Question 1  \n \n \n \n \nControl System (NAT)\nConsider a system with transfer-function \n2\n( )\n1\nG s\ns\n=\n+\n \n. A unit step function \n( )\nt\n\u03bc\n is applied to the system,\nwhich results in an output \n( )\ny t\n . If \n( )\n( )\n( )\ne t\ny t\nt\n=\n\u2212\u03bc\n, then \nlim ( )\nt\ne t\n\u2192\u221e\n is ______.  \n \n[2 Marks]",
  "answer_text": "1 \nSol.\n \nGiven :\nTransfer function \n2\n( )\n( )\n1\n( )\nY s\nG s\ns\nR s\n=\n=\n+\nHere, input \n( )\nr t\n  is step function,\ni.e.  \n( )\n( )\nr t\nt\n= \u03bc\nSo,  \n1\n( )\nR s\ns\n=\nThus, output \n( )\nY s\n  is, \n \n \n \n( )\n( ) ( )\nY s\nG s R s\n=\n2\n2\n1\n( )\n( )\n1\n1\nY s\nR s\ns\ns\ns\n\uf0e6\n\uf0f6\n=\n=\n\u00d7\n\uf0e7\n\uf0f7\n+\n+\n\uf0e8\n\uf0f8\nBy final value theorem,\n0\n0\n0\n2\n2\n( )\nlim\n( )\nlim\nlim\n2\n(\n1)\n1\ns\ns\ns\ny\nsY s\ns s s\ns\n\u2192\n\u2192\n\u2192\n\uf0e9\n\uf0f9\n\u221e=\n=\n=\n=\n\uf0ea\n\uf0fa\n+\n+\n\uf0eb\n\uf0fb\nlim ( )\nt\ny t\n\u2192\u221e\n=\nGiven  \n( )\n( )\n( )\ne t\ny t\nt\n=\n\u2212\u03bc\nSo,  \nlim ( )\nlim ( )\nlim ( )\nt\nt\nt\ne t\ny t\nt\n\u2192\u221e\n\u2192\u221e\n\u2192\u221e\n=\n\u2212\n\u03bc\n( )\n( )\n( )\n2\n1\n1\ne\ny\n\u221e=\n\u221e\u2212\u03bc \u221e=\n\u2212=\n  \nQuestion 2 \n \n \n \n                          \nAnalog Electronics (NAT)\nThe circuit shown below uses an ideal OpAmp. Output \n0\nV\n  in volt is ________ (rounded off to one decimal\nplace). \n \n \n \n \n \n \n[2 Marks]\n10k\n\u03a9\n10k\n\u03a9\n1k\n\u03a9\n12k\n\u03a9\n\u2212\n0\nV\n+\n50mV\n \n1.05",
  "explanation_text": "Sol. \nThe given circuit is shown below,\n\nGATE 2021 \n [Forenoon Session]\nInstrumentation Engineering\nPAGE\n2\n\nx\nV\n10k\n\u03a9\n10k\n\u03a9\n1k\n\u03a9\n12k\n\u03a9\nI\nV\n0A\n\u2212\n0\nV\nNI\nV\n+\n50mV\nBy virtual ground concept \n50 mV\nI\nNI\nV\nV\n=\n=\nApplying KCL at \n(\n)\nI\nV\n inverting terminal,\nI\nx\nI\nV\nV\nV\nK\nK\n\u2212\n\u2212\n+\n=\n0\n0\n12\n10\n50mV\n50mV\n0\n0\n12\n10\nx\nV\nK\nK\n\u2212\n\u2212\n+\n=\nx\nV\n+\n=\n50\n50\nmV\nmV\n12\n10\n10\n500\n50mV\nmV\n12\nx\nV\n =\n+\n91.66mV\nx\nV\n =\nApply KCL at \nx\nV\n ,\n0\n50\n0\n10\n1\n10\nx\nx\nx\nV\nV\nV\nV\n\u2212\n\u2212\n+\n+\n=\n0\n50 10\n0\nx\nx\nx\nV\nV\nV\nV\n\u2212\n+\n+\n\u2212\n=\n0\n12\n50\nx\nV\nV\n\u2212\n=\n0\n500mV\n12 50mV+\n50\n12\nV\n\uf0e9\n\uf0f9\n=\n\u2212\n\uf0ea\n\uf0fa\n\uf0eb\n\uf0fb\n0\n600mV\n500mV\n50mV\nV\n =\n+\n\u2212\n0\n1050mV\n1.05 V\nV\n =\n="
}