---
MainSourceFile:  /primary/HLS/Alex_Net/Conv1/.autopilot/db/testbench.pp.0.cpp
Diagnostics:     
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_676_1:  '
    FileOffset:      676
    FilePath:        /work/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/ap_int_ref.h
    Replacements:    
      - FilePath:        /primary/HLS/Alex_Net/Conv1/.autopilot/db/testbench.pp.0.cpp
        Offset:          1524084
        Length:          0
        ReplacementText: 'VITIS_LOOP_676_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_690_1:  '
    FileOffset:      690
    FilePath:        /work/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/ap_int_ref.h
    Replacements:    
      - FilePath:        /primary/HLS/Alex_Net/Conv1/.autopilot/db/testbench.pp.0.cpp
        Offset:          1524550
        Length:          0
        ReplacementText: 'VITIS_LOOP_690_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_704_1:  '
    FileOffset:      704
    FilePath:        /work/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/ap_int_ref.h
    Replacements:    
      - FilePath:        /primary/HLS/Alex_Net/Conv1/.autopilot/db/testbench.pp.0.cpp
        Offset:          1525017
        Length:          0
        ReplacementText: 'VITIS_LOOP_704_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1248_1:  '
    FileOffset:      1248
    FilePath:        /work/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/ap_fixed_base.h
    Replacements:    
      - FilePath:        /primary/HLS/Alex_Net/Conv1/.autopilot/db/testbench.pp.0.cpp
        Offset:          1808059
        Length:          0
        ReplacementText: 'VITIS_LOOP_1248_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_45_1:  '
    FileOffset:      45
    FilePath:        /primary/HLS/AlexNet-FPGA-implementation/Conv1/src/testbench.cpp
    Replacements:    
      - FilePath:        /primary/HLS/Alex_Net/Conv1/.autopilot/db/testbench.pp.0.cpp
        Offset:          2176148
        Length:          0
        ReplacementText: 'VITIS_LOOP_45_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_72_2:  '
    FileOffset:      72
    FilePath:        /primary/HLS/AlexNet-FPGA-implementation/Conv1/src/testbench.cpp
    Replacements:    
      - FilePath:        /primary/HLS/Alex_Net/Conv1/.autopilot/db/testbench.pp.0.cpp
        Offset:          2176659
        Length:          0
        ReplacementText: 'VITIS_LOOP_72_2: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_85_3:  '
    FileOffset:      85
    FilePath:        /primary/HLS/AlexNet-FPGA-implementation/Conv1/src/testbench.cpp
    Replacements:    
      - FilePath:        /primary/HLS/Alex_Net/Conv1/.autopilot/db/testbench.pp.0.cpp
        Offset:          7811919
        Length:          0
        ReplacementText: 'VITIS_LOOP_85_3: '
...
